-- ==============================================================
-- Generated by Vitis HLS v2025.1.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity top_kernel is
generic (
    C_M_AXI_A_ADDR_WIDTH : INTEGER := 64;
    C_M_AXI_A_ID_WIDTH : INTEGER := 1;
    C_M_AXI_A_AWUSER_WIDTH : INTEGER := 1;
    C_M_AXI_A_DATA_WIDTH : INTEGER := 32;
    C_M_AXI_A_WUSER_WIDTH : INTEGER := 1;
    C_M_AXI_A_ARUSER_WIDTH : INTEGER := 1;
    C_M_AXI_A_RUSER_WIDTH : INTEGER := 1;
    C_M_AXI_A_BUSER_WIDTH : INTEGER := 1;
    C_M_AXI_C_ADDR_WIDTH : INTEGER := 64;
    C_M_AXI_C_ID_WIDTH : INTEGER := 1;
    C_M_AXI_C_AWUSER_WIDTH : INTEGER := 1;
    C_M_AXI_C_DATA_WIDTH : INTEGER := 32;
    C_M_AXI_C_WUSER_WIDTH : INTEGER := 1;
    C_M_AXI_C_ARUSER_WIDTH : INTEGER := 1;
    C_M_AXI_C_RUSER_WIDTH : INTEGER := 1;
    C_M_AXI_C_BUSER_WIDTH : INTEGER := 1;
    C_S_AXI_CONTROL_ADDR_WIDTH : INTEGER := 6;
    C_S_AXI_CONTROL_DATA_WIDTH : INTEGER := 32;
    C_M_AXI_A_USER_VALUE : INTEGER := 0;
    C_M_AXI_A_PROT_VALUE : INTEGER := 0;
    C_M_AXI_A_CACHE_VALUE : INTEGER := 3;
    C_M_AXI_C_USER_VALUE : INTEGER := 0;
    C_M_AXI_C_PROT_VALUE : INTEGER := 0;
    C_M_AXI_C_CACHE_VALUE : INTEGER := 3 );
port (
    ap_clk : IN STD_LOGIC;
    ap_rst_n : IN STD_LOGIC;
    m_axi_A_AWVALID : OUT STD_LOGIC;
    m_axi_A_AWREADY : IN STD_LOGIC;
    m_axi_A_AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_A_ADDR_WIDTH-1 downto 0);
    m_axi_A_AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_A_ID_WIDTH-1 downto 0);
    m_axi_A_AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_A_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_A_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_A_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_A_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_A_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_A_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_A_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_A_AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_A_AWUSER_WIDTH-1 downto 0);
    m_axi_A_WVALID : OUT STD_LOGIC;
    m_axi_A_WREADY : IN STD_LOGIC;
    m_axi_A_WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_A_DATA_WIDTH-1 downto 0);
    m_axi_A_WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_A_DATA_WIDTH/8-1 downto 0);
    m_axi_A_WLAST : OUT STD_LOGIC;
    m_axi_A_WID : OUT STD_LOGIC_VECTOR (C_M_AXI_A_ID_WIDTH-1 downto 0);
    m_axi_A_WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_A_WUSER_WIDTH-1 downto 0);
    m_axi_A_ARVALID : OUT STD_LOGIC;
    m_axi_A_ARREADY : IN STD_LOGIC;
    m_axi_A_ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_A_ADDR_WIDTH-1 downto 0);
    m_axi_A_ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_A_ID_WIDTH-1 downto 0);
    m_axi_A_ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_A_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_A_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_A_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_A_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_A_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_A_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_A_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_A_ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_A_ARUSER_WIDTH-1 downto 0);
    m_axi_A_RVALID : IN STD_LOGIC;
    m_axi_A_RREADY : OUT STD_LOGIC;
    m_axi_A_RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_A_DATA_WIDTH-1 downto 0);
    m_axi_A_RLAST : IN STD_LOGIC;
    m_axi_A_RID : IN STD_LOGIC_VECTOR (C_M_AXI_A_ID_WIDTH-1 downto 0);
    m_axi_A_RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_A_RUSER_WIDTH-1 downto 0);
    m_axi_A_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_A_BVALID : IN STD_LOGIC;
    m_axi_A_BREADY : OUT STD_LOGIC;
    m_axi_A_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_A_BID : IN STD_LOGIC_VECTOR (C_M_AXI_A_ID_WIDTH-1 downto 0);
    m_axi_A_BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_A_BUSER_WIDTH-1 downto 0);
    m_axi_C_AWVALID : OUT STD_LOGIC;
    m_axi_C_AWREADY : IN STD_LOGIC;
    m_axi_C_AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_C_ADDR_WIDTH-1 downto 0);
    m_axi_C_AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_C_ID_WIDTH-1 downto 0);
    m_axi_C_AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_C_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_C_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_C_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_C_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_C_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_C_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_C_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_C_AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_C_AWUSER_WIDTH-1 downto 0);
    m_axi_C_WVALID : OUT STD_LOGIC;
    m_axi_C_WREADY : IN STD_LOGIC;
    m_axi_C_WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_C_DATA_WIDTH-1 downto 0);
    m_axi_C_WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_C_DATA_WIDTH/8-1 downto 0);
    m_axi_C_WLAST : OUT STD_LOGIC;
    m_axi_C_WID : OUT STD_LOGIC_VECTOR (C_M_AXI_C_ID_WIDTH-1 downto 0);
    m_axi_C_WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_C_WUSER_WIDTH-1 downto 0);
    m_axi_C_ARVALID : OUT STD_LOGIC;
    m_axi_C_ARREADY : IN STD_LOGIC;
    m_axi_C_ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_C_ADDR_WIDTH-1 downto 0);
    m_axi_C_ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_C_ID_WIDTH-1 downto 0);
    m_axi_C_ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_C_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_C_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_C_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_C_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_C_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_C_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_C_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_C_ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_C_ARUSER_WIDTH-1 downto 0);
    m_axi_C_RVALID : IN STD_LOGIC;
    m_axi_C_RREADY : OUT STD_LOGIC;
    m_axi_C_RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_C_DATA_WIDTH-1 downto 0);
    m_axi_C_RLAST : IN STD_LOGIC;
    m_axi_C_RID : IN STD_LOGIC_VECTOR (C_M_AXI_C_ID_WIDTH-1 downto 0);
    m_axi_C_RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_C_RUSER_WIDTH-1 downto 0);
    m_axi_C_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_C_BVALID : IN STD_LOGIC;
    m_axi_C_BREADY : OUT STD_LOGIC;
    m_axi_C_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_C_BID : IN STD_LOGIC_VECTOR (C_M_AXI_C_ID_WIDTH-1 downto 0);
    m_axi_C_BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_C_BUSER_WIDTH-1 downto 0);
    s_axi_control_AWVALID : IN STD_LOGIC;
    s_axi_control_AWREADY : OUT STD_LOGIC;
    s_axi_control_AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_ADDR_WIDTH-1 downto 0);
    s_axi_control_WVALID : IN STD_LOGIC;
    s_axi_control_WREADY : OUT STD_LOGIC;
    s_axi_control_WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH-1 downto 0);
    s_axi_control_WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH/8-1 downto 0);
    s_axi_control_ARVALID : IN STD_LOGIC;
    s_axi_control_ARREADY : OUT STD_LOGIC;
    s_axi_control_ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_ADDR_WIDTH-1 downto 0);
    s_axi_control_RVALID : OUT STD_LOGIC;
    s_axi_control_RREADY : IN STD_LOGIC;
    s_axi_control_RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH-1 downto 0);
    s_axi_control_RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    s_axi_control_BVALID : OUT STD_LOGIC;
    s_axi_control_BREADY : IN STD_LOGIC;
    s_axi_control_BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    interrupt : OUT STD_LOGIC );
end;


architecture behav of top_kernel is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "top_kernel_top_kernel,hls_ip_2025_1_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xczu3eg-sbva484-1-e,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=7.300000,HLS_SYN_LAT=34898,HLS_SYN_TPT=none,HLS_SYN_MEM=51,HLS_SYN_DSP=0,HLS_SYN_FF=30920,HLS_SYN_LUT=27950,HLS_VERSION=2025_1_1}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000100000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (22 downto 0) := "00000000001000000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (22 downto 0) := "00000000010000000000000";
    constant ap_ST_fsm_state15 : STD_LOGIC_VECTOR (22 downto 0) := "00000000100000000000000";
    constant ap_ST_fsm_state16 : STD_LOGIC_VECTOR (22 downto 0) := "00000001000000000000000";
    constant ap_ST_fsm_state17 : STD_LOGIC_VECTOR (22 downto 0) := "00000010000000000000000";
    constant ap_ST_fsm_state18 : STD_LOGIC_VECTOR (22 downto 0) := "00000100000000000000000";
    constant ap_ST_fsm_state19 : STD_LOGIC_VECTOR (22 downto 0) := "00001000000000000000000";
    constant ap_ST_fsm_state20 : STD_LOGIC_VECTOR (22 downto 0) := "00010000000000000000000";
    constant ap_ST_fsm_state21 : STD_LOGIC_VECTOR (22 downto 0) := "00100000000000000000000";
    constant ap_ST_fsm_state22 : STD_LOGIC_VECTOR (22 downto 0) := "01000000000000000000000";
    constant ap_ST_fsm_state23 : STD_LOGIC_VECTOR (22 downto 0) := "10000000000000000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_16 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010110";
    constant C_S_AXI_DATA_WIDTH : INTEGER := 32;
    constant C_M_AXI_DATA_WIDTH : INTEGER := 32;
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv64_4000 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000100000000000000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";

    signal ap_rst_n_inv : STD_LOGIC;
    signal ap_start : STD_LOGIC;
    signal ap_done : STD_LOGIC;
    signal ap_idle : STD_LOGIC;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal ap_ready : STD_LOGIC;
    signal A_DRAM : STD_LOGIC_VECTOR (63 downto 0);
    signal C_DRAM : STD_LOGIC_VECTOR (63 downto 0);
    signal denom_row_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal denom_row_ce0 : STD_LOGIC;
    signal denom_row_we0 : STD_LOGIC;
    signal denom_row_q0 : STD_LOGIC_VECTOR (23 downto 0);
    signal top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_ce0 : STD_LOGIC;
    signal top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_we0 : STD_LOGIC;
    signal top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_q0 : STD_LOGIC_VECTOR (23 downto 0);
    signal top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6_ce0 : STD_LOGIC;
    signal top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6_we0 : STD_LOGIC;
    signal top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6_q0 : STD_LOGIC_VECTOR (23 downto 0);
    signal top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_ce0 : STD_LOGIC;
    signal top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_we0 : STD_LOGIC;
    signal top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_q0 : STD_LOGIC_VECTOR (23 downto 0);
    signal top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_ce0 : STD_LOGIC;
    signal top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_we0 : STD_LOGIC;
    signal top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_q0 : STD_LOGIC_VECTOR (23 downto 0);
    signal top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_ce0 : STD_LOGIC;
    signal top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_we0 : STD_LOGIC;
    signal top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_q0 : STD_LOGIC_VECTOR (23 downto 0);
    signal top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_ce0 : STD_LOGIC;
    signal top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_we0 : STD_LOGIC;
    signal top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_q0 : STD_LOGIC_VECTOR (23 downto 0);
    signal top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_ce0 : STD_LOGIC;
    signal top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_we0 : STD_LOGIC;
    signal top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_q0 : STD_LOGIC_VECTOR (23 downto 0);
    signal top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_ce0 : STD_LOGIC;
    signal top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_we0 : STD_LOGIC;
    signal top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_q0 : STD_LOGIC_VECTOR (23 downto 0);
    signal top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_ce0 : STD_LOGIC;
    signal top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_we0 : STD_LOGIC;
    signal top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_q0 : STD_LOGIC_VECTOR (23 downto 0);
    signal top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_ce0 : STD_LOGIC;
    signal top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_we0 : STD_LOGIC;
    signal top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_q0 : STD_LOGIC_VECTOR (23 downto 0);
    signal top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_ce0 : STD_LOGIC;
    signal top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_we0 : STD_LOGIC;
    signal top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_q0 : STD_LOGIC_VECTOR (23 downto 0);
    signal top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_ce0 : STD_LOGIC;
    signal top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_we0 : STD_LOGIC;
    signal top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_q0 : STD_LOGIC_VECTOR (23 downto 0);
    signal top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_ce0 : STD_LOGIC;
    signal top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_we0 : STD_LOGIC;
    signal top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_q0 : STD_LOGIC_VECTOR (23 downto 0);
    signal top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_ce0 : STD_LOGIC;
    signal top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_we0 : STD_LOGIC;
    signal top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_q0 : STD_LOGIC_VECTOR (23 downto 0);
    signal top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_ce0 : STD_LOGIC;
    signal top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_we0 : STD_LOGIC;
    signal top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_q0 : STD_LOGIC_VECTOR (23 downto 0);
    signal top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_ce0 : STD_LOGIC;
    signal top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_we0 : STD_LOGIC;
    signal top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_q0 : STD_LOGIC_VECTOR (23 downto 0);
    signal A_blk_n_AR : STD_LOGIC;
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal C_blk_n_AW : STD_LOGIC;
    signal ap_CS_fsm_state16 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state16 : signal is "none";
    signal C_blk_n_B : STD_LOGIC;
    signal ap_CS_fsm_state23 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state23 : signal is "none";
    signal trunc_ln_reg_2323 : STD_LOGIC_VECTOR (61 downto 0);
    signal trunc_ln3_reg_2329 : STD_LOGIC_VECTOR (61 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_657_ap_start : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_657_ap_done : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_657_ap_idle : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_657_ap_ready : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_657_m_axi_A_0_AWVALID : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_657_m_axi_A_0_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_657_m_axi_A_0_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_657_m_axi_A_0_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_657_m_axi_A_0_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_657_m_axi_A_0_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_657_m_axi_A_0_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_657_m_axi_A_0_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_657_m_axi_A_0_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_657_m_axi_A_0_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_657_m_axi_A_0_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_657_m_axi_A_0_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_657_m_axi_A_0_WVALID : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_657_m_axi_A_0_WDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_657_m_axi_A_0_WSTRB : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_657_m_axi_A_0_WLAST : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_657_m_axi_A_0_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_657_m_axi_A_0_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_657_m_axi_A_0_ARVALID : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_657_m_axi_A_0_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_657_m_axi_A_0_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_657_m_axi_A_0_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_657_m_axi_A_0_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_657_m_axi_A_0_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_657_m_axi_A_0_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_657_m_axi_A_0_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_657_m_axi_A_0_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_657_m_axi_A_0_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_657_m_axi_A_0_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_657_m_axi_A_0_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_657_m_axi_A_0_RREADY : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_657_m_axi_A_0_BREADY : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_657_denom_row_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_657_denom_row_ce0 : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_657_denom_row_we0 : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_657_denom_row_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_657_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_657_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_ce0 : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_657_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_we0 : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_657_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_657_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_657_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6_ce0 : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_657_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6_we0 : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_657_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_657_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_657_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_ce0 : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_657_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_we0 : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_657_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_657_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_657_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_ce0 : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_657_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_we0 : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_657_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_657_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_657_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_ce0 : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_657_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_we0 : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_657_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_657_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_657_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_ce0 : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_657_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_we0 : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_657_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_657_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_657_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_ce0 : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_657_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_we0 : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_657_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_657_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_657_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_ce0 : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_657_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_we0 : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_657_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_ap_start : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_ap_done : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_ap_idle : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_ap_ready : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_col_sum_lane_load_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_col_sum_lane_load_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_col_sum_lane_1_load_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_col_sum_lane_1_load_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_col_sum_lane_2_load_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_col_sum_lane_2_load_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_col_sum_lane_3_load_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_col_sum_lane_3_load_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_col_sum_lane_4_load_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_col_sum_lane_4_load_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_col_sum_lane_5_load_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_col_sum_lane_5_load_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_col_sum_lane_6_load_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_col_sum_lane_6_load_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_col_sum_lane_7_load_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_col_sum_lane_7_load_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_col_sum_lane_8_load_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_col_sum_lane_8_load_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_col_sum_lane_9_load_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_col_sum_lane_9_load_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_col_sum_lane_10_load_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_col_sum_lane_10_load_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_col_sum_lane_11_load_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_col_sum_lane_11_load_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_col_sum_lane_12_load_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_col_sum_lane_12_load_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_col_sum_lane_13_load_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_col_sum_lane_13_load_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_col_sum_lane_14_load_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_col_sum_lane_14_load_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_col_sum_lane_15_load_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_col_sum_lane_15_load_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_col_sum_lane_16_load_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_col_sum_lane_16_load_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_col_sum_lane_17_load_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_col_sum_lane_17_load_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_col_sum_lane_18_load_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_col_sum_lane_18_load_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_col_sum_lane_19_load_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_col_sum_lane_19_load_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_col_sum_lane_20_load_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_col_sum_lane_20_load_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_col_sum_lane_21_load_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_col_sum_lane_21_load_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_col_sum_lane_22_load_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_col_sum_lane_22_load_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_col_sum_lane_23_load_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_col_sum_lane_23_load_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_col_sum_lane_24_load_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_col_sum_lane_24_load_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_col_sum_lane_25_load_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_col_sum_lane_25_load_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_col_sum_lane_26_load_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_col_sum_lane_26_load_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_col_sum_lane_27_load_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_col_sum_lane_27_load_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_col_sum_lane_28_load_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_col_sum_lane_28_load_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_col_sum_lane_29_load_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_col_sum_lane_29_load_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_col_sum_lane_30_load_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_col_sum_lane_30_load_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_col_sum_lane_31_load_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_col_sum_lane_31_load_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_col_sum_lane_32_load_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_col_sum_lane_32_load_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_col_sum_lane_33_load_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_col_sum_lane_33_load_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_col_sum_lane_34_load_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_col_sum_lane_34_load_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_col_sum_lane_35_load_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_col_sum_lane_35_load_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_col_sum_lane_36_load_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_col_sum_lane_36_load_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_col_sum_lane_37_load_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_col_sum_lane_37_load_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_col_sum_lane_38_load_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_col_sum_lane_38_load_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_col_sum_lane_39_load_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_col_sum_lane_39_load_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_col_sum_lane_40_load_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_col_sum_lane_40_load_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_col_sum_lane_41_load_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_col_sum_lane_41_load_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_col_sum_lane_42_load_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_col_sum_lane_42_load_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_col_sum_lane_43_load_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_col_sum_lane_43_load_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_col_sum_lane_44_load_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_col_sum_lane_44_load_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_col_sum_lane_45_load_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_col_sum_lane_45_load_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_col_sum_lane_46_load_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_col_sum_lane_46_load_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_col_sum_lane_47_load_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_col_sum_lane_47_load_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_col_sum_lane_48_load_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_col_sum_lane_48_load_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_col_sum_lane_49_load_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_col_sum_lane_49_load_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_col_sum_lane_50_load_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_col_sum_lane_50_load_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_col_sum_lane_51_load_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_col_sum_lane_51_load_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_col_sum_lane_52_load_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_col_sum_lane_52_load_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_col_sum_lane_53_load_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_col_sum_lane_53_load_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_col_sum_lane_54_load_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_col_sum_lane_54_load_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_col_sum_lane_55_load_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_col_sum_lane_55_load_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_col_sum_lane_56_load_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_col_sum_lane_56_load_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_col_sum_lane_57_load_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_col_sum_lane_57_load_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_col_sum_lane_58_load_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_col_sum_lane_58_load_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_col_sum_lane_59_load_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_col_sum_lane_59_load_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_col_sum_lane_60_load_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_col_sum_lane_60_load_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_col_sum_lane_61_load_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_col_sum_lane_61_load_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_col_sum_lane_62_load_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_col_sum_lane_62_load_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_col_sum_lane_63_load_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_col_sum_lane_63_load_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_ce0 : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_ce0 : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_we0 : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_ce0 : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_ce0 : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_we0 : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_ce0 : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_ce0 : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_we0 : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_ce0 : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_ce0 : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_we0 : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_ce0 : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_ce0 : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_we0 : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_ce0 : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_ce0 : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_we0 : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6_ce0 : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_ce0 : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_we0 : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_denom_row_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_denom_row_ce0 : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_ce0 : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_ce0 : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_we0 : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_ap_start : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_ap_done : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_ap_idle : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_ap_ready : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_scale_lane_63_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_scale_lane_63_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_scale_lane_62_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_scale_lane_62_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_scale_lane_61_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_scale_lane_61_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_scale_lane_60_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_scale_lane_60_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_scale_lane_59_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_scale_lane_59_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_scale_lane_58_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_scale_lane_58_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_scale_lane_57_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_scale_lane_57_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_scale_lane_56_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_scale_lane_56_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_scale_lane_55_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_scale_lane_55_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_scale_lane_54_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_scale_lane_54_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_scale_lane_53_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_scale_lane_53_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_scale_lane_52_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_scale_lane_52_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_scale_lane_51_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_scale_lane_51_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_scale_lane_50_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_scale_lane_50_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_scale_lane_49_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_scale_lane_49_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_scale_lane_48_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_scale_lane_48_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_scale_lane_47_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_scale_lane_47_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_scale_lane_46_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_scale_lane_46_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_scale_lane_45_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_scale_lane_45_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_scale_lane_44_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_scale_lane_44_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_scale_lane_43_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_scale_lane_43_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_scale_lane_42_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_scale_lane_42_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_scale_lane_41_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_scale_lane_41_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_scale_lane_40_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_scale_lane_40_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_scale_lane_39_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_scale_lane_39_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_scale_lane_38_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_scale_lane_38_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_scale_lane_37_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_scale_lane_37_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_scale_lane_36_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_scale_lane_36_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_scale_lane_35_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_scale_lane_35_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_scale_lane_34_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_scale_lane_34_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_scale_lane_33_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_scale_lane_33_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_scale_lane_32_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_scale_lane_32_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_scale_lane_31_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_scale_lane_31_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_scale_lane_30_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_scale_lane_30_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_scale_lane_29_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_scale_lane_29_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_scale_lane_28_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_scale_lane_28_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_scale_lane_27_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_scale_lane_27_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_scale_lane_26_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_scale_lane_26_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_scale_lane_25_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_scale_lane_25_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_scale_lane_24_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_scale_lane_24_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_scale_lane_23_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_scale_lane_23_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_scale_lane_22_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_scale_lane_22_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_scale_lane_21_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_scale_lane_21_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_scale_lane_20_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_scale_lane_20_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_scale_lane_19_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_scale_lane_19_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_scale_lane_18_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_scale_lane_18_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_scale_lane_17_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_scale_lane_17_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_scale_lane_16_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_scale_lane_16_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_scale_lane_15_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_scale_lane_15_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_scale_lane_14_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_scale_lane_14_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_scale_lane_13_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_scale_lane_13_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_scale_lane_12_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_scale_lane_12_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_scale_lane_11_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_scale_lane_11_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_scale_lane_10_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_scale_lane_10_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_scale_lane_9_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_scale_lane_9_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_scale_lane_8_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_scale_lane_8_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_scale_lane_7_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_scale_lane_7_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_scale_lane_6_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_scale_lane_6_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_scale_lane_5_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_scale_lane_5_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_scale_lane_4_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_scale_lane_4_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_scale_lane_3_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_scale_lane_3_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_scale_lane_2_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_scale_lane_2_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_scale_lane_1_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_scale_lane_1_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_scale_lane_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_scale_lane_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12_fu_916_ap_start : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12_fu_916_ap_done : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12_fu_916_ap_idle : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12_fu_916_ap_ready : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12_fu_916_m_axi_C_0_AWVALID : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12_fu_916_m_axi_C_0_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12_fu_916_m_axi_C_0_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12_fu_916_m_axi_C_0_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12_fu_916_m_axi_C_0_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12_fu_916_m_axi_C_0_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12_fu_916_m_axi_C_0_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12_fu_916_m_axi_C_0_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12_fu_916_m_axi_C_0_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12_fu_916_m_axi_C_0_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12_fu_916_m_axi_C_0_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12_fu_916_m_axi_C_0_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12_fu_916_m_axi_C_0_WVALID : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12_fu_916_m_axi_C_0_WDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12_fu_916_m_axi_C_0_WSTRB : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12_fu_916_m_axi_C_0_WLAST : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12_fu_916_m_axi_C_0_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12_fu_916_m_axi_C_0_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12_fu_916_m_axi_C_0_ARVALID : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12_fu_916_m_axi_C_0_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12_fu_916_m_axi_C_0_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12_fu_916_m_axi_C_0_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12_fu_916_m_axi_C_0_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12_fu_916_m_axi_C_0_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12_fu_916_m_axi_C_0_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12_fu_916_m_axi_C_0_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12_fu_916_m_axi_C_0_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12_fu_916_m_axi_C_0_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12_fu_916_m_axi_C_0_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12_fu_916_m_axi_C_0_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12_fu_916_m_axi_C_0_RREADY : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12_fu_916_m_axi_C_0_BREADY : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12_fu_916_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12_fu_916_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_ce0 : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12_fu_916_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12_fu_916_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_ce0 : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12_fu_916_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12_fu_916_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_ce0 : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12_fu_916_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12_fu_916_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_ce0 : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12_fu_916_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12_fu_916_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_ce0 : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12_fu_916_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12_fu_916_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_ce0 : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12_fu_916_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12_fu_916_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_ce0 : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12_fu_916_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12_fu_916_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_ce0 : STD_LOGIC;
    signal A_0_AWREADY : STD_LOGIC;
    signal A_0_WREADY : STD_LOGIC;
    signal A_0_ARVALID : STD_LOGIC;
    signal A_0_ARREADY : STD_LOGIC;
    signal A_0_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal A_0_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal A_0_RVALID : STD_LOGIC;
    signal A_0_RREADY : STD_LOGIC;
    signal A_0_RDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal A_0_RFIFONUM : STD_LOGIC_VECTOR (8 downto 0);
    signal A_0_BVALID : STD_LOGIC;
    signal C_0_AWVALID : STD_LOGIC;
    signal C_0_AWREADY : STD_LOGIC;
    signal C_0_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal C_0_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal C_0_WVALID : STD_LOGIC;
    signal C_0_WREADY : STD_LOGIC;
    signal C_0_ARREADY : STD_LOGIC;
    signal C_0_RVALID : STD_LOGIC;
    signal C_0_RDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal C_0_RFIFONUM : STD_LOGIC_VECTOR (8 downto 0);
    signal C_0_BVALID : STD_LOGIC;
    signal C_0_BREADY : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_657_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state12 : signal is "none";
    signal ap_CS_fsm_state13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state13 : signal is "none";
    signal grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state14 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state14 : signal is "none";
    signal ap_CS_fsm_state15 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state15 : signal is "none";
    signal grp_top_kernel_Pipeline_VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12_fu_916_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state17 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state17 : signal is "none";
    signal ap_CS_fsm_state18 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state18 : signal is "none";
    signal sext_ln47_fu_1023_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln86_fu_1289_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (22 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ST_fsm_state9_blk : STD_LOGIC;
    signal ap_ST_fsm_state10_blk : STD_LOGIC;
    signal ap_ST_fsm_state11_blk : STD_LOGIC;
    signal ap_ST_fsm_state12_blk : STD_LOGIC;
    signal ap_ST_fsm_state13_blk : STD_LOGIC;
    signal ap_ST_fsm_state14_blk : STD_LOGIC;
    signal ap_ST_fsm_state15_blk : STD_LOGIC;
    signal ap_ST_fsm_state16_blk : STD_LOGIC;
    signal ap_ST_fsm_state17_blk : STD_LOGIC;
    signal ap_ST_fsm_state18_blk : STD_LOGIC;
    signal ap_ST_fsm_state19_blk : STD_LOGIC;
    signal ap_ST_fsm_state20_blk : STD_LOGIC;
    signal ap_ST_fsm_state21_blk : STD_LOGIC;
    signal ap_ST_fsm_state22_blk : STD_LOGIC;
    signal ap_ST_fsm_state23_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component top_kernel_top_kernel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        m_axi_A_0_AWVALID : OUT STD_LOGIC;
        m_axi_A_0_AWREADY : IN STD_LOGIC;
        m_axi_A_0_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_A_0_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_A_0_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_A_0_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_A_0_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_A_0_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_A_0_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_A_0_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_A_0_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_A_0_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_A_0_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_A_0_WVALID : OUT STD_LOGIC;
        m_axi_A_0_WREADY : IN STD_LOGIC;
        m_axi_A_0_WDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_A_0_WSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_A_0_WLAST : OUT STD_LOGIC;
        m_axi_A_0_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_A_0_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_A_0_ARVALID : OUT STD_LOGIC;
        m_axi_A_0_ARREADY : IN STD_LOGIC;
        m_axi_A_0_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_A_0_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_A_0_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_A_0_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_A_0_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_A_0_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_A_0_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_A_0_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_A_0_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_A_0_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_A_0_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_A_0_RVALID : IN STD_LOGIC;
        m_axi_A_0_RREADY : OUT STD_LOGIC;
        m_axi_A_0_RDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        m_axi_A_0_RLAST : IN STD_LOGIC;
        m_axi_A_0_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_A_0_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
        m_axi_A_0_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_A_0_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_A_0_BVALID : IN STD_LOGIC;
        m_axi_A_0_BREADY : OUT STD_LOGIC;
        m_axi_A_0_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_A_0_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_A_0_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        sext_ln47 : IN STD_LOGIC_VECTOR (61 downto 0);
        denom_row_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        denom_row_ce0 : OUT STD_LOGIC;
        denom_row_we0 : OUT STD_LOGIC;
        denom_row_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_ce0 : OUT STD_LOGIC;
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_we0 : OUT STD_LOGIC;
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6_ce0 : OUT STD_LOGIC;
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6_we0 : OUT STD_LOGIC;
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_ce0 : OUT STD_LOGIC;
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_we0 : OUT STD_LOGIC;
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_ce0 : OUT STD_LOGIC;
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_we0 : OUT STD_LOGIC;
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_ce0 : OUT STD_LOGIC;
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_we0 : OUT STD_LOGIC;
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_ce0 : OUT STD_LOGIC;
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_we0 : OUT STD_LOGIC;
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_ce0 : OUT STD_LOGIC;
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_we0 : OUT STD_LOGIC;
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_ce0 : OUT STD_LOGIC;
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_we0 : OUT STD_LOGIC;
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_d0 : OUT STD_LOGIC_VECTOR (23 downto 0) );
    end component;


    component top_kernel_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        col_sum_lane_load_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        col_sum_lane_load_out_ap_vld : OUT STD_LOGIC;
        col_sum_lane_1_load_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        col_sum_lane_1_load_out_ap_vld : OUT STD_LOGIC;
        col_sum_lane_2_load_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        col_sum_lane_2_load_out_ap_vld : OUT STD_LOGIC;
        col_sum_lane_3_load_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        col_sum_lane_3_load_out_ap_vld : OUT STD_LOGIC;
        col_sum_lane_4_load_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        col_sum_lane_4_load_out_ap_vld : OUT STD_LOGIC;
        col_sum_lane_5_load_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        col_sum_lane_5_load_out_ap_vld : OUT STD_LOGIC;
        col_sum_lane_6_load_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        col_sum_lane_6_load_out_ap_vld : OUT STD_LOGIC;
        col_sum_lane_7_load_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        col_sum_lane_7_load_out_ap_vld : OUT STD_LOGIC;
        col_sum_lane_8_load_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        col_sum_lane_8_load_out_ap_vld : OUT STD_LOGIC;
        col_sum_lane_9_load_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        col_sum_lane_9_load_out_ap_vld : OUT STD_LOGIC;
        col_sum_lane_10_load_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        col_sum_lane_10_load_out_ap_vld : OUT STD_LOGIC;
        col_sum_lane_11_load_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        col_sum_lane_11_load_out_ap_vld : OUT STD_LOGIC;
        col_sum_lane_12_load_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        col_sum_lane_12_load_out_ap_vld : OUT STD_LOGIC;
        col_sum_lane_13_load_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        col_sum_lane_13_load_out_ap_vld : OUT STD_LOGIC;
        col_sum_lane_14_load_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        col_sum_lane_14_load_out_ap_vld : OUT STD_LOGIC;
        col_sum_lane_15_load_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        col_sum_lane_15_load_out_ap_vld : OUT STD_LOGIC;
        col_sum_lane_16_load_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        col_sum_lane_16_load_out_ap_vld : OUT STD_LOGIC;
        col_sum_lane_17_load_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        col_sum_lane_17_load_out_ap_vld : OUT STD_LOGIC;
        col_sum_lane_18_load_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        col_sum_lane_18_load_out_ap_vld : OUT STD_LOGIC;
        col_sum_lane_19_load_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        col_sum_lane_19_load_out_ap_vld : OUT STD_LOGIC;
        col_sum_lane_20_load_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        col_sum_lane_20_load_out_ap_vld : OUT STD_LOGIC;
        col_sum_lane_21_load_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        col_sum_lane_21_load_out_ap_vld : OUT STD_LOGIC;
        col_sum_lane_22_load_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        col_sum_lane_22_load_out_ap_vld : OUT STD_LOGIC;
        col_sum_lane_23_load_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        col_sum_lane_23_load_out_ap_vld : OUT STD_LOGIC;
        col_sum_lane_24_load_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        col_sum_lane_24_load_out_ap_vld : OUT STD_LOGIC;
        col_sum_lane_25_load_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        col_sum_lane_25_load_out_ap_vld : OUT STD_LOGIC;
        col_sum_lane_26_load_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        col_sum_lane_26_load_out_ap_vld : OUT STD_LOGIC;
        col_sum_lane_27_load_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        col_sum_lane_27_load_out_ap_vld : OUT STD_LOGIC;
        col_sum_lane_28_load_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        col_sum_lane_28_load_out_ap_vld : OUT STD_LOGIC;
        col_sum_lane_29_load_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        col_sum_lane_29_load_out_ap_vld : OUT STD_LOGIC;
        col_sum_lane_30_load_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        col_sum_lane_30_load_out_ap_vld : OUT STD_LOGIC;
        col_sum_lane_31_load_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        col_sum_lane_31_load_out_ap_vld : OUT STD_LOGIC;
        col_sum_lane_32_load_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        col_sum_lane_32_load_out_ap_vld : OUT STD_LOGIC;
        col_sum_lane_33_load_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        col_sum_lane_33_load_out_ap_vld : OUT STD_LOGIC;
        col_sum_lane_34_load_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        col_sum_lane_34_load_out_ap_vld : OUT STD_LOGIC;
        col_sum_lane_35_load_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        col_sum_lane_35_load_out_ap_vld : OUT STD_LOGIC;
        col_sum_lane_36_load_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        col_sum_lane_36_load_out_ap_vld : OUT STD_LOGIC;
        col_sum_lane_37_load_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        col_sum_lane_37_load_out_ap_vld : OUT STD_LOGIC;
        col_sum_lane_38_load_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        col_sum_lane_38_load_out_ap_vld : OUT STD_LOGIC;
        col_sum_lane_39_load_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        col_sum_lane_39_load_out_ap_vld : OUT STD_LOGIC;
        col_sum_lane_40_load_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        col_sum_lane_40_load_out_ap_vld : OUT STD_LOGIC;
        col_sum_lane_41_load_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        col_sum_lane_41_load_out_ap_vld : OUT STD_LOGIC;
        col_sum_lane_42_load_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        col_sum_lane_42_load_out_ap_vld : OUT STD_LOGIC;
        col_sum_lane_43_load_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        col_sum_lane_43_load_out_ap_vld : OUT STD_LOGIC;
        col_sum_lane_44_load_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        col_sum_lane_44_load_out_ap_vld : OUT STD_LOGIC;
        col_sum_lane_45_load_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        col_sum_lane_45_load_out_ap_vld : OUT STD_LOGIC;
        col_sum_lane_46_load_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        col_sum_lane_46_load_out_ap_vld : OUT STD_LOGIC;
        col_sum_lane_47_load_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        col_sum_lane_47_load_out_ap_vld : OUT STD_LOGIC;
        col_sum_lane_48_load_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        col_sum_lane_48_load_out_ap_vld : OUT STD_LOGIC;
        col_sum_lane_49_load_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        col_sum_lane_49_load_out_ap_vld : OUT STD_LOGIC;
        col_sum_lane_50_load_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        col_sum_lane_50_load_out_ap_vld : OUT STD_LOGIC;
        col_sum_lane_51_load_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        col_sum_lane_51_load_out_ap_vld : OUT STD_LOGIC;
        col_sum_lane_52_load_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        col_sum_lane_52_load_out_ap_vld : OUT STD_LOGIC;
        col_sum_lane_53_load_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        col_sum_lane_53_load_out_ap_vld : OUT STD_LOGIC;
        col_sum_lane_54_load_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        col_sum_lane_54_load_out_ap_vld : OUT STD_LOGIC;
        col_sum_lane_55_load_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        col_sum_lane_55_load_out_ap_vld : OUT STD_LOGIC;
        col_sum_lane_56_load_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        col_sum_lane_56_load_out_ap_vld : OUT STD_LOGIC;
        col_sum_lane_57_load_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        col_sum_lane_57_load_out_ap_vld : OUT STD_LOGIC;
        col_sum_lane_58_load_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        col_sum_lane_58_load_out_ap_vld : OUT STD_LOGIC;
        col_sum_lane_59_load_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        col_sum_lane_59_load_out_ap_vld : OUT STD_LOGIC;
        col_sum_lane_60_load_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        col_sum_lane_60_load_out_ap_vld : OUT STD_LOGIC;
        col_sum_lane_61_load_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        col_sum_lane_61_load_out_ap_vld : OUT STD_LOGIC;
        col_sum_lane_62_load_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        col_sum_lane_62_load_out_ap_vld : OUT STD_LOGIC;
        col_sum_lane_63_load_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        col_sum_lane_63_load_out_ap_vld : OUT STD_LOGIC;
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_ce0 : OUT STD_LOGIC;
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_ce0 : OUT STD_LOGIC;
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_we0 : OUT STD_LOGIC;
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_ce0 : OUT STD_LOGIC;
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_ce0 : OUT STD_LOGIC;
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_we0 : OUT STD_LOGIC;
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_ce0 : OUT STD_LOGIC;
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_ce0 : OUT STD_LOGIC;
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_we0 : OUT STD_LOGIC;
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_ce0 : OUT STD_LOGIC;
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_ce0 : OUT STD_LOGIC;
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_we0 : OUT STD_LOGIC;
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_ce0 : OUT STD_LOGIC;
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_ce0 : OUT STD_LOGIC;
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_we0 : OUT STD_LOGIC;
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_ce0 : OUT STD_LOGIC;
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_ce0 : OUT STD_LOGIC;
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_we0 : OUT STD_LOGIC;
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6_ce0 : OUT STD_LOGIC;
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_ce0 : OUT STD_LOGIC;
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_we0 : OUT STD_LOGIC;
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        denom_row_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        denom_row_ce0 : OUT STD_LOGIC;
        denom_row_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_ce0 : OUT STD_LOGIC;
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_ce0 : OUT STD_LOGIC;
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_we0 : OUT STD_LOGIC;
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_d0 : OUT STD_LOGIC_VECTOR (23 downto 0) );
    end component;


    component top_kernel_top_kernel_Pipeline_VITIS_LOOP_77_8 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        col_sum_lane_load_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_lane_1_load_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_lane_2_load_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_lane_3_load_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_lane_4_load_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_lane_5_load_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_lane_6_load_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_lane_7_load_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_lane_8_load_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_lane_9_load_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_lane_10_load_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_lane_11_load_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_lane_12_load_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_lane_13_load_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_lane_14_load_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_lane_15_load_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_lane_16_load_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_lane_17_load_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_lane_18_load_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_lane_19_load_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_lane_20_load_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_lane_21_load_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_lane_22_load_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_lane_23_load_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_lane_24_load_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_lane_25_load_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_lane_26_load_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_lane_27_load_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_lane_28_load_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_lane_29_load_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_lane_30_load_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_lane_31_load_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_lane_32_load_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_lane_33_load_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_lane_34_load_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_lane_35_load_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_lane_36_load_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_lane_37_load_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_lane_38_load_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_lane_39_load_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_lane_40_load_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_lane_41_load_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_lane_42_load_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_lane_43_load_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_lane_44_load_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_lane_45_load_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_lane_46_load_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_lane_47_load_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_lane_48_load_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_lane_49_load_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_lane_50_load_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_lane_51_load_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_lane_52_load_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_lane_53_load_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_lane_54_load_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_lane_55_load_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_lane_56_load_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_lane_57_load_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_lane_58_load_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_lane_59_load_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_lane_60_load_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_lane_61_load_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_lane_62_load_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_lane_63_load_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        scale_lane_63_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        scale_lane_63_out_ap_vld : OUT STD_LOGIC;
        scale_lane_62_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        scale_lane_62_out_ap_vld : OUT STD_LOGIC;
        scale_lane_61_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        scale_lane_61_out_ap_vld : OUT STD_LOGIC;
        scale_lane_60_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        scale_lane_60_out_ap_vld : OUT STD_LOGIC;
        scale_lane_59_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        scale_lane_59_out_ap_vld : OUT STD_LOGIC;
        scale_lane_58_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        scale_lane_58_out_ap_vld : OUT STD_LOGIC;
        scale_lane_57_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        scale_lane_57_out_ap_vld : OUT STD_LOGIC;
        scale_lane_56_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        scale_lane_56_out_ap_vld : OUT STD_LOGIC;
        scale_lane_55_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        scale_lane_55_out_ap_vld : OUT STD_LOGIC;
        scale_lane_54_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        scale_lane_54_out_ap_vld : OUT STD_LOGIC;
        scale_lane_53_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        scale_lane_53_out_ap_vld : OUT STD_LOGIC;
        scale_lane_52_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        scale_lane_52_out_ap_vld : OUT STD_LOGIC;
        scale_lane_51_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        scale_lane_51_out_ap_vld : OUT STD_LOGIC;
        scale_lane_50_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        scale_lane_50_out_ap_vld : OUT STD_LOGIC;
        scale_lane_49_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        scale_lane_49_out_ap_vld : OUT STD_LOGIC;
        scale_lane_48_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        scale_lane_48_out_ap_vld : OUT STD_LOGIC;
        scale_lane_47_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        scale_lane_47_out_ap_vld : OUT STD_LOGIC;
        scale_lane_46_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        scale_lane_46_out_ap_vld : OUT STD_LOGIC;
        scale_lane_45_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        scale_lane_45_out_ap_vld : OUT STD_LOGIC;
        scale_lane_44_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        scale_lane_44_out_ap_vld : OUT STD_LOGIC;
        scale_lane_43_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        scale_lane_43_out_ap_vld : OUT STD_LOGIC;
        scale_lane_42_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        scale_lane_42_out_ap_vld : OUT STD_LOGIC;
        scale_lane_41_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        scale_lane_41_out_ap_vld : OUT STD_LOGIC;
        scale_lane_40_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        scale_lane_40_out_ap_vld : OUT STD_LOGIC;
        scale_lane_39_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        scale_lane_39_out_ap_vld : OUT STD_LOGIC;
        scale_lane_38_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        scale_lane_38_out_ap_vld : OUT STD_LOGIC;
        scale_lane_37_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        scale_lane_37_out_ap_vld : OUT STD_LOGIC;
        scale_lane_36_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        scale_lane_36_out_ap_vld : OUT STD_LOGIC;
        scale_lane_35_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        scale_lane_35_out_ap_vld : OUT STD_LOGIC;
        scale_lane_34_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        scale_lane_34_out_ap_vld : OUT STD_LOGIC;
        scale_lane_33_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        scale_lane_33_out_ap_vld : OUT STD_LOGIC;
        scale_lane_32_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        scale_lane_32_out_ap_vld : OUT STD_LOGIC;
        scale_lane_31_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        scale_lane_31_out_ap_vld : OUT STD_LOGIC;
        scale_lane_30_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        scale_lane_30_out_ap_vld : OUT STD_LOGIC;
        scale_lane_29_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        scale_lane_29_out_ap_vld : OUT STD_LOGIC;
        scale_lane_28_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        scale_lane_28_out_ap_vld : OUT STD_LOGIC;
        scale_lane_27_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        scale_lane_27_out_ap_vld : OUT STD_LOGIC;
        scale_lane_26_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        scale_lane_26_out_ap_vld : OUT STD_LOGIC;
        scale_lane_25_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        scale_lane_25_out_ap_vld : OUT STD_LOGIC;
        scale_lane_24_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        scale_lane_24_out_ap_vld : OUT STD_LOGIC;
        scale_lane_23_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        scale_lane_23_out_ap_vld : OUT STD_LOGIC;
        scale_lane_22_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        scale_lane_22_out_ap_vld : OUT STD_LOGIC;
        scale_lane_21_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        scale_lane_21_out_ap_vld : OUT STD_LOGIC;
        scale_lane_20_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        scale_lane_20_out_ap_vld : OUT STD_LOGIC;
        scale_lane_19_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        scale_lane_19_out_ap_vld : OUT STD_LOGIC;
        scale_lane_18_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        scale_lane_18_out_ap_vld : OUT STD_LOGIC;
        scale_lane_17_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        scale_lane_17_out_ap_vld : OUT STD_LOGIC;
        scale_lane_16_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        scale_lane_16_out_ap_vld : OUT STD_LOGIC;
        scale_lane_15_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        scale_lane_15_out_ap_vld : OUT STD_LOGIC;
        scale_lane_14_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        scale_lane_14_out_ap_vld : OUT STD_LOGIC;
        scale_lane_13_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        scale_lane_13_out_ap_vld : OUT STD_LOGIC;
        scale_lane_12_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        scale_lane_12_out_ap_vld : OUT STD_LOGIC;
        scale_lane_11_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        scale_lane_11_out_ap_vld : OUT STD_LOGIC;
        scale_lane_10_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        scale_lane_10_out_ap_vld : OUT STD_LOGIC;
        scale_lane_9_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        scale_lane_9_out_ap_vld : OUT STD_LOGIC;
        scale_lane_8_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        scale_lane_8_out_ap_vld : OUT STD_LOGIC;
        scale_lane_7_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        scale_lane_7_out_ap_vld : OUT STD_LOGIC;
        scale_lane_6_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        scale_lane_6_out_ap_vld : OUT STD_LOGIC;
        scale_lane_5_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        scale_lane_5_out_ap_vld : OUT STD_LOGIC;
        scale_lane_4_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        scale_lane_4_out_ap_vld : OUT STD_LOGIC;
        scale_lane_3_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        scale_lane_3_out_ap_vld : OUT STD_LOGIC;
        scale_lane_2_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        scale_lane_2_out_ap_vld : OUT STD_LOGIC;
        scale_lane_1_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        scale_lane_1_out_ap_vld : OUT STD_LOGIC;
        scale_lane_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        scale_lane_out_ap_vld : OUT STD_LOGIC );
    end component;


    component top_kernel_top_kernel_Pipeline_VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        m_axi_C_0_AWVALID : OUT STD_LOGIC;
        m_axi_C_0_AWREADY : IN STD_LOGIC;
        m_axi_C_0_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_C_0_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_C_0_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_C_0_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_C_0_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_C_0_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_C_0_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_C_0_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_C_0_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_C_0_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_C_0_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_C_0_WVALID : OUT STD_LOGIC;
        m_axi_C_0_WREADY : IN STD_LOGIC;
        m_axi_C_0_WDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_C_0_WSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_C_0_WLAST : OUT STD_LOGIC;
        m_axi_C_0_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_C_0_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_C_0_ARVALID : OUT STD_LOGIC;
        m_axi_C_0_ARREADY : IN STD_LOGIC;
        m_axi_C_0_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_C_0_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_C_0_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_C_0_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_C_0_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_C_0_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_C_0_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_C_0_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_C_0_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_C_0_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_C_0_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_C_0_RVALID : IN STD_LOGIC;
        m_axi_C_0_RREADY : OUT STD_LOGIC;
        m_axi_C_0_RDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        m_axi_C_0_RLAST : IN STD_LOGIC;
        m_axi_C_0_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_C_0_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
        m_axi_C_0_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_C_0_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_C_0_BVALID : IN STD_LOGIC;
        m_axi_C_0_BREADY : OUT STD_LOGIC;
        m_axi_C_0_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_C_0_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_C_0_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        scale_lane_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        scale_lane_1_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        scale_lane_2_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        scale_lane_3_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        scale_lane_4_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        scale_lane_5_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        scale_lane_6_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        scale_lane_7_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        scale_lane_8_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        scale_lane_9_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        scale_lane_10_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        scale_lane_11_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        scale_lane_12_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        scale_lane_13_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        scale_lane_14_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        scale_lane_15_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        scale_lane_16_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        scale_lane_17_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        scale_lane_18_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        scale_lane_19_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        scale_lane_20_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        scale_lane_21_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        scale_lane_22_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        scale_lane_23_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        scale_lane_24_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        scale_lane_25_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        scale_lane_26_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        scale_lane_27_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        scale_lane_28_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        scale_lane_29_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        scale_lane_30_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        scale_lane_31_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        scale_lane_32_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        scale_lane_33_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        scale_lane_34_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        scale_lane_35_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        scale_lane_36_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        scale_lane_37_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        scale_lane_38_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        scale_lane_39_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        scale_lane_40_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        scale_lane_41_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        scale_lane_42_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        scale_lane_43_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        scale_lane_44_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        scale_lane_45_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        scale_lane_46_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        scale_lane_47_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        scale_lane_48_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        scale_lane_49_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        scale_lane_50_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        scale_lane_51_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        scale_lane_52_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        scale_lane_53_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        scale_lane_54_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        scale_lane_55_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        scale_lane_56_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        scale_lane_57_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        scale_lane_58_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        scale_lane_59_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        scale_lane_60_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        scale_lane_61_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        scale_lane_62_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        scale_lane_63_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        sext_ln86 : IN STD_LOGIC_VECTOR (61 downto 0);
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_ce0 : OUT STD_LOGIC;
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_ce0 : OUT STD_LOGIC;
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_ce0 : OUT STD_LOGIC;
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_ce0 : OUT STD_LOGIC;
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_ce0 : OUT STD_LOGIC;
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_ce0 : OUT STD_LOGIC;
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_ce0 : OUT STD_LOGIC;
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_ce0 : OUT STD_LOGIC;
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_q0 : IN STD_LOGIC_VECTOR (23 downto 0) );
    end component;


    component top_kernel_denom_row_RAM_1P_BRAM_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (23 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (23 downto 0) );
    end component;


    component top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_RAM_T2P_BRAM_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (23 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (23 downto 0) );
    end component;


    component top_kernel_control_s_axi IS
    generic (
        C_S_AXI_ADDR_WIDTH : INTEGER;
        C_S_AXI_DATA_WIDTH : INTEGER );
    port (
        AWVALID : IN STD_LOGIC;
        AWREADY : OUT STD_LOGIC;
        AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        WVALID : IN STD_LOGIC;
        WREADY : OUT STD_LOGIC;
        WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH/8-1 downto 0);
        ARVALID : IN STD_LOGIC;
        ARREADY : OUT STD_LOGIC;
        ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        RVALID : OUT STD_LOGIC;
        RREADY : IN STD_LOGIC;
        RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        BVALID : OUT STD_LOGIC;
        BREADY : IN STD_LOGIC;
        BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        A_DRAM : OUT STD_LOGIC_VECTOR (63 downto 0);
        C_DRAM : OUT STD_LOGIC_VECTOR (63 downto 0);
        ap_start : OUT STD_LOGIC;
        interrupt : OUT STD_LOGIC;
        ap_ready : IN STD_LOGIC;
        ap_done : IN STD_LOGIC;
        ap_idle : IN STD_LOGIC );
    end component;


    component top_kernel_A_m_axi IS
    generic (
        CONSERVATIVE : INTEGER;
        USER_MAXREQS : INTEGER;
        MAX_READ_BURST_LENGTH : INTEGER;
        MAX_WRITE_BURST_LENGTH : INTEGER;
        C_M_AXI_ID_WIDTH : INTEGER;
        C_M_AXI_ADDR_WIDTH : INTEGER;
        C_M_AXI_DATA_WIDTH : INTEGER;
        C_M_AXI_AWUSER_WIDTH : INTEGER;
        C_M_AXI_ARUSER_WIDTH : INTEGER;
        C_M_AXI_WUSER_WIDTH : INTEGER;
        C_M_AXI_RUSER_WIDTH : INTEGER;
        C_M_AXI_BUSER_WIDTH : INTEGER;
        C_USER_VALUE : INTEGER;
        C_PROT_VALUE : INTEGER;
        C_CACHE_VALUE : INTEGER;
        CH0_NUM_READ_OUTSTANDING : INTEGER;
        CH0_NUM_WRITE_OUTSTANDING : INTEGER;
        CH0_USER_RFIFONUM_WIDTH : INTEGER;
        CH0_USER_DW : INTEGER;
        CH0_USER_AW : INTEGER;
        NUM_READ_OUTSTANDING : INTEGER;
        NUM_WRITE_OUTSTANDING : INTEGER );
    port (
        AWVALID : OUT STD_LOGIC;
        AWREADY : IN STD_LOGIC;
        AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_AWUSER_WIDTH-1 downto 0);
        WVALID : OUT STD_LOGIC;
        WREADY : IN STD_LOGIC;
        WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH/8-1 downto 0);
        WLAST : OUT STD_LOGIC;
        WID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_WUSER_WIDTH-1 downto 0);
        ARVALID : OUT STD_LOGIC;
        ARREADY : IN STD_LOGIC;
        ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_ARUSER_WIDTH-1 downto 0);
        RVALID : IN STD_LOGIC;
        RREADY : OUT STD_LOGIC;
        RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        RLAST : IN STD_LOGIC;
        RID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_RUSER_WIDTH-1 downto 0);
        RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BVALID : IN STD_LOGIC;
        BREADY : OUT STD_LOGIC;
        BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_BUSER_WIDTH-1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        I_CH0_ARVALID : IN STD_LOGIC;
        I_CH0_ARREADY : OUT STD_LOGIC;
        I_CH0_ARADDR : IN STD_LOGIC_VECTOR (63 downto 0);
        I_CH0_ARLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_CH0_RVALID : OUT STD_LOGIC;
        I_CH0_RREADY : IN STD_LOGIC;
        I_CH0_RDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        I_CH0_RFIFONUM : OUT STD_LOGIC_VECTOR (8 downto 0);
        I_CH0_AWVALID : IN STD_LOGIC;
        I_CH0_AWREADY : OUT STD_LOGIC;
        I_CH0_AWADDR : IN STD_LOGIC_VECTOR (63 downto 0);
        I_CH0_AWLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_CH0_WVALID : IN STD_LOGIC;
        I_CH0_WREADY : OUT STD_LOGIC;
        I_CH0_WDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        I_CH0_WSTRB : IN STD_LOGIC_VECTOR (3 downto 0);
        I_CH0_BVALID : OUT STD_LOGIC;
        I_CH0_BREADY : IN STD_LOGIC );
    end component;


    component top_kernel_C_m_axi IS
    generic (
        CONSERVATIVE : INTEGER;
        USER_MAXREQS : INTEGER;
        MAX_READ_BURST_LENGTH : INTEGER;
        MAX_WRITE_BURST_LENGTH : INTEGER;
        C_M_AXI_ID_WIDTH : INTEGER;
        C_M_AXI_ADDR_WIDTH : INTEGER;
        C_M_AXI_DATA_WIDTH : INTEGER;
        C_M_AXI_AWUSER_WIDTH : INTEGER;
        C_M_AXI_ARUSER_WIDTH : INTEGER;
        C_M_AXI_WUSER_WIDTH : INTEGER;
        C_M_AXI_RUSER_WIDTH : INTEGER;
        C_M_AXI_BUSER_WIDTH : INTEGER;
        C_USER_VALUE : INTEGER;
        C_PROT_VALUE : INTEGER;
        C_CACHE_VALUE : INTEGER;
        CH0_NUM_READ_OUTSTANDING : INTEGER;
        CH0_NUM_WRITE_OUTSTANDING : INTEGER;
        CH0_USER_RFIFONUM_WIDTH : INTEGER;
        CH0_USER_DW : INTEGER;
        CH0_USER_AW : INTEGER;
        NUM_READ_OUTSTANDING : INTEGER;
        NUM_WRITE_OUTSTANDING : INTEGER );
    port (
        AWVALID : OUT STD_LOGIC;
        AWREADY : IN STD_LOGIC;
        AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_AWUSER_WIDTH-1 downto 0);
        WVALID : OUT STD_LOGIC;
        WREADY : IN STD_LOGIC;
        WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH/8-1 downto 0);
        WLAST : OUT STD_LOGIC;
        WID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_WUSER_WIDTH-1 downto 0);
        ARVALID : OUT STD_LOGIC;
        ARREADY : IN STD_LOGIC;
        ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_ARUSER_WIDTH-1 downto 0);
        RVALID : IN STD_LOGIC;
        RREADY : OUT STD_LOGIC;
        RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        RLAST : IN STD_LOGIC;
        RID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_RUSER_WIDTH-1 downto 0);
        RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BVALID : IN STD_LOGIC;
        BREADY : OUT STD_LOGIC;
        BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_BUSER_WIDTH-1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        I_CH0_ARVALID : IN STD_LOGIC;
        I_CH0_ARREADY : OUT STD_LOGIC;
        I_CH0_ARADDR : IN STD_LOGIC_VECTOR (63 downto 0);
        I_CH0_ARLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_CH0_RVALID : OUT STD_LOGIC;
        I_CH0_RREADY : IN STD_LOGIC;
        I_CH0_RDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        I_CH0_RFIFONUM : OUT STD_LOGIC_VECTOR (8 downto 0);
        I_CH0_AWVALID : IN STD_LOGIC;
        I_CH0_AWREADY : OUT STD_LOGIC;
        I_CH0_AWADDR : IN STD_LOGIC_VECTOR (63 downto 0);
        I_CH0_AWLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_CH0_WVALID : IN STD_LOGIC;
        I_CH0_WREADY : OUT STD_LOGIC;
        I_CH0_WDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        I_CH0_WSTRB : IN STD_LOGIC_VECTOR (3 downto 0);
        I_CH0_BVALID : OUT STD_LOGIC;
        I_CH0_BREADY : IN STD_LOGIC );
    end component;



begin
    denom_row_U : component top_kernel_denom_row_RAM_1P_BRAM_1R1W
    generic map (
        DataWidth => 24,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => denom_row_address0,
        ce0 => denom_row_ce0,
        we0 => denom_row_we0,
        d0 => grp_top_kernel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_657_denom_row_d0,
        q0 => denom_row_q0);

    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_U : component top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_RAM_T2P_BRAM_1R1W
    generic map (
        DataWidth => 24,
        AddressRange => 2048,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_address0,
        ce0 => top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_ce0,
        we0 => top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_we0,
        d0 => grp_top_kernel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_657_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_d0,
        q0 => top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_q0);

    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6_U : component top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_RAM_T2P_BRAM_1R1W
    generic map (
        DataWidth => 24,
        AddressRange => 2048,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6_address0,
        ce0 => top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6_ce0,
        we0 => top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6_we0,
        d0 => grp_top_kernel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_657_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6_d0,
        q0 => top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6_q0);

    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_U : component top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_RAM_T2P_BRAM_1R1W
    generic map (
        DataWidth => 24,
        AddressRange => 2048,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_address0,
        ce0 => top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_ce0,
        we0 => top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_we0,
        d0 => grp_top_kernel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_657_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_d0,
        q0 => top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_q0);

    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_U : component top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_RAM_T2P_BRAM_1R1W
    generic map (
        DataWidth => 24,
        AddressRange => 2048,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_address0,
        ce0 => top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_ce0,
        we0 => top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_we0,
        d0 => grp_top_kernel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_657_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_d0,
        q0 => top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_q0);

    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_U : component top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_RAM_T2P_BRAM_1R1W
    generic map (
        DataWidth => 24,
        AddressRange => 2048,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_address0,
        ce0 => top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_ce0,
        we0 => top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_we0,
        d0 => grp_top_kernel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_657_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_d0,
        q0 => top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_q0);

    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_U : component top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_RAM_T2P_BRAM_1R1W
    generic map (
        DataWidth => 24,
        AddressRange => 2048,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_address0,
        ce0 => top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_ce0,
        we0 => top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_we0,
        d0 => grp_top_kernel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_657_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_d0,
        q0 => top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_q0);

    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_U : component top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_RAM_T2P_BRAM_1R1W
    generic map (
        DataWidth => 24,
        AddressRange => 2048,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_address0,
        ce0 => top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_ce0,
        we0 => top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_we0,
        d0 => grp_top_kernel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_657_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_d0,
        q0 => top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_q0);

    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_U : component top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_RAM_T2P_BRAM_1R1W
    generic map (
        DataWidth => 24,
        AddressRange => 2048,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_address0,
        ce0 => top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_ce0,
        we0 => top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_we0,
        d0 => grp_top_kernel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_657_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_d0,
        q0 => top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_q0);

    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_U : component top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_RAM_T2P_BRAM_1R1W
    generic map (
        DataWidth => 24,
        AddressRange => 2048,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_address0,
        ce0 => top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_ce0,
        we0 => top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_we0,
        d0 => grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_d0,
        q0 => top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_q0);

    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_U : component top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_RAM_T2P_BRAM_1R1W
    generic map (
        DataWidth => 24,
        AddressRange => 2048,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_address0,
        ce0 => top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_ce0,
        we0 => top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_we0,
        d0 => grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_d0,
        q0 => top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_q0);

    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_U : component top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_RAM_T2P_BRAM_1R1W
    generic map (
        DataWidth => 24,
        AddressRange => 2048,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_address0,
        ce0 => top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_ce0,
        we0 => top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_we0,
        d0 => grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_d0,
        q0 => top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_q0);

    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_U : component top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_RAM_T2P_BRAM_1R1W
    generic map (
        DataWidth => 24,
        AddressRange => 2048,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_address0,
        ce0 => top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_ce0,
        we0 => top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_we0,
        d0 => grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_d0,
        q0 => top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_q0);

    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_U : component top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_RAM_T2P_BRAM_1R1W
    generic map (
        DataWidth => 24,
        AddressRange => 2048,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_address0,
        ce0 => top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_ce0,
        we0 => top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_we0,
        d0 => grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_d0,
        q0 => top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_q0);

    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_U : component top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_RAM_T2P_BRAM_1R1W
    generic map (
        DataWidth => 24,
        AddressRange => 2048,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_address0,
        ce0 => top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_ce0,
        we0 => top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_we0,
        d0 => grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_d0,
        q0 => top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_q0);

    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_U : component top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_RAM_T2P_BRAM_1R1W
    generic map (
        DataWidth => 24,
        AddressRange => 2048,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_address0,
        ce0 => top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_ce0,
        we0 => top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_we0,
        d0 => grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_d0,
        q0 => top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_q0);

    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_U : component top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_RAM_T2P_BRAM_1R1W
    generic map (
        DataWidth => 24,
        AddressRange => 2048,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_address0,
        ce0 => top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_ce0,
        we0 => top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_we0,
        d0 => grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_d0,
        q0 => top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_q0);

    grp_top_kernel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_657 : component top_kernel_top_kernel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_top_kernel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_657_ap_start,
        ap_done => grp_top_kernel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_657_ap_done,
        ap_idle => grp_top_kernel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_657_ap_idle,
        ap_ready => grp_top_kernel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_657_ap_ready,
        m_axi_A_0_AWVALID => grp_top_kernel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_657_m_axi_A_0_AWVALID,
        m_axi_A_0_AWREADY => ap_const_logic_0,
        m_axi_A_0_AWADDR => grp_top_kernel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_657_m_axi_A_0_AWADDR,
        m_axi_A_0_AWID => grp_top_kernel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_657_m_axi_A_0_AWID,
        m_axi_A_0_AWLEN => grp_top_kernel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_657_m_axi_A_0_AWLEN,
        m_axi_A_0_AWSIZE => grp_top_kernel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_657_m_axi_A_0_AWSIZE,
        m_axi_A_0_AWBURST => grp_top_kernel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_657_m_axi_A_0_AWBURST,
        m_axi_A_0_AWLOCK => grp_top_kernel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_657_m_axi_A_0_AWLOCK,
        m_axi_A_0_AWCACHE => grp_top_kernel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_657_m_axi_A_0_AWCACHE,
        m_axi_A_0_AWPROT => grp_top_kernel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_657_m_axi_A_0_AWPROT,
        m_axi_A_0_AWQOS => grp_top_kernel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_657_m_axi_A_0_AWQOS,
        m_axi_A_0_AWREGION => grp_top_kernel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_657_m_axi_A_0_AWREGION,
        m_axi_A_0_AWUSER => grp_top_kernel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_657_m_axi_A_0_AWUSER,
        m_axi_A_0_WVALID => grp_top_kernel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_657_m_axi_A_0_WVALID,
        m_axi_A_0_WREADY => ap_const_logic_0,
        m_axi_A_0_WDATA => grp_top_kernel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_657_m_axi_A_0_WDATA,
        m_axi_A_0_WSTRB => grp_top_kernel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_657_m_axi_A_0_WSTRB,
        m_axi_A_0_WLAST => grp_top_kernel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_657_m_axi_A_0_WLAST,
        m_axi_A_0_WID => grp_top_kernel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_657_m_axi_A_0_WID,
        m_axi_A_0_WUSER => grp_top_kernel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_657_m_axi_A_0_WUSER,
        m_axi_A_0_ARVALID => grp_top_kernel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_657_m_axi_A_0_ARVALID,
        m_axi_A_0_ARREADY => A_0_ARREADY,
        m_axi_A_0_ARADDR => grp_top_kernel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_657_m_axi_A_0_ARADDR,
        m_axi_A_0_ARID => grp_top_kernel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_657_m_axi_A_0_ARID,
        m_axi_A_0_ARLEN => grp_top_kernel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_657_m_axi_A_0_ARLEN,
        m_axi_A_0_ARSIZE => grp_top_kernel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_657_m_axi_A_0_ARSIZE,
        m_axi_A_0_ARBURST => grp_top_kernel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_657_m_axi_A_0_ARBURST,
        m_axi_A_0_ARLOCK => grp_top_kernel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_657_m_axi_A_0_ARLOCK,
        m_axi_A_0_ARCACHE => grp_top_kernel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_657_m_axi_A_0_ARCACHE,
        m_axi_A_0_ARPROT => grp_top_kernel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_657_m_axi_A_0_ARPROT,
        m_axi_A_0_ARQOS => grp_top_kernel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_657_m_axi_A_0_ARQOS,
        m_axi_A_0_ARREGION => grp_top_kernel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_657_m_axi_A_0_ARREGION,
        m_axi_A_0_ARUSER => grp_top_kernel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_657_m_axi_A_0_ARUSER,
        m_axi_A_0_RVALID => A_0_RVALID,
        m_axi_A_0_RREADY => grp_top_kernel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_657_m_axi_A_0_RREADY,
        m_axi_A_0_RDATA => A_0_RDATA,
        m_axi_A_0_RLAST => ap_const_logic_0,
        m_axi_A_0_RID => ap_const_lv1_0,
        m_axi_A_0_RFIFONUM => A_0_RFIFONUM,
        m_axi_A_0_RUSER => ap_const_lv1_0,
        m_axi_A_0_RRESP => ap_const_lv2_0,
        m_axi_A_0_BVALID => ap_const_logic_0,
        m_axi_A_0_BREADY => grp_top_kernel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_657_m_axi_A_0_BREADY,
        m_axi_A_0_BRESP => ap_const_lv2_0,
        m_axi_A_0_BID => ap_const_lv1_0,
        m_axi_A_0_BUSER => ap_const_lv1_0,
        sext_ln47 => trunc_ln_reg_2323,
        denom_row_address0 => grp_top_kernel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_657_denom_row_address0,
        denom_row_ce0 => grp_top_kernel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_657_denom_row_ce0,
        denom_row_we0 => grp_top_kernel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_657_denom_row_we0,
        denom_row_d0 => grp_top_kernel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_657_denom_row_d0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_address0 => grp_top_kernel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_657_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_address0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_ce0 => grp_top_kernel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_657_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_ce0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_we0 => grp_top_kernel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_657_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_we0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_d0 => grp_top_kernel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_657_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_d0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6_address0 => grp_top_kernel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_657_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6_address0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6_ce0 => grp_top_kernel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_657_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6_ce0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6_we0 => grp_top_kernel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_657_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6_we0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6_d0 => grp_top_kernel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_657_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6_d0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_address0 => grp_top_kernel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_657_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_address0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_ce0 => grp_top_kernel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_657_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_ce0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_we0 => grp_top_kernel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_657_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_we0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_d0 => grp_top_kernel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_657_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_d0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_address0 => grp_top_kernel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_657_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_address0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_ce0 => grp_top_kernel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_657_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_ce0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_we0 => grp_top_kernel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_657_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_we0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_d0 => grp_top_kernel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_657_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_d0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_address0 => grp_top_kernel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_657_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_address0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_ce0 => grp_top_kernel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_657_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_ce0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_we0 => grp_top_kernel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_657_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_we0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_d0 => grp_top_kernel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_657_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_d0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_address0 => grp_top_kernel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_657_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_address0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_ce0 => grp_top_kernel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_657_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_ce0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_we0 => grp_top_kernel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_657_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_we0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_d0 => grp_top_kernel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_657_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_d0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_address0 => grp_top_kernel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_657_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_address0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_ce0 => grp_top_kernel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_657_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_ce0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_we0 => grp_top_kernel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_657_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_we0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_d0 => grp_top_kernel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_657_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_d0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_address0 => grp_top_kernel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_657_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_address0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_ce0 => grp_top_kernel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_657_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_ce0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_we0 => grp_top_kernel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_657_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_we0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_d0 => grp_top_kernel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_657_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_d0);

    grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682 : component top_kernel_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_ap_start,
        ap_done => grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_ap_done,
        ap_idle => grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_ap_idle,
        ap_ready => grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_ap_ready,
        col_sum_lane_load_out => grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_col_sum_lane_load_out,
        col_sum_lane_load_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_col_sum_lane_load_out_ap_vld,
        col_sum_lane_1_load_out => grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_col_sum_lane_1_load_out,
        col_sum_lane_1_load_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_col_sum_lane_1_load_out_ap_vld,
        col_sum_lane_2_load_out => grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_col_sum_lane_2_load_out,
        col_sum_lane_2_load_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_col_sum_lane_2_load_out_ap_vld,
        col_sum_lane_3_load_out => grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_col_sum_lane_3_load_out,
        col_sum_lane_3_load_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_col_sum_lane_3_load_out_ap_vld,
        col_sum_lane_4_load_out => grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_col_sum_lane_4_load_out,
        col_sum_lane_4_load_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_col_sum_lane_4_load_out_ap_vld,
        col_sum_lane_5_load_out => grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_col_sum_lane_5_load_out,
        col_sum_lane_5_load_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_col_sum_lane_5_load_out_ap_vld,
        col_sum_lane_6_load_out => grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_col_sum_lane_6_load_out,
        col_sum_lane_6_load_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_col_sum_lane_6_load_out_ap_vld,
        col_sum_lane_7_load_out => grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_col_sum_lane_7_load_out,
        col_sum_lane_7_load_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_col_sum_lane_7_load_out_ap_vld,
        col_sum_lane_8_load_out => grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_col_sum_lane_8_load_out,
        col_sum_lane_8_load_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_col_sum_lane_8_load_out_ap_vld,
        col_sum_lane_9_load_out => grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_col_sum_lane_9_load_out,
        col_sum_lane_9_load_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_col_sum_lane_9_load_out_ap_vld,
        col_sum_lane_10_load_out => grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_col_sum_lane_10_load_out,
        col_sum_lane_10_load_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_col_sum_lane_10_load_out_ap_vld,
        col_sum_lane_11_load_out => grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_col_sum_lane_11_load_out,
        col_sum_lane_11_load_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_col_sum_lane_11_load_out_ap_vld,
        col_sum_lane_12_load_out => grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_col_sum_lane_12_load_out,
        col_sum_lane_12_load_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_col_sum_lane_12_load_out_ap_vld,
        col_sum_lane_13_load_out => grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_col_sum_lane_13_load_out,
        col_sum_lane_13_load_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_col_sum_lane_13_load_out_ap_vld,
        col_sum_lane_14_load_out => grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_col_sum_lane_14_load_out,
        col_sum_lane_14_load_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_col_sum_lane_14_load_out_ap_vld,
        col_sum_lane_15_load_out => grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_col_sum_lane_15_load_out,
        col_sum_lane_15_load_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_col_sum_lane_15_load_out_ap_vld,
        col_sum_lane_16_load_out => grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_col_sum_lane_16_load_out,
        col_sum_lane_16_load_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_col_sum_lane_16_load_out_ap_vld,
        col_sum_lane_17_load_out => grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_col_sum_lane_17_load_out,
        col_sum_lane_17_load_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_col_sum_lane_17_load_out_ap_vld,
        col_sum_lane_18_load_out => grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_col_sum_lane_18_load_out,
        col_sum_lane_18_load_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_col_sum_lane_18_load_out_ap_vld,
        col_sum_lane_19_load_out => grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_col_sum_lane_19_load_out,
        col_sum_lane_19_load_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_col_sum_lane_19_load_out_ap_vld,
        col_sum_lane_20_load_out => grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_col_sum_lane_20_load_out,
        col_sum_lane_20_load_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_col_sum_lane_20_load_out_ap_vld,
        col_sum_lane_21_load_out => grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_col_sum_lane_21_load_out,
        col_sum_lane_21_load_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_col_sum_lane_21_load_out_ap_vld,
        col_sum_lane_22_load_out => grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_col_sum_lane_22_load_out,
        col_sum_lane_22_load_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_col_sum_lane_22_load_out_ap_vld,
        col_sum_lane_23_load_out => grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_col_sum_lane_23_load_out,
        col_sum_lane_23_load_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_col_sum_lane_23_load_out_ap_vld,
        col_sum_lane_24_load_out => grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_col_sum_lane_24_load_out,
        col_sum_lane_24_load_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_col_sum_lane_24_load_out_ap_vld,
        col_sum_lane_25_load_out => grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_col_sum_lane_25_load_out,
        col_sum_lane_25_load_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_col_sum_lane_25_load_out_ap_vld,
        col_sum_lane_26_load_out => grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_col_sum_lane_26_load_out,
        col_sum_lane_26_load_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_col_sum_lane_26_load_out_ap_vld,
        col_sum_lane_27_load_out => grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_col_sum_lane_27_load_out,
        col_sum_lane_27_load_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_col_sum_lane_27_load_out_ap_vld,
        col_sum_lane_28_load_out => grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_col_sum_lane_28_load_out,
        col_sum_lane_28_load_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_col_sum_lane_28_load_out_ap_vld,
        col_sum_lane_29_load_out => grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_col_sum_lane_29_load_out,
        col_sum_lane_29_load_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_col_sum_lane_29_load_out_ap_vld,
        col_sum_lane_30_load_out => grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_col_sum_lane_30_load_out,
        col_sum_lane_30_load_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_col_sum_lane_30_load_out_ap_vld,
        col_sum_lane_31_load_out => grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_col_sum_lane_31_load_out,
        col_sum_lane_31_load_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_col_sum_lane_31_load_out_ap_vld,
        col_sum_lane_32_load_out => grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_col_sum_lane_32_load_out,
        col_sum_lane_32_load_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_col_sum_lane_32_load_out_ap_vld,
        col_sum_lane_33_load_out => grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_col_sum_lane_33_load_out,
        col_sum_lane_33_load_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_col_sum_lane_33_load_out_ap_vld,
        col_sum_lane_34_load_out => grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_col_sum_lane_34_load_out,
        col_sum_lane_34_load_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_col_sum_lane_34_load_out_ap_vld,
        col_sum_lane_35_load_out => grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_col_sum_lane_35_load_out,
        col_sum_lane_35_load_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_col_sum_lane_35_load_out_ap_vld,
        col_sum_lane_36_load_out => grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_col_sum_lane_36_load_out,
        col_sum_lane_36_load_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_col_sum_lane_36_load_out_ap_vld,
        col_sum_lane_37_load_out => grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_col_sum_lane_37_load_out,
        col_sum_lane_37_load_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_col_sum_lane_37_load_out_ap_vld,
        col_sum_lane_38_load_out => grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_col_sum_lane_38_load_out,
        col_sum_lane_38_load_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_col_sum_lane_38_load_out_ap_vld,
        col_sum_lane_39_load_out => grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_col_sum_lane_39_load_out,
        col_sum_lane_39_load_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_col_sum_lane_39_load_out_ap_vld,
        col_sum_lane_40_load_out => grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_col_sum_lane_40_load_out,
        col_sum_lane_40_load_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_col_sum_lane_40_load_out_ap_vld,
        col_sum_lane_41_load_out => grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_col_sum_lane_41_load_out,
        col_sum_lane_41_load_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_col_sum_lane_41_load_out_ap_vld,
        col_sum_lane_42_load_out => grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_col_sum_lane_42_load_out,
        col_sum_lane_42_load_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_col_sum_lane_42_load_out_ap_vld,
        col_sum_lane_43_load_out => grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_col_sum_lane_43_load_out,
        col_sum_lane_43_load_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_col_sum_lane_43_load_out_ap_vld,
        col_sum_lane_44_load_out => grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_col_sum_lane_44_load_out,
        col_sum_lane_44_load_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_col_sum_lane_44_load_out_ap_vld,
        col_sum_lane_45_load_out => grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_col_sum_lane_45_load_out,
        col_sum_lane_45_load_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_col_sum_lane_45_load_out_ap_vld,
        col_sum_lane_46_load_out => grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_col_sum_lane_46_load_out,
        col_sum_lane_46_load_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_col_sum_lane_46_load_out_ap_vld,
        col_sum_lane_47_load_out => grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_col_sum_lane_47_load_out,
        col_sum_lane_47_load_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_col_sum_lane_47_load_out_ap_vld,
        col_sum_lane_48_load_out => grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_col_sum_lane_48_load_out,
        col_sum_lane_48_load_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_col_sum_lane_48_load_out_ap_vld,
        col_sum_lane_49_load_out => grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_col_sum_lane_49_load_out,
        col_sum_lane_49_load_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_col_sum_lane_49_load_out_ap_vld,
        col_sum_lane_50_load_out => grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_col_sum_lane_50_load_out,
        col_sum_lane_50_load_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_col_sum_lane_50_load_out_ap_vld,
        col_sum_lane_51_load_out => grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_col_sum_lane_51_load_out,
        col_sum_lane_51_load_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_col_sum_lane_51_load_out_ap_vld,
        col_sum_lane_52_load_out => grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_col_sum_lane_52_load_out,
        col_sum_lane_52_load_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_col_sum_lane_52_load_out_ap_vld,
        col_sum_lane_53_load_out => grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_col_sum_lane_53_load_out,
        col_sum_lane_53_load_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_col_sum_lane_53_load_out_ap_vld,
        col_sum_lane_54_load_out => grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_col_sum_lane_54_load_out,
        col_sum_lane_54_load_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_col_sum_lane_54_load_out_ap_vld,
        col_sum_lane_55_load_out => grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_col_sum_lane_55_load_out,
        col_sum_lane_55_load_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_col_sum_lane_55_load_out_ap_vld,
        col_sum_lane_56_load_out => grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_col_sum_lane_56_load_out,
        col_sum_lane_56_load_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_col_sum_lane_56_load_out_ap_vld,
        col_sum_lane_57_load_out => grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_col_sum_lane_57_load_out,
        col_sum_lane_57_load_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_col_sum_lane_57_load_out_ap_vld,
        col_sum_lane_58_load_out => grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_col_sum_lane_58_load_out,
        col_sum_lane_58_load_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_col_sum_lane_58_load_out_ap_vld,
        col_sum_lane_59_load_out => grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_col_sum_lane_59_load_out,
        col_sum_lane_59_load_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_col_sum_lane_59_load_out_ap_vld,
        col_sum_lane_60_load_out => grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_col_sum_lane_60_load_out,
        col_sum_lane_60_load_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_col_sum_lane_60_load_out_ap_vld,
        col_sum_lane_61_load_out => grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_col_sum_lane_61_load_out,
        col_sum_lane_61_load_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_col_sum_lane_61_load_out_ap_vld,
        col_sum_lane_62_load_out => grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_col_sum_lane_62_load_out,
        col_sum_lane_62_load_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_col_sum_lane_62_load_out_ap_vld,
        col_sum_lane_63_load_out => grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_col_sum_lane_63_load_out,
        col_sum_lane_63_load_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_col_sum_lane_63_load_out_ap_vld,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_address0 => grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_address0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_ce0 => grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_ce0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_q0 => top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_q0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_address0 => grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_address0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_ce0 => grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_ce0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_we0 => grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_we0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_d0 => grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_d0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_address0 => grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_address0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_ce0 => grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_ce0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_q0 => top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_q0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_address0 => grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_address0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_ce0 => grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_ce0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_we0 => grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_we0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_d0 => grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_d0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_address0 => grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_address0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_ce0 => grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_ce0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_q0 => top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_q0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_address0 => grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_address0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_ce0 => grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_ce0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_we0 => grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_we0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_d0 => grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_d0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_address0 => grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_address0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_ce0 => grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_ce0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_q0 => top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_q0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_address0 => grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_address0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_ce0 => grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_ce0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_we0 => grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_we0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_d0 => grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_d0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_address0 => grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_address0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_ce0 => grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_ce0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_q0 => top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_q0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_address0 => grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_address0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_ce0 => grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_ce0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_we0 => grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_we0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_d0 => grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_d0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_address0 => grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_address0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_ce0 => grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_ce0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_q0 => top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_q0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_address0 => grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_address0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_ce0 => grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_ce0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_we0 => grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_we0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_d0 => grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_d0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6_address0 => grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6_address0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6_ce0 => grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6_ce0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6_q0 => top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6_q0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_address0 => grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_address0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_ce0 => grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_ce0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_we0 => grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_we0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_d0 => grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_d0,
        denom_row_address0 => grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_denom_row_address0,
        denom_row_ce0 => grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_denom_row_ce0,
        denom_row_q0 => denom_row_q0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_address0 => grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_address0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_ce0 => grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_ce0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_q0 => top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_q0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_address0 => grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_address0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_ce0 => grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_ce0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_we0 => grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_we0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_d0 => grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_d0);

    grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784 : component top_kernel_top_kernel_Pipeline_VITIS_LOOP_77_8
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_ap_start,
        ap_done => grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_ap_done,
        ap_idle => grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_ap_idle,
        ap_ready => grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_ap_ready,
        col_sum_lane_load_reload => grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_col_sum_lane_load_out,
        col_sum_lane_1_load_reload => grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_col_sum_lane_1_load_out,
        col_sum_lane_2_load_reload => grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_col_sum_lane_2_load_out,
        col_sum_lane_3_load_reload => grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_col_sum_lane_3_load_out,
        col_sum_lane_4_load_reload => grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_col_sum_lane_4_load_out,
        col_sum_lane_5_load_reload => grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_col_sum_lane_5_load_out,
        col_sum_lane_6_load_reload => grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_col_sum_lane_6_load_out,
        col_sum_lane_7_load_reload => grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_col_sum_lane_7_load_out,
        col_sum_lane_8_load_reload => grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_col_sum_lane_8_load_out,
        col_sum_lane_9_load_reload => grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_col_sum_lane_9_load_out,
        col_sum_lane_10_load_reload => grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_col_sum_lane_10_load_out,
        col_sum_lane_11_load_reload => grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_col_sum_lane_11_load_out,
        col_sum_lane_12_load_reload => grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_col_sum_lane_12_load_out,
        col_sum_lane_13_load_reload => grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_col_sum_lane_13_load_out,
        col_sum_lane_14_load_reload => grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_col_sum_lane_14_load_out,
        col_sum_lane_15_load_reload => grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_col_sum_lane_15_load_out,
        col_sum_lane_16_load_reload => grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_col_sum_lane_16_load_out,
        col_sum_lane_17_load_reload => grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_col_sum_lane_17_load_out,
        col_sum_lane_18_load_reload => grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_col_sum_lane_18_load_out,
        col_sum_lane_19_load_reload => grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_col_sum_lane_19_load_out,
        col_sum_lane_20_load_reload => grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_col_sum_lane_20_load_out,
        col_sum_lane_21_load_reload => grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_col_sum_lane_21_load_out,
        col_sum_lane_22_load_reload => grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_col_sum_lane_22_load_out,
        col_sum_lane_23_load_reload => grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_col_sum_lane_23_load_out,
        col_sum_lane_24_load_reload => grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_col_sum_lane_24_load_out,
        col_sum_lane_25_load_reload => grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_col_sum_lane_25_load_out,
        col_sum_lane_26_load_reload => grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_col_sum_lane_26_load_out,
        col_sum_lane_27_load_reload => grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_col_sum_lane_27_load_out,
        col_sum_lane_28_load_reload => grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_col_sum_lane_28_load_out,
        col_sum_lane_29_load_reload => grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_col_sum_lane_29_load_out,
        col_sum_lane_30_load_reload => grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_col_sum_lane_30_load_out,
        col_sum_lane_31_load_reload => grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_col_sum_lane_31_load_out,
        col_sum_lane_32_load_reload => grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_col_sum_lane_32_load_out,
        col_sum_lane_33_load_reload => grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_col_sum_lane_33_load_out,
        col_sum_lane_34_load_reload => grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_col_sum_lane_34_load_out,
        col_sum_lane_35_load_reload => grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_col_sum_lane_35_load_out,
        col_sum_lane_36_load_reload => grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_col_sum_lane_36_load_out,
        col_sum_lane_37_load_reload => grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_col_sum_lane_37_load_out,
        col_sum_lane_38_load_reload => grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_col_sum_lane_38_load_out,
        col_sum_lane_39_load_reload => grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_col_sum_lane_39_load_out,
        col_sum_lane_40_load_reload => grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_col_sum_lane_40_load_out,
        col_sum_lane_41_load_reload => grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_col_sum_lane_41_load_out,
        col_sum_lane_42_load_reload => grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_col_sum_lane_42_load_out,
        col_sum_lane_43_load_reload => grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_col_sum_lane_43_load_out,
        col_sum_lane_44_load_reload => grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_col_sum_lane_44_load_out,
        col_sum_lane_45_load_reload => grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_col_sum_lane_45_load_out,
        col_sum_lane_46_load_reload => grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_col_sum_lane_46_load_out,
        col_sum_lane_47_load_reload => grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_col_sum_lane_47_load_out,
        col_sum_lane_48_load_reload => grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_col_sum_lane_48_load_out,
        col_sum_lane_49_load_reload => grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_col_sum_lane_49_load_out,
        col_sum_lane_50_load_reload => grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_col_sum_lane_50_load_out,
        col_sum_lane_51_load_reload => grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_col_sum_lane_51_load_out,
        col_sum_lane_52_load_reload => grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_col_sum_lane_52_load_out,
        col_sum_lane_53_load_reload => grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_col_sum_lane_53_load_out,
        col_sum_lane_54_load_reload => grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_col_sum_lane_54_load_out,
        col_sum_lane_55_load_reload => grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_col_sum_lane_55_load_out,
        col_sum_lane_56_load_reload => grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_col_sum_lane_56_load_out,
        col_sum_lane_57_load_reload => grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_col_sum_lane_57_load_out,
        col_sum_lane_58_load_reload => grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_col_sum_lane_58_load_out,
        col_sum_lane_59_load_reload => grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_col_sum_lane_59_load_out,
        col_sum_lane_60_load_reload => grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_col_sum_lane_60_load_out,
        col_sum_lane_61_load_reload => grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_col_sum_lane_61_load_out,
        col_sum_lane_62_load_reload => grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_col_sum_lane_62_load_out,
        col_sum_lane_63_load_reload => grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_col_sum_lane_63_load_out,
        scale_lane_63_out => grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_scale_lane_63_out,
        scale_lane_63_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_scale_lane_63_out_ap_vld,
        scale_lane_62_out => grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_scale_lane_62_out,
        scale_lane_62_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_scale_lane_62_out_ap_vld,
        scale_lane_61_out => grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_scale_lane_61_out,
        scale_lane_61_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_scale_lane_61_out_ap_vld,
        scale_lane_60_out => grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_scale_lane_60_out,
        scale_lane_60_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_scale_lane_60_out_ap_vld,
        scale_lane_59_out => grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_scale_lane_59_out,
        scale_lane_59_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_scale_lane_59_out_ap_vld,
        scale_lane_58_out => grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_scale_lane_58_out,
        scale_lane_58_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_scale_lane_58_out_ap_vld,
        scale_lane_57_out => grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_scale_lane_57_out,
        scale_lane_57_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_scale_lane_57_out_ap_vld,
        scale_lane_56_out => grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_scale_lane_56_out,
        scale_lane_56_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_scale_lane_56_out_ap_vld,
        scale_lane_55_out => grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_scale_lane_55_out,
        scale_lane_55_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_scale_lane_55_out_ap_vld,
        scale_lane_54_out => grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_scale_lane_54_out,
        scale_lane_54_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_scale_lane_54_out_ap_vld,
        scale_lane_53_out => grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_scale_lane_53_out,
        scale_lane_53_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_scale_lane_53_out_ap_vld,
        scale_lane_52_out => grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_scale_lane_52_out,
        scale_lane_52_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_scale_lane_52_out_ap_vld,
        scale_lane_51_out => grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_scale_lane_51_out,
        scale_lane_51_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_scale_lane_51_out_ap_vld,
        scale_lane_50_out => grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_scale_lane_50_out,
        scale_lane_50_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_scale_lane_50_out_ap_vld,
        scale_lane_49_out => grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_scale_lane_49_out,
        scale_lane_49_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_scale_lane_49_out_ap_vld,
        scale_lane_48_out => grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_scale_lane_48_out,
        scale_lane_48_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_scale_lane_48_out_ap_vld,
        scale_lane_47_out => grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_scale_lane_47_out,
        scale_lane_47_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_scale_lane_47_out_ap_vld,
        scale_lane_46_out => grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_scale_lane_46_out,
        scale_lane_46_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_scale_lane_46_out_ap_vld,
        scale_lane_45_out => grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_scale_lane_45_out,
        scale_lane_45_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_scale_lane_45_out_ap_vld,
        scale_lane_44_out => grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_scale_lane_44_out,
        scale_lane_44_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_scale_lane_44_out_ap_vld,
        scale_lane_43_out => grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_scale_lane_43_out,
        scale_lane_43_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_scale_lane_43_out_ap_vld,
        scale_lane_42_out => grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_scale_lane_42_out,
        scale_lane_42_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_scale_lane_42_out_ap_vld,
        scale_lane_41_out => grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_scale_lane_41_out,
        scale_lane_41_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_scale_lane_41_out_ap_vld,
        scale_lane_40_out => grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_scale_lane_40_out,
        scale_lane_40_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_scale_lane_40_out_ap_vld,
        scale_lane_39_out => grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_scale_lane_39_out,
        scale_lane_39_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_scale_lane_39_out_ap_vld,
        scale_lane_38_out => grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_scale_lane_38_out,
        scale_lane_38_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_scale_lane_38_out_ap_vld,
        scale_lane_37_out => grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_scale_lane_37_out,
        scale_lane_37_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_scale_lane_37_out_ap_vld,
        scale_lane_36_out => grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_scale_lane_36_out,
        scale_lane_36_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_scale_lane_36_out_ap_vld,
        scale_lane_35_out => grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_scale_lane_35_out,
        scale_lane_35_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_scale_lane_35_out_ap_vld,
        scale_lane_34_out => grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_scale_lane_34_out,
        scale_lane_34_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_scale_lane_34_out_ap_vld,
        scale_lane_33_out => grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_scale_lane_33_out,
        scale_lane_33_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_scale_lane_33_out_ap_vld,
        scale_lane_32_out => grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_scale_lane_32_out,
        scale_lane_32_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_scale_lane_32_out_ap_vld,
        scale_lane_31_out => grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_scale_lane_31_out,
        scale_lane_31_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_scale_lane_31_out_ap_vld,
        scale_lane_30_out => grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_scale_lane_30_out,
        scale_lane_30_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_scale_lane_30_out_ap_vld,
        scale_lane_29_out => grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_scale_lane_29_out,
        scale_lane_29_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_scale_lane_29_out_ap_vld,
        scale_lane_28_out => grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_scale_lane_28_out,
        scale_lane_28_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_scale_lane_28_out_ap_vld,
        scale_lane_27_out => grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_scale_lane_27_out,
        scale_lane_27_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_scale_lane_27_out_ap_vld,
        scale_lane_26_out => grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_scale_lane_26_out,
        scale_lane_26_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_scale_lane_26_out_ap_vld,
        scale_lane_25_out => grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_scale_lane_25_out,
        scale_lane_25_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_scale_lane_25_out_ap_vld,
        scale_lane_24_out => grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_scale_lane_24_out,
        scale_lane_24_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_scale_lane_24_out_ap_vld,
        scale_lane_23_out => grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_scale_lane_23_out,
        scale_lane_23_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_scale_lane_23_out_ap_vld,
        scale_lane_22_out => grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_scale_lane_22_out,
        scale_lane_22_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_scale_lane_22_out_ap_vld,
        scale_lane_21_out => grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_scale_lane_21_out,
        scale_lane_21_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_scale_lane_21_out_ap_vld,
        scale_lane_20_out => grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_scale_lane_20_out,
        scale_lane_20_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_scale_lane_20_out_ap_vld,
        scale_lane_19_out => grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_scale_lane_19_out,
        scale_lane_19_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_scale_lane_19_out_ap_vld,
        scale_lane_18_out => grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_scale_lane_18_out,
        scale_lane_18_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_scale_lane_18_out_ap_vld,
        scale_lane_17_out => grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_scale_lane_17_out,
        scale_lane_17_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_scale_lane_17_out_ap_vld,
        scale_lane_16_out => grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_scale_lane_16_out,
        scale_lane_16_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_scale_lane_16_out_ap_vld,
        scale_lane_15_out => grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_scale_lane_15_out,
        scale_lane_15_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_scale_lane_15_out_ap_vld,
        scale_lane_14_out => grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_scale_lane_14_out,
        scale_lane_14_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_scale_lane_14_out_ap_vld,
        scale_lane_13_out => grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_scale_lane_13_out,
        scale_lane_13_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_scale_lane_13_out_ap_vld,
        scale_lane_12_out => grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_scale_lane_12_out,
        scale_lane_12_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_scale_lane_12_out_ap_vld,
        scale_lane_11_out => grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_scale_lane_11_out,
        scale_lane_11_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_scale_lane_11_out_ap_vld,
        scale_lane_10_out => grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_scale_lane_10_out,
        scale_lane_10_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_scale_lane_10_out_ap_vld,
        scale_lane_9_out => grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_scale_lane_9_out,
        scale_lane_9_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_scale_lane_9_out_ap_vld,
        scale_lane_8_out => grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_scale_lane_8_out,
        scale_lane_8_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_scale_lane_8_out_ap_vld,
        scale_lane_7_out => grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_scale_lane_7_out,
        scale_lane_7_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_scale_lane_7_out_ap_vld,
        scale_lane_6_out => grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_scale_lane_6_out,
        scale_lane_6_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_scale_lane_6_out_ap_vld,
        scale_lane_5_out => grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_scale_lane_5_out,
        scale_lane_5_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_scale_lane_5_out_ap_vld,
        scale_lane_4_out => grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_scale_lane_4_out,
        scale_lane_4_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_scale_lane_4_out_ap_vld,
        scale_lane_3_out => grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_scale_lane_3_out,
        scale_lane_3_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_scale_lane_3_out_ap_vld,
        scale_lane_2_out => grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_scale_lane_2_out,
        scale_lane_2_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_scale_lane_2_out_ap_vld,
        scale_lane_1_out => grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_scale_lane_1_out,
        scale_lane_1_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_scale_lane_1_out_ap_vld,
        scale_lane_out => grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_scale_lane_out,
        scale_lane_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_scale_lane_out_ap_vld);

    grp_top_kernel_Pipeline_VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12_fu_916 : component top_kernel_top_kernel_Pipeline_VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_top_kernel_Pipeline_VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12_fu_916_ap_start,
        ap_done => grp_top_kernel_Pipeline_VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12_fu_916_ap_done,
        ap_idle => grp_top_kernel_Pipeline_VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12_fu_916_ap_idle,
        ap_ready => grp_top_kernel_Pipeline_VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12_fu_916_ap_ready,
        m_axi_C_0_AWVALID => grp_top_kernel_Pipeline_VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12_fu_916_m_axi_C_0_AWVALID,
        m_axi_C_0_AWREADY => C_0_AWREADY,
        m_axi_C_0_AWADDR => grp_top_kernel_Pipeline_VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12_fu_916_m_axi_C_0_AWADDR,
        m_axi_C_0_AWID => grp_top_kernel_Pipeline_VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12_fu_916_m_axi_C_0_AWID,
        m_axi_C_0_AWLEN => grp_top_kernel_Pipeline_VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12_fu_916_m_axi_C_0_AWLEN,
        m_axi_C_0_AWSIZE => grp_top_kernel_Pipeline_VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12_fu_916_m_axi_C_0_AWSIZE,
        m_axi_C_0_AWBURST => grp_top_kernel_Pipeline_VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12_fu_916_m_axi_C_0_AWBURST,
        m_axi_C_0_AWLOCK => grp_top_kernel_Pipeline_VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12_fu_916_m_axi_C_0_AWLOCK,
        m_axi_C_0_AWCACHE => grp_top_kernel_Pipeline_VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12_fu_916_m_axi_C_0_AWCACHE,
        m_axi_C_0_AWPROT => grp_top_kernel_Pipeline_VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12_fu_916_m_axi_C_0_AWPROT,
        m_axi_C_0_AWQOS => grp_top_kernel_Pipeline_VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12_fu_916_m_axi_C_0_AWQOS,
        m_axi_C_0_AWREGION => grp_top_kernel_Pipeline_VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12_fu_916_m_axi_C_0_AWREGION,
        m_axi_C_0_AWUSER => grp_top_kernel_Pipeline_VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12_fu_916_m_axi_C_0_AWUSER,
        m_axi_C_0_WVALID => grp_top_kernel_Pipeline_VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12_fu_916_m_axi_C_0_WVALID,
        m_axi_C_0_WREADY => C_0_WREADY,
        m_axi_C_0_WDATA => grp_top_kernel_Pipeline_VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12_fu_916_m_axi_C_0_WDATA,
        m_axi_C_0_WSTRB => grp_top_kernel_Pipeline_VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12_fu_916_m_axi_C_0_WSTRB,
        m_axi_C_0_WLAST => grp_top_kernel_Pipeline_VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12_fu_916_m_axi_C_0_WLAST,
        m_axi_C_0_WID => grp_top_kernel_Pipeline_VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12_fu_916_m_axi_C_0_WID,
        m_axi_C_0_WUSER => grp_top_kernel_Pipeline_VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12_fu_916_m_axi_C_0_WUSER,
        m_axi_C_0_ARVALID => grp_top_kernel_Pipeline_VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12_fu_916_m_axi_C_0_ARVALID,
        m_axi_C_0_ARREADY => ap_const_logic_0,
        m_axi_C_0_ARADDR => grp_top_kernel_Pipeline_VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12_fu_916_m_axi_C_0_ARADDR,
        m_axi_C_0_ARID => grp_top_kernel_Pipeline_VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12_fu_916_m_axi_C_0_ARID,
        m_axi_C_0_ARLEN => grp_top_kernel_Pipeline_VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12_fu_916_m_axi_C_0_ARLEN,
        m_axi_C_0_ARSIZE => grp_top_kernel_Pipeline_VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12_fu_916_m_axi_C_0_ARSIZE,
        m_axi_C_0_ARBURST => grp_top_kernel_Pipeline_VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12_fu_916_m_axi_C_0_ARBURST,
        m_axi_C_0_ARLOCK => grp_top_kernel_Pipeline_VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12_fu_916_m_axi_C_0_ARLOCK,
        m_axi_C_0_ARCACHE => grp_top_kernel_Pipeline_VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12_fu_916_m_axi_C_0_ARCACHE,
        m_axi_C_0_ARPROT => grp_top_kernel_Pipeline_VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12_fu_916_m_axi_C_0_ARPROT,
        m_axi_C_0_ARQOS => grp_top_kernel_Pipeline_VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12_fu_916_m_axi_C_0_ARQOS,
        m_axi_C_0_ARREGION => grp_top_kernel_Pipeline_VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12_fu_916_m_axi_C_0_ARREGION,
        m_axi_C_0_ARUSER => grp_top_kernel_Pipeline_VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12_fu_916_m_axi_C_0_ARUSER,
        m_axi_C_0_RVALID => ap_const_logic_0,
        m_axi_C_0_RREADY => grp_top_kernel_Pipeline_VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12_fu_916_m_axi_C_0_RREADY,
        m_axi_C_0_RDATA => ap_const_lv32_0,
        m_axi_C_0_RLAST => ap_const_logic_0,
        m_axi_C_0_RID => ap_const_lv1_0,
        m_axi_C_0_RFIFONUM => ap_const_lv9_0,
        m_axi_C_0_RUSER => ap_const_lv1_0,
        m_axi_C_0_RRESP => ap_const_lv2_0,
        m_axi_C_0_BVALID => C_0_BVALID,
        m_axi_C_0_BREADY => grp_top_kernel_Pipeline_VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12_fu_916_m_axi_C_0_BREADY,
        m_axi_C_0_BRESP => ap_const_lv2_0,
        m_axi_C_0_BID => ap_const_lv1_0,
        m_axi_C_0_BUSER => ap_const_lv1_0,
        scale_lane_reload => grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_scale_lane_out,
        scale_lane_1_reload => grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_scale_lane_1_out,
        scale_lane_2_reload => grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_scale_lane_2_out,
        scale_lane_3_reload => grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_scale_lane_3_out,
        scale_lane_4_reload => grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_scale_lane_4_out,
        scale_lane_5_reload => grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_scale_lane_5_out,
        scale_lane_6_reload => grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_scale_lane_6_out,
        scale_lane_7_reload => grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_scale_lane_7_out,
        scale_lane_8_reload => grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_scale_lane_8_out,
        scale_lane_9_reload => grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_scale_lane_9_out,
        scale_lane_10_reload => grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_scale_lane_10_out,
        scale_lane_11_reload => grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_scale_lane_11_out,
        scale_lane_12_reload => grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_scale_lane_12_out,
        scale_lane_13_reload => grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_scale_lane_13_out,
        scale_lane_14_reload => grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_scale_lane_14_out,
        scale_lane_15_reload => grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_scale_lane_15_out,
        scale_lane_16_reload => grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_scale_lane_16_out,
        scale_lane_17_reload => grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_scale_lane_17_out,
        scale_lane_18_reload => grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_scale_lane_18_out,
        scale_lane_19_reload => grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_scale_lane_19_out,
        scale_lane_20_reload => grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_scale_lane_20_out,
        scale_lane_21_reload => grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_scale_lane_21_out,
        scale_lane_22_reload => grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_scale_lane_22_out,
        scale_lane_23_reload => grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_scale_lane_23_out,
        scale_lane_24_reload => grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_scale_lane_24_out,
        scale_lane_25_reload => grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_scale_lane_25_out,
        scale_lane_26_reload => grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_scale_lane_26_out,
        scale_lane_27_reload => grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_scale_lane_27_out,
        scale_lane_28_reload => grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_scale_lane_28_out,
        scale_lane_29_reload => grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_scale_lane_29_out,
        scale_lane_30_reload => grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_scale_lane_30_out,
        scale_lane_31_reload => grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_scale_lane_31_out,
        scale_lane_32_reload => grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_scale_lane_32_out,
        scale_lane_33_reload => grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_scale_lane_33_out,
        scale_lane_34_reload => grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_scale_lane_34_out,
        scale_lane_35_reload => grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_scale_lane_35_out,
        scale_lane_36_reload => grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_scale_lane_36_out,
        scale_lane_37_reload => grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_scale_lane_37_out,
        scale_lane_38_reload => grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_scale_lane_38_out,
        scale_lane_39_reload => grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_scale_lane_39_out,
        scale_lane_40_reload => grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_scale_lane_40_out,
        scale_lane_41_reload => grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_scale_lane_41_out,
        scale_lane_42_reload => grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_scale_lane_42_out,
        scale_lane_43_reload => grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_scale_lane_43_out,
        scale_lane_44_reload => grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_scale_lane_44_out,
        scale_lane_45_reload => grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_scale_lane_45_out,
        scale_lane_46_reload => grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_scale_lane_46_out,
        scale_lane_47_reload => grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_scale_lane_47_out,
        scale_lane_48_reload => grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_scale_lane_48_out,
        scale_lane_49_reload => grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_scale_lane_49_out,
        scale_lane_50_reload => grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_scale_lane_50_out,
        scale_lane_51_reload => grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_scale_lane_51_out,
        scale_lane_52_reload => grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_scale_lane_52_out,
        scale_lane_53_reload => grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_scale_lane_53_out,
        scale_lane_54_reload => grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_scale_lane_54_out,
        scale_lane_55_reload => grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_scale_lane_55_out,
        scale_lane_56_reload => grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_scale_lane_56_out,
        scale_lane_57_reload => grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_scale_lane_57_out,
        scale_lane_58_reload => grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_scale_lane_58_out,
        scale_lane_59_reload => grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_scale_lane_59_out,
        scale_lane_60_reload => grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_scale_lane_60_out,
        scale_lane_61_reload => grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_scale_lane_61_out,
        scale_lane_62_reload => grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_scale_lane_62_out,
        scale_lane_63_reload => grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_scale_lane_63_out,
        sext_ln86 => trunc_ln3_reg_2329,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_address0 => grp_top_kernel_Pipeline_VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12_fu_916_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_address0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_ce0 => grp_top_kernel_Pipeline_VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12_fu_916_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_ce0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_q0 => top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_q0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_address0 => grp_top_kernel_Pipeline_VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12_fu_916_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_address0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_ce0 => grp_top_kernel_Pipeline_VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12_fu_916_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_ce0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_q0 => top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_q0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_address0 => grp_top_kernel_Pipeline_VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12_fu_916_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_address0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_ce0 => grp_top_kernel_Pipeline_VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12_fu_916_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_ce0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_q0 => top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_q0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_address0 => grp_top_kernel_Pipeline_VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12_fu_916_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_address0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_ce0 => grp_top_kernel_Pipeline_VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12_fu_916_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_ce0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_q0 => top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_q0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_address0 => grp_top_kernel_Pipeline_VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12_fu_916_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_address0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_ce0 => grp_top_kernel_Pipeline_VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12_fu_916_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_ce0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_q0 => top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_q0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_address0 => grp_top_kernel_Pipeline_VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12_fu_916_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_address0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_ce0 => grp_top_kernel_Pipeline_VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12_fu_916_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_ce0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_q0 => top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_q0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_address0 => grp_top_kernel_Pipeline_VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12_fu_916_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_address0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_ce0 => grp_top_kernel_Pipeline_VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12_fu_916_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_ce0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_q0 => top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_q0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_address0 => grp_top_kernel_Pipeline_VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12_fu_916_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_address0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_ce0 => grp_top_kernel_Pipeline_VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12_fu_916_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_ce0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_q0 => top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_q0);

    control_s_axi_U : component top_kernel_control_s_axi
    generic map (
        C_S_AXI_ADDR_WIDTH => C_S_AXI_CONTROL_ADDR_WIDTH,
        C_S_AXI_DATA_WIDTH => C_S_AXI_CONTROL_DATA_WIDTH)
    port map (
        AWVALID => s_axi_control_AWVALID,
        AWREADY => s_axi_control_AWREADY,
        AWADDR => s_axi_control_AWADDR,
        WVALID => s_axi_control_WVALID,
        WREADY => s_axi_control_WREADY,
        WDATA => s_axi_control_WDATA,
        WSTRB => s_axi_control_WSTRB,
        ARVALID => s_axi_control_ARVALID,
        ARREADY => s_axi_control_ARREADY,
        ARADDR => s_axi_control_ARADDR,
        RVALID => s_axi_control_RVALID,
        RREADY => s_axi_control_RREADY,
        RDATA => s_axi_control_RDATA,
        RRESP => s_axi_control_RRESP,
        BVALID => s_axi_control_BVALID,
        BREADY => s_axi_control_BREADY,
        BRESP => s_axi_control_BRESP,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        A_DRAM => A_DRAM,
        C_DRAM => C_DRAM,
        ap_start => ap_start,
        interrupt => interrupt,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_idle => ap_idle);

    A_m_axi_U : component top_kernel_A_m_axi
    generic map (
        CONSERVATIVE => 1,
        USER_MAXREQS => 7,
        MAX_READ_BURST_LENGTH => 16,
        MAX_WRITE_BURST_LENGTH => 16,
        C_M_AXI_ID_WIDTH => C_M_AXI_A_ID_WIDTH,
        C_M_AXI_ADDR_WIDTH => C_M_AXI_A_ADDR_WIDTH,
        C_M_AXI_DATA_WIDTH => C_M_AXI_A_DATA_WIDTH,
        C_M_AXI_AWUSER_WIDTH => C_M_AXI_A_AWUSER_WIDTH,
        C_M_AXI_ARUSER_WIDTH => C_M_AXI_A_ARUSER_WIDTH,
        C_M_AXI_WUSER_WIDTH => C_M_AXI_A_WUSER_WIDTH,
        C_M_AXI_RUSER_WIDTH => C_M_AXI_A_RUSER_WIDTH,
        C_M_AXI_BUSER_WIDTH => C_M_AXI_A_BUSER_WIDTH,
        C_USER_VALUE => C_M_AXI_A_USER_VALUE,
        C_PROT_VALUE => C_M_AXI_A_PROT_VALUE,
        C_CACHE_VALUE => C_M_AXI_A_CACHE_VALUE,
        CH0_NUM_READ_OUTSTANDING => 16,
        CH0_NUM_WRITE_OUTSTANDING => 16,
        CH0_USER_RFIFONUM_WIDTH => 9,
        CH0_USER_DW => 32,
        CH0_USER_AW => 64,
        NUM_READ_OUTSTANDING => 16,
        NUM_WRITE_OUTSTANDING => 0)
    port map (
        AWVALID => m_axi_A_AWVALID,
        AWREADY => m_axi_A_AWREADY,
        AWADDR => m_axi_A_AWADDR,
        AWID => m_axi_A_AWID,
        AWLEN => m_axi_A_AWLEN,
        AWSIZE => m_axi_A_AWSIZE,
        AWBURST => m_axi_A_AWBURST,
        AWLOCK => m_axi_A_AWLOCK,
        AWCACHE => m_axi_A_AWCACHE,
        AWPROT => m_axi_A_AWPROT,
        AWQOS => m_axi_A_AWQOS,
        AWREGION => m_axi_A_AWREGION,
        AWUSER => m_axi_A_AWUSER,
        WVALID => m_axi_A_WVALID,
        WREADY => m_axi_A_WREADY,
        WDATA => m_axi_A_WDATA,
        WSTRB => m_axi_A_WSTRB,
        WLAST => m_axi_A_WLAST,
        WID => m_axi_A_WID,
        WUSER => m_axi_A_WUSER,
        ARVALID => m_axi_A_ARVALID,
        ARREADY => m_axi_A_ARREADY,
        ARADDR => m_axi_A_ARADDR,
        ARID => m_axi_A_ARID,
        ARLEN => m_axi_A_ARLEN,
        ARSIZE => m_axi_A_ARSIZE,
        ARBURST => m_axi_A_ARBURST,
        ARLOCK => m_axi_A_ARLOCK,
        ARCACHE => m_axi_A_ARCACHE,
        ARPROT => m_axi_A_ARPROT,
        ARQOS => m_axi_A_ARQOS,
        ARREGION => m_axi_A_ARREGION,
        ARUSER => m_axi_A_ARUSER,
        RVALID => m_axi_A_RVALID,
        RREADY => m_axi_A_RREADY,
        RDATA => m_axi_A_RDATA,
        RLAST => m_axi_A_RLAST,
        RID => m_axi_A_RID,
        RUSER => m_axi_A_RUSER,
        RRESP => m_axi_A_RRESP,
        BVALID => m_axi_A_BVALID,
        BREADY => m_axi_A_BREADY,
        BRESP => m_axi_A_BRESP,
        BID => m_axi_A_BID,
        BUSER => m_axi_A_BUSER,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        I_CH0_ARVALID => A_0_ARVALID,
        I_CH0_ARREADY => A_0_ARREADY,
        I_CH0_ARADDR => A_0_ARADDR,
        I_CH0_ARLEN => A_0_ARLEN,
        I_CH0_RVALID => A_0_RVALID,
        I_CH0_RREADY => A_0_RREADY,
        I_CH0_RDATA => A_0_RDATA,
        I_CH0_RFIFONUM => A_0_RFIFONUM,
        I_CH0_AWVALID => ap_const_logic_0,
        I_CH0_AWREADY => A_0_AWREADY,
        I_CH0_AWADDR => ap_const_lv64_0,
        I_CH0_AWLEN => ap_const_lv32_0,
        I_CH0_WVALID => ap_const_logic_0,
        I_CH0_WREADY => A_0_WREADY,
        I_CH0_WDATA => ap_const_lv32_0,
        I_CH0_WSTRB => ap_const_lv4_0,
        I_CH0_BVALID => A_0_BVALID,
        I_CH0_BREADY => ap_const_logic_0);

    C_m_axi_U : component top_kernel_C_m_axi
    generic map (
        CONSERVATIVE => 1,
        USER_MAXREQS => 4,
        MAX_READ_BURST_LENGTH => 16,
        MAX_WRITE_BURST_LENGTH => 16,
        C_M_AXI_ID_WIDTH => C_M_AXI_C_ID_WIDTH,
        C_M_AXI_ADDR_WIDTH => C_M_AXI_C_ADDR_WIDTH,
        C_M_AXI_DATA_WIDTH => C_M_AXI_C_DATA_WIDTH,
        C_M_AXI_AWUSER_WIDTH => C_M_AXI_C_AWUSER_WIDTH,
        C_M_AXI_ARUSER_WIDTH => C_M_AXI_C_ARUSER_WIDTH,
        C_M_AXI_WUSER_WIDTH => C_M_AXI_C_WUSER_WIDTH,
        C_M_AXI_RUSER_WIDTH => C_M_AXI_C_RUSER_WIDTH,
        C_M_AXI_BUSER_WIDTH => C_M_AXI_C_BUSER_WIDTH,
        C_USER_VALUE => C_M_AXI_C_USER_VALUE,
        C_PROT_VALUE => C_M_AXI_C_PROT_VALUE,
        C_CACHE_VALUE => C_M_AXI_C_CACHE_VALUE,
        CH0_NUM_READ_OUTSTANDING => 16,
        CH0_NUM_WRITE_OUTSTANDING => 16,
        CH0_USER_RFIFONUM_WIDTH => 9,
        CH0_USER_DW => 32,
        CH0_USER_AW => 64,
        NUM_READ_OUTSTANDING => 0,
        NUM_WRITE_OUTSTANDING => 16)
    port map (
        AWVALID => m_axi_C_AWVALID,
        AWREADY => m_axi_C_AWREADY,
        AWADDR => m_axi_C_AWADDR,
        AWID => m_axi_C_AWID,
        AWLEN => m_axi_C_AWLEN,
        AWSIZE => m_axi_C_AWSIZE,
        AWBURST => m_axi_C_AWBURST,
        AWLOCK => m_axi_C_AWLOCK,
        AWCACHE => m_axi_C_AWCACHE,
        AWPROT => m_axi_C_AWPROT,
        AWQOS => m_axi_C_AWQOS,
        AWREGION => m_axi_C_AWREGION,
        AWUSER => m_axi_C_AWUSER,
        WVALID => m_axi_C_WVALID,
        WREADY => m_axi_C_WREADY,
        WDATA => m_axi_C_WDATA,
        WSTRB => m_axi_C_WSTRB,
        WLAST => m_axi_C_WLAST,
        WID => m_axi_C_WID,
        WUSER => m_axi_C_WUSER,
        ARVALID => m_axi_C_ARVALID,
        ARREADY => m_axi_C_ARREADY,
        ARADDR => m_axi_C_ARADDR,
        ARID => m_axi_C_ARID,
        ARLEN => m_axi_C_ARLEN,
        ARSIZE => m_axi_C_ARSIZE,
        ARBURST => m_axi_C_ARBURST,
        ARLOCK => m_axi_C_ARLOCK,
        ARCACHE => m_axi_C_ARCACHE,
        ARPROT => m_axi_C_ARPROT,
        ARQOS => m_axi_C_ARQOS,
        ARREGION => m_axi_C_ARREGION,
        ARUSER => m_axi_C_ARUSER,
        RVALID => m_axi_C_RVALID,
        RREADY => m_axi_C_RREADY,
        RDATA => m_axi_C_RDATA,
        RLAST => m_axi_C_RLAST,
        RID => m_axi_C_RID,
        RUSER => m_axi_C_RUSER,
        RRESP => m_axi_C_RRESP,
        BVALID => m_axi_C_BVALID,
        BREADY => m_axi_C_BREADY,
        BRESP => m_axi_C_BRESP,
        BID => m_axi_C_BID,
        BUSER => m_axi_C_BUSER,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        I_CH0_ARVALID => ap_const_logic_0,
        I_CH0_ARREADY => C_0_ARREADY,
        I_CH0_ARADDR => ap_const_lv64_0,
        I_CH0_ARLEN => ap_const_lv32_0,
        I_CH0_RVALID => C_0_RVALID,
        I_CH0_RREADY => ap_const_logic_0,
        I_CH0_RDATA => C_0_RDATA,
        I_CH0_RFIFONUM => C_0_RFIFONUM,
        I_CH0_AWVALID => C_0_AWVALID,
        I_CH0_AWREADY => C_0_AWREADY,
        I_CH0_AWADDR => C_0_AWADDR,
        I_CH0_AWLEN => C_0_AWLEN,
        I_CH0_WVALID => C_0_WVALID,
        I_CH0_WREADY => C_0_WREADY,
        I_CH0_WDATA => grp_top_kernel_Pipeline_VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12_fu_916_m_axi_C_0_WDATA,
        I_CH0_WSTRB => grp_top_kernel_Pipeline_VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12_fu_916_m_axi_C_0_WSTRB,
        I_CH0_BVALID => C_0_BVALID,
        I_CH0_BREADY => C_0_BREADY);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_top_kernel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_657_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_top_kernel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_657_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
                    grp_top_kernel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_657_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_top_kernel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_657_ap_ready = ap_const_logic_1)) then 
                    grp_top_kernel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_657_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
                    grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_ap_ready = ap_const_logic_1)) then 
                    grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
                    grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_ap_ready = ap_const_logic_1)) then 
                    grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_top_kernel_Pipeline_VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12_fu_916_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_top_kernel_Pipeline_VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12_fu_916_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
                    grp_top_kernel_Pipeline_VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12_fu_916_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_top_kernel_Pipeline_VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12_fu_916_ap_ready = ap_const_logic_1)) then 
                    grp_top_kernel_Pipeline_VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12_fu_916_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;

    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
                trunc_ln3_reg_2329 <= C_DRAM(63 downto 2);
                trunc_ln_reg_2323 <= A_DRAM(63 downto 2);
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state2, ap_CS_fsm_state16, ap_CS_fsm_state23, grp_top_kernel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_657_ap_done, grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_ap_done, grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_ap_done, grp_top_kernel_Pipeline_VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12_fu_916_ap_done, A_0_ARREADY, C_0_AWREADY, C_0_BVALID, ap_CS_fsm_state11, ap_CS_fsm_state13, ap_CS_fsm_state15, ap_CS_fsm_state18)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_const_logic_1 = A_0_ARREADY))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state7;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                ap_NS_fsm <= ap_ST_fsm_state9;
            when ap_ST_fsm_state9 => 
                ap_NS_fsm <= ap_ST_fsm_state10;
            when ap_ST_fsm_state10 => 
                ap_NS_fsm <= ap_ST_fsm_state11;
            when ap_ST_fsm_state11 => 
                if (((grp_top_kernel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_657_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state11))) then
                    ap_NS_fsm <= ap_ST_fsm_state12;
                else
                    ap_NS_fsm <= ap_ST_fsm_state11;
                end if;
            when ap_ST_fsm_state12 => 
                ap_NS_fsm <= ap_ST_fsm_state13;
            when ap_ST_fsm_state13 => 
                if (((grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state13))) then
                    ap_NS_fsm <= ap_ST_fsm_state14;
                else
                    ap_NS_fsm <= ap_ST_fsm_state13;
                end if;
            when ap_ST_fsm_state14 => 
                ap_NS_fsm <= ap_ST_fsm_state15;
            when ap_ST_fsm_state15 => 
                if (((grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state15))) then
                    ap_NS_fsm <= ap_ST_fsm_state16;
                else
                    ap_NS_fsm <= ap_ST_fsm_state15;
                end if;
            when ap_ST_fsm_state16 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state16) and (ap_const_logic_1 = C_0_AWREADY))) then
                    ap_NS_fsm <= ap_ST_fsm_state17;
                else
                    ap_NS_fsm <= ap_ST_fsm_state16;
                end if;
            when ap_ST_fsm_state17 => 
                ap_NS_fsm <= ap_ST_fsm_state18;
            when ap_ST_fsm_state18 => 
                if (((grp_top_kernel_Pipeline_VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12_fu_916_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state18))) then
                    ap_NS_fsm <= ap_ST_fsm_state19;
                else
                    ap_NS_fsm <= ap_ST_fsm_state18;
                end if;
            when ap_ST_fsm_state19 => 
                ap_NS_fsm <= ap_ST_fsm_state20;
            when ap_ST_fsm_state20 => 
                ap_NS_fsm <= ap_ST_fsm_state21;
            when ap_ST_fsm_state21 => 
                ap_NS_fsm <= ap_ST_fsm_state22;
            when ap_ST_fsm_state22 => 
                ap_NS_fsm <= ap_ST_fsm_state23;
            when ap_ST_fsm_state23 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state23) and (ap_const_logic_1 = C_0_BVALID))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state23;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXXXXXXXX";
        end case;
    end process;

    A_0_ARADDR_assign_proc : process(ap_CS_fsm_state2, grp_top_kernel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_657_m_axi_A_0_ARADDR, A_0_ARREADY, ap_CS_fsm_state10, ap_CS_fsm_state11, sext_ln47_fu_1023_p1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_const_logic_1 = A_0_ARREADY))) then 
            A_0_ARADDR <= sext_ln47_fu_1023_p1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            A_0_ARADDR <= grp_top_kernel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_657_m_axi_A_0_ARADDR;
        else 
            A_0_ARADDR <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    A_0_ARLEN_assign_proc : process(ap_CS_fsm_state2, grp_top_kernel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_657_m_axi_A_0_ARLEN, A_0_ARREADY, ap_CS_fsm_state10, ap_CS_fsm_state11)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_const_logic_1 = A_0_ARREADY))) then 
            A_0_ARLEN <= ap_const_lv64_4000(32 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            A_0_ARLEN <= grp_top_kernel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_657_m_axi_A_0_ARLEN;
        else 
            A_0_ARLEN <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    A_0_ARVALID_assign_proc : process(ap_CS_fsm_state2, grp_top_kernel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_657_m_axi_A_0_ARVALID, A_0_ARREADY, ap_CS_fsm_state10, ap_CS_fsm_state11)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_const_logic_1 = A_0_ARREADY))) then 
            A_0_ARVALID <= ap_const_logic_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            A_0_ARVALID <= grp_top_kernel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_657_m_axi_A_0_ARVALID;
        else 
            A_0_ARVALID <= ap_const_logic_0;
        end if; 
    end process;


    A_0_RREADY_assign_proc : process(grp_top_kernel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_657_m_axi_A_0_RREADY, ap_CS_fsm_state10, ap_CS_fsm_state11)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            A_0_RREADY <= grp_top_kernel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_657_m_axi_A_0_RREADY;
        else 
            A_0_RREADY <= ap_const_logic_0;
        end if; 
    end process;


    A_blk_n_AR_assign_proc : process(m_axi_A_ARREADY, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            A_blk_n_AR <= m_axi_A_ARREADY;
        else 
            A_blk_n_AR <= ap_const_logic_1;
        end if; 
    end process;


    C_0_AWADDR_assign_proc : process(ap_CS_fsm_state16, grp_top_kernel_Pipeline_VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12_fu_916_m_axi_C_0_AWADDR, C_0_AWREADY, ap_CS_fsm_state17, ap_CS_fsm_state18, sext_ln86_fu_1289_p1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state16) and (ap_const_logic_1 = C_0_AWREADY))) then 
            C_0_AWADDR <= sext_ln86_fu_1289_p1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state17))) then 
            C_0_AWADDR <= grp_top_kernel_Pipeline_VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12_fu_916_m_axi_C_0_AWADDR;
        else 
            C_0_AWADDR <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    C_0_AWLEN_assign_proc : process(ap_CS_fsm_state16, grp_top_kernel_Pipeline_VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12_fu_916_m_axi_C_0_AWLEN, C_0_AWREADY, ap_CS_fsm_state17, ap_CS_fsm_state18)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state16) and (ap_const_logic_1 = C_0_AWREADY))) then 
            C_0_AWLEN <= ap_const_lv64_4000(32 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state17))) then 
            C_0_AWLEN <= grp_top_kernel_Pipeline_VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12_fu_916_m_axi_C_0_AWLEN;
        else 
            C_0_AWLEN <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    C_0_AWVALID_assign_proc : process(ap_CS_fsm_state16, grp_top_kernel_Pipeline_VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12_fu_916_m_axi_C_0_AWVALID, C_0_AWREADY, ap_CS_fsm_state17, ap_CS_fsm_state18)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state16) and (ap_const_logic_1 = C_0_AWREADY))) then 
            C_0_AWVALID <= ap_const_logic_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state17))) then 
            C_0_AWVALID <= grp_top_kernel_Pipeline_VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12_fu_916_m_axi_C_0_AWVALID;
        else 
            C_0_AWVALID <= ap_const_logic_0;
        end if; 
    end process;


    C_0_BREADY_assign_proc : process(ap_CS_fsm_state23, grp_top_kernel_Pipeline_VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12_fu_916_m_axi_C_0_BREADY, C_0_BVALID, ap_CS_fsm_state17, ap_CS_fsm_state18)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state23) and (ap_const_logic_1 = C_0_BVALID))) then 
            C_0_BREADY <= ap_const_logic_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state17))) then 
            C_0_BREADY <= grp_top_kernel_Pipeline_VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12_fu_916_m_axi_C_0_BREADY;
        else 
            C_0_BREADY <= ap_const_logic_0;
        end if; 
    end process;


    C_0_WVALID_assign_proc : process(grp_top_kernel_Pipeline_VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12_fu_916_m_axi_C_0_WVALID, ap_CS_fsm_state17, ap_CS_fsm_state18)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state17))) then 
            C_0_WVALID <= grp_top_kernel_Pipeline_VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12_fu_916_m_axi_C_0_WVALID;
        else 
            C_0_WVALID <= ap_const_logic_0;
        end if; 
    end process;


    C_blk_n_AW_assign_proc : process(m_axi_C_AWREADY, ap_CS_fsm_state16)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            C_blk_n_AW <= m_axi_C_AWREADY;
        else 
            C_blk_n_AW <= ap_const_logic_1;
        end if; 
    end process;


    C_blk_n_B_assign_proc : process(m_axi_C_BVALID, ap_CS_fsm_state23)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            C_blk_n_B <= m_axi_C_BVALID;
        else 
            C_blk_n_B <= ap_const_logic_1;
        end if; 
    end process;

    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state11 <= ap_CS_fsm(10);
    ap_CS_fsm_state12 <= ap_CS_fsm(11);
    ap_CS_fsm_state13 <= ap_CS_fsm(12);
    ap_CS_fsm_state14 <= ap_CS_fsm(13);
    ap_CS_fsm_state15 <= ap_CS_fsm(14);
    ap_CS_fsm_state16 <= ap_CS_fsm(15);
    ap_CS_fsm_state17 <= ap_CS_fsm(16);
    ap_CS_fsm_state18 <= ap_CS_fsm(17);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state23 <= ap_CS_fsm(22);
    ap_ST_fsm_state10_blk <= ap_const_logic_0;

    ap_ST_fsm_state11_blk_assign_proc : process(grp_top_kernel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_657_ap_done)
    begin
        if ((grp_top_kernel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_657_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state11_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state11_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state12_blk <= ap_const_logic_0;

    ap_ST_fsm_state13_blk_assign_proc : process(grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_ap_done)
    begin
        if ((grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state13_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state13_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state14_blk <= ap_const_logic_0;

    ap_ST_fsm_state15_blk_assign_proc : process(grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_ap_done)
    begin
        if ((grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state15_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state15_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state16_blk_assign_proc : process(C_0_AWREADY)
    begin
        if ((ap_const_logic_0 = C_0_AWREADY)) then 
            ap_ST_fsm_state16_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state16_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state17_blk <= ap_const_logic_0;

    ap_ST_fsm_state18_blk_assign_proc : process(grp_top_kernel_Pipeline_VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12_fu_916_ap_done)
    begin
        if ((grp_top_kernel_Pipeline_VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12_fu_916_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state18_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state18_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state19_blk <= ap_const_logic_0;

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state20_blk <= ap_const_logic_0;
    ap_ST_fsm_state21_blk <= ap_const_logic_0;
    ap_ST_fsm_state22_blk <= ap_const_logic_0;

    ap_ST_fsm_state23_blk_assign_proc : process(C_0_BVALID)
    begin
        if ((ap_const_logic_0 = C_0_BVALID)) then 
            ap_ST_fsm_state23_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state23_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state2_blk_assign_proc : process(A_0_ARREADY)
    begin
        if ((ap_const_logic_0 = A_0_ARREADY)) then 
            ap_ST_fsm_state2_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state2_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state3_blk <= ap_const_logic_0;
    ap_ST_fsm_state4_blk <= ap_const_logic_0;
    ap_ST_fsm_state5_blk <= ap_const_logic_0;
    ap_ST_fsm_state6_blk <= ap_const_logic_0;
    ap_ST_fsm_state7_blk <= ap_const_logic_0;
    ap_ST_fsm_state8_blk <= ap_const_logic_0;
    ap_ST_fsm_state9_blk <= ap_const_logic_0;

    ap_done_assign_proc : process(ap_CS_fsm_state23, C_0_BVALID)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state23) and (ap_const_logic_1 = C_0_BVALID))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state23, C_0_BVALID)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state23) and (ap_const_logic_1 = C_0_BVALID))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_rst_n_inv_assign_proc : process(ap_rst_n)
    begin
                ap_rst_n_inv <= not(ap_rst_n);
    end process;


    denom_row_address0_assign_proc : process(grp_top_kernel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_657_denom_row_address0, grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_denom_row_address0, ap_CS_fsm_state11, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            denom_row_address0 <= grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_denom_row_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            denom_row_address0 <= grp_top_kernel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_657_denom_row_address0;
        else 
            denom_row_address0 <= "XXXXXXXX";
        end if; 
    end process;


    denom_row_ce0_assign_proc : process(grp_top_kernel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_657_denom_row_ce0, grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_denom_row_ce0, ap_CS_fsm_state11, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            denom_row_ce0 <= grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_denom_row_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            denom_row_ce0 <= grp_top_kernel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_657_denom_row_ce0;
        else 
            denom_row_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    denom_row_we0_assign_proc : process(grp_top_kernel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_657_denom_row_we0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            denom_row_we0 <= grp_top_kernel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_657_denom_row_we0;
        else 
            denom_row_we0 <= ap_const_logic_0;
        end if; 
    end process;

    grp_top_kernel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_657_ap_start <= grp_top_kernel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_657_ap_start_reg;
    grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_ap_start <= grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_ap_start_reg;
    grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_ap_start <= grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784_ap_start_reg;
    grp_top_kernel_Pipeline_VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12_fu_916_ap_start <= grp_top_kernel_Pipeline_VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12_fu_916_ap_start_reg;
        sext_ln47_fu_1023_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln_reg_2323),64));

        sext_ln86_fu_1289_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln3_reg_2329),64));


    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_address0_assign_proc : process(grp_top_kernel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_657_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_address0, grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_address0, ap_CS_fsm_state11, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_address0 <= grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_address0 <= grp_top_kernel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_657_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_address0;
        else 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_ce0_assign_proc : process(grp_top_kernel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_657_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_ce0, grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_ce0, ap_CS_fsm_state11, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_ce0 <= grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_ce0 <= grp_top_kernel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_657_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_ce0;
        else 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_we0_assign_proc : process(grp_top_kernel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_657_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_we0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_we0 <= grp_top_kernel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_657_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_we0;
        else 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_address0_assign_proc : process(grp_top_kernel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_657_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_address0, grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_address0, ap_CS_fsm_state11, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_address0 <= grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_address0 <= grp_top_kernel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_657_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_address0;
        else 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_ce0_assign_proc : process(grp_top_kernel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_657_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_ce0, grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_ce0, ap_CS_fsm_state11, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_ce0 <= grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_ce0 <= grp_top_kernel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_657_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_ce0;
        else 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_we0_assign_proc : process(grp_top_kernel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_657_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_we0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_we0 <= grp_top_kernel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_657_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_we0;
        else 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_address0_assign_proc : process(grp_top_kernel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_657_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_address0, grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_address0, ap_CS_fsm_state11, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_address0 <= grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_address0 <= grp_top_kernel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_657_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_address0;
        else 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_ce0_assign_proc : process(grp_top_kernel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_657_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_ce0, grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_ce0, ap_CS_fsm_state11, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_ce0 <= grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_ce0 <= grp_top_kernel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_657_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_ce0;
        else 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_we0_assign_proc : process(grp_top_kernel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_657_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_we0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_we0 <= grp_top_kernel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_657_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_we0;
        else 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_address0_assign_proc : process(grp_top_kernel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_657_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_address0, grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_address0, ap_CS_fsm_state11, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_address0 <= grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_address0 <= grp_top_kernel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_657_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_address0;
        else 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_ce0_assign_proc : process(grp_top_kernel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_657_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_ce0, grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_ce0, ap_CS_fsm_state11, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_ce0 <= grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_ce0 <= grp_top_kernel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_657_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_ce0;
        else 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_we0_assign_proc : process(grp_top_kernel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_657_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_we0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_we0 <= grp_top_kernel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_657_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_we0;
        else 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_we0 <= ap_const_logic_0;
        end if; 
    end process;


    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_address0_assign_proc : process(grp_top_kernel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_657_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_address0, grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_address0, ap_CS_fsm_state11, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_address0 <= grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_address0 <= grp_top_kernel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_657_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_address0;
        else 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_ce0_assign_proc : process(grp_top_kernel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_657_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_ce0, grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_ce0, ap_CS_fsm_state11, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_ce0 <= grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_ce0 <= grp_top_kernel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_657_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_ce0;
        else 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_we0_assign_proc : process(grp_top_kernel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_657_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_we0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_we0 <= grp_top_kernel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_657_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_we0;
        else 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_we0 <= ap_const_logic_0;
        end if; 
    end process;


    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6_address0_assign_proc : process(grp_top_kernel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_657_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6_address0, grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6_address0, ap_CS_fsm_state11, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6_address0 <= grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6_address0 <= grp_top_kernel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_657_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6_address0;
        else 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6_ce0_assign_proc : process(grp_top_kernel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_657_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6_ce0, grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6_ce0, ap_CS_fsm_state11, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6_ce0 <= grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6_ce0 <= grp_top_kernel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_657_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6_ce0;
        else 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6_we0_assign_proc : process(grp_top_kernel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_657_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6_we0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6_we0 <= grp_top_kernel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_657_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6_we0;
        else 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6_we0 <= ap_const_logic_0;
        end if; 
    end process;


    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_address0_assign_proc : process(grp_top_kernel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_657_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_address0, grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_address0, ap_CS_fsm_state11, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_address0 <= grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_address0 <= grp_top_kernel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_657_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_address0;
        else 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_ce0_assign_proc : process(grp_top_kernel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_657_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_ce0, grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_ce0, ap_CS_fsm_state11, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_ce0 <= grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_ce0 <= grp_top_kernel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_657_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_ce0;
        else 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_we0_assign_proc : process(grp_top_kernel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_657_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_we0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_we0 <= grp_top_kernel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_657_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_we0;
        else 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_we0 <= ap_const_logic_0;
        end if; 
    end process;


    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_address0_assign_proc : process(grp_top_kernel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_657_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_address0, grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_address0, ap_CS_fsm_state11, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_address0 <= grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_address0 <= grp_top_kernel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_657_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_address0;
        else 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_ce0_assign_proc : process(grp_top_kernel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_657_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_ce0, grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_ce0, ap_CS_fsm_state11, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_ce0 <= grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_ce0 <= grp_top_kernel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_657_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_ce0;
        else 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_we0_assign_proc : process(grp_top_kernel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_657_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_we0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_we0 <= grp_top_kernel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_657_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_we0;
        else 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_we0 <= ap_const_logic_0;
        end if; 
    end process;


    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_address0_assign_proc : process(grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_address0, grp_top_kernel_Pipeline_VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12_fu_916_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_address0, ap_CS_fsm_state13, ap_CS_fsm_state18)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_address0 <= grp_top_kernel_Pipeline_VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12_fu_916_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_address0 <= grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_address0;
        else 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_ce0_assign_proc : process(grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_ce0, grp_top_kernel_Pipeline_VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12_fu_916_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_ce0, ap_CS_fsm_state13, ap_CS_fsm_state18)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_ce0 <= grp_top_kernel_Pipeline_VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12_fu_916_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_ce0 <= grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_ce0;
        else 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_we0_assign_proc : process(grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_we0, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_we0 <= grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_we0;
        else 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_address0_assign_proc : process(grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_address0, grp_top_kernel_Pipeline_VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12_fu_916_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_address0, ap_CS_fsm_state13, ap_CS_fsm_state18)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_address0 <= grp_top_kernel_Pipeline_VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12_fu_916_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_address0 <= grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_address0;
        else 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_ce0_assign_proc : process(grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_ce0, grp_top_kernel_Pipeline_VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12_fu_916_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_ce0, ap_CS_fsm_state13, ap_CS_fsm_state18)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_ce0 <= grp_top_kernel_Pipeline_VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12_fu_916_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_ce0 <= grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_ce0;
        else 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_we0_assign_proc : process(grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_we0, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_we0 <= grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_we0;
        else 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_address0_assign_proc : process(grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_address0, grp_top_kernel_Pipeline_VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12_fu_916_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_address0, ap_CS_fsm_state13, ap_CS_fsm_state18)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_address0 <= grp_top_kernel_Pipeline_VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12_fu_916_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_address0 <= grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_address0;
        else 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_ce0_assign_proc : process(grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_ce0, grp_top_kernel_Pipeline_VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12_fu_916_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_ce0, ap_CS_fsm_state13, ap_CS_fsm_state18)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_ce0 <= grp_top_kernel_Pipeline_VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12_fu_916_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_ce0 <= grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_ce0;
        else 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_we0_assign_proc : process(grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_we0, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_we0 <= grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_we0;
        else 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_address0_assign_proc : process(grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_address0, grp_top_kernel_Pipeline_VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12_fu_916_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_address0, ap_CS_fsm_state13, ap_CS_fsm_state18)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_address0 <= grp_top_kernel_Pipeline_VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12_fu_916_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_address0 <= grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_address0;
        else 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_ce0_assign_proc : process(grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_ce0, grp_top_kernel_Pipeline_VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12_fu_916_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_ce0, ap_CS_fsm_state13, ap_CS_fsm_state18)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_ce0 <= grp_top_kernel_Pipeline_VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12_fu_916_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_ce0 <= grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_ce0;
        else 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_we0_assign_proc : process(grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_we0, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_we0 <= grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_we0;
        else 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_we0 <= ap_const_logic_0;
        end if; 
    end process;


    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_address0_assign_proc : process(grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_address0, grp_top_kernel_Pipeline_VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12_fu_916_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_address0, ap_CS_fsm_state13, ap_CS_fsm_state18)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_address0 <= grp_top_kernel_Pipeline_VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12_fu_916_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_address0 <= grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_address0;
        else 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_ce0_assign_proc : process(grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_ce0, grp_top_kernel_Pipeline_VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12_fu_916_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_ce0, ap_CS_fsm_state13, ap_CS_fsm_state18)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_ce0 <= grp_top_kernel_Pipeline_VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12_fu_916_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_ce0 <= grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_ce0;
        else 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_we0_assign_proc : process(grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_we0, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_we0 <= grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_we0;
        else 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_we0 <= ap_const_logic_0;
        end if; 
    end process;


    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_address0_assign_proc : process(grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_address0, grp_top_kernel_Pipeline_VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12_fu_916_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_address0, ap_CS_fsm_state13, ap_CS_fsm_state18)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_address0 <= grp_top_kernel_Pipeline_VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12_fu_916_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_address0 <= grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_address0;
        else 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_ce0_assign_proc : process(grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_ce0, grp_top_kernel_Pipeline_VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12_fu_916_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_ce0, ap_CS_fsm_state13, ap_CS_fsm_state18)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_ce0 <= grp_top_kernel_Pipeline_VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12_fu_916_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_ce0 <= grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_ce0;
        else 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_we0_assign_proc : process(grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_we0, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_we0 <= grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_we0;
        else 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_we0 <= ap_const_logic_0;
        end if; 
    end process;


    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_address0_assign_proc : process(grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_address0, grp_top_kernel_Pipeline_VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12_fu_916_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_address0, ap_CS_fsm_state13, ap_CS_fsm_state18)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_address0 <= grp_top_kernel_Pipeline_VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12_fu_916_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_address0 <= grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_address0;
        else 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_ce0_assign_proc : process(grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_ce0, grp_top_kernel_Pipeline_VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12_fu_916_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_ce0, ap_CS_fsm_state13, ap_CS_fsm_state18)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_ce0 <= grp_top_kernel_Pipeline_VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12_fu_916_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_ce0 <= grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_ce0;
        else 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_we0_assign_proc : process(grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_we0, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_we0 <= grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_we0;
        else 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_we0 <= ap_const_logic_0;
        end if; 
    end process;


    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_address0_assign_proc : process(grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_address0, grp_top_kernel_Pipeline_VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12_fu_916_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_address0, ap_CS_fsm_state13, ap_CS_fsm_state18)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_address0 <= grp_top_kernel_Pipeline_VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12_fu_916_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_address0 <= grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_address0;
        else 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_ce0_assign_proc : process(grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_ce0, grp_top_kernel_Pipeline_VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12_fu_916_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_ce0, ap_CS_fsm_state13, ap_CS_fsm_state18)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_ce0 <= grp_top_kernel_Pipeline_VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12_fu_916_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_ce0 <= grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_ce0;
        else 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_we0_assign_proc : process(grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_we0, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_we0 <= grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_we0;
        else 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_we0 <= ap_const_logic_0;
        end if; 
    end process;

end behav;
