/*
 * PROJECT:     ReactOS Kernel
 * LICENSE:     GPL-2.0-or-later (https://spdx.org/licenses/GPL-2.0-or-later)
 * PURPOSE:     Source file for private memory functions specific to SMP
 * COPYRIGHT:  Copyright 2021 Justin Miller <justinmiller100@gmail.com>
 */

/* INCLUDES ******************************************************************/

#include <hal.h>
#include <smp.h>
#include "smpp.h"
#define NDEBUG
#include <debug.h>

/* GLOBALS *******************************************************************/

#ifdef _M_AMD64
typedef struct _APSTUB
{
    UINT64 StructAPCr0;
    UINT64 StructAPCr2;
    UINT64 StructAPCr3;
    UINT64 StructAPCr4;
    UINT64 StructAPSegCs;
    UINT64 StructAPSegSs;
    UINT64 StructAPSegDs;
    UINT64 StructAPSegEs;
    UINT64 StructAPSegGs;
    UINT64 StructAPSegFs;
    UINT64 StructAPRip;
} APSTUB, *PAPSTUB;

#elif _M_IX86
typedef struct _APSTUB
{
    UINT32 StructAPCr0;
    UINT32 StructAPCr2;
    UINT32 StructAPCr3;
    UINT32 StructAPCr4;
    UINT32 StructAPSegCs;
    UINT32 StructAPSegSs;
    UINT32 StructAPSegDs;
    UINT32 StructAPSegEs;
    UINT32 StructAPSegGs;
    UINT32 StructAPSegFs;
    UINT32 StructAPTr;
    UINT32 StructAPEip;
    UINT32 StructAPEsp;
    UINT32 StructAPEcx;
} APSTUB, *PAPSTUB;

#endif

/* AP spinup stub universal */
extern PVOID APEntry;
extern PVOID APEntryEnd;
extern PVOID APSpinup;
extern PVOID APSpinupEnd;
extern PVOID APFinal;
extern PVOID APFinalEnd;
extern UINT32 TempPageTableLoc;
extern UINT16 APJumpOffset;
extern UINT16 APFinalOffset;
extern KDESCRIPTOR APGDT;
extern KDESCRIPTOR APIDT;
extern APSTUB APProcessorStateStruct;
extern PHYSICAL_ADDRESS HalpLowStubPhysicalAddress;

/* FUNCTIONS *****************************************************************/

VOID
HalpInitializeAPStub(PVOID APStubLocation, 
                     ULONG32 GdtBase, UINT16 GdtLimit,
                     ULONG32 IdtBase, UINT16 IdtLimit)
{
    DPRINT1("HalpInitializeAPStub: Writing APBootStub\n");
    PVOID APStubThirdPhaseLoc, APStubSecondPhaseLoc, APJumppLoc, APFinalLoc;
    PKDESCRIPTOR GdtLoc, IdtLoc;

    /* Get the locations used to copy over */
    APJumppLoc = (PUSHORT)((ULONG_PTR)APStubLocation + (ULONG_PTR)&APJumpOffset - (ULONG_PTR)&APEntry); 
    APFinalLoc = (PUSHORT)((ULONG_PTR)APStubLocation + ((ULONG_PTR)&APFinalOffset - (ULONG_PTR)&APSpinup) + ((ULONG_PTR)&APEntryEnd  - (ULONG_PTR)&APEntry)); 
    APStubSecondPhaseLoc = (PVOID)((ULONG_PTR)APStubLocation + ((ULONG_PTR)&APEntryEnd  - (ULONG_PTR)&APEntry));
    APStubThirdPhaseLoc = (PVOID)((ULONG_PTR)APStubLocation + ((ULONG_PTR)&APEntryEnd  - (ULONG_PTR)&APEntry) + ((ULONG_PTR)&APSpinupEnd - (ULONG_PTR)&APSpinup));

    APJumpOffset = (UINT16)(((ULONG_PTR)APStubLocation * 4) + ((ULONG_PTR)&APEntryEnd  - (ULONG_PTR)&APEntry));
    APFinalOffset = (UINT16)(((ULONG_PTR)APStubLocation * 4) + ((ULONG_PTR)&APEntryEnd  - (ULONG_PTR)&APEntry) + ((ULONG_PTR)&APSpinupEnd - (ULONG_PTR)&APSpinup));
    GdtLoc = (PKDESCRIPTOR)((ULONG_PTR)APStubLocation + ((ULONG_PTR)&APGDT - (ULONG_PTR)&APSpinup) + (ULONG_PTR)&APEntryEnd  - (ULONG_PTR)&APEntry);
    IdtLoc = (PKDESCRIPTOR)((ULONG_PTR)APStubLocation + ((ULONG_PTR)&APIDT - (ULONG_PTR)&APSpinup) + (ULONG_PTR)&APEntryEnd  - (ULONG_PTR)&APEntry);
    
    RtlCopyMemory(APStubLocation, &APEntry,  ((ULONG_PTR)&APEntryEnd - (ULONG_PTR)&APEntry));
    RtlCopyMemory(APStubSecondPhaseLoc, &APSpinup,  ((ULONG_PTR)&APSpinupEnd - (ULONG_PTR)&APSpinup));
    RtlCopyMemory(APStubThirdPhaseLoc, &APFinal,  ((ULONG_PTR)&APFinalEnd - (ULONG_PTR)&APFinal));
    
    RtlCopyMemory(APJumppLoc, &APJumpOffset,  sizeof(APJumpOffset));
    RtlCopyMemory(APFinalLoc, &APFinalOffset,  sizeof(APFinalOffset));

    /* Copy GDT Descriptor into area. */
    GdtLoc->Limit = GdtLimit;
    GdtLoc->Base = GdtBase;
    DPRINT1("The GDT Limit.Base is %X.%X\n", GdtLoc->Limit, GdtLoc->Base);

    /* Copy IDT Descriptor into area. */
    IdtLoc->Limit = IdtLimit;
    IdtLoc->Base = IdtBase;
    DPRINT1("The IDT Limit.Base is %X.%X\n", IdtLoc->Limit, IdtLoc->Base);
}

#ifdef _M_AMD64
VOID
HalpWriteProcessorState(PVOID APStubLocation, 
                        PKPROCESSOR_STATE ProcessorState)
{

}

#elif _M_IX86
VOID
HalpWriteProcessorState(PVOID APStubLocation, 
                        PKPROCESSOR_STATE ProcessorState,
                        UINT32 LoaderBlock)
{
    DPRINT1("HalpWriteProcessorState: Writing ProcessorState into the AP BootStub\n");
    PVOID APProcessorStateLoc;
    APSTUB APStub;
    APProcessorStateLoc = (PVOID)((ULONG_PTR)APStubLocation + ((ULONG_PTR)&APProcessorStateStruct - (ULONG_PTR)&APFinal) + ((ULONG_PTR)&APSpinupEnd - (ULONG_PTR)&APSpinup) + ((ULONG_PTR)&APEntryEnd  - (ULONG_PTR)&APEntry));
    APStub.StructAPCr0 = ProcessorState->SpecialRegisters.Cr0;
    APStub.StructAPCr2 = ProcessorState->SpecialRegisters.Cr2;
    APStub.StructAPCr3 = ProcessorState->SpecialRegisters.Cr3;
    APStub.StructAPCr4 = ProcessorState->SpecialRegisters.Cr4;
    APStub.StructAPSegCs = ProcessorState->ContextFrame.SegCs;
    APStub.StructAPSegSs = ProcessorState->ContextFrame.SegSs;
    APStub.StructAPSegDs = ProcessorState->ContextFrame.SegDs;
    APStub.StructAPSegEs = ProcessorState->ContextFrame.SegDs;
    APStub.StructAPSegGs = ProcessorState->ContextFrame.SegGs;
    APStub.StructAPSegFs = ProcessorState->ContextFrame.SegFs;
    APStub.StructAPTr = ProcessorState->SpecialRegisters.Tr;
    APStub.StructAPEip = ProcessorState->ContextFrame.Eip;
    APStub.StructAPEsp = ProcessorState->ContextFrame.Esp;
    APStub.StructAPEcx = (ULONG_PTR)LoaderBlock;
    
    DPRINT1("ProcessorState Value Cr0 %X\n", ProcessorState->SpecialRegisters.Cr0);
    DPRINT1("ProcessorState Value Cr2 %X\n", ProcessorState->SpecialRegisters.Cr2);
    DPRINT1("ProcessorState Value Cr3 %X\n", ProcessorState->SpecialRegisters.Cr3);
    DPRINT1("ProcessorState Value Cr4 %X\n", ProcessorState->SpecialRegisters.Cr4);
    DPRINT1("ProcessorState Value SegCs %X\n", ProcessorState->ContextFrame.SegCs);
    DPRINT1("ProcessorState Value SegSs %X\n", ProcessorState->ContextFrame.SegSs);
    DPRINT1("ProcessorState Value SegDs %X\n", ProcessorState->ContextFrame.SegDs);
    DPRINT1("ProcessorState Value SegDs %X\n", ProcessorState->ContextFrame.SegDs);
    DPRINT1("ProcessorState Value SegGs %X\n", ProcessorState->ContextFrame.SegGs);
    DPRINT1("ProcessorState Value SegFs %X\n", ProcessorState->ContextFrame.SegFs);
    DPRINT1("ProcessorState Value Tr %X\n", ProcessorState->SpecialRegisters.Tr);
    DPRINT1("ProcessorState Value Eip %X\n", ProcessorState->ContextFrame.Eip);
    DPRINT1("ProcessorState Value Esp %X\n", ProcessorState->ContextFrame.Esp);
    DPRINT1("ProcessorState location is writing to %X\n", (PUSHORT)(ULONG_PTR)&APEntryEnd  - (ULONG_PTR)&APEntry);
    /* Copy over ProcessorState struct */
    RtlCopyMemory(APProcessorStateLoc, &APStub, sizeof(APSTUB));
}
#endif

VOID
HalpWriteTempPageTable(PVOID APStubLocation, 
                       UINT32 PageTableLocationPhysical, 
                       PVOID PageTableLocationBase,
                       PKPROCESSOR_STATE ProcessorState)
{
    #define MM_PAGE_SIZE    4096
    #define SELFMAP_ENTRY       0x300
    #define MM_PAGE_SHIFT    12

    SIZE_T GDTSize, IDTSize, APBootstubSize;
    ULONG TotalSize, NumPageTables;
    PUCHAR Buffer;
    PVOID PageTableValLoc;MmGetPhysicalAddress
    PHARDWARE_PTE PDE;
    Buffer = (PUCHAR)PageTableLocationBase;
    DPRINT1("The page table location is %X\n", Buffer);
    RtlZeroMemory(Buffer, 0x100000);
    NumPageTables = (0x100000 / MM_PAGE_SIZE) >> 10;
    TotalSize = (1 + 1 + NumPageTables * 2) * MM_PAGE_SIZE;

    GDTSize = (ProcessorState->SpecialRegisters.Gdtr.Limit * sizeof(KGDTENTRY));
    IDTSize = (ProcessorState->SpecialRegisters.Idtr.Limit * sizeof(KIDTENTRY));
    APBootstubSize = (((ULONG_PTR)&APEntryEnd  - (ULONG_PTR)&APEntry) + ((ULONG_PTR)&APSpinupEnd - (ULONG_PTR)&APSpinup) + ((ULONG_PTR)&APFinalEnd - (ULONG_PTR)&APFinal));
    
    DPRINT1("Size of Bootstub is %X\n", APBootstubSize + IDTSize  + GDTSize);
    PDE = (PHARDWARE_PTE)Buffer;
    ULONG PageFramedStub = (ULONG)HalpLowStubPhysicalAddress.LowPart;
    ULONG Entry;
    ULONG PageNum;
    Entry = 0;
    PageNum = 0;

    PHARDWARE_PTE BootStubPTE, GDTPTE, IDTPTE;
    // Map the page directory at 0xC0000000 (maps itself)
    PDE[3].PageFrameNumber = (ULONG)PDE >> MM_PAGE_SHIFT;
    PDE[3].Valid = 1;
    PDE[3].Write = 1;
    //PDE [0] , pointing to page table for bootstub
    PDE[0].PageFrameNumber = (ULONG_PTR)BootStubPTE >> MM_PAGE_SHIFT;
    PDE[0].Valid = 1;
    PDE[0].Write = 1;
    //PDE [1] , pointing to page table for GDT
    PDE[1].PageFrameNumber = (ULONG_PTR)GDTPTE >> MM_PAGE_SHIFT;
    PDE[1].Valid = 1;
    PDE[1].Write = 1;
    //PDE [2] , pointing to page table for IDT
    PDE[2].PageFrameNumber = (ULONG_PTR)IDTPTE >> MM_PAGE_SHIFT;
    PDE[2].Valid = 1;
    PDE[2].Write = 1;

    //PTE [0]
    Entry = PageNum >> 10;
    
    PDE[Entry].PageFrameNumber = PageFramedStub >> MM_PAGE_SHIFT;
    PDE[Entry].Valid = 1;
    PDE[Entry].Write = 1;

    PageTableValLoc = (PVOID)((ULONG_PTR)APStubLocation + ((ULONG_PTR)&TempPageTableLoc - (ULONG_PTR)&APSpinup) + (ULONG_PTR)&APEntryEnd  - (ULONG_PTR)&APEntry);
    RtlCopyMemory(PageTableValLoc, &PageTableLocationPhysical,  sizeof(UINT32));
}