<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › gpu › drm › radeon › rs600d.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../index.html"></a><h1>rs600d.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * Copyright 2008 Advanced Micro Devices, Inc.</span>
<span class="cm"> * Copyright 2008 Red Hat Inc.</span>
<span class="cm"> * Copyright 2009 Jerome Glisse.</span>
<span class="cm"> *</span>
<span class="cm"> * Permission is hereby granted, free of charge, to any person obtaining a</span>
<span class="cm"> * copy of this software and associated documentation files (the &quot;Software&quot;),</span>
<span class="cm"> * to deal in the Software without restriction, including without limitation</span>
<span class="cm"> * the rights to use, copy, modify, merge, publish, distribute, sublicense,</span>
<span class="cm"> * and/or sell copies of the Software, and to permit persons to whom the</span>
<span class="cm"> * Software is furnished to do so, subject to the following conditions:</span>
<span class="cm"> *</span>
<span class="cm"> * The above copyright notice and this permission notice shall be included in</span>
<span class="cm"> * all copies or substantial portions of the Software.</span>
<span class="cm"> *</span>
<span class="cm"> * THE SOFTWARE IS PROVIDED &quot;AS IS&quot;, WITHOUT WARRANTY OF ANY KIND, EXPRESS OR</span>
<span class="cm"> * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,</span>
<span class="cm"> * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL</span>
<span class="cm"> * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR</span>
<span class="cm"> * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,</span>
<span class="cm"> * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR</span>
<span class="cm"> * OTHER DEALINGS IN THE SOFTWARE.</span>
<span class="cm"> *</span>
<span class="cm"> * Authors: Dave Airlie</span>
<span class="cm"> *          Alex Deucher</span>
<span class="cm"> *          Jerome Glisse</span>
<span class="cm"> */</span>
<span class="cp">#ifndef __RS600D_H__</span>
<span class="cp">#define __RS600D_H__</span>

<span class="cm">/* Registers */</span>
<span class="cp">#define R_000040_GEN_INT_CNTL                        0x000040</span>
<span class="cp">#define   S_000040_SCRATCH_INT_MASK(x)                 (((x) &amp; 0x1) &lt;&lt; 18)</span>
<span class="cp">#define   G_000040_SCRATCH_INT_MASK(x)                 (((x) &gt;&gt; 18) &amp; 0x1)</span>
<span class="cp">#define   C_000040_SCRATCH_INT_MASK                    0xFFFBFFFF</span>
<span class="cp">#define   S_000040_GUI_IDLE_MASK(x)                    (((x) &amp; 0x1) &lt;&lt; 19)</span>
<span class="cp">#define   G_000040_GUI_IDLE_MASK(x)                    (((x) &gt;&gt; 19) &amp; 0x1)</span>
<span class="cp">#define   C_000040_GUI_IDLE_MASK                       0xFFF7FFFF</span>
<span class="cp">#define   S_000040_DMA_VIPH1_INT_EN(x)                 (((x) &amp; 0x1) &lt;&lt; 13)</span>
<span class="cp">#define   G_000040_DMA_VIPH1_INT_EN(x)                 (((x) &gt;&gt; 13) &amp; 0x1)</span>
<span class="cp">#define   C_000040_DMA_VIPH1_INT_EN                    0xFFFFDFFF</span>
<span class="cp">#define   S_000040_DMA_VIPH2_INT_EN(x)                 (((x) &amp; 0x1) &lt;&lt; 14)</span>
<span class="cp">#define   G_000040_DMA_VIPH2_INT_EN(x)                 (((x) &gt;&gt; 14) &amp; 0x1)</span>
<span class="cp">#define   C_000040_DMA_VIPH2_INT_EN                    0xFFFFBFFF</span>
<span class="cp">#define   S_000040_DMA_VIPH3_INT_EN(x)                 (((x) &amp; 0x1) &lt;&lt; 15)</span>
<span class="cp">#define   G_000040_DMA_VIPH3_INT_EN(x)                 (((x) &gt;&gt; 15) &amp; 0x1)</span>
<span class="cp">#define   C_000040_DMA_VIPH3_INT_EN                    0xFFFF7FFF</span>
<span class="cp">#define   S_000040_I2C_INT_EN(x)                       (((x) &amp; 0x1) &lt;&lt; 17)</span>
<span class="cp">#define   G_000040_I2C_INT_EN(x)                       (((x) &gt;&gt; 17) &amp; 0x1)</span>
<span class="cp">#define   C_000040_I2C_INT_EN                          0xFFFDFFFF</span>
<span class="cp">#define   S_000040_GUI_IDLE(x)                         (((x) &amp; 0x1) &lt;&lt; 19)</span>
<span class="cp">#define   G_000040_GUI_IDLE(x)                         (((x) &gt;&gt; 19) &amp; 0x1)</span>
<span class="cp">#define   C_000040_GUI_IDLE                            0xFFF7FFFF</span>
<span class="cp">#define   S_000040_VIPH_INT_EN(x)                      (((x) &amp; 0x1) &lt;&lt; 24)</span>
<span class="cp">#define   G_000040_VIPH_INT_EN(x)                      (((x) &gt;&gt; 24) &amp; 0x1)</span>
<span class="cp">#define   C_000040_VIPH_INT_EN                         0xFEFFFFFF</span>
<span class="cp">#define   S_000040_SW_INT_EN(x)                        (((x) &amp; 0x1) &lt;&lt; 25)</span>
<span class="cp">#define   G_000040_SW_INT_EN(x)                        (((x) &gt;&gt; 25) &amp; 0x1)</span>
<span class="cp">#define   C_000040_SW_INT_EN                           0xFDFFFFFF</span>
<span class="cp">#define   S_000040_GEYSERVILLE(x)                      (((x) &amp; 0x1) &lt;&lt; 27)</span>
<span class="cp">#define   G_000040_GEYSERVILLE(x)                      (((x) &gt;&gt; 27) &amp; 0x1)</span>
<span class="cp">#define   C_000040_GEYSERVILLE                         0xF7FFFFFF</span>
<span class="cp">#define   S_000040_HDCP_AUTHORIZED_INT(x)              (((x) &amp; 0x1) &lt;&lt; 28)</span>
<span class="cp">#define   G_000040_HDCP_AUTHORIZED_INT(x)              (((x) &gt;&gt; 28) &amp; 0x1)</span>
<span class="cp">#define   C_000040_HDCP_AUTHORIZED_INT                 0xEFFFFFFF</span>
<span class="cp">#define   S_000040_DVI_I2C_INT(x)                      (((x) &amp; 0x1) &lt;&lt; 29)</span>
<span class="cp">#define   G_000040_DVI_I2C_INT(x)                      (((x) &gt;&gt; 29) &amp; 0x1)</span>
<span class="cp">#define   C_000040_DVI_I2C_INT                         0xDFFFFFFF</span>
<span class="cp">#define   S_000040_GUIDMA(x)                           (((x) &amp; 0x1) &lt;&lt; 30)</span>
<span class="cp">#define   G_000040_GUIDMA(x)                           (((x) &gt;&gt; 30) &amp; 0x1)</span>
<span class="cp">#define   C_000040_GUIDMA                              0xBFFFFFFF</span>
<span class="cp">#define   S_000040_VIDDMA(x)                           (((x) &amp; 0x1) &lt;&lt; 31)</span>
<span class="cp">#define   G_000040_VIDDMA(x)                           (((x) &gt;&gt; 31) &amp; 0x1)</span>
<span class="cp">#define   C_000040_VIDDMA                              0x7FFFFFFF</span>
<span class="cp">#define R_000044_GEN_INT_STATUS                      0x000044</span>
<span class="cp">#define   S_000044_DISPLAY_INT_STAT(x)                 (((x) &amp; 0x1) &lt;&lt; 0)</span>
<span class="cp">#define   G_000044_DISPLAY_INT_STAT(x)                 (((x) &gt;&gt; 0) &amp; 0x1)</span>
<span class="cp">#define   C_000044_DISPLAY_INT_STAT                    0xFFFFFFFE</span>
<span class="cp">#define   S_000044_VGA_INT_STAT(x)                     (((x) &amp; 0x1) &lt;&lt; 1)</span>
<span class="cp">#define   G_000044_VGA_INT_STAT(x)                     (((x) &gt;&gt; 1) &amp; 0x1)</span>
<span class="cp">#define   C_000044_VGA_INT_STAT                        0xFFFFFFFD</span>
<span class="cp">#define   S_000044_CAP0_INT_ACTIVE(x)                  (((x) &amp; 0x1) &lt;&lt; 8)</span>
<span class="cp">#define   G_000044_CAP0_INT_ACTIVE(x)                  (((x) &gt;&gt; 8) &amp; 0x1)</span>
<span class="cp">#define   C_000044_CAP0_INT_ACTIVE                     0xFFFFFEFF</span>
<span class="cp">#define   S_000044_DMA_VIPH0_INT(x)                    (((x) &amp; 0x1) &lt;&lt; 12)</span>
<span class="cp">#define   G_000044_DMA_VIPH0_INT(x)                    (((x) &gt;&gt; 12) &amp; 0x1)</span>
<span class="cp">#define   C_000044_DMA_VIPH0_INT                       0xFFFFEFFF</span>
<span class="cp">#define   S_000044_DMA_VIPH1_INT(x)                    (((x) &amp; 0x1) &lt;&lt; 13)</span>
<span class="cp">#define   G_000044_DMA_VIPH1_INT(x)                    (((x) &gt;&gt; 13) &amp; 0x1)</span>
<span class="cp">#define   C_000044_DMA_VIPH1_INT                       0xFFFFDFFF</span>
<span class="cp">#define   S_000044_DMA_VIPH2_INT(x)                    (((x) &amp; 0x1) &lt;&lt; 14)</span>
<span class="cp">#define   G_000044_DMA_VIPH2_INT(x)                    (((x) &gt;&gt; 14) &amp; 0x1)</span>
<span class="cp">#define   C_000044_DMA_VIPH2_INT                       0xFFFFBFFF</span>
<span class="cp">#define   S_000044_DMA_VIPH3_INT(x)                    (((x) &amp; 0x1) &lt;&lt; 15)</span>
<span class="cp">#define   G_000044_DMA_VIPH3_INT(x)                    (((x) &gt;&gt; 15) &amp; 0x1)</span>
<span class="cp">#define   C_000044_DMA_VIPH3_INT                       0xFFFF7FFF</span>
<span class="cp">#define   S_000044_MC_PROBE_FAULT_STAT(x)              (((x) &amp; 0x1) &lt;&lt; 16)</span>
<span class="cp">#define   G_000044_MC_PROBE_FAULT_STAT(x)              (((x) &gt;&gt; 16) &amp; 0x1)</span>
<span class="cp">#define   C_000044_MC_PROBE_FAULT_STAT                 0xFFFEFFFF</span>
<span class="cp">#define   S_000044_I2C_INT(x)                          (((x) &amp; 0x1) &lt;&lt; 17)</span>
<span class="cp">#define   G_000044_I2C_INT(x)                          (((x) &gt;&gt; 17) &amp; 0x1)</span>
<span class="cp">#define   C_000044_I2C_INT                             0xFFFDFFFF</span>
<span class="cp">#define   S_000044_SCRATCH_INT_STAT(x)                 (((x) &amp; 0x1) &lt;&lt; 18)</span>
<span class="cp">#define   G_000044_SCRATCH_INT_STAT(x)                 (((x) &gt;&gt; 18) &amp; 0x1)</span>
<span class="cp">#define   C_000044_SCRATCH_INT_STAT                    0xFFFBFFFF</span>
<span class="cp">#define   S_000044_GUI_IDLE_STAT(x)                    (((x) &amp; 0x1) &lt;&lt; 19)</span>
<span class="cp">#define   G_000044_GUI_IDLE_STAT(x)                    (((x) &gt;&gt; 19) &amp; 0x1)</span>
<span class="cp">#define   C_000044_GUI_IDLE_STAT                       0xFFF7FFFF</span>
<span class="cp">#define   S_000044_ATI_OVERDRIVE_INT_STAT(x)           (((x) &amp; 0x1) &lt;&lt; 20)</span>
<span class="cp">#define   G_000044_ATI_OVERDRIVE_INT_STAT(x)           (((x) &gt;&gt; 20) &amp; 0x1)</span>
<span class="cp">#define   C_000044_ATI_OVERDRIVE_INT_STAT              0xFFEFFFFF</span>
<span class="cp">#define   S_000044_MC_PROTECTION_FAULT_STAT(x)         (((x) &amp; 0x1) &lt;&lt; 21)</span>
<span class="cp">#define   G_000044_MC_PROTECTION_FAULT_STAT(x)         (((x) &gt;&gt; 21) &amp; 0x1)</span>
<span class="cp">#define   C_000044_MC_PROTECTION_FAULT_STAT            0xFFDFFFFF</span>
<span class="cp">#define   S_000044_RBBM_READ_INT_STAT(x)               (((x) &amp; 0x1) &lt;&lt; 22)</span>
<span class="cp">#define   G_000044_RBBM_READ_INT_STAT(x)               (((x) &gt;&gt; 22) &amp; 0x1)</span>
<span class="cp">#define   C_000044_RBBM_READ_INT_STAT                  0xFFBFFFFF</span>
<span class="cp">#define   S_000044_CB_CONTEXT_SWITCH_STAT(x)           (((x) &amp; 0x1) &lt;&lt; 23)</span>
<span class="cp">#define   G_000044_CB_CONTEXT_SWITCH_STAT(x)           (((x) &gt;&gt; 23) &amp; 0x1)</span>
<span class="cp">#define   C_000044_CB_CONTEXT_SWITCH_STAT              0xFF7FFFFF</span>
<span class="cp">#define   S_000044_VIPH_INT(x)                         (((x) &amp; 0x1) &lt;&lt; 24)</span>
<span class="cp">#define   G_000044_VIPH_INT(x)                         (((x) &gt;&gt; 24) &amp; 0x1)</span>
<span class="cp">#define   C_000044_VIPH_INT                            0xFEFFFFFF</span>
<span class="cp">#define   S_000044_SW_INT(x)                           (((x) &amp; 0x1) &lt;&lt; 25)</span>
<span class="cp">#define   G_000044_SW_INT(x)                           (((x) &gt;&gt; 25) &amp; 0x1)</span>
<span class="cp">#define   C_000044_SW_INT                              0xFDFFFFFF</span>
<span class="cp">#define   S_000044_SW_INT_SET(x)                       (((x) &amp; 0x1) &lt;&lt; 26)</span>
<span class="cp">#define   G_000044_SW_INT_SET(x)                       (((x) &gt;&gt; 26) &amp; 0x1)</span>
<span class="cp">#define   C_000044_SW_INT_SET                          0xFBFFFFFF</span>
<span class="cp">#define   S_000044_IDCT_INT_STAT(x)                    (((x) &amp; 0x1) &lt;&lt; 27)</span>
<span class="cp">#define   G_000044_IDCT_INT_STAT(x)                    (((x) &gt;&gt; 27) &amp; 0x1)</span>
<span class="cp">#define   C_000044_IDCT_INT_STAT                       0xF7FFFFFF</span>
<span class="cp">#define   S_000044_GUIDMA_STAT(x)                      (((x) &amp; 0x1) &lt;&lt; 30)</span>
<span class="cp">#define   G_000044_GUIDMA_STAT(x)                      (((x) &gt;&gt; 30) &amp; 0x1)</span>
<span class="cp">#define   C_000044_GUIDMA_STAT                         0xBFFFFFFF</span>
<span class="cp">#define   S_000044_VIDDMA_STAT(x)                      (((x) &amp; 0x1) &lt;&lt; 31)</span>
<span class="cp">#define   G_000044_VIDDMA_STAT(x)                      (((x) &gt;&gt; 31) &amp; 0x1)</span>
<span class="cp">#define   C_000044_VIDDMA_STAT                         0x7FFFFFFF</span>
<span class="cp">#define R_00004C_BUS_CNTL                            0x00004C</span>
<span class="cp">#define   S_00004C_BUS_MASTER_DIS(x)                   (((x) &amp; 0x1) &lt;&lt; 14)</span>
<span class="cp">#define   G_00004C_BUS_MASTER_DIS(x)                   (((x) &gt;&gt; 14) &amp; 0x1)</span>
<span class="cp">#define   C_00004C_BUS_MASTER_DIS                      0xFFFFBFFF</span>
<span class="cp">#define   S_00004C_BUS_MSI_REARM(x)                    (((x) &amp; 0x1) &lt;&lt; 20)</span>
<span class="cp">#define   G_00004C_BUS_MSI_REARM(x)                    (((x) &gt;&gt; 20) &amp; 0x1)</span>
<span class="cp">#define   C_00004C_BUS_MSI_REARM                       0xFFEFFFFF</span>
<span class="cp">#define R_000070_MC_IND_INDEX                        0x000070</span>
<span class="cp">#define   S_000070_MC_IND_ADDR(x)                      (((x) &amp; 0xFFFF) &lt;&lt; 0)</span>
<span class="cp">#define   G_000070_MC_IND_ADDR(x)                      (((x) &gt;&gt; 0) &amp; 0xFFFF)</span>
<span class="cp">#define   C_000070_MC_IND_ADDR                         0xFFFF0000</span>
<span class="cp">#define   S_000070_MC_IND_SEQ_RBS_0(x)                 (((x) &amp; 0x1) &lt;&lt; 16)</span>
<span class="cp">#define   G_000070_MC_IND_SEQ_RBS_0(x)                 (((x) &gt;&gt; 16) &amp; 0x1)</span>
<span class="cp">#define   C_000070_MC_IND_SEQ_RBS_0                    0xFFFEFFFF</span>
<span class="cp">#define   S_000070_MC_IND_SEQ_RBS_1(x)                 (((x) &amp; 0x1) &lt;&lt; 17)</span>
<span class="cp">#define   G_000070_MC_IND_SEQ_RBS_1(x)                 (((x) &gt;&gt; 17) &amp; 0x1)</span>
<span class="cp">#define   C_000070_MC_IND_SEQ_RBS_1                    0xFFFDFFFF</span>
<span class="cp">#define   S_000070_MC_IND_SEQ_RBS_2(x)                 (((x) &amp; 0x1) &lt;&lt; 18)</span>
<span class="cp">#define   G_000070_MC_IND_SEQ_RBS_2(x)                 (((x) &gt;&gt; 18) &amp; 0x1)</span>
<span class="cp">#define   C_000070_MC_IND_SEQ_RBS_2                    0xFFFBFFFF</span>
<span class="cp">#define   S_000070_MC_IND_SEQ_RBS_3(x)                 (((x) &amp; 0x1) &lt;&lt; 19)</span>
<span class="cp">#define   G_000070_MC_IND_SEQ_RBS_3(x)                 (((x) &gt;&gt; 19) &amp; 0x1)</span>
<span class="cp">#define   C_000070_MC_IND_SEQ_RBS_3                    0xFFF7FFFF</span>
<span class="cp">#define   S_000070_MC_IND_AIC_RBS(x)                   (((x) &amp; 0x1) &lt;&lt; 20)</span>
<span class="cp">#define   G_000070_MC_IND_AIC_RBS(x)                   (((x) &gt;&gt; 20) &amp; 0x1)</span>
<span class="cp">#define   C_000070_MC_IND_AIC_RBS                      0xFFEFFFFF</span>
<span class="cp">#define   S_000070_MC_IND_CITF_ARB0(x)                 (((x) &amp; 0x1) &lt;&lt; 21)</span>
<span class="cp">#define   G_000070_MC_IND_CITF_ARB0(x)                 (((x) &gt;&gt; 21) &amp; 0x1)</span>
<span class="cp">#define   C_000070_MC_IND_CITF_ARB0                    0xFFDFFFFF</span>
<span class="cp">#define   S_000070_MC_IND_CITF_ARB1(x)                 (((x) &amp; 0x1) &lt;&lt; 22)</span>
<span class="cp">#define   G_000070_MC_IND_CITF_ARB1(x)                 (((x) &gt;&gt; 22) &amp; 0x1)</span>
<span class="cp">#define   C_000070_MC_IND_CITF_ARB1                    0xFFBFFFFF</span>
<span class="cp">#define   S_000070_MC_IND_WR_EN(x)                     (((x) &amp; 0x1) &lt;&lt; 23)</span>
<span class="cp">#define   G_000070_MC_IND_WR_EN(x)                     (((x) &gt;&gt; 23) &amp; 0x1)</span>
<span class="cp">#define   C_000070_MC_IND_WR_EN                        0xFF7FFFFF</span>
<span class="cp">#define   S_000070_MC_IND_RD_INV(x)                    (((x) &amp; 0x1) &lt;&lt; 24)</span>
<span class="cp">#define   G_000070_MC_IND_RD_INV(x)                    (((x) &gt;&gt; 24) &amp; 0x1)</span>
<span class="cp">#define   C_000070_MC_IND_RD_INV                       0xFEFFFFFF</span>
<span class="cp">#define R_000074_MC_IND_DATA                         0x000074</span>
<span class="cp">#define   S_000074_MC_IND_DATA(x)                      (((x) &amp; 0xFFFFFFFF) &lt;&lt; 0)</span>
<span class="cp">#define   G_000074_MC_IND_DATA(x)                      (((x) &gt;&gt; 0) &amp; 0xFFFFFFFF)</span>
<span class="cp">#define   C_000074_MC_IND_DATA                         0x00000000</span>
<span class="cp">#define R_0000F0_RBBM_SOFT_RESET                     0x0000F0</span>
<span class="cp">#define   S_0000F0_SOFT_RESET_CP(x)                    (((x) &amp; 0x1) &lt;&lt; 0)</span>
<span class="cp">#define   G_0000F0_SOFT_RESET_CP(x)                    (((x) &gt;&gt; 0) &amp; 0x1)</span>
<span class="cp">#define   C_0000F0_SOFT_RESET_CP                       0xFFFFFFFE</span>
<span class="cp">#define   S_0000F0_SOFT_RESET_HI(x)                    (((x) &amp; 0x1) &lt;&lt; 1)</span>
<span class="cp">#define   G_0000F0_SOFT_RESET_HI(x)                    (((x) &gt;&gt; 1) &amp; 0x1)</span>
<span class="cp">#define   C_0000F0_SOFT_RESET_HI                       0xFFFFFFFD</span>
<span class="cp">#define   S_0000F0_SOFT_RESET_VAP(x)                   (((x) &amp; 0x1) &lt;&lt; 2)</span>
<span class="cp">#define   G_0000F0_SOFT_RESET_VAP(x)                   (((x) &gt;&gt; 2) &amp; 0x1)</span>
<span class="cp">#define   C_0000F0_SOFT_RESET_VAP                      0xFFFFFFFB</span>
<span class="cp">#define   S_0000F0_SOFT_RESET_RE(x)                    (((x) &amp; 0x1) &lt;&lt; 3)</span>
<span class="cp">#define   G_0000F0_SOFT_RESET_RE(x)                    (((x) &gt;&gt; 3) &amp; 0x1)</span>
<span class="cp">#define   C_0000F0_SOFT_RESET_RE                       0xFFFFFFF7</span>
<span class="cp">#define   S_0000F0_SOFT_RESET_PP(x)                    (((x) &amp; 0x1) &lt;&lt; 4)</span>
<span class="cp">#define   G_0000F0_SOFT_RESET_PP(x)                    (((x) &gt;&gt; 4) &amp; 0x1)</span>
<span class="cp">#define   C_0000F0_SOFT_RESET_PP                       0xFFFFFFEF</span>
<span class="cp">#define   S_0000F0_SOFT_RESET_E2(x)                    (((x) &amp; 0x1) &lt;&lt; 5)</span>
<span class="cp">#define   G_0000F0_SOFT_RESET_E2(x)                    (((x) &gt;&gt; 5) &amp; 0x1)</span>
<span class="cp">#define   C_0000F0_SOFT_RESET_E2                       0xFFFFFFDF</span>
<span class="cp">#define   S_0000F0_SOFT_RESET_RB(x)                    (((x) &amp; 0x1) &lt;&lt; 6)</span>
<span class="cp">#define   G_0000F0_SOFT_RESET_RB(x)                    (((x) &gt;&gt; 6) &amp; 0x1)</span>
<span class="cp">#define   C_0000F0_SOFT_RESET_RB                       0xFFFFFFBF</span>
<span class="cp">#define   S_0000F0_SOFT_RESET_HDP(x)                   (((x) &amp; 0x1) &lt;&lt; 7)</span>
<span class="cp">#define   G_0000F0_SOFT_RESET_HDP(x)                   (((x) &gt;&gt; 7) &amp; 0x1)</span>
<span class="cp">#define   C_0000F0_SOFT_RESET_HDP                      0xFFFFFF7F</span>
<span class="cp">#define   S_0000F0_SOFT_RESET_MC(x)                    (((x) &amp; 0x1) &lt;&lt; 8)</span>
<span class="cp">#define   G_0000F0_SOFT_RESET_MC(x)                    (((x) &gt;&gt; 8) &amp; 0x1)</span>
<span class="cp">#define   C_0000F0_SOFT_RESET_MC                       0xFFFFFEFF</span>
<span class="cp">#define   S_0000F0_SOFT_RESET_AIC(x)                   (((x) &amp; 0x1) &lt;&lt; 9)</span>
<span class="cp">#define   G_0000F0_SOFT_RESET_AIC(x)                   (((x) &gt;&gt; 9) &amp; 0x1)</span>
<span class="cp">#define   C_0000F0_SOFT_RESET_AIC                      0xFFFFFDFF</span>
<span class="cp">#define   S_0000F0_SOFT_RESET_VIP(x)                   (((x) &amp; 0x1) &lt;&lt; 10)</span>
<span class="cp">#define   G_0000F0_SOFT_RESET_VIP(x)                   (((x) &gt;&gt; 10) &amp; 0x1)</span>
<span class="cp">#define   C_0000F0_SOFT_RESET_VIP                      0xFFFFFBFF</span>
<span class="cp">#define   S_0000F0_SOFT_RESET_DISP(x)                  (((x) &amp; 0x1) &lt;&lt; 11)</span>
<span class="cp">#define   G_0000F0_SOFT_RESET_DISP(x)                  (((x) &gt;&gt; 11) &amp; 0x1)</span>
<span class="cp">#define   C_0000F0_SOFT_RESET_DISP                     0xFFFFF7FF</span>
<span class="cp">#define   S_0000F0_SOFT_RESET_CG(x)                    (((x) &amp; 0x1) &lt;&lt; 12)</span>
<span class="cp">#define   G_0000F0_SOFT_RESET_CG(x)                    (((x) &gt;&gt; 12) &amp; 0x1)</span>
<span class="cp">#define   C_0000F0_SOFT_RESET_CG                       0xFFFFEFFF</span>
<span class="cp">#define   S_0000F0_SOFT_RESET_GA(x)                    (((x) &amp; 0x1) &lt;&lt; 13)</span>
<span class="cp">#define   G_0000F0_SOFT_RESET_GA(x)                    (((x) &gt;&gt; 13) &amp; 0x1)</span>
<span class="cp">#define   C_0000F0_SOFT_RESET_GA                       0xFFFFDFFF</span>
<span class="cp">#define   S_0000F0_SOFT_RESET_IDCT(x)                  (((x) &amp; 0x1) &lt;&lt; 14)</span>
<span class="cp">#define   G_0000F0_SOFT_RESET_IDCT(x)                  (((x) &gt;&gt; 14) &amp; 0x1)</span>
<span class="cp">#define   C_0000F0_SOFT_RESET_IDCT                     0xFFFFBFFF</span>
<span class="cp">#define R_000134_HDP_FB_LOCATION                     0x000134</span>
<span class="cp">#define   S_000134_HDP_FB_START(x)                     (((x) &amp; 0xFFFF) &lt;&lt; 0)</span>
<span class="cp">#define   G_000134_HDP_FB_START(x)                     (((x) &gt;&gt; 0) &amp; 0xFFFF)</span>
<span class="cp">#define   C_000134_HDP_FB_START                        0xFFFF0000</span>
<span class="cp">#define R_0007C0_CP_STAT                             0x0007C0</span>
<span class="cp">#define   S_0007C0_MRU_BUSY(x)                         (((x) &amp; 0x1) &lt;&lt; 0)</span>
<span class="cp">#define   G_0007C0_MRU_BUSY(x)                         (((x) &gt;&gt; 0) &amp; 0x1)</span>
<span class="cp">#define   C_0007C0_MRU_BUSY                            0xFFFFFFFE</span>
<span class="cp">#define   S_0007C0_MWU_BUSY(x)                         (((x) &amp; 0x1) &lt;&lt; 1)</span>
<span class="cp">#define   G_0007C0_MWU_BUSY(x)                         (((x) &gt;&gt; 1) &amp; 0x1)</span>
<span class="cp">#define   C_0007C0_MWU_BUSY                            0xFFFFFFFD</span>
<span class="cp">#define   S_0007C0_RSIU_BUSY(x)                        (((x) &amp; 0x1) &lt;&lt; 2)</span>
<span class="cp">#define   G_0007C0_RSIU_BUSY(x)                        (((x) &gt;&gt; 2) &amp; 0x1)</span>
<span class="cp">#define   C_0007C0_RSIU_BUSY                           0xFFFFFFFB</span>
<span class="cp">#define   S_0007C0_RCIU_BUSY(x)                        (((x) &amp; 0x1) &lt;&lt; 3)</span>
<span class="cp">#define   G_0007C0_RCIU_BUSY(x)                        (((x) &gt;&gt; 3) &amp; 0x1)</span>
<span class="cp">#define   C_0007C0_RCIU_BUSY                           0xFFFFFFF7</span>
<span class="cp">#define   S_0007C0_CSF_PRIMARY_BUSY(x)                 (((x) &amp; 0x1) &lt;&lt; 9)</span>
<span class="cp">#define   G_0007C0_CSF_PRIMARY_BUSY(x)                 (((x) &gt;&gt; 9) &amp; 0x1)</span>
<span class="cp">#define   C_0007C0_CSF_PRIMARY_BUSY                    0xFFFFFDFF</span>
<span class="cp">#define   S_0007C0_CSF_INDIRECT_BUSY(x)                (((x) &amp; 0x1) &lt;&lt; 10)</span>
<span class="cp">#define   G_0007C0_CSF_INDIRECT_BUSY(x)                (((x) &gt;&gt; 10) &amp; 0x1)</span>
<span class="cp">#define   C_0007C0_CSF_INDIRECT_BUSY                   0xFFFFFBFF</span>
<span class="cp">#define   S_0007C0_CSQ_PRIMARY_BUSY(x)                 (((x) &amp; 0x1) &lt;&lt; 11)</span>
<span class="cp">#define   G_0007C0_CSQ_PRIMARY_BUSY(x)                 (((x) &gt;&gt; 11) &amp; 0x1)</span>
<span class="cp">#define   C_0007C0_CSQ_PRIMARY_BUSY                    0xFFFFF7FF</span>
<span class="cp">#define   S_0007C0_CSQ_INDIRECT_BUSY(x)                (((x) &amp; 0x1) &lt;&lt; 12)</span>
<span class="cp">#define   G_0007C0_CSQ_INDIRECT_BUSY(x)                (((x) &gt;&gt; 12) &amp; 0x1)</span>
<span class="cp">#define   C_0007C0_CSQ_INDIRECT_BUSY                   0xFFFFEFFF</span>
<span class="cp">#define   S_0007C0_CSI_BUSY(x)                         (((x) &amp; 0x1) &lt;&lt; 13)</span>
<span class="cp">#define   G_0007C0_CSI_BUSY(x)                         (((x) &gt;&gt; 13) &amp; 0x1)</span>
<span class="cp">#define   C_0007C0_CSI_BUSY                            0xFFFFDFFF</span>
<span class="cp">#define   S_0007C0_CSF_INDIRECT2_BUSY(x)               (((x) &amp; 0x1) &lt;&lt; 14)</span>
<span class="cp">#define   G_0007C0_CSF_INDIRECT2_BUSY(x)               (((x) &gt;&gt; 14) &amp; 0x1)</span>
<span class="cp">#define   C_0007C0_CSF_INDIRECT2_BUSY                  0xFFFFBFFF</span>
<span class="cp">#define   S_0007C0_CSQ_INDIRECT2_BUSY(x)               (((x) &amp; 0x1) &lt;&lt; 15)</span>
<span class="cp">#define   G_0007C0_CSQ_INDIRECT2_BUSY(x)               (((x) &gt;&gt; 15) &amp; 0x1)</span>
<span class="cp">#define   C_0007C0_CSQ_INDIRECT2_BUSY                  0xFFFF7FFF</span>
<span class="cp">#define   S_0007C0_GUIDMA_BUSY(x)                      (((x) &amp; 0x1) &lt;&lt; 28)</span>
<span class="cp">#define   G_0007C0_GUIDMA_BUSY(x)                      (((x) &gt;&gt; 28) &amp; 0x1)</span>
<span class="cp">#define   C_0007C0_GUIDMA_BUSY                         0xEFFFFFFF</span>
<span class="cp">#define   S_0007C0_VIDDMA_BUSY(x)                      (((x) &amp; 0x1) &lt;&lt; 29)</span>
<span class="cp">#define   G_0007C0_VIDDMA_BUSY(x)                      (((x) &gt;&gt; 29) &amp; 0x1)</span>
<span class="cp">#define   C_0007C0_VIDDMA_BUSY                         0xDFFFFFFF</span>
<span class="cp">#define   S_0007C0_CMDSTRM_BUSY(x)                     (((x) &amp; 0x1) &lt;&lt; 30)</span>
<span class="cp">#define   G_0007C0_CMDSTRM_BUSY(x)                     (((x) &gt;&gt; 30) &amp; 0x1)</span>
<span class="cp">#define   C_0007C0_CMDSTRM_BUSY                        0xBFFFFFFF</span>
<span class="cp">#define   S_0007C0_CP_BUSY(x)                          (((x) &amp; 0x1) &lt;&lt; 31)</span>
<span class="cp">#define   G_0007C0_CP_BUSY(x)                          (((x) &gt;&gt; 31) &amp; 0x1)</span>
<span class="cp">#define   C_0007C0_CP_BUSY                             0x7FFFFFFF</span>
<span class="cp">#define R_000E40_RBBM_STATUS                         0x000E40</span>
<span class="cp">#define   S_000E40_CMDFIFO_AVAIL(x)                    (((x) &amp; 0x7F) &lt;&lt; 0)</span>
<span class="cp">#define   G_000E40_CMDFIFO_AVAIL(x)                    (((x) &gt;&gt; 0) &amp; 0x7F)</span>
<span class="cp">#define   C_000E40_CMDFIFO_AVAIL                       0xFFFFFF80</span>
<span class="cp">#define   S_000E40_HIRQ_ON_RBB(x)                      (((x) &amp; 0x1) &lt;&lt; 8)</span>
<span class="cp">#define   G_000E40_HIRQ_ON_RBB(x)                      (((x) &gt;&gt; 8) &amp; 0x1)</span>
<span class="cp">#define   C_000E40_HIRQ_ON_RBB                         0xFFFFFEFF</span>
<span class="cp">#define   S_000E40_CPRQ_ON_RBB(x)                      (((x) &amp; 0x1) &lt;&lt; 9)</span>
<span class="cp">#define   G_000E40_CPRQ_ON_RBB(x)                      (((x) &gt;&gt; 9) &amp; 0x1)</span>
<span class="cp">#define   C_000E40_CPRQ_ON_RBB                         0xFFFFFDFF</span>
<span class="cp">#define   S_000E40_CFRQ_ON_RBB(x)                      (((x) &amp; 0x1) &lt;&lt; 10)</span>
<span class="cp">#define   G_000E40_CFRQ_ON_RBB(x)                      (((x) &gt;&gt; 10) &amp; 0x1)</span>
<span class="cp">#define   C_000E40_CFRQ_ON_RBB                         0xFFFFFBFF</span>
<span class="cp">#define   S_000E40_HIRQ_IN_RTBUF(x)                    (((x) &amp; 0x1) &lt;&lt; 11)</span>
<span class="cp">#define   G_000E40_HIRQ_IN_RTBUF(x)                    (((x) &gt;&gt; 11) &amp; 0x1)</span>
<span class="cp">#define   C_000E40_HIRQ_IN_RTBUF                       0xFFFFF7FF</span>
<span class="cp">#define   S_000E40_CPRQ_IN_RTBUF(x)                    (((x) &amp; 0x1) &lt;&lt; 12)</span>
<span class="cp">#define   G_000E40_CPRQ_IN_RTBUF(x)                    (((x) &gt;&gt; 12) &amp; 0x1)</span>
<span class="cp">#define   C_000E40_CPRQ_IN_RTBUF                       0xFFFFEFFF</span>
<span class="cp">#define   S_000E40_CFRQ_IN_RTBUF(x)                    (((x) &amp; 0x1) &lt;&lt; 13)</span>
<span class="cp">#define   G_000E40_CFRQ_IN_RTBUF(x)                    (((x) &gt;&gt; 13) &amp; 0x1)</span>
<span class="cp">#define   C_000E40_CFRQ_IN_RTBUF                       0xFFFFDFFF</span>
<span class="cp">#define   S_000E40_CF_PIPE_BUSY(x)                     (((x) &amp; 0x1) &lt;&lt; 14)</span>
<span class="cp">#define   G_000E40_CF_PIPE_BUSY(x)                     (((x) &gt;&gt; 14) &amp; 0x1)</span>
<span class="cp">#define   C_000E40_CF_PIPE_BUSY                        0xFFFFBFFF</span>
<span class="cp">#define   S_000E40_ENG_EV_BUSY(x)                      (((x) &amp; 0x1) &lt;&lt; 15)</span>
<span class="cp">#define   G_000E40_ENG_EV_BUSY(x)                      (((x) &gt;&gt; 15) &amp; 0x1)</span>
<span class="cp">#define   C_000E40_ENG_EV_BUSY                         0xFFFF7FFF</span>
<span class="cp">#define   S_000E40_CP_CMDSTRM_BUSY(x)                  (((x) &amp; 0x1) &lt;&lt; 16)</span>
<span class="cp">#define   G_000E40_CP_CMDSTRM_BUSY(x)                  (((x) &gt;&gt; 16) &amp; 0x1)</span>
<span class="cp">#define   C_000E40_CP_CMDSTRM_BUSY                     0xFFFEFFFF</span>
<span class="cp">#define   S_000E40_E2_BUSY(x)                          (((x) &amp; 0x1) &lt;&lt; 17)</span>
<span class="cp">#define   G_000E40_E2_BUSY(x)                          (((x) &gt;&gt; 17) &amp; 0x1)</span>
<span class="cp">#define   C_000E40_E2_BUSY                             0xFFFDFFFF</span>
<span class="cp">#define   S_000E40_RB2D_BUSY(x)                        (((x) &amp; 0x1) &lt;&lt; 18)</span>
<span class="cp">#define   G_000E40_RB2D_BUSY(x)                        (((x) &gt;&gt; 18) &amp; 0x1)</span>
<span class="cp">#define   C_000E40_RB2D_BUSY                           0xFFFBFFFF</span>
<span class="cp">#define   S_000E40_RB3D_BUSY(x)                        (((x) &amp; 0x1) &lt;&lt; 19)</span>
<span class="cp">#define   G_000E40_RB3D_BUSY(x)                        (((x) &gt;&gt; 19) &amp; 0x1)</span>
<span class="cp">#define   C_000E40_RB3D_BUSY                           0xFFF7FFFF</span>
<span class="cp">#define   S_000E40_VAP_BUSY(x)                         (((x) &amp; 0x1) &lt;&lt; 20)</span>
<span class="cp">#define   G_000E40_VAP_BUSY(x)                         (((x) &gt;&gt; 20) &amp; 0x1)</span>
<span class="cp">#define   C_000E40_VAP_BUSY                            0xFFEFFFFF</span>
<span class="cp">#define   S_000E40_RE_BUSY(x)                          (((x) &amp; 0x1) &lt;&lt; 21)</span>
<span class="cp">#define   G_000E40_RE_BUSY(x)                          (((x) &gt;&gt; 21) &amp; 0x1)</span>
<span class="cp">#define   C_000E40_RE_BUSY                             0xFFDFFFFF</span>
<span class="cp">#define   S_000E40_TAM_BUSY(x)                         (((x) &amp; 0x1) &lt;&lt; 22)</span>
<span class="cp">#define   G_000E40_TAM_BUSY(x)                         (((x) &gt;&gt; 22) &amp; 0x1)</span>
<span class="cp">#define   C_000E40_TAM_BUSY                            0xFFBFFFFF</span>
<span class="cp">#define   S_000E40_TDM_BUSY(x)                         (((x) &amp; 0x1) &lt;&lt; 23)</span>
<span class="cp">#define   G_000E40_TDM_BUSY(x)                         (((x) &gt;&gt; 23) &amp; 0x1)</span>
<span class="cp">#define   C_000E40_TDM_BUSY                            0xFF7FFFFF</span>
<span class="cp">#define   S_000E40_PB_BUSY(x)                          (((x) &amp; 0x1) &lt;&lt; 24)</span>
<span class="cp">#define   G_000E40_PB_BUSY(x)                          (((x) &gt;&gt; 24) &amp; 0x1)</span>
<span class="cp">#define   C_000E40_PB_BUSY                             0xFEFFFFFF</span>
<span class="cp">#define   S_000E40_TIM_BUSY(x)                         (((x) &amp; 0x1) &lt;&lt; 25)</span>
<span class="cp">#define   G_000E40_TIM_BUSY(x)                         (((x) &gt;&gt; 25) &amp; 0x1)</span>
<span class="cp">#define   C_000E40_TIM_BUSY                            0xFDFFFFFF</span>
<span class="cp">#define   S_000E40_GA_BUSY(x)                          (((x) &amp; 0x1) &lt;&lt; 26)</span>
<span class="cp">#define   G_000E40_GA_BUSY(x)                          (((x) &gt;&gt; 26) &amp; 0x1)</span>
<span class="cp">#define   C_000E40_GA_BUSY                             0xFBFFFFFF</span>
<span class="cp">#define   S_000E40_CBA2D_BUSY(x)                       (((x) &amp; 0x1) &lt;&lt; 27)</span>
<span class="cp">#define   G_000E40_CBA2D_BUSY(x)                       (((x) &gt;&gt; 27) &amp; 0x1)</span>
<span class="cp">#define   C_000E40_CBA2D_BUSY                          0xF7FFFFFF</span>
<span class="cp">#define   S_000E40_GUI_ACTIVE(x)                       (((x) &amp; 0x1) &lt;&lt; 31)</span>
<span class="cp">#define   G_000E40_GUI_ACTIVE(x)                       (((x) &gt;&gt; 31) &amp; 0x1)</span>
<span class="cp">#define   C_000E40_GUI_ACTIVE                          0x7FFFFFFF</span>
<span class="cp">#define R_0060A4_D1CRTC_STATUS_FRAME_COUNT           0x0060A4</span>
<span class="cp">#define   S_0060A4_D1CRTC_FRAME_COUNT(x)               (((x) &amp; 0xFFFFFF) &lt;&lt; 0)</span>
<span class="cp">#define   G_0060A4_D1CRTC_FRAME_COUNT(x)               (((x) &gt;&gt; 0) &amp; 0xFFFFFF)</span>
<span class="cp">#define   C_0060A4_D1CRTC_FRAME_COUNT                  0xFF000000</span>
<span class="cp">#define R_006534_D1MODE_VBLANK_STATUS                0x006534</span>
<span class="cp">#define   S_006534_D1MODE_VBLANK_OCCURRED(x)           (((x) &amp; 0x1) &lt;&lt; 0)</span>
<span class="cp">#define   G_006534_D1MODE_VBLANK_OCCURRED(x)           (((x) &gt;&gt; 0) &amp; 0x1)</span>
<span class="cp">#define   C_006534_D1MODE_VBLANK_OCCURRED              0xFFFFFFFE</span>
<span class="cp">#define   S_006534_D1MODE_VBLANK_ACK(x)                (((x) &amp; 0x1) &lt;&lt; 4)</span>
<span class="cp">#define   G_006534_D1MODE_VBLANK_ACK(x)                (((x) &gt;&gt; 4) &amp; 0x1)</span>
<span class="cp">#define   C_006534_D1MODE_VBLANK_ACK                   0xFFFFFFEF</span>
<span class="cp">#define   S_006534_D1MODE_VBLANK_STAT(x)               (((x) &amp; 0x1) &lt;&lt; 12)</span>
<span class="cp">#define   G_006534_D1MODE_VBLANK_STAT(x)               (((x) &gt;&gt; 12) &amp; 0x1)</span>
<span class="cp">#define   C_006534_D1MODE_VBLANK_STAT                  0xFFFFEFFF</span>
<span class="cp">#define   S_006534_D1MODE_VBLANK_INTERRUPT(x)          (((x) &amp; 0x1) &lt;&lt; 16)</span>
<span class="cp">#define   G_006534_D1MODE_VBLANK_INTERRUPT(x)          (((x) &gt;&gt; 16) &amp; 0x1)</span>
<span class="cp">#define   C_006534_D1MODE_VBLANK_INTERRUPT             0xFFFEFFFF</span>
<span class="cp">#define R_006540_DxMODE_INT_MASK                     0x006540</span>
<span class="cp">#define   S_006540_D1MODE_VBLANK_INT_MASK(x)           (((x) &amp; 0x1) &lt;&lt; 0)</span>
<span class="cp">#define   G_006540_D1MODE_VBLANK_INT_MASK(x)           (((x) &gt;&gt; 0) &amp; 0x1)</span>
<span class="cp">#define   C_006540_D1MODE_VBLANK_INT_MASK              0xFFFFFFFE</span>
<span class="cp">#define   S_006540_D1MODE_VLINE_INT_MASK(x)            (((x) &amp; 0x1) &lt;&lt; 4)</span>
<span class="cp">#define   G_006540_D1MODE_VLINE_INT_MASK(x)            (((x) &gt;&gt; 4) &amp; 0x1)</span>
<span class="cp">#define   C_006540_D1MODE_VLINE_INT_MASK               0xFFFFFFEF</span>
<span class="cp">#define   S_006540_D2MODE_VBLANK_INT_MASK(x)           (((x) &amp; 0x1) &lt;&lt; 8)</span>
<span class="cp">#define   G_006540_D2MODE_VBLANK_INT_MASK(x)           (((x) &gt;&gt; 8) &amp; 0x1)</span>
<span class="cp">#define   C_006540_D2MODE_VBLANK_INT_MASK              0xFFFFFEFF</span>
<span class="cp">#define   S_006540_D2MODE_VLINE_INT_MASK(x)            (((x) &amp; 0x1) &lt;&lt; 12)</span>
<span class="cp">#define   G_006540_D2MODE_VLINE_INT_MASK(x)            (((x) &gt;&gt; 12) &amp; 0x1)</span>
<span class="cp">#define   C_006540_D2MODE_VLINE_INT_MASK               0xFFFFEFFF</span>
<span class="cp">#define   S_006540_D1MODE_VBLANK_CP_SEL(x)             (((x) &amp; 0x1) &lt;&lt; 30)</span>
<span class="cp">#define   G_006540_D1MODE_VBLANK_CP_SEL(x)             (((x) &gt;&gt; 30) &amp; 0x1)</span>
<span class="cp">#define   C_006540_D1MODE_VBLANK_CP_SEL                0xBFFFFFFF</span>
<span class="cp">#define   S_006540_D2MODE_VBLANK_CP_SEL(x)             (((x) &amp; 0x1) &lt;&lt; 31)</span>
<span class="cp">#define   G_006540_D2MODE_VBLANK_CP_SEL(x)             (((x) &gt;&gt; 31) &amp; 0x1)</span>
<span class="cp">#define   C_006540_D2MODE_VBLANK_CP_SEL                0x7FFFFFFF</span>
<span class="cp">#define R_0068A4_D2CRTC_STATUS_FRAME_COUNT           0x0068A4</span>
<span class="cp">#define   S_0068A4_D2CRTC_FRAME_COUNT(x)               (((x) &amp; 0xFFFFFF) &lt;&lt; 0)</span>
<span class="cp">#define   G_0068A4_D2CRTC_FRAME_COUNT(x)               (((x) &gt;&gt; 0) &amp; 0xFFFFFF)</span>
<span class="cp">#define   C_0068A4_D2CRTC_FRAME_COUNT                  0xFF000000</span>
<span class="cp">#define R_006D34_D2MODE_VBLANK_STATUS                0x006D34</span>
<span class="cp">#define   S_006D34_D2MODE_VBLANK_OCCURRED(x)           (((x) &amp; 0x1) &lt;&lt; 0)</span>
<span class="cp">#define   G_006D34_D2MODE_VBLANK_OCCURRED(x)           (((x) &gt;&gt; 0) &amp; 0x1)</span>
<span class="cp">#define   C_006D34_D2MODE_VBLANK_OCCURRED              0xFFFFFFFE</span>
<span class="cp">#define   S_006D34_D2MODE_VBLANK_ACK(x)                (((x) &amp; 0x1) &lt;&lt; 4)</span>
<span class="cp">#define   G_006D34_D2MODE_VBLANK_ACK(x)                (((x) &gt;&gt; 4) &amp; 0x1)</span>
<span class="cp">#define   C_006D34_D2MODE_VBLANK_ACK                   0xFFFFFFEF</span>
<span class="cp">#define   S_006D34_D2MODE_VBLANK_STAT(x)               (((x) &amp; 0x1) &lt;&lt; 12)</span>
<span class="cp">#define   G_006D34_D2MODE_VBLANK_STAT(x)               (((x) &gt;&gt; 12) &amp; 0x1)</span>
<span class="cp">#define   C_006D34_D2MODE_VBLANK_STAT                  0xFFFFEFFF</span>
<span class="cp">#define   S_006D34_D2MODE_VBLANK_INTERRUPT(x)          (((x) &amp; 0x1) &lt;&lt; 16)</span>
<span class="cp">#define   G_006D34_D2MODE_VBLANK_INTERRUPT(x)          (((x) &gt;&gt; 16) &amp; 0x1)</span>
<span class="cp">#define   C_006D34_D2MODE_VBLANK_INTERRUPT             0xFFFEFFFF</span>
<span class="cp">#define R_007EDC_DISP_INTERRUPT_STATUS               0x007EDC</span>
<span class="cp">#define   S_007EDC_LB_D1_VBLANK_INTERRUPT(x)           (((x) &amp; 0x1) &lt;&lt; 4)</span>
<span class="cp">#define   G_007EDC_LB_D1_VBLANK_INTERRUPT(x)           (((x) &gt;&gt; 4) &amp; 0x1)</span>
<span class="cp">#define   C_007EDC_LB_D1_VBLANK_INTERRUPT              0xFFFFFFEF</span>
<span class="cp">#define   S_007EDC_LB_D2_VBLANK_INTERRUPT(x)           (((x) &amp; 0x1) &lt;&lt; 5)</span>
<span class="cp">#define   G_007EDC_LB_D2_VBLANK_INTERRUPT(x)           (((x) &gt;&gt; 5) &amp; 0x1)</span>
<span class="cp">#define   C_007EDC_LB_D2_VBLANK_INTERRUPT              0xFFFFFFDF</span>
<span class="cp">#define   S_007EDC_DACA_AUTODETECT_INTERRUPT(x)        (((x) &amp; 0x1) &lt;&lt; 16)</span>
<span class="cp">#define   G_007EDC_DACA_AUTODETECT_INTERRUPT(x)        (((x) &gt;&gt; 16) &amp; 0x1)</span>
<span class="cp">#define   C_007EDC_DACA_AUTODETECT_INTERRUPT           0xFFFEFFFF</span>
<span class="cp">#define   S_007EDC_DACB_AUTODETECT_INTERRUPT(x)        (((x) &amp; 0x1) &lt;&lt; 17)</span>
<span class="cp">#define   G_007EDC_DACB_AUTODETECT_INTERRUPT(x)        (((x) &gt;&gt; 17) &amp; 0x1)</span>
<span class="cp">#define   C_007EDC_DACB_AUTODETECT_INTERRUPT           0xFFFDFFFF</span>
<span class="cp">#define   S_007EDC_DC_HOT_PLUG_DETECT1_INTERRUPT(x)    (((x) &amp; 0x1) &lt;&lt; 18)</span>
<span class="cp">#define   G_007EDC_DC_HOT_PLUG_DETECT1_INTERRUPT(x)    (((x) &gt;&gt; 18) &amp; 0x1)</span>
<span class="cp">#define   C_007EDC_DC_HOT_PLUG_DETECT1_INTERRUPT       0xFFFBFFFF</span>
<span class="cp">#define   S_007EDC_DC_HOT_PLUG_DETECT2_INTERRUPT(x)    (((x) &amp; 0x1) &lt;&lt; 19)</span>
<span class="cp">#define   G_007EDC_DC_HOT_PLUG_DETECT2_INTERRUPT(x)    (((x) &gt;&gt; 19) &amp; 0x1)</span>
<span class="cp">#define   C_007EDC_DC_HOT_PLUG_DETECT2_INTERRUPT       0xFFF7FFFF</span>
<span class="cp">#define R_007828_DACA_AUTODETECT_CONTROL               0x007828</span>
<span class="cp">#define   S_007828_DACA_AUTODETECT_MODE(x)             (((x) &amp; 0x3) &lt;&lt; 0)</span>
<span class="cp">#define   G_007828_DACA_AUTODETECT_MODE(x)             (((x) &gt;&gt; 0) &amp; 0x3)</span>
<span class="cp">#define   C_007828_DACA_AUTODETECT_MODE                0xFFFFFFFC</span>
<span class="cp">#define   S_007828_DACA_AUTODETECT_FRAME_TIME_COUNTER(x) (((x) &amp; 0xff) &lt;&lt; 8)</span>
<span class="cp">#define   G_007828_DACA_AUTODETECT_FRAME_TIME_COUNTER(x) (((x) &gt;&gt; 8) &amp; 0xff)</span>
<span class="cp">#define   C_007828_DACA_AUTODETECT_FRAME_TIME_COUNTER  0xFFFF00FF</span>
<span class="cp">#define   S_007828_DACA_AUTODETECT_CHECK_MASK(x)       (((x) &amp; 0x3) &lt;&lt; 16)</span>
<span class="cp">#define   G_007828_DACA_AUTODETECT_CHECK_MASK(x)       (((x) &gt;&gt; 16) &amp; 0x3)</span>
<span class="cp">#define   C_007828_DACA_AUTODETECT_CHECK_MASK          0xFFFCFFFF</span>
<span class="cp">#define R_007838_DACA_AUTODETECT_INT_CONTROL           0x007838</span>
<span class="cp">#define   S_007838_DACA_AUTODETECT_ACK(x)              (((x) &amp; 0x1) &lt;&lt; 0)</span>
<span class="cp">#define   C_007838_DACA_DACA_AUTODETECT_ACK            0xFFFFFFFE</span>
<span class="cp">#define   S_007838_DACA_AUTODETECT_INT_ENABLE(x)       (((x) &amp; 0x1) &lt;&lt; 16)</span>
<span class="cp">#define   G_007838_DACA_AUTODETECT_INT_ENABLE(x)       (((x) &gt;&gt; 16) &amp; 0x1)</span>
<span class="cp">#define   C_007838_DACA_AUTODETECT_INT_ENABLE          0xFFFCFFFF</span>
<span class="cp">#define R_007A28_DACB_AUTODETECT_CONTROL               0x007A28</span>
<span class="cp">#define   S_007A28_DACB_AUTODETECT_MODE(x)             (((x) &amp; 0x3) &lt;&lt; 0)</span>
<span class="cp">#define   G_007A28_DACB_AUTODETECT_MODE(x)             (((x) &gt;&gt; 0) &amp; 0x3)</span>
<span class="cp">#define   C_007A28_DACB_AUTODETECT_MODE                0xFFFFFFFC</span>
<span class="cp">#define   S_007A28_DACB_AUTODETECT_FRAME_TIME_COUNTER(x) (((x) &amp; 0xff) &lt;&lt; 8)</span>
<span class="cp">#define   G_007A28_DACB_AUTODETECT_FRAME_TIME_COUNTER(x) (((x) &gt;&gt; 8) &amp; 0xff)</span>
<span class="cp">#define   C_007A28_DACB_AUTODETECT_FRAME_TIME_COUNTER  0xFFFF00FF</span>
<span class="cp">#define   S_007A28_DACB_AUTODETECT_CHECK_MASK(x)       (((x) &amp; 0x3) &lt;&lt; 16)</span>
<span class="cp">#define   G_007A28_DACB_AUTODETECT_CHECK_MASK(x)       (((x) &gt;&gt; 16) &amp; 0x3)</span>
<span class="cp">#define   C_007A28_DACB_AUTODETECT_CHECK_MASK          0xFFFCFFFF</span>
<span class="cp">#define R_007A38_DACB_AUTODETECT_INT_CONTROL           0x007A38</span>
<span class="cp">#define   S_007A38_DACB_AUTODETECT_ACK(x)              (((x) &amp; 0x1) &lt;&lt; 0)</span>
<span class="cp">#define   C_007A38_DACB_DACA_AUTODETECT_ACK            0xFFFFFFFE</span>
<span class="cp">#define   S_007A38_DACB_AUTODETECT_INT_ENABLE(x)       (((x) &amp; 0x1) &lt;&lt; 16)</span>
<span class="cp">#define   G_007A38_DACB_AUTODETECT_INT_ENABLE(x)       (((x) &gt;&gt; 16) &amp; 0x1)</span>
<span class="cp">#define   C_007A38_DACB_AUTODETECT_INT_ENABLE          0xFFFCFFFF</span>
<span class="cp">#define R_007D00_DC_HOT_PLUG_DETECT1_CONTROL           0x007D00</span>
<span class="cp">#define   S_007D00_DC_HOT_PLUG_DETECT1_EN(x)           (((x) &amp; 0x1) &lt;&lt; 0)</span>
<span class="cp">#define   G_007D00_DC_HOT_PLUG_DETECT1_EN(x)           (((x) &gt;&gt; 0) &amp; 0x1)</span>
<span class="cp">#define   C_007D00_DC_HOT_PLUG_DETECT1_EN              0xFFFFFFFE</span>
<span class="cp">#define R_007D04_DC_HOT_PLUG_DETECT1_INT_STATUS        0x007D04</span>
<span class="cp">#define   S_007D04_DC_HOT_PLUG_DETECT1_INT_STATUS(x)   (((x) &amp; 0x1) &lt;&lt; 0)</span>
<span class="cp">#define   G_007D04_DC_HOT_PLUG_DETECT1_INT_STATUS(x)   (((x) &gt;&gt; 0) &amp; 0x1)</span>
<span class="cp">#define   C_007D04_DC_HOT_PLUG_DETECT1_INT_STATUS      0xFFFFFFFE</span>
<span class="cp">#define   S_007D04_DC_HOT_PLUG_DETECT1_SENSE(x)        (((x) &amp; 0x1) &lt;&lt; 1)</span>
<span class="cp">#define   G_007D04_DC_HOT_PLUG_DETECT1_SENSE(x)        (((x) &gt;&gt; 1) &amp; 0x1)</span>
<span class="cp">#define   C_007D04_DC_HOT_PLUG_DETECT1_SENSE           0xFFFFFFFD</span>
<span class="cp">#define R_007D08_DC_HOT_PLUG_DETECT1_INT_CONTROL       0x007D08</span>
<span class="cp">#define   S_007D08_DC_HOT_PLUG_DETECT1_INT_ACK(x)      (((x) &amp; 0x1) &lt;&lt; 0)</span>
<span class="cp">#define   C_007D08_DC_HOT_PLUG_DETECT1_INT_ACK         0xFFFFFFFE</span>
<span class="cp">#define   S_007D08_DC_HOT_PLUG_DETECT1_INT_POLARITY(x) (((x) &amp; 0x1) &lt;&lt; 8)</span>
<span class="cp">#define   G_007D08_DC_HOT_PLUG_DETECT1_INT_POLARITY(x) (((x) &gt;&gt; 8) &amp; 0x1)</span>
<span class="cp">#define   C_007D08_DC_HOT_PLUG_DETECT1_INT_POLARITY    0xFFFFFEFF</span>
<span class="cp">#define   S_007D08_DC_HOT_PLUG_DETECT1_INT_EN(x)       (((x) &amp; 0x1) &lt;&lt; 16)</span>
<span class="cp">#define   G_007D08_DC_HOT_PLUG_DETECT1_INT_EN(x)       (((x) &gt;&gt; 16) &amp; 0x1)</span>
<span class="cp">#define   C_007D08_DC_HOT_PLUG_DETECT1_INT_EN          0xFFFEFFFF</span>
<span class="cp">#define R_007D10_DC_HOT_PLUG_DETECT2_CONTROL           0x007D10</span>
<span class="cp">#define   S_007D10_DC_HOT_PLUG_DETECT2_EN(x)           (((x) &amp; 0x1) &lt;&lt; 0)</span>
<span class="cp">#define   G_007D10_DC_HOT_PLUG_DETECT2_EN(x)           (((x) &gt;&gt; 0) &amp; 0x1)</span>
<span class="cp">#define   C_007D10_DC_HOT_PLUG_DETECT2_EN              0xFFFFFFFE</span>
<span class="cp">#define R_007D14_DC_HOT_PLUG_DETECT2_INT_STATUS        0x007D14</span>
<span class="cp">#define   S_007D14_DC_HOT_PLUG_DETECT2_INT_STATUS(x)   (((x) &amp; 0x1) &lt;&lt; 0)</span>
<span class="cp">#define   G_007D14_DC_HOT_PLUG_DETECT2_INT_STATUS(x)   (((x) &gt;&gt; 0) &amp; 0x1)</span>
<span class="cp">#define   C_007D14_DC_HOT_PLUG_DETECT2_INT_STATUS      0xFFFFFFFE</span>
<span class="cp">#define   S_007D14_DC_HOT_PLUG_DETECT2_SENSE(x)        (((x) &amp; 0x1) &lt;&lt; 1)</span>
<span class="cp">#define   G_007D14_DC_HOT_PLUG_DETECT2_SENSE(x)        (((x) &gt;&gt; 1) &amp; 0x1)</span>
<span class="cp">#define   C_007D14_DC_HOT_PLUG_DETECT2_SENSE           0xFFFFFFFD</span>
<span class="cp">#define R_007D18_DC_HOT_PLUG_DETECT2_INT_CONTROL       0x007D18</span>
<span class="cp">#define   S_007D18_DC_HOT_PLUG_DETECT2_INT_ACK(x)      (((x) &amp; 0x1) &lt;&lt; 0)</span>
<span class="cp">#define   C_007D18_DC_HOT_PLUG_DETECT2_INT_ACK         0xFFFFFFFE</span>
<span class="cp">#define   S_007D18_DC_HOT_PLUG_DETECT2_INT_POLARITY(x) (((x) &amp; 0x1) &lt;&lt; 8)</span>
<span class="cp">#define   G_007D18_DC_HOT_PLUG_DETECT2_INT_POLARITY(x) (((x) &gt;&gt; 8) &amp; 0x1)</span>
<span class="cp">#define   C_007D18_DC_HOT_PLUG_DETECT2_INT_POLARITY    0xFFFFFEFF</span>
<span class="cp">#define   S_007D18_DC_HOT_PLUG_DETECT2_INT_EN(x)       (((x) &amp; 0x1) &lt;&lt; 16)</span>
<span class="cp">#define   G_007D18_DC_HOT_PLUG_DETECT2_INT_EN(x)       (((x) &gt;&gt; 16) &amp; 0x1)</span>
<span class="cp">#define   C_007D18_DC_HOT_PLUG_DETECT2_INT_EN          0xFFFEFFFF</span>
<span class="cp">#define R_007404_HDMI0_STATUS                          0x007404</span>
<span class="cp">#define   S_007404_HDMI0_AZ_FORMAT_WTRIG(x)            (((x) &amp; 0x1) &lt;&lt; 28)</span>
<span class="cp">#define   G_007404_HDMI0_AZ_FORMAT_WTRIG(x)            (((x) &gt;&gt; 28) &amp; 0x1)</span>
<span class="cp">#define   C_007404_HDMI0_AZ_FORMAT_WTRIG               0xEFFFFFFF</span>
<span class="cp">#define   S_007404_HDMI0_AZ_FORMAT_WTRIG_INT(x)        (((x) &amp; 0x1) &lt;&lt; 29)</span>
<span class="cp">#define   G_007404_HDMI0_AZ_FORMAT_WTRIG_INT(x)        (((x) &gt;&gt; 29) &amp; 0x1)</span>
<span class="cp">#define   C_007404_HDMI0_AZ_FORMAT_WTRIG_INT           0xDFFFFFFF</span>
<span class="cp">#define R_007408_HDMI0_AUDIO_PACKET_CONTROL            0x007408</span>
<span class="cp">#define   S_007408_HDMI0_AZ_FORMAT_WTRIG_MASK(x)       (((x) &amp; 0x1) &lt;&lt; 28)</span>
<span class="cp">#define   G_007408_HDMI0_AZ_FORMAT_WTRIG_MASK(x)       (((x) &gt;&gt; 28) &amp; 0x1)</span>
<span class="cp">#define   C_007408_HDMI0_AZ_FORMAT_WTRIG_MASK          0xEFFFFFFF</span>
<span class="cp">#define   S_007408_HDMI0_AZ_FORMAT_WTRIG_ACK(x)        (((x) &amp; 0x1) &lt;&lt; 29)</span>
<span class="cp">#define   G_007408_HDMI0_AZ_FORMAT_WTRIG_ACK(x)        (((x) &gt;&gt; 29) &amp; 0x1)</span>
<span class="cp">#define   C_007408_HDMI0_AZ_FORMAT_WTRIG_ACK           0xDFFFFFFF</span>

<span class="cm">/* MC registers */</span>
<span class="cp">#define R_000000_MC_STATUS                           0x000000</span>
<span class="cp">#define   S_000000_MC_IDLE(x)                          (((x) &amp; 0x1) &lt;&lt; 0)</span>
<span class="cp">#define   G_000000_MC_IDLE(x)                          (((x) &gt;&gt; 0) &amp; 0x1)</span>
<span class="cp">#define   C_000000_MC_IDLE                             0xFFFFFFFE</span>
<span class="cp">#define R_000004_MC_FB_LOCATION                      0x000004</span>
<span class="cp">#define   S_000004_MC_FB_START(x)                      (((x) &amp; 0xFFFF) &lt;&lt; 0)</span>
<span class="cp">#define   G_000004_MC_FB_START(x)                      (((x) &gt;&gt; 0) &amp; 0xFFFF)</span>
<span class="cp">#define   C_000004_MC_FB_START                         0xFFFF0000</span>
<span class="cp">#define   S_000004_MC_FB_TOP(x)                        (((x) &amp; 0xFFFF) &lt;&lt; 16)</span>
<span class="cp">#define   G_000004_MC_FB_TOP(x)                        (((x) &gt;&gt; 16) &amp; 0xFFFF)</span>
<span class="cp">#define   C_000004_MC_FB_TOP                           0x0000FFFF</span>
<span class="cp">#define R_000005_MC_AGP_LOCATION                     0x000005</span>
<span class="cp">#define   S_000005_MC_AGP_START(x)                     (((x) &amp; 0xFFFF) &lt;&lt; 0)</span>
<span class="cp">#define   G_000005_MC_AGP_START(x)                     (((x) &gt;&gt; 0) &amp; 0xFFFF)</span>
<span class="cp">#define   C_000005_MC_AGP_START                        0xFFFF0000</span>
<span class="cp">#define   S_000005_MC_AGP_TOP(x)                       (((x) &amp; 0xFFFF) &lt;&lt; 16)</span>
<span class="cp">#define   G_000005_MC_AGP_TOP(x)                       (((x) &gt;&gt; 16) &amp; 0xFFFF)</span>
<span class="cp">#define   C_000005_MC_AGP_TOP                          0x0000FFFF</span>
<span class="cp">#define R_000006_AGP_BASE                            0x000006</span>
<span class="cp">#define   S_000006_AGP_BASE_ADDR(x)                    (((x) &amp; 0xFFFFFFFF) &lt;&lt; 0)</span>
<span class="cp">#define   G_000006_AGP_BASE_ADDR(x)                    (((x) &gt;&gt; 0) &amp; 0xFFFFFFFF)</span>
<span class="cp">#define   C_000006_AGP_BASE_ADDR                       0x00000000</span>
<span class="cp">#define R_000007_AGP_BASE_2                          0x000007</span>
<span class="cp">#define   S_000007_AGP_BASE_ADDR_2(x)                  (((x) &amp; 0xF) &lt;&lt; 0)</span>
<span class="cp">#define   G_000007_AGP_BASE_ADDR_2(x)                  (((x) &gt;&gt; 0) &amp; 0xF)</span>
<span class="cp">#define   C_000007_AGP_BASE_ADDR_2                     0xFFFFFFF0</span>
<span class="cp">#define R_000009_MC_CNTL1                            0x000009</span>
<span class="cp">#define   S_000009_ENABLE_PAGE_TABLES(x)               (((x) &amp; 0x1) &lt;&lt; 26)</span>
<span class="cp">#define   G_000009_ENABLE_PAGE_TABLES(x)               (((x) &gt;&gt; 26) &amp; 0x1)</span>
<span class="cp">#define   C_000009_ENABLE_PAGE_TABLES                  0xFBFFFFFF</span>
<span class="cm">/* FIXME don&#39;t know the various field size need feedback from AMD */</span>
<span class="cp">#define R_000100_MC_PT0_CNTL                         0x000100</span>
<span class="cp">#define   S_000100_ENABLE_PT(x)                        (((x) &amp; 0x1) &lt;&lt; 0)</span>
<span class="cp">#define   G_000100_ENABLE_PT(x)                        (((x) &gt;&gt; 0) &amp; 0x1)</span>
<span class="cp">#define   C_000100_ENABLE_PT                           0xFFFFFFFE</span>
<span class="cp">#define   S_000100_EFFECTIVE_L2_CACHE_SIZE(x)          (((x) &amp; 0x7) &lt;&lt; 15)</span>
<span class="cp">#define   G_000100_EFFECTIVE_L2_CACHE_SIZE(x)          (((x) &gt;&gt; 15) &amp; 0x7)</span>
<span class="cp">#define   C_000100_EFFECTIVE_L2_CACHE_SIZE             0xFFFC7FFF</span>
<span class="cp">#define   S_000100_EFFECTIVE_L2_QUEUE_SIZE(x)          (((x) &amp; 0x7) &lt;&lt; 21)</span>
<span class="cp">#define   G_000100_EFFECTIVE_L2_QUEUE_SIZE(x)          (((x) &gt;&gt; 21) &amp; 0x7)</span>
<span class="cp">#define   C_000100_EFFECTIVE_L2_QUEUE_SIZE             0xFF1FFFFF</span>
<span class="cp">#define   S_000100_INVALIDATE_ALL_L1_TLBS(x)           (((x) &amp; 0x1) &lt;&lt; 28)</span>
<span class="cp">#define   G_000100_INVALIDATE_ALL_L1_TLBS(x)           (((x) &gt;&gt; 28) &amp; 0x1)</span>
<span class="cp">#define   C_000100_INVALIDATE_ALL_L1_TLBS              0xEFFFFFFF</span>
<span class="cp">#define   S_000100_INVALIDATE_L2_CACHE(x)              (((x) &amp; 0x1) &lt;&lt; 29)</span>
<span class="cp">#define   G_000100_INVALIDATE_L2_CACHE(x)              (((x) &gt;&gt; 29) &amp; 0x1)</span>
<span class="cp">#define   C_000100_INVALIDATE_L2_CACHE                 0xDFFFFFFF</span>
<span class="cp">#define R_000102_MC_PT0_CONTEXT0_CNTL                0x000102</span>
<span class="cp">#define   S_000102_ENABLE_PAGE_TABLE(x)                (((x) &amp; 0x1) &lt;&lt; 0)</span>
<span class="cp">#define   G_000102_ENABLE_PAGE_TABLE(x)                (((x) &gt;&gt; 0) &amp; 0x1)</span>
<span class="cp">#define   C_000102_ENABLE_PAGE_TABLE                   0xFFFFFFFE</span>
<span class="cp">#define   S_000102_PAGE_TABLE_DEPTH(x)                 (((x) &amp; 0x3) &lt;&lt; 1)</span>
<span class="cp">#define   G_000102_PAGE_TABLE_DEPTH(x)                 (((x) &gt;&gt; 1) &amp; 0x3)</span>
<span class="cp">#define   C_000102_PAGE_TABLE_DEPTH                    0xFFFFFFF9</span>
<span class="cp">#define   V_000102_PAGE_TABLE_FLAT                     0</span>
<span class="cm">/* R600 documentation suggest that this should be a number of pages */</span>
<span class="cp">#define R_000112_MC_PT0_SYSTEM_APERTURE_LOW_ADDR     0x000112</span>
<span class="cp">#define R_000114_MC_PT0_SYSTEM_APERTURE_HIGH_ADDR    0x000114</span>
<span class="cp">#define R_00011C_MC_PT0_CONTEXT0_DEFAULT_READ_ADDR   0x00011C</span>
<span class="cp">#define R_00012C_MC_PT0_CONTEXT0_FLAT_BASE_ADDR      0x00012C</span>
<span class="cp">#define R_00013C_MC_PT0_CONTEXT0_FLAT_START_ADDR     0x00013C</span>
<span class="cp">#define R_00014C_MC_PT0_CONTEXT0_FLAT_END_ADDR       0x00014C</span>
<span class="cp">#define R_00016C_MC_PT0_CLIENT0_CNTL                 0x00016C</span>
<span class="cp">#define   S_00016C_ENABLE_TRANSLATION_MODE_OVERRIDE(x) (((x) &amp; 0x1) &lt;&lt; 0)</span>
<span class="cp">#define   G_00016C_ENABLE_TRANSLATION_MODE_OVERRIDE(x) (((x) &gt;&gt; 0) &amp; 0x1)</span>
<span class="cp">#define   C_00016C_ENABLE_TRANSLATION_MODE_OVERRIDE    0xFFFFFFFE</span>
<span class="cp">#define   S_00016C_TRANSLATION_MODE_OVERRIDE(x)        (((x) &amp; 0x1) &lt;&lt; 1)</span>
<span class="cp">#define   G_00016C_TRANSLATION_MODE_OVERRIDE(x)        (((x) &gt;&gt; 1) &amp; 0x1)</span>
<span class="cp">#define   C_00016C_TRANSLATION_MODE_OVERRIDE           0xFFFFFFFD</span>
<span class="cp">#define   S_00016C_SYSTEM_ACCESS_MODE_MASK(x)          (((x) &amp; 0x3) &lt;&lt; 8)</span>
<span class="cp">#define   G_00016C_SYSTEM_ACCESS_MODE_MASK(x)          (((x) &gt;&gt; 8) &amp; 0x3)</span>
<span class="cp">#define   C_00016C_SYSTEM_ACCESS_MODE_MASK             0xFFFFFCFF</span>
<span class="cp">#define   V_00016C_SYSTEM_ACCESS_MODE_PA_ONLY          0</span>
<span class="cp">#define   V_00016C_SYSTEM_ACCESS_MODE_USE_SYS_MAP      1</span>
<span class="cp">#define   V_00016C_SYSTEM_ACCESS_MODE_IN_SYS           2</span>
<span class="cp">#define   V_00016C_SYSTEM_ACCESS_MODE_NOT_IN_SYS       3</span>
<span class="cp">#define   S_00016C_SYSTEM_APERTURE_UNMAPPED_ACCESS(x)  (((x) &amp; 0x1) &lt;&lt; 10)</span>
<span class="cp">#define   G_00016C_SYSTEM_APERTURE_UNMAPPED_ACCESS(x)  (((x) &gt;&gt; 10) &amp; 0x1)</span>
<span class="cp">#define   C_00016C_SYSTEM_APERTURE_UNMAPPED_ACCESS     0xFFFFFBFF</span>
<span class="cp">#define   V_00016C_SYSTEM_APERTURE_UNMAPPED_PASSTHROUGH  0</span>
<span class="cp">#define   V_00016C_SYSTEM_APERTURE_UNMAPPED_DEFAULT_PAGE 1</span>
<span class="cp">#define   S_00016C_EFFECTIVE_L1_CACHE_SIZE(x)          (((x) &amp; 0x7) &lt;&lt; 11)</span>
<span class="cp">#define   G_00016C_EFFECTIVE_L1_CACHE_SIZE(x)          (((x) &gt;&gt; 11) &amp; 0x7)</span>
<span class="cp">#define   C_00016C_EFFECTIVE_L1_CACHE_SIZE             0xFFFFC7FF</span>
<span class="cp">#define   S_00016C_ENABLE_FRAGMENT_PROCESSING(x)       (((x) &amp; 0x1) &lt;&lt; 14)</span>
<span class="cp">#define   G_00016C_ENABLE_FRAGMENT_PROCESSING(x)       (((x) &gt;&gt; 14) &amp; 0x1)</span>
<span class="cp">#define   C_00016C_ENABLE_FRAGMENT_PROCESSING          0xFFFFBFFF</span>
<span class="cp">#define   S_00016C_EFFECTIVE_L1_QUEUE_SIZE(x)          (((x) &amp; 0x7) &lt;&lt; 15)</span>
<span class="cp">#define   G_00016C_EFFECTIVE_L1_QUEUE_SIZE(x)          (((x) &gt;&gt; 15) &amp; 0x7)</span>
<span class="cp">#define   C_00016C_EFFECTIVE_L1_QUEUE_SIZE             0xFFFC7FFF</span>
<span class="cp">#define   S_00016C_INVALIDATE_L1_TLB(x)                (((x) &amp; 0x1) &lt;&lt; 20)</span>
<span class="cp">#define   G_00016C_INVALIDATE_L1_TLB(x)                (((x) &gt;&gt; 20) &amp; 0x1)</span>
<span class="cp">#define   C_00016C_INVALIDATE_L1_TLB                   0xFFEFFFFF</span>

<span class="cp">#define R_006548_D1MODE_PRIORITY_A_CNT               0x006548</span>
<span class="cp">#define   S_006548_D1MODE_PRIORITY_MARK_A(x)           (((x) &amp; 0x7FFF) &lt;&lt; 0)</span>
<span class="cp">#define   G_006548_D1MODE_PRIORITY_MARK_A(x)           (((x) &gt;&gt; 0) &amp; 0x7FFF)</span>
<span class="cp">#define   C_006548_D1MODE_PRIORITY_MARK_A              0xFFFF8000</span>
<span class="cp">#define   S_006548_D1MODE_PRIORITY_A_OFF(x)            (((x) &amp; 0x1) &lt;&lt; 16)</span>
<span class="cp">#define   G_006548_D1MODE_PRIORITY_A_OFF(x)            (((x) &gt;&gt; 16) &amp; 0x1)</span>
<span class="cp">#define   C_006548_D1MODE_PRIORITY_A_OFF               0xFFFEFFFF</span>
<span class="cp">#define   S_006548_D1MODE_PRIORITY_A_ALWAYS_ON(x)      (((x) &amp; 0x1) &lt;&lt; 20)</span>
<span class="cp">#define   G_006548_D1MODE_PRIORITY_A_ALWAYS_ON(x)      (((x) &gt;&gt; 20) &amp; 0x1)</span>
<span class="cp">#define   C_006548_D1MODE_PRIORITY_A_ALWAYS_ON         0xFFEFFFFF</span>
<span class="cp">#define   S_006548_D1MODE_PRIORITY_A_FORCE_MASK(x)     (((x) &amp; 0x1) &lt;&lt; 24)</span>
<span class="cp">#define   G_006548_D1MODE_PRIORITY_A_FORCE_MASK(x)     (((x) &gt;&gt; 24) &amp; 0x1)</span>
<span class="cp">#define   C_006548_D1MODE_PRIORITY_A_FORCE_MASK        0xFEFFFFFF</span>
<span class="cp">#define R_00654C_D1MODE_PRIORITY_B_CNT               0x00654C</span>
<span class="cp">#define   S_00654C_D1MODE_PRIORITY_MARK_B(x)           (((x) &amp; 0x7FFF) &lt;&lt; 0)</span>
<span class="cp">#define   G_00654C_D1MODE_PRIORITY_MARK_B(x)           (((x) &gt;&gt; 0) &amp; 0x7FFF)</span>
<span class="cp">#define   C_00654C_D1MODE_PRIORITY_MARK_B              0xFFFF8000</span>
<span class="cp">#define   S_00654C_D1MODE_PRIORITY_B_OFF(x)            (((x) &amp; 0x1) &lt;&lt; 16)</span>
<span class="cp">#define   G_00654C_D1MODE_PRIORITY_B_OFF(x)            (((x) &gt;&gt; 16) &amp; 0x1)</span>
<span class="cp">#define   C_00654C_D1MODE_PRIORITY_B_OFF               0xFFFEFFFF</span>
<span class="cp">#define   S_00654C_D1MODE_PRIORITY_B_ALWAYS_ON(x)      (((x) &amp; 0x1) &lt;&lt; 20)</span>
<span class="cp">#define   G_00654C_D1MODE_PRIORITY_B_ALWAYS_ON(x)      (((x) &gt;&gt; 20) &amp; 0x1)</span>
<span class="cp">#define   C_00654C_D1MODE_PRIORITY_B_ALWAYS_ON         0xFFEFFFFF</span>
<span class="cp">#define   S_00654C_D1MODE_PRIORITY_B_FORCE_MASK(x)     (((x) &amp; 0x1) &lt;&lt; 24)</span>
<span class="cp">#define   G_00654C_D1MODE_PRIORITY_B_FORCE_MASK(x)     (((x) &gt;&gt; 24) &amp; 0x1)</span>
<span class="cp">#define   C_00654C_D1MODE_PRIORITY_B_FORCE_MASK        0xFEFFFFFF</span>
<span class="cp">#define R_006D48_D2MODE_PRIORITY_A_CNT               0x006D48</span>
<span class="cp">#define   S_006D48_D2MODE_PRIORITY_MARK_A(x)           (((x) &amp; 0x7FFF) &lt;&lt; 0)</span>
<span class="cp">#define   G_006D48_D2MODE_PRIORITY_MARK_A(x)           (((x) &gt;&gt; 0) &amp; 0x7FFF)</span>
<span class="cp">#define   C_006D48_D2MODE_PRIORITY_MARK_A              0xFFFF8000</span>
<span class="cp">#define   S_006D48_D2MODE_PRIORITY_A_OFF(x)            (((x) &amp; 0x1) &lt;&lt; 16)</span>
<span class="cp">#define   G_006D48_D2MODE_PRIORITY_A_OFF(x)            (((x) &gt;&gt; 16) &amp; 0x1)</span>
<span class="cp">#define   C_006D48_D2MODE_PRIORITY_A_OFF               0xFFFEFFFF</span>
<span class="cp">#define   S_006D48_D2MODE_PRIORITY_A_ALWAYS_ON(x)      (((x) &amp; 0x1) &lt;&lt; 20)</span>
<span class="cp">#define   G_006D48_D2MODE_PRIORITY_A_ALWAYS_ON(x)      (((x) &gt;&gt; 20) &amp; 0x1)</span>
<span class="cp">#define   C_006D48_D2MODE_PRIORITY_A_ALWAYS_ON         0xFFEFFFFF</span>
<span class="cp">#define   S_006D48_D2MODE_PRIORITY_A_FORCE_MASK(x)     (((x) &amp; 0x1) &lt;&lt; 24)</span>
<span class="cp">#define   G_006D48_D2MODE_PRIORITY_A_FORCE_MASK(x)     (((x) &gt;&gt; 24) &amp; 0x1)</span>
<span class="cp">#define   C_006D48_D2MODE_PRIORITY_A_FORCE_MASK        0xFEFFFFFF</span>
<span class="cp">#define R_006D4C_D2MODE_PRIORITY_B_CNT               0x006D4C</span>
<span class="cp">#define   S_006D4C_D2MODE_PRIORITY_MARK_B(x)           (((x) &amp; 0x7FFF) &lt;&lt; 0)</span>
<span class="cp">#define   G_006D4C_D2MODE_PRIORITY_MARK_B(x)           (((x) &gt;&gt; 0) &amp; 0x7FFF)</span>
<span class="cp">#define   C_006D4C_D2MODE_PRIORITY_MARK_B              0xFFFF8000</span>
<span class="cp">#define   S_006D4C_D2MODE_PRIORITY_B_OFF(x)            (((x) &amp; 0x1) &lt;&lt; 16)</span>
<span class="cp">#define   G_006D4C_D2MODE_PRIORITY_B_OFF(x)            (((x) &gt;&gt; 16) &amp; 0x1)</span>
<span class="cp">#define   C_006D4C_D2MODE_PRIORITY_B_OFF               0xFFFEFFFF</span>
<span class="cp">#define   S_006D4C_D2MODE_PRIORITY_B_ALWAYS_ON(x)      (((x) &amp; 0x1) &lt;&lt; 20)</span>
<span class="cp">#define   G_006D4C_D2MODE_PRIORITY_B_ALWAYS_ON(x)      (((x) &gt;&gt; 20) &amp; 0x1)</span>
<span class="cp">#define   C_006D4C_D2MODE_PRIORITY_B_ALWAYS_ON         0xFFEFFFFF</span>
<span class="cp">#define   S_006D4C_D2MODE_PRIORITY_B_FORCE_MASK(x)     (((x) &amp; 0x1) &lt;&lt; 24)</span>
<span class="cp">#define   G_006D4C_D2MODE_PRIORITY_B_FORCE_MASK(x)     (((x) &gt;&gt; 24) &amp; 0x1)</span>
<span class="cp">#define   C_006D4C_D2MODE_PRIORITY_B_FORCE_MASK        0xFEFFFFFF</span>

<span class="cm">/* PLL regs */</span>
<span class="cp">#define GENERAL_PWRMGT                                 0x8</span>
<span class="cp">#define   GLOBAL_PWRMGT_EN                             (1 &lt;&lt; 0)</span>
<span class="cp">#define   MOBILE_SU                                    (1 &lt;&lt; 2)</span>
<span class="cp">#define DYN_PWRMGT_SCLK_LENGTH                         0xc</span>
<span class="cp">#define   NORMAL_POWER_SCLK_HILEN(x)                   ((x) &lt;&lt; 0)</span>
<span class="cp">#define   NORMAL_POWER_SCLK_LOLEN(x)                   ((x) &lt;&lt; 4)</span>
<span class="cp">#define   REDUCED_POWER_SCLK_HILEN(x)                  ((x) &lt;&lt; 8)</span>
<span class="cp">#define   REDUCED_POWER_SCLK_LOLEN(x)                  ((x) &lt;&lt; 12)</span>
<span class="cp">#define   POWER_D1_SCLK_HILEN(x)                       ((x) &lt;&lt; 16)</span>
<span class="cp">#define   POWER_D1_SCLK_LOLEN(x)                       ((x) &lt;&lt; 20)</span>
<span class="cp">#define   STATIC_SCREEN_HILEN(x)                       ((x) &lt;&lt; 24)</span>
<span class="cp">#define   STATIC_SCREEN_LOLEN(x)                       ((x) &lt;&lt; 28)</span>
<span class="cp">#define DYN_SCLK_VOL_CNTL                              0xe</span>
<span class="cp">#define   IO_CG_VOLTAGE_DROP                           (1 &lt;&lt; 0)</span>
<span class="cp">#define   VOLTAGE_DROP_SYNC                            (1 &lt;&lt; 2)</span>
<span class="cp">#define   VOLTAGE_DELAY_SEL(x)                         ((x) &lt;&lt; 3)</span>
<span class="cp">#define HDP_DYN_CNTL                                   0x10</span>
<span class="cp">#define   HDP_FORCEON                                  (1 &lt;&lt; 0)</span>
<span class="cp">#define MC_HOST_DYN_CNTL                               0x1e</span>
<span class="cp">#define   MC_HOST_FORCEON                              (1 &lt;&lt; 0)</span>
<span class="cp">#define DYN_BACKBIAS_CNTL                              0x29</span>
<span class="cp">#define   IO_CG_BACKBIAS_EN                            (1 &lt;&lt; 0)</span>

<span class="cm">/* mmreg */</span>
<span class="cp">#define DOUT_POWER_MANAGEMENT_CNTL                     0x7ee0</span>
<span class="cp">#define   PWRDN_WAIT_BUSY_OFF                          (1 &lt;&lt; 0)</span>
<span class="cp">#define   PWRDN_WAIT_PWRSEQ_OFF                        (1 &lt;&lt; 4)</span>
<span class="cp">#define   PWRDN_WAIT_PPLL_OFF                          (1 &lt;&lt; 8)</span>
<span class="cp">#define   PWRUP_WAIT_PPLL_ON                           (1 &lt;&lt; 12)</span>
<span class="cp">#define   PWRUP_WAIT_MEM_INIT_DONE                     (1 &lt;&lt; 16)</span>
<span class="cp">#define   PM_ASSERT_RESET                              (1 &lt;&lt; 20)</span>
<span class="cp">#define   PM_PWRDN_PPLL                                (1 &lt;&lt; 24)</span>

<span class="cp">#endif</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:4}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../javascript/docco.min.js"></script>
</html>
