
line_act.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009c80  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004e0  08009e20  08009e20  0000ae20  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a300  0800a300  0000c1dc  2**0
                  CONTENTS
  4 .ARM          00000008  0800a300  0800a300  0000b300  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a308  0800a308  0000c1dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a308  0800a308  0000b308  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800a30c  0800a30c  0000b30c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001dc  20000000  0800a310  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000003dc  200001dc  0800a4ec  0000c1dc  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200005b8  0800a4ec  0000c5b8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000c1dc  2**0
                  CONTENTS, READONLY
 12 .debug_info   00013439  00000000  00000000  0000c20c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000243f  00000000  00000000  0001f645  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000011b0  00000000  00000000  00021a88  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000e05  00000000  00000000  00022c38  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000190fb  00000000  00000000  00023a3d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000147fd  00000000  00000000  0003cb38  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009fe24  00000000  00000000  00051335  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000f1159  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005d68  00000000  00000000  000f119c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000067  00000000  00000000  000f6f04  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001dc 	.word	0x200001dc
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08009e08 	.word	0x08009e08

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001e0 	.word	0x200001e0
 80001dc:	08009e08 	.word	0x08009e08

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <strlen>:
 8000280:	4603      	mov	r3, r0
 8000282:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000286:	2a00      	cmp	r2, #0
 8000288:	d1fb      	bne.n	8000282 <strlen+0x2>
 800028a:	1a18      	subs	r0, r3, r0
 800028c:	3801      	subs	r0, #1
 800028e:	4770      	bx	lr

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	@ 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_uldivmod>:
 8000bb8:	b953      	cbnz	r3, 8000bd0 <__aeabi_uldivmod+0x18>
 8000bba:	b94a      	cbnz	r2, 8000bd0 <__aeabi_uldivmod+0x18>
 8000bbc:	2900      	cmp	r1, #0
 8000bbe:	bf08      	it	eq
 8000bc0:	2800      	cmpeq	r0, #0
 8000bc2:	bf1c      	itt	ne
 8000bc4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bc8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bcc:	f000 b96a 	b.w	8000ea4 <__aeabi_idiv0>
 8000bd0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bd4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bd8:	f000 f806 	bl	8000be8 <__udivmoddi4>
 8000bdc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000be0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000be4:	b004      	add	sp, #16
 8000be6:	4770      	bx	lr

08000be8 <__udivmoddi4>:
 8000be8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bec:	9d08      	ldr	r5, [sp, #32]
 8000bee:	460c      	mov	r4, r1
 8000bf0:	2b00      	cmp	r3, #0
 8000bf2:	d14e      	bne.n	8000c92 <__udivmoddi4+0xaa>
 8000bf4:	4694      	mov	ip, r2
 8000bf6:	458c      	cmp	ip, r1
 8000bf8:	4686      	mov	lr, r0
 8000bfa:	fab2 f282 	clz	r2, r2
 8000bfe:	d962      	bls.n	8000cc6 <__udivmoddi4+0xde>
 8000c00:	b14a      	cbz	r2, 8000c16 <__udivmoddi4+0x2e>
 8000c02:	f1c2 0320 	rsb	r3, r2, #32
 8000c06:	4091      	lsls	r1, r2
 8000c08:	fa20 f303 	lsr.w	r3, r0, r3
 8000c0c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c10:	4319      	orrs	r1, r3
 8000c12:	fa00 fe02 	lsl.w	lr, r0, r2
 8000c16:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000c1a:	fa1f f68c 	uxth.w	r6, ip
 8000c1e:	fbb1 f4f7 	udiv	r4, r1, r7
 8000c22:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000c26:	fb07 1114 	mls	r1, r7, r4, r1
 8000c2a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c2e:	fb04 f106 	mul.w	r1, r4, r6
 8000c32:	4299      	cmp	r1, r3
 8000c34:	d90a      	bls.n	8000c4c <__udivmoddi4+0x64>
 8000c36:	eb1c 0303 	adds.w	r3, ip, r3
 8000c3a:	f104 30ff 	add.w	r0, r4, #4294967295
 8000c3e:	f080 8112 	bcs.w	8000e66 <__udivmoddi4+0x27e>
 8000c42:	4299      	cmp	r1, r3
 8000c44:	f240 810f 	bls.w	8000e66 <__udivmoddi4+0x27e>
 8000c48:	3c02      	subs	r4, #2
 8000c4a:	4463      	add	r3, ip
 8000c4c:	1a59      	subs	r1, r3, r1
 8000c4e:	fa1f f38e 	uxth.w	r3, lr
 8000c52:	fbb1 f0f7 	udiv	r0, r1, r7
 8000c56:	fb07 1110 	mls	r1, r7, r0, r1
 8000c5a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c5e:	fb00 f606 	mul.w	r6, r0, r6
 8000c62:	429e      	cmp	r6, r3
 8000c64:	d90a      	bls.n	8000c7c <__udivmoddi4+0x94>
 8000c66:	eb1c 0303 	adds.w	r3, ip, r3
 8000c6a:	f100 31ff 	add.w	r1, r0, #4294967295
 8000c6e:	f080 80fc 	bcs.w	8000e6a <__udivmoddi4+0x282>
 8000c72:	429e      	cmp	r6, r3
 8000c74:	f240 80f9 	bls.w	8000e6a <__udivmoddi4+0x282>
 8000c78:	4463      	add	r3, ip
 8000c7a:	3802      	subs	r0, #2
 8000c7c:	1b9b      	subs	r3, r3, r6
 8000c7e:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000c82:	2100      	movs	r1, #0
 8000c84:	b11d      	cbz	r5, 8000c8e <__udivmoddi4+0xa6>
 8000c86:	40d3      	lsrs	r3, r2
 8000c88:	2200      	movs	r2, #0
 8000c8a:	e9c5 3200 	strd	r3, r2, [r5]
 8000c8e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c92:	428b      	cmp	r3, r1
 8000c94:	d905      	bls.n	8000ca2 <__udivmoddi4+0xba>
 8000c96:	b10d      	cbz	r5, 8000c9c <__udivmoddi4+0xb4>
 8000c98:	e9c5 0100 	strd	r0, r1, [r5]
 8000c9c:	2100      	movs	r1, #0
 8000c9e:	4608      	mov	r0, r1
 8000ca0:	e7f5      	b.n	8000c8e <__udivmoddi4+0xa6>
 8000ca2:	fab3 f183 	clz	r1, r3
 8000ca6:	2900      	cmp	r1, #0
 8000ca8:	d146      	bne.n	8000d38 <__udivmoddi4+0x150>
 8000caa:	42a3      	cmp	r3, r4
 8000cac:	d302      	bcc.n	8000cb4 <__udivmoddi4+0xcc>
 8000cae:	4290      	cmp	r0, r2
 8000cb0:	f0c0 80f0 	bcc.w	8000e94 <__udivmoddi4+0x2ac>
 8000cb4:	1a86      	subs	r6, r0, r2
 8000cb6:	eb64 0303 	sbc.w	r3, r4, r3
 8000cba:	2001      	movs	r0, #1
 8000cbc:	2d00      	cmp	r5, #0
 8000cbe:	d0e6      	beq.n	8000c8e <__udivmoddi4+0xa6>
 8000cc0:	e9c5 6300 	strd	r6, r3, [r5]
 8000cc4:	e7e3      	b.n	8000c8e <__udivmoddi4+0xa6>
 8000cc6:	2a00      	cmp	r2, #0
 8000cc8:	f040 8090 	bne.w	8000dec <__udivmoddi4+0x204>
 8000ccc:	eba1 040c 	sub.w	r4, r1, ip
 8000cd0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000cd4:	fa1f f78c 	uxth.w	r7, ip
 8000cd8:	2101      	movs	r1, #1
 8000cda:	fbb4 f6f8 	udiv	r6, r4, r8
 8000cde:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000ce2:	fb08 4416 	mls	r4, r8, r6, r4
 8000ce6:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000cea:	fb07 f006 	mul.w	r0, r7, r6
 8000cee:	4298      	cmp	r0, r3
 8000cf0:	d908      	bls.n	8000d04 <__udivmoddi4+0x11c>
 8000cf2:	eb1c 0303 	adds.w	r3, ip, r3
 8000cf6:	f106 34ff 	add.w	r4, r6, #4294967295
 8000cfa:	d202      	bcs.n	8000d02 <__udivmoddi4+0x11a>
 8000cfc:	4298      	cmp	r0, r3
 8000cfe:	f200 80cd 	bhi.w	8000e9c <__udivmoddi4+0x2b4>
 8000d02:	4626      	mov	r6, r4
 8000d04:	1a1c      	subs	r4, r3, r0
 8000d06:	fa1f f38e 	uxth.w	r3, lr
 8000d0a:	fbb4 f0f8 	udiv	r0, r4, r8
 8000d0e:	fb08 4410 	mls	r4, r8, r0, r4
 8000d12:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000d16:	fb00 f707 	mul.w	r7, r0, r7
 8000d1a:	429f      	cmp	r7, r3
 8000d1c:	d908      	bls.n	8000d30 <__udivmoddi4+0x148>
 8000d1e:	eb1c 0303 	adds.w	r3, ip, r3
 8000d22:	f100 34ff 	add.w	r4, r0, #4294967295
 8000d26:	d202      	bcs.n	8000d2e <__udivmoddi4+0x146>
 8000d28:	429f      	cmp	r7, r3
 8000d2a:	f200 80b0 	bhi.w	8000e8e <__udivmoddi4+0x2a6>
 8000d2e:	4620      	mov	r0, r4
 8000d30:	1bdb      	subs	r3, r3, r7
 8000d32:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d36:	e7a5      	b.n	8000c84 <__udivmoddi4+0x9c>
 8000d38:	f1c1 0620 	rsb	r6, r1, #32
 8000d3c:	408b      	lsls	r3, r1
 8000d3e:	fa22 f706 	lsr.w	r7, r2, r6
 8000d42:	431f      	orrs	r7, r3
 8000d44:	fa20 fc06 	lsr.w	ip, r0, r6
 8000d48:	fa04 f301 	lsl.w	r3, r4, r1
 8000d4c:	ea43 030c 	orr.w	r3, r3, ip
 8000d50:	40f4      	lsrs	r4, r6
 8000d52:	fa00 f801 	lsl.w	r8, r0, r1
 8000d56:	0c38      	lsrs	r0, r7, #16
 8000d58:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000d5c:	fbb4 fef0 	udiv	lr, r4, r0
 8000d60:	fa1f fc87 	uxth.w	ip, r7
 8000d64:	fb00 441e 	mls	r4, r0, lr, r4
 8000d68:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000d6c:	fb0e f90c 	mul.w	r9, lr, ip
 8000d70:	45a1      	cmp	r9, r4
 8000d72:	fa02 f201 	lsl.w	r2, r2, r1
 8000d76:	d90a      	bls.n	8000d8e <__udivmoddi4+0x1a6>
 8000d78:	193c      	adds	r4, r7, r4
 8000d7a:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000d7e:	f080 8084 	bcs.w	8000e8a <__udivmoddi4+0x2a2>
 8000d82:	45a1      	cmp	r9, r4
 8000d84:	f240 8081 	bls.w	8000e8a <__udivmoddi4+0x2a2>
 8000d88:	f1ae 0e02 	sub.w	lr, lr, #2
 8000d8c:	443c      	add	r4, r7
 8000d8e:	eba4 0409 	sub.w	r4, r4, r9
 8000d92:	fa1f f983 	uxth.w	r9, r3
 8000d96:	fbb4 f3f0 	udiv	r3, r4, r0
 8000d9a:	fb00 4413 	mls	r4, r0, r3, r4
 8000d9e:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000da2:	fb03 fc0c 	mul.w	ip, r3, ip
 8000da6:	45a4      	cmp	ip, r4
 8000da8:	d907      	bls.n	8000dba <__udivmoddi4+0x1d2>
 8000daa:	193c      	adds	r4, r7, r4
 8000dac:	f103 30ff 	add.w	r0, r3, #4294967295
 8000db0:	d267      	bcs.n	8000e82 <__udivmoddi4+0x29a>
 8000db2:	45a4      	cmp	ip, r4
 8000db4:	d965      	bls.n	8000e82 <__udivmoddi4+0x29a>
 8000db6:	3b02      	subs	r3, #2
 8000db8:	443c      	add	r4, r7
 8000dba:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000dbe:	fba0 9302 	umull	r9, r3, r0, r2
 8000dc2:	eba4 040c 	sub.w	r4, r4, ip
 8000dc6:	429c      	cmp	r4, r3
 8000dc8:	46ce      	mov	lr, r9
 8000dca:	469c      	mov	ip, r3
 8000dcc:	d351      	bcc.n	8000e72 <__udivmoddi4+0x28a>
 8000dce:	d04e      	beq.n	8000e6e <__udivmoddi4+0x286>
 8000dd0:	b155      	cbz	r5, 8000de8 <__udivmoddi4+0x200>
 8000dd2:	ebb8 030e 	subs.w	r3, r8, lr
 8000dd6:	eb64 040c 	sbc.w	r4, r4, ip
 8000dda:	fa04 f606 	lsl.w	r6, r4, r6
 8000dde:	40cb      	lsrs	r3, r1
 8000de0:	431e      	orrs	r6, r3
 8000de2:	40cc      	lsrs	r4, r1
 8000de4:	e9c5 6400 	strd	r6, r4, [r5]
 8000de8:	2100      	movs	r1, #0
 8000dea:	e750      	b.n	8000c8e <__udivmoddi4+0xa6>
 8000dec:	f1c2 0320 	rsb	r3, r2, #32
 8000df0:	fa20 f103 	lsr.w	r1, r0, r3
 8000df4:	fa0c fc02 	lsl.w	ip, ip, r2
 8000df8:	fa24 f303 	lsr.w	r3, r4, r3
 8000dfc:	4094      	lsls	r4, r2
 8000dfe:	430c      	orrs	r4, r1
 8000e00:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000e04:	fa00 fe02 	lsl.w	lr, r0, r2
 8000e08:	fa1f f78c 	uxth.w	r7, ip
 8000e0c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000e10:	fb08 3110 	mls	r1, r8, r0, r3
 8000e14:	0c23      	lsrs	r3, r4, #16
 8000e16:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000e1a:	fb00 f107 	mul.w	r1, r0, r7
 8000e1e:	4299      	cmp	r1, r3
 8000e20:	d908      	bls.n	8000e34 <__udivmoddi4+0x24c>
 8000e22:	eb1c 0303 	adds.w	r3, ip, r3
 8000e26:	f100 36ff 	add.w	r6, r0, #4294967295
 8000e2a:	d22c      	bcs.n	8000e86 <__udivmoddi4+0x29e>
 8000e2c:	4299      	cmp	r1, r3
 8000e2e:	d92a      	bls.n	8000e86 <__udivmoddi4+0x29e>
 8000e30:	3802      	subs	r0, #2
 8000e32:	4463      	add	r3, ip
 8000e34:	1a5b      	subs	r3, r3, r1
 8000e36:	b2a4      	uxth	r4, r4
 8000e38:	fbb3 f1f8 	udiv	r1, r3, r8
 8000e3c:	fb08 3311 	mls	r3, r8, r1, r3
 8000e40:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000e44:	fb01 f307 	mul.w	r3, r1, r7
 8000e48:	42a3      	cmp	r3, r4
 8000e4a:	d908      	bls.n	8000e5e <__udivmoddi4+0x276>
 8000e4c:	eb1c 0404 	adds.w	r4, ip, r4
 8000e50:	f101 36ff 	add.w	r6, r1, #4294967295
 8000e54:	d213      	bcs.n	8000e7e <__udivmoddi4+0x296>
 8000e56:	42a3      	cmp	r3, r4
 8000e58:	d911      	bls.n	8000e7e <__udivmoddi4+0x296>
 8000e5a:	3902      	subs	r1, #2
 8000e5c:	4464      	add	r4, ip
 8000e5e:	1ae4      	subs	r4, r4, r3
 8000e60:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000e64:	e739      	b.n	8000cda <__udivmoddi4+0xf2>
 8000e66:	4604      	mov	r4, r0
 8000e68:	e6f0      	b.n	8000c4c <__udivmoddi4+0x64>
 8000e6a:	4608      	mov	r0, r1
 8000e6c:	e706      	b.n	8000c7c <__udivmoddi4+0x94>
 8000e6e:	45c8      	cmp	r8, r9
 8000e70:	d2ae      	bcs.n	8000dd0 <__udivmoddi4+0x1e8>
 8000e72:	ebb9 0e02 	subs.w	lr, r9, r2
 8000e76:	eb63 0c07 	sbc.w	ip, r3, r7
 8000e7a:	3801      	subs	r0, #1
 8000e7c:	e7a8      	b.n	8000dd0 <__udivmoddi4+0x1e8>
 8000e7e:	4631      	mov	r1, r6
 8000e80:	e7ed      	b.n	8000e5e <__udivmoddi4+0x276>
 8000e82:	4603      	mov	r3, r0
 8000e84:	e799      	b.n	8000dba <__udivmoddi4+0x1d2>
 8000e86:	4630      	mov	r0, r6
 8000e88:	e7d4      	b.n	8000e34 <__udivmoddi4+0x24c>
 8000e8a:	46d6      	mov	lr, sl
 8000e8c:	e77f      	b.n	8000d8e <__udivmoddi4+0x1a6>
 8000e8e:	4463      	add	r3, ip
 8000e90:	3802      	subs	r0, #2
 8000e92:	e74d      	b.n	8000d30 <__udivmoddi4+0x148>
 8000e94:	4606      	mov	r6, r0
 8000e96:	4623      	mov	r3, r4
 8000e98:	4608      	mov	r0, r1
 8000e9a:	e70f      	b.n	8000cbc <__udivmoddi4+0xd4>
 8000e9c:	3e02      	subs	r6, #2
 8000e9e:	4463      	add	r3, ip
 8000ea0:	e730      	b.n	8000d04 <__udivmoddi4+0x11c>
 8000ea2:	bf00      	nop

08000ea4 <__aeabi_idiv0>:
 8000ea4:	4770      	bx	lr
 8000ea6:	bf00      	nop

08000ea8 <bno055_init>:
 *
 *  Return:
 *  > `bool`: `true` if none of the init steps fail, `false` else
 * ---------------------------------------------------------------
 */
error_bno bno055_init(bno055_t* imu) {
 8000ea8:	b590      	push	{r4, r7, lr}
 8000eaa:	b0af      	sub	sp, #188	@ 0xbc
 8000eac:	af2a      	add	r7, sp, #168	@ 0xa8
 8000eae:	6078      	str	r0, [r7, #4]
    u8 id = 0;
 8000eb0:	2300      	movs	r3, #0
 8000eb2:	73bb      	strb	r3, [r7, #14]
    error_bno err;

    imu->addr = (imu->addr << 1);
 8000eb4:	687b      	ldr	r3, [r7, #4]
 8000eb6:	799b      	ldrb	r3, [r3, #6]
 8000eb8:	005b      	lsls	r3, r3, #1
 8000eba:	b2da      	uxtb	r2, r3
 8000ebc:	687b      	ldr	r3, [r7, #4]
 8000ebe:	719a      	strb	r2, [r3, #6]
    err = bno055_read_regs(*imu, BNO_CHIP_ID, &id, 1);
 8000ec0:	687c      	ldr	r4, [r7, #4]
 8000ec2:	2301      	movs	r3, #1
 8000ec4:	9329      	str	r3, [sp, #164]	@ 0xa4
 8000ec6:	f107 030e 	add.w	r3, r7, #14
 8000eca:	9328      	str	r3, [sp, #160]	@ 0xa0
 8000ecc:	2300      	movs	r3, #0
 8000ece:	9327      	str	r3, [sp, #156]	@ 0x9c
 8000ed0:	4668      	mov	r0, sp
 8000ed2:	f104 0310 	add.w	r3, r4, #16
 8000ed6:	229c      	movs	r2, #156	@ 0x9c
 8000ed8:	4619      	mov	r1, r3
 8000eda:	f007 fa32 	bl	8008342 <memcpy>
 8000ede:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8000ee2:	f001 fbb6 	bl	8002652 <bno055_read_regs>
 8000ee6:	4603      	mov	r3, r0
 8000ee8:	73fb      	strb	r3, [r7, #15]
    if (err != BNO_OK) {
 8000eea:	7bfb      	ldrb	r3, [r7, #15]
 8000eec:	2b00      	cmp	r3, #0
 8000eee:	d001      	beq.n	8000ef4 <bno055_init+0x4c>
        return err;
 8000ef0:	7bfb      	ldrb	r3, [r7, #15]
 8000ef2:	e0b6      	b.n	8001062 <bno055_init+0x1ba>
    }
    if (id != BNO_DEF_CHIP_ID) {
 8000ef4:	7bbb      	ldrb	r3, [r7, #14]
 8000ef6:	2ba0      	cmp	r3, #160	@ 0xa0
 8000ef8:	d001      	beq.n	8000efe <bno055_init+0x56>
        return BNO_ERR_WRONG_CHIP_ID;
 8000efa:	2306      	movs	r3, #6
 8000efc:	e0b1      	b.n	8001062 <bno055_init+0x1ba>
    }
    if ((err = bno055_set_opmode(imu, BNO_MODE_CONFIG)) != BNO_OK) {
 8000efe:	2100      	movs	r1, #0
 8000f00:	6878      	ldr	r0, [r7, #4]
 8000f02:	f001 fa74 	bl	80023ee <bno055_set_opmode>
 8000f06:	4603      	mov	r3, r0
 8000f08:	73fb      	strb	r3, [r7, #15]
 8000f0a:	7bfb      	ldrb	r3, [r7, #15]
 8000f0c:	2b00      	cmp	r3, #0
 8000f0e:	d001      	beq.n	8000f14 <bno055_init+0x6c>
        return err;
 8000f10:	7bfb      	ldrb	r3, [r7, #15]
 8000f12:	e0a6      	b.n	8001062 <bno055_init+0x1ba>
    }
    HAL_Delay(2);
 8000f14:	2002      	movs	r0, #2
 8000f16:	f002 fccb 	bl	80038b0 <HAL_Delay>
    bno055_reset(imu);
 8000f1a:	6878      	ldr	r0, [r7, #4]
 8000f1c:	f001 fb53 	bl	80025c6 <bno055_reset>
    HAL_Delay(5000);
 8000f20:	f241 3088 	movw	r0, #5000	@ 0x1388
 8000f24:	f002 fcc4 	bl	80038b0 <HAL_Delay>
    if ((err = bno055_set_pwr_mode(imu, BNO_PWR_NORMAL)) != BNO_OK) {
 8000f28:	2100      	movs	r1, #0
 8000f2a:	6878      	ldr	r0, [r7, #4]
 8000f2c:	f001 faee 	bl	800250c <bno055_set_pwr_mode>
 8000f30:	4603      	mov	r3, r0
 8000f32:	73fb      	strb	r3, [r7, #15]
 8000f34:	7bfb      	ldrb	r3, [r7, #15]
 8000f36:	2b00      	cmp	r3, #0
 8000f38:	d001      	beq.n	8000f3e <bno055_init+0x96>
        return err;
 8000f3a:	7bfb      	ldrb	r3, [r7, #15]
 8000f3c:	e091      	b.n	8001062 <bno055_init+0x1ba>
    }
    HAL_Delay(10);
 8000f3e:	200a      	movs	r0, #10
 8000f40:	f002 fcb6 	bl	80038b0 <HAL_Delay>
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
 8000f44:	2100      	movs	r1, #0
 8000f46:	6878      	ldr	r0, [r7, #4]
 8000f48:	f001 fbe7 	bl	800271a <bno055_set_page>
 8000f4c:	4603      	mov	r3, r0
 8000f4e:	73fb      	strb	r3, [r7, #15]
 8000f50:	7bfb      	ldrb	r3, [r7, #15]
 8000f52:	2b00      	cmp	r3, #0
 8000f54:	d001      	beq.n	8000f5a <bno055_init+0xb2>
        return err;
 8000f56:	7bfb      	ldrb	r3, [r7, #15]
 8000f58:	e083      	b.n	8001062 <bno055_init+0x1ba>
    }
    HAL_Delay(BNO_CONFIG_TIME_DELAY + 5);
 8000f5a:	200c      	movs	r0, #12
 8000f5c:	f002 fca8 	bl	80038b0 <HAL_Delay>
    bno055_on(imu);
 8000f60:	6878      	ldr	r0, [r7, #4]
 8000f62:	f001 fb53 	bl	800260c <bno055_on>
    if ((err = bno055_set_opmode(imu, imu->mode)) != BNO_OK) {
 8000f66:	687b      	ldr	r3, [r7, #4]
 8000f68:	791b      	ldrb	r3, [r3, #4]
 8000f6a:	4619      	mov	r1, r3
 8000f6c:	6878      	ldr	r0, [r7, #4]
 8000f6e:	f001 fa3e 	bl	80023ee <bno055_set_opmode>
 8000f72:	4603      	mov	r3, r0
 8000f74:	73fb      	strb	r3, [r7, #15]
 8000f76:	7bfb      	ldrb	r3, [r7, #15]
 8000f78:	2b00      	cmp	r3, #0
 8000f7a:	d001      	beq.n	8000f80 <bno055_init+0xd8>
        return err;
 8000f7c:	7bfb      	ldrb	r3, [r7, #15]
 8000f7e:	e070      	b.n	8001062 <bno055_init+0x1ba>
    }
    HAL_Delay(BNO_ANY_TIME_DELAY + 5);
 8000f80:	2018      	movs	r0, #24
 8000f82:	f002 fc95 	bl	80038b0 <HAL_Delay>

    imu->temperature = &bno055_temperature;
 8000f86:	687b      	ldr	r3, [r7, #4]
 8000f88:	4a38      	ldr	r2, [pc, #224]	@ (800106c <bno055_init+0x1c4>)
 8000f8a:	625a      	str	r2, [r3, #36]	@ 0x24
    imu->acc_x = &bno055_acc_x;
 8000f8c:	687b      	ldr	r3, [r7, #4]
 8000f8e:	4a38      	ldr	r2, [pc, #224]	@ (8001070 <bno055_init+0x1c8>)
 8000f90:	629a      	str	r2, [r3, #40]	@ 0x28
    imu->acc_y = &bno055_acc_y;
 8000f92:	687b      	ldr	r3, [r7, #4]
 8000f94:	4a37      	ldr	r2, [pc, #220]	@ (8001074 <bno055_init+0x1cc>)
 8000f96:	62da      	str	r2, [r3, #44]	@ 0x2c
    imu->acc_z = &bno055_acc_z;
 8000f98:	687b      	ldr	r3, [r7, #4]
 8000f9a:	4a37      	ldr	r2, [pc, #220]	@ (8001078 <bno055_init+0x1d0>)
 8000f9c:	631a      	str	r2, [r3, #48]	@ 0x30
    imu->acc = &bno055_acc;
 8000f9e:	687b      	ldr	r3, [r7, #4]
 8000fa0:	4a36      	ldr	r2, [pc, #216]	@ (800107c <bno055_init+0x1d4>)
 8000fa2:	635a      	str	r2, [r3, #52]	@ 0x34
    imu->linear_acc_x = &bno055_linear_acc_x;
 8000fa4:	687b      	ldr	r3, [r7, #4]
 8000fa6:	4a36      	ldr	r2, [pc, #216]	@ (8001080 <bno055_init+0x1d8>)
 8000fa8:	639a      	str	r2, [r3, #56]	@ 0x38
    imu->linear_acc_y = &bno055_linear_acc_y;
 8000faa:	687b      	ldr	r3, [r7, #4]
 8000fac:	4a35      	ldr	r2, [pc, #212]	@ (8001084 <bno055_init+0x1dc>)
 8000fae:	63da      	str	r2, [r3, #60]	@ 0x3c
    imu->linear_acc_z = &bno055_linear_acc_z;
 8000fb0:	687b      	ldr	r3, [r7, #4]
 8000fb2:	4a35      	ldr	r2, [pc, #212]	@ (8001088 <bno055_init+0x1e0>)
 8000fb4:	641a      	str	r2, [r3, #64]	@ 0x40
    imu->linear_acc = &bno055_linear_acc;
 8000fb6:	687b      	ldr	r3, [r7, #4]
 8000fb8:	4a34      	ldr	r2, [pc, #208]	@ (800108c <bno055_init+0x1e4>)
 8000fba:	645a      	str	r2, [r3, #68]	@ 0x44
    imu->gyro_x = &bno055_gyro_x;
 8000fbc:	687b      	ldr	r3, [r7, #4]
 8000fbe:	4a34      	ldr	r2, [pc, #208]	@ (8001090 <bno055_init+0x1e8>)
 8000fc0:	649a      	str	r2, [r3, #72]	@ 0x48
    imu->gyro_y = &bno055_gyro_y;
 8000fc2:	687b      	ldr	r3, [r7, #4]
 8000fc4:	4a33      	ldr	r2, [pc, #204]	@ (8001094 <bno055_init+0x1ec>)
 8000fc6:	64da      	str	r2, [r3, #76]	@ 0x4c
    imu->gyro_z = &bno055_gyro_z;
 8000fc8:	687b      	ldr	r3, [r7, #4]
 8000fca:	4a33      	ldr	r2, [pc, #204]	@ (8001098 <bno055_init+0x1f0>)
 8000fcc:	651a      	str	r2, [r3, #80]	@ 0x50
    imu->gyro = &bno055_gyro;
 8000fce:	687b      	ldr	r3, [r7, #4]
 8000fd0:	4a32      	ldr	r2, [pc, #200]	@ (800109c <bno055_init+0x1f4>)
 8000fd2:	655a      	str	r2, [r3, #84]	@ 0x54
    imu->mag_x = &bno055_mag_x;
 8000fd4:	687b      	ldr	r3, [r7, #4]
 8000fd6:	4a32      	ldr	r2, [pc, #200]	@ (80010a0 <bno055_init+0x1f8>)
 8000fd8:	659a      	str	r2, [r3, #88]	@ 0x58
    imu->mag_y = &bno055_mag_y;
 8000fda:	687b      	ldr	r3, [r7, #4]
 8000fdc:	4a31      	ldr	r2, [pc, #196]	@ (80010a4 <bno055_init+0x1fc>)
 8000fde:	65da      	str	r2, [r3, #92]	@ 0x5c
    imu->mag_z = &bno055_mag_z;
 8000fe0:	687b      	ldr	r3, [r7, #4]
 8000fe2:	4a31      	ldr	r2, [pc, #196]	@ (80010a8 <bno055_init+0x200>)
 8000fe4:	661a      	str	r2, [r3, #96]	@ 0x60
    imu->mag = &bno055_mag;
 8000fe6:	687b      	ldr	r3, [r7, #4]
 8000fe8:	4a30      	ldr	r2, [pc, #192]	@ (80010ac <bno055_init+0x204>)
 8000fea:	665a      	str	r2, [r3, #100]	@ 0x64
    imu->gravity_x = &bno055_gravity_x;
 8000fec:	687b      	ldr	r3, [r7, #4]
 8000fee:	4a30      	ldr	r2, [pc, #192]	@ (80010b0 <bno055_init+0x208>)
 8000ff0:	669a      	str	r2, [r3, #104]	@ 0x68
    imu->gravity_y = &bno055_gravity_y;
 8000ff2:	687b      	ldr	r3, [r7, #4]
 8000ff4:	4a2f      	ldr	r2, [pc, #188]	@ (80010b4 <bno055_init+0x20c>)
 8000ff6:	66da      	str	r2, [r3, #108]	@ 0x6c
    imu->gravity_z = &bno055_gravity_z;
 8000ff8:	687b      	ldr	r3, [r7, #4]
 8000ffa:	4a2f      	ldr	r2, [pc, #188]	@ (80010b8 <bno055_init+0x210>)
 8000ffc:	671a      	str	r2, [r3, #112]	@ 0x70
    imu->gravity = &bno055_gravity;
 8000ffe:	687b      	ldr	r3, [r7, #4]
 8001000:	4a2e      	ldr	r2, [pc, #184]	@ (80010bc <bno055_init+0x214>)
 8001002:	675a      	str	r2, [r3, #116]	@ 0x74
    imu->euler_yaw = &bno055_euler_yaw;
 8001004:	687b      	ldr	r3, [r7, #4]
 8001006:	4a2e      	ldr	r2, [pc, #184]	@ (80010c0 <bno055_init+0x218>)
 8001008:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
    imu->euler_roll = &bno055_euler_roll;
 800100c:	687b      	ldr	r3, [r7, #4]
 800100e:	4a2d      	ldr	r2, [pc, #180]	@ (80010c4 <bno055_init+0x21c>)
 8001010:	679a      	str	r2, [r3, #120]	@ 0x78
    imu->euler_pitch = &bno055_euler_pitch;
 8001012:	687b      	ldr	r3, [r7, #4]
 8001014:	4a2c      	ldr	r2, [pc, #176]	@ (80010c8 <bno055_init+0x220>)
 8001016:	67da      	str	r2, [r3, #124]	@ 0x7c
    imu->euler = &bno055_euler;
 8001018:	687b      	ldr	r3, [r7, #4]
 800101a:	4a2c      	ldr	r2, [pc, #176]	@ (80010cc <bno055_init+0x224>)
 800101c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    imu->quaternion_w = &bno055_quaternion_w;
 8001020:	687b      	ldr	r3, [r7, #4]
 8001022:	4a2b      	ldr	r2, [pc, #172]	@ (80010d0 <bno055_init+0x228>)
 8001024:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
    imu->quaternion_x = &bno055_quaternion_x;
 8001028:	687b      	ldr	r3, [r7, #4]
 800102a:	4a2a      	ldr	r2, [pc, #168]	@ (80010d4 <bno055_init+0x22c>)
 800102c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
    imu->quaternion_y = &bno055_quaternion_y;
 8001030:	687b      	ldr	r3, [r7, #4]
 8001032:	4a29      	ldr	r2, [pc, #164]	@ (80010d8 <bno055_init+0x230>)
 8001034:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    imu->quaternion_z = &bno055_quaternion_z;
 8001038:	687b      	ldr	r3, [r7, #4]
 800103a:	4a28      	ldr	r2, [pc, #160]	@ (80010dc <bno055_init+0x234>)
 800103c:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
    imu->quaternion = &bno055_quaternion;
 8001040:	687b      	ldr	r3, [r7, #4]
 8001042:	4a27      	ldr	r2, [pc, #156]	@ (80010e0 <bno055_init+0x238>)
 8001044:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98

    imu->acc_config = &bno055_acc_conf;
 8001048:	687b      	ldr	r3, [r7, #4]
 800104a:	4a26      	ldr	r2, [pc, #152]	@ (80010e4 <bno055_init+0x23c>)
 800104c:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
    imu->gyr_config = &bno055_gyr_conf;
 8001050:	687b      	ldr	r3, [r7, #4]
 8001052:	4a25      	ldr	r2, [pc, #148]	@ (80010e8 <bno055_init+0x240>)
 8001054:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
    imu->mag_config = &bno055_mag_conf;
 8001058:	687b      	ldr	r3, [r7, #4]
 800105a:	4a24      	ldr	r2, [pc, #144]	@ (80010ec <bno055_init+0x244>)
 800105c:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
    return BNO_OK;
 8001060:	2300      	movs	r3, #0
}
 8001062:	4618      	mov	r0, r3
 8001064:	3714      	adds	r7, #20
 8001066:	46bd      	mov	sp, r7
 8001068:	bd90      	pop	{r4, r7, pc}
 800106a:	bf00      	nop
 800106c:	080010f1 	.word	0x080010f1
 8001070:	08001159 	.word	0x08001159
 8001074:	080011d9 	.word	0x080011d9
 8001078:	08001259 	.word	0x08001259
 800107c:	080012d9 	.word	0x080012d9
 8001080:	080013a5 	.word	0x080013a5
 8001084:	08001425 	.word	0x08001425
 8001088:	080014a5 	.word	0x080014a5
 800108c:	08001525 	.word	0x08001525
 8001090:	080015f1 	.word	0x080015f1
 8001094:	08001671 	.word	0x08001671
 8001098:	080016f1 	.word	0x080016f1
 800109c:	08001771 	.word	0x08001771
 80010a0:	0800183d 	.word	0x0800183d
 80010a4:	080018a9 	.word	0x080018a9
 80010a8:	08001915 	.word	0x08001915
 80010ac:	08001981 	.word	0x08001981
 80010b0:	08001a35 	.word	0x08001a35
 80010b4:	08001ab9 	.word	0x08001ab9
 80010b8:	08001b3d 	.word	0x08001b3d
 80010bc:	08001bc1 	.word	0x08001bc1
 80010c0:	08001c8d 	.word	0x08001c8d
 80010c4:	08001d11 	.word	0x08001d11
 80010c8:	08001d95 	.word	0x08001d95
 80010cc:	08001e19 	.word	0x08001e19
 80010d0:	08001ee5 	.word	0x08001ee5
 80010d4:	08001f55 	.word	0x08001f55
 80010d8:	08001fc5 	.word	0x08001fc5
 80010dc:	08002035 	.word	0x08002035
 80010e0:	080020a5 	.word	0x080020a5
 80010e4:	08002181 	.word	0x08002181
 80010e8:	08002251 	.word	0x08002251
 80010ec:	0800231f 	.word	0x0800231f

080010f0 <bno055_temperature>:
 *
 * Return:
 *     > `error_bno`: `BNO_OK` on success, `BNO_ERR_X` else.
 * ----------------------------------------------------------------------
 */
error_bno bno055_temperature(bno055_t* imu, s8* buf) {
 80010f0:	b590      	push	{r4, r7, lr}
 80010f2:	b0af      	sub	sp, #188	@ 0xbc
 80010f4:	af2a      	add	r7, sp, #168	@ 0xa8
 80010f6:	6078      	str	r0, [r7, #4]
 80010f8:	6039      	str	r1, [r7, #0]
#ifdef BNO_AUTO_PAGE_SET
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
        return err;
    }
#endif  // BNO_AUTO_PAGE_SET
    u8 data = 0;
 80010fa:	2300      	movs	r3, #0
 80010fc:	73bb      	strb	r3, [r7, #14]
    if ((err = bno055_read_regs(*imu, BNO_TEMP, &data, 1)) != BNO_OK) {
 80010fe:	687c      	ldr	r4, [r7, #4]
 8001100:	2301      	movs	r3, #1
 8001102:	9329      	str	r3, [sp, #164]	@ 0xa4
 8001104:	f107 030e 	add.w	r3, r7, #14
 8001108:	9328      	str	r3, [sp, #160]	@ 0xa0
 800110a:	2334      	movs	r3, #52	@ 0x34
 800110c:	9327      	str	r3, [sp, #156]	@ 0x9c
 800110e:	4668      	mov	r0, sp
 8001110:	f104 0310 	add.w	r3, r4, #16
 8001114:	229c      	movs	r2, #156	@ 0x9c
 8001116:	4619      	mov	r1, r3
 8001118:	f007 f913 	bl	8008342 <memcpy>
 800111c:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8001120:	f001 fa97 	bl	8002652 <bno055_read_regs>
 8001124:	4603      	mov	r3, r0
 8001126:	73fb      	strb	r3, [r7, #15]
 8001128:	7bfb      	ldrb	r3, [r7, #15]
 800112a:	2b00      	cmp	r3, #0
 800112c:	d001      	beq.n	8001132 <bno055_temperature+0x42>
        return err;
 800112e:	7bfb      	ldrb	r3, [r7, #15]
 8001130:	e00d      	b.n	800114e <bno055_temperature+0x5e>
    }
    *buf = (imu->_temp_unit) ? data * 2 : data;
 8001132:	687b      	ldr	r3, [r7, #4]
 8001134:	7bdb      	ldrb	r3, [r3, #15]
 8001136:	2b00      	cmp	r3, #0
 8001138:	d004      	beq.n	8001144 <bno055_temperature+0x54>
 800113a:	7bbb      	ldrb	r3, [r7, #14]
 800113c:	005b      	lsls	r3, r3, #1
 800113e:	b2db      	uxtb	r3, r3
 8001140:	b25b      	sxtb	r3, r3
 8001142:	e001      	b.n	8001148 <bno055_temperature+0x58>
 8001144:	7bbb      	ldrb	r3, [r7, #14]
 8001146:	b25b      	sxtb	r3, r3
 8001148:	683a      	ldr	r2, [r7, #0]
 800114a:	7013      	strb	r3, [r2, #0]
    return BNO_OK;
 800114c:	2300      	movs	r3, #0
}
 800114e:	4618      	mov	r0, r3
 8001150:	3714      	adds	r7, #20
 8001152:	46bd      	mov	sp, r7
 8001154:	bd90      	pop	{r4, r7, pc}
	...

08001158 <bno055_acc_x>:
 *
 * Return:
 *     > `error_bno`: `BNO_OK` on success, errorcode else.
 * ----------------------------------------------------------------------
 */
error_bno bno055_acc_x(bno055_t* imu, f32* buf) {
 8001158:	b590      	push	{r4, r7, lr}
 800115a:	b0af      	sub	sp, #188	@ 0xbc
 800115c:	af2a      	add	r7, sp, #168	@ 0xa8
 800115e:	6078      	str	r0, [r7, #4]
 8001160:	6039      	str	r1, [r7, #0]
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
        return err;
    }
#endif  // BNO_AUTO_PAGE_SET
    u8 data[2];
    if ((err = bno055_read_regs(*imu, BNO_ACC_DATA_X_LSB, data, 2)) != BNO_OK) {
 8001162:	687c      	ldr	r4, [r7, #4]
 8001164:	2302      	movs	r3, #2
 8001166:	9329      	str	r3, [sp, #164]	@ 0xa4
 8001168:	f107 030c 	add.w	r3, r7, #12
 800116c:	9328      	str	r3, [sp, #160]	@ 0xa0
 800116e:	2308      	movs	r3, #8
 8001170:	9327      	str	r3, [sp, #156]	@ 0x9c
 8001172:	4668      	mov	r0, sp
 8001174:	f104 0310 	add.w	r3, r4, #16
 8001178:	229c      	movs	r2, #156	@ 0x9c
 800117a:	4619      	mov	r1, r3
 800117c:	f007 f8e1 	bl	8008342 <memcpy>
 8001180:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8001184:	f001 fa65 	bl	8002652 <bno055_read_regs>
 8001188:	4603      	mov	r3, r0
 800118a:	73fb      	strb	r3, [r7, #15]
 800118c:	7bfb      	ldrb	r3, [r7, #15]
 800118e:	2b00      	cmp	r3, #0
 8001190:	d001      	beq.n	8001196 <bno055_acc_x+0x3e>
        return err;
 8001192:	7bfb      	ldrb	r3, [r7, #15]
 8001194:	e019      	b.n	80011ca <bno055_acc_x+0x72>
    }

    *buf = (s16)((data[1] << 8) | data[0]) /
 8001196:	7b7b      	ldrb	r3, [r7, #13]
 8001198:	021b      	lsls	r3, r3, #8
 800119a:	b21a      	sxth	r2, r3
 800119c:	7b3b      	ldrb	r3, [r7, #12]
 800119e:	b21b      	sxth	r3, r3
 80011a0:	4313      	orrs	r3, r2
 80011a2:	b21b      	sxth	r3, r3
 80011a4:	ee07 3a90 	vmov	s15, r3
 80011a8:	eef8 6ae7 	vcvt.f32.s32	s13, s15
           ((imu->_acc_unit == BNO_ACC_UNITSEL_M_S2) ? BNO_ACC_SCALE_M_2
 80011ac:	687b      	ldr	r3, [r7, #4]
 80011ae:	7b9b      	ldrb	r3, [r3, #14]
                                                     : BNO_ACC_SCALE_MG);
 80011b0:	2b00      	cmp	r3, #0
 80011b2:	d102      	bne.n	80011ba <bno055_acc_x+0x62>
 80011b4:	ed9f 7a07 	vldr	s14, [pc, #28]	@ 80011d4 <bno055_acc_x+0x7c>
 80011b8:	e001      	b.n	80011be <bno055_acc_x+0x66>
 80011ba:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
    *buf = (s16)((data[1] << 8) | data[0]) /
 80011be:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80011c2:	683b      	ldr	r3, [r7, #0]
 80011c4:	edc3 7a00 	vstr	s15, [r3]
    return BNO_OK;
 80011c8:	2300      	movs	r3, #0
};
 80011ca:	4618      	mov	r0, r3
 80011cc:	3714      	adds	r7, #20
 80011ce:	46bd      	mov	sp, r7
 80011d0:	bd90      	pop	{r4, r7, pc}
 80011d2:	bf00      	nop
 80011d4:	42c80000 	.word	0x42c80000

080011d8 <bno055_acc_y>:
 *
 * Return:
 *     > `error_bno`: `BNO_OK` on success, errorcode else.
 * ----------------------------------------------------------------------
 */
error_bno bno055_acc_y(bno055_t* imu, f32* buf) {
 80011d8:	b590      	push	{r4, r7, lr}
 80011da:	b0af      	sub	sp, #188	@ 0xbc
 80011dc:	af2a      	add	r7, sp, #168	@ 0xa8
 80011de:	6078      	str	r0, [r7, #4]
 80011e0:	6039      	str	r1, [r7, #0]
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
        return err;
    }
#endif  // BNO_AUTO_PAGE_SET
    u8 data[2];
    if ((err = bno055_read_regs(*imu, BNO_ACC_DATA_Y_LSB, data, 2)) != BNO_OK) {
 80011e2:	687c      	ldr	r4, [r7, #4]
 80011e4:	2302      	movs	r3, #2
 80011e6:	9329      	str	r3, [sp, #164]	@ 0xa4
 80011e8:	f107 030c 	add.w	r3, r7, #12
 80011ec:	9328      	str	r3, [sp, #160]	@ 0xa0
 80011ee:	230a      	movs	r3, #10
 80011f0:	9327      	str	r3, [sp, #156]	@ 0x9c
 80011f2:	4668      	mov	r0, sp
 80011f4:	f104 0310 	add.w	r3, r4, #16
 80011f8:	229c      	movs	r2, #156	@ 0x9c
 80011fa:	4619      	mov	r1, r3
 80011fc:	f007 f8a1 	bl	8008342 <memcpy>
 8001200:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8001204:	f001 fa25 	bl	8002652 <bno055_read_regs>
 8001208:	4603      	mov	r3, r0
 800120a:	73fb      	strb	r3, [r7, #15]
 800120c:	7bfb      	ldrb	r3, [r7, #15]
 800120e:	2b00      	cmp	r3, #0
 8001210:	d001      	beq.n	8001216 <bno055_acc_y+0x3e>
        return err;
 8001212:	7bfb      	ldrb	r3, [r7, #15]
 8001214:	e019      	b.n	800124a <bno055_acc_y+0x72>
    }

    *buf = (s16)((data[1] << 8) | data[0]) /
 8001216:	7b7b      	ldrb	r3, [r7, #13]
 8001218:	021b      	lsls	r3, r3, #8
 800121a:	b21a      	sxth	r2, r3
 800121c:	7b3b      	ldrb	r3, [r7, #12]
 800121e:	b21b      	sxth	r3, r3
 8001220:	4313      	orrs	r3, r2
 8001222:	b21b      	sxth	r3, r3
 8001224:	ee07 3a90 	vmov	s15, r3
 8001228:	eef8 6ae7 	vcvt.f32.s32	s13, s15
           ((imu->_acc_unit == BNO_ACC_UNITSEL_M_S2) ? BNO_ACC_SCALE_M_2
 800122c:	687b      	ldr	r3, [r7, #4]
 800122e:	7b9b      	ldrb	r3, [r3, #14]
                                                     : BNO_ACC_SCALE_MG);
 8001230:	2b00      	cmp	r3, #0
 8001232:	d102      	bne.n	800123a <bno055_acc_y+0x62>
 8001234:	ed9f 7a07 	vldr	s14, [pc, #28]	@ 8001254 <bno055_acc_y+0x7c>
 8001238:	e001      	b.n	800123e <bno055_acc_y+0x66>
 800123a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
    *buf = (s16)((data[1] << 8) | data[0]) /
 800123e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001242:	683b      	ldr	r3, [r7, #0]
 8001244:	edc3 7a00 	vstr	s15, [r3]
    return BNO_OK;
 8001248:	2300      	movs	r3, #0
};
 800124a:	4618      	mov	r0, r3
 800124c:	3714      	adds	r7, #20
 800124e:	46bd      	mov	sp, r7
 8001250:	bd90      	pop	{r4, r7, pc}
 8001252:	bf00      	nop
 8001254:	42c80000 	.word	0x42c80000

08001258 <bno055_acc_z>:
 *
 * Return:
 *     > `error_bno`: `BNO_OK` on success, errorcode else.
 * ----------------------------------------------------------------------
 */
error_bno bno055_acc_z(bno055_t* imu, f32* buf) {
 8001258:	b590      	push	{r4, r7, lr}
 800125a:	b0af      	sub	sp, #188	@ 0xbc
 800125c:	af2a      	add	r7, sp, #168	@ 0xa8
 800125e:	6078      	str	r0, [r7, #4]
 8001260:	6039      	str	r1, [r7, #0]
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
        return err;
    }
#endif  // BNO_AUTO_PAGE_SET
    u8 data[2];
    if ((err = bno055_read_regs(*imu, BNO_ACC_DATA_Z_LSB, data, 2)) != BNO_OK) {
 8001262:	687c      	ldr	r4, [r7, #4]
 8001264:	2302      	movs	r3, #2
 8001266:	9329      	str	r3, [sp, #164]	@ 0xa4
 8001268:	f107 030c 	add.w	r3, r7, #12
 800126c:	9328      	str	r3, [sp, #160]	@ 0xa0
 800126e:	230c      	movs	r3, #12
 8001270:	9327      	str	r3, [sp, #156]	@ 0x9c
 8001272:	4668      	mov	r0, sp
 8001274:	f104 0310 	add.w	r3, r4, #16
 8001278:	229c      	movs	r2, #156	@ 0x9c
 800127a:	4619      	mov	r1, r3
 800127c:	f007 f861 	bl	8008342 <memcpy>
 8001280:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8001284:	f001 f9e5 	bl	8002652 <bno055_read_regs>
 8001288:	4603      	mov	r3, r0
 800128a:	73fb      	strb	r3, [r7, #15]
 800128c:	7bfb      	ldrb	r3, [r7, #15]
 800128e:	2b00      	cmp	r3, #0
 8001290:	d001      	beq.n	8001296 <bno055_acc_z+0x3e>
        return err;
 8001292:	7bfb      	ldrb	r3, [r7, #15]
 8001294:	e019      	b.n	80012ca <bno055_acc_z+0x72>
    }

    *buf = (s16)((data[1] << 8) | data[0]) /
 8001296:	7b7b      	ldrb	r3, [r7, #13]
 8001298:	021b      	lsls	r3, r3, #8
 800129a:	b21a      	sxth	r2, r3
 800129c:	7b3b      	ldrb	r3, [r7, #12]
 800129e:	b21b      	sxth	r3, r3
 80012a0:	4313      	orrs	r3, r2
 80012a2:	b21b      	sxth	r3, r3
 80012a4:	ee07 3a90 	vmov	s15, r3
 80012a8:	eef8 6ae7 	vcvt.f32.s32	s13, s15
           ((imu->_acc_unit == BNO_ACC_UNITSEL_M_S2) ? BNO_ACC_SCALE_M_2
 80012ac:	687b      	ldr	r3, [r7, #4]
 80012ae:	7b9b      	ldrb	r3, [r3, #14]
                                                     : BNO_ACC_SCALE_MG);
 80012b0:	2b00      	cmp	r3, #0
 80012b2:	d102      	bne.n	80012ba <bno055_acc_z+0x62>
 80012b4:	ed9f 7a07 	vldr	s14, [pc, #28]	@ 80012d4 <bno055_acc_z+0x7c>
 80012b8:	e001      	b.n	80012be <bno055_acc_z+0x66>
 80012ba:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
    *buf = (s16)((data[1] << 8) | data[0]) /
 80012be:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80012c2:	683b      	ldr	r3, [r7, #0]
 80012c4:	edc3 7a00 	vstr	s15, [r3]
    return BNO_OK;
 80012c8:	2300      	movs	r3, #0
};
 80012ca:	4618      	mov	r0, r3
 80012cc:	3714      	adds	r7, #20
 80012ce:	46bd      	mov	sp, r7
 80012d0:	bd90      	pop	{r4, r7, pc}
 80012d2:	bf00      	nop
 80012d4:	42c80000 	.word	0x42c80000

080012d8 <bno055_acc>:
 *
 * Return:
 *     > `error_bno`: `BNO_OK` on success, errorcode else.
 * ----------------------------------------------------------------------
 */
error_bno bno055_acc(bno055_t* imu, bno055_vec3_t* xyz) {
 80012d8:	b590      	push	{r4, r7, lr}
 80012da:	b0b1      	sub	sp, #196	@ 0xc4
 80012dc:	af2a      	add	r7, sp, #168	@ 0xa8
 80012de:	6078      	str	r0, [r7, #4]
 80012e0:	6039      	str	r1, [r7, #0]
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
        return err;
    }
#endif  // BNO_AUTO_PAGE_SET
    u8 data[6];
    if ((err = bno055_read_regs(*imu, BNO_ACC_DATA_X_LSB, data, 6)) != BNO_OK) {
 80012e2:	687c      	ldr	r4, [r7, #4]
 80012e4:	2306      	movs	r3, #6
 80012e6:	9329      	str	r3, [sp, #164]	@ 0xa4
 80012e8:	f107 0308 	add.w	r3, r7, #8
 80012ec:	9328      	str	r3, [sp, #160]	@ 0xa0
 80012ee:	2308      	movs	r3, #8
 80012f0:	9327      	str	r3, [sp, #156]	@ 0x9c
 80012f2:	4668      	mov	r0, sp
 80012f4:	f104 0310 	add.w	r3, r4, #16
 80012f8:	229c      	movs	r2, #156	@ 0x9c
 80012fa:	4619      	mov	r1, r3
 80012fc:	f007 f821 	bl	8008342 <memcpy>
 8001300:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8001304:	f001 f9a5 	bl	8002652 <bno055_read_regs>
 8001308:	4603      	mov	r3, r0
 800130a:	75fb      	strb	r3, [r7, #23]
 800130c:	7dfb      	ldrb	r3, [r7, #23]
 800130e:	2b00      	cmp	r3, #0
 8001310:	d001      	beq.n	8001316 <bno055_acc+0x3e>
        return err;
 8001312:	7dfb      	ldrb	r3, [r7, #23]
 8001314:	e03f      	b.n	8001396 <bno055_acc+0xbe>
    }
    float scale = (imu->_acc_unit == BNO_ACC_UNITSEL_M_S2) ? BNO_ACC_SCALE_M_2
 8001316:	687b      	ldr	r3, [r7, #4]
 8001318:	7b9b      	ldrb	r3, [r3, #14]
                                                           : BNO_ACC_SCALE_MG;
 800131a:	2b00      	cmp	r3, #0
 800131c:	d101      	bne.n	8001322 <bno055_acc+0x4a>
 800131e:	4b20      	ldr	r3, [pc, #128]	@ (80013a0 <bno055_acc+0xc8>)
 8001320:	e001      	b.n	8001326 <bno055_acc+0x4e>
 8001322:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
    float scale = (imu->_acc_unit == BNO_ACC_UNITSEL_M_S2) ? BNO_ACC_SCALE_M_2
 8001326:	613b      	str	r3, [r7, #16]
    xyz->x = (s16)((data[1] << 8) | data[0]) / scale;
 8001328:	7a7b      	ldrb	r3, [r7, #9]
 800132a:	021b      	lsls	r3, r3, #8
 800132c:	b21a      	sxth	r2, r3
 800132e:	7a3b      	ldrb	r3, [r7, #8]
 8001330:	b21b      	sxth	r3, r3
 8001332:	4313      	orrs	r3, r2
 8001334:	b21b      	sxth	r3, r3
 8001336:	ee07 3a90 	vmov	s15, r3
 800133a:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 800133e:	ed97 7a04 	vldr	s14, [r7, #16]
 8001342:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001346:	683b      	ldr	r3, [r7, #0]
 8001348:	edc3 7a00 	vstr	s15, [r3]
    xyz->y = (s16)((data[3] << 8) | data[2]) / scale;
 800134c:	7afb      	ldrb	r3, [r7, #11]
 800134e:	021b      	lsls	r3, r3, #8
 8001350:	b21a      	sxth	r2, r3
 8001352:	7abb      	ldrb	r3, [r7, #10]
 8001354:	b21b      	sxth	r3, r3
 8001356:	4313      	orrs	r3, r2
 8001358:	b21b      	sxth	r3, r3
 800135a:	ee07 3a90 	vmov	s15, r3
 800135e:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8001362:	ed97 7a04 	vldr	s14, [r7, #16]
 8001366:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800136a:	683b      	ldr	r3, [r7, #0]
 800136c:	edc3 7a01 	vstr	s15, [r3, #4]
    xyz->z = (s16)((data[5] << 8) | data[4]) / scale;
 8001370:	7b7b      	ldrb	r3, [r7, #13]
 8001372:	021b      	lsls	r3, r3, #8
 8001374:	b21a      	sxth	r2, r3
 8001376:	7b3b      	ldrb	r3, [r7, #12]
 8001378:	b21b      	sxth	r3, r3
 800137a:	4313      	orrs	r3, r2
 800137c:	b21b      	sxth	r3, r3
 800137e:	ee07 3a90 	vmov	s15, r3
 8001382:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8001386:	ed97 7a04 	vldr	s14, [r7, #16]
 800138a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800138e:	683b      	ldr	r3, [r7, #0]
 8001390:	edc3 7a02 	vstr	s15, [r3, #8]

    return BNO_OK;
 8001394:	2300      	movs	r3, #0
};
 8001396:	4618      	mov	r0, r3
 8001398:	371c      	adds	r7, #28
 800139a:	46bd      	mov	sp, r7
 800139c:	bd90      	pop	{r4, r7, pc}
 800139e:	bf00      	nop
 80013a0:	42c80000 	.word	0x42c80000

080013a4 <bno055_linear_acc_x>:
 *
 * Return:
 *     > `error_bno`: `BNO_OK` on success, errorcode else.
 * ----------------------------------------------------------------------
 */
error_bno bno055_linear_acc_x(bno055_t* imu, f32* buf) {
 80013a4:	b590      	push	{r4, r7, lr}
 80013a6:	b0af      	sub	sp, #188	@ 0xbc
 80013a8:	af2a      	add	r7, sp, #168	@ 0xa8
 80013aa:	6078      	str	r0, [r7, #4]
 80013ac:	6039      	str	r1, [r7, #0]
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
        return err;
    }
#endif  // BNO_AUTO_PAGE_SET
    u8 data[2];
    if ((err = bno055_read_regs(*imu, BNO_LIA_DATA_X_LSB, data, 2)) != BNO_OK) {
 80013ae:	687c      	ldr	r4, [r7, #4]
 80013b0:	2302      	movs	r3, #2
 80013b2:	9329      	str	r3, [sp, #164]	@ 0xa4
 80013b4:	f107 030c 	add.w	r3, r7, #12
 80013b8:	9328      	str	r3, [sp, #160]	@ 0xa0
 80013ba:	2328      	movs	r3, #40	@ 0x28
 80013bc:	9327      	str	r3, [sp, #156]	@ 0x9c
 80013be:	4668      	mov	r0, sp
 80013c0:	f104 0310 	add.w	r3, r4, #16
 80013c4:	229c      	movs	r2, #156	@ 0x9c
 80013c6:	4619      	mov	r1, r3
 80013c8:	f006 ffbb 	bl	8008342 <memcpy>
 80013cc:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 80013d0:	f001 f93f 	bl	8002652 <bno055_read_regs>
 80013d4:	4603      	mov	r3, r0
 80013d6:	73fb      	strb	r3, [r7, #15]
 80013d8:	7bfb      	ldrb	r3, [r7, #15]
 80013da:	2b00      	cmp	r3, #0
 80013dc:	d001      	beq.n	80013e2 <bno055_linear_acc_x+0x3e>
        return err;
 80013de:	7bfb      	ldrb	r3, [r7, #15]
 80013e0:	e019      	b.n	8001416 <bno055_linear_acc_x+0x72>
    }

    *buf = (s16)((data[1] << 8) | data[0]) /
 80013e2:	7b7b      	ldrb	r3, [r7, #13]
 80013e4:	021b      	lsls	r3, r3, #8
 80013e6:	b21a      	sxth	r2, r3
 80013e8:	7b3b      	ldrb	r3, [r7, #12]
 80013ea:	b21b      	sxth	r3, r3
 80013ec:	4313      	orrs	r3, r2
 80013ee:	b21b      	sxth	r3, r3
 80013f0:	ee07 3a90 	vmov	s15, r3
 80013f4:	eef8 6ae7 	vcvt.f32.s32	s13, s15
           ((imu->_acc_unit == BNO_ACC_UNITSEL_M_S2) ? BNO_ACC_SCALE_M_2
 80013f8:	687b      	ldr	r3, [r7, #4]
 80013fa:	7b9b      	ldrb	r3, [r3, #14]
                                                     : BNO_ACC_SCALE_MG);
 80013fc:	2b00      	cmp	r3, #0
 80013fe:	d102      	bne.n	8001406 <bno055_linear_acc_x+0x62>
 8001400:	ed9f 7a07 	vldr	s14, [pc, #28]	@ 8001420 <bno055_linear_acc_x+0x7c>
 8001404:	e001      	b.n	800140a <bno055_linear_acc_x+0x66>
 8001406:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
    *buf = (s16)((data[1] << 8) | data[0]) /
 800140a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800140e:	683b      	ldr	r3, [r7, #0]
 8001410:	edc3 7a00 	vstr	s15, [r3]
    return BNO_OK;
 8001414:	2300      	movs	r3, #0
};
 8001416:	4618      	mov	r0, r3
 8001418:	3714      	adds	r7, #20
 800141a:	46bd      	mov	sp, r7
 800141c:	bd90      	pop	{r4, r7, pc}
 800141e:	bf00      	nop
 8001420:	42c80000 	.word	0x42c80000

08001424 <bno055_linear_acc_y>:
 *
 * Return:
 *     > `error_bno`: `BNO_OK` on success, errorcode else.
 * ----------------------------------------------------------------------
 */
error_bno bno055_linear_acc_y(bno055_t* imu, f32* buf) {
 8001424:	b590      	push	{r4, r7, lr}
 8001426:	b0af      	sub	sp, #188	@ 0xbc
 8001428:	af2a      	add	r7, sp, #168	@ 0xa8
 800142a:	6078      	str	r0, [r7, #4]
 800142c:	6039      	str	r1, [r7, #0]
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
        return err;
    }
#endif  // BNO_AUTO_PAGE_SET
    u8 data[2];
    if ((err = bno055_read_regs(*imu, BNO_LIA_DATA_Y_LSB, data, 2)) != BNO_OK) {
 800142e:	687c      	ldr	r4, [r7, #4]
 8001430:	2302      	movs	r3, #2
 8001432:	9329      	str	r3, [sp, #164]	@ 0xa4
 8001434:	f107 030c 	add.w	r3, r7, #12
 8001438:	9328      	str	r3, [sp, #160]	@ 0xa0
 800143a:	232a      	movs	r3, #42	@ 0x2a
 800143c:	9327      	str	r3, [sp, #156]	@ 0x9c
 800143e:	4668      	mov	r0, sp
 8001440:	f104 0310 	add.w	r3, r4, #16
 8001444:	229c      	movs	r2, #156	@ 0x9c
 8001446:	4619      	mov	r1, r3
 8001448:	f006 ff7b 	bl	8008342 <memcpy>
 800144c:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8001450:	f001 f8ff 	bl	8002652 <bno055_read_regs>
 8001454:	4603      	mov	r3, r0
 8001456:	73fb      	strb	r3, [r7, #15]
 8001458:	7bfb      	ldrb	r3, [r7, #15]
 800145a:	2b00      	cmp	r3, #0
 800145c:	d001      	beq.n	8001462 <bno055_linear_acc_y+0x3e>
        return err;
 800145e:	7bfb      	ldrb	r3, [r7, #15]
 8001460:	e019      	b.n	8001496 <bno055_linear_acc_y+0x72>
    }

    *buf = (s16)((data[1] << 8) | data[0]) /
 8001462:	7b7b      	ldrb	r3, [r7, #13]
 8001464:	021b      	lsls	r3, r3, #8
 8001466:	b21a      	sxth	r2, r3
 8001468:	7b3b      	ldrb	r3, [r7, #12]
 800146a:	b21b      	sxth	r3, r3
 800146c:	4313      	orrs	r3, r2
 800146e:	b21b      	sxth	r3, r3
 8001470:	ee07 3a90 	vmov	s15, r3
 8001474:	eef8 6ae7 	vcvt.f32.s32	s13, s15
           ((imu->_acc_unit == BNO_ACC_UNITSEL_M_S2) ? BNO_ACC_SCALE_M_2
 8001478:	687b      	ldr	r3, [r7, #4]
 800147a:	7b9b      	ldrb	r3, [r3, #14]
                                                     : BNO_ACC_SCALE_MG);
 800147c:	2b00      	cmp	r3, #0
 800147e:	d102      	bne.n	8001486 <bno055_linear_acc_y+0x62>
 8001480:	ed9f 7a07 	vldr	s14, [pc, #28]	@ 80014a0 <bno055_linear_acc_y+0x7c>
 8001484:	e001      	b.n	800148a <bno055_linear_acc_y+0x66>
 8001486:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
    *buf = (s16)((data[1] << 8) | data[0]) /
 800148a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800148e:	683b      	ldr	r3, [r7, #0]
 8001490:	edc3 7a00 	vstr	s15, [r3]
    return BNO_OK;
 8001494:	2300      	movs	r3, #0
};
 8001496:	4618      	mov	r0, r3
 8001498:	3714      	adds	r7, #20
 800149a:	46bd      	mov	sp, r7
 800149c:	bd90      	pop	{r4, r7, pc}
 800149e:	bf00      	nop
 80014a0:	42c80000 	.word	0x42c80000

080014a4 <bno055_linear_acc_z>:
 *
 * Return:
 *     > `error_bno`: `BNO_OK` on success, errorcode else.
 * ----------------------------------------------------------------------
 */
error_bno bno055_linear_acc_z(bno055_t* imu, f32* buf) {
 80014a4:	b590      	push	{r4, r7, lr}
 80014a6:	b0af      	sub	sp, #188	@ 0xbc
 80014a8:	af2a      	add	r7, sp, #168	@ 0xa8
 80014aa:	6078      	str	r0, [r7, #4]
 80014ac:	6039      	str	r1, [r7, #0]
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
        return err;
    }
#endif  // BNO_AUTO_PAGE_SET
    u8 data[2];
    if ((err = bno055_read_regs(*imu, BNO_LIA_DATA_Z_LSB, data, 2)) != BNO_OK) {
 80014ae:	687c      	ldr	r4, [r7, #4]
 80014b0:	2302      	movs	r3, #2
 80014b2:	9329      	str	r3, [sp, #164]	@ 0xa4
 80014b4:	f107 030c 	add.w	r3, r7, #12
 80014b8:	9328      	str	r3, [sp, #160]	@ 0xa0
 80014ba:	232c      	movs	r3, #44	@ 0x2c
 80014bc:	9327      	str	r3, [sp, #156]	@ 0x9c
 80014be:	4668      	mov	r0, sp
 80014c0:	f104 0310 	add.w	r3, r4, #16
 80014c4:	229c      	movs	r2, #156	@ 0x9c
 80014c6:	4619      	mov	r1, r3
 80014c8:	f006 ff3b 	bl	8008342 <memcpy>
 80014cc:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 80014d0:	f001 f8bf 	bl	8002652 <bno055_read_regs>
 80014d4:	4603      	mov	r3, r0
 80014d6:	73fb      	strb	r3, [r7, #15]
 80014d8:	7bfb      	ldrb	r3, [r7, #15]
 80014da:	2b00      	cmp	r3, #0
 80014dc:	d001      	beq.n	80014e2 <bno055_linear_acc_z+0x3e>
        return err;
 80014de:	7bfb      	ldrb	r3, [r7, #15]
 80014e0:	e019      	b.n	8001516 <bno055_linear_acc_z+0x72>
    }

    *buf = (s16)((data[1] << 8) | data[0]) /
 80014e2:	7b7b      	ldrb	r3, [r7, #13]
 80014e4:	021b      	lsls	r3, r3, #8
 80014e6:	b21a      	sxth	r2, r3
 80014e8:	7b3b      	ldrb	r3, [r7, #12]
 80014ea:	b21b      	sxth	r3, r3
 80014ec:	4313      	orrs	r3, r2
 80014ee:	b21b      	sxth	r3, r3
 80014f0:	ee07 3a90 	vmov	s15, r3
 80014f4:	eef8 6ae7 	vcvt.f32.s32	s13, s15
           ((imu->_acc_unit == BNO_ACC_UNITSEL_M_S2) ? BNO_ACC_SCALE_M_2
 80014f8:	687b      	ldr	r3, [r7, #4]
 80014fa:	7b9b      	ldrb	r3, [r3, #14]
                                                     : BNO_ACC_SCALE_MG);
 80014fc:	2b00      	cmp	r3, #0
 80014fe:	d102      	bne.n	8001506 <bno055_linear_acc_z+0x62>
 8001500:	ed9f 7a07 	vldr	s14, [pc, #28]	@ 8001520 <bno055_linear_acc_z+0x7c>
 8001504:	e001      	b.n	800150a <bno055_linear_acc_z+0x66>
 8001506:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
    *buf = (s16)((data[1] << 8) | data[0]) /
 800150a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800150e:	683b      	ldr	r3, [r7, #0]
 8001510:	edc3 7a00 	vstr	s15, [r3]
    return BNO_OK;
 8001514:	2300      	movs	r3, #0
};
 8001516:	4618      	mov	r0, r3
 8001518:	3714      	adds	r7, #20
 800151a:	46bd      	mov	sp, r7
 800151c:	bd90      	pop	{r4, r7, pc}
 800151e:	bf00      	nop
 8001520:	42c80000 	.word	0x42c80000

08001524 <bno055_linear_acc>:
 *
 * Return:
 *     > `error_bno`: `BNO_OK` on success, errorcode else.
 * ----------------------------------------------------------------------
 */
error_bno bno055_linear_acc(bno055_t* imu, bno055_vec3_t* xyz) {
 8001524:	b590      	push	{r4, r7, lr}
 8001526:	b0b1      	sub	sp, #196	@ 0xc4
 8001528:	af2a      	add	r7, sp, #168	@ 0xa8
 800152a:	6078      	str	r0, [r7, #4]
 800152c:	6039      	str	r1, [r7, #0]
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
        return err;
    }
#endif  // BNO_AUTO_PAGE_SET
    u8 data[6];
    if ((err = bno055_read_regs(*imu, BNO_LIA_DATA_X_LSB, data, 6)) != BNO_OK) {
 800152e:	687c      	ldr	r4, [r7, #4]
 8001530:	2306      	movs	r3, #6
 8001532:	9329      	str	r3, [sp, #164]	@ 0xa4
 8001534:	f107 0308 	add.w	r3, r7, #8
 8001538:	9328      	str	r3, [sp, #160]	@ 0xa0
 800153a:	2328      	movs	r3, #40	@ 0x28
 800153c:	9327      	str	r3, [sp, #156]	@ 0x9c
 800153e:	4668      	mov	r0, sp
 8001540:	f104 0310 	add.w	r3, r4, #16
 8001544:	229c      	movs	r2, #156	@ 0x9c
 8001546:	4619      	mov	r1, r3
 8001548:	f006 fefb 	bl	8008342 <memcpy>
 800154c:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8001550:	f001 f87f 	bl	8002652 <bno055_read_regs>
 8001554:	4603      	mov	r3, r0
 8001556:	75fb      	strb	r3, [r7, #23]
 8001558:	7dfb      	ldrb	r3, [r7, #23]
 800155a:	2b00      	cmp	r3, #0
 800155c:	d001      	beq.n	8001562 <bno055_linear_acc+0x3e>
        return err;
 800155e:	7dfb      	ldrb	r3, [r7, #23]
 8001560:	e03f      	b.n	80015e2 <bno055_linear_acc+0xbe>
    }
    float scale = (imu->_acc_unit == BNO_ACC_UNITSEL_M_S2) ? BNO_ACC_SCALE_M_2
 8001562:	687b      	ldr	r3, [r7, #4]
 8001564:	7b9b      	ldrb	r3, [r3, #14]
                                                           : BNO_ACC_SCALE_MG;
 8001566:	2b00      	cmp	r3, #0
 8001568:	d101      	bne.n	800156e <bno055_linear_acc+0x4a>
 800156a:	4b20      	ldr	r3, [pc, #128]	@ (80015ec <bno055_linear_acc+0xc8>)
 800156c:	e001      	b.n	8001572 <bno055_linear_acc+0x4e>
 800156e:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
    float scale = (imu->_acc_unit == BNO_ACC_UNITSEL_M_S2) ? BNO_ACC_SCALE_M_2
 8001572:	613b      	str	r3, [r7, #16]
    xyz->x = (s16)((data[1] << 8) | data[0]) / scale;
 8001574:	7a7b      	ldrb	r3, [r7, #9]
 8001576:	021b      	lsls	r3, r3, #8
 8001578:	b21a      	sxth	r2, r3
 800157a:	7a3b      	ldrb	r3, [r7, #8]
 800157c:	b21b      	sxth	r3, r3
 800157e:	4313      	orrs	r3, r2
 8001580:	b21b      	sxth	r3, r3
 8001582:	ee07 3a90 	vmov	s15, r3
 8001586:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 800158a:	ed97 7a04 	vldr	s14, [r7, #16]
 800158e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001592:	683b      	ldr	r3, [r7, #0]
 8001594:	edc3 7a00 	vstr	s15, [r3]
    xyz->y = (s16)((data[3] << 8) | data[2]) / scale;
 8001598:	7afb      	ldrb	r3, [r7, #11]
 800159a:	021b      	lsls	r3, r3, #8
 800159c:	b21a      	sxth	r2, r3
 800159e:	7abb      	ldrb	r3, [r7, #10]
 80015a0:	b21b      	sxth	r3, r3
 80015a2:	4313      	orrs	r3, r2
 80015a4:	b21b      	sxth	r3, r3
 80015a6:	ee07 3a90 	vmov	s15, r3
 80015aa:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80015ae:	ed97 7a04 	vldr	s14, [r7, #16]
 80015b2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80015b6:	683b      	ldr	r3, [r7, #0]
 80015b8:	edc3 7a01 	vstr	s15, [r3, #4]
    xyz->z = (s16)((data[5] << 8) | data[4]) / scale;
 80015bc:	7b7b      	ldrb	r3, [r7, #13]
 80015be:	021b      	lsls	r3, r3, #8
 80015c0:	b21a      	sxth	r2, r3
 80015c2:	7b3b      	ldrb	r3, [r7, #12]
 80015c4:	b21b      	sxth	r3, r3
 80015c6:	4313      	orrs	r3, r2
 80015c8:	b21b      	sxth	r3, r3
 80015ca:	ee07 3a90 	vmov	s15, r3
 80015ce:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80015d2:	ed97 7a04 	vldr	s14, [r7, #16]
 80015d6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80015da:	683b      	ldr	r3, [r7, #0]
 80015dc:	edc3 7a02 	vstr	s15, [r3, #8]

    return BNO_OK;
 80015e0:	2300      	movs	r3, #0
};
 80015e2:	4618      	mov	r0, r3
 80015e4:	371c      	adds	r7, #28
 80015e6:	46bd      	mov	sp, r7
 80015e8:	bd90      	pop	{r4, r7, pc}
 80015ea:	bf00      	nop
 80015ec:	42c80000 	.word	0x42c80000

080015f0 <bno055_gyro_x>:
 *
 * Return:
 *     > `error_bno`: `BNO_OK` on success, errorcode else.
 * ----------------------------------------------------------------------
 */
error_bno bno055_gyro_x(bno055_t* imu, f32* buf) {
 80015f0:	b590      	push	{r4, r7, lr}
 80015f2:	b0af      	sub	sp, #188	@ 0xbc
 80015f4:	af2a      	add	r7, sp, #168	@ 0xa8
 80015f6:	6078      	str	r0, [r7, #4]
 80015f8:	6039      	str	r1, [r7, #0]
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
        return err;
    }
#endif  // BNO_AUTO_PAGE_SET
    u8 data[2];
    if ((err = bno055_read_regs(*imu, BNO_GYR_DATA_X_LSB, data, 2)) != BNO_OK) {
 80015fa:	687c      	ldr	r4, [r7, #4]
 80015fc:	2302      	movs	r3, #2
 80015fe:	9329      	str	r3, [sp, #164]	@ 0xa4
 8001600:	f107 030c 	add.w	r3, r7, #12
 8001604:	9328      	str	r3, [sp, #160]	@ 0xa0
 8001606:	2314      	movs	r3, #20
 8001608:	9327      	str	r3, [sp, #156]	@ 0x9c
 800160a:	4668      	mov	r0, sp
 800160c:	f104 0310 	add.w	r3, r4, #16
 8001610:	229c      	movs	r2, #156	@ 0x9c
 8001612:	4619      	mov	r1, r3
 8001614:	f006 fe95 	bl	8008342 <memcpy>
 8001618:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 800161c:	f001 f819 	bl	8002652 <bno055_read_regs>
 8001620:	4603      	mov	r3, r0
 8001622:	73fb      	strb	r3, [r7, #15]
 8001624:	7bfb      	ldrb	r3, [r7, #15]
 8001626:	2b00      	cmp	r3, #0
 8001628:	d001      	beq.n	800162e <bno055_gyro_x+0x3e>
        return err;
 800162a:	7bfb      	ldrb	r3, [r7, #15]
 800162c:	e019      	b.n	8001662 <bno055_gyro_x+0x72>
    }

    *buf = (s16)((data[1] << 8) | data[0]) /
 800162e:	7b7b      	ldrb	r3, [r7, #13]
 8001630:	021b      	lsls	r3, r3, #8
 8001632:	b21a      	sxth	r2, r3
 8001634:	7b3b      	ldrb	r3, [r7, #12]
 8001636:	b21b      	sxth	r3, r3
 8001638:	4313      	orrs	r3, r2
 800163a:	b21b      	sxth	r3, r3
 800163c:	ee07 3a90 	vmov	s15, r3
 8001640:	eef8 6ae7 	vcvt.f32.s32	s13, s15
           ((imu->_gyr_unit == BNO_GYR_UNIT_DPS) ? BNO_GYR_SCALE_DPS
 8001644:	687b      	ldr	r3, [r7, #4]
 8001646:	7c1b      	ldrb	r3, [r3, #16]
                                                 : BNO_GYR_SCALE_RPS);
 8001648:	2b00      	cmp	r3, #0
 800164a:	d102      	bne.n	8001652 <bno055_gyro_x+0x62>
 800164c:	eeb3 7a00 	vmov.f32	s14, #48	@ 0x41800000  16.0
 8001650:	e001      	b.n	8001656 <bno055_gyro_x+0x66>
 8001652:	ed9f 7a06 	vldr	s14, [pc, #24]	@ 800166c <bno055_gyro_x+0x7c>
    *buf = (s16)((data[1] << 8) | data[0]) /
 8001656:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800165a:	683b      	ldr	r3, [r7, #0]
 800165c:	edc3 7a00 	vstr	s15, [r3]
    return BNO_OK;
 8001660:	2300      	movs	r3, #0
};
 8001662:	4618      	mov	r0, r3
 8001664:	3714      	adds	r7, #20
 8001666:	46bd      	mov	sp, r7
 8001668:	bd90      	pop	{r4, r7, pc}
 800166a:	bf00      	nop
 800166c:	44610000 	.word	0x44610000

08001670 <bno055_gyro_y>:
 *
 * Return:
 *     > `error_bno`: `BNO_OK` on success, errorcode else.
 * ----------------------------------------------------------------------
 */
error_bno bno055_gyro_y(bno055_t* imu, f32* buf) {
 8001670:	b590      	push	{r4, r7, lr}
 8001672:	b0af      	sub	sp, #188	@ 0xbc
 8001674:	af2a      	add	r7, sp, #168	@ 0xa8
 8001676:	6078      	str	r0, [r7, #4]
 8001678:	6039      	str	r1, [r7, #0]
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
        return err;
    }
#endif  // BNO_AUTO_PAGE_SET
    u8 data[2];
    if ((err = bno055_read_regs(*imu, BNO_GYR_DATA_Y_LSB, data, 2)) != BNO_OK) {
 800167a:	687c      	ldr	r4, [r7, #4]
 800167c:	2302      	movs	r3, #2
 800167e:	9329      	str	r3, [sp, #164]	@ 0xa4
 8001680:	f107 030c 	add.w	r3, r7, #12
 8001684:	9328      	str	r3, [sp, #160]	@ 0xa0
 8001686:	2316      	movs	r3, #22
 8001688:	9327      	str	r3, [sp, #156]	@ 0x9c
 800168a:	4668      	mov	r0, sp
 800168c:	f104 0310 	add.w	r3, r4, #16
 8001690:	229c      	movs	r2, #156	@ 0x9c
 8001692:	4619      	mov	r1, r3
 8001694:	f006 fe55 	bl	8008342 <memcpy>
 8001698:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 800169c:	f000 ffd9 	bl	8002652 <bno055_read_regs>
 80016a0:	4603      	mov	r3, r0
 80016a2:	73fb      	strb	r3, [r7, #15]
 80016a4:	7bfb      	ldrb	r3, [r7, #15]
 80016a6:	2b00      	cmp	r3, #0
 80016a8:	d001      	beq.n	80016ae <bno055_gyro_y+0x3e>
        return err;
 80016aa:	7bfb      	ldrb	r3, [r7, #15]
 80016ac:	e019      	b.n	80016e2 <bno055_gyro_y+0x72>
    }

    *buf = (s16)((data[1] << 8) | data[0]) /
 80016ae:	7b7b      	ldrb	r3, [r7, #13]
 80016b0:	021b      	lsls	r3, r3, #8
 80016b2:	b21a      	sxth	r2, r3
 80016b4:	7b3b      	ldrb	r3, [r7, #12]
 80016b6:	b21b      	sxth	r3, r3
 80016b8:	4313      	orrs	r3, r2
 80016ba:	b21b      	sxth	r3, r3
 80016bc:	ee07 3a90 	vmov	s15, r3
 80016c0:	eef8 6ae7 	vcvt.f32.s32	s13, s15
           ((imu->_gyr_unit == BNO_GYR_UNIT_DPS) ? BNO_GYR_SCALE_DPS
 80016c4:	687b      	ldr	r3, [r7, #4]
 80016c6:	7c1b      	ldrb	r3, [r3, #16]
                                                 : BNO_GYR_SCALE_RPS);
 80016c8:	2b00      	cmp	r3, #0
 80016ca:	d102      	bne.n	80016d2 <bno055_gyro_y+0x62>
 80016cc:	eeb3 7a00 	vmov.f32	s14, #48	@ 0x41800000  16.0
 80016d0:	e001      	b.n	80016d6 <bno055_gyro_y+0x66>
 80016d2:	ed9f 7a06 	vldr	s14, [pc, #24]	@ 80016ec <bno055_gyro_y+0x7c>
    *buf = (s16)((data[1] << 8) | data[0]) /
 80016d6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80016da:	683b      	ldr	r3, [r7, #0]
 80016dc:	edc3 7a00 	vstr	s15, [r3]
    return BNO_OK;
 80016e0:	2300      	movs	r3, #0
};
 80016e2:	4618      	mov	r0, r3
 80016e4:	3714      	adds	r7, #20
 80016e6:	46bd      	mov	sp, r7
 80016e8:	bd90      	pop	{r4, r7, pc}
 80016ea:	bf00      	nop
 80016ec:	44610000 	.word	0x44610000

080016f0 <bno055_gyro_z>:
 *
 * Return:
 *     > `error_bno`: `BNO_OK` on success, errorcode else.
 * ----------------------------------------------------------------------
 */
error_bno bno055_gyro_z(bno055_t* imu, f32* buf) {
 80016f0:	b590      	push	{r4, r7, lr}
 80016f2:	b0af      	sub	sp, #188	@ 0xbc
 80016f4:	af2a      	add	r7, sp, #168	@ 0xa8
 80016f6:	6078      	str	r0, [r7, #4]
 80016f8:	6039      	str	r1, [r7, #0]
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
        return err;
    }
#endif  // BNO_AUTO_PAGE_SET
    u8 data[2];
    if ((err = bno055_read_regs(*imu, BNO_GYR_DATA_Z_LSB, data, 2)) != BNO_OK) {
 80016fa:	687c      	ldr	r4, [r7, #4]
 80016fc:	2302      	movs	r3, #2
 80016fe:	9329      	str	r3, [sp, #164]	@ 0xa4
 8001700:	f107 030c 	add.w	r3, r7, #12
 8001704:	9328      	str	r3, [sp, #160]	@ 0xa0
 8001706:	2318      	movs	r3, #24
 8001708:	9327      	str	r3, [sp, #156]	@ 0x9c
 800170a:	4668      	mov	r0, sp
 800170c:	f104 0310 	add.w	r3, r4, #16
 8001710:	229c      	movs	r2, #156	@ 0x9c
 8001712:	4619      	mov	r1, r3
 8001714:	f006 fe15 	bl	8008342 <memcpy>
 8001718:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 800171c:	f000 ff99 	bl	8002652 <bno055_read_regs>
 8001720:	4603      	mov	r3, r0
 8001722:	73fb      	strb	r3, [r7, #15]
 8001724:	7bfb      	ldrb	r3, [r7, #15]
 8001726:	2b00      	cmp	r3, #0
 8001728:	d001      	beq.n	800172e <bno055_gyro_z+0x3e>
        return err;
 800172a:	7bfb      	ldrb	r3, [r7, #15]
 800172c:	e019      	b.n	8001762 <bno055_gyro_z+0x72>
    }

    *buf = (s16)((data[1] << 8) | data[0]) /
 800172e:	7b7b      	ldrb	r3, [r7, #13]
 8001730:	021b      	lsls	r3, r3, #8
 8001732:	b21a      	sxth	r2, r3
 8001734:	7b3b      	ldrb	r3, [r7, #12]
 8001736:	b21b      	sxth	r3, r3
 8001738:	4313      	orrs	r3, r2
 800173a:	b21b      	sxth	r3, r3
 800173c:	ee07 3a90 	vmov	s15, r3
 8001740:	eef8 6ae7 	vcvt.f32.s32	s13, s15
           ((imu->_gyr_unit == BNO_GYR_UNIT_DPS) ? BNO_GYR_SCALE_DPS
 8001744:	687b      	ldr	r3, [r7, #4]
 8001746:	7c1b      	ldrb	r3, [r3, #16]
                                                 : BNO_GYR_SCALE_RPS);
 8001748:	2b00      	cmp	r3, #0
 800174a:	d102      	bne.n	8001752 <bno055_gyro_z+0x62>
 800174c:	eeb3 7a00 	vmov.f32	s14, #48	@ 0x41800000  16.0
 8001750:	e001      	b.n	8001756 <bno055_gyro_z+0x66>
 8001752:	ed9f 7a06 	vldr	s14, [pc, #24]	@ 800176c <bno055_gyro_z+0x7c>
    *buf = (s16)((data[1] << 8) | data[0]) /
 8001756:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800175a:	683b      	ldr	r3, [r7, #0]
 800175c:	edc3 7a00 	vstr	s15, [r3]
    return BNO_OK;
 8001760:	2300      	movs	r3, #0
};
 8001762:	4618      	mov	r0, r3
 8001764:	3714      	adds	r7, #20
 8001766:	46bd      	mov	sp, r7
 8001768:	bd90      	pop	{r4, r7, pc}
 800176a:	bf00      	nop
 800176c:	44610000 	.word	0x44610000

08001770 <bno055_gyro>:
 *
 * Return:
 *     > `error_bno`: `BNO_OK` on success, errorcode else.
 * ----------------------------------------------------------------------
 */
error_bno bno055_gyro(bno055_t* imu, bno055_vec3_t* xyz) {
 8001770:	b590      	push	{r4, r7, lr}
 8001772:	b0b1      	sub	sp, #196	@ 0xc4
 8001774:	af2a      	add	r7, sp, #168	@ 0xa8
 8001776:	6078      	str	r0, [r7, #4]
 8001778:	6039      	str	r1, [r7, #0]
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
        return err;
    }
#endif  // BNO_AUTO_PAGE_SET
    u8 data[6];
    if ((err = bno055_read_regs(*imu, BNO_GYR_DATA_X_LSB, data, 6)) != BNO_OK) {
 800177a:	687c      	ldr	r4, [r7, #4]
 800177c:	2306      	movs	r3, #6
 800177e:	9329      	str	r3, [sp, #164]	@ 0xa4
 8001780:	f107 0308 	add.w	r3, r7, #8
 8001784:	9328      	str	r3, [sp, #160]	@ 0xa0
 8001786:	2314      	movs	r3, #20
 8001788:	9327      	str	r3, [sp, #156]	@ 0x9c
 800178a:	4668      	mov	r0, sp
 800178c:	f104 0310 	add.w	r3, r4, #16
 8001790:	229c      	movs	r2, #156	@ 0x9c
 8001792:	4619      	mov	r1, r3
 8001794:	f006 fdd5 	bl	8008342 <memcpy>
 8001798:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 800179c:	f000 ff59 	bl	8002652 <bno055_read_regs>
 80017a0:	4603      	mov	r3, r0
 80017a2:	75fb      	strb	r3, [r7, #23]
 80017a4:	7dfb      	ldrb	r3, [r7, #23]
 80017a6:	2b00      	cmp	r3, #0
 80017a8:	d001      	beq.n	80017ae <bno055_gyro+0x3e>
        return err;
 80017aa:	7dfb      	ldrb	r3, [r7, #23]
 80017ac:	e03f      	b.n	800182e <bno055_gyro+0xbe>
    }

    f32 scale = (imu->_gyr_unit == BNO_GYR_UNIT_DPS) ? BNO_GYR_SCALE_DPS
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	7c1b      	ldrb	r3, [r3, #16]
                                                     : BNO_GYR_SCALE_RPS;
 80017b2:	2b00      	cmp	r3, #0
 80017b4:	d102      	bne.n	80017bc <bno055_gyro+0x4c>
 80017b6:	f04f 4383 	mov.w	r3, #1098907648	@ 0x41800000
 80017ba:	e000      	b.n	80017be <bno055_gyro+0x4e>
 80017bc:	4b1e      	ldr	r3, [pc, #120]	@ (8001838 <bno055_gyro+0xc8>)
    f32 scale = (imu->_gyr_unit == BNO_GYR_UNIT_DPS) ? BNO_GYR_SCALE_DPS
 80017be:	613b      	str	r3, [r7, #16]
    xyz->x = (s16)((data[1] << 8) | data[0]) / scale;
 80017c0:	7a7b      	ldrb	r3, [r7, #9]
 80017c2:	021b      	lsls	r3, r3, #8
 80017c4:	b21a      	sxth	r2, r3
 80017c6:	7a3b      	ldrb	r3, [r7, #8]
 80017c8:	b21b      	sxth	r3, r3
 80017ca:	4313      	orrs	r3, r2
 80017cc:	b21b      	sxth	r3, r3
 80017ce:	ee07 3a90 	vmov	s15, r3
 80017d2:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80017d6:	ed97 7a04 	vldr	s14, [r7, #16]
 80017da:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80017de:	683b      	ldr	r3, [r7, #0]
 80017e0:	edc3 7a00 	vstr	s15, [r3]
    xyz->y = (s16)((data[3] << 8) | data[2]) / scale;
 80017e4:	7afb      	ldrb	r3, [r7, #11]
 80017e6:	021b      	lsls	r3, r3, #8
 80017e8:	b21a      	sxth	r2, r3
 80017ea:	7abb      	ldrb	r3, [r7, #10]
 80017ec:	b21b      	sxth	r3, r3
 80017ee:	4313      	orrs	r3, r2
 80017f0:	b21b      	sxth	r3, r3
 80017f2:	ee07 3a90 	vmov	s15, r3
 80017f6:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80017fa:	ed97 7a04 	vldr	s14, [r7, #16]
 80017fe:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001802:	683b      	ldr	r3, [r7, #0]
 8001804:	edc3 7a01 	vstr	s15, [r3, #4]
    xyz->z = (s16)((data[5] << 8) | data[4]) / scale;
 8001808:	7b7b      	ldrb	r3, [r7, #13]
 800180a:	021b      	lsls	r3, r3, #8
 800180c:	b21a      	sxth	r2, r3
 800180e:	7b3b      	ldrb	r3, [r7, #12]
 8001810:	b21b      	sxth	r3, r3
 8001812:	4313      	orrs	r3, r2
 8001814:	b21b      	sxth	r3, r3
 8001816:	ee07 3a90 	vmov	s15, r3
 800181a:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 800181e:	ed97 7a04 	vldr	s14, [r7, #16]
 8001822:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001826:	683b      	ldr	r3, [r7, #0]
 8001828:	edc3 7a02 	vstr	s15, [r3, #8]

    return BNO_OK;
 800182c:	2300      	movs	r3, #0
}
 800182e:	4618      	mov	r0, r3
 8001830:	371c      	adds	r7, #28
 8001832:	46bd      	mov	sp, r7
 8001834:	bd90      	pop	{r4, r7, pc}
 8001836:	bf00      	nop
 8001838:	44610000 	.word	0x44610000

0800183c <bno055_mag_x>:
 *
 * Return:
 *     > `error_bno`: `BNO_OK` on success, errorcode else.
 * ----------------------------------------------------------------------
 */
error_bno bno055_mag_x(bno055_t* imu, f32* buf) {
 800183c:	b590      	push	{r4, r7, lr}
 800183e:	b0af      	sub	sp, #188	@ 0xbc
 8001840:	af2a      	add	r7, sp, #168	@ 0xa8
 8001842:	6078      	str	r0, [r7, #4]
 8001844:	6039      	str	r1, [r7, #0]
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
        return err;
    }
#endif  // BNO_AUTO_PAGE_SET
    u8 data[2];
    if ((err = bno055_read_regs(*imu, BNO_MAG_DATA_X_LSB, data, 2)) != BNO_OK) {
 8001846:	687c      	ldr	r4, [r7, #4]
 8001848:	2302      	movs	r3, #2
 800184a:	9329      	str	r3, [sp, #164]	@ 0xa4
 800184c:	f107 030c 	add.w	r3, r7, #12
 8001850:	9328      	str	r3, [sp, #160]	@ 0xa0
 8001852:	230e      	movs	r3, #14
 8001854:	9327      	str	r3, [sp, #156]	@ 0x9c
 8001856:	4668      	mov	r0, sp
 8001858:	f104 0310 	add.w	r3, r4, #16
 800185c:	229c      	movs	r2, #156	@ 0x9c
 800185e:	4619      	mov	r1, r3
 8001860:	f006 fd6f 	bl	8008342 <memcpy>
 8001864:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8001868:	f000 fef3 	bl	8002652 <bno055_read_regs>
 800186c:	4603      	mov	r3, r0
 800186e:	73fb      	strb	r3, [r7, #15]
 8001870:	7bfb      	ldrb	r3, [r7, #15]
 8001872:	2b00      	cmp	r3, #0
 8001874:	d001      	beq.n	800187a <bno055_mag_x+0x3e>
        return err;
 8001876:	7bfb      	ldrb	r3, [r7, #15]
 8001878:	e012      	b.n	80018a0 <bno055_mag_x+0x64>
    }

    *buf = (s16)((data[1] << 8) | data[0]) / BNO_MAG_SCALE;
 800187a:	7b7b      	ldrb	r3, [r7, #13]
 800187c:	021b      	lsls	r3, r3, #8
 800187e:	b21a      	sxth	r2, r3
 8001880:	7b3b      	ldrb	r3, [r7, #12]
 8001882:	b21b      	sxth	r3, r3
 8001884:	4313      	orrs	r3, r2
 8001886:	b21b      	sxth	r3, r3
 8001888:	ee07 3a90 	vmov	s15, r3
 800188c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001890:	eef3 6a00 	vmov.f32	s13, #48	@ 0x41800000  16.0
 8001894:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001898:	683b      	ldr	r3, [r7, #0]
 800189a:	edc3 7a00 	vstr	s15, [r3]
    return BNO_OK;
 800189e:	2300      	movs	r3, #0
}
 80018a0:	4618      	mov	r0, r3
 80018a2:	3714      	adds	r7, #20
 80018a4:	46bd      	mov	sp, r7
 80018a6:	bd90      	pop	{r4, r7, pc}

080018a8 <bno055_mag_y>:
 *
 * Return:
 *     > `error_bno`: `BNO_OK` on success, errorcode else.
 * ----------------------------------------------------------------------
 */
error_bno bno055_mag_y(bno055_t* imu, f32* buf) {
 80018a8:	b590      	push	{r4, r7, lr}
 80018aa:	b0af      	sub	sp, #188	@ 0xbc
 80018ac:	af2a      	add	r7, sp, #168	@ 0xa8
 80018ae:	6078      	str	r0, [r7, #4]
 80018b0:	6039      	str	r1, [r7, #0]
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
        return err;
    }
#endif  // BNO_AUTO_PAGE_SET
    u8 data[2];
    if ((err = bno055_read_regs(*imu, BNO_MAG_DATA_Y_LSB, data, 2)) != BNO_OK) {
 80018b2:	687c      	ldr	r4, [r7, #4]
 80018b4:	2302      	movs	r3, #2
 80018b6:	9329      	str	r3, [sp, #164]	@ 0xa4
 80018b8:	f107 030c 	add.w	r3, r7, #12
 80018bc:	9328      	str	r3, [sp, #160]	@ 0xa0
 80018be:	2310      	movs	r3, #16
 80018c0:	9327      	str	r3, [sp, #156]	@ 0x9c
 80018c2:	4668      	mov	r0, sp
 80018c4:	f104 0310 	add.w	r3, r4, #16
 80018c8:	229c      	movs	r2, #156	@ 0x9c
 80018ca:	4619      	mov	r1, r3
 80018cc:	f006 fd39 	bl	8008342 <memcpy>
 80018d0:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 80018d4:	f000 febd 	bl	8002652 <bno055_read_regs>
 80018d8:	4603      	mov	r3, r0
 80018da:	73fb      	strb	r3, [r7, #15]
 80018dc:	7bfb      	ldrb	r3, [r7, #15]
 80018de:	2b00      	cmp	r3, #0
 80018e0:	d001      	beq.n	80018e6 <bno055_mag_y+0x3e>
        return err;
 80018e2:	7bfb      	ldrb	r3, [r7, #15]
 80018e4:	e012      	b.n	800190c <bno055_mag_y+0x64>
    }

    *buf = (s16)((data[1] << 8) | data[0]) / BNO_MAG_SCALE;
 80018e6:	7b7b      	ldrb	r3, [r7, #13]
 80018e8:	021b      	lsls	r3, r3, #8
 80018ea:	b21a      	sxth	r2, r3
 80018ec:	7b3b      	ldrb	r3, [r7, #12]
 80018ee:	b21b      	sxth	r3, r3
 80018f0:	4313      	orrs	r3, r2
 80018f2:	b21b      	sxth	r3, r3
 80018f4:	ee07 3a90 	vmov	s15, r3
 80018f8:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80018fc:	eef3 6a00 	vmov.f32	s13, #48	@ 0x41800000  16.0
 8001900:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001904:	683b      	ldr	r3, [r7, #0]
 8001906:	edc3 7a00 	vstr	s15, [r3]
    return BNO_OK;
 800190a:	2300      	movs	r3, #0
}
 800190c:	4618      	mov	r0, r3
 800190e:	3714      	adds	r7, #20
 8001910:	46bd      	mov	sp, r7
 8001912:	bd90      	pop	{r4, r7, pc}

08001914 <bno055_mag_z>:
 *
 * Return:
 *     > `error_bno`: `BNO_OK` on success, errorcode else.
 * ----------------------------------------------------------------------
 */
error_bno bno055_mag_z(bno055_t* imu, f32* buf) {
 8001914:	b590      	push	{r4, r7, lr}
 8001916:	b0af      	sub	sp, #188	@ 0xbc
 8001918:	af2a      	add	r7, sp, #168	@ 0xa8
 800191a:	6078      	str	r0, [r7, #4]
 800191c:	6039      	str	r1, [r7, #0]
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
        return err;
    }
#endif  // BNO_AUTO_PAGE_SET
    u8 data[2];
    if ((err = bno055_read_regs(*imu, BNO_MAG_DATA_Z_LSB, data, 2)) != BNO_OK) {
 800191e:	687c      	ldr	r4, [r7, #4]
 8001920:	2302      	movs	r3, #2
 8001922:	9329      	str	r3, [sp, #164]	@ 0xa4
 8001924:	f107 030c 	add.w	r3, r7, #12
 8001928:	9328      	str	r3, [sp, #160]	@ 0xa0
 800192a:	2312      	movs	r3, #18
 800192c:	9327      	str	r3, [sp, #156]	@ 0x9c
 800192e:	4668      	mov	r0, sp
 8001930:	f104 0310 	add.w	r3, r4, #16
 8001934:	229c      	movs	r2, #156	@ 0x9c
 8001936:	4619      	mov	r1, r3
 8001938:	f006 fd03 	bl	8008342 <memcpy>
 800193c:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8001940:	f000 fe87 	bl	8002652 <bno055_read_regs>
 8001944:	4603      	mov	r3, r0
 8001946:	73fb      	strb	r3, [r7, #15]
 8001948:	7bfb      	ldrb	r3, [r7, #15]
 800194a:	2b00      	cmp	r3, #0
 800194c:	d001      	beq.n	8001952 <bno055_mag_z+0x3e>
        return err;
 800194e:	7bfb      	ldrb	r3, [r7, #15]
 8001950:	e012      	b.n	8001978 <bno055_mag_z+0x64>
    }

    *buf = (s16)((data[1] << 8) | data[0]) / BNO_MAG_SCALE;
 8001952:	7b7b      	ldrb	r3, [r7, #13]
 8001954:	021b      	lsls	r3, r3, #8
 8001956:	b21a      	sxth	r2, r3
 8001958:	7b3b      	ldrb	r3, [r7, #12]
 800195a:	b21b      	sxth	r3, r3
 800195c:	4313      	orrs	r3, r2
 800195e:	b21b      	sxth	r3, r3
 8001960:	ee07 3a90 	vmov	s15, r3
 8001964:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001968:	eef3 6a00 	vmov.f32	s13, #48	@ 0x41800000  16.0
 800196c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001970:	683b      	ldr	r3, [r7, #0]
 8001972:	edc3 7a00 	vstr	s15, [r3]
    return BNO_OK;
 8001976:	2300      	movs	r3, #0
}
 8001978:	4618      	mov	r0, r3
 800197a:	3714      	adds	r7, #20
 800197c:	46bd      	mov	sp, r7
 800197e:	bd90      	pop	{r4, r7, pc}

08001980 <bno055_mag>:
 *
 * Return:
 *     > `error_bno`: `BNO_OK` on success, errorcode else.
 * ----------------------------------------------------------------------
 */
error_bno bno055_mag(bno055_t* imu, bno055_vec3_t* xyz) {
 8001980:	b590      	push	{r4, r7, lr}
 8001982:	b0af      	sub	sp, #188	@ 0xbc
 8001984:	af2a      	add	r7, sp, #168	@ 0xa8
 8001986:	6078      	str	r0, [r7, #4]
 8001988:	6039      	str	r1, [r7, #0]
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
        return err;
    }
#endif  // BNO_AUTO_PAGE_SET
    u8 data[6];
    if ((err = bno055_read_regs(*imu, BNO_MAG_DATA_X_LSB, data, 6)) != BNO_OK) {
 800198a:	687c      	ldr	r4, [r7, #4]
 800198c:	2306      	movs	r3, #6
 800198e:	9329      	str	r3, [sp, #164]	@ 0xa4
 8001990:	f107 0308 	add.w	r3, r7, #8
 8001994:	9328      	str	r3, [sp, #160]	@ 0xa0
 8001996:	230e      	movs	r3, #14
 8001998:	9327      	str	r3, [sp, #156]	@ 0x9c
 800199a:	4668      	mov	r0, sp
 800199c:	f104 0310 	add.w	r3, r4, #16
 80019a0:	229c      	movs	r2, #156	@ 0x9c
 80019a2:	4619      	mov	r1, r3
 80019a4:	f006 fccd 	bl	8008342 <memcpy>
 80019a8:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 80019ac:	f000 fe51 	bl	8002652 <bno055_read_regs>
 80019b0:	4603      	mov	r3, r0
 80019b2:	73fb      	strb	r3, [r7, #15]
 80019b4:	7bfb      	ldrb	r3, [r7, #15]
 80019b6:	2b00      	cmp	r3, #0
 80019b8:	d001      	beq.n	80019be <bno055_mag+0x3e>
        return err;
 80019ba:	7bfb      	ldrb	r3, [r7, #15]
 80019bc:	e036      	b.n	8001a2c <bno055_mag+0xac>
    }

    xyz->x = (s16)((data[1] << 8) | data[0]) / BNO_MAG_SCALE;
 80019be:	7a7b      	ldrb	r3, [r7, #9]
 80019c0:	021b      	lsls	r3, r3, #8
 80019c2:	b21a      	sxth	r2, r3
 80019c4:	7a3b      	ldrb	r3, [r7, #8]
 80019c6:	b21b      	sxth	r3, r3
 80019c8:	4313      	orrs	r3, r2
 80019ca:	b21b      	sxth	r3, r3
 80019cc:	ee07 3a90 	vmov	s15, r3
 80019d0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80019d4:	eef3 6a00 	vmov.f32	s13, #48	@ 0x41800000  16.0
 80019d8:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80019dc:	683b      	ldr	r3, [r7, #0]
 80019de:	edc3 7a00 	vstr	s15, [r3]
    xyz->y = (s16)((data[3] << 8) | data[2]) / BNO_MAG_SCALE;
 80019e2:	7afb      	ldrb	r3, [r7, #11]
 80019e4:	021b      	lsls	r3, r3, #8
 80019e6:	b21a      	sxth	r2, r3
 80019e8:	7abb      	ldrb	r3, [r7, #10]
 80019ea:	b21b      	sxth	r3, r3
 80019ec:	4313      	orrs	r3, r2
 80019ee:	b21b      	sxth	r3, r3
 80019f0:	ee07 3a90 	vmov	s15, r3
 80019f4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80019f8:	eef3 6a00 	vmov.f32	s13, #48	@ 0x41800000  16.0
 80019fc:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001a00:	683b      	ldr	r3, [r7, #0]
 8001a02:	edc3 7a01 	vstr	s15, [r3, #4]
    xyz->z = (s16)((data[5] << 8) | data[4]) / BNO_MAG_SCALE;
 8001a06:	7b7b      	ldrb	r3, [r7, #13]
 8001a08:	021b      	lsls	r3, r3, #8
 8001a0a:	b21a      	sxth	r2, r3
 8001a0c:	7b3b      	ldrb	r3, [r7, #12]
 8001a0e:	b21b      	sxth	r3, r3
 8001a10:	4313      	orrs	r3, r2
 8001a12:	b21b      	sxth	r3, r3
 8001a14:	ee07 3a90 	vmov	s15, r3
 8001a18:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001a1c:	eef3 6a00 	vmov.f32	s13, #48	@ 0x41800000  16.0
 8001a20:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001a24:	683b      	ldr	r3, [r7, #0]
 8001a26:	edc3 7a02 	vstr	s15, [r3, #8]

    return BNO_OK;
 8001a2a:	2300      	movs	r3, #0
};
 8001a2c:	4618      	mov	r0, r3
 8001a2e:	3714      	adds	r7, #20
 8001a30:	46bd      	mov	sp, r7
 8001a32:	bd90      	pop	{r4, r7, pc}

08001a34 <bno055_gravity_x>:
 *
 * Return:
 *     > `error_bno`: `BNO_OK` on success, errorcode else.
 * ----------------------------------------------------------------------
 */
error_bno bno055_gravity_x(bno055_t* imu, f32* buf) {
 8001a34:	b590      	push	{r4, r7, lr}
 8001a36:	b0b1      	sub	sp, #196	@ 0xc4
 8001a38:	af2a      	add	r7, sp, #168	@ 0xa8
 8001a3a:	6078      	str	r0, [r7, #4]
 8001a3c:	6039      	str	r1, [r7, #0]
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
        return err;
    }
#endif  // BNO_AUTO_PAGE_SET
    u8 data[2];
    if ((err = bno055_read_regs(*imu, BNO_GRV_DATA_X_LSB, data, 2)) != BNO_OK) {
 8001a3e:	687c      	ldr	r4, [r7, #4]
 8001a40:	2302      	movs	r3, #2
 8001a42:	9329      	str	r3, [sp, #164]	@ 0xa4
 8001a44:	f107 030c 	add.w	r3, r7, #12
 8001a48:	9328      	str	r3, [sp, #160]	@ 0xa0
 8001a4a:	232e      	movs	r3, #46	@ 0x2e
 8001a4c:	9327      	str	r3, [sp, #156]	@ 0x9c
 8001a4e:	4668      	mov	r0, sp
 8001a50:	f104 0310 	add.w	r3, r4, #16
 8001a54:	229c      	movs	r2, #156	@ 0x9c
 8001a56:	4619      	mov	r1, r3
 8001a58:	f006 fc73 	bl	8008342 <memcpy>
 8001a5c:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8001a60:	f000 fdf7 	bl	8002652 <bno055_read_regs>
 8001a64:	4603      	mov	r3, r0
 8001a66:	75fb      	strb	r3, [r7, #23]
 8001a68:	7dfb      	ldrb	r3, [r7, #23]
 8001a6a:	2b00      	cmp	r3, #0
 8001a6c:	d001      	beq.n	8001a72 <bno055_gravity_x+0x3e>
        return err;
 8001a6e:	7dfb      	ldrb	r3, [r7, #23]
 8001a70:	e01b      	b.n	8001aaa <bno055_gravity_x+0x76>
    }
    f32 scale = (imu->_acc_unit == BNO_ACC_UNITSEL_M_S2) ? BNO_ACC_SCALE_M_2
 8001a72:	687b      	ldr	r3, [r7, #4]
 8001a74:	7b9b      	ldrb	r3, [r3, #14]
                                                         : BNO_ACC_SCALE_MG;
 8001a76:	2b00      	cmp	r3, #0
 8001a78:	d101      	bne.n	8001a7e <bno055_gravity_x+0x4a>
 8001a7a:	4b0e      	ldr	r3, [pc, #56]	@ (8001ab4 <bno055_gravity_x+0x80>)
 8001a7c:	e001      	b.n	8001a82 <bno055_gravity_x+0x4e>
 8001a7e:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
    f32 scale = (imu->_acc_unit == BNO_ACC_UNITSEL_M_S2) ? BNO_ACC_SCALE_M_2
 8001a82:	613b      	str	r3, [r7, #16]
    *buf = (s16)((data[1] << 8) | data[0]) / scale;
 8001a84:	7b7b      	ldrb	r3, [r7, #13]
 8001a86:	021b      	lsls	r3, r3, #8
 8001a88:	b21a      	sxth	r2, r3
 8001a8a:	7b3b      	ldrb	r3, [r7, #12]
 8001a8c:	b21b      	sxth	r3, r3
 8001a8e:	4313      	orrs	r3, r2
 8001a90:	b21b      	sxth	r3, r3
 8001a92:	ee07 3a90 	vmov	s15, r3
 8001a96:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8001a9a:	ed97 7a04 	vldr	s14, [r7, #16]
 8001a9e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001aa2:	683b      	ldr	r3, [r7, #0]
 8001aa4:	edc3 7a00 	vstr	s15, [r3]
    return BNO_OK;
 8001aa8:	2300      	movs	r3, #0
}
 8001aaa:	4618      	mov	r0, r3
 8001aac:	371c      	adds	r7, #28
 8001aae:	46bd      	mov	sp, r7
 8001ab0:	bd90      	pop	{r4, r7, pc}
 8001ab2:	bf00      	nop
 8001ab4:	42c80000 	.word	0x42c80000

08001ab8 <bno055_gravity_y>:
 *
 * Return:
 *     > `error_bno`: `BNO_OK` on success, errorcode else.
 * ----------------------------------------------------------------------
 */
error_bno bno055_gravity_y(bno055_t* imu, f32* buf) {
 8001ab8:	b590      	push	{r4, r7, lr}
 8001aba:	b0b1      	sub	sp, #196	@ 0xc4
 8001abc:	af2a      	add	r7, sp, #168	@ 0xa8
 8001abe:	6078      	str	r0, [r7, #4]
 8001ac0:	6039      	str	r1, [r7, #0]
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
        return err;
    }
#endif  // BNO_AUTO_PAGE_SET
    u8 data[2];
    if ((err = bno055_read_regs(*imu, BNO_GRV_DATA_Y_LSB, data, 2)) != BNO_OK) {
 8001ac2:	687c      	ldr	r4, [r7, #4]
 8001ac4:	2302      	movs	r3, #2
 8001ac6:	9329      	str	r3, [sp, #164]	@ 0xa4
 8001ac8:	f107 030c 	add.w	r3, r7, #12
 8001acc:	9328      	str	r3, [sp, #160]	@ 0xa0
 8001ace:	2330      	movs	r3, #48	@ 0x30
 8001ad0:	9327      	str	r3, [sp, #156]	@ 0x9c
 8001ad2:	4668      	mov	r0, sp
 8001ad4:	f104 0310 	add.w	r3, r4, #16
 8001ad8:	229c      	movs	r2, #156	@ 0x9c
 8001ada:	4619      	mov	r1, r3
 8001adc:	f006 fc31 	bl	8008342 <memcpy>
 8001ae0:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8001ae4:	f000 fdb5 	bl	8002652 <bno055_read_regs>
 8001ae8:	4603      	mov	r3, r0
 8001aea:	75fb      	strb	r3, [r7, #23]
 8001aec:	7dfb      	ldrb	r3, [r7, #23]
 8001aee:	2b00      	cmp	r3, #0
 8001af0:	d001      	beq.n	8001af6 <bno055_gravity_y+0x3e>
        return err;
 8001af2:	7dfb      	ldrb	r3, [r7, #23]
 8001af4:	e01b      	b.n	8001b2e <bno055_gravity_y+0x76>
    }
    f32 scale = (imu->_acc_unit == BNO_ACC_UNITSEL_M_S2) ? BNO_ACC_SCALE_M_2
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	7b9b      	ldrb	r3, [r3, #14]
                                                         : BNO_ACC_SCALE_MG;
 8001afa:	2b00      	cmp	r3, #0
 8001afc:	d101      	bne.n	8001b02 <bno055_gravity_y+0x4a>
 8001afe:	4b0e      	ldr	r3, [pc, #56]	@ (8001b38 <bno055_gravity_y+0x80>)
 8001b00:	e001      	b.n	8001b06 <bno055_gravity_y+0x4e>
 8001b02:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
    f32 scale = (imu->_acc_unit == BNO_ACC_UNITSEL_M_S2) ? BNO_ACC_SCALE_M_2
 8001b06:	613b      	str	r3, [r7, #16]
    *buf = (s16)((data[1] << 8) | data[0]) / scale;
 8001b08:	7b7b      	ldrb	r3, [r7, #13]
 8001b0a:	021b      	lsls	r3, r3, #8
 8001b0c:	b21a      	sxth	r2, r3
 8001b0e:	7b3b      	ldrb	r3, [r7, #12]
 8001b10:	b21b      	sxth	r3, r3
 8001b12:	4313      	orrs	r3, r2
 8001b14:	b21b      	sxth	r3, r3
 8001b16:	ee07 3a90 	vmov	s15, r3
 8001b1a:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8001b1e:	ed97 7a04 	vldr	s14, [r7, #16]
 8001b22:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001b26:	683b      	ldr	r3, [r7, #0]
 8001b28:	edc3 7a00 	vstr	s15, [r3]
    return BNO_OK;
 8001b2c:	2300      	movs	r3, #0
}
 8001b2e:	4618      	mov	r0, r3
 8001b30:	371c      	adds	r7, #28
 8001b32:	46bd      	mov	sp, r7
 8001b34:	bd90      	pop	{r4, r7, pc}
 8001b36:	bf00      	nop
 8001b38:	42c80000 	.word	0x42c80000

08001b3c <bno055_gravity_z>:
 *
 * Return:
 *     > `error_bno`: `BNO_OK` on success, errorcode else.
 * ----------------------------------------------------------------------
 */
error_bno bno055_gravity_z(bno055_t* imu, f32* buf) {
 8001b3c:	b590      	push	{r4, r7, lr}
 8001b3e:	b0b1      	sub	sp, #196	@ 0xc4
 8001b40:	af2a      	add	r7, sp, #168	@ 0xa8
 8001b42:	6078      	str	r0, [r7, #4]
 8001b44:	6039      	str	r1, [r7, #0]
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
        return err;
    }
#endif  // BNO_AUTO_PAGE_SET
    u8 data[2];
    if ((err = bno055_read_regs(*imu, BNO_GRV_DATA_Z_LSB, data, 2)) != BNO_OK) {
 8001b46:	687c      	ldr	r4, [r7, #4]
 8001b48:	2302      	movs	r3, #2
 8001b4a:	9329      	str	r3, [sp, #164]	@ 0xa4
 8001b4c:	f107 030c 	add.w	r3, r7, #12
 8001b50:	9328      	str	r3, [sp, #160]	@ 0xa0
 8001b52:	2332      	movs	r3, #50	@ 0x32
 8001b54:	9327      	str	r3, [sp, #156]	@ 0x9c
 8001b56:	4668      	mov	r0, sp
 8001b58:	f104 0310 	add.w	r3, r4, #16
 8001b5c:	229c      	movs	r2, #156	@ 0x9c
 8001b5e:	4619      	mov	r1, r3
 8001b60:	f006 fbef 	bl	8008342 <memcpy>
 8001b64:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8001b68:	f000 fd73 	bl	8002652 <bno055_read_regs>
 8001b6c:	4603      	mov	r3, r0
 8001b6e:	75fb      	strb	r3, [r7, #23]
 8001b70:	7dfb      	ldrb	r3, [r7, #23]
 8001b72:	2b00      	cmp	r3, #0
 8001b74:	d001      	beq.n	8001b7a <bno055_gravity_z+0x3e>
        return err;
 8001b76:	7dfb      	ldrb	r3, [r7, #23]
 8001b78:	e01b      	b.n	8001bb2 <bno055_gravity_z+0x76>
    }
    f32 scale = (imu->_acc_unit == BNO_ACC_UNITSEL_M_S2) ? BNO_ACC_SCALE_M_2
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	7b9b      	ldrb	r3, [r3, #14]
                                                         : BNO_ACC_SCALE_MG;
 8001b7e:	2b00      	cmp	r3, #0
 8001b80:	d101      	bne.n	8001b86 <bno055_gravity_z+0x4a>
 8001b82:	4b0e      	ldr	r3, [pc, #56]	@ (8001bbc <bno055_gravity_z+0x80>)
 8001b84:	e001      	b.n	8001b8a <bno055_gravity_z+0x4e>
 8001b86:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
    f32 scale = (imu->_acc_unit == BNO_ACC_UNITSEL_M_S2) ? BNO_ACC_SCALE_M_2
 8001b8a:	613b      	str	r3, [r7, #16]
    *buf = (s16)((data[1] << 8) | data[0]) / scale;
 8001b8c:	7b7b      	ldrb	r3, [r7, #13]
 8001b8e:	021b      	lsls	r3, r3, #8
 8001b90:	b21a      	sxth	r2, r3
 8001b92:	7b3b      	ldrb	r3, [r7, #12]
 8001b94:	b21b      	sxth	r3, r3
 8001b96:	4313      	orrs	r3, r2
 8001b98:	b21b      	sxth	r3, r3
 8001b9a:	ee07 3a90 	vmov	s15, r3
 8001b9e:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8001ba2:	ed97 7a04 	vldr	s14, [r7, #16]
 8001ba6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001baa:	683b      	ldr	r3, [r7, #0]
 8001bac:	edc3 7a00 	vstr	s15, [r3]
    return BNO_OK;
 8001bb0:	2300      	movs	r3, #0
}
 8001bb2:	4618      	mov	r0, r3
 8001bb4:	371c      	adds	r7, #28
 8001bb6:	46bd      	mov	sp, r7
 8001bb8:	bd90      	pop	{r4, r7, pc}
 8001bba:	bf00      	nop
 8001bbc:	42c80000 	.word	0x42c80000

08001bc0 <bno055_gravity>:
 *
 * Return:
 *     > `error_bno`: `BNO_OK` on success, errorcode else.
 * ----------------------------------------------------------------------
 */
error_bno bno055_gravity(bno055_t* imu, bno055_vec3_t* buf) {
 8001bc0:	b590      	push	{r4, r7, lr}
 8001bc2:	b0b1      	sub	sp, #196	@ 0xc4
 8001bc4:	af2a      	add	r7, sp, #168	@ 0xa8
 8001bc6:	6078      	str	r0, [r7, #4]
 8001bc8:	6039      	str	r1, [r7, #0]
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
        return err;
    }
#endif  // BNO_AUTO_PAGE_SET
    u8 data[6];
    if ((err = bno055_read_regs(*imu, BNO_GRV_DATA_X_LSB, data, 6)) != BNO_OK) {
 8001bca:	687c      	ldr	r4, [r7, #4]
 8001bcc:	2306      	movs	r3, #6
 8001bce:	9329      	str	r3, [sp, #164]	@ 0xa4
 8001bd0:	f107 0308 	add.w	r3, r7, #8
 8001bd4:	9328      	str	r3, [sp, #160]	@ 0xa0
 8001bd6:	232e      	movs	r3, #46	@ 0x2e
 8001bd8:	9327      	str	r3, [sp, #156]	@ 0x9c
 8001bda:	4668      	mov	r0, sp
 8001bdc:	f104 0310 	add.w	r3, r4, #16
 8001be0:	229c      	movs	r2, #156	@ 0x9c
 8001be2:	4619      	mov	r1, r3
 8001be4:	f006 fbad 	bl	8008342 <memcpy>
 8001be8:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8001bec:	f000 fd31 	bl	8002652 <bno055_read_regs>
 8001bf0:	4603      	mov	r3, r0
 8001bf2:	75fb      	strb	r3, [r7, #23]
 8001bf4:	7dfb      	ldrb	r3, [r7, #23]
 8001bf6:	2b00      	cmp	r3, #0
 8001bf8:	d001      	beq.n	8001bfe <bno055_gravity+0x3e>
        return err;
 8001bfa:	7dfb      	ldrb	r3, [r7, #23]
 8001bfc:	e03f      	b.n	8001c7e <bno055_gravity+0xbe>
    }
    f32 scale = (imu->_acc_unit == BNO_ACC_UNITSEL_M_S2) ? BNO_ACC_SCALE_M_2
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	7b9b      	ldrb	r3, [r3, #14]
                                                         : BNO_ACC_SCALE_MG;
 8001c02:	2b00      	cmp	r3, #0
 8001c04:	d101      	bne.n	8001c0a <bno055_gravity+0x4a>
 8001c06:	4b20      	ldr	r3, [pc, #128]	@ (8001c88 <bno055_gravity+0xc8>)
 8001c08:	e001      	b.n	8001c0e <bno055_gravity+0x4e>
 8001c0a:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
    f32 scale = (imu->_acc_unit == BNO_ACC_UNITSEL_M_S2) ? BNO_ACC_SCALE_M_2
 8001c0e:	613b      	str	r3, [r7, #16]
    buf->x = (s16)((data[1] << 8) | data[0]) / scale;
 8001c10:	7a7b      	ldrb	r3, [r7, #9]
 8001c12:	021b      	lsls	r3, r3, #8
 8001c14:	b21a      	sxth	r2, r3
 8001c16:	7a3b      	ldrb	r3, [r7, #8]
 8001c18:	b21b      	sxth	r3, r3
 8001c1a:	4313      	orrs	r3, r2
 8001c1c:	b21b      	sxth	r3, r3
 8001c1e:	ee07 3a90 	vmov	s15, r3
 8001c22:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8001c26:	ed97 7a04 	vldr	s14, [r7, #16]
 8001c2a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001c2e:	683b      	ldr	r3, [r7, #0]
 8001c30:	edc3 7a00 	vstr	s15, [r3]
    buf->y = (s16)((data[3] << 8) | data[2]) / scale;
 8001c34:	7afb      	ldrb	r3, [r7, #11]
 8001c36:	021b      	lsls	r3, r3, #8
 8001c38:	b21a      	sxth	r2, r3
 8001c3a:	7abb      	ldrb	r3, [r7, #10]
 8001c3c:	b21b      	sxth	r3, r3
 8001c3e:	4313      	orrs	r3, r2
 8001c40:	b21b      	sxth	r3, r3
 8001c42:	ee07 3a90 	vmov	s15, r3
 8001c46:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8001c4a:	ed97 7a04 	vldr	s14, [r7, #16]
 8001c4e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001c52:	683b      	ldr	r3, [r7, #0]
 8001c54:	edc3 7a01 	vstr	s15, [r3, #4]
    buf->x = (s16)((data[5] << 8) | data[4]) / scale;
 8001c58:	7b7b      	ldrb	r3, [r7, #13]
 8001c5a:	021b      	lsls	r3, r3, #8
 8001c5c:	b21a      	sxth	r2, r3
 8001c5e:	7b3b      	ldrb	r3, [r7, #12]
 8001c60:	b21b      	sxth	r3, r3
 8001c62:	4313      	orrs	r3, r2
 8001c64:	b21b      	sxth	r3, r3
 8001c66:	ee07 3a90 	vmov	s15, r3
 8001c6a:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8001c6e:	ed97 7a04 	vldr	s14, [r7, #16]
 8001c72:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001c76:	683b      	ldr	r3, [r7, #0]
 8001c78:	edc3 7a00 	vstr	s15, [r3]
    return BNO_OK;
 8001c7c:	2300      	movs	r3, #0
}
 8001c7e:	4618      	mov	r0, r3
 8001c80:	371c      	adds	r7, #28
 8001c82:	46bd      	mov	sp, r7
 8001c84:	bd90      	pop	{r4, r7, pc}
 8001c86:	bf00      	nop
 8001c88:	42c80000 	.word	0x42c80000

08001c8c <bno055_euler_yaw>:
 *
 * Return:
 *     > `error_bno`: `BNO_OK` on success, errorcode else.
 * ----------------------------------------------------------------------
 */
error_bno bno055_euler_yaw(bno055_t* imu, f32* buf) {
 8001c8c:	b590      	push	{r4, r7, lr}
 8001c8e:	b0b1      	sub	sp, #196	@ 0xc4
 8001c90:	af2a      	add	r7, sp, #168	@ 0xa8
 8001c92:	6078      	str	r0, [r7, #4]
 8001c94:	6039      	str	r1, [r7, #0]
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
        return err;
    }
#endif  // BNO_AUTO_PAGE_SET
    u8 data[2];
    if ((err = bno055_read_regs(*imu, BNO_EUL_HEADING_LSB, data, 2)) !=
 8001c96:	687c      	ldr	r4, [r7, #4]
 8001c98:	2302      	movs	r3, #2
 8001c9a:	9329      	str	r3, [sp, #164]	@ 0xa4
 8001c9c:	f107 030c 	add.w	r3, r7, #12
 8001ca0:	9328      	str	r3, [sp, #160]	@ 0xa0
 8001ca2:	231a      	movs	r3, #26
 8001ca4:	9327      	str	r3, [sp, #156]	@ 0x9c
 8001ca6:	4668      	mov	r0, sp
 8001ca8:	f104 0310 	add.w	r3, r4, #16
 8001cac:	229c      	movs	r2, #156	@ 0x9c
 8001cae:	4619      	mov	r1, r3
 8001cb0:	f006 fb47 	bl	8008342 <memcpy>
 8001cb4:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8001cb8:	f000 fccb 	bl	8002652 <bno055_read_regs>
 8001cbc:	4603      	mov	r3, r0
 8001cbe:	75fb      	strb	r3, [r7, #23]
 8001cc0:	7dfb      	ldrb	r3, [r7, #23]
 8001cc2:	2b00      	cmp	r3, #0
 8001cc4:	d001      	beq.n	8001cca <bno055_euler_yaw+0x3e>
        BNO_OK) {
        return err;
 8001cc6:	7dfb      	ldrb	r3, [r7, #23]
 8001cc8:	e01b      	b.n	8001d02 <bno055_euler_yaw+0x76>
    }
    f32 scale = (imu->_eul_unit == BNO_EUL_UNIT_DEG) ? BNO_EUL_SCALE_DEG
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	7c5b      	ldrb	r3, [r3, #17]
                                                     : BNO_EUL_SCALE_RAD;
 8001cce:	2b00      	cmp	r3, #0
 8001cd0:	d102      	bne.n	8001cd8 <bno055_euler_yaw+0x4c>
 8001cd2:	f04f 4383 	mov.w	r3, #1098907648	@ 0x41800000
 8001cd6:	e000      	b.n	8001cda <bno055_euler_yaw+0x4e>
 8001cd8:	4b0c      	ldr	r3, [pc, #48]	@ (8001d0c <bno055_euler_yaw+0x80>)
    f32 scale = (imu->_eul_unit == BNO_EUL_UNIT_DEG) ? BNO_EUL_SCALE_DEG
 8001cda:	613b      	str	r3, [r7, #16]
    *buf = (s16)((data[1] << 8) | data[0]) / scale;
 8001cdc:	7b7b      	ldrb	r3, [r7, #13]
 8001cde:	021b      	lsls	r3, r3, #8
 8001ce0:	b21a      	sxth	r2, r3
 8001ce2:	7b3b      	ldrb	r3, [r7, #12]
 8001ce4:	b21b      	sxth	r3, r3
 8001ce6:	4313      	orrs	r3, r2
 8001ce8:	b21b      	sxth	r3, r3
 8001cea:	ee07 3a90 	vmov	s15, r3
 8001cee:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8001cf2:	ed97 7a04 	vldr	s14, [r7, #16]
 8001cf6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001cfa:	683b      	ldr	r3, [r7, #0]
 8001cfc:	edc3 7a00 	vstr	s15, [r3]
    return BNO_OK;
 8001d00:	2300      	movs	r3, #0
}
 8001d02:	4618      	mov	r0, r3
 8001d04:	371c      	adds	r7, #28
 8001d06:	46bd      	mov	sp, r7
 8001d08:	bd90      	pop	{r4, r7, pc}
 8001d0a:	bf00      	nop
 8001d0c:	44610000 	.word	0x44610000

08001d10 <bno055_euler_roll>:
 *
 * Return:
 *     > `error_bno`: `BNO_OK` on success, errorcode else.
 * ----------------------------------------------------------------------
 */
error_bno bno055_euler_roll(bno055_t* imu, f32* buf) {
 8001d10:	b590      	push	{r4, r7, lr}
 8001d12:	b0b1      	sub	sp, #196	@ 0xc4
 8001d14:	af2a      	add	r7, sp, #168	@ 0xa8
 8001d16:	6078      	str	r0, [r7, #4]
 8001d18:	6039      	str	r1, [r7, #0]
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
        return err;
    }
#endif  // BNO_AUTO_PAGE_SET
    u8 data[2];
    if ((err = bno055_read_regs(*imu, BNO_EUL_ROLL_LSB, data, 2)) != BNO_OK) {
 8001d1a:	687c      	ldr	r4, [r7, #4]
 8001d1c:	2302      	movs	r3, #2
 8001d1e:	9329      	str	r3, [sp, #164]	@ 0xa4
 8001d20:	f107 030c 	add.w	r3, r7, #12
 8001d24:	9328      	str	r3, [sp, #160]	@ 0xa0
 8001d26:	231c      	movs	r3, #28
 8001d28:	9327      	str	r3, [sp, #156]	@ 0x9c
 8001d2a:	4668      	mov	r0, sp
 8001d2c:	f104 0310 	add.w	r3, r4, #16
 8001d30:	229c      	movs	r2, #156	@ 0x9c
 8001d32:	4619      	mov	r1, r3
 8001d34:	f006 fb05 	bl	8008342 <memcpy>
 8001d38:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8001d3c:	f000 fc89 	bl	8002652 <bno055_read_regs>
 8001d40:	4603      	mov	r3, r0
 8001d42:	75fb      	strb	r3, [r7, #23]
 8001d44:	7dfb      	ldrb	r3, [r7, #23]
 8001d46:	2b00      	cmp	r3, #0
 8001d48:	d001      	beq.n	8001d4e <bno055_euler_roll+0x3e>
        return err;
 8001d4a:	7dfb      	ldrb	r3, [r7, #23]
 8001d4c:	e01b      	b.n	8001d86 <bno055_euler_roll+0x76>
    }
    f32 scale = (imu->_eul_unit == BNO_EUL_UNIT_DEG) ? BNO_EUL_SCALE_DEG
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	7c5b      	ldrb	r3, [r3, #17]
                                                     : BNO_EUL_SCALE_RAD;
 8001d52:	2b00      	cmp	r3, #0
 8001d54:	d102      	bne.n	8001d5c <bno055_euler_roll+0x4c>
 8001d56:	f04f 4383 	mov.w	r3, #1098907648	@ 0x41800000
 8001d5a:	e000      	b.n	8001d5e <bno055_euler_roll+0x4e>
 8001d5c:	4b0c      	ldr	r3, [pc, #48]	@ (8001d90 <bno055_euler_roll+0x80>)
    f32 scale = (imu->_eul_unit == BNO_EUL_UNIT_DEG) ? BNO_EUL_SCALE_DEG
 8001d5e:	613b      	str	r3, [r7, #16]
    *buf = (s16)((data[1] << 8) | data[0]) / scale;
 8001d60:	7b7b      	ldrb	r3, [r7, #13]
 8001d62:	021b      	lsls	r3, r3, #8
 8001d64:	b21a      	sxth	r2, r3
 8001d66:	7b3b      	ldrb	r3, [r7, #12]
 8001d68:	b21b      	sxth	r3, r3
 8001d6a:	4313      	orrs	r3, r2
 8001d6c:	b21b      	sxth	r3, r3
 8001d6e:	ee07 3a90 	vmov	s15, r3
 8001d72:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8001d76:	ed97 7a04 	vldr	s14, [r7, #16]
 8001d7a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001d7e:	683b      	ldr	r3, [r7, #0]
 8001d80:	edc3 7a00 	vstr	s15, [r3]
    return BNO_OK;
 8001d84:	2300      	movs	r3, #0
}
 8001d86:	4618      	mov	r0, r3
 8001d88:	371c      	adds	r7, #28
 8001d8a:	46bd      	mov	sp, r7
 8001d8c:	bd90      	pop	{r4, r7, pc}
 8001d8e:	bf00      	nop
 8001d90:	44610000 	.word	0x44610000

08001d94 <bno055_euler_pitch>:
 *
 * Return:
 *     > `error_bno`: `BNO_OK` on success, errorcode else.
 * ----------------------------------------------------------------------
 */
error_bno bno055_euler_pitch(bno055_t* imu, f32* buf) {
 8001d94:	b590      	push	{r4, r7, lr}
 8001d96:	b0b1      	sub	sp, #196	@ 0xc4
 8001d98:	af2a      	add	r7, sp, #168	@ 0xa8
 8001d9a:	6078      	str	r0, [r7, #4]
 8001d9c:	6039      	str	r1, [r7, #0]
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
        return err;
    }
#endif  // BNO_AUTO_PAGE_SET
    u8 data[2];
    if ((err = bno055_read_regs(*imu, BNO_EUL_PITCH_LSB, data, 2)) != BNO_OK) {
 8001d9e:	687c      	ldr	r4, [r7, #4]
 8001da0:	2302      	movs	r3, #2
 8001da2:	9329      	str	r3, [sp, #164]	@ 0xa4
 8001da4:	f107 030c 	add.w	r3, r7, #12
 8001da8:	9328      	str	r3, [sp, #160]	@ 0xa0
 8001daa:	231e      	movs	r3, #30
 8001dac:	9327      	str	r3, [sp, #156]	@ 0x9c
 8001dae:	4668      	mov	r0, sp
 8001db0:	f104 0310 	add.w	r3, r4, #16
 8001db4:	229c      	movs	r2, #156	@ 0x9c
 8001db6:	4619      	mov	r1, r3
 8001db8:	f006 fac3 	bl	8008342 <memcpy>
 8001dbc:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8001dc0:	f000 fc47 	bl	8002652 <bno055_read_regs>
 8001dc4:	4603      	mov	r3, r0
 8001dc6:	75fb      	strb	r3, [r7, #23]
 8001dc8:	7dfb      	ldrb	r3, [r7, #23]
 8001dca:	2b00      	cmp	r3, #0
 8001dcc:	d001      	beq.n	8001dd2 <bno055_euler_pitch+0x3e>
        return err;
 8001dce:	7dfb      	ldrb	r3, [r7, #23]
 8001dd0:	e01b      	b.n	8001e0a <bno055_euler_pitch+0x76>
    }
    f32 scale = (imu->_eul_unit == BNO_EUL_UNIT_DEG) ? BNO_EUL_SCALE_DEG
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	7c5b      	ldrb	r3, [r3, #17]
                                                     : BNO_EUL_SCALE_RAD;
 8001dd6:	2b00      	cmp	r3, #0
 8001dd8:	d102      	bne.n	8001de0 <bno055_euler_pitch+0x4c>
 8001dda:	f04f 4383 	mov.w	r3, #1098907648	@ 0x41800000
 8001dde:	e000      	b.n	8001de2 <bno055_euler_pitch+0x4e>
 8001de0:	4b0c      	ldr	r3, [pc, #48]	@ (8001e14 <bno055_euler_pitch+0x80>)
    f32 scale = (imu->_eul_unit == BNO_EUL_UNIT_DEG) ? BNO_EUL_SCALE_DEG
 8001de2:	613b      	str	r3, [r7, #16]
    *buf = (s16)((data[1] << 8) | data[0]) / scale;
 8001de4:	7b7b      	ldrb	r3, [r7, #13]
 8001de6:	021b      	lsls	r3, r3, #8
 8001de8:	b21a      	sxth	r2, r3
 8001dea:	7b3b      	ldrb	r3, [r7, #12]
 8001dec:	b21b      	sxth	r3, r3
 8001dee:	4313      	orrs	r3, r2
 8001df0:	b21b      	sxth	r3, r3
 8001df2:	ee07 3a90 	vmov	s15, r3
 8001df6:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8001dfa:	ed97 7a04 	vldr	s14, [r7, #16]
 8001dfe:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001e02:	683b      	ldr	r3, [r7, #0]
 8001e04:	edc3 7a00 	vstr	s15, [r3]
    return BNO_OK;
 8001e08:	2300      	movs	r3, #0
}
 8001e0a:	4618      	mov	r0, r3
 8001e0c:	371c      	adds	r7, #28
 8001e0e:	46bd      	mov	sp, r7
 8001e10:	bd90      	pop	{r4, r7, pc}
 8001e12:	bf00      	nop
 8001e14:	44610000 	.word	0x44610000

08001e18 <bno055_euler>:
 *
 * Return:
 *     > `error_bno`: `BNO_OK` on success, errorcode else.
 * ----------------------------------------------------------------------
 */
error_bno bno055_euler(bno055_t* imu, bno055_euler_t* buf) {
 8001e18:	b590      	push	{r4, r7, lr}
 8001e1a:	b0b1      	sub	sp, #196	@ 0xc4
 8001e1c:	af2a      	add	r7, sp, #168	@ 0xa8
 8001e1e:	6078      	str	r0, [r7, #4]
 8001e20:	6039      	str	r1, [r7, #0]
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
        return err;
    }
#endif  // BNO_AUTO_PAGE_SET
    u8 data[6];
    if ((err = bno055_read_regs(*imu, BNO_EUL_HEADING_LSB, data, 6)) !=
 8001e22:	687c      	ldr	r4, [r7, #4]
 8001e24:	2306      	movs	r3, #6
 8001e26:	9329      	str	r3, [sp, #164]	@ 0xa4
 8001e28:	f107 0308 	add.w	r3, r7, #8
 8001e2c:	9328      	str	r3, [sp, #160]	@ 0xa0
 8001e2e:	231a      	movs	r3, #26
 8001e30:	9327      	str	r3, [sp, #156]	@ 0x9c
 8001e32:	4668      	mov	r0, sp
 8001e34:	f104 0310 	add.w	r3, r4, #16
 8001e38:	229c      	movs	r2, #156	@ 0x9c
 8001e3a:	4619      	mov	r1, r3
 8001e3c:	f006 fa81 	bl	8008342 <memcpy>
 8001e40:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8001e44:	f000 fc05 	bl	8002652 <bno055_read_regs>
 8001e48:	4603      	mov	r3, r0
 8001e4a:	75fb      	strb	r3, [r7, #23]
 8001e4c:	7dfb      	ldrb	r3, [r7, #23]
 8001e4e:	2b00      	cmp	r3, #0
 8001e50:	d001      	beq.n	8001e56 <bno055_euler+0x3e>
        BNO_OK) {
        return err;
 8001e52:	7dfb      	ldrb	r3, [r7, #23]
 8001e54:	e03f      	b.n	8001ed6 <bno055_euler+0xbe>
    }
    f32 scale = (imu->_eul_unit == BNO_EUL_UNIT_DEG) ? BNO_EUL_SCALE_DEG
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	7c5b      	ldrb	r3, [r3, #17]
                                                     : BNO_EUL_SCALE_RAD;
 8001e5a:	2b00      	cmp	r3, #0
 8001e5c:	d102      	bne.n	8001e64 <bno055_euler+0x4c>
 8001e5e:	f04f 4383 	mov.w	r3, #1098907648	@ 0x41800000
 8001e62:	e000      	b.n	8001e66 <bno055_euler+0x4e>
 8001e64:	4b1e      	ldr	r3, [pc, #120]	@ (8001ee0 <bno055_euler+0xc8>)
    f32 scale = (imu->_eul_unit == BNO_EUL_UNIT_DEG) ? BNO_EUL_SCALE_DEG
 8001e66:	613b      	str	r3, [r7, #16]
    buf->yaw = (s16)((data[1] << 8) | data[0]) / scale;
 8001e68:	7a7b      	ldrb	r3, [r7, #9]
 8001e6a:	021b      	lsls	r3, r3, #8
 8001e6c:	b21a      	sxth	r2, r3
 8001e6e:	7a3b      	ldrb	r3, [r7, #8]
 8001e70:	b21b      	sxth	r3, r3
 8001e72:	4313      	orrs	r3, r2
 8001e74:	b21b      	sxth	r3, r3
 8001e76:	ee07 3a90 	vmov	s15, r3
 8001e7a:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8001e7e:	ed97 7a04 	vldr	s14, [r7, #16]
 8001e82:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001e86:	683b      	ldr	r3, [r7, #0]
 8001e88:	edc3 7a02 	vstr	s15, [r3, #8]
    buf->roll = (s16)((data[3] << 8) | data[2]) / scale;
 8001e8c:	7afb      	ldrb	r3, [r7, #11]
 8001e8e:	021b      	lsls	r3, r3, #8
 8001e90:	b21a      	sxth	r2, r3
 8001e92:	7abb      	ldrb	r3, [r7, #10]
 8001e94:	b21b      	sxth	r3, r3
 8001e96:	4313      	orrs	r3, r2
 8001e98:	b21b      	sxth	r3, r3
 8001e9a:	ee07 3a90 	vmov	s15, r3
 8001e9e:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8001ea2:	ed97 7a04 	vldr	s14, [r7, #16]
 8001ea6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001eaa:	683b      	ldr	r3, [r7, #0]
 8001eac:	edc3 7a00 	vstr	s15, [r3]
    buf->pitch = (s16)((data[5] << 8) | data[4]) / scale;
 8001eb0:	7b7b      	ldrb	r3, [r7, #13]
 8001eb2:	021b      	lsls	r3, r3, #8
 8001eb4:	b21a      	sxth	r2, r3
 8001eb6:	7b3b      	ldrb	r3, [r7, #12]
 8001eb8:	b21b      	sxth	r3, r3
 8001eba:	4313      	orrs	r3, r2
 8001ebc:	b21b      	sxth	r3, r3
 8001ebe:	ee07 3a90 	vmov	s15, r3
 8001ec2:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8001ec6:	ed97 7a04 	vldr	s14, [r7, #16]
 8001eca:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001ece:	683b      	ldr	r3, [r7, #0]
 8001ed0:	edc3 7a01 	vstr	s15, [r3, #4]
    return BNO_OK;
 8001ed4:	2300      	movs	r3, #0
}
 8001ed6:	4618      	mov	r0, r3
 8001ed8:	371c      	adds	r7, #28
 8001eda:	46bd      	mov	sp, r7
 8001edc:	bd90      	pop	{r4, r7, pc}
 8001ede:	bf00      	nop
 8001ee0:	44610000 	.word	0x44610000

08001ee4 <bno055_quaternion_w>:
 *
 * Return:
 *     > `error_bno`: `BNO_OK` on success, errorcode else.
 * ----------------------------------------------------------------------
 */
error_bno bno055_quaternion_w(bno055_t* imu, f32* buf) {
 8001ee4:	b590      	push	{r4, r7, lr}
 8001ee6:	b0af      	sub	sp, #188	@ 0xbc
 8001ee8:	af2a      	add	r7, sp, #168	@ 0xa8
 8001eea:	6078      	str	r0, [r7, #4]
 8001eec:	6039      	str	r1, [r7, #0]
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
        return err;
    }
#endif  // BNO_AUTO_PAGE_SET
    u8 data[2];
    if ((err = bno055_read_regs(*imu, BNO_QUA_DATA_W_LSB, data, 2)) != BNO_OK) {
 8001eee:	687c      	ldr	r4, [r7, #4]
 8001ef0:	2302      	movs	r3, #2
 8001ef2:	9329      	str	r3, [sp, #164]	@ 0xa4
 8001ef4:	f107 030c 	add.w	r3, r7, #12
 8001ef8:	9328      	str	r3, [sp, #160]	@ 0xa0
 8001efa:	2320      	movs	r3, #32
 8001efc:	9327      	str	r3, [sp, #156]	@ 0x9c
 8001efe:	4668      	mov	r0, sp
 8001f00:	f104 0310 	add.w	r3, r4, #16
 8001f04:	229c      	movs	r2, #156	@ 0x9c
 8001f06:	4619      	mov	r1, r3
 8001f08:	f006 fa1b 	bl	8008342 <memcpy>
 8001f0c:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8001f10:	f000 fb9f 	bl	8002652 <bno055_read_regs>
 8001f14:	4603      	mov	r3, r0
 8001f16:	73fb      	strb	r3, [r7, #15]
 8001f18:	7bfb      	ldrb	r3, [r7, #15]
 8001f1a:	2b00      	cmp	r3, #0
 8001f1c:	d001      	beq.n	8001f22 <bno055_quaternion_w+0x3e>
        return err;
 8001f1e:	7bfb      	ldrb	r3, [r7, #15]
 8001f20:	e012      	b.n	8001f48 <bno055_quaternion_w+0x64>
    }
    *buf = (s16)((data[1] << 8) | data[0]) / (f32)BNO_QUA_SCALE;
 8001f22:	7b7b      	ldrb	r3, [r7, #13]
 8001f24:	021b      	lsls	r3, r3, #8
 8001f26:	b21a      	sxth	r2, r3
 8001f28:	7b3b      	ldrb	r3, [r7, #12]
 8001f2a:	b21b      	sxth	r3, r3
 8001f2c:	4313      	orrs	r3, r2
 8001f2e:	b21b      	sxth	r3, r3
 8001f30:	ee07 3a90 	vmov	s15, r3
 8001f34:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001f38:	eddf 6a05 	vldr	s13, [pc, #20]	@ 8001f50 <bno055_quaternion_w+0x6c>
 8001f3c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001f40:	683b      	ldr	r3, [r7, #0]
 8001f42:	edc3 7a00 	vstr	s15, [r3]
    return BNO_OK;
 8001f46:	2300      	movs	r3, #0
}
 8001f48:	4618      	mov	r0, r3
 8001f4a:	3714      	adds	r7, #20
 8001f4c:	46bd      	mov	sp, r7
 8001f4e:	bd90      	pop	{r4, r7, pc}
 8001f50:	46800000 	.word	0x46800000

08001f54 <bno055_quaternion_x>:
 *
 * Return:
 *     > `error_bno`: `BNO_OK` on success, errorcode else.
 * ----------------------------------------------------------------------
 */
error_bno bno055_quaternion_x(bno055_t* imu, f32* buf) {
 8001f54:	b590      	push	{r4, r7, lr}
 8001f56:	b0af      	sub	sp, #188	@ 0xbc
 8001f58:	af2a      	add	r7, sp, #168	@ 0xa8
 8001f5a:	6078      	str	r0, [r7, #4]
 8001f5c:	6039      	str	r1, [r7, #0]
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
        return err;
    }
#endif  // BNO_AUTO_PAGE_SET
    u8 data[2];
    if ((err = bno055_read_regs(*imu, BNO_QUA_DATA_X_LSB, data, 2)) != BNO_OK) {
 8001f5e:	687c      	ldr	r4, [r7, #4]
 8001f60:	2302      	movs	r3, #2
 8001f62:	9329      	str	r3, [sp, #164]	@ 0xa4
 8001f64:	f107 030c 	add.w	r3, r7, #12
 8001f68:	9328      	str	r3, [sp, #160]	@ 0xa0
 8001f6a:	2322      	movs	r3, #34	@ 0x22
 8001f6c:	9327      	str	r3, [sp, #156]	@ 0x9c
 8001f6e:	4668      	mov	r0, sp
 8001f70:	f104 0310 	add.w	r3, r4, #16
 8001f74:	229c      	movs	r2, #156	@ 0x9c
 8001f76:	4619      	mov	r1, r3
 8001f78:	f006 f9e3 	bl	8008342 <memcpy>
 8001f7c:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8001f80:	f000 fb67 	bl	8002652 <bno055_read_regs>
 8001f84:	4603      	mov	r3, r0
 8001f86:	73fb      	strb	r3, [r7, #15]
 8001f88:	7bfb      	ldrb	r3, [r7, #15]
 8001f8a:	2b00      	cmp	r3, #0
 8001f8c:	d001      	beq.n	8001f92 <bno055_quaternion_x+0x3e>
        return err;
 8001f8e:	7bfb      	ldrb	r3, [r7, #15]
 8001f90:	e012      	b.n	8001fb8 <bno055_quaternion_x+0x64>
    }
    *buf = (s16)((data[1] << 8) | data[0]) / (f32)BNO_QUA_SCALE;
 8001f92:	7b7b      	ldrb	r3, [r7, #13]
 8001f94:	021b      	lsls	r3, r3, #8
 8001f96:	b21a      	sxth	r2, r3
 8001f98:	7b3b      	ldrb	r3, [r7, #12]
 8001f9a:	b21b      	sxth	r3, r3
 8001f9c:	4313      	orrs	r3, r2
 8001f9e:	b21b      	sxth	r3, r3
 8001fa0:	ee07 3a90 	vmov	s15, r3
 8001fa4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001fa8:	eddf 6a05 	vldr	s13, [pc, #20]	@ 8001fc0 <bno055_quaternion_x+0x6c>
 8001fac:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001fb0:	683b      	ldr	r3, [r7, #0]
 8001fb2:	edc3 7a00 	vstr	s15, [r3]
    return BNO_OK;
 8001fb6:	2300      	movs	r3, #0
}
 8001fb8:	4618      	mov	r0, r3
 8001fba:	3714      	adds	r7, #20
 8001fbc:	46bd      	mov	sp, r7
 8001fbe:	bd90      	pop	{r4, r7, pc}
 8001fc0:	46800000 	.word	0x46800000

08001fc4 <bno055_quaternion_y>:
 *
 * Return:
 *     > `error_bno`: `BNO_OK` on success, errorcode else.
 * ----------------------------------------------------------------------
 */
error_bno bno055_quaternion_y(bno055_t* imu, f32* buf) {
 8001fc4:	b590      	push	{r4, r7, lr}
 8001fc6:	b0af      	sub	sp, #188	@ 0xbc
 8001fc8:	af2a      	add	r7, sp, #168	@ 0xa8
 8001fca:	6078      	str	r0, [r7, #4]
 8001fcc:	6039      	str	r1, [r7, #0]
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
        return err;
    }
#endif  // BNO_AUTO_PAGE_SET
    u8 data[2];
    if ((err = bno055_read_regs(*imu, BNO_QUA_DATA_Y_LSB, data, 2)) != BNO_OK) {
 8001fce:	687c      	ldr	r4, [r7, #4]
 8001fd0:	2302      	movs	r3, #2
 8001fd2:	9329      	str	r3, [sp, #164]	@ 0xa4
 8001fd4:	f107 030c 	add.w	r3, r7, #12
 8001fd8:	9328      	str	r3, [sp, #160]	@ 0xa0
 8001fda:	2324      	movs	r3, #36	@ 0x24
 8001fdc:	9327      	str	r3, [sp, #156]	@ 0x9c
 8001fde:	4668      	mov	r0, sp
 8001fe0:	f104 0310 	add.w	r3, r4, #16
 8001fe4:	229c      	movs	r2, #156	@ 0x9c
 8001fe6:	4619      	mov	r1, r3
 8001fe8:	f006 f9ab 	bl	8008342 <memcpy>
 8001fec:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8001ff0:	f000 fb2f 	bl	8002652 <bno055_read_regs>
 8001ff4:	4603      	mov	r3, r0
 8001ff6:	73fb      	strb	r3, [r7, #15]
 8001ff8:	7bfb      	ldrb	r3, [r7, #15]
 8001ffa:	2b00      	cmp	r3, #0
 8001ffc:	d001      	beq.n	8002002 <bno055_quaternion_y+0x3e>
        return err;
 8001ffe:	7bfb      	ldrb	r3, [r7, #15]
 8002000:	e012      	b.n	8002028 <bno055_quaternion_y+0x64>
    }
    *buf = (s16)((data[1] << 8) | data[0]) / (f32)BNO_QUA_SCALE;
 8002002:	7b7b      	ldrb	r3, [r7, #13]
 8002004:	021b      	lsls	r3, r3, #8
 8002006:	b21a      	sxth	r2, r3
 8002008:	7b3b      	ldrb	r3, [r7, #12]
 800200a:	b21b      	sxth	r3, r3
 800200c:	4313      	orrs	r3, r2
 800200e:	b21b      	sxth	r3, r3
 8002010:	ee07 3a90 	vmov	s15, r3
 8002014:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002018:	eddf 6a05 	vldr	s13, [pc, #20]	@ 8002030 <bno055_quaternion_y+0x6c>
 800201c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002020:	683b      	ldr	r3, [r7, #0]
 8002022:	edc3 7a00 	vstr	s15, [r3]
    return BNO_OK;
 8002026:	2300      	movs	r3, #0
}
 8002028:	4618      	mov	r0, r3
 800202a:	3714      	adds	r7, #20
 800202c:	46bd      	mov	sp, r7
 800202e:	bd90      	pop	{r4, r7, pc}
 8002030:	46800000 	.word	0x46800000

08002034 <bno055_quaternion_z>:
 *
 * Return:
 *     > `error_bno`: `BNO_OK` on success, errorcode else.
 * ----------------------------------------------------------------------
 */
error_bno bno055_quaternion_z(bno055_t* imu, f32* buf) {
 8002034:	b590      	push	{r4, r7, lr}
 8002036:	b0af      	sub	sp, #188	@ 0xbc
 8002038:	af2a      	add	r7, sp, #168	@ 0xa8
 800203a:	6078      	str	r0, [r7, #4]
 800203c:	6039      	str	r1, [r7, #0]
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
        return err;
    }
#endif  // BNO_AUTO_PAGE_SET
    u8 data[2];
    if ((err = bno055_read_regs(*imu, BNO_QUA_DATA_Z_LSB, data, 2)) != BNO_OK) {
 800203e:	687c      	ldr	r4, [r7, #4]
 8002040:	2302      	movs	r3, #2
 8002042:	9329      	str	r3, [sp, #164]	@ 0xa4
 8002044:	f107 030c 	add.w	r3, r7, #12
 8002048:	9328      	str	r3, [sp, #160]	@ 0xa0
 800204a:	2326      	movs	r3, #38	@ 0x26
 800204c:	9327      	str	r3, [sp, #156]	@ 0x9c
 800204e:	4668      	mov	r0, sp
 8002050:	f104 0310 	add.w	r3, r4, #16
 8002054:	229c      	movs	r2, #156	@ 0x9c
 8002056:	4619      	mov	r1, r3
 8002058:	f006 f973 	bl	8008342 <memcpy>
 800205c:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8002060:	f000 faf7 	bl	8002652 <bno055_read_regs>
 8002064:	4603      	mov	r3, r0
 8002066:	73fb      	strb	r3, [r7, #15]
 8002068:	7bfb      	ldrb	r3, [r7, #15]
 800206a:	2b00      	cmp	r3, #0
 800206c:	d001      	beq.n	8002072 <bno055_quaternion_z+0x3e>
        return err;
 800206e:	7bfb      	ldrb	r3, [r7, #15]
 8002070:	e012      	b.n	8002098 <bno055_quaternion_z+0x64>
    }
    *buf = (s16)((data[1] << 8) | data[0]) / (f32)BNO_QUA_SCALE;
 8002072:	7b7b      	ldrb	r3, [r7, #13]
 8002074:	021b      	lsls	r3, r3, #8
 8002076:	b21a      	sxth	r2, r3
 8002078:	7b3b      	ldrb	r3, [r7, #12]
 800207a:	b21b      	sxth	r3, r3
 800207c:	4313      	orrs	r3, r2
 800207e:	b21b      	sxth	r3, r3
 8002080:	ee07 3a90 	vmov	s15, r3
 8002084:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002088:	eddf 6a05 	vldr	s13, [pc, #20]	@ 80020a0 <bno055_quaternion_z+0x6c>
 800208c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002090:	683b      	ldr	r3, [r7, #0]
 8002092:	edc3 7a00 	vstr	s15, [r3]
    return BNO_OK;
 8002096:	2300      	movs	r3, #0
}
 8002098:	4618      	mov	r0, r3
 800209a:	3714      	adds	r7, #20
 800209c:	46bd      	mov	sp, r7
 800209e:	bd90      	pop	{r4, r7, pc}
 80020a0:	46800000 	.word	0x46800000

080020a4 <bno055_quaternion>:
 *
 * Return:
 *     > `error_bno`: `BNO_OK` on success, errorcode else.
 * ----------------------------------------------------------------------
 */
error_bno bno055_quaternion(bno055_t* imu, bno055_vec4_t* buf) {
 80020a4:	b590      	push	{r4, r7, lr}
 80020a6:	b0b1      	sub	sp, #196	@ 0xc4
 80020a8:	af2a      	add	r7, sp, #168	@ 0xa8
 80020aa:	6078      	str	r0, [r7, #4]
 80020ac:	6039      	str	r1, [r7, #0]
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
        return err;
    }
#endif  // BNO_AUTO_PAGE_SET
    u8 data[8];
    if ((err = bno055_read_regs(*imu, BNO_QUA_DATA_W_LSB, data, 8)) != BNO_OK) {
 80020ae:	687c      	ldr	r4, [r7, #4]
 80020b0:	2308      	movs	r3, #8
 80020b2:	9329      	str	r3, [sp, #164]	@ 0xa4
 80020b4:	f107 030c 	add.w	r3, r7, #12
 80020b8:	9328      	str	r3, [sp, #160]	@ 0xa0
 80020ba:	2320      	movs	r3, #32
 80020bc:	9327      	str	r3, [sp, #156]	@ 0x9c
 80020be:	4668      	mov	r0, sp
 80020c0:	f104 0310 	add.w	r3, r4, #16
 80020c4:	229c      	movs	r2, #156	@ 0x9c
 80020c6:	4619      	mov	r1, r3
 80020c8:	f006 f93b 	bl	8008342 <memcpy>
 80020cc:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 80020d0:	f000 fabf 	bl	8002652 <bno055_read_regs>
 80020d4:	4603      	mov	r3, r0
 80020d6:	75fb      	strb	r3, [r7, #23]
 80020d8:	7dfb      	ldrb	r3, [r7, #23]
 80020da:	2b00      	cmp	r3, #0
 80020dc:	d001      	beq.n	80020e2 <bno055_quaternion+0x3e>
        return err;
 80020de:	7dfb      	ldrb	r3, [r7, #23]
 80020e0:	e048      	b.n	8002174 <bno055_quaternion+0xd0>
    }
    buf->w = (s16)((data[1] << 8) | data[0]) / (f32)BNO_QUA_SCALE;
 80020e2:	7b7b      	ldrb	r3, [r7, #13]
 80020e4:	021b      	lsls	r3, r3, #8
 80020e6:	b21a      	sxth	r2, r3
 80020e8:	7b3b      	ldrb	r3, [r7, #12]
 80020ea:	b21b      	sxth	r3, r3
 80020ec:	4313      	orrs	r3, r2
 80020ee:	b21b      	sxth	r3, r3
 80020f0:	ee07 3a90 	vmov	s15, r3
 80020f4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80020f8:	eddf 6a20 	vldr	s13, [pc, #128]	@ 800217c <bno055_quaternion+0xd8>
 80020fc:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002100:	683b      	ldr	r3, [r7, #0]
 8002102:	edc3 7a03 	vstr	s15, [r3, #12]
    buf->x = (s16)((data[3] << 8) | data[2]) / (f32)BNO_QUA_SCALE;
 8002106:	7bfb      	ldrb	r3, [r7, #15]
 8002108:	021b      	lsls	r3, r3, #8
 800210a:	b21a      	sxth	r2, r3
 800210c:	7bbb      	ldrb	r3, [r7, #14]
 800210e:	b21b      	sxth	r3, r3
 8002110:	4313      	orrs	r3, r2
 8002112:	b21b      	sxth	r3, r3
 8002114:	ee07 3a90 	vmov	s15, r3
 8002118:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800211c:	eddf 6a17 	vldr	s13, [pc, #92]	@ 800217c <bno055_quaternion+0xd8>
 8002120:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002124:	683b      	ldr	r3, [r7, #0]
 8002126:	edc3 7a00 	vstr	s15, [r3]
    buf->y = (s16)((data[5] << 8) | data[4]) / (f32)BNO_QUA_SCALE;
 800212a:	7c7b      	ldrb	r3, [r7, #17]
 800212c:	021b      	lsls	r3, r3, #8
 800212e:	b21a      	sxth	r2, r3
 8002130:	7c3b      	ldrb	r3, [r7, #16]
 8002132:	b21b      	sxth	r3, r3
 8002134:	4313      	orrs	r3, r2
 8002136:	b21b      	sxth	r3, r3
 8002138:	ee07 3a90 	vmov	s15, r3
 800213c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002140:	eddf 6a0e 	vldr	s13, [pc, #56]	@ 800217c <bno055_quaternion+0xd8>
 8002144:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002148:	683b      	ldr	r3, [r7, #0]
 800214a:	edc3 7a01 	vstr	s15, [r3, #4]
    buf->z = (s16)((data[7] << 8) | data[6]) / (f32)BNO_QUA_SCALE;
 800214e:	7cfb      	ldrb	r3, [r7, #19]
 8002150:	021b      	lsls	r3, r3, #8
 8002152:	b21a      	sxth	r2, r3
 8002154:	7cbb      	ldrb	r3, [r7, #18]
 8002156:	b21b      	sxth	r3, r3
 8002158:	4313      	orrs	r3, r2
 800215a:	b21b      	sxth	r3, r3
 800215c:	ee07 3a90 	vmov	s15, r3
 8002160:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002164:	eddf 6a05 	vldr	s13, [pc, #20]	@ 800217c <bno055_quaternion+0xd8>
 8002168:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800216c:	683b      	ldr	r3, [r7, #0]
 800216e:	edc3 7a02 	vstr	s15, [r3, #8]
    return BNO_OK;
 8002172:	2300      	movs	r3, #0
}
 8002174:	4618      	mov	r0, r3
 8002176:	371c      	adds	r7, #28
 8002178:	46bd      	mov	sp, r7
 800217a:	bd90      	pop	{r4, r7, pc}
 800217c:	46800000 	.word	0x46800000

08002180 <bno055_acc_conf>:

error_bno bno055_acc_conf(bno055_t* bno, const bno055_acc_range_t range,
                          const bno055_acc_band_t bandwidth,
                          const bno055_acc_mode_t mode) {
 8002180:	b590      	push	{r4, r7, lr}
 8002182:	b0af      	sub	sp, #188	@ 0xbc
 8002184:	af2a      	add	r7, sp, #168	@ 0xa8
 8002186:	6078      	str	r0, [r7, #4]
 8002188:	4608      	mov	r0, r1
 800218a:	4611      	mov	r1, r2
 800218c:	461a      	mov	r2, r3
 800218e:	4603      	mov	r3, r0
 8002190:	70fb      	strb	r3, [r7, #3]
 8002192:	460b      	mov	r3, r1
 8002194:	70bb      	strb	r3, [r7, #2]
 8002196:	4613      	mov	r3, r2
 8002198:	707b      	strb	r3, [r7, #1]
    error_bno err;
    if ((err = bno055_set_page(bno, BNO_PAGE_1)) != BNO_OK) {
 800219a:	2101      	movs	r1, #1
 800219c:	6878      	ldr	r0, [r7, #4]
 800219e:	f000 fabc 	bl	800271a <bno055_set_page>
 80021a2:	4603      	mov	r3, r0
 80021a4:	73fb      	strb	r3, [r7, #15]
 80021a6:	7bfb      	ldrb	r3, [r7, #15]
 80021a8:	2b00      	cmp	r3, #0
 80021aa:	d001      	beq.n	80021b0 <bno055_acc_conf+0x30>
        return err;
 80021ac:	7bfb      	ldrb	r3, [r7, #15]
 80021ae:	e04b      	b.n	8002248 <bno055_acc_conf+0xc8>
    }
    if ((err = bno055_set_opmode(bno, BNO_MODE_CONFIG)) != BNO_OK) {
 80021b0:	2100      	movs	r1, #0
 80021b2:	6878      	ldr	r0, [r7, #4]
 80021b4:	f000 f91b 	bl	80023ee <bno055_set_opmode>
 80021b8:	4603      	mov	r3, r0
 80021ba:	73fb      	strb	r3, [r7, #15]
 80021bc:	7bfb      	ldrb	r3, [r7, #15]
 80021be:	2b00      	cmp	r3, #0
 80021c0:	d001      	beq.n	80021c6 <bno055_acc_conf+0x46>
        return err;
 80021c2:	7bfb      	ldrb	r3, [r7, #15]
 80021c4:	e040      	b.n	8002248 <bno055_acc_conf+0xc8>
    }
    HAL_Delay(BNO_CONFIG_TIME_DELAY + 5);
 80021c6:	200c      	movs	r0, #12
 80021c8:	f001 fb72 	bl	80038b0 <HAL_Delay>
    u8 config = range | bandwidth | mode;
 80021cc:	78fa      	ldrb	r2, [r7, #3]
 80021ce:	78bb      	ldrb	r3, [r7, #2]
 80021d0:	4313      	orrs	r3, r2
 80021d2:	b2da      	uxtb	r2, r3
 80021d4:	787b      	ldrb	r3, [r7, #1]
 80021d6:	4313      	orrs	r3, r2
 80021d8:	b2db      	uxtb	r3, r3
 80021da:	73bb      	strb	r3, [r7, #14]
    if ((err = bno055_write_regs(*bno, BNO_ACC_CONFIG, &config, 1)) != BNO_OK) {
 80021dc:	687c      	ldr	r4, [r7, #4]
 80021de:	2301      	movs	r3, #1
 80021e0:	9329      	str	r3, [sp, #164]	@ 0xa4
 80021e2:	f107 030e 	add.w	r3, r7, #14
 80021e6:	9328      	str	r3, [sp, #160]	@ 0xa0
 80021e8:	2308      	movs	r3, #8
 80021ea:	9327      	str	r3, [sp, #156]	@ 0x9c
 80021ec:	4668      	mov	r0, sp
 80021ee:	f104 0310 	add.w	r3, r4, #16
 80021f2:	229c      	movs	r2, #156	@ 0x9c
 80021f4:	4619      	mov	r1, r3
 80021f6:	f006 f8a4 	bl	8008342 <memcpy>
 80021fa:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 80021fe:	f000 fa5e 	bl	80026be <bno055_write_regs>
 8002202:	4603      	mov	r3, r0
 8002204:	73fb      	strb	r3, [r7, #15]
 8002206:	7bfb      	ldrb	r3, [r7, #15]
 8002208:	2b00      	cmp	r3, #0
 800220a:	d001      	beq.n	8002210 <bno055_acc_conf+0x90>
        return err;
 800220c:	7bfb      	ldrb	r3, [r7, #15]
 800220e:	e01b      	b.n	8002248 <bno055_acc_conf+0xc8>
    }
    if ((err = bno055_set_opmode(bno, bno->mode)) != BNO_OK) {
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	791b      	ldrb	r3, [r3, #4]
 8002214:	4619      	mov	r1, r3
 8002216:	6878      	ldr	r0, [r7, #4]
 8002218:	f000 f8e9 	bl	80023ee <bno055_set_opmode>
 800221c:	4603      	mov	r3, r0
 800221e:	73fb      	strb	r3, [r7, #15]
 8002220:	7bfb      	ldrb	r3, [r7, #15]
 8002222:	2b00      	cmp	r3, #0
 8002224:	d001      	beq.n	800222a <bno055_acc_conf+0xaa>
        return err;
 8002226:	7bfb      	ldrb	r3, [r7, #15]
 8002228:	e00e      	b.n	8002248 <bno055_acc_conf+0xc8>
    }
    HAL_Delay(BNO_ANY_TIME_DELAY + 5);
 800222a:	2018      	movs	r0, #24
 800222c:	f001 fb40 	bl	80038b0 <HAL_Delay>
    if ((err = bno055_set_page(bno, BNO_PAGE_0)) != BNO_OK) {
 8002230:	2100      	movs	r1, #0
 8002232:	6878      	ldr	r0, [r7, #4]
 8002234:	f000 fa71 	bl	800271a <bno055_set_page>
 8002238:	4603      	mov	r3, r0
 800223a:	73fb      	strb	r3, [r7, #15]
 800223c:	7bfb      	ldrb	r3, [r7, #15]
 800223e:	2b00      	cmp	r3, #0
 8002240:	d001      	beq.n	8002246 <bno055_acc_conf+0xc6>
        return err;
 8002242:	7bfb      	ldrb	r3, [r7, #15]
 8002244:	e000      	b.n	8002248 <bno055_acc_conf+0xc8>
    }
    return BNO_OK;
 8002246:	2300      	movs	r3, #0
}
 8002248:	4618      	mov	r0, r3
 800224a:	3714      	adds	r7, #20
 800224c:	46bd      	mov	sp, r7
 800224e:	bd90      	pop	{r4, r7, pc}

08002250 <bno055_gyr_conf>:

error_bno bno055_gyr_conf(bno055_t* bno, const bno055_gyr_range_t range,
                          const bno055_gyr_band_t bandwidth,
                          const bno055_gyr_mode_t mode) {
 8002250:	b590      	push	{r4, r7, lr}
 8002252:	b0af      	sub	sp, #188	@ 0xbc
 8002254:	af2a      	add	r7, sp, #168	@ 0xa8
 8002256:	6078      	str	r0, [r7, #4]
 8002258:	4608      	mov	r0, r1
 800225a:	4611      	mov	r1, r2
 800225c:	461a      	mov	r2, r3
 800225e:	4603      	mov	r3, r0
 8002260:	70fb      	strb	r3, [r7, #3]
 8002262:	460b      	mov	r3, r1
 8002264:	70bb      	strb	r3, [r7, #2]
 8002266:	4613      	mov	r3, r2
 8002268:	707b      	strb	r3, [r7, #1]
    error_bno err;
    if ((err = bno055_set_page(bno, BNO_PAGE_1)) != BNO_OK) {
 800226a:	2101      	movs	r1, #1
 800226c:	6878      	ldr	r0, [r7, #4]
 800226e:	f000 fa54 	bl	800271a <bno055_set_page>
 8002272:	4603      	mov	r3, r0
 8002274:	73fb      	strb	r3, [r7, #15]
 8002276:	7bfb      	ldrb	r3, [r7, #15]
 8002278:	2b00      	cmp	r3, #0
 800227a:	d001      	beq.n	8002280 <bno055_gyr_conf+0x30>
        return err;
 800227c:	7bfb      	ldrb	r3, [r7, #15]
 800227e:	e04a      	b.n	8002316 <bno055_gyr_conf+0xc6>
    }
    if ((err = bno055_set_opmode(bno, BNO_MODE_CONFIG)) != BNO_OK) {
 8002280:	2100      	movs	r1, #0
 8002282:	6878      	ldr	r0, [r7, #4]
 8002284:	f000 f8b3 	bl	80023ee <bno055_set_opmode>
 8002288:	4603      	mov	r3, r0
 800228a:	73fb      	strb	r3, [r7, #15]
 800228c:	7bfb      	ldrb	r3, [r7, #15]
 800228e:	2b00      	cmp	r3, #0
 8002290:	d001      	beq.n	8002296 <bno055_gyr_conf+0x46>
        return err;
 8002292:	7bfb      	ldrb	r3, [r7, #15]
 8002294:	e03f      	b.n	8002316 <bno055_gyr_conf+0xc6>
    }
    HAL_Delay(BNO_CONFIG_TIME_DELAY + 5);
 8002296:	200c      	movs	r0, #12
 8002298:	f001 fb0a 	bl	80038b0 <HAL_Delay>
    u8 config[2] = {range | bandwidth, mode};
 800229c:	78fa      	ldrb	r2, [r7, #3]
 800229e:	78bb      	ldrb	r3, [r7, #2]
 80022a0:	4313      	orrs	r3, r2
 80022a2:	b2db      	uxtb	r3, r3
 80022a4:	733b      	strb	r3, [r7, #12]
 80022a6:	787b      	ldrb	r3, [r7, #1]
 80022a8:	737b      	strb	r3, [r7, #13]
    if ((err = bno055_write_regs(*bno, BNO_GYR_CONFIG_0, config, 2)) !=
 80022aa:	687c      	ldr	r4, [r7, #4]
 80022ac:	2302      	movs	r3, #2
 80022ae:	9329      	str	r3, [sp, #164]	@ 0xa4
 80022b0:	f107 030c 	add.w	r3, r7, #12
 80022b4:	9328      	str	r3, [sp, #160]	@ 0xa0
 80022b6:	230a      	movs	r3, #10
 80022b8:	9327      	str	r3, [sp, #156]	@ 0x9c
 80022ba:	4668      	mov	r0, sp
 80022bc:	f104 0310 	add.w	r3, r4, #16
 80022c0:	229c      	movs	r2, #156	@ 0x9c
 80022c2:	4619      	mov	r1, r3
 80022c4:	f006 f83d 	bl	8008342 <memcpy>
 80022c8:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 80022cc:	f000 f9f7 	bl	80026be <bno055_write_regs>
 80022d0:	4603      	mov	r3, r0
 80022d2:	73fb      	strb	r3, [r7, #15]
 80022d4:	7bfb      	ldrb	r3, [r7, #15]
 80022d6:	2b00      	cmp	r3, #0
 80022d8:	d001      	beq.n	80022de <bno055_gyr_conf+0x8e>
        BNO_OK) {
        return err;
 80022da:	7bfb      	ldrb	r3, [r7, #15]
 80022dc:	e01b      	b.n	8002316 <bno055_gyr_conf+0xc6>
    }
    if ((err = bno055_set_opmode(bno, bno->mode)) != BNO_OK) {
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	791b      	ldrb	r3, [r3, #4]
 80022e2:	4619      	mov	r1, r3
 80022e4:	6878      	ldr	r0, [r7, #4]
 80022e6:	f000 f882 	bl	80023ee <bno055_set_opmode>
 80022ea:	4603      	mov	r3, r0
 80022ec:	73fb      	strb	r3, [r7, #15]
 80022ee:	7bfb      	ldrb	r3, [r7, #15]
 80022f0:	2b00      	cmp	r3, #0
 80022f2:	d001      	beq.n	80022f8 <bno055_gyr_conf+0xa8>
        return err;
 80022f4:	7bfb      	ldrb	r3, [r7, #15]
 80022f6:	e00e      	b.n	8002316 <bno055_gyr_conf+0xc6>
    }
    HAL_Delay(BNO_ANY_TIME_DELAY + 5);
 80022f8:	2018      	movs	r0, #24
 80022fa:	f001 fad9 	bl	80038b0 <HAL_Delay>
    if ((err = bno055_set_page(bno, BNO_PAGE_0)) != BNO_OK) {
 80022fe:	2100      	movs	r1, #0
 8002300:	6878      	ldr	r0, [r7, #4]
 8002302:	f000 fa0a 	bl	800271a <bno055_set_page>
 8002306:	4603      	mov	r3, r0
 8002308:	73fb      	strb	r3, [r7, #15]
 800230a:	7bfb      	ldrb	r3, [r7, #15]
 800230c:	2b00      	cmp	r3, #0
 800230e:	d001      	beq.n	8002314 <bno055_gyr_conf+0xc4>
        return err;
 8002310:	7bfb      	ldrb	r3, [r7, #15]
 8002312:	e000      	b.n	8002316 <bno055_gyr_conf+0xc6>
    }
    return BNO_OK;
 8002314:	2300      	movs	r3, #0
}
 8002316:	4618      	mov	r0, r3
 8002318:	3714      	adds	r7, #20
 800231a:	46bd      	mov	sp, r7
 800231c:	bd90      	pop	{r4, r7, pc}

0800231e <bno055_mag_conf>:
error_bno bno055_mag_conf(bno055_t* bno, const bno055_mag_rate_t out_rate,
                          const bno055_mag_pwr_t pwr_mode,
                          const bno055_mag_mode_t mode) {
 800231e:	b590      	push	{r4, r7, lr}
 8002320:	b0af      	sub	sp, #188	@ 0xbc
 8002322:	af2a      	add	r7, sp, #168	@ 0xa8
 8002324:	6078      	str	r0, [r7, #4]
 8002326:	4608      	mov	r0, r1
 8002328:	4611      	mov	r1, r2
 800232a:	461a      	mov	r2, r3
 800232c:	4603      	mov	r3, r0
 800232e:	70fb      	strb	r3, [r7, #3]
 8002330:	460b      	mov	r3, r1
 8002332:	70bb      	strb	r3, [r7, #2]
 8002334:	4613      	mov	r3, r2
 8002336:	707b      	strb	r3, [r7, #1]
    error_bno err;
    if ((err = bno055_set_page(bno, BNO_PAGE_1)) != BNO_OK) {
 8002338:	2101      	movs	r1, #1
 800233a:	6878      	ldr	r0, [r7, #4]
 800233c:	f000 f9ed 	bl	800271a <bno055_set_page>
 8002340:	4603      	mov	r3, r0
 8002342:	73fb      	strb	r3, [r7, #15]
 8002344:	7bfb      	ldrb	r3, [r7, #15]
 8002346:	2b00      	cmp	r3, #0
 8002348:	d001      	beq.n	800234e <bno055_mag_conf+0x30>
        return err;
 800234a:	7bfb      	ldrb	r3, [r7, #15]
 800234c:	e04b      	b.n	80023e6 <bno055_mag_conf+0xc8>
    }
    if ((err = bno055_set_opmode(bno, BNO_MODE_CONFIG)) != BNO_OK) {
 800234e:	2100      	movs	r1, #0
 8002350:	6878      	ldr	r0, [r7, #4]
 8002352:	f000 f84c 	bl	80023ee <bno055_set_opmode>
 8002356:	4603      	mov	r3, r0
 8002358:	73fb      	strb	r3, [r7, #15]
 800235a:	7bfb      	ldrb	r3, [r7, #15]
 800235c:	2b00      	cmp	r3, #0
 800235e:	d001      	beq.n	8002364 <bno055_mag_conf+0x46>
        return err;
 8002360:	7bfb      	ldrb	r3, [r7, #15]
 8002362:	e040      	b.n	80023e6 <bno055_mag_conf+0xc8>
    }
    HAL_Delay(BNO_CONFIG_TIME_DELAY + 5);
 8002364:	200c      	movs	r0, #12
 8002366:	f001 faa3 	bl	80038b0 <HAL_Delay>
    u8 config = out_rate | pwr_mode | mode;
 800236a:	78fa      	ldrb	r2, [r7, #3]
 800236c:	78bb      	ldrb	r3, [r7, #2]
 800236e:	4313      	orrs	r3, r2
 8002370:	b2da      	uxtb	r2, r3
 8002372:	787b      	ldrb	r3, [r7, #1]
 8002374:	4313      	orrs	r3, r2
 8002376:	b2db      	uxtb	r3, r3
 8002378:	73bb      	strb	r3, [r7, #14]
    if ((err = bno055_write_regs(*bno, BNO_MAG_CONFIG, &config, 1)) != BNO_OK) {
 800237a:	687c      	ldr	r4, [r7, #4]
 800237c:	2301      	movs	r3, #1
 800237e:	9329      	str	r3, [sp, #164]	@ 0xa4
 8002380:	f107 030e 	add.w	r3, r7, #14
 8002384:	9328      	str	r3, [sp, #160]	@ 0xa0
 8002386:	2309      	movs	r3, #9
 8002388:	9327      	str	r3, [sp, #156]	@ 0x9c
 800238a:	4668      	mov	r0, sp
 800238c:	f104 0310 	add.w	r3, r4, #16
 8002390:	229c      	movs	r2, #156	@ 0x9c
 8002392:	4619      	mov	r1, r3
 8002394:	f005 ffd5 	bl	8008342 <memcpy>
 8002398:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 800239c:	f000 f98f 	bl	80026be <bno055_write_regs>
 80023a0:	4603      	mov	r3, r0
 80023a2:	73fb      	strb	r3, [r7, #15]
 80023a4:	7bfb      	ldrb	r3, [r7, #15]
 80023a6:	2b00      	cmp	r3, #0
 80023a8:	d001      	beq.n	80023ae <bno055_mag_conf+0x90>
        return err;
 80023aa:	7bfb      	ldrb	r3, [r7, #15]
 80023ac:	e01b      	b.n	80023e6 <bno055_mag_conf+0xc8>
    }
    if ((err = bno055_set_opmode(bno, bno->mode)) != BNO_OK) {
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	791b      	ldrb	r3, [r3, #4]
 80023b2:	4619      	mov	r1, r3
 80023b4:	6878      	ldr	r0, [r7, #4]
 80023b6:	f000 f81a 	bl	80023ee <bno055_set_opmode>
 80023ba:	4603      	mov	r3, r0
 80023bc:	73fb      	strb	r3, [r7, #15]
 80023be:	7bfb      	ldrb	r3, [r7, #15]
 80023c0:	2b00      	cmp	r3, #0
 80023c2:	d001      	beq.n	80023c8 <bno055_mag_conf+0xaa>
        return err;
 80023c4:	7bfb      	ldrb	r3, [r7, #15]
 80023c6:	e00e      	b.n	80023e6 <bno055_mag_conf+0xc8>
    }
    HAL_Delay(BNO_ANY_TIME_DELAY + 5);
 80023c8:	2018      	movs	r0, #24
 80023ca:	f001 fa71 	bl	80038b0 <HAL_Delay>
    if ((err = bno055_set_page(bno, BNO_PAGE_0)) != BNO_OK) {
 80023ce:	2100      	movs	r1, #0
 80023d0:	6878      	ldr	r0, [r7, #4]
 80023d2:	f000 f9a2 	bl	800271a <bno055_set_page>
 80023d6:	4603      	mov	r3, r0
 80023d8:	73fb      	strb	r3, [r7, #15]
 80023da:	7bfb      	ldrb	r3, [r7, #15]
 80023dc:	2b00      	cmp	r3, #0
 80023de:	d001      	beq.n	80023e4 <bno055_mag_conf+0xc6>
        return err;
 80023e0:	7bfb      	ldrb	r3, [r7, #15]
 80023e2:	e000      	b.n	80023e6 <bno055_mag_conf+0xc8>
    }
    return BNO_OK;
 80023e4:	2300      	movs	r3, #0
}
 80023e6:	4618      	mov	r0, r3
 80023e8:	3714      	adds	r7, #20
 80023ea:	46bd      	mov	sp, r7
 80023ec:	bd90      	pop	{r4, r7, pc}

080023ee <bno055_set_opmode>:

error_bno bno055_set_opmode(bno055_t* imu, const bno055_opmode_t opmode) {
 80023ee:	b590      	push	{r4, r7, lr}
 80023f0:	b0af      	sub	sp, #188	@ 0xbc
 80023f2:	af2a      	add	r7, sp, #168	@ 0xa8
 80023f4:	6078      	str	r0, [r7, #4]
 80023f6:	460b      	mov	r3, r1
 80023f8:	70fb      	strb	r3, [r7, #3]
#ifdef BNO_AUTO_PAGE_SET
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
        return err;
    }
#endif  // BNO_AUTO_PAGE_SET
    if ((err = bno055_write_regs(*imu, BNO_OPR_MODE, (u8*)&opmode, 1)) !=
 80023fa:	687c      	ldr	r4, [r7, #4]
 80023fc:	2301      	movs	r3, #1
 80023fe:	9329      	str	r3, [sp, #164]	@ 0xa4
 8002400:	1cfb      	adds	r3, r7, #3
 8002402:	9328      	str	r3, [sp, #160]	@ 0xa0
 8002404:	233d      	movs	r3, #61	@ 0x3d
 8002406:	9327      	str	r3, [sp, #156]	@ 0x9c
 8002408:	4668      	mov	r0, sp
 800240a:	f104 0310 	add.w	r3, r4, #16
 800240e:	229c      	movs	r2, #156	@ 0x9c
 8002410:	4619      	mov	r1, r3
 8002412:	f005 ff96 	bl	8008342 <memcpy>
 8002416:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 800241a:	f000 f950 	bl	80026be <bno055_write_regs>
 800241e:	4603      	mov	r3, r0
 8002420:	73fb      	strb	r3, [r7, #15]
 8002422:	7bfb      	ldrb	r3, [r7, #15]
 8002424:	2b00      	cmp	r3, #0
 8002426:	d001      	beq.n	800242c <bno055_set_opmode+0x3e>
        BNO_OK) {
        return err;
 8002428:	7bfb      	ldrb	r3, [r7, #15]
 800242a:	e003      	b.n	8002434 <bno055_set_opmode+0x46>
    }
    HAL_Delay(BNO_ANY_TIME_DELAY + 5);
 800242c:	2018      	movs	r0, #24
 800242e:	f001 fa3f 	bl	80038b0 <HAL_Delay>
    return BNO_OK;
 8002432:	2300      	movs	r3, #0
}
 8002434:	4618      	mov	r0, r3
 8002436:	3714      	adds	r7, #20
 8002438:	46bd      	mov	sp, r7
 800243a:	bd90      	pop	{r4, r7, pc}

0800243c <bno055_set_unit>:

error_bno bno055_set_unit(bno055_t* bno, const bno055_temp_unitsel_t t_unit,
                          const bno055_gyr_unitsel_t g_unit,
                          const bno055_acc_unitsel_t a_unit,
                          const bno055_eul_unitsel_t e_unit) {
 800243c:	b590      	push	{r4, r7, lr}
 800243e:	b0af      	sub	sp, #188	@ 0xbc
 8002440:	af2a      	add	r7, sp, #168	@ 0xa8
 8002442:	6078      	str	r0, [r7, #4]
 8002444:	4608      	mov	r0, r1
 8002446:	4611      	mov	r1, r2
 8002448:	461a      	mov	r2, r3
 800244a:	4603      	mov	r3, r0
 800244c:	70fb      	strb	r3, [r7, #3]
 800244e:	460b      	mov	r3, r1
 8002450:	70bb      	strb	r3, [r7, #2]
 8002452:	4613      	mov	r3, r2
 8002454:	707b      	strb	r3, [r7, #1]
    error_bno err;
    if ((err = bno055_set_opmode(bno, BNO_MODE_CONFIG)) != BNO_OK) {
 8002456:	2100      	movs	r1, #0
 8002458:	6878      	ldr	r0, [r7, #4]
 800245a:	f7ff ffc8 	bl	80023ee <bno055_set_opmode>
 800245e:	4603      	mov	r3, r0
 8002460:	73fb      	strb	r3, [r7, #15]
 8002462:	7bfb      	ldrb	r3, [r7, #15]
 8002464:	2b00      	cmp	r3, #0
 8002466:	d001      	beq.n	800246c <bno055_set_unit+0x30>
        return err;
 8002468:	7bfb      	ldrb	r3, [r7, #15]
 800246a:	e04b      	b.n	8002504 <bno055_set_unit+0xc8>
    }
    if ((err = bno055_set_page(bno, BNO_PAGE_0)) != BNO_OK) {
 800246c:	2100      	movs	r1, #0
 800246e:	6878      	ldr	r0, [r7, #4]
 8002470:	f000 f953 	bl	800271a <bno055_set_page>
 8002474:	4603      	mov	r3, r0
 8002476:	73fb      	strb	r3, [r7, #15]
 8002478:	7bfb      	ldrb	r3, [r7, #15]
 800247a:	2b00      	cmp	r3, #0
 800247c:	d001      	beq.n	8002482 <bno055_set_unit+0x46>
        return err;
 800247e:	7bfb      	ldrb	r3, [r7, #15]
 8002480:	e040      	b.n	8002504 <bno055_set_unit+0xc8>
    }
    uint8_t data = t_unit | g_unit | a_unit | e_unit;
 8002482:	78fa      	ldrb	r2, [r7, #3]
 8002484:	78bb      	ldrb	r3, [r7, #2]
 8002486:	4313      	orrs	r3, r2
 8002488:	b2da      	uxtb	r2, r3
 800248a:	787b      	ldrb	r3, [r7, #1]
 800248c:	4313      	orrs	r3, r2
 800248e:	b2da      	uxtb	r2, r3
 8002490:	f897 3020 	ldrb.w	r3, [r7, #32]
 8002494:	4313      	orrs	r3, r2
 8002496:	b2db      	uxtb	r3, r3
 8002498:	73bb      	strb	r3, [r7, #14]
    if ((err = bno055_write_regs(*bno, BNO_UNIT_SEL, &data, 1)) != BNO_OK) {
 800249a:	687c      	ldr	r4, [r7, #4]
 800249c:	2301      	movs	r3, #1
 800249e:	9329      	str	r3, [sp, #164]	@ 0xa4
 80024a0:	f107 030e 	add.w	r3, r7, #14
 80024a4:	9328      	str	r3, [sp, #160]	@ 0xa0
 80024a6:	233b      	movs	r3, #59	@ 0x3b
 80024a8:	9327      	str	r3, [sp, #156]	@ 0x9c
 80024aa:	4668      	mov	r0, sp
 80024ac:	f104 0310 	add.w	r3, r4, #16
 80024b0:	229c      	movs	r2, #156	@ 0x9c
 80024b2:	4619      	mov	r1, r3
 80024b4:	f005 ff45 	bl	8008342 <memcpy>
 80024b8:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 80024bc:	f000 f8ff 	bl	80026be <bno055_write_regs>
 80024c0:	4603      	mov	r3, r0
 80024c2:	73fb      	strb	r3, [r7, #15]
 80024c4:	7bfb      	ldrb	r3, [r7, #15]
 80024c6:	2b00      	cmp	r3, #0
 80024c8:	d001      	beq.n	80024ce <bno055_set_unit+0x92>
        return err;
 80024ca:	7bfb      	ldrb	r3, [r7, #15]
 80024cc:	e01a      	b.n	8002504 <bno055_set_unit+0xc8>
    }
    bno->_gyr_unit = g_unit;
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	78ba      	ldrb	r2, [r7, #2]
 80024d2:	741a      	strb	r2, [r3, #16]
    bno->_acc_unit = a_unit;
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	787a      	ldrb	r2, [r7, #1]
 80024d8:	739a      	strb	r2, [r3, #14]
    bno->_eul_unit = e_unit;
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	f897 2020 	ldrb.w	r2, [r7, #32]
 80024e0:	745a      	strb	r2, [r3, #17]
    bno->_temp_unit = t_unit;
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	78fa      	ldrb	r2, [r7, #3]
 80024e6:	73da      	strb	r2, [r3, #15]

    if ((err = bno055_set_opmode(bno, bno->mode)) != BNO_OK) {
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	791b      	ldrb	r3, [r3, #4]
 80024ec:	4619      	mov	r1, r3
 80024ee:	6878      	ldr	r0, [r7, #4]
 80024f0:	f7ff ff7d 	bl	80023ee <bno055_set_opmode>
 80024f4:	4603      	mov	r3, r0
 80024f6:	73fb      	strb	r3, [r7, #15]
 80024f8:	7bfb      	ldrb	r3, [r7, #15]
 80024fa:	2b00      	cmp	r3, #0
 80024fc:	d001      	beq.n	8002502 <bno055_set_unit+0xc6>
        return err;
 80024fe:	7bfb      	ldrb	r3, [r7, #15]
 8002500:	e000      	b.n	8002504 <bno055_set_unit+0xc8>
    }
    return BNO_OK;
 8002502:	2300      	movs	r3, #0
}
 8002504:	4618      	mov	r0, r3
 8002506:	3714      	adds	r7, #20
 8002508:	46bd      	mov	sp, r7
 800250a:	bd90      	pop	{r4, r7, pc}

0800250c <bno055_set_pwr_mode>:

error_bno bno055_set_pwr_mode(bno055_t* imu, bno055_pwr_t pwr_mode) {
 800250c:	b590      	push	{r4, r7, lr}
 800250e:	b0af      	sub	sp, #188	@ 0xbc
 8002510:	af2a      	add	r7, sp, #168	@ 0xa8
 8002512:	6078      	str	r0, [r7, #4]
 8002514:	460b      	mov	r3, r1
 8002516:	70fb      	strb	r3, [r7, #3]
    if (imu == NULL) {
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	2b00      	cmp	r3, #0
 800251c:	d101      	bne.n	8002522 <bno055_set_pwr_mode+0x16>
        return BNO_ERR_NULL_PTR;
 800251e:	2304      	movs	r3, #4
 8002520:	e04d      	b.n	80025be <bno055_set_pwr_mode+0xb2>
    }
    error_bno err;
    if ((err = bno055_set_opmode(imu, BNO_MODE_CONFIG)) != BNO_OK) {
 8002522:	2100      	movs	r1, #0
 8002524:	6878      	ldr	r0, [r7, #4]
 8002526:	f7ff ff62 	bl	80023ee <bno055_set_opmode>
 800252a:	4603      	mov	r3, r0
 800252c:	73fb      	strb	r3, [r7, #15]
 800252e:	7bfb      	ldrb	r3, [r7, #15]
 8002530:	2b00      	cmp	r3, #0
 8002532:	d001      	beq.n	8002538 <bno055_set_pwr_mode+0x2c>
        return err;
 8002534:	7bfb      	ldrb	r3, [r7, #15]
 8002536:	e042      	b.n	80025be <bno055_set_pwr_mode+0xb2>
    }
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
 8002538:	2100      	movs	r1, #0
 800253a:	6878      	ldr	r0, [r7, #4]
 800253c:	f000 f8ed 	bl	800271a <bno055_set_page>
 8002540:	4603      	mov	r3, r0
 8002542:	73fb      	strb	r3, [r7, #15]
 8002544:	7bfb      	ldrb	r3, [r7, #15]
 8002546:	2b00      	cmp	r3, #0
 8002548:	d001      	beq.n	800254e <bno055_set_pwr_mode+0x42>
        return err;
 800254a:	7bfb      	ldrb	r3, [r7, #15]
 800254c:	e037      	b.n	80025be <bno055_set_pwr_mode+0xb2>
    }
    if ((err = bno055_write_regs(*imu, BNO_PWR_MODE, (u8*)&pwr_mode, 1)) !=
 800254e:	687c      	ldr	r4, [r7, #4]
 8002550:	2301      	movs	r3, #1
 8002552:	9329      	str	r3, [sp, #164]	@ 0xa4
 8002554:	1cfb      	adds	r3, r7, #3
 8002556:	9328      	str	r3, [sp, #160]	@ 0xa0
 8002558:	233e      	movs	r3, #62	@ 0x3e
 800255a:	9327      	str	r3, [sp, #156]	@ 0x9c
 800255c:	4668      	mov	r0, sp
 800255e:	f104 0310 	add.w	r3, r4, #16
 8002562:	229c      	movs	r2, #156	@ 0x9c
 8002564:	4619      	mov	r1, r3
 8002566:	f005 feec 	bl	8008342 <memcpy>
 800256a:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 800256e:	f000 f8a6 	bl	80026be <bno055_write_regs>
 8002572:	4603      	mov	r3, r0
 8002574:	73fb      	strb	r3, [r7, #15]
 8002576:	7bfb      	ldrb	r3, [r7, #15]
 8002578:	2b00      	cmp	r3, #0
 800257a:	d001      	beq.n	8002580 <bno055_set_pwr_mode+0x74>
        BNO_OK) {
        return err;
 800257c:	7bfb      	ldrb	r3, [r7, #15]
 800257e:	e01e      	b.n	80025be <bno055_set_pwr_mode+0xb2>
    }
    imu->_pwr_mode = pwr_mode;
 8002580:	78fa      	ldrb	r2, [r7, #3]
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	731a      	strb	r2, [r3, #12]
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
 8002586:	2100      	movs	r1, #0
 8002588:	6878      	ldr	r0, [r7, #4]
 800258a:	f000 f8c6 	bl	800271a <bno055_set_page>
 800258e:	4603      	mov	r3, r0
 8002590:	73fb      	strb	r3, [r7, #15]
 8002592:	7bfb      	ldrb	r3, [r7, #15]
 8002594:	2b00      	cmp	r3, #0
 8002596:	d001      	beq.n	800259c <bno055_set_pwr_mode+0x90>
        return err;
 8002598:	7bfb      	ldrb	r3, [r7, #15]
 800259a:	e010      	b.n	80025be <bno055_set_pwr_mode+0xb2>
    }
    if ((err = bno055_set_opmode(imu, imu->mode)) != BNO_OK) {
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	791b      	ldrb	r3, [r3, #4]
 80025a0:	4619      	mov	r1, r3
 80025a2:	6878      	ldr	r0, [r7, #4]
 80025a4:	f7ff ff23 	bl	80023ee <bno055_set_opmode>
 80025a8:	4603      	mov	r3, r0
 80025aa:	73fb      	strb	r3, [r7, #15]
 80025ac:	7bfb      	ldrb	r3, [r7, #15]
 80025ae:	2b00      	cmp	r3, #0
 80025b0:	d001      	beq.n	80025b6 <bno055_set_pwr_mode+0xaa>
        return err;
 80025b2:	7bfb      	ldrb	r3, [r7, #15]
 80025b4:	e003      	b.n	80025be <bno055_set_pwr_mode+0xb2>
    }
    HAL_Delay(2);
 80025b6:	2002      	movs	r0, #2
 80025b8:	f001 f97a 	bl	80038b0 <HAL_Delay>
    return BNO_OK;
 80025bc:	2300      	movs	r3, #0
}
 80025be:	4618      	mov	r0, r3
 80025c0:	3714      	adds	r7, #20
 80025c2:	46bd      	mov	sp, r7
 80025c4:	bd90      	pop	{r4, r7, pc}

080025c6 <bno055_reset>:

error_bno bno055_reset(bno055_t* imu) {
 80025c6:	b590      	push	{r4, r7, lr}
 80025c8:	b0af      	sub	sp, #188	@ 0xbc
 80025ca:	af2a      	add	r7, sp, #168	@ 0xa8
 80025cc:	6078      	str	r0, [r7, #4]
    u8 data = 0x20U;
 80025ce:	2320      	movs	r3, #32
 80025d0:	73fb      	strb	r3, [r7, #15]
    if (bno055_write_regs(*imu, BNO_SYS_TRIGGER, &data, 1) != BNO_OK) {
 80025d2:	687c      	ldr	r4, [r7, #4]
 80025d4:	2301      	movs	r3, #1
 80025d6:	9329      	str	r3, [sp, #164]	@ 0xa4
 80025d8:	f107 030f 	add.w	r3, r7, #15
 80025dc:	9328      	str	r3, [sp, #160]	@ 0xa0
 80025de:	233f      	movs	r3, #63	@ 0x3f
 80025e0:	9327      	str	r3, [sp, #156]	@ 0x9c
 80025e2:	4668      	mov	r0, sp
 80025e4:	f104 0310 	add.w	r3, r4, #16
 80025e8:	229c      	movs	r2, #156	@ 0x9c
 80025ea:	4619      	mov	r1, r3
 80025ec:	f005 fea9 	bl	8008342 <memcpy>
 80025f0:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 80025f4:	f000 f863 	bl	80026be <bno055_write_regs>
 80025f8:	4603      	mov	r3, r0
 80025fa:	2b00      	cmp	r3, #0
 80025fc:	d001      	beq.n	8002602 <bno055_reset+0x3c>
        return BNO_ERR_I2C;
 80025fe:	2301      	movs	r3, #1
 8002600:	e000      	b.n	8002604 <bno055_reset+0x3e>
    }
    return BNO_OK;
 8002602:	2300      	movs	r3, #0
}
 8002604:	4618      	mov	r0, r3
 8002606:	3714      	adds	r7, #20
 8002608:	46bd      	mov	sp, r7
 800260a:	bd90      	pop	{r4, r7, pc}

0800260c <bno055_on>:

error_bno bno055_on(bno055_t* imu) {
 800260c:	b590      	push	{r4, r7, lr}
 800260e:	b0af      	sub	sp, #188	@ 0xbc
 8002610:	af2a      	add	r7, sp, #168	@ 0xa8
 8002612:	6078      	str	r0, [r7, #4]
    u8 data = 0x00U;
 8002614:	2300      	movs	r3, #0
 8002616:	73fb      	strb	r3, [r7, #15]
    if (bno055_write_regs(*imu, BNO_SYS_TRIGGER, &data, 1) != BNO_OK) {
 8002618:	687c      	ldr	r4, [r7, #4]
 800261a:	2301      	movs	r3, #1
 800261c:	9329      	str	r3, [sp, #164]	@ 0xa4
 800261e:	f107 030f 	add.w	r3, r7, #15
 8002622:	9328      	str	r3, [sp, #160]	@ 0xa0
 8002624:	233f      	movs	r3, #63	@ 0x3f
 8002626:	9327      	str	r3, [sp, #156]	@ 0x9c
 8002628:	4668      	mov	r0, sp
 800262a:	f104 0310 	add.w	r3, r4, #16
 800262e:	229c      	movs	r2, #156	@ 0x9c
 8002630:	4619      	mov	r1, r3
 8002632:	f005 fe86 	bl	8008342 <memcpy>
 8002636:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 800263a:	f000 f840 	bl	80026be <bno055_write_regs>
 800263e:	4603      	mov	r3, r0
 8002640:	2b00      	cmp	r3, #0
 8002642:	d001      	beq.n	8002648 <bno055_on+0x3c>
        return BNO_ERR_I2C;
 8002644:	2301      	movs	r3, #1
 8002646:	e000      	b.n	800264a <bno055_on+0x3e>
    }
    return BNO_OK;
 8002648:	2300      	movs	r3, #0
}
 800264a:	4618      	mov	r0, r3
 800264c:	3714      	adds	r7, #20
 800264e:	46bd      	mov	sp, r7
 8002650:	bd90      	pop	{r4, r7, pc}

08002652 <bno055_read_regs>:

error_bno bno055_read_regs(bno055_t imu, u8 addr, uint8_t* buf,
                           uint32_t buf_size) {
 8002652:	b084      	sub	sp, #16
 8002654:	b580      	push	{r7, lr}
 8002656:	b084      	sub	sp, #16
 8002658:	af02      	add	r7, sp, #8
 800265a:	f107 0c10 	add.w	ip, r7, #16
 800265e:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
    HAL_StatusTypeDef err;
    // err = HAL_I2C_Mem_Read(imu.i2c, imu.addr, addr, I2C_MEMADD_SIZE_8BIT,
    // buf,
    //                        buf_size, HAL_MAX_DELAY);
    err = HAL_I2C_Master_Transmit(imu.i2c, imu.addr, &addr, 1, HAL_MAX_DELAY);
 8002662:	6938      	ldr	r0, [r7, #16]
 8002664:	7dbb      	ldrb	r3, [r7, #22]
 8002666:	4619      	mov	r1, r3
 8002668:	f107 02bc 	add.w	r2, r7, #188	@ 0xbc
 800266c:	f04f 33ff 	mov.w	r3, #4294967295
 8002670:	9300      	str	r3, [sp, #0]
 8002672:	2301      	movs	r3, #1
 8002674:	f002 f8fa 	bl	800486c <HAL_I2C_Master_Transmit>
 8002678:	4603      	mov	r3, r0
 800267a:	71fb      	strb	r3, [r7, #7]
    if (err != HAL_OK) {
 800267c:	79fb      	ldrb	r3, [r7, #7]
 800267e:	2b00      	cmp	r3, #0
 8002680:	d001      	beq.n	8002686 <bno055_read_regs+0x34>
        return BNO_ERR_I2C;
 8002682:	2301      	movs	r3, #1
 8002684:	e014      	b.n	80026b0 <bno055_read_regs+0x5e>
    }
    err =
        HAL_I2C_Master_Receive(imu.i2c, imu.addr, buf, buf_size, HAL_MAX_DELAY);
 8002686:	6938      	ldr	r0, [r7, #16]
 8002688:	7dbb      	ldrb	r3, [r7, #22]
 800268a:	4619      	mov	r1, r3
 800268c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002690:	b29b      	uxth	r3, r3
 8002692:	f04f 32ff 	mov.w	r2, #4294967295
 8002696:	9200      	str	r2, [sp, #0]
 8002698:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 800269c:	f002 f9e4 	bl	8004a68 <HAL_I2C_Master_Receive>
 80026a0:	4603      	mov	r3, r0
 80026a2:	71fb      	strb	r3, [r7, #7]
    if (err != HAL_OK) {
 80026a4:	79fb      	ldrb	r3, [r7, #7]
 80026a6:	2b00      	cmp	r3, #0
 80026a8:	d001      	beq.n	80026ae <bno055_read_regs+0x5c>
        return BNO_ERR_I2C;
 80026aa:	2301      	movs	r3, #1
 80026ac:	e000      	b.n	80026b0 <bno055_read_regs+0x5e>
    }
    return BNO_OK;
 80026ae:	2300      	movs	r3, #0
}
 80026b0:	4618      	mov	r0, r3
 80026b2:	3708      	adds	r7, #8
 80026b4:	46bd      	mov	sp, r7
 80026b6:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80026ba:	b004      	add	sp, #16
 80026bc:	4770      	bx	lr

080026be <bno055_write_regs>:

error_bno bno055_write_regs(bno055_t imu, uint32_t addr, uint8_t* buf,
                            uint32_t buf_size) {
 80026be:	b084      	sub	sp, #16
 80026c0:	b5b0      	push	{r4, r5, r7, lr}
 80026c2:	b086      	sub	sp, #24
 80026c4:	af04      	add	r7, sp, #16
 80026c6:	f107 0418 	add.w	r4, r7, #24
 80026ca:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    HAL_StatusTypeDef err;
    err = HAL_I2C_Mem_Write(imu.i2c, imu.addr, addr, buf_size, buf, buf_size,
 80026ce:	69b8      	ldr	r0, [r7, #24]
 80026d0:	7fbb      	ldrb	r3, [r7, #30]
 80026d2:	461d      	mov	r5, r3
 80026d4:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80026d8:	b29a      	uxth	r2, r3
 80026da:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80026de:	b299      	uxth	r1, r3
 80026e0:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80026e4:	b29b      	uxth	r3, r3
 80026e6:	f04f 34ff 	mov.w	r4, #4294967295
 80026ea:	9402      	str	r4, [sp, #8]
 80026ec:	9301      	str	r3, [sp, #4]
 80026ee:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80026f2:	9300      	str	r3, [sp, #0]
 80026f4:	460b      	mov	r3, r1
 80026f6:	4629      	mov	r1, r5
 80026f8:	f002 fbe8 	bl	8004ecc <HAL_I2C_Mem_Write>
 80026fc:	4603      	mov	r3, r0
 80026fe:	71fb      	strb	r3, [r7, #7]
                            HAL_MAX_DELAY);
    if (err != HAL_OK) {
 8002700:	79fb      	ldrb	r3, [r7, #7]
 8002702:	2b00      	cmp	r3, #0
 8002704:	d001      	beq.n	800270a <bno055_write_regs+0x4c>
        return BNO_ERR_I2C;
 8002706:	2301      	movs	r3, #1
 8002708:	e000      	b.n	800270c <bno055_write_regs+0x4e>
    }
    return BNO_OK;
 800270a:	2300      	movs	r3, #0
}
 800270c:	4618      	mov	r0, r3
 800270e:	3708      	adds	r7, #8
 8002710:	46bd      	mov	sp, r7
 8002712:	e8bd 40b0 	ldmia.w	sp!, {r4, r5, r7, lr}
 8002716:	b004      	add	sp, #16
 8002718:	4770      	bx	lr

0800271a <bno055_set_page>:

error_bno bno055_set_page(bno055_t* imu, const bno055_page_t page) {
 800271a:	b590      	push	{r4, r7, lr}
 800271c:	b0af      	sub	sp, #188	@ 0xbc
 800271e:	af2a      	add	r7, sp, #168	@ 0xa8
 8002720:	6078      	str	r0, [r7, #4]
 8002722:	460b      	mov	r3, r1
 8002724:	70fb      	strb	r3, [r7, #3]
    if (imu->_page != page) {
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	7b5a      	ldrb	r2, [r3, #13]
 800272a:	78fb      	ldrb	r3, [r7, #3]
 800272c:	429a      	cmp	r2, r3
 800272e:	d001      	beq.n	8002734 <bno055_set_page+0x1a>
        return BNO_OK;
 8002730:	2300      	movs	r3, #0
 8002732:	e024      	b.n	800277e <bno055_set_page+0x64>
    }
    if (page > 0x01) {
 8002734:	78fb      	ldrb	r3, [r7, #3]
 8002736:	2b01      	cmp	r3, #1
 8002738:	d901      	bls.n	800273e <bno055_set_page+0x24>
        return BNO_ERR_PAGE_TOO_HIGH;
 800273a:	2302      	movs	r3, #2
 800273c:	e01f      	b.n	800277e <bno055_set_page+0x64>
    }
    error_bno err;
    err = bno055_write_regs(*imu, BNO_PAGE_ID, (u8*)&page, 1);
 800273e:	687c      	ldr	r4, [r7, #4]
 8002740:	2301      	movs	r3, #1
 8002742:	9329      	str	r3, [sp, #164]	@ 0xa4
 8002744:	1cfb      	adds	r3, r7, #3
 8002746:	9328      	str	r3, [sp, #160]	@ 0xa0
 8002748:	2307      	movs	r3, #7
 800274a:	9327      	str	r3, [sp, #156]	@ 0x9c
 800274c:	4668      	mov	r0, sp
 800274e:	f104 0310 	add.w	r3, r4, #16
 8002752:	229c      	movs	r2, #156	@ 0x9c
 8002754:	4619      	mov	r1, r3
 8002756:	f005 fdf4 	bl	8008342 <memcpy>
 800275a:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 800275e:	f7ff ffae 	bl	80026be <bno055_write_regs>
 8002762:	4603      	mov	r3, r0
 8002764:	73fb      	strb	r3, [r7, #15]
    if (err != BNO_OK) {
 8002766:	7bfb      	ldrb	r3, [r7, #15]
 8002768:	2b00      	cmp	r3, #0
 800276a:	d001      	beq.n	8002770 <bno055_set_page+0x56>
        return err;
 800276c:	7bfb      	ldrb	r3, [r7, #15]
 800276e:	e006      	b.n	800277e <bno055_set_page+0x64>
    }
    imu->_page = page;
 8002770:	78fa      	ldrb	r2, [r7, #3]
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	735a      	strb	r2, [r3, #13]
    HAL_Delay(2);
 8002776:	2002      	movs	r0, #2
 8002778:	f001 f89a 	bl	80038b0 <HAL_Delay>
    return BNO_OK;
 800277c:	2300      	movs	r3, #0
}
 800277e:	4618      	mov	r0, r3
 8002780:	3714      	adds	r7, #20
 8002782:	46bd      	mov	sp, r7
 8002784:	bd90      	pop	{r4, r7, pc}
	...

08002788 <bno055_err_str>:

char* bno055_err_str(const error_bno err) {
 8002788:	b480      	push	{r7}
 800278a:	b083      	sub	sp, #12
 800278c:	af00      	add	r7, sp, #0
 800278e:	4603      	mov	r3, r0
 8002790:	71fb      	strb	r3, [r7, #7]
    switch (err) {
 8002792:	79fb      	ldrb	r3, [r7, #7]
 8002794:	2b06      	cmp	r3, #6
 8002796:	d81f      	bhi.n	80027d8 <bno055_err_str+0x50>
 8002798:	a201      	add	r2, pc, #4	@ (adr r2, 80027a0 <bno055_err_str+0x18>)
 800279a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800279e:	bf00      	nop
 80027a0:	080027bd 	.word	0x080027bd
 80027a4:	080027c1 	.word	0x080027c1
 80027a8:	080027c5 	.word	0x080027c5
 80027ac:	080027d1 	.word	0x080027d1
 80027b0:	080027c9 	.word	0x080027c9
 80027b4:	080027cd 	.word	0x080027cd
 80027b8:	080027d5 	.word	0x080027d5
        case BNO_OK:
            return "[BNO] Ok!";
 80027bc:	4b0a      	ldr	r3, [pc, #40]	@ (80027e8 <bno055_err_str+0x60>)
 80027be:	e00c      	b.n	80027da <bno055_err_str+0x52>
        case BNO_ERR_I2C:
            return "[BNO] I2C error!";
 80027c0:	4b0a      	ldr	r3, [pc, #40]	@ (80027ec <bno055_err_str+0x64>)
 80027c2:	e00a      	b.n	80027da <bno055_err_str+0x52>
        case BNO_ERR_PAGE_TOO_HIGH:
            return "[BNO] Page setting to high.";
 80027c4:	4b0a      	ldr	r3, [pc, #40]	@ (80027f0 <bno055_err_str+0x68>)
 80027c6:	e008      	b.n	80027da <bno055_err_str+0x52>
        case BNO_ERR_NULL_PTR:
            return "[BNO] BNO struct is nullpointer.";
 80027c8:	4b0a      	ldr	r3, [pc, #40]	@ (80027f4 <bno055_err_str+0x6c>)
 80027ca:	e006      	b.n	80027da <bno055_err_str+0x52>
        case BNO_ERR_AXIS_REMAP:
            return "[BNO] Axis remap error!";
 80027cc:	4b0a      	ldr	r3, [pc, #40]	@ (80027f8 <bno055_err_str+0x70>)
 80027ce:	e004      	b.n	80027da <bno055_err_str+0x52>
        case BNO_ERR_SETTING_PAGE:
            return "[BNO] TODO";
 80027d0:	4b0a      	ldr	r3, [pc, #40]	@ (80027fc <bno055_err_str+0x74>)
 80027d2:	e002      	b.n	80027da <bno055_err_str+0x52>
        case BNO_ERR_WRONG_CHIP_ID:
            return "[BNO] Wrong Chip ID.";
 80027d4:	4b0a      	ldr	r3, [pc, #40]	@ (8002800 <bno055_err_str+0x78>)
 80027d6:	e000      	b.n	80027da <bno055_err_str+0x52>
    }
    return "[BNO] Ok!";
 80027d8:	4b03      	ldr	r3, [pc, #12]	@ (80027e8 <bno055_err_str+0x60>)
}
 80027da:	4618      	mov	r0, r3
 80027dc:	370c      	adds	r7, #12
 80027de:	46bd      	mov	sp, r7
 80027e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027e4:	4770      	bx	lr
 80027e6:	bf00      	nop
 80027e8:	08009e20 	.word	0x08009e20
 80027ec:	08009e2c 	.word	0x08009e2c
 80027f0:	08009e40 	.word	0x08009e40
 80027f4:	08009e5c 	.word	0x08009e5c
 80027f8:	08009e80 	.word	0x08009e80
 80027fc:	08009e98 	.word	0x08009e98
 8002800:	08009ea4 	.word	0x08009ea4

08002804 <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 8002804:	b480      	push	{r7}
 8002806:	b083      	sub	sp, #12
 8002808:	af00      	add	r7, sp, #0
 800280a:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 800280c:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8002810:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	@ 0xe80
 8002814:	f003 0301 	and.w	r3, r3, #1
 8002818:	2b00      	cmp	r3, #0
 800281a:	d013      	beq.n	8002844 <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 800281c:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8002820:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	@ 0xe00
 8002824:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8002828:	2b00      	cmp	r3, #0
 800282a:	d00b      	beq.n	8002844 <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 800282c:	e000      	b.n	8002830 <ITM_SendChar+0x2c>
    {
      __NOP();
 800282e:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 8002830:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8002834:	681b      	ldr	r3, [r3, #0]
 8002836:	2b00      	cmp	r3, #0
 8002838:	d0f9      	beq.n	800282e <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 800283a:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 800283e:	687a      	ldr	r2, [r7, #4]
 8002840:	b2d2      	uxtb	r2, r2
 8002842:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 8002844:	687b      	ldr	r3, [r7, #4]
}
 8002846:	4618      	mov	r0, r3
 8002848:	370c      	adds	r7, #12
 800284a:	46bd      	mov	sp, r7
 800284c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002850:	4770      	bx	lr
	...

08002854 <ADC_Select_CH0>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

void ADC_Select_CH0 (void)
{
 8002854:	b580      	push	{r7, lr}
 8002856:	b084      	sub	sp, #16
 8002858:	af00      	add	r7, sp, #0
	ADC_ChannelConfTypeDef sConfig = {0};
 800285a:	463b      	mov	r3, r7
 800285c:	2200      	movs	r2, #0
 800285e:	601a      	str	r2, [r3, #0]
 8002860:	605a      	str	r2, [r3, #4]
 8002862:	609a      	str	r2, [r3, #8]
 8002864:	60da      	str	r2, [r3, #12]

	  sConfig.Channel = ADC_CHANNEL_0;
 8002866:	2300      	movs	r3, #0
 8002868:	603b      	str	r3, [r7, #0]
	  sConfig.Rank = 1;
 800286a:	2301      	movs	r3, #1
 800286c:	607b      	str	r3, [r7, #4]
	  sConfig.SamplingTime = ADC_SAMPLETIME_28CYCLES;
 800286e:	2302      	movs	r3, #2
 8002870:	60bb      	str	r3, [r7, #8]
	  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002872:	463b      	mov	r3, r7
 8002874:	4619      	mov	r1, r3
 8002876:	4806      	ldr	r0, [pc, #24]	@ (8002890 <ADC_Select_CH0+0x3c>)
 8002878:	f001 fa02 	bl	8003c80 <HAL_ADC_ConfigChannel>
 800287c:	4603      	mov	r3, r0
 800287e:	2b00      	cmp	r3, #0
 8002880:	d001      	beq.n	8002886 <ADC_Select_CH0+0x32>
	  {
	    Error_Handler();
 8002882:	f000 fcd7 	bl	8003234 <Error_Handler>
	  }
}
 8002886:	bf00      	nop
 8002888:	3710      	adds	r7, #16
 800288a:	46bd      	mov	sp, r7
 800288c:	bd80      	pop	{r7, pc}
 800288e:	bf00      	nop
 8002890:	200001f8 	.word	0x200001f8

08002894 <ADC_Select_CH1>:

void ADC_Select_CH1 (void)
{
 8002894:	b580      	push	{r7, lr}
 8002896:	b084      	sub	sp, #16
 8002898:	af00      	add	r7, sp, #0
	ADC_ChannelConfTypeDef sConfig = {0};
 800289a:	463b      	mov	r3, r7
 800289c:	2200      	movs	r2, #0
 800289e:	601a      	str	r2, [r3, #0]
 80028a0:	605a      	str	r2, [r3, #4]
 80028a2:	609a      	str	r2, [r3, #8]
 80028a4:	60da      	str	r2, [r3, #12]

	  sConfig.Channel = ADC_CHANNEL_1;
 80028a6:	2301      	movs	r3, #1
 80028a8:	603b      	str	r3, [r7, #0]
	  sConfig.Rank = 1;
 80028aa:	2301      	movs	r3, #1
 80028ac:	607b      	str	r3, [r7, #4]
	  sConfig.SamplingTime = ADC_SAMPLETIME_28CYCLES;
 80028ae:	2302      	movs	r3, #2
 80028b0:	60bb      	str	r3, [r7, #8]
	  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80028b2:	463b      	mov	r3, r7
 80028b4:	4619      	mov	r1, r3
 80028b6:	4806      	ldr	r0, [pc, #24]	@ (80028d0 <ADC_Select_CH1+0x3c>)
 80028b8:	f001 f9e2 	bl	8003c80 <HAL_ADC_ConfigChannel>
 80028bc:	4603      	mov	r3, r0
 80028be:	2b00      	cmp	r3, #0
 80028c0:	d001      	beq.n	80028c6 <ADC_Select_CH1+0x32>
	  {
	    Error_Handler();
 80028c2:	f000 fcb7 	bl	8003234 <Error_Handler>
	  }
}
 80028c6:	bf00      	nop
 80028c8:	3710      	adds	r7, #16
 80028ca:	46bd      	mov	sp, r7
 80028cc:	bd80      	pop	{r7, pc}
 80028ce:	bf00      	nop
 80028d0:	200001f8 	.word	0x200001f8

080028d4 <ADC_Select_CH4>:

void ADC_Select_CH4 (void)
{
 80028d4:	b580      	push	{r7, lr}
 80028d6:	b084      	sub	sp, #16
 80028d8:	af00      	add	r7, sp, #0
	ADC_ChannelConfTypeDef sConfig = {0};
 80028da:	463b      	mov	r3, r7
 80028dc:	2200      	movs	r2, #0
 80028de:	601a      	str	r2, [r3, #0]
 80028e0:	605a      	str	r2, [r3, #4]
 80028e2:	609a      	str	r2, [r3, #8]
 80028e4:	60da      	str	r2, [r3, #12]

	  sConfig.Channel = ADC_CHANNEL_4;
 80028e6:	2304      	movs	r3, #4
 80028e8:	603b      	str	r3, [r7, #0]
	  sConfig.Rank = 1;
 80028ea:	2301      	movs	r3, #1
 80028ec:	607b      	str	r3, [r7, #4]
	  sConfig.SamplingTime = ADC_SAMPLETIME_28CYCLES;
 80028ee:	2302      	movs	r3, #2
 80028f0:	60bb      	str	r3, [r7, #8]
	  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80028f2:	463b      	mov	r3, r7
 80028f4:	4619      	mov	r1, r3
 80028f6:	4806      	ldr	r0, [pc, #24]	@ (8002910 <ADC_Select_CH4+0x3c>)
 80028f8:	f001 f9c2 	bl	8003c80 <HAL_ADC_ConfigChannel>
 80028fc:	4603      	mov	r3, r0
 80028fe:	2b00      	cmp	r3, #0
 8002900:	d001      	beq.n	8002906 <ADC_Select_CH4+0x32>
	  {
		Error_Handler();
 8002902:	f000 fc97 	bl	8003234 <Error_Handler>
	  }
}
 8002906:	bf00      	nop
 8002908:	3710      	adds	r7, #16
 800290a:	46bd      	mov	sp, r7
 800290c:	bd80      	pop	{r7, pc}
 800290e:	bf00      	nop
 8002910:	200001f8 	.word	0x200001f8

08002914 <remap_val>:


float remap_val(float value, float in_min, float in_max, float out_min, float out_max)
{
 8002914:	b480      	push	{r7}
 8002916:	b087      	sub	sp, #28
 8002918:	af00      	add	r7, sp, #0
 800291a:	ed87 0a05 	vstr	s0, [r7, #20]
 800291e:	edc7 0a04 	vstr	s1, [r7, #16]
 8002922:	ed87 1a03 	vstr	s2, [r7, #12]
 8002926:	edc7 1a02 	vstr	s3, [r7, #8]
 800292a:	ed87 2a01 	vstr	s4, [r7, #4]
	return (value - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
 800292e:	ed97 7a05 	vldr	s14, [r7, #20]
 8002932:	edd7 7a04 	vldr	s15, [r7, #16]
 8002936:	ee37 7a67 	vsub.f32	s14, s14, s15
 800293a:	edd7 6a01 	vldr	s13, [r7, #4]
 800293e:	edd7 7a02 	vldr	s15, [r7, #8]
 8002942:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8002946:	ee67 6a27 	vmul.f32	s13, s14, s15
 800294a:	ed97 7a03 	vldr	s14, [r7, #12]
 800294e:	edd7 7a04 	vldr	s15, [r7, #16]
 8002952:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002956:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800295a:	edd7 7a02 	vldr	s15, [r7, #8]
 800295e:	ee77 7a27 	vadd.f32	s15, s14, s15
}
 8002962:	eeb0 0a67 	vmov.f32	s0, s15
 8002966:	371c      	adds	r7, #28
 8002968:	46bd      	mov	sp, r7
 800296a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800296e:	4770      	bx	lr

08002970 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002970:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002974:	b0b7      	sub	sp, #220	@ 0xdc
 8002976:	af08      	add	r7, sp, #32
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002978:	f000 ff28 	bl	80037cc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800297c:	f000 fa30 	bl	8002de0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002980:	f000 fbcc 	bl	800311c <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8002984:	f000 fba0 	bl	80030c8 <MX_USART2_UART_Init>
  MX_ADC1_Init();
 8002988:	f000 fa92 	bl	8002eb0 <MX_ADC1_Init>
  MX_I2C1_Init();
 800298c:	f000 faca 	bl	8002f24 <MX_I2C1_Init>
  MX_TIM3_Init();
 8002990:	f000 fb24 	bl	8002fdc <MX_TIM3_Init>
  MX_I2C3_Init();
 8002994:	f000 faf4 	bl	8002f80 <MX_I2C3_Init>
  /* USER CODE BEGIN 2 */

  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2);
 8002998:	2104      	movs	r1, #4
 800299a:	48a2      	ldr	r0, [pc, #648]	@ (8002c24 <main+0x2b4>)
 800299c:	f003 fcec 	bl	8006378 <HAL_TIM_PWM_Start>



  bno = (bno055_t)
 80029a0:	4ba1      	ldr	r3, [pc, #644]	@ (8002c28 <main+0x2b8>)
 80029a2:	4618      	mov	r0, r3
 80029a4:	23ac      	movs	r3, #172	@ 0xac
 80029a6:	461a      	mov	r2, r3
 80029a8:	2100      	movs	r1, #0
 80029aa:	f005 fc4b 	bl	8008244 <memset>
 80029ae:	4b9e      	ldr	r3, [pc, #632]	@ (8002c28 <main+0x2b8>)
 80029b0:	4a9e      	ldr	r2, [pc, #632]	@ (8002c2c <main+0x2bc>)
 80029b2:	601a      	str	r2, [r3, #0]
 80029b4:	4b9c      	ldr	r3, [pc, #624]	@ (8002c28 <main+0x2b8>)
 80029b6:	2208      	movs	r2, #8
 80029b8:	711a      	strb	r2, [r3, #4]
 80029ba:	4b9b      	ldr	r3, [pc, #620]	@ (8002c28 <main+0x2b8>)
 80029bc:	2229      	movs	r2, #41	@ 0x29
 80029be:	719a      	strb	r2, [r3, #6]
  {
	.i2c = &hi2c1, .addr = BNO_ADDR, .mode = BNO_MODE_IMU, ._temp_unit = 0,
	// .ptr = &bno,
  };
  HAL_Delay(1000);
 80029c0:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80029c4:	f000 ff74 	bl	80038b0 <HAL_Delay>

  if ((err = bno055_init(&bno)) == BNO_OK)
 80029c8:	4897      	ldr	r0, [pc, #604]	@ (8002c28 <main+0x2b8>)
 80029ca:	f7fe fa6d 	bl	8000ea8 <bno055_init>
 80029ce:	4603      	mov	r3, r0
 80029d0:	461a      	mov	r2, r3
 80029d2:	4b97      	ldr	r3, [pc, #604]	@ (8002c30 <main+0x2c0>)
 80029d4:	701a      	strb	r2, [r3, #0]
 80029d6:	4b96      	ldr	r3, [pc, #600]	@ (8002c30 <main+0x2c0>)
 80029d8:	781b      	ldrb	r3, [r3, #0]
 80029da:	2b00      	cmp	r3, #0
 80029dc:	d106      	bne.n	80029ec <main+0x7c>
  {
  	  printf("[+] BNO055 init success\r\n");
 80029de:	4895      	ldr	r0, [pc, #596]	@ (8002c34 <main+0x2c4>)
 80029e0:	f005 fb50 	bl	8008084 <puts>
	  HAL_Delay(100);
 80029e4:	2064      	movs	r0, #100	@ 0x64
 80029e6:	f000 ff63 	bl	80038b0 <HAL_Delay>
 80029ea:	e00d      	b.n	8002a08 <main+0x98>
  }
  else
  {
	  printf("[!] BNO055 init failed\r\n");
 80029ec:	4892      	ldr	r0, [pc, #584]	@ (8002c38 <main+0x2c8>)
 80029ee:	f005 fb49 	bl	8008084 <puts>
	  printf("%s\n", bno055_err_str(err));
 80029f2:	4b8f      	ldr	r3, [pc, #572]	@ (8002c30 <main+0x2c0>)
 80029f4:	781b      	ldrb	r3, [r3, #0]
 80029f6:	4618      	mov	r0, r3
 80029f8:	f7ff fec6 	bl	8002788 <bno055_err_str>
 80029fc:	4603      	mov	r3, r0
 80029fe:	4618      	mov	r0, r3
 8002a00:	f005 fb40 	bl	8008084 <puts>
	  Error_Handler();
 8002a04:	f000 fc16 	bl	8003234 <Error_Handler>
  }
	  HAL_Delay(100);
 8002a08:	2064      	movs	r0, #100	@ 0x64
 8002a0a:	f000 ff51 	bl	80038b0 <HAL_Delay>
	  err = bno055_set_unit(&bno, BNO_TEMP_UNIT_C, BNO_GYR_UNIT_DPS, BNO_ACC_UNITSEL_M_S2, BNO_EUL_UNIT_DEG);
 8002a0e:	2300      	movs	r3, #0
 8002a10:	9300      	str	r3, [sp, #0]
 8002a12:	2300      	movs	r3, #0
 8002a14:	2200      	movs	r2, #0
 8002a16:	2100      	movs	r1, #0
 8002a18:	4883      	ldr	r0, [pc, #524]	@ (8002c28 <main+0x2b8>)
 8002a1a:	f7ff fd0f 	bl	800243c <bno055_set_unit>
 8002a1e:	4603      	mov	r3, r0
 8002a20:	461a      	mov	r2, r3
 8002a22:	4b83      	ldr	r3, [pc, #524]	@ (8002c30 <main+0x2c0>)
 8002a24:	701a      	strb	r2, [r3, #0]
  if (err != BNO_OK)
 8002a26:	4b82      	ldr	r3, [pc, #520]	@ (8002c30 <main+0x2c0>)
 8002a28:	781b      	ldrb	r3, [r3, #0]
 8002a2a:	2b00      	cmp	r3, #0
 8002a2c:	d006      	beq.n	8002a3c <main+0xcc>
  {
	  printf("[BNO] Failed to set units. Err: %d\r\n", err);
 8002a2e:	4b80      	ldr	r3, [pc, #512]	@ (8002c30 <main+0x2c0>)
 8002a30:	781b      	ldrb	r3, [r3, #0]
 8002a32:	4619      	mov	r1, r3
 8002a34:	4881      	ldr	r0, [pc, #516]	@ (8002c3c <main+0x2cc>)
 8002a36:	f005 fabd 	bl	8007fb4 <iprintf>
 8002a3a:	e002      	b.n	8002a42 <main+0xd2>
  }
  else
  {
	  printf("[BNO] Unit selection success\r\n");
 8002a3c:	4880      	ldr	r0, [pc, #512]	@ (8002c40 <main+0x2d0>)
 8002a3e:	f005 fb21 	bl	8008084 <puts>
  }

  HAL_Delay(1000);
 8002a42:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8002a46:	f000 ff33 	bl	80038b0 <HAL_Delay>
  bno055_euler_t eul = {0, 0, 0};
 8002a4a:	f04f 0300 	mov.w	r3, #0
 8002a4e:	603b      	str	r3, [r7, #0]
 8002a50:	f04f 0300 	mov.w	r3, #0
 8002a54:	607b      	str	r3, [r7, #4]
 8002a56:	f04f 0300 	mov.w	r3, #0
 8002a5a:	60bb      	str	r3, [r7, #8]
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

	  bno.euler(&bno, &eul);
 8002a5c:	4b72      	ldr	r3, [pc, #456]	@ (8002c28 <main+0x2b8>)
 8002a5e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002a62:	463a      	mov	r2, r7
 8002a64:	4611      	mov	r1, r2
 8002a66:	4870      	ldr	r0, [pc, #448]	@ (8002c28 <main+0x2b8>)
 8002a68:	4798      	blx	r3
	  new_yaw = (int)eul.yaw;
 8002a6a:	edd7 7a02 	vldr	s15, [r7, #8]
 8002a6e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002a72:	ee17 2a90 	vmov	r2, s15
 8002a76:	4b73      	ldr	r3, [pc, #460]	@ (8002c44 <main+0x2d4>)
 8002a78:	601a      	str	r2, [r3, #0]
	  new_yaw = (new_yaw + 180) % 360;
 8002a7a:	4b72      	ldr	r3, [pc, #456]	@ (8002c44 <main+0x2d4>)
 8002a7c:	681b      	ldr	r3, [r3, #0]
 8002a7e:	f103 02b4 	add.w	r2, r3, #180	@ 0xb4
 8002a82:	08d3      	lsrs	r3, r2, #3
 8002a84:	4970      	ldr	r1, [pc, #448]	@ (8002c48 <main+0x2d8>)
 8002a86:	fba1 1303 	umull	r1, r3, r1, r3
 8002a8a:	089b      	lsrs	r3, r3, #2
 8002a8c:	f44f 71b4 	mov.w	r1, #360	@ 0x168
 8002a90:	fb01 f303 	mul.w	r3, r1, r3
 8002a94:	1ad3      	subs	r3, r2, r3
 8002a96:	4a6b      	ldr	r2, [pc, #428]	@ (8002c44 <main+0x2d4>)
 8002a98:	6013      	str	r3, [r2, #0]

	  ADC_Select_CH0();
 8002a9a:	f7ff fedb 	bl	8002854 <ADC_Select_CH0>
	  HAL_ADC_Start(&hadc1);
 8002a9e:	486b      	ldr	r0, [pc, #428]	@ (8002c4c <main+0x2dc>)
 8002aa0:	f000 ff6e 	bl	8003980 <HAL_ADC_Start>
	  HAL_ADC_PollForConversion(&hadc1, 1000);
 8002aa4:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8002aa8:	4868      	ldr	r0, [pc, #416]	@ (8002c4c <main+0x2dc>)
 8002aaa:	f001 f850 	bl	8003b4e <HAL_ADC_PollForConversion>
	  pot_one = HAL_ADC_GetValue(&hadc1);
 8002aae:	4867      	ldr	r0, [pc, #412]	@ (8002c4c <main+0x2dc>)
 8002ab0:	f001 f8d8 	bl	8003c64 <HAL_ADC_GetValue>
 8002ab4:	ee07 0a90 	vmov	s15, r0
 8002ab8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002abc:	4b64      	ldr	r3, [pc, #400]	@ (8002c50 <main+0x2e0>)
 8002abe:	edc3 7a00 	vstr	s15, [r3]
	  kp = pot_one / 200;
 8002ac2:	4b63      	ldr	r3, [pc, #396]	@ (8002c50 <main+0x2e0>)
 8002ac4:	ed93 7a00 	vldr	s14, [r3]
 8002ac8:	eddf 6a62 	vldr	s13, [pc, #392]	@ 8002c54 <main+0x2e4>
 8002acc:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002ad0:	4b61      	ldr	r3, [pc, #388]	@ (8002c58 <main+0x2e8>)
 8002ad2:	edc3 7a00 	vstr	s15, [r3]
	  HAL_ADC_Stop(&hadc1);
 8002ad6:	485d      	ldr	r0, [pc, #372]	@ (8002c4c <main+0x2dc>)
 8002ad8:	f001 f806 	bl	8003ae8 <HAL_ADC_Stop>

	  ADC_Select_CH1();
 8002adc:	f7ff feda 	bl	8002894 <ADC_Select_CH1>
	  HAL_ADC_Start(&hadc1);
 8002ae0:	485a      	ldr	r0, [pc, #360]	@ (8002c4c <main+0x2dc>)
 8002ae2:	f000 ff4d 	bl	8003980 <HAL_ADC_Start>
	  HAL_ADC_PollForConversion(&hadc1, 1000);
 8002ae6:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8002aea:	4858      	ldr	r0, [pc, #352]	@ (8002c4c <main+0x2dc>)
 8002aec:	f001 f82f 	bl	8003b4e <HAL_ADC_PollForConversion>
	  pot_two = HAL_ADC_GetValue(&hadc1);
 8002af0:	4856      	ldr	r0, [pc, #344]	@ (8002c4c <main+0x2dc>)
 8002af2:	f001 f8b7 	bl	8003c64 <HAL_ADC_GetValue>
 8002af6:	ee07 0a90 	vmov	s15, r0
 8002afa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002afe:	4b57      	ldr	r3, [pc, #348]	@ (8002c5c <main+0x2ec>)
 8002b00:	edc3 7a00 	vstr	s15, [r3]
	  ki = pot_two / 800;
 8002b04:	4b55      	ldr	r3, [pc, #340]	@ (8002c5c <main+0x2ec>)
 8002b06:	ed93 7a00 	vldr	s14, [r3]
 8002b0a:	eddf 6a55 	vldr	s13, [pc, #340]	@ 8002c60 <main+0x2f0>
 8002b0e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002b12:	4b54      	ldr	r3, [pc, #336]	@ (8002c64 <main+0x2f4>)
 8002b14:	edc3 7a00 	vstr	s15, [r3]
	  HAL_ADC_Stop(&hadc1);
 8002b18:	484c      	ldr	r0, [pc, #304]	@ (8002c4c <main+0x2dc>)
 8002b1a:	f000 ffe5 	bl	8003ae8 <HAL_ADC_Stop>

	  ADC_Select_CH4();
 8002b1e:	f7ff fed9 	bl	80028d4 <ADC_Select_CH4>
	  HAL_ADC_Start(&hadc1);
 8002b22:	484a      	ldr	r0, [pc, #296]	@ (8002c4c <main+0x2dc>)
 8002b24:	f000 ff2c 	bl	8003980 <HAL_ADC_Start>
	  HAL_ADC_PollForConversion(&hadc1, 1000);
 8002b28:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8002b2c:	4847      	ldr	r0, [pc, #284]	@ (8002c4c <main+0x2dc>)
 8002b2e:	f001 f80e 	bl	8003b4e <HAL_ADC_PollForConversion>
	  pot_three = HAL_ADC_GetValue(&hadc1);
 8002b32:	4846      	ldr	r0, [pc, #280]	@ (8002c4c <main+0x2dc>)
 8002b34:	f001 f896 	bl	8003c64 <HAL_ADC_GetValue>
 8002b38:	ee07 0a90 	vmov	s15, r0
 8002b3c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002b40:	4b49      	ldr	r3, [pc, #292]	@ (8002c68 <main+0x2f8>)
 8002b42:	edc3 7a00 	vstr	s15, [r3]
	  kd = pot_three;
 8002b46:	4b48      	ldr	r3, [pc, #288]	@ (8002c68 <main+0x2f8>)
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	4a48      	ldr	r2, [pc, #288]	@ (8002c6c <main+0x2fc>)
 8002b4c:	6013      	str	r3, [r2, #0]
	  HAL_ADC_Stop(&hadc1);
 8002b4e:	483f      	ldr	r0, [pc, #252]	@ (8002c4c <main+0x2dc>)
 8002b50:	f000 ffca 	bl	8003ae8 <HAL_ADC_Stop>


	  heading = new_yaw;
 8002b54:	4b3b      	ldr	r3, [pc, #236]	@ (8002c44 <main+0x2d4>)
 8002b56:	681b      	ldr	r3, [r3, #0]
 8002b58:	ee07 3a90 	vmov	s15, r3
 8002b5c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002b60:	4b43      	ldr	r3, [pc, #268]	@ (8002c70 <main+0x300>)
 8002b62:	edc3 7a00 	vstr	s15, [r3]
	  heading_error = heading_setpoint - heading;
 8002b66:	4b43      	ldr	r3, [pc, #268]	@ (8002c74 <main+0x304>)
 8002b68:	ed93 7a00 	vldr	s14, [r3]
 8002b6c:	4b40      	ldr	r3, [pc, #256]	@ (8002c70 <main+0x300>)
 8002b6e:	edd3 7a00 	vldr	s15, [r3]
 8002b72:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002b76:	4b40      	ldr	r3, [pc, #256]	@ (8002c78 <main+0x308>)
 8002b78:	edc3 7a00 	vstr	s15, [r3]
	  PID_p = kp *heading_error;
 8002b7c:	4b36      	ldr	r3, [pc, #216]	@ (8002c58 <main+0x2e8>)
 8002b7e:	ed93 7a00 	vldr	s14, [r3]
 8002b82:	4b3d      	ldr	r3, [pc, #244]	@ (8002c78 <main+0x308>)
 8002b84:	edd3 7a00 	vldr	s15, [r3]
 8002b88:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002b8c:	4b3b      	ldr	r3, [pc, #236]	@ (8002c7c <main+0x30c>)
 8002b8e:	edc3 7a00 	vstr	s15, [r3]

	  heading_difference = heading_error - heading_prev_error;
 8002b92:	4b39      	ldr	r3, [pc, #228]	@ (8002c78 <main+0x308>)
 8002b94:	ed93 7a00 	vldr	s14, [r3]
 8002b98:	4b39      	ldr	r3, [pc, #228]	@ (8002c80 <main+0x310>)
 8002b9a:	edd3 7a00 	vldr	s15, [r3]
 8002b9e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002ba2:	4b38      	ldr	r3, [pc, #224]	@ (8002c84 <main+0x314>)
 8002ba4:	edc3 7a00 	vstr	s15, [r3]
	  PID_d = kd*((heading_error - heading_prev_error)/period);
 8002ba8:	4b33      	ldr	r3, [pc, #204]	@ (8002c78 <main+0x308>)
 8002baa:	ed93 7a00 	vldr	s14, [r3]
 8002bae:	4b34      	ldr	r3, [pc, #208]	@ (8002c80 <main+0x310>)
 8002bb0:	edd3 7a00 	vldr	s15, [r3]
 8002bb4:	ee77 6a67 	vsub.f32	s13, s14, s15
 8002bb8:	4b33      	ldr	r3, [pc, #204]	@ (8002c88 <main+0x318>)
 8002bba:	681b      	ldr	r3, [r3, #0]
 8002bbc:	ee07 3a90 	vmov	s15, r3
 8002bc0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002bc4:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002bc8:	4b28      	ldr	r3, [pc, #160]	@ (8002c6c <main+0x2fc>)
 8002bca:	edd3 7a00 	vldr	s15, [r3]
 8002bce:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002bd2:	4b2e      	ldr	r3, [pc, #184]	@ (8002c8c <main+0x31c>)
 8002bd4:	edc3 7a00 	vstr	s15, [r3]

	  if(heading_error > -3 && heading_error < 3)
 8002bd8:	4b27      	ldr	r3, [pc, #156]	@ (8002c78 <main+0x308>)
 8002bda:	edd3 7a00 	vldr	s15, [r3]
 8002bde:	eeb8 7a08 	vmov.f32	s14, #136	@ 0xc0400000 -3.0
 8002be2:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002be6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002bea:	dd53      	ble.n	8002c94 <main+0x324>
 8002bec:	4b22      	ldr	r3, [pc, #136]	@ (8002c78 <main+0x308>)
 8002bee:	edd3 7a00 	vldr	s15, [r3]
 8002bf2:	eeb0 7a08 	vmov.f32	s14, #8	@ 0x40400000  3.0
 8002bf6:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002bfa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002bfe:	d549      	bpl.n	8002c94 <main+0x324>
	  {
		  PID_i = PID_i + (ki * heading_error);
 8002c00:	4b18      	ldr	r3, [pc, #96]	@ (8002c64 <main+0x2f4>)
 8002c02:	ed93 7a00 	vldr	s14, [r3]
 8002c06:	4b1c      	ldr	r3, [pc, #112]	@ (8002c78 <main+0x308>)
 8002c08:	edd3 7a00 	vldr	s15, [r3]
 8002c0c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002c10:	4b1f      	ldr	r3, [pc, #124]	@ (8002c90 <main+0x320>)
 8002c12:	edd3 7a00 	vldr	s15, [r3]
 8002c16:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002c1a:	4b1d      	ldr	r3, [pc, #116]	@ (8002c90 <main+0x320>)
 8002c1c:	edc3 7a00 	vstr	s15, [r3]
 8002c20:	e03c      	b.n	8002c9c <main+0x32c>
 8002c22:	bf00      	nop
 8002c24:	200002e8 	.word	0x200002e8
 8002c28:	20000378 	.word	0x20000378
 8002c2c:	20000240 	.word	0x20000240
 8002c30:	20000424 	.word	0x20000424
 8002c34:	08009ebc 	.word	0x08009ebc
 8002c38:	08009ed8 	.word	0x08009ed8
 8002c3c:	08009ef0 	.word	0x08009ef0
 8002c40:	08009f18 	.word	0x08009f18
 8002c44:	20000434 	.word	0x20000434
 8002c48:	16c16c17 	.word	0x16c16c17
 8002c4c:	200001f8 	.word	0x200001f8
 8002c50:	20000458 	.word	0x20000458
 8002c54:	43480000 	.word	0x43480000
 8002c58:	2000044c 	.word	0x2000044c
 8002c5c:	2000045c 	.word	0x2000045c
 8002c60:	44480000 	.word	0x44480000
 8002c64:	20000450 	.word	0x20000450
 8002c68:	20000460 	.word	0x20000460
 8002c6c:	20000454 	.word	0x20000454
 8002c70:	20000428 	.word	0x20000428
 8002c74:	20000000 	.word	0x20000000
 8002c78:	2000042c 	.word	0x2000042c
 8002c7c:	2000043c 	.word	0x2000043c
 8002c80:	20000430 	.word	0x20000430
 8002c84:	20000438 	.word	0x20000438
 8002c88:	20000004 	.word	0x20000004
 8002c8c:	20000444 	.word	0x20000444
 8002c90:	20000440 	.word	0x20000440
	  }
	  else
	  {
		  PID_i = 0;
 8002c94:	4b3f      	ldr	r3, [pc, #252]	@ (8002d94 <main+0x424>)
 8002c96:	f04f 0200 	mov.w	r2, #0
 8002c9a:	601a      	str	r2, [r3, #0]
	  }

	  PID_total = PID_p + PID_i + PID_d;
 8002c9c:	4b3e      	ldr	r3, [pc, #248]	@ (8002d98 <main+0x428>)
 8002c9e:	ed93 7a00 	vldr	s14, [r3]
 8002ca2:	4b3c      	ldr	r3, [pc, #240]	@ (8002d94 <main+0x424>)
 8002ca4:	edd3 7a00 	vldr	s15, [r3]
 8002ca8:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002cac:	4b3b      	ldr	r3, [pc, #236]	@ (8002d9c <main+0x42c>)
 8002cae:	edd3 7a00 	vldr	s15, [r3]
 8002cb2:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002cb6:	4b3a      	ldr	r3, [pc, #232]	@ (8002da0 <main+0x430>)
 8002cb8:	edc3 7a00 	vstr	s15, [r3]

	  PID_total = remap_val(PID_total, -3000, 3000, 250, 1250);
 8002cbc:	4b38      	ldr	r3, [pc, #224]	@ (8002da0 <main+0x430>)
 8002cbe:	edd3 7a00 	vldr	s15, [r3]
 8002cc2:	ed9f 2a38 	vldr	s4, [pc, #224]	@ 8002da4 <main+0x434>
 8002cc6:	eddf 1a38 	vldr	s3, [pc, #224]	@ 8002da8 <main+0x438>
 8002cca:	ed9f 1a38 	vldr	s2, [pc, #224]	@ 8002dac <main+0x43c>
 8002cce:	eddf 0a38 	vldr	s1, [pc, #224]	@ 8002db0 <main+0x440>
 8002cd2:	eeb0 0a67 	vmov.f32	s0, s15
 8002cd6:	f7ff fe1d 	bl	8002914 <remap_val>
 8002cda:	eef0 7a40 	vmov.f32	s15, s0
 8002cde:	4b30      	ldr	r3, [pc, #192]	@ (8002da0 <main+0x430>)
 8002ce0:	edc3 7a00 	vstr	s15, [r3]

	  if(PID_total < 138)
 8002ce4:	4b2e      	ldr	r3, [pc, #184]	@ (8002da0 <main+0x430>)
 8002ce6:	edd3 7a00 	vldr	s15, [r3]
 8002cea:	ed9f 7a32 	vldr	s14, [pc, #200]	@ 8002db4 <main+0x444>
 8002cee:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002cf2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002cf6:	d502      	bpl.n	8002cfe <main+0x38e>
	  {
		  PID_total = 138;
 8002cf8:	4b29      	ldr	r3, [pc, #164]	@ (8002da0 <main+0x430>)
 8002cfa:	4a2f      	ldr	r2, [pc, #188]	@ (8002db8 <main+0x448>)
 8002cfc:	601a      	str	r2, [r3, #0]
	  }
	  if(PID_total > 1111)
 8002cfe:	4b28      	ldr	r3, [pc, #160]	@ (8002da0 <main+0x430>)
 8002d00:	edd3 7a00 	vldr	s15, [r3]
 8002d04:	ed9f 7a2d 	vldr	s14, [pc, #180]	@ 8002dbc <main+0x44c>
 8002d08:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002d0c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002d10:	dd02      	ble.n	8002d18 <main+0x3a8>
	  {
		  PID_total = 1111;
 8002d12:	4b23      	ldr	r3, [pc, #140]	@ (8002da0 <main+0x430>)
 8002d14:	4a2a      	ldr	r2, [pc, #168]	@ (8002dc0 <main+0x450>)
 8002d16:	601a      	str	r2, [r3, #0]
	  }


	  printf("K_p: %3.0f K_i: %2.2f  K_d: %4.0f New_Yaw: %ld PID_tot: %4.2f\r\n", kp, ki, kd, new_yaw, PID_total);
 8002d18:	4b2a      	ldr	r3, [pc, #168]	@ (8002dc4 <main+0x454>)
 8002d1a:	681b      	ldr	r3, [r3, #0]
 8002d1c:	4618      	mov	r0, r3
 8002d1e:	f7fd fc1b 	bl	8000558 <__aeabi_f2d>
 8002d22:	4682      	mov	sl, r0
 8002d24:	468b      	mov	fp, r1
 8002d26:	4b28      	ldr	r3, [pc, #160]	@ (8002dc8 <main+0x458>)
 8002d28:	681b      	ldr	r3, [r3, #0]
 8002d2a:	4618      	mov	r0, r3
 8002d2c:	f7fd fc14 	bl	8000558 <__aeabi_f2d>
 8002d30:	4604      	mov	r4, r0
 8002d32:	460d      	mov	r5, r1
 8002d34:	4b25      	ldr	r3, [pc, #148]	@ (8002dcc <main+0x45c>)
 8002d36:	681b      	ldr	r3, [r3, #0]
 8002d38:	4618      	mov	r0, r3
 8002d3a:	f7fd fc0d 	bl	8000558 <__aeabi_f2d>
 8002d3e:	4680      	mov	r8, r0
 8002d40:	4689      	mov	r9, r1
 8002d42:	4b23      	ldr	r3, [pc, #140]	@ (8002dd0 <main+0x460>)
 8002d44:	681e      	ldr	r6, [r3, #0]
 8002d46:	4b16      	ldr	r3, [pc, #88]	@ (8002da0 <main+0x430>)
 8002d48:	681b      	ldr	r3, [r3, #0]
 8002d4a:	4618      	mov	r0, r3
 8002d4c:	f7fd fc04 	bl	8000558 <__aeabi_f2d>
 8002d50:	4602      	mov	r2, r0
 8002d52:	460b      	mov	r3, r1
 8002d54:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8002d58:	9604      	str	r6, [sp, #16]
 8002d5a:	e9cd 8902 	strd	r8, r9, [sp, #8]
 8002d5e:	e9cd 4500 	strd	r4, r5, [sp]
 8002d62:	4652      	mov	r2, sl
 8002d64:	465b      	mov	r3, fp
 8002d66:	481b      	ldr	r0, [pc, #108]	@ (8002dd4 <main+0x464>)
 8002d68:	f005 f924 	bl	8007fb4 <iprintf>
	  fflush(stdout);
 8002d6c:	4b1a      	ldr	r3, [pc, #104]	@ (8002dd8 <main+0x468>)
 8002d6e:	681b      	ldr	r3, [r3, #0]
 8002d70:	689b      	ldr	r3, [r3, #8]
 8002d72:	4618      	mov	r0, r3
 8002d74:	f005 f848 	bl	8007e08 <fflush>
//	  SSD1306_Puts (char_buff, &Font_7x10, 1);
//	  SSD1306_UpdateScreen();



	  __HAL_TIM_SET_COMPARE(&htim3,TIM_CHANNEL_2, PID_total);
 8002d78:	4b09      	ldr	r3, [pc, #36]	@ (8002da0 <main+0x430>)
 8002d7a:	edd3 7a00 	vldr	s15, [r3]
 8002d7e:	4b17      	ldr	r3, [pc, #92]	@ (8002ddc <main+0x46c>)
 8002d80:	681b      	ldr	r3, [r3, #0]
 8002d82:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002d86:	ee17 2a90 	vmov	r2, s15
 8002d8a:	639a      	str	r2, [r3, #56]	@ 0x38

	  HAL_Delay(2);
 8002d8c:	2002      	movs	r0, #2
 8002d8e:	f000 fd8f 	bl	80038b0 <HAL_Delay>
	  bno.euler(&bno, &eul);
 8002d92:	e663      	b.n	8002a5c <main+0xec>
 8002d94:	20000440 	.word	0x20000440
 8002d98:	2000043c 	.word	0x2000043c
 8002d9c:	20000444 	.word	0x20000444
 8002da0:	20000448 	.word	0x20000448
 8002da4:	449c4000 	.word	0x449c4000
 8002da8:	437a0000 	.word	0x437a0000
 8002dac:	453b8000 	.word	0x453b8000
 8002db0:	c53b8000 	.word	0xc53b8000
 8002db4:	430a0000 	.word	0x430a0000
 8002db8:	430a0000 	.word	0x430a0000
 8002dbc:	448ae000 	.word	0x448ae000
 8002dc0:	448ae000 	.word	0x448ae000
 8002dc4:	2000044c 	.word	0x2000044c
 8002dc8:	20000450 	.word	0x20000450
 8002dcc:	20000454 	.word	0x20000454
 8002dd0:	20000434 	.word	0x20000434
 8002dd4:	08009f38 	.word	0x08009f38
 8002dd8:	20000020 	.word	0x20000020
 8002ddc:	200002e8 	.word	0x200002e8

08002de0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002de0:	b580      	push	{r7, lr}
 8002de2:	b094      	sub	sp, #80	@ 0x50
 8002de4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002de6:	f107 0320 	add.w	r3, r7, #32
 8002dea:	2230      	movs	r2, #48	@ 0x30
 8002dec:	2100      	movs	r1, #0
 8002dee:	4618      	mov	r0, r3
 8002df0:	f005 fa28 	bl	8008244 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002df4:	f107 030c 	add.w	r3, r7, #12
 8002df8:	2200      	movs	r2, #0
 8002dfa:	601a      	str	r2, [r3, #0]
 8002dfc:	605a      	str	r2, [r3, #4]
 8002dfe:	609a      	str	r2, [r3, #8]
 8002e00:	60da      	str	r2, [r3, #12]
 8002e02:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8002e04:	2300      	movs	r3, #0
 8002e06:	60bb      	str	r3, [r7, #8]
 8002e08:	4b27      	ldr	r3, [pc, #156]	@ (8002ea8 <SystemClock_Config+0xc8>)
 8002e0a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e0c:	4a26      	ldr	r2, [pc, #152]	@ (8002ea8 <SystemClock_Config+0xc8>)
 8002e0e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002e12:	6413      	str	r3, [r2, #64]	@ 0x40
 8002e14:	4b24      	ldr	r3, [pc, #144]	@ (8002ea8 <SystemClock_Config+0xc8>)
 8002e16:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e18:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002e1c:	60bb      	str	r3, [r7, #8]
 8002e1e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002e20:	2300      	movs	r3, #0
 8002e22:	607b      	str	r3, [r7, #4]
 8002e24:	4b21      	ldr	r3, [pc, #132]	@ (8002eac <SystemClock_Config+0xcc>)
 8002e26:	681b      	ldr	r3, [r3, #0]
 8002e28:	4a20      	ldr	r2, [pc, #128]	@ (8002eac <SystemClock_Config+0xcc>)
 8002e2a:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8002e2e:	6013      	str	r3, [r2, #0]
 8002e30:	4b1e      	ldr	r3, [pc, #120]	@ (8002eac <SystemClock_Config+0xcc>)
 8002e32:	681b      	ldr	r3, [r3, #0]
 8002e34:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8002e38:	607b      	str	r3, [r7, #4]
 8002e3a:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8002e3c:	2302      	movs	r3, #2
 8002e3e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002e40:	2301      	movs	r3, #1
 8002e42:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002e44:	2310      	movs	r3, #16
 8002e46:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002e48:	2302      	movs	r3, #2
 8002e4a:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8002e4c:	2300      	movs	r3, #0
 8002e4e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8002e50:	2308      	movs	r3, #8
 8002e52:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 84;
 8002e54:	2354      	movs	r3, #84	@ 0x54
 8002e56:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002e58:	2302      	movs	r3, #2
 8002e5a:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8002e5c:	2304      	movs	r3, #4
 8002e5e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002e60:	f107 0320 	add.w	r3, r7, #32
 8002e64:	4618      	mov	r0, r3
 8002e66:	f002 fd47 	bl	80058f8 <HAL_RCC_OscConfig>
 8002e6a:	4603      	mov	r3, r0
 8002e6c:	2b00      	cmp	r3, #0
 8002e6e:	d001      	beq.n	8002e74 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8002e70:	f000 f9e0 	bl	8003234 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002e74:	230f      	movs	r3, #15
 8002e76:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002e78:	2302      	movs	r3, #2
 8002e7a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002e7c:	2300      	movs	r3, #0
 8002e7e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8002e80:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002e84:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002e86:	2300      	movs	r3, #0
 8002e88:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8002e8a:	f107 030c 	add.w	r3, r7, #12
 8002e8e:	2102      	movs	r1, #2
 8002e90:	4618      	mov	r0, r3
 8002e92:	f002 ffa9 	bl	8005de8 <HAL_RCC_ClockConfig>
 8002e96:	4603      	mov	r3, r0
 8002e98:	2b00      	cmp	r3, #0
 8002e9a:	d001      	beq.n	8002ea0 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 8002e9c:	f000 f9ca 	bl	8003234 <Error_Handler>
  }
}
 8002ea0:	bf00      	nop
 8002ea2:	3750      	adds	r7, #80	@ 0x50
 8002ea4:	46bd      	mov	sp, r7
 8002ea6:	bd80      	pop	{r7, pc}
 8002ea8:	40023800 	.word	0x40023800
 8002eac:	40007000 	.word	0x40007000

08002eb0 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8002eb0:	b580      	push	{r7, lr}
 8002eb2:	af00      	add	r7, sp, #0

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8002eb4:	4b18      	ldr	r3, [pc, #96]	@ (8002f18 <MX_ADC1_Init+0x68>)
 8002eb6:	4a19      	ldr	r2, [pc, #100]	@ (8002f1c <MX_ADC1_Init+0x6c>)
 8002eb8:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8002eba:	4b17      	ldr	r3, [pc, #92]	@ (8002f18 <MX_ADC1_Init+0x68>)
 8002ebc:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8002ec0:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8002ec2:	4b15      	ldr	r3, [pc, #84]	@ (8002f18 <MX_ADC1_Init+0x68>)
 8002ec4:	2200      	movs	r2, #0
 8002ec6:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 8002ec8:	4b13      	ldr	r3, [pc, #76]	@ (8002f18 <MX_ADC1_Init+0x68>)
 8002eca:	2201      	movs	r2, #1
 8002ecc:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8002ece:	4b12      	ldr	r3, [pc, #72]	@ (8002f18 <MX_ADC1_Init+0x68>)
 8002ed0:	2201      	movs	r2, #1
 8002ed2:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8002ed4:	4b10      	ldr	r3, [pc, #64]	@ (8002f18 <MX_ADC1_Init+0x68>)
 8002ed6:	2200      	movs	r2, #0
 8002ed8:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8002edc:	4b0e      	ldr	r3, [pc, #56]	@ (8002f18 <MX_ADC1_Init+0x68>)
 8002ede:	2200      	movs	r2, #0
 8002ee0:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8002ee2:	4b0d      	ldr	r3, [pc, #52]	@ (8002f18 <MX_ADC1_Init+0x68>)
 8002ee4:	4a0e      	ldr	r2, [pc, #56]	@ (8002f20 <MX_ADC1_Init+0x70>)
 8002ee6:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8002ee8:	4b0b      	ldr	r3, [pc, #44]	@ (8002f18 <MX_ADC1_Init+0x68>)
 8002eea:	2200      	movs	r2, #0
 8002eec:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 3;
 8002eee:	4b0a      	ldr	r3, [pc, #40]	@ (8002f18 <MX_ADC1_Init+0x68>)
 8002ef0:	2203      	movs	r2, #3
 8002ef2:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8002ef4:	4b08      	ldr	r3, [pc, #32]	@ (8002f18 <MX_ADC1_Init+0x68>)
 8002ef6:	2200      	movs	r2, #0
 8002ef8:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8002efc:	4b06      	ldr	r3, [pc, #24]	@ (8002f18 <MX_ADC1_Init+0x68>)
 8002efe:	2201      	movs	r2, #1
 8002f00:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8002f02:	4805      	ldr	r0, [pc, #20]	@ (8002f18 <MX_ADC1_Init+0x68>)
 8002f04:	f000 fcf8 	bl	80038f8 <HAL_ADC_Init>
 8002f08:	4603      	mov	r3, r0
 8002f0a:	2b00      	cmp	r3, #0
 8002f0c:	d001      	beq.n	8002f12 <MX_ADC1_Init+0x62>
  {
    Error_Handler();
 8002f0e:	f000 f991 	bl	8003234 <Error_Handler>
//  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8002f12:	bf00      	nop
 8002f14:	bd80      	pop	{r7, pc}
 8002f16:	bf00      	nop
 8002f18:	200001f8 	.word	0x200001f8
 8002f1c:	40012000 	.word	0x40012000
 8002f20:	0f000001 	.word	0x0f000001

08002f24 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8002f24:	b580      	push	{r7, lr}
 8002f26:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8002f28:	4b12      	ldr	r3, [pc, #72]	@ (8002f74 <MX_I2C1_Init+0x50>)
 8002f2a:	4a13      	ldr	r2, [pc, #76]	@ (8002f78 <MX_I2C1_Init+0x54>)
 8002f2c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8002f2e:	4b11      	ldr	r3, [pc, #68]	@ (8002f74 <MX_I2C1_Init+0x50>)
 8002f30:	4a12      	ldr	r2, [pc, #72]	@ (8002f7c <MX_I2C1_Init+0x58>)
 8002f32:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8002f34:	4b0f      	ldr	r3, [pc, #60]	@ (8002f74 <MX_I2C1_Init+0x50>)
 8002f36:	2200      	movs	r2, #0
 8002f38:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8002f3a:	4b0e      	ldr	r3, [pc, #56]	@ (8002f74 <MX_I2C1_Init+0x50>)
 8002f3c:	2200      	movs	r2, #0
 8002f3e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002f40:	4b0c      	ldr	r3, [pc, #48]	@ (8002f74 <MX_I2C1_Init+0x50>)
 8002f42:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8002f46:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002f48:	4b0a      	ldr	r3, [pc, #40]	@ (8002f74 <MX_I2C1_Init+0x50>)
 8002f4a:	2200      	movs	r2, #0
 8002f4c:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8002f4e:	4b09      	ldr	r3, [pc, #36]	@ (8002f74 <MX_I2C1_Init+0x50>)
 8002f50:	2200      	movs	r2, #0
 8002f52:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002f54:	4b07      	ldr	r3, [pc, #28]	@ (8002f74 <MX_I2C1_Init+0x50>)
 8002f56:	2200      	movs	r2, #0
 8002f58:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002f5a:	4b06      	ldr	r3, [pc, #24]	@ (8002f74 <MX_I2C1_Init+0x50>)
 8002f5c:	2200      	movs	r2, #0
 8002f5e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8002f60:	4804      	ldr	r0, [pc, #16]	@ (8002f74 <MX_I2C1_Init+0x50>)
 8002f62:	f001 fb3f 	bl	80045e4 <HAL_I2C_Init>
 8002f66:	4603      	mov	r3, r0
 8002f68:	2b00      	cmp	r3, #0
 8002f6a:	d001      	beq.n	8002f70 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8002f6c:	f000 f962 	bl	8003234 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8002f70:	bf00      	nop
 8002f72:	bd80      	pop	{r7, pc}
 8002f74:	20000240 	.word	0x20000240
 8002f78:	40005400 	.word	0x40005400
 8002f7c:	000186a0 	.word	0x000186a0

08002f80 <MX_I2C3_Init>:
  * @brief I2C3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C3_Init(void)
{
 8002f80:	b580      	push	{r7, lr}
 8002f82:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 8002f84:	4b12      	ldr	r3, [pc, #72]	@ (8002fd0 <MX_I2C3_Init+0x50>)
 8002f86:	4a13      	ldr	r2, [pc, #76]	@ (8002fd4 <MX_I2C3_Init+0x54>)
 8002f88:	601a      	str	r2, [r3, #0]
  hi2c3.Init.ClockSpeed = 400000;
 8002f8a:	4b11      	ldr	r3, [pc, #68]	@ (8002fd0 <MX_I2C3_Init+0x50>)
 8002f8c:	4a12      	ldr	r2, [pc, #72]	@ (8002fd8 <MX_I2C3_Init+0x58>)
 8002f8e:	605a      	str	r2, [r3, #4]
  hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8002f90:	4b0f      	ldr	r3, [pc, #60]	@ (8002fd0 <MX_I2C3_Init+0x50>)
 8002f92:	2200      	movs	r2, #0
 8002f94:	609a      	str	r2, [r3, #8]
  hi2c3.Init.OwnAddress1 = 0;
 8002f96:	4b0e      	ldr	r3, [pc, #56]	@ (8002fd0 <MX_I2C3_Init+0x50>)
 8002f98:	2200      	movs	r2, #0
 8002f9a:	60da      	str	r2, [r3, #12]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002f9c:	4b0c      	ldr	r3, [pc, #48]	@ (8002fd0 <MX_I2C3_Init+0x50>)
 8002f9e:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8002fa2:	611a      	str	r2, [r3, #16]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002fa4:	4b0a      	ldr	r3, [pc, #40]	@ (8002fd0 <MX_I2C3_Init+0x50>)
 8002fa6:	2200      	movs	r2, #0
 8002fa8:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2 = 0;
 8002faa:	4b09      	ldr	r3, [pc, #36]	@ (8002fd0 <MX_I2C3_Init+0x50>)
 8002fac:	2200      	movs	r2, #0
 8002fae:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002fb0:	4b07      	ldr	r3, [pc, #28]	@ (8002fd0 <MX_I2C3_Init+0x50>)
 8002fb2:	2200      	movs	r2, #0
 8002fb4:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002fb6:	4b06      	ldr	r3, [pc, #24]	@ (8002fd0 <MX_I2C3_Init+0x50>)
 8002fb8:	2200      	movs	r2, #0
 8002fba:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 8002fbc:	4804      	ldr	r0, [pc, #16]	@ (8002fd0 <MX_I2C3_Init+0x50>)
 8002fbe:	f001 fb11 	bl	80045e4 <HAL_I2C_Init>
 8002fc2:	4603      	mov	r3, r0
 8002fc4:	2b00      	cmp	r3, #0
 8002fc6:	d001      	beq.n	8002fcc <MX_I2C3_Init+0x4c>
  {
    Error_Handler();
 8002fc8:	f000 f934 	bl	8003234 <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 8002fcc:	bf00      	nop
 8002fce:	bd80      	pop	{r7, pc}
 8002fd0:	20000294 	.word	0x20000294
 8002fd4:	40005c00 	.word	0x40005c00
 8002fd8:	00061a80 	.word	0x00061a80

08002fdc <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8002fdc:	b580      	push	{r7, lr}
 8002fde:	b08e      	sub	sp, #56	@ 0x38
 8002fe0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002fe2:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8002fe6:	2200      	movs	r2, #0
 8002fe8:	601a      	str	r2, [r3, #0]
 8002fea:	605a      	str	r2, [r3, #4]
 8002fec:	609a      	str	r2, [r3, #8]
 8002fee:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002ff0:	f107 0320 	add.w	r3, r7, #32
 8002ff4:	2200      	movs	r2, #0
 8002ff6:	601a      	str	r2, [r3, #0]
 8002ff8:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002ffa:	1d3b      	adds	r3, r7, #4
 8002ffc:	2200      	movs	r2, #0
 8002ffe:	601a      	str	r2, [r3, #0]
 8003000:	605a      	str	r2, [r3, #4]
 8003002:	609a      	str	r2, [r3, #8]
 8003004:	60da      	str	r2, [r3, #12]
 8003006:	611a      	str	r2, [r3, #16]
 8003008:	615a      	str	r2, [r3, #20]
 800300a:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800300c:	4b2c      	ldr	r3, [pc, #176]	@ (80030c0 <MX_TIM3_Init+0xe4>)
 800300e:	4a2d      	ldr	r2, [pc, #180]	@ (80030c4 <MX_TIM3_Init+0xe8>)
 8003010:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 180-1;
 8003012:	4b2b      	ldr	r3, [pc, #172]	@ (80030c0 <MX_TIM3_Init+0xe4>)
 8003014:	22b3      	movs	r2, #179	@ 0xb3
 8003016:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003018:	4b29      	ldr	r3, [pc, #164]	@ (80030c0 <MX_TIM3_Init+0xe4>)
 800301a:	2200      	movs	r2, #0
 800301c:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 9333-1;
 800301e:	4b28      	ldr	r3, [pc, #160]	@ (80030c0 <MX_TIM3_Init+0xe4>)
 8003020:	f242 4274 	movw	r2, #9332	@ 0x2474
 8003024:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003026:	4b26      	ldr	r3, [pc, #152]	@ (80030c0 <MX_TIM3_Init+0xe4>)
 8003028:	2200      	movs	r2, #0
 800302a:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800302c:	4b24      	ldr	r3, [pc, #144]	@ (80030c0 <MX_TIM3_Init+0xe4>)
 800302e:	2200      	movs	r2, #0
 8003030:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8003032:	4823      	ldr	r0, [pc, #140]	@ (80030c0 <MX_TIM3_Init+0xe4>)
 8003034:	f003 f8f8 	bl	8006228 <HAL_TIM_Base_Init>
 8003038:	4603      	mov	r3, r0
 800303a:	2b00      	cmp	r3, #0
 800303c:	d001      	beq.n	8003042 <MX_TIM3_Init+0x66>
  {
    Error_Handler();
 800303e:	f000 f8f9 	bl	8003234 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003042:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003046:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8003048:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800304c:	4619      	mov	r1, r3
 800304e:	481c      	ldr	r0, [pc, #112]	@ (80030c0 <MX_TIM3_Init+0xe4>)
 8003050:	f003 fb04 	bl	800665c <HAL_TIM_ConfigClockSource>
 8003054:	4603      	mov	r3, r0
 8003056:	2b00      	cmp	r3, #0
 8003058:	d001      	beq.n	800305e <MX_TIM3_Init+0x82>
  {
    Error_Handler();
 800305a:	f000 f8eb 	bl	8003234 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 800305e:	4818      	ldr	r0, [pc, #96]	@ (80030c0 <MX_TIM3_Init+0xe4>)
 8003060:	f003 f931 	bl	80062c6 <HAL_TIM_PWM_Init>
 8003064:	4603      	mov	r3, r0
 8003066:	2b00      	cmp	r3, #0
 8003068:	d001      	beq.n	800306e <MX_TIM3_Init+0x92>
  {
    Error_Handler();
 800306a:	f000 f8e3 	bl	8003234 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800306e:	2300      	movs	r3, #0
 8003070:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003072:	2300      	movs	r3, #0
 8003074:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8003076:	f107 0320 	add.w	r3, r7, #32
 800307a:	4619      	mov	r1, r3
 800307c:	4810      	ldr	r0, [pc, #64]	@ (80030c0 <MX_TIM3_Init+0xe4>)
 800307e:	f003 fe8d 	bl	8006d9c <HAL_TIMEx_MasterConfigSynchronization>
 8003082:	4603      	mov	r3, r0
 8003084:	2b00      	cmp	r3, #0
 8003086:	d001      	beq.n	800308c <MX_TIM3_Init+0xb0>
  {
    Error_Handler();
 8003088:	f000 f8d4 	bl	8003234 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800308c:	2360      	movs	r3, #96	@ 0x60
 800308e:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8003090:	2300      	movs	r3, #0
 8003092:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8003094:	2300      	movs	r3, #0
 8003096:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8003098:	2300      	movs	r3, #0
 800309a:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800309c:	1d3b      	adds	r3, r7, #4
 800309e:	2204      	movs	r2, #4
 80030a0:	4619      	mov	r1, r3
 80030a2:	4807      	ldr	r0, [pc, #28]	@ (80030c0 <MX_TIM3_Init+0xe4>)
 80030a4:	f003 fa18 	bl	80064d8 <HAL_TIM_PWM_ConfigChannel>
 80030a8:	4603      	mov	r3, r0
 80030aa:	2b00      	cmp	r3, #0
 80030ac:	d001      	beq.n	80030b2 <MX_TIM3_Init+0xd6>
  {
    Error_Handler();
 80030ae:	f000 f8c1 	bl	8003234 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 80030b2:	4803      	ldr	r0, [pc, #12]	@ (80030c0 <MX_TIM3_Init+0xe4>)
 80030b4:	f000 f9f2 	bl	800349c <HAL_TIM_MspPostInit>

}
 80030b8:	bf00      	nop
 80030ba:	3738      	adds	r7, #56	@ 0x38
 80030bc:	46bd      	mov	sp, r7
 80030be:	bd80      	pop	{r7, pc}
 80030c0:	200002e8 	.word	0x200002e8
 80030c4:	40000400 	.word	0x40000400

080030c8 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80030c8:	b580      	push	{r7, lr}
 80030ca:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80030cc:	4b11      	ldr	r3, [pc, #68]	@ (8003114 <MX_USART2_UART_Init+0x4c>)
 80030ce:	4a12      	ldr	r2, [pc, #72]	@ (8003118 <MX_USART2_UART_Init+0x50>)
 80030d0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80030d2:	4b10      	ldr	r3, [pc, #64]	@ (8003114 <MX_USART2_UART_Init+0x4c>)
 80030d4:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80030d8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80030da:	4b0e      	ldr	r3, [pc, #56]	@ (8003114 <MX_USART2_UART_Init+0x4c>)
 80030dc:	2200      	movs	r2, #0
 80030de:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80030e0:	4b0c      	ldr	r3, [pc, #48]	@ (8003114 <MX_USART2_UART_Init+0x4c>)
 80030e2:	2200      	movs	r2, #0
 80030e4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80030e6:	4b0b      	ldr	r3, [pc, #44]	@ (8003114 <MX_USART2_UART_Init+0x4c>)
 80030e8:	2200      	movs	r2, #0
 80030ea:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80030ec:	4b09      	ldr	r3, [pc, #36]	@ (8003114 <MX_USART2_UART_Init+0x4c>)
 80030ee:	220c      	movs	r2, #12
 80030f0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80030f2:	4b08      	ldr	r3, [pc, #32]	@ (8003114 <MX_USART2_UART_Init+0x4c>)
 80030f4:	2200      	movs	r2, #0
 80030f6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80030f8:	4b06      	ldr	r3, [pc, #24]	@ (8003114 <MX_USART2_UART_Init+0x4c>)
 80030fa:	2200      	movs	r2, #0
 80030fc:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80030fe:	4805      	ldr	r0, [pc, #20]	@ (8003114 <MX_USART2_UART_Init+0x4c>)
 8003100:	f003 feba 	bl	8006e78 <HAL_UART_Init>
 8003104:	4603      	mov	r3, r0
 8003106:	2b00      	cmp	r3, #0
 8003108:	d001      	beq.n	800310e <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800310a:	f000 f893 	bl	8003234 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800310e:	bf00      	nop
 8003110:	bd80      	pop	{r7, pc}
 8003112:	bf00      	nop
 8003114:	20000330 	.word	0x20000330
 8003118:	40004400 	.word	0x40004400

0800311c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800311c:	b580      	push	{r7, lr}
 800311e:	b08a      	sub	sp, #40	@ 0x28
 8003120:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003122:	f107 0314 	add.w	r3, r7, #20
 8003126:	2200      	movs	r2, #0
 8003128:	601a      	str	r2, [r3, #0]
 800312a:	605a      	str	r2, [r3, #4]
 800312c:	609a      	str	r2, [r3, #8]
 800312e:	60da      	str	r2, [r3, #12]
 8003130:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003132:	2300      	movs	r3, #0
 8003134:	613b      	str	r3, [r7, #16]
 8003136:	4b2e      	ldr	r3, [pc, #184]	@ (80031f0 <MX_GPIO_Init+0xd4>)
 8003138:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800313a:	4a2d      	ldr	r2, [pc, #180]	@ (80031f0 <MX_GPIO_Init+0xd4>)
 800313c:	f043 0304 	orr.w	r3, r3, #4
 8003140:	6313      	str	r3, [r2, #48]	@ 0x30
 8003142:	4b2b      	ldr	r3, [pc, #172]	@ (80031f0 <MX_GPIO_Init+0xd4>)
 8003144:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003146:	f003 0304 	and.w	r3, r3, #4
 800314a:	613b      	str	r3, [r7, #16]
 800314c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800314e:	2300      	movs	r3, #0
 8003150:	60fb      	str	r3, [r7, #12]
 8003152:	4b27      	ldr	r3, [pc, #156]	@ (80031f0 <MX_GPIO_Init+0xd4>)
 8003154:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003156:	4a26      	ldr	r2, [pc, #152]	@ (80031f0 <MX_GPIO_Init+0xd4>)
 8003158:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800315c:	6313      	str	r3, [r2, #48]	@ 0x30
 800315e:	4b24      	ldr	r3, [pc, #144]	@ (80031f0 <MX_GPIO_Init+0xd4>)
 8003160:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003162:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003166:	60fb      	str	r3, [r7, #12]
 8003168:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800316a:	2300      	movs	r3, #0
 800316c:	60bb      	str	r3, [r7, #8]
 800316e:	4b20      	ldr	r3, [pc, #128]	@ (80031f0 <MX_GPIO_Init+0xd4>)
 8003170:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003172:	4a1f      	ldr	r2, [pc, #124]	@ (80031f0 <MX_GPIO_Init+0xd4>)
 8003174:	f043 0301 	orr.w	r3, r3, #1
 8003178:	6313      	str	r3, [r2, #48]	@ 0x30
 800317a:	4b1d      	ldr	r3, [pc, #116]	@ (80031f0 <MX_GPIO_Init+0xd4>)
 800317c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800317e:	f003 0301 	and.w	r3, r3, #1
 8003182:	60bb      	str	r3, [r7, #8]
 8003184:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003186:	2300      	movs	r3, #0
 8003188:	607b      	str	r3, [r7, #4]
 800318a:	4b19      	ldr	r3, [pc, #100]	@ (80031f0 <MX_GPIO_Init+0xd4>)
 800318c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800318e:	4a18      	ldr	r2, [pc, #96]	@ (80031f0 <MX_GPIO_Init+0xd4>)
 8003190:	f043 0302 	orr.w	r3, r3, #2
 8003194:	6313      	str	r3, [r2, #48]	@ 0x30
 8003196:	4b16      	ldr	r3, [pc, #88]	@ (80031f0 <MX_GPIO_Init+0xd4>)
 8003198:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800319a:	f003 0302 	and.w	r3, r3, #2
 800319e:	607b      	str	r3, [r7, #4]
 80031a0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LD2_Pin|GPIO_PIN_10, GPIO_PIN_RESET);
 80031a2:	2200      	movs	r2, #0
 80031a4:	f44f 6184 	mov.w	r1, #1056	@ 0x420
 80031a8:	4812      	ldr	r0, [pc, #72]	@ (80031f4 <MX_GPIO_Init+0xd8>)
 80031aa:	f001 fa01 	bl	80045b0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80031ae:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80031b2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80031b4:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 80031b8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80031ba:	2300      	movs	r3, #0
 80031bc:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80031be:	f107 0314 	add.w	r3, r7, #20
 80031c2:	4619      	mov	r1, r3
 80031c4:	480c      	ldr	r0, [pc, #48]	@ (80031f8 <MX_GPIO_Init+0xdc>)
 80031c6:	f001 f86f 	bl	80042a8 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD2_Pin PA10 */
  GPIO_InitStruct.Pin = LD2_Pin|GPIO_PIN_10;
 80031ca:	f44f 6384 	mov.w	r3, #1056	@ 0x420
 80031ce:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80031d0:	2301      	movs	r3, #1
 80031d2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80031d4:	2300      	movs	r3, #0
 80031d6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80031d8:	2300      	movs	r3, #0
 80031da:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80031dc:	f107 0314 	add.w	r3, r7, #20
 80031e0:	4619      	mov	r1, r3
 80031e2:	4804      	ldr	r0, [pc, #16]	@ (80031f4 <MX_GPIO_Init+0xd8>)
 80031e4:	f001 f860 	bl	80042a8 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80031e8:	bf00      	nop
 80031ea:	3728      	adds	r7, #40	@ 0x28
 80031ec:	46bd      	mov	sp, r7
 80031ee:	bd80      	pop	{r7, pc}
 80031f0:	40023800 	.word	0x40023800
 80031f4:	40020000 	.word	0x40020000
 80031f8:	40020800 	.word	0x40020800

080031fc <_write>:

/* USER CODE BEGIN 4 */
int _write(int file, char *ptr, int len)
{
 80031fc:	b580      	push	{r7, lr}
 80031fe:	b086      	sub	sp, #24
 8003200:	af00      	add	r7, sp, #0
 8003202:	60f8      	str	r0, [r7, #12]
 8003204:	60b9      	str	r1, [r7, #8]
 8003206:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003208:	2300      	movs	r3, #0
 800320a:	617b      	str	r3, [r7, #20]
 800320c:	e009      	b.n	8003222 <_write+0x26>
  {
	  ITM_SendChar(*ptr++);
 800320e:	68bb      	ldr	r3, [r7, #8]
 8003210:	1c5a      	adds	r2, r3, #1
 8003212:	60ba      	str	r2, [r7, #8]
 8003214:	781b      	ldrb	r3, [r3, #0]
 8003216:	4618      	mov	r0, r3
 8003218:	f7ff faf4 	bl	8002804 <ITM_SendChar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800321c:	697b      	ldr	r3, [r7, #20]
 800321e:	3301      	adds	r3, #1
 8003220:	617b      	str	r3, [r7, #20]
 8003222:	697a      	ldr	r2, [r7, #20]
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	429a      	cmp	r2, r3
 8003228:	dbf1      	blt.n	800320e <_write+0x12>
  }
  return len;
 800322a:	687b      	ldr	r3, [r7, #4]
}
 800322c:	4618      	mov	r0, r3
 800322e:	3718      	adds	r7, #24
 8003230:	46bd      	mov	sp, r7
 8003232:	bd80      	pop	{r7, pc}

08003234 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003234:	b480      	push	{r7}
 8003236:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8003238:	b672      	cpsid	i
}
 800323a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800323c:	bf00      	nop
 800323e:	e7fd      	b.n	800323c <Error_Handler+0x8>

08003240 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003240:	b580      	push	{r7, lr}
 8003242:	b082      	sub	sp, #8
 8003244:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003246:	2300      	movs	r3, #0
 8003248:	607b      	str	r3, [r7, #4]
 800324a:	4b10      	ldr	r3, [pc, #64]	@ (800328c <HAL_MspInit+0x4c>)
 800324c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800324e:	4a0f      	ldr	r2, [pc, #60]	@ (800328c <HAL_MspInit+0x4c>)
 8003250:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003254:	6453      	str	r3, [r2, #68]	@ 0x44
 8003256:	4b0d      	ldr	r3, [pc, #52]	@ (800328c <HAL_MspInit+0x4c>)
 8003258:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800325a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800325e:	607b      	str	r3, [r7, #4]
 8003260:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003262:	2300      	movs	r3, #0
 8003264:	603b      	str	r3, [r7, #0]
 8003266:	4b09      	ldr	r3, [pc, #36]	@ (800328c <HAL_MspInit+0x4c>)
 8003268:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800326a:	4a08      	ldr	r2, [pc, #32]	@ (800328c <HAL_MspInit+0x4c>)
 800326c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003270:	6413      	str	r3, [r2, #64]	@ 0x40
 8003272:	4b06      	ldr	r3, [pc, #24]	@ (800328c <HAL_MspInit+0x4c>)
 8003274:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003276:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800327a:	603b      	str	r3, [r7, #0]
 800327c:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 800327e:	2007      	movs	r0, #7
 8003280:	f000 ffde 	bl	8004240 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003284:	bf00      	nop
 8003286:	3708      	adds	r7, #8
 8003288:	46bd      	mov	sp, r7
 800328a:	bd80      	pop	{r7, pc}
 800328c:	40023800 	.word	0x40023800

08003290 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8003290:	b580      	push	{r7, lr}
 8003292:	b08a      	sub	sp, #40	@ 0x28
 8003294:	af00      	add	r7, sp, #0
 8003296:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003298:	f107 0314 	add.w	r3, r7, #20
 800329c:	2200      	movs	r2, #0
 800329e:	601a      	str	r2, [r3, #0]
 80032a0:	605a      	str	r2, [r3, #4]
 80032a2:	609a      	str	r2, [r3, #8]
 80032a4:	60da      	str	r2, [r3, #12]
 80032a6:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	681b      	ldr	r3, [r3, #0]
 80032ac:	4a17      	ldr	r2, [pc, #92]	@ (800330c <HAL_ADC_MspInit+0x7c>)
 80032ae:	4293      	cmp	r3, r2
 80032b0:	d127      	bne.n	8003302 <HAL_ADC_MspInit+0x72>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80032b2:	2300      	movs	r3, #0
 80032b4:	613b      	str	r3, [r7, #16]
 80032b6:	4b16      	ldr	r3, [pc, #88]	@ (8003310 <HAL_ADC_MspInit+0x80>)
 80032b8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80032ba:	4a15      	ldr	r2, [pc, #84]	@ (8003310 <HAL_ADC_MspInit+0x80>)
 80032bc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80032c0:	6453      	str	r3, [r2, #68]	@ 0x44
 80032c2:	4b13      	ldr	r3, [pc, #76]	@ (8003310 <HAL_ADC_MspInit+0x80>)
 80032c4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80032c6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80032ca:	613b      	str	r3, [r7, #16]
 80032cc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80032ce:	2300      	movs	r3, #0
 80032d0:	60fb      	str	r3, [r7, #12]
 80032d2:	4b0f      	ldr	r3, [pc, #60]	@ (8003310 <HAL_ADC_MspInit+0x80>)
 80032d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80032d6:	4a0e      	ldr	r2, [pc, #56]	@ (8003310 <HAL_ADC_MspInit+0x80>)
 80032d8:	f043 0301 	orr.w	r3, r3, #1
 80032dc:	6313      	str	r3, [r2, #48]	@ 0x30
 80032de:	4b0c      	ldr	r3, [pc, #48]	@ (8003310 <HAL_ADC_MspInit+0x80>)
 80032e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80032e2:	f003 0301 	and.w	r3, r3, #1
 80032e6:	60fb      	str	r3, [r7, #12]
 80032e8:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    PA1     ------> ADC1_IN1
    PA4     ------> ADC1_IN4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4;
 80032ea:	2313      	movs	r3, #19
 80032ec:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80032ee:	2303      	movs	r3, #3
 80032f0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80032f2:	2300      	movs	r3, #0
 80032f4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80032f6:	f107 0314 	add.w	r3, r7, #20
 80032fa:	4619      	mov	r1, r3
 80032fc:	4805      	ldr	r0, [pc, #20]	@ (8003314 <HAL_ADC_MspInit+0x84>)
 80032fe:	f000 ffd3 	bl	80042a8 <HAL_GPIO_Init>

  /* USER CODE END ADC1_MspInit 1 */

  }

}
 8003302:	bf00      	nop
 8003304:	3728      	adds	r7, #40	@ 0x28
 8003306:	46bd      	mov	sp, r7
 8003308:	bd80      	pop	{r7, pc}
 800330a:	bf00      	nop
 800330c:	40012000 	.word	0x40012000
 8003310:	40023800 	.word	0x40023800
 8003314:	40020000 	.word	0x40020000

08003318 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8003318:	b580      	push	{r7, lr}
 800331a:	b08c      	sub	sp, #48	@ 0x30
 800331c:	af00      	add	r7, sp, #0
 800331e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003320:	f107 031c 	add.w	r3, r7, #28
 8003324:	2200      	movs	r2, #0
 8003326:	601a      	str	r2, [r3, #0]
 8003328:	605a      	str	r2, [r3, #4]
 800332a:	609a      	str	r2, [r3, #8]
 800332c:	60da      	str	r2, [r3, #12]
 800332e:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	681b      	ldr	r3, [r3, #0]
 8003334:	4a42      	ldr	r2, [pc, #264]	@ (8003440 <HAL_I2C_MspInit+0x128>)
 8003336:	4293      	cmp	r3, r2
 8003338:	d12d      	bne.n	8003396 <HAL_I2C_MspInit+0x7e>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800333a:	2300      	movs	r3, #0
 800333c:	61bb      	str	r3, [r7, #24]
 800333e:	4b41      	ldr	r3, [pc, #260]	@ (8003444 <HAL_I2C_MspInit+0x12c>)
 8003340:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003342:	4a40      	ldr	r2, [pc, #256]	@ (8003444 <HAL_I2C_MspInit+0x12c>)
 8003344:	f043 0302 	orr.w	r3, r3, #2
 8003348:	6313      	str	r3, [r2, #48]	@ 0x30
 800334a:	4b3e      	ldr	r3, [pc, #248]	@ (8003444 <HAL_I2C_MspInit+0x12c>)
 800334c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800334e:	f003 0302 	and.w	r3, r3, #2
 8003352:	61bb      	str	r3, [r7, #24]
 8003354:	69bb      	ldr	r3, [r7, #24]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8003356:	f44f 7340 	mov.w	r3, #768	@ 0x300
 800335a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800335c:	2312      	movs	r3, #18
 800335e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003360:	2300      	movs	r3, #0
 8003362:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003364:	2303      	movs	r3, #3
 8003366:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8003368:	2304      	movs	r3, #4
 800336a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800336c:	f107 031c 	add.w	r3, r7, #28
 8003370:	4619      	mov	r1, r3
 8003372:	4835      	ldr	r0, [pc, #212]	@ (8003448 <HAL_I2C_MspInit+0x130>)
 8003374:	f000 ff98 	bl	80042a8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8003378:	2300      	movs	r3, #0
 800337a:	617b      	str	r3, [r7, #20]
 800337c:	4b31      	ldr	r3, [pc, #196]	@ (8003444 <HAL_I2C_MspInit+0x12c>)
 800337e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003380:	4a30      	ldr	r2, [pc, #192]	@ (8003444 <HAL_I2C_MspInit+0x12c>)
 8003382:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8003386:	6413      	str	r3, [r2, #64]	@ 0x40
 8003388:	4b2e      	ldr	r3, [pc, #184]	@ (8003444 <HAL_I2C_MspInit+0x12c>)
 800338a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800338c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003390:	617b      	str	r3, [r7, #20]
 8003392:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }

}
 8003394:	e050      	b.n	8003438 <HAL_I2C_MspInit+0x120>
  else if(hi2c->Instance==I2C3)
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	681b      	ldr	r3, [r3, #0]
 800339a:	4a2c      	ldr	r2, [pc, #176]	@ (800344c <HAL_I2C_MspInit+0x134>)
 800339c:	4293      	cmp	r3, r2
 800339e:	d14b      	bne.n	8003438 <HAL_I2C_MspInit+0x120>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80033a0:	2300      	movs	r3, #0
 80033a2:	613b      	str	r3, [r7, #16]
 80033a4:	4b27      	ldr	r3, [pc, #156]	@ (8003444 <HAL_I2C_MspInit+0x12c>)
 80033a6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80033a8:	4a26      	ldr	r2, [pc, #152]	@ (8003444 <HAL_I2C_MspInit+0x12c>)
 80033aa:	f043 0304 	orr.w	r3, r3, #4
 80033ae:	6313      	str	r3, [r2, #48]	@ 0x30
 80033b0:	4b24      	ldr	r3, [pc, #144]	@ (8003444 <HAL_I2C_MspInit+0x12c>)
 80033b2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80033b4:	f003 0304 	and.w	r3, r3, #4
 80033b8:	613b      	str	r3, [r7, #16]
 80033ba:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80033bc:	2300      	movs	r3, #0
 80033be:	60fb      	str	r3, [r7, #12]
 80033c0:	4b20      	ldr	r3, [pc, #128]	@ (8003444 <HAL_I2C_MspInit+0x12c>)
 80033c2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80033c4:	4a1f      	ldr	r2, [pc, #124]	@ (8003444 <HAL_I2C_MspInit+0x12c>)
 80033c6:	f043 0301 	orr.w	r3, r3, #1
 80033ca:	6313      	str	r3, [r2, #48]	@ 0x30
 80033cc:	4b1d      	ldr	r3, [pc, #116]	@ (8003444 <HAL_I2C_MspInit+0x12c>)
 80033ce:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80033d0:	f003 0301 	and.w	r3, r3, #1
 80033d4:	60fb      	str	r3, [r7, #12]
 80033d6:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80033d8:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80033dc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80033de:	2312      	movs	r3, #18
 80033e0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80033e2:	2300      	movs	r3, #0
 80033e4:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80033e6:	2303      	movs	r3, #3
 80033e8:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 80033ea:	2304      	movs	r3, #4
 80033ec:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80033ee:	f107 031c 	add.w	r3, r7, #28
 80033f2:	4619      	mov	r1, r3
 80033f4:	4816      	ldr	r0, [pc, #88]	@ (8003450 <HAL_I2C_MspInit+0x138>)
 80033f6:	f000 ff57 	bl	80042a8 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 80033fa:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80033fe:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003400:	2312      	movs	r3, #18
 8003402:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003404:	2300      	movs	r3, #0
 8003406:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003408:	2303      	movs	r3, #3
 800340a:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 800340c:	2304      	movs	r3, #4
 800340e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003410:	f107 031c 	add.w	r3, r7, #28
 8003414:	4619      	mov	r1, r3
 8003416:	480f      	ldr	r0, [pc, #60]	@ (8003454 <HAL_I2C_MspInit+0x13c>)
 8003418:	f000 ff46 	bl	80042a8 <HAL_GPIO_Init>
    __HAL_RCC_I2C3_CLK_ENABLE();
 800341c:	2300      	movs	r3, #0
 800341e:	60bb      	str	r3, [r7, #8]
 8003420:	4b08      	ldr	r3, [pc, #32]	@ (8003444 <HAL_I2C_MspInit+0x12c>)
 8003422:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003424:	4a07      	ldr	r2, [pc, #28]	@ (8003444 <HAL_I2C_MspInit+0x12c>)
 8003426:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800342a:	6413      	str	r3, [r2, #64]	@ 0x40
 800342c:	4b05      	ldr	r3, [pc, #20]	@ (8003444 <HAL_I2C_MspInit+0x12c>)
 800342e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003430:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003434:	60bb      	str	r3, [r7, #8]
 8003436:	68bb      	ldr	r3, [r7, #8]
}
 8003438:	bf00      	nop
 800343a:	3730      	adds	r7, #48	@ 0x30
 800343c:	46bd      	mov	sp, r7
 800343e:	bd80      	pop	{r7, pc}
 8003440:	40005400 	.word	0x40005400
 8003444:	40023800 	.word	0x40023800
 8003448:	40020400 	.word	0x40020400
 800344c:	40005c00 	.word	0x40005c00
 8003450:	40020800 	.word	0x40020800
 8003454:	40020000 	.word	0x40020000

08003458 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8003458:	b480      	push	{r7}
 800345a:	b085      	sub	sp, #20
 800345c:	af00      	add	r7, sp, #0
 800345e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	681b      	ldr	r3, [r3, #0]
 8003464:	4a0b      	ldr	r2, [pc, #44]	@ (8003494 <HAL_TIM_Base_MspInit+0x3c>)
 8003466:	4293      	cmp	r3, r2
 8003468:	d10d      	bne.n	8003486 <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 800346a:	2300      	movs	r3, #0
 800346c:	60fb      	str	r3, [r7, #12]
 800346e:	4b0a      	ldr	r3, [pc, #40]	@ (8003498 <HAL_TIM_Base_MspInit+0x40>)
 8003470:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003472:	4a09      	ldr	r2, [pc, #36]	@ (8003498 <HAL_TIM_Base_MspInit+0x40>)
 8003474:	f043 0302 	orr.w	r3, r3, #2
 8003478:	6413      	str	r3, [r2, #64]	@ 0x40
 800347a:	4b07      	ldr	r3, [pc, #28]	@ (8003498 <HAL_TIM_Base_MspInit+0x40>)
 800347c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800347e:	f003 0302 	and.w	r3, r3, #2
 8003482:	60fb      	str	r3, [r7, #12]
 8003484:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END TIM3_MspInit 1 */

  }

}
 8003486:	bf00      	nop
 8003488:	3714      	adds	r7, #20
 800348a:	46bd      	mov	sp, r7
 800348c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003490:	4770      	bx	lr
 8003492:	bf00      	nop
 8003494:	40000400 	.word	0x40000400
 8003498:	40023800 	.word	0x40023800

0800349c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 800349c:	b580      	push	{r7, lr}
 800349e:	b088      	sub	sp, #32
 80034a0:	af00      	add	r7, sp, #0
 80034a2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80034a4:	f107 030c 	add.w	r3, r7, #12
 80034a8:	2200      	movs	r2, #0
 80034aa:	601a      	str	r2, [r3, #0]
 80034ac:	605a      	str	r2, [r3, #4]
 80034ae:	609a      	str	r2, [r3, #8]
 80034b0:	60da      	str	r2, [r3, #12]
 80034b2:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM3)
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	4a12      	ldr	r2, [pc, #72]	@ (8003504 <HAL_TIM_MspPostInit+0x68>)
 80034ba:	4293      	cmp	r3, r2
 80034bc:	d11d      	bne.n	80034fa <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80034be:	2300      	movs	r3, #0
 80034c0:	60bb      	str	r3, [r7, #8]
 80034c2:	4b11      	ldr	r3, [pc, #68]	@ (8003508 <HAL_TIM_MspPostInit+0x6c>)
 80034c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80034c6:	4a10      	ldr	r2, [pc, #64]	@ (8003508 <HAL_TIM_MspPostInit+0x6c>)
 80034c8:	f043 0301 	orr.w	r3, r3, #1
 80034cc:	6313      	str	r3, [r2, #48]	@ 0x30
 80034ce:	4b0e      	ldr	r3, [pc, #56]	@ (8003508 <HAL_TIM_MspPostInit+0x6c>)
 80034d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80034d2:	f003 0301 	and.w	r3, r3, #1
 80034d6:	60bb      	str	r3, [r7, #8]
 80034d8:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PA7     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 80034da:	2380      	movs	r3, #128	@ 0x80
 80034dc:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80034de:	2302      	movs	r3, #2
 80034e0:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80034e2:	2300      	movs	r3, #0
 80034e4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80034e6:	2300      	movs	r3, #0
 80034e8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80034ea:	2302      	movs	r3, #2
 80034ec:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80034ee:	f107 030c 	add.w	r3, r7, #12
 80034f2:	4619      	mov	r1, r3
 80034f4:	4805      	ldr	r0, [pc, #20]	@ (800350c <HAL_TIM_MspPostInit+0x70>)
 80034f6:	f000 fed7 	bl	80042a8 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 80034fa:	bf00      	nop
 80034fc:	3720      	adds	r7, #32
 80034fe:	46bd      	mov	sp, r7
 8003500:	bd80      	pop	{r7, pc}
 8003502:	bf00      	nop
 8003504:	40000400 	.word	0x40000400
 8003508:	40023800 	.word	0x40023800
 800350c:	40020000 	.word	0x40020000

08003510 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8003510:	b580      	push	{r7, lr}
 8003512:	b08a      	sub	sp, #40	@ 0x28
 8003514:	af00      	add	r7, sp, #0
 8003516:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003518:	f107 0314 	add.w	r3, r7, #20
 800351c:	2200      	movs	r2, #0
 800351e:	601a      	str	r2, [r3, #0]
 8003520:	605a      	str	r2, [r3, #4]
 8003522:	609a      	str	r2, [r3, #8]
 8003524:	60da      	str	r2, [r3, #12]
 8003526:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	4a19      	ldr	r2, [pc, #100]	@ (8003594 <HAL_UART_MspInit+0x84>)
 800352e:	4293      	cmp	r3, r2
 8003530:	d12b      	bne.n	800358a <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8003532:	2300      	movs	r3, #0
 8003534:	613b      	str	r3, [r7, #16]
 8003536:	4b18      	ldr	r3, [pc, #96]	@ (8003598 <HAL_UART_MspInit+0x88>)
 8003538:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800353a:	4a17      	ldr	r2, [pc, #92]	@ (8003598 <HAL_UART_MspInit+0x88>)
 800353c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003540:	6413      	str	r3, [r2, #64]	@ 0x40
 8003542:	4b15      	ldr	r3, [pc, #84]	@ (8003598 <HAL_UART_MspInit+0x88>)
 8003544:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003546:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800354a:	613b      	str	r3, [r7, #16]
 800354c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800354e:	2300      	movs	r3, #0
 8003550:	60fb      	str	r3, [r7, #12]
 8003552:	4b11      	ldr	r3, [pc, #68]	@ (8003598 <HAL_UART_MspInit+0x88>)
 8003554:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003556:	4a10      	ldr	r2, [pc, #64]	@ (8003598 <HAL_UART_MspInit+0x88>)
 8003558:	f043 0301 	orr.w	r3, r3, #1
 800355c:	6313      	str	r3, [r2, #48]	@ 0x30
 800355e:	4b0e      	ldr	r3, [pc, #56]	@ (8003598 <HAL_UART_MspInit+0x88>)
 8003560:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003562:	f003 0301 	and.w	r3, r3, #1
 8003566:	60fb      	str	r3, [r7, #12]
 8003568:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 800356a:	230c      	movs	r3, #12
 800356c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800356e:	2302      	movs	r3, #2
 8003570:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003572:	2300      	movs	r3, #0
 8003574:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003576:	2303      	movs	r3, #3
 8003578:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800357a:	2307      	movs	r3, #7
 800357c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800357e:	f107 0314 	add.w	r3, r7, #20
 8003582:	4619      	mov	r1, r3
 8003584:	4805      	ldr	r0, [pc, #20]	@ (800359c <HAL_UART_MspInit+0x8c>)
 8003586:	f000 fe8f 	bl	80042a8 <HAL_GPIO_Init>

  /* USER CODE END USART2_MspInit 1 */

  }

}
 800358a:	bf00      	nop
 800358c:	3728      	adds	r7, #40	@ 0x28
 800358e:	46bd      	mov	sp, r7
 8003590:	bd80      	pop	{r7, pc}
 8003592:	bf00      	nop
 8003594:	40004400 	.word	0x40004400
 8003598:	40023800 	.word	0x40023800
 800359c:	40020000 	.word	0x40020000

080035a0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80035a0:	b480      	push	{r7}
 80035a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80035a4:	bf00      	nop
 80035a6:	e7fd      	b.n	80035a4 <NMI_Handler+0x4>

080035a8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80035a8:	b480      	push	{r7}
 80035aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80035ac:	bf00      	nop
 80035ae:	e7fd      	b.n	80035ac <HardFault_Handler+0x4>

080035b0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80035b0:	b480      	push	{r7}
 80035b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80035b4:	bf00      	nop
 80035b6:	e7fd      	b.n	80035b4 <MemManage_Handler+0x4>

080035b8 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80035b8:	b480      	push	{r7}
 80035ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80035bc:	bf00      	nop
 80035be:	e7fd      	b.n	80035bc <BusFault_Handler+0x4>

080035c0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80035c0:	b480      	push	{r7}
 80035c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80035c4:	bf00      	nop
 80035c6:	e7fd      	b.n	80035c4 <UsageFault_Handler+0x4>

080035c8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80035c8:	b480      	push	{r7}
 80035ca:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80035cc:	bf00      	nop
 80035ce:	46bd      	mov	sp, r7
 80035d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035d4:	4770      	bx	lr

080035d6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80035d6:	b480      	push	{r7}
 80035d8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80035da:	bf00      	nop
 80035dc:	46bd      	mov	sp, r7
 80035de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035e2:	4770      	bx	lr

080035e4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80035e4:	b480      	push	{r7}
 80035e6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80035e8:	bf00      	nop
 80035ea:	46bd      	mov	sp, r7
 80035ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035f0:	4770      	bx	lr

080035f2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80035f2:	b580      	push	{r7, lr}
 80035f4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80035f6:	f000 f93b 	bl	8003870 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80035fa:	bf00      	nop
 80035fc:	bd80      	pop	{r7, pc}

080035fe <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80035fe:	b480      	push	{r7}
 8003600:	af00      	add	r7, sp, #0
  return 1;
 8003602:	2301      	movs	r3, #1
}
 8003604:	4618      	mov	r0, r3
 8003606:	46bd      	mov	sp, r7
 8003608:	f85d 7b04 	ldr.w	r7, [sp], #4
 800360c:	4770      	bx	lr

0800360e <_kill>:

int _kill(int pid, int sig)
{
 800360e:	b580      	push	{r7, lr}
 8003610:	b082      	sub	sp, #8
 8003612:	af00      	add	r7, sp, #0
 8003614:	6078      	str	r0, [r7, #4]
 8003616:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8003618:	f004 fe66 	bl	80082e8 <__errno>
 800361c:	4603      	mov	r3, r0
 800361e:	2216      	movs	r2, #22
 8003620:	601a      	str	r2, [r3, #0]
  return -1;
 8003622:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003626:	4618      	mov	r0, r3
 8003628:	3708      	adds	r7, #8
 800362a:	46bd      	mov	sp, r7
 800362c:	bd80      	pop	{r7, pc}

0800362e <_exit>:

void _exit (int status)
{
 800362e:	b580      	push	{r7, lr}
 8003630:	b082      	sub	sp, #8
 8003632:	af00      	add	r7, sp, #0
 8003634:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8003636:	f04f 31ff 	mov.w	r1, #4294967295
 800363a:	6878      	ldr	r0, [r7, #4]
 800363c:	f7ff ffe7 	bl	800360e <_kill>
  while (1) {}    /* Make sure we hang here */
 8003640:	bf00      	nop
 8003642:	e7fd      	b.n	8003640 <_exit+0x12>

08003644 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8003644:	b580      	push	{r7, lr}
 8003646:	b086      	sub	sp, #24
 8003648:	af00      	add	r7, sp, #0
 800364a:	60f8      	str	r0, [r7, #12]
 800364c:	60b9      	str	r1, [r7, #8]
 800364e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003650:	2300      	movs	r3, #0
 8003652:	617b      	str	r3, [r7, #20]
 8003654:	e00a      	b.n	800366c <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8003656:	f3af 8000 	nop.w
 800365a:	4601      	mov	r1, r0
 800365c:	68bb      	ldr	r3, [r7, #8]
 800365e:	1c5a      	adds	r2, r3, #1
 8003660:	60ba      	str	r2, [r7, #8]
 8003662:	b2ca      	uxtb	r2, r1
 8003664:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003666:	697b      	ldr	r3, [r7, #20]
 8003668:	3301      	adds	r3, #1
 800366a:	617b      	str	r3, [r7, #20]
 800366c:	697a      	ldr	r2, [r7, #20]
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	429a      	cmp	r2, r3
 8003672:	dbf0      	blt.n	8003656 <_read+0x12>
  }

  return len;
 8003674:	687b      	ldr	r3, [r7, #4]
}
 8003676:	4618      	mov	r0, r3
 8003678:	3718      	adds	r7, #24
 800367a:	46bd      	mov	sp, r7
 800367c:	bd80      	pop	{r7, pc}

0800367e <_close>:
  }
  return len;
}

int _close(int file)
{
 800367e:	b480      	push	{r7}
 8003680:	b083      	sub	sp, #12
 8003682:	af00      	add	r7, sp, #0
 8003684:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8003686:	f04f 33ff 	mov.w	r3, #4294967295
}
 800368a:	4618      	mov	r0, r3
 800368c:	370c      	adds	r7, #12
 800368e:	46bd      	mov	sp, r7
 8003690:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003694:	4770      	bx	lr

08003696 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8003696:	b480      	push	{r7}
 8003698:	b083      	sub	sp, #12
 800369a:	af00      	add	r7, sp, #0
 800369c:	6078      	str	r0, [r7, #4]
 800369e:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80036a0:	683b      	ldr	r3, [r7, #0]
 80036a2:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80036a6:	605a      	str	r2, [r3, #4]
  return 0;
 80036a8:	2300      	movs	r3, #0
}
 80036aa:	4618      	mov	r0, r3
 80036ac:	370c      	adds	r7, #12
 80036ae:	46bd      	mov	sp, r7
 80036b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036b4:	4770      	bx	lr

080036b6 <_isatty>:

int _isatty(int file)
{
 80036b6:	b480      	push	{r7}
 80036b8:	b083      	sub	sp, #12
 80036ba:	af00      	add	r7, sp, #0
 80036bc:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80036be:	2301      	movs	r3, #1
}
 80036c0:	4618      	mov	r0, r3
 80036c2:	370c      	adds	r7, #12
 80036c4:	46bd      	mov	sp, r7
 80036c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036ca:	4770      	bx	lr

080036cc <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80036cc:	b480      	push	{r7}
 80036ce:	b085      	sub	sp, #20
 80036d0:	af00      	add	r7, sp, #0
 80036d2:	60f8      	str	r0, [r7, #12]
 80036d4:	60b9      	str	r1, [r7, #8]
 80036d6:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80036d8:	2300      	movs	r3, #0
}
 80036da:	4618      	mov	r0, r3
 80036dc:	3714      	adds	r7, #20
 80036de:	46bd      	mov	sp, r7
 80036e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036e4:	4770      	bx	lr
	...

080036e8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80036e8:	b580      	push	{r7, lr}
 80036ea:	b086      	sub	sp, #24
 80036ec:	af00      	add	r7, sp, #0
 80036ee:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80036f0:	4a14      	ldr	r2, [pc, #80]	@ (8003744 <_sbrk+0x5c>)
 80036f2:	4b15      	ldr	r3, [pc, #84]	@ (8003748 <_sbrk+0x60>)
 80036f4:	1ad3      	subs	r3, r2, r3
 80036f6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80036f8:	697b      	ldr	r3, [r7, #20]
 80036fa:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80036fc:	4b13      	ldr	r3, [pc, #76]	@ (800374c <_sbrk+0x64>)
 80036fe:	681b      	ldr	r3, [r3, #0]
 8003700:	2b00      	cmp	r3, #0
 8003702:	d102      	bne.n	800370a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003704:	4b11      	ldr	r3, [pc, #68]	@ (800374c <_sbrk+0x64>)
 8003706:	4a12      	ldr	r2, [pc, #72]	@ (8003750 <_sbrk+0x68>)
 8003708:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800370a:	4b10      	ldr	r3, [pc, #64]	@ (800374c <_sbrk+0x64>)
 800370c:	681a      	ldr	r2, [r3, #0]
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	4413      	add	r3, r2
 8003712:	693a      	ldr	r2, [r7, #16]
 8003714:	429a      	cmp	r2, r3
 8003716:	d207      	bcs.n	8003728 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003718:	f004 fde6 	bl	80082e8 <__errno>
 800371c:	4603      	mov	r3, r0
 800371e:	220c      	movs	r2, #12
 8003720:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8003722:	f04f 33ff 	mov.w	r3, #4294967295
 8003726:	e009      	b.n	800373c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003728:	4b08      	ldr	r3, [pc, #32]	@ (800374c <_sbrk+0x64>)
 800372a:	681b      	ldr	r3, [r3, #0]
 800372c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800372e:	4b07      	ldr	r3, [pc, #28]	@ (800374c <_sbrk+0x64>)
 8003730:	681a      	ldr	r2, [r3, #0]
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	4413      	add	r3, r2
 8003736:	4a05      	ldr	r2, [pc, #20]	@ (800374c <_sbrk+0x64>)
 8003738:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800373a:	68fb      	ldr	r3, [r7, #12]
}
 800373c:	4618      	mov	r0, r3
 800373e:	3718      	adds	r7, #24
 8003740:	46bd      	mov	sp, r7
 8003742:	bd80      	pop	{r7, pc}
 8003744:	20020000 	.word	0x20020000
 8003748:	00000400 	.word	0x00000400
 800374c:	20000464 	.word	0x20000464
 8003750:	200005b8 	.word	0x200005b8

08003754 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003754:	b480      	push	{r7}
 8003756:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003758:	4b06      	ldr	r3, [pc, #24]	@ (8003774 <SystemInit+0x20>)
 800375a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800375e:	4a05      	ldr	r2, [pc, #20]	@ (8003774 <SystemInit+0x20>)
 8003760:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8003764:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003768:	bf00      	nop
 800376a:	46bd      	mov	sp, r7
 800376c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003770:	4770      	bx	lr
 8003772:	bf00      	nop
 8003774:	e000ed00 	.word	0xe000ed00

08003778 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8003778:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80037b0 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 800377c:	f7ff ffea 	bl	8003754 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8003780:	480c      	ldr	r0, [pc, #48]	@ (80037b4 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8003782:	490d      	ldr	r1, [pc, #52]	@ (80037b8 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8003784:	4a0d      	ldr	r2, [pc, #52]	@ (80037bc <LoopFillZerobss+0x1a>)
  movs r3, #0
 8003786:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003788:	e002      	b.n	8003790 <LoopCopyDataInit>

0800378a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800378a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800378c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800378e:	3304      	adds	r3, #4

08003790 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003790:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003792:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003794:	d3f9      	bcc.n	800378a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003796:	4a0a      	ldr	r2, [pc, #40]	@ (80037c0 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8003798:	4c0a      	ldr	r4, [pc, #40]	@ (80037c4 <LoopFillZerobss+0x22>)
  movs r3, #0
 800379a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800379c:	e001      	b.n	80037a2 <LoopFillZerobss>

0800379e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800379e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80037a0:	3204      	adds	r2, #4

080037a2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80037a2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80037a4:	d3fb      	bcc.n	800379e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80037a6:	f004 fda5 	bl	80082f4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80037aa:	f7ff f8e1 	bl	8002970 <main>
  bx  lr    
 80037ae:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 80037b0:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80037b4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80037b8:	200001dc 	.word	0x200001dc
  ldr r2, =_sidata
 80037bc:	0800a310 	.word	0x0800a310
  ldr r2, =_sbss
 80037c0:	200001dc 	.word	0x200001dc
  ldr r4, =_ebss
 80037c4:	200005b8 	.word	0x200005b8

080037c8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80037c8:	e7fe      	b.n	80037c8 <ADC_IRQHandler>
	...

080037cc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80037cc:	b580      	push	{r7, lr}
 80037ce:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80037d0:	4b0e      	ldr	r3, [pc, #56]	@ (800380c <HAL_Init+0x40>)
 80037d2:	681b      	ldr	r3, [r3, #0]
 80037d4:	4a0d      	ldr	r2, [pc, #52]	@ (800380c <HAL_Init+0x40>)
 80037d6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80037da:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80037dc:	4b0b      	ldr	r3, [pc, #44]	@ (800380c <HAL_Init+0x40>)
 80037de:	681b      	ldr	r3, [r3, #0]
 80037e0:	4a0a      	ldr	r2, [pc, #40]	@ (800380c <HAL_Init+0x40>)
 80037e2:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80037e6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80037e8:	4b08      	ldr	r3, [pc, #32]	@ (800380c <HAL_Init+0x40>)
 80037ea:	681b      	ldr	r3, [r3, #0]
 80037ec:	4a07      	ldr	r2, [pc, #28]	@ (800380c <HAL_Init+0x40>)
 80037ee:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80037f2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80037f4:	2003      	movs	r0, #3
 80037f6:	f000 fd23 	bl	8004240 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80037fa:	2000      	movs	r0, #0
 80037fc:	f000 f808 	bl	8003810 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003800:	f7ff fd1e 	bl	8003240 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003804:	2300      	movs	r3, #0
}
 8003806:	4618      	mov	r0, r3
 8003808:	bd80      	pop	{r7, pc}
 800380a:	bf00      	nop
 800380c:	40023c00 	.word	0x40023c00

08003810 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003810:	b580      	push	{r7, lr}
 8003812:	b082      	sub	sp, #8
 8003814:	af00      	add	r7, sp, #0
 8003816:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003818:	4b12      	ldr	r3, [pc, #72]	@ (8003864 <HAL_InitTick+0x54>)
 800381a:	681a      	ldr	r2, [r3, #0]
 800381c:	4b12      	ldr	r3, [pc, #72]	@ (8003868 <HAL_InitTick+0x58>)
 800381e:	781b      	ldrb	r3, [r3, #0]
 8003820:	4619      	mov	r1, r3
 8003822:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8003826:	fbb3 f3f1 	udiv	r3, r3, r1
 800382a:	fbb2 f3f3 	udiv	r3, r2, r3
 800382e:	4618      	mov	r0, r3
 8003830:	f000 fd2d 	bl	800428e <HAL_SYSTICK_Config>
 8003834:	4603      	mov	r3, r0
 8003836:	2b00      	cmp	r3, #0
 8003838:	d001      	beq.n	800383e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800383a:	2301      	movs	r3, #1
 800383c:	e00e      	b.n	800385c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	2b0f      	cmp	r3, #15
 8003842:	d80a      	bhi.n	800385a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003844:	2200      	movs	r2, #0
 8003846:	6879      	ldr	r1, [r7, #4]
 8003848:	f04f 30ff 	mov.w	r0, #4294967295
 800384c:	f000 fd03 	bl	8004256 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003850:	4a06      	ldr	r2, [pc, #24]	@ (800386c <HAL_InitTick+0x5c>)
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8003856:	2300      	movs	r3, #0
 8003858:	e000      	b.n	800385c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800385a:	2301      	movs	r3, #1
}
 800385c:	4618      	mov	r0, r3
 800385e:	3708      	adds	r7, #8
 8003860:	46bd      	mov	sp, r7
 8003862:	bd80      	pop	{r7, pc}
 8003864:	20000008 	.word	0x20000008
 8003868:	20000010 	.word	0x20000010
 800386c:	2000000c 	.word	0x2000000c

08003870 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003870:	b480      	push	{r7}
 8003872:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003874:	4b06      	ldr	r3, [pc, #24]	@ (8003890 <HAL_IncTick+0x20>)
 8003876:	781b      	ldrb	r3, [r3, #0]
 8003878:	461a      	mov	r2, r3
 800387a:	4b06      	ldr	r3, [pc, #24]	@ (8003894 <HAL_IncTick+0x24>)
 800387c:	681b      	ldr	r3, [r3, #0]
 800387e:	4413      	add	r3, r2
 8003880:	4a04      	ldr	r2, [pc, #16]	@ (8003894 <HAL_IncTick+0x24>)
 8003882:	6013      	str	r3, [r2, #0]
}
 8003884:	bf00      	nop
 8003886:	46bd      	mov	sp, r7
 8003888:	f85d 7b04 	ldr.w	r7, [sp], #4
 800388c:	4770      	bx	lr
 800388e:	bf00      	nop
 8003890:	20000010 	.word	0x20000010
 8003894:	20000468 	.word	0x20000468

08003898 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003898:	b480      	push	{r7}
 800389a:	af00      	add	r7, sp, #0
  return uwTick;
 800389c:	4b03      	ldr	r3, [pc, #12]	@ (80038ac <HAL_GetTick+0x14>)
 800389e:	681b      	ldr	r3, [r3, #0]
}
 80038a0:	4618      	mov	r0, r3
 80038a2:	46bd      	mov	sp, r7
 80038a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038a8:	4770      	bx	lr
 80038aa:	bf00      	nop
 80038ac:	20000468 	.word	0x20000468

080038b0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80038b0:	b580      	push	{r7, lr}
 80038b2:	b084      	sub	sp, #16
 80038b4:	af00      	add	r7, sp, #0
 80038b6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80038b8:	f7ff ffee 	bl	8003898 <HAL_GetTick>
 80038bc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80038c2:	68fb      	ldr	r3, [r7, #12]
 80038c4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80038c8:	d005      	beq.n	80038d6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80038ca:	4b0a      	ldr	r3, [pc, #40]	@ (80038f4 <HAL_Delay+0x44>)
 80038cc:	781b      	ldrb	r3, [r3, #0]
 80038ce:	461a      	mov	r2, r3
 80038d0:	68fb      	ldr	r3, [r7, #12]
 80038d2:	4413      	add	r3, r2
 80038d4:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80038d6:	bf00      	nop
 80038d8:	f7ff ffde 	bl	8003898 <HAL_GetTick>
 80038dc:	4602      	mov	r2, r0
 80038de:	68bb      	ldr	r3, [r7, #8]
 80038e0:	1ad3      	subs	r3, r2, r3
 80038e2:	68fa      	ldr	r2, [r7, #12]
 80038e4:	429a      	cmp	r2, r3
 80038e6:	d8f7      	bhi.n	80038d8 <HAL_Delay+0x28>
  {
  }
}
 80038e8:	bf00      	nop
 80038ea:	bf00      	nop
 80038ec:	3710      	adds	r7, #16
 80038ee:	46bd      	mov	sp, r7
 80038f0:	bd80      	pop	{r7, pc}
 80038f2:	bf00      	nop
 80038f4:	20000010 	.word	0x20000010

080038f8 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80038f8:	b580      	push	{r7, lr}
 80038fa:	b084      	sub	sp, #16
 80038fc:	af00      	add	r7, sp, #0
 80038fe:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003900:	2300      	movs	r3, #0
 8003902:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	2b00      	cmp	r3, #0
 8003908:	d101      	bne.n	800390e <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 800390a:	2301      	movs	r3, #1
 800390c:	e033      	b.n	8003976 <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003912:	2b00      	cmp	r3, #0
 8003914:	d109      	bne.n	800392a <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8003916:	6878      	ldr	r0, [r7, #4]
 8003918:	f7ff fcba 	bl	8003290 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	2200      	movs	r2, #0
 8003920:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	2200      	movs	r2, #0
 8003926:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800392e:	f003 0310 	and.w	r3, r3, #16
 8003932:	2b00      	cmp	r3, #0
 8003934:	d118      	bne.n	8003968 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800393a:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 800393e:	f023 0302 	bic.w	r3, r3, #2
 8003942:	f043 0202 	orr.w	r2, r3, #2
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 800394a:	6878      	ldr	r0, [r7, #4]
 800394c:	f000 faca 	bl	8003ee4 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	2200      	movs	r2, #0
 8003954:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800395a:	f023 0303 	bic.w	r3, r3, #3
 800395e:	f043 0201 	orr.w	r2, r3, #1
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	641a      	str	r2, [r3, #64]	@ 0x40
 8003966:	e001      	b.n	800396c <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8003968:	2301      	movs	r3, #1
 800396a:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	2200      	movs	r2, #0
 8003970:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8003974:	7bfb      	ldrb	r3, [r7, #15]
}
 8003976:	4618      	mov	r0, r3
 8003978:	3710      	adds	r7, #16
 800397a:	46bd      	mov	sp, r7
 800397c:	bd80      	pop	{r7, pc}
	...

08003980 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8003980:	b480      	push	{r7}
 8003982:	b085      	sub	sp, #20
 8003984:	af00      	add	r7, sp, #0
 8003986:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 8003988:	2300      	movs	r3, #0
 800398a:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003992:	2b01      	cmp	r3, #1
 8003994:	d101      	bne.n	800399a <HAL_ADC_Start+0x1a>
 8003996:	2302      	movs	r3, #2
 8003998:	e097      	b.n	8003aca <HAL_ADC_Start+0x14a>
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	2201      	movs	r2, #1
 800399e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	681b      	ldr	r3, [r3, #0]
 80039a6:	689b      	ldr	r3, [r3, #8]
 80039a8:	f003 0301 	and.w	r3, r3, #1
 80039ac:	2b01      	cmp	r3, #1
 80039ae:	d018      	beq.n	80039e2 <HAL_ADC_Start+0x62>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	681b      	ldr	r3, [r3, #0]
 80039b4:	689a      	ldr	r2, [r3, #8]
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	681b      	ldr	r3, [r3, #0]
 80039ba:	f042 0201 	orr.w	r2, r2, #1
 80039be:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80039c0:	4b45      	ldr	r3, [pc, #276]	@ (8003ad8 <HAL_ADC_Start+0x158>)
 80039c2:	681b      	ldr	r3, [r3, #0]
 80039c4:	4a45      	ldr	r2, [pc, #276]	@ (8003adc <HAL_ADC_Start+0x15c>)
 80039c6:	fba2 2303 	umull	r2, r3, r2, r3
 80039ca:	0c9a      	lsrs	r2, r3, #18
 80039cc:	4613      	mov	r3, r2
 80039ce:	005b      	lsls	r3, r3, #1
 80039d0:	4413      	add	r3, r2
 80039d2:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 80039d4:	e002      	b.n	80039dc <HAL_ADC_Start+0x5c>
    {
      counter--;
 80039d6:	68bb      	ldr	r3, [r7, #8]
 80039d8:	3b01      	subs	r3, #1
 80039da:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 80039dc:	68bb      	ldr	r3, [r7, #8]
 80039de:	2b00      	cmp	r3, #0
 80039e0:	d1f9      	bne.n	80039d6 <HAL_ADC_Start+0x56>
    }
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	681b      	ldr	r3, [r3, #0]
 80039e6:	689b      	ldr	r3, [r3, #8]
 80039e8:	f003 0301 	and.w	r3, r3, #1
 80039ec:	2b01      	cmp	r3, #1
 80039ee:	d15f      	bne.n	8003ab0 <HAL_ADC_Start+0x130>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80039f4:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 80039f8:	f023 0301 	bic.w	r3, r3, #1
 80039fc:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	681b      	ldr	r3, [r3, #0]
 8003a08:	685b      	ldr	r3, [r3, #4]
 8003a0a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003a0e:	2b00      	cmp	r3, #0
 8003a10:	d007      	beq.n	8003a22 <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a16:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8003a1a:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a26:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003a2a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003a2e:	d106      	bne.n	8003a3e <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003a34:	f023 0206 	bic.w	r2, r3, #6
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	645a      	str	r2, [r3, #68]	@ 0x44
 8003a3c:	e002      	b.n	8003a44 <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	2200      	movs	r2, #0
 8003a42:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	2200      	movs	r2, #0
 8003a48:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003a4c:	4b24      	ldr	r3, [pc, #144]	@ (8003ae0 <HAL_ADC_Start+0x160>)
 8003a4e:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 8003a58:	601a      	str	r2, [r3, #0]

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8003a5a:	68fb      	ldr	r3, [r7, #12]
 8003a5c:	685b      	ldr	r3, [r3, #4]
 8003a5e:	f003 031f 	and.w	r3, r3, #31
 8003a62:	2b00      	cmp	r3, #0
 8003a64:	d10f      	bne.n	8003a86 <HAL_ADC_Start+0x106>
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	681b      	ldr	r3, [r3, #0]
 8003a6a:	689b      	ldr	r3, [r3, #8]
 8003a6c:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8003a70:	2b00      	cmp	r3, #0
 8003a72:	d129      	bne.n	8003ac8 <HAL_ADC_Start+0x148>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	689a      	ldr	r2, [r3, #8]
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	681b      	ldr	r3, [r3, #0]
 8003a7e:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8003a82:	609a      	str	r2, [r3, #8]
 8003a84:	e020      	b.n	8003ac8 <HAL_ADC_Start+0x148>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	681b      	ldr	r3, [r3, #0]
 8003a8a:	4a16      	ldr	r2, [pc, #88]	@ (8003ae4 <HAL_ADC_Start+0x164>)
 8003a8c:	4293      	cmp	r3, r2
 8003a8e:	d11b      	bne.n	8003ac8 <HAL_ADC_Start+0x148>
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	681b      	ldr	r3, [r3, #0]
 8003a94:	689b      	ldr	r3, [r3, #8]
 8003a96:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8003a9a:	2b00      	cmp	r3, #0
 8003a9c:	d114      	bne.n	8003ac8 <HAL_ADC_Start+0x148>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	681b      	ldr	r3, [r3, #0]
 8003aa2:	689a      	ldr	r2, [r3, #8]
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	681b      	ldr	r3, [r3, #0]
 8003aa8:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8003aac:	609a      	str	r2, [r3, #8]
 8003aae:	e00b      	b.n	8003ac8 <HAL_ADC_Start+0x148>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ab4:	f043 0210 	orr.w	r2, r3, #16
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003ac0:	f043 0201 	orr.w	r2, r3, #1
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return HAL_OK;
 8003ac8:	2300      	movs	r3, #0
}
 8003aca:	4618      	mov	r0, r3
 8003acc:	3714      	adds	r7, #20
 8003ace:	46bd      	mov	sp, r7
 8003ad0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ad4:	4770      	bx	lr
 8003ad6:	bf00      	nop
 8003ad8:	20000008 	.word	0x20000008
 8003adc:	431bde83 	.word	0x431bde83
 8003ae0:	40012300 	.word	0x40012300
 8003ae4:	40012000 	.word	0x40012000

08003ae8 <HAL_ADC_Stop>:
  *         the configuration information for the specified ADC.
  *
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 8003ae8:	b480      	push	{r7}
 8003aea:	b083      	sub	sp, #12
 8003aec:	af00      	add	r7, sp, #0
 8003aee:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003af6:	2b01      	cmp	r3, #1
 8003af8:	d101      	bne.n	8003afe <HAL_ADC_Stop+0x16>
 8003afa:	2302      	movs	r3, #2
 8003afc:	e021      	b.n	8003b42 <HAL_ADC_Stop+0x5a>
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	2201      	movs	r2, #1
 8003b02:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	681b      	ldr	r3, [r3, #0]
 8003b0a:	689a      	ldr	r2, [r3, #8]
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	681b      	ldr	r3, [r3, #0]
 8003b10:	f022 0201 	bic.w	r2, r2, #1
 8003b14:	609a      	str	r2, [r3, #8]

  /* Check if ADC is effectively disabled */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	681b      	ldr	r3, [r3, #0]
 8003b1a:	689b      	ldr	r3, [r3, #8]
 8003b1c:	f003 0301 	and.w	r3, r3, #1
 8003b20:	2b00      	cmp	r3, #0
 8003b22:	d109      	bne.n	8003b38 <HAL_ADC_Stop+0x50>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b28:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8003b2c:	f023 0301 	bic.w	r3, r3, #1
 8003b30:	f043 0201 	orr.w	r2, r3, #1
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	2200      	movs	r2, #0
 8003b3c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 8003b40:	2300      	movs	r3, #0
}
 8003b42:	4618      	mov	r0, r3
 8003b44:	370c      	adds	r7, #12
 8003b46:	46bd      	mov	sp, r7
 8003b48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b4c:	4770      	bx	lr

08003b4e <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8003b4e:	b580      	push	{r7, lr}
 8003b50:	b084      	sub	sp, #16
 8003b52:	af00      	add	r7, sp, #0
 8003b54:	6078      	str	r0, [r7, #4]
 8003b56:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8003b58:	2300      	movs	r3, #0
 8003b5a:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	681b      	ldr	r3, [r3, #0]
 8003b60:	689b      	ldr	r3, [r3, #8]
 8003b62:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003b66:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003b6a:	d113      	bne.n	8003b94 <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	681b      	ldr	r3, [r3, #0]
 8003b70:	689b      	ldr	r3, [r3, #8]
 8003b72:	f403 7380 	and.w	r3, r3, #256	@ 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8003b76:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003b7a:	d10b      	bne.n	8003b94 <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b80:	f043 0220 	orr.w	r2, r3, #32
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	2200      	movs	r2, #0
 8003b8c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8003b90:	2301      	movs	r3, #1
 8003b92:	e063      	b.n	8003c5c <HAL_ADC_PollForConversion+0x10e>
  }

  /* Get tick */
  tickstart = HAL_GetTick();
 8003b94:	f7ff fe80 	bl	8003898 <HAL_GetTick>
 8003b98:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8003b9a:	e021      	b.n	8003be0 <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8003b9c:	683b      	ldr	r3, [r7, #0]
 8003b9e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003ba2:	d01d      	beq.n	8003be0 <HAL_ADC_PollForConversion+0x92>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 8003ba4:	683b      	ldr	r3, [r7, #0]
 8003ba6:	2b00      	cmp	r3, #0
 8003ba8:	d007      	beq.n	8003bba <HAL_ADC_PollForConversion+0x6c>
 8003baa:	f7ff fe75 	bl	8003898 <HAL_GetTick>
 8003bae:	4602      	mov	r2, r0
 8003bb0:	68fb      	ldr	r3, [r7, #12]
 8003bb2:	1ad3      	subs	r3, r2, r3
 8003bb4:	683a      	ldr	r2, [r7, #0]
 8003bb6:	429a      	cmp	r2, r3
 8003bb8:	d212      	bcs.n	8003be0 <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	681b      	ldr	r3, [r3, #0]
 8003bbe:	681b      	ldr	r3, [r3, #0]
 8003bc0:	f003 0302 	and.w	r3, r3, #2
 8003bc4:	2b02      	cmp	r3, #2
 8003bc6:	d00b      	beq.n	8003be0 <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003bcc:	f043 0204 	orr.w	r2, r3, #4
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	2200      	movs	r2, #0
 8003bd8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_TIMEOUT;
 8003bdc:	2303      	movs	r3, #3
 8003bde:	e03d      	b.n	8003c5c <HAL_ADC_PollForConversion+0x10e>
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	681b      	ldr	r3, [r3, #0]
 8003be4:	681b      	ldr	r3, [r3, #0]
 8003be6:	f003 0302 	and.w	r3, r3, #2
 8003bea:	2b02      	cmp	r3, #2
 8003bec:	d1d6      	bne.n	8003b9c <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }

  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	681b      	ldr	r3, [r3, #0]
 8003bf2:	f06f 0212 	mvn.w	r2, #18
 8003bf6:	601a      	str	r2, [r3, #0]

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003bfc:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	641a      	str	r2, [r3, #64]	@ 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	689b      	ldr	r3, [r3, #8]
 8003c0a:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8003c0e:	2b00      	cmp	r3, #0
 8003c10:	d123      	bne.n	8003c5a <HAL_ADC_PollForConversion+0x10c>
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	7e1b      	ldrb	r3, [r3, #24]
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8003c16:	2b00      	cmp	r3, #0
 8003c18:	d11f      	bne.n	8003c5a <HAL_ADC_PollForConversion+0x10c>
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	681b      	ldr	r3, [r3, #0]
 8003c1e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003c20:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8003c24:	2b00      	cmp	r3, #0
 8003c26:	d006      	beq.n	8003c36 <HAL_ADC_PollForConversion+0xe8>
       HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	681b      	ldr	r3, [r3, #0]
 8003c2c:	689b      	ldr	r3, [r3, #8]
 8003c2e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8003c32:	2b00      	cmp	r3, #0
 8003c34:	d111      	bne.n	8003c5a <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c3a:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	641a      	str	r2, [r3, #64]	@ 0x40

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c46:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003c4a:	2b00      	cmp	r3, #0
 8003c4c:	d105      	bne.n	8003c5a <HAL_ADC_PollForConversion+0x10c>
    {
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c52:	f043 0201 	orr.w	r2, r3, #1
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }

  /* Return ADC state */
  return HAL_OK;
 8003c5a:	2300      	movs	r3, #0
}
 8003c5c:	4618      	mov	r0, r3
 8003c5e:	3710      	adds	r7, #16
 8003c60:	46bd      	mov	sp, r7
 8003c62:	bd80      	pop	{r7, pc}

08003c64 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 8003c64:	b480      	push	{r7}
 8003c66:	b083      	sub	sp, #12
 8003c68:	af00      	add	r7, sp, #0
 8003c6a:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */
  return hadc->Instance->DR;
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	681b      	ldr	r3, [r3, #0]
 8003c70:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 8003c72:	4618      	mov	r0, r3
 8003c74:	370c      	adds	r7, #12
 8003c76:	46bd      	mov	sp, r7
 8003c78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c7c:	4770      	bx	lr
	...

08003c80 <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8003c80:	b480      	push	{r7}
 8003c82:	b085      	sub	sp, #20
 8003c84:	af00      	add	r7, sp, #0
 8003c86:	6078      	str	r0, [r7, #4]
 8003c88:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8003c8a:	2300      	movs	r3, #0
 8003c8c:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003c94:	2b01      	cmp	r3, #1
 8003c96:	d101      	bne.n	8003c9c <HAL_ADC_ConfigChannel+0x1c>
 8003c98:	2302      	movs	r3, #2
 8003c9a:	e113      	b.n	8003ec4 <HAL_ADC_ConfigChannel+0x244>
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	2201      	movs	r2, #1
 8003ca0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8003ca4:	683b      	ldr	r3, [r7, #0]
 8003ca6:	681b      	ldr	r3, [r3, #0]
 8003ca8:	2b09      	cmp	r3, #9
 8003caa:	d925      	bls.n	8003cf8 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	681b      	ldr	r3, [r3, #0]
 8003cb0:	68d9      	ldr	r1, [r3, #12]
 8003cb2:	683b      	ldr	r3, [r7, #0]
 8003cb4:	681b      	ldr	r3, [r3, #0]
 8003cb6:	b29b      	uxth	r3, r3
 8003cb8:	461a      	mov	r2, r3
 8003cba:	4613      	mov	r3, r2
 8003cbc:	005b      	lsls	r3, r3, #1
 8003cbe:	4413      	add	r3, r2
 8003cc0:	3b1e      	subs	r3, #30
 8003cc2:	2207      	movs	r2, #7
 8003cc4:	fa02 f303 	lsl.w	r3, r2, r3
 8003cc8:	43da      	mvns	r2, r3
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	681b      	ldr	r3, [r3, #0]
 8003cce:	400a      	ands	r2, r1
 8003cd0:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	681b      	ldr	r3, [r3, #0]
 8003cd6:	68d9      	ldr	r1, [r3, #12]
 8003cd8:	683b      	ldr	r3, [r7, #0]
 8003cda:	689a      	ldr	r2, [r3, #8]
 8003cdc:	683b      	ldr	r3, [r7, #0]
 8003cde:	681b      	ldr	r3, [r3, #0]
 8003ce0:	b29b      	uxth	r3, r3
 8003ce2:	4618      	mov	r0, r3
 8003ce4:	4603      	mov	r3, r0
 8003ce6:	005b      	lsls	r3, r3, #1
 8003ce8:	4403      	add	r3, r0
 8003cea:	3b1e      	subs	r3, #30
 8003cec:	409a      	lsls	r2, r3
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	681b      	ldr	r3, [r3, #0]
 8003cf2:	430a      	orrs	r2, r1
 8003cf4:	60da      	str	r2, [r3, #12]
 8003cf6:	e022      	b.n	8003d3e <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	6919      	ldr	r1, [r3, #16]
 8003cfe:	683b      	ldr	r3, [r7, #0]
 8003d00:	681b      	ldr	r3, [r3, #0]
 8003d02:	b29b      	uxth	r3, r3
 8003d04:	461a      	mov	r2, r3
 8003d06:	4613      	mov	r3, r2
 8003d08:	005b      	lsls	r3, r3, #1
 8003d0a:	4413      	add	r3, r2
 8003d0c:	2207      	movs	r2, #7
 8003d0e:	fa02 f303 	lsl.w	r3, r2, r3
 8003d12:	43da      	mvns	r2, r3
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	681b      	ldr	r3, [r3, #0]
 8003d18:	400a      	ands	r2, r1
 8003d1a:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	681b      	ldr	r3, [r3, #0]
 8003d20:	6919      	ldr	r1, [r3, #16]
 8003d22:	683b      	ldr	r3, [r7, #0]
 8003d24:	689a      	ldr	r2, [r3, #8]
 8003d26:	683b      	ldr	r3, [r7, #0]
 8003d28:	681b      	ldr	r3, [r3, #0]
 8003d2a:	b29b      	uxth	r3, r3
 8003d2c:	4618      	mov	r0, r3
 8003d2e:	4603      	mov	r3, r0
 8003d30:	005b      	lsls	r3, r3, #1
 8003d32:	4403      	add	r3, r0
 8003d34:	409a      	lsls	r2, r3
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	681b      	ldr	r3, [r3, #0]
 8003d3a:	430a      	orrs	r2, r1
 8003d3c:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8003d3e:	683b      	ldr	r3, [r7, #0]
 8003d40:	685b      	ldr	r3, [r3, #4]
 8003d42:	2b06      	cmp	r3, #6
 8003d44:	d824      	bhi.n	8003d90 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	681b      	ldr	r3, [r3, #0]
 8003d4a:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8003d4c:	683b      	ldr	r3, [r7, #0]
 8003d4e:	685a      	ldr	r2, [r3, #4]
 8003d50:	4613      	mov	r3, r2
 8003d52:	009b      	lsls	r3, r3, #2
 8003d54:	4413      	add	r3, r2
 8003d56:	3b05      	subs	r3, #5
 8003d58:	221f      	movs	r2, #31
 8003d5a:	fa02 f303 	lsl.w	r3, r2, r3
 8003d5e:	43da      	mvns	r2, r3
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	681b      	ldr	r3, [r3, #0]
 8003d64:	400a      	ands	r2, r1
 8003d66:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8003d6e:	683b      	ldr	r3, [r7, #0]
 8003d70:	681b      	ldr	r3, [r3, #0]
 8003d72:	b29b      	uxth	r3, r3
 8003d74:	4618      	mov	r0, r3
 8003d76:	683b      	ldr	r3, [r7, #0]
 8003d78:	685a      	ldr	r2, [r3, #4]
 8003d7a:	4613      	mov	r3, r2
 8003d7c:	009b      	lsls	r3, r3, #2
 8003d7e:	4413      	add	r3, r2
 8003d80:	3b05      	subs	r3, #5
 8003d82:	fa00 f203 	lsl.w	r2, r0, r3
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	681b      	ldr	r3, [r3, #0]
 8003d8a:	430a      	orrs	r2, r1
 8003d8c:	635a      	str	r2, [r3, #52]	@ 0x34
 8003d8e:	e04c      	b.n	8003e2a <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8003d90:	683b      	ldr	r3, [r7, #0]
 8003d92:	685b      	ldr	r3, [r3, #4]
 8003d94:	2b0c      	cmp	r3, #12
 8003d96:	d824      	bhi.n	8003de2 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8003d9e:	683b      	ldr	r3, [r7, #0]
 8003da0:	685a      	ldr	r2, [r3, #4]
 8003da2:	4613      	mov	r3, r2
 8003da4:	009b      	lsls	r3, r3, #2
 8003da6:	4413      	add	r3, r2
 8003da8:	3b23      	subs	r3, #35	@ 0x23
 8003daa:	221f      	movs	r2, #31
 8003dac:	fa02 f303 	lsl.w	r3, r2, r3
 8003db0:	43da      	mvns	r2, r3
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	681b      	ldr	r3, [r3, #0]
 8003db6:	400a      	ands	r2, r1
 8003db8:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	681b      	ldr	r3, [r3, #0]
 8003dbe:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8003dc0:	683b      	ldr	r3, [r7, #0]
 8003dc2:	681b      	ldr	r3, [r3, #0]
 8003dc4:	b29b      	uxth	r3, r3
 8003dc6:	4618      	mov	r0, r3
 8003dc8:	683b      	ldr	r3, [r7, #0]
 8003dca:	685a      	ldr	r2, [r3, #4]
 8003dcc:	4613      	mov	r3, r2
 8003dce:	009b      	lsls	r3, r3, #2
 8003dd0:	4413      	add	r3, r2
 8003dd2:	3b23      	subs	r3, #35	@ 0x23
 8003dd4:	fa00 f203 	lsl.w	r2, r0, r3
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	681b      	ldr	r3, [r3, #0]
 8003ddc:	430a      	orrs	r2, r1
 8003dde:	631a      	str	r2, [r3, #48]	@ 0x30
 8003de0:	e023      	b.n	8003e2a <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	681b      	ldr	r3, [r3, #0]
 8003de6:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8003de8:	683b      	ldr	r3, [r7, #0]
 8003dea:	685a      	ldr	r2, [r3, #4]
 8003dec:	4613      	mov	r3, r2
 8003dee:	009b      	lsls	r3, r3, #2
 8003df0:	4413      	add	r3, r2
 8003df2:	3b41      	subs	r3, #65	@ 0x41
 8003df4:	221f      	movs	r2, #31
 8003df6:	fa02 f303 	lsl.w	r3, r2, r3
 8003dfa:	43da      	mvns	r2, r3
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	681b      	ldr	r3, [r3, #0]
 8003e00:	400a      	ands	r2, r1
 8003e02:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	681b      	ldr	r3, [r3, #0]
 8003e08:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8003e0a:	683b      	ldr	r3, [r7, #0]
 8003e0c:	681b      	ldr	r3, [r3, #0]
 8003e0e:	b29b      	uxth	r3, r3
 8003e10:	4618      	mov	r0, r3
 8003e12:	683b      	ldr	r3, [r7, #0]
 8003e14:	685a      	ldr	r2, [r3, #4]
 8003e16:	4613      	mov	r3, r2
 8003e18:	009b      	lsls	r3, r3, #2
 8003e1a:	4413      	add	r3, r2
 8003e1c:	3b41      	subs	r3, #65	@ 0x41
 8003e1e:	fa00 f203 	lsl.w	r2, r0, r3
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	681b      	ldr	r3, [r3, #0]
 8003e26:	430a      	orrs	r2, r1
 8003e28:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003e2a:	4b29      	ldr	r3, [pc, #164]	@ (8003ed0 <HAL_ADC_ConfigChannel+0x250>)
 8003e2c:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	681b      	ldr	r3, [r3, #0]
 8003e32:	4a28      	ldr	r2, [pc, #160]	@ (8003ed4 <HAL_ADC_ConfigChannel+0x254>)
 8003e34:	4293      	cmp	r3, r2
 8003e36:	d10f      	bne.n	8003e58 <HAL_ADC_ConfigChannel+0x1d8>
 8003e38:	683b      	ldr	r3, [r7, #0]
 8003e3a:	681b      	ldr	r3, [r3, #0]
 8003e3c:	2b12      	cmp	r3, #18
 8003e3e:	d10b      	bne.n	8003e58 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8003e40:	68fb      	ldr	r3, [r7, #12]
 8003e42:	685b      	ldr	r3, [r3, #4]
 8003e44:	f423 0200 	bic.w	r2, r3, #8388608	@ 0x800000
 8003e48:	68fb      	ldr	r3, [r7, #12]
 8003e4a:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8003e4c:	68fb      	ldr	r3, [r7, #12]
 8003e4e:	685b      	ldr	r3, [r3, #4]
 8003e50:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8003e54:	68fb      	ldr	r3, [r7, #12]
 8003e56:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	681b      	ldr	r3, [r3, #0]
 8003e5c:	4a1d      	ldr	r2, [pc, #116]	@ (8003ed4 <HAL_ADC_ConfigChannel+0x254>)
 8003e5e:	4293      	cmp	r3, r2
 8003e60:	d12b      	bne.n	8003eba <HAL_ADC_ConfigChannel+0x23a>
 8003e62:	683b      	ldr	r3, [r7, #0]
 8003e64:	681b      	ldr	r3, [r3, #0]
 8003e66:	4a1c      	ldr	r2, [pc, #112]	@ (8003ed8 <HAL_ADC_ConfigChannel+0x258>)
 8003e68:	4293      	cmp	r3, r2
 8003e6a:	d003      	beq.n	8003e74 <HAL_ADC_ConfigChannel+0x1f4>
 8003e6c:	683b      	ldr	r3, [r7, #0]
 8003e6e:	681b      	ldr	r3, [r3, #0]
 8003e70:	2b11      	cmp	r3, #17
 8003e72:	d122      	bne.n	8003eba <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8003e74:	68fb      	ldr	r3, [r7, #12]
 8003e76:	685b      	ldr	r3, [r3, #4]
 8003e78:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 8003e7c:	68fb      	ldr	r3, [r7, #12]
 8003e7e:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8003e80:	68fb      	ldr	r3, [r7, #12]
 8003e82:	685b      	ldr	r3, [r3, #4]
 8003e84:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 8003e88:	68fb      	ldr	r3, [r7, #12]
 8003e8a:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8003e8c:	683b      	ldr	r3, [r7, #0]
 8003e8e:	681b      	ldr	r3, [r3, #0]
 8003e90:	4a11      	ldr	r2, [pc, #68]	@ (8003ed8 <HAL_ADC_ConfigChannel+0x258>)
 8003e92:	4293      	cmp	r3, r2
 8003e94:	d111      	bne.n	8003eba <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8003e96:	4b11      	ldr	r3, [pc, #68]	@ (8003edc <HAL_ADC_ConfigChannel+0x25c>)
 8003e98:	681b      	ldr	r3, [r3, #0]
 8003e9a:	4a11      	ldr	r2, [pc, #68]	@ (8003ee0 <HAL_ADC_ConfigChannel+0x260>)
 8003e9c:	fba2 2303 	umull	r2, r3, r2, r3
 8003ea0:	0c9a      	lsrs	r2, r3, #18
 8003ea2:	4613      	mov	r3, r2
 8003ea4:	009b      	lsls	r3, r3, #2
 8003ea6:	4413      	add	r3, r2
 8003ea8:	005b      	lsls	r3, r3, #1
 8003eaa:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8003eac:	e002      	b.n	8003eb4 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 8003eae:	68bb      	ldr	r3, [r7, #8]
 8003eb0:	3b01      	subs	r3, #1
 8003eb2:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8003eb4:	68bb      	ldr	r3, [r7, #8]
 8003eb6:	2b00      	cmp	r3, #0
 8003eb8:	d1f9      	bne.n	8003eae <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	2200      	movs	r2, #0
 8003ebe:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 8003ec2:	2300      	movs	r3, #0
}
 8003ec4:	4618      	mov	r0, r3
 8003ec6:	3714      	adds	r7, #20
 8003ec8:	46bd      	mov	sp, r7
 8003eca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ece:	4770      	bx	lr
 8003ed0:	40012300 	.word	0x40012300
 8003ed4:	40012000 	.word	0x40012000
 8003ed8:	10000012 	.word	0x10000012
 8003edc:	20000008 	.word	0x20000008
 8003ee0:	431bde83 	.word	0x431bde83

08003ee4 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 8003ee4:	b480      	push	{r7}
 8003ee6:	b085      	sub	sp, #20
 8003ee8:	af00      	add	r7, sp, #0
 8003eea:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003eec:	4b79      	ldr	r3, [pc, #484]	@ (80040d4 <ADC_Init+0x1f0>)
 8003eee:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8003ef0:	68fb      	ldr	r3, [r7, #12]
 8003ef2:	685b      	ldr	r3, [r3, #4]
 8003ef4:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8003ef8:	68fb      	ldr	r3, [r7, #12]
 8003efa:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8003efc:	68fb      	ldr	r3, [r7, #12]
 8003efe:	685a      	ldr	r2, [r3, #4]
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	685b      	ldr	r3, [r3, #4]
 8003f04:	431a      	orrs	r2, r3
 8003f06:	68fb      	ldr	r3, [r7, #12]
 8003f08:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	681b      	ldr	r3, [r3, #0]
 8003f0e:	685a      	ldr	r2, [r3, #4]
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	681b      	ldr	r3, [r3, #0]
 8003f14:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003f18:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	681b      	ldr	r3, [r3, #0]
 8003f1e:	6859      	ldr	r1, [r3, #4]
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	691b      	ldr	r3, [r3, #16]
 8003f24:	021a      	lsls	r2, r3, #8
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	681b      	ldr	r3, [r3, #0]
 8003f2a:	430a      	orrs	r2, r1
 8003f2c:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	681b      	ldr	r3, [r3, #0]
 8003f32:	685a      	ldr	r2, [r3, #4]
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	681b      	ldr	r3, [r3, #0]
 8003f38:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8003f3c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	681b      	ldr	r3, [r3, #0]
 8003f42:	6859      	ldr	r1, [r3, #4]
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	689a      	ldr	r2, [r3, #8]
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	681b      	ldr	r3, [r3, #0]
 8003f4c:	430a      	orrs	r2, r1
 8003f4e:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	681b      	ldr	r3, [r3, #0]
 8003f54:	689a      	ldr	r2, [r3, #8]
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	681b      	ldr	r3, [r3, #0]
 8003f5a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003f5e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	681b      	ldr	r3, [r3, #0]
 8003f64:	6899      	ldr	r1, [r3, #8]
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	68da      	ldr	r2, [r3, #12]
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	681b      	ldr	r3, [r3, #0]
 8003f6e:	430a      	orrs	r2, r1
 8003f70:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003f76:	4a58      	ldr	r2, [pc, #352]	@ (80040d8 <ADC_Init+0x1f4>)
 8003f78:	4293      	cmp	r3, r2
 8003f7a:	d022      	beq.n	8003fc2 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	681b      	ldr	r3, [r3, #0]
 8003f80:	689a      	ldr	r2, [r3, #8]
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	681b      	ldr	r3, [r3, #0]
 8003f86:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8003f8a:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	681b      	ldr	r3, [r3, #0]
 8003f90:	6899      	ldr	r1, [r3, #8]
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	681b      	ldr	r3, [r3, #0]
 8003f9a:	430a      	orrs	r2, r1
 8003f9c:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	681b      	ldr	r3, [r3, #0]
 8003fa2:	689a      	ldr	r2, [r3, #8]
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	681b      	ldr	r3, [r3, #0]
 8003fa8:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8003fac:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	681b      	ldr	r3, [r3, #0]
 8003fb2:	6899      	ldr	r1, [r3, #8]
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	681b      	ldr	r3, [r3, #0]
 8003fbc:	430a      	orrs	r2, r1
 8003fbe:	609a      	str	r2, [r3, #8]
 8003fc0:	e00f      	b.n	8003fe2 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	681b      	ldr	r3, [r3, #0]
 8003fc6:	689a      	ldr	r2, [r3, #8]
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	681b      	ldr	r3, [r3, #0]
 8003fcc:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8003fd0:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	681b      	ldr	r3, [r3, #0]
 8003fd6:	689a      	ldr	r2, [r3, #8]
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	681b      	ldr	r3, [r3, #0]
 8003fdc:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8003fe0:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	681b      	ldr	r3, [r3, #0]
 8003fe6:	689a      	ldr	r2, [r3, #8]
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	681b      	ldr	r3, [r3, #0]
 8003fec:	f022 0202 	bic.w	r2, r2, #2
 8003ff0:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	681b      	ldr	r3, [r3, #0]
 8003ff6:	6899      	ldr	r1, [r3, #8]
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	7e1b      	ldrb	r3, [r3, #24]
 8003ffc:	005a      	lsls	r2, r3, #1
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	681b      	ldr	r3, [r3, #0]
 8004002:	430a      	orrs	r2, r1
 8004004:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	f893 3020 	ldrb.w	r3, [r3, #32]
 800400c:	2b00      	cmp	r3, #0
 800400e:	d01b      	beq.n	8004048 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	681b      	ldr	r3, [r3, #0]
 8004014:	685a      	ldr	r2, [r3, #4]
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	681b      	ldr	r3, [r3, #0]
 800401a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800401e:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	681b      	ldr	r3, [r3, #0]
 8004024:	685a      	ldr	r2, [r3, #4]
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	681b      	ldr	r3, [r3, #0]
 800402a:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 800402e:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	681b      	ldr	r3, [r3, #0]
 8004034:	6859      	ldr	r1, [r3, #4]
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800403a:	3b01      	subs	r3, #1
 800403c:	035a      	lsls	r2, r3, #13
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	681b      	ldr	r3, [r3, #0]
 8004042:	430a      	orrs	r2, r1
 8004044:	605a      	str	r2, [r3, #4]
 8004046:	e007      	b.n	8004058 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	681b      	ldr	r3, [r3, #0]
 800404c:	685a      	ldr	r2, [r3, #4]
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	681b      	ldr	r3, [r3, #0]
 8004052:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004056:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	681b      	ldr	r3, [r3, #0]
 800405c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	681b      	ldr	r3, [r3, #0]
 8004062:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 8004066:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	681b      	ldr	r3, [r3, #0]
 800406c:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	69db      	ldr	r3, [r3, #28]
 8004072:	3b01      	subs	r3, #1
 8004074:	051a      	lsls	r2, r3, #20
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	681b      	ldr	r3, [r3, #0]
 800407a:	430a      	orrs	r2, r1
 800407c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	681b      	ldr	r3, [r3, #0]
 8004082:	689a      	ldr	r2, [r3, #8]
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	681b      	ldr	r3, [r3, #0]
 8004088:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 800408c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	681b      	ldr	r3, [r3, #0]
 8004092:	6899      	ldr	r1, [r3, #8]
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800409a:	025a      	lsls	r2, r3, #9
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	430a      	orrs	r2, r1
 80040a2:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	681b      	ldr	r3, [r3, #0]
 80040a8:	689a      	ldr	r2, [r3, #8]
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	681b      	ldr	r3, [r3, #0]
 80040ae:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80040b2:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	681b      	ldr	r3, [r3, #0]
 80040b8:	6899      	ldr	r1, [r3, #8]
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	695b      	ldr	r3, [r3, #20]
 80040be:	029a      	lsls	r2, r3, #10
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	681b      	ldr	r3, [r3, #0]
 80040c4:	430a      	orrs	r2, r1
 80040c6:	609a      	str	r2, [r3, #8]
}
 80040c8:	bf00      	nop
 80040ca:	3714      	adds	r7, #20
 80040cc:	46bd      	mov	sp, r7
 80040ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040d2:	4770      	bx	lr
 80040d4:	40012300 	.word	0x40012300
 80040d8:	0f000001 	.word	0x0f000001

080040dc <__NVIC_SetPriorityGrouping>:
{
 80040dc:	b480      	push	{r7}
 80040de:	b085      	sub	sp, #20
 80040e0:	af00      	add	r7, sp, #0
 80040e2:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	f003 0307 	and.w	r3, r3, #7
 80040ea:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80040ec:	4b0c      	ldr	r3, [pc, #48]	@ (8004120 <__NVIC_SetPriorityGrouping+0x44>)
 80040ee:	68db      	ldr	r3, [r3, #12]
 80040f0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80040f2:	68ba      	ldr	r2, [r7, #8]
 80040f4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80040f8:	4013      	ands	r3, r2
 80040fa:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80040fc:	68fb      	ldr	r3, [r7, #12]
 80040fe:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004100:	68bb      	ldr	r3, [r7, #8]
 8004102:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004104:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8004108:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800410c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800410e:	4a04      	ldr	r2, [pc, #16]	@ (8004120 <__NVIC_SetPriorityGrouping+0x44>)
 8004110:	68bb      	ldr	r3, [r7, #8]
 8004112:	60d3      	str	r3, [r2, #12]
}
 8004114:	bf00      	nop
 8004116:	3714      	adds	r7, #20
 8004118:	46bd      	mov	sp, r7
 800411a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800411e:	4770      	bx	lr
 8004120:	e000ed00 	.word	0xe000ed00

08004124 <__NVIC_GetPriorityGrouping>:
{
 8004124:	b480      	push	{r7}
 8004126:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004128:	4b04      	ldr	r3, [pc, #16]	@ (800413c <__NVIC_GetPriorityGrouping+0x18>)
 800412a:	68db      	ldr	r3, [r3, #12]
 800412c:	0a1b      	lsrs	r3, r3, #8
 800412e:	f003 0307 	and.w	r3, r3, #7
}
 8004132:	4618      	mov	r0, r3
 8004134:	46bd      	mov	sp, r7
 8004136:	f85d 7b04 	ldr.w	r7, [sp], #4
 800413a:	4770      	bx	lr
 800413c:	e000ed00 	.word	0xe000ed00

08004140 <__NVIC_SetPriority>:
{
 8004140:	b480      	push	{r7}
 8004142:	b083      	sub	sp, #12
 8004144:	af00      	add	r7, sp, #0
 8004146:	4603      	mov	r3, r0
 8004148:	6039      	str	r1, [r7, #0]
 800414a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800414c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004150:	2b00      	cmp	r3, #0
 8004152:	db0a      	blt.n	800416a <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004154:	683b      	ldr	r3, [r7, #0]
 8004156:	b2da      	uxtb	r2, r3
 8004158:	490c      	ldr	r1, [pc, #48]	@ (800418c <__NVIC_SetPriority+0x4c>)
 800415a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800415e:	0112      	lsls	r2, r2, #4
 8004160:	b2d2      	uxtb	r2, r2
 8004162:	440b      	add	r3, r1
 8004164:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8004168:	e00a      	b.n	8004180 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800416a:	683b      	ldr	r3, [r7, #0]
 800416c:	b2da      	uxtb	r2, r3
 800416e:	4908      	ldr	r1, [pc, #32]	@ (8004190 <__NVIC_SetPriority+0x50>)
 8004170:	79fb      	ldrb	r3, [r7, #7]
 8004172:	f003 030f 	and.w	r3, r3, #15
 8004176:	3b04      	subs	r3, #4
 8004178:	0112      	lsls	r2, r2, #4
 800417a:	b2d2      	uxtb	r2, r2
 800417c:	440b      	add	r3, r1
 800417e:	761a      	strb	r2, [r3, #24]
}
 8004180:	bf00      	nop
 8004182:	370c      	adds	r7, #12
 8004184:	46bd      	mov	sp, r7
 8004186:	f85d 7b04 	ldr.w	r7, [sp], #4
 800418a:	4770      	bx	lr
 800418c:	e000e100 	.word	0xe000e100
 8004190:	e000ed00 	.word	0xe000ed00

08004194 <NVIC_EncodePriority>:
{
 8004194:	b480      	push	{r7}
 8004196:	b089      	sub	sp, #36	@ 0x24
 8004198:	af00      	add	r7, sp, #0
 800419a:	60f8      	str	r0, [r7, #12]
 800419c:	60b9      	str	r1, [r7, #8]
 800419e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80041a0:	68fb      	ldr	r3, [r7, #12]
 80041a2:	f003 0307 	and.w	r3, r3, #7
 80041a6:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80041a8:	69fb      	ldr	r3, [r7, #28]
 80041aa:	f1c3 0307 	rsb	r3, r3, #7
 80041ae:	2b04      	cmp	r3, #4
 80041b0:	bf28      	it	cs
 80041b2:	2304      	movcs	r3, #4
 80041b4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80041b6:	69fb      	ldr	r3, [r7, #28]
 80041b8:	3304      	adds	r3, #4
 80041ba:	2b06      	cmp	r3, #6
 80041bc:	d902      	bls.n	80041c4 <NVIC_EncodePriority+0x30>
 80041be:	69fb      	ldr	r3, [r7, #28]
 80041c0:	3b03      	subs	r3, #3
 80041c2:	e000      	b.n	80041c6 <NVIC_EncodePriority+0x32>
 80041c4:	2300      	movs	r3, #0
 80041c6:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80041c8:	f04f 32ff 	mov.w	r2, #4294967295
 80041cc:	69bb      	ldr	r3, [r7, #24]
 80041ce:	fa02 f303 	lsl.w	r3, r2, r3
 80041d2:	43da      	mvns	r2, r3
 80041d4:	68bb      	ldr	r3, [r7, #8]
 80041d6:	401a      	ands	r2, r3
 80041d8:	697b      	ldr	r3, [r7, #20]
 80041da:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80041dc:	f04f 31ff 	mov.w	r1, #4294967295
 80041e0:	697b      	ldr	r3, [r7, #20]
 80041e2:	fa01 f303 	lsl.w	r3, r1, r3
 80041e6:	43d9      	mvns	r1, r3
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80041ec:	4313      	orrs	r3, r2
}
 80041ee:	4618      	mov	r0, r3
 80041f0:	3724      	adds	r7, #36	@ 0x24
 80041f2:	46bd      	mov	sp, r7
 80041f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041f8:	4770      	bx	lr
	...

080041fc <SysTick_Config>:
{
 80041fc:	b580      	push	{r7, lr}
 80041fe:	b082      	sub	sp, #8
 8004200:	af00      	add	r7, sp, #0
 8004202:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	3b01      	subs	r3, #1
 8004208:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800420c:	d301      	bcc.n	8004212 <SysTick_Config+0x16>
    return (1UL);                                                   /* Reload value impossible */
 800420e:	2301      	movs	r3, #1
 8004210:	e00f      	b.n	8004232 <SysTick_Config+0x36>
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004212:	4a0a      	ldr	r2, [pc, #40]	@ (800423c <SysTick_Config+0x40>)
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	3b01      	subs	r3, #1
 8004218:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800421a:	210f      	movs	r1, #15
 800421c:	f04f 30ff 	mov.w	r0, #4294967295
 8004220:	f7ff ff8e 	bl	8004140 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004224:	4b05      	ldr	r3, [pc, #20]	@ (800423c <SysTick_Config+0x40>)
 8004226:	2200      	movs	r2, #0
 8004228:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800422a:	4b04      	ldr	r3, [pc, #16]	@ (800423c <SysTick_Config+0x40>)
 800422c:	2207      	movs	r2, #7
 800422e:	601a      	str	r2, [r3, #0]
  return (0UL);                                                     /* Function successful */
 8004230:	2300      	movs	r3, #0
}
 8004232:	4618      	mov	r0, r3
 8004234:	3708      	adds	r7, #8
 8004236:	46bd      	mov	sp, r7
 8004238:	bd80      	pop	{r7, pc}
 800423a:	bf00      	nop
 800423c:	e000e010 	.word	0xe000e010

08004240 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004240:	b580      	push	{r7, lr}
 8004242:	b082      	sub	sp, #8
 8004244:	af00      	add	r7, sp, #0
 8004246:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004248:	6878      	ldr	r0, [r7, #4]
 800424a:	f7ff ff47 	bl	80040dc <__NVIC_SetPriorityGrouping>
}
 800424e:	bf00      	nop
 8004250:	3708      	adds	r7, #8
 8004252:	46bd      	mov	sp, r7
 8004254:	bd80      	pop	{r7, pc}

08004256 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8004256:	b580      	push	{r7, lr}
 8004258:	b086      	sub	sp, #24
 800425a:	af00      	add	r7, sp, #0
 800425c:	4603      	mov	r3, r0
 800425e:	60b9      	str	r1, [r7, #8]
 8004260:	607a      	str	r2, [r7, #4]
 8004262:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8004264:	2300      	movs	r3, #0
 8004266:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8004268:	f7ff ff5c 	bl	8004124 <__NVIC_GetPriorityGrouping>
 800426c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800426e:	687a      	ldr	r2, [r7, #4]
 8004270:	68b9      	ldr	r1, [r7, #8]
 8004272:	6978      	ldr	r0, [r7, #20]
 8004274:	f7ff ff8e 	bl	8004194 <NVIC_EncodePriority>
 8004278:	4602      	mov	r2, r0
 800427a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800427e:	4611      	mov	r1, r2
 8004280:	4618      	mov	r0, r3
 8004282:	f7ff ff5d 	bl	8004140 <__NVIC_SetPriority>
}
 8004286:	bf00      	nop
 8004288:	3718      	adds	r7, #24
 800428a:	46bd      	mov	sp, r7
 800428c:	bd80      	pop	{r7, pc}

0800428e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800428e:	b580      	push	{r7, lr}
 8004290:	b082      	sub	sp, #8
 8004292:	af00      	add	r7, sp, #0
 8004294:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8004296:	6878      	ldr	r0, [r7, #4]
 8004298:	f7ff ffb0 	bl	80041fc <SysTick_Config>
 800429c:	4603      	mov	r3, r0
}
 800429e:	4618      	mov	r0, r3
 80042a0:	3708      	adds	r7, #8
 80042a2:	46bd      	mov	sp, r7
 80042a4:	bd80      	pop	{r7, pc}
	...

080042a8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80042a8:	b480      	push	{r7}
 80042aa:	b089      	sub	sp, #36	@ 0x24
 80042ac:	af00      	add	r7, sp, #0
 80042ae:	6078      	str	r0, [r7, #4]
 80042b0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80042b2:	2300      	movs	r3, #0
 80042b4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80042b6:	2300      	movs	r3, #0
 80042b8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80042ba:	2300      	movs	r3, #0
 80042bc:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80042be:	2300      	movs	r3, #0
 80042c0:	61fb      	str	r3, [r7, #28]
 80042c2:	e159      	b.n	8004578 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80042c4:	2201      	movs	r2, #1
 80042c6:	69fb      	ldr	r3, [r7, #28]
 80042c8:	fa02 f303 	lsl.w	r3, r2, r3
 80042cc:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80042ce:	683b      	ldr	r3, [r7, #0]
 80042d0:	681b      	ldr	r3, [r3, #0]
 80042d2:	697a      	ldr	r2, [r7, #20]
 80042d4:	4013      	ands	r3, r2
 80042d6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80042d8:	693a      	ldr	r2, [r7, #16]
 80042da:	697b      	ldr	r3, [r7, #20]
 80042dc:	429a      	cmp	r2, r3
 80042de:	f040 8148 	bne.w	8004572 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80042e2:	683b      	ldr	r3, [r7, #0]
 80042e4:	685b      	ldr	r3, [r3, #4]
 80042e6:	f003 0303 	and.w	r3, r3, #3
 80042ea:	2b01      	cmp	r3, #1
 80042ec:	d005      	beq.n	80042fa <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80042ee:	683b      	ldr	r3, [r7, #0]
 80042f0:	685b      	ldr	r3, [r3, #4]
 80042f2:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80042f6:	2b02      	cmp	r3, #2
 80042f8:	d130      	bne.n	800435c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	689b      	ldr	r3, [r3, #8]
 80042fe:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8004300:	69fb      	ldr	r3, [r7, #28]
 8004302:	005b      	lsls	r3, r3, #1
 8004304:	2203      	movs	r2, #3
 8004306:	fa02 f303 	lsl.w	r3, r2, r3
 800430a:	43db      	mvns	r3, r3
 800430c:	69ba      	ldr	r2, [r7, #24]
 800430e:	4013      	ands	r3, r2
 8004310:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004312:	683b      	ldr	r3, [r7, #0]
 8004314:	68da      	ldr	r2, [r3, #12]
 8004316:	69fb      	ldr	r3, [r7, #28]
 8004318:	005b      	lsls	r3, r3, #1
 800431a:	fa02 f303 	lsl.w	r3, r2, r3
 800431e:	69ba      	ldr	r2, [r7, #24]
 8004320:	4313      	orrs	r3, r2
 8004322:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	69ba      	ldr	r2, [r7, #24]
 8004328:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	685b      	ldr	r3, [r3, #4]
 800432e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004330:	2201      	movs	r2, #1
 8004332:	69fb      	ldr	r3, [r7, #28]
 8004334:	fa02 f303 	lsl.w	r3, r2, r3
 8004338:	43db      	mvns	r3, r3
 800433a:	69ba      	ldr	r2, [r7, #24]
 800433c:	4013      	ands	r3, r2
 800433e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004340:	683b      	ldr	r3, [r7, #0]
 8004342:	685b      	ldr	r3, [r3, #4]
 8004344:	091b      	lsrs	r3, r3, #4
 8004346:	f003 0201 	and.w	r2, r3, #1
 800434a:	69fb      	ldr	r3, [r7, #28]
 800434c:	fa02 f303 	lsl.w	r3, r2, r3
 8004350:	69ba      	ldr	r2, [r7, #24]
 8004352:	4313      	orrs	r3, r2
 8004354:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	69ba      	ldr	r2, [r7, #24]
 800435a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800435c:	683b      	ldr	r3, [r7, #0]
 800435e:	685b      	ldr	r3, [r3, #4]
 8004360:	f003 0303 	and.w	r3, r3, #3
 8004364:	2b03      	cmp	r3, #3
 8004366:	d017      	beq.n	8004398 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	68db      	ldr	r3, [r3, #12]
 800436c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800436e:	69fb      	ldr	r3, [r7, #28]
 8004370:	005b      	lsls	r3, r3, #1
 8004372:	2203      	movs	r2, #3
 8004374:	fa02 f303 	lsl.w	r3, r2, r3
 8004378:	43db      	mvns	r3, r3
 800437a:	69ba      	ldr	r2, [r7, #24]
 800437c:	4013      	ands	r3, r2
 800437e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004380:	683b      	ldr	r3, [r7, #0]
 8004382:	689a      	ldr	r2, [r3, #8]
 8004384:	69fb      	ldr	r3, [r7, #28]
 8004386:	005b      	lsls	r3, r3, #1
 8004388:	fa02 f303 	lsl.w	r3, r2, r3
 800438c:	69ba      	ldr	r2, [r7, #24]
 800438e:	4313      	orrs	r3, r2
 8004390:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	69ba      	ldr	r2, [r7, #24]
 8004396:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004398:	683b      	ldr	r3, [r7, #0]
 800439a:	685b      	ldr	r3, [r3, #4]
 800439c:	f003 0303 	and.w	r3, r3, #3
 80043a0:	2b02      	cmp	r3, #2
 80043a2:	d123      	bne.n	80043ec <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80043a4:	69fb      	ldr	r3, [r7, #28]
 80043a6:	08da      	lsrs	r2, r3, #3
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	3208      	adds	r2, #8
 80043ac:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80043b0:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80043b2:	69fb      	ldr	r3, [r7, #28]
 80043b4:	f003 0307 	and.w	r3, r3, #7
 80043b8:	009b      	lsls	r3, r3, #2
 80043ba:	220f      	movs	r2, #15
 80043bc:	fa02 f303 	lsl.w	r3, r2, r3
 80043c0:	43db      	mvns	r3, r3
 80043c2:	69ba      	ldr	r2, [r7, #24]
 80043c4:	4013      	ands	r3, r2
 80043c6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80043c8:	683b      	ldr	r3, [r7, #0]
 80043ca:	691a      	ldr	r2, [r3, #16]
 80043cc:	69fb      	ldr	r3, [r7, #28]
 80043ce:	f003 0307 	and.w	r3, r3, #7
 80043d2:	009b      	lsls	r3, r3, #2
 80043d4:	fa02 f303 	lsl.w	r3, r2, r3
 80043d8:	69ba      	ldr	r2, [r7, #24]
 80043da:	4313      	orrs	r3, r2
 80043dc:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80043de:	69fb      	ldr	r3, [r7, #28]
 80043e0:	08da      	lsrs	r2, r3, #3
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	3208      	adds	r2, #8
 80043e6:	69b9      	ldr	r1, [r7, #24]
 80043e8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	681b      	ldr	r3, [r3, #0]
 80043f0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80043f2:	69fb      	ldr	r3, [r7, #28]
 80043f4:	005b      	lsls	r3, r3, #1
 80043f6:	2203      	movs	r2, #3
 80043f8:	fa02 f303 	lsl.w	r3, r2, r3
 80043fc:	43db      	mvns	r3, r3
 80043fe:	69ba      	ldr	r2, [r7, #24]
 8004400:	4013      	ands	r3, r2
 8004402:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004404:	683b      	ldr	r3, [r7, #0]
 8004406:	685b      	ldr	r3, [r3, #4]
 8004408:	f003 0203 	and.w	r2, r3, #3
 800440c:	69fb      	ldr	r3, [r7, #28]
 800440e:	005b      	lsls	r3, r3, #1
 8004410:	fa02 f303 	lsl.w	r3, r2, r3
 8004414:	69ba      	ldr	r2, [r7, #24]
 8004416:	4313      	orrs	r3, r2
 8004418:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	69ba      	ldr	r2, [r7, #24]
 800441e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8004420:	683b      	ldr	r3, [r7, #0]
 8004422:	685b      	ldr	r3, [r3, #4]
 8004424:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8004428:	2b00      	cmp	r3, #0
 800442a:	f000 80a2 	beq.w	8004572 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800442e:	2300      	movs	r3, #0
 8004430:	60fb      	str	r3, [r7, #12]
 8004432:	4b57      	ldr	r3, [pc, #348]	@ (8004590 <HAL_GPIO_Init+0x2e8>)
 8004434:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004436:	4a56      	ldr	r2, [pc, #344]	@ (8004590 <HAL_GPIO_Init+0x2e8>)
 8004438:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800443c:	6453      	str	r3, [r2, #68]	@ 0x44
 800443e:	4b54      	ldr	r3, [pc, #336]	@ (8004590 <HAL_GPIO_Init+0x2e8>)
 8004440:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004442:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004446:	60fb      	str	r3, [r7, #12]
 8004448:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800444a:	4a52      	ldr	r2, [pc, #328]	@ (8004594 <HAL_GPIO_Init+0x2ec>)
 800444c:	69fb      	ldr	r3, [r7, #28]
 800444e:	089b      	lsrs	r3, r3, #2
 8004450:	3302      	adds	r3, #2
 8004452:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004456:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8004458:	69fb      	ldr	r3, [r7, #28]
 800445a:	f003 0303 	and.w	r3, r3, #3
 800445e:	009b      	lsls	r3, r3, #2
 8004460:	220f      	movs	r2, #15
 8004462:	fa02 f303 	lsl.w	r3, r2, r3
 8004466:	43db      	mvns	r3, r3
 8004468:	69ba      	ldr	r2, [r7, #24]
 800446a:	4013      	ands	r3, r2
 800446c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	4a49      	ldr	r2, [pc, #292]	@ (8004598 <HAL_GPIO_Init+0x2f0>)
 8004472:	4293      	cmp	r3, r2
 8004474:	d019      	beq.n	80044aa <HAL_GPIO_Init+0x202>
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	4a48      	ldr	r2, [pc, #288]	@ (800459c <HAL_GPIO_Init+0x2f4>)
 800447a:	4293      	cmp	r3, r2
 800447c:	d013      	beq.n	80044a6 <HAL_GPIO_Init+0x1fe>
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	4a47      	ldr	r2, [pc, #284]	@ (80045a0 <HAL_GPIO_Init+0x2f8>)
 8004482:	4293      	cmp	r3, r2
 8004484:	d00d      	beq.n	80044a2 <HAL_GPIO_Init+0x1fa>
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	4a46      	ldr	r2, [pc, #280]	@ (80045a4 <HAL_GPIO_Init+0x2fc>)
 800448a:	4293      	cmp	r3, r2
 800448c:	d007      	beq.n	800449e <HAL_GPIO_Init+0x1f6>
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	4a45      	ldr	r2, [pc, #276]	@ (80045a8 <HAL_GPIO_Init+0x300>)
 8004492:	4293      	cmp	r3, r2
 8004494:	d101      	bne.n	800449a <HAL_GPIO_Init+0x1f2>
 8004496:	2304      	movs	r3, #4
 8004498:	e008      	b.n	80044ac <HAL_GPIO_Init+0x204>
 800449a:	2307      	movs	r3, #7
 800449c:	e006      	b.n	80044ac <HAL_GPIO_Init+0x204>
 800449e:	2303      	movs	r3, #3
 80044a0:	e004      	b.n	80044ac <HAL_GPIO_Init+0x204>
 80044a2:	2302      	movs	r3, #2
 80044a4:	e002      	b.n	80044ac <HAL_GPIO_Init+0x204>
 80044a6:	2301      	movs	r3, #1
 80044a8:	e000      	b.n	80044ac <HAL_GPIO_Init+0x204>
 80044aa:	2300      	movs	r3, #0
 80044ac:	69fa      	ldr	r2, [r7, #28]
 80044ae:	f002 0203 	and.w	r2, r2, #3
 80044b2:	0092      	lsls	r2, r2, #2
 80044b4:	4093      	lsls	r3, r2
 80044b6:	69ba      	ldr	r2, [r7, #24]
 80044b8:	4313      	orrs	r3, r2
 80044ba:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80044bc:	4935      	ldr	r1, [pc, #212]	@ (8004594 <HAL_GPIO_Init+0x2ec>)
 80044be:	69fb      	ldr	r3, [r7, #28]
 80044c0:	089b      	lsrs	r3, r3, #2
 80044c2:	3302      	adds	r3, #2
 80044c4:	69ba      	ldr	r2, [r7, #24]
 80044c6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80044ca:	4b38      	ldr	r3, [pc, #224]	@ (80045ac <HAL_GPIO_Init+0x304>)
 80044cc:	689b      	ldr	r3, [r3, #8]
 80044ce:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80044d0:	693b      	ldr	r3, [r7, #16]
 80044d2:	43db      	mvns	r3, r3
 80044d4:	69ba      	ldr	r2, [r7, #24]
 80044d6:	4013      	ands	r3, r2
 80044d8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80044da:	683b      	ldr	r3, [r7, #0]
 80044dc:	685b      	ldr	r3, [r3, #4]
 80044de:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80044e2:	2b00      	cmp	r3, #0
 80044e4:	d003      	beq.n	80044ee <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 80044e6:	69ba      	ldr	r2, [r7, #24]
 80044e8:	693b      	ldr	r3, [r7, #16]
 80044ea:	4313      	orrs	r3, r2
 80044ec:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80044ee:	4a2f      	ldr	r2, [pc, #188]	@ (80045ac <HAL_GPIO_Init+0x304>)
 80044f0:	69bb      	ldr	r3, [r7, #24]
 80044f2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80044f4:	4b2d      	ldr	r3, [pc, #180]	@ (80045ac <HAL_GPIO_Init+0x304>)
 80044f6:	68db      	ldr	r3, [r3, #12]
 80044f8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80044fa:	693b      	ldr	r3, [r7, #16]
 80044fc:	43db      	mvns	r3, r3
 80044fe:	69ba      	ldr	r2, [r7, #24]
 8004500:	4013      	ands	r3, r2
 8004502:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8004504:	683b      	ldr	r3, [r7, #0]
 8004506:	685b      	ldr	r3, [r3, #4]
 8004508:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800450c:	2b00      	cmp	r3, #0
 800450e:	d003      	beq.n	8004518 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8004510:	69ba      	ldr	r2, [r7, #24]
 8004512:	693b      	ldr	r3, [r7, #16]
 8004514:	4313      	orrs	r3, r2
 8004516:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8004518:	4a24      	ldr	r2, [pc, #144]	@ (80045ac <HAL_GPIO_Init+0x304>)
 800451a:	69bb      	ldr	r3, [r7, #24]
 800451c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800451e:	4b23      	ldr	r3, [pc, #140]	@ (80045ac <HAL_GPIO_Init+0x304>)
 8004520:	685b      	ldr	r3, [r3, #4]
 8004522:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004524:	693b      	ldr	r3, [r7, #16]
 8004526:	43db      	mvns	r3, r3
 8004528:	69ba      	ldr	r2, [r7, #24]
 800452a:	4013      	ands	r3, r2
 800452c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800452e:	683b      	ldr	r3, [r7, #0]
 8004530:	685b      	ldr	r3, [r3, #4]
 8004532:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004536:	2b00      	cmp	r3, #0
 8004538:	d003      	beq.n	8004542 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 800453a:	69ba      	ldr	r2, [r7, #24]
 800453c:	693b      	ldr	r3, [r7, #16]
 800453e:	4313      	orrs	r3, r2
 8004540:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8004542:	4a1a      	ldr	r2, [pc, #104]	@ (80045ac <HAL_GPIO_Init+0x304>)
 8004544:	69bb      	ldr	r3, [r7, #24]
 8004546:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004548:	4b18      	ldr	r3, [pc, #96]	@ (80045ac <HAL_GPIO_Init+0x304>)
 800454a:	681b      	ldr	r3, [r3, #0]
 800454c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800454e:	693b      	ldr	r3, [r7, #16]
 8004550:	43db      	mvns	r3, r3
 8004552:	69ba      	ldr	r2, [r7, #24]
 8004554:	4013      	ands	r3, r2
 8004556:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8004558:	683b      	ldr	r3, [r7, #0]
 800455a:	685b      	ldr	r3, [r3, #4]
 800455c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004560:	2b00      	cmp	r3, #0
 8004562:	d003      	beq.n	800456c <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8004564:	69ba      	ldr	r2, [r7, #24]
 8004566:	693b      	ldr	r3, [r7, #16]
 8004568:	4313      	orrs	r3, r2
 800456a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800456c:	4a0f      	ldr	r2, [pc, #60]	@ (80045ac <HAL_GPIO_Init+0x304>)
 800456e:	69bb      	ldr	r3, [r7, #24]
 8004570:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004572:	69fb      	ldr	r3, [r7, #28]
 8004574:	3301      	adds	r3, #1
 8004576:	61fb      	str	r3, [r7, #28]
 8004578:	69fb      	ldr	r3, [r7, #28]
 800457a:	2b0f      	cmp	r3, #15
 800457c:	f67f aea2 	bls.w	80042c4 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8004580:	bf00      	nop
 8004582:	bf00      	nop
 8004584:	3724      	adds	r7, #36	@ 0x24
 8004586:	46bd      	mov	sp, r7
 8004588:	f85d 7b04 	ldr.w	r7, [sp], #4
 800458c:	4770      	bx	lr
 800458e:	bf00      	nop
 8004590:	40023800 	.word	0x40023800
 8004594:	40013800 	.word	0x40013800
 8004598:	40020000 	.word	0x40020000
 800459c:	40020400 	.word	0x40020400
 80045a0:	40020800 	.word	0x40020800
 80045a4:	40020c00 	.word	0x40020c00
 80045a8:	40021000 	.word	0x40021000
 80045ac:	40013c00 	.word	0x40013c00

080045b0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80045b0:	b480      	push	{r7}
 80045b2:	b083      	sub	sp, #12
 80045b4:	af00      	add	r7, sp, #0
 80045b6:	6078      	str	r0, [r7, #4]
 80045b8:	460b      	mov	r3, r1
 80045ba:	807b      	strh	r3, [r7, #2]
 80045bc:	4613      	mov	r3, r2
 80045be:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80045c0:	787b      	ldrb	r3, [r7, #1]
 80045c2:	2b00      	cmp	r3, #0
 80045c4:	d003      	beq.n	80045ce <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80045c6:	887a      	ldrh	r2, [r7, #2]
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80045cc:	e003      	b.n	80045d6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80045ce:	887b      	ldrh	r3, [r7, #2]
 80045d0:	041a      	lsls	r2, r3, #16
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	619a      	str	r2, [r3, #24]
}
 80045d6:	bf00      	nop
 80045d8:	370c      	adds	r7, #12
 80045da:	46bd      	mov	sp, r7
 80045dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045e0:	4770      	bx	lr
	...

080045e4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80045e4:	b580      	push	{r7, lr}
 80045e6:	b084      	sub	sp, #16
 80045e8:	af00      	add	r7, sp, #0
 80045ea:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	2b00      	cmp	r3, #0
 80045f0:	d101      	bne.n	80045f6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80045f2:	2301      	movs	r3, #1
 80045f4:	e12b      	b.n	800484e <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80045fc:	b2db      	uxtb	r3, r3
 80045fe:	2b00      	cmp	r3, #0
 8004600:	d106      	bne.n	8004610 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	2200      	movs	r2, #0
 8004606:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800460a:	6878      	ldr	r0, [r7, #4]
 800460c:	f7fe fe84 	bl	8003318 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	2224      	movs	r2, #36	@ 0x24
 8004614:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	681b      	ldr	r3, [r3, #0]
 800461c:	681a      	ldr	r2, [r3, #0]
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	681b      	ldr	r3, [r3, #0]
 8004622:	f022 0201 	bic.w	r2, r2, #1
 8004626:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	681b      	ldr	r3, [r3, #0]
 800462c:	681a      	ldr	r2, [r3, #0]
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	681b      	ldr	r3, [r3, #0]
 8004632:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004636:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	681b      	ldr	r3, [r3, #0]
 800463c:	681a      	ldr	r2, [r3, #0]
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	681b      	ldr	r3, [r3, #0]
 8004642:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8004646:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8004648:	f001 fdc6 	bl	80061d8 <HAL_RCC_GetPCLK1Freq>
 800464c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	685b      	ldr	r3, [r3, #4]
 8004652:	4a81      	ldr	r2, [pc, #516]	@ (8004858 <HAL_I2C_Init+0x274>)
 8004654:	4293      	cmp	r3, r2
 8004656:	d807      	bhi.n	8004668 <HAL_I2C_Init+0x84>
 8004658:	68fb      	ldr	r3, [r7, #12]
 800465a:	4a80      	ldr	r2, [pc, #512]	@ (800485c <HAL_I2C_Init+0x278>)
 800465c:	4293      	cmp	r3, r2
 800465e:	bf94      	ite	ls
 8004660:	2301      	movls	r3, #1
 8004662:	2300      	movhi	r3, #0
 8004664:	b2db      	uxtb	r3, r3
 8004666:	e006      	b.n	8004676 <HAL_I2C_Init+0x92>
 8004668:	68fb      	ldr	r3, [r7, #12]
 800466a:	4a7d      	ldr	r2, [pc, #500]	@ (8004860 <HAL_I2C_Init+0x27c>)
 800466c:	4293      	cmp	r3, r2
 800466e:	bf94      	ite	ls
 8004670:	2301      	movls	r3, #1
 8004672:	2300      	movhi	r3, #0
 8004674:	b2db      	uxtb	r3, r3
 8004676:	2b00      	cmp	r3, #0
 8004678:	d001      	beq.n	800467e <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800467a:	2301      	movs	r3, #1
 800467c:	e0e7      	b.n	800484e <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800467e:	68fb      	ldr	r3, [r7, #12]
 8004680:	4a78      	ldr	r2, [pc, #480]	@ (8004864 <HAL_I2C_Init+0x280>)
 8004682:	fba2 2303 	umull	r2, r3, r2, r3
 8004686:	0c9b      	lsrs	r3, r3, #18
 8004688:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	681b      	ldr	r3, [r3, #0]
 800468e:	685b      	ldr	r3, [r3, #4]
 8004690:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	681b      	ldr	r3, [r3, #0]
 8004698:	68ba      	ldr	r2, [r7, #8]
 800469a:	430a      	orrs	r2, r1
 800469c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	681b      	ldr	r3, [r3, #0]
 80046a2:	6a1b      	ldr	r3, [r3, #32]
 80046a4:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	685b      	ldr	r3, [r3, #4]
 80046ac:	4a6a      	ldr	r2, [pc, #424]	@ (8004858 <HAL_I2C_Init+0x274>)
 80046ae:	4293      	cmp	r3, r2
 80046b0:	d802      	bhi.n	80046b8 <HAL_I2C_Init+0xd4>
 80046b2:	68bb      	ldr	r3, [r7, #8]
 80046b4:	3301      	adds	r3, #1
 80046b6:	e009      	b.n	80046cc <HAL_I2C_Init+0xe8>
 80046b8:	68bb      	ldr	r3, [r7, #8]
 80046ba:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 80046be:	fb02 f303 	mul.w	r3, r2, r3
 80046c2:	4a69      	ldr	r2, [pc, #420]	@ (8004868 <HAL_I2C_Init+0x284>)
 80046c4:	fba2 2303 	umull	r2, r3, r2, r3
 80046c8:	099b      	lsrs	r3, r3, #6
 80046ca:	3301      	adds	r3, #1
 80046cc:	687a      	ldr	r2, [r7, #4]
 80046ce:	6812      	ldr	r2, [r2, #0]
 80046d0:	430b      	orrs	r3, r1
 80046d2:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	681b      	ldr	r3, [r3, #0]
 80046d8:	69db      	ldr	r3, [r3, #28]
 80046da:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 80046de:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	685b      	ldr	r3, [r3, #4]
 80046e6:	495c      	ldr	r1, [pc, #368]	@ (8004858 <HAL_I2C_Init+0x274>)
 80046e8:	428b      	cmp	r3, r1
 80046ea:	d819      	bhi.n	8004720 <HAL_I2C_Init+0x13c>
 80046ec:	68fb      	ldr	r3, [r7, #12]
 80046ee:	1e59      	subs	r1, r3, #1
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	685b      	ldr	r3, [r3, #4]
 80046f4:	005b      	lsls	r3, r3, #1
 80046f6:	fbb1 f3f3 	udiv	r3, r1, r3
 80046fa:	1c59      	adds	r1, r3, #1
 80046fc:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8004700:	400b      	ands	r3, r1
 8004702:	2b00      	cmp	r3, #0
 8004704:	d00a      	beq.n	800471c <HAL_I2C_Init+0x138>
 8004706:	68fb      	ldr	r3, [r7, #12]
 8004708:	1e59      	subs	r1, r3, #1
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	685b      	ldr	r3, [r3, #4]
 800470e:	005b      	lsls	r3, r3, #1
 8004710:	fbb1 f3f3 	udiv	r3, r1, r3
 8004714:	3301      	adds	r3, #1
 8004716:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800471a:	e051      	b.n	80047c0 <HAL_I2C_Init+0x1dc>
 800471c:	2304      	movs	r3, #4
 800471e:	e04f      	b.n	80047c0 <HAL_I2C_Init+0x1dc>
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	689b      	ldr	r3, [r3, #8]
 8004724:	2b00      	cmp	r3, #0
 8004726:	d111      	bne.n	800474c <HAL_I2C_Init+0x168>
 8004728:	68fb      	ldr	r3, [r7, #12]
 800472a:	1e58      	subs	r0, r3, #1
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	6859      	ldr	r1, [r3, #4]
 8004730:	460b      	mov	r3, r1
 8004732:	005b      	lsls	r3, r3, #1
 8004734:	440b      	add	r3, r1
 8004736:	fbb0 f3f3 	udiv	r3, r0, r3
 800473a:	3301      	adds	r3, #1
 800473c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004740:	2b00      	cmp	r3, #0
 8004742:	bf0c      	ite	eq
 8004744:	2301      	moveq	r3, #1
 8004746:	2300      	movne	r3, #0
 8004748:	b2db      	uxtb	r3, r3
 800474a:	e012      	b.n	8004772 <HAL_I2C_Init+0x18e>
 800474c:	68fb      	ldr	r3, [r7, #12]
 800474e:	1e58      	subs	r0, r3, #1
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	6859      	ldr	r1, [r3, #4]
 8004754:	460b      	mov	r3, r1
 8004756:	009b      	lsls	r3, r3, #2
 8004758:	440b      	add	r3, r1
 800475a:	0099      	lsls	r1, r3, #2
 800475c:	440b      	add	r3, r1
 800475e:	fbb0 f3f3 	udiv	r3, r0, r3
 8004762:	3301      	adds	r3, #1
 8004764:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004768:	2b00      	cmp	r3, #0
 800476a:	bf0c      	ite	eq
 800476c:	2301      	moveq	r3, #1
 800476e:	2300      	movne	r3, #0
 8004770:	b2db      	uxtb	r3, r3
 8004772:	2b00      	cmp	r3, #0
 8004774:	d001      	beq.n	800477a <HAL_I2C_Init+0x196>
 8004776:	2301      	movs	r3, #1
 8004778:	e022      	b.n	80047c0 <HAL_I2C_Init+0x1dc>
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	689b      	ldr	r3, [r3, #8]
 800477e:	2b00      	cmp	r3, #0
 8004780:	d10e      	bne.n	80047a0 <HAL_I2C_Init+0x1bc>
 8004782:	68fb      	ldr	r3, [r7, #12]
 8004784:	1e58      	subs	r0, r3, #1
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	6859      	ldr	r1, [r3, #4]
 800478a:	460b      	mov	r3, r1
 800478c:	005b      	lsls	r3, r3, #1
 800478e:	440b      	add	r3, r1
 8004790:	fbb0 f3f3 	udiv	r3, r0, r3
 8004794:	3301      	adds	r3, #1
 8004796:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800479a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800479e:	e00f      	b.n	80047c0 <HAL_I2C_Init+0x1dc>
 80047a0:	68fb      	ldr	r3, [r7, #12]
 80047a2:	1e58      	subs	r0, r3, #1
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	6859      	ldr	r1, [r3, #4]
 80047a8:	460b      	mov	r3, r1
 80047aa:	009b      	lsls	r3, r3, #2
 80047ac:	440b      	add	r3, r1
 80047ae:	0099      	lsls	r1, r3, #2
 80047b0:	440b      	add	r3, r1
 80047b2:	fbb0 f3f3 	udiv	r3, r0, r3
 80047b6:	3301      	adds	r3, #1
 80047b8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80047bc:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80047c0:	6879      	ldr	r1, [r7, #4]
 80047c2:	6809      	ldr	r1, [r1, #0]
 80047c4:	4313      	orrs	r3, r2
 80047c6:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	681b      	ldr	r3, [r3, #0]
 80047cc:	681b      	ldr	r3, [r3, #0]
 80047ce:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	69da      	ldr	r2, [r3, #28]
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	6a1b      	ldr	r3, [r3, #32]
 80047da:	431a      	orrs	r2, r3
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	681b      	ldr	r3, [r3, #0]
 80047e0:	430a      	orrs	r2, r1
 80047e2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	681b      	ldr	r3, [r3, #0]
 80047e8:	689b      	ldr	r3, [r3, #8]
 80047ea:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 80047ee:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80047f2:	687a      	ldr	r2, [r7, #4]
 80047f4:	6911      	ldr	r1, [r2, #16]
 80047f6:	687a      	ldr	r2, [r7, #4]
 80047f8:	68d2      	ldr	r2, [r2, #12]
 80047fa:	4311      	orrs	r1, r2
 80047fc:	687a      	ldr	r2, [r7, #4]
 80047fe:	6812      	ldr	r2, [r2, #0]
 8004800:	430b      	orrs	r3, r1
 8004802:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	681b      	ldr	r3, [r3, #0]
 8004808:	68db      	ldr	r3, [r3, #12]
 800480a:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	695a      	ldr	r2, [r3, #20]
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	699b      	ldr	r3, [r3, #24]
 8004816:	431a      	orrs	r2, r3
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	681b      	ldr	r3, [r3, #0]
 800481c:	430a      	orrs	r2, r1
 800481e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	681b      	ldr	r3, [r3, #0]
 8004824:	681a      	ldr	r2, [r3, #0]
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	681b      	ldr	r3, [r3, #0]
 800482a:	f042 0201 	orr.w	r2, r2, #1
 800482e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	2200      	movs	r2, #0
 8004834:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	2220      	movs	r2, #32
 800483a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	2200      	movs	r2, #0
 8004842:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	2200      	movs	r2, #0
 8004848:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 800484c:	2300      	movs	r3, #0
}
 800484e:	4618      	mov	r0, r3
 8004850:	3710      	adds	r7, #16
 8004852:	46bd      	mov	sp, r7
 8004854:	bd80      	pop	{r7, pc}
 8004856:	bf00      	nop
 8004858:	000186a0 	.word	0x000186a0
 800485c:	001e847f 	.word	0x001e847f
 8004860:	003d08ff 	.word	0x003d08ff
 8004864:	431bde83 	.word	0x431bde83
 8004868:	10624dd3 	.word	0x10624dd3

0800486c <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800486c:	b580      	push	{r7, lr}
 800486e:	b088      	sub	sp, #32
 8004870:	af02      	add	r7, sp, #8
 8004872:	60f8      	str	r0, [r7, #12]
 8004874:	607a      	str	r2, [r7, #4]
 8004876:	461a      	mov	r2, r3
 8004878:	460b      	mov	r3, r1
 800487a:	817b      	strh	r3, [r7, #10]
 800487c:	4613      	mov	r3, r2
 800487e:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004880:	f7ff f80a 	bl	8003898 <HAL_GetTick>
 8004884:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004886:	68fb      	ldr	r3, [r7, #12]
 8004888:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800488c:	b2db      	uxtb	r3, r3
 800488e:	2b20      	cmp	r3, #32
 8004890:	f040 80e0 	bne.w	8004a54 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004894:	697b      	ldr	r3, [r7, #20]
 8004896:	9300      	str	r3, [sp, #0]
 8004898:	2319      	movs	r3, #25
 800489a:	2201      	movs	r2, #1
 800489c:	4970      	ldr	r1, [pc, #448]	@ (8004a60 <HAL_I2C_Master_Transmit+0x1f4>)
 800489e:	68f8      	ldr	r0, [r7, #12]
 80048a0:	f000 fdf4 	bl	800548c <I2C_WaitOnFlagUntilTimeout>
 80048a4:	4603      	mov	r3, r0
 80048a6:	2b00      	cmp	r3, #0
 80048a8:	d001      	beq.n	80048ae <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 80048aa:	2302      	movs	r3, #2
 80048ac:	e0d3      	b.n	8004a56 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80048ae:	68fb      	ldr	r3, [r7, #12]
 80048b0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80048b4:	2b01      	cmp	r3, #1
 80048b6:	d101      	bne.n	80048bc <HAL_I2C_Master_Transmit+0x50>
 80048b8:	2302      	movs	r3, #2
 80048ba:	e0cc      	b.n	8004a56 <HAL_I2C_Master_Transmit+0x1ea>
 80048bc:	68fb      	ldr	r3, [r7, #12]
 80048be:	2201      	movs	r2, #1
 80048c0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80048c4:	68fb      	ldr	r3, [r7, #12]
 80048c6:	681b      	ldr	r3, [r3, #0]
 80048c8:	681b      	ldr	r3, [r3, #0]
 80048ca:	f003 0301 	and.w	r3, r3, #1
 80048ce:	2b01      	cmp	r3, #1
 80048d0:	d007      	beq.n	80048e2 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80048d2:	68fb      	ldr	r3, [r7, #12]
 80048d4:	681b      	ldr	r3, [r3, #0]
 80048d6:	681a      	ldr	r2, [r3, #0]
 80048d8:	68fb      	ldr	r3, [r7, #12]
 80048da:	681b      	ldr	r3, [r3, #0]
 80048dc:	f042 0201 	orr.w	r2, r2, #1
 80048e0:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80048e2:	68fb      	ldr	r3, [r7, #12]
 80048e4:	681b      	ldr	r3, [r3, #0]
 80048e6:	681a      	ldr	r2, [r3, #0]
 80048e8:	68fb      	ldr	r3, [r7, #12]
 80048ea:	681b      	ldr	r3, [r3, #0]
 80048ec:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80048f0:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 80048f2:	68fb      	ldr	r3, [r7, #12]
 80048f4:	2221      	movs	r2, #33	@ 0x21
 80048f6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80048fa:	68fb      	ldr	r3, [r7, #12]
 80048fc:	2210      	movs	r2, #16
 80048fe:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8004902:	68fb      	ldr	r3, [r7, #12]
 8004904:	2200      	movs	r2, #0
 8004906:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004908:	68fb      	ldr	r3, [r7, #12]
 800490a:	687a      	ldr	r2, [r7, #4]
 800490c:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 800490e:	68fb      	ldr	r3, [r7, #12]
 8004910:	893a      	ldrh	r2, [r7, #8]
 8004912:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004914:	68fb      	ldr	r3, [r7, #12]
 8004916:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004918:	b29a      	uxth	r2, r3
 800491a:	68fb      	ldr	r3, [r7, #12]
 800491c:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800491e:	68fb      	ldr	r3, [r7, #12]
 8004920:	4a50      	ldr	r2, [pc, #320]	@ (8004a64 <HAL_I2C_Master_Transmit+0x1f8>)
 8004922:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8004924:	8979      	ldrh	r1, [r7, #10]
 8004926:	697b      	ldr	r3, [r7, #20]
 8004928:	6a3a      	ldr	r2, [r7, #32]
 800492a:	68f8      	ldr	r0, [r7, #12]
 800492c:	f000 fbc8 	bl	80050c0 <I2C_MasterRequestWrite>
 8004930:	4603      	mov	r3, r0
 8004932:	2b00      	cmp	r3, #0
 8004934:	d001      	beq.n	800493a <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8004936:	2301      	movs	r3, #1
 8004938:	e08d      	b.n	8004a56 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800493a:	2300      	movs	r3, #0
 800493c:	613b      	str	r3, [r7, #16]
 800493e:	68fb      	ldr	r3, [r7, #12]
 8004940:	681b      	ldr	r3, [r3, #0]
 8004942:	695b      	ldr	r3, [r3, #20]
 8004944:	613b      	str	r3, [r7, #16]
 8004946:	68fb      	ldr	r3, [r7, #12]
 8004948:	681b      	ldr	r3, [r3, #0]
 800494a:	699b      	ldr	r3, [r3, #24]
 800494c:	613b      	str	r3, [r7, #16]
 800494e:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8004950:	e066      	b.n	8004a20 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004952:	697a      	ldr	r2, [r7, #20]
 8004954:	6a39      	ldr	r1, [r7, #32]
 8004956:	68f8      	ldr	r0, [r7, #12]
 8004958:	f000 feb2 	bl	80056c0 <I2C_WaitOnTXEFlagUntilTimeout>
 800495c:	4603      	mov	r3, r0
 800495e:	2b00      	cmp	r3, #0
 8004960:	d00d      	beq.n	800497e <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004962:	68fb      	ldr	r3, [r7, #12]
 8004964:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004966:	2b04      	cmp	r3, #4
 8004968:	d107      	bne.n	800497a <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800496a:	68fb      	ldr	r3, [r7, #12]
 800496c:	681b      	ldr	r3, [r3, #0]
 800496e:	681a      	ldr	r2, [r3, #0]
 8004970:	68fb      	ldr	r3, [r7, #12]
 8004972:	681b      	ldr	r3, [r3, #0]
 8004974:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004978:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800497a:	2301      	movs	r3, #1
 800497c:	e06b      	b.n	8004a56 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800497e:	68fb      	ldr	r3, [r7, #12]
 8004980:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004982:	781a      	ldrb	r2, [r3, #0]
 8004984:	68fb      	ldr	r3, [r7, #12]
 8004986:	681b      	ldr	r3, [r3, #0]
 8004988:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800498a:	68fb      	ldr	r3, [r7, #12]
 800498c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800498e:	1c5a      	adds	r2, r3, #1
 8004990:	68fb      	ldr	r3, [r7, #12]
 8004992:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8004994:	68fb      	ldr	r3, [r7, #12]
 8004996:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004998:	b29b      	uxth	r3, r3
 800499a:	3b01      	subs	r3, #1
 800499c:	b29a      	uxth	r2, r3
 800499e:	68fb      	ldr	r3, [r7, #12]
 80049a0:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 80049a2:	68fb      	ldr	r3, [r7, #12]
 80049a4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80049a6:	3b01      	subs	r3, #1
 80049a8:	b29a      	uxth	r2, r3
 80049aa:	68fb      	ldr	r3, [r7, #12]
 80049ac:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80049ae:	68fb      	ldr	r3, [r7, #12]
 80049b0:	681b      	ldr	r3, [r3, #0]
 80049b2:	695b      	ldr	r3, [r3, #20]
 80049b4:	f003 0304 	and.w	r3, r3, #4
 80049b8:	2b04      	cmp	r3, #4
 80049ba:	d11b      	bne.n	80049f4 <HAL_I2C_Master_Transmit+0x188>
 80049bc:	68fb      	ldr	r3, [r7, #12]
 80049be:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80049c0:	2b00      	cmp	r3, #0
 80049c2:	d017      	beq.n	80049f4 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80049c4:	68fb      	ldr	r3, [r7, #12]
 80049c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80049c8:	781a      	ldrb	r2, [r3, #0]
 80049ca:	68fb      	ldr	r3, [r7, #12]
 80049cc:	681b      	ldr	r3, [r3, #0]
 80049ce:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80049d0:	68fb      	ldr	r3, [r7, #12]
 80049d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80049d4:	1c5a      	adds	r2, r3, #1
 80049d6:	68fb      	ldr	r3, [r7, #12]
 80049d8:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 80049da:	68fb      	ldr	r3, [r7, #12]
 80049dc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80049de:	b29b      	uxth	r3, r3
 80049e0:	3b01      	subs	r3, #1
 80049e2:	b29a      	uxth	r2, r3
 80049e4:	68fb      	ldr	r3, [r7, #12]
 80049e6:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 80049e8:	68fb      	ldr	r3, [r7, #12]
 80049ea:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80049ec:	3b01      	subs	r3, #1
 80049ee:	b29a      	uxth	r2, r3
 80049f0:	68fb      	ldr	r3, [r7, #12]
 80049f2:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80049f4:	697a      	ldr	r2, [r7, #20]
 80049f6:	6a39      	ldr	r1, [r7, #32]
 80049f8:	68f8      	ldr	r0, [r7, #12]
 80049fa:	f000 fea9 	bl	8005750 <I2C_WaitOnBTFFlagUntilTimeout>
 80049fe:	4603      	mov	r3, r0
 8004a00:	2b00      	cmp	r3, #0
 8004a02:	d00d      	beq.n	8004a20 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004a04:	68fb      	ldr	r3, [r7, #12]
 8004a06:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a08:	2b04      	cmp	r3, #4
 8004a0a:	d107      	bne.n	8004a1c <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004a0c:	68fb      	ldr	r3, [r7, #12]
 8004a0e:	681b      	ldr	r3, [r3, #0]
 8004a10:	681a      	ldr	r2, [r3, #0]
 8004a12:	68fb      	ldr	r3, [r7, #12]
 8004a14:	681b      	ldr	r3, [r3, #0]
 8004a16:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004a1a:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8004a1c:	2301      	movs	r3, #1
 8004a1e:	e01a      	b.n	8004a56 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8004a20:	68fb      	ldr	r3, [r7, #12]
 8004a22:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004a24:	2b00      	cmp	r3, #0
 8004a26:	d194      	bne.n	8004952 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004a28:	68fb      	ldr	r3, [r7, #12]
 8004a2a:	681b      	ldr	r3, [r3, #0]
 8004a2c:	681a      	ldr	r2, [r3, #0]
 8004a2e:	68fb      	ldr	r3, [r7, #12]
 8004a30:	681b      	ldr	r3, [r3, #0]
 8004a32:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004a36:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004a38:	68fb      	ldr	r3, [r7, #12]
 8004a3a:	2220      	movs	r2, #32
 8004a3c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004a40:	68fb      	ldr	r3, [r7, #12]
 8004a42:	2200      	movs	r2, #0
 8004a44:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004a48:	68fb      	ldr	r3, [r7, #12]
 8004a4a:	2200      	movs	r2, #0
 8004a4c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8004a50:	2300      	movs	r3, #0
 8004a52:	e000      	b.n	8004a56 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8004a54:	2302      	movs	r3, #2
  }
}
 8004a56:	4618      	mov	r0, r3
 8004a58:	3718      	adds	r7, #24
 8004a5a:	46bd      	mov	sp, r7
 8004a5c:	bd80      	pop	{r7, pc}
 8004a5e:	bf00      	nop
 8004a60:	00100002 	.word	0x00100002
 8004a64:	ffff0000 	.word	0xffff0000

08004a68 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004a68:	b580      	push	{r7, lr}
 8004a6a:	b08c      	sub	sp, #48	@ 0x30
 8004a6c:	af02      	add	r7, sp, #8
 8004a6e:	60f8      	str	r0, [r7, #12]
 8004a70:	607a      	str	r2, [r7, #4]
 8004a72:	461a      	mov	r2, r3
 8004a74:	460b      	mov	r3, r1
 8004a76:	817b      	strh	r3, [r7, #10]
 8004a78:	4613      	mov	r3, r2
 8004a7a:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004a7c:	f7fe ff0c 	bl	8003898 <HAL_GetTick>
 8004a80:	6278      	str	r0, [r7, #36]	@ 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004a82:	68fb      	ldr	r3, [r7, #12]
 8004a84:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004a88:	b2db      	uxtb	r3, r3
 8004a8a:	2b20      	cmp	r3, #32
 8004a8c:	f040 8217 	bne.w	8004ebe <HAL_I2C_Master_Receive+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004a90:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a92:	9300      	str	r3, [sp, #0]
 8004a94:	2319      	movs	r3, #25
 8004a96:	2201      	movs	r2, #1
 8004a98:	497c      	ldr	r1, [pc, #496]	@ (8004c8c <HAL_I2C_Master_Receive+0x224>)
 8004a9a:	68f8      	ldr	r0, [r7, #12]
 8004a9c:	f000 fcf6 	bl	800548c <I2C_WaitOnFlagUntilTimeout>
 8004aa0:	4603      	mov	r3, r0
 8004aa2:	2b00      	cmp	r3, #0
 8004aa4:	d001      	beq.n	8004aaa <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 8004aa6:	2302      	movs	r3, #2
 8004aa8:	e20a      	b.n	8004ec0 <HAL_I2C_Master_Receive+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004aaa:	68fb      	ldr	r3, [r7, #12]
 8004aac:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004ab0:	2b01      	cmp	r3, #1
 8004ab2:	d101      	bne.n	8004ab8 <HAL_I2C_Master_Receive+0x50>
 8004ab4:	2302      	movs	r3, #2
 8004ab6:	e203      	b.n	8004ec0 <HAL_I2C_Master_Receive+0x458>
 8004ab8:	68fb      	ldr	r3, [r7, #12]
 8004aba:	2201      	movs	r2, #1
 8004abc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004ac0:	68fb      	ldr	r3, [r7, #12]
 8004ac2:	681b      	ldr	r3, [r3, #0]
 8004ac4:	681b      	ldr	r3, [r3, #0]
 8004ac6:	f003 0301 	and.w	r3, r3, #1
 8004aca:	2b01      	cmp	r3, #1
 8004acc:	d007      	beq.n	8004ade <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004ace:	68fb      	ldr	r3, [r7, #12]
 8004ad0:	681b      	ldr	r3, [r3, #0]
 8004ad2:	681a      	ldr	r2, [r3, #0]
 8004ad4:	68fb      	ldr	r3, [r7, #12]
 8004ad6:	681b      	ldr	r3, [r3, #0]
 8004ad8:	f042 0201 	orr.w	r2, r2, #1
 8004adc:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004ade:	68fb      	ldr	r3, [r7, #12]
 8004ae0:	681b      	ldr	r3, [r3, #0]
 8004ae2:	681a      	ldr	r2, [r3, #0]
 8004ae4:	68fb      	ldr	r3, [r7, #12]
 8004ae6:	681b      	ldr	r3, [r3, #0]
 8004ae8:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004aec:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8004aee:	68fb      	ldr	r3, [r7, #12]
 8004af0:	2222      	movs	r2, #34	@ 0x22
 8004af2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8004af6:	68fb      	ldr	r3, [r7, #12]
 8004af8:	2210      	movs	r2, #16
 8004afa:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8004afe:	68fb      	ldr	r3, [r7, #12]
 8004b00:	2200      	movs	r2, #0
 8004b02:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004b04:	68fb      	ldr	r3, [r7, #12]
 8004b06:	687a      	ldr	r2, [r7, #4]
 8004b08:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8004b0a:	68fb      	ldr	r3, [r7, #12]
 8004b0c:	893a      	ldrh	r2, [r7, #8]
 8004b0e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004b10:	68fb      	ldr	r3, [r7, #12]
 8004b12:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004b14:	b29a      	uxth	r2, r3
 8004b16:	68fb      	ldr	r3, [r7, #12]
 8004b18:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004b1a:	68fb      	ldr	r3, [r7, #12]
 8004b1c:	4a5c      	ldr	r2, [pc, #368]	@ (8004c90 <HAL_I2C_Master_Receive+0x228>)
 8004b1e:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8004b20:	8979      	ldrh	r1, [r7, #10]
 8004b22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b24:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004b26:	68f8      	ldr	r0, [r7, #12]
 8004b28:	f000 fb4c 	bl	80051c4 <I2C_MasterRequestRead>
 8004b2c:	4603      	mov	r3, r0
 8004b2e:	2b00      	cmp	r3, #0
 8004b30:	d001      	beq.n	8004b36 <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 8004b32:	2301      	movs	r3, #1
 8004b34:	e1c4      	b.n	8004ec0 <HAL_I2C_Master_Receive+0x458>
    }

    if (hi2c->XferSize == 0U)
 8004b36:	68fb      	ldr	r3, [r7, #12]
 8004b38:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004b3a:	2b00      	cmp	r3, #0
 8004b3c:	d113      	bne.n	8004b66 <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004b3e:	2300      	movs	r3, #0
 8004b40:	623b      	str	r3, [r7, #32]
 8004b42:	68fb      	ldr	r3, [r7, #12]
 8004b44:	681b      	ldr	r3, [r3, #0]
 8004b46:	695b      	ldr	r3, [r3, #20]
 8004b48:	623b      	str	r3, [r7, #32]
 8004b4a:	68fb      	ldr	r3, [r7, #12]
 8004b4c:	681b      	ldr	r3, [r3, #0]
 8004b4e:	699b      	ldr	r3, [r3, #24]
 8004b50:	623b      	str	r3, [r7, #32]
 8004b52:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004b54:	68fb      	ldr	r3, [r7, #12]
 8004b56:	681b      	ldr	r3, [r3, #0]
 8004b58:	681a      	ldr	r2, [r3, #0]
 8004b5a:	68fb      	ldr	r3, [r7, #12]
 8004b5c:	681b      	ldr	r3, [r3, #0]
 8004b5e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004b62:	601a      	str	r2, [r3, #0]
 8004b64:	e198      	b.n	8004e98 <HAL_I2C_Master_Receive+0x430>
    }
    else if (hi2c->XferSize == 1U)
 8004b66:	68fb      	ldr	r3, [r7, #12]
 8004b68:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004b6a:	2b01      	cmp	r3, #1
 8004b6c:	d11b      	bne.n	8004ba6 <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004b6e:	68fb      	ldr	r3, [r7, #12]
 8004b70:	681b      	ldr	r3, [r3, #0]
 8004b72:	681a      	ldr	r2, [r3, #0]
 8004b74:	68fb      	ldr	r3, [r7, #12]
 8004b76:	681b      	ldr	r3, [r3, #0]
 8004b78:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004b7c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004b7e:	2300      	movs	r3, #0
 8004b80:	61fb      	str	r3, [r7, #28]
 8004b82:	68fb      	ldr	r3, [r7, #12]
 8004b84:	681b      	ldr	r3, [r3, #0]
 8004b86:	695b      	ldr	r3, [r3, #20]
 8004b88:	61fb      	str	r3, [r7, #28]
 8004b8a:	68fb      	ldr	r3, [r7, #12]
 8004b8c:	681b      	ldr	r3, [r3, #0]
 8004b8e:	699b      	ldr	r3, [r3, #24]
 8004b90:	61fb      	str	r3, [r7, #28]
 8004b92:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004b94:	68fb      	ldr	r3, [r7, #12]
 8004b96:	681b      	ldr	r3, [r3, #0]
 8004b98:	681a      	ldr	r2, [r3, #0]
 8004b9a:	68fb      	ldr	r3, [r7, #12]
 8004b9c:	681b      	ldr	r3, [r3, #0]
 8004b9e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004ba2:	601a      	str	r2, [r3, #0]
 8004ba4:	e178      	b.n	8004e98 <HAL_I2C_Master_Receive+0x430>
    }
    else if (hi2c->XferSize == 2U)
 8004ba6:	68fb      	ldr	r3, [r7, #12]
 8004ba8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004baa:	2b02      	cmp	r3, #2
 8004bac:	d11b      	bne.n	8004be6 <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004bae:	68fb      	ldr	r3, [r7, #12]
 8004bb0:	681b      	ldr	r3, [r3, #0]
 8004bb2:	681a      	ldr	r2, [r3, #0]
 8004bb4:	68fb      	ldr	r3, [r7, #12]
 8004bb6:	681b      	ldr	r3, [r3, #0]
 8004bb8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004bbc:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004bbe:	68fb      	ldr	r3, [r7, #12]
 8004bc0:	681b      	ldr	r3, [r3, #0]
 8004bc2:	681a      	ldr	r2, [r3, #0]
 8004bc4:	68fb      	ldr	r3, [r7, #12]
 8004bc6:	681b      	ldr	r3, [r3, #0]
 8004bc8:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004bcc:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004bce:	2300      	movs	r3, #0
 8004bd0:	61bb      	str	r3, [r7, #24]
 8004bd2:	68fb      	ldr	r3, [r7, #12]
 8004bd4:	681b      	ldr	r3, [r3, #0]
 8004bd6:	695b      	ldr	r3, [r3, #20]
 8004bd8:	61bb      	str	r3, [r7, #24]
 8004bda:	68fb      	ldr	r3, [r7, #12]
 8004bdc:	681b      	ldr	r3, [r3, #0]
 8004bde:	699b      	ldr	r3, [r3, #24]
 8004be0:	61bb      	str	r3, [r7, #24]
 8004be2:	69bb      	ldr	r3, [r7, #24]
 8004be4:	e158      	b.n	8004e98 <HAL_I2C_Master_Receive+0x430>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004be6:	68fb      	ldr	r3, [r7, #12]
 8004be8:	681b      	ldr	r3, [r3, #0]
 8004bea:	681a      	ldr	r2, [r3, #0]
 8004bec:	68fb      	ldr	r3, [r7, #12]
 8004bee:	681b      	ldr	r3, [r3, #0]
 8004bf0:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8004bf4:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004bf6:	2300      	movs	r3, #0
 8004bf8:	617b      	str	r3, [r7, #20]
 8004bfa:	68fb      	ldr	r3, [r7, #12]
 8004bfc:	681b      	ldr	r3, [r3, #0]
 8004bfe:	695b      	ldr	r3, [r3, #20]
 8004c00:	617b      	str	r3, [r7, #20]
 8004c02:	68fb      	ldr	r3, [r7, #12]
 8004c04:	681b      	ldr	r3, [r3, #0]
 8004c06:	699b      	ldr	r3, [r3, #24]
 8004c08:	617b      	str	r3, [r7, #20]
 8004c0a:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8004c0c:	e144      	b.n	8004e98 <HAL_I2C_Master_Receive+0x430>
    {
      if (hi2c->XferSize <= 3U)
 8004c0e:	68fb      	ldr	r3, [r7, #12]
 8004c10:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004c12:	2b03      	cmp	r3, #3
 8004c14:	f200 80f1 	bhi.w	8004dfa <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8004c18:	68fb      	ldr	r3, [r7, #12]
 8004c1a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004c1c:	2b01      	cmp	r3, #1
 8004c1e:	d123      	bne.n	8004c68 <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004c20:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004c22:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8004c24:	68f8      	ldr	r0, [r7, #12]
 8004c26:	f000 fddb 	bl	80057e0 <I2C_WaitOnRXNEFlagUntilTimeout>
 8004c2a:	4603      	mov	r3, r0
 8004c2c:	2b00      	cmp	r3, #0
 8004c2e:	d001      	beq.n	8004c34 <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 8004c30:	2301      	movs	r3, #1
 8004c32:	e145      	b.n	8004ec0 <HAL_I2C_Master_Receive+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004c34:	68fb      	ldr	r3, [r7, #12]
 8004c36:	681b      	ldr	r3, [r3, #0]
 8004c38:	691a      	ldr	r2, [r3, #16]
 8004c3a:	68fb      	ldr	r3, [r7, #12]
 8004c3c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004c3e:	b2d2      	uxtb	r2, r2
 8004c40:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004c42:	68fb      	ldr	r3, [r7, #12]
 8004c44:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004c46:	1c5a      	adds	r2, r3, #1
 8004c48:	68fb      	ldr	r3, [r7, #12]
 8004c4a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004c4c:	68fb      	ldr	r3, [r7, #12]
 8004c4e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004c50:	3b01      	subs	r3, #1
 8004c52:	b29a      	uxth	r2, r3
 8004c54:	68fb      	ldr	r3, [r7, #12]
 8004c56:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004c58:	68fb      	ldr	r3, [r7, #12]
 8004c5a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004c5c:	b29b      	uxth	r3, r3
 8004c5e:	3b01      	subs	r3, #1
 8004c60:	b29a      	uxth	r2, r3
 8004c62:	68fb      	ldr	r3, [r7, #12]
 8004c64:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8004c66:	e117      	b.n	8004e98 <HAL_I2C_Master_Receive+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8004c68:	68fb      	ldr	r3, [r7, #12]
 8004c6a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004c6c:	2b02      	cmp	r3, #2
 8004c6e:	d14e      	bne.n	8004d0e <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004c70:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c72:	9300      	str	r3, [sp, #0]
 8004c74:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004c76:	2200      	movs	r2, #0
 8004c78:	4906      	ldr	r1, [pc, #24]	@ (8004c94 <HAL_I2C_Master_Receive+0x22c>)
 8004c7a:	68f8      	ldr	r0, [r7, #12]
 8004c7c:	f000 fc06 	bl	800548c <I2C_WaitOnFlagUntilTimeout>
 8004c80:	4603      	mov	r3, r0
 8004c82:	2b00      	cmp	r3, #0
 8004c84:	d008      	beq.n	8004c98 <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 8004c86:	2301      	movs	r3, #1
 8004c88:	e11a      	b.n	8004ec0 <HAL_I2C_Master_Receive+0x458>
 8004c8a:	bf00      	nop
 8004c8c:	00100002 	.word	0x00100002
 8004c90:	ffff0000 	.word	0xffff0000
 8004c94:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004c98:	68fb      	ldr	r3, [r7, #12]
 8004c9a:	681b      	ldr	r3, [r3, #0]
 8004c9c:	681a      	ldr	r2, [r3, #0]
 8004c9e:	68fb      	ldr	r3, [r7, #12]
 8004ca0:	681b      	ldr	r3, [r3, #0]
 8004ca2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004ca6:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004ca8:	68fb      	ldr	r3, [r7, #12]
 8004caa:	681b      	ldr	r3, [r3, #0]
 8004cac:	691a      	ldr	r2, [r3, #16]
 8004cae:	68fb      	ldr	r3, [r7, #12]
 8004cb0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004cb2:	b2d2      	uxtb	r2, r2
 8004cb4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004cb6:	68fb      	ldr	r3, [r7, #12]
 8004cb8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004cba:	1c5a      	adds	r2, r3, #1
 8004cbc:	68fb      	ldr	r3, [r7, #12]
 8004cbe:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004cc0:	68fb      	ldr	r3, [r7, #12]
 8004cc2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004cc4:	3b01      	subs	r3, #1
 8004cc6:	b29a      	uxth	r2, r3
 8004cc8:	68fb      	ldr	r3, [r7, #12]
 8004cca:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004ccc:	68fb      	ldr	r3, [r7, #12]
 8004cce:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004cd0:	b29b      	uxth	r3, r3
 8004cd2:	3b01      	subs	r3, #1
 8004cd4:	b29a      	uxth	r2, r3
 8004cd6:	68fb      	ldr	r3, [r7, #12]
 8004cd8:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004cda:	68fb      	ldr	r3, [r7, #12]
 8004cdc:	681b      	ldr	r3, [r3, #0]
 8004cde:	691a      	ldr	r2, [r3, #16]
 8004ce0:	68fb      	ldr	r3, [r7, #12]
 8004ce2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ce4:	b2d2      	uxtb	r2, r2
 8004ce6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004ce8:	68fb      	ldr	r3, [r7, #12]
 8004cea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004cec:	1c5a      	adds	r2, r3, #1
 8004cee:	68fb      	ldr	r3, [r7, #12]
 8004cf0:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004cf2:	68fb      	ldr	r3, [r7, #12]
 8004cf4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004cf6:	3b01      	subs	r3, #1
 8004cf8:	b29a      	uxth	r2, r3
 8004cfa:	68fb      	ldr	r3, [r7, #12]
 8004cfc:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004cfe:	68fb      	ldr	r3, [r7, #12]
 8004d00:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004d02:	b29b      	uxth	r3, r3
 8004d04:	3b01      	subs	r3, #1
 8004d06:	b29a      	uxth	r2, r3
 8004d08:	68fb      	ldr	r3, [r7, #12]
 8004d0a:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8004d0c:	e0c4      	b.n	8004e98 <HAL_I2C_Master_Receive+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004d0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d10:	9300      	str	r3, [sp, #0]
 8004d12:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004d14:	2200      	movs	r2, #0
 8004d16:	496c      	ldr	r1, [pc, #432]	@ (8004ec8 <HAL_I2C_Master_Receive+0x460>)
 8004d18:	68f8      	ldr	r0, [r7, #12]
 8004d1a:	f000 fbb7 	bl	800548c <I2C_WaitOnFlagUntilTimeout>
 8004d1e:	4603      	mov	r3, r0
 8004d20:	2b00      	cmp	r3, #0
 8004d22:	d001      	beq.n	8004d28 <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 8004d24:	2301      	movs	r3, #1
 8004d26:	e0cb      	b.n	8004ec0 <HAL_I2C_Master_Receive+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004d28:	68fb      	ldr	r3, [r7, #12]
 8004d2a:	681b      	ldr	r3, [r3, #0]
 8004d2c:	681a      	ldr	r2, [r3, #0]
 8004d2e:	68fb      	ldr	r3, [r7, #12]
 8004d30:	681b      	ldr	r3, [r3, #0]
 8004d32:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004d36:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004d38:	68fb      	ldr	r3, [r7, #12]
 8004d3a:	681b      	ldr	r3, [r3, #0]
 8004d3c:	691a      	ldr	r2, [r3, #16]
 8004d3e:	68fb      	ldr	r3, [r7, #12]
 8004d40:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d42:	b2d2      	uxtb	r2, r2
 8004d44:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004d46:	68fb      	ldr	r3, [r7, #12]
 8004d48:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d4a:	1c5a      	adds	r2, r3, #1
 8004d4c:	68fb      	ldr	r3, [r7, #12]
 8004d4e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004d50:	68fb      	ldr	r3, [r7, #12]
 8004d52:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004d54:	3b01      	subs	r3, #1
 8004d56:	b29a      	uxth	r2, r3
 8004d58:	68fb      	ldr	r3, [r7, #12]
 8004d5a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004d5c:	68fb      	ldr	r3, [r7, #12]
 8004d5e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004d60:	b29b      	uxth	r3, r3
 8004d62:	3b01      	subs	r3, #1
 8004d64:	b29a      	uxth	r2, r3
 8004d66:	68fb      	ldr	r3, [r7, #12]
 8004d68:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004d6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d6c:	9300      	str	r3, [sp, #0]
 8004d6e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004d70:	2200      	movs	r2, #0
 8004d72:	4955      	ldr	r1, [pc, #340]	@ (8004ec8 <HAL_I2C_Master_Receive+0x460>)
 8004d74:	68f8      	ldr	r0, [r7, #12]
 8004d76:	f000 fb89 	bl	800548c <I2C_WaitOnFlagUntilTimeout>
 8004d7a:	4603      	mov	r3, r0
 8004d7c:	2b00      	cmp	r3, #0
 8004d7e:	d001      	beq.n	8004d84 <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 8004d80:	2301      	movs	r3, #1
 8004d82:	e09d      	b.n	8004ec0 <HAL_I2C_Master_Receive+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004d84:	68fb      	ldr	r3, [r7, #12]
 8004d86:	681b      	ldr	r3, [r3, #0]
 8004d88:	681a      	ldr	r2, [r3, #0]
 8004d8a:	68fb      	ldr	r3, [r7, #12]
 8004d8c:	681b      	ldr	r3, [r3, #0]
 8004d8e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004d92:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004d94:	68fb      	ldr	r3, [r7, #12]
 8004d96:	681b      	ldr	r3, [r3, #0]
 8004d98:	691a      	ldr	r2, [r3, #16]
 8004d9a:	68fb      	ldr	r3, [r7, #12]
 8004d9c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d9e:	b2d2      	uxtb	r2, r2
 8004da0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004da2:	68fb      	ldr	r3, [r7, #12]
 8004da4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004da6:	1c5a      	adds	r2, r3, #1
 8004da8:	68fb      	ldr	r3, [r7, #12]
 8004daa:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004dac:	68fb      	ldr	r3, [r7, #12]
 8004dae:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004db0:	3b01      	subs	r3, #1
 8004db2:	b29a      	uxth	r2, r3
 8004db4:	68fb      	ldr	r3, [r7, #12]
 8004db6:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004db8:	68fb      	ldr	r3, [r7, #12]
 8004dba:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004dbc:	b29b      	uxth	r3, r3
 8004dbe:	3b01      	subs	r3, #1
 8004dc0:	b29a      	uxth	r2, r3
 8004dc2:	68fb      	ldr	r3, [r7, #12]
 8004dc4:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004dc6:	68fb      	ldr	r3, [r7, #12]
 8004dc8:	681b      	ldr	r3, [r3, #0]
 8004dca:	691a      	ldr	r2, [r3, #16]
 8004dcc:	68fb      	ldr	r3, [r7, #12]
 8004dce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004dd0:	b2d2      	uxtb	r2, r2
 8004dd2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004dd4:	68fb      	ldr	r3, [r7, #12]
 8004dd6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004dd8:	1c5a      	adds	r2, r3, #1
 8004dda:	68fb      	ldr	r3, [r7, #12]
 8004ddc:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004dde:	68fb      	ldr	r3, [r7, #12]
 8004de0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004de2:	3b01      	subs	r3, #1
 8004de4:	b29a      	uxth	r2, r3
 8004de6:	68fb      	ldr	r3, [r7, #12]
 8004de8:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004dea:	68fb      	ldr	r3, [r7, #12]
 8004dec:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004dee:	b29b      	uxth	r3, r3
 8004df0:	3b01      	subs	r3, #1
 8004df2:	b29a      	uxth	r2, r3
 8004df4:	68fb      	ldr	r3, [r7, #12]
 8004df6:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8004df8:	e04e      	b.n	8004e98 <HAL_I2C_Master_Receive+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004dfa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004dfc:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8004dfe:	68f8      	ldr	r0, [r7, #12]
 8004e00:	f000 fcee 	bl	80057e0 <I2C_WaitOnRXNEFlagUntilTimeout>
 8004e04:	4603      	mov	r3, r0
 8004e06:	2b00      	cmp	r3, #0
 8004e08:	d001      	beq.n	8004e0e <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 8004e0a:	2301      	movs	r3, #1
 8004e0c:	e058      	b.n	8004ec0 <HAL_I2C_Master_Receive+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004e0e:	68fb      	ldr	r3, [r7, #12]
 8004e10:	681b      	ldr	r3, [r3, #0]
 8004e12:	691a      	ldr	r2, [r3, #16]
 8004e14:	68fb      	ldr	r3, [r7, #12]
 8004e16:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e18:	b2d2      	uxtb	r2, r2
 8004e1a:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004e1c:	68fb      	ldr	r3, [r7, #12]
 8004e1e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e20:	1c5a      	adds	r2, r3, #1
 8004e22:	68fb      	ldr	r3, [r7, #12]
 8004e24:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8004e26:	68fb      	ldr	r3, [r7, #12]
 8004e28:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004e2a:	3b01      	subs	r3, #1
 8004e2c:	b29a      	uxth	r2, r3
 8004e2e:	68fb      	ldr	r3, [r7, #12]
 8004e30:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8004e32:	68fb      	ldr	r3, [r7, #12]
 8004e34:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004e36:	b29b      	uxth	r3, r3
 8004e38:	3b01      	subs	r3, #1
 8004e3a:	b29a      	uxth	r2, r3
 8004e3c:	68fb      	ldr	r3, [r7, #12]
 8004e3e:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8004e40:	68fb      	ldr	r3, [r7, #12]
 8004e42:	681b      	ldr	r3, [r3, #0]
 8004e44:	695b      	ldr	r3, [r3, #20]
 8004e46:	f003 0304 	and.w	r3, r3, #4
 8004e4a:	2b04      	cmp	r3, #4
 8004e4c:	d124      	bne.n	8004e98 <HAL_I2C_Master_Receive+0x430>
        {

          if (hi2c->XferSize == 3U)
 8004e4e:	68fb      	ldr	r3, [r7, #12]
 8004e50:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004e52:	2b03      	cmp	r3, #3
 8004e54:	d107      	bne.n	8004e66 <HAL_I2C_Master_Receive+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004e56:	68fb      	ldr	r3, [r7, #12]
 8004e58:	681b      	ldr	r3, [r3, #0]
 8004e5a:	681a      	ldr	r2, [r3, #0]
 8004e5c:	68fb      	ldr	r3, [r7, #12]
 8004e5e:	681b      	ldr	r3, [r3, #0]
 8004e60:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004e64:	601a      	str	r2, [r3, #0]
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004e66:	68fb      	ldr	r3, [r7, #12]
 8004e68:	681b      	ldr	r3, [r3, #0]
 8004e6a:	691a      	ldr	r2, [r3, #16]
 8004e6c:	68fb      	ldr	r3, [r7, #12]
 8004e6e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e70:	b2d2      	uxtb	r2, r2
 8004e72:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004e74:	68fb      	ldr	r3, [r7, #12]
 8004e76:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e78:	1c5a      	adds	r2, r3, #1
 8004e7a:	68fb      	ldr	r3, [r7, #12]
 8004e7c:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004e7e:	68fb      	ldr	r3, [r7, #12]
 8004e80:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004e82:	3b01      	subs	r3, #1
 8004e84:	b29a      	uxth	r2, r3
 8004e86:	68fb      	ldr	r3, [r7, #12]
 8004e88:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004e8a:	68fb      	ldr	r3, [r7, #12]
 8004e8c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004e8e:	b29b      	uxth	r3, r3
 8004e90:	3b01      	subs	r3, #1
 8004e92:	b29a      	uxth	r2, r3
 8004e94:	68fb      	ldr	r3, [r7, #12]
 8004e96:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8004e98:	68fb      	ldr	r3, [r7, #12]
 8004e9a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004e9c:	2b00      	cmp	r3, #0
 8004e9e:	f47f aeb6 	bne.w	8004c0e <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8004ea2:	68fb      	ldr	r3, [r7, #12]
 8004ea4:	2220      	movs	r2, #32
 8004ea6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004eaa:	68fb      	ldr	r3, [r7, #12]
 8004eac:	2200      	movs	r2, #0
 8004eae:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004eb2:	68fb      	ldr	r3, [r7, #12]
 8004eb4:	2200      	movs	r2, #0
 8004eb6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8004eba:	2300      	movs	r3, #0
 8004ebc:	e000      	b.n	8004ec0 <HAL_I2C_Master_Receive+0x458>
  }
  else
  {
    return HAL_BUSY;
 8004ebe:	2302      	movs	r3, #2
  }
}
 8004ec0:	4618      	mov	r0, r3
 8004ec2:	3728      	adds	r7, #40	@ 0x28
 8004ec4:	46bd      	mov	sp, r7
 8004ec6:	bd80      	pop	{r7, pc}
 8004ec8:	00010004 	.word	0x00010004

08004ecc <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004ecc:	b580      	push	{r7, lr}
 8004ece:	b088      	sub	sp, #32
 8004ed0:	af02      	add	r7, sp, #8
 8004ed2:	60f8      	str	r0, [r7, #12]
 8004ed4:	4608      	mov	r0, r1
 8004ed6:	4611      	mov	r1, r2
 8004ed8:	461a      	mov	r2, r3
 8004eda:	4603      	mov	r3, r0
 8004edc:	817b      	strh	r3, [r7, #10]
 8004ede:	460b      	mov	r3, r1
 8004ee0:	813b      	strh	r3, [r7, #8]
 8004ee2:	4613      	mov	r3, r2
 8004ee4:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004ee6:	f7fe fcd7 	bl	8003898 <HAL_GetTick>
 8004eea:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004eec:	68fb      	ldr	r3, [r7, #12]
 8004eee:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004ef2:	b2db      	uxtb	r3, r3
 8004ef4:	2b20      	cmp	r3, #32
 8004ef6:	f040 80d9 	bne.w	80050ac <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004efa:	697b      	ldr	r3, [r7, #20]
 8004efc:	9300      	str	r3, [sp, #0]
 8004efe:	2319      	movs	r3, #25
 8004f00:	2201      	movs	r2, #1
 8004f02:	496d      	ldr	r1, [pc, #436]	@ (80050b8 <HAL_I2C_Mem_Write+0x1ec>)
 8004f04:	68f8      	ldr	r0, [r7, #12]
 8004f06:	f000 fac1 	bl	800548c <I2C_WaitOnFlagUntilTimeout>
 8004f0a:	4603      	mov	r3, r0
 8004f0c:	2b00      	cmp	r3, #0
 8004f0e:	d001      	beq.n	8004f14 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8004f10:	2302      	movs	r3, #2
 8004f12:	e0cc      	b.n	80050ae <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004f14:	68fb      	ldr	r3, [r7, #12]
 8004f16:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004f1a:	2b01      	cmp	r3, #1
 8004f1c:	d101      	bne.n	8004f22 <HAL_I2C_Mem_Write+0x56>
 8004f1e:	2302      	movs	r3, #2
 8004f20:	e0c5      	b.n	80050ae <HAL_I2C_Mem_Write+0x1e2>
 8004f22:	68fb      	ldr	r3, [r7, #12]
 8004f24:	2201      	movs	r2, #1
 8004f26:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004f2a:	68fb      	ldr	r3, [r7, #12]
 8004f2c:	681b      	ldr	r3, [r3, #0]
 8004f2e:	681b      	ldr	r3, [r3, #0]
 8004f30:	f003 0301 	and.w	r3, r3, #1
 8004f34:	2b01      	cmp	r3, #1
 8004f36:	d007      	beq.n	8004f48 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004f38:	68fb      	ldr	r3, [r7, #12]
 8004f3a:	681b      	ldr	r3, [r3, #0]
 8004f3c:	681a      	ldr	r2, [r3, #0]
 8004f3e:	68fb      	ldr	r3, [r7, #12]
 8004f40:	681b      	ldr	r3, [r3, #0]
 8004f42:	f042 0201 	orr.w	r2, r2, #1
 8004f46:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004f48:	68fb      	ldr	r3, [r7, #12]
 8004f4a:	681b      	ldr	r3, [r3, #0]
 8004f4c:	681a      	ldr	r2, [r3, #0]
 8004f4e:	68fb      	ldr	r3, [r7, #12]
 8004f50:	681b      	ldr	r3, [r3, #0]
 8004f52:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004f56:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8004f58:	68fb      	ldr	r3, [r7, #12]
 8004f5a:	2221      	movs	r2, #33	@ 0x21
 8004f5c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8004f60:	68fb      	ldr	r3, [r7, #12]
 8004f62:	2240      	movs	r2, #64	@ 0x40
 8004f64:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004f68:	68fb      	ldr	r3, [r7, #12]
 8004f6a:	2200      	movs	r2, #0
 8004f6c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004f6e:	68fb      	ldr	r3, [r7, #12]
 8004f70:	6a3a      	ldr	r2, [r7, #32]
 8004f72:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8004f74:	68fb      	ldr	r3, [r7, #12]
 8004f76:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8004f78:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004f7a:	68fb      	ldr	r3, [r7, #12]
 8004f7c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004f7e:	b29a      	uxth	r2, r3
 8004f80:	68fb      	ldr	r3, [r7, #12]
 8004f82:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004f84:	68fb      	ldr	r3, [r7, #12]
 8004f86:	4a4d      	ldr	r2, [pc, #308]	@ (80050bc <HAL_I2C_Mem_Write+0x1f0>)
 8004f88:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8004f8a:	88f8      	ldrh	r0, [r7, #6]
 8004f8c:	893a      	ldrh	r2, [r7, #8]
 8004f8e:	8979      	ldrh	r1, [r7, #10]
 8004f90:	697b      	ldr	r3, [r7, #20]
 8004f92:	9301      	str	r3, [sp, #4]
 8004f94:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004f96:	9300      	str	r3, [sp, #0]
 8004f98:	4603      	mov	r3, r0
 8004f9a:	68f8      	ldr	r0, [r7, #12]
 8004f9c:	f000 f9e0 	bl	8005360 <I2C_RequestMemoryWrite>
 8004fa0:	4603      	mov	r3, r0
 8004fa2:	2b00      	cmp	r3, #0
 8004fa4:	d052      	beq.n	800504c <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8004fa6:	2301      	movs	r3, #1
 8004fa8:	e081      	b.n	80050ae <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004faa:	697a      	ldr	r2, [r7, #20]
 8004fac:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004fae:	68f8      	ldr	r0, [r7, #12]
 8004fb0:	f000 fb86 	bl	80056c0 <I2C_WaitOnTXEFlagUntilTimeout>
 8004fb4:	4603      	mov	r3, r0
 8004fb6:	2b00      	cmp	r3, #0
 8004fb8:	d00d      	beq.n	8004fd6 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004fba:	68fb      	ldr	r3, [r7, #12]
 8004fbc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004fbe:	2b04      	cmp	r3, #4
 8004fc0:	d107      	bne.n	8004fd2 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004fc2:	68fb      	ldr	r3, [r7, #12]
 8004fc4:	681b      	ldr	r3, [r3, #0]
 8004fc6:	681a      	ldr	r2, [r3, #0]
 8004fc8:	68fb      	ldr	r3, [r7, #12]
 8004fca:	681b      	ldr	r3, [r3, #0]
 8004fcc:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004fd0:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8004fd2:	2301      	movs	r3, #1
 8004fd4:	e06b      	b.n	80050ae <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004fd6:	68fb      	ldr	r3, [r7, #12]
 8004fd8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004fda:	781a      	ldrb	r2, [r3, #0]
 8004fdc:	68fb      	ldr	r3, [r7, #12]
 8004fde:	681b      	ldr	r3, [r3, #0]
 8004fe0:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004fe2:	68fb      	ldr	r3, [r7, #12]
 8004fe4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004fe6:	1c5a      	adds	r2, r3, #1
 8004fe8:	68fb      	ldr	r3, [r7, #12]
 8004fea:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 8004fec:	68fb      	ldr	r3, [r7, #12]
 8004fee:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004ff0:	3b01      	subs	r3, #1
 8004ff2:	b29a      	uxth	r2, r3
 8004ff4:	68fb      	ldr	r3, [r7, #12]
 8004ff6:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8004ff8:	68fb      	ldr	r3, [r7, #12]
 8004ffa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004ffc:	b29b      	uxth	r3, r3
 8004ffe:	3b01      	subs	r3, #1
 8005000:	b29a      	uxth	r2, r3
 8005002:	68fb      	ldr	r3, [r7, #12]
 8005004:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8005006:	68fb      	ldr	r3, [r7, #12]
 8005008:	681b      	ldr	r3, [r3, #0]
 800500a:	695b      	ldr	r3, [r3, #20]
 800500c:	f003 0304 	and.w	r3, r3, #4
 8005010:	2b04      	cmp	r3, #4
 8005012:	d11b      	bne.n	800504c <HAL_I2C_Mem_Write+0x180>
 8005014:	68fb      	ldr	r3, [r7, #12]
 8005016:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005018:	2b00      	cmp	r3, #0
 800501a:	d017      	beq.n	800504c <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 800501c:	68fb      	ldr	r3, [r7, #12]
 800501e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005020:	781a      	ldrb	r2, [r3, #0]
 8005022:	68fb      	ldr	r3, [r7, #12]
 8005024:	681b      	ldr	r3, [r3, #0]
 8005026:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8005028:	68fb      	ldr	r3, [r7, #12]
 800502a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800502c:	1c5a      	adds	r2, r3, #1
 800502e:	68fb      	ldr	r3, [r7, #12]
 8005030:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8005032:	68fb      	ldr	r3, [r7, #12]
 8005034:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005036:	3b01      	subs	r3, #1
 8005038:	b29a      	uxth	r2, r3
 800503a:	68fb      	ldr	r3, [r7, #12]
 800503c:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 800503e:	68fb      	ldr	r3, [r7, #12]
 8005040:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005042:	b29b      	uxth	r3, r3
 8005044:	3b01      	subs	r3, #1
 8005046:	b29a      	uxth	r2, r3
 8005048:	68fb      	ldr	r3, [r7, #12]
 800504a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 800504c:	68fb      	ldr	r3, [r7, #12]
 800504e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005050:	2b00      	cmp	r3, #0
 8005052:	d1aa      	bne.n	8004faa <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005054:	697a      	ldr	r2, [r7, #20]
 8005056:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005058:	68f8      	ldr	r0, [r7, #12]
 800505a:	f000 fb79 	bl	8005750 <I2C_WaitOnBTFFlagUntilTimeout>
 800505e:	4603      	mov	r3, r0
 8005060:	2b00      	cmp	r3, #0
 8005062:	d00d      	beq.n	8005080 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005064:	68fb      	ldr	r3, [r7, #12]
 8005066:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005068:	2b04      	cmp	r3, #4
 800506a:	d107      	bne.n	800507c <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800506c:	68fb      	ldr	r3, [r7, #12]
 800506e:	681b      	ldr	r3, [r3, #0]
 8005070:	681a      	ldr	r2, [r3, #0]
 8005072:	68fb      	ldr	r3, [r7, #12]
 8005074:	681b      	ldr	r3, [r3, #0]
 8005076:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800507a:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800507c:	2301      	movs	r3, #1
 800507e:	e016      	b.n	80050ae <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005080:	68fb      	ldr	r3, [r7, #12]
 8005082:	681b      	ldr	r3, [r3, #0]
 8005084:	681a      	ldr	r2, [r3, #0]
 8005086:	68fb      	ldr	r3, [r7, #12]
 8005088:	681b      	ldr	r3, [r3, #0]
 800508a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800508e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005090:	68fb      	ldr	r3, [r7, #12]
 8005092:	2220      	movs	r2, #32
 8005094:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005098:	68fb      	ldr	r3, [r7, #12]
 800509a:	2200      	movs	r2, #0
 800509c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80050a0:	68fb      	ldr	r3, [r7, #12]
 80050a2:	2200      	movs	r2, #0
 80050a4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 80050a8:	2300      	movs	r3, #0
 80050aa:	e000      	b.n	80050ae <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 80050ac:	2302      	movs	r3, #2
  }
}
 80050ae:	4618      	mov	r0, r3
 80050b0:	3718      	adds	r7, #24
 80050b2:	46bd      	mov	sp, r7
 80050b4:	bd80      	pop	{r7, pc}
 80050b6:	bf00      	nop
 80050b8:	00100002 	.word	0x00100002
 80050bc:	ffff0000 	.word	0xffff0000

080050c0 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80050c0:	b580      	push	{r7, lr}
 80050c2:	b088      	sub	sp, #32
 80050c4:	af02      	add	r7, sp, #8
 80050c6:	60f8      	str	r0, [r7, #12]
 80050c8:	607a      	str	r2, [r7, #4]
 80050ca:	603b      	str	r3, [r7, #0]
 80050cc:	460b      	mov	r3, r1
 80050ce:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80050d0:	68fb      	ldr	r3, [r7, #12]
 80050d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80050d4:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80050d6:	697b      	ldr	r3, [r7, #20]
 80050d8:	2b08      	cmp	r3, #8
 80050da:	d006      	beq.n	80050ea <I2C_MasterRequestWrite+0x2a>
 80050dc:	697b      	ldr	r3, [r7, #20]
 80050de:	2b01      	cmp	r3, #1
 80050e0:	d003      	beq.n	80050ea <I2C_MasterRequestWrite+0x2a>
 80050e2:	697b      	ldr	r3, [r7, #20]
 80050e4:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80050e8:	d108      	bne.n	80050fc <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80050ea:	68fb      	ldr	r3, [r7, #12]
 80050ec:	681b      	ldr	r3, [r3, #0]
 80050ee:	681a      	ldr	r2, [r3, #0]
 80050f0:	68fb      	ldr	r3, [r7, #12]
 80050f2:	681b      	ldr	r3, [r3, #0]
 80050f4:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80050f8:	601a      	str	r2, [r3, #0]
 80050fa:	e00b      	b.n	8005114 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 80050fc:	68fb      	ldr	r3, [r7, #12]
 80050fe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005100:	2b12      	cmp	r3, #18
 8005102:	d107      	bne.n	8005114 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005104:	68fb      	ldr	r3, [r7, #12]
 8005106:	681b      	ldr	r3, [r3, #0]
 8005108:	681a      	ldr	r2, [r3, #0]
 800510a:	68fb      	ldr	r3, [r7, #12]
 800510c:	681b      	ldr	r3, [r3, #0]
 800510e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005112:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005114:	683b      	ldr	r3, [r7, #0]
 8005116:	9300      	str	r3, [sp, #0]
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	2200      	movs	r2, #0
 800511c:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8005120:	68f8      	ldr	r0, [r7, #12]
 8005122:	f000 f9b3 	bl	800548c <I2C_WaitOnFlagUntilTimeout>
 8005126:	4603      	mov	r3, r0
 8005128:	2b00      	cmp	r3, #0
 800512a:	d00d      	beq.n	8005148 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800512c:	68fb      	ldr	r3, [r7, #12]
 800512e:	681b      	ldr	r3, [r3, #0]
 8005130:	681b      	ldr	r3, [r3, #0]
 8005132:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005136:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800513a:	d103      	bne.n	8005144 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800513c:	68fb      	ldr	r3, [r7, #12]
 800513e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005142:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8005144:	2303      	movs	r3, #3
 8005146:	e035      	b.n	80051b4 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8005148:	68fb      	ldr	r3, [r7, #12]
 800514a:	691b      	ldr	r3, [r3, #16]
 800514c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005150:	d108      	bne.n	8005164 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8005152:	897b      	ldrh	r3, [r7, #10]
 8005154:	b2db      	uxtb	r3, r3
 8005156:	461a      	mov	r2, r3
 8005158:	68fb      	ldr	r3, [r7, #12]
 800515a:	681b      	ldr	r3, [r3, #0]
 800515c:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8005160:	611a      	str	r2, [r3, #16]
 8005162:	e01b      	b.n	800519c <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8005164:	897b      	ldrh	r3, [r7, #10]
 8005166:	11db      	asrs	r3, r3, #7
 8005168:	b2db      	uxtb	r3, r3
 800516a:	f003 0306 	and.w	r3, r3, #6
 800516e:	b2db      	uxtb	r3, r3
 8005170:	f063 030f 	orn	r3, r3, #15
 8005174:	b2da      	uxtb	r2, r3
 8005176:	68fb      	ldr	r3, [r7, #12]
 8005178:	681b      	ldr	r3, [r3, #0]
 800517a:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 800517c:	683b      	ldr	r3, [r7, #0]
 800517e:	687a      	ldr	r2, [r7, #4]
 8005180:	490e      	ldr	r1, [pc, #56]	@ (80051bc <I2C_MasterRequestWrite+0xfc>)
 8005182:	68f8      	ldr	r0, [r7, #12]
 8005184:	f000 f9fc 	bl	8005580 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005188:	4603      	mov	r3, r0
 800518a:	2b00      	cmp	r3, #0
 800518c:	d001      	beq.n	8005192 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 800518e:	2301      	movs	r3, #1
 8005190:	e010      	b.n	80051b4 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8005192:	897b      	ldrh	r3, [r7, #10]
 8005194:	b2da      	uxtb	r2, r3
 8005196:	68fb      	ldr	r3, [r7, #12]
 8005198:	681b      	ldr	r3, [r3, #0]
 800519a:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800519c:	683b      	ldr	r3, [r7, #0]
 800519e:	687a      	ldr	r2, [r7, #4]
 80051a0:	4907      	ldr	r1, [pc, #28]	@ (80051c0 <I2C_MasterRequestWrite+0x100>)
 80051a2:	68f8      	ldr	r0, [r7, #12]
 80051a4:	f000 f9ec 	bl	8005580 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80051a8:	4603      	mov	r3, r0
 80051aa:	2b00      	cmp	r3, #0
 80051ac:	d001      	beq.n	80051b2 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 80051ae:	2301      	movs	r3, #1
 80051b0:	e000      	b.n	80051b4 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 80051b2:	2300      	movs	r3, #0
}
 80051b4:	4618      	mov	r0, r3
 80051b6:	3718      	adds	r7, #24
 80051b8:	46bd      	mov	sp, r7
 80051ba:	bd80      	pop	{r7, pc}
 80051bc:	00010008 	.word	0x00010008
 80051c0:	00010002 	.word	0x00010002

080051c4 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80051c4:	b580      	push	{r7, lr}
 80051c6:	b088      	sub	sp, #32
 80051c8:	af02      	add	r7, sp, #8
 80051ca:	60f8      	str	r0, [r7, #12]
 80051cc:	607a      	str	r2, [r7, #4]
 80051ce:	603b      	str	r3, [r7, #0]
 80051d0:	460b      	mov	r3, r1
 80051d2:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80051d4:	68fb      	ldr	r3, [r7, #12]
 80051d6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80051d8:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80051da:	68fb      	ldr	r3, [r7, #12]
 80051dc:	681b      	ldr	r3, [r3, #0]
 80051de:	681a      	ldr	r2, [r3, #0]
 80051e0:	68fb      	ldr	r3, [r7, #12]
 80051e2:	681b      	ldr	r3, [r3, #0]
 80051e4:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80051e8:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80051ea:	697b      	ldr	r3, [r7, #20]
 80051ec:	2b08      	cmp	r3, #8
 80051ee:	d006      	beq.n	80051fe <I2C_MasterRequestRead+0x3a>
 80051f0:	697b      	ldr	r3, [r7, #20]
 80051f2:	2b01      	cmp	r3, #1
 80051f4:	d003      	beq.n	80051fe <I2C_MasterRequestRead+0x3a>
 80051f6:	697b      	ldr	r3, [r7, #20]
 80051f8:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80051fc:	d108      	bne.n	8005210 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80051fe:	68fb      	ldr	r3, [r7, #12]
 8005200:	681b      	ldr	r3, [r3, #0]
 8005202:	681a      	ldr	r2, [r3, #0]
 8005204:	68fb      	ldr	r3, [r7, #12]
 8005206:	681b      	ldr	r3, [r3, #0]
 8005208:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800520c:	601a      	str	r2, [r3, #0]
 800520e:	e00b      	b.n	8005228 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 8005210:	68fb      	ldr	r3, [r7, #12]
 8005212:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005214:	2b11      	cmp	r3, #17
 8005216:	d107      	bne.n	8005228 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005218:	68fb      	ldr	r3, [r7, #12]
 800521a:	681b      	ldr	r3, [r3, #0]
 800521c:	681a      	ldr	r2, [r3, #0]
 800521e:	68fb      	ldr	r3, [r7, #12]
 8005220:	681b      	ldr	r3, [r3, #0]
 8005222:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005226:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005228:	683b      	ldr	r3, [r7, #0]
 800522a:	9300      	str	r3, [sp, #0]
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	2200      	movs	r2, #0
 8005230:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8005234:	68f8      	ldr	r0, [r7, #12]
 8005236:	f000 f929 	bl	800548c <I2C_WaitOnFlagUntilTimeout>
 800523a:	4603      	mov	r3, r0
 800523c:	2b00      	cmp	r3, #0
 800523e:	d00d      	beq.n	800525c <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005240:	68fb      	ldr	r3, [r7, #12]
 8005242:	681b      	ldr	r3, [r3, #0]
 8005244:	681b      	ldr	r3, [r3, #0]
 8005246:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800524a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800524e:	d103      	bne.n	8005258 <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005250:	68fb      	ldr	r3, [r7, #12]
 8005252:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005256:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8005258:	2303      	movs	r3, #3
 800525a:	e079      	b.n	8005350 <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800525c:	68fb      	ldr	r3, [r7, #12]
 800525e:	691b      	ldr	r3, [r3, #16]
 8005260:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005264:	d108      	bne.n	8005278 <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8005266:	897b      	ldrh	r3, [r7, #10]
 8005268:	b2db      	uxtb	r3, r3
 800526a:	f043 0301 	orr.w	r3, r3, #1
 800526e:	b2da      	uxtb	r2, r3
 8005270:	68fb      	ldr	r3, [r7, #12]
 8005272:	681b      	ldr	r3, [r3, #0]
 8005274:	611a      	str	r2, [r3, #16]
 8005276:	e05f      	b.n	8005338 <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8005278:	897b      	ldrh	r3, [r7, #10]
 800527a:	11db      	asrs	r3, r3, #7
 800527c:	b2db      	uxtb	r3, r3
 800527e:	f003 0306 	and.w	r3, r3, #6
 8005282:	b2db      	uxtb	r3, r3
 8005284:	f063 030f 	orn	r3, r3, #15
 8005288:	b2da      	uxtb	r2, r3
 800528a:	68fb      	ldr	r3, [r7, #12]
 800528c:	681b      	ldr	r3, [r3, #0]
 800528e:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8005290:	683b      	ldr	r3, [r7, #0]
 8005292:	687a      	ldr	r2, [r7, #4]
 8005294:	4930      	ldr	r1, [pc, #192]	@ (8005358 <I2C_MasterRequestRead+0x194>)
 8005296:	68f8      	ldr	r0, [r7, #12]
 8005298:	f000 f972 	bl	8005580 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800529c:	4603      	mov	r3, r0
 800529e:	2b00      	cmp	r3, #0
 80052a0:	d001      	beq.n	80052a6 <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 80052a2:	2301      	movs	r3, #1
 80052a4:	e054      	b.n	8005350 <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80052a6:	897b      	ldrh	r3, [r7, #10]
 80052a8:	b2da      	uxtb	r2, r3
 80052aa:	68fb      	ldr	r3, [r7, #12]
 80052ac:	681b      	ldr	r3, [r3, #0]
 80052ae:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80052b0:	683b      	ldr	r3, [r7, #0]
 80052b2:	687a      	ldr	r2, [r7, #4]
 80052b4:	4929      	ldr	r1, [pc, #164]	@ (800535c <I2C_MasterRequestRead+0x198>)
 80052b6:	68f8      	ldr	r0, [r7, #12]
 80052b8:	f000 f962 	bl	8005580 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80052bc:	4603      	mov	r3, r0
 80052be:	2b00      	cmp	r3, #0
 80052c0:	d001      	beq.n	80052c6 <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 80052c2:	2301      	movs	r3, #1
 80052c4:	e044      	b.n	8005350 <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80052c6:	2300      	movs	r3, #0
 80052c8:	613b      	str	r3, [r7, #16]
 80052ca:	68fb      	ldr	r3, [r7, #12]
 80052cc:	681b      	ldr	r3, [r3, #0]
 80052ce:	695b      	ldr	r3, [r3, #20]
 80052d0:	613b      	str	r3, [r7, #16]
 80052d2:	68fb      	ldr	r3, [r7, #12]
 80052d4:	681b      	ldr	r3, [r3, #0]
 80052d6:	699b      	ldr	r3, [r3, #24]
 80052d8:	613b      	str	r3, [r7, #16]
 80052da:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80052dc:	68fb      	ldr	r3, [r7, #12]
 80052de:	681b      	ldr	r3, [r3, #0]
 80052e0:	681a      	ldr	r2, [r3, #0]
 80052e2:	68fb      	ldr	r3, [r7, #12]
 80052e4:	681b      	ldr	r3, [r3, #0]
 80052e6:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80052ea:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80052ec:	683b      	ldr	r3, [r7, #0]
 80052ee:	9300      	str	r3, [sp, #0]
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	2200      	movs	r2, #0
 80052f4:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80052f8:	68f8      	ldr	r0, [r7, #12]
 80052fa:	f000 f8c7 	bl	800548c <I2C_WaitOnFlagUntilTimeout>
 80052fe:	4603      	mov	r3, r0
 8005300:	2b00      	cmp	r3, #0
 8005302:	d00d      	beq.n	8005320 <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005304:	68fb      	ldr	r3, [r7, #12]
 8005306:	681b      	ldr	r3, [r3, #0]
 8005308:	681b      	ldr	r3, [r3, #0]
 800530a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800530e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005312:	d103      	bne.n	800531c <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005314:	68fb      	ldr	r3, [r7, #12]
 8005316:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800531a:	641a      	str	r2, [r3, #64]	@ 0x40
      }
      return HAL_TIMEOUT;
 800531c:	2303      	movs	r3, #3
 800531e:	e017      	b.n	8005350 <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8005320:	897b      	ldrh	r3, [r7, #10]
 8005322:	11db      	asrs	r3, r3, #7
 8005324:	b2db      	uxtb	r3, r3
 8005326:	f003 0306 	and.w	r3, r3, #6
 800532a:	b2db      	uxtb	r3, r3
 800532c:	f063 030e 	orn	r3, r3, #14
 8005330:	b2da      	uxtb	r2, r3
 8005332:	68fb      	ldr	r3, [r7, #12]
 8005334:	681b      	ldr	r3, [r3, #0]
 8005336:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005338:	683b      	ldr	r3, [r7, #0]
 800533a:	687a      	ldr	r2, [r7, #4]
 800533c:	4907      	ldr	r1, [pc, #28]	@ (800535c <I2C_MasterRequestRead+0x198>)
 800533e:	68f8      	ldr	r0, [r7, #12]
 8005340:	f000 f91e 	bl	8005580 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005344:	4603      	mov	r3, r0
 8005346:	2b00      	cmp	r3, #0
 8005348:	d001      	beq.n	800534e <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 800534a:	2301      	movs	r3, #1
 800534c:	e000      	b.n	8005350 <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 800534e:	2300      	movs	r3, #0
}
 8005350:	4618      	mov	r0, r3
 8005352:	3718      	adds	r7, #24
 8005354:	46bd      	mov	sp, r7
 8005356:	bd80      	pop	{r7, pc}
 8005358:	00010008 	.word	0x00010008
 800535c:	00010002 	.word	0x00010002

08005360 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8005360:	b580      	push	{r7, lr}
 8005362:	b088      	sub	sp, #32
 8005364:	af02      	add	r7, sp, #8
 8005366:	60f8      	str	r0, [r7, #12]
 8005368:	4608      	mov	r0, r1
 800536a:	4611      	mov	r1, r2
 800536c:	461a      	mov	r2, r3
 800536e:	4603      	mov	r3, r0
 8005370:	817b      	strh	r3, [r7, #10]
 8005372:	460b      	mov	r3, r1
 8005374:	813b      	strh	r3, [r7, #8]
 8005376:	4613      	mov	r3, r2
 8005378:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800537a:	68fb      	ldr	r3, [r7, #12]
 800537c:	681b      	ldr	r3, [r3, #0]
 800537e:	681a      	ldr	r2, [r3, #0]
 8005380:	68fb      	ldr	r3, [r7, #12]
 8005382:	681b      	ldr	r3, [r3, #0]
 8005384:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005388:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800538a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800538c:	9300      	str	r3, [sp, #0]
 800538e:	6a3b      	ldr	r3, [r7, #32]
 8005390:	2200      	movs	r2, #0
 8005392:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8005396:	68f8      	ldr	r0, [r7, #12]
 8005398:	f000 f878 	bl	800548c <I2C_WaitOnFlagUntilTimeout>
 800539c:	4603      	mov	r3, r0
 800539e:	2b00      	cmp	r3, #0
 80053a0:	d00d      	beq.n	80053be <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80053a2:	68fb      	ldr	r3, [r7, #12]
 80053a4:	681b      	ldr	r3, [r3, #0]
 80053a6:	681b      	ldr	r3, [r3, #0]
 80053a8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80053ac:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80053b0:	d103      	bne.n	80053ba <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80053b2:	68fb      	ldr	r3, [r7, #12]
 80053b4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80053b8:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80053ba:	2303      	movs	r3, #3
 80053bc:	e05f      	b.n	800547e <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80053be:	897b      	ldrh	r3, [r7, #10]
 80053c0:	b2db      	uxtb	r3, r3
 80053c2:	461a      	mov	r2, r3
 80053c4:	68fb      	ldr	r3, [r7, #12]
 80053c6:	681b      	ldr	r3, [r3, #0]
 80053c8:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80053cc:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80053ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80053d0:	6a3a      	ldr	r2, [r7, #32]
 80053d2:	492d      	ldr	r1, [pc, #180]	@ (8005488 <I2C_RequestMemoryWrite+0x128>)
 80053d4:	68f8      	ldr	r0, [r7, #12]
 80053d6:	f000 f8d3 	bl	8005580 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80053da:	4603      	mov	r3, r0
 80053dc:	2b00      	cmp	r3, #0
 80053de:	d001      	beq.n	80053e4 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 80053e0:	2301      	movs	r3, #1
 80053e2:	e04c      	b.n	800547e <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80053e4:	2300      	movs	r3, #0
 80053e6:	617b      	str	r3, [r7, #20]
 80053e8:	68fb      	ldr	r3, [r7, #12]
 80053ea:	681b      	ldr	r3, [r3, #0]
 80053ec:	695b      	ldr	r3, [r3, #20]
 80053ee:	617b      	str	r3, [r7, #20]
 80053f0:	68fb      	ldr	r3, [r7, #12]
 80053f2:	681b      	ldr	r3, [r3, #0]
 80053f4:	699b      	ldr	r3, [r3, #24]
 80053f6:	617b      	str	r3, [r7, #20]
 80053f8:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80053fa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80053fc:	6a39      	ldr	r1, [r7, #32]
 80053fe:	68f8      	ldr	r0, [r7, #12]
 8005400:	f000 f95e 	bl	80056c0 <I2C_WaitOnTXEFlagUntilTimeout>
 8005404:	4603      	mov	r3, r0
 8005406:	2b00      	cmp	r3, #0
 8005408:	d00d      	beq.n	8005426 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800540a:	68fb      	ldr	r3, [r7, #12]
 800540c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800540e:	2b04      	cmp	r3, #4
 8005410:	d107      	bne.n	8005422 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005412:	68fb      	ldr	r3, [r7, #12]
 8005414:	681b      	ldr	r3, [r3, #0]
 8005416:	681a      	ldr	r2, [r3, #0]
 8005418:	68fb      	ldr	r3, [r7, #12]
 800541a:	681b      	ldr	r3, [r3, #0]
 800541c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005420:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8005422:	2301      	movs	r3, #1
 8005424:	e02b      	b.n	800547e <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8005426:	88fb      	ldrh	r3, [r7, #6]
 8005428:	2b01      	cmp	r3, #1
 800542a:	d105      	bne.n	8005438 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800542c:	893b      	ldrh	r3, [r7, #8]
 800542e:	b2da      	uxtb	r2, r3
 8005430:	68fb      	ldr	r3, [r7, #12]
 8005432:	681b      	ldr	r3, [r3, #0]
 8005434:	611a      	str	r2, [r3, #16]
 8005436:	e021      	b.n	800547c <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8005438:	893b      	ldrh	r3, [r7, #8]
 800543a:	0a1b      	lsrs	r3, r3, #8
 800543c:	b29b      	uxth	r3, r3
 800543e:	b2da      	uxtb	r2, r3
 8005440:	68fb      	ldr	r3, [r7, #12]
 8005442:	681b      	ldr	r3, [r3, #0]
 8005444:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005446:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005448:	6a39      	ldr	r1, [r7, #32]
 800544a:	68f8      	ldr	r0, [r7, #12]
 800544c:	f000 f938 	bl	80056c0 <I2C_WaitOnTXEFlagUntilTimeout>
 8005450:	4603      	mov	r3, r0
 8005452:	2b00      	cmp	r3, #0
 8005454:	d00d      	beq.n	8005472 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005456:	68fb      	ldr	r3, [r7, #12]
 8005458:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800545a:	2b04      	cmp	r3, #4
 800545c:	d107      	bne.n	800546e <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800545e:	68fb      	ldr	r3, [r7, #12]
 8005460:	681b      	ldr	r3, [r3, #0]
 8005462:	681a      	ldr	r2, [r3, #0]
 8005464:	68fb      	ldr	r3, [r7, #12]
 8005466:	681b      	ldr	r3, [r3, #0]
 8005468:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800546c:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800546e:	2301      	movs	r3, #1
 8005470:	e005      	b.n	800547e <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005472:	893b      	ldrh	r3, [r7, #8]
 8005474:	b2da      	uxtb	r2, r3
 8005476:	68fb      	ldr	r3, [r7, #12]
 8005478:	681b      	ldr	r3, [r3, #0]
 800547a:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 800547c:	2300      	movs	r3, #0
}
 800547e:	4618      	mov	r0, r3
 8005480:	3718      	adds	r7, #24
 8005482:	46bd      	mov	sp, r7
 8005484:	bd80      	pop	{r7, pc}
 8005486:	bf00      	nop
 8005488:	00010002 	.word	0x00010002

0800548c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 800548c:	b580      	push	{r7, lr}
 800548e:	b084      	sub	sp, #16
 8005490:	af00      	add	r7, sp, #0
 8005492:	60f8      	str	r0, [r7, #12]
 8005494:	60b9      	str	r1, [r7, #8]
 8005496:	603b      	str	r3, [r7, #0]
 8005498:	4613      	mov	r3, r2
 800549a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800549c:	e048      	b.n	8005530 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800549e:	683b      	ldr	r3, [r7, #0]
 80054a0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80054a4:	d044      	beq.n	8005530 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80054a6:	f7fe f9f7 	bl	8003898 <HAL_GetTick>
 80054aa:	4602      	mov	r2, r0
 80054ac:	69bb      	ldr	r3, [r7, #24]
 80054ae:	1ad3      	subs	r3, r2, r3
 80054b0:	683a      	ldr	r2, [r7, #0]
 80054b2:	429a      	cmp	r2, r3
 80054b4:	d302      	bcc.n	80054bc <I2C_WaitOnFlagUntilTimeout+0x30>
 80054b6:	683b      	ldr	r3, [r7, #0]
 80054b8:	2b00      	cmp	r3, #0
 80054ba:	d139      	bne.n	8005530 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80054bc:	68bb      	ldr	r3, [r7, #8]
 80054be:	0c1b      	lsrs	r3, r3, #16
 80054c0:	b2db      	uxtb	r3, r3
 80054c2:	2b01      	cmp	r3, #1
 80054c4:	d10d      	bne.n	80054e2 <I2C_WaitOnFlagUntilTimeout+0x56>
 80054c6:	68fb      	ldr	r3, [r7, #12]
 80054c8:	681b      	ldr	r3, [r3, #0]
 80054ca:	695b      	ldr	r3, [r3, #20]
 80054cc:	43da      	mvns	r2, r3
 80054ce:	68bb      	ldr	r3, [r7, #8]
 80054d0:	4013      	ands	r3, r2
 80054d2:	b29b      	uxth	r3, r3
 80054d4:	2b00      	cmp	r3, #0
 80054d6:	bf0c      	ite	eq
 80054d8:	2301      	moveq	r3, #1
 80054da:	2300      	movne	r3, #0
 80054dc:	b2db      	uxtb	r3, r3
 80054de:	461a      	mov	r2, r3
 80054e0:	e00c      	b.n	80054fc <I2C_WaitOnFlagUntilTimeout+0x70>
 80054e2:	68fb      	ldr	r3, [r7, #12]
 80054e4:	681b      	ldr	r3, [r3, #0]
 80054e6:	699b      	ldr	r3, [r3, #24]
 80054e8:	43da      	mvns	r2, r3
 80054ea:	68bb      	ldr	r3, [r7, #8]
 80054ec:	4013      	ands	r3, r2
 80054ee:	b29b      	uxth	r3, r3
 80054f0:	2b00      	cmp	r3, #0
 80054f2:	bf0c      	ite	eq
 80054f4:	2301      	moveq	r3, #1
 80054f6:	2300      	movne	r3, #0
 80054f8:	b2db      	uxtb	r3, r3
 80054fa:	461a      	mov	r2, r3
 80054fc:	79fb      	ldrb	r3, [r7, #7]
 80054fe:	429a      	cmp	r2, r3
 8005500:	d116      	bne.n	8005530 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8005502:	68fb      	ldr	r3, [r7, #12]
 8005504:	2200      	movs	r2, #0
 8005506:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8005508:	68fb      	ldr	r3, [r7, #12]
 800550a:	2220      	movs	r2, #32
 800550c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8005510:	68fb      	ldr	r3, [r7, #12]
 8005512:	2200      	movs	r2, #0
 8005514:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8005518:	68fb      	ldr	r3, [r7, #12]
 800551a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800551c:	f043 0220 	orr.w	r2, r3, #32
 8005520:	68fb      	ldr	r3, [r7, #12]
 8005522:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005524:	68fb      	ldr	r3, [r7, #12]
 8005526:	2200      	movs	r2, #0
 8005528:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800552c:	2301      	movs	r3, #1
 800552e:	e023      	b.n	8005578 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005530:	68bb      	ldr	r3, [r7, #8]
 8005532:	0c1b      	lsrs	r3, r3, #16
 8005534:	b2db      	uxtb	r3, r3
 8005536:	2b01      	cmp	r3, #1
 8005538:	d10d      	bne.n	8005556 <I2C_WaitOnFlagUntilTimeout+0xca>
 800553a:	68fb      	ldr	r3, [r7, #12]
 800553c:	681b      	ldr	r3, [r3, #0]
 800553e:	695b      	ldr	r3, [r3, #20]
 8005540:	43da      	mvns	r2, r3
 8005542:	68bb      	ldr	r3, [r7, #8]
 8005544:	4013      	ands	r3, r2
 8005546:	b29b      	uxth	r3, r3
 8005548:	2b00      	cmp	r3, #0
 800554a:	bf0c      	ite	eq
 800554c:	2301      	moveq	r3, #1
 800554e:	2300      	movne	r3, #0
 8005550:	b2db      	uxtb	r3, r3
 8005552:	461a      	mov	r2, r3
 8005554:	e00c      	b.n	8005570 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8005556:	68fb      	ldr	r3, [r7, #12]
 8005558:	681b      	ldr	r3, [r3, #0]
 800555a:	699b      	ldr	r3, [r3, #24]
 800555c:	43da      	mvns	r2, r3
 800555e:	68bb      	ldr	r3, [r7, #8]
 8005560:	4013      	ands	r3, r2
 8005562:	b29b      	uxth	r3, r3
 8005564:	2b00      	cmp	r3, #0
 8005566:	bf0c      	ite	eq
 8005568:	2301      	moveq	r3, #1
 800556a:	2300      	movne	r3, #0
 800556c:	b2db      	uxtb	r3, r3
 800556e:	461a      	mov	r2, r3
 8005570:	79fb      	ldrb	r3, [r7, #7]
 8005572:	429a      	cmp	r2, r3
 8005574:	d093      	beq.n	800549e <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005576:	2300      	movs	r3, #0
}
 8005578:	4618      	mov	r0, r3
 800557a:	3710      	adds	r7, #16
 800557c:	46bd      	mov	sp, r7
 800557e:	bd80      	pop	{r7, pc}

08005580 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8005580:	b580      	push	{r7, lr}
 8005582:	b084      	sub	sp, #16
 8005584:	af00      	add	r7, sp, #0
 8005586:	60f8      	str	r0, [r7, #12]
 8005588:	60b9      	str	r1, [r7, #8]
 800558a:	607a      	str	r2, [r7, #4]
 800558c:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800558e:	e071      	b.n	8005674 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005590:	68fb      	ldr	r3, [r7, #12]
 8005592:	681b      	ldr	r3, [r3, #0]
 8005594:	695b      	ldr	r3, [r3, #20]
 8005596:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800559a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800559e:	d123      	bne.n	80055e8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80055a0:	68fb      	ldr	r3, [r7, #12]
 80055a2:	681b      	ldr	r3, [r3, #0]
 80055a4:	681a      	ldr	r2, [r3, #0]
 80055a6:	68fb      	ldr	r3, [r7, #12]
 80055a8:	681b      	ldr	r3, [r3, #0]
 80055aa:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80055ae:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80055b0:	68fb      	ldr	r3, [r7, #12]
 80055b2:	681b      	ldr	r3, [r3, #0]
 80055b4:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80055b8:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80055ba:	68fb      	ldr	r3, [r7, #12]
 80055bc:	2200      	movs	r2, #0
 80055be:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80055c0:	68fb      	ldr	r3, [r7, #12]
 80055c2:	2220      	movs	r2, #32
 80055c4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80055c8:	68fb      	ldr	r3, [r7, #12]
 80055ca:	2200      	movs	r2, #0
 80055cc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80055d0:	68fb      	ldr	r3, [r7, #12]
 80055d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80055d4:	f043 0204 	orr.w	r2, r3, #4
 80055d8:	68fb      	ldr	r3, [r7, #12]
 80055da:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80055dc:	68fb      	ldr	r3, [r7, #12]
 80055de:	2200      	movs	r2, #0
 80055e0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 80055e4:	2301      	movs	r3, #1
 80055e6:	e067      	b.n	80056b8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	f1b3 3fff 	cmp.w	r3, #4294967295
 80055ee:	d041      	beq.n	8005674 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80055f0:	f7fe f952 	bl	8003898 <HAL_GetTick>
 80055f4:	4602      	mov	r2, r0
 80055f6:	683b      	ldr	r3, [r7, #0]
 80055f8:	1ad3      	subs	r3, r2, r3
 80055fa:	687a      	ldr	r2, [r7, #4]
 80055fc:	429a      	cmp	r2, r3
 80055fe:	d302      	bcc.n	8005606 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	2b00      	cmp	r3, #0
 8005604:	d136      	bne.n	8005674 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8005606:	68bb      	ldr	r3, [r7, #8]
 8005608:	0c1b      	lsrs	r3, r3, #16
 800560a:	b2db      	uxtb	r3, r3
 800560c:	2b01      	cmp	r3, #1
 800560e:	d10c      	bne.n	800562a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8005610:	68fb      	ldr	r3, [r7, #12]
 8005612:	681b      	ldr	r3, [r3, #0]
 8005614:	695b      	ldr	r3, [r3, #20]
 8005616:	43da      	mvns	r2, r3
 8005618:	68bb      	ldr	r3, [r7, #8]
 800561a:	4013      	ands	r3, r2
 800561c:	b29b      	uxth	r3, r3
 800561e:	2b00      	cmp	r3, #0
 8005620:	bf14      	ite	ne
 8005622:	2301      	movne	r3, #1
 8005624:	2300      	moveq	r3, #0
 8005626:	b2db      	uxtb	r3, r3
 8005628:	e00b      	b.n	8005642 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 800562a:	68fb      	ldr	r3, [r7, #12]
 800562c:	681b      	ldr	r3, [r3, #0]
 800562e:	699b      	ldr	r3, [r3, #24]
 8005630:	43da      	mvns	r2, r3
 8005632:	68bb      	ldr	r3, [r7, #8]
 8005634:	4013      	ands	r3, r2
 8005636:	b29b      	uxth	r3, r3
 8005638:	2b00      	cmp	r3, #0
 800563a:	bf14      	ite	ne
 800563c:	2301      	movne	r3, #1
 800563e:	2300      	moveq	r3, #0
 8005640:	b2db      	uxtb	r3, r3
 8005642:	2b00      	cmp	r3, #0
 8005644:	d016      	beq.n	8005674 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8005646:	68fb      	ldr	r3, [r7, #12]
 8005648:	2200      	movs	r2, #0
 800564a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 800564c:	68fb      	ldr	r3, [r7, #12]
 800564e:	2220      	movs	r2, #32
 8005650:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005654:	68fb      	ldr	r3, [r7, #12]
 8005656:	2200      	movs	r2, #0
 8005658:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800565c:	68fb      	ldr	r3, [r7, #12]
 800565e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005660:	f043 0220 	orr.w	r2, r3, #32
 8005664:	68fb      	ldr	r3, [r7, #12]
 8005666:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005668:	68fb      	ldr	r3, [r7, #12]
 800566a:	2200      	movs	r2, #0
 800566c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8005670:	2301      	movs	r3, #1
 8005672:	e021      	b.n	80056b8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8005674:	68bb      	ldr	r3, [r7, #8]
 8005676:	0c1b      	lsrs	r3, r3, #16
 8005678:	b2db      	uxtb	r3, r3
 800567a:	2b01      	cmp	r3, #1
 800567c:	d10c      	bne.n	8005698 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 800567e:	68fb      	ldr	r3, [r7, #12]
 8005680:	681b      	ldr	r3, [r3, #0]
 8005682:	695b      	ldr	r3, [r3, #20]
 8005684:	43da      	mvns	r2, r3
 8005686:	68bb      	ldr	r3, [r7, #8]
 8005688:	4013      	ands	r3, r2
 800568a:	b29b      	uxth	r3, r3
 800568c:	2b00      	cmp	r3, #0
 800568e:	bf14      	ite	ne
 8005690:	2301      	movne	r3, #1
 8005692:	2300      	moveq	r3, #0
 8005694:	b2db      	uxtb	r3, r3
 8005696:	e00b      	b.n	80056b0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8005698:	68fb      	ldr	r3, [r7, #12]
 800569a:	681b      	ldr	r3, [r3, #0]
 800569c:	699b      	ldr	r3, [r3, #24]
 800569e:	43da      	mvns	r2, r3
 80056a0:	68bb      	ldr	r3, [r7, #8]
 80056a2:	4013      	ands	r3, r2
 80056a4:	b29b      	uxth	r3, r3
 80056a6:	2b00      	cmp	r3, #0
 80056a8:	bf14      	ite	ne
 80056aa:	2301      	movne	r3, #1
 80056ac:	2300      	moveq	r3, #0
 80056ae:	b2db      	uxtb	r3, r3
 80056b0:	2b00      	cmp	r3, #0
 80056b2:	f47f af6d 	bne.w	8005590 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 80056b6:	2300      	movs	r3, #0
}
 80056b8:	4618      	mov	r0, r3
 80056ba:	3710      	adds	r7, #16
 80056bc:	46bd      	mov	sp, r7
 80056be:	bd80      	pop	{r7, pc}

080056c0 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80056c0:	b580      	push	{r7, lr}
 80056c2:	b084      	sub	sp, #16
 80056c4:	af00      	add	r7, sp, #0
 80056c6:	60f8      	str	r0, [r7, #12]
 80056c8:	60b9      	str	r1, [r7, #8]
 80056ca:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80056cc:	e034      	b.n	8005738 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80056ce:	68f8      	ldr	r0, [r7, #12]
 80056d0:	f000 f8e3 	bl	800589a <I2C_IsAcknowledgeFailed>
 80056d4:	4603      	mov	r3, r0
 80056d6:	2b00      	cmp	r3, #0
 80056d8:	d001      	beq.n	80056de <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80056da:	2301      	movs	r3, #1
 80056dc:	e034      	b.n	8005748 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80056de:	68bb      	ldr	r3, [r7, #8]
 80056e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80056e4:	d028      	beq.n	8005738 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80056e6:	f7fe f8d7 	bl	8003898 <HAL_GetTick>
 80056ea:	4602      	mov	r2, r0
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	1ad3      	subs	r3, r2, r3
 80056f0:	68ba      	ldr	r2, [r7, #8]
 80056f2:	429a      	cmp	r2, r3
 80056f4:	d302      	bcc.n	80056fc <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80056f6:	68bb      	ldr	r3, [r7, #8]
 80056f8:	2b00      	cmp	r3, #0
 80056fa:	d11d      	bne.n	8005738 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 80056fc:	68fb      	ldr	r3, [r7, #12]
 80056fe:	681b      	ldr	r3, [r3, #0]
 8005700:	695b      	ldr	r3, [r3, #20]
 8005702:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005706:	2b80      	cmp	r3, #128	@ 0x80
 8005708:	d016      	beq.n	8005738 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800570a:	68fb      	ldr	r3, [r7, #12]
 800570c:	2200      	movs	r2, #0
 800570e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8005710:	68fb      	ldr	r3, [r7, #12]
 8005712:	2220      	movs	r2, #32
 8005714:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005718:	68fb      	ldr	r3, [r7, #12]
 800571a:	2200      	movs	r2, #0
 800571c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005720:	68fb      	ldr	r3, [r7, #12]
 8005722:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005724:	f043 0220 	orr.w	r2, r3, #32
 8005728:	68fb      	ldr	r3, [r7, #12]
 800572a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800572c:	68fb      	ldr	r3, [r7, #12]
 800572e:	2200      	movs	r2, #0
 8005730:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8005734:	2301      	movs	r3, #1
 8005736:	e007      	b.n	8005748 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005738:	68fb      	ldr	r3, [r7, #12]
 800573a:	681b      	ldr	r3, [r3, #0]
 800573c:	695b      	ldr	r3, [r3, #20]
 800573e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005742:	2b80      	cmp	r3, #128	@ 0x80
 8005744:	d1c3      	bne.n	80056ce <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8005746:	2300      	movs	r3, #0
}
 8005748:	4618      	mov	r0, r3
 800574a:	3710      	adds	r7, #16
 800574c:	46bd      	mov	sp, r7
 800574e:	bd80      	pop	{r7, pc}

08005750 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005750:	b580      	push	{r7, lr}
 8005752:	b084      	sub	sp, #16
 8005754:	af00      	add	r7, sp, #0
 8005756:	60f8      	str	r0, [r7, #12]
 8005758:	60b9      	str	r1, [r7, #8]
 800575a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800575c:	e034      	b.n	80057c8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800575e:	68f8      	ldr	r0, [r7, #12]
 8005760:	f000 f89b 	bl	800589a <I2C_IsAcknowledgeFailed>
 8005764:	4603      	mov	r3, r0
 8005766:	2b00      	cmp	r3, #0
 8005768:	d001      	beq.n	800576e <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800576a:	2301      	movs	r3, #1
 800576c:	e034      	b.n	80057d8 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800576e:	68bb      	ldr	r3, [r7, #8]
 8005770:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005774:	d028      	beq.n	80057c8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005776:	f7fe f88f 	bl	8003898 <HAL_GetTick>
 800577a:	4602      	mov	r2, r0
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	1ad3      	subs	r3, r2, r3
 8005780:	68ba      	ldr	r2, [r7, #8]
 8005782:	429a      	cmp	r2, r3
 8005784:	d302      	bcc.n	800578c <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8005786:	68bb      	ldr	r3, [r7, #8]
 8005788:	2b00      	cmp	r3, #0
 800578a:	d11d      	bne.n	80057c8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 800578c:	68fb      	ldr	r3, [r7, #12]
 800578e:	681b      	ldr	r3, [r3, #0]
 8005790:	695b      	ldr	r3, [r3, #20]
 8005792:	f003 0304 	and.w	r3, r3, #4
 8005796:	2b04      	cmp	r3, #4
 8005798:	d016      	beq.n	80057c8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800579a:	68fb      	ldr	r3, [r7, #12]
 800579c:	2200      	movs	r2, #0
 800579e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80057a0:	68fb      	ldr	r3, [r7, #12]
 80057a2:	2220      	movs	r2, #32
 80057a4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80057a8:	68fb      	ldr	r3, [r7, #12]
 80057aa:	2200      	movs	r2, #0
 80057ac:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80057b0:	68fb      	ldr	r3, [r7, #12]
 80057b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80057b4:	f043 0220 	orr.w	r2, r3, #32
 80057b8:	68fb      	ldr	r3, [r7, #12]
 80057ba:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80057bc:	68fb      	ldr	r3, [r7, #12]
 80057be:	2200      	movs	r2, #0
 80057c0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80057c4:	2301      	movs	r3, #1
 80057c6:	e007      	b.n	80057d8 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80057c8:	68fb      	ldr	r3, [r7, #12]
 80057ca:	681b      	ldr	r3, [r3, #0]
 80057cc:	695b      	ldr	r3, [r3, #20]
 80057ce:	f003 0304 	and.w	r3, r3, #4
 80057d2:	2b04      	cmp	r3, #4
 80057d4:	d1c3      	bne.n	800575e <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80057d6:	2300      	movs	r3, #0
}
 80057d8:	4618      	mov	r0, r3
 80057da:	3710      	adds	r7, #16
 80057dc:	46bd      	mov	sp, r7
 80057de:	bd80      	pop	{r7, pc}

080057e0 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80057e0:	b580      	push	{r7, lr}
 80057e2:	b084      	sub	sp, #16
 80057e4:	af00      	add	r7, sp, #0
 80057e6:	60f8      	str	r0, [r7, #12]
 80057e8:	60b9      	str	r1, [r7, #8]
 80057ea:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80057ec:	e049      	b.n	8005882 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80057ee:	68fb      	ldr	r3, [r7, #12]
 80057f0:	681b      	ldr	r3, [r3, #0]
 80057f2:	695b      	ldr	r3, [r3, #20]
 80057f4:	f003 0310 	and.w	r3, r3, #16
 80057f8:	2b10      	cmp	r3, #16
 80057fa:	d119      	bne.n	8005830 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80057fc:	68fb      	ldr	r3, [r7, #12]
 80057fe:	681b      	ldr	r3, [r3, #0]
 8005800:	f06f 0210 	mvn.w	r2, #16
 8005804:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8005806:	68fb      	ldr	r3, [r7, #12]
 8005808:	2200      	movs	r2, #0
 800580a:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800580c:	68fb      	ldr	r3, [r7, #12]
 800580e:	2220      	movs	r2, #32
 8005810:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005814:	68fb      	ldr	r3, [r7, #12]
 8005816:	2200      	movs	r2, #0
 8005818:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 800581c:	68fb      	ldr	r3, [r7, #12]
 800581e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8005820:	68fb      	ldr	r3, [r7, #12]
 8005822:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005824:	68fb      	ldr	r3, [r7, #12]
 8005826:	2200      	movs	r2, #0
 8005828:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 800582c:	2301      	movs	r3, #1
 800582e:	e030      	b.n	8005892 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005830:	f7fe f832 	bl	8003898 <HAL_GetTick>
 8005834:	4602      	mov	r2, r0
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	1ad3      	subs	r3, r2, r3
 800583a:	68ba      	ldr	r2, [r7, #8]
 800583c:	429a      	cmp	r2, r3
 800583e:	d302      	bcc.n	8005846 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8005840:	68bb      	ldr	r3, [r7, #8]
 8005842:	2b00      	cmp	r3, #0
 8005844:	d11d      	bne.n	8005882 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8005846:	68fb      	ldr	r3, [r7, #12]
 8005848:	681b      	ldr	r3, [r3, #0]
 800584a:	695b      	ldr	r3, [r3, #20]
 800584c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005850:	2b40      	cmp	r3, #64	@ 0x40
 8005852:	d016      	beq.n	8005882 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8005854:	68fb      	ldr	r3, [r7, #12]
 8005856:	2200      	movs	r2, #0
 8005858:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800585a:	68fb      	ldr	r3, [r7, #12]
 800585c:	2220      	movs	r2, #32
 800585e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005862:	68fb      	ldr	r3, [r7, #12]
 8005864:	2200      	movs	r2, #0
 8005866:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800586a:	68fb      	ldr	r3, [r7, #12]
 800586c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800586e:	f043 0220 	orr.w	r2, r3, #32
 8005872:	68fb      	ldr	r3, [r7, #12]
 8005874:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005876:	68fb      	ldr	r3, [r7, #12]
 8005878:	2200      	movs	r2, #0
 800587a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 800587e:	2301      	movs	r3, #1
 8005880:	e007      	b.n	8005892 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8005882:	68fb      	ldr	r3, [r7, #12]
 8005884:	681b      	ldr	r3, [r3, #0]
 8005886:	695b      	ldr	r3, [r3, #20]
 8005888:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800588c:	2b40      	cmp	r3, #64	@ 0x40
 800588e:	d1ae      	bne.n	80057ee <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8005890:	2300      	movs	r3, #0
}
 8005892:	4618      	mov	r0, r3
 8005894:	3710      	adds	r7, #16
 8005896:	46bd      	mov	sp, r7
 8005898:	bd80      	pop	{r7, pc}

0800589a <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 800589a:	b480      	push	{r7}
 800589c:	b083      	sub	sp, #12
 800589e:	af00      	add	r7, sp, #0
 80058a0:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	681b      	ldr	r3, [r3, #0]
 80058a6:	695b      	ldr	r3, [r3, #20]
 80058a8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80058ac:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80058b0:	d11b      	bne.n	80058ea <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	681b      	ldr	r3, [r3, #0]
 80058b6:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80058ba:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	2200      	movs	r2, #0
 80058c0:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	2220      	movs	r2, #32
 80058c6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	2200      	movs	r2, #0
 80058ce:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80058d2:	687b      	ldr	r3, [r7, #4]
 80058d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80058d6:	f043 0204 	orr.w	r2, r3, #4
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80058de:	687b      	ldr	r3, [r7, #4]
 80058e0:	2200      	movs	r2, #0
 80058e2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 80058e6:	2301      	movs	r3, #1
 80058e8:	e000      	b.n	80058ec <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80058ea:	2300      	movs	r3, #0
}
 80058ec:	4618      	mov	r0, r3
 80058ee:	370c      	adds	r7, #12
 80058f0:	46bd      	mov	sp, r7
 80058f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058f6:	4770      	bx	lr

080058f8 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80058f8:	b580      	push	{r7, lr}
 80058fa:	b086      	sub	sp, #24
 80058fc:	af00      	add	r7, sp, #0
 80058fe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	2b00      	cmp	r3, #0
 8005904:	d101      	bne.n	800590a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005906:	2301      	movs	r3, #1
 8005908:	e267      	b.n	8005dda <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	681b      	ldr	r3, [r3, #0]
 800590e:	f003 0301 	and.w	r3, r3, #1
 8005912:	2b00      	cmp	r3, #0
 8005914:	d075      	beq.n	8005a02 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8005916:	4b88      	ldr	r3, [pc, #544]	@ (8005b38 <HAL_RCC_OscConfig+0x240>)
 8005918:	689b      	ldr	r3, [r3, #8]
 800591a:	f003 030c 	and.w	r3, r3, #12
 800591e:	2b04      	cmp	r3, #4
 8005920:	d00c      	beq.n	800593c <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005922:	4b85      	ldr	r3, [pc, #532]	@ (8005b38 <HAL_RCC_OscConfig+0x240>)
 8005924:	689b      	ldr	r3, [r3, #8]
 8005926:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800592a:	2b08      	cmp	r3, #8
 800592c:	d112      	bne.n	8005954 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800592e:	4b82      	ldr	r3, [pc, #520]	@ (8005b38 <HAL_RCC_OscConfig+0x240>)
 8005930:	685b      	ldr	r3, [r3, #4]
 8005932:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005936:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800593a:	d10b      	bne.n	8005954 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800593c:	4b7e      	ldr	r3, [pc, #504]	@ (8005b38 <HAL_RCC_OscConfig+0x240>)
 800593e:	681b      	ldr	r3, [r3, #0]
 8005940:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005944:	2b00      	cmp	r3, #0
 8005946:	d05b      	beq.n	8005a00 <HAL_RCC_OscConfig+0x108>
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	685b      	ldr	r3, [r3, #4]
 800594c:	2b00      	cmp	r3, #0
 800594e:	d157      	bne.n	8005a00 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8005950:	2301      	movs	r3, #1
 8005952:	e242      	b.n	8005dda <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	685b      	ldr	r3, [r3, #4]
 8005958:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800595c:	d106      	bne.n	800596c <HAL_RCC_OscConfig+0x74>
 800595e:	4b76      	ldr	r3, [pc, #472]	@ (8005b38 <HAL_RCC_OscConfig+0x240>)
 8005960:	681b      	ldr	r3, [r3, #0]
 8005962:	4a75      	ldr	r2, [pc, #468]	@ (8005b38 <HAL_RCC_OscConfig+0x240>)
 8005964:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005968:	6013      	str	r3, [r2, #0]
 800596a:	e01d      	b.n	80059a8 <HAL_RCC_OscConfig+0xb0>
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	685b      	ldr	r3, [r3, #4]
 8005970:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005974:	d10c      	bne.n	8005990 <HAL_RCC_OscConfig+0x98>
 8005976:	4b70      	ldr	r3, [pc, #448]	@ (8005b38 <HAL_RCC_OscConfig+0x240>)
 8005978:	681b      	ldr	r3, [r3, #0]
 800597a:	4a6f      	ldr	r2, [pc, #444]	@ (8005b38 <HAL_RCC_OscConfig+0x240>)
 800597c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8005980:	6013      	str	r3, [r2, #0]
 8005982:	4b6d      	ldr	r3, [pc, #436]	@ (8005b38 <HAL_RCC_OscConfig+0x240>)
 8005984:	681b      	ldr	r3, [r3, #0]
 8005986:	4a6c      	ldr	r2, [pc, #432]	@ (8005b38 <HAL_RCC_OscConfig+0x240>)
 8005988:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800598c:	6013      	str	r3, [r2, #0]
 800598e:	e00b      	b.n	80059a8 <HAL_RCC_OscConfig+0xb0>
 8005990:	4b69      	ldr	r3, [pc, #420]	@ (8005b38 <HAL_RCC_OscConfig+0x240>)
 8005992:	681b      	ldr	r3, [r3, #0]
 8005994:	4a68      	ldr	r2, [pc, #416]	@ (8005b38 <HAL_RCC_OscConfig+0x240>)
 8005996:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800599a:	6013      	str	r3, [r2, #0]
 800599c:	4b66      	ldr	r3, [pc, #408]	@ (8005b38 <HAL_RCC_OscConfig+0x240>)
 800599e:	681b      	ldr	r3, [r3, #0]
 80059a0:	4a65      	ldr	r2, [pc, #404]	@ (8005b38 <HAL_RCC_OscConfig+0x240>)
 80059a2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80059a6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	685b      	ldr	r3, [r3, #4]
 80059ac:	2b00      	cmp	r3, #0
 80059ae:	d013      	beq.n	80059d8 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80059b0:	f7fd ff72 	bl	8003898 <HAL_GetTick>
 80059b4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80059b6:	e008      	b.n	80059ca <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80059b8:	f7fd ff6e 	bl	8003898 <HAL_GetTick>
 80059bc:	4602      	mov	r2, r0
 80059be:	693b      	ldr	r3, [r7, #16]
 80059c0:	1ad3      	subs	r3, r2, r3
 80059c2:	2b64      	cmp	r3, #100	@ 0x64
 80059c4:	d901      	bls.n	80059ca <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80059c6:	2303      	movs	r3, #3
 80059c8:	e207      	b.n	8005dda <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80059ca:	4b5b      	ldr	r3, [pc, #364]	@ (8005b38 <HAL_RCC_OscConfig+0x240>)
 80059cc:	681b      	ldr	r3, [r3, #0]
 80059ce:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80059d2:	2b00      	cmp	r3, #0
 80059d4:	d0f0      	beq.n	80059b8 <HAL_RCC_OscConfig+0xc0>
 80059d6:	e014      	b.n	8005a02 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80059d8:	f7fd ff5e 	bl	8003898 <HAL_GetTick>
 80059dc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80059de:	e008      	b.n	80059f2 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80059e0:	f7fd ff5a 	bl	8003898 <HAL_GetTick>
 80059e4:	4602      	mov	r2, r0
 80059e6:	693b      	ldr	r3, [r7, #16]
 80059e8:	1ad3      	subs	r3, r2, r3
 80059ea:	2b64      	cmp	r3, #100	@ 0x64
 80059ec:	d901      	bls.n	80059f2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80059ee:	2303      	movs	r3, #3
 80059f0:	e1f3      	b.n	8005dda <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80059f2:	4b51      	ldr	r3, [pc, #324]	@ (8005b38 <HAL_RCC_OscConfig+0x240>)
 80059f4:	681b      	ldr	r3, [r3, #0]
 80059f6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80059fa:	2b00      	cmp	r3, #0
 80059fc:	d1f0      	bne.n	80059e0 <HAL_RCC_OscConfig+0xe8>
 80059fe:	e000      	b.n	8005a02 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005a00:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	681b      	ldr	r3, [r3, #0]
 8005a06:	f003 0302 	and.w	r3, r3, #2
 8005a0a:	2b00      	cmp	r3, #0
 8005a0c:	d063      	beq.n	8005ad6 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8005a0e:	4b4a      	ldr	r3, [pc, #296]	@ (8005b38 <HAL_RCC_OscConfig+0x240>)
 8005a10:	689b      	ldr	r3, [r3, #8]
 8005a12:	f003 030c 	and.w	r3, r3, #12
 8005a16:	2b00      	cmp	r3, #0
 8005a18:	d00b      	beq.n	8005a32 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005a1a:	4b47      	ldr	r3, [pc, #284]	@ (8005b38 <HAL_RCC_OscConfig+0x240>)
 8005a1c:	689b      	ldr	r3, [r3, #8]
 8005a1e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8005a22:	2b08      	cmp	r3, #8
 8005a24:	d11c      	bne.n	8005a60 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005a26:	4b44      	ldr	r3, [pc, #272]	@ (8005b38 <HAL_RCC_OscConfig+0x240>)
 8005a28:	685b      	ldr	r3, [r3, #4]
 8005a2a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005a2e:	2b00      	cmp	r3, #0
 8005a30:	d116      	bne.n	8005a60 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005a32:	4b41      	ldr	r3, [pc, #260]	@ (8005b38 <HAL_RCC_OscConfig+0x240>)
 8005a34:	681b      	ldr	r3, [r3, #0]
 8005a36:	f003 0302 	and.w	r3, r3, #2
 8005a3a:	2b00      	cmp	r3, #0
 8005a3c:	d005      	beq.n	8005a4a <HAL_RCC_OscConfig+0x152>
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	68db      	ldr	r3, [r3, #12]
 8005a42:	2b01      	cmp	r3, #1
 8005a44:	d001      	beq.n	8005a4a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8005a46:	2301      	movs	r3, #1
 8005a48:	e1c7      	b.n	8005dda <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005a4a:	4b3b      	ldr	r3, [pc, #236]	@ (8005b38 <HAL_RCC_OscConfig+0x240>)
 8005a4c:	681b      	ldr	r3, [r3, #0]
 8005a4e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	691b      	ldr	r3, [r3, #16]
 8005a56:	00db      	lsls	r3, r3, #3
 8005a58:	4937      	ldr	r1, [pc, #220]	@ (8005b38 <HAL_RCC_OscConfig+0x240>)
 8005a5a:	4313      	orrs	r3, r2
 8005a5c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005a5e:	e03a      	b.n	8005ad6 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	68db      	ldr	r3, [r3, #12]
 8005a64:	2b00      	cmp	r3, #0
 8005a66:	d020      	beq.n	8005aaa <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005a68:	4b34      	ldr	r3, [pc, #208]	@ (8005b3c <HAL_RCC_OscConfig+0x244>)
 8005a6a:	2201      	movs	r2, #1
 8005a6c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005a6e:	f7fd ff13 	bl	8003898 <HAL_GetTick>
 8005a72:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005a74:	e008      	b.n	8005a88 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005a76:	f7fd ff0f 	bl	8003898 <HAL_GetTick>
 8005a7a:	4602      	mov	r2, r0
 8005a7c:	693b      	ldr	r3, [r7, #16]
 8005a7e:	1ad3      	subs	r3, r2, r3
 8005a80:	2b02      	cmp	r3, #2
 8005a82:	d901      	bls.n	8005a88 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8005a84:	2303      	movs	r3, #3
 8005a86:	e1a8      	b.n	8005dda <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005a88:	4b2b      	ldr	r3, [pc, #172]	@ (8005b38 <HAL_RCC_OscConfig+0x240>)
 8005a8a:	681b      	ldr	r3, [r3, #0]
 8005a8c:	f003 0302 	and.w	r3, r3, #2
 8005a90:	2b00      	cmp	r3, #0
 8005a92:	d0f0      	beq.n	8005a76 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005a94:	4b28      	ldr	r3, [pc, #160]	@ (8005b38 <HAL_RCC_OscConfig+0x240>)
 8005a96:	681b      	ldr	r3, [r3, #0]
 8005a98:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	691b      	ldr	r3, [r3, #16]
 8005aa0:	00db      	lsls	r3, r3, #3
 8005aa2:	4925      	ldr	r1, [pc, #148]	@ (8005b38 <HAL_RCC_OscConfig+0x240>)
 8005aa4:	4313      	orrs	r3, r2
 8005aa6:	600b      	str	r3, [r1, #0]
 8005aa8:	e015      	b.n	8005ad6 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005aaa:	4b24      	ldr	r3, [pc, #144]	@ (8005b3c <HAL_RCC_OscConfig+0x244>)
 8005aac:	2200      	movs	r2, #0
 8005aae:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005ab0:	f7fd fef2 	bl	8003898 <HAL_GetTick>
 8005ab4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005ab6:	e008      	b.n	8005aca <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005ab8:	f7fd feee 	bl	8003898 <HAL_GetTick>
 8005abc:	4602      	mov	r2, r0
 8005abe:	693b      	ldr	r3, [r7, #16]
 8005ac0:	1ad3      	subs	r3, r2, r3
 8005ac2:	2b02      	cmp	r3, #2
 8005ac4:	d901      	bls.n	8005aca <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8005ac6:	2303      	movs	r3, #3
 8005ac8:	e187      	b.n	8005dda <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005aca:	4b1b      	ldr	r3, [pc, #108]	@ (8005b38 <HAL_RCC_OscConfig+0x240>)
 8005acc:	681b      	ldr	r3, [r3, #0]
 8005ace:	f003 0302 	and.w	r3, r3, #2
 8005ad2:	2b00      	cmp	r3, #0
 8005ad4:	d1f0      	bne.n	8005ab8 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	681b      	ldr	r3, [r3, #0]
 8005ada:	f003 0308 	and.w	r3, r3, #8
 8005ade:	2b00      	cmp	r3, #0
 8005ae0:	d036      	beq.n	8005b50 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	695b      	ldr	r3, [r3, #20]
 8005ae6:	2b00      	cmp	r3, #0
 8005ae8:	d016      	beq.n	8005b18 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005aea:	4b15      	ldr	r3, [pc, #84]	@ (8005b40 <HAL_RCC_OscConfig+0x248>)
 8005aec:	2201      	movs	r2, #1
 8005aee:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005af0:	f7fd fed2 	bl	8003898 <HAL_GetTick>
 8005af4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005af6:	e008      	b.n	8005b0a <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005af8:	f7fd fece 	bl	8003898 <HAL_GetTick>
 8005afc:	4602      	mov	r2, r0
 8005afe:	693b      	ldr	r3, [r7, #16]
 8005b00:	1ad3      	subs	r3, r2, r3
 8005b02:	2b02      	cmp	r3, #2
 8005b04:	d901      	bls.n	8005b0a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8005b06:	2303      	movs	r3, #3
 8005b08:	e167      	b.n	8005dda <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005b0a:	4b0b      	ldr	r3, [pc, #44]	@ (8005b38 <HAL_RCC_OscConfig+0x240>)
 8005b0c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005b0e:	f003 0302 	and.w	r3, r3, #2
 8005b12:	2b00      	cmp	r3, #0
 8005b14:	d0f0      	beq.n	8005af8 <HAL_RCC_OscConfig+0x200>
 8005b16:	e01b      	b.n	8005b50 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005b18:	4b09      	ldr	r3, [pc, #36]	@ (8005b40 <HAL_RCC_OscConfig+0x248>)
 8005b1a:	2200      	movs	r2, #0
 8005b1c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005b1e:	f7fd febb 	bl	8003898 <HAL_GetTick>
 8005b22:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005b24:	e00e      	b.n	8005b44 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005b26:	f7fd feb7 	bl	8003898 <HAL_GetTick>
 8005b2a:	4602      	mov	r2, r0
 8005b2c:	693b      	ldr	r3, [r7, #16]
 8005b2e:	1ad3      	subs	r3, r2, r3
 8005b30:	2b02      	cmp	r3, #2
 8005b32:	d907      	bls.n	8005b44 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8005b34:	2303      	movs	r3, #3
 8005b36:	e150      	b.n	8005dda <HAL_RCC_OscConfig+0x4e2>
 8005b38:	40023800 	.word	0x40023800
 8005b3c:	42470000 	.word	0x42470000
 8005b40:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005b44:	4b88      	ldr	r3, [pc, #544]	@ (8005d68 <HAL_RCC_OscConfig+0x470>)
 8005b46:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005b48:	f003 0302 	and.w	r3, r3, #2
 8005b4c:	2b00      	cmp	r3, #0
 8005b4e:	d1ea      	bne.n	8005b26 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	681b      	ldr	r3, [r3, #0]
 8005b54:	f003 0304 	and.w	r3, r3, #4
 8005b58:	2b00      	cmp	r3, #0
 8005b5a:	f000 8097 	beq.w	8005c8c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005b5e:	2300      	movs	r3, #0
 8005b60:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005b62:	4b81      	ldr	r3, [pc, #516]	@ (8005d68 <HAL_RCC_OscConfig+0x470>)
 8005b64:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005b66:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005b6a:	2b00      	cmp	r3, #0
 8005b6c:	d10f      	bne.n	8005b8e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005b6e:	2300      	movs	r3, #0
 8005b70:	60bb      	str	r3, [r7, #8]
 8005b72:	4b7d      	ldr	r3, [pc, #500]	@ (8005d68 <HAL_RCC_OscConfig+0x470>)
 8005b74:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005b76:	4a7c      	ldr	r2, [pc, #496]	@ (8005d68 <HAL_RCC_OscConfig+0x470>)
 8005b78:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005b7c:	6413      	str	r3, [r2, #64]	@ 0x40
 8005b7e:	4b7a      	ldr	r3, [pc, #488]	@ (8005d68 <HAL_RCC_OscConfig+0x470>)
 8005b80:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005b82:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005b86:	60bb      	str	r3, [r7, #8]
 8005b88:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005b8a:	2301      	movs	r3, #1
 8005b8c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005b8e:	4b77      	ldr	r3, [pc, #476]	@ (8005d6c <HAL_RCC_OscConfig+0x474>)
 8005b90:	681b      	ldr	r3, [r3, #0]
 8005b92:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005b96:	2b00      	cmp	r3, #0
 8005b98:	d118      	bne.n	8005bcc <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005b9a:	4b74      	ldr	r3, [pc, #464]	@ (8005d6c <HAL_RCC_OscConfig+0x474>)
 8005b9c:	681b      	ldr	r3, [r3, #0]
 8005b9e:	4a73      	ldr	r2, [pc, #460]	@ (8005d6c <HAL_RCC_OscConfig+0x474>)
 8005ba0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005ba4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005ba6:	f7fd fe77 	bl	8003898 <HAL_GetTick>
 8005baa:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005bac:	e008      	b.n	8005bc0 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005bae:	f7fd fe73 	bl	8003898 <HAL_GetTick>
 8005bb2:	4602      	mov	r2, r0
 8005bb4:	693b      	ldr	r3, [r7, #16]
 8005bb6:	1ad3      	subs	r3, r2, r3
 8005bb8:	2b02      	cmp	r3, #2
 8005bba:	d901      	bls.n	8005bc0 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8005bbc:	2303      	movs	r3, #3
 8005bbe:	e10c      	b.n	8005dda <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005bc0:	4b6a      	ldr	r3, [pc, #424]	@ (8005d6c <HAL_RCC_OscConfig+0x474>)
 8005bc2:	681b      	ldr	r3, [r3, #0]
 8005bc4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005bc8:	2b00      	cmp	r3, #0
 8005bca:	d0f0      	beq.n	8005bae <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	689b      	ldr	r3, [r3, #8]
 8005bd0:	2b01      	cmp	r3, #1
 8005bd2:	d106      	bne.n	8005be2 <HAL_RCC_OscConfig+0x2ea>
 8005bd4:	4b64      	ldr	r3, [pc, #400]	@ (8005d68 <HAL_RCC_OscConfig+0x470>)
 8005bd6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005bd8:	4a63      	ldr	r2, [pc, #396]	@ (8005d68 <HAL_RCC_OscConfig+0x470>)
 8005bda:	f043 0301 	orr.w	r3, r3, #1
 8005bde:	6713      	str	r3, [r2, #112]	@ 0x70
 8005be0:	e01c      	b.n	8005c1c <HAL_RCC_OscConfig+0x324>
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	689b      	ldr	r3, [r3, #8]
 8005be6:	2b05      	cmp	r3, #5
 8005be8:	d10c      	bne.n	8005c04 <HAL_RCC_OscConfig+0x30c>
 8005bea:	4b5f      	ldr	r3, [pc, #380]	@ (8005d68 <HAL_RCC_OscConfig+0x470>)
 8005bec:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005bee:	4a5e      	ldr	r2, [pc, #376]	@ (8005d68 <HAL_RCC_OscConfig+0x470>)
 8005bf0:	f043 0304 	orr.w	r3, r3, #4
 8005bf4:	6713      	str	r3, [r2, #112]	@ 0x70
 8005bf6:	4b5c      	ldr	r3, [pc, #368]	@ (8005d68 <HAL_RCC_OscConfig+0x470>)
 8005bf8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005bfa:	4a5b      	ldr	r2, [pc, #364]	@ (8005d68 <HAL_RCC_OscConfig+0x470>)
 8005bfc:	f043 0301 	orr.w	r3, r3, #1
 8005c00:	6713      	str	r3, [r2, #112]	@ 0x70
 8005c02:	e00b      	b.n	8005c1c <HAL_RCC_OscConfig+0x324>
 8005c04:	4b58      	ldr	r3, [pc, #352]	@ (8005d68 <HAL_RCC_OscConfig+0x470>)
 8005c06:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005c08:	4a57      	ldr	r2, [pc, #348]	@ (8005d68 <HAL_RCC_OscConfig+0x470>)
 8005c0a:	f023 0301 	bic.w	r3, r3, #1
 8005c0e:	6713      	str	r3, [r2, #112]	@ 0x70
 8005c10:	4b55      	ldr	r3, [pc, #340]	@ (8005d68 <HAL_RCC_OscConfig+0x470>)
 8005c12:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005c14:	4a54      	ldr	r2, [pc, #336]	@ (8005d68 <HAL_RCC_OscConfig+0x470>)
 8005c16:	f023 0304 	bic.w	r3, r3, #4
 8005c1a:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	689b      	ldr	r3, [r3, #8]
 8005c20:	2b00      	cmp	r3, #0
 8005c22:	d015      	beq.n	8005c50 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005c24:	f7fd fe38 	bl	8003898 <HAL_GetTick>
 8005c28:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005c2a:	e00a      	b.n	8005c42 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005c2c:	f7fd fe34 	bl	8003898 <HAL_GetTick>
 8005c30:	4602      	mov	r2, r0
 8005c32:	693b      	ldr	r3, [r7, #16]
 8005c34:	1ad3      	subs	r3, r2, r3
 8005c36:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005c3a:	4293      	cmp	r3, r2
 8005c3c:	d901      	bls.n	8005c42 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8005c3e:	2303      	movs	r3, #3
 8005c40:	e0cb      	b.n	8005dda <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005c42:	4b49      	ldr	r3, [pc, #292]	@ (8005d68 <HAL_RCC_OscConfig+0x470>)
 8005c44:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005c46:	f003 0302 	and.w	r3, r3, #2
 8005c4a:	2b00      	cmp	r3, #0
 8005c4c:	d0ee      	beq.n	8005c2c <HAL_RCC_OscConfig+0x334>
 8005c4e:	e014      	b.n	8005c7a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005c50:	f7fd fe22 	bl	8003898 <HAL_GetTick>
 8005c54:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005c56:	e00a      	b.n	8005c6e <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005c58:	f7fd fe1e 	bl	8003898 <HAL_GetTick>
 8005c5c:	4602      	mov	r2, r0
 8005c5e:	693b      	ldr	r3, [r7, #16]
 8005c60:	1ad3      	subs	r3, r2, r3
 8005c62:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005c66:	4293      	cmp	r3, r2
 8005c68:	d901      	bls.n	8005c6e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8005c6a:	2303      	movs	r3, #3
 8005c6c:	e0b5      	b.n	8005dda <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005c6e:	4b3e      	ldr	r3, [pc, #248]	@ (8005d68 <HAL_RCC_OscConfig+0x470>)
 8005c70:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005c72:	f003 0302 	and.w	r3, r3, #2
 8005c76:	2b00      	cmp	r3, #0
 8005c78:	d1ee      	bne.n	8005c58 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8005c7a:	7dfb      	ldrb	r3, [r7, #23]
 8005c7c:	2b01      	cmp	r3, #1
 8005c7e:	d105      	bne.n	8005c8c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005c80:	4b39      	ldr	r3, [pc, #228]	@ (8005d68 <HAL_RCC_OscConfig+0x470>)
 8005c82:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005c84:	4a38      	ldr	r2, [pc, #224]	@ (8005d68 <HAL_RCC_OscConfig+0x470>)
 8005c86:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005c8a:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005c8c:	687b      	ldr	r3, [r7, #4]
 8005c8e:	699b      	ldr	r3, [r3, #24]
 8005c90:	2b00      	cmp	r3, #0
 8005c92:	f000 80a1 	beq.w	8005dd8 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8005c96:	4b34      	ldr	r3, [pc, #208]	@ (8005d68 <HAL_RCC_OscConfig+0x470>)
 8005c98:	689b      	ldr	r3, [r3, #8]
 8005c9a:	f003 030c 	and.w	r3, r3, #12
 8005c9e:	2b08      	cmp	r3, #8
 8005ca0:	d05c      	beq.n	8005d5c <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	699b      	ldr	r3, [r3, #24]
 8005ca6:	2b02      	cmp	r3, #2
 8005ca8:	d141      	bne.n	8005d2e <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005caa:	4b31      	ldr	r3, [pc, #196]	@ (8005d70 <HAL_RCC_OscConfig+0x478>)
 8005cac:	2200      	movs	r2, #0
 8005cae:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005cb0:	f7fd fdf2 	bl	8003898 <HAL_GetTick>
 8005cb4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005cb6:	e008      	b.n	8005cca <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005cb8:	f7fd fdee 	bl	8003898 <HAL_GetTick>
 8005cbc:	4602      	mov	r2, r0
 8005cbe:	693b      	ldr	r3, [r7, #16]
 8005cc0:	1ad3      	subs	r3, r2, r3
 8005cc2:	2b02      	cmp	r3, #2
 8005cc4:	d901      	bls.n	8005cca <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8005cc6:	2303      	movs	r3, #3
 8005cc8:	e087      	b.n	8005dda <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005cca:	4b27      	ldr	r3, [pc, #156]	@ (8005d68 <HAL_RCC_OscConfig+0x470>)
 8005ccc:	681b      	ldr	r3, [r3, #0]
 8005cce:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005cd2:	2b00      	cmp	r3, #0
 8005cd4:	d1f0      	bne.n	8005cb8 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	69da      	ldr	r2, [r3, #28]
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	6a1b      	ldr	r3, [r3, #32]
 8005cde:	431a      	orrs	r2, r3
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005ce4:	019b      	lsls	r3, r3, #6
 8005ce6:	431a      	orrs	r2, r3
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005cec:	085b      	lsrs	r3, r3, #1
 8005cee:	3b01      	subs	r3, #1
 8005cf0:	041b      	lsls	r3, r3, #16
 8005cf2:	431a      	orrs	r2, r3
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005cf8:	061b      	lsls	r3, r3, #24
 8005cfa:	491b      	ldr	r1, [pc, #108]	@ (8005d68 <HAL_RCC_OscConfig+0x470>)
 8005cfc:	4313      	orrs	r3, r2
 8005cfe:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005d00:	4b1b      	ldr	r3, [pc, #108]	@ (8005d70 <HAL_RCC_OscConfig+0x478>)
 8005d02:	2201      	movs	r2, #1
 8005d04:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005d06:	f7fd fdc7 	bl	8003898 <HAL_GetTick>
 8005d0a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005d0c:	e008      	b.n	8005d20 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005d0e:	f7fd fdc3 	bl	8003898 <HAL_GetTick>
 8005d12:	4602      	mov	r2, r0
 8005d14:	693b      	ldr	r3, [r7, #16]
 8005d16:	1ad3      	subs	r3, r2, r3
 8005d18:	2b02      	cmp	r3, #2
 8005d1a:	d901      	bls.n	8005d20 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8005d1c:	2303      	movs	r3, #3
 8005d1e:	e05c      	b.n	8005dda <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005d20:	4b11      	ldr	r3, [pc, #68]	@ (8005d68 <HAL_RCC_OscConfig+0x470>)
 8005d22:	681b      	ldr	r3, [r3, #0]
 8005d24:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005d28:	2b00      	cmp	r3, #0
 8005d2a:	d0f0      	beq.n	8005d0e <HAL_RCC_OscConfig+0x416>
 8005d2c:	e054      	b.n	8005dd8 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005d2e:	4b10      	ldr	r3, [pc, #64]	@ (8005d70 <HAL_RCC_OscConfig+0x478>)
 8005d30:	2200      	movs	r2, #0
 8005d32:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005d34:	f7fd fdb0 	bl	8003898 <HAL_GetTick>
 8005d38:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005d3a:	e008      	b.n	8005d4e <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005d3c:	f7fd fdac 	bl	8003898 <HAL_GetTick>
 8005d40:	4602      	mov	r2, r0
 8005d42:	693b      	ldr	r3, [r7, #16]
 8005d44:	1ad3      	subs	r3, r2, r3
 8005d46:	2b02      	cmp	r3, #2
 8005d48:	d901      	bls.n	8005d4e <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8005d4a:	2303      	movs	r3, #3
 8005d4c:	e045      	b.n	8005dda <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005d4e:	4b06      	ldr	r3, [pc, #24]	@ (8005d68 <HAL_RCC_OscConfig+0x470>)
 8005d50:	681b      	ldr	r3, [r3, #0]
 8005d52:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005d56:	2b00      	cmp	r3, #0
 8005d58:	d1f0      	bne.n	8005d3c <HAL_RCC_OscConfig+0x444>
 8005d5a:	e03d      	b.n	8005dd8 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	699b      	ldr	r3, [r3, #24]
 8005d60:	2b01      	cmp	r3, #1
 8005d62:	d107      	bne.n	8005d74 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8005d64:	2301      	movs	r3, #1
 8005d66:	e038      	b.n	8005dda <HAL_RCC_OscConfig+0x4e2>
 8005d68:	40023800 	.word	0x40023800
 8005d6c:	40007000 	.word	0x40007000
 8005d70:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8005d74:	4b1b      	ldr	r3, [pc, #108]	@ (8005de4 <HAL_RCC_OscConfig+0x4ec>)
 8005d76:	685b      	ldr	r3, [r3, #4]
 8005d78:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	699b      	ldr	r3, [r3, #24]
 8005d7e:	2b01      	cmp	r3, #1
 8005d80:	d028      	beq.n	8005dd4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005d82:	68fb      	ldr	r3, [r7, #12]
 8005d84:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005d8c:	429a      	cmp	r2, r3
 8005d8e:	d121      	bne.n	8005dd4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005d90:	68fb      	ldr	r3, [r7, #12]
 8005d92:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8005d96:	687b      	ldr	r3, [r7, #4]
 8005d98:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005d9a:	429a      	cmp	r2, r3
 8005d9c:	d11a      	bne.n	8005dd4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005d9e:	68fa      	ldr	r2, [r7, #12]
 8005da0:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8005da4:	4013      	ands	r3, r2
 8005da6:	687a      	ldr	r2, [r7, #4]
 8005da8:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8005daa:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005dac:	4293      	cmp	r3, r2
 8005dae:	d111      	bne.n	8005dd4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005db0:	68fb      	ldr	r3, [r7, #12]
 8005db2:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8005db6:	687b      	ldr	r3, [r7, #4]
 8005db8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005dba:	085b      	lsrs	r3, r3, #1
 8005dbc:	3b01      	subs	r3, #1
 8005dbe:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005dc0:	429a      	cmp	r2, r3
 8005dc2:	d107      	bne.n	8005dd4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8005dc4:	68fb      	ldr	r3, [r7, #12]
 8005dc6:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005dce:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005dd0:	429a      	cmp	r2, r3
 8005dd2:	d001      	beq.n	8005dd8 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8005dd4:	2301      	movs	r3, #1
 8005dd6:	e000      	b.n	8005dda <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8005dd8:	2300      	movs	r3, #0
}
 8005dda:	4618      	mov	r0, r3
 8005ddc:	3718      	adds	r7, #24
 8005dde:	46bd      	mov	sp, r7
 8005de0:	bd80      	pop	{r7, pc}
 8005de2:	bf00      	nop
 8005de4:	40023800 	.word	0x40023800

08005de8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005de8:	b580      	push	{r7, lr}
 8005dea:	b084      	sub	sp, #16
 8005dec:	af00      	add	r7, sp, #0
 8005dee:	6078      	str	r0, [r7, #4]
 8005df0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	2b00      	cmp	r3, #0
 8005df6:	d101      	bne.n	8005dfc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005df8:	2301      	movs	r3, #1
 8005dfa:	e0cc      	b.n	8005f96 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005dfc:	4b68      	ldr	r3, [pc, #416]	@ (8005fa0 <HAL_RCC_ClockConfig+0x1b8>)
 8005dfe:	681b      	ldr	r3, [r3, #0]
 8005e00:	f003 0307 	and.w	r3, r3, #7
 8005e04:	683a      	ldr	r2, [r7, #0]
 8005e06:	429a      	cmp	r2, r3
 8005e08:	d90c      	bls.n	8005e24 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005e0a:	4b65      	ldr	r3, [pc, #404]	@ (8005fa0 <HAL_RCC_ClockConfig+0x1b8>)
 8005e0c:	683a      	ldr	r2, [r7, #0]
 8005e0e:	b2d2      	uxtb	r2, r2
 8005e10:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005e12:	4b63      	ldr	r3, [pc, #396]	@ (8005fa0 <HAL_RCC_ClockConfig+0x1b8>)
 8005e14:	681b      	ldr	r3, [r3, #0]
 8005e16:	f003 0307 	and.w	r3, r3, #7
 8005e1a:	683a      	ldr	r2, [r7, #0]
 8005e1c:	429a      	cmp	r2, r3
 8005e1e:	d001      	beq.n	8005e24 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8005e20:	2301      	movs	r3, #1
 8005e22:	e0b8      	b.n	8005f96 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005e24:	687b      	ldr	r3, [r7, #4]
 8005e26:	681b      	ldr	r3, [r3, #0]
 8005e28:	f003 0302 	and.w	r3, r3, #2
 8005e2c:	2b00      	cmp	r3, #0
 8005e2e:	d020      	beq.n	8005e72 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	681b      	ldr	r3, [r3, #0]
 8005e34:	f003 0304 	and.w	r3, r3, #4
 8005e38:	2b00      	cmp	r3, #0
 8005e3a:	d005      	beq.n	8005e48 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005e3c:	4b59      	ldr	r3, [pc, #356]	@ (8005fa4 <HAL_RCC_ClockConfig+0x1bc>)
 8005e3e:	689b      	ldr	r3, [r3, #8]
 8005e40:	4a58      	ldr	r2, [pc, #352]	@ (8005fa4 <HAL_RCC_ClockConfig+0x1bc>)
 8005e42:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8005e46:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	681b      	ldr	r3, [r3, #0]
 8005e4c:	f003 0308 	and.w	r3, r3, #8
 8005e50:	2b00      	cmp	r3, #0
 8005e52:	d005      	beq.n	8005e60 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005e54:	4b53      	ldr	r3, [pc, #332]	@ (8005fa4 <HAL_RCC_ClockConfig+0x1bc>)
 8005e56:	689b      	ldr	r3, [r3, #8]
 8005e58:	4a52      	ldr	r2, [pc, #328]	@ (8005fa4 <HAL_RCC_ClockConfig+0x1bc>)
 8005e5a:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8005e5e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005e60:	4b50      	ldr	r3, [pc, #320]	@ (8005fa4 <HAL_RCC_ClockConfig+0x1bc>)
 8005e62:	689b      	ldr	r3, [r3, #8]
 8005e64:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	689b      	ldr	r3, [r3, #8]
 8005e6c:	494d      	ldr	r1, [pc, #308]	@ (8005fa4 <HAL_RCC_ClockConfig+0x1bc>)
 8005e6e:	4313      	orrs	r3, r2
 8005e70:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005e72:	687b      	ldr	r3, [r7, #4]
 8005e74:	681b      	ldr	r3, [r3, #0]
 8005e76:	f003 0301 	and.w	r3, r3, #1
 8005e7a:	2b00      	cmp	r3, #0
 8005e7c:	d044      	beq.n	8005f08 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005e7e:	687b      	ldr	r3, [r7, #4]
 8005e80:	685b      	ldr	r3, [r3, #4]
 8005e82:	2b01      	cmp	r3, #1
 8005e84:	d107      	bne.n	8005e96 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005e86:	4b47      	ldr	r3, [pc, #284]	@ (8005fa4 <HAL_RCC_ClockConfig+0x1bc>)
 8005e88:	681b      	ldr	r3, [r3, #0]
 8005e8a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005e8e:	2b00      	cmp	r3, #0
 8005e90:	d119      	bne.n	8005ec6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005e92:	2301      	movs	r3, #1
 8005e94:	e07f      	b.n	8005f96 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005e96:	687b      	ldr	r3, [r7, #4]
 8005e98:	685b      	ldr	r3, [r3, #4]
 8005e9a:	2b02      	cmp	r3, #2
 8005e9c:	d003      	beq.n	8005ea6 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8005e9e:	687b      	ldr	r3, [r7, #4]
 8005ea0:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005ea2:	2b03      	cmp	r3, #3
 8005ea4:	d107      	bne.n	8005eb6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005ea6:	4b3f      	ldr	r3, [pc, #252]	@ (8005fa4 <HAL_RCC_ClockConfig+0x1bc>)
 8005ea8:	681b      	ldr	r3, [r3, #0]
 8005eaa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005eae:	2b00      	cmp	r3, #0
 8005eb0:	d109      	bne.n	8005ec6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005eb2:	2301      	movs	r3, #1
 8005eb4:	e06f      	b.n	8005f96 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005eb6:	4b3b      	ldr	r3, [pc, #236]	@ (8005fa4 <HAL_RCC_ClockConfig+0x1bc>)
 8005eb8:	681b      	ldr	r3, [r3, #0]
 8005eba:	f003 0302 	and.w	r3, r3, #2
 8005ebe:	2b00      	cmp	r3, #0
 8005ec0:	d101      	bne.n	8005ec6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005ec2:	2301      	movs	r3, #1
 8005ec4:	e067      	b.n	8005f96 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005ec6:	4b37      	ldr	r3, [pc, #220]	@ (8005fa4 <HAL_RCC_ClockConfig+0x1bc>)
 8005ec8:	689b      	ldr	r3, [r3, #8]
 8005eca:	f023 0203 	bic.w	r2, r3, #3
 8005ece:	687b      	ldr	r3, [r7, #4]
 8005ed0:	685b      	ldr	r3, [r3, #4]
 8005ed2:	4934      	ldr	r1, [pc, #208]	@ (8005fa4 <HAL_RCC_ClockConfig+0x1bc>)
 8005ed4:	4313      	orrs	r3, r2
 8005ed6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005ed8:	f7fd fcde 	bl	8003898 <HAL_GetTick>
 8005edc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005ede:	e00a      	b.n	8005ef6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005ee0:	f7fd fcda 	bl	8003898 <HAL_GetTick>
 8005ee4:	4602      	mov	r2, r0
 8005ee6:	68fb      	ldr	r3, [r7, #12]
 8005ee8:	1ad3      	subs	r3, r2, r3
 8005eea:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005eee:	4293      	cmp	r3, r2
 8005ef0:	d901      	bls.n	8005ef6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8005ef2:	2303      	movs	r3, #3
 8005ef4:	e04f      	b.n	8005f96 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005ef6:	4b2b      	ldr	r3, [pc, #172]	@ (8005fa4 <HAL_RCC_ClockConfig+0x1bc>)
 8005ef8:	689b      	ldr	r3, [r3, #8]
 8005efa:	f003 020c 	and.w	r2, r3, #12
 8005efe:	687b      	ldr	r3, [r7, #4]
 8005f00:	685b      	ldr	r3, [r3, #4]
 8005f02:	009b      	lsls	r3, r3, #2
 8005f04:	429a      	cmp	r2, r3
 8005f06:	d1eb      	bne.n	8005ee0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005f08:	4b25      	ldr	r3, [pc, #148]	@ (8005fa0 <HAL_RCC_ClockConfig+0x1b8>)
 8005f0a:	681b      	ldr	r3, [r3, #0]
 8005f0c:	f003 0307 	and.w	r3, r3, #7
 8005f10:	683a      	ldr	r2, [r7, #0]
 8005f12:	429a      	cmp	r2, r3
 8005f14:	d20c      	bcs.n	8005f30 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005f16:	4b22      	ldr	r3, [pc, #136]	@ (8005fa0 <HAL_RCC_ClockConfig+0x1b8>)
 8005f18:	683a      	ldr	r2, [r7, #0]
 8005f1a:	b2d2      	uxtb	r2, r2
 8005f1c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005f1e:	4b20      	ldr	r3, [pc, #128]	@ (8005fa0 <HAL_RCC_ClockConfig+0x1b8>)
 8005f20:	681b      	ldr	r3, [r3, #0]
 8005f22:	f003 0307 	and.w	r3, r3, #7
 8005f26:	683a      	ldr	r2, [r7, #0]
 8005f28:	429a      	cmp	r2, r3
 8005f2a:	d001      	beq.n	8005f30 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8005f2c:	2301      	movs	r3, #1
 8005f2e:	e032      	b.n	8005f96 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005f30:	687b      	ldr	r3, [r7, #4]
 8005f32:	681b      	ldr	r3, [r3, #0]
 8005f34:	f003 0304 	and.w	r3, r3, #4
 8005f38:	2b00      	cmp	r3, #0
 8005f3a:	d008      	beq.n	8005f4e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005f3c:	4b19      	ldr	r3, [pc, #100]	@ (8005fa4 <HAL_RCC_ClockConfig+0x1bc>)
 8005f3e:	689b      	ldr	r3, [r3, #8]
 8005f40:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8005f44:	687b      	ldr	r3, [r7, #4]
 8005f46:	68db      	ldr	r3, [r3, #12]
 8005f48:	4916      	ldr	r1, [pc, #88]	@ (8005fa4 <HAL_RCC_ClockConfig+0x1bc>)
 8005f4a:	4313      	orrs	r3, r2
 8005f4c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005f4e:	687b      	ldr	r3, [r7, #4]
 8005f50:	681b      	ldr	r3, [r3, #0]
 8005f52:	f003 0308 	and.w	r3, r3, #8
 8005f56:	2b00      	cmp	r3, #0
 8005f58:	d009      	beq.n	8005f6e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005f5a:	4b12      	ldr	r3, [pc, #72]	@ (8005fa4 <HAL_RCC_ClockConfig+0x1bc>)
 8005f5c:	689b      	ldr	r3, [r3, #8]
 8005f5e:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	691b      	ldr	r3, [r3, #16]
 8005f66:	00db      	lsls	r3, r3, #3
 8005f68:	490e      	ldr	r1, [pc, #56]	@ (8005fa4 <HAL_RCC_ClockConfig+0x1bc>)
 8005f6a:	4313      	orrs	r3, r2
 8005f6c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8005f6e:	f000 f821 	bl	8005fb4 <HAL_RCC_GetSysClockFreq>
 8005f72:	4602      	mov	r2, r0
 8005f74:	4b0b      	ldr	r3, [pc, #44]	@ (8005fa4 <HAL_RCC_ClockConfig+0x1bc>)
 8005f76:	689b      	ldr	r3, [r3, #8]
 8005f78:	091b      	lsrs	r3, r3, #4
 8005f7a:	f003 030f 	and.w	r3, r3, #15
 8005f7e:	490a      	ldr	r1, [pc, #40]	@ (8005fa8 <HAL_RCC_ClockConfig+0x1c0>)
 8005f80:	5ccb      	ldrb	r3, [r1, r3]
 8005f82:	fa22 f303 	lsr.w	r3, r2, r3
 8005f86:	4a09      	ldr	r2, [pc, #36]	@ (8005fac <HAL_RCC_ClockConfig+0x1c4>)
 8005f88:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8005f8a:	4b09      	ldr	r3, [pc, #36]	@ (8005fb0 <HAL_RCC_ClockConfig+0x1c8>)
 8005f8c:	681b      	ldr	r3, [r3, #0]
 8005f8e:	4618      	mov	r0, r3
 8005f90:	f7fd fc3e 	bl	8003810 <HAL_InitTick>

  return HAL_OK;
 8005f94:	2300      	movs	r3, #0
}
 8005f96:	4618      	mov	r0, r3
 8005f98:	3710      	adds	r7, #16
 8005f9a:	46bd      	mov	sp, r7
 8005f9c:	bd80      	pop	{r7, pc}
 8005f9e:	bf00      	nop
 8005fa0:	40023c00 	.word	0x40023c00
 8005fa4:	40023800 	.word	0x40023800
 8005fa8:	08009f78 	.word	0x08009f78
 8005fac:	20000008 	.word	0x20000008
 8005fb0:	2000000c 	.word	0x2000000c

08005fb4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005fb4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005fb8:	b094      	sub	sp, #80	@ 0x50
 8005fba:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8005fbc:	2300      	movs	r3, #0
 8005fbe:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8005fc0:	2300      	movs	r3, #0
 8005fc2:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8005fc4:	2300      	movs	r3, #0
 8005fc6:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8005fc8:	2300      	movs	r3, #0
 8005fca:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005fcc:	4b79      	ldr	r3, [pc, #484]	@ (80061b4 <HAL_RCC_GetSysClockFreq+0x200>)
 8005fce:	689b      	ldr	r3, [r3, #8]
 8005fd0:	f003 030c 	and.w	r3, r3, #12
 8005fd4:	2b08      	cmp	r3, #8
 8005fd6:	d00d      	beq.n	8005ff4 <HAL_RCC_GetSysClockFreq+0x40>
 8005fd8:	2b08      	cmp	r3, #8
 8005fda:	f200 80e1 	bhi.w	80061a0 <HAL_RCC_GetSysClockFreq+0x1ec>
 8005fde:	2b00      	cmp	r3, #0
 8005fe0:	d002      	beq.n	8005fe8 <HAL_RCC_GetSysClockFreq+0x34>
 8005fe2:	2b04      	cmp	r3, #4
 8005fe4:	d003      	beq.n	8005fee <HAL_RCC_GetSysClockFreq+0x3a>
 8005fe6:	e0db      	b.n	80061a0 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8005fe8:	4b73      	ldr	r3, [pc, #460]	@ (80061b8 <HAL_RCC_GetSysClockFreq+0x204>)
 8005fea:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8005fec:	e0db      	b.n	80061a6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8005fee:	4b73      	ldr	r3, [pc, #460]	@ (80061bc <HAL_RCC_GetSysClockFreq+0x208>)
 8005ff0:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8005ff2:	e0d8      	b.n	80061a6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005ff4:	4b6f      	ldr	r3, [pc, #444]	@ (80061b4 <HAL_RCC_GetSysClockFreq+0x200>)
 8005ff6:	685b      	ldr	r3, [r3, #4]
 8005ff8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005ffc:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8005ffe:	4b6d      	ldr	r3, [pc, #436]	@ (80061b4 <HAL_RCC_GetSysClockFreq+0x200>)
 8006000:	685b      	ldr	r3, [r3, #4]
 8006002:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006006:	2b00      	cmp	r3, #0
 8006008:	d063      	beq.n	80060d2 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800600a:	4b6a      	ldr	r3, [pc, #424]	@ (80061b4 <HAL_RCC_GetSysClockFreq+0x200>)
 800600c:	685b      	ldr	r3, [r3, #4]
 800600e:	099b      	lsrs	r3, r3, #6
 8006010:	2200      	movs	r2, #0
 8006012:	63bb      	str	r3, [r7, #56]	@ 0x38
 8006014:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8006016:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006018:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800601c:	633b      	str	r3, [r7, #48]	@ 0x30
 800601e:	2300      	movs	r3, #0
 8006020:	637b      	str	r3, [r7, #52]	@ 0x34
 8006022:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8006026:	4622      	mov	r2, r4
 8006028:	462b      	mov	r3, r5
 800602a:	f04f 0000 	mov.w	r0, #0
 800602e:	f04f 0100 	mov.w	r1, #0
 8006032:	0159      	lsls	r1, r3, #5
 8006034:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8006038:	0150      	lsls	r0, r2, #5
 800603a:	4602      	mov	r2, r0
 800603c:	460b      	mov	r3, r1
 800603e:	4621      	mov	r1, r4
 8006040:	1a51      	subs	r1, r2, r1
 8006042:	6139      	str	r1, [r7, #16]
 8006044:	4629      	mov	r1, r5
 8006046:	eb63 0301 	sbc.w	r3, r3, r1
 800604a:	617b      	str	r3, [r7, #20]
 800604c:	f04f 0200 	mov.w	r2, #0
 8006050:	f04f 0300 	mov.w	r3, #0
 8006054:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8006058:	4659      	mov	r1, fp
 800605a:	018b      	lsls	r3, r1, #6
 800605c:	4651      	mov	r1, sl
 800605e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8006062:	4651      	mov	r1, sl
 8006064:	018a      	lsls	r2, r1, #6
 8006066:	4651      	mov	r1, sl
 8006068:	ebb2 0801 	subs.w	r8, r2, r1
 800606c:	4659      	mov	r1, fp
 800606e:	eb63 0901 	sbc.w	r9, r3, r1
 8006072:	f04f 0200 	mov.w	r2, #0
 8006076:	f04f 0300 	mov.w	r3, #0
 800607a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800607e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8006082:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8006086:	4690      	mov	r8, r2
 8006088:	4699      	mov	r9, r3
 800608a:	4623      	mov	r3, r4
 800608c:	eb18 0303 	adds.w	r3, r8, r3
 8006090:	60bb      	str	r3, [r7, #8]
 8006092:	462b      	mov	r3, r5
 8006094:	eb49 0303 	adc.w	r3, r9, r3
 8006098:	60fb      	str	r3, [r7, #12]
 800609a:	f04f 0200 	mov.w	r2, #0
 800609e:	f04f 0300 	mov.w	r3, #0
 80060a2:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80060a6:	4629      	mov	r1, r5
 80060a8:	024b      	lsls	r3, r1, #9
 80060aa:	4621      	mov	r1, r4
 80060ac:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80060b0:	4621      	mov	r1, r4
 80060b2:	024a      	lsls	r2, r1, #9
 80060b4:	4610      	mov	r0, r2
 80060b6:	4619      	mov	r1, r3
 80060b8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80060ba:	2200      	movs	r2, #0
 80060bc:	62bb      	str	r3, [r7, #40]	@ 0x28
 80060be:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80060c0:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80060c4:	f7fa fd78 	bl	8000bb8 <__aeabi_uldivmod>
 80060c8:	4602      	mov	r2, r0
 80060ca:	460b      	mov	r3, r1
 80060cc:	4613      	mov	r3, r2
 80060ce:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80060d0:	e058      	b.n	8006184 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80060d2:	4b38      	ldr	r3, [pc, #224]	@ (80061b4 <HAL_RCC_GetSysClockFreq+0x200>)
 80060d4:	685b      	ldr	r3, [r3, #4]
 80060d6:	099b      	lsrs	r3, r3, #6
 80060d8:	2200      	movs	r2, #0
 80060da:	4618      	mov	r0, r3
 80060dc:	4611      	mov	r1, r2
 80060de:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80060e2:	623b      	str	r3, [r7, #32]
 80060e4:	2300      	movs	r3, #0
 80060e6:	627b      	str	r3, [r7, #36]	@ 0x24
 80060e8:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80060ec:	4642      	mov	r2, r8
 80060ee:	464b      	mov	r3, r9
 80060f0:	f04f 0000 	mov.w	r0, #0
 80060f4:	f04f 0100 	mov.w	r1, #0
 80060f8:	0159      	lsls	r1, r3, #5
 80060fa:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80060fe:	0150      	lsls	r0, r2, #5
 8006100:	4602      	mov	r2, r0
 8006102:	460b      	mov	r3, r1
 8006104:	4641      	mov	r1, r8
 8006106:	ebb2 0a01 	subs.w	sl, r2, r1
 800610a:	4649      	mov	r1, r9
 800610c:	eb63 0b01 	sbc.w	fp, r3, r1
 8006110:	f04f 0200 	mov.w	r2, #0
 8006114:	f04f 0300 	mov.w	r3, #0
 8006118:	ea4f 138b 	mov.w	r3, fp, lsl #6
 800611c:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8006120:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8006124:	ebb2 040a 	subs.w	r4, r2, sl
 8006128:	eb63 050b 	sbc.w	r5, r3, fp
 800612c:	f04f 0200 	mov.w	r2, #0
 8006130:	f04f 0300 	mov.w	r3, #0
 8006134:	00eb      	lsls	r3, r5, #3
 8006136:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800613a:	00e2      	lsls	r2, r4, #3
 800613c:	4614      	mov	r4, r2
 800613e:	461d      	mov	r5, r3
 8006140:	4643      	mov	r3, r8
 8006142:	18e3      	adds	r3, r4, r3
 8006144:	603b      	str	r3, [r7, #0]
 8006146:	464b      	mov	r3, r9
 8006148:	eb45 0303 	adc.w	r3, r5, r3
 800614c:	607b      	str	r3, [r7, #4]
 800614e:	f04f 0200 	mov.w	r2, #0
 8006152:	f04f 0300 	mov.w	r3, #0
 8006156:	e9d7 4500 	ldrd	r4, r5, [r7]
 800615a:	4629      	mov	r1, r5
 800615c:	028b      	lsls	r3, r1, #10
 800615e:	4621      	mov	r1, r4
 8006160:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8006164:	4621      	mov	r1, r4
 8006166:	028a      	lsls	r2, r1, #10
 8006168:	4610      	mov	r0, r2
 800616a:	4619      	mov	r1, r3
 800616c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800616e:	2200      	movs	r2, #0
 8006170:	61bb      	str	r3, [r7, #24]
 8006172:	61fa      	str	r2, [r7, #28]
 8006174:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006178:	f7fa fd1e 	bl	8000bb8 <__aeabi_uldivmod>
 800617c:	4602      	mov	r2, r0
 800617e:	460b      	mov	r3, r1
 8006180:	4613      	mov	r3, r2
 8006182:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8006184:	4b0b      	ldr	r3, [pc, #44]	@ (80061b4 <HAL_RCC_GetSysClockFreq+0x200>)
 8006186:	685b      	ldr	r3, [r3, #4]
 8006188:	0c1b      	lsrs	r3, r3, #16
 800618a:	f003 0303 	and.w	r3, r3, #3
 800618e:	3301      	adds	r3, #1
 8006190:	005b      	lsls	r3, r3, #1
 8006192:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8006194:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8006196:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006198:	fbb2 f3f3 	udiv	r3, r2, r3
 800619c:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800619e:	e002      	b.n	80061a6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80061a0:	4b05      	ldr	r3, [pc, #20]	@ (80061b8 <HAL_RCC_GetSysClockFreq+0x204>)
 80061a2:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80061a4:	bf00      	nop
    }
  }
  return sysclockfreq;
 80061a6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 80061a8:	4618      	mov	r0, r3
 80061aa:	3750      	adds	r7, #80	@ 0x50
 80061ac:	46bd      	mov	sp, r7
 80061ae:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80061b2:	bf00      	nop
 80061b4:	40023800 	.word	0x40023800
 80061b8:	00f42400 	.word	0x00f42400
 80061bc:	007a1200 	.word	0x007a1200

080061c0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80061c0:	b480      	push	{r7}
 80061c2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80061c4:	4b03      	ldr	r3, [pc, #12]	@ (80061d4 <HAL_RCC_GetHCLKFreq+0x14>)
 80061c6:	681b      	ldr	r3, [r3, #0]
}
 80061c8:	4618      	mov	r0, r3
 80061ca:	46bd      	mov	sp, r7
 80061cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061d0:	4770      	bx	lr
 80061d2:	bf00      	nop
 80061d4:	20000008 	.word	0x20000008

080061d8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80061d8:	b580      	push	{r7, lr}
 80061da:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80061dc:	f7ff fff0 	bl	80061c0 <HAL_RCC_GetHCLKFreq>
 80061e0:	4602      	mov	r2, r0
 80061e2:	4b05      	ldr	r3, [pc, #20]	@ (80061f8 <HAL_RCC_GetPCLK1Freq+0x20>)
 80061e4:	689b      	ldr	r3, [r3, #8]
 80061e6:	0a9b      	lsrs	r3, r3, #10
 80061e8:	f003 0307 	and.w	r3, r3, #7
 80061ec:	4903      	ldr	r1, [pc, #12]	@ (80061fc <HAL_RCC_GetPCLK1Freq+0x24>)
 80061ee:	5ccb      	ldrb	r3, [r1, r3]
 80061f0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80061f4:	4618      	mov	r0, r3
 80061f6:	bd80      	pop	{r7, pc}
 80061f8:	40023800 	.word	0x40023800
 80061fc:	08009f88 	.word	0x08009f88

08006200 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006200:	b580      	push	{r7, lr}
 8006202:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8006204:	f7ff ffdc 	bl	80061c0 <HAL_RCC_GetHCLKFreq>
 8006208:	4602      	mov	r2, r0
 800620a:	4b05      	ldr	r3, [pc, #20]	@ (8006220 <HAL_RCC_GetPCLK2Freq+0x20>)
 800620c:	689b      	ldr	r3, [r3, #8]
 800620e:	0b5b      	lsrs	r3, r3, #13
 8006210:	f003 0307 	and.w	r3, r3, #7
 8006214:	4903      	ldr	r1, [pc, #12]	@ (8006224 <HAL_RCC_GetPCLK2Freq+0x24>)
 8006216:	5ccb      	ldrb	r3, [r1, r3]
 8006218:	fa22 f303 	lsr.w	r3, r2, r3
}
 800621c:	4618      	mov	r0, r3
 800621e:	bd80      	pop	{r7, pc}
 8006220:	40023800 	.word	0x40023800
 8006224:	08009f88 	.word	0x08009f88

08006228 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006228:	b580      	push	{r7, lr}
 800622a:	b082      	sub	sp, #8
 800622c:	af00      	add	r7, sp, #0
 800622e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006230:	687b      	ldr	r3, [r7, #4]
 8006232:	2b00      	cmp	r3, #0
 8006234:	d101      	bne.n	800623a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006236:	2301      	movs	r3, #1
 8006238:	e041      	b.n	80062be <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800623a:	687b      	ldr	r3, [r7, #4]
 800623c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006240:	b2db      	uxtb	r3, r3
 8006242:	2b00      	cmp	r3, #0
 8006244:	d106      	bne.n	8006254 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006246:	687b      	ldr	r3, [r7, #4]
 8006248:	2200      	movs	r2, #0
 800624a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800624e:	6878      	ldr	r0, [r7, #4]
 8006250:	f7fd f902 	bl	8003458 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006254:	687b      	ldr	r3, [r7, #4]
 8006256:	2202      	movs	r2, #2
 8006258:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	681a      	ldr	r2, [r3, #0]
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	3304      	adds	r3, #4
 8006264:	4619      	mov	r1, r3
 8006266:	4610      	mov	r0, r2
 8006268:	f000 fac0 	bl	80067ec <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	2201      	movs	r2, #1
 8006270:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	2201      	movs	r2, #1
 8006278:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800627c:	687b      	ldr	r3, [r7, #4]
 800627e:	2201      	movs	r2, #1
 8006280:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006284:	687b      	ldr	r3, [r7, #4]
 8006286:	2201      	movs	r2, #1
 8006288:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800628c:	687b      	ldr	r3, [r7, #4]
 800628e:	2201      	movs	r2, #1
 8006290:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006294:	687b      	ldr	r3, [r7, #4]
 8006296:	2201      	movs	r2, #1
 8006298:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800629c:	687b      	ldr	r3, [r7, #4]
 800629e:	2201      	movs	r2, #1
 80062a0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	2201      	movs	r2, #1
 80062a8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	2201      	movs	r2, #1
 80062b0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	2201      	movs	r2, #1
 80062b8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80062bc:	2300      	movs	r3, #0
}
 80062be:	4618      	mov	r0, r3
 80062c0:	3708      	adds	r7, #8
 80062c2:	46bd      	mov	sp, r7
 80062c4:	bd80      	pop	{r7, pc}

080062c6 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80062c6:	b580      	push	{r7, lr}
 80062c8:	b082      	sub	sp, #8
 80062ca:	af00      	add	r7, sp, #0
 80062cc:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80062ce:	687b      	ldr	r3, [r7, #4]
 80062d0:	2b00      	cmp	r3, #0
 80062d2:	d101      	bne.n	80062d8 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80062d4:	2301      	movs	r3, #1
 80062d6:	e041      	b.n	800635c <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80062de:	b2db      	uxtb	r3, r3
 80062e0:	2b00      	cmp	r3, #0
 80062e2:	d106      	bne.n	80062f2 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80062e4:	687b      	ldr	r3, [r7, #4]
 80062e6:	2200      	movs	r2, #0
 80062e8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80062ec:	6878      	ldr	r0, [r7, #4]
 80062ee:	f000 f839 	bl	8006364 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80062f2:	687b      	ldr	r3, [r7, #4]
 80062f4:	2202      	movs	r2, #2
 80062f6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80062fa:	687b      	ldr	r3, [r7, #4]
 80062fc:	681a      	ldr	r2, [r3, #0]
 80062fe:	687b      	ldr	r3, [r7, #4]
 8006300:	3304      	adds	r3, #4
 8006302:	4619      	mov	r1, r3
 8006304:	4610      	mov	r0, r2
 8006306:	f000 fa71 	bl	80067ec <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800630a:	687b      	ldr	r3, [r7, #4]
 800630c:	2201      	movs	r2, #1
 800630e:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006312:	687b      	ldr	r3, [r7, #4]
 8006314:	2201      	movs	r2, #1
 8006316:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800631a:	687b      	ldr	r3, [r7, #4]
 800631c:	2201      	movs	r2, #1
 800631e:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006322:	687b      	ldr	r3, [r7, #4]
 8006324:	2201      	movs	r2, #1
 8006326:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800632a:	687b      	ldr	r3, [r7, #4]
 800632c:	2201      	movs	r2, #1
 800632e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006332:	687b      	ldr	r3, [r7, #4]
 8006334:	2201      	movs	r2, #1
 8006336:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800633a:	687b      	ldr	r3, [r7, #4]
 800633c:	2201      	movs	r2, #1
 800633e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8006342:	687b      	ldr	r3, [r7, #4]
 8006344:	2201      	movs	r2, #1
 8006346:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800634a:	687b      	ldr	r3, [r7, #4]
 800634c:	2201      	movs	r2, #1
 800634e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	2201      	movs	r2, #1
 8006356:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800635a:	2300      	movs	r3, #0
}
 800635c:	4618      	mov	r0, r3
 800635e:	3708      	adds	r7, #8
 8006360:	46bd      	mov	sp, r7
 8006362:	bd80      	pop	{r7, pc}

08006364 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8006364:	b480      	push	{r7}
 8006366:	b083      	sub	sp, #12
 8006368:	af00      	add	r7, sp, #0
 800636a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800636c:	bf00      	nop
 800636e:	370c      	adds	r7, #12
 8006370:	46bd      	mov	sp, r7
 8006372:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006376:	4770      	bx	lr

08006378 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006378:	b580      	push	{r7, lr}
 800637a:	b084      	sub	sp, #16
 800637c:	af00      	add	r7, sp, #0
 800637e:	6078      	str	r0, [r7, #4]
 8006380:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8006382:	683b      	ldr	r3, [r7, #0]
 8006384:	2b00      	cmp	r3, #0
 8006386:	d109      	bne.n	800639c <HAL_TIM_PWM_Start+0x24>
 8006388:	687b      	ldr	r3, [r7, #4]
 800638a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800638e:	b2db      	uxtb	r3, r3
 8006390:	2b01      	cmp	r3, #1
 8006392:	bf14      	ite	ne
 8006394:	2301      	movne	r3, #1
 8006396:	2300      	moveq	r3, #0
 8006398:	b2db      	uxtb	r3, r3
 800639a:	e022      	b.n	80063e2 <HAL_TIM_PWM_Start+0x6a>
 800639c:	683b      	ldr	r3, [r7, #0]
 800639e:	2b04      	cmp	r3, #4
 80063a0:	d109      	bne.n	80063b6 <HAL_TIM_PWM_Start+0x3e>
 80063a2:	687b      	ldr	r3, [r7, #4]
 80063a4:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80063a8:	b2db      	uxtb	r3, r3
 80063aa:	2b01      	cmp	r3, #1
 80063ac:	bf14      	ite	ne
 80063ae:	2301      	movne	r3, #1
 80063b0:	2300      	moveq	r3, #0
 80063b2:	b2db      	uxtb	r3, r3
 80063b4:	e015      	b.n	80063e2 <HAL_TIM_PWM_Start+0x6a>
 80063b6:	683b      	ldr	r3, [r7, #0]
 80063b8:	2b08      	cmp	r3, #8
 80063ba:	d109      	bne.n	80063d0 <HAL_TIM_PWM_Start+0x58>
 80063bc:	687b      	ldr	r3, [r7, #4]
 80063be:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80063c2:	b2db      	uxtb	r3, r3
 80063c4:	2b01      	cmp	r3, #1
 80063c6:	bf14      	ite	ne
 80063c8:	2301      	movne	r3, #1
 80063ca:	2300      	moveq	r3, #0
 80063cc:	b2db      	uxtb	r3, r3
 80063ce:	e008      	b.n	80063e2 <HAL_TIM_PWM_Start+0x6a>
 80063d0:	687b      	ldr	r3, [r7, #4]
 80063d2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80063d6:	b2db      	uxtb	r3, r3
 80063d8:	2b01      	cmp	r3, #1
 80063da:	bf14      	ite	ne
 80063dc:	2301      	movne	r3, #1
 80063de:	2300      	moveq	r3, #0
 80063e0:	b2db      	uxtb	r3, r3
 80063e2:	2b00      	cmp	r3, #0
 80063e4:	d001      	beq.n	80063ea <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 80063e6:	2301      	movs	r3, #1
 80063e8:	e068      	b.n	80064bc <HAL_TIM_PWM_Start+0x144>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80063ea:	683b      	ldr	r3, [r7, #0]
 80063ec:	2b00      	cmp	r3, #0
 80063ee:	d104      	bne.n	80063fa <HAL_TIM_PWM_Start+0x82>
 80063f0:	687b      	ldr	r3, [r7, #4]
 80063f2:	2202      	movs	r2, #2
 80063f4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80063f8:	e013      	b.n	8006422 <HAL_TIM_PWM_Start+0xaa>
 80063fa:	683b      	ldr	r3, [r7, #0]
 80063fc:	2b04      	cmp	r3, #4
 80063fe:	d104      	bne.n	800640a <HAL_TIM_PWM_Start+0x92>
 8006400:	687b      	ldr	r3, [r7, #4]
 8006402:	2202      	movs	r2, #2
 8006404:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006408:	e00b      	b.n	8006422 <HAL_TIM_PWM_Start+0xaa>
 800640a:	683b      	ldr	r3, [r7, #0]
 800640c:	2b08      	cmp	r3, #8
 800640e:	d104      	bne.n	800641a <HAL_TIM_PWM_Start+0xa2>
 8006410:	687b      	ldr	r3, [r7, #4]
 8006412:	2202      	movs	r2, #2
 8006414:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006418:	e003      	b.n	8006422 <HAL_TIM_PWM_Start+0xaa>
 800641a:	687b      	ldr	r3, [r7, #4]
 800641c:	2202      	movs	r2, #2
 800641e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8006422:	687b      	ldr	r3, [r7, #4]
 8006424:	681b      	ldr	r3, [r3, #0]
 8006426:	2201      	movs	r2, #1
 8006428:	6839      	ldr	r1, [r7, #0]
 800642a:	4618      	mov	r0, r3
 800642c:	f000 fc90 	bl	8006d50 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8006430:	687b      	ldr	r3, [r7, #4]
 8006432:	681b      	ldr	r3, [r3, #0]
 8006434:	4a23      	ldr	r2, [pc, #140]	@ (80064c4 <HAL_TIM_PWM_Start+0x14c>)
 8006436:	4293      	cmp	r3, r2
 8006438:	d107      	bne.n	800644a <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800643a:	687b      	ldr	r3, [r7, #4]
 800643c:	681b      	ldr	r3, [r3, #0]
 800643e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	681b      	ldr	r3, [r3, #0]
 8006444:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8006448:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800644a:	687b      	ldr	r3, [r7, #4]
 800644c:	681b      	ldr	r3, [r3, #0]
 800644e:	4a1d      	ldr	r2, [pc, #116]	@ (80064c4 <HAL_TIM_PWM_Start+0x14c>)
 8006450:	4293      	cmp	r3, r2
 8006452:	d018      	beq.n	8006486 <HAL_TIM_PWM_Start+0x10e>
 8006454:	687b      	ldr	r3, [r7, #4]
 8006456:	681b      	ldr	r3, [r3, #0]
 8006458:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800645c:	d013      	beq.n	8006486 <HAL_TIM_PWM_Start+0x10e>
 800645e:	687b      	ldr	r3, [r7, #4]
 8006460:	681b      	ldr	r3, [r3, #0]
 8006462:	4a19      	ldr	r2, [pc, #100]	@ (80064c8 <HAL_TIM_PWM_Start+0x150>)
 8006464:	4293      	cmp	r3, r2
 8006466:	d00e      	beq.n	8006486 <HAL_TIM_PWM_Start+0x10e>
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	681b      	ldr	r3, [r3, #0]
 800646c:	4a17      	ldr	r2, [pc, #92]	@ (80064cc <HAL_TIM_PWM_Start+0x154>)
 800646e:	4293      	cmp	r3, r2
 8006470:	d009      	beq.n	8006486 <HAL_TIM_PWM_Start+0x10e>
 8006472:	687b      	ldr	r3, [r7, #4]
 8006474:	681b      	ldr	r3, [r3, #0]
 8006476:	4a16      	ldr	r2, [pc, #88]	@ (80064d0 <HAL_TIM_PWM_Start+0x158>)
 8006478:	4293      	cmp	r3, r2
 800647a:	d004      	beq.n	8006486 <HAL_TIM_PWM_Start+0x10e>
 800647c:	687b      	ldr	r3, [r7, #4]
 800647e:	681b      	ldr	r3, [r3, #0]
 8006480:	4a14      	ldr	r2, [pc, #80]	@ (80064d4 <HAL_TIM_PWM_Start+0x15c>)
 8006482:	4293      	cmp	r3, r2
 8006484:	d111      	bne.n	80064aa <HAL_TIM_PWM_Start+0x132>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006486:	687b      	ldr	r3, [r7, #4]
 8006488:	681b      	ldr	r3, [r3, #0]
 800648a:	689b      	ldr	r3, [r3, #8]
 800648c:	f003 0307 	and.w	r3, r3, #7
 8006490:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006492:	68fb      	ldr	r3, [r7, #12]
 8006494:	2b06      	cmp	r3, #6
 8006496:	d010      	beq.n	80064ba <HAL_TIM_PWM_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 8006498:	687b      	ldr	r3, [r7, #4]
 800649a:	681b      	ldr	r3, [r3, #0]
 800649c:	681a      	ldr	r2, [r3, #0]
 800649e:	687b      	ldr	r3, [r7, #4]
 80064a0:	681b      	ldr	r3, [r3, #0]
 80064a2:	f042 0201 	orr.w	r2, r2, #1
 80064a6:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80064a8:	e007      	b.n	80064ba <HAL_TIM_PWM_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80064aa:	687b      	ldr	r3, [r7, #4]
 80064ac:	681b      	ldr	r3, [r3, #0]
 80064ae:	681a      	ldr	r2, [r3, #0]
 80064b0:	687b      	ldr	r3, [r7, #4]
 80064b2:	681b      	ldr	r3, [r3, #0]
 80064b4:	f042 0201 	orr.w	r2, r2, #1
 80064b8:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80064ba:	2300      	movs	r3, #0
}
 80064bc:	4618      	mov	r0, r3
 80064be:	3710      	adds	r7, #16
 80064c0:	46bd      	mov	sp, r7
 80064c2:	bd80      	pop	{r7, pc}
 80064c4:	40010000 	.word	0x40010000
 80064c8:	40000400 	.word	0x40000400
 80064cc:	40000800 	.word	0x40000800
 80064d0:	40000c00 	.word	0x40000c00
 80064d4:	40014000 	.word	0x40014000

080064d8 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80064d8:	b580      	push	{r7, lr}
 80064da:	b086      	sub	sp, #24
 80064dc:	af00      	add	r7, sp, #0
 80064de:	60f8      	str	r0, [r7, #12]
 80064e0:	60b9      	str	r1, [r7, #8]
 80064e2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80064e4:	2300      	movs	r3, #0
 80064e6:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80064e8:	68fb      	ldr	r3, [r7, #12]
 80064ea:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80064ee:	2b01      	cmp	r3, #1
 80064f0:	d101      	bne.n	80064f6 <HAL_TIM_PWM_ConfigChannel+0x1e>
 80064f2:	2302      	movs	r3, #2
 80064f4:	e0ae      	b.n	8006654 <HAL_TIM_PWM_ConfigChannel+0x17c>
 80064f6:	68fb      	ldr	r3, [r7, #12]
 80064f8:	2201      	movs	r2, #1
 80064fa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 80064fe:	687b      	ldr	r3, [r7, #4]
 8006500:	2b0c      	cmp	r3, #12
 8006502:	f200 809f 	bhi.w	8006644 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8006506:	a201      	add	r2, pc, #4	@ (adr r2, 800650c <HAL_TIM_PWM_ConfigChannel+0x34>)
 8006508:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800650c:	08006541 	.word	0x08006541
 8006510:	08006645 	.word	0x08006645
 8006514:	08006645 	.word	0x08006645
 8006518:	08006645 	.word	0x08006645
 800651c:	08006581 	.word	0x08006581
 8006520:	08006645 	.word	0x08006645
 8006524:	08006645 	.word	0x08006645
 8006528:	08006645 	.word	0x08006645
 800652c:	080065c3 	.word	0x080065c3
 8006530:	08006645 	.word	0x08006645
 8006534:	08006645 	.word	0x08006645
 8006538:	08006645 	.word	0x08006645
 800653c:	08006603 	.word	0x08006603
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8006540:	68fb      	ldr	r3, [r7, #12]
 8006542:	681b      	ldr	r3, [r3, #0]
 8006544:	68b9      	ldr	r1, [r7, #8]
 8006546:	4618      	mov	r0, r3
 8006548:	f000 f9dc 	bl	8006904 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800654c:	68fb      	ldr	r3, [r7, #12]
 800654e:	681b      	ldr	r3, [r3, #0]
 8006550:	699a      	ldr	r2, [r3, #24]
 8006552:	68fb      	ldr	r3, [r7, #12]
 8006554:	681b      	ldr	r3, [r3, #0]
 8006556:	f042 0208 	orr.w	r2, r2, #8
 800655a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800655c:	68fb      	ldr	r3, [r7, #12]
 800655e:	681b      	ldr	r3, [r3, #0]
 8006560:	699a      	ldr	r2, [r3, #24]
 8006562:	68fb      	ldr	r3, [r7, #12]
 8006564:	681b      	ldr	r3, [r3, #0]
 8006566:	f022 0204 	bic.w	r2, r2, #4
 800656a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800656c:	68fb      	ldr	r3, [r7, #12]
 800656e:	681b      	ldr	r3, [r3, #0]
 8006570:	6999      	ldr	r1, [r3, #24]
 8006572:	68bb      	ldr	r3, [r7, #8]
 8006574:	691a      	ldr	r2, [r3, #16]
 8006576:	68fb      	ldr	r3, [r7, #12]
 8006578:	681b      	ldr	r3, [r3, #0]
 800657a:	430a      	orrs	r2, r1
 800657c:	619a      	str	r2, [r3, #24]
      break;
 800657e:	e064      	b.n	800664a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8006580:	68fb      	ldr	r3, [r7, #12]
 8006582:	681b      	ldr	r3, [r3, #0]
 8006584:	68b9      	ldr	r1, [r7, #8]
 8006586:	4618      	mov	r0, r3
 8006588:	f000 fa22 	bl	80069d0 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800658c:	68fb      	ldr	r3, [r7, #12]
 800658e:	681b      	ldr	r3, [r3, #0]
 8006590:	699a      	ldr	r2, [r3, #24]
 8006592:	68fb      	ldr	r3, [r7, #12]
 8006594:	681b      	ldr	r3, [r3, #0]
 8006596:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800659a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800659c:	68fb      	ldr	r3, [r7, #12]
 800659e:	681b      	ldr	r3, [r3, #0]
 80065a0:	699a      	ldr	r2, [r3, #24]
 80065a2:	68fb      	ldr	r3, [r7, #12]
 80065a4:	681b      	ldr	r3, [r3, #0]
 80065a6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80065aa:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80065ac:	68fb      	ldr	r3, [r7, #12]
 80065ae:	681b      	ldr	r3, [r3, #0]
 80065b0:	6999      	ldr	r1, [r3, #24]
 80065b2:	68bb      	ldr	r3, [r7, #8]
 80065b4:	691b      	ldr	r3, [r3, #16]
 80065b6:	021a      	lsls	r2, r3, #8
 80065b8:	68fb      	ldr	r3, [r7, #12]
 80065ba:	681b      	ldr	r3, [r3, #0]
 80065bc:	430a      	orrs	r2, r1
 80065be:	619a      	str	r2, [r3, #24]
      break;
 80065c0:	e043      	b.n	800664a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80065c2:	68fb      	ldr	r3, [r7, #12]
 80065c4:	681b      	ldr	r3, [r3, #0]
 80065c6:	68b9      	ldr	r1, [r7, #8]
 80065c8:	4618      	mov	r0, r3
 80065ca:	f000 fa6d 	bl	8006aa8 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80065ce:	68fb      	ldr	r3, [r7, #12]
 80065d0:	681b      	ldr	r3, [r3, #0]
 80065d2:	69da      	ldr	r2, [r3, #28]
 80065d4:	68fb      	ldr	r3, [r7, #12]
 80065d6:	681b      	ldr	r3, [r3, #0]
 80065d8:	f042 0208 	orr.w	r2, r2, #8
 80065dc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80065de:	68fb      	ldr	r3, [r7, #12]
 80065e0:	681b      	ldr	r3, [r3, #0]
 80065e2:	69da      	ldr	r2, [r3, #28]
 80065e4:	68fb      	ldr	r3, [r7, #12]
 80065e6:	681b      	ldr	r3, [r3, #0]
 80065e8:	f022 0204 	bic.w	r2, r2, #4
 80065ec:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80065ee:	68fb      	ldr	r3, [r7, #12]
 80065f0:	681b      	ldr	r3, [r3, #0]
 80065f2:	69d9      	ldr	r1, [r3, #28]
 80065f4:	68bb      	ldr	r3, [r7, #8]
 80065f6:	691a      	ldr	r2, [r3, #16]
 80065f8:	68fb      	ldr	r3, [r7, #12]
 80065fa:	681b      	ldr	r3, [r3, #0]
 80065fc:	430a      	orrs	r2, r1
 80065fe:	61da      	str	r2, [r3, #28]
      break;
 8006600:	e023      	b.n	800664a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8006602:	68fb      	ldr	r3, [r7, #12]
 8006604:	681b      	ldr	r3, [r3, #0]
 8006606:	68b9      	ldr	r1, [r7, #8]
 8006608:	4618      	mov	r0, r3
 800660a:	f000 fab7 	bl	8006b7c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800660e:	68fb      	ldr	r3, [r7, #12]
 8006610:	681b      	ldr	r3, [r3, #0]
 8006612:	69da      	ldr	r2, [r3, #28]
 8006614:	68fb      	ldr	r3, [r7, #12]
 8006616:	681b      	ldr	r3, [r3, #0]
 8006618:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800661c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800661e:	68fb      	ldr	r3, [r7, #12]
 8006620:	681b      	ldr	r3, [r3, #0]
 8006622:	69da      	ldr	r2, [r3, #28]
 8006624:	68fb      	ldr	r3, [r7, #12]
 8006626:	681b      	ldr	r3, [r3, #0]
 8006628:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800662c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800662e:	68fb      	ldr	r3, [r7, #12]
 8006630:	681b      	ldr	r3, [r3, #0]
 8006632:	69d9      	ldr	r1, [r3, #28]
 8006634:	68bb      	ldr	r3, [r7, #8]
 8006636:	691b      	ldr	r3, [r3, #16]
 8006638:	021a      	lsls	r2, r3, #8
 800663a:	68fb      	ldr	r3, [r7, #12]
 800663c:	681b      	ldr	r3, [r3, #0]
 800663e:	430a      	orrs	r2, r1
 8006640:	61da      	str	r2, [r3, #28]
      break;
 8006642:	e002      	b.n	800664a <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8006644:	2301      	movs	r3, #1
 8006646:	75fb      	strb	r3, [r7, #23]
      break;
 8006648:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800664a:	68fb      	ldr	r3, [r7, #12]
 800664c:	2200      	movs	r2, #0
 800664e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8006652:	7dfb      	ldrb	r3, [r7, #23]
}
 8006654:	4618      	mov	r0, r3
 8006656:	3718      	adds	r7, #24
 8006658:	46bd      	mov	sp, r7
 800665a:	bd80      	pop	{r7, pc}

0800665c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800665c:	b580      	push	{r7, lr}
 800665e:	b084      	sub	sp, #16
 8006660:	af00      	add	r7, sp, #0
 8006662:	6078      	str	r0, [r7, #4]
 8006664:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006666:	2300      	movs	r3, #0
 8006668:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800666a:	687b      	ldr	r3, [r7, #4]
 800666c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006670:	2b01      	cmp	r3, #1
 8006672:	d101      	bne.n	8006678 <HAL_TIM_ConfigClockSource+0x1c>
 8006674:	2302      	movs	r3, #2
 8006676:	e0b4      	b.n	80067e2 <HAL_TIM_ConfigClockSource+0x186>
 8006678:	687b      	ldr	r3, [r7, #4]
 800667a:	2201      	movs	r2, #1
 800667c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006680:	687b      	ldr	r3, [r7, #4]
 8006682:	2202      	movs	r2, #2
 8006684:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8006688:	687b      	ldr	r3, [r7, #4]
 800668a:	681b      	ldr	r3, [r3, #0]
 800668c:	689b      	ldr	r3, [r3, #8]
 800668e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8006690:	68bb      	ldr	r3, [r7, #8]
 8006692:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8006696:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006698:	68bb      	ldr	r3, [r7, #8]
 800669a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800669e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	681b      	ldr	r3, [r3, #0]
 80066a4:	68ba      	ldr	r2, [r7, #8]
 80066a6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80066a8:	683b      	ldr	r3, [r7, #0]
 80066aa:	681b      	ldr	r3, [r3, #0]
 80066ac:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80066b0:	d03e      	beq.n	8006730 <HAL_TIM_ConfigClockSource+0xd4>
 80066b2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80066b6:	f200 8087 	bhi.w	80067c8 <HAL_TIM_ConfigClockSource+0x16c>
 80066ba:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80066be:	f000 8086 	beq.w	80067ce <HAL_TIM_ConfigClockSource+0x172>
 80066c2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80066c6:	d87f      	bhi.n	80067c8 <HAL_TIM_ConfigClockSource+0x16c>
 80066c8:	2b70      	cmp	r3, #112	@ 0x70
 80066ca:	d01a      	beq.n	8006702 <HAL_TIM_ConfigClockSource+0xa6>
 80066cc:	2b70      	cmp	r3, #112	@ 0x70
 80066ce:	d87b      	bhi.n	80067c8 <HAL_TIM_ConfigClockSource+0x16c>
 80066d0:	2b60      	cmp	r3, #96	@ 0x60
 80066d2:	d050      	beq.n	8006776 <HAL_TIM_ConfigClockSource+0x11a>
 80066d4:	2b60      	cmp	r3, #96	@ 0x60
 80066d6:	d877      	bhi.n	80067c8 <HAL_TIM_ConfigClockSource+0x16c>
 80066d8:	2b50      	cmp	r3, #80	@ 0x50
 80066da:	d03c      	beq.n	8006756 <HAL_TIM_ConfigClockSource+0xfa>
 80066dc:	2b50      	cmp	r3, #80	@ 0x50
 80066de:	d873      	bhi.n	80067c8 <HAL_TIM_ConfigClockSource+0x16c>
 80066e0:	2b40      	cmp	r3, #64	@ 0x40
 80066e2:	d058      	beq.n	8006796 <HAL_TIM_ConfigClockSource+0x13a>
 80066e4:	2b40      	cmp	r3, #64	@ 0x40
 80066e6:	d86f      	bhi.n	80067c8 <HAL_TIM_ConfigClockSource+0x16c>
 80066e8:	2b30      	cmp	r3, #48	@ 0x30
 80066ea:	d064      	beq.n	80067b6 <HAL_TIM_ConfigClockSource+0x15a>
 80066ec:	2b30      	cmp	r3, #48	@ 0x30
 80066ee:	d86b      	bhi.n	80067c8 <HAL_TIM_ConfigClockSource+0x16c>
 80066f0:	2b20      	cmp	r3, #32
 80066f2:	d060      	beq.n	80067b6 <HAL_TIM_ConfigClockSource+0x15a>
 80066f4:	2b20      	cmp	r3, #32
 80066f6:	d867      	bhi.n	80067c8 <HAL_TIM_ConfigClockSource+0x16c>
 80066f8:	2b00      	cmp	r3, #0
 80066fa:	d05c      	beq.n	80067b6 <HAL_TIM_ConfigClockSource+0x15a>
 80066fc:	2b10      	cmp	r3, #16
 80066fe:	d05a      	beq.n	80067b6 <HAL_TIM_ConfigClockSource+0x15a>
 8006700:	e062      	b.n	80067c8 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006702:	687b      	ldr	r3, [r7, #4]
 8006704:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8006706:	683b      	ldr	r3, [r7, #0]
 8006708:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800670a:	683b      	ldr	r3, [r7, #0]
 800670c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800670e:	683b      	ldr	r3, [r7, #0]
 8006710:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8006712:	f000 fafd 	bl	8006d10 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8006716:	687b      	ldr	r3, [r7, #4]
 8006718:	681b      	ldr	r3, [r3, #0]
 800671a:	689b      	ldr	r3, [r3, #8]
 800671c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800671e:	68bb      	ldr	r3, [r7, #8]
 8006720:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8006724:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8006726:	687b      	ldr	r3, [r7, #4]
 8006728:	681b      	ldr	r3, [r3, #0]
 800672a:	68ba      	ldr	r2, [r7, #8]
 800672c:	609a      	str	r2, [r3, #8]
      break;
 800672e:	e04f      	b.n	80067d0 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006730:	687b      	ldr	r3, [r7, #4]
 8006732:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8006734:	683b      	ldr	r3, [r7, #0]
 8006736:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8006738:	683b      	ldr	r3, [r7, #0]
 800673a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800673c:	683b      	ldr	r3, [r7, #0]
 800673e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8006740:	f000 fae6 	bl	8006d10 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006744:	687b      	ldr	r3, [r7, #4]
 8006746:	681b      	ldr	r3, [r3, #0]
 8006748:	689a      	ldr	r2, [r3, #8]
 800674a:	687b      	ldr	r3, [r7, #4]
 800674c:	681b      	ldr	r3, [r3, #0]
 800674e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8006752:	609a      	str	r2, [r3, #8]
      break;
 8006754:	e03c      	b.n	80067d0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006756:	687b      	ldr	r3, [r7, #4]
 8006758:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800675a:	683b      	ldr	r3, [r7, #0]
 800675c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800675e:	683b      	ldr	r3, [r7, #0]
 8006760:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006762:	461a      	mov	r2, r3
 8006764:	f000 fa5a 	bl	8006c1c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006768:	687b      	ldr	r3, [r7, #4]
 800676a:	681b      	ldr	r3, [r3, #0]
 800676c:	2150      	movs	r1, #80	@ 0x50
 800676e:	4618      	mov	r0, r3
 8006770:	f000 fab3 	bl	8006cda <TIM_ITRx_SetConfig>
      break;
 8006774:	e02c      	b.n	80067d0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8006776:	687b      	ldr	r3, [r7, #4]
 8006778:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800677a:	683b      	ldr	r3, [r7, #0]
 800677c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800677e:	683b      	ldr	r3, [r7, #0]
 8006780:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8006782:	461a      	mov	r2, r3
 8006784:	f000 fa79 	bl	8006c7a <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8006788:	687b      	ldr	r3, [r7, #4]
 800678a:	681b      	ldr	r3, [r3, #0]
 800678c:	2160      	movs	r1, #96	@ 0x60
 800678e:	4618      	mov	r0, r3
 8006790:	f000 faa3 	bl	8006cda <TIM_ITRx_SetConfig>
      break;
 8006794:	e01c      	b.n	80067d0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006796:	687b      	ldr	r3, [r7, #4]
 8006798:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800679a:	683b      	ldr	r3, [r7, #0]
 800679c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800679e:	683b      	ldr	r3, [r7, #0]
 80067a0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80067a2:	461a      	mov	r2, r3
 80067a4:	f000 fa3a 	bl	8006c1c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80067a8:	687b      	ldr	r3, [r7, #4]
 80067aa:	681b      	ldr	r3, [r3, #0]
 80067ac:	2140      	movs	r1, #64	@ 0x40
 80067ae:	4618      	mov	r0, r3
 80067b0:	f000 fa93 	bl	8006cda <TIM_ITRx_SetConfig>
      break;
 80067b4:	e00c      	b.n	80067d0 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80067b6:	687b      	ldr	r3, [r7, #4]
 80067b8:	681a      	ldr	r2, [r3, #0]
 80067ba:	683b      	ldr	r3, [r7, #0]
 80067bc:	681b      	ldr	r3, [r3, #0]
 80067be:	4619      	mov	r1, r3
 80067c0:	4610      	mov	r0, r2
 80067c2:	f000 fa8a 	bl	8006cda <TIM_ITRx_SetConfig>
      break;
 80067c6:	e003      	b.n	80067d0 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80067c8:	2301      	movs	r3, #1
 80067ca:	73fb      	strb	r3, [r7, #15]
      break;
 80067cc:	e000      	b.n	80067d0 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80067ce:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80067d0:	687b      	ldr	r3, [r7, #4]
 80067d2:	2201      	movs	r2, #1
 80067d4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80067d8:	687b      	ldr	r3, [r7, #4]
 80067da:	2200      	movs	r2, #0
 80067dc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80067e0:	7bfb      	ldrb	r3, [r7, #15]
}
 80067e2:	4618      	mov	r0, r3
 80067e4:	3710      	adds	r7, #16
 80067e6:	46bd      	mov	sp, r7
 80067e8:	bd80      	pop	{r7, pc}
	...

080067ec <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80067ec:	b480      	push	{r7}
 80067ee:	b085      	sub	sp, #20
 80067f0:	af00      	add	r7, sp, #0
 80067f2:	6078      	str	r0, [r7, #4]
 80067f4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80067f6:	687b      	ldr	r3, [r7, #4]
 80067f8:	681b      	ldr	r3, [r3, #0]
 80067fa:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80067fc:	687b      	ldr	r3, [r7, #4]
 80067fe:	4a3a      	ldr	r2, [pc, #232]	@ (80068e8 <TIM_Base_SetConfig+0xfc>)
 8006800:	4293      	cmp	r3, r2
 8006802:	d00f      	beq.n	8006824 <TIM_Base_SetConfig+0x38>
 8006804:	687b      	ldr	r3, [r7, #4]
 8006806:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800680a:	d00b      	beq.n	8006824 <TIM_Base_SetConfig+0x38>
 800680c:	687b      	ldr	r3, [r7, #4]
 800680e:	4a37      	ldr	r2, [pc, #220]	@ (80068ec <TIM_Base_SetConfig+0x100>)
 8006810:	4293      	cmp	r3, r2
 8006812:	d007      	beq.n	8006824 <TIM_Base_SetConfig+0x38>
 8006814:	687b      	ldr	r3, [r7, #4]
 8006816:	4a36      	ldr	r2, [pc, #216]	@ (80068f0 <TIM_Base_SetConfig+0x104>)
 8006818:	4293      	cmp	r3, r2
 800681a:	d003      	beq.n	8006824 <TIM_Base_SetConfig+0x38>
 800681c:	687b      	ldr	r3, [r7, #4]
 800681e:	4a35      	ldr	r2, [pc, #212]	@ (80068f4 <TIM_Base_SetConfig+0x108>)
 8006820:	4293      	cmp	r3, r2
 8006822:	d108      	bne.n	8006836 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006824:	68fb      	ldr	r3, [r7, #12]
 8006826:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800682a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800682c:	683b      	ldr	r3, [r7, #0]
 800682e:	685b      	ldr	r3, [r3, #4]
 8006830:	68fa      	ldr	r2, [r7, #12]
 8006832:	4313      	orrs	r3, r2
 8006834:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006836:	687b      	ldr	r3, [r7, #4]
 8006838:	4a2b      	ldr	r2, [pc, #172]	@ (80068e8 <TIM_Base_SetConfig+0xfc>)
 800683a:	4293      	cmp	r3, r2
 800683c:	d01b      	beq.n	8006876 <TIM_Base_SetConfig+0x8a>
 800683e:	687b      	ldr	r3, [r7, #4]
 8006840:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006844:	d017      	beq.n	8006876 <TIM_Base_SetConfig+0x8a>
 8006846:	687b      	ldr	r3, [r7, #4]
 8006848:	4a28      	ldr	r2, [pc, #160]	@ (80068ec <TIM_Base_SetConfig+0x100>)
 800684a:	4293      	cmp	r3, r2
 800684c:	d013      	beq.n	8006876 <TIM_Base_SetConfig+0x8a>
 800684e:	687b      	ldr	r3, [r7, #4]
 8006850:	4a27      	ldr	r2, [pc, #156]	@ (80068f0 <TIM_Base_SetConfig+0x104>)
 8006852:	4293      	cmp	r3, r2
 8006854:	d00f      	beq.n	8006876 <TIM_Base_SetConfig+0x8a>
 8006856:	687b      	ldr	r3, [r7, #4]
 8006858:	4a26      	ldr	r2, [pc, #152]	@ (80068f4 <TIM_Base_SetConfig+0x108>)
 800685a:	4293      	cmp	r3, r2
 800685c:	d00b      	beq.n	8006876 <TIM_Base_SetConfig+0x8a>
 800685e:	687b      	ldr	r3, [r7, #4]
 8006860:	4a25      	ldr	r2, [pc, #148]	@ (80068f8 <TIM_Base_SetConfig+0x10c>)
 8006862:	4293      	cmp	r3, r2
 8006864:	d007      	beq.n	8006876 <TIM_Base_SetConfig+0x8a>
 8006866:	687b      	ldr	r3, [r7, #4]
 8006868:	4a24      	ldr	r2, [pc, #144]	@ (80068fc <TIM_Base_SetConfig+0x110>)
 800686a:	4293      	cmp	r3, r2
 800686c:	d003      	beq.n	8006876 <TIM_Base_SetConfig+0x8a>
 800686e:	687b      	ldr	r3, [r7, #4]
 8006870:	4a23      	ldr	r2, [pc, #140]	@ (8006900 <TIM_Base_SetConfig+0x114>)
 8006872:	4293      	cmp	r3, r2
 8006874:	d108      	bne.n	8006888 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006876:	68fb      	ldr	r3, [r7, #12]
 8006878:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800687c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800687e:	683b      	ldr	r3, [r7, #0]
 8006880:	68db      	ldr	r3, [r3, #12]
 8006882:	68fa      	ldr	r2, [r7, #12]
 8006884:	4313      	orrs	r3, r2
 8006886:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006888:	68fb      	ldr	r3, [r7, #12]
 800688a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800688e:	683b      	ldr	r3, [r7, #0]
 8006890:	695b      	ldr	r3, [r3, #20]
 8006892:	4313      	orrs	r3, r2
 8006894:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006896:	687b      	ldr	r3, [r7, #4]
 8006898:	68fa      	ldr	r2, [r7, #12]
 800689a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800689c:	683b      	ldr	r3, [r7, #0]
 800689e:	689a      	ldr	r2, [r3, #8]
 80068a0:	687b      	ldr	r3, [r7, #4]
 80068a2:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80068a4:	683b      	ldr	r3, [r7, #0]
 80068a6:	681a      	ldr	r2, [r3, #0]
 80068a8:	687b      	ldr	r3, [r7, #4]
 80068aa:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80068ac:	687b      	ldr	r3, [r7, #4]
 80068ae:	4a0e      	ldr	r2, [pc, #56]	@ (80068e8 <TIM_Base_SetConfig+0xfc>)
 80068b0:	4293      	cmp	r3, r2
 80068b2:	d103      	bne.n	80068bc <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80068b4:	683b      	ldr	r3, [r7, #0]
 80068b6:	691a      	ldr	r2, [r3, #16]
 80068b8:	687b      	ldr	r3, [r7, #4]
 80068ba:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80068bc:	687b      	ldr	r3, [r7, #4]
 80068be:	2201      	movs	r2, #1
 80068c0:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80068c2:	687b      	ldr	r3, [r7, #4]
 80068c4:	691b      	ldr	r3, [r3, #16]
 80068c6:	f003 0301 	and.w	r3, r3, #1
 80068ca:	2b01      	cmp	r3, #1
 80068cc:	d105      	bne.n	80068da <TIM_Base_SetConfig+0xee>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80068ce:	687b      	ldr	r3, [r7, #4]
 80068d0:	691b      	ldr	r3, [r3, #16]
 80068d2:	f023 0201 	bic.w	r2, r3, #1
 80068d6:	687b      	ldr	r3, [r7, #4]
 80068d8:	611a      	str	r2, [r3, #16]
  }
}
 80068da:	bf00      	nop
 80068dc:	3714      	adds	r7, #20
 80068de:	46bd      	mov	sp, r7
 80068e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068e4:	4770      	bx	lr
 80068e6:	bf00      	nop
 80068e8:	40010000 	.word	0x40010000
 80068ec:	40000400 	.word	0x40000400
 80068f0:	40000800 	.word	0x40000800
 80068f4:	40000c00 	.word	0x40000c00
 80068f8:	40014000 	.word	0x40014000
 80068fc:	40014400 	.word	0x40014400
 8006900:	40014800 	.word	0x40014800

08006904 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006904:	b480      	push	{r7}
 8006906:	b087      	sub	sp, #28
 8006908:	af00      	add	r7, sp, #0
 800690a:	6078      	str	r0, [r7, #4]
 800690c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800690e:	687b      	ldr	r3, [r7, #4]
 8006910:	6a1b      	ldr	r3, [r3, #32]
 8006912:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006914:	687b      	ldr	r3, [r7, #4]
 8006916:	6a1b      	ldr	r3, [r3, #32]
 8006918:	f023 0201 	bic.w	r2, r3, #1
 800691c:	687b      	ldr	r3, [r7, #4]
 800691e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006920:	687b      	ldr	r3, [r7, #4]
 8006922:	685b      	ldr	r3, [r3, #4]
 8006924:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006926:	687b      	ldr	r3, [r7, #4]
 8006928:	699b      	ldr	r3, [r3, #24]
 800692a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800692c:	68fb      	ldr	r3, [r7, #12]
 800692e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006932:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8006934:	68fb      	ldr	r3, [r7, #12]
 8006936:	f023 0303 	bic.w	r3, r3, #3
 800693a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800693c:	683b      	ldr	r3, [r7, #0]
 800693e:	681b      	ldr	r3, [r3, #0]
 8006940:	68fa      	ldr	r2, [r7, #12]
 8006942:	4313      	orrs	r3, r2
 8006944:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8006946:	697b      	ldr	r3, [r7, #20]
 8006948:	f023 0302 	bic.w	r3, r3, #2
 800694c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800694e:	683b      	ldr	r3, [r7, #0]
 8006950:	689b      	ldr	r3, [r3, #8]
 8006952:	697a      	ldr	r2, [r7, #20]
 8006954:	4313      	orrs	r3, r2
 8006956:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8006958:	687b      	ldr	r3, [r7, #4]
 800695a:	4a1c      	ldr	r2, [pc, #112]	@ (80069cc <TIM_OC1_SetConfig+0xc8>)
 800695c:	4293      	cmp	r3, r2
 800695e:	d10c      	bne.n	800697a <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8006960:	697b      	ldr	r3, [r7, #20]
 8006962:	f023 0308 	bic.w	r3, r3, #8
 8006966:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8006968:	683b      	ldr	r3, [r7, #0]
 800696a:	68db      	ldr	r3, [r3, #12]
 800696c:	697a      	ldr	r2, [r7, #20]
 800696e:	4313      	orrs	r3, r2
 8006970:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8006972:	697b      	ldr	r3, [r7, #20]
 8006974:	f023 0304 	bic.w	r3, r3, #4
 8006978:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800697a:	687b      	ldr	r3, [r7, #4]
 800697c:	4a13      	ldr	r2, [pc, #76]	@ (80069cc <TIM_OC1_SetConfig+0xc8>)
 800697e:	4293      	cmp	r3, r2
 8006980:	d111      	bne.n	80069a6 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8006982:	693b      	ldr	r3, [r7, #16]
 8006984:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006988:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800698a:	693b      	ldr	r3, [r7, #16]
 800698c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8006990:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8006992:	683b      	ldr	r3, [r7, #0]
 8006994:	695b      	ldr	r3, [r3, #20]
 8006996:	693a      	ldr	r2, [r7, #16]
 8006998:	4313      	orrs	r3, r2
 800699a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800699c:	683b      	ldr	r3, [r7, #0]
 800699e:	699b      	ldr	r3, [r3, #24]
 80069a0:	693a      	ldr	r2, [r7, #16]
 80069a2:	4313      	orrs	r3, r2
 80069a4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80069a6:	687b      	ldr	r3, [r7, #4]
 80069a8:	693a      	ldr	r2, [r7, #16]
 80069aa:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80069ac:	687b      	ldr	r3, [r7, #4]
 80069ae:	68fa      	ldr	r2, [r7, #12]
 80069b0:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80069b2:	683b      	ldr	r3, [r7, #0]
 80069b4:	685a      	ldr	r2, [r3, #4]
 80069b6:	687b      	ldr	r3, [r7, #4]
 80069b8:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80069ba:	687b      	ldr	r3, [r7, #4]
 80069bc:	697a      	ldr	r2, [r7, #20]
 80069be:	621a      	str	r2, [r3, #32]
}
 80069c0:	bf00      	nop
 80069c2:	371c      	adds	r7, #28
 80069c4:	46bd      	mov	sp, r7
 80069c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069ca:	4770      	bx	lr
 80069cc:	40010000 	.word	0x40010000

080069d0 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80069d0:	b480      	push	{r7}
 80069d2:	b087      	sub	sp, #28
 80069d4:	af00      	add	r7, sp, #0
 80069d6:	6078      	str	r0, [r7, #4]
 80069d8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80069da:	687b      	ldr	r3, [r7, #4]
 80069dc:	6a1b      	ldr	r3, [r3, #32]
 80069de:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80069e0:	687b      	ldr	r3, [r7, #4]
 80069e2:	6a1b      	ldr	r3, [r3, #32]
 80069e4:	f023 0210 	bic.w	r2, r3, #16
 80069e8:	687b      	ldr	r3, [r7, #4]
 80069ea:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80069ec:	687b      	ldr	r3, [r7, #4]
 80069ee:	685b      	ldr	r3, [r3, #4]
 80069f0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80069f2:	687b      	ldr	r3, [r7, #4]
 80069f4:	699b      	ldr	r3, [r3, #24]
 80069f6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80069f8:	68fb      	ldr	r3, [r7, #12]
 80069fa:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80069fe:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8006a00:	68fb      	ldr	r3, [r7, #12]
 8006a02:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006a06:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006a08:	683b      	ldr	r3, [r7, #0]
 8006a0a:	681b      	ldr	r3, [r3, #0]
 8006a0c:	021b      	lsls	r3, r3, #8
 8006a0e:	68fa      	ldr	r2, [r7, #12]
 8006a10:	4313      	orrs	r3, r2
 8006a12:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8006a14:	697b      	ldr	r3, [r7, #20]
 8006a16:	f023 0320 	bic.w	r3, r3, #32
 8006a1a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006a1c:	683b      	ldr	r3, [r7, #0]
 8006a1e:	689b      	ldr	r3, [r3, #8]
 8006a20:	011b      	lsls	r3, r3, #4
 8006a22:	697a      	ldr	r2, [r7, #20]
 8006a24:	4313      	orrs	r3, r2
 8006a26:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	4a1e      	ldr	r2, [pc, #120]	@ (8006aa4 <TIM_OC2_SetConfig+0xd4>)
 8006a2c:	4293      	cmp	r3, r2
 8006a2e:	d10d      	bne.n	8006a4c <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8006a30:	697b      	ldr	r3, [r7, #20]
 8006a32:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006a36:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8006a38:	683b      	ldr	r3, [r7, #0]
 8006a3a:	68db      	ldr	r3, [r3, #12]
 8006a3c:	011b      	lsls	r3, r3, #4
 8006a3e:	697a      	ldr	r2, [r7, #20]
 8006a40:	4313      	orrs	r3, r2
 8006a42:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8006a44:	697b      	ldr	r3, [r7, #20]
 8006a46:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006a4a:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006a4c:	687b      	ldr	r3, [r7, #4]
 8006a4e:	4a15      	ldr	r2, [pc, #84]	@ (8006aa4 <TIM_OC2_SetConfig+0xd4>)
 8006a50:	4293      	cmp	r3, r2
 8006a52:	d113      	bne.n	8006a7c <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8006a54:	693b      	ldr	r3, [r7, #16]
 8006a56:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8006a5a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8006a5c:	693b      	ldr	r3, [r7, #16]
 8006a5e:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8006a62:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8006a64:	683b      	ldr	r3, [r7, #0]
 8006a66:	695b      	ldr	r3, [r3, #20]
 8006a68:	009b      	lsls	r3, r3, #2
 8006a6a:	693a      	ldr	r2, [r7, #16]
 8006a6c:	4313      	orrs	r3, r2
 8006a6e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8006a70:	683b      	ldr	r3, [r7, #0]
 8006a72:	699b      	ldr	r3, [r3, #24]
 8006a74:	009b      	lsls	r3, r3, #2
 8006a76:	693a      	ldr	r2, [r7, #16]
 8006a78:	4313      	orrs	r3, r2
 8006a7a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006a7c:	687b      	ldr	r3, [r7, #4]
 8006a7e:	693a      	ldr	r2, [r7, #16]
 8006a80:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006a82:	687b      	ldr	r3, [r7, #4]
 8006a84:	68fa      	ldr	r2, [r7, #12]
 8006a86:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8006a88:	683b      	ldr	r3, [r7, #0]
 8006a8a:	685a      	ldr	r2, [r3, #4]
 8006a8c:	687b      	ldr	r3, [r7, #4]
 8006a8e:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006a90:	687b      	ldr	r3, [r7, #4]
 8006a92:	697a      	ldr	r2, [r7, #20]
 8006a94:	621a      	str	r2, [r3, #32]
}
 8006a96:	bf00      	nop
 8006a98:	371c      	adds	r7, #28
 8006a9a:	46bd      	mov	sp, r7
 8006a9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006aa0:	4770      	bx	lr
 8006aa2:	bf00      	nop
 8006aa4:	40010000 	.word	0x40010000

08006aa8 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006aa8:	b480      	push	{r7}
 8006aaa:	b087      	sub	sp, #28
 8006aac:	af00      	add	r7, sp, #0
 8006aae:	6078      	str	r0, [r7, #4]
 8006ab0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006ab2:	687b      	ldr	r3, [r7, #4]
 8006ab4:	6a1b      	ldr	r3, [r3, #32]
 8006ab6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006ab8:	687b      	ldr	r3, [r7, #4]
 8006aba:	6a1b      	ldr	r3, [r3, #32]
 8006abc:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8006ac0:	687b      	ldr	r3, [r7, #4]
 8006ac2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006ac4:	687b      	ldr	r3, [r7, #4]
 8006ac6:	685b      	ldr	r3, [r3, #4]
 8006ac8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006aca:	687b      	ldr	r3, [r7, #4]
 8006acc:	69db      	ldr	r3, [r3, #28]
 8006ace:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8006ad0:	68fb      	ldr	r3, [r7, #12]
 8006ad2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006ad6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006ad8:	68fb      	ldr	r3, [r7, #12]
 8006ada:	f023 0303 	bic.w	r3, r3, #3
 8006ade:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006ae0:	683b      	ldr	r3, [r7, #0]
 8006ae2:	681b      	ldr	r3, [r3, #0]
 8006ae4:	68fa      	ldr	r2, [r7, #12]
 8006ae6:	4313      	orrs	r3, r2
 8006ae8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8006aea:	697b      	ldr	r3, [r7, #20]
 8006aec:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8006af0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8006af2:	683b      	ldr	r3, [r7, #0]
 8006af4:	689b      	ldr	r3, [r3, #8]
 8006af6:	021b      	lsls	r3, r3, #8
 8006af8:	697a      	ldr	r2, [r7, #20]
 8006afa:	4313      	orrs	r3, r2
 8006afc:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8006afe:	687b      	ldr	r3, [r7, #4]
 8006b00:	4a1d      	ldr	r2, [pc, #116]	@ (8006b78 <TIM_OC3_SetConfig+0xd0>)
 8006b02:	4293      	cmp	r3, r2
 8006b04:	d10d      	bne.n	8006b22 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8006b06:	697b      	ldr	r3, [r7, #20]
 8006b08:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8006b0c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8006b0e:	683b      	ldr	r3, [r7, #0]
 8006b10:	68db      	ldr	r3, [r3, #12]
 8006b12:	021b      	lsls	r3, r3, #8
 8006b14:	697a      	ldr	r2, [r7, #20]
 8006b16:	4313      	orrs	r3, r2
 8006b18:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8006b1a:	697b      	ldr	r3, [r7, #20]
 8006b1c:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8006b20:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006b22:	687b      	ldr	r3, [r7, #4]
 8006b24:	4a14      	ldr	r2, [pc, #80]	@ (8006b78 <TIM_OC3_SetConfig+0xd0>)
 8006b26:	4293      	cmp	r3, r2
 8006b28:	d113      	bne.n	8006b52 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8006b2a:	693b      	ldr	r3, [r7, #16]
 8006b2c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8006b30:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8006b32:	693b      	ldr	r3, [r7, #16]
 8006b34:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8006b38:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8006b3a:	683b      	ldr	r3, [r7, #0]
 8006b3c:	695b      	ldr	r3, [r3, #20]
 8006b3e:	011b      	lsls	r3, r3, #4
 8006b40:	693a      	ldr	r2, [r7, #16]
 8006b42:	4313      	orrs	r3, r2
 8006b44:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8006b46:	683b      	ldr	r3, [r7, #0]
 8006b48:	699b      	ldr	r3, [r3, #24]
 8006b4a:	011b      	lsls	r3, r3, #4
 8006b4c:	693a      	ldr	r2, [r7, #16]
 8006b4e:	4313      	orrs	r3, r2
 8006b50:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006b52:	687b      	ldr	r3, [r7, #4]
 8006b54:	693a      	ldr	r2, [r7, #16]
 8006b56:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006b58:	687b      	ldr	r3, [r7, #4]
 8006b5a:	68fa      	ldr	r2, [r7, #12]
 8006b5c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8006b5e:	683b      	ldr	r3, [r7, #0]
 8006b60:	685a      	ldr	r2, [r3, #4]
 8006b62:	687b      	ldr	r3, [r7, #4]
 8006b64:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006b66:	687b      	ldr	r3, [r7, #4]
 8006b68:	697a      	ldr	r2, [r7, #20]
 8006b6a:	621a      	str	r2, [r3, #32]
}
 8006b6c:	bf00      	nop
 8006b6e:	371c      	adds	r7, #28
 8006b70:	46bd      	mov	sp, r7
 8006b72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b76:	4770      	bx	lr
 8006b78:	40010000 	.word	0x40010000

08006b7c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006b7c:	b480      	push	{r7}
 8006b7e:	b087      	sub	sp, #28
 8006b80:	af00      	add	r7, sp, #0
 8006b82:	6078      	str	r0, [r7, #4]
 8006b84:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006b86:	687b      	ldr	r3, [r7, #4]
 8006b88:	6a1b      	ldr	r3, [r3, #32]
 8006b8a:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006b8c:	687b      	ldr	r3, [r7, #4]
 8006b8e:	6a1b      	ldr	r3, [r3, #32]
 8006b90:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8006b94:	687b      	ldr	r3, [r7, #4]
 8006b96:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006b98:	687b      	ldr	r3, [r7, #4]
 8006b9a:	685b      	ldr	r3, [r3, #4]
 8006b9c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006b9e:	687b      	ldr	r3, [r7, #4]
 8006ba0:	69db      	ldr	r3, [r3, #28]
 8006ba2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8006ba4:	68fb      	ldr	r3, [r7, #12]
 8006ba6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006baa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006bac:	68fb      	ldr	r3, [r7, #12]
 8006bae:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006bb2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006bb4:	683b      	ldr	r3, [r7, #0]
 8006bb6:	681b      	ldr	r3, [r3, #0]
 8006bb8:	021b      	lsls	r3, r3, #8
 8006bba:	68fa      	ldr	r2, [r7, #12]
 8006bbc:	4313      	orrs	r3, r2
 8006bbe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006bc0:	693b      	ldr	r3, [r7, #16]
 8006bc2:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8006bc6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006bc8:	683b      	ldr	r3, [r7, #0]
 8006bca:	689b      	ldr	r3, [r3, #8]
 8006bcc:	031b      	lsls	r3, r3, #12
 8006bce:	693a      	ldr	r2, [r7, #16]
 8006bd0:	4313      	orrs	r3, r2
 8006bd2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006bd4:	687b      	ldr	r3, [r7, #4]
 8006bd6:	4a10      	ldr	r2, [pc, #64]	@ (8006c18 <TIM_OC4_SetConfig+0x9c>)
 8006bd8:	4293      	cmp	r3, r2
 8006bda:	d109      	bne.n	8006bf0 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006bdc:	697b      	ldr	r3, [r7, #20]
 8006bde:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006be2:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8006be4:	683b      	ldr	r3, [r7, #0]
 8006be6:	695b      	ldr	r3, [r3, #20]
 8006be8:	019b      	lsls	r3, r3, #6
 8006bea:	697a      	ldr	r2, [r7, #20]
 8006bec:	4313      	orrs	r3, r2
 8006bee:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006bf0:	687b      	ldr	r3, [r7, #4]
 8006bf2:	697a      	ldr	r2, [r7, #20]
 8006bf4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006bf6:	687b      	ldr	r3, [r7, #4]
 8006bf8:	68fa      	ldr	r2, [r7, #12]
 8006bfa:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006bfc:	683b      	ldr	r3, [r7, #0]
 8006bfe:	685a      	ldr	r2, [r3, #4]
 8006c00:	687b      	ldr	r3, [r7, #4]
 8006c02:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006c04:	687b      	ldr	r3, [r7, #4]
 8006c06:	693a      	ldr	r2, [r7, #16]
 8006c08:	621a      	str	r2, [r3, #32]
}
 8006c0a:	bf00      	nop
 8006c0c:	371c      	adds	r7, #28
 8006c0e:	46bd      	mov	sp, r7
 8006c10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c14:	4770      	bx	lr
 8006c16:	bf00      	nop
 8006c18:	40010000 	.word	0x40010000

08006c1c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006c1c:	b480      	push	{r7}
 8006c1e:	b087      	sub	sp, #28
 8006c20:	af00      	add	r7, sp, #0
 8006c22:	60f8      	str	r0, [r7, #12]
 8006c24:	60b9      	str	r1, [r7, #8]
 8006c26:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006c28:	68fb      	ldr	r3, [r7, #12]
 8006c2a:	6a1b      	ldr	r3, [r3, #32]
 8006c2c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006c2e:	68fb      	ldr	r3, [r7, #12]
 8006c30:	6a1b      	ldr	r3, [r3, #32]
 8006c32:	f023 0201 	bic.w	r2, r3, #1
 8006c36:	68fb      	ldr	r3, [r7, #12]
 8006c38:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006c3a:	68fb      	ldr	r3, [r7, #12]
 8006c3c:	699b      	ldr	r3, [r3, #24]
 8006c3e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006c40:	693b      	ldr	r3, [r7, #16]
 8006c42:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8006c46:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006c48:	687b      	ldr	r3, [r7, #4]
 8006c4a:	011b      	lsls	r3, r3, #4
 8006c4c:	693a      	ldr	r2, [r7, #16]
 8006c4e:	4313      	orrs	r3, r2
 8006c50:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006c52:	697b      	ldr	r3, [r7, #20]
 8006c54:	f023 030a 	bic.w	r3, r3, #10
 8006c58:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8006c5a:	697a      	ldr	r2, [r7, #20]
 8006c5c:	68bb      	ldr	r3, [r7, #8]
 8006c5e:	4313      	orrs	r3, r2
 8006c60:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006c62:	68fb      	ldr	r3, [r7, #12]
 8006c64:	693a      	ldr	r2, [r7, #16]
 8006c66:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006c68:	68fb      	ldr	r3, [r7, #12]
 8006c6a:	697a      	ldr	r2, [r7, #20]
 8006c6c:	621a      	str	r2, [r3, #32]
}
 8006c6e:	bf00      	nop
 8006c70:	371c      	adds	r7, #28
 8006c72:	46bd      	mov	sp, r7
 8006c74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c78:	4770      	bx	lr

08006c7a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006c7a:	b480      	push	{r7}
 8006c7c:	b087      	sub	sp, #28
 8006c7e:	af00      	add	r7, sp, #0
 8006c80:	60f8      	str	r0, [r7, #12]
 8006c82:	60b9      	str	r1, [r7, #8]
 8006c84:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8006c86:	68fb      	ldr	r3, [r7, #12]
 8006c88:	6a1b      	ldr	r3, [r3, #32]
 8006c8a:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006c8c:	68fb      	ldr	r3, [r7, #12]
 8006c8e:	6a1b      	ldr	r3, [r3, #32]
 8006c90:	f023 0210 	bic.w	r2, r3, #16
 8006c94:	68fb      	ldr	r3, [r7, #12]
 8006c96:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006c98:	68fb      	ldr	r3, [r7, #12]
 8006c9a:	699b      	ldr	r3, [r3, #24]
 8006c9c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006c9e:	693b      	ldr	r3, [r7, #16]
 8006ca0:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8006ca4:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006ca6:	687b      	ldr	r3, [r7, #4]
 8006ca8:	031b      	lsls	r3, r3, #12
 8006caa:	693a      	ldr	r2, [r7, #16]
 8006cac:	4313      	orrs	r3, r2
 8006cae:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006cb0:	697b      	ldr	r3, [r7, #20]
 8006cb2:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8006cb6:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006cb8:	68bb      	ldr	r3, [r7, #8]
 8006cba:	011b      	lsls	r3, r3, #4
 8006cbc:	697a      	ldr	r2, [r7, #20]
 8006cbe:	4313      	orrs	r3, r2
 8006cc0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006cc2:	68fb      	ldr	r3, [r7, #12]
 8006cc4:	693a      	ldr	r2, [r7, #16]
 8006cc6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006cc8:	68fb      	ldr	r3, [r7, #12]
 8006cca:	697a      	ldr	r2, [r7, #20]
 8006ccc:	621a      	str	r2, [r3, #32]
}
 8006cce:	bf00      	nop
 8006cd0:	371c      	adds	r7, #28
 8006cd2:	46bd      	mov	sp, r7
 8006cd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cd8:	4770      	bx	lr

08006cda <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006cda:	b480      	push	{r7}
 8006cdc:	b085      	sub	sp, #20
 8006cde:	af00      	add	r7, sp, #0
 8006ce0:	6078      	str	r0, [r7, #4]
 8006ce2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006ce4:	687b      	ldr	r3, [r7, #4]
 8006ce6:	689b      	ldr	r3, [r3, #8]
 8006ce8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006cea:	68fb      	ldr	r3, [r7, #12]
 8006cec:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006cf0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006cf2:	683a      	ldr	r2, [r7, #0]
 8006cf4:	68fb      	ldr	r3, [r7, #12]
 8006cf6:	4313      	orrs	r3, r2
 8006cf8:	f043 0307 	orr.w	r3, r3, #7
 8006cfc:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006cfe:	687b      	ldr	r3, [r7, #4]
 8006d00:	68fa      	ldr	r2, [r7, #12]
 8006d02:	609a      	str	r2, [r3, #8]
}
 8006d04:	bf00      	nop
 8006d06:	3714      	adds	r7, #20
 8006d08:	46bd      	mov	sp, r7
 8006d0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d0e:	4770      	bx	lr

08006d10 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006d10:	b480      	push	{r7}
 8006d12:	b087      	sub	sp, #28
 8006d14:	af00      	add	r7, sp, #0
 8006d16:	60f8      	str	r0, [r7, #12]
 8006d18:	60b9      	str	r1, [r7, #8]
 8006d1a:	607a      	str	r2, [r7, #4]
 8006d1c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006d1e:	68fb      	ldr	r3, [r7, #12]
 8006d20:	689b      	ldr	r3, [r3, #8]
 8006d22:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006d24:	697b      	ldr	r3, [r7, #20]
 8006d26:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8006d2a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006d2c:	683b      	ldr	r3, [r7, #0]
 8006d2e:	021a      	lsls	r2, r3, #8
 8006d30:	687b      	ldr	r3, [r7, #4]
 8006d32:	431a      	orrs	r2, r3
 8006d34:	68bb      	ldr	r3, [r7, #8]
 8006d36:	4313      	orrs	r3, r2
 8006d38:	697a      	ldr	r2, [r7, #20]
 8006d3a:	4313      	orrs	r3, r2
 8006d3c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006d3e:	68fb      	ldr	r3, [r7, #12]
 8006d40:	697a      	ldr	r2, [r7, #20]
 8006d42:	609a      	str	r2, [r3, #8]
}
 8006d44:	bf00      	nop
 8006d46:	371c      	adds	r7, #28
 8006d48:	46bd      	mov	sp, r7
 8006d4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d4e:	4770      	bx	lr

08006d50 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8006d50:	b480      	push	{r7}
 8006d52:	b087      	sub	sp, #28
 8006d54:	af00      	add	r7, sp, #0
 8006d56:	60f8      	str	r0, [r7, #12]
 8006d58:	60b9      	str	r1, [r7, #8]
 8006d5a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8006d5c:	68bb      	ldr	r3, [r7, #8]
 8006d5e:	f003 031f 	and.w	r3, r3, #31
 8006d62:	2201      	movs	r2, #1
 8006d64:	fa02 f303 	lsl.w	r3, r2, r3
 8006d68:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8006d6a:	68fb      	ldr	r3, [r7, #12]
 8006d6c:	6a1a      	ldr	r2, [r3, #32]
 8006d6e:	697b      	ldr	r3, [r7, #20]
 8006d70:	43db      	mvns	r3, r3
 8006d72:	401a      	ands	r2, r3
 8006d74:	68fb      	ldr	r3, [r7, #12]
 8006d76:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8006d78:	68fb      	ldr	r3, [r7, #12]
 8006d7a:	6a1a      	ldr	r2, [r3, #32]
 8006d7c:	68bb      	ldr	r3, [r7, #8]
 8006d7e:	f003 031f 	and.w	r3, r3, #31
 8006d82:	6879      	ldr	r1, [r7, #4]
 8006d84:	fa01 f303 	lsl.w	r3, r1, r3
 8006d88:	431a      	orrs	r2, r3
 8006d8a:	68fb      	ldr	r3, [r7, #12]
 8006d8c:	621a      	str	r2, [r3, #32]
}
 8006d8e:	bf00      	nop
 8006d90:	371c      	adds	r7, #28
 8006d92:	46bd      	mov	sp, r7
 8006d94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d98:	4770      	bx	lr
	...

08006d9c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006d9c:	b480      	push	{r7}
 8006d9e:	b085      	sub	sp, #20
 8006da0:	af00      	add	r7, sp, #0
 8006da2:	6078      	str	r0, [r7, #4]
 8006da4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006da6:	687b      	ldr	r3, [r7, #4]
 8006da8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006dac:	2b01      	cmp	r3, #1
 8006dae:	d101      	bne.n	8006db4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006db0:	2302      	movs	r3, #2
 8006db2:	e050      	b.n	8006e56 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8006db4:	687b      	ldr	r3, [r7, #4]
 8006db6:	2201      	movs	r2, #1
 8006db8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006dbc:	687b      	ldr	r3, [r7, #4]
 8006dbe:	2202      	movs	r2, #2
 8006dc0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006dc4:	687b      	ldr	r3, [r7, #4]
 8006dc6:	681b      	ldr	r3, [r3, #0]
 8006dc8:	685b      	ldr	r3, [r3, #4]
 8006dca:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006dcc:	687b      	ldr	r3, [r7, #4]
 8006dce:	681b      	ldr	r3, [r3, #0]
 8006dd0:	689b      	ldr	r3, [r3, #8]
 8006dd2:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006dd4:	68fb      	ldr	r3, [r7, #12]
 8006dd6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006dda:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006ddc:	683b      	ldr	r3, [r7, #0]
 8006dde:	681b      	ldr	r3, [r3, #0]
 8006de0:	68fa      	ldr	r2, [r7, #12]
 8006de2:	4313      	orrs	r3, r2
 8006de4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006de6:	687b      	ldr	r3, [r7, #4]
 8006de8:	681b      	ldr	r3, [r3, #0]
 8006dea:	68fa      	ldr	r2, [r7, #12]
 8006dec:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006dee:	687b      	ldr	r3, [r7, #4]
 8006df0:	681b      	ldr	r3, [r3, #0]
 8006df2:	4a1c      	ldr	r2, [pc, #112]	@ (8006e64 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8006df4:	4293      	cmp	r3, r2
 8006df6:	d018      	beq.n	8006e2a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006df8:	687b      	ldr	r3, [r7, #4]
 8006dfa:	681b      	ldr	r3, [r3, #0]
 8006dfc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006e00:	d013      	beq.n	8006e2a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006e02:	687b      	ldr	r3, [r7, #4]
 8006e04:	681b      	ldr	r3, [r3, #0]
 8006e06:	4a18      	ldr	r2, [pc, #96]	@ (8006e68 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8006e08:	4293      	cmp	r3, r2
 8006e0a:	d00e      	beq.n	8006e2a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006e0c:	687b      	ldr	r3, [r7, #4]
 8006e0e:	681b      	ldr	r3, [r3, #0]
 8006e10:	4a16      	ldr	r2, [pc, #88]	@ (8006e6c <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8006e12:	4293      	cmp	r3, r2
 8006e14:	d009      	beq.n	8006e2a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006e16:	687b      	ldr	r3, [r7, #4]
 8006e18:	681b      	ldr	r3, [r3, #0]
 8006e1a:	4a15      	ldr	r2, [pc, #84]	@ (8006e70 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8006e1c:	4293      	cmp	r3, r2
 8006e1e:	d004      	beq.n	8006e2a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006e20:	687b      	ldr	r3, [r7, #4]
 8006e22:	681b      	ldr	r3, [r3, #0]
 8006e24:	4a13      	ldr	r2, [pc, #76]	@ (8006e74 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8006e26:	4293      	cmp	r3, r2
 8006e28:	d10c      	bne.n	8006e44 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006e2a:	68bb      	ldr	r3, [r7, #8]
 8006e2c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006e30:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006e32:	683b      	ldr	r3, [r7, #0]
 8006e34:	685b      	ldr	r3, [r3, #4]
 8006e36:	68ba      	ldr	r2, [r7, #8]
 8006e38:	4313      	orrs	r3, r2
 8006e3a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006e3c:	687b      	ldr	r3, [r7, #4]
 8006e3e:	681b      	ldr	r3, [r3, #0]
 8006e40:	68ba      	ldr	r2, [r7, #8]
 8006e42:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006e44:	687b      	ldr	r3, [r7, #4]
 8006e46:	2201      	movs	r2, #1
 8006e48:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006e4c:	687b      	ldr	r3, [r7, #4]
 8006e4e:	2200      	movs	r2, #0
 8006e50:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8006e54:	2300      	movs	r3, #0
}
 8006e56:	4618      	mov	r0, r3
 8006e58:	3714      	adds	r7, #20
 8006e5a:	46bd      	mov	sp, r7
 8006e5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e60:	4770      	bx	lr
 8006e62:	bf00      	nop
 8006e64:	40010000 	.word	0x40010000
 8006e68:	40000400 	.word	0x40000400
 8006e6c:	40000800 	.word	0x40000800
 8006e70:	40000c00 	.word	0x40000c00
 8006e74:	40014000 	.word	0x40014000

08006e78 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006e78:	b580      	push	{r7, lr}
 8006e7a:	b082      	sub	sp, #8
 8006e7c:	af00      	add	r7, sp, #0
 8006e7e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006e80:	687b      	ldr	r3, [r7, #4]
 8006e82:	2b00      	cmp	r3, #0
 8006e84:	d101      	bne.n	8006e8a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006e86:	2301      	movs	r3, #1
 8006e88:	e042      	b.n	8006f10 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8006e8a:	687b      	ldr	r3, [r7, #4]
 8006e8c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006e90:	b2db      	uxtb	r3, r3
 8006e92:	2b00      	cmp	r3, #0
 8006e94:	d106      	bne.n	8006ea4 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006e96:	687b      	ldr	r3, [r7, #4]
 8006e98:	2200      	movs	r2, #0
 8006e9a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006e9e:	6878      	ldr	r0, [r7, #4]
 8006ea0:	f7fc fb36 	bl	8003510 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006ea4:	687b      	ldr	r3, [r7, #4]
 8006ea6:	2224      	movs	r2, #36	@ 0x24
 8006ea8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8006eac:	687b      	ldr	r3, [r7, #4]
 8006eae:	681b      	ldr	r3, [r3, #0]
 8006eb0:	68da      	ldr	r2, [r3, #12]
 8006eb2:	687b      	ldr	r3, [r7, #4]
 8006eb4:	681b      	ldr	r3, [r3, #0]
 8006eb6:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8006eba:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8006ebc:	6878      	ldr	r0, [r7, #4]
 8006ebe:	f000 f82b 	bl	8006f18 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006ec2:	687b      	ldr	r3, [r7, #4]
 8006ec4:	681b      	ldr	r3, [r3, #0]
 8006ec6:	691a      	ldr	r2, [r3, #16]
 8006ec8:	687b      	ldr	r3, [r7, #4]
 8006eca:	681b      	ldr	r3, [r3, #0]
 8006ecc:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8006ed0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006ed2:	687b      	ldr	r3, [r7, #4]
 8006ed4:	681b      	ldr	r3, [r3, #0]
 8006ed6:	695a      	ldr	r2, [r3, #20]
 8006ed8:	687b      	ldr	r3, [r7, #4]
 8006eda:	681b      	ldr	r3, [r3, #0]
 8006edc:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8006ee0:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8006ee2:	687b      	ldr	r3, [r7, #4]
 8006ee4:	681b      	ldr	r3, [r3, #0]
 8006ee6:	68da      	ldr	r2, [r3, #12]
 8006ee8:	687b      	ldr	r3, [r7, #4]
 8006eea:	681b      	ldr	r3, [r3, #0]
 8006eec:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8006ef0:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006ef2:	687b      	ldr	r3, [r7, #4]
 8006ef4:	2200      	movs	r2, #0
 8006ef6:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8006ef8:	687b      	ldr	r3, [r7, #4]
 8006efa:	2220      	movs	r2, #32
 8006efc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8006f00:	687b      	ldr	r3, [r7, #4]
 8006f02:	2220      	movs	r2, #32
 8006f04:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006f08:	687b      	ldr	r3, [r7, #4]
 8006f0a:	2200      	movs	r2, #0
 8006f0c:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8006f0e:	2300      	movs	r3, #0
}
 8006f10:	4618      	mov	r0, r3
 8006f12:	3708      	adds	r7, #8
 8006f14:	46bd      	mov	sp, r7
 8006f16:	bd80      	pop	{r7, pc}

08006f18 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006f18:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006f1c:	b0c0      	sub	sp, #256	@ 0x100
 8006f1e:	af00      	add	r7, sp, #0
 8006f20:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006f24:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006f28:	681b      	ldr	r3, [r3, #0]
 8006f2a:	691b      	ldr	r3, [r3, #16]
 8006f2c:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8006f30:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006f34:	68d9      	ldr	r1, [r3, #12]
 8006f36:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006f3a:	681a      	ldr	r2, [r3, #0]
 8006f3c:	ea40 0301 	orr.w	r3, r0, r1
 8006f40:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8006f42:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006f46:	689a      	ldr	r2, [r3, #8]
 8006f48:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006f4c:	691b      	ldr	r3, [r3, #16]
 8006f4e:	431a      	orrs	r2, r3
 8006f50:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006f54:	695b      	ldr	r3, [r3, #20]
 8006f56:	431a      	orrs	r2, r3
 8006f58:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006f5c:	69db      	ldr	r3, [r3, #28]
 8006f5e:	4313      	orrs	r3, r2
 8006f60:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8006f64:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006f68:	681b      	ldr	r3, [r3, #0]
 8006f6a:	68db      	ldr	r3, [r3, #12]
 8006f6c:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8006f70:	f021 010c 	bic.w	r1, r1, #12
 8006f74:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006f78:	681a      	ldr	r2, [r3, #0]
 8006f7a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8006f7e:	430b      	orrs	r3, r1
 8006f80:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8006f82:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006f86:	681b      	ldr	r3, [r3, #0]
 8006f88:	695b      	ldr	r3, [r3, #20]
 8006f8a:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8006f8e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006f92:	6999      	ldr	r1, [r3, #24]
 8006f94:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006f98:	681a      	ldr	r2, [r3, #0]
 8006f9a:	ea40 0301 	orr.w	r3, r0, r1
 8006f9e:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8006fa0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006fa4:	681a      	ldr	r2, [r3, #0]
 8006fa6:	4b8f      	ldr	r3, [pc, #572]	@ (80071e4 <UART_SetConfig+0x2cc>)
 8006fa8:	429a      	cmp	r2, r3
 8006faa:	d005      	beq.n	8006fb8 <UART_SetConfig+0xa0>
 8006fac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006fb0:	681a      	ldr	r2, [r3, #0]
 8006fb2:	4b8d      	ldr	r3, [pc, #564]	@ (80071e8 <UART_SetConfig+0x2d0>)
 8006fb4:	429a      	cmp	r2, r3
 8006fb6:	d104      	bne.n	8006fc2 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8006fb8:	f7ff f922 	bl	8006200 <HAL_RCC_GetPCLK2Freq>
 8006fbc:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8006fc0:	e003      	b.n	8006fca <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8006fc2:	f7ff f909 	bl	80061d8 <HAL_RCC_GetPCLK1Freq>
 8006fc6:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006fca:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006fce:	69db      	ldr	r3, [r3, #28]
 8006fd0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006fd4:	f040 810c 	bne.w	80071f0 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8006fd8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006fdc:	2200      	movs	r2, #0
 8006fde:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8006fe2:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8006fe6:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8006fea:	4622      	mov	r2, r4
 8006fec:	462b      	mov	r3, r5
 8006fee:	1891      	adds	r1, r2, r2
 8006ff0:	65b9      	str	r1, [r7, #88]	@ 0x58
 8006ff2:	415b      	adcs	r3, r3
 8006ff4:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8006ff6:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8006ffa:	4621      	mov	r1, r4
 8006ffc:	eb12 0801 	adds.w	r8, r2, r1
 8007000:	4629      	mov	r1, r5
 8007002:	eb43 0901 	adc.w	r9, r3, r1
 8007006:	f04f 0200 	mov.w	r2, #0
 800700a:	f04f 0300 	mov.w	r3, #0
 800700e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8007012:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8007016:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800701a:	4690      	mov	r8, r2
 800701c:	4699      	mov	r9, r3
 800701e:	4623      	mov	r3, r4
 8007020:	eb18 0303 	adds.w	r3, r8, r3
 8007024:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8007028:	462b      	mov	r3, r5
 800702a:	eb49 0303 	adc.w	r3, r9, r3
 800702e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8007032:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007036:	685b      	ldr	r3, [r3, #4]
 8007038:	2200      	movs	r2, #0
 800703a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800703e:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8007042:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8007046:	460b      	mov	r3, r1
 8007048:	18db      	adds	r3, r3, r3
 800704a:	653b      	str	r3, [r7, #80]	@ 0x50
 800704c:	4613      	mov	r3, r2
 800704e:	eb42 0303 	adc.w	r3, r2, r3
 8007052:	657b      	str	r3, [r7, #84]	@ 0x54
 8007054:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8007058:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 800705c:	f7f9 fdac 	bl	8000bb8 <__aeabi_uldivmod>
 8007060:	4602      	mov	r2, r0
 8007062:	460b      	mov	r3, r1
 8007064:	4b61      	ldr	r3, [pc, #388]	@ (80071ec <UART_SetConfig+0x2d4>)
 8007066:	fba3 2302 	umull	r2, r3, r3, r2
 800706a:	095b      	lsrs	r3, r3, #5
 800706c:	011c      	lsls	r4, r3, #4
 800706e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007072:	2200      	movs	r2, #0
 8007074:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8007078:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 800707c:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8007080:	4642      	mov	r2, r8
 8007082:	464b      	mov	r3, r9
 8007084:	1891      	adds	r1, r2, r2
 8007086:	64b9      	str	r1, [r7, #72]	@ 0x48
 8007088:	415b      	adcs	r3, r3
 800708a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800708c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8007090:	4641      	mov	r1, r8
 8007092:	eb12 0a01 	adds.w	sl, r2, r1
 8007096:	4649      	mov	r1, r9
 8007098:	eb43 0b01 	adc.w	fp, r3, r1
 800709c:	f04f 0200 	mov.w	r2, #0
 80070a0:	f04f 0300 	mov.w	r3, #0
 80070a4:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80070a8:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80070ac:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80070b0:	4692      	mov	sl, r2
 80070b2:	469b      	mov	fp, r3
 80070b4:	4643      	mov	r3, r8
 80070b6:	eb1a 0303 	adds.w	r3, sl, r3
 80070ba:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80070be:	464b      	mov	r3, r9
 80070c0:	eb4b 0303 	adc.w	r3, fp, r3
 80070c4:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80070c8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80070cc:	685b      	ldr	r3, [r3, #4]
 80070ce:	2200      	movs	r2, #0
 80070d0:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80070d4:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 80070d8:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80070dc:	460b      	mov	r3, r1
 80070de:	18db      	adds	r3, r3, r3
 80070e0:	643b      	str	r3, [r7, #64]	@ 0x40
 80070e2:	4613      	mov	r3, r2
 80070e4:	eb42 0303 	adc.w	r3, r2, r3
 80070e8:	647b      	str	r3, [r7, #68]	@ 0x44
 80070ea:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 80070ee:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 80070f2:	f7f9 fd61 	bl	8000bb8 <__aeabi_uldivmod>
 80070f6:	4602      	mov	r2, r0
 80070f8:	460b      	mov	r3, r1
 80070fa:	4611      	mov	r1, r2
 80070fc:	4b3b      	ldr	r3, [pc, #236]	@ (80071ec <UART_SetConfig+0x2d4>)
 80070fe:	fba3 2301 	umull	r2, r3, r3, r1
 8007102:	095b      	lsrs	r3, r3, #5
 8007104:	2264      	movs	r2, #100	@ 0x64
 8007106:	fb02 f303 	mul.w	r3, r2, r3
 800710a:	1acb      	subs	r3, r1, r3
 800710c:	00db      	lsls	r3, r3, #3
 800710e:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8007112:	4b36      	ldr	r3, [pc, #216]	@ (80071ec <UART_SetConfig+0x2d4>)
 8007114:	fba3 2302 	umull	r2, r3, r3, r2
 8007118:	095b      	lsrs	r3, r3, #5
 800711a:	005b      	lsls	r3, r3, #1
 800711c:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8007120:	441c      	add	r4, r3
 8007122:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007126:	2200      	movs	r2, #0
 8007128:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800712c:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8007130:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8007134:	4642      	mov	r2, r8
 8007136:	464b      	mov	r3, r9
 8007138:	1891      	adds	r1, r2, r2
 800713a:	63b9      	str	r1, [r7, #56]	@ 0x38
 800713c:	415b      	adcs	r3, r3
 800713e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007140:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8007144:	4641      	mov	r1, r8
 8007146:	1851      	adds	r1, r2, r1
 8007148:	6339      	str	r1, [r7, #48]	@ 0x30
 800714a:	4649      	mov	r1, r9
 800714c:	414b      	adcs	r3, r1
 800714e:	637b      	str	r3, [r7, #52]	@ 0x34
 8007150:	f04f 0200 	mov.w	r2, #0
 8007154:	f04f 0300 	mov.w	r3, #0
 8007158:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 800715c:	4659      	mov	r1, fp
 800715e:	00cb      	lsls	r3, r1, #3
 8007160:	4651      	mov	r1, sl
 8007162:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007166:	4651      	mov	r1, sl
 8007168:	00ca      	lsls	r2, r1, #3
 800716a:	4610      	mov	r0, r2
 800716c:	4619      	mov	r1, r3
 800716e:	4603      	mov	r3, r0
 8007170:	4642      	mov	r2, r8
 8007172:	189b      	adds	r3, r3, r2
 8007174:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8007178:	464b      	mov	r3, r9
 800717a:	460a      	mov	r2, r1
 800717c:	eb42 0303 	adc.w	r3, r2, r3
 8007180:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8007184:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007188:	685b      	ldr	r3, [r3, #4]
 800718a:	2200      	movs	r2, #0
 800718c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8007190:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8007194:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8007198:	460b      	mov	r3, r1
 800719a:	18db      	adds	r3, r3, r3
 800719c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800719e:	4613      	mov	r3, r2
 80071a0:	eb42 0303 	adc.w	r3, r2, r3
 80071a4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80071a6:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80071aa:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 80071ae:	f7f9 fd03 	bl	8000bb8 <__aeabi_uldivmod>
 80071b2:	4602      	mov	r2, r0
 80071b4:	460b      	mov	r3, r1
 80071b6:	4b0d      	ldr	r3, [pc, #52]	@ (80071ec <UART_SetConfig+0x2d4>)
 80071b8:	fba3 1302 	umull	r1, r3, r3, r2
 80071bc:	095b      	lsrs	r3, r3, #5
 80071be:	2164      	movs	r1, #100	@ 0x64
 80071c0:	fb01 f303 	mul.w	r3, r1, r3
 80071c4:	1ad3      	subs	r3, r2, r3
 80071c6:	00db      	lsls	r3, r3, #3
 80071c8:	3332      	adds	r3, #50	@ 0x32
 80071ca:	4a08      	ldr	r2, [pc, #32]	@ (80071ec <UART_SetConfig+0x2d4>)
 80071cc:	fba2 2303 	umull	r2, r3, r2, r3
 80071d0:	095b      	lsrs	r3, r3, #5
 80071d2:	f003 0207 	and.w	r2, r3, #7
 80071d6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80071da:	681b      	ldr	r3, [r3, #0]
 80071dc:	4422      	add	r2, r4
 80071de:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80071e0:	e106      	b.n	80073f0 <UART_SetConfig+0x4d8>
 80071e2:	bf00      	nop
 80071e4:	40011000 	.word	0x40011000
 80071e8:	40011400 	.word	0x40011400
 80071ec:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80071f0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80071f4:	2200      	movs	r2, #0
 80071f6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80071fa:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 80071fe:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8007202:	4642      	mov	r2, r8
 8007204:	464b      	mov	r3, r9
 8007206:	1891      	adds	r1, r2, r2
 8007208:	6239      	str	r1, [r7, #32]
 800720a:	415b      	adcs	r3, r3
 800720c:	627b      	str	r3, [r7, #36]	@ 0x24
 800720e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8007212:	4641      	mov	r1, r8
 8007214:	1854      	adds	r4, r2, r1
 8007216:	4649      	mov	r1, r9
 8007218:	eb43 0501 	adc.w	r5, r3, r1
 800721c:	f04f 0200 	mov.w	r2, #0
 8007220:	f04f 0300 	mov.w	r3, #0
 8007224:	00eb      	lsls	r3, r5, #3
 8007226:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800722a:	00e2      	lsls	r2, r4, #3
 800722c:	4614      	mov	r4, r2
 800722e:	461d      	mov	r5, r3
 8007230:	4643      	mov	r3, r8
 8007232:	18e3      	adds	r3, r4, r3
 8007234:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8007238:	464b      	mov	r3, r9
 800723a:	eb45 0303 	adc.w	r3, r5, r3
 800723e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8007242:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007246:	685b      	ldr	r3, [r3, #4]
 8007248:	2200      	movs	r2, #0
 800724a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800724e:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8007252:	f04f 0200 	mov.w	r2, #0
 8007256:	f04f 0300 	mov.w	r3, #0
 800725a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800725e:	4629      	mov	r1, r5
 8007260:	008b      	lsls	r3, r1, #2
 8007262:	4621      	mov	r1, r4
 8007264:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007268:	4621      	mov	r1, r4
 800726a:	008a      	lsls	r2, r1, #2
 800726c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8007270:	f7f9 fca2 	bl	8000bb8 <__aeabi_uldivmod>
 8007274:	4602      	mov	r2, r0
 8007276:	460b      	mov	r3, r1
 8007278:	4b60      	ldr	r3, [pc, #384]	@ (80073fc <UART_SetConfig+0x4e4>)
 800727a:	fba3 2302 	umull	r2, r3, r3, r2
 800727e:	095b      	lsrs	r3, r3, #5
 8007280:	011c      	lsls	r4, r3, #4
 8007282:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007286:	2200      	movs	r2, #0
 8007288:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800728c:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8007290:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8007294:	4642      	mov	r2, r8
 8007296:	464b      	mov	r3, r9
 8007298:	1891      	adds	r1, r2, r2
 800729a:	61b9      	str	r1, [r7, #24]
 800729c:	415b      	adcs	r3, r3
 800729e:	61fb      	str	r3, [r7, #28]
 80072a0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80072a4:	4641      	mov	r1, r8
 80072a6:	1851      	adds	r1, r2, r1
 80072a8:	6139      	str	r1, [r7, #16]
 80072aa:	4649      	mov	r1, r9
 80072ac:	414b      	adcs	r3, r1
 80072ae:	617b      	str	r3, [r7, #20]
 80072b0:	f04f 0200 	mov.w	r2, #0
 80072b4:	f04f 0300 	mov.w	r3, #0
 80072b8:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80072bc:	4659      	mov	r1, fp
 80072be:	00cb      	lsls	r3, r1, #3
 80072c0:	4651      	mov	r1, sl
 80072c2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80072c6:	4651      	mov	r1, sl
 80072c8:	00ca      	lsls	r2, r1, #3
 80072ca:	4610      	mov	r0, r2
 80072cc:	4619      	mov	r1, r3
 80072ce:	4603      	mov	r3, r0
 80072d0:	4642      	mov	r2, r8
 80072d2:	189b      	adds	r3, r3, r2
 80072d4:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80072d8:	464b      	mov	r3, r9
 80072da:	460a      	mov	r2, r1
 80072dc:	eb42 0303 	adc.w	r3, r2, r3
 80072e0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80072e4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80072e8:	685b      	ldr	r3, [r3, #4]
 80072ea:	2200      	movs	r2, #0
 80072ec:	67bb      	str	r3, [r7, #120]	@ 0x78
 80072ee:	67fa      	str	r2, [r7, #124]	@ 0x7c
 80072f0:	f04f 0200 	mov.w	r2, #0
 80072f4:	f04f 0300 	mov.w	r3, #0
 80072f8:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 80072fc:	4649      	mov	r1, r9
 80072fe:	008b      	lsls	r3, r1, #2
 8007300:	4641      	mov	r1, r8
 8007302:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007306:	4641      	mov	r1, r8
 8007308:	008a      	lsls	r2, r1, #2
 800730a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800730e:	f7f9 fc53 	bl	8000bb8 <__aeabi_uldivmod>
 8007312:	4602      	mov	r2, r0
 8007314:	460b      	mov	r3, r1
 8007316:	4611      	mov	r1, r2
 8007318:	4b38      	ldr	r3, [pc, #224]	@ (80073fc <UART_SetConfig+0x4e4>)
 800731a:	fba3 2301 	umull	r2, r3, r3, r1
 800731e:	095b      	lsrs	r3, r3, #5
 8007320:	2264      	movs	r2, #100	@ 0x64
 8007322:	fb02 f303 	mul.w	r3, r2, r3
 8007326:	1acb      	subs	r3, r1, r3
 8007328:	011b      	lsls	r3, r3, #4
 800732a:	3332      	adds	r3, #50	@ 0x32
 800732c:	4a33      	ldr	r2, [pc, #204]	@ (80073fc <UART_SetConfig+0x4e4>)
 800732e:	fba2 2303 	umull	r2, r3, r2, r3
 8007332:	095b      	lsrs	r3, r3, #5
 8007334:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8007338:	441c      	add	r4, r3
 800733a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800733e:	2200      	movs	r2, #0
 8007340:	673b      	str	r3, [r7, #112]	@ 0x70
 8007342:	677a      	str	r2, [r7, #116]	@ 0x74
 8007344:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8007348:	4642      	mov	r2, r8
 800734a:	464b      	mov	r3, r9
 800734c:	1891      	adds	r1, r2, r2
 800734e:	60b9      	str	r1, [r7, #8]
 8007350:	415b      	adcs	r3, r3
 8007352:	60fb      	str	r3, [r7, #12]
 8007354:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8007358:	4641      	mov	r1, r8
 800735a:	1851      	adds	r1, r2, r1
 800735c:	6039      	str	r1, [r7, #0]
 800735e:	4649      	mov	r1, r9
 8007360:	414b      	adcs	r3, r1
 8007362:	607b      	str	r3, [r7, #4]
 8007364:	f04f 0200 	mov.w	r2, #0
 8007368:	f04f 0300 	mov.w	r3, #0
 800736c:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8007370:	4659      	mov	r1, fp
 8007372:	00cb      	lsls	r3, r1, #3
 8007374:	4651      	mov	r1, sl
 8007376:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800737a:	4651      	mov	r1, sl
 800737c:	00ca      	lsls	r2, r1, #3
 800737e:	4610      	mov	r0, r2
 8007380:	4619      	mov	r1, r3
 8007382:	4603      	mov	r3, r0
 8007384:	4642      	mov	r2, r8
 8007386:	189b      	adds	r3, r3, r2
 8007388:	66bb      	str	r3, [r7, #104]	@ 0x68
 800738a:	464b      	mov	r3, r9
 800738c:	460a      	mov	r2, r1
 800738e:	eb42 0303 	adc.w	r3, r2, r3
 8007392:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8007394:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007398:	685b      	ldr	r3, [r3, #4]
 800739a:	2200      	movs	r2, #0
 800739c:	663b      	str	r3, [r7, #96]	@ 0x60
 800739e:	667a      	str	r2, [r7, #100]	@ 0x64
 80073a0:	f04f 0200 	mov.w	r2, #0
 80073a4:	f04f 0300 	mov.w	r3, #0
 80073a8:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 80073ac:	4649      	mov	r1, r9
 80073ae:	008b      	lsls	r3, r1, #2
 80073b0:	4641      	mov	r1, r8
 80073b2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80073b6:	4641      	mov	r1, r8
 80073b8:	008a      	lsls	r2, r1, #2
 80073ba:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 80073be:	f7f9 fbfb 	bl	8000bb8 <__aeabi_uldivmod>
 80073c2:	4602      	mov	r2, r0
 80073c4:	460b      	mov	r3, r1
 80073c6:	4b0d      	ldr	r3, [pc, #52]	@ (80073fc <UART_SetConfig+0x4e4>)
 80073c8:	fba3 1302 	umull	r1, r3, r3, r2
 80073cc:	095b      	lsrs	r3, r3, #5
 80073ce:	2164      	movs	r1, #100	@ 0x64
 80073d0:	fb01 f303 	mul.w	r3, r1, r3
 80073d4:	1ad3      	subs	r3, r2, r3
 80073d6:	011b      	lsls	r3, r3, #4
 80073d8:	3332      	adds	r3, #50	@ 0x32
 80073da:	4a08      	ldr	r2, [pc, #32]	@ (80073fc <UART_SetConfig+0x4e4>)
 80073dc:	fba2 2303 	umull	r2, r3, r2, r3
 80073e0:	095b      	lsrs	r3, r3, #5
 80073e2:	f003 020f 	and.w	r2, r3, #15
 80073e6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80073ea:	681b      	ldr	r3, [r3, #0]
 80073ec:	4422      	add	r2, r4
 80073ee:	609a      	str	r2, [r3, #8]
}
 80073f0:	bf00      	nop
 80073f2:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 80073f6:	46bd      	mov	sp, r7
 80073f8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80073fc:	51eb851f 	.word	0x51eb851f

08007400 <__cvt>:
 8007400:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007404:	ec57 6b10 	vmov	r6, r7, d0
 8007408:	2f00      	cmp	r7, #0
 800740a:	460c      	mov	r4, r1
 800740c:	4619      	mov	r1, r3
 800740e:	463b      	mov	r3, r7
 8007410:	bfbb      	ittet	lt
 8007412:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8007416:	461f      	movlt	r7, r3
 8007418:	2300      	movge	r3, #0
 800741a:	232d      	movlt	r3, #45	@ 0x2d
 800741c:	700b      	strb	r3, [r1, #0]
 800741e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007420:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8007424:	4691      	mov	r9, r2
 8007426:	f023 0820 	bic.w	r8, r3, #32
 800742a:	bfbc      	itt	lt
 800742c:	4632      	movlt	r2, r6
 800742e:	4616      	movlt	r6, r2
 8007430:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8007434:	d005      	beq.n	8007442 <__cvt+0x42>
 8007436:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800743a:	d100      	bne.n	800743e <__cvt+0x3e>
 800743c:	3401      	adds	r4, #1
 800743e:	2102      	movs	r1, #2
 8007440:	e000      	b.n	8007444 <__cvt+0x44>
 8007442:	2103      	movs	r1, #3
 8007444:	ab03      	add	r3, sp, #12
 8007446:	9301      	str	r3, [sp, #4]
 8007448:	ab02      	add	r3, sp, #8
 800744a:	9300      	str	r3, [sp, #0]
 800744c:	ec47 6b10 	vmov	d0, r6, r7
 8007450:	4653      	mov	r3, sl
 8007452:	4622      	mov	r2, r4
 8007454:	f001 f80c 	bl	8008470 <_dtoa_r>
 8007458:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800745c:	4605      	mov	r5, r0
 800745e:	d119      	bne.n	8007494 <__cvt+0x94>
 8007460:	f019 0f01 	tst.w	r9, #1
 8007464:	d00e      	beq.n	8007484 <__cvt+0x84>
 8007466:	eb00 0904 	add.w	r9, r0, r4
 800746a:	2200      	movs	r2, #0
 800746c:	2300      	movs	r3, #0
 800746e:	4630      	mov	r0, r6
 8007470:	4639      	mov	r1, r7
 8007472:	f7f9 fb31 	bl	8000ad8 <__aeabi_dcmpeq>
 8007476:	b108      	cbz	r0, 800747c <__cvt+0x7c>
 8007478:	f8cd 900c 	str.w	r9, [sp, #12]
 800747c:	2230      	movs	r2, #48	@ 0x30
 800747e:	9b03      	ldr	r3, [sp, #12]
 8007480:	454b      	cmp	r3, r9
 8007482:	d31e      	bcc.n	80074c2 <__cvt+0xc2>
 8007484:	9b03      	ldr	r3, [sp, #12]
 8007486:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8007488:	1b5b      	subs	r3, r3, r5
 800748a:	4628      	mov	r0, r5
 800748c:	6013      	str	r3, [r2, #0]
 800748e:	b004      	add	sp, #16
 8007490:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007494:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8007498:	eb00 0904 	add.w	r9, r0, r4
 800749c:	d1e5      	bne.n	800746a <__cvt+0x6a>
 800749e:	7803      	ldrb	r3, [r0, #0]
 80074a0:	2b30      	cmp	r3, #48	@ 0x30
 80074a2:	d10a      	bne.n	80074ba <__cvt+0xba>
 80074a4:	2200      	movs	r2, #0
 80074a6:	2300      	movs	r3, #0
 80074a8:	4630      	mov	r0, r6
 80074aa:	4639      	mov	r1, r7
 80074ac:	f7f9 fb14 	bl	8000ad8 <__aeabi_dcmpeq>
 80074b0:	b918      	cbnz	r0, 80074ba <__cvt+0xba>
 80074b2:	f1c4 0401 	rsb	r4, r4, #1
 80074b6:	f8ca 4000 	str.w	r4, [sl]
 80074ba:	f8da 3000 	ldr.w	r3, [sl]
 80074be:	4499      	add	r9, r3
 80074c0:	e7d3      	b.n	800746a <__cvt+0x6a>
 80074c2:	1c59      	adds	r1, r3, #1
 80074c4:	9103      	str	r1, [sp, #12]
 80074c6:	701a      	strb	r2, [r3, #0]
 80074c8:	e7d9      	b.n	800747e <__cvt+0x7e>

080074ca <__exponent>:
 80074ca:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80074cc:	2900      	cmp	r1, #0
 80074ce:	bfba      	itte	lt
 80074d0:	4249      	neglt	r1, r1
 80074d2:	232d      	movlt	r3, #45	@ 0x2d
 80074d4:	232b      	movge	r3, #43	@ 0x2b
 80074d6:	2909      	cmp	r1, #9
 80074d8:	7002      	strb	r2, [r0, #0]
 80074da:	7043      	strb	r3, [r0, #1]
 80074dc:	dd29      	ble.n	8007532 <__exponent+0x68>
 80074de:	f10d 0307 	add.w	r3, sp, #7
 80074e2:	461d      	mov	r5, r3
 80074e4:	270a      	movs	r7, #10
 80074e6:	461a      	mov	r2, r3
 80074e8:	fbb1 f6f7 	udiv	r6, r1, r7
 80074ec:	fb07 1416 	mls	r4, r7, r6, r1
 80074f0:	3430      	adds	r4, #48	@ 0x30
 80074f2:	f802 4c01 	strb.w	r4, [r2, #-1]
 80074f6:	460c      	mov	r4, r1
 80074f8:	2c63      	cmp	r4, #99	@ 0x63
 80074fa:	f103 33ff 	add.w	r3, r3, #4294967295
 80074fe:	4631      	mov	r1, r6
 8007500:	dcf1      	bgt.n	80074e6 <__exponent+0x1c>
 8007502:	3130      	adds	r1, #48	@ 0x30
 8007504:	1e94      	subs	r4, r2, #2
 8007506:	f803 1c01 	strb.w	r1, [r3, #-1]
 800750a:	1c41      	adds	r1, r0, #1
 800750c:	4623      	mov	r3, r4
 800750e:	42ab      	cmp	r3, r5
 8007510:	d30a      	bcc.n	8007528 <__exponent+0x5e>
 8007512:	f10d 0309 	add.w	r3, sp, #9
 8007516:	1a9b      	subs	r3, r3, r2
 8007518:	42ac      	cmp	r4, r5
 800751a:	bf88      	it	hi
 800751c:	2300      	movhi	r3, #0
 800751e:	3302      	adds	r3, #2
 8007520:	4403      	add	r3, r0
 8007522:	1a18      	subs	r0, r3, r0
 8007524:	b003      	add	sp, #12
 8007526:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007528:	f813 6b01 	ldrb.w	r6, [r3], #1
 800752c:	f801 6f01 	strb.w	r6, [r1, #1]!
 8007530:	e7ed      	b.n	800750e <__exponent+0x44>
 8007532:	2330      	movs	r3, #48	@ 0x30
 8007534:	3130      	adds	r1, #48	@ 0x30
 8007536:	7083      	strb	r3, [r0, #2]
 8007538:	70c1      	strb	r1, [r0, #3]
 800753a:	1d03      	adds	r3, r0, #4
 800753c:	e7f1      	b.n	8007522 <__exponent+0x58>
	...

08007540 <_printf_float>:
 8007540:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007544:	b08d      	sub	sp, #52	@ 0x34
 8007546:	460c      	mov	r4, r1
 8007548:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800754c:	4616      	mov	r6, r2
 800754e:	461f      	mov	r7, r3
 8007550:	4605      	mov	r5, r0
 8007552:	f000 fe7f 	bl	8008254 <_localeconv_r>
 8007556:	6803      	ldr	r3, [r0, #0]
 8007558:	9304      	str	r3, [sp, #16]
 800755a:	4618      	mov	r0, r3
 800755c:	f7f8 fe90 	bl	8000280 <strlen>
 8007560:	2300      	movs	r3, #0
 8007562:	930a      	str	r3, [sp, #40]	@ 0x28
 8007564:	f8d8 3000 	ldr.w	r3, [r8]
 8007568:	9005      	str	r0, [sp, #20]
 800756a:	3307      	adds	r3, #7
 800756c:	f023 0307 	bic.w	r3, r3, #7
 8007570:	f103 0208 	add.w	r2, r3, #8
 8007574:	f894 a018 	ldrb.w	sl, [r4, #24]
 8007578:	f8d4 b000 	ldr.w	fp, [r4]
 800757c:	f8c8 2000 	str.w	r2, [r8]
 8007580:	e9d3 8900 	ldrd	r8, r9, [r3]
 8007584:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8007588:	9307      	str	r3, [sp, #28]
 800758a:	f8cd 8018 	str.w	r8, [sp, #24]
 800758e:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8007592:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007596:	4b9c      	ldr	r3, [pc, #624]	@ (8007808 <_printf_float+0x2c8>)
 8007598:	f04f 32ff 	mov.w	r2, #4294967295
 800759c:	f7f9 face 	bl	8000b3c <__aeabi_dcmpun>
 80075a0:	bb70      	cbnz	r0, 8007600 <_printf_float+0xc0>
 80075a2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80075a6:	4b98      	ldr	r3, [pc, #608]	@ (8007808 <_printf_float+0x2c8>)
 80075a8:	f04f 32ff 	mov.w	r2, #4294967295
 80075ac:	f7f9 faa8 	bl	8000b00 <__aeabi_dcmple>
 80075b0:	bb30      	cbnz	r0, 8007600 <_printf_float+0xc0>
 80075b2:	2200      	movs	r2, #0
 80075b4:	2300      	movs	r3, #0
 80075b6:	4640      	mov	r0, r8
 80075b8:	4649      	mov	r1, r9
 80075ba:	f7f9 fa97 	bl	8000aec <__aeabi_dcmplt>
 80075be:	b110      	cbz	r0, 80075c6 <_printf_float+0x86>
 80075c0:	232d      	movs	r3, #45	@ 0x2d
 80075c2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80075c6:	4a91      	ldr	r2, [pc, #580]	@ (800780c <_printf_float+0x2cc>)
 80075c8:	4b91      	ldr	r3, [pc, #580]	@ (8007810 <_printf_float+0x2d0>)
 80075ca:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 80075ce:	bf94      	ite	ls
 80075d0:	4690      	movls	r8, r2
 80075d2:	4698      	movhi	r8, r3
 80075d4:	2303      	movs	r3, #3
 80075d6:	6123      	str	r3, [r4, #16]
 80075d8:	f02b 0304 	bic.w	r3, fp, #4
 80075dc:	6023      	str	r3, [r4, #0]
 80075de:	f04f 0900 	mov.w	r9, #0
 80075e2:	9700      	str	r7, [sp, #0]
 80075e4:	4633      	mov	r3, r6
 80075e6:	aa0b      	add	r2, sp, #44	@ 0x2c
 80075e8:	4621      	mov	r1, r4
 80075ea:	4628      	mov	r0, r5
 80075ec:	f000 f9d2 	bl	8007994 <_printf_common>
 80075f0:	3001      	adds	r0, #1
 80075f2:	f040 808d 	bne.w	8007710 <_printf_float+0x1d0>
 80075f6:	f04f 30ff 	mov.w	r0, #4294967295
 80075fa:	b00d      	add	sp, #52	@ 0x34
 80075fc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007600:	4642      	mov	r2, r8
 8007602:	464b      	mov	r3, r9
 8007604:	4640      	mov	r0, r8
 8007606:	4649      	mov	r1, r9
 8007608:	f7f9 fa98 	bl	8000b3c <__aeabi_dcmpun>
 800760c:	b140      	cbz	r0, 8007620 <_printf_float+0xe0>
 800760e:	464b      	mov	r3, r9
 8007610:	2b00      	cmp	r3, #0
 8007612:	bfbc      	itt	lt
 8007614:	232d      	movlt	r3, #45	@ 0x2d
 8007616:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800761a:	4a7e      	ldr	r2, [pc, #504]	@ (8007814 <_printf_float+0x2d4>)
 800761c:	4b7e      	ldr	r3, [pc, #504]	@ (8007818 <_printf_float+0x2d8>)
 800761e:	e7d4      	b.n	80075ca <_printf_float+0x8a>
 8007620:	6863      	ldr	r3, [r4, #4]
 8007622:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8007626:	9206      	str	r2, [sp, #24]
 8007628:	1c5a      	adds	r2, r3, #1
 800762a:	d13b      	bne.n	80076a4 <_printf_float+0x164>
 800762c:	2306      	movs	r3, #6
 800762e:	6063      	str	r3, [r4, #4]
 8007630:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8007634:	2300      	movs	r3, #0
 8007636:	6022      	str	r2, [r4, #0]
 8007638:	9303      	str	r3, [sp, #12]
 800763a:	ab0a      	add	r3, sp, #40	@ 0x28
 800763c:	e9cd a301 	strd	sl, r3, [sp, #4]
 8007640:	ab09      	add	r3, sp, #36	@ 0x24
 8007642:	9300      	str	r3, [sp, #0]
 8007644:	6861      	ldr	r1, [r4, #4]
 8007646:	ec49 8b10 	vmov	d0, r8, r9
 800764a:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800764e:	4628      	mov	r0, r5
 8007650:	f7ff fed6 	bl	8007400 <__cvt>
 8007654:	9b06      	ldr	r3, [sp, #24]
 8007656:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8007658:	2b47      	cmp	r3, #71	@ 0x47
 800765a:	4680      	mov	r8, r0
 800765c:	d129      	bne.n	80076b2 <_printf_float+0x172>
 800765e:	1cc8      	adds	r0, r1, #3
 8007660:	db02      	blt.n	8007668 <_printf_float+0x128>
 8007662:	6863      	ldr	r3, [r4, #4]
 8007664:	4299      	cmp	r1, r3
 8007666:	dd41      	ble.n	80076ec <_printf_float+0x1ac>
 8007668:	f1aa 0a02 	sub.w	sl, sl, #2
 800766c:	fa5f fa8a 	uxtb.w	sl, sl
 8007670:	3901      	subs	r1, #1
 8007672:	4652      	mov	r2, sl
 8007674:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8007678:	9109      	str	r1, [sp, #36]	@ 0x24
 800767a:	f7ff ff26 	bl	80074ca <__exponent>
 800767e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8007680:	1813      	adds	r3, r2, r0
 8007682:	2a01      	cmp	r2, #1
 8007684:	4681      	mov	r9, r0
 8007686:	6123      	str	r3, [r4, #16]
 8007688:	dc02      	bgt.n	8007690 <_printf_float+0x150>
 800768a:	6822      	ldr	r2, [r4, #0]
 800768c:	07d2      	lsls	r2, r2, #31
 800768e:	d501      	bpl.n	8007694 <_printf_float+0x154>
 8007690:	3301      	adds	r3, #1
 8007692:	6123      	str	r3, [r4, #16]
 8007694:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8007698:	2b00      	cmp	r3, #0
 800769a:	d0a2      	beq.n	80075e2 <_printf_float+0xa2>
 800769c:	232d      	movs	r3, #45	@ 0x2d
 800769e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80076a2:	e79e      	b.n	80075e2 <_printf_float+0xa2>
 80076a4:	9a06      	ldr	r2, [sp, #24]
 80076a6:	2a47      	cmp	r2, #71	@ 0x47
 80076a8:	d1c2      	bne.n	8007630 <_printf_float+0xf0>
 80076aa:	2b00      	cmp	r3, #0
 80076ac:	d1c0      	bne.n	8007630 <_printf_float+0xf0>
 80076ae:	2301      	movs	r3, #1
 80076b0:	e7bd      	b.n	800762e <_printf_float+0xee>
 80076b2:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80076b6:	d9db      	bls.n	8007670 <_printf_float+0x130>
 80076b8:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 80076bc:	d118      	bne.n	80076f0 <_printf_float+0x1b0>
 80076be:	2900      	cmp	r1, #0
 80076c0:	6863      	ldr	r3, [r4, #4]
 80076c2:	dd0b      	ble.n	80076dc <_printf_float+0x19c>
 80076c4:	6121      	str	r1, [r4, #16]
 80076c6:	b913      	cbnz	r3, 80076ce <_printf_float+0x18e>
 80076c8:	6822      	ldr	r2, [r4, #0]
 80076ca:	07d0      	lsls	r0, r2, #31
 80076cc:	d502      	bpl.n	80076d4 <_printf_float+0x194>
 80076ce:	3301      	adds	r3, #1
 80076d0:	440b      	add	r3, r1
 80076d2:	6123      	str	r3, [r4, #16]
 80076d4:	65a1      	str	r1, [r4, #88]	@ 0x58
 80076d6:	f04f 0900 	mov.w	r9, #0
 80076da:	e7db      	b.n	8007694 <_printf_float+0x154>
 80076dc:	b913      	cbnz	r3, 80076e4 <_printf_float+0x1a4>
 80076de:	6822      	ldr	r2, [r4, #0]
 80076e0:	07d2      	lsls	r2, r2, #31
 80076e2:	d501      	bpl.n	80076e8 <_printf_float+0x1a8>
 80076e4:	3302      	adds	r3, #2
 80076e6:	e7f4      	b.n	80076d2 <_printf_float+0x192>
 80076e8:	2301      	movs	r3, #1
 80076ea:	e7f2      	b.n	80076d2 <_printf_float+0x192>
 80076ec:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 80076f0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80076f2:	4299      	cmp	r1, r3
 80076f4:	db05      	blt.n	8007702 <_printf_float+0x1c2>
 80076f6:	6823      	ldr	r3, [r4, #0]
 80076f8:	6121      	str	r1, [r4, #16]
 80076fa:	07d8      	lsls	r0, r3, #31
 80076fc:	d5ea      	bpl.n	80076d4 <_printf_float+0x194>
 80076fe:	1c4b      	adds	r3, r1, #1
 8007700:	e7e7      	b.n	80076d2 <_printf_float+0x192>
 8007702:	2900      	cmp	r1, #0
 8007704:	bfd4      	ite	le
 8007706:	f1c1 0202 	rsble	r2, r1, #2
 800770a:	2201      	movgt	r2, #1
 800770c:	4413      	add	r3, r2
 800770e:	e7e0      	b.n	80076d2 <_printf_float+0x192>
 8007710:	6823      	ldr	r3, [r4, #0]
 8007712:	055a      	lsls	r2, r3, #21
 8007714:	d407      	bmi.n	8007726 <_printf_float+0x1e6>
 8007716:	6923      	ldr	r3, [r4, #16]
 8007718:	4642      	mov	r2, r8
 800771a:	4631      	mov	r1, r6
 800771c:	4628      	mov	r0, r5
 800771e:	47b8      	blx	r7
 8007720:	3001      	adds	r0, #1
 8007722:	d12b      	bne.n	800777c <_printf_float+0x23c>
 8007724:	e767      	b.n	80075f6 <_printf_float+0xb6>
 8007726:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800772a:	f240 80dd 	bls.w	80078e8 <_printf_float+0x3a8>
 800772e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8007732:	2200      	movs	r2, #0
 8007734:	2300      	movs	r3, #0
 8007736:	f7f9 f9cf 	bl	8000ad8 <__aeabi_dcmpeq>
 800773a:	2800      	cmp	r0, #0
 800773c:	d033      	beq.n	80077a6 <_printf_float+0x266>
 800773e:	4a37      	ldr	r2, [pc, #220]	@ (800781c <_printf_float+0x2dc>)
 8007740:	2301      	movs	r3, #1
 8007742:	4631      	mov	r1, r6
 8007744:	4628      	mov	r0, r5
 8007746:	47b8      	blx	r7
 8007748:	3001      	adds	r0, #1
 800774a:	f43f af54 	beq.w	80075f6 <_printf_float+0xb6>
 800774e:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8007752:	4543      	cmp	r3, r8
 8007754:	db02      	blt.n	800775c <_printf_float+0x21c>
 8007756:	6823      	ldr	r3, [r4, #0]
 8007758:	07d8      	lsls	r0, r3, #31
 800775a:	d50f      	bpl.n	800777c <_printf_float+0x23c>
 800775c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007760:	4631      	mov	r1, r6
 8007762:	4628      	mov	r0, r5
 8007764:	47b8      	blx	r7
 8007766:	3001      	adds	r0, #1
 8007768:	f43f af45 	beq.w	80075f6 <_printf_float+0xb6>
 800776c:	f04f 0900 	mov.w	r9, #0
 8007770:	f108 38ff 	add.w	r8, r8, #4294967295
 8007774:	f104 0a1a 	add.w	sl, r4, #26
 8007778:	45c8      	cmp	r8, r9
 800777a:	dc09      	bgt.n	8007790 <_printf_float+0x250>
 800777c:	6823      	ldr	r3, [r4, #0]
 800777e:	079b      	lsls	r3, r3, #30
 8007780:	f100 8103 	bmi.w	800798a <_printf_float+0x44a>
 8007784:	68e0      	ldr	r0, [r4, #12]
 8007786:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007788:	4298      	cmp	r0, r3
 800778a:	bfb8      	it	lt
 800778c:	4618      	movlt	r0, r3
 800778e:	e734      	b.n	80075fa <_printf_float+0xba>
 8007790:	2301      	movs	r3, #1
 8007792:	4652      	mov	r2, sl
 8007794:	4631      	mov	r1, r6
 8007796:	4628      	mov	r0, r5
 8007798:	47b8      	blx	r7
 800779a:	3001      	adds	r0, #1
 800779c:	f43f af2b 	beq.w	80075f6 <_printf_float+0xb6>
 80077a0:	f109 0901 	add.w	r9, r9, #1
 80077a4:	e7e8      	b.n	8007778 <_printf_float+0x238>
 80077a6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80077a8:	2b00      	cmp	r3, #0
 80077aa:	dc39      	bgt.n	8007820 <_printf_float+0x2e0>
 80077ac:	4a1b      	ldr	r2, [pc, #108]	@ (800781c <_printf_float+0x2dc>)
 80077ae:	2301      	movs	r3, #1
 80077b0:	4631      	mov	r1, r6
 80077b2:	4628      	mov	r0, r5
 80077b4:	47b8      	blx	r7
 80077b6:	3001      	adds	r0, #1
 80077b8:	f43f af1d 	beq.w	80075f6 <_printf_float+0xb6>
 80077bc:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 80077c0:	ea59 0303 	orrs.w	r3, r9, r3
 80077c4:	d102      	bne.n	80077cc <_printf_float+0x28c>
 80077c6:	6823      	ldr	r3, [r4, #0]
 80077c8:	07d9      	lsls	r1, r3, #31
 80077ca:	d5d7      	bpl.n	800777c <_printf_float+0x23c>
 80077cc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80077d0:	4631      	mov	r1, r6
 80077d2:	4628      	mov	r0, r5
 80077d4:	47b8      	blx	r7
 80077d6:	3001      	adds	r0, #1
 80077d8:	f43f af0d 	beq.w	80075f6 <_printf_float+0xb6>
 80077dc:	f04f 0a00 	mov.w	sl, #0
 80077e0:	f104 0b1a 	add.w	fp, r4, #26
 80077e4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80077e6:	425b      	negs	r3, r3
 80077e8:	4553      	cmp	r3, sl
 80077ea:	dc01      	bgt.n	80077f0 <_printf_float+0x2b0>
 80077ec:	464b      	mov	r3, r9
 80077ee:	e793      	b.n	8007718 <_printf_float+0x1d8>
 80077f0:	2301      	movs	r3, #1
 80077f2:	465a      	mov	r2, fp
 80077f4:	4631      	mov	r1, r6
 80077f6:	4628      	mov	r0, r5
 80077f8:	47b8      	blx	r7
 80077fa:	3001      	adds	r0, #1
 80077fc:	f43f aefb 	beq.w	80075f6 <_printf_float+0xb6>
 8007800:	f10a 0a01 	add.w	sl, sl, #1
 8007804:	e7ee      	b.n	80077e4 <_printf_float+0x2a4>
 8007806:	bf00      	nop
 8007808:	7fefffff 	.word	0x7fefffff
 800780c:	08009f90 	.word	0x08009f90
 8007810:	08009f94 	.word	0x08009f94
 8007814:	08009f98 	.word	0x08009f98
 8007818:	08009f9c 	.word	0x08009f9c
 800781c:	08009fa0 	.word	0x08009fa0
 8007820:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8007822:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8007826:	4553      	cmp	r3, sl
 8007828:	bfa8      	it	ge
 800782a:	4653      	movge	r3, sl
 800782c:	2b00      	cmp	r3, #0
 800782e:	4699      	mov	r9, r3
 8007830:	dc36      	bgt.n	80078a0 <_printf_float+0x360>
 8007832:	f04f 0b00 	mov.w	fp, #0
 8007836:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800783a:	f104 021a 	add.w	r2, r4, #26
 800783e:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8007840:	9306      	str	r3, [sp, #24]
 8007842:	eba3 0309 	sub.w	r3, r3, r9
 8007846:	455b      	cmp	r3, fp
 8007848:	dc31      	bgt.n	80078ae <_printf_float+0x36e>
 800784a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800784c:	459a      	cmp	sl, r3
 800784e:	dc3a      	bgt.n	80078c6 <_printf_float+0x386>
 8007850:	6823      	ldr	r3, [r4, #0]
 8007852:	07da      	lsls	r2, r3, #31
 8007854:	d437      	bmi.n	80078c6 <_printf_float+0x386>
 8007856:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007858:	ebaa 0903 	sub.w	r9, sl, r3
 800785c:	9b06      	ldr	r3, [sp, #24]
 800785e:	ebaa 0303 	sub.w	r3, sl, r3
 8007862:	4599      	cmp	r9, r3
 8007864:	bfa8      	it	ge
 8007866:	4699      	movge	r9, r3
 8007868:	f1b9 0f00 	cmp.w	r9, #0
 800786c:	dc33      	bgt.n	80078d6 <_printf_float+0x396>
 800786e:	f04f 0800 	mov.w	r8, #0
 8007872:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007876:	f104 0b1a 	add.w	fp, r4, #26
 800787a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800787c:	ebaa 0303 	sub.w	r3, sl, r3
 8007880:	eba3 0309 	sub.w	r3, r3, r9
 8007884:	4543      	cmp	r3, r8
 8007886:	f77f af79 	ble.w	800777c <_printf_float+0x23c>
 800788a:	2301      	movs	r3, #1
 800788c:	465a      	mov	r2, fp
 800788e:	4631      	mov	r1, r6
 8007890:	4628      	mov	r0, r5
 8007892:	47b8      	blx	r7
 8007894:	3001      	adds	r0, #1
 8007896:	f43f aeae 	beq.w	80075f6 <_printf_float+0xb6>
 800789a:	f108 0801 	add.w	r8, r8, #1
 800789e:	e7ec      	b.n	800787a <_printf_float+0x33a>
 80078a0:	4642      	mov	r2, r8
 80078a2:	4631      	mov	r1, r6
 80078a4:	4628      	mov	r0, r5
 80078a6:	47b8      	blx	r7
 80078a8:	3001      	adds	r0, #1
 80078aa:	d1c2      	bne.n	8007832 <_printf_float+0x2f2>
 80078ac:	e6a3      	b.n	80075f6 <_printf_float+0xb6>
 80078ae:	2301      	movs	r3, #1
 80078b0:	4631      	mov	r1, r6
 80078b2:	4628      	mov	r0, r5
 80078b4:	9206      	str	r2, [sp, #24]
 80078b6:	47b8      	blx	r7
 80078b8:	3001      	adds	r0, #1
 80078ba:	f43f ae9c 	beq.w	80075f6 <_printf_float+0xb6>
 80078be:	9a06      	ldr	r2, [sp, #24]
 80078c0:	f10b 0b01 	add.w	fp, fp, #1
 80078c4:	e7bb      	b.n	800783e <_printf_float+0x2fe>
 80078c6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80078ca:	4631      	mov	r1, r6
 80078cc:	4628      	mov	r0, r5
 80078ce:	47b8      	blx	r7
 80078d0:	3001      	adds	r0, #1
 80078d2:	d1c0      	bne.n	8007856 <_printf_float+0x316>
 80078d4:	e68f      	b.n	80075f6 <_printf_float+0xb6>
 80078d6:	9a06      	ldr	r2, [sp, #24]
 80078d8:	464b      	mov	r3, r9
 80078da:	4442      	add	r2, r8
 80078dc:	4631      	mov	r1, r6
 80078de:	4628      	mov	r0, r5
 80078e0:	47b8      	blx	r7
 80078e2:	3001      	adds	r0, #1
 80078e4:	d1c3      	bne.n	800786e <_printf_float+0x32e>
 80078e6:	e686      	b.n	80075f6 <_printf_float+0xb6>
 80078e8:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 80078ec:	f1ba 0f01 	cmp.w	sl, #1
 80078f0:	dc01      	bgt.n	80078f6 <_printf_float+0x3b6>
 80078f2:	07db      	lsls	r3, r3, #31
 80078f4:	d536      	bpl.n	8007964 <_printf_float+0x424>
 80078f6:	2301      	movs	r3, #1
 80078f8:	4642      	mov	r2, r8
 80078fa:	4631      	mov	r1, r6
 80078fc:	4628      	mov	r0, r5
 80078fe:	47b8      	blx	r7
 8007900:	3001      	adds	r0, #1
 8007902:	f43f ae78 	beq.w	80075f6 <_printf_float+0xb6>
 8007906:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800790a:	4631      	mov	r1, r6
 800790c:	4628      	mov	r0, r5
 800790e:	47b8      	blx	r7
 8007910:	3001      	adds	r0, #1
 8007912:	f43f ae70 	beq.w	80075f6 <_printf_float+0xb6>
 8007916:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800791a:	2200      	movs	r2, #0
 800791c:	2300      	movs	r3, #0
 800791e:	f10a 3aff 	add.w	sl, sl, #4294967295
 8007922:	f7f9 f8d9 	bl	8000ad8 <__aeabi_dcmpeq>
 8007926:	b9c0      	cbnz	r0, 800795a <_printf_float+0x41a>
 8007928:	4653      	mov	r3, sl
 800792a:	f108 0201 	add.w	r2, r8, #1
 800792e:	4631      	mov	r1, r6
 8007930:	4628      	mov	r0, r5
 8007932:	47b8      	blx	r7
 8007934:	3001      	adds	r0, #1
 8007936:	d10c      	bne.n	8007952 <_printf_float+0x412>
 8007938:	e65d      	b.n	80075f6 <_printf_float+0xb6>
 800793a:	2301      	movs	r3, #1
 800793c:	465a      	mov	r2, fp
 800793e:	4631      	mov	r1, r6
 8007940:	4628      	mov	r0, r5
 8007942:	47b8      	blx	r7
 8007944:	3001      	adds	r0, #1
 8007946:	f43f ae56 	beq.w	80075f6 <_printf_float+0xb6>
 800794a:	f108 0801 	add.w	r8, r8, #1
 800794e:	45d0      	cmp	r8, sl
 8007950:	dbf3      	blt.n	800793a <_printf_float+0x3fa>
 8007952:	464b      	mov	r3, r9
 8007954:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8007958:	e6df      	b.n	800771a <_printf_float+0x1da>
 800795a:	f04f 0800 	mov.w	r8, #0
 800795e:	f104 0b1a 	add.w	fp, r4, #26
 8007962:	e7f4      	b.n	800794e <_printf_float+0x40e>
 8007964:	2301      	movs	r3, #1
 8007966:	4642      	mov	r2, r8
 8007968:	e7e1      	b.n	800792e <_printf_float+0x3ee>
 800796a:	2301      	movs	r3, #1
 800796c:	464a      	mov	r2, r9
 800796e:	4631      	mov	r1, r6
 8007970:	4628      	mov	r0, r5
 8007972:	47b8      	blx	r7
 8007974:	3001      	adds	r0, #1
 8007976:	f43f ae3e 	beq.w	80075f6 <_printf_float+0xb6>
 800797a:	f108 0801 	add.w	r8, r8, #1
 800797e:	68e3      	ldr	r3, [r4, #12]
 8007980:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8007982:	1a5b      	subs	r3, r3, r1
 8007984:	4543      	cmp	r3, r8
 8007986:	dcf0      	bgt.n	800796a <_printf_float+0x42a>
 8007988:	e6fc      	b.n	8007784 <_printf_float+0x244>
 800798a:	f04f 0800 	mov.w	r8, #0
 800798e:	f104 0919 	add.w	r9, r4, #25
 8007992:	e7f4      	b.n	800797e <_printf_float+0x43e>

08007994 <_printf_common>:
 8007994:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007998:	4616      	mov	r6, r2
 800799a:	4698      	mov	r8, r3
 800799c:	688a      	ldr	r2, [r1, #8]
 800799e:	690b      	ldr	r3, [r1, #16]
 80079a0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80079a4:	4293      	cmp	r3, r2
 80079a6:	bfb8      	it	lt
 80079a8:	4613      	movlt	r3, r2
 80079aa:	6033      	str	r3, [r6, #0]
 80079ac:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80079b0:	4607      	mov	r7, r0
 80079b2:	460c      	mov	r4, r1
 80079b4:	b10a      	cbz	r2, 80079ba <_printf_common+0x26>
 80079b6:	3301      	adds	r3, #1
 80079b8:	6033      	str	r3, [r6, #0]
 80079ba:	6823      	ldr	r3, [r4, #0]
 80079bc:	0699      	lsls	r1, r3, #26
 80079be:	bf42      	ittt	mi
 80079c0:	6833      	ldrmi	r3, [r6, #0]
 80079c2:	3302      	addmi	r3, #2
 80079c4:	6033      	strmi	r3, [r6, #0]
 80079c6:	6825      	ldr	r5, [r4, #0]
 80079c8:	f015 0506 	ands.w	r5, r5, #6
 80079cc:	d106      	bne.n	80079dc <_printf_common+0x48>
 80079ce:	f104 0a19 	add.w	sl, r4, #25
 80079d2:	68e3      	ldr	r3, [r4, #12]
 80079d4:	6832      	ldr	r2, [r6, #0]
 80079d6:	1a9b      	subs	r3, r3, r2
 80079d8:	42ab      	cmp	r3, r5
 80079da:	dc26      	bgt.n	8007a2a <_printf_common+0x96>
 80079dc:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80079e0:	6822      	ldr	r2, [r4, #0]
 80079e2:	3b00      	subs	r3, #0
 80079e4:	bf18      	it	ne
 80079e6:	2301      	movne	r3, #1
 80079e8:	0692      	lsls	r2, r2, #26
 80079ea:	d42b      	bmi.n	8007a44 <_printf_common+0xb0>
 80079ec:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80079f0:	4641      	mov	r1, r8
 80079f2:	4638      	mov	r0, r7
 80079f4:	47c8      	blx	r9
 80079f6:	3001      	adds	r0, #1
 80079f8:	d01e      	beq.n	8007a38 <_printf_common+0xa4>
 80079fa:	6823      	ldr	r3, [r4, #0]
 80079fc:	6922      	ldr	r2, [r4, #16]
 80079fe:	f003 0306 	and.w	r3, r3, #6
 8007a02:	2b04      	cmp	r3, #4
 8007a04:	bf02      	ittt	eq
 8007a06:	68e5      	ldreq	r5, [r4, #12]
 8007a08:	6833      	ldreq	r3, [r6, #0]
 8007a0a:	1aed      	subeq	r5, r5, r3
 8007a0c:	68a3      	ldr	r3, [r4, #8]
 8007a0e:	bf0c      	ite	eq
 8007a10:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007a14:	2500      	movne	r5, #0
 8007a16:	4293      	cmp	r3, r2
 8007a18:	bfc4      	itt	gt
 8007a1a:	1a9b      	subgt	r3, r3, r2
 8007a1c:	18ed      	addgt	r5, r5, r3
 8007a1e:	2600      	movs	r6, #0
 8007a20:	341a      	adds	r4, #26
 8007a22:	42b5      	cmp	r5, r6
 8007a24:	d11a      	bne.n	8007a5c <_printf_common+0xc8>
 8007a26:	2000      	movs	r0, #0
 8007a28:	e008      	b.n	8007a3c <_printf_common+0xa8>
 8007a2a:	2301      	movs	r3, #1
 8007a2c:	4652      	mov	r2, sl
 8007a2e:	4641      	mov	r1, r8
 8007a30:	4638      	mov	r0, r7
 8007a32:	47c8      	blx	r9
 8007a34:	3001      	adds	r0, #1
 8007a36:	d103      	bne.n	8007a40 <_printf_common+0xac>
 8007a38:	f04f 30ff 	mov.w	r0, #4294967295
 8007a3c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007a40:	3501      	adds	r5, #1
 8007a42:	e7c6      	b.n	80079d2 <_printf_common+0x3e>
 8007a44:	18e1      	adds	r1, r4, r3
 8007a46:	1c5a      	adds	r2, r3, #1
 8007a48:	2030      	movs	r0, #48	@ 0x30
 8007a4a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8007a4e:	4422      	add	r2, r4
 8007a50:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8007a54:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8007a58:	3302      	adds	r3, #2
 8007a5a:	e7c7      	b.n	80079ec <_printf_common+0x58>
 8007a5c:	2301      	movs	r3, #1
 8007a5e:	4622      	mov	r2, r4
 8007a60:	4641      	mov	r1, r8
 8007a62:	4638      	mov	r0, r7
 8007a64:	47c8      	blx	r9
 8007a66:	3001      	adds	r0, #1
 8007a68:	d0e6      	beq.n	8007a38 <_printf_common+0xa4>
 8007a6a:	3601      	adds	r6, #1
 8007a6c:	e7d9      	b.n	8007a22 <_printf_common+0x8e>
	...

08007a70 <_printf_i>:
 8007a70:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007a74:	7e0f      	ldrb	r7, [r1, #24]
 8007a76:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8007a78:	2f78      	cmp	r7, #120	@ 0x78
 8007a7a:	4691      	mov	r9, r2
 8007a7c:	4680      	mov	r8, r0
 8007a7e:	460c      	mov	r4, r1
 8007a80:	469a      	mov	sl, r3
 8007a82:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8007a86:	d807      	bhi.n	8007a98 <_printf_i+0x28>
 8007a88:	2f62      	cmp	r7, #98	@ 0x62
 8007a8a:	d80a      	bhi.n	8007aa2 <_printf_i+0x32>
 8007a8c:	2f00      	cmp	r7, #0
 8007a8e:	f000 80d2 	beq.w	8007c36 <_printf_i+0x1c6>
 8007a92:	2f58      	cmp	r7, #88	@ 0x58
 8007a94:	f000 80b9 	beq.w	8007c0a <_printf_i+0x19a>
 8007a98:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007a9c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8007aa0:	e03a      	b.n	8007b18 <_printf_i+0xa8>
 8007aa2:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8007aa6:	2b15      	cmp	r3, #21
 8007aa8:	d8f6      	bhi.n	8007a98 <_printf_i+0x28>
 8007aaa:	a101      	add	r1, pc, #4	@ (adr r1, 8007ab0 <_printf_i+0x40>)
 8007aac:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8007ab0:	08007b09 	.word	0x08007b09
 8007ab4:	08007b1d 	.word	0x08007b1d
 8007ab8:	08007a99 	.word	0x08007a99
 8007abc:	08007a99 	.word	0x08007a99
 8007ac0:	08007a99 	.word	0x08007a99
 8007ac4:	08007a99 	.word	0x08007a99
 8007ac8:	08007b1d 	.word	0x08007b1d
 8007acc:	08007a99 	.word	0x08007a99
 8007ad0:	08007a99 	.word	0x08007a99
 8007ad4:	08007a99 	.word	0x08007a99
 8007ad8:	08007a99 	.word	0x08007a99
 8007adc:	08007c1d 	.word	0x08007c1d
 8007ae0:	08007b47 	.word	0x08007b47
 8007ae4:	08007bd7 	.word	0x08007bd7
 8007ae8:	08007a99 	.word	0x08007a99
 8007aec:	08007a99 	.word	0x08007a99
 8007af0:	08007c3f 	.word	0x08007c3f
 8007af4:	08007a99 	.word	0x08007a99
 8007af8:	08007b47 	.word	0x08007b47
 8007afc:	08007a99 	.word	0x08007a99
 8007b00:	08007a99 	.word	0x08007a99
 8007b04:	08007bdf 	.word	0x08007bdf
 8007b08:	6833      	ldr	r3, [r6, #0]
 8007b0a:	1d1a      	adds	r2, r3, #4
 8007b0c:	681b      	ldr	r3, [r3, #0]
 8007b0e:	6032      	str	r2, [r6, #0]
 8007b10:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007b14:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8007b18:	2301      	movs	r3, #1
 8007b1a:	e09d      	b.n	8007c58 <_printf_i+0x1e8>
 8007b1c:	6833      	ldr	r3, [r6, #0]
 8007b1e:	6820      	ldr	r0, [r4, #0]
 8007b20:	1d19      	adds	r1, r3, #4
 8007b22:	6031      	str	r1, [r6, #0]
 8007b24:	0606      	lsls	r6, r0, #24
 8007b26:	d501      	bpl.n	8007b2c <_printf_i+0xbc>
 8007b28:	681d      	ldr	r5, [r3, #0]
 8007b2a:	e003      	b.n	8007b34 <_printf_i+0xc4>
 8007b2c:	0645      	lsls	r5, r0, #25
 8007b2e:	d5fb      	bpl.n	8007b28 <_printf_i+0xb8>
 8007b30:	f9b3 5000 	ldrsh.w	r5, [r3]
 8007b34:	2d00      	cmp	r5, #0
 8007b36:	da03      	bge.n	8007b40 <_printf_i+0xd0>
 8007b38:	232d      	movs	r3, #45	@ 0x2d
 8007b3a:	426d      	negs	r5, r5
 8007b3c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007b40:	4859      	ldr	r0, [pc, #356]	@ (8007ca8 <_printf_i+0x238>)
 8007b42:	230a      	movs	r3, #10
 8007b44:	e011      	b.n	8007b6a <_printf_i+0xfa>
 8007b46:	6821      	ldr	r1, [r4, #0]
 8007b48:	6833      	ldr	r3, [r6, #0]
 8007b4a:	0608      	lsls	r0, r1, #24
 8007b4c:	f853 5b04 	ldr.w	r5, [r3], #4
 8007b50:	d402      	bmi.n	8007b58 <_printf_i+0xe8>
 8007b52:	0649      	lsls	r1, r1, #25
 8007b54:	bf48      	it	mi
 8007b56:	b2ad      	uxthmi	r5, r5
 8007b58:	2f6f      	cmp	r7, #111	@ 0x6f
 8007b5a:	4853      	ldr	r0, [pc, #332]	@ (8007ca8 <_printf_i+0x238>)
 8007b5c:	6033      	str	r3, [r6, #0]
 8007b5e:	bf14      	ite	ne
 8007b60:	230a      	movne	r3, #10
 8007b62:	2308      	moveq	r3, #8
 8007b64:	2100      	movs	r1, #0
 8007b66:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8007b6a:	6866      	ldr	r6, [r4, #4]
 8007b6c:	60a6      	str	r6, [r4, #8]
 8007b6e:	2e00      	cmp	r6, #0
 8007b70:	bfa2      	ittt	ge
 8007b72:	6821      	ldrge	r1, [r4, #0]
 8007b74:	f021 0104 	bicge.w	r1, r1, #4
 8007b78:	6021      	strge	r1, [r4, #0]
 8007b7a:	b90d      	cbnz	r5, 8007b80 <_printf_i+0x110>
 8007b7c:	2e00      	cmp	r6, #0
 8007b7e:	d04b      	beq.n	8007c18 <_printf_i+0x1a8>
 8007b80:	4616      	mov	r6, r2
 8007b82:	fbb5 f1f3 	udiv	r1, r5, r3
 8007b86:	fb03 5711 	mls	r7, r3, r1, r5
 8007b8a:	5dc7      	ldrb	r7, [r0, r7]
 8007b8c:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8007b90:	462f      	mov	r7, r5
 8007b92:	42bb      	cmp	r3, r7
 8007b94:	460d      	mov	r5, r1
 8007b96:	d9f4      	bls.n	8007b82 <_printf_i+0x112>
 8007b98:	2b08      	cmp	r3, #8
 8007b9a:	d10b      	bne.n	8007bb4 <_printf_i+0x144>
 8007b9c:	6823      	ldr	r3, [r4, #0]
 8007b9e:	07df      	lsls	r7, r3, #31
 8007ba0:	d508      	bpl.n	8007bb4 <_printf_i+0x144>
 8007ba2:	6923      	ldr	r3, [r4, #16]
 8007ba4:	6861      	ldr	r1, [r4, #4]
 8007ba6:	4299      	cmp	r1, r3
 8007ba8:	bfde      	ittt	le
 8007baa:	2330      	movle	r3, #48	@ 0x30
 8007bac:	f806 3c01 	strble.w	r3, [r6, #-1]
 8007bb0:	f106 36ff 	addle.w	r6, r6, #4294967295
 8007bb4:	1b92      	subs	r2, r2, r6
 8007bb6:	6122      	str	r2, [r4, #16]
 8007bb8:	f8cd a000 	str.w	sl, [sp]
 8007bbc:	464b      	mov	r3, r9
 8007bbe:	aa03      	add	r2, sp, #12
 8007bc0:	4621      	mov	r1, r4
 8007bc2:	4640      	mov	r0, r8
 8007bc4:	f7ff fee6 	bl	8007994 <_printf_common>
 8007bc8:	3001      	adds	r0, #1
 8007bca:	d14a      	bne.n	8007c62 <_printf_i+0x1f2>
 8007bcc:	f04f 30ff 	mov.w	r0, #4294967295
 8007bd0:	b004      	add	sp, #16
 8007bd2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007bd6:	6823      	ldr	r3, [r4, #0]
 8007bd8:	f043 0320 	orr.w	r3, r3, #32
 8007bdc:	6023      	str	r3, [r4, #0]
 8007bde:	4833      	ldr	r0, [pc, #204]	@ (8007cac <_printf_i+0x23c>)
 8007be0:	2778      	movs	r7, #120	@ 0x78
 8007be2:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8007be6:	6823      	ldr	r3, [r4, #0]
 8007be8:	6831      	ldr	r1, [r6, #0]
 8007bea:	061f      	lsls	r7, r3, #24
 8007bec:	f851 5b04 	ldr.w	r5, [r1], #4
 8007bf0:	d402      	bmi.n	8007bf8 <_printf_i+0x188>
 8007bf2:	065f      	lsls	r7, r3, #25
 8007bf4:	bf48      	it	mi
 8007bf6:	b2ad      	uxthmi	r5, r5
 8007bf8:	6031      	str	r1, [r6, #0]
 8007bfa:	07d9      	lsls	r1, r3, #31
 8007bfc:	bf44      	itt	mi
 8007bfe:	f043 0320 	orrmi.w	r3, r3, #32
 8007c02:	6023      	strmi	r3, [r4, #0]
 8007c04:	b11d      	cbz	r5, 8007c0e <_printf_i+0x19e>
 8007c06:	2310      	movs	r3, #16
 8007c08:	e7ac      	b.n	8007b64 <_printf_i+0xf4>
 8007c0a:	4827      	ldr	r0, [pc, #156]	@ (8007ca8 <_printf_i+0x238>)
 8007c0c:	e7e9      	b.n	8007be2 <_printf_i+0x172>
 8007c0e:	6823      	ldr	r3, [r4, #0]
 8007c10:	f023 0320 	bic.w	r3, r3, #32
 8007c14:	6023      	str	r3, [r4, #0]
 8007c16:	e7f6      	b.n	8007c06 <_printf_i+0x196>
 8007c18:	4616      	mov	r6, r2
 8007c1a:	e7bd      	b.n	8007b98 <_printf_i+0x128>
 8007c1c:	6833      	ldr	r3, [r6, #0]
 8007c1e:	6825      	ldr	r5, [r4, #0]
 8007c20:	6961      	ldr	r1, [r4, #20]
 8007c22:	1d18      	adds	r0, r3, #4
 8007c24:	6030      	str	r0, [r6, #0]
 8007c26:	062e      	lsls	r6, r5, #24
 8007c28:	681b      	ldr	r3, [r3, #0]
 8007c2a:	d501      	bpl.n	8007c30 <_printf_i+0x1c0>
 8007c2c:	6019      	str	r1, [r3, #0]
 8007c2e:	e002      	b.n	8007c36 <_printf_i+0x1c6>
 8007c30:	0668      	lsls	r0, r5, #25
 8007c32:	d5fb      	bpl.n	8007c2c <_printf_i+0x1bc>
 8007c34:	8019      	strh	r1, [r3, #0]
 8007c36:	2300      	movs	r3, #0
 8007c38:	6123      	str	r3, [r4, #16]
 8007c3a:	4616      	mov	r6, r2
 8007c3c:	e7bc      	b.n	8007bb8 <_printf_i+0x148>
 8007c3e:	6833      	ldr	r3, [r6, #0]
 8007c40:	1d1a      	adds	r2, r3, #4
 8007c42:	6032      	str	r2, [r6, #0]
 8007c44:	681e      	ldr	r6, [r3, #0]
 8007c46:	6862      	ldr	r2, [r4, #4]
 8007c48:	2100      	movs	r1, #0
 8007c4a:	4630      	mov	r0, r6
 8007c4c:	f7f8 fac8 	bl	80001e0 <memchr>
 8007c50:	b108      	cbz	r0, 8007c56 <_printf_i+0x1e6>
 8007c52:	1b80      	subs	r0, r0, r6
 8007c54:	6060      	str	r0, [r4, #4]
 8007c56:	6863      	ldr	r3, [r4, #4]
 8007c58:	6123      	str	r3, [r4, #16]
 8007c5a:	2300      	movs	r3, #0
 8007c5c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007c60:	e7aa      	b.n	8007bb8 <_printf_i+0x148>
 8007c62:	6923      	ldr	r3, [r4, #16]
 8007c64:	4632      	mov	r2, r6
 8007c66:	4649      	mov	r1, r9
 8007c68:	4640      	mov	r0, r8
 8007c6a:	47d0      	blx	sl
 8007c6c:	3001      	adds	r0, #1
 8007c6e:	d0ad      	beq.n	8007bcc <_printf_i+0x15c>
 8007c70:	6823      	ldr	r3, [r4, #0]
 8007c72:	079b      	lsls	r3, r3, #30
 8007c74:	d413      	bmi.n	8007c9e <_printf_i+0x22e>
 8007c76:	68e0      	ldr	r0, [r4, #12]
 8007c78:	9b03      	ldr	r3, [sp, #12]
 8007c7a:	4298      	cmp	r0, r3
 8007c7c:	bfb8      	it	lt
 8007c7e:	4618      	movlt	r0, r3
 8007c80:	e7a6      	b.n	8007bd0 <_printf_i+0x160>
 8007c82:	2301      	movs	r3, #1
 8007c84:	4632      	mov	r2, r6
 8007c86:	4649      	mov	r1, r9
 8007c88:	4640      	mov	r0, r8
 8007c8a:	47d0      	blx	sl
 8007c8c:	3001      	adds	r0, #1
 8007c8e:	d09d      	beq.n	8007bcc <_printf_i+0x15c>
 8007c90:	3501      	adds	r5, #1
 8007c92:	68e3      	ldr	r3, [r4, #12]
 8007c94:	9903      	ldr	r1, [sp, #12]
 8007c96:	1a5b      	subs	r3, r3, r1
 8007c98:	42ab      	cmp	r3, r5
 8007c9a:	dcf2      	bgt.n	8007c82 <_printf_i+0x212>
 8007c9c:	e7eb      	b.n	8007c76 <_printf_i+0x206>
 8007c9e:	2500      	movs	r5, #0
 8007ca0:	f104 0619 	add.w	r6, r4, #25
 8007ca4:	e7f5      	b.n	8007c92 <_printf_i+0x222>
 8007ca6:	bf00      	nop
 8007ca8:	08009fa2 	.word	0x08009fa2
 8007cac:	08009fb3 	.word	0x08009fb3

08007cb0 <__sflush_r>:
 8007cb0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8007cb4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007cb8:	0716      	lsls	r6, r2, #28
 8007cba:	4605      	mov	r5, r0
 8007cbc:	460c      	mov	r4, r1
 8007cbe:	d454      	bmi.n	8007d6a <__sflush_r+0xba>
 8007cc0:	684b      	ldr	r3, [r1, #4]
 8007cc2:	2b00      	cmp	r3, #0
 8007cc4:	dc02      	bgt.n	8007ccc <__sflush_r+0x1c>
 8007cc6:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8007cc8:	2b00      	cmp	r3, #0
 8007cca:	dd48      	ble.n	8007d5e <__sflush_r+0xae>
 8007ccc:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8007cce:	2e00      	cmp	r6, #0
 8007cd0:	d045      	beq.n	8007d5e <__sflush_r+0xae>
 8007cd2:	2300      	movs	r3, #0
 8007cd4:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8007cd8:	682f      	ldr	r7, [r5, #0]
 8007cda:	6a21      	ldr	r1, [r4, #32]
 8007cdc:	602b      	str	r3, [r5, #0]
 8007cde:	d030      	beq.n	8007d42 <__sflush_r+0x92>
 8007ce0:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8007ce2:	89a3      	ldrh	r3, [r4, #12]
 8007ce4:	0759      	lsls	r1, r3, #29
 8007ce6:	d505      	bpl.n	8007cf4 <__sflush_r+0x44>
 8007ce8:	6863      	ldr	r3, [r4, #4]
 8007cea:	1ad2      	subs	r2, r2, r3
 8007cec:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8007cee:	b10b      	cbz	r3, 8007cf4 <__sflush_r+0x44>
 8007cf0:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8007cf2:	1ad2      	subs	r2, r2, r3
 8007cf4:	2300      	movs	r3, #0
 8007cf6:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8007cf8:	6a21      	ldr	r1, [r4, #32]
 8007cfa:	4628      	mov	r0, r5
 8007cfc:	47b0      	blx	r6
 8007cfe:	1c43      	adds	r3, r0, #1
 8007d00:	89a3      	ldrh	r3, [r4, #12]
 8007d02:	d106      	bne.n	8007d12 <__sflush_r+0x62>
 8007d04:	6829      	ldr	r1, [r5, #0]
 8007d06:	291d      	cmp	r1, #29
 8007d08:	d82b      	bhi.n	8007d62 <__sflush_r+0xb2>
 8007d0a:	4a2a      	ldr	r2, [pc, #168]	@ (8007db4 <__sflush_r+0x104>)
 8007d0c:	410a      	asrs	r2, r1
 8007d0e:	07d6      	lsls	r6, r2, #31
 8007d10:	d427      	bmi.n	8007d62 <__sflush_r+0xb2>
 8007d12:	2200      	movs	r2, #0
 8007d14:	6062      	str	r2, [r4, #4]
 8007d16:	04d9      	lsls	r1, r3, #19
 8007d18:	6922      	ldr	r2, [r4, #16]
 8007d1a:	6022      	str	r2, [r4, #0]
 8007d1c:	d504      	bpl.n	8007d28 <__sflush_r+0x78>
 8007d1e:	1c42      	adds	r2, r0, #1
 8007d20:	d101      	bne.n	8007d26 <__sflush_r+0x76>
 8007d22:	682b      	ldr	r3, [r5, #0]
 8007d24:	b903      	cbnz	r3, 8007d28 <__sflush_r+0x78>
 8007d26:	6560      	str	r0, [r4, #84]	@ 0x54
 8007d28:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8007d2a:	602f      	str	r7, [r5, #0]
 8007d2c:	b1b9      	cbz	r1, 8007d5e <__sflush_r+0xae>
 8007d2e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8007d32:	4299      	cmp	r1, r3
 8007d34:	d002      	beq.n	8007d3c <__sflush_r+0x8c>
 8007d36:	4628      	mov	r0, r5
 8007d38:	f001 f95e 	bl	8008ff8 <_free_r>
 8007d3c:	2300      	movs	r3, #0
 8007d3e:	6363      	str	r3, [r4, #52]	@ 0x34
 8007d40:	e00d      	b.n	8007d5e <__sflush_r+0xae>
 8007d42:	2301      	movs	r3, #1
 8007d44:	4628      	mov	r0, r5
 8007d46:	47b0      	blx	r6
 8007d48:	4602      	mov	r2, r0
 8007d4a:	1c50      	adds	r0, r2, #1
 8007d4c:	d1c9      	bne.n	8007ce2 <__sflush_r+0x32>
 8007d4e:	682b      	ldr	r3, [r5, #0]
 8007d50:	2b00      	cmp	r3, #0
 8007d52:	d0c6      	beq.n	8007ce2 <__sflush_r+0x32>
 8007d54:	2b1d      	cmp	r3, #29
 8007d56:	d001      	beq.n	8007d5c <__sflush_r+0xac>
 8007d58:	2b16      	cmp	r3, #22
 8007d5a:	d11e      	bne.n	8007d9a <__sflush_r+0xea>
 8007d5c:	602f      	str	r7, [r5, #0]
 8007d5e:	2000      	movs	r0, #0
 8007d60:	e022      	b.n	8007da8 <__sflush_r+0xf8>
 8007d62:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007d66:	b21b      	sxth	r3, r3
 8007d68:	e01b      	b.n	8007da2 <__sflush_r+0xf2>
 8007d6a:	690f      	ldr	r7, [r1, #16]
 8007d6c:	2f00      	cmp	r7, #0
 8007d6e:	d0f6      	beq.n	8007d5e <__sflush_r+0xae>
 8007d70:	0793      	lsls	r3, r2, #30
 8007d72:	680e      	ldr	r6, [r1, #0]
 8007d74:	bf08      	it	eq
 8007d76:	694b      	ldreq	r3, [r1, #20]
 8007d78:	600f      	str	r7, [r1, #0]
 8007d7a:	bf18      	it	ne
 8007d7c:	2300      	movne	r3, #0
 8007d7e:	eba6 0807 	sub.w	r8, r6, r7
 8007d82:	608b      	str	r3, [r1, #8]
 8007d84:	f1b8 0f00 	cmp.w	r8, #0
 8007d88:	dde9      	ble.n	8007d5e <__sflush_r+0xae>
 8007d8a:	6a21      	ldr	r1, [r4, #32]
 8007d8c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8007d8e:	4643      	mov	r3, r8
 8007d90:	463a      	mov	r2, r7
 8007d92:	4628      	mov	r0, r5
 8007d94:	47b0      	blx	r6
 8007d96:	2800      	cmp	r0, #0
 8007d98:	dc08      	bgt.n	8007dac <__sflush_r+0xfc>
 8007d9a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007d9e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007da2:	81a3      	strh	r3, [r4, #12]
 8007da4:	f04f 30ff 	mov.w	r0, #4294967295
 8007da8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007dac:	4407      	add	r7, r0
 8007dae:	eba8 0800 	sub.w	r8, r8, r0
 8007db2:	e7e7      	b.n	8007d84 <__sflush_r+0xd4>
 8007db4:	dfbffffe 	.word	0xdfbffffe

08007db8 <_fflush_r>:
 8007db8:	b538      	push	{r3, r4, r5, lr}
 8007dba:	690b      	ldr	r3, [r1, #16]
 8007dbc:	4605      	mov	r5, r0
 8007dbe:	460c      	mov	r4, r1
 8007dc0:	b913      	cbnz	r3, 8007dc8 <_fflush_r+0x10>
 8007dc2:	2500      	movs	r5, #0
 8007dc4:	4628      	mov	r0, r5
 8007dc6:	bd38      	pop	{r3, r4, r5, pc}
 8007dc8:	b118      	cbz	r0, 8007dd2 <_fflush_r+0x1a>
 8007dca:	6a03      	ldr	r3, [r0, #32]
 8007dcc:	b90b      	cbnz	r3, 8007dd2 <_fflush_r+0x1a>
 8007dce:	f000 f8bb 	bl	8007f48 <__sinit>
 8007dd2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007dd6:	2b00      	cmp	r3, #0
 8007dd8:	d0f3      	beq.n	8007dc2 <_fflush_r+0xa>
 8007dda:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8007ddc:	07d0      	lsls	r0, r2, #31
 8007dde:	d404      	bmi.n	8007dea <_fflush_r+0x32>
 8007de0:	0599      	lsls	r1, r3, #22
 8007de2:	d402      	bmi.n	8007dea <_fflush_r+0x32>
 8007de4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007de6:	f000 faaa 	bl	800833e <__retarget_lock_acquire_recursive>
 8007dea:	4628      	mov	r0, r5
 8007dec:	4621      	mov	r1, r4
 8007dee:	f7ff ff5f 	bl	8007cb0 <__sflush_r>
 8007df2:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007df4:	07da      	lsls	r2, r3, #31
 8007df6:	4605      	mov	r5, r0
 8007df8:	d4e4      	bmi.n	8007dc4 <_fflush_r+0xc>
 8007dfa:	89a3      	ldrh	r3, [r4, #12]
 8007dfc:	059b      	lsls	r3, r3, #22
 8007dfe:	d4e1      	bmi.n	8007dc4 <_fflush_r+0xc>
 8007e00:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007e02:	f000 fa9d 	bl	8008340 <__retarget_lock_release_recursive>
 8007e06:	e7dd      	b.n	8007dc4 <_fflush_r+0xc>

08007e08 <fflush>:
 8007e08:	4601      	mov	r1, r0
 8007e0a:	b920      	cbnz	r0, 8007e16 <fflush+0xe>
 8007e0c:	4a04      	ldr	r2, [pc, #16]	@ (8007e20 <fflush+0x18>)
 8007e0e:	4905      	ldr	r1, [pc, #20]	@ (8007e24 <fflush+0x1c>)
 8007e10:	4805      	ldr	r0, [pc, #20]	@ (8007e28 <fflush+0x20>)
 8007e12:	f000 b8b1 	b.w	8007f78 <_fwalk_sglue>
 8007e16:	4b05      	ldr	r3, [pc, #20]	@ (8007e2c <fflush+0x24>)
 8007e18:	6818      	ldr	r0, [r3, #0]
 8007e1a:	f7ff bfcd 	b.w	8007db8 <_fflush_r>
 8007e1e:	bf00      	nop
 8007e20:	20000014 	.word	0x20000014
 8007e24:	08007db9 	.word	0x08007db9
 8007e28:	20000024 	.word	0x20000024
 8007e2c:	20000020 	.word	0x20000020

08007e30 <std>:
 8007e30:	2300      	movs	r3, #0
 8007e32:	b510      	push	{r4, lr}
 8007e34:	4604      	mov	r4, r0
 8007e36:	e9c0 3300 	strd	r3, r3, [r0]
 8007e3a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8007e3e:	6083      	str	r3, [r0, #8]
 8007e40:	8181      	strh	r1, [r0, #12]
 8007e42:	6643      	str	r3, [r0, #100]	@ 0x64
 8007e44:	81c2      	strh	r2, [r0, #14]
 8007e46:	6183      	str	r3, [r0, #24]
 8007e48:	4619      	mov	r1, r3
 8007e4a:	2208      	movs	r2, #8
 8007e4c:	305c      	adds	r0, #92	@ 0x5c
 8007e4e:	f000 f9f9 	bl	8008244 <memset>
 8007e52:	4b0d      	ldr	r3, [pc, #52]	@ (8007e88 <std+0x58>)
 8007e54:	6263      	str	r3, [r4, #36]	@ 0x24
 8007e56:	4b0d      	ldr	r3, [pc, #52]	@ (8007e8c <std+0x5c>)
 8007e58:	62a3      	str	r3, [r4, #40]	@ 0x28
 8007e5a:	4b0d      	ldr	r3, [pc, #52]	@ (8007e90 <std+0x60>)
 8007e5c:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8007e5e:	4b0d      	ldr	r3, [pc, #52]	@ (8007e94 <std+0x64>)
 8007e60:	6323      	str	r3, [r4, #48]	@ 0x30
 8007e62:	4b0d      	ldr	r3, [pc, #52]	@ (8007e98 <std+0x68>)
 8007e64:	6224      	str	r4, [r4, #32]
 8007e66:	429c      	cmp	r4, r3
 8007e68:	d006      	beq.n	8007e78 <std+0x48>
 8007e6a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8007e6e:	4294      	cmp	r4, r2
 8007e70:	d002      	beq.n	8007e78 <std+0x48>
 8007e72:	33d0      	adds	r3, #208	@ 0xd0
 8007e74:	429c      	cmp	r4, r3
 8007e76:	d105      	bne.n	8007e84 <std+0x54>
 8007e78:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8007e7c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007e80:	f000 ba5c 	b.w	800833c <__retarget_lock_init_recursive>
 8007e84:	bd10      	pop	{r4, pc}
 8007e86:	bf00      	nop
 8007e88:	08008095 	.word	0x08008095
 8007e8c:	080080b7 	.word	0x080080b7
 8007e90:	080080ef 	.word	0x080080ef
 8007e94:	08008113 	.word	0x08008113
 8007e98:	2000046c 	.word	0x2000046c

08007e9c <stdio_exit_handler>:
 8007e9c:	4a02      	ldr	r2, [pc, #8]	@ (8007ea8 <stdio_exit_handler+0xc>)
 8007e9e:	4903      	ldr	r1, [pc, #12]	@ (8007eac <stdio_exit_handler+0x10>)
 8007ea0:	4803      	ldr	r0, [pc, #12]	@ (8007eb0 <stdio_exit_handler+0x14>)
 8007ea2:	f000 b869 	b.w	8007f78 <_fwalk_sglue>
 8007ea6:	bf00      	nop
 8007ea8:	20000014 	.word	0x20000014
 8007eac:	08007db9 	.word	0x08007db9
 8007eb0:	20000024 	.word	0x20000024

08007eb4 <cleanup_stdio>:
 8007eb4:	6841      	ldr	r1, [r0, #4]
 8007eb6:	4b0c      	ldr	r3, [pc, #48]	@ (8007ee8 <cleanup_stdio+0x34>)
 8007eb8:	4299      	cmp	r1, r3
 8007eba:	b510      	push	{r4, lr}
 8007ebc:	4604      	mov	r4, r0
 8007ebe:	d001      	beq.n	8007ec4 <cleanup_stdio+0x10>
 8007ec0:	f7ff ff7a 	bl	8007db8 <_fflush_r>
 8007ec4:	68a1      	ldr	r1, [r4, #8]
 8007ec6:	4b09      	ldr	r3, [pc, #36]	@ (8007eec <cleanup_stdio+0x38>)
 8007ec8:	4299      	cmp	r1, r3
 8007eca:	d002      	beq.n	8007ed2 <cleanup_stdio+0x1e>
 8007ecc:	4620      	mov	r0, r4
 8007ece:	f7ff ff73 	bl	8007db8 <_fflush_r>
 8007ed2:	68e1      	ldr	r1, [r4, #12]
 8007ed4:	4b06      	ldr	r3, [pc, #24]	@ (8007ef0 <cleanup_stdio+0x3c>)
 8007ed6:	4299      	cmp	r1, r3
 8007ed8:	d004      	beq.n	8007ee4 <cleanup_stdio+0x30>
 8007eda:	4620      	mov	r0, r4
 8007edc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007ee0:	f7ff bf6a 	b.w	8007db8 <_fflush_r>
 8007ee4:	bd10      	pop	{r4, pc}
 8007ee6:	bf00      	nop
 8007ee8:	2000046c 	.word	0x2000046c
 8007eec:	200004d4 	.word	0x200004d4
 8007ef0:	2000053c 	.word	0x2000053c

08007ef4 <global_stdio_init.part.0>:
 8007ef4:	b510      	push	{r4, lr}
 8007ef6:	4b0b      	ldr	r3, [pc, #44]	@ (8007f24 <global_stdio_init.part.0+0x30>)
 8007ef8:	4c0b      	ldr	r4, [pc, #44]	@ (8007f28 <global_stdio_init.part.0+0x34>)
 8007efa:	4a0c      	ldr	r2, [pc, #48]	@ (8007f2c <global_stdio_init.part.0+0x38>)
 8007efc:	601a      	str	r2, [r3, #0]
 8007efe:	4620      	mov	r0, r4
 8007f00:	2200      	movs	r2, #0
 8007f02:	2104      	movs	r1, #4
 8007f04:	f7ff ff94 	bl	8007e30 <std>
 8007f08:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8007f0c:	2201      	movs	r2, #1
 8007f0e:	2109      	movs	r1, #9
 8007f10:	f7ff ff8e 	bl	8007e30 <std>
 8007f14:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8007f18:	2202      	movs	r2, #2
 8007f1a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007f1e:	2112      	movs	r1, #18
 8007f20:	f7ff bf86 	b.w	8007e30 <std>
 8007f24:	200005a4 	.word	0x200005a4
 8007f28:	2000046c 	.word	0x2000046c
 8007f2c:	08007e9d 	.word	0x08007e9d

08007f30 <__sfp_lock_acquire>:
 8007f30:	4801      	ldr	r0, [pc, #4]	@ (8007f38 <__sfp_lock_acquire+0x8>)
 8007f32:	f000 ba04 	b.w	800833e <__retarget_lock_acquire_recursive>
 8007f36:	bf00      	nop
 8007f38:	200005ad 	.word	0x200005ad

08007f3c <__sfp_lock_release>:
 8007f3c:	4801      	ldr	r0, [pc, #4]	@ (8007f44 <__sfp_lock_release+0x8>)
 8007f3e:	f000 b9ff 	b.w	8008340 <__retarget_lock_release_recursive>
 8007f42:	bf00      	nop
 8007f44:	200005ad 	.word	0x200005ad

08007f48 <__sinit>:
 8007f48:	b510      	push	{r4, lr}
 8007f4a:	4604      	mov	r4, r0
 8007f4c:	f7ff fff0 	bl	8007f30 <__sfp_lock_acquire>
 8007f50:	6a23      	ldr	r3, [r4, #32]
 8007f52:	b11b      	cbz	r3, 8007f5c <__sinit+0x14>
 8007f54:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007f58:	f7ff bff0 	b.w	8007f3c <__sfp_lock_release>
 8007f5c:	4b04      	ldr	r3, [pc, #16]	@ (8007f70 <__sinit+0x28>)
 8007f5e:	6223      	str	r3, [r4, #32]
 8007f60:	4b04      	ldr	r3, [pc, #16]	@ (8007f74 <__sinit+0x2c>)
 8007f62:	681b      	ldr	r3, [r3, #0]
 8007f64:	2b00      	cmp	r3, #0
 8007f66:	d1f5      	bne.n	8007f54 <__sinit+0xc>
 8007f68:	f7ff ffc4 	bl	8007ef4 <global_stdio_init.part.0>
 8007f6c:	e7f2      	b.n	8007f54 <__sinit+0xc>
 8007f6e:	bf00      	nop
 8007f70:	08007eb5 	.word	0x08007eb5
 8007f74:	200005a4 	.word	0x200005a4

08007f78 <_fwalk_sglue>:
 8007f78:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007f7c:	4607      	mov	r7, r0
 8007f7e:	4688      	mov	r8, r1
 8007f80:	4614      	mov	r4, r2
 8007f82:	2600      	movs	r6, #0
 8007f84:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8007f88:	f1b9 0901 	subs.w	r9, r9, #1
 8007f8c:	d505      	bpl.n	8007f9a <_fwalk_sglue+0x22>
 8007f8e:	6824      	ldr	r4, [r4, #0]
 8007f90:	2c00      	cmp	r4, #0
 8007f92:	d1f7      	bne.n	8007f84 <_fwalk_sglue+0xc>
 8007f94:	4630      	mov	r0, r6
 8007f96:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007f9a:	89ab      	ldrh	r3, [r5, #12]
 8007f9c:	2b01      	cmp	r3, #1
 8007f9e:	d907      	bls.n	8007fb0 <_fwalk_sglue+0x38>
 8007fa0:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8007fa4:	3301      	adds	r3, #1
 8007fa6:	d003      	beq.n	8007fb0 <_fwalk_sglue+0x38>
 8007fa8:	4629      	mov	r1, r5
 8007faa:	4638      	mov	r0, r7
 8007fac:	47c0      	blx	r8
 8007fae:	4306      	orrs	r6, r0
 8007fb0:	3568      	adds	r5, #104	@ 0x68
 8007fb2:	e7e9      	b.n	8007f88 <_fwalk_sglue+0x10>

08007fb4 <iprintf>:
 8007fb4:	b40f      	push	{r0, r1, r2, r3}
 8007fb6:	b507      	push	{r0, r1, r2, lr}
 8007fb8:	4906      	ldr	r1, [pc, #24]	@ (8007fd4 <iprintf+0x20>)
 8007fba:	ab04      	add	r3, sp, #16
 8007fbc:	6808      	ldr	r0, [r1, #0]
 8007fbe:	f853 2b04 	ldr.w	r2, [r3], #4
 8007fc2:	6881      	ldr	r1, [r0, #8]
 8007fc4:	9301      	str	r3, [sp, #4]
 8007fc6:	f001 fcc3 	bl	8009950 <_vfiprintf_r>
 8007fca:	b003      	add	sp, #12
 8007fcc:	f85d eb04 	ldr.w	lr, [sp], #4
 8007fd0:	b004      	add	sp, #16
 8007fd2:	4770      	bx	lr
 8007fd4:	20000020 	.word	0x20000020

08007fd8 <_puts_r>:
 8007fd8:	6a03      	ldr	r3, [r0, #32]
 8007fda:	b570      	push	{r4, r5, r6, lr}
 8007fdc:	6884      	ldr	r4, [r0, #8]
 8007fde:	4605      	mov	r5, r0
 8007fe0:	460e      	mov	r6, r1
 8007fe2:	b90b      	cbnz	r3, 8007fe8 <_puts_r+0x10>
 8007fe4:	f7ff ffb0 	bl	8007f48 <__sinit>
 8007fe8:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007fea:	07db      	lsls	r3, r3, #31
 8007fec:	d405      	bmi.n	8007ffa <_puts_r+0x22>
 8007fee:	89a3      	ldrh	r3, [r4, #12]
 8007ff0:	0598      	lsls	r0, r3, #22
 8007ff2:	d402      	bmi.n	8007ffa <_puts_r+0x22>
 8007ff4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007ff6:	f000 f9a2 	bl	800833e <__retarget_lock_acquire_recursive>
 8007ffa:	89a3      	ldrh	r3, [r4, #12]
 8007ffc:	0719      	lsls	r1, r3, #28
 8007ffe:	d502      	bpl.n	8008006 <_puts_r+0x2e>
 8008000:	6923      	ldr	r3, [r4, #16]
 8008002:	2b00      	cmp	r3, #0
 8008004:	d135      	bne.n	8008072 <_puts_r+0x9a>
 8008006:	4621      	mov	r1, r4
 8008008:	4628      	mov	r0, r5
 800800a:	f000 f8c5 	bl	8008198 <__swsetup_r>
 800800e:	b380      	cbz	r0, 8008072 <_puts_r+0x9a>
 8008010:	f04f 35ff 	mov.w	r5, #4294967295
 8008014:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8008016:	07da      	lsls	r2, r3, #31
 8008018:	d405      	bmi.n	8008026 <_puts_r+0x4e>
 800801a:	89a3      	ldrh	r3, [r4, #12]
 800801c:	059b      	lsls	r3, r3, #22
 800801e:	d402      	bmi.n	8008026 <_puts_r+0x4e>
 8008020:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008022:	f000 f98d 	bl	8008340 <__retarget_lock_release_recursive>
 8008026:	4628      	mov	r0, r5
 8008028:	bd70      	pop	{r4, r5, r6, pc}
 800802a:	2b00      	cmp	r3, #0
 800802c:	da04      	bge.n	8008038 <_puts_r+0x60>
 800802e:	69a2      	ldr	r2, [r4, #24]
 8008030:	429a      	cmp	r2, r3
 8008032:	dc17      	bgt.n	8008064 <_puts_r+0x8c>
 8008034:	290a      	cmp	r1, #10
 8008036:	d015      	beq.n	8008064 <_puts_r+0x8c>
 8008038:	6823      	ldr	r3, [r4, #0]
 800803a:	1c5a      	adds	r2, r3, #1
 800803c:	6022      	str	r2, [r4, #0]
 800803e:	7019      	strb	r1, [r3, #0]
 8008040:	68a3      	ldr	r3, [r4, #8]
 8008042:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8008046:	3b01      	subs	r3, #1
 8008048:	60a3      	str	r3, [r4, #8]
 800804a:	2900      	cmp	r1, #0
 800804c:	d1ed      	bne.n	800802a <_puts_r+0x52>
 800804e:	2b00      	cmp	r3, #0
 8008050:	da11      	bge.n	8008076 <_puts_r+0x9e>
 8008052:	4622      	mov	r2, r4
 8008054:	210a      	movs	r1, #10
 8008056:	4628      	mov	r0, r5
 8008058:	f000 f85f 	bl	800811a <__swbuf_r>
 800805c:	3001      	adds	r0, #1
 800805e:	d0d7      	beq.n	8008010 <_puts_r+0x38>
 8008060:	250a      	movs	r5, #10
 8008062:	e7d7      	b.n	8008014 <_puts_r+0x3c>
 8008064:	4622      	mov	r2, r4
 8008066:	4628      	mov	r0, r5
 8008068:	f000 f857 	bl	800811a <__swbuf_r>
 800806c:	3001      	adds	r0, #1
 800806e:	d1e7      	bne.n	8008040 <_puts_r+0x68>
 8008070:	e7ce      	b.n	8008010 <_puts_r+0x38>
 8008072:	3e01      	subs	r6, #1
 8008074:	e7e4      	b.n	8008040 <_puts_r+0x68>
 8008076:	6823      	ldr	r3, [r4, #0]
 8008078:	1c5a      	adds	r2, r3, #1
 800807a:	6022      	str	r2, [r4, #0]
 800807c:	220a      	movs	r2, #10
 800807e:	701a      	strb	r2, [r3, #0]
 8008080:	e7ee      	b.n	8008060 <_puts_r+0x88>
	...

08008084 <puts>:
 8008084:	4b02      	ldr	r3, [pc, #8]	@ (8008090 <puts+0xc>)
 8008086:	4601      	mov	r1, r0
 8008088:	6818      	ldr	r0, [r3, #0]
 800808a:	f7ff bfa5 	b.w	8007fd8 <_puts_r>
 800808e:	bf00      	nop
 8008090:	20000020 	.word	0x20000020

08008094 <__sread>:
 8008094:	b510      	push	{r4, lr}
 8008096:	460c      	mov	r4, r1
 8008098:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800809c:	f000 f900 	bl	80082a0 <_read_r>
 80080a0:	2800      	cmp	r0, #0
 80080a2:	bfab      	itete	ge
 80080a4:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80080a6:	89a3      	ldrhlt	r3, [r4, #12]
 80080a8:	181b      	addge	r3, r3, r0
 80080aa:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80080ae:	bfac      	ite	ge
 80080b0:	6563      	strge	r3, [r4, #84]	@ 0x54
 80080b2:	81a3      	strhlt	r3, [r4, #12]
 80080b4:	bd10      	pop	{r4, pc}

080080b6 <__swrite>:
 80080b6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80080ba:	461f      	mov	r7, r3
 80080bc:	898b      	ldrh	r3, [r1, #12]
 80080be:	05db      	lsls	r3, r3, #23
 80080c0:	4605      	mov	r5, r0
 80080c2:	460c      	mov	r4, r1
 80080c4:	4616      	mov	r6, r2
 80080c6:	d505      	bpl.n	80080d4 <__swrite+0x1e>
 80080c8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80080cc:	2302      	movs	r3, #2
 80080ce:	2200      	movs	r2, #0
 80080d0:	f000 f8d4 	bl	800827c <_lseek_r>
 80080d4:	89a3      	ldrh	r3, [r4, #12]
 80080d6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80080da:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80080de:	81a3      	strh	r3, [r4, #12]
 80080e0:	4632      	mov	r2, r6
 80080e2:	463b      	mov	r3, r7
 80080e4:	4628      	mov	r0, r5
 80080e6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80080ea:	f000 b8eb 	b.w	80082c4 <_write_r>

080080ee <__sseek>:
 80080ee:	b510      	push	{r4, lr}
 80080f0:	460c      	mov	r4, r1
 80080f2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80080f6:	f000 f8c1 	bl	800827c <_lseek_r>
 80080fa:	1c43      	adds	r3, r0, #1
 80080fc:	89a3      	ldrh	r3, [r4, #12]
 80080fe:	bf15      	itete	ne
 8008100:	6560      	strne	r0, [r4, #84]	@ 0x54
 8008102:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8008106:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800810a:	81a3      	strheq	r3, [r4, #12]
 800810c:	bf18      	it	ne
 800810e:	81a3      	strhne	r3, [r4, #12]
 8008110:	bd10      	pop	{r4, pc}

08008112 <__sclose>:
 8008112:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008116:	f000 b8a1 	b.w	800825c <_close_r>

0800811a <__swbuf_r>:
 800811a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800811c:	460e      	mov	r6, r1
 800811e:	4614      	mov	r4, r2
 8008120:	4605      	mov	r5, r0
 8008122:	b118      	cbz	r0, 800812c <__swbuf_r+0x12>
 8008124:	6a03      	ldr	r3, [r0, #32]
 8008126:	b90b      	cbnz	r3, 800812c <__swbuf_r+0x12>
 8008128:	f7ff ff0e 	bl	8007f48 <__sinit>
 800812c:	69a3      	ldr	r3, [r4, #24]
 800812e:	60a3      	str	r3, [r4, #8]
 8008130:	89a3      	ldrh	r3, [r4, #12]
 8008132:	071a      	lsls	r2, r3, #28
 8008134:	d501      	bpl.n	800813a <__swbuf_r+0x20>
 8008136:	6923      	ldr	r3, [r4, #16]
 8008138:	b943      	cbnz	r3, 800814c <__swbuf_r+0x32>
 800813a:	4621      	mov	r1, r4
 800813c:	4628      	mov	r0, r5
 800813e:	f000 f82b 	bl	8008198 <__swsetup_r>
 8008142:	b118      	cbz	r0, 800814c <__swbuf_r+0x32>
 8008144:	f04f 37ff 	mov.w	r7, #4294967295
 8008148:	4638      	mov	r0, r7
 800814a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800814c:	6823      	ldr	r3, [r4, #0]
 800814e:	6922      	ldr	r2, [r4, #16]
 8008150:	1a98      	subs	r0, r3, r2
 8008152:	6963      	ldr	r3, [r4, #20]
 8008154:	b2f6      	uxtb	r6, r6
 8008156:	4283      	cmp	r3, r0
 8008158:	4637      	mov	r7, r6
 800815a:	dc05      	bgt.n	8008168 <__swbuf_r+0x4e>
 800815c:	4621      	mov	r1, r4
 800815e:	4628      	mov	r0, r5
 8008160:	f7ff fe2a 	bl	8007db8 <_fflush_r>
 8008164:	2800      	cmp	r0, #0
 8008166:	d1ed      	bne.n	8008144 <__swbuf_r+0x2a>
 8008168:	68a3      	ldr	r3, [r4, #8]
 800816a:	3b01      	subs	r3, #1
 800816c:	60a3      	str	r3, [r4, #8]
 800816e:	6823      	ldr	r3, [r4, #0]
 8008170:	1c5a      	adds	r2, r3, #1
 8008172:	6022      	str	r2, [r4, #0]
 8008174:	701e      	strb	r6, [r3, #0]
 8008176:	6962      	ldr	r2, [r4, #20]
 8008178:	1c43      	adds	r3, r0, #1
 800817a:	429a      	cmp	r2, r3
 800817c:	d004      	beq.n	8008188 <__swbuf_r+0x6e>
 800817e:	89a3      	ldrh	r3, [r4, #12]
 8008180:	07db      	lsls	r3, r3, #31
 8008182:	d5e1      	bpl.n	8008148 <__swbuf_r+0x2e>
 8008184:	2e0a      	cmp	r6, #10
 8008186:	d1df      	bne.n	8008148 <__swbuf_r+0x2e>
 8008188:	4621      	mov	r1, r4
 800818a:	4628      	mov	r0, r5
 800818c:	f7ff fe14 	bl	8007db8 <_fflush_r>
 8008190:	2800      	cmp	r0, #0
 8008192:	d0d9      	beq.n	8008148 <__swbuf_r+0x2e>
 8008194:	e7d6      	b.n	8008144 <__swbuf_r+0x2a>
	...

08008198 <__swsetup_r>:
 8008198:	b538      	push	{r3, r4, r5, lr}
 800819a:	4b29      	ldr	r3, [pc, #164]	@ (8008240 <__swsetup_r+0xa8>)
 800819c:	4605      	mov	r5, r0
 800819e:	6818      	ldr	r0, [r3, #0]
 80081a0:	460c      	mov	r4, r1
 80081a2:	b118      	cbz	r0, 80081ac <__swsetup_r+0x14>
 80081a4:	6a03      	ldr	r3, [r0, #32]
 80081a6:	b90b      	cbnz	r3, 80081ac <__swsetup_r+0x14>
 80081a8:	f7ff fece 	bl	8007f48 <__sinit>
 80081ac:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80081b0:	0719      	lsls	r1, r3, #28
 80081b2:	d422      	bmi.n	80081fa <__swsetup_r+0x62>
 80081b4:	06da      	lsls	r2, r3, #27
 80081b6:	d407      	bmi.n	80081c8 <__swsetup_r+0x30>
 80081b8:	2209      	movs	r2, #9
 80081ba:	602a      	str	r2, [r5, #0]
 80081bc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80081c0:	81a3      	strh	r3, [r4, #12]
 80081c2:	f04f 30ff 	mov.w	r0, #4294967295
 80081c6:	e033      	b.n	8008230 <__swsetup_r+0x98>
 80081c8:	0758      	lsls	r0, r3, #29
 80081ca:	d512      	bpl.n	80081f2 <__swsetup_r+0x5a>
 80081cc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80081ce:	b141      	cbz	r1, 80081e2 <__swsetup_r+0x4a>
 80081d0:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80081d4:	4299      	cmp	r1, r3
 80081d6:	d002      	beq.n	80081de <__swsetup_r+0x46>
 80081d8:	4628      	mov	r0, r5
 80081da:	f000 ff0d 	bl	8008ff8 <_free_r>
 80081de:	2300      	movs	r3, #0
 80081e0:	6363      	str	r3, [r4, #52]	@ 0x34
 80081e2:	89a3      	ldrh	r3, [r4, #12]
 80081e4:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80081e8:	81a3      	strh	r3, [r4, #12]
 80081ea:	2300      	movs	r3, #0
 80081ec:	6063      	str	r3, [r4, #4]
 80081ee:	6923      	ldr	r3, [r4, #16]
 80081f0:	6023      	str	r3, [r4, #0]
 80081f2:	89a3      	ldrh	r3, [r4, #12]
 80081f4:	f043 0308 	orr.w	r3, r3, #8
 80081f8:	81a3      	strh	r3, [r4, #12]
 80081fa:	6923      	ldr	r3, [r4, #16]
 80081fc:	b94b      	cbnz	r3, 8008212 <__swsetup_r+0x7a>
 80081fe:	89a3      	ldrh	r3, [r4, #12]
 8008200:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8008204:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008208:	d003      	beq.n	8008212 <__swsetup_r+0x7a>
 800820a:	4621      	mov	r1, r4
 800820c:	4628      	mov	r0, r5
 800820e:	f001 fcdd 	bl	8009bcc <__smakebuf_r>
 8008212:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008216:	f013 0201 	ands.w	r2, r3, #1
 800821a:	d00a      	beq.n	8008232 <__swsetup_r+0x9a>
 800821c:	2200      	movs	r2, #0
 800821e:	60a2      	str	r2, [r4, #8]
 8008220:	6962      	ldr	r2, [r4, #20]
 8008222:	4252      	negs	r2, r2
 8008224:	61a2      	str	r2, [r4, #24]
 8008226:	6922      	ldr	r2, [r4, #16]
 8008228:	b942      	cbnz	r2, 800823c <__swsetup_r+0xa4>
 800822a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800822e:	d1c5      	bne.n	80081bc <__swsetup_r+0x24>
 8008230:	bd38      	pop	{r3, r4, r5, pc}
 8008232:	0799      	lsls	r1, r3, #30
 8008234:	bf58      	it	pl
 8008236:	6962      	ldrpl	r2, [r4, #20]
 8008238:	60a2      	str	r2, [r4, #8]
 800823a:	e7f4      	b.n	8008226 <__swsetup_r+0x8e>
 800823c:	2000      	movs	r0, #0
 800823e:	e7f7      	b.n	8008230 <__swsetup_r+0x98>
 8008240:	20000020 	.word	0x20000020

08008244 <memset>:
 8008244:	4402      	add	r2, r0
 8008246:	4603      	mov	r3, r0
 8008248:	4293      	cmp	r3, r2
 800824a:	d100      	bne.n	800824e <memset+0xa>
 800824c:	4770      	bx	lr
 800824e:	f803 1b01 	strb.w	r1, [r3], #1
 8008252:	e7f9      	b.n	8008248 <memset+0x4>

08008254 <_localeconv_r>:
 8008254:	4800      	ldr	r0, [pc, #0]	@ (8008258 <_localeconv_r+0x4>)
 8008256:	4770      	bx	lr
 8008258:	20000160 	.word	0x20000160

0800825c <_close_r>:
 800825c:	b538      	push	{r3, r4, r5, lr}
 800825e:	4d06      	ldr	r5, [pc, #24]	@ (8008278 <_close_r+0x1c>)
 8008260:	2300      	movs	r3, #0
 8008262:	4604      	mov	r4, r0
 8008264:	4608      	mov	r0, r1
 8008266:	602b      	str	r3, [r5, #0]
 8008268:	f7fb fa09 	bl	800367e <_close>
 800826c:	1c43      	adds	r3, r0, #1
 800826e:	d102      	bne.n	8008276 <_close_r+0x1a>
 8008270:	682b      	ldr	r3, [r5, #0]
 8008272:	b103      	cbz	r3, 8008276 <_close_r+0x1a>
 8008274:	6023      	str	r3, [r4, #0]
 8008276:	bd38      	pop	{r3, r4, r5, pc}
 8008278:	200005a8 	.word	0x200005a8

0800827c <_lseek_r>:
 800827c:	b538      	push	{r3, r4, r5, lr}
 800827e:	4d07      	ldr	r5, [pc, #28]	@ (800829c <_lseek_r+0x20>)
 8008280:	4604      	mov	r4, r0
 8008282:	4608      	mov	r0, r1
 8008284:	4611      	mov	r1, r2
 8008286:	2200      	movs	r2, #0
 8008288:	602a      	str	r2, [r5, #0]
 800828a:	461a      	mov	r2, r3
 800828c:	f7fb fa1e 	bl	80036cc <_lseek>
 8008290:	1c43      	adds	r3, r0, #1
 8008292:	d102      	bne.n	800829a <_lseek_r+0x1e>
 8008294:	682b      	ldr	r3, [r5, #0]
 8008296:	b103      	cbz	r3, 800829a <_lseek_r+0x1e>
 8008298:	6023      	str	r3, [r4, #0]
 800829a:	bd38      	pop	{r3, r4, r5, pc}
 800829c:	200005a8 	.word	0x200005a8

080082a0 <_read_r>:
 80082a0:	b538      	push	{r3, r4, r5, lr}
 80082a2:	4d07      	ldr	r5, [pc, #28]	@ (80082c0 <_read_r+0x20>)
 80082a4:	4604      	mov	r4, r0
 80082a6:	4608      	mov	r0, r1
 80082a8:	4611      	mov	r1, r2
 80082aa:	2200      	movs	r2, #0
 80082ac:	602a      	str	r2, [r5, #0]
 80082ae:	461a      	mov	r2, r3
 80082b0:	f7fb f9c8 	bl	8003644 <_read>
 80082b4:	1c43      	adds	r3, r0, #1
 80082b6:	d102      	bne.n	80082be <_read_r+0x1e>
 80082b8:	682b      	ldr	r3, [r5, #0]
 80082ba:	b103      	cbz	r3, 80082be <_read_r+0x1e>
 80082bc:	6023      	str	r3, [r4, #0]
 80082be:	bd38      	pop	{r3, r4, r5, pc}
 80082c0:	200005a8 	.word	0x200005a8

080082c4 <_write_r>:
 80082c4:	b538      	push	{r3, r4, r5, lr}
 80082c6:	4d07      	ldr	r5, [pc, #28]	@ (80082e4 <_write_r+0x20>)
 80082c8:	4604      	mov	r4, r0
 80082ca:	4608      	mov	r0, r1
 80082cc:	4611      	mov	r1, r2
 80082ce:	2200      	movs	r2, #0
 80082d0:	602a      	str	r2, [r5, #0]
 80082d2:	461a      	mov	r2, r3
 80082d4:	f7fa ff92 	bl	80031fc <_write>
 80082d8:	1c43      	adds	r3, r0, #1
 80082da:	d102      	bne.n	80082e2 <_write_r+0x1e>
 80082dc:	682b      	ldr	r3, [r5, #0]
 80082de:	b103      	cbz	r3, 80082e2 <_write_r+0x1e>
 80082e0:	6023      	str	r3, [r4, #0]
 80082e2:	bd38      	pop	{r3, r4, r5, pc}
 80082e4:	200005a8 	.word	0x200005a8

080082e8 <__errno>:
 80082e8:	4b01      	ldr	r3, [pc, #4]	@ (80082f0 <__errno+0x8>)
 80082ea:	6818      	ldr	r0, [r3, #0]
 80082ec:	4770      	bx	lr
 80082ee:	bf00      	nop
 80082f0:	20000020 	.word	0x20000020

080082f4 <__libc_init_array>:
 80082f4:	b570      	push	{r4, r5, r6, lr}
 80082f6:	4d0d      	ldr	r5, [pc, #52]	@ (800832c <__libc_init_array+0x38>)
 80082f8:	4c0d      	ldr	r4, [pc, #52]	@ (8008330 <__libc_init_array+0x3c>)
 80082fa:	1b64      	subs	r4, r4, r5
 80082fc:	10a4      	asrs	r4, r4, #2
 80082fe:	2600      	movs	r6, #0
 8008300:	42a6      	cmp	r6, r4
 8008302:	d109      	bne.n	8008318 <__libc_init_array+0x24>
 8008304:	4d0b      	ldr	r5, [pc, #44]	@ (8008334 <__libc_init_array+0x40>)
 8008306:	4c0c      	ldr	r4, [pc, #48]	@ (8008338 <__libc_init_array+0x44>)
 8008308:	f001 fd7e 	bl	8009e08 <_init>
 800830c:	1b64      	subs	r4, r4, r5
 800830e:	10a4      	asrs	r4, r4, #2
 8008310:	2600      	movs	r6, #0
 8008312:	42a6      	cmp	r6, r4
 8008314:	d105      	bne.n	8008322 <__libc_init_array+0x2e>
 8008316:	bd70      	pop	{r4, r5, r6, pc}
 8008318:	f855 3b04 	ldr.w	r3, [r5], #4
 800831c:	4798      	blx	r3
 800831e:	3601      	adds	r6, #1
 8008320:	e7ee      	b.n	8008300 <__libc_init_array+0xc>
 8008322:	f855 3b04 	ldr.w	r3, [r5], #4
 8008326:	4798      	blx	r3
 8008328:	3601      	adds	r6, #1
 800832a:	e7f2      	b.n	8008312 <__libc_init_array+0x1e>
 800832c:	0800a308 	.word	0x0800a308
 8008330:	0800a308 	.word	0x0800a308
 8008334:	0800a308 	.word	0x0800a308
 8008338:	0800a30c 	.word	0x0800a30c

0800833c <__retarget_lock_init_recursive>:
 800833c:	4770      	bx	lr

0800833e <__retarget_lock_acquire_recursive>:
 800833e:	4770      	bx	lr

08008340 <__retarget_lock_release_recursive>:
 8008340:	4770      	bx	lr

08008342 <memcpy>:
 8008342:	440a      	add	r2, r1
 8008344:	4291      	cmp	r1, r2
 8008346:	f100 33ff 	add.w	r3, r0, #4294967295
 800834a:	d100      	bne.n	800834e <memcpy+0xc>
 800834c:	4770      	bx	lr
 800834e:	b510      	push	{r4, lr}
 8008350:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008354:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008358:	4291      	cmp	r1, r2
 800835a:	d1f9      	bne.n	8008350 <memcpy+0xe>
 800835c:	bd10      	pop	{r4, pc}

0800835e <quorem>:
 800835e:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008362:	6903      	ldr	r3, [r0, #16]
 8008364:	690c      	ldr	r4, [r1, #16]
 8008366:	42a3      	cmp	r3, r4
 8008368:	4607      	mov	r7, r0
 800836a:	db7e      	blt.n	800846a <quorem+0x10c>
 800836c:	3c01      	subs	r4, #1
 800836e:	f101 0814 	add.w	r8, r1, #20
 8008372:	00a3      	lsls	r3, r4, #2
 8008374:	f100 0514 	add.w	r5, r0, #20
 8008378:	9300      	str	r3, [sp, #0]
 800837a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800837e:	9301      	str	r3, [sp, #4]
 8008380:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8008384:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8008388:	3301      	adds	r3, #1
 800838a:	429a      	cmp	r2, r3
 800838c:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8008390:	fbb2 f6f3 	udiv	r6, r2, r3
 8008394:	d32e      	bcc.n	80083f4 <quorem+0x96>
 8008396:	f04f 0a00 	mov.w	sl, #0
 800839a:	46c4      	mov	ip, r8
 800839c:	46ae      	mov	lr, r5
 800839e:	46d3      	mov	fp, sl
 80083a0:	f85c 3b04 	ldr.w	r3, [ip], #4
 80083a4:	b298      	uxth	r0, r3
 80083a6:	fb06 a000 	mla	r0, r6, r0, sl
 80083aa:	0c02      	lsrs	r2, r0, #16
 80083ac:	0c1b      	lsrs	r3, r3, #16
 80083ae:	fb06 2303 	mla	r3, r6, r3, r2
 80083b2:	f8de 2000 	ldr.w	r2, [lr]
 80083b6:	b280      	uxth	r0, r0
 80083b8:	b292      	uxth	r2, r2
 80083ba:	1a12      	subs	r2, r2, r0
 80083bc:	445a      	add	r2, fp
 80083be:	f8de 0000 	ldr.w	r0, [lr]
 80083c2:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80083c6:	b29b      	uxth	r3, r3
 80083c8:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 80083cc:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 80083d0:	b292      	uxth	r2, r2
 80083d2:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 80083d6:	45e1      	cmp	r9, ip
 80083d8:	f84e 2b04 	str.w	r2, [lr], #4
 80083dc:	ea4f 4b23 	mov.w	fp, r3, asr #16
 80083e0:	d2de      	bcs.n	80083a0 <quorem+0x42>
 80083e2:	9b00      	ldr	r3, [sp, #0]
 80083e4:	58eb      	ldr	r3, [r5, r3]
 80083e6:	b92b      	cbnz	r3, 80083f4 <quorem+0x96>
 80083e8:	9b01      	ldr	r3, [sp, #4]
 80083ea:	3b04      	subs	r3, #4
 80083ec:	429d      	cmp	r5, r3
 80083ee:	461a      	mov	r2, r3
 80083f0:	d32f      	bcc.n	8008452 <quorem+0xf4>
 80083f2:	613c      	str	r4, [r7, #16]
 80083f4:	4638      	mov	r0, r7
 80083f6:	f001 f979 	bl	80096ec <__mcmp>
 80083fa:	2800      	cmp	r0, #0
 80083fc:	db25      	blt.n	800844a <quorem+0xec>
 80083fe:	4629      	mov	r1, r5
 8008400:	2000      	movs	r0, #0
 8008402:	f858 2b04 	ldr.w	r2, [r8], #4
 8008406:	f8d1 c000 	ldr.w	ip, [r1]
 800840a:	fa1f fe82 	uxth.w	lr, r2
 800840e:	fa1f f38c 	uxth.w	r3, ip
 8008412:	eba3 030e 	sub.w	r3, r3, lr
 8008416:	4403      	add	r3, r0
 8008418:	0c12      	lsrs	r2, r2, #16
 800841a:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800841e:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8008422:	b29b      	uxth	r3, r3
 8008424:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008428:	45c1      	cmp	r9, r8
 800842a:	f841 3b04 	str.w	r3, [r1], #4
 800842e:	ea4f 4022 	mov.w	r0, r2, asr #16
 8008432:	d2e6      	bcs.n	8008402 <quorem+0xa4>
 8008434:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8008438:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800843c:	b922      	cbnz	r2, 8008448 <quorem+0xea>
 800843e:	3b04      	subs	r3, #4
 8008440:	429d      	cmp	r5, r3
 8008442:	461a      	mov	r2, r3
 8008444:	d30b      	bcc.n	800845e <quorem+0x100>
 8008446:	613c      	str	r4, [r7, #16]
 8008448:	3601      	adds	r6, #1
 800844a:	4630      	mov	r0, r6
 800844c:	b003      	add	sp, #12
 800844e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008452:	6812      	ldr	r2, [r2, #0]
 8008454:	3b04      	subs	r3, #4
 8008456:	2a00      	cmp	r2, #0
 8008458:	d1cb      	bne.n	80083f2 <quorem+0x94>
 800845a:	3c01      	subs	r4, #1
 800845c:	e7c6      	b.n	80083ec <quorem+0x8e>
 800845e:	6812      	ldr	r2, [r2, #0]
 8008460:	3b04      	subs	r3, #4
 8008462:	2a00      	cmp	r2, #0
 8008464:	d1ef      	bne.n	8008446 <quorem+0xe8>
 8008466:	3c01      	subs	r4, #1
 8008468:	e7ea      	b.n	8008440 <quorem+0xe2>
 800846a:	2000      	movs	r0, #0
 800846c:	e7ee      	b.n	800844c <quorem+0xee>
	...

08008470 <_dtoa_r>:
 8008470:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008474:	69c7      	ldr	r7, [r0, #28]
 8008476:	b099      	sub	sp, #100	@ 0x64
 8008478:	ed8d 0b02 	vstr	d0, [sp, #8]
 800847c:	ec55 4b10 	vmov	r4, r5, d0
 8008480:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 8008482:	9109      	str	r1, [sp, #36]	@ 0x24
 8008484:	4683      	mov	fp, r0
 8008486:	920e      	str	r2, [sp, #56]	@ 0x38
 8008488:	9313      	str	r3, [sp, #76]	@ 0x4c
 800848a:	b97f      	cbnz	r7, 80084ac <_dtoa_r+0x3c>
 800848c:	2010      	movs	r0, #16
 800848e:	f000 fdfd 	bl	800908c <malloc>
 8008492:	4602      	mov	r2, r0
 8008494:	f8cb 001c 	str.w	r0, [fp, #28]
 8008498:	b920      	cbnz	r0, 80084a4 <_dtoa_r+0x34>
 800849a:	4ba7      	ldr	r3, [pc, #668]	@ (8008738 <_dtoa_r+0x2c8>)
 800849c:	21ef      	movs	r1, #239	@ 0xef
 800849e:	48a7      	ldr	r0, [pc, #668]	@ (800873c <_dtoa_r+0x2cc>)
 80084a0:	f001 fc02 	bl	8009ca8 <__assert_func>
 80084a4:	e9c0 7701 	strd	r7, r7, [r0, #4]
 80084a8:	6007      	str	r7, [r0, #0]
 80084aa:	60c7      	str	r7, [r0, #12]
 80084ac:	f8db 301c 	ldr.w	r3, [fp, #28]
 80084b0:	6819      	ldr	r1, [r3, #0]
 80084b2:	b159      	cbz	r1, 80084cc <_dtoa_r+0x5c>
 80084b4:	685a      	ldr	r2, [r3, #4]
 80084b6:	604a      	str	r2, [r1, #4]
 80084b8:	2301      	movs	r3, #1
 80084ba:	4093      	lsls	r3, r2
 80084bc:	608b      	str	r3, [r1, #8]
 80084be:	4658      	mov	r0, fp
 80084c0:	f000 feda 	bl	8009278 <_Bfree>
 80084c4:	f8db 301c 	ldr.w	r3, [fp, #28]
 80084c8:	2200      	movs	r2, #0
 80084ca:	601a      	str	r2, [r3, #0]
 80084cc:	1e2b      	subs	r3, r5, #0
 80084ce:	bfb9      	ittee	lt
 80084d0:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 80084d4:	9303      	strlt	r3, [sp, #12]
 80084d6:	2300      	movge	r3, #0
 80084d8:	6033      	strge	r3, [r6, #0]
 80084da:	9f03      	ldr	r7, [sp, #12]
 80084dc:	4b98      	ldr	r3, [pc, #608]	@ (8008740 <_dtoa_r+0x2d0>)
 80084de:	bfbc      	itt	lt
 80084e0:	2201      	movlt	r2, #1
 80084e2:	6032      	strlt	r2, [r6, #0]
 80084e4:	43bb      	bics	r3, r7
 80084e6:	d112      	bne.n	800850e <_dtoa_r+0x9e>
 80084e8:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 80084ea:	f242 730f 	movw	r3, #9999	@ 0x270f
 80084ee:	6013      	str	r3, [r2, #0]
 80084f0:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80084f4:	4323      	orrs	r3, r4
 80084f6:	f000 854d 	beq.w	8008f94 <_dtoa_r+0xb24>
 80084fa:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 80084fc:	f8df a254 	ldr.w	sl, [pc, #596]	@ 8008754 <_dtoa_r+0x2e4>
 8008500:	2b00      	cmp	r3, #0
 8008502:	f000 854f 	beq.w	8008fa4 <_dtoa_r+0xb34>
 8008506:	f10a 0303 	add.w	r3, sl, #3
 800850a:	f000 bd49 	b.w	8008fa0 <_dtoa_r+0xb30>
 800850e:	ed9d 7b02 	vldr	d7, [sp, #8]
 8008512:	2200      	movs	r2, #0
 8008514:	ec51 0b17 	vmov	r0, r1, d7
 8008518:	2300      	movs	r3, #0
 800851a:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 800851e:	f7f8 fadb 	bl	8000ad8 <__aeabi_dcmpeq>
 8008522:	4680      	mov	r8, r0
 8008524:	b158      	cbz	r0, 800853e <_dtoa_r+0xce>
 8008526:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8008528:	2301      	movs	r3, #1
 800852a:	6013      	str	r3, [r2, #0]
 800852c:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800852e:	b113      	cbz	r3, 8008536 <_dtoa_r+0xc6>
 8008530:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8008532:	4b84      	ldr	r3, [pc, #528]	@ (8008744 <_dtoa_r+0x2d4>)
 8008534:	6013      	str	r3, [r2, #0]
 8008536:	f8df a220 	ldr.w	sl, [pc, #544]	@ 8008758 <_dtoa_r+0x2e8>
 800853a:	f000 bd33 	b.w	8008fa4 <_dtoa_r+0xb34>
 800853e:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 8008542:	aa16      	add	r2, sp, #88	@ 0x58
 8008544:	a917      	add	r1, sp, #92	@ 0x5c
 8008546:	4658      	mov	r0, fp
 8008548:	f001 f980 	bl	800984c <__d2b>
 800854c:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8008550:	4681      	mov	r9, r0
 8008552:	2e00      	cmp	r6, #0
 8008554:	d077      	beq.n	8008646 <_dtoa_r+0x1d6>
 8008556:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008558:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 800855c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008560:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8008564:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8008568:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800856c:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8008570:	4619      	mov	r1, r3
 8008572:	2200      	movs	r2, #0
 8008574:	4b74      	ldr	r3, [pc, #464]	@ (8008748 <_dtoa_r+0x2d8>)
 8008576:	f7f7 fe8f 	bl	8000298 <__aeabi_dsub>
 800857a:	a369      	add	r3, pc, #420	@ (adr r3, 8008720 <_dtoa_r+0x2b0>)
 800857c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008580:	f7f8 f842 	bl	8000608 <__aeabi_dmul>
 8008584:	a368      	add	r3, pc, #416	@ (adr r3, 8008728 <_dtoa_r+0x2b8>)
 8008586:	e9d3 2300 	ldrd	r2, r3, [r3]
 800858a:	f7f7 fe87 	bl	800029c <__adddf3>
 800858e:	4604      	mov	r4, r0
 8008590:	4630      	mov	r0, r6
 8008592:	460d      	mov	r5, r1
 8008594:	f7f7 ffce 	bl	8000534 <__aeabi_i2d>
 8008598:	a365      	add	r3, pc, #404	@ (adr r3, 8008730 <_dtoa_r+0x2c0>)
 800859a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800859e:	f7f8 f833 	bl	8000608 <__aeabi_dmul>
 80085a2:	4602      	mov	r2, r0
 80085a4:	460b      	mov	r3, r1
 80085a6:	4620      	mov	r0, r4
 80085a8:	4629      	mov	r1, r5
 80085aa:	f7f7 fe77 	bl	800029c <__adddf3>
 80085ae:	4604      	mov	r4, r0
 80085b0:	460d      	mov	r5, r1
 80085b2:	f7f8 fad9 	bl	8000b68 <__aeabi_d2iz>
 80085b6:	2200      	movs	r2, #0
 80085b8:	4607      	mov	r7, r0
 80085ba:	2300      	movs	r3, #0
 80085bc:	4620      	mov	r0, r4
 80085be:	4629      	mov	r1, r5
 80085c0:	f7f8 fa94 	bl	8000aec <__aeabi_dcmplt>
 80085c4:	b140      	cbz	r0, 80085d8 <_dtoa_r+0x168>
 80085c6:	4638      	mov	r0, r7
 80085c8:	f7f7 ffb4 	bl	8000534 <__aeabi_i2d>
 80085cc:	4622      	mov	r2, r4
 80085ce:	462b      	mov	r3, r5
 80085d0:	f7f8 fa82 	bl	8000ad8 <__aeabi_dcmpeq>
 80085d4:	b900      	cbnz	r0, 80085d8 <_dtoa_r+0x168>
 80085d6:	3f01      	subs	r7, #1
 80085d8:	2f16      	cmp	r7, #22
 80085da:	d851      	bhi.n	8008680 <_dtoa_r+0x210>
 80085dc:	4b5b      	ldr	r3, [pc, #364]	@ (800874c <_dtoa_r+0x2dc>)
 80085de:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80085e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80085e6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80085ea:	f7f8 fa7f 	bl	8000aec <__aeabi_dcmplt>
 80085ee:	2800      	cmp	r0, #0
 80085f0:	d048      	beq.n	8008684 <_dtoa_r+0x214>
 80085f2:	3f01      	subs	r7, #1
 80085f4:	2300      	movs	r3, #0
 80085f6:	9312      	str	r3, [sp, #72]	@ 0x48
 80085f8:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 80085fa:	1b9b      	subs	r3, r3, r6
 80085fc:	1e5a      	subs	r2, r3, #1
 80085fe:	bf44      	itt	mi
 8008600:	f1c3 0801 	rsbmi	r8, r3, #1
 8008604:	2300      	movmi	r3, #0
 8008606:	9208      	str	r2, [sp, #32]
 8008608:	bf54      	ite	pl
 800860a:	f04f 0800 	movpl.w	r8, #0
 800860e:	9308      	strmi	r3, [sp, #32]
 8008610:	2f00      	cmp	r7, #0
 8008612:	db39      	blt.n	8008688 <_dtoa_r+0x218>
 8008614:	9b08      	ldr	r3, [sp, #32]
 8008616:	970f      	str	r7, [sp, #60]	@ 0x3c
 8008618:	443b      	add	r3, r7
 800861a:	9308      	str	r3, [sp, #32]
 800861c:	2300      	movs	r3, #0
 800861e:	930a      	str	r3, [sp, #40]	@ 0x28
 8008620:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008622:	2b09      	cmp	r3, #9
 8008624:	d864      	bhi.n	80086f0 <_dtoa_r+0x280>
 8008626:	2b05      	cmp	r3, #5
 8008628:	bfc4      	itt	gt
 800862a:	3b04      	subgt	r3, #4
 800862c:	9309      	strgt	r3, [sp, #36]	@ 0x24
 800862e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008630:	f1a3 0302 	sub.w	r3, r3, #2
 8008634:	bfcc      	ite	gt
 8008636:	2400      	movgt	r4, #0
 8008638:	2401      	movle	r4, #1
 800863a:	2b03      	cmp	r3, #3
 800863c:	d863      	bhi.n	8008706 <_dtoa_r+0x296>
 800863e:	e8df f003 	tbb	[pc, r3]
 8008642:	372a      	.short	0x372a
 8008644:	5535      	.short	0x5535
 8008646:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 800864a:	441e      	add	r6, r3
 800864c:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8008650:	2b20      	cmp	r3, #32
 8008652:	bfc1      	itttt	gt
 8008654:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8008658:	409f      	lslgt	r7, r3
 800865a:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800865e:	fa24 f303 	lsrgt.w	r3, r4, r3
 8008662:	bfd6      	itet	le
 8008664:	f1c3 0320 	rsble	r3, r3, #32
 8008668:	ea47 0003 	orrgt.w	r0, r7, r3
 800866c:	fa04 f003 	lslle.w	r0, r4, r3
 8008670:	f7f7 ff50 	bl	8000514 <__aeabi_ui2d>
 8008674:	2201      	movs	r2, #1
 8008676:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800867a:	3e01      	subs	r6, #1
 800867c:	9214      	str	r2, [sp, #80]	@ 0x50
 800867e:	e777      	b.n	8008570 <_dtoa_r+0x100>
 8008680:	2301      	movs	r3, #1
 8008682:	e7b8      	b.n	80085f6 <_dtoa_r+0x186>
 8008684:	9012      	str	r0, [sp, #72]	@ 0x48
 8008686:	e7b7      	b.n	80085f8 <_dtoa_r+0x188>
 8008688:	427b      	negs	r3, r7
 800868a:	930a      	str	r3, [sp, #40]	@ 0x28
 800868c:	2300      	movs	r3, #0
 800868e:	eba8 0807 	sub.w	r8, r8, r7
 8008692:	930f      	str	r3, [sp, #60]	@ 0x3c
 8008694:	e7c4      	b.n	8008620 <_dtoa_r+0x1b0>
 8008696:	2300      	movs	r3, #0
 8008698:	930b      	str	r3, [sp, #44]	@ 0x2c
 800869a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800869c:	2b00      	cmp	r3, #0
 800869e:	dc35      	bgt.n	800870c <_dtoa_r+0x29c>
 80086a0:	2301      	movs	r3, #1
 80086a2:	9300      	str	r3, [sp, #0]
 80086a4:	9307      	str	r3, [sp, #28]
 80086a6:	461a      	mov	r2, r3
 80086a8:	920e      	str	r2, [sp, #56]	@ 0x38
 80086aa:	e00b      	b.n	80086c4 <_dtoa_r+0x254>
 80086ac:	2301      	movs	r3, #1
 80086ae:	e7f3      	b.n	8008698 <_dtoa_r+0x228>
 80086b0:	2300      	movs	r3, #0
 80086b2:	930b      	str	r3, [sp, #44]	@ 0x2c
 80086b4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80086b6:	18fb      	adds	r3, r7, r3
 80086b8:	9300      	str	r3, [sp, #0]
 80086ba:	3301      	adds	r3, #1
 80086bc:	2b01      	cmp	r3, #1
 80086be:	9307      	str	r3, [sp, #28]
 80086c0:	bfb8      	it	lt
 80086c2:	2301      	movlt	r3, #1
 80086c4:	f8db 001c 	ldr.w	r0, [fp, #28]
 80086c8:	2100      	movs	r1, #0
 80086ca:	2204      	movs	r2, #4
 80086cc:	f102 0514 	add.w	r5, r2, #20
 80086d0:	429d      	cmp	r5, r3
 80086d2:	d91f      	bls.n	8008714 <_dtoa_r+0x2a4>
 80086d4:	6041      	str	r1, [r0, #4]
 80086d6:	4658      	mov	r0, fp
 80086d8:	f000 fd8e 	bl	80091f8 <_Balloc>
 80086dc:	4682      	mov	sl, r0
 80086de:	2800      	cmp	r0, #0
 80086e0:	d13c      	bne.n	800875c <_dtoa_r+0x2ec>
 80086e2:	4b1b      	ldr	r3, [pc, #108]	@ (8008750 <_dtoa_r+0x2e0>)
 80086e4:	4602      	mov	r2, r0
 80086e6:	f240 11af 	movw	r1, #431	@ 0x1af
 80086ea:	e6d8      	b.n	800849e <_dtoa_r+0x2e>
 80086ec:	2301      	movs	r3, #1
 80086ee:	e7e0      	b.n	80086b2 <_dtoa_r+0x242>
 80086f0:	2401      	movs	r4, #1
 80086f2:	2300      	movs	r3, #0
 80086f4:	9309      	str	r3, [sp, #36]	@ 0x24
 80086f6:	940b      	str	r4, [sp, #44]	@ 0x2c
 80086f8:	f04f 33ff 	mov.w	r3, #4294967295
 80086fc:	9300      	str	r3, [sp, #0]
 80086fe:	9307      	str	r3, [sp, #28]
 8008700:	2200      	movs	r2, #0
 8008702:	2312      	movs	r3, #18
 8008704:	e7d0      	b.n	80086a8 <_dtoa_r+0x238>
 8008706:	2301      	movs	r3, #1
 8008708:	930b      	str	r3, [sp, #44]	@ 0x2c
 800870a:	e7f5      	b.n	80086f8 <_dtoa_r+0x288>
 800870c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800870e:	9300      	str	r3, [sp, #0]
 8008710:	9307      	str	r3, [sp, #28]
 8008712:	e7d7      	b.n	80086c4 <_dtoa_r+0x254>
 8008714:	3101      	adds	r1, #1
 8008716:	0052      	lsls	r2, r2, #1
 8008718:	e7d8      	b.n	80086cc <_dtoa_r+0x25c>
 800871a:	bf00      	nop
 800871c:	f3af 8000 	nop.w
 8008720:	636f4361 	.word	0x636f4361
 8008724:	3fd287a7 	.word	0x3fd287a7
 8008728:	8b60c8b3 	.word	0x8b60c8b3
 800872c:	3fc68a28 	.word	0x3fc68a28
 8008730:	509f79fb 	.word	0x509f79fb
 8008734:	3fd34413 	.word	0x3fd34413
 8008738:	08009fd1 	.word	0x08009fd1
 800873c:	08009fe8 	.word	0x08009fe8
 8008740:	7ff00000 	.word	0x7ff00000
 8008744:	08009fa1 	.word	0x08009fa1
 8008748:	3ff80000 	.word	0x3ff80000
 800874c:	0800a0e0 	.word	0x0800a0e0
 8008750:	0800a040 	.word	0x0800a040
 8008754:	08009fcd 	.word	0x08009fcd
 8008758:	08009fa0 	.word	0x08009fa0
 800875c:	f8db 301c 	ldr.w	r3, [fp, #28]
 8008760:	6018      	str	r0, [r3, #0]
 8008762:	9b07      	ldr	r3, [sp, #28]
 8008764:	2b0e      	cmp	r3, #14
 8008766:	f200 80a4 	bhi.w	80088b2 <_dtoa_r+0x442>
 800876a:	2c00      	cmp	r4, #0
 800876c:	f000 80a1 	beq.w	80088b2 <_dtoa_r+0x442>
 8008770:	2f00      	cmp	r7, #0
 8008772:	dd33      	ble.n	80087dc <_dtoa_r+0x36c>
 8008774:	4bad      	ldr	r3, [pc, #692]	@ (8008a2c <_dtoa_r+0x5bc>)
 8008776:	f007 020f 	and.w	r2, r7, #15
 800877a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800877e:	ed93 7b00 	vldr	d7, [r3]
 8008782:	05f8      	lsls	r0, r7, #23
 8008784:	ed8d 7b04 	vstr	d7, [sp, #16]
 8008788:	ea4f 1427 	mov.w	r4, r7, asr #4
 800878c:	d516      	bpl.n	80087bc <_dtoa_r+0x34c>
 800878e:	4ba8      	ldr	r3, [pc, #672]	@ (8008a30 <_dtoa_r+0x5c0>)
 8008790:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8008794:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8008798:	f7f8 f860 	bl	800085c <__aeabi_ddiv>
 800879c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80087a0:	f004 040f 	and.w	r4, r4, #15
 80087a4:	2603      	movs	r6, #3
 80087a6:	4da2      	ldr	r5, [pc, #648]	@ (8008a30 <_dtoa_r+0x5c0>)
 80087a8:	b954      	cbnz	r4, 80087c0 <_dtoa_r+0x350>
 80087aa:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80087ae:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80087b2:	f7f8 f853 	bl	800085c <__aeabi_ddiv>
 80087b6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80087ba:	e028      	b.n	800880e <_dtoa_r+0x39e>
 80087bc:	2602      	movs	r6, #2
 80087be:	e7f2      	b.n	80087a6 <_dtoa_r+0x336>
 80087c0:	07e1      	lsls	r1, r4, #31
 80087c2:	d508      	bpl.n	80087d6 <_dtoa_r+0x366>
 80087c4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80087c8:	e9d5 2300 	ldrd	r2, r3, [r5]
 80087cc:	f7f7 ff1c 	bl	8000608 <__aeabi_dmul>
 80087d0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80087d4:	3601      	adds	r6, #1
 80087d6:	1064      	asrs	r4, r4, #1
 80087d8:	3508      	adds	r5, #8
 80087da:	e7e5      	b.n	80087a8 <_dtoa_r+0x338>
 80087dc:	f000 80d2 	beq.w	8008984 <_dtoa_r+0x514>
 80087e0:	427c      	negs	r4, r7
 80087e2:	4b92      	ldr	r3, [pc, #584]	@ (8008a2c <_dtoa_r+0x5bc>)
 80087e4:	4d92      	ldr	r5, [pc, #584]	@ (8008a30 <_dtoa_r+0x5c0>)
 80087e6:	f004 020f 	and.w	r2, r4, #15
 80087ea:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80087ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80087f2:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80087f6:	f7f7 ff07 	bl	8000608 <__aeabi_dmul>
 80087fa:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80087fe:	1124      	asrs	r4, r4, #4
 8008800:	2300      	movs	r3, #0
 8008802:	2602      	movs	r6, #2
 8008804:	2c00      	cmp	r4, #0
 8008806:	f040 80b2 	bne.w	800896e <_dtoa_r+0x4fe>
 800880a:	2b00      	cmp	r3, #0
 800880c:	d1d3      	bne.n	80087b6 <_dtoa_r+0x346>
 800880e:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8008810:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8008814:	2b00      	cmp	r3, #0
 8008816:	f000 80b7 	beq.w	8008988 <_dtoa_r+0x518>
 800881a:	4b86      	ldr	r3, [pc, #536]	@ (8008a34 <_dtoa_r+0x5c4>)
 800881c:	2200      	movs	r2, #0
 800881e:	4620      	mov	r0, r4
 8008820:	4629      	mov	r1, r5
 8008822:	f7f8 f963 	bl	8000aec <__aeabi_dcmplt>
 8008826:	2800      	cmp	r0, #0
 8008828:	f000 80ae 	beq.w	8008988 <_dtoa_r+0x518>
 800882c:	9b07      	ldr	r3, [sp, #28]
 800882e:	2b00      	cmp	r3, #0
 8008830:	f000 80aa 	beq.w	8008988 <_dtoa_r+0x518>
 8008834:	9b00      	ldr	r3, [sp, #0]
 8008836:	2b00      	cmp	r3, #0
 8008838:	dd37      	ble.n	80088aa <_dtoa_r+0x43a>
 800883a:	1e7b      	subs	r3, r7, #1
 800883c:	9304      	str	r3, [sp, #16]
 800883e:	4620      	mov	r0, r4
 8008840:	4b7d      	ldr	r3, [pc, #500]	@ (8008a38 <_dtoa_r+0x5c8>)
 8008842:	2200      	movs	r2, #0
 8008844:	4629      	mov	r1, r5
 8008846:	f7f7 fedf 	bl	8000608 <__aeabi_dmul>
 800884a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800884e:	9c00      	ldr	r4, [sp, #0]
 8008850:	3601      	adds	r6, #1
 8008852:	4630      	mov	r0, r6
 8008854:	f7f7 fe6e 	bl	8000534 <__aeabi_i2d>
 8008858:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800885c:	f7f7 fed4 	bl	8000608 <__aeabi_dmul>
 8008860:	4b76      	ldr	r3, [pc, #472]	@ (8008a3c <_dtoa_r+0x5cc>)
 8008862:	2200      	movs	r2, #0
 8008864:	f7f7 fd1a 	bl	800029c <__adddf3>
 8008868:	4605      	mov	r5, r0
 800886a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800886e:	2c00      	cmp	r4, #0
 8008870:	f040 808d 	bne.w	800898e <_dtoa_r+0x51e>
 8008874:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008878:	4b71      	ldr	r3, [pc, #452]	@ (8008a40 <_dtoa_r+0x5d0>)
 800887a:	2200      	movs	r2, #0
 800887c:	f7f7 fd0c 	bl	8000298 <__aeabi_dsub>
 8008880:	4602      	mov	r2, r0
 8008882:	460b      	mov	r3, r1
 8008884:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8008888:	462a      	mov	r2, r5
 800888a:	4633      	mov	r3, r6
 800888c:	f7f8 f94c 	bl	8000b28 <__aeabi_dcmpgt>
 8008890:	2800      	cmp	r0, #0
 8008892:	f040 828b 	bne.w	8008dac <_dtoa_r+0x93c>
 8008896:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800889a:	462a      	mov	r2, r5
 800889c:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 80088a0:	f7f8 f924 	bl	8000aec <__aeabi_dcmplt>
 80088a4:	2800      	cmp	r0, #0
 80088a6:	f040 8128 	bne.w	8008afa <_dtoa_r+0x68a>
 80088aa:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 80088ae:	e9cd 3402 	strd	r3, r4, [sp, #8]
 80088b2:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 80088b4:	2b00      	cmp	r3, #0
 80088b6:	f2c0 815a 	blt.w	8008b6e <_dtoa_r+0x6fe>
 80088ba:	2f0e      	cmp	r7, #14
 80088bc:	f300 8157 	bgt.w	8008b6e <_dtoa_r+0x6fe>
 80088c0:	4b5a      	ldr	r3, [pc, #360]	@ (8008a2c <_dtoa_r+0x5bc>)
 80088c2:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80088c6:	ed93 7b00 	vldr	d7, [r3]
 80088ca:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80088cc:	2b00      	cmp	r3, #0
 80088ce:	ed8d 7b00 	vstr	d7, [sp]
 80088d2:	da03      	bge.n	80088dc <_dtoa_r+0x46c>
 80088d4:	9b07      	ldr	r3, [sp, #28]
 80088d6:	2b00      	cmp	r3, #0
 80088d8:	f340 8101 	ble.w	8008ade <_dtoa_r+0x66e>
 80088dc:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 80088e0:	4656      	mov	r6, sl
 80088e2:	e9dd 2300 	ldrd	r2, r3, [sp]
 80088e6:	4620      	mov	r0, r4
 80088e8:	4629      	mov	r1, r5
 80088ea:	f7f7 ffb7 	bl	800085c <__aeabi_ddiv>
 80088ee:	f7f8 f93b 	bl	8000b68 <__aeabi_d2iz>
 80088f2:	4680      	mov	r8, r0
 80088f4:	f7f7 fe1e 	bl	8000534 <__aeabi_i2d>
 80088f8:	e9dd 2300 	ldrd	r2, r3, [sp]
 80088fc:	f7f7 fe84 	bl	8000608 <__aeabi_dmul>
 8008900:	4602      	mov	r2, r0
 8008902:	460b      	mov	r3, r1
 8008904:	4620      	mov	r0, r4
 8008906:	4629      	mov	r1, r5
 8008908:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800890c:	f7f7 fcc4 	bl	8000298 <__aeabi_dsub>
 8008910:	f806 4b01 	strb.w	r4, [r6], #1
 8008914:	9d07      	ldr	r5, [sp, #28]
 8008916:	eba6 040a 	sub.w	r4, r6, sl
 800891a:	42a5      	cmp	r5, r4
 800891c:	4602      	mov	r2, r0
 800891e:	460b      	mov	r3, r1
 8008920:	f040 8117 	bne.w	8008b52 <_dtoa_r+0x6e2>
 8008924:	f7f7 fcba 	bl	800029c <__adddf3>
 8008928:	e9dd 2300 	ldrd	r2, r3, [sp]
 800892c:	4604      	mov	r4, r0
 800892e:	460d      	mov	r5, r1
 8008930:	f7f8 f8fa 	bl	8000b28 <__aeabi_dcmpgt>
 8008934:	2800      	cmp	r0, #0
 8008936:	f040 80f9 	bne.w	8008b2c <_dtoa_r+0x6bc>
 800893a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800893e:	4620      	mov	r0, r4
 8008940:	4629      	mov	r1, r5
 8008942:	f7f8 f8c9 	bl	8000ad8 <__aeabi_dcmpeq>
 8008946:	b118      	cbz	r0, 8008950 <_dtoa_r+0x4e0>
 8008948:	f018 0f01 	tst.w	r8, #1
 800894c:	f040 80ee 	bne.w	8008b2c <_dtoa_r+0x6bc>
 8008950:	4649      	mov	r1, r9
 8008952:	4658      	mov	r0, fp
 8008954:	f000 fc90 	bl	8009278 <_Bfree>
 8008958:	2300      	movs	r3, #0
 800895a:	7033      	strb	r3, [r6, #0]
 800895c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800895e:	3701      	adds	r7, #1
 8008960:	601f      	str	r7, [r3, #0]
 8008962:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8008964:	2b00      	cmp	r3, #0
 8008966:	f000 831d 	beq.w	8008fa4 <_dtoa_r+0xb34>
 800896a:	601e      	str	r6, [r3, #0]
 800896c:	e31a      	b.n	8008fa4 <_dtoa_r+0xb34>
 800896e:	07e2      	lsls	r2, r4, #31
 8008970:	d505      	bpl.n	800897e <_dtoa_r+0x50e>
 8008972:	e9d5 2300 	ldrd	r2, r3, [r5]
 8008976:	f7f7 fe47 	bl	8000608 <__aeabi_dmul>
 800897a:	3601      	adds	r6, #1
 800897c:	2301      	movs	r3, #1
 800897e:	1064      	asrs	r4, r4, #1
 8008980:	3508      	adds	r5, #8
 8008982:	e73f      	b.n	8008804 <_dtoa_r+0x394>
 8008984:	2602      	movs	r6, #2
 8008986:	e742      	b.n	800880e <_dtoa_r+0x39e>
 8008988:	9c07      	ldr	r4, [sp, #28]
 800898a:	9704      	str	r7, [sp, #16]
 800898c:	e761      	b.n	8008852 <_dtoa_r+0x3e2>
 800898e:	4b27      	ldr	r3, [pc, #156]	@ (8008a2c <_dtoa_r+0x5bc>)
 8008990:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8008992:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8008996:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800899a:	4454      	add	r4, sl
 800899c:	2900      	cmp	r1, #0
 800899e:	d053      	beq.n	8008a48 <_dtoa_r+0x5d8>
 80089a0:	4928      	ldr	r1, [pc, #160]	@ (8008a44 <_dtoa_r+0x5d4>)
 80089a2:	2000      	movs	r0, #0
 80089a4:	f7f7 ff5a 	bl	800085c <__aeabi_ddiv>
 80089a8:	4633      	mov	r3, r6
 80089aa:	462a      	mov	r2, r5
 80089ac:	f7f7 fc74 	bl	8000298 <__aeabi_dsub>
 80089b0:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80089b4:	4656      	mov	r6, sl
 80089b6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80089ba:	f7f8 f8d5 	bl	8000b68 <__aeabi_d2iz>
 80089be:	4605      	mov	r5, r0
 80089c0:	f7f7 fdb8 	bl	8000534 <__aeabi_i2d>
 80089c4:	4602      	mov	r2, r0
 80089c6:	460b      	mov	r3, r1
 80089c8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80089cc:	f7f7 fc64 	bl	8000298 <__aeabi_dsub>
 80089d0:	3530      	adds	r5, #48	@ 0x30
 80089d2:	4602      	mov	r2, r0
 80089d4:	460b      	mov	r3, r1
 80089d6:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80089da:	f806 5b01 	strb.w	r5, [r6], #1
 80089de:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80089e2:	f7f8 f883 	bl	8000aec <__aeabi_dcmplt>
 80089e6:	2800      	cmp	r0, #0
 80089e8:	d171      	bne.n	8008ace <_dtoa_r+0x65e>
 80089ea:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80089ee:	4911      	ldr	r1, [pc, #68]	@ (8008a34 <_dtoa_r+0x5c4>)
 80089f0:	2000      	movs	r0, #0
 80089f2:	f7f7 fc51 	bl	8000298 <__aeabi_dsub>
 80089f6:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80089fa:	f7f8 f877 	bl	8000aec <__aeabi_dcmplt>
 80089fe:	2800      	cmp	r0, #0
 8008a00:	f040 8095 	bne.w	8008b2e <_dtoa_r+0x6be>
 8008a04:	42a6      	cmp	r6, r4
 8008a06:	f43f af50 	beq.w	80088aa <_dtoa_r+0x43a>
 8008a0a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8008a0e:	4b0a      	ldr	r3, [pc, #40]	@ (8008a38 <_dtoa_r+0x5c8>)
 8008a10:	2200      	movs	r2, #0
 8008a12:	f7f7 fdf9 	bl	8000608 <__aeabi_dmul>
 8008a16:	4b08      	ldr	r3, [pc, #32]	@ (8008a38 <_dtoa_r+0x5c8>)
 8008a18:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8008a1c:	2200      	movs	r2, #0
 8008a1e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008a22:	f7f7 fdf1 	bl	8000608 <__aeabi_dmul>
 8008a26:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008a2a:	e7c4      	b.n	80089b6 <_dtoa_r+0x546>
 8008a2c:	0800a0e0 	.word	0x0800a0e0
 8008a30:	0800a0b8 	.word	0x0800a0b8
 8008a34:	3ff00000 	.word	0x3ff00000
 8008a38:	40240000 	.word	0x40240000
 8008a3c:	401c0000 	.word	0x401c0000
 8008a40:	40140000 	.word	0x40140000
 8008a44:	3fe00000 	.word	0x3fe00000
 8008a48:	4631      	mov	r1, r6
 8008a4a:	4628      	mov	r0, r5
 8008a4c:	f7f7 fddc 	bl	8000608 <__aeabi_dmul>
 8008a50:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8008a54:	9415      	str	r4, [sp, #84]	@ 0x54
 8008a56:	4656      	mov	r6, sl
 8008a58:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008a5c:	f7f8 f884 	bl	8000b68 <__aeabi_d2iz>
 8008a60:	4605      	mov	r5, r0
 8008a62:	f7f7 fd67 	bl	8000534 <__aeabi_i2d>
 8008a66:	4602      	mov	r2, r0
 8008a68:	460b      	mov	r3, r1
 8008a6a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008a6e:	f7f7 fc13 	bl	8000298 <__aeabi_dsub>
 8008a72:	3530      	adds	r5, #48	@ 0x30
 8008a74:	f806 5b01 	strb.w	r5, [r6], #1
 8008a78:	4602      	mov	r2, r0
 8008a7a:	460b      	mov	r3, r1
 8008a7c:	42a6      	cmp	r6, r4
 8008a7e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8008a82:	f04f 0200 	mov.w	r2, #0
 8008a86:	d124      	bne.n	8008ad2 <_dtoa_r+0x662>
 8008a88:	4bac      	ldr	r3, [pc, #688]	@ (8008d3c <_dtoa_r+0x8cc>)
 8008a8a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8008a8e:	f7f7 fc05 	bl	800029c <__adddf3>
 8008a92:	4602      	mov	r2, r0
 8008a94:	460b      	mov	r3, r1
 8008a96:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008a9a:	f7f8 f845 	bl	8000b28 <__aeabi_dcmpgt>
 8008a9e:	2800      	cmp	r0, #0
 8008aa0:	d145      	bne.n	8008b2e <_dtoa_r+0x6be>
 8008aa2:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8008aa6:	49a5      	ldr	r1, [pc, #660]	@ (8008d3c <_dtoa_r+0x8cc>)
 8008aa8:	2000      	movs	r0, #0
 8008aaa:	f7f7 fbf5 	bl	8000298 <__aeabi_dsub>
 8008aae:	4602      	mov	r2, r0
 8008ab0:	460b      	mov	r3, r1
 8008ab2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008ab6:	f7f8 f819 	bl	8000aec <__aeabi_dcmplt>
 8008aba:	2800      	cmp	r0, #0
 8008abc:	f43f aef5 	beq.w	80088aa <_dtoa_r+0x43a>
 8008ac0:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 8008ac2:	1e73      	subs	r3, r6, #1
 8008ac4:	9315      	str	r3, [sp, #84]	@ 0x54
 8008ac6:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8008aca:	2b30      	cmp	r3, #48	@ 0x30
 8008acc:	d0f8      	beq.n	8008ac0 <_dtoa_r+0x650>
 8008ace:	9f04      	ldr	r7, [sp, #16]
 8008ad0:	e73e      	b.n	8008950 <_dtoa_r+0x4e0>
 8008ad2:	4b9b      	ldr	r3, [pc, #620]	@ (8008d40 <_dtoa_r+0x8d0>)
 8008ad4:	f7f7 fd98 	bl	8000608 <__aeabi_dmul>
 8008ad8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008adc:	e7bc      	b.n	8008a58 <_dtoa_r+0x5e8>
 8008ade:	d10c      	bne.n	8008afa <_dtoa_r+0x68a>
 8008ae0:	4b98      	ldr	r3, [pc, #608]	@ (8008d44 <_dtoa_r+0x8d4>)
 8008ae2:	2200      	movs	r2, #0
 8008ae4:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008ae8:	f7f7 fd8e 	bl	8000608 <__aeabi_dmul>
 8008aec:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008af0:	f7f8 f810 	bl	8000b14 <__aeabi_dcmpge>
 8008af4:	2800      	cmp	r0, #0
 8008af6:	f000 8157 	beq.w	8008da8 <_dtoa_r+0x938>
 8008afa:	2400      	movs	r4, #0
 8008afc:	4625      	mov	r5, r4
 8008afe:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008b00:	43db      	mvns	r3, r3
 8008b02:	9304      	str	r3, [sp, #16]
 8008b04:	4656      	mov	r6, sl
 8008b06:	2700      	movs	r7, #0
 8008b08:	4621      	mov	r1, r4
 8008b0a:	4658      	mov	r0, fp
 8008b0c:	f000 fbb4 	bl	8009278 <_Bfree>
 8008b10:	2d00      	cmp	r5, #0
 8008b12:	d0dc      	beq.n	8008ace <_dtoa_r+0x65e>
 8008b14:	b12f      	cbz	r7, 8008b22 <_dtoa_r+0x6b2>
 8008b16:	42af      	cmp	r7, r5
 8008b18:	d003      	beq.n	8008b22 <_dtoa_r+0x6b2>
 8008b1a:	4639      	mov	r1, r7
 8008b1c:	4658      	mov	r0, fp
 8008b1e:	f000 fbab 	bl	8009278 <_Bfree>
 8008b22:	4629      	mov	r1, r5
 8008b24:	4658      	mov	r0, fp
 8008b26:	f000 fba7 	bl	8009278 <_Bfree>
 8008b2a:	e7d0      	b.n	8008ace <_dtoa_r+0x65e>
 8008b2c:	9704      	str	r7, [sp, #16]
 8008b2e:	4633      	mov	r3, r6
 8008b30:	461e      	mov	r6, r3
 8008b32:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008b36:	2a39      	cmp	r2, #57	@ 0x39
 8008b38:	d107      	bne.n	8008b4a <_dtoa_r+0x6da>
 8008b3a:	459a      	cmp	sl, r3
 8008b3c:	d1f8      	bne.n	8008b30 <_dtoa_r+0x6c0>
 8008b3e:	9a04      	ldr	r2, [sp, #16]
 8008b40:	3201      	adds	r2, #1
 8008b42:	9204      	str	r2, [sp, #16]
 8008b44:	2230      	movs	r2, #48	@ 0x30
 8008b46:	f88a 2000 	strb.w	r2, [sl]
 8008b4a:	781a      	ldrb	r2, [r3, #0]
 8008b4c:	3201      	adds	r2, #1
 8008b4e:	701a      	strb	r2, [r3, #0]
 8008b50:	e7bd      	b.n	8008ace <_dtoa_r+0x65e>
 8008b52:	4b7b      	ldr	r3, [pc, #492]	@ (8008d40 <_dtoa_r+0x8d0>)
 8008b54:	2200      	movs	r2, #0
 8008b56:	f7f7 fd57 	bl	8000608 <__aeabi_dmul>
 8008b5a:	2200      	movs	r2, #0
 8008b5c:	2300      	movs	r3, #0
 8008b5e:	4604      	mov	r4, r0
 8008b60:	460d      	mov	r5, r1
 8008b62:	f7f7 ffb9 	bl	8000ad8 <__aeabi_dcmpeq>
 8008b66:	2800      	cmp	r0, #0
 8008b68:	f43f aebb 	beq.w	80088e2 <_dtoa_r+0x472>
 8008b6c:	e6f0      	b.n	8008950 <_dtoa_r+0x4e0>
 8008b6e:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8008b70:	2a00      	cmp	r2, #0
 8008b72:	f000 80db 	beq.w	8008d2c <_dtoa_r+0x8bc>
 8008b76:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008b78:	2a01      	cmp	r2, #1
 8008b7a:	f300 80bf 	bgt.w	8008cfc <_dtoa_r+0x88c>
 8008b7e:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8008b80:	2a00      	cmp	r2, #0
 8008b82:	f000 80b7 	beq.w	8008cf4 <_dtoa_r+0x884>
 8008b86:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8008b8a:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8008b8c:	4646      	mov	r6, r8
 8008b8e:	9a08      	ldr	r2, [sp, #32]
 8008b90:	2101      	movs	r1, #1
 8008b92:	441a      	add	r2, r3
 8008b94:	4658      	mov	r0, fp
 8008b96:	4498      	add	r8, r3
 8008b98:	9208      	str	r2, [sp, #32]
 8008b9a:	f000 fc21 	bl	80093e0 <__i2b>
 8008b9e:	4605      	mov	r5, r0
 8008ba0:	b15e      	cbz	r6, 8008bba <_dtoa_r+0x74a>
 8008ba2:	9b08      	ldr	r3, [sp, #32]
 8008ba4:	2b00      	cmp	r3, #0
 8008ba6:	dd08      	ble.n	8008bba <_dtoa_r+0x74a>
 8008ba8:	42b3      	cmp	r3, r6
 8008baa:	9a08      	ldr	r2, [sp, #32]
 8008bac:	bfa8      	it	ge
 8008bae:	4633      	movge	r3, r6
 8008bb0:	eba8 0803 	sub.w	r8, r8, r3
 8008bb4:	1af6      	subs	r6, r6, r3
 8008bb6:	1ad3      	subs	r3, r2, r3
 8008bb8:	9308      	str	r3, [sp, #32]
 8008bba:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008bbc:	b1f3      	cbz	r3, 8008bfc <_dtoa_r+0x78c>
 8008bbe:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008bc0:	2b00      	cmp	r3, #0
 8008bc2:	f000 80b7 	beq.w	8008d34 <_dtoa_r+0x8c4>
 8008bc6:	b18c      	cbz	r4, 8008bec <_dtoa_r+0x77c>
 8008bc8:	4629      	mov	r1, r5
 8008bca:	4622      	mov	r2, r4
 8008bcc:	4658      	mov	r0, fp
 8008bce:	f000 fcc7 	bl	8009560 <__pow5mult>
 8008bd2:	464a      	mov	r2, r9
 8008bd4:	4601      	mov	r1, r0
 8008bd6:	4605      	mov	r5, r0
 8008bd8:	4658      	mov	r0, fp
 8008bda:	f000 fc17 	bl	800940c <__multiply>
 8008bde:	4649      	mov	r1, r9
 8008be0:	9004      	str	r0, [sp, #16]
 8008be2:	4658      	mov	r0, fp
 8008be4:	f000 fb48 	bl	8009278 <_Bfree>
 8008be8:	9b04      	ldr	r3, [sp, #16]
 8008bea:	4699      	mov	r9, r3
 8008bec:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008bee:	1b1a      	subs	r2, r3, r4
 8008bf0:	d004      	beq.n	8008bfc <_dtoa_r+0x78c>
 8008bf2:	4649      	mov	r1, r9
 8008bf4:	4658      	mov	r0, fp
 8008bf6:	f000 fcb3 	bl	8009560 <__pow5mult>
 8008bfa:	4681      	mov	r9, r0
 8008bfc:	2101      	movs	r1, #1
 8008bfe:	4658      	mov	r0, fp
 8008c00:	f000 fbee 	bl	80093e0 <__i2b>
 8008c04:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008c06:	4604      	mov	r4, r0
 8008c08:	2b00      	cmp	r3, #0
 8008c0a:	f000 81cf 	beq.w	8008fac <_dtoa_r+0xb3c>
 8008c0e:	461a      	mov	r2, r3
 8008c10:	4601      	mov	r1, r0
 8008c12:	4658      	mov	r0, fp
 8008c14:	f000 fca4 	bl	8009560 <__pow5mult>
 8008c18:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008c1a:	2b01      	cmp	r3, #1
 8008c1c:	4604      	mov	r4, r0
 8008c1e:	f300 8095 	bgt.w	8008d4c <_dtoa_r+0x8dc>
 8008c22:	9b02      	ldr	r3, [sp, #8]
 8008c24:	2b00      	cmp	r3, #0
 8008c26:	f040 8087 	bne.w	8008d38 <_dtoa_r+0x8c8>
 8008c2a:	9b03      	ldr	r3, [sp, #12]
 8008c2c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008c30:	2b00      	cmp	r3, #0
 8008c32:	f040 8089 	bne.w	8008d48 <_dtoa_r+0x8d8>
 8008c36:	9b03      	ldr	r3, [sp, #12]
 8008c38:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8008c3c:	0d1b      	lsrs	r3, r3, #20
 8008c3e:	051b      	lsls	r3, r3, #20
 8008c40:	b12b      	cbz	r3, 8008c4e <_dtoa_r+0x7de>
 8008c42:	9b08      	ldr	r3, [sp, #32]
 8008c44:	3301      	adds	r3, #1
 8008c46:	9308      	str	r3, [sp, #32]
 8008c48:	f108 0801 	add.w	r8, r8, #1
 8008c4c:	2301      	movs	r3, #1
 8008c4e:	930a      	str	r3, [sp, #40]	@ 0x28
 8008c50:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008c52:	2b00      	cmp	r3, #0
 8008c54:	f000 81b0 	beq.w	8008fb8 <_dtoa_r+0xb48>
 8008c58:	6923      	ldr	r3, [r4, #16]
 8008c5a:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8008c5e:	6918      	ldr	r0, [r3, #16]
 8008c60:	f000 fb72 	bl	8009348 <__hi0bits>
 8008c64:	f1c0 0020 	rsb	r0, r0, #32
 8008c68:	9b08      	ldr	r3, [sp, #32]
 8008c6a:	4418      	add	r0, r3
 8008c6c:	f010 001f 	ands.w	r0, r0, #31
 8008c70:	d077      	beq.n	8008d62 <_dtoa_r+0x8f2>
 8008c72:	f1c0 0320 	rsb	r3, r0, #32
 8008c76:	2b04      	cmp	r3, #4
 8008c78:	dd6b      	ble.n	8008d52 <_dtoa_r+0x8e2>
 8008c7a:	9b08      	ldr	r3, [sp, #32]
 8008c7c:	f1c0 001c 	rsb	r0, r0, #28
 8008c80:	4403      	add	r3, r0
 8008c82:	4480      	add	r8, r0
 8008c84:	4406      	add	r6, r0
 8008c86:	9308      	str	r3, [sp, #32]
 8008c88:	f1b8 0f00 	cmp.w	r8, #0
 8008c8c:	dd05      	ble.n	8008c9a <_dtoa_r+0x82a>
 8008c8e:	4649      	mov	r1, r9
 8008c90:	4642      	mov	r2, r8
 8008c92:	4658      	mov	r0, fp
 8008c94:	f000 fcbe 	bl	8009614 <__lshift>
 8008c98:	4681      	mov	r9, r0
 8008c9a:	9b08      	ldr	r3, [sp, #32]
 8008c9c:	2b00      	cmp	r3, #0
 8008c9e:	dd05      	ble.n	8008cac <_dtoa_r+0x83c>
 8008ca0:	4621      	mov	r1, r4
 8008ca2:	461a      	mov	r2, r3
 8008ca4:	4658      	mov	r0, fp
 8008ca6:	f000 fcb5 	bl	8009614 <__lshift>
 8008caa:	4604      	mov	r4, r0
 8008cac:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8008cae:	2b00      	cmp	r3, #0
 8008cb0:	d059      	beq.n	8008d66 <_dtoa_r+0x8f6>
 8008cb2:	4621      	mov	r1, r4
 8008cb4:	4648      	mov	r0, r9
 8008cb6:	f000 fd19 	bl	80096ec <__mcmp>
 8008cba:	2800      	cmp	r0, #0
 8008cbc:	da53      	bge.n	8008d66 <_dtoa_r+0x8f6>
 8008cbe:	1e7b      	subs	r3, r7, #1
 8008cc0:	9304      	str	r3, [sp, #16]
 8008cc2:	4649      	mov	r1, r9
 8008cc4:	2300      	movs	r3, #0
 8008cc6:	220a      	movs	r2, #10
 8008cc8:	4658      	mov	r0, fp
 8008cca:	f000 faf7 	bl	80092bc <__multadd>
 8008cce:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008cd0:	4681      	mov	r9, r0
 8008cd2:	2b00      	cmp	r3, #0
 8008cd4:	f000 8172 	beq.w	8008fbc <_dtoa_r+0xb4c>
 8008cd8:	2300      	movs	r3, #0
 8008cda:	4629      	mov	r1, r5
 8008cdc:	220a      	movs	r2, #10
 8008cde:	4658      	mov	r0, fp
 8008ce0:	f000 faec 	bl	80092bc <__multadd>
 8008ce4:	9b00      	ldr	r3, [sp, #0]
 8008ce6:	2b00      	cmp	r3, #0
 8008ce8:	4605      	mov	r5, r0
 8008cea:	dc67      	bgt.n	8008dbc <_dtoa_r+0x94c>
 8008cec:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008cee:	2b02      	cmp	r3, #2
 8008cf0:	dc41      	bgt.n	8008d76 <_dtoa_r+0x906>
 8008cf2:	e063      	b.n	8008dbc <_dtoa_r+0x94c>
 8008cf4:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8008cf6:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8008cfa:	e746      	b.n	8008b8a <_dtoa_r+0x71a>
 8008cfc:	9b07      	ldr	r3, [sp, #28]
 8008cfe:	1e5c      	subs	r4, r3, #1
 8008d00:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008d02:	42a3      	cmp	r3, r4
 8008d04:	bfbf      	itttt	lt
 8008d06:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 8008d08:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 8008d0a:	940a      	strlt	r4, [sp, #40]	@ 0x28
 8008d0c:	1ae3      	sublt	r3, r4, r3
 8008d0e:	bfb4      	ite	lt
 8008d10:	18d2      	addlt	r2, r2, r3
 8008d12:	1b1c      	subge	r4, r3, r4
 8008d14:	9b07      	ldr	r3, [sp, #28]
 8008d16:	bfbc      	itt	lt
 8008d18:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 8008d1a:	2400      	movlt	r4, #0
 8008d1c:	2b00      	cmp	r3, #0
 8008d1e:	bfb5      	itete	lt
 8008d20:	eba8 0603 	sublt.w	r6, r8, r3
 8008d24:	9b07      	ldrge	r3, [sp, #28]
 8008d26:	2300      	movlt	r3, #0
 8008d28:	4646      	movge	r6, r8
 8008d2a:	e730      	b.n	8008b8e <_dtoa_r+0x71e>
 8008d2c:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8008d2e:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8008d30:	4646      	mov	r6, r8
 8008d32:	e735      	b.n	8008ba0 <_dtoa_r+0x730>
 8008d34:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8008d36:	e75c      	b.n	8008bf2 <_dtoa_r+0x782>
 8008d38:	2300      	movs	r3, #0
 8008d3a:	e788      	b.n	8008c4e <_dtoa_r+0x7de>
 8008d3c:	3fe00000 	.word	0x3fe00000
 8008d40:	40240000 	.word	0x40240000
 8008d44:	40140000 	.word	0x40140000
 8008d48:	9b02      	ldr	r3, [sp, #8]
 8008d4a:	e780      	b.n	8008c4e <_dtoa_r+0x7de>
 8008d4c:	2300      	movs	r3, #0
 8008d4e:	930a      	str	r3, [sp, #40]	@ 0x28
 8008d50:	e782      	b.n	8008c58 <_dtoa_r+0x7e8>
 8008d52:	d099      	beq.n	8008c88 <_dtoa_r+0x818>
 8008d54:	9a08      	ldr	r2, [sp, #32]
 8008d56:	331c      	adds	r3, #28
 8008d58:	441a      	add	r2, r3
 8008d5a:	4498      	add	r8, r3
 8008d5c:	441e      	add	r6, r3
 8008d5e:	9208      	str	r2, [sp, #32]
 8008d60:	e792      	b.n	8008c88 <_dtoa_r+0x818>
 8008d62:	4603      	mov	r3, r0
 8008d64:	e7f6      	b.n	8008d54 <_dtoa_r+0x8e4>
 8008d66:	9b07      	ldr	r3, [sp, #28]
 8008d68:	9704      	str	r7, [sp, #16]
 8008d6a:	2b00      	cmp	r3, #0
 8008d6c:	dc20      	bgt.n	8008db0 <_dtoa_r+0x940>
 8008d6e:	9300      	str	r3, [sp, #0]
 8008d70:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008d72:	2b02      	cmp	r3, #2
 8008d74:	dd1e      	ble.n	8008db4 <_dtoa_r+0x944>
 8008d76:	9b00      	ldr	r3, [sp, #0]
 8008d78:	2b00      	cmp	r3, #0
 8008d7a:	f47f aec0 	bne.w	8008afe <_dtoa_r+0x68e>
 8008d7e:	4621      	mov	r1, r4
 8008d80:	2205      	movs	r2, #5
 8008d82:	4658      	mov	r0, fp
 8008d84:	f000 fa9a 	bl	80092bc <__multadd>
 8008d88:	4601      	mov	r1, r0
 8008d8a:	4604      	mov	r4, r0
 8008d8c:	4648      	mov	r0, r9
 8008d8e:	f000 fcad 	bl	80096ec <__mcmp>
 8008d92:	2800      	cmp	r0, #0
 8008d94:	f77f aeb3 	ble.w	8008afe <_dtoa_r+0x68e>
 8008d98:	4656      	mov	r6, sl
 8008d9a:	2331      	movs	r3, #49	@ 0x31
 8008d9c:	f806 3b01 	strb.w	r3, [r6], #1
 8008da0:	9b04      	ldr	r3, [sp, #16]
 8008da2:	3301      	adds	r3, #1
 8008da4:	9304      	str	r3, [sp, #16]
 8008da6:	e6ae      	b.n	8008b06 <_dtoa_r+0x696>
 8008da8:	9c07      	ldr	r4, [sp, #28]
 8008daa:	9704      	str	r7, [sp, #16]
 8008dac:	4625      	mov	r5, r4
 8008dae:	e7f3      	b.n	8008d98 <_dtoa_r+0x928>
 8008db0:	9b07      	ldr	r3, [sp, #28]
 8008db2:	9300      	str	r3, [sp, #0]
 8008db4:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008db6:	2b00      	cmp	r3, #0
 8008db8:	f000 8104 	beq.w	8008fc4 <_dtoa_r+0xb54>
 8008dbc:	2e00      	cmp	r6, #0
 8008dbe:	dd05      	ble.n	8008dcc <_dtoa_r+0x95c>
 8008dc0:	4629      	mov	r1, r5
 8008dc2:	4632      	mov	r2, r6
 8008dc4:	4658      	mov	r0, fp
 8008dc6:	f000 fc25 	bl	8009614 <__lshift>
 8008dca:	4605      	mov	r5, r0
 8008dcc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008dce:	2b00      	cmp	r3, #0
 8008dd0:	d05a      	beq.n	8008e88 <_dtoa_r+0xa18>
 8008dd2:	6869      	ldr	r1, [r5, #4]
 8008dd4:	4658      	mov	r0, fp
 8008dd6:	f000 fa0f 	bl	80091f8 <_Balloc>
 8008dda:	4606      	mov	r6, r0
 8008ddc:	b928      	cbnz	r0, 8008dea <_dtoa_r+0x97a>
 8008dde:	4b84      	ldr	r3, [pc, #528]	@ (8008ff0 <_dtoa_r+0xb80>)
 8008de0:	4602      	mov	r2, r0
 8008de2:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8008de6:	f7ff bb5a 	b.w	800849e <_dtoa_r+0x2e>
 8008dea:	692a      	ldr	r2, [r5, #16]
 8008dec:	3202      	adds	r2, #2
 8008dee:	0092      	lsls	r2, r2, #2
 8008df0:	f105 010c 	add.w	r1, r5, #12
 8008df4:	300c      	adds	r0, #12
 8008df6:	f7ff faa4 	bl	8008342 <memcpy>
 8008dfa:	2201      	movs	r2, #1
 8008dfc:	4631      	mov	r1, r6
 8008dfe:	4658      	mov	r0, fp
 8008e00:	f000 fc08 	bl	8009614 <__lshift>
 8008e04:	f10a 0301 	add.w	r3, sl, #1
 8008e08:	9307      	str	r3, [sp, #28]
 8008e0a:	9b00      	ldr	r3, [sp, #0]
 8008e0c:	4453      	add	r3, sl
 8008e0e:	930b      	str	r3, [sp, #44]	@ 0x2c
 8008e10:	9b02      	ldr	r3, [sp, #8]
 8008e12:	f003 0301 	and.w	r3, r3, #1
 8008e16:	462f      	mov	r7, r5
 8008e18:	930a      	str	r3, [sp, #40]	@ 0x28
 8008e1a:	4605      	mov	r5, r0
 8008e1c:	9b07      	ldr	r3, [sp, #28]
 8008e1e:	4621      	mov	r1, r4
 8008e20:	3b01      	subs	r3, #1
 8008e22:	4648      	mov	r0, r9
 8008e24:	9300      	str	r3, [sp, #0]
 8008e26:	f7ff fa9a 	bl	800835e <quorem>
 8008e2a:	4639      	mov	r1, r7
 8008e2c:	9002      	str	r0, [sp, #8]
 8008e2e:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8008e32:	4648      	mov	r0, r9
 8008e34:	f000 fc5a 	bl	80096ec <__mcmp>
 8008e38:	462a      	mov	r2, r5
 8008e3a:	9008      	str	r0, [sp, #32]
 8008e3c:	4621      	mov	r1, r4
 8008e3e:	4658      	mov	r0, fp
 8008e40:	f000 fc70 	bl	8009724 <__mdiff>
 8008e44:	68c2      	ldr	r2, [r0, #12]
 8008e46:	4606      	mov	r6, r0
 8008e48:	bb02      	cbnz	r2, 8008e8c <_dtoa_r+0xa1c>
 8008e4a:	4601      	mov	r1, r0
 8008e4c:	4648      	mov	r0, r9
 8008e4e:	f000 fc4d 	bl	80096ec <__mcmp>
 8008e52:	4602      	mov	r2, r0
 8008e54:	4631      	mov	r1, r6
 8008e56:	4658      	mov	r0, fp
 8008e58:	920e      	str	r2, [sp, #56]	@ 0x38
 8008e5a:	f000 fa0d 	bl	8009278 <_Bfree>
 8008e5e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008e60:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8008e62:	9e07      	ldr	r6, [sp, #28]
 8008e64:	ea43 0102 	orr.w	r1, r3, r2
 8008e68:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008e6a:	4319      	orrs	r1, r3
 8008e6c:	d110      	bne.n	8008e90 <_dtoa_r+0xa20>
 8008e6e:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8008e72:	d029      	beq.n	8008ec8 <_dtoa_r+0xa58>
 8008e74:	9b08      	ldr	r3, [sp, #32]
 8008e76:	2b00      	cmp	r3, #0
 8008e78:	dd02      	ble.n	8008e80 <_dtoa_r+0xa10>
 8008e7a:	9b02      	ldr	r3, [sp, #8]
 8008e7c:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 8008e80:	9b00      	ldr	r3, [sp, #0]
 8008e82:	f883 8000 	strb.w	r8, [r3]
 8008e86:	e63f      	b.n	8008b08 <_dtoa_r+0x698>
 8008e88:	4628      	mov	r0, r5
 8008e8a:	e7bb      	b.n	8008e04 <_dtoa_r+0x994>
 8008e8c:	2201      	movs	r2, #1
 8008e8e:	e7e1      	b.n	8008e54 <_dtoa_r+0x9e4>
 8008e90:	9b08      	ldr	r3, [sp, #32]
 8008e92:	2b00      	cmp	r3, #0
 8008e94:	db04      	blt.n	8008ea0 <_dtoa_r+0xa30>
 8008e96:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8008e98:	430b      	orrs	r3, r1
 8008e9a:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8008e9c:	430b      	orrs	r3, r1
 8008e9e:	d120      	bne.n	8008ee2 <_dtoa_r+0xa72>
 8008ea0:	2a00      	cmp	r2, #0
 8008ea2:	dded      	ble.n	8008e80 <_dtoa_r+0xa10>
 8008ea4:	4649      	mov	r1, r9
 8008ea6:	2201      	movs	r2, #1
 8008ea8:	4658      	mov	r0, fp
 8008eaa:	f000 fbb3 	bl	8009614 <__lshift>
 8008eae:	4621      	mov	r1, r4
 8008eb0:	4681      	mov	r9, r0
 8008eb2:	f000 fc1b 	bl	80096ec <__mcmp>
 8008eb6:	2800      	cmp	r0, #0
 8008eb8:	dc03      	bgt.n	8008ec2 <_dtoa_r+0xa52>
 8008eba:	d1e1      	bne.n	8008e80 <_dtoa_r+0xa10>
 8008ebc:	f018 0f01 	tst.w	r8, #1
 8008ec0:	d0de      	beq.n	8008e80 <_dtoa_r+0xa10>
 8008ec2:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8008ec6:	d1d8      	bne.n	8008e7a <_dtoa_r+0xa0a>
 8008ec8:	9a00      	ldr	r2, [sp, #0]
 8008eca:	2339      	movs	r3, #57	@ 0x39
 8008ecc:	7013      	strb	r3, [r2, #0]
 8008ece:	4633      	mov	r3, r6
 8008ed0:	461e      	mov	r6, r3
 8008ed2:	3b01      	subs	r3, #1
 8008ed4:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8008ed8:	2a39      	cmp	r2, #57	@ 0x39
 8008eda:	d052      	beq.n	8008f82 <_dtoa_r+0xb12>
 8008edc:	3201      	adds	r2, #1
 8008ede:	701a      	strb	r2, [r3, #0]
 8008ee0:	e612      	b.n	8008b08 <_dtoa_r+0x698>
 8008ee2:	2a00      	cmp	r2, #0
 8008ee4:	dd07      	ble.n	8008ef6 <_dtoa_r+0xa86>
 8008ee6:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8008eea:	d0ed      	beq.n	8008ec8 <_dtoa_r+0xa58>
 8008eec:	9a00      	ldr	r2, [sp, #0]
 8008eee:	f108 0301 	add.w	r3, r8, #1
 8008ef2:	7013      	strb	r3, [r2, #0]
 8008ef4:	e608      	b.n	8008b08 <_dtoa_r+0x698>
 8008ef6:	9b07      	ldr	r3, [sp, #28]
 8008ef8:	9a07      	ldr	r2, [sp, #28]
 8008efa:	f803 8c01 	strb.w	r8, [r3, #-1]
 8008efe:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008f00:	4293      	cmp	r3, r2
 8008f02:	d028      	beq.n	8008f56 <_dtoa_r+0xae6>
 8008f04:	4649      	mov	r1, r9
 8008f06:	2300      	movs	r3, #0
 8008f08:	220a      	movs	r2, #10
 8008f0a:	4658      	mov	r0, fp
 8008f0c:	f000 f9d6 	bl	80092bc <__multadd>
 8008f10:	42af      	cmp	r7, r5
 8008f12:	4681      	mov	r9, r0
 8008f14:	f04f 0300 	mov.w	r3, #0
 8008f18:	f04f 020a 	mov.w	r2, #10
 8008f1c:	4639      	mov	r1, r7
 8008f1e:	4658      	mov	r0, fp
 8008f20:	d107      	bne.n	8008f32 <_dtoa_r+0xac2>
 8008f22:	f000 f9cb 	bl	80092bc <__multadd>
 8008f26:	4607      	mov	r7, r0
 8008f28:	4605      	mov	r5, r0
 8008f2a:	9b07      	ldr	r3, [sp, #28]
 8008f2c:	3301      	adds	r3, #1
 8008f2e:	9307      	str	r3, [sp, #28]
 8008f30:	e774      	b.n	8008e1c <_dtoa_r+0x9ac>
 8008f32:	f000 f9c3 	bl	80092bc <__multadd>
 8008f36:	4629      	mov	r1, r5
 8008f38:	4607      	mov	r7, r0
 8008f3a:	2300      	movs	r3, #0
 8008f3c:	220a      	movs	r2, #10
 8008f3e:	4658      	mov	r0, fp
 8008f40:	f000 f9bc 	bl	80092bc <__multadd>
 8008f44:	4605      	mov	r5, r0
 8008f46:	e7f0      	b.n	8008f2a <_dtoa_r+0xaba>
 8008f48:	9b00      	ldr	r3, [sp, #0]
 8008f4a:	2b00      	cmp	r3, #0
 8008f4c:	bfcc      	ite	gt
 8008f4e:	461e      	movgt	r6, r3
 8008f50:	2601      	movle	r6, #1
 8008f52:	4456      	add	r6, sl
 8008f54:	2700      	movs	r7, #0
 8008f56:	4649      	mov	r1, r9
 8008f58:	2201      	movs	r2, #1
 8008f5a:	4658      	mov	r0, fp
 8008f5c:	f000 fb5a 	bl	8009614 <__lshift>
 8008f60:	4621      	mov	r1, r4
 8008f62:	4681      	mov	r9, r0
 8008f64:	f000 fbc2 	bl	80096ec <__mcmp>
 8008f68:	2800      	cmp	r0, #0
 8008f6a:	dcb0      	bgt.n	8008ece <_dtoa_r+0xa5e>
 8008f6c:	d102      	bne.n	8008f74 <_dtoa_r+0xb04>
 8008f6e:	f018 0f01 	tst.w	r8, #1
 8008f72:	d1ac      	bne.n	8008ece <_dtoa_r+0xa5e>
 8008f74:	4633      	mov	r3, r6
 8008f76:	461e      	mov	r6, r3
 8008f78:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008f7c:	2a30      	cmp	r2, #48	@ 0x30
 8008f7e:	d0fa      	beq.n	8008f76 <_dtoa_r+0xb06>
 8008f80:	e5c2      	b.n	8008b08 <_dtoa_r+0x698>
 8008f82:	459a      	cmp	sl, r3
 8008f84:	d1a4      	bne.n	8008ed0 <_dtoa_r+0xa60>
 8008f86:	9b04      	ldr	r3, [sp, #16]
 8008f88:	3301      	adds	r3, #1
 8008f8a:	9304      	str	r3, [sp, #16]
 8008f8c:	2331      	movs	r3, #49	@ 0x31
 8008f8e:	f88a 3000 	strb.w	r3, [sl]
 8008f92:	e5b9      	b.n	8008b08 <_dtoa_r+0x698>
 8008f94:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8008f96:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 8008ff4 <_dtoa_r+0xb84>
 8008f9a:	b11b      	cbz	r3, 8008fa4 <_dtoa_r+0xb34>
 8008f9c:	f10a 0308 	add.w	r3, sl, #8
 8008fa0:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8008fa2:	6013      	str	r3, [r2, #0]
 8008fa4:	4650      	mov	r0, sl
 8008fa6:	b019      	add	sp, #100	@ 0x64
 8008fa8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008fac:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008fae:	2b01      	cmp	r3, #1
 8008fb0:	f77f ae37 	ble.w	8008c22 <_dtoa_r+0x7b2>
 8008fb4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008fb6:	930a      	str	r3, [sp, #40]	@ 0x28
 8008fb8:	2001      	movs	r0, #1
 8008fba:	e655      	b.n	8008c68 <_dtoa_r+0x7f8>
 8008fbc:	9b00      	ldr	r3, [sp, #0]
 8008fbe:	2b00      	cmp	r3, #0
 8008fc0:	f77f aed6 	ble.w	8008d70 <_dtoa_r+0x900>
 8008fc4:	4656      	mov	r6, sl
 8008fc6:	4621      	mov	r1, r4
 8008fc8:	4648      	mov	r0, r9
 8008fca:	f7ff f9c8 	bl	800835e <quorem>
 8008fce:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8008fd2:	f806 8b01 	strb.w	r8, [r6], #1
 8008fd6:	9b00      	ldr	r3, [sp, #0]
 8008fd8:	eba6 020a 	sub.w	r2, r6, sl
 8008fdc:	4293      	cmp	r3, r2
 8008fde:	ddb3      	ble.n	8008f48 <_dtoa_r+0xad8>
 8008fe0:	4649      	mov	r1, r9
 8008fe2:	2300      	movs	r3, #0
 8008fe4:	220a      	movs	r2, #10
 8008fe6:	4658      	mov	r0, fp
 8008fe8:	f000 f968 	bl	80092bc <__multadd>
 8008fec:	4681      	mov	r9, r0
 8008fee:	e7ea      	b.n	8008fc6 <_dtoa_r+0xb56>
 8008ff0:	0800a040 	.word	0x0800a040
 8008ff4:	08009fc4 	.word	0x08009fc4

08008ff8 <_free_r>:
 8008ff8:	b538      	push	{r3, r4, r5, lr}
 8008ffa:	4605      	mov	r5, r0
 8008ffc:	2900      	cmp	r1, #0
 8008ffe:	d041      	beq.n	8009084 <_free_r+0x8c>
 8009000:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009004:	1f0c      	subs	r4, r1, #4
 8009006:	2b00      	cmp	r3, #0
 8009008:	bfb8      	it	lt
 800900a:	18e4      	addlt	r4, r4, r3
 800900c:	f000 f8e8 	bl	80091e0 <__malloc_lock>
 8009010:	4a1d      	ldr	r2, [pc, #116]	@ (8009088 <_free_r+0x90>)
 8009012:	6813      	ldr	r3, [r2, #0]
 8009014:	b933      	cbnz	r3, 8009024 <_free_r+0x2c>
 8009016:	6063      	str	r3, [r4, #4]
 8009018:	6014      	str	r4, [r2, #0]
 800901a:	4628      	mov	r0, r5
 800901c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009020:	f000 b8e4 	b.w	80091ec <__malloc_unlock>
 8009024:	42a3      	cmp	r3, r4
 8009026:	d908      	bls.n	800903a <_free_r+0x42>
 8009028:	6820      	ldr	r0, [r4, #0]
 800902a:	1821      	adds	r1, r4, r0
 800902c:	428b      	cmp	r3, r1
 800902e:	bf01      	itttt	eq
 8009030:	6819      	ldreq	r1, [r3, #0]
 8009032:	685b      	ldreq	r3, [r3, #4]
 8009034:	1809      	addeq	r1, r1, r0
 8009036:	6021      	streq	r1, [r4, #0]
 8009038:	e7ed      	b.n	8009016 <_free_r+0x1e>
 800903a:	461a      	mov	r2, r3
 800903c:	685b      	ldr	r3, [r3, #4]
 800903e:	b10b      	cbz	r3, 8009044 <_free_r+0x4c>
 8009040:	42a3      	cmp	r3, r4
 8009042:	d9fa      	bls.n	800903a <_free_r+0x42>
 8009044:	6811      	ldr	r1, [r2, #0]
 8009046:	1850      	adds	r0, r2, r1
 8009048:	42a0      	cmp	r0, r4
 800904a:	d10b      	bne.n	8009064 <_free_r+0x6c>
 800904c:	6820      	ldr	r0, [r4, #0]
 800904e:	4401      	add	r1, r0
 8009050:	1850      	adds	r0, r2, r1
 8009052:	4283      	cmp	r3, r0
 8009054:	6011      	str	r1, [r2, #0]
 8009056:	d1e0      	bne.n	800901a <_free_r+0x22>
 8009058:	6818      	ldr	r0, [r3, #0]
 800905a:	685b      	ldr	r3, [r3, #4]
 800905c:	6053      	str	r3, [r2, #4]
 800905e:	4408      	add	r0, r1
 8009060:	6010      	str	r0, [r2, #0]
 8009062:	e7da      	b.n	800901a <_free_r+0x22>
 8009064:	d902      	bls.n	800906c <_free_r+0x74>
 8009066:	230c      	movs	r3, #12
 8009068:	602b      	str	r3, [r5, #0]
 800906a:	e7d6      	b.n	800901a <_free_r+0x22>
 800906c:	6820      	ldr	r0, [r4, #0]
 800906e:	1821      	adds	r1, r4, r0
 8009070:	428b      	cmp	r3, r1
 8009072:	bf04      	itt	eq
 8009074:	6819      	ldreq	r1, [r3, #0]
 8009076:	685b      	ldreq	r3, [r3, #4]
 8009078:	6063      	str	r3, [r4, #4]
 800907a:	bf04      	itt	eq
 800907c:	1809      	addeq	r1, r1, r0
 800907e:	6021      	streq	r1, [r4, #0]
 8009080:	6054      	str	r4, [r2, #4]
 8009082:	e7ca      	b.n	800901a <_free_r+0x22>
 8009084:	bd38      	pop	{r3, r4, r5, pc}
 8009086:	bf00      	nop
 8009088:	200005b4 	.word	0x200005b4

0800908c <malloc>:
 800908c:	4b02      	ldr	r3, [pc, #8]	@ (8009098 <malloc+0xc>)
 800908e:	4601      	mov	r1, r0
 8009090:	6818      	ldr	r0, [r3, #0]
 8009092:	f000 b825 	b.w	80090e0 <_malloc_r>
 8009096:	bf00      	nop
 8009098:	20000020 	.word	0x20000020

0800909c <sbrk_aligned>:
 800909c:	b570      	push	{r4, r5, r6, lr}
 800909e:	4e0f      	ldr	r6, [pc, #60]	@ (80090dc <sbrk_aligned+0x40>)
 80090a0:	460c      	mov	r4, r1
 80090a2:	6831      	ldr	r1, [r6, #0]
 80090a4:	4605      	mov	r5, r0
 80090a6:	b911      	cbnz	r1, 80090ae <sbrk_aligned+0x12>
 80090a8:	f000 fdee 	bl	8009c88 <_sbrk_r>
 80090ac:	6030      	str	r0, [r6, #0]
 80090ae:	4621      	mov	r1, r4
 80090b0:	4628      	mov	r0, r5
 80090b2:	f000 fde9 	bl	8009c88 <_sbrk_r>
 80090b6:	1c43      	adds	r3, r0, #1
 80090b8:	d103      	bne.n	80090c2 <sbrk_aligned+0x26>
 80090ba:	f04f 34ff 	mov.w	r4, #4294967295
 80090be:	4620      	mov	r0, r4
 80090c0:	bd70      	pop	{r4, r5, r6, pc}
 80090c2:	1cc4      	adds	r4, r0, #3
 80090c4:	f024 0403 	bic.w	r4, r4, #3
 80090c8:	42a0      	cmp	r0, r4
 80090ca:	d0f8      	beq.n	80090be <sbrk_aligned+0x22>
 80090cc:	1a21      	subs	r1, r4, r0
 80090ce:	4628      	mov	r0, r5
 80090d0:	f000 fdda 	bl	8009c88 <_sbrk_r>
 80090d4:	3001      	adds	r0, #1
 80090d6:	d1f2      	bne.n	80090be <sbrk_aligned+0x22>
 80090d8:	e7ef      	b.n	80090ba <sbrk_aligned+0x1e>
 80090da:	bf00      	nop
 80090dc:	200005b0 	.word	0x200005b0

080090e0 <_malloc_r>:
 80090e0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80090e4:	1ccd      	adds	r5, r1, #3
 80090e6:	f025 0503 	bic.w	r5, r5, #3
 80090ea:	3508      	adds	r5, #8
 80090ec:	2d0c      	cmp	r5, #12
 80090ee:	bf38      	it	cc
 80090f0:	250c      	movcc	r5, #12
 80090f2:	2d00      	cmp	r5, #0
 80090f4:	4606      	mov	r6, r0
 80090f6:	db01      	blt.n	80090fc <_malloc_r+0x1c>
 80090f8:	42a9      	cmp	r1, r5
 80090fa:	d904      	bls.n	8009106 <_malloc_r+0x26>
 80090fc:	230c      	movs	r3, #12
 80090fe:	6033      	str	r3, [r6, #0]
 8009100:	2000      	movs	r0, #0
 8009102:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009106:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80091dc <_malloc_r+0xfc>
 800910a:	f000 f869 	bl	80091e0 <__malloc_lock>
 800910e:	f8d8 3000 	ldr.w	r3, [r8]
 8009112:	461c      	mov	r4, r3
 8009114:	bb44      	cbnz	r4, 8009168 <_malloc_r+0x88>
 8009116:	4629      	mov	r1, r5
 8009118:	4630      	mov	r0, r6
 800911a:	f7ff ffbf 	bl	800909c <sbrk_aligned>
 800911e:	1c43      	adds	r3, r0, #1
 8009120:	4604      	mov	r4, r0
 8009122:	d158      	bne.n	80091d6 <_malloc_r+0xf6>
 8009124:	f8d8 4000 	ldr.w	r4, [r8]
 8009128:	4627      	mov	r7, r4
 800912a:	2f00      	cmp	r7, #0
 800912c:	d143      	bne.n	80091b6 <_malloc_r+0xd6>
 800912e:	2c00      	cmp	r4, #0
 8009130:	d04b      	beq.n	80091ca <_malloc_r+0xea>
 8009132:	6823      	ldr	r3, [r4, #0]
 8009134:	4639      	mov	r1, r7
 8009136:	4630      	mov	r0, r6
 8009138:	eb04 0903 	add.w	r9, r4, r3
 800913c:	f000 fda4 	bl	8009c88 <_sbrk_r>
 8009140:	4581      	cmp	r9, r0
 8009142:	d142      	bne.n	80091ca <_malloc_r+0xea>
 8009144:	6821      	ldr	r1, [r4, #0]
 8009146:	1a6d      	subs	r5, r5, r1
 8009148:	4629      	mov	r1, r5
 800914a:	4630      	mov	r0, r6
 800914c:	f7ff ffa6 	bl	800909c <sbrk_aligned>
 8009150:	3001      	adds	r0, #1
 8009152:	d03a      	beq.n	80091ca <_malloc_r+0xea>
 8009154:	6823      	ldr	r3, [r4, #0]
 8009156:	442b      	add	r3, r5
 8009158:	6023      	str	r3, [r4, #0]
 800915a:	f8d8 3000 	ldr.w	r3, [r8]
 800915e:	685a      	ldr	r2, [r3, #4]
 8009160:	bb62      	cbnz	r2, 80091bc <_malloc_r+0xdc>
 8009162:	f8c8 7000 	str.w	r7, [r8]
 8009166:	e00f      	b.n	8009188 <_malloc_r+0xa8>
 8009168:	6822      	ldr	r2, [r4, #0]
 800916a:	1b52      	subs	r2, r2, r5
 800916c:	d420      	bmi.n	80091b0 <_malloc_r+0xd0>
 800916e:	2a0b      	cmp	r2, #11
 8009170:	d917      	bls.n	80091a2 <_malloc_r+0xc2>
 8009172:	1961      	adds	r1, r4, r5
 8009174:	42a3      	cmp	r3, r4
 8009176:	6025      	str	r5, [r4, #0]
 8009178:	bf18      	it	ne
 800917a:	6059      	strne	r1, [r3, #4]
 800917c:	6863      	ldr	r3, [r4, #4]
 800917e:	bf08      	it	eq
 8009180:	f8c8 1000 	streq.w	r1, [r8]
 8009184:	5162      	str	r2, [r4, r5]
 8009186:	604b      	str	r3, [r1, #4]
 8009188:	4630      	mov	r0, r6
 800918a:	f000 f82f 	bl	80091ec <__malloc_unlock>
 800918e:	f104 000b 	add.w	r0, r4, #11
 8009192:	1d23      	adds	r3, r4, #4
 8009194:	f020 0007 	bic.w	r0, r0, #7
 8009198:	1ac2      	subs	r2, r0, r3
 800919a:	bf1c      	itt	ne
 800919c:	1a1b      	subne	r3, r3, r0
 800919e:	50a3      	strne	r3, [r4, r2]
 80091a0:	e7af      	b.n	8009102 <_malloc_r+0x22>
 80091a2:	6862      	ldr	r2, [r4, #4]
 80091a4:	42a3      	cmp	r3, r4
 80091a6:	bf0c      	ite	eq
 80091a8:	f8c8 2000 	streq.w	r2, [r8]
 80091ac:	605a      	strne	r2, [r3, #4]
 80091ae:	e7eb      	b.n	8009188 <_malloc_r+0xa8>
 80091b0:	4623      	mov	r3, r4
 80091b2:	6864      	ldr	r4, [r4, #4]
 80091b4:	e7ae      	b.n	8009114 <_malloc_r+0x34>
 80091b6:	463c      	mov	r4, r7
 80091b8:	687f      	ldr	r7, [r7, #4]
 80091ba:	e7b6      	b.n	800912a <_malloc_r+0x4a>
 80091bc:	461a      	mov	r2, r3
 80091be:	685b      	ldr	r3, [r3, #4]
 80091c0:	42a3      	cmp	r3, r4
 80091c2:	d1fb      	bne.n	80091bc <_malloc_r+0xdc>
 80091c4:	2300      	movs	r3, #0
 80091c6:	6053      	str	r3, [r2, #4]
 80091c8:	e7de      	b.n	8009188 <_malloc_r+0xa8>
 80091ca:	230c      	movs	r3, #12
 80091cc:	6033      	str	r3, [r6, #0]
 80091ce:	4630      	mov	r0, r6
 80091d0:	f000 f80c 	bl	80091ec <__malloc_unlock>
 80091d4:	e794      	b.n	8009100 <_malloc_r+0x20>
 80091d6:	6005      	str	r5, [r0, #0]
 80091d8:	e7d6      	b.n	8009188 <_malloc_r+0xa8>
 80091da:	bf00      	nop
 80091dc:	200005b4 	.word	0x200005b4

080091e0 <__malloc_lock>:
 80091e0:	4801      	ldr	r0, [pc, #4]	@ (80091e8 <__malloc_lock+0x8>)
 80091e2:	f7ff b8ac 	b.w	800833e <__retarget_lock_acquire_recursive>
 80091e6:	bf00      	nop
 80091e8:	200005ac 	.word	0x200005ac

080091ec <__malloc_unlock>:
 80091ec:	4801      	ldr	r0, [pc, #4]	@ (80091f4 <__malloc_unlock+0x8>)
 80091ee:	f7ff b8a7 	b.w	8008340 <__retarget_lock_release_recursive>
 80091f2:	bf00      	nop
 80091f4:	200005ac 	.word	0x200005ac

080091f8 <_Balloc>:
 80091f8:	b570      	push	{r4, r5, r6, lr}
 80091fa:	69c6      	ldr	r6, [r0, #28]
 80091fc:	4604      	mov	r4, r0
 80091fe:	460d      	mov	r5, r1
 8009200:	b976      	cbnz	r6, 8009220 <_Balloc+0x28>
 8009202:	2010      	movs	r0, #16
 8009204:	f7ff ff42 	bl	800908c <malloc>
 8009208:	4602      	mov	r2, r0
 800920a:	61e0      	str	r0, [r4, #28]
 800920c:	b920      	cbnz	r0, 8009218 <_Balloc+0x20>
 800920e:	4b18      	ldr	r3, [pc, #96]	@ (8009270 <_Balloc+0x78>)
 8009210:	4818      	ldr	r0, [pc, #96]	@ (8009274 <_Balloc+0x7c>)
 8009212:	216b      	movs	r1, #107	@ 0x6b
 8009214:	f000 fd48 	bl	8009ca8 <__assert_func>
 8009218:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800921c:	6006      	str	r6, [r0, #0]
 800921e:	60c6      	str	r6, [r0, #12]
 8009220:	69e6      	ldr	r6, [r4, #28]
 8009222:	68f3      	ldr	r3, [r6, #12]
 8009224:	b183      	cbz	r3, 8009248 <_Balloc+0x50>
 8009226:	69e3      	ldr	r3, [r4, #28]
 8009228:	68db      	ldr	r3, [r3, #12]
 800922a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800922e:	b9b8      	cbnz	r0, 8009260 <_Balloc+0x68>
 8009230:	2101      	movs	r1, #1
 8009232:	fa01 f605 	lsl.w	r6, r1, r5
 8009236:	1d72      	adds	r2, r6, #5
 8009238:	0092      	lsls	r2, r2, #2
 800923a:	4620      	mov	r0, r4
 800923c:	f000 fd52 	bl	8009ce4 <_calloc_r>
 8009240:	b160      	cbz	r0, 800925c <_Balloc+0x64>
 8009242:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8009246:	e00e      	b.n	8009266 <_Balloc+0x6e>
 8009248:	2221      	movs	r2, #33	@ 0x21
 800924a:	2104      	movs	r1, #4
 800924c:	4620      	mov	r0, r4
 800924e:	f000 fd49 	bl	8009ce4 <_calloc_r>
 8009252:	69e3      	ldr	r3, [r4, #28]
 8009254:	60f0      	str	r0, [r6, #12]
 8009256:	68db      	ldr	r3, [r3, #12]
 8009258:	2b00      	cmp	r3, #0
 800925a:	d1e4      	bne.n	8009226 <_Balloc+0x2e>
 800925c:	2000      	movs	r0, #0
 800925e:	bd70      	pop	{r4, r5, r6, pc}
 8009260:	6802      	ldr	r2, [r0, #0]
 8009262:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8009266:	2300      	movs	r3, #0
 8009268:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800926c:	e7f7      	b.n	800925e <_Balloc+0x66>
 800926e:	bf00      	nop
 8009270:	08009fd1 	.word	0x08009fd1
 8009274:	0800a051 	.word	0x0800a051

08009278 <_Bfree>:
 8009278:	b570      	push	{r4, r5, r6, lr}
 800927a:	69c6      	ldr	r6, [r0, #28]
 800927c:	4605      	mov	r5, r0
 800927e:	460c      	mov	r4, r1
 8009280:	b976      	cbnz	r6, 80092a0 <_Bfree+0x28>
 8009282:	2010      	movs	r0, #16
 8009284:	f7ff ff02 	bl	800908c <malloc>
 8009288:	4602      	mov	r2, r0
 800928a:	61e8      	str	r0, [r5, #28]
 800928c:	b920      	cbnz	r0, 8009298 <_Bfree+0x20>
 800928e:	4b09      	ldr	r3, [pc, #36]	@ (80092b4 <_Bfree+0x3c>)
 8009290:	4809      	ldr	r0, [pc, #36]	@ (80092b8 <_Bfree+0x40>)
 8009292:	218f      	movs	r1, #143	@ 0x8f
 8009294:	f000 fd08 	bl	8009ca8 <__assert_func>
 8009298:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800929c:	6006      	str	r6, [r0, #0]
 800929e:	60c6      	str	r6, [r0, #12]
 80092a0:	b13c      	cbz	r4, 80092b2 <_Bfree+0x3a>
 80092a2:	69eb      	ldr	r3, [r5, #28]
 80092a4:	6862      	ldr	r2, [r4, #4]
 80092a6:	68db      	ldr	r3, [r3, #12]
 80092a8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80092ac:	6021      	str	r1, [r4, #0]
 80092ae:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80092b2:	bd70      	pop	{r4, r5, r6, pc}
 80092b4:	08009fd1 	.word	0x08009fd1
 80092b8:	0800a051 	.word	0x0800a051

080092bc <__multadd>:
 80092bc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80092c0:	690d      	ldr	r5, [r1, #16]
 80092c2:	4607      	mov	r7, r0
 80092c4:	460c      	mov	r4, r1
 80092c6:	461e      	mov	r6, r3
 80092c8:	f101 0c14 	add.w	ip, r1, #20
 80092cc:	2000      	movs	r0, #0
 80092ce:	f8dc 3000 	ldr.w	r3, [ip]
 80092d2:	b299      	uxth	r1, r3
 80092d4:	fb02 6101 	mla	r1, r2, r1, r6
 80092d8:	0c1e      	lsrs	r6, r3, #16
 80092da:	0c0b      	lsrs	r3, r1, #16
 80092dc:	fb02 3306 	mla	r3, r2, r6, r3
 80092e0:	b289      	uxth	r1, r1
 80092e2:	3001      	adds	r0, #1
 80092e4:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80092e8:	4285      	cmp	r5, r0
 80092ea:	f84c 1b04 	str.w	r1, [ip], #4
 80092ee:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80092f2:	dcec      	bgt.n	80092ce <__multadd+0x12>
 80092f4:	b30e      	cbz	r6, 800933a <__multadd+0x7e>
 80092f6:	68a3      	ldr	r3, [r4, #8]
 80092f8:	42ab      	cmp	r3, r5
 80092fa:	dc19      	bgt.n	8009330 <__multadd+0x74>
 80092fc:	6861      	ldr	r1, [r4, #4]
 80092fe:	4638      	mov	r0, r7
 8009300:	3101      	adds	r1, #1
 8009302:	f7ff ff79 	bl	80091f8 <_Balloc>
 8009306:	4680      	mov	r8, r0
 8009308:	b928      	cbnz	r0, 8009316 <__multadd+0x5a>
 800930a:	4602      	mov	r2, r0
 800930c:	4b0c      	ldr	r3, [pc, #48]	@ (8009340 <__multadd+0x84>)
 800930e:	480d      	ldr	r0, [pc, #52]	@ (8009344 <__multadd+0x88>)
 8009310:	21ba      	movs	r1, #186	@ 0xba
 8009312:	f000 fcc9 	bl	8009ca8 <__assert_func>
 8009316:	6922      	ldr	r2, [r4, #16]
 8009318:	3202      	adds	r2, #2
 800931a:	f104 010c 	add.w	r1, r4, #12
 800931e:	0092      	lsls	r2, r2, #2
 8009320:	300c      	adds	r0, #12
 8009322:	f7ff f80e 	bl	8008342 <memcpy>
 8009326:	4621      	mov	r1, r4
 8009328:	4638      	mov	r0, r7
 800932a:	f7ff ffa5 	bl	8009278 <_Bfree>
 800932e:	4644      	mov	r4, r8
 8009330:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8009334:	3501      	adds	r5, #1
 8009336:	615e      	str	r6, [r3, #20]
 8009338:	6125      	str	r5, [r4, #16]
 800933a:	4620      	mov	r0, r4
 800933c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009340:	0800a040 	.word	0x0800a040
 8009344:	0800a051 	.word	0x0800a051

08009348 <__hi0bits>:
 8009348:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800934c:	4603      	mov	r3, r0
 800934e:	bf36      	itet	cc
 8009350:	0403      	lslcc	r3, r0, #16
 8009352:	2000      	movcs	r0, #0
 8009354:	2010      	movcc	r0, #16
 8009356:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800935a:	bf3c      	itt	cc
 800935c:	021b      	lslcc	r3, r3, #8
 800935e:	3008      	addcc	r0, #8
 8009360:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8009364:	bf3c      	itt	cc
 8009366:	011b      	lslcc	r3, r3, #4
 8009368:	3004      	addcc	r0, #4
 800936a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800936e:	bf3c      	itt	cc
 8009370:	009b      	lslcc	r3, r3, #2
 8009372:	3002      	addcc	r0, #2
 8009374:	2b00      	cmp	r3, #0
 8009376:	db05      	blt.n	8009384 <__hi0bits+0x3c>
 8009378:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800937c:	f100 0001 	add.w	r0, r0, #1
 8009380:	bf08      	it	eq
 8009382:	2020      	moveq	r0, #32
 8009384:	4770      	bx	lr

08009386 <__lo0bits>:
 8009386:	6803      	ldr	r3, [r0, #0]
 8009388:	4602      	mov	r2, r0
 800938a:	f013 0007 	ands.w	r0, r3, #7
 800938e:	d00b      	beq.n	80093a8 <__lo0bits+0x22>
 8009390:	07d9      	lsls	r1, r3, #31
 8009392:	d421      	bmi.n	80093d8 <__lo0bits+0x52>
 8009394:	0798      	lsls	r0, r3, #30
 8009396:	bf49      	itett	mi
 8009398:	085b      	lsrmi	r3, r3, #1
 800939a:	089b      	lsrpl	r3, r3, #2
 800939c:	2001      	movmi	r0, #1
 800939e:	6013      	strmi	r3, [r2, #0]
 80093a0:	bf5c      	itt	pl
 80093a2:	6013      	strpl	r3, [r2, #0]
 80093a4:	2002      	movpl	r0, #2
 80093a6:	4770      	bx	lr
 80093a8:	b299      	uxth	r1, r3
 80093aa:	b909      	cbnz	r1, 80093b0 <__lo0bits+0x2a>
 80093ac:	0c1b      	lsrs	r3, r3, #16
 80093ae:	2010      	movs	r0, #16
 80093b0:	b2d9      	uxtb	r1, r3
 80093b2:	b909      	cbnz	r1, 80093b8 <__lo0bits+0x32>
 80093b4:	3008      	adds	r0, #8
 80093b6:	0a1b      	lsrs	r3, r3, #8
 80093b8:	0719      	lsls	r1, r3, #28
 80093ba:	bf04      	itt	eq
 80093bc:	091b      	lsreq	r3, r3, #4
 80093be:	3004      	addeq	r0, #4
 80093c0:	0799      	lsls	r1, r3, #30
 80093c2:	bf04      	itt	eq
 80093c4:	089b      	lsreq	r3, r3, #2
 80093c6:	3002      	addeq	r0, #2
 80093c8:	07d9      	lsls	r1, r3, #31
 80093ca:	d403      	bmi.n	80093d4 <__lo0bits+0x4e>
 80093cc:	085b      	lsrs	r3, r3, #1
 80093ce:	f100 0001 	add.w	r0, r0, #1
 80093d2:	d003      	beq.n	80093dc <__lo0bits+0x56>
 80093d4:	6013      	str	r3, [r2, #0]
 80093d6:	4770      	bx	lr
 80093d8:	2000      	movs	r0, #0
 80093da:	4770      	bx	lr
 80093dc:	2020      	movs	r0, #32
 80093de:	4770      	bx	lr

080093e0 <__i2b>:
 80093e0:	b510      	push	{r4, lr}
 80093e2:	460c      	mov	r4, r1
 80093e4:	2101      	movs	r1, #1
 80093e6:	f7ff ff07 	bl	80091f8 <_Balloc>
 80093ea:	4602      	mov	r2, r0
 80093ec:	b928      	cbnz	r0, 80093fa <__i2b+0x1a>
 80093ee:	4b05      	ldr	r3, [pc, #20]	@ (8009404 <__i2b+0x24>)
 80093f0:	4805      	ldr	r0, [pc, #20]	@ (8009408 <__i2b+0x28>)
 80093f2:	f240 1145 	movw	r1, #325	@ 0x145
 80093f6:	f000 fc57 	bl	8009ca8 <__assert_func>
 80093fa:	2301      	movs	r3, #1
 80093fc:	6144      	str	r4, [r0, #20]
 80093fe:	6103      	str	r3, [r0, #16]
 8009400:	bd10      	pop	{r4, pc}
 8009402:	bf00      	nop
 8009404:	0800a040 	.word	0x0800a040
 8009408:	0800a051 	.word	0x0800a051

0800940c <__multiply>:
 800940c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009410:	4614      	mov	r4, r2
 8009412:	690a      	ldr	r2, [r1, #16]
 8009414:	6923      	ldr	r3, [r4, #16]
 8009416:	429a      	cmp	r2, r3
 8009418:	bfa8      	it	ge
 800941a:	4623      	movge	r3, r4
 800941c:	460f      	mov	r7, r1
 800941e:	bfa4      	itt	ge
 8009420:	460c      	movge	r4, r1
 8009422:	461f      	movge	r7, r3
 8009424:	f8d4 a010 	ldr.w	sl, [r4, #16]
 8009428:	f8d7 9010 	ldr.w	r9, [r7, #16]
 800942c:	68a3      	ldr	r3, [r4, #8]
 800942e:	6861      	ldr	r1, [r4, #4]
 8009430:	eb0a 0609 	add.w	r6, sl, r9
 8009434:	42b3      	cmp	r3, r6
 8009436:	b085      	sub	sp, #20
 8009438:	bfb8      	it	lt
 800943a:	3101      	addlt	r1, #1
 800943c:	f7ff fedc 	bl	80091f8 <_Balloc>
 8009440:	b930      	cbnz	r0, 8009450 <__multiply+0x44>
 8009442:	4602      	mov	r2, r0
 8009444:	4b44      	ldr	r3, [pc, #272]	@ (8009558 <__multiply+0x14c>)
 8009446:	4845      	ldr	r0, [pc, #276]	@ (800955c <__multiply+0x150>)
 8009448:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800944c:	f000 fc2c 	bl	8009ca8 <__assert_func>
 8009450:	f100 0514 	add.w	r5, r0, #20
 8009454:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8009458:	462b      	mov	r3, r5
 800945a:	2200      	movs	r2, #0
 800945c:	4543      	cmp	r3, r8
 800945e:	d321      	bcc.n	80094a4 <__multiply+0x98>
 8009460:	f107 0114 	add.w	r1, r7, #20
 8009464:	f104 0214 	add.w	r2, r4, #20
 8009468:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 800946c:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 8009470:	9302      	str	r3, [sp, #8]
 8009472:	1b13      	subs	r3, r2, r4
 8009474:	3b15      	subs	r3, #21
 8009476:	f023 0303 	bic.w	r3, r3, #3
 800947a:	3304      	adds	r3, #4
 800947c:	f104 0715 	add.w	r7, r4, #21
 8009480:	42ba      	cmp	r2, r7
 8009482:	bf38      	it	cc
 8009484:	2304      	movcc	r3, #4
 8009486:	9301      	str	r3, [sp, #4]
 8009488:	9b02      	ldr	r3, [sp, #8]
 800948a:	9103      	str	r1, [sp, #12]
 800948c:	428b      	cmp	r3, r1
 800948e:	d80c      	bhi.n	80094aa <__multiply+0x9e>
 8009490:	2e00      	cmp	r6, #0
 8009492:	dd03      	ble.n	800949c <__multiply+0x90>
 8009494:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8009498:	2b00      	cmp	r3, #0
 800949a:	d05b      	beq.n	8009554 <__multiply+0x148>
 800949c:	6106      	str	r6, [r0, #16]
 800949e:	b005      	add	sp, #20
 80094a0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80094a4:	f843 2b04 	str.w	r2, [r3], #4
 80094a8:	e7d8      	b.n	800945c <__multiply+0x50>
 80094aa:	f8b1 a000 	ldrh.w	sl, [r1]
 80094ae:	f1ba 0f00 	cmp.w	sl, #0
 80094b2:	d024      	beq.n	80094fe <__multiply+0xf2>
 80094b4:	f104 0e14 	add.w	lr, r4, #20
 80094b8:	46a9      	mov	r9, r5
 80094ba:	f04f 0c00 	mov.w	ip, #0
 80094be:	f85e 7b04 	ldr.w	r7, [lr], #4
 80094c2:	f8d9 3000 	ldr.w	r3, [r9]
 80094c6:	fa1f fb87 	uxth.w	fp, r7
 80094ca:	b29b      	uxth	r3, r3
 80094cc:	fb0a 330b 	mla	r3, sl, fp, r3
 80094d0:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 80094d4:	f8d9 7000 	ldr.w	r7, [r9]
 80094d8:	4463      	add	r3, ip
 80094da:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 80094de:	fb0a c70b 	mla	r7, sl, fp, ip
 80094e2:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 80094e6:	b29b      	uxth	r3, r3
 80094e8:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 80094ec:	4572      	cmp	r2, lr
 80094ee:	f849 3b04 	str.w	r3, [r9], #4
 80094f2:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 80094f6:	d8e2      	bhi.n	80094be <__multiply+0xb2>
 80094f8:	9b01      	ldr	r3, [sp, #4]
 80094fa:	f845 c003 	str.w	ip, [r5, r3]
 80094fe:	9b03      	ldr	r3, [sp, #12]
 8009500:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8009504:	3104      	adds	r1, #4
 8009506:	f1b9 0f00 	cmp.w	r9, #0
 800950a:	d021      	beq.n	8009550 <__multiply+0x144>
 800950c:	682b      	ldr	r3, [r5, #0]
 800950e:	f104 0c14 	add.w	ip, r4, #20
 8009512:	46ae      	mov	lr, r5
 8009514:	f04f 0a00 	mov.w	sl, #0
 8009518:	f8bc b000 	ldrh.w	fp, [ip]
 800951c:	f8be 7002 	ldrh.w	r7, [lr, #2]
 8009520:	fb09 770b 	mla	r7, r9, fp, r7
 8009524:	4457      	add	r7, sl
 8009526:	b29b      	uxth	r3, r3
 8009528:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800952c:	f84e 3b04 	str.w	r3, [lr], #4
 8009530:	f85c 3b04 	ldr.w	r3, [ip], #4
 8009534:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8009538:	f8be 3000 	ldrh.w	r3, [lr]
 800953c:	fb09 330a 	mla	r3, r9, sl, r3
 8009540:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 8009544:	4562      	cmp	r2, ip
 8009546:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800954a:	d8e5      	bhi.n	8009518 <__multiply+0x10c>
 800954c:	9f01      	ldr	r7, [sp, #4]
 800954e:	51eb      	str	r3, [r5, r7]
 8009550:	3504      	adds	r5, #4
 8009552:	e799      	b.n	8009488 <__multiply+0x7c>
 8009554:	3e01      	subs	r6, #1
 8009556:	e79b      	b.n	8009490 <__multiply+0x84>
 8009558:	0800a040 	.word	0x0800a040
 800955c:	0800a051 	.word	0x0800a051

08009560 <__pow5mult>:
 8009560:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009564:	4615      	mov	r5, r2
 8009566:	f012 0203 	ands.w	r2, r2, #3
 800956a:	4607      	mov	r7, r0
 800956c:	460e      	mov	r6, r1
 800956e:	d007      	beq.n	8009580 <__pow5mult+0x20>
 8009570:	4c25      	ldr	r4, [pc, #148]	@ (8009608 <__pow5mult+0xa8>)
 8009572:	3a01      	subs	r2, #1
 8009574:	2300      	movs	r3, #0
 8009576:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800957a:	f7ff fe9f 	bl	80092bc <__multadd>
 800957e:	4606      	mov	r6, r0
 8009580:	10ad      	asrs	r5, r5, #2
 8009582:	d03d      	beq.n	8009600 <__pow5mult+0xa0>
 8009584:	69fc      	ldr	r4, [r7, #28]
 8009586:	b97c      	cbnz	r4, 80095a8 <__pow5mult+0x48>
 8009588:	2010      	movs	r0, #16
 800958a:	f7ff fd7f 	bl	800908c <malloc>
 800958e:	4602      	mov	r2, r0
 8009590:	61f8      	str	r0, [r7, #28]
 8009592:	b928      	cbnz	r0, 80095a0 <__pow5mult+0x40>
 8009594:	4b1d      	ldr	r3, [pc, #116]	@ (800960c <__pow5mult+0xac>)
 8009596:	481e      	ldr	r0, [pc, #120]	@ (8009610 <__pow5mult+0xb0>)
 8009598:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800959c:	f000 fb84 	bl	8009ca8 <__assert_func>
 80095a0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80095a4:	6004      	str	r4, [r0, #0]
 80095a6:	60c4      	str	r4, [r0, #12]
 80095a8:	f8d7 801c 	ldr.w	r8, [r7, #28]
 80095ac:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80095b0:	b94c      	cbnz	r4, 80095c6 <__pow5mult+0x66>
 80095b2:	f240 2171 	movw	r1, #625	@ 0x271
 80095b6:	4638      	mov	r0, r7
 80095b8:	f7ff ff12 	bl	80093e0 <__i2b>
 80095bc:	2300      	movs	r3, #0
 80095be:	f8c8 0008 	str.w	r0, [r8, #8]
 80095c2:	4604      	mov	r4, r0
 80095c4:	6003      	str	r3, [r0, #0]
 80095c6:	f04f 0900 	mov.w	r9, #0
 80095ca:	07eb      	lsls	r3, r5, #31
 80095cc:	d50a      	bpl.n	80095e4 <__pow5mult+0x84>
 80095ce:	4631      	mov	r1, r6
 80095d0:	4622      	mov	r2, r4
 80095d2:	4638      	mov	r0, r7
 80095d4:	f7ff ff1a 	bl	800940c <__multiply>
 80095d8:	4631      	mov	r1, r6
 80095da:	4680      	mov	r8, r0
 80095dc:	4638      	mov	r0, r7
 80095de:	f7ff fe4b 	bl	8009278 <_Bfree>
 80095e2:	4646      	mov	r6, r8
 80095e4:	106d      	asrs	r5, r5, #1
 80095e6:	d00b      	beq.n	8009600 <__pow5mult+0xa0>
 80095e8:	6820      	ldr	r0, [r4, #0]
 80095ea:	b938      	cbnz	r0, 80095fc <__pow5mult+0x9c>
 80095ec:	4622      	mov	r2, r4
 80095ee:	4621      	mov	r1, r4
 80095f0:	4638      	mov	r0, r7
 80095f2:	f7ff ff0b 	bl	800940c <__multiply>
 80095f6:	6020      	str	r0, [r4, #0]
 80095f8:	f8c0 9000 	str.w	r9, [r0]
 80095fc:	4604      	mov	r4, r0
 80095fe:	e7e4      	b.n	80095ca <__pow5mult+0x6a>
 8009600:	4630      	mov	r0, r6
 8009602:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009606:	bf00      	nop
 8009608:	0800a0ac 	.word	0x0800a0ac
 800960c:	08009fd1 	.word	0x08009fd1
 8009610:	0800a051 	.word	0x0800a051

08009614 <__lshift>:
 8009614:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009618:	460c      	mov	r4, r1
 800961a:	6849      	ldr	r1, [r1, #4]
 800961c:	6923      	ldr	r3, [r4, #16]
 800961e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8009622:	68a3      	ldr	r3, [r4, #8]
 8009624:	4607      	mov	r7, r0
 8009626:	4691      	mov	r9, r2
 8009628:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800962c:	f108 0601 	add.w	r6, r8, #1
 8009630:	42b3      	cmp	r3, r6
 8009632:	db0b      	blt.n	800964c <__lshift+0x38>
 8009634:	4638      	mov	r0, r7
 8009636:	f7ff fddf 	bl	80091f8 <_Balloc>
 800963a:	4605      	mov	r5, r0
 800963c:	b948      	cbnz	r0, 8009652 <__lshift+0x3e>
 800963e:	4602      	mov	r2, r0
 8009640:	4b28      	ldr	r3, [pc, #160]	@ (80096e4 <__lshift+0xd0>)
 8009642:	4829      	ldr	r0, [pc, #164]	@ (80096e8 <__lshift+0xd4>)
 8009644:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8009648:	f000 fb2e 	bl	8009ca8 <__assert_func>
 800964c:	3101      	adds	r1, #1
 800964e:	005b      	lsls	r3, r3, #1
 8009650:	e7ee      	b.n	8009630 <__lshift+0x1c>
 8009652:	2300      	movs	r3, #0
 8009654:	f100 0114 	add.w	r1, r0, #20
 8009658:	f100 0210 	add.w	r2, r0, #16
 800965c:	4618      	mov	r0, r3
 800965e:	4553      	cmp	r3, sl
 8009660:	db33      	blt.n	80096ca <__lshift+0xb6>
 8009662:	6920      	ldr	r0, [r4, #16]
 8009664:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8009668:	f104 0314 	add.w	r3, r4, #20
 800966c:	f019 091f 	ands.w	r9, r9, #31
 8009670:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8009674:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8009678:	d02b      	beq.n	80096d2 <__lshift+0xbe>
 800967a:	f1c9 0e20 	rsb	lr, r9, #32
 800967e:	468a      	mov	sl, r1
 8009680:	2200      	movs	r2, #0
 8009682:	6818      	ldr	r0, [r3, #0]
 8009684:	fa00 f009 	lsl.w	r0, r0, r9
 8009688:	4310      	orrs	r0, r2
 800968a:	f84a 0b04 	str.w	r0, [sl], #4
 800968e:	f853 2b04 	ldr.w	r2, [r3], #4
 8009692:	459c      	cmp	ip, r3
 8009694:	fa22 f20e 	lsr.w	r2, r2, lr
 8009698:	d8f3      	bhi.n	8009682 <__lshift+0x6e>
 800969a:	ebac 0304 	sub.w	r3, ip, r4
 800969e:	3b15      	subs	r3, #21
 80096a0:	f023 0303 	bic.w	r3, r3, #3
 80096a4:	3304      	adds	r3, #4
 80096a6:	f104 0015 	add.w	r0, r4, #21
 80096aa:	4584      	cmp	ip, r0
 80096ac:	bf38      	it	cc
 80096ae:	2304      	movcc	r3, #4
 80096b0:	50ca      	str	r2, [r1, r3]
 80096b2:	b10a      	cbz	r2, 80096b8 <__lshift+0xa4>
 80096b4:	f108 0602 	add.w	r6, r8, #2
 80096b8:	3e01      	subs	r6, #1
 80096ba:	4638      	mov	r0, r7
 80096bc:	612e      	str	r6, [r5, #16]
 80096be:	4621      	mov	r1, r4
 80096c0:	f7ff fdda 	bl	8009278 <_Bfree>
 80096c4:	4628      	mov	r0, r5
 80096c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80096ca:	f842 0f04 	str.w	r0, [r2, #4]!
 80096ce:	3301      	adds	r3, #1
 80096d0:	e7c5      	b.n	800965e <__lshift+0x4a>
 80096d2:	3904      	subs	r1, #4
 80096d4:	f853 2b04 	ldr.w	r2, [r3], #4
 80096d8:	f841 2f04 	str.w	r2, [r1, #4]!
 80096dc:	459c      	cmp	ip, r3
 80096de:	d8f9      	bhi.n	80096d4 <__lshift+0xc0>
 80096e0:	e7ea      	b.n	80096b8 <__lshift+0xa4>
 80096e2:	bf00      	nop
 80096e4:	0800a040 	.word	0x0800a040
 80096e8:	0800a051 	.word	0x0800a051

080096ec <__mcmp>:
 80096ec:	690a      	ldr	r2, [r1, #16]
 80096ee:	4603      	mov	r3, r0
 80096f0:	6900      	ldr	r0, [r0, #16]
 80096f2:	1a80      	subs	r0, r0, r2
 80096f4:	b530      	push	{r4, r5, lr}
 80096f6:	d10e      	bne.n	8009716 <__mcmp+0x2a>
 80096f8:	3314      	adds	r3, #20
 80096fa:	3114      	adds	r1, #20
 80096fc:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8009700:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8009704:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8009708:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800970c:	4295      	cmp	r5, r2
 800970e:	d003      	beq.n	8009718 <__mcmp+0x2c>
 8009710:	d205      	bcs.n	800971e <__mcmp+0x32>
 8009712:	f04f 30ff 	mov.w	r0, #4294967295
 8009716:	bd30      	pop	{r4, r5, pc}
 8009718:	42a3      	cmp	r3, r4
 800971a:	d3f3      	bcc.n	8009704 <__mcmp+0x18>
 800971c:	e7fb      	b.n	8009716 <__mcmp+0x2a>
 800971e:	2001      	movs	r0, #1
 8009720:	e7f9      	b.n	8009716 <__mcmp+0x2a>
	...

08009724 <__mdiff>:
 8009724:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009728:	4689      	mov	r9, r1
 800972a:	4606      	mov	r6, r0
 800972c:	4611      	mov	r1, r2
 800972e:	4648      	mov	r0, r9
 8009730:	4614      	mov	r4, r2
 8009732:	f7ff ffdb 	bl	80096ec <__mcmp>
 8009736:	1e05      	subs	r5, r0, #0
 8009738:	d112      	bne.n	8009760 <__mdiff+0x3c>
 800973a:	4629      	mov	r1, r5
 800973c:	4630      	mov	r0, r6
 800973e:	f7ff fd5b 	bl	80091f8 <_Balloc>
 8009742:	4602      	mov	r2, r0
 8009744:	b928      	cbnz	r0, 8009752 <__mdiff+0x2e>
 8009746:	4b3f      	ldr	r3, [pc, #252]	@ (8009844 <__mdiff+0x120>)
 8009748:	f240 2137 	movw	r1, #567	@ 0x237
 800974c:	483e      	ldr	r0, [pc, #248]	@ (8009848 <__mdiff+0x124>)
 800974e:	f000 faab 	bl	8009ca8 <__assert_func>
 8009752:	2301      	movs	r3, #1
 8009754:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8009758:	4610      	mov	r0, r2
 800975a:	b003      	add	sp, #12
 800975c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009760:	bfbc      	itt	lt
 8009762:	464b      	movlt	r3, r9
 8009764:	46a1      	movlt	r9, r4
 8009766:	4630      	mov	r0, r6
 8009768:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800976c:	bfba      	itte	lt
 800976e:	461c      	movlt	r4, r3
 8009770:	2501      	movlt	r5, #1
 8009772:	2500      	movge	r5, #0
 8009774:	f7ff fd40 	bl	80091f8 <_Balloc>
 8009778:	4602      	mov	r2, r0
 800977a:	b918      	cbnz	r0, 8009784 <__mdiff+0x60>
 800977c:	4b31      	ldr	r3, [pc, #196]	@ (8009844 <__mdiff+0x120>)
 800977e:	f240 2145 	movw	r1, #581	@ 0x245
 8009782:	e7e3      	b.n	800974c <__mdiff+0x28>
 8009784:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8009788:	6926      	ldr	r6, [r4, #16]
 800978a:	60c5      	str	r5, [r0, #12]
 800978c:	f109 0310 	add.w	r3, r9, #16
 8009790:	f109 0514 	add.w	r5, r9, #20
 8009794:	f104 0e14 	add.w	lr, r4, #20
 8009798:	f100 0b14 	add.w	fp, r0, #20
 800979c:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 80097a0:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 80097a4:	9301      	str	r3, [sp, #4]
 80097a6:	46d9      	mov	r9, fp
 80097a8:	f04f 0c00 	mov.w	ip, #0
 80097ac:	9b01      	ldr	r3, [sp, #4]
 80097ae:	f85e 0b04 	ldr.w	r0, [lr], #4
 80097b2:	f853 af04 	ldr.w	sl, [r3, #4]!
 80097b6:	9301      	str	r3, [sp, #4]
 80097b8:	fa1f f38a 	uxth.w	r3, sl
 80097bc:	4619      	mov	r1, r3
 80097be:	b283      	uxth	r3, r0
 80097c0:	1acb      	subs	r3, r1, r3
 80097c2:	0c00      	lsrs	r0, r0, #16
 80097c4:	4463      	add	r3, ip
 80097c6:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 80097ca:	eb00 4023 	add.w	r0, r0, r3, asr #16
 80097ce:	b29b      	uxth	r3, r3
 80097d0:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 80097d4:	4576      	cmp	r6, lr
 80097d6:	f849 3b04 	str.w	r3, [r9], #4
 80097da:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80097de:	d8e5      	bhi.n	80097ac <__mdiff+0x88>
 80097e0:	1b33      	subs	r3, r6, r4
 80097e2:	3b15      	subs	r3, #21
 80097e4:	f023 0303 	bic.w	r3, r3, #3
 80097e8:	3415      	adds	r4, #21
 80097ea:	3304      	adds	r3, #4
 80097ec:	42a6      	cmp	r6, r4
 80097ee:	bf38      	it	cc
 80097f0:	2304      	movcc	r3, #4
 80097f2:	441d      	add	r5, r3
 80097f4:	445b      	add	r3, fp
 80097f6:	461e      	mov	r6, r3
 80097f8:	462c      	mov	r4, r5
 80097fa:	4544      	cmp	r4, r8
 80097fc:	d30e      	bcc.n	800981c <__mdiff+0xf8>
 80097fe:	f108 0103 	add.w	r1, r8, #3
 8009802:	1b49      	subs	r1, r1, r5
 8009804:	f021 0103 	bic.w	r1, r1, #3
 8009808:	3d03      	subs	r5, #3
 800980a:	45a8      	cmp	r8, r5
 800980c:	bf38      	it	cc
 800980e:	2100      	movcc	r1, #0
 8009810:	440b      	add	r3, r1
 8009812:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8009816:	b191      	cbz	r1, 800983e <__mdiff+0x11a>
 8009818:	6117      	str	r7, [r2, #16]
 800981a:	e79d      	b.n	8009758 <__mdiff+0x34>
 800981c:	f854 1b04 	ldr.w	r1, [r4], #4
 8009820:	46e6      	mov	lr, ip
 8009822:	0c08      	lsrs	r0, r1, #16
 8009824:	fa1c fc81 	uxtah	ip, ip, r1
 8009828:	4471      	add	r1, lr
 800982a:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800982e:	b289      	uxth	r1, r1
 8009830:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8009834:	f846 1b04 	str.w	r1, [r6], #4
 8009838:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800983c:	e7dd      	b.n	80097fa <__mdiff+0xd6>
 800983e:	3f01      	subs	r7, #1
 8009840:	e7e7      	b.n	8009812 <__mdiff+0xee>
 8009842:	bf00      	nop
 8009844:	0800a040 	.word	0x0800a040
 8009848:	0800a051 	.word	0x0800a051

0800984c <__d2b>:
 800984c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8009850:	460f      	mov	r7, r1
 8009852:	2101      	movs	r1, #1
 8009854:	ec59 8b10 	vmov	r8, r9, d0
 8009858:	4616      	mov	r6, r2
 800985a:	f7ff fccd 	bl	80091f8 <_Balloc>
 800985e:	4604      	mov	r4, r0
 8009860:	b930      	cbnz	r0, 8009870 <__d2b+0x24>
 8009862:	4602      	mov	r2, r0
 8009864:	4b23      	ldr	r3, [pc, #140]	@ (80098f4 <__d2b+0xa8>)
 8009866:	4824      	ldr	r0, [pc, #144]	@ (80098f8 <__d2b+0xac>)
 8009868:	f240 310f 	movw	r1, #783	@ 0x30f
 800986c:	f000 fa1c 	bl	8009ca8 <__assert_func>
 8009870:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8009874:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8009878:	b10d      	cbz	r5, 800987e <__d2b+0x32>
 800987a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800987e:	9301      	str	r3, [sp, #4]
 8009880:	f1b8 0300 	subs.w	r3, r8, #0
 8009884:	d023      	beq.n	80098ce <__d2b+0x82>
 8009886:	4668      	mov	r0, sp
 8009888:	9300      	str	r3, [sp, #0]
 800988a:	f7ff fd7c 	bl	8009386 <__lo0bits>
 800988e:	e9dd 1200 	ldrd	r1, r2, [sp]
 8009892:	b1d0      	cbz	r0, 80098ca <__d2b+0x7e>
 8009894:	f1c0 0320 	rsb	r3, r0, #32
 8009898:	fa02 f303 	lsl.w	r3, r2, r3
 800989c:	430b      	orrs	r3, r1
 800989e:	40c2      	lsrs	r2, r0
 80098a0:	6163      	str	r3, [r4, #20]
 80098a2:	9201      	str	r2, [sp, #4]
 80098a4:	9b01      	ldr	r3, [sp, #4]
 80098a6:	61a3      	str	r3, [r4, #24]
 80098a8:	2b00      	cmp	r3, #0
 80098aa:	bf0c      	ite	eq
 80098ac:	2201      	moveq	r2, #1
 80098ae:	2202      	movne	r2, #2
 80098b0:	6122      	str	r2, [r4, #16]
 80098b2:	b1a5      	cbz	r5, 80098de <__d2b+0x92>
 80098b4:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 80098b8:	4405      	add	r5, r0
 80098ba:	603d      	str	r5, [r7, #0]
 80098bc:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 80098c0:	6030      	str	r0, [r6, #0]
 80098c2:	4620      	mov	r0, r4
 80098c4:	b003      	add	sp, #12
 80098c6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80098ca:	6161      	str	r1, [r4, #20]
 80098cc:	e7ea      	b.n	80098a4 <__d2b+0x58>
 80098ce:	a801      	add	r0, sp, #4
 80098d0:	f7ff fd59 	bl	8009386 <__lo0bits>
 80098d4:	9b01      	ldr	r3, [sp, #4]
 80098d6:	6163      	str	r3, [r4, #20]
 80098d8:	3020      	adds	r0, #32
 80098da:	2201      	movs	r2, #1
 80098dc:	e7e8      	b.n	80098b0 <__d2b+0x64>
 80098de:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80098e2:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 80098e6:	6038      	str	r0, [r7, #0]
 80098e8:	6918      	ldr	r0, [r3, #16]
 80098ea:	f7ff fd2d 	bl	8009348 <__hi0bits>
 80098ee:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80098f2:	e7e5      	b.n	80098c0 <__d2b+0x74>
 80098f4:	0800a040 	.word	0x0800a040
 80098f8:	0800a051 	.word	0x0800a051

080098fc <__sfputc_r>:
 80098fc:	6893      	ldr	r3, [r2, #8]
 80098fe:	3b01      	subs	r3, #1
 8009900:	2b00      	cmp	r3, #0
 8009902:	b410      	push	{r4}
 8009904:	6093      	str	r3, [r2, #8]
 8009906:	da08      	bge.n	800991a <__sfputc_r+0x1e>
 8009908:	6994      	ldr	r4, [r2, #24]
 800990a:	42a3      	cmp	r3, r4
 800990c:	db01      	blt.n	8009912 <__sfputc_r+0x16>
 800990e:	290a      	cmp	r1, #10
 8009910:	d103      	bne.n	800991a <__sfputc_r+0x1e>
 8009912:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009916:	f7fe bc00 	b.w	800811a <__swbuf_r>
 800991a:	6813      	ldr	r3, [r2, #0]
 800991c:	1c58      	adds	r0, r3, #1
 800991e:	6010      	str	r0, [r2, #0]
 8009920:	7019      	strb	r1, [r3, #0]
 8009922:	4608      	mov	r0, r1
 8009924:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009928:	4770      	bx	lr

0800992a <__sfputs_r>:
 800992a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800992c:	4606      	mov	r6, r0
 800992e:	460f      	mov	r7, r1
 8009930:	4614      	mov	r4, r2
 8009932:	18d5      	adds	r5, r2, r3
 8009934:	42ac      	cmp	r4, r5
 8009936:	d101      	bne.n	800993c <__sfputs_r+0x12>
 8009938:	2000      	movs	r0, #0
 800993a:	e007      	b.n	800994c <__sfputs_r+0x22>
 800993c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009940:	463a      	mov	r2, r7
 8009942:	4630      	mov	r0, r6
 8009944:	f7ff ffda 	bl	80098fc <__sfputc_r>
 8009948:	1c43      	adds	r3, r0, #1
 800994a:	d1f3      	bne.n	8009934 <__sfputs_r+0xa>
 800994c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08009950 <_vfiprintf_r>:
 8009950:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009954:	460d      	mov	r5, r1
 8009956:	b09d      	sub	sp, #116	@ 0x74
 8009958:	4614      	mov	r4, r2
 800995a:	4698      	mov	r8, r3
 800995c:	4606      	mov	r6, r0
 800995e:	b118      	cbz	r0, 8009968 <_vfiprintf_r+0x18>
 8009960:	6a03      	ldr	r3, [r0, #32]
 8009962:	b90b      	cbnz	r3, 8009968 <_vfiprintf_r+0x18>
 8009964:	f7fe faf0 	bl	8007f48 <__sinit>
 8009968:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800996a:	07d9      	lsls	r1, r3, #31
 800996c:	d405      	bmi.n	800997a <_vfiprintf_r+0x2a>
 800996e:	89ab      	ldrh	r3, [r5, #12]
 8009970:	059a      	lsls	r2, r3, #22
 8009972:	d402      	bmi.n	800997a <_vfiprintf_r+0x2a>
 8009974:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009976:	f7fe fce2 	bl	800833e <__retarget_lock_acquire_recursive>
 800997a:	89ab      	ldrh	r3, [r5, #12]
 800997c:	071b      	lsls	r3, r3, #28
 800997e:	d501      	bpl.n	8009984 <_vfiprintf_r+0x34>
 8009980:	692b      	ldr	r3, [r5, #16]
 8009982:	b99b      	cbnz	r3, 80099ac <_vfiprintf_r+0x5c>
 8009984:	4629      	mov	r1, r5
 8009986:	4630      	mov	r0, r6
 8009988:	f7fe fc06 	bl	8008198 <__swsetup_r>
 800998c:	b170      	cbz	r0, 80099ac <_vfiprintf_r+0x5c>
 800998e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009990:	07dc      	lsls	r4, r3, #31
 8009992:	d504      	bpl.n	800999e <_vfiprintf_r+0x4e>
 8009994:	f04f 30ff 	mov.w	r0, #4294967295
 8009998:	b01d      	add	sp, #116	@ 0x74
 800999a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800999e:	89ab      	ldrh	r3, [r5, #12]
 80099a0:	0598      	lsls	r0, r3, #22
 80099a2:	d4f7      	bmi.n	8009994 <_vfiprintf_r+0x44>
 80099a4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80099a6:	f7fe fccb 	bl	8008340 <__retarget_lock_release_recursive>
 80099aa:	e7f3      	b.n	8009994 <_vfiprintf_r+0x44>
 80099ac:	2300      	movs	r3, #0
 80099ae:	9309      	str	r3, [sp, #36]	@ 0x24
 80099b0:	2320      	movs	r3, #32
 80099b2:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80099b6:	f8cd 800c 	str.w	r8, [sp, #12]
 80099ba:	2330      	movs	r3, #48	@ 0x30
 80099bc:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8009b6c <_vfiprintf_r+0x21c>
 80099c0:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80099c4:	f04f 0901 	mov.w	r9, #1
 80099c8:	4623      	mov	r3, r4
 80099ca:	469a      	mov	sl, r3
 80099cc:	f813 2b01 	ldrb.w	r2, [r3], #1
 80099d0:	b10a      	cbz	r2, 80099d6 <_vfiprintf_r+0x86>
 80099d2:	2a25      	cmp	r2, #37	@ 0x25
 80099d4:	d1f9      	bne.n	80099ca <_vfiprintf_r+0x7a>
 80099d6:	ebba 0b04 	subs.w	fp, sl, r4
 80099da:	d00b      	beq.n	80099f4 <_vfiprintf_r+0xa4>
 80099dc:	465b      	mov	r3, fp
 80099de:	4622      	mov	r2, r4
 80099e0:	4629      	mov	r1, r5
 80099e2:	4630      	mov	r0, r6
 80099e4:	f7ff ffa1 	bl	800992a <__sfputs_r>
 80099e8:	3001      	adds	r0, #1
 80099ea:	f000 80a7 	beq.w	8009b3c <_vfiprintf_r+0x1ec>
 80099ee:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80099f0:	445a      	add	r2, fp
 80099f2:	9209      	str	r2, [sp, #36]	@ 0x24
 80099f4:	f89a 3000 	ldrb.w	r3, [sl]
 80099f8:	2b00      	cmp	r3, #0
 80099fa:	f000 809f 	beq.w	8009b3c <_vfiprintf_r+0x1ec>
 80099fe:	2300      	movs	r3, #0
 8009a00:	f04f 32ff 	mov.w	r2, #4294967295
 8009a04:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009a08:	f10a 0a01 	add.w	sl, sl, #1
 8009a0c:	9304      	str	r3, [sp, #16]
 8009a0e:	9307      	str	r3, [sp, #28]
 8009a10:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8009a14:	931a      	str	r3, [sp, #104]	@ 0x68
 8009a16:	4654      	mov	r4, sl
 8009a18:	2205      	movs	r2, #5
 8009a1a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009a1e:	4853      	ldr	r0, [pc, #332]	@ (8009b6c <_vfiprintf_r+0x21c>)
 8009a20:	f7f6 fbde 	bl	80001e0 <memchr>
 8009a24:	9a04      	ldr	r2, [sp, #16]
 8009a26:	b9d8      	cbnz	r0, 8009a60 <_vfiprintf_r+0x110>
 8009a28:	06d1      	lsls	r1, r2, #27
 8009a2a:	bf44      	itt	mi
 8009a2c:	2320      	movmi	r3, #32
 8009a2e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009a32:	0713      	lsls	r3, r2, #28
 8009a34:	bf44      	itt	mi
 8009a36:	232b      	movmi	r3, #43	@ 0x2b
 8009a38:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009a3c:	f89a 3000 	ldrb.w	r3, [sl]
 8009a40:	2b2a      	cmp	r3, #42	@ 0x2a
 8009a42:	d015      	beq.n	8009a70 <_vfiprintf_r+0x120>
 8009a44:	9a07      	ldr	r2, [sp, #28]
 8009a46:	4654      	mov	r4, sl
 8009a48:	2000      	movs	r0, #0
 8009a4a:	f04f 0c0a 	mov.w	ip, #10
 8009a4e:	4621      	mov	r1, r4
 8009a50:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009a54:	3b30      	subs	r3, #48	@ 0x30
 8009a56:	2b09      	cmp	r3, #9
 8009a58:	d94b      	bls.n	8009af2 <_vfiprintf_r+0x1a2>
 8009a5a:	b1b0      	cbz	r0, 8009a8a <_vfiprintf_r+0x13a>
 8009a5c:	9207      	str	r2, [sp, #28]
 8009a5e:	e014      	b.n	8009a8a <_vfiprintf_r+0x13a>
 8009a60:	eba0 0308 	sub.w	r3, r0, r8
 8009a64:	fa09 f303 	lsl.w	r3, r9, r3
 8009a68:	4313      	orrs	r3, r2
 8009a6a:	9304      	str	r3, [sp, #16]
 8009a6c:	46a2      	mov	sl, r4
 8009a6e:	e7d2      	b.n	8009a16 <_vfiprintf_r+0xc6>
 8009a70:	9b03      	ldr	r3, [sp, #12]
 8009a72:	1d19      	adds	r1, r3, #4
 8009a74:	681b      	ldr	r3, [r3, #0]
 8009a76:	9103      	str	r1, [sp, #12]
 8009a78:	2b00      	cmp	r3, #0
 8009a7a:	bfbb      	ittet	lt
 8009a7c:	425b      	neglt	r3, r3
 8009a7e:	f042 0202 	orrlt.w	r2, r2, #2
 8009a82:	9307      	strge	r3, [sp, #28]
 8009a84:	9307      	strlt	r3, [sp, #28]
 8009a86:	bfb8      	it	lt
 8009a88:	9204      	strlt	r2, [sp, #16]
 8009a8a:	7823      	ldrb	r3, [r4, #0]
 8009a8c:	2b2e      	cmp	r3, #46	@ 0x2e
 8009a8e:	d10a      	bne.n	8009aa6 <_vfiprintf_r+0x156>
 8009a90:	7863      	ldrb	r3, [r4, #1]
 8009a92:	2b2a      	cmp	r3, #42	@ 0x2a
 8009a94:	d132      	bne.n	8009afc <_vfiprintf_r+0x1ac>
 8009a96:	9b03      	ldr	r3, [sp, #12]
 8009a98:	1d1a      	adds	r2, r3, #4
 8009a9a:	681b      	ldr	r3, [r3, #0]
 8009a9c:	9203      	str	r2, [sp, #12]
 8009a9e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8009aa2:	3402      	adds	r4, #2
 8009aa4:	9305      	str	r3, [sp, #20]
 8009aa6:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8009b7c <_vfiprintf_r+0x22c>
 8009aaa:	7821      	ldrb	r1, [r4, #0]
 8009aac:	2203      	movs	r2, #3
 8009aae:	4650      	mov	r0, sl
 8009ab0:	f7f6 fb96 	bl	80001e0 <memchr>
 8009ab4:	b138      	cbz	r0, 8009ac6 <_vfiprintf_r+0x176>
 8009ab6:	9b04      	ldr	r3, [sp, #16]
 8009ab8:	eba0 000a 	sub.w	r0, r0, sl
 8009abc:	2240      	movs	r2, #64	@ 0x40
 8009abe:	4082      	lsls	r2, r0
 8009ac0:	4313      	orrs	r3, r2
 8009ac2:	3401      	adds	r4, #1
 8009ac4:	9304      	str	r3, [sp, #16]
 8009ac6:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009aca:	4829      	ldr	r0, [pc, #164]	@ (8009b70 <_vfiprintf_r+0x220>)
 8009acc:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8009ad0:	2206      	movs	r2, #6
 8009ad2:	f7f6 fb85 	bl	80001e0 <memchr>
 8009ad6:	2800      	cmp	r0, #0
 8009ad8:	d03f      	beq.n	8009b5a <_vfiprintf_r+0x20a>
 8009ada:	4b26      	ldr	r3, [pc, #152]	@ (8009b74 <_vfiprintf_r+0x224>)
 8009adc:	bb1b      	cbnz	r3, 8009b26 <_vfiprintf_r+0x1d6>
 8009ade:	9b03      	ldr	r3, [sp, #12]
 8009ae0:	3307      	adds	r3, #7
 8009ae2:	f023 0307 	bic.w	r3, r3, #7
 8009ae6:	3308      	adds	r3, #8
 8009ae8:	9303      	str	r3, [sp, #12]
 8009aea:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009aec:	443b      	add	r3, r7
 8009aee:	9309      	str	r3, [sp, #36]	@ 0x24
 8009af0:	e76a      	b.n	80099c8 <_vfiprintf_r+0x78>
 8009af2:	fb0c 3202 	mla	r2, ip, r2, r3
 8009af6:	460c      	mov	r4, r1
 8009af8:	2001      	movs	r0, #1
 8009afa:	e7a8      	b.n	8009a4e <_vfiprintf_r+0xfe>
 8009afc:	2300      	movs	r3, #0
 8009afe:	3401      	adds	r4, #1
 8009b00:	9305      	str	r3, [sp, #20]
 8009b02:	4619      	mov	r1, r3
 8009b04:	f04f 0c0a 	mov.w	ip, #10
 8009b08:	4620      	mov	r0, r4
 8009b0a:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009b0e:	3a30      	subs	r2, #48	@ 0x30
 8009b10:	2a09      	cmp	r2, #9
 8009b12:	d903      	bls.n	8009b1c <_vfiprintf_r+0x1cc>
 8009b14:	2b00      	cmp	r3, #0
 8009b16:	d0c6      	beq.n	8009aa6 <_vfiprintf_r+0x156>
 8009b18:	9105      	str	r1, [sp, #20]
 8009b1a:	e7c4      	b.n	8009aa6 <_vfiprintf_r+0x156>
 8009b1c:	fb0c 2101 	mla	r1, ip, r1, r2
 8009b20:	4604      	mov	r4, r0
 8009b22:	2301      	movs	r3, #1
 8009b24:	e7f0      	b.n	8009b08 <_vfiprintf_r+0x1b8>
 8009b26:	ab03      	add	r3, sp, #12
 8009b28:	9300      	str	r3, [sp, #0]
 8009b2a:	462a      	mov	r2, r5
 8009b2c:	4b12      	ldr	r3, [pc, #72]	@ (8009b78 <_vfiprintf_r+0x228>)
 8009b2e:	a904      	add	r1, sp, #16
 8009b30:	4630      	mov	r0, r6
 8009b32:	f7fd fd05 	bl	8007540 <_printf_float>
 8009b36:	4607      	mov	r7, r0
 8009b38:	1c78      	adds	r0, r7, #1
 8009b3a:	d1d6      	bne.n	8009aea <_vfiprintf_r+0x19a>
 8009b3c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009b3e:	07d9      	lsls	r1, r3, #31
 8009b40:	d405      	bmi.n	8009b4e <_vfiprintf_r+0x1fe>
 8009b42:	89ab      	ldrh	r3, [r5, #12]
 8009b44:	059a      	lsls	r2, r3, #22
 8009b46:	d402      	bmi.n	8009b4e <_vfiprintf_r+0x1fe>
 8009b48:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009b4a:	f7fe fbf9 	bl	8008340 <__retarget_lock_release_recursive>
 8009b4e:	89ab      	ldrh	r3, [r5, #12]
 8009b50:	065b      	lsls	r3, r3, #25
 8009b52:	f53f af1f 	bmi.w	8009994 <_vfiprintf_r+0x44>
 8009b56:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009b58:	e71e      	b.n	8009998 <_vfiprintf_r+0x48>
 8009b5a:	ab03      	add	r3, sp, #12
 8009b5c:	9300      	str	r3, [sp, #0]
 8009b5e:	462a      	mov	r2, r5
 8009b60:	4b05      	ldr	r3, [pc, #20]	@ (8009b78 <_vfiprintf_r+0x228>)
 8009b62:	a904      	add	r1, sp, #16
 8009b64:	4630      	mov	r0, r6
 8009b66:	f7fd ff83 	bl	8007a70 <_printf_i>
 8009b6a:	e7e4      	b.n	8009b36 <_vfiprintf_r+0x1e6>
 8009b6c:	0800a1a8 	.word	0x0800a1a8
 8009b70:	0800a1b2 	.word	0x0800a1b2
 8009b74:	08007541 	.word	0x08007541
 8009b78:	0800992b 	.word	0x0800992b
 8009b7c:	0800a1ae 	.word	0x0800a1ae

08009b80 <__swhatbuf_r>:
 8009b80:	b570      	push	{r4, r5, r6, lr}
 8009b82:	460c      	mov	r4, r1
 8009b84:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009b88:	2900      	cmp	r1, #0
 8009b8a:	b096      	sub	sp, #88	@ 0x58
 8009b8c:	4615      	mov	r5, r2
 8009b8e:	461e      	mov	r6, r3
 8009b90:	da0d      	bge.n	8009bae <__swhatbuf_r+0x2e>
 8009b92:	89a3      	ldrh	r3, [r4, #12]
 8009b94:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8009b98:	f04f 0100 	mov.w	r1, #0
 8009b9c:	bf14      	ite	ne
 8009b9e:	2340      	movne	r3, #64	@ 0x40
 8009ba0:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8009ba4:	2000      	movs	r0, #0
 8009ba6:	6031      	str	r1, [r6, #0]
 8009ba8:	602b      	str	r3, [r5, #0]
 8009baa:	b016      	add	sp, #88	@ 0x58
 8009bac:	bd70      	pop	{r4, r5, r6, pc}
 8009bae:	466a      	mov	r2, sp
 8009bb0:	f000 f848 	bl	8009c44 <_fstat_r>
 8009bb4:	2800      	cmp	r0, #0
 8009bb6:	dbec      	blt.n	8009b92 <__swhatbuf_r+0x12>
 8009bb8:	9901      	ldr	r1, [sp, #4]
 8009bba:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8009bbe:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8009bc2:	4259      	negs	r1, r3
 8009bc4:	4159      	adcs	r1, r3
 8009bc6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8009bca:	e7eb      	b.n	8009ba4 <__swhatbuf_r+0x24>

08009bcc <__smakebuf_r>:
 8009bcc:	898b      	ldrh	r3, [r1, #12]
 8009bce:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009bd0:	079d      	lsls	r5, r3, #30
 8009bd2:	4606      	mov	r6, r0
 8009bd4:	460c      	mov	r4, r1
 8009bd6:	d507      	bpl.n	8009be8 <__smakebuf_r+0x1c>
 8009bd8:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8009bdc:	6023      	str	r3, [r4, #0]
 8009bde:	6123      	str	r3, [r4, #16]
 8009be0:	2301      	movs	r3, #1
 8009be2:	6163      	str	r3, [r4, #20]
 8009be4:	b003      	add	sp, #12
 8009be6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009be8:	ab01      	add	r3, sp, #4
 8009bea:	466a      	mov	r2, sp
 8009bec:	f7ff ffc8 	bl	8009b80 <__swhatbuf_r>
 8009bf0:	9f00      	ldr	r7, [sp, #0]
 8009bf2:	4605      	mov	r5, r0
 8009bf4:	4639      	mov	r1, r7
 8009bf6:	4630      	mov	r0, r6
 8009bf8:	f7ff fa72 	bl	80090e0 <_malloc_r>
 8009bfc:	b948      	cbnz	r0, 8009c12 <__smakebuf_r+0x46>
 8009bfe:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009c02:	059a      	lsls	r2, r3, #22
 8009c04:	d4ee      	bmi.n	8009be4 <__smakebuf_r+0x18>
 8009c06:	f023 0303 	bic.w	r3, r3, #3
 8009c0a:	f043 0302 	orr.w	r3, r3, #2
 8009c0e:	81a3      	strh	r3, [r4, #12]
 8009c10:	e7e2      	b.n	8009bd8 <__smakebuf_r+0xc>
 8009c12:	89a3      	ldrh	r3, [r4, #12]
 8009c14:	6020      	str	r0, [r4, #0]
 8009c16:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009c1a:	81a3      	strh	r3, [r4, #12]
 8009c1c:	9b01      	ldr	r3, [sp, #4]
 8009c1e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8009c22:	b15b      	cbz	r3, 8009c3c <__smakebuf_r+0x70>
 8009c24:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009c28:	4630      	mov	r0, r6
 8009c2a:	f000 f81d 	bl	8009c68 <_isatty_r>
 8009c2e:	b128      	cbz	r0, 8009c3c <__smakebuf_r+0x70>
 8009c30:	89a3      	ldrh	r3, [r4, #12]
 8009c32:	f023 0303 	bic.w	r3, r3, #3
 8009c36:	f043 0301 	orr.w	r3, r3, #1
 8009c3a:	81a3      	strh	r3, [r4, #12]
 8009c3c:	89a3      	ldrh	r3, [r4, #12]
 8009c3e:	431d      	orrs	r5, r3
 8009c40:	81a5      	strh	r5, [r4, #12]
 8009c42:	e7cf      	b.n	8009be4 <__smakebuf_r+0x18>

08009c44 <_fstat_r>:
 8009c44:	b538      	push	{r3, r4, r5, lr}
 8009c46:	4d07      	ldr	r5, [pc, #28]	@ (8009c64 <_fstat_r+0x20>)
 8009c48:	2300      	movs	r3, #0
 8009c4a:	4604      	mov	r4, r0
 8009c4c:	4608      	mov	r0, r1
 8009c4e:	4611      	mov	r1, r2
 8009c50:	602b      	str	r3, [r5, #0]
 8009c52:	f7f9 fd20 	bl	8003696 <_fstat>
 8009c56:	1c43      	adds	r3, r0, #1
 8009c58:	d102      	bne.n	8009c60 <_fstat_r+0x1c>
 8009c5a:	682b      	ldr	r3, [r5, #0]
 8009c5c:	b103      	cbz	r3, 8009c60 <_fstat_r+0x1c>
 8009c5e:	6023      	str	r3, [r4, #0]
 8009c60:	bd38      	pop	{r3, r4, r5, pc}
 8009c62:	bf00      	nop
 8009c64:	200005a8 	.word	0x200005a8

08009c68 <_isatty_r>:
 8009c68:	b538      	push	{r3, r4, r5, lr}
 8009c6a:	4d06      	ldr	r5, [pc, #24]	@ (8009c84 <_isatty_r+0x1c>)
 8009c6c:	2300      	movs	r3, #0
 8009c6e:	4604      	mov	r4, r0
 8009c70:	4608      	mov	r0, r1
 8009c72:	602b      	str	r3, [r5, #0]
 8009c74:	f7f9 fd1f 	bl	80036b6 <_isatty>
 8009c78:	1c43      	adds	r3, r0, #1
 8009c7a:	d102      	bne.n	8009c82 <_isatty_r+0x1a>
 8009c7c:	682b      	ldr	r3, [r5, #0]
 8009c7e:	b103      	cbz	r3, 8009c82 <_isatty_r+0x1a>
 8009c80:	6023      	str	r3, [r4, #0]
 8009c82:	bd38      	pop	{r3, r4, r5, pc}
 8009c84:	200005a8 	.word	0x200005a8

08009c88 <_sbrk_r>:
 8009c88:	b538      	push	{r3, r4, r5, lr}
 8009c8a:	4d06      	ldr	r5, [pc, #24]	@ (8009ca4 <_sbrk_r+0x1c>)
 8009c8c:	2300      	movs	r3, #0
 8009c8e:	4604      	mov	r4, r0
 8009c90:	4608      	mov	r0, r1
 8009c92:	602b      	str	r3, [r5, #0]
 8009c94:	f7f9 fd28 	bl	80036e8 <_sbrk>
 8009c98:	1c43      	adds	r3, r0, #1
 8009c9a:	d102      	bne.n	8009ca2 <_sbrk_r+0x1a>
 8009c9c:	682b      	ldr	r3, [r5, #0]
 8009c9e:	b103      	cbz	r3, 8009ca2 <_sbrk_r+0x1a>
 8009ca0:	6023      	str	r3, [r4, #0]
 8009ca2:	bd38      	pop	{r3, r4, r5, pc}
 8009ca4:	200005a8 	.word	0x200005a8

08009ca8 <__assert_func>:
 8009ca8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8009caa:	4614      	mov	r4, r2
 8009cac:	461a      	mov	r2, r3
 8009cae:	4b09      	ldr	r3, [pc, #36]	@ (8009cd4 <__assert_func+0x2c>)
 8009cb0:	681b      	ldr	r3, [r3, #0]
 8009cb2:	4605      	mov	r5, r0
 8009cb4:	68d8      	ldr	r0, [r3, #12]
 8009cb6:	b954      	cbnz	r4, 8009cce <__assert_func+0x26>
 8009cb8:	4b07      	ldr	r3, [pc, #28]	@ (8009cd8 <__assert_func+0x30>)
 8009cba:	461c      	mov	r4, r3
 8009cbc:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8009cc0:	9100      	str	r1, [sp, #0]
 8009cc2:	462b      	mov	r3, r5
 8009cc4:	4905      	ldr	r1, [pc, #20]	@ (8009cdc <__assert_func+0x34>)
 8009cc6:	f000 f841 	bl	8009d4c <fiprintf>
 8009cca:	f000 f851 	bl	8009d70 <abort>
 8009cce:	4b04      	ldr	r3, [pc, #16]	@ (8009ce0 <__assert_func+0x38>)
 8009cd0:	e7f4      	b.n	8009cbc <__assert_func+0x14>
 8009cd2:	bf00      	nop
 8009cd4:	20000020 	.word	0x20000020
 8009cd8:	0800a1fe 	.word	0x0800a1fe
 8009cdc:	0800a1d0 	.word	0x0800a1d0
 8009ce0:	0800a1c3 	.word	0x0800a1c3

08009ce4 <_calloc_r>:
 8009ce4:	b570      	push	{r4, r5, r6, lr}
 8009ce6:	fba1 5402 	umull	r5, r4, r1, r2
 8009cea:	b93c      	cbnz	r4, 8009cfc <_calloc_r+0x18>
 8009cec:	4629      	mov	r1, r5
 8009cee:	f7ff f9f7 	bl	80090e0 <_malloc_r>
 8009cf2:	4606      	mov	r6, r0
 8009cf4:	b928      	cbnz	r0, 8009d02 <_calloc_r+0x1e>
 8009cf6:	2600      	movs	r6, #0
 8009cf8:	4630      	mov	r0, r6
 8009cfa:	bd70      	pop	{r4, r5, r6, pc}
 8009cfc:	220c      	movs	r2, #12
 8009cfe:	6002      	str	r2, [r0, #0]
 8009d00:	e7f9      	b.n	8009cf6 <_calloc_r+0x12>
 8009d02:	462a      	mov	r2, r5
 8009d04:	4621      	mov	r1, r4
 8009d06:	f7fe fa9d 	bl	8008244 <memset>
 8009d0a:	e7f5      	b.n	8009cf8 <_calloc_r+0x14>

08009d0c <__ascii_mbtowc>:
 8009d0c:	b082      	sub	sp, #8
 8009d0e:	b901      	cbnz	r1, 8009d12 <__ascii_mbtowc+0x6>
 8009d10:	a901      	add	r1, sp, #4
 8009d12:	b142      	cbz	r2, 8009d26 <__ascii_mbtowc+0x1a>
 8009d14:	b14b      	cbz	r3, 8009d2a <__ascii_mbtowc+0x1e>
 8009d16:	7813      	ldrb	r3, [r2, #0]
 8009d18:	600b      	str	r3, [r1, #0]
 8009d1a:	7812      	ldrb	r2, [r2, #0]
 8009d1c:	1e10      	subs	r0, r2, #0
 8009d1e:	bf18      	it	ne
 8009d20:	2001      	movne	r0, #1
 8009d22:	b002      	add	sp, #8
 8009d24:	4770      	bx	lr
 8009d26:	4610      	mov	r0, r2
 8009d28:	e7fb      	b.n	8009d22 <__ascii_mbtowc+0x16>
 8009d2a:	f06f 0001 	mvn.w	r0, #1
 8009d2e:	e7f8      	b.n	8009d22 <__ascii_mbtowc+0x16>

08009d30 <__ascii_wctomb>:
 8009d30:	4603      	mov	r3, r0
 8009d32:	4608      	mov	r0, r1
 8009d34:	b141      	cbz	r1, 8009d48 <__ascii_wctomb+0x18>
 8009d36:	2aff      	cmp	r2, #255	@ 0xff
 8009d38:	d904      	bls.n	8009d44 <__ascii_wctomb+0x14>
 8009d3a:	228a      	movs	r2, #138	@ 0x8a
 8009d3c:	601a      	str	r2, [r3, #0]
 8009d3e:	f04f 30ff 	mov.w	r0, #4294967295
 8009d42:	4770      	bx	lr
 8009d44:	700a      	strb	r2, [r1, #0]
 8009d46:	2001      	movs	r0, #1
 8009d48:	4770      	bx	lr
	...

08009d4c <fiprintf>:
 8009d4c:	b40e      	push	{r1, r2, r3}
 8009d4e:	b503      	push	{r0, r1, lr}
 8009d50:	4601      	mov	r1, r0
 8009d52:	ab03      	add	r3, sp, #12
 8009d54:	4805      	ldr	r0, [pc, #20]	@ (8009d6c <fiprintf+0x20>)
 8009d56:	f853 2b04 	ldr.w	r2, [r3], #4
 8009d5a:	6800      	ldr	r0, [r0, #0]
 8009d5c:	9301      	str	r3, [sp, #4]
 8009d5e:	f7ff fdf7 	bl	8009950 <_vfiprintf_r>
 8009d62:	b002      	add	sp, #8
 8009d64:	f85d eb04 	ldr.w	lr, [sp], #4
 8009d68:	b003      	add	sp, #12
 8009d6a:	4770      	bx	lr
 8009d6c:	20000020 	.word	0x20000020

08009d70 <abort>:
 8009d70:	b508      	push	{r3, lr}
 8009d72:	2006      	movs	r0, #6
 8009d74:	f000 f82c 	bl	8009dd0 <raise>
 8009d78:	2001      	movs	r0, #1
 8009d7a:	f7f9 fc58 	bl	800362e <_exit>

08009d7e <_raise_r>:
 8009d7e:	291f      	cmp	r1, #31
 8009d80:	b538      	push	{r3, r4, r5, lr}
 8009d82:	4605      	mov	r5, r0
 8009d84:	460c      	mov	r4, r1
 8009d86:	d904      	bls.n	8009d92 <_raise_r+0x14>
 8009d88:	2316      	movs	r3, #22
 8009d8a:	6003      	str	r3, [r0, #0]
 8009d8c:	f04f 30ff 	mov.w	r0, #4294967295
 8009d90:	bd38      	pop	{r3, r4, r5, pc}
 8009d92:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8009d94:	b112      	cbz	r2, 8009d9c <_raise_r+0x1e>
 8009d96:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8009d9a:	b94b      	cbnz	r3, 8009db0 <_raise_r+0x32>
 8009d9c:	4628      	mov	r0, r5
 8009d9e:	f000 f831 	bl	8009e04 <_getpid_r>
 8009da2:	4622      	mov	r2, r4
 8009da4:	4601      	mov	r1, r0
 8009da6:	4628      	mov	r0, r5
 8009da8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009dac:	f000 b818 	b.w	8009de0 <_kill_r>
 8009db0:	2b01      	cmp	r3, #1
 8009db2:	d00a      	beq.n	8009dca <_raise_r+0x4c>
 8009db4:	1c59      	adds	r1, r3, #1
 8009db6:	d103      	bne.n	8009dc0 <_raise_r+0x42>
 8009db8:	2316      	movs	r3, #22
 8009dba:	6003      	str	r3, [r0, #0]
 8009dbc:	2001      	movs	r0, #1
 8009dbe:	e7e7      	b.n	8009d90 <_raise_r+0x12>
 8009dc0:	2100      	movs	r1, #0
 8009dc2:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8009dc6:	4620      	mov	r0, r4
 8009dc8:	4798      	blx	r3
 8009dca:	2000      	movs	r0, #0
 8009dcc:	e7e0      	b.n	8009d90 <_raise_r+0x12>
	...

08009dd0 <raise>:
 8009dd0:	4b02      	ldr	r3, [pc, #8]	@ (8009ddc <raise+0xc>)
 8009dd2:	4601      	mov	r1, r0
 8009dd4:	6818      	ldr	r0, [r3, #0]
 8009dd6:	f7ff bfd2 	b.w	8009d7e <_raise_r>
 8009dda:	bf00      	nop
 8009ddc:	20000020 	.word	0x20000020

08009de0 <_kill_r>:
 8009de0:	b538      	push	{r3, r4, r5, lr}
 8009de2:	4d07      	ldr	r5, [pc, #28]	@ (8009e00 <_kill_r+0x20>)
 8009de4:	2300      	movs	r3, #0
 8009de6:	4604      	mov	r4, r0
 8009de8:	4608      	mov	r0, r1
 8009dea:	4611      	mov	r1, r2
 8009dec:	602b      	str	r3, [r5, #0]
 8009dee:	f7f9 fc0e 	bl	800360e <_kill>
 8009df2:	1c43      	adds	r3, r0, #1
 8009df4:	d102      	bne.n	8009dfc <_kill_r+0x1c>
 8009df6:	682b      	ldr	r3, [r5, #0]
 8009df8:	b103      	cbz	r3, 8009dfc <_kill_r+0x1c>
 8009dfa:	6023      	str	r3, [r4, #0]
 8009dfc:	bd38      	pop	{r3, r4, r5, pc}
 8009dfe:	bf00      	nop
 8009e00:	200005a8 	.word	0x200005a8

08009e04 <_getpid_r>:
 8009e04:	f7f9 bbfb 	b.w	80035fe <_getpid>

08009e08 <_init>:
 8009e08:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009e0a:	bf00      	nop
 8009e0c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009e0e:	bc08      	pop	{r3}
 8009e10:	469e      	mov	lr, r3
 8009e12:	4770      	bx	lr

08009e14 <_fini>:
 8009e14:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009e16:	bf00      	nop
 8009e18:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009e1a:	bc08      	pop	{r3}
 8009e1c:	469e      	mov	lr, r3
 8009e1e:	4770      	bx	lr
