(pcb "C:\Users\Andrew\Desktop\System CD Updates\data\duodyne\GitHub\08 input-output.Disk, V1.0\input-output.Disk.dsn"
  (parser
    (string_quote ")
    (space_in_quoted_tokens on)
    (host_cad "KiCad's Pcbnew")
    (host_version "(6.0.11)")
  )
  (resolution um 10)
  (unit um)
  (structure
    (layer F.Cu
      (type signal)
      (property
        (index 0)
      )
    )
    (layer B.Cu
      (type signal)
      (property
        (index 1)
      )
    )
    (boundary
      (path pcb 0  265436 -70019  265868 -70076  266294 -70170.4  266710 -70301.5
            267113 -70468.5  267500 -70669.9  267868 -70904.2  268214 -71169.8
            268536 -71464.5  268830 -71786.1  269096 -72132.1  269330 -72500
            269532 -72886.9  269698 -73289.9  269830 -73705.9  269924 -74131.8
            269981 -74564.2  270000 -75000  270000 -225000  269981 -225436
            269924 -225868  269830 -226294  269698 -226710  269532 -227113
            269330 -227500  269096 -227868  268830 -228214  268536 -228536
            268214 -228830  267868 -229096  267500 -229330  267113 -229532
            266710 -229698  266294 -229830  265868 -229924  265436 -229981
            265000 -230000  40000 -230000  39564.2 -229981  39131.8 -229924
            38705.9 -229830  38289.9 -229698  37886.9 -229532  37500 -229330
            37132.1 -229096  36786.1 -228830  36464.5 -228536  36169.8 -228214
            35904.2 -227868  35669.9 -227500  35468.5 -227113  35301.5 -226710
            35170.4 -226294  35076 -225868  35019 -225436  35000 -225000
            35000 -75000  35019 -74564.2  35076 -74131.8  35170.4 -73705.9
            35301.5 -73289.9  35468.5 -72886.9  35669.9 -72500  35904.2 -72132.1
            36169.8 -71786.1  36464.5 -71464.5  36786.1 -71169.8  37132.1 -70904.2
            37500 -70669.9  37886.9 -70468.5  38289.9 -70301.5  38705.9 -70170.4
            39131.8 -70076  39564.2 -70019  40000 -70000  265000 -70000
            265436 -70019)
    )
    (keepout "" (polygon F.Cu 0  40000 -230000  35000 -230000  35000 -80000  40000 -80000
            40000 -230000))
    (keepout "" (polygon B.Cu 0  40000 -230000  35000 -230000  35000 -80000  40000 -80000
            40000 -230000))
    (keepout "" (polygon F.Cu 0  270000 -230000  265000 -230000  265000 -80000  270000 -80000
            270000 -230000))
    (keepout "" (polygon B.Cu 0  270000 -230000  265000 -230000  265000 -80000  270000 -80000
            270000 -230000))
    (via "Via[0-1]_800:400_um")
    (rule
      (width 250)
      (clearance 200.1)
      (clearance 200.1 (type default_smd))
      (clearance 50 (type smd_smd))
    )
  )
  (placement
    (component Connector_PinHeader_2.54mm:PinHeader_1x03_P2.54mm_Vertical
      (place P9 173500.000000 -159475.000000 front 0.000000 (PN "DREQ SEL"))
    )
    (component Connector_PinHeader_2.54mm:PinHeader_1x03_P2.54mm_Vertical::1
      (place P8 168000.000000 -159475.000000 front 0.000000 (PN "TEND SEL"))
      (place P7 179000.000000 -159475.000000 front 0.000000 (PN "FDC CLK"))
      (place K2 85475.000000 -89500.000000 front 90.000000 (PN "IDE PWR"))
      (place K1 164975.000000 -90000.000000 front 90.000000 (PN "PPI PWR"))
    )
    (component Resistor_THT:R_Axial_DIN0207_L6.3mm_D2.5mm_P7.62mm_Horizontal
      (place R17 251500.000000 -133190.000000 front -90.000000 (PN 10K))
      (place R28 216500.000000 -119310.000000 front 90.000000 (PN 0))
      (place R27 138500.000000 -111310.000000 front 90.000000 (PN 0))
      (place R26 233500.000000 -133190.000000 front -90.000000 (PN 1000))
      (place R25 233500.000000 -123070.000000 front -90.000000 (PN 1000))
      (place R24 245500.000000 -130690.000000 front 90.000000 (PN 22K))
      (place R23 245500.000000 -133190.000000 front -90.000000 (PN 10K))
      (place R22 239500.000000 -130690.000000 front 90.000000 (PN 22K))
      (place R21 239500.000000 -133190.000000 front -90.000000 (PN 10K))
      (place R20 257500.000000 -130690.000000 front 90.000000 (PN 22K))
      (place R19 257500.000000 -133190.000000 front -90.000000 (PN 10K))
      (place R18 251500.000000 -130690.000000 front 90.000000 (PN 22K))
      (place R16 55000.000000 -87190.000000 front -90.000000 (PN 470))
      (place R15 49000.000000 -87190.000000 front -90.000000 (PN 470))
      (place R14 61000.000000 -87190.000000 front -90.000000 (PN 470))
      (place R13 171500.000000 -152800.000000 front 90.000000 (PN 4700))
      (place R12 177500.000000 -137500.000000 front 90.000000 (PN 4700))
      (place R11 177500.000000 -152800.000000 front 90.000000 (PN 4700))
      (place R10 171500.000000 -137500.000000 front 90.000000 (PN 4700))
      (place R9 72000.000000 -99190.000000 front -90.000000 (PN 470))
      (place R8 67000.000000 -87190.000000 front -90.000000 (PN 470))
      (place R7 111810.000000 -89500.000000 front 180.000000 (PN 10K))
      (place R6 94190.000000 -89500.000000 front 0.000000 (PN 0))
      (place R5 169500.000000 -107810.000000 front 90.000000 (PN 10K))
      (place R4 114190.000000 -89500.000000 front 0.000000 (PN 10K))
      (place R3 182000.000000 -107690.000000 front -90.000000 (PN 0))
      (place R2 233000.000000 -178810.000000 front 90.000000 (PN 0))
      (place R1 43000.000000 -87190.000000 front -90.000000 (PN 470))
    )
    (component "Package_DIP:DIP-20_W7.62mm"
      (place U21 165575.000000 -212800.000000 front 90.000000 (PN 74LS688))
      (place U15 80575.000000 -212800.000000 front 90.000000 (PN 74LS244))
      (place U14 238575.000000 -212800.000000 front 90.000000 (PN 74LS245))
      (place U13 129000.000000 -213000.000000 front 90.000000 (PN 74LS244))
      (place U11 142500.000000 -137500.000000 front 90.000000 (PN GAL16V8))
      (place U10 189000.000000 -137500.000000 front 90.000000 (PN GAL16V8))
      (place J6 43075.000000 -106800.000000 front 90.000000 (PN DIL20))
      (place J3 43075.000000 -118800.000000 front 90.000000 (PN DIL20))
    )
    (component "Package_TO_SOT_THT:TO-92_Inline"
      (place U20 222518.779000 -128750.000000 front 0.000000 (PN "LP2950-3.3_TO92"))
    )
    (component "Package_DIP:DIP-16_W7.62mm"
      (place U19 244125.000000 -165800.000000 front 90.000000 (PN 74LS165))
      (place U18 244125.000000 -178800.000000 front 90.000000 (PN 74HCT595))
      (place U17 244125.000000 -152800.000000 front 90.000000 (PN 74LS163))
      (place U1 244125.000000 -191800.000000 front 90.000000 (PN 74LS139))
      (place J5 43125.000000 -142800.000000 front 90.000000 (PN DIL16))
      (place J2 43125.000000 -130800.000000 front 90.000000 (PN DIL16))
    )
    (component "Package_DIP:DIP-20_W7.62mm::1"
      (place U12 142575.000000 -153300.000000 front 90.000000 (PN GAL16V8))
    )
    (component "Package_DIP:DIP-14_W7.62mm"
      (place U9 188875.000000 -165800.000000 front 90.000000 (PN "9.6 MHz"))
      (place U7 188875.000000 -152800.000000 front 90.000000 (PN "16 MHz"))
      (place U5 105375.000000 -103800.000000 front 90.000000 (PN 74LS14))
      (place U4 216375.000000 -165800.000000 front 90.000000 (PN 74LS00))
      (place U3 141875.000000 -165800.000000 front 90.000000 (PN 74LS06))
      (place U2 216375.000000 -152800.000000 front 90.000000 (PN 74LS00))
      (place J4 66875.000000 -142800.000000 front 90.000000 (PN DIL14))
      (place J1 66875.000000 -130800.000000 front 90.000000 (PN DIL14))
    )
    (component "Package_LCC:PLCC-44_THT-Socket"
      (place U8 202270.000000 -102650.000000 front 0.000000 (PN WD37C65BJM))
      (place U6 155270.000000 -102650.000000 front 0.000000 (PN 82C55A_PLCC))
    )
    (component Connector_PinHeader_2.54mm:PinHeader_2x04_P2.54mm_Vertical
      (place SW1 169200.000000 -194275.000000 front 90.000000 (PN "IO PORT ADDR"))
    )
    (component Resistor_THT:R_Array_SIP9
      (place RP1 192825.000000 -89500.000000 front 0.000000 (PN 1000))
      (place RN1 166295.000000 -200305.000000 front 0.000000 (PN 10K))
    )
    (component Connector_PinHeader_2.54mm:PinHeader_1x04_P2.54mm_Vertical
      (place P4 52200.000000 -219000.000000 front 90.000000 (PN BYPASS))
    )
    (component Connector_PinHeader_2.54mm:PinHeader_1x02_P2.54mm_Vertical
      (place JP1 77500.000000 -101725.000000 front 0.000000 (PN "EXT LED"))
    )
    (component Connector_PinHeader_2.54mm:PinHeader_2x09_P2.54mm_Vertical
      (place J7 43350.000000 -210275.000000 front 90.000000 (PN INTERRUPT))
    )
    (component LED_THT:LED_D3.0mm
      (place D2 71725.000000 -90000.000000 front 0.000000 (PN LED))
    )
    (component Capacitor_THT:CP_Radial_D5.0mm_P2.50mm
      (place C31 219000.000000 -137000.000000 front 0.000000 (PN 1u))
      (place C29 225250.000000 -137000.000000 front 0.000000 (PN 1u))
      (place C28 239794.888000 -117000.000000 front 0.000000 (PN 10u))
      (place C27 92794.888000 -102000.000000 front 0.000000 (PN 10u))
      (place C26 180500.000000 -99500.000000 front 0.000000 (PN 10u))
      (place C25 168294.888000 -121500.000000 front 0.000000 (PN 10u))
      (place C24 130000.000000 -151000.000000 front 0.000000 (PN 10u))
      (place C23 232000.000000 -190000.000000 front 0.000000 (PN 10u))
      (place C22 115794.888000 -217000.000000 front 0.000000 (PN 10u))
      (place C21 41794.888000 -217000.000000 front 0.000000 (PN 10u))
      (place C20 192000.000000 -217000.000000 front 0.000000 (PN 10u))
    )
    (component Capacitor_THT:C_Disc_D5.0mm_W2.5mm_P5.00mm
      (place C30 246000.000000 -116000.000000 front 0.000000 (PN 0.1u))
      (place C19 169500.000000 -115500.000000 front 90.000000 (PN 0.1u))
      (place C18 239500.000000 -187000.000000 front -90.000000 (PN 0.1u))
      (place C17 75500.000000 -208000.000000 front -90.000000 (PN 0.1u))
      (place C16 137500.000000 -148500.000000 front -90.000000 (PN 0.1u))
      (place C15 100500.000000 -99000.000000 front -90.000000 (PN 0.1u))
      (place C14 160500.000000 -208000.000000 front -90.000000 (PN 0.1u))
      (place C13 202500.000000 -93500.000000 front 0.000000 (PN 0.1u))
      (place C12 124000.000000 -208000.000000 front -90.000000 (PN 0.1u))
      (place C11 184000.000000 -161000.000000 front -90.000000 (PN 0.1u))
      (place C10 137500.000000 -132500.000000 front -90.000000 (PN 0.1u))
      (place C9 211500.000000 -161000.000000 front -90.000000 (PN 0.1u))
      (place C8 184000.000000 -148000.000000 front -90.000000 (PN 0.1u))
      (place C7 239500.000000 -161000.000000 front -90.000000 (PN 0.1u))
      (place C6 137000.000000 -161000.000000 front -90.000000 (PN 0.1u))
      (place C5 233500.000000 -208000.000000 front -90.000000 (PN 0.1u))
      (place C4 239500.000000 -148000.000000 front -90.000000 (PN 0.1u))
      (place C3 211500.000000 -148000.000000 front -90.000000 (PN 0.1u))
      (place C2 184000.000000 -132500.000000 front -90.000000 (PN 0.1u))
      (place C1 239500.000000 -174000.000000 front -90.000000 (PN 0.1u))
    )
    (component MountingHole:MountingHole_3.2mm_M3_Pad
      (place H2 265000.000000 -75000.000000 front 0.000000 (PN MountingHole))
      (place H1 40000.000000 -75000.000000 front 0.000000 (PN MountingHole))
    )
    (component "Connector_IDC:IDC-Header_2x25_P2.54mm_Horizontal"
      (place P2 182000.000000 -223000.000000 front -90.000000 (PN CONN_02X25))
      (place P3 258000.000000 -223000.000000 front -90.000000 (PN CONN_02X25))
      (place P1 108000.000000 -223000.000000 front -90.000000 (PN CONN_02X25))
    )
    (component LED_THT:LED_D3.0mm_Horizontal_O3.81mm_Z2.0mm
      (place D1 49250.000000 -80950.000000 front 180.000000 (PN LED))
      (place D4 55250.000000 -80950.000000 front 180.000000 (PN LED))
      (place D5 61250.000000 -80950.000000 front 180.000000 (PN LED))
      (place D3 67250.000000 -80950.000000 front 180.000000 (PN LED))
    )
    (component "Connector_IDC:IDC-Header_2x20_P2.54mm_Horizontal"
      (place P6 76500.000000 -84197.500000 front 90.000000 (PN IDE))
    )
    (component "Connector_IDC:IDC-Header_2x13_P2.54mm_Horizontal"
      (place P5 138260.000000 -84197.500000 front 90.000000 (PN PPI))
    )
    (component "Connector_IDC:IDC-Header_2x17_P2.54mm_Horizontal"
      (place P10 182000.000000 -84197.500000 front 90.000000 (PN FLOPPY))
    )
    (component "Amphenol SD Card:SD_Card_Receptacle"
      (place J8 245000.000000 -99000.000000 front 180.000000 (PN SD_Card))
    )
  )
  (library
    (image Connector_PinHeader_2.54mm:PinHeader_1x03_P2.54mm_Vertical
      (outline (path signal 100  -1270 -6350  -1270 635))
      (outline (path signal 100  1270 1270  1270 -6350))
      (outline (path signal 100  -1270 635  -635 1270))
      (outline (path signal 100  -635 1270  1270 1270))
      (outline (path signal 100  1270 -6350  -1270 -6350))
      (outline (path signal 50  -1800 1800  -1800 -6850))
      (outline (path signal 50  1800 1800  -1800 1800))
      (outline (path signal 50  -1800 -6850  1800 -6850))
      (outline (path signal 50  1800 -6850  1800 1800))
      (outline (path signal 120  -1330 -1270  1330 -1270))
      (outline (path signal 120  -1330 1330  0 1330))
      (outline (path signal 120  1330 -1270  1330 -6410))
      (outline (path signal 120  -1330 0  -1330 1330))
      (outline (path signal 120  -1330 -1270  -1330 -6410))
      (outline (path signal 120  -1330 -6410  1330 -6410))
      (pin Oval[A]Pad_1700x1700_um 3 0 -5080)
      (pin Oval[A]Pad_1700x1700_um 2 0 -2540)
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
    )
    (image Connector_PinHeader_2.54mm:PinHeader_1x03_P2.54mm_Vertical::1
      (outline (path signal 120  -1330 -6410  1330 -6410))
      (outline (path signal 120  -1330 -1270  -1330 -6410))
      (outline (path signal 120  -1330 0  -1330 1330))
      (outline (path signal 120  1330 -1270  1330 -6410))
      (outline (path signal 120  -1330 1330  0 1330))
      (outline (path signal 120  -1330 -1270  1330 -1270))
      (outline (path signal 50  1800 -6850  1800 1800))
      (outline (path signal 50  -1800 -6850  1800 -6850))
      (outline (path signal 50  1800 1800  -1800 1800))
      (outline (path signal 50  -1800 1800  -1800 -6850))
      (outline (path signal 100  1270 -6350  -1270 -6350))
      (outline (path signal 100  -635 1270  1270 1270))
      (outline (path signal 100  -1270 635  -635 1270))
      (outline (path signal 100  1270 1270  1270 -6350))
      (outline (path signal 100  -1270 -6350  -1270 635))
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
      (pin Oval[A]Pad_1700x1700_um 2 0 -2540)
      (pin Oval[A]Pad_1700x1700_um 3 0 -5080)
    )
    (image Resistor_THT:R_Axial_DIN0207_L6.3mm_D2.5mm_P7.62mm_Horizontal
      (outline (path signal 120  7080 -1370  7080 -1040))
      (outline (path signal 120  540 1370  7080 1370))
      (outline (path signal 120  540 -1370  7080 -1370))
      (outline (path signal 120  540 -1040  540 -1370))
      (outline (path signal 120  540 1040  540 1370))
      (outline (path signal 120  7080 1370  7080 1040))
      (outline (path signal 50  -1050 -1500  8670 -1500))
      (outline (path signal 50  8670 1500  -1050 1500))
      (outline (path signal 50  -1050 1500  -1050 -1500))
      (outline (path signal 50  8670 -1500  8670 1500))
      (outline (path signal 100  0 0  660 0))
      (outline (path signal 100  7620 0  6960 0))
      (outline (path signal 100  660 -1250  6960 -1250))
      (outline (path signal 100  6960 -1250  6960 1250))
      (outline (path signal 100  660 1250  660 -1250))
      (outline (path signal 100  6960 1250  660 1250))
      (pin Round[A]Pad_1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 2 7620 0)
    )
    (image "Package_DIP:DIP-20_W7.62mm"
      (outline (path signal 120  1160 -24190  6460 -24190))
      (outline (path signal 120  6460 -24190  6460 1330))
      (outline (path signal 120  6460 1330  4810 1330))
      (outline (path signal 120  2810 1330  1160 1330))
      (outline (path signal 120  1160 1330  1160 -24190))
      (outline (path signal 0  3750 330  3767.57 372.426  3810 390  3993.39 408.062  4169.72 461.553
            4332.24 548.419  4474.68 665.32  4591.58 807.764  4678.45 970.278
            4731.94 1146.62  4750 1330  4731.94 1513.38  4678.45 1689.72
            4591.58 1852.24  4474.68 1994.68  4332.24 2111.58  4169.72 2198.45
            3993.39 2251.94  3810 2270  3767.57 2287.57  3750 2330  3767.57 2372.43
            3810 2390  4004.77 2371.95  4192.92 2318.42  4368.02 2231.23
            4524.12 2113.35  4655.9 1968.79  4758.87 1802.48  4829.53 1620.08
            4865.48 1427.8  4865.48 1232.2  4829.53 1039.92  4758.87 857.517
            4655.9 691.207  4524.12 546.651  4368.02 428.77  4192.92 341.579
            4004.77 288.049  3810 270  3767.57 287.574))
      (outline (path signal 50  -1100 -24400  8700 -24400))
      (outline (path signal 50  8700 -24400  8700 1550))
      (outline (path signal 50  -1100 1550  -1100 -24400))
      (outline (path signal 50  8700 1550  -1100 1550))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 100  6985 1270  6985 -24130))
      (outline (path signal 100  1635 1270  6985 1270))
      (outline (path signal 100  6985 -24130  635 -24130))
      (outline (path signal 100  635 -24130  635 270))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 8 0 -17780)
      (pin Oval[A]Pad_1600x1600_um 9 0 -20320)
      (pin Oval[A]Pad_1600x1600_um 10 0 -22860)
      (pin Oval[A]Pad_1600x1600_um 11 7620 -22860)
      (pin Oval[A]Pad_1600x1600_um 12 7620 -20320)
      (pin Oval[A]Pad_1600x1600_um 13 7620 -17780)
      (pin Oval[A]Pad_1600x1600_um 14 7620 -15240)
      (pin Oval[A]Pad_1600x1600_um 15 7620 -12700)
      (pin Oval[A]Pad_1600x1600_um 16 7620 -10160)
      (pin Oval[A]Pad_1600x1600_um 17 7620 -7620)
      (pin Oval[A]Pad_1600x1600_um 18 7620 -5080)
      (pin Oval[A]Pad_1600x1600_um 19 7620 -2540)
      (pin Oval[A]Pad_1600x1600_um 20 7620 0)
    )
    (image "Package_TO_SOT_THT:TO-92_Inline"
      (outline (path signal 120  -530 -1850  3070 -1850))
      (outline (path signal 0  1210 2600  1227.57 2642.43  1270 2660  1582.65 2641.56  1890.96 2586.5
            2190.67 2495.59  2477.61 2370.08  2747.82 2211.71  2997.53 2022.68
            3223.3 1805.61  3421.99 1563.51  3590.84 1299.73  3727.52 1017.94
            3830.13 722.032  3897.25 416.116  3927.95 104.431  3921.8 -208.701
            3878.89 -518.94  3799.81 -821.985  3685.66 -1113.63  3538.02 -1389.85
            3358.94 -1646.79  3150.9 -1880.9  3108.48 -1898.48  3066.05 -1880.9
            3048.48 -1838.48  3066.05 -1796.05  3066.05 -1796.05  3264.7 -1572.5
            3435.71 -1327.15  3576.68 -1063.4  3685.68 -784.903  3761.2 -495.529
            3802.17 -199.286  3808.04 99.72  3778.73 397.344  3714.64 689.459
            3616.65 972.016  3486.14 1241.1  3324.9 1492.97  3135.18 1724.15
            2919.6 1931.43  2681.15 2111.93  2423.14 2263.16  2149.14 2383.01
            1862.95 2469.82  1568.55 2522.39  1270 2540  1227.57 2557.57))
      (outline (path signal 0  -818.944 -1646.79  -998.024 -1389.85  -1145.66 -1113.63
            -1259.81 -821.986  -1338.89 -518.94  -1381.8 -208.701  -1387.95 104.431
            -1357.25 416.116  -1290.13 722.032  -1187.52 1017.94  -1050.84 1299.73
            -881.986 1563.51  -683.299 1805.61  -457.532 2022.68  -207.817 2211.71
            62.385 2370.08  349.328 2495.59  649.035 2586.51  957.35 2641.56
            1270 2660  1270 2660  1312.43 2642.43  1330 2600  1312.43 2557.57
            1270 2540  1270 2540  971.455 2522.39  677.049 2469.82  390.862 2383.01
            116.864 2263.16  -141.149 2111.93  -379.599 1931.43  -595.18 1724.15
            -784.904 1492.97  -946.141 1241.1  -1076.65 972.016  -1174.64 689.459
            -1238.73 397.344  -1268.04 99.72  -1262.17 -199.286  -1221.2 -495.53
            -1145.68 -784.903  -1036.68 -1063.4  -895.707 -1327.15  -724.706 -1572.5
            -526.052 -1796.05  -508.478 -1838.48  -526.052 -1880.9  -568.478 -1898.48
            -610.904 -1880.9  -610.905 -1880.9))
      (outline (path signal 50  4000 -2010  -1460 -2010))
      (outline (path signal 50  -1460 2730  -1460 -2010))
      (outline (path signal 50  4000 -2010  4000 2730))
      (outline (path signal 50  -1460 2730  4000 2730))
      (outline (path signal 100  -500 -1750  3000 -1750))
      (outline (path signal 0  -887.18 -1321.92  -1027.6 -1059.21  -1136.17 -781.813  -1211.39 -493.579
            -1252.2 -198.502  -1258.05 99.327  -1228.85 395.779  -1165.01 686.744
            -1067.41 968.189  -937.415 1236.21  -776.813 1487.1  -587.836 1717.37
            -373.104 1923.83  -135.593 2103.62  121.404 2254.25  394.324 2373.62
            679.383 2460.1  972.63 2512.46  1270 2530  1305.36 2515.36  1320 2480
            1305.36 2444.64  1270 2430  969.427 2411.34  673.47 2355.64
            386.676 2263.77  113.448 2137.12  -142.017 1977.65  -375.794 1787.81
            -584.294 1570.51  -764.315 1329.08  -913.09 1067.25  -1028.34 789.02
            -1108.28 498.673  -1151.7 200.668  -1157.92 -100.42  -1126.86 -399.965
            -1058.98 -693.367  -955.329 -976.12  -817.501 -1243.88  -647.611 -1492.54
            -448.269 -1718.27  -448.27 -1718.27  -433.625 -1753.62  -448.27 -1788.98
            -483.625 -1803.62  -518.98 -1788.98  -716.852 -1566.31))
      (outline (path signal 0  1220 2480  1234.64 2515.36  1270 2530  1567.37 2512.46  1860.62 2460.1
            2145.68 2373.62  2418.6 2254.25  2675.59 2103.62  2913.1 1923.83
            3127.84 1717.37  3316.81 1487.1  3477.41 1236.21  3607.41 968.189
            3705.01 686.744  3768.85 395.779  3798.05 99.327  3792.2 -198.502
            3751.39 -493.579  3676.17 -781.813  3567.6 -1059.21  3427.18 -1321.92
            3256.85 -1566.31  3058.98 -1788.98  3023.62 -1803.62  2988.27 -1788.98
            2973.62 -1753.62  2988.27 -1718.27  2988.27 -1718.27  3187.61 -1492.54
            3357.5 -1243.88  3495.33 -976.12  3598.98 -693.367  3666.86 -399.965
            3697.92 -100.42  3691.7 200.668  3648.28 498.673  3568.34 789.02
            3453.09 1067.25  3304.32 1329.08  3124.29 1570.51  2915.79 1787.81
            2682.02 1977.65  2426.55 2137.12  2153.32 2263.77  1866.53 2355.64
            1570.57 2411.34  1270 2430  1234.64 2444.64))
      (pin Rect[A]Pad_1050x1500_um 1 0 0)
      (pin Oval[A]Pad_1050x1500_um 2 1270 0)
      (pin Oval[A]Pad_1050x1500_um 3 2540 0)
    )
    (image "Package_DIP:DIP-16_W7.62mm"
      (outline (path signal 120  6460 1330  4810 1330))
      (outline (path signal 120  1160 1330  1160 -19110))
      (outline (path signal 120  6460 -19110  6460 1330))
      (outline (path signal 120  1160 -19110  6460 -19110))
      (outline (path signal 120  2810 1330  1160 1330))
      (outline (path signal 0  3750 330  3767.57 372.426  3810 390  3993.39 408.062  4169.72 461.553
            4332.24 548.419  4474.68 665.32  4591.58 807.764  4678.45 970.278
            4731.94 1146.62  4750 1330  4731.94 1513.38  4678.45 1689.72
            4591.58 1852.24  4474.68 1994.68  4332.24 2111.58  4169.72 2198.45
            3993.39 2251.94  3810 2270  3767.57 2287.57  3750 2330  3767.57 2372.43
            3810 2390  4004.77 2371.95  4192.92 2318.42  4368.02 2231.23
            4524.12 2113.35  4655.9 1968.79  4758.87 1802.48  4829.53 1620.08
            4865.48 1427.8  4865.48 1232.2  4829.53 1039.92  4758.87 857.517
            4655.9 691.207  4524.12 546.651  4368.02 428.77  4192.92 341.579
            4004.77 288.049  3810 270  3767.57 287.574))
      (outline (path signal 50  8700 1550  -1100 1550))
      (outline (path signal 50  -1100 1550  -1100 -19300))
      (outline (path signal 50  8700 -19300  8700 1550))
      (outline (path signal 50  -1100 -19300  8700 -19300))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 100  6985 -19050  635 -19050))
      (outline (path signal 100  1635 1270  6985 1270))
      (outline (path signal 100  6985 1270  6985 -19050))
      (outline (path signal 100  635 -19050  635 270))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 8 0 -17780)
      (pin Oval[A]Pad_1600x1600_um 9 7620 -17780)
      (pin Oval[A]Pad_1600x1600_um 10 7620 -15240)
      (pin Oval[A]Pad_1600x1600_um 11 7620 -12700)
      (pin Oval[A]Pad_1600x1600_um 12 7620 -10160)
      (pin Oval[A]Pad_1600x1600_um 13 7620 -7620)
      (pin Oval[A]Pad_1600x1600_um 14 7620 -5080)
      (pin Oval[A]Pad_1600x1600_um 15 7620 -2540)
      (pin Oval[A]Pad_1600x1600_um 16 7620 0)
    )
    (image "Package_DIP:DIP-20_W7.62mm::1"
      (outline (path signal 100  635 -24130  635 270))
      (outline (path signal 100  6985 -24130  635 -24130))
      (outline (path signal 100  1635 1270  6985 1270))
      (outline (path signal 100  6985 1270  6985 -24130))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 50  8700 1550  -1100 1550))
      (outline (path signal 50  -1100 1550  -1100 -24400))
      (outline (path signal 50  8700 -24400  8700 1550))
      (outline (path signal 50  -1100 -24400  8700 -24400))
      (outline (path signal 0  3750 330  3767.57 372.426  3810 390  3993.39 408.062  4169.72 461.553
            4332.24 548.419  4474.68 665.32  4591.58 807.764  4678.45 970.278
            4731.94 1146.62  4750 1330  4731.94 1513.38  4678.45 1689.72
            4591.58 1852.24  4474.68 1994.68  4332.24 2111.58  4169.72 2198.45
            3993.39 2251.94  3810 2270  3767.57 2287.57  3750 2330  3767.57 2372.43
            3810 2390  4004.77 2371.95  4192.92 2318.42  4368.02 2231.23
            4524.12 2113.35  4655.9 1968.79  4758.87 1802.48  4829.53 1620.08
            4865.48 1427.8  4865.48 1232.2  4829.53 1039.92  4758.87 857.517
            4655.9 691.207  4524.12 546.651  4368.02 428.77  4192.92 341.579
            4004.77 288.049  3810 270  3767.57 287.574))
      (outline (path signal 120  1160 1330  1160 -24190))
      (outline (path signal 120  2810 1330  1160 1330))
      (outline (path signal 120  6460 1330  4810 1330))
      (outline (path signal 120  6460 -24190  6460 1330))
      (outline (path signal 120  1160 -24190  6460 -24190))
      (pin Oval[A]Pad_1600x1600_um 20 7620 0)
      (pin Oval[A]Pad_1600x1600_um 19 7620 -2540)
      (pin Oval[A]Pad_1600x1600_um 18 7620 -5080)
      (pin Oval[A]Pad_1600x1600_um 17 7620 -7620)
      (pin Oval[A]Pad_1600x1600_um 16 7620 -10160)
      (pin Oval[A]Pad_1600x1600_um 15 7620 -12700)
      (pin Oval[A]Pad_1600x1600_um 14 7620 -15240)
      (pin Oval[A]Pad_1600x1600_um 13 7620 -17780)
      (pin Oval[A]Pad_1600x1600_um 12 7620 -20320)
      (pin Oval[A]Pad_1600x1600_um 11 7620 -22860)
      (pin Oval[A]Pad_1600x1600_um 10 0 -22860)
      (pin Oval[A]Pad_1600x1600_um 9 0 -20320)
      (pin Oval[A]Pad_1600x1600_um 8 0 -17780)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
    )
    (image "Package_DIP:DIP-14_W7.62mm"
      (outline (path signal 120  1160 1330  1160 -16570))
      (outline (path signal 120  6460 1330  4810 1330))
      (outline (path signal 120  1160 -16570  6460 -16570))
      (outline (path signal 120  6460 -16570  6460 1330))
      (outline (path signal 120  2810 1330  1160 1330))
      (outline (path signal 0  3750 330  3767.57 372.426  3810 390  3993.39 408.062  4169.72 461.553
            4332.24 548.419  4474.68 665.32  4591.58 807.764  4678.45 970.278
            4731.94 1146.62  4750 1330  4731.94 1513.38  4678.45 1689.72
            4591.58 1852.24  4474.68 1994.68  4332.24 2111.58  4169.72 2198.45
            3993.39 2251.94  3810 2270  3767.57 2287.57  3750 2330  3767.57 2372.43
            3810 2390  4004.77 2371.95  4192.92 2318.42  4368.02 2231.23
            4524.12 2113.35  4655.9 1968.79  4758.87 1802.48  4829.53 1620.08
            4865.48 1427.8  4865.48 1232.2  4829.53 1039.92  4758.87 857.517
            4655.9 691.207  4524.12 546.651  4368.02 428.77  4192.92 341.579
            4004.77 288.049  3810 270  3767.57 287.574))
      (outline (path signal 50  8700 -16800  8700 1550))
      (outline (path signal 50  -1100 -16800  8700 -16800))
      (outline (path signal 50  8700 1550  -1100 1550))
      (outline (path signal 50  -1100 1550  -1100 -16800))
      (outline (path signal 100  6985 1270  6985 -16510))
      (outline (path signal 100  635 -16510  635 270))
      (outline (path signal 100  1635 1270  6985 1270))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 100  6985 -16510  635 -16510))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 8 7620 -15240)
      (pin Oval[A]Pad_1600x1600_um 9 7620 -12700)
      (pin Oval[A]Pad_1600x1600_um 10 7620 -10160)
      (pin Oval[A]Pad_1600x1600_um 11 7620 -7620)
      (pin Oval[A]Pad_1600x1600_um 12 7620 -5080)
      (pin Oval[A]Pad_1600x1600_um 13 7620 -2540)
      (pin Oval[A]Pad_1600x1600_um 14 7620 0)
    )
    (image "Package_LCC:PLCC-44_THT-Socket"
      (outline (path signal 120  10580 -18200  10580 5500))
      (outline (path signal 120  -2270 5500  -12120 5500))
      (outline (path signal 120  -12120 5500  -13120 4500))
      (outline (path signal 120  10580 5500  -270 5500))
      (outline (path signal 120  -13120 -18200  10580 -18200))
      (outline (path signal 120  -13120 4500  -13120 -18200))
      (outline (path signal 50  10980 -18600  10980 5900))
      (outline (path signal 50  -13520 5900  -13520 -18600))
      (outline (path signal 50  -13520 -18600  10980 -18600))
      (outline (path signal 50  10980 5900  -13520 5900))
      (outline (path signal 100  10480 -18100  10480 5400))
      (outline (path signal 100  -1270 4400  -770 5400))
      (outline (path signal 100  7940 -15560  7940 2860))
      (outline (path signal 100  7940 2860  -10480 2860))
      (outline (path signal 100  -1770 5400  -1270 4400))
      (outline (path signal 100  -13020 4400  -13020 -18100))
      (outline (path signal 100  10480 5400  -12020 5400))
      (outline (path signal 100  -13020 -18100  10480 -18100))
      (outline (path signal 100  -12020 5400  -13020 4400))
      (outline (path signal 100  -10480 -15560  7940 -15560))
      (outline (path signal 100  -10480 2860  -10480 -15560))
      (pin Rect[A]Pad_1422.4x1422.4_um 1 0 0)
      (pin Round[A]Pad_1422.4_um 2 -2540 2540)
      (pin Round[A]Pad_1422.4_um 3 -2540 0)
      (pin Round[A]Pad_1422.4_um 4 -5080 2540)
      (pin Round[A]Pad_1422.4_um 5 -5080 0)
      (pin Round[A]Pad_1422.4_um 6 -7620 2540)
      (pin Round[A]Pad_1422.4_um 7 -10160 0)
      (pin Round[A]Pad_1422.4_um 8 -7620 0)
      (pin Round[A]Pad_1422.4_um 9 -10160 -2540)
      (pin Round[A]Pad_1422.4_um 10 -7620 -2540)
      (pin Round[A]Pad_1422.4_um 11 -10160 -5080)
      (pin Round[A]Pad_1422.4_um 12 -7620 -5080)
      (pin Round[A]Pad_1422.4_um 13 -10160 -7620)
      (pin Round[A]Pad_1422.4_um 14 -7620 -7620)
      (pin Round[A]Pad_1422.4_um 15 -10160 -10160)
      (pin Round[A]Pad_1422.4_um 16 -7620 -10160)
      (pin Round[A]Pad_1422.4_um 17 -10160 -12700)
      (pin Round[A]Pad_1422.4_um 18 -7620 -15240)
      (pin Round[A]Pad_1422.4_um 19 -7620 -12700)
      (pin Round[A]Pad_1422.4_um 20 -5080 -15240)
      (pin Round[A]Pad_1422.4_um 21 -5080 -12700)
      (pin Round[A]Pad_1422.4_um 22 -2540 -15240)
      (pin Round[A]Pad_1422.4_um 23 -2540 -12700)
      (pin Round[A]Pad_1422.4_um 24 0 -15240)
      (pin Round[A]Pad_1422.4_um 25 0 -12700)
      (pin Round[A]Pad_1422.4_um 26 2540 -15240)
      (pin Round[A]Pad_1422.4_um 27 2540 -12700)
      (pin Round[A]Pad_1422.4_um 28 5080 -15240)
      (pin Round[A]Pad_1422.4_um 29 7620 -12700)
      (pin Round[A]Pad_1422.4_um 30 5080 -12700)
      (pin Round[A]Pad_1422.4_um 31 7620 -10160)
      (pin Round[A]Pad_1422.4_um 32 5080 -10160)
      (pin Round[A]Pad_1422.4_um 33 7620 -7620)
      (pin Round[A]Pad_1422.4_um 34 5080 -7620)
      (pin Round[A]Pad_1422.4_um 35 7620 -5080)
      (pin Round[A]Pad_1422.4_um 36 5080 -5080)
      (pin Round[A]Pad_1422.4_um 37 7620 -2540)
      (pin Round[A]Pad_1422.4_um 38 5080 -2540)
      (pin Round[A]Pad_1422.4_um 39 7620 0)
      (pin Round[A]Pad_1422.4_um 40 5080 2540)
      (pin Round[A]Pad_1422.4_um 41 5080 0)
      (pin Round[A]Pad_1422.4_um 42 2540 2540)
      (pin Round[A]Pad_1422.4_um 43 2540 0)
      (pin Round[A]Pad_1422.4_um 44 0 2540)
    )
    (image Connector_PinHeader_2.54mm:PinHeader_2x04_P2.54mm_Vertical
      (outline (path signal 120  1270 -1270  1270 1330))
      (outline (path signal 120  -1330 0  -1330 1330))
      (outline (path signal 120  3870 1330  3870 -8950))
      (outline (path signal 120  -1330 -8950  3870 -8950))
      (outline (path signal 120  -1330 -1270  -1330 -8950))
      (outline (path signal 120  -1330 -1270  1270 -1270))
      (outline (path signal 120  -1330 1330  0 1330))
      (outline (path signal 120  1270 1330  3870 1330))
      (outline (path signal 50  4350 -9400  4350 1800))
      (outline (path signal 50  -1800 1800  -1800 -9400))
      (outline (path signal 50  4350 1800  -1800 1800))
      (outline (path signal 50  -1800 -9400  4350 -9400))
      (outline (path signal 100  3810 -8890  -1270 -8890))
      (outline (path signal 100  -1270 -8890  -1270 0))
      (outline (path signal 100  -1270 0  0 1270))
      (outline (path signal 100  0 1270  3810 1270))
      (outline (path signal 100  3810 1270  3810 -8890))
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
      (pin Oval[A]Pad_1700x1700_um 2 2540 0)
      (pin Oval[A]Pad_1700x1700_um 3 0 -2540)
      (pin Oval[A]Pad_1700x1700_um 4 2540 -2540)
      (pin Oval[A]Pad_1700x1700_um 5 0 -5080)
      (pin Oval[A]Pad_1700x1700_um 6 2540 -5080)
      (pin Oval[A]Pad_1700x1700_um 7 0 -7620)
      (pin Oval[A]Pad_1700x1700_um 8 2540 -7620)
    )
    (image Resistor_THT:R_Array_SIP9
      (outline (path signal 120  21760 -1400  21760 1400))
      (outline (path signal 120  1270 1400  1270 -1400))
      (outline (path signal 120  -1440 -1400  21760 -1400))
      (outline (path signal 120  21760 1400  -1440 1400))
      (outline (path signal 120  -1440 1400  -1440 -1400))
      (outline (path signal 50  -1700 1650  -1700 -1650))
      (outline (path signal 50  22050 -1650  22050 1650))
      (outline (path signal 50  -1700 -1650  22050 -1650))
      (outline (path signal 50  22050 1650  -1700 1650))
      (outline (path signal 100  -1290 1250  -1290 -1250))
      (outline (path signal 100  -1290 -1250  21610 -1250))
      (outline (path signal 100  1270 1250  1270 -1250))
      (outline (path signal 100  21610 -1250  21610 1250))
      (outline (path signal 100  21610 1250  -1290 1250))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 2 2540 0)
      (pin Oval[A]Pad_1600x1600_um 3 5080 0)
      (pin Oval[A]Pad_1600x1600_um 4 7620 0)
      (pin Oval[A]Pad_1600x1600_um 5 10160 0)
      (pin Oval[A]Pad_1600x1600_um 6 12700 0)
      (pin Oval[A]Pad_1600x1600_um 7 15240 0)
      (pin Oval[A]Pad_1600x1600_um 8 17780 0)
      (pin Oval[A]Pad_1600x1600_um 9 20320 0)
    )
    (image Connector_PinHeader_2.54mm:PinHeader_1x04_P2.54mm_Vertical
      (outline (path signal 120  1330 -1270  1330 -8950))
      (outline (path signal 120  -1330 0  -1330 1330))
      (outline (path signal 120  -1330 -8950  1330 -8950))
      (outline (path signal 120  -1330 -1270  1330 -1270))
      (outline (path signal 120  -1330 1330  0 1330))
      (outline (path signal 120  -1330 -1270  -1330 -8950))
      (outline (path signal 50  1800 -9400  1800 1800))
      (outline (path signal 50  -1800 -9400  1800 -9400))
      (outline (path signal 50  -1800 1800  -1800 -9400))
      (outline (path signal 50  1800 1800  -1800 1800))
      (outline (path signal 100  -635 1270  1270 1270))
      (outline (path signal 100  1270 -8890  -1270 -8890))
      (outline (path signal 100  -1270 -8890  -1270 635))
      (outline (path signal 100  1270 1270  1270 -8890))
      (outline (path signal 100  -1270 635  -635 1270))
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
      (pin Oval[A]Pad_1700x1700_um 2 0 -2540)
      (pin Oval[A]Pad_1700x1700_um 3 0 -5080)
      (pin Oval[A]Pad_1700x1700_um 4 0 -7620)
    )
    (image Connector_PinHeader_2.54mm:PinHeader_1x02_P2.54mm_Vertical
      (outline (path signal 120  -1330 0  -1330 1330))
      (outline (path signal 120  -1330 -3870  1330 -3870))
      (outline (path signal 120  -1330 -1270  -1330 -3870))
      (outline (path signal 120  -1330 -1270  1330 -1270))
      (outline (path signal 120  -1330 1330  0 1330))
      (outline (path signal 120  1330 -1270  1330 -3870))
      (outline (path signal 50  1800 1800  -1800 1800))
      (outline (path signal 50  1800 -4350  1800 1800))
      (outline (path signal 50  -1800 1800  -1800 -4350))
      (outline (path signal 50  -1800 -4350  1800 -4350))
      (outline (path signal 100  1270 -3810  -1270 -3810))
      (outline (path signal 100  -1270 635  -635 1270))
      (outline (path signal 100  -1270 -3810  -1270 635))
      (outline (path signal 100  -635 1270  1270 1270))
      (outline (path signal 100  1270 1270  1270 -3810))
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
      (pin Oval[A]Pad_1700x1700_um 2 0 -2540)
    )
    (image Connector_PinHeader_2.54mm:PinHeader_2x09_P2.54mm_Vertical
      (outline (path signal 120  -1330 -21650  3870 -21650))
      (outline (path signal 120  1270 1330  3870 1330))
      (outline (path signal 120  -1330 -1270  -1330 -21650))
      (outline (path signal 120  -1330 0  -1330 1330))
      (outline (path signal 120  -1330 1330  0 1330))
      (outline (path signal 120  -1330 -1270  1270 -1270))
      (outline (path signal 120  3870 1330  3870 -21650))
      (outline (path signal 120  1270 -1270  1270 1330))
      (outline (path signal 50  -1800 -22100  4350 -22100))
      (outline (path signal 50  -1800 1800  -1800 -22100))
      (outline (path signal 50  4350 1800  -1800 1800))
      (outline (path signal 50  4350 -22100  4350 1800))
      (outline (path signal 100  -1270 -21590  -1270 0))
      (outline (path signal 100  3810 1270  3810 -21590))
      (outline (path signal 100  -1270 0  0 1270))
      (outline (path signal 100  0 1270  3810 1270))
      (outline (path signal 100  3810 -21590  -1270 -21590))
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
      (pin Oval[A]Pad_1700x1700_um 2 2540 0)
      (pin Oval[A]Pad_1700x1700_um 3 0 -2540)
      (pin Oval[A]Pad_1700x1700_um 4 2540 -2540)
      (pin Oval[A]Pad_1700x1700_um 5 0 -5080)
      (pin Oval[A]Pad_1700x1700_um 6 2540 -5080)
      (pin Oval[A]Pad_1700x1700_um 7 0 -7620)
      (pin Oval[A]Pad_1700x1700_um 8 2540 -7620)
      (pin Oval[A]Pad_1700x1700_um 9 0 -10160)
      (pin Oval[A]Pad_1700x1700_um 10 2540 -10160)
      (pin Oval[A]Pad_1700x1700_um 11 0 -12700)
      (pin Oval[A]Pad_1700x1700_um 12 2540 -12700)
      (pin Oval[A]Pad_1700x1700_um 13 0 -15240)
      (pin Oval[A]Pad_1700x1700_um 14 2540 -15240)
      (pin Oval[A]Pad_1700x1700_um 15 0 -17780)
      (pin Oval[A]Pad_1700x1700_um 16 2540 -17780)
      (pin Oval[A]Pad_1700x1700_um 17 0 -20320)
      (pin Oval[A]Pad_1700x1700_um 18 2540 -20320)
    )
    (image LED_THT:LED_D3.0mm
      (outline (path signal 120  -290 1236  -290 1080))
      (outline (path signal 120  -290 -1080  -290 -1236))
      (outline (path signal 0  1378.82 1556.2  1594.1 1525.96  1803.09 1466.09  2001.72 1377.75
            2186.14 1262.65  2352.78 1123.03  2352.47 1122.71  2353.56 1122.26
            2371.13 1079.84  2353.56 1037.41  2311.13 1019.84  2269.79 1036.96
            2269.49 1036.64  2099.33 1177.2  1909.7 1290.11  1705.04 1372.71
            1490.16 1423.07  1270.11 1440  1050.06 1423.11  835.174 1372.78
            630.502 1290.21  440.851 1177.33  270.677 1036.8  270.369 1037.12
            229.039 1020  186.613 1037.57  169.039 1080  186.613 1122.43
            187.709 1122.88  187.401 1123.2  354.055 1262.79  538.497 1377.86
            737.145 1466.17  946.14 1526.01  1161.42 1556.22))
      (outline (path signal 0  2984.76 -1036.18  3002.34 -1078.61  2989.68 -1109.15  2992.76 -1111.13
            2838.68 -1319.75  2659.5 -1507.24  2458.09 -1670.62  2237.65 -1807.25
            2001.73 -1914.96  1754.1 -1992.02  1498.72 -2037.2  1239.68 -2049.78
            981.122 -2029.54  727.19 -1976.83  481.946 -1892.48  249.314 -1777.84
            33.018 -1634.74  -163.48 -1465.48  -332.345 -1277.97  -332.426 -1277.94
            -332.469 -1277.84  -337.035 -1272.77  -335.178 -1271.3  -350 -1235.52
            -332.426 -1193.09  -290 -1175.52  -247.574 -1193.09  -244.822 -1199.73
            -242.965 -1198.26  -67.038 -1391.84  133.45 -1559.86  354.815 -1699.22
            592.991 -1807.36  843.603 -1882.31  1102.05 -1922.68  1363.58 -1927.73
            1623.39 -1897.37  1876.71 -1832.16  2118.88 -1733.29  2345.47 -1602.58
            2552.29 -1442.44  2735.56 -1255.8  2891.91 -1046.09  2894.99 -1048.07
            2899.91 -1036.18  2942.34 -1018.61))
      (outline (path signal 0  2353.56 -1037.41  2371.13 -1079.84  2353.56 -1122.26  2352.47 -1122.71
            2352.78 -1123.03  2186.14 -1262.65  2001.72 -1377.75  1803.09 -1466.09
            1594.1 -1525.96  1378.82 -1556.2  1161.42 -1556.22  946.14 -1526.01
            737.145 -1466.17  538.497 -1377.86  354.055 -1262.79  187.401 -1123.2
            187.709 -1122.88  186.613 -1122.43  169.039 -1080  186.613 -1037.57
            229.039 -1020  270.369 -1037.12  270.677 -1036.8  440.851 -1177.33
            630.502 -1290.21  835.174 -1372.78  1050.06 -1423.11  1270.11 -1440
            1490.16 -1423.07  1705.04 -1372.71  1909.7 -1290.11  2099.33 -1177.2
            2269.49 -1036.64  2269.79 -1036.96  2311.13 -1019.84))
      (outline (path signal 0  1498.72 2037.2  1754.1 1992.02  2001.73 1914.96  2237.65 1807.25
            2458.09 1670.62  2659.5 1507.24  2838.68 1319.75  2992.76 1111.13
            2989.68 1109.15  3002.34 1078.61  2984.76 1036.18  2942.34 1018.61
            2899.91 1036.18  2894.99 1048.07  2891.91 1046.09  2735.56 1255.8
            2552.29 1442.44  2345.47 1602.58  2118.88 1733.29  1876.71 1832.16
            1623.39 1897.37  1363.58 1927.73  1102.05 1922.68  843.603 1882.31
            592.991 1807.36  354.815 1699.22  133.45 1559.86  -67.038 1391.84
            -242.965 1198.26  -244.822 1199.73  -247.574 1193.09  -290 1175.52
            -332.426 1193.09  -350 1235.52  -335.178 1271.3  -337.035 1272.77
            -332.469 1277.84  -332.426 1277.94  -332.345 1277.97  -163.48 1465.48
            33.018 1634.74  249.314 1777.84  481.946 1892.48  727.19 1976.83
            981.122 2029.54  1239.68 2049.78))
      (outline (path signal 50  3700 -2250  3700 2250))
      (outline (path signal 50  -1150 -2250  3700 -2250))
      (outline (path signal 50  3700 2250  -1150 2250))
      (outline (path signal 50  -1150 2250  -1150 -2250))
      (outline (path signal 100  -230 1166.19  -230 -1166.19))
      (outline (path signal 0  1643.46 1913.9  1902.88 1844.44  2150.3 1739.99  2381.02 1602.54
            2590.67 1434.69  2775.26 1239.63  2931.31 1021.05  3055.84 783.113
            3146.5 530.318  3201.57 267.464  3220 -0.464  3201.44 -268.383
            3146.25 -531.211  3055.47 -783.963  2930.82 -1021.85  2774.67 -1240.35
            2589.98 -1435.32  2380.26 -1603.07  2149.47 -1740.41  1902.01 -1844.74
            1642.55 -1914.08  1376.03 -1947.12  1107.5 -1943.22  842.046 -1902.46
            584.713 -1825.62  340.379 -1714.15  113.677 -1570.16  -91.091 -1396.4
            -265.825 -1200.87  -265.91 -1200.83  -265.956 -1200.72  -270.043 -1196.15
            -268.384 -1194.86  -280.555 -1165.48  -265.91 -1130.12  -230.555 -1115.48
            -195.2 -1130.12  -192.726 -1136.09  -191.067 -1134.81  -16.065 -1329.86
            184.743 -1498.24  407.326 -1636.55  647.219 -1742.02  899.608 -1812.54
            1159.43 -1846.69  1421.47 -1843.79  1680.47 -1803.89  1931.23 -1727.79
            2168.73 -1617.03  2388.19 -1473.82  2585.22 -1301.04  2755.86 -1102.15
            2896.68 -881.144  3004.86 -642.46  3078.23 -390.885  3115.32 -131.467
            3115.39 130.589  3078.42 390.025  3005.17 641.634  2897.1 880.37
            2756.38 1101.44  2585.84 1300.41  2388.9 1473.29  2169.5 1616.6
            1932.06 1727.48  1681.33 1803.69  1422.35 1843.72  1160.31 1846.74
            900.471 1812.72  648.048 1742.32  408.105 1636.96  185.456 1498.75
            -15.432 1330.48  -190.526 1135.5  -192.18 1136.79  -194.645 1130.84
            -230 1116.19  -265.355 1130.84  -280 1166.19  -267.82 1195.59
            -269.474 1196.88  -265.402 1201.43  -265.355 1201.55  -265.268 1201.58
            -90.427 1397.05  114.425 1570.71  341.195 1714.59  585.582 1825.94
            842.952 1902.66  1108.42 1943.29  1376.95 1947.07))
      (outline (path signal 100  2770 0  2750.57 -240.617  2692.8 -475.002  2598.18 -697.085
            2469.16 -901.113  2309.09 -1081.8  2122.1 -1234.48  1913.04 -1355.18
            1687.33 -1440.78  1450.81 -1489.06  1209.6 -1498.78  969.961 -1469.69
            738.093 -1402.52  520 -1299.04  321.332 -1161.91  147.234 -994.684
            2.215 -801.699  -109.969 -587.95  -186.413 -358.973  -225.136 -120.7
            -225.136 120.7  -186.413 358.973  -109.969 587.95  2.215 801.699
            147.234 994.684  321.332 1161.91  520 1299.04  738.093 1402.52
            969.961 1469.69  1209.6 1498.78  1450.81 1489.06  1687.33 1440.78
            1913.04 1355.18  2122.1 1234.48  2309.09 1081.8  2469.16 901.113
            2598.18 697.085  2692.8 475.002  2750.57 240.617  2770 0))
      (pin Rect[A]Pad_1800x1800_um 1 0 0)
      (pin Round[A]Pad_1800_um 2 2540 0)
    )
    (image Capacitor_THT:CP_Radial_D5.0mm_P2.50mm
      (outline (path signal 120  2331 -1040  2331 -2348))
      (outline (path signal 120  3211 1699  3211 1040))
      (outline (path signal 120  3491 1319  3491 1040))
      (outline (path signal 120  3451 1383  3451 1040))
      (outline (path signal 120  1730 -1040  1730 -2536))
      (outline (path signal 120  2531 2247  2531 1040))
      (outline (path signal 120  1250 2580  1250 -2580))
      (outline (path signal 120  2411 -1040  2411 -2310))
      (outline (path signal 120  3091 -1040  3091 -1826))
      (outline (path signal 120  2691 -1040  2691 -2149))
      (outline (path signal 120  1971 -1040  1971 -2480))
      (outline (path signal 120  2731 -1040  2731 -2122))
      (outline (path signal 120  3411 1443  3411 1040))
      (outline (path signal 120  1330 2579  1330 -2579))
      (outline (path signal 120  2851 2035  2851 1040))
      (outline (path signal 120  3811 518  3811 -518))
      (outline (path signal 120  2051 2455  2051 1040))
      (outline (path signal 120  2571 2224  2571 1040))
      (outline (path signal 120  2371 -1040  2371 -2329))
      (outline (path signal 120  3171 -1040  3171 -1743))
      (outline (path signal 120  2891 -1040  2891 -2004))
      (outline (path signal 120  3491 -1040  3491 -1319))
      (outline (path signal 120  3531 -1040  3531 -1251))
      (outline (path signal 120  3051 -1040  3051 -1864))
      (outline (path signal 120  1810 -1040  1810 -2520))
      (outline (path signal 120  1730 2536  1730 1040))
      (outline (path signal 120  1971 2480  1971 1040))
      (outline (path signal 120  2171 2414  2171 1040))
      (outline (path signal 120  1930 -1040  1930 -2491))
      (outline (path signal 120  3771 677  3771 -677))
      (outline (path signal 120  2651 2175  2651 1040))
      (outline (path signal 120  2011 -1040  2011 -2468))
      (outline (path signal 120  3131 1785  3131 1040))
      (outline (path signal 120  3411 -1040  3411 -1443))
      (outline (path signal 120  2971 1937  2971 1040))
      (outline (path signal 120  2691 2149  2691 1040))
      (outline (path signal 120  2371 2329  2371 1040))
      (outline (path signal 120  1610 -1040  1610 -2556))
      (outline (path signal 120  3451 -1040  3451 -1383))
      (outline (path signal 120  1850 2511  1850 1040))
      (outline (path signal 120  3611 1098  3611 -1098))
      (outline (path signal 120  3171 1743  3171 1040))
      (outline (path signal 120  1490 -1040  1490 -2569))
      (outline (path signal 120  1770 -1040  1770 -2528))
      (outline (path signal 120  1690 2543  1690 1040))
      (outline (path signal 120  1410 2576  1410 -2576))
      (outline (path signal 120  2771 2095  2771 1040))
      (outline (path signal 120  2491 -1040  2491 -2268))
      (outline (path signal 120  2251 2382  2251 1040))
      (outline (path signal 120  1890 -1040  1890 -2501))
      (outline (path signal 120  1770 2528  1770 1040))
      (outline (path signal 120  1290 2580  1290 -2580))
      (outline (path signal 120  2291 2365  2291 1040))
      (outline (path signal 120  3251 -1040  3251 -1653))
      (outline (path signal 120  1890 2501  1890 1040))
      (outline (path signal 120  1570 2561  1570 1040))
      (outline (path signal 120  2611 2200  2611 1040))
      (outline (path signal 120  2851 -1040  2851 -2035))
      (outline (path signal 120  3091 1826  3091 1040))
      (outline (path signal 120  1650 -1040  1650 -2550))
      (outline (path signal 120  2091 2442  2091 1040))
      (outline (path signal 120  1810 2520  1810 1040))
      (outline (path signal 120  1650 2550  1650 1040))
      (outline (path signal 120  2651 -1040  2651 -2175))
      (outline (path signal 120  2211 -1040  2211 -2398))
      (outline (path signal 120  1370 2578  1370 -2578))
      (outline (path signal 120  1450 2573  1450 -2573))
      (outline (path signal 120  1490 2569  1490 1040))
      (outline (path signal 120  1850 -1040  1850 -2511))
      (outline (path signal 120  3131 -1040  3131 -1785))
      (outline (path signal 120  2451 2290  2451 1040))
      (outline (path signal 120  2811 2065  2811 1040))
      (outline (path signal 120  2291 -1040  2291 -2365))
      (outline (path signal 120  3251 1653  3251 1040))
      (outline (path signal 120  1610 2556  1610 1040))
      (outline (path signal 120  2971 -1040  2971 -1937))
      (outline (path signal 120  2091 -1040  2091 -2442))
      (outline (path signal 120  2811 -1040  2811 -2065))
      (outline (path signal 120  2531 -1040  2531 -2247))
      (outline (path signal 120  3011 -1040  3011 -1901))
      (outline (path signal 120  2051 -1040  2051 -2455))
      (outline (path signal 120  2571 -1040  2571 -2224))
      (outline (path signal 120  2211 2398  2211 1040))
      (outline (path signal 120  -1554.78 1475  -1054.78 1475))
      (outline (path signal 120  3291 -1040  3291 -1605))
      (outline (path signal 120  3731 805  3731 -805))
      (outline (path signal 120  3531 1251  3531 1040))
      (outline (path signal 120  2131 -1040  2131 -2428))
      (outline (path signal 120  1530 -1040  1530 -2565))
      (outline (path signal 120  3851 284  3851 -284))
      (outline (path signal 120  2131 2428  2131 1040))
      (outline (path signal 120  3651 1011  3651 -1011))
      (outline (path signal 120  2251 -1040  2251 -2382))
      (outline (path signal 120  2891 2004  2891 1040))
      (outline (path signal 120  3371 1500  3371 1040))
      (outline (path signal 120  3571 1178  3571 -1178))
      (outline (path signal 120  2731 2122  2731 1040))
      (outline (path signal 120  2611 -1040  2611 -2200))
      (outline (path signal 120  2171 -1040  2171 -2414))
      (outline (path signal 120  -1304.78 1725  -1304.78 1225))
      (outline (path signal 120  2331 2348  2331 1040))
      (outline (path signal 120  2931 1971  2931 1040))
      (outline (path signal 120  1930 2491  1930 1040))
      (outline (path signal 120  2771 -1040  2771 -2095))
      (outline (path signal 120  1570 -1040  1570 -2561))
      (outline (path signal 120  2451 -1040  2451 -2290))
      (outline (path signal 120  2491 2268  2491 1040))
      (outline (path signal 120  3331 1554  3331 1040))
      (outline (path signal 120  2411 2310  2411 1040))
      (outline (path signal 120  3331 -1040  3331 -1554))
      (outline (path signal 120  3691 915  3691 -915))
      (outline (path signal 120  2931 -1040  2931 -1971))
      (outline (path signal 120  1530 2565  1530 1040))
      (outline (path signal 120  3371 -1040  3371 -1500))
      (outline (path signal 120  3011 1901  3011 1040))
      (outline (path signal 120  1690 -1040  1690 -2543))
      (outline (path signal 120  3291 1605  3291 1040))
      (outline (path signal 120  2011 2468  2011 1040))
      (outline (path signal 120  3211 -1040  3211 -1699))
      (outline (path signal 120  3051 1864  3051 1040))
      (outline (path signal 120  3870 0  3850.9 -315.806  3793.87 -627.007  3699.74 -929.065
            3569.89 -1217.58  3406.22 -1488.33  3211.1 -1737.38  2987.38 -1961.1
            2738.33 -2156.22  2467.57 -2319.89  2179.07 -2449.74  1877.01 -2543.87
            1565.81 -2600.9  1250 -2620  934.194 -2600.9  622.993 -2543.87
            320.935 -2449.74  32.425 -2319.89  -238.33 -2156.22  -487.381 -1961.1
            -711.098 -1737.38  -906.218 -1488.33  -1069.89 -1217.58  -1199.74 -929.065
            -1293.87 -627.007  -1350.9 -315.806  -1370 0  -1350.9 315.806
            -1293.87 627.007  -1199.74 929.065  -1069.89 1217.58  -906.218 1488.33
            -711.098 1737.38  -487.381 1961.1  -238.33 2156.22  32.425 2319.89
            320.935 2449.74  622.993 2543.87  934.194 2600.9  1250 2620
            1565.81 2600.9  1877.01 2543.87  2179.07 2449.74  2467.57 2319.89
            2738.33 2156.22  2987.38 1961.1  3211.1 1737.38  3406.22 1488.33
            3569.89 1217.58  3699.74 929.065  3793.87 627.007  3850.9 315.806
            3870 0))
      (outline (path signal 50  4000 0  3980.7 -325.251  3923.06 -645.937  3827.9 -957.554
            3696.56 -1255.73  3530.87 -1536.28  3333.16 -1795.26  3106.2 -2029.04
            2853.19 -2234.34  2577.68 -2408.27  2283.53 -2548.4  1974.87 -2652.75
            1656.03 -2719.86  1331.49 -2748.79  1005.81 -2739.14  683.559 -2691.03
            369.258 -2605.15  67.321 -2482.69  -218.014 -2325.39  -482.742 -2135.44
            -723.145 -1915.52  -935.85 -1668.7  -1117.87 -1398.46  -1266.65 -1108.59
            -1380.1 -803.156  -1456.63 -486.448  -1495.17 -162.912  -1495.17 162.912
            -1456.63 486.448  -1380.1 803.156  -1266.65 1108.59  -1117.87 1398.46
            -935.85 1668.7  -723.145 1915.52  -482.742 2135.44  -218.014 2325.39
            67.321 2482.69  369.258 2605.15  683.559 2691.03  1005.81 2739.14
            1331.49 2748.79  1656.03 2719.86  1974.87 2652.75  2283.53 2548.4
            2577.68 2408.27  2853.19 2234.34  3106.2 2029.04  3333.16 1795.26
            3530.87 1536.28  3696.56 1255.73  3827.9 957.554  3923.06 645.937
            3980.7 325.251  4000 0))
      (outline (path signal 100  -633.605 1337.5  -633.605 837.5))
      (outline (path signal 100  -883.605 1087.5  -383.605 1087.5))
      (outline (path signal 100  3750 0  3731.05 -307.221  3674.49 -609.784  3581.18 -903.104
            3452.53 -1182.73  3290.49 -1444.43  3097.52 -1684.24  2876.55 -1898.51
            2630.91 -2084.01  2364.35 -2237.91  2080.89 -2357.89  1784.83 -2442.12
            1480.67 -2489.34  1173.01 -2498.81  866.521 -2470.41  565.843 -2404.56
            275.535 -2302.26  0 -2165.06  -256.587 -1995.04  -490.335 -1794.78
            -697.701 -1567.31  -875.543 -1316.08  -1021.16 -1044.9  -1132.36 -757.882
            -1207.43 -459.374  -1245.26 -153.902  -1245.26 153.902  -1207.43 459.374
            -1132.36 757.882  -1021.16 1044.9  -875.543 1316.08  -697.701 1567.31
            -490.335 1794.78  -256.587 1995.04  0 2165.06  275.535 2302.26
            565.843 2404.56  866.521 2470.41  1173.01 2498.81  1480.67 2489.34
            1784.83 2442.12  2080.89 2357.89  2364.35 2237.91  2630.91 2084.01
            2876.55 1898.51  3097.52 1684.24  3290.49 1444.43  3452.53 1182.73
            3581.18 903.104  3674.49 609.784  3731.05 307.221  3750 0))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Round[A]Pad_1600_um 2 2500 0)
    )
    (image Capacitor_THT:C_Disc_D5.0mm_W2.5mm_P5.00mm
      (outline (path signal 120  5120 -1055  5120 -1370))
      (outline (path signal 120  -120 1370  5120 1370))
      (outline (path signal 120  -120 -1370  5120 -1370))
      (outline (path signal 120  5120 1370  5120 1055))
      (outline (path signal 120  -120 -1055  -120 -1370))
      (outline (path signal 120  -120 1370  -120 1055))
      (outline (path signal 50  6050 -1500  6050 1500))
      (outline (path signal 50  -1050 1500  -1050 -1500))
      (outline (path signal 50  -1050 -1500  6050 -1500))
      (outline (path signal 50  6050 1500  -1050 1500))
      (outline (path signal 100  0 -1250  5000 -1250))
      (outline (path signal 100  5000 1250  0 1250))
      (outline (path signal 100  0 1250  0 -1250))
      (outline (path signal 100  5000 -1250  5000 1250))
      (pin Round[A]Pad_1600_um 1 0 0)
      (pin Round[A]Pad_1600_um 2 5000 0)
    )
    (image MountingHole:MountingHole_3.2mm_M3_Pad
      (outline (path signal 150  3200 0  3180.58 -352.026  3122.55 -699.779  3026.61 -1039.04
            2893.94 -1365.68  2726.14 -1675.75  2525.25 -1965.48  2293.7 -2231.35
            2034.32 -2470.13  1750.23 -2678.93  1444.91 -2855.21  1122.04 -2996.84
            785.554 -3102.08  439.531 -3169.67  88.174 -3198.78  -264.254 -3189.07
            -613.474 -3140.64  -955.247 -3054.1  -1285.42 -2930.47  -1600 -2771.28
            -1895.15 -2578.45  -2167.3 -2354.32  -2413.14 -2101.61  -2629.69 -1823.39
            -2814.32 -1523.03  -2964.78 -1204.19  -3079.26 -870.731  -3156.36 -526.703
            -3195.14 -176.281  -3195.14 176.281  -3156.36 526.703  -3079.26 870.731
            -2964.78 1204.19  -2814.32 1523.03  -2629.69 1823.39  -2413.14 2101.61
            -2167.3 2354.32  -1895.15 2578.45  -1600 2771.28  -1285.42 2930.47
            -955.247 3054.1  -613.474 3140.64  -264.254 3189.07  88.174 3198.78
            439.531 3169.67  785.554 3102.08  1122.04 2996.84  1444.91 2855.21
            1750.23 2678.93  2034.32 2470.13  2293.7 2231.35  2525.25 1965.48
            2726.14 1675.75  2893.94 1365.68  3026.61 1039.04  3122.55 699.779
            3180.58 352.026  3200 0))
      (outline (path signal 50  3450 0  3430.45 -366.713  3372.04 -729.27  3275.42 -1083.57
            3141.69 -1425.58  2972.36 -1751.45  2769.36 -2057.47  2534.97 -2340.18
            2271.86 -2596.37  1983.02 -2823.14  1671.7 -3017.93  1341.44 -3178.53
            995.987 -3303.11  639.246 -3390.26  275.262 -3439  -91.841 -3448.78
            -457.903 -3419.48  -818.777 -3351.43  -1170.37 -3245.42  -1508.71 -3102.63
            -1829.95 -2924.68  -2130.46 -2713.6  -2406.83 -2471.78  -2655.93 -2201.94
            -2874.93 -1907.16  -3061.36 -1590.77  -3213.11 -1256.35  -3328.45 -907.704
            -3406.08 -548.769  -3445.11 -183.617  -3445.11 183.617  -3406.08 548.769
            -3328.45 907.704  -3213.11 1256.35  -3061.36 1590.77  -2874.93 1907.16
            -2655.93 2201.94  -2406.83 2471.78  -2130.46 2713.6  -1829.95 2924.68
            -1508.71 3102.63  -1170.37 3245.42  -818.777 3351.43  -457.903 3419.48
            -91.841 3448.78  275.262 3439  639.246 3390.26  995.987 3303.11
            1341.44 3178.53  1671.7 3017.93  1983.02 2823.14  2271.86 2596.37
            2534.97 2340.18  2769.36 2057.47  2972.36 1751.45  3141.69 1425.58
            3275.42 1083.57  3372.04 729.27  3430.45 366.713  3450 0))
      (pin Round[A]Pad_6400_um 1 0 0)
    )
    (image "Connector_IDC:IDC-Header_2x25_P2.54mm_Horizontal"
      (outline (path signal 120  13390 -66170  4270 -66170))
      (outline (path signal 120  -1350 0  -2350 500))
      (outline (path signal 120  -2350 -500  -1350 0))
      (outline (path signal 120  -2350 500  -2350 -500))
      (outline (path signal 120  13390 5210  13390 -66170))
      (outline (path signal 120  4270 5210  13390 5210))
      (outline (path signal 120  4270 -28430  13390 -28430))
      (outline (path signal 120  4270 -66170  4270 5210))
      (outline (path signal 120  4270 -32530  13390 -32530))
      (outline (path signal 50  -1350 5600  -1350 -66560))
      (outline (path signal 50  13780 -66560  13780 5600))
      (outline (path signal 50  13780 5600  -1350 5600))
      (outline (path signal 50  -1350 -66560  13780 -66560))
      (outline (path signal 100  -320 -7300  -320 -7940))
      (outline (path signal 100  -320 -7940  4380 -7940))
      (outline (path signal 100  -320 -22540  -320 -23180))
      (outline (path signal 100  4380 -45400  -320 -45400))
      (outline (path signal 100  4380 -55560  -320 -55560))
      (outline (path signal 100  -320 -20640  4380 -20640))
      (outline (path signal 100  -320 -61280  4380 -61280))
      (outline (path signal 100  4380 -30160  -320 -30160))
      (outline (path signal 100  4380 320  -320 320))
      (outline (path signal 100  4380 -27620  -320 -27620))
      (outline (path signal 100  -320 -58740  4380 -58740))
      (outline (path signal 100  4380 -35240  -320 -35240))
      (outline (path signal 100  -320 -30800  4380 -30800))
      (outline (path signal 100  -320 -15560  4380 -15560))
      (outline (path signal 100  4380 -60640  -320 -60640))
      (outline (path signal 100  -320 -35880  4380 -35880))
      (outline (path signal 100  -320 -46040  4380 -46040))
      (outline (path signal 100  -320 -27620  -320 -28260))
      (outline (path signal 100  -320 -12380  -320 -13020))
      (outline (path signal 100  4380 -28430  13280 -28430))
      (outline (path signal 100  -320 -43500  4380 -43500))
      (outline (path signal 100  -320 -48580  4380 -48580))
      (outline (path signal 100  -320 -2220  -320 -2860))
      (outline (path signal 100  -320 -40320  -320 -40960))
      (outline (path signal 100  13280 -66060  4380 -66060))
      (outline (path signal 100  -320 320  -320 -320))
      (outline (path signal 100  -320 -9840  -320 -10480))
      (outline (path signal 100  4380 4100  5380 5100))
      (outline (path signal 100  -320 -51120  4380 -51120))
      (outline (path signal 100  4380 -37780  -320 -37780))
      (outline (path signal 100  4380 -2220  -320 -2220))
      (outline (path signal 100  -320 -5400  4380 -5400))
      (outline (path signal 100  -320 -13020  4380 -13020))
      (outline (path signal 100  -320 -55560  -320 -56200))
      (outline (path signal 100  4380 -53020  -320 -53020))
      (outline (path signal 100  4380 -12380  -320 -12380))
      (outline (path signal 100  4380 -40320  -320 -40320))
      (outline (path signal 100  4380 -66060  4380 4100))
      (outline (path signal 100  4380 -32530  13280 -32530))
      (outline (path signal 100  4380 -14920  -320 -14920))
      (outline (path signal 100  -320 -28260  4380 -28260))
      (outline (path signal 100  -320 -50480  -320 -51120))
      (outline (path signal 100  4380 -58100  -320 -58100))
      (outline (path signal 100  -320 -56200  4380 -56200))
      (outline (path signal 100  4380 -50480  -320 -50480))
      (outline (path signal 100  -320 -14920  -320 -15560))
      (outline (path signal 100  4380 -17460  -320 -17460))
      (outline (path signal 100  4380 -25080  -320 -25080))
      (outline (path signal 100  -320 -320  4380 -320))
      (outline (path signal 100  -320 -25720  4380 -25720))
      (outline (path signal 100  4380 -4760  -320 -4760))
      (outline (path signal 100  4380 -9840  -320 -9840))
      (outline (path signal 100  -320 -10480  4380 -10480))
      (outline (path signal 100  4380 -7300  -320 -7300))
      (outline (path signal 100  -320 -37780  -320 -38420))
      (outline (path signal 100  4380 -22540  -320 -22540))
      (outline (path signal 100  -320 -18100  4380 -18100))
      (outline (path signal 100  4380 -42860  -320 -42860))
      (outline (path signal 100  -320 -45400  -320 -46040))
      (outline (path signal 100  -320 -23180  4380 -23180))
      (outline (path signal 100  -320 -2860  4380 -2860))
      (outline (path signal 100  -320 -4760  -320 -5400))
      (outline (path signal 100  -320 -32700  -320 -33340))
      (outline (path signal 100  -320 -53660  4380 -53660))
      (outline (path signal 100  -320 -58100  -320 -58740))
      (outline (path signal 100  -320 -33340  4380 -33340))
      (outline (path signal 100  -320 -17460  -320 -18100))
      (outline (path signal 100  -320 -25080  -320 -25720))
      (outline (path signal 100  -320 -60640  -320 -61280))
      (outline (path signal 100  -320 -42860  -320 -43500))
      (outline (path signal 100  -320 -47940  -320 -48580))
      (outline (path signal 100  -320 -30160  -320 -30800))
      (outline (path signal 100  -320 -40960  4380 -40960))
      (outline (path signal 100  -320 -35240  -320 -35880))
      (outline (path signal 100  -320 -38420  4380 -38420))
      (outline (path signal 100  13280 5100  13280 -66060))
      (outline (path signal 100  -320 -20000  -320 -20640))
      (outline (path signal 100  4380 -20000  -320 -20000))
      (outline (path signal 100  4380 -47940  -320 -47940))
      (outline (path signal 100  4380 -32700  -320 -32700))
      (outline (path signal 100  5380 5100  13280 5100))
      (outline (path signal 100  -320 -53020  -320 -53660))
      (pin RoundRect[A]Pad_1700x1700_250.951_um_0.000000_0 1 0 0)
      (pin Round[A]Pad_1700_um 2 2540 0)
      (pin Round[A]Pad_1700_um 3 0 -2540)
      (pin Round[A]Pad_1700_um 4 2540 -2540)
      (pin Round[A]Pad_1700_um 5 0 -5080)
      (pin Round[A]Pad_1700_um 6 2540 -5080)
      (pin Round[A]Pad_1700_um 7 0 -7620)
      (pin Round[A]Pad_1700_um 8 2540 -7620)
      (pin Round[A]Pad_1700_um 9 0 -10160)
      (pin Round[A]Pad_1700_um 10 2540 -10160)
      (pin Round[A]Pad_1700_um 11 0 -12700)
      (pin Round[A]Pad_1700_um 12 2540 -12700)
      (pin Round[A]Pad_1700_um 13 0 -15240)
      (pin Round[A]Pad_1700_um 14 2540 -15240)
      (pin Round[A]Pad_1700_um 15 0 -17780)
      (pin Round[A]Pad_1700_um 16 2540 -17780)
      (pin Round[A]Pad_1700_um 17 0 -20320)
      (pin Round[A]Pad_1700_um 18 2540 -20320)
      (pin Round[A]Pad_1700_um 19 0 -22860)
      (pin Round[A]Pad_1700_um 20 2540 -22860)
      (pin Round[A]Pad_1700_um 21 0 -25400)
      (pin Round[A]Pad_1700_um 22 2540 -25400)
      (pin Round[A]Pad_1700_um 23 0 -27940)
      (pin Round[A]Pad_1700_um 24 2540 -27940)
      (pin Round[A]Pad_1700_um 25 0 -30480)
      (pin Round[A]Pad_1700_um 26 2540 -30480)
      (pin Round[A]Pad_1700_um 27 0 -33020)
      (pin Round[A]Pad_1700_um 28 2540 -33020)
      (pin Round[A]Pad_1700_um 29 0 -35560)
      (pin Round[A]Pad_1700_um 30 2540 -35560)
      (pin Round[A]Pad_1700_um 31 0 -38100)
      (pin Round[A]Pad_1700_um 32 2540 -38100)
      (pin Round[A]Pad_1700_um 33 0 -40640)
      (pin Round[A]Pad_1700_um 34 2540 -40640)
      (pin Round[A]Pad_1700_um 35 0 -43180)
      (pin Round[A]Pad_1700_um 36 2540 -43180)
      (pin Round[A]Pad_1700_um 37 0 -45720)
      (pin Round[A]Pad_1700_um 38 2540 -45720)
      (pin Round[A]Pad_1700_um 39 0 -48260)
      (pin Round[A]Pad_1700_um 40 2540 -48260)
      (pin Round[A]Pad_1700_um 41 0 -50800)
      (pin Round[A]Pad_1700_um 42 2540 -50800)
      (pin Round[A]Pad_1700_um 43 0 -53340)
      (pin Round[A]Pad_1700_um 44 2540 -53340)
      (pin Round[A]Pad_1700_um 45 0 -55880)
      (pin Round[A]Pad_1700_um 46 2540 -55880)
      (pin Round[A]Pad_1700_um 47 0 -58420)
      (pin Round[A]Pad_1700_um 48 2540 -58420)
      (pin Round[A]Pad_1700_um 49 0 -60960)
      (pin Round[A]Pad_1700_um 50 2540 -60960)
    )
    (image LED_THT:LED_D3.0mm_Horizontal_O3.81mm_Z2.0mm
      (outline (path signal 120  3230 -4870  2830 -4870))
      (outline (path signal 120  3230 -3750  3230 -4870))
      (outline (path signal 120  -290 -3750  -290 -7610))
      (outline (path signal 120  2540 -1080  2540 -1080))
      (outline (path signal 120  2540 -3750  2540 -1080))
      (outline (path signal 120  2540 -3750  2540 -3750))
      (outline (path signal 120  0 -3750  0 -1080))
      (outline (path signal 120  2540 -1080  2540 -3750))
      (outline (path signal 120  2830 -3750  3230 -3750))
      (outline (path signal 120  0 -1080  0 -3750))
      (outline (path signal 120  -290 -3750  2830 -3750))
      (outline (path signal 120  0 -1080  0 -1080))
      (outline (path signal 120  2830 -3750  2830 -7610))
      (outline (path signal 120  2830 -4870  2830 -3750))
      (outline (path signal 120  0 -3750  0 -3750))
      (outline (path signal 0  2696.59 -7146.48  2606.51 -6929.01  2483.53 -6728.32  2330.66 -6549.34
            2151.68 -6396.48  1950.99 -6273.49  1733.53 -6183.41  1504.65 -6128.47
            1270 -6110  1035.35 -6128.47  806.475 -6183.41  589.014 -6273.49
            388.322 -6396.48  209.34 -6549.34  56.475 -6728.32  -66.51 -6929.01
            -156.585 -7146.48  -211.533 -7375.35  -230 -7610  -247.574 -7652.43
            -290 -7670  -332.426 -7652.43  -350 -7610  -331.906 -7368.55
            -278.028 -7132.5  -189.57 -6907.11  -68.507 -6697.42  82.456 -6508.12
            259.947 -6343.43  460 -6207.04  678.148 -6101.98  909.516 -6030.62
            1148.94 -5994.53  1391.06 -5994.53  1630.48 -6030.62  1861.85 -6101.98
            2080 -6207.04  2280.05 -6343.43  2457.54 -6508.12  2608.51 -6697.42
            2729.57 -6907.11  2818.03 -7132.5  2871.91 -7368.55  2890 -7610
            2872.43 -7652.43  2830 -7670  2787.57 -7652.43  2770 -7610  2751.53 -7375.35))
      (outline (path signal 50  3750 1250  -1250 1250))
      (outline (path signal 50  3750 -9450  3750 1250))
      (outline (path signal 50  -1250 -9450  3750 -9450))
      (outline (path signal 50  -1250 1250  -1250 -9450))
      (outline (path signal 100  2540 -3810  2540 -3810))
      (outline (path signal 100  0 0  0 -3810))
      (outline (path signal 100  2540 -3810  2540 0))
      (outline (path signal 100  3170 -3810  3170 -4810))
      (outline (path signal 100  0 -3810  0 0))
      (outline (path signal 100  -230 -3810  -230 -7610))
      (outline (path signal 100  2770 -3810  3170 -3810))
      (outline (path signal 100  3170 -4810  2770 -4810))
      (outline (path signal 100  0 -3810  0 -3810))
      (outline (path signal 100  -230 -3810  2770 -3810))
      (outline (path signal 100  2770 -3810  2770 -7610))
      (outline (path signal 100  2540 0  2540 0))
      (outline (path signal 100  2540 0  2540 -3810))
      (outline (path signal 100  0 0  0 0))
      (outline (path signal 100  2770 -4810  2770 -3810))
      (outline (path signal 0  2649.03 -7161.93  2561.96 -6951.71  2443.07 -6757.71  2295.3 -6584.69
            2122.29 -6436.93  1928.29 -6318.04  1718.08 -6230.97  1496.83 -6177.85
            1270 -6160  1043.17 -6177.85  821.925 -6230.97  611.714 -6318.04
            417.711 -6436.93  244.695 -6584.69  96.925 -6757.71  -21.959 -6951.71
            -109.032 -7161.93  -162.148 -7383.17  -180 -7610  -194.645 -7645.35
            -230 -7660  -265.355 -7645.35  -280 -7610  -262.688 -7378.98
            -211.138 -7153.13  -126.502 -6937.48  -10.67 -6736.85  133.77 -6555.73
            303.591 -6398.16  495 -6267.66  703.721 -6167.15  925.093 -6098.86
            1154.17 -6064.33  1385.83 -6064.33  1614.91 -6098.86  1836.28 -6167.15
            2045 -6267.66  2236.41 -6398.16  2406.23 -6555.73  2550.67 -6736.85
            2666.5 -6937.48  2751.14 -7153.13  2802.69 -7378.98  2820 -7610
            2805.36 -7645.35  2770 -7660  2734.64 -7645.35  2720 -7610  2702.15 -7383.17))
      (pin Rect[A]Pad_1800x1800_um 1 0 0)
      (pin Round[A]Pad_1800_um 2 2540 0)
    )
    (image "Connector_IDC:IDC-Header_2x20_P2.54mm_Horizontal"
      (outline (path signal 120  -1350 0  -2350 500))
      (outline (path signal 120  13390 -53470  4270 -53470))
      (outline (path signal 120  -2350 500  -2350 -500))
      (outline (path signal 120  13390 5210  13390 -53470))
      (outline (path signal 120  4270 -22080  13390 -22080))
      (outline (path signal 120  4270 -53470  4270 5210))
      (outline (path signal 120  4270 5210  13390 5210))
      (outline (path signal 120  4270 -26180  13390 -26180))
      (outline (path signal 120  -2350 -500  -1350 0))
      (outline (path signal 50  13780 5600  -1350 5600))
      (outline (path signal 50  -1350 5600  -1350 -53860))
      (outline (path signal 50  -1350 -53860  13780 -53860))
      (outline (path signal 50  13780 -53860  13780 5600))
      (outline (path signal 100  4380 320  -320 320))
      (outline (path signal 100  -320 -42860  -320 -43500))
      (outline (path signal 100  4380 -4760  -320 -4760))
      (outline (path signal 100  -320 -25080  -320 -25720))
      (outline (path signal 100  -320 -43500  4380 -43500))
      (outline (path signal 100  -320 -10480  4380 -10480))
      (outline (path signal 100  4380 -2220  -320 -2220))
      (outline (path signal 100  -320 -2860  4380 -2860))
      (outline (path signal 100  4380 -7300  -320 -7300))
      (outline (path signal 100  -320 -15560  4380 -15560))
      (outline (path signal 100  4380 -53360  4380 4100))
      (outline (path signal 100  4380 -35240  -320 -35240))
      (outline (path signal 100  4380 -25080  -320 -25080))
      (outline (path signal 100  -320 -33340  4380 -33340))
      (outline (path signal 100  -320 -27620  -320 -28260))
      (outline (path signal 100  -320 -32700  -320 -33340))
      (outline (path signal 100  -320 -14920  -320 -15560))
      (outline (path signal 100  -320 -40960  4380 -40960))
      (outline (path signal 100  4380 -37780  -320 -37780))
      (outline (path signal 100  -320 -7300  -320 -7940))
      (outline (path signal 100  -320 -48580  4380 -48580))
      (outline (path signal 100  -320 -4760  -320 -5400))
      (outline (path signal 100  13280 5100  13280 -53360))
      (outline (path signal 100  4380 -26180  13280 -26180))
      (outline (path signal 100  -320 -12380  -320 -13020))
      (outline (path signal 100  4380 -47940  -320 -47940))
      (outline (path signal 100  -320 -320  4380 -320))
      (outline (path signal 100  -320 320  -320 -320))
      (outline (path signal 100  -320 -28260  4380 -28260))
      (outline (path signal 100  -320 -9840  -320 -10480))
      (outline (path signal 100  -320 -40320  -320 -40960))
      (outline (path signal 100  -320 -18100  4380 -18100))
      (outline (path signal 100  4380 -22540  -320 -22540))
      (outline (path signal 100  4380 4100  5380 5100))
      (outline (path signal 100  4380 -14920  -320 -14920))
      (outline (path signal 100  -320 -30800  4380 -30800))
      (outline (path signal 100  4380 -32700  -320 -32700))
      (outline (path signal 100  -320 -45400  -320 -46040))
      (outline (path signal 100  -320 -5400  4380 -5400))
      (outline (path signal 100  4380 -40320  -320 -40320))
      (outline (path signal 100  4380 -30160  -320 -30160))
      (outline (path signal 100  -320 -47940  -320 -48580))
      (outline (path signal 100  -320 -23180  4380 -23180))
      (outline (path signal 100  4380 -17460  -320 -17460))
      (outline (path signal 100  4380 -9840  -320 -9840))
      (outline (path signal 100  -320 -25720  4380 -25720))
      (outline (path signal 100  5380 5100  13280 5100))
      (outline (path signal 100  4380 -20000  -320 -20000))
      (outline (path signal 100  -320 -13020  4380 -13020))
      (outline (path signal 100  13280 -53360  4380 -53360))
      (outline (path signal 100  4380 -45400  -320 -45400))
      (outline (path signal 100  4380 -42860  -320 -42860))
      (outline (path signal 100  -320 -30160  -320 -30800))
      (outline (path signal 100  -320 -2220  -320 -2860))
      (outline (path signal 100  -320 -35880  4380 -35880))
      (outline (path signal 100  4380 -12380  -320 -12380))
      (outline (path signal 100  4380 -27620  -320 -27620))
      (outline (path signal 100  -320 -17460  -320 -18100))
      (outline (path signal 100  -320 -46040  4380 -46040))
      (outline (path signal 100  -320 -37780  -320 -38420))
      (outline (path signal 100  -320 -20640  4380 -20640))
      (outline (path signal 100  -320 -20000  -320 -20640))
      (outline (path signal 100  -320 -38420  4380 -38420))
      (outline (path signal 100  -320 -22540  -320 -23180))
      (outline (path signal 100  -320 -7940  4380 -7940))
      (outline (path signal 100  4380 -22080  13280 -22080))
      (outline (path signal 100  -320 -35240  -320 -35880))
      (pin RoundRect[A]Pad_1700x1700_250.951_um_0.000000_0 1 0 0)
      (pin Round[A]Pad_1700_um 2 2540 0)
      (pin Round[A]Pad_1700_um 3 0 -2540)
      (pin Round[A]Pad_1700_um 4 2540 -2540)
      (pin Round[A]Pad_1700_um 5 0 -5080)
      (pin Round[A]Pad_1700_um 6 2540 -5080)
      (pin Round[A]Pad_1700_um 7 0 -7620)
      (pin Round[A]Pad_1700_um 8 2540 -7620)
      (pin Round[A]Pad_1700_um 9 0 -10160)
      (pin Round[A]Pad_1700_um 10 2540 -10160)
      (pin Round[A]Pad_1700_um 11 0 -12700)
      (pin Round[A]Pad_1700_um 12 2540 -12700)
      (pin Round[A]Pad_1700_um 13 0 -15240)
      (pin Round[A]Pad_1700_um 14 2540 -15240)
      (pin Round[A]Pad_1700_um 15 0 -17780)
      (pin Round[A]Pad_1700_um 16 2540 -17780)
      (pin Round[A]Pad_1700_um 17 0 -20320)
      (pin Round[A]Pad_1700_um 18 2540 -20320)
      (pin Round[A]Pad_1700_um 19 0 -22860)
      (pin Round[A]Pad_1700_um 20 2540 -22860)
      (pin Round[A]Pad_1700_um 21 0 -25400)
      (pin Round[A]Pad_1700_um 22 2540 -25400)
      (pin Round[A]Pad_1700_um 23 0 -27940)
      (pin Round[A]Pad_1700_um 24 2540 -27940)
      (pin Round[A]Pad_1700_um 25 0 -30480)
      (pin Round[A]Pad_1700_um 26 2540 -30480)
      (pin Round[A]Pad_1700_um 27 0 -33020)
      (pin Round[A]Pad_1700_um 28 2540 -33020)
      (pin Round[A]Pad_1700_um 29 0 -35560)
      (pin Round[A]Pad_1700_um 30 2540 -35560)
      (pin Round[A]Pad_1700_um 31 0 -38100)
      (pin Round[A]Pad_1700_um 32 2540 -38100)
      (pin Round[A]Pad_1700_um 33 0 -40640)
      (pin Round[A]Pad_1700_um 34 2540 -40640)
      (pin Round[A]Pad_1700_um 35 0 -43180)
      (pin Round[A]Pad_1700_um 36 2540 -43180)
      (pin Round[A]Pad_1700_um 37 0 -45720)
      (pin Round[A]Pad_1700_um 38 2540 -45720)
      (pin Round[A]Pad_1700_um 39 0 -48260)
      (pin Round[A]Pad_1700_um 40 2540 -48260)
    )
    (image "Connector_IDC:IDC-Header_2x13_P2.54mm_Horizontal"
      (outline (path signal 120  -2350 500  -2350 -500))
      (outline (path signal 120  4270 -13190  13390 -13190))
      (outline (path signal 120  13390 -35690  4270 -35690))
      (outline (path signal 120  13390 5210  13390 -35690))
      (outline (path signal 120  4270 -17290  13390 -17290))
      (outline (path signal 120  -1350 0  -2350 500))
      (outline (path signal 120  4270 -35690  4270 5210))
      (outline (path signal 120  -2350 -500  -1350 0))
      (outline (path signal 120  4270 5210  13390 5210))
      (outline (path signal 50  13780 -36080  13780 5600))
      (outline (path signal 50  -1350 5600  -1350 -36080))
      (outline (path signal 50  13780 5600  -1350 5600))
      (outline (path signal 50  -1350 -36080  13780 -36080))
      (outline (path signal 100  -320 -30800  4380 -30800))
      (outline (path signal 100  4380 -4760  -320 -4760))
      (outline (path signal 100  13280 -35580  4380 -35580))
      (outline (path signal 100  -320 -25080  -320 -25720))
      (outline (path signal 100  -320 -10480  4380 -10480))
      (outline (path signal 100  -320 -14920  -320 -15560))
      (outline (path signal 100  4380 -12380  -320 -12380))
      (outline (path signal 100  4380 -14920  -320 -14920))
      (outline (path signal 100  -320 -25720  4380 -25720))
      (outline (path signal 100  -320 -13020  4380 -13020))
      (outline (path signal 100  4380 -2220  -320 -2220))
      (outline (path signal 100  -320 -23180  4380 -23180))
      (outline (path signal 100  4380 -20000  -320 -20000))
      (outline (path signal 100  -320 -7300  -320 -7940))
      (outline (path signal 100  4380 320  -320 320))
      (outline (path signal 100  -320 -2860  4380 -2860))
      (outline (path signal 100  -320 -20640  4380 -20640))
      (outline (path signal 100  -320 -18100  4380 -18100))
      (outline (path signal 100  4380 -25080  -320 -25080))
      (outline (path signal 100  4380 -7300  -320 -7300))
      (outline (path signal 100  -320 -30160  -320 -30800))
      (outline (path signal 100  -320 -320  4380 -320))
      (outline (path signal 100  13280 5100  13280 -35580))
      (outline (path signal 100  -320 -2220  -320 -2860))
      (outline (path signal 100  4380 4100  5380 5100))
      (outline (path signal 100  4380 -17460  -320 -17460))
      (outline (path signal 100  5380 5100  13280 5100))
      (outline (path signal 100  4380 -13190  13280 -13190))
      (outline (path signal 100  4380 -27620  -320 -27620))
      (outline (path signal 100  -320 -15560  4380 -15560))
      (outline (path signal 100  -320 -7940  4380 -7940))
      (outline (path signal 100  -320 -20000  -320 -20640))
      (outline (path signal 100  -320 -5400  4380 -5400))
      (outline (path signal 100  -320 -17460  -320 -18100))
      (outline (path signal 100  -320 -22540  -320 -23180))
      (outline (path signal 100  -320 -28260  4380 -28260))
      (outline (path signal 100  4380 -17290  13280 -17290))
      (outline (path signal 100  4380 -9840  -320 -9840))
      (outline (path signal 100  -320 -4760  -320 -5400))
      (outline (path signal 100  4380 -22540  -320 -22540))
      (outline (path signal 100  4380 -35580  4380 4100))
      (outline (path signal 100  -320 -12380  -320 -13020))
      (outline (path signal 100  -320 320  -320 -320))
      (outline (path signal 100  4380 -30160  -320 -30160))
      (outline (path signal 100  -320 -27620  -320 -28260))
      (outline (path signal 100  -320 -9840  -320 -10480))
      (pin RoundRect[A]Pad_1700x1700_250.951_um_0.000000_0 1 0 0)
      (pin Round[A]Pad_1700_um 2 2540 0)
      (pin Round[A]Pad_1700_um 3 0 -2540)
      (pin Round[A]Pad_1700_um 4 2540 -2540)
      (pin Round[A]Pad_1700_um 5 0 -5080)
      (pin Round[A]Pad_1700_um 6 2540 -5080)
      (pin Round[A]Pad_1700_um 7 0 -7620)
      (pin Round[A]Pad_1700_um 8 2540 -7620)
      (pin Round[A]Pad_1700_um 9 0 -10160)
      (pin Round[A]Pad_1700_um 10 2540 -10160)
      (pin Round[A]Pad_1700_um 11 0 -12700)
      (pin Round[A]Pad_1700_um 12 2540 -12700)
      (pin Round[A]Pad_1700_um 13 0 -15240)
      (pin Round[A]Pad_1700_um 14 2540 -15240)
      (pin Round[A]Pad_1700_um 15 0 -17780)
      (pin Round[A]Pad_1700_um 16 2540 -17780)
      (pin Round[A]Pad_1700_um 17 0 -20320)
      (pin Round[A]Pad_1700_um 18 2540 -20320)
      (pin Round[A]Pad_1700_um 19 0 -22860)
      (pin Round[A]Pad_1700_um 20 2540 -22860)
      (pin Round[A]Pad_1700_um 21 0 -25400)
      (pin Round[A]Pad_1700_um 22 2540 -25400)
      (pin Round[A]Pad_1700_um 23 0 -27940)
      (pin Round[A]Pad_1700_um 24 2540 -27940)
      (pin Round[A]Pad_1700_um 25 0 -30480)
      (pin Round[A]Pad_1700_um 26 2540 -30480)
    )
    (image "Connector_IDC:IDC-Header_2x17_P2.54mm_Horizontal"
      (outline (path signal 120  13390 5210  13390 -45850))
      (outline (path signal 120  4270 -18270  13390 -18270))
      (outline (path signal 120  4270 5210  13390 5210))
      (outline (path signal 120  -2350 -500  -1350 0))
      (outline (path signal 120  4270 -45850  4270 5210))
      (outline (path signal 120  -1350 0  -2350 500))
      (outline (path signal 120  13390 -45850  4270 -45850))
      (outline (path signal 120  -2350 500  -2350 -500))
      (outline (path signal 120  4270 -22370  13390 -22370))
      (outline (path signal 50  -1350 5600  -1350 -46240))
      (outline (path signal 50  -1350 -46240  13780 -46240))
      (outline (path signal 50  13780 5600  -1350 5600))
      (outline (path signal 50  13780 -46240  13780 5600))
      (outline (path signal 100  -320 -20000  -320 -20640))
      (outline (path signal 100  4380 -30160  -320 -30160))
      (outline (path signal 100  -320 -18100  4380 -18100))
      (outline (path signal 100  -320 -15560  4380 -15560))
      (outline (path signal 100  -320 -25080  -320 -25720))
      (outline (path signal 100  -320 -30160  -320 -30800))
      (outline (path signal 100  -320 -30800  4380 -30800))
      (outline (path signal 100  -320 -7940  4380 -7940))
      (outline (path signal 100  4380 -9840  -320 -9840))
      (outline (path signal 100  -320 -38420  4380 -38420))
      (outline (path signal 100  -320 -35240  -320 -35880))
      (outline (path signal 100  4380 4100  5380 5100))
      (outline (path signal 100  -320 -23180  4380 -23180))
      (outline (path signal 100  -320 -27620  -320 -28260))
      (outline (path signal 100  -320 -28260  4380 -28260))
      (outline (path signal 100  -320 -2220  -320 -2860))
      (outline (path signal 100  -320 -320  4380 -320))
      (outline (path signal 100  4380 -20000  -320 -20000))
      (outline (path signal 100  -320 -9840  -320 -10480))
      (outline (path signal 100  4380 -22370  13280 -22370))
      (outline (path signal 100  -320 -4760  -320 -5400))
      (outline (path signal 100  5380 5100  13280 5100))
      (outline (path signal 100  4380 -2220  -320 -2220))
      (outline (path signal 100  4380 -37780  -320 -37780))
      (outline (path signal 100  -320 -7300  -320 -7940))
      (outline (path signal 100  -320 -20640  4380 -20640))
      (outline (path signal 100  4380 -35240  -320 -35240))
      (outline (path signal 100  4380 -12380  -320 -12380))
      (outline (path signal 100  4380 -22540  -320 -22540))
      (outline (path signal 100  13280 5100  13280 -45740))
      (outline (path signal 100  4380 320  -320 320))
      (outline (path signal 100  -320 -35880  4380 -35880))
      (outline (path signal 100  -320 -14920  -320 -15560))
      (outline (path signal 100  4380 -27620  -320 -27620))
      (outline (path signal 100  4380 -4760  -320 -4760))
      (outline (path signal 100  -320 -13020  4380 -13020))
      (outline (path signal 100  -320 -25720  4380 -25720))
      (outline (path signal 100  -320 -12380  -320 -13020))
      (outline (path signal 100  -320 -40960  4380 -40960))
      (outline (path signal 100  -320 -17460  -320 -18100))
      (outline (path signal 100  13280 -45740  4380 -45740))
      (outline (path signal 100  4380 -18270  13280 -18270))
      (outline (path signal 100  -320 -5400  4380 -5400))
      (outline (path signal 100  4380 -17460  -320 -17460))
      (outline (path signal 100  -320 -37780  -320 -38420))
      (outline (path signal 100  4380 -32700  -320 -32700))
      (outline (path signal 100  -320 -40320  -320 -40960))
      (outline (path signal 100  4380 -25080  -320 -25080))
      (outline (path signal 100  4380 -45740  4380 4100))
      (outline (path signal 100  -320 -2860  4380 -2860))
      (outline (path signal 100  4380 -14920  -320 -14920))
      (outline (path signal 100  4380 -7300  -320 -7300))
      (outline (path signal 100  -320 -10480  4380 -10480))
      (outline (path signal 100  -320 -33340  4380 -33340))
      (outline (path signal 100  -320 320  -320 -320))
      (outline (path signal 100  4380 -40320  -320 -40320))
      (outline (path signal 100  -320 -32700  -320 -33340))
      (outline (path signal 100  -320 -22540  -320 -23180))
      (pin RoundRect[A]Pad_1700x1700_250.951_um_0.000000_0 1 0 0)
      (pin Round[A]Pad_1700_um 2 2540 0)
      (pin Round[A]Pad_1700_um 3 0 -2540)
      (pin Round[A]Pad_1700_um 4 2540 -2540)
      (pin Round[A]Pad_1700_um 5 0 -5080)
      (pin Round[A]Pad_1700_um 6 2540 -5080)
      (pin Round[A]Pad_1700_um 7 0 -7620)
      (pin Round[A]Pad_1700_um 8 2540 -7620)
      (pin Round[A]Pad_1700_um 9 0 -10160)
      (pin Round[A]Pad_1700_um 10 2540 -10160)
      (pin Round[A]Pad_1700_um 11 0 -12700)
      (pin Round[A]Pad_1700_um 12 2540 -12700)
      (pin Round[A]Pad_1700_um 13 0 -15240)
      (pin Round[A]Pad_1700_um 14 2540 -15240)
      (pin Round[A]Pad_1700_um 15 0 -17780)
      (pin Round[A]Pad_1700_um 16 2540 -17780)
      (pin Round[A]Pad_1700_um 17 0 -20320)
      (pin Round[A]Pad_1700_um 18 2540 -20320)
      (pin Round[A]Pad_1700_um 19 0 -22860)
      (pin Round[A]Pad_1700_um 20 2540 -22860)
      (pin Round[A]Pad_1700_um 21 0 -25400)
      (pin Round[A]Pad_1700_um 22 2540 -25400)
      (pin Round[A]Pad_1700_um 23 0 -27940)
      (pin Round[A]Pad_1700_um 24 2540 -27940)
      (pin Round[A]Pad_1700_um 25 0 -30480)
      (pin Round[A]Pad_1700_um 26 2540 -30480)
      (pin Round[A]Pad_1700_um 27 0 -33020)
      (pin Round[A]Pad_1700_um 28 2540 -33020)
      (pin Round[A]Pad_1700_um 29 0 -35560)
      (pin Round[A]Pad_1700_um 30 2540 -35560)
      (pin Round[A]Pad_1700_um 31 0 -38100)
      (pin Round[A]Pad_1700_um 32 2540 -38100)
      (pin Round[A]Pad_1700_um 33 0 -40640)
      (pin Round[A]Pad_1700_um 34 2540 -40640)
    )
    (image "Amphenol SD Card:SD_Card_Receptacle"
      (outline (path signal 120  -14400 -8450  -14400 12150))
      (outline (path signal 120  7500 12150  8000 12150))
      (outline (path signal 120  -7400 12150  -7000 12150))
      (outline (path signal 120  5000 12150  5500 12150))
      (outline (path signal 120  -12500 12150  -11100 12150))
      (outline (path signal 120  14500 -7250  14500 12150))
      (outline (path signal 120  -14400 -17650  -14400 -11650))
      (outline (path signal 120  14500 -17650  -14400 -17650))
      (outline (path signal 120  -2500 12150  -2000 12150))
      (outline (path signal 120  14500 12150  10000 12150))
      (outline (path signal 120  -5000 12150  -4500 12150))
      (outline (path signal 120  14500 -17650  14500 -10450))
      (outline (path signal 50  15100 13400  -15100 13400))
      (outline (path signal 50  -15100 13400  -15100 -28900))
      (outline (path signal 50  15100 -28900  15100 13400))
      (outline (path signal 50  -15100 -28900  15100 -28900))
      (pin Rect[T]Pad_1000x1500_um 1 6470 12150)
      (pin Rect[T]Pad_1000x1500_um 2 3970 12150)
      (pin Rect[T]Pad_1000x1500_um 3 670 12150)
      (pin Rect[T]Pad_1000x1500_um 4 -1030 12150)
      (pin Rect[T]Pad_1000x1500_um 5 -3530 12150)
      (pin Rect[T]Pad_1000x1500_um 6 -6030 12150)
      (pin Rect[T]Pad_1000x1500_um 7 -8450 12150)
      (pin Rect[T]Pad_1000x1500_um 8 -10150 12150)
      (pin Rect[T]Pad_1000x1500_um 9 8970 12150)
      (pin Rect[T]Pad_1000x1500_um 10 2320 12150)
      (pin Rect[T]Pad_1000x1500_um 11 -13500 12150)
      (pin Rect[T]Pad_1200x2200_um 12 14000 -8850)
      (pin Rect[T]Pad_1200x2200_um 13 -14000 -10050)
      (keepout "" (circle F.Cu 1500 -12500 -12150))
      (keepout "" (circle B.Cu 1500 -12500 -12150))
      (keepout "" (circle F.Cu 1500 11700 -12150))
      (keepout "" (circle B.Cu 1500 11700 -12150))
    )
    (padstack Round[A]Pad_1422.4_um
      (shape (circle F.Cu 1422.4))
      (shape (circle B.Cu 1422.4))
      (attach off)
    )
    (padstack Round[A]Pad_1600_um
      (shape (circle F.Cu 1600))
      (shape (circle B.Cu 1600))
      (attach off)
    )
    (padstack Round[A]Pad_1700_um
      (shape (circle F.Cu 1700))
      (shape (circle B.Cu 1700))
      (attach off)
    )
    (padstack Round[A]Pad_1800_um
      (shape (circle F.Cu 1800))
      (shape (circle B.Cu 1800))
      (attach off)
    )
    (padstack Round[A]Pad_6400_um
      (shape (circle F.Cu 6400))
      (shape (circle B.Cu 6400))
      (attach off)
    )
    (padstack Oval[A]Pad_1050x1500_um
      (shape (path F.Cu 1050  0 -225  0 225))
      (shape (path B.Cu 1050  0 -225  0 225))
      (attach off)
    )
    (padstack Oval[A]Pad_1600x1600_um
      (shape (path F.Cu 1600  0 0  0 0))
      (shape (path B.Cu 1600  0 0  0 0))
      (attach off)
    )
    (padstack Oval[A]Pad_1700x1700_um
      (shape (path F.Cu 1700  0 0  0 0))
      (shape (path B.Cu 1700  0 0  0 0))
      (attach off)
    )
    (padstack RoundRect[A]Pad_1700x1700_250.951_um_0.000000_0
      (shape (polygon F.Cu 0  -850.951 600  -831.848 696.035  -777.449 777.449  -696.035 831.848
            -599.999 850.95  600 850.951  696.035 831.848  777.449 777.449
            831.848 696.035  850.95 599.999  850.951 -600  831.848 -696.035
            777.449 -777.449  696.035 -831.848  599.999 -850.95  -600 -850.951
            -696.035 -831.848  -777.449 -777.449  -831.848 -696.035  -850.95 -599.999
            -850.951 600))
      (shape (polygon B.Cu 0  -850.951 600  -831.848 696.035  -777.449 777.449  -696.035 831.848
            -599.999 850.95  600 850.951  696.035 831.848  777.449 777.449
            831.848 696.035  850.95 599.999  850.951 -600  831.848 -696.035
            777.449 -777.449  696.035 -831.848  599.999 -850.95  -600 -850.951
            -696.035 -831.848  -777.449 -777.449  -831.848 -696.035  -850.95 -599.999
            -850.951 600))
      (attach off)
    )
    (padstack Rect[T]Pad_1000x1500_um
      (shape (rect F.Cu -500 -750 500 750))
      (attach off)
    )
    (padstack Rect[A]Pad_1050x1500_um
      (shape (rect F.Cu -525 -750 525 750))
      (shape (rect B.Cu -525 -750 525 750))
      (attach off)
    )
    (padstack Rect[T]Pad_1200x2200_um
      (shape (rect F.Cu -600 -1100 600 1100))
      (attach off)
    )
    (padstack Rect[A]Pad_1422.4x1422.4_um
      (shape (rect F.Cu -711.2 -711.2 711.2 711.2))
      (shape (rect B.Cu -711.2 -711.2 711.2 711.2))
      (attach off)
    )
    (padstack Rect[A]Pad_1600x1600_um
      (shape (rect F.Cu -800 -800 800 800))
      (shape (rect B.Cu -800 -800 800 800))
      (attach off)
    )
    (padstack Rect[A]Pad_1700x1700_um
      (shape (rect F.Cu -850 -850 850 850))
      (shape (rect B.Cu -850 -850 850 850))
      (attach off)
    )
    (padstack Rect[A]Pad_1800x1800_um
      (shape (rect F.Cu -900 -900 900 900))
      (shape (rect B.Cu -900 -900 900 900))
      (attach off)
    )
    (padstack "Via[0-1]_800:400_um"
      (shape (circle F.Cu 800))
      (shape (circle B.Cu 800))
      (attach off)
    )
  )
  (network
    (net GND
      (pins R28-1 R27-1 U21-10 U20-2 U19-8 U18-8 U17-8 U15-10 U14-10 U13-10 U12-10
        U11-10 U10-10 U9-4 U9-7 U7-4 U7-7 U5-7 U4-7 U3-7 U2-7 U1-8 R24-2 R22-2 R20-2
        R18-2 R12-1 R10-1 R7-1 R6-1 R5-1 R3-1 P7-3 K2-1 K1-1 C31-2 C30-2 C29-2 C28-2
        C27-2 C26-2 C25-2 C24-2 C23-2 C22-2 C21-2 C20-2 C19-2 C18-2 C17-2 C16-2 C15-2
        C14-2 C13-2 C12-2 C11-2 C10-2 C9-2 C8-2 C7-2 C6-2 C5-2 C4-2 C3-2 C2-2 C1-2
        H2-1 H1-1 P2-49 P2-50 P3-49 P3-50 P1-49 P1-50 D1-1 P6-2 P6-19 P6-22 P6-24
        P6-26 P6-30 P6-40 P5-26 P10-1 P10-3 P10-5 P10-7 P10-9 P10-11 P10-13 P10-15
        P10-17 P10-19 P10-21 P10-23 P10-25 P10-27 P10-29 P10-31 P10-33 J8-3 J8-6 J8-12
        J8-13)
    )
    (net VCC
      (pins U21-20 U20-3 U19-16 U18-16 U17-16 U15-20 U14-20 U13-20 U12-20 U11-20 U10-20
        U9-1 U9-14 U8-44 U7-1 U7-14 U6-29 U5-14 U4-14 U3-14 U2-14 U1-16 RP1-1 RN1-1
        R16-2 R15-2 R14-2 R13-2 R11-2 R9-2 R8-2 R4-1 R2-1 R1-2 K2-3 K1-3 C29-1 C27-1
        C26-1 C25-1 C24-1 C23-1 C22-1 C21-1 C20-1 C19-1 C18-1 C17-1 C16-1 C15-1 C14-1
        C13-1 C12-1 C11-1 C10-1 C9-1 C8-1 C7-1 C6-1 C5-1 C4-1 C3-1 C2-1 C1-1 P2-1
        P2-2 P3-1 P3-2 P1-1 P1-2)
    )
    (net "Net-(D2-Pad2)"
      (pins R8-1 D2-2)
    )
    (net "Net-(D3-Pad2)"
      (pins R14-1 D3-2)
    )
    (net /SPI/VDD
      (pins U20-1 R26-1 R25-2 C31-1 C30-1 C28-1 J8-4)
    )
    (net "Net-(D4-Pad2)"
      (pins R15-1 D4-2)
    )
    (net "Net-(U11-Pad15)"
      (pins U11-15 D3-1)
    )
    (net "Net-(RN1-Pad9)"
      (pins U21-3 U21-4 U21-5 U21-6 U21-7 U21-8 U21-9 RN1-9)
    )
    (net "Net-(RN1-Pad5)"
      (pins U21-12 SW1-7 RN1-5)
    )
    (net "Net-(RN1-Pad4)"
      (pins U21-14 SW1-5 RN1-4)
    )
    (net "Net-(RN1-Pad3)"
      (pins U21-16 SW1-3 RN1-3)
    )
    (net "Net-(RN1-Pad2)"
      (pins U21-18 SW1-1 RN1-2)
    )
    (net "Net-(D1-Pad2)"
      (pins R1-1 D1-2)
    )
    (net -12V
      (pins P2-37 P2-38)
    )
    (net "~{EIRQ0}"
      (pins J7-4 P1-45)
    )
    (net "~{EIRQ1}"
      (pins J7-6 P1-43)
    )
    (net "~{EIRQ2}"
      (pins J7-8 P1-41)
    )
    (net "~{EIRQ3}"
      (pins J7-10 P1-39)
    )
    (net "~{EIRQ4}"
      (pins J7-12 P1-37)
    )
    (net "~{EIRQ5}"
      (pins J7-14 P1-35)
    )
    (net "~{EIRQ6}"
      (pins J7-16 P1-33)
    )
    (net "~{EIRQ7}"
      (pins J7-18 P1-31)
    )
    (net "~{INT0}"
      (pins J7-2 P1-17)
    )
    (net "~{M1}"
      (pins U15-13 P1-11)
    )
    (net "~{IORQ}"
      (pins U15-11 P1-7)
    )
    (net "~{WR}"
      (pins U15-15 P1-5)
    )
    (net "~{RD}"
      (pins U15-17 U14-1 P1-3)
    )
    (net A0
      (pins U13-2 P2-35)
    )
    (net A1
      (pins U13-4 P2-33)
    )
    (net A2
      (pins U13-6 P2-31)
    )
    (net A3
      (pins U13-8 P2-29)
    )
    (net A4
      (pins U13-11 P2-27)
    )
    (net A5
      (pins U13-13 P2-25)
    )
    (net A6
      (pins U13-15 P2-23)
    )
    (net A7
      (pins U13-17 P2-21)
    )
    (net +12V
      (pins P2-19 P2-20)
    )
    (net D0
      (pins U14-2 P3-33)
    )
    (net D1
      (pins U14-4 P3-31)
    )
    (net D2
      (pins U14-6 P3-29)
    )
    (net D3
      (pins U14-8 P3-27)
    )
    (net D4
      (pins U14-11 P3-25)
    )
    (net D5
      (pins U14-13 P3-23)
    )
    (net D6
      (pins U14-15 P3-21)
    )
    (net D7
      (pins U14-17 P3-19)
    )
    (net ONE
      (pins U19-10 U18-10 U17-7 U17-9 U17-10 R2-2)
    )
    (net ZERO
      (pins U19-15 U15-1 U15-19 U13-1 U13-19 U8-17 U8-24 SW1-2 SW1-4 SW1-6 SW1-8 R3-2)
    )
    (net bD6
      (pins U19-5 U18-6 U14-5 U8-13 U6-31)
    )
    (net bD5
      (pins U19-4 U18-5 U14-7 U8-12 U6-32)
    )
    (net bD4
      (pins U19-3 U18-4 U14-9 U8-11 U6-33)
    )
    (net bD3
      (pins U19-14 U18-3 U14-12 U8-10 U6-35)
    )
    (net bD2
      (pins U19-13 U18-2 U14-14 U8-9 U6-36)
    )
    (net bD1
      (pins U19-12 U18-1 U14-16 U8-8 U6-37)
    )
    (net bD0
      (pins U19-11 U18-15 U14-18 U8-7 U6-38)
    )
    (net "~{bWR}"
      (pins U15-5 U11-6 U10-9 U8-2 U6-40)
    )
    (net "~{bRD}"
      (pins U15-3 U11-5 U10-8 U8-1 U6-6)
    )
    (net bA0
      (pins U13-18 U10-5 U8-4 U6-10 U1-2 U1-14)
    )
    (net bD7
      (pins U19-6 U18-7 U14-3 U8-14 U6-30)
    )
    (net "~{bRESET}"
      (pins U15-18 U10-2 U5-11)
    )
    (net "~{bM1}"
      (pins U21-2 U15-7)
    )
    (net bA7
      (pins U21-17 U13-3)
    )
    (net bA6
      (pins U21-15 U13-5)
    )
    (net bA5
      (pins U21-13 U13-7)
    )
    (net bA4
      (pins U21-11 U13-9)
    )
    (net "~{bIORQ}"
      (pins U21-1 U15-9)
    )
    (net bA1
      (pins U13-16 U10-6 U6-9 U1-3 U1-13)
    )
    (net bA2
      (pins U13-14 U11-4 U10-7)
    )
    (net bA3
      (pins U13-12 U11-3)
    )
    (net "/PPIDE/~{ACTIVE}"
      (pins JP1-2 D2-1 P6-39)
    )
    (net "unconnected-(J1-Pad1)"
      (pins J1-1)
    )
    (net "unconnected-(J1-Pad2)"
      (pins J1-2)
    )
    (net "unconnected-(J1-Pad3)"
      (pins J1-3)
    )
    (net "unconnected-(J1-Pad4)"
      (pins J1-4)
    )
    (net "unconnected-(J1-Pad5)"
      (pins J1-5)
    )
    (net "unconnected-(J1-Pad6)"
      (pins J1-6)
    )
    (net "unconnected-(J1-Pad7)"
      (pins J1-7)
    )
    (net "unconnected-(J1-Pad8)"
      (pins J1-8)
    )
    (net "unconnected-(J1-Pad9)"
      (pins J1-9)
    )
    (net "unconnected-(J1-Pad10)"
      (pins J1-10)
    )
    (net "unconnected-(J1-Pad11)"
      (pins J1-11)
    )
    (net "unconnected-(J1-Pad12)"
      (pins J1-12)
    )
    (net "unconnected-(J1-Pad13)"
      (pins J1-13)
    )
    (net "unconnected-(J1-Pad14)"
      (pins J1-14)
    )
    (net "unconnected-(J2-Pad1)"
      (pins J2-1)
    )
    (net "unconnected-(J2-Pad2)"
      (pins J2-2)
    )
    (net "unconnected-(J2-Pad3)"
      (pins J2-3)
    )
    (net "unconnected-(J2-Pad4)"
      (pins J2-4)
    )
    (net "unconnected-(J2-Pad5)"
      (pins J2-5)
    )
    (net "unconnected-(J2-Pad6)"
      (pins J2-6)
    )
    (net "unconnected-(J2-Pad7)"
      (pins J2-7)
    )
    (net "unconnected-(J2-Pad8)"
      (pins J2-8)
    )
    (net "unconnected-(J2-Pad9)"
      (pins J2-9)
    )
    (net "unconnected-(J2-Pad10)"
      (pins J2-10)
    )
    (net "unconnected-(J2-Pad11)"
      (pins J2-11)
    )
    (net "unconnected-(J2-Pad12)"
      (pins J2-12)
    )
    (net "unconnected-(J2-Pad13)"
      (pins J2-13)
    )
    (net "unconnected-(J2-Pad14)"
      (pins J2-14)
    )
    (net "unconnected-(J2-Pad15)"
      (pins J2-15)
    )
    (net "unconnected-(J2-Pad16)"
      (pins J2-16)
    )
    (net "unconnected-(J3-Pad1)"
      (pins J3-1)
    )
    (net "unconnected-(J3-Pad2)"
      (pins J3-2)
    )
    (net "unconnected-(J3-Pad3)"
      (pins J3-3)
    )
    (net "unconnected-(J3-Pad4)"
      (pins J3-4)
    )
    (net "unconnected-(J3-Pad5)"
      (pins J3-5)
    )
    (net "unconnected-(J3-Pad6)"
      (pins J3-6)
    )
    (net "unconnected-(J3-Pad7)"
      (pins J3-7)
    )
    (net "unconnected-(J3-Pad8)"
      (pins J3-8)
    )
    (net "unconnected-(J3-Pad9)"
      (pins J3-9)
    )
    (net "unconnected-(J3-Pad10)"
      (pins J3-10)
    )
    (net "unconnected-(J3-Pad11)"
      (pins J3-11)
    )
    (net "unconnected-(J3-Pad12)"
      (pins J3-12)
    )
    (net "unconnected-(J3-Pad13)"
      (pins J3-13)
    )
    (net "unconnected-(J3-Pad14)"
      (pins J3-14)
    )
    (net "unconnected-(J3-Pad15)"
      (pins J3-15)
    )
    (net "unconnected-(J3-Pad16)"
      (pins J3-16)
    )
    (net "unconnected-(J3-Pad17)"
      (pins J3-17)
    )
    (net "unconnected-(J3-Pad18)"
      (pins J3-18)
    )
    (net "unconnected-(J3-Pad19)"
      (pins J3-19)
    )
    (net "unconnected-(J3-Pad20)"
      (pins J3-20)
    )
    (net "unconnected-(J4-Pad1)"
      (pins J4-1)
    )
    (net "unconnected-(J4-Pad2)"
      (pins J4-2)
    )
    (net "unconnected-(J4-Pad3)"
      (pins J4-3)
    )
    (net "unconnected-(J4-Pad4)"
      (pins J4-4)
    )
    (net "unconnected-(J4-Pad5)"
      (pins J4-5)
    )
    (net "unconnected-(J4-Pad6)"
      (pins J4-6)
    )
    (net "unconnected-(J4-Pad7)"
      (pins J4-7)
    )
    (net "unconnected-(J4-Pad8)"
      (pins J4-8)
    )
    (net "unconnected-(J4-Pad9)"
      (pins J4-9)
    )
    (net "unconnected-(J4-Pad10)"
      (pins J4-10)
    )
    (net "unconnected-(J4-Pad11)"
      (pins J4-11)
    )
    (net "unconnected-(J4-Pad12)"
      (pins J4-12)
    )
    (net "unconnected-(J4-Pad13)"
      (pins J4-13)
    )
    (net "unconnected-(J4-Pad14)"
      (pins J4-14)
    )
    (net "unconnected-(J5-Pad1)"
      (pins J5-1)
    )
    (net "unconnected-(J5-Pad2)"
      (pins J5-2)
    )
    (net "unconnected-(J5-Pad3)"
      (pins J5-3)
    )
    (net "unconnected-(J5-Pad4)"
      (pins J5-4)
    )
    (net "unconnected-(J5-Pad5)"
      (pins J5-5)
    )
    (net "unconnected-(J5-Pad6)"
      (pins J5-6)
    )
    (net "unconnected-(J5-Pad7)"
      (pins J5-7)
    )
    (net "unconnected-(J5-Pad8)"
      (pins J5-8)
    )
    (net "unconnected-(J5-Pad9)"
      (pins J5-9)
    )
    (net "unconnected-(J5-Pad10)"
      (pins J5-10)
    )
    (net "unconnected-(J5-Pad11)"
      (pins J5-11)
    )
    (net "unconnected-(J5-Pad12)"
      (pins J5-12)
    )
    (net "unconnected-(J5-Pad13)"
      (pins J5-13)
    )
    (net "unconnected-(J5-Pad14)"
      (pins J5-14)
    )
    (net "unconnected-(J5-Pad15)"
      (pins J5-15)
    )
    (net "unconnected-(J5-Pad16)"
      (pins J5-16)
    )
    (net "unconnected-(J6-Pad1)"
      (pins J6-1)
    )
    (net "unconnected-(J6-Pad2)"
      (pins J6-2)
    )
    (net "unconnected-(J6-Pad3)"
      (pins J6-3)
    )
    (net "unconnected-(J6-Pad4)"
      (pins J6-4)
    )
    (net "unconnected-(J6-Pad5)"
      (pins J6-5)
    )
    (net "unconnected-(J6-Pad6)"
      (pins J6-6)
    )
    (net "unconnected-(J6-Pad7)"
      (pins J6-7)
    )
    (net "unconnected-(J6-Pad8)"
      (pins J6-8)
    )
    (net "unconnected-(J6-Pad9)"
      (pins J6-9)
    )
    (net "unconnected-(J6-Pad10)"
      (pins J6-10)
    )
    (net "unconnected-(J6-Pad11)"
      (pins J6-11)
    )
    (net "unconnected-(J6-Pad12)"
      (pins J6-12)
    )
    (net "unconnected-(J6-Pad13)"
      (pins J6-13)
    )
    (net "unconnected-(J6-Pad14)"
      (pins J6-14)
    )
    (net "unconnected-(J6-Pad15)"
      (pins J6-15)
    )
    (net "unconnected-(J6-Pad16)"
      (pins J6-16)
    )
    (net "unconnected-(J6-Pad17)"
      (pins J6-17)
    )
    (net "unconnected-(J6-Pad18)"
      (pins J6-18)
    )
    (net "unconnected-(J6-Pad19)"
      (pins J6-19)
    )
    (net "unconnected-(J6-Pad20)"
      (pins J6-20)
    )
    (net "/FDC/~{INT_FDC}"
      (pins U3-12 J7-1 J7-3 J7-5 J7-7 J7-9 J7-11 J7-13 J7-15 J7-17)
    )
    (net /SPI/SD_CS#
      (pins R22-1 R21-1 J8-1)
    )
    (net /SPI/SD_IN
      (pins R24-1 R23-1 J8-2)
    )
    (net /SPI/SD_CLK
      (pins R17-1 R18-1 J8-5)
    )
    (net /SPI/SD_OUT
      (pins U18-14 R20-1 R19-1 J8-7)
    )
    (net "Net-(J8-Pad8)"
      (pins R26-2 J8-8)
    )
    (net "Net-(J8-Pad9)"
      (pins R25-1 J8-9)
    )
    (net "unconnected-(J8-Pad10)"
      (pins J8-10)
    )
    (net "unconnected-(J8-Pad11)"
      (pins J8-11)
    )
    (net "Net-(JP1-Pad1)"
      (pins R9-1 JP1-1)
    )
    (net /PPIDE/VCC_PP
      (pins K1-2 P5-25)
    )
    (net /PPIDE/VCC_IDE
      (pins K2-2 P6-20)
    )
    (net /bus/D15
      (pins P3-3)
    )
    (net /bus/D31
      (pins P3-4)
    )
    (net /bus/D14
      (pins P3-5)
    )
    (net /bus/D30
      (pins P3-6)
    )
    (net /bus/D13
      (pins P3-7)
    )
    (net /bus/D29
      (pins P3-8)
    )
    (net /bus/D12
      (pins P3-9)
    )
    (net /bus/D28
      (pins P3-10)
    )
    (net /bus/D11
      (pins P3-11)
    )
    (net /bus/D27
      (pins P3-12)
    )
    (net /bus/D10
      (pins P3-13)
    )
    (net /bus/D26
      (pins P3-14)
    )
    (net /bus/D9
      (pins P3-15)
    )
    (net /bus/D25
      (pins P3-16)
    )
    (net /bus/D8
      (pins P3-17)
    )
    (net /bus/D24
      (pins P3-18)
    )
    (net /bus/D23
      (pins P3-20)
    )
    (net /bus/D22
      (pins P3-22)
    )
    (net /bus/D21
      (pins P3-24)
    )
    (net /bus/D20
      (pins P3-26)
    )
    (net /bus/D19
      (pins P3-28)
    )
    (net /bus/D18
      (pins P3-30)
    )
    (net /bus/D17
      (pins P3-32)
    )
    (net /bus/D16
      (pins P3-34)
    )
    (net "/bus/~{BUSERR}"
      (pins P3-35)
    )
    (net /bus/UDS
      (pins P3-36)
    )
    (net "/bus/~{VPA}"
      (pins P3-37)
    )
    (net /bus/LDS
      (pins P3-38)
    )
    (net "/bus/~{VMA}"
      (pins P3-39)
    )
    (net /bus/S2
      (pins P3-40)
    )
    (net "/bus/~{BHE}"
      (pins P3-41)
    )
    (net /bus/S1
      (pins P3-42)
    )
    (net /bus/IPL2
      (pins P3-43)
    )
    (net /bus/S0
      (pins P3-44)
    )
    (net /bus/IPL1
      (pins P3-45)
    )
    (net /bus/AUXCLK3
      (pins P3-46)
    )
    (net /bus/IPL0
      (pins P3-47)
    )
    (net /bus/AUXCLK2
      (pins P3-48)
    )
    (net /bus/A15
      (pins P2-3)
    )
    (net /bus/A31
      (pins P2-4)
    )
    (net /bus/A14
      (pins P2-5)
    )
    (net /bus/A30
      (pins P2-6)
    )
    (net /bus/A13
      (pins P2-7)
    )
    (net /bus/A29
      (pins P2-8)
    )
    (net /bus/A12
      (pins P2-9)
    )
    (net /bus/A28
      (pins P2-10)
    )
    (net /bus/A11
      (pins P2-11)
    )
    (net /bus/A27
      (pins P2-12)
    )
    (net /bus/A10
      (pins P2-13)
    )
    (net /bus/A26
      (pins P2-14)
    )
    (net /bus/A9
      (pins P2-15)
    )
    (net /bus/A25
      (pins P2-16)
    )
    (net /bus/A8
      (pins P2-17)
    )
    (net /bus/A24
      (pins P2-18)
    )
    (net /bus/A23
      (pins P2-22)
    )
    (net /bus/A22
      (pins P2-24)
    )
    (net /bus/A21
      (pins P2-26)
    )
    (net /bus/A20
      (pins P2-28)
    )
    (net /bus/A19
      (pins P2-30)
    )
    (net /bus/A18
      (pins P2-32)
    )
    (net /bus/A17
      (pins P2-34)
    )
    (net /bus/A16
      (pins P2-36)
    )
    (net /bus/IC3
      (pins P2-39)
    )
    (net "~{TEND1}"
      (pins P8-3 P2-40)
    )
    (net /bus/IC2
      (pins P2-41)
    )
    (net "~{DREQ1}"
      (pins P9-3 P2-42)
    )
    (net /bus/IC1
      (pins P2-43)
    )
    (net "~{TEND0}"
      (pins P8-1 P2-44)
    )
    (net /bus/IC0
      (pins P2-45)
    )
    (net "~{DREQ0}"
      (pins P9-1 P2-46)
    )
    (net /bus/AUXCLK1
      (pins P2-47)
    )
    (net /bus/AUXCLK0
      (pins P2-48)
    )
    (net /bus/E
      (pins P1-4)
    )
    (net /bus/ST
      (pins P1-6)
    )
    (net /bus/PHI
      (pins P1-8)
    )
    (net "/bus/~{MREQ}"
      (pins P1-9)
    )
    (net "/bus/~{INT2}"
      (pins P1-10)
    )
    (net "/bus/~{INT1}"
      (pins P1-12)
    )
    (net "/bus/~{BUSACK}"
      (pins P1-13)
    )
    (net /bus/CRUCLK
      (pins P1-14)
    )
    (net /bus/CLK
      (pins P1-15)
    )
    (net /bus/CRUOUT
      (pins P1-16)
    )
    (net /bus/CRUIN
      (pins P1-18)
    )
    (net "/bus/~{NMI}"
      (pins P1-19)
    )
    (net "/bus/~{RES_IN}"
      (pins P1-20)
    )
    (net "~{RES_OUT}"
      (pins U15-2 P1-21)
    )
    (net /bus/USER8
      (pins P1-22)
    )
    (net "/bus/~{BUSRQ}"
      (pins P1-23)
    )
    (net /bus/USER7
      (pins P1-24)
    )
    (net "/bus/~{WAIT}"
      (pins P1-25)
    )
    (net /bus/USER6
      (pins P1-26)
    )
    (net "/bus/~{HALT}"
      (pins P1-27)
    )
    (net /bus/USER5
      (pins P1-28)
    )
    (net "/bus/~{RFSH}"
      (pins P1-29)
    )
    (net /bus/USER4
      (pins P1-30)
    )
    (net /bus/USER3
      (pins P1-32)
    )
    (net /bus/USER2
      (pins P1-34)
    )
    (net /bus/USER1
      (pins P1-36)
    )
    (net /bus/USER0
      (pins P1-38)
    )
    (net "~{BAI}"
      (pins P4-4 P1-40)
    )
    (net "~{BAO}"
      (pins P4-3 P1-42)
    )
    (net "~{IEI}"
      (pins P4-2 P1-44)
    )
    (net "~{IEO}"
      (pins P4-1 P1-46)
    )
    (net /bus/I2C_RX
      (pins P1-47)
    )
    (net /bus/I2C_TX
      (pins P1-48)
    )
    (net /PPIDE/PC0
      (pins U6-16 P6-35 P5-1)
    )
    (net /PPIDE/PA0
      (pins U6-5 P6-17 P5-2)
    )
    (net /PPIDE/PC1
      (pins U6-17 P6-33 P5-3)
    )
    (net /PPIDE/PA1
      (pins U6-4 P6-15 P5-4)
    )
    (net /PPIDE/PC2
      (pins U6-18 P6-36 P5-5)
    )
    (net /PPIDE/PA2
      (pins U6-3 P6-13 P5-6)
    )
    (net /PPIDE/PC3
      (pins U6-19 U5-1 P5-7)
    )
    (net /PPIDE/PA3
      (pins U6-2 P6-11 P5-8)
    )
    (net /PPIDE/PC4
      (pins U6-15 U5-5 P5-9)
    )
    (net /PPIDE/PA4
      (pins U6-44 P6-9 P5-10)
    )
    (net /PPIDE/PC5
      (pins U6-14 U5-3 P5-11)
    )
    (net /PPIDE/PA5
      (pins U6-43 P6-7 P5-12)
    )
    (net /PPIDE/PC6
      (pins U6-13 U5-13 P5-13)
    )
    (net /PPIDE/PA6
      (pins U6-42 P6-5 P5-14)
    )
    (net /PPIDE/PC7
      (pins U6-11 U5-9 P5-15)
    )
    (net /PPIDE/PA7
      (pins U6-41 R5-2 P6-3 P5-16)
    )
    (net /PPIDE/PB7
      (pins U6-28 P6-18 P5-17)
    )
    (net /PPIDE/PB0
      (pins U6-20 P6-4 P5-18)
    )
    (net /PPIDE/PB6
      (pins U6-27 P6-16 P5-19)
    )
    (net /PPIDE/PB1
      (pins U6-21 P6-6 P5-20)
    )
    (net /PPIDE/PB5
      (pins U6-26 P6-14 P5-21)
    )
    (net /PPIDE/PB2
      (pins U6-22 P6-8 P5-22)
    )
    (net /PPIDE/PB4
      (pins U6-25 P6-12 P5-23)
    )
    (net /PPIDE/PB3
      (pins U6-24 P6-10 P5-24)
    )
    (net "/PPIDE/~{PC7}"
      (pins U5-8 P6-1)
    )
    (net /PPIDE/DMARQ
      (pins R7-2 P6-21)
    )
    (net "/PPIDE/~{PC5}"
      (pins U5-4 P6-23)
    )
    (net "/PPIDE/~{PC6}"
      (pins U5-12 P6-25)
    )
    (net /PPIDE/IORDY
      (pins P6-27)
    )
    (net /PPIDE/CSEL
      (pins R6-2 P6-28)
    )
    (net "/PPIDE/~{DMACK}"
      (pins R4-2 P6-29)
    )
    (net /PPIDE/INTRQ
      (pins P6-31)
    )
    (net "/PPIDE/~{IOCS16}"
      (pins P6-32)
    )
    (net "/PPIDE/~{PDIAG}"
      (pins P6-34)
    )
    (net "/PPIDE/~{PC3}"
      (pins U5-2 P6-37)
    )
    (net "/PPIDE/~{PC4}"
      (pins U5-6 P6-38)
    )
    (net "Net-(P7-Pad1)"
      (pins U9-8 U9-11 P7-1)
    )
    (net "Net-(P7-Pad2)"
      (pins U8-23 P7-2)
    )
    (net /FDC/RDY
      (pins P9-2 U3-2 R11-1)
    )
    (net "unconnected-(P10-Pad4)"
      (pins P10-4)
    )
    (net "unconnected-(P10-Pad6)"
      (pins P10-6)
    )
    (net INT_FDC
      (pins U8-16 U3-13 R10-2)
    )
    (net /FDC/FDC_DMA
      (pins U8-15 U3-1 R12-2)
    )
    (net /SPI/CLOCK
      (pins R17-2 U18-11 U17-14 U4-1 U4-2)
    )
    (net "/GAL/~{CS_FDC_LED}"
      (pins U10-13 D4-1)
    )
    (net "unconnected-(RN1-Pad6)"
      (pins RN1-6)
    )
    (net "unconnected-(RN1-Pad7)"
      (pins RN1-7)
    )
    (net "unconnected-(RN1-Pad8)"
      (pins RN1-8)
    )
    (net "unconnected-(RP1-Pad2)"
      (pins RP1-2)
    )
    (net "unconnected-(RP1-Pad9)"
      (pins RP1-9)
    )
    (net "~{CS_DISK}"
      (pins U21-19 U14-19 U11-2)
    )
    (net "~{CS_FDC}"
      (pins U11-19 U10-4)
    )
    (net "~{CS_PPIDE}"
      (pins U11-18 U6-7)
    )
    (net "Net-(R19-Pad2)"
      (pins U2-2 U2-6 R19-2)
    )
    (net "Net-(D5-Pad1)"
      (pins U11-14 D5-1)
    )
    (net "Net-(D5-Pad2)"
      (pins R16-1 D5-2)
    )
    (net "~{PULSE}"
      (pins P8-2 U10-3 R13-1)
    )
    (net "Net-(R21-Pad2)"
      (pins U2-10 U2-11 R21-2)
    )
    (net "Net-(U1-Pad6)"
      (pins U2-1 U1-6)
    )
    (net "Net-(R23-Pad2)"
      (pins U19-9 R23-2)
    )
    (net "~{SERRD}"
      (pins U18-13 U1-4)
    )
    (net "unconnected-(U1-Pad5)"
      (pins U1-5)
    )
    (net "~{SPI_RD}"
      (pins U11-17 U1-1)
    )
    (net "unconnected-(U3-Pad5)"
      (pins U3-5)
    )
    (net "~{SPI_WR}"
      (pins U11-16 U1-15)
    )
    (net "Net-(U1-Pad7)"
      (pins U2-5 U1-7)
    )
    (net "Net-(U4-Pad12)"
      (pins U4-8 U4-12)
    )
    (net /SPI/CLOCK#
      (pins U19-2 U18-12 U4-3)
    )
    (net "Net-(U1-Pad9)"
      (pins U2-13 U1-9)
    )
    (net "Net-(U1-Pad10)"
      (pins U2-9 U1-10)
    )
    (net "Net-(U17-Pad15)"
      (pins U17-15 U4-4 U4-5)
    )
    (net "Net-(U17-Pad1)"
      (pins U17-1 U4-10 U4-11)
    )
    (net "Net-(U5-Pad10)"
      (pins U6-39 U5-10)
    )
    (net "unconnected-(U6-Pad1)"
      (pins U6-1)
    )
    (net "unconnected-(U6-Pad12)"
      (pins U6-12)
    )
    (net "unconnected-(U6-Pad23)"
      (pins U6-23)
    )
    (net "~{START}"
      (pins U4-13 U1-11)
    )
    (net "unconnected-(U6-Pad34)"
      (pins U6-34)
    )
    (net "unconnected-(U7-Pad2)"
      (pins U7-2)
    )
    (net "~{SERWR}"
      (pins U19-1 U1-12)
    )
    (net "unconnected-(U12-Pad1)"
      (pins U12-1)
    )
    (net "unconnected-(U7-Pad3)"
      (pins U7-3)
    )
    (net "unconnected-(U7-Pad5)"
      (pins U7-5)
    )
    (net "unconnected-(U7-Pad6)"
      (pins U7-6)
    )
    (net "unconnected-(U7-Pad9)"
      (pins U7-9)
    )
    (net "unconnected-(U7-Pad10)"
      (pins U7-10)
    )
    (net "unconnected-(U7-Pad13)"
      (pins U7-13)
    )
    (net "unconnected-(U17-Pad4)"
      (pins U17-4)
    )
    (net "unconnected-(U17-Pad6)"
      (pins U17-6)
    )
    (net "unconnected-(U8-Pad22)"
      (pins U8-22)
    )
    (net "unconnected-(U8-Pad25)"
      (pins U8-25)
    )
    (net "unconnected-(U8-Pad38)"
      (pins U8-38)
    )
    (net "unconnected-(U9-Pad2)"
      (pins U9-2)
    )
    (net "unconnected-(U9-Pad3)"
      (pins U9-3)
    )
    (net "unconnected-(U9-Pad5)"
      (pins U9-5)
    )
    (net "unconnected-(U9-Pad6)"
      (pins U9-6)
    )
    (net "unconnected-(U18-Pad9)"
      (pins U18-9)
    )
    (net "unconnected-(U9-Pad9)"
      (pins U9-9)
    )
    (net "unconnected-(U9-Pad10)"
      (pins U9-10)
    )
    (net "Net-(U2-Pad3)"
      (pins U2-3 U2-4)
    )
    (net "Net-(U2-Pad12)"
      (pins U2-8 U2-12)
    )
    (net "unconnected-(U3-Pad3)"
      (pins U3-3)
    )
    (net "unconnected-(U3-Pad4)"
      (pins U3-4)
    )
    (net "unconnected-(U3-Pad6)"
      (pins U3-6)
    )
    (net "unconnected-(U3-Pad8)"
      (pins U3-8)
    )
    (net "unconnected-(U3-Pad9)"
      (pins U3-9)
    )
    (net "unconnected-(U3-Pad10)"
      (pins U3-10)
    )
    (net "unconnected-(U3-Pad11)"
      (pins U3-11)
    )
    (net "unconnected-(U9-Pad12)"
      (pins U9-12)
    )
    (net "Net-(U4-Pad6)"
      (pins U4-6 U4-9)
    )
    (net "unconnected-(U9-Pad13)"
      (pins U9-13)
    )
    (net "unconnected-(U10-Pad1)"
      (pins U10-1)
    )
    (net "unconnected-(U10-Pad11)"
      (pins U10-11)
    )
    (net "unconnected-(U7-Pad12)"
      (pins U7-12)
    )
    (net "unconnected-(U11-Pad7)"
      (pins U11-7)
    )
    (net "unconnected-(U11-Pad8)"
      (pins U11-8)
    )
    (net "unconnected-(U11-Pad9)"
      (pins U11-9)
    )
    (net "unconnected-(U11-Pad12)"
      (pins U11-12)
    )
    (net "unconnected-(U12-Pad2)"
      (pins U12-2)
    )
    (net "unconnected-(U12-Pad3)"
      (pins U12-3)
    )
    (net "unconnected-(U12-Pad4)"
      (pins U12-4)
    )
    (net "unconnected-(U12-Pad5)"
      (pins U12-5)
    )
    (net "unconnected-(U12-Pad6)"
      (pins U12-6)
    )
    (net "~{MSR-DATA}"
      (pins U10-17 U8-3)
    )
    (net "~{FDC-DACK}"
      (pins U10-15 U8-5)
    )
    (net "FDC-TC"
      (pins U10-18 U8-6)
    )
    (net "~{LDOR}"
      (pins U10-14 U8-18)
    )
    (net "~{LDCR}"
      (pins U10-16 U8-19)
    )
    (net "FDC-RESET"
      (pins U10-19 U8-20)
    )
    (net "unconnected-(U12-Pad7)"
      (pins U12-7)
    )
    (net "unconnected-(U12-Pad8)"
      (pins U12-8)
    )
    (net "unconnected-(U12-Pad12)"
      (pins U12-12)
    )
    (net "unconnected-(U12-Pad17)"
      (pins U12-17)
    )
    (net "unconnected-(U10-Pad12)"
      (pins U10-12)
    )
    (net "unconnected-(U12-Pad18)"
      (pins U12-18)
    )
    (net "unconnected-(U11-Pad1)"
      (pins U11-1)
    )
    (net "unconnected-(U12-Pad19)"
      (pins U12-19)
    )
    (net "unconnected-(U11-Pad11)"
      (pins U11-11)
    )
    (net "unconnected-(U11-Pad13)"
      (pins U11-13)
    )
    (net "unconnected-(U15-Pad4)"
      (pins U15-4)
    )
    (net "unconnected-(U15-Pad6)"
      (pins U15-6)
    )
    (net "unconnected-(U15-Pad8)"
      (pins U15-8)
    )
    (net "unconnected-(U12-Pad9)"
      (pins U12-9)
    )
    (net "unconnected-(U15-Pad12)"
      (pins U15-12)
    )
    (net "unconnected-(U12-Pad11)"
      (pins U12-11)
    )
    (net "unconnected-(U12-Pad13)"
      (pins U12-13)
    )
    (net "unconnected-(U12-Pad14)"
      (pins U12-14)
    )
    (net "unconnected-(U12-Pad15)"
      (pins U12-15)
    )
    (net "unconnected-(U12-Pad16)"
      (pins U12-16)
    )
    (net "unconnected-(U15-Pad14)"
      (pins U15-14)
    )
    (net "unconnected-(U15-Pad16)"
      (pins U15-16)
    )
    (net "unconnected-(U17-Pad3)"
      (pins U17-3)
    )
    (net "unconnected-(U17-Pad5)"
      (pins U17-5)
    )
    (net "unconnected-(U17-Pad11)"
      (pins U17-11)
    )
    (net "unconnected-(U17-Pad13)"
      (pins U17-13)
    )
    (net "unconnected-(U19-Pad7)"
      (pins U19-7)
    )
    (net "unconnected-(U17-Pad12)"
      (pins U17-12)
    )
    (net /PPIDE/GND_PLCC
      (pins R27-2 U6-8)
    )
    (net /FDC/GND_PLCC
      (pins R28-2 U8-34)
    )
    (net "16MHZ-CLK"
      (pins U17-2 U8-26 U7-8 U7-11)
    )
    (net "/FDC/~{RWC}"
      (pins U8-39 P10-2)
    )
    (net "/FDC/~{IDX}"
      (pins U8-43 RP1-7 P10-8)
    )
    (net "/FDC/~{MO1}"
      (pins U8-36 P10-10)
    )
    (net "/FDC/~{DS2}"
      (pins U8-35 P10-12)
    )
    (net "/FDC/~{DS1}"
      (pins U8-33 P10-14)
    )
    (net "/FDC/~{MO2}"
      (pins U8-37 P10-16)
    )
    (net "/FDC/~{DIRC}"
      (pins U8-31 P10-18)
    )
    (net "/FDC/~{STEP}"
      (pins U8-32 P10-20)
    )
    (net "/FDC/~{WD}"
      (pins U8-30 P10-22)
    )
    (net "/FDC/~{WE}"
      (pins U8-29 P10-24)
    )
    (net "/FDC/~{TR00}"
      (pins U8-42 RP1-6 P10-26)
    )
    (net "/FDC/~{WP}"
      (pins U8-41 RP1-5 P10-28)
    )
    (net "/FDC/~{RDD}"
      (pins U8-21 RP1-3 P10-30)
    )
    (net "/FDC/~{HS}"
      (pins U8-28 P10-32)
    )
    (net "/FDC/~{DCHG}"
      (pins U8-40 RP1-4 P10-34)
    )
    (net /FDC/PCVAL
      (pins U8-27 RP1-8)
    )
    (class kicad_default
      (circuit
        (use_via Via[0-1]_800:400_um)
      )
      (rule
        (width 250)
        (clearance 200.1)
      )
    )
    (class Power +12V -12V /PPIDE/VCC_IDE /PPIDE/VCC_PP /SPI/VDD GND VCC
      (circuit
        (use_via Via[0-1]_800:400_um)
      )
      (rule
        (width 1000)
        (clearance 200.1)
      )
    )
    (class ThinPower /FDC/GND_PLCC /PPIDE/GND_PLCC
      (circuit
        (use_via Via[0-1]_800:400_um)
      )
      (rule
        (width 700)
        (clearance 200.1)
      )
    )
  )
  (wiring
  )
)
