TimeQuest Timing Analyzer report for histogram
Sat Mar 18 02:03:38 2017
Quartus II 32-bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'CLOCK_50'
 12. Slow Model Hold: 'CLOCK_50'
 13. Slow Model Minimum Pulse Width: 'CLOCK_50'
 14. Setup Times
 15. Hold Times
 16. Clock to Output Times
 17. Minimum Clock to Output Times
 18. Fast Model Setup Summary
 19. Fast Model Hold Summary
 20. Fast Model Recovery Summary
 21. Fast Model Removal Summary
 22. Fast Model Minimum Pulse Width Summary
 23. Fast Model Setup: 'CLOCK_50'
 24. Fast Model Hold: 'CLOCK_50'
 25. Fast Model Minimum Pulse Width: 'CLOCK_50'
 26. Setup Times
 27. Hold Times
 28. Clock to Output Times
 29. Minimum Clock to Output Times
 30. Multicorner Timing Analysis Summary
 31. Setup Times
 32. Hold Times
 33. Clock to Output Times
 34. Minimum Clock to Output Times
 35. Setup Transfers
 36. Hold Transfers
 37. Report TCCS
 38. Report RSKM
 39. Unconstrained Paths
 40. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; histogram                                                         ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C35F672C6                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                               ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets      ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+
; CLOCK_50   ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLOCK_50 } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+


+--------------------------------------------------+
; Slow Model Fmax Summary                          ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 161.55 MHz ; 161.55 MHz      ; CLOCK_50   ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------+
; Slow Model Setup Summary          ;
+----------+--------+---------------+
; Clock    ; Slack  ; End Point TNS ;
+----------+--------+---------------+
; CLOCK_50 ; -5.190 ; -4046.008     ;
+----------+--------+---------------+


+----------------------------------+
; Slow Model Hold Summary          ;
+----------+-------+---------------+
; Clock    ; Slack ; End Point TNS ;
+----------+-------+---------------+
; CLOCK_50 ; 0.391 ; 0.000         ;
+----------+-------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Slow Model Minimum Pulse Width Summary ;
+----------+--------+--------------------+
; Clock    ; Slack  ; End Point TNS      ;
+----------+--------+--------------------+
; CLOCK_50 ; -1.627 ; -1843.676          ;
+----------+--------+--------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'CLOCK_50'                                                                                                                                                                                                                          ;
+--------+--------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                ; To Node                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+--------------+-------------+--------------+------------+------------+
; -5.190 ; histogram_lane:histogram_lane_3|hist_out[1]                                                                              ; Data_Distributer:data_distributer|h_mem~93  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.034     ; 6.192      ;
; -5.176 ; histogram_lane:histogram_lane_3|hist_out[1]                                                                              ; Data_Distributer:data_distributer|h_mem~77  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.034     ; 6.178      ;
; -5.146 ; histogram_lane:histogram_lane_3|hist_out[1]                                                                              ; Data_Distributer:data_distributer|h_mem~94  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.034     ; 6.148      ;
; -5.146 ; histogram_lane:histogram_lane_3|hist_out[1]                                                                              ; Data_Distributer:data_distributer|h_mem~126 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.034     ; 6.148      ;
; -5.135 ; histogram_lane:histogram_lane_3|hist_out[1]                                                                              ; Data_Distributer:data_distributer|h_mem~127 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.034     ; 6.137      ;
; -5.133 ; histogram_lane:histogram_lane_3|hist_out[1]                                                                              ; Data_Distributer:data_distributer|h_mem~95  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.034     ; 6.135      ;
; -5.116 ; histogram_lane:histogram_lane_3|hist_out[1]                                                                              ; Data_Distributer:data_distributer|h_mem~125 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.034     ; 6.118      ;
; -5.114 ; histogram_lane:histogram_lane_3|hist_out[1]                                                                              ; Data_Distributer:data_distributer|h_mem~31  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.033     ; 6.117      ;
; -5.097 ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a6~portb_address_reg0  ; histogram_lane:histogram_lane_2|bins[5][1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 6.056      ;
; -5.097 ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a6~portb_address_reg0  ; histogram_lane:histogram_lane_2|bins[5][2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 6.056      ;
; -5.097 ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a6~portb_address_reg0  ; histogram_lane:histogram_lane_2|bins[5][3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 6.056      ;
; -5.097 ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a6~portb_address_reg0  ; histogram_lane:histogram_lane_2|bins[5][4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 6.056      ;
; -5.097 ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a6~portb_address_reg0  ; histogram_lane:histogram_lane_2|bins[5][5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 6.056      ;
; -5.097 ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a6~portb_address_reg0  ; histogram_lane:histogram_lane_2|bins[5][6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 6.056      ;
; -5.097 ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a6~portb_address_reg0  ; histogram_lane:histogram_lane_2|bins[5][7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 6.056      ;
; -5.097 ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a6~portb_address_reg0  ; histogram_lane:histogram_lane_2|bins[5][8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 6.056      ;
; -5.097 ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a6~portb_address_reg0  ; histogram_lane:histogram_lane_2|bins[5][9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 6.056      ;
; -5.097 ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a6~portb_address_reg0  ; histogram_lane:histogram_lane_2|bins[5][10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 6.056      ;
; -5.097 ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a6~portb_address_reg0  ; histogram_lane:histogram_lane_2|bins[5][11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 6.056      ;
; -5.097 ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a6~portb_address_reg0  ; histogram_lane:histogram_lane_2|bins[5][12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 6.056      ;
; -5.097 ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a6~portb_address_reg0  ; histogram_lane:histogram_lane_2|bins[5][13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 6.056      ;
; -5.097 ; histogram_lane:histogram_lane_3|hist_out[1]                                                                              ; Data_Distributer:data_distributer|h_mem~75  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.017     ; 6.116      ;
; -5.097 ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a6~portb_address_reg1  ; histogram_lane:histogram_lane_2|bins[5][1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 6.056      ;
; -5.097 ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a6~portb_address_reg2  ; histogram_lane:histogram_lane_2|bins[5][1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 6.056      ;
; -5.097 ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a6~portb_address_reg3  ; histogram_lane:histogram_lane_2|bins[5][1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 6.056      ;
; -5.097 ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a6~portb_address_reg4  ; histogram_lane:histogram_lane_2|bins[5][1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 6.056      ;
; -5.097 ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a6~portb_address_reg5  ; histogram_lane:histogram_lane_2|bins[5][1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 6.056      ;
; -5.097 ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a6~portb_address_reg6  ; histogram_lane:histogram_lane_2|bins[5][1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 6.056      ;
; -5.097 ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a6~portb_address_reg7  ; histogram_lane:histogram_lane_2|bins[5][1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 6.056      ;
; -5.097 ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a6~portb_address_reg8  ; histogram_lane:histogram_lane_2|bins[5][1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 6.056      ;
; -5.097 ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a6~portb_address_reg9  ; histogram_lane:histogram_lane_2|bins[5][1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 6.056      ;
; -5.097 ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a6~portb_address_reg10 ; histogram_lane:histogram_lane_2|bins[5][1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 6.056      ;
; -5.097 ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a6~portb_address_reg11 ; histogram_lane:histogram_lane_2|bins[5][1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 6.056      ;
; -5.097 ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a6~portb_address_reg1  ; histogram_lane:histogram_lane_2|bins[5][2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 6.056      ;
; -5.097 ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a6~portb_address_reg2  ; histogram_lane:histogram_lane_2|bins[5][2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 6.056      ;
; -5.097 ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a6~portb_address_reg3  ; histogram_lane:histogram_lane_2|bins[5][2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 6.056      ;
; -5.097 ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a6~portb_address_reg4  ; histogram_lane:histogram_lane_2|bins[5][2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 6.056      ;
; -5.097 ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a6~portb_address_reg5  ; histogram_lane:histogram_lane_2|bins[5][2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 6.056      ;
; -5.097 ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a6~portb_address_reg6  ; histogram_lane:histogram_lane_2|bins[5][2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 6.056      ;
; -5.097 ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a6~portb_address_reg7  ; histogram_lane:histogram_lane_2|bins[5][2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 6.056      ;
; -5.097 ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a6~portb_address_reg8  ; histogram_lane:histogram_lane_2|bins[5][2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 6.056      ;
; -5.097 ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a6~portb_address_reg9  ; histogram_lane:histogram_lane_2|bins[5][2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 6.056      ;
; -5.097 ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a6~portb_address_reg10 ; histogram_lane:histogram_lane_2|bins[5][2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 6.056      ;
; -5.097 ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a6~portb_address_reg11 ; histogram_lane:histogram_lane_2|bins[5][2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 6.056      ;
; -5.097 ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a6~portb_address_reg1  ; histogram_lane:histogram_lane_2|bins[5][3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 6.056      ;
; -5.097 ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a6~portb_address_reg2  ; histogram_lane:histogram_lane_2|bins[5][3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 6.056      ;
; -5.097 ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a6~portb_address_reg3  ; histogram_lane:histogram_lane_2|bins[5][3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 6.056      ;
; -5.097 ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a6~portb_address_reg4  ; histogram_lane:histogram_lane_2|bins[5][3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 6.056      ;
; -5.097 ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a6~portb_address_reg5  ; histogram_lane:histogram_lane_2|bins[5][3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 6.056      ;
; -5.097 ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a6~portb_address_reg6  ; histogram_lane:histogram_lane_2|bins[5][3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 6.056      ;
; -5.097 ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a6~portb_address_reg7  ; histogram_lane:histogram_lane_2|bins[5][3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 6.056      ;
; -5.097 ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a6~portb_address_reg8  ; histogram_lane:histogram_lane_2|bins[5][3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 6.056      ;
; -5.097 ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a6~portb_address_reg9  ; histogram_lane:histogram_lane_2|bins[5][3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 6.056      ;
; -5.097 ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a6~portb_address_reg10 ; histogram_lane:histogram_lane_2|bins[5][3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 6.056      ;
; -5.097 ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a6~portb_address_reg11 ; histogram_lane:histogram_lane_2|bins[5][3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 6.056      ;
; -5.097 ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a6~portb_address_reg1  ; histogram_lane:histogram_lane_2|bins[5][4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 6.056      ;
; -5.097 ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a6~portb_address_reg2  ; histogram_lane:histogram_lane_2|bins[5][4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 6.056      ;
; -5.097 ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a6~portb_address_reg3  ; histogram_lane:histogram_lane_2|bins[5][4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 6.056      ;
; -5.097 ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a6~portb_address_reg4  ; histogram_lane:histogram_lane_2|bins[5][4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 6.056      ;
; -5.097 ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a6~portb_address_reg5  ; histogram_lane:histogram_lane_2|bins[5][4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 6.056      ;
; -5.097 ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a6~portb_address_reg6  ; histogram_lane:histogram_lane_2|bins[5][4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 6.056      ;
; -5.097 ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a6~portb_address_reg7  ; histogram_lane:histogram_lane_2|bins[5][4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 6.056      ;
; -5.097 ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a6~portb_address_reg8  ; histogram_lane:histogram_lane_2|bins[5][4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 6.056      ;
; -5.097 ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a6~portb_address_reg9  ; histogram_lane:histogram_lane_2|bins[5][4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 6.056      ;
; -5.097 ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a6~portb_address_reg10 ; histogram_lane:histogram_lane_2|bins[5][4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 6.056      ;
; -5.097 ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a6~portb_address_reg11 ; histogram_lane:histogram_lane_2|bins[5][4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 6.056      ;
; -5.097 ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a6~portb_address_reg1  ; histogram_lane:histogram_lane_2|bins[5][5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 6.056      ;
; -5.097 ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a6~portb_address_reg2  ; histogram_lane:histogram_lane_2|bins[5][5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 6.056      ;
; -5.097 ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a6~portb_address_reg3  ; histogram_lane:histogram_lane_2|bins[5][5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 6.056      ;
; -5.097 ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a6~portb_address_reg4  ; histogram_lane:histogram_lane_2|bins[5][5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 6.056      ;
; -5.097 ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a6~portb_address_reg5  ; histogram_lane:histogram_lane_2|bins[5][5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 6.056      ;
; -5.097 ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a6~portb_address_reg6  ; histogram_lane:histogram_lane_2|bins[5][5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 6.056      ;
; -5.097 ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a6~portb_address_reg7  ; histogram_lane:histogram_lane_2|bins[5][5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 6.056      ;
; -5.097 ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a6~portb_address_reg8  ; histogram_lane:histogram_lane_2|bins[5][5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 6.056      ;
; -5.097 ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a6~portb_address_reg9  ; histogram_lane:histogram_lane_2|bins[5][5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 6.056      ;
; -5.097 ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a6~portb_address_reg10 ; histogram_lane:histogram_lane_2|bins[5][5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 6.056      ;
; -5.097 ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a6~portb_address_reg11 ; histogram_lane:histogram_lane_2|bins[5][5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 6.056      ;
; -5.097 ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a6~portb_address_reg1  ; histogram_lane:histogram_lane_2|bins[5][6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 6.056      ;
; -5.097 ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a6~portb_address_reg2  ; histogram_lane:histogram_lane_2|bins[5][6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 6.056      ;
; -5.097 ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a6~portb_address_reg3  ; histogram_lane:histogram_lane_2|bins[5][6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 6.056      ;
; -5.097 ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a6~portb_address_reg4  ; histogram_lane:histogram_lane_2|bins[5][6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 6.056      ;
; -5.097 ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a6~portb_address_reg5  ; histogram_lane:histogram_lane_2|bins[5][6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 6.056      ;
; -5.097 ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a6~portb_address_reg6  ; histogram_lane:histogram_lane_2|bins[5][6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 6.056      ;
; -5.097 ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a6~portb_address_reg7  ; histogram_lane:histogram_lane_2|bins[5][6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 6.056      ;
; -5.097 ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a6~portb_address_reg8  ; histogram_lane:histogram_lane_2|bins[5][6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 6.056      ;
; -5.097 ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a6~portb_address_reg9  ; histogram_lane:histogram_lane_2|bins[5][6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 6.056      ;
; -5.097 ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a6~portb_address_reg10 ; histogram_lane:histogram_lane_2|bins[5][6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 6.056      ;
; -5.097 ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a6~portb_address_reg11 ; histogram_lane:histogram_lane_2|bins[5][6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 6.056      ;
; -5.097 ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a6~portb_address_reg1  ; histogram_lane:histogram_lane_2|bins[5][7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 6.056      ;
; -5.097 ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a6~portb_address_reg2  ; histogram_lane:histogram_lane_2|bins[5][7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 6.056      ;
; -5.097 ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a6~portb_address_reg3  ; histogram_lane:histogram_lane_2|bins[5][7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 6.056      ;
; -5.097 ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a6~portb_address_reg4  ; histogram_lane:histogram_lane_2|bins[5][7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 6.056      ;
; -5.097 ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a6~portb_address_reg5  ; histogram_lane:histogram_lane_2|bins[5][7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 6.056      ;
; -5.097 ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a6~portb_address_reg6  ; histogram_lane:histogram_lane_2|bins[5][7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 6.056      ;
; -5.097 ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a6~portb_address_reg7  ; histogram_lane:histogram_lane_2|bins[5][7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 6.056      ;
; -5.097 ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a6~portb_address_reg8  ; histogram_lane:histogram_lane_2|bins[5][7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 6.056      ;
; -5.097 ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a6~portb_address_reg9  ; histogram_lane:histogram_lane_2|bins[5][7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 6.056      ;
; -5.097 ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a6~portb_address_reg10 ; histogram_lane:histogram_lane_2|bins[5][7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 6.056      ;
; -5.097 ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a6~portb_address_reg11 ; histogram_lane:histogram_lane_2|bins[5][7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 6.056      ;
; -5.097 ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a6~portb_address_reg1  ; histogram_lane:histogram_lane_2|bins[5][8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 6.056      ;
+--------+--------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'CLOCK_50'                                                                                                                                                                                             ;
+-------+---------------------------------------------------------------------+---------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                           ; To Node                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------+---------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.391 ; Data_Distributer:data_distributer|uart:u0|rx_count[2]               ; Data_Distributer:data_distributer|uart:u0|rx_count[2]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Data_Distributer:data_distributer|uart:u0|rx_count[3]               ; Data_Distributer:data_distributer|uart:u0|rx_count[3]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Data_Distributer:data_distributer|uart:u0|rx_count[0]               ; Data_Distributer:data_distributer|uart:u0|rx_count[0]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Data_Distributer:data_distributer|uart:u0|rx_count[1]               ; Data_Distributer:data_distributer|uart:u0|rx_count[1]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Data_Distributer:data_distributer|uart:u0|rx_count[4]               ; Data_Distributer:data_distributer|uart:u0|rx_count[4]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Data_Distributer:data_distributer|uart:u0|rx_sampleCount[0]         ; Data_Distributer:data_distributer|uart:u0|rx_sampleCount[0]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Data_Distributer:data_distributer|uart:u0|rx_sampleCount[1]         ; Data_Distributer:data_distributer|uart:u0|rx_sampleCount[1]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Data_Distributer:data_distributer|uart:u0|rx_sampleCount[2]         ; Data_Distributer:data_distributer|uart:u0|rx_sampleCount[2]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Data_Distributer:data_distributer|uart:u0|rx_state.RX_RECEIVING     ; Data_Distributer:data_distributer|uart:u0|rx_state.RX_RECEIVING     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Data_Distributer:data_distributer|uart:u0|rx_state.RX_CHECK_START   ; Data_Distributer:data_distributer|uart:u0|rx_state.RX_CHECK_START   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Data_Distributer:data_distributer|uart:u0|rx_state.RX_INITIAL_STATE ; Data_Distributer:data_distributer|uart:u0|rx_state.RX_INITIAL_STATE ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Data_Distributer:data_distributer|uart:u0|rx_state.RX_WAIT_FOR_STOP ; Data_Distributer:data_distributer|uart:u0|rx_state.RX_WAIT_FOR_STOP ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Data_Distributer:data_distributer|uart:u0|rx_validInternal          ; Data_Distributer:data_distributer|uart:u0|rx_validInternal          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; next_histogram_write_address[1]                                     ; next_histogram_write_address[1]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; next_histogram_write_address[2]                                     ; next_histogram_write_address[2]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; next_histogram_write_address[0]                                     ; next_histogram_write_address[0]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; histogram_transmit                                                  ; histogram_transmit                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Data_Distributer:data_distributer|state.WAIT_FOR_START              ; Data_Distributer:data_distributer|state.WAIT_FOR_START              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Data_Distributer:data_distributer|byte_count[2]                     ; Data_Distributer:data_distributer|byte_count[2]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Data_Distributer:data_distributer|byte_count[1]                     ; Data_Distributer:data_distributer|byte_count[1]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Data_Distributer:data_distributer|byte_count[0]                     ; Data_Distributer:data_distributer|byte_count[0]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Data_Distributer:data_distributer|uart:u0|tx_sampleCount[0]         ; Data_Distributer:data_distributer|uart:u0|tx_sampleCount[0]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Data_Distributer:data_distributer|uart:u0|tx_sampleCount[1]         ; Data_Distributer:data_distributer|uart:u0|tx_sampleCount[1]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Data_Distributer:data_distributer|uart:u0|tx_sampleCount[2]         ; Data_Distributer:data_distributer|uart:u0|tx_sampleCount[2]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Data_Distributer:data_distributer|uart:u0|tx_sampleCount[3]         ; Data_Distributer:data_distributer|uart:u0|tx_sampleCount[3]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Data_Distributer:data_distributer|uart:u0|tx_state                  ; Data_Distributer:data_distributer|uart:u0|tx_state                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Data_Distributer:data_distributer|uart:u0|tx_ready                  ; Data_Distributer:data_distributer|uart:u0|tx_ready                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; histogram_write_enable                                              ; histogram_write_enable                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; reset_lanes                                                         ; reset_lanes                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; histogram_lane_enable                                               ; histogram_lane_enable                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Data_Distributer:data_distributer|uart:u0|tx                        ; Data_Distributer:data_distributer|uart:u0|tx                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; s                                                                   ; s                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.516 ; next_state.000                                                      ; current_state.000                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.782      ;
; 0.519 ; next_state.001                                                      ; current_state.001                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.785      ;
; 0.519 ; Data_Distributer:data_distributer|histogram_data_internal[3]        ; Data_Distributer:data_distributer|uart:u0|tx_dataBuffer[4]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.785      ;
; 0.520 ; Data_Distributer:data_distributer|uart:u0|rx_data[5]                ; Data_Distributer:data_distributer|i_data_in[29]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.786      ;
; 0.520 ; Data_Distributer:data_distributer|i_data_in[13]                     ; Data_Distributer:data_distributer|i_data_in[5]                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.786      ;
; 0.520 ; Data_Distributer:data_distributer|histogram_data_internal[5]        ; Data_Distributer:data_distributer|uart:u0|tx_dataBuffer[6]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.786      ;
; 0.520 ; Data_Distributer:data_distributer|histogram_data_internal[8]        ; Data_Distributer:data_distributer|uart:u0|tx_dataBuffer[1]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.786      ;
; 0.521 ; histogram_lane:histogram_lane_1|bins[5][13]                         ; histogram_lane:histogram_lane_1|bins[5][13]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.787      ;
; 0.522 ; next_state.011                                                      ; current_state.011                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.788      ;
; 0.522 ; Data_Distributer:data_distributer|histogram_data_internal[14]       ; Data_Distributer:data_distributer|uart:u0|tx_dataBuffer[7]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.788      ;
; 0.524 ; Data_Distributer:data_distributer|i_data_in[21]                     ; Data_Distributer:data_distributer|i_data_in[13]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.790      ;
; 0.524 ; Data_Distributer:data_distributer|histogram_data_internal[10]       ; Data_Distributer:data_distributer|uart:u0|tx_dataBuffer[3]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.790      ;
; 0.525 ; Data_Distributer:data_distributer|histogram_data_internal[7]        ; Data_Distributer:data_distributer|uart:u0|tx_dataBuffer[8]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.791      ;
; 0.526 ; Data_Distributer:data_distributer|i_data_in[23]                     ; Data_Distributer:data_distributer|i_data_in[15]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.792      ;
; 0.526 ; Data_Distributer:data_distributer|histogram_data_internal[9]        ; Data_Distributer:data_distributer|uart:u0|tx_dataBuffer[2]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.792      ;
; 0.527 ; current_state.010                                                   ; next_state.100                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.793      ;
; 0.527 ; histogram_lane:histogram_lane_2|bins[5][13]                         ; histogram_lane:histogram_lane_2|bins[5][13]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.793      ;
; 0.529 ; Data_Distributer:data_distributer|i_data_in[29]                     ; Data_Distributer:data_distributer|i_data_in[21]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.795      ;
; 0.529 ; Data_Distributer:data_distributer|uart:u0|tx_sampleCount[1]         ; Data_Distributer:data_distributer|uart:u0|tx_sampleCount[3]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.795      ;
; 0.530 ; image_data_address[11]                                              ; image_data_address[11]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.796      ;
; 0.530 ; Data_Distributer:data_distributer|i_data_in[31]                     ; Data_Distributer:data_distributer|i_data_in[23]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.796      ;
; 0.530 ; histogram_lane:histogram_lane_3|bins[2][13]                         ; histogram_lane:histogram_lane_3|bins[2][13]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.796      ;
; 0.530 ; histogram_lane:histogram_lane_3|bins[0][13]                         ; histogram_lane:histogram_lane_3|bins[0][13]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.796      ;
; 0.530 ; histogram_lane:histogram_lane_3|bins[1][13]                         ; histogram_lane:histogram_lane_3|bins[1][13]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.796      ;
; 0.530 ; histogram_lane:histogram_lane_3|bins[5][13]                         ; histogram_lane:histogram_lane_3|bins[5][13]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.796      ;
; 0.530 ; histogram_lane:histogram_lane_3|bins[4][13]                         ; histogram_lane:histogram_lane_3|bins[4][13]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.796      ;
; 0.530 ; histogram_lane:histogram_lane_3|bins[6][13]                         ; histogram_lane:histogram_lane_3|bins[6][13]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.796      ;
; 0.530 ; histogram_lane:histogram_lane_2|bins[7][13]                         ; histogram_lane:histogram_lane_2|bins[7][13]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.796      ;
; 0.530 ; histogram_lane:histogram_lane_2|bins[6][13]                         ; histogram_lane:histogram_lane_2|bins[6][13]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.796      ;
; 0.530 ; histogram_lane:histogram_lane_2|bins[4][13]                         ; histogram_lane:histogram_lane_2|bins[4][13]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.796      ;
; 0.530 ; histogram_lane:histogram_lane_2|bins[2][13]                         ; histogram_lane:histogram_lane_2|bins[2][13]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.796      ;
; 0.530 ; histogram_lane:histogram_lane_0|bins[7][13]                         ; histogram_lane:histogram_lane_0|bins[7][13]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.796      ;
; 0.530 ; histogram_lane:histogram_lane_0|bins[0][13]                         ; histogram_lane:histogram_lane_0|bins[0][13]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.796      ;
; 0.530 ; histogram_lane:histogram_lane_0|bins[2][13]                         ; histogram_lane:histogram_lane_0|bins[2][13]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.796      ;
; 0.530 ; histogram_lane:histogram_lane_1|bins[0][13]                         ; histogram_lane:histogram_lane_1|bins[0][13]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.796      ;
; 0.530 ; histogram_lane:histogram_lane_1|bins[3][13]                         ; histogram_lane:histogram_lane_1|bins[3][13]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.796      ;
; 0.530 ; histogram_lane:histogram_lane_1|bins[4][13]                         ; histogram_lane:histogram_lane_1|bins[4][13]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.796      ;
; 0.530 ; histogram_lane:histogram_lane_1|bins[6][13]                         ; histogram_lane:histogram_lane_1|bins[6][13]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.796      ;
; 0.530 ; histogram_lane:histogram_lane_1|bins[7][13]                         ; histogram_lane:histogram_lane_1|bins[7][13]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.796      ;
; 0.530 ; Data_Distributer:data_distributer|uart:u0|tx_sampleCount[1]         ; Data_Distributer:data_distributer|uart:u0|tx_sampleCount[2]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.796      ;
; 0.531 ; Data_Distributer:data_distributer|uart:u0|count[15]                 ; Data_Distributer:data_distributer|uart:u0|count[15]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.797      ;
; 0.531 ; Data_Distributer:data_distributer|h_addr_internal[15]               ; Data_Distributer:data_distributer|h_addr_internal[15]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.797      ;
; 0.531 ; Data_Distributer:data_distributer|i_data_in[22]                     ; Data_Distributer:data_distributer|i_data_in[14]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.797      ;
; 0.531 ; histogram_lane:histogram_lane_3|bins[3][13]                         ; histogram_lane:histogram_lane_3|bins[3][13]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.797      ;
; 0.531 ; histogram_lane:histogram_lane_3|bins[7][13]                         ; histogram_lane:histogram_lane_3|bins[7][13]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.797      ;
; 0.531 ; histogram_lane:histogram_lane_2|bins[3][13]                         ; histogram_lane:histogram_lane_2|bins[3][13]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.797      ;
; 0.531 ; histogram_lane:histogram_lane_2|bins[1][13]                         ; histogram_lane:histogram_lane_2|bins[1][13]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.797      ;
; 0.531 ; histogram_lane:histogram_lane_2|bins[0][13]                         ; histogram_lane:histogram_lane_2|bins[0][13]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.797      ;
; 0.531 ; histogram_lane:histogram_lane_0|bins[5][13]                         ; histogram_lane:histogram_lane_0|bins[5][13]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.797      ;
; 0.531 ; histogram_lane:histogram_lane_0|bins[6][13]                         ; histogram_lane:histogram_lane_0|bins[6][13]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.797      ;
; 0.531 ; histogram_lane:histogram_lane_0|bins[4][13]                         ; histogram_lane:histogram_lane_0|bins[4][13]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.797      ;
; 0.531 ; histogram_lane:histogram_lane_0|bins[1][13]                         ; histogram_lane:histogram_lane_0|bins[1][13]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.797      ;
; 0.531 ; histogram_lane:histogram_lane_0|bins[3][13]                         ; histogram_lane:histogram_lane_0|bins[3][13]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.797      ;
; 0.531 ; histogram_lane:histogram_lane_1|bins[1][13]                         ; histogram_lane:histogram_lane_1|bins[1][13]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.797      ;
; 0.531 ; histogram_lane:histogram_lane_1|bins[2][13]                         ; histogram_lane:histogram_lane_1|bins[2][13]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.797      ;
; 0.532 ; Data_Distributer:data_distributer|uart:u0|rx_sampleCount[0]         ; Data_Distributer:data_distributer|uart:u0|rx_sampleCount[2]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.798      ;
; 0.533 ; Data_Distributer:data_distributer|uart:u0|rx_sampleCount[0]         ; Data_Distributer:data_distributer|uart:u0|rx_sampleCount[1]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.799      ;
; 0.533 ; current_state.011                                                   ; reset_lanes                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.799      ;
; 0.534 ; current_state.011                                                   ; next_state.000                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.800      ;
; 0.548 ; Data_Distributer:data_distributer|uart:u0|tx_sampleCount[0]         ; Data_Distributer:data_distributer|uart:u0|tx_sampleCount[1]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.814      ;
; 0.549 ; next_histogram_write_address[1]                                     ; next_histogram_write_address[2]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.815      ;
; 0.560 ; Data_Distributer:data_distributer|state.TRANSMIT_DATA               ; Data_Distributer:data_distributer|state.TRANSMIT_WAIT_FOR_READY     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.826      ;
; 0.641 ; current_state.101                                                   ; next_state.100                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.907      ;
; 0.657 ; Data_Distributer:data_distributer|uart:u0|tx_dataBuffer[3]          ; Data_Distributer:data_distributer|uart:u0|tx_dataBuffer[2]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.923      ;
; 0.659 ; Data_Distributer:data_distributer|uart:u0|tx_dataBuffer[7]          ; Data_Distributer:data_distributer|uart:u0|tx_dataBuffer[6]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.925      ;
; 0.661 ; Data_Distributer:data_distributer|uart:u0|tx_dataBuffer[2]          ; Data_Distributer:data_distributer|uart:u0|tx_dataBuffer[1]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.927      ;
; 0.662 ; Data_Distributer:data_distributer|uart:u0|tx_dataBuffer[8]          ; Data_Distributer:data_distributer|uart:u0|tx_dataBuffer[7]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.928      ;
; 0.662 ; Data_Distributer:data_distributer|uart:u0|tx_dataBuffer[4]          ; Data_Distributer:data_distributer|uart:u0|tx_dataBuffer[3]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.928      ;
+-------+---------------------------------------------------------------------+---------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                                    ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                                    ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------------------------------------------------------------------+
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a0~porta_address_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a0~porta_address_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a0~porta_address_reg1   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a0~porta_address_reg1   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a0~porta_address_reg10  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a0~porta_address_reg10  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a0~porta_address_reg11  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a0~porta_address_reg11  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a0~porta_address_reg2   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a0~porta_address_reg2   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a0~porta_address_reg3   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a0~porta_address_reg3   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a0~porta_address_reg4   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a0~porta_address_reg4   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a0~porta_address_reg5   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a0~porta_address_reg5   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a0~porta_address_reg6   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a0~porta_address_reg6   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a0~porta_address_reg7   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a0~porta_address_reg7   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a0~porta_address_reg8   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a0~porta_address_reg8   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a0~porta_address_reg9   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a0~porta_address_reg9   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a0~porta_datain_reg0    ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a0~porta_datain_reg0    ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a0~porta_memory_reg0    ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a0~porta_memory_reg0    ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a0~porta_we_reg         ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a0~porta_we_reg         ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a0~portb_address_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a0~portb_address_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a0~portb_address_reg1   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a0~portb_address_reg1   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a0~portb_address_reg10  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a0~portb_address_reg10  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a0~portb_address_reg11  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a0~portb_address_reg11  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a0~portb_address_reg2   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a0~portb_address_reg2   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a0~portb_address_reg3   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a0~portb_address_reg3   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a0~portb_address_reg4   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a0~portb_address_reg4   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a0~portb_address_reg5   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a0~portb_address_reg5   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a0~portb_address_reg6   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a0~portb_address_reg6   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a0~portb_address_reg7   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a0~portb_address_reg7   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a0~portb_address_reg8   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a0~portb_address_reg8   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a0~portb_address_reg9   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a0~portb_address_reg9   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a10~porta_address_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a10~porta_address_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a10~porta_address_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a10~porta_address_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a10~porta_address_reg10 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a10~porta_address_reg10 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a10~porta_address_reg11 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a10~porta_address_reg11 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a10~porta_address_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a10~porta_address_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a10~porta_address_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a10~porta_address_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a10~porta_address_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a10~porta_address_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a10~porta_address_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a10~porta_address_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a10~porta_address_reg6  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a10~porta_address_reg6  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a10~porta_address_reg7  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a10~porta_address_reg7  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a10~porta_address_reg8  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a10~porta_address_reg8  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a10~porta_address_reg9  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a10~porta_address_reg9  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a10~porta_datain_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a10~porta_datain_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a10~porta_memory_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a10~porta_memory_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a10~porta_we_reg        ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a10~porta_we_reg        ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a10~portb_address_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a10~portb_address_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a10~portb_address_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a10~portb_address_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a10~portb_address_reg10 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a10~portb_address_reg10 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a10~portb_address_reg11 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a10~portb_address_reg11 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a10~portb_address_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a10~portb_address_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a10~portb_address_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a10~portb_address_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a10~portb_address_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a10~portb_address_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a10~portb_address_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a10~portb_address_reg5  ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; KEY[*]    ; CLOCK_50   ; 6.227 ; 6.227 ; Rise       ; CLOCK_50        ;
;  KEY[0]   ; CLOCK_50   ; 6.227 ; 6.227 ; Rise       ; CLOCK_50        ;
; UART_RXD  ; CLOCK_50   ; 4.104 ; 4.104 ; Rise       ; CLOCK_50        ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; KEY[*]    ; CLOCK_50   ; -3.701 ; -3.701 ; Rise       ; CLOCK_50        ;
;  KEY[0]   ; CLOCK_50   ; -3.701 ; -3.701 ; Rise       ; CLOCK_50        ;
; UART_RXD  ; CLOCK_50   ; -3.874 ; -3.874 ; Rise       ; CLOCK_50        ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; LEDG[*]   ; CLOCK_50   ; 8.918 ; 8.918 ; Rise       ; CLOCK_50        ;
;  LEDG[0]  ; CLOCK_50   ; 8.918 ; 8.918 ; Rise       ; CLOCK_50        ;
; UART_TXD  ; CLOCK_50   ; 7.536 ; 7.536 ; Rise       ; CLOCK_50        ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; LEDG[*]   ; CLOCK_50   ; 8.918 ; 8.918 ; Rise       ; CLOCK_50        ;
;  LEDG[0]  ; CLOCK_50   ; 8.918 ; 8.918 ; Rise       ; CLOCK_50        ;
; UART_TXD  ; CLOCK_50   ; 7.536 ; 7.536 ; Rise       ; CLOCK_50        ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------+
; Fast Model Setup Summary          ;
+----------+--------+---------------+
; Clock    ; Slack  ; End Point TNS ;
+----------+--------+---------------+
; CLOCK_50 ; -2.403 ; -1561.526     ;
+----------+--------+---------------+


+----------------------------------+
; Fast Model Hold Summary          ;
+----------+-------+---------------+
; Clock    ; Slack ; End Point TNS ;
+----------+-------+---------------+
; CLOCK_50 ; 0.215 ; 0.000         ;
+----------+-------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Fast Model Minimum Pulse Width Summary ;
+----------+--------+--------------------+
; Clock    ; Slack  ; End Point TNS      ;
+----------+--------+--------------------+
; CLOCK_50 ; -1.627 ; -1843.676          ;
+----------+--------+--------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'CLOCK_50'                                                                                                                                                                                                                          ;
+--------+--------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                ; To Node                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.403 ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a6~portb_address_reg0  ; histogram_lane:histogram_lane_2|bins[5][1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 3.376      ;
; -2.403 ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a6~portb_address_reg0  ; histogram_lane:histogram_lane_2|bins[5][2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 3.376      ;
; -2.403 ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a6~portb_address_reg0  ; histogram_lane:histogram_lane_2|bins[5][3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 3.376      ;
; -2.403 ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a6~portb_address_reg0  ; histogram_lane:histogram_lane_2|bins[5][4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 3.376      ;
; -2.403 ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a6~portb_address_reg0  ; histogram_lane:histogram_lane_2|bins[5][5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 3.376      ;
; -2.403 ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a6~portb_address_reg0  ; histogram_lane:histogram_lane_2|bins[5][6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 3.376      ;
; -2.403 ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a6~portb_address_reg0  ; histogram_lane:histogram_lane_2|bins[5][7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 3.376      ;
; -2.403 ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a6~portb_address_reg0  ; histogram_lane:histogram_lane_2|bins[5][8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 3.376      ;
; -2.403 ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a6~portb_address_reg0  ; histogram_lane:histogram_lane_2|bins[5][9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 3.376      ;
; -2.403 ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a6~portb_address_reg0  ; histogram_lane:histogram_lane_2|bins[5][10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 3.376      ;
; -2.403 ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a6~portb_address_reg0  ; histogram_lane:histogram_lane_2|bins[5][11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 3.376      ;
; -2.403 ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a6~portb_address_reg0  ; histogram_lane:histogram_lane_2|bins[5][12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 3.376      ;
; -2.403 ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a6~portb_address_reg0  ; histogram_lane:histogram_lane_2|bins[5][13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 3.376      ;
; -2.403 ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a6~portb_address_reg1  ; histogram_lane:histogram_lane_2|bins[5][1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 3.376      ;
; -2.403 ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a6~portb_address_reg2  ; histogram_lane:histogram_lane_2|bins[5][1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 3.376      ;
; -2.403 ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a6~portb_address_reg3  ; histogram_lane:histogram_lane_2|bins[5][1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 3.376      ;
; -2.403 ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a6~portb_address_reg4  ; histogram_lane:histogram_lane_2|bins[5][1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 3.376      ;
; -2.403 ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a6~portb_address_reg5  ; histogram_lane:histogram_lane_2|bins[5][1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 3.376      ;
; -2.403 ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a6~portb_address_reg6  ; histogram_lane:histogram_lane_2|bins[5][1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 3.376      ;
; -2.403 ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a6~portb_address_reg7  ; histogram_lane:histogram_lane_2|bins[5][1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 3.376      ;
; -2.403 ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a6~portb_address_reg8  ; histogram_lane:histogram_lane_2|bins[5][1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 3.376      ;
; -2.403 ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a6~portb_address_reg9  ; histogram_lane:histogram_lane_2|bins[5][1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 3.376      ;
; -2.403 ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a6~portb_address_reg10 ; histogram_lane:histogram_lane_2|bins[5][1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 3.376      ;
; -2.403 ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a6~portb_address_reg11 ; histogram_lane:histogram_lane_2|bins[5][1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 3.376      ;
; -2.403 ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a6~portb_address_reg1  ; histogram_lane:histogram_lane_2|bins[5][2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 3.376      ;
; -2.403 ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a6~portb_address_reg2  ; histogram_lane:histogram_lane_2|bins[5][2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 3.376      ;
; -2.403 ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a6~portb_address_reg3  ; histogram_lane:histogram_lane_2|bins[5][2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 3.376      ;
; -2.403 ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a6~portb_address_reg4  ; histogram_lane:histogram_lane_2|bins[5][2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 3.376      ;
; -2.403 ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a6~portb_address_reg5  ; histogram_lane:histogram_lane_2|bins[5][2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 3.376      ;
; -2.403 ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a6~portb_address_reg6  ; histogram_lane:histogram_lane_2|bins[5][2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 3.376      ;
; -2.403 ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a6~portb_address_reg7  ; histogram_lane:histogram_lane_2|bins[5][2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 3.376      ;
; -2.403 ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a6~portb_address_reg8  ; histogram_lane:histogram_lane_2|bins[5][2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 3.376      ;
; -2.403 ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a6~portb_address_reg9  ; histogram_lane:histogram_lane_2|bins[5][2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 3.376      ;
; -2.403 ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a6~portb_address_reg10 ; histogram_lane:histogram_lane_2|bins[5][2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 3.376      ;
; -2.403 ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a6~portb_address_reg11 ; histogram_lane:histogram_lane_2|bins[5][2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 3.376      ;
; -2.403 ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a6~portb_address_reg1  ; histogram_lane:histogram_lane_2|bins[5][3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 3.376      ;
; -2.403 ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a6~portb_address_reg2  ; histogram_lane:histogram_lane_2|bins[5][3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 3.376      ;
; -2.403 ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a6~portb_address_reg3  ; histogram_lane:histogram_lane_2|bins[5][3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 3.376      ;
; -2.403 ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a6~portb_address_reg4  ; histogram_lane:histogram_lane_2|bins[5][3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 3.376      ;
; -2.403 ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a6~portb_address_reg5  ; histogram_lane:histogram_lane_2|bins[5][3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 3.376      ;
; -2.403 ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a6~portb_address_reg6  ; histogram_lane:histogram_lane_2|bins[5][3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 3.376      ;
; -2.403 ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a6~portb_address_reg7  ; histogram_lane:histogram_lane_2|bins[5][3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 3.376      ;
; -2.403 ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a6~portb_address_reg8  ; histogram_lane:histogram_lane_2|bins[5][3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 3.376      ;
; -2.403 ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a6~portb_address_reg9  ; histogram_lane:histogram_lane_2|bins[5][3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 3.376      ;
; -2.403 ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a6~portb_address_reg10 ; histogram_lane:histogram_lane_2|bins[5][3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 3.376      ;
; -2.403 ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a6~portb_address_reg11 ; histogram_lane:histogram_lane_2|bins[5][3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 3.376      ;
; -2.403 ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a6~portb_address_reg1  ; histogram_lane:histogram_lane_2|bins[5][4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 3.376      ;
; -2.403 ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a6~portb_address_reg2  ; histogram_lane:histogram_lane_2|bins[5][4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 3.376      ;
; -2.403 ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a6~portb_address_reg3  ; histogram_lane:histogram_lane_2|bins[5][4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 3.376      ;
; -2.403 ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a6~portb_address_reg4  ; histogram_lane:histogram_lane_2|bins[5][4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 3.376      ;
; -2.403 ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a6~portb_address_reg5  ; histogram_lane:histogram_lane_2|bins[5][4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 3.376      ;
; -2.403 ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a6~portb_address_reg6  ; histogram_lane:histogram_lane_2|bins[5][4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 3.376      ;
; -2.403 ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a6~portb_address_reg7  ; histogram_lane:histogram_lane_2|bins[5][4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 3.376      ;
; -2.403 ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a6~portb_address_reg8  ; histogram_lane:histogram_lane_2|bins[5][4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 3.376      ;
; -2.403 ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a6~portb_address_reg9  ; histogram_lane:histogram_lane_2|bins[5][4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 3.376      ;
; -2.403 ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a6~portb_address_reg10 ; histogram_lane:histogram_lane_2|bins[5][4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 3.376      ;
; -2.403 ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a6~portb_address_reg11 ; histogram_lane:histogram_lane_2|bins[5][4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 3.376      ;
; -2.403 ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a6~portb_address_reg1  ; histogram_lane:histogram_lane_2|bins[5][5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 3.376      ;
; -2.403 ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a6~portb_address_reg2  ; histogram_lane:histogram_lane_2|bins[5][5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 3.376      ;
; -2.403 ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a6~portb_address_reg3  ; histogram_lane:histogram_lane_2|bins[5][5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 3.376      ;
; -2.403 ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a6~portb_address_reg4  ; histogram_lane:histogram_lane_2|bins[5][5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 3.376      ;
; -2.403 ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a6~portb_address_reg5  ; histogram_lane:histogram_lane_2|bins[5][5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 3.376      ;
; -2.403 ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a6~portb_address_reg6  ; histogram_lane:histogram_lane_2|bins[5][5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 3.376      ;
; -2.403 ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a6~portb_address_reg7  ; histogram_lane:histogram_lane_2|bins[5][5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 3.376      ;
; -2.403 ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a6~portb_address_reg8  ; histogram_lane:histogram_lane_2|bins[5][5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 3.376      ;
; -2.403 ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a6~portb_address_reg9  ; histogram_lane:histogram_lane_2|bins[5][5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 3.376      ;
; -2.403 ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a6~portb_address_reg10 ; histogram_lane:histogram_lane_2|bins[5][5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 3.376      ;
; -2.403 ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a6~portb_address_reg11 ; histogram_lane:histogram_lane_2|bins[5][5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 3.376      ;
; -2.403 ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a6~portb_address_reg1  ; histogram_lane:histogram_lane_2|bins[5][6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 3.376      ;
; -2.403 ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a6~portb_address_reg2  ; histogram_lane:histogram_lane_2|bins[5][6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 3.376      ;
; -2.403 ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a6~portb_address_reg3  ; histogram_lane:histogram_lane_2|bins[5][6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 3.376      ;
; -2.403 ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a6~portb_address_reg4  ; histogram_lane:histogram_lane_2|bins[5][6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 3.376      ;
; -2.403 ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a6~portb_address_reg5  ; histogram_lane:histogram_lane_2|bins[5][6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 3.376      ;
; -2.403 ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a6~portb_address_reg6  ; histogram_lane:histogram_lane_2|bins[5][6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 3.376      ;
; -2.403 ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a6~portb_address_reg7  ; histogram_lane:histogram_lane_2|bins[5][6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 3.376      ;
; -2.403 ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a6~portb_address_reg8  ; histogram_lane:histogram_lane_2|bins[5][6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 3.376      ;
; -2.403 ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a6~portb_address_reg9  ; histogram_lane:histogram_lane_2|bins[5][6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 3.376      ;
; -2.403 ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a6~portb_address_reg10 ; histogram_lane:histogram_lane_2|bins[5][6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 3.376      ;
; -2.403 ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a6~portb_address_reg11 ; histogram_lane:histogram_lane_2|bins[5][6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 3.376      ;
; -2.403 ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a6~portb_address_reg1  ; histogram_lane:histogram_lane_2|bins[5][7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 3.376      ;
; -2.403 ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a6~portb_address_reg2  ; histogram_lane:histogram_lane_2|bins[5][7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 3.376      ;
; -2.403 ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a6~portb_address_reg3  ; histogram_lane:histogram_lane_2|bins[5][7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 3.376      ;
; -2.403 ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a6~portb_address_reg4  ; histogram_lane:histogram_lane_2|bins[5][7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 3.376      ;
; -2.403 ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a6~portb_address_reg5  ; histogram_lane:histogram_lane_2|bins[5][7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 3.376      ;
; -2.403 ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a6~portb_address_reg6  ; histogram_lane:histogram_lane_2|bins[5][7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 3.376      ;
; -2.403 ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a6~portb_address_reg7  ; histogram_lane:histogram_lane_2|bins[5][7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 3.376      ;
; -2.403 ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a6~portb_address_reg8  ; histogram_lane:histogram_lane_2|bins[5][7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 3.376      ;
; -2.403 ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a6~portb_address_reg9  ; histogram_lane:histogram_lane_2|bins[5][7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 3.376      ;
; -2.403 ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a6~portb_address_reg10 ; histogram_lane:histogram_lane_2|bins[5][7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 3.376      ;
; -2.403 ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a6~portb_address_reg11 ; histogram_lane:histogram_lane_2|bins[5][7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 3.376      ;
; -2.403 ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a6~portb_address_reg1  ; histogram_lane:histogram_lane_2|bins[5][8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 3.376      ;
; -2.403 ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a6~portb_address_reg2  ; histogram_lane:histogram_lane_2|bins[5][8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 3.376      ;
; -2.403 ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a6~portb_address_reg3  ; histogram_lane:histogram_lane_2|bins[5][8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 3.376      ;
; -2.403 ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a6~portb_address_reg4  ; histogram_lane:histogram_lane_2|bins[5][8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 3.376      ;
; -2.403 ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a6~portb_address_reg5  ; histogram_lane:histogram_lane_2|bins[5][8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 3.376      ;
; -2.403 ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a6~portb_address_reg6  ; histogram_lane:histogram_lane_2|bins[5][8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 3.376      ;
; -2.403 ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a6~portb_address_reg7  ; histogram_lane:histogram_lane_2|bins[5][8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 3.376      ;
; -2.403 ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a6~portb_address_reg8  ; histogram_lane:histogram_lane_2|bins[5][8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 3.376      ;
; -2.403 ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a6~portb_address_reg9  ; histogram_lane:histogram_lane_2|bins[5][8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 3.376      ;
; -2.403 ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a6~portb_address_reg10 ; histogram_lane:histogram_lane_2|bins[5][8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 3.376      ;
+--------+--------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'CLOCK_50'                                                                                                                                                                                             ;
+-------+---------------------------------------------------------------------+---------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                           ; To Node                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------+---------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.215 ; Data_Distributer:data_distributer|uart:u0|rx_count[2]               ; Data_Distributer:data_distributer|uart:u0|rx_count[2]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Data_Distributer:data_distributer|uart:u0|rx_count[3]               ; Data_Distributer:data_distributer|uart:u0|rx_count[3]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Data_Distributer:data_distributer|uart:u0|rx_count[0]               ; Data_Distributer:data_distributer|uart:u0|rx_count[0]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Data_Distributer:data_distributer|uart:u0|rx_count[1]               ; Data_Distributer:data_distributer|uart:u0|rx_count[1]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Data_Distributer:data_distributer|uart:u0|rx_count[4]               ; Data_Distributer:data_distributer|uart:u0|rx_count[4]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Data_Distributer:data_distributer|uart:u0|rx_sampleCount[0]         ; Data_Distributer:data_distributer|uart:u0|rx_sampleCount[0]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Data_Distributer:data_distributer|uart:u0|rx_sampleCount[1]         ; Data_Distributer:data_distributer|uart:u0|rx_sampleCount[1]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Data_Distributer:data_distributer|uart:u0|rx_sampleCount[2]         ; Data_Distributer:data_distributer|uart:u0|rx_sampleCount[2]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Data_Distributer:data_distributer|uart:u0|rx_state.RX_RECEIVING     ; Data_Distributer:data_distributer|uart:u0|rx_state.RX_RECEIVING     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Data_Distributer:data_distributer|uart:u0|rx_state.RX_CHECK_START   ; Data_Distributer:data_distributer|uart:u0|rx_state.RX_CHECK_START   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Data_Distributer:data_distributer|uart:u0|rx_state.RX_INITIAL_STATE ; Data_Distributer:data_distributer|uart:u0|rx_state.RX_INITIAL_STATE ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Data_Distributer:data_distributer|uart:u0|rx_state.RX_WAIT_FOR_STOP ; Data_Distributer:data_distributer|uart:u0|rx_state.RX_WAIT_FOR_STOP ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Data_Distributer:data_distributer|uart:u0|rx_validInternal          ; Data_Distributer:data_distributer|uart:u0|rx_validInternal          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; next_histogram_write_address[1]                                     ; next_histogram_write_address[1]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; next_histogram_write_address[2]                                     ; next_histogram_write_address[2]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; next_histogram_write_address[0]                                     ; next_histogram_write_address[0]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; histogram_transmit                                                  ; histogram_transmit                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Data_Distributer:data_distributer|state.WAIT_FOR_START              ; Data_Distributer:data_distributer|state.WAIT_FOR_START              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Data_Distributer:data_distributer|byte_count[2]                     ; Data_Distributer:data_distributer|byte_count[2]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Data_Distributer:data_distributer|byte_count[1]                     ; Data_Distributer:data_distributer|byte_count[1]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Data_Distributer:data_distributer|byte_count[0]                     ; Data_Distributer:data_distributer|byte_count[0]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Data_Distributer:data_distributer|uart:u0|tx_sampleCount[0]         ; Data_Distributer:data_distributer|uart:u0|tx_sampleCount[0]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Data_Distributer:data_distributer|uart:u0|tx_sampleCount[1]         ; Data_Distributer:data_distributer|uart:u0|tx_sampleCount[1]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Data_Distributer:data_distributer|uart:u0|tx_sampleCount[2]         ; Data_Distributer:data_distributer|uart:u0|tx_sampleCount[2]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Data_Distributer:data_distributer|uart:u0|tx_sampleCount[3]         ; Data_Distributer:data_distributer|uart:u0|tx_sampleCount[3]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Data_Distributer:data_distributer|uart:u0|tx_state                  ; Data_Distributer:data_distributer|uart:u0|tx_state                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Data_Distributer:data_distributer|uart:u0|tx_ready                  ; Data_Distributer:data_distributer|uart:u0|tx_ready                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; histogram_write_enable                                              ; histogram_write_enable                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; reset_lanes                                                         ; reset_lanes                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; histogram_lane_enable                                               ; histogram_lane_enable                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Data_Distributer:data_distributer|uart:u0|tx                        ; Data_Distributer:data_distributer|uart:u0|tx                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; s                                                                   ; s                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.238 ; next_state.000                                                      ; current_state.000                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; Data_Distributer:data_distributer|i_data_in[13]                     ; Data_Distributer:data_distributer|i_data_in[5]                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; histogram_lane:histogram_lane_1|bins[5][13]                         ; histogram_lane:histogram_lane_1|bins[5][13]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.390      ;
; 0.239 ; next_state.001                                                      ; current_state.001                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; Data_Distributer:data_distributer|histogram_data_internal[5]        ; Data_Distributer:data_distributer|uart:u0|tx_dataBuffer[6]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; Data_Distributer:data_distributer|histogram_data_internal[3]        ; Data_Distributer:data_distributer|uart:u0|tx_dataBuffer[4]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; Data_Distributer:data_distributer|histogram_data_internal[8]        ; Data_Distributer:data_distributer|uart:u0|tx_dataBuffer[1]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.391      ;
; 0.240 ; Data_Distributer:data_distributer|uart:u0|rx_data[5]                ; Data_Distributer:data_distributer|i_data_in[29]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.392      ;
; 0.241 ; next_state.011                                                      ; current_state.011                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; Data_Distributer:data_distributer|i_data_in[21]                     ; Data_Distributer:data_distributer|i_data_in[13]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; histogram_lane:histogram_lane_2|bins[5][13]                         ; histogram_lane:histogram_lane_2|bins[5][13]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; Data_Distributer:data_distributer|histogram_data_internal[14]       ; Data_Distributer:data_distributer|uart:u0|tx_dataBuffer[7]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; Data_Distributer:data_distributer|histogram_data_internal[10]       ; Data_Distributer:data_distributer|uart:u0|tx_dataBuffer[3]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.393      ;
; 0.242 ; image_data_address[11]                                              ; image_data_address[11]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.394      ;
; 0.242 ; current_state.010                                                   ; next_state.100                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.394      ;
; 0.242 ; Data_Distributer:data_distributer|i_data_in[23]                     ; Data_Distributer:data_distributer|i_data_in[15]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.394      ;
; 0.242 ; Data_Distributer:data_distributer|histogram_data_internal[7]        ; Data_Distributer:data_distributer|uart:u0|tx_dataBuffer[8]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.394      ;
; 0.243 ; Data_Distributer:data_distributer|uart:u0|count[15]                 ; Data_Distributer:data_distributer|uart:u0|count[15]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; Data_Distributer:data_distributer|h_addr_internal[15]               ; Data_Distributer:data_distributer|h_addr_internal[15]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; Data_Distributer:data_distributer|i_data_in[31]                     ; Data_Distributer:data_distributer|i_data_in[23]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; Data_Distributer:data_distributer|i_data_in[29]                     ; Data_Distributer:data_distributer|i_data_in[21]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; histogram_lane:histogram_lane_3|bins[2][13]                         ; histogram_lane:histogram_lane_3|bins[2][13]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; histogram_lane:histogram_lane_3|bins[0][13]                         ; histogram_lane:histogram_lane_3|bins[0][13]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; histogram_lane:histogram_lane_3|bins[1][13]                         ; histogram_lane:histogram_lane_3|bins[1][13]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; histogram_lane:histogram_lane_3|bins[3][13]                         ; histogram_lane:histogram_lane_3|bins[3][13]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; histogram_lane:histogram_lane_3|bins[5][13]                         ; histogram_lane:histogram_lane_3|bins[5][13]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; histogram_lane:histogram_lane_3|bins[7][13]                         ; histogram_lane:histogram_lane_3|bins[7][13]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; histogram_lane:histogram_lane_3|bins[4][13]                         ; histogram_lane:histogram_lane_3|bins[4][13]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; histogram_lane:histogram_lane_3|bins[6][13]                         ; histogram_lane:histogram_lane_3|bins[6][13]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; histogram_lane:histogram_lane_2|bins[7][13]                         ; histogram_lane:histogram_lane_2|bins[7][13]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; histogram_lane:histogram_lane_2|bins[6][13]                         ; histogram_lane:histogram_lane_2|bins[6][13]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; histogram_lane:histogram_lane_2|bins[4][13]                         ; histogram_lane:histogram_lane_2|bins[4][13]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; histogram_lane:histogram_lane_2|bins[3][13]                         ; histogram_lane:histogram_lane_2|bins[3][13]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; histogram_lane:histogram_lane_2|bins[1][13]                         ; histogram_lane:histogram_lane_2|bins[1][13]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; histogram_lane:histogram_lane_2|bins[0][13]                         ; histogram_lane:histogram_lane_2|bins[0][13]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; histogram_lane:histogram_lane_2|bins[2][13]                         ; histogram_lane:histogram_lane_2|bins[2][13]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; histogram_lane:histogram_lane_0|bins[5][13]                         ; histogram_lane:histogram_lane_0|bins[5][13]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; histogram_lane:histogram_lane_0|bins[7][13]                         ; histogram_lane:histogram_lane_0|bins[7][13]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; histogram_lane:histogram_lane_0|bins[6][13]                         ; histogram_lane:histogram_lane_0|bins[6][13]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; histogram_lane:histogram_lane_0|bins[4][13]                         ; histogram_lane:histogram_lane_0|bins[4][13]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; histogram_lane:histogram_lane_0|bins[1][13]                         ; histogram_lane:histogram_lane_0|bins[1][13]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; histogram_lane:histogram_lane_0|bins[0][13]                         ; histogram_lane:histogram_lane_0|bins[0][13]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; histogram_lane:histogram_lane_0|bins[2][13]                         ; histogram_lane:histogram_lane_0|bins[2][13]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; histogram_lane:histogram_lane_0|bins[3][13]                         ; histogram_lane:histogram_lane_0|bins[3][13]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; histogram_lane:histogram_lane_1|bins[1][13]                         ; histogram_lane:histogram_lane_1|bins[1][13]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; histogram_lane:histogram_lane_1|bins[0][13]                         ; histogram_lane:histogram_lane_1|bins[0][13]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; histogram_lane:histogram_lane_1|bins[3][13]                         ; histogram_lane:histogram_lane_1|bins[3][13]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; histogram_lane:histogram_lane_1|bins[2][13]                         ; histogram_lane:histogram_lane_1|bins[2][13]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; histogram_lane:histogram_lane_1|bins[4][13]                         ; histogram_lane:histogram_lane_1|bins[4][13]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; histogram_lane:histogram_lane_1|bins[6][13]                         ; histogram_lane:histogram_lane_1|bins[6][13]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; histogram_lane:histogram_lane_1|bins[7][13]                         ; histogram_lane:histogram_lane_1|bins[7][13]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; Data_Distributer:data_distributer|histogram_data_internal[9]        ; Data_Distributer:data_distributer|uart:u0|tx_dataBuffer[2]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.395      ;
; 0.245 ; Data_Distributer:data_distributer|i_data_in[22]                     ; Data_Distributer:data_distributer|i_data_in[14]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.397      ;
; 0.245 ; Data_Distributer:data_distributer|uart:u0|tx_sampleCount[1]         ; Data_Distributer:data_distributer|uart:u0|tx_sampleCount[2]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.397      ;
; 0.245 ; Data_Distributer:data_distributer|uart:u0|tx_sampleCount[1]         ; Data_Distributer:data_distributer|uart:u0|tx_sampleCount[3]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.397      ;
; 0.246 ; current_state.011                                                   ; next_state.000                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.398      ;
; 0.246 ; current_state.011                                                   ; reset_lanes                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.398      ;
; 0.247 ; Data_Distributer:data_distributer|uart:u0|rx_sampleCount[0]         ; Data_Distributer:data_distributer|uart:u0|rx_sampleCount[2]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.399      ;
; 0.248 ; Data_Distributer:data_distributer|uart:u0|rx_sampleCount[0]         ; Data_Distributer:data_distributer|uart:u0|rx_sampleCount[1]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.400      ;
; 0.254 ; next_histogram_write_address[1]                                     ; next_histogram_write_address[2]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.406      ;
; 0.256 ; Data_Distributer:data_distributer|uart:u0|tx_sampleCount[0]         ; Data_Distributer:data_distributer|uart:u0|tx_sampleCount[1]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.408      ;
; 0.262 ; Data_Distributer:data_distributer|state.TRANSMIT_DATA               ; Data_Distributer:data_distributer|state.TRANSMIT_WAIT_FOR_READY     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.414      ;
; 0.300 ; current_state.101                                                   ; next_state.100                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.452      ;
; 0.324 ; Data_Distributer:data_distributer|i_data_in[15]                     ; Data_Distributer:data_distributer|i_data_in[7]                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.476      ;
; 0.324 ; Data_Distributer:data_distributer|uart:u0|tx_dataBuffer[3]          ; Data_Distributer:data_distributer|uart:u0|tx_dataBuffer[2]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.476      ;
; 0.325 ; Data_Distributer:data_distributer|uart:u0|tx_dataBuffer[7]          ; Data_Distributer:data_distributer|uart:u0|tx_dataBuffer[6]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.477      ;
; 0.325 ; Data_Distributer:data_distributer|uart:u0|tx_dataBuffer[2]          ; Data_Distributer:data_distributer|uart:u0|tx_dataBuffer[1]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.477      ;
; 0.326 ; Data_Distributer:data_distributer|uart:u0|tx_dataBuffer[4]          ; Data_Distributer:data_distributer|uart:u0|tx_dataBuffer[3]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.478      ;
+-------+---------------------------------------------------------------------+---------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                                    ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                                    ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------------------------------------------------------------------+
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a0~porta_address_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a0~porta_address_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a0~porta_address_reg1   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a0~porta_address_reg1   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a0~porta_address_reg10  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a0~porta_address_reg10  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a0~porta_address_reg11  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a0~porta_address_reg11  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a0~porta_address_reg2   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a0~porta_address_reg2   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a0~porta_address_reg3   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a0~porta_address_reg3   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a0~porta_address_reg4   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a0~porta_address_reg4   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a0~porta_address_reg5   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a0~porta_address_reg5   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a0~porta_address_reg6   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a0~porta_address_reg6   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a0~porta_address_reg7   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a0~porta_address_reg7   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a0~porta_address_reg8   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a0~porta_address_reg8   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a0~porta_address_reg9   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a0~porta_address_reg9   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a0~porta_datain_reg0    ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a0~porta_datain_reg0    ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a0~porta_memory_reg0    ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a0~porta_memory_reg0    ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a0~porta_we_reg         ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a0~porta_we_reg         ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a0~portb_address_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a0~portb_address_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a0~portb_address_reg1   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a0~portb_address_reg1   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a0~portb_address_reg10  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a0~portb_address_reg10  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a0~portb_address_reg11  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a0~portb_address_reg11  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a0~portb_address_reg2   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a0~portb_address_reg2   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a0~portb_address_reg3   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a0~portb_address_reg3   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a0~portb_address_reg4   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a0~portb_address_reg4   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a0~portb_address_reg5   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a0~portb_address_reg5   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a0~portb_address_reg6   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a0~portb_address_reg6   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a0~portb_address_reg7   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a0~portb_address_reg7   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a0~portb_address_reg8   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a0~portb_address_reg8   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a0~portb_address_reg9   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a0~portb_address_reg9   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a10~porta_address_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a10~porta_address_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a10~porta_address_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a10~porta_address_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a10~porta_address_reg10 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a10~porta_address_reg10 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a10~porta_address_reg11 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a10~porta_address_reg11 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a10~porta_address_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a10~porta_address_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a10~porta_address_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a10~porta_address_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a10~porta_address_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a10~porta_address_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a10~porta_address_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a10~porta_address_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a10~porta_address_reg6  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a10~porta_address_reg6  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a10~porta_address_reg7  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a10~porta_address_reg7  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a10~porta_address_reg8  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a10~porta_address_reg8  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a10~porta_address_reg9  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a10~porta_address_reg9  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a10~porta_datain_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a10~porta_datain_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a10~porta_memory_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a10~porta_memory_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a10~porta_we_reg        ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a10~porta_we_reg        ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a10~portb_address_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a10~portb_address_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a10~portb_address_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a10~portb_address_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a10~portb_address_reg10 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a10~portb_address_reg10 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a10~portb_address_reg11 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a10~portb_address_reg11 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a10~portb_address_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a10~portb_address_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a10~portb_address_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a10~portb_address_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a10~portb_address_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a10~portb_address_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a10~portb_address_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Data_Distributer:data_distributer|altsyncram:i_mem_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a10~portb_address_reg5  ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; KEY[*]    ; CLOCK_50   ; 3.303 ; 3.303 ; Rise       ; CLOCK_50        ;
;  KEY[0]   ; CLOCK_50   ; 3.303 ; 3.303 ; Rise       ; CLOCK_50        ;
; UART_RXD  ; CLOCK_50   ; 2.278 ; 2.278 ; Rise       ; CLOCK_50        ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; KEY[*]    ; CLOCK_50   ; -2.037 ; -2.037 ; Rise       ; CLOCK_50        ;
;  KEY[0]   ; CLOCK_50   ; -2.037 ; -2.037 ; Rise       ; CLOCK_50        ;
; UART_RXD  ; CLOCK_50   ; -2.158 ; -2.158 ; Rise       ; CLOCK_50        ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; LEDG[*]   ; CLOCK_50   ; 4.851 ; 4.851 ; Rise       ; CLOCK_50        ;
;  LEDG[0]  ; CLOCK_50   ; 4.851 ; 4.851 ; Rise       ; CLOCK_50        ;
; UART_TXD  ; CLOCK_50   ; 4.183 ; 4.183 ; Rise       ; CLOCK_50        ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; LEDG[*]   ; CLOCK_50   ; 4.851 ; 4.851 ; Rise       ; CLOCK_50        ;
;  LEDG[0]  ; CLOCK_50   ; 4.851 ; 4.851 ; Rise       ; CLOCK_50        ;
; UART_TXD  ; CLOCK_50   ; 4.183 ; 4.183 ; Rise       ; CLOCK_50        ;
+-----------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                             ;
+------------------+-----------+-------+----------+---------+---------------------+
; Clock            ; Setup     ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+-----------+-------+----------+---------+---------------------+
; Worst-case Slack ; -5.190    ; 0.215 ; N/A      ; N/A     ; -1.627              ;
;  CLOCK_50        ; -5.190    ; 0.215 ; N/A      ; N/A     ; -1.627              ;
; Design-wide TNS  ; -4046.008 ; 0.0   ; 0.0      ; 0.0     ; -1843.676           ;
;  CLOCK_50        ; -4046.008 ; 0.000 ; N/A      ; N/A     ; -1843.676           ;
+------------------+-----------+-------+----------+---------+---------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; KEY[*]    ; CLOCK_50   ; 6.227 ; 6.227 ; Rise       ; CLOCK_50        ;
;  KEY[0]   ; CLOCK_50   ; 6.227 ; 6.227 ; Rise       ; CLOCK_50        ;
; UART_RXD  ; CLOCK_50   ; 4.104 ; 4.104 ; Rise       ; CLOCK_50        ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; KEY[*]    ; CLOCK_50   ; -2.037 ; -2.037 ; Rise       ; CLOCK_50        ;
;  KEY[0]   ; CLOCK_50   ; -2.037 ; -2.037 ; Rise       ; CLOCK_50        ;
; UART_RXD  ; CLOCK_50   ; -2.158 ; -2.158 ; Rise       ; CLOCK_50        ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; LEDG[*]   ; CLOCK_50   ; 8.918 ; 8.918 ; Rise       ; CLOCK_50        ;
;  LEDG[0]  ; CLOCK_50   ; 8.918 ; 8.918 ; Rise       ; CLOCK_50        ;
; UART_TXD  ; CLOCK_50   ; 7.536 ; 7.536 ; Rise       ; CLOCK_50        ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; LEDG[*]   ; CLOCK_50   ; 4.851 ; 4.851 ; Rise       ; CLOCK_50        ;
;  LEDG[0]  ; CLOCK_50   ; 4.851 ; 4.851 ; Rise       ; CLOCK_50        ;
; UART_TXD  ; CLOCK_50   ; 4.183 ; 4.183 ; Rise       ; CLOCK_50        ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLOCK_50   ; CLOCK_50 ; 68689    ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLOCK_50   ; CLOCK_50 ; 68689    ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 2     ; 2    ;
; Unconstrained Input Port Paths  ; 111   ; 111  ;
; Unconstrained Output Ports      ; 2     ; 2    ;
; Unconstrained Output Port Paths ; 2     ; 2    ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Sat Mar 18 02:03:37 2017
Info: Command: quartus_sta histogram -c histogram
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'histogram.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name CLOCK_50 CLOCK_50
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -5.190
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -5.190     -4046.008 CLOCK_50 
Info (332146): Worst-case hold slack is 0.391
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.391         0.000 CLOCK_50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.627
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.627     -1843.676 CLOCK_50 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -2.403
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.403     -1561.526 CLOCK_50 
Info (332146): Worst-case hold slack is 0.215
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.215         0.000 CLOCK_50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.627
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.627     -1843.676 CLOCK_50 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 353 megabytes
    Info: Processing ended: Sat Mar 18 02:03:38 2017
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


