Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Dev/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot rapid_cpu_testbench_behav xil_defaultlib.rapid_cpu_testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'o_rs2' [D:/Files/Desktop/NG-ICDesign/Youssef/vivado project/RV32I_CPU/RV32I_CPU.srcs/sim_1/new/rapid_cpu_testbench.sv:146]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'rs2' [D:/Files/Desktop/NG-ICDesign/Youssef/vivado project/RV32I_CPU/RV32I_CPU.srcs/sim_1/new/rapid_cpu_testbench.sv:165]
WARNING: [VRFC 10-3823] variable 'ex_pc_ext_o' might have multiple concurrent drivers [D:/Files/Desktop/NG-ICDesign/Youssef/vivado project/RV32I_CPU/RV32I_CPU.srcs/sim_1/new/rapid_cpu_testbench.sv:144]
WARNING: [VRFC 10-3823] variable 'mem_req' might have multiple concurrent drivers [D:/Files/Desktop/NG-ICDesign/Youssef/vivado project/RV32I_CPU/RV32I_CPU.srcs/sources_1/new/cpu_ifetch_unit.sv:64]
WARNING: [VRFC 10-3129] assignment to input 'mem_req' [D:/Files/Desktop/NG-ICDesign/Youssef/vivado project/RV32I_CPU/RV32I_CPU.srcs/sources_1/new/cpu_ifetch_unit.sv:64]
WARNING: [VRFC 10-3823] variable 'mem_req' might have multiple concurrent drivers [D:/Files/Desktop/NG-ICDesign/Youssef/vivado project/RV32I_CPU/RV32I_CPU.srcs/sources_1/new/cpu_memory_unit.sv:74]
WARNING: [VRFC 10-3129] assignment to input 'mem_req' [D:/Files/Desktop/NG-ICDesign/Youssef/vivado project/RV32I_CPU/RV32I_CPU.srcs/sources_1/new/cpu_memory_unit.sv:74]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
