
pwmconverter.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008cf4  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000007ec  08008e88  08008e88  00018e88  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009674  08009674  000201e0  2**0
                  CONTENTS
  4 .ARM          00000000  08009674  08009674  000201e0  2**0
                  CONTENTS
  5 .preinit_array 00000000  08009674  08009674  000201e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009674  08009674  00019674  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08009678  08009678  00019678  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e0  20000000  0800967c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000201e0  2**0
                  CONTENTS
 10 .bss          000000dc  200001e0  200001e0  000201e0  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  200002bc  200002bc  000201e0  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000201e0  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000f25b  00000000  00000000  00020210  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002065  00000000  00000000  0002f46b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000c90  00000000  00000000  000314d0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00000b98  00000000  00000000  00032160  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001ca2a  00000000  00000000  00032cf8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000ecc4  00000000  00000000  0004f722  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000a97ee  00000000  00000000  0005e3e6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000053  00000000  00000000  00107bd4  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00004660  00000000  00000000  00107c28  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001e0 	.word	0x200001e0
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08008e6c 	.word	0x08008e6c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001e4 	.word	0x200001e4
 80001cc:	08008e6c 	.word	0x08008e6c

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2uiz>:
 8000ba8:	004a      	lsls	r2, r1, #1
 8000baa:	d211      	bcs.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bb0:	d211      	bcs.n	8000bd6 <__aeabi_d2uiz+0x2e>
 8000bb2:	d50d      	bpl.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d40e      	bmi.n	8000bdc <__aeabi_d2uiz+0x34>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	fa23 f002 	lsr.w	r0, r3, r2
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bda:	d102      	bne.n	8000be2 <__aeabi_d2uiz+0x3a>
 8000bdc:	f04f 30ff 	mov.w	r0, #4294967295
 8000be0:	4770      	bx	lr
 8000be2:	f04f 0000 	mov.w	r0, #0
 8000be6:	4770      	bx	lr

08000be8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000be8:	b590      	push	{r4, r7, lr}
 8000bea:	ed2d 8b02 	vpush	{d8}
 8000bee:	b0a5      	sub	sp, #148	; 0x94
 8000bf0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
	float time_sample;

	int start_flag1 = 0;
 8000bf2:	2300      	movs	r3, #0
 8000bf4:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
	int start_flag2 = 0;
 8000bf8:	2300      	movs	r3, #0
 8000bfa:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
	int start_flag3 = 0;
 8000bfe:	2300      	movs	r3, #0
 8000c00:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
	int start_cnt = 0;
 8000c04:	2300      	movs	r3, #0
 8000c06:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80

	float vdc_lpf_delay = 0;
 8000c0a:	f04f 0300 	mov.w	r3, #0
 8000c0e:	67fb      	str	r3, [r7, #124]	; 0x7c
	float il;
	float vdcs;
	float vdc;

	float il_est = 0;
 8000c10:	f04f 0300 	mov.w	r3, #0
 8000c14:	67bb      	str	r3, [r7, #120]	; 0x78
	float vac_est = 0;
 8000c16:	f04f 0300 	mov.w	r3, #0
 8000c1a:	677b      	str	r3, [r7, #116]	; 0x74
	float vacd_est = 0;
 8000c1c:	f04f 0300 	mov.w	r3, #0
 8000c20:	673b      	str	r3, [r7, #112]	; 0x70
	float vac_est_delay = 0;
 8000c22:	f04f 0300 	mov.w	r3, #0
 8000c26:	66fb      	str	r3, [r7, #108]	; 0x6c
	float ob_err;
	float il_est_set;
	float vac_est_set;
	float vacd_est_set;

	float theta = 0;
 8000c28:	f04f 0300 	mov.w	r3, #0
 8000c2c:	66bb      	str	r3, [r7, #104]	; 0x68
	float theta_err = 0;
 8000c2e:	f04f 0300 	mov.w	r3, #0
 8000c32:	667b      	str	r3, [r7, #100]	; 0x64
	float theta_ref;
	float theta_m;

	float vdc_lfs = 0;
 8000c34:	f04f 0300 	mov.w	r3, #0
 8000c38:	65fb      	str	r3, [r7, #92]	; 0x5c
	float idc_ref = 0;
 8000c3a:	f04f 0300 	mov.w	r3, #0
 8000c3e:	65bb      	str	r3, [r7, #88]	; 0x58
	float dcvc_delay = 0;
 8000c40:	f04f 0300 	mov.w	r3, #0
 8000c44:	657b      	str	r3, [r7, #84]	; 0x54
	float vdc_err;
	float io_ob;
	float io_est;
	float idc_limit;

	float ilc_i = 0;
 8000c46:	f04f 0300 	mov.w	r3, #0
 8000c4a:	653b      	str	r3, [r7, #80]	; 0x50
	float il_ref;
	float il_err;
	float ilc_p;

	float duty = 0;
 8000c4c:	f04f 0300 	mov.w	r3, #0
 8000c50:	64fb      	str	r3, [r7, #76]	; 0x4c
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000c52:	f000 ff3d 	bl	8001ad0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000c56:	f000 fb47 	bl	80012e8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000c5a:	f000 fccf 	bl	80015fc <MX_GPIO_Init>
  MX_ADC1_Init();
 8000c5e:	f000 fb9f 	bl	80013a0 <MX_ADC1_Init>
  MX_TIM1_Init();
 8000c62:	f000 fc23 	bl	80014ac <MX_TIM1_Init>
  /* USER CODE BEGIN 2 */
  TIM1 -> PSC = 0;
 8000c66:	4bd4      	ldr	r3, [pc, #848]	; (8000fb8 <main+0x3d0>)
 8000c68:	2200      	movs	r2, #0
 8000c6a:	629a      	str	r2, [r3, #40]	; 0x28
  TIM1 -> ARR = HAL_RCC_GetHCLKFreq() / S_FREQ / 2 - 1;
 8000c6c:	f003 fd08 	bl	8004680 <HAL_RCC_GetHCLKFreq>
 8000c70:	4603      	mov	r3, r0
 8000c72:	4ad2      	ldr	r2, [pc, #840]	; (8000fbc <main+0x3d4>)
 8000c74:	fba2 2303 	umull	r2, r3, r2, r3
 8000c78:	0bdb      	lsrs	r3, r3, #15
 8000c7a:	4acf      	ldr	r2, [pc, #828]	; (8000fb8 <main+0x3d0>)
 8000c7c:	3b01      	subs	r3, #1
 8000c7e:	62d3      	str	r3, [r2, #44]	; 0x2c
  time_sample = 1.0f / (float)S_FREQ;
 8000c80:	4bcf      	ldr	r3, [pc, #828]	; (8000fc0 <main+0x3d8>)
 8000c82:	64bb      	str	r3, [r7, #72]	; 0x48

  HAL_ADCEx_Calibration_Start(&hadc1, ADC_SINGLE_ENDED);
 8000c84:	2100      	movs	r1, #0
 8000c86:	48cf      	ldr	r0, [pc, #828]	; (8000fc4 <main+0x3dc>)
 8000c88:	f001 fb58 	bl	800233c <HAL_ADCEx_Calibration_Start>
  HAL_ADCEx_InjectedStart_IT(&hadc1);
 8000c8c:	48cd      	ldr	r0, [pc, #820]	; (8000fc4 <main+0x3dc>)
 8000c8e:	f001 fbc7 	bl	8002420 <HAL_ADCEx_InjectedStart_IT>
  HAL_TIM_Base_Start_IT(&htim1);
 8000c92:	48cd      	ldr	r0, [pc, #820]	; (8000fc8 <main+0x3e0>)
 8000c94:	f003 fe26 	bl	80048e4 <HAL_TIM_Base_Start_IT>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 8000c98:	2100      	movs	r1, #0
 8000c9a:	48cb      	ldr	r0, [pc, #812]	; (8000fc8 <main+0x3e0>)
 8000c9c:	f003 fed6 	bl	8004a4c <HAL_TIM_PWM_Start>
  HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_1);
 8000ca0:	2100      	movs	r1, #0
 8000ca2:	48c9      	ldr	r0, [pc, #804]	; (8000fc8 <main+0x3e0>)
 8000ca4:	f004 fc16 	bl	80054d4 <HAL_TIMEx_PWMN_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 8000ca8:	2104      	movs	r1, #4
 8000caa:	48c7      	ldr	r0, [pc, #796]	; (8000fc8 <main+0x3e0>)
 8000cac:	f003 fece 	bl	8004a4c <HAL_TIM_PWM_Start>
  HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_2);
 8000cb0:	2104      	movs	r1, #4
 8000cb2:	48c5      	ldr	r0, [pc, #788]	; (8000fc8 <main+0x3e0>)
 8000cb4:	f004 fc0e 	bl	80054d4 <HAL_TIMEx_PWMN_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_4);
 8000cb8:	210c      	movs	r1, #12
 8000cba:	48c3      	ldr	r0, [pc, #780]	; (8000fc8 <main+0x3e0>)
 8000cbc:	f003 fec6 	bl	8004a4c <HAL_TIM_PWM_Start>
  TIM1 -> CCR1 = TIM1 -> ARR * 0.5;
 8000cc0:	4bbd      	ldr	r3, [pc, #756]	; (8000fb8 <main+0x3d0>)
 8000cc2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000cc4:	4618      	mov	r0, r3
 8000cc6:	f7ff fc1d 	bl	8000504 <__aeabi_ui2d>
 8000cca:	f04f 0200 	mov.w	r2, #0
 8000cce:	4bbf      	ldr	r3, [pc, #764]	; (8000fcc <main+0x3e4>)
 8000cd0:	f7ff fc92 	bl	80005f8 <__aeabi_dmul>
 8000cd4:	4602      	mov	r2, r0
 8000cd6:	460b      	mov	r3, r1
 8000cd8:	4cb7      	ldr	r4, [pc, #732]	; (8000fb8 <main+0x3d0>)
 8000cda:	4610      	mov	r0, r2
 8000cdc:	4619      	mov	r1, r3
 8000cde:	f7ff ff63 	bl	8000ba8 <__aeabi_d2uiz>
 8000ce2:	4603      	mov	r3, r0
 8000ce4:	6363      	str	r3, [r4, #52]	; 0x34
  TIM1 -> CCR2 = TIM1 -> ARR * 0.5;
 8000ce6:	4bb4      	ldr	r3, [pc, #720]	; (8000fb8 <main+0x3d0>)
 8000ce8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000cea:	4618      	mov	r0, r3
 8000cec:	f7ff fc0a 	bl	8000504 <__aeabi_ui2d>
 8000cf0:	f04f 0200 	mov.w	r2, #0
 8000cf4:	4bb5      	ldr	r3, [pc, #724]	; (8000fcc <main+0x3e4>)
 8000cf6:	f7ff fc7f 	bl	80005f8 <__aeabi_dmul>
 8000cfa:	4602      	mov	r2, r0
 8000cfc:	460b      	mov	r3, r1
 8000cfe:	4cae      	ldr	r4, [pc, #696]	; (8000fb8 <main+0x3d0>)
 8000d00:	4610      	mov	r0, r2
 8000d02:	4619      	mov	r1, r3
 8000d04:	f7ff ff50 	bl	8000ba8 <__aeabi_d2uiz>
 8000d08:	4603      	mov	r3, r0
 8000d0a:	63a3      	str	r3, [r4, #56]	; 0x38
  TIM1 -> CCR4 = TIM1 -> ARR * 0.01;
 8000d0c:	4baa      	ldr	r3, [pc, #680]	; (8000fb8 <main+0x3d0>)
 8000d0e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000d10:	4618      	mov	r0, r3
 8000d12:	f7ff fbf7 	bl	8000504 <__aeabi_ui2d>
 8000d16:	a3a6      	add	r3, pc, #664	; (adr r3, 8000fb0 <main+0x3c8>)
 8000d18:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000d1c:	f7ff fc6c 	bl	80005f8 <__aeabi_dmul>
 8000d20:	4602      	mov	r2, r0
 8000d22:	460b      	mov	r3, r1
 8000d24:	4ca4      	ldr	r4, [pc, #656]	; (8000fb8 <main+0x3d0>)
 8000d26:	4610      	mov	r0, r2
 8000d28:	4619      	mov	r1, r3
 8000d2a:	f7ff ff3d 	bl	8000ba8 <__aeabi_d2uiz>
 8000d2e:	4603      	mov	r3, r0
 8000d30:	6423      	str	r3, [r4, #64]	; 0x40
  while (1)
  {
    /* USER CODE END WHILE */

	/* USER CODE BEGIN 3 */
    if(adc_flag){
 8000d32:	4ba7      	ldr	r3, [pc, #668]	; (8000fd0 <main+0x3e8>)
 8000d34:	681b      	ldr	r3, [r3, #0]
 8000d36:	2b00      	cmp	r3, #0
 8000d38:	d0fb      	beq.n	8000d32 <main+0x14a>
    	/* get sensor value */
		il = 1.0f - (2048.0f - (float)(ADC1 -> JDR1)) * 3.3f / 2048.0f / 8.2f / R_SHUNT;
 8000d3a:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8000d3e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8000d42:	ee07 3a90 	vmov	s15, r3
 8000d46:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000d4a:	ed9f 7aa2 	vldr	s14, [pc, #648]	; 8000fd4 <main+0x3ec>
 8000d4e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000d52:	ed9f 7aa1 	vldr	s14, [pc, #644]	; 8000fd8 <main+0x3f0>
 8000d56:	ee27 7a87 	vmul.f32	s14, s15, s14
 8000d5a:	eddf 6a9e 	vldr	s13, [pc, #632]	; 8000fd4 <main+0x3ec>
 8000d5e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000d62:	eddf 6a9e 	vldr	s13, [pc, #632]	; 8000fdc <main+0x3f4>
 8000d66:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8000d6a:	eddf 6a9d 	vldr	s13, [pc, #628]	; 8000fe0 <main+0x3f8>
 8000d6e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000d72:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8000d76:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000d7a:	edc7 7a11 	vstr	s15, [r7, #68]	; 0x44
		vdcs = (float)(ADC1 -> JDR2) * 3.3f / 4096.0f / 8.2f / 2.0f / VDC_DIV;
 8000d7e:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8000d82:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8000d86:	ee07 3a90 	vmov	s15, r3
 8000d8a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000d8e:	ed9f 7a92 	vldr	s14, [pc, #584]	; 8000fd8 <main+0x3f0>
 8000d92:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000d96:	eddf 6a93 	vldr	s13, [pc, #588]	; 8000fe4 <main+0x3fc>
 8000d9a:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8000d9e:	eddf 6a8f 	vldr	s13, [pc, #572]	; 8000fdc <main+0x3f4>
 8000da2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000da6:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 8000daa:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8000dae:	eddf 6a8e 	vldr	s13, [pc, #568]	; 8000fe8 <main+0x400>
 8000db2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000db6:	edc7 7a10 	vstr	s15, [r7, #64]	; 0x40

		/* start up */
		if (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_3))
 8000dba:	2108      	movs	r1, #8
 8000dbc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000dc0:	f002 fb40 	bl	8003444 <HAL_GPIO_ReadPin>
 8000dc4:	4603      	mov	r3, r0
 8000dc6:	2b00      	cmp	r3, #0
 8000dc8:	d00e      	beq.n	8000de8 <main+0x200>
		{
			start_cnt = 0;
 8000dca:	2300      	movs	r3, #0
 8000dcc:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
			start_flag1 = 0;
 8000dd0:	2300      	movs	r3, #0
 8000dd2:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
			start_flag2 = 0;
 8000dd6:	2300      	movs	r3, #0
 8000dd8:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, GPIO_PIN_RESET);
 8000ddc:	2200      	movs	r2, #0
 8000dde:	2102      	movs	r1, #2
 8000de0:	4882      	ldr	r0, [pc, #520]	; (8000fec <main+0x404>)
 8000de2:	f002 fb47 	bl	8003474 <HAL_GPIO_WritePin>
 8000de6:	e028      	b.n	8000e3a <main+0x252>
		}
		else
		{
			if (start_cnt == START_STEP)
 8000de8:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8000dec:	f241 3288 	movw	r2, #5000	; 0x1388
 8000df0:	4293      	cmp	r3, r2
 8000df2:	d107      	bne.n	8000e04 <main+0x21c>
			{
				start_flag1 = 1;
 8000df4:	2301      	movs	r3, #1
 8000df6:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
				HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, GPIO_PIN_SET);
 8000dfa:	2201      	movs	r2, #1
 8000dfc:	2102      	movs	r1, #2
 8000dfe:	487b      	ldr	r0, [pc, #492]	; (8000fec <main+0x404>)
 8000e00:	f002 fb38 	bl	8003474 <HAL_GPIO_WritePin>
			}
			if (start_cnt == SS_BGN_STEP) start_flag2 = 1;
 8000e04:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8000e08:	f242 7210 	movw	r2, #10000	; 0x2710
 8000e0c:	4293      	cmp	r3, r2
 8000e0e:	d102      	bne.n	8000e16 <main+0x22e>
 8000e10:	2301      	movs	r3, #1
 8000e12:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
			if (start_cnt == SS_END_STEP) start_flag3 = 1;
 8000e16:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8000e1a:	f644 6220 	movw	r2, #20000	; 0x4e20
 8000e1e:	4293      	cmp	r3, r2
 8000e20:	d102      	bne.n	8000e28 <main+0x240>
 8000e22:	2301      	movs	r3, #1
 8000e24:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
			if (!start_flag3) start_cnt++;
 8000e28:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8000e2c:	2b00      	cmp	r3, #0
 8000e2e:	d104      	bne.n	8000e3a <main+0x252>
 8000e30:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8000e34:	3301      	adds	r3, #1
 8000e36:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
		}

		/* DC voltage LPF */
		vdc = vdc_lpf_delay + vdcs * time_sample / (time_sample + 1.0f / (2.0f * PI * VDC_LPF_COF));
 8000e3a:	ed97 7a10 	vldr	s14, [r7, #64]	; 0x40
 8000e3e:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 8000e42:	ee67 6a27 	vmul.f32	s13, s14, s15
 8000e46:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 8000e4a:	ed9f 7a69 	vldr	s14, [pc, #420]	; 8000ff0 <main+0x408>
 8000e4e:	ee37 7a87 	vadd.f32	s14, s15, s14
 8000e52:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000e56:	ed97 7a1f 	vldr	s14, [r7, #124]	; 0x7c
 8000e5a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000e5e:	edc7 7a0f 	vstr	s15, [r7, #60]	; 0x3c
		vdc_lpf_delay = vdc * 1.0f / (2.0f * PI * VDC_LPF_COF) / (time_sample + 1.0f / (2.0f * PI * VDC_LPF_COF));
 8000e62:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 8000e66:	ed9f 7a63 	vldr	s14, [pc, #396]	; 8000ff4 <main+0x40c>
 8000e6a:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8000e6e:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 8000e72:	ed9f 7a5f 	vldr	s14, [pc, #380]	; 8000ff0 <main+0x408>
 8000e76:	ee37 7a87 	vadd.f32	s14, s15, s14
 8000e7a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000e7e:	edc7 7a1f 	vstr	s15, [r7, #124]	; 0x7c

		/* AC voltage observer */
		ob_err = il - il_est;
 8000e82:	ed97 7a11 	vldr	s14, [r7, #68]	; 0x44
 8000e86:	edd7 7a1e 	vldr	s15, [r7, #120]	; 0x78
 8000e8a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000e8e:	edc7 7a0e 	vstr	s15, [r7, #56]	; 0x38

		il_est_set = ob_err * OB_GAIN1 - vdc * duty / PRM_L - il_est * PRM_R / PRM_L + vac_est / PRM_L;
 8000e92:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 8000e96:	ed9f 7a58 	vldr	s14, [pc, #352]	; 8000ff8 <main+0x410>
 8000e9a:	ee27 7a87 	vmul.f32	s14, s15, s14
 8000e9e:	edd7 6a0f 	vldr	s13, [r7, #60]	; 0x3c
 8000ea2:	edd7 7a13 	vldr	s15, [r7, #76]	; 0x4c
 8000ea6:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8000eaa:	ed9f 6a54 	vldr	s12, [pc, #336]	; 8000ffc <main+0x414>
 8000eae:	eec6 7a86 	vdiv.f32	s15, s13, s12
 8000eb2:	ee37 7a67 	vsub.f32	s14, s14, s15
 8000eb6:	edd7 7a1e 	vldr	s15, [r7, #120]	; 0x78
 8000eba:	eddf 6a51 	vldr	s13, [pc, #324]	; 8001000 <main+0x418>
 8000ebe:	ee67 6aa6 	vmul.f32	s13, s15, s13
 8000ec2:	ed9f 6a4e 	vldr	s12, [pc, #312]	; 8000ffc <main+0x414>
 8000ec6:	eec6 7a86 	vdiv.f32	s15, s13, s12
 8000eca:	ee37 7a67 	vsub.f32	s14, s14, s15
 8000ece:	edd7 6a1d 	vldr	s13, [r7, #116]	; 0x74
 8000ed2:	ed9f 6a4a 	vldr	s12, [pc, #296]	; 8000ffc <main+0x414>
 8000ed6:	eec6 7a86 	vdiv.f32	s15, s13, s12
 8000eda:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000ede:	edc7 7a0d 	vstr	s15, [r7, #52]	; 0x34
		vac_est_set = ob_err * OB_GAIN2 + vacd_est;
 8000ee2:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 8000ee6:	ed9f 7a47 	vldr	s14, [pc, #284]	; 8001004 <main+0x41c>
 8000eea:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000eee:	ed97 7a1c 	vldr	s14, [r7, #112]	; 0x70
 8000ef2:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000ef6:	edc7 7a0c 	vstr	s15, [r7, #48]	; 0x30
		vacd_est_set = ob_err * OB_GAIN3 - vac_est * 2.0f * PI * AC_FREQ * 2.0f * PI * AC_FREQ;
 8000efa:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 8000efe:	ed9f 7a42 	vldr	s14, [pc, #264]	; 8001008 <main+0x420>
 8000f02:	ee27 7a87 	vmul.f32	s14, s15, s14
 8000f06:	edd7 7a1d 	vldr	s15, [r7, #116]	; 0x74
 8000f0a:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8000f0e:	eddf 6a3f 	vldr	s13, [pc, #252]	; 800100c <main+0x424>
 8000f12:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8000f16:	eddf 6a3e 	vldr	s13, [pc, #248]	; 8001010 <main+0x428>
 8000f1a:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8000f1e:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8000f22:	eddf 6a3a 	vldr	s13, [pc, #232]	; 800100c <main+0x424>
 8000f26:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8000f2a:	eddf 6a39 	vldr	s13, [pc, #228]	; 8001010 <main+0x428>
 8000f2e:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8000f32:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000f36:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c

		il_est += il_est_set * time_sample;
 8000f3a:	ed97 7a0d 	vldr	s14, [r7, #52]	; 0x34
 8000f3e:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 8000f42:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000f46:	ed97 7a1e 	vldr	s14, [r7, #120]	; 0x78
 8000f4a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000f4e:	edc7 7a1e 	vstr	s15, [r7, #120]	; 0x78
		vac_est += vac_est_set * time_sample;
 8000f52:	ed97 7a0c 	vldr	s14, [r7, #48]	; 0x30
 8000f56:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 8000f5a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000f5e:	ed97 7a1d 	vldr	s14, [r7, #116]	; 0x74
 8000f62:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000f66:	edc7 7a1d 	vstr	s15, [r7, #116]	; 0x74
		vacd_est += vacd_est_set * time_sample;
 8000f6a:	ed97 7a0b 	vldr	s14, [r7, #44]	; 0x2c
 8000f6e:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 8000f72:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000f76:	ed97 7a1c 	vldr	s14, [r7, #112]	; 0x70
 8000f7a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000f7e:	edc7 7a1c 	vstr	s15, [r7, #112]	; 0x70

		/* zero cross */
		if (vac_est * vac_est_delay < 0.0f)
 8000f82:	ed97 7a1d 	vldr	s14, [r7, #116]	; 0x74
 8000f86:	edd7 7a1b 	vldr	s15, [r7, #108]	; 0x6c
 8000f8a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000f8e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8000f92:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000f96:	f140 80b9 	bpl.w	800110c <main+0x524>
		{
			/* PLL */
			if (vac_est > 0.0f) theta_ref = PI * 5.0f/2.0f;
 8000f9a:	edd7 7a1d 	vldr	s15, [r7, #116]	; 0x74
 8000f9e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8000fa2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000fa6:	dd37      	ble.n	8001018 <main+0x430>
 8000fa8:	4b1a      	ldr	r3, [pc, #104]	; (8001014 <main+0x42c>)
 8000faa:	663b      	str	r3, [r7, #96]	; 0x60
 8000fac:	e036      	b.n	800101c <main+0x434>
 8000fae:	bf00      	nop
 8000fb0:	47ae147b 	.word	0x47ae147b
 8000fb4:	3f847ae1 	.word	0x3f847ae1
 8000fb8:	40012c00 	.word	0x40012c00
 8000fbc:	d1b71759 	.word	0xd1b71759
 8000fc0:	3851b717 	.word	0x3851b717
 8000fc4:	20000208 	.word	0x20000208
 8000fc8:	20000258 	.word	0x20000258
 8000fcc:	3fe00000 	.word	0x3fe00000
 8000fd0:	200002a4 	.word	0x200002a4
 8000fd4:	45000000 	.word	0x45000000
 8000fd8:	40533333 	.word	0x40533333
 8000fdc:	41033333 	.word	0x41033333
 8000fe0:	3c23d70a 	.word	0x3c23d70a
 8000fe4:	45800000 	.word	0x45800000
 8000fe8:	3a0eebc1 	.word	0x3a0eebc1
 8000fec:	48000400 	.word	0x48000400
 8000ff0:	3a509b88 	.word	0x3a509b88
 8000ff4:	449d1464 	.word	0x449d1464
 8000ff8:	463c0428 	.word	0x463c0428
 8000ffc:	3a449ba6 	.word	0x3a449ba6
 8001000:	3ecccccd 	.word	0x3ecccccd
 8001004:	4767079e 	.word	0x4767079e
 8001008:	4d308845 	.word	0x4d308845
 800100c:	40490fdc 	.word	0x40490fdc
 8001010:	42480000 	.word	0x42480000
 8001014:	40fb53d3 	.word	0x40fb53d3
				else theta_ref = PI * 3.0f/2.0f;
 8001018:	4ba4      	ldr	r3, [pc, #656]	; (80012ac <main+0x6c4>)
 800101a:	663b      	str	r3, [r7, #96]	; 0x60
			theta_err = theta_ref - theta;
 800101c:	ed97 7a18 	vldr	s14, [r7, #96]	; 0x60
 8001020:	edd7 7a1a 	vldr	s15, [r7, #104]	; 0x68
 8001024:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001028:	edc7 7a19 	vstr	s15, [r7, #100]	; 0x64

			/* DC voltage controller */
			vdc_lfs = vdc;
 800102c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800102e:	65fb      	str	r3, [r7, #92]	; 0x5c
			vdc_err = VDC_REF - vdc_lfs;
 8001030:	ed9f 7a9f 	vldr	s14, [pc, #636]	; 80012b0 <main+0x6c8>
 8001034:	edd7 7a17 	vldr	s15, [r7, #92]	; 0x5c
 8001038:	ee77 7a67 	vsub.f32	s15, s14, s15
 800103c:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28

			io_ob = vdc_lfs * 2.0f * AC_FREQ * PRM_C;
 8001040:	edd7 7a17 	vldr	s15, [r7, #92]	; 0x5c
 8001044:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8001048:	ed9f 7a9a 	vldr	s14, [pc, #616]	; 80012b4 <main+0x6cc>
 800104c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001050:	ed9f 7a99 	vldr	s14, [pc, #612]	; 80012b8 <main+0x6d0>
 8001054:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001058:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
			io_est = dcvc_delay - io_ob;
 800105c:	ed97 7a15 	vldr	s14, [r7, #84]	; 0x54
 8001060:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8001064:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001068:	edc7 7a08 	vstr	s15, [r7, #32]
			idc_ref = vdc_err * 2.0f * AC_FREQ * PRM_C + io_est;
 800106c:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8001070:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8001074:	ed9f 7a8f 	vldr	s14, [pc, #572]	; 80012b4 <main+0x6cc>
 8001078:	ee67 7a87 	vmul.f32	s15, s15, s14
 800107c:	ed9f 7a8e 	vldr	s14, [pc, #568]	; 80012b8 <main+0x6d0>
 8001080:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001084:	ed97 7a08 	vldr	s14, [r7, #32]
 8001088:	ee77 7a27 	vadd.f32	s15, s14, s15
 800108c:	edc7 7a16 	vstr	s15, [r7, #88]	; 0x58

			idc_limit = IDC_LIM * (float)(start_cnt - SS_BGN_STEP) / (float)(SS_END_STEP - SS_BGN_STEP);
 8001090:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8001094:	f5a3 531c 	sub.w	r3, r3, #9984	; 0x2700
 8001098:	3b10      	subs	r3, #16
 800109a:	ee07 3a90 	vmov	s15, r3
 800109e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80010a2:	eeb0 7a08 	vmov.f32	s14, #8	; 0x40400000  3.0
 80010a6:	ee27 7a87 	vmul.f32	s14, s15, s14
 80010aa:	eddf 6a84 	vldr	s13, [pc, #528]	; 80012bc <main+0x6d4>
 80010ae:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80010b2:	edc7 7a07 	vstr	s15, [r7, #28]
			if (idc_ref > idc_limit) idc_ref = idc_limit;
 80010b6:	ed97 7a16 	vldr	s14, [r7, #88]	; 0x58
 80010ba:	edd7 7a07 	vldr	s15, [r7, #28]
 80010be:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80010c2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80010c6:	dd01      	ble.n	80010cc <main+0x4e4>
 80010c8:	69fb      	ldr	r3, [r7, #28]
 80010ca:	65bb      	str	r3, [r7, #88]	; 0x58
			if (idc_ref < -idc_limit) idc_ref = -idc_limit;
 80010cc:	edd7 7a07 	vldr	s15, [r7, #28]
 80010d0:	eef1 7a67 	vneg.f32	s15, s15
 80010d4:	ed97 7a16 	vldr	s14, [r7, #88]	; 0x58
 80010d8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80010dc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80010e0:	d505      	bpl.n	80010ee <main+0x506>
 80010e2:	edd7 7a07 	vldr	s15, [r7, #28]
 80010e6:	eef1 7a67 	vneg.f32	s15, s15
 80010ea:	edc7 7a16 	vstr	s15, [r7, #88]	; 0x58
			if (!start_flag2) idc_ref = 0.0f;
 80010ee:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80010f2:	2b00      	cmp	r3, #0
 80010f4:	d102      	bne.n	80010fc <main+0x514>
 80010f6:	f04f 0300 	mov.w	r3, #0
 80010fa:	65bb      	str	r3, [r7, #88]	; 0x58

			dcvc_delay = idc_ref + io_ob;
 80010fc:	ed97 7a16 	vldr	s14, [r7, #88]	; 0x58
 8001100:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8001104:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001108:	edc7 7a15 	vstr	s15, [r7, #84]	; 0x54
		}
		vac_est_delay = vac_est;
 800110c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800110e:	66fb      	str	r3, [r7, #108]	; 0x6c

		/* PLL */
		theta_m = fmodf(theta, 2.0f * PI);
 8001110:	eddf 0a6b 	vldr	s1, [pc, #428]	; 80012c0 <main+0x6d8>
 8001114:	ed97 0a1a 	vldr	s0, [r7, #104]	; 0x68
 8001118:	f007 f8d0 	bl	80082bc <fmodf>
 800111c:	ed87 0a06 	vstr	s0, [r7, #24]
		theta = theta_m + theta_err * time_sample * AC_FREQ * 2.0f;
 8001120:	ed97 7a19 	vldr	s14, [r7, #100]	; 0x64
 8001124:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 8001128:	ee67 7a27 	vmul.f32	s15, s14, s15
 800112c:	ed9f 7a61 	vldr	s14, [pc, #388]	; 80012b4 <main+0x6cc>
 8001130:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001134:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8001138:	ed97 7a06 	vldr	s14, [r7, #24]
 800113c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001140:	edc7 7a1a 	vstr	s15, [r7, #104]	; 0x68

		/* current controller */
		il_ref = idc_ref * vdc_lfs * cosf(theta) * 1.414f / VAC_RMS;
 8001144:	ed97 7a16 	vldr	s14, [r7, #88]	; 0x58
 8001148:	edd7 7a17 	vldr	s15, [r7, #92]	; 0x5c
 800114c:	ee27 8a27 	vmul.f32	s16, s14, s15
 8001150:	ed97 0a1a 	vldr	s0, [r7, #104]	; 0x68
 8001154:	f007 f872 	bl	800823c <cosf>
 8001158:	eef0 7a40 	vmov.f32	s15, s0
 800115c:	ee68 7a27 	vmul.f32	s15, s16, s15
 8001160:	ed9f 7a58 	vldr	s14, [pc, #352]	; 80012c4 <main+0x6dc>
 8001164:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001168:	eddf 6a57 	vldr	s13, [pc, #348]	; 80012c8 <main+0x6e0>
 800116c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001170:	edc7 7a05 	vstr	s15, [r7, #20]
		il_err = il_ref - il;
 8001174:	ed97 7a05 	vldr	s14, [r7, #20]
 8001178:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 800117c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001180:	edc7 7a04 	vstr	s15, [r7, #16]
		ilc_p = - il_err * 2.0f * PI * CO_FREQ * PRM_L;
 8001184:	edd7 7a04 	vldr	s15, [r7, #16]
 8001188:	eef1 7a67 	vneg.f32	s15, s15
 800118c:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8001190:	ed9f 7a4e 	vldr	s14, [pc, #312]	; 80012cc <main+0x6e4>
 8001194:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001198:	ed9f 7a4d 	vldr	s14, [pc, #308]	; 80012d0 <main+0x6e8>
 800119c:	ee67 7a87 	vmul.f32	s15, s15, s14
 80011a0:	ed9f 7a4c 	vldr	s14, [pc, #304]	; 80012d4 <main+0x6ec>
 80011a4:	ee67 7a87 	vmul.f32	s15, s15, s14
 80011a8:	edc7 7a03 	vstr	s15, [r7, #12]
		ilc_i += ilc_p * time_sample * PRM_R / PRM_L;
 80011ac:	ed97 7a03 	vldr	s14, [r7, #12]
 80011b0:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 80011b4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80011b8:	ed9f 7a47 	vldr	s14, [pc, #284]	; 80012d8 <main+0x6f0>
 80011bc:	ee27 7a87 	vmul.f32	s14, s15, s14
 80011c0:	eddf 6a44 	vldr	s13, [pc, #272]	; 80012d4 <main+0x6ec>
 80011c4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80011c8:	ed97 7a14 	vldr	s14, [r7, #80]	; 0x50
 80011cc:	ee77 7a27 	vadd.f32	s15, s14, s15
 80011d0:	edc7 7a14 	vstr	s15, [r7, #80]	; 0x50
		duty = (ilc_p + ilc_i + vac_est) / vdc;
 80011d4:	ed97 7a03 	vldr	s14, [r7, #12]
 80011d8:	edd7 7a14 	vldr	s15, [r7, #80]	; 0x50
 80011dc:	ee37 7a27 	vadd.f32	s14, s14, s15
 80011e0:	edd7 7a1d 	vldr	s15, [r7, #116]	; 0x74
 80011e4:	ee77 6a27 	vadd.f32	s13, s14, s15
 80011e8:	ed97 7a0f 	vldr	s14, [r7, #60]	; 0x3c
 80011ec:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80011f0:	edc7 7a13 	vstr	s15, [r7, #76]	; 0x4c

		if (duty > 1.0f) duty = 1.0f;
 80011f4:	edd7 7a13 	vldr	s15, [r7, #76]	; 0x4c
 80011f8:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80011fc:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001200:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001204:	dd02      	ble.n	800120c <main+0x624>
 8001206:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 800120a:	64fb      	str	r3, [r7, #76]	; 0x4c
		if (duty < -1.0f) duty = -1.0f;
 800120c:	edd7 7a13 	vldr	s15, [r7, #76]	; 0x4c
 8001210:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 8001214:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001218:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800121c:	d501      	bpl.n	8001222 <main+0x63a>
 800121e:	4b2f      	ldr	r3, [pc, #188]	; (80012dc <main+0x6f4>)
 8001220:	64fb      	str	r3, [r7, #76]	; 0x4c
		if (!start_flag1) duty = 0.0f;
 8001222:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8001226:	2b00      	cmp	r3, #0
 8001228:	d102      	bne.n	8001230 <main+0x648>
 800122a:	f04f 0300 	mov.w	r3, #0
 800122e:	64fb      	str	r3, [r7, #76]	; 0x4c

		/* PWM */
		pwm1 = duty * 0.5f + 0.5f;
 8001230:	edd7 7a13 	vldr	s15, [r7, #76]	; 0x4c
 8001234:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8001238:	ee67 7a87 	vmul.f32	s15, s15, s14
 800123c:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8001240:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001244:	edc7 7a02 	vstr	s15, [r7, #8]
		pwm2 = - duty * 0.5f + 0.5f;
 8001248:	edd7 7a13 	vldr	s15, [r7, #76]	; 0x4c
 800124c:	eef1 7a67 	vneg.f32	s15, s15
 8001250:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8001254:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001258:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 800125c:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001260:	edc7 7a01 	vstr	s15, [r7, #4]
		TIM1 -> CCR1 = TIM1 -> ARR * pwm1;
 8001264:	4b1e      	ldr	r3, [pc, #120]	; (80012e0 <main+0x6f8>)
 8001266:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001268:	ee07 3a90 	vmov	s15, r3
 800126c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001270:	edd7 7a02 	vldr	s15, [r7, #8]
 8001274:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001278:	4b19      	ldr	r3, [pc, #100]	; (80012e0 <main+0x6f8>)
 800127a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800127e:	ee17 2a90 	vmov	r2, s15
 8001282:	635a      	str	r2, [r3, #52]	; 0x34
		TIM1 -> CCR2 = TIM1 -> ARR * pwm2;
 8001284:	4b16      	ldr	r3, [pc, #88]	; (80012e0 <main+0x6f8>)
 8001286:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001288:	ee07 3a90 	vmov	s15, r3
 800128c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001290:	edd7 7a01 	vldr	s15, [r7, #4]
 8001294:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001298:	4b11      	ldr	r3, [pc, #68]	; (80012e0 <main+0x6f8>)
 800129a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800129e:	ee17 2a90 	vmov	r2, s15
 80012a2:	639a      	str	r2, [r3, #56]	; 0x38

		/* ADC flag reset */
		adc_flag = 0;
 80012a4:	4b0f      	ldr	r3, [pc, #60]	; (80012e4 <main+0x6fc>)
 80012a6:	2200      	movs	r2, #0
 80012a8:	601a      	str	r2, [r3, #0]
    if(adc_flag){
 80012aa:	e542      	b.n	8000d32 <main+0x14a>
 80012ac:	4096cbe5 	.word	0x4096cbe5
 80012b0:	43960000 	.word	0x43960000
 80012b4:	42480000 	.word	0x42480000
 80012b8:	39e6afcd 	.word	0x39e6afcd
 80012bc:	461c4000 	.word	0x461c4000
 80012c0:	40c90fdc 	.word	0x40c90fdc
 80012c4:	3fb4fdf4 	.word	0x3fb4fdf4
 80012c8:	42c80000 	.word	0x42c80000
 80012cc:	40490fdc 	.word	0x40490fdc
 80012d0:	44fa0000 	.word	0x44fa0000
 80012d4:	3a449ba6 	.word	0x3a449ba6
 80012d8:	3ecccccd 	.word	0x3ecccccd
 80012dc:	bf800000 	.word	0xbf800000
 80012e0:	40012c00 	.word	0x40012c00
 80012e4:	200002a4 	.word	0x200002a4

080012e8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80012e8:	b580      	push	{r7, lr}
 80012ea:	b096      	sub	sp, #88	; 0x58
 80012ec:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80012ee:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80012f2:	2228      	movs	r2, #40	; 0x28
 80012f4:	2100      	movs	r1, #0
 80012f6:	4618      	mov	r0, r3
 80012f8:	f004 fac8 	bl	800588c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80012fc:	f107 031c 	add.w	r3, r7, #28
 8001300:	2200      	movs	r2, #0
 8001302:	601a      	str	r2, [r3, #0]
 8001304:	605a      	str	r2, [r3, #4]
 8001306:	609a      	str	r2, [r3, #8]
 8001308:	60da      	str	r2, [r3, #12]
 800130a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800130c:	1d3b      	adds	r3, r7, #4
 800130e:	2200      	movs	r2, #0
 8001310:	601a      	str	r2, [r3, #0]
 8001312:	605a      	str	r2, [r3, #4]
 8001314:	609a      	str	r2, [r3, #8]
 8001316:	60da      	str	r2, [r3, #12]
 8001318:	611a      	str	r2, [r3, #16]
 800131a:	615a      	str	r2, [r3, #20]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800131c:	2302      	movs	r3, #2
 800131e:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001320:	2301      	movs	r3, #1
 8001322:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001324:	2310      	movs	r3, #16
 8001326:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001328:	2302      	movs	r3, #2
 800132a:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800132c:	2300      	movs	r3, #0
 800132e:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
 8001330:	f44f 1360 	mov.w	r3, #3670016	; 0x380000
 8001334:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001336:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800133a:	4618      	mov	r0, r3
 800133c:	f002 f8b2 	bl	80034a4 <HAL_RCC_OscConfig>
 8001340:	4603      	mov	r3, r0
 8001342:	2b00      	cmp	r3, #0
 8001344:	d001      	beq.n	800134a <SystemClock_Config+0x62>
  {
    Error_Handler();
 8001346:	f000 f9a5 	bl	8001694 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800134a:	230f      	movs	r3, #15
 800134c:	61fb      	str	r3, [r7, #28]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800134e:	2302      	movs	r3, #2
 8001350:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001352:	2300      	movs	r3, #0
 8001354:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001356:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800135a:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800135c:	2300      	movs	r3, #0
 800135e:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001360:	f107 031c 	add.w	r3, r7, #28
 8001364:	2102      	movs	r1, #2
 8001366:	4618      	mov	r0, r3
 8001368:	f002 ffa4 	bl	80042b4 <HAL_RCC_ClockConfig>
 800136c:	4603      	mov	r3, r0
 800136e:	2b00      	cmp	r3, #0
 8001370:	d001      	beq.n	8001376 <SystemClock_Config+0x8e>
  {
    Error_Handler();
 8001372:	f000 f98f 	bl	8001694 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_TIM1|RCC_PERIPHCLK_ADC12;
 8001376:	f44f 5384 	mov.w	r3, #4224	; 0x1080
 800137a:	607b      	str	r3, [r7, #4]
  PeriphClkInit.Adc12ClockSelection = RCC_ADC12PLLCLK_DIV1;
 800137c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001380:	617b      	str	r3, [r7, #20]
  PeriphClkInit.Tim1ClockSelection = RCC_TIM1CLK_HCLK;
 8001382:	2300      	movs	r3, #0
 8001384:	61bb      	str	r3, [r7, #24]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001386:	1d3b      	adds	r3, r7, #4
 8001388:	4618      	mov	r0, r3
 800138a:	f003 f985 	bl	8004698 <HAL_RCCEx_PeriphCLKConfig>
 800138e:	4603      	mov	r3, r0
 8001390:	2b00      	cmp	r3, #0
 8001392:	d001      	beq.n	8001398 <SystemClock_Config+0xb0>
  {
    Error_Handler();
 8001394:	f000 f97e 	bl	8001694 <Error_Handler>
  }
}
 8001398:	bf00      	nop
 800139a:	3758      	adds	r7, #88	; 0x58
 800139c:	46bd      	mov	sp, r7
 800139e:	bd80      	pop	{r7, pc}

080013a0 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80013a0:	b580      	push	{r7, lr}
 80013a2:	b08e      	sub	sp, #56	; 0x38
 80013a4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 80013a6:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80013aa:	2200      	movs	r2, #0
 80013ac:	601a      	str	r2, [r3, #0]
 80013ae:	605a      	str	r2, [r3, #4]
 80013b0:	609a      	str	r2, [r3, #8]
  ADC_InjectionConfTypeDef sConfigInjected = {0};
 80013b2:	1d3b      	adds	r3, r7, #4
 80013b4:	2228      	movs	r2, #40	; 0x28
 80013b6:	2100      	movs	r1, #0
 80013b8:	4618      	mov	r0, r3
 80013ba:	f004 fa67 	bl	800588c <memset>
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Common config
  */
  hadc1.Instance = ADC1;
 80013be:	4b3a      	ldr	r3, [pc, #232]	; (80014a8 <MX_ADC1_Init+0x108>)
 80013c0:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 80013c4:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 80013c6:	4b38      	ldr	r3, [pc, #224]	; (80014a8 <MX_ADC1_Init+0x108>)
 80013c8:	2200      	movs	r2, #0
 80013ca:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80013cc:	4b36      	ldr	r3, [pc, #216]	; (80014a8 <MX_ADC1_Init+0x108>)
 80013ce:	2200      	movs	r2, #0
 80013d0:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 80013d2:	4b35      	ldr	r3, [pc, #212]	; (80014a8 <MX_ADC1_Init+0x108>)
 80013d4:	2201      	movs	r2, #1
 80013d6:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80013d8:	4b33      	ldr	r3, [pc, #204]	; (80014a8 <MX_ADC1_Init+0x108>)
 80013da:	2200      	movs	r2, #0
 80013dc:	765a      	strb	r2, [r3, #25]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80013de:	4b32      	ldr	r3, [pc, #200]	; (80014a8 <MX_ADC1_Init+0x108>)
 80013e0:	2200      	movs	r2, #0
 80013e2:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80013e6:	4b30      	ldr	r3, [pc, #192]	; (80014a8 <MX_ADC1_Init+0x108>)
 80013e8:	2200      	movs	r2, #0
 80013ea:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 80013ec:	4b2e      	ldr	r3, [pc, #184]	; (80014a8 <MX_ADC1_Init+0x108>)
 80013ee:	2201      	movs	r2, #1
 80013f0:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80013f2:	4b2d      	ldr	r3, [pc, #180]	; (80014a8 <MX_ADC1_Init+0x108>)
 80013f4:	2200      	movs	r2, #0
 80013f6:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80013fa:	4b2b      	ldr	r3, [pc, #172]	; (80014a8 <MX_ADC1_Init+0x108>)
 80013fc:	2204      	movs	r2, #4
 80013fe:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8001400:	4b29      	ldr	r3, [pc, #164]	; (80014a8 <MX_ADC1_Init+0x108>)
 8001402:	2200      	movs	r2, #0
 8001404:	761a      	strb	r2, [r3, #24]
  hadc1.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8001406:	4b28      	ldr	r3, [pc, #160]	; (80014a8 <MX_ADC1_Init+0x108>)
 8001408:	2200      	movs	r2, #0
 800140a:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800140c:	4826      	ldr	r0, [pc, #152]	; (80014a8 <MX_ADC1_Init+0x108>)
 800140e:	f000 fbe3 	bl	8001bd8 <HAL_ADC_Init>
 8001412:	4603      	mov	r3, r0
 8001414:	2b00      	cmp	r3, #0
 8001416:	d001      	beq.n	800141c <MX_ADC1_Init+0x7c>
  {
    Error_Handler();
 8001418:	f000 f93c 	bl	8001694 <Error_Handler>
  }
  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 800141c:	2300      	movs	r3, #0
 800141e:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8001420:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001424:	4619      	mov	r1, r3
 8001426:	4820      	ldr	r0, [pc, #128]	; (80014a8 <MX_ADC1_Init+0x108>)
 8001428:	f001 fbf8 	bl	8002c1c <HAL_ADCEx_MultiModeConfigChannel>
 800142c:	4603      	mov	r3, r0
 800142e:	2b00      	cmp	r3, #0
 8001430:	d001      	beq.n	8001436 <MX_ADC1_Init+0x96>
  {
    Error_Handler();
 8001432:	f000 f92f 	bl	8001694 <Error_Handler>
  }
  /** Configure Injected Channel
  */
  sConfigInjected.InjectedChannel = ADC_CHANNEL_1;
 8001436:	2301      	movs	r3, #1
 8001438:	607b      	str	r3, [r7, #4]
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_1;
 800143a:	2301      	movs	r3, #1
 800143c:	60bb      	str	r3, [r7, #8]
  sConfigInjected.InjectedSingleDiff = ADC_DIFFERENTIAL_ENDED;
 800143e:	2301      	movs	r3, #1
 8001440:	613b      	str	r3, [r7, #16]
  sConfigInjected.InjectedNbrOfConversion = 2;
 8001442:	2302      	movs	r3, #2
 8001444:	61fb      	str	r3, [r7, #28]
  sConfigInjected.InjectedSamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8001446:	2300      	movs	r3, #0
 8001448:	60fb      	str	r3, [r7, #12]
  sConfigInjected.ExternalTrigInjecConvEdge = ADC_EXTERNALTRIGINJECCONV_EDGE_RISING;
 800144a:	2340      	movs	r3, #64	; 0x40
 800144c:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigInjected.ExternalTrigInjecConv = ADC_EXTERNALTRIGINJECCONV_T1_CC4;
 800144e:	2304      	movs	r3, #4
 8001450:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigInjected.AutoInjectedConv = DISABLE;
 8001452:	2300      	movs	r3, #0
 8001454:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
  sConfigInjected.InjectedDiscontinuousConvMode = DISABLE;
 8001458:	2300      	movs	r3, #0
 800145a:	f887 3020 	strb.w	r3, [r7, #32]
  sConfigInjected.QueueInjectedContext = DISABLE;
 800145e:	2300      	movs	r3, #0
 8001460:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  sConfigInjected.InjectedOffset = 0;
 8001464:	2300      	movs	r3, #0
 8001466:	61bb      	str	r3, [r7, #24]
  sConfigInjected.InjectedOffsetNumber = ADC_OFFSET_NONE;
 8001468:	2300      	movs	r3, #0
 800146a:	617b      	str	r3, [r7, #20]
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 800146c:	1d3b      	adds	r3, r7, #4
 800146e:	4619      	mov	r1, r3
 8001470:	480d      	ldr	r0, [pc, #52]	; (80014a8 <MX_ADC1_Init+0x108>)
 8001472:	f001 f8b5 	bl	80025e0 <HAL_ADCEx_InjectedConfigChannel>
 8001476:	4603      	mov	r3, r0
 8001478:	2b00      	cmp	r3, #0
 800147a:	d001      	beq.n	8001480 <MX_ADC1_Init+0xe0>
  {
    Error_Handler();
 800147c:	f000 f90a 	bl	8001694 <Error_Handler>
  }
  /** Configure Injected Channel
  */
  sConfigInjected.InjectedChannel = ADC_CHANNEL_3;
 8001480:	2303      	movs	r3, #3
 8001482:	607b      	str	r3, [r7, #4]
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_2;
 8001484:	2302      	movs	r3, #2
 8001486:	60bb      	str	r3, [r7, #8]
  sConfigInjected.InjectedSingleDiff = ADC_SINGLE_ENDED;
 8001488:	2300      	movs	r3, #0
 800148a:	613b      	str	r3, [r7, #16]
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 800148c:	1d3b      	adds	r3, r7, #4
 800148e:	4619      	mov	r1, r3
 8001490:	4805      	ldr	r0, [pc, #20]	; (80014a8 <MX_ADC1_Init+0x108>)
 8001492:	f001 f8a5 	bl	80025e0 <HAL_ADCEx_InjectedConfigChannel>
 8001496:	4603      	mov	r3, r0
 8001498:	2b00      	cmp	r3, #0
 800149a:	d001      	beq.n	80014a0 <MX_ADC1_Init+0x100>
  {
    Error_Handler();
 800149c:	f000 f8fa 	bl	8001694 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80014a0:	bf00      	nop
 80014a2:	3738      	adds	r7, #56	; 0x38
 80014a4:	46bd      	mov	sp, r7
 80014a6:	bd80      	pop	{r7, pc}
 80014a8:	20000208 	.word	0x20000208

080014ac <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80014ac:	b580      	push	{r7, lr}
 80014ae:	b096      	sub	sp, #88	; 0x58
 80014b0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80014b2:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 80014b6:	2200      	movs	r2, #0
 80014b8:	601a      	str	r2, [r3, #0]
 80014ba:	605a      	str	r2, [r3, #4]
 80014bc:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80014be:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80014c2:	2200      	movs	r2, #0
 80014c4:	601a      	str	r2, [r3, #0]
 80014c6:	605a      	str	r2, [r3, #4]
 80014c8:	609a      	str	r2, [r3, #8]
 80014ca:	60da      	str	r2, [r3, #12]
 80014cc:	611a      	str	r2, [r3, #16]
 80014ce:	615a      	str	r2, [r3, #20]
 80014d0:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80014d2:	1d3b      	adds	r3, r7, #4
 80014d4:	222c      	movs	r2, #44	; 0x2c
 80014d6:	2100      	movs	r1, #0
 80014d8:	4618      	mov	r0, r3
 80014da:	f004 f9d7 	bl	800588c <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80014de:	4b45      	ldr	r3, [pc, #276]	; (80015f4 <MX_TIM1_Init+0x148>)
 80014e0:	4a45      	ldr	r2, [pc, #276]	; (80015f8 <MX_TIM1_Init+0x14c>)
 80014e2:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 80014e4:	4b43      	ldr	r3, [pc, #268]	; (80015f4 <MX_TIM1_Init+0x148>)
 80014e6:	2200      	movs	r2, #0
 80014e8:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_CENTERALIGNED1;
 80014ea:	4b42      	ldr	r3, [pc, #264]	; (80015f4 <MX_TIM1_Init+0x148>)
 80014ec:	2220      	movs	r2, #32
 80014ee:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 1600-1;
 80014f0:	4b40      	ldr	r3, [pc, #256]	; (80015f4 <MX_TIM1_Init+0x148>)
 80014f2:	f240 623f 	movw	r2, #1599	; 0x63f
 80014f6:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80014f8:	4b3e      	ldr	r3, [pc, #248]	; (80015f4 <MX_TIM1_Init+0x148>)
 80014fa:	2200      	movs	r2, #0
 80014fc:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80014fe:	4b3d      	ldr	r3, [pc, #244]	; (80015f4 <MX_TIM1_Init+0x148>)
 8001500:	2200      	movs	r2, #0
 8001502:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001504:	4b3b      	ldr	r3, [pc, #236]	; (80015f4 <MX_TIM1_Init+0x148>)
 8001506:	2200      	movs	r2, #0
 8001508:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 800150a:	483a      	ldr	r0, [pc, #232]	; (80015f4 <MX_TIM1_Init+0x148>)
 800150c:	f003 fa46 	bl	800499c <HAL_TIM_PWM_Init>
 8001510:	4603      	mov	r3, r0
 8001512:	2b00      	cmp	r3, #0
 8001514:	d001      	beq.n	800151a <MX_TIM1_Init+0x6e>
  {
    Error_Handler();
 8001516:	f000 f8bd 	bl	8001694 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800151a:	2300      	movs	r3, #0
 800151c:	64fb      	str	r3, [r7, #76]	; 0x4c
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 800151e:	2300      	movs	r3, #0
 8001520:	653b      	str	r3, [r7, #80]	; 0x50
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001522:	2300      	movs	r3, #0
 8001524:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001526:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 800152a:	4619      	mov	r1, r3
 800152c:	4831      	ldr	r0, [pc, #196]	; (80015f4 <MX_TIM1_Init+0x148>)
 800152e:	f004 f877 	bl	8005620 <HAL_TIMEx_MasterConfigSynchronization>
 8001532:	4603      	mov	r3, r0
 8001534:	2b00      	cmp	r3, #0
 8001536:	d001      	beq.n	800153c <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 8001538:	f000 f8ac 	bl	8001694 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800153c:	2360      	movs	r3, #96	; 0x60
 800153e:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.Pulse = 0;
 8001540:	2300      	movs	r3, #0
 8001542:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001544:	2300      	movs	r3, #0
 8001546:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001548:	2300      	movs	r3, #0
 800154a:	63fb      	str	r3, [r7, #60]	; 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800154c:	2300      	movs	r3, #0
 800154e:	643b      	str	r3, [r7, #64]	; 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001550:	2300      	movs	r3, #0
 8001552:	647b      	str	r3, [r7, #68]	; 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001554:	2300      	movs	r3, #0
 8001556:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001558:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800155c:	2200      	movs	r2, #0
 800155e:	4619      	mov	r1, r3
 8001560:	4824      	ldr	r0, [pc, #144]	; (80015f4 <MX_TIM1_Init+0x148>)
 8001562:	f003 fb5f 	bl	8004c24 <HAL_TIM_PWM_ConfigChannel>
 8001566:	4603      	mov	r3, r0
 8001568:	2b00      	cmp	r3, #0
 800156a:	d001      	beq.n	8001570 <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 800156c:	f000 f892 	bl	8001694 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001570:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001574:	2204      	movs	r2, #4
 8001576:	4619      	mov	r1, r3
 8001578:	481e      	ldr	r0, [pc, #120]	; (80015f4 <MX_TIM1_Init+0x148>)
 800157a:	f003 fb53 	bl	8004c24 <HAL_TIM_PWM_ConfigChannel>
 800157e:	4603      	mov	r3, r0
 8001580:	2b00      	cmp	r3, #0
 8001582:	d001      	beq.n	8001588 <MX_TIM1_Init+0xdc>
  {
    Error_Handler();
 8001584:	f000 f886 	bl	8001694 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001588:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800158c:	220c      	movs	r2, #12
 800158e:	4619      	mov	r1, r3
 8001590:	4818      	ldr	r0, [pc, #96]	; (80015f4 <MX_TIM1_Init+0x148>)
 8001592:	f003 fb47 	bl	8004c24 <HAL_TIM_PWM_ConfigChannel>
 8001596:	4603      	mov	r3, r0
 8001598:	2b00      	cmp	r3, #0
 800159a:	d001      	beq.n	80015a0 <MX_TIM1_Init+0xf4>
  {
    Error_Handler();
 800159c:	f000 f87a 	bl	8001694 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80015a0:	2300      	movs	r3, #0
 80015a2:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80015a4:	2300      	movs	r3, #0
 80015a6:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80015a8:	2300      	movs	r3, #0
 80015aa:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 80;
 80015ac:	2350      	movs	r3, #80	; 0x50
 80015ae:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80015b0:	2300      	movs	r3, #0
 80015b2:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80015b4:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80015b8:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 80015ba:	2300      	movs	r3, #0
 80015bc:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 80015be:	2300      	movs	r3, #0
 80015c0:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 80015c2:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80015c6:	627b      	str	r3, [r7, #36]	; 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 80015c8:	2300      	movs	r3, #0
 80015ca:	62bb      	str	r3, [r7, #40]	; 0x28
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80015cc:	2300      	movs	r3, #0
 80015ce:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80015d0:	1d3b      	adds	r3, r7, #4
 80015d2:	4619      	mov	r1, r3
 80015d4:	4807      	ldr	r0, [pc, #28]	; (80015f4 <MX_TIM1_Init+0x148>)
 80015d6:	f004 f891 	bl	80056fc <HAL_TIMEx_ConfigBreakDeadTime>
 80015da:	4603      	mov	r3, r0
 80015dc:	2b00      	cmp	r3, #0
 80015de:	d001      	beq.n	80015e4 <MX_TIM1_Init+0x138>
  {
    Error_Handler();
 80015e0:	f000 f858 	bl	8001694 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 80015e4:	4803      	ldr	r0, [pc, #12]	; (80015f4 <MX_TIM1_Init+0x148>)
 80015e6:	f000 f8e3 	bl	80017b0 <HAL_TIM_MspPostInit>

}
 80015ea:	bf00      	nop
 80015ec:	3758      	adds	r7, #88	; 0x58
 80015ee:	46bd      	mov	sp, r7
 80015f0:	bd80      	pop	{r7, pc}
 80015f2:	bf00      	nop
 80015f4:	20000258 	.word	0x20000258
 80015f8:	40012c00 	.word	0x40012c00

080015fc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80015fc:	b580      	push	{r7, lr}
 80015fe:	b088      	sub	sp, #32
 8001600:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001602:	f107 030c 	add.w	r3, r7, #12
 8001606:	2200      	movs	r2, #0
 8001608:	601a      	str	r2, [r3, #0]
 800160a:	605a      	str	r2, [r3, #4]
 800160c:	609a      	str	r2, [r3, #8]
 800160e:	60da      	str	r2, [r3, #12]
 8001610:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001612:	4b1e      	ldr	r3, [pc, #120]	; (800168c <MX_GPIO_Init+0x90>)
 8001614:	695b      	ldr	r3, [r3, #20]
 8001616:	4a1d      	ldr	r2, [pc, #116]	; (800168c <MX_GPIO_Init+0x90>)
 8001618:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800161c:	6153      	str	r3, [r2, #20]
 800161e:	4b1b      	ldr	r3, [pc, #108]	; (800168c <MX_GPIO_Init+0x90>)
 8001620:	695b      	ldr	r3, [r3, #20]
 8001622:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001626:	60bb      	str	r3, [r7, #8]
 8001628:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800162a:	4b18      	ldr	r3, [pc, #96]	; (800168c <MX_GPIO_Init+0x90>)
 800162c:	695b      	ldr	r3, [r3, #20]
 800162e:	4a17      	ldr	r2, [pc, #92]	; (800168c <MX_GPIO_Init+0x90>)
 8001630:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001634:	6153      	str	r3, [r2, #20]
 8001636:	4b15      	ldr	r3, [pc, #84]	; (800168c <MX_GPIO_Init+0x90>)
 8001638:	695b      	ldr	r3, [r3, #20]
 800163a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800163e:	607b      	str	r3, [r7, #4]
 8001640:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, GPIO_PIN_RESET);
 8001642:	2200      	movs	r2, #0
 8001644:	2102      	movs	r1, #2
 8001646:	4812      	ldr	r0, [pc, #72]	; (8001690 <MX_GPIO_Init+0x94>)
 8001648:	f001 ff14 	bl	8003474 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PA3 */
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 800164c:	2308      	movs	r3, #8
 800164e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001650:	2300      	movs	r3, #0
 8001652:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001654:	2300      	movs	r3, #0
 8001656:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001658:	f107 030c 	add.w	r3, r7, #12
 800165c:	4619      	mov	r1, r3
 800165e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001662:	f001 fd7d 	bl	8003160 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB1 */
  GPIO_InitStruct.Pin = GPIO_PIN_1;
 8001666:	2302      	movs	r3, #2
 8001668:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800166a:	2301      	movs	r3, #1
 800166c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800166e:	2300      	movs	r3, #0
 8001670:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001672:	2300      	movs	r3, #0
 8001674:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001676:	f107 030c 	add.w	r3, r7, #12
 800167a:	4619      	mov	r1, r3
 800167c:	4804      	ldr	r0, [pc, #16]	; (8001690 <MX_GPIO_Init+0x94>)
 800167e:	f001 fd6f 	bl	8003160 <HAL_GPIO_Init>

}
 8001682:	bf00      	nop
 8001684:	3720      	adds	r7, #32
 8001686:	46bd      	mov	sp, r7
 8001688:	bd80      	pop	{r7, pc}
 800168a:	bf00      	nop
 800168c:	40021000 	.word	0x40021000
 8001690:	48000400 	.word	0x48000400

08001694 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001694:	b480      	push	{r7}
 8001696:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001698:	b672      	cpsid	i
}
 800169a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800169c:	e7fe      	b.n	800169c <Error_Handler+0x8>
	...

080016a0 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80016a0:	b480      	push	{r7}
 80016a2:	b083      	sub	sp, #12
 80016a4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80016a6:	4b0f      	ldr	r3, [pc, #60]	; (80016e4 <HAL_MspInit+0x44>)
 80016a8:	699b      	ldr	r3, [r3, #24]
 80016aa:	4a0e      	ldr	r2, [pc, #56]	; (80016e4 <HAL_MspInit+0x44>)
 80016ac:	f043 0301 	orr.w	r3, r3, #1
 80016b0:	6193      	str	r3, [r2, #24]
 80016b2:	4b0c      	ldr	r3, [pc, #48]	; (80016e4 <HAL_MspInit+0x44>)
 80016b4:	699b      	ldr	r3, [r3, #24]
 80016b6:	f003 0301 	and.w	r3, r3, #1
 80016ba:	607b      	str	r3, [r7, #4]
 80016bc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80016be:	4b09      	ldr	r3, [pc, #36]	; (80016e4 <HAL_MspInit+0x44>)
 80016c0:	69db      	ldr	r3, [r3, #28]
 80016c2:	4a08      	ldr	r2, [pc, #32]	; (80016e4 <HAL_MspInit+0x44>)
 80016c4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80016c8:	61d3      	str	r3, [r2, #28]
 80016ca:	4b06      	ldr	r3, [pc, #24]	; (80016e4 <HAL_MspInit+0x44>)
 80016cc:	69db      	ldr	r3, [r3, #28]
 80016ce:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80016d2:	603b      	str	r3, [r7, #0]
 80016d4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80016d6:	bf00      	nop
 80016d8:	370c      	adds	r7, #12
 80016da:	46bd      	mov	sp, r7
 80016dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016e0:	4770      	bx	lr
 80016e2:	bf00      	nop
 80016e4:	40021000 	.word	0x40021000

080016e8 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80016e8:	b580      	push	{r7, lr}
 80016ea:	b08a      	sub	sp, #40	; 0x28
 80016ec:	af00      	add	r7, sp, #0
 80016ee:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016f0:	f107 0314 	add.w	r3, r7, #20
 80016f4:	2200      	movs	r2, #0
 80016f6:	601a      	str	r2, [r3, #0]
 80016f8:	605a      	str	r2, [r3, #4]
 80016fa:	609a      	str	r2, [r3, #8]
 80016fc:	60da      	str	r2, [r3, #12]
 80016fe:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8001700:	687b      	ldr	r3, [r7, #4]
 8001702:	681b      	ldr	r3, [r3, #0]
 8001704:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001708:	d12c      	bne.n	8001764 <HAL_ADC_MspInit+0x7c>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 800170a:	4b18      	ldr	r3, [pc, #96]	; (800176c <HAL_ADC_MspInit+0x84>)
 800170c:	695b      	ldr	r3, [r3, #20]
 800170e:	4a17      	ldr	r2, [pc, #92]	; (800176c <HAL_ADC_MspInit+0x84>)
 8001710:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001714:	6153      	str	r3, [r2, #20]
 8001716:	4b15      	ldr	r3, [pc, #84]	; (800176c <HAL_ADC_MspInit+0x84>)
 8001718:	695b      	ldr	r3, [r3, #20]
 800171a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800171e:	613b      	str	r3, [r7, #16]
 8001720:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001722:	4b12      	ldr	r3, [pc, #72]	; (800176c <HAL_ADC_MspInit+0x84>)
 8001724:	695b      	ldr	r3, [r3, #20]
 8001726:	4a11      	ldr	r2, [pc, #68]	; (800176c <HAL_ADC_MspInit+0x84>)
 8001728:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800172c:	6153      	str	r3, [r2, #20]
 800172e:	4b0f      	ldr	r3, [pc, #60]	; (800176c <HAL_ADC_MspInit+0x84>)
 8001730:	695b      	ldr	r3, [r3, #20]
 8001732:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001736:	60fb      	str	r3, [r7, #12]
 8001738:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0     ------> ADC1_IN1
    PA1     ------> ADC1_IN2
    PA2     ------> ADC1_IN3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2;
 800173a:	2307      	movs	r3, #7
 800173c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800173e:	2303      	movs	r3, #3
 8001740:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001742:	2300      	movs	r3, #0
 8001744:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001746:	f107 0314 	add.w	r3, r7, #20
 800174a:	4619      	mov	r1, r3
 800174c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001750:	f001 fd06 	bl	8003160 <HAL_GPIO_Init>

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 8001754:	2200      	movs	r2, #0
 8001756:	2100      	movs	r1, #0
 8001758:	2012      	movs	r0, #18
 800175a:	f001 fcca 	bl	80030f2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 800175e:	2012      	movs	r0, #18
 8001760:	f001 fce3 	bl	800312a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8001764:	bf00      	nop
 8001766:	3728      	adds	r7, #40	; 0x28
 8001768:	46bd      	mov	sp, r7
 800176a:	bd80      	pop	{r7, pc}
 800176c:	40021000 	.word	0x40021000

08001770 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8001770:	b480      	push	{r7}
 8001772:	b085      	sub	sp, #20
 8001774:	af00      	add	r7, sp, #0
 8001776:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM1)
 8001778:	687b      	ldr	r3, [r7, #4]
 800177a:	681b      	ldr	r3, [r3, #0]
 800177c:	4a0a      	ldr	r2, [pc, #40]	; (80017a8 <HAL_TIM_PWM_MspInit+0x38>)
 800177e:	4293      	cmp	r3, r2
 8001780:	d10b      	bne.n	800179a <HAL_TIM_PWM_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001782:	4b0a      	ldr	r3, [pc, #40]	; (80017ac <HAL_TIM_PWM_MspInit+0x3c>)
 8001784:	699b      	ldr	r3, [r3, #24]
 8001786:	4a09      	ldr	r2, [pc, #36]	; (80017ac <HAL_TIM_PWM_MspInit+0x3c>)
 8001788:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800178c:	6193      	str	r3, [r2, #24]
 800178e:	4b07      	ldr	r3, [pc, #28]	; (80017ac <HAL_TIM_PWM_MspInit+0x3c>)
 8001790:	699b      	ldr	r3, [r3, #24]
 8001792:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001796:	60fb      	str	r3, [r7, #12]
 8001798:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 800179a:	bf00      	nop
 800179c:	3714      	adds	r7, #20
 800179e:	46bd      	mov	sp, r7
 80017a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017a4:	4770      	bx	lr
 80017a6:	bf00      	nop
 80017a8:	40012c00 	.word	0x40012c00
 80017ac:	40021000 	.word	0x40021000

080017b0 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80017b0:	b580      	push	{r7, lr}
 80017b2:	b08a      	sub	sp, #40	; 0x28
 80017b4:	af00      	add	r7, sp, #0
 80017b6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017b8:	f107 0314 	add.w	r3, r7, #20
 80017bc:	2200      	movs	r2, #0
 80017be:	601a      	str	r2, [r3, #0]
 80017c0:	605a      	str	r2, [r3, #4]
 80017c2:	609a      	str	r2, [r3, #8]
 80017c4:	60da      	str	r2, [r3, #12]
 80017c6:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 80017c8:	687b      	ldr	r3, [r7, #4]
 80017ca:	681b      	ldr	r3, [r3, #0]
 80017cc:	4a20      	ldr	r2, [pc, #128]	; (8001850 <HAL_TIM_MspPostInit+0xa0>)
 80017ce:	4293      	cmp	r3, r2
 80017d0:	d139      	bne.n	8001846 <HAL_TIM_MspPostInit+0x96>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80017d2:	4b20      	ldr	r3, [pc, #128]	; (8001854 <HAL_TIM_MspPostInit+0xa4>)
 80017d4:	695b      	ldr	r3, [r3, #20]
 80017d6:	4a1f      	ldr	r2, [pc, #124]	; (8001854 <HAL_TIM_MspPostInit+0xa4>)
 80017d8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80017dc:	6153      	str	r3, [r2, #20]
 80017de:	4b1d      	ldr	r3, [pc, #116]	; (8001854 <HAL_TIM_MspPostInit+0xa4>)
 80017e0:	695b      	ldr	r3, [r3, #20]
 80017e2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80017e6:	613b      	str	r3, [r7, #16]
 80017e8:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80017ea:	4b1a      	ldr	r3, [pc, #104]	; (8001854 <HAL_TIM_MspPostInit+0xa4>)
 80017ec:	695b      	ldr	r3, [r3, #20]
 80017ee:	4a19      	ldr	r2, [pc, #100]	; (8001854 <HAL_TIM_MspPostInit+0xa4>)
 80017f0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80017f4:	6153      	str	r3, [r2, #20]
 80017f6:	4b17      	ldr	r3, [pc, #92]	; (8001854 <HAL_TIM_MspPostInit+0xa4>)
 80017f8:	695b      	ldr	r3, [r3, #20]
 80017fa:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80017fe:	60fb      	str	r3, [r7, #12]
 8001800:	68fb      	ldr	r3, [r7, #12]
    PA7     ------> TIM1_CH1N
    PB0     ------> TIM1_CH2N
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
 8001802:	f44f 7360 	mov.w	r3, #896	; 0x380
 8001806:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001808:	2302      	movs	r3, #2
 800180a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800180c:	2300      	movs	r3, #0
 800180e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001810:	2300      	movs	r3, #0
 8001812:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 8001814:	2306      	movs	r3, #6
 8001816:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001818:	f107 0314 	add.w	r3, r7, #20
 800181c:	4619      	mov	r1, r3
 800181e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001822:	f001 fc9d 	bl	8003160 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001826:	2301      	movs	r3, #1
 8001828:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800182a:	2302      	movs	r3, #2
 800182c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800182e:	2300      	movs	r3, #0
 8001830:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001832:	2300      	movs	r3, #0
 8001834:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 8001836:	2306      	movs	r3, #6
 8001838:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800183a:	f107 0314 	add.w	r3, r7, #20
 800183e:	4619      	mov	r1, r3
 8001840:	4805      	ldr	r0, [pc, #20]	; (8001858 <HAL_TIM_MspPostInit+0xa8>)
 8001842:	f001 fc8d 	bl	8003160 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8001846:	bf00      	nop
 8001848:	3728      	adds	r7, #40	; 0x28
 800184a:	46bd      	mov	sp, r7
 800184c:	bd80      	pop	{r7, pc}
 800184e:	bf00      	nop
 8001850:	40012c00 	.word	0x40012c00
 8001854:	40021000 	.word	0x40021000
 8001858:	48000400 	.word	0x48000400

0800185c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800185c:	b480      	push	{r7}
 800185e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001860:	e7fe      	b.n	8001860 <NMI_Handler+0x4>

08001862 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001862:	b480      	push	{r7}
 8001864:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001866:	e7fe      	b.n	8001866 <HardFault_Handler+0x4>

08001868 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001868:	b480      	push	{r7}
 800186a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800186c:	e7fe      	b.n	800186c <MemManage_Handler+0x4>

0800186e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800186e:	b480      	push	{r7}
 8001870:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001872:	e7fe      	b.n	8001872 <BusFault_Handler+0x4>

08001874 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001874:	b480      	push	{r7}
 8001876:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001878:	e7fe      	b.n	8001878 <UsageFault_Handler+0x4>

0800187a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800187a:	b480      	push	{r7}
 800187c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800187e:	bf00      	nop
 8001880:	46bd      	mov	sp, r7
 8001882:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001886:	4770      	bx	lr

08001888 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001888:	b480      	push	{r7}
 800188a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800188c:	bf00      	nop
 800188e:	46bd      	mov	sp, r7
 8001890:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001894:	4770      	bx	lr

08001896 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001896:	b480      	push	{r7}
 8001898:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800189a:	bf00      	nop
 800189c:	46bd      	mov	sp, r7
 800189e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018a2:	4770      	bx	lr

080018a4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80018a4:	b580      	push	{r7, lr}
 80018a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80018a8:	f000 f958 	bl	8001b5c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80018ac:	bf00      	nop
 80018ae:	bd80      	pop	{r7, pc}

080018b0 <ADC1_2_IRQHandler>:

/**
  * @brief This function handles ADC1 and ADC2 interrupts.
  */
void ADC1_2_IRQHandler(void)
{
 80018b0:	b580      	push	{r7, lr}
 80018b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_2_IRQn 0 */
  adc_flag = 1;
 80018b4:	4b03      	ldr	r3, [pc, #12]	; (80018c4 <ADC1_2_IRQHandler+0x14>)
 80018b6:	2201      	movs	r2, #1
 80018b8:	601a      	str	r2, [r3, #0]

  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 80018ba:	4803      	ldr	r0, [pc, #12]	; (80018c8 <ADC1_2_IRQHandler+0x18>)
 80018bc:	f000 fb1e 	bl	8001efc <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_2_IRQn 1 */

  /* USER CODE END ADC1_2_IRQn 1 */
}
 80018c0:	bf00      	nop
 80018c2:	bd80      	pop	{r7, pc}
 80018c4:	200002a4 	.word	0x200002a4
 80018c8:	20000208 	.word	0x20000208

080018cc <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80018cc:	b480      	push	{r7}
 80018ce:	af00      	add	r7, sp, #0
	return 1;
 80018d0:	2301      	movs	r3, #1
}
 80018d2:	4618      	mov	r0, r3
 80018d4:	46bd      	mov	sp, r7
 80018d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018da:	4770      	bx	lr

080018dc <_kill>:

int _kill(int pid, int sig)
{
 80018dc:	b580      	push	{r7, lr}
 80018de:	b082      	sub	sp, #8
 80018e0:	af00      	add	r7, sp, #0
 80018e2:	6078      	str	r0, [r7, #4]
 80018e4:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 80018e6:	f003 ffa7 	bl	8005838 <__errno>
 80018ea:	4603      	mov	r3, r0
 80018ec:	2216      	movs	r2, #22
 80018ee:	601a      	str	r2, [r3, #0]
	return -1;
 80018f0:	f04f 33ff 	mov.w	r3, #4294967295
}
 80018f4:	4618      	mov	r0, r3
 80018f6:	3708      	adds	r7, #8
 80018f8:	46bd      	mov	sp, r7
 80018fa:	bd80      	pop	{r7, pc}

080018fc <_exit>:

void _exit (int status)
{
 80018fc:	b580      	push	{r7, lr}
 80018fe:	b082      	sub	sp, #8
 8001900:	af00      	add	r7, sp, #0
 8001902:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8001904:	f04f 31ff 	mov.w	r1, #4294967295
 8001908:	6878      	ldr	r0, [r7, #4]
 800190a:	f7ff ffe7 	bl	80018dc <_kill>
	while (1) {}		/* Make sure we hang here */
 800190e:	e7fe      	b.n	800190e <_exit+0x12>

08001910 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001910:	b580      	push	{r7, lr}
 8001912:	b086      	sub	sp, #24
 8001914:	af00      	add	r7, sp, #0
 8001916:	60f8      	str	r0, [r7, #12]
 8001918:	60b9      	str	r1, [r7, #8]
 800191a:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800191c:	2300      	movs	r3, #0
 800191e:	617b      	str	r3, [r7, #20]
 8001920:	e00a      	b.n	8001938 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8001922:	f3af 8000 	nop.w
 8001926:	4601      	mov	r1, r0
 8001928:	68bb      	ldr	r3, [r7, #8]
 800192a:	1c5a      	adds	r2, r3, #1
 800192c:	60ba      	str	r2, [r7, #8]
 800192e:	b2ca      	uxtb	r2, r1
 8001930:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001932:	697b      	ldr	r3, [r7, #20]
 8001934:	3301      	adds	r3, #1
 8001936:	617b      	str	r3, [r7, #20]
 8001938:	697a      	ldr	r2, [r7, #20]
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	429a      	cmp	r2, r3
 800193e:	dbf0      	blt.n	8001922 <_read+0x12>
	}

return len;
 8001940:	687b      	ldr	r3, [r7, #4]
}
 8001942:	4618      	mov	r0, r3
 8001944:	3718      	adds	r7, #24
 8001946:	46bd      	mov	sp, r7
 8001948:	bd80      	pop	{r7, pc}

0800194a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800194a:	b580      	push	{r7, lr}
 800194c:	b086      	sub	sp, #24
 800194e:	af00      	add	r7, sp, #0
 8001950:	60f8      	str	r0, [r7, #12]
 8001952:	60b9      	str	r1, [r7, #8]
 8001954:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001956:	2300      	movs	r3, #0
 8001958:	617b      	str	r3, [r7, #20]
 800195a:	e009      	b.n	8001970 <_write+0x26>
	{
		__io_putchar(*ptr++);
 800195c:	68bb      	ldr	r3, [r7, #8]
 800195e:	1c5a      	adds	r2, r3, #1
 8001960:	60ba      	str	r2, [r7, #8]
 8001962:	781b      	ldrb	r3, [r3, #0]
 8001964:	4618      	mov	r0, r3
 8001966:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800196a:	697b      	ldr	r3, [r7, #20]
 800196c:	3301      	adds	r3, #1
 800196e:	617b      	str	r3, [r7, #20]
 8001970:	697a      	ldr	r2, [r7, #20]
 8001972:	687b      	ldr	r3, [r7, #4]
 8001974:	429a      	cmp	r2, r3
 8001976:	dbf1      	blt.n	800195c <_write+0x12>
	}
	return len;
 8001978:	687b      	ldr	r3, [r7, #4]
}
 800197a:	4618      	mov	r0, r3
 800197c:	3718      	adds	r7, #24
 800197e:	46bd      	mov	sp, r7
 8001980:	bd80      	pop	{r7, pc}

08001982 <_close>:

int _close(int file)
{
 8001982:	b480      	push	{r7}
 8001984:	b083      	sub	sp, #12
 8001986:	af00      	add	r7, sp, #0
 8001988:	6078      	str	r0, [r7, #4]
	return -1;
 800198a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800198e:	4618      	mov	r0, r3
 8001990:	370c      	adds	r7, #12
 8001992:	46bd      	mov	sp, r7
 8001994:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001998:	4770      	bx	lr

0800199a <_fstat>:


int _fstat(int file, struct stat *st)
{
 800199a:	b480      	push	{r7}
 800199c:	b083      	sub	sp, #12
 800199e:	af00      	add	r7, sp, #0
 80019a0:	6078      	str	r0, [r7, #4]
 80019a2:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80019a4:	683b      	ldr	r3, [r7, #0]
 80019a6:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80019aa:	605a      	str	r2, [r3, #4]
	return 0;
 80019ac:	2300      	movs	r3, #0
}
 80019ae:	4618      	mov	r0, r3
 80019b0:	370c      	adds	r7, #12
 80019b2:	46bd      	mov	sp, r7
 80019b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019b8:	4770      	bx	lr

080019ba <_isatty>:

int _isatty(int file)
{
 80019ba:	b480      	push	{r7}
 80019bc:	b083      	sub	sp, #12
 80019be:	af00      	add	r7, sp, #0
 80019c0:	6078      	str	r0, [r7, #4]
	return 1;
 80019c2:	2301      	movs	r3, #1
}
 80019c4:	4618      	mov	r0, r3
 80019c6:	370c      	adds	r7, #12
 80019c8:	46bd      	mov	sp, r7
 80019ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019ce:	4770      	bx	lr

080019d0 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80019d0:	b480      	push	{r7}
 80019d2:	b085      	sub	sp, #20
 80019d4:	af00      	add	r7, sp, #0
 80019d6:	60f8      	str	r0, [r7, #12]
 80019d8:	60b9      	str	r1, [r7, #8]
 80019da:	607a      	str	r2, [r7, #4]
	return 0;
 80019dc:	2300      	movs	r3, #0
}
 80019de:	4618      	mov	r0, r3
 80019e0:	3714      	adds	r7, #20
 80019e2:	46bd      	mov	sp, r7
 80019e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019e8:	4770      	bx	lr
	...

080019ec <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80019ec:	b580      	push	{r7, lr}
 80019ee:	b086      	sub	sp, #24
 80019f0:	af00      	add	r7, sp, #0
 80019f2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80019f4:	4a14      	ldr	r2, [pc, #80]	; (8001a48 <_sbrk+0x5c>)
 80019f6:	4b15      	ldr	r3, [pc, #84]	; (8001a4c <_sbrk+0x60>)
 80019f8:	1ad3      	subs	r3, r2, r3
 80019fa:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80019fc:	697b      	ldr	r3, [r7, #20]
 80019fe:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001a00:	4b13      	ldr	r3, [pc, #76]	; (8001a50 <_sbrk+0x64>)
 8001a02:	681b      	ldr	r3, [r3, #0]
 8001a04:	2b00      	cmp	r3, #0
 8001a06:	d102      	bne.n	8001a0e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001a08:	4b11      	ldr	r3, [pc, #68]	; (8001a50 <_sbrk+0x64>)
 8001a0a:	4a12      	ldr	r2, [pc, #72]	; (8001a54 <_sbrk+0x68>)
 8001a0c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001a0e:	4b10      	ldr	r3, [pc, #64]	; (8001a50 <_sbrk+0x64>)
 8001a10:	681a      	ldr	r2, [r3, #0]
 8001a12:	687b      	ldr	r3, [r7, #4]
 8001a14:	4413      	add	r3, r2
 8001a16:	693a      	ldr	r2, [r7, #16]
 8001a18:	429a      	cmp	r2, r3
 8001a1a:	d207      	bcs.n	8001a2c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001a1c:	f003 ff0c 	bl	8005838 <__errno>
 8001a20:	4603      	mov	r3, r0
 8001a22:	220c      	movs	r2, #12
 8001a24:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001a26:	f04f 33ff 	mov.w	r3, #4294967295
 8001a2a:	e009      	b.n	8001a40 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001a2c:	4b08      	ldr	r3, [pc, #32]	; (8001a50 <_sbrk+0x64>)
 8001a2e:	681b      	ldr	r3, [r3, #0]
 8001a30:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001a32:	4b07      	ldr	r3, [pc, #28]	; (8001a50 <_sbrk+0x64>)
 8001a34:	681a      	ldr	r2, [r3, #0]
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	4413      	add	r3, r2
 8001a3a:	4a05      	ldr	r2, [pc, #20]	; (8001a50 <_sbrk+0x64>)
 8001a3c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001a3e:	68fb      	ldr	r3, [r7, #12]
}
 8001a40:	4618      	mov	r0, r3
 8001a42:	3718      	adds	r7, #24
 8001a44:	46bd      	mov	sp, r7
 8001a46:	bd80      	pop	{r7, pc}
 8001a48:	20003000 	.word	0x20003000
 8001a4c:	00000400 	.word	0x00000400
 8001a50:	200001fc 	.word	0x200001fc
 8001a54:	200002c0 	.word	0x200002c0

08001a58 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001a58:	b480      	push	{r7}
 8001a5a:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001a5c:	4b06      	ldr	r3, [pc, #24]	; (8001a78 <SystemInit+0x20>)
 8001a5e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001a62:	4a05      	ldr	r2, [pc, #20]	; (8001a78 <SystemInit+0x20>)
 8001a64:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001a68:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001a6c:	bf00      	nop
 8001a6e:	46bd      	mov	sp, r7
 8001a70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a74:	4770      	bx	lr
 8001a76:	bf00      	nop
 8001a78:	e000ed00 	.word	0xe000ed00

08001a7c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8001a7c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001ab4 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001a80:	480d      	ldr	r0, [pc, #52]	; (8001ab8 <LoopForever+0x6>)
  ldr r1, =_edata
 8001a82:	490e      	ldr	r1, [pc, #56]	; (8001abc <LoopForever+0xa>)
  ldr r2, =_sidata
 8001a84:	4a0e      	ldr	r2, [pc, #56]	; (8001ac0 <LoopForever+0xe>)
  movs r3, #0
 8001a86:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001a88:	e002      	b.n	8001a90 <LoopCopyDataInit>

08001a8a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001a8a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001a8c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001a8e:	3304      	adds	r3, #4

08001a90 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001a90:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001a92:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001a94:	d3f9      	bcc.n	8001a8a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001a96:	4a0b      	ldr	r2, [pc, #44]	; (8001ac4 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001a98:	4c0b      	ldr	r4, [pc, #44]	; (8001ac8 <LoopForever+0x16>)
  movs r3, #0
 8001a9a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001a9c:	e001      	b.n	8001aa2 <LoopFillZerobss>

08001a9e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001a9e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001aa0:	3204      	adds	r2, #4

08001aa2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001aa2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001aa4:	d3fb      	bcc.n	8001a9e <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8001aa6:	f7ff ffd7 	bl	8001a58 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001aaa:	f003 fecb 	bl	8005844 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001aae:	f7ff f89b 	bl	8000be8 <main>

08001ab2 <LoopForever>:

LoopForever:
    b LoopForever
 8001ab2:	e7fe      	b.n	8001ab2 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8001ab4:	20003000 	.word	0x20003000
  ldr r0, =_sdata
 8001ab8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001abc:	200001e0 	.word	0x200001e0
  ldr r2, =_sidata
 8001ac0:	0800967c 	.word	0x0800967c
  ldr r2, =_sbss
 8001ac4:	200001e0 	.word	0x200001e0
  ldr r4, =_ebss
 8001ac8:	200002bc 	.word	0x200002bc

08001acc <CAN_RX0_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001acc:	e7fe      	b.n	8001acc <CAN_RX0_IRQHandler>
	...

08001ad0 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001ad0:	b580      	push	{r7, lr}
 8001ad2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001ad4:	4b08      	ldr	r3, [pc, #32]	; (8001af8 <HAL_Init+0x28>)
 8001ad6:	681b      	ldr	r3, [r3, #0]
 8001ad8:	4a07      	ldr	r2, [pc, #28]	; (8001af8 <HAL_Init+0x28>)
 8001ada:	f043 0310 	orr.w	r3, r3, #16
 8001ade:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001ae0:	2003      	movs	r0, #3
 8001ae2:	f001 fafb 	bl	80030dc <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001ae6:	200f      	movs	r0, #15
 8001ae8:	f000 f808 	bl	8001afc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001aec:	f7ff fdd8 	bl	80016a0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001af0:	2300      	movs	r3, #0
}
 8001af2:	4618      	mov	r0, r3
 8001af4:	bd80      	pop	{r7, pc}
 8001af6:	bf00      	nop
 8001af8:	40022000 	.word	0x40022000

08001afc <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001afc:	b580      	push	{r7, lr}
 8001afe:	b082      	sub	sp, #8
 8001b00:	af00      	add	r7, sp, #0
 8001b02:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001b04:	4b12      	ldr	r3, [pc, #72]	; (8001b50 <HAL_InitTick+0x54>)
 8001b06:	681a      	ldr	r2, [r3, #0]
 8001b08:	4b12      	ldr	r3, [pc, #72]	; (8001b54 <HAL_InitTick+0x58>)
 8001b0a:	781b      	ldrb	r3, [r3, #0]
 8001b0c:	4619      	mov	r1, r3
 8001b0e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001b12:	fbb3 f3f1 	udiv	r3, r3, r1
 8001b16:	fbb2 f3f3 	udiv	r3, r2, r3
 8001b1a:	4618      	mov	r0, r3
 8001b1c:	f001 fb13 	bl	8003146 <HAL_SYSTICK_Config>
 8001b20:	4603      	mov	r3, r0
 8001b22:	2b00      	cmp	r3, #0
 8001b24:	d001      	beq.n	8001b2a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001b26:	2301      	movs	r3, #1
 8001b28:	e00e      	b.n	8001b48 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	2b0f      	cmp	r3, #15
 8001b2e:	d80a      	bhi.n	8001b46 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001b30:	2200      	movs	r2, #0
 8001b32:	6879      	ldr	r1, [r7, #4]
 8001b34:	f04f 30ff 	mov.w	r0, #4294967295
 8001b38:	f001 fadb 	bl	80030f2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001b3c:	4a06      	ldr	r2, [pc, #24]	; (8001b58 <HAL_InitTick+0x5c>)
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 8001b42:	2300      	movs	r3, #0
 8001b44:	e000      	b.n	8001b48 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001b46:	2301      	movs	r3, #1
}
 8001b48:	4618      	mov	r0, r3
 8001b4a:	3708      	adds	r7, #8
 8001b4c:	46bd      	mov	sp, r7
 8001b4e:	bd80      	pop	{r7, pc}
 8001b50:	20000000 	.word	0x20000000
 8001b54:	20000008 	.word	0x20000008
 8001b58:	20000004 	.word	0x20000004

08001b5c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001b5c:	b480      	push	{r7}
 8001b5e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001b60:	4b06      	ldr	r3, [pc, #24]	; (8001b7c <HAL_IncTick+0x20>)
 8001b62:	781b      	ldrb	r3, [r3, #0]
 8001b64:	461a      	mov	r2, r3
 8001b66:	4b06      	ldr	r3, [pc, #24]	; (8001b80 <HAL_IncTick+0x24>)
 8001b68:	681b      	ldr	r3, [r3, #0]
 8001b6a:	4413      	add	r3, r2
 8001b6c:	4a04      	ldr	r2, [pc, #16]	; (8001b80 <HAL_IncTick+0x24>)
 8001b6e:	6013      	str	r3, [r2, #0]
}
 8001b70:	bf00      	nop
 8001b72:	46bd      	mov	sp, r7
 8001b74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b78:	4770      	bx	lr
 8001b7a:	bf00      	nop
 8001b7c:	20000008 	.word	0x20000008
 8001b80:	200002a8 	.word	0x200002a8

08001b84 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001b84:	b480      	push	{r7}
 8001b86:	af00      	add	r7, sp, #0
  return uwTick;  
 8001b88:	4b03      	ldr	r3, [pc, #12]	; (8001b98 <HAL_GetTick+0x14>)
 8001b8a:	681b      	ldr	r3, [r3, #0]
}
 8001b8c:	4618      	mov	r0, r3
 8001b8e:	46bd      	mov	sp, r7
 8001b90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b94:	4770      	bx	lr
 8001b96:	bf00      	nop
 8001b98:	200002a8 	.word	0x200002a8

08001b9c <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non blocking mode 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8001b9c:	b480      	push	{r7}
 8001b9e:	b083      	sub	sp, #12
 8001ba0:	af00      	add	r7, sp, #0
 8001ba2:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8001ba4:	bf00      	nop
 8001ba6:	370c      	adds	r7, #12
 8001ba8:	46bd      	mov	sp, r7
 8001baa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bae:	4770      	bx	lr

08001bb0 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog callback in non blocking mode. 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 8001bb0:	b480      	push	{r7}
 8001bb2:	b083      	sub	sp, #12
 8001bb4:	af00      	add	r7, sp, #0
 8001bb6:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOoutOfWindowCallback must be implemented in the user file.
  */
}
 8001bb8:	bf00      	nop
 8001bba:	370c      	adds	r7, #12
 8001bbc:	46bd      	mov	sp, r7
 8001bbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bc2:	4770      	bx	lr

08001bc4 <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8001bc4:	b480      	push	{r7}
 8001bc6:	b083      	sub	sp, #12
 8001bc8:	af00      	add	r7, sp, #0
 8001bca:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8001bcc:	bf00      	nop
 8001bce:	370c      	adds	r7, #12
 8001bd0:	46bd      	mov	sp, r7
 8001bd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bd6:	4770      	bx	lr

08001bd8 <HAL_ADC_Init>:
  *         without  disabling the other ADCs sharing the same common group.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001bd8:	b580      	push	{r7, lr}
 8001bda:	b09a      	sub	sp, #104	; 0x68
 8001bdc:	af00      	add	r7, sp, #0
 8001bde:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001be0:	2300      	movs	r3, #0
 8001be2:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpCFGR = 0U;
 8001be6:	2300      	movs	r3, #0
 8001be8:	663b      	str	r3, [r7, #96]	; 0x60
  __IO uint32_t wait_loop_index = 0U;
 8001bea:	2300      	movs	r3, #0
 8001bec:	60bb      	str	r3, [r7, #8]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8001bee:	687b      	ldr	r3, [r7, #4]
 8001bf0:	2b00      	cmp	r3, #0
 8001bf2:	d101      	bne.n	8001bf8 <HAL_ADC_Init+0x20>
  {
    return HAL_ERROR;
 8001bf4:	2301      	movs	r3, #1
 8001bf6:	e172      	b.n	8001ede <HAL_ADC_Init+0x306>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DMAContinuousRequests));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	691b      	ldr	r3, [r3, #16]
 8001bfc:	2b00      	cmp	r3, #0
      assert_param(IS_ADC_REGULAR_DISCONT_NUMBER(hadc->Init.NbrOfDiscConversion));
    }
  }
    
  /* Configuration of ADC core parameters and ADC MSP related parameters */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c02:	f003 0310 	and.w	r3, r3, #16
 8001c06:	2b00      	cmp	r3, #0
 8001c08:	d176      	bne.n	8001cf8 <HAL_ADC_Init+0x120>
    /* procedure.                                                             */
    
    /* Actions performed only if ADC is coming from state reset:              */
    /* - Initialization of ADC MSP                                            */
    /* - ADC voltage regulator enable                                         */
    if (hadc->State == HAL_ADC_STATE_RESET)
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c0e:	2b00      	cmp	r3, #0
 8001c10:	d152      	bne.n	8001cb8 <HAL_ADC_Init+0xe0>
    {
      /* Initialize ADC error code */
      ADC_CLEAR_ERRORCODE(hadc);
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	2200      	movs	r2, #0
 8001c16:	645a      	str	r2, [r3, #68]	; 0x44
      
      /* Initialize HAL ADC API internal variables */
      hadc->InjectionConfig.ChannelCount = 0U;
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	2200      	movs	r2, #0
 8001c1c:	64da      	str	r2, [r3, #76]	; 0x4c
      hadc->InjectionConfig.ContextQueue = 0U;
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	2200      	movs	r2, #0
 8001c22:	649a      	str	r2, [r3, #72]	; 0x48
      
      /* Allocate lock resource and initialize it */
      hadc->Lock = HAL_UNLOCKED;
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	2200      	movs	r2, #0
 8001c28:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001c2c:	6878      	ldr	r0, [r7, #4]
 8001c2e:	f7ff fd5b 	bl	80016e8 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Enable voltage regulator (if disabled at this step) */
      if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0))
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	681b      	ldr	r3, [r3, #0]
 8001c36:	689b      	ldr	r3, [r3, #8]
 8001c38:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001c3c:	2b00      	cmp	r3, #0
 8001c3e:	d13b      	bne.n	8001cb8 <HAL_ADC_Init+0xe0>
        /*       enabling the ADC. This temporization must be implemented by  */ 
        /*       software and is equal to 10 us in the worst case             */
        /*       process/temperature/power supply.                            */
        
        /* Disable the ADC (if not already disabled) */
        tmp_hal_status = ADC_Disable(hadc);
 8001c40:	6878      	ldr	r0, [r7, #4]
 8001c42:	f001 f915 	bl	8002e70 <ADC_Disable>
 8001c46:	4603      	mov	r3, r0
 8001c48:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
        
        /* Check if ADC is effectively disabled */
        /* Configuration of ADC parameters if previous preliminary actions    */ 
        /* are correctly completed.                                           */
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c50:	f003 0310 	and.w	r3, r3, #16
 8001c54:	2b00      	cmp	r3, #0
 8001c56:	d12f      	bne.n	8001cb8 <HAL_ADC_Init+0xe0>
 8001c58:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8001c5c:	2b00      	cmp	r3, #0
 8001c5e:	d12b      	bne.n	8001cb8 <HAL_ADC_Init+0xe0>
            (tmp_hal_status == HAL_OK)                                  )
        {
          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c64:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8001c68:	f023 0302 	bic.w	r3, r3, #2
 8001c6c:	f043 0202 	orr.w	r2, r3, #2
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	641a      	str	r2, [r3, #64]	; 0x40
                            HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                            HAL_ADC_STATE_BUSY_INTERNAL);
          
          /* Set the intermediate state before moving the ADC voltage         */
          /* regulator to state enable.                                       */
          CLEAR_BIT(hadc->Instance->CR, (ADC_CR_ADVREGEN_1 | ADC_CR_ADVREGEN_0));
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	681b      	ldr	r3, [r3, #0]
 8001c78:	689a      	ldr	r2, [r3, #8]
 8001c7a:	687b      	ldr	r3, [r7, #4]
 8001c7c:	681b      	ldr	r3, [r3, #0]
 8001c7e:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8001c82:	609a      	str	r2, [r3, #8]
          /* Set ADVREGEN bits to 0x01U */
          SET_BIT(hadc->Instance->CR, ADC_CR_ADVREGEN_0);
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	681b      	ldr	r3, [r3, #0]
 8001c88:	689a      	ldr	r2, [r3, #8]
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	681b      	ldr	r3, [r3, #0]
 8001c8e:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8001c92:	609a      	str	r2, [r3, #8]
          
          /* Delay for ADC stabilization time.                                */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8001c94:	4b94      	ldr	r3, [pc, #592]	; (8001ee8 <HAL_ADC_Init+0x310>)
 8001c96:	681b      	ldr	r3, [r3, #0]
 8001c98:	4a94      	ldr	r2, [pc, #592]	; (8001eec <HAL_ADC_Init+0x314>)
 8001c9a:	fba2 2303 	umull	r2, r3, r2, r3
 8001c9e:	0c9a      	lsrs	r2, r3, #18
 8001ca0:	4613      	mov	r3, r2
 8001ca2:	009b      	lsls	r3, r3, #2
 8001ca4:	4413      	add	r3, r2
 8001ca6:	005b      	lsls	r3, r3, #1
 8001ca8:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001caa:	e002      	b.n	8001cb2 <HAL_ADC_Init+0xda>
          {
            wait_loop_index--;
 8001cac:	68bb      	ldr	r3, [r7, #8]
 8001cae:	3b01      	subs	r3, #1
 8001cb0:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001cb2:	68bb      	ldr	r3, [r7, #8]
 8001cb4:	2b00      	cmp	r3, #0
 8001cb6:	d1f9      	bne.n	8001cac <HAL_ADC_Init+0xd4>
    }
    
    /* Verification that ADC voltage regulator is correctly enabled, whether  */
    /* or not ADC is coming from state reset (if any potential problem of     */
    /* clocking, voltage regulator would not be enabled).                     */
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	681b      	ldr	r3, [r3, #0]
 8001cbc:	689b      	ldr	r3, [r3, #8]
 8001cbe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001cc2:	2b00      	cmp	r3, #0
 8001cc4:	d007      	beq.n	8001cd6 <HAL_ADC_Init+0xfe>
        HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADVREGEN_1)   )
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	681b      	ldr	r3, [r3, #0]
 8001cca:	689b      	ldr	r3, [r3, #8]
 8001ccc:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 8001cd0:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8001cd4:	d110      	bne.n	8001cf8 <HAL_ADC_Init+0x120>
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001cda:	f023 0312 	bic.w	r3, r3, #18
 8001cde:	f043 0210 	orr.w	r2, r3, #16
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	641a      	str	r2, [r3, #64]	; 0x40
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001cea:	f043 0201 	orr.w	r2, r3, #1
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	645a      	str	r2, [r3, #68]	; 0x44
      
      tmp_hal_status = HAL_ERROR;
 8001cf2:	2301      	movs	r3, #1
 8001cf4:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001cfc:	f003 0310 	and.w	r3, r3, #16
 8001d00:	2b00      	cmp	r3, #0
 8001d02:	f040 80df 	bne.w	8001ec4 <HAL_ADC_Init+0x2ec>
 8001d06:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8001d0a:	2b00      	cmp	r3, #0
 8001d0c:	f040 80da 	bne.w	8001ec4 <HAL_ADC_Init+0x2ec>
      (tmp_hal_status == HAL_OK)                                &&
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	681b      	ldr	r3, [r3, #0]
 8001d14:	689b      	ldr	r3, [r3, #8]
 8001d16:	f003 0304 	and.w	r3, r3, #4
      (tmp_hal_status == HAL_OK)                                &&
 8001d1a:	2b00      	cmp	r3, #0
 8001d1c:	f040 80d2 	bne.w	8001ec4 <HAL_ADC_Init+0x2ec>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d24:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8001d28:	f043 0202 	orr.w	r2, r3, #2
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	641a      	str	r2, [r3, #64]	; 0x40
    /* Configuration of common ADC parameters                                 */
    
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001d30:	4b6f      	ldr	r3, [pc, #444]	; (8001ef0 <HAL_ADC_Init+0x318>)
 8001d32:	65fb      	str	r3, [r7, #92]	; 0x5c
    
    /* Set handle of the other ADC sharing the same common register           */
    ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	681b      	ldr	r3, [r3, #0]
 8001d38:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001d3c:	d102      	bne.n	8001d44 <HAL_ADC_Init+0x16c>
 8001d3e:	4b6d      	ldr	r3, [pc, #436]	; (8001ef4 <HAL_ADC_Init+0x31c>)
 8001d40:	60fb      	str	r3, [r7, #12]
 8001d42:	e002      	b.n	8001d4a <HAL_ADC_Init+0x172>
 8001d44:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8001d48:	60fb      	str	r3, [r7, #12]
    
    
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - Multimode clock configuration                                       */
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	681b      	ldr	r3, [r3, #0]
 8001d4e:	689b      	ldr	r3, [r3, #8]
 8001d50:	f003 0303 	and.w	r3, r3, #3
 8001d54:	2b01      	cmp	r3, #1
 8001d56:	d108      	bne.n	8001d6a <HAL_ADC_Init+0x192>
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	681b      	ldr	r3, [r3, #0]
 8001d5c:	681b      	ldr	r3, [r3, #0]
 8001d5e:	f003 0301 	and.w	r3, r3, #1
 8001d62:	2b01      	cmp	r3, #1
 8001d64:	d101      	bne.n	8001d6a <HAL_ADC_Init+0x192>
 8001d66:	2301      	movs	r3, #1
 8001d68:	e000      	b.n	8001d6c <HAL_ADC_Init+0x194>
 8001d6a:	2300      	movs	r3, #0
 8001d6c:	2b00      	cmp	r3, #0
 8001d6e:	d11c      	bne.n	8001daa <HAL_ADC_Init+0x1d2>
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8001d70:	68fb      	ldr	r3, [r7, #12]
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 8001d72:	2b00      	cmp	r3, #0
 8001d74:	d010      	beq.n	8001d98 <HAL_ADC_Init+0x1c0>
         (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 8001d76:	68fb      	ldr	r3, [r7, #12]
 8001d78:	689b      	ldr	r3, [r3, #8]
 8001d7a:	f003 0303 	and.w	r3, r3, #3
 8001d7e:	2b01      	cmp	r3, #1
 8001d80:	d107      	bne.n	8001d92 <HAL_ADC_Init+0x1ba>
 8001d82:	68fb      	ldr	r3, [r7, #12]
 8001d84:	681b      	ldr	r3, [r3, #0]
 8001d86:	f003 0301 	and.w	r3, r3, #1
 8001d8a:	2b01      	cmp	r3, #1
 8001d8c:	d101      	bne.n	8001d92 <HAL_ADC_Init+0x1ba>
 8001d8e:	2301      	movs	r3, #1
 8001d90:	e000      	b.n	8001d94 <HAL_ADC_Init+0x1bc>
 8001d92:	2300      	movs	r3, #0
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8001d94:	2b00      	cmp	r3, #0
 8001d96:	d108      	bne.n	8001daa <HAL_ADC_Init+0x1d2>
      /*     into HAL_ADCEx_MultiModeConfigChannel() )                        */
      /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
      /*     (set into HAL_ADC_ConfigChannel() or                             */
      /*     HAL_ADCEx_InjectedConfigChannel() )                              */
     
      MODIFY_REG(tmpADC_Common->CCR       ,
 8001d98:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001d9a:	689b      	ldr	r3, [r3, #8]
 8001d9c:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	685b      	ldr	r3, [r3, #4]
 8001da4:	431a      	orrs	r2, r3
 8001da6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001da8:	609a      	str	r2, [r3, #8]
    /*  - external trigger to start conversion                                */
    /*  - external trigger polarity                                           */
    /*  - continuous conversion mode                                          */
    /*  - overrun                                                             */
    /*  - discontinuous mode                                                  */
    SET_BIT(tmpCFGR, ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode) |
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	7e5b      	ldrb	r3, [r3, #25]
 8001dae:	035b      	lsls	r3, r3, #13
 8001db0:	687a      	ldr	r2, [r7, #4]
 8001db2:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8001db4:	2a01      	cmp	r2, #1
 8001db6:	d002      	beq.n	8001dbe <HAL_ADC_Init+0x1e6>
 8001db8:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001dbc:	e000      	b.n	8001dc0 <HAL_ADC_Init+0x1e8>
 8001dbe:	2200      	movs	r2, #0
 8001dc0:	431a      	orrs	r2, r3
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	68db      	ldr	r3, [r3, #12]
 8001dc6:	431a      	orrs	r2, r3
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	689b      	ldr	r3, [r3, #8]
 8001dcc:	4313      	orrs	r3, r2
 8001dce:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8001dd0:	4313      	orrs	r3, r2
 8001dd2:	663b      	str	r3, [r7, #96]	; 0x60
                     ADC_CFGR_OVERRUN(hadc->Init.Overrun)               |
                     hadc->Init.DataAlign                               |
                     hadc->Init.Resolution                               );
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001dda:	2b01      	cmp	r3, #1
 8001ddc:	d11b      	bne.n	8001e16 <HAL_ADC_Init+0x23e>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	7e5b      	ldrb	r3, [r3, #25]
 8001de2:	2b00      	cmp	r3, #0
 8001de4:	d109      	bne.n	8001dfa <HAL_ADC_Init+0x222>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmpCFGR, ADC_CFGR_DISCEN                                            |
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001dea:	3b01      	subs	r3, #1
 8001dec:	045a      	lsls	r2, r3, #17
 8001dee:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8001df0:	4313      	orrs	r3, r2
 8001df2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001df6:	663b      	str	r3, [r7, #96]	; 0x60
 8001df8:	e00d      	b.n	8001e16 <HAL_ADC_Init+0x23e>
        /* ADC regular group discontinuous was intended to be enabled,        */
        /* but ADC regular group modes continuous and sequencer discontinuous */
        /* cannot be enabled simultaneously.                                  */
        
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001dfe:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8001e02:	f043 0220 	orr.w	r2, r3, #32
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	641a      	str	r2, [r3, #64]	; 0x40
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_CONFIG);
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e0e:	f043 0201 	orr.w	r2, r3, #1
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	645a      	str	r2, [r3, #68]	; 0x44
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001e1a:	2b01      	cmp	r3, #1
 8001e1c:	d007      	beq.n	8001e2e <HAL_ADC_Init+0x256>
    {
      SET_BIT(tmpCFGR, ADC_CFGR_EXTSEL_SET(hadc, hadc->Init.ExternalTrigConv) |
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001e26:	4313      	orrs	r3, r2
 8001e28:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8001e2a:	4313      	orrs	r3, r2
 8001e2c:	663b      	str	r3, [r7, #96]	; 0x60
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request                                              */
    /*  - LowPowerAutoWait feature                                            */
    if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	681b      	ldr	r3, [r3, #0]
 8001e32:	689b      	ldr	r3, [r3, #8]
 8001e34:	f003 030c 	and.w	r3, r3, #12
 8001e38:	2b00      	cmp	r3, #0
 8001e3a:	d114      	bne.n	8001e66 <HAL_ADC_Init+0x28e>
    {
      CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_AUTDLY |
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	681b      	ldr	r3, [r3, #0]
 8001e40:	68db      	ldr	r3, [r3, #12]
 8001e42:	687a      	ldr	r2, [r7, #4]
 8001e44:	6812      	ldr	r2, [r2, #0]
 8001e46:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8001e4a:	f023 0302 	bic.w	r3, r3, #2
 8001e4e:	60d3      	str	r3, [r2, #12]
                                      ADC_CFGR_DMACFG  );
      
      SET_BIT(tmpCFGR, ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait) |
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	7e1b      	ldrb	r3, [r3, #24]
 8001e54:	039a      	lsls	r2, r3, #14
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8001e5c:	005b      	lsls	r3, r3, #1
 8001e5e:	4313      	orrs	r3, r2
 8001e60:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8001e62:	4313      	orrs	r3, r2
 8001e64:	663b      	str	r3, [r7, #96]	; 0x60
                       ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) );
    }
    
    /* Update ADC configuration register with previous settings */
    MODIFY_REG(hadc->Instance->CFGR,
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	681b      	ldr	r3, [r3, #0]
 8001e6a:	68da      	ldr	r2, [r3, #12]
 8001e6c:	4b22      	ldr	r3, [pc, #136]	; (8001ef8 <HAL_ADC_Init+0x320>)
 8001e6e:	4013      	ands	r3, r2
 8001e70:	687a      	ldr	r2, [r7, #4]
 8001e72:	6812      	ldr	r2, [r2, #0]
 8001e74:	6e39      	ldr	r1, [r7, #96]	; 0x60
 8001e76:	430b      	orrs	r3, r1
 8001e78:	60d3      	str	r3, [r2, #12]
    /*   Parameter "NbrOfConversion" is discarded.                            */
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */   
    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	691b      	ldr	r3, [r3, #16]
 8001e7e:	2b01      	cmp	r3, #1
 8001e80:	d10c      	bne.n	8001e9c <HAL_ADC_Init+0x2c4>
    {
      /* Set number of ranks in regular group sequencer */     
      MODIFY_REG(hadc->Instance->SQR1                     ,
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	681b      	ldr	r3, [r3, #0]
 8001e86:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e88:	f023 010f 	bic.w	r1, r3, #15
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	69db      	ldr	r3, [r3, #28]
 8001e90:	1e5a      	subs	r2, r3, #1
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	681b      	ldr	r3, [r3, #0]
 8001e96:	430a      	orrs	r2, r1
 8001e98:	631a      	str	r2, [r3, #48]	; 0x30
 8001e9a:	e007      	b.n	8001eac <HAL_ADC_Init+0x2d4>
                 ADC_SQR1_L                               ,
                 (hadc->Init.NbrOfConversion - (uint8_t)1U) );  
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	681b      	ldr	r3, [r3, #0]
 8001ea0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	681b      	ldr	r3, [r3, #0]
 8001ea6:	f022 020f 	bic.w	r2, r2, #15
 8001eaa:	631a      	str	r2, [r3, #48]	; 0x30
    }
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	2200      	movs	r2, #0
 8001eb0:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001eb6:	f023 0303 	bic.w	r3, r3, #3
 8001eba:	f043 0201 	orr.w	r2, r3, #1
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	641a      	str	r2, [r3, #64]	; 0x40
 8001ec2:	e00a      	b.n	8001eda <HAL_ADC_Init+0x302>
                      HAL_ADC_STATE_READY);
  }
  else
  {
    /* Update ADC state machine to error */
    ADC_STATE_CLR_SET(hadc->State,
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ec8:	f023 0312 	bic.w	r3, r3, #18
 8001ecc:	f043 0210 	orr.w	r2, r3, #16
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_ERROR_INTERNAL);
    
    tmp_hal_status = HAL_ERROR; 
 8001ed4:	2301      	movs	r3, #1
 8001ed6:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  }
  
  
  /* Return function status */
  return tmp_hal_status;
 8001eda:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 8001ede:	4618      	mov	r0, r3
 8001ee0:	3768      	adds	r7, #104	; 0x68
 8001ee2:	46bd      	mov	sp, r7
 8001ee4:	bd80      	pop	{r7, pc}
 8001ee6:	bf00      	nop
 8001ee8:	20000000 	.word	0x20000000
 8001eec:	431bde83 	.word	0x431bde83
 8001ef0:	50000300 	.word	0x50000300
 8001ef4:	50000100 	.word	0x50000100
 8001ef8:	fff0c007 	.word	0xfff0c007

08001efc <HAL_ADC_IRQHandler>:
  * @brief  Handles ADC interrupt request.  
  * @param  hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 8001efc:	b580      	push	{r7, lr}
 8001efe:	b086      	sub	sp, #24
 8001f00:	af00      	add	r7, sp, #0
 8001f02:	6078      	str	r0, [r7, #4]
  uint32_t overrun_error = 0U; /* flag set if overrun occurrence has to be considered as an error */
 8001f04:	2300      	movs	r3, #0
 8001f06:	617b      	str	r3, [r7, #20]
  ADC_Common_TypeDef *tmpADC_Common;
  uint32_t tmp_cfgr     = 0x0U;
 8001f08:	2300      	movs	r3, #0
 8001f0a:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cfgr_jqm = 0x0U;
 8001f0c:	2300      	movs	r3, #0
 8001f0e:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  
  /* ========== Check End of Conversion flag for regular group ========== */
  if( (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC)) || 
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	681b      	ldr	r3, [r3, #0]
 8001f14:	681b      	ldr	r3, [r3, #0]
 8001f16:	f003 0304 	and.w	r3, r3, #4
 8001f1a:	2b04      	cmp	r3, #4
 8001f1c:	d106      	bne.n	8001f2c <HAL_ADC_IRQHandler+0x30>
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	681b      	ldr	r3, [r3, #0]
 8001f22:	685b      	ldr	r3, [r3, #4]
 8001f24:	f003 0304 	and.w	r3, r3, #4
 8001f28:	2b04      	cmp	r3, #4
 8001f2a:	d00d      	beq.n	8001f48 <HAL_ADC_IRQHandler+0x4c>
      (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOS))   )
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	681b      	ldr	r3, [r3, #0]
 8001f30:	681b      	ldr	r3, [r3, #0]
 8001f32:	f003 0308 	and.w	r3, r3, #8
  if( (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC)) || 
 8001f36:	2b08      	cmp	r3, #8
 8001f38:	d17a      	bne.n	8002030 <HAL_ADC_IRQHandler+0x134>
      (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOS))   )
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	681b      	ldr	r3, [r3, #0]
 8001f3e:	685b      	ldr	r3, [r3, #4]
 8001f40:	f003 0308 	and.w	r3, r3, #8
 8001f44:	2b08      	cmp	r3, #8
 8001f46:	d173      	bne.n	8002030 <HAL_ADC_IRQHandler+0x134>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f4c:	f003 0310 	and.w	r3, r3, #16
 8001f50:	2b00      	cmp	r3, #0
 8001f52:	d105      	bne.n	8001f60 <HAL_ADC_IRQHandler+0x64>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f58:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* Get relevant register CFGR in ADC instance of ADC master or slave    */
    /* in function of multimode state (for devices with multimode           */
    /* available).                                                          */
    if (ADC_NONMULTIMODE_REG_OR_MULTIMODEMASTER(hadc))
 8001f60:	4b88      	ldr	r3, [pc, #544]	; (8002184 <HAL_ADC_IRQHandler+0x288>)
 8001f62:	689b      	ldr	r3, [r3, #8]
 8001f64:	f003 031f 	and.w	r3, r3, #31
 8001f68:	2b00      	cmp	r3, #0
 8001f6a:	d010      	beq.n	8001f8e <HAL_ADC_IRQHandler+0x92>
 8001f6c:	4b85      	ldr	r3, [pc, #532]	; (8002184 <HAL_ADC_IRQHandler+0x288>)
 8001f6e:	689b      	ldr	r3, [r3, #8]
 8001f70:	f003 031f 	and.w	r3, r3, #31
 8001f74:	2b05      	cmp	r3, #5
 8001f76:	d00a      	beq.n	8001f8e <HAL_ADC_IRQHandler+0x92>
 8001f78:	4b82      	ldr	r3, [pc, #520]	; (8002184 <HAL_ADC_IRQHandler+0x288>)
 8001f7a:	689b      	ldr	r3, [r3, #8]
 8001f7c:	f003 031f 	and.w	r3, r3, #31
 8001f80:	2b09      	cmp	r3, #9
 8001f82:	d004      	beq.n	8001f8e <HAL_ADC_IRQHandler+0x92>
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	681b      	ldr	r3, [r3, #0]
 8001f88:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001f8c:	d104      	bne.n	8001f98 <HAL_ADC_IRQHandler+0x9c>
    {
      tmp_cfgr = READ_REG(hadc->Instance->CFGR); 
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	681b      	ldr	r3, [r3, #0]
 8001f92:	68db      	ldr	r3, [r3, #12]
 8001f94:	613b      	str	r3, [r7, #16]
 8001f96:	e003      	b.n	8001fa0 <HAL_ADC_IRQHandler+0xa4>
    }
    else
    {
      tmp_cfgr = READ_REG(ADC_MASTER_INSTANCE(hadc)->CFGR);
 8001f98:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8001f9c:	68db      	ldr	r3, [r3, #12]
 8001f9e:	613b      	str	r3, [r7, #16]
    }
    
    /* Disable interruption if no further conversion upcoming by regular      */
    /* external trigger or by continuous mode,                                */
    /* and if scan sequence if completed.                                     */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)         && 
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	681b      	ldr	r3, [r3, #0]
 8001fa4:	68db      	ldr	r3, [r3, #12]
 8001fa6:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8001faa:	2b00      	cmp	r3, #0
 8001fac:	d139      	bne.n	8002022 <HAL_ADC_IRQHandler+0x126>
       (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) == RESET)  )
 8001fae:	693b      	ldr	r3, [r7, #16]
 8001fb0:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)         && 
 8001fb4:	2b00      	cmp	r3, #0
 8001fb6:	d134      	bne.n	8002022 <HAL_ADC_IRQHandler+0x126>
    {
      /* If End of Sequence is reached, disable interrupts */
      if( __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) )
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	681b      	ldr	r3, [r3, #0]
 8001fbc:	681b      	ldr	r3, [r3, #0]
 8001fbe:	f003 0308 	and.w	r3, r3, #8
 8001fc2:	2b08      	cmp	r3, #8
 8001fc4:	d12d      	bne.n	8002022 <HAL_ADC_IRQHandler+0x126>
      {
        /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit           */
        /* ADSTART==0 (no conversion on going)                                */
        if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	681b      	ldr	r3, [r3, #0]
 8001fca:	689b      	ldr	r3, [r3, #8]
 8001fcc:	f003 0304 	and.w	r3, r3, #4
 8001fd0:	2b00      	cmp	r3, #0
 8001fd2:	d11a      	bne.n	800200a <HAL_ADC_IRQHandler+0x10e>
        {
          /* Disable ADC end of sequence conversion interrupt */
          /* Note: Overrun interrupt was enabled with EOC interrupt in        */
          /* HAL_Start_IT(), but is not disabled here because can be used     */
          /* by overrun IRQ process below.                                    */
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	681b      	ldr	r3, [r3, #0]
 8001fd8:	685a      	ldr	r2, [r3, #4]
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	681b      	ldr	r3, [r3, #0]
 8001fde:	f022 020c 	bic.w	r2, r2, #12
 8001fe2:	605a      	str	r2, [r3, #4]
          
          /* Set ADC state */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001fe8:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	641a      	str	r2, [r3, #64]	; 0x40
          
          if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ff4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001ff8:	2b00      	cmp	r3, #0
 8001ffa:	d112      	bne.n	8002022 <HAL_ADC_IRQHandler+0x126>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002000:	f043 0201 	orr.w	r2, r3, #1
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	641a      	str	r2, [r3, #64]	; 0x40
 8002008:	e00b      	b.n	8002022 <HAL_ADC_IRQHandler+0x126>
          }
        }
        else
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800200e:	f043 0210 	orr.w	r2, r3, #16
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	641a      	str	r2, [r3, #64]	; 0x40
        
          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800201a:	f043 0201 	orr.w	r2, r3, #1
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	645a      	str	r2, [r3, #68]	; 0x44
    /*       from EOC or EOS, possibility to use:                             */
    /*        " if( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "                */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ConvCpltCallback(hadc);
#else
      HAL_ADC_ConvCpltCallback(hadc);
 8002022:	6878      	ldr	r0, [r7, #4]
 8002024:	f7ff fdba 	bl	8001b9c <HAL_ADC_ConvCpltCallback>
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved      */
    /*       data.                                                            */
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS) );
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	681b      	ldr	r3, [r3, #0]
 800202c:	220c      	movs	r2, #12
 800202e:	601a      	str	r2, [r3, #0]
  }
  
  
  /* ========== Check End of Conversion flag for injected group ========== */
  if( (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOC) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_JEOC)) ||   
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	681b      	ldr	r3, [r3, #0]
 8002034:	681b      	ldr	r3, [r3, #0]
 8002036:	f003 0320 	and.w	r3, r3, #32
 800203a:	2b20      	cmp	r3, #32
 800203c:	d106      	bne.n	800204c <HAL_ADC_IRQHandler+0x150>
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	681b      	ldr	r3, [r3, #0]
 8002042:	685b      	ldr	r3, [r3, #4]
 8002044:	f003 0320 	and.w	r3, r3, #32
 8002048:	2b20      	cmp	r3, #32
 800204a:	d00f      	beq.n	800206c <HAL_ADC_IRQHandler+0x170>
      (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_JEOS))   )
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	681b      	ldr	r3, [r3, #0]
 8002050:	681b      	ldr	r3, [r3, #0]
 8002052:	f003 0340 	and.w	r3, r3, #64	; 0x40
  if( (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOC) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_JEOC)) ||   
 8002056:	2b40      	cmp	r3, #64	; 0x40
 8002058:	f040 80a9 	bne.w	80021ae <HAL_ADC_IRQHandler+0x2b2>
      (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_JEOS))   )
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	681b      	ldr	r3, [r3, #0]
 8002060:	685b      	ldr	r3, [r3, #4]
 8002062:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002066:	2b40      	cmp	r3, #64	; 0x40
 8002068:	f040 80a1 	bne.w	80021ae <HAL_ADC_IRQHandler+0x2b2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002070:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	641a      	str	r2, [r3, #64]	; 0x40
        
    /* Get relevant register CFGR in ADC instance of ADC master or slave      */
    /* in function of multimode state (for devices with multimode             */
    /* available).                                                            */
    if (ADC_NONMULTIMODE_REG_OR_MULTIMODEMASTER(hadc))
 8002078:	4b42      	ldr	r3, [pc, #264]	; (8002184 <HAL_ADC_IRQHandler+0x288>)
 800207a:	689b      	ldr	r3, [r3, #8]
 800207c:	f003 031f 	and.w	r3, r3, #31
 8002080:	2b00      	cmp	r3, #0
 8002082:	d010      	beq.n	80020a6 <HAL_ADC_IRQHandler+0x1aa>
 8002084:	4b3f      	ldr	r3, [pc, #252]	; (8002184 <HAL_ADC_IRQHandler+0x288>)
 8002086:	689b      	ldr	r3, [r3, #8]
 8002088:	f003 031f 	and.w	r3, r3, #31
 800208c:	2b05      	cmp	r3, #5
 800208e:	d00a      	beq.n	80020a6 <HAL_ADC_IRQHandler+0x1aa>
 8002090:	4b3c      	ldr	r3, [pc, #240]	; (8002184 <HAL_ADC_IRQHandler+0x288>)
 8002092:	689b      	ldr	r3, [r3, #8]
 8002094:	f003 031f 	and.w	r3, r3, #31
 8002098:	2b09      	cmp	r3, #9
 800209a:	d004      	beq.n	80020a6 <HAL_ADC_IRQHandler+0x1aa>
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	681b      	ldr	r3, [r3, #0]
 80020a0:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80020a4:	d104      	bne.n	80020b0 <HAL_ADC_IRQHandler+0x1b4>
    {
      tmp_cfgr = READ_REG(hadc->Instance->CFGR); 
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	681b      	ldr	r3, [r3, #0]
 80020aa:	68db      	ldr	r3, [r3, #12]
 80020ac:	613b      	str	r3, [r7, #16]
 80020ae:	e003      	b.n	80020b8 <HAL_ADC_IRQHandler+0x1bc>
    }
    else
    {
      tmp_cfgr = READ_REG(ADC_MASTER_INSTANCE(hadc)->CFGR);
 80020b0:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 80020b4:	68db      	ldr	r3, [r3, #12]
 80020b6:	613b      	str	r3, [r7, #16]
    /* Disable interruption if no further conversion upcoming by injected     */
    /* external trigger or by automatic injected conversion with regular      */
    /* group having no further conversion upcoming (same conditions as        */
    /* regular group interruption disabling above),                           */
    /* and if injected scan sequence is completed.                            */
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc))
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	681b      	ldr	r3, [r3, #0]
 80020bc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80020be:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 80020c2:	2b00      	cmp	r3, #0
 80020c4:	d16c      	bne.n	80021a0 <HAL_ADC_IRQHandler+0x2a4>
    {
      if((READ_BIT (tmp_cfgr, ADC_CFGR_JAUTO) == RESET)    ||
 80020c6:	693b      	ldr	r3, [r7, #16]
 80020c8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80020cc:	2b00      	cmp	r3, #0
 80020ce:	d00b      	beq.n	80020e8 <HAL_ADC_IRQHandler+0x1ec>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)          &&
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	681b      	ldr	r3, [r3, #0]
 80020d4:	68db      	ldr	r3, [r3, #12]
 80020d6:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
      if((READ_BIT (tmp_cfgr, ADC_CFGR_JAUTO) == RESET)    ||
 80020da:	2b00      	cmp	r3, #0
 80020dc:	d160      	bne.n	80021a0 <HAL_ADC_IRQHandler+0x2a4>
          (READ_BIT (tmp_cfgr, ADC_CFGR_CONT) == RESET)   )   )
 80020de:	693b      	ldr	r3, [r7, #16]
 80020e0:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)          &&
 80020e4:	2b00      	cmp	r3, #0
 80020e6:	d15b      	bne.n	80021a0 <HAL_ADC_IRQHandler+0x2a4>
      {
        /* If End of Sequence is reached, disable interrupts */
        if( __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS))
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	681b      	ldr	r3, [r3, #0]
 80020ec:	681b      	ldr	r3, [r3, #0]
 80020ee:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80020f2:	2b40      	cmp	r3, #64	; 0x40
 80020f4:	d154      	bne.n	80021a0 <HAL_ADC_IRQHandler+0x2a4>
        {
          
          /* Get relevant register CFGR in ADC instance of ADC master or slave  */
          /* in function of multimode state (for devices with multimode         */
          /* available).                                                        */
          if (ADC_NONMULTIMODE_INJ_OR_MULTIMODEMASTER(hadc))
 80020f6:	4b23      	ldr	r3, [pc, #140]	; (8002184 <HAL_ADC_IRQHandler+0x288>)
 80020f8:	689b      	ldr	r3, [r3, #8]
 80020fa:	f003 031f 	and.w	r3, r3, #31
 80020fe:	2b00      	cmp	r3, #0
 8002100:	d010      	beq.n	8002124 <HAL_ADC_IRQHandler+0x228>
 8002102:	4b20      	ldr	r3, [pc, #128]	; (8002184 <HAL_ADC_IRQHandler+0x288>)
 8002104:	689b      	ldr	r3, [r3, #8]
 8002106:	f003 031f 	and.w	r3, r3, #31
 800210a:	2b06      	cmp	r3, #6
 800210c:	d00a      	beq.n	8002124 <HAL_ADC_IRQHandler+0x228>
 800210e:	4b1d      	ldr	r3, [pc, #116]	; (8002184 <HAL_ADC_IRQHandler+0x288>)
 8002110:	689b      	ldr	r3, [r3, #8]
 8002112:	f003 031f 	and.w	r3, r3, #31
 8002116:	2b07      	cmp	r3, #7
 8002118:	d004      	beq.n	8002124 <HAL_ADC_IRQHandler+0x228>
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	681b      	ldr	r3, [r3, #0]
 800211e:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002122:	d104      	bne.n	800212e <HAL_ADC_IRQHandler+0x232>
          {
            tmp_cfgr_jqm = READ_REG(hadc->Instance->CFGR); 
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	681b      	ldr	r3, [r3, #0]
 8002128:	68db      	ldr	r3, [r3, #12]
 800212a:	60fb      	str	r3, [r7, #12]
 800212c:	e003      	b.n	8002136 <HAL_ADC_IRQHandler+0x23a>
          }
          else
          {
            tmp_cfgr_jqm = READ_REG(ADC_MASTER_INSTANCE(hadc)->CFGR);
 800212e:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8002132:	68db      	ldr	r3, [r3, #12]
 8002134:	60fb      	str	r3, [r7, #12]
          /* when the last context has been fully processed, JSQR is reset      */
          /* by the hardware. Even if no injected conversion is planned to come */
          /* (queue empty, triggers are ignored), it can start again            */
          /* immediately after setting a new context (JADSTART is still set).   */
          /* Therefore, state of HAL ADC injected group is kept to busy.        */
          if(READ_BIT(tmp_cfgr_jqm, ADC_CFGR_JQM) == RESET)
 8002136:	68fb      	ldr	r3, [r7, #12]
 8002138:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800213c:	2b00      	cmp	r3, #0
 800213e:	d12f      	bne.n	80021a0 <HAL_ADC_IRQHandler+0x2a4>
          {
            /* Allowed to modify bits ADC_IT_JEOC/ADC_IT_JEOS only if bit       */
            /* JADSTART==0 (no conversion on going)                             */
            if (ADC_IS_CONVERSION_ONGOING_INJECTED(hadc) == RESET)
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	681b      	ldr	r3, [r3, #0]
 8002144:	689b      	ldr	r3, [r3, #8]
 8002146:	f003 0308 	and.w	r3, r3, #8
 800214a:	2b00      	cmp	r3, #0
 800214c:	d11c      	bne.n	8002188 <HAL_ADC_IRQHandler+0x28c>
            {
              /* Disable ADC end of sequence conversion interrupt  */
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	681b      	ldr	r3, [r3, #0]
 8002152:	685a      	ldr	r2, [r3, #4]
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	681b      	ldr	r3, [r3, #0]
 8002158:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 800215c:	605a      	str	r2, [r3, #4]
              
              /* Set ADC state */
              CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002162:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	641a      	str	r2, [r3, #64]	; 0x40
              
              if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800216e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002172:	2b00      	cmp	r3, #0
 8002174:	d114      	bne.n	80021a0 <HAL_ADC_IRQHandler+0x2a4>
              { 
                SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800217a:	f043 0201 	orr.w	r2, r3, #1
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	641a      	str	r2, [r3, #64]	; 0x40
 8002182:	e00d      	b.n	80021a0 <HAL_ADC_IRQHandler+0x2a4>
 8002184:	50000300 	.word	0x50000300
              }
            }
            else
            {
              /* Update ADC state machine to error */
              SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800218c:	f043 0210 	orr.w	r2, r3, #16
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	641a      	str	r2, [r3, #64]	; 0x40
              
              /* Set ADC error code to ADC IP internal error */
              SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002198:	f043 0201 	orr.w	r2, r3, #1
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	645a      	str	r2, [r3, #68]	; 0x44
    /*       from JEOC or JEOS, possibility to use:                           */
    /*        " if( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_JEOS)) "               */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 80021a0:	6878      	ldr	r0, [r7, #4]
 80021a2:	f000 f9f5 	bl	8002590 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	681b      	ldr	r3, [r3, #0]
 80021aa:	2260      	movs	r2, #96	; 0x60
 80021ac:	601a      	str	r2, [r3, #0]
  }
  
  /* ========== Check analog watchdog 1 flag ========== */
  if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD1) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_AWD1))
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	681b      	ldr	r3, [r3, #0]
 80021b2:	681b      	ldr	r3, [r3, #0]
 80021b4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80021b8:	2b80      	cmp	r3, #128	; 0x80
 80021ba:	d113      	bne.n	80021e4 <HAL_ADC_IRQHandler+0x2e8>
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	681b      	ldr	r3, [r3, #0]
 80021c0:	685b      	ldr	r3, [r3, #4]
 80021c2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80021c6:	2b80      	cmp	r3, #128	; 0x80
 80021c8:	d10c      	bne.n	80021e4 <HAL_ADC_IRQHandler+0x2e8>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021ce:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Level out of window 1 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 80021d6:	6878      	ldr	r0, [r7, #4]
 80021d8:	f7ff fcea 	bl	8001bb0 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    /* Clear ADC analog watchdog flag */ 
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	681b      	ldr	r3, [r3, #0]
 80021e0:	2280      	movs	r2, #128	; 0x80
 80021e2:	601a      	str	r2, [r3, #0]
  }
  
  /* ========== Check analog watchdog 2 flag ========== */
  if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD2) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_AWD2))
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	681b      	ldr	r3, [r3, #0]
 80021e8:	681b      	ldr	r3, [r3, #0]
 80021ea:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80021ee:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80021f2:	d115      	bne.n	8002220 <HAL_ADC_IRQHandler+0x324>
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	681b      	ldr	r3, [r3, #0]
 80021f8:	685b      	ldr	r3, [r3, #4]
 80021fa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80021fe:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002202:	d10d      	bne.n	8002220 <HAL_ADC_IRQHandler+0x324>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002208:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Level out of window 2 callback */
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 8002210:	6878      	ldr	r0, [r7, #4]
 8002212:	f000 f9d1 	bl	80025b8 <HAL_ADCEx_LevelOutOfWindow2Callback>
    /* Clear ADC analog watchdog flag */ 
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	681b      	ldr	r3, [r3, #0]
 800221a:	f44f 7280 	mov.w	r2, #256	; 0x100
 800221e:	601a      	str	r2, [r3, #0]
  } 
  
  /* ========== Check analog watchdog 3 flag ========== */
  if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD3) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_AWD3)) 
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	681b      	ldr	r3, [r3, #0]
 8002224:	681b      	ldr	r3, [r3, #0]
 8002226:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800222a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800222e:	d115      	bne.n	800225c <HAL_ADC_IRQHandler+0x360>
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	681b      	ldr	r3, [r3, #0]
 8002234:	685b      	ldr	r3, [r3, #4]
 8002236:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800223a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800223e:	d10d      	bne.n	800225c <HAL_ADC_IRQHandler+0x360>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002244:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Level out of window 3 callback */
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 800224c:	6878      	ldr	r0, [r7, #4]
 800224e:	f000 f9bd 	bl	80025cc <HAL_ADCEx_LevelOutOfWindow3Callback>
    /* Clear ADC analog watchdog flag */ 
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	681b      	ldr	r3, [r3, #0]
 8002256:	f44f 7200 	mov.w	r2, #512	; 0x200
 800225a:	601a      	str	r2, [r3, #0]
  }
  
  /* ========== Check Overrun flag ========== */
  if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_OVR) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_OVR))
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	681b      	ldr	r3, [r3, #0]
 8002260:	681b      	ldr	r3, [r3, #0]
 8002262:	f003 0310 	and.w	r3, r3, #16
 8002266:	2b10      	cmp	r3, #16
 8002268:	d13d      	bne.n	80022e6 <HAL_ADC_IRQHandler+0x3ea>
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	681b      	ldr	r3, [r3, #0]
 800226e:	685b      	ldr	r3, [r3, #4]
 8002270:	f003 0310 	and.w	r3, r3, #16
 8002274:	2b10      	cmp	r3, #16
 8002276:	d136      	bne.n	80022e6 <HAL_ADC_IRQHandler+0x3ea>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and         */
    /* without overrun ")                                                     */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800227c:	2b01      	cmp	r3, #1
 800227e:	d102      	bne.n	8002286 <HAL_ADC_IRQHandler+0x38a>
    {
      overrun_error = 1U;
 8002280:	2301      	movs	r3, #1
 8002282:	617b      	str	r3, [r7, #20]
 8002284:	e019      	b.n	80022ba <HAL_ADC_IRQHandler+0x3be>
    else
    {
      /* Pointer to the common control register to which is belonging hadc    */
      /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common */
      /* control registers)                                                   */
      tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002286:	4b2c      	ldr	r3, [pc, #176]	; (8002338 <HAL_ADC_IRQHandler+0x43c>)
 8002288:	60bb      	str	r3, [r7, #8]
      
      /* Check DMA configuration, depending on MultiMode set or not */
      if (READ_BIT(tmpADC_Common->CCR, ADC_CCR_MULTI) == ADC_MODE_INDEPENDENT)
 800228a:	68bb      	ldr	r3, [r7, #8]
 800228c:	689b      	ldr	r3, [r3, #8]
 800228e:	f003 031f 	and.w	r3, r3, #31
 8002292:	2b00      	cmp	r3, #0
 8002294:	d109      	bne.n	80022aa <HAL_ADC_IRQHandler+0x3ae>
      {
        if (HAL_IS_BIT_SET(hadc->Instance->CFGR, ADC_CFGR_DMAEN))
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	681b      	ldr	r3, [r3, #0]
 800229a:	68db      	ldr	r3, [r3, #12]
 800229c:	f003 0301 	and.w	r3, r3, #1
 80022a0:	2b01      	cmp	r3, #1
 80022a2:	d10a      	bne.n	80022ba <HAL_ADC_IRQHandler+0x3be>
        {
          overrun_error = 1U;  
 80022a4:	2301      	movs	r3, #1
 80022a6:	617b      	str	r3, [r7, #20]
 80022a8:	e007      	b.n	80022ba <HAL_ADC_IRQHandler+0x3be>
        }
      }
      else
      {
        /* MultiMode is enabled, Common Control Register MDMA bits must be checked */
        if (READ_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA) != RESET)
 80022aa:	68bb      	ldr	r3, [r7, #8]
 80022ac:	689b      	ldr	r3, [r3, #8]
 80022ae:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80022b2:	2b00      	cmp	r3, #0
 80022b4:	d001      	beq.n	80022ba <HAL_ADC_IRQHandler+0x3be>
        {
          overrun_error = 1U;  
 80022b6:	2301      	movs	r3, #1
 80022b8:	617b      	str	r3, [r7, #20]
        }
      }
    }
    
    if (overrun_error == 1U)
 80022ba:	697b      	ldr	r3, [r7, #20]
 80022bc:	2b01      	cmp	r3, #1
 80022be:	d10e      	bne.n	80022de <HAL_ADC_IRQHandler+0x3e2>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022c4:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	641a      	str	r2, [r3, #64]	; 0x40
    
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80022d0:	f043 0202 	orr.w	r2, r3, #2
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	645a      	str	r2, [r3, #68]	; 0x44
      
      /* Error callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 80022d8:	6878      	ldr	r0, [r7, #4]
 80022da:	f7ff fc73 	bl	8001bc4 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }
    
    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	681b      	ldr	r3, [r3, #0]
 80022e2:	2210      	movs	r2, #16
 80022e4:	601a      	str	r2, [r3, #0]

  }
  
  
  /* ========== Check Injected context queue overflow flag ========== */
  if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JQOVF) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_JQOVF))
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	681b      	ldr	r3, [r3, #0]
 80022ea:	681b      	ldr	r3, [r3, #0]
 80022ec:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80022f0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80022f4:	d11b      	bne.n	800232e <HAL_ADC_IRQHandler+0x432>
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	681b      	ldr	r3, [r3, #0]
 80022fa:	685b      	ldr	r3, [r3, #4]
 80022fc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002300:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002304:	d113      	bne.n	800232e <HAL_ADC_IRQHandler+0x432>
  {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800230a:	f443 4280 	orr.w	r2, r3, #16384	; 0x4000
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	641a      	str	r2, [r3, #64]	; 0x40
    
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002316:	f043 0208 	orr.w	r2, r3, #8
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Clear the Injected context queue overflow flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	681b      	ldr	r3, [r3, #0]
 8002322:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002326:	601a      	str	r2, [r3, #0]
    
    /* Error callback */ 
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 8002328:	6878      	ldr	r0, [r7, #4]
 800232a:	f000 f93b 	bl	80025a4 <HAL_ADCEx_InjectedQueueOverflowCallback>
  }
  
}
 800232e:	bf00      	nop
 8002330:	3718      	adds	r7, #24
 8002332:	46bd      	mov	sp, r7
 8002334:	bd80      	pop	{r7, pc}
 8002336:	bf00      	nop
 8002338:	50000300 	.word	0x50000300

0800233c <HAL_ADCEx_Calibration_Start>:
  *            @arg ADC_SINGLE_ENDED: Channel in mode input single ended
  *            @arg ADC_DIFFERENTIAL_ENDED: Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef* hadc, uint32_t SingleDiff)
{
 800233c:	b580      	push	{r7, lr}
 800233e:	b084      	sub	sp, #16
 8002340:	af00      	add	r7, sp, #0
 8002342:	6078      	str	r0, [r7, #4]
 8002344:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002346:	2300      	movs	r3, #0
 8002348:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002350:	2b01      	cmp	r3, #1
 8002352:	d101      	bne.n	8002358 <HAL_ADCEx_Calibration_Start+0x1c>
 8002354:	2302      	movs	r3, #2
 8002356:	e05f      	b.n	8002418 <HAL_ADCEx_Calibration_Start+0xdc>
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	2201      	movs	r2, #1
 800235c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
   
  /* Calibration prerequisite: ADC must be disabled. */
   
  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 8002360:	6878      	ldr	r0, [r7, #4]
 8002362:	f000 fd85 	bl	8002e70 <ADC_Disable>
 8002366:	4603      	mov	r3, r0
 8002368:	73fb      	strb	r3, [r7, #15]
  
  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 800236a:	7bfb      	ldrb	r3, [r7, #15]
 800236c:	2b00      	cmp	r3, #0
 800236e:	d14e      	bne.n	800240e <HAL_ADCEx_Calibration_Start+0xd2>
  {
    /* Change ADC state */
    hadc->State = HAL_ADC_STATE_READY;
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	2201      	movs	r2, #1
 8002374:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Select calibration mode single ended or differential ended */
    hadc->Instance->CR &= (~ADC_CR_ADCALDIF);
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	681b      	ldr	r3, [r3, #0]
 800237a:	689a      	ldr	r2, [r3, #8]
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	681b      	ldr	r3, [r3, #0]
 8002380:	f022 4280 	bic.w	r2, r2, #1073741824	; 0x40000000
 8002384:	609a      	str	r2, [r3, #8]
    if (SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8002386:	683b      	ldr	r3, [r7, #0]
 8002388:	2b01      	cmp	r3, #1
 800238a:	d107      	bne.n	800239c <HAL_ADCEx_Calibration_Start+0x60>
    {
      hadc->Instance->CR |= ADC_CR_ADCALDIF;
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	681b      	ldr	r3, [r3, #0]
 8002390:	689a      	ldr	r2, [r3, #8]
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	681b      	ldr	r3, [r3, #0]
 8002396:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 800239a:	609a      	str	r2, [r3, #8]
    }

    /* Start ADC calibration */
    hadc->Instance->CR |= ADC_CR_ADCAL;
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	681b      	ldr	r3, [r3, #0]
 80023a0:	689a      	ldr	r2, [r3, #8]
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	681b      	ldr	r3, [r3, #0]
 80023a6:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 80023aa:	609a      	str	r2, [r3, #8]

    tickstart = HAL_GetTick();  
 80023ac:	f7ff fbea 	bl	8001b84 <HAL_GetTick>
 80023b0:	60b8      	str	r0, [r7, #8]

    /* Wait for calibration completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADCAL))
 80023b2:	e01c      	b.n	80023ee <HAL_ADCEx_Calibration_Start+0xb2>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 80023b4:	f7ff fbe6 	bl	8001b84 <HAL_GetTick>
 80023b8:	4602      	mov	r2, r0
 80023ba:	68bb      	ldr	r3, [r7, #8]
 80023bc:	1ad3      	subs	r3, r2, r3
 80023be:	2b0a      	cmp	r3, #10
 80023c0:	d915      	bls.n	80023ee <HAL_ADCEx_Calibration_Start+0xb2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADCAL))
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	681b      	ldr	r3, [r3, #0]
 80023c6:	689b      	ldr	r3, [r3, #8]
 80023c8:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80023cc:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80023d0:	d10d      	bne.n	80023ee <HAL_ADCEx_Calibration_Start+0xb2>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023d6:	f023 0312 	bic.w	r3, r3, #18
 80023da:	f043 0210 	orr.w	r2, r3, #16
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	641a      	str	r2, [r3, #64]	; 0x40
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	2200      	movs	r2, #0
 80023e6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 80023ea:	2301      	movs	r3, #1
 80023ec:	e014      	b.n	8002418 <HAL_ADCEx_Calibration_Start+0xdc>
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADCAL))
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	681b      	ldr	r3, [r3, #0]
 80023f2:	689b      	ldr	r3, [r3, #8]
 80023f4:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80023f8:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80023fc:	d0da      	beq.n	80023b4 <HAL_ADCEx_Calibration_Start+0x78>
        }
      }
    }
    
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002402:	f023 0303 	bic.w	r3, r3, #3
 8002406:	f043 0201 	orr.w	r2, r3, #1
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	2200      	movs	r2, #0
 8002412:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 8002416:	7bfb      	ldrb	r3, [r7, #15]
}
 8002418:	4618      	mov	r0, r3
 800241a:	3710      	adds	r7, #16
 800241c:	46bd      	mov	sp, r7
 800241e:	bd80      	pop	{r7, pc}

08002420 <HAL_ADCEx_InjectedStart_IT>:
  *         For ADC master, ADC is enabled and multimode conversion is started.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADCEx_InjectedStart_IT(ADC_HandleTypeDef* hadc)
{
 8002420:	b580      	push	{r7, lr}
 8002422:	b084      	sub	sp, #16
 8002424:	af00      	add	r7, sp, #0
 8002426:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002428:	2300      	movs	r3, #0
 800242a:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (ADC_IS_CONVERSION_ONGOING_INJECTED(hadc) == RESET)
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	681b      	ldr	r3, [r3, #0]
 8002430:	689b      	ldr	r3, [r3, #8]
 8002432:	f003 0308 	and.w	r3, r3, #8
 8002436:	2b00      	cmp	r3, #0
 8002438:	f040 80a0 	bne.w	800257c <HAL_ADCEx_InjectedStart_IT+0x15c>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002442:	2b01      	cmp	r3, #1
 8002444:	d101      	bne.n	800244a <HAL_ADCEx_InjectedStart_IT+0x2a>
 8002446:	2302      	movs	r3, #2
 8002448:	e09b      	b.n	8002582 <HAL_ADCEx_InjectedStart_IT+0x162>
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	2201      	movs	r2, #1
 800244e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8002452:	6878      	ldr	r0, [r7, #4]
 8002454:	f000 fca8 	bl	8002da8 <ADC_Enable>
 8002458:	4603      	mov	r3, r0
 800245a:	73fb      	strb	r3, [r7, #15]
    
    /* Start conversion if ADC is effectively enabled */
      /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 800245c:	7bfb      	ldrb	r3, [r7, #15]
 800245e:	2b00      	cmp	r3, #0
 8002460:	f040 8087 	bne.w	8002572 <HAL_ADCEx_InjectedStart_IT+0x152>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to injected group conversion results  */
      /* - Set state bitfield related to injected operation                   */
      ADC_STATE_CLR_SET(hadc->State,
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002468:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800246c:	f023 0301 	bic.w	r3, r3, #1
 8002470:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	641a      	str	r2, [r3, #64]	; 0x40
                        HAL_ADC_STATE_READY | HAL_ADC_STATE_INJ_EOC,
                        HAL_ADC_STATE_INJ_BUSY);
      
      /* Case of independent mode or multimode(for devices with several ADCs):*/
      /* Set multimode state.                                                 */
      if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8002478:	4b44      	ldr	r3, [pc, #272]	; (800258c <HAL_ADCEx_InjectedStart_IT+0x16c>)
 800247a:	689b      	ldr	r3, [r3, #8]
 800247c:	f003 031f 	and.w	r3, r3, #31
 8002480:	2b00      	cmp	r3, #0
 8002482:	d004      	beq.n	800248e <HAL_ADCEx_InjectedStart_IT+0x6e>
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	681b      	ldr	r3, [r3, #0]
 8002488:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800248c:	d106      	bne.n	800249c <HAL_ADCEx_InjectedStart_IT+0x7c>
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002492:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	641a      	str	r2, [r3, #64]	; 0x40
 800249a:	e005      	b.n	80024a8 <HAL_ADCEx_InjectedStart_IT+0x88>
      }
      else
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024a0:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	641a      	str	r2, [r3, #64]	; 0x40
      
      /* Check if a regular conversion is ongoing */
      /* Note: On this device, there is no ADC error code fields related to   */
      /*       conversions on group injected only. In case of conversion on   */
      /*       going on group regular, no error code is reset.                */
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024ac:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80024b0:	2b00      	cmp	r3, #0
 80024b2:	d102      	bne.n	80024ba <HAL_ADCEx_InjectedStart_IT+0x9a>
      {
        /* Reset ADC all error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	2200      	movs	r2, #0
 80024b8:	645a      	str	r2, [r3, #68]	; 0x44
      }
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	2200      	movs	r2, #0
 80024be:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
      
      /* Clear injected group conversion flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JEOC | ADC_FLAG_JEOS));
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	681b      	ldr	r3, [r3, #0]
 80024c6:	2260      	movs	r2, #96	; 0x60
 80024c8:	601a      	str	r2, [r3, #0]
      
      /* Enable ADC Injected context queue overflow interrupt if this feature */
      /* is enabled.                                                          */
      if ((hadc->Instance->CFGR & ADC_CFGR_JQM) != RESET)
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	681b      	ldr	r3, [r3, #0]
 80024ce:	68db      	ldr	r3, [r3, #12]
 80024d0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80024d4:	2b00      	cmp	r3, #0
 80024d6:	d007      	beq.n	80024e8 <HAL_ADCEx_InjectedStart_IT+0xc8>
      {
        __HAL_ADC_ENABLE_IT(hadc, ADC_FLAG_JQOVF);
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	681b      	ldr	r3, [r3, #0]
 80024dc:	685a      	ldr	r2, [r3, #4]
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	681b      	ldr	r3, [r3, #0]
 80024e2:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80024e6:	605a      	str	r2, [r3, #4]
      }
      
      /* Enable ADC end of conversion interrupt */
      switch(hadc->Init.EOCSelection)
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	695b      	ldr	r3, [r3, #20]
 80024ec:	2b08      	cmp	r3, #8
 80024ee:	d110      	bne.n	8002512 <HAL_ADCEx_InjectedStart_IT+0xf2>
      {
        case ADC_EOC_SEQ_CONV: 
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	681b      	ldr	r3, [r3, #0]
 80024f4:	685a      	ldr	r2, [r3, #4]
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	681b      	ldr	r3, [r3, #0]
 80024fa:	f022 0220 	bic.w	r2, r2, #32
 80024fe:	605a      	str	r2, [r3, #4]
          __HAL_ADC_ENABLE_IT(hadc, ADC_IT_JEOS);
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	681b      	ldr	r3, [r3, #0]
 8002504:	685a      	ldr	r2, [r3, #4]
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	681b      	ldr	r3, [r3, #0]
 800250a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800250e:	605a      	str	r2, [r3, #4]
          break;
 8002510:	e008      	b.n	8002524 <HAL_ADCEx_InjectedStart_IT+0x104>
        /* case ADC_EOC_SINGLE_CONV */
        default:
          __HAL_ADC_ENABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	681b      	ldr	r3, [r3, #0]
 8002516:	685a      	ldr	r2, [r3, #4]
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	681b      	ldr	r3, [r3, #0]
 800251c:	f042 0260 	orr.w	r2, r2, #96	; 0x60
 8002520:	605a      	str	r2, [r3, #4]
          break;
 8002522:	bf00      	nop
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      /* Case of multimode enabled (for devices with several ADCs):           */
      /*  - if ADC is slave, ADC is enabled only (conversion is not started). */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
      if (HAL_IS_BIT_CLR(hadc->Instance->CFGR, ADC_CFGR_JAUTO) && 
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	681b      	ldr	r3, [r3, #0]
 8002528:	68db      	ldr	r3, [r3, #12]
 800252a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800252e:	2b00      	cmp	r3, #0
 8002530:	d126      	bne.n	8002580 <HAL_ADCEx_InjectedStart_IT+0x160>
          ADC_NONMULTIMODE_INJ_OR_MULTIMODEMASTER(hadc)          )
 8002532:	4b16      	ldr	r3, [pc, #88]	; (800258c <HAL_ADCEx_InjectedStart_IT+0x16c>)
 8002534:	689b      	ldr	r3, [r3, #8]
 8002536:	f003 031f 	and.w	r3, r3, #31
      if (HAL_IS_BIT_CLR(hadc->Instance->CFGR, ADC_CFGR_JAUTO) && 
 800253a:	2b00      	cmp	r3, #0
 800253c:	d010      	beq.n	8002560 <HAL_ADCEx_InjectedStart_IT+0x140>
          ADC_NONMULTIMODE_INJ_OR_MULTIMODEMASTER(hadc)          )
 800253e:	4b13      	ldr	r3, [pc, #76]	; (800258c <HAL_ADCEx_InjectedStart_IT+0x16c>)
 8002540:	689b      	ldr	r3, [r3, #8]
 8002542:	f003 031f 	and.w	r3, r3, #31
 8002546:	2b06      	cmp	r3, #6
 8002548:	d00a      	beq.n	8002560 <HAL_ADCEx_InjectedStart_IT+0x140>
 800254a:	4b10      	ldr	r3, [pc, #64]	; (800258c <HAL_ADCEx_InjectedStart_IT+0x16c>)
 800254c:	689b      	ldr	r3, [r3, #8]
 800254e:	f003 031f 	and.w	r3, r3, #31
 8002552:	2b07      	cmp	r3, #7
 8002554:	d004      	beq.n	8002560 <HAL_ADCEx_InjectedStart_IT+0x140>
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	681b      	ldr	r3, [r3, #0]
 800255a:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800255e:	d10f      	bne.n	8002580 <HAL_ADCEx_InjectedStart_IT+0x160>
      {
        SET_BIT(hadc->Instance->CR, ADC_CR_JADSTART);
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	681b      	ldr	r3, [r3, #0]
 8002564:	689a      	ldr	r2, [r3, #8]
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	681b      	ldr	r3, [r3, #0]
 800256a:	f042 0208 	orr.w	r2, r2, #8
 800256e:	609a      	str	r2, [r3, #8]
 8002570:	e006      	b.n	8002580 <HAL_ADCEx_InjectedStart_IT+0x160>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	2200      	movs	r2, #0
 8002576:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 800257a:	e001      	b.n	8002580 <HAL_ADCEx_InjectedStart_IT+0x160>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 800257c:	2302      	movs	r3, #2
 800257e:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8002580:	7bfb      	ldrb	r3, [r7, #15]
}
 8002582:	4618      	mov	r0, r3
 8002584:	3710      	adds	r7, #16
 8002586:	46bd      	mov	sp, r7
 8002588:	bd80      	pop	{r7, pc}
 800258a:	bf00      	nop
 800258c:	50000300 	.word	0x50000300

08002590 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non blocking mode 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8002590:	b480      	push	{r7}
 8002592:	b083      	sub	sp, #12
 8002594:	af00      	add	r7, sp, #0
 8002596:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADCEx_InjectedConvCpltCallback could be implemented in the user file
  */
}
 8002598:	bf00      	nop
 800259a:	370c      	adds	r7, #12
 800259c:	46bd      	mov	sp, r7
 800259e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025a2:	4770      	bx	lr

080025a4 <HAL_ADCEx_InjectedQueueOverflowCallback>:
            contexts).
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedQueueOverflowCallback(ADC_HandleTypeDef* hadc)
{
 80025a4:	b480      	push	{r7}
 80025a6:	b083      	sub	sp, #12
 80025a8:	af00      	add	r7, sp, #0
 80025aa:	6078      	str	r0, [r7, #4]

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedQueueOverflowCallback must be implemented 
            in the user file.
  */
}
 80025ac:	bf00      	nop
 80025ae:	370c      	adds	r7, #12
 80025b0:	46bd      	mov	sp, r7
 80025b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025b6:	4770      	bx	lr

080025b8 <HAL_ADCEx_LevelOutOfWindow2Callback>:
  * @brief  Analog watchdog 2 callback in non blocking mode. 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef* hadc)
{
 80025b8:	b480      	push	{r7}
 80025ba:	b083      	sub	sp, #12
 80025bc:	af00      	add	r7, sp, #0
 80025be:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOoutOfWindow2Callback must be implemented in the user file.
  */
}
 80025c0:	bf00      	nop
 80025c2:	370c      	adds	r7, #12
 80025c4:	46bd      	mov	sp, r7
 80025c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025ca:	4770      	bx	lr

080025cc <HAL_ADCEx_LevelOutOfWindow3Callback>:
  * @brief  Analog watchdog 3 callback in non blocking mode. 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef* hadc)
{
 80025cc:	b480      	push	{r7}
 80025ce:	b083      	sub	sp, #12
 80025d0:	af00      	add	r7, sp, #0
 80025d2:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOoutOfWindow3Callback must be implemented in the user file.
  */
}
 80025d4:	bf00      	nop
 80025d6:	370c      	adds	r7, #12
 80025d8:	46bd      	mov	sp, r7
 80025da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025de:	4770      	bx	lr

080025e0 <HAL_ADCEx_InjectedConfigChannel>:
  * @param  sConfigInjected Structure of ADC injected group and ADC channel for
  *         injected group.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADCEx_InjectedConfigChannel(ADC_HandleTypeDef* hadc, ADC_InjectionConfTypeDef* sConfigInjected)
{
 80025e0:	b480      	push	{r7}
 80025e2:	b09d      	sub	sp, #116	; 0x74
 80025e4:	af00      	add	r7, sp, #0
 80025e6:	6078      	str	r0, [r7, #4]
 80025e8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80025ea:	2300      	movs	r3, #0
 80025ec:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpOffsetShifted;
  __IO uint32_t wait_loop_index = 0U;
 80025f0:	2300      	movs	r3, #0
 80025f2:	60fb      	str	r3, [r7, #12]
  
  /* Injected context queue feature: temporary JSQR variables defined in      */
  /* static to be passed over calls of this function                          */
  uint32_t tmp_JSQR_ContextQueueBeingBuilt = 0U;
 80025f4:	2300      	movs	r3, #0
 80025f6:	66bb      	str	r3, [r7, #104]	; 0x68
  {
    assert_param(IS_ADC_DIFF_CHANNEL(sConfigInjected->InjectedChannel));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80025fe:	2b01      	cmp	r3, #1
 8002600:	d101      	bne.n	8002606 <HAL_ADCEx_InjectedConfigChannel+0x26>
 8002602:	2302      	movs	r3, #2
 8002604:	e2ff      	b.n	8002c06 <HAL_ADCEx_InjectedConfigChannel+0x626>
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	2201      	movs	r2, #1
 800260a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  /*      injected channel rank. It is entered into queue only when all       */
  /*      injected ranks have been set.                                       */
  /*   Note: Scan mode is not present by hardware on this device, but used    */
  /*   by software for alignment over all STM32 devices.                      */
  
  if ((hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)  ||
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	691b      	ldr	r3, [r3, #16]
 8002612:	2b00      	cmp	r3, #0
 8002614:	d003      	beq.n	800261e <HAL_ADCEx_InjectedConfigChannel+0x3e>
      (sConfigInjected->InjectedNbrOfConversion == 1U)  )
 8002616:	683b      	ldr	r3, [r7, #0]
 8002618:	699b      	ldr	r3, [r3, #24]
  if ((hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)  ||
 800261a:	2b01      	cmp	r3, #1
 800261c:	d132      	bne.n	8002684 <HAL_ADCEx_InjectedConfigChannel+0xa4>
    /*    (scan mode disabled, only rank 1 used)                              */
    /*  - external trigger to start conversion                                */
    /*  - external trigger polarity                                           */
    /*  - channel set to rank 1 (scan mode disabled, only rank 1 used)        */
    
    if (sConfigInjected->InjectedRank == ADC_INJECTED_RANK_1)
 800261e:	683b      	ldr	r3, [r7, #0]
 8002620:	685b      	ldr	r3, [r3, #4]
 8002622:	2b01      	cmp	r3, #1
 8002624:	d124      	bne.n	8002670 <HAL_ADCEx_InjectedConfigChannel+0x90>
      /* Enable external trigger if trigger selection is different of         */
      /* software start.                                                      */
      /* Note: This configuration keeps the hardware feature of parameter     */
      /*       ExternalTrigInjecConvEdge "trigger edge none" equivalent to    */
      /*       software start.                                                */
      if (sConfigInjected->ExternalTrigInjecConv != ADC_INJECTED_SOFTWARE_START)
 8002626:	683b      	ldr	r3, [r7, #0]
 8002628:	6a1b      	ldr	r3, [r3, #32]
 800262a:	2b01      	cmp	r3, #1
 800262c:	d00c      	beq.n	8002648 <HAL_ADCEx_InjectedConfigChannel+0x68>
      {
        SET_BIT(tmp_JSQR_ContextQueueBeingBuilt, ADC_JSQR_RK(sConfigInjected->InjectedChannel, ADC_INJECTED_RANK_1) |
 800262e:	683b      	ldr	r3, [r7, #0]
 8002630:	681b      	ldr	r3, [r3, #0]
 8002632:	021a      	lsls	r2, r3, #8
 8002634:	683b      	ldr	r3, [r7, #0]
 8002636:	6a1b      	ldr	r3, [r3, #32]
 8002638:	431a      	orrs	r2, r3
 800263a:	683b      	ldr	r3, [r7, #0]
 800263c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800263e:	4313      	orrs	r3, r2
 8002640:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8002642:	4313      	orrs	r3, r2
 8002644:	66bb      	str	r3, [r7, #104]	; 0x68
 8002646:	e005      	b.n	8002654 <HAL_ADCEx_InjectedConfigChannel+0x74>
                                                 ADC_JSQR_JEXTSEL_SET(hadc, sConfigInjected->ExternalTrigInjecConv) |
                                                 sConfigInjected->ExternalTrigInjecConvEdge                          );
      }
      else
      {
        SET_BIT(tmp_JSQR_ContextQueueBeingBuilt, ADC_JSQR_RK(sConfigInjected->InjectedChannel, ADC_INJECTED_RANK_1) );
 8002648:	683b      	ldr	r3, [r7, #0]
 800264a:	681b      	ldr	r3, [r3, #0]
 800264c:	021b      	lsls	r3, r3, #8
 800264e:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8002650:	4313      	orrs	r3, r2
 8002652:	66bb      	str	r3, [r7, #104]	; 0x68
      }
      
      /* Update ADC register JSQR */
      MODIFY_REG(hadc->Instance->JSQR           ,
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	681b      	ldr	r3, [r3, #0]
 8002658:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800265a:	4b9c      	ldr	r3, [pc, #624]	; (80028cc <HAL_ADCEx_InjectedConfigChannel+0x2ec>)
 800265c:	4013      	ands	r3, r2
 800265e:	687a      	ldr	r2, [r7, #4]
 8002660:	6812      	ldr	r2, [r2, #0]
 8002662:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8002664:	430b      	orrs	r3, r1
 8002666:	64d3      	str	r3, [r2, #76]	; 0x4c
                 ADC_JSQR_JEXTSEL |
                 ADC_JSQR_JL                    ,
                 tmp_JSQR_ContextQueueBeingBuilt );
      
      /* For debug and informative reasons, hadc handle saves JSQR setting */
      hadc->InjectionConfig.ContextQueue = tmp_JSQR_ContextQueueBeingBuilt;
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800266c:	649a      	str	r2, [r3, #72]	; 0x48
    if (sConfigInjected->InjectedRank == ADC_INJECTED_RANK_1)
 800266e:	e060      	b.n	8002732 <HAL_ADCEx_InjectedConfigChannel+0x152>
    /* If another injected rank than rank1 was intended to be set, and could  */
    /* not due to ScanConvMode disabled, error is reported.                   */
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002674:	f043 0220 	orr.w	r2, r3, #32
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	641a      	str	r2, [r3, #64]	; 0x40
      
      tmp_hal_status = HAL_ERROR;
 800267c:	2301      	movs	r3, #1
 800267e:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
    if (sConfigInjected->InjectedRank == ADC_INJECTED_RANK_1)
 8002682:	e056      	b.n	8002732 <HAL_ADCEx_InjectedConfigChannel+0x152>
    /* Procedure to define injected context register JSQR over successive     */
    /* calls of this function, for each injected channel rank:                */
    
    /* 1. Start new context and set parameters related to all injected        */
    /*    channels: injected sequence length and trigger                      */
    if (hadc->InjectionConfig.ChannelCount == 0U)
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002688:	2b00      	cmp	r3, #0
 800268a:	d121      	bne.n	80026d0 <HAL_ADCEx_InjectedConfigChannel+0xf0>
    {
      /* Initialize number of channels that will be configured on the context */
      /*  being built                                                         */
      hadc->InjectionConfig.ChannelCount = sConfigInjected->InjectedNbrOfConversion;
 800268c:	683b      	ldr	r3, [r7, #0]
 800268e:	699a      	ldr	r2, [r3, #24]
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	64da      	str	r2, [r3, #76]	; 0x4c
      /* Initialize value that will be set into register JSQR */
      hadc->InjectionConfig.ContextQueue = 0x00000000U;
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	2200      	movs	r2, #0
 8002698:	649a      	str	r2, [r3, #72]	; 0x48
      /* Enable external trigger if trigger selection is different of         */
      /* software start.                                                      */
      /* Note: This configuration keeps the hardware feature of parameter     */
      /*       ExternalTrigInjecConvEdge "trigger edge none" equivalent to    */
      /*       software start.                                                */
      if (sConfigInjected->ExternalTrigInjecConv != ADC_INJECTED_SOFTWARE_START)
 800269a:	683b      	ldr	r3, [r7, #0]
 800269c:	6a1b      	ldr	r3, [r3, #32]
 800269e:	2b01      	cmp	r3, #1
 80026a0:	d00e      	beq.n	80026c0 <HAL_ADCEx_InjectedConfigChannel+0xe0>
      {
        SET_BIT(hadc->InjectionConfig.ContextQueue, (sConfigInjected->InjectedNbrOfConversion - 1U)           |
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80026a6:	683b      	ldr	r3, [r7, #0]
 80026a8:	699b      	ldr	r3, [r3, #24]
 80026aa:	1e59      	subs	r1, r3, #1
 80026ac:	683b      	ldr	r3, [r7, #0]
 80026ae:	6a1b      	ldr	r3, [r3, #32]
 80026b0:	4319      	orrs	r1, r3
 80026b2:	683b      	ldr	r3, [r7, #0]
 80026b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80026b6:	430b      	orrs	r3, r1
 80026b8:	431a      	orrs	r2, r3
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	649a      	str	r2, [r3, #72]	; 0x48
 80026be:	e007      	b.n	80026d0 <HAL_ADCEx_InjectedConfigChannel+0xf0>
                                                    ADC_JSQR_JEXTSEL_SET(hadc, sConfigInjected->ExternalTrigInjecConv) |
                                                    sConfigInjected->ExternalTrigInjecConvEdge                          );        
      }
      else
      {
        SET_BIT(hadc->InjectionConfig.ContextQueue, (sConfigInjected->InjectedNbrOfConversion - 1U) );        
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80026c4:	683b      	ldr	r3, [r7, #0]
 80026c6:	699b      	ldr	r3, [r3, #24]
 80026c8:	3b01      	subs	r3, #1
 80026ca:	431a      	orrs	r2, r3
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	649a      	str	r2, [r3, #72]	; 0x48

      /* 2. Continue setting of context under definition with parameter       */
      /*    related to each channel: channel rank sequence                    */
      
      /* Set the JSQx bits for the selected rank */
      MODIFY_REG(hadc->InjectionConfig.ContextQueue                                          ,
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	6c99      	ldr	r1, [r3, #72]	; 0x48
 80026d4:	683b      	ldr	r3, [r7, #0]
 80026d6:	685a      	ldr	r2, [r3, #4]
 80026d8:	4613      	mov	r3, r2
 80026da:	005b      	lsls	r3, r3, #1
 80026dc:	4413      	add	r3, r2
 80026de:	005b      	lsls	r3, r3, #1
 80026e0:	3302      	adds	r3, #2
 80026e2:	221f      	movs	r2, #31
 80026e4:	fa02 f303 	lsl.w	r3, r2, r3
 80026e8:	43db      	mvns	r3, r3
 80026ea:	4019      	ands	r1, r3
 80026ec:	683b      	ldr	r3, [r7, #0]
 80026ee:	6818      	ldr	r0, [r3, #0]
 80026f0:	683b      	ldr	r3, [r7, #0]
 80026f2:	685a      	ldr	r2, [r3, #4]
 80026f4:	4613      	mov	r3, r2
 80026f6:	005b      	lsls	r3, r3, #1
 80026f8:	4413      	add	r3, r2
 80026fa:	005b      	lsls	r3, r3, #1
 80026fc:	3302      	adds	r3, #2
 80026fe:	fa00 f303 	lsl.w	r3, r0, r3
 8002702:	ea41 0203 	orr.w	r2, r1, r3
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	649a      	str	r2, [r3, #72]	; 0x48
                 ADC_JSQR_RK(ADC_SQR3_SQ10, sConfigInjected->InjectedRank)                   ,
                 ADC_JSQR_RK(sConfigInjected->InjectedChannel, sConfigInjected->InjectedRank) );
      
      /* Decrease channel count after setting into temporary JSQR variable */
      hadc->InjectionConfig.ChannelCount --;
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800270e:	1e5a      	subs	r2, r3, #1
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	64da      	str	r2, [r3, #76]	; 0x4c
      
      /* 3. End of context setting: If last channel set, then write context   */
      /*    into register JSQR and make it enter into queue                   */
      if (hadc->InjectionConfig.ChannelCount == 0U)
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002718:	2b00      	cmp	r3, #0
 800271a:	d10a      	bne.n	8002732 <HAL_ADCEx_InjectedConfigChannel+0x152>
      {
        /* Update ADC register JSQR */
        MODIFY_REG(hadc->Instance->JSQR              ,
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8002722:	4b6a      	ldr	r3, [pc, #424]	; (80028cc <HAL_ADCEx_InjectedConfigChannel+0x2ec>)
 8002724:	4013      	ands	r3, r2
 8002726:	687a      	ldr	r2, [r7, #4]
 8002728:	6c91      	ldr	r1, [r2, #72]	; 0x48
 800272a:	687a      	ldr	r2, [r7, #4]
 800272c:	6812      	ldr	r2, [r2, #0]
 800272e:	430b      	orrs	r3, r1
 8002730:	64d3      	str	r3, [r2, #76]	; 0x4c
  /* conversion on going on injected group:                                   */
  /*  - Injected context queue: Queue disable (active context is kept) or     */
  /*    enable (context decremented, up to 2 contexts queued)                 */
  /*  - Injected discontinuous mode: can be enabled only if auto-injected     */
  /*    mode is disabled.                                                     */
  if (ADC_IS_CONVERSION_ONGOING_INJECTED(hadc) == RESET)
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	681b      	ldr	r3, [r3, #0]
 8002736:	689b      	ldr	r3, [r3, #8]
 8002738:	f003 0308 	and.w	r3, r3, #8
 800273c:	2b00      	cmp	r3, #0
 800273e:	d12d      	bne.n	800279c <HAL_ADCEx_InjectedConfigChannel+0x1bc>
  {     
    /* If auto-injected mode is disabled: no constraint                       */
    if (sConfigInjected->AutoInjectedConv == DISABLE)
 8002740:	683b      	ldr	r3, [r7, #0]
 8002742:	7f5b      	ldrb	r3, [r3, #29]
 8002744:	2b00      	cmp	r3, #0
 8002746:	d110      	bne.n	800276a <HAL_ADCEx_InjectedConfigChannel+0x18a>
    {
      MODIFY_REG(hadc->Instance->CFGR                                                            ,
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	681b      	ldr	r3, [r3, #0]
 800274c:	68db      	ldr	r3, [r3, #12]
 800274e:	f423 1140 	bic.w	r1, r3, #3145728	; 0x300000
 8002752:	683b      	ldr	r3, [r7, #0]
 8002754:	7f9b      	ldrb	r3, [r3, #30]
 8002756:	055a      	lsls	r2, r3, #21
 8002758:	683b      	ldr	r3, [r7, #0]
 800275a:	7f1b      	ldrb	r3, [r3, #28]
 800275c:	051b      	lsls	r3, r3, #20
 800275e:	431a      	orrs	r2, r3
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	681b      	ldr	r3, [r3, #0]
 8002764:	430a      	orrs	r2, r1
 8002766:	60da      	str	r2, [r3, #12]
 8002768:	e018      	b.n	800279c <HAL_ADCEx_InjectedConfigChannel+0x1bc>
    }
    /* If auto-injected mode is enabled: Injected discontinuous setting is    */
    /* discarded.                                                             */
    else
    {
      MODIFY_REG(hadc->Instance->CFGR                                                ,
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	681b      	ldr	r3, [r3, #0]
 800276e:	68db      	ldr	r3, [r3, #12]
 8002770:	f423 1140 	bic.w	r1, r3, #3145728	; 0x300000
 8002774:	683b      	ldr	r3, [r7, #0]
 8002776:	7f9b      	ldrb	r3, [r3, #30]
 8002778:	055a      	lsls	r2, r3, #21
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	681b      	ldr	r3, [r3, #0]
 800277e:	430a      	orrs	r2, r1
 8002780:	60da      	str	r2, [r3, #12]
                 ADC_CFGR_JDISCEN                                                    ,
                 ADC_CFGR_INJECT_CONTEXT_QUEUE((uint32_t)sConfigInjected->QueueInjectedContext) );
      
      /* If injected discontinuous mode was intended to be set and could not  */
      /* due to auto-injected enabled, error is reported.                     */
      if (sConfigInjected->InjectedDiscontinuousConvMode == ENABLE)
 8002782:	683b      	ldr	r3, [r7, #0]
 8002784:	7f1b      	ldrb	r3, [r3, #28]
 8002786:	2b01      	cmp	r3, #1
 8002788:	d108      	bne.n	800279c <HAL_ADCEx_InjectedConfigChannel+0x1bc>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800278e:	f043 0220 	orr.w	r2, r3, #32
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	641a      	str	r2, [r3, #64]	; 0x40
        
        tmp_hal_status = HAL_ERROR;
 8002796:	2301      	movs	r3, #1
 8002798:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
  /* conversion on going on regular and injected groups:                      */
  /*  - Automatic injected conversion: can be enabled if injected group       */
  /*    external triggers are disabled.                                       */
  /*  - Channel sampling time                                                 */
  /*  - Channel offset                                                        */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	681b      	ldr	r3, [r3, #0]
 80027a0:	689b      	ldr	r3, [r3, #8]
 80027a2:	f003 030c 	and.w	r3, r3, #12
 80027a6:	2b00      	cmp	r3, #0
 80027a8:	f040 8110 	bne.w	80029cc <HAL_ADCEx_InjectedConfigChannel+0x3ec>
  {    
    /* If injected group external triggers are disabled (set to injected      */
    /* software start): no constraint                                         */
    if (sConfigInjected->ExternalTrigInjecConv == ADC_INJECTED_SOFTWARE_START)
 80027ac:	683b      	ldr	r3, [r7, #0]
 80027ae:	6a1b      	ldr	r3, [r3, #32]
 80027b0:	2b01      	cmp	r3, #1
 80027b2:	d10c      	bne.n	80027ce <HAL_ADCEx_InjectedConfigChannel+0x1ee>
    {
      MODIFY_REG(hadc->Instance->CFGR                                              ,
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	681b      	ldr	r3, [r3, #0]
 80027b8:	68db      	ldr	r3, [r3, #12]
 80027ba:	f023 7100 	bic.w	r1, r3, #33554432	; 0x2000000
 80027be:	683b      	ldr	r3, [r7, #0]
 80027c0:	7f5b      	ldrb	r3, [r3, #29]
 80027c2:	065a      	lsls	r2, r3, #25
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	681b      	ldr	r3, [r3, #0]
 80027c8:	430a      	orrs	r2, r1
 80027ca:	60da      	str	r2, [r3, #12]
 80027cc:	e014      	b.n	80027f8 <HAL_ADCEx_InjectedConfigChannel+0x218>
    /* If Automatic injected conversion was intended to be set and could not  */
    /* due to injected group external triggers enabled, error is reported.    */
    else
    {
      /* Disable Automatic injected conversion */
      CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO);
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	681b      	ldr	r3, [r3, #0]
 80027d2:	68da      	ldr	r2, [r3, #12]
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	681b      	ldr	r3, [r3, #0]
 80027d8:	f022 7200 	bic.w	r2, r2, #33554432	; 0x2000000
 80027dc:	60da      	str	r2, [r3, #12]
      
      if (sConfigInjected->AutoInjectedConv == ENABLE)
 80027de:	683b      	ldr	r3, [r7, #0]
 80027e0:	7f5b      	ldrb	r3, [r3, #29]
 80027e2:	2b01      	cmp	r3, #1
 80027e4:	d108      	bne.n	80027f8 <HAL_ADCEx_InjectedConfigChannel+0x218>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027ea:	f043 0220 	orr.w	r2, r3, #32
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	641a      	str	r2, [r3, #64]	; 0x40
        
        tmp_hal_status = HAL_ERROR;
 80027f2:	2301      	movs	r3, #1
 80027f4:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
    }
      

    /* Channel sampling time configuration */
    /* For channels 10 to 18U */
    if (sConfigInjected->InjectedChannel >= ADC_CHANNEL_10)
 80027f8:	683b      	ldr	r3, [r7, #0]
 80027fa:	681b      	ldr	r3, [r3, #0]
 80027fc:	2b09      	cmp	r3, #9
 80027fe:	d91c      	bls.n	800283a <HAL_ADCEx_InjectedConfigChannel+0x25a>
    {
      MODIFY_REG(hadc->Instance->SMPR2                                                             ,
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	6999      	ldr	r1, [r3, #24]
 8002806:	683b      	ldr	r3, [r7, #0]
 8002808:	681a      	ldr	r2, [r3, #0]
 800280a:	4613      	mov	r3, r2
 800280c:	005b      	lsls	r3, r3, #1
 800280e:	4413      	add	r3, r2
 8002810:	3b1e      	subs	r3, #30
 8002812:	2207      	movs	r2, #7
 8002814:	fa02 f303 	lsl.w	r3, r2, r3
 8002818:	43db      	mvns	r3, r3
 800281a:	4019      	ands	r1, r3
 800281c:	683b      	ldr	r3, [r7, #0]
 800281e:	6898      	ldr	r0, [r3, #8]
 8002820:	683b      	ldr	r3, [r7, #0]
 8002822:	681a      	ldr	r2, [r3, #0]
 8002824:	4613      	mov	r3, r2
 8002826:	005b      	lsls	r3, r3, #1
 8002828:	4413      	add	r3, r2
 800282a:	3b1e      	subs	r3, #30
 800282c:	fa00 f203 	lsl.w	r2, r0, r3
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	430a      	orrs	r2, r1
 8002836:	619a      	str	r2, [r3, #24]
 8002838:	e019      	b.n	800286e <HAL_ADCEx_InjectedConfigChannel+0x28e>
                 ADC_SMPR2(ADC_SMPR2_SMP10, sConfigInjected->InjectedChannel)                      ,
                 ADC_SMPR2(sConfigInjected->InjectedSamplingTime, sConfigInjected->InjectedChannel) );
    }
    else /* For channels 1 to 9U */
    {
      MODIFY_REG(hadc->Instance->SMPR1                                                             ,
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	681b      	ldr	r3, [r3, #0]
 800283e:	6959      	ldr	r1, [r3, #20]
 8002840:	683b      	ldr	r3, [r7, #0]
 8002842:	681a      	ldr	r2, [r3, #0]
 8002844:	4613      	mov	r3, r2
 8002846:	005b      	lsls	r3, r3, #1
 8002848:	4413      	add	r3, r2
 800284a:	2207      	movs	r2, #7
 800284c:	fa02 f303 	lsl.w	r3, r2, r3
 8002850:	43db      	mvns	r3, r3
 8002852:	4019      	ands	r1, r3
 8002854:	683b      	ldr	r3, [r7, #0]
 8002856:	6898      	ldr	r0, [r3, #8]
 8002858:	683b      	ldr	r3, [r7, #0]
 800285a:	681a      	ldr	r2, [r3, #0]
 800285c:	4613      	mov	r3, r2
 800285e:	005b      	lsls	r3, r3, #1
 8002860:	4413      	add	r3, r2
 8002862:	fa00 f203 	lsl.w	r2, r0, r3
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	681b      	ldr	r3, [r3, #0]
 800286a:	430a      	orrs	r2, r1
 800286c:	615a      	str	r2, [r3, #20]
    /* Configure the offset: offset enable/disable, channel, offset value */
    
    /* Shift the offset in function of the selected ADC resolution. */
    /* Offset has to be left-aligned on bit 11U, the LSB (right bits) are set  */
    /* to 0.                                                                  */
    tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, sConfigInjected->InjectedOffset);
 800286e:	683b      	ldr	r3, [r7, #0]
 8002870:	695a      	ldr	r2, [r3, #20]
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	681b      	ldr	r3, [r3, #0]
 8002876:	68db      	ldr	r3, [r3, #12]
 8002878:	08db      	lsrs	r3, r3, #3
 800287a:	f003 0303 	and.w	r3, r3, #3
 800287e:	005b      	lsls	r3, r3, #1
 8002880:	fa02 f303 	lsl.w	r3, r2, r3
 8002884:	667b      	str	r3, [r7, #100]	; 0x64
    
    /* Configure the selected offset register:                                */
    /* - Enable offset                                                        */
    /* - Set channel number                                                   */
    /* - Set offset value                                                     */
    switch (sConfigInjected->InjectedOffsetNumber)
 8002886:	683b      	ldr	r3, [r7, #0]
 8002888:	691b      	ldr	r3, [r3, #16]
 800288a:	3b01      	subs	r3, #1
 800288c:	2b03      	cmp	r3, #3
 800288e:	d854      	bhi.n	800293a <HAL_ADCEx_InjectedConfigChannel+0x35a>
 8002890:	a201      	add	r2, pc, #4	; (adr r2, 8002898 <HAL_ADCEx_InjectedConfigChannel+0x2b8>)
 8002892:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002896:	bf00      	nop
 8002898:	080028a9 	.word	0x080028a9
 800289c:	080028d5 	.word	0x080028d5
 80028a0:	080028f7 	.word	0x080028f7
 80028a4:	08002919 	.word	0x08002919
    {
    case ADC_OFFSET_1:
      /* Configure offset register 1U */
      MODIFY_REG(hadc->Instance->OFR1                               ,
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	681b      	ldr	r3, [r3, #0]
 80028ac:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80028ae:	4b08      	ldr	r3, [pc, #32]	; (80028d0 <HAL_ADCEx_InjectedConfigChannel+0x2f0>)
 80028b0:	4013      	ands	r3, r2
 80028b2:	683a      	ldr	r2, [r7, #0]
 80028b4:	6812      	ldr	r2, [r2, #0]
 80028b6:	0691      	lsls	r1, r2, #26
 80028b8:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 80028ba:	430a      	orrs	r2, r1
 80028bc:	431a      	orrs	r2, r3
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	681b      	ldr	r3, [r3, #0]
 80028c2:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 80028c6:	661a      	str	r2, [r3, #96]	; 0x60
                 ADC_OFR1_OFFSET1_CH |
                 ADC_OFR1_OFFSET1                                   ,
                 ADC_OFR1_OFFSET1_EN                               |
                 ADC_OFR_CHANNEL(sConfigInjected->InjectedChannel) |
                 tmpOffsetShifted                                    );
      break;
 80028c8:	e083      	b.n	80029d2 <HAL_ADCEx_InjectedConfigChannel+0x3f2>
 80028ca:	bf00      	nop
 80028cc:	82082000 	.word	0x82082000
 80028d0:	83fff000 	.word	0x83fff000
    
    case ADC_OFFSET_2:
      /* Configure offset register 2U */
      MODIFY_REG(hadc->Instance->OFR2                               ,
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 80028da:	4b9f      	ldr	r3, [pc, #636]	; (8002b58 <HAL_ADCEx_InjectedConfigChannel+0x578>)
 80028dc:	4013      	ands	r3, r2
 80028de:	683a      	ldr	r2, [r7, #0]
 80028e0:	6812      	ldr	r2, [r2, #0]
 80028e2:	0691      	lsls	r1, r2, #26
 80028e4:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 80028e6:	430a      	orrs	r2, r1
 80028e8:	431a      	orrs	r2, r3
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	681b      	ldr	r3, [r3, #0]
 80028ee:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 80028f2:	665a      	str	r2, [r3, #100]	; 0x64
                 ADC_OFR2_OFFSET2_CH |
                 ADC_OFR2_OFFSET2                                   ,
                 ADC_OFR2_OFFSET2_EN                               |
                 ADC_OFR_CHANNEL(sConfigInjected->InjectedChannel) |
                 tmpOffsetShifted                                    );
      break;
 80028f4:	e06d      	b.n	80029d2 <HAL_ADCEx_InjectedConfigChannel+0x3f2>
        
    case ADC_OFFSET_3:
      /* Configure offset register 3U */
      MODIFY_REG(hadc->Instance->OFR3                               ,
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	681b      	ldr	r3, [r3, #0]
 80028fa:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 80028fc:	4b96      	ldr	r3, [pc, #600]	; (8002b58 <HAL_ADCEx_InjectedConfigChannel+0x578>)
 80028fe:	4013      	ands	r3, r2
 8002900:	683a      	ldr	r2, [r7, #0]
 8002902:	6812      	ldr	r2, [r2, #0]
 8002904:	0691      	lsls	r1, r2, #26
 8002906:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8002908:	430a      	orrs	r2, r1
 800290a:	431a      	orrs	r2, r3
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8002914:	669a      	str	r2, [r3, #104]	; 0x68
                 ADC_OFR3_OFFSET3_CH |
                 ADC_OFR3_OFFSET3                                   ,
                 ADC_OFR3_OFFSET3_EN                               |
                 ADC_OFR_CHANNEL(sConfigInjected->InjectedChannel) |
                 tmpOffsetShifted                                    );
      break;
 8002916:	e05c      	b.n	80029d2 <HAL_ADCEx_InjectedConfigChannel+0x3f2>
    
    case ADC_OFFSET_4:
      /* Configure offset register 4U */
      MODIFY_REG(hadc->Instance->OFR4                               ,
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	681b      	ldr	r3, [r3, #0]
 800291c:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 800291e:	4b8e      	ldr	r3, [pc, #568]	; (8002b58 <HAL_ADCEx_InjectedConfigChannel+0x578>)
 8002920:	4013      	ands	r3, r2
 8002922:	683a      	ldr	r2, [r7, #0]
 8002924:	6812      	ldr	r2, [r2, #0]
 8002926:	0691      	lsls	r1, r2, #26
 8002928:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 800292a:	430a      	orrs	r2, r1
 800292c:	431a      	orrs	r2, r3
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	681b      	ldr	r3, [r3, #0]
 8002932:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8002936:	66da      	str	r2, [r3, #108]	; 0x6c
                 ADC_OFR4_OFFSET4_CH |
                 ADC_OFR4_OFFSET4                                   ,
                 ADC_OFR4_OFFSET4_EN                               |
                 ADC_OFR_CHANNEL(sConfigInjected->InjectedChannel) |
                 tmpOffsetShifted                                    );
      break;
 8002938:	e04b      	b.n	80029d2 <HAL_ADCEx_InjectedConfigChannel+0x3f2>
    
    /* Case ADC_OFFSET_NONE */
    default :
    /* Scan OFR1, OFR2, OFR3, OFR4 to check if the selected channel is        */
    /* enabled. If this is the case, offset OFRx is disabled.                 */
      if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfigInjected->InjectedChannel))
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	681b      	ldr	r3, [r3, #0]
 800293e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002940:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002944:	683b      	ldr	r3, [r7, #0]
 8002946:	681b      	ldr	r3, [r3, #0]
 8002948:	069b      	lsls	r3, r3, #26
 800294a:	429a      	cmp	r2, r3
 800294c:	d107      	bne.n	800295e <HAL_ADCEx_InjectedConfigChannel+0x37e>
      {
        /* Disable offset OFR1*/
        CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_OFFSET1_EN);
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	681b      	ldr	r3, [r3, #0]
 8002952:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 800295c:	661a      	str	r2, [r3, #96]	; 0x60
      }
      if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfigInjected->InjectedChannel))
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8002964:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002968:	683b      	ldr	r3, [r7, #0]
 800296a:	681b      	ldr	r3, [r3, #0]
 800296c:	069b      	lsls	r3, r3, #26
 800296e:	429a      	cmp	r2, r3
 8002970:	d107      	bne.n	8002982 <HAL_ADCEx_InjectedConfigChannel+0x3a2>
      {
        /* Disable offset OFR2*/
        CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_OFFSET2_EN); 
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	681b      	ldr	r3, [r3, #0]
 800297c:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8002980:	665a      	str	r2, [r3, #100]	; 0x64
      }
      if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfigInjected->InjectedChannel))
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	681b      	ldr	r3, [r3, #0]
 8002986:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8002988:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800298c:	683b      	ldr	r3, [r7, #0]
 800298e:	681b      	ldr	r3, [r3, #0]
 8002990:	069b      	lsls	r3, r3, #26
 8002992:	429a      	cmp	r2, r3
 8002994:	d107      	bne.n	80029a6 <HAL_ADCEx_InjectedConfigChannel+0x3c6>
      {
        /* Disable offset OFR3*/
        CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_OFFSET3_EN);
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	681b      	ldr	r3, [r3, #0]
 800299a:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	681b      	ldr	r3, [r3, #0]
 80029a0:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 80029a4:	669a      	str	r2, [r3, #104]	; 0x68
      }
      if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfigInjected->InjectedChannel))
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	681b      	ldr	r3, [r3, #0]
 80029aa:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80029ac:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80029b0:	683b      	ldr	r3, [r7, #0]
 80029b2:	681b      	ldr	r3, [r3, #0]
 80029b4:	069b      	lsls	r3, r3, #26
 80029b6:	429a      	cmp	r2, r3
 80029b8:	d10a      	bne.n	80029d0 <HAL_ADCEx_InjectedConfigChannel+0x3f0>
      {
        /* Disable offset OFR4*/
        CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_OFFSET4_EN);
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	681b      	ldr	r3, [r3, #0]
 80029be:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	681b      	ldr	r3, [r3, #0]
 80029c4:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 80029c8:	66da      	str	r2, [r3, #108]	; 0x6c
      }
      break;
 80029ca:	e001      	b.n	80029d0 <HAL_ADCEx_InjectedConfigChannel+0x3f0>
    }
    
  }
 80029cc:	bf00      	nop
 80029ce:	e000      	b.n	80029d2 <HAL_ADCEx_InjectedConfigChannel+0x3f2>
      break;
 80029d0:	bf00      	nop
  
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated only when ADC is disabled:                */
  /*  - Single or differential mode                                           */
  /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
  if (ADC_IS_ENABLE(hadc) == RESET)
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	681b      	ldr	r3, [r3, #0]
 80029d6:	689b      	ldr	r3, [r3, #8]
 80029d8:	f003 0303 	and.w	r3, r3, #3
 80029dc:	2b01      	cmp	r3, #1
 80029de:	d108      	bne.n	80029f2 <HAL_ADCEx_InjectedConfigChannel+0x412>
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	681b      	ldr	r3, [r3, #0]
 80029e4:	681b      	ldr	r3, [r3, #0]
 80029e6:	f003 0301 	and.w	r3, r3, #1
 80029ea:	2b01      	cmp	r3, #1
 80029ec:	d101      	bne.n	80029f2 <HAL_ADCEx_InjectedConfigChannel+0x412>
 80029ee:	2301      	movs	r3, #1
 80029f0:	e000      	b.n	80029f4 <HAL_ADCEx_InjectedConfigChannel+0x414>
 80029f2:	2300      	movs	r3, #0
 80029f4:	2b00      	cmp	r3, #0
 80029f6:	f040 8100 	bne.w	8002bfa <HAL_ADCEx_InjectedConfigChannel+0x61a>
  {
    /* Configuration of differential mode */
    if (sConfigInjected->InjectedSingleDiff != ADC_DIFFERENTIAL_ENDED)
 80029fa:	683b      	ldr	r3, [r7, #0]
 80029fc:	68db      	ldr	r3, [r3, #12]
 80029fe:	2b01      	cmp	r3, #1
 8002a00:	d00f      	beq.n	8002a22 <HAL_ADCEx_InjectedConfigChannel+0x442>
    {
      /* Disable differential mode (default mode: single-ended) */
      CLEAR_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfigInjected->InjectedChannel));
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	681b      	ldr	r3, [r3, #0]
 8002a06:	f8d3 10b0 	ldr.w	r1, [r3, #176]	; 0xb0
 8002a0a:	683b      	ldr	r3, [r7, #0]
 8002a0c:	681b      	ldr	r3, [r3, #0]
 8002a0e:	2201      	movs	r2, #1
 8002a10:	fa02 f303 	lsl.w	r3, r2, r3
 8002a14:	43da      	mvns	r2, r3
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	681b      	ldr	r3, [r3, #0]
 8002a1a:	400a      	ands	r2, r1
 8002a1c:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
 8002a20:	e049      	b.n	8002ab6 <HAL_ADCEx_InjectedConfigChannel+0x4d6>
    }
    else
    {
      /* Enable differential mode */
      SET_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfigInjected->InjectedChannel));
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	681b      	ldr	r3, [r3, #0]
 8002a26:	f8d3 10b0 	ldr.w	r1, [r3, #176]	; 0xb0
 8002a2a:	683b      	ldr	r3, [r7, #0]
 8002a2c:	681b      	ldr	r3, [r3, #0]
 8002a2e:	2201      	movs	r2, #1
 8002a30:	409a      	lsls	r2, r3
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	681b      	ldr	r3, [r3, #0]
 8002a36:	430a      	orrs	r2, r1
 8002a38:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
      
      /* Channel sampling time configuration (channel ADC_INx +1              */
      /* corresponding to differential negative input).                       */
      /* For channels 10 to 18U */
      if (sConfigInjected->InjectedChannel >= ADC_CHANNEL_10)
 8002a3c:	683b      	ldr	r3, [r7, #0]
 8002a3e:	681b      	ldr	r3, [r3, #0]
 8002a40:	2b09      	cmp	r3, #9
 8002a42:	d91c      	bls.n	8002a7e <HAL_ADCEx_InjectedConfigChannel+0x49e>
      {
        MODIFY_REG(hadc->Instance->SMPR2,
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	681b      	ldr	r3, [r3, #0]
 8002a48:	6999      	ldr	r1, [r3, #24]
 8002a4a:	683b      	ldr	r3, [r7, #0]
 8002a4c:	681a      	ldr	r2, [r3, #0]
 8002a4e:	4613      	mov	r3, r2
 8002a50:	005b      	lsls	r3, r3, #1
 8002a52:	4413      	add	r3, r2
 8002a54:	3b1b      	subs	r3, #27
 8002a56:	2207      	movs	r2, #7
 8002a58:	fa02 f303 	lsl.w	r3, r2, r3
 8002a5c:	43db      	mvns	r3, r3
 8002a5e:	4019      	ands	r1, r3
 8002a60:	683b      	ldr	r3, [r7, #0]
 8002a62:	6898      	ldr	r0, [r3, #8]
 8002a64:	683b      	ldr	r3, [r7, #0]
 8002a66:	681a      	ldr	r2, [r3, #0]
 8002a68:	4613      	mov	r3, r2
 8002a6a:	005b      	lsls	r3, r3, #1
 8002a6c:	4413      	add	r3, r2
 8002a6e:	3b1b      	subs	r3, #27
 8002a70:	fa00 f203 	lsl.w	r2, r0, r3
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	681b      	ldr	r3, [r3, #0]
 8002a78:	430a      	orrs	r2, r1
 8002a7a:	619a      	str	r2, [r3, #24]
 8002a7c:	e01b      	b.n	8002ab6 <HAL_ADCEx_InjectedConfigChannel+0x4d6>
                   ADC_SMPR2(ADC_SMPR2_SMP10, sConfigInjected->InjectedChannel +1U),
                   ADC_SMPR2(sConfigInjected->InjectedSamplingTime, sConfigInjected->InjectedChannel +1U) );
      }
      else /* For channels 1 to 9U */
      {
        MODIFY_REG(hadc->Instance->SMPR1,
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	681b      	ldr	r3, [r3, #0]
 8002a82:	6959      	ldr	r1, [r3, #20]
 8002a84:	683b      	ldr	r3, [r7, #0]
 8002a86:	681b      	ldr	r3, [r3, #0]
 8002a88:	1c5a      	adds	r2, r3, #1
 8002a8a:	4613      	mov	r3, r2
 8002a8c:	005b      	lsls	r3, r3, #1
 8002a8e:	4413      	add	r3, r2
 8002a90:	2207      	movs	r2, #7
 8002a92:	fa02 f303 	lsl.w	r3, r2, r3
 8002a96:	43db      	mvns	r3, r3
 8002a98:	4019      	ands	r1, r3
 8002a9a:	683b      	ldr	r3, [r7, #0]
 8002a9c:	6898      	ldr	r0, [r3, #8]
 8002a9e:	683b      	ldr	r3, [r7, #0]
 8002aa0:	681b      	ldr	r3, [r3, #0]
 8002aa2:	1c5a      	adds	r2, r3, #1
 8002aa4:	4613      	mov	r3, r2
 8002aa6:	005b      	lsls	r3, r3, #1
 8002aa8:	4413      	add	r3, r2
 8002aaa:	fa00 f203 	lsl.w	r2, r0, r3
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	681b      	ldr	r3, [r3, #0]
 8002ab2:	430a      	orrs	r2, r1
 8002ab4:	615a      	str	r2, [r3, #20]
       
    /* Configuration of common ADC parameters                                 */
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002ab6:	4b29      	ldr	r3, [pc, #164]	; (8002b5c <HAL_ADCEx_InjectedConfigChannel+0x57c>)
 8002ab8:	663b      	str	r3, [r7, #96]	; 0x60
  
    /* If the requested internal measurement path has already been enabled,   */
    /* bypass the configuration processing.                                   */
    if (( (sConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR) &&
 8002aba:	683b      	ldr	r3, [r7, #0]
 8002abc:	681b      	ldr	r3, [r3, #0]
 8002abe:	2b10      	cmp	r3, #16
 8002ac0:	d105      	bne.n	8002ace <HAL_ADCEx_InjectedConfigChannel+0x4ee>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 8002ac2:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8002ac4:	689b      	ldr	r3, [r3, #8]
 8002ac6:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
    if (( (sConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR) &&
 8002aca:	2b00      	cmp	r3, #0
 8002acc:	d015      	beq.n	8002afa <HAL_ADCEx_InjectedConfigChannel+0x51a>
        ( (sConfigInjected->InjectedChannel == ADC_CHANNEL_VBAT)       &&
 8002ace:	683b      	ldr	r3, [r7, #0]
 8002ad0:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 8002ad2:	2b11      	cmp	r3, #17
 8002ad4:	d105      	bne.n	8002ae2 <HAL_ADCEx_InjectedConfigChannel+0x502>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 8002ad6:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8002ad8:	689b      	ldr	r3, [r3, #8]
 8002ada:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
        ( (sConfigInjected->InjectedChannel == ADC_CHANNEL_VBAT)       &&
 8002ade:	2b00      	cmp	r3, #0
 8002ae0:	d00b      	beq.n	8002afa <HAL_ADCEx_InjectedConfigChannel+0x51a>
        ( (sConfigInjected->InjectedChannel == ADC_CHANNEL_VREFINT)    &&
 8002ae2:	683b      	ldr	r3, [r7, #0]
 8002ae4:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 8002ae6:	2b12      	cmp	r3, #18
 8002ae8:	f040 8087 	bne.w	8002bfa <HAL_ADCEx_InjectedConfigChannel+0x61a>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VREFEN)))
 8002aec:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8002aee:	689b      	ldr	r3, [r3, #8]
 8002af0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
        ( (sConfigInjected->InjectedChannel == ADC_CHANNEL_VREFINT)    &&
 8002af4:	2b00      	cmp	r3, #0
 8002af6:	f040 8080 	bne.w	8002bfa <HAL_ADCEx_InjectedConfigChannel+0x61a>
       )
    {
      /* Configuration of common ADC parameters (continuation)                */
      /* Set handle of the other ADC sharing the same common register         */
      ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	681b      	ldr	r3, [r3, #0]
 8002afe:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002b02:	d102      	bne.n	8002b0a <HAL_ADCEx_InjectedConfigChannel+0x52a>
 8002b04:	4b16      	ldr	r3, [pc, #88]	; (8002b60 <HAL_ADCEx_InjectedConfigChannel+0x580>)
 8002b06:	613b      	str	r3, [r7, #16]
 8002b08:	e002      	b.n	8002b10 <HAL_ADCEx_InjectedConfigChannel+0x530>
 8002b0a:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8002b0e:	613b      	str	r3, [r7, #16]
      
      /* Software is allowed to change common parameters only when all ADCs   */
      /* of the common group are disabled.                                    */
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	681b      	ldr	r3, [r3, #0]
 8002b14:	689b      	ldr	r3, [r3, #8]
 8002b16:	f003 0303 	and.w	r3, r3, #3
 8002b1a:	2b01      	cmp	r3, #1
 8002b1c:	d108      	bne.n	8002b30 <HAL_ADCEx_InjectedConfigChannel+0x550>
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	681b      	ldr	r3, [r3, #0]
 8002b22:	681b      	ldr	r3, [r3, #0]
 8002b24:	f003 0301 	and.w	r3, r3, #1
 8002b28:	2b01      	cmp	r3, #1
 8002b2a:	d101      	bne.n	8002b30 <HAL_ADCEx_InjectedConfigChannel+0x550>
 8002b2c:	2301      	movs	r3, #1
 8002b2e:	e000      	b.n	8002b32 <HAL_ADCEx_InjectedConfigChannel+0x552>
 8002b30:	2300      	movs	r3, #0
 8002b32:	2b00      	cmp	r3, #0
 8002b34:	d156      	bne.n	8002be4 <HAL_ADCEx_InjectedConfigChannel+0x604>
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8002b36:	693b      	ldr	r3, [r7, #16]
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 8002b38:	2b00      	cmp	r3, #0
 8002b3a:	d016      	beq.n	8002b6a <HAL_ADCEx_InjectedConfigChannel+0x58a>
            (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 8002b3c:	693b      	ldr	r3, [r7, #16]
 8002b3e:	689b      	ldr	r3, [r3, #8]
 8002b40:	f003 0303 	and.w	r3, r3, #3
 8002b44:	2b01      	cmp	r3, #1
 8002b46:	d10d      	bne.n	8002b64 <HAL_ADCEx_InjectedConfigChannel+0x584>
 8002b48:	693b      	ldr	r3, [r7, #16]
 8002b4a:	681b      	ldr	r3, [r3, #0]
 8002b4c:	f003 0301 	and.w	r3, r3, #1
 8002b50:	2b01      	cmp	r3, #1
 8002b52:	d107      	bne.n	8002b64 <HAL_ADCEx_InjectedConfigChannel+0x584>
 8002b54:	2301      	movs	r3, #1
 8002b56:	e006      	b.n	8002b66 <HAL_ADCEx_InjectedConfigChannel+0x586>
 8002b58:	83fff000 	.word	0x83fff000
 8002b5c:	50000300 	.word	0x50000300
 8002b60:	50000100 	.word	0x50000100
 8002b64:	2300      	movs	r3, #0
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8002b66:	2b00      	cmp	r3, #0
 8002b68:	d13c      	bne.n	8002be4 <HAL_ADCEx_InjectedConfigChannel+0x604>
      {
        /* If Channel_16 is selected, enable Temp. sensor measurement path    */
        /* Note: Temp. sensor internal channels available on ADC1 only        */
        if ((sConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8002b6a:	683b      	ldr	r3, [r7, #0]
 8002b6c:	681b      	ldr	r3, [r3, #0]
 8002b6e:	2b10      	cmp	r3, #16
 8002b70:	d11d      	bne.n	8002bae <HAL_ADCEx_InjectedConfigChannel+0x5ce>
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	681b      	ldr	r3, [r3, #0]
 8002b76:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002b7a:	d118      	bne.n	8002bae <HAL_ADCEx_InjectedConfigChannel+0x5ce>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_TSEN);
 8002b7c:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8002b7e:	689b      	ldr	r3, [r3, #8]
 8002b80:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8002b84:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8002b86:	609a      	str	r2, [r3, #8]
          
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002b88:	4b22      	ldr	r3, [pc, #136]	; (8002c14 <HAL_ADCEx_InjectedConfigChannel+0x634>)
 8002b8a:	681b      	ldr	r3, [r3, #0]
 8002b8c:	4a22      	ldr	r2, [pc, #136]	; (8002c18 <HAL_ADCEx_InjectedConfigChannel+0x638>)
 8002b8e:	fba2 2303 	umull	r2, r3, r2, r3
 8002b92:	0c9a      	lsrs	r2, r3, #18
 8002b94:	4613      	mov	r3, r2
 8002b96:	009b      	lsls	r3, r3, #2
 8002b98:	4413      	add	r3, r2
 8002b9a:	005b      	lsls	r3, r3, #1
 8002b9c:	60fb      	str	r3, [r7, #12]
          while(wait_loop_index != 0U)
 8002b9e:	e002      	b.n	8002ba6 <HAL_ADCEx_InjectedConfigChannel+0x5c6>
          {
            wait_loop_index--;
 8002ba0:	68fb      	ldr	r3, [r7, #12]
 8002ba2:	3b01      	subs	r3, #1
 8002ba4:	60fb      	str	r3, [r7, #12]
          while(wait_loop_index != 0U)
 8002ba6:	68fb      	ldr	r3, [r7, #12]
 8002ba8:	2b00      	cmp	r3, #0
 8002baa:	d1f9      	bne.n	8002ba0 <HAL_ADCEx_InjectedConfigChannel+0x5c0>
        if ((sConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8002bac:	e024      	b.n	8002bf8 <HAL_ADCEx_InjectedConfigChannel+0x618>
          }
        }
        /* If Channel_17 is selected, enable VBAT measurement path            */
        /* Note: VBAT internal channels available on ADC1 only                */
        else if ((sConfigInjected->InjectedChannel == ADC_CHANNEL_VBAT) && (hadc->Instance == ADC1))
 8002bae:	683b      	ldr	r3, [r7, #0]
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	2b11      	cmp	r3, #17
 8002bb4:	d10b      	bne.n	8002bce <HAL_ADCEx_InjectedConfigChannel+0x5ee>
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	681b      	ldr	r3, [r3, #0]
 8002bba:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002bbe:	d106      	bne.n	8002bce <HAL_ADCEx_InjectedConfigChannel+0x5ee>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VBATEN);
 8002bc0:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8002bc2:	689b      	ldr	r3, [r3, #8]
 8002bc4:	f043 7280 	orr.w	r2, r3, #16777216	; 0x1000000
 8002bc8:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8002bca:	609a      	str	r2, [r3, #8]
        if ((sConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8002bcc:	e014      	b.n	8002bf8 <HAL_ADCEx_InjectedConfigChannel+0x618>
        }
        /* If Channel_18 is selected, enable VREFINT measurement path         */
        /* Note: VrefInt internal channels available on all ADCs, but only    */
        /*       one ADC is allowed to be connected to VrefInt at the same    */
        /*       time.                                                        */
        else if (sConfigInjected->InjectedChannel == ADC_CHANNEL_VREFINT)
 8002bce:	683b      	ldr	r3, [r7, #0]
 8002bd0:	681b      	ldr	r3, [r3, #0]
 8002bd2:	2b12      	cmp	r3, #18
 8002bd4:	d110      	bne.n	8002bf8 <HAL_ADCEx_InjectedConfigChannel+0x618>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VREFEN);
 8002bd6:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8002bd8:	689b      	ldr	r3, [r3, #8]
 8002bda:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8002bde:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8002be0:	609a      	str	r2, [r3, #8]
        if ((sConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8002be2:	e009      	b.n	8002bf8 <HAL_ADCEx_InjectedConfigChannel+0x618>
      /* and other ADC of the common group are enabled, internal              */
      /* measurement paths cannot be enabled.                                 */
      else  
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002be8:	f043 0220 	orr.w	r2, r3, #32
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	641a      	str	r2, [r3, #64]	; 0x40
        
        tmp_hal_status = HAL_ERROR;
 8002bf0:	2301      	movs	r3, #1
 8002bf2:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
 8002bf6:	e000      	b.n	8002bfa <HAL_ADCEx_InjectedConfigChannel+0x61a>
        if ((sConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8002bf8:	bf00      	nop
    }
    
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	2200      	movs	r2, #0
 8002bfe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 8002c02:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
}
 8002c06:	4618      	mov	r0, r3
 8002c08:	3774      	adds	r7, #116	; 0x74
 8002c0a:	46bd      	mov	sp, r7
 8002c0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c10:	4770      	bx	lr
 8002c12:	bf00      	nop
 8002c14:	20000000 	.word	0x20000000
 8002c18:	431bde83 	.word	0x431bde83

08002c1c <HAL_ADCEx_MultiModeConfigChannel>:
  * @param  hadc ADC handle
  * @param  multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef* hadc, ADC_MultiModeTypeDef* multimode)
{
 8002c1c:	b480      	push	{r7}
 8002c1e:	b099      	sub	sp, #100	; 0x64
 8002c20:	af00      	add	r7, sp, #0
 8002c22:	6078      	str	r0, [r7, #4]
 8002c24:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002c26:	2300      	movs	r3, #0
 8002c28:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
    assert_param(IS_ADC_DMA_ACCESS_MODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }
  
  /* Set handle of the other ADC sharing the same common register             */
  ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	681b      	ldr	r3, [r3, #0]
 8002c30:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002c34:	d102      	bne.n	8002c3c <HAL_ADCEx_MultiModeConfigChannel+0x20>
 8002c36:	4b5a      	ldr	r3, [pc, #360]	; (8002da0 <HAL_ADCEx_MultiModeConfigChannel+0x184>)
 8002c38:	60bb      	str	r3, [r7, #8]
 8002c3a:	e002      	b.n	8002c42 <HAL_ADCEx_MultiModeConfigChannel+0x26>
 8002c3c:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8002c40:	60bb      	str	r3, [r7, #8]
  if (tmphadcSharingSameCommonRegister.Instance == NULL)
 8002c42:	68bb      	ldr	r3, [r7, #8]
 8002c44:	2b00      	cmp	r3, #0
 8002c46:	d101      	bne.n	8002c4c <HAL_ADCEx_MultiModeConfigChannel+0x30>
  {
    /* Return function status */
    return HAL_ERROR;
 8002c48:	2301      	movs	r3, #1
 8002c4a:	e0a2      	b.n	8002d92 <HAL_ADCEx_MultiModeConfigChannel+0x176>
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002c52:	2b01      	cmp	r3, #1
 8002c54:	d101      	bne.n	8002c5a <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8002c56:	2302      	movs	r3, #2
 8002c58:	e09b      	b.n	8002d92 <HAL_ADCEx_MultiModeConfigChannel+0x176>
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	2201      	movs	r2, #1
 8002c5e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  if ( (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET) 
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	681b      	ldr	r3, [r3, #0]
 8002c66:	689b      	ldr	r3, [r3, #8]
 8002c68:	f003 0304 	and.w	r3, r3, #4
 8002c6c:	2b00      	cmp	r3, #0
 8002c6e:	d17f      	bne.n	8002d70 <HAL_ADCEx_MultiModeConfigChannel+0x154>
    && (ADC_IS_CONVERSION_ONGOING_REGULAR(&tmphadcSharingSameCommonRegister) == RESET) )
 8002c70:	68bb      	ldr	r3, [r7, #8]
 8002c72:	689b      	ldr	r3, [r3, #8]
 8002c74:	f003 0304 	and.w	r3, r3, #4
 8002c78:	2b00      	cmp	r3, #0
 8002c7a:	d179      	bne.n	8002d70 <HAL_ADCEx_MultiModeConfigChannel+0x154>
  {
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may have up to 4 ADC and 2 common */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002c7c:	4b49      	ldr	r3, [pc, #292]	; (8002da4 <HAL_ADCEx_MultiModeConfigChannel+0x188>)
 8002c7e:	65bb      	str	r3, [r7, #88]	; 0x58
    
    /* If multimode is selected, configure all multimode paramaters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8002c80:	683b      	ldr	r3, [r7, #0]
 8002c82:	681b      	ldr	r3, [r3, #0]
 8002c84:	2b00      	cmp	r3, #0
 8002c86:	d040      	beq.n	8002d0a <HAL_ADCEx_MultiModeConfigChannel+0xee>
    {
      /* Configuration of ADC common group ADC1&ADC2, ADC3&ADC4 if available    */
      /* (ADC2, ADC3, ADC4 availability depends on STM32 product)               */
      /*  - DMA access mode                                                     */
      MODIFY_REG(tmpADC_Common->CCR                                          ,
 8002c88:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002c8a:	689b      	ldr	r3, [r3, #8]
 8002c8c:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002c90:	683b      	ldr	r3, [r7, #0]
 8002c92:	6859      	ldr	r1, [r3, #4]
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8002c9a:	035b      	lsls	r3, r3, #13
 8002c9c:	430b      	orrs	r3, r1
 8002c9e:	431a      	orrs	r2, r3
 8002ca0:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002ca2:	609a      	str	r2, [r3, #8]
      /*       parameters, their setting is bypassed without error reporting    */
      /*       (as it can be the expected behaviour in case of intended action  */
      /*       to update parameter above (which fulfills the ADC state          */
      /*       condition: no conversion on going on group regular)              */
      /*       on the fly).                                                     */
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	681b      	ldr	r3, [r3, #0]
 8002ca8:	689b      	ldr	r3, [r3, #8]
 8002caa:	f003 0303 	and.w	r3, r3, #3
 8002cae:	2b01      	cmp	r3, #1
 8002cb0:	d108      	bne.n	8002cc4 <HAL_ADCEx_MultiModeConfigChannel+0xa8>
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	681b      	ldr	r3, [r3, #0]
 8002cb6:	681b      	ldr	r3, [r3, #0]
 8002cb8:	f003 0301 	and.w	r3, r3, #1
 8002cbc:	2b01      	cmp	r3, #1
 8002cbe:	d101      	bne.n	8002cc4 <HAL_ADCEx_MultiModeConfigChannel+0xa8>
 8002cc0:	2301      	movs	r3, #1
 8002cc2:	e000      	b.n	8002cc6 <HAL_ADCEx_MultiModeConfigChannel+0xaa>
 8002cc4:	2300      	movs	r3, #0
 8002cc6:	2b00      	cmp	r3, #0
 8002cc8:	d15c      	bne.n	8002d84 <HAL_ADCEx_MultiModeConfigChannel+0x168>
          (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )
 8002cca:	68bb      	ldr	r3, [r7, #8]
 8002ccc:	689b      	ldr	r3, [r3, #8]
 8002cce:	f003 0303 	and.w	r3, r3, #3
 8002cd2:	2b01      	cmp	r3, #1
 8002cd4:	d107      	bne.n	8002ce6 <HAL_ADCEx_MultiModeConfigChannel+0xca>
 8002cd6:	68bb      	ldr	r3, [r7, #8]
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	f003 0301 	and.w	r3, r3, #1
 8002cde:	2b01      	cmp	r3, #1
 8002ce0:	d101      	bne.n	8002ce6 <HAL_ADCEx_MultiModeConfigChannel+0xca>
 8002ce2:	2301      	movs	r3, #1
 8002ce4:	e000      	b.n	8002ce8 <HAL_ADCEx_MultiModeConfigChannel+0xcc>
 8002ce6:	2300      	movs	r3, #0
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8002ce8:	2b00      	cmp	r3, #0
 8002cea:	d14b      	bne.n	8002d84 <HAL_ADCEx_MultiModeConfigChannel+0x168>
      {
        MODIFY_REG(tmpADC_Common->CCR                                          ,
 8002cec:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002cee:	689b      	ldr	r3, [r3, #8]
 8002cf0:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8002cf4:	f023 030f 	bic.w	r3, r3, #15
 8002cf8:	683a      	ldr	r2, [r7, #0]
 8002cfa:	6811      	ldr	r1, [r2, #0]
 8002cfc:	683a      	ldr	r2, [r7, #0]
 8002cfe:	6892      	ldr	r2, [r2, #8]
 8002d00:	430a      	orrs	r2, r1
 8002d02:	431a      	orrs	r2, r3
 8002d04:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002d06:	609a      	str	r2, [r3, #8]
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8002d08:	e03c      	b.n	8002d84 <HAL_ADCEx_MultiModeConfigChannel+0x168>
                   multimode->TwoSamplingDelay                                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8002d0a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002d0c:	689b      	ldr	r3, [r3, #8]
 8002d0e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002d12:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002d14:	609a      	str	r2, [r3, #8]
      
      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	681b      	ldr	r3, [r3, #0]
 8002d1a:	689b      	ldr	r3, [r3, #8]
 8002d1c:	f003 0303 	and.w	r3, r3, #3
 8002d20:	2b01      	cmp	r3, #1
 8002d22:	d108      	bne.n	8002d36 <HAL_ADCEx_MultiModeConfigChannel+0x11a>
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	681b      	ldr	r3, [r3, #0]
 8002d2a:	f003 0301 	and.w	r3, r3, #1
 8002d2e:	2b01      	cmp	r3, #1
 8002d30:	d101      	bne.n	8002d36 <HAL_ADCEx_MultiModeConfigChannel+0x11a>
 8002d32:	2301      	movs	r3, #1
 8002d34:	e000      	b.n	8002d38 <HAL_ADCEx_MultiModeConfigChannel+0x11c>
 8002d36:	2300      	movs	r3, #0
 8002d38:	2b00      	cmp	r3, #0
 8002d3a:	d123      	bne.n	8002d84 <HAL_ADCEx_MultiModeConfigChannel+0x168>
          (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )
 8002d3c:	68bb      	ldr	r3, [r7, #8]
 8002d3e:	689b      	ldr	r3, [r3, #8]
 8002d40:	f003 0303 	and.w	r3, r3, #3
 8002d44:	2b01      	cmp	r3, #1
 8002d46:	d107      	bne.n	8002d58 <HAL_ADCEx_MultiModeConfigChannel+0x13c>
 8002d48:	68bb      	ldr	r3, [r7, #8]
 8002d4a:	681b      	ldr	r3, [r3, #0]
 8002d4c:	f003 0301 	and.w	r3, r3, #1
 8002d50:	2b01      	cmp	r3, #1
 8002d52:	d101      	bne.n	8002d58 <HAL_ADCEx_MultiModeConfigChannel+0x13c>
 8002d54:	2301      	movs	r3, #1
 8002d56:	e000      	b.n	8002d5a <HAL_ADCEx_MultiModeConfigChannel+0x13e>
 8002d58:	2300      	movs	r3, #0
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8002d5a:	2b00      	cmp	r3, #0
 8002d5c:	d112      	bne.n	8002d84 <HAL_ADCEx_MultiModeConfigChannel+0x168>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MULTI | ADC_CCR_DELAY);
 8002d5e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002d60:	689b      	ldr	r3, [r3, #8]
 8002d62:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8002d66:	f023 030f 	bic.w	r3, r3, #15
 8002d6a:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8002d6c:	6093      	str	r3, [r2, #8]
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8002d6e:	e009      	b.n	8002d84 <HAL_ADCEx_MultiModeConfigChannel+0x168>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d74:	f043 0220 	orr.w	r2, r3, #32
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	641a      	str	r2, [r3, #64]	; 0x40
    
    tmp_hal_status = HAL_ERROR;
 8002d7c:	2301      	movs	r3, #1
 8002d7e:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 8002d82:	e000      	b.n	8002d86 <HAL_ADCEx_MultiModeConfigChannel+0x16a>
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8002d84:	bf00      	nop
  }
    
    
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	2200      	movs	r2, #0
 8002d8a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 8002d8e:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
} 
 8002d92:	4618      	mov	r0, r3
 8002d94:	3764      	adds	r7, #100	; 0x64
 8002d96:	46bd      	mov	sp, r7
 8002d98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d9c:	4770      	bx	lr
 8002d9e:	bf00      	nop
 8002da0:	50000100 	.word	0x50000100
 8002da4:	50000300 	.word	0x50000300

08002da8 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8002da8:	b580      	push	{r7, lr}
 8002daa:	b084      	sub	sp, #16
 8002dac:	af00      	add	r7, sp, #0
 8002dae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002db0:	2300      	movs	r3, #0
 8002db2:	60fb      	str	r3, [r7, #12]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	689b      	ldr	r3, [r3, #8]
 8002dba:	f003 0303 	and.w	r3, r3, #3
 8002dbe:	2b01      	cmp	r3, #1
 8002dc0:	d108      	bne.n	8002dd4 <ADC_Enable+0x2c>
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	681b      	ldr	r3, [r3, #0]
 8002dc6:	681b      	ldr	r3, [r3, #0]
 8002dc8:	f003 0301 	and.w	r3, r3, #1
 8002dcc:	2b01      	cmp	r3, #1
 8002dce:	d101      	bne.n	8002dd4 <ADC_Enable+0x2c>
 8002dd0:	2301      	movs	r3, #1
 8002dd2:	e000      	b.n	8002dd6 <ADC_Enable+0x2e>
 8002dd4:	2300      	movs	r3, #0
 8002dd6:	2b00      	cmp	r3, #0
 8002dd8:	d143      	bne.n	8002e62 <ADC_Enable+0xba>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	681b      	ldr	r3, [r3, #0]
 8002dde:	689a      	ldr	r2, [r3, #8]
 8002de0:	4b22      	ldr	r3, [pc, #136]	; (8002e6c <ADC_Enable+0xc4>)
 8002de2:	4013      	ands	r3, r2
 8002de4:	2b00      	cmp	r3, #0
 8002de6:	d00d      	beq.n	8002e04 <ADC_Enable+0x5c>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002dec:	f043 0210 	orr.w	r2, r3, #16
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	641a      	str	r2, [r3, #64]	; 0x40
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002df8:	f043 0201 	orr.w	r2, r3, #1
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	645a      	str	r2, [r3, #68]	; 0x44
      
      return HAL_ERROR;
 8002e00:	2301      	movs	r3, #1
 8002e02:	e02f      	b.n	8002e64 <ADC_Enable+0xbc>
    }
    
    /* Enable the ADC peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	681b      	ldr	r3, [r3, #0]
 8002e08:	689a      	ldr	r2, [r3, #8]
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	681b      	ldr	r3, [r3, #0]
 8002e0e:	f042 0201 	orr.w	r2, r2, #1
 8002e12:	609a      	str	r2, [r3, #8]
    
    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();  
 8002e14:	f7fe feb6 	bl	8001b84 <HAL_GetTick>
 8002e18:	60f8      	str	r0, [r7, #12]
    
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8002e1a:	e01b      	b.n	8002e54 <ADC_Enable+0xac>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8002e1c:	f7fe feb2 	bl	8001b84 <HAL_GetTick>
 8002e20:	4602      	mov	r2, r0
 8002e22:	68fb      	ldr	r3, [r7, #12]
 8002e24:	1ad3      	subs	r3, r2, r3
 8002e26:	2b02      	cmp	r3, #2
 8002e28:	d914      	bls.n	8002e54 <ADC_Enable+0xac>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	681b      	ldr	r3, [r3, #0]
 8002e2e:	681b      	ldr	r3, [r3, #0]
 8002e30:	f003 0301 	and.w	r3, r3, #1
 8002e34:	2b01      	cmp	r3, #1
 8002e36:	d00d      	beq.n	8002e54 <ADC_Enable+0xac>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e3c:	f043 0210 	orr.w	r2, r3, #16
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	641a      	str	r2, [r3, #64]	; 0x40

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002e48:	f043 0201 	orr.w	r2, r3, #1
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	645a      	str	r2, [r3, #68]	; 0x44

          return HAL_ERROR;
 8002e50:	2301      	movs	r3, #1
 8002e52:	e007      	b.n	8002e64 <ADC_Enable+0xbc>
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	681b      	ldr	r3, [r3, #0]
 8002e58:	681b      	ldr	r3, [r3, #0]
 8002e5a:	f003 0301 	and.w	r3, r3, #1
 8002e5e:	2b01      	cmp	r3, #1
 8002e60:	d1dc      	bne.n	8002e1c <ADC_Enable+0x74>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8002e62:	2300      	movs	r3, #0
}
 8002e64:	4618      	mov	r0, r3
 8002e66:	3710      	adds	r7, #16
 8002e68:	46bd      	mov	sp, r7
 8002e6a:	bd80      	pop	{r7, pc}
 8002e6c:	8000003f 	.word	0x8000003f

08002e70 <ADC_Disable>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef* hadc)
{
 8002e70:	b580      	push	{r7, lr}
 8002e72:	b084      	sub	sp, #16
 8002e74:	af00      	add	r7, sp, #0
 8002e76:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002e78:	2300      	movs	r3, #0
 8002e7a:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /* disabled.                                                                */
  if (ADC_IS_ENABLE(hadc) != RESET )
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	681b      	ldr	r3, [r3, #0]
 8002e80:	689b      	ldr	r3, [r3, #8]
 8002e82:	f003 0303 	and.w	r3, r3, #3
 8002e86:	2b01      	cmp	r3, #1
 8002e88:	d108      	bne.n	8002e9c <ADC_Disable+0x2c>
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	681b      	ldr	r3, [r3, #0]
 8002e8e:	681b      	ldr	r3, [r3, #0]
 8002e90:	f003 0301 	and.w	r3, r3, #1
 8002e94:	2b01      	cmp	r3, #1
 8002e96:	d101      	bne.n	8002e9c <ADC_Disable+0x2c>
 8002e98:	2301      	movs	r3, #1
 8002e9a:	e000      	b.n	8002e9e <ADC_Disable+0x2e>
 8002e9c:	2300      	movs	r3, #0
 8002e9e:	2b00      	cmp	r3, #0
 8002ea0:	d047      	beq.n	8002f32 <ADC_Disable+0xc2>
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if (ADC_DISABLING_CONDITIONS(hadc) != RESET)
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	681b      	ldr	r3, [r3, #0]
 8002ea6:	689b      	ldr	r3, [r3, #8]
 8002ea8:	f003 030d 	and.w	r3, r3, #13
 8002eac:	2b01      	cmp	r3, #1
 8002eae:	d10f      	bne.n	8002ed0 <ADC_Disable+0x60>
    {
      /* Disable the ADC peripheral */
      __HAL_ADC_DISABLE(hadc);
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	681b      	ldr	r3, [r3, #0]
 8002eb4:	689a      	ldr	r2, [r3, #8]
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	f042 0202 	orr.w	r2, r2, #2
 8002ebe:	609a      	str	r2, [r3, #8]
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	681b      	ldr	r3, [r3, #0]
 8002ec4:	2203      	movs	r2, #3
 8002ec6:	601a      	str	r2, [r3, #0]
      
      return HAL_ERROR;
    }
     
    /* Wait for ADC effectively disabled */
    tickstart = HAL_GetTick();
 8002ec8:	f7fe fe5c 	bl	8001b84 <HAL_GetTick>
 8002ecc:	60f8      	str	r0, [r7, #12]
    
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8002ece:	e029      	b.n	8002f24 <ADC_Disable+0xb4>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ed4:	f043 0210 	orr.w	r2, r3, #16
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	641a      	str	r2, [r3, #64]	; 0x40
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002ee0:	f043 0201 	orr.w	r2, r3, #1
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	645a      	str	r2, [r3, #68]	; 0x44
      return HAL_ERROR;
 8002ee8:	2301      	movs	r3, #1
 8002eea:	e023      	b.n	8002f34 <ADC_Disable+0xc4>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8002eec:	f7fe fe4a 	bl	8001b84 <HAL_GetTick>
 8002ef0:	4602      	mov	r2, r0
 8002ef2:	68fb      	ldr	r3, [r7, #12]
 8002ef4:	1ad3      	subs	r3, r2, r3
 8002ef6:	2b02      	cmp	r3, #2
 8002ef8:	d914      	bls.n	8002f24 <ADC_Disable+0xb4>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	681b      	ldr	r3, [r3, #0]
 8002efe:	689b      	ldr	r3, [r3, #8]
 8002f00:	f003 0301 	and.w	r3, r3, #1
 8002f04:	2b01      	cmp	r3, #1
 8002f06:	d10d      	bne.n	8002f24 <ADC_Disable+0xb4>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f0c:	f043 0210 	orr.w	r2, r3, #16
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	641a      	str	r2, [r3, #64]	; 0x40

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002f18:	f043 0201 	orr.w	r2, r3, #1
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	645a      	str	r2, [r3, #68]	; 0x44

          return HAL_ERROR;
 8002f20:	2301      	movs	r3, #1
 8002f22:	e007      	b.n	8002f34 <ADC_Disable+0xc4>
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	681b      	ldr	r3, [r3, #0]
 8002f28:	689b      	ldr	r3, [r3, #8]
 8002f2a:	f003 0301 	and.w	r3, r3, #1
 8002f2e:	2b01      	cmp	r3, #1
 8002f30:	d0dc      	beq.n	8002eec <ADC_Disable+0x7c>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8002f32:	2300      	movs	r3, #0
}
 8002f34:	4618      	mov	r0, r3
 8002f36:	3710      	adds	r7, #16
 8002f38:	46bd      	mov	sp, r7
 8002f3a:	bd80      	pop	{r7, pc}

08002f3c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002f3c:	b480      	push	{r7}
 8002f3e:	b085      	sub	sp, #20
 8002f40:	af00      	add	r7, sp, #0
 8002f42:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	f003 0307 	and.w	r3, r3, #7
 8002f4a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002f4c:	4b0c      	ldr	r3, [pc, #48]	; (8002f80 <__NVIC_SetPriorityGrouping+0x44>)
 8002f4e:	68db      	ldr	r3, [r3, #12]
 8002f50:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002f52:	68ba      	ldr	r2, [r7, #8]
 8002f54:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002f58:	4013      	ands	r3, r2
 8002f5a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002f5c:	68fb      	ldr	r3, [r7, #12]
 8002f5e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002f60:	68bb      	ldr	r3, [r7, #8]
 8002f62:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002f64:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002f68:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002f6c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002f6e:	4a04      	ldr	r2, [pc, #16]	; (8002f80 <__NVIC_SetPriorityGrouping+0x44>)
 8002f70:	68bb      	ldr	r3, [r7, #8]
 8002f72:	60d3      	str	r3, [r2, #12]
}
 8002f74:	bf00      	nop
 8002f76:	3714      	adds	r7, #20
 8002f78:	46bd      	mov	sp, r7
 8002f7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f7e:	4770      	bx	lr
 8002f80:	e000ed00 	.word	0xe000ed00

08002f84 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002f84:	b480      	push	{r7}
 8002f86:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002f88:	4b04      	ldr	r3, [pc, #16]	; (8002f9c <__NVIC_GetPriorityGrouping+0x18>)
 8002f8a:	68db      	ldr	r3, [r3, #12]
 8002f8c:	0a1b      	lsrs	r3, r3, #8
 8002f8e:	f003 0307 	and.w	r3, r3, #7
}
 8002f92:	4618      	mov	r0, r3
 8002f94:	46bd      	mov	sp, r7
 8002f96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f9a:	4770      	bx	lr
 8002f9c:	e000ed00 	.word	0xe000ed00

08002fa0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002fa0:	b480      	push	{r7}
 8002fa2:	b083      	sub	sp, #12
 8002fa4:	af00      	add	r7, sp, #0
 8002fa6:	4603      	mov	r3, r0
 8002fa8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002faa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002fae:	2b00      	cmp	r3, #0
 8002fb0:	db0b      	blt.n	8002fca <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002fb2:	79fb      	ldrb	r3, [r7, #7]
 8002fb4:	f003 021f 	and.w	r2, r3, #31
 8002fb8:	4907      	ldr	r1, [pc, #28]	; (8002fd8 <__NVIC_EnableIRQ+0x38>)
 8002fba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002fbe:	095b      	lsrs	r3, r3, #5
 8002fc0:	2001      	movs	r0, #1
 8002fc2:	fa00 f202 	lsl.w	r2, r0, r2
 8002fc6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002fca:	bf00      	nop
 8002fcc:	370c      	adds	r7, #12
 8002fce:	46bd      	mov	sp, r7
 8002fd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fd4:	4770      	bx	lr
 8002fd6:	bf00      	nop
 8002fd8:	e000e100 	.word	0xe000e100

08002fdc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002fdc:	b480      	push	{r7}
 8002fde:	b083      	sub	sp, #12
 8002fe0:	af00      	add	r7, sp, #0
 8002fe2:	4603      	mov	r3, r0
 8002fe4:	6039      	str	r1, [r7, #0]
 8002fe6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002fe8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002fec:	2b00      	cmp	r3, #0
 8002fee:	db0a      	blt.n	8003006 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002ff0:	683b      	ldr	r3, [r7, #0]
 8002ff2:	b2da      	uxtb	r2, r3
 8002ff4:	490c      	ldr	r1, [pc, #48]	; (8003028 <__NVIC_SetPriority+0x4c>)
 8002ff6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ffa:	0112      	lsls	r2, r2, #4
 8002ffc:	b2d2      	uxtb	r2, r2
 8002ffe:	440b      	add	r3, r1
 8003000:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003004:	e00a      	b.n	800301c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003006:	683b      	ldr	r3, [r7, #0]
 8003008:	b2da      	uxtb	r2, r3
 800300a:	4908      	ldr	r1, [pc, #32]	; (800302c <__NVIC_SetPriority+0x50>)
 800300c:	79fb      	ldrb	r3, [r7, #7]
 800300e:	f003 030f 	and.w	r3, r3, #15
 8003012:	3b04      	subs	r3, #4
 8003014:	0112      	lsls	r2, r2, #4
 8003016:	b2d2      	uxtb	r2, r2
 8003018:	440b      	add	r3, r1
 800301a:	761a      	strb	r2, [r3, #24]
}
 800301c:	bf00      	nop
 800301e:	370c      	adds	r7, #12
 8003020:	46bd      	mov	sp, r7
 8003022:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003026:	4770      	bx	lr
 8003028:	e000e100 	.word	0xe000e100
 800302c:	e000ed00 	.word	0xe000ed00

08003030 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003030:	b480      	push	{r7}
 8003032:	b089      	sub	sp, #36	; 0x24
 8003034:	af00      	add	r7, sp, #0
 8003036:	60f8      	str	r0, [r7, #12]
 8003038:	60b9      	str	r1, [r7, #8]
 800303a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800303c:	68fb      	ldr	r3, [r7, #12]
 800303e:	f003 0307 	and.w	r3, r3, #7
 8003042:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003044:	69fb      	ldr	r3, [r7, #28]
 8003046:	f1c3 0307 	rsb	r3, r3, #7
 800304a:	2b04      	cmp	r3, #4
 800304c:	bf28      	it	cs
 800304e:	2304      	movcs	r3, #4
 8003050:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003052:	69fb      	ldr	r3, [r7, #28]
 8003054:	3304      	adds	r3, #4
 8003056:	2b06      	cmp	r3, #6
 8003058:	d902      	bls.n	8003060 <NVIC_EncodePriority+0x30>
 800305a:	69fb      	ldr	r3, [r7, #28]
 800305c:	3b03      	subs	r3, #3
 800305e:	e000      	b.n	8003062 <NVIC_EncodePriority+0x32>
 8003060:	2300      	movs	r3, #0
 8003062:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003064:	f04f 32ff 	mov.w	r2, #4294967295
 8003068:	69bb      	ldr	r3, [r7, #24]
 800306a:	fa02 f303 	lsl.w	r3, r2, r3
 800306e:	43da      	mvns	r2, r3
 8003070:	68bb      	ldr	r3, [r7, #8]
 8003072:	401a      	ands	r2, r3
 8003074:	697b      	ldr	r3, [r7, #20]
 8003076:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003078:	f04f 31ff 	mov.w	r1, #4294967295
 800307c:	697b      	ldr	r3, [r7, #20]
 800307e:	fa01 f303 	lsl.w	r3, r1, r3
 8003082:	43d9      	mvns	r1, r3
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003088:	4313      	orrs	r3, r2
         );
}
 800308a:	4618      	mov	r0, r3
 800308c:	3724      	adds	r7, #36	; 0x24
 800308e:	46bd      	mov	sp, r7
 8003090:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003094:	4770      	bx	lr
	...

08003098 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003098:	b580      	push	{r7, lr}
 800309a:	b082      	sub	sp, #8
 800309c:	af00      	add	r7, sp, #0
 800309e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	3b01      	subs	r3, #1
 80030a4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80030a8:	d301      	bcc.n	80030ae <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80030aa:	2301      	movs	r3, #1
 80030ac:	e00f      	b.n	80030ce <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80030ae:	4a0a      	ldr	r2, [pc, #40]	; (80030d8 <SysTick_Config+0x40>)
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	3b01      	subs	r3, #1
 80030b4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80030b6:	210f      	movs	r1, #15
 80030b8:	f04f 30ff 	mov.w	r0, #4294967295
 80030bc:	f7ff ff8e 	bl	8002fdc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80030c0:	4b05      	ldr	r3, [pc, #20]	; (80030d8 <SysTick_Config+0x40>)
 80030c2:	2200      	movs	r2, #0
 80030c4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80030c6:	4b04      	ldr	r3, [pc, #16]	; (80030d8 <SysTick_Config+0x40>)
 80030c8:	2207      	movs	r2, #7
 80030ca:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80030cc:	2300      	movs	r3, #0
}
 80030ce:	4618      	mov	r0, r3
 80030d0:	3708      	adds	r7, #8
 80030d2:	46bd      	mov	sp, r7
 80030d4:	bd80      	pop	{r7, pc}
 80030d6:	bf00      	nop
 80030d8:	e000e010 	.word	0xe000e010

080030dc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80030dc:	b580      	push	{r7, lr}
 80030de:	b082      	sub	sp, #8
 80030e0:	af00      	add	r7, sp, #0
 80030e2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80030e4:	6878      	ldr	r0, [r7, #4]
 80030e6:	f7ff ff29 	bl	8002f3c <__NVIC_SetPriorityGrouping>
}
 80030ea:	bf00      	nop
 80030ec:	3708      	adds	r7, #8
 80030ee:	46bd      	mov	sp, r7
 80030f0:	bd80      	pop	{r7, pc}

080030f2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80030f2:	b580      	push	{r7, lr}
 80030f4:	b086      	sub	sp, #24
 80030f6:	af00      	add	r7, sp, #0
 80030f8:	4603      	mov	r3, r0
 80030fa:	60b9      	str	r1, [r7, #8]
 80030fc:	607a      	str	r2, [r7, #4]
 80030fe:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003100:	2300      	movs	r3, #0
 8003102:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003104:	f7ff ff3e 	bl	8002f84 <__NVIC_GetPriorityGrouping>
 8003108:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800310a:	687a      	ldr	r2, [r7, #4]
 800310c:	68b9      	ldr	r1, [r7, #8]
 800310e:	6978      	ldr	r0, [r7, #20]
 8003110:	f7ff ff8e 	bl	8003030 <NVIC_EncodePriority>
 8003114:	4602      	mov	r2, r0
 8003116:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800311a:	4611      	mov	r1, r2
 800311c:	4618      	mov	r0, r3
 800311e:	f7ff ff5d 	bl	8002fdc <__NVIC_SetPriority>
}
 8003122:	bf00      	nop
 8003124:	3718      	adds	r7, #24
 8003126:	46bd      	mov	sp, r7
 8003128:	bd80      	pop	{r7, pc}

0800312a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800312a:	b580      	push	{r7, lr}
 800312c:	b082      	sub	sp, #8
 800312e:	af00      	add	r7, sp, #0
 8003130:	4603      	mov	r3, r0
 8003132:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003134:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003138:	4618      	mov	r0, r3
 800313a:	f7ff ff31 	bl	8002fa0 <__NVIC_EnableIRQ>
}
 800313e:	bf00      	nop
 8003140:	3708      	adds	r7, #8
 8003142:	46bd      	mov	sp, r7
 8003144:	bd80      	pop	{r7, pc}

08003146 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003146:	b580      	push	{r7, lr}
 8003148:	b082      	sub	sp, #8
 800314a:	af00      	add	r7, sp, #0
 800314c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800314e:	6878      	ldr	r0, [r7, #4]
 8003150:	f7ff ffa2 	bl	8003098 <SysTick_Config>
 8003154:	4603      	mov	r3, r0
}
 8003156:	4618      	mov	r0, r3
 8003158:	3708      	adds	r7, #8
 800315a:	46bd      	mov	sp, r7
 800315c:	bd80      	pop	{r7, pc}
	...

08003160 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003160:	b480      	push	{r7}
 8003162:	b087      	sub	sp, #28
 8003164:	af00      	add	r7, sp, #0
 8003166:	6078      	str	r0, [r7, #4]
 8003168:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800316a:	2300      	movs	r3, #0
 800316c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800316e:	e14e      	b.n	800340e <HAL_GPIO_Init+0x2ae>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8003170:	683b      	ldr	r3, [r7, #0]
 8003172:	681a      	ldr	r2, [r3, #0]
 8003174:	2101      	movs	r1, #1
 8003176:	697b      	ldr	r3, [r7, #20]
 8003178:	fa01 f303 	lsl.w	r3, r1, r3
 800317c:	4013      	ands	r3, r2
 800317e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8003180:	68fb      	ldr	r3, [r7, #12]
 8003182:	2b00      	cmp	r3, #0
 8003184:	f000 8140 	beq.w	8003408 <HAL_GPIO_Init+0x2a8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003188:	683b      	ldr	r3, [r7, #0]
 800318a:	685b      	ldr	r3, [r3, #4]
 800318c:	f003 0303 	and.w	r3, r3, #3
 8003190:	2b01      	cmp	r3, #1
 8003192:	d005      	beq.n	80031a0 <HAL_GPIO_Init+0x40>
 8003194:	683b      	ldr	r3, [r7, #0]
 8003196:	685b      	ldr	r3, [r3, #4]
 8003198:	f003 0303 	and.w	r3, r3, #3
 800319c:	2b02      	cmp	r3, #2
 800319e:	d130      	bne.n	8003202 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	689b      	ldr	r3, [r3, #8]
 80031a4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 80031a6:	697b      	ldr	r3, [r7, #20]
 80031a8:	005b      	lsls	r3, r3, #1
 80031aa:	2203      	movs	r2, #3
 80031ac:	fa02 f303 	lsl.w	r3, r2, r3
 80031b0:	43db      	mvns	r3, r3
 80031b2:	693a      	ldr	r2, [r7, #16]
 80031b4:	4013      	ands	r3, r2
 80031b6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80031b8:	683b      	ldr	r3, [r7, #0]
 80031ba:	68da      	ldr	r2, [r3, #12]
 80031bc:	697b      	ldr	r3, [r7, #20]
 80031be:	005b      	lsls	r3, r3, #1
 80031c0:	fa02 f303 	lsl.w	r3, r2, r3
 80031c4:	693a      	ldr	r2, [r7, #16]
 80031c6:	4313      	orrs	r3, r2
 80031c8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	693a      	ldr	r2, [r7, #16]
 80031ce:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	685b      	ldr	r3, [r3, #4]
 80031d4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80031d6:	2201      	movs	r2, #1
 80031d8:	697b      	ldr	r3, [r7, #20]
 80031da:	fa02 f303 	lsl.w	r3, r2, r3
 80031de:	43db      	mvns	r3, r3
 80031e0:	693a      	ldr	r2, [r7, #16]
 80031e2:	4013      	ands	r3, r2
 80031e4:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80031e6:	683b      	ldr	r3, [r7, #0]
 80031e8:	685b      	ldr	r3, [r3, #4]
 80031ea:	091b      	lsrs	r3, r3, #4
 80031ec:	f003 0201 	and.w	r2, r3, #1
 80031f0:	697b      	ldr	r3, [r7, #20]
 80031f2:	fa02 f303 	lsl.w	r3, r2, r3
 80031f6:	693a      	ldr	r2, [r7, #16]
 80031f8:	4313      	orrs	r3, r2
 80031fa:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	693a      	ldr	r2, [r7, #16]
 8003200:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003202:	683b      	ldr	r3, [r7, #0]
 8003204:	685b      	ldr	r3, [r3, #4]
 8003206:	f003 0303 	and.w	r3, r3, #3
 800320a:	2b03      	cmp	r3, #3
 800320c:	d017      	beq.n	800323e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	68db      	ldr	r3, [r3, #12]
 8003212:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8003214:	697b      	ldr	r3, [r7, #20]
 8003216:	005b      	lsls	r3, r3, #1
 8003218:	2203      	movs	r2, #3
 800321a:	fa02 f303 	lsl.w	r3, r2, r3
 800321e:	43db      	mvns	r3, r3
 8003220:	693a      	ldr	r2, [r7, #16]
 8003222:	4013      	ands	r3, r2
 8003224:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8003226:	683b      	ldr	r3, [r7, #0]
 8003228:	689a      	ldr	r2, [r3, #8]
 800322a:	697b      	ldr	r3, [r7, #20]
 800322c:	005b      	lsls	r3, r3, #1
 800322e:	fa02 f303 	lsl.w	r3, r2, r3
 8003232:	693a      	ldr	r2, [r7, #16]
 8003234:	4313      	orrs	r3, r2
 8003236:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	693a      	ldr	r2, [r7, #16]
 800323c:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800323e:	683b      	ldr	r3, [r7, #0]
 8003240:	685b      	ldr	r3, [r3, #4]
 8003242:	f003 0303 	and.w	r3, r3, #3
 8003246:	2b02      	cmp	r3, #2
 8003248:	d123      	bne.n	8003292 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800324a:	697b      	ldr	r3, [r7, #20]
 800324c:	08da      	lsrs	r2, r3, #3
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	3208      	adds	r2, #8
 8003252:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003256:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8003258:	697b      	ldr	r3, [r7, #20]
 800325a:	f003 0307 	and.w	r3, r3, #7
 800325e:	009b      	lsls	r3, r3, #2
 8003260:	220f      	movs	r2, #15
 8003262:	fa02 f303 	lsl.w	r3, r2, r3
 8003266:	43db      	mvns	r3, r3
 8003268:	693a      	ldr	r2, [r7, #16]
 800326a:	4013      	ands	r3, r2
 800326c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800326e:	683b      	ldr	r3, [r7, #0]
 8003270:	691a      	ldr	r2, [r3, #16]
 8003272:	697b      	ldr	r3, [r7, #20]
 8003274:	f003 0307 	and.w	r3, r3, #7
 8003278:	009b      	lsls	r3, r3, #2
 800327a:	fa02 f303 	lsl.w	r3, r2, r3
 800327e:	693a      	ldr	r2, [r7, #16]
 8003280:	4313      	orrs	r3, r2
 8003282:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8003284:	697b      	ldr	r3, [r7, #20]
 8003286:	08da      	lsrs	r2, r3, #3
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	3208      	adds	r2, #8
 800328c:	6939      	ldr	r1, [r7, #16]
 800328e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	681b      	ldr	r3, [r3, #0]
 8003296:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8003298:	697b      	ldr	r3, [r7, #20]
 800329a:	005b      	lsls	r3, r3, #1
 800329c:	2203      	movs	r2, #3
 800329e:	fa02 f303 	lsl.w	r3, r2, r3
 80032a2:	43db      	mvns	r3, r3
 80032a4:	693a      	ldr	r2, [r7, #16]
 80032a6:	4013      	ands	r3, r2
 80032a8:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80032aa:	683b      	ldr	r3, [r7, #0]
 80032ac:	685b      	ldr	r3, [r3, #4]
 80032ae:	f003 0203 	and.w	r2, r3, #3
 80032b2:	697b      	ldr	r3, [r7, #20]
 80032b4:	005b      	lsls	r3, r3, #1
 80032b6:	fa02 f303 	lsl.w	r3, r2, r3
 80032ba:	693a      	ldr	r2, [r7, #16]
 80032bc:	4313      	orrs	r3, r2
 80032be:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	693a      	ldr	r2, [r7, #16]
 80032c4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80032c6:	683b      	ldr	r3, [r7, #0]
 80032c8:	685b      	ldr	r3, [r3, #4]
 80032ca:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80032ce:	2b00      	cmp	r3, #0
 80032d0:	f000 809a 	beq.w	8003408 <HAL_GPIO_Init+0x2a8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80032d4:	4b55      	ldr	r3, [pc, #340]	; (800342c <HAL_GPIO_Init+0x2cc>)
 80032d6:	699b      	ldr	r3, [r3, #24]
 80032d8:	4a54      	ldr	r2, [pc, #336]	; (800342c <HAL_GPIO_Init+0x2cc>)
 80032da:	f043 0301 	orr.w	r3, r3, #1
 80032de:	6193      	str	r3, [r2, #24]
 80032e0:	4b52      	ldr	r3, [pc, #328]	; (800342c <HAL_GPIO_Init+0x2cc>)
 80032e2:	699b      	ldr	r3, [r3, #24]
 80032e4:	f003 0301 	and.w	r3, r3, #1
 80032e8:	60bb      	str	r3, [r7, #8]
 80032ea:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80032ec:	4a50      	ldr	r2, [pc, #320]	; (8003430 <HAL_GPIO_Init+0x2d0>)
 80032ee:	697b      	ldr	r3, [r7, #20]
 80032f0:	089b      	lsrs	r3, r3, #2
 80032f2:	3302      	adds	r3, #2
 80032f4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80032f8:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80032fa:	697b      	ldr	r3, [r7, #20]
 80032fc:	f003 0303 	and.w	r3, r3, #3
 8003300:	009b      	lsls	r3, r3, #2
 8003302:	220f      	movs	r2, #15
 8003304:	fa02 f303 	lsl.w	r3, r2, r3
 8003308:	43db      	mvns	r3, r3
 800330a:	693a      	ldr	r2, [r7, #16]
 800330c:	4013      	ands	r3, r2
 800330e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8003316:	d013      	beq.n	8003340 <HAL_GPIO_Init+0x1e0>
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	4a46      	ldr	r2, [pc, #280]	; (8003434 <HAL_GPIO_Init+0x2d4>)
 800331c:	4293      	cmp	r3, r2
 800331e:	d00d      	beq.n	800333c <HAL_GPIO_Init+0x1dc>
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	4a45      	ldr	r2, [pc, #276]	; (8003438 <HAL_GPIO_Init+0x2d8>)
 8003324:	4293      	cmp	r3, r2
 8003326:	d007      	beq.n	8003338 <HAL_GPIO_Init+0x1d8>
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	4a44      	ldr	r2, [pc, #272]	; (800343c <HAL_GPIO_Init+0x2dc>)
 800332c:	4293      	cmp	r3, r2
 800332e:	d101      	bne.n	8003334 <HAL_GPIO_Init+0x1d4>
 8003330:	2303      	movs	r3, #3
 8003332:	e006      	b.n	8003342 <HAL_GPIO_Init+0x1e2>
 8003334:	2305      	movs	r3, #5
 8003336:	e004      	b.n	8003342 <HAL_GPIO_Init+0x1e2>
 8003338:	2302      	movs	r3, #2
 800333a:	e002      	b.n	8003342 <HAL_GPIO_Init+0x1e2>
 800333c:	2301      	movs	r3, #1
 800333e:	e000      	b.n	8003342 <HAL_GPIO_Init+0x1e2>
 8003340:	2300      	movs	r3, #0
 8003342:	697a      	ldr	r2, [r7, #20]
 8003344:	f002 0203 	and.w	r2, r2, #3
 8003348:	0092      	lsls	r2, r2, #2
 800334a:	4093      	lsls	r3, r2
 800334c:	693a      	ldr	r2, [r7, #16]
 800334e:	4313      	orrs	r3, r2
 8003350:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8003352:	4937      	ldr	r1, [pc, #220]	; (8003430 <HAL_GPIO_Init+0x2d0>)
 8003354:	697b      	ldr	r3, [r7, #20]
 8003356:	089b      	lsrs	r3, r3, #2
 8003358:	3302      	adds	r3, #2
 800335a:	693a      	ldr	r2, [r7, #16]
 800335c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003360:	4b37      	ldr	r3, [pc, #220]	; (8003440 <HAL_GPIO_Init+0x2e0>)
 8003362:	681b      	ldr	r3, [r3, #0]
 8003364:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003366:	68fb      	ldr	r3, [r7, #12]
 8003368:	43db      	mvns	r3, r3
 800336a:	693a      	ldr	r2, [r7, #16]
 800336c:	4013      	ands	r3, r2
 800336e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8003370:	683b      	ldr	r3, [r7, #0]
 8003372:	685b      	ldr	r3, [r3, #4]
 8003374:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003378:	2b00      	cmp	r3, #0
 800337a:	d003      	beq.n	8003384 <HAL_GPIO_Init+0x224>
        {
          temp |= iocurrent;
 800337c:	693a      	ldr	r2, [r7, #16]
 800337e:	68fb      	ldr	r3, [r7, #12]
 8003380:	4313      	orrs	r3, r2
 8003382:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8003384:	4a2e      	ldr	r2, [pc, #184]	; (8003440 <HAL_GPIO_Init+0x2e0>)
 8003386:	693b      	ldr	r3, [r7, #16]
 8003388:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 800338a:	4b2d      	ldr	r3, [pc, #180]	; (8003440 <HAL_GPIO_Init+0x2e0>)
 800338c:	685b      	ldr	r3, [r3, #4]
 800338e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003390:	68fb      	ldr	r3, [r7, #12]
 8003392:	43db      	mvns	r3, r3
 8003394:	693a      	ldr	r2, [r7, #16]
 8003396:	4013      	ands	r3, r2
 8003398:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800339a:	683b      	ldr	r3, [r7, #0]
 800339c:	685b      	ldr	r3, [r3, #4]
 800339e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80033a2:	2b00      	cmp	r3, #0
 80033a4:	d003      	beq.n	80033ae <HAL_GPIO_Init+0x24e>
        {
          temp |= iocurrent;
 80033a6:	693a      	ldr	r2, [r7, #16]
 80033a8:	68fb      	ldr	r3, [r7, #12]
 80033aa:	4313      	orrs	r3, r2
 80033ac:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 80033ae:	4a24      	ldr	r2, [pc, #144]	; (8003440 <HAL_GPIO_Init+0x2e0>)
 80033b0:	693b      	ldr	r3, [r7, #16]
 80033b2:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80033b4:	4b22      	ldr	r3, [pc, #136]	; (8003440 <HAL_GPIO_Init+0x2e0>)
 80033b6:	689b      	ldr	r3, [r3, #8]
 80033b8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80033ba:	68fb      	ldr	r3, [r7, #12]
 80033bc:	43db      	mvns	r3, r3
 80033be:	693a      	ldr	r2, [r7, #16]
 80033c0:	4013      	ands	r3, r2
 80033c2:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80033c4:	683b      	ldr	r3, [r7, #0]
 80033c6:	685b      	ldr	r3, [r3, #4]
 80033c8:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80033cc:	2b00      	cmp	r3, #0
 80033ce:	d003      	beq.n	80033d8 <HAL_GPIO_Init+0x278>
        {
          temp |= iocurrent;
 80033d0:	693a      	ldr	r2, [r7, #16]
 80033d2:	68fb      	ldr	r3, [r7, #12]
 80033d4:	4313      	orrs	r3, r2
 80033d6:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 80033d8:	4a19      	ldr	r2, [pc, #100]	; (8003440 <HAL_GPIO_Init+0x2e0>)
 80033da:	693b      	ldr	r3, [r7, #16]
 80033dc:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80033de:	4b18      	ldr	r3, [pc, #96]	; (8003440 <HAL_GPIO_Init+0x2e0>)
 80033e0:	68db      	ldr	r3, [r3, #12]
 80033e2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80033e4:	68fb      	ldr	r3, [r7, #12]
 80033e6:	43db      	mvns	r3, r3
 80033e8:	693a      	ldr	r2, [r7, #16]
 80033ea:	4013      	ands	r3, r2
 80033ec:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80033ee:	683b      	ldr	r3, [r7, #0]
 80033f0:	685b      	ldr	r3, [r3, #4]
 80033f2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80033f6:	2b00      	cmp	r3, #0
 80033f8:	d003      	beq.n	8003402 <HAL_GPIO_Init+0x2a2>
        {
          temp |= iocurrent;
 80033fa:	693a      	ldr	r2, [r7, #16]
 80033fc:	68fb      	ldr	r3, [r7, #12]
 80033fe:	4313      	orrs	r3, r2
 8003400:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8003402:	4a0f      	ldr	r2, [pc, #60]	; (8003440 <HAL_GPIO_Init+0x2e0>)
 8003404:	693b      	ldr	r3, [r7, #16]
 8003406:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8003408:	697b      	ldr	r3, [r7, #20]
 800340a:	3301      	adds	r3, #1
 800340c:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800340e:	683b      	ldr	r3, [r7, #0]
 8003410:	681a      	ldr	r2, [r3, #0]
 8003412:	697b      	ldr	r3, [r7, #20]
 8003414:	fa22 f303 	lsr.w	r3, r2, r3
 8003418:	2b00      	cmp	r3, #0
 800341a:	f47f aea9 	bne.w	8003170 <HAL_GPIO_Init+0x10>
  }
}
 800341e:	bf00      	nop
 8003420:	bf00      	nop
 8003422:	371c      	adds	r7, #28
 8003424:	46bd      	mov	sp, r7
 8003426:	f85d 7b04 	ldr.w	r7, [sp], #4
 800342a:	4770      	bx	lr
 800342c:	40021000 	.word	0x40021000
 8003430:	40010000 	.word	0x40010000
 8003434:	48000400 	.word	0x48000400
 8003438:	48000800 	.word	0x48000800
 800343c:	48000c00 	.word	0x48000c00
 8003440:	40010400 	.word	0x40010400

08003444 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003444:	b480      	push	{r7}
 8003446:	b085      	sub	sp, #20
 8003448:	af00      	add	r7, sp, #0
 800344a:	6078      	str	r0, [r7, #4]
 800344c:	460b      	mov	r3, r1
 800344e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	691a      	ldr	r2, [r3, #16]
 8003454:	887b      	ldrh	r3, [r7, #2]
 8003456:	4013      	ands	r3, r2
 8003458:	2b00      	cmp	r3, #0
 800345a:	d002      	beq.n	8003462 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800345c:	2301      	movs	r3, #1
 800345e:	73fb      	strb	r3, [r7, #15]
 8003460:	e001      	b.n	8003466 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003462:	2300      	movs	r3, #0
 8003464:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8003466:	7bfb      	ldrb	r3, [r7, #15]
}
 8003468:	4618      	mov	r0, r3
 800346a:	3714      	adds	r7, #20
 800346c:	46bd      	mov	sp, r7
 800346e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003472:	4770      	bx	lr

08003474 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003474:	b480      	push	{r7}
 8003476:	b083      	sub	sp, #12
 8003478:	af00      	add	r7, sp, #0
 800347a:	6078      	str	r0, [r7, #4]
 800347c:	460b      	mov	r3, r1
 800347e:	807b      	strh	r3, [r7, #2]
 8003480:	4613      	mov	r3, r2
 8003482:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003484:	787b      	ldrb	r3, [r7, #1]
 8003486:	2b00      	cmp	r3, #0
 8003488:	d003      	beq.n	8003492 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800348a:	887a      	ldrh	r2, [r7, #2]
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8003490:	e002      	b.n	8003498 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8003492:	887a      	ldrh	r2, [r7, #2]
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	629a      	str	r2, [r3, #40]	; 0x28
}
 8003498:	bf00      	nop
 800349a:	370c      	adds	r7, #12
 800349c:	46bd      	mov	sp, r7
 800349e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034a2:	4770      	bx	lr

080034a4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80034a4:	b580      	push	{r7, lr}
 80034a6:	f5ad 7d00 	sub.w	sp, sp, #512	; 0x200
 80034aa:	af00      	add	r7, sp, #0
 80034ac:	1d3b      	adds	r3, r7, #4
 80034ae:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80034b0:	1d3b      	adds	r3, r7, #4
 80034b2:	681b      	ldr	r3, [r3, #0]
 80034b4:	2b00      	cmp	r3, #0
 80034b6:	d102      	bne.n	80034be <HAL_RCC_OscConfig+0x1a>
  {
    return HAL_ERROR;
 80034b8:	2301      	movs	r3, #1
 80034ba:	f000 bef4 	b.w	80042a6 <HAL_RCC_OscConfig+0xe02>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80034be:	1d3b      	adds	r3, r7, #4
 80034c0:	681b      	ldr	r3, [r3, #0]
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	f003 0301 	and.w	r3, r3, #1
 80034c8:	2b00      	cmp	r3, #0
 80034ca:	f000 816a 	beq.w	80037a2 <HAL_RCC_OscConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 80034ce:	4bb3      	ldr	r3, [pc, #716]	; (800379c <HAL_RCC_OscConfig+0x2f8>)
 80034d0:	685b      	ldr	r3, [r3, #4]
 80034d2:	f003 030c 	and.w	r3, r3, #12
 80034d6:	2b04      	cmp	r3, #4
 80034d8:	d00c      	beq.n	80034f4 <HAL_RCC_OscConfig+0x50>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80034da:	4bb0      	ldr	r3, [pc, #704]	; (800379c <HAL_RCC_OscConfig+0x2f8>)
 80034dc:	685b      	ldr	r3, [r3, #4]
 80034de:	f003 030c 	and.w	r3, r3, #12
 80034e2:	2b08      	cmp	r3, #8
 80034e4:	d159      	bne.n	800359a <HAL_RCC_OscConfig+0xf6>
 80034e6:	4bad      	ldr	r3, [pc, #692]	; (800379c <HAL_RCC_OscConfig+0x2f8>)
 80034e8:	685b      	ldr	r3, [r3, #4]
 80034ea:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80034ee:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80034f2:	d152      	bne.n	800359a <HAL_RCC_OscConfig+0xf6>
 80034f4:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80034f8:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80034fc:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
 8003500:	fa93 f3a3 	rbit	r3, r3
 8003504:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8003508:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800350c:	fab3 f383 	clz	r3, r3
 8003510:	b2db      	uxtb	r3, r3
 8003512:	095b      	lsrs	r3, r3, #5
 8003514:	b2db      	uxtb	r3, r3
 8003516:	f043 0301 	orr.w	r3, r3, #1
 800351a:	b2db      	uxtb	r3, r3
 800351c:	2b01      	cmp	r3, #1
 800351e:	d102      	bne.n	8003526 <HAL_RCC_OscConfig+0x82>
 8003520:	4b9e      	ldr	r3, [pc, #632]	; (800379c <HAL_RCC_OscConfig+0x2f8>)
 8003522:	681b      	ldr	r3, [r3, #0]
 8003524:	e015      	b.n	8003552 <HAL_RCC_OscConfig+0xae>
 8003526:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800352a:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800352e:	f8d7 31e8 	ldr.w	r3, [r7, #488]	; 0x1e8
 8003532:	fa93 f3a3 	rbit	r3, r3
 8003536:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
 800353a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800353e:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 8003542:	f8d7 31e0 	ldr.w	r3, [r7, #480]	; 0x1e0
 8003546:	fa93 f3a3 	rbit	r3, r3
 800354a:	f8c7 31dc 	str.w	r3, [r7, #476]	; 0x1dc
 800354e:	4b93      	ldr	r3, [pc, #588]	; (800379c <HAL_RCC_OscConfig+0x2f8>)
 8003550:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003552:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8003556:	f8c7 21d8 	str.w	r2, [r7, #472]	; 0x1d8
 800355a:	f8d7 21d8 	ldr.w	r2, [r7, #472]	; 0x1d8
 800355e:	fa92 f2a2 	rbit	r2, r2
 8003562:	f8c7 21d4 	str.w	r2, [r7, #468]	; 0x1d4
  return result;
 8003566:	f8d7 21d4 	ldr.w	r2, [r7, #468]	; 0x1d4
 800356a:	fab2 f282 	clz	r2, r2
 800356e:	b2d2      	uxtb	r2, r2
 8003570:	f042 0220 	orr.w	r2, r2, #32
 8003574:	b2d2      	uxtb	r2, r2
 8003576:	f002 021f 	and.w	r2, r2, #31
 800357a:	2101      	movs	r1, #1
 800357c:	fa01 f202 	lsl.w	r2, r1, r2
 8003580:	4013      	ands	r3, r2
 8003582:	2b00      	cmp	r3, #0
 8003584:	f000 810c 	beq.w	80037a0 <HAL_RCC_OscConfig+0x2fc>
 8003588:	1d3b      	adds	r3, r7, #4
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	685b      	ldr	r3, [r3, #4]
 800358e:	2b00      	cmp	r3, #0
 8003590:	f040 8106 	bne.w	80037a0 <HAL_RCC_OscConfig+0x2fc>
      {
        return HAL_ERROR;
 8003594:	2301      	movs	r3, #1
 8003596:	f000 be86 	b.w	80042a6 <HAL_RCC_OscConfig+0xe02>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800359a:	1d3b      	adds	r3, r7, #4
 800359c:	681b      	ldr	r3, [r3, #0]
 800359e:	685b      	ldr	r3, [r3, #4]
 80035a0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80035a4:	d106      	bne.n	80035b4 <HAL_RCC_OscConfig+0x110>
 80035a6:	4b7d      	ldr	r3, [pc, #500]	; (800379c <HAL_RCC_OscConfig+0x2f8>)
 80035a8:	681b      	ldr	r3, [r3, #0]
 80035aa:	4a7c      	ldr	r2, [pc, #496]	; (800379c <HAL_RCC_OscConfig+0x2f8>)
 80035ac:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80035b0:	6013      	str	r3, [r2, #0]
 80035b2:	e030      	b.n	8003616 <HAL_RCC_OscConfig+0x172>
 80035b4:	1d3b      	adds	r3, r7, #4
 80035b6:	681b      	ldr	r3, [r3, #0]
 80035b8:	685b      	ldr	r3, [r3, #4]
 80035ba:	2b00      	cmp	r3, #0
 80035bc:	d10c      	bne.n	80035d8 <HAL_RCC_OscConfig+0x134>
 80035be:	4b77      	ldr	r3, [pc, #476]	; (800379c <HAL_RCC_OscConfig+0x2f8>)
 80035c0:	681b      	ldr	r3, [r3, #0]
 80035c2:	4a76      	ldr	r2, [pc, #472]	; (800379c <HAL_RCC_OscConfig+0x2f8>)
 80035c4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80035c8:	6013      	str	r3, [r2, #0]
 80035ca:	4b74      	ldr	r3, [pc, #464]	; (800379c <HAL_RCC_OscConfig+0x2f8>)
 80035cc:	681b      	ldr	r3, [r3, #0]
 80035ce:	4a73      	ldr	r2, [pc, #460]	; (800379c <HAL_RCC_OscConfig+0x2f8>)
 80035d0:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80035d4:	6013      	str	r3, [r2, #0]
 80035d6:	e01e      	b.n	8003616 <HAL_RCC_OscConfig+0x172>
 80035d8:	1d3b      	adds	r3, r7, #4
 80035da:	681b      	ldr	r3, [r3, #0]
 80035dc:	685b      	ldr	r3, [r3, #4]
 80035de:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80035e2:	d10c      	bne.n	80035fe <HAL_RCC_OscConfig+0x15a>
 80035e4:	4b6d      	ldr	r3, [pc, #436]	; (800379c <HAL_RCC_OscConfig+0x2f8>)
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	4a6c      	ldr	r2, [pc, #432]	; (800379c <HAL_RCC_OscConfig+0x2f8>)
 80035ea:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80035ee:	6013      	str	r3, [r2, #0]
 80035f0:	4b6a      	ldr	r3, [pc, #424]	; (800379c <HAL_RCC_OscConfig+0x2f8>)
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	4a69      	ldr	r2, [pc, #420]	; (800379c <HAL_RCC_OscConfig+0x2f8>)
 80035f6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80035fa:	6013      	str	r3, [r2, #0]
 80035fc:	e00b      	b.n	8003616 <HAL_RCC_OscConfig+0x172>
 80035fe:	4b67      	ldr	r3, [pc, #412]	; (800379c <HAL_RCC_OscConfig+0x2f8>)
 8003600:	681b      	ldr	r3, [r3, #0]
 8003602:	4a66      	ldr	r2, [pc, #408]	; (800379c <HAL_RCC_OscConfig+0x2f8>)
 8003604:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003608:	6013      	str	r3, [r2, #0]
 800360a:	4b64      	ldr	r3, [pc, #400]	; (800379c <HAL_RCC_OscConfig+0x2f8>)
 800360c:	681b      	ldr	r3, [r3, #0]
 800360e:	4a63      	ldr	r2, [pc, #396]	; (800379c <HAL_RCC_OscConfig+0x2f8>)
 8003610:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003614:	6013      	str	r3, [r2, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8003616:	4b61      	ldr	r3, [pc, #388]	; (800379c <HAL_RCC_OscConfig+0x2f8>)
 8003618:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800361a:	f023 020f 	bic.w	r2, r3, #15
 800361e:	1d3b      	adds	r3, r7, #4
 8003620:	681b      	ldr	r3, [r3, #0]
 8003622:	689b      	ldr	r3, [r3, #8]
 8003624:	495d      	ldr	r1, [pc, #372]	; (800379c <HAL_RCC_OscConfig+0x2f8>)
 8003626:	4313      	orrs	r3, r2
 8003628:	62cb      	str	r3, [r1, #44]	; 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800362a:	1d3b      	adds	r3, r7, #4
 800362c:	681b      	ldr	r3, [r3, #0]
 800362e:	685b      	ldr	r3, [r3, #4]
 8003630:	2b00      	cmp	r3, #0
 8003632:	d059      	beq.n	80036e8 <HAL_RCC_OscConfig+0x244>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003634:	f7fe faa6 	bl	8001b84 <HAL_GetTick>
 8003638:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800363c:	e00a      	b.n	8003654 <HAL_RCC_OscConfig+0x1b0>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800363e:	f7fe faa1 	bl	8001b84 <HAL_GetTick>
 8003642:	4602      	mov	r2, r0
 8003644:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8003648:	1ad3      	subs	r3, r2, r3
 800364a:	2b64      	cmp	r3, #100	; 0x64
 800364c:	d902      	bls.n	8003654 <HAL_RCC_OscConfig+0x1b0>
          {
            return HAL_TIMEOUT;
 800364e:	2303      	movs	r3, #3
 8003650:	f000 be29 	b.w	80042a6 <HAL_RCC_OscConfig+0xe02>
 8003654:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003658:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800365c:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
 8003660:	fa93 f3a3 	rbit	r3, r3
 8003664:	f8c7 31cc 	str.w	r3, [r7, #460]	; 0x1cc
  return result;
 8003668:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800366c:	fab3 f383 	clz	r3, r3
 8003670:	b2db      	uxtb	r3, r3
 8003672:	095b      	lsrs	r3, r3, #5
 8003674:	b2db      	uxtb	r3, r3
 8003676:	f043 0301 	orr.w	r3, r3, #1
 800367a:	b2db      	uxtb	r3, r3
 800367c:	2b01      	cmp	r3, #1
 800367e:	d102      	bne.n	8003686 <HAL_RCC_OscConfig+0x1e2>
 8003680:	4b46      	ldr	r3, [pc, #280]	; (800379c <HAL_RCC_OscConfig+0x2f8>)
 8003682:	681b      	ldr	r3, [r3, #0]
 8003684:	e015      	b.n	80036b2 <HAL_RCC_OscConfig+0x20e>
 8003686:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800368a:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800368e:	f8d7 31c8 	ldr.w	r3, [r7, #456]	; 0x1c8
 8003692:	fa93 f3a3 	rbit	r3, r3
 8003696:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
 800369a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800369e:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
 80036a2:	f8d7 31c0 	ldr.w	r3, [r7, #448]	; 0x1c0
 80036a6:	fa93 f3a3 	rbit	r3, r3
 80036aa:	f8c7 31bc 	str.w	r3, [r7, #444]	; 0x1bc
 80036ae:	4b3b      	ldr	r3, [pc, #236]	; (800379c <HAL_RCC_OscConfig+0x2f8>)
 80036b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036b2:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80036b6:	f8c7 21b8 	str.w	r2, [r7, #440]	; 0x1b8
 80036ba:	f8d7 21b8 	ldr.w	r2, [r7, #440]	; 0x1b8
 80036be:	fa92 f2a2 	rbit	r2, r2
 80036c2:	f8c7 21b4 	str.w	r2, [r7, #436]	; 0x1b4
  return result;
 80036c6:	f8d7 21b4 	ldr.w	r2, [r7, #436]	; 0x1b4
 80036ca:	fab2 f282 	clz	r2, r2
 80036ce:	b2d2      	uxtb	r2, r2
 80036d0:	f042 0220 	orr.w	r2, r2, #32
 80036d4:	b2d2      	uxtb	r2, r2
 80036d6:	f002 021f 	and.w	r2, r2, #31
 80036da:	2101      	movs	r1, #1
 80036dc:	fa01 f202 	lsl.w	r2, r1, r2
 80036e0:	4013      	ands	r3, r2
 80036e2:	2b00      	cmp	r3, #0
 80036e4:	d0ab      	beq.n	800363e <HAL_RCC_OscConfig+0x19a>
 80036e6:	e05c      	b.n	80037a2 <HAL_RCC_OscConfig+0x2fe>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80036e8:	f7fe fa4c 	bl	8001b84 <HAL_GetTick>
 80036ec:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80036f0:	e00a      	b.n	8003708 <HAL_RCC_OscConfig+0x264>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80036f2:	f7fe fa47 	bl	8001b84 <HAL_GetTick>
 80036f6:	4602      	mov	r2, r0
 80036f8:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80036fc:	1ad3      	subs	r3, r2, r3
 80036fe:	2b64      	cmp	r3, #100	; 0x64
 8003700:	d902      	bls.n	8003708 <HAL_RCC_OscConfig+0x264>
          {
            return HAL_TIMEOUT;
 8003702:	2303      	movs	r3, #3
 8003704:	f000 bdcf 	b.w	80042a6 <HAL_RCC_OscConfig+0xe02>
 8003708:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800370c:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003710:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
 8003714:	fa93 f3a3 	rbit	r3, r3
 8003718:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
  return result;
 800371c:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003720:	fab3 f383 	clz	r3, r3
 8003724:	b2db      	uxtb	r3, r3
 8003726:	095b      	lsrs	r3, r3, #5
 8003728:	b2db      	uxtb	r3, r3
 800372a:	f043 0301 	orr.w	r3, r3, #1
 800372e:	b2db      	uxtb	r3, r3
 8003730:	2b01      	cmp	r3, #1
 8003732:	d102      	bne.n	800373a <HAL_RCC_OscConfig+0x296>
 8003734:	4b19      	ldr	r3, [pc, #100]	; (800379c <HAL_RCC_OscConfig+0x2f8>)
 8003736:	681b      	ldr	r3, [r3, #0]
 8003738:	e015      	b.n	8003766 <HAL_RCC_OscConfig+0x2c2>
 800373a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800373e:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003742:	f8d7 31a8 	ldr.w	r3, [r7, #424]	; 0x1a8
 8003746:	fa93 f3a3 	rbit	r3, r3
 800374a:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
 800374e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003752:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
 8003756:	f8d7 31a0 	ldr.w	r3, [r7, #416]	; 0x1a0
 800375a:	fa93 f3a3 	rbit	r3, r3
 800375e:	f8c7 319c 	str.w	r3, [r7, #412]	; 0x19c
 8003762:	4b0e      	ldr	r3, [pc, #56]	; (800379c <HAL_RCC_OscConfig+0x2f8>)
 8003764:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003766:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800376a:	f8c7 2198 	str.w	r2, [r7, #408]	; 0x198
 800376e:	f8d7 2198 	ldr.w	r2, [r7, #408]	; 0x198
 8003772:	fa92 f2a2 	rbit	r2, r2
 8003776:	f8c7 2194 	str.w	r2, [r7, #404]	; 0x194
  return result;
 800377a:	f8d7 2194 	ldr.w	r2, [r7, #404]	; 0x194
 800377e:	fab2 f282 	clz	r2, r2
 8003782:	b2d2      	uxtb	r2, r2
 8003784:	f042 0220 	orr.w	r2, r2, #32
 8003788:	b2d2      	uxtb	r2, r2
 800378a:	f002 021f 	and.w	r2, r2, #31
 800378e:	2101      	movs	r1, #1
 8003790:	fa01 f202 	lsl.w	r2, r1, r2
 8003794:	4013      	ands	r3, r2
 8003796:	2b00      	cmp	r3, #0
 8003798:	d1ab      	bne.n	80036f2 <HAL_RCC_OscConfig+0x24e>
 800379a:	e002      	b.n	80037a2 <HAL_RCC_OscConfig+0x2fe>
 800379c:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80037a0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80037a2:	1d3b      	adds	r3, r7, #4
 80037a4:	681b      	ldr	r3, [r3, #0]
 80037a6:	681b      	ldr	r3, [r3, #0]
 80037a8:	f003 0302 	and.w	r3, r3, #2
 80037ac:	2b00      	cmp	r3, #0
 80037ae:	f000 816f 	beq.w	8003a90 <HAL_RCC_OscConfig+0x5ec>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 80037b2:	4bd0      	ldr	r3, [pc, #832]	; (8003af4 <HAL_RCC_OscConfig+0x650>)
 80037b4:	685b      	ldr	r3, [r3, #4]
 80037b6:	f003 030c 	and.w	r3, r3, #12
 80037ba:	2b00      	cmp	r3, #0
 80037bc:	d00b      	beq.n	80037d6 <HAL_RCC_OscConfig+0x332>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 80037be:	4bcd      	ldr	r3, [pc, #820]	; (8003af4 <HAL_RCC_OscConfig+0x650>)
 80037c0:	685b      	ldr	r3, [r3, #4]
 80037c2:	f003 030c 	and.w	r3, r3, #12
 80037c6:	2b08      	cmp	r3, #8
 80037c8:	d16c      	bne.n	80038a4 <HAL_RCC_OscConfig+0x400>
 80037ca:	4bca      	ldr	r3, [pc, #808]	; (8003af4 <HAL_RCC_OscConfig+0x650>)
 80037cc:	685b      	ldr	r3, [r3, #4]
 80037ce:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80037d2:	2b00      	cmp	r3, #0
 80037d4:	d166      	bne.n	80038a4 <HAL_RCC_OscConfig+0x400>
 80037d6:	2302      	movs	r3, #2
 80037d8:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80037dc:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
 80037e0:	fa93 f3a3 	rbit	r3, r3
 80037e4:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
  return result;
 80037e8:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80037ec:	fab3 f383 	clz	r3, r3
 80037f0:	b2db      	uxtb	r3, r3
 80037f2:	095b      	lsrs	r3, r3, #5
 80037f4:	b2db      	uxtb	r3, r3
 80037f6:	f043 0301 	orr.w	r3, r3, #1
 80037fa:	b2db      	uxtb	r3, r3
 80037fc:	2b01      	cmp	r3, #1
 80037fe:	d102      	bne.n	8003806 <HAL_RCC_OscConfig+0x362>
 8003800:	4bbc      	ldr	r3, [pc, #752]	; (8003af4 <HAL_RCC_OscConfig+0x650>)
 8003802:	681b      	ldr	r3, [r3, #0]
 8003804:	e013      	b.n	800382e <HAL_RCC_OscConfig+0x38a>
 8003806:	2302      	movs	r3, #2
 8003808:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800380c:	f8d7 3188 	ldr.w	r3, [r7, #392]	; 0x188
 8003810:	fa93 f3a3 	rbit	r3, r3
 8003814:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
 8003818:	2302      	movs	r3, #2
 800381a:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 800381e:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 8003822:	fa93 f3a3 	rbit	r3, r3
 8003826:	f8c7 317c 	str.w	r3, [r7, #380]	; 0x17c
 800382a:	4bb2      	ldr	r3, [pc, #712]	; (8003af4 <HAL_RCC_OscConfig+0x650>)
 800382c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800382e:	2202      	movs	r2, #2
 8003830:	f8c7 2178 	str.w	r2, [r7, #376]	; 0x178
 8003834:	f8d7 2178 	ldr.w	r2, [r7, #376]	; 0x178
 8003838:	fa92 f2a2 	rbit	r2, r2
 800383c:	f8c7 2174 	str.w	r2, [r7, #372]	; 0x174
  return result;
 8003840:	f8d7 2174 	ldr.w	r2, [r7, #372]	; 0x174
 8003844:	fab2 f282 	clz	r2, r2
 8003848:	b2d2      	uxtb	r2, r2
 800384a:	f042 0220 	orr.w	r2, r2, #32
 800384e:	b2d2      	uxtb	r2, r2
 8003850:	f002 021f 	and.w	r2, r2, #31
 8003854:	2101      	movs	r1, #1
 8003856:	fa01 f202 	lsl.w	r2, r1, r2
 800385a:	4013      	ands	r3, r2
 800385c:	2b00      	cmp	r3, #0
 800385e:	d007      	beq.n	8003870 <HAL_RCC_OscConfig+0x3cc>
 8003860:	1d3b      	adds	r3, r7, #4
 8003862:	681b      	ldr	r3, [r3, #0]
 8003864:	691b      	ldr	r3, [r3, #16]
 8003866:	2b01      	cmp	r3, #1
 8003868:	d002      	beq.n	8003870 <HAL_RCC_OscConfig+0x3cc>
      {
        return HAL_ERROR;
 800386a:	2301      	movs	r3, #1
 800386c:	f000 bd1b 	b.w	80042a6 <HAL_RCC_OscConfig+0xe02>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003870:	4ba0      	ldr	r3, [pc, #640]	; (8003af4 <HAL_RCC_OscConfig+0x650>)
 8003872:	681b      	ldr	r3, [r3, #0]
 8003874:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003878:	1d3b      	adds	r3, r7, #4
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	695b      	ldr	r3, [r3, #20]
 800387e:	21f8      	movs	r1, #248	; 0xf8
 8003880:	f8c7 1170 	str.w	r1, [r7, #368]	; 0x170
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003884:	f8d7 1170 	ldr.w	r1, [r7, #368]	; 0x170
 8003888:	fa91 f1a1 	rbit	r1, r1
 800388c:	f8c7 116c 	str.w	r1, [r7, #364]	; 0x16c
  return result;
 8003890:	f8d7 116c 	ldr.w	r1, [r7, #364]	; 0x16c
 8003894:	fab1 f181 	clz	r1, r1
 8003898:	b2c9      	uxtb	r1, r1
 800389a:	408b      	lsls	r3, r1
 800389c:	4995      	ldr	r1, [pc, #596]	; (8003af4 <HAL_RCC_OscConfig+0x650>)
 800389e:	4313      	orrs	r3, r2
 80038a0:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80038a2:	e0f5      	b.n	8003a90 <HAL_RCC_OscConfig+0x5ec>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80038a4:	1d3b      	adds	r3, r7, #4
 80038a6:	681b      	ldr	r3, [r3, #0]
 80038a8:	691b      	ldr	r3, [r3, #16]
 80038aa:	2b00      	cmp	r3, #0
 80038ac:	f000 8085 	beq.w	80039ba <HAL_RCC_OscConfig+0x516>
 80038b0:	2301      	movs	r3, #1
 80038b2:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80038b6:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
 80038ba:	fa93 f3a3 	rbit	r3, r3
 80038be:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
  return result;
 80038c2:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80038c6:	fab3 f383 	clz	r3, r3
 80038ca:	b2db      	uxtb	r3, r3
 80038cc:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80038d0:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80038d4:	009b      	lsls	r3, r3, #2
 80038d6:	461a      	mov	r2, r3
 80038d8:	2301      	movs	r3, #1
 80038da:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80038dc:	f7fe f952 	bl	8001b84 <HAL_GetTick>
 80038e0:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80038e4:	e00a      	b.n	80038fc <HAL_RCC_OscConfig+0x458>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80038e6:	f7fe f94d 	bl	8001b84 <HAL_GetTick>
 80038ea:	4602      	mov	r2, r0
 80038ec:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80038f0:	1ad3      	subs	r3, r2, r3
 80038f2:	2b02      	cmp	r3, #2
 80038f4:	d902      	bls.n	80038fc <HAL_RCC_OscConfig+0x458>
          {
            return HAL_TIMEOUT;
 80038f6:	2303      	movs	r3, #3
 80038f8:	f000 bcd5 	b.w	80042a6 <HAL_RCC_OscConfig+0xe02>
 80038fc:	2302      	movs	r3, #2
 80038fe:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003902:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
 8003906:	fa93 f3a3 	rbit	r3, r3
 800390a:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
  return result;
 800390e:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003912:	fab3 f383 	clz	r3, r3
 8003916:	b2db      	uxtb	r3, r3
 8003918:	095b      	lsrs	r3, r3, #5
 800391a:	b2db      	uxtb	r3, r3
 800391c:	f043 0301 	orr.w	r3, r3, #1
 8003920:	b2db      	uxtb	r3, r3
 8003922:	2b01      	cmp	r3, #1
 8003924:	d102      	bne.n	800392c <HAL_RCC_OscConfig+0x488>
 8003926:	4b73      	ldr	r3, [pc, #460]	; (8003af4 <HAL_RCC_OscConfig+0x650>)
 8003928:	681b      	ldr	r3, [r3, #0]
 800392a:	e013      	b.n	8003954 <HAL_RCC_OscConfig+0x4b0>
 800392c:	2302      	movs	r3, #2
 800392e:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003932:	f8d7 3158 	ldr.w	r3, [r7, #344]	; 0x158
 8003936:	fa93 f3a3 	rbit	r3, r3
 800393a:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 800393e:	2302      	movs	r3, #2
 8003940:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 8003944:	f8d7 3150 	ldr.w	r3, [r7, #336]	; 0x150
 8003948:	fa93 f3a3 	rbit	r3, r3
 800394c:	f8c7 314c 	str.w	r3, [r7, #332]	; 0x14c
 8003950:	4b68      	ldr	r3, [pc, #416]	; (8003af4 <HAL_RCC_OscConfig+0x650>)
 8003952:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003954:	2202      	movs	r2, #2
 8003956:	f8c7 2148 	str.w	r2, [r7, #328]	; 0x148
 800395a:	f8d7 2148 	ldr.w	r2, [r7, #328]	; 0x148
 800395e:	fa92 f2a2 	rbit	r2, r2
 8003962:	f8c7 2144 	str.w	r2, [r7, #324]	; 0x144
  return result;
 8003966:	f8d7 2144 	ldr.w	r2, [r7, #324]	; 0x144
 800396a:	fab2 f282 	clz	r2, r2
 800396e:	b2d2      	uxtb	r2, r2
 8003970:	f042 0220 	orr.w	r2, r2, #32
 8003974:	b2d2      	uxtb	r2, r2
 8003976:	f002 021f 	and.w	r2, r2, #31
 800397a:	2101      	movs	r1, #1
 800397c:	fa01 f202 	lsl.w	r2, r1, r2
 8003980:	4013      	ands	r3, r2
 8003982:	2b00      	cmp	r3, #0
 8003984:	d0af      	beq.n	80038e6 <HAL_RCC_OscConfig+0x442>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003986:	4b5b      	ldr	r3, [pc, #364]	; (8003af4 <HAL_RCC_OscConfig+0x650>)
 8003988:	681b      	ldr	r3, [r3, #0]
 800398a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800398e:	1d3b      	adds	r3, r7, #4
 8003990:	681b      	ldr	r3, [r3, #0]
 8003992:	695b      	ldr	r3, [r3, #20]
 8003994:	21f8      	movs	r1, #248	; 0xf8
 8003996:	f8c7 1140 	str.w	r1, [r7, #320]	; 0x140
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800399a:	f8d7 1140 	ldr.w	r1, [r7, #320]	; 0x140
 800399e:	fa91 f1a1 	rbit	r1, r1
 80039a2:	f8c7 113c 	str.w	r1, [r7, #316]	; 0x13c
  return result;
 80039a6:	f8d7 113c 	ldr.w	r1, [r7, #316]	; 0x13c
 80039aa:	fab1 f181 	clz	r1, r1
 80039ae:	b2c9      	uxtb	r1, r1
 80039b0:	408b      	lsls	r3, r1
 80039b2:	4950      	ldr	r1, [pc, #320]	; (8003af4 <HAL_RCC_OscConfig+0x650>)
 80039b4:	4313      	orrs	r3, r2
 80039b6:	600b      	str	r3, [r1, #0]
 80039b8:	e06a      	b.n	8003a90 <HAL_RCC_OscConfig+0x5ec>
 80039ba:	2301      	movs	r3, #1
 80039bc:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80039c0:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 80039c4:	fa93 f3a3 	rbit	r3, r3
 80039c8:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
  return result;
 80039cc:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80039d0:	fab3 f383 	clz	r3, r3
 80039d4:	b2db      	uxtb	r3, r3
 80039d6:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80039da:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80039de:	009b      	lsls	r3, r3, #2
 80039e0:	461a      	mov	r2, r3
 80039e2:	2300      	movs	r3, #0
 80039e4:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80039e6:	f7fe f8cd 	bl	8001b84 <HAL_GetTick>
 80039ea:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80039ee:	e00a      	b.n	8003a06 <HAL_RCC_OscConfig+0x562>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80039f0:	f7fe f8c8 	bl	8001b84 <HAL_GetTick>
 80039f4:	4602      	mov	r2, r0
 80039f6:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80039fa:	1ad3      	subs	r3, r2, r3
 80039fc:	2b02      	cmp	r3, #2
 80039fe:	d902      	bls.n	8003a06 <HAL_RCC_OscConfig+0x562>
          {
            return HAL_TIMEOUT;
 8003a00:	2303      	movs	r3, #3
 8003a02:	f000 bc50 	b.w	80042a6 <HAL_RCC_OscConfig+0xe02>
 8003a06:	2302      	movs	r3, #2
 8003a08:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003a0c:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 8003a10:	fa93 f3a3 	rbit	r3, r3
 8003a14:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  return result;
 8003a18:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003a1c:	fab3 f383 	clz	r3, r3
 8003a20:	b2db      	uxtb	r3, r3
 8003a22:	095b      	lsrs	r3, r3, #5
 8003a24:	b2db      	uxtb	r3, r3
 8003a26:	f043 0301 	orr.w	r3, r3, #1
 8003a2a:	b2db      	uxtb	r3, r3
 8003a2c:	2b01      	cmp	r3, #1
 8003a2e:	d102      	bne.n	8003a36 <HAL_RCC_OscConfig+0x592>
 8003a30:	4b30      	ldr	r3, [pc, #192]	; (8003af4 <HAL_RCC_OscConfig+0x650>)
 8003a32:	681b      	ldr	r3, [r3, #0]
 8003a34:	e013      	b.n	8003a5e <HAL_RCC_OscConfig+0x5ba>
 8003a36:	2302      	movs	r3, #2
 8003a38:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003a3c:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8003a40:	fa93 f3a3 	rbit	r3, r3
 8003a44:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 8003a48:	2302      	movs	r3, #2
 8003a4a:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 8003a4e:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 8003a52:	fa93 f3a3 	rbit	r3, r3
 8003a56:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
 8003a5a:	4b26      	ldr	r3, [pc, #152]	; (8003af4 <HAL_RCC_OscConfig+0x650>)
 8003a5c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a5e:	2202      	movs	r2, #2
 8003a60:	f8c7 2118 	str.w	r2, [r7, #280]	; 0x118
 8003a64:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 8003a68:	fa92 f2a2 	rbit	r2, r2
 8003a6c:	f8c7 2114 	str.w	r2, [r7, #276]	; 0x114
  return result;
 8003a70:	f8d7 2114 	ldr.w	r2, [r7, #276]	; 0x114
 8003a74:	fab2 f282 	clz	r2, r2
 8003a78:	b2d2      	uxtb	r2, r2
 8003a7a:	f042 0220 	orr.w	r2, r2, #32
 8003a7e:	b2d2      	uxtb	r2, r2
 8003a80:	f002 021f 	and.w	r2, r2, #31
 8003a84:	2101      	movs	r1, #1
 8003a86:	fa01 f202 	lsl.w	r2, r1, r2
 8003a8a:	4013      	ands	r3, r2
 8003a8c:	2b00      	cmp	r3, #0
 8003a8e:	d1af      	bne.n	80039f0 <HAL_RCC_OscConfig+0x54c>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003a90:	1d3b      	adds	r3, r7, #4
 8003a92:	681b      	ldr	r3, [r3, #0]
 8003a94:	681b      	ldr	r3, [r3, #0]
 8003a96:	f003 0308 	and.w	r3, r3, #8
 8003a9a:	2b00      	cmp	r3, #0
 8003a9c:	f000 80da 	beq.w	8003c54 <HAL_RCC_OscConfig+0x7b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003aa0:	1d3b      	adds	r3, r7, #4
 8003aa2:	681b      	ldr	r3, [r3, #0]
 8003aa4:	699b      	ldr	r3, [r3, #24]
 8003aa6:	2b00      	cmp	r3, #0
 8003aa8:	d069      	beq.n	8003b7e <HAL_RCC_OscConfig+0x6da>
 8003aaa:	2301      	movs	r3, #1
 8003aac:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003ab0:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8003ab4:	fa93 f3a3 	rbit	r3, r3
 8003ab8:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
  return result;
 8003abc:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003ac0:	fab3 f383 	clz	r3, r3
 8003ac4:	b2db      	uxtb	r3, r3
 8003ac6:	461a      	mov	r2, r3
 8003ac8:	4b0b      	ldr	r3, [pc, #44]	; (8003af8 <HAL_RCC_OscConfig+0x654>)
 8003aca:	4413      	add	r3, r2
 8003acc:	009b      	lsls	r3, r3, #2
 8003ace:	461a      	mov	r2, r3
 8003ad0:	2301      	movs	r3, #1
 8003ad2:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003ad4:	f7fe f856 	bl	8001b84 <HAL_GetTick>
 8003ad8:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003adc:	e00e      	b.n	8003afc <HAL_RCC_OscConfig+0x658>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003ade:	f7fe f851 	bl	8001b84 <HAL_GetTick>
 8003ae2:	4602      	mov	r2, r0
 8003ae4:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8003ae8:	1ad3      	subs	r3, r2, r3
 8003aea:	2b02      	cmp	r3, #2
 8003aec:	d906      	bls.n	8003afc <HAL_RCC_OscConfig+0x658>
        {
          return HAL_TIMEOUT;
 8003aee:	2303      	movs	r3, #3
 8003af0:	e3d9      	b.n	80042a6 <HAL_RCC_OscConfig+0xe02>
 8003af2:	bf00      	nop
 8003af4:	40021000 	.word	0x40021000
 8003af8:	10908120 	.word	0x10908120
 8003afc:	2302      	movs	r3, #2
 8003afe:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003b02:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8003b06:	fa93 f3a3 	rbit	r3, r3
 8003b0a:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 8003b0e:	f507 7380 	add.w	r3, r7, #256	; 0x100
 8003b12:	2202      	movs	r2, #2
 8003b14:	601a      	str	r2, [r3, #0]
 8003b16:	f507 7380 	add.w	r3, r7, #256	; 0x100
 8003b1a:	681b      	ldr	r3, [r3, #0]
 8003b1c:	fa93 f2a3 	rbit	r2, r3
 8003b20:	f107 03fc 	add.w	r3, r7, #252	; 0xfc
 8003b24:	601a      	str	r2, [r3, #0]
 8003b26:	f107 03f8 	add.w	r3, r7, #248	; 0xf8
 8003b2a:	2202      	movs	r2, #2
 8003b2c:	601a      	str	r2, [r3, #0]
 8003b2e:	f107 03f8 	add.w	r3, r7, #248	; 0xf8
 8003b32:	681b      	ldr	r3, [r3, #0]
 8003b34:	fa93 f2a3 	rbit	r2, r3
 8003b38:	f107 03f4 	add.w	r3, r7, #244	; 0xf4
 8003b3c:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003b3e:	4ba5      	ldr	r3, [pc, #660]	; (8003dd4 <HAL_RCC_OscConfig+0x930>)
 8003b40:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003b42:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 8003b46:	2102      	movs	r1, #2
 8003b48:	6019      	str	r1, [r3, #0]
 8003b4a:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 8003b4e:	681b      	ldr	r3, [r3, #0]
 8003b50:	fa93 f1a3 	rbit	r1, r3
 8003b54:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8003b58:	6019      	str	r1, [r3, #0]
  return result;
 8003b5a:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8003b5e:	681b      	ldr	r3, [r3, #0]
 8003b60:	fab3 f383 	clz	r3, r3
 8003b64:	b2db      	uxtb	r3, r3
 8003b66:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8003b6a:	b2db      	uxtb	r3, r3
 8003b6c:	f003 031f 	and.w	r3, r3, #31
 8003b70:	2101      	movs	r1, #1
 8003b72:	fa01 f303 	lsl.w	r3, r1, r3
 8003b76:	4013      	ands	r3, r2
 8003b78:	2b00      	cmp	r3, #0
 8003b7a:	d0b0      	beq.n	8003ade <HAL_RCC_OscConfig+0x63a>
 8003b7c:	e06a      	b.n	8003c54 <HAL_RCC_OscConfig+0x7b0>
 8003b7e:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 8003b82:	2201      	movs	r2, #1
 8003b84:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003b86:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 8003b8a:	681b      	ldr	r3, [r3, #0]
 8003b8c:	fa93 f2a3 	rbit	r2, r3
 8003b90:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 8003b94:	601a      	str	r2, [r3, #0]
  return result;
 8003b96:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 8003b9a:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003b9c:	fab3 f383 	clz	r3, r3
 8003ba0:	b2db      	uxtb	r3, r3
 8003ba2:	461a      	mov	r2, r3
 8003ba4:	4b8c      	ldr	r3, [pc, #560]	; (8003dd8 <HAL_RCC_OscConfig+0x934>)
 8003ba6:	4413      	add	r3, r2
 8003ba8:	009b      	lsls	r3, r3, #2
 8003baa:	461a      	mov	r2, r3
 8003bac:	2300      	movs	r3, #0
 8003bae:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003bb0:	f7fd ffe8 	bl	8001b84 <HAL_GetTick>
 8003bb4:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003bb8:	e009      	b.n	8003bce <HAL_RCC_OscConfig+0x72a>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003bba:	f7fd ffe3 	bl	8001b84 <HAL_GetTick>
 8003bbe:	4602      	mov	r2, r0
 8003bc0:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8003bc4:	1ad3      	subs	r3, r2, r3
 8003bc6:	2b02      	cmp	r3, #2
 8003bc8:	d901      	bls.n	8003bce <HAL_RCC_OscConfig+0x72a>
        {
          return HAL_TIMEOUT;
 8003bca:	2303      	movs	r3, #3
 8003bcc:	e36b      	b.n	80042a6 <HAL_RCC_OscConfig+0xe02>
 8003bce:	f107 03e0 	add.w	r3, r7, #224	; 0xe0
 8003bd2:	2202      	movs	r2, #2
 8003bd4:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003bd6:	f107 03e0 	add.w	r3, r7, #224	; 0xe0
 8003bda:	681b      	ldr	r3, [r3, #0]
 8003bdc:	fa93 f2a3 	rbit	r2, r3
 8003be0:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 8003be4:	601a      	str	r2, [r3, #0]
 8003be6:	f107 03d8 	add.w	r3, r7, #216	; 0xd8
 8003bea:	2202      	movs	r2, #2
 8003bec:	601a      	str	r2, [r3, #0]
 8003bee:	f107 03d8 	add.w	r3, r7, #216	; 0xd8
 8003bf2:	681b      	ldr	r3, [r3, #0]
 8003bf4:	fa93 f2a3 	rbit	r2, r3
 8003bf8:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8003bfc:	601a      	str	r2, [r3, #0]
 8003bfe:	f107 03d0 	add.w	r3, r7, #208	; 0xd0
 8003c02:	2202      	movs	r2, #2
 8003c04:	601a      	str	r2, [r3, #0]
 8003c06:	f107 03d0 	add.w	r3, r7, #208	; 0xd0
 8003c0a:	681b      	ldr	r3, [r3, #0]
 8003c0c:	fa93 f2a3 	rbit	r2, r3
 8003c10:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8003c14:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003c16:	4b6f      	ldr	r3, [pc, #444]	; (8003dd4 <HAL_RCC_OscConfig+0x930>)
 8003c18:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003c1a:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 8003c1e:	2102      	movs	r1, #2
 8003c20:	6019      	str	r1, [r3, #0]
 8003c22:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 8003c26:	681b      	ldr	r3, [r3, #0]
 8003c28:	fa93 f1a3 	rbit	r1, r3
 8003c2c:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 8003c30:	6019      	str	r1, [r3, #0]
  return result;
 8003c32:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 8003c36:	681b      	ldr	r3, [r3, #0]
 8003c38:	fab3 f383 	clz	r3, r3
 8003c3c:	b2db      	uxtb	r3, r3
 8003c3e:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8003c42:	b2db      	uxtb	r3, r3
 8003c44:	f003 031f 	and.w	r3, r3, #31
 8003c48:	2101      	movs	r1, #1
 8003c4a:	fa01 f303 	lsl.w	r3, r1, r3
 8003c4e:	4013      	ands	r3, r2
 8003c50:	2b00      	cmp	r3, #0
 8003c52:	d1b2      	bne.n	8003bba <HAL_RCC_OscConfig+0x716>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003c54:	1d3b      	adds	r3, r7, #4
 8003c56:	681b      	ldr	r3, [r3, #0]
 8003c58:	681b      	ldr	r3, [r3, #0]
 8003c5a:	f003 0304 	and.w	r3, r3, #4
 8003c5e:	2b00      	cmp	r3, #0
 8003c60:	f000 8158 	beq.w	8003f14 <HAL_RCC_OscConfig+0xa70>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003c64:	2300      	movs	r3, #0
 8003c66:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003c6a:	4b5a      	ldr	r3, [pc, #360]	; (8003dd4 <HAL_RCC_OscConfig+0x930>)
 8003c6c:	69db      	ldr	r3, [r3, #28]
 8003c6e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003c72:	2b00      	cmp	r3, #0
 8003c74:	d112      	bne.n	8003c9c <HAL_RCC_OscConfig+0x7f8>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003c76:	4b57      	ldr	r3, [pc, #348]	; (8003dd4 <HAL_RCC_OscConfig+0x930>)
 8003c78:	69db      	ldr	r3, [r3, #28]
 8003c7a:	4a56      	ldr	r2, [pc, #344]	; (8003dd4 <HAL_RCC_OscConfig+0x930>)
 8003c7c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003c80:	61d3      	str	r3, [r2, #28]
 8003c82:	4b54      	ldr	r3, [pc, #336]	; (8003dd4 <HAL_RCC_OscConfig+0x930>)
 8003c84:	69db      	ldr	r3, [r3, #28]
 8003c86:	f003 5280 	and.w	r2, r3, #268435456	; 0x10000000
 8003c8a:	f107 0308 	add.w	r3, r7, #8
 8003c8e:	601a      	str	r2, [r3, #0]
 8003c90:	f107 0308 	add.w	r3, r7, #8
 8003c94:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 8003c96:	2301      	movs	r3, #1
 8003c98:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003c9c:	4b4f      	ldr	r3, [pc, #316]	; (8003ddc <HAL_RCC_OscConfig+0x938>)
 8003c9e:	681b      	ldr	r3, [r3, #0]
 8003ca0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003ca4:	2b00      	cmp	r3, #0
 8003ca6:	d11a      	bne.n	8003cde <HAL_RCC_OscConfig+0x83a>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003ca8:	4b4c      	ldr	r3, [pc, #304]	; (8003ddc <HAL_RCC_OscConfig+0x938>)
 8003caa:	681b      	ldr	r3, [r3, #0]
 8003cac:	4a4b      	ldr	r2, [pc, #300]	; (8003ddc <HAL_RCC_OscConfig+0x938>)
 8003cae:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003cb2:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003cb4:	f7fd ff66 	bl	8001b84 <HAL_GetTick>
 8003cb8:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003cbc:	e009      	b.n	8003cd2 <HAL_RCC_OscConfig+0x82e>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003cbe:	f7fd ff61 	bl	8001b84 <HAL_GetTick>
 8003cc2:	4602      	mov	r2, r0
 8003cc4:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8003cc8:	1ad3      	subs	r3, r2, r3
 8003cca:	2b64      	cmp	r3, #100	; 0x64
 8003ccc:	d901      	bls.n	8003cd2 <HAL_RCC_OscConfig+0x82e>
        {
          return HAL_TIMEOUT;
 8003cce:	2303      	movs	r3, #3
 8003cd0:	e2e9      	b.n	80042a6 <HAL_RCC_OscConfig+0xe02>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003cd2:	4b42      	ldr	r3, [pc, #264]	; (8003ddc <HAL_RCC_OscConfig+0x938>)
 8003cd4:	681b      	ldr	r3, [r3, #0]
 8003cd6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003cda:	2b00      	cmp	r3, #0
 8003cdc:	d0ef      	beq.n	8003cbe <HAL_RCC_OscConfig+0x81a>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003cde:	1d3b      	adds	r3, r7, #4
 8003ce0:	681b      	ldr	r3, [r3, #0]
 8003ce2:	68db      	ldr	r3, [r3, #12]
 8003ce4:	2b01      	cmp	r3, #1
 8003ce6:	d106      	bne.n	8003cf6 <HAL_RCC_OscConfig+0x852>
 8003ce8:	4b3a      	ldr	r3, [pc, #232]	; (8003dd4 <HAL_RCC_OscConfig+0x930>)
 8003cea:	6a1b      	ldr	r3, [r3, #32]
 8003cec:	4a39      	ldr	r2, [pc, #228]	; (8003dd4 <HAL_RCC_OscConfig+0x930>)
 8003cee:	f043 0301 	orr.w	r3, r3, #1
 8003cf2:	6213      	str	r3, [r2, #32]
 8003cf4:	e02f      	b.n	8003d56 <HAL_RCC_OscConfig+0x8b2>
 8003cf6:	1d3b      	adds	r3, r7, #4
 8003cf8:	681b      	ldr	r3, [r3, #0]
 8003cfa:	68db      	ldr	r3, [r3, #12]
 8003cfc:	2b00      	cmp	r3, #0
 8003cfe:	d10c      	bne.n	8003d1a <HAL_RCC_OscConfig+0x876>
 8003d00:	4b34      	ldr	r3, [pc, #208]	; (8003dd4 <HAL_RCC_OscConfig+0x930>)
 8003d02:	6a1b      	ldr	r3, [r3, #32]
 8003d04:	4a33      	ldr	r2, [pc, #204]	; (8003dd4 <HAL_RCC_OscConfig+0x930>)
 8003d06:	f023 0301 	bic.w	r3, r3, #1
 8003d0a:	6213      	str	r3, [r2, #32]
 8003d0c:	4b31      	ldr	r3, [pc, #196]	; (8003dd4 <HAL_RCC_OscConfig+0x930>)
 8003d0e:	6a1b      	ldr	r3, [r3, #32]
 8003d10:	4a30      	ldr	r2, [pc, #192]	; (8003dd4 <HAL_RCC_OscConfig+0x930>)
 8003d12:	f023 0304 	bic.w	r3, r3, #4
 8003d16:	6213      	str	r3, [r2, #32]
 8003d18:	e01d      	b.n	8003d56 <HAL_RCC_OscConfig+0x8b2>
 8003d1a:	1d3b      	adds	r3, r7, #4
 8003d1c:	681b      	ldr	r3, [r3, #0]
 8003d1e:	68db      	ldr	r3, [r3, #12]
 8003d20:	2b05      	cmp	r3, #5
 8003d22:	d10c      	bne.n	8003d3e <HAL_RCC_OscConfig+0x89a>
 8003d24:	4b2b      	ldr	r3, [pc, #172]	; (8003dd4 <HAL_RCC_OscConfig+0x930>)
 8003d26:	6a1b      	ldr	r3, [r3, #32]
 8003d28:	4a2a      	ldr	r2, [pc, #168]	; (8003dd4 <HAL_RCC_OscConfig+0x930>)
 8003d2a:	f043 0304 	orr.w	r3, r3, #4
 8003d2e:	6213      	str	r3, [r2, #32]
 8003d30:	4b28      	ldr	r3, [pc, #160]	; (8003dd4 <HAL_RCC_OscConfig+0x930>)
 8003d32:	6a1b      	ldr	r3, [r3, #32]
 8003d34:	4a27      	ldr	r2, [pc, #156]	; (8003dd4 <HAL_RCC_OscConfig+0x930>)
 8003d36:	f043 0301 	orr.w	r3, r3, #1
 8003d3a:	6213      	str	r3, [r2, #32]
 8003d3c:	e00b      	b.n	8003d56 <HAL_RCC_OscConfig+0x8b2>
 8003d3e:	4b25      	ldr	r3, [pc, #148]	; (8003dd4 <HAL_RCC_OscConfig+0x930>)
 8003d40:	6a1b      	ldr	r3, [r3, #32]
 8003d42:	4a24      	ldr	r2, [pc, #144]	; (8003dd4 <HAL_RCC_OscConfig+0x930>)
 8003d44:	f023 0301 	bic.w	r3, r3, #1
 8003d48:	6213      	str	r3, [r2, #32]
 8003d4a:	4b22      	ldr	r3, [pc, #136]	; (8003dd4 <HAL_RCC_OscConfig+0x930>)
 8003d4c:	6a1b      	ldr	r3, [r3, #32]
 8003d4e:	4a21      	ldr	r2, [pc, #132]	; (8003dd4 <HAL_RCC_OscConfig+0x930>)
 8003d50:	f023 0304 	bic.w	r3, r3, #4
 8003d54:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003d56:	1d3b      	adds	r3, r7, #4
 8003d58:	681b      	ldr	r3, [r3, #0]
 8003d5a:	68db      	ldr	r3, [r3, #12]
 8003d5c:	2b00      	cmp	r3, #0
 8003d5e:	d06b      	beq.n	8003e38 <HAL_RCC_OscConfig+0x994>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003d60:	f7fd ff10 	bl	8001b84 <HAL_GetTick>
 8003d64:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003d68:	e00b      	b.n	8003d82 <HAL_RCC_OscConfig+0x8de>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003d6a:	f7fd ff0b 	bl	8001b84 <HAL_GetTick>
 8003d6e:	4602      	mov	r2, r0
 8003d70:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8003d74:	1ad3      	subs	r3, r2, r3
 8003d76:	f241 3288 	movw	r2, #5000	; 0x1388
 8003d7a:	4293      	cmp	r3, r2
 8003d7c:	d901      	bls.n	8003d82 <HAL_RCC_OscConfig+0x8de>
        {
          return HAL_TIMEOUT;
 8003d7e:	2303      	movs	r3, #3
 8003d80:	e291      	b.n	80042a6 <HAL_RCC_OscConfig+0xe02>
 8003d82:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 8003d86:	2202      	movs	r2, #2
 8003d88:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003d8a:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 8003d8e:	681b      	ldr	r3, [r3, #0]
 8003d90:	fa93 f2a3 	rbit	r2, r3
 8003d94:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 8003d98:	601a      	str	r2, [r3, #0]
 8003d9a:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 8003d9e:	2202      	movs	r2, #2
 8003da0:	601a      	str	r2, [r3, #0]
 8003da2:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 8003da6:	681b      	ldr	r3, [r3, #0]
 8003da8:	fa93 f2a3 	rbit	r2, r3
 8003dac:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 8003db0:	601a      	str	r2, [r3, #0]
  return result;
 8003db2:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 8003db6:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003db8:	fab3 f383 	clz	r3, r3
 8003dbc:	b2db      	uxtb	r3, r3
 8003dbe:	095b      	lsrs	r3, r3, #5
 8003dc0:	b2db      	uxtb	r3, r3
 8003dc2:	f043 0302 	orr.w	r3, r3, #2
 8003dc6:	b2db      	uxtb	r3, r3
 8003dc8:	2b02      	cmp	r3, #2
 8003dca:	d109      	bne.n	8003de0 <HAL_RCC_OscConfig+0x93c>
 8003dcc:	4b01      	ldr	r3, [pc, #4]	; (8003dd4 <HAL_RCC_OscConfig+0x930>)
 8003dce:	6a1b      	ldr	r3, [r3, #32]
 8003dd0:	e014      	b.n	8003dfc <HAL_RCC_OscConfig+0x958>
 8003dd2:	bf00      	nop
 8003dd4:	40021000 	.word	0x40021000
 8003dd8:	10908120 	.word	0x10908120
 8003ddc:	40007000 	.word	0x40007000
 8003de0:	f107 03b0 	add.w	r3, r7, #176	; 0xb0
 8003de4:	2202      	movs	r2, #2
 8003de6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003de8:	f107 03b0 	add.w	r3, r7, #176	; 0xb0
 8003dec:	681b      	ldr	r3, [r3, #0]
 8003dee:	fa93 f2a3 	rbit	r2, r3
 8003df2:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8003df6:	601a      	str	r2, [r3, #0]
 8003df8:	4bbb      	ldr	r3, [pc, #748]	; (80040e8 <HAL_RCC_OscConfig+0xc44>)
 8003dfa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003dfc:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 8003e00:	2102      	movs	r1, #2
 8003e02:	6011      	str	r1, [r2, #0]
 8003e04:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 8003e08:	6812      	ldr	r2, [r2, #0]
 8003e0a:	fa92 f1a2 	rbit	r1, r2
 8003e0e:	f107 02a4 	add.w	r2, r7, #164	; 0xa4
 8003e12:	6011      	str	r1, [r2, #0]
  return result;
 8003e14:	f107 02a4 	add.w	r2, r7, #164	; 0xa4
 8003e18:	6812      	ldr	r2, [r2, #0]
 8003e1a:	fab2 f282 	clz	r2, r2
 8003e1e:	b2d2      	uxtb	r2, r2
 8003e20:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003e24:	b2d2      	uxtb	r2, r2
 8003e26:	f002 021f 	and.w	r2, r2, #31
 8003e2a:	2101      	movs	r1, #1
 8003e2c:	fa01 f202 	lsl.w	r2, r1, r2
 8003e30:	4013      	ands	r3, r2
 8003e32:	2b00      	cmp	r3, #0
 8003e34:	d099      	beq.n	8003d6a <HAL_RCC_OscConfig+0x8c6>
 8003e36:	e063      	b.n	8003f00 <HAL_RCC_OscConfig+0xa5c>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003e38:	f7fd fea4 	bl	8001b84 <HAL_GetTick>
 8003e3c:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003e40:	e00b      	b.n	8003e5a <HAL_RCC_OscConfig+0x9b6>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003e42:	f7fd fe9f 	bl	8001b84 <HAL_GetTick>
 8003e46:	4602      	mov	r2, r0
 8003e48:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8003e4c:	1ad3      	subs	r3, r2, r3
 8003e4e:	f241 3288 	movw	r2, #5000	; 0x1388
 8003e52:	4293      	cmp	r3, r2
 8003e54:	d901      	bls.n	8003e5a <HAL_RCC_OscConfig+0x9b6>
        {
          return HAL_TIMEOUT;
 8003e56:	2303      	movs	r3, #3
 8003e58:	e225      	b.n	80042a6 <HAL_RCC_OscConfig+0xe02>
 8003e5a:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 8003e5e:	2202      	movs	r2, #2
 8003e60:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003e62:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 8003e66:	681b      	ldr	r3, [r3, #0]
 8003e68:	fa93 f2a3 	rbit	r2, r3
 8003e6c:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8003e70:	601a      	str	r2, [r3, #0]
 8003e72:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8003e76:	2202      	movs	r2, #2
 8003e78:	601a      	str	r2, [r3, #0]
 8003e7a:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8003e7e:	681b      	ldr	r3, [r3, #0]
 8003e80:	fa93 f2a3 	rbit	r2, r3
 8003e84:	f107 0394 	add.w	r3, r7, #148	; 0x94
 8003e88:	601a      	str	r2, [r3, #0]
  return result;
 8003e8a:	f107 0394 	add.w	r3, r7, #148	; 0x94
 8003e8e:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003e90:	fab3 f383 	clz	r3, r3
 8003e94:	b2db      	uxtb	r3, r3
 8003e96:	095b      	lsrs	r3, r3, #5
 8003e98:	b2db      	uxtb	r3, r3
 8003e9a:	f043 0302 	orr.w	r3, r3, #2
 8003e9e:	b2db      	uxtb	r3, r3
 8003ea0:	2b02      	cmp	r3, #2
 8003ea2:	d102      	bne.n	8003eaa <HAL_RCC_OscConfig+0xa06>
 8003ea4:	4b90      	ldr	r3, [pc, #576]	; (80040e8 <HAL_RCC_OscConfig+0xc44>)
 8003ea6:	6a1b      	ldr	r3, [r3, #32]
 8003ea8:	e00d      	b.n	8003ec6 <HAL_RCC_OscConfig+0xa22>
 8003eaa:	f107 0390 	add.w	r3, r7, #144	; 0x90
 8003eae:	2202      	movs	r2, #2
 8003eb0:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003eb2:	f107 0390 	add.w	r3, r7, #144	; 0x90
 8003eb6:	681b      	ldr	r3, [r3, #0]
 8003eb8:	fa93 f2a3 	rbit	r2, r3
 8003ebc:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 8003ec0:	601a      	str	r2, [r3, #0]
 8003ec2:	4b89      	ldr	r3, [pc, #548]	; (80040e8 <HAL_RCC_OscConfig+0xc44>)
 8003ec4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ec6:	f107 0288 	add.w	r2, r7, #136	; 0x88
 8003eca:	2102      	movs	r1, #2
 8003ecc:	6011      	str	r1, [r2, #0]
 8003ece:	f107 0288 	add.w	r2, r7, #136	; 0x88
 8003ed2:	6812      	ldr	r2, [r2, #0]
 8003ed4:	fa92 f1a2 	rbit	r1, r2
 8003ed8:	f107 0284 	add.w	r2, r7, #132	; 0x84
 8003edc:	6011      	str	r1, [r2, #0]
  return result;
 8003ede:	f107 0284 	add.w	r2, r7, #132	; 0x84
 8003ee2:	6812      	ldr	r2, [r2, #0]
 8003ee4:	fab2 f282 	clz	r2, r2
 8003ee8:	b2d2      	uxtb	r2, r2
 8003eea:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003eee:	b2d2      	uxtb	r2, r2
 8003ef0:	f002 021f 	and.w	r2, r2, #31
 8003ef4:	2101      	movs	r1, #1
 8003ef6:	fa01 f202 	lsl.w	r2, r1, r2
 8003efa:	4013      	ands	r3, r2
 8003efc:	2b00      	cmp	r3, #0
 8003efe:	d1a0      	bne.n	8003e42 <HAL_RCC_OscConfig+0x99e>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8003f00:	f897 31ff 	ldrb.w	r3, [r7, #511]	; 0x1ff
 8003f04:	2b01      	cmp	r3, #1
 8003f06:	d105      	bne.n	8003f14 <HAL_RCC_OscConfig+0xa70>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003f08:	4b77      	ldr	r3, [pc, #476]	; (80040e8 <HAL_RCC_OscConfig+0xc44>)
 8003f0a:	69db      	ldr	r3, [r3, #28]
 8003f0c:	4a76      	ldr	r2, [pc, #472]	; (80040e8 <HAL_RCC_OscConfig+0xc44>)
 8003f0e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003f12:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003f14:	1d3b      	adds	r3, r7, #4
 8003f16:	681b      	ldr	r3, [r3, #0]
 8003f18:	69db      	ldr	r3, [r3, #28]
 8003f1a:	2b00      	cmp	r3, #0
 8003f1c:	f000 81c2 	beq.w	80042a4 <HAL_RCC_OscConfig+0xe00>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003f20:	4b71      	ldr	r3, [pc, #452]	; (80040e8 <HAL_RCC_OscConfig+0xc44>)
 8003f22:	685b      	ldr	r3, [r3, #4]
 8003f24:	f003 030c 	and.w	r3, r3, #12
 8003f28:	2b08      	cmp	r3, #8
 8003f2a:	f000 819c 	beq.w	8004266 <HAL_RCC_OscConfig+0xdc2>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003f2e:	1d3b      	adds	r3, r7, #4
 8003f30:	681b      	ldr	r3, [r3, #0]
 8003f32:	69db      	ldr	r3, [r3, #28]
 8003f34:	2b02      	cmp	r3, #2
 8003f36:	f040 8114 	bne.w	8004162 <HAL_RCC_OscConfig+0xcbe>
 8003f3a:	f107 0380 	add.w	r3, r7, #128	; 0x80
 8003f3e:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8003f42:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003f44:	f107 0380 	add.w	r3, r7, #128	; 0x80
 8003f48:	681b      	ldr	r3, [r3, #0]
 8003f4a:	fa93 f2a3 	rbit	r2, r3
 8003f4e:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 8003f52:	601a      	str	r2, [r3, #0]
  return result;
 8003f54:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 8003f58:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003f5a:	fab3 f383 	clz	r3, r3
 8003f5e:	b2db      	uxtb	r3, r3
 8003f60:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8003f64:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8003f68:	009b      	lsls	r3, r3, #2
 8003f6a:	461a      	mov	r2, r3
 8003f6c:	2300      	movs	r3, #0
 8003f6e:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003f70:	f7fd fe08 	bl	8001b84 <HAL_GetTick>
 8003f74:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003f78:	e009      	b.n	8003f8e <HAL_RCC_OscConfig+0xaea>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003f7a:	f7fd fe03 	bl	8001b84 <HAL_GetTick>
 8003f7e:	4602      	mov	r2, r0
 8003f80:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8003f84:	1ad3      	subs	r3, r2, r3
 8003f86:	2b02      	cmp	r3, #2
 8003f88:	d901      	bls.n	8003f8e <HAL_RCC_OscConfig+0xaea>
          {
            return HAL_TIMEOUT;
 8003f8a:	2303      	movs	r3, #3
 8003f8c:	e18b      	b.n	80042a6 <HAL_RCC_OscConfig+0xe02>
 8003f8e:	f107 0378 	add.w	r3, r7, #120	; 0x78
 8003f92:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003f96:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003f98:	f107 0378 	add.w	r3, r7, #120	; 0x78
 8003f9c:	681b      	ldr	r3, [r3, #0]
 8003f9e:	fa93 f2a3 	rbit	r2, r3
 8003fa2:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8003fa6:	601a      	str	r2, [r3, #0]
  return result;
 8003fa8:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8003fac:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003fae:	fab3 f383 	clz	r3, r3
 8003fb2:	b2db      	uxtb	r3, r3
 8003fb4:	095b      	lsrs	r3, r3, #5
 8003fb6:	b2db      	uxtb	r3, r3
 8003fb8:	f043 0301 	orr.w	r3, r3, #1
 8003fbc:	b2db      	uxtb	r3, r3
 8003fbe:	2b01      	cmp	r3, #1
 8003fc0:	d102      	bne.n	8003fc8 <HAL_RCC_OscConfig+0xb24>
 8003fc2:	4b49      	ldr	r3, [pc, #292]	; (80040e8 <HAL_RCC_OscConfig+0xc44>)
 8003fc4:	681b      	ldr	r3, [r3, #0]
 8003fc6:	e01b      	b.n	8004000 <HAL_RCC_OscConfig+0xb5c>
 8003fc8:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8003fcc:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003fd0:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003fd2:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8003fd6:	681b      	ldr	r3, [r3, #0]
 8003fd8:	fa93 f2a3 	rbit	r2, r3
 8003fdc:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8003fe0:	601a      	str	r2, [r3, #0]
 8003fe2:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8003fe6:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003fea:	601a      	str	r2, [r3, #0]
 8003fec:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8003ff0:	681b      	ldr	r3, [r3, #0]
 8003ff2:	fa93 f2a3 	rbit	r2, r3
 8003ff6:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8003ffa:	601a      	str	r2, [r3, #0]
 8003ffc:	4b3a      	ldr	r3, [pc, #232]	; (80040e8 <HAL_RCC_OscConfig+0xc44>)
 8003ffe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004000:	f107 0260 	add.w	r2, r7, #96	; 0x60
 8004004:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8004008:	6011      	str	r1, [r2, #0]
 800400a:	f107 0260 	add.w	r2, r7, #96	; 0x60
 800400e:	6812      	ldr	r2, [r2, #0]
 8004010:	fa92 f1a2 	rbit	r1, r2
 8004014:	f107 025c 	add.w	r2, r7, #92	; 0x5c
 8004018:	6011      	str	r1, [r2, #0]
  return result;
 800401a:	f107 025c 	add.w	r2, r7, #92	; 0x5c
 800401e:	6812      	ldr	r2, [r2, #0]
 8004020:	fab2 f282 	clz	r2, r2
 8004024:	b2d2      	uxtb	r2, r2
 8004026:	f042 0220 	orr.w	r2, r2, #32
 800402a:	b2d2      	uxtb	r2, r2
 800402c:	f002 021f 	and.w	r2, r2, #31
 8004030:	2101      	movs	r1, #1
 8004032:	fa01 f202 	lsl.w	r2, r1, r2
 8004036:	4013      	ands	r3, r2
 8004038:	2b00      	cmp	r3, #0
 800403a:	d19e      	bne.n	8003f7a <HAL_RCC_OscConfig+0xad6>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
#else
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800403c:	4b2a      	ldr	r3, [pc, #168]	; (80040e8 <HAL_RCC_OscConfig+0xc44>)
 800403e:	685b      	ldr	r3, [r3, #4]
 8004040:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8004044:	1d3b      	adds	r3, r7, #4
 8004046:	681b      	ldr	r3, [r3, #0]
 8004048:	6a59      	ldr	r1, [r3, #36]	; 0x24
 800404a:	1d3b      	adds	r3, r7, #4
 800404c:	681b      	ldr	r3, [r3, #0]
 800404e:	6a1b      	ldr	r3, [r3, #32]
 8004050:	430b      	orrs	r3, r1
 8004052:	4925      	ldr	r1, [pc, #148]	; (80040e8 <HAL_RCC_OscConfig+0xc44>)
 8004054:	4313      	orrs	r3, r2
 8004056:	604b      	str	r3, [r1, #4]
 8004058:	f107 0358 	add.w	r3, r7, #88	; 0x58
 800405c:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8004060:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004062:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8004066:	681b      	ldr	r3, [r3, #0]
 8004068:	fa93 f2a3 	rbit	r2, r3
 800406c:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8004070:	601a      	str	r2, [r3, #0]
  return result;
 8004072:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8004076:	681b      	ldr	r3, [r3, #0]
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004078:	fab3 f383 	clz	r3, r3
 800407c:	b2db      	uxtb	r3, r3
 800407e:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8004082:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8004086:	009b      	lsls	r3, r3, #2
 8004088:	461a      	mov	r2, r3
 800408a:	2301      	movs	r3, #1
 800408c:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800408e:	f7fd fd79 	bl	8001b84 <HAL_GetTick>
 8004092:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004096:	e009      	b.n	80040ac <HAL_RCC_OscConfig+0xc08>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004098:	f7fd fd74 	bl	8001b84 <HAL_GetTick>
 800409c:	4602      	mov	r2, r0
 800409e:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80040a2:	1ad3      	subs	r3, r2, r3
 80040a4:	2b02      	cmp	r3, #2
 80040a6:	d901      	bls.n	80040ac <HAL_RCC_OscConfig+0xc08>
          {
            return HAL_TIMEOUT;
 80040a8:	2303      	movs	r3, #3
 80040aa:	e0fc      	b.n	80042a6 <HAL_RCC_OscConfig+0xe02>
 80040ac:	f107 0350 	add.w	r3, r7, #80	; 0x50
 80040b0:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80040b4:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80040b6:	f107 0350 	add.w	r3, r7, #80	; 0x50
 80040ba:	681b      	ldr	r3, [r3, #0]
 80040bc:	fa93 f2a3 	rbit	r2, r3
 80040c0:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 80040c4:	601a      	str	r2, [r3, #0]
  return result;
 80040c6:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 80040ca:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80040cc:	fab3 f383 	clz	r3, r3
 80040d0:	b2db      	uxtb	r3, r3
 80040d2:	095b      	lsrs	r3, r3, #5
 80040d4:	b2db      	uxtb	r3, r3
 80040d6:	f043 0301 	orr.w	r3, r3, #1
 80040da:	b2db      	uxtb	r3, r3
 80040dc:	2b01      	cmp	r3, #1
 80040de:	d105      	bne.n	80040ec <HAL_RCC_OscConfig+0xc48>
 80040e0:	4b01      	ldr	r3, [pc, #4]	; (80040e8 <HAL_RCC_OscConfig+0xc44>)
 80040e2:	681b      	ldr	r3, [r3, #0]
 80040e4:	e01e      	b.n	8004124 <HAL_RCC_OscConfig+0xc80>
 80040e6:	bf00      	nop
 80040e8:	40021000 	.word	0x40021000
 80040ec:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80040f0:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80040f4:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80040f6:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80040fa:	681b      	ldr	r3, [r3, #0]
 80040fc:	fa93 f2a3 	rbit	r2, r3
 8004100:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8004104:	601a      	str	r2, [r3, #0]
 8004106:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800410a:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800410e:	601a      	str	r2, [r3, #0]
 8004110:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8004114:	681b      	ldr	r3, [r3, #0]
 8004116:	fa93 f2a3 	rbit	r2, r3
 800411a:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 800411e:	601a      	str	r2, [r3, #0]
 8004120:	4b63      	ldr	r3, [pc, #396]	; (80042b0 <HAL_RCC_OscConfig+0xe0c>)
 8004122:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004124:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8004128:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 800412c:	6011      	str	r1, [r2, #0]
 800412e:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8004132:	6812      	ldr	r2, [r2, #0]
 8004134:	fa92 f1a2 	rbit	r1, r2
 8004138:	f107 0234 	add.w	r2, r7, #52	; 0x34
 800413c:	6011      	str	r1, [r2, #0]
  return result;
 800413e:	f107 0234 	add.w	r2, r7, #52	; 0x34
 8004142:	6812      	ldr	r2, [r2, #0]
 8004144:	fab2 f282 	clz	r2, r2
 8004148:	b2d2      	uxtb	r2, r2
 800414a:	f042 0220 	orr.w	r2, r2, #32
 800414e:	b2d2      	uxtb	r2, r2
 8004150:	f002 021f 	and.w	r2, r2, #31
 8004154:	2101      	movs	r1, #1
 8004156:	fa01 f202 	lsl.w	r2, r1, r2
 800415a:	4013      	ands	r3, r2
 800415c:	2b00      	cmp	r3, #0
 800415e:	d09b      	beq.n	8004098 <HAL_RCC_OscConfig+0xbf4>
 8004160:	e0a0      	b.n	80042a4 <HAL_RCC_OscConfig+0xe00>
 8004162:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8004166:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800416a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800416c:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8004170:	681b      	ldr	r3, [r3, #0]
 8004172:	fa93 f2a3 	rbit	r2, r3
 8004176:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800417a:	601a      	str	r2, [r3, #0]
  return result;
 800417c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8004180:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004182:	fab3 f383 	clz	r3, r3
 8004186:	b2db      	uxtb	r3, r3
 8004188:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 800418c:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8004190:	009b      	lsls	r3, r3, #2
 8004192:	461a      	mov	r2, r3
 8004194:	2300      	movs	r3, #0
 8004196:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004198:	f7fd fcf4 	bl	8001b84 <HAL_GetTick>
 800419c:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80041a0:	e009      	b.n	80041b6 <HAL_RCC_OscConfig+0xd12>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80041a2:	f7fd fcef 	bl	8001b84 <HAL_GetTick>
 80041a6:	4602      	mov	r2, r0
 80041a8:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80041ac:	1ad3      	subs	r3, r2, r3
 80041ae:	2b02      	cmp	r3, #2
 80041b0:	d901      	bls.n	80041b6 <HAL_RCC_OscConfig+0xd12>
          {
            return HAL_TIMEOUT;
 80041b2:	2303      	movs	r3, #3
 80041b4:	e077      	b.n	80042a6 <HAL_RCC_OscConfig+0xe02>
 80041b6:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80041ba:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80041be:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80041c0:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80041c4:	681b      	ldr	r3, [r3, #0]
 80041c6:	fa93 f2a3 	rbit	r2, r3
 80041ca:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80041ce:	601a      	str	r2, [r3, #0]
  return result;
 80041d0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80041d4:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80041d6:	fab3 f383 	clz	r3, r3
 80041da:	b2db      	uxtb	r3, r3
 80041dc:	095b      	lsrs	r3, r3, #5
 80041de:	b2db      	uxtb	r3, r3
 80041e0:	f043 0301 	orr.w	r3, r3, #1
 80041e4:	b2db      	uxtb	r3, r3
 80041e6:	2b01      	cmp	r3, #1
 80041e8:	d102      	bne.n	80041f0 <HAL_RCC_OscConfig+0xd4c>
 80041ea:	4b31      	ldr	r3, [pc, #196]	; (80042b0 <HAL_RCC_OscConfig+0xe0c>)
 80041ec:	681b      	ldr	r3, [r3, #0]
 80041ee:	e01b      	b.n	8004228 <HAL_RCC_OscConfig+0xd84>
 80041f0:	f107 0320 	add.w	r3, r7, #32
 80041f4:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80041f8:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80041fa:	f107 0320 	add.w	r3, r7, #32
 80041fe:	681b      	ldr	r3, [r3, #0]
 8004200:	fa93 f2a3 	rbit	r2, r3
 8004204:	f107 031c 	add.w	r3, r7, #28
 8004208:	601a      	str	r2, [r3, #0]
 800420a:	f107 0318 	add.w	r3, r7, #24
 800420e:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8004212:	601a      	str	r2, [r3, #0]
 8004214:	f107 0318 	add.w	r3, r7, #24
 8004218:	681b      	ldr	r3, [r3, #0]
 800421a:	fa93 f2a3 	rbit	r2, r3
 800421e:	f107 0314 	add.w	r3, r7, #20
 8004222:	601a      	str	r2, [r3, #0]
 8004224:	4b22      	ldr	r3, [pc, #136]	; (80042b0 <HAL_RCC_OscConfig+0xe0c>)
 8004226:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004228:	f107 0210 	add.w	r2, r7, #16
 800422c:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8004230:	6011      	str	r1, [r2, #0]
 8004232:	f107 0210 	add.w	r2, r7, #16
 8004236:	6812      	ldr	r2, [r2, #0]
 8004238:	fa92 f1a2 	rbit	r1, r2
 800423c:	f107 020c 	add.w	r2, r7, #12
 8004240:	6011      	str	r1, [r2, #0]
  return result;
 8004242:	f107 020c 	add.w	r2, r7, #12
 8004246:	6812      	ldr	r2, [r2, #0]
 8004248:	fab2 f282 	clz	r2, r2
 800424c:	b2d2      	uxtb	r2, r2
 800424e:	f042 0220 	orr.w	r2, r2, #32
 8004252:	b2d2      	uxtb	r2, r2
 8004254:	f002 021f 	and.w	r2, r2, #31
 8004258:	2101      	movs	r1, #1
 800425a:	fa01 f202 	lsl.w	r2, r1, r2
 800425e:	4013      	ands	r3, r2
 8004260:	2b00      	cmp	r3, #0
 8004262:	d19e      	bne.n	80041a2 <HAL_RCC_OscConfig+0xcfe>
 8004264:	e01e      	b.n	80042a4 <HAL_RCC_OscConfig+0xe00>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004266:	1d3b      	adds	r3, r7, #4
 8004268:	681b      	ldr	r3, [r3, #0]
 800426a:	69db      	ldr	r3, [r3, #28]
 800426c:	2b01      	cmp	r3, #1
 800426e:	d101      	bne.n	8004274 <HAL_RCC_OscConfig+0xdd0>
      {
        return HAL_ERROR;
 8004270:	2301      	movs	r3, #1
 8004272:	e018      	b.n	80042a6 <HAL_RCC_OscConfig+0xe02>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8004274:	4b0e      	ldr	r3, [pc, #56]	; (80042b0 <HAL_RCC_OscConfig+0xe0c>)
 8004276:	685b      	ldr	r3, [r3, #4]
 8004278:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4
        pll_config2 = RCC->CFGR2;
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 800427c:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8004280:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8004284:	1d3b      	adds	r3, r7, #4
 8004286:	681b      	ldr	r3, [r3, #0]
 8004288:	6a1b      	ldr	r3, [r3, #32]
 800428a:	429a      	cmp	r2, r3
 800428c:	d108      	bne.n	80042a0 <HAL_RCC_OscConfig+0xdfc>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
 800428e:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8004292:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8004296:	1d3b      	adds	r3, r7, #4
 8004298:	681b      	ldr	r3, [r3, #0]
 800429a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 800429c:	429a      	cmp	r2, r3
 800429e:	d001      	beq.n	80042a4 <HAL_RCC_OscConfig+0xe00>
#endif
        {
          return HAL_ERROR;
 80042a0:	2301      	movs	r3, #1
 80042a2:	e000      	b.n	80042a6 <HAL_RCC_OscConfig+0xe02>
        }
      }
    }
  }

  return HAL_OK;
 80042a4:	2300      	movs	r3, #0
}
 80042a6:	4618      	mov	r0, r3
 80042a8:	f507 7700 	add.w	r7, r7, #512	; 0x200
 80042ac:	46bd      	mov	sp, r7
 80042ae:	bd80      	pop	{r7, pc}
 80042b0:	40021000 	.word	0x40021000

080042b4 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80042b4:	b580      	push	{r7, lr}
 80042b6:	b09e      	sub	sp, #120	; 0x78
 80042b8:	af00      	add	r7, sp, #0
 80042ba:	6078      	str	r0, [r7, #4]
 80042bc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 80042be:	2300      	movs	r3, #0
 80042c0:	677b      	str	r3, [r7, #116]	; 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	2b00      	cmp	r3, #0
 80042c6:	d101      	bne.n	80042cc <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80042c8:	2301      	movs	r3, #1
 80042ca:	e162      	b.n	8004592 <HAL_RCC_ClockConfig+0x2de>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80042cc:	4b90      	ldr	r3, [pc, #576]	; (8004510 <HAL_RCC_ClockConfig+0x25c>)
 80042ce:	681b      	ldr	r3, [r3, #0]
 80042d0:	f003 0307 	and.w	r3, r3, #7
 80042d4:	683a      	ldr	r2, [r7, #0]
 80042d6:	429a      	cmp	r2, r3
 80042d8:	d910      	bls.n	80042fc <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80042da:	4b8d      	ldr	r3, [pc, #564]	; (8004510 <HAL_RCC_ClockConfig+0x25c>)
 80042dc:	681b      	ldr	r3, [r3, #0]
 80042de:	f023 0207 	bic.w	r2, r3, #7
 80042e2:	498b      	ldr	r1, [pc, #556]	; (8004510 <HAL_RCC_ClockConfig+0x25c>)
 80042e4:	683b      	ldr	r3, [r7, #0]
 80042e6:	4313      	orrs	r3, r2
 80042e8:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80042ea:	4b89      	ldr	r3, [pc, #548]	; (8004510 <HAL_RCC_ClockConfig+0x25c>)
 80042ec:	681b      	ldr	r3, [r3, #0]
 80042ee:	f003 0307 	and.w	r3, r3, #7
 80042f2:	683a      	ldr	r2, [r7, #0]
 80042f4:	429a      	cmp	r2, r3
 80042f6:	d001      	beq.n	80042fc <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80042f8:	2301      	movs	r3, #1
 80042fa:	e14a      	b.n	8004592 <HAL_RCC_ClockConfig+0x2de>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	681b      	ldr	r3, [r3, #0]
 8004300:	f003 0302 	and.w	r3, r3, #2
 8004304:	2b00      	cmp	r3, #0
 8004306:	d008      	beq.n	800431a <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004308:	4b82      	ldr	r3, [pc, #520]	; (8004514 <HAL_RCC_ClockConfig+0x260>)
 800430a:	685b      	ldr	r3, [r3, #4]
 800430c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	689b      	ldr	r3, [r3, #8]
 8004314:	497f      	ldr	r1, [pc, #508]	; (8004514 <HAL_RCC_ClockConfig+0x260>)
 8004316:	4313      	orrs	r3, r2
 8004318:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	681b      	ldr	r3, [r3, #0]
 800431e:	f003 0301 	and.w	r3, r3, #1
 8004322:	2b00      	cmp	r3, #0
 8004324:	f000 80dc 	beq.w	80044e0 <HAL_RCC_ClockConfig+0x22c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	685b      	ldr	r3, [r3, #4]
 800432c:	2b01      	cmp	r3, #1
 800432e:	d13c      	bne.n	80043aa <HAL_RCC_ClockConfig+0xf6>
 8004330:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004334:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004336:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8004338:	fa93 f3a3 	rbit	r3, r3
 800433c:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 800433e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004340:	fab3 f383 	clz	r3, r3
 8004344:	b2db      	uxtb	r3, r3
 8004346:	095b      	lsrs	r3, r3, #5
 8004348:	b2db      	uxtb	r3, r3
 800434a:	f043 0301 	orr.w	r3, r3, #1
 800434e:	b2db      	uxtb	r3, r3
 8004350:	2b01      	cmp	r3, #1
 8004352:	d102      	bne.n	800435a <HAL_RCC_ClockConfig+0xa6>
 8004354:	4b6f      	ldr	r3, [pc, #444]	; (8004514 <HAL_RCC_ClockConfig+0x260>)
 8004356:	681b      	ldr	r3, [r3, #0]
 8004358:	e00f      	b.n	800437a <HAL_RCC_ClockConfig+0xc6>
 800435a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800435e:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004360:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8004362:	fa93 f3a3 	rbit	r3, r3
 8004366:	667b      	str	r3, [r7, #100]	; 0x64
 8004368:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800436c:	663b      	str	r3, [r7, #96]	; 0x60
 800436e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8004370:	fa93 f3a3 	rbit	r3, r3
 8004374:	65fb      	str	r3, [r7, #92]	; 0x5c
 8004376:	4b67      	ldr	r3, [pc, #412]	; (8004514 <HAL_RCC_ClockConfig+0x260>)
 8004378:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800437a:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800437e:	65ba      	str	r2, [r7, #88]	; 0x58
 8004380:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8004382:	fa92 f2a2 	rbit	r2, r2
 8004386:	657a      	str	r2, [r7, #84]	; 0x54
  return result;
 8004388:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800438a:	fab2 f282 	clz	r2, r2
 800438e:	b2d2      	uxtb	r2, r2
 8004390:	f042 0220 	orr.w	r2, r2, #32
 8004394:	b2d2      	uxtb	r2, r2
 8004396:	f002 021f 	and.w	r2, r2, #31
 800439a:	2101      	movs	r1, #1
 800439c:	fa01 f202 	lsl.w	r2, r1, r2
 80043a0:	4013      	ands	r3, r2
 80043a2:	2b00      	cmp	r3, #0
 80043a4:	d17b      	bne.n	800449e <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 80043a6:	2301      	movs	r3, #1
 80043a8:	e0f3      	b.n	8004592 <HAL_RCC_ClockConfig+0x2de>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	685b      	ldr	r3, [r3, #4]
 80043ae:	2b02      	cmp	r3, #2
 80043b0:	d13c      	bne.n	800442c <HAL_RCC_ClockConfig+0x178>
 80043b2:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80043b6:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80043b8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80043ba:	fa93 f3a3 	rbit	r3, r3
 80043be:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 80043c0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80043c2:	fab3 f383 	clz	r3, r3
 80043c6:	b2db      	uxtb	r3, r3
 80043c8:	095b      	lsrs	r3, r3, #5
 80043ca:	b2db      	uxtb	r3, r3
 80043cc:	f043 0301 	orr.w	r3, r3, #1
 80043d0:	b2db      	uxtb	r3, r3
 80043d2:	2b01      	cmp	r3, #1
 80043d4:	d102      	bne.n	80043dc <HAL_RCC_ClockConfig+0x128>
 80043d6:	4b4f      	ldr	r3, [pc, #316]	; (8004514 <HAL_RCC_ClockConfig+0x260>)
 80043d8:	681b      	ldr	r3, [r3, #0]
 80043da:	e00f      	b.n	80043fc <HAL_RCC_ClockConfig+0x148>
 80043dc:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80043e0:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80043e2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80043e4:	fa93 f3a3 	rbit	r3, r3
 80043e8:	647b      	str	r3, [r7, #68]	; 0x44
 80043ea:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80043ee:	643b      	str	r3, [r7, #64]	; 0x40
 80043f0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80043f2:	fa93 f3a3 	rbit	r3, r3
 80043f6:	63fb      	str	r3, [r7, #60]	; 0x3c
 80043f8:	4b46      	ldr	r3, [pc, #280]	; (8004514 <HAL_RCC_ClockConfig+0x260>)
 80043fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80043fc:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8004400:	63ba      	str	r2, [r7, #56]	; 0x38
 8004402:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8004404:	fa92 f2a2 	rbit	r2, r2
 8004408:	637a      	str	r2, [r7, #52]	; 0x34
  return result;
 800440a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800440c:	fab2 f282 	clz	r2, r2
 8004410:	b2d2      	uxtb	r2, r2
 8004412:	f042 0220 	orr.w	r2, r2, #32
 8004416:	b2d2      	uxtb	r2, r2
 8004418:	f002 021f 	and.w	r2, r2, #31
 800441c:	2101      	movs	r1, #1
 800441e:	fa01 f202 	lsl.w	r2, r1, r2
 8004422:	4013      	ands	r3, r2
 8004424:	2b00      	cmp	r3, #0
 8004426:	d13a      	bne.n	800449e <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8004428:	2301      	movs	r3, #1
 800442a:	e0b2      	b.n	8004592 <HAL_RCC_ClockConfig+0x2de>
 800442c:	2302      	movs	r3, #2
 800442e:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004430:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004432:	fa93 f3a3 	rbit	r3, r3
 8004436:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8004438:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800443a:	fab3 f383 	clz	r3, r3
 800443e:	b2db      	uxtb	r3, r3
 8004440:	095b      	lsrs	r3, r3, #5
 8004442:	b2db      	uxtb	r3, r3
 8004444:	f043 0301 	orr.w	r3, r3, #1
 8004448:	b2db      	uxtb	r3, r3
 800444a:	2b01      	cmp	r3, #1
 800444c:	d102      	bne.n	8004454 <HAL_RCC_ClockConfig+0x1a0>
 800444e:	4b31      	ldr	r3, [pc, #196]	; (8004514 <HAL_RCC_ClockConfig+0x260>)
 8004450:	681b      	ldr	r3, [r3, #0]
 8004452:	e00d      	b.n	8004470 <HAL_RCC_ClockConfig+0x1bc>
 8004454:	2302      	movs	r3, #2
 8004456:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004458:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800445a:	fa93 f3a3 	rbit	r3, r3
 800445e:	627b      	str	r3, [r7, #36]	; 0x24
 8004460:	2302      	movs	r3, #2
 8004462:	623b      	str	r3, [r7, #32]
 8004464:	6a3b      	ldr	r3, [r7, #32]
 8004466:	fa93 f3a3 	rbit	r3, r3
 800446a:	61fb      	str	r3, [r7, #28]
 800446c:	4b29      	ldr	r3, [pc, #164]	; (8004514 <HAL_RCC_ClockConfig+0x260>)
 800446e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004470:	2202      	movs	r2, #2
 8004472:	61ba      	str	r2, [r7, #24]
 8004474:	69ba      	ldr	r2, [r7, #24]
 8004476:	fa92 f2a2 	rbit	r2, r2
 800447a:	617a      	str	r2, [r7, #20]
  return result;
 800447c:	697a      	ldr	r2, [r7, #20]
 800447e:	fab2 f282 	clz	r2, r2
 8004482:	b2d2      	uxtb	r2, r2
 8004484:	f042 0220 	orr.w	r2, r2, #32
 8004488:	b2d2      	uxtb	r2, r2
 800448a:	f002 021f 	and.w	r2, r2, #31
 800448e:	2101      	movs	r1, #1
 8004490:	fa01 f202 	lsl.w	r2, r1, r2
 8004494:	4013      	ands	r3, r2
 8004496:	2b00      	cmp	r3, #0
 8004498:	d101      	bne.n	800449e <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 800449a:	2301      	movs	r3, #1
 800449c:	e079      	b.n	8004592 <HAL_RCC_ClockConfig+0x2de>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800449e:	4b1d      	ldr	r3, [pc, #116]	; (8004514 <HAL_RCC_ClockConfig+0x260>)
 80044a0:	685b      	ldr	r3, [r3, #4]
 80044a2:	f023 0203 	bic.w	r2, r3, #3
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	685b      	ldr	r3, [r3, #4]
 80044aa:	491a      	ldr	r1, [pc, #104]	; (8004514 <HAL_RCC_ClockConfig+0x260>)
 80044ac:	4313      	orrs	r3, r2
 80044ae:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80044b0:	f7fd fb68 	bl	8001b84 <HAL_GetTick>
 80044b4:	6778      	str	r0, [r7, #116]	; 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80044b6:	e00a      	b.n	80044ce <HAL_RCC_ClockConfig+0x21a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80044b8:	f7fd fb64 	bl	8001b84 <HAL_GetTick>
 80044bc:	4602      	mov	r2, r0
 80044be:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80044c0:	1ad3      	subs	r3, r2, r3
 80044c2:	f241 3288 	movw	r2, #5000	; 0x1388
 80044c6:	4293      	cmp	r3, r2
 80044c8:	d901      	bls.n	80044ce <HAL_RCC_ClockConfig+0x21a>
      {
        return HAL_TIMEOUT;
 80044ca:	2303      	movs	r3, #3
 80044cc:	e061      	b.n	8004592 <HAL_RCC_ClockConfig+0x2de>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80044ce:	4b11      	ldr	r3, [pc, #68]	; (8004514 <HAL_RCC_ClockConfig+0x260>)
 80044d0:	685b      	ldr	r3, [r3, #4]
 80044d2:	f003 020c 	and.w	r2, r3, #12
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	685b      	ldr	r3, [r3, #4]
 80044da:	009b      	lsls	r3, r3, #2
 80044dc:	429a      	cmp	r2, r3
 80044de:	d1eb      	bne.n	80044b8 <HAL_RCC_ClockConfig+0x204>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80044e0:	4b0b      	ldr	r3, [pc, #44]	; (8004510 <HAL_RCC_ClockConfig+0x25c>)
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	f003 0307 	and.w	r3, r3, #7
 80044e8:	683a      	ldr	r2, [r7, #0]
 80044ea:	429a      	cmp	r2, r3
 80044ec:	d214      	bcs.n	8004518 <HAL_RCC_ClockConfig+0x264>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80044ee:	4b08      	ldr	r3, [pc, #32]	; (8004510 <HAL_RCC_ClockConfig+0x25c>)
 80044f0:	681b      	ldr	r3, [r3, #0]
 80044f2:	f023 0207 	bic.w	r2, r3, #7
 80044f6:	4906      	ldr	r1, [pc, #24]	; (8004510 <HAL_RCC_ClockConfig+0x25c>)
 80044f8:	683b      	ldr	r3, [r7, #0]
 80044fa:	4313      	orrs	r3, r2
 80044fc:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80044fe:	4b04      	ldr	r3, [pc, #16]	; (8004510 <HAL_RCC_ClockConfig+0x25c>)
 8004500:	681b      	ldr	r3, [r3, #0]
 8004502:	f003 0307 	and.w	r3, r3, #7
 8004506:	683a      	ldr	r2, [r7, #0]
 8004508:	429a      	cmp	r2, r3
 800450a:	d005      	beq.n	8004518 <HAL_RCC_ClockConfig+0x264>
    {
      return HAL_ERROR;
 800450c:	2301      	movs	r3, #1
 800450e:	e040      	b.n	8004592 <HAL_RCC_ClockConfig+0x2de>
 8004510:	40022000 	.word	0x40022000
 8004514:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	681b      	ldr	r3, [r3, #0]
 800451c:	f003 0304 	and.w	r3, r3, #4
 8004520:	2b00      	cmp	r3, #0
 8004522:	d008      	beq.n	8004536 <HAL_RCC_ClockConfig+0x282>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004524:	4b1d      	ldr	r3, [pc, #116]	; (800459c <HAL_RCC_ClockConfig+0x2e8>)
 8004526:	685b      	ldr	r3, [r3, #4]
 8004528:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	68db      	ldr	r3, [r3, #12]
 8004530:	491a      	ldr	r1, [pc, #104]	; (800459c <HAL_RCC_ClockConfig+0x2e8>)
 8004532:	4313      	orrs	r3, r2
 8004534:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	681b      	ldr	r3, [r3, #0]
 800453a:	f003 0308 	and.w	r3, r3, #8
 800453e:	2b00      	cmp	r3, #0
 8004540:	d009      	beq.n	8004556 <HAL_RCC_ClockConfig+0x2a2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004542:	4b16      	ldr	r3, [pc, #88]	; (800459c <HAL_RCC_ClockConfig+0x2e8>)
 8004544:	685b      	ldr	r3, [r3, #4]
 8004546:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	691b      	ldr	r3, [r3, #16]
 800454e:	00db      	lsls	r3, r3, #3
 8004550:	4912      	ldr	r1, [pc, #72]	; (800459c <HAL_RCC_ClockConfig+0x2e8>)
 8004552:	4313      	orrs	r3, r2
 8004554:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8004556:	f000 f829 	bl	80045ac <HAL_RCC_GetSysClockFreq>
 800455a:	4601      	mov	r1, r0
 800455c:	4b0f      	ldr	r3, [pc, #60]	; (800459c <HAL_RCC_ClockConfig+0x2e8>)
 800455e:	685b      	ldr	r3, [r3, #4]
 8004560:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004564:	22f0      	movs	r2, #240	; 0xf0
 8004566:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004568:	693a      	ldr	r2, [r7, #16]
 800456a:	fa92 f2a2 	rbit	r2, r2
 800456e:	60fa      	str	r2, [r7, #12]
  return result;
 8004570:	68fa      	ldr	r2, [r7, #12]
 8004572:	fab2 f282 	clz	r2, r2
 8004576:	b2d2      	uxtb	r2, r2
 8004578:	40d3      	lsrs	r3, r2
 800457a:	4a09      	ldr	r2, [pc, #36]	; (80045a0 <HAL_RCC_ClockConfig+0x2ec>)
 800457c:	5cd3      	ldrb	r3, [r2, r3]
 800457e:	fa21 f303 	lsr.w	r3, r1, r3
 8004582:	4a08      	ldr	r2, [pc, #32]	; (80045a4 <HAL_RCC_ClockConfig+0x2f0>)
 8004584:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 8004586:	4b08      	ldr	r3, [pc, #32]	; (80045a8 <HAL_RCC_ClockConfig+0x2f4>)
 8004588:	681b      	ldr	r3, [r3, #0]
 800458a:	4618      	mov	r0, r3
 800458c:	f7fd fab6 	bl	8001afc <HAL_InitTick>
  
  return HAL_OK;
 8004590:	2300      	movs	r3, #0
}
 8004592:	4618      	mov	r0, r3
 8004594:	3778      	adds	r7, #120	; 0x78
 8004596:	46bd      	mov	sp, r7
 8004598:	bd80      	pop	{r7, pc}
 800459a:	bf00      	nop
 800459c:	40021000 	.word	0x40021000
 80045a0:	08008e88 	.word	0x08008e88
 80045a4:	20000000 	.word	0x20000000
 80045a8:	20000004 	.word	0x20000004

080045ac <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80045ac:	b480      	push	{r7}
 80045ae:	b08b      	sub	sp, #44	; 0x2c
 80045b0:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80045b2:	2300      	movs	r3, #0
 80045b4:	61fb      	str	r3, [r7, #28]
 80045b6:	2300      	movs	r3, #0
 80045b8:	61bb      	str	r3, [r7, #24]
 80045ba:	2300      	movs	r3, #0
 80045bc:	627b      	str	r3, [r7, #36]	; 0x24
 80045be:	2300      	movs	r3, #0
 80045c0:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 80045c2:	2300      	movs	r3, #0
 80045c4:	623b      	str	r3, [r7, #32]
  
  tmpreg = RCC->CFGR;
 80045c6:	4b29      	ldr	r3, [pc, #164]	; (800466c <HAL_RCC_GetSysClockFreq+0xc0>)
 80045c8:	685b      	ldr	r3, [r3, #4]
 80045ca:	61fb      	str	r3, [r7, #28]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80045cc:	69fb      	ldr	r3, [r7, #28]
 80045ce:	f003 030c 	and.w	r3, r3, #12
 80045d2:	2b04      	cmp	r3, #4
 80045d4:	d002      	beq.n	80045dc <HAL_RCC_GetSysClockFreq+0x30>
 80045d6:	2b08      	cmp	r3, #8
 80045d8:	d003      	beq.n	80045e2 <HAL_RCC_GetSysClockFreq+0x36>
 80045da:	e03c      	b.n	8004656 <HAL_RCC_GetSysClockFreq+0xaa>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80045dc:	4b24      	ldr	r3, [pc, #144]	; (8004670 <HAL_RCC_GetSysClockFreq+0xc4>)
 80045de:	623b      	str	r3, [r7, #32]
      break;
 80045e0:	e03c      	b.n	800465c <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 80045e2:	69fb      	ldr	r3, [r7, #28]
 80045e4:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 80045e8:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 80045ec:	60ba      	str	r2, [r7, #8]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80045ee:	68ba      	ldr	r2, [r7, #8]
 80045f0:	fa92 f2a2 	rbit	r2, r2
 80045f4:	607a      	str	r2, [r7, #4]
  return result;
 80045f6:	687a      	ldr	r2, [r7, #4]
 80045f8:	fab2 f282 	clz	r2, r2
 80045fc:	b2d2      	uxtb	r2, r2
 80045fe:	40d3      	lsrs	r3, r2
 8004600:	4a1c      	ldr	r2, [pc, #112]	; (8004674 <HAL_RCC_GetSysClockFreq+0xc8>)
 8004602:	5cd3      	ldrb	r3, [r2, r3]
 8004604:	617b      	str	r3, [r7, #20]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 8004606:	4b19      	ldr	r3, [pc, #100]	; (800466c <HAL_RCC_GetSysClockFreq+0xc0>)
 8004608:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800460a:	f003 030f 	and.w	r3, r3, #15
 800460e:	220f      	movs	r2, #15
 8004610:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004612:	693a      	ldr	r2, [r7, #16]
 8004614:	fa92 f2a2 	rbit	r2, r2
 8004618:	60fa      	str	r2, [r7, #12]
  return result;
 800461a:	68fa      	ldr	r2, [r7, #12]
 800461c:	fab2 f282 	clz	r2, r2
 8004620:	b2d2      	uxtb	r2, r2
 8004622:	40d3      	lsrs	r3, r2
 8004624:	4a14      	ldr	r2, [pc, #80]	; (8004678 <HAL_RCC_GetSysClockFreq+0xcc>)
 8004626:	5cd3      	ldrb	r3, [r2, r3]
 8004628:	61bb      	str	r3, [r7, #24]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 800462a:	69fb      	ldr	r3, [r7, #28]
 800462c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004630:	2b00      	cmp	r3, #0
 8004632:	d008      	beq.n	8004646 <HAL_RCC_GetSysClockFreq+0x9a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8004634:	4a0e      	ldr	r2, [pc, #56]	; (8004670 <HAL_RCC_GetSysClockFreq+0xc4>)
 8004636:	69bb      	ldr	r3, [r7, #24]
 8004638:	fbb2 f2f3 	udiv	r2, r2, r3
 800463c:	697b      	ldr	r3, [r7, #20]
 800463e:	fb02 f303 	mul.w	r3, r2, r3
 8004642:	627b      	str	r3, [r7, #36]	; 0x24
 8004644:	e004      	b.n	8004650 <HAL_RCC_GetSysClockFreq+0xa4>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8004646:	697b      	ldr	r3, [r7, #20]
 8004648:	4a0c      	ldr	r2, [pc, #48]	; (800467c <HAL_RCC_GetSysClockFreq+0xd0>)
 800464a:	fb02 f303 	mul.w	r3, r2, r3
 800464e:	627b      	str	r3, [r7, #36]	; 0x24
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 8004650:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004652:	623b      	str	r3, [r7, #32]
      break;
 8004654:	e002      	b.n	800465c <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8004656:	4b06      	ldr	r3, [pc, #24]	; (8004670 <HAL_RCC_GetSysClockFreq+0xc4>)
 8004658:	623b      	str	r3, [r7, #32]
      break;
 800465a:	bf00      	nop
    }
  }
  return sysclockfreq;
 800465c:	6a3b      	ldr	r3, [r7, #32]
}
 800465e:	4618      	mov	r0, r3
 8004660:	372c      	adds	r7, #44	; 0x2c
 8004662:	46bd      	mov	sp, r7
 8004664:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004668:	4770      	bx	lr
 800466a:	bf00      	nop
 800466c:	40021000 	.word	0x40021000
 8004670:	007a1200 	.word	0x007a1200
 8004674:	08008e98 	.word	0x08008e98
 8004678:	08008ea8 	.word	0x08008ea8
 800467c:	003d0900 	.word	0x003d0900

08004680 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004680:	b480      	push	{r7}
 8004682:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004684:	4b03      	ldr	r3, [pc, #12]	; (8004694 <HAL_RCC_GetHCLKFreq+0x14>)
 8004686:	681b      	ldr	r3, [r3, #0]
}
 8004688:	4618      	mov	r0, r3
 800468a:	46bd      	mov	sp, r7
 800468c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004690:	4770      	bx	lr
 8004692:	bf00      	nop
 8004694:	20000000 	.word	0x20000000

08004698 <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004698:	b580      	push	{r7, lr}
 800469a:	b092      	sub	sp, #72	; 0x48
 800469c:	af00      	add	r7, sp, #0
 800469e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80046a0:	2300      	movs	r3, #0
 80046a2:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t temp_reg = 0U;
 80046a4:	2300      	movs	r3, #0
 80046a6:	63fb      	str	r3, [r7, #60]	; 0x3c
  FlagStatus       pwrclkchanged = RESET;
 80046a8:	2300      	movs	r3, #0
 80046aa:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	681b      	ldr	r3, [r3, #0]
 80046b2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80046b6:	2b00      	cmp	r3, #0
 80046b8:	f000 80cd 	beq.w	8004856 <HAL_RCCEx_PeriphCLKConfig+0x1be>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80046bc:	4b86      	ldr	r3, [pc, #536]	; (80048d8 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 80046be:	69db      	ldr	r3, [r3, #28]
 80046c0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80046c4:	2b00      	cmp	r3, #0
 80046c6:	d10e      	bne.n	80046e6 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80046c8:	4b83      	ldr	r3, [pc, #524]	; (80048d8 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 80046ca:	69db      	ldr	r3, [r3, #28]
 80046cc:	4a82      	ldr	r2, [pc, #520]	; (80048d8 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 80046ce:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80046d2:	61d3      	str	r3, [r2, #28]
 80046d4:	4b80      	ldr	r3, [pc, #512]	; (80048d8 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 80046d6:	69db      	ldr	r3, [r3, #28]
 80046d8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80046dc:	60bb      	str	r3, [r7, #8]
 80046de:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80046e0:	2301      	movs	r3, #1
 80046e2:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80046e6:	4b7d      	ldr	r3, [pc, #500]	; (80048dc <HAL_RCCEx_PeriphCLKConfig+0x244>)
 80046e8:	681b      	ldr	r3, [r3, #0]
 80046ea:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80046ee:	2b00      	cmp	r3, #0
 80046f0:	d118      	bne.n	8004724 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80046f2:	4b7a      	ldr	r3, [pc, #488]	; (80048dc <HAL_RCCEx_PeriphCLKConfig+0x244>)
 80046f4:	681b      	ldr	r3, [r3, #0]
 80046f6:	4a79      	ldr	r2, [pc, #484]	; (80048dc <HAL_RCCEx_PeriphCLKConfig+0x244>)
 80046f8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80046fc:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80046fe:	f7fd fa41 	bl	8001b84 <HAL_GetTick>
 8004702:	6438      	str	r0, [r7, #64]	; 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004704:	e008      	b.n	8004718 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004706:	f7fd fa3d 	bl	8001b84 <HAL_GetTick>
 800470a:	4602      	mov	r2, r0
 800470c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800470e:	1ad3      	subs	r3, r2, r3
 8004710:	2b64      	cmp	r3, #100	; 0x64
 8004712:	d901      	bls.n	8004718 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 8004714:	2303      	movs	r3, #3
 8004716:	e0db      	b.n	80048d0 <HAL_RCCEx_PeriphCLKConfig+0x238>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004718:	4b70      	ldr	r3, [pc, #448]	; (80048dc <HAL_RCCEx_PeriphCLKConfig+0x244>)
 800471a:	681b      	ldr	r3, [r3, #0]
 800471c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004720:	2b00      	cmp	r3, #0
 8004722:	d0f0      	beq.n	8004706 <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004724:	4b6c      	ldr	r3, [pc, #432]	; (80048d8 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8004726:	6a1b      	ldr	r3, [r3, #32]
 8004728:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800472c:	63fb      	str	r3, [r7, #60]	; 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800472e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004730:	2b00      	cmp	r3, #0
 8004732:	d07d      	beq.n	8004830 <HAL_RCCEx_PeriphCLKConfig+0x198>
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	685b      	ldr	r3, [r3, #4]
 8004738:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800473c:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800473e:	429a      	cmp	r2, r3
 8004740:	d076      	beq.n	8004830 <HAL_RCCEx_PeriphCLKConfig+0x198>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004742:	4b65      	ldr	r3, [pc, #404]	; (80048d8 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8004744:	6a1b      	ldr	r3, [r3, #32]
 8004746:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800474a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800474c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8004750:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004752:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004754:	fa93 f3a3 	rbit	r3, r3
 8004758:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 800475a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800475c:	fab3 f383 	clz	r3, r3
 8004760:	b2db      	uxtb	r3, r3
 8004762:	461a      	mov	r2, r3
 8004764:	4b5e      	ldr	r3, [pc, #376]	; (80048e0 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8004766:	4413      	add	r3, r2
 8004768:	009b      	lsls	r3, r3, #2
 800476a:	461a      	mov	r2, r3
 800476c:	2301      	movs	r3, #1
 800476e:	6013      	str	r3, [r2, #0]
 8004770:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8004774:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004776:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004778:	fa93 f3a3 	rbit	r3, r3
 800477c:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 800477e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004780:	fab3 f383 	clz	r3, r3
 8004784:	b2db      	uxtb	r3, r3
 8004786:	461a      	mov	r2, r3
 8004788:	4b55      	ldr	r3, [pc, #340]	; (80048e0 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 800478a:	4413      	add	r3, r2
 800478c:	009b      	lsls	r3, r3, #2
 800478e:	461a      	mov	r2, r3
 8004790:	2300      	movs	r3, #0
 8004792:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8004794:	4a50      	ldr	r2, [pc, #320]	; (80048d8 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8004796:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004798:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 800479a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800479c:	f003 0301 	and.w	r3, r3, #1
 80047a0:	2b00      	cmp	r3, #0
 80047a2:	d045      	beq.n	8004830 <HAL_RCCEx_PeriphCLKConfig+0x198>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80047a4:	f7fd f9ee 	bl	8001b84 <HAL_GetTick>
 80047a8:	6438      	str	r0, [r7, #64]	; 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80047aa:	e00a      	b.n	80047c2 <HAL_RCCEx_PeriphCLKConfig+0x12a>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80047ac:	f7fd f9ea 	bl	8001b84 <HAL_GetTick>
 80047b0:	4602      	mov	r2, r0
 80047b2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80047b4:	1ad3      	subs	r3, r2, r3
 80047b6:	f241 3288 	movw	r2, #5000	; 0x1388
 80047ba:	4293      	cmp	r3, r2
 80047bc:	d901      	bls.n	80047c2 <HAL_RCCEx_PeriphCLKConfig+0x12a>
          {
            return HAL_TIMEOUT;
 80047be:	2303      	movs	r3, #3
 80047c0:	e086      	b.n	80048d0 <HAL_RCCEx_PeriphCLKConfig+0x238>
 80047c2:	2302      	movs	r3, #2
 80047c4:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80047c6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80047c8:	fa93 f3a3 	rbit	r3, r3
 80047cc:	627b      	str	r3, [r7, #36]	; 0x24
 80047ce:	2302      	movs	r3, #2
 80047d0:	623b      	str	r3, [r7, #32]
 80047d2:	6a3b      	ldr	r3, [r7, #32]
 80047d4:	fa93 f3a3 	rbit	r3, r3
 80047d8:	61fb      	str	r3, [r7, #28]
  return result;
 80047da:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80047dc:	fab3 f383 	clz	r3, r3
 80047e0:	b2db      	uxtb	r3, r3
 80047e2:	095b      	lsrs	r3, r3, #5
 80047e4:	b2db      	uxtb	r3, r3
 80047e6:	f043 0302 	orr.w	r3, r3, #2
 80047ea:	b2db      	uxtb	r3, r3
 80047ec:	2b02      	cmp	r3, #2
 80047ee:	d102      	bne.n	80047f6 <HAL_RCCEx_PeriphCLKConfig+0x15e>
 80047f0:	4b39      	ldr	r3, [pc, #228]	; (80048d8 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 80047f2:	6a1b      	ldr	r3, [r3, #32]
 80047f4:	e007      	b.n	8004806 <HAL_RCCEx_PeriphCLKConfig+0x16e>
 80047f6:	2302      	movs	r3, #2
 80047f8:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80047fa:	69bb      	ldr	r3, [r7, #24]
 80047fc:	fa93 f3a3 	rbit	r3, r3
 8004800:	617b      	str	r3, [r7, #20]
 8004802:	4b35      	ldr	r3, [pc, #212]	; (80048d8 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8004804:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004806:	2202      	movs	r2, #2
 8004808:	613a      	str	r2, [r7, #16]
 800480a:	693a      	ldr	r2, [r7, #16]
 800480c:	fa92 f2a2 	rbit	r2, r2
 8004810:	60fa      	str	r2, [r7, #12]
  return result;
 8004812:	68fa      	ldr	r2, [r7, #12]
 8004814:	fab2 f282 	clz	r2, r2
 8004818:	b2d2      	uxtb	r2, r2
 800481a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800481e:	b2d2      	uxtb	r2, r2
 8004820:	f002 021f 	and.w	r2, r2, #31
 8004824:	2101      	movs	r1, #1
 8004826:	fa01 f202 	lsl.w	r2, r1, r2
 800482a:	4013      	ands	r3, r2
 800482c:	2b00      	cmp	r3, #0
 800482e:	d0bd      	beq.n	80047ac <HAL_RCCEx_PeriphCLKConfig+0x114>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 8004830:	4b29      	ldr	r3, [pc, #164]	; (80048d8 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8004832:	6a1b      	ldr	r3, [r3, #32]
 8004834:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	685b      	ldr	r3, [r3, #4]
 800483c:	4926      	ldr	r1, [pc, #152]	; (80048d8 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 800483e:	4313      	orrs	r3, r2
 8004840:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8004842:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8004846:	2b01      	cmp	r3, #1
 8004848:	d105      	bne.n	8004856 <HAL_RCCEx_PeriphCLKConfig+0x1be>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800484a:	4b23      	ldr	r3, [pc, #140]	; (80048d8 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 800484c:	69db      	ldr	r3, [r3, #28]
 800484e:	4a22      	ldr	r2, [pc, #136]	; (80048d8 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8004850:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004854:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	681b      	ldr	r3, [r3, #0]
 800485a:	f003 0301 	and.w	r3, r3, #1
 800485e:	2b00      	cmp	r3, #0
 8004860:	d008      	beq.n	8004874 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004862:	4b1d      	ldr	r3, [pc, #116]	; (80048d8 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8004864:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004866:	f023 0203 	bic.w	r2, r3, #3
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	689b      	ldr	r3, [r3, #8]
 800486e:	491a      	ldr	r1, [pc, #104]	; (80048d8 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8004870:	4313      	orrs	r3, r2
 8004872:	630b      	str	r3, [r1, #48]	; 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	681b      	ldr	r3, [r3, #0]
 8004878:	f003 0320 	and.w	r3, r3, #32
 800487c:	2b00      	cmp	r3, #0
 800487e:	d008      	beq.n	8004892 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004880:	4b15      	ldr	r3, [pc, #84]	; (80048d8 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8004882:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004884:	f023 0210 	bic.w	r2, r3, #16
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	68db      	ldr	r3, [r3, #12]
 800488c:	4912      	ldr	r1, [pc, #72]	; (80048d8 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 800488e:	4313      	orrs	r3, r2
 8004890:	630b      	str	r3, [r1, #48]	; 0x30
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	681b      	ldr	r3, [r3, #0]
 8004896:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800489a:	2b00      	cmp	r3, #0
 800489c:	d008      	beq.n	80048b0 <HAL_RCCEx_PeriphCLKConfig+0x218>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 800489e:	4b0e      	ldr	r3, [pc, #56]	; (80048d8 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 80048a0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80048a2:	f423 72f8 	bic.w	r2, r3, #496	; 0x1f0
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	691b      	ldr	r3, [r3, #16]
 80048aa:	490b      	ldr	r1, [pc, #44]	; (80048d8 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 80048ac:	4313      	orrs	r3, r2
 80048ae:	62cb      	str	r3, [r1, #44]	; 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	681b      	ldr	r3, [r3, #0]
 80048b4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80048b8:	2b00      	cmp	r3, #0
 80048ba:	d008      	beq.n	80048ce <HAL_RCCEx_PeriphCLKConfig+0x236>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 80048bc:	4b06      	ldr	r3, [pc, #24]	; (80048d8 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 80048be:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80048c0:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	695b      	ldr	r3, [r3, #20]
 80048c8:	4903      	ldr	r1, [pc, #12]	; (80048d8 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 80048ca:	4313      	orrs	r3, r2
 80048cc:	630b      	str	r3, [r1, #48]	; 0x30
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 80048ce:	2300      	movs	r3, #0
}
 80048d0:	4618      	mov	r0, r3
 80048d2:	3748      	adds	r7, #72	; 0x48
 80048d4:	46bd      	mov	sp, r7
 80048d6:	bd80      	pop	{r7, pc}
 80048d8:	40021000 	.word	0x40021000
 80048dc:	40007000 	.word	0x40007000
 80048e0:	10908100 	.word	0x10908100

080048e4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80048e4:	b480      	push	{r7}
 80048e6:	b085      	sub	sp, #20
 80048e8:	af00      	add	r7, sp, #0
 80048ea:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80048f2:	b2db      	uxtb	r3, r3
 80048f4:	2b01      	cmp	r3, #1
 80048f6:	d001      	beq.n	80048fc <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80048f8:	2301      	movs	r3, #1
 80048fa:	e040      	b.n	800497e <HAL_TIM_Base_Start_IT+0x9a>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	2202      	movs	r2, #2
 8004900:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	681b      	ldr	r3, [r3, #0]
 8004908:	68da      	ldr	r2, [r3, #12]
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	681b      	ldr	r3, [r3, #0]
 800490e:	f042 0201 	orr.w	r2, r2, #1
 8004912:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	681b      	ldr	r3, [r3, #0]
 8004918:	4a1c      	ldr	r2, [pc, #112]	; (800498c <HAL_TIM_Base_Start_IT+0xa8>)
 800491a:	4293      	cmp	r3, r2
 800491c:	d00e      	beq.n	800493c <HAL_TIM_Base_Start_IT+0x58>
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	681b      	ldr	r3, [r3, #0]
 8004922:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004926:	d009      	beq.n	800493c <HAL_TIM_Base_Start_IT+0x58>
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	681b      	ldr	r3, [r3, #0]
 800492c:	4a18      	ldr	r2, [pc, #96]	; (8004990 <HAL_TIM_Base_Start_IT+0xac>)
 800492e:	4293      	cmp	r3, r2
 8004930:	d004      	beq.n	800493c <HAL_TIM_Base_Start_IT+0x58>
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	681b      	ldr	r3, [r3, #0]
 8004936:	4a17      	ldr	r2, [pc, #92]	; (8004994 <HAL_TIM_Base_Start_IT+0xb0>)
 8004938:	4293      	cmp	r3, r2
 800493a:	d115      	bne.n	8004968 <HAL_TIM_Base_Start_IT+0x84>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	681b      	ldr	r3, [r3, #0]
 8004940:	689a      	ldr	r2, [r3, #8]
 8004942:	4b15      	ldr	r3, [pc, #84]	; (8004998 <HAL_TIM_Base_Start_IT+0xb4>)
 8004944:	4013      	ands	r3, r2
 8004946:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004948:	68fb      	ldr	r3, [r7, #12]
 800494a:	2b06      	cmp	r3, #6
 800494c:	d015      	beq.n	800497a <HAL_TIM_Base_Start_IT+0x96>
 800494e:	68fb      	ldr	r3, [r7, #12]
 8004950:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004954:	d011      	beq.n	800497a <HAL_TIM_Base_Start_IT+0x96>
    {
      __HAL_TIM_ENABLE(htim);
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	681b      	ldr	r3, [r3, #0]
 800495a:	681a      	ldr	r2, [r3, #0]
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	681b      	ldr	r3, [r3, #0]
 8004960:	f042 0201 	orr.w	r2, r2, #1
 8004964:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004966:	e008      	b.n	800497a <HAL_TIM_Base_Start_IT+0x96>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	681b      	ldr	r3, [r3, #0]
 800496c:	681a      	ldr	r2, [r3, #0]
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	681b      	ldr	r3, [r3, #0]
 8004972:	f042 0201 	orr.w	r2, r2, #1
 8004976:	601a      	str	r2, [r3, #0]
 8004978:	e000      	b.n	800497c <HAL_TIM_Base_Start_IT+0x98>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800497a:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800497c:	2300      	movs	r3, #0
}
 800497e:	4618      	mov	r0, r3
 8004980:	3714      	adds	r7, #20
 8004982:	46bd      	mov	sp, r7
 8004984:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004988:	4770      	bx	lr
 800498a:	bf00      	nop
 800498c:	40012c00 	.word	0x40012c00
 8004990:	40000400 	.word	0x40000400
 8004994:	40014000 	.word	0x40014000
 8004998:	00010007 	.word	0x00010007

0800499c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800499c:	b580      	push	{r7, lr}
 800499e:	b082      	sub	sp, #8
 80049a0:	af00      	add	r7, sp, #0
 80049a2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	2b00      	cmp	r3, #0
 80049a8:	d101      	bne.n	80049ae <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80049aa:	2301      	movs	r3, #1
 80049ac:	e049      	b.n	8004a42 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80049b4:	b2db      	uxtb	r3, r3
 80049b6:	2b00      	cmp	r3, #0
 80049b8:	d106      	bne.n	80049c8 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	2200      	movs	r2, #0
 80049be:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80049c2:	6878      	ldr	r0, [r7, #4]
 80049c4:	f7fc fed4 	bl	8001770 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	2202      	movs	r2, #2
 80049cc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	681a      	ldr	r2, [r3, #0]
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	3304      	adds	r3, #4
 80049d8:	4619      	mov	r1, r3
 80049da:	4610      	mov	r0, r2
 80049dc:	f000 fa36 	bl	8004e4c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	2201      	movs	r2, #1
 80049e4:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	2201      	movs	r2, #1
 80049ec:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	2201      	movs	r2, #1
 80049f4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	2201      	movs	r2, #1
 80049fc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	2201      	movs	r2, #1
 8004a04:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	2201      	movs	r2, #1
 8004a0c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	2201      	movs	r2, #1
 8004a14:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	2201      	movs	r2, #1
 8004a1c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	2201      	movs	r2, #1
 8004a24:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	2201      	movs	r2, #1
 8004a2c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	2201      	movs	r2, #1
 8004a34:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	2201      	movs	r2, #1
 8004a3c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004a40:	2300      	movs	r3, #0
}
 8004a42:	4618      	mov	r0, r3
 8004a44:	3708      	adds	r7, #8
 8004a46:	46bd      	mov	sp, r7
 8004a48:	bd80      	pop	{r7, pc}
	...

08004a4c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected (*)
  *         (*) Value not defined for all devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004a4c:	b580      	push	{r7, lr}
 8004a4e:	b084      	sub	sp, #16
 8004a50:	af00      	add	r7, sp, #0
 8004a52:	6078      	str	r0, [r7, #4]
 8004a54:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8004a56:	683b      	ldr	r3, [r7, #0]
 8004a58:	2b00      	cmp	r3, #0
 8004a5a:	d109      	bne.n	8004a70 <HAL_TIM_PWM_Start+0x24>
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004a62:	b2db      	uxtb	r3, r3
 8004a64:	2b01      	cmp	r3, #1
 8004a66:	bf14      	ite	ne
 8004a68:	2301      	movne	r3, #1
 8004a6a:	2300      	moveq	r3, #0
 8004a6c:	b2db      	uxtb	r3, r3
 8004a6e:	e03c      	b.n	8004aea <HAL_TIM_PWM_Start+0x9e>
 8004a70:	683b      	ldr	r3, [r7, #0]
 8004a72:	2b04      	cmp	r3, #4
 8004a74:	d109      	bne.n	8004a8a <HAL_TIM_PWM_Start+0x3e>
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8004a7c:	b2db      	uxtb	r3, r3
 8004a7e:	2b01      	cmp	r3, #1
 8004a80:	bf14      	ite	ne
 8004a82:	2301      	movne	r3, #1
 8004a84:	2300      	moveq	r3, #0
 8004a86:	b2db      	uxtb	r3, r3
 8004a88:	e02f      	b.n	8004aea <HAL_TIM_PWM_Start+0x9e>
 8004a8a:	683b      	ldr	r3, [r7, #0]
 8004a8c:	2b08      	cmp	r3, #8
 8004a8e:	d109      	bne.n	8004aa4 <HAL_TIM_PWM_Start+0x58>
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004a96:	b2db      	uxtb	r3, r3
 8004a98:	2b01      	cmp	r3, #1
 8004a9a:	bf14      	ite	ne
 8004a9c:	2301      	movne	r3, #1
 8004a9e:	2300      	moveq	r3, #0
 8004aa0:	b2db      	uxtb	r3, r3
 8004aa2:	e022      	b.n	8004aea <HAL_TIM_PWM_Start+0x9e>
 8004aa4:	683b      	ldr	r3, [r7, #0]
 8004aa6:	2b0c      	cmp	r3, #12
 8004aa8:	d109      	bne.n	8004abe <HAL_TIM_PWM_Start+0x72>
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004ab0:	b2db      	uxtb	r3, r3
 8004ab2:	2b01      	cmp	r3, #1
 8004ab4:	bf14      	ite	ne
 8004ab6:	2301      	movne	r3, #1
 8004ab8:	2300      	moveq	r3, #0
 8004aba:	b2db      	uxtb	r3, r3
 8004abc:	e015      	b.n	8004aea <HAL_TIM_PWM_Start+0x9e>
 8004abe:	683b      	ldr	r3, [r7, #0]
 8004ac0:	2b10      	cmp	r3, #16
 8004ac2:	d109      	bne.n	8004ad8 <HAL_TIM_PWM_Start+0x8c>
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8004aca:	b2db      	uxtb	r3, r3
 8004acc:	2b01      	cmp	r3, #1
 8004ace:	bf14      	ite	ne
 8004ad0:	2301      	movne	r3, #1
 8004ad2:	2300      	moveq	r3, #0
 8004ad4:	b2db      	uxtb	r3, r3
 8004ad6:	e008      	b.n	8004aea <HAL_TIM_PWM_Start+0x9e>
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8004ade:	b2db      	uxtb	r3, r3
 8004ae0:	2b01      	cmp	r3, #1
 8004ae2:	bf14      	ite	ne
 8004ae4:	2301      	movne	r3, #1
 8004ae6:	2300      	moveq	r3, #0
 8004ae8:	b2db      	uxtb	r3, r3
 8004aea:	2b00      	cmp	r3, #0
 8004aec:	d001      	beq.n	8004af2 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8004aee:	2301      	movs	r3, #1
 8004af0:	e088      	b.n	8004c04 <HAL_TIM_PWM_Start+0x1b8>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004af2:	683b      	ldr	r3, [r7, #0]
 8004af4:	2b00      	cmp	r3, #0
 8004af6:	d104      	bne.n	8004b02 <HAL_TIM_PWM_Start+0xb6>
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	2202      	movs	r2, #2
 8004afc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004b00:	e023      	b.n	8004b4a <HAL_TIM_PWM_Start+0xfe>
 8004b02:	683b      	ldr	r3, [r7, #0]
 8004b04:	2b04      	cmp	r3, #4
 8004b06:	d104      	bne.n	8004b12 <HAL_TIM_PWM_Start+0xc6>
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	2202      	movs	r2, #2
 8004b0c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004b10:	e01b      	b.n	8004b4a <HAL_TIM_PWM_Start+0xfe>
 8004b12:	683b      	ldr	r3, [r7, #0]
 8004b14:	2b08      	cmp	r3, #8
 8004b16:	d104      	bne.n	8004b22 <HAL_TIM_PWM_Start+0xd6>
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	2202      	movs	r2, #2
 8004b1c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004b20:	e013      	b.n	8004b4a <HAL_TIM_PWM_Start+0xfe>
 8004b22:	683b      	ldr	r3, [r7, #0]
 8004b24:	2b0c      	cmp	r3, #12
 8004b26:	d104      	bne.n	8004b32 <HAL_TIM_PWM_Start+0xe6>
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	2202      	movs	r2, #2
 8004b2c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8004b30:	e00b      	b.n	8004b4a <HAL_TIM_PWM_Start+0xfe>
 8004b32:	683b      	ldr	r3, [r7, #0]
 8004b34:	2b10      	cmp	r3, #16
 8004b36:	d104      	bne.n	8004b42 <HAL_TIM_PWM_Start+0xf6>
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	2202      	movs	r2, #2
 8004b3c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004b40:	e003      	b.n	8004b4a <HAL_TIM_PWM_Start+0xfe>
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	2202      	movs	r2, #2
 8004b46:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	681b      	ldr	r3, [r3, #0]
 8004b4e:	2201      	movs	r2, #1
 8004b50:	6839      	ldr	r1, [r7, #0]
 8004b52:	4618      	mov	r0, r3
 8004b54:	f000 fc98 	bl	8005488 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	681b      	ldr	r3, [r3, #0]
 8004b5c:	4a2b      	ldr	r2, [pc, #172]	; (8004c0c <HAL_TIM_PWM_Start+0x1c0>)
 8004b5e:	4293      	cmp	r3, r2
 8004b60:	d00e      	beq.n	8004b80 <HAL_TIM_PWM_Start+0x134>
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	681b      	ldr	r3, [r3, #0]
 8004b66:	4a2a      	ldr	r2, [pc, #168]	; (8004c10 <HAL_TIM_PWM_Start+0x1c4>)
 8004b68:	4293      	cmp	r3, r2
 8004b6a:	d009      	beq.n	8004b80 <HAL_TIM_PWM_Start+0x134>
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	681b      	ldr	r3, [r3, #0]
 8004b70:	4a28      	ldr	r2, [pc, #160]	; (8004c14 <HAL_TIM_PWM_Start+0x1c8>)
 8004b72:	4293      	cmp	r3, r2
 8004b74:	d004      	beq.n	8004b80 <HAL_TIM_PWM_Start+0x134>
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	681b      	ldr	r3, [r3, #0]
 8004b7a:	4a27      	ldr	r2, [pc, #156]	; (8004c18 <HAL_TIM_PWM_Start+0x1cc>)
 8004b7c:	4293      	cmp	r3, r2
 8004b7e:	d101      	bne.n	8004b84 <HAL_TIM_PWM_Start+0x138>
 8004b80:	2301      	movs	r3, #1
 8004b82:	e000      	b.n	8004b86 <HAL_TIM_PWM_Start+0x13a>
 8004b84:	2300      	movs	r3, #0
 8004b86:	2b00      	cmp	r3, #0
 8004b88:	d007      	beq.n	8004b9a <HAL_TIM_PWM_Start+0x14e>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	681b      	ldr	r3, [r3, #0]
 8004b8e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	681b      	ldr	r3, [r3, #0]
 8004b94:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004b98:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	681b      	ldr	r3, [r3, #0]
 8004b9e:	4a1b      	ldr	r2, [pc, #108]	; (8004c0c <HAL_TIM_PWM_Start+0x1c0>)
 8004ba0:	4293      	cmp	r3, r2
 8004ba2:	d00e      	beq.n	8004bc2 <HAL_TIM_PWM_Start+0x176>
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	681b      	ldr	r3, [r3, #0]
 8004ba8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004bac:	d009      	beq.n	8004bc2 <HAL_TIM_PWM_Start+0x176>
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	681b      	ldr	r3, [r3, #0]
 8004bb2:	4a1a      	ldr	r2, [pc, #104]	; (8004c1c <HAL_TIM_PWM_Start+0x1d0>)
 8004bb4:	4293      	cmp	r3, r2
 8004bb6:	d004      	beq.n	8004bc2 <HAL_TIM_PWM_Start+0x176>
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	681b      	ldr	r3, [r3, #0]
 8004bbc:	4a14      	ldr	r2, [pc, #80]	; (8004c10 <HAL_TIM_PWM_Start+0x1c4>)
 8004bbe:	4293      	cmp	r3, r2
 8004bc0:	d115      	bne.n	8004bee <HAL_TIM_PWM_Start+0x1a2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	681b      	ldr	r3, [r3, #0]
 8004bc6:	689a      	ldr	r2, [r3, #8]
 8004bc8:	4b15      	ldr	r3, [pc, #84]	; (8004c20 <HAL_TIM_PWM_Start+0x1d4>)
 8004bca:	4013      	ands	r3, r2
 8004bcc:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004bce:	68fb      	ldr	r3, [r7, #12]
 8004bd0:	2b06      	cmp	r3, #6
 8004bd2:	d015      	beq.n	8004c00 <HAL_TIM_PWM_Start+0x1b4>
 8004bd4:	68fb      	ldr	r3, [r7, #12]
 8004bd6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004bda:	d011      	beq.n	8004c00 <HAL_TIM_PWM_Start+0x1b4>
    {
      __HAL_TIM_ENABLE(htim);
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	681b      	ldr	r3, [r3, #0]
 8004be0:	681a      	ldr	r2, [r3, #0]
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	681b      	ldr	r3, [r3, #0]
 8004be6:	f042 0201 	orr.w	r2, r2, #1
 8004bea:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004bec:	e008      	b.n	8004c00 <HAL_TIM_PWM_Start+0x1b4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	681b      	ldr	r3, [r3, #0]
 8004bf2:	681a      	ldr	r2, [r3, #0]
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	681b      	ldr	r3, [r3, #0]
 8004bf8:	f042 0201 	orr.w	r2, r2, #1
 8004bfc:	601a      	str	r2, [r3, #0]
 8004bfe:	e000      	b.n	8004c02 <HAL_TIM_PWM_Start+0x1b6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004c00:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8004c02:	2300      	movs	r3, #0
}
 8004c04:	4618      	mov	r0, r3
 8004c06:	3710      	adds	r7, #16
 8004c08:	46bd      	mov	sp, r7
 8004c0a:	bd80      	pop	{r7, pc}
 8004c0c:	40012c00 	.word	0x40012c00
 8004c10:	40014000 	.word	0x40014000
 8004c14:	40014400 	.word	0x40014400
 8004c18:	40014800 	.word	0x40014800
 8004c1c:	40000400 	.word	0x40000400
 8004c20:	00010007 	.word	0x00010007

08004c24 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004c24:	b580      	push	{r7, lr}
 8004c26:	b086      	sub	sp, #24
 8004c28:	af00      	add	r7, sp, #0
 8004c2a:	60f8      	str	r0, [r7, #12]
 8004c2c:	60b9      	str	r1, [r7, #8]
 8004c2e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004c30:	2300      	movs	r3, #0
 8004c32:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004c34:	68fb      	ldr	r3, [r7, #12]
 8004c36:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004c3a:	2b01      	cmp	r3, #1
 8004c3c:	d101      	bne.n	8004c42 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8004c3e:	2302      	movs	r3, #2
 8004c40:	e0ff      	b.n	8004e42 <HAL_TIM_PWM_ConfigChannel+0x21e>
 8004c42:	68fb      	ldr	r3, [r7, #12]
 8004c44:	2201      	movs	r2, #1
 8004c46:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	2b14      	cmp	r3, #20
 8004c4e:	f200 80f0 	bhi.w	8004e32 <HAL_TIM_PWM_ConfigChannel+0x20e>
 8004c52:	a201      	add	r2, pc, #4	; (adr r2, 8004c58 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8004c54:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004c58:	08004cad 	.word	0x08004cad
 8004c5c:	08004e33 	.word	0x08004e33
 8004c60:	08004e33 	.word	0x08004e33
 8004c64:	08004e33 	.word	0x08004e33
 8004c68:	08004ced 	.word	0x08004ced
 8004c6c:	08004e33 	.word	0x08004e33
 8004c70:	08004e33 	.word	0x08004e33
 8004c74:	08004e33 	.word	0x08004e33
 8004c78:	08004d2f 	.word	0x08004d2f
 8004c7c:	08004e33 	.word	0x08004e33
 8004c80:	08004e33 	.word	0x08004e33
 8004c84:	08004e33 	.word	0x08004e33
 8004c88:	08004d6f 	.word	0x08004d6f
 8004c8c:	08004e33 	.word	0x08004e33
 8004c90:	08004e33 	.word	0x08004e33
 8004c94:	08004e33 	.word	0x08004e33
 8004c98:	08004db1 	.word	0x08004db1
 8004c9c:	08004e33 	.word	0x08004e33
 8004ca0:	08004e33 	.word	0x08004e33
 8004ca4:	08004e33 	.word	0x08004e33
 8004ca8:	08004df1 	.word	0x08004df1
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004cac:	68fb      	ldr	r3, [r7, #12]
 8004cae:	681b      	ldr	r3, [r3, #0]
 8004cb0:	68b9      	ldr	r1, [r7, #8]
 8004cb2:	4618      	mov	r0, r3
 8004cb4:	f000 f942 	bl	8004f3c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004cb8:	68fb      	ldr	r3, [r7, #12]
 8004cba:	681b      	ldr	r3, [r3, #0]
 8004cbc:	699a      	ldr	r2, [r3, #24]
 8004cbe:	68fb      	ldr	r3, [r7, #12]
 8004cc0:	681b      	ldr	r3, [r3, #0]
 8004cc2:	f042 0208 	orr.w	r2, r2, #8
 8004cc6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004cc8:	68fb      	ldr	r3, [r7, #12]
 8004cca:	681b      	ldr	r3, [r3, #0]
 8004ccc:	699a      	ldr	r2, [r3, #24]
 8004cce:	68fb      	ldr	r3, [r7, #12]
 8004cd0:	681b      	ldr	r3, [r3, #0]
 8004cd2:	f022 0204 	bic.w	r2, r2, #4
 8004cd6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004cd8:	68fb      	ldr	r3, [r7, #12]
 8004cda:	681b      	ldr	r3, [r3, #0]
 8004cdc:	6999      	ldr	r1, [r3, #24]
 8004cde:	68bb      	ldr	r3, [r7, #8]
 8004ce0:	691a      	ldr	r2, [r3, #16]
 8004ce2:	68fb      	ldr	r3, [r7, #12]
 8004ce4:	681b      	ldr	r3, [r3, #0]
 8004ce6:	430a      	orrs	r2, r1
 8004ce8:	619a      	str	r2, [r3, #24]
      break;
 8004cea:	e0a5      	b.n	8004e38 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004cec:	68fb      	ldr	r3, [r7, #12]
 8004cee:	681b      	ldr	r3, [r3, #0]
 8004cf0:	68b9      	ldr	r1, [r7, #8]
 8004cf2:	4618      	mov	r0, r3
 8004cf4:	f000 f9a8 	bl	8005048 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004cf8:	68fb      	ldr	r3, [r7, #12]
 8004cfa:	681b      	ldr	r3, [r3, #0]
 8004cfc:	699a      	ldr	r2, [r3, #24]
 8004cfe:	68fb      	ldr	r3, [r7, #12]
 8004d00:	681b      	ldr	r3, [r3, #0]
 8004d02:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004d06:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004d08:	68fb      	ldr	r3, [r7, #12]
 8004d0a:	681b      	ldr	r3, [r3, #0]
 8004d0c:	699a      	ldr	r2, [r3, #24]
 8004d0e:	68fb      	ldr	r3, [r7, #12]
 8004d10:	681b      	ldr	r3, [r3, #0]
 8004d12:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004d16:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004d18:	68fb      	ldr	r3, [r7, #12]
 8004d1a:	681b      	ldr	r3, [r3, #0]
 8004d1c:	6999      	ldr	r1, [r3, #24]
 8004d1e:	68bb      	ldr	r3, [r7, #8]
 8004d20:	691b      	ldr	r3, [r3, #16]
 8004d22:	021a      	lsls	r2, r3, #8
 8004d24:	68fb      	ldr	r3, [r7, #12]
 8004d26:	681b      	ldr	r3, [r3, #0]
 8004d28:	430a      	orrs	r2, r1
 8004d2a:	619a      	str	r2, [r3, #24]
      break;
 8004d2c:	e084      	b.n	8004e38 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004d2e:	68fb      	ldr	r3, [r7, #12]
 8004d30:	681b      	ldr	r3, [r3, #0]
 8004d32:	68b9      	ldr	r1, [r7, #8]
 8004d34:	4618      	mov	r0, r3
 8004d36:	f000 fa07 	bl	8005148 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004d3a:	68fb      	ldr	r3, [r7, #12]
 8004d3c:	681b      	ldr	r3, [r3, #0]
 8004d3e:	69da      	ldr	r2, [r3, #28]
 8004d40:	68fb      	ldr	r3, [r7, #12]
 8004d42:	681b      	ldr	r3, [r3, #0]
 8004d44:	f042 0208 	orr.w	r2, r2, #8
 8004d48:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8004d4a:	68fb      	ldr	r3, [r7, #12]
 8004d4c:	681b      	ldr	r3, [r3, #0]
 8004d4e:	69da      	ldr	r2, [r3, #28]
 8004d50:	68fb      	ldr	r3, [r7, #12]
 8004d52:	681b      	ldr	r3, [r3, #0]
 8004d54:	f022 0204 	bic.w	r2, r2, #4
 8004d58:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004d5a:	68fb      	ldr	r3, [r7, #12]
 8004d5c:	681b      	ldr	r3, [r3, #0]
 8004d5e:	69d9      	ldr	r1, [r3, #28]
 8004d60:	68bb      	ldr	r3, [r7, #8]
 8004d62:	691a      	ldr	r2, [r3, #16]
 8004d64:	68fb      	ldr	r3, [r7, #12]
 8004d66:	681b      	ldr	r3, [r3, #0]
 8004d68:	430a      	orrs	r2, r1
 8004d6a:	61da      	str	r2, [r3, #28]
      break;
 8004d6c:	e064      	b.n	8004e38 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004d6e:	68fb      	ldr	r3, [r7, #12]
 8004d70:	681b      	ldr	r3, [r3, #0]
 8004d72:	68b9      	ldr	r1, [r7, #8]
 8004d74:	4618      	mov	r0, r3
 8004d76:	f000 fa65 	bl	8005244 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004d7a:	68fb      	ldr	r3, [r7, #12]
 8004d7c:	681b      	ldr	r3, [r3, #0]
 8004d7e:	69da      	ldr	r2, [r3, #28]
 8004d80:	68fb      	ldr	r3, [r7, #12]
 8004d82:	681b      	ldr	r3, [r3, #0]
 8004d84:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004d88:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8004d8a:	68fb      	ldr	r3, [r7, #12]
 8004d8c:	681b      	ldr	r3, [r3, #0]
 8004d8e:	69da      	ldr	r2, [r3, #28]
 8004d90:	68fb      	ldr	r3, [r7, #12]
 8004d92:	681b      	ldr	r3, [r3, #0]
 8004d94:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004d98:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004d9a:	68fb      	ldr	r3, [r7, #12]
 8004d9c:	681b      	ldr	r3, [r3, #0]
 8004d9e:	69d9      	ldr	r1, [r3, #28]
 8004da0:	68bb      	ldr	r3, [r7, #8]
 8004da2:	691b      	ldr	r3, [r3, #16]
 8004da4:	021a      	lsls	r2, r3, #8
 8004da6:	68fb      	ldr	r3, [r7, #12]
 8004da8:	681b      	ldr	r3, [r3, #0]
 8004daa:	430a      	orrs	r2, r1
 8004dac:	61da      	str	r2, [r3, #28]
      break;
 8004dae:	e043      	b.n	8004e38 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8004db0:	68fb      	ldr	r3, [r7, #12]
 8004db2:	681b      	ldr	r3, [r3, #0]
 8004db4:	68b9      	ldr	r1, [r7, #8]
 8004db6:	4618      	mov	r0, r3
 8004db8:	f000 faa8 	bl	800530c <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8004dbc:	68fb      	ldr	r3, [r7, #12]
 8004dbe:	681b      	ldr	r3, [r3, #0]
 8004dc0:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8004dc2:	68fb      	ldr	r3, [r7, #12]
 8004dc4:	681b      	ldr	r3, [r3, #0]
 8004dc6:	f042 0208 	orr.w	r2, r2, #8
 8004dca:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8004dcc:	68fb      	ldr	r3, [r7, #12]
 8004dce:	681b      	ldr	r3, [r3, #0]
 8004dd0:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8004dd2:	68fb      	ldr	r3, [r7, #12]
 8004dd4:	681b      	ldr	r3, [r3, #0]
 8004dd6:	f022 0204 	bic.w	r2, r2, #4
 8004dda:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8004ddc:	68fb      	ldr	r3, [r7, #12]
 8004dde:	681b      	ldr	r3, [r3, #0]
 8004de0:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8004de2:	68bb      	ldr	r3, [r7, #8]
 8004de4:	691a      	ldr	r2, [r3, #16]
 8004de6:	68fb      	ldr	r3, [r7, #12]
 8004de8:	681b      	ldr	r3, [r3, #0]
 8004dea:	430a      	orrs	r2, r1
 8004dec:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8004dee:	e023      	b.n	8004e38 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8004df0:	68fb      	ldr	r3, [r7, #12]
 8004df2:	681b      	ldr	r3, [r3, #0]
 8004df4:	68b9      	ldr	r1, [r7, #8]
 8004df6:	4618      	mov	r0, r3
 8004df8:	f000 fae6 	bl	80053c8 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8004dfc:	68fb      	ldr	r3, [r7, #12]
 8004dfe:	681b      	ldr	r3, [r3, #0]
 8004e00:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8004e02:	68fb      	ldr	r3, [r7, #12]
 8004e04:	681b      	ldr	r3, [r3, #0]
 8004e06:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004e0a:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8004e0c:	68fb      	ldr	r3, [r7, #12]
 8004e0e:	681b      	ldr	r3, [r3, #0]
 8004e10:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8004e12:	68fb      	ldr	r3, [r7, #12]
 8004e14:	681b      	ldr	r3, [r3, #0]
 8004e16:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004e1a:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8004e1c:	68fb      	ldr	r3, [r7, #12]
 8004e1e:	681b      	ldr	r3, [r3, #0]
 8004e20:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8004e22:	68bb      	ldr	r3, [r7, #8]
 8004e24:	691b      	ldr	r3, [r3, #16]
 8004e26:	021a      	lsls	r2, r3, #8
 8004e28:	68fb      	ldr	r3, [r7, #12]
 8004e2a:	681b      	ldr	r3, [r3, #0]
 8004e2c:	430a      	orrs	r2, r1
 8004e2e:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8004e30:	e002      	b.n	8004e38 <HAL_TIM_PWM_ConfigChannel+0x214>
    }
#endif /* TIM_CCER_CC6E */

    default:
      status = HAL_ERROR;
 8004e32:	2301      	movs	r3, #1
 8004e34:	75fb      	strb	r3, [r7, #23]
      break;
 8004e36:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8004e38:	68fb      	ldr	r3, [r7, #12]
 8004e3a:	2200      	movs	r2, #0
 8004e3c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8004e40:	7dfb      	ldrb	r3, [r7, #23]
}
 8004e42:	4618      	mov	r0, r3
 8004e44:	3718      	adds	r7, #24
 8004e46:	46bd      	mov	sp, r7
 8004e48:	bd80      	pop	{r7, pc}
 8004e4a:	bf00      	nop

08004e4c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8004e4c:	b480      	push	{r7}
 8004e4e:	b085      	sub	sp, #20
 8004e50:	af00      	add	r7, sp, #0
 8004e52:	6078      	str	r0, [r7, #4]
 8004e54:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	681b      	ldr	r3, [r3, #0]
 8004e5a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	4a32      	ldr	r2, [pc, #200]	; (8004f28 <TIM_Base_SetConfig+0xdc>)
 8004e60:	4293      	cmp	r3, r2
 8004e62:	d007      	beq.n	8004e74 <TIM_Base_SetConfig+0x28>
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004e6a:	d003      	beq.n	8004e74 <TIM_Base_SetConfig+0x28>
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	4a2f      	ldr	r2, [pc, #188]	; (8004f2c <TIM_Base_SetConfig+0xe0>)
 8004e70:	4293      	cmp	r3, r2
 8004e72:	d108      	bne.n	8004e86 <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004e74:	68fb      	ldr	r3, [r7, #12]
 8004e76:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004e7a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004e7c:	683b      	ldr	r3, [r7, #0]
 8004e7e:	685b      	ldr	r3, [r3, #4]
 8004e80:	68fa      	ldr	r2, [r7, #12]
 8004e82:	4313      	orrs	r3, r2
 8004e84:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	4a27      	ldr	r2, [pc, #156]	; (8004f28 <TIM_Base_SetConfig+0xdc>)
 8004e8a:	4293      	cmp	r3, r2
 8004e8c:	d013      	beq.n	8004eb6 <TIM_Base_SetConfig+0x6a>
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004e94:	d00f      	beq.n	8004eb6 <TIM_Base_SetConfig+0x6a>
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	4a24      	ldr	r2, [pc, #144]	; (8004f2c <TIM_Base_SetConfig+0xe0>)
 8004e9a:	4293      	cmp	r3, r2
 8004e9c:	d00b      	beq.n	8004eb6 <TIM_Base_SetConfig+0x6a>
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	4a23      	ldr	r2, [pc, #140]	; (8004f30 <TIM_Base_SetConfig+0xe4>)
 8004ea2:	4293      	cmp	r3, r2
 8004ea4:	d007      	beq.n	8004eb6 <TIM_Base_SetConfig+0x6a>
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	4a22      	ldr	r2, [pc, #136]	; (8004f34 <TIM_Base_SetConfig+0xe8>)
 8004eaa:	4293      	cmp	r3, r2
 8004eac:	d003      	beq.n	8004eb6 <TIM_Base_SetConfig+0x6a>
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	4a21      	ldr	r2, [pc, #132]	; (8004f38 <TIM_Base_SetConfig+0xec>)
 8004eb2:	4293      	cmp	r3, r2
 8004eb4:	d108      	bne.n	8004ec8 <TIM_Base_SetConfig+0x7c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004eb6:	68fb      	ldr	r3, [r7, #12]
 8004eb8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004ebc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004ebe:	683b      	ldr	r3, [r7, #0]
 8004ec0:	68db      	ldr	r3, [r3, #12]
 8004ec2:	68fa      	ldr	r2, [r7, #12]
 8004ec4:	4313      	orrs	r3, r2
 8004ec6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004ec8:	68fb      	ldr	r3, [r7, #12]
 8004eca:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004ece:	683b      	ldr	r3, [r7, #0]
 8004ed0:	695b      	ldr	r3, [r3, #20]
 8004ed2:	4313      	orrs	r3, r2
 8004ed4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	68fa      	ldr	r2, [r7, #12]
 8004eda:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004edc:	683b      	ldr	r3, [r7, #0]
 8004ede:	689a      	ldr	r2, [r3, #8]
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004ee4:	683b      	ldr	r3, [r7, #0]
 8004ee6:	681a      	ldr	r2, [r3, #0]
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	4a0e      	ldr	r2, [pc, #56]	; (8004f28 <TIM_Base_SetConfig+0xdc>)
 8004ef0:	4293      	cmp	r3, r2
 8004ef2:	d00b      	beq.n	8004f0c <TIM_Base_SetConfig+0xc0>
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	4a0e      	ldr	r2, [pc, #56]	; (8004f30 <TIM_Base_SetConfig+0xe4>)
 8004ef8:	4293      	cmp	r3, r2
 8004efa:	d007      	beq.n	8004f0c <TIM_Base_SetConfig+0xc0>
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	4a0d      	ldr	r2, [pc, #52]	; (8004f34 <TIM_Base_SetConfig+0xe8>)
 8004f00:	4293      	cmp	r3, r2
 8004f02:	d003      	beq.n	8004f0c <TIM_Base_SetConfig+0xc0>
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	4a0c      	ldr	r2, [pc, #48]	; (8004f38 <TIM_Base_SetConfig+0xec>)
 8004f08:	4293      	cmp	r3, r2
 8004f0a:	d103      	bne.n	8004f14 <TIM_Base_SetConfig+0xc8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004f0c:	683b      	ldr	r3, [r7, #0]
 8004f0e:	691a      	ldr	r2, [r3, #16]
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	2201      	movs	r2, #1
 8004f18:	615a      	str	r2, [r3, #20]
}
 8004f1a:	bf00      	nop
 8004f1c:	3714      	adds	r7, #20
 8004f1e:	46bd      	mov	sp, r7
 8004f20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f24:	4770      	bx	lr
 8004f26:	bf00      	nop
 8004f28:	40012c00 	.word	0x40012c00
 8004f2c:	40000400 	.word	0x40000400
 8004f30:	40014000 	.word	0x40014000
 8004f34:	40014400 	.word	0x40014400
 8004f38:	40014800 	.word	0x40014800

08004f3c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004f3c:	b480      	push	{r7}
 8004f3e:	b087      	sub	sp, #28
 8004f40:	af00      	add	r7, sp, #0
 8004f42:	6078      	str	r0, [r7, #4]
 8004f44:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	6a1b      	ldr	r3, [r3, #32]
 8004f4a:	f023 0201 	bic.w	r2, r3, #1
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	6a1b      	ldr	r3, [r3, #32]
 8004f56:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	685b      	ldr	r3, [r3, #4]
 8004f5c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	699b      	ldr	r3, [r3, #24]
 8004f62:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004f64:	68fb      	ldr	r3, [r7, #12]
 8004f66:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004f6a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004f6e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004f70:	68fb      	ldr	r3, [r7, #12]
 8004f72:	f023 0303 	bic.w	r3, r3, #3
 8004f76:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004f78:	683b      	ldr	r3, [r7, #0]
 8004f7a:	681b      	ldr	r3, [r3, #0]
 8004f7c:	68fa      	ldr	r2, [r7, #12]
 8004f7e:	4313      	orrs	r3, r2
 8004f80:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8004f82:	697b      	ldr	r3, [r7, #20]
 8004f84:	f023 0302 	bic.w	r3, r3, #2
 8004f88:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8004f8a:	683b      	ldr	r3, [r7, #0]
 8004f8c:	689b      	ldr	r3, [r3, #8]
 8004f8e:	697a      	ldr	r2, [r7, #20]
 8004f90:	4313      	orrs	r3, r2
 8004f92:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	4a28      	ldr	r2, [pc, #160]	; (8005038 <TIM_OC1_SetConfig+0xfc>)
 8004f98:	4293      	cmp	r3, r2
 8004f9a:	d00b      	beq.n	8004fb4 <TIM_OC1_SetConfig+0x78>
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	4a27      	ldr	r2, [pc, #156]	; (800503c <TIM_OC1_SetConfig+0x100>)
 8004fa0:	4293      	cmp	r3, r2
 8004fa2:	d007      	beq.n	8004fb4 <TIM_OC1_SetConfig+0x78>
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	4a26      	ldr	r2, [pc, #152]	; (8005040 <TIM_OC1_SetConfig+0x104>)
 8004fa8:	4293      	cmp	r3, r2
 8004faa:	d003      	beq.n	8004fb4 <TIM_OC1_SetConfig+0x78>
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	4a25      	ldr	r2, [pc, #148]	; (8005044 <TIM_OC1_SetConfig+0x108>)
 8004fb0:	4293      	cmp	r3, r2
 8004fb2:	d10c      	bne.n	8004fce <TIM_OC1_SetConfig+0x92>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8004fb4:	697b      	ldr	r3, [r7, #20]
 8004fb6:	f023 0308 	bic.w	r3, r3, #8
 8004fba:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8004fbc:	683b      	ldr	r3, [r7, #0]
 8004fbe:	68db      	ldr	r3, [r3, #12]
 8004fc0:	697a      	ldr	r2, [r7, #20]
 8004fc2:	4313      	orrs	r3, r2
 8004fc4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8004fc6:	697b      	ldr	r3, [r7, #20]
 8004fc8:	f023 0304 	bic.w	r3, r3, #4
 8004fcc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	4a19      	ldr	r2, [pc, #100]	; (8005038 <TIM_OC1_SetConfig+0xfc>)
 8004fd2:	4293      	cmp	r3, r2
 8004fd4:	d00b      	beq.n	8004fee <TIM_OC1_SetConfig+0xb2>
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	4a18      	ldr	r2, [pc, #96]	; (800503c <TIM_OC1_SetConfig+0x100>)
 8004fda:	4293      	cmp	r3, r2
 8004fdc:	d007      	beq.n	8004fee <TIM_OC1_SetConfig+0xb2>
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	4a17      	ldr	r2, [pc, #92]	; (8005040 <TIM_OC1_SetConfig+0x104>)
 8004fe2:	4293      	cmp	r3, r2
 8004fe4:	d003      	beq.n	8004fee <TIM_OC1_SetConfig+0xb2>
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	4a16      	ldr	r2, [pc, #88]	; (8005044 <TIM_OC1_SetConfig+0x108>)
 8004fea:	4293      	cmp	r3, r2
 8004fec:	d111      	bne.n	8005012 <TIM_OC1_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8004fee:	693b      	ldr	r3, [r7, #16]
 8004ff0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004ff4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8004ff6:	693b      	ldr	r3, [r7, #16]
 8004ff8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004ffc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8004ffe:	683b      	ldr	r3, [r7, #0]
 8005000:	695b      	ldr	r3, [r3, #20]
 8005002:	693a      	ldr	r2, [r7, #16]
 8005004:	4313      	orrs	r3, r2
 8005006:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005008:	683b      	ldr	r3, [r7, #0]
 800500a:	699b      	ldr	r3, [r3, #24]
 800500c:	693a      	ldr	r2, [r7, #16]
 800500e:	4313      	orrs	r3, r2
 8005010:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	693a      	ldr	r2, [r7, #16]
 8005016:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	68fa      	ldr	r2, [r7, #12]
 800501c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800501e:	683b      	ldr	r3, [r7, #0]
 8005020:	685a      	ldr	r2, [r3, #4]
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	697a      	ldr	r2, [r7, #20]
 800502a:	621a      	str	r2, [r3, #32]
}
 800502c:	bf00      	nop
 800502e:	371c      	adds	r7, #28
 8005030:	46bd      	mov	sp, r7
 8005032:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005036:	4770      	bx	lr
 8005038:	40012c00 	.word	0x40012c00
 800503c:	40014000 	.word	0x40014000
 8005040:	40014400 	.word	0x40014400
 8005044:	40014800 	.word	0x40014800

08005048 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005048:	b480      	push	{r7}
 800504a:	b087      	sub	sp, #28
 800504c:	af00      	add	r7, sp, #0
 800504e:	6078      	str	r0, [r7, #4]
 8005050:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	6a1b      	ldr	r3, [r3, #32]
 8005056:	f023 0210 	bic.w	r2, r3, #16
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	6a1b      	ldr	r3, [r3, #32]
 8005062:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	685b      	ldr	r3, [r3, #4]
 8005068:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	699b      	ldr	r3, [r3, #24]
 800506e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005070:	68fb      	ldr	r3, [r7, #12]
 8005072:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8005076:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800507a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800507c:	68fb      	ldr	r3, [r7, #12]
 800507e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005082:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005084:	683b      	ldr	r3, [r7, #0]
 8005086:	681b      	ldr	r3, [r3, #0]
 8005088:	021b      	lsls	r3, r3, #8
 800508a:	68fa      	ldr	r2, [r7, #12]
 800508c:	4313      	orrs	r3, r2
 800508e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005090:	697b      	ldr	r3, [r7, #20]
 8005092:	f023 0320 	bic.w	r3, r3, #32
 8005096:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005098:	683b      	ldr	r3, [r7, #0]
 800509a:	689b      	ldr	r3, [r3, #8]
 800509c:	011b      	lsls	r3, r3, #4
 800509e:	697a      	ldr	r2, [r7, #20]
 80050a0:	4313      	orrs	r3, r2
 80050a2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	4a24      	ldr	r2, [pc, #144]	; (8005138 <TIM_OC2_SetConfig+0xf0>)
 80050a8:	4293      	cmp	r3, r2
 80050aa:	d10d      	bne.n	80050c8 <TIM_OC2_SetConfig+0x80>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80050ac:	697b      	ldr	r3, [r7, #20]
 80050ae:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80050b2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80050b4:	683b      	ldr	r3, [r7, #0]
 80050b6:	68db      	ldr	r3, [r3, #12]
 80050b8:	011b      	lsls	r3, r3, #4
 80050ba:	697a      	ldr	r2, [r7, #20]
 80050bc:	4313      	orrs	r3, r2
 80050be:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80050c0:	697b      	ldr	r3, [r7, #20]
 80050c2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80050c6:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	4a1b      	ldr	r2, [pc, #108]	; (8005138 <TIM_OC2_SetConfig+0xf0>)
 80050cc:	4293      	cmp	r3, r2
 80050ce:	d00b      	beq.n	80050e8 <TIM_OC2_SetConfig+0xa0>
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	4a1a      	ldr	r2, [pc, #104]	; (800513c <TIM_OC2_SetConfig+0xf4>)
 80050d4:	4293      	cmp	r3, r2
 80050d6:	d007      	beq.n	80050e8 <TIM_OC2_SetConfig+0xa0>
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	4a19      	ldr	r2, [pc, #100]	; (8005140 <TIM_OC2_SetConfig+0xf8>)
 80050dc:	4293      	cmp	r3, r2
 80050de:	d003      	beq.n	80050e8 <TIM_OC2_SetConfig+0xa0>
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	4a18      	ldr	r2, [pc, #96]	; (8005144 <TIM_OC2_SetConfig+0xfc>)
 80050e4:	4293      	cmp	r3, r2
 80050e6:	d113      	bne.n	8005110 <TIM_OC2_SetConfig+0xc8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80050e8:	693b      	ldr	r3, [r7, #16]
 80050ea:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80050ee:	613b      	str	r3, [r7, #16]
#if defined(TIM_CR2_OIS2N)
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80050f0:	693b      	ldr	r3, [r7, #16]
 80050f2:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80050f6:	613b      	str	r3, [r7, #16]
#endif /* TIM_CR2_OIS2N */
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80050f8:	683b      	ldr	r3, [r7, #0]
 80050fa:	695b      	ldr	r3, [r3, #20]
 80050fc:	009b      	lsls	r3, r3, #2
 80050fe:	693a      	ldr	r2, [r7, #16]
 8005100:	4313      	orrs	r3, r2
 8005102:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005104:	683b      	ldr	r3, [r7, #0]
 8005106:	699b      	ldr	r3, [r3, #24]
 8005108:	009b      	lsls	r3, r3, #2
 800510a:	693a      	ldr	r2, [r7, #16]
 800510c:	4313      	orrs	r3, r2
 800510e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	693a      	ldr	r2, [r7, #16]
 8005114:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	68fa      	ldr	r2, [r7, #12]
 800511a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800511c:	683b      	ldr	r3, [r7, #0]
 800511e:	685a      	ldr	r2, [r3, #4]
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	697a      	ldr	r2, [r7, #20]
 8005128:	621a      	str	r2, [r3, #32]
}
 800512a:	bf00      	nop
 800512c:	371c      	adds	r7, #28
 800512e:	46bd      	mov	sp, r7
 8005130:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005134:	4770      	bx	lr
 8005136:	bf00      	nop
 8005138:	40012c00 	.word	0x40012c00
 800513c:	40014000 	.word	0x40014000
 8005140:	40014400 	.word	0x40014400
 8005144:	40014800 	.word	0x40014800

08005148 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005148:	b480      	push	{r7}
 800514a:	b087      	sub	sp, #28
 800514c:	af00      	add	r7, sp, #0
 800514e:	6078      	str	r0, [r7, #4]
 8005150:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	6a1b      	ldr	r3, [r3, #32]
 8005156:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	6a1b      	ldr	r3, [r3, #32]
 8005162:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	685b      	ldr	r3, [r3, #4]
 8005168:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	69db      	ldr	r3, [r3, #28]
 800516e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005170:	68fb      	ldr	r3, [r7, #12]
 8005172:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005176:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800517a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800517c:	68fb      	ldr	r3, [r7, #12]
 800517e:	f023 0303 	bic.w	r3, r3, #3
 8005182:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005184:	683b      	ldr	r3, [r7, #0]
 8005186:	681b      	ldr	r3, [r3, #0]
 8005188:	68fa      	ldr	r2, [r7, #12]
 800518a:	4313      	orrs	r3, r2
 800518c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800518e:	697b      	ldr	r3, [r7, #20]
 8005190:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005194:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005196:	683b      	ldr	r3, [r7, #0]
 8005198:	689b      	ldr	r3, [r3, #8]
 800519a:	021b      	lsls	r3, r3, #8
 800519c:	697a      	ldr	r2, [r7, #20]
 800519e:	4313      	orrs	r3, r2
 80051a0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	4a23      	ldr	r2, [pc, #140]	; (8005234 <TIM_OC3_SetConfig+0xec>)
 80051a6:	4293      	cmp	r3, r2
 80051a8:	d10d      	bne.n	80051c6 <TIM_OC3_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80051aa:	697b      	ldr	r3, [r7, #20]
 80051ac:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80051b0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80051b2:	683b      	ldr	r3, [r7, #0]
 80051b4:	68db      	ldr	r3, [r3, #12]
 80051b6:	021b      	lsls	r3, r3, #8
 80051b8:	697a      	ldr	r2, [r7, #20]
 80051ba:	4313      	orrs	r3, r2
 80051bc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80051be:	697b      	ldr	r3, [r7, #20]
 80051c0:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80051c4:	617b      	str	r3, [r7, #20]
  }

#if defined(TIM_CR2_OIS3)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	4a1a      	ldr	r2, [pc, #104]	; (8005234 <TIM_OC3_SetConfig+0xec>)
 80051ca:	4293      	cmp	r3, r2
 80051cc:	d00b      	beq.n	80051e6 <TIM_OC3_SetConfig+0x9e>
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	4a19      	ldr	r2, [pc, #100]	; (8005238 <TIM_OC3_SetConfig+0xf0>)
 80051d2:	4293      	cmp	r3, r2
 80051d4:	d007      	beq.n	80051e6 <TIM_OC3_SetConfig+0x9e>
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	4a18      	ldr	r2, [pc, #96]	; (800523c <TIM_OC3_SetConfig+0xf4>)
 80051da:	4293      	cmp	r3, r2
 80051dc:	d003      	beq.n	80051e6 <TIM_OC3_SetConfig+0x9e>
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	4a17      	ldr	r2, [pc, #92]	; (8005240 <TIM_OC3_SetConfig+0xf8>)
 80051e2:	4293      	cmp	r3, r2
 80051e4:	d113      	bne.n	800520e <TIM_OC3_SetConfig+0xc6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80051e6:	693b      	ldr	r3, [r7, #16]
 80051e8:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80051ec:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80051ee:	693b      	ldr	r3, [r7, #16]
 80051f0:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80051f4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80051f6:	683b      	ldr	r3, [r7, #0]
 80051f8:	695b      	ldr	r3, [r3, #20]
 80051fa:	011b      	lsls	r3, r3, #4
 80051fc:	693a      	ldr	r2, [r7, #16]
 80051fe:	4313      	orrs	r3, r2
 8005200:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005202:	683b      	ldr	r3, [r7, #0]
 8005204:	699b      	ldr	r3, [r3, #24]
 8005206:	011b      	lsls	r3, r3, #4
 8005208:	693a      	ldr	r2, [r7, #16]
 800520a:	4313      	orrs	r3, r2
 800520c:	613b      	str	r3, [r7, #16]
  }
#endif /* TIM_CR2_OIS3 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	693a      	ldr	r2, [r7, #16]
 8005212:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	68fa      	ldr	r2, [r7, #12]
 8005218:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800521a:	683b      	ldr	r3, [r7, #0]
 800521c:	685a      	ldr	r2, [r3, #4]
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	697a      	ldr	r2, [r7, #20]
 8005226:	621a      	str	r2, [r3, #32]
}
 8005228:	bf00      	nop
 800522a:	371c      	adds	r7, #28
 800522c:	46bd      	mov	sp, r7
 800522e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005232:	4770      	bx	lr
 8005234:	40012c00 	.word	0x40012c00
 8005238:	40014000 	.word	0x40014000
 800523c:	40014400 	.word	0x40014400
 8005240:	40014800 	.word	0x40014800

08005244 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005244:	b480      	push	{r7}
 8005246:	b087      	sub	sp, #28
 8005248:	af00      	add	r7, sp, #0
 800524a:	6078      	str	r0, [r7, #4]
 800524c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	6a1b      	ldr	r3, [r3, #32]
 8005252:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	6a1b      	ldr	r3, [r3, #32]
 800525e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	685b      	ldr	r3, [r3, #4]
 8005264:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	69db      	ldr	r3, [r3, #28]
 800526a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800526c:	68fb      	ldr	r3, [r7, #12]
 800526e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8005272:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005276:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005278:	68fb      	ldr	r3, [r7, #12]
 800527a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800527e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005280:	683b      	ldr	r3, [r7, #0]
 8005282:	681b      	ldr	r3, [r3, #0]
 8005284:	021b      	lsls	r3, r3, #8
 8005286:	68fa      	ldr	r2, [r7, #12]
 8005288:	4313      	orrs	r3, r2
 800528a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800528c:	693b      	ldr	r3, [r7, #16]
 800528e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005292:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005294:	683b      	ldr	r3, [r7, #0]
 8005296:	689b      	ldr	r3, [r3, #8]
 8005298:	031b      	lsls	r3, r3, #12
 800529a:	693a      	ldr	r2, [r7, #16]
 800529c:	4313      	orrs	r3, r2
 800529e:	613b      	str	r3, [r7, #16]

#if defined(TIM_CR2_OIS4)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	4a16      	ldr	r2, [pc, #88]	; (80052fc <TIM_OC4_SetConfig+0xb8>)
 80052a4:	4293      	cmp	r3, r2
 80052a6:	d00b      	beq.n	80052c0 <TIM_OC4_SetConfig+0x7c>
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	4a15      	ldr	r2, [pc, #84]	; (8005300 <TIM_OC4_SetConfig+0xbc>)
 80052ac:	4293      	cmp	r3, r2
 80052ae:	d007      	beq.n	80052c0 <TIM_OC4_SetConfig+0x7c>
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	4a14      	ldr	r2, [pc, #80]	; (8005304 <TIM_OC4_SetConfig+0xc0>)
 80052b4:	4293      	cmp	r3, r2
 80052b6:	d003      	beq.n	80052c0 <TIM_OC4_SetConfig+0x7c>
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	4a13      	ldr	r2, [pc, #76]	; (8005308 <TIM_OC4_SetConfig+0xc4>)
 80052bc:	4293      	cmp	r3, r2
 80052be:	d109      	bne.n	80052d4 <TIM_OC4_SetConfig+0x90>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80052c0:	697b      	ldr	r3, [r7, #20]
 80052c2:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80052c6:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80052c8:	683b      	ldr	r3, [r7, #0]
 80052ca:	695b      	ldr	r3, [r3, #20]
 80052cc:	019b      	lsls	r3, r3, #6
 80052ce:	697a      	ldr	r2, [r7, #20]
 80052d0:	4313      	orrs	r3, r2
 80052d2:	617b      	str	r3, [r7, #20]
  }
#endif /* TIM_CR2_OIS4 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	697a      	ldr	r2, [r7, #20]
 80052d8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	68fa      	ldr	r2, [r7, #12]
 80052de:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80052e0:	683b      	ldr	r3, [r7, #0]
 80052e2:	685a      	ldr	r2, [r3, #4]
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	693a      	ldr	r2, [r7, #16]
 80052ec:	621a      	str	r2, [r3, #32]
}
 80052ee:	bf00      	nop
 80052f0:	371c      	adds	r7, #28
 80052f2:	46bd      	mov	sp, r7
 80052f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052f8:	4770      	bx	lr
 80052fa:	bf00      	nop
 80052fc:	40012c00 	.word	0x40012c00
 8005300:	40014000 	.word	0x40014000
 8005304:	40014400 	.word	0x40014400
 8005308:	40014800 	.word	0x40014800

0800530c <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 800530c:	b480      	push	{r7}
 800530e:	b087      	sub	sp, #28
 8005310:	af00      	add	r7, sp, #0
 8005312:	6078      	str	r0, [r7, #4]
 8005314:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	6a1b      	ldr	r3, [r3, #32]
 800531a:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	6a1b      	ldr	r3, [r3, #32]
 8005326:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	685b      	ldr	r3, [r3, #4]
 800532c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005332:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8005334:	68fb      	ldr	r3, [r7, #12]
 8005336:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800533a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800533e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005340:	683b      	ldr	r3, [r7, #0]
 8005342:	681b      	ldr	r3, [r3, #0]
 8005344:	68fa      	ldr	r2, [r7, #12]
 8005346:	4313      	orrs	r3, r2
 8005348:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800534a:	693b      	ldr	r3, [r7, #16]
 800534c:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8005350:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8005352:	683b      	ldr	r3, [r7, #0]
 8005354:	689b      	ldr	r3, [r3, #8]
 8005356:	041b      	lsls	r3, r3, #16
 8005358:	693a      	ldr	r2, [r7, #16]
 800535a:	4313      	orrs	r3, r2
 800535c:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	4a15      	ldr	r2, [pc, #84]	; (80053b8 <TIM_OC5_SetConfig+0xac>)
 8005362:	4293      	cmp	r3, r2
 8005364:	d00b      	beq.n	800537e <TIM_OC5_SetConfig+0x72>
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	4a14      	ldr	r2, [pc, #80]	; (80053bc <TIM_OC5_SetConfig+0xb0>)
 800536a:	4293      	cmp	r3, r2
 800536c:	d007      	beq.n	800537e <TIM_OC5_SetConfig+0x72>
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	4a13      	ldr	r2, [pc, #76]	; (80053c0 <TIM_OC5_SetConfig+0xb4>)
 8005372:	4293      	cmp	r3, r2
 8005374:	d003      	beq.n	800537e <TIM_OC5_SetConfig+0x72>
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	4a12      	ldr	r2, [pc, #72]	; (80053c4 <TIM_OC5_SetConfig+0xb8>)
 800537a:	4293      	cmp	r3, r2
 800537c:	d109      	bne.n	8005392 <TIM_OC5_SetConfig+0x86>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800537e:	697b      	ldr	r3, [r7, #20]
 8005380:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005384:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8005386:	683b      	ldr	r3, [r7, #0]
 8005388:	695b      	ldr	r3, [r3, #20]
 800538a:	021b      	lsls	r3, r3, #8
 800538c:	697a      	ldr	r2, [r7, #20]
 800538e:	4313      	orrs	r3, r2
 8005390:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	697a      	ldr	r2, [r7, #20]
 8005396:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	68fa      	ldr	r2, [r7, #12]
 800539c:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800539e:	683b      	ldr	r3, [r7, #0]
 80053a0:	685a      	ldr	r2, [r3, #4]
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	693a      	ldr	r2, [r7, #16]
 80053aa:	621a      	str	r2, [r3, #32]
}
 80053ac:	bf00      	nop
 80053ae:	371c      	adds	r7, #28
 80053b0:	46bd      	mov	sp, r7
 80053b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053b6:	4770      	bx	lr
 80053b8:	40012c00 	.word	0x40012c00
 80053bc:	40014000 	.word	0x40014000
 80053c0:	40014400 	.word	0x40014400
 80053c4:	40014800 	.word	0x40014800

080053c8 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 80053c8:	b480      	push	{r7}
 80053ca:	b087      	sub	sp, #28
 80053cc:	af00      	add	r7, sp, #0
 80053ce:	6078      	str	r0, [r7, #4]
 80053d0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	6a1b      	ldr	r3, [r3, #32]
 80053d6:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	6a1b      	ldr	r3, [r3, #32]
 80053e2:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	685b      	ldr	r3, [r3, #4]
 80053e8:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80053ee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 80053f0:	68fb      	ldr	r3, [r7, #12]
 80053f2:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80053f6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80053fa:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80053fc:	683b      	ldr	r3, [r7, #0]
 80053fe:	681b      	ldr	r3, [r3, #0]
 8005400:	021b      	lsls	r3, r3, #8
 8005402:	68fa      	ldr	r2, [r7, #12]
 8005404:	4313      	orrs	r3, r2
 8005406:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8005408:	693b      	ldr	r3, [r7, #16]
 800540a:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800540e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8005410:	683b      	ldr	r3, [r7, #0]
 8005412:	689b      	ldr	r3, [r3, #8]
 8005414:	051b      	lsls	r3, r3, #20
 8005416:	693a      	ldr	r2, [r7, #16]
 8005418:	4313      	orrs	r3, r2
 800541a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	4a16      	ldr	r2, [pc, #88]	; (8005478 <TIM_OC6_SetConfig+0xb0>)
 8005420:	4293      	cmp	r3, r2
 8005422:	d00b      	beq.n	800543c <TIM_OC6_SetConfig+0x74>
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	4a15      	ldr	r2, [pc, #84]	; (800547c <TIM_OC6_SetConfig+0xb4>)
 8005428:	4293      	cmp	r3, r2
 800542a:	d007      	beq.n	800543c <TIM_OC6_SetConfig+0x74>
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	4a14      	ldr	r2, [pc, #80]	; (8005480 <TIM_OC6_SetConfig+0xb8>)
 8005430:	4293      	cmp	r3, r2
 8005432:	d003      	beq.n	800543c <TIM_OC6_SetConfig+0x74>
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	4a13      	ldr	r2, [pc, #76]	; (8005484 <TIM_OC6_SetConfig+0xbc>)
 8005438:	4293      	cmp	r3, r2
 800543a:	d109      	bne.n	8005450 <TIM_OC6_SetConfig+0x88>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800543c:	697b      	ldr	r3, [r7, #20]
 800543e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005442:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8005444:	683b      	ldr	r3, [r7, #0]
 8005446:	695b      	ldr	r3, [r3, #20]
 8005448:	029b      	lsls	r3, r3, #10
 800544a:	697a      	ldr	r2, [r7, #20]
 800544c:	4313      	orrs	r3, r2
 800544e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	697a      	ldr	r2, [r7, #20]
 8005454:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	68fa      	ldr	r2, [r7, #12]
 800545a:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800545c:	683b      	ldr	r3, [r7, #0]
 800545e:	685a      	ldr	r2, [r3, #4]
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	693a      	ldr	r2, [r7, #16]
 8005468:	621a      	str	r2, [r3, #32]
}
 800546a:	bf00      	nop
 800546c:	371c      	adds	r7, #28
 800546e:	46bd      	mov	sp, r7
 8005470:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005474:	4770      	bx	lr
 8005476:	bf00      	nop
 8005478:	40012c00 	.word	0x40012c00
 800547c:	40014000 	.word	0x40014000
 8005480:	40014400 	.word	0x40014400
 8005484:	40014800 	.word	0x40014800

08005488 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005488:	b480      	push	{r7}
 800548a:	b087      	sub	sp, #28
 800548c:	af00      	add	r7, sp, #0
 800548e:	60f8      	str	r0, [r7, #12]
 8005490:	60b9      	str	r1, [r7, #8]
 8005492:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005494:	68bb      	ldr	r3, [r7, #8]
 8005496:	f003 031f 	and.w	r3, r3, #31
 800549a:	2201      	movs	r2, #1
 800549c:	fa02 f303 	lsl.w	r3, r2, r3
 80054a0:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80054a2:	68fb      	ldr	r3, [r7, #12]
 80054a4:	6a1a      	ldr	r2, [r3, #32]
 80054a6:	697b      	ldr	r3, [r7, #20]
 80054a8:	43db      	mvns	r3, r3
 80054aa:	401a      	ands	r2, r3
 80054ac:	68fb      	ldr	r3, [r7, #12]
 80054ae:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80054b0:	68fb      	ldr	r3, [r7, #12]
 80054b2:	6a1a      	ldr	r2, [r3, #32]
 80054b4:	68bb      	ldr	r3, [r7, #8]
 80054b6:	f003 031f 	and.w	r3, r3, #31
 80054ba:	6879      	ldr	r1, [r7, #4]
 80054bc:	fa01 f303 	lsl.w	r3, r1, r3
 80054c0:	431a      	orrs	r2, r3
 80054c2:	68fb      	ldr	r3, [r7, #12]
 80054c4:	621a      	str	r2, [r3, #32]
}
 80054c6:	bf00      	nop
 80054c8:	371c      	adds	r7, #28
 80054ca:	46bd      	mov	sp, r7
 80054cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054d0:	4770      	bx	lr
	...

080054d4 <HAL_TIMEx_PWMN_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_PWMN_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80054d4:	b580      	push	{r7, lr}
 80054d6:	b084      	sub	sp, #16
 80054d8:	af00      	add	r7, sp, #0
 80054da:	6078      	str	r0, [r7, #4]
 80054dc:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  /* Check the TIM complementary channel state */
  if (TIM_CHANNEL_N_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80054de:	683b      	ldr	r3, [r7, #0]
 80054e0:	2b00      	cmp	r3, #0
 80054e2:	d109      	bne.n	80054f8 <HAL_TIMEx_PWMN_Start+0x24>
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80054ea:	b2db      	uxtb	r3, r3
 80054ec:	2b01      	cmp	r3, #1
 80054ee:	bf14      	ite	ne
 80054f0:	2301      	movne	r3, #1
 80054f2:	2300      	moveq	r3, #0
 80054f4:	b2db      	uxtb	r3, r3
 80054f6:	e022      	b.n	800553e <HAL_TIMEx_PWMN_Start+0x6a>
 80054f8:	683b      	ldr	r3, [r7, #0]
 80054fa:	2b04      	cmp	r3, #4
 80054fc:	d109      	bne.n	8005512 <HAL_TIMEx_PWMN_Start+0x3e>
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8005504:	b2db      	uxtb	r3, r3
 8005506:	2b01      	cmp	r3, #1
 8005508:	bf14      	ite	ne
 800550a:	2301      	movne	r3, #1
 800550c:	2300      	moveq	r3, #0
 800550e:	b2db      	uxtb	r3, r3
 8005510:	e015      	b.n	800553e <HAL_TIMEx_PWMN_Start+0x6a>
 8005512:	683b      	ldr	r3, [r7, #0]
 8005514:	2b08      	cmp	r3, #8
 8005516:	d109      	bne.n	800552c <HAL_TIMEx_PWMN_Start+0x58>
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 800551e:	b2db      	uxtb	r3, r3
 8005520:	2b01      	cmp	r3, #1
 8005522:	bf14      	ite	ne
 8005524:	2301      	movne	r3, #1
 8005526:	2300      	moveq	r3, #0
 8005528:	b2db      	uxtb	r3, r3
 800552a:	e008      	b.n	800553e <HAL_TIMEx_PWMN_Start+0x6a>
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	f893 3047 	ldrb.w	r3, [r3, #71]	; 0x47
 8005532:	b2db      	uxtb	r3, r3
 8005534:	2b01      	cmp	r3, #1
 8005536:	bf14      	ite	ne
 8005538:	2301      	movne	r3, #1
 800553a:	2300      	moveq	r3, #0
 800553c:	b2db      	uxtb	r3, r3
 800553e:	2b00      	cmp	r3, #0
 8005540:	d001      	beq.n	8005546 <HAL_TIMEx_PWMN_Start+0x72>
  {
    return HAL_ERROR;
 8005542:	2301      	movs	r3, #1
 8005544:	e05f      	b.n	8005606 <HAL_TIMEx_PWMN_Start+0x132>
  }

  /* Set the TIM complementary channel state */
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005546:	683b      	ldr	r3, [r7, #0]
 8005548:	2b00      	cmp	r3, #0
 800554a:	d104      	bne.n	8005556 <HAL_TIMEx_PWMN_Start+0x82>
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	2202      	movs	r2, #2
 8005550:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005554:	e013      	b.n	800557e <HAL_TIMEx_PWMN_Start+0xaa>
 8005556:	683b      	ldr	r3, [r7, #0]
 8005558:	2b04      	cmp	r3, #4
 800555a:	d104      	bne.n	8005566 <HAL_TIMEx_PWMN_Start+0x92>
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	2202      	movs	r2, #2
 8005560:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8005564:	e00b      	b.n	800557e <HAL_TIMEx_PWMN_Start+0xaa>
 8005566:	683b      	ldr	r3, [r7, #0]
 8005568:	2b08      	cmp	r3, #8
 800556a:	d104      	bne.n	8005576 <HAL_TIMEx_PWMN_Start+0xa2>
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	2202      	movs	r2, #2
 8005570:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8005574:	e003      	b.n	800557e <HAL_TIMEx_PWMN_Start+0xaa>
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	2202      	movs	r2, #2
 800557a:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Enable the complementary PWM output  */
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	681b      	ldr	r3, [r3, #0]
 8005582:	2204      	movs	r2, #4
 8005584:	6839      	ldr	r1, [r7, #0]
 8005586:	4618      	mov	r0, r3
 8005588:	f000 f930 	bl	80057ec <TIM_CCxNChannelCmd>

  /* Enable the Main Output */
  __HAL_TIM_MOE_ENABLE(htim);
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	681b      	ldr	r3, [r3, #0]
 8005590:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	681b      	ldr	r3, [r3, #0]
 8005596:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800559a:	645a      	str	r2, [r3, #68]	; 0x44

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	681b      	ldr	r3, [r3, #0]
 80055a0:	4a1b      	ldr	r2, [pc, #108]	; (8005610 <HAL_TIMEx_PWMN_Start+0x13c>)
 80055a2:	4293      	cmp	r3, r2
 80055a4:	d00e      	beq.n	80055c4 <HAL_TIMEx_PWMN_Start+0xf0>
 80055a6:	687b      	ldr	r3, [r7, #4]
 80055a8:	681b      	ldr	r3, [r3, #0]
 80055aa:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80055ae:	d009      	beq.n	80055c4 <HAL_TIMEx_PWMN_Start+0xf0>
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	681b      	ldr	r3, [r3, #0]
 80055b4:	4a17      	ldr	r2, [pc, #92]	; (8005614 <HAL_TIMEx_PWMN_Start+0x140>)
 80055b6:	4293      	cmp	r3, r2
 80055b8:	d004      	beq.n	80055c4 <HAL_TIMEx_PWMN_Start+0xf0>
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	681b      	ldr	r3, [r3, #0]
 80055be:	4a16      	ldr	r2, [pc, #88]	; (8005618 <HAL_TIMEx_PWMN_Start+0x144>)
 80055c0:	4293      	cmp	r3, r2
 80055c2:	d115      	bne.n	80055f0 <HAL_TIMEx_PWMN_Start+0x11c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	681b      	ldr	r3, [r3, #0]
 80055c8:	689a      	ldr	r2, [r3, #8]
 80055ca:	4b14      	ldr	r3, [pc, #80]	; (800561c <HAL_TIMEx_PWMN_Start+0x148>)
 80055cc:	4013      	ands	r3, r2
 80055ce:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80055d0:	68fb      	ldr	r3, [r7, #12]
 80055d2:	2b06      	cmp	r3, #6
 80055d4:	d015      	beq.n	8005602 <HAL_TIMEx_PWMN_Start+0x12e>
 80055d6:	68fb      	ldr	r3, [r7, #12]
 80055d8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80055dc:	d011      	beq.n	8005602 <HAL_TIMEx_PWMN_Start+0x12e>
    {
      __HAL_TIM_ENABLE(htim);
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	681b      	ldr	r3, [r3, #0]
 80055e2:	681a      	ldr	r2, [r3, #0]
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	681b      	ldr	r3, [r3, #0]
 80055e8:	f042 0201 	orr.w	r2, r2, #1
 80055ec:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80055ee:	e008      	b.n	8005602 <HAL_TIMEx_PWMN_Start+0x12e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	681b      	ldr	r3, [r3, #0]
 80055f4:	681a      	ldr	r2, [r3, #0]
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	681b      	ldr	r3, [r3, #0]
 80055fa:	f042 0201 	orr.w	r2, r2, #1
 80055fe:	601a      	str	r2, [r3, #0]
 8005600:	e000      	b.n	8005604 <HAL_TIMEx_PWMN_Start+0x130>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005602:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8005604:	2300      	movs	r3, #0
}
 8005606:	4618      	mov	r0, r3
 8005608:	3710      	adds	r7, #16
 800560a:	46bd      	mov	sp, r7
 800560c:	bd80      	pop	{r7, pc}
 800560e:	bf00      	nop
 8005610:	40012c00 	.word	0x40012c00
 8005614:	40000400 	.word	0x40000400
 8005618:	40014000 	.word	0x40014000
 800561c:	00010007 	.word	0x00010007

08005620 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005620:	b480      	push	{r7}
 8005622:	b085      	sub	sp, #20
 8005624:	af00      	add	r7, sp, #0
 8005626:	6078      	str	r0, [r7, #4]
 8005628:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005630:	2b01      	cmp	r3, #1
 8005632:	d101      	bne.n	8005638 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005634:	2302      	movs	r3, #2
 8005636:	e054      	b.n	80056e2 <HAL_TIMEx_MasterConfigSynchronization+0xc2>
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	2201      	movs	r2, #1
 800563c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	2202      	movs	r2, #2
 8005644:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	681b      	ldr	r3, [r3, #0]
 800564c:	685b      	ldr	r3, [r3, #4]
 800564e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	681b      	ldr	r3, [r3, #0]
 8005654:	689b      	ldr	r3, [r3, #8]
 8005656:	60bb      	str	r3, [r7, #8]

#if defined(TIM_CR2_MMS2)
  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	681b      	ldr	r3, [r3, #0]
 800565c:	4a24      	ldr	r2, [pc, #144]	; (80056f0 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 800565e:	4293      	cmp	r3, r2
 8005660:	d108      	bne.n	8005674 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8005662:	68fb      	ldr	r3, [r7, #12]
 8005664:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8005668:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800566a:	683b      	ldr	r3, [r7, #0]
 800566c:	685b      	ldr	r3, [r3, #4]
 800566e:	68fa      	ldr	r2, [r7, #12]
 8005670:	4313      	orrs	r3, r2
 8005672:	60fb      	str	r3, [r7, #12]
  }
#endif /* TIM_CR2_MMS2 */

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005674:	68fb      	ldr	r3, [r7, #12]
 8005676:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800567a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800567c:	683b      	ldr	r3, [r7, #0]
 800567e:	681b      	ldr	r3, [r3, #0]
 8005680:	68fa      	ldr	r2, [r7, #12]
 8005682:	4313      	orrs	r3, r2
 8005684:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	681b      	ldr	r3, [r3, #0]
 800568a:	68fa      	ldr	r2, [r7, #12]
 800568c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	681b      	ldr	r3, [r3, #0]
 8005692:	4a17      	ldr	r2, [pc, #92]	; (80056f0 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8005694:	4293      	cmp	r3, r2
 8005696:	d00e      	beq.n	80056b6 <HAL_TIMEx_MasterConfigSynchronization+0x96>
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	681b      	ldr	r3, [r3, #0]
 800569c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80056a0:	d009      	beq.n	80056b6 <HAL_TIMEx_MasterConfigSynchronization+0x96>
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	681b      	ldr	r3, [r3, #0]
 80056a6:	4a13      	ldr	r2, [pc, #76]	; (80056f4 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 80056a8:	4293      	cmp	r3, r2
 80056aa:	d004      	beq.n	80056b6 <HAL_TIMEx_MasterConfigSynchronization+0x96>
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	681b      	ldr	r3, [r3, #0]
 80056b0:	4a11      	ldr	r2, [pc, #68]	; (80056f8 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 80056b2:	4293      	cmp	r3, r2
 80056b4:	d10c      	bne.n	80056d0 <HAL_TIMEx_MasterConfigSynchronization+0xb0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80056b6:	68bb      	ldr	r3, [r7, #8]
 80056b8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80056bc:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80056be:	683b      	ldr	r3, [r7, #0]
 80056c0:	689b      	ldr	r3, [r3, #8]
 80056c2:	68ba      	ldr	r2, [r7, #8]
 80056c4:	4313      	orrs	r3, r2
 80056c6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	681b      	ldr	r3, [r3, #0]
 80056cc:	68ba      	ldr	r2, [r7, #8]
 80056ce:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	2201      	movs	r2, #1
 80056d4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	2200      	movs	r2, #0
 80056dc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80056e0:	2300      	movs	r3, #0
}
 80056e2:	4618      	mov	r0, r3
 80056e4:	3714      	adds	r7, #20
 80056e6:	46bd      	mov	sp, r7
 80056e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056ec:	4770      	bx	lr
 80056ee:	bf00      	nop
 80056f0:	40012c00 	.word	0x40012c00
 80056f4:	40000400 	.word	0x40000400
 80056f8:	40014000 	.word	0x40014000

080056fc <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 80056fc:	b480      	push	{r7}
 80056fe:	b085      	sub	sp, #20
 8005700:	af00      	add	r7, sp, #0
 8005702:	6078      	str	r0, [r7, #4]
 8005704:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8005706:	2300      	movs	r3, #0
 8005708:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
#endif /* TIM_BDTR_BKF */
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005710:	2b01      	cmp	r3, #1
 8005712:	d101      	bne.n	8005718 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8005714:	2302      	movs	r3, #2
 8005716:	e060      	b.n	80057da <HAL_TIMEx_ConfigBreakDeadTime+0xde>
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	2201      	movs	r2, #1
 800571c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8005720:	68fb      	ldr	r3, [r7, #12]
 8005722:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8005726:	683b      	ldr	r3, [r7, #0]
 8005728:	68db      	ldr	r3, [r3, #12]
 800572a:	4313      	orrs	r3, r2
 800572c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800572e:	68fb      	ldr	r3, [r7, #12]
 8005730:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8005734:	683b      	ldr	r3, [r7, #0]
 8005736:	689b      	ldr	r3, [r3, #8]
 8005738:	4313      	orrs	r3, r2
 800573a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800573c:	68fb      	ldr	r3, [r7, #12]
 800573e:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8005742:	683b      	ldr	r3, [r7, #0]
 8005744:	685b      	ldr	r3, [r3, #4]
 8005746:	4313      	orrs	r3, r2
 8005748:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800574a:	68fb      	ldr	r3, [r7, #12]
 800574c:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8005750:	683b      	ldr	r3, [r7, #0]
 8005752:	681b      	ldr	r3, [r3, #0]
 8005754:	4313      	orrs	r3, r2
 8005756:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8005758:	68fb      	ldr	r3, [r7, #12]
 800575a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800575e:	683b      	ldr	r3, [r7, #0]
 8005760:	691b      	ldr	r3, [r3, #16]
 8005762:	4313      	orrs	r3, r2
 8005764:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8005766:	68fb      	ldr	r3, [r7, #12]
 8005768:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 800576c:	683b      	ldr	r3, [r7, #0]
 800576e:	695b      	ldr	r3, [r3, #20]
 8005770:	4313      	orrs	r3, r2
 8005772:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8005774:	68fb      	ldr	r3, [r7, #12]
 8005776:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800577a:	683b      	ldr	r3, [r7, #0]
 800577c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800577e:	4313      	orrs	r3, r2
 8005780:	60fb      	str	r3, [r7, #12]
#if defined(TIM_BDTR_BKF)
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8005782:	68fb      	ldr	r3, [r7, #12]
 8005784:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
 8005788:	683b      	ldr	r3, [r7, #0]
 800578a:	699b      	ldr	r3, [r3, #24]
 800578c:	041b      	lsls	r3, r3, #16
 800578e:	4313      	orrs	r3, r2
 8005790:	60fb      	str	r3, [r7, #12]
#endif /* TIM_BDTR_BKF */

#if defined(TIM_BDTR_BK2E)
  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	681b      	ldr	r3, [r3, #0]
 8005796:	4a14      	ldr	r2, [pc, #80]	; (80057e8 <HAL_TIMEx_ConfigBreakDeadTime+0xec>)
 8005798:	4293      	cmp	r3, r2
 800579a:	d115      	bne.n	80057c8 <HAL_TIMEx_ConfigBreakDeadTime+0xcc>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 800579c:	68fb      	ldr	r3, [r7, #12]
 800579e:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 80057a2:	683b      	ldr	r3, [r7, #0]
 80057a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80057a6:	051b      	lsls	r3, r3, #20
 80057a8:	4313      	orrs	r3, r2
 80057aa:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 80057ac:	68fb      	ldr	r3, [r7, #12]
 80057ae:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 80057b2:	683b      	ldr	r3, [r7, #0]
 80057b4:	69db      	ldr	r3, [r3, #28]
 80057b6:	4313      	orrs	r3, r2
 80057b8:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 80057ba:	68fb      	ldr	r3, [r7, #12]
 80057bc:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 80057c0:	683b      	ldr	r3, [r7, #0]
 80057c2:	6a1b      	ldr	r3, [r3, #32]
 80057c4:	4313      	orrs	r3, r2
 80057c6:	60fb      	str	r3, [r7, #12]
  }
#endif /* TIM_BDTR_BK2E */

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	681b      	ldr	r3, [r3, #0]
 80057cc:	68fa      	ldr	r2, [r7, #12]
 80057ce:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	2200      	movs	r2, #0
 80057d4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80057d8:	2300      	movs	r3, #0
}
 80057da:	4618      	mov	r0, r3
 80057dc:	3714      	adds	r7, #20
 80057de:	46bd      	mov	sp, r7
 80057e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057e4:	4770      	bx	lr
 80057e6:	bf00      	nop
 80057e8:	40012c00 	.word	0x40012c00

080057ec <TIM_CCxNChannelCmd>:
  * @param  ChannelNState specifies the TIM Channel CCxNE bit new state.
  *          This parameter can be: TIM_CCxN_ENABLE or TIM_CCxN_Disable.
  * @retval None
  */
static void TIM_CCxNChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelNState)
{
 80057ec:	b480      	push	{r7}
 80057ee:	b087      	sub	sp, #28
 80057f0:	af00      	add	r7, sp, #0
 80057f2:	60f8      	str	r0, [r7, #12]
 80057f4:	60b9      	str	r1, [r7, #8]
 80057f6:	607a      	str	r2, [r7, #4]
  uint32_t tmp;

  tmp = TIM_CCER_CC1NE << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80057f8:	68bb      	ldr	r3, [r7, #8]
 80057fa:	f003 031f 	and.w	r3, r3, #31
 80057fe:	2204      	movs	r2, #4
 8005800:	fa02 f303 	lsl.w	r3, r2, r3
 8005804:	617b      	str	r3, [r7, #20]

  /* Reset the CCxNE Bit */
  TIMx->CCER &=  ~tmp;
 8005806:	68fb      	ldr	r3, [r7, #12]
 8005808:	6a1a      	ldr	r2, [r3, #32]
 800580a:	697b      	ldr	r3, [r7, #20]
 800580c:	43db      	mvns	r3, r3
 800580e:	401a      	ands	r2, r3
 8005810:	68fb      	ldr	r3, [r7, #12]
 8005812:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxNE Bit */
  TIMx->CCER |= (uint32_t)(ChannelNState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005814:	68fb      	ldr	r3, [r7, #12]
 8005816:	6a1a      	ldr	r2, [r3, #32]
 8005818:	68bb      	ldr	r3, [r7, #8]
 800581a:	f003 031f 	and.w	r3, r3, #31
 800581e:	6879      	ldr	r1, [r7, #4]
 8005820:	fa01 f303 	lsl.w	r3, r1, r3
 8005824:	431a      	orrs	r2, r3
 8005826:	68fb      	ldr	r3, [r7, #12]
 8005828:	621a      	str	r2, [r3, #32]
}
 800582a:	bf00      	nop
 800582c:	371c      	adds	r7, #28
 800582e:	46bd      	mov	sp, r7
 8005830:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005834:	4770      	bx	lr
	...

08005838 <__errno>:
 8005838:	4b01      	ldr	r3, [pc, #4]	; (8005840 <__errno+0x8>)
 800583a:	6818      	ldr	r0, [r3, #0]
 800583c:	4770      	bx	lr
 800583e:	bf00      	nop
 8005840:	2000000c 	.word	0x2000000c

08005844 <__libc_init_array>:
 8005844:	b570      	push	{r4, r5, r6, lr}
 8005846:	4d0d      	ldr	r5, [pc, #52]	; (800587c <__libc_init_array+0x38>)
 8005848:	4c0d      	ldr	r4, [pc, #52]	; (8005880 <__libc_init_array+0x3c>)
 800584a:	1b64      	subs	r4, r4, r5
 800584c:	10a4      	asrs	r4, r4, #2
 800584e:	2600      	movs	r6, #0
 8005850:	42a6      	cmp	r6, r4
 8005852:	d109      	bne.n	8005868 <__libc_init_array+0x24>
 8005854:	4d0b      	ldr	r5, [pc, #44]	; (8005884 <__libc_init_array+0x40>)
 8005856:	4c0c      	ldr	r4, [pc, #48]	; (8005888 <__libc_init_array+0x44>)
 8005858:	f003 fb08 	bl	8008e6c <_init>
 800585c:	1b64      	subs	r4, r4, r5
 800585e:	10a4      	asrs	r4, r4, #2
 8005860:	2600      	movs	r6, #0
 8005862:	42a6      	cmp	r6, r4
 8005864:	d105      	bne.n	8005872 <__libc_init_array+0x2e>
 8005866:	bd70      	pop	{r4, r5, r6, pc}
 8005868:	f855 3b04 	ldr.w	r3, [r5], #4
 800586c:	4798      	blx	r3
 800586e:	3601      	adds	r6, #1
 8005870:	e7ee      	b.n	8005850 <__libc_init_array+0xc>
 8005872:	f855 3b04 	ldr.w	r3, [r5], #4
 8005876:	4798      	blx	r3
 8005878:	3601      	adds	r6, #1
 800587a:	e7f2      	b.n	8005862 <__libc_init_array+0x1e>
 800587c:	08009674 	.word	0x08009674
 8005880:	08009674 	.word	0x08009674
 8005884:	08009674 	.word	0x08009674
 8005888:	08009678 	.word	0x08009678

0800588c <memset>:
 800588c:	4402      	add	r2, r0
 800588e:	4603      	mov	r3, r0
 8005890:	4293      	cmp	r3, r2
 8005892:	d100      	bne.n	8005896 <memset+0xa>
 8005894:	4770      	bx	lr
 8005896:	f803 1b01 	strb.w	r1, [r3], #1
 800589a:	e7f9      	b.n	8005890 <memset+0x4>

0800589c <__cvt>:
 800589c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80058a0:	ec55 4b10 	vmov	r4, r5, d0
 80058a4:	2d00      	cmp	r5, #0
 80058a6:	460e      	mov	r6, r1
 80058a8:	4619      	mov	r1, r3
 80058aa:	462b      	mov	r3, r5
 80058ac:	bfbb      	ittet	lt
 80058ae:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 80058b2:	461d      	movlt	r5, r3
 80058b4:	2300      	movge	r3, #0
 80058b6:	232d      	movlt	r3, #45	; 0x2d
 80058b8:	700b      	strb	r3, [r1, #0]
 80058ba:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80058bc:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 80058c0:	4691      	mov	r9, r2
 80058c2:	f023 0820 	bic.w	r8, r3, #32
 80058c6:	bfbc      	itt	lt
 80058c8:	4622      	movlt	r2, r4
 80058ca:	4614      	movlt	r4, r2
 80058cc:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80058d0:	d005      	beq.n	80058de <__cvt+0x42>
 80058d2:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 80058d6:	d100      	bne.n	80058da <__cvt+0x3e>
 80058d8:	3601      	adds	r6, #1
 80058da:	2102      	movs	r1, #2
 80058dc:	e000      	b.n	80058e0 <__cvt+0x44>
 80058de:	2103      	movs	r1, #3
 80058e0:	ab03      	add	r3, sp, #12
 80058e2:	9301      	str	r3, [sp, #4]
 80058e4:	ab02      	add	r3, sp, #8
 80058e6:	9300      	str	r3, [sp, #0]
 80058e8:	ec45 4b10 	vmov	d0, r4, r5
 80058ec:	4653      	mov	r3, sl
 80058ee:	4632      	mov	r2, r6
 80058f0:	f000 fcca 	bl	8006288 <_dtoa_r>
 80058f4:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 80058f8:	4607      	mov	r7, r0
 80058fa:	d102      	bne.n	8005902 <__cvt+0x66>
 80058fc:	f019 0f01 	tst.w	r9, #1
 8005900:	d022      	beq.n	8005948 <__cvt+0xac>
 8005902:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8005906:	eb07 0906 	add.w	r9, r7, r6
 800590a:	d110      	bne.n	800592e <__cvt+0x92>
 800590c:	783b      	ldrb	r3, [r7, #0]
 800590e:	2b30      	cmp	r3, #48	; 0x30
 8005910:	d10a      	bne.n	8005928 <__cvt+0x8c>
 8005912:	2200      	movs	r2, #0
 8005914:	2300      	movs	r3, #0
 8005916:	4620      	mov	r0, r4
 8005918:	4629      	mov	r1, r5
 800591a:	f7fb f8d5 	bl	8000ac8 <__aeabi_dcmpeq>
 800591e:	b918      	cbnz	r0, 8005928 <__cvt+0x8c>
 8005920:	f1c6 0601 	rsb	r6, r6, #1
 8005924:	f8ca 6000 	str.w	r6, [sl]
 8005928:	f8da 3000 	ldr.w	r3, [sl]
 800592c:	4499      	add	r9, r3
 800592e:	2200      	movs	r2, #0
 8005930:	2300      	movs	r3, #0
 8005932:	4620      	mov	r0, r4
 8005934:	4629      	mov	r1, r5
 8005936:	f7fb f8c7 	bl	8000ac8 <__aeabi_dcmpeq>
 800593a:	b108      	cbz	r0, 8005940 <__cvt+0xa4>
 800593c:	f8cd 900c 	str.w	r9, [sp, #12]
 8005940:	2230      	movs	r2, #48	; 0x30
 8005942:	9b03      	ldr	r3, [sp, #12]
 8005944:	454b      	cmp	r3, r9
 8005946:	d307      	bcc.n	8005958 <__cvt+0xbc>
 8005948:	9b03      	ldr	r3, [sp, #12]
 800594a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800594c:	1bdb      	subs	r3, r3, r7
 800594e:	4638      	mov	r0, r7
 8005950:	6013      	str	r3, [r2, #0]
 8005952:	b004      	add	sp, #16
 8005954:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005958:	1c59      	adds	r1, r3, #1
 800595a:	9103      	str	r1, [sp, #12]
 800595c:	701a      	strb	r2, [r3, #0]
 800595e:	e7f0      	b.n	8005942 <__cvt+0xa6>

08005960 <__exponent>:
 8005960:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005962:	4603      	mov	r3, r0
 8005964:	2900      	cmp	r1, #0
 8005966:	bfb8      	it	lt
 8005968:	4249      	neglt	r1, r1
 800596a:	f803 2b02 	strb.w	r2, [r3], #2
 800596e:	bfb4      	ite	lt
 8005970:	222d      	movlt	r2, #45	; 0x2d
 8005972:	222b      	movge	r2, #43	; 0x2b
 8005974:	2909      	cmp	r1, #9
 8005976:	7042      	strb	r2, [r0, #1]
 8005978:	dd2a      	ble.n	80059d0 <__exponent+0x70>
 800597a:	f10d 0407 	add.w	r4, sp, #7
 800597e:	46a4      	mov	ip, r4
 8005980:	270a      	movs	r7, #10
 8005982:	46a6      	mov	lr, r4
 8005984:	460a      	mov	r2, r1
 8005986:	fb91 f6f7 	sdiv	r6, r1, r7
 800598a:	fb07 1516 	mls	r5, r7, r6, r1
 800598e:	3530      	adds	r5, #48	; 0x30
 8005990:	2a63      	cmp	r2, #99	; 0x63
 8005992:	f104 34ff 	add.w	r4, r4, #4294967295
 8005996:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800599a:	4631      	mov	r1, r6
 800599c:	dcf1      	bgt.n	8005982 <__exponent+0x22>
 800599e:	3130      	adds	r1, #48	; 0x30
 80059a0:	f1ae 0502 	sub.w	r5, lr, #2
 80059a4:	f804 1c01 	strb.w	r1, [r4, #-1]
 80059a8:	1c44      	adds	r4, r0, #1
 80059aa:	4629      	mov	r1, r5
 80059ac:	4561      	cmp	r1, ip
 80059ae:	d30a      	bcc.n	80059c6 <__exponent+0x66>
 80059b0:	f10d 0209 	add.w	r2, sp, #9
 80059b4:	eba2 020e 	sub.w	r2, r2, lr
 80059b8:	4565      	cmp	r5, ip
 80059ba:	bf88      	it	hi
 80059bc:	2200      	movhi	r2, #0
 80059be:	4413      	add	r3, r2
 80059c0:	1a18      	subs	r0, r3, r0
 80059c2:	b003      	add	sp, #12
 80059c4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80059c6:	f811 2b01 	ldrb.w	r2, [r1], #1
 80059ca:	f804 2f01 	strb.w	r2, [r4, #1]!
 80059ce:	e7ed      	b.n	80059ac <__exponent+0x4c>
 80059d0:	2330      	movs	r3, #48	; 0x30
 80059d2:	3130      	adds	r1, #48	; 0x30
 80059d4:	7083      	strb	r3, [r0, #2]
 80059d6:	70c1      	strb	r1, [r0, #3]
 80059d8:	1d03      	adds	r3, r0, #4
 80059da:	e7f1      	b.n	80059c0 <__exponent+0x60>

080059dc <_printf_float>:
 80059dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80059e0:	ed2d 8b02 	vpush	{d8}
 80059e4:	b08d      	sub	sp, #52	; 0x34
 80059e6:	460c      	mov	r4, r1
 80059e8:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 80059ec:	4616      	mov	r6, r2
 80059ee:	461f      	mov	r7, r3
 80059f0:	4605      	mov	r5, r0
 80059f2:	f001 fa35 	bl	8006e60 <_localeconv_r>
 80059f6:	f8d0 a000 	ldr.w	sl, [r0]
 80059fa:	4650      	mov	r0, sl
 80059fc:	f7fa fbe8 	bl	80001d0 <strlen>
 8005a00:	2300      	movs	r3, #0
 8005a02:	930a      	str	r3, [sp, #40]	; 0x28
 8005a04:	6823      	ldr	r3, [r4, #0]
 8005a06:	9305      	str	r3, [sp, #20]
 8005a08:	f8d8 3000 	ldr.w	r3, [r8]
 8005a0c:	f894 b018 	ldrb.w	fp, [r4, #24]
 8005a10:	3307      	adds	r3, #7
 8005a12:	f023 0307 	bic.w	r3, r3, #7
 8005a16:	f103 0208 	add.w	r2, r3, #8
 8005a1a:	f8c8 2000 	str.w	r2, [r8]
 8005a1e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005a22:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8005a26:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8005a2a:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8005a2e:	9307      	str	r3, [sp, #28]
 8005a30:	f8cd 8018 	str.w	r8, [sp, #24]
 8005a34:	ee08 0a10 	vmov	s16, r0
 8005a38:	4b9f      	ldr	r3, [pc, #636]	; (8005cb8 <_printf_float+0x2dc>)
 8005a3a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005a3e:	f04f 32ff 	mov.w	r2, #4294967295
 8005a42:	f7fb f873 	bl	8000b2c <__aeabi_dcmpun>
 8005a46:	bb88      	cbnz	r0, 8005aac <_printf_float+0xd0>
 8005a48:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005a4c:	4b9a      	ldr	r3, [pc, #616]	; (8005cb8 <_printf_float+0x2dc>)
 8005a4e:	f04f 32ff 	mov.w	r2, #4294967295
 8005a52:	f7fb f84d 	bl	8000af0 <__aeabi_dcmple>
 8005a56:	bb48      	cbnz	r0, 8005aac <_printf_float+0xd0>
 8005a58:	2200      	movs	r2, #0
 8005a5a:	2300      	movs	r3, #0
 8005a5c:	4640      	mov	r0, r8
 8005a5e:	4649      	mov	r1, r9
 8005a60:	f7fb f83c 	bl	8000adc <__aeabi_dcmplt>
 8005a64:	b110      	cbz	r0, 8005a6c <_printf_float+0x90>
 8005a66:	232d      	movs	r3, #45	; 0x2d
 8005a68:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005a6c:	4b93      	ldr	r3, [pc, #588]	; (8005cbc <_printf_float+0x2e0>)
 8005a6e:	4894      	ldr	r0, [pc, #592]	; (8005cc0 <_printf_float+0x2e4>)
 8005a70:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8005a74:	bf94      	ite	ls
 8005a76:	4698      	movls	r8, r3
 8005a78:	4680      	movhi	r8, r0
 8005a7a:	2303      	movs	r3, #3
 8005a7c:	6123      	str	r3, [r4, #16]
 8005a7e:	9b05      	ldr	r3, [sp, #20]
 8005a80:	f023 0204 	bic.w	r2, r3, #4
 8005a84:	6022      	str	r2, [r4, #0]
 8005a86:	f04f 0900 	mov.w	r9, #0
 8005a8a:	9700      	str	r7, [sp, #0]
 8005a8c:	4633      	mov	r3, r6
 8005a8e:	aa0b      	add	r2, sp, #44	; 0x2c
 8005a90:	4621      	mov	r1, r4
 8005a92:	4628      	mov	r0, r5
 8005a94:	f000 f9d8 	bl	8005e48 <_printf_common>
 8005a98:	3001      	adds	r0, #1
 8005a9a:	f040 8090 	bne.w	8005bbe <_printf_float+0x1e2>
 8005a9e:	f04f 30ff 	mov.w	r0, #4294967295
 8005aa2:	b00d      	add	sp, #52	; 0x34
 8005aa4:	ecbd 8b02 	vpop	{d8}
 8005aa8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005aac:	4642      	mov	r2, r8
 8005aae:	464b      	mov	r3, r9
 8005ab0:	4640      	mov	r0, r8
 8005ab2:	4649      	mov	r1, r9
 8005ab4:	f7fb f83a 	bl	8000b2c <__aeabi_dcmpun>
 8005ab8:	b140      	cbz	r0, 8005acc <_printf_float+0xf0>
 8005aba:	464b      	mov	r3, r9
 8005abc:	2b00      	cmp	r3, #0
 8005abe:	bfbc      	itt	lt
 8005ac0:	232d      	movlt	r3, #45	; 0x2d
 8005ac2:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8005ac6:	487f      	ldr	r0, [pc, #508]	; (8005cc4 <_printf_float+0x2e8>)
 8005ac8:	4b7f      	ldr	r3, [pc, #508]	; (8005cc8 <_printf_float+0x2ec>)
 8005aca:	e7d1      	b.n	8005a70 <_printf_float+0x94>
 8005acc:	6863      	ldr	r3, [r4, #4]
 8005ace:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8005ad2:	9206      	str	r2, [sp, #24]
 8005ad4:	1c5a      	adds	r2, r3, #1
 8005ad6:	d13f      	bne.n	8005b58 <_printf_float+0x17c>
 8005ad8:	2306      	movs	r3, #6
 8005ada:	6063      	str	r3, [r4, #4]
 8005adc:	9b05      	ldr	r3, [sp, #20]
 8005ade:	6861      	ldr	r1, [r4, #4]
 8005ae0:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8005ae4:	2300      	movs	r3, #0
 8005ae6:	9303      	str	r3, [sp, #12]
 8005ae8:	ab0a      	add	r3, sp, #40	; 0x28
 8005aea:	e9cd b301 	strd	fp, r3, [sp, #4]
 8005aee:	ab09      	add	r3, sp, #36	; 0x24
 8005af0:	ec49 8b10 	vmov	d0, r8, r9
 8005af4:	9300      	str	r3, [sp, #0]
 8005af6:	6022      	str	r2, [r4, #0]
 8005af8:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8005afc:	4628      	mov	r0, r5
 8005afe:	f7ff fecd 	bl	800589c <__cvt>
 8005b02:	9b06      	ldr	r3, [sp, #24]
 8005b04:	9909      	ldr	r1, [sp, #36]	; 0x24
 8005b06:	2b47      	cmp	r3, #71	; 0x47
 8005b08:	4680      	mov	r8, r0
 8005b0a:	d108      	bne.n	8005b1e <_printf_float+0x142>
 8005b0c:	1cc8      	adds	r0, r1, #3
 8005b0e:	db02      	blt.n	8005b16 <_printf_float+0x13a>
 8005b10:	6863      	ldr	r3, [r4, #4]
 8005b12:	4299      	cmp	r1, r3
 8005b14:	dd41      	ble.n	8005b9a <_printf_float+0x1be>
 8005b16:	f1ab 0b02 	sub.w	fp, fp, #2
 8005b1a:	fa5f fb8b 	uxtb.w	fp, fp
 8005b1e:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8005b22:	d820      	bhi.n	8005b66 <_printf_float+0x18a>
 8005b24:	3901      	subs	r1, #1
 8005b26:	465a      	mov	r2, fp
 8005b28:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8005b2c:	9109      	str	r1, [sp, #36]	; 0x24
 8005b2e:	f7ff ff17 	bl	8005960 <__exponent>
 8005b32:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005b34:	1813      	adds	r3, r2, r0
 8005b36:	2a01      	cmp	r2, #1
 8005b38:	4681      	mov	r9, r0
 8005b3a:	6123      	str	r3, [r4, #16]
 8005b3c:	dc02      	bgt.n	8005b44 <_printf_float+0x168>
 8005b3e:	6822      	ldr	r2, [r4, #0]
 8005b40:	07d2      	lsls	r2, r2, #31
 8005b42:	d501      	bpl.n	8005b48 <_printf_float+0x16c>
 8005b44:	3301      	adds	r3, #1
 8005b46:	6123      	str	r3, [r4, #16]
 8005b48:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8005b4c:	2b00      	cmp	r3, #0
 8005b4e:	d09c      	beq.n	8005a8a <_printf_float+0xae>
 8005b50:	232d      	movs	r3, #45	; 0x2d
 8005b52:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005b56:	e798      	b.n	8005a8a <_printf_float+0xae>
 8005b58:	9a06      	ldr	r2, [sp, #24]
 8005b5a:	2a47      	cmp	r2, #71	; 0x47
 8005b5c:	d1be      	bne.n	8005adc <_printf_float+0x100>
 8005b5e:	2b00      	cmp	r3, #0
 8005b60:	d1bc      	bne.n	8005adc <_printf_float+0x100>
 8005b62:	2301      	movs	r3, #1
 8005b64:	e7b9      	b.n	8005ada <_printf_float+0xfe>
 8005b66:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8005b6a:	d118      	bne.n	8005b9e <_printf_float+0x1c2>
 8005b6c:	2900      	cmp	r1, #0
 8005b6e:	6863      	ldr	r3, [r4, #4]
 8005b70:	dd0b      	ble.n	8005b8a <_printf_float+0x1ae>
 8005b72:	6121      	str	r1, [r4, #16]
 8005b74:	b913      	cbnz	r3, 8005b7c <_printf_float+0x1a0>
 8005b76:	6822      	ldr	r2, [r4, #0]
 8005b78:	07d0      	lsls	r0, r2, #31
 8005b7a:	d502      	bpl.n	8005b82 <_printf_float+0x1a6>
 8005b7c:	3301      	adds	r3, #1
 8005b7e:	440b      	add	r3, r1
 8005b80:	6123      	str	r3, [r4, #16]
 8005b82:	65a1      	str	r1, [r4, #88]	; 0x58
 8005b84:	f04f 0900 	mov.w	r9, #0
 8005b88:	e7de      	b.n	8005b48 <_printf_float+0x16c>
 8005b8a:	b913      	cbnz	r3, 8005b92 <_printf_float+0x1b6>
 8005b8c:	6822      	ldr	r2, [r4, #0]
 8005b8e:	07d2      	lsls	r2, r2, #31
 8005b90:	d501      	bpl.n	8005b96 <_printf_float+0x1ba>
 8005b92:	3302      	adds	r3, #2
 8005b94:	e7f4      	b.n	8005b80 <_printf_float+0x1a4>
 8005b96:	2301      	movs	r3, #1
 8005b98:	e7f2      	b.n	8005b80 <_printf_float+0x1a4>
 8005b9a:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8005b9e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005ba0:	4299      	cmp	r1, r3
 8005ba2:	db05      	blt.n	8005bb0 <_printf_float+0x1d4>
 8005ba4:	6823      	ldr	r3, [r4, #0]
 8005ba6:	6121      	str	r1, [r4, #16]
 8005ba8:	07d8      	lsls	r0, r3, #31
 8005baa:	d5ea      	bpl.n	8005b82 <_printf_float+0x1a6>
 8005bac:	1c4b      	adds	r3, r1, #1
 8005bae:	e7e7      	b.n	8005b80 <_printf_float+0x1a4>
 8005bb0:	2900      	cmp	r1, #0
 8005bb2:	bfd4      	ite	le
 8005bb4:	f1c1 0202 	rsble	r2, r1, #2
 8005bb8:	2201      	movgt	r2, #1
 8005bba:	4413      	add	r3, r2
 8005bbc:	e7e0      	b.n	8005b80 <_printf_float+0x1a4>
 8005bbe:	6823      	ldr	r3, [r4, #0]
 8005bc0:	055a      	lsls	r2, r3, #21
 8005bc2:	d407      	bmi.n	8005bd4 <_printf_float+0x1f8>
 8005bc4:	6923      	ldr	r3, [r4, #16]
 8005bc6:	4642      	mov	r2, r8
 8005bc8:	4631      	mov	r1, r6
 8005bca:	4628      	mov	r0, r5
 8005bcc:	47b8      	blx	r7
 8005bce:	3001      	adds	r0, #1
 8005bd0:	d12c      	bne.n	8005c2c <_printf_float+0x250>
 8005bd2:	e764      	b.n	8005a9e <_printf_float+0xc2>
 8005bd4:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8005bd8:	f240 80e0 	bls.w	8005d9c <_printf_float+0x3c0>
 8005bdc:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8005be0:	2200      	movs	r2, #0
 8005be2:	2300      	movs	r3, #0
 8005be4:	f7fa ff70 	bl	8000ac8 <__aeabi_dcmpeq>
 8005be8:	2800      	cmp	r0, #0
 8005bea:	d034      	beq.n	8005c56 <_printf_float+0x27a>
 8005bec:	4a37      	ldr	r2, [pc, #220]	; (8005ccc <_printf_float+0x2f0>)
 8005bee:	2301      	movs	r3, #1
 8005bf0:	4631      	mov	r1, r6
 8005bf2:	4628      	mov	r0, r5
 8005bf4:	47b8      	blx	r7
 8005bf6:	3001      	adds	r0, #1
 8005bf8:	f43f af51 	beq.w	8005a9e <_printf_float+0xc2>
 8005bfc:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005c00:	429a      	cmp	r2, r3
 8005c02:	db02      	blt.n	8005c0a <_printf_float+0x22e>
 8005c04:	6823      	ldr	r3, [r4, #0]
 8005c06:	07d8      	lsls	r0, r3, #31
 8005c08:	d510      	bpl.n	8005c2c <_printf_float+0x250>
 8005c0a:	ee18 3a10 	vmov	r3, s16
 8005c0e:	4652      	mov	r2, sl
 8005c10:	4631      	mov	r1, r6
 8005c12:	4628      	mov	r0, r5
 8005c14:	47b8      	blx	r7
 8005c16:	3001      	adds	r0, #1
 8005c18:	f43f af41 	beq.w	8005a9e <_printf_float+0xc2>
 8005c1c:	f04f 0800 	mov.w	r8, #0
 8005c20:	f104 091a 	add.w	r9, r4, #26
 8005c24:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005c26:	3b01      	subs	r3, #1
 8005c28:	4543      	cmp	r3, r8
 8005c2a:	dc09      	bgt.n	8005c40 <_printf_float+0x264>
 8005c2c:	6823      	ldr	r3, [r4, #0]
 8005c2e:	079b      	lsls	r3, r3, #30
 8005c30:	f100 8105 	bmi.w	8005e3e <_printf_float+0x462>
 8005c34:	68e0      	ldr	r0, [r4, #12]
 8005c36:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005c38:	4298      	cmp	r0, r3
 8005c3a:	bfb8      	it	lt
 8005c3c:	4618      	movlt	r0, r3
 8005c3e:	e730      	b.n	8005aa2 <_printf_float+0xc6>
 8005c40:	2301      	movs	r3, #1
 8005c42:	464a      	mov	r2, r9
 8005c44:	4631      	mov	r1, r6
 8005c46:	4628      	mov	r0, r5
 8005c48:	47b8      	blx	r7
 8005c4a:	3001      	adds	r0, #1
 8005c4c:	f43f af27 	beq.w	8005a9e <_printf_float+0xc2>
 8005c50:	f108 0801 	add.w	r8, r8, #1
 8005c54:	e7e6      	b.n	8005c24 <_printf_float+0x248>
 8005c56:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005c58:	2b00      	cmp	r3, #0
 8005c5a:	dc39      	bgt.n	8005cd0 <_printf_float+0x2f4>
 8005c5c:	4a1b      	ldr	r2, [pc, #108]	; (8005ccc <_printf_float+0x2f0>)
 8005c5e:	2301      	movs	r3, #1
 8005c60:	4631      	mov	r1, r6
 8005c62:	4628      	mov	r0, r5
 8005c64:	47b8      	blx	r7
 8005c66:	3001      	adds	r0, #1
 8005c68:	f43f af19 	beq.w	8005a9e <_printf_float+0xc2>
 8005c6c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005c70:	4313      	orrs	r3, r2
 8005c72:	d102      	bne.n	8005c7a <_printf_float+0x29e>
 8005c74:	6823      	ldr	r3, [r4, #0]
 8005c76:	07d9      	lsls	r1, r3, #31
 8005c78:	d5d8      	bpl.n	8005c2c <_printf_float+0x250>
 8005c7a:	ee18 3a10 	vmov	r3, s16
 8005c7e:	4652      	mov	r2, sl
 8005c80:	4631      	mov	r1, r6
 8005c82:	4628      	mov	r0, r5
 8005c84:	47b8      	blx	r7
 8005c86:	3001      	adds	r0, #1
 8005c88:	f43f af09 	beq.w	8005a9e <_printf_float+0xc2>
 8005c8c:	f04f 0900 	mov.w	r9, #0
 8005c90:	f104 0a1a 	add.w	sl, r4, #26
 8005c94:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005c96:	425b      	negs	r3, r3
 8005c98:	454b      	cmp	r3, r9
 8005c9a:	dc01      	bgt.n	8005ca0 <_printf_float+0x2c4>
 8005c9c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005c9e:	e792      	b.n	8005bc6 <_printf_float+0x1ea>
 8005ca0:	2301      	movs	r3, #1
 8005ca2:	4652      	mov	r2, sl
 8005ca4:	4631      	mov	r1, r6
 8005ca6:	4628      	mov	r0, r5
 8005ca8:	47b8      	blx	r7
 8005caa:	3001      	adds	r0, #1
 8005cac:	f43f aef7 	beq.w	8005a9e <_printf_float+0xc2>
 8005cb0:	f109 0901 	add.w	r9, r9, #1
 8005cb4:	e7ee      	b.n	8005c94 <_printf_float+0x2b8>
 8005cb6:	bf00      	nop
 8005cb8:	7fefffff 	.word	0x7fefffff
 8005cbc:	08008ebc 	.word	0x08008ebc
 8005cc0:	08008ec0 	.word	0x08008ec0
 8005cc4:	08008ec8 	.word	0x08008ec8
 8005cc8:	08008ec4 	.word	0x08008ec4
 8005ccc:	08008ecc 	.word	0x08008ecc
 8005cd0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005cd2:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8005cd4:	429a      	cmp	r2, r3
 8005cd6:	bfa8      	it	ge
 8005cd8:	461a      	movge	r2, r3
 8005cda:	2a00      	cmp	r2, #0
 8005cdc:	4691      	mov	r9, r2
 8005cde:	dc37      	bgt.n	8005d50 <_printf_float+0x374>
 8005ce0:	f04f 0b00 	mov.w	fp, #0
 8005ce4:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005ce8:	f104 021a 	add.w	r2, r4, #26
 8005cec:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8005cee:	9305      	str	r3, [sp, #20]
 8005cf0:	eba3 0309 	sub.w	r3, r3, r9
 8005cf4:	455b      	cmp	r3, fp
 8005cf6:	dc33      	bgt.n	8005d60 <_printf_float+0x384>
 8005cf8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005cfc:	429a      	cmp	r2, r3
 8005cfe:	db3b      	blt.n	8005d78 <_printf_float+0x39c>
 8005d00:	6823      	ldr	r3, [r4, #0]
 8005d02:	07da      	lsls	r2, r3, #31
 8005d04:	d438      	bmi.n	8005d78 <_printf_float+0x39c>
 8005d06:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005d08:	9b05      	ldr	r3, [sp, #20]
 8005d0a:	9909      	ldr	r1, [sp, #36]	; 0x24
 8005d0c:	1ad3      	subs	r3, r2, r3
 8005d0e:	eba2 0901 	sub.w	r9, r2, r1
 8005d12:	4599      	cmp	r9, r3
 8005d14:	bfa8      	it	ge
 8005d16:	4699      	movge	r9, r3
 8005d18:	f1b9 0f00 	cmp.w	r9, #0
 8005d1c:	dc35      	bgt.n	8005d8a <_printf_float+0x3ae>
 8005d1e:	f04f 0800 	mov.w	r8, #0
 8005d22:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005d26:	f104 0a1a 	add.w	sl, r4, #26
 8005d2a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005d2e:	1a9b      	subs	r3, r3, r2
 8005d30:	eba3 0309 	sub.w	r3, r3, r9
 8005d34:	4543      	cmp	r3, r8
 8005d36:	f77f af79 	ble.w	8005c2c <_printf_float+0x250>
 8005d3a:	2301      	movs	r3, #1
 8005d3c:	4652      	mov	r2, sl
 8005d3e:	4631      	mov	r1, r6
 8005d40:	4628      	mov	r0, r5
 8005d42:	47b8      	blx	r7
 8005d44:	3001      	adds	r0, #1
 8005d46:	f43f aeaa 	beq.w	8005a9e <_printf_float+0xc2>
 8005d4a:	f108 0801 	add.w	r8, r8, #1
 8005d4e:	e7ec      	b.n	8005d2a <_printf_float+0x34e>
 8005d50:	4613      	mov	r3, r2
 8005d52:	4631      	mov	r1, r6
 8005d54:	4642      	mov	r2, r8
 8005d56:	4628      	mov	r0, r5
 8005d58:	47b8      	blx	r7
 8005d5a:	3001      	adds	r0, #1
 8005d5c:	d1c0      	bne.n	8005ce0 <_printf_float+0x304>
 8005d5e:	e69e      	b.n	8005a9e <_printf_float+0xc2>
 8005d60:	2301      	movs	r3, #1
 8005d62:	4631      	mov	r1, r6
 8005d64:	4628      	mov	r0, r5
 8005d66:	9205      	str	r2, [sp, #20]
 8005d68:	47b8      	blx	r7
 8005d6a:	3001      	adds	r0, #1
 8005d6c:	f43f ae97 	beq.w	8005a9e <_printf_float+0xc2>
 8005d70:	9a05      	ldr	r2, [sp, #20]
 8005d72:	f10b 0b01 	add.w	fp, fp, #1
 8005d76:	e7b9      	b.n	8005cec <_printf_float+0x310>
 8005d78:	ee18 3a10 	vmov	r3, s16
 8005d7c:	4652      	mov	r2, sl
 8005d7e:	4631      	mov	r1, r6
 8005d80:	4628      	mov	r0, r5
 8005d82:	47b8      	blx	r7
 8005d84:	3001      	adds	r0, #1
 8005d86:	d1be      	bne.n	8005d06 <_printf_float+0x32a>
 8005d88:	e689      	b.n	8005a9e <_printf_float+0xc2>
 8005d8a:	9a05      	ldr	r2, [sp, #20]
 8005d8c:	464b      	mov	r3, r9
 8005d8e:	4442      	add	r2, r8
 8005d90:	4631      	mov	r1, r6
 8005d92:	4628      	mov	r0, r5
 8005d94:	47b8      	blx	r7
 8005d96:	3001      	adds	r0, #1
 8005d98:	d1c1      	bne.n	8005d1e <_printf_float+0x342>
 8005d9a:	e680      	b.n	8005a9e <_printf_float+0xc2>
 8005d9c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005d9e:	2a01      	cmp	r2, #1
 8005da0:	dc01      	bgt.n	8005da6 <_printf_float+0x3ca>
 8005da2:	07db      	lsls	r3, r3, #31
 8005da4:	d538      	bpl.n	8005e18 <_printf_float+0x43c>
 8005da6:	2301      	movs	r3, #1
 8005da8:	4642      	mov	r2, r8
 8005daa:	4631      	mov	r1, r6
 8005dac:	4628      	mov	r0, r5
 8005dae:	47b8      	blx	r7
 8005db0:	3001      	adds	r0, #1
 8005db2:	f43f ae74 	beq.w	8005a9e <_printf_float+0xc2>
 8005db6:	ee18 3a10 	vmov	r3, s16
 8005dba:	4652      	mov	r2, sl
 8005dbc:	4631      	mov	r1, r6
 8005dbe:	4628      	mov	r0, r5
 8005dc0:	47b8      	blx	r7
 8005dc2:	3001      	adds	r0, #1
 8005dc4:	f43f ae6b 	beq.w	8005a9e <_printf_float+0xc2>
 8005dc8:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8005dcc:	2200      	movs	r2, #0
 8005dce:	2300      	movs	r3, #0
 8005dd0:	f7fa fe7a 	bl	8000ac8 <__aeabi_dcmpeq>
 8005dd4:	b9d8      	cbnz	r0, 8005e0e <_printf_float+0x432>
 8005dd6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005dd8:	f108 0201 	add.w	r2, r8, #1
 8005ddc:	3b01      	subs	r3, #1
 8005dde:	4631      	mov	r1, r6
 8005de0:	4628      	mov	r0, r5
 8005de2:	47b8      	blx	r7
 8005de4:	3001      	adds	r0, #1
 8005de6:	d10e      	bne.n	8005e06 <_printf_float+0x42a>
 8005de8:	e659      	b.n	8005a9e <_printf_float+0xc2>
 8005dea:	2301      	movs	r3, #1
 8005dec:	4652      	mov	r2, sl
 8005dee:	4631      	mov	r1, r6
 8005df0:	4628      	mov	r0, r5
 8005df2:	47b8      	blx	r7
 8005df4:	3001      	adds	r0, #1
 8005df6:	f43f ae52 	beq.w	8005a9e <_printf_float+0xc2>
 8005dfa:	f108 0801 	add.w	r8, r8, #1
 8005dfe:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005e00:	3b01      	subs	r3, #1
 8005e02:	4543      	cmp	r3, r8
 8005e04:	dcf1      	bgt.n	8005dea <_printf_float+0x40e>
 8005e06:	464b      	mov	r3, r9
 8005e08:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8005e0c:	e6dc      	b.n	8005bc8 <_printf_float+0x1ec>
 8005e0e:	f04f 0800 	mov.w	r8, #0
 8005e12:	f104 0a1a 	add.w	sl, r4, #26
 8005e16:	e7f2      	b.n	8005dfe <_printf_float+0x422>
 8005e18:	2301      	movs	r3, #1
 8005e1a:	4642      	mov	r2, r8
 8005e1c:	e7df      	b.n	8005dde <_printf_float+0x402>
 8005e1e:	2301      	movs	r3, #1
 8005e20:	464a      	mov	r2, r9
 8005e22:	4631      	mov	r1, r6
 8005e24:	4628      	mov	r0, r5
 8005e26:	47b8      	blx	r7
 8005e28:	3001      	adds	r0, #1
 8005e2a:	f43f ae38 	beq.w	8005a9e <_printf_float+0xc2>
 8005e2e:	f108 0801 	add.w	r8, r8, #1
 8005e32:	68e3      	ldr	r3, [r4, #12]
 8005e34:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8005e36:	1a5b      	subs	r3, r3, r1
 8005e38:	4543      	cmp	r3, r8
 8005e3a:	dcf0      	bgt.n	8005e1e <_printf_float+0x442>
 8005e3c:	e6fa      	b.n	8005c34 <_printf_float+0x258>
 8005e3e:	f04f 0800 	mov.w	r8, #0
 8005e42:	f104 0919 	add.w	r9, r4, #25
 8005e46:	e7f4      	b.n	8005e32 <_printf_float+0x456>

08005e48 <_printf_common>:
 8005e48:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005e4c:	4616      	mov	r6, r2
 8005e4e:	4699      	mov	r9, r3
 8005e50:	688a      	ldr	r2, [r1, #8]
 8005e52:	690b      	ldr	r3, [r1, #16]
 8005e54:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8005e58:	4293      	cmp	r3, r2
 8005e5a:	bfb8      	it	lt
 8005e5c:	4613      	movlt	r3, r2
 8005e5e:	6033      	str	r3, [r6, #0]
 8005e60:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8005e64:	4607      	mov	r7, r0
 8005e66:	460c      	mov	r4, r1
 8005e68:	b10a      	cbz	r2, 8005e6e <_printf_common+0x26>
 8005e6a:	3301      	adds	r3, #1
 8005e6c:	6033      	str	r3, [r6, #0]
 8005e6e:	6823      	ldr	r3, [r4, #0]
 8005e70:	0699      	lsls	r1, r3, #26
 8005e72:	bf42      	ittt	mi
 8005e74:	6833      	ldrmi	r3, [r6, #0]
 8005e76:	3302      	addmi	r3, #2
 8005e78:	6033      	strmi	r3, [r6, #0]
 8005e7a:	6825      	ldr	r5, [r4, #0]
 8005e7c:	f015 0506 	ands.w	r5, r5, #6
 8005e80:	d106      	bne.n	8005e90 <_printf_common+0x48>
 8005e82:	f104 0a19 	add.w	sl, r4, #25
 8005e86:	68e3      	ldr	r3, [r4, #12]
 8005e88:	6832      	ldr	r2, [r6, #0]
 8005e8a:	1a9b      	subs	r3, r3, r2
 8005e8c:	42ab      	cmp	r3, r5
 8005e8e:	dc26      	bgt.n	8005ede <_printf_common+0x96>
 8005e90:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8005e94:	1e13      	subs	r3, r2, #0
 8005e96:	6822      	ldr	r2, [r4, #0]
 8005e98:	bf18      	it	ne
 8005e9a:	2301      	movne	r3, #1
 8005e9c:	0692      	lsls	r2, r2, #26
 8005e9e:	d42b      	bmi.n	8005ef8 <_printf_common+0xb0>
 8005ea0:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8005ea4:	4649      	mov	r1, r9
 8005ea6:	4638      	mov	r0, r7
 8005ea8:	47c0      	blx	r8
 8005eaa:	3001      	adds	r0, #1
 8005eac:	d01e      	beq.n	8005eec <_printf_common+0xa4>
 8005eae:	6823      	ldr	r3, [r4, #0]
 8005eb0:	68e5      	ldr	r5, [r4, #12]
 8005eb2:	6832      	ldr	r2, [r6, #0]
 8005eb4:	f003 0306 	and.w	r3, r3, #6
 8005eb8:	2b04      	cmp	r3, #4
 8005eba:	bf08      	it	eq
 8005ebc:	1aad      	subeq	r5, r5, r2
 8005ebe:	68a3      	ldr	r3, [r4, #8]
 8005ec0:	6922      	ldr	r2, [r4, #16]
 8005ec2:	bf0c      	ite	eq
 8005ec4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005ec8:	2500      	movne	r5, #0
 8005eca:	4293      	cmp	r3, r2
 8005ecc:	bfc4      	itt	gt
 8005ece:	1a9b      	subgt	r3, r3, r2
 8005ed0:	18ed      	addgt	r5, r5, r3
 8005ed2:	2600      	movs	r6, #0
 8005ed4:	341a      	adds	r4, #26
 8005ed6:	42b5      	cmp	r5, r6
 8005ed8:	d11a      	bne.n	8005f10 <_printf_common+0xc8>
 8005eda:	2000      	movs	r0, #0
 8005edc:	e008      	b.n	8005ef0 <_printf_common+0xa8>
 8005ede:	2301      	movs	r3, #1
 8005ee0:	4652      	mov	r2, sl
 8005ee2:	4649      	mov	r1, r9
 8005ee4:	4638      	mov	r0, r7
 8005ee6:	47c0      	blx	r8
 8005ee8:	3001      	adds	r0, #1
 8005eea:	d103      	bne.n	8005ef4 <_printf_common+0xac>
 8005eec:	f04f 30ff 	mov.w	r0, #4294967295
 8005ef0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005ef4:	3501      	adds	r5, #1
 8005ef6:	e7c6      	b.n	8005e86 <_printf_common+0x3e>
 8005ef8:	18e1      	adds	r1, r4, r3
 8005efa:	1c5a      	adds	r2, r3, #1
 8005efc:	2030      	movs	r0, #48	; 0x30
 8005efe:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8005f02:	4422      	add	r2, r4
 8005f04:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8005f08:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8005f0c:	3302      	adds	r3, #2
 8005f0e:	e7c7      	b.n	8005ea0 <_printf_common+0x58>
 8005f10:	2301      	movs	r3, #1
 8005f12:	4622      	mov	r2, r4
 8005f14:	4649      	mov	r1, r9
 8005f16:	4638      	mov	r0, r7
 8005f18:	47c0      	blx	r8
 8005f1a:	3001      	adds	r0, #1
 8005f1c:	d0e6      	beq.n	8005eec <_printf_common+0xa4>
 8005f1e:	3601      	adds	r6, #1
 8005f20:	e7d9      	b.n	8005ed6 <_printf_common+0x8e>
	...

08005f24 <_printf_i>:
 8005f24:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005f28:	460c      	mov	r4, r1
 8005f2a:	4691      	mov	r9, r2
 8005f2c:	7e27      	ldrb	r7, [r4, #24]
 8005f2e:	990c      	ldr	r1, [sp, #48]	; 0x30
 8005f30:	2f78      	cmp	r7, #120	; 0x78
 8005f32:	4680      	mov	r8, r0
 8005f34:	469a      	mov	sl, r3
 8005f36:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8005f3a:	d807      	bhi.n	8005f4c <_printf_i+0x28>
 8005f3c:	2f62      	cmp	r7, #98	; 0x62
 8005f3e:	d80a      	bhi.n	8005f56 <_printf_i+0x32>
 8005f40:	2f00      	cmp	r7, #0
 8005f42:	f000 80d8 	beq.w	80060f6 <_printf_i+0x1d2>
 8005f46:	2f58      	cmp	r7, #88	; 0x58
 8005f48:	f000 80a3 	beq.w	8006092 <_printf_i+0x16e>
 8005f4c:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8005f50:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8005f54:	e03a      	b.n	8005fcc <_printf_i+0xa8>
 8005f56:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8005f5a:	2b15      	cmp	r3, #21
 8005f5c:	d8f6      	bhi.n	8005f4c <_printf_i+0x28>
 8005f5e:	a001      	add	r0, pc, #4	; (adr r0, 8005f64 <_printf_i+0x40>)
 8005f60:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8005f64:	08005fbd 	.word	0x08005fbd
 8005f68:	08005fd1 	.word	0x08005fd1
 8005f6c:	08005f4d 	.word	0x08005f4d
 8005f70:	08005f4d 	.word	0x08005f4d
 8005f74:	08005f4d 	.word	0x08005f4d
 8005f78:	08005f4d 	.word	0x08005f4d
 8005f7c:	08005fd1 	.word	0x08005fd1
 8005f80:	08005f4d 	.word	0x08005f4d
 8005f84:	08005f4d 	.word	0x08005f4d
 8005f88:	08005f4d 	.word	0x08005f4d
 8005f8c:	08005f4d 	.word	0x08005f4d
 8005f90:	080060dd 	.word	0x080060dd
 8005f94:	08006001 	.word	0x08006001
 8005f98:	080060bf 	.word	0x080060bf
 8005f9c:	08005f4d 	.word	0x08005f4d
 8005fa0:	08005f4d 	.word	0x08005f4d
 8005fa4:	080060ff 	.word	0x080060ff
 8005fa8:	08005f4d 	.word	0x08005f4d
 8005fac:	08006001 	.word	0x08006001
 8005fb0:	08005f4d 	.word	0x08005f4d
 8005fb4:	08005f4d 	.word	0x08005f4d
 8005fb8:	080060c7 	.word	0x080060c7
 8005fbc:	680b      	ldr	r3, [r1, #0]
 8005fbe:	1d1a      	adds	r2, r3, #4
 8005fc0:	681b      	ldr	r3, [r3, #0]
 8005fc2:	600a      	str	r2, [r1, #0]
 8005fc4:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8005fc8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005fcc:	2301      	movs	r3, #1
 8005fce:	e0a3      	b.n	8006118 <_printf_i+0x1f4>
 8005fd0:	6825      	ldr	r5, [r4, #0]
 8005fd2:	6808      	ldr	r0, [r1, #0]
 8005fd4:	062e      	lsls	r6, r5, #24
 8005fd6:	f100 0304 	add.w	r3, r0, #4
 8005fda:	d50a      	bpl.n	8005ff2 <_printf_i+0xce>
 8005fdc:	6805      	ldr	r5, [r0, #0]
 8005fde:	600b      	str	r3, [r1, #0]
 8005fe0:	2d00      	cmp	r5, #0
 8005fe2:	da03      	bge.n	8005fec <_printf_i+0xc8>
 8005fe4:	232d      	movs	r3, #45	; 0x2d
 8005fe6:	426d      	negs	r5, r5
 8005fe8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005fec:	485e      	ldr	r0, [pc, #376]	; (8006168 <_printf_i+0x244>)
 8005fee:	230a      	movs	r3, #10
 8005ff0:	e019      	b.n	8006026 <_printf_i+0x102>
 8005ff2:	f015 0f40 	tst.w	r5, #64	; 0x40
 8005ff6:	6805      	ldr	r5, [r0, #0]
 8005ff8:	600b      	str	r3, [r1, #0]
 8005ffa:	bf18      	it	ne
 8005ffc:	b22d      	sxthne	r5, r5
 8005ffe:	e7ef      	b.n	8005fe0 <_printf_i+0xbc>
 8006000:	680b      	ldr	r3, [r1, #0]
 8006002:	6825      	ldr	r5, [r4, #0]
 8006004:	1d18      	adds	r0, r3, #4
 8006006:	6008      	str	r0, [r1, #0]
 8006008:	0628      	lsls	r0, r5, #24
 800600a:	d501      	bpl.n	8006010 <_printf_i+0xec>
 800600c:	681d      	ldr	r5, [r3, #0]
 800600e:	e002      	b.n	8006016 <_printf_i+0xf2>
 8006010:	0669      	lsls	r1, r5, #25
 8006012:	d5fb      	bpl.n	800600c <_printf_i+0xe8>
 8006014:	881d      	ldrh	r5, [r3, #0]
 8006016:	4854      	ldr	r0, [pc, #336]	; (8006168 <_printf_i+0x244>)
 8006018:	2f6f      	cmp	r7, #111	; 0x6f
 800601a:	bf0c      	ite	eq
 800601c:	2308      	moveq	r3, #8
 800601e:	230a      	movne	r3, #10
 8006020:	2100      	movs	r1, #0
 8006022:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8006026:	6866      	ldr	r6, [r4, #4]
 8006028:	60a6      	str	r6, [r4, #8]
 800602a:	2e00      	cmp	r6, #0
 800602c:	bfa2      	ittt	ge
 800602e:	6821      	ldrge	r1, [r4, #0]
 8006030:	f021 0104 	bicge.w	r1, r1, #4
 8006034:	6021      	strge	r1, [r4, #0]
 8006036:	b90d      	cbnz	r5, 800603c <_printf_i+0x118>
 8006038:	2e00      	cmp	r6, #0
 800603a:	d04d      	beq.n	80060d8 <_printf_i+0x1b4>
 800603c:	4616      	mov	r6, r2
 800603e:	fbb5 f1f3 	udiv	r1, r5, r3
 8006042:	fb03 5711 	mls	r7, r3, r1, r5
 8006046:	5dc7      	ldrb	r7, [r0, r7]
 8006048:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800604c:	462f      	mov	r7, r5
 800604e:	42bb      	cmp	r3, r7
 8006050:	460d      	mov	r5, r1
 8006052:	d9f4      	bls.n	800603e <_printf_i+0x11a>
 8006054:	2b08      	cmp	r3, #8
 8006056:	d10b      	bne.n	8006070 <_printf_i+0x14c>
 8006058:	6823      	ldr	r3, [r4, #0]
 800605a:	07df      	lsls	r7, r3, #31
 800605c:	d508      	bpl.n	8006070 <_printf_i+0x14c>
 800605e:	6923      	ldr	r3, [r4, #16]
 8006060:	6861      	ldr	r1, [r4, #4]
 8006062:	4299      	cmp	r1, r3
 8006064:	bfde      	ittt	le
 8006066:	2330      	movle	r3, #48	; 0x30
 8006068:	f806 3c01 	strble.w	r3, [r6, #-1]
 800606c:	f106 36ff 	addle.w	r6, r6, #4294967295
 8006070:	1b92      	subs	r2, r2, r6
 8006072:	6122      	str	r2, [r4, #16]
 8006074:	f8cd a000 	str.w	sl, [sp]
 8006078:	464b      	mov	r3, r9
 800607a:	aa03      	add	r2, sp, #12
 800607c:	4621      	mov	r1, r4
 800607e:	4640      	mov	r0, r8
 8006080:	f7ff fee2 	bl	8005e48 <_printf_common>
 8006084:	3001      	adds	r0, #1
 8006086:	d14c      	bne.n	8006122 <_printf_i+0x1fe>
 8006088:	f04f 30ff 	mov.w	r0, #4294967295
 800608c:	b004      	add	sp, #16
 800608e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006092:	4835      	ldr	r0, [pc, #212]	; (8006168 <_printf_i+0x244>)
 8006094:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8006098:	6823      	ldr	r3, [r4, #0]
 800609a:	680e      	ldr	r6, [r1, #0]
 800609c:	061f      	lsls	r7, r3, #24
 800609e:	f856 5b04 	ldr.w	r5, [r6], #4
 80060a2:	600e      	str	r6, [r1, #0]
 80060a4:	d514      	bpl.n	80060d0 <_printf_i+0x1ac>
 80060a6:	07d9      	lsls	r1, r3, #31
 80060a8:	bf44      	itt	mi
 80060aa:	f043 0320 	orrmi.w	r3, r3, #32
 80060ae:	6023      	strmi	r3, [r4, #0]
 80060b0:	b91d      	cbnz	r5, 80060ba <_printf_i+0x196>
 80060b2:	6823      	ldr	r3, [r4, #0]
 80060b4:	f023 0320 	bic.w	r3, r3, #32
 80060b8:	6023      	str	r3, [r4, #0]
 80060ba:	2310      	movs	r3, #16
 80060bc:	e7b0      	b.n	8006020 <_printf_i+0xfc>
 80060be:	6823      	ldr	r3, [r4, #0]
 80060c0:	f043 0320 	orr.w	r3, r3, #32
 80060c4:	6023      	str	r3, [r4, #0]
 80060c6:	2378      	movs	r3, #120	; 0x78
 80060c8:	4828      	ldr	r0, [pc, #160]	; (800616c <_printf_i+0x248>)
 80060ca:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80060ce:	e7e3      	b.n	8006098 <_printf_i+0x174>
 80060d0:	065e      	lsls	r6, r3, #25
 80060d2:	bf48      	it	mi
 80060d4:	b2ad      	uxthmi	r5, r5
 80060d6:	e7e6      	b.n	80060a6 <_printf_i+0x182>
 80060d8:	4616      	mov	r6, r2
 80060da:	e7bb      	b.n	8006054 <_printf_i+0x130>
 80060dc:	680b      	ldr	r3, [r1, #0]
 80060de:	6826      	ldr	r6, [r4, #0]
 80060e0:	6960      	ldr	r0, [r4, #20]
 80060e2:	1d1d      	adds	r5, r3, #4
 80060e4:	600d      	str	r5, [r1, #0]
 80060e6:	0635      	lsls	r5, r6, #24
 80060e8:	681b      	ldr	r3, [r3, #0]
 80060ea:	d501      	bpl.n	80060f0 <_printf_i+0x1cc>
 80060ec:	6018      	str	r0, [r3, #0]
 80060ee:	e002      	b.n	80060f6 <_printf_i+0x1d2>
 80060f0:	0671      	lsls	r1, r6, #25
 80060f2:	d5fb      	bpl.n	80060ec <_printf_i+0x1c8>
 80060f4:	8018      	strh	r0, [r3, #0]
 80060f6:	2300      	movs	r3, #0
 80060f8:	6123      	str	r3, [r4, #16]
 80060fa:	4616      	mov	r6, r2
 80060fc:	e7ba      	b.n	8006074 <_printf_i+0x150>
 80060fe:	680b      	ldr	r3, [r1, #0]
 8006100:	1d1a      	adds	r2, r3, #4
 8006102:	600a      	str	r2, [r1, #0]
 8006104:	681e      	ldr	r6, [r3, #0]
 8006106:	6862      	ldr	r2, [r4, #4]
 8006108:	2100      	movs	r1, #0
 800610a:	4630      	mov	r0, r6
 800610c:	f7fa f868 	bl	80001e0 <memchr>
 8006110:	b108      	cbz	r0, 8006116 <_printf_i+0x1f2>
 8006112:	1b80      	subs	r0, r0, r6
 8006114:	6060      	str	r0, [r4, #4]
 8006116:	6863      	ldr	r3, [r4, #4]
 8006118:	6123      	str	r3, [r4, #16]
 800611a:	2300      	movs	r3, #0
 800611c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006120:	e7a8      	b.n	8006074 <_printf_i+0x150>
 8006122:	6923      	ldr	r3, [r4, #16]
 8006124:	4632      	mov	r2, r6
 8006126:	4649      	mov	r1, r9
 8006128:	4640      	mov	r0, r8
 800612a:	47d0      	blx	sl
 800612c:	3001      	adds	r0, #1
 800612e:	d0ab      	beq.n	8006088 <_printf_i+0x164>
 8006130:	6823      	ldr	r3, [r4, #0]
 8006132:	079b      	lsls	r3, r3, #30
 8006134:	d413      	bmi.n	800615e <_printf_i+0x23a>
 8006136:	68e0      	ldr	r0, [r4, #12]
 8006138:	9b03      	ldr	r3, [sp, #12]
 800613a:	4298      	cmp	r0, r3
 800613c:	bfb8      	it	lt
 800613e:	4618      	movlt	r0, r3
 8006140:	e7a4      	b.n	800608c <_printf_i+0x168>
 8006142:	2301      	movs	r3, #1
 8006144:	4632      	mov	r2, r6
 8006146:	4649      	mov	r1, r9
 8006148:	4640      	mov	r0, r8
 800614a:	47d0      	blx	sl
 800614c:	3001      	adds	r0, #1
 800614e:	d09b      	beq.n	8006088 <_printf_i+0x164>
 8006150:	3501      	adds	r5, #1
 8006152:	68e3      	ldr	r3, [r4, #12]
 8006154:	9903      	ldr	r1, [sp, #12]
 8006156:	1a5b      	subs	r3, r3, r1
 8006158:	42ab      	cmp	r3, r5
 800615a:	dcf2      	bgt.n	8006142 <_printf_i+0x21e>
 800615c:	e7eb      	b.n	8006136 <_printf_i+0x212>
 800615e:	2500      	movs	r5, #0
 8006160:	f104 0619 	add.w	r6, r4, #25
 8006164:	e7f5      	b.n	8006152 <_printf_i+0x22e>
 8006166:	bf00      	nop
 8006168:	08008ece 	.word	0x08008ece
 800616c:	08008edf 	.word	0x08008edf

08006170 <quorem>:
 8006170:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006174:	6903      	ldr	r3, [r0, #16]
 8006176:	690c      	ldr	r4, [r1, #16]
 8006178:	42a3      	cmp	r3, r4
 800617a:	4607      	mov	r7, r0
 800617c:	f2c0 8081 	blt.w	8006282 <quorem+0x112>
 8006180:	3c01      	subs	r4, #1
 8006182:	f101 0814 	add.w	r8, r1, #20
 8006186:	f100 0514 	add.w	r5, r0, #20
 800618a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800618e:	9301      	str	r3, [sp, #4]
 8006190:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8006194:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006198:	3301      	adds	r3, #1
 800619a:	429a      	cmp	r2, r3
 800619c:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 80061a0:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80061a4:	fbb2 f6f3 	udiv	r6, r2, r3
 80061a8:	d331      	bcc.n	800620e <quorem+0x9e>
 80061aa:	f04f 0e00 	mov.w	lr, #0
 80061ae:	4640      	mov	r0, r8
 80061b0:	46ac      	mov	ip, r5
 80061b2:	46f2      	mov	sl, lr
 80061b4:	f850 2b04 	ldr.w	r2, [r0], #4
 80061b8:	b293      	uxth	r3, r2
 80061ba:	fb06 e303 	mla	r3, r6, r3, lr
 80061be:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 80061c2:	b29b      	uxth	r3, r3
 80061c4:	ebaa 0303 	sub.w	r3, sl, r3
 80061c8:	0c12      	lsrs	r2, r2, #16
 80061ca:	f8dc a000 	ldr.w	sl, [ip]
 80061ce:	fb06 e202 	mla	r2, r6, r2, lr
 80061d2:	fa13 f38a 	uxtah	r3, r3, sl
 80061d6:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80061da:	fa1f fa82 	uxth.w	sl, r2
 80061de:	f8dc 2000 	ldr.w	r2, [ip]
 80061e2:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 80061e6:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80061ea:	b29b      	uxth	r3, r3
 80061ec:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80061f0:	4581      	cmp	r9, r0
 80061f2:	f84c 3b04 	str.w	r3, [ip], #4
 80061f6:	ea4f 4a22 	mov.w	sl, r2, asr #16
 80061fa:	d2db      	bcs.n	80061b4 <quorem+0x44>
 80061fc:	f855 300b 	ldr.w	r3, [r5, fp]
 8006200:	b92b      	cbnz	r3, 800620e <quorem+0x9e>
 8006202:	9b01      	ldr	r3, [sp, #4]
 8006204:	3b04      	subs	r3, #4
 8006206:	429d      	cmp	r5, r3
 8006208:	461a      	mov	r2, r3
 800620a:	d32e      	bcc.n	800626a <quorem+0xfa>
 800620c:	613c      	str	r4, [r7, #16]
 800620e:	4638      	mov	r0, r7
 8006210:	f001 f8be 	bl	8007390 <__mcmp>
 8006214:	2800      	cmp	r0, #0
 8006216:	db24      	blt.n	8006262 <quorem+0xf2>
 8006218:	3601      	adds	r6, #1
 800621a:	4628      	mov	r0, r5
 800621c:	f04f 0c00 	mov.w	ip, #0
 8006220:	f858 2b04 	ldr.w	r2, [r8], #4
 8006224:	f8d0 e000 	ldr.w	lr, [r0]
 8006228:	b293      	uxth	r3, r2
 800622a:	ebac 0303 	sub.w	r3, ip, r3
 800622e:	0c12      	lsrs	r2, r2, #16
 8006230:	fa13 f38e 	uxtah	r3, r3, lr
 8006234:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8006238:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800623c:	b29b      	uxth	r3, r3
 800623e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006242:	45c1      	cmp	r9, r8
 8006244:	f840 3b04 	str.w	r3, [r0], #4
 8006248:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800624c:	d2e8      	bcs.n	8006220 <quorem+0xb0>
 800624e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006252:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006256:	b922      	cbnz	r2, 8006262 <quorem+0xf2>
 8006258:	3b04      	subs	r3, #4
 800625a:	429d      	cmp	r5, r3
 800625c:	461a      	mov	r2, r3
 800625e:	d30a      	bcc.n	8006276 <quorem+0x106>
 8006260:	613c      	str	r4, [r7, #16]
 8006262:	4630      	mov	r0, r6
 8006264:	b003      	add	sp, #12
 8006266:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800626a:	6812      	ldr	r2, [r2, #0]
 800626c:	3b04      	subs	r3, #4
 800626e:	2a00      	cmp	r2, #0
 8006270:	d1cc      	bne.n	800620c <quorem+0x9c>
 8006272:	3c01      	subs	r4, #1
 8006274:	e7c7      	b.n	8006206 <quorem+0x96>
 8006276:	6812      	ldr	r2, [r2, #0]
 8006278:	3b04      	subs	r3, #4
 800627a:	2a00      	cmp	r2, #0
 800627c:	d1f0      	bne.n	8006260 <quorem+0xf0>
 800627e:	3c01      	subs	r4, #1
 8006280:	e7eb      	b.n	800625a <quorem+0xea>
 8006282:	2000      	movs	r0, #0
 8006284:	e7ee      	b.n	8006264 <quorem+0xf4>
	...

08006288 <_dtoa_r>:
 8006288:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800628c:	ed2d 8b02 	vpush	{d8}
 8006290:	ec57 6b10 	vmov	r6, r7, d0
 8006294:	b095      	sub	sp, #84	; 0x54
 8006296:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8006298:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800629c:	9105      	str	r1, [sp, #20]
 800629e:	e9cd 6702 	strd	r6, r7, [sp, #8]
 80062a2:	4604      	mov	r4, r0
 80062a4:	9209      	str	r2, [sp, #36]	; 0x24
 80062a6:	930f      	str	r3, [sp, #60]	; 0x3c
 80062a8:	b975      	cbnz	r5, 80062c8 <_dtoa_r+0x40>
 80062aa:	2010      	movs	r0, #16
 80062ac:	f000 fddc 	bl	8006e68 <malloc>
 80062b0:	4602      	mov	r2, r0
 80062b2:	6260      	str	r0, [r4, #36]	; 0x24
 80062b4:	b920      	cbnz	r0, 80062c0 <_dtoa_r+0x38>
 80062b6:	4bb2      	ldr	r3, [pc, #712]	; (8006580 <_dtoa_r+0x2f8>)
 80062b8:	21ea      	movs	r1, #234	; 0xea
 80062ba:	48b2      	ldr	r0, [pc, #712]	; (8006584 <_dtoa_r+0x2fc>)
 80062bc:	f001 fa32 	bl	8007724 <__assert_func>
 80062c0:	e9c0 5501 	strd	r5, r5, [r0, #4]
 80062c4:	6005      	str	r5, [r0, #0]
 80062c6:	60c5      	str	r5, [r0, #12]
 80062c8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80062ca:	6819      	ldr	r1, [r3, #0]
 80062cc:	b151      	cbz	r1, 80062e4 <_dtoa_r+0x5c>
 80062ce:	685a      	ldr	r2, [r3, #4]
 80062d0:	604a      	str	r2, [r1, #4]
 80062d2:	2301      	movs	r3, #1
 80062d4:	4093      	lsls	r3, r2
 80062d6:	608b      	str	r3, [r1, #8]
 80062d8:	4620      	mov	r0, r4
 80062da:	f000 fe1b 	bl	8006f14 <_Bfree>
 80062de:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80062e0:	2200      	movs	r2, #0
 80062e2:	601a      	str	r2, [r3, #0]
 80062e4:	1e3b      	subs	r3, r7, #0
 80062e6:	bfb9      	ittee	lt
 80062e8:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 80062ec:	9303      	strlt	r3, [sp, #12]
 80062ee:	2300      	movge	r3, #0
 80062f0:	f8c8 3000 	strge.w	r3, [r8]
 80062f4:	f8dd 900c 	ldr.w	r9, [sp, #12]
 80062f8:	4ba3      	ldr	r3, [pc, #652]	; (8006588 <_dtoa_r+0x300>)
 80062fa:	bfbc      	itt	lt
 80062fc:	2201      	movlt	r2, #1
 80062fe:	f8c8 2000 	strlt.w	r2, [r8]
 8006302:	ea33 0309 	bics.w	r3, r3, r9
 8006306:	d11b      	bne.n	8006340 <_dtoa_r+0xb8>
 8006308:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800630a:	f242 730f 	movw	r3, #9999	; 0x270f
 800630e:	6013      	str	r3, [r2, #0]
 8006310:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8006314:	4333      	orrs	r3, r6
 8006316:	f000 857a 	beq.w	8006e0e <_dtoa_r+0xb86>
 800631a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800631c:	b963      	cbnz	r3, 8006338 <_dtoa_r+0xb0>
 800631e:	4b9b      	ldr	r3, [pc, #620]	; (800658c <_dtoa_r+0x304>)
 8006320:	e024      	b.n	800636c <_dtoa_r+0xe4>
 8006322:	4b9b      	ldr	r3, [pc, #620]	; (8006590 <_dtoa_r+0x308>)
 8006324:	9300      	str	r3, [sp, #0]
 8006326:	3308      	adds	r3, #8
 8006328:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800632a:	6013      	str	r3, [r2, #0]
 800632c:	9800      	ldr	r0, [sp, #0]
 800632e:	b015      	add	sp, #84	; 0x54
 8006330:	ecbd 8b02 	vpop	{d8}
 8006334:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006338:	4b94      	ldr	r3, [pc, #592]	; (800658c <_dtoa_r+0x304>)
 800633a:	9300      	str	r3, [sp, #0]
 800633c:	3303      	adds	r3, #3
 800633e:	e7f3      	b.n	8006328 <_dtoa_r+0xa0>
 8006340:	ed9d 7b02 	vldr	d7, [sp, #8]
 8006344:	2200      	movs	r2, #0
 8006346:	ec51 0b17 	vmov	r0, r1, d7
 800634a:	2300      	movs	r3, #0
 800634c:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 8006350:	f7fa fbba 	bl	8000ac8 <__aeabi_dcmpeq>
 8006354:	4680      	mov	r8, r0
 8006356:	b158      	cbz	r0, 8006370 <_dtoa_r+0xe8>
 8006358:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800635a:	2301      	movs	r3, #1
 800635c:	6013      	str	r3, [r2, #0]
 800635e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006360:	2b00      	cmp	r3, #0
 8006362:	f000 8551 	beq.w	8006e08 <_dtoa_r+0xb80>
 8006366:	488b      	ldr	r0, [pc, #556]	; (8006594 <_dtoa_r+0x30c>)
 8006368:	6018      	str	r0, [r3, #0]
 800636a:	1e43      	subs	r3, r0, #1
 800636c:	9300      	str	r3, [sp, #0]
 800636e:	e7dd      	b.n	800632c <_dtoa_r+0xa4>
 8006370:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 8006374:	aa12      	add	r2, sp, #72	; 0x48
 8006376:	a913      	add	r1, sp, #76	; 0x4c
 8006378:	4620      	mov	r0, r4
 800637a:	f001 f8ad 	bl	80074d8 <__d2b>
 800637e:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8006382:	4683      	mov	fp, r0
 8006384:	2d00      	cmp	r5, #0
 8006386:	d07c      	beq.n	8006482 <_dtoa_r+0x1fa>
 8006388:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800638a:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
 800638e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006392:	e9dd 670a 	ldrd	r6, r7, [sp, #40]	; 0x28
 8006396:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 800639a:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 800639e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 80063a2:	4b7d      	ldr	r3, [pc, #500]	; (8006598 <_dtoa_r+0x310>)
 80063a4:	2200      	movs	r2, #0
 80063a6:	4630      	mov	r0, r6
 80063a8:	4639      	mov	r1, r7
 80063aa:	f7f9 ff6d 	bl	8000288 <__aeabi_dsub>
 80063ae:	a36e      	add	r3, pc, #440	; (adr r3, 8006568 <_dtoa_r+0x2e0>)
 80063b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80063b4:	f7fa f920 	bl	80005f8 <__aeabi_dmul>
 80063b8:	a36d      	add	r3, pc, #436	; (adr r3, 8006570 <_dtoa_r+0x2e8>)
 80063ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80063be:	f7f9 ff65 	bl	800028c <__adddf3>
 80063c2:	4606      	mov	r6, r0
 80063c4:	4628      	mov	r0, r5
 80063c6:	460f      	mov	r7, r1
 80063c8:	f7fa f8ac 	bl	8000524 <__aeabi_i2d>
 80063cc:	a36a      	add	r3, pc, #424	; (adr r3, 8006578 <_dtoa_r+0x2f0>)
 80063ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80063d2:	f7fa f911 	bl	80005f8 <__aeabi_dmul>
 80063d6:	4602      	mov	r2, r0
 80063d8:	460b      	mov	r3, r1
 80063da:	4630      	mov	r0, r6
 80063dc:	4639      	mov	r1, r7
 80063de:	f7f9 ff55 	bl	800028c <__adddf3>
 80063e2:	4606      	mov	r6, r0
 80063e4:	460f      	mov	r7, r1
 80063e6:	f7fa fbb7 	bl	8000b58 <__aeabi_d2iz>
 80063ea:	2200      	movs	r2, #0
 80063ec:	4682      	mov	sl, r0
 80063ee:	2300      	movs	r3, #0
 80063f0:	4630      	mov	r0, r6
 80063f2:	4639      	mov	r1, r7
 80063f4:	f7fa fb72 	bl	8000adc <__aeabi_dcmplt>
 80063f8:	b148      	cbz	r0, 800640e <_dtoa_r+0x186>
 80063fa:	4650      	mov	r0, sl
 80063fc:	f7fa f892 	bl	8000524 <__aeabi_i2d>
 8006400:	4632      	mov	r2, r6
 8006402:	463b      	mov	r3, r7
 8006404:	f7fa fb60 	bl	8000ac8 <__aeabi_dcmpeq>
 8006408:	b908      	cbnz	r0, 800640e <_dtoa_r+0x186>
 800640a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800640e:	f1ba 0f16 	cmp.w	sl, #22
 8006412:	d854      	bhi.n	80064be <_dtoa_r+0x236>
 8006414:	4b61      	ldr	r3, [pc, #388]	; (800659c <_dtoa_r+0x314>)
 8006416:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800641a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800641e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8006422:	f7fa fb5b 	bl	8000adc <__aeabi_dcmplt>
 8006426:	2800      	cmp	r0, #0
 8006428:	d04b      	beq.n	80064c2 <_dtoa_r+0x23a>
 800642a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800642e:	2300      	movs	r3, #0
 8006430:	930e      	str	r3, [sp, #56]	; 0x38
 8006432:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8006434:	1b5d      	subs	r5, r3, r5
 8006436:	1e6b      	subs	r3, r5, #1
 8006438:	9304      	str	r3, [sp, #16]
 800643a:	bf43      	ittte	mi
 800643c:	2300      	movmi	r3, #0
 800643e:	f1c5 0801 	rsbmi	r8, r5, #1
 8006442:	9304      	strmi	r3, [sp, #16]
 8006444:	f04f 0800 	movpl.w	r8, #0
 8006448:	f1ba 0f00 	cmp.w	sl, #0
 800644c:	db3b      	blt.n	80064c6 <_dtoa_r+0x23e>
 800644e:	9b04      	ldr	r3, [sp, #16]
 8006450:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
 8006454:	4453      	add	r3, sl
 8006456:	9304      	str	r3, [sp, #16]
 8006458:	2300      	movs	r3, #0
 800645a:	9306      	str	r3, [sp, #24]
 800645c:	9b05      	ldr	r3, [sp, #20]
 800645e:	2b09      	cmp	r3, #9
 8006460:	d869      	bhi.n	8006536 <_dtoa_r+0x2ae>
 8006462:	2b05      	cmp	r3, #5
 8006464:	bfc4      	itt	gt
 8006466:	3b04      	subgt	r3, #4
 8006468:	9305      	strgt	r3, [sp, #20]
 800646a:	9b05      	ldr	r3, [sp, #20]
 800646c:	f1a3 0302 	sub.w	r3, r3, #2
 8006470:	bfcc      	ite	gt
 8006472:	2500      	movgt	r5, #0
 8006474:	2501      	movle	r5, #1
 8006476:	2b03      	cmp	r3, #3
 8006478:	d869      	bhi.n	800654e <_dtoa_r+0x2c6>
 800647a:	e8df f003 	tbb	[pc, r3]
 800647e:	4e2c      	.short	0x4e2c
 8006480:	5a4c      	.short	0x5a4c
 8006482:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 8006486:	441d      	add	r5, r3
 8006488:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800648c:	2b20      	cmp	r3, #32
 800648e:	bfc1      	itttt	gt
 8006490:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8006494:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8006498:	fa09 f303 	lslgt.w	r3, r9, r3
 800649c:	fa26 f000 	lsrgt.w	r0, r6, r0
 80064a0:	bfda      	itte	le
 80064a2:	f1c3 0320 	rsble	r3, r3, #32
 80064a6:	fa06 f003 	lslle.w	r0, r6, r3
 80064aa:	4318      	orrgt	r0, r3
 80064ac:	f7fa f82a 	bl	8000504 <__aeabi_ui2d>
 80064b0:	2301      	movs	r3, #1
 80064b2:	4606      	mov	r6, r0
 80064b4:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 80064b8:	3d01      	subs	r5, #1
 80064ba:	9310      	str	r3, [sp, #64]	; 0x40
 80064bc:	e771      	b.n	80063a2 <_dtoa_r+0x11a>
 80064be:	2301      	movs	r3, #1
 80064c0:	e7b6      	b.n	8006430 <_dtoa_r+0x1a8>
 80064c2:	900e      	str	r0, [sp, #56]	; 0x38
 80064c4:	e7b5      	b.n	8006432 <_dtoa_r+0x1aa>
 80064c6:	f1ca 0300 	rsb	r3, sl, #0
 80064ca:	9306      	str	r3, [sp, #24]
 80064cc:	2300      	movs	r3, #0
 80064ce:	eba8 080a 	sub.w	r8, r8, sl
 80064d2:	930d      	str	r3, [sp, #52]	; 0x34
 80064d4:	e7c2      	b.n	800645c <_dtoa_r+0x1d4>
 80064d6:	2300      	movs	r3, #0
 80064d8:	9308      	str	r3, [sp, #32]
 80064da:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80064dc:	2b00      	cmp	r3, #0
 80064de:	dc39      	bgt.n	8006554 <_dtoa_r+0x2cc>
 80064e0:	f04f 0901 	mov.w	r9, #1
 80064e4:	f8cd 9004 	str.w	r9, [sp, #4]
 80064e8:	464b      	mov	r3, r9
 80064ea:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 80064ee:	6a60      	ldr	r0, [r4, #36]	; 0x24
 80064f0:	2200      	movs	r2, #0
 80064f2:	6042      	str	r2, [r0, #4]
 80064f4:	2204      	movs	r2, #4
 80064f6:	f102 0614 	add.w	r6, r2, #20
 80064fa:	429e      	cmp	r6, r3
 80064fc:	6841      	ldr	r1, [r0, #4]
 80064fe:	d92f      	bls.n	8006560 <_dtoa_r+0x2d8>
 8006500:	4620      	mov	r0, r4
 8006502:	f000 fcc7 	bl	8006e94 <_Balloc>
 8006506:	9000      	str	r0, [sp, #0]
 8006508:	2800      	cmp	r0, #0
 800650a:	d14b      	bne.n	80065a4 <_dtoa_r+0x31c>
 800650c:	4b24      	ldr	r3, [pc, #144]	; (80065a0 <_dtoa_r+0x318>)
 800650e:	4602      	mov	r2, r0
 8006510:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8006514:	e6d1      	b.n	80062ba <_dtoa_r+0x32>
 8006516:	2301      	movs	r3, #1
 8006518:	e7de      	b.n	80064d8 <_dtoa_r+0x250>
 800651a:	2300      	movs	r3, #0
 800651c:	9308      	str	r3, [sp, #32]
 800651e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006520:	eb0a 0903 	add.w	r9, sl, r3
 8006524:	f109 0301 	add.w	r3, r9, #1
 8006528:	2b01      	cmp	r3, #1
 800652a:	9301      	str	r3, [sp, #4]
 800652c:	bfb8      	it	lt
 800652e:	2301      	movlt	r3, #1
 8006530:	e7dd      	b.n	80064ee <_dtoa_r+0x266>
 8006532:	2301      	movs	r3, #1
 8006534:	e7f2      	b.n	800651c <_dtoa_r+0x294>
 8006536:	2501      	movs	r5, #1
 8006538:	2300      	movs	r3, #0
 800653a:	9305      	str	r3, [sp, #20]
 800653c:	9508      	str	r5, [sp, #32]
 800653e:	f04f 39ff 	mov.w	r9, #4294967295
 8006542:	2200      	movs	r2, #0
 8006544:	f8cd 9004 	str.w	r9, [sp, #4]
 8006548:	2312      	movs	r3, #18
 800654a:	9209      	str	r2, [sp, #36]	; 0x24
 800654c:	e7cf      	b.n	80064ee <_dtoa_r+0x266>
 800654e:	2301      	movs	r3, #1
 8006550:	9308      	str	r3, [sp, #32]
 8006552:	e7f4      	b.n	800653e <_dtoa_r+0x2b6>
 8006554:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 8006558:	f8cd 9004 	str.w	r9, [sp, #4]
 800655c:	464b      	mov	r3, r9
 800655e:	e7c6      	b.n	80064ee <_dtoa_r+0x266>
 8006560:	3101      	adds	r1, #1
 8006562:	6041      	str	r1, [r0, #4]
 8006564:	0052      	lsls	r2, r2, #1
 8006566:	e7c6      	b.n	80064f6 <_dtoa_r+0x26e>
 8006568:	636f4361 	.word	0x636f4361
 800656c:	3fd287a7 	.word	0x3fd287a7
 8006570:	8b60c8b3 	.word	0x8b60c8b3
 8006574:	3fc68a28 	.word	0x3fc68a28
 8006578:	509f79fb 	.word	0x509f79fb
 800657c:	3fd34413 	.word	0x3fd34413
 8006580:	08008efd 	.word	0x08008efd
 8006584:	08008f14 	.word	0x08008f14
 8006588:	7ff00000 	.word	0x7ff00000
 800658c:	08008ef9 	.word	0x08008ef9
 8006590:	08008ef0 	.word	0x08008ef0
 8006594:	08008ecd 	.word	0x08008ecd
 8006598:	3ff80000 	.word	0x3ff80000
 800659c:	08009010 	.word	0x08009010
 80065a0:	08008f73 	.word	0x08008f73
 80065a4:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80065a6:	9a00      	ldr	r2, [sp, #0]
 80065a8:	601a      	str	r2, [r3, #0]
 80065aa:	9b01      	ldr	r3, [sp, #4]
 80065ac:	2b0e      	cmp	r3, #14
 80065ae:	f200 80ad 	bhi.w	800670c <_dtoa_r+0x484>
 80065b2:	2d00      	cmp	r5, #0
 80065b4:	f000 80aa 	beq.w	800670c <_dtoa_r+0x484>
 80065b8:	f1ba 0f00 	cmp.w	sl, #0
 80065bc:	dd36      	ble.n	800662c <_dtoa_r+0x3a4>
 80065be:	4ac3      	ldr	r2, [pc, #780]	; (80068cc <_dtoa_r+0x644>)
 80065c0:	f00a 030f 	and.w	r3, sl, #15
 80065c4:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 80065c8:	ed93 7b00 	vldr	d7, [r3]
 80065cc:	f41a 7f80 	tst.w	sl, #256	; 0x100
 80065d0:	ea4f 172a 	mov.w	r7, sl, asr #4
 80065d4:	eeb0 8a47 	vmov.f32	s16, s14
 80065d8:	eef0 8a67 	vmov.f32	s17, s15
 80065dc:	d016      	beq.n	800660c <_dtoa_r+0x384>
 80065de:	4bbc      	ldr	r3, [pc, #752]	; (80068d0 <_dtoa_r+0x648>)
 80065e0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80065e4:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80065e8:	f7fa f930 	bl	800084c <__aeabi_ddiv>
 80065ec:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80065f0:	f007 070f 	and.w	r7, r7, #15
 80065f4:	2503      	movs	r5, #3
 80065f6:	4eb6      	ldr	r6, [pc, #728]	; (80068d0 <_dtoa_r+0x648>)
 80065f8:	b957      	cbnz	r7, 8006610 <_dtoa_r+0x388>
 80065fa:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80065fe:	ec53 2b18 	vmov	r2, r3, d8
 8006602:	f7fa f923 	bl	800084c <__aeabi_ddiv>
 8006606:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800660a:	e029      	b.n	8006660 <_dtoa_r+0x3d8>
 800660c:	2502      	movs	r5, #2
 800660e:	e7f2      	b.n	80065f6 <_dtoa_r+0x36e>
 8006610:	07f9      	lsls	r1, r7, #31
 8006612:	d508      	bpl.n	8006626 <_dtoa_r+0x39e>
 8006614:	ec51 0b18 	vmov	r0, r1, d8
 8006618:	e9d6 2300 	ldrd	r2, r3, [r6]
 800661c:	f7f9 ffec 	bl	80005f8 <__aeabi_dmul>
 8006620:	ec41 0b18 	vmov	d8, r0, r1
 8006624:	3501      	adds	r5, #1
 8006626:	107f      	asrs	r7, r7, #1
 8006628:	3608      	adds	r6, #8
 800662a:	e7e5      	b.n	80065f8 <_dtoa_r+0x370>
 800662c:	f000 80a6 	beq.w	800677c <_dtoa_r+0x4f4>
 8006630:	f1ca 0600 	rsb	r6, sl, #0
 8006634:	4ba5      	ldr	r3, [pc, #660]	; (80068cc <_dtoa_r+0x644>)
 8006636:	4fa6      	ldr	r7, [pc, #664]	; (80068d0 <_dtoa_r+0x648>)
 8006638:	f006 020f 	and.w	r2, r6, #15
 800663c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006640:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006644:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8006648:	f7f9 ffd6 	bl	80005f8 <__aeabi_dmul>
 800664c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006650:	1136      	asrs	r6, r6, #4
 8006652:	2300      	movs	r3, #0
 8006654:	2502      	movs	r5, #2
 8006656:	2e00      	cmp	r6, #0
 8006658:	f040 8085 	bne.w	8006766 <_dtoa_r+0x4de>
 800665c:	2b00      	cmp	r3, #0
 800665e:	d1d2      	bne.n	8006606 <_dtoa_r+0x37e>
 8006660:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006662:	2b00      	cmp	r3, #0
 8006664:	f000 808c 	beq.w	8006780 <_dtoa_r+0x4f8>
 8006668:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800666c:	4b99      	ldr	r3, [pc, #612]	; (80068d4 <_dtoa_r+0x64c>)
 800666e:	2200      	movs	r2, #0
 8006670:	4630      	mov	r0, r6
 8006672:	4639      	mov	r1, r7
 8006674:	f7fa fa32 	bl	8000adc <__aeabi_dcmplt>
 8006678:	2800      	cmp	r0, #0
 800667a:	f000 8081 	beq.w	8006780 <_dtoa_r+0x4f8>
 800667e:	9b01      	ldr	r3, [sp, #4]
 8006680:	2b00      	cmp	r3, #0
 8006682:	d07d      	beq.n	8006780 <_dtoa_r+0x4f8>
 8006684:	f1b9 0f00 	cmp.w	r9, #0
 8006688:	dd3c      	ble.n	8006704 <_dtoa_r+0x47c>
 800668a:	f10a 33ff 	add.w	r3, sl, #4294967295
 800668e:	9307      	str	r3, [sp, #28]
 8006690:	2200      	movs	r2, #0
 8006692:	4b91      	ldr	r3, [pc, #580]	; (80068d8 <_dtoa_r+0x650>)
 8006694:	4630      	mov	r0, r6
 8006696:	4639      	mov	r1, r7
 8006698:	f7f9 ffae 	bl	80005f8 <__aeabi_dmul>
 800669c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80066a0:	3501      	adds	r5, #1
 80066a2:	f8cd 9030 	str.w	r9, [sp, #48]	; 0x30
 80066a6:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 80066aa:	4628      	mov	r0, r5
 80066ac:	f7f9 ff3a 	bl	8000524 <__aeabi_i2d>
 80066b0:	4632      	mov	r2, r6
 80066b2:	463b      	mov	r3, r7
 80066b4:	f7f9 ffa0 	bl	80005f8 <__aeabi_dmul>
 80066b8:	4b88      	ldr	r3, [pc, #544]	; (80068dc <_dtoa_r+0x654>)
 80066ba:	2200      	movs	r2, #0
 80066bc:	f7f9 fde6 	bl	800028c <__adddf3>
 80066c0:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 80066c4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80066c8:	9303      	str	r3, [sp, #12]
 80066ca:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80066cc:	2b00      	cmp	r3, #0
 80066ce:	d15c      	bne.n	800678a <_dtoa_r+0x502>
 80066d0:	4b83      	ldr	r3, [pc, #524]	; (80068e0 <_dtoa_r+0x658>)
 80066d2:	2200      	movs	r2, #0
 80066d4:	4630      	mov	r0, r6
 80066d6:	4639      	mov	r1, r7
 80066d8:	f7f9 fdd6 	bl	8000288 <__aeabi_dsub>
 80066dc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80066e0:	4606      	mov	r6, r0
 80066e2:	460f      	mov	r7, r1
 80066e4:	f7fa fa18 	bl	8000b18 <__aeabi_dcmpgt>
 80066e8:	2800      	cmp	r0, #0
 80066ea:	f040 8296 	bne.w	8006c1a <_dtoa_r+0x992>
 80066ee:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 80066f2:	4630      	mov	r0, r6
 80066f4:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80066f8:	4639      	mov	r1, r7
 80066fa:	f7fa f9ef 	bl	8000adc <__aeabi_dcmplt>
 80066fe:	2800      	cmp	r0, #0
 8006700:	f040 8288 	bne.w	8006c14 <_dtoa_r+0x98c>
 8006704:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8006708:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800670c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800670e:	2b00      	cmp	r3, #0
 8006710:	f2c0 8158 	blt.w	80069c4 <_dtoa_r+0x73c>
 8006714:	f1ba 0f0e 	cmp.w	sl, #14
 8006718:	f300 8154 	bgt.w	80069c4 <_dtoa_r+0x73c>
 800671c:	4b6b      	ldr	r3, [pc, #428]	; (80068cc <_dtoa_r+0x644>)
 800671e:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8006722:	e9d3 8900 	ldrd	r8, r9, [r3]
 8006726:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006728:	2b00      	cmp	r3, #0
 800672a:	f280 80e3 	bge.w	80068f4 <_dtoa_r+0x66c>
 800672e:	9b01      	ldr	r3, [sp, #4]
 8006730:	2b00      	cmp	r3, #0
 8006732:	f300 80df 	bgt.w	80068f4 <_dtoa_r+0x66c>
 8006736:	f040 826d 	bne.w	8006c14 <_dtoa_r+0x98c>
 800673a:	4b69      	ldr	r3, [pc, #420]	; (80068e0 <_dtoa_r+0x658>)
 800673c:	2200      	movs	r2, #0
 800673e:	4640      	mov	r0, r8
 8006740:	4649      	mov	r1, r9
 8006742:	f7f9 ff59 	bl	80005f8 <__aeabi_dmul>
 8006746:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800674a:	f7fa f9db 	bl	8000b04 <__aeabi_dcmpge>
 800674e:	9e01      	ldr	r6, [sp, #4]
 8006750:	4637      	mov	r7, r6
 8006752:	2800      	cmp	r0, #0
 8006754:	f040 8243 	bne.w	8006bde <_dtoa_r+0x956>
 8006758:	9d00      	ldr	r5, [sp, #0]
 800675a:	2331      	movs	r3, #49	; 0x31
 800675c:	f805 3b01 	strb.w	r3, [r5], #1
 8006760:	f10a 0a01 	add.w	sl, sl, #1
 8006764:	e23f      	b.n	8006be6 <_dtoa_r+0x95e>
 8006766:	07f2      	lsls	r2, r6, #31
 8006768:	d505      	bpl.n	8006776 <_dtoa_r+0x4ee>
 800676a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800676e:	f7f9 ff43 	bl	80005f8 <__aeabi_dmul>
 8006772:	3501      	adds	r5, #1
 8006774:	2301      	movs	r3, #1
 8006776:	1076      	asrs	r6, r6, #1
 8006778:	3708      	adds	r7, #8
 800677a:	e76c      	b.n	8006656 <_dtoa_r+0x3ce>
 800677c:	2502      	movs	r5, #2
 800677e:	e76f      	b.n	8006660 <_dtoa_r+0x3d8>
 8006780:	9b01      	ldr	r3, [sp, #4]
 8006782:	f8cd a01c 	str.w	sl, [sp, #28]
 8006786:	930c      	str	r3, [sp, #48]	; 0x30
 8006788:	e78d      	b.n	80066a6 <_dtoa_r+0x41e>
 800678a:	9900      	ldr	r1, [sp, #0]
 800678c:	980c      	ldr	r0, [sp, #48]	; 0x30
 800678e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8006790:	4b4e      	ldr	r3, [pc, #312]	; (80068cc <_dtoa_r+0x644>)
 8006792:	ed9d 7b02 	vldr	d7, [sp, #8]
 8006796:	4401      	add	r1, r0
 8006798:	9102      	str	r1, [sp, #8]
 800679a:	9908      	ldr	r1, [sp, #32]
 800679c:	eeb0 8a47 	vmov.f32	s16, s14
 80067a0:	eef0 8a67 	vmov.f32	s17, s15
 80067a4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80067a8:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80067ac:	2900      	cmp	r1, #0
 80067ae:	d045      	beq.n	800683c <_dtoa_r+0x5b4>
 80067b0:	494c      	ldr	r1, [pc, #304]	; (80068e4 <_dtoa_r+0x65c>)
 80067b2:	2000      	movs	r0, #0
 80067b4:	f7fa f84a 	bl	800084c <__aeabi_ddiv>
 80067b8:	ec53 2b18 	vmov	r2, r3, d8
 80067bc:	f7f9 fd64 	bl	8000288 <__aeabi_dsub>
 80067c0:	9d00      	ldr	r5, [sp, #0]
 80067c2:	ec41 0b18 	vmov	d8, r0, r1
 80067c6:	4639      	mov	r1, r7
 80067c8:	4630      	mov	r0, r6
 80067ca:	f7fa f9c5 	bl	8000b58 <__aeabi_d2iz>
 80067ce:	900c      	str	r0, [sp, #48]	; 0x30
 80067d0:	f7f9 fea8 	bl	8000524 <__aeabi_i2d>
 80067d4:	4602      	mov	r2, r0
 80067d6:	460b      	mov	r3, r1
 80067d8:	4630      	mov	r0, r6
 80067da:	4639      	mov	r1, r7
 80067dc:	f7f9 fd54 	bl	8000288 <__aeabi_dsub>
 80067e0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80067e2:	3330      	adds	r3, #48	; 0x30
 80067e4:	f805 3b01 	strb.w	r3, [r5], #1
 80067e8:	ec53 2b18 	vmov	r2, r3, d8
 80067ec:	4606      	mov	r6, r0
 80067ee:	460f      	mov	r7, r1
 80067f0:	f7fa f974 	bl	8000adc <__aeabi_dcmplt>
 80067f4:	2800      	cmp	r0, #0
 80067f6:	d165      	bne.n	80068c4 <_dtoa_r+0x63c>
 80067f8:	4632      	mov	r2, r6
 80067fa:	463b      	mov	r3, r7
 80067fc:	4935      	ldr	r1, [pc, #212]	; (80068d4 <_dtoa_r+0x64c>)
 80067fe:	2000      	movs	r0, #0
 8006800:	f7f9 fd42 	bl	8000288 <__aeabi_dsub>
 8006804:	ec53 2b18 	vmov	r2, r3, d8
 8006808:	f7fa f968 	bl	8000adc <__aeabi_dcmplt>
 800680c:	2800      	cmp	r0, #0
 800680e:	f040 80b9 	bne.w	8006984 <_dtoa_r+0x6fc>
 8006812:	9b02      	ldr	r3, [sp, #8]
 8006814:	429d      	cmp	r5, r3
 8006816:	f43f af75 	beq.w	8006704 <_dtoa_r+0x47c>
 800681a:	4b2f      	ldr	r3, [pc, #188]	; (80068d8 <_dtoa_r+0x650>)
 800681c:	ec51 0b18 	vmov	r0, r1, d8
 8006820:	2200      	movs	r2, #0
 8006822:	f7f9 fee9 	bl	80005f8 <__aeabi_dmul>
 8006826:	4b2c      	ldr	r3, [pc, #176]	; (80068d8 <_dtoa_r+0x650>)
 8006828:	ec41 0b18 	vmov	d8, r0, r1
 800682c:	2200      	movs	r2, #0
 800682e:	4630      	mov	r0, r6
 8006830:	4639      	mov	r1, r7
 8006832:	f7f9 fee1 	bl	80005f8 <__aeabi_dmul>
 8006836:	4606      	mov	r6, r0
 8006838:	460f      	mov	r7, r1
 800683a:	e7c4      	b.n	80067c6 <_dtoa_r+0x53e>
 800683c:	ec51 0b17 	vmov	r0, r1, d7
 8006840:	f7f9 feda 	bl	80005f8 <__aeabi_dmul>
 8006844:	9b02      	ldr	r3, [sp, #8]
 8006846:	9d00      	ldr	r5, [sp, #0]
 8006848:	930c      	str	r3, [sp, #48]	; 0x30
 800684a:	ec41 0b18 	vmov	d8, r0, r1
 800684e:	4639      	mov	r1, r7
 8006850:	4630      	mov	r0, r6
 8006852:	f7fa f981 	bl	8000b58 <__aeabi_d2iz>
 8006856:	9011      	str	r0, [sp, #68]	; 0x44
 8006858:	f7f9 fe64 	bl	8000524 <__aeabi_i2d>
 800685c:	4602      	mov	r2, r0
 800685e:	460b      	mov	r3, r1
 8006860:	4630      	mov	r0, r6
 8006862:	4639      	mov	r1, r7
 8006864:	f7f9 fd10 	bl	8000288 <__aeabi_dsub>
 8006868:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800686a:	3330      	adds	r3, #48	; 0x30
 800686c:	f805 3b01 	strb.w	r3, [r5], #1
 8006870:	9b02      	ldr	r3, [sp, #8]
 8006872:	429d      	cmp	r5, r3
 8006874:	4606      	mov	r6, r0
 8006876:	460f      	mov	r7, r1
 8006878:	f04f 0200 	mov.w	r2, #0
 800687c:	d134      	bne.n	80068e8 <_dtoa_r+0x660>
 800687e:	4b19      	ldr	r3, [pc, #100]	; (80068e4 <_dtoa_r+0x65c>)
 8006880:	ec51 0b18 	vmov	r0, r1, d8
 8006884:	f7f9 fd02 	bl	800028c <__adddf3>
 8006888:	4602      	mov	r2, r0
 800688a:	460b      	mov	r3, r1
 800688c:	4630      	mov	r0, r6
 800688e:	4639      	mov	r1, r7
 8006890:	f7fa f942 	bl	8000b18 <__aeabi_dcmpgt>
 8006894:	2800      	cmp	r0, #0
 8006896:	d175      	bne.n	8006984 <_dtoa_r+0x6fc>
 8006898:	ec53 2b18 	vmov	r2, r3, d8
 800689c:	4911      	ldr	r1, [pc, #68]	; (80068e4 <_dtoa_r+0x65c>)
 800689e:	2000      	movs	r0, #0
 80068a0:	f7f9 fcf2 	bl	8000288 <__aeabi_dsub>
 80068a4:	4602      	mov	r2, r0
 80068a6:	460b      	mov	r3, r1
 80068a8:	4630      	mov	r0, r6
 80068aa:	4639      	mov	r1, r7
 80068ac:	f7fa f916 	bl	8000adc <__aeabi_dcmplt>
 80068b0:	2800      	cmp	r0, #0
 80068b2:	f43f af27 	beq.w	8006704 <_dtoa_r+0x47c>
 80068b6:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80068b8:	1e6b      	subs	r3, r5, #1
 80068ba:	930c      	str	r3, [sp, #48]	; 0x30
 80068bc:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80068c0:	2b30      	cmp	r3, #48	; 0x30
 80068c2:	d0f8      	beq.n	80068b6 <_dtoa_r+0x62e>
 80068c4:	f8dd a01c 	ldr.w	sl, [sp, #28]
 80068c8:	e04a      	b.n	8006960 <_dtoa_r+0x6d8>
 80068ca:	bf00      	nop
 80068cc:	08009010 	.word	0x08009010
 80068d0:	08008fe8 	.word	0x08008fe8
 80068d4:	3ff00000 	.word	0x3ff00000
 80068d8:	40240000 	.word	0x40240000
 80068dc:	401c0000 	.word	0x401c0000
 80068e0:	40140000 	.word	0x40140000
 80068e4:	3fe00000 	.word	0x3fe00000
 80068e8:	4baf      	ldr	r3, [pc, #700]	; (8006ba8 <_dtoa_r+0x920>)
 80068ea:	f7f9 fe85 	bl	80005f8 <__aeabi_dmul>
 80068ee:	4606      	mov	r6, r0
 80068f0:	460f      	mov	r7, r1
 80068f2:	e7ac      	b.n	800684e <_dtoa_r+0x5c6>
 80068f4:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 80068f8:	9d00      	ldr	r5, [sp, #0]
 80068fa:	4642      	mov	r2, r8
 80068fc:	464b      	mov	r3, r9
 80068fe:	4630      	mov	r0, r6
 8006900:	4639      	mov	r1, r7
 8006902:	f7f9 ffa3 	bl	800084c <__aeabi_ddiv>
 8006906:	f7fa f927 	bl	8000b58 <__aeabi_d2iz>
 800690a:	9002      	str	r0, [sp, #8]
 800690c:	f7f9 fe0a 	bl	8000524 <__aeabi_i2d>
 8006910:	4642      	mov	r2, r8
 8006912:	464b      	mov	r3, r9
 8006914:	f7f9 fe70 	bl	80005f8 <__aeabi_dmul>
 8006918:	4602      	mov	r2, r0
 800691a:	460b      	mov	r3, r1
 800691c:	4630      	mov	r0, r6
 800691e:	4639      	mov	r1, r7
 8006920:	f7f9 fcb2 	bl	8000288 <__aeabi_dsub>
 8006924:	9e02      	ldr	r6, [sp, #8]
 8006926:	9f01      	ldr	r7, [sp, #4]
 8006928:	3630      	adds	r6, #48	; 0x30
 800692a:	f805 6b01 	strb.w	r6, [r5], #1
 800692e:	9e00      	ldr	r6, [sp, #0]
 8006930:	1bae      	subs	r6, r5, r6
 8006932:	42b7      	cmp	r7, r6
 8006934:	4602      	mov	r2, r0
 8006936:	460b      	mov	r3, r1
 8006938:	d137      	bne.n	80069aa <_dtoa_r+0x722>
 800693a:	f7f9 fca7 	bl	800028c <__adddf3>
 800693e:	4642      	mov	r2, r8
 8006940:	464b      	mov	r3, r9
 8006942:	4606      	mov	r6, r0
 8006944:	460f      	mov	r7, r1
 8006946:	f7fa f8e7 	bl	8000b18 <__aeabi_dcmpgt>
 800694a:	b9c8      	cbnz	r0, 8006980 <_dtoa_r+0x6f8>
 800694c:	4642      	mov	r2, r8
 800694e:	464b      	mov	r3, r9
 8006950:	4630      	mov	r0, r6
 8006952:	4639      	mov	r1, r7
 8006954:	f7fa f8b8 	bl	8000ac8 <__aeabi_dcmpeq>
 8006958:	b110      	cbz	r0, 8006960 <_dtoa_r+0x6d8>
 800695a:	9b02      	ldr	r3, [sp, #8]
 800695c:	07d9      	lsls	r1, r3, #31
 800695e:	d40f      	bmi.n	8006980 <_dtoa_r+0x6f8>
 8006960:	4620      	mov	r0, r4
 8006962:	4659      	mov	r1, fp
 8006964:	f000 fad6 	bl	8006f14 <_Bfree>
 8006968:	2300      	movs	r3, #0
 800696a:	702b      	strb	r3, [r5, #0]
 800696c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800696e:	f10a 0001 	add.w	r0, sl, #1
 8006972:	6018      	str	r0, [r3, #0]
 8006974:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006976:	2b00      	cmp	r3, #0
 8006978:	f43f acd8 	beq.w	800632c <_dtoa_r+0xa4>
 800697c:	601d      	str	r5, [r3, #0]
 800697e:	e4d5      	b.n	800632c <_dtoa_r+0xa4>
 8006980:	f8cd a01c 	str.w	sl, [sp, #28]
 8006984:	462b      	mov	r3, r5
 8006986:	461d      	mov	r5, r3
 8006988:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800698c:	2a39      	cmp	r2, #57	; 0x39
 800698e:	d108      	bne.n	80069a2 <_dtoa_r+0x71a>
 8006990:	9a00      	ldr	r2, [sp, #0]
 8006992:	429a      	cmp	r2, r3
 8006994:	d1f7      	bne.n	8006986 <_dtoa_r+0x6fe>
 8006996:	9a07      	ldr	r2, [sp, #28]
 8006998:	9900      	ldr	r1, [sp, #0]
 800699a:	3201      	adds	r2, #1
 800699c:	9207      	str	r2, [sp, #28]
 800699e:	2230      	movs	r2, #48	; 0x30
 80069a0:	700a      	strb	r2, [r1, #0]
 80069a2:	781a      	ldrb	r2, [r3, #0]
 80069a4:	3201      	adds	r2, #1
 80069a6:	701a      	strb	r2, [r3, #0]
 80069a8:	e78c      	b.n	80068c4 <_dtoa_r+0x63c>
 80069aa:	4b7f      	ldr	r3, [pc, #508]	; (8006ba8 <_dtoa_r+0x920>)
 80069ac:	2200      	movs	r2, #0
 80069ae:	f7f9 fe23 	bl	80005f8 <__aeabi_dmul>
 80069b2:	2200      	movs	r2, #0
 80069b4:	2300      	movs	r3, #0
 80069b6:	4606      	mov	r6, r0
 80069b8:	460f      	mov	r7, r1
 80069ba:	f7fa f885 	bl	8000ac8 <__aeabi_dcmpeq>
 80069be:	2800      	cmp	r0, #0
 80069c0:	d09b      	beq.n	80068fa <_dtoa_r+0x672>
 80069c2:	e7cd      	b.n	8006960 <_dtoa_r+0x6d8>
 80069c4:	9a08      	ldr	r2, [sp, #32]
 80069c6:	2a00      	cmp	r2, #0
 80069c8:	f000 80c4 	beq.w	8006b54 <_dtoa_r+0x8cc>
 80069cc:	9a05      	ldr	r2, [sp, #20]
 80069ce:	2a01      	cmp	r2, #1
 80069d0:	f300 80a8 	bgt.w	8006b24 <_dtoa_r+0x89c>
 80069d4:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80069d6:	2a00      	cmp	r2, #0
 80069d8:	f000 80a0 	beq.w	8006b1c <_dtoa_r+0x894>
 80069dc:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80069e0:	9e06      	ldr	r6, [sp, #24]
 80069e2:	4645      	mov	r5, r8
 80069e4:	9a04      	ldr	r2, [sp, #16]
 80069e6:	2101      	movs	r1, #1
 80069e8:	441a      	add	r2, r3
 80069ea:	4620      	mov	r0, r4
 80069ec:	4498      	add	r8, r3
 80069ee:	9204      	str	r2, [sp, #16]
 80069f0:	f000 fb4c 	bl	800708c <__i2b>
 80069f4:	4607      	mov	r7, r0
 80069f6:	2d00      	cmp	r5, #0
 80069f8:	dd0b      	ble.n	8006a12 <_dtoa_r+0x78a>
 80069fa:	9b04      	ldr	r3, [sp, #16]
 80069fc:	2b00      	cmp	r3, #0
 80069fe:	dd08      	ble.n	8006a12 <_dtoa_r+0x78a>
 8006a00:	42ab      	cmp	r3, r5
 8006a02:	9a04      	ldr	r2, [sp, #16]
 8006a04:	bfa8      	it	ge
 8006a06:	462b      	movge	r3, r5
 8006a08:	eba8 0803 	sub.w	r8, r8, r3
 8006a0c:	1aed      	subs	r5, r5, r3
 8006a0e:	1ad3      	subs	r3, r2, r3
 8006a10:	9304      	str	r3, [sp, #16]
 8006a12:	9b06      	ldr	r3, [sp, #24]
 8006a14:	b1fb      	cbz	r3, 8006a56 <_dtoa_r+0x7ce>
 8006a16:	9b08      	ldr	r3, [sp, #32]
 8006a18:	2b00      	cmp	r3, #0
 8006a1a:	f000 809f 	beq.w	8006b5c <_dtoa_r+0x8d4>
 8006a1e:	2e00      	cmp	r6, #0
 8006a20:	dd11      	ble.n	8006a46 <_dtoa_r+0x7be>
 8006a22:	4639      	mov	r1, r7
 8006a24:	4632      	mov	r2, r6
 8006a26:	4620      	mov	r0, r4
 8006a28:	f000 fbec 	bl	8007204 <__pow5mult>
 8006a2c:	465a      	mov	r2, fp
 8006a2e:	4601      	mov	r1, r0
 8006a30:	4607      	mov	r7, r0
 8006a32:	4620      	mov	r0, r4
 8006a34:	f000 fb40 	bl	80070b8 <__multiply>
 8006a38:	4659      	mov	r1, fp
 8006a3a:	9007      	str	r0, [sp, #28]
 8006a3c:	4620      	mov	r0, r4
 8006a3e:	f000 fa69 	bl	8006f14 <_Bfree>
 8006a42:	9b07      	ldr	r3, [sp, #28]
 8006a44:	469b      	mov	fp, r3
 8006a46:	9b06      	ldr	r3, [sp, #24]
 8006a48:	1b9a      	subs	r2, r3, r6
 8006a4a:	d004      	beq.n	8006a56 <_dtoa_r+0x7ce>
 8006a4c:	4659      	mov	r1, fp
 8006a4e:	4620      	mov	r0, r4
 8006a50:	f000 fbd8 	bl	8007204 <__pow5mult>
 8006a54:	4683      	mov	fp, r0
 8006a56:	2101      	movs	r1, #1
 8006a58:	4620      	mov	r0, r4
 8006a5a:	f000 fb17 	bl	800708c <__i2b>
 8006a5e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006a60:	2b00      	cmp	r3, #0
 8006a62:	4606      	mov	r6, r0
 8006a64:	dd7c      	ble.n	8006b60 <_dtoa_r+0x8d8>
 8006a66:	461a      	mov	r2, r3
 8006a68:	4601      	mov	r1, r0
 8006a6a:	4620      	mov	r0, r4
 8006a6c:	f000 fbca 	bl	8007204 <__pow5mult>
 8006a70:	9b05      	ldr	r3, [sp, #20]
 8006a72:	2b01      	cmp	r3, #1
 8006a74:	4606      	mov	r6, r0
 8006a76:	dd76      	ble.n	8006b66 <_dtoa_r+0x8de>
 8006a78:	2300      	movs	r3, #0
 8006a7a:	9306      	str	r3, [sp, #24]
 8006a7c:	6933      	ldr	r3, [r6, #16]
 8006a7e:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8006a82:	6918      	ldr	r0, [r3, #16]
 8006a84:	f000 fab2 	bl	8006fec <__hi0bits>
 8006a88:	f1c0 0020 	rsb	r0, r0, #32
 8006a8c:	9b04      	ldr	r3, [sp, #16]
 8006a8e:	4418      	add	r0, r3
 8006a90:	f010 001f 	ands.w	r0, r0, #31
 8006a94:	f000 8086 	beq.w	8006ba4 <_dtoa_r+0x91c>
 8006a98:	f1c0 0320 	rsb	r3, r0, #32
 8006a9c:	2b04      	cmp	r3, #4
 8006a9e:	dd7f      	ble.n	8006ba0 <_dtoa_r+0x918>
 8006aa0:	f1c0 001c 	rsb	r0, r0, #28
 8006aa4:	9b04      	ldr	r3, [sp, #16]
 8006aa6:	4403      	add	r3, r0
 8006aa8:	4480      	add	r8, r0
 8006aaa:	4405      	add	r5, r0
 8006aac:	9304      	str	r3, [sp, #16]
 8006aae:	f1b8 0f00 	cmp.w	r8, #0
 8006ab2:	dd05      	ble.n	8006ac0 <_dtoa_r+0x838>
 8006ab4:	4659      	mov	r1, fp
 8006ab6:	4642      	mov	r2, r8
 8006ab8:	4620      	mov	r0, r4
 8006aba:	f000 fbfd 	bl	80072b8 <__lshift>
 8006abe:	4683      	mov	fp, r0
 8006ac0:	9b04      	ldr	r3, [sp, #16]
 8006ac2:	2b00      	cmp	r3, #0
 8006ac4:	dd05      	ble.n	8006ad2 <_dtoa_r+0x84a>
 8006ac6:	4631      	mov	r1, r6
 8006ac8:	461a      	mov	r2, r3
 8006aca:	4620      	mov	r0, r4
 8006acc:	f000 fbf4 	bl	80072b8 <__lshift>
 8006ad0:	4606      	mov	r6, r0
 8006ad2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006ad4:	2b00      	cmp	r3, #0
 8006ad6:	d069      	beq.n	8006bac <_dtoa_r+0x924>
 8006ad8:	4631      	mov	r1, r6
 8006ada:	4658      	mov	r0, fp
 8006adc:	f000 fc58 	bl	8007390 <__mcmp>
 8006ae0:	2800      	cmp	r0, #0
 8006ae2:	da63      	bge.n	8006bac <_dtoa_r+0x924>
 8006ae4:	2300      	movs	r3, #0
 8006ae6:	4659      	mov	r1, fp
 8006ae8:	220a      	movs	r2, #10
 8006aea:	4620      	mov	r0, r4
 8006aec:	f000 fa34 	bl	8006f58 <__multadd>
 8006af0:	9b08      	ldr	r3, [sp, #32]
 8006af2:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006af6:	4683      	mov	fp, r0
 8006af8:	2b00      	cmp	r3, #0
 8006afa:	f000 818f 	beq.w	8006e1c <_dtoa_r+0xb94>
 8006afe:	4639      	mov	r1, r7
 8006b00:	2300      	movs	r3, #0
 8006b02:	220a      	movs	r2, #10
 8006b04:	4620      	mov	r0, r4
 8006b06:	f000 fa27 	bl	8006f58 <__multadd>
 8006b0a:	f1b9 0f00 	cmp.w	r9, #0
 8006b0e:	4607      	mov	r7, r0
 8006b10:	f300 808e 	bgt.w	8006c30 <_dtoa_r+0x9a8>
 8006b14:	9b05      	ldr	r3, [sp, #20]
 8006b16:	2b02      	cmp	r3, #2
 8006b18:	dc50      	bgt.n	8006bbc <_dtoa_r+0x934>
 8006b1a:	e089      	b.n	8006c30 <_dtoa_r+0x9a8>
 8006b1c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8006b1e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8006b22:	e75d      	b.n	80069e0 <_dtoa_r+0x758>
 8006b24:	9b01      	ldr	r3, [sp, #4]
 8006b26:	1e5e      	subs	r6, r3, #1
 8006b28:	9b06      	ldr	r3, [sp, #24]
 8006b2a:	42b3      	cmp	r3, r6
 8006b2c:	bfbf      	itttt	lt
 8006b2e:	9b06      	ldrlt	r3, [sp, #24]
 8006b30:	9606      	strlt	r6, [sp, #24]
 8006b32:	1af2      	sublt	r2, r6, r3
 8006b34:	9b0d      	ldrlt	r3, [sp, #52]	; 0x34
 8006b36:	bfb6      	itet	lt
 8006b38:	189b      	addlt	r3, r3, r2
 8006b3a:	1b9e      	subge	r6, r3, r6
 8006b3c:	930d      	strlt	r3, [sp, #52]	; 0x34
 8006b3e:	9b01      	ldr	r3, [sp, #4]
 8006b40:	bfb8      	it	lt
 8006b42:	2600      	movlt	r6, #0
 8006b44:	2b00      	cmp	r3, #0
 8006b46:	bfb5      	itete	lt
 8006b48:	eba8 0503 	sublt.w	r5, r8, r3
 8006b4c:	9b01      	ldrge	r3, [sp, #4]
 8006b4e:	2300      	movlt	r3, #0
 8006b50:	4645      	movge	r5, r8
 8006b52:	e747      	b.n	80069e4 <_dtoa_r+0x75c>
 8006b54:	9e06      	ldr	r6, [sp, #24]
 8006b56:	9f08      	ldr	r7, [sp, #32]
 8006b58:	4645      	mov	r5, r8
 8006b5a:	e74c      	b.n	80069f6 <_dtoa_r+0x76e>
 8006b5c:	9a06      	ldr	r2, [sp, #24]
 8006b5e:	e775      	b.n	8006a4c <_dtoa_r+0x7c4>
 8006b60:	9b05      	ldr	r3, [sp, #20]
 8006b62:	2b01      	cmp	r3, #1
 8006b64:	dc18      	bgt.n	8006b98 <_dtoa_r+0x910>
 8006b66:	9b02      	ldr	r3, [sp, #8]
 8006b68:	b9b3      	cbnz	r3, 8006b98 <_dtoa_r+0x910>
 8006b6a:	9b03      	ldr	r3, [sp, #12]
 8006b6c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006b70:	b9a3      	cbnz	r3, 8006b9c <_dtoa_r+0x914>
 8006b72:	9b03      	ldr	r3, [sp, #12]
 8006b74:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8006b78:	0d1b      	lsrs	r3, r3, #20
 8006b7a:	051b      	lsls	r3, r3, #20
 8006b7c:	b12b      	cbz	r3, 8006b8a <_dtoa_r+0x902>
 8006b7e:	9b04      	ldr	r3, [sp, #16]
 8006b80:	3301      	adds	r3, #1
 8006b82:	9304      	str	r3, [sp, #16]
 8006b84:	f108 0801 	add.w	r8, r8, #1
 8006b88:	2301      	movs	r3, #1
 8006b8a:	9306      	str	r3, [sp, #24]
 8006b8c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006b8e:	2b00      	cmp	r3, #0
 8006b90:	f47f af74 	bne.w	8006a7c <_dtoa_r+0x7f4>
 8006b94:	2001      	movs	r0, #1
 8006b96:	e779      	b.n	8006a8c <_dtoa_r+0x804>
 8006b98:	2300      	movs	r3, #0
 8006b9a:	e7f6      	b.n	8006b8a <_dtoa_r+0x902>
 8006b9c:	9b02      	ldr	r3, [sp, #8]
 8006b9e:	e7f4      	b.n	8006b8a <_dtoa_r+0x902>
 8006ba0:	d085      	beq.n	8006aae <_dtoa_r+0x826>
 8006ba2:	4618      	mov	r0, r3
 8006ba4:	301c      	adds	r0, #28
 8006ba6:	e77d      	b.n	8006aa4 <_dtoa_r+0x81c>
 8006ba8:	40240000 	.word	0x40240000
 8006bac:	9b01      	ldr	r3, [sp, #4]
 8006bae:	2b00      	cmp	r3, #0
 8006bb0:	dc38      	bgt.n	8006c24 <_dtoa_r+0x99c>
 8006bb2:	9b05      	ldr	r3, [sp, #20]
 8006bb4:	2b02      	cmp	r3, #2
 8006bb6:	dd35      	ble.n	8006c24 <_dtoa_r+0x99c>
 8006bb8:	f8dd 9004 	ldr.w	r9, [sp, #4]
 8006bbc:	f1b9 0f00 	cmp.w	r9, #0
 8006bc0:	d10d      	bne.n	8006bde <_dtoa_r+0x956>
 8006bc2:	4631      	mov	r1, r6
 8006bc4:	464b      	mov	r3, r9
 8006bc6:	2205      	movs	r2, #5
 8006bc8:	4620      	mov	r0, r4
 8006bca:	f000 f9c5 	bl	8006f58 <__multadd>
 8006bce:	4601      	mov	r1, r0
 8006bd0:	4606      	mov	r6, r0
 8006bd2:	4658      	mov	r0, fp
 8006bd4:	f000 fbdc 	bl	8007390 <__mcmp>
 8006bd8:	2800      	cmp	r0, #0
 8006bda:	f73f adbd 	bgt.w	8006758 <_dtoa_r+0x4d0>
 8006bde:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006be0:	9d00      	ldr	r5, [sp, #0]
 8006be2:	ea6f 0a03 	mvn.w	sl, r3
 8006be6:	f04f 0800 	mov.w	r8, #0
 8006bea:	4631      	mov	r1, r6
 8006bec:	4620      	mov	r0, r4
 8006bee:	f000 f991 	bl	8006f14 <_Bfree>
 8006bf2:	2f00      	cmp	r7, #0
 8006bf4:	f43f aeb4 	beq.w	8006960 <_dtoa_r+0x6d8>
 8006bf8:	f1b8 0f00 	cmp.w	r8, #0
 8006bfc:	d005      	beq.n	8006c0a <_dtoa_r+0x982>
 8006bfe:	45b8      	cmp	r8, r7
 8006c00:	d003      	beq.n	8006c0a <_dtoa_r+0x982>
 8006c02:	4641      	mov	r1, r8
 8006c04:	4620      	mov	r0, r4
 8006c06:	f000 f985 	bl	8006f14 <_Bfree>
 8006c0a:	4639      	mov	r1, r7
 8006c0c:	4620      	mov	r0, r4
 8006c0e:	f000 f981 	bl	8006f14 <_Bfree>
 8006c12:	e6a5      	b.n	8006960 <_dtoa_r+0x6d8>
 8006c14:	2600      	movs	r6, #0
 8006c16:	4637      	mov	r7, r6
 8006c18:	e7e1      	b.n	8006bde <_dtoa_r+0x956>
 8006c1a:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 8006c1c:	f8dd a01c 	ldr.w	sl, [sp, #28]
 8006c20:	4637      	mov	r7, r6
 8006c22:	e599      	b.n	8006758 <_dtoa_r+0x4d0>
 8006c24:	9b08      	ldr	r3, [sp, #32]
 8006c26:	f8dd 9004 	ldr.w	r9, [sp, #4]
 8006c2a:	2b00      	cmp	r3, #0
 8006c2c:	f000 80fd 	beq.w	8006e2a <_dtoa_r+0xba2>
 8006c30:	2d00      	cmp	r5, #0
 8006c32:	dd05      	ble.n	8006c40 <_dtoa_r+0x9b8>
 8006c34:	4639      	mov	r1, r7
 8006c36:	462a      	mov	r2, r5
 8006c38:	4620      	mov	r0, r4
 8006c3a:	f000 fb3d 	bl	80072b8 <__lshift>
 8006c3e:	4607      	mov	r7, r0
 8006c40:	9b06      	ldr	r3, [sp, #24]
 8006c42:	2b00      	cmp	r3, #0
 8006c44:	d05c      	beq.n	8006d00 <_dtoa_r+0xa78>
 8006c46:	6879      	ldr	r1, [r7, #4]
 8006c48:	4620      	mov	r0, r4
 8006c4a:	f000 f923 	bl	8006e94 <_Balloc>
 8006c4e:	4605      	mov	r5, r0
 8006c50:	b928      	cbnz	r0, 8006c5e <_dtoa_r+0x9d6>
 8006c52:	4b80      	ldr	r3, [pc, #512]	; (8006e54 <_dtoa_r+0xbcc>)
 8006c54:	4602      	mov	r2, r0
 8006c56:	f240 21ea 	movw	r1, #746	; 0x2ea
 8006c5a:	f7ff bb2e 	b.w	80062ba <_dtoa_r+0x32>
 8006c5e:	693a      	ldr	r2, [r7, #16]
 8006c60:	3202      	adds	r2, #2
 8006c62:	0092      	lsls	r2, r2, #2
 8006c64:	f107 010c 	add.w	r1, r7, #12
 8006c68:	300c      	adds	r0, #12
 8006c6a:	f000 f905 	bl	8006e78 <memcpy>
 8006c6e:	2201      	movs	r2, #1
 8006c70:	4629      	mov	r1, r5
 8006c72:	4620      	mov	r0, r4
 8006c74:	f000 fb20 	bl	80072b8 <__lshift>
 8006c78:	9b00      	ldr	r3, [sp, #0]
 8006c7a:	3301      	adds	r3, #1
 8006c7c:	9301      	str	r3, [sp, #4]
 8006c7e:	9b00      	ldr	r3, [sp, #0]
 8006c80:	444b      	add	r3, r9
 8006c82:	9307      	str	r3, [sp, #28]
 8006c84:	9b02      	ldr	r3, [sp, #8]
 8006c86:	f003 0301 	and.w	r3, r3, #1
 8006c8a:	46b8      	mov	r8, r7
 8006c8c:	9306      	str	r3, [sp, #24]
 8006c8e:	4607      	mov	r7, r0
 8006c90:	9b01      	ldr	r3, [sp, #4]
 8006c92:	4631      	mov	r1, r6
 8006c94:	3b01      	subs	r3, #1
 8006c96:	4658      	mov	r0, fp
 8006c98:	9302      	str	r3, [sp, #8]
 8006c9a:	f7ff fa69 	bl	8006170 <quorem>
 8006c9e:	4603      	mov	r3, r0
 8006ca0:	3330      	adds	r3, #48	; 0x30
 8006ca2:	9004      	str	r0, [sp, #16]
 8006ca4:	4641      	mov	r1, r8
 8006ca6:	4658      	mov	r0, fp
 8006ca8:	9308      	str	r3, [sp, #32]
 8006caa:	f000 fb71 	bl	8007390 <__mcmp>
 8006cae:	463a      	mov	r2, r7
 8006cb0:	4681      	mov	r9, r0
 8006cb2:	4631      	mov	r1, r6
 8006cb4:	4620      	mov	r0, r4
 8006cb6:	f000 fb87 	bl	80073c8 <__mdiff>
 8006cba:	68c2      	ldr	r2, [r0, #12]
 8006cbc:	9b08      	ldr	r3, [sp, #32]
 8006cbe:	4605      	mov	r5, r0
 8006cc0:	bb02      	cbnz	r2, 8006d04 <_dtoa_r+0xa7c>
 8006cc2:	4601      	mov	r1, r0
 8006cc4:	4658      	mov	r0, fp
 8006cc6:	f000 fb63 	bl	8007390 <__mcmp>
 8006cca:	9b08      	ldr	r3, [sp, #32]
 8006ccc:	4602      	mov	r2, r0
 8006cce:	4629      	mov	r1, r5
 8006cd0:	4620      	mov	r0, r4
 8006cd2:	e9cd 3208 	strd	r3, r2, [sp, #32]
 8006cd6:	f000 f91d 	bl	8006f14 <_Bfree>
 8006cda:	9b05      	ldr	r3, [sp, #20]
 8006cdc:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006cde:	9d01      	ldr	r5, [sp, #4]
 8006ce0:	ea43 0102 	orr.w	r1, r3, r2
 8006ce4:	9b06      	ldr	r3, [sp, #24]
 8006ce6:	430b      	orrs	r3, r1
 8006ce8:	9b08      	ldr	r3, [sp, #32]
 8006cea:	d10d      	bne.n	8006d08 <_dtoa_r+0xa80>
 8006cec:	2b39      	cmp	r3, #57	; 0x39
 8006cee:	d029      	beq.n	8006d44 <_dtoa_r+0xabc>
 8006cf0:	f1b9 0f00 	cmp.w	r9, #0
 8006cf4:	dd01      	ble.n	8006cfa <_dtoa_r+0xa72>
 8006cf6:	9b04      	ldr	r3, [sp, #16]
 8006cf8:	3331      	adds	r3, #49	; 0x31
 8006cfa:	9a02      	ldr	r2, [sp, #8]
 8006cfc:	7013      	strb	r3, [r2, #0]
 8006cfe:	e774      	b.n	8006bea <_dtoa_r+0x962>
 8006d00:	4638      	mov	r0, r7
 8006d02:	e7b9      	b.n	8006c78 <_dtoa_r+0x9f0>
 8006d04:	2201      	movs	r2, #1
 8006d06:	e7e2      	b.n	8006cce <_dtoa_r+0xa46>
 8006d08:	f1b9 0f00 	cmp.w	r9, #0
 8006d0c:	db06      	blt.n	8006d1c <_dtoa_r+0xa94>
 8006d0e:	9905      	ldr	r1, [sp, #20]
 8006d10:	ea41 0909 	orr.w	r9, r1, r9
 8006d14:	9906      	ldr	r1, [sp, #24]
 8006d16:	ea59 0101 	orrs.w	r1, r9, r1
 8006d1a:	d120      	bne.n	8006d5e <_dtoa_r+0xad6>
 8006d1c:	2a00      	cmp	r2, #0
 8006d1e:	ddec      	ble.n	8006cfa <_dtoa_r+0xa72>
 8006d20:	4659      	mov	r1, fp
 8006d22:	2201      	movs	r2, #1
 8006d24:	4620      	mov	r0, r4
 8006d26:	9301      	str	r3, [sp, #4]
 8006d28:	f000 fac6 	bl	80072b8 <__lshift>
 8006d2c:	4631      	mov	r1, r6
 8006d2e:	4683      	mov	fp, r0
 8006d30:	f000 fb2e 	bl	8007390 <__mcmp>
 8006d34:	2800      	cmp	r0, #0
 8006d36:	9b01      	ldr	r3, [sp, #4]
 8006d38:	dc02      	bgt.n	8006d40 <_dtoa_r+0xab8>
 8006d3a:	d1de      	bne.n	8006cfa <_dtoa_r+0xa72>
 8006d3c:	07da      	lsls	r2, r3, #31
 8006d3e:	d5dc      	bpl.n	8006cfa <_dtoa_r+0xa72>
 8006d40:	2b39      	cmp	r3, #57	; 0x39
 8006d42:	d1d8      	bne.n	8006cf6 <_dtoa_r+0xa6e>
 8006d44:	9a02      	ldr	r2, [sp, #8]
 8006d46:	2339      	movs	r3, #57	; 0x39
 8006d48:	7013      	strb	r3, [r2, #0]
 8006d4a:	462b      	mov	r3, r5
 8006d4c:	461d      	mov	r5, r3
 8006d4e:	3b01      	subs	r3, #1
 8006d50:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8006d54:	2a39      	cmp	r2, #57	; 0x39
 8006d56:	d050      	beq.n	8006dfa <_dtoa_r+0xb72>
 8006d58:	3201      	adds	r2, #1
 8006d5a:	701a      	strb	r2, [r3, #0]
 8006d5c:	e745      	b.n	8006bea <_dtoa_r+0x962>
 8006d5e:	2a00      	cmp	r2, #0
 8006d60:	dd03      	ble.n	8006d6a <_dtoa_r+0xae2>
 8006d62:	2b39      	cmp	r3, #57	; 0x39
 8006d64:	d0ee      	beq.n	8006d44 <_dtoa_r+0xabc>
 8006d66:	3301      	adds	r3, #1
 8006d68:	e7c7      	b.n	8006cfa <_dtoa_r+0xa72>
 8006d6a:	9a01      	ldr	r2, [sp, #4]
 8006d6c:	9907      	ldr	r1, [sp, #28]
 8006d6e:	f802 3c01 	strb.w	r3, [r2, #-1]
 8006d72:	428a      	cmp	r2, r1
 8006d74:	d02a      	beq.n	8006dcc <_dtoa_r+0xb44>
 8006d76:	4659      	mov	r1, fp
 8006d78:	2300      	movs	r3, #0
 8006d7a:	220a      	movs	r2, #10
 8006d7c:	4620      	mov	r0, r4
 8006d7e:	f000 f8eb 	bl	8006f58 <__multadd>
 8006d82:	45b8      	cmp	r8, r7
 8006d84:	4683      	mov	fp, r0
 8006d86:	f04f 0300 	mov.w	r3, #0
 8006d8a:	f04f 020a 	mov.w	r2, #10
 8006d8e:	4641      	mov	r1, r8
 8006d90:	4620      	mov	r0, r4
 8006d92:	d107      	bne.n	8006da4 <_dtoa_r+0xb1c>
 8006d94:	f000 f8e0 	bl	8006f58 <__multadd>
 8006d98:	4680      	mov	r8, r0
 8006d9a:	4607      	mov	r7, r0
 8006d9c:	9b01      	ldr	r3, [sp, #4]
 8006d9e:	3301      	adds	r3, #1
 8006da0:	9301      	str	r3, [sp, #4]
 8006da2:	e775      	b.n	8006c90 <_dtoa_r+0xa08>
 8006da4:	f000 f8d8 	bl	8006f58 <__multadd>
 8006da8:	4639      	mov	r1, r7
 8006daa:	4680      	mov	r8, r0
 8006dac:	2300      	movs	r3, #0
 8006dae:	220a      	movs	r2, #10
 8006db0:	4620      	mov	r0, r4
 8006db2:	f000 f8d1 	bl	8006f58 <__multadd>
 8006db6:	4607      	mov	r7, r0
 8006db8:	e7f0      	b.n	8006d9c <_dtoa_r+0xb14>
 8006dba:	f1b9 0f00 	cmp.w	r9, #0
 8006dbe:	9a00      	ldr	r2, [sp, #0]
 8006dc0:	bfcc      	ite	gt
 8006dc2:	464d      	movgt	r5, r9
 8006dc4:	2501      	movle	r5, #1
 8006dc6:	4415      	add	r5, r2
 8006dc8:	f04f 0800 	mov.w	r8, #0
 8006dcc:	4659      	mov	r1, fp
 8006dce:	2201      	movs	r2, #1
 8006dd0:	4620      	mov	r0, r4
 8006dd2:	9301      	str	r3, [sp, #4]
 8006dd4:	f000 fa70 	bl	80072b8 <__lshift>
 8006dd8:	4631      	mov	r1, r6
 8006dda:	4683      	mov	fp, r0
 8006ddc:	f000 fad8 	bl	8007390 <__mcmp>
 8006de0:	2800      	cmp	r0, #0
 8006de2:	dcb2      	bgt.n	8006d4a <_dtoa_r+0xac2>
 8006de4:	d102      	bne.n	8006dec <_dtoa_r+0xb64>
 8006de6:	9b01      	ldr	r3, [sp, #4]
 8006de8:	07db      	lsls	r3, r3, #31
 8006dea:	d4ae      	bmi.n	8006d4a <_dtoa_r+0xac2>
 8006dec:	462b      	mov	r3, r5
 8006dee:	461d      	mov	r5, r3
 8006df0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006df4:	2a30      	cmp	r2, #48	; 0x30
 8006df6:	d0fa      	beq.n	8006dee <_dtoa_r+0xb66>
 8006df8:	e6f7      	b.n	8006bea <_dtoa_r+0x962>
 8006dfa:	9a00      	ldr	r2, [sp, #0]
 8006dfc:	429a      	cmp	r2, r3
 8006dfe:	d1a5      	bne.n	8006d4c <_dtoa_r+0xac4>
 8006e00:	f10a 0a01 	add.w	sl, sl, #1
 8006e04:	2331      	movs	r3, #49	; 0x31
 8006e06:	e779      	b.n	8006cfc <_dtoa_r+0xa74>
 8006e08:	4b13      	ldr	r3, [pc, #76]	; (8006e58 <_dtoa_r+0xbd0>)
 8006e0a:	f7ff baaf 	b.w	800636c <_dtoa_r+0xe4>
 8006e0e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006e10:	2b00      	cmp	r3, #0
 8006e12:	f47f aa86 	bne.w	8006322 <_dtoa_r+0x9a>
 8006e16:	4b11      	ldr	r3, [pc, #68]	; (8006e5c <_dtoa_r+0xbd4>)
 8006e18:	f7ff baa8 	b.w	800636c <_dtoa_r+0xe4>
 8006e1c:	f1b9 0f00 	cmp.w	r9, #0
 8006e20:	dc03      	bgt.n	8006e2a <_dtoa_r+0xba2>
 8006e22:	9b05      	ldr	r3, [sp, #20]
 8006e24:	2b02      	cmp	r3, #2
 8006e26:	f73f aec9 	bgt.w	8006bbc <_dtoa_r+0x934>
 8006e2a:	9d00      	ldr	r5, [sp, #0]
 8006e2c:	4631      	mov	r1, r6
 8006e2e:	4658      	mov	r0, fp
 8006e30:	f7ff f99e 	bl	8006170 <quorem>
 8006e34:	f100 0330 	add.w	r3, r0, #48	; 0x30
 8006e38:	f805 3b01 	strb.w	r3, [r5], #1
 8006e3c:	9a00      	ldr	r2, [sp, #0]
 8006e3e:	1aaa      	subs	r2, r5, r2
 8006e40:	4591      	cmp	r9, r2
 8006e42:	ddba      	ble.n	8006dba <_dtoa_r+0xb32>
 8006e44:	4659      	mov	r1, fp
 8006e46:	2300      	movs	r3, #0
 8006e48:	220a      	movs	r2, #10
 8006e4a:	4620      	mov	r0, r4
 8006e4c:	f000 f884 	bl	8006f58 <__multadd>
 8006e50:	4683      	mov	fp, r0
 8006e52:	e7eb      	b.n	8006e2c <_dtoa_r+0xba4>
 8006e54:	08008f73 	.word	0x08008f73
 8006e58:	08008ecc 	.word	0x08008ecc
 8006e5c:	08008ef0 	.word	0x08008ef0

08006e60 <_localeconv_r>:
 8006e60:	4800      	ldr	r0, [pc, #0]	; (8006e64 <_localeconv_r+0x4>)
 8006e62:	4770      	bx	lr
 8006e64:	20000160 	.word	0x20000160

08006e68 <malloc>:
 8006e68:	4b02      	ldr	r3, [pc, #8]	; (8006e74 <malloc+0xc>)
 8006e6a:	4601      	mov	r1, r0
 8006e6c:	6818      	ldr	r0, [r3, #0]
 8006e6e:	f000 bbef 	b.w	8007650 <_malloc_r>
 8006e72:	bf00      	nop
 8006e74:	2000000c 	.word	0x2000000c

08006e78 <memcpy>:
 8006e78:	440a      	add	r2, r1
 8006e7a:	4291      	cmp	r1, r2
 8006e7c:	f100 33ff 	add.w	r3, r0, #4294967295
 8006e80:	d100      	bne.n	8006e84 <memcpy+0xc>
 8006e82:	4770      	bx	lr
 8006e84:	b510      	push	{r4, lr}
 8006e86:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006e8a:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006e8e:	4291      	cmp	r1, r2
 8006e90:	d1f9      	bne.n	8006e86 <memcpy+0xe>
 8006e92:	bd10      	pop	{r4, pc}

08006e94 <_Balloc>:
 8006e94:	b570      	push	{r4, r5, r6, lr}
 8006e96:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8006e98:	4604      	mov	r4, r0
 8006e9a:	460d      	mov	r5, r1
 8006e9c:	b976      	cbnz	r6, 8006ebc <_Balloc+0x28>
 8006e9e:	2010      	movs	r0, #16
 8006ea0:	f7ff ffe2 	bl	8006e68 <malloc>
 8006ea4:	4602      	mov	r2, r0
 8006ea6:	6260      	str	r0, [r4, #36]	; 0x24
 8006ea8:	b920      	cbnz	r0, 8006eb4 <_Balloc+0x20>
 8006eaa:	4b18      	ldr	r3, [pc, #96]	; (8006f0c <_Balloc+0x78>)
 8006eac:	4818      	ldr	r0, [pc, #96]	; (8006f10 <_Balloc+0x7c>)
 8006eae:	2166      	movs	r1, #102	; 0x66
 8006eb0:	f000 fc38 	bl	8007724 <__assert_func>
 8006eb4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006eb8:	6006      	str	r6, [r0, #0]
 8006eba:	60c6      	str	r6, [r0, #12]
 8006ebc:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8006ebe:	68f3      	ldr	r3, [r6, #12]
 8006ec0:	b183      	cbz	r3, 8006ee4 <_Balloc+0x50>
 8006ec2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006ec4:	68db      	ldr	r3, [r3, #12]
 8006ec6:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8006eca:	b9b8      	cbnz	r0, 8006efc <_Balloc+0x68>
 8006ecc:	2101      	movs	r1, #1
 8006ece:	fa01 f605 	lsl.w	r6, r1, r5
 8006ed2:	1d72      	adds	r2, r6, #5
 8006ed4:	0092      	lsls	r2, r2, #2
 8006ed6:	4620      	mov	r0, r4
 8006ed8:	f000 fb5a 	bl	8007590 <_calloc_r>
 8006edc:	b160      	cbz	r0, 8006ef8 <_Balloc+0x64>
 8006ede:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8006ee2:	e00e      	b.n	8006f02 <_Balloc+0x6e>
 8006ee4:	2221      	movs	r2, #33	; 0x21
 8006ee6:	2104      	movs	r1, #4
 8006ee8:	4620      	mov	r0, r4
 8006eea:	f000 fb51 	bl	8007590 <_calloc_r>
 8006eee:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006ef0:	60f0      	str	r0, [r6, #12]
 8006ef2:	68db      	ldr	r3, [r3, #12]
 8006ef4:	2b00      	cmp	r3, #0
 8006ef6:	d1e4      	bne.n	8006ec2 <_Balloc+0x2e>
 8006ef8:	2000      	movs	r0, #0
 8006efa:	bd70      	pop	{r4, r5, r6, pc}
 8006efc:	6802      	ldr	r2, [r0, #0]
 8006efe:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8006f02:	2300      	movs	r3, #0
 8006f04:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8006f08:	e7f7      	b.n	8006efa <_Balloc+0x66>
 8006f0a:	bf00      	nop
 8006f0c:	08008efd 	.word	0x08008efd
 8006f10:	08008f84 	.word	0x08008f84

08006f14 <_Bfree>:
 8006f14:	b570      	push	{r4, r5, r6, lr}
 8006f16:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8006f18:	4605      	mov	r5, r0
 8006f1a:	460c      	mov	r4, r1
 8006f1c:	b976      	cbnz	r6, 8006f3c <_Bfree+0x28>
 8006f1e:	2010      	movs	r0, #16
 8006f20:	f7ff ffa2 	bl	8006e68 <malloc>
 8006f24:	4602      	mov	r2, r0
 8006f26:	6268      	str	r0, [r5, #36]	; 0x24
 8006f28:	b920      	cbnz	r0, 8006f34 <_Bfree+0x20>
 8006f2a:	4b09      	ldr	r3, [pc, #36]	; (8006f50 <_Bfree+0x3c>)
 8006f2c:	4809      	ldr	r0, [pc, #36]	; (8006f54 <_Bfree+0x40>)
 8006f2e:	218a      	movs	r1, #138	; 0x8a
 8006f30:	f000 fbf8 	bl	8007724 <__assert_func>
 8006f34:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006f38:	6006      	str	r6, [r0, #0]
 8006f3a:	60c6      	str	r6, [r0, #12]
 8006f3c:	b13c      	cbz	r4, 8006f4e <_Bfree+0x3a>
 8006f3e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8006f40:	6862      	ldr	r2, [r4, #4]
 8006f42:	68db      	ldr	r3, [r3, #12]
 8006f44:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8006f48:	6021      	str	r1, [r4, #0]
 8006f4a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8006f4e:	bd70      	pop	{r4, r5, r6, pc}
 8006f50:	08008efd 	.word	0x08008efd
 8006f54:	08008f84 	.word	0x08008f84

08006f58 <__multadd>:
 8006f58:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006f5c:	690e      	ldr	r6, [r1, #16]
 8006f5e:	4607      	mov	r7, r0
 8006f60:	4698      	mov	r8, r3
 8006f62:	460c      	mov	r4, r1
 8006f64:	f101 0014 	add.w	r0, r1, #20
 8006f68:	2300      	movs	r3, #0
 8006f6a:	6805      	ldr	r5, [r0, #0]
 8006f6c:	b2a9      	uxth	r1, r5
 8006f6e:	fb02 8101 	mla	r1, r2, r1, r8
 8006f72:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 8006f76:	0c2d      	lsrs	r5, r5, #16
 8006f78:	fb02 c505 	mla	r5, r2, r5, ip
 8006f7c:	b289      	uxth	r1, r1
 8006f7e:	3301      	adds	r3, #1
 8006f80:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 8006f84:	429e      	cmp	r6, r3
 8006f86:	f840 1b04 	str.w	r1, [r0], #4
 8006f8a:	ea4f 4815 	mov.w	r8, r5, lsr #16
 8006f8e:	dcec      	bgt.n	8006f6a <__multadd+0x12>
 8006f90:	f1b8 0f00 	cmp.w	r8, #0
 8006f94:	d022      	beq.n	8006fdc <__multadd+0x84>
 8006f96:	68a3      	ldr	r3, [r4, #8]
 8006f98:	42b3      	cmp	r3, r6
 8006f9a:	dc19      	bgt.n	8006fd0 <__multadd+0x78>
 8006f9c:	6861      	ldr	r1, [r4, #4]
 8006f9e:	4638      	mov	r0, r7
 8006fa0:	3101      	adds	r1, #1
 8006fa2:	f7ff ff77 	bl	8006e94 <_Balloc>
 8006fa6:	4605      	mov	r5, r0
 8006fa8:	b928      	cbnz	r0, 8006fb6 <__multadd+0x5e>
 8006faa:	4602      	mov	r2, r0
 8006fac:	4b0d      	ldr	r3, [pc, #52]	; (8006fe4 <__multadd+0x8c>)
 8006fae:	480e      	ldr	r0, [pc, #56]	; (8006fe8 <__multadd+0x90>)
 8006fb0:	21b5      	movs	r1, #181	; 0xb5
 8006fb2:	f000 fbb7 	bl	8007724 <__assert_func>
 8006fb6:	6922      	ldr	r2, [r4, #16]
 8006fb8:	3202      	adds	r2, #2
 8006fba:	f104 010c 	add.w	r1, r4, #12
 8006fbe:	0092      	lsls	r2, r2, #2
 8006fc0:	300c      	adds	r0, #12
 8006fc2:	f7ff ff59 	bl	8006e78 <memcpy>
 8006fc6:	4621      	mov	r1, r4
 8006fc8:	4638      	mov	r0, r7
 8006fca:	f7ff ffa3 	bl	8006f14 <_Bfree>
 8006fce:	462c      	mov	r4, r5
 8006fd0:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 8006fd4:	3601      	adds	r6, #1
 8006fd6:	f8c3 8014 	str.w	r8, [r3, #20]
 8006fda:	6126      	str	r6, [r4, #16]
 8006fdc:	4620      	mov	r0, r4
 8006fde:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006fe2:	bf00      	nop
 8006fe4:	08008f73 	.word	0x08008f73
 8006fe8:	08008f84 	.word	0x08008f84

08006fec <__hi0bits>:
 8006fec:	0c03      	lsrs	r3, r0, #16
 8006fee:	041b      	lsls	r3, r3, #16
 8006ff0:	b9d3      	cbnz	r3, 8007028 <__hi0bits+0x3c>
 8006ff2:	0400      	lsls	r0, r0, #16
 8006ff4:	2310      	movs	r3, #16
 8006ff6:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8006ffa:	bf04      	itt	eq
 8006ffc:	0200      	lsleq	r0, r0, #8
 8006ffe:	3308      	addeq	r3, #8
 8007000:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8007004:	bf04      	itt	eq
 8007006:	0100      	lsleq	r0, r0, #4
 8007008:	3304      	addeq	r3, #4
 800700a:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800700e:	bf04      	itt	eq
 8007010:	0080      	lsleq	r0, r0, #2
 8007012:	3302      	addeq	r3, #2
 8007014:	2800      	cmp	r0, #0
 8007016:	db05      	blt.n	8007024 <__hi0bits+0x38>
 8007018:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800701c:	f103 0301 	add.w	r3, r3, #1
 8007020:	bf08      	it	eq
 8007022:	2320      	moveq	r3, #32
 8007024:	4618      	mov	r0, r3
 8007026:	4770      	bx	lr
 8007028:	2300      	movs	r3, #0
 800702a:	e7e4      	b.n	8006ff6 <__hi0bits+0xa>

0800702c <__lo0bits>:
 800702c:	6803      	ldr	r3, [r0, #0]
 800702e:	f013 0207 	ands.w	r2, r3, #7
 8007032:	4601      	mov	r1, r0
 8007034:	d00b      	beq.n	800704e <__lo0bits+0x22>
 8007036:	07da      	lsls	r2, r3, #31
 8007038:	d424      	bmi.n	8007084 <__lo0bits+0x58>
 800703a:	0798      	lsls	r0, r3, #30
 800703c:	bf49      	itett	mi
 800703e:	085b      	lsrmi	r3, r3, #1
 8007040:	089b      	lsrpl	r3, r3, #2
 8007042:	2001      	movmi	r0, #1
 8007044:	600b      	strmi	r3, [r1, #0]
 8007046:	bf5c      	itt	pl
 8007048:	600b      	strpl	r3, [r1, #0]
 800704a:	2002      	movpl	r0, #2
 800704c:	4770      	bx	lr
 800704e:	b298      	uxth	r0, r3
 8007050:	b9b0      	cbnz	r0, 8007080 <__lo0bits+0x54>
 8007052:	0c1b      	lsrs	r3, r3, #16
 8007054:	2010      	movs	r0, #16
 8007056:	f013 0fff 	tst.w	r3, #255	; 0xff
 800705a:	bf04      	itt	eq
 800705c:	0a1b      	lsreq	r3, r3, #8
 800705e:	3008      	addeq	r0, #8
 8007060:	071a      	lsls	r2, r3, #28
 8007062:	bf04      	itt	eq
 8007064:	091b      	lsreq	r3, r3, #4
 8007066:	3004      	addeq	r0, #4
 8007068:	079a      	lsls	r2, r3, #30
 800706a:	bf04      	itt	eq
 800706c:	089b      	lsreq	r3, r3, #2
 800706e:	3002      	addeq	r0, #2
 8007070:	07da      	lsls	r2, r3, #31
 8007072:	d403      	bmi.n	800707c <__lo0bits+0x50>
 8007074:	085b      	lsrs	r3, r3, #1
 8007076:	f100 0001 	add.w	r0, r0, #1
 800707a:	d005      	beq.n	8007088 <__lo0bits+0x5c>
 800707c:	600b      	str	r3, [r1, #0]
 800707e:	4770      	bx	lr
 8007080:	4610      	mov	r0, r2
 8007082:	e7e8      	b.n	8007056 <__lo0bits+0x2a>
 8007084:	2000      	movs	r0, #0
 8007086:	4770      	bx	lr
 8007088:	2020      	movs	r0, #32
 800708a:	4770      	bx	lr

0800708c <__i2b>:
 800708c:	b510      	push	{r4, lr}
 800708e:	460c      	mov	r4, r1
 8007090:	2101      	movs	r1, #1
 8007092:	f7ff feff 	bl	8006e94 <_Balloc>
 8007096:	4602      	mov	r2, r0
 8007098:	b928      	cbnz	r0, 80070a6 <__i2b+0x1a>
 800709a:	4b05      	ldr	r3, [pc, #20]	; (80070b0 <__i2b+0x24>)
 800709c:	4805      	ldr	r0, [pc, #20]	; (80070b4 <__i2b+0x28>)
 800709e:	f44f 71a0 	mov.w	r1, #320	; 0x140
 80070a2:	f000 fb3f 	bl	8007724 <__assert_func>
 80070a6:	2301      	movs	r3, #1
 80070a8:	6144      	str	r4, [r0, #20]
 80070aa:	6103      	str	r3, [r0, #16]
 80070ac:	bd10      	pop	{r4, pc}
 80070ae:	bf00      	nop
 80070b0:	08008f73 	.word	0x08008f73
 80070b4:	08008f84 	.word	0x08008f84

080070b8 <__multiply>:
 80070b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80070bc:	4614      	mov	r4, r2
 80070be:	690a      	ldr	r2, [r1, #16]
 80070c0:	6923      	ldr	r3, [r4, #16]
 80070c2:	429a      	cmp	r2, r3
 80070c4:	bfb8      	it	lt
 80070c6:	460b      	movlt	r3, r1
 80070c8:	460d      	mov	r5, r1
 80070ca:	bfbc      	itt	lt
 80070cc:	4625      	movlt	r5, r4
 80070ce:	461c      	movlt	r4, r3
 80070d0:	f8d5 a010 	ldr.w	sl, [r5, #16]
 80070d4:	f8d4 9010 	ldr.w	r9, [r4, #16]
 80070d8:	68ab      	ldr	r3, [r5, #8]
 80070da:	6869      	ldr	r1, [r5, #4]
 80070dc:	eb0a 0709 	add.w	r7, sl, r9
 80070e0:	42bb      	cmp	r3, r7
 80070e2:	b085      	sub	sp, #20
 80070e4:	bfb8      	it	lt
 80070e6:	3101      	addlt	r1, #1
 80070e8:	f7ff fed4 	bl	8006e94 <_Balloc>
 80070ec:	b930      	cbnz	r0, 80070fc <__multiply+0x44>
 80070ee:	4602      	mov	r2, r0
 80070f0:	4b42      	ldr	r3, [pc, #264]	; (80071fc <__multiply+0x144>)
 80070f2:	4843      	ldr	r0, [pc, #268]	; (8007200 <__multiply+0x148>)
 80070f4:	f240 115d 	movw	r1, #349	; 0x15d
 80070f8:	f000 fb14 	bl	8007724 <__assert_func>
 80070fc:	f100 0614 	add.w	r6, r0, #20
 8007100:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 8007104:	4633      	mov	r3, r6
 8007106:	2200      	movs	r2, #0
 8007108:	4543      	cmp	r3, r8
 800710a:	d31e      	bcc.n	800714a <__multiply+0x92>
 800710c:	f105 0c14 	add.w	ip, r5, #20
 8007110:	f104 0314 	add.w	r3, r4, #20
 8007114:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 8007118:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 800711c:	9202      	str	r2, [sp, #8]
 800711e:	ebac 0205 	sub.w	r2, ip, r5
 8007122:	3a15      	subs	r2, #21
 8007124:	f022 0203 	bic.w	r2, r2, #3
 8007128:	3204      	adds	r2, #4
 800712a:	f105 0115 	add.w	r1, r5, #21
 800712e:	458c      	cmp	ip, r1
 8007130:	bf38      	it	cc
 8007132:	2204      	movcc	r2, #4
 8007134:	9201      	str	r2, [sp, #4]
 8007136:	9a02      	ldr	r2, [sp, #8]
 8007138:	9303      	str	r3, [sp, #12]
 800713a:	429a      	cmp	r2, r3
 800713c:	d808      	bhi.n	8007150 <__multiply+0x98>
 800713e:	2f00      	cmp	r7, #0
 8007140:	dc55      	bgt.n	80071ee <__multiply+0x136>
 8007142:	6107      	str	r7, [r0, #16]
 8007144:	b005      	add	sp, #20
 8007146:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800714a:	f843 2b04 	str.w	r2, [r3], #4
 800714e:	e7db      	b.n	8007108 <__multiply+0x50>
 8007150:	f8b3 a000 	ldrh.w	sl, [r3]
 8007154:	f1ba 0f00 	cmp.w	sl, #0
 8007158:	d020      	beq.n	800719c <__multiply+0xe4>
 800715a:	f105 0e14 	add.w	lr, r5, #20
 800715e:	46b1      	mov	r9, r6
 8007160:	2200      	movs	r2, #0
 8007162:	f85e 4b04 	ldr.w	r4, [lr], #4
 8007166:	f8d9 b000 	ldr.w	fp, [r9]
 800716a:	b2a1      	uxth	r1, r4
 800716c:	fa1f fb8b 	uxth.w	fp, fp
 8007170:	fb0a b101 	mla	r1, sl, r1, fp
 8007174:	4411      	add	r1, r2
 8007176:	f8d9 2000 	ldr.w	r2, [r9]
 800717a:	0c24      	lsrs	r4, r4, #16
 800717c:	0c12      	lsrs	r2, r2, #16
 800717e:	fb0a 2404 	mla	r4, sl, r4, r2
 8007182:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 8007186:	b289      	uxth	r1, r1
 8007188:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 800718c:	45f4      	cmp	ip, lr
 800718e:	f849 1b04 	str.w	r1, [r9], #4
 8007192:	ea4f 4214 	mov.w	r2, r4, lsr #16
 8007196:	d8e4      	bhi.n	8007162 <__multiply+0xaa>
 8007198:	9901      	ldr	r1, [sp, #4]
 800719a:	5072      	str	r2, [r6, r1]
 800719c:	9a03      	ldr	r2, [sp, #12]
 800719e:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 80071a2:	3304      	adds	r3, #4
 80071a4:	f1b9 0f00 	cmp.w	r9, #0
 80071a8:	d01f      	beq.n	80071ea <__multiply+0x132>
 80071aa:	6834      	ldr	r4, [r6, #0]
 80071ac:	f105 0114 	add.w	r1, r5, #20
 80071b0:	46b6      	mov	lr, r6
 80071b2:	f04f 0a00 	mov.w	sl, #0
 80071b6:	880a      	ldrh	r2, [r1, #0]
 80071b8:	f8be b002 	ldrh.w	fp, [lr, #2]
 80071bc:	fb09 b202 	mla	r2, r9, r2, fp
 80071c0:	4492      	add	sl, r2
 80071c2:	b2a4      	uxth	r4, r4
 80071c4:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 80071c8:	f84e 4b04 	str.w	r4, [lr], #4
 80071cc:	f851 4b04 	ldr.w	r4, [r1], #4
 80071d0:	f8be 2000 	ldrh.w	r2, [lr]
 80071d4:	0c24      	lsrs	r4, r4, #16
 80071d6:	fb09 2404 	mla	r4, r9, r4, r2
 80071da:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 80071de:	458c      	cmp	ip, r1
 80071e0:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 80071e4:	d8e7      	bhi.n	80071b6 <__multiply+0xfe>
 80071e6:	9a01      	ldr	r2, [sp, #4]
 80071e8:	50b4      	str	r4, [r6, r2]
 80071ea:	3604      	adds	r6, #4
 80071ec:	e7a3      	b.n	8007136 <__multiply+0x7e>
 80071ee:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80071f2:	2b00      	cmp	r3, #0
 80071f4:	d1a5      	bne.n	8007142 <__multiply+0x8a>
 80071f6:	3f01      	subs	r7, #1
 80071f8:	e7a1      	b.n	800713e <__multiply+0x86>
 80071fa:	bf00      	nop
 80071fc:	08008f73 	.word	0x08008f73
 8007200:	08008f84 	.word	0x08008f84

08007204 <__pow5mult>:
 8007204:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007208:	4615      	mov	r5, r2
 800720a:	f012 0203 	ands.w	r2, r2, #3
 800720e:	4606      	mov	r6, r0
 8007210:	460f      	mov	r7, r1
 8007212:	d007      	beq.n	8007224 <__pow5mult+0x20>
 8007214:	4c25      	ldr	r4, [pc, #148]	; (80072ac <__pow5mult+0xa8>)
 8007216:	3a01      	subs	r2, #1
 8007218:	2300      	movs	r3, #0
 800721a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800721e:	f7ff fe9b 	bl	8006f58 <__multadd>
 8007222:	4607      	mov	r7, r0
 8007224:	10ad      	asrs	r5, r5, #2
 8007226:	d03d      	beq.n	80072a4 <__pow5mult+0xa0>
 8007228:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800722a:	b97c      	cbnz	r4, 800724c <__pow5mult+0x48>
 800722c:	2010      	movs	r0, #16
 800722e:	f7ff fe1b 	bl	8006e68 <malloc>
 8007232:	4602      	mov	r2, r0
 8007234:	6270      	str	r0, [r6, #36]	; 0x24
 8007236:	b928      	cbnz	r0, 8007244 <__pow5mult+0x40>
 8007238:	4b1d      	ldr	r3, [pc, #116]	; (80072b0 <__pow5mult+0xac>)
 800723a:	481e      	ldr	r0, [pc, #120]	; (80072b4 <__pow5mult+0xb0>)
 800723c:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8007240:	f000 fa70 	bl	8007724 <__assert_func>
 8007244:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8007248:	6004      	str	r4, [r0, #0]
 800724a:	60c4      	str	r4, [r0, #12]
 800724c:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8007250:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8007254:	b94c      	cbnz	r4, 800726a <__pow5mult+0x66>
 8007256:	f240 2171 	movw	r1, #625	; 0x271
 800725a:	4630      	mov	r0, r6
 800725c:	f7ff ff16 	bl	800708c <__i2b>
 8007260:	2300      	movs	r3, #0
 8007262:	f8c8 0008 	str.w	r0, [r8, #8]
 8007266:	4604      	mov	r4, r0
 8007268:	6003      	str	r3, [r0, #0]
 800726a:	f04f 0900 	mov.w	r9, #0
 800726e:	07eb      	lsls	r3, r5, #31
 8007270:	d50a      	bpl.n	8007288 <__pow5mult+0x84>
 8007272:	4639      	mov	r1, r7
 8007274:	4622      	mov	r2, r4
 8007276:	4630      	mov	r0, r6
 8007278:	f7ff ff1e 	bl	80070b8 <__multiply>
 800727c:	4639      	mov	r1, r7
 800727e:	4680      	mov	r8, r0
 8007280:	4630      	mov	r0, r6
 8007282:	f7ff fe47 	bl	8006f14 <_Bfree>
 8007286:	4647      	mov	r7, r8
 8007288:	106d      	asrs	r5, r5, #1
 800728a:	d00b      	beq.n	80072a4 <__pow5mult+0xa0>
 800728c:	6820      	ldr	r0, [r4, #0]
 800728e:	b938      	cbnz	r0, 80072a0 <__pow5mult+0x9c>
 8007290:	4622      	mov	r2, r4
 8007292:	4621      	mov	r1, r4
 8007294:	4630      	mov	r0, r6
 8007296:	f7ff ff0f 	bl	80070b8 <__multiply>
 800729a:	6020      	str	r0, [r4, #0]
 800729c:	f8c0 9000 	str.w	r9, [r0]
 80072a0:	4604      	mov	r4, r0
 80072a2:	e7e4      	b.n	800726e <__pow5mult+0x6a>
 80072a4:	4638      	mov	r0, r7
 80072a6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80072aa:	bf00      	nop
 80072ac:	080090d8 	.word	0x080090d8
 80072b0:	08008efd 	.word	0x08008efd
 80072b4:	08008f84 	.word	0x08008f84

080072b8 <__lshift>:
 80072b8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80072bc:	460c      	mov	r4, r1
 80072be:	6849      	ldr	r1, [r1, #4]
 80072c0:	6923      	ldr	r3, [r4, #16]
 80072c2:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80072c6:	68a3      	ldr	r3, [r4, #8]
 80072c8:	4607      	mov	r7, r0
 80072ca:	4691      	mov	r9, r2
 80072cc:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80072d0:	f108 0601 	add.w	r6, r8, #1
 80072d4:	42b3      	cmp	r3, r6
 80072d6:	db0b      	blt.n	80072f0 <__lshift+0x38>
 80072d8:	4638      	mov	r0, r7
 80072da:	f7ff fddb 	bl	8006e94 <_Balloc>
 80072de:	4605      	mov	r5, r0
 80072e0:	b948      	cbnz	r0, 80072f6 <__lshift+0x3e>
 80072e2:	4602      	mov	r2, r0
 80072e4:	4b28      	ldr	r3, [pc, #160]	; (8007388 <__lshift+0xd0>)
 80072e6:	4829      	ldr	r0, [pc, #164]	; (800738c <__lshift+0xd4>)
 80072e8:	f240 11d9 	movw	r1, #473	; 0x1d9
 80072ec:	f000 fa1a 	bl	8007724 <__assert_func>
 80072f0:	3101      	adds	r1, #1
 80072f2:	005b      	lsls	r3, r3, #1
 80072f4:	e7ee      	b.n	80072d4 <__lshift+0x1c>
 80072f6:	2300      	movs	r3, #0
 80072f8:	f100 0114 	add.w	r1, r0, #20
 80072fc:	f100 0210 	add.w	r2, r0, #16
 8007300:	4618      	mov	r0, r3
 8007302:	4553      	cmp	r3, sl
 8007304:	db33      	blt.n	800736e <__lshift+0xb6>
 8007306:	6920      	ldr	r0, [r4, #16]
 8007308:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800730c:	f104 0314 	add.w	r3, r4, #20
 8007310:	f019 091f 	ands.w	r9, r9, #31
 8007314:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8007318:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800731c:	d02b      	beq.n	8007376 <__lshift+0xbe>
 800731e:	f1c9 0e20 	rsb	lr, r9, #32
 8007322:	468a      	mov	sl, r1
 8007324:	2200      	movs	r2, #0
 8007326:	6818      	ldr	r0, [r3, #0]
 8007328:	fa00 f009 	lsl.w	r0, r0, r9
 800732c:	4302      	orrs	r2, r0
 800732e:	f84a 2b04 	str.w	r2, [sl], #4
 8007332:	f853 2b04 	ldr.w	r2, [r3], #4
 8007336:	459c      	cmp	ip, r3
 8007338:	fa22 f20e 	lsr.w	r2, r2, lr
 800733c:	d8f3      	bhi.n	8007326 <__lshift+0x6e>
 800733e:	ebac 0304 	sub.w	r3, ip, r4
 8007342:	3b15      	subs	r3, #21
 8007344:	f023 0303 	bic.w	r3, r3, #3
 8007348:	3304      	adds	r3, #4
 800734a:	f104 0015 	add.w	r0, r4, #21
 800734e:	4584      	cmp	ip, r0
 8007350:	bf38      	it	cc
 8007352:	2304      	movcc	r3, #4
 8007354:	50ca      	str	r2, [r1, r3]
 8007356:	b10a      	cbz	r2, 800735c <__lshift+0xa4>
 8007358:	f108 0602 	add.w	r6, r8, #2
 800735c:	3e01      	subs	r6, #1
 800735e:	4638      	mov	r0, r7
 8007360:	612e      	str	r6, [r5, #16]
 8007362:	4621      	mov	r1, r4
 8007364:	f7ff fdd6 	bl	8006f14 <_Bfree>
 8007368:	4628      	mov	r0, r5
 800736a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800736e:	f842 0f04 	str.w	r0, [r2, #4]!
 8007372:	3301      	adds	r3, #1
 8007374:	e7c5      	b.n	8007302 <__lshift+0x4a>
 8007376:	3904      	subs	r1, #4
 8007378:	f853 2b04 	ldr.w	r2, [r3], #4
 800737c:	f841 2f04 	str.w	r2, [r1, #4]!
 8007380:	459c      	cmp	ip, r3
 8007382:	d8f9      	bhi.n	8007378 <__lshift+0xc0>
 8007384:	e7ea      	b.n	800735c <__lshift+0xa4>
 8007386:	bf00      	nop
 8007388:	08008f73 	.word	0x08008f73
 800738c:	08008f84 	.word	0x08008f84

08007390 <__mcmp>:
 8007390:	b530      	push	{r4, r5, lr}
 8007392:	6902      	ldr	r2, [r0, #16]
 8007394:	690c      	ldr	r4, [r1, #16]
 8007396:	1b12      	subs	r2, r2, r4
 8007398:	d10e      	bne.n	80073b8 <__mcmp+0x28>
 800739a:	f100 0314 	add.w	r3, r0, #20
 800739e:	3114      	adds	r1, #20
 80073a0:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 80073a4:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 80073a8:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 80073ac:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 80073b0:	42a5      	cmp	r5, r4
 80073b2:	d003      	beq.n	80073bc <__mcmp+0x2c>
 80073b4:	d305      	bcc.n	80073c2 <__mcmp+0x32>
 80073b6:	2201      	movs	r2, #1
 80073b8:	4610      	mov	r0, r2
 80073ba:	bd30      	pop	{r4, r5, pc}
 80073bc:	4283      	cmp	r3, r0
 80073be:	d3f3      	bcc.n	80073a8 <__mcmp+0x18>
 80073c0:	e7fa      	b.n	80073b8 <__mcmp+0x28>
 80073c2:	f04f 32ff 	mov.w	r2, #4294967295
 80073c6:	e7f7      	b.n	80073b8 <__mcmp+0x28>

080073c8 <__mdiff>:
 80073c8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80073cc:	460c      	mov	r4, r1
 80073ce:	4606      	mov	r6, r0
 80073d0:	4611      	mov	r1, r2
 80073d2:	4620      	mov	r0, r4
 80073d4:	4617      	mov	r7, r2
 80073d6:	f7ff ffdb 	bl	8007390 <__mcmp>
 80073da:	1e05      	subs	r5, r0, #0
 80073dc:	d110      	bne.n	8007400 <__mdiff+0x38>
 80073de:	4629      	mov	r1, r5
 80073e0:	4630      	mov	r0, r6
 80073e2:	f7ff fd57 	bl	8006e94 <_Balloc>
 80073e6:	b930      	cbnz	r0, 80073f6 <__mdiff+0x2e>
 80073e8:	4b39      	ldr	r3, [pc, #228]	; (80074d0 <__mdiff+0x108>)
 80073ea:	4602      	mov	r2, r0
 80073ec:	f240 2132 	movw	r1, #562	; 0x232
 80073f0:	4838      	ldr	r0, [pc, #224]	; (80074d4 <__mdiff+0x10c>)
 80073f2:	f000 f997 	bl	8007724 <__assert_func>
 80073f6:	2301      	movs	r3, #1
 80073f8:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80073fc:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007400:	bfa4      	itt	ge
 8007402:	463b      	movge	r3, r7
 8007404:	4627      	movge	r7, r4
 8007406:	4630      	mov	r0, r6
 8007408:	6879      	ldr	r1, [r7, #4]
 800740a:	bfa6      	itte	ge
 800740c:	461c      	movge	r4, r3
 800740e:	2500      	movge	r5, #0
 8007410:	2501      	movlt	r5, #1
 8007412:	f7ff fd3f 	bl	8006e94 <_Balloc>
 8007416:	b920      	cbnz	r0, 8007422 <__mdiff+0x5a>
 8007418:	4b2d      	ldr	r3, [pc, #180]	; (80074d0 <__mdiff+0x108>)
 800741a:	4602      	mov	r2, r0
 800741c:	f44f 7110 	mov.w	r1, #576	; 0x240
 8007420:	e7e6      	b.n	80073f0 <__mdiff+0x28>
 8007422:	693e      	ldr	r6, [r7, #16]
 8007424:	60c5      	str	r5, [r0, #12]
 8007426:	6925      	ldr	r5, [r4, #16]
 8007428:	f107 0114 	add.w	r1, r7, #20
 800742c:	f104 0914 	add.w	r9, r4, #20
 8007430:	f100 0e14 	add.w	lr, r0, #20
 8007434:	f107 0210 	add.w	r2, r7, #16
 8007438:	eb01 0c86 	add.w	ip, r1, r6, lsl #2
 800743c:	eb09 0585 	add.w	r5, r9, r5, lsl #2
 8007440:	46f2      	mov	sl, lr
 8007442:	2700      	movs	r7, #0
 8007444:	f859 3b04 	ldr.w	r3, [r9], #4
 8007448:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800744c:	fa1f f883 	uxth.w	r8, r3
 8007450:	fa17 f78b 	uxtah	r7, r7, fp
 8007454:	0c1b      	lsrs	r3, r3, #16
 8007456:	eba7 0808 	sub.w	r8, r7, r8
 800745a:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800745e:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8007462:	fa1f f888 	uxth.w	r8, r8
 8007466:	141f      	asrs	r7, r3, #16
 8007468:	454d      	cmp	r5, r9
 800746a:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800746e:	f84a 3b04 	str.w	r3, [sl], #4
 8007472:	d8e7      	bhi.n	8007444 <__mdiff+0x7c>
 8007474:	1b2b      	subs	r3, r5, r4
 8007476:	3b15      	subs	r3, #21
 8007478:	f023 0303 	bic.w	r3, r3, #3
 800747c:	3304      	adds	r3, #4
 800747e:	3415      	adds	r4, #21
 8007480:	42a5      	cmp	r5, r4
 8007482:	bf38      	it	cc
 8007484:	2304      	movcc	r3, #4
 8007486:	4419      	add	r1, r3
 8007488:	4473      	add	r3, lr
 800748a:	469e      	mov	lr, r3
 800748c:	460d      	mov	r5, r1
 800748e:	4565      	cmp	r5, ip
 8007490:	d30e      	bcc.n	80074b0 <__mdiff+0xe8>
 8007492:	f10c 0203 	add.w	r2, ip, #3
 8007496:	1a52      	subs	r2, r2, r1
 8007498:	f022 0203 	bic.w	r2, r2, #3
 800749c:	3903      	subs	r1, #3
 800749e:	458c      	cmp	ip, r1
 80074a0:	bf38      	it	cc
 80074a2:	2200      	movcc	r2, #0
 80074a4:	441a      	add	r2, r3
 80074a6:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 80074aa:	b17b      	cbz	r3, 80074cc <__mdiff+0x104>
 80074ac:	6106      	str	r6, [r0, #16]
 80074ae:	e7a5      	b.n	80073fc <__mdiff+0x34>
 80074b0:	f855 8b04 	ldr.w	r8, [r5], #4
 80074b4:	fa17 f488 	uxtah	r4, r7, r8
 80074b8:	1422      	asrs	r2, r4, #16
 80074ba:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 80074be:	b2a4      	uxth	r4, r4
 80074c0:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80074c4:	f84e 4b04 	str.w	r4, [lr], #4
 80074c8:	1417      	asrs	r7, r2, #16
 80074ca:	e7e0      	b.n	800748e <__mdiff+0xc6>
 80074cc:	3e01      	subs	r6, #1
 80074ce:	e7ea      	b.n	80074a6 <__mdiff+0xde>
 80074d0:	08008f73 	.word	0x08008f73
 80074d4:	08008f84 	.word	0x08008f84

080074d8 <__d2b>:
 80074d8:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80074dc:	4689      	mov	r9, r1
 80074de:	2101      	movs	r1, #1
 80074e0:	ec57 6b10 	vmov	r6, r7, d0
 80074e4:	4690      	mov	r8, r2
 80074e6:	f7ff fcd5 	bl	8006e94 <_Balloc>
 80074ea:	4604      	mov	r4, r0
 80074ec:	b930      	cbnz	r0, 80074fc <__d2b+0x24>
 80074ee:	4602      	mov	r2, r0
 80074f0:	4b25      	ldr	r3, [pc, #148]	; (8007588 <__d2b+0xb0>)
 80074f2:	4826      	ldr	r0, [pc, #152]	; (800758c <__d2b+0xb4>)
 80074f4:	f240 310a 	movw	r1, #778	; 0x30a
 80074f8:	f000 f914 	bl	8007724 <__assert_func>
 80074fc:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8007500:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8007504:	bb35      	cbnz	r5, 8007554 <__d2b+0x7c>
 8007506:	2e00      	cmp	r6, #0
 8007508:	9301      	str	r3, [sp, #4]
 800750a:	d028      	beq.n	800755e <__d2b+0x86>
 800750c:	4668      	mov	r0, sp
 800750e:	9600      	str	r6, [sp, #0]
 8007510:	f7ff fd8c 	bl	800702c <__lo0bits>
 8007514:	9900      	ldr	r1, [sp, #0]
 8007516:	b300      	cbz	r0, 800755a <__d2b+0x82>
 8007518:	9a01      	ldr	r2, [sp, #4]
 800751a:	f1c0 0320 	rsb	r3, r0, #32
 800751e:	fa02 f303 	lsl.w	r3, r2, r3
 8007522:	430b      	orrs	r3, r1
 8007524:	40c2      	lsrs	r2, r0
 8007526:	6163      	str	r3, [r4, #20]
 8007528:	9201      	str	r2, [sp, #4]
 800752a:	9b01      	ldr	r3, [sp, #4]
 800752c:	61a3      	str	r3, [r4, #24]
 800752e:	2b00      	cmp	r3, #0
 8007530:	bf14      	ite	ne
 8007532:	2202      	movne	r2, #2
 8007534:	2201      	moveq	r2, #1
 8007536:	6122      	str	r2, [r4, #16]
 8007538:	b1d5      	cbz	r5, 8007570 <__d2b+0x98>
 800753a:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800753e:	4405      	add	r5, r0
 8007540:	f8c9 5000 	str.w	r5, [r9]
 8007544:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8007548:	f8c8 0000 	str.w	r0, [r8]
 800754c:	4620      	mov	r0, r4
 800754e:	b003      	add	sp, #12
 8007550:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007554:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8007558:	e7d5      	b.n	8007506 <__d2b+0x2e>
 800755a:	6161      	str	r1, [r4, #20]
 800755c:	e7e5      	b.n	800752a <__d2b+0x52>
 800755e:	a801      	add	r0, sp, #4
 8007560:	f7ff fd64 	bl	800702c <__lo0bits>
 8007564:	9b01      	ldr	r3, [sp, #4]
 8007566:	6163      	str	r3, [r4, #20]
 8007568:	2201      	movs	r2, #1
 800756a:	6122      	str	r2, [r4, #16]
 800756c:	3020      	adds	r0, #32
 800756e:	e7e3      	b.n	8007538 <__d2b+0x60>
 8007570:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8007574:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8007578:	f8c9 0000 	str.w	r0, [r9]
 800757c:	6918      	ldr	r0, [r3, #16]
 800757e:	f7ff fd35 	bl	8006fec <__hi0bits>
 8007582:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8007586:	e7df      	b.n	8007548 <__d2b+0x70>
 8007588:	08008f73 	.word	0x08008f73
 800758c:	08008f84 	.word	0x08008f84

08007590 <_calloc_r>:
 8007590:	b513      	push	{r0, r1, r4, lr}
 8007592:	434a      	muls	r2, r1
 8007594:	4611      	mov	r1, r2
 8007596:	9201      	str	r2, [sp, #4]
 8007598:	f000 f85a 	bl	8007650 <_malloc_r>
 800759c:	4604      	mov	r4, r0
 800759e:	b118      	cbz	r0, 80075a8 <_calloc_r+0x18>
 80075a0:	9a01      	ldr	r2, [sp, #4]
 80075a2:	2100      	movs	r1, #0
 80075a4:	f7fe f972 	bl	800588c <memset>
 80075a8:	4620      	mov	r0, r4
 80075aa:	b002      	add	sp, #8
 80075ac:	bd10      	pop	{r4, pc}
	...

080075b0 <_free_r>:
 80075b0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80075b2:	2900      	cmp	r1, #0
 80075b4:	d048      	beq.n	8007648 <_free_r+0x98>
 80075b6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80075ba:	9001      	str	r0, [sp, #4]
 80075bc:	2b00      	cmp	r3, #0
 80075be:	f1a1 0404 	sub.w	r4, r1, #4
 80075c2:	bfb8      	it	lt
 80075c4:	18e4      	addlt	r4, r4, r3
 80075c6:	f000 f8ef 	bl	80077a8 <__malloc_lock>
 80075ca:	4a20      	ldr	r2, [pc, #128]	; (800764c <_free_r+0x9c>)
 80075cc:	9801      	ldr	r0, [sp, #4]
 80075ce:	6813      	ldr	r3, [r2, #0]
 80075d0:	4615      	mov	r5, r2
 80075d2:	b933      	cbnz	r3, 80075e2 <_free_r+0x32>
 80075d4:	6063      	str	r3, [r4, #4]
 80075d6:	6014      	str	r4, [r2, #0]
 80075d8:	b003      	add	sp, #12
 80075da:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80075de:	f000 b8e9 	b.w	80077b4 <__malloc_unlock>
 80075e2:	42a3      	cmp	r3, r4
 80075e4:	d90b      	bls.n	80075fe <_free_r+0x4e>
 80075e6:	6821      	ldr	r1, [r4, #0]
 80075e8:	1862      	adds	r2, r4, r1
 80075ea:	4293      	cmp	r3, r2
 80075ec:	bf04      	itt	eq
 80075ee:	681a      	ldreq	r2, [r3, #0]
 80075f0:	685b      	ldreq	r3, [r3, #4]
 80075f2:	6063      	str	r3, [r4, #4]
 80075f4:	bf04      	itt	eq
 80075f6:	1852      	addeq	r2, r2, r1
 80075f8:	6022      	streq	r2, [r4, #0]
 80075fa:	602c      	str	r4, [r5, #0]
 80075fc:	e7ec      	b.n	80075d8 <_free_r+0x28>
 80075fe:	461a      	mov	r2, r3
 8007600:	685b      	ldr	r3, [r3, #4]
 8007602:	b10b      	cbz	r3, 8007608 <_free_r+0x58>
 8007604:	42a3      	cmp	r3, r4
 8007606:	d9fa      	bls.n	80075fe <_free_r+0x4e>
 8007608:	6811      	ldr	r1, [r2, #0]
 800760a:	1855      	adds	r5, r2, r1
 800760c:	42a5      	cmp	r5, r4
 800760e:	d10b      	bne.n	8007628 <_free_r+0x78>
 8007610:	6824      	ldr	r4, [r4, #0]
 8007612:	4421      	add	r1, r4
 8007614:	1854      	adds	r4, r2, r1
 8007616:	42a3      	cmp	r3, r4
 8007618:	6011      	str	r1, [r2, #0]
 800761a:	d1dd      	bne.n	80075d8 <_free_r+0x28>
 800761c:	681c      	ldr	r4, [r3, #0]
 800761e:	685b      	ldr	r3, [r3, #4]
 8007620:	6053      	str	r3, [r2, #4]
 8007622:	4421      	add	r1, r4
 8007624:	6011      	str	r1, [r2, #0]
 8007626:	e7d7      	b.n	80075d8 <_free_r+0x28>
 8007628:	d902      	bls.n	8007630 <_free_r+0x80>
 800762a:	230c      	movs	r3, #12
 800762c:	6003      	str	r3, [r0, #0]
 800762e:	e7d3      	b.n	80075d8 <_free_r+0x28>
 8007630:	6825      	ldr	r5, [r4, #0]
 8007632:	1961      	adds	r1, r4, r5
 8007634:	428b      	cmp	r3, r1
 8007636:	bf04      	itt	eq
 8007638:	6819      	ldreq	r1, [r3, #0]
 800763a:	685b      	ldreq	r3, [r3, #4]
 800763c:	6063      	str	r3, [r4, #4]
 800763e:	bf04      	itt	eq
 8007640:	1949      	addeq	r1, r1, r5
 8007642:	6021      	streq	r1, [r4, #0]
 8007644:	6054      	str	r4, [r2, #4]
 8007646:	e7c7      	b.n	80075d8 <_free_r+0x28>
 8007648:	b003      	add	sp, #12
 800764a:	bd30      	pop	{r4, r5, pc}
 800764c:	20000200 	.word	0x20000200

08007650 <_malloc_r>:
 8007650:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007652:	1ccd      	adds	r5, r1, #3
 8007654:	f025 0503 	bic.w	r5, r5, #3
 8007658:	3508      	adds	r5, #8
 800765a:	2d0c      	cmp	r5, #12
 800765c:	bf38      	it	cc
 800765e:	250c      	movcc	r5, #12
 8007660:	2d00      	cmp	r5, #0
 8007662:	4606      	mov	r6, r0
 8007664:	db01      	blt.n	800766a <_malloc_r+0x1a>
 8007666:	42a9      	cmp	r1, r5
 8007668:	d903      	bls.n	8007672 <_malloc_r+0x22>
 800766a:	230c      	movs	r3, #12
 800766c:	6033      	str	r3, [r6, #0]
 800766e:	2000      	movs	r0, #0
 8007670:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007672:	f000 f899 	bl	80077a8 <__malloc_lock>
 8007676:	4921      	ldr	r1, [pc, #132]	; (80076fc <_malloc_r+0xac>)
 8007678:	680a      	ldr	r2, [r1, #0]
 800767a:	4614      	mov	r4, r2
 800767c:	b99c      	cbnz	r4, 80076a6 <_malloc_r+0x56>
 800767e:	4f20      	ldr	r7, [pc, #128]	; (8007700 <_malloc_r+0xb0>)
 8007680:	683b      	ldr	r3, [r7, #0]
 8007682:	b923      	cbnz	r3, 800768e <_malloc_r+0x3e>
 8007684:	4621      	mov	r1, r4
 8007686:	4630      	mov	r0, r6
 8007688:	f000 f83c 	bl	8007704 <_sbrk_r>
 800768c:	6038      	str	r0, [r7, #0]
 800768e:	4629      	mov	r1, r5
 8007690:	4630      	mov	r0, r6
 8007692:	f000 f837 	bl	8007704 <_sbrk_r>
 8007696:	1c43      	adds	r3, r0, #1
 8007698:	d123      	bne.n	80076e2 <_malloc_r+0x92>
 800769a:	230c      	movs	r3, #12
 800769c:	6033      	str	r3, [r6, #0]
 800769e:	4630      	mov	r0, r6
 80076a0:	f000 f888 	bl	80077b4 <__malloc_unlock>
 80076a4:	e7e3      	b.n	800766e <_malloc_r+0x1e>
 80076a6:	6823      	ldr	r3, [r4, #0]
 80076a8:	1b5b      	subs	r3, r3, r5
 80076aa:	d417      	bmi.n	80076dc <_malloc_r+0x8c>
 80076ac:	2b0b      	cmp	r3, #11
 80076ae:	d903      	bls.n	80076b8 <_malloc_r+0x68>
 80076b0:	6023      	str	r3, [r4, #0]
 80076b2:	441c      	add	r4, r3
 80076b4:	6025      	str	r5, [r4, #0]
 80076b6:	e004      	b.n	80076c2 <_malloc_r+0x72>
 80076b8:	6863      	ldr	r3, [r4, #4]
 80076ba:	42a2      	cmp	r2, r4
 80076bc:	bf0c      	ite	eq
 80076be:	600b      	streq	r3, [r1, #0]
 80076c0:	6053      	strne	r3, [r2, #4]
 80076c2:	4630      	mov	r0, r6
 80076c4:	f000 f876 	bl	80077b4 <__malloc_unlock>
 80076c8:	f104 000b 	add.w	r0, r4, #11
 80076cc:	1d23      	adds	r3, r4, #4
 80076ce:	f020 0007 	bic.w	r0, r0, #7
 80076d2:	1ac2      	subs	r2, r0, r3
 80076d4:	d0cc      	beq.n	8007670 <_malloc_r+0x20>
 80076d6:	1a1b      	subs	r3, r3, r0
 80076d8:	50a3      	str	r3, [r4, r2]
 80076da:	e7c9      	b.n	8007670 <_malloc_r+0x20>
 80076dc:	4622      	mov	r2, r4
 80076de:	6864      	ldr	r4, [r4, #4]
 80076e0:	e7cc      	b.n	800767c <_malloc_r+0x2c>
 80076e2:	1cc4      	adds	r4, r0, #3
 80076e4:	f024 0403 	bic.w	r4, r4, #3
 80076e8:	42a0      	cmp	r0, r4
 80076ea:	d0e3      	beq.n	80076b4 <_malloc_r+0x64>
 80076ec:	1a21      	subs	r1, r4, r0
 80076ee:	4630      	mov	r0, r6
 80076f0:	f000 f808 	bl	8007704 <_sbrk_r>
 80076f4:	3001      	adds	r0, #1
 80076f6:	d1dd      	bne.n	80076b4 <_malloc_r+0x64>
 80076f8:	e7cf      	b.n	800769a <_malloc_r+0x4a>
 80076fa:	bf00      	nop
 80076fc:	20000200 	.word	0x20000200
 8007700:	20000204 	.word	0x20000204

08007704 <_sbrk_r>:
 8007704:	b538      	push	{r3, r4, r5, lr}
 8007706:	4d06      	ldr	r5, [pc, #24]	; (8007720 <_sbrk_r+0x1c>)
 8007708:	2300      	movs	r3, #0
 800770a:	4604      	mov	r4, r0
 800770c:	4608      	mov	r0, r1
 800770e:	602b      	str	r3, [r5, #0]
 8007710:	f7fa f96c 	bl	80019ec <_sbrk>
 8007714:	1c43      	adds	r3, r0, #1
 8007716:	d102      	bne.n	800771e <_sbrk_r+0x1a>
 8007718:	682b      	ldr	r3, [r5, #0]
 800771a:	b103      	cbz	r3, 800771e <_sbrk_r+0x1a>
 800771c:	6023      	str	r3, [r4, #0]
 800771e:	bd38      	pop	{r3, r4, r5, pc}
 8007720:	200002ac 	.word	0x200002ac

08007724 <__assert_func>:
 8007724:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8007726:	4614      	mov	r4, r2
 8007728:	461a      	mov	r2, r3
 800772a:	4b09      	ldr	r3, [pc, #36]	; (8007750 <__assert_func+0x2c>)
 800772c:	681b      	ldr	r3, [r3, #0]
 800772e:	4605      	mov	r5, r0
 8007730:	68d8      	ldr	r0, [r3, #12]
 8007732:	b14c      	cbz	r4, 8007748 <__assert_func+0x24>
 8007734:	4b07      	ldr	r3, [pc, #28]	; (8007754 <__assert_func+0x30>)
 8007736:	9100      	str	r1, [sp, #0]
 8007738:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800773c:	4906      	ldr	r1, [pc, #24]	; (8007758 <__assert_func+0x34>)
 800773e:	462b      	mov	r3, r5
 8007740:	f000 f80e 	bl	8007760 <fiprintf>
 8007744:	f000 fa64 	bl	8007c10 <abort>
 8007748:	4b04      	ldr	r3, [pc, #16]	; (800775c <__assert_func+0x38>)
 800774a:	461c      	mov	r4, r3
 800774c:	e7f3      	b.n	8007736 <__assert_func+0x12>
 800774e:	bf00      	nop
 8007750:	2000000c 	.word	0x2000000c
 8007754:	080090e4 	.word	0x080090e4
 8007758:	080090f1 	.word	0x080090f1
 800775c:	0800911f 	.word	0x0800911f

08007760 <fiprintf>:
 8007760:	b40e      	push	{r1, r2, r3}
 8007762:	b503      	push	{r0, r1, lr}
 8007764:	4601      	mov	r1, r0
 8007766:	ab03      	add	r3, sp, #12
 8007768:	4805      	ldr	r0, [pc, #20]	; (8007780 <fiprintf+0x20>)
 800776a:	f853 2b04 	ldr.w	r2, [r3], #4
 800776e:	6800      	ldr	r0, [r0, #0]
 8007770:	9301      	str	r3, [sp, #4]
 8007772:	f000 f84f 	bl	8007814 <_vfiprintf_r>
 8007776:	b002      	add	sp, #8
 8007778:	f85d eb04 	ldr.w	lr, [sp], #4
 800777c:	b003      	add	sp, #12
 800777e:	4770      	bx	lr
 8007780:	2000000c 	.word	0x2000000c

08007784 <__ascii_mbtowc>:
 8007784:	b082      	sub	sp, #8
 8007786:	b901      	cbnz	r1, 800778a <__ascii_mbtowc+0x6>
 8007788:	a901      	add	r1, sp, #4
 800778a:	b142      	cbz	r2, 800779e <__ascii_mbtowc+0x1a>
 800778c:	b14b      	cbz	r3, 80077a2 <__ascii_mbtowc+0x1e>
 800778e:	7813      	ldrb	r3, [r2, #0]
 8007790:	600b      	str	r3, [r1, #0]
 8007792:	7812      	ldrb	r2, [r2, #0]
 8007794:	1e10      	subs	r0, r2, #0
 8007796:	bf18      	it	ne
 8007798:	2001      	movne	r0, #1
 800779a:	b002      	add	sp, #8
 800779c:	4770      	bx	lr
 800779e:	4610      	mov	r0, r2
 80077a0:	e7fb      	b.n	800779a <__ascii_mbtowc+0x16>
 80077a2:	f06f 0001 	mvn.w	r0, #1
 80077a6:	e7f8      	b.n	800779a <__ascii_mbtowc+0x16>

080077a8 <__malloc_lock>:
 80077a8:	4801      	ldr	r0, [pc, #4]	; (80077b0 <__malloc_lock+0x8>)
 80077aa:	f000 bbf1 	b.w	8007f90 <__retarget_lock_acquire_recursive>
 80077ae:	bf00      	nop
 80077b0:	200002b4 	.word	0x200002b4

080077b4 <__malloc_unlock>:
 80077b4:	4801      	ldr	r0, [pc, #4]	; (80077bc <__malloc_unlock+0x8>)
 80077b6:	f000 bbec 	b.w	8007f92 <__retarget_lock_release_recursive>
 80077ba:	bf00      	nop
 80077bc:	200002b4 	.word	0x200002b4

080077c0 <__sfputc_r>:
 80077c0:	6893      	ldr	r3, [r2, #8]
 80077c2:	3b01      	subs	r3, #1
 80077c4:	2b00      	cmp	r3, #0
 80077c6:	b410      	push	{r4}
 80077c8:	6093      	str	r3, [r2, #8]
 80077ca:	da08      	bge.n	80077de <__sfputc_r+0x1e>
 80077cc:	6994      	ldr	r4, [r2, #24]
 80077ce:	42a3      	cmp	r3, r4
 80077d0:	db01      	blt.n	80077d6 <__sfputc_r+0x16>
 80077d2:	290a      	cmp	r1, #10
 80077d4:	d103      	bne.n	80077de <__sfputc_r+0x1e>
 80077d6:	f85d 4b04 	ldr.w	r4, [sp], #4
 80077da:	f000 b94b 	b.w	8007a74 <__swbuf_r>
 80077de:	6813      	ldr	r3, [r2, #0]
 80077e0:	1c58      	adds	r0, r3, #1
 80077e2:	6010      	str	r0, [r2, #0]
 80077e4:	7019      	strb	r1, [r3, #0]
 80077e6:	4608      	mov	r0, r1
 80077e8:	f85d 4b04 	ldr.w	r4, [sp], #4
 80077ec:	4770      	bx	lr

080077ee <__sfputs_r>:
 80077ee:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80077f0:	4606      	mov	r6, r0
 80077f2:	460f      	mov	r7, r1
 80077f4:	4614      	mov	r4, r2
 80077f6:	18d5      	adds	r5, r2, r3
 80077f8:	42ac      	cmp	r4, r5
 80077fa:	d101      	bne.n	8007800 <__sfputs_r+0x12>
 80077fc:	2000      	movs	r0, #0
 80077fe:	e007      	b.n	8007810 <__sfputs_r+0x22>
 8007800:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007804:	463a      	mov	r2, r7
 8007806:	4630      	mov	r0, r6
 8007808:	f7ff ffda 	bl	80077c0 <__sfputc_r>
 800780c:	1c43      	adds	r3, r0, #1
 800780e:	d1f3      	bne.n	80077f8 <__sfputs_r+0xa>
 8007810:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08007814 <_vfiprintf_r>:
 8007814:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007818:	460d      	mov	r5, r1
 800781a:	b09d      	sub	sp, #116	; 0x74
 800781c:	4614      	mov	r4, r2
 800781e:	4698      	mov	r8, r3
 8007820:	4606      	mov	r6, r0
 8007822:	b118      	cbz	r0, 800782c <_vfiprintf_r+0x18>
 8007824:	6983      	ldr	r3, [r0, #24]
 8007826:	b90b      	cbnz	r3, 800782c <_vfiprintf_r+0x18>
 8007828:	f000 fb14 	bl	8007e54 <__sinit>
 800782c:	4b89      	ldr	r3, [pc, #548]	; (8007a54 <_vfiprintf_r+0x240>)
 800782e:	429d      	cmp	r5, r3
 8007830:	d11b      	bne.n	800786a <_vfiprintf_r+0x56>
 8007832:	6875      	ldr	r5, [r6, #4]
 8007834:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007836:	07d9      	lsls	r1, r3, #31
 8007838:	d405      	bmi.n	8007846 <_vfiprintf_r+0x32>
 800783a:	89ab      	ldrh	r3, [r5, #12]
 800783c:	059a      	lsls	r2, r3, #22
 800783e:	d402      	bmi.n	8007846 <_vfiprintf_r+0x32>
 8007840:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007842:	f000 fba5 	bl	8007f90 <__retarget_lock_acquire_recursive>
 8007846:	89ab      	ldrh	r3, [r5, #12]
 8007848:	071b      	lsls	r3, r3, #28
 800784a:	d501      	bpl.n	8007850 <_vfiprintf_r+0x3c>
 800784c:	692b      	ldr	r3, [r5, #16]
 800784e:	b9eb      	cbnz	r3, 800788c <_vfiprintf_r+0x78>
 8007850:	4629      	mov	r1, r5
 8007852:	4630      	mov	r0, r6
 8007854:	f000 f96e 	bl	8007b34 <__swsetup_r>
 8007858:	b1c0      	cbz	r0, 800788c <_vfiprintf_r+0x78>
 800785a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800785c:	07dc      	lsls	r4, r3, #31
 800785e:	d50e      	bpl.n	800787e <_vfiprintf_r+0x6a>
 8007860:	f04f 30ff 	mov.w	r0, #4294967295
 8007864:	b01d      	add	sp, #116	; 0x74
 8007866:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800786a:	4b7b      	ldr	r3, [pc, #492]	; (8007a58 <_vfiprintf_r+0x244>)
 800786c:	429d      	cmp	r5, r3
 800786e:	d101      	bne.n	8007874 <_vfiprintf_r+0x60>
 8007870:	68b5      	ldr	r5, [r6, #8]
 8007872:	e7df      	b.n	8007834 <_vfiprintf_r+0x20>
 8007874:	4b79      	ldr	r3, [pc, #484]	; (8007a5c <_vfiprintf_r+0x248>)
 8007876:	429d      	cmp	r5, r3
 8007878:	bf08      	it	eq
 800787a:	68f5      	ldreq	r5, [r6, #12]
 800787c:	e7da      	b.n	8007834 <_vfiprintf_r+0x20>
 800787e:	89ab      	ldrh	r3, [r5, #12]
 8007880:	0598      	lsls	r0, r3, #22
 8007882:	d4ed      	bmi.n	8007860 <_vfiprintf_r+0x4c>
 8007884:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007886:	f000 fb84 	bl	8007f92 <__retarget_lock_release_recursive>
 800788a:	e7e9      	b.n	8007860 <_vfiprintf_r+0x4c>
 800788c:	2300      	movs	r3, #0
 800788e:	9309      	str	r3, [sp, #36]	; 0x24
 8007890:	2320      	movs	r3, #32
 8007892:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8007896:	f8cd 800c 	str.w	r8, [sp, #12]
 800789a:	2330      	movs	r3, #48	; 0x30
 800789c:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8007a60 <_vfiprintf_r+0x24c>
 80078a0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80078a4:	f04f 0901 	mov.w	r9, #1
 80078a8:	4623      	mov	r3, r4
 80078aa:	469a      	mov	sl, r3
 80078ac:	f813 2b01 	ldrb.w	r2, [r3], #1
 80078b0:	b10a      	cbz	r2, 80078b6 <_vfiprintf_r+0xa2>
 80078b2:	2a25      	cmp	r2, #37	; 0x25
 80078b4:	d1f9      	bne.n	80078aa <_vfiprintf_r+0x96>
 80078b6:	ebba 0b04 	subs.w	fp, sl, r4
 80078ba:	d00b      	beq.n	80078d4 <_vfiprintf_r+0xc0>
 80078bc:	465b      	mov	r3, fp
 80078be:	4622      	mov	r2, r4
 80078c0:	4629      	mov	r1, r5
 80078c2:	4630      	mov	r0, r6
 80078c4:	f7ff ff93 	bl	80077ee <__sfputs_r>
 80078c8:	3001      	adds	r0, #1
 80078ca:	f000 80aa 	beq.w	8007a22 <_vfiprintf_r+0x20e>
 80078ce:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80078d0:	445a      	add	r2, fp
 80078d2:	9209      	str	r2, [sp, #36]	; 0x24
 80078d4:	f89a 3000 	ldrb.w	r3, [sl]
 80078d8:	2b00      	cmp	r3, #0
 80078da:	f000 80a2 	beq.w	8007a22 <_vfiprintf_r+0x20e>
 80078de:	2300      	movs	r3, #0
 80078e0:	f04f 32ff 	mov.w	r2, #4294967295
 80078e4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80078e8:	f10a 0a01 	add.w	sl, sl, #1
 80078ec:	9304      	str	r3, [sp, #16]
 80078ee:	9307      	str	r3, [sp, #28]
 80078f0:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80078f4:	931a      	str	r3, [sp, #104]	; 0x68
 80078f6:	4654      	mov	r4, sl
 80078f8:	2205      	movs	r2, #5
 80078fa:	f814 1b01 	ldrb.w	r1, [r4], #1
 80078fe:	4858      	ldr	r0, [pc, #352]	; (8007a60 <_vfiprintf_r+0x24c>)
 8007900:	f7f8 fc6e 	bl	80001e0 <memchr>
 8007904:	9a04      	ldr	r2, [sp, #16]
 8007906:	b9d8      	cbnz	r0, 8007940 <_vfiprintf_r+0x12c>
 8007908:	06d1      	lsls	r1, r2, #27
 800790a:	bf44      	itt	mi
 800790c:	2320      	movmi	r3, #32
 800790e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007912:	0713      	lsls	r3, r2, #28
 8007914:	bf44      	itt	mi
 8007916:	232b      	movmi	r3, #43	; 0x2b
 8007918:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800791c:	f89a 3000 	ldrb.w	r3, [sl]
 8007920:	2b2a      	cmp	r3, #42	; 0x2a
 8007922:	d015      	beq.n	8007950 <_vfiprintf_r+0x13c>
 8007924:	9a07      	ldr	r2, [sp, #28]
 8007926:	4654      	mov	r4, sl
 8007928:	2000      	movs	r0, #0
 800792a:	f04f 0c0a 	mov.w	ip, #10
 800792e:	4621      	mov	r1, r4
 8007930:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007934:	3b30      	subs	r3, #48	; 0x30
 8007936:	2b09      	cmp	r3, #9
 8007938:	d94e      	bls.n	80079d8 <_vfiprintf_r+0x1c4>
 800793a:	b1b0      	cbz	r0, 800796a <_vfiprintf_r+0x156>
 800793c:	9207      	str	r2, [sp, #28]
 800793e:	e014      	b.n	800796a <_vfiprintf_r+0x156>
 8007940:	eba0 0308 	sub.w	r3, r0, r8
 8007944:	fa09 f303 	lsl.w	r3, r9, r3
 8007948:	4313      	orrs	r3, r2
 800794a:	9304      	str	r3, [sp, #16]
 800794c:	46a2      	mov	sl, r4
 800794e:	e7d2      	b.n	80078f6 <_vfiprintf_r+0xe2>
 8007950:	9b03      	ldr	r3, [sp, #12]
 8007952:	1d19      	adds	r1, r3, #4
 8007954:	681b      	ldr	r3, [r3, #0]
 8007956:	9103      	str	r1, [sp, #12]
 8007958:	2b00      	cmp	r3, #0
 800795a:	bfbb      	ittet	lt
 800795c:	425b      	neglt	r3, r3
 800795e:	f042 0202 	orrlt.w	r2, r2, #2
 8007962:	9307      	strge	r3, [sp, #28]
 8007964:	9307      	strlt	r3, [sp, #28]
 8007966:	bfb8      	it	lt
 8007968:	9204      	strlt	r2, [sp, #16]
 800796a:	7823      	ldrb	r3, [r4, #0]
 800796c:	2b2e      	cmp	r3, #46	; 0x2e
 800796e:	d10c      	bne.n	800798a <_vfiprintf_r+0x176>
 8007970:	7863      	ldrb	r3, [r4, #1]
 8007972:	2b2a      	cmp	r3, #42	; 0x2a
 8007974:	d135      	bne.n	80079e2 <_vfiprintf_r+0x1ce>
 8007976:	9b03      	ldr	r3, [sp, #12]
 8007978:	1d1a      	adds	r2, r3, #4
 800797a:	681b      	ldr	r3, [r3, #0]
 800797c:	9203      	str	r2, [sp, #12]
 800797e:	2b00      	cmp	r3, #0
 8007980:	bfb8      	it	lt
 8007982:	f04f 33ff 	movlt.w	r3, #4294967295
 8007986:	3402      	adds	r4, #2
 8007988:	9305      	str	r3, [sp, #20]
 800798a:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8007a70 <_vfiprintf_r+0x25c>
 800798e:	7821      	ldrb	r1, [r4, #0]
 8007990:	2203      	movs	r2, #3
 8007992:	4650      	mov	r0, sl
 8007994:	f7f8 fc24 	bl	80001e0 <memchr>
 8007998:	b140      	cbz	r0, 80079ac <_vfiprintf_r+0x198>
 800799a:	2340      	movs	r3, #64	; 0x40
 800799c:	eba0 000a 	sub.w	r0, r0, sl
 80079a0:	fa03 f000 	lsl.w	r0, r3, r0
 80079a4:	9b04      	ldr	r3, [sp, #16]
 80079a6:	4303      	orrs	r3, r0
 80079a8:	3401      	adds	r4, #1
 80079aa:	9304      	str	r3, [sp, #16]
 80079ac:	f814 1b01 	ldrb.w	r1, [r4], #1
 80079b0:	482c      	ldr	r0, [pc, #176]	; (8007a64 <_vfiprintf_r+0x250>)
 80079b2:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80079b6:	2206      	movs	r2, #6
 80079b8:	f7f8 fc12 	bl	80001e0 <memchr>
 80079bc:	2800      	cmp	r0, #0
 80079be:	d03f      	beq.n	8007a40 <_vfiprintf_r+0x22c>
 80079c0:	4b29      	ldr	r3, [pc, #164]	; (8007a68 <_vfiprintf_r+0x254>)
 80079c2:	bb1b      	cbnz	r3, 8007a0c <_vfiprintf_r+0x1f8>
 80079c4:	9b03      	ldr	r3, [sp, #12]
 80079c6:	3307      	adds	r3, #7
 80079c8:	f023 0307 	bic.w	r3, r3, #7
 80079cc:	3308      	adds	r3, #8
 80079ce:	9303      	str	r3, [sp, #12]
 80079d0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80079d2:	443b      	add	r3, r7
 80079d4:	9309      	str	r3, [sp, #36]	; 0x24
 80079d6:	e767      	b.n	80078a8 <_vfiprintf_r+0x94>
 80079d8:	fb0c 3202 	mla	r2, ip, r2, r3
 80079dc:	460c      	mov	r4, r1
 80079de:	2001      	movs	r0, #1
 80079e0:	e7a5      	b.n	800792e <_vfiprintf_r+0x11a>
 80079e2:	2300      	movs	r3, #0
 80079e4:	3401      	adds	r4, #1
 80079e6:	9305      	str	r3, [sp, #20]
 80079e8:	4619      	mov	r1, r3
 80079ea:	f04f 0c0a 	mov.w	ip, #10
 80079ee:	4620      	mov	r0, r4
 80079f0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80079f4:	3a30      	subs	r2, #48	; 0x30
 80079f6:	2a09      	cmp	r2, #9
 80079f8:	d903      	bls.n	8007a02 <_vfiprintf_r+0x1ee>
 80079fa:	2b00      	cmp	r3, #0
 80079fc:	d0c5      	beq.n	800798a <_vfiprintf_r+0x176>
 80079fe:	9105      	str	r1, [sp, #20]
 8007a00:	e7c3      	b.n	800798a <_vfiprintf_r+0x176>
 8007a02:	fb0c 2101 	mla	r1, ip, r1, r2
 8007a06:	4604      	mov	r4, r0
 8007a08:	2301      	movs	r3, #1
 8007a0a:	e7f0      	b.n	80079ee <_vfiprintf_r+0x1da>
 8007a0c:	ab03      	add	r3, sp, #12
 8007a0e:	9300      	str	r3, [sp, #0]
 8007a10:	462a      	mov	r2, r5
 8007a12:	4b16      	ldr	r3, [pc, #88]	; (8007a6c <_vfiprintf_r+0x258>)
 8007a14:	a904      	add	r1, sp, #16
 8007a16:	4630      	mov	r0, r6
 8007a18:	f7fd ffe0 	bl	80059dc <_printf_float>
 8007a1c:	4607      	mov	r7, r0
 8007a1e:	1c78      	adds	r0, r7, #1
 8007a20:	d1d6      	bne.n	80079d0 <_vfiprintf_r+0x1bc>
 8007a22:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007a24:	07d9      	lsls	r1, r3, #31
 8007a26:	d405      	bmi.n	8007a34 <_vfiprintf_r+0x220>
 8007a28:	89ab      	ldrh	r3, [r5, #12]
 8007a2a:	059a      	lsls	r2, r3, #22
 8007a2c:	d402      	bmi.n	8007a34 <_vfiprintf_r+0x220>
 8007a2e:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007a30:	f000 faaf 	bl	8007f92 <__retarget_lock_release_recursive>
 8007a34:	89ab      	ldrh	r3, [r5, #12]
 8007a36:	065b      	lsls	r3, r3, #25
 8007a38:	f53f af12 	bmi.w	8007860 <_vfiprintf_r+0x4c>
 8007a3c:	9809      	ldr	r0, [sp, #36]	; 0x24
 8007a3e:	e711      	b.n	8007864 <_vfiprintf_r+0x50>
 8007a40:	ab03      	add	r3, sp, #12
 8007a42:	9300      	str	r3, [sp, #0]
 8007a44:	462a      	mov	r2, r5
 8007a46:	4b09      	ldr	r3, [pc, #36]	; (8007a6c <_vfiprintf_r+0x258>)
 8007a48:	a904      	add	r1, sp, #16
 8007a4a:	4630      	mov	r0, r6
 8007a4c:	f7fe fa6a 	bl	8005f24 <_printf_i>
 8007a50:	e7e4      	b.n	8007a1c <_vfiprintf_r+0x208>
 8007a52:	bf00      	nop
 8007a54:	0800925c 	.word	0x0800925c
 8007a58:	0800927c 	.word	0x0800927c
 8007a5c:	0800923c 	.word	0x0800923c
 8007a60:	0800912a 	.word	0x0800912a
 8007a64:	08009134 	.word	0x08009134
 8007a68:	080059dd 	.word	0x080059dd
 8007a6c:	080077ef 	.word	0x080077ef
 8007a70:	08009130 	.word	0x08009130

08007a74 <__swbuf_r>:
 8007a74:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007a76:	460e      	mov	r6, r1
 8007a78:	4614      	mov	r4, r2
 8007a7a:	4605      	mov	r5, r0
 8007a7c:	b118      	cbz	r0, 8007a86 <__swbuf_r+0x12>
 8007a7e:	6983      	ldr	r3, [r0, #24]
 8007a80:	b90b      	cbnz	r3, 8007a86 <__swbuf_r+0x12>
 8007a82:	f000 f9e7 	bl	8007e54 <__sinit>
 8007a86:	4b21      	ldr	r3, [pc, #132]	; (8007b0c <__swbuf_r+0x98>)
 8007a88:	429c      	cmp	r4, r3
 8007a8a:	d12b      	bne.n	8007ae4 <__swbuf_r+0x70>
 8007a8c:	686c      	ldr	r4, [r5, #4]
 8007a8e:	69a3      	ldr	r3, [r4, #24]
 8007a90:	60a3      	str	r3, [r4, #8]
 8007a92:	89a3      	ldrh	r3, [r4, #12]
 8007a94:	071a      	lsls	r2, r3, #28
 8007a96:	d52f      	bpl.n	8007af8 <__swbuf_r+0x84>
 8007a98:	6923      	ldr	r3, [r4, #16]
 8007a9a:	b36b      	cbz	r3, 8007af8 <__swbuf_r+0x84>
 8007a9c:	6923      	ldr	r3, [r4, #16]
 8007a9e:	6820      	ldr	r0, [r4, #0]
 8007aa0:	1ac0      	subs	r0, r0, r3
 8007aa2:	6963      	ldr	r3, [r4, #20]
 8007aa4:	b2f6      	uxtb	r6, r6
 8007aa6:	4283      	cmp	r3, r0
 8007aa8:	4637      	mov	r7, r6
 8007aaa:	dc04      	bgt.n	8007ab6 <__swbuf_r+0x42>
 8007aac:	4621      	mov	r1, r4
 8007aae:	4628      	mov	r0, r5
 8007ab0:	f000 f93c 	bl	8007d2c <_fflush_r>
 8007ab4:	bb30      	cbnz	r0, 8007b04 <__swbuf_r+0x90>
 8007ab6:	68a3      	ldr	r3, [r4, #8]
 8007ab8:	3b01      	subs	r3, #1
 8007aba:	60a3      	str	r3, [r4, #8]
 8007abc:	6823      	ldr	r3, [r4, #0]
 8007abe:	1c5a      	adds	r2, r3, #1
 8007ac0:	6022      	str	r2, [r4, #0]
 8007ac2:	701e      	strb	r6, [r3, #0]
 8007ac4:	6963      	ldr	r3, [r4, #20]
 8007ac6:	3001      	adds	r0, #1
 8007ac8:	4283      	cmp	r3, r0
 8007aca:	d004      	beq.n	8007ad6 <__swbuf_r+0x62>
 8007acc:	89a3      	ldrh	r3, [r4, #12]
 8007ace:	07db      	lsls	r3, r3, #31
 8007ad0:	d506      	bpl.n	8007ae0 <__swbuf_r+0x6c>
 8007ad2:	2e0a      	cmp	r6, #10
 8007ad4:	d104      	bne.n	8007ae0 <__swbuf_r+0x6c>
 8007ad6:	4621      	mov	r1, r4
 8007ad8:	4628      	mov	r0, r5
 8007ada:	f000 f927 	bl	8007d2c <_fflush_r>
 8007ade:	b988      	cbnz	r0, 8007b04 <__swbuf_r+0x90>
 8007ae0:	4638      	mov	r0, r7
 8007ae2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007ae4:	4b0a      	ldr	r3, [pc, #40]	; (8007b10 <__swbuf_r+0x9c>)
 8007ae6:	429c      	cmp	r4, r3
 8007ae8:	d101      	bne.n	8007aee <__swbuf_r+0x7a>
 8007aea:	68ac      	ldr	r4, [r5, #8]
 8007aec:	e7cf      	b.n	8007a8e <__swbuf_r+0x1a>
 8007aee:	4b09      	ldr	r3, [pc, #36]	; (8007b14 <__swbuf_r+0xa0>)
 8007af0:	429c      	cmp	r4, r3
 8007af2:	bf08      	it	eq
 8007af4:	68ec      	ldreq	r4, [r5, #12]
 8007af6:	e7ca      	b.n	8007a8e <__swbuf_r+0x1a>
 8007af8:	4621      	mov	r1, r4
 8007afa:	4628      	mov	r0, r5
 8007afc:	f000 f81a 	bl	8007b34 <__swsetup_r>
 8007b00:	2800      	cmp	r0, #0
 8007b02:	d0cb      	beq.n	8007a9c <__swbuf_r+0x28>
 8007b04:	f04f 37ff 	mov.w	r7, #4294967295
 8007b08:	e7ea      	b.n	8007ae0 <__swbuf_r+0x6c>
 8007b0a:	bf00      	nop
 8007b0c:	0800925c 	.word	0x0800925c
 8007b10:	0800927c 	.word	0x0800927c
 8007b14:	0800923c 	.word	0x0800923c

08007b18 <__ascii_wctomb>:
 8007b18:	b149      	cbz	r1, 8007b2e <__ascii_wctomb+0x16>
 8007b1a:	2aff      	cmp	r2, #255	; 0xff
 8007b1c:	bf85      	ittet	hi
 8007b1e:	238a      	movhi	r3, #138	; 0x8a
 8007b20:	6003      	strhi	r3, [r0, #0]
 8007b22:	700a      	strbls	r2, [r1, #0]
 8007b24:	f04f 30ff 	movhi.w	r0, #4294967295
 8007b28:	bf98      	it	ls
 8007b2a:	2001      	movls	r0, #1
 8007b2c:	4770      	bx	lr
 8007b2e:	4608      	mov	r0, r1
 8007b30:	4770      	bx	lr
	...

08007b34 <__swsetup_r>:
 8007b34:	4b32      	ldr	r3, [pc, #200]	; (8007c00 <__swsetup_r+0xcc>)
 8007b36:	b570      	push	{r4, r5, r6, lr}
 8007b38:	681d      	ldr	r5, [r3, #0]
 8007b3a:	4606      	mov	r6, r0
 8007b3c:	460c      	mov	r4, r1
 8007b3e:	b125      	cbz	r5, 8007b4a <__swsetup_r+0x16>
 8007b40:	69ab      	ldr	r3, [r5, #24]
 8007b42:	b913      	cbnz	r3, 8007b4a <__swsetup_r+0x16>
 8007b44:	4628      	mov	r0, r5
 8007b46:	f000 f985 	bl	8007e54 <__sinit>
 8007b4a:	4b2e      	ldr	r3, [pc, #184]	; (8007c04 <__swsetup_r+0xd0>)
 8007b4c:	429c      	cmp	r4, r3
 8007b4e:	d10f      	bne.n	8007b70 <__swsetup_r+0x3c>
 8007b50:	686c      	ldr	r4, [r5, #4]
 8007b52:	89a3      	ldrh	r3, [r4, #12]
 8007b54:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8007b58:	0719      	lsls	r1, r3, #28
 8007b5a:	d42c      	bmi.n	8007bb6 <__swsetup_r+0x82>
 8007b5c:	06dd      	lsls	r5, r3, #27
 8007b5e:	d411      	bmi.n	8007b84 <__swsetup_r+0x50>
 8007b60:	2309      	movs	r3, #9
 8007b62:	6033      	str	r3, [r6, #0]
 8007b64:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8007b68:	81a3      	strh	r3, [r4, #12]
 8007b6a:	f04f 30ff 	mov.w	r0, #4294967295
 8007b6e:	e03e      	b.n	8007bee <__swsetup_r+0xba>
 8007b70:	4b25      	ldr	r3, [pc, #148]	; (8007c08 <__swsetup_r+0xd4>)
 8007b72:	429c      	cmp	r4, r3
 8007b74:	d101      	bne.n	8007b7a <__swsetup_r+0x46>
 8007b76:	68ac      	ldr	r4, [r5, #8]
 8007b78:	e7eb      	b.n	8007b52 <__swsetup_r+0x1e>
 8007b7a:	4b24      	ldr	r3, [pc, #144]	; (8007c0c <__swsetup_r+0xd8>)
 8007b7c:	429c      	cmp	r4, r3
 8007b7e:	bf08      	it	eq
 8007b80:	68ec      	ldreq	r4, [r5, #12]
 8007b82:	e7e6      	b.n	8007b52 <__swsetup_r+0x1e>
 8007b84:	0758      	lsls	r0, r3, #29
 8007b86:	d512      	bpl.n	8007bae <__swsetup_r+0x7a>
 8007b88:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007b8a:	b141      	cbz	r1, 8007b9e <__swsetup_r+0x6a>
 8007b8c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007b90:	4299      	cmp	r1, r3
 8007b92:	d002      	beq.n	8007b9a <__swsetup_r+0x66>
 8007b94:	4630      	mov	r0, r6
 8007b96:	f7ff fd0b 	bl	80075b0 <_free_r>
 8007b9a:	2300      	movs	r3, #0
 8007b9c:	6363      	str	r3, [r4, #52]	; 0x34
 8007b9e:	89a3      	ldrh	r3, [r4, #12]
 8007ba0:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8007ba4:	81a3      	strh	r3, [r4, #12]
 8007ba6:	2300      	movs	r3, #0
 8007ba8:	6063      	str	r3, [r4, #4]
 8007baa:	6923      	ldr	r3, [r4, #16]
 8007bac:	6023      	str	r3, [r4, #0]
 8007bae:	89a3      	ldrh	r3, [r4, #12]
 8007bb0:	f043 0308 	orr.w	r3, r3, #8
 8007bb4:	81a3      	strh	r3, [r4, #12]
 8007bb6:	6923      	ldr	r3, [r4, #16]
 8007bb8:	b94b      	cbnz	r3, 8007bce <__swsetup_r+0x9a>
 8007bba:	89a3      	ldrh	r3, [r4, #12]
 8007bbc:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8007bc0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007bc4:	d003      	beq.n	8007bce <__swsetup_r+0x9a>
 8007bc6:	4621      	mov	r1, r4
 8007bc8:	4630      	mov	r0, r6
 8007bca:	f000 fa07 	bl	8007fdc <__smakebuf_r>
 8007bce:	89a0      	ldrh	r0, [r4, #12]
 8007bd0:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8007bd4:	f010 0301 	ands.w	r3, r0, #1
 8007bd8:	d00a      	beq.n	8007bf0 <__swsetup_r+0xbc>
 8007bda:	2300      	movs	r3, #0
 8007bdc:	60a3      	str	r3, [r4, #8]
 8007bde:	6963      	ldr	r3, [r4, #20]
 8007be0:	425b      	negs	r3, r3
 8007be2:	61a3      	str	r3, [r4, #24]
 8007be4:	6923      	ldr	r3, [r4, #16]
 8007be6:	b943      	cbnz	r3, 8007bfa <__swsetup_r+0xc6>
 8007be8:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8007bec:	d1ba      	bne.n	8007b64 <__swsetup_r+0x30>
 8007bee:	bd70      	pop	{r4, r5, r6, pc}
 8007bf0:	0781      	lsls	r1, r0, #30
 8007bf2:	bf58      	it	pl
 8007bf4:	6963      	ldrpl	r3, [r4, #20]
 8007bf6:	60a3      	str	r3, [r4, #8]
 8007bf8:	e7f4      	b.n	8007be4 <__swsetup_r+0xb0>
 8007bfa:	2000      	movs	r0, #0
 8007bfc:	e7f7      	b.n	8007bee <__swsetup_r+0xba>
 8007bfe:	bf00      	nop
 8007c00:	2000000c 	.word	0x2000000c
 8007c04:	0800925c 	.word	0x0800925c
 8007c08:	0800927c 	.word	0x0800927c
 8007c0c:	0800923c 	.word	0x0800923c

08007c10 <abort>:
 8007c10:	b508      	push	{r3, lr}
 8007c12:	2006      	movs	r0, #6
 8007c14:	f000 fa4a 	bl	80080ac <raise>
 8007c18:	2001      	movs	r0, #1
 8007c1a:	f7f9 fe6f 	bl	80018fc <_exit>
	...

08007c20 <__sflush_r>:
 8007c20:	898a      	ldrh	r2, [r1, #12]
 8007c22:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007c26:	4605      	mov	r5, r0
 8007c28:	0710      	lsls	r0, r2, #28
 8007c2a:	460c      	mov	r4, r1
 8007c2c:	d458      	bmi.n	8007ce0 <__sflush_r+0xc0>
 8007c2e:	684b      	ldr	r3, [r1, #4]
 8007c30:	2b00      	cmp	r3, #0
 8007c32:	dc05      	bgt.n	8007c40 <__sflush_r+0x20>
 8007c34:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8007c36:	2b00      	cmp	r3, #0
 8007c38:	dc02      	bgt.n	8007c40 <__sflush_r+0x20>
 8007c3a:	2000      	movs	r0, #0
 8007c3c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007c40:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8007c42:	2e00      	cmp	r6, #0
 8007c44:	d0f9      	beq.n	8007c3a <__sflush_r+0x1a>
 8007c46:	2300      	movs	r3, #0
 8007c48:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8007c4c:	682f      	ldr	r7, [r5, #0]
 8007c4e:	602b      	str	r3, [r5, #0]
 8007c50:	d032      	beq.n	8007cb8 <__sflush_r+0x98>
 8007c52:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8007c54:	89a3      	ldrh	r3, [r4, #12]
 8007c56:	075a      	lsls	r2, r3, #29
 8007c58:	d505      	bpl.n	8007c66 <__sflush_r+0x46>
 8007c5a:	6863      	ldr	r3, [r4, #4]
 8007c5c:	1ac0      	subs	r0, r0, r3
 8007c5e:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8007c60:	b10b      	cbz	r3, 8007c66 <__sflush_r+0x46>
 8007c62:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8007c64:	1ac0      	subs	r0, r0, r3
 8007c66:	2300      	movs	r3, #0
 8007c68:	4602      	mov	r2, r0
 8007c6a:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8007c6c:	6a21      	ldr	r1, [r4, #32]
 8007c6e:	4628      	mov	r0, r5
 8007c70:	47b0      	blx	r6
 8007c72:	1c43      	adds	r3, r0, #1
 8007c74:	89a3      	ldrh	r3, [r4, #12]
 8007c76:	d106      	bne.n	8007c86 <__sflush_r+0x66>
 8007c78:	6829      	ldr	r1, [r5, #0]
 8007c7a:	291d      	cmp	r1, #29
 8007c7c:	d82c      	bhi.n	8007cd8 <__sflush_r+0xb8>
 8007c7e:	4a2a      	ldr	r2, [pc, #168]	; (8007d28 <__sflush_r+0x108>)
 8007c80:	40ca      	lsrs	r2, r1
 8007c82:	07d6      	lsls	r6, r2, #31
 8007c84:	d528      	bpl.n	8007cd8 <__sflush_r+0xb8>
 8007c86:	2200      	movs	r2, #0
 8007c88:	6062      	str	r2, [r4, #4]
 8007c8a:	04d9      	lsls	r1, r3, #19
 8007c8c:	6922      	ldr	r2, [r4, #16]
 8007c8e:	6022      	str	r2, [r4, #0]
 8007c90:	d504      	bpl.n	8007c9c <__sflush_r+0x7c>
 8007c92:	1c42      	adds	r2, r0, #1
 8007c94:	d101      	bne.n	8007c9a <__sflush_r+0x7a>
 8007c96:	682b      	ldr	r3, [r5, #0]
 8007c98:	b903      	cbnz	r3, 8007c9c <__sflush_r+0x7c>
 8007c9a:	6560      	str	r0, [r4, #84]	; 0x54
 8007c9c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007c9e:	602f      	str	r7, [r5, #0]
 8007ca0:	2900      	cmp	r1, #0
 8007ca2:	d0ca      	beq.n	8007c3a <__sflush_r+0x1a>
 8007ca4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007ca8:	4299      	cmp	r1, r3
 8007caa:	d002      	beq.n	8007cb2 <__sflush_r+0x92>
 8007cac:	4628      	mov	r0, r5
 8007cae:	f7ff fc7f 	bl	80075b0 <_free_r>
 8007cb2:	2000      	movs	r0, #0
 8007cb4:	6360      	str	r0, [r4, #52]	; 0x34
 8007cb6:	e7c1      	b.n	8007c3c <__sflush_r+0x1c>
 8007cb8:	6a21      	ldr	r1, [r4, #32]
 8007cba:	2301      	movs	r3, #1
 8007cbc:	4628      	mov	r0, r5
 8007cbe:	47b0      	blx	r6
 8007cc0:	1c41      	adds	r1, r0, #1
 8007cc2:	d1c7      	bne.n	8007c54 <__sflush_r+0x34>
 8007cc4:	682b      	ldr	r3, [r5, #0]
 8007cc6:	2b00      	cmp	r3, #0
 8007cc8:	d0c4      	beq.n	8007c54 <__sflush_r+0x34>
 8007cca:	2b1d      	cmp	r3, #29
 8007ccc:	d001      	beq.n	8007cd2 <__sflush_r+0xb2>
 8007cce:	2b16      	cmp	r3, #22
 8007cd0:	d101      	bne.n	8007cd6 <__sflush_r+0xb6>
 8007cd2:	602f      	str	r7, [r5, #0]
 8007cd4:	e7b1      	b.n	8007c3a <__sflush_r+0x1a>
 8007cd6:	89a3      	ldrh	r3, [r4, #12]
 8007cd8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007cdc:	81a3      	strh	r3, [r4, #12]
 8007cde:	e7ad      	b.n	8007c3c <__sflush_r+0x1c>
 8007ce0:	690f      	ldr	r7, [r1, #16]
 8007ce2:	2f00      	cmp	r7, #0
 8007ce4:	d0a9      	beq.n	8007c3a <__sflush_r+0x1a>
 8007ce6:	0793      	lsls	r3, r2, #30
 8007ce8:	680e      	ldr	r6, [r1, #0]
 8007cea:	bf08      	it	eq
 8007cec:	694b      	ldreq	r3, [r1, #20]
 8007cee:	600f      	str	r7, [r1, #0]
 8007cf0:	bf18      	it	ne
 8007cf2:	2300      	movne	r3, #0
 8007cf4:	eba6 0807 	sub.w	r8, r6, r7
 8007cf8:	608b      	str	r3, [r1, #8]
 8007cfa:	f1b8 0f00 	cmp.w	r8, #0
 8007cfe:	dd9c      	ble.n	8007c3a <__sflush_r+0x1a>
 8007d00:	6a21      	ldr	r1, [r4, #32]
 8007d02:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8007d04:	4643      	mov	r3, r8
 8007d06:	463a      	mov	r2, r7
 8007d08:	4628      	mov	r0, r5
 8007d0a:	47b0      	blx	r6
 8007d0c:	2800      	cmp	r0, #0
 8007d0e:	dc06      	bgt.n	8007d1e <__sflush_r+0xfe>
 8007d10:	89a3      	ldrh	r3, [r4, #12]
 8007d12:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007d16:	81a3      	strh	r3, [r4, #12]
 8007d18:	f04f 30ff 	mov.w	r0, #4294967295
 8007d1c:	e78e      	b.n	8007c3c <__sflush_r+0x1c>
 8007d1e:	4407      	add	r7, r0
 8007d20:	eba8 0800 	sub.w	r8, r8, r0
 8007d24:	e7e9      	b.n	8007cfa <__sflush_r+0xda>
 8007d26:	bf00      	nop
 8007d28:	20400001 	.word	0x20400001

08007d2c <_fflush_r>:
 8007d2c:	b538      	push	{r3, r4, r5, lr}
 8007d2e:	690b      	ldr	r3, [r1, #16]
 8007d30:	4605      	mov	r5, r0
 8007d32:	460c      	mov	r4, r1
 8007d34:	b913      	cbnz	r3, 8007d3c <_fflush_r+0x10>
 8007d36:	2500      	movs	r5, #0
 8007d38:	4628      	mov	r0, r5
 8007d3a:	bd38      	pop	{r3, r4, r5, pc}
 8007d3c:	b118      	cbz	r0, 8007d46 <_fflush_r+0x1a>
 8007d3e:	6983      	ldr	r3, [r0, #24]
 8007d40:	b90b      	cbnz	r3, 8007d46 <_fflush_r+0x1a>
 8007d42:	f000 f887 	bl	8007e54 <__sinit>
 8007d46:	4b14      	ldr	r3, [pc, #80]	; (8007d98 <_fflush_r+0x6c>)
 8007d48:	429c      	cmp	r4, r3
 8007d4a:	d11b      	bne.n	8007d84 <_fflush_r+0x58>
 8007d4c:	686c      	ldr	r4, [r5, #4]
 8007d4e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007d52:	2b00      	cmp	r3, #0
 8007d54:	d0ef      	beq.n	8007d36 <_fflush_r+0xa>
 8007d56:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8007d58:	07d0      	lsls	r0, r2, #31
 8007d5a:	d404      	bmi.n	8007d66 <_fflush_r+0x3a>
 8007d5c:	0599      	lsls	r1, r3, #22
 8007d5e:	d402      	bmi.n	8007d66 <_fflush_r+0x3a>
 8007d60:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007d62:	f000 f915 	bl	8007f90 <__retarget_lock_acquire_recursive>
 8007d66:	4628      	mov	r0, r5
 8007d68:	4621      	mov	r1, r4
 8007d6a:	f7ff ff59 	bl	8007c20 <__sflush_r>
 8007d6e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8007d70:	07da      	lsls	r2, r3, #31
 8007d72:	4605      	mov	r5, r0
 8007d74:	d4e0      	bmi.n	8007d38 <_fflush_r+0xc>
 8007d76:	89a3      	ldrh	r3, [r4, #12]
 8007d78:	059b      	lsls	r3, r3, #22
 8007d7a:	d4dd      	bmi.n	8007d38 <_fflush_r+0xc>
 8007d7c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007d7e:	f000 f908 	bl	8007f92 <__retarget_lock_release_recursive>
 8007d82:	e7d9      	b.n	8007d38 <_fflush_r+0xc>
 8007d84:	4b05      	ldr	r3, [pc, #20]	; (8007d9c <_fflush_r+0x70>)
 8007d86:	429c      	cmp	r4, r3
 8007d88:	d101      	bne.n	8007d8e <_fflush_r+0x62>
 8007d8a:	68ac      	ldr	r4, [r5, #8]
 8007d8c:	e7df      	b.n	8007d4e <_fflush_r+0x22>
 8007d8e:	4b04      	ldr	r3, [pc, #16]	; (8007da0 <_fflush_r+0x74>)
 8007d90:	429c      	cmp	r4, r3
 8007d92:	bf08      	it	eq
 8007d94:	68ec      	ldreq	r4, [r5, #12]
 8007d96:	e7da      	b.n	8007d4e <_fflush_r+0x22>
 8007d98:	0800925c 	.word	0x0800925c
 8007d9c:	0800927c 	.word	0x0800927c
 8007da0:	0800923c 	.word	0x0800923c

08007da4 <std>:
 8007da4:	2300      	movs	r3, #0
 8007da6:	b510      	push	{r4, lr}
 8007da8:	4604      	mov	r4, r0
 8007daa:	e9c0 3300 	strd	r3, r3, [r0]
 8007dae:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8007db2:	6083      	str	r3, [r0, #8]
 8007db4:	8181      	strh	r1, [r0, #12]
 8007db6:	6643      	str	r3, [r0, #100]	; 0x64
 8007db8:	81c2      	strh	r2, [r0, #14]
 8007dba:	6183      	str	r3, [r0, #24]
 8007dbc:	4619      	mov	r1, r3
 8007dbe:	2208      	movs	r2, #8
 8007dc0:	305c      	adds	r0, #92	; 0x5c
 8007dc2:	f7fd fd63 	bl	800588c <memset>
 8007dc6:	4b05      	ldr	r3, [pc, #20]	; (8007ddc <std+0x38>)
 8007dc8:	6263      	str	r3, [r4, #36]	; 0x24
 8007dca:	4b05      	ldr	r3, [pc, #20]	; (8007de0 <std+0x3c>)
 8007dcc:	62a3      	str	r3, [r4, #40]	; 0x28
 8007dce:	4b05      	ldr	r3, [pc, #20]	; (8007de4 <std+0x40>)
 8007dd0:	62e3      	str	r3, [r4, #44]	; 0x2c
 8007dd2:	4b05      	ldr	r3, [pc, #20]	; (8007de8 <std+0x44>)
 8007dd4:	6224      	str	r4, [r4, #32]
 8007dd6:	6323      	str	r3, [r4, #48]	; 0x30
 8007dd8:	bd10      	pop	{r4, pc}
 8007dda:	bf00      	nop
 8007ddc:	080080e5 	.word	0x080080e5
 8007de0:	08008107 	.word	0x08008107
 8007de4:	0800813f 	.word	0x0800813f
 8007de8:	08008163 	.word	0x08008163

08007dec <_cleanup_r>:
 8007dec:	4901      	ldr	r1, [pc, #4]	; (8007df4 <_cleanup_r+0x8>)
 8007dee:	f000 b8af 	b.w	8007f50 <_fwalk_reent>
 8007df2:	bf00      	nop
 8007df4:	08007d2d 	.word	0x08007d2d

08007df8 <__sfmoreglue>:
 8007df8:	b570      	push	{r4, r5, r6, lr}
 8007dfa:	1e4a      	subs	r2, r1, #1
 8007dfc:	2568      	movs	r5, #104	; 0x68
 8007dfe:	4355      	muls	r5, r2
 8007e00:	460e      	mov	r6, r1
 8007e02:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8007e06:	f7ff fc23 	bl	8007650 <_malloc_r>
 8007e0a:	4604      	mov	r4, r0
 8007e0c:	b140      	cbz	r0, 8007e20 <__sfmoreglue+0x28>
 8007e0e:	2100      	movs	r1, #0
 8007e10:	e9c0 1600 	strd	r1, r6, [r0]
 8007e14:	300c      	adds	r0, #12
 8007e16:	60a0      	str	r0, [r4, #8]
 8007e18:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8007e1c:	f7fd fd36 	bl	800588c <memset>
 8007e20:	4620      	mov	r0, r4
 8007e22:	bd70      	pop	{r4, r5, r6, pc}

08007e24 <__sfp_lock_acquire>:
 8007e24:	4801      	ldr	r0, [pc, #4]	; (8007e2c <__sfp_lock_acquire+0x8>)
 8007e26:	f000 b8b3 	b.w	8007f90 <__retarget_lock_acquire_recursive>
 8007e2a:	bf00      	nop
 8007e2c:	200002b8 	.word	0x200002b8

08007e30 <__sfp_lock_release>:
 8007e30:	4801      	ldr	r0, [pc, #4]	; (8007e38 <__sfp_lock_release+0x8>)
 8007e32:	f000 b8ae 	b.w	8007f92 <__retarget_lock_release_recursive>
 8007e36:	bf00      	nop
 8007e38:	200002b8 	.word	0x200002b8

08007e3c <__sinit_lock_acquire>:
 8007e3c:	4801      	ldr	r0, [pc, #4]	; (8007e44 <__sinit_lock_acquire+0x8>)
 8007e3e:	f000 b8a7 	b.w	8007f90 <__retarget_lock_acquire_recursive>
 8007e42:	bf00      	nop
 8007e44:	200002b3 	.word	0x200002b3

08007e48 <__sinit_lock_release>:
 8007e48:	4801      	ldr	r0, [pc, #4]	; (8007e50 <__sinit_lock_release+0x8>)
 8007e4a:	f000 b8a2 	b.w	8007f92 <__retarget_lock_release_recursive>
 8007e4e:	bf00      	nop
 8007e50:	200002b3 	.word	0x200002b3

08007e54 <__sinit>:
 8007e54:	b510      	push	{r4, lr}
 8007e56:	4604      	mov	r4, r0
 8007e58:	f7ff fff0 	bl	8007e3c <__sinit_lock_acquire>
 8007e5c:	69a3      	ldr	r3, [r4, #24]
 8007e5e:	b11b      	cbz	r3, 8007e68 <__sinit+0x14>
 8007e60:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007e64:	f7ff bff0 	b.w	8007e48 <__sinit_lock_release>
 8007e68:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8007e6c:	6523      	str	r3, [r4, #80]	; 0x50
 8007e6e:	4b13      	ldr	r3, [pc, #76]	; (8007ebc <__sinit+0x68>)
 8007e70:	4a13      	ldr	r2, [pc, #76]	; (8007ec0 <__sinit+0x6c>)
 8007e72:	681b      	ldr	r3, [r3, #0]
 8007e74:	62a2      	str	r2, [r4, #40]	; 0x28
 8007e76:	42a3      	cmp	r3, r4
 8007e78:	bf04      	itt	eq
 8007e7a:	2301      	moveq	r3, #1
 8007e7c:	61a3      	streq	r3, [r4, #24]
 8007e7e:	4620      	mov	r0, r4
 8007e80:	f000 f820 	bl	8007ec4 <__sfp>
 8007e84:	6060      	str	r0, [r4, #4]
 8007e86:	4620      	mov	r0, r4
 8007e88:	f000 f81c 	bl	8007ec4 <__sfp>
 8007e8c:	60a0      	str	r0, [r4, #8]
 8007e8e:	4620      	mov	r0, r4
 8007e90:	f000 f818 	bl	8007ec4 <__sfp>
 8007e94:	2200      	movs	r2, #0
 8007e96:	60e0      	str	r0, [r4, #12]
 8007e98:	2104      	movs	r1, #4
 8007e9a:	6860      	ldr	r0, [r4, #4]
 8007e9c:	f7ff ff82 	bl	8007da4 <std>
 8007ea0:	68a0      	ldr	r0, [r4, #8]
 8007ea2:	2201      	movs	r2, #1
 8007ea4:	2109      	movs	r1, #9
 8007ea6:	f7ff ff7d 	bl	8007da4 <std>
 8007eaa:	68e0      	ldr	r0, [r4, #12]
 8007eac:	2202      	movs	r2, #2
 8007eae:	2112      	movs	r1, #18
 8007eb0:	f7ff ff78 	bl	8007da4 <std>
 8007eb4:	2301      	movs	r3, #1
 8007eb6:	61a3      	str	r3, [r4, #24]
 8007eb8:	e7d2      	b.n	8007e60 <__sinit+0xc>
 8007eba:	bf00      	nop
 8007ebc:	08008eb8 	.word	0x08008eb8
 8007ec0:	08007ded 	.word	0x08007ded

08007ec4 <__sfp>:
 8007ec4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007ec6:	4607      	mov	r7, r0
 8007ec8:	f7ff ffac 	bl	8007e24 <__sfp_lock_acquire>
 8007ecc:	4b1e      	ldr	r3, [pc, #120]	; (8007f48 <__sfp+0x84>)
 8007ece:	681e      	ldr	r6, [r3, #0]
 8007ed0:	69b3      	ldr	r3, [r6, #24]
 8007ed2:	b913      	cbnz	r3, 8007eda <__sfp+0x16>
 8007ed4:	4630      	mov	r0, r6
 8007ed6:	f7ff ffbd 	bl	8007e54 <__sinit>
 8007eda:	3648      	adds	r6, #72	; 0x48
 8007edc:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8007ee0:	3b01      	subs	r3, #1
 8007ee2:	d503      	bpl.n	8007eec <__sfp+0x28>
 8007ee4:	6833      	ldr	r3, [r6, #0]
 8007ee6:	b30b      	cbz	r3, 8007f2c <__sfp+0x68>
 8007ee8:	6836      	ldr	r6, [r6, #0]
 8007eea:	e7f7      	b.n	8007edc <__sfp+0x18>
 8007eec:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8007ef0:	b9d5      	cbnz	r5, 8007f28 <__sfp+0x64>
 8007ef2:	4b16      	ldr	r3, [pc, #88]	; (8007f4c <__sfp+0x88>)
 8007ef4:	60e3      	str	r3, [r4, #12]
 8007ef6:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8007efa:	6665      	str	r5, [r4, #100]	; 0x64
 8007efc:	f000 f847 	bl	8007f8e <__retarget_lock_init_recursive>
 8007f00:	f7ff ff96 	bl	8007e30 <__sfp_lock_release>
 8007f04:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8007f08:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8007f0c:	6025      	str	r5, [r4, #0]
 8007f0e:	61a5      	str	r5, [r4, #24]
 8007f10:	2208      	movs	r2, #8
 8007f12:	4629      	mov	r1, r5
 8007f14:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8007f18:	f7fd fcb8 	bl	800588c <memset>
 8007f1c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8007f20:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8007f24:	4620      	mov	r0, r4
 8007f26:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007f28:	3468      	adds	r4, #104	; 0x68
 8007f2a:	e7d9      	b.n	8007ee0 <__sfp+0x1c>
 8007f2c:	2104      	movs	r1, #4
 8007f2e:	4638      	mov	r0, r7
 8007f30:	f7ff ff62 	bl	8007df8 <__sfmoreglue>
 8007f34:	4604      	mov	r4, r0
 8007f36:	6030      	str	r0, [r6, #0]
 8007f38:	2800      	cmp	r0, #0
 8007f3a:	d1d5      	bne.n	8007ee8 <__sfp+0x24>
 8007f3c:	f7ff ff78 	bl	8007e30 <__sfp_lock_release>
 8007f40:	230c      	movs	r3, #12
 8007f42:	603b      	str	r3, [r7, #0]
 8007f44:	e7ee      	b.n	8007f24 <__sfp+0x60>
 8007f46:	bf00      	nop
 8007f48:	08008eb8 	.word	0x08008eb8
 8007f4c:	ffff0001 	.word	0xffff0001

08007f50 <_fwalk_reent>:
 8007f50:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007f54:	4606      	mov	r6, r0
 8007f56:	4688      	mov	r8, r1
 8007f58:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8007f5c:	2700      	movs	r7, #0
 8007f5e:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8007f62:	f1b9 0901 	subs.w	r9, r9, #1
 8007f66:	d505      	bpl.n	8007f74 <_fwalk_reent+0x24>
 8007f68:	6824      	ldr	r4, [r4, #0]
 8007f6a:	2c00      	cmp	r4, #0
 8007f6c:	d1f7      	bne.n	8007f5e <_fwalk_reent+0xe>
 8007f6e:	4638      	mov	r0, r7
 8007f70:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007f74:	89ab      	ldrh	r3, [r5, #12]
 8007f76:	2b01      	cmp	r3, #1
 8007f78:	d907      	bls.n	8007f8a <_fwalk_reent+0x3a>
 8007f7a:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8007f7e:	3301      	adds	r3, #1
 8007f80:	d003      	beq.n	8007f8a <_fwalk_reent+0x3a>
 8007f82:	4629      	mov	r1, r5
 8007f84:	4630      	mov	r0, r6
 8007f86:	47c0      	blx	r8
 8007f88:	4307      	orrs	r7, r0
 8007f8a:	3568      	adds	r5, #104	; 0x68
 8007f8c:	e7e9      	b.n	8007f62 <_fwalk_reent+0x12>

08007f8e <__retarget_lock_init_recursive>:
 8007f8e:	4770      	bx	lr

08007f90 <__retarget_lock_acquire_recursive>:
 8007f90:	4770      	bx	lr

08007f92 <__retarget_lock_release_recursive>:
 8007f92:	4770      	bx	lr

08007f94 <__swhatbuf_r>:
 8007f94:	b570      	push	{r4, r5, r6, lr}
 8007f96:	460e      	mov	r6, r1
 8007f98:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007f9c:	2900      	cmp	r1, #0
 8007f9e:	b096      	sub	sp, #88	; 0x58
 8007fa0:	4614      	mov	r4, r2
 8007fa2:	461d      	mov	r5, r3
 8007fa4:	da07      	bge.n	8007fb6 <__swhatbuf_r+0x22>
 8007fa6:	2300      	movs	r3, #0
 8007fa8:	602b      	str	r3, [r5, #0]
 8007faa:	89b3      	ldrh	r3, [r6, #12]
 8007fac:	061a      	lsls	r2, r3, #24
 8007fae:	d410      	bmi.n	8007fd2 <__swhatbuf_r+0x3e>
 8007fb0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007fb4:	e00e      	b.n	8007fd4 <__swhatbuf_r+0x40>
 8007fb6:	466a      	mov	r2, sp
 8007fb8:	f000 f8fa 	bl	80081b0 <_fstat_r>
 8007fbc:	2800      	cmp	r0, #0
 8007fbe:	dbf2      	blt.n	8007fa6 <__swhatbuf_r+0x12>
 8007fc0:	9a01      	ldr	r2, [sp, #4]
 8007fc2:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8007fc6:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8007fca:	425a      	negs	r2, r3
 8007fcc:	415a      	adcs	r2, r3
 8007fce:	602a      	str	r2, [r5, #0]
 8007fd0:	e7ee      	b.n	8007fb0 <__swhatbuf_r+0x1c>
 8007fd2:	2340      	movs	r3, #64	; 0x40
 8007fd4:	2000      	movs	r0, #0
 8007fd6:	6023      	str	r3, [r4, #0]
 8007fd8:	b016      	add	sp, #88	; 0x58
 8007fda:	bd70      	pop	{r4, r5, r6, pc}

08007fdc <__smakebuf_r>:
 8007fdc:	898b      	ldrh	r3, [r1, #12]
 8007fde:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8007fe0:	079d      	lsls	r5, r3, #30
 8007fe2:	4606      	mov	r6, r0
 8007fe4:	460c      	mov	r4, r1
 8007fe6:	d507      	bpl.n	8007ff8 <__smakebuf_r+0x1c>
 8007fe8:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8007fec:	6023      	str	r3, [r4, #0]
 8007fee:	6123      	str	r3, [r4, #16]
 8007ff0:	2301      	movs	r3, #1
 8007ff2:	6163      	str	r3, [r4, #20]
 8007ff4:	b002      	add	sp, #8
 8007ff6:	bd70      	pop	{r4, r5, r6, pc}
 8007ff8:	ab01      	add	r3, sp, #4
 8007ffa:	466a      	mov	r2, sp
 8007ffc:	f7ff ffca 	bl	8007f94 <__swhatbuf_r>
 8008000:	9900      	ldr	r1, [sp, #0]
 8008002:	4605      	mov	r5, r0
 8008004:	4630      	mov	r0, r6
 8008006:	f7ff fb23 	bl	8007650 <_malloc_r>
 800800a:	b948      	cbnz	r0, 8008020 <__smakebuf_r+0x44>
 800800c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008010:	059a      	lsls	r2, r3, #22
 8008012:	d4ef      	bmi.n	8007ff4 <__smakebuf_r+0x18>
 8008014:	f023 0303 	bic.w	r3, r3, #3
 8008018:	f043 0302 	orr.w	r3, r3, #2
 800801c:	81a3      	strh	r3, [r4, #12]
 800801e:	e7e3      	b.n	8007fe8 <__smakebuf_r+0xc>
 8008020:	4b0d      	ldr	r3, [pc, #52]	; (8008058 <__smakebuf_r+0x7c>)
 8008022:	62b3      	str	r3, [r6, #40]	; 0x28
 8008024:	89a3      	ldrh	r3, [r4, #12]
 8008026:	6020      	str	r0, [r4, #0]
 8008028:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800802c:	81a3      	strh	r3, [r4, #12]
 800802e:	9b00      	ldr	r3, [sp, #0]
 8008030:	6163      	str	r3, [r4, #20]
 8008032:	9b01      	ldr	r3, [sp, #4]
 8008034:	6120      	str	r0, [r4, #16]
 8008036:	b15b      	cbz	r3, 8008050 <__smakebuf_r+0x74>
 8008038:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800803c:	4630      	mov	r0, r6
 800803e:	f000 f8c9 	bl	80081d4 <_isatty_r>
 8008042:	b128      	cbz	r0, 8008050 <__smakebuf_r+0x74>
 8008044:	89a3      	ldrh	r3, [r4, #12]
 8008046:	f023 0303 	bic.w	r3, r3, #3
 800804a:	f043 0301 	orr.w	r3, r3, #1
 800804e:	81a3      	strh	r3, [r4, #12]
 8008050:	89a0      	ldrh	r0, [r4, #12]
 8008052:	4305      	orrs	r5, r0
 8008054:	81a5      	strh	r5, [r4, #12]
 8008056:	e7cd      	b.n	8007ff4 <__smakebuf_r+0x18>
 8008058:	08007ded 	.word	0x08007ded

0800805c <_raise_r>:
 800805c:	291f      	cmp	r1, #31
 800805e:	b538      	push	{r3, r4, r5, lr}
 8008060:	4604      	mov	r4, r0
 8008062:	460d      	mov	r5, r1
 8008064:	d904      	bls.n	8008070 <_raise_r+0x14>
 8008066:	2316      	movs	r3, #22
 8008068:	6003      	str	r3, [r0, #0]
 800806a:	f04f 30ff 	mov.w	r0, #4294967295
 800806e:	bd38      	pop	{r3, r4, r5, pc}
 8008070:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8008072:	b112      	cbz	r2, 800807a <_raise_r+0x1e>
 8008074:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8008078:	b94b      	cbnz	r3, 800808e <_raise_r+0x32>
 800807a:	4620      	mov	r0, r4
 800807c:	f000 f830 	bl	80080e0 <_getpid_r>
 8008080:	462a      	mov	r2, r5
 8008082:	4601      	mov	r1, r0
 8008084:	4620      	mov	r0, r4
 8008086:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800808a:	f000 b817 	b.w	80080bc <_kill_r>
 800808e:	2b01      	cmp	r3, #1
 8008090:	d00a      	beq.n	80080a8 <_raise_r+0x4c>
 8008092:	1c59      	adds	r1, r3, #1
 8008094:	d103      	bne.n	800809e <_raise_r+0x42>
 8008096:	2316      	movs	r3, #22
 8008098:	6003      	str	r3, [r0, #0]
 800809a:	2001      	movs	r0, #1
 800809c:	e7e7      	b.n	800806e <_raise_r+0x12>
 800809e:	2400      	movs	r4, #0
 80080a0:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 80080a4:	4628      	mov	r0, r5
 80080a6:	4798      	blx	r3
 80080a8:	2000      	movs	r0, #0
 80080aa:	e7e0      	b.n	800806e <_raise_r+0x12>

080080ac <raise>:
 80080ac:	4b02      	ldr	r3, [pc, #8]	; (80080b8 <raise+0xc>)
 80080ae:	4601      	mov	r1, r0
 80080b0:	6818      	ldr	r0, [r3, #0]
 80080b2:	f7ff bfd3 	b.w	800805c <_raise_r>
 80080b6:	bf00      	nop
 80080b8:	2000000c 	.word	0x2000000c

080080bc <_kill_r>:
 80080bc:	b538      	push	{r3, r4, r5, lr}
 80080be:	4d07      	ldr	r5, [pc, #28]	; (80080dc <_kill_r+0x20>)
 80080c0:	2300      	movs	r3, #0
 80080c2:	4604      	mov	r4, r0
 80080c4:	4608      	mov	r0, r1
 80080c6:	4611      	mov	r1, r2
 80080c8:	602b      	str	r3, [r5, #0]
 80080ca:	f7f9 fc07 	bl	80018dc <_kill>
 80080ce:	1c43      	adds	r3, r0, #1
 80080d0:	d102      	bne.n	80080d8 <_kill_r+0x1c>
 80080d2:	682b      	ldr	r3, [r5, #0]
 80080d4:	b103      	cbz	r3, 80080d8 <_kill_r+0x1c>
 80080d6:	6023      	str	r3, [r4, #0]
 80080d8:	bd38      	pop	{r3, r4, r5, pc}
 80080da:	bf00      	nop
 80080dc:	200002ac 	.word	0x200002ac

080080e0 <_getpid_r>:
 80080e0:	f7f9 bbf4 	b.w	80018cc <_getpid>

080080e4 <__sread>:
 80080e4:	b510      	push	{r4, lr}
 80080e6:	460c      	mov	r4, r1
 80080e8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80080ec:	f000 f894 	bl	8008218 <_read_r>
 80080f0:	2800      	cmp	r0, #0
 80080f2:	bfab      	itete	ge
 80080f4:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80080f6:	89a3      	ldrhlt	r3, [r4, #12]
 80080f8:	181b      	addge	r3, r3, r0
 80080fa:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80080fe:	bfac      	ite	ge
 8008100:	6563      	strge	r3, [r4, #84]	; 0x54
 8008102:	81a3      	strhlt	r3, [r4, #12]
 8008104:	bd10      	pop	{r4, pc}

08008106 <__swrite>:
 8008106:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800810a:	461f      	mov	r7, r3
 800810c:	898b      	ldrh	r3, [r1, #12]
 800810e:	05db      	lsls	r3, r3, #23
 8008110:	4605      	mov	r5, r0
 8008112:	460c      	mov	r4, r1
 8008114:	4616      	mov	r6, r2
 8008116:	d505      	bpl.n	8008124 <__swrite+0x1e>
 8008118:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800811c:	2302      	movs	r3, #2
 800811e:	2200      	movs	r2, #0
 8008120:	f000 f868 	bl	80081f4 <_lseek_r>
 8008124:	89a3      	ldrh	r3, [r4, #12]
 8008126:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800812a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800812e:	81a3      	strh	r3, [r4, #12]
 8008130:	4632      	mov	r2, r6
 8008132:	463b      	mov	r3, r7
 8008134:	4628      	mov	r0, r5
 8008136:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800813a:	f000 b817 	b.w	800816c <_write_r>

0800813e <__sseek>:
 800813e:	b510      	push	{r4, lr}
 8008140:	460c      	mov	r4, r1
 8008142:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008146:	f000 f855 	bl	80081f4 <_lseek_r>
 800814a:	1c43      	adds	r3, r0, #1
 800814c:	89a3      	ldrh	r3, [r4, #12]
 800814e:	bf15      	itete	ne
 8008150:	6560      	strne	r0, [r4, #84]	; 0x54
 8008152:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8008156:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800815a:	81a3      	strheq	r3, [r4, #12]
 800815c:	bf18      	it	ne
 800815e:	81a3      	strhne	r3, [r4, #12]
 8008160:	bd10      	pop	{r4, pc}

08008162 <__sclose>:
 8008162:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008166:	f000 b813 	b.w	8008190 <_close_r>
	...

0800816c <_write_r>:
 800816c:	b538      	push	{r3, r4, r5, lr}
 800816e:	4d07      	ldr	r5, [pc, #28]	; (800818c <_write_r+0x20>)
 8008170:	4604      	mov	r4, r0
 8008172:	4608      	mov	r0, r1
 8008174:	4611      	mov	r1, r2
 8008176:	2200      	movs	r2, #0
 8008178:	602a      	str	r2, [r5, #0]
 800817a:	461a      	mov	r2, r3
 800817c:	f7f9 fbe5 	bl	800194a <_write>
 8008180:	1c43      	adds	r3, r0, #1
 8008182:	d102      	bne.n	800818a <_write_r+0x1e>
 8008184:	682b      	ldr	r3, [r5, #0]
 8008186:	b103      	cbz	r3, 800818a <_write_r+0x1e>
 8008188:	6023      	str	r3, [r4, #0]
 800818a:	bd38      	pop	{r3, r4, r5, pc}
 800818c:	200002ac 	.word	0x200002ac

08008190 <_close_r>:
 8008190:	b538      	push	{r3, r4, r5, lr}
 8008192:	4d06      	ldr	r5, [pc, #24]	; (80081ac <_close_r+0x1c>)
 8008194:	2300      	movs	r3, #0
 8008196:	4604      	mov	r4, r0
 8008198:	4608      	mov	r0, r1
 800819a:	602b      	str	r3, [r5, #0]
 800819c:	f7f9 fbf1 	bl	8001982 <_close>
 80081a0:	1c43      	adds	r3, r0, #1
 80081a2:	d102      	bne.n	80081aa <_close_r+0x1a>
 80081a4:	682b      	ldr	r3, [r5, #0]
 80081a6:	b103      	cbz	r3, 80081aa <_close_r+0x1a>
 80081a8:	6023      	str	r3, [r4, #0]
 80081aa:	bd38      	pop	{r3, r4, r5, pc}
 80081ac:	200002ac 	.word	0x200002ac

080081b0 <_fstat_r>:
 80081b0:	b538      	push	{r3, r4, r5, lr}
 80081b2:	4d07      	ldr	r5, [pc, #28]	; (80081d0 <_fstat_r+0x20>)
 80081b4:	2300      	movs	r3, #0
 80081b6:	4604      	mov	r4, r0
 80081b8:	4608      	mov	r0, r1
 80081ba:	4611      	mov	r1, r2
 80081bc:	602b      	str	r3, [r5, #0]
 80081be:	f7f9 fbec 	bl	800199a <_fstat>
 80081c2:	1c43      	adds	r3, r0, #1
 80081c4:	d102      	bne.n	80081cc <_fstat_r+0x1c>
 80081c6:	682b      	ldr	r3, [r5, #0]
 80081c8:	b103      	cbz	r3, 80081cc <_fstat_r+0x1c>
 80081ca:	6023      	str	r3, [r4, #0]
 80081cc:	bd38      	pop	{r3, r4, r5, pc}
 80081ce:	bf00      	nop
 80081d0:	200002ac 	.word	0x200002ac

080081d4 <_isatty_r>:
 80081d4:	b538      	push	{r3, r4, r5, lr}
 80081d6:	4d06      	ldr	r5, [pc, #24]	; (80081f0 <_isatty_r+0x1c>)
 80081d8:	2300      	movs	r3, #0
 80081da:	4604      	mov	r4, r0
 80081dc:	4608      	mov	r0, r1
 80081de:	602b      	str	r3, [r5, #0]
 80081e0:	f7f9 fbeb 	bl	80019ba <_isatty>
 80081e4:	1c43      	adds	r3, r0, #1
 80081e6:	d102      	bne.n	80081ee <_isatty_r+0x1a>
 80081e8:	682b      	ldr	r3, [r5, #0]
 80081ea:	b103      	cbz	r3, 80081ee <_isatty_r+0x1a>
 80081ec:	6023      	str	r3, [r4, #0]
 80081ee:	bd38      	pop	{r3, r4, r5, pc}
 80081f0:	200002ac 	.word	0x200002ac

080081f4 <_lseek_r>:
 80081f4:	b538      	push	{r3, r4, r5, lr}
 80081f6:	4d07      	ldr	r5, [pc, #28]	; (8008214 <_lseek_r+0x20>)
 80081f8:	4604      	mov	r4, r0
 80081fa:	4608      	mov	r0, r1
 80081fc:	4611      	mov	r1, r2
 80081fe:	2200      	movs	r2, #0
 8008200:	602a      	str	r2, [r5, #0]
 8008202:	461a      	mov	r2, r3
 8008204:	f7f9 fbe4 	bl	80019d0 <_lseek>
 8008208:	1c43      	adds	r3, r0, #1
 800820a:	d102      	bne.n	8008212 <_lseek_r+0x1e>
 800820c:	682b      	ldr	r3, [r5, #0]
 800820e:	b103      	cbz	r3, 8008212 <_lseek_r+0x1e>
 8008210:	6023      	str	r3, [r4, #0]
 8008212:	bd38      	pop	{r3, r4, r5, pc}
 8008214:	200002ac 	.word	0x200002ac

08008218 <_read_r>:
 8008218:	b538      	push	{r3, r4, r5, lr}
 800821a:	4d07      	ldr	r5, [pc, #28]	; (8008238 <_read_r+0x20>)
 800821c:	4604      	mov	r4, r0
 800821e:	4608      	mov	r0, r1
 8008220:	4611      	mov	r1, r2
 8008222:	2200      	movs	r2, #0
 8008224:	602a      	str	r2, [r5, #0]
 8008226:	461a      	mov	r2, r3
 8008228:	f7f9 fb72 	bl	8001910 <_read>
 800822c:	1c43      	adds	r3, r0, #1
 800822e:	d102      	bne.n	8008236 <_read_r+0x1e>
 8008230:	682b      	ldr	r3, [r5, #0]
 8008232:	b103      	cbz	r3, 8008236 <_read_r+0x1e>
 8008234:	6023      	str	r3, [r4, #0]
 8008236:	bd38      	pop	{r3, r4, r5, pc}
 8008238:	200002ac 	.word	0x200002ac

0800823c <cosf>:
 800823c:	ee10 3a10 	vmov	r3, s0
 8008240:	b507      	push	{r0, r1, r2, lr}
 8008242:	4a1c      	ldr	r2, [pc, #112]	; (80082b4 <cosf+0x78>)
 8008244:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8008248:	4293      	cmp	r3, r2
 800824a:	dc04      	bgt.n	8008256 <cosf+0x1a>
 800824c:	eddf 0a1a 	vldr	s1, [pc, #104]	; 80082b8 <cosf+0x7c>
 8008250:	f000 fa1e 	bl	8008690 <__kernel_cosf>
 8008254:	e004      	b.n	8008260 <cosf+0x24>
 8008256:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 800825a:	db04      	blt.n	8008266 <cosf+0x2a>
 800825c:	ee30 0a40 	vsub.f32	s0, s0, s0
 8008260:	b003      	add	sp, #12
 8008262:	f85d fb04 	ldr.w	pc, [sp], #4
 8008266:	4668      	mov	r0, sp
 8008268:	f000 f8d6 	bl	8008418 <__ieee754_rem_pio2f>
 800826c:	f000 0003 	and.w	r0, r0, #3
 8008270:	2801      	cmp	r0, #1
 8008272:	d007      	beq.n	8008284 <cosf+0x48>
 8008274:	2802      	cmp	r0, #2
 8008276:	d00e      	beq.n	8008296 <cosf+0x5a>
 8008278:	b9a0      	cbnz	r0, 80082a4 <cosf+0x68>
 800827a:	eddd 0a01 	vldr	s1, [sp, #4]
 800827e:	ed9d 0a00 	vldr	s0, [sp]
 8008282:	e7e5      	b.n	8008250 <cosf+0x14>
 8008284:	eddd 0a01 	vldr	s1, [sp, #4]
 8008288:	ed9d 0a00 	vldr	s0, [sp]
 800828c:	f000 fcea 	bl	8008c64 <__kernel_sinf>
 8008290:	eeb1 0a40 	vneg.f32	s0, s0
 8008294:	e7e4      	b.n	8008260 <cosf+0x24>
 8008296:	eddd 0a01 	vldr	s1, [sp, #4]
 800829a:	ed9d 0a00 	vldr	s0, [sp]
 800829e:	f000 f9f7 	bl	8008690 <__kernel_cosf>
 80082a2:	e7f5      	b.n	8008290 <cosf+0x54>
 80082a4:	eddd 0a01 	vldr	s1, [sp, #4]
 80082a8:	ed9d 0a00 	vldr	s0, [sp]
 80082ac:	2001      	movs	r0, #1
 80082ae:	f000 fcd9 	bl	8008c64 <__kernel_sinf>
 80082b2:	e7d5      	b.n	8008260 <cosf+0x24>
 80082b4:	3f490fd8 	.word	0x3f490fd8
 80082b8:	00000000 	.word	0x00000000

080082bc <fmodf>:
 80082bc:	b508      	push	{r3, lr}
 80082be:	ed2d 8b02 	vpush	{d8}
 80082c2:	eef0 8a40 	vmov.f32	s17, s0
 80082c6:	eeb0 8a60 	vmov.f32	s16, s1
 80082ca:	f000 f823 	bl	8008314 <__ieee754_fmodf>
 80082ce:	4b0f      	ldr	r3, [pc, #60]	; (800830c <fmodf+0x50>)
 80082d0:	f993 3000 	ldrsb.w	r3, [r3]
 80082d4:	3301      	adds	r3, #1
 80082d6:	d016      	beq.n	8008306 <fmodf+0x4a>
 80082d8:	eeb4 8a48 	vcmp.f32	s16, s16
 80082dc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80082e0:	d611      	bvs.n	8008306 <fmodf+0x4a>
 80082e2:	eef4 8a68 	vcmp.f32	s17, s17
 80082e6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80082ea:	d60c      	bvs.n	8008306 <fmodf+0x4a>
 80082ec:	eddf 8a08 	vldr	s17, [pc, #32]	; 8008310 <fmodf+0x54>
 80082f0:	eeb4 8a68 	vcmp.f32	s16, s17
 80082f4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80082f8:	d105      	bne.n	8008306 <fmodf+0x4a>
 80082fa:	f7fd fa9d 	bl	8005838 <__errno>
 80082fe:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 8008302:	2321      	movs	r3, #33	; 0x21
 8008304:	6003      	str	r3, [r0, #0]
 8008306:	ecbd 8b02 	vpop	{d8}
 800830a:	bd08      	pop	{r3, pc}
 800830c:	200001dc 	.word	0x200001dc
 8008310:	00000000 	.word	0x00000000

08008314 <__ieee754_fmodf>:
 8008314:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008316:	ee10 6a90 	vmov	r6, s1
 800831a:	f036 4500 	bics.w	r5, r6, #2147483648	; 0x80000000
 800831e:	d009      	beq.n	8008334 <__ieee754_fmodf+0x20>
 8008320:	ee10 2a10 	vmov	r2, s0
 8008324:	f022 4300 	bic.w	r3, r2, #2147483648	; 0x80000000
 8008328:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 800832c:	da02      	bge.n	8008334 <__ieee754_fmodf+0x20>
 800832e:	f1b5 4fff 	cmp.w	r5, #2139095040	; 0x7f800000
 8008332:	dd04      	ble.n	800833e <__ieee754_fmodf+0x2a>
 8008334:	ee60 0a20 	vmul.f32	s1, s0, s1
 8008338:	ee80 0aa0 	vdiv.f32	s0, s1, s1
 800833c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800833e:	42ab      	cmp	r3, r5
 8008340:	dbfc      	blt.n	800833c <__ieee754_fmodf+0x28>
 8008342:	f002 4400 	and.w	r4, r2, #2147483648	; 0x80000000
 8008346:	d106      	bne.n	8008356 <__ieee754_fmodf+0x42>
 8008348:	4a32      	ldr	r2, [pc, #200]	; (8008414 <__ieee754_fmodf+0x100>)
 800834a:	0fe3      	lsrs	r3, r4, #31
 800834c:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8008350:	ed93 0a00 	vldr	s0, [r3]
 8008354:	e7f2      	b.n	800833c <__ieee754_fmodf+0x28>
 8008356:	f012 4fff 	tst.w	r2, #2139095040	; 0x7f800000
 800835a:	d13f      	bne.n	80083dc <__ieee754_fmodf+0xc8>
 800835c:	0219      	lsls	r1, r3, #8
 800835e:	f06f 007d 	mvn.w	r0, #125	; 0x7d
 8008362:	2900      	cmp	r1, #0
 8008364:	dc37      	bgt.n	80083d6 <__ieee754_fmodf+0xc2>
 8008366:	f016 4fff 	tst.w	r6, #2139095040	; 0x7f800000
 800836a:	d13d      	bne.n	80083e8 <__ieee754_fmodf+0xd4>
 800836c:	022f      	lsls	r7, r5, #8
 800836e:	f06f 017d 	mvn.w	r1, #125	; 0x7d
 8008372:	2f00      	cmp	r7, #0
 8008374:	da35      	bge.n	80083e2 <__ieee754_fmodf+0xce>
 8008376:	f110 0f7e 	cmn.w	r0, #126	; 0x7e
 800837a:	bfbb      	ittet	lt
 800837c:	f06f 027d 	mvnlt.w	r2, #125	; 0x7d
 8008380:	1a12      	sublt	r2, r2, r0
 8008382:	f3c2 0316 	ubfxge	r3, r2, #0, #23
 8008386:	4093      	lsllt	r3, r2
 8008388:	bfa8      	it	ge
 800838a:	f443 0300 	orrge.w	r3, r3, #8388608	; 0x800000
 800838e:	f111 0f7e 	cmn.w	r1, #126	; 0x7e
 8008392:	bfb5      	itete	lt
 8008394:	f06f 027d 	mvnlt.w	r2, #125	; 0x7d
 8008398:	f3c6 0516 	ubfxge	r5, r6, #0, #23
 800839c:	1a52      	sublt	r2, r2, r1
 800839e:	f445 0500 	orrge.w	r5, r5, #8388608	; 0x800000
 80083a2:	bfb8      	it	lt
 80083a4:	4095      	lsllt	r5, r2
 80083a6:	1a40      	subs	r0, r0, r1
 80083a8:	1b5a      	subs	r2, r3, r5
 80083aa:	bb00      	cbnz	r0, 80083ee <__ieee754_fmodf+0xda>
 80083ac:	ea13 0322 	ands.w	r3, r3, r2, asr #32
 80083b0:	bf38      	it	cc
 80083b2:	4613      	movcc	r3, r2
 80083b4:	2b00      	cmp	r3, #0
 80083b6:	d0c7      	beq.n	8008348 <__ieee754_fmodf+0x34>
 80083b8:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80083bc:	db1f      	blt.n	80083fe <__ieee754_fmodf+0xea>
 80083be:	f111 0f7e 	cmn.w	r1, #126	; 0x7e
 80083c2:	db1f      	blt.n	8008404 <__ieee754_fmodf+0xf0>
 80083c4:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 80083c8:	317f      	adds	r1, #127	; 0x7f
 80083ca:	4323      	orrs	r3, r4
 80083cc:	ea43 53c1 	orr.w	r3, r3, r1, lsl #23
 80083d0:	ee00 3a10 	vmov	s0, r3
 80083d4:	e7b2      	b.n	800833c <__ieee754_fmodf+0x28>
 80083d6:	3801      	subs	r0, #1
 80083d8:	0049      	lsls	r1, r1, #1
 80083da:	e7c2      	b.n	8008362 <__ieee754_fmodf+0x4e>
 80083dc:	15d8      	asrs	r0, r3, #23
 80083de:	387f      	subs	r0, #127	; 0x7f
 80083e0:	e7c1      	b.n	8008366 <__ieee754_fmodf+0x52>
 80083e2:	3901      	subs	r1, #1
 80083e4:	007f      	lsls	r7, r7, #1
 80083e6:	e7c4      	b.n	8008372 <__ieee754_fmodf+0x5e>
 80083e8:	15e9      	asrs	r1, r5, #23
 80083ea:	397f      	subs	r1, #127	; 0x7f
 80083ec:	e7c3      	b.n	8008376 <__ieee754_fmodf+0x62>
 80083ee:	2a00      	cmp	r2, #0
 80083f0:	da02      	bge.n	80083f8 <__ieee754_fmodf+0xe4>
 80083f2:	005b      	lsls	r3, r3, #1
 80083f4:	3801      	subs	r0, #1
 80083f6:	e7d7      	b.n	80083a8 <__ieee754_fmodf+0x94>
 80083f8:	d0a6      	beq.n	8008348 <__ieee754_fmodf+0x34>
 80083fa:	0053      	lsls	r3, r2, #1
 80083fc:	e7fa      	b.n	80083f4 <__ieee754_fmodf+0xe0>
 80083fe:	005b      	lsls	r3, r3, #1
 8008400:	3901      	subs	r1, #1
 8008402:	e7d9      	b.n	80083b8 <__ieee754_fmodf+0xa4>
 8008404:	f1c1 21ff 	rsb	r1, r1, #4278255360	; 0xff00ff00
 8008408:	f501 017f 	add.w	r1, r1, #16711680	; 0xff0000
 800840c:	3182      	adds	r1, #130	; 0x82
 800840e:	410b      	asrs	r3, r1
 8008410:	4323      	orrs	r3, r4
 8008412:	e7dd      	b.n	80083d0 <__ieee754_fmodf+0xbc>
 8008414:	0800929c 	.word	0x0800929c

08008418 <__ieee754_rem_pio2f>:
 8008418:	b5f0      	push	{r4, r5, r6, r7, lr}
 800841a:	ee10 6a10 	vmov	r6, s0
 800841e:	4b8e      	ldr	r3, [pc, #568]	; (8008658 <__ieee754_rem_pio2f+0x240>)
 8008420:	f026 4500 	bic.w	r5, r6, #2147483648	; 0x80000000
 8008424:	429d      	cmp	r5, r3
 8008426:	b087      	sub	sp, #28
 8008428:	eef0 7a40 	vmov.f32	s15, s0
 800842c:	4604      	mov	r4, r0
 800842e:	dc05      	bgt.n	800843c <__ieee754_rem_pio2f+0x24>
 8008430:	2300      	movs	r3, #0
 8008432:	ed80 0a00 	vstr	s0, [r0]
 8008436:	6043      	str	r3, [r0, #4]
 8008438:	2000      	movs	r0, #0
 800843a:	e01a      	b.n	8008472 <__ieee754_rem_pio2f+0x5a>
 800843c:	4b87      	ldr	r3, [pc, #540]	; (800865c <__ieee754_rem_pio2f+0x244>)
 800843e:	429d      	cmp	r5, r3
 8008440:	dc46      	bgt.n	80084d0 <__ieee754_rem_pio2f+0xb8>
 8008442:	2e00      	cmp	r6, #0
 8008444:	ed9f 0a86 	vldr	s0, [pc, #536]	; 8008660 <__ieee754_rem_pio2f+0x248>
 8008448:	4b86      	ldr	r3, [pc, #536]	; (8008664 <__ieee754_rem_pio2f+0x24c>)
 800844a:	f025 050f 	bic.w	r5, r5, #15
 800844e:	dd1f      	ble.n	8008490 <__ieee754_rem_pio2f+0x78>
 8008450:	429d      	cmp	r5, r3
 8008452:	ee77 7ac0 	vsub.f32	s15, s15, s0
 8008456:	d00e      	beq.n	8008476 <__ieee754_rem_pio2f+0x5e>
 8008458:	ed9f 7a83 	vldr	s14, [pc, #524]	; 8008668 <__ieee754_rem_pio2f+0x250>
 800845c:	ee37 0ac7 	vsub.f32	s0, s15, s14
 8008460:	ee77 7ac0 	vsub.f32	s15, s15, s0
 8008464:	ed80 0a00 	vstr	s0, [r0]
 8008468:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800846c:	2001      	movs	r0, #1
 800846e:	edc4 7a01 	vstr	s15, [r4, #4]
 8008472:	b007      	add	sp, #28
 8008474:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008476:	ed9f 0a7d 	vldr	s0, [pc, #500]	; 800866c <__ieee754_rem_pio2f+0x254>
 800847a:	ed9f 7a7d 	vldr	s14, [pc, #500]	; 8008670 <__ieee754_rem_pio2f+0x258>
 800847e:	ee77 7ac0 	vsub.f32	s15, s15, s0
 8008482:	ee77 6ac7 	vsub.f32	s13, s15, s14
 8008486:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800848a:	edc0 6a00 	vstr	s13, [r0]
 800848e:	e7eb      	b.n	8008468 <__ieee754_rem_pio2f+0x50>
 8008490:	429d      	cmp	r5, r3
 8008492:	ee77 7a80 	vadd.f32	s15, s15, s0
 8008496:	d00e      	beq.n	80084b6 <__ieee754_rem_pio2f+0x9e>
 8008498:	ed9f 7a73 	vldr	s14, [pc, #460]	; 8008668 <__ieee754_rem_pio2f+0x250>
 800849c:	ee37 0a87 	vadd.f32	s0, s15, s14
 80084a0:	ee77 7ac0 	vsub.f32	s15, s15, s0
 80084a4:	ed80 0a00 	vstr	s0, [r0]
 80084a8:	ee77 7a87 	vadd.f32	s15, s15, s14
 80084ac:	f04f 30ff 	mov.w	r0, #4294967295
 80084b0:	edc4 7a01 	vstr	s15, [r4, #4]
 80084b4:	e7dd      	b.n	8008472 <__ieee754_rem_pio2f+0x5a>
 80084b6:	ed9f 0a6d 	vldr	s0, [pc, #436]	; 800866c <__ieee754_rem_pio2f+0x254>
 80084ba:	ed9f 7a6d 	vldr	s14, [pc, #436]	; 8008670 <__ieee754_rem_pio2f+0x258>
 80084be:	ee77 7a80 	vadd.f32	s15, s15, s0
 80084c2:	ee77 6a87 	vadd.f32	s13, s15, s14
 80084c6:	ee77 7ae6 	vsub.f32	s15, s15, s13
 80084ca:	edc0 6a00 	vstr	s13, [r0]
 80084ce:	e7eb      	b.n	80084a8 <__ieee754_rem_pio2f+0x90>
 80084d0:	4b68      	ldr	r3, [pc, #416]	; (8008674 <__ieee754_rem_pio2f+0x25c>)
 80084d2:	429d      	cmp	r5, r3
 80084d4:	dc72      	bgt.n	80085bc <__ieee754_rem_pio2f+0x1a4>
 80084d6:	f000 fc0d 	bl	8008cf4 <fabsf>
 80084da:	ed9f 7a67 	vldr	s14, [pc, #412]	; 8008678 <__ieee754_rem_pio2f+0x260>
 80084de:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 80084e2:	eee0 7a07 	vfma.f32	s15, s0, s14
 80084e6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80084ea:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80084ee:	ee17 0a90 	vmov	r0, s15
 80084f2:	eddf 7a5b 	vldr	s15, [pc, #364]	; 8008660 <__ieee754_rem_pio2f+0x248>
 80084f6:	eea7 0a67 	vfms.f32	s0, s14, s15
 80084fa:	281f      	cmp	r0, #31
 80084fc:	eddf 7a5a 	vldr	s15, [pc, #360]	; 8008668 <__ieee754_rem_pio2f+0x250>
 8008500:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008504:	eeb1 6a47 	vneg.f32	s12, s14
 8008508:	ee70 6a67 	vsub.f32	s13, s0, s15
 800850c:	ee16 2a90 	vmov	r2, s13
 8008510:	dc1c      	bgt.n	800854c <__ieee754_rem_pio2f+0x134>
 8008512:	495a      	ldr	r1, [pc, #360]	; (800867c <__ieee754_rem_pio2f+0x264>)
 8008514:	1e47      	subs	r7, r0, #1
 8008516:	f025 03ff 	bic.w	r3, r5, #255	; 0xff
 800851a:	f851 1027 	ldr.w	r1, [r1, r7, lsl #2]
 800851e:	428b      	cmp	r3, r1
 8008520:	d014      	beq.n	800854c <__ieee754_rem_pio2f+0x134>
 8008522:	6022      	str	r2, [r4, #0]
 8008524:	ed94 7a00 	vldr	s14, [r4]
 8008528:	ee30 0a47 	vsub.f32	s0, s0, s14
 800852c:	2e00      	cmp	r6, #0
 800852e:	ee30 0a67 	vsub.f32	s0, s0, s15
 8008532:	ed84 0a01 	vstr	s0, [r4, #4]
 8008536:	da9c      	bge.n	8008472 <__ieee754_rem_pio2f+0x5a>
 8008538:	eeb1 7a47 	vneg.f32	s14, s14
 800853c:	eeb1 0a40 	vneg.f32	s0, s0
 8008540:	ed84 7a00 	vstr	s14, [r4]
 8008544:	ed84 0a01 	vstr	s0, [r4, #4]
 8008548:	4240      	negs	r0, r0
 800854a:	e792      	b.n	8008472 <__ieee754_rem_pio2f+0x5a>
 800854c:	f3c2 51c7 	ubfx	r1, r2, #23, #8
 8008550:	15eb      	asrs	r3, r5, #23
 8008552:	ebc1 55d5 	rsb	r5, r1, r5, lsr #23
 8008556:	2d08      	cmp	r5, #8
 8008558:	dde3      	ble.n	8008522 <__ieee754_rem_pio2f+0x10a>
 800855a:	eddf 7a44 	vldr	s15, [pc, #272]	; 800866c <__ieee754_rem_pio2f+0x254>
 800855e:	eef0 6a40 	vmov.f32	s13, s0
 8008562:	eee6 6a27 	vfma.f32	s13, s12, s15
 8008566:	ee30 0a66 	vsub.f32	s0, s0, s13
 800856a:	eea6 0a27 	vfma.f32	s0, s12, s15
 800856e:	eddf 7a40 	vldr	s15, [pc, #256]	; 8008670 <__ieee754_rem_pio2f+0x258>
 8008572:	ee97 0a27 	vfnms.f32	s0, s14, s15
 8008576:	ee76 5ac0 	vsub.f32	s11, s13, s0
 800857a:	eef0 7a40 	vmov.f32	s15, s0
 800857e:	ee15 2a90 	vmov	r2, s11
 8008582:	f3c2 51c7 	ubfx	r1, r2, #23, #8
 8008586:	1a5b      	subs	r3, r3, r1
 8008588:	2b19      	cmp	r3, #25
 800858a:	dc04      	bgt.n	8008596 <__ieee754_rem_pio2f+0x17e>
 800858c:	edc4 5a00 	vstr	s11, [r4]
 8008590:	eeb0 0a66 	vmov.f32	s0, s13
 8008594:	e7c6      	b.n	8008524 <__ieee754_rem_pio2f+0x10c>
 8008596:	eddf 5a3a 	vldr	s11, [pc, #232]	; 8008680 <__ieee754_rem_pio2f+0x268>
 800859a:	eeb0 0a66 	vmov.f32	s0, s13
 800859e:	eea6 0a25 	vfma.f32	s0, s12, s11
 80085a2:	ee76 7ac0 	vsub.f32	s15, s13, s0
 80085a6:	eddf 6a37 	vldr	s13, [pc, #220]	; 8008684 <__ieee754_rem_pio2f+0x26c>
 80085aa:	eee6 7a25 	vfma.f32	s15, s12, s11
 80085ae:	eed7 7a26 	vfnms.f32	s15, s14, s13
 80085b2:	ee30 7a67 	vsub.f32	s14, s0, s15
 80085b6:	ed84 7a00 	vstr	s14, [r4]
 80085ba:	e7b3      	b.n	8008524 <__ieee754_rem_pio2f+0x10c>
 80085bc:	f1b5 4fff 	cmp.w	r5, #2139095040	; 0x7f800000
 80085c0:	db06      	blt.n	80085d0 <__ieee754_rem_pio2f+0x1b8>
 80085c2:	ee70 7a40 	vsub.f32	s15, s0, s0
 80085c6:	edc0 7a01 	vstr	s15, [r0, #4]
 80085ca:	edc0 7a00 	vstr	s15, [r0]
 80085ce:	e733      	b.n	8008438 <__ieee754_rem_pio2f+0x20>
 80085d0:	15ea      	asrs	r2, r5, #23
 80085d2:	3a86      	subs	r2, #134	; 0x86
 80085d4:	eba5 53c2 	sub.w	r3, r5, r2, lsl #23
 80085d8:	ee07 3a90 	vmov	s15, r3
 80085dc:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 80085e0:	eddf 6a29 	vldr	s13, [pc, #164]	; 8008688 <__ieee754_rem_pio2f+0x270>
 80085e4:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 80085e8:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80085ec:	ed8d 7a03 	vstr	s14, [sp, #12]
 80085f0:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80085f4:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 80085f8:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 80085fc:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8008600:	ed8d 7a04 	vstr	s14, [sp, #16]
 8008604:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8008608:	eef5 7a40 	vcmp.f32	s15, #0.0
 800860c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008610:	edcd 7a05 	vstr	s15, [sp, #20]
 8008614:	d11e      	bne.n	8008654 <__ieee754_rem_pio2f+0x23c>
 8008616:	eeb5 7a40 	vcmp.f32	s14, #0.0
 800861a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800861e:	bf14      	ite	ne
 8008620:	2302      	movne	r3, #2
 8008622:	2301      	moveq	r3, #1
 8008624:	4919      	ldr	r1, [pc, #100]	; (800868c <__ieee754_rem_pio2f+0x274>)
 8008626:	9101      	str	r1, [sp, #4]
 8008628:	2102      	movs	r1, #2
 800862a:	9100      	str	r1, [sp, #0]
 800862c:	a803      	add	r0, sp, #12
 800862e:	4621      	mov	r1, r4
 8008630:	f000 f88e 	bl	8008750 <__kernel_rem_pio2f>
 8008634:	2e00      	cmp	r6, #0
 8008636:	f6bf af1c 	bge.w	8008472 <__ieee754_rem_pio2f+0x5a>
 800863a:	edd4 7a00 	vldr	s15, [r4]
 800863e:	eef1 7a67 	vneg.f32	s15, s15
 8008642:	edc4 7a00 	vstr	s15, [r4]
 8008646:	edd4 7a01 	vldr	s15, [r4, #4]
 800864a:	eef1 7a67 	vneg.f32	s15, s15
 800864e:	edc4 7a01 	vstr	s15, [r4, #4]
 8008652:	e779      	b.n	8008548 <__ieee754_rem_pio2f+0x130>
 8008654:	2303      	movs	r3, #3
 8008656:	e7e5      	b.n	8008624 <__ieee754_rem_pio2f+0x20c>
 8008658:	3f490fd8 	.word	0x3f490fd8
 800865c:	4016cbe3 	.word	0x4016cbe3
 8008660:	3fc90f80 	.word	0x3fc90f80
 8008664:	3fc90fd0 	.word	0x3fc90fd0
 8008668:	37354443 	.word	0x37354443
 800866c:	37354400 	.word	0x37354400
 8008670:	2e85a308 	.word	0x2e85a308
 8008674:	43490f80 	.word	0x43490f80
 8008678:	3f22f984 	.word	0x3f22f984
 800867c:	080092a4 	.word	0x080092a4
 8008680:	2e85a300 	.word	0x2e85a300
 8008684:	248d3132 	.word	0x248d3132
 8008688:	43800000 	.word	0x43800000
 800868c:	08009324 	.word	0x08009324

08008690 <__kernel_cosf>:
 8008690:	ee10 3a10 	vmov	r3, s0
 8008694:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8008698:	f1b3 5f48 	cmp.w	r3, #838860800	; 0x32000000
 800869c:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 80086a0:	da05      	bge.n	80086ae <__kernel_cosf+0x1e>
 80086a2:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 80086a6:	ee17 2a90 	vmov	r2, s15
 80086aa:	2a00      	cmp	r2, #0
 80086ac:	d03d      	beq.n	800872a <__kernel_cosf+0x9a>
 80086ae:	ee60 5a00 	vmul.f32	s11, s0, s0
 80086b2:	eddf 7a1f 	vldr	s15, [pc, #124]	; 8008730 <__kernel_cosf+0xa0>
 80086b6:	ed9f 7a1f 	vldr	s14, [pc, #124]	; 8008734 <__kernel_cosf+0xa4>
 80086ba:	eddf 6a1f 	vldr	s13, [pc, #124]	; 8008738 <__kernel_cosf+0xa8>
 80086be:	4a1f      	ldr	r2, [pc, #124]	; (800873c <__kernel_cosf+0xac>)
 80086c0:	eea5 7aa7 	vfma.f32	s14, s11, s15
 80086c4:	4293      	cmp	r3, r2
 80086c6:	eddf 7a1e 	vldr	s15, [pc, #120]	; 8008740 <__kernel_cosf+0xb0>
 80086ca:	eee7 7a25 	vfma.f32	s15, s14, s11
 80086ce:	ed9f 7a1d 	vldr	s14, [pc, #116]	; 8008744 <__kernel_cosf+0xb4>
 80086d2:	eea7 7aa5 	vfma.f32	s14, s15, s11
 80086d6:	eddf 7a1c 	vldr	s15, [pc, #112]	; 8008748 <__kernel_cosf+0xb8>
 80086da:	eee7 7a25 	vfma.f32	s15, s14, s11
 80086de:	eeb0 7a66 	vmov.f32	s14, s13
 80086e2:	eea7 7aa5 	vfma.f32	s14, s15, s11
 80086e6:	eef6 6a00 	vmov.f32	s13, #96	; 0x3f000000  0.5
 80086ea:	ee65 7aa6 	vmul.f32	s15, s11, s13
 80086ee:	ee67 6a25 	vmul.f32	s13, s14, s11
 80086f2:	ee20 7ac0 	vnmul.f32	s14, s1, s0
 80086f6:	eea5 7aa6 	vfma.f32	s14, s11, s13
 80086fa:	dc04      	bgt.n	8008706 <__kernel_cosf+0x76>
 80086fc:	ee37 7ac7 	vsub.f32	s14, s15, s14
 8008700:	ee36 0a47 	vsub.f32	s0, s12, s14
 8008704:	4770      	bx	lr
 8008706:	4a11      	ldr	r2, [pc, #68]	; (800874c <__kernel_cosf+0xbc>)
 8008708:	4293      	cmp	r3, r2
 800870a:	bfda      	itte	le
 800870c:	f103 437f 	addle.w	r3, r3, #4278190080	; 0xff000000
 8008710:	ee06 3a90 	vmovle	s13, r3
 8008714:	eef5 6a02 	vmovgt.f32	s13, #82	; 0x3e900000  0.2812500
 8008718:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800871c:	ee36 0a66 	vsub.f32	s0, s12, s13
 8008720:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8008724:	ee30 0a67 	vsub.f32	s0, s0, s15
 8008728:	4770      	bx	lr
 800872a:	eeb0 0a46 	vmov.f32	s0, s12
 800872e:	4770      	bx	lr
 8008730:	ad47d74e 	.word	0xad47d74e
 8008734:	310f74f6 	.word	0x310f74f6
 8008738:	3d2aaaab 	.word	0x3d2aaaab
 800873c:	3e999999 	.word	0x3e999999
 8008740:	b493f27c 	.word	0xb493f27c
 8008744:	37d00d01 	.word	0x37d00d01
 8008748:	bab60b61 	.word	0xbab60b61
 800874c:	3f480000 	.word	0x3f480000

08008750 <__kernel_rem_pio2f>:
 8008750:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008754:	ed2d 8b04 	vpush	{d8-d9}
 8008758:	b0d7      	sub	sp, #348	; 0x15c
 800875a:	4616      	mov	r6, r2
 800875c:	4698      	mov	r8, r3
 800875e:	9a64      	ldr	r2, [sp, #400]	; 0x190
 8008760:	4bbb      	ldr	r3, [pc, #748]	; (8008a50 <__kernel_rem_pio2f+0x300>)
 8008762:	9001      	str	r0, [sp, #4]
 8008764:	f853 7022 	ldr.w	r7, [r3, r2, lsl #2]
 8008768:	1d33      	adds	r3, r6, #4
 800876a:	460d      	mov	r5, r1
 800876c:	f108 39ff 	add.w	r9, r8, #4294967295
 8008770:	db29      	blt.n	80087c6 <__kernel_rem_pio2f+0x76>
 8008772:	1ef1      	subs	r1, r6, #3
 8008774:	bf48      	it	mi
 8008776:	1d31      	addmi	r1, r6, #4
 8008778:	10c9      	asrs	r1, r1, #3
 800877a:	1c4c      	adds	r4, r1, #1
 800877c:	00e3      	lsls	r3, r4, #3
 800877e:	9302      	str	r3, [sp, #8]
 8008780:	9b65      	ldr	r3, [sp, #404]	; 0x194
 8008782:	ed9f 7ab7 	vldr	s14, [pc, #732]	; 8008a60 <__kernel_rem_pio2f+0x310>
 8008786:	eba1 0009 	sub.w	r0, r1, r9
 800878a:	eb03 0e80 	add.w	lr, r3, r0, lsl #2
 800878e:	eba6 04c4 	sub.w	r4, r6, r4, lsl #3
 8008792:	eb07 0c09 	add.w	ip, r7, r9
 8008796:	f10d 0a68 	add.w	sl, sp, #104	; 0x68
 800879a:	2300      	movs	r3, #0
 800879c:	4563      	cmp	r3, ip
 800879e:	dd14      	ble.n	80087ca <__kernel_rem_pio2f+0x7a>
 80087a0:	ab1a      	add	r3, sp, #104	; 0x68
 80087a2:	eb03 0388 	add.w	r3, r3, r8, lsl #2
 80087a6:	46cc      	mov	ip, r9
 80087a8:	f50d 7a84 	add.w	sl, sp, #264	; 0x108
 80087ac:	f1c8 0b01 	rsb	fp, r8, #1
 80087b0:	eb0b 020c 	add.w	r2, fp, ip
 80087b4:	4297      	cmp	r7, r2
 80087b6:	db27      	blt.n	8008808 <__kernel_rem_pio2f+0xb8>
 80087b8:	f8dd e004 	ldr.w	lr, [sp, #4]
 80087bc:	eddf 7aa8 	vldr	s15, [pc, #672]	; 8008a60 <__kernel_rem_pio2f+0x310>
 80087c0:	4618      	mov	r0, r3
 80087c2:	2200      	movs	r2, #0
 80087c4:	e016      	b.n	80087f4 <__kernel_rem_pio2f+0xa4>
 80087c6:	2100      	movs	r1, #0
 80087c8:	e7d7      	b.n	800877a <__kernel_rem_pio2f+0x2a>
 80087ca:	42d8      	cmn	r0, r3
 80087cc:	bf5d      	ittte	pl
 80087ce:	f85e 2023 	ldrpl.w	r2, [lr, r3, lsl #2]
 80087d2:	ee07 2a90 	vmovpl	s15, r2
 80087d6:	eef8 7ae7 	vcvtpl.f32.s32	s15, s15
 80087da:	eef0 7a47 	vmovmi.f32	s15, s14
 80087de:	ecea 7a01 	vstmia	sl!, {s15}
 80087e2:	3301      	adds	r3, #1
 80087e4:	e7da      	b.n	800879c <__kernel_rem_pio2f+0x4c>
 80087e6:	ecfe 6a01 	vldmia	lr!, {s13}
 80087ea:	ed90 7a00 	vldr	s14, [r0]
 80087ee:	eee6 7a87 	vfma.f32	s15, s13, s14
 80087f2:	3201      	adds	r2, #1
 80087f4:	454a      	cmp	r2, r9
 80087f6:	f1a0 0004 	sub.w	r0, r0, #4
 80087fa:	ddf4      	ble.n	80087e6 <__kernel_rem_pio2f+0x96>
 80087fc:	ecea 7a01 	vstmia	sl!, {s15}
 8008800:	3304      	adds	r3, #4
 8008802:	f10c 0c01 	add.w	ip, ip, #1
 8008806:	e7d3      	b.n	80087b0 <__kernel_rem_pio2f+0x60>
 8008808:	ab06      	add	r3, sp, #24
 800880a:	eb03 0387 	add.w	r3, r3, r7, lsl #2
 800880e:	9304      	str	r3, [sp, #16]
 8008810:	9b65      	ldr	r3, [sp, #404]	; 0x194
 8008812:	eddf 8a92 	vldr	s17, [pc, #584]	; 8008a5c <__kernel_rem_pio2f+0x30c>
 8008816:	ed9f 9a90 	vldr	s18, [pc, #576]	; 8008a58 <__kernel_rem_pio2f+0x308>
 800881a:	eb03 0381 	add.w	r3, r3, r1, lsl #2
 800881e:	9303      	str	r3, [sp, #12]
 8008820:	46ba      	mov	sl, r7
 8008822:	ab56      	add	r3, sp, #344	; 0x158
 8008824:	eb03 038a 	add.w	r3, r3, sl, lsl #2
 8008828:	ed13 0a14 	vldr	s0, [r3, #-80]	; 0xffffffb0
 800882c:	ab06      	add	r3, sp, #24
 800882e:	4618      	mov	r0, r3
 8008830:	4652      	mov	r2, sl
 8008832:	2a00      	cmp	r2, #0
 8008834:	dc51      	bgt.n	80088da <__kernel_rem_pio2f+0x18a>
 8008836:	4620      	mov	r0, r4
 8008838:	9305      	str	r3, [sp, #20]
 800883a:	f000 faa5 	bl	8008d88 <scalbnf>
 800883e:	eeb0 8a40 	vmov.f32	s16, s0
 8008842:	eeb4 0a00 	vmov.f32	s0, #64	; 0x3e000000  0.125
 8008846:	ee28 0a00 	vmul.f32	s0, s16, s0
 800884a:	f000 fa5b 	bl	8008d04 <floorf>
 800884e:	eef2 7a00 	vmov.f32	s15, #32	; 0x41000000  8.0
 8008852:	eea0 8a67 	vfms.f32	s16, s0, s15
 8008856:	2c00      	cmp	r4, #0
 8008858:	9b05      	ldr	r3, [sp, #20]
 800885a:	eefd 7ac8 	vcvt.s32.f32	s15, s16
 800885e:	eeb8 0ae7 	vcvt.f32.s32	s0, s15
 8008862:	edcd 7a00 	vstr	s15, [sp]
 8008866:	ee38 8a40 	vsub.f32	s16, s16, s0
 800886a:	dd4b      	ble.n	8008904 <__kernel_rem_pio2f+0x1b4>
 800886c:	f10a 3cff 	add.w	ip, sl, #4294967295
 8008870:	aa06      	add	r2, sp, #24
 8008872:	f1c4 0e08 	rsb	lr, r4, #8
 8008876:	f852 202c 	ldr.w	r2, [r2, ip, lsl #2]
 800887a:	ee17 1a90 	vmov	r1, s15
 800887e:	fa42 f00e 	asr.w	r0, r2, lr
 8008882:	4401      	add	r1, r0
 8008884:	9100      	str	r1, [sp, #0]
 8008886:	fa00 f00e 	lsl.w	r0, r0, lr
 800888a:	a906      	add	r1, sp, #24
 800888c:	1a12      	subs	r2, r2, r0
 800888e:	f841 202c 	str.w	r2, [r1, ip, lsl #2]
 8008892:	f1c4 0007 	rsb	r0, r4, #7
 8008896:	fa42 fb00 	asr.w	fp, r2, r0
 800889a:	f1bb 0f00 	cmp.w	fp, #0
 800889e:	dd43      	ble.n	8008928 <__kernel_rem_pio2f+0x1d8>
 80088a0:	9a00      	ldr	r2, [sp, #0]
 80088a2:	f04f 0e00 	mov.w	lr, #0
 80088a6:	3201      	adds	r2, #1
 80088a8:	9200      	str	r2, [sp, #0]
 80088aa:	4670      	mov	r0, lr
 80088ac:	45f2      	cmp	sl, lr
 80088ae:	dc6c      	bgt.n	800898a <__kernel_rem_pio2f+0x23a>
 80088b0:	2c00      	cmp	r4, #0
 80088b2:	dd04      	ble.n	80088be <__kernel_rem_pio2f+0x16e>
 80088b4:	2c01      	cmp	r4, #1
 80088b6:	d079      	beq.n	80089ac <__kernel_rem_pio2f+0x25c>
 80088b8:	2c02      	cmp	r4, #2
 80088ba:	f000 8082 	beq.w	80089c2 <__kernel_rem_pio2f+0x272>
 80088be:	f1bb 0f02 	cmp.w	fp, #2
 80088c2:	d131      	bne.n	8008928 <__kernel_rem_pio2f+0x1d8>
 80088c4:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 80088c8:	ee30 8a48 	vsub.f32	s16, s0, s16
 80088cc:	b360      	cbz	r0, 8008928 <__kernel_rem_pio2f+0x1d8>
 80088ce:	4620      	mov	r0, r4
 80088d0:	f000 fa5a 	bl	8008d88 <scalbnf>
 80088d4:	ee38 8a40 	vsub.f32	s16, s16, s0
 80088d8:	e026      	b.n	8008928 <__kernel_rem_pio2f+0x1d8>
 80088da:	ee60 7a28 	vmul.f32	s15, s0, s17
 80088de:	3a01      	subs	r2, #1
 80088e0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80088e4:	a942      	add	r1, sp, #264	; 0x108
 80088e6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80088ea:	eb01 0c82 	add.w	ip, r1, r2, lsl #2
 80088ee:	eea7 0ac9 	vfms.f32	s0, s15, s18
 80088f2:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 80088f6:	eca0 0a01 	vstmia	r0!, {s0}
 80088fa:	ed9c 0a00 	vldr	s0, [ip]
 80088fe:	ee37 0a80 	vadd.f32	s0, s15, s0
 8008902:	e796      	b.n	8008832 <__kernel_rem_pio2f+0xe2>
 8008904:	d107      	bne.n	8008916 <__kernel_rem_pio2f+0x1c6>
 8008906:	f10a 32ff 	add.w	r2, sl, #4294967295
 800890a:	a906      	add	r1, sp, #24
 800890c:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 8008910:	ea4f 2b22 	mov.w	fp, r2, asr #8
 8008914:	e7c1      	b.n	800889a <__kernel_rem_pio2f+0x14a>
 8008916:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 800891a:	eeb4 8ae7 	vcmpe.f32	s16, s15
 800891e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008922:	da2f      	bge.n	8008984 <__kernel_rem_pio2f+0x234>
 8008924:	f04f 0b00 	mov.w	fp, #0
 8008928:	eeb5 8a40 	vcmp.f32	s16, #0.0
 800892c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008930:	f040 8098 	bne.w	8008a64 <__kernel_rem_pio2f+0x314>
 8008934:	f10a 33ff 	add.w	r3, sl, #4294967295
 8008938:	469c      	mov	ip, r3
 800893a:	2200      	movs	r2, #0
 800893c:	45bc      	cmp	ip, r7
 800893e:	da48      	bge.n	80089d2 <__kernel_rem_pio2f+0x282>
 8008940:	2a00      	cmp	r2, #0
 8008942:	d05f      	beq.n	8008a04 <__kernel_rem_pio2f+0x2b4>
 8008944:	aa06      	add	r2, sp, #24
 8008946:	3c08      	subs	r4, #8
 8008948:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 800894c:	2900      	cmp	r1, #0
 800894e:	d07d      	beq.n	8008a4c <__kernel_rem_pio2f+0x2fc>
 8008950:	4620      	mov	r0, r4
 8008952:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 8008956:	9301      	str	r3, [sp, #4]
 8008958:	f000 fa16 	bl	8008d88 <scalbnf>
 800895c:	9b01      	ldr	r3, [sp, #4]
 800895e:	ed9f 7a3f 	vldr	s14, [pc, #252]	; 8008a5c <__kernel_rem_pio2f+0x30c>
 8008962:	4619      	mov	r1, r3
 8008964:	2900      	cmp	r1, #0
 8008966:	f280 80af 	bge.w	8008ac8 <__kernel_rem_pio2f+0x378>
 800896a:	4618      	mov	r0, r3
 800896c:	2400      	movs	r4, #0
 800896e:	2800      	cmp	r0, #0
 8008970:	f2c0 80d0 	blt.w	8008b14 <__kernel_rem_pio2f+0x3c4>
 8008974:	a942      	add	r1, sp, #264	; 0x108
 8008976:	eb01 0680 	add.w	r6, r1, r0, lsl #2
 800897a:	4a36      	ldr	r2, [pc, #216]	; (8008a54 <__kernel_rem_pio2f+0x304>)
 800897c:	eddf 7a38 	vldr	s15, [pc, #224]	; 8008a60 <__kernel_rem_pio2f+0x310>
 8008980:	2100      	movs	r1, #0
 8008982:	e0bb      	b.n	8008afc <__kernel_rem_pio2f+0x3ac>
 8008984:	f04f 0b02 	mov.w	fp, #2
 8008988:	e78a      	b.n	80088a0 <__kernel_rem_pio2f+0x150>
 800898a:	681a      	ldr	r2, [r3, #0]
 800898c:	b948      	cbnz	r0, 80089a2 <__kernel_rem_pio2f+0x252>
 800898e:	b11a      	cbz	r2, 8008998 <__kernel_rem_pio2f+0x248>
 8008990:	f5c2 7280 	rsb	r2, r2, #256	; 0x100
 8008994:	601a      	str	r2, [r3, #0]
 8008996:	2201      	movs	r2, #1
 8008998:	f10e 0e01 	add.w	lr, lr, #1
 800899c:	3304      	adds	r3, #4
 800899e:	4610      	mov	r0, r2
 80089a0:	e784      	b.n	80088ac <__kernel_rem_pio2f+0x15c>
 80089a2:	f1c2 02ff 	rsb	r2, r2, #255	; 0xff
 80089a6:	601a      	str	r2, [r3, #0]
 80089a8:	4602      	mov	r2, r0
 80089aa:	e7f5      	b.n	8008998 <__kernel_rem_pio2f+0x248>
 80089ac:	f10a 3cff 	add.w	ip, sl, #4294967295
 80089b0:	ab06      	add	r3, sp, #24
 80089b2:	f853 302c 	ldr.w	r3, [r3, ip, lsl #2]
 80089b6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80089ba:	aa06      	add	r2, sp, #24
 80089bc:	f842 302c 	str.w	r3, [r2, ip, lsl #2]
 80089c0:	e77d      	b.n	80088be <__kernel_rem_pio2f+0x16e>
 80089c2:	f10a 3cff 	add.w	ip, sl, #4294967295
 80089c6:	ab06      	add	r3, sp, #24
 80089c8:	f853 302c 	ldr.w	r3, [r3, ip, lsl #2]
 80089cc:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80089d0:	e7f3      	b.n	80089ba <__kernel_rem_pio2f+0x26a>
 80089d2:	a906      	add	r1, sp, #24
 80089d4:	f851 002c 	ldr.w	r0, [r1, ip, lsl #2]
 80089d8:	f10c 3cff 	add.w	ip, ip, #4294967295
 80089dc:	4302      	orrs	r2, r0
 80089de:	e7ad      	b.n	800893c <__kernel_rem_pio2f+0x1ec>
 80089e0:	3001      	adds	r0, #1
 80089e2:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 80089e6:	2a00      	cmp	r2, #0
 80089e8:	d0fa      	beq.n	80089e0 <__kernel_rem_pio2f+0x290>
 80089ea:	a91a      	add	r1, sp, #104	; 0x68
 80089ec:	eb0a 0208 	add.w	r2, sl, r8
 80089f0:	eb01 0282 	add.w	r2, r1, r2, lsl #2
 80089f4:	f10a 0301 	add.w	r3, sl, #1
 80089f8:	eb0a 0100 	add.w	r1, sl, r0
 80089fc:	4299      	cmp	r1, r3
 80089fe:	da04      	bge.n	8008a0a <__kernel_rem_pio2f+0x2ba>
 8008a00:	468a      	mov	sl, r1
 8008a02:	e70e      	b.n	8008822 <__kernel_rem_pio2f+0xd2>
 8008a04:	9b04      	ldr	r3, [sp, #16]
 8008a06:	2001      	movs	r0, #1
 8008a08:	e7eb      	b.n	80089e2 <__kernel_rem_pio2f+0x292>
 8008a0a:	9803      	ldr	r0, [sp, #12]
 8008a0c:	f8dd c004 	ldr.w	ip, [sp, #4]
 8008a10:	f850 0023 	ldr.w	r0, [r0, r3, lsl #2]
 8008a14:	9000      	str	r0, [sp, #0]
 8008a16:	ee07 0a90 	vmov	s15, r0
 8008a1a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8008a1e:	2000      	movs	r0, #0
 8008a20:	ece2 7a01 	vstmia	r2!, {s15}
 8008a24:	eddf 7a0e 	vldr	s15, [pc, #56]	; 8008a60 <__kernel_rem_pio2f+0x310>
 8008a28:	4696      	mov	lr, r2
 8008a2a:	4548      	cmp	r0, r9
 8008a2c:	dd06      	ble.n	8008a3c <__kernel_rem_pio2f+0x2ec>
 8008a2e:	a842      	add	r0, sp, #264	; 0x108
 8008a30:	eb00 0083 	add.w	r0, r0, r3, lsl #2
 8008a34:	edc0 7a00 	vstr	s15, [r0]
 8008a38:	3301      	adds	r3, #1
 8008a3a:	e7df      	b.n	80089fc <__kernel_rem_pio2f+0x2ac>
 8008a3c:	ecfc 6a01 	vldmia	ip!, {s13}
 8008a40:	ed3e 7a01 	vldmdb	lr!, {s14}
 8008a44:	3001      	adds	r0, #1
 8008a46:	eee6 7a87 	vfma.f32	s15, s13, s14
 8008a4a:	e7ee      	b.n	8008a2a <__kernel_rem_pio2f+0x2da>
 8008a4c:	3b01      	subs	r3, #1
 8008a4e:	e779      	b.n	8008944 <__kernel_rem_pio2f+0x1f4>
 8008a50:	08009668 	.word	0x08009668
 8008a54:	0800963c 	.word	0x0800963c
 8008a58:	43800000 	.word	0x43800000
 8008a5c:	3b800000 	.word	0x3b800000
 8008a60:	00000000 	.word	0x00000000
 8008a64:	9b02      	ldr	r3, [sp, #8]
 8008a66:	eeb0 0a48 	vmov.f32	s0, s16
 8008a6a:	1b98      	subs	r0, r3, r6
 8008a6c:	f000 f98c 	bl	8008d88 <scalbnf>
 8008a70:	ed1f 7a07 	vldr	s14, [pc, #-28]	; 8008a58 <__kernel_rem_pio2f+0x308>
 8008a74:	eeb4 0ac7 	vcmpe.f32	s0, s14
 8008a78:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008a7c:	db1b      	blt.n	8008ab6 <__kernel_rem_pio2f+0x366>
 8008a7e:	ed5f 7a09 	vldr	s15, [pc, #-36]	; 8008a5c <__kernel_rem_pio2f+0x30c>
 8008a82:	ee60 7a27 	vmul.f32	s15, s0, s15
 8008a86:	aa06      	add	r2, sp, #24
 8008a88:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8008a8c:	a906      	add	r1, sp, #24
 8008a8e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8008a92:	3408      	adds	r4, #8
 8008a94:	eea7 0ac7 	vfms.f32	s0, s15, s14
 8008a98:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8008a9c:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 8008aa0:	ee10 3a10 	vmov	r3, s0
 8008aa4:	f842 302a 	str.w	r3, [r2, sl, lsl #2]
 8008aa8:	ee17 2a90 	vmov	r2, s15
 8008aac:	f10a 0301 	add.w	r3, sl, #1
 8008ab0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8008ab4:	e74c      	b.n	8008950 <__kernel_rem_pio2f+0x200>
 8008ab6:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 8008aba:	aa06      	add	r2, sp, #24
 8008abc:	ee10 3a10 	vmov	r3, s0
 8008ac0:	f842 302a 	str.w	r3, [r2, sl, lsl #2]
 8008ac4:	4653      	mov	r3, sl
 8008ac6:	e743      	b.n	8008950 <__kernel_rem_pio2f+0x200>
 8008ac8:	aa42      	add	r2, sp, #264	; 0x108
 8008aca:	eb02 0081 	add.w	r0, r2, r1, lsl #2
 8008ace:	aa06      	add	r2, sp, #24
 8008ad0:	f852 2021 	ldr.w	r2, [r2, r1, lsl #2]
 8008ad4:	9201      	str	r2, [sp, #4]
 8008ad6:	ee07 2a90 	vmov	s15, r2
 8008ada:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8008ade:	3901      	subs	r1, #1
 8008ae0:	ee67 7a80 	vmul.f32	s15, s15, s0
 8008ae4:	ee20 0a07 	vmul.f32	s0, s0, s14
 8008ae8:	edc0 7a00 	vstr	s15, [r0]
 8008aec:	e73a      	b.n	8008964 <__kernel_rem_pio2f+0x214>
 8008aee:	ecf2 6a01 	vldmia	r2!, {s13}
 8008af2:	ecb6 7a01 	vldmia	r6!, {s14}
 8008af6:	eee6 7a87 	vfma.f32	s15, s13, s14
 8008afa:	3101      	adds	r1, #1
 8008afc:	42b9      	cmp	r1, r7
 8008afe:	dc01      	bgt.n	8008b04 <__kernel_rem_pio2f+0x3b4>
 8008b00:	428c      	cmp	r4, r1
 8008b02:	daf4      	bge.n	8008aee <__kernel_rem_pio2f+0x39e>
 8008b04:	aa56      	add	r2, sp, #344	; 0x158
 8008b06:	eb02 0184 	add.w	r1, r2, r4, lsl #2
 8008b0a:	ed41 7a28 	vstr	s15, [r1, #-160]	; 0xffffff60
 8008b0e:	3801      	subs	r0, #1
 8008b10:	3401      	adds	r4, #1
 8008b12:	e72c      	b.n	800896e <__kernel_rem_pio2f+0x21e>
 8008b14:	9a64      	ldr	r2, [sp, #400]	; 0x190
 8008b16:	2a02      	cmp	r2, #2
 8008b18:	dc0a      	bgt.n	8008b30 <__kernel_rem_pio2f+0x3e0>
 8008b1a:	2a00      	cmp	r2, #0
 8008b1c:	dc61      	bgt.n	8008be2 <__kernel_rem_pio2f+0x492>
 8008b1e:	d03c      	beq.n	8008b9a <__kernel_rem_pio2f+0x44a>
 8008b20:	9b00      	ldr	r3, [sp, #0]
 8008b22:	f003 0007 	and.w	r0, r3, #7
 8008b26:	b057      	add	sp, #348	; 0x15c
 8008b28:	ecbd 8b04 	vpop	{d8-d9}
 8008b2c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008b30:	9a64      	ldr	r2, [sp, #400]	; 0x190
 8008b32:	2a03      	cmp	r2, #3
 8008b34:	d1f4      	bne.n	8008b20 <__kernel_rem_pio2f+0x3d0>
 8008b36:	aa2e      	add	r2, sp, #184	; 0xb8
 8008b38:	eb02 0183 	add.w	r1, r2, r3, lsl #2
 8008b3c:	4608      	mov	r0, r1
 8008b3e:	461c      	mov	r4, r3
 8008b40:	2c00      	cmp	r4, #0
 8008b42:	f1a0 0004 	sub.w	r0, r0, #4
 8008b46:	dc59      	bgt.n	8008bfc <__kernel_rem_pio2f+0x4ac>
 8008b48:	4618      	mov	r0, r3
 8008b4a:	2801      	cmp	r0, #1
 8008b4c:	f1a1 0104 	sub.w	r1, r1, #4
 8008b50:	dc64      	bgt.n	8008c1c <__kernel_rem_pio2f+0x4cc>
 8008b52:	ed5f 7a3d 	vldr	s15, [pc, #-244]	; 8008a60 <__kernel_rem_pio2f+0x310>
 8008b56:	2b01      	cmp	r3, #1
 8008b58:	dc70      	bgt.n	8008c3c <__kernel_rem_pio2f+0x4ec>
 8008b5a:	eddd 6a2e 	vldr	s13, [sp, #184]	; 0xb8
 8008b5e:	ed9d 7a2f 	vldr	s14, [sp, #188]	; 0xbc
 8008b62:	f1bb 0f00 	cmp.w	fp, #0
 8008b66:	d172      	bne.n	8008c4e <__kernel_rem_pio2f+0x4fe>
 8008b68:	edc5 6a00 	vstr	s13, [r5]
 8008b6c:	ed85 7a01 	vstr	s14, [r5, #4]
 8008b70:	edc5 7a02 	vstr	s15, [r5, #8]
 8008b74:	e7d4      	b.n	8008b20 <__kernel_rem_pio2f+0x3d0>
 8008b76:	aa2e      	add	r2, sp, #184	; 0xb8
 8008b78:	eb02 0183 	add.w	r1, r2, r3, lsl #2
 8008b7c:	ed91 7a00 	vldr	s14, [r1]
 8008b80:	ee77 7a87 	vadd.f32	s15, s15, s14
 8008b84:	3b01      	subs	r3, #1
 8008b86:	2b00      	cmp	r3, #0
 8008b88:	daf5      	bge.n	8008b76 <__kernel_rem_pio2f+0x426>
 8008b8a:	f1bb 0f00 	cmp.w	fp, #0
 8008b8e:	d001      	beq.n	8008b94 <__kernel_rem_pio2f+0x444>
 8008b90:	eef1 7a67 	vneg.f32	s15, s15
 8008b94:	edc5 7a00 	vstr	s15, [r5]
 8008b98:	e7c2      	b.n	8008b20 <__kernel_rem_pio2f+0x3d0>
 8008b9a:	ed5f 7a4f 	vldr	s15, [pc, #-316]	; 8008a60 <__kernel_rem_pio2f+0x310>
 8008b9e:	e7f2      	b.n	8008b86 <__kernel_rem_pio2f+0x436>
 8008ba0:	aa2e      	add	r2, sp, #184	; 0xb8
 8008ba2:	eb02 0081 	add.w	r0, r2, r1, lsl #2
 8008ba6:	edd0 7a00 	vldr	s15, [r0]
 8008baa:	ee37 7a27 	vadd.f32	s14, s14, s15
 8008bae:	3901      	subs	r1, #1
 8008bb0:	2900      	cmp	r1, #0
 8008bb2:	daf5      	bge.n	8008ba0 <__kernel_rem_pio2f+0x450>
 8008bb4:	f1bb 0f00 	cmp.w	fp, #0
 8008bb8:	d017      	beq.n	8008bea <__kernel_rem_pio2f+0x49a>
 8008bba:	eef1 7a47 	vneg.f32	s15, s14
 8008bbe:	edc5 7a00 	vstr	s15, [r5]
 8008bc2:	eddd 7a2e 	vldr	s15, [sp, #184]	; 0xb8
 8008bc6:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8008bca:	a82f      	add	r0, sp, #188	; 0xbc
 8008bcc:	2101      	movs	r1, #1
 8008bce:	428b      	cmp	r3, r1
 8008bd0:	da0e      	bge.n	8008bf0 <__kernel_rem_pio2f+0x4a0>
 8008bd2:	f1bb 0f00 	cmp.w	fp, #0
 8008bd6:	d001      	beq.n	8008bdc <__kernel_rem_pio2f+0x48c>
 8008bd8:	eef1 7a67 	vneg.f32	s15, s15
 8008bdc:	edc5 7a01 	vstr	s15, [r5, #4]
 8008be0:	e79e      	b.n	8008b20 <__kernel_rem_pio2f+0x3d0>
 8008be2:	ed1f 7a61 	vldr	s14, [pc, #-388]	; 8008a60 <__kernel_rem_pio2f+0x310>
 8008be6:	4619      	mov	r1, r3
 8008be8:	e7e2      	b.n	8008bb0 <__kernel_rem_pio2f+0x460>
 8008bea:	eef0 7a47 	vmov.f32	s15, s14
 8008bee:	e7e6      	b.n	8008bbe <__kernel_rem_pio2f+0x46e>
 8008bf0:	ecb0 7a01 	vldmia	r0!, {s14}
 8008bf4:	3101      	adds	r1, #1
 8008bf6:	ee77 7a87 	vadd.f32	s15, s15, s14
 8008bfa:	e7e8      	b.n	8008bce <__kernel_rem_pio2f+0x47e>
 8008bfc:	edd0 7a00 	vldr	s15, [r0]
 8008c00:	edd0 6a01 	vldr	s13, [r0, #4]
 8008c04:	ee37 7aa6 	vadd.f32	s14, s15, s13
 8008c08:	3c01      	subs	r4, #1
 8008c0a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8008c0e:	ed80 7a00 	vstr	s14, [r0]
 8008c12:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008c16:	edc0 7a01 	vstr	s15, [r0, #4]
 8008c1a:	e791      	b.n	8008b40 <__kernel_rem_pio2f+0x3f0>
 8008c1c:	edd1 7a00 	vldr	s15, [r1]
 8008c20:	edd1 6a01 	vldr	s13, [r1, #4]
 8008c24:	ee37 7aa6 	vadd.f32	s14, s15, s13
 8008c28:	3801      	subs	r0, #1
 8008c2a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8008c2e:	ed81 7a00 	vstr	s14, [r1]
 8008c32:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008c36:	edc1 7a01 	vstr	s15, [r1, #4]
 8008c3a:	e786      	b.n	8008b4a <__kernel_rem_pio2f+0x3fa>
 8008c3c:	aa2e      	add	r2, sp, #184	; 0xb8
 8008c3e:	eb02 0183 	add.w	r1, r2, r3, lsl #2
 8008c42:	ed91 7a00 	vldr	s14, [r1]
 8008c46:	3b01      	subs	r3, #1
 8008c48:	ee77 7a87 	vadd.f32	s15, s15, s14
 8008c4c:	e783      	b.n	8008b56 <__kernel_rem_pio2f+0x406>
 8008c4e:	eef1 6a66 	vneg.f32	s13, s13
 8008c52:	eeb1 7a47 	vneg.f32	s14, s14
 8008c56:	edc5 6a00 	vstr	s13, [r5]
 8008c5a:	ed85 7a01 	vstr	s14, [r5, #4]
 8008c5e:	eef1 7a67 	vneg.f32	s15, s15
 8008c62:	e785      	b.n	8008b70 <__kernel_rem_pio2f+0x420>

08008c64 <__kernel_sinf>:
 8008c64:	ee10 3a10 	vmov	r3, s0
 8008c68:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8008c6c:	f1b3 5f48 	cmp.w	r3, #838860800	; 0x32000000
 8008c70:	da04      	bge.n	8008c7c <__kernel_sinf+0x18>
 8008c72:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 8008c76:	ee17 3a90 	vmov	r3, s15
 8008c7a:	b35b      	cbz	r3, 8008cd4 <__kernel_sinf+0x70>
 8008c7c:	ee20 7a00 	vmul.f32	s14, s0, s0
 8008c80:	eddf 7a15 	vldr	s15, [pc, #84]	; 8008cd8 <__kernel_sinf+0x74>
 8008c84:	ed9f 6a15 	vldr	s12, [pc, #84]	; 8008cdc <__kernel_sinf+0x78>
 8008c88:	eea7 6a27 	vfma.f32	s12, s14, s15
 8008c8c:	eddf 7a14 	vldr	s15, [pc, #80]	; 8008ce0 <__kernel_sinf+0x7c>
 8008c90:	eee6 7a07 	vfma.f32	s15, s12, s14
 8008c94:	ed9f 6a13 	vldr	s12, [pc, #76]	; 8008ce4 <__kernel_sinf+0x80>
 8008c98:	eea7 6a87 	vfma.f32	s12, s15, s14
 8008c9c:	eddf 7a12 	vldr	s15, [pc, #72]	; 8008ce8 <__kernel_sinf+0x84>
 8008ca0:	ee60 6a07 	vmul.f32	s13, s0, s14
 8008ca4:	eee6 7a07 	vfma.f32	s15, s12, s14
 8008ca8:	b930      	cbnz	r0, 8008cb8 <__kernel_sinf+0x54>
 8008caa:	ed9f 6a10 	vldr	s12, [pc, #64]	; 8008cec <__kernel_sinf+0x88>
 8008cae:	eea7 6a27 	vfma.f32	s12, s14, s15
 8008cb2:	eea6 0a26 	vfma.f32	s0, s12, s13
 8008cb6:	4770      	bx	lr
 8008cb8:	ee67 7ae6 	vnmul.f32	s15, s15, s13
 8008cbc:	eeb6 6a00 	vmov.f32	s12, #96	; 0x3f000000  0.5
 8008cc0:	eee0 7a86 	vfma.f32	s15, s1, s12
 8008cc4:	eed7 0a87 	vfnms.f32	s1, s15, s14
 8008cc8:	eddf 7a09 	vldr	s15, [pc, #36]	; 8008cf0 <__kernel_sinf+0x8c>
 8008ccc:	eee6 0aa7 	vfma.f32	s1, s13, s15
 8008cd0:	ee30 0a60 	vsub.f32	s0, s0, s1
 8008cd4:	4770      	bx	lr
 8008cd6:	bf00      	nop
 8008cd8:	2f2ec9d3 	.word	0x2f2ec9d3
 8008cdc:	b2d72f34 	.word	0xb2d72f34
 8008ce0:	3638ef1b 	.word	0x3638ef1b
 8008ce4:	b9500d01 	.word	0xb9500d01
 8008ce8:	3c088889 	.word	0x3c088889
 8008cec:	be2aaaab 	.word	0xbe2aaaab
 8008cf0:	3e2aaaab 	.word	0x3e2aaaab

08008cf4 <fabsf>:
 8008cf4:	ee10 3a10 	vmov	r3, s0
 8008cf8:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8008cfc:	ee00 3a10 	vmov	s0, r3
 8008d00:	4770      	bx	lr
	...

08008d04 <floorf>:
 8008d04:	ee10 3a10 	vmov	r3, s0
 8008d08:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 8008d0c:	3a7f      	subs	r2, #127	; 0x7f
 8008d0e:	2a16      	cmp	r2, #22
 8008d10:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 8008d14:	dc2a      	bgt.n	8008d6c <floorf+0x68>
 8008d16:	2a00      	cmp	r2, #0
 8008d18:	da11      	bge.n	8008d3e <floorf+0x3a>
 8008d1a:	eddf 7a18 	vldr	s15, [pc, #96]	; 8008d7c <floorf+0x78>
 8008d1e:	ee30 0a27 	vadd.f32	s0, s0, s15
 8008d22:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8008d26:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008d2a:	dd05      	ble.n	8008d38 <floorf+0x34>
 8008d2c:	2b00      	cmp	r3, #0
 8008d2e:	da23      	bge.n	8008d78 <floorf+0x74>
 8008d30:	4a13      	ldr	r2, [pc, #76]	; (8008d80 <floorf+0x7c>)
 8008d32:	2900      	cmp	r1, #0
 8008d34:	bf18      	it	ne
 8008d36:	4613      	movne	r3, r2
 8008d38:	ee00 3a10 	vmov	s0, r3
 8008d3c:	4770      	bx	lr
 8008d3e:	4911      	ldr	r1, [pc, #68]	; (8008d84 <floorf+0x80>)
 8008d40:	4111      	asrs	r1, r2
 8008d42:	420b      	tst	r3, r1
 8008d44:	d0fa      	beq.n	8008d3c <floorf+0x38>
 8008d46:	eddf 7a0d 	vldr	s15, [pc, #52]	; 8008d7c <floorf+0x78>
 8008d4a:	ee30 0a27 	vadd.f32	s0, s0, s15
 8008d4e:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8008d52:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008d56:	ddef      	ble.n	8008d38 <floorf+0x34>
 8008d58:	2b00      	cmp	r3, #0
 8008d5a:	bfbe      	ittt	lt
 8008d5c:	f44f 0000 	movlt.w	r0, #8388608	; 0x800000
 8008d60:	fa40 f202 	asrlt.w	r2, r0, r2
 8008d64:	189b      	addlt	r3, r3, r2
 8008d66:	ea23 0301 	bic.w	r3, r3, r1
 8008d6a:	e7e5      	b.n	8008d38 <floorf+0x34>
 8008d6c:	f1b1 4fff 	cmp.w	r1, #2139095040	; 0x7f800000
 8008d70:	d3e4      	bcc.n	8008d3c <floorf+0x38>
 8008d72:	ee30 0a00 	vadd.f32	s0, s0, s0
 8008d76:	4770      	bx	lr
 8008d78:	2300      	movs	r3, #0
 8008d7a:	e7dd      	b.n	8008d38 <floorf+0x34>
 8008d7c:	7149f2ca 	.word	0x7149f2ca
 8008d80:	bf800000 	.word	0xbf800000
 8008d84:	007fffff 	.word	0x007fffff

08008d88 <scalbnf>:
 8008d88:	ee10 3a10 	vmov	r3, s0
 8008d8c:	f033 4200 	bics.w	r2, r3, #2147483648	; 0x80000000
 8008d90:	d025      	beq.n	8008dde <scalbnf+0x56>
 8008d92:	f1b2 4fff 	cmp.w	r2, #2139095040	; 0x7f800000
 8008d96:	d302      	bcc.n	8008d9e <scalbnf+0x16>
 8008d98:	ee30 0a00 	vadd.f32	s0, s0, s0
 8008d9c:	4770      	bx	lr
 8008d9e:	f013 4fff 	tst.w	r3, #2139095040	; 0x7f800000
 8008da2:	d122      	bne.n	8008dea <scalbnf+0x62>
 8008da4:	4b2a      	ldr	r3, [pc, #168]	; (8008e50 <scalbnf+0xc8>)
 8008da6:	eddf 7a2b 	vldr	s15, [pc, #172]	; 8008e54 <scalbnf+0xcc>
 8008daa:	4298      	cmp	r0, r3
 8008dac:	ee20 0a27 	vmul.f32	s0, s0, s15
 8008db0:	db16      	blt.n	8008de0 <scalbnf+0x58>
 8008db2:	ee10 3a10 	vmov	r3, s0
 8008db6:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 8008dba:	3a19      	subs	r2, #25
 8008dbc:	4402      	add	r2, r0
 8008dbe:	2afe      	cmp	r2, #254	; 0xfe
 8008dc0:	dd15      	ble.n	8008dee <scalbnf+0x66>
 8008dc2:	ee10 3a10 	vmov	r3, s0
 8008dc6:	eddf 7a24 	vldr	s15, [pc, #144]	; 8008e58 <scalbnf+0xd0>
 8008dca:	eddf 6a24 	vldr	s13, [pc, #144]	; 8008e5c <scalbnf+0xd4>
 8008dce:	2b00      	cmp	r3, #0
 8008dd0:	eeb0 7a67 	vmov.f32	s14, s15
 8008dd4:	bfb8      	it	lt
 8008dd6:	eef0 7a66 	vmovlt.f32	s15, s13
 8008dda:	ee27 0a27 	vmul.f32	s0, s14, s15
 8008dde:	4770      	bx	lr
 8008de0:	eddf 7a1f 	vldr	s15, [pc, #124]	; 8008e60 <scalbnf+0xd8>
 8008de4:	ee20 0a27 	vmul.f32	s0, s0, s15
 8008de8:	4770      	bx	lr
 8008dea:	0dd2      	lsrs	r2, r2, #23
 8008dec:	e7e6      	b.n	8008dbc <scalbnf+0x34>
 8008dee:	2a00      	cmp	r2, #0
 8008df0:	dd06      	ble.n	8008e00 <scalbnf+0x78>
 8008df2:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8008df6:	ea43 53c2 	orr.w	r3, r3, r2, lsl #23
 8008dfa:	ee00 3a10 	vmov	s0, r3
 8008dfe:	4770      	bx	lr
 8008e00:	f112 0f16 	cmn.w	r2, #22
 8008e04:	da1a      	bge.n	8008e3c <scalbnf+0xb4>
 8008e06:	f24c 3350 	movw	r3, #50000	; 0xc350
 8008e0a:	4298      	cmp	r0, r3
 8008e0c:	ee10 3a10 	vmov	r3, s0
 8008e10:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8008e14:	dd0a      	ble.n	8008e2c <scalbnf+0xa4>
 8008e16:	ed9f 0a10 	vldr	s0, [pc, #64]	; 8008e58 <scalbnf+0xd0>
 8008e1a:	ed9f 7a10 	vldr	s14, [pc, #64]	; 8008e5c <scalbnf+0xd4>
 8008e1e:	eef0 7a40 	vmov.f32	s15, s0
 8008e22:	2b00      	cmp	r3, #0
 8008e24:	bf18      	it	ne
 8008e26:	eeb0 0a47 	vmovne.f32	s0, s14
 8008e2a:	e7db      	b.n	8008de4 <scalbnf+0x5c>
 8008e2c:	ed9f 0a0c 	vldr	s0, [pc, #48]	; 8008e60 <scalbnf+0xd8>
 8008e30:	ed9f 7a0c 	vldr	s14, [pc, #48]	; 8008e64 <scalbnf+0xdc>
 8008e34:	eef0 7a40 	vmov.f32	s15, s0
 8008e38:	2b00      	cmp	r3, #0
 8008e3a:	e7f3      	b.n	8008e24 <scalbnf+0x9c>
 8008e3c:	3219      	adds	r2, #25
 8008e3e:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8008e42:	ea43 53c2 	orr.w	r3, r3, r2, lsl #23
 8008e46:	eddf 7a08 	vldr	s15, [pc, #32]	; 8008e68 <scalbnf+0xe0>
 8008e4a:	ee07 3a10 	vmov	s14, r3
 8008e4e:	e7c4      	b.n	8008dda <scalbnf+0x52>
 8008e50:	ffff3cb0 	.word	0xffff3cb0
 8008e54:	4c000000 	.word	0x4c000000
 8008e58:	7149f2ca 	.word	0x7149f2ca
 8008e5c:	f149f2ca 	.word	0xf149f2ca
 8008e60:	0da24260 	.word	0x0da24260
 8008e64:	8da24260 	.word	0x8da24260
 8008e68:	33000000 	.word	0x33000000

08008e6c <_init>:
 8008e6c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008e6e:	bf00      	nop
 8008e70:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008e72:	bc08      	pop	{r3}
 8008e74:	469e      	mov	lr, r3
 8008e76:	4770      	bx	lr

08008e78 <_fini>:
 8008e78:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008e7a:	bf00      	nop
 8008e7c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008e7e:	bc08      	pop	{r3}
 8008e80:	469e      	mov	lr, r3
 8008e82:	4770      	bx	lr
