<h4reco>
outNameSuffix ntuples/C2C_
path2data /eos/cms/store/group/dpg_ecal/comm_ecal/upgrade/testbeam/ECALTB_H4_Apr2018/data/raw/DataTree/
pluginList H4Hodo DigiReco C2C DFTTmpl WFReco
run 10467
maxEvents 10
maxFiles -1
</h4reco>

#--Hodoscope
<H4Hodo>
pluginType HodoReco
</H4Hodo>

VFEs VFE4_0 VFE4_1 VFE4_2 VFE4_3 VFE4_4 \
     VFE5_0 VFE5_1 VFE5_2 VFE5_3 VFE5_4 \
     VFE7_0 VFE7_1 VFE7_2 VFE7_3 VFE7_4 

digitizer VFE_CLK MCP TRG 

#---VFE config
<DigiReco>
pluginType DigitizerReco
channelsNames= VFEs
channelsNames+= digitizer
</DigiReco>

#---WF reconstruction for VFEs
<WFReco>
pluginType WFAnalyzer
srcInstanceName DigiReco
channelsNames= DigiReco.channelsNames 
timeRecoTypes CFD LED CLK
fillWFtree 1
WFtreePrescale 1
</WFReco>

<WFRecoFFT= WFReco>
srcInstanceName DFTTmpl
channelsNames VFE5_2_TMPL
digiTreeName digi_tmpl
wfTreeName wf_tmpl
</WFRecoFFT>

#---T2F
<T2F>
pluginType FFTAnalyzer
srcInstanceName DigiReco
normalizeInput 0
makeTemplates Re Im Ampl Phase
channelsNames VFE5_2
storeTree 1
</T2F>

#---C2C
<C2C>
pluginType C2CAnalyzer
srcInstanceName DigiReco
normalizeInput 0
makeTemplates Re Im Ampl Phase
channelsNames VFE5_2
storeTree 1
</C2C>

#---Make template by artificially oversampling original signal (fOversampling is expressed in GHz)
<DFTTmpl>
pluginType DFTTemplate
#srcInstanceName T2F
srcInstanceName C2C
channelsNames VFE5_2
</DFTTmpl>

#---Channels

<VFE5_0>
digiBoard 5
digiGroup 0
digiChannel 0
polarity 1
nSamples 150
tUnit    6.25
baselineWin 1 10
baselineInt 15 25
signalWin 30 140 5 gaus
signalInt 2 3
LED 100 1 3
fOversampling 8
</VFE5_0>

<VFE5_0_TMPL= VFE5_0>
tUnit 0.125
nSamples 7500
baselineWin 1 500
baselineInt 550 1050
signalWin 1500 6500 250 gaus
signalInt 2000 6000
CFD 0.5 10 10
</VFE5_0_TMPL>

<VFE5_1= VFE5_0>
digiChannel 1
</VFE5_1>

<VFE5_1_TMPL= VFE5_1>
tUnit 0.125
nSamples 7500
baselineWin 1 500
baselineInt 550 1050
signalWin 1500 6500 250 gaus
signalInt 2000 6000
CFD 0.5 10 10
</VFE5_1_TMPL>

<VFE5_2= VFE5_0>
digiChannel 2
</VFE5_2>

<VFE5_2_TMPL= VFE5_2>
tUnit 0.125
nSamples 7500
baselineWin 1 500
baselineInt 550 1050
signalWin 1500 6500 250 gaus
signalInt 2000 6000
CFD 0.5 10 10
</VFE5_2_TMPL>

<VFE5_3= VFE5_0>
digiChannel 3
</VFE5_3>

<VFE5_3_TMPL= VFE5_3>
tUnit 0.125
nSamples 7500
baselineWin 1 500
baselineInt 550 1050
signalWin 1500 6500 250 gaus
signalInt 2000 6000
CFD 0.5 10 10
</VFE5_3_TMPL>

<VFE5_4= VFE5_0>
digiChannel 4
</VFE5_4>

<VFE5_4_TMPL= VFE5_4>
tUnit 0.125
nSamples 7500
baselineWin 1 500
baselineInt 550 1050
signalWin 1500 6500 250 gaus
signalInt 2000 6000
CFD 0.5 10 10
</VFE5_4_TMPL>

<VFE7_0= VFE5_0>
digiBoard 7
digiChannel 0
</VFE7_0>

<VFE7_1= VFE7_0>
digiChannel 1
</VFE7_1>

<VFE7_2= VFE7_0>
digiChannel 2
</VFE7_2>

<VFE7_3= VFE7_0>
digiChannel 3
</VFE7_3>

<VFE7_4= VFE7_0>
digiChannel 4
</VFE7_4>

<VFE3_0= VFE5_0>
digiBoard 3
digiChannel 0
</VFE3_0>

<VFE3_1= VFE3_0>
digiChannel 1
</VFE3_1>

<VFE3_2= VFE3_0>
digiChannel 2
</VFE3_2>

<VFE3_3= VFE3_0>
digiChannel 3
</VFE3_3>

<VFE3_4= VFE3_0>
digiChannel 4
</VFE3_4>


<VFE4_0= VFE5_0>
digiBoard 4
digiChannel 0
</VFE4_0>

<VFE4_1= VFE4_0>
digiChannel 1
</VFE4_1>

<VFE4_2= VFE4_0>
digiChannel 2
</VFE4_2>

<VFE4_3= VFE4_0>
digiChannel 3
</VFE4_3>

<VFE4_4= VFE4_0>
digiChannel 4
</VFE4_4>

<VFE8_0= VFE5_0>
digiBoard 8
digiChannel 0
</VFE8_0>

<VFE8_1= VFE8_0>
digiChannel 1
</VFE8_1>

<VFE8_2= VFE8_0>
digiChannel 2
</VFE8_2>

<VFE8_3= VFE8_0>
digiChannel 3
</VFE8_3>

<VFE8_4= VFE8_0>
digiChannel 4
</VFE8_4>


<MCP>
subtractChannel void
digiBoard 50397185
digiGroup 0
digiChannel 1
polarity -1
nSamples 1024
tUnit 0.4
baselineWin 1 50
baselineInt 30 50
signalWin 50 1000 7 gaus
signalInt 10 10
CFD 0.5 5
</MCP>

<VFE_CLK= MCP>
digiChannel 0
type Clock
CFD
CLK -1.3 1.3
LED 0 2 2 200 300
</VFE_CLK>

<void= MCP>
subtractChannel 
digiChannel 7
</void>

<TRG= MCP>
digiChannel 8
LED 400 1 3
</TRG>
