<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable filter="All Interfaces">
  <columns>
   <connections preferredWidth="143" />
   <irq preferredWidth="47" />
   <inputclock preferredWidth="89" />
   <endaddress preferredWidth="112" />
   <tags preferredWidth="141" />
   <baseaddress preferredWidth="209" />
  </columns>
 </systemtable>
 <library expandedCategories="Library,Project" />
 <window width="2416" height="1529" x="-9" y="0" />
 <generation synthesis="VHDL" />
</preferences>
