[中文版](/about_zh_cn/)

*Last Updated: 2023/1/29*

# Jingbo Gao (高靖博)

**Email:** gaojingbo0620 **at** outlook **dot** com

## About Me

* Experienced in FPGA-based NPU (Neural Processing Unit) design
* Familiar with computer Arch/µArch, RTL design, formal datapath verification, Verilog/SystemVerilog, Python and Linux shells (Bash, Tcsh, etc.)

## Experience

* RTL Design Engineer, **Alibaba T-Head Semiconductor**, Jul 2022 - Present
    * Parallel Computing (AI) chip design for datacenters
* RTL Design Intern, **Alibaba T-Head Semiconductor**, Jun 2021 - Sep 2021
    * I-Cache design and verification

## Education

* MS, Microelectronics and Solid State Electronics (IC Design), **Fudan University**, 2019 - 2022
    * Grade: 3.8 out of 4.0 (Rank 1 out of 47)
    * Designed and implemented NPUs (Neural Processing Units) for datacenters
    * Published a research paper on NPU architecture at FPT (a premier conference on FPGA)
    * Thesis: FPGA-Based Reconfigurable Accelerator for EfficientNets
* UG Exchange Program, **Hong Kong University of Science and Technology**, 2018
    * Grade: 4.0 out of 4.3
    * Courses Taken
        * Computer Organization
        * Computer Communication Network
        * Digital VLSI System Design and Design Automation (for PhD/MPhil)
        * IC Fabrication Technology
        * Machine Learning
* BE, Microelectronic Science and Engineering, **Fudan University**, 2015 - 2019
    * Grade: 3.5 out of 4.0
    * Shanghai Outstanding Graduate Award (Top 5%)
    * Published a research paper on TCP/IP offload engine architecture
    * Thesis: Design and Implementation of TCP Offload Engine

## Selected Publications ([Full-List](/pub_list/))

1. <u>**Jingbo Gao**</u>, Yu Qian, Yihan Hu, Xitian Fan, Wai-Shing Luk, Wei Cao, Lingli Wang, "LETA: A lightweight exchangeable-track accelerator for EfficientNet based on FPGA", International Conference on Field-Programmable Technology (FPT), 2021. [[link](https://ieeexplore.ieee.org/document/9609919)]
2. <u>**Jingbo Gao**</u>, Wenbo Yin, Wai-Shing Luk, Lingli Wang, "Scalable multi-session TCP offload engine for latency-sensitive applications", China Semiconductor Technology International Conference (CSTIC), 2020. [[link](https://ieeexplore.ieee.org/document/9282453)]

## Honors & Awards
* 2nd Prize (Top 20%), [Integrated Circuit EDA Elite Challenge Competition](https://eda.icisc.cn/), 2020
* National 1st Prize (Top 1%), [Contemporary Undergraduate Mathematical Contest in Modeling](http://www.mcm.edu.cn/), 2018