

================================================================
== Vitis HLS Report for 'Compute_Dual_Infeasibility_stage2'
================================================================
* Date:           Fri Jan  9 14:26:46 2026

* Version:        2024.1.2 (Build 5096458 on Sep  5 2024)
* Project:        build_Infeasi_Res_S2.xcv80-lsva4737-2MHP-e-S
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: versalhbm
* Target device:  xcv80-lsva4737-2MHP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.509 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        ?|        ?|         ?|         ?|    ?|    ?|  dataflow|
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +------------------------------+------------------+---------+---------+----------+----------+-----+-----+----------+
        |                              |                  |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
        |           Instance           |      Module      |   min   |   max   |    min   |    max   | min | max |   Type   |
        +------------------------------+------------------+---------+---------+----------+----------+-----+-----+----------+
        |call_ln0_entry_proc31_fu_236  |entry_proc31      |        0|        0|      0 ns|      0 ns|    0|    0|        no|
        |grp_loadDDR_data_18_fu_244    |loadDDR_data_18   |        ?|        ?|         ?|         ?|    ?|    ?|        no|
        |grp_loadDDR_data_19_fu_256    |loadDDR_data_19   |        ?|        ?|         ?|         ?|    ?|    ?|        no|
        |grp_scaleVector_2out_fu_268   |scaleVector_2out  |        ?|        ?|         ?|         ?|    ?|    ?|        no|
        |grp_scaleVector_1_fu_277      |scaleVector_1     |        ?|        ?|         ?|         ?|    ?|    ?|        no|
        |grp_Primal_Constr_fu_285      |Primal_Constr     |        ?|        ?|         ?|         ?|    ?|    ?|  dataflow|
        |grp_Primal_Bound_fu_300       |Primal_Bound      |        ?|        ?|         ?|         ?|    ?|    ?|  dataflow|
        |grp_add3_Sqrt_fu_323          |add3_Sqrt         |       69|       69|  0.230 us|  0.230 us|   69|   69|        no|
        +------------------------------+------------------+---------+---------+----------+----------+-----+-----+----------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 8, States = { 1 2 3 4 5 6 7 8 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.84>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%muxLogicCE_to_inverse_pScale_read = muxlogic"   --->   Operation 9 'muxlogic' 'muxLogicCE_to_inverse_pScale_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%inverse_pScale_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %inverse_pScale"   --->   Operation 10 'read' 'inverse_pScale_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%muxLogicCE_to_p_read18 = muxlogic"   --->   Operation 11 'muxlogic' 'muxLogicCE_to_p_read18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.44ns)   --->   "%p_read18 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read1"   --->   Operation 12 'read' 'p_read18' <Predicate = true> <Delay = 0.44> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%muxLogicCE_to_p_read_26 = muxlogic"   --->   Operation 13 'muxlogic' 'muxLogicCE_to_p_read_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.44ns)   --->   "%p_read_26 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read"   --->   Operation 14 'read' 'p_read_26' <Predicate = true> <Delay = 0.44> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%muxLogicCE_to_ax_read = muxlogic"   --->   Operation 15 'muxlogic' 'muxLogicCE_to_ax_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%ax_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %ax"   --->   Operation 16 'read' 'ax_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%muxLogicCE_to_x_read = muxlogic"   --->   Operation 17 'muxlogic' 'muxLogicCE_to_x_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%x_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %x"   --->   Operation 18 'read' 'x_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%pBoundLbResSq = alloca i64 1" [./Compute_Dual_Infeasibility.hpp:161->Infeasi_Res_S2.cpp:111]   --->   Operation 19 'alloca' 'pBoundLbResSq' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%pBoundUbResSq = alloca i64 1" [./Compute_Dual_Infeasibility.hpp:160->Infeasi_Res_S2.cpp:111]   --->   Operation 20 'alloca' 'pBoundUbResSq' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%pConstrResSq = alloca i64 1" [./Compute_Dual_Infeasibility.hpp:159->Infeasi_Res_S2.cpp:111]   --->   Operation 21 'alloca' 'pConstrResSq' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%inverse_pScale_c1 = alloca i64 1"   --->   Operation 22 'alloca' 'inverse_pScale_c1' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.76> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 3> <FIFO>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%inverse_pScale_c = alloca i64 1"   --->   Operation 23 'alloca' 'inverse_pScale_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.76> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 3> <FIFO>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%nCols_assign_c = alloca i64 1"   --->   Operation 24 'alloca' 'nCols_assign_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%nRows_assign_c = alloca i64 1"   --->   Operation 25 'alloca' 'nRows_assign_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%primalInfeasRay_fifo_i = alloca i64 1"   --->   Operation 26 'alloca' 'primalInfeasRay_fifo_i' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.91> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%primalINfeasConstr_fifo_i = alloca i64 1"   --->   Operation 27 'alloca' 'primalINfeasConstr_fifo_i' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.91> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%primalInfeasRay_SVfifo_lb_i = alloca i64 1"   --->   Operation 28 'alloca' 'primalInfeasRay_SVfifo_lb_i' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.91> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%primalInfeasRay_SVfifo_ub_i = alloca i64 1"   --->   Operation 29 'alloca' 'primalInfeasRay_SVfifo_ub_i' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.91> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%primalInfeasConstr_SVfifo_i = alloca i64 1"   --->   Operation 30 'alloca' 'primalInfeasConstr_SVfifo_i' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.91> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_1 : Operation 31 [1/1] (0.76ns)   --->   "%call_ln0 = call void @entry_proc31, i64 %inverse_pScale_read, i64 %inverse_pScale_c, i64 %inverse_pScale_c1"   --->   Operation 31 'call' 'call_ln0' <Predicate = true> <Delay = 0.76> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 32 [2/2] (1.40ns)   --->   "%call_ln166 = call void @loadDDR_data.18, i512 %gmem5, i64 %x_read, i512 %primalInfeasRay_fifo_i, i32 %p_read18, i32 %nCols_assign_c" [./Compute_Dual_Infeasibility.hpp:166->Infeasi_Res_S2.cpp:111]   --->   Operation 32 'call' 'call_ln166' <Predicate = true> <Delay = 1.40> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 33 [2/2] (1.40ns)   --->   "%call_ln167 = call void @loadDDR_data.19, i512 %gmem6, i64 %ax_read, i512 %primalINfeasConstr_fifo_i, i32 %p_read_26, i32 %nRows_assign_c" [./Compute_Dual_Infeasibility.hpp:167->Infeasi_Res_S2.cpp:111]   --->   Operation 33 'call' 'call_ln167' <Predicate = true> <Delay = 1.40> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 34 [1/2] (0.00ns)   --->   "%call_ln166 = call void @loadDDR_data.18, i512 %gmem5, i64 %x_read, i512 %primalInfeasRay_fifo_i, i32 %p_read18, i32 %nCols_assign_c" [./Compute_Dual_Infeasibility.hpp:166->Infeasi_Res_S2.cpp:111]   --->   Operation 34 'call' 'call_ln166' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 35 [1/2] (0.00ns)   --->   "%call_ln167 = call void @loadDDR_data.19, i512 %gmem6, i64 %ax_read, i512 %primalINfeasConstr_fifo_i, i32 %p_read_26, i32 %nRows_assign_c" [./Compute_Dual_Infeasibility.hpp:167->Infeasi_Res_S2.cpp:111]   --->   Operation 35 'call' 'call_ln167' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 36 [2/2] (0.00ns)   --->   "%call_ln169 = call void @scaleVector_2out, i64 %inverse_pScale_c1, i512 %primalInfeasRay_fifo_i, i512 %primalInfeasRay_SVfifo_lb_i, i512 %primalInfeasRay_SVfifo_ub_i, i32 %nCols_assign_c" [./Compute_Dual_Infeasibility.hpp:169->Infeasi_Res_S2.cpp:111]   --->   Operation 36 'call' 'call_ln169' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 37 [2/2] (0.00ns)   --->   "%call_ln170 = call void @scaleVector.1, i64 %inverse_pScale_c, i512 %primalINfeasConstr_fifo_i, i512 %primalInfeasConstr_SVfifo_i, i32 %nRows_assign_c" [./Compute_Dual_Infeasibility.hpp:170->Infeasi_Res_S2.cpp:111]   --->   Operation 37 'call' 'call_ln170' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 38 [1/2] (0.00ns)   --->   "%call_ln169 = call void @scaleVector_2out, i64 %inverse_pScale_c1, i512 %primalInfeasRay_fifo_i, i512 %primalInfeasRay_SVfifo_lb_i, i512 %primalInfeasRay_SVfifo_ub_i, i32 %nCols_assign_c" [./Compute_Dual_Infeasibility.hpp:169->Infeasi_Res_S2.cpp:111]   --->   Operation 38 'call' 'call_ln169' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 39 [1/2] (0.00ns)   --->   "%call_ln170 = call void @scaleVector.1, i64 %inverse_pScale_c, i512 %primalINfeasConstr_fifo_i, i512 %primalInfeasConstr_SVfifo_i, i32 %nRows_assign_c" [./Compute_Dual_Infeasibility.hpp:170->Infeasi_Res_S2.cpp:111]   --->   Operation 39 'call' 'call_ln170' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 2.11>
ST_5 : Operation 40 [1/1] (0.00ns)   --->   "%muxLogicCE_to_problem_nEqs_read = muxlogic"   --->   Operation 40 'muxlogic' 'muxLogicCE_to_problem_nEqs_read' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 41 [1/1] (0.00ns)   --->   "%problem_nEqs_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %problem_nEqs"   --->   Operation 41 'read' 'problem_nEqs_read' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 42 [1/1] (0.00ns)   --->   "%muxLogicCE_to_ifScaled_read = muxlogic"   --->   Operation 42 'muxlogic' 'muxLogicCE_to_ifScaled_read' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 43 [1/1] (0.00ns)   --->   "%ifScaled_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %ifScaled"   --->   Operation 43 'read' 'ifScaled_read' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "%muxLogicCE_to_hasUpper_read = muxlogic"   --->   Operation 44 'muxlogic' 'muxLogicCE_to_hasUpper_read' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "%hasUpper_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %hasUpper"   --->   Operation 45 'read' 'hasUpper_read' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "%muxLogicCE_to_hasLower_read = muxlogic"   --->   Operation 46 'muxlogic' 'muxLogicCE_to_hasLower_read' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "%hasLower_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %hasLower"   --->   Operation 47 'read' 'hasLower_read' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%muxLogicCE_to_colScale1_read = muxlogic"   --->   Operation 48 'muxlogic' 'muxLogicCE_to_colScale1_read' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "%colScale1_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %colScale1"   --->   Operation 49 'read' 'colScale1_read' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "%muxLogicCE_to_rowScale_read = muxlogic"   --->   Operation 50 'muxlogic' 'muxLogicCE_to_rowScale_read' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%rowScale_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %rowScale"   --->   Operation 51 'read' 'rowScale_read' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 52 [2/2] (2.11ns)   --->   "%call_ln174 = call void @Primal_Constr, i512 %primalInfeasConstr_SVfifo_i, i512 %gmem8, i64 %rowScale_read, i32 %problem_nEqs_read, i32 %p_read_26, i32 %ifScaled_read, i64 %pConstrResSq" [./Compute_Dual_Infeasibility.hpp:174->Infeasi_Res_S2.cpp:111]   --->   Operation 52 'call' 'call_ln174' <Predicate = true> <Delay = 2.11> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 53 [2/2] (2.11ns)   --->   "%call_ln178 = call void @Primal_Bound, i512 %primalInfeasRay_SVfifo_lb_i, i512 %primalInfeasRay_SVfifo_ub_i, i512 %gmem9, i64 %hasLower_read, i512 %gmem10, i64 %hasUpper_read, i512 %gmem7, i64 %colScale1_read, i32 %p_read18, i64 %pBoundUbResSq, i64 %pBoundLbResSq, i32 %ifScaled_read" [./Compute_Dual_Infeasibility.hpp:178->Infeasi_Res_S2.cpp:111]   --->   Operation 53 'call' 'call_ln178' <Predicate = true> <Delay = 2.11> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 54 [1/2] (0.00ns)   --->   "%call_ln174 = call void @Primal_Constr, i512 %primalInfeasConstr_SVfifo_i, i512 %gmem8, i64 %rowScale_read, i32 %problem_nEqs_read, i32 %p_read_26, i32 %ifScaled_read, i64 %pConstrResSq" [./Compute_Dual_Infeasibility.hpp:174->Infeasi_Res_S2.cpp:111]   --->   Operation 54 'call' 'call_ln174' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 55 [1/2] (0.00ns)   --->   "%call_ln178 = call void @Primal_Bound, i512 %primalInfeasRay_SVfifo_lb_i, i512 %primalInfeasRay_SVfifo_ub_i, i512 %gmem9, i64 %hasLower_read, i512 %gmem10, i64 %hasUpper_read, i512 %gmem7, i64 %colScale1_read, i32 %p_read18, i64 %pBoundUbResSq, i64 %pBoundLbResSq, i32 %ifScaled_read" [./Compute_Dual_Infeasibility.hpp:178->Infeasi_Res_S2.cpp:111]   --->   Operation 55 'call' 'call_ln178' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.89>
ST_7 : Operation 56 [2/2] (0.89ns)   --->   "%call_ln190 = call void @add3_Sqrt, i64 %pConstrResSq, i64 %pBoundUbResSq, i64 %pBoundLbResSq, i64 %dDualInfeasRes" [./Compute_Dual_Infeasibility.hpp:190->Infeasi_Res_S2.cpp:111]   --->   Operation 56 'call' 'call_ln190' <Predicate = true> <Delay = 0.89> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 57 [1/1] (0.00ns)   --->   "%empty = specchannel i32 @_ssdm_op_SpecChannel, void @inverse_pScale_c1_str, i32 1, void @p_str, void @p_str, i32 3, i32 0, i64 %inverse_pScale_c1, i64 %inverse_pScale_c1"   --->   Operation 57 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 58 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %inverse_pScale_c1, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 58 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 59 [1/1] (0.00ns)   --->   "%empty_322 = specchannel i32 @_ssdm_op_SpecChannel, void @inverse_pScale_c_str, i32 1, void @p_str, void @p_str, i32 3, i32 0, i64 %inverse_pScale_c, i64 %inverse_pScale_c"   --->   Operation 59 'specchannel' 'empty_322' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 60 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %inverse_pScale_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 60 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 61 [1/1] (0.00ns)   --->   "%empty_323 = specchannel i32 @_ssdm_op_SpecChannel, void @nCols_OC_assign_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %nCols_assign_c, i32 %nCols_assign_c"   --->   Operation 61 'specchannel' 'empty_323' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 62 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %nCols_assign_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 62 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 63 [1/1] (0.00ns)   --->   "%empty_324 = specchannel i32 @_ssdm_op_SpecChannel, void @nRows_OC_assign_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %nRows_assign_c, i32 %nRows_assign_c"   --->   Operation 63 'specchannel' 'empty_324' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 64 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %nRows_assign_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 64 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 65 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln157 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 0, void @empty_3" [./Compute_Dual_Infeasibility.hpp:157->Infeasi_Res_S2.cpp:111]   --->   Operation 65 'specdataflowpipeline' 'specdataflowpipeline_ln157' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 66 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %dDualInfeasRes, void @empty_14, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 66 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 67 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem10, void @empty_28, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_38, void @empty_48, void @empty_3, i32 64, i32 16, i32 64, i32 16, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 67 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 68 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem9, void @empty_28, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_39, void @empty_48, void @empty_3, i32 64, i32 16, i32 64, i32 16, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 68 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 69 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem8, void @empty_28, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_37, void @empty_48, void @empty_3, i32 64, i32 16, i32 64, i32 16, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 69 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 70 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem7, void @empty_28, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_30, void @empty_48, void @empty_3, i32 64, i32 16, i32 64, i32 16, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 70 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 71 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem6, void @empty_28, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_42, void @empty_48, void @empty_3, i32 64, i32 16, i32 64, i32 16, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 71 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 72 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem5, void @empty_28, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_43, void @empty_48, void @empty_3, i32 64, i32 16, i32 64, i32 16, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 72 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 73 [1/1] (0.00ns)   --->   "%empty_325 = specchannel i32 @_ssdm_op_SpecChannel, void @primalInfeasRay_fifo_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %primalInfeasRay_fifo_i, i512 %primalInfeasRay_fifo_i"   --->   Operation 73 'specchannel' 'empty_325' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 74 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %primalInfeasRay_fifo_i, void @empty_14, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 74 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 75 [1/1] (0.00ns)   --->   "%empty_326 = specchannel i32 @_ssdm_op_SpecChannel, void @primalINfeasConstr_fifo_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %primalINfeasConstr_fifo_i, i512 %primalINfeasConstr_fifo_i"   --->   Operation 75 'specchannel' 'empty_326' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 76 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %primalINfeasConstr_fifo_i, void @empty_14, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 76 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 77 [1/1] (0.00ns)   --->   "%empty_327 = specchannel i32 @_ssdm_op_SpecChannel, void @primalInfeasRay_SVfifo_lb_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %primalInfeasRay_SVfifo_lb_i, i512 %primalInfeasRay_SVfifo_lb_i"   --->   Operation 77 'specchannel' 'empty_327' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 78 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %primalInfeasRay_SVfifo_lb_i, void @empty_14, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 78 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 79 [1/1] (0.00ns)   --->   "%empty_328 = specchannel i32 @_ssdm_op_SpecChannel, void @primalInfeasRay_SVfifo_ub_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %primalInfeasRay_SVfifo_ub_i, i512 %primalInfeasRay_SVfifo_ub_i"   --->   Operation 79 'specchannel' 'empty_328' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 80 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %primalInfeasRay_SVfifo_ub_i, void @empty_14, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 80 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 81 [1/1] (0.00ns)   --->   "%empty_329 = specchannel i32 @_ssdm_op_SpecChannel, void @primalInfeasConstr_SVfifo_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %primalInfeasConstr_SVfifo_i, i512 %primalInfeasConstr_SVfifo_i"   --->   Operation 81 'specchannel' 'empty_329' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 82 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %primalInfeasConstr_SVfifo_i, void @empty_14, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 82 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 83 [1/2] (0.00ns)   --->   "%call_ln190 = call void @add3_Sqrt, i64 %pConstrResSq, i64 %pBoundUbResSq, i64 %pBoundLbResSq, i64 %dDualInfeasRes" [./Compute_Dual_Infeasibility.hpp:190->Infeasi_Res_S2.cpp:111]   --->   Operation 83 'call' 'call_ln190' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 84 [1/1] (0.00ns)   --->   "%ret_ln111 = ret" [Infeasi_Res_S2.cpp:111]   --->   Operation 84 'ret' 'ret_ln111' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ x]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ gmem6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ ax]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ gmem8]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ rowScale]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ gmem7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ colScale1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ gmem9]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ hasLower]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ gmem10]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ hasUpper]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ifScaled]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ problem_nEqs]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ inverse_pScale]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ dDualInfeasRes]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
muxLogicCE_to_inverse_pScale_read (muxlogic            ) [ 000000000]
inverse_pScale_read               (read                ) [ 000000000]
muxLogicCE_to_p_read18            (muxlogic            ) [ 000000000]
p_read18                          (read                ) [ 001111100]
muxLogicCE_to_p_read_26           (muxlogic            ) [ 000000000]
p_read_26                         (read                ) [ 001111100]
muxLogicCE_to_ax_read             (muxlogic            ) [ 000000000]
ax_read                           (read                ) [ 001000000]
muxLogicCE_to_x_read              (muxlogic            ) [ 000000000]
x_read                            (read                ) [ 001000000]
pBoundLbResSq                     (alloca              ) [ 001111111]
pBoundUbResSq                     (alloca              ) [ 001111111]
pConstrResSq                      (alloca              ) [ 001111111]
inverse_pScale_c1                 (alloca              ) [ 011111111]
inverse_pScale_c                  (alloca              ) [ 011111111]
nCols_assign_c                    (alloca              ) [ 011111111]
nRows_assign_c                    (alloca              ) [ 011111111]
primalInfeasRay_fifo_i            (alloca              ) [ 011111111]
primalINfeasConstr_fifo_i         (alloca              ) [ 011111111]
primalInfeasRay_SVfifo_lb_i       (alloca              ) [ 001111111]
primalInfeasRay_SVfifo_ub_i       (alloca              ) [ 001111111]
primalInfeasConstr_SVfifo_i       (alloca              ) [ 001111111]
call_ln0                          (call                ) [ 000000000]
call_ln166                        (call                ) [ 000000000]
call_ln167                        (call                ) [ 000000000]
call_ln169                        (call                ) [ 000000000]
call_ln170                        (call                ) [ 000000000]
muxLogicCE_to_problem_nEqs_read   (muxlogic            ) [ 000000000]
problem_nEqs_read                 (read                ) [ 000000100]
muxLogicCE_to_ifScaled_read       (muxlogic            ) [ 000000000]
ifScaled_read                     (read                ) [ 000000100]
muxLogicCE_to_hasUpper_read       (muxlogic            ) [ 000000000]
hasUpper_read                     (read                ) [ 000000100]
muxLogicCE_to_hasLower_read       (muxlogic            ) [ 000000000]
hasLower_read                     (read                ) [ 000000100]
muxLogicCE_to_colScale1_read      (muxlogic            ) [ 000000000]
colScale1_read                    (read                ) [ 000000100]
muxLogicCE_to_rowScale_read       (muxlogic            ) [ 000000000]
rowScale_read                     (read                ) [ 000000100]
call_ln174                        (call                ) [ 000000000]
call_ln178                        (call                ) [ 000000000]
empty                             (specchannel         ) [ 000000000]
specinterface_ln0                 (specinterface       ) [ 000000000]
empty_322                         (specchannel         ) [ 000000000]
specinterface_ln0                 (specinterface       ) [ 000000000]
empty_323                         (specchannel         ) [ 000000000]
specinterface_ln0                 (specinterface       ) [ 000000000]
empty_324                         (specchannel         ) [ 000000000]
specinterface_ln0                 (specinterface       ) [ 000000000]
specdataflowpipeline_ln157        (specdataflowpipeline) [ 000000000]
specinterface_ln0                 (specinterface       ) [ 000000000]
specinterface_ln0                 (specinterface       ) [ 000000000]
specinterface_ln0                 (specinterface       ) [ 000000000]
specinterface_ln0                 (specinterface       ) [ 000000000]
specinterface_ln0                 (specinterface       ) [ 000000000]
specinterface_ln0                 (specinterface       ) [ 000000000]
specinterface_ln0                 (specinterface       ) [ 000000000]
empty_325                         (specchannel         ) [ 000000000]
specinterface_ln0                 (specinterface       ) [ 000000000]
empty_326                         (specchannel         ) [ 000000000]
specinterface_ln0                 (specinterface       ) [ 000000000]
empty_327                         (specchannel         ) [ 000000000]
specinterface_ln0                 (specinterface       ) [ 000000000]
empty_328                         (specchannel         ) [ 000000000]
specinterface_ln0                 (specinterface       ) [ 000000000]
empty_329                         (specchannel         ) [ 000000000]
specinterface_ln0                 (specinterface       ) [ 000000000]
call_ln190                        (call                ) [ 000000000]
ret_ln111                         (ret                 ) [ 000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem5">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem5"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="x">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="gmem6">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem6"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="ax">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ax"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="gmem8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem8"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="rowScale">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rowScale"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="gmem7">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem7"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="colScale1">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="colScale1"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="gmem9">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem9"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="hasLower">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="hasLower"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="gmem10">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem10"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="hasUpper">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="hasUpper"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="p_read">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="p_read1">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read1"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="ifScaled">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ifScaled"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="problem_nEqs">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="problem_nEqs"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="inverse_pScale">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inverse_pScale"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="dDualInfeasRes">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dDualInfeasRes"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.double"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="entry_proc31"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="loadDDR_data.18"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="loadDDR_data.19"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="scaleVector_2out"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="scaleVector.1"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Primal_Constr"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Primal_Bound"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="add3_Sqrt"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="inverse_pScale_c1_str"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="inverse_pScale_c_str"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="nCols_OC_assign_c_str"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="nRows_OC_assign_c_str"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_28"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_38"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_48"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_39"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_37"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_30"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_42"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_43"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="primalInfeasRay_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="primalINfeasConstr_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="primalInfeasRay_SVfifo_lb_str"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="primalInfeasRay_SVfifo_ub_str"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="primalInfeasConstr_SVfifo_str"/></StgValue>
</bind>
</comp>

<comp id="122" class="1004" name="pBoundLbResSq_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="1" index="1" bw="64" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="pBoundLbResSq/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="pBoundUbResSq_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="1" index="1" bw="64" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="pBoundUbResSq/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="pConstrResSq_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="1" index="1" bw="64" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="pConstrResSq/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="inverse_pScale_c1_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="0"/>
<pin id="136" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="inverse_pScale_c1/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="inverse_pScale_c_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="inverse_pScale_c/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="nCols_assign_c_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="0"/>
<pin id="144" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="nCols_assign_c/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="nRows_assign_c_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="0"/>
<pin id="148" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="nRows_assign_c/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="primalInfeasRay_fifo_i_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="0"/>
<pin id="152" dir="1" index="1" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="primalInfeasRay_fifo_i/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="primalINfeasConstr_fifo_i_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="0"/>
<pin id="156" dir="1" index="1" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="primalINfeasConstr_fifo_i/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="primalInfeasRay_SVfifo_lb_i_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="0"/>
<pin id="160" dir="1" index="1" bw="512" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="primalInfeasRay_SVfifo_lb_i/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="primalInfeasRay_SVfifo_ub_i_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="0"/>
<pin id="164" dir="1" index="1" bw="512" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="primalInfeasRay_SVfifo_ub_i/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="primalInfeasConstr_SVfifo_i_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="1" slack="0"/>
<pin id="168" dir="1" index="1" bw="512" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="primalInfeasConstr_SVfifo_i/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="inverse_pScale_read_read_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="64" slack="0"/>
<pin id="172" dir="0" index="1" bw="64" slack="0"/>
<pin id="173" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="inverse_pScale_read/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="p_read18_read_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="32" slack="0"/>
<pin id="178" dir="0" index="1" bw="32" slack="0"/>
<pin id="179" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read18/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="p_read_26_read_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="32" slack="0"/>
<pin id="184" dir="0" index="1" bw="32" slack="0"/>
<pin id="185" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_26/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="ax_read_read_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="64" slack="0"/>
<pin id="190" dir="0" index="1" bw="64" slack="0"/>
<pin id="191" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ax_read/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="x_read_read_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="64" slack="0"/>
<pin id="196" dir="0" index="1" bw="64" slack="0"/>
<pin id="197" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_read/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="problem_nEqs_read_read_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="32" slack="0"/>
<pin id="202" dir="0" index="1" bw="32" slack="0"/>
<pin id="203" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="problem_nEqs_read/5 "/>
</bind>
</comp>

<comp id="206" class="1004" name="ifScaled_read_read_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="32" slack="0"/>
<pin id="208" dir="0" index="1" bw="32" slack="0"/>
<pin id="209" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ifScaled_read/5 "/>
</bind>
</comp>

<comp id="212" class="1004" name="hasUpper_read_read_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="64" slack="0"/>
<pin id="214" dir="0" index="1" bw="64" slack="0"/>
<pin id="215" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="hasUpper_read/5 "/>
</bind>
</comp>

<comp id="218" class="1004" name="hasLower_read_read_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="64" slack="0"/>
<pin id="220" dir="0" index="1" bw="64" slack="0"/>
<pin id="221" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="hasLower_read/5 "/>
</bind>
</comp>

<comp id="224" class="1004" name="colScale1_read_read_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="64" slack="0"/>
<pin id="226" dir="0" index="1" bw="64" slack="0"/>
<pin id="227" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="colScale1_read/5 "/>
</bind>
</comp>

<comp id="230" class="1004" name="rowScale_read_read_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="64" slack="0"/>
<pin id="232" dir="0" index="1" bw="64" slack="0"/>
<pin id="233" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="rowScale_read/5 "/>
</bind>
</comp>

<comp id="236" class="1004" name="call_ln0_entry_proc31_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="0" slack="0"/>
<pin id="238" dir="0" index="1" bw="64" slack="0"/>
<pin id="239" dir="0" index="2" bw="64" slack="0"/>
<pin id="240" dir="0" index="3" bw="64" slack="0"/>
<pin id="241" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="244" class="1004" name="grp_loadDDR_data_18_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="0" slack="0"/>
<pin id="246" dir="0" index="1" bw="512" slack="0"/>
<pin id="247" dir="0" index="2" bw="64" slack="0"/>
<pin id="248" dir="0" index="3" bw="512" slack="0"/>
<pin id="249" dir="0" index="4" bw="32" slack="0"/>
<pin id="250" dir="0" index="5" bw="32" slack="0"/>
<pin id="251" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln166/1 "/>
</bind>
</comp>

<comp id="256" class="1004" name="grp_loadDDR_data_19_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="0" slack="0"/>
<pin id="258" dir="0" index="1" bw="512" slack="0"/>
<pin id="259" dir="0" index="2" bw="64" slack="0"/>
<pin id="260" dir="0" index="3" bw="512" slack="0"/>
<pin id="261" dir="0" index="4" bw="32" slack="0"/>
<pin id="262" dir="0" index="5" bw="32" slack="0"/>
<pin id="263" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln167/1 "/>
</bind>
</comp>

<comp id="268" class="1004" name="grp_scaleVector_2out_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="0" slack="0"/>
<pin id="270" dir="0" index="1" bw="64" slack="2"/>
<pin id="271" dir="0" index="2" bw="512" slack="2"/>
<pin id="272" dir="0" index="3" bw="512" slack="2"/>
<pin id="273" dir="0" index="4" bw="512" slack="2"/>
<pin id="274" dir="0" index="5" bw="32" slack="2"/>
<pin id="275" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln169/3 "/>
</bind>
</comp>

<comp id="277" class="1004" name="grp_scaleVector_1_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="0" slack="0"/>
<pin id="279" dir="0" index="1" bw="64" slack="2"/>
<pin id="280" dir="0" index="2" bw="512" slack="2"/>
<pin id="281" dir="0" index="3" bw="512" slack="2"/>
<pin id="282" dir="0" index="4" bw="32" slack="2"/>
<pin id="283" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln170/3 "/>
</bind>
</comp>

<comp id="285" class="1004" name="grp_Primal_Constr_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="0" slack="0"/>
<pin id="287" dir="0" index="1" bw="512" slack="4"/>
<pin id="288" dir="0" index="2" bw="512" slack="0"/>
<pin id="289" dir="0" index="3" bw="64" slack="0"/>
<pin id="290" dir="0" index="4" bw="32" slack="0"/>
<pin id="291" dir="0" index="5" bw="32" slack="4"/>
<pin id="292" dir="0" index="6" bw="32" slack="0"/>
<pin id="293" dir="0" index="7" bw="64" slack="4"/>
<pin id="294" dir="1" index="8" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln174/5 "/>
</bind>
</comp>

<comp id="300" class="1004" name="grp_Primal_Bound_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="0" slack="0"/>
<pin id="302" dir="0" index="1" bw="512" slack="4"/>
<pin id="303" dir="0" index="2" bw="512" slack="4"/>
<pin id="304" dir="0" index="3" bw="512" slack="0"/>
<pin id="305" dir="0" index="4" bw="64" slack="0"/>
<pin id="306" dir="0" index="5" bw="512" slack="0"/>
<pin id="307" dir="0" index="6" bw="64" slack="0"/>
<pin id="308" dir="0" index="7" bw="512" slack="0"/>
<pin id="309" dir="0" index="8" bw="64" slack="0"/>
<pin id="310" dir="0" index="9" bw="32" slack="4"/>
<pin id="311" dir="0" index="10" bw="64" slack="4"/>
<pin id="312" dir="0" index="11" bw="64" slack="4"/>
<pin id="313" dir="0" index="12" bw="32" slack="0"/>
<pin id="314" dir="1" index="13" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln178/5 "/>
</bind>
</comp>

<comp id="323" class="1004" name="grp_add3_Sqrt_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="0" slack="0"/>
<pin id="325" dir="0" index="1" bw="64" slack="6"/>
<pin id="326" dir="0" index="2" bw="64" slack="6"/>
<pin id="327" dir="0" index="3" bw="64" slack="6"/>
<pin id="328" dir="0" index="4" bw="64" slack="0"/>
<pin id="329" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln190/7 "/>
</bind>
</comp>

<comp id="332" class="1004" name="grp_fu_332">
<pin_list>
<pin id="333" dir="1" index="0" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicCE_to_inverse_pScale_read/1 muxLogicCE_to_problem_nEqs_read/5 "/>
</bind>
</comp>

<comp id="334" class="1004" name="grp_fu_334">
<pin_list>
<pin id="335" dir="1" index="0" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicCE_to_p_read18/1 muxLogicCE_to_ifScaled_read/5 "/>
</bind>
</comp>

<comp id="336" class="1004" name="grp_fu_336">
<pin_list>
<pin id="337" dir="1" index="0" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicCE_to_p_read_26/1 muxLogicCE_to_hasUpper_read/5 "/>
</bind>
</comp>

<comp id="338" class="1004" name="grp_fu_338">
<pin_list>
<pin id="339" dir="1" index="0" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicCE_to_ax_read/1 muxLogicCE_to_hasLower_read/5 "/>
</bind>
</comp>

<comp id="340" class="1004" name="grp_fu_340">
<pin_list>
<pin id="341" dir="1" index="0" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicCE_to_x_read/1 muxLogicCE_to_colScale1_read/5 "/>
</bind>
</comp>

<comp id="342" class="1004" name="muxLogicCE_to_rowScale_read_fu_342">
<pin_list>
<pin id="343" dir="1" index="0" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicCE_to_rowScale_read/5 "/>
</bind>
</comp>

<comp id="344" class="1005" name="p_read18_reg_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="32" slack="1"/>
<pin id="346" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_read18 "/>
</bind>
</comp>

<comp id="350" class="1005" name="p_read_26_reg_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="32" slack="1"/>
<pin id="352" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_read_26 "/>
</bind>
</comp>

<comp id="356" class="1005" name="ax_read_reg_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="64" slack="1"/>
<pin id="358" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="ax_read "/>
</bind>
</comp>

<comp id="361" class="1005" name="x_read_reg_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="64" slack="1"/>
<pin id="363" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="x_read "/>
</bind>
</comp>

<comp id="366" class="1005" name="pBoundLbResSq_reg_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="64" slack="4"/>
<pin id="368" dir="1" index="1" bw="64" slack="4"/>
</pin_list>
<bind>
<opset="pBoundLbResSq "/>
</bind>
</comp>

<comp id="372" class="1005" name="pBoundUbResSq_reg_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="64" slack="4"/>
<pin id="374" dir="1" index="1" bw="64" slack="4"/>
</pin_list>
<bind>
<opset="pBoundUbResSq "/>
</bind>
</comp>

<comp id="378" class="1005" name="pConstrResSq_reg_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="64" slack="4"/>
<pin id="380" dir="1" index="1" bw="64" slack="4"/>
</pin_list>
<bind>
<opset="pConstrResSq "/>
</bind>
</comp>

<comp id="384" class="1005" name="inverse_pScale_c1_reg_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="64" slack="0"/>
<pin id="386" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="inverse_pScale_c1 "/>
</bind>
</comp>

<comp id="390" class="1005" name="inverse_pScale_c_reg_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="64" slack="0"/>
<pin id="392" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="inverse_pScale_c "/>
</bind>
</comp>

<comp id="396" class="1005" name="nCols_assign_c_reg_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="32" slack="0"/>
<pin id="398" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="nCols_assign_c "/>
</bind>
</comp>

<comp id="402" class="1005" name="nRows_assign_c_reg_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="32" slack="0"/>
<pin id="404" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="nRows_assign_c "/>
</bind>
</comp>

<comp id="408" class="1005" name="primalInfeasRay_fifo_i_reg_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="512" slack="0"/>
<pin id="410" dir="1" index="1" bw="512" slack="0"/>
</pin_list>
<bind>
<opset="primalInfeasRay_fifo_i "/>
</bind>
</comp>

<comp id="414" class="1005" name="primalINfeasConstr_fifo_i_reg_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="512" slack="0"/>
<pin id="416" dir="1" index="1" bw="512" slack="0"/>
</pin_list>
<bind>
<opset="primalINfeasConstr_fifo_i "/>
</bind>
</comp>

<comp id="420" class="1005" name="primalInfeasRay_SVfifo_lb_i_reg_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="512" slack="2"/>
<pin id="422" dir="1" index="1" bw="512" slack="2"/>
</pin_list>
<bind>
<opset="primalInfeasRay_SVfifo_lb_i "/>
</bind>
</comp>

<comp id="426" class="1005" name="primalInfeasRay_SVfifo_ub_i_reg_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="512" slack="2"/>
<pin id="428" dir="1" index="1" bw="512" slack="2"/>
</pin_list>
<bind>
<opset="primalInfeasRay_SVfifo_ub_i "/>
</bind>
</comp>

<comp id="432" class="1005" name="primalInfeasConstr_SVfifo_i_reg_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="512" slack="2"/>
<pin id="434" dir="1" index="1" bw="512" slack="2"/>
</pin_list>
<bind>
<opset="primalInfeasConstr_SVfifo_i "/>
</bind>
</comp>

<comp id="438" class="1005" name="problem_nEqs_read_reg_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="32" slack="1"/>
<pin id="440" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="problem_nEqs_read "/>
</bind>
</comp>

<comp id="443" class="1005" name="ifScaled_read_reg_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="32" slack="1"/>
<pin id="445" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="ifScaled_read "/>
</bind>
</comp>

<comp id="449" class="1005" name="hasUpper_read_reg_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="64" slack="1"/>
<pin id="451" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="hasUpper_read "/>
</bind>
</comp>

<comp id="454" class="1005" name="hasLower_read_reg_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="64" slack="1"/>
<pin id="456" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="hasLower_read "/>
</bind>
</comp>

<comp id="459" class="1005" name="colScale1_read_reg_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="64" slack="1"/>
<pin id="461" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="colScale1_read "/>
</bind>
</comp>

<comp id="464" class="1005" name="rowScale_read_reg_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="64" slack="1"/>
<pin id="466" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="rowScale_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="125"><net_src comp="42" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="129"><net_src comp="42" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="133"><net_src comp="42" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="137"><net_src comp="42" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="141"><net_src comp="42" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="145"><net_src comp="42" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="149"><net_src comp="42" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="153"><net_src comp="42" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="157"><net_src comp="42" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="161"><net_src comp="42" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="165"><net_src comp="42" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="169"><net_src comp="42" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="174"><net_src comp="36" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="32" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="180"><net_src comp="38" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="181"><net_src comp="26" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="186"><net_src comp="38" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="187"><net_src comp="24" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="192"><net_src comp="40" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="193"><net_src comp="6" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="198"><net_src comp="40" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="199"><net_src comp="2" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="204"><net_src comp="38" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="205"><net_src comp="30" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="210"><net_src comp="38" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="211"><net_src comp="28" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="216"><net_src comp="40" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="217"><net_src comp="22" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="222"><net_src comp="40" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="223"><net_src comp="18" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="228"><net_src comp="40" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="229"><net_src comp="14" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="234"><net_src comp="40" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="235"><net_src comp="10" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="242"><net_src comp="44" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="243"><net_src comp="170" pin="2"/><net_sink comp="236" pin=1"/></net>

<net id="252"><net_src comp="46" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="253"><net_src comp="0" pin="0"/><net_sink comp="244" pin=1"/></net>

<net id="254"><net_src comp="194" pin="2"/><net_sink comp="244" pin=2"/></net>

<net id="255"><net_src comp="176" pin="2"/><net_sink comp="244" pin=4"/></net>

<net id="264"><net_src comp="48" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="265"><net_src comp="4" pin="0"/><net_sink comp="256" pin=1"/></net>

<net id="266"><net_src comp="188" pin="2"/><net_sink comp="256" pin=2"/></net>

<net id="267"><net_src comp="182" pin="2"/><net_sink comp="256" pin=4"/></net>

<net id="276"><net_src comp="50" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="284"><net_src comp="52" pin="0"/><net_sink comp="277" pin=0"/></net>

<net id="295"><net_src comp="54" pin="0"/><net_sink comp="285" pin=0"/></net>

<net id="296"><net_src comp="8" pin="0"/><net_sink comp="285" pin=2"/></net>

<net id="297"><net_src comp="230" pin="2"/><net_sink comp="285" pin=3"/></net>

<net id="298"><net_src comp="200" pin="2"/><net_sink comp="285" pin=4"/></net>

<net id="299"><net_src comp="206" pin="2"/><net_sink comp="285" pin=6"/></net>

<net id="315"><net_src comp="56" pin="0"/><net_sink comp="300" pin=0"/></net>

<net id="316"><net_src comp="16" pin="0"/><net_sink comp="300" pin=3"/></net>

<net id="317"><net_src comp="218" pin="2"/><net_sink comp="300" pin=4"/></net>

<net id="318"><net_src comp="20" pin="0"/><net_sink comp="300" pin=5"/></net>

<net id="319"><net_src comp="212" pin="2"/><net_sink comp="300" pin=6"/></net>

<net id="320"><net_src comp="12" pin="0"/><net_sink comp="300" pin=7"/></net>

<net id="321"><net_src comp="224" pin="2"/><net_sink comp="300" pin=8"/></net>

<net id="322"><net_src comp="206" pin="2"/><net_sink comp="300" pin=12"/></net>

<net id="330"><net_src comp="58" pin="0"/><net_sink comp="323" pin=0"/></net>

<net id="331"><net_src comp="34" pin="0"/><net_sink comp="323" pin=4"/></net>

<net id="347"><net_src comp="176" pin="2"/><net_sink comp="344" pin=0"/></net>

<net id="348"><net_src comp="344" pin="1"/><net_sink comp="244" pin=4"/></net>

<net id="349"><net_src comp="344" pin="1"/><net_sink comp="300" pin=9"/></net>

<net id="353"><net_src comp="182" pin="2"/><net_sink comp="350" pin=0"/></net>

<net id="354"><net_src comp="350" pin="1"/><net_sink comp="256" pin=4"/></net>

<net id="355"><net_src comp="350" pin="1"/><net_sink comp="285" pin=5"/></net>

<net id="359"><net_src comp="188" pin="2"/><net_sink comp="356" pin=0"/></net>

<net id="360"><net_src comp="356" pin="1"/><net_sink comp="256" pin=2"/></net>

<net id="364"><net_src comp="194" pin="2"/><net_sink comp="361" pin=0"/></net>

<net id="365"><net_src comp="361" pin="1"/><net_sink comp="244" pin=2"/></net>

<net id="369"><net_src comp="122" pin="1"/><net_sink comp="366" pin=0"/></net>

<net id="370"><net_src comp="366" pin="1"/><net_sink comp="300" pin=11"/></net>

<net id="371"><net_src comp="366" pin="1"/><net_sink comp="323" pin=3"/></net>

<net id="375"><net_src comp="126" pin="1"/><net_sink comp="372" pin=0"/></net>

<net id="376"><net_src comp="372" pin="1"/><net_sink comp="300" pin=10"/></net>

<net id="377"><net_src comp="372" pin="1"/><net_sink comp="323" pin=2"/></net>

<net id="381"><net_src comp="130" pin="1"/><net_sink comp="378" pin=0"/></net>

<net id="382"><net_src comp="378" pin="1"/><net_sink comp="285" pin=7"/></net>

<net id="383"><net_src comp="378" pin="1"/><net_sink comp="323" pin=1"/></net>

<net id="387"><net_src comp="134" pin="1"/><net_sink comp="384" pin=0"/></net>

<net id="388"><net_src comp="384" pin="1"/><net_sink comp="236" pin=3"/></net>

<net id="389"><net_src comp="384" pin="1"/><net_sink comp="268" pin=1"/></net>

<net id="393"><net_src comp="138" pin="1"/><net_sink comp="390" pin=0"/></net>

<net id="394"><net_src comp="390" pin="1"/><net_sink comp="236" pin=2"/></net>

<net id="395"><net_src comp="390" pin="1"/><net_sink comp="277" pin=1"/></net>

<net id="399"><net_src comp="142" pin="1"/><net_sink comp="396" pin=0"/></net>

<net id="400"><net_src comp="396" pin="1"/><net_sink comp="244" pin=5"/></net>

<net id="401"><net_src comp="396" pin="1"/><net_sink comp="268" pin=5"/></net>

<net id="405"><net_src comp="146" pin="1"/><net_sink comp="402" pin=0"/></net>

<net id="406"><net_src comp="402" pin="1"/><net_sink comp="256" pin=5"/></net>

<net id="407"><net_src comp="402" pin="1"/><net_sink comp="277" pin=4"/></net>

<net id="411"><net_src comp="150" pin="1"/><net_sink comp="408" pin=0"/></net>

<net id="412"><net_src comp="408" pin="1"/><net_sink comp="244" pin=3"/></net>

<net id="413"><net_src comp="408" pin="1"/><net_sink comp="268" pin=2"/></net>

<net id="417"><net_src comp="154" pin="1"/><net_sink comp="414" pin=0"/></net>

<net id="418"><net_src comp="414" pin="1"/><net_sink comp="256" pin=3"/></net>

<net id="419"><net_src comp="414" pin="1"/><net_sink comp="277" pin=2"/></net>

<net id="423"><net_src comp="158" pin="1"/><net_sink comp="420" pin=0"/></net>

<net id="424"><net_src comp="420" pin="1"/><net_sink comp="268" pin=3"/></net>

<net id="425"><net_src comp="420" pin="1"/><net_sink comp="300" pin=1"/></net>

<net id="429"><net_src comp="162" pin="1"/><net_sink comp="426" pin=0"/></net>

<net id="430"><net_src comp="426" pin="1"/><net_sink comp="268" pin=4"/></net>

<net id="431"><net_src comp="426" pin="1"/><net_sink comp="300" pin=2"/></net>

<net id="435"><net_src comp="166" pin="1"/><net_sink comp="432" pin=0"/></net>

<net id="436"><net_src comp="432" pin="1"/><net_sink comp="277" pin=3"/></net>

<net id="437"><net_src comp="432" pin="1"/><net_sink comp="285" pin=1"/></net>

<net id="441"><net_src comp="200" pin="2"/><net_sink comp="438" pin=0"/></net>

<net id="442"><net_src comp="438" pin="1"/><net_sink comp="285" pin=4"/></net>

<net id="446"><net_src comp="206" pin="2"/><net_sink comp="443" pin=0"/></net>

<net id="447"><net_src comp="443" pin="1"/><net_sink comp="285" pin=6"/></net>

<net id="448"><net_src comp="443" pin="1"/><net_sink comp="300" pin=12"/></net>

<net id="452"><net_src comp="212" pin="2"/><net_sink comp="449" pin=0"/></net>

<net id="453"><net_src comp="449" pin="1"/><net_sink comp="300" pin=6"/></net>

<net id="457"><net_src comp="218" pin="2"/><net_sink comp="454" pin=0"/></net>

<net id="458"><net_src comp="454" pin="1"/><net_sink comp="300" pin=4"/></net>

<net id="462"><net_src comp="224" pin="2"/><net_sink comp="459" pin=0"/></net>

<net id="463"><net_src comp="459" pin="1"/><net_sink comp="300" pin=8"/></net>

<net id="467"><net_src comp="230" pin="2"/><net_sink comp="464" pin=0"/></net>

<net id="468"><net_src comp="464" pin="1"/><net_sink comp="285" pin=3"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: dDualInfeasRes | {7 8 }
 - Input state : 
	Port: Compute_Dual_Infeasibility_stage2 : gmem5 | {1 2 }
	Port: Compute_Dual_Infeasibility_stage2 : x | {1 }
	Port: Compute_Dual_Infeasibility_stage2 : gmem6 | {1 2 }
	Port: Compute_Dual_Infeasibility_stage2 : ax | {1 }
	Port: Compute_Dual_Infeasibility_stage2 : gmem8 | {5 6 }
	Port: Compute_Dual_Infeasibility_stage2 : rowScale | {5 }
	Port: Compute_Dual_Infeasibility_stage2 : gmem7 | {5 6 }
	Port: Compute_Dual_Infeasibility_stage2 : colScale1 | {5 }
	Port: Compute_Dual_Infeasibility_stage2 : gmem9 | {5 6 }
	Port: Compute_Dual_Infeasibility_stage2 : hasLower | {5 }
	Port: Compute_Dual_Infeasibility_stage2 : gmem10 | {5 6 }
	Port: Compute_Dual_Infeasibility_stage2 : hasUpper | {5 }
	Port: Compute_Dual_Infeasibility_stage2 : p_read | {1 }
	Port: Compute_Dual_Infeasibility_stage2 : p_read1 | {1 }
	Port: Compute_Dual_Infeasibility_stage2 : ifScaled | {5 }
	Port: Compute_Dual_Infeasibility_stage2 : problem_nEqs | {5 }
	Port: Compute_Dual_Infeasibility_stage2 : inverse_pScale | {1 }
  - Chain level:
	State 1
		call_ln0 : 1
		call_ln166 : 1
		call_ln167 : 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------|---------|---------|---------|---------|
| Operation|           Functional Unit          |   DSP   |  Delay  |    FF   |   LUT   |
|----------|------------------------------------|---------|---------|---------|---------|
|          |    call_ln0_entry_proc31_fu_236    |    0    |    0    |    0    |    0    |
|          |     grp_loadDDR_data_18_fu_244     |    0    |  0.872  |   792   |   252   |
|          |     grp_loadDDR_data_19_fu_256     |    0    |  0.872  |   792   |   252   |
|   call   |     grp_scaleVector_2out_fu_268    |    48   |  3.656  |   2096  |   2279  |
|          |      grp_scaleVector_1_fu_277      |    48   |  3.656  |   2096  |   2279  |
|          |      grp_Primal_Constr_fu_285      |    96   |  27.893 |  25545  |  17053  |
|          |       grp_Primal_Bound_fu_300      |   192   |  68.425 |  55883  |  35015  |
|          |        grp_add3_Sqrt_fu_323        |    0    |  3.199  |   792   |   1268  |
|----------|------------------------------------|---------|---------|---------|---------|
|          |   inverse_pScale_read_read_fu_170  |    0    |    0    |    0    |    0    |
|          |        p_read18_read_fu_176        |    0    |    0    |    0    |    0    |
|          |        p_read_26_read_fu_182       |    0    |    0    |    0    |    0    |
|          |         ax_read_read_fu_188        |    0    |    0    |    0    |    0    |
|          |         x_read_read_fu_194         |    0    |    0    |    0    |    0    |
|   read   |    problem_nEqs_read_read_fu_200   |    0    |    0    |    0    |    0    |
|          |      ifScaled_read_read_fu_206     |    0    |    0    |    0    |    0    |
|          |      hasUpper_read_read_fu_212     |    0    |    0    |    0    |    0    |
|          |      hasLower_read_read_fu_218     |    0    |    0    |    0    |    0    |
|          |     colScale1_read_read_fu_224     |    0    |    0    |    0    |    0    |
|          |      rowScale_read_read_fu_230     |    0    |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|---------|
|          |             grp_fu_332             |    0    |    0    |    0    |    0    |
|          |             grp_fu_334             |    0    |    0    |    0    |    0    |
| muxlogic |             grp_fu_336             |    0    |    0    |    0    |    0    |
|          |             grp_fu_338             |    0    |    0    |    0    |    0    |
|          |             grp_fu_340             |    0    |    0    |    0    |    0    |
|          | muxLogicCE_to_rowScale_read_fu_342 |    0    |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|---------|
|   Total  |                                    |   384   | 108.573 |  87996  |  58398  |
|----------|------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------------+--------+
|                                   |   FF   |
+-----------------------------------+--------+
|          ax_read_reg_356          |   64   |
|       colScale1_read_reg_459      |   64   |
|       hasLower_read_reg_454       |   64   |
|       hasUpper_read_reg_449       |   64   |
|       ifScaled_read_reg_443       |   32   |
|     inverse_pScale_c1_reg_384     |   64   |
|      inverse_pScale_c_reg_390     |   64   |
|       nCols_assign_c_reg_396      |   32   |
|       nRows_assign_c_reg_402      |   32   |
|       pBoundLbResSq_reg_366       |   64   |
|       pBoundUbResSq_reg_372       |   64   |
|        pConstrResSq_reg_378       |   64   |
|          p_read18_reg_344         |   32   |
|         p_read_26_reg_350         |   32   |
| primalINfeasConstr_fifo_i_reg_414 |   512  |
|primalInfeasConstr_SVfifo_i_reg_432|   512  |
|primalInfeasRay_SVfifo_lb_i_reg_420|   512  |
|primalInfeasRay_SVfifo_ub_i_reg_426|   512  |
|   primalInfeasRay_fifo_i_reg_408  |   512  |
|     problem_nEqs_read_reg_438     |   32   |
|       rowScale_read_reg_464       |   64   |
|           x_read_reg_361          |   64   |
+-----------------------------------+--------+
|               Total               |  3456  |
+-----------------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------------|------|------|------|--------||---------||---------||---------|
|            Comp            |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|----------------------------|------|------|------|--------||---------||---------||---------|
| grp_loadDDR_data_18_fu_244 |  p2  |   2  |  64  |   128  ||    0    ||    64   |
| grp_loadDDR_data_18_fu_244 |  p4  |   2  |  32  |   64   ||    0    ||    32   |
| grp_loadDDR_data_19_fu_256 |  p2  |   2  |  64  |   128  ||    0    ||    64   |
| grp_loadDDR_data_19_fu_256 |  p4  |   2  |  32  |   64   ||    0    ||    32   |
|  grp_Primal_Constr_fu_285  |  p3  |   2  |  64  |   128  ||    0    ||    64   |
|  grp_Primal_Constr_fu_285  |  p4  |   2  |  32  |   64   ||    0    ||    32   |
|  grp_Primal_Constr_fu_285  |  p6  |   2  |  32  |   64   ||    0    ||    32   |
|   grp_Primal_Bound_fu_300  |  p4  |   2  |  64  |   128  ||    0    ||    64   |
|   grp_Primal_Bound_fu_300  |  p6  |   2  |  64  |   128  ||    0    ||    64   |
|   grp_Primal_Bound_fu_300  |  p8  |   2  |  64  |   128  ||    0    ||    64   |
|   grp_Primal_Bound_fu_300  |  p12 |   2  |  32  |   64   ||    0    ||    32   |
|----------------------------|------|------|------|--------||---------||---------||---------|
|            Total           |      |      |      |  1088  ||  4.742  ||    0    ||   544   |
|----------------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   384  |   108  |  87996 |  58398 |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    4   |    0   |   544  |
|  Register |    -   |    -   |  3456  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   384  |   113  |  91452 |  58942 |
+-----------+--------+--------+--------+--------+
