INFO: [VRFC 10-2263] Analyzing Verilog file "/home/izoomko/wrk/4grade/io/lab3/lab2.srcs/sources_1/new/BRAMInterconnect.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAMInterconnect
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/izoomko/wrk/4grade/io/lab3/hls/lab3/solution/syn/verilog/Timer_on_clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Timer_on_clock
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/izoomko/wrk/4grade/io/lab3/hls/lab3/solution/syn/verilog/Timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Timer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/izoomko/wrk/4grade/io/lab3/lab2.srcs/sources_1/new/EdgeDetector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EdgeDetector
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/izoomko/wrk/4grade/io/lab3/lab2.srcs/sources_1/new/Prescaler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Prescaler
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/izoomko/wrk/4grade/io/lab3/lab2.srcs/sources_1/new/IC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IC
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/izoomko/wrk/4grade/io/lab3/lab2.ip_user_files/bd/uc_system/ip/uc_system_clk_wiz_0_0/uc_system_clk_wiz_0_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_clk_wiz_0_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/izoomko/wrk/4grade/io/lab3/lab2.ip_user_files/bd/uc_system/ip/uc_system_clk_wiz_0_0/uc_system_clk_wiz_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_clk_wiz_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/izoomko/wrk/4grade/io/lab3/lab2.ip_user_files/bd/uc_system/ip/uc_system_xbar_1/sim/uc_system_xbar_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_xbar_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/izoomko/wrk/4grade/io/lab3/lab2.ip_user_files/bd/uc_system/ip/uc_system_lmb_bram_0/sim/uc_system_lmb_bram_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_lmb_bram_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/izoomko/wrk/4grade/io/lab3/lab2.ip_user_files/bd/uc_system/ip/uc_system_BRAMInterconnect_0_0/sim/uc_system_BRAMInterconnect_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_BRAMInterconnect_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/izoomko/wrk/4grade/io/lab3/lab2.ip_user_files/bd/uc_system/ip/uc_system_Timer_0_0/sim/uc_system_Timer_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_Timer_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/izoomko/wrk/4grade/io/lab3/lab2.ip_user_files/bd/uc_system/ip/uc_system_Timer_1_0/sim/uc_system_Timer_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_Timer_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/izoomko/wrk/4grade/io/lab3/lab2.ip_user_files/bd/uc_system/ip/uc_system_IC_0_0/sim/uc_system_IC_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_IC_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/izoomko/wrk/4grade/io/lab3/lab2.ip_user_files/bd/uc_system/hdl/uc_system.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m00_couplers_imp_1I5IBZW
INFO: [VRFC 10-311] analyzing module m01_couplers_imp_5RMMHW
INFO: [VRFC 10-311] analyzing module m02_couplers_imp_1EY65SD
INFO: [VRFC 10-311] analyzing module m03_couplers_imp_QRT0UT
INFO: [VRFC 10-311] analyzing module m04_couplers_imp_BQ65LQ
INFO: [VRFC 10-311] analyzing module microblaze_0_local_memory_imp_1DGYSR8
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_P907S0
INFO: [VRFC 10-311] analyzing module uc_system
INFO: [VRFC 10-311] analyzing module uc_system_microblaze_0_axi_periph_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/izoomko/wrk/4grade/io/lab3/lab2.ip_user_files/bd/uc_system/ip/uc_system_auto_pc_0/sim/uc_system_auto_pc_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_auto_pc_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/izoomko/wrk/4grade/io/lab3/lab2.srcs/sources_1/bd/uc_system/hdl/uc_system_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/izoomko/wrk/4grade/io/lab3/lab2.srcs/sim_1/new/sim_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/izoomko/wrk/4grade/io/lab3/lab2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
