<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3881" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3881{left:775px;bottom:68px;letter-spacing:0.1px;}
#t2_3881{left:820px;bottom:68px;letter-spacing:0.12px;}
#t3_3881{left:747px;bottom:1141px;letter-spacing:-0.14px;}
#t4_3881{left:70px;bottom:1088px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#t5_3881{left:70px;bottom:1071px;letter-spacing:-0.14px;word-spacing:-0.5px;}
#t6_3881{left:70px;bottom:1046px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#t7_3881{left:70px;bottom:1030px;letter-spacing:-0.14px;word-spacing:-0.6px;}
#t8_3881{left:70px;bottom:1013px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t9_3881{left:70px;bottom:996px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#ta_3881{left:70px;bottom:979px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tb_3881{left:530px;bottom:979px;}
#tc_3881{left:543px;bottom:979px;letter-spacing:-0.13px;word-spacing:-0.52px;}
#td_3881{left:70px;bottom:962px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#te_3881{left:70px;bottom:946px;letter-spacing:-0.14px;word-spacing:-0.97px;}
#tf_3881{left:70px;bottom:929px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tg_3881{left:441px;bottom:889px;letter-spacing:-0.13px;}
#th_3881{left:124px;bottom:868px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#ti_3881{left:124px;bottom:851px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tj_3881{left:124px;bottom:834px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tk_3881{left:194px;bottom:790px;letter-spacing:0.12px;word-spacing:0.02px;}
#tl_3881{left:279px;bottom:790px;letter-spacing:0.13px;word-spacing:-0.01px;}
#tm_3881{left:75px;bottom:736px;letter-spacing:-0.14px;}
#tn_3881{left:135px;bottom:736px;letter-spacing:-0.17px;}
#to_3881{left:176px;bottom:736px;letter-spacing:-0.14px;}
#tp_3881{left:227px;bottom:770px;letter-spacing:-0.08px;word-spacing:-0.05px;}
#tq_3881{left:225px;bottom:753px;letter-spacing:-0.11px;}
#tr_3881{left:218px;bottom:736px;letter-spacing:-0.14px;}
#ts_3881{left:512px;bottom:736px;letter-spacing:-0.13px;word-spacing:-0.03px;}
#tt_3881{left:95px;bottom:713px;}
#tu_3881{left:144px;bottom:713px;}
#tv_3881{left:186px;bottom:713px;}
#tw_3881{left:239px;bottom:713px;}
#tx_3881{left:279px;bottom:713px;letter-spacing:-0.11px;}
#ty_3881{left:279px;bottom:692px;}
#tz_3881{left:295px;bottom:692px;letter-spacing:-0.11px;}
#t10_3881{left:279px;bottom:677px;}
#t11_3881{left:295px;bottom:677px;letter-spacing:-0.11px;}
#t12_3881{left:279px;bottom:661px;}
#t13_3881{left:295px;bottom:661px;letter-spacing:-0.11px;}
#t14_3881{left:279px;bottom:646px;}
#t15_3881{left:295px;bottom:646px;letter-spacing:-0.11px;}
#t16_3881{left:279px;bottom:631px;}
#t17_3881{left:295px;bottom:631px;letter-spacing:-0.11px;}
#t18_3881{left:279px;bottom:616px;}
#t19_3881{left:295px;bottom:616px;letter-spacing:-0.11px;}
#t1a_3881{left:279px;bottom:600px;}
#t1b_3881{left:295px;bottom:600px;letter-spacing:-0.11px;}
#t1c_3881{left:95px;bottom:577px;}
#t1d_3881{left:144px;bottom:577px;}
#t1e_3881{left:182px;bottom:577px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t1f_3881{left:239px;bottom:577px;}
#t1g_3881{left:279px;bottom:577px;letter-spacing:-0.12px;}
#t1h_3881{left:95px;bottom:554px;}
#t1i_3881{left:144px;bottom:554px;}
#t1j_3881{left:181px;bottom:554px;letter-spacing:-0.11px;word-spacing:-0.02px;}
#t1k_3881{left:239px;bottom:554px;}
#t1l_3881{left:279px;bottom:554px;letter-spacing:-0.11px;}
#t1m_3881{left:279px;bottom:538px;letter-spacing:-0.11px;}
#t1n_3881{left:95px;bottom:515px;}
#t1o_3881{left:144px;bottom:515px;}
#t1p_3881{left:186px;bottom:515px;}
#t1q_3881{left:239px;bottom:515px;}
#t1r_3881{left:279px;bottom:515px;letter-spacing:-0.11px;}
#t1s_3881{left:95px;bottom:492px;}
#t1t_3881{left:144px;bottom:492px;}
#t1u_3881{left:186px;bottom:492px;}
#t1v_3881{left:239px;bottom:492px;}
#t1w_3881{left:279px;bottom:492px;letter-spacing:-0.12px;}
#t1x_3881{left:279px;bottom:470px;}
#t1y_3881{left:295px;bottom:470px;letter-spacing:-0.12px;}
#t1z_3881{left:279px;bottom:455px;}
#t20_3881{left:295px;bottom:455px;letter-spacing:-0.11px;}
#t21_3881{left:279px;bottom:440px;}
#t22_3881{left:295px;bottom:440px;letter-spacing:-0.1px;}
#t23_3881{left:279px;bottom:425px;}
#t24_3881{left:295px;bottom:425px;letter-spacing:-0.1px;}
#t25_3881{left:279px;bottom:409px;}
#t26_3881{left:295px;bottom:409px;letter-spacing:-0.11px;}
#t27_3881{left:295px;bottom:394px;letter-spacing:-0.11px;}
#t28_3881{left:95px;bottom:371px;}
#t29_3881{left:144px;bottom:371px;}
#t2a_3881{left:181px;bottom:371px;letter-spacing:-0.12px;}
#t2b_3881{left:239px;bottom:371px;}
#t2c_3881{left:279px;bottom:371px;letter-spacing:-0.11px;word-spacing:-0.5px;}
#t2d_3881{left:279px;bottom:354px;letter-spacing:-0.12px;}
#t2e_3881{left:279px;bottom:333px;}
#t2f_3881{left:295px;bottom:333px;letter-spacing:-0.11px;}
#t2g_3881{left:279px;bottom:318px;}
#t2h_3881{left:295px;bottom:318px;letter-spacing:-0.11px;}
#t2i_3881{left:279px;bottom:302px;}
#t2j_3881{left:295px;bottom:302px;letter-spacing:-0.1px;}
#t2k_3881{left:279px;bottom:287px;}
#t2l_3881{left:295px;bottom:287px;letter-spacing:-0.1px;}
#t2m_3881{left:279px;bottom:272px;}
#t2n_3881{left:295px;bottom:272px;letter-spacing:-0.11px;}
#t2o_3881{left:295px;bottom:257px;letter-spacing:-0.11px;}
#t2p_3881{left:75px;bottom:234px;letter-spacing:-0.15px;}
#t2q_3881{left:75px;bottom:214px;}
#t2r_3881{left:90px;bottom:214px;letter-spacing:-0.11px;word-spacing:-0.09px;}
#t2s_3881{left:90px;bottom:197px;letter-spacing:-0.12px;}

.s1_3881{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3881{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3881{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s4_3881{font-size:14px;font-family:Verdana-Italic_b5x;color:#000;}
.s5_3881{font-size:17px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s6_3881{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s7_3881{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
.s8_3881{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s9_3881{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3881" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Verdana-Italic_b5x;
	src: url("fonts/Verdana-Italic_b5x.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3881Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3881" style="-webkit-user-select: none;"><object width="935" height="1210" data="3881/3881.svg" type="image/svg+xml" id="pdf3881" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3881" class="t s1_3881">Vol. 3B </span><span id="t2_3881" class="t s1_3881">21-17 </span>
<span id="t3_3881" class="t s2_3881">8086 EMULATION </span>
<span id="t4_3881" class="t s3_3881">The IOPL value interacts with the VME flag and the bits in the interrupt redirection bit map to determine how </span>
<span id="t5_3881" class="t s3_3881">specific software interrupts should be handled. </span>
<span id="t6_3881" class="t s3_3881">The software interrupt redirection bit map (see Figure 21-5) is a 32-byte field in the TSS. This map is located </span>
<span id="t7_3881" class="t s3_3881">directly below the I/O permission bit map in the TSS. Each bit in the interrupt redirection bit map is mapped to an </span>
<span id="t8_3881" class="t s3_3881">interrupt vector. Bit 0 in the interrupt redirection bit map (which maps to vector zero in the interrupt table) is </span>
<span id="t9_3881" class="t s3_3881">located at the I/O base map address in the TSS minus 32 bytes. When a bit in this bit map is set, it indicates that </span>
<span id="ta_3881" class="t s3_3881">the associated software interrupt (interrupt generated with an INT </span><span id="tb_3881" class="t s4_3881">n </span><span id="tc_3881" class="t s3_3881">instruction) should be handled through the </span>
<span id="td_3881" class="t s3_3881">protected-mode IDT and interrupt and exception handlers. When a bit in this bit map is clear, the processor redi- </span>
<span id="te_3881" class="t s3_3881">rects the associated software interrupt back to the interrupt table in the 8086 program (located at linear address 0 </span>
<span id="tf_3881" class="t s3_3881">in the program’s address space). </span>
<span id="tg_3881" class="t s5_3881">NOTE </span>
<span id="th_3881" class="t s3_3881">The software interrupt redirection bit map does not affect hardware generated interrupts and </span>
<span id="ti_3881" class="t s3_3881">exceptions. Hardware generated interrupts and exceptions are always handled by the protected- </span>
<span id="tj_3881" class="t s3_3881">mode interrupt and exception handlers. </span>
<span id="tk_3881" class="t s6_3881">Table 21-2. </span><span id="tl_3881" class="t s6_3881">Software Interrupt Handling Methods While in Virtual-8086 Mode </span>
<span id="tm_3881" class="t s7_3881">Method </span><span id="tn_3881" class="t s7_3881">VME </span><span id="to_3881" class="t s7_3881">IOPL </span>
<span id="tp_3881" class="t s7_3881">Bit in </span>
<span id="tq_3881" class="t s7_3881">Redir. </span>
<span id="tr_3881" class="t s7_3881">Bitmap* </span><span id="ts_3881" class="t s7_3881">Processor Action </span>
<span id="tt_3881" class="t s8_3881">1 </span><span id="tu_3881" class="t s8_3881">0 </span><span id="tv_3881" class="t s8_3881">3 </span><span id="tw_3881" class="t s8_3881">X </span><span id="tx_3881" class="t s8_3881">Interrupt directed to a protected-mode interrupt handler: </span>
<span id="ty_3881" class="t s8_3881">• </span><span id="tz_3881" class="t s8_3881">Switches to privilege-level 0 stack. </span>
<span id="t10_3881" class="t s8_3881">• </span><span id="t11_3881" class="t s8_3881">Pushes GS, FS, DS, and ES onto privilege-level 0 stack. </span>
<span id="t12_3881" class="t s8_3881">• </span><span id="t13_3881" class="t s8_3881">Pushes SS, ESP, EFLAGS, CS, and EIP of interrupted task onto privilege-level 0 stack. </span>
<span id="t14_3881" class="t s8_3881">• </span><span id="t15_3881" class="t s8_3881">Clears VM, RF, NT, and TF flags. </span>
<span id="t16_3881" class="t s8_3881">• </span><span id="t17_3881" class="t s8_3881">If serviced through interrupt gate, clears IF flag. </span>
<span id="t18_3881" class="t s8_3881">• </span><span id="t19_3881" class="t s8_3881">Clears GS, FS, DS, and ES to 0. </span>
<span id="t1a_3881" class="t s8_3881">• </span><span id="t1b_3881" class="t s8_3881">Sets CS and EIP from interrupt gate. </span>
<span id="t1c_3881" class="t s8_3881">2 </span><span id="t1d_3881" class="t s8_3881">0 </span><span id="t1e_3881" class="t s8_3881">&lt; 3 </span><span id="t1f_3881" class="t s8_3881">X </span><span id="t1g_3881" class="t s8_3881">Interrupt directed to protected-mode general-protection exception (#GP) handler. </span>
<span id="t1h_3881" class="t s8_3881">3 </span><span id="t1i_3881" class="t s8_3881">1 </span><span id="t1j_3881" class="t s8_3881">&lt; 3 </span><span id="t1k_3881" class="t s8_3881">1 </span><span id="t1l_3881" class="t s8_3881">Interrupt directed to a protected-mode general-protection exception (#GP) handler; VIF and VIP </span>
<span id="t1m_3881" class="t s8_3881">flag support for handling class 2 maskable hardware interrupts. </span>
<span id="t1n_3881" class="t s8_3881">4 </span><span id="t1o_3881" class="t s8_3881">1 </span><span id="t1p_3881" class="t s8_3881">3 </span><span id="t1q_3881" class="t s8_3881">1 </span><span id="t1r_3881" class="t s8_3881">Interrupt directed to protected-mode interrupt handler: (see method 1 processor action). </span>
<span id="t1s_3881" class="t s8_3881">5 </span><span id="t1t_3881" class="t s8_3881">1 </span><span id="t1u_3881" class="t s8_3881">3 </span><span id="t1v_3881" class="t s8_3881">0 </span><span id="t1w_3881" class="t s8_3881">Interrupt redirected to 8086 program interrupt handler: </span>
<span id="t1x_3881" class="t s8_3881">• </span><span id="t1y_3881" class="t s8_3881">Pushes EFLAGS. </span>
<span id="t1z_3881" class="t s8_3881">• </span><span id="t20_3881" class="t s8_3881">Pushes CS and EIP (lower 16 bits only). </span>
<span id="t21_3881" class="t s8_3881">• </span><span id="t22_3881" class="t s8_3881">Clears IF flag. </span>
<span id="t23_3881" class="t s8_3881">• </span><span id="t24_3881" class="t s8_3881">Clears TF flag. </span>
<span id="t25_3881" class="t s8_3881">• </span><span id="t26_3881" class="t s8_3881">Loads CS and EIP (lower 16 bits only) from selected entry in the interrupt vector table of the </span>
<span id="t27_3881" class="t s8_3881">current virtual-8086 task. </span>
<span id="t28_3881" class="t s8_3881">6 </span><span id="t29_3881" class="t s8_3881">1 </span><span id="t2a_3881" class="t s8_3881">&lt; 3 </span><span id="t2b_3881" class="t s8_3881">0 </span><span id="t2c_3881" class="t s8_3881">Interrupt redirected to 8086 program interrupt handler; VIF and VIP flag support for handling class </span>
<span id="t2d_3881" class="t s8_3881">2 maskable hardware interrupts: </span>
<span id="t2e_3881" class="t s8_3881">• </span><span id="t2f_3881" class="t s8_3881">Pushes EFLAGS with IOPL set to 3 and VIF copied to IF. </span>
<span id="t2g_3881" class="t s8_3881">• </span><span id="t2h_3881" class="t s8_3881">Pushes CS and EIP (lower 16 bits only). </span>
<span id="t2i_3881" class="t s8_3881">• </span><span id="t2j_3881" class="t s8_3881">Clears the VIF flag. </span>
<span id="t2k_3881" class="t s8_3881">• </span><span id="t2l_3881" class="t s8_3881">Clears TF flag. </span>
<span id="t2m_3881" class="t s8_3881">• </span><span id="t2n_3881" class="t s8_3881">Loads CS and EIP (lower 16 bits only) from selected entry in the interrupt vector table of the </span>
<span id="t2o_3881" class="t s8_3881">current virtual-8086 task. </span>
<span id="t2p_3881" class="t s9_3881">NOTE: </span>
<span id="t2q_3881" class="t s8_3881">* </span><span id="t2r_3881" class="t s8_3881">When set to 0, software interrupt is redirected back to the 8086 program interrupt handler; when set to 1, interrupt is directed to </span>
<span id="t2s_3881" class="t s8_3881">protected-mode handler. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
