verilog xil_defaultlib --include "../../../../zynq_uscale_plus_lab21.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../zynq_uscale_plus_lab21.srcs/sources_1/bd/design_1/ipshared/0eaf/hdl" --include "../../../../zynq_uscale_plus_lab21.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim_tlm" --include "../../../../zynq_uscale_plus_lab21.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0" \
"../../../bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v" \
"../../../bd/design_1/sim/design_1.v" \

verilog xil_defaultlib "glbl.v"

nosort
