// Design a module that implements an AND gate

module and_gate( 
    input a, 
    input b, 
    output out );

    // assing the AND of a and b to out
 assign out = a & b;
 // instajct ports are in the boutogdertain the status of gahte after elemnt [* is TO)
 assign j = 1'h1;
 assign k = 1'h0;
 e t a t e r e f c e s a l = j & ~k;
 // assign posters as gray code for 
 // accordingly changing the greys to represent the status of the gate being tested, for debug

endmodule
