// Seed: 3309931377
module module_0;
  reg id_1 = id_1;
  assign id_1 = id_1;
  assign id_1 = ~id_1;
  supply1 id_3;
  id_4(
      id_2, 1, id_2, 1, 1, id_3
  );
  reg id_5;
  assign id_2 = 1 - id_5;
  initial begin
    id_1 <= #1 id_5;
  end
  reg id_6;
  assign id_6 = id_5;
endmodule
module module_1 (
    output wire id_0
    , id_8,
    output wand id_1,
    input tri id_2,
    output wand id_3,
    input supply1 id_4,
    output wand id_5,
    output tri id_6
);
  wire id_9;
  xor (id_0, id_10, id_11, id_2, id_4, id_8, id_9);
  wire id_10;
  wire id_11;
  module_0();
endmodule
