Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.2 (lin64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date         : Wed Jun 15 14:39:36 2022
| Host         : jiu-730QCJ-730QCR running 64-bit Ubuntu 20.04.4 LTS
| Command      : report_timing_summary -file out/post_place_timing_summary.rpt
| Design       : red_pitaya_top
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: i_hk/dna_clk_reg/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 16 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 46 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There is 1 generated clock that is not connected to a clock source. (HIGH)


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -13.812   -12171.913                   3730                21224       -2.537      -71.647                     66                21224        1.000        0.000                       0                  7872  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock             Waveform(ns)         Period(ns)      Frequency(MHz)
-----             ------------         ----------      --------------
adc_clk           {0.000 4.000}        8.000           125.000         
  clk_fb          {0.000 4.000}        8.000           125.000         
  pll_adc_clk     {0.000 4.000}        8.000           125.000         
  pll_dac_clk_1x  {0.000 4.000}        8.000           125.000         
  pll_dac_clk_2p  {-0.500 1.500}       4.000           250.000         
  pll_dac_clk_2x  {0.000 2.000}        4.000           250.000         
  pll_pwm_clk     {0.000 2.000}        4.000           250.000         
  pll_ser_clk     {0.000 2.000}        4.000           250.000         
clk_fpga_0        {0.000 4.000}        8.000           125.000         
clk_fpga_1        {0.000 2.000}        4.000           250.000         
clk_fpga_2        {0.000 10.000}       20.000          50.000          
clk_fpga_3        {0.000 2.500}        5.000           200.000         
rx_clk            {0.000 2.000}        4.000           250.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
adc_clk                                                                                                                                                             2.000        0.000                       0                     1  
  clk_fb                                                                                                                                                            6.751        0.000                       0                     2  
  pll_adc_clk         -13.812   -11806.649                   3532                18960       -0.023       -0.023                      1                18960        2.750        0.000                       0                  6807  
  pll_dac_clk_1x        0.628        0.000                      0                   45       -0.116       -0.210                      4                   45        3.500        0.000                       0                    47  
  pll_dac_clk_2p                                                                                                                                                    1.845        0.000                       0                     3  
  pll_dac_clk_2x                                                                                                                                                    1.845        0.000                       0                     3  
  pll_pwm_clk          -1.617       -3.431                      5                  272        0.168        0.000                      0                  272        1.500        0.000                       0                   143  
clk_fpga_3             -2.186      -95.935                    165                 1834        0.120        0.000                      0                 1834        1.000        0.000                       0                   866  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock      To Clock            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------      --------            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
adc_clk         pll_adc_clk           6.426        0.000                      0                   28       -2.537      -69.334                     28                   28  
pll_adc_clk     pll_dac_clk_1x      -10.157     -265.898                     28                   28        0.206        0.000                      0                   28  
pll_adc_clk     pll_pwm_clk           1.625        0.000                      0                   48       -0.268       -2.079                     33                   48  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  pll_adc_clk        pll_adc_clk              2.871        0.000                      0                   41        1.124        0.000                      0                   41  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  adc_clk
  To Clock:  adc_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         adc_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { adc_clk_p_i }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y0  pll/pll/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        8.000       44.633     PLLE2_ADV_X0Y0  pll/pll/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y0  pll/pll/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y0  pll/pll/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_fb
  To Clock:  clk_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        6.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fb
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { pll/pll/CLKFBOUT }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBIN  n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y0  pll/pll/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN  n/a            52.633        8.000       44.633     PLLE2_ADV_X0Y0  pll/pll/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  pll_adc_clk
  To Clock:  pll_adc_clk

Setup :         3532  Failing Endpoints,  Worst Slack      -13.812ns,  Total Violation   -11806.649ns
Hold  :            1  Failing Endpoint ,  Worst Slack       -0.023ns,  Total Violation       -0.023ns
PW    :            0  Failing Endpoints,  Worst Slack        2.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -13.812ns  (required time - arrival time)
  Source:                 adc_dat_b_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_lock/i_lock_pid_block_B/psdsp_44/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_adc_clk rise@8.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        20.943ns  (logic 8.513ns (40.648%)  route 12.430ns (59.352%))
  Logic Levels:           35  (CARRY4=15 LUT1=2 LUT2=3 LUT3=4 LUT4=2 LUT5=1 LUT6=8)
  Clock Path Skew:        -0.534ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.524ns = ( 13.524 - 8.000 ) 
    Source Clock Delay      (SCD):    6.384ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, estimated)        1.306     2.289    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, estimated)        1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=6826, estimated)     2.151     6.384    adc_clk
    ILOGIC_X0Y1          FDRE                                         r  adc_dat_b_reg[1]/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y1          FDRE (Prop_fdre_C_Q)         0.517     6.901 r  adc_dat_b_reg[1]/Q
                         net (fo=15, estimated)       1.573     8.474    i_lock/in2[1]
    SLICE_X43Y25         LUT2 (Prop_lut2_I1_O)        0.180     8.654 r  i_lock/i_sat15_in1in2_i_18/O
                         net (fo=1, routed)           0.000     8.654    i_lock/i_sat15_in1in2_i_18_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.204 r  i_lock/i_sat15_in1in2_i_4/CO[3]
                         net (fo=1, estimated)        0.000     9.204    i_lock/i_sat15_in1in2_i_4_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.318 r  i_lock/i_sat15_in1in2_i_3/CO[3]
                         net (fo=1, estimated)        0.000     9.318    i_lock/i_sat15_in1in2_i_3_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.432 r  i_lock/i_sat15_in1in2_i_2/CO[3]
                         net (fo=1, estimated)        0.000     9.432    i_lock/i_sat15_in1in2_i_2_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.766 f  i_lock/i_sat15_in1in2_i_1/O[1]
                         net (fo=14, estimated)       0.705    10.471    i_lock/i_sat15_in1in2/in[13]
    SLICE_X42Y21         LUT3 (Prop_lut3_I1_O)        0.303    10.774 f  i_lock/i_sat15_in1in2/out[1]_INST_0/O
                         net (fo=9, estimated)        0.356    11.130    i_lock/muxer_signal_i/in2[1]
    SLICE_X38Y21         LUT6 (Prop_lut6_I5_O)        0.124    11.254 r  i_lock/muxer_signal_i/xlnx_opt_LUT_out[1]_INST_0_2/O
                         net (fo=1, estimated)        0.164    11.418    i_lock/muxer_signal_i/xlnx_opt_out[1]_1
    SLICE_X38Y21         LUT6 (Prop_lut6_I5_O)        0.124    11.542 f  i_lock/muxer_signal_i/xlnx_opt_LUT_out[1]_INST_0_3/O
                         net (fo=1, estimated)        0.297    11.839    i_lock/muxer_signal_i/xlnx_opt_out[1]
    SLICE_X37Y22         LUT5 (Prop_lut5_I4_O)        0.124    11.963 f  i_lock/muxer_signal_i/xlnx_opt_LUT_out[1]_INST_0_4/O
                         net (fo=19, estimated)       0.647    12.610    i_lock/i_sq_mult_sq_phas/in[1]
    SLICE_X39Y27         LUT1 (Prop_lut1_I0_O)        0.124    12.734 r  i_lock/i_sq_mult_sq_phas/out[3]_INST_0_i_4/O
                         net (fo=1, routed)           0.000    12.734    i_lock/i_sq_mult_sq_phas/out[3]_INST_0_i_4_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.284 r  i_lock/i_sq_mult_sq_phas/out[3]_INST_0_i_1/CO[3]
                         net (fo=1, estimated)        0.000    13.284    i_lock/i_sq_mult_sq_phas/out[3]_INST_0_i_1_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.618 r  i_lock/i_sq_mult_sq_phas/out[7]_INST_0_i_1/O[1]
                         net (fo=1, estimated)        0.442    14.060    i_lock/i_sq_mult_sq_phas/minus_in[5]
    SLICE_X41Y29         LUT3 (Prop_lut3_I2_O)        0.303    14.363 r  i_lock/i_sq_mult_sq_phas/out[5]_INST_0/O
                         net (fo=3, estimated)        0.302    14.665    i_lock/i_LP_filter_sq_phas_A/in[17]
    SLICE_X43Y29         LUT3 (Prop_lut3_I0_O)        0.124    14.789 r  i_lock/i_LP_filter_sq_phas_A/out[17]_INST_0/O
                         net (fo=3, estimated)        0.315    15.104    i_lock/i_LP_filter_sq_phas_B/in[17]
    SLICE_X43Y30         LUT3 (Prop_lut3_I0_O)        0.124    15.228 r  i_lock/i_LP_filter_sq_phas_B/out[17]_INST_0/O
                         net (fo=5, estimated)        0.829    16.057    i_lock/sq_phas_lpf2[17]
    SLICE_X42Y32         LUT6 (Prop_lut6_I0_O)        0.124    16.181 r  i_lock/i_satprotect_sqFo_37_i_35/O
                         net (fo=4, estimated)        0.665    16.846    i_lock/i_satprotect_sqFo_37_i_35_n_0
    SLICE_X43Y32         LUT6 (Prop_lut6_I0_O)        0.124    16.970 r  i_lock/i_satprotect_sqFo_37_i_5/O
                         net (fo=2, estimated)        0.789    17.759    i_lock/i_satprotect_sqFo_37/in[32]
    SLICE_X39Y33         LUT6 (Prop_lut6_I2_O)        0.124    17.883 r  i_lock/i_satprotect_sqFo_37/out[26]_INST_0_i_1/O
                         net (fo=17, estimated)       0.857    18.740    i_lock/i_satprotect_sqFo_37/out[26]_INST_0_i_1_n_0
    SLICE_X39Y31         LUT6 (Prop_lut6_I1_O)        0.124    18.864 r  i_lock/i_satprotect_sqFo_37/out[11]_INST_0/O
                         net (fo=2, estimated)        0.422    19.286    i_lock/i_satprotect_sqFo_37_n_16
    SLICE_X36Y31         LUT2 (Prop_lut2_I0_O)        0.124    19.410 r  i_lock/i_satprotect_sqFo_i_20/O
                         net (fo=1, routed)           0.000    19.410    i_lock/i_satprotect_sqFo_i_20_n_0
    SLICE_X36Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.942 r  i_lock/i_satprotect_sqFo_i_4/CO[3]
                         net (fo=1, estimated)        0.000    19.942    i_lock/i_satprotect_sqFo_i_4_n_0
    SLICE_X36Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.056 r  i_lock/i_satprotect_sqFo_i_3/CO[3]
                         net (fo=1, estimated)        0.000    20.056    i_lock/i_satprotect_sqFo_i_3_n_0
    SLICE_X36Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.170 r  i_lock/i_satprotect_sqFo_i_2/CO[3]
                         net (fo=1, estimated)        0.000    20.170    i_lock/i_satprotect_sqFo_i_2_n_0
    SLICE_X36Y34         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.483 f  i_lock/i_satprotect_sqFo_i_1/O[3]
                         net (fo=19, estimated)       0.835    21.318    i_lock/i_satprotect_sqFo/in[15]
    SLICE_X36Y36         LUT4 (Prop_lut4_I1_O)        0.306    21.624 r  i_lock/i_satprotect_sqFo/out[0]_INST_0/O
                         net (fo=6, estimated)        0.193    21.817    i_lock/i_muxer5_pidB/in8[0]
    SLICE_X36Y36         LUT6 (Prop_lut6_I5_O)        0.124    21.941 r  i_lock/i_muxer5_pidB/xlnx_opt_LUT_out[0]_INST_0_3/O
                         net (fo=1, estimated)        0.796    22.737    i_lock/i_muxer5_pidB/xlnx_opt_out[0]_3
    SLICE_X35Y36         LUT4 (Prop_lut4_I1_O)        0.124    22.861 f  i_lock/i_muxer5_pidB/xlnx_opt_LUT_out[0]_INST_0_6/O
                         net (fo=1, estimated)        0.483    23.344    i_lock/i_muxer5_pidB/xlnx_opt_out[0]
    SLICE_X35Y36         LUT6 (Prop_lut6_I5_O)        0.124    23.468 f  i_lock/i_muxer5_pidB/xlnx_opt_LUT_out[0]_INST_0_7/O
                         net (fo=6, estimated)        0.438    23.906    i_lock/i_lock_pid_block_B/kp_mult_i_35_n_0
    SLICE_X33Y36         LUT1 (Prop_lut1_I0_O)        0.124    24.030 r  i_lock/i_lock_pid_block_B/kp_mult_i_39/O
                         net (fo=1, routed)           0.000    24.030    i_lock/i_lock_pid_block_B/kp_mult_i_39_n_0
    SLICE_X33Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    24.562 r  i_lock/i_lock_pid_block_B/kp_mult_i_24/CO[3]
                         net (fo=1, estimated)        0.000    24.562    i_lock/i_lock_pid_block_B/kp_mult_i_24_n_0
    SLICE_X33Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.676 r  i_lock/i_lock_pid_block_B/kp_mult_i_23/CO[3]
                         net (fo=1, estimated)        0.000    24.676    i_lock/i_lock_pid_block_B/kp_mult_i_23_n_0
    SLICE_X33Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.790 r  i_lock/i_lock_pid_block_B/kp_mult_i_22/CO[3]
                         net (fo=1, estimated)        0.000    24.790    i_lock/i_lock_pid_block_B/kp_mult_i_22_n_0
    SLICE_X33Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    25.124 r  i_lock/i_lock_pid_block_B/kp_mult_i_21/O[1]
                         net (fo=3, estimated)        0.591    25.715    i_lock/i_lock_pid_block_B/kp_mult_i_21_n_6
    SLICE_X32Y39         LUT2 (Prop_lut2_I0_O)        0.303    26.018 r  i_lock/i_lock_pid_block_B/kp_mult_i_7/O
                         net (fo=1, routed)           0.000    26.018    i_lock/i_lock_pid_block_B/kp_mult_i_7_n_0
    SLICE_X32Y39         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    26.596 r  i_lock/i_lock_pid_block_B/kp_mult_i_1/O[2]
                         net (fo=32, estimated)       0.731    27.327    i_lock/i_lock_pid_block_B/error00_out[14]
    SLICE_X35Y42         FDRE                                         r  i_lock/i_lock_pid_block_B/psdsp_44/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, estimated)        1.241    10.181    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.084    10.265 r  pll/pll/CLKOUT0
                         net (fo=1, estimated)        1.666    11.931    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.022 r  bufg_adc_clk/O
                         net (fo=6826, estimated)     1.502    13.524    i_lock/i_lock_pid_block_B/clk_i
    SLICE_X35Y42         FDRE                                         r  i_lock/i_lock_pid_block_B/psdsp_44/C
                         clock pessimism              0.326    13.850    
                         clock uncertainty           -0.069    13.781    
    SLICE_X35Y42         FDRE (Setup_fdre_C_D)       -0.266    13.515    i_lock/i_lock_pid_block_B/psdsp_44
  -------------------------------------------------------------------
                         required time                         13.515    
                         arrival time                         -27.327    
  -------------------------------------------------------------------
                         slack                                -13.812    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.023ns  (arrival time - required time)
  Source:                 i_scope/adc_wp_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_scope/adc_b_buf_reg_2/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.141ns (30.313%)  route 0.324ns (69.687%))
  Logic Levels:           0  
  Clock Path Skew:        0.305ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.747ns
    Source Clock Delay      (SCD):    2.331ns
    Clock Pessimism Removal (CPR):    0.110ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, estimated)        0.551     0.952    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     1.003 r  pll/pll/CLKOUT0
                         net (fo=1, estimated)        0.739     1.742    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.768 r  bufg_adc_clk/O
                         net (fo=6826, estimated)     0.563     2.331    i_scope/adc_clk_i
    SLICE_X18Y7          FDRE                                         r  i_scope/adc_wp_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y7          FDRE (Prop_fdre_C_Q)         0.141     2.472 r  i_scope/adc_wp_reg[12]/Q
                         net (fo=16, estimated)       0.324     2.796    i_scope/adc_wp_reg[12]
    RAMB36_X1Y1          RAMB36E1                                     r  i_scope/adc_b_buf_reg_2/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, estimated)        0.579     1.012    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.066 r  pll/pll/CLKOUT0
                         net (fo=1, estimated)        0.778     1.845    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.874 r  bufg_adc_clk/O
                         net (fo=6826, estimated)     0.873     2.747    i_scope/adc_clk_i
    RAMB36_X1Y1          RAMB36E1                                     r  i_scope/adc_b_buf_reg_2/CLKARDCLK
                         clock pessimism             -0.110     2.637    
    RAMB36_X1Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     2.820    i_scope/adc_b_buf_reg_2
  -------------------------------------------------------------------
                         required time                         -2.820    
                         arrival time                           2.796    
  -------------------------------------------------------------------
                         slack                                 -0.023    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_adc_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { pll/pll/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     DSP48E1/CLK        n/a            3.884         8.000       4.116      DSP48_X0Y6      i_scope/i_dfilt1_cha/bb_mult/CLK
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       8.000       152.000    PLLE2_ADV_X0Y0  pll/pll/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK         n/a            1.250         4.000       2.750      SLICE_X4Y1      i_ps/axi_master[0]/axi_awfifo_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.250         4.000       2.750      SLICE_X0Y4      i_ps/axi_master[0]/axi_awfifo_reg_0_15_12_17/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  pll_dac_clk_1x
  To Clock:  pll_dac_clk_1x

Setup :            0  Failing Endpoints,  Worst Slack        0.628ns,  Total Violation        0.000ns
Hold  :            4  Failing Endpoints,  Worst Slack       -0.116ns,  Total Violation       -0.210ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.628ns  (required time - arrival time)
  Source:                 dac_dat_a_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            oddr_dac_dat[3]/D2
                            (falling edge-triggered cell ODDR clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pll_dac_clk_1x fall@4.000ns - pll_dac_clk_1x rise@0.000ns)
  Data Path Delay:        2.741ns  (logic 0.456ns (16.636%)  route 2.285ns (83.364%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.961ns = ( 9.961 - 4.000 ) 
    Source Clock Delay      (SCD):    5.900ns
    Clock Pessimism Removal (CPR):    0.211ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, estimated)        1.306     2.289    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.089     2.378 r  pll/pll/CLKOUT1
                         net (fo=1, estimated)        1.754     4.132    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_dac_clk_1x/O
                         net (fo=45, estimated)       1.667     5.900    dac_clk_1x
    SLICE_X25Y36         FDRE                                         r  dac_dat_a_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y36         FDRE (Prop_fdre_C_Q)         0.456     6.356 r  dac_dat_a_reg[3]/Q
                         net (fo=1, estimated)        2.285     8.641    dac_dat_a[3]
    OLOGIC_X0Y81         ODDR                                         r  oddr_dac_dat[3]/D2
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  i_clk/O
                         net (fo=1, estimated)        1.241     6.181    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.084     6.265 f  pll/pll/CLKOUT1
                         net (fo=1, estimated)        1.666     7.931    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     8.022 f  bufg_dac_clk_1x/O
                         net (fo=45, estimated)       1.939     9.961    dac_clk_1x
    OLOGIC_X0Y81         ODDR                                         f  oddr_dac_dat[3]/C
                         clock pessimism              0.211    10.172    
                         clock uncertainty           -0.069    10.103    
    OLOGIC_X0Y81         ODDR (Setup_oddr_C_D2)      -0.834     9.269    oddr_dac_dat[3]
  -------------------------------------------------------------------
                         required time                          9.269    
                         arrival time                          -8.641    
  -------------------------------------------------------------------
                         slack                                  0.628    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.116ns  (arrival time - required time)
  Source:                 dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            oddr_dac_sel/R
                            (rising edge-triggered cell ODDR clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_dac_clk_1x rise@0.000ns - pll_dac_clk_1x rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.141ns (26.246%)  route 0.396ns (73.754%))
  Logic Levels:           0  
  Clock Path Skew:        0.177ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.874ns
    Source Clock Delay      (SCD):    2.356ns
    Clock Pessimism Removal (CPR):    0.340ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, estimated)        0.551     0.952    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.051     1.003 r  pll/pll/CLKOUT1
                         net (fo=1, estimated)        0.739     1.742    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.768 r  bufg_dac_clk_1x/O
                         net (fo=45, estimated)       0.588     2.356    dac_clk_1x
    SLICE_X43Y51         FDRE                                         r  dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y51         FDRE (Prop_fdre_C_Q)         0.141     2.497 r  dac_rst_reg/Q
                         net (fo=17, estimated)       0.396     2.894    dac_rst
    OLOGIC_X0Y57         ODDR                                         r  oddr_dac_sel/R
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, estimated)        0.579     1.012    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.054     1.066 r  pll/pll/CLKOUT1
                         net (fo=1, estimated)        0.778     1.845    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.874 r  bufg_dac_clk_1x/O
                         net (fo=45, estimated)       1.000     2.874    dac_clk_1x
    OLOGIC_X0Y57         ODDR                                         r  oddr_dac_sel/C
                         clock pessimism             -0.340     2.533    
    OLOGIC_X0Y57         ODDR (Hold_oddr_C_R)         0.476     3.009    oddr_dac_sel
  -------------------------------------------------------------------
                         required time                         -3.009    
                         arrival time                           2.894    
  -------------------------------------------------------------------
                         slack                                 -0.116    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_dac_clk_1x
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { pll/pll/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         8.000       5.845      BUFGCTRL_X0Y3   bufg_dac_clk_1x/I
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       8.000       152.000    PLLE2_ADV_X0Y0  pll/pll/CLKOUT1
Low Pulse Width   Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X41Y78    dac_dat_a_reg[12]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X39Y64    dac_dat_a_reg[11]/C



---------------------------------------------------------------------------------------------------
From Clock:  pll_dac_clk_2p
  To Clock:  pll_dac_clk_2p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_dac_clk_2p
Waveform(ns):       { -0.500 1.500 }
Period(ns):         4.000
Sources:            { pll/pll/CLKOUT3 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         4.000       1.845      BUFGCTRL_X0Y4   bufg_dac_clk_2p/I
Max Period  n/a     PLLE2_ADV/CLKOUT3  n/a            160.000       4.000       156.000    PLLE2_ADV_X0Y0  pll/pll/CLKOUT3



---------------------------------------------------------------------------------------------------
From Clock:  pll_dac_clk_2x
  To Clock:  pll_dac_clk_2x

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_dac_clk_2x
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { pll/pll/CLKOUT2 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         4.000       1.845      BUFGCTRL_X0Y5   bufg_dac_clk_2x/I
Max Period  n/a     PLLE2_ADV/CLKOUT2  n/a            160.000       4.000       156.000    PLLE2_ADV_X0Y0  pll/pll/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  pll_pwm_clk
  To Clock:  pll_pwm_clk

Setup :            5  Failing Endpoints,  Worst Slack       -1.617ns,  Total Violation       -3.431ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.168ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.617ns  (required time - arrival time)
  Source:                 pwm[2]/vcnt_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pwm[2]/pwm_o_reg/D
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pll_pwm_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pll_pwm_clk rise@4.000ns - pll_pwm_clk rise@0.000ns)
  Data Path Delay:        4.952ns  (logic 1.371ns (27.686%)  route 3.581ns (72.314%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.232ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.989ns = ( 9.989 - 4.000 ) 
    Source Clock Delay      (SCD):    5.968ns
    Clock Pessimism Removal (CPR):    0.211ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_pwm_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, estimated)        1.306     2.289    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.089     2.378 r  pll/pll/CLKOUT5
                         net (fo=1, estimated)        1.754     4.132    pll_pwm_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_pwm_clk/O
                         net (fo=141, estimated)      1.735     5.968    pwm[2]/clk
    SLICE_X43Y64         FDRE                                         r  pwm[2]/vcnt_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y64         FDRE (Prop_fdre_C_Q)         0.419     6.387 r  pwm[2]/vcnt_r_reg[0]/Q
                         net (fo=2, estimated)        0.847     7.234    pwm[2]/vcnt_r[0]
    SLICE_X43Y64         LUT4 (Prop_lut4_I1_O)        0.296     7.530 r  pwm[2]/pwm_o_i_10/O
                         net (fo=1, estimated)        0.696     8.226    pwm[2]/pwm_o_i_10_n_0
    SLICE_X43Y61         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     8.882 r  pwm[2]/pwm_o_reg_i_2/CO[3]
                         net (fo=1, estimated)        2.038    10.920    pwm[2]/p_1_in
    OLOGIC_X0Y2          FDRE                                         r  pwm[2]/pwm_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_pwm_clk rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 r  i_clk/O
                         net (fo=1, estimated)        1.241     6.181    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.084     6.265 r  pll/pll/CLKOUT5
                         net (fo=1, estimated)        1.666     7.931    pll_pwm_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     8.022 r  bufg_pwm_clk/O
                         net (fo=141, estimated)      1.967     9.989    pwm[2]/clk
    OLOGIC_X0Y2          FDRE                                         r  pwm[2]/pwm_o_reg/C
                         clock pessimism              0.211    10.200    
                         clock uncertainty           -0.063    10.137    
    OLOGIC_X0Y2          FDRE (Setup_fdre_C_D)       -0.834     9.303    pwm[2]/pwm_o_reg
  -------------------------------------------------------------------
                         required time                          9.303    
                         arrival time                         -10.920    
  -------------------------------------------------------------------
                         slack                                 -1.617    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 pwm_rstn_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pwm[3]/pwm_o_reg/R
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pll_pwm_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_pwm_clk rise@0.000ns - pll_pwm_clk rise@0.000ns)
  Data Path Delay:        1.067ns  (logic 0.186ns (17.439%)  route 0.881ns (82.561%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.423ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.881ns
    Source Clock Delay      (SCD):    2.352ns
    Clock Pessimism Removal (CPR):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_pwm_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, estimated)        0.551     0.952    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.051     1.003 r  pll/pll/CLKOUT5
                         net (fo=1, estimated)        0.739     1.742    pll_pwm_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.768 r  bufg_pwm_clk/O
                         net (fo=141, estimated)      0.584     2.352    pwm_clk
    SLICE_X39Y59         FDRE                                         r  pwm_rstn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y59         FDRE (Prop_fdre_C_Q)         0.141     2.493 f  pwm_rstn_reg/Q
                         net (fo=56, estimated)       0.355     2.849    pwm[3]/rstn
    SLICE_X41Y67         LUT1 (Prop_lut1_I0_O)        0.045     2.894 r  pwm[3]/pwm_o_i_1/O
                         net (fo=13, estimated)       0.525     3.419    pwm[3]/clear
    OLOGIC_X0Y44         FDRE                                         r  pwm[3]/pwm_o_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock pll_pwm_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, estimated)        0.579     1.012    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.054     1.066 r  pll/pll/CLKOUT5
                         net (fo=1, estimated)        0.778     1.845    pll_pwm_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.874 r  bufg_pwm_clk/O
                         net (fo=141, estimated)      1.007     2.881    pwm[3]/clk
    OLOGIC_X0Y44         FDRE                                         r  pwm[3]/pwm_o_reg/C
                         clock pessimism             -0.105     2.775    
    OLOGIC_X0Y44         FDRE (Hold_fdre_C_R)         0.476     3.251    pwm[3]/pwm_o_reg
  -------------------------------------------------------------------
                         required time                         -3.251    
                         arrival time                           3.419    
  -------------------------------------------------------------------
                         slack                                  0.168    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_pwm_clk
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { pll/pll/CLKOUT5 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         4.000       1.845      BUFGCTRL_X0Y2   bufg_pwm_clk/I
Max Period        n/a     PLLE2_ADV/CLKOUT5  n/a            160.000       4.000       156.000    PLLE2_ADV_X0Y0  pll/pll/CLKOUT5
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X41Y65    pwm[2]/b_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X41Y73    pwm[0]/vcnt_r_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_3
  To Clock:  clk_fpga_3

Setup :          165  Failing Endpoints,  Worst Slack       -2.186ns,  Total Violation      -95.935ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.120ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.186ns  (required time - arrival time)
  Source:                 i_ps/system_i/system_i/xadc/inst/INTR_CTRLR_GEN_I.ip2bus_rdack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_3 rise@5.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        6.743ns  (logic 3.193ns (47.353%)  route 3.550ns (52.647%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT3=2 LUT4=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.714ns = ( 7.714 - 5.000 ) 
    Source Clock Delay      (SCD):    3.009ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, estimated)        1.207     1.207    i_ps/system_i/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  i_ps/system_i/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=866, estimated)      1.701     3.009    i_ps/system_i/system_i/xadc/inst/Bus2IP_Clk
    SLICE_X5Y79          FDRE                                         r  i_ps/system_i/system_i/xadc/inst/INTR_CTRLR_GEN_I.ip2bus_rdack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y79          FDRE (Prop_fdre_C_Q)         0.456     3.465 r  i_ps/system_i/system_i/xadc/inst/INTR_CTRLR_GEN_I.ip2bus_rdack_reg/Q
                         net (fo=3, estimated)        0.809     4.274    i_ps/system_i/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/IP2Bus_RdAck
    SLICE_X5Y78          LUT2 (Prop_lut2_I0_O)        0.152     4.426 r  i_ps/system_i/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_arready_INST_0/O
                         net (fo=4, estimated)        1.049     5.475    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_arready
    SLICE_X6Y73          LUT3 (Prop_lut3_I0_O)        0.358     5.833 r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/r_push_INST_0/O
                         net (fo=40, estimated)       0.677     6.510    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X7Y73          LUT4 (Prop_lut4_I3_O)        0.328     6.838 r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[0]_i_10/O
                         net (fo=1, routed)           0.000     6.838    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[0]_i_10_n_0
    SLICE_X7Y73          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.388 r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[0]_i_4/CO[3]
                         net (fo=1, estimated)        0.000     7.388    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[0]_i_4_n_0
    SLICE_X7Y74          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.610 r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]_i_4/O[0]
                         net (fo=1, estimated)        0.471     8.081    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/C[4]
    SLICE_X8Y74          LUT3 (Prop_lut3_I0_O)        0.299     8.380 r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]_i_2/O
                         net (fo=1, routed)           0.000     8.380    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]_i_2_n_0
    SLICE_X8Y74          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.893 r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]_i_3_CARRY4/CO[3]
                         net (fo=1, estimated)        0.009     8.902    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]_i_3_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.217 r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]_i_3_CARRY4/O[3]
                         net (fo=1, estimated)        0.535     9.752    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]_i_1_n_0
    SLICE_X9Y75          FDRE                                         r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  i_ps/system_i/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, estimated)        1.147     6.147    i_ps/system_i/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.238 r  i_ps/system_i/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=866, estimated)      1.476     7.714    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/clk
    SLICE_X9Y75          FDRE                                         r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/C
                         clock pessimism              0.185     7.899    
                         clock uncertainty           -0.083     7.816    
    SLICE_X9Y75          FDRE (Setup_fdre_C_D)       -0.250     7.566    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]
  -------------------------------------------------------------------
                         required time                          7.566    
                         arrival time                          -9.752    
  -------------------------------------------------------------------
                         slack                                 -2.186    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 i_ps/system_i/system_i/xadc/inst/INTR_CTRLR_GEN_I.ip2bus_data_int_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_ps/system_i/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_3 rise@0.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.141ns (66.967%)  route 0.070ns (33.033%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.384ns
    Source Clock Delay      (SCD):    1.086ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, estimated)        0.509     0.509    i_ps/system_i/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.535 r  i_ps/system_i/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=866, estimated)      0.551     1.086    i_ps/system_i/system_i/xadc/inst/Bus2IP_Clk
    SLICE_X9Y78          FDRE                                         r  i_ps/system_i/system_i/xadc/inst/INTR_CTRLR_GEN_I.ip2bus_data_int_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y78          FDRE (Prop_fdre_C_Q)         0.141     1.227 r  i_ps/system_i/system_i/xadc/inst/INTR_CTRLR_GEN_I.ip2bus_data_int_reg[18]/Q
                         net (fo=1, estimated)        0.070     1.296    i_ps/system_i/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/IP2Bus_Data[13]
    SLICE_X8Y78          FDRE                                         r  i_ps/system_i/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, estimated)        0.536     0.536    i_ps/system_i/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.565 r  i_ps/system_i/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=866, estimated)      0.819     1.384    i_ps/system_i/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X8Y78          FDRE                                         r  i_ps/system_i/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[13]/C
                         clock pessimism             -0.283     1.101    
    SLICE_X8Y78          FDRE (Hold_fdre_C_D)         0.076     1.177    i_ps/system_i/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.177    
                         arrival time                           1.296    
  -------------------------------------------------------------------
                         slack                                  0.120    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_3
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { i_ps/system_i/system_i/processing_system7/inst/PS7_i/FCLKCLK[3] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location     Pin
Min Period        n/a     XADC/DCLK    n/a            4.000         5.000       1.000      XADC_X0Y0    i_ps/system_i/system_i/xadc/inst/AXI_XADC_CORE_I/XADC_INST/DCLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X4Y67  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X0Y58  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  adc_clk
  To Clock:  pll_adc_clk

Setup :            0  Failing Endpoints,  Worst Slack        6.426ns,  Total Violation        0.000ns
Hold  :           28  Failing Endpoints,  Worst Slack       -2.537ns,  Total Violation      -69.334ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.426ns  (required time - arrival time)
  Source:                 adc_dat_a_i[7]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_dat_a_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.000ns  (pll_adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.488ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            3.400ns
  Clock Path Skew:        2.481ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.481ns = ( 10.481 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  3.400     3.400    
    Y14                                               0.000     3.400 r  adc_dat_a_i[7] (IN)
                         net (fo=0)                   0.000     3.400    adc_dat_a_i[7]
    Y14                  IBUF (Prop_ibuf_I_O)         0.488     3.888 r  adc_dat_a_i_IBUF[7]_inst/O
                         net (fo=1, estimated)        0.000     3.888    adc_dat_a_i_IBUF[7]
    ILOGIC_X0Y33         FDRE                                         r  adc_dat_a_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     8.401 r  i_clk/O
                         net (fo=1, estimated)        0.551     8.952    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     9.003 r  pll/pll/CLKOUT0
                         net (fo=1, estimated)        0.739     9.742    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.768 r  bufg_adc_clk/O
                         net (fo=6826, estimated)     0.713    10.481    adc_clk
    ILOGIC_X0Y33         FDRE                                         r  adc_dat_a_reg[5]/C
                         clock pessimism              0.000    10.481    
                         clock uncertainty           -0.166    10.315    
    ILOGIC_X0Y33         FDRE (Setup_fdre_C_D)       -0.001    10.314    adc_dat_a_reg[5]
  -------------------------------------------------------------------
                         required time                         10.314    
                         arrival time                          -3.888    
  -------------------------------------------------------------------
                         slack                                  6.426    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.537ns  (arrival time - required time)
  Source:                 adc_dat_b_i[3]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_dat_b_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.805ns  (logic 0.805ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            3.400ns
  Clock Path Skew:        6.384ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.384ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  3.400     3.400    
    P16                                               0.000     3.400 r  adc_dat_b_i[3] (IN)
                         net (fo=0)                   0.000     3.400    adc_dat_b_i[3]
    P16                  IBUF (Prop_ibuf_I_O)         0.805     4.205 r  adc_dat_b_i_IBUF[3]_inst/O
                         net (fo=1, estimated)        0.000     4.205    adc_dat_b_i_IBUF[3]
    ILOGIC_X0Y1          FDRE                                         r  adc_dat_b_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, estimated)        1.306     2.289    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, estimated)        1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=6826, estimated)     2.151     6.384    adc_clk
    ILOGIC_X0Y1          FDRE                                         r  adc_dat_b_reg[1]/C
                         clock pessimism              0.000     6.384    
                         clock uncertainty            0.166     6.550    
    ILOGIC_X0Y1          FDRE (Hold_fdre_C_D)         0.192     6.742    adc_dat_b_reg[1]
  -------------------------------------------------------------------
                         required time                         -6.742    
                         arrival time                           4.205    
  -------------------------------------------------------------------
                         slack                                 -2.537    





---------------------------------------------------------------------------------------------------
From Clock:  pll_adc_clk
  To Clock:  pll_dac_clk_1x

Setup :           28  Failing Endpoints,  Worst Slack      -10.157ns,  Total Violation     -265.898ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.206ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -10.157ns  (required time - arrival time)
  Source:                 i_lock/i_lock_pid_block_A/int_shr_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_b_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_dac_clk_1x rise@8.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        17.801ns  (logic 6.585ns (36.992%)  route 11.216ns (63.008%))
  Logic Levels:           32  (CARRY4=19 LUT1=1 LUT3=2 LUT4=3 LUT5=1 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.573ns = ( 13.573 - 8.000 ) 
    Source Clock Delay      (SCD):    5.884ns
    Clock Pessimism Removal (CPR):    0.113ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, estimated)        1.306     2.289    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, estimated)        1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=6826, estimated)     1.651     5.884    i_lock/i_lock_pid_block_A/clk_i
    SLICE_X19Y67         FDRE                                         r  i_lock/i_lock_pid_block_A/int_shr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y67         FDRE (Prop_fdre_C_Q)         0.456     6.340 r  i_lock/i_lock_pid_block_A/int_shr_reg_reg[2]/Q
                         net (fo=2, estimated)        1.181     7.521    i_lock/i_lock_pid_block_A/int_shr_reg_reg_n_0_[2]
    SLICE_X24Y64         LUT3 (Prop_lut3_I0_O)        0.153     7.674 r  i_lock/i_lock_pid_block_A/i_satprotect_pid_sum_i_98/O
                         net (fo=2, estimated)        0.632     8.306    i_lock/i_lock_pid_block_A/i_satprotect_pid_sum_i_98_n_0
    SLICE_X24Y64         LUT4 (Prop_lut4_I3_O)        0.331     8.637 r  i_lock/i_lock_pid_block_A/i_satprotect_pid_sum_i_101/O
                         net (fo=1, routed)           0.000     8.637    i_lock/i_lock_pid_block_A/i_satprotect_pid_sum_i_101_n_0
    SLICE_X24Y64         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.013 r  i_lock/i_lock_pid_block_A/i_satprotect_pid_sum_i_15/CO[3]
                         net (fo=1, estimated)        0.000     9.013    i_lock/i_lock_pid_block_A/i_satprotect_pid_sum_i_15_n_0
    SLICE_X24Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.130 r  i_lock/i_lock_pid_block_A/i_satprotect_pid_sum_i_14/CO[3]
                         net (fo=1, estimated)        0.000     9.130    i_lock/i_lock_pid_block_A/i_satprotect_pid_sum_i_14_n_0
    SLICE_X24Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.247 r  i_lock/i_lock_pid_block_A/i_satprotect_pid_sum_i_13/CO[3]
                         net (fo=1, estimated)        0.000     9.247    i_lock/i_lock_pid_block_A/i_satprotect_pid_sum_i_13_n_0
    SLICE_X24Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.364 r  i_lock/i_lock_pid_block_A/i_satprotect_pid_sum_i_12/CO[3]
                         net (fo=1, estimated)        0.000     9.364    i_lock/i_lock_pid_block_A/i_satprotect_pid_sum_i_12_n_0
    SLICE_X24Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.481 r  i_lock/i_lock_pid_block_A/i_satprotect_pid_sum_i_11/CO[3]
                         net (fo=1, estimated)        0.000     9.481    i_lock/i_lock_pid_block_A/i_satprotect_pid_sum_i_11_n_0
    SLICE_X24Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.598 r  i_lock/i_lock_pid_block_A/i_satprotect_pid_sum_i_10/CO[3]
                         net (fo=1, estimated)        0.000     9.598    i_lock/i_lock_pid_block_A/i_satprotect_pid_sum_i_10_n_0
    SLICE_X24Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.715 r  i_lock/i_lock_pid_block_A/i_satprotect_pid_sum_i_9/CO[3]
                         net (fo=1, estimated)        0.000     9.715    i_lock/i_lock_pid_block_A/i_satprotect_pid_sum_i_9_n_0
    SLICE_X24Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.832 r  i_lock/i_lock_pid_block_A/i_satprotect_pid_sum_i_8/CO[3]
                         net (fo=1, estimated)        0.000     9.832    i_lock/i_lock_pid_block_A/i_satprotect_pid_sum_i_8_n_0
    SLICE_X24Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.949 r  i_lock/i_lock_pid_block_A/i_satprotect_pid_sum_i_7/CO[3]
                         net (fo=1, estimated)        0.000     9.949    i_lock/i_lock_pid_block_A/i_satprotect_pid_sum_i_7_n_0
    SLICE_X24Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.066 r  i_lock/i_lock_pid_block_A/i_satprotect_pid_sum_i_6/CO[3]
                         net (fo=1, estimated)        0.000    10.066    i_lock/i_lock_pid_block_A/i_satprotect_pid_sum_i_6_n_0
    SLICE_X24Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.183 r  i_lock/i_lock_pid_block_A/i_satprotect_pid_sum_i_5/CO[3]
                         net (fo=1, estimated)        0.009    10.192    i_lock/i_lock_pid_block_A/i_satprotect_pid_sum_i_5_n_0
    SLICE_X24Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.309 r  i_lock/i_lock_pid_block_A/i_satprotect_pid_sum_i_4/CO[3]
                         net (fo=1, estimated)        0.000    10.309    i_lock/i_lock_pid_block_A/i_satprotect_pid_sum_i_4_n_0
    SLICE_X24Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.426 r  i_lock/i_lock_pid_block_A/i_satprotect_pid_sum_i_3/CO[3]
                         net (fo=1, estimated)        0.000    10.426    i_lock/i_lock_pid_block_A/i_satprotect_pid_sum_i_3_n_0
    SLICE_X24Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.543 r  i_lock/i_lock_pid_block_A/i_satprotect_pid_sum_i_2/CO[3]
                         net (fo=1, estimated)        0.000    10.543    i_lock/i_lock_pid_block_A/i_satprotect_pid_sum_i_2_n_0
    SLICE_X24Y78         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.782 r  i_lock/i_lock_pid_block_A/i_satprotect_pid_sum_i_1/O[2]
                         net (fo=2, estimated)        0.989    11.771    i_lock/i_lock_pid_block_A/i_satprotect_pid_sum/in[58]
    SLICE_X25Y76         LUT6 (Prop_lut6_I0_O)        0.301    12.072 r  i_lock/i_lock_pid_block_A/i_satprotect_pid_sum/xlnx_opt_LUT_out[12]_INST_0_i_3_1/O
                         net (fo=1, estimated)        0.404    12.476    i_lock/i_lock_pid_block_A/i_satprotect_pid_sum/xlnx_opt_out[12]_INST_0_i_3_n_0_1
    SLICE_X25Y77         LUT4 (Prop_lut4_I2_O)        0.124    12.600 r  i_lock/i_lock_pid_block_A/i_satprotect_pid_sum/xlnx_opt_LUT_out[12]_INST_0_i_3_3/O
                         net (fo=13, estimated)       1.333    13.933    i_lock/i_lock_pid_block_A/i_satprotect_pid_sum/out[12]_INST_0_i_3_n_0
    SLICE_X23Y63         LUT6 (Prop_lut6_I0_O)        0.124    14.057 r  i_lock/i_lock_pid_block_A/i_satprotect_pid_sum/out[0]_INST_0/O
                         net (fo=2, estimated)        0.793    14.850    i_lock/i_lock_pid_block_A/i_satprotect_pid_sum_n_13
    SLICE_X23Y52         LUT3 (Prop_lut3_I1_O)        0.124    14.974 r  i_lock/i_lock_pid_block_A/dat_o[0]_INST_0/O
                         net (fo=7, estimated)        1.252    16.226    i_lock/pidA_out_cache[0]
    SLICE_X14Y36         LUT5 (Prop_lut5_I0_O)        0.118    16.344 r  i_lock/i_satprotect_ctrl_A_i_29/O
                         net (fo=2, estimated)        1.013    17.357    i_lock/i_satprotect_ctrl_A_i_29_n_0
    SLICE_X14Y36         LUT6 (Prop_lut6_I0_O)        0.326    17.683 r  i_lock/i_satprotect_ctrl_A_i_32/O
                         net (fo=1, routed)           0.000    17.683    i_lock/i_satprotect_ctrl_A_i_32_n_0
    SLICE_X14Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.233 r  i_lock/i_satprotect_ctrl_A_i_4/CO[3]
                         net (fo=1, estimated)        0.000    18.233    i_lock/i_satprotect_ctrl_A_i_4_n_0
    SLICE_X14Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.347 r  i_lock/i_satprotect_ctrl_A_i_3/CO[3]
                         net (fo=1, estimated)        0.000    18.347    i_lock/i_satprotect_ctrl_A_i_3_n_0
    SLICE_X14Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.461 r  i_lock/i_satprotect_ctrl_A_i_2/CO[3]
                         net (fo=1, estimated)        0.000    18.461    i_lock/i_satprotect_ctrl_A_i_2_n_0
    SLICE_X14Y39         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    18.790 r  i_lock/i_satprotect_ctrl_A_i_1/O[3]
                         net (fo=20, estimated)       0.900    19.690    i_lock/i_satprotect_ctrl_A/in[15]
    SLICE_X15Y39         LUT4 (Prop_lut4_I1_O)        0.332    20.022 f  i_lock/i_satprotect_ctrl_A/out[11]_INST_0/O
                         net (fo=7, estimated)        0.771    20.793    i_lock/out2_sw_m/in12[11]
    SLICE_X15Y35         LUT6 (Prop_lut6_I0_O)        0.326    21.119 f  i_lock/out2_sw_m/out[11]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    21.119    i_lock/out2_sw_m/out[11]_INST_0_i_6_n_0
    SLICE_X15Y35         MUXF7 (Prop_muxf7_I1_O)      0.217    21.336 f  i_lock/out2_sw_m/out[11]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    21.336    i_lock/out2_sw_m/out[11]_INST_0_i_2_n_0
    SLICE_X15Y35         MUXF8 (Prop_muxf8_I1_O)      0.094    21.430 f  i_lock/out2_sw_m/out[11]_INST_0/O
                         net (fo=2, estimated)        1.939    23.369    i_lock_n_16
    SLICE_X39Y68         LUT1 (Prop_lut1_I0_O)        0.316    23.685 r  dac_dat_b[11]_i_1/O
                         net (fo=1, routed)           0.000    23.685    p_1_out[11]
    SLICE_X39Y68         FDRE                                         r  dac_dat_b_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, estimated)        1.241    10.181    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.084    10.265 r  pll/pll/CLKOUT1
                         net (fo=1, estimated)        1.666    11.931    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    12.022 r  bufg_dac_clk_1x/O
                         net (fo=45, estimated)       1.551    13.573    dac_clk_1x
    SLICE_X39Y68         FDRE                                         r  dac_dat_b_reg[11]/C
                         clock pessimism              0.113    13.686    
                         clock uncertainty           -0.189    13.498    
    SLICE_X39Y68         FDRE (Setup_fdre_C_D)        0.031    13.529    dac_dat_b_reg[11]
  -------------------------------------------------------------------
                         required time                         13.529    
                         arrival time                         -23.685    
  -------------------------------------------------------------------
                         slack                                -10.157    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 i_lock/out2_sw_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_b_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_dac_clk_1x rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.797ns  (logic 0.369ns (46.283%)  route 0.428ns (53.717%))
  Logic Levels:           3  (LUT1=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.700ns
    Source Clock Delay      (SCD):    2.326ns
    Clock Pessimism Removal (CPR):    0.063ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, estimated)        0.551     0.952    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     1.003 r  pll/pll/CLKOUT0
                         net (fo=1, estimated)        0.739     1.742    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.768 r  bufg_adc_clk/O
                         net (fo=6826, estimated)     0.558     2.326    i_lock/clk
    SLICE_X14Y32         FDRE                                         r  i_lock/out2_sw_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y32         FDRE (Prop_fdre_C_Q)         0.141     2.467 r  i_lock/out2_sw_reg[3]/Q
                         net (fo=29, estimated)       0.171     2.638    i_lock/out2_sw_m/sel[3]
    SLICE_X14Y34         MUXF7 (Prop_muxf7_S_O)       0.093     2.731 f  i_lock/out2_sw_m/out[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     2.731    i_lock/out2_sw_m/out[1]_INST_0_i_1_n_0
    SLICE_X14Y34         MUXF8 (Prop_muxf8_I0_O)      0.023     2.754 f  i_lock/out2_sw_m/out[1]_INST_0/O
                         net (fo=2, estimated)        0.257     3.012    i_lock_n_26
    SLICE_X21Y34         LUT1 (Prop_lut1_I0_O)        0.112     3.124 r  dac_dat_b[1]_i_1/O
                         net (fo=1, routed)           0.000     3.124    p_1_out[1]
    SLICE_X21Y34         FDRE                                         r  dac_dat_b_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, estimated)        0.579     1.012    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.054     1.066 r  pll/pll/CLKOUT1
                         net (fo=1, estimated)        0.778     1.845    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.874 r  bufg_dac_clk_1x/O
                         net (fo=45, estimated)       0.826     2.700    dac_clk_1x
    SLICE_X21Y34         FDRE                                         r  dac_dat_b_reg[1]/C
                         clock pessimism             -0.063     2.636    
                         clock uncertainty            0.189     2.825    
    SLICE_X21Y34         FDRE (Hold_fdre_C_D)         0.092     2.917    dac_dat_b_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.917    
                         arrival time                           3.124    
  -------------------------------------------------------------------
                         slack                                  0.206    





---------------------------------------------------------------------------------------------------
From Clock:  pll_adc_clk
  To Clock:  pll_pwm_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.625ns,  Total Violation        0.000ns
Hold  :           33  Failing Endpoints,  Worst Slack       -0.268ns,  Total Violation       -2.079ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.625ns  (required time - arrival time)
  Source:                 i_lock/pwm_cfg_d_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm[3]/b_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pll_pwm_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pll_pwm_clk rise@4.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        1.874ns  (logic 0.580ns (30.950%)  route 1.294ns (69.050%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.573ns = ( 9.573 - 4.000 ) 
    Source Clock Delay      (SCD):    5.951ns
    Clock Pessimism Removal (CPR):    0.113ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, estimated)        1.306     2.289    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, estimated)        1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=6826, estimated)     1.718     5.951    i_lock/clk
    SLICE_X39Y74         FDRE                                         r  i_lock/pwm_cfg_d_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y74         FDRE (Prop_fdre_C_Q)         0.456     6.407 r  i_lock/pwm_cfg_d_reg[15]/Q
                         net (fo=1, estimated)        1.102     7.509    pwm[3]/cfg[15]
    SLICE_X40Y70         LUT5 (Prop_lut5_I0_O)        0.124     7.633 r  pwm[3]/b[15]_i_2/O
                         net (fo=1, estimated)        0.192     7.825    pwm[3]/b[15]_i_2_n_0
    SLICE_X41Y70         FDRE                                         r  pwm[3]/b_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_pwm_clk rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 r  i_clk/O
                         net (fo=1, estimated)        1.241     6.181    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.084     6.265 r  pll/pll/CLKOUT5
                         net (fo=1, estimated)        1.666     7.931    pll_pwm_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     8.022 r  bufg_pwm_clk/O
                         net (fo=141, estimated)      1.551     9.573    pwm[3]/clk
    SLICE_X41Y70         FDRE                                         r  pwm[3]/b_reg[15]/C
                         clock pessimism              0.113     9.686    
                         clock uncertainty           -0.189     9.498    
    SLICE_X41Y70         FDRE (Setup_fdre_C_D)       -0.047     9.451    pwm[3]/b_reg[15]
  -------------------------------------------------------------------
                         required time                          9.451    
                         arrival time                          -7.825    
  -------------------------------------------------------------------
                         slack                                  1.625    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.268ns  (arrival time - required time)
  Source:                 i_lock/pwm_cfg_c_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm[2]/v_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pll_pwm_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_pwm_clk rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.164ns (53.808%)  route 0.141ns (46.192%))
  Logic Levels:           0  
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.728ns
    Source Clock Delay      (SCD):    2.352ns
    Clock Pessimism Removal (CPR):    0.063ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, estimated)        0.551     0.952    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     1.003 r  pll/pll/CLKOUT0
                         net (fo=1, estimated)        0.739     1.742    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.768 r  bufg_adc_clk/O
                         net (fo=6826, estimated)     0.584     2.352    i_lock/clk
    SLICE_X38Y59         FDRE                                         r  i_lock/pwm_cfg_c_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y59         FDRE (Prop_fdre_C_Q)         0.164     2.516 r  i_lock/pwm_cfg_c_reg[20]/Q
                         net (fo=1, estimated)        0.141     2.657    pwm[2]/cfg[20]
    SLICE_X39Y60         FDRE                                         r  pwm[2]/v_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_pwm_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, estimated)        0.579     1.012    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.054     1.066 r  pll/pll/CLKOUT5
                         net (fo=1, estimated)        0.778     1.845    pll_pwm_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.874 r  bufg_pwm_clk/O
                         net (fo=141, estimated)      0.854     2.728    pwm[2]/clk
    SLICE_X39Y60         FDRE                                         r  pwm[2]/v_reg[4]/C
                         clock pessimism             -0.063     2.664    
                         clock uncertainty            0.189     2.853    
    SLICE_X39Y60         FDRE (Hold_fdre_C_D)         0.072     2.925    pwm[2]/v_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.925    
                         arrival time                           2.657    
  -------------------------------------------------------------------
                         slack                                 -0.268    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  pll_adc_clk
  To Clock:  pll_adc_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.871ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.124ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.871ns  (required time - arrival time)
  Source:                 adc_rstn_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_lock/i_debounce_out_of_lock/q_reg_reg[0]/CLR
                            (recovery check against rising-edge clock pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_adc_clk rise@8.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        4.255ns  (logic 0.602ns (14.148%)  route 3.653ns (85.852%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.564ns = ( 13.564 - 8.000 ) 
    Source Clock Delay      (SCD):    5.971ns
    Clock Pessimism Removal (CPR):    0.211ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, estimated)        1.306     2.289    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, estimated)        1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=6826, estimated)     1.738     5.971    adc_clk
    SLICE_X39Y54         FDRE                                         r  adc_rstn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y54         FDRE (Prop_fdre_C_Q)         0.456     6.427 r  adc_rstn_reg/Q
                         net (fo=907, estimated)      2.407     8.834    adc_rstn
    SLICE_X8Y34          LUT1 (Prop_lut1_I0_O)        0.146     8.980 f  i_lock_i_1_replica_2/O
                         net (fo=410, estimated)      1.246    10.226    i_lock/i_debounce_out_of_lock/i_lock_i_1_n_0_repN_2_alias
    SLICE_X1Y17          FDCE                                         f  i_lock/i_debounce_out_of_lock/q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, estimated)        1.241    10.181    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.084    10.265 r  pll/pll/CLKOUT0
                         net (fo=1, estimated)        1.666    11.931    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.022 r  bufg_adc_clk/O
                         net (fo=6826, estimated)     1.542    13.564    i_lock/i_debounce_out_of_lock/clk
    SLICE_X1Y17          FDCE                                         r  i_lock/i_debounce_out_of_lock/q_reg_reg[0]/C
                         clock pessimism              0.211    13.775    
                         clock uncertainty           -0.069    13.706    
    SLICE_X1Y17          FDCE (Recov_fdce_C_CLR)     -0.609    13.097    i_lock/i_debounce_out_of_lock/q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         13.097    
                         arrival time                         -10.226    
  -------------------------------------------------------------------
                         slack                                  2.871    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.124ns  (arrival time - required time)
  Source:                 adc_rstn_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_lock/i_lock_ctrl/cnt_reg[0]/CLR
                            (removal check against rising-edge clock pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        1.237ns  (logic 0.185ns (14.959%)  route 1.052ns (85.041%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.245ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.704ns
    Source Clock Delay      (SCD):    2.353ns
    Clock Pessimism Removal (CPR):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, estimated)        0.551     0.952    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     1.003 r  pll/pll/CLKOUT0
                         net (fo=1, estimated)        0.739     1.742    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.768 r  bufg_adc_clk/O
                         net (fo=6826, estimated)     0.585     2.353    adc_clk
    SLICE_X39Y54         FDRE                                         r  adc_rstn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y54         FDRE (Prop_fdre_C_Q)         0.141     2.494 r  adc_rstn_reg/Q
                         net (fo=907, estimated)      0.663     3.157    adc_rstn
    SLICE_X36Y35         LUT1 (Prop_lut1_I0_O)        0.044     3.201 f  i_lock_i_1_replica/O
                         net (fo=439, estimated)      0.389     3.590    i_lock/i_lock_ctrl/i_lock_i_1_n_0_repN_alias
    SLICE_X30Y39         FDCE                                         f  i_lock/i_lock_ctrl/cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, estimated)        0.579     1.012    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.066 r  pll/pll/CLKOUT0
                         net (fo=1, estimated)        0.778     1.845    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.874 r  bufg_adc_clk/O
                         net (fo=6826, estimated)     0.830     2.704    i_lock/i_lock_ctrl/clk
    SLICE_X30Y39         FDCE                                         r  i_lock/i_lock_ctrl/cnt_reg[0]/C
                         clock pessimism             -0.105     2.598    
    SLICE_X30Y39         FDCE (Remov_fdce_C_CLR)     -0.132     2.466    i_lock/i_lock_ctrl/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.466    
                         arrival time                           3.590    
  -------------------------------------------------------------------
                         slack                                  1.124    





