#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x5592f3c2fc40 .scope module, "testbench" "testbench" 2 5;
 .timescale -9 -12;
v0x5592f3c98be0_0 .var "clk", 0 0;
v0x5592f3c98c80_0 .var/i "count", 31 0;
v0x5592f3c98d20_0 .var/i "fp_w", 31 0;
v0x5592f3c98dc0_0 .var "rst_n", 0 0;
S_0x5592f3b6d400 .scope module, "CPU" "Pipeline_CPU" 2 10, 3 2 0, S_0x5592f3c2fc40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 1 "rst_i"
L_0x5592f3c98f70 .functor NOT 1, v0x5592f3c87780_0, C4<0>, C4<0>, C4<0>;
v0x5592f3c94920_0 .net "ALUOp", 1 0, v0x5592f3c87520_0;  1 drivers
v0x5592f3c94a00_0 .net "ALUResult", 31 0, v0x5592f3c94410_0;  1 drivers
v0x5592f3c94af0_0 .net "ALUSrc", 0 0, v0x5592f3c87620_0;  1 drivers
v0x5592f3c94bc0_0 .net "ALUSrc1_o", 31 0, v0x5592f3c8fb70_0;  1 drivers
v0x5592f3c94cb0_0 .net "ALUSrc2_o", 31 0, v0x5592f3c903b0_0;  1 drivers
v0x5592f3c94da0_0 .net "ALU_Ctrl_o", 3 0, v0x5592f3c689a0_0;  1 drivers
v0x5592f3c94eb0_0 .net "ALU_zero", 0 0, v0x5592f3c947c0_0;  1 drivers
v0x5592f3c94fa0_0 .net "Branch", 0 0, v0x5592f3c876e0_0;  1 drivers
v0x5592f3c95040_0 .net "Branch_zero", 0 0, L_0x5592f3ca9930;  1 drivers
v0x5592f3c95170_0 .net "DM_o", 31 0, L_0x5592f3cb0530;  1 drivers
v0x5592f3c95210_0 .net "EXEMEM_ALUResult_o", 31 0, v0x5592f3c88ad0_0;  1 drivers
v0x5592f3c952b0_0 .net "EXEMEM_Instr_11_7_o", 4 0, v0x5592f3c88910_0;  1 drivers
v0x5592f3c95370_0 .net "EXEMEM_Instr_o", 31 0, v0x5592f3c88d60_0;  1 drivers
v0x5592f3c95430_0 .net "EXEMEM_Mem_o", 1 0, v0x5592f3c88560_0;  1 drivers
v0x5592f3c954d0_0 .net "EXEMEM_PC_Add4_o", 31 0, v0x5592f3c88f20_0;  1 drivers
v0x5592f3c955c0_0 .net "EXEMEM_RTdata_o", 31 0, v0x5592f3c891a0_0;  1 drivers
v0x5592f3c956d0_0 .net "EXEMEM_WB_o", 2 0, v0x5592f3c88700_0;  1 drivers
v0x5592f3c958f0_0 .net "EXEMEM_Zero_o", 0 0, v0x5592f3c89410_0;  1 drivers
v0x5592f3c95990_0 .net "ForwardA", 1 0, v0x5592f3c89c00_0;  1 drivers
v0x5592f3c95a80_0 .net "ForwardB", 1 0, v0x5592f3c89cf0_0;  1 drivers
v0x5592f3c95b90_0 .net "IDEXE_Exe_o", 2 0, v0x5592f3c8b1c0_0;  1 drivers
v0x5592f3c95c50_0 .net "IDEXE_ImmGen_o", 31 0, v0x5592f3c8be70_0;  1 drivers
v0x5592f3c95d40_0 .net "IDEXE_Instr_11_7_o", 4 0, v0x5592f3c8b6e0_0;  1 drivers
v0x5592f3c95e00_0 .net "IDEXE_Instr_30_14_12_o", 3 0, v0x5592f3c8b7f0_0;  1 drivers
v0x5592f3c95f10_0 .net "IDEXE_Instr_o", 31 0, v0x5592f3c8c120_0;  1 drivers
v0x5592f3c96020_0 .net "IDEXE_Mem_o", 1 0, v0x5592f3c8b360_0;  1 drivers
v0x5592f3c96130_0 .net "IDEXE_PC_add4_o", 31 0, v0x5592f3c8c2b0_0;  1 drivers
v0x5592f3c96240_0 .net "IDEXE_RSdata_o", 31 0, v0x5592f3c8baf0_0;  1 drivers
v0x5592f3c96350_0 .net "IDEXE_RTdata_o", 31 0, v0x5592f3c8bcb0_0;  1 drivers
v0x5592f3c96460_0 .net "IDEXE_WB_o", 2 0, v0x5592f3c8b560_0;  1 drivers
v0x5592f3c96570_0 .net "IFID_Flush", 0 0, v0x5592f3c87780_0;  1 drivers
v0x5592f3c96660_0 .net "IFID_Instr_i", 31 0, L_0x5592f3ca91d0;  1 drivers
v0x5592f3c96770_0 .net "IFID_Instr_o", 31 0, v0x5592f3c8ce50_0;  1 drivers
v0x5592f3c96a40_0 .net "IFID_PC_Add4_o", 31 0, v0x5592f3c8d040_0;  1 drivers
v0x5592f3c96b00_0 .net "IFID_PC_o", 31 0, v0x5592f3c8cb70_0;  1 drivers
v0x5592f3c96c10_0 .net "IFID_Write", 0 0, v0x5592f3c8a920_0;  1 drivers
v0x5592f3c96d00_0 .net "Imm_Gen_o", 31 0, v0x5592f3c8de30_0;  1 drivers
v0x5592f3c96dc0_0 .net "Jump", 0 0, v0x5592f3c87840_0;  1 drivers
v0x5592f3c96e60_0 .net "MEMWB_ALUresult_o", 31 0, v0x5592f3c8ea60_0;  1 drivers
v0x5592f3c96f50_0 .net "MEMWB_DM_o", 31 0, v0x5592f3c8e4d0_0;  1 drivers
v0x5592f3c97060_0 .net "MEMWB_Instr_11_7_o", 4 0, v0x5592f3c8e8b0_0;  1 drivers
v0x5592f3c97120_0 .net "MEMWB_PC_Add4_o", 31 0, v0x5592f3c8edc0_0;  1 drivers
v0x5592f3c97230_0 .net "MEMWB_WB_o", 2 0, v0x5592f3c8e690_0;  1 drivers
v0x5592f3c972f0_0 .net "MUXALUSrc_o", 31 0, v0x5592f3c8f480_0;  1 drivers
v0x5592f3c973e0_0 .net "MUXControl", 0 0, v0x5592f3c8aaf0_0;  1 drivers
v0x5592f3c974d0_0 .net "MUXMemtoReg_o", 31 0, v0x5592f3c90b90_0;  1 drivers
v0x5592f3c97620_0 .net "MUX_control_o", 31 0, v0x5592f3c91a20_0;  1 drivers
v0x5592f3c976e0_0 .net "MemRead", 0 0, v0x5592f3c87950_0;  1 drivers
v0x5592f3c97780_0 .net "MemWrite", 0 0, v0x5592f3c87a10_0;  1 drivers
v0x5592f3c97820_0 .net "MemtoReg", 0 0, v0x5592f3c87ad0_0;  1 drivers
v0x5592f3c978c0_0 .net "PC_Add4", 31 0, v0x5592f3c927e0_0;  1 drivers
v0x5592f3c97960_0 .net "PC_Add_Immediate", 31 0, v0x5592f3c71a50_0;  1 drivers
v0x5592f3c97a00_0 .net "PC_i", 31 0, v0x5592f3c91340_0;  1 drivers
v0x5592f3c97af0_0 .net "PC_o", 31 0, v0x5592f3c92150_0;  1 drivers
v0x5592f3c97c20_0 .net "PC_write", 0 0, v0x5592f3c8aa30_0;  1 drivers
v0x5592f3c97cc0_0 .net "RSdata_o", 31 0, L_0x5592f3ca9dd0;  1 drivers
v0x5592f3c97dd0_0 .net "RTdata_o", 31 0, L_0x5592f3caa020;  1 drivers
v0x5592f3c97ee0_0 .net "RegWrite", 0 0, v0x5592f3c87b90_0;  1 drivers
v0x5592f3c97f80_0 .net "SL1_o", 31 0, v0x5592f3c93f10_0;  1 drivers
L_0x7f8da3ce80a8 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5592f3c98070_0 .net/2u *"_s10", 23 0, L_0x7f8da3ce80a8;  1 drivers
v0x5592f3c98150_0 .net *"_s16", 0 0, L_0x5592f3ca9840;  1 drivers
L_0x7f8da3ce8138 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5592f3c98210_0 .net/2u *"_s18", 0 0, L_0x7f8da3ce8138;  1 drivers
L_0x7f8da3ce8180 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5592f3c982f0_0 .net/2u *"_s20", 0 0, L_0x7f8da3ce8180;  1 drivers
v0x5592f3c983d0_0 .net *"_s37", 0 0, L_0x5592f3caa900;  1 drivers
v0x5592f3c984b0_0 .net *"_s39", 2 0, L_0x5592f3caa9a0;  1 drivers
v0x5592f3c98960_0 .net *"_s61", 0 0, L_0x5592f3cb0a90;  1 drivers
v0x5592f3c98a00_0 .net *"_s63", 0 0, L_0x5592f3cb0b30;  1 drivers
v0x5592f3c98aa0_0 .net "clk_i", 0 0, v0x5592f3c98be0_0;  1 drivers
v0x5592f3c98b40_0 .net "rst_i", 0 0, v0x5592f3c98dc0_0;  1 drivers
L_0x5592f3ca9290 .part v0x5592f3c8ce50_0, 15, 5;
L_0x5592f3ca9330 .part v0x5592f3c8ce50_0, 20, 5;
L_0x5592f3ca93d0 .part v0x5592f3c8b360_0, 1, 1;
LS_0x5592f3ca94a0_0_0 .concat [ 1 2 1 1], v0x5592f3c87620_0, v0x5592f3c87520_0, v0x5592f3c87a10_0, v0x5592f3c87950_0;
LS_0x5592f3ca94a0_0_4 .concat [ 1 1 1 24], v0x5592f3c87840_0, v0x5592f3c87b90_0, v0x5592f3c87ad0_0, L_0x7f8da3ce80a8;
L_0x5592f3ca94a0 .concat [ 5 27 0 0], LS_0x5592f3ca94a0_0_0, LS_0x5592f3ca94a0_0_4;
L_0x5592f3ca9840 .cmp/eq 32, L_0x5592f3ca9dd0, L_0x5592f3caa020;
L_0x5592f3ca9930 .functor MUXZ 1, L_0x7f8da3ce8180, L_0x7f8da3ce8138, L_0x5592f3ca9840, C4<>;
L_0x5592f3caa090 .part v0x5592f3c8ce50_0, 15, 5;
L_0x5592f3caa290 .part v0x5592f3c8ce50_0, 20, 5;
L_0x5592f3caa3d0 .part v0x5592f3c8e690_0, 1, 1;
L_0x5592f3caa600 .part v0x5592f3c91a20_0, 5, 3;
L_0x5592f3caa750 .part v0x5592f3c91a20_0, 3, 2;
L_0x5592f3caa7f0 .part v0x5592f3c91a20_0, 0, 3;
L_0x5592f3caa900 .part v0x5592f3c8ce50_0, 30, 1;
L_0x5592f3caa9a0 .part v0x5592f3c8ce50_0, 12, 3;
L_0x5592f3caaac0 .concat [ 3 1 0 0], L_0x5592f3caa9a0, L_0x5592f3caa900;
L_0x5592f3caab60 .part v0x5592f3c8ce50_0, 7, 5;
L_0x5592f3caac90 .part v0x5592f3c8b1c0_0, 0, 1;
L_0x5592f3caad80 .part v0x5592f3c8c120_0, 15, 5;
L_0x5592f3caaec0 .part v0x5592f3c8c120_0, 20, 5;
L_0x5592f3caaf60 .part v0x5592f3c88700_0, 1, 1;
L_0x5592f3caae20 .part v0x5592f3c8e690_0, 1, 1;
L_0x5592f3cab1e0 .part v0x5592f3c8b1c0_0, 1, 2;
L_0x5592f3cb07e0 .part v0x5592f3c88560_0, 1, 1;
L_0x5592f3cb0920 .part v0x5592f3c88560_0, 0, 1;
L_0x5592f3cb0a90 .part v0x5592f3c8e690_0, 0, 1;
L_0x5592f3cb0b30 .part v0x5592f3c8e690_0, 2, 1;
L_0x5592f3cb0cb0 .concat [ 1 1 0 0], L_0x5592f3cb0b30, L_0x5592f3cb0a90;
S_0x5592f3b6b8a0 .scope module, "ALU_Ctrl" "ALU_Ctrl" 3 249, 4 3 0, S_0x5592f3b6d400;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "instr"
    .port_info 1 /INPUT 2 "ALUOp"
    .port_info 2 /OUTPUT 4 "ALU_Ctrl_o"
v0x5592f3c12800_0 .net "ALUOp", 1 0, L_0x5592f3cab1e0;  1 drivers
v0x5592f3c689a0_0 .var "ALU_Ctrl_o", 3 0;
v0x5592f3c15df0_0 .net "func3", 2 0, L_0x5592f3cab110;  1 drivers
v0x5592f3c2add0_0 .net "instr", 3 0, v0x5592f3c8b7f0_0;  alias, 1 drivers
E_0x5592f3c80c80 .event edge, v0x5592f3c12800_0, v0x5592f3c2add0_0;
L_0x5592f3cab110 .part v0x5592f3c8b7f0_0, 0, 3;
S_0x5592f3c83b00 .scope module, "Branch_Adder" "Adder" 3 183, 5 3 0, S_0x5592f3b6d400;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "src1_i"
    .port_info 1 /INPUT 32 "src2_i"
    .port_info 2 /OUTPUT 32 "sum_o"
v0x5592f3c36530_0 .net "src1_i", 31 0, v0x5592f3c93f10_0;  alias, 1 drivers
v0x5592f3ba2280_0 .net "src2_i", 31 0, v0x5592f3c8cb70_0;  alias, 1 drivers
v0x5592f3c71a50_0 .var "sum_o", 31 0;
E_0x5592f3c80dc0 .event edge, v0x5592f3c36530_0, v0x5592f3ba2280_0;
S_0x5592f3c83ea0 .scope module, "Data_Memory" "Data_Memory" 3 287, 6 3 0, S_0x5592f3b6d400;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 32 "addr_i"
    .port_info 2 /INPUT 32 "data_i"
    .port_info 3 /INPUT 1 "MemRead_i"
    .port_info 4 /INPUT 1 "MemWrite_i"
    .port_info 5 /OUTPUT 32 "data_o"
v0x5592f3c84130 .array "Mem", 127 0, 7 0;
v0x5592f3c85600_0 .net "MemRead_i", 0 0, L_0x5592f3cb07e0;  1 drivers
v0x5592f3c856c0_0 .net "MemWrite_i", 0 0, L_0x5592f3cb0920;  1 drivers
v0x5592f3c85760_0 .net *"_s224", 7 0, L_0x5592f3caf400;  1 drivers
v0x5592f3c85840_0 .net *"_s226", 32 0, L_0x5592f3caf500;  1 drivers
L_0x7f8da3ce8258 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5592f3c85970_0 .net *"_s229", 0 0, L_0x7f8da3ce8258;  1 drivers
L_0x7f8da3ce82a0 .functor BUFT 1, C4<000000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x5592f3c85a50_0 .net/2u *"_s230", 32 0, L_0x7f8da3ce82a0;  1 drivers
v0x5592f3c85b30_0 .net *"_s232", 32 0, L_0x5592f3caf720;  1 drivers
v0x5592f3c85c10_0 .net *"_s234", 7 0, L_0x5592f3caf810;  1 drivers
v0x5592f3c85cf0_0 .net *"_s236", 32 0, L_0x5592f3caf600;  1 drivers
L_0x7f8da3ce82e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5592f3c85dd0_0 .net *"_s239", 0 0, L_0x7f8da3ce82e8;  1 drivers
L_0x7f8da3ce8330 .functor BUFT 1, C4<000000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x5592f3c85eb0_0 .net/2u *"_s240", 32 0, L_0x7f8da3ce8330;  1 drivers
v0x5592f3c85f90_0 .net *"_s242", 32 0, L_0x5592f3caf9e0;  1 drivers
v0x5592f3c86070_0 .net *"_s244", 7 0, L_0x5592f3cafcb0;  1 drivers
v0x5592f3c86150_0 .net *"_s246", 32 0, L_0x5592f3cafd50;  1 drivers
L_0x7f8da3ce8378 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5592f3c86230_0 .net *"_s249", 0 0, L_0x7f8da3ce8378;  1 drivers
L_0x7f8da3ce83c0 .functor BUFT 1, C4<000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x5592f3c86310_0 .net/2u *"_s250", 32 0, L_0x7f8da3ce83c0;  1 drivers
v0x5592f3c863f0_0 .net *"_s252", 32 0, L_0x5592f3caffc0;  1 drivers
v0x5592f3c864d0_0 .net *"_s254", 7 0, L_0x5592f3cb0150;  1 drivers
v0x5592f3c865b0_0 .net *"_s256", 31 0, L_0x5592f3cb0350;  1 drivers
L_0x7f8da3ce8408 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5592f3c86690_0 .net/2u *"_s258", 31 0, L_0x7f8da3ce8408;  1 drivers
v0x5592f3c86770_0 .net "addr_i", 31 0, v0x5592f3c88ad0_0;  alias, 1 drivers
v0x5592f3c86850_0 .net "clk_i", 0 0, v0x5592f3c98be0_0;  alias, 1 drivers
v0x5592f3c86910_0 .net "data_i", 31 0, v0x5592f3c891a0_0;  alias, 1 drivers
v0x5592f3c869f0_0 .net "data_o", 31 0, L_0x5592f3cb0530;  alias, 1 drivers
v0x5592f3c86ad0_0 .var/i "i", 31 0;
v0x5592f3c86bb0 .array "memory", 31 0;
v0x5592f3c86bb0_0 .net v0x5592f3c86bb0 0, 31 0, L_0x5592f3cab370; 1 drivers
v0x5592f3c86bb0_1 .net v0x5592f3c86bb0 1, 31 0, L_0x5592f3cab530; 1 drivers
v0x5592f3c86bb0_2 .net v0x5592f3c86bb0 2, 31 0, L_0x5592f3cab6f0; 1 drivers
v0x5592f3c86bb0_3 .net v0x5592f3c86bb0 3, 31 0, L_0x5592f3cab8b0; 1 drivers
v0x5592f3c86bb0_4 .net v0x5592f3c86bb0 4, 31 0, L_0x5592f3cabaa0; 1 drivers
v0x5592f3c86bb0_5 .net v0x5592f3c86bb0 5, 31 0, L_0x5592f3cabc60; 1 drivers
v0x5592f3c86bb0_6 .net v0x5592f3c86bb0 6, 31 0, L_0x5592f3cabe60; 1 drivers
v0x5592f3c86bb0_7 .net v0x5592f3c86bb0 7, 31 0, L_0x5592f3cabff0; 1 drivers
v0x5592f3c86bb0_8 .net v0x5592f3c86bb0 8, 31 0, L_0x5592f3cac200; 1 drivers
v0x5592f3c86bb0_9 .net v0x5592f3c86bb0 9, 31 0, L_0x5592f3cac3c0; 1 drivers
v0x5592f3c86bb0_10 .net v0x5592f3c86bb0 10, 31 0, L_0x5592f3cac5e0; 1 drivers
v0x5592f3c86bb0_11 .net v0x5592f3c86bb0 11, 31 0, L_0x5592f3cac7a0; 1 drivers
v0x5592f3c86bb0_12 .net v0x5592f3c86bb0 12, 31 0, L_0x5592f3cac9d0; 1 drivers
v0x5592f3c86bb0_13 .net v0x5592f3c86bb0 13, 31 0, L_0x5592f3cacb90; 1 drivers
v0x5592f3c86bb0_14 .net v0x5592f3c86bb0 14, 31 0, L_0x5592f3cacdd0; 1 drivers
v0x5592f3c86bb0_15 .net v0x5592f3c86bb0 15, 31 0, L_0x5592f3cacf90; 1 drivers
v0x5592f3c86bb0_16 .net v0x5592f3c86bb0 16, 31 0, L_0x5592f3cad1e0; 1 drivers
v0x5592f3c86bb0_17 .net v0x5592f3c86bb0 17, 31 0, L_0x5592f3cad3a0; 1 drivers
v0x5592f3c86bb0_18 .net v0x5592f3c86bb0 18, 31 0, L_0x5592f3cad600; 1 drivers
v0x5592f3c86bb0_19 .net v0x5592f3c86bb0 19, 31 0, L_0x5592f3cad7c0; 1 drivers
v0x5592f3c86bb0_20 .net v0x5592f3c86bb0 20, 31 0, L_0x5592f3cad560; 1 drivers
v0x5592f3c86bb0_21 .net v0x5592f3c86bb0 21, 31 0, L_0x5592f3cadb50; 1 drivers
v0x5592f3c86bb0_22 .net v0x5592f3c86bb0 22, 31 0, L_0x5592f3caddd0; 1 drivers
v0x5592f3c86bb0_23 .net v0x5592f3c86bb0 23, 31 0, L_0x5592f3cadf90; 1 drivers
v0x5592f3c86bb0_24 .net v0x5592f3c86bb0 24, 31 0, L_0x5592f3cae220; 1 drivers
v0x5592f3c86bb0_25 .net v0x5592f3c86bb0 25, 31 0, L_0x5592f3cae3e0; 1 drivers
v0x5592f3c86bb0_26 .net v0x5592f3c86bb0 26, 31 0, L_0x5592f3cae680; 1 drivers
v0x5592f3c86bb0_27 .net v0x5592f3c86bb0 27, 31 0, L_0x5592f3cae840; 1 drivers
v0x5592f3c86bb0_28 .net v0x5592f3c86bb0 28, 31 0, L_0x5592f3caeaf0; 1 drivers
v0x5592f3c86bb0_29 .net v0x5592f3c86bb0 29, 31 0, L_0x5592f3caecb0; 1 drivers
v0x5592f3c86bb0_30 .net v0x5592f3c86bb0 30, 31 0, L_0x5592f3caef70; 1 drivers
v0x5592f3c86bb0_31 .net v0x5592f3c86bb0 31, 31 0, L_0x5592f3caf130; 1 drivers
E_0x5592f3c80e60 .event posedge, v0x5592f3c86850_0;
v0x5592f3c84130_0 .array/port v0x5592f3c84130, 0;
v0x5592f3c84130_1 .array/port v0x5592f3c84130, 1;
v0x5592f3c84130_2 .array/port v0x5592f3c84130, 2;
v0x5592f3c84130_3 .array/port v0x5592f3c84130, 3;
L_0x5592f3cab370 .concat [ 8 8 8 8], v0x5592f3c84130_0, v0x5592f3c84130_1, v0x5592f3c84130_2, v0x5592f3c84130_3;
v0x5592f3c84130_4 .array/port v0x5592f3c84130, 4;
v0x5592f3c84130_5 .array/port v0x5592f3c84130, 5;
v0x5592f3c84130_6 .array/port v0x5592f3c84130, 6;
v0x5592f3c84130_7 .array/port v0x5592f3c84130, 7;
L_0x5592f3cab530 .concat [ 8 8 8 8], v0x5592f3c84130_4, v0x5592f3c84130_5, v0x5592f3c84130_6, v0x5592f3c84130_7;
v0x5592f3c84130_8 .array/port v0x5592f3c84130, 8;
v0x5592f3c84130_9 .array/port v0x5592f3c84130, 9;
v0x5592f3c84130_10 .array/port v0x5592f3c84130, 10;
v0x5592f3c84130_11 .array/port v0x5592f3c84130, 11;
L_0x5592f3cab6f0 .concat [ 8 8 8 8], v0x5592f3c84130_8, v0x5592f3c84130_9, v0x5592f3c84130_10, v0x5592f3c84130_11;
v0x5592f3c84130_12 .array/port v0x5592f3c84130, 12;
v0x5592f3c84130_13 .array/port v0x5592f3c84130, 13;
v0x5592f3c84130_14 .array/port v0x5592f3c84130, 14;
v0x5592f3c84130_15 .array/port v0x5592f3c84130, 15;
L_0x5592f3cab8b0 .concat [ 8 8 8 8], v0x5592f3c84130_12, v0x5592f3c84130_13, v0x5592f3c84130_14, v0x5592f3c84130_15;
v0x5592f3c84130_16 .array/port v0x5592f3c84130, 16;
v0x5592f3c84130_17 .array/port v0x5592f3c84130, 17;
v0x5592f3c84130_18 .array/port v0x5592f3c84130, 18;
v0x5592f3c84130_19 .array/port v0x5592f3c84130, 19;
L_0x5592f3cabaa0 .concat [ 8 8 8 8], v0x5592f3c84130_16, v0x5592f3c84130_17, v0x5592f3c84130_18, v0x5592f3c84130_19;
v0x5592f3c84130_20 .array/port v0x5592f3c84130, 20;
v0x5592f3c84130_21 .array/port v0x5592f3c84130, 21;
v0x5592f3c84130_22 .array/port v0x5592f3c84130, 22;
v0x5592f3c84130_23 .array/port v0x5592f3c84130, 23;
L_0x5592f3cabc60 .concat [ 8 8 8 8], v0x5592f3c84130_20, v0x5592f3c84130_21, v0x5592f3c84130_22, v0x5592f3c84130_23;
v0x5592f3c84130_24 .array/port v0x5592f3c84130, 24;
v0x5592f3c84130_25 .array/port v0x5592f3c84130, 25;
v0x5592f3c84130_26 .array/port v0x5592f3c84130, 26;
v0x5592f3c84130_27 .array/port v0x5592f3c84130, 27;
L_0x5592f3cabe60 .concat [ 8 8 8 8], v0x5592f3c84130_24, v0x5592f3c84130_25, v0x5592f3c84130_26, v0x5592f3c84130_27;
v0x5592f3c84130_28 .array/port v0x5592f3c84130, 28;
v0x5592f3c84130_29 .array/port v0x5592f3c84130, 29;
v0x5592f3c84130_30 .array/port v0x5592f3c84130, 30;
v0x5592f3c84130_31 .array/port v0x5592f3c84130, 31;
L_0x5592f3cabff0 .concat [ 8 8 8 8], v0x5592f3c84130_28, v0x5592f3c84130_29, v0x5592f3c84130_30, v0x5592f3c84130_31;
v0x5592f3c84130_32 .array/port v0x5592f3c84130, 32;
v0x5592f3c84130_33 .array/port v0x5592f3c84130, 33;
v0x5592f3c84130_34 .array/port v0x5592f3c84130, 34;
v0x5592f3c84130_35 .array/port v0x5592f3c84130, 35;
L_0x5592f3cac200 .concat [ 8 8 8 8], v0x5592f3c84130_32, v0x5592f3c84130_33, v0x5592f3c84130_34, v0x5592f3c84130_35;
v0x5592f3c84130_36 .array/port v0x5592f3c84130, 36;
v0x5592f3c84130_37 .array/port v0x5592f3c84130, 37;
v0x5592f3c84130_38 .array/port v0x5592f3c84130, 38;
v0x5592f3c84130_39 .array/port v0x5592f3c84130, 39;
L_0x5592f3cac3c0 .concat [ 8 8 8 8], v0x5592f3c84130_36, v0x5592f3c84130_37, v0x5592f3c84130_38, v0x5592f3c84130_39;
v0x5592f3c84130_40 .array/port v0x5592f3c84130, 40;
v0x5592f3c84130_41 .array/port v0x5592f3c84130, 41;
v0x5592f3c84130_42 .array/port v0x5592f3c84130, 42;
v0x5592f3c84130_43 .array/port v0x5592f3c84130, 43;
L_0x5592f3cac5e0 .concat [ 8 8 8 8], v0x5592f3c84130_40, v0x5592f3c84130_41, v0x5592f3c84130_42, v0x5592f3c84130_43;
v0x5592f3c84130_44 .array/port v0x5592f3c84130, 44;
v0x5592f3c84130_45 .array/port v0x5592f3c84130, 45;
v0x5592f3c84130_46 .array/port v0x5592f3c84130, 46;
v0x5592f3c84130_47 .array/port v0x5592f3c84130, 47;
L_0x5592f3cac7a0 .concat [ 8 8 8 8], v0x5592f3c84130_44, v0x5592f3c84130_45, v0x5592f3c84130_46, v0x5592f3c84130_47;
v0x5592f3c84130_48 .array/port v0x5592f3c84130, 48;
v0x5592f3c84130_49 .array/port v0x5592f3c84130, 49;
v0x5592f3c84130_50 .array/port v0x5592f3c84130, 50;
v0x5592f3c84130_51 .array/port v0x5592f3c84130, 51;
L_0x5592f3cac9d0 .concat [ 8 8 8 8], v0x5592f3c84130_48, v0x5592f3c84130_49, v0x5592f3c84130_50, v0x5592f3c84130_51;
v0x5592f3c84130_52 .array/port v0x5592f3c84130, 52;
v0x5592f3c84130_53 .array/port v0x5592f3c84130, 53;
v0x5592f3c84130_54 .array/port v0x5592f3c84130, 54;
v0x5592f3c84130_55 .array/port v0x5592f3c84130, 55;
L_0x5592f3cacb90 .concat [ 8 8 8 8], v0x5592f3c84130_52, v0x5592f3c84130_53, v0x5592f3c84130_54, v0x5592f3c84130_55;
v0x5592f3c84130_56 .array/port v0x5592f3c84130, 56;
v0x5592f3c84130_57 .array/port v0x5592f3c84130, 57;
v0x5592f3c84130_58 .array/port v0x5592f3c84130, 58;
v0x5592f3c84130_59 .array/port v0x5592f3c84130, 59;
L_0x5592f3cacdd0 .concat [ 8 8 8 8], v0x5592f3c84130_56, v0x5592f3c84130_57, v0x5592f3c84130_58, v0x5592f3c84130_59;
v0x5592f3c84130_60 .array/port v0x5592f3c84130, 60;
v0x5592f3c84130_61 .array/port v0x5592f3c84130, 61;
v0x5592f3c84130_62 .array/port v0x5592f3c84130, 62;
v0x5592f3c84130_63 .array/port v0x5592f3c84130, 63;
L_0x5592f3cacf90 .concat [ 8 8 8 8], v0x5592f3c84130_60, v0x5592f3c84130_61, v0x5592f3c84130_62, v0x5592f3c84130_63;
v0x5592f3c84130_64 .array/port v0x5592f3c84130, 64;
v0x5592f3c84130_65 .array/port v0x5592f3c84130, 65;
v0x5592f3c84130_66 .array/port v0x5592f3c84130, 66;
v0x5592f3c84130_67 .array/port v0x5592f3c84130, 67;
L_0x5592f3cad1e0 .concat [ 8 8 8 8], v0x5592f3c84130_64, v0x5592f3c84130_65, v0x5592f3c84130_66, v0x5592f3c84130_67;
v0x5592f3c84130_68 .array/port v0x5592f3c84130, 68;
v0x5592f3c84130_69 .array/port v0x5592f3c84130, 69;
v0x5592f3c84130_70 .array/port v0x5592f3c84130, 70;
v0x5592f3c84130_71 .array/port v0x5592f3c84130, 71;
L_0x5592f3cad3a0 .concat [ 8 8 8 8], v0x5592f3c84130_68, v0x5592f3c84130_69, v0x5592f3c84130_70, v0x5592f3c84130_71;
v0x5592f3c84130_72 .array/port v0x5592f3c84130, 72;
v0x5592f3c84130_73 .array/port v0x5592f3c84130, 73;
v0x5592f3c84130_74 .array/port v0x5592f3c84130, 74;
v0x5592f3c84130_75 .array/port v0x5592f3c84130, 75;
L_0x5592f3cad600 .concat [ 8 8 8 8], v0x5592f3c84130_72, v0x5592f3c84130_73, v0x5592f3c84130_74, v0x5592f3c84130_75;
v0x5592f3c84130_76 .array/port v0x5592f3c84130, 76;
v0x5592f3c84130_77 .array/port v0x5592f3c84130, 77;
v0x5592f3c84130_78 .array/port v0x5592f3c84130, 78;
v0x5592f3c84130_79 .array/port v0x5592f3c84130, 79;
L_0x5592f3cad7c0 .concat [ 8 8 8 8], v0x5592f3c84130_76, v0x5592f3c84130_77, v0x5592f3c84130_78, v0x5592f3c84130_79;
v0x5592f3c84130_80 .array/port v0x5592f3c84130, 80;
v0x5592f3c84130_81 .array/port v0x5592f3c84130, 81;
v0x5592f3c84130_82 .array/port v0x5592f3c84130, 82;
v0x5592f3c84130_83 .array/port v0x5592f3c84130, 83;
L_0x5592f3cad560 .concat [ 8 8 8 8], v0x5592f3c84130_80, v0x5592f3c84130_81, v0x5592f3c84130_82, v0x5592f3c84130_83;
v0x5592f3c84130_84 .array/port v0x5592f3c84130, 84;
v0x5592f3c84130_85 .array/port v0x5592f3c84130, 85;
v0x5592f3c84130_86 .array/port v0x5592f3c84130, 86;
v0x5592f3c84130_87 .array/port v0x5592f3c84130, 87;
L_0x5592f3cadb50 .concat [ 8 8 8 8], v0x5592f3c84130_84, v0x5592f3c84130_85, v0x5592f3c84130_86, v0x5592f3c84130_87;
v0x5592f3c84130_88 .array/port v0x5592f3c84130, 88;
v0x5592f3c84130_89 .array/port v0x5592f3c84130, 89;
v0x5592f3c84130_90 .array/port v0x5592f3c84130, 90;
v0x5592f3c84130_91 .array/port v0x5592f3c84130, 91;
L_0x5592f3caddd0 .concat [ 8 8 8 8], v0x5592f3c84130_88, v0x5592f3c84130_89, v0x5592f3c84130_90, v0x5592f3c84130_91;
v0x5592f3c84130_92 .array/port v0x5592f3c84130, 92;
v0x5592f3c84130_93 .array/port v0x5592f3c84130, 93;
v0x5592f3c84130_94 .array/port v0x5592f3c84130, 94;
v0x5592f3c84130_95 .array/port v0x5592f3c84130, 95;
L_0x5592f3cadf90 .concat [ 8 8 8 8], v0x5592f3c84130_92, v0x5592f3c84130_93, v0x5592f3c84130_94, v0x5592f3c84130_95;
v0x5592f3c84130_96 .array/port v0x5592f3c84130, 96;
v0x5592f3c84130_97 .array/port v0x5592f3c84130, 97;
v0x5592f3c84130_98 .array/port v0x5592f3c84130, 98;
v0x5592f3c84130_99 .array/port v0x5592f3c84130, 99;
L_0x5592f3cae220 .concat [ 8 8 8 8], v0x5592f3c84130_96, v0x5592f3c84130_97, v0x5592f3c84130_98, v0x5592f3c84130_99;
v0x5592f3c84130_100 .array/port v0x5592f3c84130, 100;
v0x5592f3c84130_101 .array/port v0x5592f3c84130, 101;
v0x5592f3c84130_102 .array/port v0x5592f3c84130, 102;
v0x5592f3c84130_103 .array/port v0x5592f3c84130, 103;
L_0x5592f3cae3e0 .concat [ 8 8 8 8], v0x5592f3c84130_100, v0x5592f3c84130_101, v0x5592f3c84130_102, v0x5592f3c84130_103;
v0x5592f3c84130_104 .array/port v0x5592f3c84130, 104;
v0x5592f3c84130_105 .array/port v0x5592f3c84130, 105;
v0x5592f3c84130_106 .array/port v0x5592f3c84130, 106;
v0x5592f3c84130_107 .array/port v0x5592f3c84130, 107;
L_0x5592f3cae680 .concat [ 8 8 8 8], v0x5592f3c84130_104, v0x5592f3c84130_105, v0x5592f3c84130_106, v0x5592f3c84130_107;
v0x5592f3c84130_108 .array/port v0x5592f3c84130, 108;
v0x5592f3c84130_109 .array/port v0x5592f3c84130, 109;
v0x5592f3c84130_110 .array/port v0x5592f3c84130, 110;
v0x5592f3c84130_111 .array/port v0x5592f3c84130, 111;
L_0x5592f3cae840 .concat [ 8 8 8 8], v0x5592f3c84130_108, v0x5592f3c84130_109, v0x5592f3c84130_110, v0x5592f3c84130_111;
v0x5592f3c84130_112 .array/port v0x5592f3c84130, 112;
v0x5592f3c84130_113 .array/port v0x5592f3c84130, 113;
v0x5592f3c84130_114 .array/port v0x5592f3c84130, 114;
v0x5592f3c84130_115 .array/port v0x5592f3c84130, 115;
L_0x5592f3caeaf0 .concat [ 8 8 8 8], v0x5592f3c84130_112, v0x5592f3c84130_113, v0x5592f3c84130_114, v0x5592f3c84130_115;
v0x5592f3c84130_116 .array/port v0x5592f3c84130, 116;
v0x5592f3c84130_117 .array/port v0x5592f3c84130, 117;
v0x5592f3c84130_118 .array/port v0x5592f3c84130, 118;
v0x5592f3c84130_119 .array/port v0x5592f3c84130, 119;
L_0x5592f3caecb0 .concat [ 8 8 8 8], v0x5592f3c84130_116, v0x5592f3c84130_117, v0x5592f3c84130_118, v0x5592f3c84130_119;
v0x5592f3c84130_120 .array/port v0x5592f3c84130, 120;
v0x5592f3c84130_121 .array/port v0x5592f3c84130, 121;
v0x5592f3c84130_122 .array/port v0x5592f3c84130, 122;
v0x5592f3c84130_123 .array/port v0x5592f3c84130, 123;
L_0x5592f3caef70 .concat [ 8 8 8 8], v0x5592f3c84130_120, v0x5592f3c84130_121, v0x5592f3c84130_122, v0x5592f3c84130_123;
v0x5592f3c84130_124 .array/port v0x5592f3c84130, 124;
v0x5592f3c84130_125 .array/port v0x5592f3c84130, 125;
v0x5592f3c84130_126 .array/port v0x5592f3c84130, 126;
v0x5592f3c84130_127 .array/port v0x5592f3c84130, 127;
L_0x5592f3caf130 .concat [ 8 8 8 8], v0x5592f3c84130_124, v0x5592f3c84130_125, v0x5592f3c84130_126, v0x5592f3c84130_127;
L_0x5592f3caf400 .array/port v0x5592f3c84130, L_0x5592f3caf720;
L_0x5592f3caf500 .concat [ 32 1 0 0], v0x5592f3c88ad0_0, L_0x7f8da3ce8258;
L_0x5592f3caf720 .arith/sum 33, L_0x5592f3caf500, L_0x7f8da3ce82a0;
L_0x5592f3caf810 .array/port v0x5592f3c84130, L_0x5592f3caf9e0;
L_0x5592f3caf600 .concat [ 32 1 0 0], v0x5592f3c88ad0_0, L_0x7f8da3ce82e8;
L_0x5592f3caf9e0 .arith/sum 33, L_0x5592f3caf600, L_0x7f8da3ce8330;
L_0x5592f3cafcb0 .array/port v0x5592f3c84130, L_0x5592f3caffc0;
L_0x5592f3cafd50 .concat [ 32 1 0 0], v0x5592f3c88ad0_0, L_0x7f8da3ce8378;
L_0x5592f3caffc0 .arith/sum 33, L_0x5592f3cafd50, L_0x7f8da3ce83c0;
L_0x5592f3cb0150 .array/port v0x5592f3c84130, v0x5592f3c88ad0_0;
L_0x5592f3cb0350 .concat [ 8 8 8 8], L_0x5592f3cb0150, L_0x5592f3cafcb0, L_0x5592f3caf810, L_0x5592f3caf400;
L_0x5592f3cb0530 .functor MUXZ 32, L_0x7f8da3ce8408, L_0x5592f3cb0350, L_0x5592f3cb07e0, C4<>;
S_0x5592f3c87240 .scope module, "Decoder" "Decoder" 3 147, 7 3 0, S_0x5592f3b6d400;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "instr_i"
    .port_info 1 /INPUT 1 "branch_i"
    .port_info 2 /OUTPUT 1 "Branch"
    .port_info 3 /OUTPUT 1 "ALUSrc"
    .port_info 4 /OUTPUT 1 "RegWrite"
    .port_info 5 /OUTPUT 2 "ALUOp"
    .port_info 6 /OUTPUT 1 "MemRead"
    .port_info 7 /OUTPUT 1 "MemWrite"
    .port_info 8 /OUTPUT 1 "MemtoReg"
    .port_info 9 /OUTPUT 1 "Jump"
    .port_info 10 /OUTPUT 1 "Flush"
v0x5592f3c87520_0 .var "ALUOp", 1 0;
v0x5592f3c87620_0 .var "ALUSrc", 0 0;
v0x5592f3c876e0_0 .var "Branch", 0 0;
v0x5592f3c87780_0 .var "Flush", 0 0;
v0x5592f3c87840_0 .var "Jump", 0 0;
v0x5592f3c87950_0 .var "MemRead", 0 0;
v0x5592f3c87a10_0 .var "MemWrite", 0 0;
v0x5592f3c87ad0_0 .var "MemtoReg", 0 0;
v0x5592f3c87b90_0 .var "RegWrite", 0 0;
v0x5592f3c87c50_0 .net "branch_i", 0 0, L_0x5592f3ca9930;  alias, 1 drivers
v0x5592f3c87d10_0 .net "instr_i", 31 0, v0x5592f3c8ce50_0;  alias, 1 drivers
v0x5592f3c87df0_0 .net "opcode", 6 0, L_0x5592f3ca9b50;  1 drivers
E_0x5592f3c80e00 .event edge, v0x5592f3c87df0_0, v0x5592f3c87c50_0, v0x5592f3c876e0_0, v0x5592f3c87840_0;
L_0x5592f3ca9b50 .part v0x5592f3c8ce50_0, 0, 7;
S_0x5592f3c88030 .scope module, "EXEtoMEM" "EXEMEM_register" 3 264, 8 2 0, S_0x5592f3b6d400;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 1 "rst_i"
    .port_info 2 /INPUT 32 "instr_i"
    .port_info 3 /INPUT 3 "WB_i"
    .port_info 4 /INPUT 2 "Mem_i"
    .port_info 5 /INPUT 1 "zero_i"
    .port_info 6 /INPUT 32 "alu_ans_i"
    .port_info 7 /INPUT 32 "rtdata_i"
    .port_info 8 /INPUT 5 "WBreg_i"
    .port_info 9 /INPUT 32 "pc_add4_i"
    .port_info 10 /OUTPUT 32 "instr_o"
    .port_info 11 /OUTPUT 3 "WB_o"
    .port_info 12 /OUTPUT 2 "Mem_o"
    .port_info 13 /OUTPUT 1 "zero_o"
    .port_info 14 /OUTPUT 32 "alu_ans_o"
    .port_info 15 /OUTPUT 32 "rtdata_o"
    .port_info 16 /OUTPUT 5 "WBreg_o"
    .port_info 17 /OUTPUT 32 "pc_add4_o"
v0x5592f3c88460_0 .net "Mem_i", 1 0, v0x5592f3c8b360_0;  alias, 1 drivers
v0x5592f3c88560_0 .var "Mem_o", 1 0;
v0x5592f3c88640_0 .net "WB_i", 2 0, v0x5592f3c8b560_0;  alias, 1 drivers
v0x5592f3c88700_0 .var "WB_o", 2 0;
v0x5592f3c887e0_0 .net "WBreg_i", 4 0, v0x5592f3c8b6e0_0;  alias, 1 drivers
v0x5592f3c88910_0 .var "WBreg_o", 4 0;
v0x5592f3c889f0_0 .net "alu_ans_i", 31 0, v0x5592f3c94410_0;  alias, 1 drivers
v0x5592f3c88ad0_0 .var "alu_ans_o", 31 0;
v0x5592f3c88b90_0 .net "clk_i", 0 0, v0x5592f3c98be0_0;  alias, 1 drivers
v0x5592f3c88cc0_0 .net "instr_i", 31 0, v0x5592f3c8c120_0;  alias, 1 drivers
v0x5592f3c88d60_0 .var "instr_o", 31 0;
v0x5592f3c88e40_0 .net "pc_add4_i", 31 0, v0x5592f3c8c2b0_0;  alias, 1 drivers
v0x5592f3c88f20_0 .var "pc_add4_o", 31 0;
v0x5592f3c89000_0 .net "rst_i", 0 0, v0x5592f3c98dc0_0;  alias, 1 drivers
v0x5592f3c890c0_0 .net "rtdata_i", 31 0, v0x5592f3c903b0_0;  alias, 1 drivers
v0x5592f3c891a0_0 .var "rtdata_o", 31 0;
v0x5592f3c89260_0 .net "zero_i", 0 0, v0x5592f3c947c0_0;  alias, 1 drivers
v0x5592f3c89410_0 .var "zero_o", 0 0;
S_0x5592f3c897b0 .scope module, "FWUnit" "ForwardingUnit" 3 222, 9 2 0, S_0x5592f3b6d400;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "IDEXE_RS1"
    .port_info 1 /INPUT 5 "IDEXE_RS2"
    .port_info 2 /INPUT 5 "EXEMEM_RD"
    .port_info 3 /INPUT 5 "MEMWB_RD"
    .port_info 4 /INPUT 1 "EXEMEM_RegWrite"
    .port_info 5 /INPUT 1 "MEMWB_RegWrite"
    .port_info 6 /OUTPUT 2 "ForwardA"
    .port_info 7 /OUTPUT 2 "ForwardB"
v0x5592f3c88200_0 .net "EXEMEM_RD", 4 0, v0x5592f3c88910_0;  alias, 1 drivers
v0x5592f3c89b60_0 .net "EXEMEM_RegWrite", 0 0, L_0x5592f3caaf60;  1 drivers
v0x5592f3c89c00_0 .var "ForwardA", 1 0;
v0x5592f3c89cf0_0 .var "ForwardB", 1 0;
v0x5592f3c89dd0_0 .net "IDEXE_RS1", 4 0, L_0x5592f3caad80;  1 drivers
v0x5592f3c89f00_0 .net "IDEXE_RS2", 4 0, L_0x5592f3caaec0;  1 drivers
v0x5592f3c89fe0_0 .net "MEMWB_RD", 4 0, v0x5592f3c8e8b0_0;  alias, 1 drivers
v0x5592f3c8a0c0_0 .net "MEMWB_RegWrite", 0 0, L_0x5592f3caae20;  1 drivers
E_0x5592f3c89a50/0 .event edge, v0x5592f3c89b60_0, v0x5592f3c88910_0, v0x5592f3c89dd0_0, v0x5592f3c8a0c0_0;
E_0x5592f3c89a50/1 .event edge, v0x5592f3c89fe0_0, v0x5592f3c89f00_0;
E_0x5592f3c89a50 .event/or E_0x5592f3c89a50/0, E_0x5592f3c89a50/1;
S_0x5592f3c8a2d0 .scope module, "Hazard_detection_obj" "Hazard_detection" 3 129, 10 2 0, S_0x5592f3b6d400;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "IFID_regRs"
    .port_info 1 /INPUT 5 "IFID_regRt"
    .port_info 2 /INPUT 5 "IDEXE_regRd"
    .port_info 3 /INPUT 1 "IDEXE_memRead"
    .port_info 4 /OUTPUT 1 "PC_write"
    .port_info 5 /OUTPUT 1 "IFID_write"
    .port_info 6 /OUTPUT 1 "control_output_select"
v0x5592f3c8a5d0_0 .net "IDEXE_memRead", 0 0, L_0x5592f3ca93d0;  1 drivers
v0x5592f3c8a6b0_0 .net "IDEXE_regRd", 4 0, v0x5592f3c8b6e0_0;  alias, 1 drivers
v0x5592f3c8a770_0 .net "IFID_regRs", 4 0, L_0x5592f3ca9290;  1 drivers
v0x5592f3c8a840_0 .net "IFID_regRt", 4 0, L_0x5592f3ca9330;  1 drivers
v0x5592f3c8a920_0 .var "IFID_write", 0 0;
v0x5592f3c8aa30_0 .var "PC_write", 0 0;
v0x5592f3c8aaf0_0 .var "control_output_select", 0 0;
E_0x5592f3c8a540 .event edge, v0x5592f3c8a5d0_0, v0x5592f3c887e0_0, v0x5592f3c8a770_0, v0x5592f3c8a840_0;
S_0x5592f3c8acd0 .scope module, "IDtoEXE" "IDEXE_register" 3 189, 11 2 0, S_0x5592f3b6d400;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 1 "rst_i"
    .port_info 2 /INPUT 32 "instr_i"
    .port_info 3 /INPUT 3 "WB_i"
    .port_info 4 /INPUT 2 "Mem_i"
    .port_info 5 /INPUT 3 "Exe_i"
    .port_info 6 /INPUT 32 "data1_i"
    .port_info 7 /INPUT 32 "data2_i"
    .port_info 8 /INPUT 32 "immgen_i"
    .port_info 9 /INPUT 4 "alu_ctrl_instr"
    .port_info 10 /INPUT 5 "WBreg_i"
    .port_info 11 /INPUT 32 "pc_add4_i"
    .port_info 12 /OUTPUT 32 "instr_o"
    .port_info 13 /OUTPUT 3 "WB_o"
    .port_info 14 /OUTPUT 2 "Mem_o"
    .port_info 15 /OUTPUT 3 "Exe_o"
    .port_info 16 /OUTPUT 32 "data1_o"
    .port_info 17 /OUTPUT 32 "data2_o"
    .port_info 18 /OUTPUT 32 "immgen_o"
    .port_info 19 /OUTPUT 4 "alu_ctrl_input"
    .port_info 20 /OUTPUT 5 "WBreg_o"
    .port_info 21 /OUTPUT 32 "pc_add4_o"
v0x5592f3c8b0c0_0 .net "Exe_i", 2 0, L_0x5592f3caa7f0;  1 drivers
v0x5592f3c8b1c0_0 .var "Exe_o", 2 0;
v0x5592f3c8b2a0_0 .net "Mem_i", 1 0, L_0x5592f3caa750;  1 drivers
v0x5592f3c8b360_0 .var "Mem_o", 1 0;
v0x5592f3c8b450_0 .net "WB_i", 2 0, L_0x5592f3caa600;  1 drivers
v0x5592f3c8b560_0 .var "WB_o", 2 0;
v0x5592f3c8b620_0 .net "WBreg_i", 4 0, L_0x5592f3caab60;  1 drivers
v0x5592f3c8b6e0_0 .var "WBreg_o", 4 0;
v0x5592f3c8b7f0_0 .var "alu_ctrl_input", 3 0;
v0x5592f3c8b8b0_0 .net "alu_ctrl_instr", 3 0, L_0x5592f3caaac0;  1 drivers
v0x5592f3c8b970_0 .net "clk_i", 0 0, v0x5592f3c98be0_0;  alias, 1 drivers
v0x5592f3c8ba10_0 .net "data1_i", 31 0, L_0x5592f3ca9dd0;  alias, 1 drivers
v0x5592f3c8baf0_0 .var "data1_o", 31 0;
v0x5592f3c8bbd0_0 .net "data2_i", 31 0, L_0x5592f3caa020;  alias, 1 drivers
v0x5592f3c8bcb0_0 .var "data2_o", 31 0;
v0x5592f3c8bd90_0 .net "immgen_i", 31 0, v0x5592f3c8de30_0;  alias, 1 drivers
v0x5592f3c8be70_0 .var "immgen_o", 31 0;
v0x5592f3c8c060_0 .net "instr_i", 31 0, v0x5592f3c8ce50_0;  alias, 1 drivers
v0x5592f3c8c120_0 .var "instr_o", 31 0;
v0x5592f3c8c1f0_0 .net "pc_add4_i", 31 0, v0x5592f3c8d040_0;  alias, 1 drivers
v0x5592f3c8c2b0_0 .var "pc_add4_o", 31 0;
v0x5592f3c8c3a0_0 .net "rst_i", 0 0, v0x5592f3c98dc0_0;  alias, 1 drivers
S_0x5592f3c8c6f0 .scope module, "IFtoID" "IFID_register" 3 114, 12 2 0, S_0x5592f3b6d400;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 1 "rst_i"
    .port_info 2 /INPUT 1 "flush"
    .port_info 3 /INPUT 1 "IFID_write"
    .port_info 4 /INPUT 32 "address_i"
    .port_info 5 /INPUT 32 "instr_i"
    .port_info 6 /INPUT 32 "pc_add4_i"
    .port_info 7 /OUTPUT 32 "address_o"
    .port_info 8 /OUTPUT 32 "instr_o"
    .port_info 9 /OUTPUT 32 "pc_add4_o"
v0x5592f3c8c9c0_0 .net "IFID_write", 0 0, v0x5592f3c8a920_0;  alias, 1 drivers
v0x5592f3c8cab0_0 .net "address_i", 31 0, v0x5592f3c92150_0;  alias, 1 drivers
v0x5592f3c8cb70_0 .var "address_o", 31 0;
v0x5592f3c8cc70_0 .net "clk_i", 0 0, v0x5592f3c98be0_0;  alias, 1 drivers
v0x5592f3c8cd10_0 .net "flush", 0 0, v0x5592f3c87780_0;  alias, 1 drivers
v0x5592f3c8cdb0_0 .net "instr_i", 31 0, L_0x5592f3ca91d0;  alias, 1 drivers
v0x5592f3c8ce50_0 .var "instr_o", 31 0;
v0x5592f3c8cf60_0 .net "pc_add4_i", 31 0, v0x5592f3c927e0_0;  alias, 1 drivers
v0x5592f3c8d040_0 .var "pc_add4_o", 31 0;
v0x5592f3c8d190_0 .net "rst_i", 0 0, v0x5592f3c98dc0_0;  alias, 1 drivers
S_0x5592f3c8d350 .scope module, "IM" "Instr_Memory" 3 109, 13 3 0, S_0x5592f3b6d400;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "addr_i"
    .port_info 1 /OUTPUT 32 "instr_o"
L_0x5592f3ca91d0 .functor BUFZ 32, L_0x5592f3ca8ff0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5592f3c8d540_0 .net *"_s0", 31 0, L_0x5592f3ca8ff0;  1 drivers
L_0x7f8da3ce8060 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x5592f3c8d640_0 .net/2u *"_s2", 31 0, L_0x7f8da3ce8060;  1 drivers
v0x5592f3c8d720_0 .net *"_s4", 31 0, L_0x5592f3ca9090;  1 drivers
v0x5592f3c8d7e0_0 .net "addr_i", 31 0, v0x5592f3c92150_0;  alias, 1 drivers
v0x5592f3c8d8d0_0 .var/i "i", 31 0;
v0x5592f3c8d9e0_0 .net "instr_o", 31 0, L_0x5592f3ca91d0;  alias, 1 drivers
v0x5592f3c8daa0 .array "instruction_file", 31 0, 31 0;
L_0x5592f3ca8ff0 .array/port v0x5592f3c8daa0, L_0x5592f3ca9090;
L_0x5592f3ca9090 .arith/div 32, v0x5592f3c92150_0, L_0x7f8da3ce8060;
S_0x5592f3c8dba0 .scope module, "ImmGen" "Imm_Gen" 3 173, 14 3 0, S_0x5592f3b6d400;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "instr_i"
    .port_info 1 /OUTPUT 32 "Imm_Gen_o"
v0x5592f3c8de30_0 .var "Imm_Gen_o", 31 0;
v0x5592f3c8df40_0 .net "func3", 2 0, L_0x5592f3caa560;  1 drivers
v0x5592f3c8e000_0 .net "instr_i", 31 0, v0x5592f3c8ce50_0;  alias, 1 drivers
v0x5592f3c8e0d0_0 .net "opcode", 6 0, L_0x5592f3caa4c0;  1 drivers
E_0x5592f3c8ddb0 .event edge, v0x5592f3c8e0d0_0, v0x5592f3c87d10_0;
L_0x5592f3caa4c0 .part v0x5592f3c8ce50_0, 0, 7;
L_0x5592f3caa560 .part v0x5592f3c8ce50_0, 12, 3;
S_0x5592f3c8e210 .scope module, "MEMtoWB" "MEMWB_register" 3 296, 15 2 0, S_0x5592f3b6d400;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 1 "rst_i"
    .port_info 2 /INPUT 3 "WB_i"
    .port_info 3 /INPUT 32 "DM_i"
    .port_info 4 /INPUT 32 "alu_ans_i"
    .port_info 5 /INPUT 5 "WBreg_i"
    .port_info 6 /INPUT 32 "pc_add4_i"
    .port_info 7 /OUTPUT 3 "WB_o"
    .port_info 8 /OUTPUT 32 "DM_o"
    .port_info 9 /OUTPUT 32 "alu_ans_o"
    .port_info 10 /OUTPUT 5 "WBreg_o"
    .port_info 11 /OUTPUT 32 "pc_add4_o"
v0x5592f3c8e3e0_0 .net "DM_i", 31 0, L_0x5592f3cb0530;  alias, 1 drivers
v0x5592f3c8e4d0_0 .var "DM_o", 31 0;
v0x5592f3c8e590_0 .net "WB_i", 2 0, v0x5592f3c88700_0;  alias, 1 drivers
v0x5592f3c8e690_0 .var "WB_o", 2 0;
v0x5592f3c8e750_0 .net "WBreg_i", 4 0, v0x5592f3c88910_0;  alias, 1 drivers
v0x5592f3c8e8b0_0 .var "WBreg_o", 4 0;
v0x5592f3c8e970_0 .net "alu_ans_i", 31 0, v0x5592f3c88ad0_0;  alias, 1 drivers
v0x5592f3c8ea60_0 .var "alu_ans_o", 31 0;
v0x5592f3c8eb40_0 .net "clk_i", 0 0, v0x5592f3c98be0_0;  alias, 1 drivers
v0x5592f3c8ed00_0 .net "pc_add4_i", 31 0, v0x5592f3c88f20_0;  alias, 1 drivers
v0x5592f3c8edc0_0 .var "pc_add4_o", 31 0;
v0x5592f3c8ee80_0 .net "rst_i", 0 0, v0x5592f3c98dc0_0;  alias, 1 drivers
S_0x5592f3c8f0a0 .scope module, "MUX_ALUSrc" "MUX_2to1" 3 215, 16 3 0, S_0x5592f3b6d400;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "data0_i"
    .port_info 1 /INPUT 32 "data1_i"
    .port_info 2 /INPUT 1 "select_i"
    .port_info 3 /OUTPUT 32 "data_o"
v0x5592f3c8f2a0_0 .net "data0_i", 31 0, v0x5592f3c8bcb0_0;  alias, 1 drivers
v0x5592f3c8f3b0_0 .net "data1_i", 31 0, v0x5592f3c8be70_0;  alias, 1 drivers
v0x5592f3c8f480_0 .var "data_o", 31 0;
v0x5592f3c8f550_0 .net "select_i", 0 0, L_0x5592f3caac90;  1 drivers
E_0x5592f3c8f220 .event edge, v0x5592f3c8f550_0, v0x5592f3c8bcb0_0, v0x5592f3c8be70_0;
S_0x5592f3c8f6c0 .scope module, "MUX_ALU_src1" "MUX_3to1" 3 233, 17 3 0, S_0x5592f3b6d400;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "data0_i"
    .port_info 1 /INPUT 32 "data1_i"
    .port_info 2 /INPUT 32 "data2_i"
    .port_info 3 /INPUT 2 "select_i"
    .port_info 4 /OUTPUT 32 "data_o"
v0x5592f3c8f8d0_0 .net "data0_i", 31 0, v0x5592f3c8baf0_0;  alias, 1 drivers
v0x5592f3c8f9e0_0 .net "data1_i", 31 0, v0x5592f3c90b90_0;  alias, 1 drivers
v0x5592f3c8faa0_0 .net "data2_i", 31 0, v0x5592f3c88ad0_0;  alias, 1 drivers
v0x5592f3c8fb70_0 .var "data_o", 31 0;
v0x5592f3c8fc50_0 .net "select_i", 1 0, v0x5592f3c89c00_0;  alias, 1 drivers
E_0x5592f3c8f840 .event edge, v0x5592f3c89c00_0, v0x5592f3c8baf0_0, v0x5592f3c8f9e0_0, v0x5592f3c86770_0;
S_0x5592f3c8fe10 .scope module, "MUX_ALU_src2" "MUX_3to1" 3 241, 17 3 0, S_0x5592f3b6d400;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "data0_i"
    .port_info 1 /INPUT 32 "data1_i"
    .port_info 2 /INPUT 32 "data2_i"
    .port_info 3 /INPUT 2 "select_i"
    .port_info 4 /OUTPUT 32 "data_o"
v0x5592f3c90070_0 .net "data0_i", 31 0, v0x5592f3c8f480_0;  alias, 1 drivers
v0x5592f3c90180_0 .net "data1_i", 31 0, v0x5592f3c90b90_0;  alias, 1 drivers
v0x5592f3c90250_0 .net "data2_i", 31 0, v0x5592f3c88ad0_0;  alias, 1 drivers
v0x5592f3c903b0_0 .var "data_o", 31 0;
v0x5592f3c90480_0 .net "select_i", 1 0, v0x5592f3c89cf0_0;  alias, 1 drivers
E_0x5592f3c8ffe0 .event edge, v0x5592f3c89cf0_0, v0x5592f3c8f480_0, v0x5592f3c8f9e0_0, v0x5592f3c86770_0;
S_0x5592f3c905d0 .scope module, "MUX_MemtoReg" "MUX_3to1" 3 313, 17 3 0, S_0x5592f3b6d400;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "data0_i"
    .port_info 1 /INPUT 32 "data1_i"
    .port_info 2 /INPUT 32 "data2_i"
    .port_info 3 /INPUT 2 "select_i"
    .port_info 4 /OUTPUT 32 "data_o"
v0x5592f3c908b0_0 .net "data0_i", 31 0, v0x5592f3c8ea60_0;  alias, 1 drivers
v0x5592f3c909c0_0 .net "data1_i", 31 0, v0x5592f3c8e4d0_0;  alias, 1 drivers
v0x5592f3c90a90_0 .net "data2_i", 31 0, v0x5592f3c8edc0_0;  alias, 1 drivers
v0x5592f3c90b90_0 .var "data_o", 31 0;
v0x5592f3c90c80_0 .net "select_i", 1 0, L_0x5592f3cb0cb0;  1 drivers
E_0x5592f3c90820 .event edge, v0x5592f3c90c80_0, v0x5592f3c8ea60_0, v0x5592f3c8e4d0_0, v0x5592f3c8edc0_0;
S_0x5592f3c90e30 .scope module, "MUX_PCSrc" "MUX_2to1" 3 88, 16 3 0, S_0x5592f3b6d400;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "data0_i"
    .port_info 1 /INPUT 32 "data1_i"
    .port_info 2 /INPUT 1 "select_i"
    .port_info 3 /OUTPUT 32 "data_o"
v0x5592f3c91190_0 .net "data0_i", 31 0, v0x5592f3c71a50_0;  alias, 1 drivers
v0x5592f3c91270_0 .net "data1_i", 31 0, v0x5592f3c927e0_0;  alias, 1 drivers
v0x5592f3c91340_0 .var "data_o", 31 0;
v0x5592f3c91410_0 .net "select_i", 0 0, L_0x5592f3c98f70;  1 drivers
E_0x5592f3c91110 .event edge, v0x5592f3c91410_0, v0x5592f3c71a50_0, v0x5592f3c8cf60_0;
S_0x5592f3c91580 .scope module, "MUX_control" "MUX_2to1" 3 139, 16 3 0, S_0x5592f3b6d400;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "data0_i"
    .port_info 1 /INPUT 32 "data1_i"
    .port_info 2 /INPUT 1 "select_i"
    .port_info 3 /OUTPUT 32 "data_o"
v0x5592f3c91840_0 .net "data0_i", 31 0, L_0x5592f3ca94a0;  1 drivers
L_0x7f8da3ce80f0 .functor BUFT 1, C4<00000000000000000000000000000110>, C4<0>, C4<0>, C4<0>;
v0x5592f3c91940_0 .net "data1_i", 31 0, L_0x7f8da3ce80f0;  1 drivers
v0x5592f3c91a20_0 .var "data_o", 31 0;
v0x5592f3c91b10_0 .net "select_i", 0 0, v0x5592f3c8aaf0_0;  alias, 1 drivers
E_0x5592f3c917c0 .event edge, v0x5592f3c8aaf0_0, v0x5592f3c91840_0, v0x5592f3c91940_0;
S_0x5592f3c91c70 .scope module, "PC" "ProgramCounter" 3 95, 18 3 0, S_0x5592f3b6d400;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 1 "rst_i"
    .port_info 2 /INPUT 1 "PCWrite"
    .port_info 3 /INPUT 32 "pc_i"
    .port_info 4 /OUTPUT 32 "pc_o"
v0x5592f3c91ec0_0 .net "PCWrite", 0 0, v0x5592f3c8aa30_0;  alias, 1 drivers
v0x5592f3c91fb0_0 .net "clk_i", 0 0, v0x5592f3c98be0_0;  alias, 1 drivers
v0x5592f3c92050_0 .net "pc_i", 31 0, v0x5592f3c91340_0;  alias, 1 drivers
v0x5592f3c92150_0 .var "pc_o", 31 0;
v0x5592f3c92240_0 .net "rst_i", 0 0, v0x5592f3c98dc0_0;  alias, 1 drivers
S_0x5592f3c923b0 .scope module, "PC_plus_4_Adder" "Adder" 3 103, 5 3 0, S_0x5592f3b6d400;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "src1_i"
    .port_info 1 /INPUT 32 "src2_i"
    .port_info 2 /OUTPUT 32 "sum_o"
v0x5592f3c92620_0 .net "src1_i", 31 0, v0x5592f3c92150_0;  alias, 1 drivers
L_0x7f8da3ce8018 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x5592f3c92700_0 .net "src2_i", 31 0, L_0x7f8da3ce8018;  1 drivers
v0x5592f3c927e0_0 .var "sum_o", 31 0;
E_0x5592f3c925a0 .event edge, v0x5592f3c8cab0_0, v0x5592f3c92700_0;
S_0x5592f3c92950 .scope module, "RF" "Reg_File" 3 161, 19 3 0, S_0x5592f3b6d400;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 1 "rst_i"
    .port_info 2 /INPUT 5 "RSaddr_i"
    .port_info 3 /INPUT 5 "RTaddr_i"
    .port_info 4 /INPUT 5 "RDaddr_i"
    .port_info 5 /INPUT 32 "RDdata_i"
    .port_info 6 /INPUT 1 "RegWrite_i"
    .port_info 7 /OUTPUT 32 "RSdata_o"
    .port_info 8 /OUTPUT 32 "RTdata_o"
L_0x5592f3ca9dd0 .functor BUFZ 32, L_0x5592f3ca9bf0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5592f3caa020 .functor BUFZ 32, L_0x5592f3ca9e40, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5592f3c92cb0_0 .net "RDaddr_i", 4 0, v0x5592f3c8e8b0_0;  alias, 1 drivers
v0x5592f3c92de0_0 .net "RDdata_i", 31 0, v0x5592f3c90b90_0;  alias, 1 drivers
v0x5592f3c92ea0_0 .net "RSaddr_i", 4 0, L_0x5592f3caa090;  1 drivers
v0x5592f3c92f60_0 .net "RSdata_o", 31 0, L_0x5592f3ca9dd0;  alias, 1 drivers
v0x5592f3c93020_0 .net "RTaddr_i", 4 0, L_0x5592f3caa290;  1 drivers
v0x5592f3c93130_0 .net "RTdata_o", 31 0, L_0x5592f3caa020;  alias, 1 drivers
v0x5592f3c931f0_0 .net "RegWrite_i", 0 0, L_0x5592f3caa3d0;  1 drivers
v0x5592f3c93290 .array/s "Reg_File", 31 0, 31 0;
v0x5592f3c93350_0 .net *"_s0", 31 0, L_0x5592f3ca9bf0;  1 drivers
v0x5592f3c934c0_0 .net *"_s10", 6 0, L_0x5592f3ca9ee0;  1 drivers
L_0x7f8da3ce8210 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5592f3c935a0_0 .net *"_s13", 1 0, L_0x7f8da3ce8210;  1 drivers
v0x5592f3c93680_0 .net *"_s2", 6 0, L_0x5592f3ca9c90;  1 drivers
L_0x7f8da3ce81c8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5592f3c93760_0 .net *"_s5", 1 0, L_0x7f8da3ce81c8;  1 drivers
v0x5592f3c93840_0 .net *"_s8", 31 0, L_0x5592f3ca9e40;  1 drivers
v0x5592f3c93920_0 .net "clk_i", 0 0, v0x5592f3c98be0_0;  alias, 1 drivers
v0x5592f3c939c0_0 .net "rst_i", 0 0, v0x5592f3c98dc0_0;  alias, 1 drivers
E_0x5592f3c92c50 .event negedge, v0x5592f3c86850_0;
L_0x5592f3ca9bf0 .array/port v0x5592f3c93290, L_0x5592f3ca9c90;
L_0x5592f3ca9c90 .concat [ 5 2 0 0], L_0x5592f3caa090, L_0x7f8da3ce81c8;
L_0x5592f3ca9e40 .array/port v0x5592f3c93290, L_0x5592f3ca9ee0;
L_0x5592f3ca9ee0 .concat [ 5 2 0 0], L_0x5592f3caa290, L_0x7f8da3ce8210;
S_0x5592f3c93b80 .scope module, "SL1" "Shift_Left_1" 3 178, 20 3 0, S_0x5592f3b6d400;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "data_i"
    .port_info 1 /OUTPUT 32 "data_o"
v0x5592f3c93de0_0 .net "data_i", 31 0, v0x5592f3c8de30_0;  alias, 1 drivers
v0x5592f3c93f10_0 .var "data_o", 31 0;
E_0x5592f3c93d60 .event edge, v0x5592f3c8bd90_0;
S_0x5592f3c94010 .scope module, "alu" "alu" 3 255, 21 3 0, S_0x5592f3b6d400;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst_n"
    .port_info 1 /INPUT 32 "src1"
    .port_info 2 /INPUT 32 "src2"
    .port_info 3 /INPUT 4 "ALU_control"
    .port_info 4 /OUTPUT 32 "result"
    .port_info 5 /OUTPUT 1 "zero"
v0x5592f3c94330_0 .net "ALU_control", 3 0, v0x5592f3c689a0_0;  alias, 1 drivers
v0x5592f3c94410_0 .var "result", 31 0;
v0x5592f3c944e0_0 .net "rst_n", 0 0, v0x5592f3c98dc0_0;  alias, 1 drivers
v0x5592f3c945b0_0 .net "src1", 31 0, v0x5592f3c8fb70_0;  alias, 1 drivers
v0x5592f3c94680_0 .net "src2", 31 0, v0x5592f3c903b0_0;  alias, 1 drivers
v0x5592f3c947c0_0 .var "zero", 0 0;
E_0x5592f3c942c0/0 .event edge, v0x5592f3c89000_0, v0x5592f3c689a0_0, v0x5592f3c8fb70_0, v0x5592f3c890c0_0;
E_0x5592f3c942c0/1 .event edge, v0x5592f3c889f0_0;
E_0x5592f3c942c0 .event/or E_0x5592f3c942c0/0, E_0x5592f3c942c0/1;
    .scope S_0x5592f3c90e30;
T_0 ;
    %wait E_0x5592f3c91110;
    %load/vec4 v0x5592f3c91410_0;
    %cmpi/e 0, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_0.0, 8;
    %load/vec4 v0x5592f3c91190_0;
    %jmp/1 T_0.1, 8;
T_0.0 ; End of true expr.
    %load/vec4 v0x5592f3c91270_0;
    %jmp/0 T_0.1, 8;
 ; End of false expr.
    %blend;
T_0.1;
    %assign/vec4 v0x5592f3c91340_0, 0;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x5592f3c91c70;
T_1 ;
    %wait E_0x5592f3c80e60;
    %load/vec4 v0x5592f3c92240_0;
    %inv;
    %flag_set/vec4 8;
    %load/vec4 v0x5592f3c91ec0_0;
    %cmpi/e 0, 0, 1;
    %flag_or 4, 8;
    %jmp/0xz  T_1.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5592f3c92150_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x5592f3c91ec0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x5592f3c92050_0;
    %assign/vec4 v0x5592f3c92150_0, 0;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x5592f3c923b0;
T_2 ;
    %wait E_0x5592f3c925a0;
    %load/vec4 v0x5592f3c92620_0;
    %load/vec4 v0x5592f3c92700_0;
    %add;
    %assign/vec4 v0x5592f3c927e0_0, 0;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x5592f3c8d350;
T_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5592f3c8d8d0_0, 0, 32;
T_3.0 ;
    %load/vec4 v0x5592f3c8d8d0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_3.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x5592f3c8d8d0_0;
    %store/vec4a v0x5592f3c8daa0, 4, 0;
    %load/vec4 v0x5592f3c8d8d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5592f3c8d8d0_0, 0, 32;
    %jmp T_3.0;
T_3.1 ;
    %vpi_call 13 14 "$readmemb", "test_data/CO_test_data13.txt", v0x5592f3c8daa0 {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x5592f3c8c6f0;
T_4 ;
    %wait E_0x5592f3c80e60;
    %load/vec4 v0x5592f3c8d190_0;
    %inv;
    %flag_set/vec4 8;
    %load/vec4 v0x5592f3c8cd10_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_4.0, 9;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5592f3c8cb70_0, 0;
    %pushi/vec4 19, 0, 32;
    %assign/vec4 v0x5592f3c8ce50_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5592f3c8d040_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x5592f3c8c9c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x5592f3c8cab0_0;
    %assign/vec4 v0x5592f3c8cb70_0, 0;
    %load/vec4 v0x5592f3c8cdb0_0;
    %assign/vec4 v0x5592f3c8ce50_0, 0;
    %load/vec4 v0x5592f3c8cf60_0;
    %assign/vec4 v0x5592f3c8d040_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x5592f3c8a2d0;
T_5 ;
    %wait E_0x5592f3c8a540;
    %load/vec4 v0x5592f3c8a5d0_0;
    %load/vec4 v0x5592f3c8a6b0_0;
    %load/vec4 v0x5592f3c8a770_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5592f3c8a6b0_0;
    %load/vec4 v0x5592f3c8a840_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5592f3c8aa30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5592f3c8a920_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5592f3c8aaf0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5592f3c8aa30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5592f3c8a920_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5592f3c8aaf0_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x5592f3c91580;
T_6 ;
    %wait E_0x5592f3c917c0;
    %load/vec4 v0x5592f3c91b10_0;
    %cmpi/e 0, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_6.0, 8;
    %load/vec4 v0x5592f3c91840_0;
    %jmp/1 T_6.1, 8;
T_6.0 ; End of true expr.
    %load/vec4 v0x5592f3c91940_0;
    %jmp/0 T_6.1, 8;
 ; End of false expr.
    %blend;
T_6.1;
    %assign/vec4 v0x5592f3c91a20_0, 0;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x5592f3c87240;
T_7 ;
    %wait E_0x5592f3c80e00;
    %load/vec4 v0x5592f3c87df0_0;
    %parti/s 4, 2, 3;
    %cmpi/e 8, 0, 4;
    %flag_mov 8, 4;
    %jmp/0 T_7.0, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_7.1, 8;
T_7.0 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_7.1, 8;
 ; End of false expr.
    %blend;
T_7.1;
    %pad/s 1;
    %assign/vec4 v0x5592f3c87b90_0, 0;
    %load/vec4 v0x5592f3c87df0_0;
    %pushi/vec4 99, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5592f3c87c50_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_7.2, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_7.3, 8;
T_7.2 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_7.3, 8;
 ; End of false expr.
    %blend;
T_7.3;
    %pad/s 1;
    %assign/vec4 v0x5592f3c876e0_0, 0;
    %load/vec4 v0x5592f3c87df0_0;
    %parti/s 1, 2, 3;
    %assign/vec4 v0x5592f3c87840_0, 0;
    %load/vec4 v0x5592f3c87df0_0;
    %cmpi/e 3, 0, 7;
    %flag_mov 8, 4;
    %jmp/0 T_7.4, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_7.5, 8;
T_7.4 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_7.5, 8;
 ; End of false expr.
    %blend;
T_7.5;
    %pad/s 1;
    %assign/vec4 v0x5592f3c87ad0_0, 0;
    %load/vec4 v0x5592f3c87df0_0;
    %cmpi/e 3, 0, 7;
    %flag_mov 8, 4;
    %jmp/0 T_7.6, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_7.7, 8;
T_7.6 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_7.7, 8;
 ; End of false expr.
    %blend;
T_7.7;
    %pad/s 1;
    %assign/vec4 v0x5592f3c87950_0, 0;
    %load/vec4 v0x5592f3c87df0_0;
    %cmpi/e 35, 0, 7;
    %flag_mov 8, 4;
    %jmp/0 T_7.8, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_7.9, 8;
T_7.8 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_7.9, 8;
 ; End of false expr.
    %blend;
T_7.9;
    %pad/s 1;
    %assign/vec4 v0x5592f3c87a10_0, 0;
    %load/vec4 v0x5592f3c87df0_0;
    %parti/s 2, 5, 4;
    %cmpi/e 0, 0, 2;
    %flag_mov 8, 4;
    %load/vec4 v0x5592f3c87df0_0;
    %parti/s 3, 4, 4;
    %cmpi/e 2, 0, 3;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %jmp/0 T_7.10, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_7.11, 8;
T_7.10 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_7.11, 8;
 ; End of false expr.
    %blend;
T_7.11;
    %pad/s 1;
    %assign/vec4 v0x5592f3c87620_0, 0;
    %load/vec4 v0x5592f3c87df0_0;
    %parti/s 2, 5, 4;
    %cmpi/e 3, 0, 2;
    %flag_mov 8, 4;
    %jmp/0 T_7.12, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_7.13, 8;
T_7.12 ; End of true expr.
    %load/vec4 v0x5592f3c87df0_0;
    %parti/s 2, 4, 4;
    %cmpi/e 3, 0, 2;
    %flag_mov 9, 4;
    %jmp/0 T_7.14, 9;
    %pushi/vec4 2, 0, 2;
    %jmp/1 T_7.15, 9;
T_7.14 ; End of true expr.
    %load/vec4 v0x5592f3c87df0_0;
    %parti/s 1, 4, 4;
    %cmpi/e 1, 0, 1;
    %flag_mov 10, 4;
    %jmp/0 T_7.16, 10;
    %pushi/vec4 3, 0, 2;
    %jmp/1 T_7.17, 10;
T_7.16 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_7.17, 10;
 ; End of false expr.
    %blend;
T_7.17;
    %jmp/0 T_7.15, 9;
 ; End of false expr.
    %blend;
T_7.15;
    %jmp/0 T_7.13, 8;
 ; End of false expr.
    %blend;
T_7.13;
    %assign/vec4 v0x5592f3c87520_0, 0;
    %load/vec4 v0x5592f3c876e0_0;
    %load/vec4 v0x5592f3c87840_0;
    %or;
    %assign/vec4 v0x5592f3c87780_0, 0;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x5592f3c92950;
T_8 ;
    %wait E_0x5592f3c92c50;
    %load/vec4 v0x5592f3c939c0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5592f3c93290, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5592f3c93290, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5592f3c93290, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5592f3c93290, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5592f3c93290, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5592f3c93290, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5592f3c93290, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5592f3c93290, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5592f3c93290, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5592f3c93290, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5592f3c93290, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5592f3c93290, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5592f3c93290, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5592f3c93290, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5592f3c93290, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5592f3c93290, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5592f3c93290, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5592f3c93290, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5592f3c93290, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5592f3c93290, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5592f3c93290, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5592f3c93290, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5592f3c93290, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5592f3c93290, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5592f3c93290, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5592f3c93290, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5592f3c93290, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5592f3c93290, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5592f3c93290, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5592f3c93290, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5592f3c93290, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5592f3c93290, 0, 4;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x5592f3c931f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x5592f3c92de0_0;
    %load/vec4 v0x5592f3c92cb0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5592f3c93290, 0, 4;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0x5592f3c92cb0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x5592f3c93290, 4;
    %load/vec4 v0x5592f3c92cb0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5592f3c93290, 0, 4;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x5592f3c8dba0;
T_9 ;
    %wait E_0x5592f3c8ddb0;
    %load/vec4 v0x5592f3c8e0d0_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_9.6, 6;
    %jmp T_9.7;
T_9.0 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5592f3c8de30_0, 0;
    %jmp T_9.7;
T_9.1 ;
    %load/vec4 v0x5592f3c8e000_0;
    %parti/s 1, 31, 6;
    %replicate 21;
    %load/vec4 v0x5592f3c8e000_0;
    %parti/s 11, 20, 6;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5592f3c8de30_0, 0;
    %jmp T_9.7;
T_9.2 ;
    %load/vec4 v0x5592f3c8e000_0;
    %parti/s 1, 31, 6;
    %replicate 21;
    %load/vec4 v0x5592f3c8e000_0;
    %parti/s 11, 20, 6;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5592f3c8de30_0, 0;
    %jmp T_9.7;
T_9.3 ;
    %load/vec4 v0x5592f3c8e000_0;
    %parti/s 1, 31, 6;
    %replicate 21;
    %load/vec4 v0x5592f3c8e000_0;
    %parti/s 11, 20, 6;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5592f3c8de30_0, 0;
    %jmp T_9.7;
T_9.4 ;
    %load/vec4 v0x5592f3c8e000_0;
    %parti/s 1, 31, 6;
    %replicate 21;
    %load/vec4 v0x5592f3c8e000_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5592f3c8e000_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5592f3c8de30_0, 0;
    %jmp T_9.7;
T_9.5 ;
    %load/vec4 v0x5592f3c8e000_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x5592f3c8e000_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5592f3c8e000_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5592f3c8e000_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %assign/vec4 v0x5592f3c8de30_0, 0;
    %jmp T_9.7;
T_9.6 ;
    %load/vec4 v0x5592f3c8e000_0;
    %parti/s 1, 31, 6;
    %replicate 12;
    %load/vec4 v0x5592f3c8e000_0;
    %parti/s 8, 12, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5592f3c8e000_0;
    %parti/s 1, 20, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5592f3c8e000_0;
    %parti/s 10, 21, 6;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %assign/vec4 v0x5592f3c8de30_0, 0;
    %jmp T_9.7;
T_9.7 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x5592f3c93b80;
T_10 ;
    %wait E_0x5592f3c93d60;
    %load/vec4 v0x5592f3c93de0_0;
    %parti/s 31, 0, 2;
    %concati/vec4 0, 0, 1;
    %assign/vec4 v0x5592f3c93f10_0, 0;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x5592f3c83b00;
T_11 ;
    %wait E_0x5592f3c80dc0;
    %load/vec4 v0x5592f3c36530_0;
    %load/vec4 v0x5592f3ba2280_0;
    %add;
    %assign/vec4 v0x5592f3c71a50_0, 0;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x5592f3c8acd0;
T_12 ;
    %wait E_0x5592f3c80e60;
    %load/vec4 v0x5592f3c8c3a0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 19, 0, 32;
    %assign/vec4 v0x5592f3c8c120_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5592f3c8b560_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5592f3c8b360_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5592f3c8b1c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5592f3c8baf0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5592f3c8bcb0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5592f3c8be70_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5592f3c8b7f0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5592f3c8b6e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5592f3c8c2b0_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x5592f3c8c060_0;
    %assign/vec4 v0x5592f3c8c120_0, 0;
    %load/vec4 v0x5592f3c8b450_0;
    %assign/vec4 v0x5592f3c8b560_0, 0;
    %load/vec4 v0x5592f3c8b2a0_0;
    %assign/vec4 v0x5592f3c8b360_0, 0;
    %load/vec4 v0x5592f3c8b0c0_0;
    %assign/vec4 v0x5592f3c8b1c0_0, 0;
    %load/vec4 v0x5592f3c8ba10_0;
    %assign/vec4 v0x5592f3c8baf0_0, 0;
    %load/vec4 v0x5592f3c8bbd0_0;
    %assign/vec4 v0x5592f3c8bcb0_0, 0;
    %load/vec4 v0x5592f3c8bd90_0;
    %assign/vec4 v0x5592f3c8be70_0, 0;
    %load/vec4 v0x5592f3c8b8b0_0;
    %assign/vec4 v0x5592f3c8b7f0_0, 0;
    %load/vec4 v0x5592f3c8b620_0;
    %assign/vec4 v0x5592f3c8b6e0_0, 0;
    %load/vec4 v0x5592f3c8c1f0_0;
    %assign/vec4 v0x5592f3c8c2b0_0, 0;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x5592f3c8f0a0;
T_13 ;
    %wait E_0x5592f3c8f220;
    %load/vec4 v0x5592f3c8f550_0;
    %cmpi/e 0, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_13.0, 8;
    %load/vec4 v0x5592f3c8f2a0_0;
    %jmp/1 T_13.1, 8;
T_13.0 ; End of true expr.
    %load/vec4 v0x5592f3c8f3b0_0;
    %jmp/0 T_13.1, 8;
 ; End of false expr.
    %blend;
T_13.1;
    %assign/vec4 v0x5592f3c8f480_0, 0;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x5592f3c897b0;
T_14 ;
    %wait E_0x5592f3c89a50;
    %load/vec4 v0x5592f3c89b60_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5592f3c88200_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x5592f3c89dd0_0;
    %load/vec4 v0x5592f3c88200_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5592f3c89c00_0, 0, 2;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x5592f3c8a0c0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5592f3c89fe0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x5592f3c89dd0_0;
    %load/vec4 v0x5592f3c89fe0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5592f3c89c00_0, 0, 2;
    %jmp T_14.3;
T_14.2 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5592f3c89c00_0, 0, 2;
T_14.3 ;
T_14.1 ;
    %load/vec4 v0x5592f3c89b60_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5592f3c88200_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x5592f3c89f00_0;
    %load/vec4 v0x5592f3c88200_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.4, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5592f3c89cf0_0, 0, 2;
    %jmp T_14.5;
T_14.4 ;
    %load/vec4 v0x5592f3c8a0c0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5592f3c89fe0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x5592f3c89f00_0;
    %load/vec4 v0x5592f3c89fe0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.6, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5592f3c89cf0_0, 0, 2;
    %jmp T_14.7;
T_14.6 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5592f3c89cf0_0, 0, 2;
T_14.7 ;
T_14.5 ;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x5592f3c8f6c0;
T_15 ;
    %wait E_0x5592f3c8f840;
    %load/vec4 v0x5592f3c8fc50_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_15.0, 4;
    %load/vec4 v0x5592f3c8f8d0_0;
    %assign/vec4 v0x5592f3c8fb70_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x5592f3c8fc50_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_15.2, 4;
    %load/vec4 v0x5592f3c8f9e0_0;
    %assign/vec4 v0x5592f3c8fb70_0, 0;
    %jmp T_15.3;
T_15.2 ;
    %load/vec4 v0x5592f3c8fc50_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_15.4, 4;
    %load/vec4 v0x5592f3c8faa0_0;
    %assign/vec4 v0x5592f3c8fb70_0, 0;
T_15.4 ;
T_15.3 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x5592f3c8fe10;
T_16 ;
    %wait E_0x5592f3c8ffe0;
    %load/vec4 v0x5592f3c90480_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_16.0, 4;
    %load/vec4 v0x5592f3c90070_0;
    %assign/vec4 v0x5592f3c903b0_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x5592f3c90480_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_16.2, 4;
    %load/vec4 v0x5592f3c90180_0;
    %assign/vec4 v0x5592f3c903b0_0, 0;
    %jmp T_16.3;
T_16.2 ;
    %load/vec4 v0x5592f3c90480_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_16.4, 4;
    %load/vec4 v0x5592f3c90250_0;
    %assign/vec4 v0x5592f3c903b0_0, 0;
T_16.4 ;
T_16.3 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x5592f3b6b8a0;
T_17 ;
    %wait E_0x5592f3c80c80;
    %load/vec4 v0x5592f3c12800_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_17.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_17.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_17.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_17.3, 6;
    %jmp T_17.4;
T_17.0 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x5592f3c689a0_0, 0;
    %jmp T_17.4;
T_17.1 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x5592f3c689a0_0, 0;
    %jmp T_17.4;
T_17.2 ;
    %load/vec4 v0x5592f3c2add0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_17.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_17.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_17.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_17.8, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_17.9, 6;
    %jmp T_17.10;
T_17.5 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x5592f3c689a0_0, 0;
    %jmp T_17.10;
T_17.6 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x5592f3c689a0_0, 0;
    %jmp T_17.10;
T_17.7 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5592f3c689a0_0, 0;
    %jmp T_17.10;
T_17.8 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x5592f3c689a0_0, 0;
    %jmp T_17.10;
T_17.9 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x5592f3c689a0_0, 0;
    %jmp T_17.10;
T_17.10 ;
    %pop/vec4 1;
    %jmp T_17.4;
T_17.3 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x5592f3c689a0_0, 0;
    %jmp T_17.4;
T_17.4 ;
    %pop/vec4 1;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0x5592f3c94010;
T_18 ;
    %wait E_0x5592f3c942c0;
    %load/vec4 v0x5592f3c944e0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5592f3c94410_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5592f3c947c0_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x5592f3c94330_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_18.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_18.3, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_18.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_18.5, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_18.6, 6;
    %jmp T_18.7;
T_18.2 ;
    %load/vec4 v0x5592f3c945b0_0;
    %load/vec4 v0x5592f3c94680_0;
    %add;
    %assign/vec4 v0x5592f3c94410_0, 0;
    %jmp T_18.7;
T_18.3 ;
    %load/vec4 v0x5592f3c945b0_0;
    %load/vec4 v0x5592f3c94680_0;
    %sub;
    %assign/vec4 v0x5592f3c94410_0, 0;
    %jmp T_18.7;
T_18.4 ;
    %load/vec4 v0x5592f3c945b0_0;
    %load/vec4 v0x5592f3c94680_0;
    %and;
    %assign/vec4 v0x5592f3c94410_0, 0;
    %jmp T_18.7;
T_18.5 ;
    %load/vec4 v0x5592f3c945b0_0;
    %load/vec4 v0x5592f3c94680_0;
    %or;
    %assign/vec4 v0x5592f3c94410_0, 0;
    %jmp T_18.7;
T_18.6 ;
    %pushi/vec4 0, 0, 31;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5592f3c94410_0, 4, 5;
    %load/vec4 v0x5592f3c945b0_0;
    %load/vec4 v0x5592f3c94680_0;
    %cmp/u;
    %flag_get/vec4 5;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5592f3c94410_0, 4, 5;
    %jmp T_18.7;
T_18.7 ;
    %pop/vec4 1;
    %load/vec4 v0x5592f3c94410_0;
    %or/r;
    %inv;
    %assign/vec4 v0x5592f3c947c0_0, 0;
T_18.1 ;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0x5592f3c88030;
T_19 ;
    %wait E_0x5592f3c80e60;
    %load/vec4 v0x5592f3c89000_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 19, 0, 32;
    %assign/vec4 v0x5592f3c88d60_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5592f3c88700_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5592f3c88560_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5592f3c89410_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5592f3c88ad0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5592f3c891a0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5592f3c88910_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5592f3c88f20_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x5592f3c88cc0_0;
    %assign/vec4 v0x5592f3c88d60_0, 0;
    %load/vec4 v0x5592f3c88640_0;
    %assign/vec4 v0x5592f3c88700_0, 0;
    %load/vec4 v0x5592f3c88460_0;
    %assign/vec4 v0x5592f3c88560_0, 0;
    %load/vec4 v0x5592f3c89260_0;
    %assign/vec4 v0x5592f3c89410_0, 0;
    %load/vec4 v0x5592f3c889f0_0;
    %assign/vec4 v0x5592f3c88ad0_0, 0;
    %load/vec4 v0x5592f3c890c0_0;
    %assign/vec4 v0x5592f3c891a0_0, 0;
    %load/vec4 v0x5592f3c887e0_0;
    %assign/vec4 v0x5592f3c88910_0, 0;
    %load/vec4 v0x5592f3c88e40_0;
    %assign/vec4 v0x5592f3c88f20_0, 0;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x5592f3c83ea0;
T_20 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5592f3c86ad0_0, 0, 32;
T_20.0 ;
    %load/vec4 v0x5592f3c86ad0_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_20.1, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0x5592f3c86ad0_0;
    %store/vec4a v0x5592f3c84130, 4, 0;
    %load/vec4 v0x5592f3c86ad0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5592f3c86ad0_0, 0, 32;
    %jmp T_20.0;
T_20.1 ;
    %pushi/vec4 2, 0, 8;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5592f3c84130, 4, 0;
    %end;
    .thread T_20;
    .scope S_0x5592f3c83ea0;
T_21 ;
    %wait E_0x5592f3c80e60;
    %load/vec4 v0x5592f3c856c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %load/vec4 v0x5592f3c86910_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x5592f3c86770_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5592f3c84130, 0, 4;
    %load/vec4 v0x5592f3c86910_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0x5592f3c86770_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5592f3c84130, 0, 4;
    %load/vec4 v0x5592f3c86910_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0x5592f3c86770_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5592f3c84130, 0, 4;
    %load/vec4 v0x5592f3c86910_0;
    %parti/s 8, 0, 2;
    %ix/getv 3, v0x5592f3c86770_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5592f3c84130, 0, 4;
T_21.0 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x5592f3c8e210;
T_22 ;
    %wait E_0x5592f3c80e60;
    %load/vec4 v0x5592f3c8ee80_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5592f3c8e690_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5592f3c8e4d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5592f3c8ea60_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5592f3c8e8b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5592f3c8edc0_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0x5592f3c8e590_0;
    %assign/vec4 v0x5592f3c8e690_0, 0;
    %load/vec4 v0x5592f3c8e3e0_0;
    %assign/vec4 v0x5592f3c8e4d0_0, 0;
    %load/vec4 v0x5592f3c8e970_0;
    %assign/vec4 v0x5592f3c8ea60_0, 0;
    %load/vec4 v0x5592f3c8e750_0;
    %assign/vec4 v0x5592f3c8e8b0_0, 0;
    %load/vec4 v0x5592f3c8ed00_0;
    %assign/vec4 v0x5592f3c8edc0_0, 0;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x5592f3c905d0;
T_23 ;
    %wait E_0x5592f3c90820;
    %load/vec4 v0x5592f3c90c80_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_23.0, 4;
    %load/vec4 v0x5592f3c908b0_0;
    %assign/vec4 v0x5592f3c90b90_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0x5592f3c90c80_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_23.2, 4;
    %load/vec4 v0x5592f3c909c0_0;
    %assign/vec4 v0x5592f3c90b90_0, 0;
    %jmp T_23.3;
T_23.2 ;
    %load/vec4 v0x5592f3c90c80_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_23.4, 4;
    %load/vec4 v0x5592f3c90a90_0;
    %assign/vec4 v0x5592f3c90b90_0, 0;
T_23.4 ;
T_23.3 ;
T_23.1 ;
    %jmp T_23;
    .thread T_23, $push;
    .scope S_0x5592f3c2fc40;
T_24 ;
    %delay 25000, 0;
    %load/vec4 v0x5592f3c98be0_0;
    %inv;
    %store/vec4 v0x5592f3c98be0_0, 0, 1;
    %jmp T_24;
    .thread T_24;
    .scope S_0x5592f3c2fc40;
T_25 ;
    %vpi_call 2 18 "$dumpfile", "lab5.vcd" {0 0 0};
    %vpi_call 2 19 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5592f3c2fc40 {0 0 0};
    %end;
    .thread T_25;
    .scope S_0x5592f3c2fc40;
T_26 ;
    %vpi_func 2 24 "$fopen" 32, "result.txt", "w" {0 0 0};
    %store/vec4 v0x5592f3c98d20_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5592f3c98be0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5592f3c98c80_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5592f3c98dc0_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5592f3c98dc0_0, 0, 1;
    %delay 1750000, 0;
    %vpi_call 2 30 "$finish" {0 0 0};
    %vpi_call 2 31 "$fclose", v0x5592f3c98d20_0 {0 0 0};
    %end;
    .thread T_26;
    .scope S_0x5592f3c2fc40;
T_27 ;
    %wait E_0x5592f3c80e60;
    %load/vec4 v0x5592f3c98c80_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5592f3c98c80_0, 0, 32;
    %load/vec4 v0x5592f3c98c80_0;
    %cmpi/e 35, 0, 32;
    %jmp/0xz  T_27.0, 4;
    %vpi_call 2 37 "$display", "PC = %d", v0x5592f3c92150_0 {0 0 0};
    %vpi_call 2 38 "$display", "Data Memory = %d, %d, %d, %d, %d, %d, %d, %d", v0x5592f3c86bb0_0, v0x5592f3c86bb0_1, v0x5592f3c86bb0_2, v0x5592f3c86bb0_3, v0x5592f3c86bb0_4, v0x5592f3c86bb0_5, v0x5592f3c86bb0_6, v0x5592f3c86bb0_7 {0 0 0};
    %vpi_call 2 39 "$display", "Data Memory = %d, %d, %d, %d, %d, %d, %d, %d", v0x5592f3c86bb0_8, v0x5592f3c86bb0_9, v0x5592f3c86bb0_10, v0x5592f3c86bb0_11, v0x5592f3c86bb0_12, v0x5592f3c86bb0_13, v0x5592f3c86bb0_14, v0x5592f3c86bb0_15 {0 0 0};
    %vpi_call 2 40 "$display", "Data Memory = %d, %d, %d, %d, %d, %d, %d, %d", v0x5592f3c86bb0_16, v0x5592f3c86bb0_17, v0x5592f3c86bb0_18, v0x5592f3c86bb0_19, v0x5592f3c86bb0_20, v0x5592f3c86bb0_21, v0x5592f3c86bb0_22, v0x5592f3c86bb0_23 {0 0 0};
    %vpi_call 2 41 "$display", "Data Memory = %d, %d, %d, %d, %d, %d, %d, %d", v0x5592f3c86bb0_24, v0x5592f3c86bb0_25, v0x5592f3c86bb0_26, v0x5592f3c86bb0_27, v0x5592f3c86bb0_28, v0x5592f3c86bb0_29, v0x5592f3c86bb0_30, v0x5592f3c86bb0_31 {0 0 0};
    %vpi_call 2 42 "$display", "Registers" {0 0 0};
    %vpi_call 2 43 "$display", "R0 = %d, R1 = %d, R2 = %d, R3 = %d, R4 = %d, R5 = %d, R6 = %d, R7 = %d", &A<v0x5592f3c93290, 0>, &A<v0x5592f3c93290, 1>, &A<v0x5592f3c93290, 2>, &A<v0x5592f3c93290, 3>, &A<v0x5592f3c93290, 4>, &A<v0x5592f3c93290, 5>, &A<v0x5592f3c93290, 6>, &A<v0x5592f3c93290, 7> {0 0 0};
    %vpi_call 2 44 "$display", "R8 = %d, R9 = %d, R10 =%d, R11 =%d, R12 =%d, R13 =%d, R14 =%d, R15 =%d", &A<v0x5592f3c93290, 8>, &A<v0x5592f3c93290, 9>, &A<v0x5592f3c93290, 10>, &A<v0x5592f3c93290, 11>, &A<v0x5592f3c93290, 12>, &A<v0x5592f3c93290, 13>, &A<v0x5592f3c93290, 14>, &A<v0x5592f3c93290, 15> {0 0 0};
    %vpi_call 2 45 "$display", "R16 =%d, R17 =%d, R18 =%d, R19 =%d, R20 =%d, R21 =%d, R22 =%d, R23 =%d", &A<v0x5592f3c93290, 16>, &A<v0x5592f3c93290, 17>, &A<v0x5592f3c93290, 18>, &A<v0x5592f3c93290, 19>, &A<v0x5592f3c93290, 20>, &A<v0x5592f3c93290, 21>, &A<v0x5592f3c93290, 22>, &A<v0x5592f3c93290, 23> {0 0 0};
    %vpi_call 2 46 "$display", "R24 =%d, R25 =%d, R26 =%d, R27 =%d, R28 =%d, R29 =%d, R30 =%d, R31 =%d\012", &A<v0x5592f3c93290, 24>, &A<v0x5592f3c93290, 25>, &A<v0x5592f3c93290, 26>, &A<v0x5592f3c93290, 27>, &A<v0x5592f3c93290, 28>, &A<v0x5592f3c93290, 29>, &A<v0x5592f3c93290, 30>, &A<v0x5592f3c93290, 31> {0 0 0};
    %vpi_call 2 47 "$fwrite", v0x5592f3c98d20_0, "PC = %d\012", v0x5592f3c92150_0 {0 0 0};
    %vpi_call 2 48 "$fwrite", v0x5592f3c98d20_0, "Data Memory = %d, %d, %d, %d, %d, %d, %d, %d\012", v0x5592f3c86bb0_0, v0x5592f3c86bb0_1, v0x5592f3c86bb0_2, v0x5592f3c86bb0_3, v0x5592f3c86bb0_4, v0x5592f3c86bb0_5, v0x5592f3c86bb0_6, v0x5592f3c86bb0_7 {0 0 0};
    %vpi_call 2 49 "$fwrite", v0x5592f3c98d20_0, "Data Memory = %d, %d, %d, %d, %d, %d, %d, %d\012", v0x5592f3c86bb0_8, v0x5592f3c86bb0_9, v0x5592f3c86bb0_10, v0x5592f3c86bb0_11, v0x5592f3c86bb0_12, v0x5592f3c86bb0_13, v0x5592f3c86bb0_14, v0x5592f3c86bb0_15 {0 0 0};
    %vpi_call 2 50 "$fwrite", v0x5592f3c98d20_0, "Data Memory = %d, %d, %d, %d, %d, %d, %d, %d\012", v0x5592f3c86bb0_16, v0x5592f3c86bb0_17, v0x5592f3c86bb0_18, v0x5592f3c86bb0_19, v0x5592f3c86bb0_20, v0x5592f3c86bb0_21, v0x5592f3c86bb0_22, v0x5592f3c86bb0_23 {0 0 0};
    %vpi_call 2 51 "$fwrite", v0x5592f3c98d20_0, "Data Memory = %d, %d, %d, %d, %d, %d, %d, %d\012", v0x5592f3c86bb0_24, v0x5592f3c86bb0_25, v0x5592f3c86bb0_26, v0x5592f3c86bb0_27, v0x5592f3c86bb0_28, v0x5592f3c86bb0_29, v0x5592f3c86bb0_30, v0x5592f3c86bb0_31 {0 0 0};
    %vpi_call 2 52 "$fwrite", v0x5592f3c98d20_0, "Registers\012" {0 0 0};
    %vpi_call 2 53 "$fwrite", v0x5592f3c98d20_0, "R0 = %d, R1 = %d, R2 = %d, R3 = %d, R4 = %d, R5 = %d, R6 = %d, R7 = %d\012", &A<v0x5592f3c93290, 0>, &A<v0x5592f3c93290, 1>, &A<v0x5592f3c93290, 2>, &A<v0x5592f3c93290, 3>, &A<v0x5592f3c93290, 4>, &A<v0x5592f3c93290, 5>, &A<v0x5592f3c93290, 6>, &A<v0x5592f3c93290, 7> {0 0 0};
    %vpi_call 2 54 "$fwrite", v0x5592f3c98d20_0, "R8 = %d, R9 = %d, R10 =%d, R11 =%d, R12 =%d, R13 =%d, R14 =%d, R15 =%d\012", &A<v0x5592f3c93290, 8>, &A<v0x5592f3c93290, 9>, &A<v0x5592f3c93290, 10>, &A<v0x5592f3c93290, 11>, &A<v0x5592f3c93290, 12>, &A<v0x5592f3c93290, 13>, &A<v0x5592f3c93290, 14>, &A<v0x5592f3c93290, 15> {0 0 0};
    %vpi_call 2 55 "$fwrite", v0x5592f3c98d20_0, "R16 =%d, R17 =%d, R18 =%d, R19 =%d, R20 =%d, R21 =%d, R22 =%d, R23 =%d\012", &A<v0x5592f3c93290, 16>, &A<v0x5592f3c93290, 17>, &A<v0x5592f3c93290, 18>, &A<v0x5592f3c93290, 19>, &A<v0x5592f3c93290, 20>, &A<v0x5592f3c93290, 21>, &A<v0x5592f3c93290, 22>, &A<v0x5592f3c93290, 23> {0 0 0};
    %vpi_call 2 56 "$fwrite", v0x5592f3c98d20_0, "R24 =%d, R25 =%d, R26 =%d, R27 =%d, R28 =%d, R29 =%d, R30 =%d, R31 =%d\012", &A<v0x5592f3c93290, 24>, &A<v0x5592f3c93290, 25>, &A<v0x5592f3c93290, 26>, &A<v0x5592f3c93290, 27>, &A<v0x5592f3c93290, 28>, &A<v0x5592f3c93290, 29>, &A<v0x5592f3c93290, 30>, &A<v0x5592f3c93290, 31> {0 0 0};
T_27.0 ;
    %jmp T_27;
    .thread T_27;
# The file index is used to find the file name in the following table.
:file_names 22;
    "N/A";
    "<interactive>";
    "testbench.v";
    "Pipeline_CPU.v";
    "ALU_Ctrl.v";
    "Adder.v";
    "Data_Memory.v";
    "Decoder.v";
    "EXEMEM_register.v";
    "ForwardingUnit.v";
    "Hazard_detection.v";
    "IDEXE_register.v";
    "IFID_register.v";
    "Instr_Memory.v";
    "Imm_Gen.v";
    "MEMWB_register.v";
    "MUX_2to1.v";
    "MUX_3to1.v";
    "ProgramCounter.v";
    "Reg_File.v";
    "Shift_Left_1.v";
    "alu.v";
