--------------------------------------------------------------------------------
Release 14.4 Trace  (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

/home/yuta/Xilinx/14.4/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3
-s 1 -n 3 -fastpaths -xml top.twx top.ncd -o top.twr top.pcf

Design file:              top.ncd
Physical constraint file: top.pcf
Device,package,speed:     xc5vlx50t,ff1136,-1 (PRODUCTION 1.73 2012-12-04, STEPPING level 0)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_SYS_CLK = PERIOD TIMEGRP "SYS_CLK" 14.52 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 48558848 paths analyzed, 18461 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  14.471ns.
--------------------------------------------------------------------------------

Paths for end point datapath_map/pc_5 (SLICE_X33Y68.C5), 1395437 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.049ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ram_map/blockram_map/Mram_ram16 (RAM)
  Destination:          datapath_map/pc_5 (FF)
  Requirement:          14.520ns
  Data Path Delay:      14.070ns (Levels of Logic = 10)
  Clock Path Skew:      -0.366ns (1.083 - 1.449)
  Source Clock:         ZCLKMA_1_OBUF rising at 0.000ns
  Destination Clock:    ZCLKMA_1_OBUF rising at 14.520ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ram_map/blockram_map/Mram_ram16 to datapath_map/pc_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X0Y14.DOBDOL0 Trcko_DOB             2.190   ram_map/blockram_map/Mram_ram16
                                                       ram_map/blockram_map/Mram_ram16
    SLICE_X8Y49.B6       net (fanout=31)       1.880   IR<15>
    SLICE_X8Y49.B        Tilo                  0.094   datapath_map/data_in2<27>
                                                       datapath_map/data_in2<27>1
    SLICE_X11Y70.B2      net (fanout=10)       2.121   datapath_map/data_in2<27>
    SLICE_X11Y70.B       Tilo                  0.094   datapath_map/alu_map/DATA_OUT<0>_bdd487
                                                       datapath_map/alu_map/DATA_OUT<0>34220
    SLICE_X19Y74.A6      net (fanout=3)        0.672   datapath_map/alu_map/DATA_OUT<0>_bdd47
    SLICE_X19Y74.A       Tilo                  0.094   datapath_map/alu_map/DATA_OUT<10>_bdd64
                                                       datapath_map/alu_map/DATA_OUT<0>3051
    SLICE_X18Y73.B1      net (fanout=4)        0.897   datapath_map/alu_map/DATA_OUT<0>_bdd602
    SLICE_X18Y73.B       Tilo                  0.094   datapath_map/alu_map/DATA_OUT<21>_bdd10
                                                       datapath_map/alu_map/DATA_OUT<17>9
    SLICE_X19Y65.D2      net (fanout=5)        1.289   datapath_map/alu_map/DATA_OUT<17>_bdd18
    SLICE_X19Y65.D       Tilo                  0.094   datapath_map/alu_map/DATA_OUT<25>1241
                                                       datapath_map/alu_map/DATA_OUT<25>1241
    SLICE_X16Y64.CX      net (fanout=2)        0.315   datapath_map/alu_map/DATA_OUT<25>1241
    SLICE_X16Y64.CMUX    Taxc                  0.335   N841
                                                       datapath_map/alu_map/DATA_OUT<25>1280_SW0
    SLICE_X17Y66.A3      net (fanout=1)        0.593   N841
    SLICE_X17Y66.A       Tilo                  0.094   datapath_map/aluout<26>
                                                       datapath_map/alu_map/DATA_OUT<25>1305
    SLICE_X20Y69.B3      net (fanout=2)        0.920   datapath_map/data_out<25>
    SLICE_X20Y69.B       Tilo                  0.094   datapath_map/aluout<14>
                                                       datapath_map/aluzero_cmp_eq000035
    SLICE_X27Y69.A1      net (fanout=1)        1.009   datapath_map/aluzero_cmp_eq000035
    SLICE_X27Y69.A       Tilo                  0.094   datapath_map/pc<2>
                                                       datapath_map/pccont
    SLICE_X33Y68.C5      net (fanout=32)       1.068   datapath_map/pccont
    SLICE_X33Y68.CLK     Tas                   0.029   datapath_map/pc<6>
                                                       datapath_map/pc_5_rstpot
                                                       datapath_map/pc_5
    -------------------------------------------------  ---------------------------
    Total                                     14.070ns (3.306ns logic, 10.764ns route)
                                                       (23.5% logic, 76.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.054ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ram_map/blockram_map/Mram_ram3 (RAM)
  Destination:          datapath_map/pc_5 (FF)
  Requirement:          14.520ns
  Data Path Delay:      13.928ns (Levels of Logic = 9)
  Clock Path Skew:      -0.503ns (1.083 - 1.586)
  Source Clock:         ZCLKMA_1_OBUF rising at 0.000ns
  Destination Clock:    ZCLKMA_1_OBUF rising at 14.520ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ram_map/blockram_map/Mram_ram3 to datapath_map/pc_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X0Y3.DOBDOL0  Trcko_DOB             2.190   ram_map/blockram_map/Mram_ram3
                                                       ram_map/blockram_map/Mram_ram3
    SLICE_X7Y53.B2       net (fanout=22)       2.452   IR<2>
    SLICE_X7Y53.B        Tilo                  0.094   MDR<12>
                                                       datapath_map/oper<1>1
    SLICE_X1Y64.B2       net (fanout=123)      2.137   datapath_map/oper<1>
    SLICE_X1Y64.COUT     Topcyb                0.501   datapath_map/alu_map/Maddsub_DATA_OUT_addsub0000_cy<27>
                                                       datapath_map/alu_map/Maddsub_DATA_OUT_addsub0000_lut<25>
                                                       datapath_map/alu_map/Maddsub_DATA_OUT_addsub0000_cy<27>
    SLICE_X1Y65.CIN      net (fanout=1)        0.000   datapath_map/alu_map/Maddsub_DATA_OUT_addsub0000_cy<27>
    SLICE_X1Y65.CMUX     Tcinc                 0.334   datapath_map/alu_map/DATA_OUT_addsub0000<31>
                                                       datapath_map/alu_map/Maddsub_DATA_OUT_addsub0000_xor<31>
    SLICE_X11Y68.A2      net (fanout=4)        1.490   datapath_map/alu_map/DATA_OUT_addsub0000<30>
    SLICE_X11Y68.A       Tilo                  0.094   N1394
                                                       datapath_map/alu_map/DATA_OUT<30>1197_SW0_G
    SLICE_X11Y68.C6      net (fanout=1)        0.292   N1395
    SLICE_X11Y68.CMUX    Tilo                  0.392   N1394
                                                       datapath_map/alu_map/DATA_OUT<30>1233_G
                                                       datapath_map/alu_map/DATA_OUT<30>1233
    SLICE_X26Y70.A1      net (fanout=1)        1.335   datapath_map/alu_map/DATA_OUT<30>1233
    SLICE_X26Y70.A       Tilo                  0.094   datapath_map/aluout<31>
                                                       datapath_map/alu_map/DATA_OUT<30>1535
    SLICE_X27Y70.B3      net (fanout=2)        0.572   datapath_map/data_out<30>
    SLICE_X27Y70.B       Tilo                  0.094   datapath_map/aluout<4>
                                                       datapath_map/aluzero_cmp_eq000071
    SLICE_X27Y69.A4      net (fanout=1)        0.666   datapath_map/aluzero_cmp_eq000071
    SLICE_X27Y69.A       Tilo                  0.094   datapath_map/pc<2>
                                                       datapath_map/pccont
    SLICE_X33Y68.C5      net (fanout=32)       1.068   datapath_map/pccont
    SLICE_X33Y68.CLK     Tas                   0.029   datapath_map/pc<6>
                                                       datapath_map/pc_5_rstpot
                                                       datapath_map/pc_5
    -------------------------------------------------  ---------------------------
    Total                                     13.928ns (3.916ns logic, 10.012ns route)
                                                       (28.1% logic, 71.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.055ns (requirement - (data path - clock path skew + uncertainty))
  Source:               datapath_map/register_file_map/Mram_regf (RAM)
  Destination:          datapath_map/pc_5 (FF)
  Requirement:          14.520ns
  Data Path Delay:      14.048ns (Levels of Logic = 13)
  Clock Path Skew:      -0.382ns (1.083 - 1.465)
  Source Clock:         ZCLKMA_1_OBUF rising at 0.000ns
  Destination Clock:    ZCLKMA_1_OBUF rising at 14.520ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: datapath_map/register_file_map/Mram_regf to datapath_map/pc_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X0Y12.DOADOL5 Trcko_DO              2.180   datapath_map/register_file_map/Mram_regf
                                                       datapath_map/register_file_map/Mram_regf
    SLICE_X7Y62.A5       net (fanout=5)        0.778   datapath_map/read_data1<5>
    SLICE_X7Y62.A        Tilo                  0.094   N984
                                                       controller_map/phase_FSM_Out23_SW1
    SLICE_X6Y64.C5       net (fanout=1)        0.389   N982
    SLICE_X6Y64.C        Tilo                  0.094   datapath_map/data_in1<20>
                                                       datapath_map/data_in1<5>1
    SLICE_X7Y67.D2       net (fanout=8)        1.263   datapath_map/data_in1<5>
    SLICE_X7Y67.D        Tilo                  0.094   datapath_map/alu_map/DATA_OUT<0>119102
                                                       datapath_map/alu_map/DATA_OUT<0>75102
    SLICE_X6Y69.D5       net (fanout=18)       0.434   datapath_map/alu_map/DATA_OUT<0>119102
    SLICE_X6Y69.D        Tilo                  0.094   N1244
                                                       datapath_map/alu_map/DATA_OUT<0>75220_SW0
    SLICE_X6Y69.C3       net (fanout=5)        0.911   N1244
    SLICE_X6Y69.C        Tilo                  0.094   N1244
                                                       datapath_map/alu_map/DATA_OUT<0>431
    SLICE_X6Y72.B3       net (fanout=6)        0.960   datapath_map/alu_map/DATA_OUT<0>_bdd48
    SLICE_X6Y72.B        Tilo                  0.094   N653
                                                       datapath_map/alu_map/DATA_OUT<13>14_SW4
    SLICE_X14Y74.A6      net (fanout=3)        0.819   N651
    SLICE_X14Y74.A       Tilo                  0.094   datapath_map/alu_map/DATA_OUT<3>_bdd11
                                                       datapath_map/alu_map/DATA_OUT<13>14
    SLICE_X23Y71.B1      net (fanout=2)        1.072   datapath_map/alu_map/DATA_OUT<13>_bdd28
    SLICE_X23Y71.B       Tilo                  0.094   datapath_map/alu_map/DATA_OUT<11>_bdd5
                                                       datapath_map/alu_map/DATA_OUT<15>1234
    SLICE_X25Y72.D2      net (fanout=2)        0.758   datapath_map/alu_map/DATA_OUT<15>1234
    SLICE_X25Y72.D       Tilo                  0.094   N758
                                                       datapath_map/alu_map/DATA_OUT<15>1160_SW1
    SLICE_X20Y69.A2      net (fanout=1)        1.087   N758
    SLICE_X20Y69.A       Tilo                  0.094   datapath_map/aluout<14>
                                                       datapath_map/alu_map/DATA_OUT<15>1295
    SLICE_X20Y69.B6      net (fanout=2)        0.163   datapath_map/data_out<15>
    SLICE_X20Y69.B       Tilo                  0.094   datapath_map/aluout<14>
                                                       datapath_map/aluzero_cmp_eq000035
    SLICE_X27Y69.A1      net (fanout=1)        1.009   datapath_map/aluzero_cmp_eq000035
    SLICE_X27Y69.A       Tilo                  0.094   datapath_map/pc<2>
                                                       datapath_map/pccont
    SLICE_X33Y68.C5      net (fanout=32)       1.068   datapath_map/pccont
    SLICE_X33Y68.CLK     Tas                   0.029   datapath_map/pc<6>
                                                       datapath_map/pc_5_rstpot
                                                       datapath_map/pc_5
    -------------------------------------------------  ---------------------------
    Total                                     14.048ns (3.337ns logic, 10.711ns route)
                                                       (23.8% logic, 76.2% route)

--------------------------------------------------------------------------------

Paths for end point datapath_map/pc_6 (SLICE_X33Y68.D6), 1395437 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.065ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ram_map/blockram_map/Mram_ram16 (RAM)
  Destination:          datapath_map/pc_6 (FF)
  Requirement:          14.520ns
  Data Path Delay:      14.054ns (Levels of Logic = 10)
  Clock Path Skew:      -0.366ns (1.083 - 1.449)
  Source Clock:         ZCLKMA_1_OBUF rising at 0.000ns
  Destination Clock:    ZCLKMA_1_OBUF rising at 14.520ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ram_map/blockram_map/Mram_ram16 to datapath_map/pc_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X0Y14.DOBDOL0 Trcko_DOB             2.190   ram_map/blockram_map/Mram_ram16
                                                       ram_map/blockram_map/Mram_ram16
    SLICE_X8Y49.B6       net (fanout=31)       1.880   IR<15>
    SLICE_X8Y49.B        Tilo                  0.094   datapath_map/data_in2<27>
                                                       datapath_map/data_in2<27>1
    SLICE_X11Y70.B2      net (fanout=10)       2.121   datapath_map/data_in2<27>
    SLICE_X11Y70.B       Tilo                  0.094   datapath_map/alu_map/DATA_OUT<0>_bdd487
                                                       datapath_map/alu_map/DATA_OUT<0>34220
    SLICE_X19Y74.A6      net (fanout=3)        0.672   datapath_map/alu_map/DATA_OUT<0>_bdd47
    SLICE_X19Y74.A       Tilo                  0.094   datapath_map/alu_map/DATA_OUT<10>_bdd64
                                                       datapath_map/alu_map/DATA_OUT<0>3051
    SLICE_X18Y73.B1      net (fanout=4)        0.897   datapath_map/alu_map/DATA_OUT<0>_bdd602
    SLICE_X18Y73.B       Tilo                  0.094   datapath_map/alu_map/DATA_OUT<21>_bdd10
                                                       datapath_map/alu_map/DATA_OUT<17>9
    SLICE_X19Y65.D2      net (fanout=5)        1.289   datapath_map/alu_map/DATA_OUT<17>_bdd18
    SLICE_X19Y65.D       Tilo                  0.094   datapath_map/alu_map/DATA_OUT<25>1241
                                                       datapath_map/alu_map/DATA_OUT<25>1241
    SLICE_X16Y64.CX      net (fanout=2)        0.315   datapath_map/alu_map/DATA_OUT<25>1241
    SLICE_X16Y64.CMUX    Taxc                  0.335   N841
                                                       datapath_map/alu_map/DATA_OUT<25>1280_SW0
    SLICE_X17Y66.A3      net (fanout=1)        0.593   N841
    SLICE_X17Y66.A       Tilo                  0.094   datapath_map/aluout<26>
                                                       datapath_map/alu_map/DATA_OUT<25>1305
    SLICE_X20Y69.B3      net (fanout=2)        0.920   datapath_map/data_out<25>
    SLICE_X20Y69.B       Tilo                  0.094   datapath_map/aluout<14>
                                                       datapath_map/aluzero_cmp_eq000035
    SLICE_X27Y69.A1      net (fanout=1)        1.009   datapath_map/aluzero_cmp_eq000035
    SLICE_X27Y69.A       Tilo                  0.094   datapath_map/pc<2>
                                                       datapath_map/pccont
    SLICE_X33Y68.D6      net (fanout=32)       1.053   datapath_map/pccont
    SLICE_X33Y68.CLK     Tas                   0.028   datapath_map/pc<6>
                                                       datapath_map/pc_6_rstpot
                                                       datapath_map/pc_6
    -------------------------------------------------  ---------------------------
    Total                                     14.054ns (3.305ns logic, 10.749ns route)
                                                       (23.5% logic, 76.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.070ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ram_map/blockram_map/Mram_ram3 (RAM)
  Destination:          datapath_map/pc_6 (FF)
  Requirement:          14.520ns
  Data Path Delay:      13.912ns (Levels of Logic = 9)
  Clock Path Skew:      -0.503ns (1.083 - 1.586)
  Source Clock:         ZCLKMA_1_OBUF rising at 0.000ns
  Destination Clock:    ZCLKMA_1_OBUF rising at 14.520ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ram_map/blockram_map/Mram_ram3 to datapath_map/pc_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X0Y3.DOBDOL0  Trcko_DOB             2.190   ram_map/blockram_map/Mram_ram3
                                                       ram_map/blockram_map/Mram_ram3
    SLICE_X7Y53.B2       net (fanout=22)       2.452   IR<2>
    SLICE_X7Y53.B        Tilo                  0.094   MDR<12>
                                                       datapath_map/oper<1>1
    SLICE_X1Y64.B2       net (fanout=123)      2.137   datapath_map/oper<1>
    SLICE_X1Y64.COUT     Topcyb                0.501   datapath_map/alu_map/Maddsub_DATA_OUT_addsub0000_cy<27>
                                                       datapath_map/alu_map/Maddsub_DATA_OUT_addsub0000_lut<25>
                                                       datapath_map/alu_map/Maddsub_DATA_OUT_addsub0000_cy<27>
    SLICE_X1Y65.CIN      net (fanout=1)        0.000   datapath_map/alu_map/Maddsub_DATA_OUT_addsub0000_cy<27>
    SLICE_X1Y65.CMUX     Tcinc                 0.334   datapath_map/alu_map/DATA_OUT_addsub0000<31>
                                                       datapath_map/alu_map/Maddsub_DATA_OUT_addsub0000_xor<31>
    SLICE_X11Y68.A2      net (fanout=4)        1.490   datapath_map/alu_map/DATA_OUT_addsub0000<30>
    SLICE_X11Y68.A       Tilo                  0.094   N1394
                                                       datapath_map/alu_map/DATA_OUT<30>1197_SW0_G
    SLICE_X11Y68.C6      net (fanout=1)        0.292   N1395
    SLICE_X11Y68.CMUX    Tilo                  0.392   N1394
                                                       datapath_map/alu_map/DATA_OUT<30>1233_G
                                                       datapath_map/alu_map/DATA_OUT<30>1233
    SLICE_X26Y70.A1      net (fanout=1)        1.335   datapath_map/alu_map/DATA_OUT<30>1233
    SLICE_X26Y70.A       Tilo                  0.094   datapath_map/aluout<31>
                                                       datapath_map/alu_map/DATA_OUT<30>1535
    SLICE_X27Y70.B3      net (fanout=2)        0.572   datapath_map/data_out<30>
    SLICE_X27Y70.B       Tilo                  0.094   datapath_map/aluout<4>
                                                       datapath_map/aluzero_cmp_eq000071
    SLICE_X27Y69.A4      net (fanout=1)        0.666   datapath_map/aluzero_cmp_eq000071
    SLICE_X27Y69.A       Tilo                  0.094   datapath_map/pc<2>
                                                       datapath_map/pccont
    SLICE_X33Y68.D6      net (fanout=32)       1.053   datapath_map/pccont
    SLICE_X33Y68.CLK     Tas                   0.028   datapath_map/pc<6>
                                                       datapath_map/pc_6_rstpot
                                                       datapath_map/pc_6
    -------------------------------------------------  ---------------------------
    Total                                     13.912ns (3.915ns logic, 9.997ns route)
                                                       (28.1% logic, 71.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.071ns (requirement - (data path - clock path skew + uncertainty))
  Source:               datapath_map/register_file_map/Mram_regf (RAM)
  Destination:          datapath_map/pc_6 (FF)
  Requirement:          14.520ns
  Data Path Delay:      14.032ns (Levels of Logic = 13)
  Clock Path Skew:      -0.382ns (1.083 - 1.465)
  Source Clock:         ZCLKMA_1_OBUF rising at 0.000ns
  Destination Clock:    ZCLKMA_1_OBUF rising at 14.520ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: datapath_map/register_file_map/Mram_regf to datapath_map/pc_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X0Y12.DOADOL5 Trcko_DO              2.180   datapath_map/register_file_map/Mram_regf
                                                       datapath_map/register_file_map/Mram_regf
    SLICE_X7Y62.A5       net (fanout=5)        0.778   datapath_map/read_data1<5>
    SLICE_X7Y62.A        Tilo                  0.094   N984
                                                       controller_map/phase_FSM_Out23_SW1
    SLICE_X6Y64.C5       net (fanout=1)        0.389   N982
    SLICE_X6Y64.C        Tilo                  0.094   datapath_map/data_in1<20>
                                                       datapath_map/data_in1<5>1
    SLICE_X7Y67.D2       net (fanout=8)        1.263   datapath_map/data_in1<5>
    SLICE_X7Y67.D        Tilo                  0.094   datapath_map/alu_map/DATA_OUT<0>119102
                                                       datapath_map/alu_map/DATA_OUT<0>75102
    SLICE_X6Y69.D5       net (fanout=18)       0.434   datapath_map/alu_map/DATA_OUT<0>119102
    SLICE_X6Y69.D        Tilo                  0.094   N1244
                                                       datapath_map/alu_map/DATA_OUT<0>75220_SW0
    SLICE_X6Y69.C3       net (fanout=5)        0.911   N1244
    SLICE_X6Y69.C        Tilo                  0.094   N1244
                                                       datapath_map/alu_map/DATA_OUT<0>431
    SLICE_X6Y72.B3       net (fanout=6)        0.960   datapath_map/alu_map/DATA_OUT<0>_bdd48
    SLICE_X6Y72.B        Tilo                  0.094   N653
                                                       datapath_map/alu_map/DATA_OUT<13>14_SW4
    SLICE_X14Y74.A6      net (fanout=3)        0.819   N651
    SLICE_X14Y74.A       Tilo                  0.094   datapath_map/alu_map/DATA_OUT<3>_bdd11
                                                       datapath_map/alu_map/DATA_OUT<13>14
    SLICE_X23Y71.B1      net (fanout=2)        1.072   datapath_map/alu_map/DATA_OUT<13>_bdd28
    SLICE_X23Y71.B       Tilo                  0.094   datapath_map/alu_map/DATA_OUT<11>_bdd5
                                                       datapath_map/alu_map/DATA_OUT<15>1234
    SLICE_X25Y72.D2      net (fanout=2)        0.758   datapath_map/alu_map/DATA_OUT<15>1234
    SLICE_X25Y72.D       Tilo                  0.094   N758
                                                       datapath_map/alu_map/DATA_OUT<15>1160_SW1
    SLICE_X20Y69.A2      net (fanout=1)        1.087   N758
    SLICE_X20Y69.A       Tilo                  0.094   datapath_map/aluout<14>
                                                       datapath_map/alu_map/DATA_OUT<15>1295
    SLICE_X20Y69.B6      net (fanout=2)        0.163   datapath_map/data_out<15>
    SLICE_X20Y69.B       Tilo                  0.094   datapath_map/aluout<14>
                                                       datapath_map/aluzero_cmp_eq000035
    SLICE_X27Y69.A1      net (fanout=1)        1.009   datapath_map/aluzero_cmp_eq000035
    SLICE_X27Y69.A       Tilo                  0.094   datapath_map/pc<2>
                                                       datapath_map/pccont
    SLICE_X33Y68.D6      net (fanout=32)       1.053   datapath_map/pccont
    SLICE_X33Y68.CLK     Tas                   0.028   datapath_map/pc<6>
                                                       datapath_map/pc_6_rstpot
                                                       datapath_map/pc_6
    -------------------------------------------------  ---------------------------
    Total                                     14.032ns (3.336ns logic, 10.696ns route)
                                                       (23.8% logic, 76.2% route)

--------------------------------------------------------------------------------

Paths for end point datapath_map/pc_16 (SLICE_X26Y69.B1), 1395437 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.140ns (requirement - (data path - clock path skew + uncertainty))
  Source:               datapath_map/pc_8 (FF)
  Destination:          datapath_map/pc_16 (FF)
  Requirement:          14.520ns
  Data Path Delay:      14.341ns (Levels of Logic = 13)
  Clock Path Skew:      -0.004ns (1.150 - 1.154)
  Source Clock:         ZCLKMA_1_OBUF rising at 0.000ns
  Destination Clock:    ZCLKMA_1_OBUF rising at 14.520ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: datapath_map/pc_8 to datapath_map/pc_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y68.BQ      Tcko                  0.450   datapath_map/pc<10>
                                                       datapath_map/pc_8
    SLICE_X6Y61.C2       net (fanout=67)       2.690   datapath_map/pc<8>
    SLICE_X6Y61.C        Tilo                  0.094   N911
                                                       datapath_map/data_in1<8>1_SW0
    SLICE_X7Y61.C5       net (fanout=1)        0.226   N777
    SLICE_X7Y61.C        Tilo                  0.094   datapath_map/alu_map/DATA_OUT<18>199
                                                       datapath_map/data_in1<8>1
    SLICE_X8Y66.B2       net (fanout=8)        1.588   datapath_map/data_in1<8>
    SLICE_X8Y66.B        Tilo                  0.094   datapath_map/alu_map/DATA_OUT<0>_bdd216
                                                       datapath_map/alu_map/DATA_OUT<0>6637
    SLICE_X8Y68.D5       net (fanout=13)       1.058   datapath_map/alu_map/DATA_OUT<0>11037
    SLICE_X8Y68.D        Tilo                  0.094   datapath_map/alu_map/DATA_OUT<0>_bdd169
                                                       datapath_map/alu_map/DATA_OUT<0>871
    SLICE_X17Y65.B1      net (fanout=22)       1.856   datapath_map/alu_map/DATA_OUT<0>_bdd169
    SLICE_X17Y65.B       Tilo                  0.094   datapath_map/alu_map/DATA_OUT<10>_bdd37
                                                       datapath_map/alu_map/DATA_OUT<0>3211
    SLICE_X21Y65.B3      net (fanout=2)        0.603   datapath_map/alu_map/DATA_OUT<0>_bdd624
    SLICE_X21Y65.B       Tilo                  0.094   datapath_map/alu_map/DATA_OUT<1>1415
                                                       datapath_map/alu_map/DATA_OUT<1>1415
    SLICE_X19Y68.B4      net (fanout=1)        0.664   datapath_map/alu_map/DATA_OUT<1>1415
    SLICE_X19Y68.B       Tilo                  0.094   datapath_map/alu_map/DATA_OUT<0>_bdd400
                                                       datapath_map/alu_map/DATA_OUT<1>1462
    SLICE_X19Y68.A5      net (fanout=1)        0.224   datapath_map/alu_map/DATA_OUT<1>1462
    SLICE_X19Y68.A       Tilo                  0.094   datapath_map/alu_map/DATA_OUT<0>_bdd400
                                                       datapath_map/alu_map/DATA_OUT<1>1486
    SLICE_X20Y64.A1      net (fanout=1)        1.045   datapath_map/alu_map/DATA_OUT<1>1486
    SLICE_X20Y64.A       Tilo                  0.094   datapath_map/aluout<0>
                                                       datapath_map/alu_map/DATA_OUT<1>1551
    SLICE_X23Y64.CX      net (fanout=2)        0.459   datapath_map/data_out<1>
    SLICE_X23Y64.CMUX    Taxc                  0.330   N816
                                                       datapath_map/aluzero_cmp_eq0000311_SW1
    SLICE_X20Y64.C6      net (fanout=1)        0.303   N816
    SLICE_X20Y64.C       Tilo                  0.094   datapath_map/aluout<0>
                                                       datapath_map/aluzero_cmp_eq0000130_SW0_SW0_SW0
    SLICE_X27Y69.A5      net (fanout=1)        0.749   N1253
    SLICE_X27Y69.A       Tilo                  0.094   datapath_map/pc<2>
                                                       datapath_map/pccont
    SLICE_X26Y69.B1      net (fanout=32)       1.035   datapath_map/pccont
    SLICE_X26Y69.CLK     Tas                   0.027   datapath_map/pc<18>
                                                       datapath_map/pc_16_rstpot
                                                       datapath_map/pc_16
    -------------------------------------------------  ---------------------------
    Total                                     14.341ns (1.841ns logic, 12.500ns route)
                                                       (12.8% logic, 87.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.156ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ram_map/blockram_map/Mram_ram3 (RAM)
  Destination:          datapath_map/pc_16 (FF)
  Requirement:          14.520ns
  Data Path Delay:      13.893ns (Levels of Logic = 9)
  Clock Path Skew:      -0.436ns (1.150 - 1.586)
  Source Clock:         ZCLKMA_1_OBUF rising at 0.000ns
  Destination Clock:    ZCLKMA_1_OBUF rising at 14.520ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ram_map/blockram_map/Mram_ram3 to datapath_map/pc_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X0Y3.DOBDOL0  Trcko_DOB             2.190   ram_map/blockram_map/Mram_ram3
                                                       ram_map/blockram_map/Mram_ram3
    SLICE_X7Y53.B2       net (fanout=22)       2.452   IR<2>
    SLICE_X7Y53.B        Tilo                  0.094   MDR<12>
                                                       datapath_map/oper<1>1
    SLICE_X1Y64.B2       net (fanout=123)      2.137   datapath_map/oper<1>
    SLICE_X1Y64.COUT     Topcyb                0.501   datapath_map/alu_map/Maddsub_DATA_OUT_addsub0000_cy<27>
                                                       datapath_map/alu_map/Maddsub_DATA_OUT_addsub0000_lut<25>
                                                       datapath_map/alu_map/Maddsub_DATA_OUT_addsub0000_cy<27>
    SLICE_X1Y65.CIN      net (fanout=1)        0.000   datapath_map/alu_map/Maddsub_DATA_OUT_addsub0000_cy<27>
    SLICE_X1Y65.CMUX     Tcinc                 0.334   datapath_map/alu_map/DATA_OUT_addsub0000<31>
                                                       datapath_map/alu_map/Maddsub_DATA_OUT_addsub0000_xor<31>
    SLICE_X11Y68.A2      net (fanout=4)        1.490   datapath_map/alu_map/DATA_OUT_addsub0000<30>
    SLICE_X11Y68.A       Tilo                  0.094   N1394
                                                       datapath_map/alu_map/DATA_OUT<30>1197_SW0_G
    SLICE_X11Y68.C6      net (fanout=1)        0.292   N1395
    SLICE_X11Y68.CMUX    Tilo                  0.392   N1394
                                                       datapath_map/alu_map/DATA_OUT<30>1233_G
                                                       datapath_map/alu_map/DATA_OUT<30>1233
    SLICE_X26Y70.A1      net (fanout=1)        1.335   datapath_map/alu_map/DATA_OUT<30>1233
    SLICE_X26Y70.A       Tilo                  0.094   datapath_map/aluout<31>
                                                       datapath_map/alu_map/DATA_OUT<30>1535
    SLICE_X27Y70.B3      net (fanout=2)        0.572   datapath_map/data_out<30>
    SLICE_X27Y70.B       Tilo                  0.094   datapath_map/aluout<4>
                                                       datapath_map/aluzero_cmp_eq000071
    SLICE_X27Y69.A4      net (fanout=1)        0.666   datapath_map/aluzero_cmp_eq000071
    SLICE_X27Y69.A       Tilo                  0.094   datapath_map/pc<2>
                                                       datapath_map/pccont
    SLICE_X26Y69.B1      net (fanout=32)       1.035   datapath_map/pccont
    SLICE_X26Y69.CLK     Tas                   0.027   datapath_map/pc<18>
                                                       datapath_map/pc_16_rstpot
                                                       datapath_map/pc_16
    -------------------------------------------------  ---------------------------
    Total                                     13.893ns (3.914ns logic, 9.979ns route)
                                                       (28.2% logic, 71.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.171ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ram_map/blockram_map/Mram_ram3 (RAM)
  Destination:          datapath_map/pc_16 (FF)
  Requirement:          14.520ns
  Data Path Delay:      13.883ns (Levels of Logic = 9)
  Clock Path Skew:      -0.431ns (1.150 - 1.581)
  Source Clock:         ZCLKMA_1_OBUF rising at 0.000ns
  Destination Clock:    ZCLKMA_1_OBUF rising at 14.520ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ram_map/blockram_map/Mram_ram3 to datapath_map/pc_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X0Y3.DOBDOL0  Trcko_DOWB            2.180   ram_map/blockram_map/Mram_ram3
                                                       ram_map/blockram_map/Mram_ram3
    SLICE_X7Y53.B2       net (fanout=22)       2.452   IR<2>
    SLICE_X7Y53.B        Tilo                  0.094   MDR<12>
                                                       datapath_map/oper<1>1
    SLICE_X1Y64.B2       net (fanout=123)      2.137   datapath_map/oper<1>
    SLICE_X1Y64.COUT     Topcyb                0.501   datapath_map/alu_map/Maddsub_DATA_OUT_addsub0000_cy<27>
                                                       datapath_map/alu_map/Maddsub_DATA_OUT_addsub0000_lut<25>
                                                       datapath_map/alu_map/Maddsub_DATA_OUT_addsub0000_cy<27>
    SLICE_X1Y65.CIN      net (fanout=1)        0.000   datapath_map/alu_map/Maddsub_DATA_OUT_addsub0000_cy<27>
    SLICE_X1Y65.CMUX     Tcinc                 0.334   datapath_map/alu_map/DATA_OUT_addsub0000<31>
                                                       datapath_map/alu_map/Maddsub_DATA_OUT_addsub0000_xor<31>
    SLICE_X11Y68.A2      net (fanout=4)        1.490   datapath_map/alu_map/DATA_OUT_addsub0000<30>
    SLICE_X11Y68.A       Tilo                  0.094   N1394
                                                       datapath_map/alu_map/DATA_OUT<30>1197_SW0_G
    SLICE_X11Y68.C6      net (fanout=1)        0.292   N1395
    SLICE_X11Y68.CMUX    Tilo                  0.392   N1394
                                                       datapath_map/alu_map/DATA_OUT<30>1233_G
                                                       datapath_map/alu_map/DATA_OUT<30>1233
    SLICE_X26Y70.A1      net (fanout=1)        1.335   datapath_map/alu_map/DATA_OUT<30>1233
    SLICE_X26Y70.A       Tilo                  0.094   datapath_map/aluout<31>
                                                       datapath_map/alu_map/DATA_OUT<30>1535
    SLICE_X27Y70.B3      net (fanout=2)        0.572   datapath_map/data_out<30>
    SLICE_X27Y70.B       Tilo                  0.094   datapath_map/aluout<4>
                                                       datapath_map/aluzero_cmp_eq000071
    SLICE_X27Y69.A4      net (fanout=1)        0.666   datapath_map/aluzero_cmp_eq000071
    SLICE_X27Y69.A       Tilo                  0.094   datapath_map/pc<2>
                                                       datapath_map/pccont
    SLICE_X26Y69.B1      net (fanout=32)       1.035   datapath_map/pccont
    SLICE_X26Y69.CLK     Tas                   0.027   datapath_map/pc<18>
                                                       datapath_map/pc_16_rstpot
                                                       datapath_map/pc_16
    -------------------------------------------------  ---------------------------
    Total                                     13.883ns (3.904ns logic, 9.979ns route)
                                                       (28.1% logic, 71.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_SYS_CLK = PERIOD TIMEGRP "SYS_CLK" 14.52 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point datapath_map/fpu_map/fdiv_map/blk00000105 (SLICE_X32Y4.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.316ns (requirement - (clock path skew + uncertainty - data path))
  Source:               datapath_map/fpu_map/fdiv_map/blk0000011c (FF)
  Destination:          datapath_map/fpu_map/fdiv_map/blk00000105 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.327ns (Levels of Logic = 0)
  Clock Path Skew:      0.011ns (0.149 - 0.138)
  Source Clock:         ZCLKMA_1_OBUF rising at 14.520ns
  Destination Clock:    ZCLKMA_1_OBUF rising at 14.520ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: datapath_map/fpu_map/fdiv_map/blk0000011c to datapath_map/fpu_map/fdiv_map/blk00000105
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y4.AQ       Tcko                  0.414   datapath_map/fpu_map/fdiv_map/sig00000265
                                                       datapath_map/fpu_map/fdiv_map/blk0000011c
    SLICE_X32Y4.BX       net (fanout=2)        0.155   datapath_map/fpu_map/fdiv_map/sig00000262
    SLICE_X32Y4.CLK      Tckdi       (-Th)     0.242   datapath_map/fpu_map/fdiv_map/sig000002da
                                                       datapath_map/fpu_map/fdiv_map/blk00000105
    -------------------------------------------------  ---------------------------
    Total                                      0.327ns (0.172ns logic, 0.155ns route)
                                                       (52.6% logic, 47.4% route)

--------------------------------------------------------------------------------

Paths for end point datapath_map/fpu_map/fdiv_map/blk0000003d (SLICE_X54Y0.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.320ns (requirement - (clock path skew + uncertainty - data path))
  Source:               datapath_map/fpu_map/fdiv_map/blk00000054 (FF)
  Destination:          datapath_map/fpu_map/fdiv_map/blk0000003d (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.359ns (Levels of Logic = 0)
  Clock Path Skew:      0.039ns (0.197 - 0.158)
  Source Clock:         ZCLKMA_1_OBUF rising at 14.520ns
  Destination Clock:    ZCLKMA_1_OBUF rising at 14.520ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: datapath_map/fpu_map/fdiv_map/blk00000054 to datapath_map/fpu_map/fdiv_map/blk0000003d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y0.AQ       Tcko                  0.414   datapath_map/fpu_map/fdiv_map/sig0000072c
                                                       datapath_map/fpu_map/fdiv_map/blk00000054
    SLICE_X54Y0.BX       net (fanout=2)        0.176   datapath_map/fpu_map/fdiv_map/sig0000071f
    SLICE_X54Y0.CLK      Tckdi       (-Th)     0.231   datapath_map/fpu_map/fdiv_map/sig00000812
                                                       datapath_map/fpu_map/fdiv_map/blk0000003d
    -------------------------------------------------  ---------------------------
    Total                                      0.359ns (0.183ns logic, 0.176ns route)
                                                       (51.0% logic, 49.0% route)

--------------------------------------------------------------------------------

Paths for end point datapath_map/fpu_map/fdiv_map/blk00000104 (SLICE_X32Y4.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.323ns (requirement - (clock path skew + uncertainty - data path))
  Source:               datapath_map/fpu_map/fdiv_map/blk0000011b (FF)
  Destination:          datapath_map/fpu_map/fdiv_map/blk00000104 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.334ns (Levels of Logic = 0)
  Clock Path Skew:      0.011ns (0.149 - 0.138)
  Source Clock:         ZCLKMA_1_OBUF rising at 14.520ns
  Destination Clock:    ZCLKMA_1_OBUF rising at 14.520ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: datapath_map/fpu_map/fdiv_map/blk0000011b to datapath_map/fpu_map/fdiv_map/blk00000104
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y4.BQ       Tcko                  0.414   datapath_map/fpu_map/fdiv_map/sig00000265
                                                       datapath_map/fpu_map/fdiv_map/blk0000011b
    SLICE_X32Y4.AX       net (fanout=2)        0.156   datapath_map/fpu_map/fdiv_map/sig00000263
    SLICE_X32Y4.CLK      Tckdi       (-Th)     0.236   datapath_map/fpu_map/fdiv_map/sig000002da
                                                       datapath_map/fpu_map/fdiv_map/blk00000104
    -------------------------------------------------  ---------------------------
    Total                                      0.334ns (0.178ns logic, 0.156ns route)
                                                       (53.3% logic, 46.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_SYS_CLK = PERIOD TIMEGRP "SYS_CLK" 14.52 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 12.298ns (period - min period limit)
  Period: 14.520ns
  Min period limit: 2.222ns (450.045MHz) (Tdspper_MULP)
  Physical resource: datapath_map/fpu_map/fmul_map/Madd_frc2_ans1/CLK
  Logical resource: datapath_map/fpu_map/fmul_map/Madd_frc2_ans1/CLK
  Location pin: DSP48_X0Y8.CLK
  Clock network: ZCLKMA_1_OBUF
--------------------------------------------------------------------------------
Slack: 12.298ns (period - min period limit)
  Period: 14.520ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: ram_map/blockram_map/Mram_ram10/CLKAL
  Logical resource: ram_map/blockram_map/Mram_ram10/CLKAL
  Location pin: RAMB36_X0Y20.CLKARDCLKL
  Clock network: ZCLKMA_1_OBUF
--------------------------------------------------------------------------------
Slack: 12.298ns (period - min period limit)
  Period: 14.520ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: ram_map/blockram_map/Mram_ram10/CLKAU
  Logical resource: ram_map/blockram_map/Mram_ram10/CLKAU
  Location pin: RAMB36_X0Y20.CLKARDCLKU
  Clock network: ZCLKMA_1_OBUF
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock MCLK1
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
MCLK1          |   14.471|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 48558848 paths, 0 nets, and 24635 connections

Design statistics:
   Minimum period:  14.471ns{1}   (Maximum frequency:  69.104MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Dec 10 20:31:49 2013 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 625 MB



