#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Mon Jan  1 17:10:01 2024
# Process ID: 15348
# Current directory: C:/Users/Joan/OneDrive/HardwareDesign/HDL_Final/Final_Project/final_project.runs/synth_1
# Command line: vivado.exe -log final.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source final.tcl
# Log file: C:/Users/Joan/OneDrive/HardwareDesign/HDL_Final/Final_Project/final_project.runs/synth_1/final.vds
# Journal file: C:/Users/Joan/OneDrive/HardwareDesign/HDL_Final/Final_Project/final_project.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source final.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Joan/OneDrive/HardwareDesign/HDL_Final/Final_Project/ip/Keyboard-Controller'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/Joan/OneDrive/HardwareDesign/HDL_Final/Final_Project/final_project.cache/ip 
Command: synth_design -top final -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 21804 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 778.258 ; gain = 233.254
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'final' [C:/Users/Joan/OneDrive/HardwareDesign/HDL_Final/Final_Project/final_project.srcs/sources_1/new/final.v:3]
	Parameter IDLE bound to: 2'b00 
	Parameter TYPING bound to: 2'b01 
	Parameter WRITING bound to: 2'b10 
	Parameter KEY_CODES bound to: 198'b001000101000010110000011110000100110000100101000101110000110110000111101000111110001000110001110000001101001001110010001111010001101011001110011001110100001101100001110101001111101001100110001011010 
INFO: [Synth 8-6157] synthesizing module 'clock_divider' [C:/Users/Joan/OneDrive/HardwareDesign/HDL_Final/Final_Project/final_project.srcs/sources_1/new/clock_divider.v:1]
	Parameter n bound to: 14 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clock_divider' (1#1) [C:/Users/Joan/OneDrive/HardwareDesign/HDL_Final/Final_Project/final_project.srcs/sources_1/new/clock_divider.v:1]
INFO: [Synth 8-6157] synthesizing module 'clock_divider__parameterized0' [C:/Users/Joan/OneDrive/HardwareDesign/HDL_Final/Final_Project/final_project.srcs/sources_1/new/clock_divider.v:1]
	Parameter n bound to: 22 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clock_divider__parameterized0' (1#1) [C:/Users/Joan/OneDrive/HardwareDesign/HDL_Final/Final_Project/final_project.srcs/sources_1/new/clock_divider.v:1]
INFO: [Synth 8-6157] synthesizing module 'KeyboardDecoder' [C:/Users/Joan/OneDrive/HardwareDesign/HDL_Final/Final_Project/final_project.srcs/sources_1/new/KeyboardDecoder.v:1]
	Parameter INIT bound to: 2'b00 
	Parameter WAIT_FOR_SIGNAL bound to: 2'b01 
	Parameter GET_SIGNAL_DOWN bound to: 2'b10 
	Parameter WAIT_RELEASE bound to: 2'b11 
	Parameter IS_INIT bound to: 8'b10101010 
	Parameter IS_EXTEND bound to: 8'b11100000 
	Parameter IS_BREAK bound to: 8'b11110000 
INFO: [Synth 8-6157] synthesizing module 'KeyboardCtrl_0' [C:/Users/Joan/OneDrive/HardwareDesign/HDL_Final/Final_Project/final_project.runs/synth_1/.Xil/Vivado-15348-LAPTOP-7A45SF4Q/realtime/KeyboardCtrl_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'KeyboardCtrl_0' (2#1) [C:/Users/Joan/OneDrive/HardwareDesign/HDL_Final/Final_Project/final_project.runs/synth_1/.Xil/Vivado-15348-LAPTOP-7A45SF4Q/realtime/KeyboardCtrl_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'one_pulse' [C:/Users/Joan/OneDrive/HardwareDesign/HDL_Final/Final_Project/final_project.srcs/sources_1/new/one_pulse.v:1]
INFO: [Synth 8-6155] done synthesizing module 'one_pulse' (3#1) [C:/Users/Joan/OneDrive/HardwareDesign/HDL_Final/Final_Project/final_project.srcs/sources_1/new/one_pulse.v:1]
INFO: [Synth 8-226] default block is never used [C:/Users/Joan/OneDrive/HardwareDesign/HDL_Final/Final_Project/final_project.srcs/sources_1/new/KeyboardDecoder.v:64]
INFO: [Synth 8-6155] done synthesizing module 'KeyboardDecoder' (4#1) [C:/Users/Joan/OneDrive/HardwareDesign/HDL_Final/Final_Project/final_project.srcs/sources_1/new/KeyboardDecoder.v:1]
WARNING: [Synth 8-689] width (126) of port connection 'key_down' does not match port width (512) of module 'KeyboardDecoder' [C:/Users/Joan/OneDrive/HardwareDesign/HDL_Final/Final_Project/final_project.srcs/sources_1/new/final.v:51]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Joan/OneDrive/HardwareDesign/HDL_Final/Final_Project/final_project.srcs/sources_1/new/final.v:128]
INFO: [Synth 8-6155] done synthesizing module 'final' (5#1) [C:/Users/Joan/OneDrive/HardwareDesign/HDL_Final/Final_Project/final_project.srcs/sources_1/new/final.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 851.074 ; gain = 306.070
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 851.074 ; gain = 306.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 851.074 ; gain = 306.070
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 851.074 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/Joan/OneDrive/HardwareDesign/HDL_Final/Final_Project/final_project.srcs/sources_1/ip/KeyboardCtrl_0/KeyboardCtrl_0/KeyboardCtrl_0_in_context.xdc] for cell 'kbd/inst'
Finished Parsing XDC File [c:/Users/Joan/OneDrive/HardwareDesign/HDL_Final/Final_Project/final_project.srcs/sources_1/ip/KeyboardCtrl_0/KeyboardCtrl_0/KeyboardCtrl_0_in_context.xdc] for cell 'kbd/inst'
Parsing XDC File [C:/Users/Joan/OneDrive/HardwareDesign/HDL_Final/Final_Project/Basys3_Constraints.xdc]
WARNING: [Vivado 12-584] No ports matched 'JB[0]'. [C:/Users/Joan/OneDrive/HardwareDesign/HDL_Final/Final_Project/Basys3_Constraints.xdc:156]
WARNING: [Vivado 12-584] No ports matched 'JB[0]'. [C:/Users/Joan/OneDrive/HardwareDesign/HDL_Final/Final_Project/Basys3_Constraints.xdc:157]
WARNING: [Vivado 12-584] No ports matched 'JB[1]'. [C:/Users/Joan/OneDrive/HardwareDesign/HDL_Final/Final_Project/Basys3_Constraints.xdc:159]
WARNING: [Vivado 12-584] No ports matched 'JB[1]'. [C:/Users/Joan/OneDrive/HardwareDesign/HDL_Final/Final_Project/Basys3_Constraints.xdc:160]
WARNING: [Vivado 12-584] No ports matched 'JB[2]'. [C:/Users/Joan/OneDrive/HardwareDesign/HDL_Final/Final_Project/Basys3_Constraints.xdc:162]
WARNING: [Vivado 12-584] No ports matched 'JB[2]'. [C:/Users/Joan/OneDrive/HardwareDesign/HDL_Final/Final_Project/Basys3_Constraints.xdc:163]
WARNING: [Vivado 12-584] No ports matched 'JB[3]'. [C:/Users/Joan/OneDrive/HardwareDesign/HDL_Final/Final_Project/Basys3_Constraints.xdc:165]
WARNING: [Vivado 12-584] No ports matched 'JB[3]'. [C:/Users/Joan/OneDrive/HardwareDesign/HDL_Final/Final_Project/Basys3_Constraints.xdc:166]
Finished Parsing XDC File [C:/Users/Joan/OneDrive/HardwareDesign/HDL_Final/Final_Project/Basys3_Constraints.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/Joan/OneDrive/HardwareDesign/HDL_Final/Final_Project/Basys3_Constraints.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/final_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Joan/OneDrive/HardwareDesign/HDL_Final/Final_Project/Basys3_Constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/final_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/final_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 942.758 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 942.758 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 942.758 ; gain = 397.754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 942.758 ; gain = 397.754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for PS2_CLK. (constraint file  c:/Users/Joan/OneDrive/HardwareDesign/HDL_Final/Final_Project/final_project.srcs/sources_1/ip/KeyboardCtrl_0/KeyboardCtrl_0/KeyboardCtrl_0_in_context.xdc, line 1).
Applied set_property CLOCK_BUFFER_TYPE = NONE for PS2_CLK. (constraint file  c:/Users/Joan/OneDrive/HardwareDesign/HDL_Final/Final_Project/final_project.srcs/sources_1/ip/KeyboardCtrl_0/KeyboardCtrl_0/KeyboardCtrl_0_in_context.xdc, line 2).
Applied set_property IO_BUFFER_TYPE = NONE for PS2_DATA. (constraint file  c:/Users/Joan/OneDrive/HardwareDesign/HDL_Final/Final_Project/final_project.srcs/sources_1/ip/KeyboardCtrl_0/KeyboardCtrl_0/KeyboardCtrl_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for PS2_DATA. (constraint file  c:/Users/Joan/OneDrive/HardwareDesign/HDL_Final/Final_Project/final_project.srcs/sources_1/ip/KeyboardCtrl_0/KeyboardCtrl_0/KeyboardCtrl_0_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for kbd/inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 942.758 ; gain = 397.754
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'KeyboardDecoder'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'final'
INFO: [Synth 8-802] inferred FSM for state register 'digit_reg' in module 'final'
INFO: [Synth 8-5546] ROM "key_num" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_led" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "digit" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "key_num" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_led" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "digit" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "display" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    INIT |                               00 |                               00
         WAIT_FOR_SIGNAL |                               01 |                               01
         GET_SIGNAL_DOWN |                               10 |                               10
            WAIT_RELEASE |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'KeyboardDecoder'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              001 |                              000
                  TYPING |                              010 |                              001
                 WRITING |                              100 |                              010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'final'
WARNING: [Synth 8-327] inferring latch for variable 'next_num_reg' [C:/Users/Joan/OneDrive/HardwareDesign/HDL_Final/Final_Project/final_project.srcs/sources_1/new/final.v:175]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 942.758 ; gain = 397.754
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	              512 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	               10 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input    512 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 4     
	   4 Input     10 Bit        Muxes := 1     
	  21 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 11    
	   4 Input      1 Bit        Muxes := 7     
	  22 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module final 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	  21 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	  22 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 3     
Module one_pulse 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module KeyboardDecoder 
Detailed RTL Component Info : 
+---Registers : 
	              512 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input    512 Bit        Muxes := 1     
	   4 Input     10 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 8     
	   4 Input      1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5544] ROM "digit" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5587] ROM size for "key_num" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-3886] merging instance 'LED_reg[1]' (FDC) to 'LED_reg[2]'
INFO: [Synth 8-3886] merging instance 'LED_reg[2]' (FDC) to 'LED_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\LED_reg[3] )
INFO: [Synth 8-3886] merging instance 'LED_reg[4]' (FDC) to 'LED_reg[5]'
INFO: [Synth 8-3886] merging instance 'LED_reg[5]' (FDC) to 'LED_reg[6]'
INFO: [Synth 8-3886] merging instance 'LED_reg[6]' (FDC) to 'LED_reg[7]'
INFO: [Synth 8-3886] merging instance 'LED_reg[8]' (FDC) to 'LED_reg[9]'
INFO: [Synth 8-3886] merging instance 'LED_reg[9]' (FDC) to 'LED_reg[10]'
INFO: [Synth 8-3886] merging instance 'LED_reg[10]' (FDC) to 'LED_reg[11]'
INFO: [Synth 8-3886] merging instance 'LED_reg[12]' (FDC) to 'LED_reg[13]'
INFO: [Synth 8-3886] merging instance 'LED_reg[13]' (FDC) to 'LED_reg[14]'
INFO: [Synth 8-3886] merging instance 'LED_reg[14]' (FDC) to 'LED_reg[15]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 942.758 ; gain = 397.754
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 942.758 ; gain = 397.754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 975.605 ; gain = 430.602
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 983.668 ; gain = 438.664
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 989.438 ; gain = 444.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 989.438 ; gain = 444.434
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 989.438 ; gain = 444.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 989.438 ; gain = 444.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 989.438 ; gain = 444.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 989.438 ; gain = 444.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------+----------+
|      |BlackBox name  |Instances |
+------+---------------+----------+
|1     |KeyboardCtrl_0 |         1|
+------+---------------+----------+

Report Cell Usage: 
+------+---------------+------+
|      |Cell           |Count |
+------+---------------+------+
|1     |KeyboardCtrl_0 |     1|
|2     |BUFG           |     1|
|3     |CARRY4         |     4|
|4     |LUT1           |     1|
|5     |LUT2           |    36|
|6     |LUT3           |    10|
|7     |LUT4           |   157|
|8     |LUT5           |    46|
|9     |LUT6           |    65|
|10    |MUXF7          |    17|
|11    |MUXF8          |     8|
|12    |FDCE           |   157|
|13    |FDPE           |     9|
|14    |FDRE           |    24|
|15    |LDC            |     8|
|16    |LDP            |     8|
|17    |IBUF           |     5|
|18    |OBUF           |    27|
+------+---------------+------+

Report Instance Areas: 
+------+---------+----------------+------+
|      |Instance |Module          |Cells |
+------+---------+----------------+------+
|1     |top      |                |   595|
|2     |  div1   |clock_divider   |    19|
|3     |  kbd    |KeyboardDecoder |   448|
|4     |    op   |one_pulse       |     3|
+------+---------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 989.438 ; gain = 444.434
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:25 ; elapsed = 00:00:34 . Memory (MB): peak = 989.438 ; gain = 352.750
Synthesis Optimization Complete : Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 989.438 ; gain = 444.434
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1001.527 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 45 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1001.527 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 16 instances were transformed.
  LDC => LDCE: 8 instances
  LDP => LDPE: 8 instances

INFO: [Common 17-83] Releasing license: Synthesis
55 Infos, 12 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:39 ; elapsed = 00:00:43 . Memory (MB): peak = 1001.527 ; gain = 703.266
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1001.527 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Joan/OneDrive/HardwareDesign/HDL_Final/Final_Project/final_project.runs/synth_1/final.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file final_utilization_synth.rpt -pb final_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Jan  1 17:10:49 2024...
