// This is a problem dealing with vectors in Verilog
module sign_extend_8to32 (
    input [7:0] in,
    output [31:0] out );
// Build a circuit that sign-extends an 8-bit number to 32 bits
// Insert code here
