<root><simulation><result_generated_time />2023-05-17 20:28:20<layer><layer_spec />{'B': 1, 'K': 1, 'C': 1, 'OY': 38, 'OX': 38, 'IY': 77, 'IX': 77, 'FY': 3, 'FX': 3, 'SY': 2, 'SX': 2, 'SFY': 1, 'SFX': 1, 'G': 128}<im2col_enable />False<total_MAC_operation />1663488<total_data_size_element />{'W': 1152, 'I': 758912, 'O': 184832}<total_data_reuse />{'W': 1444, 'I': 2.1919379321976726, 'O': 9}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />greedy mapping with hint<spatial_utilization_threshold />0.0<unrolling_scheme_index />2/2</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />24</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 30, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 25165824, 34359738368], 'I': [512, 25165824, 34359738368], 'O': [512, 25165824, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [384, 384], [2048, 2048]], 'I': [[64, 64], [384, 384], [2048, 2048]], 'O': [[64, 64], [384, 384], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.07895925, 0.0696813], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.07895925, 0.0696813], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.07895925, 0.0696813], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')], 1: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')]}<mem_area_single_module />{'W': [0.000693826, 20.258474999999997, 93.2871], 'I': [0.000693826, 20.258474999999997, 93.2871], 'O': [0.000693826, 20.258474999999997, 93.2871]}<mem_unroll />{'W': [1, 1, 1], 'I': [960, 1, 1], 'O': [960, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[('OY', 30)], [('OX', 32)]], [], [], []]<I />[[], [[('OY', 30)], [('OX', 32)]], [], []]<O />[[], [[('OY', 30)], [('OX', 32)]], [], []]<greedy_mapping />True<footer_info />{'B': 0, 'K': 0, 'C': 0, 'OY': 8, 'OX': 6, 'FY': 0, 'FX': 0}</spatial_unrolling><temporal_mapping><W />[[('OY', 2), ('OX', 2), ('FX', 3), ('FY', 3)], [], []]<I />[[('OY', 2), ('OX', 2), ('FX', 3), ('FY', 3)], [], []]<O />[[('OY', 2), ('OX', 2), ('FX', 3), ('FY', 3)], [], []]<fully_PE_level_output_stationary />True</temporal_mapping><data_reuse />{'W': [361.0, 4, 1, 1], 'I': [1.0, 2.19, 1.0, 1.0], 'O': [1.0, 9, 1, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [72, 72, 72], 'I': [200, 47432, 47432], 'O': [32, 11552, 11552], 'O_partial': [32, 0, 0], 'O_final': [0, 11552, 11552]}<actual_mem_utilization_individual />{'W': [0.14, 0.0, 0.0], 'I': [0.39, 0.0, 0.0], 'O': [0.06, 0.0, 0.0]}<actual_mem_utilization_shared />{'W': [0.14, 0.01, 0.0], 'I': [0.39, 0.01, 0.0], 'O': [0.06, 0.01, 0.0]}<effective_mem_size_bit />{'W': [24, 72, 72], 'I': [200, 47432, 47432], 'O': [32, 11552, 11552], 'O_partial': [32, 0, 0], 'O_final': [0, 11552, 11552]}<total_unit_count />{'W': [960, 1, 1, 1], 'I': [960, 960, 1, 1], 'O': [960, 960, 1, 1]}<unique_unit_count />{'W': [1, 1, 1, 1], 'I': [960, 960, 1, 1], 'O': [960, 960, 1, 1]}<duplicate_unit_count />{'W': [960.0, 1.0, 1.0, 1.0], 'I': [1.0, 1.0, 1.0, 1.0], 'O': [1.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[1152, 1152], [1152, 1152], [1152, 0]]<I />[[1663488, 758912], [1997952, 758912], [758912, 0]]<O />[[(1478656, 1663488), (184832, 0)], [(0, 491520), (184832, 0)], [(0, 184832), (0, 0)]]<O_partial />[[(1478656, 1663488), (0, 0)], [(0, 0), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (184832, 0)], [(0, 491520), (184832, 0)], [(0, 184832), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[144, 144], [24, 24], [4, 0]]<I />[[207936, 94864], [41624, 15811], [2964, 0]]<O />[[(184832, 207936), (23104, 0)], [(0, 10240), (3851, 0)], [(0, 722), (0, 0)]]<O_partial />[([184832, 207936], [0, 0]), ([0, 0], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [23104, 0]), ([0, 10240], [3851, 0]), ([0, 722], [0, 0])]</mem_access_count_word><mac_count><active />1663488<idle />2760192</mac_count></basic_info><energy><total_energy />3784969.9<mem_energy_breakdown><W />[0.0, 0.0, 0.0]<I />[102.4, 4390.4, 3942.4]<O />[140.8, 1011.2, 960.0]</mem_energy_breakdown><MAC_energy><active_MAC />3636384.8<idle_MAC />138009.6<total />3774394.4</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.0232<utilization_without_data_loading />0.1692<utilization_spatial />0.376<utilization_temporal_with_data_loading />0.0616<mac_utilize_temporal_without_data_loading />0.45</mac_array_utilization><latency><latency_cycle_with_data_loading />74752<latency_cycle_without_data_loading />10240<ideal_computing_cycle />4608<data_loading><load_cycle_total />64512<load_cycle_individual />{'W': [256, 128, 0], 'I': [64000, 41728, 0]}<load_cycle_combined />{'W': 384, 'I': 64128}</data_loading><mem_stalling><mem_stall_cycle_total />5632<mem_stall_cycle_individual />{'W': [[-4480], [-4608, -4608], [-4608, -4608]], 'I': [[-4480], [-4608, -4608], [-4608, -4608]], 'O': [[-4608], [-4608, 5632], [5632, -2688]]}<mem_stall_cycle_shared />{'W': [[-4480], [-4608, 0], [0, 0]], 'I': [[-4480], [-4608, 0], [0, 0]], 'O': [[-4608], [-4608, 5632], [5632, -2688]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [72, 72, 72], 'I': [200, 47432, 47432], 'O': [32, 11552, 11552], 'O_partial': [32, 0, 0], 'O_final': [0, 11552, 11552]}<data_size_each_level_total />{'W': [72, 72, 72], 'I': [192000, 47432, 47432], 'O': [30720, 11552, 11552]}<loop_cycles_each_level />{'W': [36, 36, 36], 'I': [36, 36, 36], 'O': [36, 36, 36]}<top_ir_loop_size />{'W': [1, 1, 1], 'I': [9, 1, 1], 'O': [9, 1, 1]}<req_aver_mem_bw />{'W': [[8.0, 2.0], [2.0, 2.0], [2.0, 2.0]], 'I': [[8.0, 5.6], [5333.3, 3468.7], [3468.7, 3468.7]], 'O': [[8.0, 0.9], [853.3, 853.3], [853.3, 853.3]]}<req_inst_mem_bw />{'W': [[8.0, 2.0], [2.0, 2.0], [2.0, 2.0]], 'I': [[8.0, 50.0], [48000.0, 3468.7], [3468.7, 3468.7]], 'O': [[8.0, 8.0], [7680.0, 853.3], [853.3, 853.3]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 2.0], [2.0, 2.0], [2.0, 0]], 'I': [[8.0, 5.6], [5333.3, 3468.7], [3468.7, 0]], 'O': [[8.0, 0.9], [853.3, 853.3], [853.3, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 2.0], [6188.7, 4324.0], [3470.7, 853.3]], 'I': [[8.0, 5.6], [6188.7, 4324.0], [3470.7, 853.3]], 'O': [[8.0, 0.9], [6188.7, 4324.0], [3470.7, 853.3]]}<output_distinguish />[('psum', 'fsum'), ('fsum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [False, False], [False, True]], 'I': [[True, True], [False, False], [False, True]], 'O': [[True, True], [False, False], [False, True]]}<trans_time_ideal />{'W': [[1, 1, 36], [36, 36, 1], [36, 36, 1]], 'I': [[1, 1, 36], [36, 36, 1], [36, 36, 1]], 'O': [[1, 1, 36], [36, 36, 1], [36, 36, 1]]}<trans_time_real />{'W': [[0, 1, 36], [[1, 36, 1], [0, 36, 1]], [[0, 36, 1], [0, 36, 1]]], 'I': [[0, 1, 36], [[3, 36, 1], [500, 36, 1]], [[325, 36, 1], [61, 36, 1]]], 'O': [[0, 1, 36], [[0, 36, 1], [80, 36, 1]], [[80, 36, 1], [15, 36, 1]]]}<single_stall_cycle />{'W': [[-1], [-35, -36], [-36, -36]], 'I': [[-1], [-33, 464], [289, 25]], 'O': [[-1], [-36, 44], [44, -21]]}<single_stall_count />{'W': [35, 0, 0], 'I': [35, 0, 0], 'O': [36, 1, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [0, 0], 'I': [0, 0], 'O': [36, 0]}, 1: {'W': [0, 0], 'I': [0, 0], 'O': [36, 36]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-36, -36], [0, -36]], 1: [[-36, -36], [0, 0]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />117.1<mem_area />114.9<mem_area_percentage />98.1 %</area></results><elapsed_time_second />0</simulation></root>