INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Backup/Less Important/My programs/Git/MIREA/InfAndCompTechnology/Bachelor/2 course/1 Term/ArchOfCalcMachinesAndSys/project_7/project_7.srcs/sources_1/new/mili.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mealy
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Backup/Less Important/My programs/Git/MIREA/InfAndCompTechnology/Bachelor/2 course/1 Term/ArchOfCalcMachinesAndSys/project_7/project_7.srcs/sources_1/new/moore.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module moore
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Backup/Less Important/My programs/Git/MIREA/InfAndCompTechnology/Bachelor/2 course/1 Term/ArchOfCalcMachinesAndSys/project_7/project_7.srcs/sim_1/new/main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main
