INFO: [SIM 2] *************** CSIM start ***************
INFO: [SIM 4] CSIM will launch GCC as the compiler.
   Compiling ../../../../lab5_template/vhls/testbench.cpp in debug mode
   Compiling ../../../../lab5_template/vhls/image.cpp in debug mode
   Compiling ../../../../lab5_template/vhls/convolution.cpp in debug mode
   Generating csim.exe
INFO: [SIM 1] CSim file generation done with 0 errors.
INFO: [SIM 3] *************** CSIM finish ***************
