- 17th International Conference on High-Performance Computer Architecture (HPCA-17 2011), February 12-16 2011, San Antonio, Texas, USA.IEEE Computer Society 2011, ISBN 978-1-4244-9432-3

## Keynote

- [James R. Larus](http://dblp2.uni-trier.de/pers/hd/l/Larus:James_R=):
  Programming the cloud. 1

## Multithreading and Multicores

- [Krishna K. Rangan](http://dblp2.uni-trier.de/pers/hd/r/Rangan:Krishna_K=), [Michael D. Powell](http://dblp2.uni-trier.de/pers/hd/p/Powell:Michael_D=), [Gu-Yeon Wei](http://dblp2.uni-trier.de/pers/hd/w/Wei:Gu=Yeon), [David M. Brooks](http://dblp2.uni-trier.de/pers/hd/b/Brooks:David_M=):
  Achieving uniform performance and maximizing throughput in the presence of heterogeneity. 3-14

- [Rakesh Ranjan](http://dblp2.uni-trier.de/pers/hd/r/Ranjan:Rakesh), [Fernando Latorre](http://dblp2.uni-trier.de/pers/hd/l/Latorre:Fernando), [Pedro Marcuello](http://dblp2.uni-trier.de/pers/hd/m/Marcuello:Pedro), [Antonio González](http://dblp2.uni-trier.de/pers/hd/g/Gonz=aacute=lez_0001:Antonio):
  Fg-STP: Fine-Grain Single Thread Partitioning on Multicores. 15-24

- [Wilson W. L. Fung](http://dblp2.uni-trier.de/pers/hd/f/Fung:Wilson_W=_L=), [Tor M. Aamodt](http://dblp2.uni-trier.de/pers/hd/a/Aamodt:Tor_M=):
  Thread block compaction for efficient SIMT control flow. 25-36

## Caches and TLB

- [Hamid Reza Ghasemi](http://dblp2.uni-trier.de/pers/hd/g/Ghasemi:Hamid_Reza), [Stark C. Draper](http://dblp2.uni-trier.de/pers/hd/d/Draper:Stark_C=), [Nam Sung Kim](http://dblp2.uni-trier.de/pers/hd/k/Kim:Nam_Sung):
  Low-voltage on-chip cache architecture using heterogeneous cell sizes for high-performance processors. 38-49

- [Clinton Wills Smullen IV](http://dblp2.uni-trier.de/pers/hd/s/Smullen_IV:Clinton_Wills), [Vidyabhushan Mohan](http://dblp2.uni-trier.de/pers/hd/m/Mohan:Vidyabhushan), [Anurag Nigam](http://dblp2.uni-trier.de/pers/hd/n/Nigam:Anurag), [Sudhanva Gurumurthi](http://dblp2.uni-trier.de/pers/hd/g/Gurumurthi:Sudhanva), [Mircea R. Stan](http://dblp2.uni-trier.de/pers/hd/s/Stan:Mircea_R=):
  **Relaxing non-volatility for fast and energy-efficient STT-RAM caches**. 50-61

- [Abhishek Bhattacharjee](http://dblp2.uni-trier.de/pers/hd/b/Bhattacharjee:Abhishek), [Daniel Lustig](http://dblp2.uni-trier.de/pers/hd/l/Lustig:Daniel), [Margaret Martonosi](http://dblp2.uni-trier.de/pers/hd/m/Martonosi:Margaret):
  **Shared last-level TLBs for chip multiprocessors**. 62-63

## Multicores

- [Geoffrey Blake](http://dblp2.uni-trier.de/pers/hd/b/Blake:Geoffrey), [Ronald G. Dreslinski](http://dblp2.uni-trier.de/pers/hd/d/Dreslinski:Ronald_G=), [Trevor N. Mudge](http://dblp2.uni-trier.de/pers/hd/m/Mudge:Trevor_N=):
  **Bloom Filter Guided Transaction Scheduling**. 75-86

- [Mojtaba Mehrara](http://dblp2.uni-trier.de/pers/hd/m/Mehrara:Mojtaba), [Po-Chun Hsu](http://dblp2.uni-trier.de/pers/hd/h/Hsu:Po=Chun), [Mehrzad Samadi](http://dblp2.uni-trier.de/pers/hd/s/Samadi:Mehrzad), [Scott A. Mahlke](http://dblp2.uni-trier.de/pers/hd/m/Mahlke:Scott_A=):
  Dynamic parallelization of JavaScript applications using an ultra-lightweight speculation mechanism. 87-98

- [Sanghoon Lee](http://dblp2.uni-trier.de/pers/hd/l/Lee_0006:Sanghoon), [Devesh Tiwari](http://dblp2.uni-trier.de/pers/hd/t/Tiwari:Devesh), [Yan Solihin](http://dblp2.uni-trier.de/pers/hd/s/Solihin:Yan), [James Tuck](http://dblp2.uni-trier.de/pers/hd/t/Tuck:James):
  HAQu: Hardware-accelerated queueing for fine-grained threading on a chip multiprocessor. 99-110

- [Junli Gu](http://dblp2.uni-trier.de/pers/hd/g/Gu:Junli), [Steven S. Lumetta](http://dblp2.uni-trier.de/pers/hd/l/Lumetta:Steven_S=), [Rakesh Kumar](http://dblp2.uni-trier.de/pers/hd/k/Kumar_0002:Rakesh), [Yihe Sun](http://dblp2.uni-trier.de/pers/hd/s/Sun:Yihe):
  MOPED: Orchestrating interprocess message data on CMPs. 111-120

## Interconnection Networks

- [Christopher Nitta](http://dblp2.uni-trier.de/pers/hd/n/Nitta:Christopher), [Matthew K. Farrens](http://dblp2.uni-trier.de/pers/hd/f/Farrens:Matthew_K=), [Venkatesh Akella](http://dblp2.uni-trier.de/pers/hd/a/Akella:Venkatesh):
  Addressing system-level trimming issues in on-chip nanophotonic networks. 122-131

- [Dana Vantrease](http://dblp2.uni-trier.de/pers/hd/v/Vantrease:Dana), [Mikko H. Lipasti](http://dblp2.uni-trier.de/pers/hd/l/Lipasti:Mikko_H=), [Nathan L. Binkert](http://dblp2.uni-trier.de/pers/hd/b/Binkert:Nathan_L=):
  Atomic Coherence: Leveraging nanophotonics to build race-free cache coherence protocols. 132-143

- [Chris Fallin](http://dblp2.uni-trier.de/pers/hd/f/Fallin:Chris), [Chris Craik](http://dblp2.uni-trier.de/pers/hd/c/Craik:Chris), [Onur Mutlu](http://dblp2.uni-trier.de/pers/hd/m/Mutlu:Onur):
  CHIPPER: A low-complexity bufferless deflection router. 144-155

- [Jian Li](http://dblp2.uni-trier.de/pers/hd/l/Li:Jian), [Wei Huang](http://dblp2.uni-trier.de/pers/hd/h/Huang:Wei), [Charles Lefurgy](http://dblp2.uni-trier.de/pers/hd/l/Lefurgy:Charles), [Lixin Zhang](http://dblp2.uni-trier.de/pers/hd/z/Zhang_0002:Lixin), [Wolfgang E. Denzel](http://dblp2.uni-trier.de/pers/hd/d/Denzel:Wolfgang_E=), [Richard R. Treumann](http://dblp2.uni-trier.de/pers/hd/t/Treumann:Richard_R=), [Kun Wang](http://dblp2.uni-trier.de/pers/hd/w/Wang:Kun):
  Power shifting in Thrifty Interconnection Network. 156-167

## Best Student Paper Session

- [Michael Ferdman](http://dblp2.uni-trier.de/pers/hd/f/Ferdman:Michael), [Pejman Lotfi-Kamran](http://dblp2.uni-trier.de/pers/hd/l/Lotfi=Kamran:Pejman), [Ken Balet](http://dblp2.uni-trier.de/pers/hd/b/Balet:Ken), [Babak Falsafi](http://dblp2.uni-trier.de/pers/hd/f/Falsafi:Babak):
  **Cuckoo directory: A scalable directory for many-core systems**. 169-180

- [Hung-Wei Tseng](http://dblp2.uni-trier.de/pers/hd/t/Tseng:Hung=Wei), [Dean M. Tullsen](http://dblp2.uni-trier.de/pers/hd/t/Tullsen:Dean_M=):
  Data-triggered threads: Eliminating redundant computation. 181-192

- [Jeffery A. Brown](http://dblp2.uni-trier.de/pers/hd/b/Brown:Jeffery_A=), [Leo Porter](http://dblp2.uni-trier.de/pers/hd/p/Porter:Leo), [Dean M. Tullsen](http://dblp2.uni-trier.de/pers/hd/t/Tullsen:Dean_M=):
  **Fast thread migration via cache working set prediction**. 193-204

- [Chao Li](http://dblp2.uni-trier.de/pers/hd/l/Li:Chao), [Wangyuan Zhang](http://dblp2.uni-trier.de/pers/hd/z/Zhang:Wangyuan), [Chang-Burm Cho](http://dblp2.uni-trier.de/pers/hd/c/Cho:Chang=Burm), [Tao Li](http://dblp2.uni-trier.de/pers/hd/l/Li:Tao):
  SolarCore: Solar energy driven multi-core architecture power management. 205-216

## Keynote

- [Kathryn S. McKinley](http://dblp2.uni-trier.de/pers/hd/m/McKinley:Kathryn_S=):
  How's the parallel computing revolution going? 217

## Multicore Caches

- [Hyunjin Lee](http://dblp2.uni-trier.de/pers/hd/l/Lee:Hyunjin), [Sangyeun Cho](http://dblp2.uni-trier.de/pers/hd/c/Cho:Sangyeun), [Bruce R. Childers](http://dblp2.uni-trier.de/pers/hd/c/Childers:Bruce_R=):
  **CloudCache: Expanding and shrinking private caches**. 219-230

- [Shekhar Srikantaiah](http://dblp2.uni-trier.de/pers/hd/s/Srikantaiah:Shekhar), [Emre Kultursay](http://dblp2.uni-trier.de/pers/hd/k/Kultursay:Emre), [Tao Zhang](http://dblp2.uni-trier.de/pers/hd/z/Zhang:Tao), [Mahmut T. Kandemir](http://dblp2.uni-trier.de/pers/hd/k/Kandemir:Mahmut_T=), [Mary Jane Irwin](http://dblp2.uni-trier.de/pers/hd/i/Irwin:Mary_Jane), [Yuan Xie](http://dblp2.uni-trier.de/pers/hd/x/Xie_0001:Yuan):
  **MorphCache: A Reconfigurable Adaptive Multi-level Cache hierarchy**. 231-242

- [R. Manikantan](http://dblp2.uni-trier.de/pers/hd/m/Manikantan:R=), [Kaushik Rajan](http://dblp2.uni-trier.de/pers/hd/r/Rajan:Kaushik), [R. Govindarajan](http://dblp2.uni-trier.de/pers/hd/g/Govindarajan:R=):
  **NUcache: An efficient multicore cache organization based on Next-Use distance**. 243-253

## I/O

- [Guangdeng Liao](http://dblp2.uni-trier.de/pers/hd/l/Liao:Guangdeng), [Xia Zhu](http://dblp2.uni-trier.de/pers/hd/z/Zhu:Xia), [Laxmi N. Bhuyan](http://dblp2.uni-trier.de/pers/hd/b/Bhuyan:Laxmi_N=):
  A new server I/O architecture for high speed networks. 255-265

- [Feng Chen](http://dblp2.uni-trier.de/pers/hd/c/Chen:Feng), [Rubao Lee](http://dblp2.uni-trier.de/pers/hd/l/Lee:Rubao), [Xiaodong Zhang](http://dblp2.uni-trier.de/pers/hd/z/Zhang_0001:Xiaodong):
  **Essential roles of exploiting internal parallelism of flash memory based solid state drives in high-speed data processing**. 266-277

- [Qing Yang](http://dblp2.uni-trier.de/pers/hd/y/Yang_0001:Qing), [Jin Ren](http://dblp2.uni-trier.de/pers/hd/r/Ren:Jin):
  **I-CASH: Intelligently Coupled Array of SSD and HDD**. 278-289

## Industrial Paper Session

- [Niti Madan](http://dblp2.uni-trier.de/pers/hd/m/Madan:Niti), [Alper Buyuktosunoglu](http://dblp2.uni-trier.de/pers/hd/b/Buyuktosunoglu:Alper), [Pradip Bose](http://dblp2.uni-trier.de/pers/hd/b/Bose:Pradip), [Murali Annavaram](http://dblp2.uni-trier.de/pers/hd/a/Annavaram:Murali):
  A case for guarded power gating for multi-core processors. 291-300

- [Xiangyong Ouyang](http://dblp2.uni-trier.de/pers/hd/o/Ouyang:Xiangyong), [David W. Nellans](http://dblp2.uni-trier.de/pers/hd/n/Nellans:David_W=), [Robert Wipfel](http://dblp2.uni-trier.de/pers/hd/w/Wipfel:Robert), [David Flynn](http://dblp2.uni-trier.de/pers/hd/f/Flynn:David), [Dhabaleswar K. Panda](http://dblp2.uni-trier.de/pers/hd/p/Panda:Dhabaleswar_K=):
  **Beyond block I/O: Rethinking traditional storage primitives**. 301-311

- [Rui Hou](http://dblp2.uni-trier.de/pers/hd/h/Hou:Rui), [Lixin Zhang](http://dblp2.uni-trier.de/pers/hd/z/Zhang_0002:Lixin), [Michael C. Huang](http://dblp2.uni-trier.de/pers/hd/h/Huang:Michael_C=), [Kun Wang](http://dblp2.uni-trier.de/pers/hd/w/Wang:Kun), [Hubertus Franke](http://dblp2.uni-trier.de/pers/hd/f/Franke:Hubertus), [Yi Ge](http://dblp2.uni-trier.de/pers/hd/g/Ge:Yi), [Xiaotao Chang](http://dblp2.uni-trier.de/pers/hd/c/Chang:Xiaotao):
  **Efficient data streaming with on-chip accelerators: Opportunities and challenges**. 312-320

- [Javier Carretero](http://dblp2.uni-trier.de/pers/hd/c/Carretero:Javier), [Xavier Vera](http://dblp2.uni-trier.de/pers/hd/v/Vera:Xavier), [Jaume Abella](http://dblp2.uni-trier.de/pers/hd/a/Abella:Jaume), [Tanausú Ramírez](http://dblp2.uni-trier.de/pers/hd/r/Ram=iacute=rez:Tanaus=uacute=), [Matteo Monchiero](http://dblp2.uni-trier.de/pers/hd/m/Monchiero:Matteo), [Antonio González](http://dblp2.uni-trier.de/pers/hd/g/Gonz=aacute=lez_0001:Antonio):
  Hardware/software-based diagnosis of load-store queues using expandable activity logs. 321-331

## Memory Models & Memory Systems

- [Derek Hower](http://dblp2.uni-trier.de/pers/hd/h/Hower:Derek), [Polina Dudnik](http://dblp2.uni-trier.de/pers/hd/d/Dudnik:Polina), [Mark D. Hill](http://dblp2.uni-trier.de/pers/hd/h/Hill:Mark_D=), [David A. Wood](http://dblp2.uni-trier.de/pers/hd/w/Wood:David_A=):
  Calvin: Deterministic or not? Free will to choose. 333-334

- [Madhura Joshi](http://dblp2.uni-trier.de/pers/hd/j/Joshi:Madhura), [Wangyuan Zhang](http://dblp2.uni-trier.de/pers/hd/z/Zhang:Wangyuan), [Tao Li](http://dblp2.uni-trier.de/pers/hd/l/Li:Tao):
  **Mercury: A fast and energy-efficient multi-level cell based Phase Change Memory system**. 345-356

- [Dongyoon Lee](http://dblp2.uni-trier.de/pers/hd/l/Lee:Dongyoon), [Mahmoud Said](http://dblp2.uni-trier.de/pers/hd/s/Said:Mahmoud), [Satish Narayanasamy](http://dblp2.uni-trier.de/pers/hd/n/Narayanasamy:Satish), [Zijiang Yang](http://dblp2.uni-trier.de/pers/hd/y/Yang:Zijiang):
  Offline symbolic analysis to infer Total Store Order. 357-358

- [Jayaram Bobba](http://dblp2.uni-trier.de/pers/hd/b/Bobba:Jayaram), [Marc Lupon](http://dblp2.uni-trier.de/pers/hd/l/Lupon:Marc), [Mark D. Hill](http://dblp2.uni-trier.de/pers/hd/h/Hill:Mark_D=), [David A. Wood](http://dblp2.uni-trier.de/pers/hd/w/Wood:David_A=):
  Safe and efficient supervised memory systems. 369-380

## Modeling & Simulation

- [Yao Zhang](http://dblp2.uni-trier.de/pers/hd/z/Zhang:Yao), [John D. Owens](http://dblp2.uni-trier.de/pers/hd/o/Owens:John_D=):
  A quantitative performance analysis model for GPU architectures. 382-393

- [Hans M. Jacobson](http://dblp2.uni-trier.de/pers/hd/j/Jacobson:Hans_M=), [Alper Buyuktosunoglu](http://dblp2.uni-trier.de/pers/hd/b/Buyuktosunoglu:Alper), [Pradip Bose](http://dblp2.uni-trier.de/pers/hd/b/Bose:Pradip), [Emrah Acar](http://dblp2.uni-trier.de/pers/hd/a/Acar:Emrah), [Richard J. Eickemeyer](http://dblp2.uni-trier.de/pers/hd/e/Eickemeyer:Richard_J=):
  Abstraction and microarchitecture scaling in early-stage power modeling. 394-405

- [Michael Pellauer](http://dblp2.uni-trier.de/pers/hd/p/Pellauer:Michael), [Michael Adler](http://dblp2.uni-trier.de/pers/hd/a/Adler:Michael), [Michel A. Kinsy](http://dblp2.uni-trier.de/pers/hd/k/Kinsy:Michel_A=), [Angshuman Parashar](http://dblp2.uni-trier.de/pers/hd/p/Parashar:Angshuman), [Joel S. Emer](http://dblp2.uni-trier.de/pers/hd/e/Emer:Joel_S=):
  HAsim: FPGA-based high-detail multicore simulation using time-division multiplexing. 406-417

## Uniprocessors

- [Owen Anderson](http://dblp2.uni-trier.de/pers/hd/a/Anderson:Owen), [Emily Fortuna](http://dblp2.uni-trier.de/pers/hd/f/Fortuna:Emily), [Luis Ceze](http://dblp2.uni-trier.de/pers/hd/c/Ceze:Luis), [Susan J. Eggers](http://dblp2.uni-trier.de/pers/hd/e/Eggers:Susan_J=):
  Checked Load: Architectural support for JavaScript type-checking on mobile processors. 419-430

- [Behnam Robatmili](http://dblp2.uni-trier.de/pers/hd/r/Robatmili:Behnam), [Madhu Saravana Sibi Govindan](http://dblp2.uni-trier.de/pers/hd/g/Govindan:Madhu_Saravana_Sibi), [Doug Burger](http://dblp2.uni-trier.de/pers/hd/b/Burger:Doug), [Stephen W. Keckler](http://dblp2.uni-trier.de/pers/hd/k/Keckler:Stephen_W=):
  Exploiting criticality to reduce bottlenecks in distributed uniprocessors. 431-442

- [André Seznec](http://dblp2.uni-trier.de/pers/hd/s/Seznec:Andr=eacute=):
  Storage free confidence estimation for the TAGE branch predictor. 443-454

## Survivabililty, Reliability, and Security

- [Xiaowei Jiang](http://dblp2.uni-trier.de/pers/hd/j/Jiang:Xiaowei), [Yan Solihin](http://dblp2.uni-trier.de/pers/hd/s/Solihin:Yan):
  Architectural framework for supporting operating system survivability. 456-465

- [Doe Hyun Yoon](http://dblp2.uni-trier.de/pers/hd/y/Yoon:Doe_Hyun), [Naveen Muralimanohar](http://dblp2.uni-trier.de/pers/hd/m/Muralimanohar:Naveen), [Jichuan Chang](http://dblp2.uni-trier.de/pers/hd/c/Chang:Jichuan), [Parthasarathy Ranganathan](http://dblp2.uni-trier.de/pers/hd/r/Ranganathan:Parthasarathy), [Norman P. Jouppi](http://dblp2.uni-trier.de/pers/hd/j/Jouppi:Norman_P=), [Mattan Erez](http://dblp2.uni-trier.de/pers/hd/e/Erez:Mattan):
  **FREE-p: Protecting non-volatile memory against both hard and soft errors**. 466-477

- [Moinuddin K. Qureshi](http://dblp2.uni-trier.de/pers/hd/q/Qureshi:Moinuddin_K=), [André Seznec](http://dblp2.uni-trier.de/pers/hd/s/Seznec:Andr=eacute=), [Luis Lastras](http://dblp2.uni-trier.de/pers/hd/l/Lastras:Luis), [Michele Franceschini](http://dblp2.uni-trier.de/pers/hd/f/Franceschini:Michele):
  **Practical and secure PCM systems by online detection of malicious write streams**. 478-489

## Power & Thermal Management

- [Jack Sampson](http://dblp2.uni-trier.de/pers/hd/s/Sampson:Jack), [Ganesh Venkatesh](http://dblp2.uni-trier.de/pers/hd/v/Venkatesh:Ganesh), [Nathan Goulding-Hotta](http://dblp2.uni-trier.de/pers/hd/g/Goulding=Hotta:Nathan), [Saturnino Garcia](http://dblp2.uni-trier.de/pers/hd/g/Garcia:Saturnino), [Steven Swanson](http://dblp2.uni-trier.de/pers/hd/s/Swanson:Steven), [Michael Bedford Taylor](http://dblp2.uni-trier.de/pers/hd/t/Taylor:Michael_Bedford):
  Efficient complex operators for irregular codes. 491-502

- [Venkatraman Govindaraju](http://dblp2.uni-trier.de/pers/hd/g/Govindaraju:Venkatraman), [Chen-Han Ho](http://dblp2.uni-trier.de/pers/hd/h/Ho:Chen=Han), [Karthikeyan Sankaralingam](http://dblp2.uni-trier.de/pers/hd/s/Sankaralingam:Karthikeyan):
  Dynamically Specialized Datapaths for energy efficient computing. 503-514

- [Song Liu](http://dblp2.uni-trier.de/pers/hd/l/Liu:Song), [Brian Leung](http://dblp2.uni-trier.de/pers/hd/l/Leung:Brian), [Alexander Neckar](http://dblp2.uni-trier.de/pers/hd/n/Neckar:Alexander), [Seda Ogrenci Memik](http://dblp2.uni-trier.de/pers/hd/m/Memik:Seda_Ogrenci), [Gokhan Memik](http://dblp2.uni-trier.de/pers/hd/m/Memik:Gokhan), [Nikos Hardavellas](http://dblp2.uni-trier.de/pers/hd/h/Hardavellas:Nikos):
  Hardware/software techniques for DRAM thermal management. 515-525

## Asymmetric & Polymorphic Caches

- [Xiaowei Jiang](http://dblp2.uni-trier.de/pers/hd/j/Jiang:Xiaowei), [Asit K. Mishra](http://dblp2.uni-trier.de/pers/hd/m/Mishra:Asit_K=), [Li Zhao](http://dblp2.uni-trier.de/pers/hd/z/Zhao:Li), [Ravishankar Iyer](http://dblp2.uni-trier.de/pers/hd/i/Iyer:Ravishankar), [Zhen Fang](http://dblp2.uni-trier.de/pers/hd/f/Fang:Zhen), [Sadagopan Srinivasan](http://dblp2.uni-trier.de/pers/hd/s/Srinivasan:Sadagopan), [Srihari Makineni](http://dblp2.uni-trier.de/pers/hd/m/Makineni:Srihari), [Paul Brett](http://dblp2.uni-trier.de/pers/hd/b/Brett:Paul), [Chita R. Das](http://dblp2.uni-trier.de/pers/hd/d/Das:Chita_R=):
  **ACCESS: Smart scheduling for asymmetric cache CMPs**. 527-538

- [Amin Ansari](http://dblp2.uni-trier.de/pers/hd/a/Ansari:Amin), [Shuguang Feng](http://dblp2.uni-trier.de/pers/hd/f/Feng:Shuguang), [Shantanu Gupta](http://dblp2.uni-trier.de/pers/hd/g/Gupta:Shantanu), [Scott A. Mahlke](http://dblp2.uni-trier.de/pers/hd/m/Mahlke:Scott_A=):
  Archipelago: A polymorphic cache design for enabling robust near-threshold operation. 539-550