platform=xilinx_u200_xdma_201830_2
debug=1
save-temps=1
profile_kernel=data:all:all:all

[connectivity]
nk=learners_top:1:top_1
sp=top_1.S:DDR[1]
sp=top_1.Snt:DDR[1]
sp=top_1.acts:DDR[1]
sp=top_1.r:DDR[1]
sp=top_1.done:DDR[1]
sp=top_1.w1bram_out:DDR[1]
sp=top_1.w2bram_out:DDR[1]
sp=top_1.bias1_out:DDR[1]
sp=top_1.bias2_out:DDR[1]
sp=top_1.Qs:DDR[1]
sp=top_1.Loss_sqrt:DDR[1]


nk=Top_tree:1:Top_tree_1
#sp=Top_tree_1.insert_signal:DDR[1]
#sp=Top_tree_1.update_signal:DDR[1]
sp=Top_tree_1.insert_ind:DDR[1]
sp=Top_tree_1.init_priority:DDR[1]
sp=Top_tree_1.ind_o:DDR[1]

stream_connect=top_1.pn_out:Top_tree_1.pn_in:16

slr=top_1:SLR0
slr=Top_tree_1:SLR1


#[profile]
#data=all:all:all
