
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.015955                       # Number of seconds simulated
sim_ticks                                 15954842500                       # Number of ticks simulated
final_tick                                15954842500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  55672                       # Simulator instruction rate (inst/s)
host_op_rate                                    96568                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               19301612                       # Simulator tick rate (ticks/s)
host_mem_usage                                2042184                       # Number of bytes of host memory used
host_seconds                                   826.61                       # Real time elapsed on the host
sim_insts                                    46018712                       # Number of instructions simulated
sim_ops                                      79823588                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::ruby.dir_cntrl0     10084288                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total          10084288                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_written::ruby.dir_cntrl0      1020288                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total        1020288                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::ruby.dir_cntrl0       157567                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total             157567                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::ruby.dir_cntrl0        15942                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total             15942                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::ruby.dir_cntrl0    632051868                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total            632051868                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::ruby.dir_cntrl0     63948485                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total            63948485                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::ruby.dir_cntrl0    696000352                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total           696000352                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.readReqs                     157567                       # Number of read requests accepted
system.mem_ctrls0.avgNetLat                      0.00                       # Average network latency to DRAM controller
system.mem_ctrls0.writeReqs                     15942                       # Number of write requests accepted
system.mem_ctrls0.readBursts                   157567                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                   15942                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.bytesReadDRAM              10083904                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                    384                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten                1018496                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys               10084288                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys             1020288                       # Total written bytes from the system interface side
system.mem_ctrls0.servicedByWrQ                     6                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0            10057                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1             9905                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2             9654                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3             9717                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4             9160                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5             9229                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6             9207                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7             9200                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8             9071                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9             9695                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10           10485                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11           10406                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12           11216                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13           10686                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14           10047                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15            9826                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0             1033                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1              928                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2              964                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3              970                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4              790                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5              759                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6              849                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7              865                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8              820                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9             1028                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10            1252                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11            1267                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12            1299                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13            1142                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14             987                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15             961                       # Per bank write bursts
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.totGap                  15953626500                       # Total gap between requests
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6               157567                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6               15942                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                  77990                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                  41428                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                  21250                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                  10209                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                   4337                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                   1578                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                    585                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                    143                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                     33                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      7                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     1                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                   255                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                   295                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                   683                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                   935                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                   986                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                   988                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                   982                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                   982                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                   981                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                   983                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                   990                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                   984                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                   975                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                   972                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                   974                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                   978                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                   978                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                   972                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                    29                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     4                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples        98276                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   112.969677                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean    87.827290                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev   122.094778                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127        70391     71.63%     71.63% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255        18408     18.73%     90.36% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383         4013      4.08%     94.44% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511         2235      2.27%     96.71% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639         1469      1.49%     98.21% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767         1176      1.20%     99.41% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895          203      0.21%     99.61% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023          178      0.18%     99.79% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151          203      0.21%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total        98276                       # Bytes accessed per row activation
system.mem_ctrls0.rdPerTurnAround::samples          959                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean    164.270073                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    62.227902                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev  2104.564235                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::0-2047          958     99.90%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::63488-65535            1      0.10%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total          959                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples          959                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     16.594369                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    16.569945                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     0.916794                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16             663     69.13%     69.13% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::17              33      3.44%     72.58% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18             254     26.49%     99.06% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19               7      0.73%     99.79% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::20               2      0.21%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total          959                       # Writes before turning the bus around for reads
system.mem_ctrls0.totQLat                  4441936000                       # Total ticks spent queuing
system.mem_ctrls0.totMemAccLat             7396204750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.totBusLat                 787805000                       # Total ticks spent in databus transfers
system.mem_ctrls0.avgQLat                    28191.85                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               46941.85                       # Average memory access latency per DRAM burst
system.mem_ctrls0.avgRdBW                      632.03                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                       63.84                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                   632.05                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                    63.95                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        5.44                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    4.94                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.50                       # Data bus utilization in percentage for writes
system.mem_ctrls0.avgRdQLen                      1.54                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     13.00                       # Average write queue length when enqueuing
system.mem_ctrls0.readRowHits                   71888                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                   3309                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                45.63                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate               20.76                       # Row buffer hit rate for writes
system.mem_ctrls0.avgGap                     91946.97                       # Average gap between requests
system.mem_ctrls0.pageHitRate                   43.34                       # Row buffer hit rate, read and write combined
system.mem_ctrls0_0.actEnergy               330767640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_0.preEnergy               175799580                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_0.readEnergy              543561060                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_0.writeEnergy              37364760                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_0.refreshEnergy        1238499600.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_0.actBackEnergy          1413307020                       # Energy for active background per rank (pJ)
system.mem_ctrls0_0.preBackEnergy            34613280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_0.actPowerDownEnergy     5228154000                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0_0.prePowerDownEnergy      301690560                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0_0.selfRefreshEnergy       142911720                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0_0.totalEnergy            9446908650                       # Total energy per rank (pJ)
system.mem_ctrls0_0.averagePower           592.102909                       # Core power per rank (mW)
system.mem_ctrls0_0.totalIdleTime         12762031250                       # Total Idle time Per DRAM Rank
system.mem_ctrls0_0.memoryStateTime::IDLE     20570750                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::REF    524200000                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::SREF    513908500                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::PRE_PDN    785369000                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT   2646285250                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT_PDN  11464509000                       # Time in different power states
system.mem_ctrls0_1.actEnergy               370937280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_1.preEnergy               197157840                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_1.readEnergy              581424480                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_1.writeEnergy              45706320                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_1.refreshEnergy        1260012000.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_1.actBackEnergy          1537138380                       # Energy for active background per rank (pJ)
system.mem_ctrls0_1.preBackEnergy            35153760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_1.actPowerDownEnergy     5253054450                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0_1.prePowerDownEnergy      272906880                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0_1.selfRefreshEnergy        83475915                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0_1.totalEnergy            9637421505                       # Total energy per rank (pJ)
system.mem_ctrls0_1.averagePower           604.043663                       # Core power per rank (mW)
system.mem_ctrls0_1.totalIdleTime         12491715000                       # Total Idle time Per DRAM Rank
system.mem_ctrls0_1.memoryStateTime::IDLE     21276250                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::REF    533312000                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::SREF    260817000                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::PRE_PDN    710501750                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT   2908346750                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT_PDN  11520588750                       # Time in different power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::ruby.dir_cntrl1     10056704                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total          10056704                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_written::ruby.dir_cntrl1      1024000                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total        1024000                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::ruby.dir_cntrl1       157136                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total             157136                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::ruby.dir_cntrl1        16000                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total             16000                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::ruby.dir_cntrl1    630322988                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total            630322988                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::ruby.dir_cntrl1     64181141                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total            64181141                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::ruby.dir_cntrl1    694504129                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total           694504129                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.readReqs                     157136                       # Number of read requests accepted
system.mem_ctrls1.avgNetLat                      0.00                       # Average network latency to DRAM controller
system.mem_ctrls1.writeReqs                     16000                       # Number of write requests accepted
system.mem_ctrls1.readBursts                   157136                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                   16000                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.bytesReadDRAM              10056192                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                    512                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten                1022976                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys               10056704                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys             1024000                       # Total written bytes from the system interface side
system.mem_ctrls1.servicedByWrQ                     8                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0             9885                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1             9823                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2             9633                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3             9726                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4             9116                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5             9246                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6             9198                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7             9219                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8             9040                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9             9636                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10           10487                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11           10400                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12           11195                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13           10680                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14           10022                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15            9822                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0              960                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1              885                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2              951                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3              992                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4              763                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5              781                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6              871                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7              909                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8              822                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9             1014                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10            1286                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11            1261                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12            1321                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13            1189                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14            1010                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15             969                       # Per bank write bursts
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.totGap                  15954229000                       # Total gap between requests
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6               157136                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6               16000                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                  77939                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                  40877                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                  21215                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                  10087                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                   4441                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                   1729                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                    596                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                    181                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                     51                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                     11                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     1                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                   261                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                   320                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                   684                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                   936                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                   989                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                   993                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                   985                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                   980                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                   995                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                   983                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                   982                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                   980                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                   989                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                   981                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                   978                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                   974                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                   973                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                   972                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                    24                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     6                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples        97753                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   113.336430                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean    88.057623                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev   122.281875                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127        69817     71.42%     71.42% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255        18384     18.81%     90.23% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383         4084      4.18%     94.41% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511         2305      2.36%     96.76% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639         1428      1.46%     98.23% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767         1152      1.18%     99.40% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895          196      0.20%     99.60% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023          189      0.19%     99.80% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151          198      0.20%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total        97753                       # Bytes accessed per row activation
system.mem_ctrls1.rdPerTurnAround::samples          961                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean    163.500520                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    61.475312                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev  2092.627949                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::0-2047          960     99.90%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::63488-65535            1      0.10%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total          961                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples          961                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     16.632674                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    16.607701                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     0.926088                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16             643     66.91%     66.91% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::17              37      3.85%     70.76% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18             273     28.41%     99.17% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19               7      0.73%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::20               1      0.10%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total          961                       # Writes before turning the bus around for reads
system.mem_ctrls1.totQLat                  4472104500                       # Total ticks spent queuing
system.mem_ctrls1.totMemAccLat             7418254500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.totBusLat                 785640000                       # Total ticks spent in databus transfers
system.mem_ctrls1.avgQLat                    28461.54                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               47211.54                       # Average memory access latency per DRAM burst
system.mem_ctrls1.avgRdBW                      630.29                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                       64.12                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                   630.32                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                    64.18                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        5.43                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    4.92                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.50                       # Data bus utilization in percentage for writes
system.mem_ctrls1.avgRdQLen                      1.54                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     13.04                       # Average write queue length when enqueuing
system.mem_ctrls1.readRowHits                   71833                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                   3523                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                45.72                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate               22.02                       # Row buffer hit rate for writes
system.mem_ctrls1.avgGap                     92148.54                       # Average gap between requests
system.mem_ctrls1.pageHitRate                   43.53                       # Row buffer hit rate, read and write combined
system.mem_ctrls1_0.actEnergy               328033020                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_0.preEnergy               174349890                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_0.readEnergy              541540440                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_0.writeEnergy              37124640                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_0.refreshEnergy        1239728880.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_0.actBackEnergy          1405922100                       # Energy for active background per rank (pJ)
system.mem_ctrls1_0.preBackEnergy            35054400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_0.actPowerDownEnergy     5232836550                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1_0.prePowerDownEnergy      306420480                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1_0.selfRefreshEnergy       141683565                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1_0.totalEnergy            9443007645                       # Total energy per rank (pJ)
system.mem_ctrls1_0.averagePower           591.858406                       # Core power per rank (mW)
system.mem_ctrls1_0.totalIdleTime         12779854500                       # Total Idle time Per DRAM Rank
system.mem_ctrls1_0.memoryStateTime::IDLE     21243250                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::REF    524696000                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::SREF    506204750                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::PRE_PDN    798051000                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT   2628888000                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT_PDN  11475759500                       # Time in different power states
system.mem_ctrls1_1.actEnergy               369944820                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_1.preEnergy               196622745                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_1.readEnergy              580353480                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_1.writeEnergy              46311840                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_1.refreshEnergy        1258782720.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_1.actBackEnergy          1530082350                       # Energy for active background per rank (pJ)
system.mem_ctrls1_1.preBackEnergy            37494720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_1.actPowerDownEnergy     5270774040                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1_1.prePowerDownEnergy      258597120                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1_1.selfRefreshEnergy        84704160                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1_1.totalEnergy            9634051065                       # Total energy per rank (pJ)
system.mem_ctrls1_1.averagePower           603.832414                       # Core power per rank (mW)
system.mem_ctrls1_1.totalIdleTime         12501165500                       # Total Idle time Per DRAM Rank
system.mem_ctrls1_1.memoryStateTime::IDLE     28611750                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::REF    532780000                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::SREF    268761250                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::PRE_PDN    673254250                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT   2891873250                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT_PDN  11559562000                       # Time in different power states
system.mem_ctrls2.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls2.bytes_read::ruby.dir_cntrl2     10072064                       # Number of bytes read from this memory
system.mem_ctrls2.bytes_read::total          10072064                       # Number of bytes read from this memory
system.mem_ctrls2.bytes_written::ruby.dir_cntrl2      1026688                       # Number of bytes written to this memory
system.mem_ctrls2.bytes_written::total        1026688                       # Number of bytes written to this memory
system.mem_ctrls2.num_reads::ruby.dir_cntrl2       157376                       # Number of read requests responded to by this memory
system.mem_ctrls2.num_reads::total             157376                       # Number of read requests responded to by this memory
system.mem_ctrls2.num_writes::ruby.dir_cntrl2        16042                       # Number of write requests responded to by this memory
system.mem_ctrls2.num_writes::total             16042                       # Number of write requests responded to by this memory
system.mem_ctrls2.bw_read::ruby.dir_cntrl2    631285705                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_read::total            631285705                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_write::ruby.dir_cntrl2     64349617                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_write::total            64349617                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_total::ruby.dir_cntrl2    695635322                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls2.bw_total::total           695635322                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls2.readReqs                     157376                       # Number of read requests accepted
system.mem_ctrls2.avgNetLat                      0.00                       # Average network latency to DRAM controller
system.mem_ctrls2.writeReqs                     16042                       # Number of write requests accepted
system.mem_ctrls2.readBursts                   157376                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls2.writeBursts                   16042                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls2.bytesReadDRAM              10071488                       # Total number of bytes read from DRAM
system.mem_ctrls2.bytesReadWrQ                    576                       # Total number of bytes read from write queue
system.mem_ctrls2.bytesWritten                1025344                       # Total number of bytes written to DRAM
system.mem_ctrls2.bytesReadSys               10072064                       # Total read bytes from the system interface side
system.mem_ctrls2.bytesWrittenSys             1026688                       # Total written bytes from the system interface side
system.mem_ctrls2.servicedByWrQ                     9                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls2.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls2.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls2.perBankRdBursts::0             9916                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::1             9800                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::2             9623                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::3             9684                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::4             9140                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::5             9200                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::6             9236                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::7             9240                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::8             9031                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::9             9640                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::10           10440                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::11           10419                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::12           11260                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::13           10796                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::14           10115                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::15            9827                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::0              987                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::1              913                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::2              939                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::3              979                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::4              775                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::5              757                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::6              846                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::7              859                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::8              824                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::9             1011                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::10            1246                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::11            1286                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::12            1332                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::13            1267                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::14            1036                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::15             964                       # Per bank write bursts
system.mem_ctrls2.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls2.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls2.totGap                  15953891500                       # Total gap between requests
system.mem_ctrls2.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::6               157376                       # Read request sizes (log2)
system.mem_ctrls2.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::6               16042                       # Write request sizes (log2)
system.mem_ctrls2.rdQLenPdf::0                  77500                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::1                  40576                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::2                  20994                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::3                  10428                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::4                   4806                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::5                   1924                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::6                    744                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::7                    269                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::8                     88                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::9                     23                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::10                    10                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::11                     5                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::15                   245                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::16                   297                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::17                   690                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::18                   944                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::19                   987                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::20                  1001                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::21                   992                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::22                   987                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::23                   989                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::24                   985                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::25                   984                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::26                   984                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::27                   991                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::28                   987                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::29                   989                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::30                   980                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::31                   983                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::32                   978                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::33                    31                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::34                     3                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.bytesPerActivate::samples        98185                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::mean   113.010501                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::gmean    87.784835                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::stdev   122.212189                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::0-127        70485     71.79%     71.79% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::128-255        18255     18.59%     90.38% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::256-383         3887      3.96%     94.34% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::384-511         2335      2.38%     96.72% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::512-639         1483      1.51%     98.23% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::640-767         1165      1.19%     99.41% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::768-895          202      0.21%     99.62% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::896-1023          164      0.17%     99.79% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::1024-1151          209      0.21%    100.00% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::total        98185                       # Bytes accessed per row activation
system.mem_ctrls2.rdPerTurnAround::samples          966                       # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::mean    162.896480                       # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::gmean    60.977471                       # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::stdev  2094.474542                       # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::0-2047          965     99.90%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::63488-65535            1      0.10%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::total          966                       # Reads before turning the bus around for writes
system.mem_ctrls2.wrPerTurnAround::samples          966                       # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::mean     16.584886                       # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::gmean    16.561144                       # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::stdev     0.902810                       # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::16             671     69.46%     69.46% # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::17              31      3.21%     72.67% # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::18             258     26.71%     99.38% # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::19               6      0.62%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::total          966                       # Writes before turning the bus around for reads
system.mem_ctrls2.totQLat                  4627770250                       # Total ticks spent queuing
system.mem_ctrls2.totMemAccLat             7578401500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls2.totBusLat                 786835000                       # Total ticks spent in databus transfers
system.mem_ctrls2.avgQLat                    29407.50                       # Average queueing delay per DRAM burst
system.mem_ctrls2.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls2.avgMemAccLat               48157.50                       # Average memory access latency per DRAM burst
system.mem_ctrls2.avgRdBW                      631.25                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls2.avgWrBW                       64.27                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls2.avgRdBWSys                   631.29                       # Average system read bandwidth in MiByte/s
system.mem_ctrls2.avgWrBWSys                    64.35                       # Average system write bandwidth in MiByte/s
system.mem_ctrls2.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls2.busUtil                        5.43                       # Data bus utilization in percentage
system.mem_ctrls2.busUtilRead                    4.93                       # Data bus utilization in percentage for reads
system.mem_ctrls2.busUtilWrite                   0.50                       # Data bus utilization in percentage for writes
system.mem_ctrls2.avgRdQLen                      1.56                       # Average read queue length when enqueuing
system.mem_ctrls2.avgWrQLen                     12.93                       # Average write queue length when enqueuing
system.mem_ctrls2.readRowHits                   71801                       # Number of row buffer hits during reads
system.mem_ctrls2.writeRowHits                   3392                       # Number of row buffer hits during writes
system.mem_ctrls2.readRowHitRate                45.63                       # Row buffer hit rate for reads
system.mem_ctrls2.writeRowHitRate               21.14                       # Row buffer hit rate for writes
system.mem_ctrls2.avgGap                     91996.74                       # Average gap between requests
system.mem_ctrls2.pageHitRate                   43.36                       # Row buffer hit rate, read and write combined
system.mem_ctrls2_0.actEnergy               328861260                       # Energy for activate commands per rank (pJ)
system.mem_ctrls2_0.preEnergy               174771135                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls2_0.readEnergy              541490460                       # Energy for read commands per rank (pJ)
system.mem_ctrls2_0.writeEnergy              36827100                       # Energy for write commands per rank (pJ)
system.mem_ctrls2_0.refreshEnergy        1226821440.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls2_0.actBackEnergy          1394113410                       # Energy for active background per rank (pJ)
system.mem_ctrls2_0.preBackEnergy            33496800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls2_0.actPowerDownEnergy     5199490980                       # Energy for active power-down per rank (pJ)
system.mem_ctrls2_0.prePowerDownEnergy      303768480                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls2_0.selfRefreshEnergy       164097465                       # Energy for self refresh per rank (pJ)
system.mem_ctrls2_0.totalEnergy            9403819950                       # Total energy per rank (pJ)
system.mem_ctrls2_0.averagePower           589.402243                       # Core power per rank (mW)
system.mem_ctrls2_0.totalIdleTime         12810010500                       # Total Idle time Per DRAM Rank
system.mem_ctrls2_0.memoryStateTime::IDLE     18939250                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::REF    519230000                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::SREF    616706000                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::PRE_PDN    791182000                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::ACT   2606625500                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::ACT_PDN  11402159750                       # Time in different power states
system.mem_ctrls2_1.actEnergy               372251040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls2_1.preEnergy               197840940                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls2_1.readEnergy              582109920                       # Energy for read commands per rank (pJ)
system.mem_ctrls2_1.writeEnergy              46802520                       # Energy for write commands per rank (pJ)
system.mem_ctrls2_1.refreshEnergy        1254480240.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls2_1.actBackEnergy          1536207000                       # Energy for active background per rank (pJ)
system.mem_ctrls2_1.preBackEnergy            37638240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls2_1.actPowerDownEnergy     5274619260                       # Energy for active power-down per rank (pJ)
system.mem_ctrls2_1.prePowerDownEnergy      234457920                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls2_1.selfRefreshEnergy        93931125                       # Energy for self refresh per rank (pJ)
system.mem_ctrls2_1.totalEnergy            9630724845                       # Total energy per rank (pJ)
system.mem_ctrls2_1.averagePower           603.623937                       # Core power per rank (mW)
system.mem_ctrls2_1.totalIdleTime         12487311250                       # Total Idle time Per DRAM Rank
system.mem_ctrls2_1.memoryStateTime::IDLE     29015500                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::REF    530918000                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::SREF    309379500                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::PRE_PDN    610456500                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::ACT   2907276500                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::ACT_PDN  11567796500                       # Time in different power states
system.mem_ctrls3.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls3.bytes_read::ruby.dir_cntrl3     10077824                       # Number of bytes read from this memory
system.mem_ctrls3.bytes_read::total          10077824                       # Number of bytes read from this memory
system.mem_ctrls3.bytes_written::ruby.dir_cntrl3      1023552                       # Number of bytes written to this memory
system.mem_ctrls3.bytes_written::total        1023552                       # Number of bytes written to this memory
system.mem_ctrls3.num_reads::ruby.dir_cntrl3       157466                       # Number of read requests responded to by this memory
system.mem_ctrls3.num_reads::total             157466                       # Number of read requests responded to by this memory
system.mem_ctrls3.num_writes::ruby.dir_cntrl3        15993                       # Number of write requests responded to by this memory
system.mem_ctrls3.num_writes::total             15993                       # Number of write requests responded to by this memory
system.mem_ctrls3.bw_read::ruby.dir_cntrl3    631646724                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_read::total            631646724                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_write::ruby.dir_cntrl3     64153062                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_write::total            64153062                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_total::ruby.dir_cntrl3    695799786                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.bw_total::total           695799786                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.readReqs                     157466                       # Number of read requests accepted
system.mem_ctrls3.avgNetLat                      0.00                       # Average network latency to DRAM controller
system.mem_ctrls3.writeReqs                     15993                       # Number of write requests accepted
system.mem_ctrls3.readBursts                   157466                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls3.writeBursts                   15993                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls3.bytesReadDRAM              10077632                       # Total number of bytes read from DRAM
system.mem_ctrls3.bytesReadWrQ                    192                       # Total number of bytes read from write queue
system.mem_ctrls3.bytesWritten                1022336                       # Total number of bytes written to DRAM
system.mem_ctrls3.bytesReadSys               10077824                       # Total read bytes from the system interface side
system.mem_ctrls3.bytesWrittenSys             1023552                       # Total written bytes from the system interface side
system.mem_ctrls3.servicedByWrQ                     3                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls3.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls3.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls3.perBankRdBursts::0            10004                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::1             9808                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::2             9623                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::3             9682                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::4             9084                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::5             9159                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::6             9215                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::7             9219                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::8             9086                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::9             9672                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::10           10450                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::11           10436                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::12           11246                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::13           10758                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::14           10162                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::15            9859                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::0             1015                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::1              882                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::2              945                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::3              959                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::4              757                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::5              733                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::6              855                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::7              881                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::8              831                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::9              985                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::10            1252                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::11            1302                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::12            1344                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::13            1189                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::14            1063                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::15             981                       # Per bank write bursts
system.mem_ctrls3.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls3.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls3.totGap                  15953935500                       # Total gap between requests
system.mem_ctrls3.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::6               157466                       # Read request sizes (log2)
system.mem_ctrls3.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::6               15993                       # Write request sizes (log2)
system.mem_ctrls3.rdQLenPdf::0                  78151                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::1                  41064                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::2                  21345                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::3                  10208                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::4                   4337                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::5                   1622                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::6                    536                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::7                    156                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::8                     30                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::9                      9                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::10                     2                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::11                     1                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::12                     1                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::13                     1                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::15                   268                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::16                   315                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::17                   700                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::18                   939                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::19                   991                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::20                   988                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::21                   983                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::22                   988                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::23                   980                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::24                   991                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::25                   978                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::26                   979                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::27                   987                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::28                   981                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::29                   974                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::30                   976                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::31                   969                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::32                   974                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::33                    16                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::34                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.bytesPerActivate::samples        98509                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::mean   112.678435                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::gmean    87.688738                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::stdev   121.288665                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::0-127        70737     71.81%     71.81% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::128-255        18353     18.63%     90.44% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::256-383         3897      3.96%     94.39% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::384-511         2363      2.40%     96.79% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::512-639         1426      1.45%     98.24% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::640-767         1189      1.21%     99.45% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::768-895          194      0.20%     99.64% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::896-1023          160      0.16%     99.81% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::1024-1151          190      0.19%    100.00% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::total        98509                       # Bytes accessed per row activation
system.mem_ctrls3.rdPerTurnAround::samples          961                       # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::mean    163.843913                       # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::gmean    61.588029                       # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::stdev  2096.889635                       # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::0-2047          960     99.90%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::63488-65535            1      0.10%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::total          961                       # Reads before turning the bus around for writes
system.mem_ctrls3.wrPerTurnAround::samples          961                       # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::mean     16.622268                       # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::gmean    16.597729                       # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::stdev     0.917358                       # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::16             649     67.53%     67.53% # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::17              31      3.23%     70.76% # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::18             276     28.72%     99.48% # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::19               5      0.52%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::total          961                       # Writes before turning the bus around for reads
system.mem_ctrls3.totQLat                  4459605750                       # Total ticks spent queuing
system.mem_ctrls3.totMemAccLat             7412037000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls3.totBusLat                 787315000                       # Total ticks spent in databus transfers
system.mem_ctrls3.avgQLat                    28321.61                       # Average queueing delay per DRAM burst
system.mem_ctrls3.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls3.avgMemAccLat               47071.61                       # Average memory access latency per DRAM burst
system.mem_ctrls3.avgRdBW                      631.63                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls3.avgWrBW                       64.08                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls3.avgRdBWSys                   631.65                       # Average system read bandwidth in MiByte/s
system.mem_ctrls3.avgWrBWSys                    64.15                       # Average system write bandwidth in MiByte/s
system.mem_ctrls3.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls3.busUtil                        5.44                       # Data bus utilization in percentage
system.mem_ctrls3.busUtilRead                    4.93                       # Data bus utilization in percentage for reads
system.mem_ctrls3.busUtilWrite                   0.50                       # Data bus utilization in percentage for writes
system.mem_ctrls3.avgRdQLen                      1.54                       # Average read queue length when enqueuing
system.mem_ctrls3.avgWrQLen                     13.13                       # Average write queue length when enqueuing
system.mem_ctrls3.readRowHits                   71576                       # Number of row buffer hits during reads
system.mem_ctrls3.writeRowHits                   3350                       # Number of row buffer hits during writes
system.mem_ctrls3.readRowHitRate                45.46                       # Row buffer hit rate for reads
system.mem_ctrls3.writeRowHitRate               20.95                       # Row buffer hit rate for writes
system.mem_ctrls3.avgGap                     91975.25                       # Average gap between requests
system.mem_ctrls3.pageHitRate                   43.20                       # Row buffer hit rate, read and write combined
system.mem_ctrls3_0.actEnergy               329475300                       # Energy for activate commands per rank (pJ)
system.mem_ctrls3_0.preEnergy               175116480                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls3_0.readEnergy              541169160                       # Energy for read commands per rank (pJ)
system.mem_ctrls3_0.writeEnergy              36680940                       # Energy for write commands per rank (pJ)
system.mem_ctrls3_0.refreshEnergy        1234811760.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls3_0.actBackEnergy          1404191580                       # Energy for active background per rank (pJ)
system.mem_ctrls3_0.preBackEnergy            36827520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls3_0.actPowerDownEnergy     5237836590                       # Energy for active power-down per rank (pJ)
system.mem_ctrls3_0.prePowerDownEnergy      286083360                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls3_0.selfRefreshEnergy       149850135                       # Energy for self refresh per rank (pJ)
system.mem_ctrls3_0.totalEnergy            9432325995                       # Total energy per rank (pJ)
system.mem_ctrls3_0.averagePower           591.188913                       # Core power per rank (mW)
system.mem_ctrls3_0.totalIdleTime         12774845250                       # Total Idle time Per DRAM Rank
system.mem_ctrls3_0.memoryStateTime::IDLE     26987500                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::REF    522622000                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::SREF    547449000                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::PRE_PDN    744720750                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::ACT   2627382250                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::ACT_PDN  11485681000                       # Time in different power states
system.mem_ctrls3_1.actEnergy               373893240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls3_1.preEnergy               198725175                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls3_1.readEnergy              583116660                       # Energy for read commands per rank (pJ)
system.mem_ctrls3_1.writeEnergy              46703340                       # Energy for write commands per rank (pJ)
system.mem_ctrls3_1.refreshEnergy        1247104560.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls3_1.actBackEnergy          1539384750                       # Energy for active background per rank (pJ)
system.mem_ctrls3_1.preBackEnergy            33706080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls3_1.actPowerDownEnergy     5228653320                       # Energy for active power-down per rank (pJ)
system.mem_ctrls3_1.prePowerDownEnergy      258489120                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls3_1.selfRefreshEnergy        99471405                       # Energy for self refresh per rank (pJ)
system.mem_ctrls3_1.totalEnergy            9609492360                       # Total energy per rank (pJ)
system.mem_ctrls3_1.averagePower           602.293151                       # Core power per rank (mW)
system.mem_ctrls3_1.totalIdleTime         12490357500                       # Total Idle time Per DRAM Rank
system.mem_ctrls3_1.memoryStateTime::IDLE     18523750                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::REF    527780000                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::SREF    351181750                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::PRE_PDN    672946750                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::ACT   2917384500                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::ACT_PDN  11467025750                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu00.dtb.walker.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.cpu00.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu00.interrupts.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.cpu00.itb.walker.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.cpu00.workload.num_syscalls                109                       # Number of system calls
system.cpu00.pwrStateResidencyTicks::ON   15954842500                       # Cumulative time (in ticks) in various power states
system.cpu00.numCycles                       27000928                       # number of cpu cycles simulated
system.cpu00.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu00.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu00.committedInsts                   3315486                       # Number of instructions committed
system.cpu00.committedOps                     5747608                       # Number of ops (including micro ops) committed
system.cpu00.num_int_alu_accesses             5675637                       # Number of integer alu accesses
system.cpu00.num_fp_alu_accesses                72526                       # Number of float alu accesses
system.cpu00.num_func_calls                     34476                       # number of times a function call or return occured
system.cpu00.num_conditional_control_insts       458725                       # number of instructions that are conditional controls
system.cpu00.num_int_insts                    5675637                       # number of integer instructions
system.cpu00.num_fp_insts                       72526                       # number of float instructions
system.cpu00.num_int_register_reads          11341031                       # number of times the integer registers were read
system.cpu00.num_int_register_writes          4878140                       # number of times the integer registers were written
system.cpu00.num_fp_register_reads             122697                       # number of times the floating registers were read
system.cpu00.num_fp_register_writes             62439                       # number of times the floating registers were written
system.cpu00.num_cc_register_reads            3168105                       # number of times the CC registers were read
system.cpu00.num_cc_register_writes           2503003                       # number of times the CC registers were written
system.cpu00.num_mem_refs                     1285458                       # number of memory refs
system.cpu00.num_load_insts                    931337                       # Number of load instructions
system.cpu00.num_store_insts                   354121                       # Number of store instructions
system.cpu00.num_idle_cycles             4153629.043101                       # Number of idle cycles
system.cpu00.num_busy_cycles             22847298.956899                       # Number of busy cycles
system.cpu00.not_idle_fraction               0.846167                       # Percentage of non-idle cycles
system.cpu00.idle_fraction                   0.153833                       # Percentage of idle cycles
system.cpu00.Branches                          529606                       # Number of branches fetched
system.cpu00.op_class::No_OpClass               22453      0.39%      0.39% # Class of executed instruction
system.cpu00.op_class::IntAlu                 4334043     75.41%     75.80% # Class of executed instruction
system.cpu00.op_class::IntMult                  16820      0.29%     76.09% # Class of executed instruction
system.cpu00.op_class::IntDiv                   36978      0.64%     76.73% # Class of executed instruction
system.cpu00.op_class::FloatAdd                 51856      0.90%     77.63% # Class of executed instruction
system.cpu00.op_class::FloatCmp                     0      0.00%     77.63% # Class of executed instruction
system.cpu00.op_class::FloatCvt                     0      0.00%     77.63% # Class of executed instruction
system.cpu00.op_class::FloatMult                    0      0.00%     77.63% # Class of executed instruction
system.cpu00.op_class::FloatMultAcc                 0      0.00%     77.63% # Class of executed instruction
system.cpu00.op_class::FloatDiv                     0      0.00%     77.63% # Class of executed instruction
system.cpu00.op_class::FloatMisc                    0      0.00%     77.63% # Class of executed instruction
system.cpu00.op_class::FloatSqrt                    0      0.00%     77.63% # Class of executed instruction
system.cpu00.op_class::SimdAdd                      0      0.00%     77.63% # Class of executed instruction
system.cpu00.op_class::SimdAddAcc                   0      0.00%     77.63% # Class of executed instruction
system.cpu00.op_class::SimdAlu                      0      0.00%     77.63% # Class of executed instruction
system.cpu00.op_class::SimdCmp                      0      0.00%     77.63% # Class of executed instruction
system.cpu00.op_class::SimdCvt                      0      0.00%     77.63% # Class of executed instruction
system.cpu00.op_class::SimdMisc                     0      0.00%     77.63% # Class of executed instruction
system.cpu00.op_class::SimdMult                     0      0.00%     77.63% # Class of executed instruction
system.cpu00.op_class::SimdMultAcc                  0      0.00%     77.63% # Class of executed instruction
system.cpu00.op_class::SimdShift                    0      0.00%     77.63% # Class of executed instruction
system.cpu00.op_class::SimdShiftAcc                 0      0.00%     77.63% # Class of executed instruction
system.cpu00.op_class::SimdSqrt                     0      0.00%     77.63% # Class of executed instruction
system.cpu00.op_class::SimdFloatAdd                 0      0.00%     77.63% # Class of executed instruction
system.cpu00.op_class::SimdFloatAlu                 0      0.00%     77.63% # Class of executed instruction
system.cpu00.op_class::SimdFloatCmp                 0      0.00%     77.63% # Class of executed instruction
system.cpu00.op_class::SimdFloatCvt                 0      0.00%     77.63% # Class of executed instruction
system.cpu00.op_class::SimdFloatDiv                 0      0.00%     77.63% # Class of executed instruction
system.cpu00.op_class::SimdFloatMisc                0      0.00%     77.63% # Class of executed instruction
system.cpu00.op_class::SimdFloatMult                0      0.00%     77.63% # Class of executed instruction
system.cpu00.op_class::SimdFloatMultAcc             0      0.00%     77.63% # Class of executed instruction
system.cpu00.op_class::SimdFloatSqrt                0      0.00%     77.63% # Class of executed instruction
system.cpu00.op_class::MemRead                 916302     15.94%     93.58% # Class of executed instruction
system.cpu00.op_class::MemWrite                352292      6.13%     99.71% # Class of executed instruction
system.cpu00.op_class::FloatMemRead             15035      0.26%     99.97% # Class of executed instruction
system.cpu00.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu00.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu00.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu00.op_class::total                  5747608                       # Class of executed instruction
system.cpu01.dtb.walker.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.cpu01.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu01.interrupts.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.cpu01.itb.walker.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.cpu01.workload.num_syscalls                 97                       # Number of system calls
system.cpu01.pwrStateResidencyTicks::ON   15954842500                       # Cumulative time (in ticks) in various power states
system.cpu01.numCycles                       22136949                       # number of cpu cycles simulated
system.cpu01.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu01.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu01.committedInsts                   3000494                       # Number of instructions committed
system.cpu01.committedOps                     5249470                       # Number of ops (including micro ops) committed
system.cpu01.num_int_alu_accesses             5177585                       # Number of integer alu accesses
system.cpu01.num_fp_alu_accesses                72434                       # Number of float alu accesses
system.cpu01.num_func_calls                     34400                       # number of times a function call or return occured
system.cpu01.num_conditional_control_insts       422145                       # number of instructions that are conditional controls
system.cpu01.num_int_insts                    5177585                       # number of integer instructions
system.cpu01.num_fp_insts                       72434                       # number of float instructions
system.cpu01.num_int_register_reads          10361562                       # number of times the integer registers were read
system.cpu01.num_int_register_writes          4453296                       # number of times the integer registers were written
system.cpu01.num_fp_register_reads             122533                       # number of times the floating registers were read
system.cpu01.num_fp_register_writes             62355                       # number of times the floating registers were written
system.cpu01.num_cc_register_reads            2966396                       # number of times the CC registers were read
system.cpu01.num_cc_register_writes           2320601                       # number of times the CC registers were written
system.cpu01.num_mem_refs                     1100208                       # number of memory refs
system.cpu01.num_load_insts                    782615                       # Number of load instructions
system.cpu01.num_store_insts                   317593                       # Number of store instructions
system.cpu01.num_idle_cycles             6779714.636894                       # Number of idle cycles
system.cpu01.num_busy_cycles             15357234.363106                       # Number of busy cycles
system.cpu01.not_idle_fraction               0.693738                       # Percentage of non-idle cycles
system.cpu01.idle_fraction                   0.306262                       # Percentage of idle cycles
system.cpu01.Branches                          492898                       # Number of branches fetched
system.cpu01.op_class::No_OpClass               22439      0.43%      0.43% # Class of executed instruction
system.cpu01.op_class::IntAlu                 4021273     76.60%     77.03% # Class of executed instruction
system.cpu01.op_class::IntMult                  16802      0.32%     77.35% # Class of executed instruction
system.cpu01.op_class::IntDiv                   36964      0.70%     78.06% # Class of executed instruction
system.cpu01.op_class::FloatAdd                 51784      0.99%     79.04% # Class of executed instruction
system.cpu01.op_class::FloatCmp                     0      0.00%     79.04% # Class of executed instruction
system.cpu01.op_class::FloatCvt                     0      0.00%     79.04% # Class of executed instruction
system.cpu01.op_class::FloatMult                    0      0.00%     79.04% # Class of executed instruction
system.cpu01.op_class::FloatMultAcc                 0      0.00%     79.04% # Class of executed instruction
system.cpu01.op_class::FloatDiv                     0      0.00%     79.04% # Class of executed instruction
system.cpu01.op_class::FloatMisc                    0      0.00%     79.04% # Class of executed instruction
system.cpu01.op_class::FloatSqrt                    0      0.00%     79.04% # Class of executed instruction
system.cpu01.op_class::SimdAdd                      0      0.00%     79.04% # Class of executed instruction
system.cpu01.op_class::SimdAddAcc                   0      0.00%     79.04% # Class of executed instruction
system.cpu01.op_class::SimdAlu                      0      0.00%     79.04% # Class of executed instruction
system.cpu01.op_class::SimdCmp                      0      0.00%     79.04% # Class of executed instruction
system.cpu01.op_class::SimdCvt                      0      0.00%     79.04% # Class of executed instruction
system.cpu01.op_class::SimdMisc                     0      0.00%     79.04% # Class of executed instruction
system.cpu01.op_class::SimdMult                     0      0.00%     79.04% # Class of executed instruction
system.cpu01.op_class::SimdMultAcc                  0      0.00%     79.04% # Class of executed instruction
system.cpu01.op_class::SimdShift                    0      0.00%     79.04% # Class of executed instruction
system.cpu01.op_class::SimdShiftAcc                 0      0.00%     79.04% # Class of executed instruction
system.cpu01.op_class::SimdSqrt                     0      0.00%     79.04% # Class of executed instruction
system.cpu01.op_class::SimdFloatAdd                 0      0.00%     79.04% # Class of executed instruction
system.cpu01.op_class::SimdFloatAlu                 0      0.00%     79.04% # Class of executed instruction
system.cpu01.op_class::SimdFloatCmp                 0      0.00%     79.04% # Class of executed instruction
system.cpu01.op_class::SimdFloatCvt                 0      0.00%     79.04% # Class of executed instruction
system.cpu01.op_class::SimdFloatDiv                 0      0.00%     79.04% # Class of executed instruction
system.cpu01.op_class::SimdFloatMisc                0      0.00%     79.04% # Class of executed instruction
system.cpu01.op_class::SimdFloatMult                0      0.00%     79.04% # Class of executed instruction
system.cpu01.op_class::SimdFloatMultAcc             0      0.00%     79.04% # Class of executed instruction
system.cpu01.op_class::SimdFloatSqrt                0      0.00%     79.04% # Class of executed instruction
system.cpu01.op_class::MemRead                 767588     14.62%     93.66% # Class of executed instruction
system.cpu01.op_class::MemWrite                315764      6.02%     99.68% # Class of executed instruction
system.cpu01.op_class::FloatMemRead             15027      0.29%     99.97% # Class of executed instruction
system.cpu01.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu01.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu01.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu01.op_class::total                  5249470                       # Class of executed instruction
system.cpu02.dtb.walker.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.cpu02.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu02.interrupts.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.cpu02.itb.walker.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.cpu02.workload.num_syscalls                 97                       # Number of system calls
system.cpu02.pwrStateResidencyTicks::ON   15954842500                       # Cumulative time (in ticks) in various power states
system.cpu02.numCycles                       27002470                       # number of cpu cycles simulated
system.cpu02.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu02.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu02.committedInsts                   3306954                       # Number of instructions committed
system.cpu02.committedOps                     5752656                       # Number of ops (including micro ops) committed
system.cpu02.num_int_alu_accesses             5680771                       # Number of integer alu accesses
system.cpu02.num_fp_alu_accesses                72434                       # Number of float alu accesses
system.cpu02.num_func_calls                     34400                       # number of times a function call or return occured
system.cpu02.num_conditional_control_insts       461492                       # number of instructions that are conditional controls
system.cpu02.num_int_insts                    5680771                       # number of integer instructions
system.cpu02.num_fp_insts                       72434                       # number of float instructions
system.cpu02.num_int_register_reads          11339085                       # number of times the integer registers were read
system.cpu02.num_int_register_writes          4877806                       # number of times the integer registers were written
system.cpu02.num_fp_register_reads             122533                       # number of times the floating registers were read
system.cpu02.num_fp_register_writes             62355                       # number of times the floating registers were written
system.cpu02.num_cc_register_reads            3182789                       # number of times the CC registers were read
system.cpu02.num_cc_register_writes           2517401                       # number of times the CC registers were written
system.cpu02.num_mem_refs                     1278319                       # number of memory refs
system.cpu02.num_load_insts                    921336                       # Number of load instructions
system.cpu02.num_store_insts                   356983                       # Number of store instructions
system.cpu02.num_idle_cycles             4152561.389019                       # Number of idle cycles
system.cpu02.num_busy_cycles             22849908.610981                       # Number of busy cycles
system.cpu02.not_idle_fraction               0.846215                       # Percentage of non-idle cycles
system.cpu02.idle_fraction                   0.153785                       # Percentage of idle cycles
system.cpu02.Branches                          532190                       # Number of branches fetched
system.cpu02.op_class::No_OpClass               22439      0.39%      0.39% # Class of executed instruction
system.cpu02.op_class::IntAlu                 4346342     75.55%     75.94% # Class of executed instruction
system.cpu02.op_class::IntMult                  16808      0.29%     76.24% # Class of executed instruction
system.cpu02.op_class::IntDiv                   36964      0.64%     76.88% # Class of executed instruction
system.cpu02.op_class::FloatAdd                 51784      0.90%     77.78% # Class of executed instruction
system.cpu02.op_class::FloatCmp                     0      0.00%     77.78% # Class of executed instruction
system.cpu02.op_class::FloatCvt                     0      0.00%     77.78% # Class of executed instruction
system.cpu02.op_class::FloatMult                    0      0.00%     77.78% # Class of executed instruction
system.cpu02.op_class::FloatMultAcc                 0      0.00%     77.78% # Class of executed instruction
system.cpu02.op_class::FloatDiv                     0      0.00%     77.78% # Class of executed instruction
system.cpu02.op_class::FloatMisc                    0      0.00%     77.78% # Class of executed instruction
system.cpu02.op_class::FloatSqrt                    0      0.00%     77.78% # Class of executed instruction
system.cpu02.op_class::SimdAdd                      0      0.00%     77.78% # Class of executed instruction
system.cpu02.op_class::SimdAddAcc                   0      0.00%     77.78% # Class of executed instruction
system.cpu02.op_class::SimdAlu                      0      0.00%     77.78% # Class of executed instruction
system.cpu02.op_class::SimdCmp                      0      0.00%     77.78% # Class of executed instruction
system.cpu02.op_class::SimdCvt                      0      0.00%     77.78% # Class of executed instruction
system.cpu02.op_class::SimdMisc                     0      0.00%     77.78% # Class of executed instruction
system.cpu02.op_class::SimdMult                     0      0.00%     77.78% # Class of executed instruction
system.cpu02.op_class::SimdMultAcc                  0      0.00%     77.78% # Class of executed instruction
system.cpu02.op_class::SimdShift                    0      0.00%     77.78% # Class of executed instruction
system.cpu02.op_class::SimdShiftAcc                 0      0.00%     77.78% # Class of executed instruction
system.cpu02.op_class::SimdSqrt                     0      0.00%     77.78% # Class of executed instruction
system.cpu02.op_class::SimdFloatAdd                 0      0.00%     77.78% # Class of executed instruction
system.cpu02.op_class::SimdFloatAlu                 0      0.00%     77.78% # Class of executed instruction
system.cpu02.op_class::SimdFloatCmp                 0      0.00%     77.78% # Class of executed instruction
system.cpu02.op_class::SimdFloatCvt                 0      0.00%     77.78% # Class of executed instruction
system.cpu02.op_class::SimdFloatDiv                 0      0.00%     77.78% # Class of executed instruction
system.cpu02.op_class::SimdFloatMisc                0      0.00%     77.78% # Class of executed instruction
system.cpu02.op_class::SimdFloatMult                0      0.00%     77.78% # Class of executed instruction
system.cpu02.op_class::SimdFloatMultAcc             0      0.00%     77.78% # Class of executed instruction
system.cpu02.op_class::SimdFloatSqrt                0      0.00%     77.78% # Class of executed instruction
system.cpu02.op_class::MemRead                 906309     15.75%     93.53% # Class of executed instruction
system.cpu02.op_class::MemWrite                355154      6.17%     99.71% # Class of executed instruction
system.cpu02.op_class::FloatMemRead             15027      0.26%     99.97% # Class of executed instruction
system.cpu02.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu02.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu02.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu02.op_class::total                  5752656                       # Class of executed instruction
system.cpu03.dtb.walker.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.cpu03.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu03.interrupts.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.cpu03.itb.walker.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.cpu03.workload.num_syscalls                115                       # Number of system calls
system.cpu03.pwrStateResidencyTicks::ON   15954842500                       # Cumulative time (in ticks) in various power states
system.cpu03.numCycles                       29630254                       # number of cpu cycles simulated
system.cpu03.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu03.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu03.committedInsts                   3709874                       # Number of instructions committed
system.cpu03.committedOps                     6358663                       # Number of ops (including micro ops) committed
system.cpu03.num_int_alu_accesses             6286649                       # Number of integer alu accesses
system.cpu03.num_fp_alu_accesses                72572                       # Number of float alu accesses
system.cpu03.num_func_calls                     34514                       # number of times a function call or return occured
system.cpu03.num_conditional_control_insts       502032                       # number of instructions that are conditional controls
system.cpu03.num_int_insts                    6286649                       # number of integer instructions
system.cpu03.num_fp_insts                       72572                       # number of float instructions
system.cpu03.num_int_register_reads          12550380                       # number of times the integer registers were read
system.cpu03.num_int_register_writes          5402502                       # number of times the integer registers were written
system.cpu03.num_fp_register_reads             122779                       # number of times the floating registers were read
system.cpu03.num_fp_register_writes             62481                       # number of times the floating registers were written
system.cpu03.num_cc_register_reads            3406533                       # number of times the CC registers were read
system.cpu03.num_cc_register_writes           2719314                       # number of times the CC registers were written
system.cpu03.num_mem_refs                     1519389                       # number of memory refs
system.cpu03.num_load_insts                   1121951                       # Number of load instructions
system.cpu03.num_store_insts                   397438                       # Number of store instructions
system.cpu03.num_idle_cycles             2116602.516148                       # Number of idle cycles
system.cpu03.num_busy_cycles             27513651.483852                       # Number of busy cycles
system.cpu03.not_idle_fraction               0.928566                       # Percentage of non-idle cycles
system.cpu03.idle_fraction                   0.071434                       # Percentage of idle cycles
system.cpu03.Branches                          572950                       # Number of branches fetched
system.cpu03.op_class::No_OpClass               22460      0.35%      0.35% # Class of executed instruction
system.cpu03.op_class::IntAlu                 4711111     74.09%     74.44% # Class of executed instruction
system.cpu03.op_class::IntMult                  16826      0.26%     74.71% # Class of executed instruction
system.cpu03.op_class::IntDiv                   36985      0.58%     75.29% # Class of executed instruction
system.cpu03.op_class::FloatAdd                 51892      0.82%     76.11% # Class of executed instruction
system.cpu03.op_class::FloatCmp                     0      0.00%     76.11% # Class of executed instruction
system.cpu03.op_class::FloatCvt                     0      0.00%     76.11% # Class of executed instruction
system.cpu03.op_class::FloatMult                    0      0.00%     76.11% # Class of executed instruction
system.cpu03.op_class::FloatMultAcc                 0      0.00%     76.11% # Class of executed instruction
system.cpu03.op_class::FloatDiv                     0      0.00%     76.11% # Class of executed instruction
system.cpu03.op_class::FloatMisc                    0      0.00%     76.11% # Class of executed instruction
system.cpu03.op_class::FloatSqrt                    0      0.00%     76.11% # Class of executed instruction
system.cpu03.op_class::SimdAdd                      0      0.00%     76.11% # Class of executed instruction
system.cpu03.op_class::SimdAddAcc                   0      0.00%     76.11% # Class of executed instruction
system.cpu03.op_class::SimdAlu                      0      0.00%     76.11% # Class of executed instruction
system.cpu03.op_class::SimdCmp                      0      0.00%     76.11% # Class of executed instruction
system.cpu03.op_class::SimdCvt                      0      0.00%     76.11% # Class of executed instruction
system.cpu03.op_class::SimdMisc                     0      0.00%     76.11% # Class of executed instruction
system.cpu03.op_class::SimdMult                     0      0.00%     76.11% # Class of executed instruction
system.cpu03.op_class::SimdMultAcc                  0      0.00%     76.11% # Class of executed instruction
system.cpu03.op_class::SimdShift                    0      0.00%     76.11% # Class of executed instruction
system.cpu03.op_class::SimdShiftAcc                 0      0.00%     76.11% # Class of executed instruction
system.cpu03.op_class::SimdSqrt                     0      0.00%     76.11% # Class of executed instruction
system.cpu03.op_class::SimdFloatAdd                 0      0.00%     76.11% # Class of executed instruction
system.cpu03.op_class::SimdFloatAlu                 0      0.00%     76.11% # Class of executed instruction
system.cpu03.op_class::SimdFloatCmp                 0      0.00%     76.11% # Class of executed instruction
system.cpu03.op_class::SimdFloatCvt                 0      0.00%     76.11% # Class of executed instruction
system.cpu03.op_class::SimdFloatDiv                 0      0.00%     76.11% # Class of executed instruction
system.cpu03.op_class::SimdFloatMisc                0      0.00%     76.11% # Class of executed instruction
system.cpu03.op_class::SimdFloatMult                0      0.00%     76.11% # Class of executed instruction
system.cpu03.op_class::SimdFloatMultAcc             0      0.00%     76.11% # Class of executed instruction
system.cpu03.op_class::SimdFloatSqrt                0      0.00%     76.11% # Class of executed instruction
system.cpu03.op_class::MemRead                1106912     17.41%     93.51% # Class of executed instruction
system.cpu03.op_class::MemWrite                395609      6.22%     99.73% # Class of executed instruction
system.cpu03.op_class::FloatMemRead             15039      0.24%     99.97% # Class of executed instruction
system.cpu03.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu03.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu03.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu03.op_class::total                  6358663                       # Class of executed instruction
system.cpu04.dtb.walker.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.cpu04.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu04.interrupts.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.cpu04.itb.walker.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.cpu04.workload.num_syscalls                 97                       # Number of system calls
system.cpu04.pwrStateResidencyTicks::ON   15954842500                       # Cumulative time (in ticks) in various power states
system.cpu04.numCycles                       22074163                       # number of cpu cycles simulated
system.cpu04.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu04.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu04.committedInsts                   2997576                       # Number of instructions committed
system.cpu04.committedOps                     5244522                       # Number of ops (including micro ops) committed
system.cpu04.num_int_alu_accesses             5172637                       # Number of integer alu accesses
system.cpu04.num_fp_alu_accesses                72434                       # Number of float alu accesses
system.cpu04.num_func_calls                     34400                       # number of times a function call or return occured
system.cpu04.num_conditional_control_insts       421739                       # number of instructions that are conditional controls
system.cpu04.num_int_insts                    5172637                       # number of integer instructions
system.cpu04.num_fp_insts                       72434                       # number of float instructions
system.cpu04.num_int_register_reads          10352292                       # number of times the integer registers were read
system.cpu04.num_int_register_writes          4449160                       # number of times the integer registers were written
system.cpu04.num_fp_register_reads             122533                       # number of times the floating registers were read
system.cpu04.num_fp_register_writes             62355                       # number of times the floating registers were written
system.cpu04.num_cc_register_reads            2964117                       # number of times the CC registers were read
system.cpu04.num_cc_register_writes           2318663                       # number of times the CC registers were written
system.cpu04.num_mem_refs                     1098656                       # number of memory refs
system.cpu04.num_load_insts                    781377                       # Number of load instructions
system.cpu04.num_store_insts                   317279                       # Number of store instructions
system.cpu04.num_idle_cycles             6803919.118870                       # Number of idle cycles
system.cpu04.num_busy_cycles             15270243.881130                       # Number of busy cycles
system.cpu04.not_idle_fraction               0.691770                       # Percentage of non-idle cycles
system.cpu04.idle_fraction                   0.308230                       # Percentage of idle cycles
system.cpu04.Branches                          492400                       # Number of branches fetched
system.cpu04.op_class::No_OpClass               22439      0.43%      0.43% # Class of executed instruction
system.cpu04.op_class::IntAlu                 4017877     76.61%     77.04% # Class of executed instruction
system.cpu04.op_class::IntMult                  16802      0.32%     77.36% # Class of executed instruction
system.cpu04.op_class::IntDiv                   36964      0.70%     78.06% # Class of executed instruction
system.cpu04.op_class::FloatAdd                 51784      0.99%     79.05% # Class of executed instruction
system.cpu04.op_class::FloatCmp                     0      0.00%     79.05% # Class of executed instruction
system.cpu04.op_class::FloatCvt                     0      0.00%     79.05% # Class of executed instruction
system.cpu04.op_class::FloatMult                    0      0.00%     79.05% # Class of executed instruction
system.cpu04.op_class::FloatMultAcc                 0      0.00%     79.05% # Class of executed instruction
system.cpu04.op_class::FloatDiv                     0      0.00%     79.05% # Class of executed instruction
system.cpu04.op_class::FloatMisc                    0      0.00%     79.05% # Class of executed instruction
system.cpu04.op_class::FloatSqrt                    0      0.00%     79.05% # Class of executed instruction
system.cpu04.op_class::SimdAdd                      0      0.00%     79.05% # Class of executed instruction
system.cpu04.op_class::SimdAddAcc                   0      0.00%     79.05% # Class of executed instruction
system.cpu04.op_class::SimdAlu                      0      0.00%     79.05% # Class of executed instruction
system.cpu04.op_class::SimdCmp                      0      0.00%     79.05% # Class of executed instruction
system.cpu04.op_class::SimdCvt                      0      0.00%     79.05% # Class of executed instruction
system.cpu04.op_class::SimdMisc                     0      0.00%     79.05% # Class of executed instruction
system.cpu04.op_class::SimdMult                     0      0.00%     79.05% # Class of executed instruction
system.cpu04.op_class::SimdMultAcc                  0      0.00%     79.05% # Class of executed instruction
system.cpu04.op_class::SimdShift                    0      0.00%     79.05% # Class of executed instruction
system.cpu04.op_class::SimdShiftAcc                 0      0.00%     79.05% # Class of executed instruction
system.cpu04.op_class::SimdSqrt                     0      0.00%     79.05% # Class of executed instruction
system.cpu04.op_class::SimdFloatAdd                 0      0.00%     79.05% # Class of executed instruction
system.cpu04.op_class::SimdFloatAlu                 0      0.00%     79.05% # Class of executed instruction
system.cpu04.op_class::SimdFloatCmp                 0      0.00%     79.05% # Class of executed instruction
system.cpu04.op_class::SimdFloatCvt                 0      0.00%     79.05% # Class of executed instruction
system.cpu04.op_class::SimdFloatDiv                 0      0.00%     79.05% # Class of executed instruction
system.cpu04.op_class::SimdFloatMisc                0      0.00%     79.05% # Class of executed instruction
system.cpu04.op_class::SimdFloatMult                0      0.00%     79.05% # Class of executed instruction
system.cpu04.op_class::SimdFloatMultAcc             0      0.00%     79.05% # Class of executed instruction
system.cpu04.op_class::SimdFloatSqrt                0      0.00%     79.05% # Class of executed instruction
system.cpu04.op_class::MemRead                 766350     14.61%     93.66% # Class of executed instruction
system.cpu04.op_class::MemWrite                315450      6.01%     99.68% # Class of executed instruction
system.cpu04.op_class::FloatMemRead             15027      0.29%     99.97% # Class of executed instruction
system.cpu04.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu04.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu04.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu04.op_class::total                  5244522                       # Class of executed instruction
system.cpu05.dtb.walker.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.cpu05.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu05.interrupts.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.cpu05.itb.walker.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.cpu05.workload.num_syscalls                103                       # Number of system calls
system.cpu05.pwrStateResidencyTicks::ON   15954842500                       # Cumulative time (in ticks) in various power states
system.cpu05.numCycles                       27079833                       # number of cpu cycles simulated
system.cpu05.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu05.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu05.committedInsts                   3329464                       # Number of instructions committed
system.cpu05.committedOps                     5769710                       # Number of ops (including micro ops) committed
system.cpu05.num_int_alu_accesses             5697782                       # Number of integer alu accesses
system.cpu05.num_fp_alu_accesses                72480                       # Number of float alu accesses
system.cpu05.num_func_calls                     34438                       # number of times a function call or return occured
system.cpu05.num_conditional_control_insts       460375                       # number of instructions that are conditional controls
system.cpu05.num_int_insts                    5697782                       # number of integer instructions
system.cpu05.num_fp_insts                       72480                       # number of float instructions
system.cpu05.num_int_register_reads          11384406                       # number of times the integer registers were read
system.cpu05.num_int_register_writes          4897017                       # number of times the integer registers were written
system.cpu05.num_fp_register_reads             122615                       # number of times the floating registers were read
system.cpu05.num_fp_register_writes             62397                       # number of times the floating registers were written
system.cpu05.num_cc_register_reads            3176913                       # number of times the CC registers were read
system.cpu05.num_cc_register_writes           2511536                       # number of times the CC registers were written
system.cpu05.num_mem_refs                     1293873                       # number of memory refs
system.cpu05.num_load_insts                    938054                       # Number of load instructions
system.cpu05.num_store_insts                   355819                       # Number of store instructions
system.cpu05.num_idle_cycles             4098805.288134                       # Number of idle cycles
system.cpu05.num_busy_cycles             22981027.711866                       # Number of busy cycles
system.cpu05.not_idle_fraction               0.848640                       # Percentage of non-idle cycles
system.cpu05.idle_fraction                   0.151360                       # Percentage of idle cycles
system.cpu05.Branches                          531165                       # Number of branches fetched
system.cpu05.op_class::No_OpClass               22446      0.39%      0.39% # Class of executed instruction
system.cpu05.op_class::IntAlu                 4347786     75.36%     75.74% # Class of executed instruction
system.cpu05.op_class::IntMult                  16814      0.29%     76.04% # Class of executed instruction
system.cpu05.op_class::IntDiv                   36971      0.64%     76.68% # Class of executed instruction
system.cpu05.op_class::FloatAdd                 51820      0.90%     77.57% # Class of executed instruction
system.cpu05.op_class::FloatCmp                     0      0.00%     77.57% # Class of executed instruction
system.cpu05.op_class::FloatCvt                     0      0.00%     77.57% # Class of executed instruction
system.cpu05.op_class::FloatMult                    0      0.00%     77.57% # Class of executed instruction
system.cpu05.op_class::FloatMultAcc                 0      0.00%     77.57% # Class of executed instruction
system.cpu05.op_class::FloatDiv                     0      0.00%     77.57% # Class of executed instruction
system.cpu05.op_class::FloatMisc                    0      0.00%     77.57% # Class of executed instruction
system.cpu05.op_class::FloatSqrt                    0      0.00%     77.57% # Class of executed instruction
system.cpu05.op_class::SimdAdd                      0      0.00%     77.57% # Class of executed instruction
system.cpu05.op_class::SimdAddAcc                   0      0.00%     77.57% # Class of executed instruction
system.cpu05.op_class::SimdAlu                      0      0.00%     77.57% # Class of executed instruction
system.cpu05.op_class::SimdCmp                      0      0.00%     77.57% # Class of executed instruction
system.cpu05.op_class::SimdCvt                      0      0.00%     77.57% # Class of executed instruction
system.cpu05.op_class::SimdMisc                     0      0.00%     77.57% # Class of executed instruction
system.cpu05.op_class::SimdMult                     0      0.00%     77.57% # Class of executed instruction
system.cpu05.op_class::SimdMultAcc                  0      0.00%     77.57% # Class of executed instruction
system.cpu05.op_class::SimdShift                    0      0.00%     77.57% # Class of executed instruction
system.cpu05.op_class::SimdShiftAcc                 0      0.00%     77.57% # Class of executed instruction
system.cpu05.op_class::SimdSqrt                     0      0.00%     77.57% # Class of executed instruction
system.cpu05.op_class::SimdFloatAdd                 0      0.00%     77.57% # Class of executed instruction
system.cpu05.op_class::SimdFloatAlu                 0      0.00%     77.57% # Class of executed instruction
system.cpu05.op_class::SimdFloatCmp                 0      0.00%     77.57% # Class of executed instruction
system.cpu05.op_class::SimdFloatCvt                 0      0.00%     77.57% # Class of executed instruction
system.cpu05.op_class::SimdFloatDiv                 0      0.00%     77.57% # Class of executed instruction
system.cpu05.op_class::SimdFloatMisc                0      0.00%     77.57% # Class of executed instruction
system.cpu05.op_class::SimdFloatMult                0      0.00%     77.57% # Class of executed instruction
system.cpu05.op_class::SimdFloatMultAcc             0      0.00%     77.57% # Class of executed instruction
system.cpu05.op_class::SimdFloatSqrt                0      0.00%     77.57% # Class of executed instruction
system.cpu05.op_class::MemRead                 923023     16.00%     93.57% # Class of executed instruction
system.cpu05.op_class::MemWrite                353990      6.14%     99.71% # Class of executed instruction
system.cpu05.op_class::FloatMemRead             15031      0.26%     99.97% # Class of executed instruction
system.cpu05.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu05.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu05.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu05.op_class::total                  5769710                       # Class of executed instruction
system.cpu06.dtb.walker.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.cpu06.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu06.interrupts.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.cpu06.itb.walker.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.cpu06.workload.num_syscalls                127                       # Number of system calls
system.cpu06.pwrStateResidencyTicks::ON   15954842500                       # Cumulative time (in ticks) in various power states
system.cpu06.numCycles                       31909685                       # number of cpu cycles simulated
system.cpu06.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu06.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu06.committedInsts                   4042498                       # Number of instructions committed
system.cpu06.committedOps                     6887767                       # Number of ops (including micro ops) committed
system.cpu06.num_int_alu_accesses             6815667                       # Number of integer alu accesses
system.cpu06.num_fp_alu_accesses                72664                       # Number of float alu accesses
system.cpu06.num_func_calls                     34590                       # number of times a function call or return occured
system.cpu06.num_conditional_control_insts       541277                       # number of instructions that are conditional controls
system.cpu06.num_int_insts                    6815667                       # number of integer instructions
system.cpu06.num_fp_insts                       72664                       # number of float instructions
system.cpu06.num_int_register_reads          13588724                       # number of times the integer registers were read
system.cpu06.num_int_register_writes          5852964                       # number of times the integer registers were written
system.cpu06.num_fp_register_reads             122943                       # number of times the floating registers were read
system.cpu06.num_fp_register_writes             62565                       # number of times the floating registers were written
system.cpu06.num_cc_register_reads            3622895                       # number of times the CC registers were read
system.cpu06.num_cc_register_writes           2915012                       # number of times the CC registers were written
system.cpu06.num_mem_refs                     1714634                       # number of memory refs
system.cpu06.num_load_insts                   1278007                       # Number of load instructions
system.cpu06.num_store_insts                   436627                       # Number of store instructions
system.cpu06.num_idle_cycles                 0.002000                       # Number of idle cycles
system.cpu06.num_busy_cycles             31909684.998000                       # Number of busy cycles
system.cpu06.not_idle_fraction               1.000000                       # Percentage of non-idle cycles
system.cpu06.idle_fraction                   0.000000                       # Percentage of idle cycles
system.cpu06.Branches                          612339                       # Number of branches fetched
system.cpu06.op_class::No_OpClass               22474      0.33%      0.33% # Class of executed instruction
system.cpu06.op_class::IntAlu                 5044858     73.24%     73.57% # Class of executed instruction
system.cpu06.op_class::IntMult                  16838      0.24%     73.81% # Class of executed instruction
system.cpu06.op_class::IntDiv                   36999      0.54%     74.35% # Class of executed instruction
system.cpu06.op_class::FloatAdd                 51964      0.75%     75.11% # Class of executed instruction
system.cpu06.op_class::FloatCmp                     0      0.00%     75.11% # Class of executed instruction
system.cpu06.op_class::FloatCvt                     0      0.00%     75.11% # Class of executed instruction
system.cpu06.op_class::FloatMult                    0      0.00%     75.11% # Class of executed instruction
system.cpu06.op_class::FloatMultAcc                 0      0.00%     75.11% # Class of executed instruction
system.cpu06.op_class::FloatDiv                     0      0.00%     75.11% # Class of executed instruction
system.cpu06.op_class::FloatMisc                    0      0.00%     75.11% # Class of executed instruction
system.cpu06.op_class::FloatSqrt                    0      0.00%     75.11% # Class of executed instruction
system.cpu06.op_class::SimdAdd                      0      0.00%     75.11% # Class of executed instruction
system.cpu06.op_class::SimdAddAcc                   0      0.00%     75.11% # Class of executed instruction
system.cpu06.op_class::SimdAlu                      0      0.00%     75.11% # Class of executed instruction
system.cpu06.op_class::SimdCmp                      0      0.00%     75.11% # Class of executed instruction
system.cpu06.op_class::SimdCvt                      0      0.00%     75.11% # Class of executed instruction
system.cpu06.op_class::SimdMisc                     0      0.00%     75.11% # Class of executed instruction
system.cpu06.op_class::SimdMult                     0      0.00%     75.11% # Class of executed instruction
system.cpu06.op_class::SimdMultAcc                  0      0.00%     75.11% # Class of executed instruction
system.cpu06.op_class::SimdShift                    0      0.00%     75.11% # Class of executed instruction
system.cpu06.op_class::SimdShiftAcc                 0      0.00%     75.11% # Class of executed instruction
system.cpu06.op_class::SimdSqrt                     0      0.00%     75.11% # Class of executed instruction
system.cpu06.op_class::SimdFloatAdd                 0      0.00%     75.11% # Class of executed instruction
system.cpu06.op_class::SimdFloatAlu                 0      0.00%     75.11% # Class of executed instruction
system.cpu06.op_class::SimdFloatCmp                 0      0.00%     75.11% # Class of executed instruction
system.cpu06.op_class::SimdFloatCvt                 0      0.00%     75.11% # Class of executed instruction
system.cpu06.op_class::SimdFloatDiv                 0      0.00%     75.11% # Class of executed instruction
system.cpu06.op_class::SimdFloatMisc                0      0.00%     75.11% # Class of executed instruction
system.cpu06.op_class::SimdFloatMult                0      0.00%     75.11% # Class of executed instruction
system.cpu06.op_class::SimdFloatMultAcc             0      0.00%     75.11% # Class of executed instruction
system.cpu06.op_class::SimdFloatSqrt                0      0.00%     75.11% # Class of executed instruction
system.cpu06.op_class::MemRead                1262960     18.34%     93.44% # Class of executed instruction
system.cpu06.op_class::MemWrite                434798      6.31%     99.75% # Class of executed instruction
system.cpu06.op_class::FloatMemRead             15047      0.22%     99.97% # Class of executed instruction
system.cpu06.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu06.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu06.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu06.op_class::total                  6887767                       # Class of executed instruction
system.cpu07.dtb.walker.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.cpu07.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu07.interrupts.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.cpu07.itb.walker.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.cpu07.workload.num_syscalls                 97                       # Number of system calls
system.cpu07.pwrStateResidencyTicks::ON   15954842500                       # Cumulative time (in ticks) in various power states
system.cpu07.numCycles                       12122026                       # number of cpu cycles simulated
system.cpu07.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu07.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu07.committedInsts                   2664701                       # Number of instructions committed
system.cpu07.committedOps                     4697475                       # Number of ops (including micro ops) committed
system.cpu07.num_int_alu_accesses             4625590                       # Number of integer alu accesses
system.cpu07.num_fp_alu_accesses                72434                       # Number of float alu accesses
system.cpu07.num_func_calls                     34400                       # number of times a function call or return occured
system.cpu07.num_conditional_control_insts       378904                       # number of instructions that are conditional controls
system.cpu07.num_int_insts                    4625590                       # number of integer instructions
system.cpu07.num_fp_insts                       72434                       # number of float instructions
system.cpu07.num_int_register_reads           9289829                       # number of times the integer registers were read
system.cpu07.num_int_register_writes          3987781                       # number of times the integer registers were written
system.cpu07.num_fp_register_reads             122533                       # number of times the floating registers were read
system.cpu07.num_fp_register_writes             62355                       # number of times the floating registers were written
system.cpu07.num_cc_register_reads            2728561                       # number of times the CC registers were read
system.cpu07.num_cc_register_writes           2104419                       # number of times the CC registers were written
system.cpu07.num_mem_refs                      905199                       # number of memory refs
system.cpu07.num_load_insts                    630826                       # Number of load instructions
system.cpu07.num_store_insts                   274373                       # Number of store instructions
system.cpu07.num_idle_cycles             7517044.335798                       # Number of idle cycles
system.cpu07.num_busy_cycles             4604981.664202                       # Number of busy cycles
system.cpu07.not_idle_fraction               0.379885                       # Percentage of non-idle cycles
system.cpu07.idle_fraction                   0.620115                       # Percentage of idle cycles
system.cpu07.Branches                          449638                       # Number of branches fetched
system.cpu07.op_class::No_OpClass               22439      0.48%      0.48% # Class of executed instruction
system.cpu07.op_class::IntAlu                 3664287     78.01%     78.48% # Class of executed instruction
system.cpu07.op_class::IntMult                  16802      0.36%     78.84% # Class of executed instruction
system.cpu07.op_class::IntDiv                   36964      0.79%     79.63% # Class of executed instruction
system.cpu07.op_class::FloatAdd                 51784      1.10%     80.73% # Class of executed instruction
system.cpu07.op_class::FloatCmp                     0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::FloatCvt                     0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::FloatMult                    0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::FloatMultAcc                 0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::FloatDiv                     0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::FloatMisc                    0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::FloatSqrt                    0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdAdd                      0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdAddAcc                   0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdAlu                      0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdCmp                      0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdCvt                      0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdMisc                     0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdMult                     0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdMultAcc                  0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdShift                    0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdShiftAcc                 0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdSqrt                     0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdFloatAdd                 0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdFloatAlu                 0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdFloatCmp                 0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdFloatCvt                 0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdFloatDiv                 0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdFloatMisc                0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdFloatMult                0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdFloatMultAcc             0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdFloatSqrt                0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::MemRead                 615799     13.11%     93.84% # Class of executed instruction
system.cpu07.op_class::MemWrite                272544      5.80%     99.64% # Class of executed instruction
system.cpu07.op_class::FloatMemRead             15027      0.32%     99.96% # Class of executed instruction
system.cpu07.op_class::FloatMemWrite             1829      0.04%    100.00% # Class of executed instruction
system.cpu07.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu07.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu07.op_class::total                  4697475                       # Class of executed instruction
system.cpu08.dtb.walker.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.cpu08.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu08.interrupts.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.cpu08.itb.walker.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.cpu08.workload.num_syscalls                121                       # Number of system calls
system.cpu08.pwrStateResidencyTicks::ON   15954842500                       # Cumulative time (in ticks) in various power states
system.cpu08.numCycles                       31701308                       # number of cpu cycles simulated
system.cpu08.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu08.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu08.committedInsts                   3823569                       # Number of instructions committed
system.cpu08.committedOps                     6556596                       # Number of ops (including micro ops) committed
system.cpu08.num_int_alu_accesses             6484539                       # Number of integer alu accesses
system.cpu08.num_fp_alu_accesses                72618                       # Number of float alu accesses
system.cpu08.num_func_calls                     34552                       # number of times a function call or return occured
system.cpu08.num_conditional_control_insts       518855                       # number of instructions that are conditional controls
system.cpu08.num_int_insts                    6484539                       # number of integer instructions
system.cpu08.num_fp_insts                       72618                       # number of float instructions
system.cpu08.num_int_register_reads          12928234                       # number of times the integer registers were read
system.cpu08.num_int_register_writes          5566716                       # number of times the integer registers were written
system.cpu08.num_fp_register_reads             122861                       # number of times the floating registers were read
system.cpu08.num_fp_register_writes             62523                       # number of times the floating registers were written
system.cpu08.num_cc_register_reads            3499293                       # number of times the CC registers were read
system.cpu08.num_cc_register_writes           2803209                       # number of times the CC registers were written
system.cpu08.num_mem_refs                     1583863                       # number of memory refs
system.cpu08.num_load_insts                   1169585                       # Number of load instructions
system.cpu08.num_store_insts                   414278                       # Number of store instructions
system.cpu08.num_idle_cycles             207016.256040                       # Number of idle cycles
system.cpu08.num_busy_cycles             31494291.743960                       # Number of busy cycles
system.cpu08.not_idle_fraction               0.993470                       # Percentage of non-idle cycles
system.cpu08.idle_fraction                   0.006530                       # Percentage of idle cycles
system.cpu08.Branches                          589797                       # Number of branches fetched
system.cpu08.op_class::No_OpClass               22467      0.34%      0.34% # Class of executed instruction
system.cpu08.op_class::IntAlu                 4844514     73.89%     74.23% # Class of executed instruction
system.cpu08.op_class::IntMult                  16832      0.26%     74.49% # Class of executed instruction
system.cpu08.op_class::IntDiv                   36992      0.56%     75.05% # Class of executed instruction
system.cpu08.op_class::FloatAdd                 51928      0.79%     75.84% # Class of executed instruction
system.cpu08.op_class::FloatCmp                     0      0.00%     75.84% # Class of executed instruction
system.cpu08.op_class::FloatCvt                     0      0.00%     75.84% # Class of executed instruction
system.cpu08.op_class::FloatMult                    0      0.00%     75.84% # Class of executed instruction
system.cpu08.op_class::FloatMultAcc                 0      0.00%     75.84% # Class of executed instruction
system.cpu08.op_class::FloatDiv                     0      0.00%     75.84% # Class of executed instruction
system.cpu08.op_class::FloatMisc                    0      0.00%     75.84% # Class of executed instruction
system.cpu08.op_class::FloatSqrt                    0      0.00%     75.84% # Class of executed instruction
system.cpu08.op_class::SimdAdd                      0      0.00%     75.84% # Class of executed instruction
system.cpu08.op_class::SimdAddAcc                   0      0.00%     75.84% # Class of executed instruction
system.cpu08.op_class::SimdAlu                      0      0.00%     75.84% # Class of executed instruction
system.cpu08.op_class::SimdCmp                      0      0.00%     75.84% # Class of executed instruction
system.cpu08.op_class::SimdCvt                      0      0.00%     75.84% # Class of executed instruction
system.cpu08.op_class::SimdMisc                     0      0.00%     75.84% # Class of executed instruction
system.cpu08.op_class::SimdMult                     0      0.00%     75.84% # Class of executed instruction
system.cpu08.op_class::SimdMultAcc                  0      0.00%     75.84% # Class of executed instruction
system.cpu08.op_class::SimdShift                    0      0.00%     75.84% # Class of executed instruction
system.cpu08.op_class::SimdShiftAcc                 0      0.00%     75.84% # Class of executed instruction
system.cpu08.op_class::SimdSqrt                     0      0.00%     75.84% # Class of executed instruction
system.cpu08.op_class::SimdFloatAdd                 0      0.00%     75.84% # Class of executed instruction
system.cpu08.op_class::SimdFloatAlu                 0      0.00%     75.84% # Class of executed instruction
system.cpu08.op_class::SimdFloatCmp                 0      0.00%     75.84% # Class of executed instruction
system.cpu08.op_class::SimdFloatCvt                 0      0.00%     75.84% # Class of executed instruction
system.cpu08.op_class::SimdFloatDiv                 0      0.00%     75.84% # Class of executed instruction
system.cpu08.op_class::SimdFloatMisc                0      0.00%     75.84% # Class of executed instruction
system.cpu08.op_class::SimdFloatMult                0      0.00%     75.84% # Class of executed instruction
system.cpu08.op_class::SimdFloatMultAcc             0      0.00%     75.84% # Class of executed instruction
system.cpu08.op_class::SimdFloatSqrt                0      0.00%     75.84% # Class of executed instruction
system.cpu08.op_class::MemRead                1154542     17.61%     93.45% # Class of executed instruction
system.cpu08.op_class::MemWrite                412449      6.29%     99.74% # Class of executed instruction
system.cpu08.op_class::FloatMemRead             15043      0.23%     99.97% # Class of executed instruction
system.cpu08.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu08.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu08.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu08.op_class::total                  6556596                       # Class of executed instruction
system.cpu09.dtb.walker.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.cpu09.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu09.interrupts.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.cpu09.itb.walker.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.cpu09.workload.num_syscalls                 97                       # Number of system calls
system.cpu09.pwrStateResidencyTicks::ON   15954842500                       # Cumulative time (in ticks) in various power states
system.cpu09.numCycles                       19459979                       # number of cpu cycles simulated
system.cpu09.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu09.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu09.committedInsts                   2819850                       # Number of instructions committed
system.cpu09.committedOps                     4963431                       # Number of ops (including micro ops) committed
system.cpu09.num_int_alu_accesses             4891546                       # Number of integer alu accesses
system.cpu09.num_fp_alu_accesses                72434                       # Number of float alu accesses
system.cpu09.num_func_calls                     34400                       # number of times a function call or return occured
system.cpu09.num_conditional_control_insts       401066                       # number of instructions that are conditional controls
system.cpu09.num_int_insts                    4891546                       # number of integer instructions
system.cpu09.num_fp_insts                       72434                       # number of float instructions
system.cpu09.num_int_register_reads           9799642                       # number of times the integer registers were read
system.cpu09.num_int_register_writes          4209415                       # number of times the integer registers were written
system.cpu09.num_fp_register_reads             122533                       # number of times the floating registers were read
system.cpu09.num_fp_register_writes             62355                       # number of times the floating registers were written
system.cpu09.num_cc_register_reads            2850441                       # number of times the CC registers were read
system.cpu09.num_cc_register_writes           2215247                       # number of times the CC registers were written
system.cpu09.num_mem_refs                      993886                       # number of memory refs
system.cpu09.num_load_insts                    697331                       # Number of load instructions
system.cpu09.num_store_insts                   296555                       # Number of store instructions
system.cpu09.num_idle_cycles             7592397.647921                       # Number of idle cycles
system.cpu09.num_busy_cycles             11867581.352079                       # Number of busy cycles
system.cpu09.not_idle_fraction               0.609846                       # Percentage of non-idle cycles
system.cpu09.idle_fraction                   0.390154                       # Percentage of idle cycles
system.cpu09.Branches                          471778                       # Number of branches fetched
system.cpu09.op_class::No_OpClass               22439      0.45%      0.45% # Class of executed instruction
system.cpu09.op_class::IntAlu                 3841556     77.40%     77.85% # Class of executed instruction
system.cpu09.op_class::IntMult                  16802      0.34%     78.19% # Class of executed instruction
system.cpu09.op_class::IntDiv                   36964      0.74%     78.93% # Class of executed instruction
system.cpu09.op_class::FloatAdd                 51784      1.04%     79.98% # Class of executed instruction
system.cpu09.op_class::FloatCmp                     0      0.00%     79.98% # Class of executed instruction
system.cpu09.op_class::FloatCvt                     0      0.00%     79.98% # Class of executed instruction
system.cpu09.op_class::FloatMult                    0      0.00%     79.98% # Class of executed instruction
system.cpu09.op_class::FloatMultAcc                 0      0.00%     79.98% # Class of executed instruction
system.cpu09.op_class::FloatDiv                     0      0.00%     79.98% # Class of executed instruction
system.cpu09.op_class::FloatMisc                    0      0.00%     79.98% # Class of executed instruction
system.cpu09.op_class::FloatSqrt                    0      0.00%     79.98% # Class of executed instruction
system.cpu09.op_class::SimdAdd                      0      0.00%     79.98% # Class of executed instruction
system.cpu09.op_class::SimdAddAcc                   0      0.00%     79.98% # Class of executed instruction
system.cpu09.op_class::SimdAlu                      0      0.00%     79.98% # Class of executed instruction
system.cpu09.op_class::SimdCmp                      0      0.00%     79.98% # Class of executed instruction
system.cpu09.op_class::SimdCvt                      0      0.00%     79.98% # Class of executed instruction
system.cpu09.op_class::SimdMisc                     0      0.00%     79.98% # Class of executed instruction
system.cpu09.op_class::SimdMult                     0      0.00%     79.98% # Class of executed instruction
system.cpu09.op_class::SimdMultAcc                  0      0.00%     79.98% # Class of executed instruction
system.cpu09.op_class::SimdShift                    0      0.00%     79.98% # Class of executed instruction
system.cpu09.op_class::SimdShiftAcc                 0      0.00%     79.98% # Class of executed instruction
system.cpu09.op_class::SimdSqrt                     0      0.00%     79.98% # Class of executed instruction
system.cpu09.op_class::SimdFloatAdd                 0      0.00%     79.98% # Class of executed instruction
system.cpu09.op_class::SimdFloatAlu                 0      0.00%     79.98% # Class of executed instruction
system.cpu09.op_class::SimdFloatCmp                 0      0.00%     79.98% # Class of executed instruction
system.cpu09.op_class::SimdFloatCvt                 0      0.00%     79.98% # Class of executed instruction
system.cpu09.op_class::SimdFloatDiv                 0      0.00%     79.98% # Class of executed instruction
system.cpu09.op_class::SimdFloatMisc                0      0.00%     79.98% # Class of executed instruction
system.cpu09.op_class::SimdFloatMult                0      0.00%     79.98% # Class of executed instruction
system.cpu09.op_class::SimdFloatMultAcc             0      0.00%     79.98% # Class of executed instruction
system.cpu09.op_class::SimdFloatSqrt                0      0.00%     79.98% # Class of executed instruction
system.cpu09.op_class::MemRead                 682304     13.75%     93.72% # Class of executed instruction
system.cpu09.op_class::MemWrite                294726      5.94%     99.66% # Class of executed instruction
system.cpu09.op_class::FloatMemRead             15027      0.30%     99.96% # Class of executed instruction
system.cpu09.op_class::FloatMemWrite             1829      0.04%    100.00% # Class of executed instruction
system.cpu09.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu09.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu09.op_class::total                  4963431                       # Class of executed instruction
system.cpu10.dtb.walker.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.cpu10.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu10.interrupts.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.cpu10.itb.walker.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.cpu10.workload.num_syscalls                 97                       # Number of system calls
system.cpu10.pwrStateResidencyTicks::ON   15954842500                       # Cumulative time (in ticks) in various power states
system.cpu10.numCycles                       19420083                       # number of cpu cycles simulated
system.cpu10.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu10.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu10.committedInsts                   2818908                       # Number of instructions committed
system.cpu10.committedOps                     4961804                       # Number of ops (including micro ops) committed
system.cpu10.num_int_alu_accesses             4889919                       # Number of integer alu accesses
system.cpu10.num_fp_alu_accesses                72434                       # Number of float alu accesses
system.cpu10.num_func_calls                     34400                       # number of times a function call or return occured
system.cpu10.num_conditional_control_insts       400929                       # number of instructions that are conditional controls
system.cpu10.num_int_insts                    4889919                       # number of integer instructions
system.cpu10.num_fp_insts                       72434                       # number of float instructions
system.cpu10.num_int_register_reads           9796576                       # number of times the integer registers were read
system.cpu10.num_int_register_writes          4208062                       # number of times the integer registers were written
system.cpu10.num_fp_register_reads             122533                       # number of times the floating registers were read
system.cpu10.num_fp_register_writes             62355                       # number of times the floating registers were written
system.cpu10.num_cc_register_reads            2849679                       # number of times the CC registers were read
system.cpu10.num_cc_register_writes           2214579                       # number of times the CC registers were written
system.cpu10.num_mem_refs                      993372                       # number of memory refs
system.cpu10.num_load_insts                    696937                       # Number of load instructions
system.cpu10.num_store_insts                   296435                       # Number of store instructions
system.cpu10.num_idle_cycles             7601112.561926                       # Number of idle cycles
system.cpu10.num_busy_cycles             11818970.438074                       # Number of busy cycles
system.cpu10.not_idle_fraction               0.608595                       # Percentage of non-idle cycles
system.cpu10.idle_fraction                   0.391405                       # Percentage of idle cycles
system.cpu10.Branches                          471624                       # Number of branches fetched
system.cpu10.op_class::No_OpClass               22439      0.45%      0.45% # Class of executed instruction
system.cpu10.op_class::IntAlu                 3840443     77.40%     77.85% # Class of executed instruction
system.cpu10.op_class::IntMult                  16802      0.34%     78.19% # Class of executed instruction
system.cpu10.op_class::IntDiv                   36964      0.74%     78.94% # Class of executed instruction
system.cpu10.op_class::FloatAdd                 51784      1.04%     79.98% # Class of executed instruction
system.cpu10.op_class::FloatCmp                     0      0.00%     79.98% # Class of executed instruction
system.cpu10.op_class::FloatCvt                     0      0.00%     79.98% # Class of executed instruction
system.cpu10.op_class::FloatMult                    0      0.00%     79.98% # Class of executed instruction
system.cpu10.op_class::FloatMultAcc                 0      0.00%     79.98% # Class of executed instruction
system.cpu10.op_class::FloatDiv                     0      0.00%     79.98% # Class of executed instruction
system.cpu10.op_class::FloatMisc                    0      0.00%     79.98% # Class of executed instruction
system.cpu10.op_class::FloatSqrt                    0      0.00%     79.98% # Class of executed instruction
system.cpu10.op_class::SimdAdd                      0      0.00%     79.98% # Class of executed instruction
system.cpu10.op_class::SimdAddAcc                   0      0.00%     79.98% # Class of executed instruction
system.cpu10.op_class::SimdAlu                      0      0.00%     79.98% # Class of executed instruction
system.cpu10.op_class::SimdCmp                      0      0.00%     79.98% # Class of executed instruction
system.cpu10.op_class::SimdCvt                      0      0.00%     79.98% # Class of executed instruction
system.cpu10.op_class::SimdMisc                     0      0.00%     79.98% # Class of executed instruction
system.cpu10.op_class::SimdMult                     0      0.00%     79.98% # Class of executed instruction
system.cpu10.op_class::SimdMultAcc                  0      0.00%     79.98% # Class of executed instruction
system.cpu10.op_class::SimdShift                    0      0.00%     79.98% # Class of executed instruction
system.cpu10.op_class::SimdShiftAcc                 0      0.00%     79.98% # Class of executed instruction
system.cpu10.op_class::SimdSqrt                     0      0.00%     79.98% # Class of executed instruction
system.cpu10.op_class::SimdFloatAdd                 0      0.00%     79.98% # Class of executed instruction
system.cpu10.op_class::SimdFloatAlu                 0      0.00%     79.98% # Class of executed instruction
system.cpu10.op_class::SimdFloatCmp                 0      0.00%     79.98% # Class of executed instruction
system.cpu10.op_class::SimdFloatCvt                 0      0.00%     79.98% # Class of executed instruction
system.cpu10.op_class::SimdFloatDiv                 0      0.00%     79.98% # Class of executed instruction
system.cpu10.op_class::SimdFloatMisc                0      0.00%     79.98% # Class of executed instruction
system.cpu10.op_class::SimdFloatMult                0      0.00%     79.98% # Class of executed instruction
system.cpu10.op_class::SimdFloatMultAcc             0      0.00%     79.98% # Class of executed instruction
system.cpu10.op_class::SimdFloatSqrt                0      0.00%     79.98% # Class of executed instruction
system.cpu10.op_class::MemRead                 681910     13.74%     93.72% # Class of executed instruction
system.cpu10.op_class::MemWrite                294606      5.94%     99.66% # Class of executed instruction
system.cpu10.op_class::FloatMemRead             15027      0.30%     99.96% # Class of executed instruction
system.cpu10.op_class::FloatMemWrite             1829      0.04%    100.00% # Class of executed instruction
system.cpu10.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu10.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu10.op_class::total                  4961804                       # Class of executed instruction
system.cpu11.dtb.walker.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.cpu11.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu11.interrupts.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.cpu11.itb.walker.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.cpu11.workload.num_syscalls                103                       # Number of system calls
system.cpu11.pwrStateResidencyTicks::ON   15954842500                       # Cumulative time (in ticks) in various power states
system.cpu11.numCycles                       24674928                       # number of cpu cycles simulated
system.cpu11.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu11.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu11.committedInsts                   3170558                       # Number of instructions committed
system.cpu11.committedOps                     5519174                       # Number of ops (including micro ops) committed
system.cpu11.num_int_alu_accesses             5447246                       # Number of integer alu accesses
system.cpu11.num_fp_alu_accesses                72480                       # Number of float alu accesses
system.cpu11.num_func_calls                     34438                       # number of times a function call or return occured
system.cpu11.num_conditional_control_insts       442049                       # number of instructions that are conditional controls
system.cpu11.num_int_insts                    5447246                       # number of integer instructions
system.cpu11.num_fp_insts                       72480                       # number of float instructions
system.cpu11.num_int_register_reads          10891564                       # number of times the integer registers were read
system.cpu11.num_int_register_writes          4683133                       # number of times the integer registers were written
system.cpu11.num_fp_register_reads             122615                       # number of times the floating registers were read
system.cpu11.num_fp_register_writes             62397                       # number of times the floating registers were written
system.cpu11.num_cc_register_reads            3076099                       # number of times the CC registers were read
system.cpu11.num_cc_register_writes           2419948                       # number of times the CC registers were written
system.cpu11.num_mem_refs                     1200209                       # number of memory refs
system.cpu11.num_load_insts                    862674                       # Number of load instructions
system.cpu11.num_store_insts                   337535                       # Number of store instructions
system.cpu11.num_idle_cycles             5594449.086873                       # Number of idle cycles
system.cpu11.num_busy_cycles             19080478.913127                       # Number of busy cycles
system.cpu11.not_idle_fraction               0.773274                       # Percentage of non-idle cycles
system.cpu11.idle_fraction                   0.226726                       # Percentage of idle cycles
system.cpu11.Branches                          512797                       # Number of branches fetched
system.cpu11.op_class::No_OpClass               22446      0.41%      0.41% # Class of executed instruction
system.cpu11.op_class::IntAlu                 4190914     75.93%     76.34% # Class of executed instruction
system.cpu11.op_class::IntMult                  16814      0.30%     76.65% # Class of executed instruction
system.cpu11.op_class::IntDiv                   36971      0.67%     77.31% # Class of executed instruction
system.cpu11.op_class::FloatAdd                 51820      0.94%     78.25% # Class of executed instruction
system.cpu11.op_class::FloatCmp                     0      0.00%     78.25% # Class of executed instruction
system.cpu11.op_class::FloatCvt                     0      0.00%     78.25% # Class of executed instruction
system.cpu11.op_class::FloatMult                    0      0.00%     78.25% # Class of executed instruction
system.cpu11.op_class::FloatMultAcc                 0      0.00%     78.25% # Class of executed instruction
system.cpu11.op_class::FloatDiv                     0      0.00%     78.25% # Class of executed instruction
system.cpu11.op_class::FloatMisc                    0      0.00%     78.25% # Class of executed instruction
system.cpu11.op_class::FloatSqrt                    0      0.00%     78.25% # Class of executed instruction
system.cpu11.op_class::SimdAdd                      0      0.00%     78.25% # Class of executed instruction
system.cpu11.op_class::SimdAddAcc                   0      0.00%     78.25% # Class of executed instruction
system.cpu11.op_class::SimdAlu                      0      0.00%     78.25% # Class of executed instruction
system.cpu11.op_class::SimdCmp                      0      0.00%     78.25% # Class of executed instruction
system.cpu11.op_class::SimdCvt                      0      0.00%     78.25% # Class of executed instruction
system.cpu11.op_class::SimdMisc                     0      0.00%     78.25% # Class of executed instruction
system.cpu11.op_class::SimdMult                     0      0.00%     78.25% # Class of executed instruction
system.cpu11.op_class::SimdMultAcc                  0      0.00%     78.25% # Class of executed instruction
system.cpu11.op_class::SimdShift                    0      0.00%     78.25% # Class of executed instruction
system.cpu11.op_class::SimdShiftAcc                 0      0.00%     78.25% # Class of executed instruction
system.cpu11.op_class::SimdSqrt                     0      0.00%     78.25% # Class of executed instruction
system.cpu11.op_class::SimdFloatAdd                 0      0.00%     78.25% # Class of executed instruction
system.cpu11.op_class::SimdFloatAlu                 0      0.00%     78.25% # Class of executed instruction
system.cpu11.op_class::SimdFloatCmp                 0      0.00%     78.25% # Class of executed instruction
system.cpu11.op_class::SimdFloatCvt                 0      0.00%     78.25% # Class of executed instruction
system.cpu11.op_class::SimdFloatDiv                 0      0.00%     78.25% # Class of executed instruction
system.cpu11.op_class::SimdFloatMisc                0      0.00%     78.25% # Class of executed instruction
system.cpu11.op_class::SimdFloatMult                0      0.00%     78.25% # Class of executed instruction
system.cpu11.op_class::SimdFloatMultAcc             0      0.00%     78.25% # Class of executed instruction
system.cpu11.op_class::SimdFloatSqrt                0      0.00%     78.25% # Class of executed instruction
system.cpu11.op_class::MemRead                 847643     15.36%     93.61% # Class of executed instruction
system.cpu11.op_class::MemWrite                335706      6.08%     99.69% # Class of executed instruction
system.cpu11.op_class::FloatMemRead             15031      0.27%     99.97% # Class of executed instruction
system.cpu11.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu11.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu11.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu11.op_class::total                  5519174                       # Class of executed instruction
system.cpu12.dtb.walker.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.cpu12.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu12.interrupts.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.cpu12.itb.walker.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.cpu12.workload.num_syscalls                115                       # Number of system calls
system.cpu12.pwrStateResidencyTicks::ON   15954842500                       # Cumulative time (in ticks) in various power states
system.cpu12.numCycles                       29342524                       # number of cpu cycles simulated
system.cpu12.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu12.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu12.committedInsts                   3501189                       # Number of instructions committed
system.cpu12.committedOps                     6044145                       # Number of ops (including micro ops) committed
system.cpu12.num_int_alu_accesses             5972131                       # Number of integer alu accesses
system.cpu12.num_fp_alu_accesses                72572                       # Number of float alu accesses
system.cpu12.num_func_calls                     34514                       # number of times a function call or return occured
system.cpu12.num_conditional_control_insts       480866                       # number of instructions that are conditional controls
system.cpu12.num_int_insts                    5972131                       # number of integer instructions
system.cpu12.num_fp_insts                       72572                       # number of float instructions
system.cpu12.num_int_register_reads          11922543                       # number of times the integer registers were read
system.cpu12.num_int_register_writes          5130318                       # number of times the integer registers were written
system.cpu12.num_fp_register_reads             122779                       # number of times the floating registers were read
system.cpu12.num_fp_register_writes             62481                       # number of times the floating registers were written
system.cpu12.num_cc_register_reads            3290081                       # number of times the CC registers were read
system.cpu12.num_cc_register_writes           2613558                       # number of times the CC registers were written
system.cpu12.num_mem_refs                     1394480                       # number of memory refs
system.cpu12.num_load_insts                   1018132                       # Number of load instructions
system.cpu12.num_store_insts                   376348                       # Number of store instructions
system.cpu12.num_idle_cycles             2360630.739800                       # Number of idle cycles
system.cpu12.num_busy_cycles             26981893.260200                       # Number of busy cycles
system.cpu12.not_idle_fraction               0.919549                       # Percentage of non-idle cycles
system.cpu12.idle_fraction                   0.080451                       # Percentage of idle cycles
system.cpu12.Branches                          551706                       # Number of branches fetched
system.cpu12.op_class::No_OpClass               22460      0.37%      0.37% # Class of executed instruction
system.cpu12.op_class::IntAlu                 4521502     74.81%     75.18% # Class of executed instruction
system.cpu12.op_class::IntMult                  16826      0.28%     75.46% # Class of executed instruction
system.cpu12.op_class::IntDiv                   36985      0.61%     76.07% # Class of executed instruction
system.cpu12.op_class::FloatAdd                 51892      0.86%     76.93% # Class of executed instruction
system.cpu12.op_class::FloatCmp                     0      0.00%     76.93% # Class of executed instruction
system.cpu12.op_class::FloatCvt                     0      0.00%     76.93% # Class of executed instruction
system.cpu12.op_class::FloatMult                    0      0.00%     76.93% # Class of executed instruction
system.cpu12.op_class::FloatMultAcc                 0      0.00%     76.93% # Class of executed instruction
system.cpu12.op_class::FloatDiv                     0      0.00%     76.93% # Class of executed instruction
system.cpu12.op_class::FloatMisc                    0      0.00%     76.93% # Class of executed instruction
system.cpu12.op_class::FloatSqrt                    0      0.00%     76.93% # Class of executed instruction
system.cpu12.op_class::SimdAdd                      0      0.00%     76.93% # Class of executed instruction
system.cpu12.op_class::SimdAddAcc                   0      0.00%     76.93% # Class of executed instruction
system.cpu12.op_class::SimdAlu                      0      0.00%     76.93% # Class of executed instruction
system.cpu12.op_class::SimdCmp                      0      0.00%     76.93% # Class of executed instruction
system.cpu12.op_class::SimdCvt                      0      0.00%     76.93% # Class of executed instruction
system.cpu12.op_class::SimdMisc                     0      0.00%     76.93% # Class of executed instruction
system.cpu12.op_class::SimdMult                     0      0.00%     76.93% # Class of executed instruction
system.cpu12.op_class::SimdMultAcc                  0      0.00%     76.93% # Class of executed instruction
system.cpu12.op_class::SimdShift                    0      0.00%     76.93% # Class of executed instruction
system.cpu12.op_class::SimdShiftAcc                 0      0.00%     76.93% # Class of executed instruction
system.cpu12.op_class::SimdSqrt                     0      0.00%     76.93% # Class of executed instruction
system.cpu12.op_class::SimdFloatAdd                 0      0.00%     76.93% # Class of executed instruction
system.cpu12.op_class::SimdFloatAlu                 0      0.00%     76.93% # Class of executed instruction
system.cpu12.op_class::SimdFloatCmp                 0      0.00%     76.93% # Class of executed instruction
system.cpu12.op_class::SimdFloatCvt                 0      0.00%     76.93% # Class of executed instruction
system.cpu12.op_class::SimdFloatDiv                 0      0.00%     76.93% # Class of executed instruction
system.cpu12.op_class::SimdFloatMisc                0      0.00%     76.93% # Class of executed instruction
system.cpu12.op_class::SimdFloatMult                0      0.00%     76.93% # Class of executed instruction
system.cpu12.op_class::SimdFloatMultAcc             0      0.00%     76.93% # Class of executed instruction
system.cpu12.op_class::SimdFloatSqrt                0      0.00%     76.93% # Class of executed instruction
system.cpu12.op_class::MemRead                1003093     16.60%     93.52% # Class of executed instruction
system.cpu12.op_class::MemWrite                374519      6.20%     99.72% # Class of executed instruction
system.cpu12.op_class::FloatMemRead             15039      0.25%     99.97% # Class of executed instruction
system.cpu12.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu12.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu12.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu12.op_class::total                  6044145                       # Class of executed instruction
system.cpu13.dtb.walker.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.cpu13.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu13.interrupts.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.cpu13.itb.walker.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.cpu13.workload.num_syscalls                115                       # Number of system calls
system.cpu13.pwrStateResidencyTicks::ON   15954842500                       # Cumulative time (in ticks) in various power states
system.cpu13.numCycles                       29423567                       # number of cpu cycles simulated
system.cpu13.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu13.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu13.committedInsts                   3517591                       # Number of instructions committed
system.cpu13.committedOps                     6070567                       # Number of ops (including micro ops) committed
system.cpu13.num_int_alu_accesses             5998553                       # Number of integer alu accesses
system.cpu13.num_fp_alu_accesses                72572                       # Number of float alu accesses
system.cpu13.num_func_calls                     34514                       # number of times a function call or return occured
system.cpu13.num_conditional_control_insts       482870                       # number of instructions that are conditional controls
system.cpu13.num_int_insts                    5998553                       # number of integer instructions
system.cpu13.num_fp_insts                       72572                       # number of float instructions
system.cpu13.num_int_register_reads          11973993                       # number of times the integer registers were read
system.cpu13.num_int_register_writes          5152732                       # number of times the integer registers were written
system.cpu13.num_fp_register_reads             122779                       # number of times the floating registers were read
system.cpu13.num_fp_register_writes             62481                       # number of times the floating registers were written
system.cpu13.num_cc_register_reads            3301137                       # number of times the CC registers were read
system.cpu13.num_cc_register_writes           2623510                       # number of times the CC registers were written
system.cpu13.num_mem_refs                     1403988                       # number of memory refs
system.cpu13.num_load_insts                   1025704                       # Number of load instructions
system.cpu13.num_store_insts                   378284                       # Number of store instructions
system.cpu13.num_idle_cycles             2292421.864934                       # Number of idle cycles
system.cpu13.num_busy_cycles             27131145.135066                       # Number of busy cycles
system.cpu13.not_idle_fraction               0.922089                       # Percentage of non-idle cycles
system.cpu13.idle_fraction                   0.077911                       # Percentage of idle cycles
system.cpu13.Branches                          553778                       # Number of branches fetched
system.cpu13.op_class::No_OpClass               22460      0.37%      0.37% # Class of executed instruction
system.cpu13.op_class::IntAlu                 4538416     74.76%     75.13% # Class of executed instruction
system.cpu13.op_class::IntMult                  16826      0.28%     75.41% # Class of executed instruction
system.cpu13.op_class::IntDiv                   36985      0.61%     76.02% # Class of executed instruction
system.cpu13.op_class::FloatAdd                 51892      0.85%     76.87% # Class of executed instruction
system.cpu13.op_class::FloatCmp                     0      0.00%     76.87% # Class of executed instruction
system.cpu13.op_class::FloatCvt                     0      0.00%     76.87% # Class of executed instruction
system.cpu13.op_class::FloatMult                    0      0.00%     76.87% # Class of executed instruction
system.cpu13.op_class::FloatMultAcc                 0      0.00%     76.87% # Class of executed instruction
system.cpu13.op_class::FloatDiv                     0      0.00%     76.87% # Class of executed instruction
system.cpu13.op_class::FloatMisc                    0      0.00%     76.87% # Class of executed instruction
system.cpu13.op_class::FloatSqrt                    0      0.00%     76.87% # Class of executed instruction
system.cpu13.op_class::SimdAdd                      0      0.00%     76.87% # Class of executed instruction
system.cpu13.op_class::SimdAddAcc                   0      0.00%     76.87% # Class of executed instruction
system.cpu13.op_class::SimdAlu                      0      0.00%     76.87% # Class of executed instruction
system.cpu13.op_class::SimdCmp                      0      0.00%     76.87% # Class of executed instruction
system.cpu13.op_class::SimdCvt                      0      0.00%     76.87% # Class of executed instruction
system.cpu13.op_class::SimdMisc                     0      0.00%     76.87% # Class of executed instruction
system.cpu13.op_class::SimdMult                     0      0.00%     76.87% # Class of executed instruction
system.cpu13.op_class::SimdMultAcc                  0      0.00%     76.87% # Class of executed instruction
system.cpu13.op_class::SimdShift                    0      0.00%     76.87% # Class of executed instruction
system.cpu13.op_class::SimdShiftAcc                 0      0.00%     76.87% # Class of executed instruction
system.cpu13.op_class::SimdSqrt                     0      0.00%     76.87% # Class of executed instruction
system.cpu13.op_class::SimdFloatAdd                 0      0.00%     76.87% # Class of executed instruction
system.cpu13.op_class::SimdFloatAlu                 0      0.00%     76.87% # Class of executed instruction
system.cpu13.op_class::SimdFloatCmp                 0      0.00%     76.87% # Class of executed instruction
system.cpu13.op_class::SimdFloatCvt                 0      0.00%     76.87% # Class of executed instruction
system.cpu13.op_class::SimdFloatDiv                 0      0.00%     76.87% # Class of executed instruction
system.cpu13.op_class::SimdFloatMisc                0      0.00%     76.87% # Class of executed instruction
system.cpu13.op_class::SimdFloatMult                0      0.00%     76.87% # Class of executed instruction
system.cpu13.op_class::SimdFloatMultAcc             0      0.00%     76.87% # Class of executed instruction
system.cpu13.op_class::SimdFloatSqrt                0      0.00%     76.87% # Class of executed instruction
system.cpu13.op_class::MemRead                1010665     16.65%     93.52% # Class of executed instruction
system.cpu13.op_class::MemWrite                376455      6.20%     99.72% # Class of executed instruction
system.cpu13.op_class::FloatMemRead             15039      0.25%     99.97% # Class of executed instruction
system.cpu13.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu13.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu13.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu13.op_class::total                  6070567                       # Class of executed instruction
system.fpga0.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.fpga0.clk_domain.clock                    3333                       # Clock period in ticks
system.fpga0.dtb.walker.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.fpga0.itb.walker.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.fpga0.pwrStateResidencyTicks::ON   15954842500                       # Cumulative time (in ticks) in various power states
system.fpga0.numCycles                        4661478                       # number of cpu cycles simulated
system.fpga0.numWorkItemsStarted                    0                       # number of work items this cpu started
system.fpga0.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.fpga1.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.fpga1.clk_domain.clock                    3333                       # Clock period in ticks
system.fpga1.dtb.walker.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.fpga1.itb.walker.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.fpga1.pwrStateResidencyTicks::ON   15954842500                       # Cumulative time (in ticks) in various power states
system.fpga1.numCycles                        4318786                       # number of cpu cycles simulated
system.fpga1.numWorkItemsStarted                    0                       # number of work items this cpu started
system.fpga1.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.piobus.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.piobus.trans_dist::ReadReq              557828                       # Transaction distribution
system.piobus.trans_dist::ReadResp             557828                       # Transaction distribution
system.piobus.trans_dist::WriteReq                464                       # Transaction distribution
system.piobus.trans_dist::WriteResp               464                       # Transaction distribution
system.piobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.fpga0.control_port        83214                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::total        83214                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.fpga1.control_port        46962                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::total        46962                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.fpga0.control_port        86232                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::total        86232                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.fpga1.control_port       126340                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::total       126340                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl4.sequencer.mem-master-port::system.fpga0.control_port        46464                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl4.sequencer.mem-master-port::total        46464                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl5.sequencer.mem-master-port::system.fpga1.control_port        84990                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl5.sequencer.mem-master-port::total        84990                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl6.sequencer.mem-master-port::system.fpga0.control_port       165294                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl6.sequencer.mem-master-port::total       165294                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl7.sequencer.mem-master-port::system.fpga1.control_port         3702                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl7.sequencer.mem-master-port::total         3702                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl8.sequencer.mem-master-port::system.fpga0.control_port       142970                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl8.sequencer.mem-master-port::total       142970                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl9.sequencer.mem-master-port::system.fpga1.control_port        25842                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl9.sequencer.mem-master-port::total        25842                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl10.sequencer.mem-master-port::system.fpga0.control_port        25688                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl10.sequencer.mem-master-port::total        25688                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl11.sequencer.mem-master-port::system.fpga1.control_port        66622                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl11.sequencer.mem-master-port::total        66622                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl12.sequencer.mem-master-port::system.fpga0.control_port       105096                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl12.sequencer.mem-master-port::total       105096                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl13.sequencer.mem-master-port::system.fpga1.control_port       107168                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl13.sequencer.mem-master-port::total       107168                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count::total                1116584                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.fpga0.control_port       332856                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::total       332856                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.fpga1.control_port       187848                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::total       187848                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.fpga0.control_port       344928                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::total       344928                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.fpga1.control_port       505360                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::total       505360                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl4.sequencer.mem-master-port::system.fpga0.control_port       185856                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl4.sequencer.mem-master-port::total       185856                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl5.sequencer.mem-master-port::system.fpga1.control_port       339960                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl5.sequencer.mem-master-port::total       339960                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl6.sequencer.mem-master-port::system.fpga0.control_port       661176                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl6.sequencer.mem-master-port::total       661176                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl7.sequencer.mem-master-port::system.fpga1.control_port        14808                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl7.sequencer.mem-master-port::total        14808                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl8.sequencer.mem-master-port::system.fpga0.control_port       571880                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl8.sequencer.mem-master-port::total       571880                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl9.sequencer.mem-master-port::system.fpga1.control_port       103368                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl9.sequencer.mem-master-port::total       103368                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl10.sequencer.mem-master-port::system.fpga0.control_port       102752                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl10.sequencer.mem-master-port::total       102752                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl11.sequencer.mem-master-port::system.fpga1.control_port       266488                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl11.sequencer.mem-master-port::total       266488                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl12.sequencer.mem-master-port::system.fpga0.control_port       420384                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl12.sequencer.mem-master-port::total       420384                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl13.sequencer.mem-master-port::system.fpga1.control_port       428672                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl13.sequencer.mem-master-port::total       428672                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size::total                 4466336                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.reqLayer0.occupancy           459741500                       # Layer occupancy (ticks)
system.piobus.reqLayer0.utilization               2.9                       # Layer utilization (%)
system.piobus.reqLayer1.occupancy           317897000                       # Layer occupancy (ticks)
system.piobus.reqLayer1.utilization               2.0                       # Layer utilization (%)
system.piobus.respLayer2.occupancy           91820000                       # Layer occupancy (ticks)
system.piobus.respLayer2.utilization              0.6                       # Layer utilization (%)
system.piobus.respLayer4.occupancy           51977000                       # Layer occupancy (ticks)
system.piobus.respLayer4.utilization              0.3                       # Layer utilization (%)
system.piobus.respLayer6.occupancy           96289000                       # Layer occupancy (ticks)
system.piobus.respLayer6.utilization              0.6                       # Layer utilization (%)
system.piobus.respLayer8.occupancy          137140500                       # Layer occupancy (ticks)
system.piobus.respLayer8.utilization              0.9                       # Layer utilization (%)
system.piobus.respLayer10.occupancy          51345000                       # Layer occupancy (ticks)
system.piobus.respLayer10.utilization             0.3                       # Layer utilization (%)
system.piobus.respLayer12.occupancy          94537500                       # Layer occupancy (ticks)
system.piobus.respLayer12.utilization             0.6                       # Layer utilization (%)
system.piobus.respLayer14.occupancy         176263500                       # Layer occupancy (ticks)
system.piobus.respLayer14.utilization             1.1                       # Layer utilization (%)
system.piobus.respLayer16.occupancy           3678000                       # Layer occupancy (ticks)
system.piobus.respLayer16.utilization             0.0                       # Layer utilization (%)
system.piobus.respLayer18.occupancy         157019500                       # Layer occupancy (ticks)
system.piobus.respLayer18.utilization             1.0                       # Layer utilization (%)
system.piobus.respLayer20.occupancy          28597500                       # Layer occupancy (ticks)
system.piobus.respLayer20.utilization             0.2                       # Layer utilization (%)
system.piobus.respLayer22.occupancy          28419000                       # Layer occupancy (ticks)
system.piobus.respLayer22.utilization             0.2                       # Layer utilization (%)
system.piobus.respLayer24.occupancy          73773000                       # Layer occupancy (ticks)
system.piobus.respLayer24.utilization             0.5                       # Layer utilization (%)
system.piobus.respLayer26.occupancy         117729500                       # Layer occupancy (ticks)
system.piobus.respLayer26.utilization             0.7                       # Layer utilization (%)
system.piobus.respLayer28.occupancy         119787000                       # Layer occupancy (ticks)
system.piobus.respLayer28.utilization             0.8                       # Layer utilization (%)
system.ruby.clk_domain.clock                      500                       # Clock period in ticks
system.ruby.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.delayHist::bucket_size                  8                       # delay histogram for all message
system.ruby.delayHist::max_bucket                  79                       # delay histogram for all message
system.ruby.delayHist::samples                4800928                       # delay histogram for all message
system.ruby.delayHist::mean                 13.396353                       # delay histogram for all message
system.ruby.delayHist::gmean                11.893812                       # delay histogram for all message
system.ruby.delayHist::stdev                 7.105301                       # delay histogram for all message
system.ruby.delayHist                    |      642975     13.39%     13.39% |     3160265     65.83%     79.22% |      373296      7.78%     86.99% |      436821      9.10%     96.09% |      187414      3.90%    100.00% |         156      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for all message
system.ruby.delayHist::total                  4800928                       # delay histogram for all message
system.ruby.outstanding_req_hist_seqr::bucket_size            1                      
system.ruby.outstanding_req_hist_seqr::max_bucket            9                      
system.ruby.outstanding_req_hist_seqr::samples     78366757                      
system.ruby.outstanding_req_hist_seqr::mean     1.000127                      
system.ruby.outstanding_req_hist_seqr::gmean     1.000088                      
system.ruby.outstanding_req_hist_seqr::stdev     0.011285                      
system.ruby.outstanding_req_hist_seqr    |           0      0.00%      0.00% |    78356775     99.99%     99.99% |        9982      0.01%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.outstanding_req_hist_seqr::total     78366757                      
system.ruby.latency_hist_seqr::bucket_size          256                      
system.ruby.latency_hist_seqr::max_bucket         2559                      
system.ruby.latency_hist_seqr::samples       78366757                      
system.ruby.latency_hist_seqr::mean          3.383044                      
system.ruby.latency_hist_seqr::gmean         1.493800                      
system.ruby.latency_hist_seqr::stdev        18.470712                      
system.ruby.latency_hist_seqr            |    78337632     99.96%     99.96% |       17695      0.02%     99.99% |       10698      0.01%    100.00% |         569      0.00%    100.00% |         154      0.00%    100.00% |           9      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.latency_hist_seqr::total         78366757                      
system.ruby.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.hit_latency_hist_seqr::samples     77538332                      
system.ruby.hit_latency_hist_seqr::mean      1.766774                      
system.ruby.hit_latency_hist_seqr::gmean     1.425218                      
system.ruby.hit_latency_hist_seqr::stdev     1.308579                      
system.ruby.hit_latency_hist_seqr        |           0      0.00%      0.00% |    57720197     74.44%     74.44% |           0      0.00%     74.44% |           0      0.00%     74.44% |    19818135     25.56%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.hit_latency_hist_seqr::total     77538332                      
system.ruby.miss_latency_hist_seqr::bucket_size          256                      
system.ruby.miss_latency_hist_seqr::max_bucket         2559                      
system.ruby.miss_latency_hist_seqr::samples       828425                      
system.ruby.miss_latency_hist_seqr::mean   154.661449                      
system.ruby.miss_latency_hist_seqr::gmean   121.537423                      
system.ruby.miss_latency_hist_seqr::stdev    94.781669                      
system.ruby.miss_latency_hist_seqr       |      799300     96.48%     96.48% |       17695      2.14%     98.62% |       10698      1.29%     99.91% |         569      0.07%     99.98% |         154      0.02%    100.00% |           9      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.miss_latency_hist_seqr::total       828425                      
system.ruby.dir_cntrl0.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl0.fully_busy_cycles            2                       # cycles for which number of transistions == max transitions
system.ruby.dir_cntrl1.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl1.fully_busy_cycles            1                       # cycles for which number of transistions == max transitions
system.ruby.dir_cntrl2.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl3.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.L1Dcache.demand_hits      1185981                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Dcache.demand_misses        58583                       # Number of cache demand misses
system.ruby.l1_cntrl0.L1Dcache.demand_accesses      1244564                       # Number of cache demand accesses
system.ruby.l1_cntrl0.L1Icache.demand_hits      4400546                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Icache.demand_misses         1691                       # Number of cache demand misses
system.ruby.l1_cntrl0.L1Icache.demand_accesses      4402237                       # Number of cache demand accesses
system.ruby.l1_cntrl0.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl0.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl0.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl0.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl0.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl0.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl0.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl0.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl0.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl0.sequencer.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl1.L1Dcache.demand_hits      1036960                       # Number of cache demand hits
system.ruby.l1_cntrl1.L1Dcache.demand_misses        40480                       # Number of cache demand misses
system.ruby.l1_cntrl1.L1Dcache.demand_accesses      1077440                       # Number of cache demand accesses
system.ruby.l1_cntrl1.L1Icache.demand_hits      4013264                       # Number of cache demand hits
system.ruby.l1_cntrl1.L1Icache.demand_misses         2500                       # Number of cache demand misses
system.ruby.l1_cntrl1.L1Icache.demand_accesses      4015764                       # Number of cache demand accesses
system.ruby.l1_cntrl1.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl1.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl1.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl1.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl1.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl1.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl1.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl1.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl1.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl1.sequencer.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl1.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl10.L1Dcache.demand_hits       951450                       # Number of cache demand hits
system.ruby.l1_cntrl10.L1Dcache.demand_misses        29791                       # Number of cache demand misses
system.ruby.l1_cntrl10.L1Dcache.demand_accesses       981241                       # Number of cache demand accesses
system.ruby.l1_cntrl10.L1Icache.demand_hits      3790648                       # Number of cache demand hits
system.ruby.l1_cntrl10.L1Icache.demand_misses         1673                       # Number of cache demand misses
system.ruby.l1_cntrl10.L1Icache.demand_accesses      3792321                       # Number of cache demand accesses
system.ruby.l1_cntrl10.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl10.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl10.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl10.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl10.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl10.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl10.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl10.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl10.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl10.sequencer.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl10.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl11.L1Dcache.demand_hits      1117059                       # Number of cache demand hits
system.ruby.l1_cntrl11.L1Dcache.demand_misses        50552                       # Number of cache demand misses
system.ruby.l1_cntrl11.L1Dcache.demand_accesses      1167611                       # Number of cache demand accesses
system.ruby.l1_cntrl11.L1Icache.demand_hits      4222864                       # Number of cache demand hits
system.ruby.l1_cntrl11.L1Icache.demand_misses         2497                       # Number of cache demand misses
system.ruby.l1_cntrl11.L1Icache.demand_accesses      4225361                       # Number of cache demand accesses
system.ruby.l1_cntrl11.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl11.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl11.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl11.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl11.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl11.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl11.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl11.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl11.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl11.sequencer.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl11.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl12.L1Dcache.demand_hits      1272963                       # Number of cache demand hits
system.ruby.l1_cntrl12.L1Dcache.demand_misses        69682                       # Number of cache demand misses
system.ruby.l1_cntrl12.L1Dcache.demand_accesses      1342645                       # Number of cache demand accesses
system.ruby.l1_cntrl12.L1Icache.demand_hits      4630661                       # Number of cache demand hits
system.ruby.l1_cntrl12.L1Icache.demand_misses         2536                       # Number of cache demand misses
system.ruby.l1_cntrl12.L1Icache.demand_accesses      4633197                       # Number of cache demand accesses
system.ruby.l1_cntrl12.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl12.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl12.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl12.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl12.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl12.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl12.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl12.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl12.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl12.sequencer.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl12.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl12.fully_busy_cycles            1                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl13.L1Dcache.demand_hits      1280455                       # Number of cache demand hits
system.ruby.l1_cntrl13.L1Dcache.demand_misses        70662                       # Number of cache demand misses
system.ruby.l1_cntrl13.L1Dcache.demand_accesses      1351117                       # Number of cache demand accesses
system.ruby.l1_cntrl13.L1Icache.demand_hits      4651910                       # Number of cache demand hits
system.ruby.l1_cntrl13.L1Icache.demand_misses         1726                       # Number of cache demand misses
system.ruby.l1_cntrl13.L1Icache.demand_accesses      4653636                       # Number of cache demand accesses
system.ruby.l1_cntrl13.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl13.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl13.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl13.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl13.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl13.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl13.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl13.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl13.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl13.sequencer.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl13.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl14.L1Dcache.demand_hits         7511                       # Number of cache demand hits
system.ruby.l1_cntrl14.L1Dcache.demand_misses          889                       # Number of cache demand misses
system.ruby.l1_cntrl14.L1Dcache.demand_accesses         8400                       # Number of cache demand accesses
system.ruby.l1_cntrl14.L1Icache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl14.L1Icache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl14.L1Icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl14.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl14.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl14.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl14.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl14.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl14.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl14.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl14.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl14.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl14.sequencer.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl14.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl15.L1Dcache.demand_hits         7511                       # Number of cache demand hits
system.ruby.l1_cntrl15.L1Dcache.demand_misses          889                       # Number of cache demand misses
system.ruby.l1_cntrl15.L1Dcache.demand_accesses         8400                       # Number of cache demand accesses
system.ruby.l1_cntrl15.L1Icache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl15.L1Icache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl15.L1Icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl15.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl15.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl15.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl15.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl15.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl15.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl15.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl15.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl15.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl15.sequencer.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl15.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl2.L1Dcache.demand_hits      1175574                       # Number of cache demand hits
system.ruby.l1_cntrl2.L1Dcache.demand_misses        60342                       # Number of cache demand misses
system.ruby.l1_cntrl2.L1Dcache.demand_accesses      1235916                       # Number of cache demand accesses
system.ruby.l1_cntrl2.L1Icache.demand_hits      4408695                       # Number of cache demand hits
system.ruby.l1_cntrl2.L1Icache.demand_misses         1675                       # Number of cache demand misses
system.ruby.l1_cntrl2.L1Icache.demand_accesses      4410370                       # Number of cache demand accesses
system.ruby.l1_cntrl2.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl2.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl2.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl2.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl2.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl2.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl2.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl2.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl2.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl2.sequencer.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl2.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl2.fully_busy_cycles             1                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl3.L1Dcache.demand_hits      1376047                       # Number of cache demand hits
system.ruby.l1_cntrl3.L1Dcache.demand_misses        80885                       # Number of cache demand misses
system.ruby.l1_cntrl3.L1Dcache.demand_accesses      1456932                       # Number of cache demand accesses
system.ruby.l1_cntrl3.L1Icache.demand_hits      4872683                       # Number of cache demand hits
system.ruby.l1_cntrl3.L1Icache.demand_misses         1744                       # Number of cache demand misses
system.ruby.l1_cntrl3.L1Icache.demand_accesses      4874427                       # Number of cache demand accesses
system.ruby.l1_cntrl3.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl3.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl3.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl3.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl3.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl3.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl3.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl3.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl3.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl3.sequencer.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl3.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl4.L1Dcache.demand_hits      1035826                       # Number of cache demand hits
system.ruby.l1_cntrl4.L1Dcache.demand_misses        40311                       # Number of cache demand misses
system.ruby.l1_cntrl4.L1Dcache.demand_accesses      1076137                       # Number of cache demand accesses
system.ruby.l1_cntrl4.L1Icache.demand_hits      4010417                       # Number of cache demand hits
system.ruby.l1_cntrl4.L1Icache.demand_misses         1691                       # Number of cache demand misses
system.ruby.l1_cntrl4.L1Icache.demand_accesses      4012108                       # Number of cache demand accesses
system.ruby.l1_cntrl4.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl4.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl4.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl4.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl4.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl4.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl4.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl4.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl4.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl4.sequencer.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl4.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl5.L1Dcache.demand_hits      1192364                       # Number of cache demand hits
system.ruby.l1_cntrl5.L1Dcache.demand_misses        59727                       # Number of cache demand misses
system.ruby.l1_cntrl5.L1Dcache.demand_accesses      1252091                       # Number of cache demand accesses
system.ruby.l1_cntrl5.L1Icache.demand_hits      4418043                       # Number of cache demand hits
system.ruby.l1_cntrl5.L1Icache.demand_misses         1718                       # Number of cache demand misses
system.ruby.l1_cntrl5.L1Icache.demand_accesses      4419761                       # Number of cache demand accesses
system.ruby.l1_cntrl5.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl5.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl5.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl5.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl5.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl5.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl5.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl5.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl5.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl5.sequencer.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl5.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl5.fully_busy_cycles             3                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl6.L1Dcache.demand_hits      1532422                       # Number of cache demand hits
system.ruby.l1_cntrl6.L1Dcache.demand_misses       100278                       # Number of cache demand misses
system.ruby.l1_cntrl6.L1Dcache.demand_accesses      1632700                       # Number of cache demand accesses
system.ruby.l1_cntrl6.L1Icache.demand_hits      5282978                       # Number of cache demand hits
system.ruby.l1_cntrl6.L1Icache.demand_misses         2547                       # Number of cache demand misses
system.ruby.l1_cntrl6.L1Icache.demand_accesses      5285525                       # Number of cache demand accesses
system.ruby.l1_cntrl6.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl6.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl6.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl6.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl6.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl6.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl6.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl6.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl6.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl6.sequencer.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl6.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl7.L1Dcache.demand_hits       884705                       # Number of cache demand hits
system.ruby.l1_cntrl7.L1Dcache.demand_misses        19356                       # Number of cache demand misses
system.ruby.l1_cntrl7.L1Dcache.demand_accesses       904061                       # Number of cache demand accesses
system.ruby.l1_cntrl7.L1Icache.demand_hits      3581312                       # Number of cache demand hits
system.ruby.l1_cntrl7.L1Icache.demand_misses         1665                       # Number of cache demand misses
system.ruby.l1_cntrl7.L1Icache.demand_accesses      3582977                       # Number of cache demand accesses
system.ruby.l1_cntrl7.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl7.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl7.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl7.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl7.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl7.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl7.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl7.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl7.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl7.sequencer.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl7.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl8.L1Dcache.demand_hits      1424060                       # Number of cache demand hits
system.ruby.l1_cntrl8.L1Dcache.demand_misses        89031                       # Number of cache demand misses
system.ruby.l1_cntrl8.L1Dcache.demand_accesses      1513091                       # Number of cache demand accesses
system.ruby.l1_cntrl8.L1Icache.demand_hits      5029787                       # Number of cache demand hits
system.ruby.l1_cntrl8.L1Icache.demand_misses         1698                       # Number of cache demand misses
system.ruby.l1_cntrl8.L1Icache.demand_accesses      5031485                       # Number of cache demand accesses
system.ruby.l1_cntrl8.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl8.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl8.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl8.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl8.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl8.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl8.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl8.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl8.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl8.sequencer.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl8.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl9.L1Dcache.demand_hits       951778                       # Number of cache demand hits
system.ruby.l1_cntrl9.L1Dcache.demand_misses        29900                       # Number of cache demand misses
system.ruby.l1_cntrl9.L1Dcache.demand_accesses       981678                       # Number of cache demand accesses
system.ruby.l1_cntrl9.L1Icache.demand_hits      3791858                       # Number of cache demand hits
system.ruby.l1_cntrl9.L1Icache.demand_misses         1706                       # Number of cache demand misses
system.ruby.l1_cntrl9.L1Icache.demand_accesses      3793564                       # Number of cache demand accesses
system.ruby.l1_cntrl9.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl9.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl9.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl9.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl9.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl9.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl9.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl9.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl9.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl9.sequencer.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl9.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl0.L2cache.demand_hits        12121                       # Number of cache demand hits
system.ruby.l2_cntrl0.L2cache.demand_misses        39488                       # Number of cache demand misses
system.ruby.l2_cntrl0.L2cache.demand_accesses        51609                       # Number of cache demand accesses
system.ruby.l2_cntrl0.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl1.L2cache.demand_hits        12161                       # Number of cache demand hits
system.ruby.l2_cntrl1.L2cache.demand_misses        39368                       # Number of cache demand misses
system.ruby.l2_cntrl1.L2cache.demand_accesses        51529                       # Number of cache demand accesses
system.ruby.l2_cntrl1.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl10.L2cache.demand_hits        12082                       # Number of cache demand hits
system.ruby.l2_cntrl10.L2cache.demand_misses        39430                       # Number of cache demand misses
system.ruby.l2_cntrl10.L2cache.demand_accesses        51512                       # Number of cache demand accesses
system.ruby.l2_cntrl10.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl11.L2cache.demand_hits        12800                       # Number of cache demand hits
system.ruby.l2_cntrl11.L2cache.demand_misses        39477                       # Number of cache demand misses
system.ruby.l2_cntrl11.L2cache.demand_accesses        52277                       # Number of cache demand accesses
system.ruby.l2_cntrl11.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl12.L2cache.demand_hits        12375                       # Number of cache demand hits
system.ruby.l2_cntrl12.L2cache.demand_misses        39577                       # Number of cache demand misses
system.ruby.l2_cntrl12.L2cache.demand_accesses        51952                       # Number of cache demand accesses
system.ruby.l2_cntrl12.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl13.L2cache.demand_hits        12517                       # Number of cache demand hits
system.ruby.l2_cntrl13.L2cache.demand_misses        39602                       # Number of cache demand misses
system.ruby.l2_cntrl13.L2cache.demand_accesses        52119                       # Number of cache demand accesses
system.ruby.l2_cntrl13.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl14.L2cache.demand_hits        15634                       # Number of cache demand hits
system.ruby.l2_cntrl14.L2cache.demand_misses        39644                       # Number of cache demand misses
system.ruby.l2_cntrl14.L2cache.demand_accesses        55278                       # Number of cache demand accesses
system.ruby.l2_cntrl14.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl15.L2cache.demand_hits        11532                       # Number of cache demand hits
system.ruby.l2_cntrl15.L2cache.demand_misses        39486                       # Number of cache demand misses
system.ruby.l2_cntrl15.L2cache.demand_accesses        51018                       # Number of cache demand accesses
system.ruby.l2_cntrl15.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl2.L2cache.demand_hits        12194                       # Number of cache demand hits
system.ruby.l2_cntrl2.L2cache.demand_misses        39278                       # Number of cache demand misses
system.ruby.l2_cntrl2.L2cache.demand_accesses        51472                       # Number of cache demand accesses
system.ruby.l2_cntrl2.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl3.L2cache.demand_hits        12186                       # Number of cache demand hits
system.ruby.l2_cntrl3.L2cache.demand_misses        39432                       # Number of cache demand misses
system.ruby.l2_cntrl3.L2cache.demand_accesses        51618                       # Number of cache demand accesses
system.ruby.l2_cntrl3.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl4.L2cache.demand_hits        12085                       # Number of cache demand hits
system.ruby.l2_cntrl4.L2cache.demand_misses        39249                       # Number of cache demand misses
system.ruby.l2_cntrl4.L2cache.demand_accesses        51334                       # Number of cache demand accesses
system.ruby.l2_cntrl4.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl5.L2cache.demand_hits        11600                       # Number of cache demand hits
system.ruby.l2_cntrl5.L2cache.demand_misses        39458                       # Number of cache demand misses
system.ruby.l2_cntrl5.L2cache.demand_accesses        51058                       # Number of cache demand accesses
system.ruby.l2_cntrl5.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl6.L2cache.demand_hits        11801                       # Number of cache demand hits
system.ruby.l2_cntrl6.L2cache.demand_misses        39470                       # Number of cache demand misses
system.ruby.l2_cntrl6.L2cache.demand_accesses        51271                       # Number of cache demand accesses
system.ruby.l2_cntrl6.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl7.L2cache.demand_hits        12103                       # Number of cache demand hits
system.ruby.l2_cntrl7.L2cache.demand_misses        39516                       # Number of cache demand misses
system.ruby.l2_cntrl7.L2cache.demand_accesses        51619                       # Number of cache demand accesses
system.ruby.l2_cntrl7.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl8.L2cache.demand_hits        12046                       # Number of cache demand hits
system.ruby.l2_cntrl8.L2cache.demand_misses        39672                       # Number of cache demand misses
system.ruby.l2_cntrl8.L2cache.demand_accesses        51718                       # Number of cache demand accesses
system.ruby.l2_cntrl8.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl9.L2cache.demand_hits        11872                       # Number of cache demand hits
system.ruby.l2_cntrl9.L2cache.demand_misses        39169                       # Number of cache demand misses
system.ruby.l2_cntrl9.L2cache.demand_accesses        51041                       # Number of cache demand accesses
system.ruby.l2_cntrl9.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.memctrl_clk_domain.clock             1500                       # Clock period in ticks
system.ruby.network.ext_links00.credit_links0.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links00.credit_links1.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers00.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers00.buffer_reads      1998110                      
system.ruby.network.routers00.buffer_writes      1998110                      
system.ruby.network.routers00.sw_input_arbiter_activity      2009908                      
system.ruby.network.routers00.sw_output_arbiter_activity      1998110                      
system.ruby.network.routers00.crossbar_activity      1998110                      
system.ruby.network.ext_links00.network_links0.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links00.network_links1.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links01.credit_links0.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links01.credit_links1.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers01.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers01.buffer_reads      3310894                      
system.ruby.network.routers01.buffer_writes      3310894                      
system.ruby.network.routers01.sw_input_arbiter_activity      3363801                      
system.ruby.network.routers01.sw_output_arbiter_activity      3310894                      
system.ruby.network.routers01.crossbar_activity      3310894                      
system.ruby.network.ext_links01.network_links0.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links01.network_links1.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links02.credit_links0.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links02.credit_links1.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers02.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers02.buffer_reads      3713231                      
system.ruby.network.routers02.buffer_writes      3713231                      
system.ruby.network.routers02.sw_input_arbiter_activity      3769057                      
system.ruby.network.routers02.sw_output_arbiter_activity      3713231                      
system.ruby.network.routers02.crossbar_activity      3713231                      
system.ruby.network.ext_links02.network_links0.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links02.network_links1.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links03.credit_links0.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links03.credit_links1.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers03.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers03.buffer_reads      2822101                      
system.ruby.network.routers03.buffer_writes      2822101                      
system.ruby.network.routers03.sw_input_arbiter_activity      2848950                      
system.ruby.network.routers03.sw_output_arbiter_activity      2822101                      
system.ruby.network.routers03.crossbar_activity      2822101                      
system.ruby.network.ext_links03.network_links0.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links03.network_links1.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links04.credit_links0.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links04.credit_links1.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers04.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers04.buffer_reads      3014658                      
system.ruby.network.routers04.buffer_writes      3014658                      
system.ruby.network.routers04.sw_input_arbiter_activity      3063331                      
system.ruby.network.routers04.sw_output_arbiter_activity      3014658                      
system.ruby.network.routers04.crossbar_activity      3014658                      
system.ruby.network.ext_links04.network_links0.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links04.network_links1.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links05.credit_links0.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links05.credit_links1.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers05.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers05.buffer_reads      3869165                      
system.ruby.network.routers05.buffer_writes      3869165                      
system.ruby.network.routers05.sw_input_arbiter_activity      3912606                      
system.ruby.network.routers05.sw_output_arbiter_activity      3869165                      
system.ruby.network.routers05.crossbar_activity      3869165                      
system.ruby.network.ext_links05.network_links0.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links05.network_links1.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links06.credit_links0.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links06.credit_links1.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers06.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers06.buffer_reads      3266613                      
system.ruby.network.routers06.buffer_writes      3266613                      
system.ruby.network.routers06.sw_input_arbiter_activity      3320430                      
system.ruby.network.routers06.sw_output_arbiter_activity      3266613                      
system.ruby.network.routers06.crossbar_activity      3266613                      
system.ruby.network.ext_links06.network_links0.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links06.network_links1.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links07.credit_links0.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links07.credit_links1.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers07.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers07.buffer_reads      2659977                      
system.ruby.network.routers07.buffer_writes      2659977                      
system.ruby.network.routers07.sw_input_arbiter_activity      2683348                      
system.ruby.network.routers07.sw_output_arbiter_activity      2659977                      
system.ruby.network.routers07.crossbar_activity      2659977                      
system.ruby.network.ext_links07.network_links0.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links07.network_links1.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links08.credit_links0.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links08.credit_links1.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers08.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers08.buffer_reads      3164498                      
system.ruby.network.routers08.buffer_writes      3164498                      
system.ruby.network.routers08.sw_input_arbiter_activity      3190244                      
system.ruby.network.routers08.sw_output_arbiter_activity      3164498                      
system.ruby.network.routers08.crossbar_activity      3164498                      
system.ruby.network.ext_links08.network_links0.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links08.network_links1.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links09.credit_links0.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links09.credit_links1.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers09.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers09.buffer_reads      3312749                      
system.ruby.network.routers09.buffer_writes      3312749                      
system.ruby.network.routers09.sw_input_arbiter_activity      3346756                      
system.ruby.network.routers09.sw_output_arbiter_activity      3312749                      
system.ruby.network.routers09.crossbar_activity      3312749                      
system.ruby.network.ext_links09.network_links0.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links09.network_links1.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links10.credit_links0.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links10.credit_links1.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers10.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers10.buffer_reads      3249488                      
system.ruby.network.routers10.buffer_writes      3249488                      
system.ruby.network.routers10.sw_input_arbiter_activity      3285622                      
system.ruby.network.routers10.sw_output_arbiter_activity      3249488                      
system.ruby.network.routers10.crossbar_activity      3249488                      
system.ruby.network.ext_links10.network_links0.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links10.network_links1.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links11.credit_links0.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links11.credit_links1.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers11.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers11.buffer_reads      2883977                      
system.ruby.network.routers11.buffer_writes      2883977                      
system.ruby.network.routers11.sw_input_arbiter_activity      2907471                      
system.ruby.network.routers11.sw_output_arbiter_activity      2883977                      
system.ruby.network.routers11.crossbar_activity      2883977                      
system.ruby.network.ext_links11.network_links0.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links11.network_links1.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links12.credit_links0.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links12.credit_links1.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers12.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers12.buffer_reads      2193734                      
system.ruby.network.routers12.buffer_writes      2193734                      
system.ruby.network.routers12.sw_input_arbiter_activity      2207787                      
system.ruby.network.routers12.sw_output_arbiter_activity      2193734                      
system.ruby.network.routers12.crossbar_activity      2193734                      
system.ruby.network.ext_links12.network_links0.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links12.network_links1.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links13.credit_links0.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links13.credit_links1.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers13.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers13.buffer_reads      2967086                      
system.ruby.network.routers13.buffer_writes      2967086                      
system.ruby.network.routers13.sw_input_arbiter_activity      2998363                      
system.ruby.network.routers13.sw_output_arbiter_activity      2967086                      
system.ruby.network.routers13.crossbar_activity      2967086                      
system.ruby.network.ext_links13.network_links0.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links13.network_links1.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links14.credit_links0.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links14.credit_links1.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers14.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers14.buffer_reads      2947081                      
system.ruby.network.routers14.buffer_writes      2947081                      
system.ruby.network.routers14.sw_input_arbiter_activity      2977359                      
system.ruby.network.routers14.sw_output_arbiter_activity      2947081                      
system.ruby.network.routers14.crossbar_activity      2947081                      
system.ruby.network.ext_links14.network_links0.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links14.network_links1.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links15.credit_links0.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links15.credit_links1.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers15.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers15.buffer_reads      2483161                      
system.ruby.network.routers15.buffer_writes      2483161                      
system.ruby.network.routers15.sw_input_arbiter_activity      2498395                      
system.ruby.network.routers15.sw_output_arbiter_activity      2483161                      
system.ruby.network.routers15.crossbar_activity      2483161                      
system.ruby.network.ext_links15.network_links0.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links15.network_links1.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links16.credit_links0.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links16.credit_links1.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links16.network_links0.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links16.network_links1.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links17.credit_links0.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links17.credit_links1.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links17.network_links0.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links17.network_links1.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links18.credit_links0.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links18.credit_links1.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links18.network_links0.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links18.network_links1.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links19.credit_links0.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links19.credit_links1.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links19.network_links0.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links19.network_links1.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links20.credit_links0.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links20.credit_links1.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links20.network_links0.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links20.network_links1.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links21.credit_links0.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links21.credit_links1.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links21.network_links0.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links21.network_links1.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links22.credit_links0.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links22.credit_links1.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links22.network_links0.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links22.network_links1.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links23.credit_links0.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links23.credit_links1.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links23.network_links0.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links23.network_links1.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links24.credit_links0.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links24.credit_links1.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links24.network_links0.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links24.network_links1.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links25.credit_links0.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links25.credit_links1.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links25.network_links0.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links25.network_links1.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links26.credit_links0.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links26.credit_links1.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links26.network_links0.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links26.network_links1.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links27.credit_links0.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links27.credit_links1.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links27.network_links0.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links27.network_links1.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links28.credit_links0.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links28.credit_links1.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links28.network_links0.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links28.network_links1.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links29.credit_links0.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links29.credit_links1.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links29.network_links0.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links29.network_links1.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links30.credit_links0.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links30.credit_links1.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links30.network_links0.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links30.network_links1.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links31.credit_links0.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links31.credit_links1.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links31.network_links0.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links31.network_links1.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links32.credit_links0.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links32.credit_links1.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links32.network_links0.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links32.network_links1.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links33.credit_links0.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links33.credit_links1.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links33.network_links0.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links33.network_links1.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links34.credit_links0.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links34.credit_links1.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links34.network_links0.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links34.network_links1.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links35.credit_links0.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links35.credit_links1.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links35.network_links0.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links35.network_links1.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links00.credit_link.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links00.network_link.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links01.credit_link.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links01.network_link.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links02.credit_link.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links02.network_link.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links03.credit_link.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links03.network_link.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links04.credit_link.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links04.network_link.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links05.credit_link.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links05.network_link.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links06.credit_link.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links06.network_link.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links07.credit_link.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links07.network_link.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links08.credit_link.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links08.network_link.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links09.credit_link.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links09.network_link.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links10.credit_link.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links10.network_link.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links11.credit_link.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links11.network_link.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links12.credit_link.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links12.network_link.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links13.credit_link.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links13.network_link.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links14.credit_link.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links14.network_link.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links15.credit_link.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links15.network_link.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links16.credit_link.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links16.network_link.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links17.credit_link.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links17.network_link.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links18.credit_link.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links18.network_link.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links19.credit_link.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links19.network_link.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links20.credit_link.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links20.network_link.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links21.credit_link.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links21.network_link.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links22.credit_link.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links22.network_link.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links23.credit_link.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links23.network_link.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links24.credit_link.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links24.network_link.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links25.credit_link.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links25.network_link.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links26.credit_link.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links26.network_link.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links27.credit_link.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links27.network_link.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links28.credit_link.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links28.network_link.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links29.credit_link.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links29.network_link.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links30.credit_link.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links30.network_link.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links31.credit_link.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links31.network_link.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links32.credit_link.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links32.network_link.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links33.credit_link.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links33.network_link.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links34.credit_link.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links34.network_link.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links35.credit_link.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links35.network_link.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links36.credit_link.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links36.network_link.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links37.credit_link.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links37.network_link.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links38.credit_link.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links38.network_link.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links39.credit_link.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links39.network_link.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links40.credit_link.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links40.network_link.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links41.credit_link.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links41.network_link.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links42.credit_link.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links42.network_link.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links43.credit_link.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links43.network_link.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links44.credit_link.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links44.network_link.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links45.credit_link.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links45.network_link.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links46.credit_link.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links46.network_link.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links47.credit_link.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links47.network_link.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs00.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs01.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs02.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs03.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs04.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs05.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs06.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs07.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs08.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs09.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs10.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs11.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs12.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs13.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs14.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs15.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs16.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs17.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs18.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs19.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs20.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs21.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs22.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs23.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs24.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs25.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs26.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs27.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs28.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs29.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs30.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs31.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs32.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs33.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs34.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs35.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.network.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.network.packets_received     |     2241439     40.37%     40.37% |     2496510     44.97%     85.34% |      813815     14.66%    100.00%
system.ruby.network.packets_received::total      5551764                      
system.ruby.network.packets_injected     |     2241439     40.37%     40.37% |     2496510     44.97%     85.34% |      813815     14.66%    100.00%
system.ruby.network.packets_injected::total      5551764                      
system.ruby.network.packet_network_latency |    32476031                       |    29587047                       |     7610687                      
system.ruby.network.packet_queueing_latency |     5266382                       |     2837293                       |      813815                      
system.ruby.network.memory_received      |      629545     83.85%     83.85% |      121291     16.15%    100.00% |           0      0.00%    100.00%
system.ruby.network.memory_received::total       750836                      
system.ruby.network.memory_network_latency |     4828236                       |     1322927                       |           0                      
system.ruby.network.memory_queueing_latency |     1259105                       |      242582                       |           0                      
system.ruby.network.average_packet_vnet_latency |   14.488920                       |   11.851363                       |    9.351864                      
system.ruby.network.average_packet_vqueue_latency |    2.349554                       |    1.136504                       |           1                      
system.ruby.network.average_packet_network_latency    12.549843                      
system.ruby.network.average_packet_queueing_latency     1.606244                      
system.ruby.network.average_packet_latency    14.156087                      
system.ruby.network.average_memory_network_latency     8.192419                      
system.ruby.network.average_memory_queueing_latency     2.000020                      
system.ruby.network.average_memory_latency    10.192439                      
system.ruby.network.flits_received       |     4735159     33.49%     33.49% |     8589870     60.75%     94.24% |      813815      5.76%    100.00%
system.ruby.network.flits_received::total     14138844                      
system.ruby.network.flits_injected       |     4735159     33.49%     33.49% |     8589870     60.75%     94.24% |      813815      5.76%    100.00%
system.ruby.network.flits_injected::total     14138844                      
system.ruby.network.flit_network_latency |    74756328                       |    91201960                       |     7610687                      
system.ruby.network.flit_queueing_latency |    10253862                       |     9998285                       |      813815                      
system.ruby.network.average_flit_vnet_latency |   15.787501                       |   10.617385                       |    9.351864                      
system.ruby.network.average_flit_vqueue_latency |    2.165474                       |    1.163962                       |           1                      
system.ruby.network.average_flit_network_latency    12.276037                      
system.ruby.network.average_flit_queueing_latency     1.489935                      
system.ruby.network.average_flit_latency    13.765972                      
system.ruby.network.ext_in_link_utilization     14138844                      
system.ruby.network.ext_out_link_utilization     14138844                      
system.ruby.network.int_link_utilization     33717679                      
system.ruby.network.avg_link_utilization     1.942839                      
system.ruby.network.avg_vc_load          |    0.448285     23.07%     23.07% |    0.144173      7.42%     30.49% |    0.043368      2.23%     32.73% |    0.039055      2.01%     34.74% |    0.900321     46.34%     81.08% |    0.113929      5.86%     86.94% |    0.067184      3.46%     90.40% |    0.067884      3.49%     93.89% |    0.098877      5.09%     98.98% |    0.007009      0.36%     99.34% |    0.006377      0.33%     99.67% |    0.006376      0.33%    100.00%
system.ruby.network.avg_vc_load::total       1.942839                      
system.ruby.network.average_hops             2.384755                      
system.sys_port_proxy.pwrStateResidencyTicks::UNDEFINED  15954842500                       # Cumulative time (in ticks) in various power states
system.ruby.delayVCHist.vnet_0::bucket_size            8                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::max_bucket           79                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::samples       2413213                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::mean        14.888336                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::gmean       12.535153                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::stdev        9.118211                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0           |      407270     16.88%     16.88% |     1331538     55.18%     72.05% |       50920      2.11%     74.16% |      435920     18.06%     92.23% |      187408      7.77%     99.99% |         156      0.01%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::total         2413213                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_1::bucket_size            4                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::max_bucket           39                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::samples       2375219                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::mean        11.903305                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::gmean       11.294964                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::stdev        3.597459                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1           |           0      0.00%      0.00% |      232574      9.79%      9.79% |      897582     37.79%     47.58% |      921988     38.82%     86.40% |      292657     12.32%     98.72% |       29511      1.24%     99.96% |         854      0.04%    100.00% |          47      0.00%    100.00% |           5      0.00%    100.00% |           1      0.00%    100.00% # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::total         2375219                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_2::bucket_size            4                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::max_bucket           39                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::samples         12496                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::mean         9.062580                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::gmean        8.613912                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::stdev        2.783779                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2           |           0      0.00%      0.00% |        3131     25.06%     25.06% |        6422     51.39%     76.45% |        2735     21.89%     98.34% |         206      1.65%     99.98% |           2      0.02%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::total           12496                       # delay histogram for vnet_2
system.ruby.LD.latency_hist_seqr::bucket_size          256                      
system.ruby.LD.latency_hist_seqr::max_bucket         2559                      
system.ruby.LD.latency_hist_seqr::samples     11578019                      
system.ruby.LD.latency_hist_seqr::mean      10.036985                      
system.ruby.LD.latency_hist_seqr::gmean      1.804418                      
system.ruby.LD.latency_hist_seqr::stdev     40.919579                      
system.ruby.LD.latency_hist_seqr         |    11557230     99.82%     99.82% |       12720      0.11%     99.93% |        7680      0.07%    100.00% |         358      0.00%    100.00% |          30      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.latency_hist_seqr::total      11578019                      
system.ruby.LD.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.hit_latency_hist_seqr::samples     10940697                      
system.ruby.LD.hit_latency_hist_seqr::mean     1.751154                      
system.ruby.LD.hit_latency_hist_seqr::gmean     1.414968                      
system.ruby.LD.hit_latency_hist_seqr::stdev     1.299704                      
system.ruby.LD.hit_latency_hist_seqr     |           0      0.00%      0.00% |     8201314     74.96%     74.96% |           0      0.00%     74.96% |           0      0.00%     74.96% |     2739383     25.04%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.hit_latency_hist_seqr::total     10940697                      
system.ruby.LD.miss_latency_hist_seqr::bucket_size          256                      
system.ruby.LD.miss_latency_hist_seqr::max_bucket         2559                      
system.ruby.LD.miss_latency_hist_seqr::samples       637322                      
system.ruby.LD.miss_latency_hist_seqr::mean   152.277119                      
system.ruby.LD.miss_latency_hist_seqr::gmean   117.212669                      
system.ruby.LD.miss_latency_hist_seqr::stdev    94.755844                      
system.ruby.LD.miss_latency_hist_seqr    |      616533     96.74%     96.74% |       12720      2.00%     98.73% |        7680      1.21%     99.94% |         358      0.06%    100.00% |          30      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.miss_latency_hist_seqr::total       637322                      
system.ruby.ST.latency_hist_seqr::bucket_size          256                      
system.ruby.ST.latency_hist_seqr::max_bucket         2559                      
system.ruby.ST.latency_hist_seqr::samples      4918836                      
system.ruby.ST.latency_hist_seqr::mean       6.999868                      
system.ruby.ST.latency_hist_seqr::gmean      1.598755                      
system.ruby.ST.latency_hist_seqr::stdev     33.574007                      
system.ruby.ST.latency_hist_seqr         |     4911476     99.85%     99.85% |        4343      0.09%     99.94% |        2694      0.05%     99.99% |         199      0.00%    100.00% |         116      0.00%    100.00% |           8      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.latency_hist_seqr::total       4918836                      
system.ruby.ST.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.ST.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.ST.hit_latency_hist_seqr::samples      4756701                      
system.ruby.ST.hit_latency_hist_seqr::mean     1.686115                      
system.ruby.ST.hit_latency_hist_seqr::gmean     1.373074                      
system.ruby.ST.hit_latency_hist_seqr::stdev     1.259997                      
system.ruby.ST.hit_latency_hist_seqr     |           0      0.00%      0.00% |     3668820     77.13%     77.13% |           0      0.00%     77.13% |           0      0.00%     77.13% |     1087881     22.87%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.hit_latency_hist_seqr::total      4756701                      
system.ruby.ST.miss_latency_hist_seqr::bucket_size          256                      
system.ruby.ST.miss_latency_hist_seqr::max_bucket         2559                      
system.ruby.ST.miss_latency_hist_seqr::samples       162135                      
system.ruby.ST.miss_latency_hist_seqr::mean   162.894242                      
system.ruby.ST.miss_latency_hist_seqr::gmean   138.887667                      
system.ruby.ST.miss_latency_hist_seqr::stdev    94.970205                      
system.ruby.ST.miss_latency_hist_seqr    |      154775     95.46%     95.46% |        4343      2.68%     98.14% |        2694      1.66%     99.80% |         199      0.12%     99.92% |         116      0.07%    100.00% |           8      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.miss_latency_hist_seqr::total       162135                      
system.ruby.IFETCH.latency_hist_seqr::bucket_size          128                      
system.ruby.IFETCH.latency_hist_seqr::max_bucket         1279                      
system.ruby.IFETCH.latency_hist_seqr::samples     61132733                      
system.ruby.IFETCH.latency_hist_seqr::mean     1.854040                      
system.ruby.IFETCH.latency_hist_seqr::gmean     1.439323                      
system.ruby.IFETCH.latency_hist_seqr::stdev     4.075298                      
system.ruby.IFETCH.latency_hist_seqr     |    61111613     99.97%     99.97% |       20208      0.03%    100.00% |         477      0.00%    100.00% |         115      0.00%    100.00% |         152      0.00%    100.00% |         148      0.00%    100.00% |          11      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           8      0.00%    100.00%
system.ruby.IFETCH.latency_hist_seqr::total     61132733                      
system.ruby.IFETCH.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.hit_latency_hist_seqr::samples     61105666                      
system.ruby.IFETCH.hit_latency_hist_seqr::mean     1.783792                      
system.ruby.IFETCH.hit_latency_hist_seqr::gmean     1.436470                      
system.ruby.IFETCH.hit_latency_hist_seqr::stdev     1.317970                      
system.ruby.IFETCH.hit_latency_hist_seqr |           0      0.00%      0.00% |    45140960     73.87%     73.87% |           0      0.00%     73.87% |           0      0.00%     73.87% |    15964706     26.13%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.hit_latency_hist_seqr::total     61105666                      
system.ruby.IFETCH.miss_latency_hist_seqr::bucket_size          128                      
system.ruby.IFETCH.miss_latency_hist_seqr::max_bucket         1279                      
system.ruby.IFETCH.miss_latency_hist_seqr::samples        27067                      
system.ruby.IFETCH.miss_latency_hist_seqr::mean   160.444822                      
system.ruby.IFETCH.miss_latency_hist_seqr::gmean   126.858414                      
system.ruby.IFETCH.miss_latency_hist_seqr::stdev    91.799181                      
system.ruby.IFETCH.miss_latency_hist_seqr |        5947     21.97%     21.97% |       20208     74.66%     96.63% |         477      1.76%     98.39% |         115      0.42%     98.82% |         152      0.56%     99.38% |         148      0.55%     99.93% |          11      0.04%     99.97% |           1      0.00%     99.97% |           0      0.00%     99.97% |           8      0.03%    100.00%
system.ruby.IFETCH.miss_latency_hist_seqr::total        27067                      
system.ruby.RMW_Read.latency_hist_seqr::bucket_size          128                      
system.ruby.RMW_Read.latency_hist_seqr::max_bucket         1279                      
system.ruby.RMW_Read.latency_hist_seqr::samples       737169                      
system.ruby.RMW_Read.latency_hist_seqr::mean     1.541028                      
system.ruby.RMW_Read.latency_hist_seqr::gmean     1.063947                      
system.ruby.RMW_Read.latency_hist_seqr::stdev     9.571756                      
system.ruby.RMW_Read.latency_hist_seqr   |      735583     99.78%     99.78% |        1522      0.21%     99.99% |          28      0.00%    100.00% |          12      0.00%    100.00% |          15      0.00%    100.00% |           9      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.latency_hist_seqr::total       737169                      
system.ruby.RMW_Read.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.hit_latency_hist_seqr::samples       735268                      
system.ruby.RMW_Read.hit_latency_hist_seqr::mean     1.106757                      
system.ruby.RMW_Read.hit_latency_hist_seqr::gmean     1.050569                      
system.ruby.RMW_Read.hit_latency_hist_seqr::stdev     0.555765                      
system.ruby.RMW_Read.hit_latency_hist_seqr |           0      0.00%      0.00% |      709103     96.44%     96.44% |           0      0.00%     96.44% |           0      0.00%     96.44% |       26165      3.56%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.hit_latency_hist_seqr::total       735268                      
system.ruby.RMW_Read.miss_latency_hist_seqr::bucket_size          128                      
system.ruby.RMW_Read.miss_latency_hist_seqr::max_bucket         1279                      
system.ruby.RMW_Read.miss_latency_hist_seqr::samples         1901                      
system.ruby.RMW_Read.miss_latency_hist_seqr::mean   169.508154                      
system.ruby.RMW_Read.miss_latency_hist_seqr::gmean   142.013700                      
system.ruby.RMW_Read.miss_latency_hist_seqr::stdev    84.416371                      
system.ruby.RMW_Read.miss_latency_hist_seqr |         315     16.57%     16.57% |        1522     80.06%     96.63% |          28      1.47%     98.11% |          12      0.63%     98.74% |          15      0.79%     99.53% |           9      0.47%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.miss_latency_hist_seqr::total         1901                      
system.ruby.Directory_Controller.Fetch   |      157567     25.03%     25.03% |      157136     24.96%     49.99% |      157376     25.00%     74.99% |      157466     25.01%    100.00%
system.ruby.Directory_Controller.Fetch::total       629545                      
system.ruby.Directory_Controller.Data    |       15942     24.92%     24.92% |       16000     25.01%     49.93% |       16042     25.07%     75.00% |       15993     25.00%    100.00%
system.ruby.Directory_Controller.Data::total        63977                      
system.ruby.Directory_Controller.Memory_Data |      157567     25.03%     25.03% |      157136     24.96%     49.99% |      157376     25.00%     74.99% |      157466     25.01%    100.00%
system.ruby.Directory_Controller.Memory_Data::total       629545                      
system.ruby.Directory_Controller.Memory_Ack |       15942     24.92%     24.92% |       16000     25.01%     49.93% |       16042     25.07%     75.00% |       15993     25.00%    100.00%
system.ruby.Directory_Controller.Memory_Ack::total        63977                      
system.ruby.Directory_Controller.CleanReplacement |       14519     25.33%     25.33% |       14121     24.64%     49.97% |       14270     24.90%     74.87% |       14404     25.13%    100.00%
system.ruby.Directory_Controller.CleanReplacement::total        57314                      
system.ruby.Directory_Controller.I.Fetch |      157567     25.03%     25.03% |      157136     24.96%     49.99% |      157376     25.00%     74.99% |      157466     25.01%    100.00%
system.ruby.Directory_Controller.I.Fetch::total       629545                      
system.ruby.Directory_Controller.M.Data  |       15942     24.92%     24.92% |       16000     25.01%     49.93% |       16042     25.07%     75.00% |       15993     25.00%    100.00%
system.ruby.Directory_Controller.M.Data::total        63977                      
system.ruby.Directory_Controller.M.CleanReplacement |       14519     25.33%     25.33% |       14121     24.64%     49.97% |       14270     24.90%     74.87% |       14404     25.13%    100.00%
system.ruby.Directory_Controller.M.CleanReplacement::total        57314                      
system.ruby.Directory_Controller.IM.Memory_Data |      157567     25.03%     25.03% |      157136     24.96%     49.99% |      157376     25.00%     74.99% |      157466     25.01%    100.00%
system.ruby.Directory_Controller.IM.Memory_Data::total       629545                      
system.ruby.Directory_Controller.MI.Memory_Ack |       15942     24.92%     24.92% |       16000     25.01%     49.93% |       16042     25.07%     75.00% |       15993     25.00%    100.00%
system.ruby.Directory_Controller.MI.Memory_Ack::total        63977                      
system.ruby.L1Cache_Controller.Load      |      836050      7.22%      7.22% |      723571      6.25%     13.47% |      822967      7.11%     20.58% |      983514      8.49%     29.07% |      722739      6.24%     35.32% |        4200      0.04%     35.35% |        4200      0.04%     35.39% |      840959      7.26%     42.65% |     1100641      9.51%     52.16% |      615022      5.31%     57.47% |     1014484      8.76%     66.23% |      659366      5.69%     71.93% |      659109      5.69%     77.62% |      783905      6.77%     84.39% |      900862      7.78%     92.17% |      906430      7.83%    100.00%
system.ruby.L1Cache_Controller.Load::total     11578019                      
system.ruby.L1Cache_Controller.Ifetch    |     4402238      7.20%      7.20% |     4015765      6.57%     13.77% |     4410371      7.21%     20.98% |     4874428      7.97%     28.96% |     4012109      6.56%     35.52% |           0      0.00%     35.52% |           0      0.00%     35.52% |     4419762      7.23%     42.75% |     5285526      8.65%     51.40% |     3582978      5.86%     57.26% |     5031486      8.23%     65.49% |     3793565      6.21%     71.69% |     3792322      6.20%     77.90% |     4225362      6.91%     84.81% |     4633198      7.58%     92.39% |     4653637      7.61%    100.00%
system.ruby.L1Cache_Controller.Ifetch::total     61132747                      
system.ruby.L1Cache_Controller.Store     |      408514      7.22%      7.22% |      353869      6.26%     13.48% |      412949      7.30%     20.78% |      473418      8.37%     29.15% |      353398      6.25%     35.40% |        4200      0.07%     35.47% |        4200      0.07%     35.55% |      411132      7.27%     42.82% |      532059      9.41%     52.22% |      289039      5.11%     57.33% |      498607      8.82%     66.15% |      322312      5.70%     71.85% |      322132      5.70%     77.54% |      383706      6.78%     84.33% |      441783      7.81%     92.14% |      444687      7.86%    100.00%
system.ruby.L1Cache_Controller.Store::total      5656005                      
system.ruby.L1Cache_Controller.Inv       |         707      6.59%      6.59% |         454      4.23%     10.83% |         652      6.08%     16.90% |         665      6.20%     23.10% |         660      6.15%     29.26% |         193      1.80%     31.06% |         207      1.93%     32.99% |         642      5.99%     38.97% |         739      6.89%     45.86% |        1314     12.25%     58.12% |         546      5.09%     63.21% |         774      7.22%     70.42% |         919      8.57%     78.99% |         683      6.37%     85.36% |         761      7.10%     92.46% |         809      7.54%    100.00%
system.ruby.L1Cache_Controller.Inv::total        10725                      
system.ruby.L1Cache_Controller.L1_Replacement |       58711      7.30%      7.30% |       41438      5.15%     12.44% |       60468      7.51%     19.96% |       81069     10.07%     30.03% |       40442      5.03%     35.06% |           0      0.00%     35.06% |           0      0.00%     35.06% |       59868      7.44%     42.49% |      101228     12.58%     55.07% |       19485      2.42%     57.49% |       89171     11.08%     68.57% |       30071      3.74%     72.31% |       29916      3.72%     76.03% |       51500      6.40%     82.43% |       70638      8.78%     91.20% |       70806      8.80%    100.00%
system.ruby.L1Cache_Controller.L1_Replacement::total       804811                      
system.ruby.L1Cache_Controller.Fwd_GETX  |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           6     85.71%     85.71% |           1     14.29%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Fwd_GETX::total            7                      
system.ruby.L1Cache_Controller.Fwd_GETS  |          50      2.83%      2.83% |          52      2.95%      5.78% |          52      2.95%      8.73% |          52      2.95%     11.68% |          44      2.49%     14.17% |         525     29.76%     43.93% |         525     29.76%     73.70% |          50      2.83%     76.53% |          52      2.95%     79.48% |          52      2.95%     82.43% |          52      2.95%     85.37% |          52      2.95%     88.32% |          52      2.95%     91.27% |          52      2.95%     94.22% |          50      2.83%     97.05% |          52      2.95%    100.00%
system.ruby.L1Cache_Controller.Fwd_GETS::total         1764                      
system.ruby.L1Cache_Controller.Data      |          25      7.08%      7.08% |          24      6.80%     13.88% |          26      7.37%     21.25% |          25      7.08%     28.33% |          21      5.95%     34.28% |           0      0.00%     34.28% |           0      0.00%     34.28% |          25      7.08%     41.36% |          26      7.37%     48.73% |          26      7.37%     56.09% |          26      7.37%     63.46% |          26      7.37%     70.82% |          26      7.37%     78.19% |          26      7.37%     85.55% |          25      7.08%     92.63% |          26      7.37%    100.00%
system.ruby.L1Cache_Controller.Data::total          353                      
system.ruby.L1Cache_Controller.Data_Exclusive |       46670      7.34%      7.34% |       26909      4.23%     11.58% |       37371      5.88%     17.46% |       77363     12.17%     29.63% |       26850      4.22%     33.86% |          12      0.00%     33.86% |           2      0.00%     33.86% |       47618      7.49%     41.35% |       96715     15.22%     56.57% |       15922      2.51%     59.07% |       76365     12.02%     71.09% |       15867      2.50%     73.59% |       15713      2.47%     76.06% |       37381      5.88%     81.94% |       56986      8.97%     90.91% |       57775      9.09%    100.00%
system.ruby.L1Cache_Controller.Data_Exclusive::total       635519                      
system.ruby.L1Cache_Controller.DataS_fromL1 |          75      4.25%      4.25% |          75      4.25%      8.50% |          75      4.25%     12.76% |          75      4.25%     17.01% |          75      4.25%     21.26% |         352     19.95%     41.21% |         362     20.52%     61.73% |          75      4.25%     65.99% |          75      4.25%     70.24% |          75      4.25%     74.49% |          75      4.25%     78.74% |          75      4.25%     82.99% |          75      4.25%     87.24% |          75      4.25%     91.50% |          75      4.25%     95.75% |          75      4.25%    100.00%
system.ruby.L1Cache_Controller.DataS_fromL1::total         1764                      
system.ruby.L1Cache_Controller.Data_all_Acks |       13503      7.10%      7.10% |       15971      8.40%     15.51% |       24544     12.91%     28.42% |        5165      2.72%     31.14% |       15055      7.92%     39.06% |         175      0.09%     39.15% |         175      0.09%     39.24% |       13726      7.22%     46.46% |        6008      3.16%     49.62% |        4997      2.63%     52.25% |       14262      7.50%     59.76% |       15637      8.23%     67.98% |       15649      8.23%     76.22% |       15566      8.19%     84.41% |       15131      7.96%     92.37% |       14511      7.63%    100.00%
system.ruby.L1Cache_Controller.Data_all_Acks::total       190075                      
system.ruby.L1Cache_Controller.Ack       |           1      0.14%      0.14% |           3      0.42%      0.56% |           1      0.14%      0.70% |           2      0.28%      0.97% |           2      0.28%      1.25% |         350     48.75%     50.00% |         350     48.75%     98.75% |           1      0.14%     98.89% |           1      0.14%     99.03% |           1      0.14%     99.16% |           1      0.14%     99.30% |           1      0.14%     99.44% |           1      0.14%     99.58% |           1      0.14%     99.72% |           1      0.14%     99.86% |           1      0.14%    100.00%
system.ruby.L1Cache_Controller.Ack::total          718                      
system.ruby.L1Cache_Controller.Ack_all   |          26      2.44%      2.44% |          25      2.34%      4.78% |          27      2.53%      7.31% |          26      2.44%      9.75% |          22      2.06%     11.81% |         350     32.80%     44.61% |         350     32.80%     77.41% |          26      2.44%     79.85% |          27      2.53%     82.38% |          27      2.53%     84.91% |          27      2.53%     87.44% |          27      2.53%     89.97% |          27      2.53%     92.50% |          27      2.53%     95.03% |          26      2.44%     97.47% |          27      2.53%    100.00%
system.ruby.L1Cache_Controller.Ack_all::total         1067                      
system.ruby.L1Cache_Controller.WB_Ack    |       57432      7.33%      7.33% |       39327      5.02%     12.35% |       59189      7.55%     19.90% |       79739     10.18%     30.08% |       39166      5.00%     35.08% |           0      0.00%     35.08% |           0      0.00%     35.08% |       58576      7.48%     42.56% |       99130     12.65%     55.21% |       18210      2.32%     57.54% |       87878     11.22%     68.75% |       28747      3.67%     72.42% |       28637      3.66%     76.08% |       49399      6.31%     82.38% |       68531      8.75%     91.13% |       69508      8.87%    100.00%
system.ruby.L1Cache_Controller.WB_Ack::total       783469                      
system.ruby.L1Cache_Controller.NP.Load   |       46748      7.34%      7.34% |       26987      4.24%     11.58% |       37448      5.88%     17.46% |       77441     12.16%     29.61% |       26928      4.23%     33.84% |         182      0.03%     33.87% |         182      0.03%     33.90% |       47695      7.49%     41.39% |       96792     15.20%     56.58% |       16000      2.51%     59.09% |       76443     12.00%     71.10% |       15945      2.50%     73.60% |       15791      2.48%     76.08% |       37459      5.88%     81.96% |       57064      8.96%     90.92% |       57852      9.08%    100.00%
system.ruby.L1Cache_Controller.NP.Load::total       636957                      
system.ruby.L1Cache_Controller.NP.Ifetch |        1661      6.22%      6.22% |        2494      9.33%     15.55% |        1662      6.22%     21.77% |        1718      6.43%     28.20% |        1668      6.24%     34.44% |           0      0.00%     34.44% |           0      0.00%     34.44% |        1676      6.27%     40.71% |        2487      9.31%     50.01% |        1665      6.23%     56.25% |        1672      6.26%     62.50% |        1705      6.38%     68.88% |        1661      6.22%     75.10% |        2484      9.30%     84.39% |        2492      9.32%     93.72% |        1679      6.28%    100.00%
system.ruby.L1Cache_Controller.NP.Ifetch::total        26724                      
system.ruby.L1Cache_Controller.NP.Store  |       11834      7.25%      7.25% |       13492      8.26%     15.51% |       22893     14.02%     29.52% |        3443      2.11%     31.63% |       13382      8.19%     39.83% |         175      0.11%     39.93% |         175      0.11%     40.04% |       12031      7.37%     47.41% |        3485      2.13%     49.54% |        3355      2.05%     51.59% |       12587      7.71%     59.30% |       13954      8.54%     67.85% |       13999      8.57%     76.42% |       13092      8.02%     84.43% |       12617      7.73%     92.16% |       12808      7.84%    100.00%
system.ruby.L1Cache_Controller.NP.Store::total       163322                      
system.ruby.L1Cache_Controller.NP.Inv    |         512      6.95%      6.95% |         326      4.42%     11.37% |         481      6.53%     17.90% |         486      6.60%     24.50% |         479      6.50%     31.00% |           0      0.00%     31.00% |           0      0.00%     31.00% |         444      6.03%     37.02% |         572      7.76%     44.79% |         707      9.60%     54.38% |         420      5.70%     60.08% |         608      8.25%     68.34% |         653      8.86%     77.20% |         531      7.21%     84.41% |         567      7.70%     92.10% |         582      7.90%    100.00%
system.ruby.L1Cache_Controller.NP.Inv::total         7368                      
system.ruby.L1Cache_Controller.I.Load    |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |         182     49.86%     49.86% |         182     49.86%     99.73% |           0      0.00%     99.73% |           0      0.00%     99.73% |           0      0.00%     99.73% |           0      0.00%     99.73% |           0      0.00%     99.73% |           0      0.00%     99.73% |           0      0.00%     99.73% |           0      0.00%     99.73% |           1      0.27%    100.00%
system.ruby.L1Cache_Controller.I.Load::total          365                      
system.ruby.L1Cache_Controller.I.Ifetch  |          30      8.75%      8.75% |           6      1.75%     10.50% |          13      3.79%     14.29% |          26      7.58%     21.87% |          23      6.71%     28.57% |           0      0.00%     28.57% |           0      0.00%     28.57% |          42     12.24%     40.82% |          60     17.49%     58.31% |           0      0.00%     58.31% |          26      7.58%     65.89% |           1      0.29%     66.18% |          12      3.50%     69.68% |          13      3.79%     73.47% |          44     12.83%     86.30% |          47     13.70%    100.00%
system.ruby.L1Cache_Controller.I.Ifetch::total          343                      
system.ruby.L1Cache_Controller.I.L1_Replacement |          50     11.79%     11.79% |           9      2.12%     13.92% |          39      9.20%     23.11% |          38      8.96%     32.08% |          13      3.07%     35.14% |           0      0.00%     35.14% |           0      0.00%     35.14% |          44     10.38%     45.52% |          45     10.61%     56.13% |           0      0.00%     56.13% |          39      9.20%     65.33% |           6      1.42%     66.75% |           6      1.42%     68.16% |          27      6.37%     74.53% |          54     12.74%     87.26% |          54     12.74%    100.00%
system.ruby.L1Cache_Controller.I.L1_Replacement::total          424                      
system.ruby.L1Cache_Controller.S.Load    |         522      3.51%      3.51% |         522      3.51%      7.03% |         521      3.51%     10.53% |         522      3.51%     14.05% |         522      3.51%     17.56% |        3740     25.17%     42.73% |        3814     25.67%     68.40% |         521      3.51%     71.90% |         521      3.51%     75.41% |         522      3.51%     78.92% |         522      3.51%     82.43% |         522      3.51%     85.95% |         522      3.51%     89.46% |         522      3.51%     92.97% |         522      3.51%     96.49% |         522      3.51%    100.00%
system.ruby.L1Cache_Controller.S.Load::total        14859                      
system.ruby.L1Cache_Controller.S.Ifetch  |     4400546      7.20%      7.20% |     4013264      6.57%     13.77% |     4408695      7.21%     20.98% |     4872683      7.97%     28.96% |     4010417      6.56%     35.52% |           0      0.00%     35.52% |           0      0.00%     35.52% |     4418043      7.23%     42.75% |     5282978      8.65%     51.40% |     3581312      5.86%     57.26% |     5029787      8.23%     65.49% |     3791858      6.21%     71.69% |     3790648      6.20%     77.90% |     4222864      6.91%     84.81% |     4630661      7.58%     92.39% |     4651910      7.61%    100.00%
system.ruby.L1Cache_Controller.S.Ifetch::total     61105666                      
system.ruby.L1Cache_Controller.S.Store   |           1      0.14%      0.14% |           1      0.14%      0.28% |           1      0.14%      0.42% |           1      0.14%      0.56% |           1      0.14%      0.70% |         350     49.02%     49.72% |         350     49.02%     98.74% |           1      0.14%     98.88% |           1      0.14%     99.02% |           1      0.14%     99.16% |           1      0.14%     99.30% |           1      0.14%     99.44% |           1      0.14%     99.58% |           1      0.14%     99.72% |           1      0.14%     99.86% |           1      0.14%    100.00%
system.ruby.L1Cache_Controller.S.Store::total          714                      
system.ruby.L1Cache_Controller.S.Inv     |         195      6.71%      6.71% |         122      4.20%     10.91% |         171      5.89%     16.80% |         179      6.16%     22.96% |         159      5.47%     28.43% |         193      6.64%     35.08% |         207      7.13%     42.20% |         198      6.82%     49.02% |         167      5.75%     54.77% |         262      9.02%     63.79% |         126      4.34%     68.12% |         142      4.89%     73.01% |         212      7.30%     80.31% |         152      5.23%     85.54% |         194      6.68%     92.22% |         226      7.78%    100.00%
system.ruby.L1Cache_Controller.S.Inv::total         2905                      
system.ruby.L1Cache_Controller.S.L1_Replacement |        1229      5.88%      5.88% |        2102     10.05%     15.92% |        1240      5.93%     21.85% |        1292      6.18%     28.03% |        1263      6.04%     34.07% |           0      0.00%     34.07% |           0      0.00%     34.07% |        1248      5.97%     40.03% |        2053      9.81%     49.85% |        1275      6.10%     55.94% |        1254      5.99%     61.94% |        1318      6.30%     68.24% |        1273      6.09%     74.32% |        2074      9.91%     84.24% |        2053      9.81%     94.05% |        1244      5.95%    100.00%
system.ruby.L1Cache_Controller.S.L1_Replacement::total        20918                      
system.ruby.L1Cache_Controller.E.Load    |      283648      7.27%      7.27% |      280612      7.19%     14.47% |      290338      7.44%     21.91% |      278349      7.14%     29.04% |      272739      6.99%     36.04% |          96      0.00%     36.04% |          22      0.00%     36.04% |      286946      7.36%     43.40% |      266302      6.83%     50.22% |      286853      7.35%     57.58% |      257611      6.60%     64.18% |      288089      7.39%     71.57% |      281594      7.22%     78.78% |      271816      6.97%     85.75% |      272430      6.98%     92.74% |      283328      7.26%    100.00%
system.ruby.L1Cache_Controller.E.Load::total      3900773                      
system.ruby.L1Cache_Controller.E.Store   |       35175      7.44%      7.44% |       15363      3.25%     10.69% |       25722      5.44%     16.13% |       65652     13.88%     30.01% |       15301      3.24%     33.25% |           0      0.00%     33.25% |           0      0.00%     33.25% |       35911      7.59%     40.84% |       85034     17.98%     58.83% |        4377      0.93%     59.75% |       64425     13.62%     73.38% |        4328      0.92%     74.29% |        4333      0.92%     75.21% |       25681      5.43%     80.64% |       45384      9.60%     90.24% |       46159      9.76%    100.00%
system.ruby.L1Cache_Controller.E.Store::total       472845                      
system.ruby.L1Cache_Controller.E.Inv     |           0      0.00%      0.00% |           3      2.75%      2.75% |           0      0.00%      2.75% |           0      0.00%      2.75% |           3      2.75%      5.50% |           0      0.00%      5.50% |           0      0.00%      5.50% |           0      0.00%      5.50% |           0      0.00%      5.50% |          83     76.15%     81.65% |           0      0.00%     81.65% |           9      8.26%     89.91% |          11     10.09%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.Inv::total          109                      
system.ruby.L1Cache_Controller.E.L1_Replacement |       11307      7.07%      7.07% |       11358      7.10%     14.16% |       11463      7.16%     21.32% |       11519      7.20%     28.52% |       11364      7.10%     35.62% |           0      0.00%     35.62% |           0      0.00%     35.62% |       11521      7.20%     42.82% |       11493      7.18%     50.00% |       11357      7.10%     57.10% |       11751      7.34%     64.44% |       11354      7.09%     71.54% |       11191      6.99%     78.53% |       11516      7.20%     85.73% |       11416      7.13%     92.86% |       11429      7.14%    100.00%
system.ruby.L1Cache_Controller.E.L1_Replacement::total       160039                      
system.ruby.L1Cache_Controller.E.Fwd_GETX |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           6     85.71%     85.71% |           1     14.29%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.Fwd_GETX::total            7                      
system.ruby.L1Cache_Controller.M.Load    |      505132      7.19%      7.19% |      415450      5.91%     13.10% |      494660      7.04%     20.15% |      627202      8.93%     29.07% |      422550      6.01%     35.09% |           0      0.00%     35.09% |           0      0.00%     35.09% |      505797      7.20%     42.29% |      737026     10.49%     52.78% |      311647      4.44%     57.22% |      679908      9.68%     66.89% |      354810      5.05%     71.94% |      361202      5.14%     77.09% |      474108      6.75%     83.84% |      570846      8.13%     91.96% |      564727      8.04%    100.00%
system.ruby.L1Cache_Controller.M.Load::total      7025065                      
system.ruby.L1Cache_Controller.M.Store   |      361504      7.20%      7.20% |      325013      6.48%     13.68% |      364333      7.26%     20.94% |      404322      8.06%     28.99% |      324714      6.47%     35.46% |        3675      0.07%     35.54% |        3675      0.07%     35.61% |      363189      7.24%     42.84% |      443539      8.84%     51.68% |      281306      5.60%     57.29% |      421594      8.40%     65.69% |      304029      6.06%     71.74% |      303799      6.05%     77.80% |      344932      6.87%     84.67% |      383781      7.65%     92.32% |      385719      7.68%    100.00%
system.ruby.L1Cache_Controller.M.Store::total      5019124                      
system.ruby.L1Cache_Controller.M.Inv     |           0      0.00%      0.00% |           3      0.87%      0.87% |           0      0.00%      0.87% |           0      0.00%      0.87% |          19      5.54%      6.41% |           0      0.00%      6.41% |           0      0.00%      6.41% |           0      0.00%      6.41% |           0      0.00%      6.41% |         262     76.38%     82.80% |           0      0.00%     82.80% |          15      4.37%     87.17% |          43     12.54%     99.71% |           0      0.00%     99.71% |           0      0.00%     99.71% |           1      0.29%    100.00%
system.ruby.L1Cache_Controller.M.Inv::total          343                      
system.ruby.L1Cache_Controller.M.L1_Replacement |       46125      7.40%      7.40% |       27969      4.49%     11.88% |       47726      7.66%     19.54% |       68220     10.94%     30.48% |       27802      4.46%     34.94% |           0      0.00%     34.94% |           0      0.00%     34.94% |       47055      7.55%     42.49% |       87637     14.06%     56.55% |        6853      1.10%     57.65% |       76127     12.21%     69.86% |       17393      2.79%     72.65% |       17446      2.80%     75.45% |       37883      6.08%     81.52% |       57115      9.16%     90.68% |       58079      9.32%    100.00%
system.ruby.L1Cache_Controller.M.L1_Replacement::total       623430                      
system.ruby.L1Cache_Controller.M.Fwd_GETS |          50      2.83%      2.83% |          52      2.95%      5.78% |          52      2.95%      8.73% |          52      2.95%     11.68% |          44      2.49%     14.17% |         525     29.76%     43.93% |         525     29.76%     73.70% |          50      2.83%     76.53% |          52      2.95%     79.48% |          52      2.95%     82.43% |          52      2.95%     85.37% |          52      2.95%     88.32% |          52      2.95%     91.27% |          52      2.95%     94.22% |          50      2.83%     97.05% |          52      2.95%    100.00%
system.ruby.L1Cache_Controller.M.Fwd_GETS::total         1764                      
system.ruby.L1Cache_Controller.IS.Data_Exclusive |       46670      7.34%      7.34% |       26909      4.23%     11.58% |       37371      5.88%     17.46% |       77363     12.17%     29.63% |       26850      4.22%     33.86% |          12      0.00%     33.86% |           2      0.00%     33.86% |       47618      7.49%     41.35% |       96715     15.22%     56.57% |       15922      2.51%     59.07% |       76365     12.02%     71.09% |       15867      2.50%     73.59% |       15713      2.47%     76.06% |       37381      5.88%     81.94% |       56986      8.97%     90.91% |       57775      9.09%    100.00%
system.ruby.L1Cache_Controller.IS.Data_Exclusive::total       635519                      
system.ruby.L1Cache_Controller.IS.DataS_fromL1 |          75      4.25%      4.25% |          75      4.25%      8.50% |          75      4.25%     12.76% |          75      4.25%     17.01% |          75      4.25%     21.26% |         352     19.95%     41.21% |         362     20.52%     61.73% |          75      4.25%     65.99% |          75      4.25%     70.24% |          75      4.25%     74.49% |          75      4.25%     78.74% |          75      4.25%     82.99% |          75      4.25%     87.24% |          75      4.25%     91.50% |          75      4.25%     95.75% |          75      4.25%    100.00%
system.ruby.L1Cache_Controller.IS.DataS_fromL1::total         1764                      
system.ruby.L1Cache_Controller.IS.Data_all_Acks |        1694      6.25%      6.25% |        2503      9.23%     15.48% |        1677      6.19%     21.67% |        1747      6.45%     28.12% |        1694      6.25%     34.37% |           0      0.00%     34.37% |           0      0.00%     34.37% |        1720      6.35%     40.71% |        2549      9.40%     50.11% |        1668      6.15%     56.27% |        1701      6.28%     62.54% |        1709      6.30%     68.85% |        1676      6.18%     75.03% |        2500      9.22%     84.25% |        2539      9.37%     93.62% |        1729      6.38%    100.00%
system.ruby.L1Cache_Controller.IS.Data_all_Acks::total        27106                      
system.ruby.L1Cache_Controller.IM.Data   |          25      7.08%      7.08% |          24      6.80%     13.88% |          26      7.37%     21.25% |          25      7.08%     28.33% |          21      5.95%     34.28% |           0      0.00%     34.28% |           0      0.00%     34.28% |          25      7.08%     41.36% |          26      7.37%     48.73% |          26      7.37%     56.09% |          26      7.37%     63.46% |          26      7.37%     70.82% |          26      7.37%     78.19% |          26      7.37%     85.55% |          25      7.08%     92.63% |          26      7.37%    100.00%
system.ruby.L1Cache_Controller.IM.Data::total          353                      
system.ruby.L1Cache_Controller.IM.Data_all_Acks |       11809      7.25%      7.25% |       13468      8.26%     15.51% |       22867     14.03%     29.54% |        3418      2.10%     31.64% |       13361      8.20%     39.84% |         175      0.11%     39.95% |         175      0.11%     40.05% |       12006      7.37%     47.42% |        3459      2.12%     49.54% |        3329      2.04%     51.58% |       12561      7.71%     59.29% |       13928      8.55%     67.84% |       13973      8.57%     76.41% |       13066      8.02%     84.43% |       12592      7.73%     92.16% |       12782      7.84%    100.00%
system.ruby.L1Cache_Controller.IM.Data_all_Acks::total       162969                      
system.ruby.L1Cache_Controller.IM.Ack    |           0      0.00%      0.00% |           2     50.00%     50.00% |           0      0.00%     50.00% |           1     25.00%     75.00% |           1     25.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IM.Ack::total            4                      
system.ruby.L1Cache_Controller.SM.Ack    |           1      0.14%      0.14% |           1      0.14%      0.28% |           1      0.14%      0.42% |           1      0.14%      0.56% |           1      0.14%      0.70% |         350     49.02%     49.72% |         350     49.02%     98.74% |           1      0.14%     98.88% |           1      0.14%     99.02% |           1      0.14%     99.16% |           1      0.14%     99.30% |           1      0.14%     99.44% |           1      0.14%     99.58% |           1      0.14%     99.72% |           1      0.14%     99.86% |           1      0.14%    100.00%
system.ruby.L1Cache_Controller.SM.Ack::total          714                      
system.ruby.L1Cache_Controller.SM.Ack_all |          26      2.44%      2.44% |          25      2.34%      4.78% |          27      2.53%      7.31% |          26      2.44%      9.75% |          22      2.06%     11.81% |         350     32.80%     44.61% |         350     32.80%     77.41% |          26      2.44%     79.85% |          27      2.53%     82.38% |          27      2.53%     84.91% |          27      2.53%     87.44% |          27      2.53%     89.97% |          27      2.53%     92.50% |          27      2.53%     95.03% |          26      2.44%     97.47% |          27      2.53%    100.00%
system.ruby.L1Cache_Controller.SM.Ack_all::total         1067                      
system.ruby.L1Cache_Controller.M_I.Ifetch |           1      7.14%      7.14% |           1      7.14%     14.29% |           1      7.14%     21.43% |           1      7.14%     28.57% |           1      7.14%     35.71% |           0      0.00%     35.71% |           0      0.00%     35.71% |           1      7.14%     42.86% |           1      7.14%     50.00% |           1      7.14%     57.14% |           1      7.14%     64.29% |           1      7.14%     71.43% |           1      7.14%     78.57% |           1      7.14%     85.71% |           1      7.14%     92.86% |           1      7.14%    100.00%
system.ruby.L1Cache_Controller.M_I.Ifetch::total           14                      
system.ruby.L1Cache_Controller.M_I.WB_Ack |       57432      7.33%      7.33% |       39327      5.02%     12.35% |       59189      7.55%     19.90% |       79739     10.18%     30.08% |       39166      5.00%     35.08% |           0      0.00%     35.08% |           0      0.00%     35.08% |       58576      7.48%     42.56% |       99130     12.65%     55.21% |       18210      2.32%     57.54% |       87878     11.22%     68.75% |       28747      3.67%     72.42% |       28637      3.66%     76.08% |       49399      6.31%     82.38% |       68531      8.75%     91.13% |       69508      8.87%    100.00%
system.ruby.L1Cache_Controller.M_I.WB_Ack::total       783469                      
system.ruby.L2Cache_Controller.L1_GET_INSTR |        1597      5.90%      5.90% |        1516      5.60%     11.50% |        1742      6.44%     17.94% |        1358      5.02%     22.95% |        1700      6.28%     29.23% |        1436      5.31%     34.54% |        1490      5.50%     40.04% |        1417      5.23%     45.28% |        1524      5.63%     50.91% |        1286      4.75%     55.66% |        1428      5.28%     60.94% |        1428      5.28%     66.21% |        1386      5.12%     71.33% |        1432      5.29%     76.62% |        4896     18.09%     94.71% |        1432      5.29%    100.00%
system.ruby.L2Cache_Controller.L1_GET_INSTR::total        27068                      
system.ruby.L2Cache_Controller.L1_GETS   |       39820      6.25%      6.25% |       39662      6.22%     12.47% |       39329      6.17%     18.64% |       39990      6.27%     24.92% |       39322      6.17%     31.09% |       39374      6.18%     37.26% |       39578      6.21%     43.47% |       39831      6.25%     49.72% |       39985      6.27%     56.00% |       39503      6.20%     62.20% |       39822      6.25%     68.45% |       40657      6.38%     74.82% |       40402      6.34%     81.16% |       40558      6.36%     87.53% |       40170      6.30%     93.83% |       39319      6.17%    100.00%
system.ruby.L2Cache_Controller.L1_GETS::total       637322                      
system.ruby.L2Cache_Controller.L1_GETX   |       10164      6.22%      6.22% |       10323      6.32%     12.54% |       10359      6.34%     18.89% |       10242      6.27%     25.16% |       10284      6.30%     31.45% |       10192      6.24%     37.69% |       10147      6.21%     43.91% |       10315      6.32%     50.22% |       10153      6.22%     56.44% |       10196      6.24%     62.68% |       10206      6.25%     68.93% |       10137      6.21%     75.14% |       10108      6.19%     81.33% |       10073      6.17%     87.50% |       10184      6.24%     93.73% |       10239      6.27%    100.00%
system.ruby.L2Cache_Controller.L1_GETX::total       163322                      
system.ruby.L2Cache_Controller.L1_UPGRADE |          28      3.92%      3.92% |          28      3.92%      7.84% |          42      5.88%     13.73% |          28      3.92%     17.65% |          28      3.92%     21.57% |          56      7.84%     29.41% |          56      7.84%     37.25% |          56      7.84%     45.10% |          56      7.84%     52.94% |          56      7.84%     60.78% |          56      7.84%     68.63% |          56      7.84%     76.47% |          56      7.84%     84.31% |          56      7.84%     92.16% |          28      3.92%     96.08% |          28      3.92%    100.00%
system.ruby.L2Cache_Controller.L1_UPGRADE::total          714                      
system.ruby.L2Cache_Controller.L1_PUTX   |       48976      6.25%      6.25% |       48977      6.25%     12.50% |       48626      6.21%     18.71% |       49168      6.28%     24.98% |       48543      6.20%     31.18% |       48446      6.18%     37.36% |       48605      6.20%     43.57% |       49029      6.26%     49.83% |       49021      6.26%     56.08% |       48569      6.20%     62.28% |       48913      6.24%     68.53% |       49680      6.34%     74.87% |       49447      6.31%     81.18% |       49570      6.33%     87.50% |       49346      6.30%     93.80% |       48553      6.20%    100.00%
system.ruby.L2Cache_Controller.L1_PUTX::total       783469                      
system.ruby.L2Cache_Controller.L2_Replacement |        3999      6.28%      6.28% |        4029      6.33%     12.61% |        3950      6.20%     18.81% |        3983      6.26%     25.07% |        3907      6.14%     31.20% |        3976      6.24%     37.45% |        3941      6.19%     43.64% |        3935      6.18%     49.82% |        4009      6.30%     56.11% |        3878      6.09%     62.20% |        3992      6.27%     68.47% |        3963      6.22%     74.70% |        3955      6.21%     80.91% |        4037      6.34%     87.25% |        4087      6.42%     93.67% |        4033      6.33%    100.00%
system.ruby.L2Cache_Controller.L2_Replacement::total        63674                      
system.ruby.L2Cache_Controller.L2_Replacement_clean |        3617      6.28%      6.28% |        3515      6.10%     12.38% |        3491      6.06%     18.44% |        3552      6.16%     24.60% |        3518      6.11%     30.71% |        3618      6.28%     36.99% |        3605      6.26%     43.24% |        3655      6.34%     49.59% |        3729      6.47%     56.06% |        3411      5.92%     61.98% |        3540      6.14%     68.12% |        3643      6.32%     74.45% |        3727      6.47%     80.92% |        3657      6.35%     87.26% |        3706      6.43%     93.69% |        3633      6.31%    100.00%
system.ruby.L2Cache_Controller.L2_Replacement_clean::total        57617                      
system.ruby.L2Cache_Controller.Mem_Data  |       39418      6.26%      6.26% |       39298      6.24%     12.50% |       39180      6.22%     18.73% |       39334      6.25%     24.98% |       39151      6.22%     31.19% |       39318      6.25%     37.44% |       39330      6.25%     43.69% |       39376      6.25%     49.94% |       39533      6.28%     56.22% |       39030      6.20%     62.42% |       39292      6.24%     68.66% |       39340      6.25%     74.91% |       39465      6.27%     81.18% |       39490      6.27%     87.45% |       39574      6.29%     93.74% |       39416      6.26%    100.00%
system.ruby.L2Cache_Controller.Mem_Data::total       629545                      
system.ruby.L2Cache_Controller.Mem_Ack   |        7616      6.28%      6.28% |        7544      6.22%     12.50% |        7441      6.13%     18.63% |        7535      6.21%     24.85% |        7425      6.12%     30.97% |        7594      6.26%     37.23% |        7546      6.22%     43.45% |        7590      6.26%     49.71% |        7738      6.38%     56.09% |        7289      6.01%     62.10% |        7532      6.21%     68.31% |        7606      6.27%     74.58% |        7682      6.33%     80.91% |        7694      6.34%     87.25% |        7793      6.43%     93.68% |        7666      6.32%    100.00%
system.ruby.L2Cache_Controller.Mem_Ack::total       121291                      
system.ruby.L2Cache_Controller.WB_Data   |          90      4.27%      4.27% |          96      4.56%      8.83% |         117      5.55%     14.38% |         120      5.70%     20.08% |         118      5.60%     25.68% |         158      7.50%     33.18% |         163      7.74%     40.91% |         158      7.50%     48.41% |         158      7.50%     55.91% |         156      7.40%     63.31% |         156      7.40%     70.72% |         153      7.26%     77.98% |         133      6.31%     84.29% |         139      6.60%     90.89% |          91      4.32%     95.21% |         101      4.79%    100.00%
system.ruby.L2Cache_Controller.WB_Data::total         2107                      
system.ruby.L2Cache_Controller.Ack       |           1      3.45%      3.45% |           0      0.00%      3.45% |           1      3.45%      6.90% |           2      6.90%     13.79% |           2      6.90%     20.69% |           3     10.34%     31.03% |           1      3.45%     34.48% |           1      3.45%     37.93% |           1      3.45%     41.38% |           1      3.45%     44.83% |           3     10.34%     55.17% |           5     17.24%     72.41% |           4     13.79%     86.21% |           2      6.90%     93.10% |           0      0.00%     93.10% |           2      6.90%    100.00%
system.ruby.L2Cache_Controller.Ack::total           29                      
system.ruby.L2Cache_Controller.Ack_all   |         558      6.01%      6.01% |         611      6.58%     12.59% |         601      6.47%     19.07% |         539      5.81%     24.88% |         606      6.53%     31.40% |         622      6.70%     38.11% |         604      6.51%     44.61% |         572      6.16%     50.78% |         643      6.93%     57.70% |         473      5.10%     62.80% |         526      5.67%     68.47% |         574      6.18%     74.65% |         574      6.18%     80.83% |         572      6.16%     87.00% |         644      6.94%     93.93% |         563      6.07%    100.00%
system.ruby.L2Cache_Controller.Ack_all::total         9282                      
system.ruby.L2Cache_Controller.Unblock   |          70      3.97%      3.97% |          70      3.97%      7.94% |          98      5.56%     13.49% |          98      5.56%     19.05% |          98      5.56%     24.60% |         140      7.94%     32.54% |         140      7.94%     40.48% |         140      7.94%     48.41% |         138      7.82%     56.24% |         138      7.82%     64.06% |         136      7.71%     71.77% |         134      7.60%     79.37% |         112      6.35%     85.71% |         112      6.35%     92.06% |          70      3.97%     96.03% |          70      3.97%    100.00%
system.ruby.L2Cache_Controller.Unblock::total         1764                      
system.ruby.L2Cache_Controller.Exclusive_Unblock |       49942      6.25%      6.25% |       49943      6.25%     12.49% |       49618      6.21%     18.70% |       50162      6.27%     24.97% |       49536      6.20%     31.17% |       49482      6.19%     37.36% |       49641      6.21%     43.56% |       50062      6.26%     49.83% |       50045      6.26%     56.09% |       49603      6.20%     62.29% |       49948      6.25%     68.54% |       50716      6.34%     74.88% |       50454      6.31%     81.19% |       50575      6.33%     87.51% |       50312      6.29%     93.81% |       49516      6.19%    100.00%
system.ruby.L2Cache_Controller.Exclusive_Unblock::total       799555                      
system.ruby.L2Cache_Controller.NP.L1_GET_INSTR |        1356      6.41%      6.41% |        1363      6.44%     12.85% |        1491      7.05%     19.89% |        1294      6.11%     26.01% |        1344      6.35%     32.36% |        1333      6.30%     38.66% |        1277      6.03%     44.69% |        1288      6.09%     50.78% |        1362      6.44%     57.21% |        1160      5.48%     62.69% |        1246      5.89%     68.58% |        1262      5.96%     74.55% |        1237      5.85%     80.39% |        1298      6.13%     86.52% |        1514      7.15%     93.68% |        1338      6.32%    100.00%
system.ruby.L2Cache_Controller.NP.L1_GET_INSTR::total        21163                      
system.ruby.L2Cache_Controller.NP.L1_GETS |       29168      6.27%      6.27% |       28937      6.22%     12.49% |       28664      6.16%     18.65% |       29065      6.25%     24.89% |       28828      6.20%     31.09% |       29020      6.24%     37.33% |       29089      6.25%     43.58% |       29125      6.26%     49.84% |       29248      6.29%     56.12% |       28979      6.23%     62.35% |       29110      6.26%     68.61% |       29185      6.27%     74.88% |       29337      6.30%     81.18% |       29274      6.29%     87.48% |       29134      6.26%     93.74% |       29139      6.26%    100.00%
system.ruby.L2Cache_Controller.NP.L1_GETS::total       465302                      
system.ruby.L2Cache_Controller.NP.L1_GETX |        8894      6.22%      6.22% |        8998      6.29%     12.50% |        9025      6.31%     18.81% |        8975      6.27%     25.09% |        8979      6.28%     31.36% |        8965      6.27%     37.63% |        8964      6.27%     43.89% |        8963      6.26%     50.16% |        8923      6.24%     56.39% |        8891      6.21%     62.61% |        8936      6.25%     68.85% |        8893      6.22%     75.07% |        8891      6.21%     81.28% |        8918      6.23%     87.51% |        8926      6.24%     93.75% |        8939      6.25%    100.00%
system.ruby.L2Cache_Controller.NP.L1_GETX::total       143080                      
system.ruby.L2Cache_Controller.SS.L1_GET_INSTR |         227      3.88%      3.88% |         153      2.62%      6.50% |         251      4.29%     10.79% |          64      1.09%     11.88% |         356      6.09%     17.97% |         103      1.76%     19.73% |         213      3.64%     23.38% |         129      2.21%     25.58% |         148      2.53%     28.11% |         112      1.92%     30.03% |         182      3.11%     33.14% |         165      2.82%     35.96% |         149      2.55%     38.51% |         134      2.29%     40.80% |        3368     57.59%     98.39% |          94      1.61%    100.00%
system.ruby.L2Cache_Controller.SS.L1_GET_INSTR::total         5848                      
system.ruby.L2Cache_Controller.SS.L1_GETS |           0      0.00%      0.00% |           0      0.00%      0.00% |          14     35.90%     35.90% |           0      0.00%     35.90% |           0      0.00%     35.90% |           0      0.00%     35.90% |           0      0.00%     35.90% |           0      0.00%     35.90% |          11     28.21%     64.10% |          14     35.90%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.SS.L1_GETS::total           39                      
system.ruby.L2Cache_Controller.SS.L1_GETX |          14      3.92%      3.92% |          14      3.92%      7.84% |          28      7.84%     15.69% |          28      7.84%     23.53% |          28      7.84%     31.37% |          28      7.84%     39.22% |          28      7.84%     47.06% |          28      7.84%     54.90% |          27      7.56%     62.46% |          27      7.56%     70.03% |          26      7.28%     77.31% |          25      7.00%     84.31% |          14      3.92%     88.24% |          14      3.92%     92.16% |          14      3.92%     96.08% |          14      3.92%    100.00%
system.ruby.L2Cache_Controller.SS.L1_GETX::total          357                      
system.ruby.L2Cache_Controller.SS.L1_UPGRADE |          28      3.92%      3.92% |          28      3.92%      7.84% |          42      5.88%     13.73% |          28      3.92%     17.65% |          28      3.92%     21.57% |          56      7.84%     29.41% |          56      7.84%     37.25% |          56      7.84%     45.10% |          56      7.84%     52.94% |          56      7.84%     60.78% |          56      7.84%     68.63% |          56      7.84%     76.47% |          56      7.84%     84.31% |          56      7.84%     92.16% |          28      3.92%     96.08% |          28      3.92%    100.00%
system.ruby.L2Cache_Controller.SS.L1_UPGRADE::total          714                      
system.ruby.L2Cache_Controller.SS.L2_Replacement |           1      3.45%      3.45% |           0      0.00%      3.45% |           1      3.45%      6.90% |           2      6.90%     13.79% |           2      6.90%     20.69% |           3     10.34%     31.03% |           1      3.45%     34.48% |           1      3.45%     37.93% |           1      3.45%     41.38% |           1      3.45%     44.83% |           3     10.34%     55.17% |           5     17.24%     72.41% |           4     13.79%     86.21% |           2      6.90%     93.10% |           0      0.00%     93.10% |           2      6.90%    100.00%
system.ruby.L2Cache_Controller.SS.L2_Replacement::total           29                      
system.ruby.L2Cache_Controller.SS.L2_Replacement_clean |         551      6.03%      6.03% |         609      6.66%     12.69% |         592      6.47%     19.16% |         530      5.80%     24.96% |         595      6.51%     31.46% |         609      6.66%     38.12% |         597      6.53%     44.65% |         564      6.17%     50.82% |         633      6.92%     57.74% |         468      5.12%     62.86% |         512      5.60%     68.46% |         565      6.18%     74.64% |         561      6.14%     80.77% |         562      6.15%     86.92% |         636      6.96%     93.88% |         560      6.12%    100.00%
system.ruby.L2Cache_Controller.SS.L2_Replacement_clean::total         9144                      
system.ruby.L2Cache_Controller.M.L1_GET_INSTR |          14     25.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |          14     25.00%     50.00% |          14     25.00%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |          14     25.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.M.L1_GET_INSTR::total           56                      
system.ruby.L2Cache_Controller.M.L1_GETS |       10582      6.22%      6.22% |       10655      6.26%     12.48% |       10553      6.20%     18.68% |       10827      6.36%     25.04% |       10396      6.11%     31.14% |       10214      6.00%     37.14% |       10349      6.08%     43.22% |       10566      6.21%     49.43% |       10588      6.22%     55.65% |       10372      6.09%     61.75% |       10576      6.21%     67.96% |       11338      6.66%     74.62% |       10953      6.43%     81.05% |       11172      6.56%     87.62% |       10966      6.44%     94.06% |       10110      5.94%    100.00%
system.ruby.L2Cache_Controller.M.L1_GETS::total       170217                      
system.ruby.L2Cache_Controller.M.L1_GETX |        1256      6.32%      6.32% |        1311      6.60%     12.91% |        1306      6.57%     19.48% |        1239      6.23%     25.72% |        1277      6.42%     32.14% |        1199      6.03%     38.17% |        1155      5.81%     43.98% |        1324      6.66%     50.64% |        1202      6.05%     56.69% |        1277      6.42%     63.12% |        1242      6.25%     69.36% |        1216      6.12%     75.48% |        1203      6.05%     81.53% |        1141      5.74%     87.27% |        1244      6.26%     93.53% |        1286      6.47%    100.00%
system.ruby.L2Cache_Controller.M.L1_GETX::total        19878                      
system.ruby.L2Cache_Controller.M.L2_Replacement |        3990      6.28%      6.28% |        4023      6.33%     12.61% |        3936      6.20%     18.81% |        3969      6.25%     25.05% |        3897      6.13%     31.19% |        3962      6.24%     37.42% |        3933      6.19%     43.62% |        3928      6.18%     49.80% |        3997      6.29%     56.09% |        3873      6.10%     62.19% |        3983      6.27%     68.45% |        3954      6.22%     74.68% |        3946      6.21%     80.89% |        4032      6.35%     87.23% |        4080      6.42%     93.66% |        4030      6.34%    100.00%
system.ruby.L2Cache_Controller.M.L2_Replacement::total        63533                      
system.ruby.L2Cache_Controller.M.L2_Replacement_clean |        3048      6.33%      6.33% |        2884      5.99%     12.32% |        2885      5.99%     18.32% |        3005      6.24%     24.56% |        2902      6.03%     30.59% |        2992      6.22%     36.81% |        2986      6.20%     43.01% |        3072      6.38%     49.39% |        3078      6.39%     55.79% |        2925      6.08%     61.86% |        3003      6.24%     68.10% |        3059      6.36%     74.46% |        3141      6.53%     80.98% |        3063      6.36%     87.35% |        3048      6.33%     93.68% |        3042      6.32%    100.00%
system.ruby.L2Cache_Controller.M.L2_Replacement_clean::total        48133                      
system.ruby.L2Cache_Controller.MT.L1_GETS |          70      3.97%      3.97% |          70      3.97%      7.94% |          98      5.56%     13.49% |          98      5.56%     19.05% |          98      5.56%     24.60% |         140      7.94%     32.54% |         140      7.94%     40.48% |         140      7.94%     48.41% |         138      7.82%     56.24% |         138      7.82%     64.06% |         136      7.71%     71.77% |         134      7.60%     79.37% |         112      6.35%     85.71% |         112      6.35%     92.06% |          70      3.97%     96.03% |          70      3.97%    100.00%
system.ruby.L2Cache_Controller.MT.L1_GETS::total         1764                      
system.ruby.L2Cache_Controller.MT.L1_GETX |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     14.29%     14.29% |           1     14.29%     28.57% |           2     28.57%     57.14% |           3     42.86%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.MT.L1_GETX::total            7                      
system.ruby.L2Cache_Controller.MT.L1_PUTX |       48976      6.25%      6.25% |       48977      6.25%     12.50% |       48626      6.21%     18.71% |       49168      6.28%     24.98% |       48543      6.20%     31.18% |       48446      6.18%     37.36% |       48605      6.20%     43.57% |       49029      6.26%     49.83% |       49021      6.26%     56.08% |       48569      6.20%     62.28% |       48913      6.24%     68.53% |       49680      6.34%     74.87% |       49447      6.31%     81.18% |       49570      6.33%     87.50% |       49346      6.30%     93.80% |       48553      6.20%    100.00%
system.ruby.L2Cache_Controller.MT.L1_PUTX::total       783469                      
system.ruby.L2Cache_Controller.MT.L2_Replacement |           8      7.14%      7.14% |           6      5.36%     12.50% |          13     11.61%     24.11% |          12     10.71%     34.82% |           8      7.14%     41.96% |          11      9.82%     51.79% |           7      6.25%     58.04% |           6      5.36%     63.39% |          11      9.82%     73.21% |           4      3.57%     76.79% |           6      5.36%     82.14% |           4      3.57%     85.71% |           5      4.46%     90.18% |           3      2.68%     92.86% |           7      6.25%     99.11% |           1      0.89%    100.00%
system.ruby.L2Cache_Controller.MT.L2_Replacement::total          112                      
system.ruby.L2Cache_Controller.MT.L2_Replacement_clean |          18      5.29%      5.29% |          22      6.47%     11.76% |          14      4.12%     15.88% |          17      5.00%     20.88% |          21      6.18%     27.06% |          17      5.00%     32.06% |          22      6.47%     38.53% |          19      5.59%     44.12% |          18      5.29%     49.41% |          18      5.29%     54.71% |          25      7.35%     62.06% |          19      5.59%     67.65% |          25      7.35%     75.00% |          32      9.41%     84.41% |          22      6.47%     90.88% |          31      9.12%    100.00%
system.ruby.L2Cache_Controller.MT.L2_Replacement_clean::total          340                      
system.ruby.L2Cache_Controller.M_I.L1_GET_INSTR |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.M_I.L1_GET_INSTR::total            1                      
system.ruby.L2Cache_Controller.M_I.Mem_Ack |        7616      6.28%      6.28% |        7544      6.22%     12.50% |        7441      6.13%     18.63% |        7535      6.21%     24.85% |        7425      6.12%     30.97% |        7594      6.26%     37.23% |        7546      6.22%     43.45% |        7590      6.26%     49.71% |        7738      6.38%     56.09% |        7289      6.01%     62.10% |        7532      6.21%     68.31% |        7606      6.27%     74.58% |        7682      6.33%     80.91% |        7694      6.34%     87.25% |        7793      6.43%     93.68% |        7666      6.32%    100.00%
system.ruby.L2Cache_Controller.M_I.Mem_Ack::total       121291                      
system.ruby.L2Cache_Controller.MT_I.WB_Data |           2      5.00%      5.00% |           4     10.00%     15.00% |           5     12.50%     27.50% |           6     15.00%     42.50% |           2      5.00%     47.50% |           3      7.50%     55.00% |           3      7.50%     62.50% |           2      5.00%     67.50% |           4     10.00%     77.50% |           2      5.00%     82.50% |           2      5.00%     87.50% |           2      5.00%     92.50% |           1      2.50%     95.00% |           0      0.00%     95.00% |           1      2.50%     97.50% |           1      2.50%    100.00%
system.ruby.L2Cache_Controller.MT_I.WB_Data::total           40                      
system.ruby.L2Cache_Controller.MT_I.Ack_all |           6      8.33%      8.33% |           2      2.78%     11.11% |           8     11.11%     22.22% |           6      8.33%     30.56% |           6      8.33%     38.89% |           8     11.11%     50.00% |           4      5.56%     55.56% |           4      5.56%     61.11% |           7      9.72%     70.83% |           2      2.78%     73.61% |           4      5.56%     79.17% |           2      2.78%     81.94% |           4      5.56%     87.50% |           3      4.17%     91.67% |           6      8.33%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.MT_I.Ack_all::total           72                      
system.ruby.L2Cache_Controller.MCT_I.WB_Data |          18      5.94%      5.94% |          22      7.26%     13.20% |          14      4.62%     17.82% |          16      5.28%     23.10% |          18      5.94%     29.04% |          15      4.95%     33.99% |          20      6.60%     40.59% |          16      5.28%     45.87% |          16      5.28%     51.16% |          16      5.28%     56.44% |          18      5.94%     62.38% |          17      5.61%     67.99% |          20      6.60%     74.59% |          27      8.91%     83.50% |          20      6.60%     90.10% |          30      9.90%    100.00%
system.ruby.L2Cache_Controller.MCT_I.WB_Data::total          303                      
system.ruby.L2Cache_Controller.MCT_I.Ack_all |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1      2.70%      2.70% |           3      8.11%     10.81% |           2      5.41%     16.22% |           2      5.41%     21.62% |           3      8.11%     29.73% |           2      5.41%     35.14% |           2      5.41%     40.54% |           7     18.92%     59.46% |           2      5.41%     64.86% |           5     13.51%     78.38% |           5     13.51%     91.89% |           2      5.41%     97.30% |           1      2.70%    100.00%
system.ruby.L2Cache_Controller.MCT_I.Ack_all::total           37                      
system.ruby.L2Cache_Controller.I_I.Ack_all |         551      6.03%      6.03% |         609      6.66%     12.69% |         592      6.47%     19.16% |         530      5.80%     24.96% |         595      6.51%     31.46% |         609      6.66%     38.12% |         597      6.53%     44.65% |         564      6.17%     50.82% |         633      6.92%     57.74% |         468      5.12%     62.86% |         512      5.60%     68.46% |         565      6.18%     74.64% |         561      6.14%     80.77% |         562      6.15%     86.92% |         636      6.96%     93.88% |         560      6.12%    100.00%
system.ruby.L2Cache_Controller.I_I.Ack_all::total         9144                      
system.ruby.L2Cache_Controller.S_I.Ack   |           1      3.45%      3.45% |           0      0.00%      3.45% |           1      3.45%      6.90% |           2      6.90%     13.79% |           2      6.90%     20.69% |           3     10.34%     31.03% |           1      3.45%     34.48% |           1      3.45%     37.93% |           1      3.45%     41.38% |           1      3.45%     44.83% |           3     10.34%     55.17% |           5     17.24%     72.41% |           4     13.79%     86.21% |           2      6.90%     93.10% |           0      0.00%     93.10% |           2      6.90%    100.00%
system.ruby.L2Cache_Controller.S_I.Ack::total           29                      
system.ruby.L2Cache_Controller.S_I.Ack_all |           1      3.45%      3.45% |           0      0.00%      3.45% |           1      3.45%      6.90% |           2      6.90%     13.79% |           2      6.90%     20.69% |           3     10.34%     31.03% |           1      3.45%     34.48% |           1      3.45%     37.93% |           1      3.45%     41.38% |           1      3.45%     44.83% |           3     10.34%     55.17% |           5     17.24%     72.41% |           4     13.79%     86.21% |           2      6.90%     93.10% |           0      0.00%     93.10% |           2      6.90%    100.00%
system.ruby.L2Cache_Controller.S_I.Ack_all::total           29                      
system.ruby.L2Cache_Controller.ISS.Mem_Data |       29168      6.27%      6.27% |       28937      6.22%     12.49% |       28664      6.16%     18.65% |       29065      6.25%     24.89% |       28828      6.20%     31.09% |       29020      6.24%     37.33% |       29089      6.25%     43.58% |       29125      6.26%     49.84% |       29248      6.29%     56.12% |       28979      6.23%     62.35% |       29110      6.26%     68.61% |       29185      6.27%     74.88% |       29337      6.30%     81.18% |       29274      6.29%     87.48% |       29134      6.26%     93.74% |       29139      6.26%    100.00%
system.ruby.L2Cache_Controller.ISS.Mem_Data::total       465302                      
system.ruby.L2Cache_Controller.IS.Mem_Data |        1356      6.41%      6.41% |        1363      6.44%     12.85% |        1491      7.05%     19.89% |        1294      6.11%     26.01% |        1344      6.35%     32.36% |        1333      6.30%     38.66% |        1277      6.03%     44.69% |        1288      6.09%     50.78% |        1362      6.44%     57.21% |        1160      5.48%     62.69% |        1246      5.89%     68.58% |        1262      5.96%     74.55% |        1237      5.85%     80.39% |        1298      6.13%     86.52% |        1514      7.15%     93.68% |        1338      6.32%    100.00%
system.ruby.L2Cache_Controller.IS.Mem_Data::total        21163                      
system.ruby.L2Cache_Controller.IM.Mem_Data |        8894      6.22%      6.22% |        8998      6.29%     12.50% |        9025      6.31%     18.81% |        8975      6.27%     25.09% |        8979      6.28%     31.36% |        8965      6.27%     37.63% |        8964      6.27%     43.89% |        8963      6.26%     50.16% |        8923      6.24%     56.39% |        8891      6.21%     62.61% |        8936      6.25%     68.85% |        8893      6.22%     75.07% |        8891      6.21%     81.28% |        8918      6.23%     87.51% |        8926      6.24%     93.75% |        8939      6.25%    100.00%
system.ruby.L2Cache_Controller.IM.Mem_Data::total       143080                      
system.ruby.L2Cache_Controller.SS_MB.Exclusive_Unblock |          42      3.92%      3.92% |          42      3.92%      7.84% |          70      6.54%     14.38% |          56      5.23%     19.61% |          56      5.23%     24.84% |          84      7.84%     32.68% |          84      7.84%     40.52% |          84      7.84%     48.37% |          83      7.75%     56.12% |          83      7.75%     63.87% |          82      7.66%     71.52% |          81      7.56%     79.08% |          70      6.54%     85.62% |          70      6.54%     92.16% |          42      3.92%     96.08% |          42      3.92%    100.00%
system.ruby.L2Cache_Controller.SS_MB.Exclusive_Unblock::total         1071                      
system.ruby.L2Cache_Controller.MT_MB.Exclusive_Unblock |       49900      6.25%      6.25% |       49901      6.25%     12.50% |       49548      6.21%     18.70% |       50106      6.28%     24.98% |       49480      6.20%     31.18% |       49398      6.19%     37.36% |       49557      6.21%     43.57% |       49978      6.26%     49.83% |       49962      6.26%     56.09% |       49520      6.20%     62.29% |       49866      6.25%     68.53% |       50635      6.34%     74.87% |       50384      6.31%     81.18% |       50505      6.33%     87.51% |       50270      6.30%     93.80% |       49474      6.20%    100.00%
system.ruby.L2Cache_Controller.MT_MB.Exclusive_Unblock::total       798484                      
system.ruby.L2Cache_Controller.MT_IIB.WB_Data |          69      3.95%      3.95% |          70      4.01%      7.96% |          98      5.61%     13.57% |          97      5.55%     19.12% |          98      5.61%     24.73% |         138      7.90%     32.63% |         139      7.96%     40.58% |         137      7.84%     48.43% |         136      7.78%     56.21% |         137      7.84%     64.05% |         135      7.73%     71.78% |         134      7.67%     79.45% |         112      6.41%     85.86% |         110      6.30%     92.16% |          69      3.95%     96.11% |          68      3.89%    100.00%
system.ruby.L2Cache_Controller.MT_IIB.WB_Data::total         1747                      
system.ruby.L2Cache_Controller.MT_IIB.Unblock |           1      5.88%      5.88% |           0      0.00%      5.88% |           0      0.00%      5.88% |           1      5.88%     11.76% |           0      0.00%     11.76% |           2     11.76%     23.53% |           1      5.88%     29.41% |           3     17.65%     47.06% |           2     11.76%     58.82% |           1      5.88%     64.71% |           1      5.88%     70.59% |           0      0.00%     70.59% |           0      0.00%     70.59% |           2     11.76%     82.35% |           1      5.88%     88.24% |           2     11.76%    100.00%
system.ruby.L2Cache_Controller.MT_IIB.Unblock::total           17                      
system.ruby.L2Cache_Controller.MT_IB.WB_Data |           1      5.88%      5.88% |           0      0.00%      5.88% |           0      0.00%      5.88% |           1      5.88%     11.76% |           0      0.00%     11.76% |           2     11.76%     23.53% |           1      5.88%     29.41% |           3     17.65%     47.06% |           2     11.76%     58.82% |           1      5.88%     64.71% |           1      5.88%     70.59% |           0      0.00%     70.59% |           0      0.00%     70.59% |           2     11.76%     82.35% |           1      5.88%     88.24% |           2     11.76%    100.00%
system.ruby.L2Cache_Controller.MT_IB.WB_Data::total           17                      
system.ruby.L2Cache_Controller.MT_SB.Unblock |          69      3.95%      3.95% |          70      4.01%      7.96% |          98      5.61%     13.57% |          97      5.55%     19.12% |          98      5.61%     24.73% |         138      7.90%     32.63% |         139      7.96%     40.58% |         137      7.84%     48.43% |         136      7.78%     56.21% |         137      7.84%     64.05% |         135      7.73%     71.78% |         134      7.67%     79.45% |         112      6.41%     85.86% |         110      6.30%     92.16% |          69      3.95%     96.11% |          68      3.89%    100.00%
system.ruby.L2Cache_Controller.MT_SB.Unblock::total         1747                      

---------- End Simulation Statistics   ----------
