#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Thu Jul 10 07:51:47 2025
# Process ID: 7965
# Current directory: /home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in2500/reduction-in2500-out25
# Command line: vivado -mode batch -source vivado_synth.tcl
# Log file: /home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in2500/reduction-in2500-out25/vivado.log
# Journal file: /home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in2500/reduction-in2500-out25/vivado.jou
# Running On: coder-hftsoi-hls, OS: Linux, CPU Frequency: 3005.032 MHz, CPU Physical cores: 28, Host memory: 946737 MB
#-----------------------------------------------------------
source vivado_synth.tcl
# set tcldir [file dirname [info script]]
# source [file join $tcldir project.tcl]
## variable project_name
## set project_name "hls_dummy"
## variable backend
## set backend "vitis"
## variable part
## set part "xcu250-figd2104-2L-e"
## variable clock_period
## set clock_period 5
## variable clock_uncertainty
## set clock_uncertainty 27%
## variable version
## set version "1.0.0"
## variable maximum_size
## set maximum_size 4096
# add_files ${project_name}_prj/solution1/syn/verilog
add_files: Time (s): cpu = 00:00:08 ; elapsed = 00:00:16 . Memory (MB): peak = 2432.215 ; gain = 114.992 ; free physical = 453591 ; free virtual = 844782
# synth_design -top ${project_name} -part $part
Command: synth_design -top hls_dummy -part xcu250-figd2104-2L-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 7987
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2870.633 ; gain = 414.508 ; free physical = 452622 ; free virtual = 844064
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'hls_dummy' [/home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in2500/reduction-in2500-out25/hls_dummy_prj/solution1/syn/verilog/hls_dummy.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_50_50_1_25_4' [/home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in2500/reduction-in2500-out25/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_50_50_1_25_4.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_operator_s' [/home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in2500/reduction-in2500-out25/hls_dummy_prj/solution1/syn/verilog/hls_dummy_operator_s.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_operator_s' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in2500/reduction-in2500-out25/hls_dummy_prj/solution1/syn/verilog/hls_dummy_operator_s.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_50_50_1_25_4' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in2500/reduction-in2500-out25/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_50_50_1_25_4.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_Block_entry24_proc' [/home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in2500/reduction-in2500-out25/hls_dummy_prj/solution1/syn/verilog/hls_dummy_Block_entry24_proc.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_Block_entry24_proc' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in2500/reduction-in2500-out25/hls_dummy_prj/solution1/syn/verilog/hls_dummy_Block_entry24_proc.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w10_d2_S' [/home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in2500/reduction-in2500-out25/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w10_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w10_d2_S_ShiftReg' [/home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in2500/reduction-in2500-out25/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w10_d2_S.v:120]
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w10_d2_S_ShiftReg' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in2500/reduction-in2500-out25/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w10_d2_S.v:120]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w10_d2_S' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in2500/reduction-in2500-out25/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w10_d2_S.v:11]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in2500/reduction-in2500-out25/hls_dummy_prj/solution1/syn/verilog/hls_dummy.v:9]
WARNING: [Synth 8-7129] Port reset in module hls_dummy_fifo_w10_d2_S_ShiftReg is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:29 ; elapsed = 00:00:35 . Memory (MB): peak = 4254.297 ; gain = 1798.172 ; free physical = 451083 ; free virtual = 842584
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:35 ; elapsed = 00:00:40 . Memory (MB): peak = 4254.297 ; gain = 1798.172 ; free physical = 451097 ; free virtual = 842606
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcu250-figd2104-2L-e
INFO: [Synth 8-6742] Reading net delay rules and data
INFO: [Device 21-403] Loading part xcu250-figd2104-2L-e
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:35 ; elapsed = 00:00:41 . Memory (MB): peak = 4274.223 ; gain = 1818.098 ; free physical = 451073 ; free virtual = 842610
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:10 ; elapsed = 00:01:11 . Memory (MB): peak = 4589.098 ; gain = 2132.973 ; free physical = 436508 ; free virtual = 830879
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    5 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 50    
+---XORs : 
	   2 Input      1 Bit         XORs := 50    
+---Registers : 
	               12 Bit    Registers := 592   
	               10 Bit    Registers := 3192  
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 25    
	                1 Bit    Registers := 80    
+---Muxes : 
	   2 Input   12 Bit        Muxes := 4679  
	   2 Input   10 Bit        Muxes := 4180  
	   2 Input    9 Bit        Muxes := 3074  
	   7 Input    6 Bit        Muxes := 1     
	   3 Input    6 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 26    
	   2 Input    1 Bit        Muxes := 560   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 12288 (col length:96)
BRAMs: 5376 (col length: RAMB18 384 RAMB36 192)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_49408_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_48892_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i31_i_i105_i_i_i_i2327_i2327_i_i_1_reg_137533_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_19_copy_fu_25102_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_18_copy_fu_25106_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_17_copy_fu_25110_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_16_copy_fu_25114_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_49384_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_48964_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i65_i65_i65_i_i_i_i_i_i_reg_134238_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i313_i_i947_i947_i_i_i_reg_138788_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i_i_i293_i293_i293_i293_i_i_i_reg_136058_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i313_i313_i313_i313_i313_i_i_reg_139028_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i_i_i141_i141_i141_i_i1415_i_i_i_reg_135588_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i73_i73_i73_i_i_i_i_reg_139138_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_49288_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_49478_reg[9] )
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i141_i_i_i_i2363_i_i_i_reg_135178_reg[9]' (FDE) to 'agg_tmp_i_i_i139_i_i_i_i2361_i_i_i_reg_135168_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i139_i_i_i_i2361_i_i_i_reg_135168_reg[9]' (FDE) to 'agg_tmp_i31_i31_i31_i31_i_i665_i_i_i_i_reg_134808_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i_i_i_i_i2409_i_i_i_reg_135158_reg[9]' (FDE) to 'agg_tmp_i31_i31_i31_i31_i_i665_i_i_i_i_reg_134808_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i67_i_i221_i_i855_i855_i_i_i_reg_135828_reg[9]' (FDE) to 'agg_tmp_i31_i31_i31_i31_i_i665_i_i_i_i_reg_134808_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i65_i_i219_i_i853_i853_i_i_i_reg_135818_reg[9]' (FDE) to 'agg_tmp_i31_i31_i31_i31_i_i665_i_i_i_i_reg_134808_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i33_i_i_i981_i981_i_i_i_reg_135778_reg[9]' (FDE) to 'agg_tmp_i31_i31_i31_i31_i_i665_i_i_i_i_reg_134808_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i293_i_i927_i927_i_i_i_reg_135788_reg[9]' (FDE) to 'agg_tmp_i31_i31_i31_i31_i_i665_i_i_i_i_reg_134808_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i_i187_i_i821_i821_i_i_i_reg_135848_reg[9]' (FDE) to 'agg_tmp_i31_i31_i31_i31_i_i665_i_i_i_i_reg_134808_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i_i185_i_i819_i819_i_i_i_reg_135838_reg[9]' (FDE) to 'agg_tmp_i31_i31_i31_i31_i_i665_i_i_i_i_reg_134808_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i1261_i1261_i_i_i_reg_138778_reg[9]' (FDE) to 'agg_tmp_i71_i_i225_i225_i_i_i_reg_139208_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i141_i141_i_i_i_i_i_i_reg_134218_reg[9]' (FDE) to 'agg_tmp_i31_i31_i31_i31_i_i665_i_i_i_i_reg_134808_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i1259_i1259_i_i_i_reg_138768_reg[9]' (FDE) to 'agg_tmp_i71_i_i225_i225_i_i_i_reg_139208_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i139_i139_i_i_i_i_i_i_reg_134208_reg[9]' (FDE) to 'agg_tmp_i31_i31_i31_i31_i_i665_i_i_i_i_reg_134808_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i107_i107_i107_i_i_i_i_i_reg_134508_reg[9]' (FDE) to 'agg_tmp_i31_i31_i31_i31_i_i665_i_i_i_i_reg_134808_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i311_i_i945_i945_i945_i_i_reg_138998_reg[9]' (FDE) to 'agg_tmp_i71_i_i225_i225_i_i_i_reg_139208_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i105_i105_i105_i_i_i_i_i_reg_134498_reg[9]' (FDE) to 'agg_tmp_i31_i31_i31_i31_i_i665_i_i_i_i_reg_134808_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i67_i67_i67_i67_i_i_i_i_i_reg_134528_reg[9]' (FDE) to 'agg_tmp_i31_i31_i31_i31_i_i665_i_i_i_i_reg_134808_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i625_i625_i625_i625_i_i_reg_139008_reg[9]' (FDE) to 'agg_tmp_i71_i_i225_i225_i_i_i_reg_139208_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i65_i65_i65_i65_i_i_i_i_i_reg_134518_reg[9]' (FDE) to 'agg_tmp_i31_i31_i31_i31_i_i665_i_i_i_i_reg_134808_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i147_i147_i147_i_i_i_reg_139228_reg[9]' (FDE) to 'agg_tmp_i71_i_i225_i225_i_i_i_reg_139208_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i67_i67_i67_i_i701_i_i_i_i_reg_134798_reg[9]' (FDE) to 'agg_tmp_i31_i31_i31_i31_i_i665_i_i_i_i_reg_134808_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i_i227_i227_i_i_i_reg_139218_reg[9]' (FDE) to 'agg_tmp_i71_i_i225_i225_i_i_i_reg_139208_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i_i225_i225_i_i_i_reg_139208_reg[9]' (FDE) to 'agg_tmp_i_i_i1259_i_i3813_i_i_reg_138878_reg[9]'
INFO: [Synth 8-3886] merging instance 'reg_49240_reg[9]' (FDE) to 'reg_48988_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i299_i299_i_i_i_reg_139198_reg[9]' (FDE) to 'agg_tmp_i_i_i1259_i_i3813_i_i_reg_138878_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i31_i31_i_i665_i_i_i_i_reg_134808_reg[9]' (FDE) to 'agg_tmp_i_i_i_i293_i_i_i2201_i_i_i_reg_135238_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i293_i_i_i2201_i_i_i_reg_135238_reg[9]' (FDE) to 'agg_tmp_i31_i_i105_i105_i_i_i_i_i_i_reg_134228_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i107_i107_i_i741_i741_i_i_i_reg_135878_reg[9]' (FDE) to 'agg_tmp_i31_i_i105_i105_i_i_i_i_i_i_reg_134228_reg[9]'
INFO: [Synth 8-3886] merging instance 'reg_49252_reg[9]' (FDE) to 'reg_48988_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i139_i_i_i1087_i_i3641_i_i_1_reg_136873_reg[2]' (FDE) to 'agg_tmp_i31_i31_i_i185_i_i819_i819_i819_i_i_1_reg_138293_reg[2]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i139_i_i_i1087_i_i3641_i_i_1_reg_136873_reg[3]' (FDE) to 'agg_tmp_i31_i31_i_i185_i_i819_i819_i819_i_i_1_reg_138293_reg[2]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i139_i_i_i1087_i_i3641_i_i_1_reg_136873_reg[4]' (FDE) to 'agg_tmp_i31_i31_i_i185_i_i819_i819_i819_i_i_1_reg_138293_reg[2]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i139_i_i_i1087_i_i3641_i_i_1_reg_136873_reg[5]' (FDE) to 'agg_tmp_i_i_i139_i_i_i1087_i_i3641_i_i_1_reg_136873_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i139_i_i_i1087_i_i3641_i_i_1_reg_136873_reg[6]' (FDE) to 'agg_tmp_i31_i31_i_i185_i_i819_i819_i819_i_i_1_reg_138293_reg[2]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i139_i_i_i1087_i_i3641_i_i_1_reg_136873_reg[7]' (FDE) to 'agg_tmp_i31_i31_i_i185_i_i819_i819_i819_i_i_1_reg_138293_reg[2]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i139_i_i_i1087_i_i3641_i_i_1_reg_136873_reg[8]' (FDE) to 'agg_tmp_i_i_i139_i_i_i1087_i_i3641_i_i_1_reg_136873_reg[10]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i139_i_i_i1087_i_i3641_i_i_1_reg_136873_reg[9]' (FDE) to 'agg_tmp_i31_i31_i_i185_i_i819_i819_i819_i_i_1_reg_138293_reg[2]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i139_i_i_i1087_i_i3641_i_i_1_reg_136873_reg[11]' (FDE) to 'agg_tmp_i31_i31_i_i185_i_i819_i819_i819_i_i_1_reg_138293_reg[2]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i139_i_i_i1087_i_i3641_i_i_reg_136868_reg[9]' (FDE) to 'agg_tmp_i31_i31_i_i185_i_i819_i819_i819_i_i_1_reg_138293_reg[2]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i105_i_i_i_i_i_i_i_reg_134088_reg[9]' (FDE) to 'agg_tmp_i31_i_i105_i105_i_i_i_i_i_i_reg_134228_reg[9]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_49458_reg[9] )
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i2533_i_i_i_reg_138718_reg[9]' (FDE) to 'agg_tmp_i_i_i1259_i_i3813_i_i_reg_138878_reg[9]'
INFO: [Synth 8-3886] merging instance 'reg_48952_reg[9]' (FDE) to 'reg_48988_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i1259_i_i3813_i_i_reg_138878_reg[9]' (FDE) to 'agg_tmp3_i313_i313_i_i_i4141_i_i_reg_138868_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i139_i_i453_i_i_i_i_i_reg_134348_reg[9]' (FDE) to 'agg_tmp_i31_i_i105_i105_i_i_i_i_i_i_reg_134228_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i313_i313_i_i_i4141_i_i_reg_138868_reg[9]' (FDE) to 'agg_tmp3_i_i_i1261_i1261_i1261_i_i_reg_138988_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i_i_i501_i_i_i_i_i_reg_134338_reg[9]' (FDE) to 'agg_tmp_i31_i_i105_i105_i_i_i_i_i_i_reg_134228_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i_i_i499_i_i_i_i_i_reg_134328_reg[9]' (FDE) to 'agg_tmp_i31_i_i105_i105_i_i_i_i_i_i_reg_134228_reg[9]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_48988_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i31_i_i105_i105_i_i_i_i_i_i_reg_134228_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i_i_i1261_i1261_i1261_i_i_reg_138988_reg[9] )
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i139_i139_i_i773_i773_i773_i_i_1_reg_138313_reg[2]' (FDE) to 'agg_tmp_i31_i31_i_i185_i_i819_i819_i819_i_i_1_reg_138293_reg[2]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i_i185_i_i819_i819_i819_i_i_1_reg_138293_reg[2]' (FDE) to 'agg_tmp_i31_i31_i_i185_i_i819_i819_i819_i_i_1_reg_138293_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i139_i139_i_i773_i773_i773_i_i_1_reg_138313_reg[3]' (FDE) to 'agg_tmp_i31_i31_i_i185_i_i819_i819_i819_i_i_1_reg_138293_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i_i185_i_i819_i819_i819_i_i_1_reg_138293_reg[3]' (FDE) to 'agg_tmp_i31_i31_i_i185_i_i819_i819_i819_i_i_1_reg_138293_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i139_i139_i_i773_i773_i773_i_i_1_reg_138313_reg[4]' (FDE) to 'agg_tmp_i31_i31_i_i185_i_i819_i819_i819_i_i_1_reg_138293_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i_i185_i_i819_i819_i819_i_i_1_reg_138293_reg[4]' (FDE) to 'agg_tmp_i31_i31_i_i185_i_i819_i819_i819_i_i_1_reg_138293_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i139_i139_i_i773_i773_i773_i_i_1_reg_138313_reg[5]' (FDE) to 'agg_tmp_i_i_i139_i139_i_i773_i773_i773_i_i_1_reg_138313_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i_i185_i_i819_i819_i819_i_i_1_reg_138293_reg[5]' (FDE) to 'agg_tmp_i31_i31_i_i185_i_i819_i819_i819_i_i_1_reg_138293_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i139_i139_i_i773_i773_i773_i_i_1_reg_138313_reg[6]' (FDE) to 'agg_tmp_i_i_i139_i139_i_i773_i773_i773_i_i_1_reg_138313_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i_i185_i_i819_i819_i819_i_i_1_reg_138293_reg[6]' (FDE) to 'agg_tmp_i31_i31_i_i185_i_i819_i819_i819_i_i_1_reg_138293_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i139_i139_i_i773_i773_i773_i_i_1_reg_138313_reg[7]' (FDE) to 'agg_tmp_i31_i31_i_i185_i_i819_i819_i819_i_i_1_reg_138293_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i_i185_i_i819_i819_i819_i_i_1_reg_138293_reg[7]' (FDE) to 'agg_tmp_i31_i31_i_i185_i_i819_i819_i819_i_i_1_reg_138293_reg[11]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i139_i139_i_i773_i773_i773_i_i_1_reg_138313_reg[8]' (FDE) to 'agg_tmp_i_i_i139_i139_i_i773_i773_i773_i_i_1_reg_138313_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i_i185_i_i819_i819_i819_i_i_1_reg_138293_reg[8]' (FDE) to 'agg_tmp_i31_i31_i_i185_i_i819_i819_i819_i_i_1_reg_138293_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i139_i139_i_i773_i773_i773_i_i_1_reg_138313_reg[9]' (FDE) to 'agg_tmp_i_i_i139_i139_i_i773_i773_i773_i_i_1_reg_138313_reg[10]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i_i185_i_i819_i819_i819_i_i_1_reg_138293_reg[9]' (FDE) to 'agg_tmp_i31_i31_i_i185_i_i819_i819_i819_i_i_1_reg_138293_reg[10]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i139_i139_i_i773_i773_i773_i_i_1_reg_138313_reg[11]' (FDE) to 'agg_tmp_i31_i31_i_i185_i_i819_i819_i819_i_i_1_reg_138293_reg[11]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i_i185_i_i819_i819_i819_i_i_1_reg_138293_reg[11]' (FDE) to 'agg_tmp_i_i_i139_i139_i_i773_i773_i773_i_i_reg_138308_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i_i185_i_i819_i819_i819_i_i_reg_138288_reg[9]' (FDE) to 'agg_tmp_i_i_i139_i139_i_i773_i773_i773_i_i_reg_138308_reg[9]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i_i139_i139_i_i773_i773_i773_i_i_reg_138308_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_49168_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i313_i313_i313_i313_i_i_i_reg_138818_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i_i_i_i_i_i_i5069_i_i_reg_136198_reg[9] )
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i_i607_i607_i607_i_i_i_1_reg_135923_reg[2]' (FDE) to 'agg_tmp_i_i_i_i_i607_i607_i607_i_i_i_reg_135918_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i_i609_i609_i609_i_i_i_1_reg_135933_reg[2]' (FDE) to 'agg_tmp3_i_i_i_i_i609_i609_i609_i_i_i_1_reg_135933_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i_i607_i607_i607_i_i_i_1_reg_135923_reg[3]' (FDE) to 'agg_tmp_i_i_i_i_i607_i607_i607_i_i_i_reg_135918_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i_i609_i609_i609_i_i_i_1_reg_135933_reg[3]' (FDE) to 'agg_tmp_i_i_i_i_i607_i607_i607_i_i_i_reg_135918_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i_i607_i607_i607_i_i_i_1_reg_135923_reg[4]' (FDE) to 'agg_tmp_i_i_i_i_i607_i607_i607_i_i_i_reg_135918_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i_i609_i609_i609_i_i_i_1_reg_135933_reg[4]' (FDE) to 'agg_tmp_i_i_i_i_i607_i607_i607_i_i_i_reg_135918_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i_i607_i607_i607_i_i_i_1_reg_135923_reg[5]' (FDE) to 'agg_tmp_i_i_i_i_i607_i607_i607_i_i_i_reg_135918_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i_i609_i609_i609_i_i_i_1_reg_135933_reg[5]' (FDE) to 'agg_tmp_i_i_i_i_i607_i607_i607_i_i_i_reg_135918_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i_i607_i607_i607_i_i_i_1_reg_135923_reg[6]' (FDE) to 'agg_tmp_i_i_i_i_i607_i607_i607_i_i_i_reg_135918_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i_i609_i609_i609_i_i_i_1_reg_135933_reg[6]' (FDE) to 'agg_tmp_i_i_i_i_i607_i607_i607_i_i_i_reg_135918_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i_i607_i607_i607_i_i_i_1_reg_135923_reg[7]' (FDE) to 'agg_tmp_i_i_i_i_i607_i607_i607_i_i_i_1_reg_135923_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i_i609_i609_i609_i_i_i_1_reg_135933_reg[7]' (FDE) to 'agg_tmp3_i_i_i_i_i609_i609_i609_i_i_i_1_reg_135933_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i_i607_i607_i607_i_i_i_1_reg_135923_reg[10]' (FDE) to 'agg_tmp_i_i_i_i_i607_i607_i607_i_i_i_reg_135918_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i_i609_i609_i609_i_i_i_1_reg_135933_reg[10]' (FDE) to 'agg_tmp_i_i_i_i_i607_i607_i607_i_i_i_reg_135918_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i_i609_i609_i609_i_i_i_reg_135928_reg[9]' (FDE) to 'agg_tmp_i_i_i_i_i607_i607_i607_i_i_i_reg_135918_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i_i607_i607_i607_i_i_i_reg_135918_reg[9]' (FDE) to 'agg_tmp_i_i65_i65_i65_i65_i65_i65_i_i_i_reg_136158_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i65_i65_i65_i65_i65_i65_i_i_i_1_reg_136163_reg[2]' (FDE) to 'agg_tmp_i_i65_i65_i65_i65_i65_i65_i_i_i_reg_136158_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i67_i67_i67_i67_i67_i67_i_i_i_1_reg_136173_reg[2]' (FDE) to 'agg_tmp3_i_i67_i67_i67_i67_i67_i67_i_i_i_1_reg_136173_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i65_i65_i65_i65_i65_i65_i_i_i_1_reg_136163_reg[3]' (FDE) to 'agg_tmp_i_i65_i65_i65_i65_i65_i65_i_i_i_reg_136158_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i67_i67_i67_i67_i67_i67_i_i_i_1_reg_136173_reg[3]' (FDE) to 'agg_tmp_i_i65_i65_i65_i65_i65_i65_i_i_i_reg_136158_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i65_i65_i65_i65_i65_i65_i_i_i_1_reg_136163_reg[4]' (FDE) to 'agg_tmp_i_i65_i65_i65_i65_i65_i65_i_i_i_1_reg_136163_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i67_i67_i67_i67_i67_i67_i_i_i_1_reg_136173_reg[4]' (FDE) to 'agg_tmp3_i_i67_i67_i67_i67_i67_i67_i_i_i_1_reg_136173_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i65_i65_i65_i65_i65_i65_i_i_i_1_reg_136163_reg[5]' (FDE) to 'agg_tmp_i_i65_i65_i65_i65_i65_i65_i_i_i_1_reg_136163_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i67_i67_i67_i67_i67_i67_i_i_i_1_reg_136173_reg[5]' (FDE) to 'agg_tmp3_i_i67_i67_i67_i67_i67_i67_i_i_i_1_reg_136173_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i65_i65_i65_i65_i65_i65_i_i_i_1_reg_136163_reg[6]' (FDE) to 'agg_tmp_i_i65_i65_i65_i65_i65_i65_i_i_i_1_reg_136163_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i67_i67_i67_i67_i67_i67_i_i_i_1_reg_136173_reg[6]' (FDE) to 'agg_tmp3_i_i67_i67_i67_i67_i67_i67_i_i_i_1_reg_136173_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i65_i65_i65_i65_i65_i65_i_i_i_1_reg_136163_reg[7]' (FDE) to 'agg_tmp_i_i65_i65_i65_i65_i65_i65_i_i_i_1_reg_136163_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i67_i67_i67_i67_i67_i67_i_i_i_1_reg_136173_reg[7]' (FDE) to 'agg_tmp3_i_i67_i67_i67_i67_i67_i67_i_i_i_1_reg_136173_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i65_i65_i65_i65_i65_i65_i_i_i_1_reg_136163_reg[10]' (FDE) to 'agg_tmp_i_i65_i65_i65_i65_i65_i65_i_i_i_reg_136158_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i67_i67_i67_i67_i67_i67_i_i_i_1_reg_136173_reg[10]' (FDE) to 'agg_tmp_i_i65_i65_i65_i65_i65_i65_i_i_i_reg_136158_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i67_i67_i67_i67_i67_i67_i_i_i_reg_136168_reg[9]' (FDE) to 'agg_tmp_i_i65_i65_i65_i65_i65_i65_i_i_i_reg_136158_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i65_i65_i65_i65_i65_i65_i_i_i_reg_136158_reg[9]' (FDE) to 'agg_tmp_i_i65_i_i_i_i1167_i1167_i_i_i_reg_135678_reg[9]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i65_i_i_i_i1167_i1167_i_i_i_reg_135678_reg[9] )
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i65_i65_i_i_i1013_i_i3567_i_i_1_reg_136913_reg[2]' (FDE) to 'agg_tmp_i31_i_i105_i_i419_i_i_i4247_i_i_reg_136568_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i67_i67_i_i_i1015_i_i3569_i_i_1_reg_136923_reg[2]' (FDE) to 'agg_tmp3_i_i67_i67_i_i_i1015_i_i3569_i_i_1_reg_136923_reg[4]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i73_i73_i_i_i388_i_i_reg_139298_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i_i139_i_i_i1087_i1087_i_i_i_reg_135718_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i_i_i_i295_i_i_i2203_i2203_i_i_reg_137598_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_49216_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i_i_i_i295_i295_i_i_i_i_i_1_reg_134423_reg[10] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i_i_i141_i141_i141_i141_i141_i141_i_i_1_reg_138643_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i313_i313_i_i1587_i1587_i_i_reg_138978_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_48976_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i31_i31_i_i185_i185_i_i_i_i_i_reg_134468_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i_i_i_i607_i_i_i4435_i_i_reg_136468_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i31_i_i105_i105_i105_i105_i_i_i_i_reg_135048_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i65_i65_i65_i_i_i_i4527_i_i_reg_136428_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i73_i_i_i228_i_i_i_reg_139378_reg[9] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i65_i65_i_i_i_i_i4841_i_i_reg_136298_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i_i67_i_i_i535_i535_i_i3089_i_i_reg_137158_reg[9] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i31_i_i105_i105_i105_i_i_i3933_i_i_reg_136728_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_49096_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i65_i65_i65_i65_i65_i_i_i_i_reg_135068_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i31_i_i105_i_i_i_i2327_i_i_i_reg_135188_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_49372_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i_i67_i67_i67_i_i_i1975_i1975_i_i_reg_137718_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_49084_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i_i_i_i_i1241_i_i3795_i_i_reg_136788_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i31_i31_i31_i_i345_i345_i_i_i_i_reg_134948_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i33_i33_i33_i33_i33_i33_i_i_i_i_1_reg_135093_reg[11] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:12 ; elapsed = 00:02:23 . Memory (MB): peak = 4605.109 ; gain = 2148.984 ; free physical = 431645 ; free virtual = 828905
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:47 ; elapsed = 00:03:02 . Memory (MB): peak = 4605.109 ; gain = 2148.984 ; free physical = 431328 ; free virtual = 828731
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_50_50_1_25_4_U0/agg_tmp3_i_i_i_i_i_i1243_i_i_i_i_1_reg_134563_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_50_50_1_25_4_U0/agg_tmp_i_i625_i625_i625_i_i_i_1_reg_138803_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_50_50_1_25_4_U0/agg_tmp_i_i65_i_i_i_i1167_i_i_i_i_1_reg_134593_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_50_50_1_25_4_U0/agg_tmp_i_i65_i_i219_i_i853_i853_i_i_i_1_reg_135823_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_50_50_1_25_4_U0/agg_tmp_i_i_i_i_i607_i607_i_i_i_i_1_reg_134833_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_50_50_1_25_4_U0/agg_tmp_i31_i_i_i259_i_i893_i_i_i_i_1_reg_134713_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_50_50_1_25_4_U0/agg_tmp3_i313_i313_i_i1587_i1587_i_i_1_reg_138983_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_50_50_1_25_4_U0/agg_tmp3_i_i67_i_i221_i221_i221_i_i_i_i_1_reg_135013_reg[5] )
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:56 ; elapsed = 00:03:11 . Memory (MB): peak = 4613.113 ; gain = 2156.988 ; free physical = 431009 ; free virtual = 828425
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:03:16 ; elapsed = 00:03:31 . Memory (MB): peak = 4613.113 ; gain = 2156.988 ; free physical = 430946 ; free virtual = 828435
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:03:16 ; elapsed = 00:03:31 . Memory (MB): peak = 4613.113 ; gain = 2156.988 ; free physical = 430968 ; free virtual = 828457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:03:20 ; elapsed = 00:03:35 . Memory (MB): peak = 4613.113 ; gain = 2156.988 ; free physical = 430947 ; free virtual = 828436
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:03:20 ; elapsed = 00:03:35 . Memory (MB): peak = 4613.113 ; gain = 2156.988 ; free physical = 430948 ; free virtual = 828437
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:03:44 ; elapsed = 00:04:00 . Memory (MB): peak = 4613.113 ; gain = 2156.988 ; free physical = 430867 ; free virtual = 828356
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:03:45 ; elapsed = 00:04:00 . Memory (MB): peak = 4613.113 ; gain = 2156.988 ; free physical = 430950 ; free virtual = 828440
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |BUFG  |     1|
|2     |LUT1  |    27|
|3     |LUT2  |  5186|
|4     |LUT3  |  3249|
|5     |LUT4  | 13908|
|6     |LUT5  | 13034|
|7     |LUT6  | 38160|
|8     |MUXF7 |   388|
|9     |FDRE  | 35075|
|10    |FDSE  |    76|
|11    |IBUF  | 25004|
|12    |OBUF  |   278|
+------+------+------+

Report Instance Areas: 
+------+---------------------------------------------------------------------+--------------------------------------------------------------------------+-------+
|      |Instance                                                             |Module                                                                    |Cells  |
+------+---------------------------------------------------------------------+--------------------------------------------------------------------------+-------+
|1     |top                                                                  |                                                                          | 134386|
|2     |  Block_entry24_proc_U0                                              |hls_dummy_Block_entry24_proc                                              |    225|
|3     |  sparse_arr_feat_reduce_out_10_U                                    |hls_dummy_fifo_w10_d2_S                                                   |     36|
|4     |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_47                                       |     27|
|5     |  sparse_arr_feat_reduce_out_11_U                                    |hls_dummy_fifo_w10_d2_S_0                                                 |     37|
|6     |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_46                                       |     27|
|7     |  sparse_arr_feat_reduce_out_12_U                                    |hls_dummy_fifo_w10_d2_S_1                                                 |     38|
|8     |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_45                                       |     27|
|9     |  sparse_arr_feat_reduce_out_13_U                                    |hls_dummy_fifo_w10_d2_S_2                                                 |     38|
|10    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_44                                       |     27|
|11    |  sparse_arr_feat_reduce_out_14_U                                    |hls_dummy_fifo_w10_d2_S_3                                                 |     36|
|12    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_43                                       |     27|
|13    |  sparse_arr_feat_reduce_out_15_U                                    |hls_dummy_fifo_w10_d2_S_4                                                 |     40|
|14    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_42                                       |     27|
|15    |  sparse_arr_feat_reduce_out_16_U                                    |hls_dummy_fifo_w10_d2_S_5                                                 |     36|
|16    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_41                                       |     27|
|17    |  sparse_arr_feat_reduce_out_17_U                                    |hls_dummy_fifo_w10_d2_S_6                                                 |     38|
|18    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_40                                       |     27|
|19    |  sparse_arr_feat_reduce_out_18_U                                    |hls_dummy_fifo_w10_d2_S_7                                                 |     38|
|20    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_39                                       |     27|
|21    |  sparse_arr_feat_reduce_out_19_U                                    |hls_dummy_fifo_w10_d2_S_8                                                 |     36|
|22    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_38                                       |     27|
|23    |  sparse_arr_feat_reduce_out_1_U                                     |hls_dummy_fifo_w10_d2_S_9                                                 |     42|
|24    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_37                                       |     27|
|25    |  sparse_arr_feat_reduce_out_20_U                                    |hls_dummy_fifo_w10_d2_S_10                                                |     38|
|26    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_36                                       |     27|
|27    |  sparse_arr_feat_reduce_out_21_U                                    |hls_dummy_fifo_w10_d2_S_11                                                |     37|
|28    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_35                                       |     27|
|29    |  sparse_arr_feat_reduce_out_22_U                                    |hls_dummy_fifo_w10_d2_S_12                                                |     37|
|30    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_34                                       |     27|
|31    |  sparse_arr_feat_reduce_out_23_U                                    |hls_dummy_fifo_w10_d2_S_13                                                |     37|
|32    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_33                                       |     27|
|33    |  sparse_arr_feat_reduce_out_24_U                                    |hls_dummy_fifo_w10_d2_S_14                                                |     37|
|34    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_32                                       |     27|
|35    |  sparse_arr_feat_reduce_out_2_U                                     |hls_dummy_fifo_w10_d2_S_15                                                |     36|
|36    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_31                                       |     27|
|37    |  sparse_arr_feat_reduce_out_3_U                                     |hls_dummy_fifo_w10_d2_S_16                                                |     37|
|38    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_30                                       |     27|
|39    |  sparse_arr_feat_reduce_out_4_U                                     |hls_dummy_fifo_w10_d2_S_17                                                |     37|
|40    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_29                                       |     27|
|41    |  sparse_arr_feat_reduce_out_5_U                                     |hls_dummy_fifo_w10_d2_S_18                                                |     38|
|42    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_28                                       |     27|
|43    |  sparse_arr_feat_reduce_out_6_U                                     |hls_dummy_fifo_w10_d2_S_19                                                |     37|
|44    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_27                                       |     27|
|45    |  sparse_arr_feat_reduce_out_7_U                                     |hls_dummy_fifo_w10_d2_S_20                                                |     37|
|46    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_26                                       |     27|
|47    |  sparse_arr_feat_reduce_out_8_U                                     |hls_dummy_fifo_w10_d2_S_21                                                |     36|
|48    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_25                                       |     27|
|49    |  sparse_arr_feat_reduce_out_9_U                                     |hls_dummy_fifo_w10_d2_S_22                                                |     37|
|50    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_24                                       |     27|
|51    |  sparse_arr_feat_reduce_out_U                                       |hls_dummy_fifo_w10_d2_S_23                                                |     37|
|52    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg                                          |     27|
|53    |  sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_50_50_1_25_4_U0 |hls_dummy_sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_50_50_1_25_4 | 107920|
+------+---------------------------------------------------------------------+--------------------------------------------------------------------------+-------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:03:45 ; elapsed = 00:04:00 . Memory (MB): peak = 4613.113 ; gain = 2156.988 ; free physical = 430950 ; free virtual = 828440
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:03:48 ; elapsed = 00:04:03 . Memory (MB): peak = 4613.113 ; gain = 2156.988 ; free physical = 444940 ; free virtual = 842430
Synthesis Optimization Complete : Time (s): cpu = 00:03:48 ; elapsed = 00:04:03 . Memory (MB): peak = 4613.113 ; gain = 2156.988 ; free physical = 444959 ; free virtual = 842429
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 4613.113 ; gain = 0.000 ; free physical = 444919 ; free virtual = 842429
INFO: [Netlist 29-17] Analyzing 25393 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 3 CPU seconds
WARNING: [Netlist 29-101] Netlist 'hls_dummy' is not ideal for floorplanning, since the cellview 'hls_dummy_sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_50_50_1_25_4' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 4657.215 ; gain = 0.000 ; free physical = 444803 ; free virtual = 842437
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 25005 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  IBUF => IBUF (IBUFCTRL, INBUF): 25004 instances

Synth Design complete | Checksum: 9f072c24
INFO: [Common 17-83] Releasing license: Synthesis
191 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:04:17 ; elapsed = 00:04:34 . Memory (MB): peak = 4657.215 ; gain = 2225.000 ; free physical = 444807 ; free virtual = 842441
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 17924.373; main = 3938.128; forked = 14218.346
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 23050.254; main = 4657.219; forked = 18441.059
# opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Command: opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Attempting to get a license for feature 'Implementation' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu250'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 4721.246 ; gain = 64.031 ; free physical = 444678 ; free virtual = 842436

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1071a519f

Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 4790.637 ; gain = 69.391 ; free physical = 444145 ; free virtual = 842459

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1566] Pulled 1 inverters resulting in an inversion of 2 pins
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 85ae3ef5

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 4927.590 ; gain = 0.000 ; free physical = 443977 ; free virtual = 842299
INFO: [Opt 31-389] Phase Retarget created 14 cells and removed 15 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: c533398a

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 4927.590 ; gain = 0.000 ; free physical = 443974 ; free virtual = 842296
INFO: [Opt 31-389] Phase Constant propagation created 38 cells and removed 82 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 296b9755

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 4927.590 ; gain = 0.000 ; free physical = 443973 ; free virtual = 842295
INFO: [Opt 31-389] Phase Sweep created 1 cells and removed 0 cells

Phase 4 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 4 Shift Register Optimization | Checksum: 429dd75e

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 4927.590 ; gain = 0.000 ; free physical = 443967 ; free virtual = 842289
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 5 Post Processing Netlist
Phase 5 Post Processing Netlist | Checksum: bea38e4b

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 4927.590 ; gain = 0.000 ; free physical = 443964 ; free virtual = 842286
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              14  |              15  |                                              0  |
|  Constant propagation         |              38  |              82  |                                              0  |
|  Sweep                        |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 4a4a660f

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 4927.590 ; gain = 0.000 ; free physical = 443967 ; free virtual = 842289

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 4a4a660f

Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.15 . Memory (MB): peak = 4927.590 ; gain = 0.000 ; free physical = 443964 ; free virtual = 842290

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 4a4a660f

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 4927.590 ; gain = 0.000 ; free physical = 443964 ; free virtual = 842290

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 4927.590 ; gain = 0.000 ; free physical = 443964 ; free virtual = 842290
Ending Netlist Obfuscation Task | Checksum: 4a4a660f

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.07 . Memory (MB): peak = 4927.590 ; gain = 0.000 ; free physical = 443964 ; free virtual = 842290
INFO: [Common 17-83] Releasing license: Implementation
17 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:41 ; elapsed = 00:00:31 . Memory (MB): peak = 4927.590 ; gain = 270.375 ; free physical = 443964 ; free virtual = 842290
# report_utilization -file vivado_synth.rpt -hierarchical -hierarchical_depth 1
INFO: [Common 17-206] Exiting Vivado at Thu Jul 10 07:57:46 2025...
