
---------- Begin Simulation Statistics ----------
final_tick                                   40331500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  25679                       # Simulator instruction rate (inst/s)
host_mem_usage                                 710032                       # Number of bytes of host memory used
host_op_rate                                    52399                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.38                       # Real time elapsed on the host
host_tick_rate                              105545173                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                        9786                       # Number of instructions simulated
sim_ops                                         20015                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000040                       # Number of seconds simulated
sim_ticks                                    40331500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                 2904                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  2                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               588                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted              2641                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                610                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            2904                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             2294                       # Number of indirect misses.
system.cpu.branchPred.lookups                    3224                       # Number of BP lookups
system.cpu.branchPred.usedRAS                     235                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          539                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                     12272                       # number of cc regfile reads
system.cpu.cc_regfile_writes                     6982                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts               603                       # The number of times a branch was mispredicted
system.cpu.commit.branches                       2331                       # Number of branches committed
system.cpu.commit.bw_lim_events                  8601                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              19                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts            4751                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts                 9786                       # Number of instructions committed
system.cpu.commit.committedOps                  20015                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples        40303                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.496613                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.822692                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0        28889     71.68%     71.68% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1         2813      6.98%     78.66% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2         8601     21.34%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            2                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total        40303                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                        629                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                  195                       # Number of function calls committed.
system.cpu.commit.int_insts                     19711                       # Number of committed integer instructions.
system.cpu.commit.loads                          2154                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass           46      0.23%      0.23% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu            15640     78.14%     78.37% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               6      0.03%     78.40% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               28      0.14%     78.54% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              7      0.03%     78.58% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     78.58% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     78.58% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     78.58% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     78.58% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     78.58% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     78.58% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     78.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     78.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     78.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             106      0.53%     79.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     79.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt              72      0.36%     79.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            125      0.62%     80.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     80.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     80.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     80.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     80.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     80.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     80.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     80.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     80.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     80.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     80.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     80.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     80.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     80.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     80.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     80.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     80.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     80.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     80.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     80.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     80.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     80.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     80.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     80.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     80.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     80.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     80.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     80.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     80.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     80.09% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead            2084     10.41%     90.50% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite           1591      7.95%     98.45% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead           70      0.35%     98.80% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          240      1.20%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total             20015                       # Class of committed instruction
system.cpu.commit.refs                           3985                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                        9786                       # Number of Instructions Simulated
system.cpu.committedOps                         20015                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               8.242796                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         8.242796                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles                 11025                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                  27313                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                    15524                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                     13662                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                    606                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                   374                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                        2566                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            47                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                        1998                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                            13                       # TLB misses on write requests
system.cpu.fetch.Branches                        3224                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                      2253                       # Number of cache lines fetched
system.cpu.fetch.Cycles                         23913                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   203                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                          14537                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   16                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles            96                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                    1212                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.039968                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles              16554                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches                845                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.180217                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples              41191                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.705640                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             0.942739                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                    26151     63.49%     63.49% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     1014      2.46%     65.95% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    14026     34.05%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                2                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total                41191                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                       857                       # number of floating regfile reads
system.cpu.fp_regfile_writes                      313                       # number of floating regfile writes
system.cpu.idleCycles                           39473                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                  634                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                     2445                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.281365                       # Inst execution rate
system.cpu.iew.exec_refs                         4578                       # number of memory reference insts executed
system.cpu.iew.exec_stores                       1997                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                    1470                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                  2817                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 47                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               635                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                 2232                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts               24767                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                  2581                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts               845                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                 22696                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     10                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                   231                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                    606                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                   309                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             6                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads               68                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation            2                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads          663                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores          401                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents              2                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect          612                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect             22                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                     20005                       # num instructions consuming a value
system.cpu.iew.wb_count                         22463                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.706173                       # average fanout of values written-back
system.cpu.iew.wb_producers                     14127                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.278476                       # insts written-back per cycle
system.cpu.iew.wb_sent                          22518                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                    31892                       # number of integer regfile reads
system.cpu.int_regfile_writes                   17622                       # number of integer regfile writes
system.cpu.ipc                               0.121318                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.121318                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass               196      0.83%      0.83% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                 18243     77.49%     78.33% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    7      0.03%     78.36% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    30      0.13%     78.48% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   7      0.03%     78.51% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     78.51% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     78.51% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     78.51% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     78.51% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     78.51% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     78.51% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     78.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     78.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     78.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  106      0.45%     78.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     78.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                   72      0.31%     79.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 125      0.53%     79.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     79.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     79.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     79.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     79.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     79.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     79.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     79.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     79.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     79.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     79.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     79.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     79.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     79.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     79.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     79.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     79.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     79.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     79.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     79.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     79.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     79.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     79.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     79.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     79.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     79.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     79.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     79.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     79.80% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                 2611     11.09%     90.89% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                1828      7.77%     98.66% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead              70      0.30%     98.96% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            246      1.04%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                  23541                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                     635                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                1270                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses          633                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                641                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                  22710                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads              87235                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses        21830                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes             28879                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                      24670                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                     23541                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  97                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined            4751                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               232                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             78                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined         5322                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples         41191                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.571508                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.847273                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               27391     66.50%     66.50% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1                4059      9.85%     76.35% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2                9741     23.65%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total           41191                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.291840                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                        2269                       # TLB accesses on write requests
system.cpu.itb.wrMisses                            58                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads                17                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores               30                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                 2817                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                2232                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                    9932                       # number of misc regfile reads
system.cpu.numCycles                            80664                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                    3458                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                 22186                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                     11                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                    16057                       # Number of cycles rename is idle
system.cpu.rename.ROBFullEvents                    47                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups                 64840                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                  26478                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands               29242                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                     13432                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                   6652                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                    606                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                  6795                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                     7056                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups               860                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups            37649                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles            843                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                 23                       # count of serializing insts renamed
system.cpu.rename.skidInsts                       477                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             22                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                        56468                       # The number of ROB reads
system.cpu.rob.rob_writes                       50421                       # The number of ROB writes
system.cpu.timesIdled                             298                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                    19                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           627                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests            6                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests          633                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED     40331500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                518                       # Transaction distribution
system.membus.trans_dist::ReadExReq               109                       # Transaction distribution
system.membus.trans_dist::ReadExResp              109                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           518                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         1254                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total         1254                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1254                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port        40128                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total        40128                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   40128                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               627                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     627    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 627                       # Request fanout histogram
system.membus.reqLayer2.occupancy              766000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy            3341750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              8.3                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED     40331500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp               521                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean            3                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              109                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             109                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           430                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq           91                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          863                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side          400                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                  1263                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        27712                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side        12800                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                  40512                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples              630                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.004762                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.068897                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                    627     99.52%     99.52% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      3      0.48%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total                630                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy             319500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy            300000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            645000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.6                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED     40331500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                    3                       # number of demand (read+write) hits
system.l2.demand_hits::total                        3                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                   3                       # number of overall hits
system.l2.overall_hits::total                       3                       # number of overall hits
system.l2.demand_misses::.cpu.inst                427                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                200                       # number of demand (read+write) misses
system.l2.demand_misses::total                    627                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               427                       # number of overall misses
system.l2.overall_misses::.cpu.data               200                       # number of overall misses
system.l2.overall_misses::total                   627                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     34501500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data     16959500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         51461000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     34501500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data     16959500                       # number of overall miss cycles
system.l2.overall_miss_latency::total        51461000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              430                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data              200                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                  630                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             430                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data             200                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                 630                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.993023                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.995238                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.993023                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.995238                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 80799.765808                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 84797.500000                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 82074.960128                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 80799.765808                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 84797.500000                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 82074.960128                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.cpu.inst           427                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data           200                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total               627                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          427                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data          200                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total              627                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     30231500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data     14959500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     45191000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     30231500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data     14959500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     45191000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.993023                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.995238                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.993023                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.995238                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 70799.765808                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 74797.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 72074.960128                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 70799.765808                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 74797.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 72074.960128                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackClean_hits::.writebacks            3                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total                3                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks            3                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total            3                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_misses::.cpu.data             109                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 109                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data      8668500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       8668500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data           109                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               109                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 79527.522936                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 79527.522936                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data          109                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            109                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data      7578500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      7578500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 69527.522936                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 69527.522936                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst              3                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  3                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          427                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              427                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     34501500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     34501500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          430                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            430                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.993023                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.993023                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 80799.765808                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 80799.765808                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          427                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          427                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     30231500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     30231500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.993023                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.993023                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 70799.765808                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 70799.765808                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_misses::.cpu.data           91                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total              91                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data      8291000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total      8291000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data           91                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total            91                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 91109.890110                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 91109.890110                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data           91                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total           91                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data      7381000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total      7381000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 81109.890110                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 81109.890110                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED     40331500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                   333.638962                       # Cycle average of tags in use
system.l2.tags.total_refs                         633                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                       627                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.009569                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst       209.882021                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       123.756941                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.001601                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000944                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.002545                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           627                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          149                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          478                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.004784                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                      1260                       # Number of tag accesses
system.l2.tags.data_accesses                     1260                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED     40331500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          27328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          12800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              40128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        27328                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         27328                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst             427                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             200                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                 627                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         677584518                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         317369798                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             994954316                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    677584518                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        677584518                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        677584518                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        317369798                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            994954316                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples       427.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       200.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000578000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                1240                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                         627                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                       627                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                47                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 8                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                86                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                19                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                10                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                54                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                33                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                44                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               104                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                20                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               38                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               56                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12               27                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               60                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               19                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                2                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.45                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                      7635250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                    3135000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                19391500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     12177.43                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                30927.43                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                      463                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 73.84                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                   627                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     430                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     152                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      40                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          160                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean           244                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   162.754501                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   254.201228                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           54     33.75%     33.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           53     33.12%     66.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           21     13.12%     80.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           11      6.88%     86.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639            7      4.38%     91.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            2      1.25%     92.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            1      0.62%     93.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            2      1.25%     94.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151            9      5.62%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          160                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                  40128                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   40128                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       994.95                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    994.95                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         7.77                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     7.77                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                      40239000                       # Total gap between requests
system.mem_ctrls.avgGap                      64177.03                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        27328                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        12800                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 677584518.304551005363                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 317369797.800726473331                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          427                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          200                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     12659750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data      6731750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     29648.13                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     33658.75                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    73.84                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy               549780                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy               284625                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy             2327640                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     3073200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy         17866650                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy           442080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy           24543975                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        608.555967                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE       848000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF      1300000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT     38183500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy               621180                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy               322575                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy             2149140                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     3073200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy         18030810                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy           303840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy           24500745                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        607.484101                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE       651750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF      1300000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT     38379750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON        40331500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED     40331500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst         1755                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total             1755                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst         1755                       # number of overall hits
system.cpu.icache.overall_hits::total            1755                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          498                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            498                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          498                       # number of overall misses
system.cpu.icache.overall_misses::total           498                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     40199000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     40199000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     40199000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     40199000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst         2253                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total         2253                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst         2253                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total         2253                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.221039                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.221039                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.221039                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.221039                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 80720.883534                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 80720.883534                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 80720.883534                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 80720.883534                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks            3                       # number of writebacks
system.cpu.icache.writebacks::total                 3                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst           67                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           67                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst           67                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           67                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          431                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          431                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          431                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          431                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     35182500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     35182500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     35182500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     35182500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.191300                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.191300                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.191300                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.191300                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 81629.930394                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 81629.930394                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 81629.930394                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 81629.930394                       # average overall mshr miss latency
system.cpu.icache.replacements                      3                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst         1755                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total            1755                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          498                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           498                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     40199000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     40199000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst         2253                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total         2253                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.221039                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.221039                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 80720.883534                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 80720.883534                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst           67                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           67                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          431                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          431                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     35182500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     35182500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.191300                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.191300                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 81629.930394                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 81629.930394                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED     40331500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           210.143082                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                2185                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               430                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              5.081395                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   210.143082                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.102609                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.102609                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          427                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          117                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          310                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.208496                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses              4936                       # Number of tag accesses
system.cpu.icache.tags.data_accesses             4936                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED     40331500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED     40331500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED     40331500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED     40331500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED     40331500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED     40331500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED     40331500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data         4018                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total             4018                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data         4018                       # number of overall hits
system.cpu.dcache.overall_hits::total            4018                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          276                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            276                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          276                       # number of overall misses
system.cpu.dcache.overall_misses::total           276                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     23487999                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     23487999                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     23487999                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     23487999                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data         4294                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total         4294                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data         4294                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total         4294                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.064276                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.064276                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.064276                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.064276                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 85101.445652                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 85101.445652                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 85101.445652                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 85101.445652                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          391                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                10                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    39.100000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.demand_mshr_hits::.cpu.data           76                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           76                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           76                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           76                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          200                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          200                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          200                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          200                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     17259999                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     17259999                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     17259999                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     17259999                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.046577                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.046577                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.046577                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.046577                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 86299.995000                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 86299.995000                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 86299.995000                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 86299.995000                       # average overall mshr miss latency
system.cpu.dcache.replacements                      0                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data         2296                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total            2296                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          166                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           166                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     14490500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     14490500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data         2462                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total         2462                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.067425                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.067425                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 87292.168675                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 87292.168675                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           75                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           75                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           91                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           91                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      8427500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      8427500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.036962                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.036962                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 92609.890110                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 92609.890110                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data         1722                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           1722                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          110                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          110                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data      8997499                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      8997499                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data         1832                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         1832                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.060044                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.060044                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 81795.445455                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 81795.445455                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            1                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            1                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          109                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          109                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      8832499                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      8832499                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.059498                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.059498                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 81032.100917                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 81032.100917                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED     40331500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           123.704873                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                4218                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               200                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             21.090000                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            177500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   123.704873                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.060403                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.060403                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          200                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          168                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.097656                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses              8788                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses             8788                       # Number of data accesses

---------- End Simulation Statistics   ----------
