

================================================================
== Vitis HLS Report for 'srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx'
================================================================
* Date:           Mon Oct 27 19:16:42 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      803|      803|  8.030 us|  8.030 us|  803|  803|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- CopyW3_inft_CopyW3_ky_CopyW3_kx  |      801|      801|         3|          1|          1|   800|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.21>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%kx = alloca i32 1"   --->   Operation 6 'alloca' 'kx' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%ky = alloca i32 1"   --->   Operation 7 'alloca' 'ky' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%indvar_flatten6 = alloca i32 1"   --->   Operation 8 'alloca' 'indvar_flatten6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%i3 = alloca i32 1"   --->   Operation 9 'alloca' 'i3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%indvar_flatten19 = alloca i32 1"   --->   Operation 10 'alloca' 'indvar_flatten19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%sext_ln932_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln932"   --->   Operation 11 'read' 'sext_ln932_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%sext_ln932_cast = sext i62 %sext_ln932_read"   --->   Operation 12 'sext' 'sext_ln932_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 13 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 14 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 15 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 16 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 17 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 18 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 19 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 20 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem_w3, void @empty_8, i32 0, i32 0, void @empty_21, i32 0, i32 800, void @empty_0, void @empty_27, void @empty_21, i32 16, i32 16, i32 16, i32 16, void @empty_21, void @empty_21, i32 4294967295, i32 0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.42ns)   --->   "%store_ln0 = store i10 0, i10 %indvar_flatten19"   --->   Operation 22 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 23 [1/1] (0.42ns)   --->   "%store_ln0 = store i6 0, i6 %i3"   --->   Operation 23 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 24 [1/1] (0.42ns)   --->   "%store_ln0 = store i6 0, i6 %indvar_flatten6"   --->   Operation 24 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 25 [1/1] (0.42ns)   --->   "%store_ln0 = store i3 0, i3 %ky"   --->   Operation 25 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 26 [1/1] (0.42ns)   --->   "%store_ln0 = store i3 0, i3 %kx"   --->   Operation 26 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc109"   --->   Operation 27 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%indvar_flatten19_load = load i10 %indvar_flatten19" [src/srcnn.cpp:932]   --->   Operation 28 'load' 'indvar_flatten19_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.78ns)   --->   "%icmp_ln932 = icmp_eq  i10 %indvar_flatten19_load, i10 800" [src/srcnn.cpp:932]   --->   Operation 29 'icmp' 'icmp_ln932' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.78ns)   --->   "%add_ln932_1 = add i10 %indvar_flatten19_load, i10 1" [src/srcnn.cpp:932]   --->   Operation 30 'add' 'add_ln932_1' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln932 = br i1 %icmp_ln932, void %for.inc115, void %for.end117.exitStub" [src/srcnn.cpp:932]   --->   Operation 31 'br' 'br_ln932' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.42ns)   --->   "%store_ln938 = store i10 %add_ln932_1, i10 %indvar_flatten19" [src/srcnn.cpp:938]   --->   Operation 32 'store' 'store_ln938' <Predicate = (!icmp_ln932)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%indvar_flatten6_load = load i6 %indvar_flatten6" [src/srcnn.cpp:935]   --->   Operation 33 'load' 'indvar_flatten6_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem_w3"   --->   Operation 34 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%gmem_w3_addr = getelementptr i32 %gmem_w3, i64 %sext_ln932_cast" [src/srcnn.cpp:932]   --->   Operation 35 'getelementptr' 'gmem_w3_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 36 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.78ns)   --->   "%icmp_ln935 = icmp_eq  i6 %indvar_flatten6_load, i6 25" [src/srcnn.cpp:935]   --->   Operation 37 'icmp' 'icmp_ln935' <Predicate = (!icmp_ln932)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (7.30ns)   --->   "%gmem_w3_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_w3_addr" [src/srcnn.cpp:940]   --->   Operation 38 'read' 'gmem_w3_addr_read' <Predicate = (!icmp_ln932)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 39 [1/1] (0.78ns)   --->   "%add_ln935_1 = add i6 %indvar_flatten6_load, i6 1" [src/srcnn.cpp:935]   --->   Operation 39 'add' 'add_ln935_1' <Predicate = (!icmp_ln932)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.38ns)   --->   "%select_ln935_2 = select i1 %icmp_ln935, i6 1, i6 %add_ln935_1" [src/srcnn.cpp:935]   --->   Operation 40 'select' 'select_ln935_2' <Predicate = (!icmp_ln932)> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.42ns)   --->   "%store_ln938 = store i6 %select_ln935_2, i6 %indvar_flatten6" [src/srcnn.cpp:938]   --->   Operation 41 'store' 'store_ln938' <Predicate = (!icmp_ln932)> <Delay = 0.42>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 104 'ret' 'ret_ln0' <Predicate = (icmp_ln932)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.10>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%kx_load = load i3 %kx" [src/srcnn.cpp:938]   --->   Operation 42 'load' 'kx_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%ky_load = load i3 %ky" [src/srcnn.cpp:932]   --->   Operation 43 'load' 'ky_load' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%i3_load = load i6 %i3" [src/srcnn.cpp:932]   --->   Operation 44 'load' 'i3_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.78ns)   --->   "%add_ln932 = add i6 %i3_load, i6 1" [src/srcnn.cpp:932]   --->   Operation 45 'add' 'add_ln932' <Predicate = (icmp_ln935)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @CopyW3_inft_CopyW3_ky_CopyW3_kx_str"   --->   Operation 46 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 800, i64 800, i64 800"   --->   Operation 47 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.20ns)   --->   "%select_ln932 = select i1 %icmp_ln935, i3 0, i3 %ky_load" [src/srcnn.cpp:932]   --->   Operation 48 'select' 'select_ln932' <Predicate = true> <Delay = 0.20> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (0.38ns)   --->   "%select_ln932_1 = select i1 %icmp_ln935, i6 %add_ln932, i6 %i3_load" [src/srcnn.cpp:932]   --->   Operation 49 'select' 'select_ln932_1' <Predicate = true> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%trunc_ln932 = trunc i6 %select_ln932_1" [src/srcnn.cpp:932]   --->   Operation 50 'trunc' 'trunc_ln932' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln932_mid2_v = partselect i2 @_ssdm_op_PartSelect.i2.i6.i32.i32, i6 %select_ln932_1, i32 3, i32 4" [src/srcnn.cpp:932]   --->   Operation 51 'partselect' 'zext_ln932_mid2_v' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %zext_ln932_mid2_v, i2 %zext_ln932_mid2_v" [src/srcnn.cpp:940]   --->   Operation 52 'bitconcatenate' 'or_ln' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln935 = zext i4 %or_ln" [src/srcnn.cpp:935]   --->   Operation 53 'zext' 'zext_ln935' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 54 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node and_ln932)   --->   "%xor_ln932 = xor i1 %icmp_ln935, i1 1" [src/srcnn.cpp:932]   --->   Operation 55 'xor' 'xor_ln932' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 56 [1/1] (0.67ns)   --->   "%icmp_ln938 = icmp_eq  i3 %kx_load, i3 5" [src/srcnn.cpp:938]   --->   Operation 56 'icmp' 'icmp_ln938' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln932 = and i1 %icmp_ln938, i1 %xor_ln932" [src/srcnn.cpp:932]   --->   Operation 57 'and' 'and_ln932' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 58 [1/1] (0.67ns)   --->   "%add_ln935 = add i3 %select_ln932, i3 1" [src/srcnn.cpp:935]   --->   Operation 58 'add' 'add_ln935' <Predicate = true> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @CopyW3_ky_CopyW3_kx_str"   --->   Operation 59 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node select_ln935)   --->   "%or_ln935 = or i1 %and_ln932, i1 %icmp_ln935" [src/srcnn.cpp:935]   --->   Operation 60 'or' 'or_ln935' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 61 [1/1] (0.28ns) (out node of the LUT)   --->   "%select_ln935 = select i1 %or_ln935, i3 0, i3 %kx_load" [src/srcnn.cpp:935]   --->   Operation 61 'select' 'select_ln935' <Predicate = true> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 62 [1/1] (0.20ns)   --->   "%select_ln935_1 = select i1 %and_ln932, i3 %add_ln935, i3 %select_ln932" [src/srcnn.cpp:935]   --->   Operation 62 'select' 'select_ln935_1' <Predicate = true> <Delay = 0.20> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln940 = zext i3 %select_ln935_1" [src/srcnn.cpp:940]   --->   Operation 63 'zext' 'zext_ln940' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.79ns)   --->   "%add_ln940 = add i5 %zext_ln935, i5 %zext_ln940" [src/srcnn.cpp:940]   --->   Operation 64 'add' 'add_ln940' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln940_1 = zext i5 %add_ln940" [src/srcnn.cpp:940]   --->   Operation 65 'zext' 'zext_ln940_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %add_ln940, i2 0" [src/srcnn.cpp:940]   --->   Operation 66 'bitconcatenate' 'p_shl' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln940_1 = add i7 %p_shl, i7 %zext_ln940_1" [src/srcnn.cpp:940]   --->   Operation 67 'add' 'add_ln940_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 68 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln940_2 = zext i3 %select_ln935" [src/srcnn.cpp:940]   --->   Operation 69 'zext' 'zext_ln940_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.90ns) (root node of TernaryAdder)   --->   "%add_ln940_2 = add i7 %add_ln940_1, i7 %zext_ln940_2" [src/srcnn.cpp:940]   --->   Operation 70 'add' 'add_ln940_2' <Predicate = true> <Delay = 0.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln940_3 = zext i7 %add_ln940_2" [src/srcnn.cpp:940]   --->   Operation 71 'zext' 'zext_ln940_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_37 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7, i64 0, i64 %zext_ln940_3" [src/srcnn.cpp:940]   --->   Operation 72 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_37' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_38 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6, i64 0, i64 %zext_ln940_3" [src/srcnn.cpp:940]   --->   Operation 73 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_38' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_39 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5, i64 0, i64 %zext_ln940_3" [src/srcnn.cpp:940]   --->   Operation 74 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_39' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_40 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4, i64 0, i64 %zext_ln940_3" [src/srcnn.cpp:940]   --->   Operation 75 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_40' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_41 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3, i64 0, i64 %zext_ln940_3" [src/srcnn.cpp:940]   --->   Operation 76 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_41' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_42 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2, i64 0, i64 %zext_ln940_3" [src/srcnn.cpp:940]   --->   Operation 77 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_42' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_43 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1, i64 0, i64 %zext_ln940_3" [src/srcnn.cpp:940]   --->   Operation 78 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_43' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_44 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f, i64 0, i64 %zext_ln940_3" [src/srcnn.cpp:940]   --->   Operation 79 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_44' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%specloopname_ln938 = specloopname void @_ssdm_op_SpecLoopName, void @empty_30" [src/srcnn.cpp:938]   --->   Operation 80 'specloopname' 'specloopname_ln938' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%bitcast_ln940 = bitcast i32 %gmem_w3_addr_read" [src/srcnn.cpp:940]   --->   Operation 81 'bitcast' 'bitcast_ln940' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.73ns)   --->   "%switch_ln940 = switch i3 %trunc_ln932, void %arrayidx1086.case.7, i3 0, void %arrayidx1086.case.0, i3 1, void %arrayidx1086.case.1, i3 2, void %arrayidx1086.case.2, i3 3, void %arrayidx1086.case.3, i3 4, void %arrayidx1086.case.4, i3 5, void %arrayidx1086.case.5, i3 6, void %arrayidx1086.case.6" [src/srcnn.cpp:940]   --->   Operation 82 'switch' 'switch_ln940' <Predicate = true> <Delay = 0.73>
ST_3 : Operation 83 [1/1] (1.23ns)   --->   "%store_ln940 = store i32 %bitcast_ln940, i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_41" [src/srcnn.cpp:940]   --->   Operation 83 'store' 'store_ln940' <Predicate = (trunc_ln932 == 6)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%br_ln940 = br void %arrayidx1086.exit" [src/srcnn.cpp:940]   --->   Operation 84 'br' 'br_ln940' <Predicate = (trunc_ln932 == 6)> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (1.23ns)   --->   "%store_ln940 = store i32 %bitcast_ln940, i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_40" [src/srcnn.cpp:940]   --->   Operation 85 'store' 'store_ln940' <Predicate = (trunc_ln932 == 5)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%br_ln940 = br void %arrayidx1086.exit" [src/srcnn.cpp:940]   --->   Operation 86 'br' 'br_ln940' <Predicate = (trunc_ln932 == 5)> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (1.23ns)   --->   "%store_ln940 = store i32 %bitcast_ln940, i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_39" [src/srcnn.cpp:940]   --->   Operation 87 'store' 'store_ln940' <Predicate = (trunc_ln932 == 4)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%br_ln940 = br void %arrayidx1086.exit" [src/srcnn.cpp:940]   --->   Operation 88 'br' 'br_ln940' <Predicate = (trunc_ln932 == 4)> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (1.23ns)   --->   "%store_ln940 = store i32 %bitcast_ln940, i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_38" [src/srcnn.cpp:940]   --->   Operation 89 'store' 'store_ln940' <Predicate = (trunc_ln932 == 3)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%br_ln940 = br void %arrayidx1086.exit" [src/srcnn.cpp:940]   --->   Operation 90 'br' 'br_ln940' <Predicate = (trunc_ln932 == 3)> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (1.23ns)   --->   "%store_ln940 = store i32 %bitcast_ln940, i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_44" [src/srcnn.cpp:940]   --->   Operation 91 'store' 'store_ln940' <Predicate = (trunc_ln932 == 2)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%br_ln940 = br void %arrayidx1086.exit" [src/srcnn.cpp:940]   --->   Operation 92 'br' 'br_ln940' <Predicate = (trunc_ln932 == 2)> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (1.23ns)   --->   "%store_ln940 = store i32 %bitcast_ln940, i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_43" [src/srcnn.cpp:940]   --->   Operation 93 'store' 'store_ln940' <Predicate = (trunc_ln932 == 1)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%br_ln940 = br void %arrayidx1086.exit" [src/srcnn.cpp:940]   --->   Operation 94 'br' 'br_ln940' <Predicate = (trunc_ln932 == 1)> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (1.23ns)   --->   "%store_ln940 = store i32 %bitcast_ln940, i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_37" [src/srcnn.cpp:940]   --->   Operation 95 'store' 'store_ln940' <Predicate = (trunc_ln932 == 0)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%br_ln940 = br void %arrayidx1086.exit" [src/srcnn.cpp:940]   --->   Operation 96 'br' 'br_ln940' <Predicate = (trunc_ln932 == 0)> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (1.23ns)   --->   "%store_ln940 = store i32 %bitcast_ln940, i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_42" [src/srcnn.cpp:940]   --->   Operation 97 'store' 'store_ln940' <Predicate = (trunc_ln932 == 7)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%br_ln940 = br void %arrayidx1086.exit" [src/srcnn.cpp:940]   --->   Operation 98 'br' 'br_ln940' <Predicate = (trunc_ln932 == 7)> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (0.67ns)   --->   "%add_ln938 = add i3 %select_ln935, i3 1" [src/srcnn.cpp:938]   --->   Operation 99 'add' 'add_ln938' <Predicate = true> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 100 [1/1] (0.42ns)   --->   "%store_ln938 = store i6 %select_ln932_1, i6 %i3" [src/srcnn.cpp:938]   --->   Operation 100 'store' 'store_ln938' <Predicate = true> <Delay = 0.42>
ST_3 : Operation 101 [1/1] (0.42ns)   --->   "%store_ln938 = store i3 %select_ln935_1, i3 %ky" [src/srcnn.cpp:938]   --->   Operation 101 'store' 'store_ln938' <Predicate = true> <Delay = 0.42>
ST_3 : Operation 102 [1/1] (0.42ns)   --->   "%store_ln938 = store i3 %add_ln938, i3 %kx" [src/srcnn.cpp:938]   --->   Operation 102 'store' 'store_ln938' <Predicate = true> <Delay = 0.42>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "%br_ln938 = br void %for.inc109" [src/srcnn.cpp:938]   --->   Operation 103 'br' 'br_ln938' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 1.214ns
The critical path consists of the following:
	'alloca' operation ('indvar_flatten19') [15]  (0.000 ns)
	'load' operation ('indvar_flatten19_load', src/srcnn.cpp:932) on local variable 'indvar_flatten19' [35]  (0.000 ns)
	'add' operation ('add_ln932_1', src/srcnn.cpp:932) [40]  (0.787 ns)
	'store' operation ('store_ln938', src/srcnn.cpp:938) of variable 'add_ln932_1', src/srcnn.cpp:932 on local variable 'indvar_flatten19' [114]  (0.427 ns)

 <State 2>: 7.300ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_w3_addr', src/srcnn.cpp:932) [37]  (0.000 ns)
	bus read operation ('gmem_w3_addr_read', src/srcnn.cpp:940) on port 'gmem_w3' (src/srcnn.cpp:940) [83]  (7.300 ns)

 <State 3>: 4.107ns
The critical path consists of the following:
	'load' operation ('kx_load', src/srcnn.cpp:938) on local variable 'kx' [43]  (0.000 ns)
	'icmp' operation ('icmp_ln938', src/srcnn.cpp:938) [58]  (0.673 ns)
	'and' operation ('and_ln932', src/srcnn.cpp:932) [59]  (0.287 ns)
	'select' operation ('select_ln935_1', src/srcnn.cpp:935) [64]  (0.208 ns)
	'add' operation ('add_ln940', src/srcnn.cpp:940) [66]  (0.797 ns)
	'add' operation ('add_ln940_1', src/srcnn.cpp:940) [69]  (0.000 ns)
	'add' operation ('add_ln940_2', src/srcnn.cpp:940) [72]  (0.905 ns)
	'getelementptr' operation ('srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_43', src/srcnn.cpp:940) [80]  (0.000 ns)
	'store' operation ('store_ln940', src/srcnn.cpp:940) of variable 'bitcast_ln940', src/srcnn.cpp:940 on array 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1' [102]  (1.237 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
