
traffic_light.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000636c  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000508  0800650c  0800650c  0000750c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006a14  08006a14  00008074  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08006a14  08006a14  00007a14  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006a1c  08006a1c  00008074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006a1c  08006a1c  00007a1c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08006a20  08006a20  00007a20  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000074  20000000  08006a24  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000bfc  20000074  08006a98  00008074  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000c70  08006a98  00008c70  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00008074  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000e9da  00000000  00000000  000080a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000242c  00000000  00000000  00016a7e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000e00  00000000  00000000  00018eb0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000ae7  00000000  00000000  00019cb0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00017bf5  00000000  00000000  0001a797  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000ff63  00000000  00000000  0003238c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00090cdc  00000000  00000000  000422ef  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000d2fcb  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004724  00000000  00000000  000d3010  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000072  00000000  00000000  000d7734  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000074 	.word	0x20000074
 80001bc:	00000000 	.word	0x00000000
 80001c0:	080064f4 	.word	0x080064f4

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000078 	.word	0x20000078
 80001dc:	080064f4 	.word	0x080064f4

080001e0 <strcmp>:
 80001e0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001e4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001e8:	2a01      	cmp	r2, #1
 80001ea:	bf28      	it	cs
 80001ec:	429a      	cmpcs	r2, r3
 80001ee:	d0f7      	beq.n	80001e0 <strcmp>
 80001f0:	1ad0      	subs	r0, r2, r3
 80001f2:	4770      	bx	lr

080001f4 <strlen>:
 80001f4:	4603      	mov	r3, r0
 80001f6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001fa:	2a00      	cmp	r2, #0
 80001fc:	d1fb      	bne.n	80001f6 <strlen+0x2>
 80001fe:	1a18      	subs	r0, r3, r0
 8000200:	3801      	subs	r0, #1
 8000202:	4770      	bx	lr
	...

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <__aeabi_uldivmod>:
 80002b0:	b953      	cbnz	r3, 80002c8 <__aeabi_uldivmod+0x18>
 80002b2:	b94a      	cbnz	r2, 80002c8 <__aeabi_uldivmod+0x18>
 80002b4:	2900      	cmp	r1, #0
 80002b6:	bf08      	it	eq
 80002b8:	2800      	cmpeq	r0, #0
 80002ba:	bf1c      	itt	ne
 80002bc:	f04f 31ff 	movne.w	r1, #4294967295
 80002c0:	f04f 30ff 	movne.w	r0, #4294967295
 80002c4:	f000 b988 	b.w	80005d8 <__aeabi_idiv0>
 80002c8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002cc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002d0:	f000 f806 	bl	80002e0 <__udivmoddi4>
 80002d4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002d8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002dc:	b004      	add	sp, #16
 80002de:	4770      	bx	lr

080002e0 <__udivmoddi4>:
 80002e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002e4:	9d08      	ldr	r5, [sp, #32]
 80002e6:	468e      	mov	lr, r1
 80002e8:	4604      	mov	r4, r0
 80002ea:	4688      	mov	r8, r1
 80002ec:	2b00      	cmp	r3, #0
 80002ee:	d14a      	bne.n	8000386 <__udivmoddi4+0xa6>
 80002f0:	428a      	cmp	r2, r1
 80002f2:	4617      	mov	r7, r2
 80002f4:	d962      	bls.n	80003bc <__udivmoddi4+0xdc>
 80002f6:	fab2 f682 	clz	r6, r2
 80002fa:	b14e      	cbz	r6, 8000310 <__udivmoddi4+0x30>
 80002fc:	f1c6 0320 	rsb	r3, r6, #32
 8000300:	fa01 f806 	lsl.w	r8, r1, r6
 8000304:	fa20 f303 	lsr.w	r3, r0, r3
 8000308:	40b7      	lsls	r7, r6
 800030a:	ea43 0808 	orr.w	r8, r3, r8
 800030e:	40b4      	lsls	r4, r6
 8000310:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000314:	fa1f fc87 	uxth.w	ip, r7
 8000318:	fbb8 f1fe 	udiv	r1, r8, lr
 800031c:	0c23      	lsrs	r3, r4, #16
 800031e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000322:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000326:	fb01 f20c 	mul.w	r2, r1, ip
 800032a:	429a      	cmp	r2, r3
 800032c:	d909      	bls.n	8000342 <__udivmoddi4+0x62>
 800032e:	18fb      	adds	r3, r7, r3
 8000330:	f101 30ff 	add.w	r0, r1, #4294967295
 8000334:	f080 80ea 	bcs.w	800050c <__udivmoddi4+0x22c>
 8000338:	429a      	cmp	r2, r3
 800033a:	f240 80e7 	bls.w	800050c <__udivmoddi4+0x22c>
 800033e:	3902      	subs	r1, #2
 8000340:	443b      	add	r3, r7
 8000342:	1a9a      	subs	r2, r3, r2
 8000344:	b2a3      	uxth	r3, r4
 8000346:	fbb2 f0fe 	udiv	r0, r2, lr
 800034a:	fb0e 2210 	mls	r2, lr, r0, r2
 800034e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000352:	fb00 fc0c 	mul.w	ip, r0, ip
 8000356:	459c      	cmp	ip, r3
 8000358:	d909      	bls.n	800036e <__udivmoddi4+0x8e>
 800035a:	18fb      	adds	r3, r7, r3
 800035c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000360:	f080 80d6 	bcs.w	8000510 <__udivmoddi4+0x230>
 8000364:	459c      	cmp	ip, r3
 8000366:	f240 80d3 	bls.w	8000510 <__udivmoddi4+0x230>
 800036a:	443b      	add	r3, r7
 800036c:	3802      	subs	r0, #2
 800036e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000372:	eba3 030c 	sub.w	r3, r3, ip
 8000376:	2100      	movs	r1, #0
 8000378:	b11d      	cbz	r5, 8000382 <__udivmoddi4+0xa2>
 800037a:	40f3      	lsrs	r3, r6
 800037c:	2200      	movs	r2, #0
 800037e:	e9c5 3200 	strd	r3, r2, [r5]
 8000382:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000386:	428b      	cmp	r3, r1
 8000388:	d905      	bls.n	8000396 <__udivmoddi4+0xb6>
 800038a:	b10d      	cbz	r5, 8000390 <__udivmoddi4+0xb0>
 800038c:	e9c5 0100 	strd	r0, r1, [r5]
 8000390:	2100      	movs	r1, #0
 8000392:	4608      	mov	r0, r1
 8000394:	e7f5      	b.n	8000382 <__udivmoddi4+0xa2>
 8000396:	fab3 f183 	clz	r1, r3
 800039a:	2900      	cmp	r1, #0
 800039c:	d146      	bne.n	800042c <__udivmoddi4+0x14c>
 800039e:	4573      	cmp	r3, lr
 80003a0:	d302      	bcc.n	80003a8 <__udivmoddi4+0xc8>
 80003a2:	4282      	cmp	r2, r0
 80003a4:	f200 8105 	bhi.w	80005b2 <__udivmoddi4+0x2d2>
 80003a8:	1a84      	subs	r4, r0, r2
 80003aa:	eb6e 0203 	sbc.w	r2, lr, r3
 80003ae:	2001      	movs	r0, #1
 80003b0:	4690      	mov	r8, r2
 80003b2:	2d00      	cmp	r5, #0
 80003b4:	d0e5      	beq.n	8000382 <__udivmoddi4+0xa2>
 80003b6:	e9c5 4800 	strd	r4, r8, [r5]
 80003ba:	e7e2      	b.n	8000382 <__udivmoddi4+0xa2>
 80003bc:	2a00      	cmp	r2, #0
 80003be:	f000 8090 	beq.w	80004e2 <__udivmoddi4+0x202>
 80003c2:	fab2 f682 	clz	r6, r2
 80003c6:	2e00      	cmp	r6, #0
 80003c8:	f040 80a4 	bne.w	8000514 <__udivmoddi4+0x234>
 80003cc:	1a8a      	subs	r2, r1, r2
 80003ce:	0c03      	lsrs	r3, r0, #16
 80003d0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003d4:	b280      	uxth	r0, r0
 80003d6:	b2bc      	uxth	r4, r7
 80003d8:	2101      	movs	r1, #1
 80003da:	fbb2 fcfe 	udiv	ip, r2, lr
 80003de:	fb0e 221c 	mls	r2, lr, ip, r2
 80003e2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003e6:	fb04 f20c 	mul.w	r2, r4, ip
 80003ea:	429a      	cmp	r2, r3
 80003ec:	d907      	bls.n	80003fe <__udivmoddi4+0x11e>
 80003ee:	18fb      	adds	r3, r7, r3
 80003f0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003f4:	d202      	bcs.n	80003fc <__udivmoddi4+0x11c>
 80003f6:	429a      	cmp	r2, r3
 80003f8:	f200 80e0 	bhi.w	80005bc <__udivmoddi4+0x2dc>
 80003fc:	46c4      	mov	ip, r8
 80003fe:	1a9b      	subs	r3, r3, r2
 8000400:	fbb3 f2fe 	udiv	r2, r3, lr
 8000404:	fb0e 3312 	mls	r3, lr, r2, r3
 8000408:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800040c:	fb02 f404 	mul.w	r4, r2, r4
 8000410:	429c      	cmp	r4, r3
 8000412:	d907      	bls.n	8000424 <__udivmoddi4+0x144>
 8000414:	18fb      	adds	r3, r7, r3
 8000416:	f102 30ff 	add.w	r0, r2, #4294967295
 800041a:	d202      	bcs.n	8000422 <__udivmoddi4+0x142>
 800041c:	429c      	cmp	r4, r3
 800041e:	f200 80ca 	bhi.w	80005b6 <__udivmoddi4+0x2d6>
 8000422:	4602      	mov	r2, r0
 8000424:	1b1b      	subs	r3, r3, r4
 8000426:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800042a:	e7a5      	b.n	8000378 <__udivmoddi4+0x98>
 800042c:	f1c1 0620 	rsb	r6, r1, #32
 8000430:	408b      	lsls	r3, r1
 8000432:	fa22 f706 	lsr.w	r7, r2, r6
 8000436:	431f      	orrs	r7, r3
 8000438:	fa0e f401 	lsl.w	r4, lr, r1
 800043c:	fa20 f306 	lsr.w	r3, r0, r6
 8000440:	fa2e fe06 	lsr.w	lr, lr, r6
 8000444:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000448:	4323      	orrs	r3, r4
 800044a:	fa00 f801 	lsl.w	r8, r0, r1
 800044e:	fa1f fc87 	uxth.w	ip, r7
 8000452:	fbbe f0f9 	udiv	r0, lr, r9
 8000456:	0c1c      	lsrs	r4, r3, #16
 8000458:	fb09 ee10 	mls	lr, r9, r0, lr
 800045c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000460:	fb00 fe0c 	mul.w	lr, r0, ip
 8000464:	45a6      	cmp	lr, r4
 8000466:	fa02 f201 	lsl.w	r2, r2, r1
 800046a:	d909      	bls.n	8000480 <__udivmoddi4+0x1a0>
 800046c:	193c      	adds	r4, r7, r4
 800046e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000472:	f080 809c 	bcs.w	80005ae <__udivmoddi4+0x2ce>
 8000476:	45a6      	cmp	lr, r4
 8000478:	f240 8099 	bls.w	80005ae <__udivmoddi4+0x2ce>
 800047c:	3802      	subs	r0, #2
 800047e:	443c      	add	r4, r7
 8000480:	eba4 040e 	sub.w	r4, r4, lr
 8000484:	fa1f fe83 	uxth.w	lr, r3
 8000488:	fbb4 f3f9 	udiv	r3, r4, r9
 800048c:	fb09 4413 	mls	r4, r9, r3, r4
 8000490:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000494:	fb03 fc0c 	mul.w	ip, r3, ip
 8000498:	45a4      	cmp	ip, r4
 800049a:	d908      	bls.n	80004ae <__udivmoddi4+0x1ce>
 800049c:	193c      	adds	r4, r7, r4
 800049e:	f103 3eff 	add.w	lr, r3, #4294967295
 80004a2:	f080 8082 	bcs.w	80005aa <__udivmoddi4+0x2ca>
 80004a6:	45a4      	cmp	ip, r4
 80004a8:	d97f      	bls.n	80005aa <__udivmoddi4+0x2ca>
 80004aa:	3b02      	subs	r3, #2
 80004ac:	443c      	add	r4, r7
 80004ae:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004b2:	eba4 040c 	sub.w	r4, r4, ip
 80004b6:	fba0 ec02 	umull	lr, ip, r0, r2
 80004ba:	4564      	cmp	r4, ip
 80004bc:	4673      	mov	r3, lr
 80004be:	46e1      	mov	r9, ip
 80004c0:	d362      	bcc.n	8000588 <__udivmoddi4+0x2a8>
 80004c2:	d05f      	beq.n	8000584 <__udivmoddi4+0x2a4>
 80004c4:	b15d      	cbz	r5, 80004de <__udivmoddi4+0x1fe>
 80004c6:	ebb8 0203 	subs.w	r2, r8, r3
 80004ca:	eb64 0409 	sbc.w	r4, r4, r9
 80004ce:	fa04 f606 	lsl.w	r6, r4, r6
 80004d2:	fa22 f301 	lsr.w	r3, r2, r1
 80004d6:	431e      	orrs	r6, r3
 80004d8:	40cc      	lsrs	r4, r1
 80004da:	e9c5 6400 	strd	r6, r4, [r5]
 80004de:	2100      	movs	r1, #0
 80004e0:	e74f      	b.n	8000382 <__udivmoddi4+0xa2>
 80004e2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004e6:	0c01      	lsrs	r1, r0, #16
 80004e8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004ec:	b280      	uxth	r0, r0
 80004ee:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004f2:	463b      	mov	r3, r7
 80004f4:	4638      	mov	r0, r7
 80004f6:	463c      	mov	r4, r7
 80004f8:	46b8      	mov	r8, r7
 80004fa:	46be      	mov	lr, r7
 80004fc:	2620      	movs	r6, #32
 80004fe:	fbb1 f1f7 	udiv	r1, r1, r7
 8000502:	eba2 0208 	sub.w	r2, r2, r8
 8000506:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800050a:	e766      	b.n	80003da <__udivmoddi4+0xfa>
 800050c:	4601      	mov	r1, r0
 800050e:	e718      	b.n	8000342 <__udivmoddi4+0x62>
 8000510:	4610      	mov	r0, r2
 8000512:	e72c      	b.n	800036e <__udivmoddi4+0x8e>
 8000514:	f1c6 0220 	rsb	r2, r6, #32
 8000518:	fa2e f302 	lsr.w	r3, lr, r2
 800051c:	40b7      	lsls	r7, r6
 800051e:	40b1      	lsls	r1, r6
 8000520:	fa20 f202 	lsr.w	r2, r0, r2
 8000524:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000528:	430a      	orrs	r2, r1
 800052a:	fbb3 f8fe 	udiv	r8, r3, lr
 800052e:	b2bc      	uxth	r4, r7
 8000530:	fb0e 3318 	mls	r3, lr, r8, r3
 8000534:	0c11      	lsrs	r1, r2, #16
 8000536:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800053a:	fb08 f904 	mul.w	r9, r8, r4
 800053e:	40b0      	lsls	r0, r6
 8000540:	4589      	cmp	r9, r1
 8000542:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000546:	b280      	uxth	r0, r0
 8000548:	d93e      	bls.n	80005c8 <__udivmoddi4+0x2e8>
 800054a:	1879      	adds	r1, r7, r1
 800054c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000550:	d201      	bcs.n	8000556 <__udivmoddi4+0x276>
 8000552:	4589      	cmp	r9, r1
 8000554:	d81f      	bhi.n	8000596 <__udivmoddi4+0x2b6>
 8000556:	eba1 0109 	sub.w	r1, r1, r9
 800055a:	fbb1 f9fe 	udiv	r9, r1, lr
 800055e:	fb09 f804 	mul.w	r8, r9, r4
 8000562:	fb0e 1119 	mls	r1, lr, r9, r1
 8000566:	b292      	uxth	r2, r2
 8000568:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800056c:	4542      	cmp	r2, r8
 800056e:	d229      	bcs.n	80005c4 <__udivmoddi4+0x2e4>
 8000570:	18ba      	adds	r2, r7, r2
 8000572:	f109 31ff 	add.w	r1, r9, #4294967295
 8000576:	d2c4      	bcs.n	8000502 <__udivmoddi4+0x222>
 8000578:	4542      	cmp	r2, r8
 800057a:	d2c2      	bcs.n	8000502 <__udivmoddi4+0x222>
 800057c:	f1a9 0102 	sub.w	r1, r9, #2
 8000580:	443a      	add	r2, r7
 8000582:	e7be      	b.n	8000502 <__udivmoddi4+0x222>
 8000584:	45f0      	cmp	r8, lr
 8000586:	d29d      	bcs.n	80004c4 <__udivmoddi4+0x1e4>
 8000588:	ebbe 0302 	subs.w	r3, lr, r2
 800058c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000590:	3801      	subs	r0, #1
 8000592:	46e1      	mov	r9, ip
 8000594:	e796      	b.n	80004c4 <__udivmoddi4+0x1e4>
 8000596:	eba7 0909 	sub.w	r9, r7, r9
 800059a:	4449      	add	r1, r9
 800059c:	f1a8 0c02 	sub.w	ip, r8, #2
 80005a0:	fbb1 f9fe 	udiv	r9, r1, lr
 80005a4:	fb09 f804 	mul.w	r8, r9, r4
 80005a8:	e7db      	b.n	8000562 <__udivmoddi4+0x282>
 80005aa:	4673      	mov	r3, lr
 80005ac:	e77f      	b.n	80004ae <__udivmoddi4+0x1ce>
 80005ae:	4650      	mov	r0, sl
 80005b0:	e766      	b.n	8000480 <__udivmoddi4+0x1a0>
 80005b2:	4608      	mov	r0, r1
 80005b4:	e6fd      	b.n	80003b2 <__udivmoddi4+0xd2>
 80005b6:	443b      	add	r3, r7
 80005b8:	3a02      	subs	r2, #2
 80005ba:	e733      	b.n	8000424 <__udivmoddi4+0x144>
 80005bc:	f1ac 0c02 	sub.w	ip, ip, #2
 80005c0:	443b      	add	r3, r7
 80005c2:	e71c      	b.n	80003fe <__udivmoddi4+0x11e>
 80005c4:	4649      	mov	r1, r9
 80005c6:	e79c      	b.n	8000502 <__udivmoddi4+0x222>
 80005c8:	eba1 0109 	sub.w	r1, r1, r9
 80005cc:	46c4      	mov	ip, r8
 80005ce:	fbb1 f9fe 	udiv	r9, r1, lr
 80005d2:	fb09 f804 	mul.w	r8, r9, r4
 80005d6:	e7c4      	b.n	8000562 <__udivmoddi4+0x282>

080005d8 <__aeabi_idiv0>:
 80005d8:	4770      	bx	lr
 80005da:	bf00      	nop

080005dc <esp_at_command>:
extern uint8_t cdata;
static uint8_t data;
cb_data_t cb_data;
extern UART_HandleTypeDef huart6;
static int esp_at_command(uint8_t *cmd, uint8_t *resp, uint16_t *length, int16_t time_out)
{
 80005dc:	b580      	push	{r7, lr}
 80005de:	b084      	sub	sp, #16
 80005e0:	af00      	add	r7, sp, #0
 80005e2:	60f8      	str	r0, [r7, #12]
 80005e4:	60b9      	str	r1, [r7, #8]
 80005e6:	607a      	str	r2, [r7, #4]
 80005e8:	807b      	strh	r3, [r7, #2]
    *length = 0;
 80005ea:	687b      	ldr	r3, [r7, #4]
 80005ec:	2200      	movs	r2, #0
 80005ee:	801a      	strh	r2, [r3, #0]
    memset(resp, 0x00, MAX_UART_RX_BUFFER);
 80005f0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80005f4:	2100      	movs	r1, #0
 80005f6:	68b8      	ldr	r0, [r7, #8]
 80005f8:	f004 fef2 	bl	80053e0 <memset>
    memset(&cb_data, 0x00, sizeof(cb_data_t));
 80005fc:	f240 4202 	movw	r2, #1026	@ 0x402
 8000600:	2100      	movs	r1, #0
 8000602:	4826      	ldr	r0, [pc, #152]	@ (800069c <esp_at_command+0xc0>)
 8000604:	f004 feec 	bl	80053e0 <memset>
    if(HAL_UART_Transmit(&huart6, cmd, strlen((char *)cmd), 100) != HAL_OK)
 8000608:	68f8      	ldr	r0, [r7, #12]
 800060a:	f7ff fdf3 	bl	80001f4 <strlen>
 800060e:	4603      	mov	r3, r0
 8000610:	b29a      	uxth	r2, r3
 8000612:	2364      	movs	r3, #100	@ 0x64
 8000614:	68f9      	ldr	r1, [r7, #12]
 8000616:	4822      	ldr	r0, [pc, #136]	@ (80006a0 <esp_at_command+0xc4>)
 8000618:	f003 fc92 	bl	8003f40 <HAL_UART_Transmit>
 800061c:	4603      	mov	r3, r0
 800061e:	2b00      	cmp	r3, #0
 8000620:	d032      	beq.n	8000688 <esp_at_command+0xac>
        return -1;
 8000622:	f04f 33ff 	mov.w	r3, #4294967295
 8000626:	e035      	b.n	8000694 <esp_at_command+0xb8>

    while(time_out > 0)
    {
        if(cb_data.length >= MAX_UART_RX_BUFFER)
 8000628:	4b1c      	ldr	r3, [pc, #112]	@ (800069c <esp_at_command+0xc0>)
 800062a:	f8b3 3400 	ldrh.w	r3, [r3, #1024]	@ 0x400
 800062e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8000632:	d302      	bcc.n	800063a <esp_at_command+0x5e>
            return -2;
 8000634:	f06f 0301 	mvn.w	r3, #1
 8000638:	e02c      	b.n	8000694 <esp_at_command+0xb8>
        else if(strstr((char *)cb_data.buf, "ERROR") != NULL)
 800063a:	491a      	ldr	r1, [pc, #104]	@ (80006a4 <esp_at_command+0xc8>)
 800063c:	4817      	ldr	r0, [pc, #92]	@ (800069c <esp_at_command+0xc0>)
 800063e:	f004 ff53 	bl	80054e8 <strstr>
 8000642:	4603      	mov	r3, r0
 8000644:	2b00      	cmp	r3, #0
 8000646:	d002      	beq.n	800064e <esp_at_command+0x72>
            return -3;
 8000648:	f06f 0302 	mvn.w	r3, #2
 800064c:	e022      	b.n	8000694 <esp_at_command+0xb8>
        else if(strstr((char *)cb_data.buf, "OK") != NULL)
 800064e:	4916      	ldr	r1, [pc, #88]	@ (80006a8 <esp_at_command+0xcc>)
 8000650:	4812      	ldr	r0, [pc, #72]	@ (800069c <esp_at_command+0xc0>)
 8000652:	f004 ff49 	bl	80054e8 <strstr>
 8000656:	4603      	mov	r3, r0
 8000658:	2b00      	cmp	r3, #0
 800065a:	d00e      	beq.n	800067a <esp_at_command+0x9e>
        {
            memcpy(resp, cb_data.buf, cb_data.length);
 800065c:	4b0f      	ldr	r3, [pc, #60]	@ (800069c <esp_at_command+0xc0>)
 800065e:	f8b3 3400 	ldrh.w	r3, [r3, #1024]	@ 0x400
 8000662:	461a      	mov	r2, r3
 8000664:	490d      	ldr	r1, [pc, #52]	@ (800069c <esp_at_command+0xc0>)
 8000666:	68b8      	ldr	r0, [r7, #8]
 8000668:	f004 ffcf 	bl	800560a <memcpy>
            *length = cb_data.length;
 800066c:	4b0b      	ldr	r3, [pc, #44]	@ (800069c <esp_at_command+0xc0>)
 800066e:	f8b3 2400 	ldrh.w	r2, [r3, #1024]	@ 0x400
 8000672:	687b      	ldr	r3, [r7, #4]
 8000674:	801a      	strh	r2, [r3, #0]
            return 0;
 8000676:	2300      	movs	r3, #0
 8000678:	e00c      	b.n	8000694 <esp_at_command+0xb8>
        }
        time_out -= 10;
 800067a:	887b      	ldrh	r3, [r7, #2]
 800067c:	3b0a      	subs	r3, #10
 800067e:	b29b      	uxth	r3, r3
 8000680:	807b      	strh	r3, [r7, #2]
        HAL_Delay(10);
 8000682:	200a      	movs	r0, #10
 8000684:	f001 fa5a 	bl	8001b3c <HAL_Delay>
    while(time_out > 0)
 8000688:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800068c:	2b00      	cmp	r3, #0
 800068e:	dccb      	bgt.n	8000628 <esp_at_command+0x4c>
    }
    return -4;
 8000690:	f06f 0303 	mvn.w	r3, #3
}
 8000694:	4618      	mov	r0, r3
 8000696:	3710      	adds	r7, #16
 8000698:	46bd      	mov	sp, r7
 800069a:	bd80      	pop	{r7, pc}
 800069c:	200004d8 	.word	0x200004d8
 80006a0:	200009c4 	.word	0x200009c4
 80006a4:	0800650c 	.word	0x0800650c
 80006a8:	08006514 	.word	0x08006514

080006ac <esp_reset>:

static int esp_reset(void)
{
 80006ac:	b580      	push	{r7, lr}
 80006ae:	b082      	sub	sp, #8
 80006b0:	af00      	add	r7, sp, #0
    uint16_t length = 0;
 80006b2:	2300      	movs	r3, #0
 80006b4:	80fb      	strh	r3, [r7, #6]
    if(esp_at_command((uint8_t *)"AT+RST\r\n", (uint8_t *)response, &length, 1000) != 0)
 80006b6:	1dba      	adds	r2, r7, #6
 80006b8:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80006bc:	4909      	ldr	r1, [pc, #36]	@ (80006e4 <esp_reset+0x38>)
 80006be:	480a      	ldr	r0, [pc, #40]	@ (80006e8 <esp_reset+0x3c>)
 80006c0:	f7ff ff8c 	bl	80005dc <esp_at_command>
 80006c4:	4603      	mov	r3, r0
 80006c6:	2b00      	cmp	r3, #0
 80006c8:	d002      	beq.n	80006d0 <esp_reset+0x24>
    {
    	return -1;
 80006ca:	f04f 33ff 	mov.w	r3, #4294967295
 80006ce:	e004      	b.n	80006da <esp_reset+0x2e>
    }
    else
    	HAL_Delay(500);	//reboot
 80006d0:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80006d4:	f001 fa32 	bl	8001b3c <HAL_Delay>
    return 0;
 80006d8:	2300      	movs	r3, #0
}
 80006da:	4618      	mov	r0, r3
 80006dc:	3708      	adds	r7, #8
 80006de:	46bd      	mov	sp, r7
 80006e0:	bd80      	pop	{r7, pc}
 80006e2:	bf00      	nop
 80006e4:	200000a0 	.word	0x200000a0
 80006e8:	08006518 	.word	0x08006518

080006ec <request_ip_addr>:

    return 0;
}

static int request_ip_addr(uint8_t is_debug)
{
 80006ec:	b580      	push	{r7, lr}
 80006ee:	b086      	sub	sp, #24
 80006f0:	af00      	add	r7, sp, #0
 80006f2:	4603      	mov	r3, r0
 80006f4:	71fb      	strb	r3, [r7, #7]
    uint16_t length = 0;
 80006f6:	2300      	movs	r3, #0
 80006f8:	817b      	strh	r3, [r7, #10]

    if(esp_at_command((uint8_t *)"AT+CIFSR\r\n", (uint8_t *)response, &length, 1000) != 0)
 80006fa:	f107 020a 	add.w	r2, r7, #10
 80006fe:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000702:	492d      	ldr	r1, [pc, #180]	@ (80007b8 <request_ip_addr+0xcc>)
 8000704:	482d      	ldr	r0, [pc, #180]	@ (80007bc <request_ip_addr+0xd0>)
 8000706:	f7ff ff69 	bl	80005dc <esp_at_command>
 800070a:	4603      	mov	r3, r0
 800070c:	2b00      	cmp	r3, #0
 800070e:	d003      	beq.n	8000718 <request_ip_addr+0x2c>
        printf("request ip_addr command fail\r\n");
 8000710:	482b      	ldr	r0, [pc, #172]	@ (80007c0 <request_ip_addr+0xd4>)
 8000712:	f004 fd63 	bl	80051dc <puts>
 8000716:	e049      	b.n	80007ac <request_ip_addr+0xc0>
    else
    {
        char *line = strtok(response, "\r\n");
 8000718:	492a      	ldr	r1, [pc, #168]	@ (80007c4 <request_ip_addr+0xd8>)
 800071a:	4827      	ldr	r0, [pc, #156]	@ (80007b8 <request_ip_addr+0xcc>)
 800071c:	f004 fe88 	bl	8005430 <strtok>
 8000720:	6178      	str	r0, [r7, #20]

        if(is_debug)
 8000722:	79fb      	ldrb	r3, [r7, #7]
 8000724:	2b00      	cmp	r3, #0
 8000726:	d03e      	beq.n	80007a6 <request_ip_addr+0xba>
        {
            for(int i = 0 ; i < length ; i++)
 8000728:	2300      	movs	r3, #0
 800072a:	613b      	str	r3, [r7, #16]
 800072c:	e009      	b.n	8000742 <request_ip_addr+0x56>
                printf("%c", response[i]);
 800072e:	4a22      	ldr	r2, [pc, #136]	@ (80007b8 <request_ip_addr+0xcc>)
 8000730:	693b      	ldr	r3, [r7, #16]
 8000732:	4413      	add	r3, r2
 8000734:	781b      	ldrb	r3, [r3, #0]
 8000736:	4618      	mov	r0, r3
 8000738:	f004 fcf2 	bl	8005120 <putchar>
            for(int i = 0 ; i < length ; i++)
 800073c:	693b      	ldr	r3, [r7, #16]
 800073e:	3301      	adds	r3, #1
 8000740:	613b      	str	r3, [r7, #16]
 8000742:	897b      	ldrh	r3, [r7, #10]
 8000744:	461a      	mov	r2, r3
 8000746:	693b      	ldr	r3, [r7, #16]
 8000748:	4293      	cmp	r3, r2
 800074a:	dbf0      	blt.n	800072e <request_ip_addr+0x42>
        }

        while(line != NULL)
 800074c:	e02b      	b.n	80007a6 <request_ip_addr+0xba>
        {
            if(strstr(line, "CIFSR:STAIP") != NULL)
 800074e:	491e      	ldr	r1, [pc, #120]	@ (80007c8 <request_ip_addr+0xdc>)
 8000750:	6978      	ldr	r0, [r7, #20]
 8000752:	f004 fec9 	bl	80054e8 <strstr>
 8000756:	4603      	mov	r3, r0
 8000758:	2b00      	cmp	r3, #0
 800075a:	d01f      	beq.n	800079c <request_ip_addr+0xb0>
            {
                char *ip;

                strtok(line, "\"");
 800075c:	491b      	ldr	r1, [pc, #108]	@ (80007cc <request_ip_addr+0xe0>)
 800075e:	6978      	ldr	r0, [r7, #20]
 8000760:	f004 fe66 	bl	8005430 <strtok>
                ip = strtok(NULL, "\"");
 8000764:	4919      	ldr	r1, [pc, #100]	@ (80007cc <request_ip_addr+0xe0>)
 8000766:	2000      	movs	r0, #0
 8000768:	f004 fe62 	bl	8005430 <strtok>
 800076c:	60f8      	str	r0, [r7, #12]
                if(strcmp(ip, "0.0.0.0") != 0)
 800076e:	4918      	ldr	r1, [pc, #96]	@ (80007d0 <request_ip_addr+0xe4>)
 8000770:	68f8      	ldr	r0, [r7, #12]
 8000772:	f7ff fd35 	bl	80001e0 <strcmp>
 8000776:	4603      	mov	r3, r0
 8000778:	2b00      	cmp	r3, #0
 800077a:	d00f      	beq.n	800079c <request_ip_addr+0xb0>
                {
                    memset(ip_addr, 0x00, sizeof(ip_addr));
 800077c:	2210      	movs	r2, #16
 800077e:	2100      	movs	r1, #0
 8000780:	4814      	ldr	r0, [pc, #80]	@ (80007d4 <request_ip_addr+0xe8>)
 8000782:	f004 fe2d 	bl	80053e0 <memset>
                    memcpy(ip_addr, ip, strlen(ip));
 8000786:	68f8      	ldr	r0, [r7, #12]
 8000788:	f7ff fd34 	bl	80001f4 <strlen>
 800078c:	4603      	mov	r3, r0
 800078e:	461a      	mov	r2, r3
 8000790:	68f9      	ldr	r1, [r7, #12]
 8000792:	4810      	ldr	r0, [pc, #64]	@ (80007d4 <request_ip_addr+0xe8>)
 8000794:	f004 ff39 	bl	800560a <memcpy>
                    return 0;
 8000798:	2300      	movs	r3, #0
 800079a:	e009      	b.n	80007b0 <request_ip_addr+0xc4>
                }
            }
            line = strtok(NULL, "\r\n");
 800079c:	4909      	ldr	r1, [pc, #36]	@ (80007c4 <request_ip_addr+0xd8>)
 800079e:	2000      	movs	r0, #0
 80007a0:	f004 fe46 	bl	8005430 <strtok>
 80007a4:	6178      	str	r0, [r7, #20]
        while(line != NULL)
 80007a6:	697b      	ldr	r3, [r7, #20]
 80007a8:	2b00      	cmp	r3, #0
 80007aa:	d1d0      	bne.n	800074e <request_ip_addr+0x62>
        }
    }
    return -1;
 80007ac:	f04f 33ff 	mov.w	r3, #4294967295
}
 80007b0:	4618      	mov	r0, r3
 80007b2:	3718      	adds	r7, #24
 80007b4:	46bd      	mov	sp, r7
 80007b6:	bd80      	pop	{r7, pc}
 80007b8:	200000a0 	.word	0x200000a0
 80007bc:	08006560 	.word	0x08006560
 80007c0:	0800656c 	.word	0x0800656c
 80007c4:	08006554 	.word	0x08006554
 80007c8:	0800658c 	.word	0x0800658c
 80007cc:	0800655c 	.word	0x0800655c
 80007d0:	08006524 	.word	0x08006524
 80007d4:	20000090 	.word	0x20000090

080007d8 <esp_client_conn>:
int esp_client_conn()
{
 80007d8:	b580      	push	{r7, lr}
 80007da:	b092      	sub	sp, #72	@ 0x48
 80007dc:	af00      	add	r7, sp, #0
	char at_cmd[MAX_ESP_COMMAND_LEN] = {0, };
 80007de:	f107 0308 	add.w	r3, r7, #8
 80007e2:	2240      	movs	r2, #64	@ 0x40
 80007e4:	2100      	movs	r1, #0
 80007e6:	4618      	mov	r0, r3
 80007e8:	f004 fdfa 	bl	80053e0 <memset>
  uint16_t length = 0;
 80007ec:	2300      	movs	r3, #0
 80007ee:	80fb      	strh	r3, [r7, #6]
	sprintf(at_cmd,"AT+CIPSTART=\"TCP\",\"%s\",%d\r\n",DST_IP,DST_PORT);
 80007f0:	f107 0008 	add.w	r0, r7, #8
 80007f4:	f241 3388 	movw	r3, #5000	@ 0x1388
 80007f8:	4a09      	ldr	r2, [pc, #36]	@ (8000820 <esp_client_conn+0x48>)
 80007fa:	490a      	ldr	r1, [pc, #40]	@ (8000824 <esp_client_conn+0x4c>)
 80007fc:	f004 fcf6 	bl	80051ec <siprintf>
	esp_at_command((uint8_t *)at_cmd,(uint8_t *)response, &length, 1000);					//CONNECT
 8000800:	1dba      	adds	r2, r7, #6
 8000802:	f107 0008 	add.w	r0, r7, #8
 8000806:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800080a:	4907      	ldr	r1, [pc, #28]	@ (8000828 <esp_client_conn+0x50>)
 800080c:	f7ff fee6 	bl	80005dc <esp_at_command>

	esp_send_data("["LOGID":"PASSWD"]");
 8000810:	4806      	ldr	r0, [pc, #24]	@ (800082c <esp_client_conn+0x54>)
 8000812:	f000 f909 	bl	8000a28 <esp_send_data>
	return 0;
 8000816:	2300      	movs	r3, #0
}
 8000818:	4618      	mov	r0, r3
 800081a:	3748      	adds	r7, #72	@ 0x48
 800081c:	46bd      	mov	sp, r7
 800081e:	bd80      	pop	{r7, pc}
 8000820:	08006598 	.word	0x08006598
 8000824:	080065a4 	.word	0x080065a4
 8000828:	200000a0 	.word	0x200000a0
 800082c:	080065c0 	.word	0x080065c0

08000830 <esp_get_status>:
int esp_get_status()
{
 8000830:	b580      	push	{r7, lr}
 8000832:	b082      	sub	sp, #8
 8000834:	af00      	add	r7, sp, #0
	uint16_t length = 0;
 8000836:	2300      	movs	r3, #0
 8000838:	80fb      	strh	r3, [r7, #6]
	esp_at_command((uint8_t *)"AT+CIPSTATUS\r\n",(uint8_t *)response, &length, 1000);					//CONNECT
 800083a:	1dba      	adds	r2, r7, #6
 800083c:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000840:	4909      	ldr	r1, [pc, #36]	@ (8000868 <esp_get_status+0x38>)
 8000842:	480a      	ldr	r0, [pc, #40]	@ (800086c <esp_get_status+0x3c>)
 8000844:	f7ff feca 	bl	80005dc <esp_at_command>

    if(strstr((char *)response, "STATUS:3") != NULL)  //STATUS:3 The ESP8266 Station has created a TCP or UDP transmission
 8000848:	4909      	ldr	r1, [pc, #36]	@ (8000870 <esp_get_status+0x40>)
 800084a:	4807      	ldr	r0, [pc, #28]	@ (8000868 <esp_get_status+0x38>)
 800084c:	f004 fe4c 	bl	80054e8 <strstr>
 8000850:	4603      	mov	r3, r0
 8000852:	2b00      	cmp	r3, #0
 8000854:	d001      	beq.n	800085a <esp_get_status+0x2a>
    {
    	return 0;
 8000856:	2300      	movs	r3, #0
 8000858:	e001      	b.n	800085e <esp_get_status+0x2e>
    }
	return -1;
 800085a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800085e:	4618      	mov	r0, r3
 8000860:	3708      	adds	r7, #8
 8000862:	46bd      	mov	sp, r7
 8000864:	bd80      	pop	{r7, pc}
 8000866:	bf00      	nop
 8000868:	200000a0 	.word	0x200000a0
 800086c:	080065d4 	.word	0x080065d4
 8000870:	080065e4 	.word	0x080065e4

08000874 <drv_esp_init>:
int drv_esp_init(void)
{
 8000874:	b580      	push	{r7, lr}
 8000876:	af00      	add	r7, sp, #0
    memset(ip_addr, 0x00, sizeof(ip_addr));
 8000878:	2210      	movs	r2, #16
 800087a:	2100      	movs	r1, #0
 800087c:	4806      	ldr	r0, [pc, #24]	@ (8000898 <drv_esp_init+0x24>)
 800087e:	f004 fdaf 	bl	80053e0 <memset>
    HAL_UART_Receive_IT(&huart6, &data, 1);
 8000882:	2201      	movs	r2, #1
 8000884:	4905      	ldr	r1, [pc, #20]	@ (800089c <drv_esp_init+0x28>)
 8000886:	4806      	ldr	r0, [pc, #24]	@ (80008a0 <drv_esp_init+0x2c>)
 8000888:	f003 fbe5 	bl	8004056 <HAL_UART_Receive_IT>

    return esp_reset();
 800088c:	f7ff ff0e 	bl	80006ac <esp_reset>
 8000890:	4603      	mov	r3, r0
}
 8000892:	4618      	mov	r0, r3
 8000894:	bd80      	pop	{r7, pc}
 8000896:	bf00      	nop
 8000898:	20000090 	.word	0x20000090
 800089c:	200004d7 	.word	0x200004d7
 80008a0:	200009c4 	.word	0x200009c4

080008a4 <ap_conn_func>:
          printf("%c", response[i]);
  }
}

void ap_conn_func(char *ssid, char *passwd)
{
 80008a4:	b580      	push	{r7, lr}
 80008a6:	b094      	sub	sp, #80	@ 0x50
 80008a8:	af00      	add	r7, sp, #0
 80008aa:	6078      	str	r0, [r7, #4]
 80008ac:	6039      	str	r1, [r7, #0]
  uint16_t length = 0;
 80008ae:	2300      	movs	r3, #0
 80008b0:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
  char at_cmd[MAX_ESP_COMMAND_LEN] = {0, };
 80008b4:	f107 030c 	add.w	r3, r7, #12
 80008b8:	2240      	movs	r2, #64	@ 0x40
 80008ba:	2100      	movs	r1, #0
 80008bc:	4618      	mov	r0, r3
 80008be:	f004 fd8f 	bl	80053e0 <memset>
  if(ssid == NULL || passwd == NULL)
 80008c2:	687b      	ldr	r3, [r7, #4]
 80008c4:	2b00      	cmp	r3, #0
 80008c6:	d002      	beq.n	80008ce <ap_conn_func+0x2a>
 80008c8:	683b      	ldr	r3, [r7, #0]
 80008ca:	2b00      	cmp	r3, #0
 80008cc:	d103      	bne.n	80008d6 <ap_conn_func+0x32>
  {
      printf("invalid command : ap_conn <ssid> <passwd>\r\n");
 80008ce:	4817      	ldr	r0, [pc, #92]	@ (800092c <ap_conn_func+0x88>)
 80008d0:	f004 fc84 	bl	80051dc <puts>
 80008d4:	e026      	b.n	8000924 <ap_conn_func+0x80>
      return;
  }
  if(esp_at_command((uint8_t *)"AT+CWMODE=1\r\n", (uint8_t *)response, &length, 1000) != 0)
 80008d6:	f107 024e 	add.w	r2, r7, #78	@ 0x4e
 80008da:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80008de:	4914      	ldr	r1, [pc, #80]	@ (8000930 <ap_conn_func+0x8c>)
 80008e0:	4814      	ldr	r0, [pc, #80]	@ (8000934 <ap_conn_func+0x90>)
 80008e2:	f7ff fe7b 	bl	80005dc <esp_at_command>
 80008e6:	4603      	mov	r3, r0
 80008e8:	2b00      	cmp	r3, #0
 80008ea:	d002      	beq.n	80008f2 <ap_conn_func+0x4e>
      printf("Station mode fail\r\n");
 80008ec:	4812      	ldr	r0, [pc, #72]	@ (8000938 <ap_conn_func+0x94>)
 80008ee:	f004 fc75 	bl	80051dc <puts>
  sprintf(at_cmd, "AT+CWJAP=\"%s\",\"%s\"\r\n", ssid,passwd);
 80008f2:	f107 000c 	add.w	r0, r7, #12
 80008f6:	683b      	ldr	r3, [r7, #0]
 80008f8:	687a      	ldr	r2, [r7, #4]
 80008fa:	4910      	ldr	r1, [pc, #64]	@ (800093c <ap_conn_func+0x98>)
 80008fc:	f004 fc76 	bl	80051ec <siprintf>
  if(esp_at_command((uint8_t *)at_cmd, (uint8_t *)response, &length, 6000) != 0)
 8000900:	f107 024e 	add.w	r2, r7, #78	@ 0x4e
 8000904:	f107 000c 	add.w	r0, r7, #12
 8000908:	f241 7370 	movw	r3, #6000	@ 0x1770
 800090c:	4908      	ldr	r1, [pc, #32]	@ (8000930 <ap_conn_func+0x8c>)
 800090e:	f7ff fe65 	bl	80005dc <esp_at_command>
 8000912:	4603      	mov	r3, r0
 8000914:	2b00      	cmp	r3, #0
 8000916:	d005      	beq.n	8000924 <ap_conn_func+0x80>
      printf("ap scan command fail : %s\r\n",at_cmd);
 8000918:	f107 030c 	add.w	r3, r7, #12
 800091c:	4619      	mov	r1, r3
 800091e:	4808      	ldr	r0, [pc, #32]	@ (8000940 <ap_conn_func+0x9c>)
 8000920:	f004 fbec 	bl	80050fc <iprintf>
}
 8000924:	3750      	adds	r7, #80	@ 0x50
 8000926:	46bd      	mov	sp, r7
 8000928:	bd80      	pop	{r7, pc}
 800092a:	bf00      	nop
 800092c:	08006648 	.word	0x08006648
 8000930:	200000a0 	.word	0x200000a0
 8000934:	08006674 	.word	0x08006674
 8000938:	08006684 	.word	0x08006684
 800093c:	08006698 	.word	0x08006698
 8000940:	080066b0 	.word	0x080066b0

08000944 <HAL_UART_RxCpltCallback>:
  if(esp_get_ip_addr(1) == 0)
      printf("ip_addr = [%s]\r\n", ip_addr);
}

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8000944:	b580      	push	{r7, lr}
 8000946:	b082      	sub	sp, #8
 8000948:	af00      	add	r7, sp, #0
 800094a:	6078      	str	r0, [r7, #4]

    if(huart->Instance == USART6)
 800094c:	687b      	ldr	r3, [r7, #4]
 800094e:	681b      	ldr	r3, [r3, #0]
 8000950:	4a23      	ldr	r2, [pc, #140]	@ (80009e0 <HAL_UART_RxCpltCallback+0x9c>)
 8000952:	4293      	cmp	r3, r2
 8000954:	d117      	bne.n	8000986 <HAL_UART_RxCpltCallback+0x42>
    {
        if(cb_data.length < MAX_ESP_RX_BUFFER)
 8000956:	4b23      	ldr	r3, [pc, #140]	@ (80009e4 <HAL_UART_RxCpltCallback+0xa0>)
 8000958:	f8b3 3400 	ldrh.w	r3, [r3, #1024]	@ 0x400
 800095c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8000960:	d20c      	bcs.n	800097c <HAL_UART_RxCpltCallback+0x38>
        {
            cb_data.buf[cb_data.length++] = data;
 8000962:	4b20      	ldr	r3, [pc, #128]	@ (80009e4 <HAL_UART_RxCpltCallback+0xa0>)
 8000964:	f8b3 3400 	ldrh.w	r3, [r3, #1024]	@ 0x400
 8000968:	1c5a      	adds	r2, r3, #1
 800096a:	b291      	uxth	r1, r2
 800096c:	4a1d      	ldr	r2, [pc, #116]	@ (80009e4 <HAL_UART_RxCpltCallback+0xa0>)
 800096e:	f8a2 1400 	strh.w	r1, [r2, #1024]	@ 0x400
 8000972:	461a      	mov	r2, r3
 8000974:	4b1c      	ldr	r3, [pc, #112]	@ (80009e8 <HAL_UART_RxCpltCallback+0xa4>)
 8000976:	7819      	ldrb	r1, [r3, #0]
 8000978:	4b1a      	ldr	r3, [pc, #104]	@ (80009e4 <HAL_UART_RxCpltCallback+0xa0>)
 800097a:	5499      	strb	r1, [r3, r2]
        }

        HAL_UART_Receive_IT(huart, &data, 1);
 800097c:	2201      	movs	r2, #1
 800097e:	491a      	ldr	r1, [pc, #104]	@ (80009e8 <HAL_UART_RxCpltCallback+0xa4>)
 8000980:	6878      	ldr	r0, [r7, #4]
 8000982:	f003 fb68 	bl	8004056 <HAL_UART_Receive_IT>
    }
    if(huart->Instance == USART2)
 8000986:	687b      	ldr	r3, [r7, #4]
 8000988:	681b      	ldr	r3, [r3, #0]
 800098a:	4a18      	ldr	r2, [pc, #96]	@ (80009ec <HAL_UART_RxCpltCallback+0xa8>)
 800098c:	4293      	cmp	r3, r2
 800098e:	d122      	bne.n	80009d6 <HAL_UART_RxCpltCallback+0x92>
    {
    	static int i=0;
    	rx2Data[i] = cdata;
 8000990:	4b17      	ldr	r3, [pc, #92]	@ (80009f0 <HAL_UART_RxCpltCallback+0xac>)
 8000992:	681b      	ldr	r3, [r3, #0]
 8000994:	4a17      	ldr	r2, [pc, #92]	@ (80009f4 <HAL_UART_RxCpltCallback+0xb0>)
 8000996:	7811      	ldrb	r1, [r2, #0]
 8000998:	4a17      	ldr	r2, [pc, #92]	@ (80009f8 <HAL_UART_RxCpltCallback+0xb4>)
 800099a:	54d1      	strb	r1, [r2, r3]
    	if(rx2Data[i] == '\r')
 800099c:	4b14      	ldr	r3, [pc, #80]	@ (80009f0 <HAL_UART_RxCpltCallback+0xac>)
 800099e:	681b      	ldr	r3, [r3, #0]
 80009a0:	4a15      	ldr	r2, [pc, #84]	@ (80009f8 <HAL_UART_RxCpltCallback+0xb4>)
 80009a2:	5cd3      	ldrb	r3, [r2, r3]
 80009a4:	b2db      	uxtb	r3, r3
 80009a6:	2b0d      	cmp	r3, #13
 80009a8:	d10b      	bne.n	80009c2 <HAL_UART_RxCpltCallback+0x7e>
    	{
    		rx2Data[i] = '\0';
 80009aa:	4b11      	ldr	r3, [pc, #68]	@ (80009f0 <HAL_UART_RxCpltCallback+0xac>)
 80009ac:	681b      	ldr	r3, [r3, #0]
 80009ae:	4a12      	ldr	r2, [pc, #72]	@ (80009f8 <HAL_UART_RxCpltCallback+0xb4>)
 80009b0:	2100      	movs	r1, #0
 80009b2:	54d1      	strb	r1, [r2, r3]
    		rx2Flag = 1;
 80009b4:	4b11      	ldr	r3, [pc, #68]	@ (80009fc <HAL_UART_RxCpltCallback+0xb8>)
 80009b6:	2201      	movs	r2, #1
 80009b8:	701a      	strb	r2, [r3, #0]
    		i = 0;
 80009ba:	4b0d      	ldr	r3, [pc, #52]	@ (80009f0 <HAL_UART_RxCpltCallback+0xac>)
 80009bc:	2200      	movs	r2, #0
 80009be:	601a      	str	r2, [r3, #0]
 80009c0:	e004      	b.n	80009cc <HAL_UART_RxCpltCallback+0x88>
    	}
    	else
    	{
    		i++;
 80009c2:	4b0b      	ldr	r3, [pc, #44]	@ (80009f0 <HAL_UART_RxCpltCallback+0xac>)
 80009c4:	681b      	ldr	r3, [r3, #0]
 80009c6:	3301      	adds	r3, #1
 80009c8:	4a09      	ldr	r2, [pc, #36]	@ (80009f0 <HAL_UART_RxCpltCallback+0xac>)
 80009ca:	6013      	str	r3, [r2, #0]
    	}
    	HAL_UART_Receive_IT(huart, &cdata,1);
 80009cc:	2201      	movs	r2, #1
 80009ce:	4909      	ldr	r1, [pc, #36]	@ (80009f4 <HAL_UART_RxCpltCallback+0xb0>)
 80009d0:	6878      	ldr	r0, [r7, #4]
 80009d2:	f003 fb40 	bl	8004056 <HAL_UART_Receive_IT>
    }
}
 80009d6:	bf00      	nop
 80009d8:	3708      	adds	r7, #8
 80009da:	46bd      	mov	sp, r7
 80009dc:	bd80      	pop	{r7, pc}
 80009de:	bf00      	nop
 80009e0:	40011400 	.word	0x40011400
 80009e4:	200004d8 	.word	0x200004d8
 80009e8:	200004d7 	.word	0x200004d7
 80009ec:	40004400 	.word	0x40004400
 80009f0:	200008dc 	.word	0x200008dc
 80009f4:	200004d6 	.word	0x200004d6
 80009f8:	200004a4 	.word	0x200004a4
 80009fc:	200004a0 	.word	0x200004a0

08000a00 <AiotClient_Init>:


void AiotClient_Init()
{
 8000a00:	b580      	push	{r7, lr}
 8000a02:	af00      	add	r7, sp, #0
//	reset_func();
//	version_func();
	ap_conn_func(SSID,PASS);
 8000a04:	4906      	ldr	r1, [pc, #24]	@ (8000a20 <AiotClient_Init+0x20>)
 8000a06:	4807      	ldr	r0, [pc, #28]	@ (8000a24 <AiotClient_Init+0x24>)
 8000a08:	f7ff ff4c 	bl	80008a4 <ap_conn_func>
//	ip_state_func();
	request_ip_addr(1);
 8000a0c:	2001      	movs	r0, #1
 8000a0e:	f7ff fe6d 	bl	80006ec <request_ip_addr>
	esp_client_conn();
 8000a12:	f7ff fee1 	bl	80007d8 <esp_client_conn>
	esp_get_status();
 8000a16:	f7ff ff0b 	bl	8000830 <esp_get_status>
}
 8000a1a:	bf00      	nop
 8000a1c:	bd80      	pop	{r7, pc}
 8000a1e:	bf00      	nop
 8000a20:	08006710 	.word	0x08006710
 8000a24:	0800671c 	.word	0x0800671c

08000a28 <esp_send_data>:

void esp_send_data(char *data)
{
 8000a28:	b580      	push	{r7, lr}
 8000a2a:	b094      	sub	sp, #80	@ 0x50
 8000a2c:	af00      	add	r7, sp, #0
 8000a2e:	6078      	str	r0, [r7, #4]
	char at_cmd[MAX_ESP_COMMAND_LEN] = {0, };
 8000a30:	f107 0310 	add.w	r3, r7, #16
 8000a34:	2240      	movs	r2, #64	@ 0x40
 8000a36:	2100      	movs	r1, #0
 8000a38:	4618      	mov	r0, r3
 8000a3a:	f004 fcd1 	bl	80053e0 <memset>
	uint16_t length = 0;
 8000a3e:	2300      	movs	r3, #0
 8000a40:	81fb      	strh	r3, [r7, #14]
	sprintf(at_cmd,"AT+CIPSEND=%d\r\n",strlen(data));
 8000a42:	6878      	ldr	r0, [r7, #4]
 8000a44:	f7ff fbd6 	bl	80001f4 <strlen>
 8000a48:	4602      	mov	r2, r0
 8000a4a:	f107 0310 	add.w	r3, r7, #16
 8000a4e:	490e      	ldr	r1, [pc, #56]	@ (8000a88 <esp_send_data+0x60>)
 8000a50:	4618      	mov	r0, r3
 8000a52:	f004 fbcb 	bl	80051ec <siprintf>
	if(esp_at_command((uint8_t *)at_cmd,(uint8_t *)response, &length, 1000) == 0)
 8000a56:	f107 020e 	add.w	r2, r7, #14
 8000a5a:	f107 0010 	add.w	r0, r7, #16
 8000a5e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000a62:	490a      	ldr	r1, [pc, #40]	@ (8000a8c <esp_send_data+0x64>)
 8000a64:	f7ff fdba 	bl	80005dc <esp_at_command>
 8000a68:	4603      	mov	r3, r0
 8000a6a:	2b00      	cmp	r3, #0
 8000a6c:	d107      	bne.n	8000a7e <esp_send_data+0x56>
	{
		esp_at_command((uint8_t *)data,(uint8_t *)response, &length, 1000);
 8000a6e:	f107 020e 	add.w	r2, r7, #14
 8000a72:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000a76:	4905      	ldr	r1, [pc, #20]	@ (8000a8c <esp_send_data+0x64>)
 8000a78:	6878      	ldr	r0, [r7, #4]
 8000a7a:	f7ff fdaf 	bl	80005dc <esp_at_command>
	}
}
 8000a7e:	bf00      	nop
 8000a80:	3750      	adds	r7, #80	@ 0x50
 8000a82:	46bd      	mov	sp, r7
 8000a84:	bd80      	pop	{r7, pc}
 8000a86:	bf00      	nop
 8000a88:	08006724 	.word	0x08006724
 8000a8c:	200000a0 	.word	0x200000a0

08000a90 <drv_uart_init>:

//==================uart2=========================
int drv_uart_init(void)
{
 8000a90:	b580      	push	{r7, lr}
 8000a92:	af00      	add	r7, sp, #0
    HAL_UART_Receive_IT(&huart2, &cdata,1);
 8000a94:	2201      	movs	r2, #1
 8000a96:	4903      	ldr	r1, [pc, #12]	@ (8000aa4 <drv_uart_init+0x14>)
 8000a98:	4803      	ldr	r0, [pc, #12]	@ (8000aa8 <drv_uart_init+0x18>)
 8000a9a:	f003 fadc 	bl	8004056 <HAL_UART_Receive_IT>
    return 0;
 8000a9e:	2300      	movs	r3, #0
}
 8000aa0:	4618      	mov	r0, r3
 8000aa2:	bd80      	pop	{r7, pc}
 8000aa4:	200004d6 	.word	0x200004d6
 8000aa8:	2000097c 	.word	0x2000097c

08000aac <__io_putchar>:
        return -1;

    return 0;
}
int __io_putchar(int ch)
{
 8000aac:	b580      	push	{r7, lr}
 8000aae:	b082      	sub	sp, #8
 8000ab0:	af00      	add	r7, sp, #0
 8000ab2:	6078      	str	r0, [r7, #4]
    if(HAL_UART_Transmit(&huart2, (uint8_t *)&ch, 1, 10) == HAL_OK)
 8000ab4:	1d39      	adds	r1, r7, #4
 8000ab6:	230a      	movs	r3, #10
 8000ab8:	2201      	movs	r2, #1
 8000aba:	4807      	ldr	r0, [pc, #28]	@ (8000ad8 <__io_putchar+0x2c>)
 8000abc:	f003 fa40 	bl	8003f40 <HAL_UART_Transmit>
 8000ac0:	4603      	mov	r3, r0
 8000ac2:	2b00      	cmp	r3, #0
 8000ac4:	d101      	bne.n	8000aca <__io_putchar+0x1e>
        return ch;
 8000ac6:	687b      	ldr	r3, [r7, #4]
 8000ac8:	e001      	b.n	8000ace <__io_putchar+0x22>
    return -1;
 8000aca:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000ace:	4618      	mov	r0, r3
 8000ad0:	3708      	adds	r7, #8
 8000ad2:	46bd      	mov	sp, r7
 8000ad4:	bd80      	pop	{r7, pc}
 8000ad6:	bf00      	nop
 8000ad8:	2000097c 	.word	0x2000097c

08000adc <set_led>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void set_led(uint8_t state_led)
{
 8000adc:	b580      	push	{r7, lr}
 8000ade:	b082      	sub	sp, #8
 8000ae0:	af00      	add	r7, sp, #0
 8000ae2:	4603      	mov	r3, r0
 8000ae4:	71fb      	strb	r3, [r7, #7]
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, GPIO_PIN_RESET); // RED OFF
 8000ae6:	2200      	movs	r2, #0
 8000ae8:	2110      	movs	r1, #16
 8000aea:	481b      	ldr	r0, [pc, #108]	@ (8000b58 <set_led+0x7c>)
 8000aec:	f001 fe5c 	bl	80027a8 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_RESET); // YELLOW OFF
 8000af0:	2200      	movs	r2, #0
 8000af2:	2120      	movs	r1, #32
 8000af4:	4818      	ldr	r0, [pc, #96]	@ (8000b58 <set_led+0x7c>)
 8000af6:	f001 fe57 	bl	80027a8 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_RESET); // GREEN OFF
 8000afa:	2200      	movs	r2, #0
 8000afc:	2140      	movs	r1, #64	@ 0x40
 8000afe:	4816      	ldr	r0, [pc, #88]	@ (8000b58 <set_led+0x7c>)
 8000b00:	f001 fe52 	bl	80027a8 <HAL_GPIO_WritePin>

    switch(state_led)
 8000b04:	79fb      	ldrb	r3, [r7, #7]
 8000b06:	2b02      	cmp	r3, #2
 8000b08:	d018      	beq.n	8000b3c <set_led+0x60>
 8000b0a:	2b02      	cmp	r3, #2
 8000b0c:	dc1f      	bgt.n	8000b4e <set_led+0x72>
 8000b0e:	2b00      	cmp	r3, #0
 8000b10:	d002      	beq.n	8000b18 <set_led+0x3c>
 8000b12:	2b01      	cmp	r3, #1
 8000b14:	d009      	beq.n	8000b2a <set_led+0x4e>
        case 2: // RED
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, GPIO_PIN_SET);
            time_led = RED_TIME;
            break;
    }
}
 8000b16:	e01a      	b.n	8000b4e <set_led+0x72>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_SET);
 8000b18:	2201      	movs	r2, #1
 8000b1a:	2140      	movs	r1, #64	@ 0x40
 8000b1c:	480e      	ldr	r0, [pc, #56]	@ (8000b58 <set_led+0x7c>)
 8000b1e:	f001 fe43 	bl	80027a8 <HAL_GPIO_WritePin>
            time_led = GREEN_TIME;
 8000b22:	4b0e      	ldr	r3, [pc, #56]	@ (8000b5c <set_led+0x80>)
 8000b24:	2206      	movs	r2, #6
 8000b26:	701a      	strb	r2, [r3, #0]
            break;
 8000b28:	e011      	b.n	8000b4e <set_led+0x72>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_SET);
 8000b2a:	2201      	movs	r2, #1
 8000b2c:	2120      	movs	r1, #32
 8000b2e:	480a      	ldr	r0, [pc, #40]	@ (8000b58 <set_led+0x7c>)
 8000b30:	f001 fe3a 	bl	80027a8 <HAL_GPIO_WritePin>
            time_led = YELLOW_TIME;
 8000b34:	4b09      	ldr	r3, [pc, #36]	@ (8000b5c <set_led+0x80>)
 8000b36:	2202      	movs	r2, #2
 8000b38:	701a      	strb	r2, [r3, #0]
            break;
 8000b3a:	e008      	b.n	8000b4e <set_led+0x72>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, GPIO_PIN_SET);
 8000b3c:	2201      	movs	r2, #1
 8000b3e:	2110      	movs	r1, #16
 8000b40:	4805      	ldr	r0, [pc, #20]	@ (8000b58 <set_led+0x7c>)
 8000b42:	f001 fe31 	bl	80027a8 <HAL_GPIO_WritePin>
            time_led = RED_TIME;
 8000b46:	4b05      	ldr	r3, [pc, #20]	@ (8000b5c <set_led+0x80>)
 8000b48:	2206      	movs	r2, #6
 8000b4a:	701a      	strb	r2, [r3, #0]
            break;
 8000b4c:	bf00      	nop
}
 8000b4e:	bf00      	nop
 8000b50:	3708      	adds	r7, #8
 8000b52:	46bd      	mov	sp, r7
 8000b54:	bd80      	pop	{r7, pc}
 8000b56:	bf00      	nop
 8000b58:	40020400 	.word	0x40020400
 8000b5c:	20000ad5 	.word	0x20000ad5

08000b60 <PrintResetReason>:

// 리셋 원인 출력
static void PrintResetReason(void)
{
 8000b60:	b580      	push	{r7, lr}
 8000b62:	af00      	add	r7, sp, #0
    if (__HAL_RCC_GET_FLAG(RCC_FLAG_IWDGRST)) {
 8000b64:	4b08      	ldr	r3, [pc, #32]	@ (8000b88 <PrintResetReason+0x28>)
 8000b66:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8000b68:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8000b6c:	2b00      	cmp	r3, #0
 8000b6e:	d002      	beq.n	8000b76 <PrintResetReason+0x16>
        printf("\r\n[BOOT] Reset by IWDG\r\n");
 8000b70:	4806      	ldr	r0, [pc, #24]	@ (8000b8c <PrintResetReason+0x2c>)
 8000b72:	f004 fb33 	bl	80051dc <puts>
    }
    __HAL_RCC_CLEAR_RESET_FLAGS();
 8000b76:	4b04      	ldr	r3, [pc, #16]	@ (8000b88 <PrintResetReason+0x28>)
 8000b78:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8000b7a:	4a03      	ldr	r2, [pc, #12]	@ (8000b88 <PrintResetReason+0x28>)
 8000b7c:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8000b80:	6753      	str	r3, [r2, #116]	@ 0x74
}
 8000b82:	bf00      	nop
 8000b84:	bd80      	pop	{r7, pc}
 8000b86:	bf00      	nop
 8000b88:	40023800 	.word	0x40023800
 8000b8c:	08006748 	.word	0x08006748

08000b90 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000b90:	b580      	push	{r7, lr}
 8000b92:	b094      	sub	sp, #80	@ 0x50
 8000b94:	af02      	add	r7, sp, #8

  /* USER CODE BEGIN 1 */
	int ret = 0;
 8000b96:	2300      	movs	r3, #0
 8000b98:	647b      	str	r3, [r7, #68]	@ 0x44
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000b9a:	f000 ff5d 	bl	8001a58 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000b9e:	f000 f92f 	bl	8000e00 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000ba2:	f000 facd 	bl	8001140 <MX_GPIO_Init>
  MX_DMA_Init();
 8000ba6:	f000 faa3 	bl	80010f0 <MX_DMA_Init>
  MX_USART2_UART_Init();
 8000baa:	f000 fa4d 	bl	8001048 <MX_USART2_UART_Init>
  MX_TIM3_Init();
 8000bae:	f000 f9ad 	bl	8000f0c <MX_TIM3_Init>
  MX_USART6_UART_Init();
 8000bb2:	f000 fa73 	bl	800109c <MX_USART6_UART_Init>
  MX_IWDG_Init();
 8000bb6:	f000 f98f 	bl	8000ed8 <MX_IWDG_Init>
  MX_USART1_UART_Init();
 8000bba:	f000 fa1b 	bl	8000ff4 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  printf("main start()!!\r\n");
 8000bbe:	4874      	ldr	r0, [pc, #464]	@ (8000d90 <main+0x200>)
 8000bc0:	f004 fb0c 	bl	80051dc <puts>
  if(HAL_TIM_Base_Start_IT(&htim3) != HAL_OK)
 8000bc4:	4873      	ldr	r0, [pc, #460]	@ (8000d94 <main+0x204>)
 8000bc6:	f002 fb45 	bl	8003254 <HAL_TIM_Base_Start_IT>
 8000bca:	4603      	mov	r3, r0
 8000bcc:	2b00      	cmp	r3, #0
 8000bce:	d001      	beq.n	8000bd4 <main+0x44>
	  Error_Handler();
 8000bd0:	f000 fc5e 	bl	8001490 <Error_Handler>

  // wifi
  printf("Start main() - wifi\r\n");
 8000bd4:	4870      	ldr	r0, [pc, #448]	@ (8000d98 <main+0x208>)
 8000bd6:	f004 fb01 	bl	80051dc <puts>
  ret |= drv_uart_init();
 8000bda:	f7ff ff59 	bl	8000a90 <drv_uart_init>
 8000bde:	4602      	mov	r2, r0
 8000be0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8000be2:	4313      	orrs	r3, r2
 8000be4:	647b      	str	r3, [r7, #68]	@ 0x44
  ret |= drv_esp_init();
 8000be6:	f7ff fe45 	bl	8000874 <drv_esp_init>
 8000bea:	4602      	mov	r2, r0
 8000bec:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8000bee:	4313      	orrs	r3, r2
 8000bf0:	647b      	str	r3, [r7, #68]	@ 0x44
  if(ret != 0)
 8000bf2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8000bf4:	2b00      	cmp	r3, #0
 8000bf6:	d004      	beq.n	8000c02 <main+0x72>
  {
	  printf("Esp response error\r\n");
 8000bf8:	4868      	ldr	r0, [pc, #416]	@ (8000d9c <main+0x20c>)
 8000bfa:	f004 faef 	bl	80051dc <puts>
	  Error_Handler();
 8000bfe:	f000 fc47 	bl	8001490 <Error_Handler>
  }

  AiotClient_Init();
 8000c02:	f7ff fefd 	bl	8000a00 <AiotClient_Init>

  // 초기 설정
  state_led = 0;			// 초기값이 green
 8000c06:	4b66      	ldr	r3, [pc, #408]	@ (8000da0 <main+0x210>)
 8000c08:	2200      	movs	r2, #0
 8000c0a:	701a      	strb	r2, [r3, #0]
  time_led = GREEN_TIME;
 8000c0c:	4b65      	ldr	r3, [pc, #404]	@ (8000da4 <main+0x214>)
 8000c0e:	2206      	movs	r2, #6
 8000c10:	701a      	strb	r2, [r3, #0]
  set_led(state_led);
 8000c12:	4b63      	ldr	r3, [pc, #396]	@ (8000da0 <main+0x210>)
 8000c14:	781b      	ldrb	r3, [r3, #0]
 8000c16:	4618      	mov	r0, r3
 8000c18:	f7ff ff60 	bl	8000adc <set_led>

  PrintResetReason();
 8000c1c:	f7ff ffa0 	bl	8000b60 <PrintResetReason>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  // --- 네트워크/수신 처리 ---
	  if(strstr((char *)cb_data.buf,"+IPD") && cb_data.buf[cb_data.length-1] == '\n')
 8000c20:	4961      	ldr	r1, [pc, #388]	@ (8000da8 <main+0x218>)
 8000c22:	4862      	ldr	r0, [pc, #392]	@ (8000dac <main+0x21c>)
 8000c24:	f004 fc60 	bl	80054e8 <strstr>
 8000c28:	4603      	mov	r3, r0
 8000c2a:	2b00      	cmp	r3, #0
 8000c2c:	d01d      	beq.n	8000c6a <main+0xda>
 8000c2e:	4b5f      	ldr	r3, [pc, #380]	@ (8000dac <main+0x21c>)
 8000c30:	f8b3 3400 	ldrh.w	r3, [r3, #1024]	@ 0x400
 8000c34:	3b01      	subs	r3, #1
 8000c36:	4a5d      	ldr	r2, [pc, #372]	@ (8000dac <main+0x21c>)
 8000c38:	5cd3      	ldrb	r3, [r2, r3]
 8000c3a:	2b0a      	cmp	r3, #10
 8000c3c:	d115      	bne.n	8000c6a <main+0xda>
	  {
		  strcpy(strBuff,strchr((char *)cb_data.buf,'['));
 8000c3e:	215b      	movs	r1, #91	@ 0x5b
 8000c40:	485a      	ldr	r0, [pc, #360]	@ (8000dac <main+0x21c>)
 8000c42:	f004 fbd5 	bl	80053f0 <strchr>
 8000c46:	4603      	mov	r3, r0
 8000c48:	4619      	mov	r1, r3
 8000c4a:	4859      	ldr	r0, [pc, #356]	@ (8000db0 <main+0x220>)
 8000c4c:	f004 fcd5 	bl	80055fa <strcpy>
		  memset(cb_data.buf,0x0,sizeof(cb_data.buf));
 8000c50:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000c54:	2100      	movs	r1, #0
 8000c56:	4855      	ldr	r0, [pc, #340]	@ (8000dac <main+0x21c>)
 8000c58:	f004 fbc2 	bl	80053e0 <memset>
		  cb_data.length = 0;
 8000c5c:	4b53      	ldr	r3, [pc, #332]	@ (8000dac <main+0x21c>)
 8000c5e:	2200      	movs	r2, #0
 8000c60:	f8a3 2400 	strh.w	r2, [r3, #1024]	@ 0x400
		  esp_event(strBuff);
 8000c64:	4852      	ldr	r0, [pc, #328]	@ (8000db0 <main+0x220>)
 8000c66:	f000 fb2f 	bl	80012c8 <esp_event>
	  }

	  if(rx2Flag)
 8000c6a:	4b52      	ldr	r3, [pc, #328]	@ (8000db4 <main+0x224>)
 8000c6c:	781b      	ldrb	r3, [r3, #0]
 8000c6e:	b2db      	uxtb	r3, r3
 8000c70:	2b00      	cmp	r3, #0
 8000c72:	d006      	beq.n	8000c82 <main+0xf2>
	  {
		  printf("recv2 : %s\r\n",rx2Data);
 8000c74:	4950      	ldr	r1, [pc, #320]	@ (8000db8 <main+0x228>)
 8000c76:	4851      	ldr	r0, [pc, #324]	@ (8000dbc <main+0x22c>)
 8000c78:	f004 fa40 	bl	80050fc <iprintf>
		  rx2Flag =0;
 8000c7c:	4b4d      	ldr	r3, [pc, #308]	@ (8000db4 <main+0x224>)
 8000c7e:	2200      	movs	r2, #0
 8000c80:	701a      	strb	r2, [r3, #0]
	  }


	  if(time3SecFlag)
 8000c82:	4b4f      	ldr	r3, [pc, #316]	@ (8000dc0 <main+0x230>)
 8000c84:	681b      	ldr	r3, [r3, #0]
 8000c86:	2b00      	cmp	r3, #0
 8000c88:	d058      	beq.n	8000d3c <main+0x1ac>
	  {
		  if(!(time3SecCnt%3))		// 서버랑 연결 안되면 3초에 한 번씩 재연결
 8000c8a:	4b4e      	ldr	r3, [pc, #312]	@ (8000dc4 <main+0x234>)
 8000c8c:	6819      	ldr	r1, [r3, #0]
 8000c8e:	4b4e      	ldr	r3, [pc, #312]	@ (8000dc8 <main+0x238>)
 8000c90:	fba3 2301 	umull	r2, r3, r3, r1
 8000c94:	085a      	lsrs	r2, r3, #1
 8000c96:	4613      	mov	r3, r2
 8000c98:	005b      	lsls	r3, r3, #1
 8000c9a:	4413      	add	r3, r2
 8000c9c:	1aca      	subs	r2, r1, r3
 8000c9e:	2a00      	cmp	r2, #0
 8000ca0:	d117      	bne.n	8000cd2 <main+0x142>
		  {
			  if(esp_get_status() != 0)
 8000ca2:	f7ff fdc5 	bl	8000830 <esp_get_status>
 8000ca6:	4603      	mov	r3, r0
 8000ca8:	2b00      	cmp	r3, #0
 8000caa:	d004      	beq.n	8000cb6 <main+0x126>
			  {
					printf("server connecting ...\r\n");
 8000cac:	4847      	ldr	r0, [pc, #284]	@ (8000dcc <main+0x23c>)
 8000cae:	f004 fa95 	bl	80051dc <puts>
					esp_client_conn();
 8000cb2:	f7ff fd91 	bl	80007d8 <esp_client_conn>
			  }

		      // [MOD-B] 재연결 시도 후 "현재 링크 상태"로 cp_net_ok를 판정
		      if (esp_get_status() == 0) {
 8000cb6:	f7ff fdbb 	bl	8000830 <esp_get_status>
 8000cba:	4603      	mov	r3, r0
 8000cbc:	2b00      	cmp	r3, #0
 8000cbe:	d105      	bne.n	8000ccc <main+0x13c>
		          cp_net_ok = 1;    // 링크 정상(ONLINE)
 8000cc0:	4b43      	ldr	r3, [pc, #268]	@ (8000dd0 <main+0x240>)
 8000cc2:	2201      	movs	r2, #1
 8000cc4:	701a      	strb	r2, [r3, #0]
		          printf(">>>>>debug\r\n");
 8000cc6:	4843      	ldr	r0, [pc, #268]	@ (8000dd4 <main+0x244>)
 8000cc8:	f004 fa88 	bl	80051dc <puts>
		      }

		      wdKickReady = 1;      // 3초에 한 번 와치독 킥 허용
 8000ccc:	4b42      	ldr	r3, [pc, #264]	@ (8000dd8 <main+0x248>)
 8000cce:	2201      	movs	r2, #1
 8000cd0:	701a      	strb	r2, [r3, #0]
		  }

		  time3SecFlag = 0;
 8000cd2:	4b3b      	ldr	r3, [pc, #236]	@ (8000dc0 <main+0x230>)
 8000cd4:	2200      	movs	r2, #0
 8000cd6:	601a      	str	r2, [r3, #0]
		  printf("led_names : %s \r\n", led_names[state_led]);
 8000cd8:	4b31      	ldr	r3, [pc, #196]	@ (8000da0 <main+0x210>)
 8000cda:	781b      	ldrb	r3, [r3, #0]
 8000cdc:	461a      	mov	r2, r3
 8000cde:	4b3f      	ldr	r3, [pc, #252]	@ (8000ddc <main+0x24c>)
 8000ce0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000ce4:	4619      	mov	r1, r3
 8000ce6:	483e      	ldr	r0, [pc, #248]	@ (8000de0 <main+0x250>)
 8000ce8:	f004 fa08 	bl	80050fc <iprintf>
		  printf("time_led : 00:%02d \r\n", time_led);
 8000cec:	4b2d      	ldr	r3, [pc, #180]	@ (8000da4 <main+0x214>)
 8000cee:	781b      	ldrb	r3, [r3, #0]
 8000cf0:	4619      	mov	r1, r3
 8000cf2:	483c      	ldr	r0, [pc, #240]	@ (8000de4 <main+0x254>)
 8000cf4:	f004 fa02 	bl	80050fc <iprintf>

		  // 신호등 상태, 시간 SQL(db)에 보내기
		  char sendBuf[MAX_UART_COMMAND_LEN]={0};
 8000cf8:	1d3b      	adds	r3, r7, #4
 8000cfa:	2240      	movs	r2, #64	@ 0x40
 8000cfc:	2100      	movs	r1, #0
 8000cfe:	4618      	mov	r0, r3
 8000d00:	f004 fb6e 	bl	80053e0 <memset>
		  sprintf(sendBuf,"[%s]TIME@%d@%s@Z1\n","JAB_SQL", time_led, led_names[state_led]);
 8000d04:	4b27      	ldr	r3, [pc, #156]	@ (8000da4 <main+0x214>)
 8000d06:	781b      	ldrb	r3, [r3, #0]
 8000d08:	4619      	mov	r1, r3
 8000d0a:	4b25      	ldr	r3, [pc, #148]	@ (8000da0 <main+0x210>)
 8000d0c:	781b      	ldrb	r3, [r3, #0]
 8000d0e:	461a      	mov	r2, r3
 8000d10:	4b32      	ldr	r3, [pc, #200]	@ (8000ddc <main+0x24c>)
 8000d12:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000d16:	1d38      	adds	r0, r7, #4
 8000d18:	9300      	str	r3, [sp, #0]
 8000d1a:	460b      	mov	r3, r1
 8000d1c:	4a32      	ldr	r2, [pc, #200]	@ (8000de8 <main+0x258>)
 8000d1e:	4933      	ldr	r1, [pc, #204]	@ (8000dec <main+0x25c>)
 8000d20:	f004 fa64 	bl	80051ec <siprintf>
		  esp_send_data(sendBuf);
 8000d24:	1d3b      	adds	r3, r7, #4
 8000d26:	4618      	mov	r0, r3
 8000d28:	f7ff fe7e 	bl	8000a28 <esp_send_data>
		  printf("Debug send : %s\r\n",sendBuf);
 8000d2c:	1d3b      	adds	r3, r7, #4
 8000d2e:	4619      	mov	r1, r3
 8000d30:	482f      	ldr	r0, [pc, #188]	@ (8000df0 <main+0x260>)
 8000d32:	f004 f9e3 	bl	80050fc <iprintf>

		  cp_main_ok = 1;
 8000d36:	4b2f      	ldr	r3, [pc, #188]	@ (8000df4 <main+0x264>)
 8000d38:	2201      	movs	r2, #1
 8000d3a:	701a      	strb	r2, [r3, #0]
	  }

	  // --- 와치독 refresh: 3초마다, 그리고 체크포인트가 모두 OK일 때만 ---
	    if (wdKickReady) {
 8000d3c:	4b26      	ldr	r3, [pc, #152]	@ (8000dd8 <main+0x248>)
 8000d3e:	781b      	ldrb	r3, [r3, #0]
 8000d40:	b2db      	uxtb	r3, r3
 8000d42:	2b00      	cmp	r3, #0
 8000d44:	f43f af6c 	beq.w	8000c20 <main+0x90>
	        wdKickReady = 0;
 8000d48:	4b23      	ldr	r3, [pc, #140]	@ (8000dd8 <main+0x248>)
 8000d4a:	2200      	movs	r2, #0
 8000d4c:	701a      	strb	r2, [r3, #0]

	        // “핵심 루틴들이 이 3초 안에 최소 한 번은 정상 동작했는가?”
	        if (cp_main_ok && cp_net_ok) {
 8000d4e:	4b29      	ldr	r3, [pc, #164]	@ (8000df4 <main+0x264>)
 8000d50:	781b      	ldrb	r3, [r3, #0]
 8000d52:	b2db      	uxtb	r3, r3
 8000d54:	2b00      	cmp	r3, #0
 8000d56:	d008      	beq.n	8000d6a <main+0x1da>
 8000d58:	4b1d      	ldr	r3, [pc, #116]	@ (8000dd0 <main+0x240>)
 8000d5a:	781b      	ldrb	r3, [r3, #0]
 8000d5c:	b2db      	uxtb	r3, r3
 8000d5e:	2b00      	cmp	r3, #0
 8000d60:	d003      	beq.n	8000d6a <main+0x1da>
	            HAL_IWDG_Refresh(&hiwdg); // 킥!
 8000d62:	4825      	ldr	r0, [pc, #148]	@ (8000df8 <main+0x268>)
 8000d64:	f001 fd7d 	bl	8002862 <HAL_IWDG_Refresh>
 8000d68:	e00a      	b.n	8000d80 <main+0x1f0>
	        } else {
	            // 일부가 멈췄다면 refresh를 생략 → 일정 시간 뒤 IWDG가 리셋 유도
	            printf("[WDT] skip refresh: main_ok=%d, net_ok=%d\r\n", cp_main_ok, cp_net_ok);
 8000d6a:	4b22      	ldr	r3, [pc, #136]	@ (8000df4 <main+0x264>)
 8000d6c:	781b      	ldrb	r3, [r3, #0]
 8000d6e:	b2db      	uxtb	r3, r3
 8000d70:	4619      	mov	r1, r3
 8000d72:	4b17      	ldr	r3, [pc, #92]	@ (8000dd0 <main+0x240>)
 8000d74:	781b      	ldrb	r3, [r3, #0]
 8000d76:	b2db      	uxtb	r3, r3
 8000d78:	461a      	mov	r2, r3
 8000d7a:	4820      	ldr	r0, [pc, #128]	@ (8000dfc <main+0x26c>)
 8000d7c:	f004 f9be 	bl	80050fc <iprintf>
	        }

	        // 다음 3초를 위해 체크포인트 초기화
	        cp_main_ok = 0;
 8000d80:	4b1c      	ldr	r3, [pc, #112]	@ (8000df4 <main+0x264>)
 8000d82:	2200      	movs	r2, #0
 8000d84:	701a      	strb	r2, [r3, #0]
	        cp_net_ok  = 0;
 8000d86:	4b12      	ldr	r3, [pc, #72]	@ (8000dd0 <main+0x240>)
 8000d88:	2200      	movs	r2, #0
 8000d8a:	701a      	strb	r2, [r3, #0]
	  if(strstr((char *)cb_data.buf,"+IPD") && cb_data.buf[cb_data.length-1] == '\n')
 8000d8c:	e748      	b.n	8000c20 <main+0x90>
 8000d8e:	bf00      	nop
 8000d90:	08006760 	.word	0x08006760
 8000d94:	200008ec 	.word	0x200008ec
 8000d98:	08006770 	.word	0x08006770
 8000d9c:	08006788 	.word	0x08006788
 8000da0:	20000ad4 	.word	0x20000ad4
 8000da4:	20000ad5 	.word	0x20000ad5
 8000da8:	0800679c 	.word	0x0800679c
 8000dac:	200004d8 	.word	0x200004d8
 8000db0:	20000adc 	.word	0x20000adc
 8000db4:	200004a0 	.word	0x200004a0
 8000db8:	200004a4 	.word	0x200004a4
 8000dbc:	080067a4 	.word	0x080067a4
 8000dc0:	20000acc 	.word	0x20000acc
 8000dc4:	20000ad0 	.word	0x20000ad0
 8000dc8:	aaaaaaab 	.word	0xaaaaaaab
 8000dcc:	080067b4 	.word	0x080067b4
 8000dd0:	20000ad8 	.word	0x20000ad8
 8000dd4:	080067cc 	.word	0x080067cc
 8000dd8:	20000ad6 	.word	0x20000ad6
 8000ddc:	20000000 	.word	0x20000000
 8000de0:	080067d8 	.word	0x080067d8
 8000de4:	080067ec 	.word	0x080067ec
 8000de8:	08006804 	.word	0x08006804
 8000dec:	0800680c 	.word	0x0800680c
 8000df0:	08006820 	.word	0x08006820
 8000df4:	20000ad7 	.word	0x20000ad7
 8000df8:	200008e0 	.word	0x200008e0
 8000dfc:	08006834 	.word	0x08006834

08000e00 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000e00:	b580      	push	{r7, lr}
 8000e02:	b094      	sub	sp, #80	@ 0x50
 8000e04:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000e06:	f107 0320 	add.w	r3, r7, #32
 8000e0a:	2230      	movs	r2, #48	@ 0x30
 8000e0c:	2100      	movs	r1, #0
 8000e0e:	4618      	mov	r0, r3
 8000e10:	f004 fae6 	bl	80053e0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000e14:	f107 030c 	add.w	r3, r7, #12
 8000e18:	2200      	movs	r2, #0
 8000e1a:	601a      	str	r2, [r3, #0]
 8000e1c:	605a      	str	r2, [r3, #4]
 8000e1e:	609a      	str	r2, [r3, #8]
 8000e20:	60da      	str	r2, [r3, #12]
 8000e22:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000e24:	2300      	movs	r3, #0
 8000e26:	60bb      	str	r3, [r7, #8]
 8000e28:	4b29      	ldr	r3, [pc, #164]	@ (8000ed0 <SystemClock_Config+0xd0>)
 8000e2a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000e2c:	4a28      	ldr	r2, [pc, #160]	@ (8000ed0 <SystemClock_Config+0xd0>)
 8000e2e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000e32:	6413      	str	r3, [r2, #64]	@ 0x40
 8000e34:	4b26      	ldr	r3, [pc, #152]	@ (8000ed0 <SystemClock_Config+0xd0>)
 8000e36:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000e38:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000e3c:	60bb      	str	r3, [r7, #8]
 8000e3e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000e40:	2300      	movs	r3, #0
 8000e42:	607b      	str	r3, [r7, #4]
 8000e44:	4b23      	ldr	r3, [pc, #140]	@ (8000ed4 <SystemClock_Config+0xd4>)
 8000e46:	681b      	ldr	r3, [r3, #0]
 8000e48:	4a22      	ldr	r2, [pc, #136]	@ (8000ed4 <SystemClock_Config+0xd4>)
 8000e4a:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8000e4e:	6013      	str	r3, [r2, #0]
 8000e50:	4b20      	ldr	r3, [pc, #128]	@ (8000ed4 <SystemClock_Config+0xd4>)
 8000e52:	681b      	ldr	r3, [r3, #0]
 8000e54:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000e58:	607b      	str	r3, [r7, #4]
 8000e5a:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI;
 8000e5c:	230a      	movs	r3, #10
 8000e5e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000e60:	2301      	movs	r3, #1
 8000e62:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000e64:	2310      	movs	r3, #16
 8000e66:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8000e68:	2301      	movs	r3, #1
 8000e6a:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000e6c:	2302      	movs	r3, #2
 8000e6e:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000e70:	2300      	movs	r3, #0
 8000e72:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 16;
 8000e74:	2310      	movs	r3, #16
 8000e76:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8000e78:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 8000e7c:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8000e7e:	2304      	movs	r3, #4
 8000e80:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8000e82:	2304      	movs	r3, #4
 8000e84:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000e86:	f107 0320 	add.w	r3, r7, #32
 8000e8a:	4618      	mov	r0, r3
 8000e8c:	f001 fcfa 	bl	8002884 <HAL_RCC_OscConfig>
 8000e90:	4603      	mov	r3, r0
 8000e92:	2b00      	cmp	r3, #0
 8000e94:	d001      	beq.n	8000e9a <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8000e96:	f000 fafb 	bl	8001490 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000e9a:	230f      	movs	r3, #15
 8000e9c:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000e9e:	2302      	movs	r3, #2
 8000ea0:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000ea2:	2300      	movs	r3, #0
 8000ea4:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000ea6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000eaa:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000eac:	2300      	movs	r3, #0
 8000eae:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000eb0:	f107 030c 	add.w	r3, r7, #12
 8000eb4:	2102      	movs	r1, #2
 8000eb6:	4618      	mov	r0, r3
 8000eb8:	f001 ff5c 	bl	8002d74 <HAL_RCC_ClockConfig>
 8000ebc:	4603      	mov	r3, r0
 8000ebe:	2b00      	cmp	r3, #0
 8000ec0:	d001      	beq.n	8000ec6 <SystemClock_Config+0xc6>
  {
    Error_Handler();
 8000ec2:	f000 fae5 	bl	8001490 <Error_Handler>
  }
}
 8000ec6:	bf00      	nop
 8000ec8:	3750      	adds	r7, #80	@ 0x50
 8000eca:	46bd      	mov	sp, r7
 8000ecc:	bd80      	pop	{r7, pc}
 8000ece:	bf00      	nop
 8000ed0:	40023800 	.word	0x40023800
 8000ed4:	40007000 	.word	0x40007000

08000ed8 <MX_IWDG_Init>:
  * @brief IWDG Initialization Function
  * @param None
  * @retval None
  */
static void MX_IWDG_Init(void)
{
 8000ed8:	b580      	push	{r7, lr}
 8000eda:	af00      	add	r7, sp, #0
  /* USER CODE END IWDG_Init 0 */

  /* USER CODE BEGIN IWDG_Init 1 */

  /* USER CODE END IWDG_Init 1 */
  hiwdg.Instance = IWDG;
 8000edc:	4b09      	ldr	r3, [pc, #36]	@ (8000f04 <MX_IWDG_Init+0x2c>)
 8000ede:	4a0a      	ldr	r2, [pc, #40]	@ (8000f08 <MX_IWDG_Init+0x30>)
 8000ee0:	601a      	str	r2, [r3, #0]
  hiwdg.Init.Prescaler = IWDG_PRESCALER_128;
 8000ee2:	4b08      	ldr	r3, [pc, #32]	@ (8000f04 <MX_IWDG_Init+0x2c>)
 8000ee4:	2205      	movs	r2, #5
 8000ee6:	605a      	str	r2, [r3, #4]
  hiwdg.Init.Reload = 2500-1;
 8000ee8:	4b06      	ldr	r3, [pc, #24]	@ (8000f04 <MX_IWDG_Init+0x2c>)
 8000eea:	f640 12c3 	movw	r2, #2499	@ 0x9c3
 8000eee:	609a      	str	r2, [r3, #8]
  if (HAL_IWDG_Init(&hiwdg) != HAL_OK)
 8000ef0:	4804      	ldr	r0, [pc, #16]	@ (8000f04 <MX_IWDG_Init+0x2c>)
 8000ef2:	f001 fc72 	bl	80027da <HAL_IWDG_Init>
 8000ef6:	4603      	mov	r3, r0
 8000ef8:	2b00      	cmp	r3, #0
 8000efa:	d001      	beq.n	8000f00 <MX_IWDG_Init+0x28>
  {
    Error_Handler();
 8000efc:	f000 fac8 	bl	8001490 <Error_Handler>
  }
  /* USER CODE BEGIN IWDG_Init 2 */

  /* USER CODE END IWDG_Init 2 */

}
 8000f00:	bf00      	nop
 8000f02:	bd80      	pop	{r7, pc}
 8000f04:	200008e0 	.word	0x200008e0
 8000f08:	40003000 	.word	0x40003000

08000f0c <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8000f0c:	b580      	push	{r7, lr}
 8000f0e:	b08e      	sub	sp, #56	@ 0x38
 8000f10:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000f12:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000f16:	2200      	movs	r2, #0
 8000f18:	601a      	str	r2, [r3, #0]
 8000f1a:	605a      	str	r2, [r3, #4]
 8000f1c:	609a      	str	r2, [r3, #8]
 8000f1e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000f20:	f107 0320 	add.w	r3, r7, #32
 8000f24:	2200      	movs	r2, #0
 8000f26:	601a      	str	r2, [r3, #0]
 8000f28:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000f2a:	1d3b      	adds	r3, r7, #4
 8000f2c:	2200      	movs	r2, #0
 8000f2e:	601a      	str	r2, [r3, #0]
 8000f30:	605a      	str	r2, [r3, #4]
 8000f32:	609a      	str	r2, [r3, #8]
 8000f34:	60da      	str	r2, [r3, #12]
 8000f36:	611a      	str	r2, [r3, #16]
 8000f38:	615a      	str	r2, [r3, #20]
 8000f3a:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8000f3c:	4b2b      	ldr	r3, [pc, #172]	@ (8000fec <MX_TIM3_Init+0xe0>)
 8000f3e:	4a2c      	ldr	r2, [pc, #176]	@ (8000ff0 <MX_TIM3_Init+0xe4>)
 8000f40:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 8400-1;
 8000f42:	4b2a      	ldr	r3, [pc, #168]	@ (8000fec <MX_TIM3_Init+0xe0>)
 8000f44:	f242 02cf 	movw	r2, #8399	@ 0x20cf
 8000f48:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000f4a:	4b28      	ldr	r3, [pc, #160]	@ (8000fec <MX_TIM3_Init+0xe0>)
 8000f4c:	2200      	movs	r2, #0
 8000f4e:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 10000-1;
 8000f50:	4b26      	ldr	r3, [pc, #152]	@ (8000fec <MX_TIM3_Init+0xe0>)
 8000f52:	f242 720f 	movw	r2, #9999	@ 0x270f
 8000f56:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000f58:	4b24      	ldr	r3, [pc, #144]	@ (8000fec <MX_TIM3_Init+0xe0>)
 8000f5a:	2200      	movs	r2, #0
 8000f5c:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8000f5e:	4b23      	ldr	r3, [pc, #140]	@ (8000fec <MX_TIM3_Init+0xe0>)
 8000f60:	2280      	movs	r2, #128	@ 0x80
 8000f62:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8000f64:	4821      	ldr	r0, [pc, #132]	@ (8000fec <MX_TIM3_Init+0xe0>)
 8000f66:	f002 f925 	bl	80031b4 <HAL_TIM_Base_Init>
 8000f6a:	4603      	mov	r3, r0
 8000f6c:	2b00      	cmp	r3, #0
 8000f6e:	d001      	beq.n	8000f74 <MX_TIM3_Init+0x68>
  {
    Error_Handler();
 8000f70:	f000 fa8e 	bl	8001490 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000f74:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000f78:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8000f7a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000f7e:	4619      	mov	r1, r3
 8000f80:	481a      	ldr	r0, [pc, #104]	@ (8000fec <MX_TIM3_Init+0xe0>)
 8000f82:	f002 fb6f 	bl	8003664 <HAL_TIM_ConfigClockSource>
 8000f86:	4603      	mov	r3, r0
 8000f88:	2b00      	cmp	r3, #0
 8000f8a:	d001      	beq.n	8000f90 <MX_TIM3_Init+0x84>
  {
    Error_Handler();
 8000f8c:	f000 fa80 	bl	8001490 <Error_Handler>
  }
  if (HAL_TIM_OC_Init(&htim3) != HAL_OK)
 8000f90:	4816      	ldr	r0, [pc, #88]	@ (8000fec <MX_TIM3_Init+0xe0>)
 8000f92:	f002 f9c1 	bl	8003318 <HAL_TIM_OC_Init>
 8000f96:	4603      	mov	r3, r0
 8000f98:	2b00      	cmp	r3, #0
 8000f9a:	d001      	beq.n	8000fa0 <MX_TIM3_Init+0x94>
  {
    Error_Handler();
 8000f9c:	f000 fa78 	bl	8001490 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000fa0:	2300      	movs	r3, #0
 8000fa2:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000fa4:	2300      	movs	r3, #0
 8000fa6:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8000fa8:	f107 0320 	add.w	r3, r7, #32
 8000fac:	4619      	mov	r1, r3
 8000fae:	480f      	ldr	r0, [pc, #60]	@ (8000fec <MX_TIM3_Init+0xe0>)
 8000fb0:	f002 fef4 	bl	8003d9c <HAL_TIMEx_MasterConfigSynchronization>
 8000fb4:	4603      	mov	r3, r0
 8000fb6:	2b00      	cmp	r3, #0
 8000fb8:	d001      	beq.n	8000fbe <MX_TIM3_Init+0xb2>
  {
    Error_Handler();
 8000fba:	f000 fa69 	bl	8001490 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 8000fbe:	2300      	movs	r3, #0
 8000fc0:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8000fc2:	2300      	movs	r3, #0
 8000fc4:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000fc6:	2300      	movs	r3, #0
 8000fc8:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000fca:	2300      	movs	r3, #0
 8000fcc:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_OC_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000fce:	1d3b      	adds	r3, r7, #4
 8000fd0:	2200      	movs	r2, #0
 8000fd2:	4619      	mov	r1, r3
 8000fd4:	4805      	ldr	r0, [pc, #20]	@ (8000fec <MX_TIM3_Init+0xe0>)
 8000fd6:	f002 fae9 	bl	80035ac <HAL_TIM_OC_ConfigChannel>
 8000fda:	4603      	mov	r3, r0
 8000fdc:	2b00      	cmp	r3, #0
 8000fde:	d001      	beq.n	8000fe4 <MX_TIM3_Init+0xd8>
  {
    Error_Handler();
 8000fe0:	f000 fa56 	bl	8001490 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8000fe4:	bf00      	nop
 8000fe6:	3738      	adds	r7, #56	@ 0x38
 8000fe8:	46bd      	mov	sp, r7
 8000fea:	bd80      	pop	{r7, pc}
 8000fec:	200008ec 	.word	0x200008ec
 8000ff0:	40000400 	.word	0x40000400

08000ff4 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000ff4:	b580      	push	{r7, lr}
 8000ff6:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000ff8:	4b11      	ldr	r3, [pc, #68]	@ (8001040 <MX_USART1_UART_Init+0x4c>)
 8000ffa:	4a12      	ldr	r2, [pc, #72]	@ (8001044 <MX_USART1_UART_Init+0x50>)
 8000ffc:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8000ffe:	4b10      	ldr	r3, [pc, #64]	@ (8001040 <MX_USART1_UART_Init+0x4c>)
 8001000:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001004:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001006:	4b0e      	ldr	r3, [pc, #56]	@ (8001040 <MX_USART1_UART_Init+0x4c>)
 8001008:	2200      	movs	r2, #0
 800100a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800100c:	4b0c      	ldr	r3, [pc, #48]	@ (8001040 <MX_USART1_UART_Init+0x4c>)
 800100e:	2200      	movs	r2, #0
 8001010:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001012:	4b0b      	ldr	r3, [pc, #44]	@ (8001040 <MX_USART1_UART_Init+0x4c>)
 8001014:	2200      	movs	r2, #0
 8001016:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001018:	4b09      	ldr	r3, [pc, #36]	@ (8001040 <MX_USART1_UART_Init+0x4c>)
 800101a:	220c      	movs	r2, #12
 800101c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800101e:	4b08      	ldr	r3, [pc, #32]	@ (8001040 <MX_USART1_UART_Init+0x4c>)
 8001020:	2200      	movs	r2, #0
 8001022:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001024:	4b06      	ldr	r3, [pc, #24]	@ (8001040 <MX_USART1_UART_Init+0x4c>)
 8001026:	2200      	movs	r2, #0
 8001028:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800102a:	4805      	ldr	r0, [pc, #20]	@ (8001040 <MX_USART1_UART_Init+0x4c>)
 800102c:	f002 ff38 	bl	8003ea0 <HAL_UART_Init>
 8001030:	4603      	mov	r3, r0
 8001032:	2b00      	cmp	r3, #0
 8001034:	d001      	beq.n	800103a <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8001036:	f000 fa2b 	bl	8001490 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800103a:	bf00      	nop
 800103c:	bd80      	pop	{r7, pc}
 800103e:	bf00      	nop
 8001040:	20000934 	.word	0x20000934
 8001044:	40011000 	.word	0x40011000

08001048 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001048:	b580      	push	{r7, lr}
 800104a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800104c:	4b11      	ldr	r3, [pc, #68]	@ (8001094 <MX_USART2_UART_Init+0x4c>)
 800104e:	4a12      	ldr	r2, [pc, #72]	@ (8001098 <MX_USART2_UART_Init+0x50>)
 8001050:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001052:	4b10      	ldr	r3, [pc, #64]	@ (8001094 <MX_USART2_UART_Init+0x4c>)
 8001054:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001058:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800105a:	4b0e      	ldr	r3, [pc, #56]	@ (8001094 <MX_USART2_UART_Init+0x4c>)
 800105c:	2200      	movs	r2, #0
 800105e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001060:	4b0c      	ldr	r3, [pc, #48]	@ (8001094 <MX_USART2_UART_Init+0x4c>)
 8001062:	2200      	movs	r2, #0
 8001064:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001066:	4b0b      	ldr	r3, [pc, #44]	@ (8001094 <MX_USART2_UART_Init+0x4c>)
 8001068:	2200      	movs	r2, #0
 800106a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800106c:	4b09      	ldr	r3, [pc, #36]	@ (8001094 <MX_USART2_UART_Init+0x4c>)
 800106e:	220c      	movs	r2, #12
 8001070:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001072:	4b08      	ldr	r3, [pc, #32]	@ (8001094 <MX_USART2_UART_Init+0x4c>)
 8001074:	2200      	movs	r2, #0
 8001076:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001078:	4b06      	ldr	r3, [pc, #24]	@ (8001094 <MX_USART2_UART_Init+0x4c>)
 800107a:	2200      	movs	r2, #0
 800107c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800107e:	4805      	ldr	r0, [pc, #20]	@ (8001094 <MX_USART2_UART_Init+0x4c>)
 8001080:	f002 ff0e 	bl	8003ea0 <HAL_UART_Init>
 8001084:	4603      	mov	r3, r0
 8001086:	2b00      	cmp	r3, #0
 8001088:	d001      	beq.n	800108e <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800108a:	f000 fa01 	bl	8001490 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800108e:	bf00      	nop
 8001090:	bd80      	pop	{r7, pc}
 8001092:	bf00      	nop
 8001094:	2000097c 	.word	0x2000097c
 8001098:	40004400 	.word	0x40004400

0800109c <MX_USART6_UART_Init>:
  * @brief USART6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART6_UART_Init(void)
{
 800109c:	b580      	push	{r7, lr}
 800109e:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 80010a0:	4b11      	ldr	r3, [pc, #68]	@ (80010e8 <MX_USART6_UART_Init+0x4c>)
 80010a2:	4a12      	ldr	r2, [pc, #72]	@ (80010ec <MX_USART6_UART_Init+0x50>)
 80010a4:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 38400;
 80010a6:	4b10      	ldr	r3, [pc, #64]	@ (80010e8 <MX_USART6_UART_Init+0x4c>)
 80010a8:	f44f 4216 	mov.w	r2, #38400	@ 0x9600
 80010ac:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 80010ae:	4b0e      	ldr	r3, [pc, #56]	@ (80010e8 <MX_USART6_UART_Init+0x4c>)
 80010b0:	2200      	movs	r2, #0
 80010b2:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 80010b4:	4b0c      	ldr	r3, [pc, #48]	@ (80010e8 <MX_USART6_UART_Init+0x4c>)
 80010b6:	2200      	movs	r2, #0
 80010b8:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 80010ba:	4b0b      	ldr	r3, [pc, #44]	@ (80010e8 <MX_USART6_UART_Init+0x4c>)
 80010bc:	2200      	movs	r2, #0
 80010be:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 80010c0:	4b09      	ldr	r3, [pc, #36]	@ (80010e8 <MX_USART6_UART_Init+0x4c>)
 80010c2:	220c      	movs	r2, #12
 80010c4:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80010c6:	4b08      	ldr	r3, [pc, #32]	@ (80010e8 <MX_USART6_UART_Init+0x4c>)
 80010c8:	2200      	movs	r2, #0
 80010ca:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 80010cc:	4b06      	ldr	r3, [pc, #24]	@ (80010e8 <MX_USART6_UART_Init+0x4c>)
 80010ce:	2200      	movs	r2, #0
 80010d0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 80010d2:	4805      	ldr	r0, [pc, #20]	@ (80010e8 <MX_USART6_UART_Init+0x4c>)
 80010d4:	f002 fee4 	bl	8003ea0 <HAL_UART_Init>
 80010d8:	4603      	mov	r3, r0
 80010da:	2b00      	cmp	r3, #0
 80010dc:	d001      	beq.n	80010e2 <MX_USART6_UART_Init+0x46>
  {
    Error_Handler();
 80010de:	f000 f9d7 	bl	8001490 <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 80010e2:	bf00      	nop
 80010e4:	bd80      	pop	{r7, pc}
 80010e6:	bf00      	nop
 80010e8:	200009c4 	.word	0x200009c4
 80010ec:	40011400 	.word	0x40011400

080010f0 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80010f0:	b580      	push	{r7, lr}
 80010f2:	b082      	sub	sp, #8
 80010f4:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 80010f6:	2300      	movs	r3, #0
 80010f8:	607b      	str	r3, [r7, #4]
 80010fa:	4b10      	ldr	r3, [pc, #64]	@ (800113c <MX_DMA_Init+0x4c>)
 80010fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010fe:	4a0f      	ldr	r2, [pc, #60]	@ (800113c <MX_DMA_Init+0x4c>)
 8001100:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001104:	6313      	str	r3, [r2, #48]	@ 0x30
 8001106:	4b0d      	ldr	r3, [pc, #52]	@ (800113c <MX_DMA_Init+0x4c>)
 8001108:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800110a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800110e:	607b      	str	r3, [r7, #4]
 8001110:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 0, 0);
 8001112:	2200      	movs	r2, #0
 8001114:	2100      	movs	r1, #0
 8001116:	203a      	movs	r0, #58	@ 0x3a
 8001118:	f000 fe0f 	bl	8001d3a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 800111c:	203a      	movs	r0, #58	@ 0x3a
 800111e:	f000 fe28 	bl	8001d72 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream7_IRQn, 0, 0);
 8001122:	2200      	movs	r2, #0
 8001124:	2100      	movs	r1, #0
 8001126:	2046      	movs	r0, #70	@ 0x46
 8001128:	f000 fe07 	bl	8001d3a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream7_IRQn);
 800112c:	2046      	movs	r0, #70	@ 0x46
 800112e:	f000 fe20 	bl	8001d72 <HAL_NVIC_EnableIRQ>

}
 8001132:	bf00      	nop
 8001134:	3708      	adds	r7, #8
 8001136:	46bd      	mov	sp, r7
 8001138:	bd80      	pop	{r7, pc}
 800113a:	bf00      	nop
 800113c:	40023800 	.word	0x40023800

08001140 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001140:	b580      	push	{r7, lr}
 8001142:	b08a      	sub	sp, #40	@ 0x28
 8001144:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001146:	f107 0314 	add.w	r3, r7, #20
 800114a:	2200      	movs	r2, #0
 800114c:	601a      	str	r2, [r3, #0]
 800114e:	605a      	str	r2, [r3, #4]
 8001150:	609a      	str	r2, [r3, #8]
 8001152:	60da      	str	r2, [r3, #12]
 8001154:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001156:	2300      	movs	r3, #0
 8001158:	613b      	str	r3, [r7, #16]
 800115a:	4b37      	ldr	r3, [pc, #220]	@ (8001238 <MX_GPIO_Init+0xf8>)
 800115c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800115e:	4a36      	ldr	r2, [pc, #216]	@ (8001238 <MX_GPIO_Init+0xf8>)
 8001160:	f043 0304 	orr.w	r3, r3, #4
 8001164:	6313      	str	r3, [r2, #48]	@ 0x30
 8001166:	4b34      	ldr	r3, [pc, #208]	@ (8001238 <MX_GPIO_Init+0xf8>)
 8001168:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800116a:	f003 0304 	and.w	r3, r3, #4
 800116e:	613b      	str	r3, [r7, #16]
 8001170:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001172:	2300      	movs	r3, #0
 8001174:	60fb      	str	r3, [r7, #12]
 8001176:	4b30      	ldr	r3, [pc, #192]	@ (8001238 <MX_GPIO_Init+0xf8>)
 8001178:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800117a:	4a2f      	ldr	r2, [pc, #188]	@ (8001238 <MX_GPIO_Init+0xf8>)
 800117c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001180:	6313      	str	r3, [r2, #48]	@ 0x30
 8001182:	4b2d      	ldr	r3, [pc, #180]	@ (8001238 <MX_GPIO_Init+0xf8>)
 8001184:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001186:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800118a:	60fb      	str	r3, [r7, #12]
 800118c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800118e:	2300      	movs	r3, #0
 8001190:	60bb      	str	r3, [r7, #8]
 8001192:	4b29      	ldr	r3, [pc, #164]	@ (8001238 <MX_GPIO_Init+0xf8>)
 8001194:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001196:	4a28      	ldr	r2, [pc, #160]	@ (8001238 <MX_GPIO_Init+0xf8>)
 8001198:	f043 0301 	orr.w	r3, r3, #1
 800119c:	6313      	str	r3, [r2, #48]	@ 0x30
 800119e:	4b26      	ldr	r3, [pc, #152]	@ (8001238 <MX_GPIO_Init+0xf8>)
 80011a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011a2:	f003 0301 	and.w	r3, r3, #1
 80011a6:	60bb      	str	r3, [r7, #8]
 80011a8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80011aa:	2300      	movs	r3, #0
 80011ac:	607b      	str	r3, [r7, #4]
 80011ae:	4b22      	ldr	r3, [pc, #136]	@ (8001238 <MX_GPIO_Init+0xf8>)
 80011b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011b2:	4a21      	ldr	r2, [pc, #132]	@ (8001238 <MX_GPIO_Init+0xf8>)
 80011b4:	f043 0302 	orr.w	r3, r3, #2
 80011b8:	6313      	str	r3, [r2, #48]	@ 0x30
 80011ba:	4b1f      	ldr	r3, [pc, #124]	@ (8001238 <MX_GPIO_Init+0xf8>)
 80011bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011be:	f003 0302 	and.w	r3, r3, #2
 80011c2:	607b      	str	r3, [r7, #4]
 80011c4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80011c6:	2200      	movs	r2, #0
 80011c8:	2120      	movs	r1, #32
 80011ca:	481c      	ldr	r0, [pc, #112]	@ (800123c <MX_GPIO_Init+0xfc>)
 80011cc:	f001 faec 	bl	80027a8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, Red_Pin_Pin|Yellow_Pin_Pin|Green_Pin_Pin, GPIO_PIN_RESET);
 80011d0:	2200      	movs	r2, #0
 80011d2:	2170      	movs	r1, #112	@ 0x70
 80011d4:	481a      	ldr	r0, [pc, #104]	@ (8001240 <MX_GPIO_Init+0x100>)
 80011d6:	f001 fae7 	bl	80027a8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80011da:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80011de:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80011e0:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 80011e4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011e6:	2300      	movs	r3, #0
 80011e8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80011ea:	f107 0314 	add.w	r3, r7, #20
 80011ee:	4619      	mov	r1, r3
 80011f0:	4814      	ldr	r0, [pc, #80]	@ (8001244 <MX_GPIO_Init+0x104>)
 80011f2:	f001 f955 	bl	80024a0 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 80011f6:	2320      	movs	r3, #32
 80011f8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80011fa:	2301      	movs	r3, #1
 80011fc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011fe:	2300      	movs	r3, #0
 8001200:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001202:	2300      	movs	r3, #0
 8001204:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8001206:	f107 0314 	add.w	r3, r7, #20
 800120a:	4619      	mov	r1, r3
 800120c:	480b      	ldr	r0, [pc, #44]	@ (800123c <MX_GPIO_Init+0xfc>)
 800120e:	f001 f947 	bl	80024a0 <HAL_GPIO_Init>

  /*Configure GPIO pins : Red_Pin_Pin Yellow_Pin_Pin Green_Pin_Pin */
  GPIO_InitStruct.Pin = Red_Pin_Pin|Yellow_Pin_Pin|Green_Pin_Pin;
 8001212:	2370      	movs	r3, #112	@ 0x70
 8001214:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001216:	2301      	movs	r3, #1
 8001218:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800121a:	2300      	movs	r3, #0
 800121c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800121e:	2300      	movs	r3, #0
 8001220:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001222:	f107 0314 	add.w	r3, r7, #20
 8001226:	4619      	mov	r1, r3
 8001228:	4805      	ldr	r0, [pc, #20]	@ (8001240 <MX_GPIO_Init+0x100>)
 800122a:	f001 f939 	bl	80024a0 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 800122e:	bf00      	nop
 8001230:	3728      	adds	r7, #40	@ 0x28
 8001232:	46bd      	mov	sp, r7
 8001234:	bd80      	pop	{r7, pc}
 8001236:	bf00      	nop
 8001238:	40023800 	.word	0x40023800
 800123c:	40020000 	.word	0x40020000
 8001240:	40020400 	.word	0x40020400
 8001244:	40020800 	.word	0x40020800

08001248 <HAL_TIM_PeriodElapsedCallback>:
//  return ch;
//}

// TIM3 인터럽트 콜백
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001248:	b580      	push	{r7, lr}
 800124a:	b082      	sub	sp, #8
 800124c:	af00      	add	r7, sp, #0
 800124e:	6078      	str	r0, [r7, #4]
    if (htim->Instance == TIM3)
 8001250:	687b      	ldr	r3, [r7, #4]
 8001252:	681b      	ldr	r3, [r3, #0]
 8001254:	4a16      	ldr	r2, [pc, #88]	@ (80012b0 <HAL_TIM_PeriodElapsedCallback+0x68>)
 8001256:	4293      	cmp	r3, r2
 8001258:	d126      	bne.n	80012a8 <HAL_TIM_PeriodElapsedCallback+0x60>
    {
    	time3SecCnt++;
 800125a:	4b16      	ldr	r3, [pc, #88]	@ (80012b4 <HAL_TIM_PeriodElapsedCallback+0x6c>)
 800125c:	681b      	ldr	r3, [r3, #0]
 800125e:	3301      	adds	r3, #1
 8001260:	4a14      	ldr	r2, [pc, #80]	@ (80012b4 <HAL_TIM_PeriodElapsedCallback+0x6c>)
 8001262:	6013      	str	r3, [r2, #0]
    	time3SecFlag = 1;
 8001264:	4b14      	ldr	r3, [pc, #80]	@ (80012b8 <HAL_TIM_PeriodElapsedCallback+0x70>)
 8001266:	2201      	movs	r2, #1
 8001268:	601a      	str	r2, [r3, #0]
        if (time_led > 0)
 800126a:	4b14      	ldr	r3, [pc, #80]	@ (80012bc <HAL_TIM_PeriodElapsedCallback+0x74>)
 800126c:	781b      	ldrb	r3, [r3, #0]
 800126e:	2b00      	cmp	r3, #0
 8001270:	d006      	beq.n	8001280 <HAL_TIM_PeriodElapsedCallback+0x38>
        {
            time_led--;   // 남은 시간 감소
 8001272:	4b12      	ldr	r3, [pc, #72]	@ (80012bc <HAL_TIM_PeriodElapsedCallback+0x74>)
 8001274:	781b      	ldrb	r3, [r3, #0]
 8001276:	3b01      	subs	r3, #1
 8001278:	b2da      	uxtb	r2, r3
 800127a:	4b10      	ldr	r3, [pc, #64]	@ (80012bc <HAL_TIM_PeriodElapsedCallback+0x74>)
 800127c:	701a      	strb	r2, [r3, #0]
            // 다음 신호등 상태로 전환
            state_led = (state_led + 1) % 3;
            set_led(state_led);
        }
    }
}
 800127e:	e013      	b.n	80012a8 <HAL_TIM_PeriodElapsedCallback+0x60>
            state_led = (state_led + 1) % 3;
 8001280:	4b0f      	ldr	r3, [pc, #60]	@ (80012c0 <HAL_TIM_PeriodElapsedCallback+0x78>)
 8001282:	781b      	ldrb	r3, [r3, #0]
 8001284:	1c5a      	adds	r2, r3, #1
 8001286:	4b0f      	ldr	r3, [pc, #60]	@ (80012c4 <HAL_TIM_PeriodElapsedCallback+0x7c>)
 8001288:	fb83 3102 	smull	r3, r1, r3, r2
 800128c:	17d3      	asrs	r3, r2, #31
 800128e:	1ac9      	subs	r1, r1, r3
 8001290:	460b      	mov	r3, r1
 8001292:	005b      	lsls	r3, r3, #1
 8001294:	440b      	add	r3, r1
 8001296:	1ad1      	subs	r1, r2, r3
 8001298:	b2ca      	uxtb	r2, r1
 800129a:	4b09      	ldr	r3, [pc, #36]	@ (80012c0 <HAL_TIM_PeriodElapsedCallback+0x78>)
 800129c:	701a      	strb	r2, [r3, #0]
            set_led(state_led);
 800129e:	4b08      	ldr	r3, [pc, #32]	@ (80012c0 <HAL_TIM_PeriodElapsedCallback+0x78>)
 80012a0:	781b      	ldrb	r3, [r3, #0]
 80012a2:	4618      	mov	r0, r3
 80012a4:	f7ff fc1a 	bl	8000adc <set_led>
}
 80012a8:	bf00      	nop
 80012aa:	3708      	adds	r7, #8
 80012ac:	46bd      	mov	sp, r7
 80012ae:	bd80      	pop	{r7, pc}
 80012b0:	40000400 	.word	0x40000400
 80012b4:	20000ad0 	.word	0x20000ad0
 80012b8:	20000acc 	.word	0x20000acc
 80012bc:	20000ad5 	.word	0x20000ad5
 80012c0:	20000ad4 	.word	0x20000ad4
 80012c4:	55555556 	.word	0x55555556

080012c8 <esp_event>:

// wifi event
void esp_event(char * recvBuf)
{
 80012c8:	b580      	push	{r7, lr}
 80012ca:	b09c      	sub	sp, #112	@ 0x70
 80012cc:	af02      	add	r7, sp, #8
 80012ce:	6078      	str	r0, [r7, #4]
	printf("wifi test!!!\r\n");
 80012d0:	485b      	ldr	r0, [pc, #364]	@ (8001440 <esp_event+0x178>)
 80012d2:	f003 ff83 	bl	80051dc <puts>
  int i=0;
 80012d6:	2300      	movs	r3, #0
 80012d8:	667b      	str	r3, [r7, #100]	@ 0x64
  char * pToken;
  char * pArray[ARR_CNT]={0};
 80012da:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 80012de:	2200      	movs	r2, #0
 80012e0:	601a      	str	r2, [r3, #0]
 80012e2:	605a      	str	r2, [r3, #4]
 80012e4:	609a      	str	r2, [r3, #8]
 80012e6:	60da      	str	r2, [r3, #12]
 80012e8:	611a      	str	r2, [r3, #16]
  char sendBuf[MAX_UART_COMMAND_LEN]={0};
 80012ea:	f107 030c 	add.w	r3, r7, #12
 80012ee:	2240      	movs	r2, #64	@ 0x40
 80012f0:	2100      	movs	r1, #0
 80012f2:	4618      	mov	r0, r3
 80012f4:	f004 f874 	bl	80053e0 <memset>

  strBuff[strlen(recvBuf)-1] = '\0';	//'\n' cut
 80012f8:	6878      	ldr	r0, [r7, #4]
 80012fa:	f7fe ff7b 	bl	80001f4 <strlen>
 80012fe:	4603      	mov	r3, r0
 8001300:	3b01      	subs	r3, #1
 8001302:	4a50      	ldr	r2, [pc, #320]	@ (8001444 <esp_event+0x17c>)
 8001304:	2100      	movs	r1, #0
 8001306:	54d1      	strb	r1, [r2, r3]
  printf("\r\nDebug recv : %s\r\n",recvBuf);
 8001308:	6879      	ldr	r1, [r7, #4]
 800130a:	484f      	ldr	r0, [pc, #316]	@ (8001448 <esp_event+0x180>)
 800130c:	f003 fef6 	bl	80050fc <iprintf>

  pToken = strtok(recvBuf,"[@]");
 8001310:	494e      	ldr	r1, [pc, #312]	@ (800144c <esp_event+0x184>)
 8001312:	6878      	ldr	r0, [r7, #4]
 8001314:	f004 f88c 	bl	8005430 <strtok>
 8001318:	6638      	str	r0, [r7, #96]	@ 0x60
  while(pToken != NULL)
 800131a:	e011      	b.n	8001340 <esp_event+0x78>
  {
    pArray[i] = pToken;
 800131c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800131e:	009b      	lsls	r3, r3, #2
 8001320:	3368      	adds	r3, #104	@ 0x68
 8001322:	443b      	add	r3, r7
 8001324:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8001326:	f843 2c1c 	str.w	r2, [r3, #-28]
    if(++i >= ARR_CNT)
 800132a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800132c:	3301      	adds	r3, #1
 800132e:	667b      	str	r3, [r7, #100]	@ 0x64
 8001330:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8001332:	2b04      	cmp	r3, #4
 8001334:	dc08      	bgt.n	8001348 <esp_event+0x80>
      break;
    pToken = strtok(NULL,"[@]");
 8001336:	4945      	ldr	r1, [pc, #276]	@ (800144c <esp_event+0x184>)
 8001338:	2000      	movs	r0, #0
 800133a:	f004 f879 	bl	8005430 <strtok>
 800133e:	6638      	str	r0, [r7, #96]	@ 0x60
  while(pToken != NULL)
 8001340:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8001342:	2b00      	cmp	r3, #0
 8001344:	d1ea      	bne.n	800131c <esp_event+0x54>
 8001346:	e000      	b.n	800134a <esp_event+0x82>
      break;
 8001348:	bf00      	nop
  }

  if(!strcmp(pArray[1],"STATE"))
 800134a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800134c:	4940      	ldr	r1, [pc, #256]	@ (8001450 <esp_event+0x188>)
 800134e:	4618      	mov	r0, r3
 8001350:	f7fe ff46 	bl	80001e0 <strcmp>
 8001354:	4603      	mov	r3, r0
 8001356:	2b00      	cmp	r3, #0
 8001358:	d120      	bne.n	800139c <esp_event+0xd4>
  {
  	if(!strcmp(pArray[2],"GET"))
 800135a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800135c:	493d      	ldr	r1, [pc, #244]	@ (8001454 <esp_event+0x18c>)
 800135e:	4618      	mov	r0, r3
 8001360:	f7fe ff3e 	bl	80001e0 <strcmp>
 8001364:	4603      	mov	r3, r0
 8001366:	2b00      	cmp	r3, #0
 8001368:	d118      	bne.n	800139c <esp_event+0xd4>
  	{
  		printf(">>>>>state test\r\n");
 800136a:	483b      	ldr	r0, [pc, #236]	@ (8001458 <esp_event+0x190>)
 800136c:	f003 ff36 	bl	80051dc <puts>

  	  	// [JAB_SQL]STATE@RED@Z1
  	  	printf("state_led = %s\r\n", led_names[state_led]);
 8001370:	4b3a      	ldr	r3, [pc, #232]	@ (800145c <esp_event+0x194>)
 8001372:	781b      	ldrb	r3, [r3, #0]
 8001374:	461a      	mov	r2, r3
 8001376:	4b3a      	ldr	r3, [pc, #232]	@ (8001460 <esp_event+0x198>)
 8001378:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800137c:	4619      	mov	r1, r3
 800137e:	4839      	ldr	r0, [pc, #228]	@ (8001464 <esp_event+0x19c>)
 8001380:	f003 febc 	bl	80050fc <iprintf>
  	  	sprintf(sendBuf,"[%s]STATE@%s@Z1\n","JAB_SQL", led_names[state_led]);
 8001384:	4b35      	ldr	r3, [pc, #212]	@ (800145c <esp_event+0x194>)
 8001386:	781b      	ldrb	r3, [r3, #0]
 8001388:	461a      	mov	r2, r3
 800138a:	4b35      	ldr	r3, [pc, #212]	@ (8001460 <esp_event+0x198>)
 800138c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001390:	f107 000c 	add.w	r0, r7, #12
 8001394:	4a34      	ldr	r2, [pc, #208]	@ (8001468 <esp_event+0x1a0>)
 8001396:	4935      	ldr	r1, [pc, #212]	@ (800146c <esp_event+0x1a4>)
 8001398:	f003 ff28 	bl	80051ec <siprintf>
  	}
  }

  if(!strcmp(pArray[1],"TIME"))
 800139c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800139e:	4934      	ldr	r1, [pc, #208]	@ (8001470 <esp_event+0x1a8>)
 80013a0:	4618      	mov	r0, r3
 80013a2:	f7fe ff1d 	bl	80001e0 <strcmp>
 80013a6:	4603      	mov	r3, r0
 80013a8:	2b00      	cmp	r3, #0
 80013aa:	d122      	bne.n	80013f2 <esp_event+0x12a>
  {
  	if(!strcmp(pArray[2],"GET"))
 80013ac:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80013ae:	4929      	ldr	r1, [pc, #164]	@ (8001454 <esp_event+0x18c>)
 80013b0:	4618      	mov	r0, r3
 80013b2:	f7fe ff15 	bl	80001e0 <strcmp>
 80013b6:	4603      	mov	r3, r0
 80013b8:	2b00      	cmp	r3, #0
 80013ba:	d12f      	bne.n	800141c <esp_event+0x154>
  	{
  		printf(">>>>time test\r\n");
 80013bc:	482d      	ldr	r0, [pc, #180]	@ (8001474 <esp_event+0x1ac>)
 80013be:	f003 ff0d 	bl	80051dc <puts>

  	  	// [JAB_SQL]TIME@20@RED@Z1
  	  	printf("time_led = %d\r\n", time_led);
 80013c2:	4b2d      	ldr	r3, [pc, #180]	@ (8001478 <esp_event+0x1b0>)
 80013c4:	781b      	ldrb	r3, [r3, #0]
 80013c6:	4619      	mov	r1, r3
 80013c8:	482c      	ldr	r0, [pc, #176]	@ (800147c <esp_event+0x1b4>)
 80013ca:	f003 fe97 	bl	80050fc <iprintf>
  	  	sprintf(sendBuf,"[%s]TIME@%d@%s@Z1\n","JAB_SQL", time_led, led_names[state_led]);
 80013ce:	4b2a      	ldr	r3, [pc, #168]	@ (8001478 <esp_event+0x1b0>)
 80013d0:	781b      	ldrb	r3, [r3, #0]
 80013d2:	4619      	mov	r1, r3
 80013d4:	4b21      	ldr	r3, [pc, #132]	@ (800145c <esp_event+0x194>)
 80013d6:	781b      	ldrb	r3, [r3, #0]
 80013d8:	461a      	mov	r2, r3
 80013da:	4b21      	ldr	r3, [pc, #132]	@ (8001460 <esp_event+0x198>)
 80013dc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80013e0:	f107 000c 	add.w	r0, r7, #12
 80013e4:	9300      	str	r3, [sp, #0]
 80013e6:	460b      	mov	r3, r1
 80013e8:	4a1f      	ldr	r2, [pc, #124]	@ (8001468 <esp_event+0x1a0>)
 80013ea:	4925      	ldr	r1, [pc, #148]	@ (8001480 <esp_event+0x1b8>)
 80013ec:	f003 fefe 	bl	80051ec <siprintf>
 80013f0:	e014      	b.n	800141c <esp_event+0x154>
  	}
  }

  else if(!strncmp(pArray[1]," New conn",8))
 80013f2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80013f4:	2208      	movs	r2, #8
 80013f6:	4923      	ldr	r1, [pc, #140]	@ (8001484 <esp_event+0x1bc>)
 80013f8:	4618      	mov	r0, r3
 80013fa:	f004 f806 	bl	800540a <strncmp>
 80013fe:	4603      	mov	r3, r0
 8001400:	2b00      	cmp	r3, #0
 8001402:	d017      	beq.n	8001434 <esp_event+0x16c>
  {
//	   printf("Debug : %s, %s\r\n",pArray[0],pArray[1]);
     return;
  }
  else if(!strncmp(pArray[1]," Already log",8))
 8001404:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8001406:	2208      	movs	r2, #8
 8001408:	491f      	ldr	r1, [pc, #124]	@ (8001488 <esp_event+0x1c0>)
 800140a:	4618      	mov	r0, r3
 800140c:	f003 fffd 	bl	800540a <strncmp>
 8001410:	4603      	mov	r3, r0
 8001412:	2b00      	cmp	r3, #0
 8001414:	d110      	bne.n	8001438 <esp_event+0x170>
  {
// 	    printf("Debug : %s, %s\r\n",pArray[0],pArray[1]);
	  esp_client_conn();
 8001416:	f7ff f9df 	bl	80007d8 <esp_client_conn>
      return;
 800141a:	e00e      	b.n	800143a <esp_event+0x172>
  }
  else
      return;

  esp_send_data(sendBuf);
 800141c:	f107 030c 	add.w	r3, r7, #12
 8001420:	4618      	mov	r0, r3
 8001422:	f7ff fb01 	bl	8000a28 <esp_send_data>
  printf("Debug send : %s\r\n",sendBuf);
 8001426:	f107 030c 	add.w	r3, r7, #12
 800142a:	4619      	mov	r1, r3
 800142c:	4817      	ldr	r0, [pc, #92]	@ (800148c <esp_event+0x1c4>)
 800142e:	f003 fe65 	bl	80050fc <iprintf>
 8001432:	e002      	b.n	800143a <esp_event+0x172>
     return;
 8001434:	bf00      	nop
 8001436:	e000      	b.n	800143a <esp_event+0x172>
      return;
 8001438:	bf00      	nop
}
 800143a:	3768      	adds	r7, #104	@ 0x68
 800143c:	46bd      	mov	sp, r7
 800143e:	bd80      	pop	{r7, pc}
 8001440:	08006860 	.word	0x08006860
 8001444:	20000adc 	.word	0x20000adc
 8001448:	08006870 	.word	0x08006870
 800144c:	08006884 	.word	0x08006884
 8001450:	08006888 	.word	0x08006888
 8001454:	08006890 	.word	0x08006890
 8001458:	08006894 	.word	0x08006894
 800145c:	20000ad4 	.word	0x20000ad4
 8001460:	20000000 	.word	0x20000000
 8001464:	080068a8 	.word	0x080068a8
 8001468:	08006804 	.word	0x08006804
 800146c:	080068bc 	.word	0x080068bc
 8001470:	080068d0 	.word	0x080068d0
 8001474:	080068d8 	.word	0x080068d8
 8001478:	20000ad5 	.word	0x20000ad5
 800147c:	080068e8 	.word	0x080068e8
 8001480:	0800680c 	.word	0x0800680c
 8001484:	080068f8 	.word	0x080068f8
 8001488:	08006904 	.word	0x08006904
 800148c:	08006820 	.word	0x08006820

08001490 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001490:	b480      	push	{r7}
 8001492:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001494:	b672      	cpsid	i
}
 8001496:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001498:	bf00      	nop
 800149a:	e7fd      	b.n	8001498 <Error_Handler+0x8>

0800149c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800149c:	b480      	push	{r7}
 800149e:	b083      	sub	sp, #12
 80014a0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80014a2:	2300      	movs	r3, #0
 80014a4:	607b      	str	r3, [r7, #4]
 80014a6:	4b10      	ldr	r3, [pc, #64]	@ (80014e8 <HAL_MspInit+0x4c>)
 80014a8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80014aa:	4a0f      	ldr	r2, [pc, #60]	@ (80014e8 <HAL_MspInit+0x4c>)
 80014ac:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80014b0:	6453      	str	r3, [r2, #68]	@ 0x44
 80014b2:	4b0d      	ldr	r3, [pc, #52]	@ (80014e8 <HAL_MspInit+0x4c>)
 80014b4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80014b6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80014ba:	607b      	str	r3, [r7, #4]
 80014bc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80014be:	2300      	movs	r3, #0
 80014c0:	603b      	str	r3, [r7, #0]
 80014c2:	4b09      	ldr	r3, [pc, #36]	@ (80014e8 <HAL_MspInit+0x4c>)
 80014c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80014c6:	4a08      	ldr	r2, [pc, #32]	@ (80014e8 <HAL_MspInit+0x4c>)
 80014c8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80014cc:	6413      	str	r3, [r2, #64]	@ 0x40
 80014ce:	4b06      	ldr	r3, [pc, #24]	@ (80014e8 <HAL_MspInit+0x4c>)
 80014d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80014d2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80014d6:	603b      	str	r3, [r7, #0]
 80014d8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80014da:	bf00      	nop
 80014dc:	370c      	adds	r7, #12
 80014de:	46bd      	mov	sp, r7
 80014e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014e4:	4770      	bx	lr
 80014e6:	bf00      	nop
 80014e8:	40023800 	.word	0x40023800

080014ec <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80014ec:	b580      	push	{r7, lr}
 80014ee:	b084      	sub	sp, #16
 80014f0:	af00      	add	r7, sp, #0
 80014f2:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 80014f4:	687b      	ldr	r3, [r7, #4]
 80014f6:	681b      	ldr	r3, [r3, #0]
 80014f8:	4a0e      	ldr	r2, [pc, #56]	@ (8001534 <HAL_TIM_Base_MspInit+0x48>)
 80014fa:	4293      	cmp	r3, r2
 80014fc:	d115      	bne.n	800152a <HAL_TIM_Base_MspInit+0x3e>
  {
    /* USER CODE BEGIN TIM3_MspInit 0 */

    /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 80014fe:	2300      	movs	r3, #0
 8001500:	60fb      	str	r3, [r7, #12]
 8001502:	4b0d      	ldr	r3, [pc, #52]	@ (8001538 <HAL_TIM_Base_MspInit+0x4c>)
 8001504:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001506:	4a0c      	ldr	r2, [pc, #48]	@ (8001538 <HAL_TIM_Base_MspInit+0x4c>)
 8001508:	f043 0302 	orr.w	r3, r3, #2
 800150c:	6413      	str	r3, [r2, #64]	@ 0x40
 800150e:	4b0a      	ldr	r3, [pc, #40]	@ (8001538 <HAL_TIM_Base_MspInit+0x4c>)
 8001510:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001512:	f003 0302 	and.w	r3, r3, #2
 8001516:	60fb      	str	r3, [r7, #12]
 8001518:	68fb      	ldr	r3, [r7, #12]
    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 800151a:	2200      	movs	r2, #0
 800151c:	2100      	movs	r1, #0
 800151e:	201d      	movs	r0, #29
 8001520:	f000 fc0b 	bl	8001d3a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8001524:	201d      	movs	r0, #29
 8001526:	f000 fc24 	bl	8001d72 <HAL_NVIC_EnableIRQ>

    /* USER CODE END TIM3_MspInit 1 */

  }

}
 800152a:	bf00      	nop
 800152c:	3710      	adds	r7, #16
 800152e:	46bd      	mov	sp, r7
 8001530:	bd80      	pop	{r7, pc}
 8001532:	bf00      	nop
 8001534:	40000400 	.word	0x40000400
 8001538:	40023800 	.word	0x40023800

0800153c <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800153c:	b580      	push	{r7, lr}
 800153e:	b08e      	sub	sp, #56	@ 0x38
 8001540:	af00      	add	r7, sp, #0
 8001542:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001544:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001548:	2200      	movs	r2, #0
 800154a:	601a      	str	r2, [r3, #0]
 800154c:	605a      	str	r2, [r3, #4]
 800154e:	609a      	str	r2, [r3, #8]
 8001550:	60da      	str	r2, [r3, #12]
 8001552:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8001554:	687b      	ldr	r3, [r7, #4]
 8001556:	681b      	ldr	r3, [r3, #0]
 8001558:	4a83      	ldr	r2, [pc, #524]	@ (8001768 <HAL_UART_MspInit+0x22c>)
 800155a:	4293      	cmp	r3, r2
 800155c:	f040 8095 	bne.w	800168a <HAL_UART_MspInit+0x14e>
  {
    /* USER CODE BEGIN USART1_MspInit 0 */

    /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001560:	2300      	movs	r3, #0
 8001562:	623b      	str	r3, [r7, #32]
 8001564:	4b81      	ldr	r3, [pc, #516]	@ (800176c <HAL_UART_MspInit+0x230>)
 8001566:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001568:	4a80      	ldr	r2, [pc, #512]	@ (800176c <HAL_UART_MspInit+0x230>)
 800156a:	f043 0310 	orr.w	r3, r3, #16
 800156e:	6453      	str	r3, [r2, #68]	@ 0x44
 8001570:	4b7e      	ldr	r3, [pc, #504]	@ (800176c <HAL_UART_MspInit+0x230>)
 8001572:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001574:	f003 0310 	and.w	r3, r3, #16
 8001578:	623b      	str	r3, [r7, #32]
 800157a:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800157c:	2300      	movs	r3, #0
 800157e:	61fb      	str	r3, [r7, #28]
 8001580:	4b7a      	ldr	r3, [pc, #488]	@ (800176c <HAL_UART_MspInit+0x230>)
 8001582:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001584:	4a79      	ldr	r2, [pc, #484]	@ (800176c <HAL_UART_MspInit+0x230>)
 8001586:	f043 0301 	orr.w	r3, r3, #1
 800158a:	6313      	str	r3, [r2, #48]	@ 0x30
 800158c:	4b77      	ldr	r3, [pc, #476]	@ (800176c <HAL_UART_MspInit+0x230>)
 800158e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001590:	f003 0301 	and.w	r3, r3, #1
 8001594:	61fb      	str	r3, [r7, #28]
 8001596:	69fb      	ldr	r3, [r7, #28]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8001598:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 800159c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800159e:	2302      	movs	r3, #2
 80015a0:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015a2:	2300      	movs	r3, #0
 80015a4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80015a6:	2303      	movs	r3, #3
 80015a8:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80015aa:	2307      	movs	r3, #7
 80015ac:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80015ae:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80015b2:	4619      	mov	r1, r3
 80015b4:	486e      	ldr	r0, [pc, #440]	@ (8001770 <HAL_UART_MspInit+0x234>)
 80015b6:	f000 ff73 	bl	80024a0 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA2_Stream2;
 80015ba:	4b6e      	ldr	r3, [pc, #440]	@ (8001774 <HAL_UART_MspInit+0x238>)
 80015bc:	4a6e      	ldr	r2, [pc, #440]	@ (8001778 <HAL_UART_MspInit+0x23c>)
 80015be:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Channel = DMA_CHANNEL_4;
 80015c0:	4b6c      	ldr	r3, [pc, #432]	@ (8001774 <HAL_UART_MspInit+0x238>)
 80015c2:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 80015c6:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80015c8:	4b6a      	ldr	r3, [pc, #424]	@ (8001774 <HAL_UART_MspInit+0x238>)
 80015ca:	2200      	movs	r2, #0
 80015cc:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80015ce:	4b69      	ldr	r3, [pc, #420]	@ (8001774 <HAL_UART_MspInit+0x238>)
 80015d0:	2200      	movs	r2, #0
 80015d2:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 80015d4:	4b67      	ldr	r3, [pc, #412]	@ (8001774 <HAL_UART_MspInit+0x238>)
 80015d6:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80015da:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80015dc:	4b65      	ldr	r3, [pc, #404]	@ (8001774 <HAL_UART_MspInit+0x238>)
 80015de:	2200      	movs	r2, #0
 80015e0:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80015e2:	4b64      	ldr	r3, [pc, #400]	@ (8001774 <HAL_UART_MspInit+0x238>)
 80015e4:	2200      	movs	r2, #0
 80015e6:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_CIRCULAR;
 80015e8:	4b62      	ldr	r3, [pc, #392]	@ (8001774 <HAL_UART_MspInit+0x238>)
 80015ea:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80015ee:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 80015f0:	4b60      	ldr	r3, [pc, #384]	@ (8001774 <HAL_UART_MspInit+0x238>)
 80015f2:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 80015f6:	621a      	str	r2, [r3, #32]
    hdma_usart1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80015f8:	4b5e      	ldr	r3, [pc, #376]	@ (8001774 <HAL_UART_MspInit+0x238>)
 80015fa:	2200      	movs	r2, #0
 80015fc:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 80015fe:	485d      	ldr	r0, [pc, #372]	@ (8001774 <HAL_UART_MspInit+0x238>)
 8001600:	f000 fbd2 	bl	8001da8 <HAL_DMA_Init>
 8001604:	4603      	mov	r3, r0
 8001606:	2b00      	cmp	r3, #0
 8001608:	d001      	beq.n	800160e <HAL_UART_MspInit+0xd2>
    {
      Error_Handler();
 800160a:	f7ff ff41 	bl	8001490 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 800160e:	687b      	ldr	r3, [r7, #4]
 8001610:	4a58      	ldr	r2, [pc, #352]	@ (8001774 <HAL_UART_MspInit+0x238>)
 8001612:	63da      	str	r2, [r3, #60]	@ 0x3c
 8001614:	4a57      	ldr	r2, [pc, #348]	@ (8001774 <HAL_UART_MspInit+0x238>)
 8001616:	687b      	ldr	r3, [r7, #4]
 8001618:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA2_Stream7;
 800161a:	4b58      	ldr	r3, [pc, #352]	@ (800177c <HAL_UART_MspInit+0x240>)
 800161c:	4a58      	ldr	r2, [pc, #352]	@ (8001780 <HAL_UART_MspInit+0x244>)
 800161e:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Channel = DMA_CHANNEL_4;
 8001620:	4b56      	ldr	r3, [pc, #344]	@ (800177c <HAL_UART_MspInit+0x240>)
 8001622:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8001626:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001628:	4b54      	ldr	r3, [pc, #336]	@ (800177c <HAL_UART_MspInit+0x240>)
 800162a:	2240      	movs	r2, #64	@ 0x40
 800162c:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800162e:	4b53      	ldr	r3, [pc, #332]	@ (800177c <HAL_UART_MspInit+0x240>)
 8001630:	2200      	movs	r2, #0
 8001632:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001634:	4b51      	ldr	r3, [pc, #324]	@ (800177c <HAL_UART_MspInit+0x240>)
 8001636:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800163a:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800163c:	4b4f      	ldr	r3, [pc, #316]	@ (800177c <HAL_UART_MspInit+0x240>)
 800163e:	2200      	movs	r2, #0
 8001640:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001642:	4b4e      	ldr	r3, [pc, #312]	@ (800177c <HAL_UART_MspInit+0x240>)
 8001644:	2200      	movs	r2, #0
 8001646:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 8001648:	4b4c      	ldr	r3, [pc, #304]	@ (800177c <HAL_UART_MspInit+0x240>)
 800164a:	2200      	movs	r2, #0
 800164c:	61da      	str	r2, [r3, #28]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 800164e:	4b4b      	ldr	r3, [pc, #300]	@ (800177c <HAL_UART_MspInit+0x240>)
 8001650:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8001654:	621a      	str	r2, [r3, #32]
    hdma_usart1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001656:	4b49      	ldr	r3, [pc, #292]	@ (800177c <HAL_UART_MspInit+0x240>)
 8001658:	2200      	movs	r2, #0
 800165a:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 800165c:	4847      	ldr	r0, [pc, #284]	@ (800177c <HAL_UART_MspInit+0x240>)
 800165e:	f000 fba3 	bl	8001da8 <HAL_DMA_Init>
 8001662:	4603      	mov	r3, r0
 8001664:	2b00      	cmp	r3, #0
 8001666:	d001      	beq.n	800166c <HAL_UART_MspInit+0x130>
    {
      Error_Handler();
 8001668:	f7ff ff12 	bl	8001490 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart1_tx);
 800166c:	687b      	ldr	r3, [r7, #4]
 800166e:	4a43      	ldr	r2, [pc, #268]	@ (800177c <HAL_UART_MspInit+0x240>)
 8001670:	639a      	str	r2, [r3, #56]	@ 0x38
 8001672:	4a42      	ldr	r2, [pc, #264]	@ (800177c <HAL_UART_MspInit+0x240>)
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8001678:	2200      	movs	r2, #0
 800167a:	2100      	movs	r1, #0
 800167c:	2025      	movs	r0, #37	@ 0x25
 800167e:	f000 fb5c 	bl	8001d3a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8001682:	2025      	movs	r0, #37	@ 0x25
 8001684:	f000 fb75 	bl	8001d72 <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN USART6_MspInit 1 */

    /* USER CODE END USART6_MspInit 1 */
  }

}
 8001688:	e06a      	b.n	8001760 <HAL_UART_MspInit+0x224>
  else if(huart->Instance==USART2)
 800168a:	687b      	ldr	r3, [r7, #4]
 800168c:	681b      	ldr	r3, [r3, #0]
 800168e:	4a3d      	ldr	r2, [pc, #244]	@ (8001784 <HAL_UART_MspInit+0x248>)
 8001690:	4293      	cmp	r3, r2
 8001692:	d12c      	bne.n	80016ee <HAL_UART_MspInit+0x1b2>
    __HAL_RCC_USART2_CLK_ENABLE();
 8001694:	2300      	movs	r3, #0
 8001696:	61bb      	str	r3, [r7, #24]
 8001698:	4b34      	ldr	r3, [pc, #208]	@ (800176c <HAL_UART_MspInit+0x230>)
 800169a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800169c:	4a33      	ldr	r2, [pc, #204]	@ (800176c <HAL_UART_MspInit+0x230>)
 800169e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80016a2:	6413      	str	r3, [r2, #64]	@ 0x40
 80016a4:	4b31      	ldr	r3, [pc, #196]	@ (800176c <HAL_UART_MspInit+0x230>)
 80016a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80016a8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80016ac:	61bb      	str	r3, [r7, #24]
 80016ae:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80016b0:	2300      	movs	r3, #0
 80016b2:	617b      	str	r3, [r7, #20]
 80016b4:	4b2d      	ldr	r3, [pc, #180]	@ (800176c <HAL_UART_MspInit+0x230>)
 80016b6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016b8:	4a2c      	ldr	r2, [pc, #176]	@ (800176c <HAL_UART_MspInit+0x230>)
 80016ba:	f043 0301 	orr.w	r3, r3, #1
 80016be:	6313      	str	r3, [r2, #48]	@ 0x30
 80016c0:	4b2a      	ldr	r3, [pc, #168]	@ (800176c <HAL_UART_MspInit+0x230>)
 80016c2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016c4:	f003 0301 	and.w	r3, r3, #1
 80016c8:	617b      	str	r3, [r7, #20]
 80016ca:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80016cc:	230c      	movs	r3, #12
 80016ce:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80016d0:	2302      	movs	r3, #2
 80016d2:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016d4:	2300      	movs	r3, #0
 80016d6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80016d8:	2303      	movs	r3, #3
 80016da:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80016dc:	2307      	movs	r3, #7
 80016de:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80016e0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80016e4:	4619      	mov	r1, r3
 80016e6:	4822      	ldr	r0, [pc, #136]	@ (8001770 <HAL_UART_MspInit+0x234>)
 80016e8:	f000 feda 	bl	80024a0 <HAL_GPIO_Init>
}
 80016ec:	e038      	b.n	8001760 <HAL_UART_MspInit+0x224>
  else if(huart->Instance==USART6)
 80016ee:	687b      	ldr	r3, [r7, #4]
 80016f0:	681b      	ldr	r3, [r3, #0]
 80016f2:	4a25      	ldr	r2, [pc, #148]	@ (8001788 <HAL_UART_MspInit+0x24c>)
 80016f4:	4293      	cmp	r3, r2
 80016f6:	d133      	bne.n	8001760 <HAL_UART_MspInit+0x224>
    __HAL_RCC_USART6_CLK_ENABLE();
 80016f8:	2300      	movs	r3, #0
 80016fa:	613b      	str	r3, [r7, #16]
 80016fc:	4b1b      	ldr	r3, [pc, #108]	@ (800176c <HAL_UART_MspInit+0x230>)
 80016fe:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001700:	4a1a      	ldr	r2, [pc, #104]	@ (800176c <HAL_UART_MspInit+0x230>)
 8001702:	f043 0320 	orr.w	r3, r3, #32
 8001706:	6453      	str	r3, [r2, #68]	@ 0x44
 8001708:	4b18      	ldr	r3, [pc, #96]	@ (800176c <HAL_UART_MspInit+0x230>)
 800170a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800170c:	f003 0320 	and.w	r3, r3, #32
 8001710:	613b      	str	r3, [r7, #16]
 8001712:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001714:	2300      	movs	r3, #0
 8001716:	60fb      	str	r3, [r7, #12]
 8001718:	4b14      	ldr	r3, [pc, #80]	@ (800176c <HAL_UART_MspInit+0x230>)
 800171a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800171c:	4a13      	ldr	r2, [pc, #76]	@ (800176c <HAL_UART_MspInit+0x230>)
 800171e:	f043 0304 	orr.w	r3, r3, #4
 8001722:	6313      	str	r3, [r2, #48]	@ 0x30
 8001724:	4b11      	ldr	r3, [pc, #68]	@ (800176c <HAL_UART_MspInit+0x230>)
 8001726:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001728:	f003 0304 	and.w	r3, r3, #4
 800172c:	60fb      	str	r3, [r7, #12]
 800172e:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001730:	23c0      	movs	r3, #192	@ 0xc0
 8001732:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001734:	2302      	movs	r3, #2
 8001736:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001738:	2300      	movs	r3, #0
 800173a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800173c:	2303      	movs	r3, #3
 800173e:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8001740:	2308      	movs	r3, #8
 8001742:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001744:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001748:	4619      	mov	r1, r3
 800174a:	4810      	ldr	r0, [pc, #64]	@ (800178c <HAL_UART_MspInit+0x250>)
 800174c:	f000 fea8 	bl	80024a0 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART6_IRQn, 0, 0);
 8001750:	2200      	movs	r2, #0
 8001752:	2100      	movs	r1, #0
 8001754:	2047      	movs	r0, #71	@ 0x47
 8001756:	f000 faf0 	bl	8001d3a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
 800175a:	2047      	movs	r0, #71	@ 0x47
 800175c:	f000 fb09 	bl	8001d72 <HAL_NVIC_EnableIRQ>
}
 8001760:	bf00      	nop
 8001762:	3738      	adds	r7, #56	@ 0x38
 8001764:	46bd      	mov	sp, r7
 8001766:	bd80      	pop	{r7, pc}
 8001768:	40011000 	.word	0x40011000
 800176c:	40023800 	.word	0x40023800
 8001770:	40020000 	.word	0x40020000
 8001774:	20000a0c 	.word	0x20000a0c
 8001778:	40026440 	.word	0x40026440
 800177c:	20000a6c 	.word	0x20000a6c
 8001780:	400264b8 	.word	0x400264b8
 8001784:	40004400 	.word	0x40004400
 8001788:	40011400 	.word	0x40011400
 800178c:	40020800 	.word	0x40020800

08001790 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001790:	b480      	push	{r7}
 8001792:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001794:	bf00      	nop
 8001796:	e7fd      	b.n	8001794 <NMI_Handler+0x4>

08001798 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001798:	b480      	push	{r7}
 800179a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800179c:	bf00      	nop
 800179e:	e7fd      	b.n	800179c <HardFault_Handler+0x4>

080017a0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80017a0:	b480      	push	{r7}
 80017a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80017a4:	bf00      	nop
 80017a6:	e7fd      	b.n	80017a4 <MemManage_Handler+0x4>

080017a8 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80017a8:	b480      	push	{r7}
 80017aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80017ac:	bf00      	nop
 80017ae:	e7fd      	b.n	80017ac <BusFault_Handler+0x4>

080017b0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80017b0:	b480      	push	{r7}
 80017b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80017b4:	bf00      	nop
 80017b6:	e7fd      	b.n	80017b4 <UsageFault_Handler+0x4>

080017b8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80017b8:	b480      	push	{r7}
 80017ba:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80017bc:	bf00      	nop
 80017be:	46bd      	mov	sp, r7
 80017c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017c4:	4770      	bx	lr

080017c6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80017c6:	b480      	push	{r7}
 80017c8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80017ca:	bf00      	nop
 80017cc:	46bd      	mov	sp, r7
 80017ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017d2:	4770      	bx	lr

080017d4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80017d4:	b480      	push	{r7}
 80017d6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80017d8:	bf00      	nop
 80017da:	46bd      	mov	sp, r7
 80017dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017e0:	4770      	bx	lr

080017e2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80017e2:	b580      	push	{r7, lr}
 80017e4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80017e6:	f000 f989 	bl	8001afc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80017ea:	bf00      	nop
 80017ec:	bd80      	pop	{r7, pc}
	...

080017f0 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 80017f0:	b580      	push	{r7, lr}
 80017f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 80017f4:	4802      	ldr	r0, [pc, #8]	@ (8001800 <TIM3_IRQHandler+0x10>)
 80017f6:	f001 fde8 	bl	80033ca <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 80017fa:	bf00      	nop
 80017fc:	bd80      	pop	{r7, pc}
 80017fe:	bf00      	nop
 8001800:	200008ec 	.word	0x200008ec

08001804 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8001804:	b580      	push	{r7, lr}
 8001806:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8001808:	4802      	ldr	r0, [pc, #8]	@ (8001814 <USART1_IRQHandler+0x10>)
 800180a:	f002 fc49 	bl	80040a0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 800180e:	bf00      	nop
 8001810:	bd80      	pop	{r7, pc}
 8001812:	bf00      	nop
 8001814:	20000934 	.word	0x20000934

08001818 <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 8001818:	b580      	push	{r7, lr}
 800181a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 800181c:	4802      	ldr	r0, [pc, #8]	@ (8001828 <DMA2_Stream2_IRQHandler+0x10>)
 800181e:	f000 fc03 	bl	8002028 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 8001822:	bf00      	nop
 8001824:	bd80      	pop	{r7, pc}
 8001826:	bf00      	nop
 8001828:	20000a0c 	.word	0x20000a0c

0800182c <DMA2_Stream7_IRQHandler>:

/**
  * @brief This function handles DMA2 stream7 global interrupt.
  */
void DMA2_Stream7_IRQHandler(void)
{
 800182c:	b580      	push	{r7, lr}
 800182e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream7_IRQn 0 */

  /* USER CODE END DMA2_Stream7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 8001830:	4802      	ldr	r0, [pc, #8]	@ (800183c <DMA2_Stream7_IRQHandler+0x10>)
 8001832:	f000 fbf9 	bl	8002028 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream7_IRQn 1 */

  /* USER CODE END DMA2_Stream7_IRQn 1 */
}
 8001836:	bf00      	nop
 8001838:	bd80      	pop	{r7, pc}
 800183a:	bf00      	nop
 800183c:	20000a6c 	.word	0x20000a6c

08001840 <USART6_IRQHandler>:

/**
  * @brief This function handles USART6 global interrupt.
  */
void USART6_IRQHandler(void)
{
 8001840:	b580      	push	{r7, lr}
 8001842:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART6_IRQn 0 */

  /* USER CODE END USART6_IRQn 0 */
  HAL_UART_IRQHandler(&huart6);
 8001844:	4802      	ldr	r0, [pc, #8]	@ (8001850 <USART6_IRQHandler+0x10>)
 8001846:	f002 fc2b 	bl	80040a0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART6_IRQn 1 */

  /* USER CODE END USART6_IRQn 1 */
}
 800184a:	bf00      	nop
 800184c:	bd80      	pop	{r7, pc}
 800184e:	bf00      	nop
 8001850:	200009c4 	.word	0x200009c4

08001854 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001854:	b480      	push	{r7}
 8001856:	af00      	add	r7, sp, #0
  return 1;
 8001858:	2301      	movs	r3, #1
}
 800185a:	4618      	mov	r0, r3
 800185c:	46bd      	mov	sp, r7
 800185e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001862:	4770      	bx	lr

08001864 <_kill>:

int _kill(int pid, int sig)
{
 8001864:	b580      	push	{r7, lr}
 8001866:	b082      	sub	sp, #8
 8001868:	af00      	add	r7, sp, #0
 800186a:	6078      	str	r0, [r7, #4]
 800186c:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800186e:	f003 fe97 	bl	80055a0 <__errno>
 8001872:	4603      	mov	r3, r0
 8001874:	2216      	movs	r2, #22
 8001876:	601a      	str	r2, [r3, #0]
  return -1;
 8001878:	f04f 33ff 	mov.w	r3, #4294967295
}
 800187c:	4618      	mov	r0, r3
 800187e:	3708      	adds	r7, #8
 8001880:	46bd      	mov	sp, r7
 8001882:	bd80      	pop	{r7, pc}

08001884 <_exit>:

void _exit (int status)
{
 8001884:	b580      	push	{r7, lr}
 8001886:	b082      	sub	sp, #8
 8001888:	af00      	add	r7, sp, #0
 800188a:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 800188c:	f04f 31ff 	mov.w	r1, #4294967295
 8001890:	6878      	ldr	r0, [r7, #4]
 8001892:	f7ff ffe7 	bl	8001864 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001896:	bf00      	nop
 8001898:	e7fd      	b.n	8001896 <_exit+0x12>

0800189a <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800189a:	b580      	push	{r7, lr}
 800189c:	b086      	sub	sp, #24
 800189e:	af00      	add	r7, sp, #0
 80018a0:	60f8      	str	r0, [r7, #12]
 80018a2:	60b9      	str	r1, [r7, #8]
 80018a4:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80018a6:	2300      	movs	r3, #0
 80018a8:	617b      	str	r3, [r7, #20]
 80018aa:	e00a      	b.n	80018c2 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80018ac:	f3af 8000 	nop.w
 80018b0:	4601      	mov	r1, r0
 80018b2:	68bb      	ldr	r3, [r7, #8]
 80018b4:	1c5a      	adds	r2, r3, #1
 80018b6:	60ba      	str	r2, [r7, #8]
 80018b8:	b2ca      	uxtb	r2, r1
 80018ba:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80018bc:	697b      	ldr	r3, [r7, #20]
 80018be:	3301      	adds	r3, #1
 80018c0:	617b      	str	r3, [r7, #20]
 80018c2:	697a      	ldr	r2, [r7, #20]
 80018c4:	687b      	ldr	r3, [r7, #4]
 80018c6:	429a      	cmp	r2, r3
 80018c8:	dbf0      	blt.n	80018ac <_read+0x12>
  }

  return len;
 80018ca:	687b      	ldr	r3, [r7, #4]
}
 80018cc:	4618      	mov	r0, r3
 80018ce:	3718      	adds	r7, #24
 80018d0:	46bd      	mov	sp, r7
 80018d2:	bd80      	pop	{r7, pc}

080018d4 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80018d4:	b580      	push	{r7, lr}
 80018d6:	b086      	sub	sp, #24
 80018d8:	af00      	add	r7, sp, #0
 80018da:	60f8      	str	r0, [r7, #12]
 80018dc:	60b9      	str	r1, [r7, #8]
 80018de:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80018e0:	2300      	movs	r3, #0
 80018e2:	617b      	str	r3, [r7, #20]
 80018e4:	e009      	b.n	80018fa <_write+0x26>
  {
    __io_putchar(*ptr++);
 80018e6:	68bb      	ldr	r3, [r7, #8]
 80018e8:	1c5a      	adds	r2, r3, #1
 80018ea:	60ba      	str	r2, [r7, #8]
 80018ec:	781b      	ldrb	r3, [r3, #0]
 80018ee:	4618      	mov	r0, r3
 80018f0:	f7ff f8dc 	bl	8000aac <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80018f4:	697b      	ldr	r3, [r7, #20]
 80018f6:	3301      	adds	r3, #1
 80018f8:	617b      	str	r3, [r7, #20]
 80018fa:	697a      	ldr	r2, [r7, #20]
 80018fc:	687b      	ldr	r3, [r7, #4]
 80018fe:	429a      	cmp	r2, r3
 8001900:	dbf1      	blt.n	80018e6 <_write+0x12>
  }
  return len;
 8001902:	687b      	ldr	r3, [r7, #4]
}
 8001904:	4618      	mov	r0, r3
 8001906:	3718      	adds	r7, #24
 8001908:	46bd      	mov	sp, r7
 800190a:	bd80      	pop	{r7, pc}

0800190c <_close>:

int _close(int file)
{
 800190c:	b480      	push	{r7}
 800190e:	b083      	sub	sp, #12
 8001910:	af00      	add	r7, sp, #0
 8001912:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001914:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001918:	4618      	mov	r0, r3
 800191a:	370c      	adds	r7, #12
 800191c:	46bd      	mov	sp, r7
 800191e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001922:	4770      	bx	lr

08001924 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001924:	b480      	push	{r7}
 8001926:	b083      	sub	sp, #12
 8001928:	af00      	add	r7, sp, #0
 800192a:	6078      	str	r0, [r7, #4]
 800192c:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800192e:	683b      	ldr	r3, [r7, #0]
 8001930:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001934:	605a      	str	r2, [r3, #4]
  return 0;
 8001936:	2300      	movs	r3, #0
}
 8001938:	4618      	mov	r0, r3
 800193a:	370c      	adds	r7, #12
 800193c:	46bd      	mov	sp, r7
 800193e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001942:	4770      	bx	lr

08001944 <_isatty>:

int _isatty(int file)
{
 8001944:	b480      	push	{r7}
 8001946:	b083      	sub	sp, #12
 8001948:	af00      	add	r7, sp, #0
 800194a:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800194c:	2301      	movs	r3, #1
}
 800194e:	4618      	mov	r0, r3
 8001950:	370c      	adds	r7, #12
 8001952:	46bd      	mov	sp, r7
 8001954:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001958:	4770      	bx	lr

0800195a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800195a:	b480      	push	{r7}
 800195c:	b085      	sub	sp, #20
 800195e:	af00      	add	r7, sp, #0
 8001960:	60f8      	str	r0, [r7, #12]
 8001962:	60b9      	str	r1, [r7, #8]
 8001964:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001966:	2300      	movs	r3, #0
}
 8001968:	4618      	mov	r0, r3
 800196a:	3714      	adds	r7, #20
 800196c:	46bd      	mov	sp, r7
 800196e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001972:	4770      	bx	lr

08001974 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001974:	b580      	push	{r7, lr}
 8001976:	b086      	sub	sp, #24
 8001978:	af00      	add	r7, sp, #0
 800197a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800197c:	4a14      	ldr	r2, [pc, #80]	@ (80019d0 <_sbrk+0x5c>)
 800197e:	4b15      	ldr	r3, [pc, #84]	@ (80019d4 <_sbrk+0x60>)
 8001980:	1ad3      	subs	r3, r2, r3
 8001982:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001984:	697b      	ldr	r3, [r7, #20]
 8001986:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001988:	4b13      	ldr	r3, [pc, #76]	@ (80019d8 <_sbrk+0x64>)
 800198a:	681b      	ldr	r3, [r3, #0]
 800198c:	2b00      	cmp	r3, #0
 800198e:	d102      	bne.n	8001996 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001990:	4b11      	ldr	r3, [pc, #68]	@ (80019d8 <_sbrk+0x64>)
 8001992:	4a12      	ldr	r2, [pc, #72]	@ (80019dc <_sbrk+0x68>)
 8001994:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001996:	4b10      	ldr	r3, [pc, #64]	@ (80019d8 <_sbrk+0x64>)
 8001998:	681a      	ldr	r2, [r3, #0]
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	4413      	add	r3, r2
 800199e:	693a      	ldr	r2, [r7, #16]
 80019a0:	429a      	cmp	r2, r3
 80019a2:	d207      	bcs.n	80019b4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80019a4:	f003 fdfc 	bl	80055a0 <__errno>
 80019a8:	4603      	mov	r3, r0
 80019aa:	220c      	movs	r2, #12
 80019ac:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80019ae:	f04f 33ff 	mov.w	r3, #4294967295
 80019b2:	e009      	b.n	80019c8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80019b4:	4b08      	ldr	r3, [pc, #32]	@ (80019d8 <_sbrk+0x64>)
 80019b6:	681b      	ldr	r3, [r3, #0]
 80019b8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80019ba:	4b07      	ldr	r3, [pc, #28]	@ (80019d8 <_sbrk+0x64>)
 80019bc:	681a      	ldr	r2, [r3, #0]
 80019be:	687b      	ldr	r3, [r7, #4]
 80019c0:	4413      	add	r3, r2
 80019c2:	4a05      	ldr	r2, [pc, #20]	@ (80019d8 <_sbrk+0x64>)
 80019c4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80019c6:	68fb      	ldr	r3, [r7, #12]
}
 80019c8:	4618      	mov	r0, r3
 80019ca:	3718      	adds	r7, #24
 80019cc:	46bd      	mov	sp, r7
 80019ce:	bd80      	pop	{r7, pc}
 80019d0:	20020000 	.word	0x20020000
 80019d4:	00000400 	.word	0x00000400
 80019d8:	20000b1c 	.word	0x20000b1c
 80019dc:	20000c70 	.word	0x20000c70

080019e0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80019e0:	b480      	push	{r7}
 80019e2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80019e4:	4b06      	ldr	r3, [pc, #24]	@ (8001a00 <SystemInit+0x20>)
 80019e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80019ea:	4a05      	ldr	r2, [pc, #20]	@ (8001a00 <SystemInit+0x20>)
 80019ec:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80019f0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80019f4:	bf00      	nop
 80019f6:	46bd      	mov	sp, r7
 80019f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019fc:	4770      	bx	lr
 80019fe:	bf00      	nop
 8001a00:	e000ed00 	.word	0xe000ed00

08001a04 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8001a04:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001a3c <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001a08:	f7ff ffea 	bl	80019e0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001a0c:	480c      	ldr	r0, [pc, #48]	@ (8001a40 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001a0e:	490d      	ldr	r1, [pc, #52]	@ (8001a44 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001a10:	4a0d      	ldr	r2, [pc, #52]	@ (8001a48 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001a12:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001a14:	e002      	b.n	8001a1c <LoopCopyDataInit>

08001a16 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001a16:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001a18:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001a1a:	3304      	adds	r3, #4

08001a1c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001a1c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001a1e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001a20:	d3f9      	bcc.n	8001a16 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001a22:	4a0a      	ldr	r2, [pc, #40]	@ (8001a4c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001a24:	4c0a      	ldr	r4, [pc, #40]	@ (8001a50 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001a26:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001a28:	e001      	b.n	8001a2e <LoopFillZerobss>

08001a2a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001a2a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001a2c:	3204      	adds	r2, #4

08001a2e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001a2e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001a30:	d3fb      	bcc.n	8001a2a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001a32:	f003 fdbb 	bl	80055ac <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001a36:	f7ff f8ab 	bl	8000b90 <main>
  bx  lr    
 8001a3a:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8001a3c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001a40:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001a44:	20000074 	.word	0x20000074
  ldr r2, =_sidata
 8001a48:	08006a24 	.word	0x08006a24
  ldr r2, =_sbss
 8001a4c:	20000074 	.word	0x20000074
  ldr r4, =_ebss
 8001a50:	20000c70 	.word	0x20000c70

08001a54 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001a54:	e7fe      	b.n	8001a54 <ADC_IRQHandler>
	...

08001a58 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001a58:	b580      	push	{r7, lr}
 8001a5a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001a5c:	4b0e      	ldr	r3, [pc, #56]	@ (8001a98 <HAL_Init+0x40>)
 8001a5e:	681b      	ldr	r3, [r3, #0]
 8001a60:	4a0d      	ldr	r2, [pc, #52]	@ (8001a98 <HAL_Init+0x40>)
 8001a62:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001a66:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001a68:	4b0b      	ldr	r3, [pc, #44]	@ (8001a98 <HAL_Init+0x40>)
 8001a6a:	681b      	ldr	r3, [r3, #0]
 8001a6c:	4a0a      	ldr	r2, [pc, #40]	@ (8001a98 <HAL_Init+0x40>)
 8001a6e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001a72:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001a74:	4b08      	ldr	r3, [pc, #32]	@ (8001a98 <HAL_Init+0x40>)
 8001a76:	681b      	ldr	r3, [r3, #0]
 8001a78:	4a07      	ldr	r2, [pc, #28]	@ (8001a98 <HAL_Init+0x40>)
 8001a7a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001a7e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001a80:	2003      	movs	r0, #3
 8001a82:	f000 f94f 	bl	8001d24 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001a86:	200f      	movs	r0, #15
 8001a88:	f000 f808 	bl	8001a9c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001a8c:	f7ff fd06 	bl	800149c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001a90:	2300      	movs	r3, #0
}
 8001a92:	4618      	mov	r0, r3
 8001a94:	bd80      	pop	{r7, pc}
 8001a96:	bf00      	nop
 8001a98:	40023c00 	.word	0x40023c00

08001a9c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001a9c:	b580      	push	{r7, lr}
 8001a9e:	b082      	sub	sp, #8
 8001aa0:	af00      	add	r7, sp, #0
 8001aa2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001aa4:	4b12      	ldr	r3, [pc, #72]	@ (8001af0 <HAL_InitTick+0x54>)
 8001aa6:	681a      	ldr	r2, [r3, #0]
 8001aa8:	4b12      	ldr	r3, [pc, #72]	@ (8001af4 <HAL_InitTick+0x58>)
 8001aaa:	781b      	ldrb	r3, [r3, #0]
 8001aac:	4619      	mov	r1, r3
 8001aae:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001ab2:	fbb3 f3f1 	udiv	r3, r3, r1
 8001ab6:	fbb2 f3f3 	udiv	r3, r2, r3
 8001aba:	4618      	mov	r0, r3
 8001abc:	f000 f967 	bl	8001d8e <HAL_SYSTICK_Config>
 8001ac0:	4603      	mov	r3, r0
 8001ac2:	2b00      	cmp	r3, #0
 8001ac4:	d001      	beq.n	8001aca <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001ac6:	2301      	movs	r3, #1
 8001ac8:	e00e      	b.n	8001ae8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	2b0f      	cmp	r3, #15
 8001ace:	d80a      	bhi.n	8001ae6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001ad0:	2200      	movs	r2, #0
 8001ad2:	6879      	ldr	r1, [r7, #4]
 8001ad4:	f04f 30ff 	mov.w	r0, #4294967295
 8001ad8:	f000 f92f 	bl	8001d3a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001adc:	4a06      	ldr	r2, [pc, #24]	@ (8001af8 <HAL_InitTick+0x5c>)
 8001ade:	687b      	ldr	r3, [r7, #4]
 8001ae0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001ae2:	2300      	movs	r3, #0
 8001ae4:	e000      	b.n	8001ae8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001ae6:	2301      	movs	r3, #1
}
 8001ae8:	4618      	mov	r0, r3
 8001aea:	3708      	adds	r7, #8
 8001aec:	46bd      	mov	sp, r7
 8001aee:	bd80      	pop	{r7, pc}
 8001af0:	2000000c 	.word	0x2000000c
 8001af4:	20000014 	.word	0x20000014
 8001af8:	20000010 	.word	0x20000010

08001afc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001afc:	b480      	push	{r7}
 8001afe:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001b00:	4b06      	ldr	r3, [pc, #24]	@ (8001b1c <HAL_IncTick+0x20>)
 8001b02:	781b      	ldrb	r3, [r3, #0]
 8001b04:	461a      	mov	r2, r3
 8001b06:	4b06      	ldr	r3, [pc, #24]	@ (8001b20 <HAL_IncTick+0x24>)
 8001b08:	681b      	ldr	r3, [r3, #0]
 8001b0a:	4413      	add	r3, r2
 8001b0c:	4a04      	ldr	r2, [pc, #16]	@ (8001b20 <HAL_IncTick+0x24>)
 8001b0e:	6013      	str	r3, [r2, #0]
}
 8001b10:	bf00      	nop
 8001b12:	46bd      	mov	sp, r7
 8001b14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b18:	4770      	bx	lr
 8001b1a:	bf00      	nop
 8001b1c:	20000014 	.word	0x20000014
 8001b20:	20000b20 	.word	0x20000b20

08001b24 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001b24:	b480      	push	{r7}
 8001b26:	af00      	add	r7, sp, #0
  return uwTick;
 8001b28:	4b03      	ldr	r3, [pc, #12]	@ (8001b38 <HAL_GetTick+0x14>)
 8001b2a:	681b      	ldr	r3, [r3, #0]
}
 8001b2c:	4618      	mov	r0, r3
 8001b2e:	46bd      	mov	sp, r7
 8001b30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b34:	4770      	bx	lr
 8001b36:	bf00      	nop
 8001b38:	20000b20 	.word	0x20000b20

08001b3c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001b3c:	b580      	push	{r7, lr}
 8001b3e:	b084      	sub	sp, #16
 8001b40:	af00      	add	r7, sp, #0
 8001b42:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001b44:	f7ff ffee 	bl	8001b24 <HAL_GetTick>
 8001b48:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001b4e:	68fb      	ldr	r3, [r7, #12]
 8001b50:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001b54:	d005      	beq.n	8001b62 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001b56:	4b0a      	ldr	r3, [pc, #40]	@ (8001b80 <HAL_Delay+0x44>)
 8001b58:	781b      	ldrb	r3, [r3, #0]
 8001b5a:	461a      	mov	r2, r3
 8001b5c:	68fb      	ldr	r3, [r7, #12]
 8001b5e:	4413      	add	r3, r2
 8001b60:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001b62:	bf00      	nop
 8001b64:	f7ff ffde 	bl	8001b24 <HAL_GetTick>
 8001b68:	4602      	mov	r2, r0
 8001b6a:	68bb      	ldr	r3, [r7, #8]
 8001b6c:	1ad3      	subs	r3, r2, r3
 8001b6e:	68fa      	ldr	r2, [r7, #12]
 8001b70:	429a      	cmp	r2, r3
 8001b72:	d8f7      	bhi.n	8001b64 <HAL_Delay+0x28>
  {
  }
}
 8001b74:	bf00      	nop
 8001b76:	bf00      	nop
 8001b78:	3710      	adds	r7, #16
 8001b7a:	46bd      	mov	sp, r7
 8001b7c:	bd80      	pop	{r7, pc}
 8001b7e:	bf00      	nop
 8001b80:	20000014 	.word	0x20000014

08001b84 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001b84:	b480      	push	{r7}
 8001b86:	b085      	sub	sp, #20
 8001b88:	af00      	add	r7, sp, #0
 8001b8a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	f003 0307 	and.w	r3, r3, #7
 8001b92:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001b94:	4b0c      	ldr	r3, [pc, #48]	@ (8001bc8 <__NVIC_SetPriorityGrouping+0x44>)
 8001b96:	68db      	ldr	r3, [r3, #12]
 8001b98:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001b9a:	68ba      	ldr	r2, [r7, #8]
 8001b9c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001ba0:	4013      	ands	r3, r2
 8001ba2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001ba4:	68fb      	ldr	r3, [r7, #12]
 8001ba6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001ba8:	68bb      	ldr	r3, [r7, #8]
 8001baa:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001bac:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001bb0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001bb4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001bb6:	4a04      	ldr	r2, [pc, #16]	@ (8001bc8 <__NVIC_SetPriorityGrouping+0x44>)
 8001bb8:	68bb      	ldr	r3, [r7, #8]
 8001bba:	60d3      	str	r3, [r2, #12]
}
 8001bbc:	bf00      	nop
 8001bbe:	3714      	adds	r7, #20
 8001bc0:	46bd      	mov	sp, r7
 8001bc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bc6:	4770      	bx	lr
 8001bc8:	e000ed00 	.word	0xe000ed00

08001bcc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001bcc:	b480      	push	{r7}
 8001bce:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001bd0:	4b04      	ldr	r3, [pc, #16]	@ (8001be4 <__NVIC_GetPriorityGrouping+0x18>)
 8001bd2:	68db      	ldr	r3, [r3, #12]
 8001bd4:	0a1b      	lsrs	r3, r3, #8
 8001bd6:	f003 0307 	and.w	r3, r3, #7
}
 8001bda:	4618      	mov	r0, r3
 8001bdc:	46bd      	mov	sp, r7
 8001bde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001be2:	4770      	bx	lr
 8001be4:	e000ed00 	.word	0xe000ed00

08001be8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001be8:	b480      	push	{r7}
 8001bea:	b083      	sub	sp, #12
 8001bec:	af00      	add	r7, sp, #0
 8001bee:	4603      	mov	r3, r0
 8001bf0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001bf2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001bf6:	2b00      	cmp	r3, #0
 8001bf8:	db0b      	blt.n	8001c12 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001bfa:	79fb      	ldrb	r3, [r7, #7]
 8001bfc:	f003 021f 	and.w	r2, r3, #31
 8001c00:	4907      	ldr	r1, [pc, #28]	@ (8001c20 <__NVIC_EnableIRQ+0x38>)
 8001c02:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c06:	095b      	lsrs	r3, r3, #5
 8001c08:	2001      	movs	r0, #1
 8001c0a:	fa00 f202 	lsl.w	r2, r0, r2
 8001c0e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001c12:	bf00      	nop
 8001c14:	370c      	adds	r7, #12
 8001c16:	46bd      	mov	sp, r7
 8001c18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c1c:	4770      	bx	lr
 8001c1e:	bf00      	nop
 8001c20:	e000e100 	.word	0xe000e100

08001c24 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001c24:	b480      	push	{r7}
 8001c26:	b083      	sub	sp, #12
 8001c28:	af00      	add	r7, sp, #0
 8001c2a:	4603      	mov	r3, r0
 8001c2c:	6039      	str	r1, [r7, #0]
 8001c2e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001c30:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c34:	2b00      	cmp	r3, #0
 8001c36:	db0a      	blt.n	8001c4e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001c38:	683b      	ldr	r3, [r7, #0]
 8001c3a:	b2da      	uxtb	r2, r3
 8001c3c:	490c      	ldr	r1, [pc, #48]	@ (8001c70 <__NVIC_SetPriority+0x4c>)
 8001c3e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c42:	0112      	lsls	r2, r2, #4
 8001c44:	b2d2      	uxtb	r2, r2
 8001c46:	440b      	add	r3, r1
 8001c48:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001c4c:	e00a      	b.n	8001c64 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001c4e:	683b      	ldr	r3, [r7, #0]
 8001c50:	b2da      	uxtb	r2, r3
 8001c52:	4908      	ldr	r1, [pc, #32]	@ (8001c74 <__NVIC_SetPriority+0x50>)
 8001c54:	79fb      	ldrb	r3, [r7, #7]
 8001c56:	f003 030f 	and.w	r3, r3, #15
 8001c5a:	3b04      	subs	r3, #4
 8001c5c:	0112      	lsls	r2, r2, #4
 8001c5e:	b2d2      	uxtb	r2, r2
 8001c60:	440b      	add	r3, r1
 8001c62:	761a      	strb	r2, [r3, #24]
}
 8001c64:	bf00      	nop
 8001c66:	370c      	adds	r7, #12
 8001c68:	46bd      	mov	sp, r7
 8001c6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c6e:	4770      	bx	lr
 8001c70:	e000e100 	.word	0xe000e100
 8001c74:	e000ed00 	.word	0xe000ed00

08001c78 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001c78:	b480      	push	{r7}
 8001c7a:	b089      	sub	sp, #36	@ 0x24
 8001c7c:	af00      	add	r7, sp, #0
 8001c7e:	60f8      	str	r0, [r7, #12]
 8001c80:	60b9      	str	r1, [r7, #8]
 8001c82:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001c84:	68fb      	ldr	r3, [r7, #12]
 8001c86:	f003 0307 	and.w	r3, r3, #7
 8001c8a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001c8c:	69fb      	ldr	r3, [r7, #28]
 8001c8e:	f1c3 0307 	rsb	r3, r3, #7
 8001c92:	2b04      	cmp	r3, #4
 8001c94:	bf28      	it	cs
 8001c96:	2304      	movcs	r3, #4
 8001c98:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001c9a:	69fb      	ldr	r3, [r7, #28]
 8001c9c:	3304      	adds	r3, #4
 8001c9e:	2b06      	cmp	r3, #6
 8001ca0:	d902      	bls.n	8001ca8 <NVIC_EncodePriority+0x30>
 8001ca2:	69fb      	ldr	r3, [r7, #28]
 8001ca4:	3b03      	subs	r3, #3
 8001ca6:	e000      	b.n	8001caa <NVIC_EncodePriority+0x32>
 8001ca8:	2300      	movs	r3, #0
 8001caa:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001cac:	f04f 32ff 	mov.w	r2, #4294967295
 8001cb0:	69bb      	ldr	r3, [r7, #24]
 8001cb2:	fa02 f303 	lsl.w	r3, r2, r3
 8001cb6:	43da      	mvns	r2, r3
 8001cb8:	68bb      	ldr	r3, [r7, #8]
 8001cba:	401a      	ands	r2, r3
 8001cbc:	697b      	ldr	r3, [r7, #20]
 8001cbe:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001cc0:	f04f 31ff 	mov.w	r1, #4294967295
 8001cc4:	697b      	ldr	r3, [r7, #20]
 8001cc6:	fa01 f303 	lsl.w	r3, r1, r3
 8001cca:	43d9      	mvns	r1, r3
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001cd0:	4313      	orrs	r3, r2
         );
}
 8001cd2:	4618      	mov	r0, r3
 8001cd4:	3724      	adds	r7, #36	@ 0x24
 8001cd6:	46bd      	mov	sp, r7
 8001cd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cdc:	4770      	bx	lr
	...

08001ce0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001ce0:	b580      	push	{r7, lr}
 8001ce2:	b082      	sub	sp, #8
 8001ce4:	af00      	add	r7, sp, #0
 8001ce6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	3b01      	subs	r3, #1
 8001cec:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001cf0:	d301      	bcc.n	8001cf6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001cf2:	2301      	movs	r3, #1
 8001cf4:	e00f      	b.n	8001d16 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001cf6:	4a0a      	ldr	r2, [pc, #40]	@ (8001d20 <SysTick_Config+0x40>)
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	3b01      	subs	r3, #1
 8001cfc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001cfe:	210f      	movs	r1, #15
 8001d00:	f04f 30ff 	mov.w	r0, #4294967295
 8001d04:	f7ff ff8e 	bl	8001c24 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001d08:	4b05      	ldr	r3, [pc, #20]	@ (8001d20 <SysTick_Config+0x40>)
 8001d0a:	2200      	movs	r2, #0
 8001d0c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001d0e:	4b04      	ldr	r3, [pc, #16]	@ (8001d20 <SysTick_Config+0x40>)
 8001d10:	2207      	movs	r2, #7
 8001d12:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001d14:	2300      	movs	r3, #0
}
 8001d16:	4618      	mov	r0, r3
 8001d18:	3708      	adds	r7, #8
 8001d1a:	46bd      	mov	sp, r7
 8001d1c:	bd80      	pop	{r7, pc}
 8001d1e:	bf00      	nop
 8001d20:	e000e010 	.word	0xe000e010

08001d24 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001d24:	b580      	push	{r7, lr}
 8001d26:	b082      	sub	sp, #8
 8001d28:	af00      	add	r7, sp, #0
 8001d2a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001d2c:	6878      	ldr	r0, [r7, #4]
 8001d2e:	f7ff ff29 	bl	8001b84 <__NVIC_SetPriorityGrouping>
}
 8001d32:	bf00      	nop
 8001d34:	3708      	adds	r7, #8
 8001d36:	46bd      	mov	sp, r7
 8001d38:	bd80      	pop	{r7, pc}

08001d3a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001d3a:	b580      	push	{r7, lr}
 8001d3c:	b086      	sub	sp, #24
 8001d3e:	af00      	add	r7, sp, #0
 8001d40:	4603      	mov	r3, r0
 8001d42:	60b9      	str	r1, [r7, #8]
 8001d44:	607a      	str	r2, [r7, #4]
 8001d46:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001d48:	2300      	movs	r3, #0
 8001d4a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001d4c:	f7ff ff3e 	bl	8001bcc <__NVIC_GetPriorityGrouping>
 8001d50:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001d52:	687a      	ldr	r2, [r7, #4]
 8001d54:	68b9      	ldr	r1, [r7, #8]
 8001d56:	6978      	ldr	r0, [r7, #20]
 8001d58:	f7ff ff8e 	bl	8001c78 <NVIC_EncodePriority>
 8001d5c:	4602      	mov	r2, r0
 8001d5e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001d62:	4611      	mov	r1, r2
 8001d64:	4618      	mov	r0, r3
 8001d66:	f7ff ff5d 	bl	8001c24 <__NVIC_SetPriority>
}
 8001d6a:	bf00      	nop
 8001d6c:	3718      	adds	r7, #24
 8001d6e:	46bd      	mov	sp, r7
 8001d70:	bd80      	pop	{r7, pc}

08001d72 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001d72:	b580      	push	{r7, lr}
 8001d74:	b082      	sub	sp, #8
 8001d76:	af00      	add	r7, sp, #0
 8001d78:	4603      	mov	r3, r0
 8001d7a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001d7c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d80:	4618      	mov	r0, r3
 8001d82:	f7ff ff31 	bl	8001be8 <__NVIC_EnableIRQ>
}
 8001d86:	bf00      	nop
 8001d88:	3708      	adds	r7, #8
 8001d8a:	46bd      	mov	sp, r7
 8001d8c:	bd80      	pop	{r7, pc}

08001d8e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001d8e:	b580      	push	{r7, lr}
 8001d90:	b082      	sub	sp, #8
 8001d92:	af00      	add	r7, sp, #0
 8001d94:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001d96:	6878      	ldr	r0, [r7, #4]
 8001d98:	f7ff ffa2 	bl	8001ce0 <SysTick_Config>
 8001d9c:	4603      	mov	r3, r0
}
 8001d9e:	4618      	mov	r0, r3
 8001da0:	3708      	adds	r7, #8
 8001da2:	46bd      	mov	sp, r7
 8001da4:	bd80      	pop	{r7, pc}
	...

08001da8 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001da8:	b580      	push	{r7, lr}
 8001daa:	b086      	sub	sp, #24
 8001dac:	af00      	add	r7, sp, #0
 8001dae:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8001db0:	2300      	movs	r3, #0
 8001db2:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8001db4:	f7ff feb6 	bl	8001b24 <HAL_GetTick>
 8001db8:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	2b00      	cmp	r3, #0
 8001dbe:	d101      	bne.n	8001dc4 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8001dc0:	2301      	movs	r3, #1
 8001dc2:	e099      	b.n	8001ef8 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	2202      	movs	r2, #2
 8001dc8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	2200      	movs	r2, #0
 8001dd0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	681b      	ldr	r3, [r3, #0]
 8001dd8:	681a      	ldr	r2, [r3, #0]
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	681b      	ldr	r3, [r3, #0]
 8001dde:	f022 0201 	bic.w	r2, r2, #1
 8001de2:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001de4:	e00f      	b.n	8001e06 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001de6:	f7ff fe9d 	bl	8001b24 <HAL_GetTick>
 8001dea:	4602      	mov	r2, r0
 8001dec:	693b      	ldr	r3, [r7, #16]
 8001dee:	1ad3      	subs	r3, r2, r3
 8001df0:	2b05      	cmp	r3, #5
 8001df2:	d908      	bls.n	8001e06 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	2220      	movs	r2, #32
 8001df8:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	2203      	movs	r2, #3
 8001dfe:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8001e02:	2303      	movs	r3, #3
 8001e04:	e078      	b.n	8001ef8 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	681b      	ldr	r3, [r3, #0]
 8001e0a:	681b      	ldr	r3, [r3, #0]
 8001e0c:	f003 0301 	and.w	r3, r3, #1
 8001e10:	2b00      	cmp	r3, #0
 8001e12:	d1e8      	bne.n	8001de6 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	681b      	ldr	r3, [r3, #0]
 8001e18:	681b      	ldr	r3, [r3, #0]
 8001e1a:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8001e1c:	697a      	ldr	r2, [r7, #20]
 8001e1e:	4b38      	ldr	r3, [pc, #224]	@ (8001f00 <HAL_DMA_Init+0x158>)
 8001e20:	4013      	ands	r3, r2
 8001e22:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	685a      	ldr	r2, [r3, #4]
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	689b      	ldr	r3, [r3, #8]
 8001e2c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001e32:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	691b      	ldr	r3, [r3, #16]
 8001e38:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001e3e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	699b      	ldr	r3, [r3, #24]
 8001e44:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001e4a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	6a1b      	ldr	r3, [r3, #32]
 8001e50:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001e52:	697a      	ldr	r2, [r7, #20]
 8001e54:	4313      	orrs	r3, r2
 8001e56:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001e5c:	2b04      	cmp	r3, #4
 8001e5e:	d107      	bne.n	8001e70 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e68:	4313      	orrs	r3, r2
 8001e6a:	697a      	ldr	r2, [r7, #20]
 8001e6c:	4313      	orrs	r3, r2
 8001e6e:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	681b      	ldr	r3, [r3, #0]
 8001e74:	697a      	ldr	r2, [r7, #20]
 8001e76:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	681b      	ldr	r3, [r3, #0]
 8001e7c:	695b      	ldr	r3, [r3, #20]
 8001e7e:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8001e80:	697b      	ldr	r3, [r7, #20]
 8001e82:	f023 0307 	bic.w	r3, r3, #7
 8001e86:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001e8c:	697a      	ldr	r2, [r7, #20]
 8001e8e:	4313      	orrs	r3, r2
 8001e90:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001e96:	2b04      	cmp	r3, #4
 8001e98:	d117      	bne.n	8001eca <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001e9e:	697a      	ldr	r2, [r7, #20]
 8001ea0:	4313      	orrs	r3, r2
 8001ea2:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001ea8:	2b00      	cmp	r3, #0
 8001eaa:	d00e      	beq.n	8001eca <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8001eac:	6878      	ldr	r0, [r7, #4]
 8001eae:	f000 fa7b 	bl	80023a8 <DMA_CheckFifoParam>
 8001eb2:	4603      	mov	r3, r0
 8001eb4:	2b00      	cmp	r3, #0
 8001eb6:	d008      	beq.n	8001eca <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	2240      	movs	r2, #64	@ 0x40
 8001ebc:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	2201      	movs	r2, #1
 8001ec2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8001ec6:	2301      	movs	r3, #1
 8001ec8:	e016      	b.n	8001ef8 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	681b      	ldr	r3, [r3, #0]
 8001ece:	697a      	ldr	r2, [r7, #20]
 8001ed0:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8001ed2:	6878      	ldr	r0, [r7, #4]
 8001ed4:	f000 fa32 	bl	800233c <DMA_CalcBaseAndBitshift>
 8001ed8:	4603      	mov	r3, r0
 8001eda:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001ee0:	223f      	movs	r2, #63	@ 0x3f
 8001ee2:	409a      	lsls	r2, r3
 8001ee4:	68fb      	ldr	r3, [r7, #12]
 8001ee6:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	2200      	movs	r2, #0
 8001eec:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	2201      	movs	r2, #1
 8001ef2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8001ef6:	2300      	movs	r3, #0
}
 8001ef8:	4618      	mov	r0, r3
 8001efa:	3718      	adds	r7, #24
 8001efc:	46bd      	mov	sp, r7
 8001efe:	bd80      	pop	{r7, pc}
 8001f00:	f010803f 	.word	0xf010803f

08001f04 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001f04:	b580      	push	{r7, lr}
 8001f06:	b084      	sub	sp, #16
 8001f08:	af00      	add	r7, sp, #0
 8001f0a:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001f10:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8001f12:	f7ff fe07 	bl	8001b24 <HAL_GetTick>
 8001f16:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001f1e:	b2db      	uxtb	r3, r3
 8001f20:	2b02      	cmp	r3, #2
 8001f22:	d008      	beq.n	8001f36 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	2280      	movs	r2, #128	@ 0x80
 8001f28:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	2200      	movs	r2, #0
 8001f2e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8001f32:	2301      	movs	r3, #1
 8001f34:	e052      	b.n	8001fdc <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	681b      	ldr	r3, [r3, #0]
 8001f3a:	681a      	ldr	r2, [r3, #0]
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	681b      	ldr	r3, [r3, #0]
 8001f40:	f022 0216 	bic.w	r2, r2, #22
 8001f44:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	681b      	ldr	r3, [r3, #0]
 8001f4a:	695a      	ldr	r2, [r3, #20]
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	681b      	ldr	r3, [r3, #0]
 8001f50:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8001f54:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f5a:	2b00      	cmp	r3, #0
 8001f5c:	d103      	bne.n	8001f66 <HAL_DMA_Abort+0x62>
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001f62:	2b00      	cmp	r3, #0
 8001f64:	d007      	beq.n	8001f76 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	681b      	ldr	r3, [r3, #0]
 8001f6a:	681a      	ldr	r2, [r3, #0]
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	681b      	ldr	r3, [r3, #0]
 8001f70:	f022 0208 	bic.w	r2, r2, #8
 8001f74:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	681b      	ldr	r3, [r3, #0]
 8001f7a:	681a      	ldr	r2, [r3, #0]
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	681b      	ldr	r3, [r3, #0]
 8001f80:	f022 0201 	bic.w	r2, r2, #1
 8001f84:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001f86:	e013      	b.n	8001fb0 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001f88:	f7ff fdcc 	bl	8001b24 <HAL_GetTick>
 8001f8c:	4602      	mov	r2, r0
 8001f8e:	68bb      	ldr	r3, [r7, #8]
 8001f90:	1ad3      	subs	r3, r2, r3
 8001f92:	2b05      	cmp	r3, #5
 8001f94:	d90c      	bls.n	8001fb0 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	2220      	movs	r2, #32
 8001f9a:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	2203      	movs	r2, #3
 8001fa0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	2200      	movs	r2, #0
 8001fa8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8001fac:	2303      	movs	r3, #3
 8001fae:	e015      	b.n	8001fdc <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	681b      	ldr	r3, [r3, #0]
 8001fb4:	681b      	ldr	r3, [r3, #0]
 8001fb6:	f003 0301 	and.w	r3, r3, #1
 8001fba:	2b00      	cmp	r3, #0
 8001fbc:	d1e4      	bne.n	8001f88 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001fc2:	223f      	movs	r2, #63	@ 0x3f
 8001fc4:	409a      	lsls	r2, r3
 8001fc6:	68fb      	ldr	r3, [r7, #12]
 8001fc8:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	2201      	movs	r2, #1
 8001fce:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	2200      	movs	r2, #0
 8001fd6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8001fda:	2300      	movs	r3, #0
}
 8001fdc:	4618      	mov	r0, r3
 8001fde:	3710      	adds	r7, #16
 8001fe0:	46bd      	mov	sp, r7
 8001fe2:	bd80      	pop	{r7, pc}

08001fe4 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001fe4:	b480      	push	{r7}
 8001fe6:	b083      	sub	sp, #12
 8001fe8:	af00      	add	r7, sp, #0
 8001fea:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001ff2:	b2db      	uxtb	r3, r3
 8001ff4:	2b02      	cmp	r3, #2
 8001ff6:	d004      	beq.n	8002002 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	2280      	movs	r2, #128	@ 0x80
 8001ffc:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8001ffe:	2301      	movs	r3, #1
 8002000:	e00c      	b.n	800201c <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	2205      	movs	r2, #5
 8002006:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	681b      	ldr	r3, [r3, #0]
 800200e:	681a      	ldr	r2, [r3, #0]
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	681b      	ldr	r3, [r3, #0]
 8002014:	f022 0201 	bic.w	r2, r2, #1
 8002018:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800201a:	2300      	movs	r3, #0
}
 800201c:	4618      	mov	r0, r3
 800201e:	370c      	adds	r7, #12
 8002020:	46bd      	mov	sp, r7
 8002022:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002026:	4770      	bx	lr

08002028 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002028:	b580      	push	{r7, lr}
 800202a:	b086      	sub	sp, #24
 800202c:	af00      	add	r7, sp, #0
 800202e:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8002030:	2300      	movs	r3, #0
 8002032:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8002034:	4b8e      	ldr	r3, [pc, #568]	@ (8002270 <HAL_DMA_IRQHandler+0x248>)
 8002036:	681b      	ldr	r3, [r3, #0]
 8002038:	4a8e      	ldr	r2, [pc, #568]	@ (8002274 <HAL_DMA_IRQHandler+0x24c>)
 800203a:	fba2 2303 	umull	r2, r3, r2, r3
 800203e:	0a9b      	lsrs	r3, r3, #10
 8002040:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002046:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8002048:	693b      	ldr	r3, [r7, #16]
 800204a:	681b      	ldr	r3, [r3, #0]
 800204c:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002052:	2208      	movs	r2, #8
 8002054:	409a      	lsls	r2, r3
 8002056:	68fb      	ldr	r3, [r7, #12]
 8002058:	4013      	ands	r3, r2
 800205a:	2b00      	cmp	r3, #0
 800205c:	d01a      	beq.n	8002094 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	681b      	ldr	r3, [r3, #0]
 8002062:	681b      	ldr	r3, [r3, #0]
 8002064:	f003 0304 	and.w	r3, r3, #4
 8002068:	2b00      	cmp	r3, #0
 800206a:	d013      	beq.n	8002094 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	681b      	ldr	r3, [r3, #0]
 8002070:	681a      	ldr	r2, [r3, #0]
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	681b      	ldr	r3, [r3, #0]
 8002076:	f022 0204 	bic.w	r2, r2, #4
 800207a:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002080:	2208      	movs	r2, #8
 8002082:	409a      	lsls	r2, r3
 8002084:	693b      	ldr	r3, [r7, #16]
 8002086:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800208c:	f043 0201 	orr.w	r2, r3, #1
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002098:	2201      	movs	r2, #1
 800209a:	409a      	lsls	r2, r3
 800209c:	68fb      	ldr	r3, [r7, #12]
 800209e:	4013      	ands	r3, r2
 80020a0:	2b00      	cmp	r3, #0
 80020a2:	d012      	beq.n	80020ca <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	681b      	ldr	r3, [r3, #0]
 80020a8:	695b      	ldr	r3, [r3, #20]
 80020aa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80020ae:	2b00      	cmp	r3, #0
 80020b0:	d00b      	beq.n	80020ca <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80020b6:	2201      	movs	r2, #1
 80020b8:	409a      	lsls	r2, r3
 80020ba:	693b      	ldr	r3, [r7, #16]
 80020bc:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80020c2:	f043 0202 	orr.w	r2, r3, #2
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80020ce:	2204      	movs	r2, #4
 80020d0:	409a      	lsls	r2, r3
 80020d2:	68fb      	ldr	r3, [r7, #12]
 80020d4:	4013      	ands	r3, r2
 80020d6:	2b00      	cmp	r3, #0
 80020d8:	d012      	beq.n	8002100 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	681b      	ldr	r3, [r3, #0]
 80020de:	681b      	ldr	r3, [r3, #0]
 80020e0:	f003 0302 	and.w	r3, r3, #2
 80020e4:	2b00      	cmp	r3, #0
 80020e6:	d00b      	beq.n	8002100 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80020ec:	2204      	movs	r2, #4
 80020ee:	409a      	lsls	r2, r3
 80020f0:	693b      	ldr	r3, [r7, #16]
 80020f2:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80020f8:	f043 0204 	orr.w	r2, r3, #4
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002104:	2210      	movs	r2, #16
 8002106:	409a      	lsls	r2, r3
 8002108:	68fb      	ldr	r3, [r7, #12]
 800210a:	4013      	ands	r3, r2
 800210c:	2b00      	cmp	r3, #0
 800210e:	d043      	beq.n	8002198 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	681b      	ldr	r3, [r3, #0]
 8002114:	681b      	ldr	r3, [r3, #0]
 8002116:	f003 0308 	and.w	r3, r3, #8
 800211a:	2b00      	cmp	r3, #0
 800211c:	d03c      	beq.n	8002198 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002122:	2210      	movs	r2, #16
 8002124:	409a      	lsls	r2, r3
 8002126:	693b      	ldr	r3, [r7, #16]
 8002128:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	681b      	ldr	r3, [r3, #0]
 800212e:	681b      	ldr	r3, [r3, #0]
 8002130:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002134:	2b00      	cmp	r3, #0
 8002136:	d018      	beq.n	800216a <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	681b      	ldr	r3, [r3, #0]
 800213c:	681b      	ldr	r3, [r3, #0]
 800213e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002142:	2b00      	cmp	r3, #0
 8002144:	d108      	bne.n	8002158 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800214a:	2b00      	cmp	r3, #0
 800214c:	d024      	beq.n	8002198 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002152:	6878      	ldr	r0, [r7, #4]
 8002154:	4798      	blx	r3
 8002156:	e01f      	b.n	8002198 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800215c:	2b00      	cmp	r3, #0
 800215e:	d01b      	beq.n	8002198 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002164:	6878      	ldr	r0, [r7, #4]
 8002166:	4798      	blx	r3
 8002168:	e016      	b.n	8002198 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	681b      	ldr	r3, [r3, #0]
 800216e:	681b      	ldr	r3, [r3, #0]
 8002170:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002174:	2b00      	cmp	r3, #0
 8002176:	d107      	bne.n	8002188 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	681b      	ldr	r3, [r3, #0]
 800217c:	681a      	ldr	r2, [r3, #0]
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	681b      	ldr	r3, [r3, #0]
 8002182:	f022 0208 	bic.w	r2, r2, #8
 8002186:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800218c:	2b00      	cmp	r3, #0
 800218e:	d003      	beq.n	8002198 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002194:	6878      	ldr	r0, [r7, #4]
 8002196:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800219c:	2220      	movs	r2, #32
 800219e:	409a      	lsls	r2, r3
 80021a0:	68fb      	ldr	r3, [r7, #12]
 80021a2:	4013      	ands	r3, r2
 80021a4:	2b00      	cmp	r3, #0
 80021a6:	f000 808f 	beq.w	80022c8 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	681b      	ldr	r3, [r3, #0]
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	f003 0310 	and.w	r3, r3, #16
 80021b4:	2b00      	cmp	r3, #0
 80021b6:	f000 8087 	beq.w	80022c8 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80021be:	2220      	movs	r2, #32
 80021c0:	409a      	lsls	r2, r3
 80021c2:	693b      	ldr	r3, [r7, #16]
 80021c4:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80021cc:	b2db      	uxtb	r3, r3
 80021ce:	2b05      	cmp	r3, #5
 80021d0:	d136      	bne.n	8002240 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	681b      	ldr	r3, [r3, #0]
 80021d6:	681a      	ldr	r2, [r3, #0]
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	681b      	ldr	r3, [r3, #0]
 80021dc:	f022 0216 	bic.w	r2, r2, #22
 80021e0:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	681b      	ldr	r3, [r3, #0]
 80021e6:	695a      	ldr	r2, [r3, #20]
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	681b      	ldr	r3, [r3, #0]
 80021ec:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80021f0:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80021f6:	2b00      	cmp	r3, #0
 80021f8:	d103      	bne.n	8002202 <HAL_DMA_IRQHandler+0x1da>
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80021fe:	2b00      	cmp	r3, #0
 8002200:	d007      	beq.n	8002212 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	681b      	ldr	r3, [r3, #0]
 8002206:	681a      	ldr	r2, [r3, #0]
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	681b      	ldr	r3, [r3, #0]
 800220c:	f022 0208 	bic.w	r2, r2, #8
 8002210:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002216:	223f      	movs	r2, #63	@ 0x3f
 8002218:	409a      	lsls	r2, r3
 800221a:	693b      	ldr	r3, [r7, #16]
 800221c:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	2201      	movs	r2, #1
 8002222:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	2200      	movs	r2, #0
 800222a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002232:	2b00      	cmp	r3, #0
 8002234:	d07e      	beq.n	8002334 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800223a:	6878      	ldr	r0, [r7, #4]
 800223c:	4798      	blx	r3
        }
        return;
 800223e:	e079      	b.n	8002334 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	681b      	ldr	r3, [r3, #0]
 8002244:	681b      	ldr	r3, [r3, #0]
 8002246:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800224a:	2b00      	cmp	r3, #0
 800224c:	d01d      	beq.n	800228a <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	681b      	ldr	r3, [r3, #0]
 8002252:	681b      	ldr	r3, [r3, #0]
 8002254:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002258:	2b00      	cmp	r3, #0
 800225a:	d10d      	bne.n	8002278 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002260:	2b00      	cmp	r3, #0
 8002262:	d031      	beq.n	80022c8 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002268:	6878      	ldr	r0, [r7, #4]
 800226a:	4798      	blx	r3
 800226c:	e02c      	b.n	80022c8 <HAL_DMA_IRQHandler+0x2a0>
 800226e:	bf00      	nop
 8002270:	2000000c 	.word	0x2000000c
 8002274:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800227c:	2b00      	cmp	r3, #0
 800227e:	d023      	beq.n	80022c8 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002284:	6878      	ldr	r0, [r7, #4]
 8002286:	4798      	blx	r3
 8002288:	e01e      	b.n	80022c8 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	681b      	ldr	r3, [r3, #0]
 800228e:	681b      	ldr	r3, [r3, #0]
 8002290:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002294:	2b00      	cmp	r3, #0
 8002296:	d10f      	bne.n	80022b8 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	681b      	ldr	r3, [r3, #0]
 800229c:	681a      	ldr	r2, [r3, #0]
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	681b      	ldr	r3, [r3, #0]
 80022a2:	f022 0210 	bic.w	r2, r2, #16
 80022a6:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	2201      	movs	r2, #1
 80022ac:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	2200      	movs	r2, #0
 80022b4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80022bc:	2b00      	cmp	r3, #0
 80022be:	d003      	beq.n	80022c8 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80022c4:	6878      	ldr	r0, [r7, #4]
 80022c6:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80022cc:	2b00      	cmp	r3, #0
 80022ce:	d032      	beq.n	8002336 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80022d4:	f003 0301 	and.w	r3, r3, #1
 80022d8:	2b00      	cmp	r3, #0
 80022da:	d022      	beq.n	8002322 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	2205      	movs	r2, #5
 80022e0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	681b      	ldr	r3, [r3, #0]
 80022e8:	681a      	ldr	r2, [r3, #0]
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	681b      	ldr	r3, [r3, #0]
 80022ee:	f022 0201 	bic.w	r2, r2, #1
 80022f2:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80022f4:	68bb      	ldr	r3, [r7, #8]
 80022f6:	3301      	adds	r3, #1
 80022f8:	60bb      	str	r3, [r7, #8]
 80022fa:	697a      	ldr	r2, [r7, #20]
 80022fc:	429a      	cmp	r2, r3
 80022fe:	d307      	bcc.n	8002310 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	681b      	ldr	r3, [r3, #0]
 8002304:	681b      	ldr	r3, [r3, #0]
 8002306:	f003 0301 	and.w	r3, r3, #1
 800230a:	2b00      	cmp	r3, #0
 800230c:	d1f2      	bne.n	80022f4 <HAL_DMA_IRQHandler+0x2cc>
 800230e:	e000      	b.n	8002312 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8002310:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	2201      	movs	r2, #1
 8002316:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	2200      	movs	r2, #0
 800231e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002326:	2b00      	cmp	r3, #0
 8002328:	d005      	beq.n	8002336 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800232e:	6878      	ldr	r0, [r7, #4]
 8002330:	4798      	blx	r3
 8002332:	e000      	b.n	8002336 <HAL_DMA_IRQHandler+0x30e>
        return;
 8002334:	bf00      	nop
    }
  }
}
 8002336:	3718      	adds	r7, #24
 8002338:	46bd      	mov	sp, r7
 800233a:	bd80      	pop	{r7, pc}

0800233c <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 800233c:	b480      	push	{r7}
 800233e:	b085      	sub	sp, #20
 8002340:	af00      	add	r7, sp, #0
 8002342:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	681b      	ldr	r3, [r3, #0]
 8002348:	b2db      	uxtb	r3, r3
 800234a:	3b10      	subs	r3, #16
 800234c:	4a14      	ldr	r2, [pc, #80]	@ (80023a0 <DMA_CalcBaseAndBitshift+0x64>)
 800234e:	fba2 2303 	umull	r2, r3, r2, r3
 8002352:	091b      	lsrs	r3, r3, #4
 8002354:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8002356:	4a13      	ldr	r2, [pc, #76]	@ (80023a4 <DMA_CalcBaseAndBitshift+0x68>)
 8002358:	68fb      	ldr	r3, [r7, #12]
 800235a:	4413      	add	r3, r2
 800235c:	781b      	ldrb	r3, [r3, #0]
 800235e:	461a      	mov	r2, r3
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8002364:	68fb      	ldr	r3, [r7, #12]
 8002366:	2b03      	cmp	r3, #3
 8002368:	d909      	bls.n	800237e <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	681b      	ldr	r3, [r3, #0]
 800236e:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8002372:	f023 0303 	bic.w	r3, r3, #3
 8002376:	1d1a      	adds	r2, r3, #4
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	659a      	str	r2, [r3, #88]	@ 0x58
 800237c:	e007      	b.n	800238e <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	681b      	ldr	r3, [r3, #0]
 8002382:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8002386:	f023 0303 	bic.w	r3, r3, #3
 800238a:	687a      	ldr	r2, [r7, #4]
 800238c:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8002392:	4618      	mov	r0, r3
 8002394:	3714      	adds	r7, #20
 8002396:	46bd      	mov	sp, r7
 8002398:	f85d 7b04 	ldr.w	r7, [sp], #4
 800239c:	4770      	bx	lr
 800239e:	bf00      	nop
 80023a0:	aaaaaaab 	.word	0xaaaaaaab
 80023a4:	0800692c 	.word	0x0800692c

080023a8 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80023a8:	b480      	push	{r7}
 80023aa:	b085      	sub	sp, #20
 80023ac:	af00      	add	r7, sp, #0
 80023ae:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80023b0:	2300      	movs	r3, #0
 80023b2:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80023b8:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	699b      	ldr	r3, [r3, #24]
 80023be:	2b00      	cmp	r3, #0
 80023c0:	d11f      	bne.n	8002402 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 80023c2:	68bb      	ldr	r3, [r7, #8]
 80023c4:	2b03      	cmp	r3, #3
 80023c6:	d856      	bhi.n	8002476 <DMA_CheckFifoParam+0xce>
 80023c8:	a201      	add	r2, pc, #4	@ (adr r2, 80023d0 <DMA_CheckFifoParam+0x28>)
 80023ca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80023ce:	bf00      	nop
 80023d0:	080023e1 	.word	0x080023e1
 80023d4:	080023f3 	.word	0x080023f3
 80023d8:	080023e1 	.word	0x080023e1
 80023dc:	08002477 	.word	0x08002477
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80023e4:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80023e8:	2b00      	cmp	r3, #0
 80023ea:	d046      	beq.n	800247a <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 80023ec:	2301      	movs	r3, #1
 80023ee:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80023f0:	e043      	b.n	800247a <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80023f6:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80023fa:	d140      	bne.n	800247e <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 80023fc:	2301      	movs	r3, #1
 80023fe:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002400:	e03d      	b.n	800247e <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	699b      	ldr	r3, [r3, #24]
 8002406:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800240a:	d121      	bne.n	8002450 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 800240c:	68bb      	ldr	r3, [r7, #8]
 800240e:	2b03      	cmp	r3, #3
 8002410:	d837      	bhi.n	8002482 <DMA_CheckFifoParam+0xda>
 8002412:	a201      	add	r2, pc, #4	@ (adr r2, 8002418 <DMA_CheckFifoParam+0x70>)
 8002414:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002418:	08002429 	.word	0x08002429
 800241c:	0800242f 	.word	0x0800242f
 8002420:	08002429 	.word	0x08002429
 8002424:	08002441 	.word	0x08002441
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8002428:	2301      	movs	r3, #1
 800242a:	73fb      	strb	r3, [r7, #15]
      break;
 800242c:	e030      	b.n	8002490 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002432:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002436:	2b00      	cmp	r3, #0
 8002438:	d025      	beq.n	8002486 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 800243a:	2301      	movs	r3, #1
 800243c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800243e:	e022      	b.n	8002486 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002444:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8002448:	d11f      	bne.n	800248a <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 800244a:	2301      	movs	r3, #1
 800244c:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800244e:	e01c      	b.n	800248a <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8002450:	68bb      	ldr	r3, [r7, #8]
 8002452:	2b02      	cmp	r3, #2
 8002454:	d903      	bls.n	800245e <DMA_CheckFifoParam+0xb6>
 8002456:	68bb      	ldr	r3, [r7, #8]
 8002458:	2b03      	cmp	r3, #3
 800245a:	d003      	beq.n	8002464 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 800245c:	e018      	b.n	8002490 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 800245e:	2301      	movs	r3, #1
 8002460:	73fb      	strb	r3, [r7, #15]
      break;
 8002462:	e015      	b.n	8002490 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002468:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800246c:	2b00      	cmp	r3, #0
 800246e:	d00e      	beq.n	800248e <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8002470:	2301      	movs	r3, #1
 8002472:	73fb      	strb	r3, [r7, #15]
      break;
 8002474:	e00b      	b.n	800248e <DMA_CheckFifoParam+0xe6>
      break;
 8002476:	bf00      	nop
 8002478:	e00a      	b.n	8002490 <DMA_CheckFifoParam+0xe8>
      break;
 800247a:	bf00      	nop
 800247c:	e008      	b.n	8002490 <DMA_CheckFifoParam+0xe8>
      break;
 800247e:	bf00      	nop
 8002480:	e006      	b.n	8002490 <DMA_CheckFifoParam+0xe8>
      break;
 8002482:	bf00      	nop
 8002484:	e004      	b.n	8002490 <DMA_CheckFifoParam+0xe8>
      break;
 8002486:	bf00      	nop
 8002488:	e002      	b.n	8002490 <DMA_CheckFifoParam+0xe8>
      break;   
 800248a:	bf00      	nop
 800248c:	e000      	b.n	8002490 <DMA_CheckFifoParam+0xe8>
      break;
 800248e:	bf00      	nop
    }
  } 
  
  return status; 
 8002490:	7bfb      	ldrb	r3, [r7, #15]
}
 8002492:	4618      	mov	r0, r3
 8002494:	3714      	adds	r7, #20
 8002496:	46bd      	mov	sp, r7
 8002498:	f85d 7b04 	ldr.w	r7, [sp], #4
 800249c:	4770      	bx	lr
 800249e:	bf00      	nop

080024a0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80024a0:	b480      	push	{r7}
 80024a2:	b089      	sub	sp, #36	@ 0x24
 80024a4:	af00      	add	r7, sp, #0
 80024a6:	6078      	str	r0, [r7, #4]
 80024a8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80024aa:	2300      	movs	r3, #0
 80024ac:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80024ae:	2300      	movs	r3, #0
 80024b0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80024b2:	2300      	movs	r3, #0
 80024b4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80024b6:	2300      	movs	r3, #0
 80024b8:	61fb      	str	r3, [r7, #28]
 80024ba:	e159      	b.n	8002770 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80024bc:	2201      	movs	r2, #1
 80024be:	69fb      	ldr	r3, [r7, #28]
 80024c0:	fa02 f303 	lsl.w	r3, r2, r3
 80024c4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80024c6:	683b      	ldr	r3, [r7, #0]
 80024c8:	681b      	ldr	r3, [r3, #0]
 80024ca:	697a      	ldr	r2, [r7, #20]
 80024cc:	4013      	ands	r3, r2
 80024ce:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80024d0:	693a      	ldr	r2, [r7, #16]
 80024d2:	697b      	ldr	r3, [r7, #20]
 80024d4:	429a      	cmp	r2, r3
 80024d6:	f040 8148 	bne.w	800276a <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80024da:	683b      	ldr	r3, [r7, #0]
 80024dc:	685b      	ldr	r3, [r3, #4]
 80024de:	f003 0303 	and.w	r3, r3, #3
 80024e2:	2b01      	cmp	r3, #1
 80024e4:	d005      	beq.n	80024f2 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80024e6:	683b      	ldr	r3, [r7, #0]
 80024e8:	685b      	ldr	r3, [r3, #4]
 80024ea:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80024ee:	2b02      	cmp	r3, #2
 80024f0:	d130      	bne.n	8002554 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	689b      	ldr	r3, [r3, #8]
 80024f6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80024f8:	69fb      	ldr	r3, [r7, #28]
 80024fa:	005b      	lsls	r3, r3, #1
 80024fc:	2203      	movs	r2, #3
 80024fe:	fa02 f303 	lsl.w	r3, r2, r3
 8002502:	43db      	mvns	r3, r3
 8002504:	69ba      	ldr	r2, [r7, #24]
 8002506:	4013      	ands	r3, r2
 8002508:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800250a:	683b      	ldr	r3, [r7, #0]
 800250c:	68da      	ldr	r2, [r3, #12]
 800250e:	69fb      	ldr	r3, [r7, #28]
 8002510:	005b      	lsls	r3, r3, #1
 8002512:	fa02 f303 	lsl.w	r3, r2, r3
 8002516:	69ba      	ldr	r2, [r7, #24]
 8002518:	4313      	orrs	r3, r2
 800251a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	69ba      	ldr	r2, [r7, #24]
 8002520:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	685b      	ldr	r3, [r3, #4]
 8002526:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002528:	2201      	movs	r2, #1
 800252a:	69fb      	ldr	r3, [r7, #28]
 800252c:	fa02 f303 	lsl.w	r3, r2, r3
 8002530:	43db      	mvns	r3, r3
 8002532:	69ba      	ldr	r2, [r7, #24]
 8002534:	4013      	ands	r3, r2
 8002536:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002538:	683b      	ldr	r3, [r7, #0]
 800253a:	685b      	ldr	r3, [r3, #4]
 800253c:	091b      	lsrs	r3, r3, #4
 800253e:	f003 0201 	and.w	r2, r3, #1
 8002542:	69fb      	ldr	r3, [r7, #28]
 8002544:	fa02 f303 	lsl.w	r3, r2, r3
 8002548:	69ba      	ldr	r2, [r7, #24]
 800254a:	4313      	orrs	r3, r2
 800254c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	69ba      	ldr	r2, [r7, #24]
 8002552:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002554:	683b      	ldr	r3, [r7, #0]
 8002556:	685b      	ldr	r3, [r3, #4]
 8002558:	f003 0303 	and.w	r3, r3, #3
 800255c:	2b03      	cmp	r3, #3
 800255e:	d017      	beq.n	8002590 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	68db      	ldr	r3, [r3, #12]
 8002564:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002566:	69fb      	ldr	r3, [r7, #28]
 8002568:	005b      	lsls	r3, r3, #1
 800256a:	2203      	movs	r2, #3
 800256c:	fa02 f303 	lsl.w	r3, r2, r3
 8002570:	43db      	mvns	r3, r3
 8002572:	69ba      	ldr	r2, [r7, #24]
 8002574:	4013      	ands	r3, r2
 8002576:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002578:	683b      	ldr	r3, [r7, #0]
 800257a:	689a      	ldr	r2, [r3, #8]
 800257c:	69fb      	ldr	r3, [r7, #28]
 800257e:	005b      	lsls	r3, r3, #1
 8002580:	fa02 f303 	lsl.w	r3, r2, r3
 8002584:	69ba      	ldr	r2, [r7, #24]
 8002586:	4313      	orrs	r3, r2
 8002588:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	69ba      	ldr	r2, [r7, #24]
 800258e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002590:	683b      	ldr	r3, [r7, #0]
 8002592:	685b      	ldr	r3, [r3, #4]
 8002594:	f003 0303 	and.w	r3, r3, #3
 8002598:	2b02      	cmp	r3, #2
 800259a:	d123      	bne.n	80025e4 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800259c:	69fb      	ldr	r3, [r7, #28]
 800259e:	08da      	lsrs	r2, r3, #3
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	3208      	adds	r2, #8
 80025a4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80025a8:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80025aa:	69fb      	ldr	r3, [r7, #28]
 80025ac:	f003 0307 	and.w	r3, r3, #7
 80025b0:	009b      	lsls	r3, r3, #2
 80025b2:	220f      	movs	r2, #15
 80025b4:	fa02 f303 	lsl.w	r3, r2, r3
 80025b8:	43db      	mvns	r3, r3
 80025ba:	69ba      	ldr	r2, [r7, #24]
 80025bc:	4013      	ands	r3, r2
 80025be:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80025c0:	683b      	ldr	r3, [r7, #0]
 80025c2:	691a      	ldr	r2, [r3, #16]
 80025c4:	69fb      	ldr	r3, [r7, #28]
 80025c6:	f003 0307 	and.w	r3, r3, #7
 80025ca:	009b      	lsls	r3, r3, #2
 80025cc:	fa02 f303 	lsl.w	r3, r2, r3
 80025d0:	69ba      	ldr	r2, [r7, #24]
 80025d2:	4313      	orrs	r3, r2
 80025d4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80025d6:	69fb      	ldr	r3, [r7, #28]
 80025d8:	08da      	lsrs	r2, r3, #3
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	3208      	adds	r2, #8
 80025de:	69b9      	ldr	r1, [r7, #24]
 80025e0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	681b      	ldr	r3, [r3, #0]
 80025e8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80025ea:	69fb      	ldr	r3, [r7, #28]
 80025ec:	005b      	lsls	r3, r3, #1
 80025ee:	2203      	movs	r2, #3
 80025f0:	fa02 f303 	lsl.w	r3, r2, r3
 80025f4:	43db      	mvns	r3, r3
 80025f6:	69ba      	ldr	r2, [r7, #24]
 80025f8:	4013      	ands	r3, r2
 80025fa:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80025fc:	683b      	ldr	r3, [r7, #0]
 80025fe:	685b      	ldr	r3, [r3, #4]
 8002600:	f003 0203 	and.w	r2, r3, #3
 8002604:	69fb      	ldr	r3, [r7, #28]
 8002606:	005b      	lsls	r3, r3, #1
 8002608:	fa02 f303 	lsl.w	r3, r2, r3
 800260c:	69ba      	ldr	r2, [r7, #24]
 800260e:	4313      	orrs	r3, r2
 8002610:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	69ba      	ldr	r2, [r7, #24]
 8002616:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002618:	683b      	ldr	r3, [r7, #0]
 800261a:	685b      	ldr	r3, [r3, #4]
 800261c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002620:	2b00      	cmp	r3, #0
 8002622:	f000 80a2 	beq.w	800276a <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002626:	2300      	movs	r3, #0
 8002628:	60fb      	str	r3, [r7, #12]
 800262a:	4b57      	ldr	r3, [pc, #348]	@ (8002788 <HAL_GPIO_Init+0x2e8>)
 800262c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800262e:	4a56      	ldr	r2, [pc, #344]	@ (8002788 <HAL_GPIO_Init+0x2e8>)
 8002630:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002634:	6453      	str	r3, [r2, #68]	@ 0x44
 8002636:	4b54      	ldr	r3, [pc, #336]	@ (8002788 <HAL_GPIO_Init+0x2e8>)
 8002638:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800263a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800263e:	60fb      	str	r3, [r7, #12]
 8002640:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002642:	4a52      	ldr	r2, [pc, #328]	@ (800278c <HAL_GPIO_Init+0x2ec>)
 8002644:	69fb      	ldr	r3, [r7, #28]
 8002646:	089b      	lsrs	r3, r3, #2
 8002648:	3302      	adds	r3, #2
 800264a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800264e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002650:	69fb      	ldr	r3, [r7, #28]
 8002652:	f003 0303 	and.w	r3, r3, #3
 8002656:	009b      	lsls	r3, r3, #2
 8002658:	220f      	movs	r2, #15
 800265a:	fa02 f303 	lsl.w	r3, r2, r3
 800265e:	43db      	mvns	r3, r3
 8002660:	69ba      	ldr	r2, [r7, #24]
 8002662:	4013      	ands	r3, r2
 8002664:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	4a49      	ldr	r2, [pc, #292]	@ (8002790 <HAL_GPIO_Init+0x2f0>)
 800266a:	4293      	cmp	r3, r2
 800266c:	d019      	beq.n	80026a2 <HAL_GPIO_Init+0x202>
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	4a48      	ldr	r2, [pc, #288]	@ (8002794 <HAL_GPIO_Init+0x2f4>)
 8002672:	4293      	cmp	r3, r2
 8002674:	d013      	beq.n	800269e <HAL_GPIO_Init+0x1fe>
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	4a47      	ldr	r2, [pc, #284]	@ (8002798 <HAL_GPIO_Init+0x2f8>)
 800267a:	4293      	cmp	r3, r2
 800267c:	d00d      	beq.n	800269a <HAL_GPIO_Init+0x1fa>
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	4a46      	ldr	r2, [pc, #280]	@ (800279c <HAL_GPIO_Init+0x2fc>)
 8002682:	4293      	cmp	r3, r2
 8002684:	d007      	beq.n	8002696 <HAL_GPIO_Init+0x1f6>
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	4a45      	ldr	r2, [pc, #276]	@ (80027a0 <HAL_GPIO_Init+0x300>)
 800268a:	4293      	cmp	r3, r2
 800268c:	d101      	bne.n	8002692 <HAL_GPIO_Init+0x1f2>
 800268e:	2304      	movs	r3, #4
 8002690:	e008      	b.n	80026a4 <HAL_GPIO_Init+0x204>
 8002692:	2307      	movs	r3, #7
 8002694:	e006      	b.n	80026a4 <HAL_GPIO_Init+0x204>
 8002696:	2303      	movs	r3, #3
 8002698:	e004      	b.n	80026a4 <HAL_GPIO_Init+0x204>
 800269a:	2302      	movs	r3, #2
 800269c:	e002      	b.n	80026a4 <HAL_GPIO_Init+0x204>
 800269e:	2301      	movs	r3, #1
 80026a0:	e000      	b.n	80026a4 <HAL_GPIO_Init+0x204>
 80026a2:	2300      	movs	r3, #0
 80026a4:	69fa      	ldr	r2, [r7, #28]
 80026a6:	f002 0203 	and.w	r2, r2, #3
 80026aa:	0092      	lsls	r2, r2, #2
 80026ac:	4093      	lsls	r3, r2
 80026ae:	69ba      	ldr	r2, [r7, #24]
 80026b0:	4313      	orrs	r3, r2
 80026b2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80026b4:	4935      	ldr	r1, [pc, #212]	@ (800278c <HAL_GPIO_Init+0x2ec>)
 80026b6:	69fb      	ldr	r3, [r7, #28]
 80026b8:	089b      	lsrs	r3, r3, #2
 80026ba:	3302      	adds	r3, #2
 80026bc:	69ba      	ldr	r2, [r7, #24]
 80026be:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80026c2:	4b38      	ldr	r3, [pc, #224]	@ (80027a4 <HAL_GPIO_Init+0x304>)
 80026c4:	689b      	ldr	r3, [r3, #8]
 80026c6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80026c8:	693b      	ldr	r3, [r7, #16]
 80026ca:	43db      	mvns	r3, r3
 80026cc:	69ba      	ldr	r2, [r7, #24]
 80026ce:	4013      	ands	r3, r2
 80026d0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80026d2:	683b      	ldr	r3, [r7, #0]
 80026d4:	685b      	ldr	r3, [r3, #4]
 80026d6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80026da:	2b00      	cmp	r3, #0
 80026dc:	d003      	beq.n	80026e6 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 80026de:	69ba      	ldr	r2, [r7, #24]
 80026e0:	693b      	ldr	r3, [r7, #16]
 80026e2:	4313      	orrs	r3, r2
 80026e4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80026e6:	4a2f      	ldr	r2, [pc, #188]	@ (80027a4 <HAL_GPIO_Init+0x304>)
 80026e8:	69bb      	ldr	r3, [r7, #24]
 80026ea:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80026ec:	4b2d      	ldr	r3, [pc, #180]	@ (80027a4 <HAL_GPIO_Init+0x304>)
 80026ee:	68db      	ldr	r3, [r3, #12]
 80026f0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80026f2:	693b      	ldr	r3, [r7, #16]
 80026f4:	43db      	mvns	r3, r3
 80026f6:	69ba      	ldr	r2, [r7, #24]
 80026f8:	4013      	ands	r3, r2
 80026fa:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80026fc:	683b      	ldr	r3, [r7, #0]
 80026fe:	685b      	ldr	r3, [r3, #4]
 8002700:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002704:	2b00      	cmp	r3, #0
 8002706:	d003      	beq.n	8002710 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8002708:	69ba      	ldr	r2, [r7, #24]
 800270a:	693b      	ldr	r3, [r7, #16]
 800270c:	4313      	orrs	r3, r2
 800270e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002710:	4a24      	ldr	r2, [pc, #144]	@ (80027a4 <HAL_GPIO_Init+0x304>)
 8002712:	69bb      	ldr	r3, [r7, #24]
 8002714:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002716:	4b23      	ldr	r3, [pc, #140]	@ (80027a4 <HAL_GPIO_Init+0x304>)
 8002718:	685b      	ldr	r3, [r3, #4]
 800271a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800271c:	693b      	ldr	r3, [r7, #16]
 800271e:	43db      	mvns	r3, r3
 8002720:	69ba      	ldr	r2, [r7, #24]
 8002722:	4013      	ands	r3, r2
 8002724:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002726:	683b      	ldr	r3, [r7, #0]
 8002728:	685b      	ldr	r3, [r3, #4]
 800272a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800272e:	2b00      	cmp	r3, #0
 8002730:	d003      	beq.n	800273a <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8002732:	69ba      	ldr	r2, [r7, #24]
 8002734:	693b      	ldr	r3, [r7, #16]
 8002736:	4313      	orrs	r3, r2
 8002738:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800273a:	4a1a      	ldr	r2, [pc, #104]	@ (80027a4 <HAL_GPIO_Init+0x304>)
 800273c:	69bb      	ldr	r3, [r7, #24]
 800273e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002740:	4b18      	ldr	r3, [pc, #96]	@ (80027a4 <HAL_GPIO_Init+0x304>)
 8002742:	681b      	ldr	r3, [r3, #0]
 8002744:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002746:	693b      	ldr	r3, [r7, #16]
 8002748:	43db      	mvns	r3, r3
 800274a:	69ba      	ldr	r2, [r7, #24]
 800274c:	4013      	ands	r3, r2
 800274e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002750:	683b      	ldr	r3, [r7, #0]
 8002752:	685b      	ldr	r3, [r3, #4]
 8002754:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002758:	2b00      	cmp	r3, #0
 800275a:	d003      	beq.n	8002764 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 800275c:	69ba      	ldr	r2, [r7, #24]
 800275e:	693b      	ldr	r3, [r7, #16]
 8002760:	4313      	orrs	r3, r2
 8002762:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002764:	4a0f      	ldr	r2, [pc, #60]	@ (80027a4 <HAL_GPIO_Init+0x304>)
 8002766:	69bb      	ldr	r3, [r7, #24]
 8002768:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800276a:	69fb      	ldr	r3, [r7, #28]
 800276c:	3301      	adds	r3, #1
 800276e:	61fb      	str	r3, [r7, #28]
 8002770:	69fb      	ldr	r3, [r7, #28]
 8002772:	2b0f      	cmp	r3, #15
 8002774:	f67f aea2 	bls.w	80024bc <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002778:	bf00      	nop
 800277a:	bf00      	nop
 800277c:	3724      	adds	r7, #36	@ 0x24
 800277e:	46bd      	mov	sp, r7
 8002780:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002784:	4770      	bx	lr
 8002786:	bf00      	nop
 8002788:	40023800 	.word	0x40023800
 800278c:	40013800 	.word	0x40013800
 8002790:	40020000 	.word	0x40020000
 8002794:	40020400 	.word	0x40020400
 8002798:	40020800 	.word	0x40020800
 800279c:	40020c00 	.word	0x40020c00
 80027a0:	40021000 	.word	0x40021000
 80027a4:	40013c00 	.word	0x40013c00

080027a8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80027a8:	b480      	push	{r7}
 80027aa:	b083      	sub	sp, #12
 80027ac:	af00      	add	r7, sp, #0
 80027ae:	6078      	str	r0, [r7, #4]
 80027b0:	460b      	mov	r3, r1
 80027b2:	807b      	strh	r3, [r7, #2]
 80027b4:	4613      	mov	r3, r2
 80027b6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80027b8:	787b      	ldrb	r3, [r7, #1]
 80027ba:	2b00      	cmp	r3, #0
 80027bc:	d003      	beq.n	80027c6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80027be:	887a      	ldrh	r2, [r7, #2]
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80027c4:	e003      	b.n	80027ce <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80027c6:	887b      	ldrh	r3, [r7, #2]
 80027c8:	041a      	lsls	r2, r3, #16
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	619a      	str	r2, [r3, #24]
}
 80027ce:	bf00      	nop
 80027d0:	370c      	adds	r7, #12
 80027d2:	46bd      	mov	sp, r7
 80027d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027d8:	4770      	bx	lr

080027da <HAL_IWDG_Init>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Init(IWDG_HandleTypeDef *hiwdg)
{
 80027da:	b580      	push	{r7, lr}
 80027dc:	b084      	sub	sp, #16
 80027de:	af00      	add	r7, sp, #0
 80027e0:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check the IWDG handle allocation */
  if (hiwdg == NULL)
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	2b00      	cmp	r3, #0
 80027e6:	d101      	bne.n	80027ec <HAL_IWDG_Init+0x12>
  {
    return HAL_ERROR;
 80027e8:	2301      	movs	r3, #1
 80027ea:	e036      	b.n	800285a <HAL_IWDG_Init+0x80>
  assert_param(IS_IWDG_ALL_INSTANCE(hiwdg->Instance));
  assert_param(IS_IWDG_PRESCALER(hiwdg->Init.Prescaler));
  assert_param(IS_IWDG_RELOAD(hiwdg->Init.Reload));

  /* Enable IWDG. LSI is turned on automatically */
  __HAL_IWDG_START(hiwdg);
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	681b      	ldr	r3, [r3, #0]
 80027f0:	f64c 42cc 	movw	r2, #52428	@ 0xcccc
 80027f4:	601a      	str	r2, [r3, #0]

  /* Enable write access to IWDG_PR and IWDG_RLR registers by writing
  0x5555 in KR */
  IWDG_ENABLE_WRITE_ACCESS(hiwdg);
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	681b      	ldr	r3, [r3, #0]
 80027fa:	f245 5255 	movw	r2, #21845	@ 0x5555
 80027fe:	601a      	str	r2, [r3, #0]

  /* Write to IWDG registers the Prescaler & Reload values to work with */
  hiwdg->Instance->PR = hiwdg->Init.Prescaler;
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	687a      	ldr	r2, [r7, #4]
 8002806:	6852      	ldr	r2, [r2, #4]
 8002808:	605a      	str	r2, [r3, #4]
  hiwdg->Instance->RLR = hiwdg->Init.Reload;
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	681b      	ldr	r3, [r3, #0]
 800280e:	687a      	ldr	r2, [r7, #4]
 8002810:	6892      	ldr	r2, [r2, #8]
 8002812:	609a      	str	r2, [r3, #8]

  /* Check pending flag, if previous update not done, return timeout */
  tickstart = HAL_GetTick();
 8002814:	f7ff f986 	bl	8001b24 <HAL_GetTick>
 8002818:	60f8      	str	r0, [r7, #12]

  /* Wait for register to be updated */
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 800281a:	e011      	b.n	8002840 <HAL_IWDG_Init+0x66>
  {
    if ((HAL_GetTick() - tickstart) > HAL_IWDG_DEFAULT_TIMEOUT)
 800281c:	f7ff f982 	bl	8001b24 <HAL_GetTick>
 8002820:	4602      	mov	r2, r0
 8002822:	68fb      	ldr	r3, [r7, #12]
 8002824:	1ad3      	subs	r3, r2, r3
 8002826:	f641 0201 	movw	r2, #6145	@ 0x1801
 800282a:	4293      	cmp	r3, r2
 800282c:	d908      	bls.n	8002840 <HAL_IWDG_Init+0x66>
    {
      if ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	681b      	ldr	r3, [r3, #0]
 8002832:	68db      	ldr	r3, [r3, #12]
 8002834:	f003 0303 	and.w	r3, r3, #3
 8002838:	2b00      	cmp	r3, #0
 800283a:	d001      	beq.n	8002840 <HAL_IWDG_Init+0x66>
      {
        return HAL_TIMEOUT;
 800283c:	2303      	movs	r3, #3
 800283e:	e00c      	b.n	800285a <HAL_IWDG_Init+0x80>
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	681b      	ldr	r3, [r3, #0]
 8002844:	68db      	ldr	r3, [r3, #12]
 8002846:	f003 0303 	and.w	r3, r3, #3
 800284a:	2b00      	cmp	r3, #0
 800284c:	d1e6      	bne.n	800281c <HAL_IWDG_Init+0x42>
      }
    }
  }

  /* Reload IWDG counter with value defined in the reload register */
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	681b      	ldr	r3, [r3, #0]
 8002852:	f64a 22aa 	movw	r2, #43690	@ 0xaaaa
 8002856:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8002858:	2300      	movs	r3, #0
}
 800285a:	4618      	mov	r0, r3
 800285c:	3710      	adds	r7, #16
 800285e:	46bd      	mov	sp, r7
 8002860:	bd80      	pop	{r7, pc}

08002862 <HAL_IWDG_Refresh>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Refresh(IWDG_HandleTypeDef *hiwdg)
{
 8002862:	b480      	push	{r7}
 8002864:	b083      	sub	sp, #12
 8002866:	af00      	add	r7, sp, #0
 8002868:	6078      	str	r0, [r7, #4]
  /* Reload IWDG counter with value defined in the reload register */
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	681b      	ldr	r3, [r3, #0]
 800286e:	f64a 22aa 	movw	r2, #43690	@ 0xaaaa
 8002872:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8002874:	2300      	movs	r3, #0
}
 8002876:	4618      	mov	r0, r3
 8002878:	370c      	adds	r7, #12
 800287a:	46bd      	mov	sp, r7
 800287c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002880:	4770      	bx	lr
	...

08002884 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002884:	b580      	push	{r7, lr}
 8002886:	b086      	sub	sp, #24
 8002888:	af00      	add	r7, sp, #0
 800288a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	2b00      	cmp	r3, #0
 8002890:	d101      	bne.n	8002896 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002892:	2301      	movs	r3, #1
 8002894:	e267      	b.n	8002d66 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	681b      	ldr	r3, [r3, #0]
 800289a:	f003 0301 	and.w	r3, r3, #1
 800289e:	2b00      	cmp	r3, #0
 80028a0:	d075      	beq.n	800298e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80028a2:	4b88      	ldr	r3, [pc, #544]	@ (8002ac4 <HAL_RCC_OscConfig+0x240>)
 80028a4:	689b      	ldr	r3, [r3, #8]
 80028a6:	f003 030c 	and.w	r3, r3, #12
 80028aa:	2b04      	cmp	r3, #4
 80028ac:	d00c      	beq.n	80028c8 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80028ae:	4b85      	ldr	r3, [pc, #532]	@ (8002ac4 <HAL_RCC_OscConfig+0x240>)
 80028b0:	689b      	ldr	r3, [r3, #8]
 80028b2:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80028b6:	2b08      	cmp	r3, #8
 80028b8:	d112      	bne.n	80028e0 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80028ba:	4b82      	ldr	r3, [pc, #520]	@ (8002ac4 <HAL_RCC_OscConfig+0x240>)
 80028bc:	685b      	ldr	r3, [r3, #4]
 80028be:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80028c2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80028c6:	d10b      	bne.n	80028e0 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80028c8:	4b7e      	ldr	r3, [pc, #504]	@ (8002ac4 <HAL_RCC_OscConfig+0x240>)
 80028ca:	681b      	ldr	r3, [r3, #0]
 80028cc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80028d0:	2b00      	cmp	r3, #0
 80028d2:	d05b      	beq.n	800298c <HAL_RCC_OscConfig+0x108>
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	685b      	ldr	r3, [r3, #4]
 80028d8:	2b00      	cmp	r3, #0
 80028da:	d157      	bne.n	800298c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80028dc:	2301      	movs	r3, #1
 80028de:	e242      	b.n	8002d66 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	685b      	ldr	r3, [r3, #4]
 80028e4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80028e8:	d106      	bne.n	80028f8 <HAL_RCC_OscConfig+0x74>
 80028ea:	4b76      	ldr	r3, [pc, #472]	@ (8002ac4 <HAL_RCC_OscConfig+0x240>)
 80028ec:	681b      	ldr	r3, [r3, #0]
 80028ee:	4a75      	ldr	r2, [pc, #468]	@ (8002ac4 <HAL_RCC_OscConfig+0x240>)
 80028f0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80028f4:	6013      	str	r3, [r2, #0]
 80028f6:	e01d      	b.n	8002934 <HAL_RCC_OscConfig+0xb0>
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	685b      	ldr	r3, [r3, #4]
 80028fc:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002900:	d10c      	bne.n	800291c <HAL_RCC_OscConfig+0x98>
 8002902:	4b70      	ldr	r3, [pc, #448]	@ (8002ac4 <HAL_RCC_OscConfig+0x240>)
 8002904:	681b      	ldr	r3, [r3, #0]
 8002906:	4a6f      	ldr	r2, [pc, #444]	@ (8002ac4 <HAL_RCC_OscConfig+0x240>)
 8002908:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800290c:	6013      	str	r3, [r2, #0]
 800290e:	4b6d      	ldr	r3, [pc, #436]	@ (8002ac4 <HAL_RCC_OscConfig+0x240>)
 8002910:	681b      	ldr	r3, [r3, #0]
 8002912:	4a6c      	ldr	r2, [pc, #432]	@ (8002ac4 <HAL_RCC_OscConfig+0x240>)
 8002914:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002918:	6013      	str	r3, [r2, #0]
 800291a:	e00b      	b.n	8002934 <HAL_RCC_OscConfig+0xb0>
 800291c:	4b69      	ldr	r3, [pc, #420]	@ (8002ac4 <HAL_RCC_OscConfig+0x240>)
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	4a68      	ldr	r2, [pc, #416]	@ (8002ac4 <HAL_RCC_OscConfig+0x240>)
 8002922:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002926:	6013      	str	r3, [r2, #0]
 8002928:	4b66      	ldr	r3, [pc, #408]	@ (8002ac4 <HAL_RCC_OscConfig+0x240>)
 800292a:	681b      	ldr	r3, [r3, #0]
 800292c:	4a65      	ldr	r2, [pc, #404]	@ (8002ac4 <HAL_RCC_OscConfig+0x240>)
 800292e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002932:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	685b      	ldr	r3, [r3, #4]
 8002938:	2b00      	cmp	r3, #0
 800293a:	d013      	beq.n	8002964 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800293c:	f7ff f8f2 	bl	8001b24 <HAL_GetTick>
 8002940:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002942:	e008      	b.n	8002956 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002944:	f7ff f8ee 	bl	8001b24 <HAL_GetTick>
 8002948:	4602      	mov	r2, r0
 800294a:	693b      	ldr	r3, [r7, #16]
 800294c:	1ad3      	subs	r3, r2, r3
 800294e:	2b64      	cmp	r3, #100	@ 0x64
 8002950:	d901      	bls.n	8002956 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002952:	2303      	movs	r3, #3
 8002954:	e207      	b.n	8002d66 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002956:	4b5b      	ldr	r3, [pc, #364]	@ (8002ac4 <HAL_RCC_OscConfig+0x240>)
 8002958:	681b      	ldr	r3, [r3, #0]
 800295a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800295e:	2b00      	cmp	r3, #0
 8002960:	d0f0      	beq.n	8002944 <HAL_RCC_OscConfig+0xc0>
 8002962:	e014      	b.n	800298e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002964:	f7ff f8de 	bl	8001b24 <HAL_GetTick>
 8002968:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800296a:	e008      	b.n	800297e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800296c:	f7ff f8da 	bl	8001b24 <HAL_GetTick>
 8002970:	4602      	mov	r2, r0
 8002972:	693b      	ldr	r3, [r7, #16]
 8002974:	1ad3      	subs	r3, r2, r3
 8002976:	2b64      	cmp	r3, #100	@ 0x64
 8002978:	d901      	bls.n	800297e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800297a:	2303      	movs	r3, #3
 800297c:	e1f3      	b.n	8002d66 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800297e:	4b51      	ldr	r3, [pc, #324]	@ (8002ac4 <HAL_RCC_OscConfig+0x240>)
 8002980:	681b      	ldr	r3, [r3, #0]
 8002982:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002986:	2b00      	cmp	r3, #0
 8002988:	d1f0      	bne.n	800296c <HAL_RCC_OscConfig+0xe8>
 800298a:	e000      	b.n	800298e <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800298c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	681b      	ldr	r3, [r3, #0]
 8002992:	f003 0302 	and.w	r3, r3, #2
 8002996:	2b00      	cmp	r3, #0
 8002998:	d063      	beq.n	8002a62 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800299a:	4b4a      	ldr	r3, [pc, #296]	@ (8002ac4 <HAL_RCC_OscConfig+0x240>)
 800299c:	689b      	ldr	r3, [r3, #8]
 800299e:	f003 030c 	and.w	r3, r3, #12
 80029a2:	2b00      	cmp	r3, #0
 80029a4:	d00b      	beq.n	80029be <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80029a6:	4b47      	ldr	r3, [pc, #284]	@ (8002ac4 <HAL_RCC_OscConfig+0x240>)
 80029a8:	689b      	ldr	r3, [r3, #8]
 80029aa:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80029ae:	2b08      	cmp	r3, #8
 80029b0:	d11c      	bne.n	80029ec <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80029b2:	4b44      	ldr	r3, [pc, #272]	@ (8002ac4 <HAL_RCC_OscConfig+0x240>)
 80029b4:	685b      	ldr	r3, [r3, #4]
 80029b6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80029ba:	2b00      	cmp	r3, #0
 80029bc:	d116      	bne.n	80029ec <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80029be:	4b41      	ldr	r3, [pc, #260]	@ (8002ac4 <HAL_RCC_OscConfig+0x240>)
 80029c0:	681b      	ldr	r3, [r3, #0]
 80029c2:	f003 0302 	and.w	r3, r3, #2
 80029c6:	2b00      	cmp	r3, #0
 80029c8:	d005      	beq.n	80029d6 <HAL_RCC_OscConfig+0x152>
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	68db      	ldr	r3, [r3, #12]
 80029ce:	2b01      	cmp	r3, #1
 80029d0:	d001      	beq.n	80029d6 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80029d2:	2301      	movs	r3, #1
 80029d4:	e1c7      	b.n	8002d66 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80029d6:	4b3b      	ldr	r3, [pc, #236]	@ (8002ac4 <HAL_RCC_OscConfig+0x240>)
 80029d8:	681b      	ldr	r3, [r3, #0]
 80029da:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	691b      	ldr	r3, [r3, #16]
 80029e2:	00db      	lsls	r3, r3, #3
 80029e4:	4937      	ldr	r1, [pc, #220]	@ (8002ac4 <HAL_RCC_OscConfig+0x240>)
 80029e6:	4313      	orrs	r3, r2
 80029e8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80029ea:	e03a      	b.n	8002a62 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	68db      	ldr	r3, [r3, #12]
 80029f0:	2b00      	cmp	r3, #0
 80029f2:	d020      	beq.n	8002a36 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80029f4:	4b34      	ldr	r3, [pc, #208]	@ (8002ac8 <HAL_RCC_OscConfig+0x244>)
 80029f6:	2201      	movs	r2, #1
 80029f8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80029fa:	f7ff f893 	bl	8001b24 <HAL_GetTick>
 80029fe:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002a00:	e008      	b.n	8002a14 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002a02:	f7ff f88f 	bl	8001b24 <HAL_GetTick>
 8002a06:	4602      	mov	r2, r0
 8002a08:	693b      	ldr	r3, [r7, #16]
 8002a0a:	1ad3      	subs	r3, r2, r3
 8002a0c:	2b02      	cmp	r3, #2
 8002a0e:	d901      	bls.n	8002a14 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8002a10:	2303      	movs	r3, #3
 8002a12:	e1a8      	b.n	8002d66 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002a14:	4b2b      	ldr	r3, [pc, #172]	@ (8002ac4 <HAL_RCC_OscConfig+0x240>)
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	f003 0302 	and.w	r3, r3, #2
 8002a1c:	2b00      	cmp	r3, #0
 8002a1e:	d0f0      	beq.n	8002a02 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002a20:	4b28      	ldr	r3, [pc, #160]	@ (8002ac4 <HAL_RCC_OscConfig+0x240>)
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	691b      	ldr	r3, [r3, #16]
 8002a2c:	00db      	lsls	r3, r3, #3
 8002a2e:	4925      	ldr	r1, [pc, #148]	@ (8002ac4 <HAL_RCC_OscConfig+0x240>)
 8002a30:	4313      	orrs	r3, r2
 8002a32:	600b      	str	r3, [r1, #0]
 8002a34:	e015      	b.n	8002a62 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002a36:	4b24      	ldr	r3, [pc, #144]	@ (8002ac8 <HAL_RCC_OscConfig+0x244>)
 8002a38:	2200      	movs	r2, #0
 8002a3a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002a3c:	f7ff f872 	bl	8001b24 <HAL_GetTick>
 8002a40:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002a42:	e008      	b.n	8002a56 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002a44:	f7ff f86e 	bl	8001b24 <HAL_GetTick>
 8002a48:	4602      	mov	r2, r0
 8002a4a:	693b      	ldr	r3, [r7, #16]
 8002a4c:	1ad3      	subs	r3, r2, r3
 8002a4e:	2b02      	cmp	r3, #2
 8002a50:	d901      	bls.n	8002a56 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8002a52:	2303      	movs	r3, #3
 8002a54:	e187      	b.n	8002d66 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002a56:	4b1b      	ldr	r3, [pc, #108]	@ (8002ac4 <HAL_RCC_OscConfig+0x240>)
 8002a58:	681b      	ldr	r3, [r3, #0]
 8002a5a:	f003 0302 	and.w	r3, r3, #2
 8002a5e:	2b00      	cmp	r3, #0
 8002a60:	d1f0      	bne.n	8002a44 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	681b      	ldr	r3, [r3, #0]
 8002a66:	f003 0308 	and.w	r3, r3, #8
 8002a6a:	2b00      	cmp	r3, #0
 8002a6c:	d036      	beq.n	8002adc <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	695b      	ldr	r3, [r3, #20]
 8002a72:	2b00      	cmp	r3, #0
 8002a74:	d016      	beq.n	8002aa4 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002a76:	4b15      	ldr	r3, [pc, #84]	@ (8002acc <HAL_RCC_OscConfig+0x248>)
 8002a78:	2201      	movs	r2, #1
 8002a7a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002a7c:	f7ff f852 	bl	8001b24 <HAL_GetTick>
 8002a80:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002a82:	e008      	b.n	8002a96 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002a84:	f7ff f84e 	bl	8001b24 <HAL_GetTick>
 8002a88:	4602      	mov	r2, r0
 8002a8a:	693b      	ldr	r3, [r7, #16]
 8002a8c:	1ad3      	subs	r3, r2, r3
 8002a8e:	2b02      	cmp	r3, #2
 8002a90:	d901      	bls.n	8002a96 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8002a92:	2303      	movs	r3, #3
 8002a94:	e167      	b.n	8002d66 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002a96:	4b0b      	ldr	r3, [pc, #44]	@ (8002ac4 <HAL_RCC_OscConfig+0x240>)
 8002a98:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002a9a:	f003 0302 	and.w	r3, r3, #2
 8002a9e:	2b00      	cmp	r3, #0
 8002aa0:	d0f0      	beq.n	8002a84 <HAL_RCC_OscConfig+0x200>
 8002aa2:	e01b      	b.n	8002adc <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002aa4:	4b09      	ldr	r3, [pc, #36]	@ (8002acc <HAL_RCC_OscConfig+0x248>)
 8002aa6:	2200      	movs	r2, #0
 8002aa8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002aaa:	f7ff f83b 	bl	8001b24 <HAL_GetTick>
 8002aae:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002ab0:	e00e      	b.n	8002ad0 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002ab2:	f7ff f837 	bl	8001b24 <HAL_GetTick>
 8002ab6:	4602      	mov	r2, r0
 8002ab8:	693b      	ldr	r3, [r7, #16]
 8002aba:	1ad3      	subs	r3, r2, r3
 8002abc:	2b02      	cmp	r3, #2
 8002abe:	d907      	bls.n	8002ad0 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8002ac0:	2303      	movs	r3, #3
 8002ac2:	e150      	b.n	8002d66 <HAL_RCC_OscConfig+0x4e2>
 8002ac4:	40023800 	.word	0x40023800
 8002ac8:	42470000 	.word	0x42470000
 8002acc:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002ad0:	4b88      	ldr	r3, [pc, #544]	@ (8002cf4 <HAL_RCC_OscConfig+0x470>)
 8002ad2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002ad4:	f003 0302 	and.w	r3, r3, #2
 8002ad8:	2b00      	cmp	r3, #0
 8002ada:	d1ea      	bne.n	8002ab2 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	f003 0304 	and.w	r3, r3, #4
 8002ae4:	2b00      	cmp	r3, #0
 8002ae6:	f000 8097 	beq.w	8002c18 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002aea:	2300      	movs	r3, #0
 8002aec:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002aee:	4b81      	ldr	r3, [pc, #516]	@ (8002cf4 <HAL_RCC_OscConfig+0x470>)
 8002af0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002af2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002af6:	2b00      	cmp	r3, #0
 8002af8:	d10f      	bne.n	8002b1a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002afa:	2300      	movs	r3, #0
 8002afc:	60bb      	str	r3, [r7, #8]
 8002afe:	4b7d      	ldr	r3, [pc, #500]	@ (8002cf4 <HAL_RCC_OscConfig+0x470>)
 8002b00:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b02:	4a7c      	ldr	r2, [pc, #496]	@ (8002cf4 <HAL_RCC_OscConfig+0x470>)
 8002b04:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002b08:	6413      	str	r3, [r2, #64]	@ 0x40
 8002b0a:	4b7a      	ldr	r3, [pc, #488]	@ (8002cf4 <HAL_RCC_OscConfig+0x470>)
 8002b0c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b0e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002b12:	60bb      	str	r3, [r7, #8]
 8002b14:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002b16:	2301      	movs	r3, #1
 8002b18:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002b1a:	4b77      	ldr	r3, [pc, #476]	@ (8002cf8 <HAL_RCC_OscConfig+0x474>)
 8002b1c:	681b      	ldr	r3, [r3, #0]
 8002b1e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002b22:	2b00      	cmp	r3, #0
 8002b24:	d118      	bne.n	8002b58 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002b26:	4b74      	ldr	r3, [pc, #464]	@ (8002cf8 <HAL_RCC_OscConfig+0x474>)
 8002b28:	681b      	ldr	r3, [r3, #0]
 8002b2a:	4a73      	ldr	r2, [pc, #460]	@ (8002cf8 <HAL_RCC_OscConfig+0x474>)
 8002b2c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002b30:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002b32:	f7fe fff7 	bl	8001b24 <HAL_GetTick>
 8002b36:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002b38:	e008      	b.n	8002b4c <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002b3a:	f7fe fff3 	bl	8001b24 <HAL_GetTick>
 8002b3e:	4602      	mov	r2, r0
 8002b40:	693b      	ldr	r3, [r7, #16]
 8002b42:	1ad3      	subs	r3, r2, r3
 8002b44:	2b02      	cmp	r3, #2
 8002b46:	d901      	bls.n	8002b4c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8002b48:	2303      	movs	r3, #3
 8002b4a:	e10c      	b.n	8002d66 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002b4c:	4b6a      	ldr	r3, [pc, #424]	@ (8002cf8 <HAL_RCC_OscConfig+0x474>)
 8002b4e:	681b      	ldr	r3, [r3, #0]
 8002b50:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002b54:	2b00      	cmp	r3, #0
 8002b56:	d0f0      	beq.n	8002b3a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	689b      	ldr	r3, [r3, #8]
 8002b5c:	2b01      	cmp	r3, #1
 8002b5e:	d106      	bne.n	8002b6e <HAL_RCC_OscConfig+0x2ea>
 8002b60:	4b64      	ldr	r3, [pc, #400]	@ (8002cf4 <HAL_RCC_OscConfig+0x470>)
 8002b62:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002b64:	4a63      	ldr	r2, [pc, #396]	@ (8002cf4 <HAL_RCC_OscConfig+0x470>)
 8002b66:	f043 0301 	orr.w	r3, r3, #1
 8002b6a:	6713      	str	r3, [r2, #112]	@ 0x70
 8002b6c:	e01c      	b.n	8002ba8 <HAL_RCC_OscConfig+0x324>
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	689b      	ldr	r3, [r3, #8]
 8002b72:	2b05      	cmp	r3, #5
 8002b74:	d10c      	bne.n	8002b90 <HAL_RCC_OscConfig+0x30c>
 8002b76:	4b5f      	ldr	r3, [pc, #380]	@ (8002cf4 <HAL_RCC_OscConfig+0x470>)
 8002b78:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002b7a:	4a5e      	ldr	r2, [pc, #376]	@ (8002cf4 <HAL_RCC_OscConfig+0x470>)
 8002b7c:	f043 0304 	orr.w	r3, r3, #4
 8002b80:	6713      	str	r3, [r2, #112]	@ 0x70
 8002b82:	4b5c      	ldr	r3, [pc, #368]	@ (8002cf4 <HAL_RCC_OscConfig+0x470>)
 8002b84:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002b86:	4a5b      	ldr	r2, [pc, #364]	@ (8002cf4 <HAL_RCC_OscConfig+0x470>)
 8002b88:	f043 0301 	orr.w	r3, r3, #1
 8002b8c:	6713      	str	r3, [r2, #112]	@ 0x70
 8002b8e:	e00b      	b.n	8002ba8 <HAL_RCC_OscConfig+0x324>
 8002b90:	4b58      	ldr	r3, [pc, #352]	@ (8002cf4 <HAL_RCC_OscConfig+0x470>)
 8002b92:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002b94:	4a57      	ldr	r2, [pc, #348]	@ (8002cf4 <HAL_RCC_OscConfig+0x470>)
 8002b96:	f023 0301 	bic.w	r3, r3, #1
 8002b9a:	6713      	str	r3, [r2, #112]	@ 0x70
 8002b9c:	4b55      	ldr	r3, [pc, #340]	@ (8002cf4 <HAL_RCC_OscConfig+0x470>)
 8002b9e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002ba0:	4a54      	ldr	r2, [pc, #336]	@ (8002cf4 <HAL_RCC_OscConfig+0x470>)
 8002ba2:	f023 0304 	bic.w	r3, r3, #4
 8002ba6:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	689b      	ldr	r3, [r3, #8]
 8002bac:	2b00      	cmp	r3, #0
 8002bae:	d015      	beq.n	8002bdc <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002bb0:	f7fe ffb8 	bl	8001b24 <HAL_GetTick>
 8002bb4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002bb6:	e00a      	b.n	8002bce <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002bb8:	f7fe ffb4 	bl	8001b24 <HAL_GetTick>
 8002bbc:	4602      	mov	r2, r0
 8002bbe:	693b      	ldr	r3, [r7, #16]
 8002bc0:	1ad3      	subs	r3, r2, r3
 8002bc2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002bc6:	4293      	cmp	r3, r2
 8002bc8:	d901      	bls.n	8002bce <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8002bca:	2303      	movs	r3, #3
 8002bcc:	e0cb      	b.n	8002d66 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002bce:	4b49      	ldr	r3, [pc, #292]	@ (8002cf4 <HAL_RCC_OscConfig+0x470>)
 8002bd0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002bd2:	f003 0302 	and.w	r3, r3, #2
 8002bd6:	2b00      	cmp	r3, #0
 8002bd8:	d0ee      	beq.n	8002bb8 <HAL_RCC_OscConfig+0x334>
 8002bda:	e014      	b.n	8002c06 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002bdc:	f7fe ffa2 	bl	8001b24 <HAL_GetTick>
 8002be0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002be2:	e00a      	b.n	8002bfa <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002be4:	f7fe ff9e 	bl	8001b24 <HAL_GetTick>
 8002be8:	4602      	mov	r2, r0
 8002bea:	693b      	ldr	r3, [r7, #16]
 8002bec:	1ad3      	subs	r3, r2, r3
 8002bee:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002bf2:	4293      	cmp	r3, r2
 8002bf4:	d901      	bls.n	8002bfa <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8002bf6:	2303      	movs	r3, #3
 8002bf8:	e0b5      	b.n	8002d66 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002bfa:	4b3e      	ldr	r3, [pc, #248]	@ (8002cf4 <HAL_RCC_OscConfig+0x470>)
 8002bfc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002bfe:	f003 0302 	and.w	r3, r3, #2
 8002c02:	2b00      	cmp	r3, #0
 8002c04:	d1ee      	bne.n	8002be4 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002c06:	7dfb      	ldrb	r3, [r7, #23]
 8002c08:	2b01      	cmp	r3, #1
 8002c0a:	d105      	bne.n	8002c18 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002c0c:	4b39      	ldr	r3, [pc, #228]	@ (8002cf4 <HAL_RCC_OscConfig+0x470>)
 8002c0e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c10:	4a38      	ldr	r2, [pc, #224]	@ (8002cf4 <HAL_RCC_OscConfig+0x470>)
 8002c12:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002c16:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	699b      	ldr	r3, [r3, #24]
 8002c1c:	2b00      	cmp	r3, #0
 8002c1e:	f000 80a1 	beq.w	8002d64 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002c22:	4b34      	ldr	r3, [pc, #208]	@ (8002cf4 <HAL_RCC_OscConfig+0x470>)
 8002c24:	689b      	ldr	r3, [r3, #8]
 8002c26:	f003 030c 	and.w	r3, r3, #12
 8002c2a:	2b08      	cmp	r3, #8
 8002c2c:	d05c      	beq.n	8002ce8 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	699b      	ldr	r3, [r3, #24]
 8002c32:	2b02      	cmp	r3, #2
 8002c34:	d141      	bne.n	8002cba <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002c36:	4b31      	ldr	r3, [pc, #196]	@ (8002cfc <HAL_RCC_OscConfig+0x478>)
 8002c38:	2200      	movs	r2, #0
 8002c3a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002c3c:	f7fe ff72 	bl	8001b24 <HAL_GetTick>
 8002c40:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002c42:	e008      	b.n	8002c56 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002c44:	f7fe ff6e 	bl	8001b24 <HAL_GetTick>
 8002c48:	4602      	mov	r2, r0
 8002c4a:	693b      	ldr	r3, [r7, #16]
 8002c4c:	1ad3      	subs	r3, r2, r3
 8002c4e:	2b02      	cmp	r3, #2
 8002c50:	d901      	bls.n	8002c56 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8002c52:	2303      	movs	r3, #3
 8002c54:	e087      	b.n	8002d66 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002c56:	4b27      	ldr	r3, [pc, #156]	@ (8002cf4 <HAL_RCC_OscConfig+0x470>)
 8002c58:	681b      	ldr	r3, [r3, #0]
 8002c5a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002c5e:	2b00      	cmp	r3, #0
 8002c60:	d1f0      	bne.n	8002c44 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	69da      	ldr	r2, [r3, #28]
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	6a1b      	ldr	r3, [r3, #32]
 8002c6a:	431a      	orrs	r2, r3
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c70:	019b      	lsls	r3, r3, #6
 8002c72:	431a      	orrs	r2, r3
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002c78:	085b      	lsrs	r3, r3, #1
 8002c7a:	3b01      	subs	r3, #1
 8002c7c:	041b      	lsls	r3, r3, #16
 8002c7e:	431a      	orrs	r2, r3
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002c84:	061b      	lsls	r3, r3, #24
 8002c86:	491b      	ldr	r1, [pc, #108]	@ (8002cf4 <HAL_RCC_OscConfig+0x470>)
 8002c88:	4313      	orrs	r3, r2
 8002c8a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002c8c:	4b1b      	ldr	r3, [pc, #108]	@ (8002cfc <HAL_RCC_OscConfig+0x478>)
 8002c8e:	2201      	movs	r2, #1
 8002c90:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002c92:	f7fe ff47 	bl	8001b24 <HAL_GetTick>
 8002c96:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002c98:	e008      	b.n	8002cac <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002c9a:	f7fe ff43 	bl	8001b24 <HAL_GetTick>
 8002c9e:	4602      	mov	r2, r0
 8002ca0:	693b      	ldr	r3, [r7, #16]
 8002ca2:	1ad3      	subs	r3, r2, r3
 8002ca4:	2b02      	cmp	r3, #2
 8002ca6:	d901      	bls.n	8002cac <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8002ca8:	2303      	movs	r3, #3
 8002caa:	e05c      	b.n	8002d66 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002cac:	4b11      	ldr	r3, [pc, #68]	@ (8002cf4 <HAL_RCC_OscConfig+0x470>)
 8002cae:	681b      	ldr	r3, [r3, #0]
 8002cb0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002cb4:	2b00      	cmp	r3, #0
 8002cb6:	d0f0      	beq.n	8002c9a <HAL_RCC_OscConfig+0x416>
 8002cb8:	e054      	b.n	8002d64 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002cba:	4b10      	ldr	r3, [pc, #64]	@ (8002cfc <HAL_RCC_OscConfig+0x478>)
 8002cbc:	2200      	movs	r2, #0
 8002cbe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002cc0:	f7fe ff30 	bl	8001b24 <HAL_GetTick>
 8002cc4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002cc6:	e008      	b.n	8002cda <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002cc8:	f7fe ff2c 	bl	8001b24 <HAL_GetTick>
 8002ccc:	4602      	mov	r2, r0
 8002cce:	693b      	ldr	r3, [r7, #16]
 8002cd0:	1ad3      	subs	r3, r2, r3
 8002cd2:	2b02      	cmp	r3, #2
 8002cd4:	d901      	bls.n	8002cda <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8002cd6:	2303      	movs	r3, #3
 8002cd8:	e045      	b.n	8002d66 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002cda:	4b06      	ldr	r3, [pc, #24]	@ (8002cf4 <HAL_RCC_OscConfig+0x470>)
 8002cdc:	681b      	ldr	r3, [r3, #0]
 8002cde:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002ce2:	2b00      	cmp	r3, #0
 8002ce4:	d1f0      	bne.n	8002cc8 <HAL_RCC_OscConfig+0x444>
 8002ce6:	e03d      	b.n	8002d64 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	699b      	ldr	r3, [r3, #24]
 8002cec:	2b01      	cmp	r3, #1
 8002cee:	d107      	bne.n	8002d00 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8002cf0:	2301      	movs	r3, #1
 8002cf2:	e038      	b.n	8002d66 <HAL_RCC_OscConfig+0x4e2>
 8002cf4:	40023800 	.word	0x40023800
 8002cf8:	40007000 	.word	0x40007000
 8002cfc:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002d00:	4b1b      	ldr	r3, [pc, #108]	@ (8002d70 <HAL_RCC_OscConfig+0x4ec>)
 8002d02:	685b      	ldr	r3, [r3, #4]
 8002d04:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	699b      	ldr	r3, [r3, #24]
 8002d0a:	2b01      	cmp	r3, #1
 8002d0c:	d028      	beq.n	8002d60 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002d0e:	68fb      	ldr	r3, [r7, #12]
 8002d10:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002d18:	429a      	cmp	r2, r3
 8002d1a:	d121      	bne.n	8002d60 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002d1c:	68fb      	ldr	r3, [r7, #12]
 8002d1e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002d26:	429a      	cmp	r2, r3
 8002d28:	d11a      	bne.n	8002d60 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002d2a:	68fa      	ldr	r2, [r7, #12]
 8002d2c:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8002d30:	4013      	ands	r3, r2
 8002d32:	687a      	ldr	r2, [r7, #4]
 8002d34:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8002d36:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002d38:	4293      	cmp	r3, r2
 8002d3a:	d111      	bne.n	8002d60 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002d3c:	68fb      	ldr	r3, [r7, #12]
 8002d3e:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002d46:	085b      	lsrs	r3, r3, #1
 8002d48:	3b01      	subs	r3, #1
 8002d4a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002d4c:	429a      	cmp	r2, r3
 8002d4e:	d107      	bne.n	8002d60 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8002d50:	68fb      	ldr	r3, [r7, #12]
 8002d52:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002d5a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002d5c:	429a      	cmp	r2, r3
 8002d5e:	d001      	beq.n	8002d64 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8002d60:	2301      	movs	r3, #1
 8002d62:	e000      	b.n	8002d66 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8002d64:	2300      	movs	r3, #0
}
 8002d66:	4618      	mov	r0, r3
 8002d68:	3718      	adds	r7, #24
 8002d6a:	46bd      	mov	sp, r7
 8002d6c:	bd80      	pop	{r7, pc}
 8002d6e:	bf00      	nop
 8002d70:	40023800 	.word	0x40023800

08002d74 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002d74:	b580      	push	{r7, lr}
 8002d76:	b084      	sub	sp, #16
 8002d78:	af00      	add	r7, sp, #0
 8002d7a:	6078      	str	r0, [r7, #4]
 8002d7c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	2b00      	cmp	r3, #0
 8002d82:	d101      	bne.n	8002d88 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002d84:	2301      	movs	r3, #1
 8002d86:	e0cc      	b.n	8002f22 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002d88:	4b68      	ldr	r3, [pc, #416]	@ (8002f2c <HAL_RCC_ClockConfig+0x1b8>)
 8002d8a:	681b      	ldr	r3, [r3, #0]
 8002d8c:	f003 0307 	and.w	r3, r3, #7
 8002d90:	683a      	ldr	r2, [r7, #0]
 8002d92:	429a      	cmp	r2, r3
 8002d94:	d90c      	bls.n	8002db0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002d96:	4b65      	ldr	r3, [pc, #404]	@ (8002f2c <HAL_RCC_ClockConfig+0x1b8>)
 8002d98:	683a      	ldr	r2, [r7, #0]
 8002d9a:	b2d2      	uxtb	r2, r2
 8002d9c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002d9e:	4b63      	ldr	r3, [pc, #396]	@ (8002f2c <HAL_RCC_ClockConfig+0x1b8>)
 8002da0:	681b      	ldr	r3, [r3, #0]
 8002da2:	f003 0307 	and.w	r3, r3, #7
 8002da6:	683a      	ldr	r2, [r7, #0]
 8002da8:	429a      	cmp	r2, r3
 8002daa:	d001      	beq.n	8002db0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002dac:	2301      	movs	r3, #1
 8002dae:	e0b8      	b.n	8002f22 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	681b      	ldr	r3, [r3, #0]
 8002db4:	f003 0302 	and.w	r3, r3, #2
 8002db8:	2b00      	cmp	r3, #0
 8002dba:	d020      	beq.n	8002dfe <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	681b      	ldr	r3, [r3, #0]
 8002dc0:	f003 0304 	and.w	r3, r3, #4
 8002dc4:	2b00      	cmp	r3, #0
 8002dc6:	d005      	beq.n	8002dd4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002dc8:	4b59      	ldr	r3, [pc, #356]	@ (8002f30 <HAL_RCC_ClockConfig+0x1bc>)
 8002dca:	689b      	ldr	r3, [r3, #8]
 8002dcc:	4a58      	ldr	r2, [pc, #352]	@ (8002f30 <HAL_RCC_ClockConfig+0x1bc>)
 8002dce:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8002dd2:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	681b      	ldr	r3, [r3, #0]
 8002dd8:	f003 0308 	and.w	r3, r3, #8
 8002ddc:	2b00      	cmp	r3, #0
 8002dde:	d005      	beq.n	8002dec <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002de0:	4b53      	ldr	r3, [pc, #332]	@ (8002f30 <HAL_RCC_ClockConfig+0x1bc>)
 8002de2:	689b      	ldr	r3, [r3, #8]
 8002de4:	4a52      	ldr	r2, [pc, #328]	@ (8002f30 <HAL_RCC_ClockConfig+0x1bc>)
 8002de6:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8002dea:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002dec:	4b50      	ldr	r3, [pc, #320]	@ (8002f30 <HAL_RCC_ClockConfig+0x1bc>)
 8002dee:	689b      	ldr	r3, [r3, #8]
 8002df0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	689b      	ldr	r3, [r3, #8]
 8002df8:	494d      	ldr	r1, [pc, #308]	@ (8002f30 <HAL_RCC_ClockConfig+0x1bc>)
 8002dfa:	4313      	orrs	r3, r2
 8002dfc:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	681b      	ldr	r3, [r3, #0]
 8002e02:	f003 0301 	and.w	r3, r3, #1
 8002e06:	2b00      	cmp	r3, #0
 8002e08:	d044      	beq.n	8002e94 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	685b      	ldr	r3, [r3, #4]
 8002e0e:	2b01      	cmp	r3, #1
 8002e10:	d107      	bne.n	8002e22 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002e12:	4b47      	ldr	r3, [pc, #284]	@ (8002f30 <HAL_RCC_ClockConfig+0x1bc>)
 8002e14:	681b      	ldr	r3, [r3, #0]
 8002e16:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002e1a:	2b00      	cmp	r3, #0
 8002e1c:	d119      	bne.n	8002e52 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002e1e:	2301      	movs	r3, #1
 8002e20:	e07f      	b.n	8002f22 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	685b      	ldr	r3, [r3, #4]
 8002e26:	2b02      	cmp	r3, #2
 8002e28:	d003      	beq.n	8002e32 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002e2e:	2b03      	cmp	r3, #3
 8002e30:	d107      	bne.n	8002e42 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002e32:	4b3f      	ldr	r3, [pc, #252]	@ (8002f30 <HAL_RCC_ClockConfig+0x1bc>)
 8002e34:	681b      	ldr	r3, [r3, #0]
 8002e36:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002e3a:	2b00      	cmp	r3, #0
 8002e3c:	d109      	bne.n	8002e52 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002e3e:	2301      	movs	r3, #1
 8002e40:	e06f      	b.n	8002f22 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002e42:	4b3b      	ldr	r3, [pc, #236]	@ (8002f30 <HAL_RCC_ClockConfig+0x1bc>)
 8002e44:	681b      	ldr	r3, [r3, #0]
 8002e46:	f003 0302 	and.w	r3, r3, #2
 8002e4a:	2b00      	cmp	r3, #0
 8002e4c:	d101      	bne.n	8002e52 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002e4e:	2301      	movs	r3, #1
 8002e50:	e067      	b.n	8002f22 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002e52:	4b37      	ldr	r3, [pc, #220]	@ (8002f30 <HAL_RCC_ClockConfig+0x1bc>)
 8002e54:	689b      	ldr	r3, [r3, #8]
 8002e56:	f023 0203 	bic.w	r2, r3, #3
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	685b      	ldr	r3, [r3, #4]
 8002e5e:	4934      	ldr	r1, [pc, #208]	@ (8002f30 <HAL_RCC_ClockConfig+0x1bc>)
 8002e60:	4313      	orrs	r3, r2
 8002e62:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002e64:	f7fe fe5e 	bl	8001b24 <HAL_GetTick>
 8002e68:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002e6a:	e00a      	b.n	8002e82 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002e6c:	f7fe fe5a 	bl	8001b24 <HAL_GetTick>
 8002e70:	4602      	mov	r2, r0
 8002e72:	68fb      	ldr	r3, [r7, #12]
 8002e74:	1ad3      	subs	r3, r2, r3
 8002e76:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002e7a:	4293      	cmp	r3, r2
 8002e7c:	d901      	bls.n	8002e82 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002e7e:	2303      	movs	r3, #3
 8002e80:	e04f      	b.n	8002f22 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002e82:	4b2b      	ldr	r3, [pc, #172]	@ (8002f30 <HAL_RCC_ClockConfig+0x1bc>)
 8002e84:	689b      	ldr	r3, [r3, #8]
 8002e86:	f003 020c 	and.w	r2, r3, #12
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	685b      	ldr	r3, [r3, #4]
 8002e8e:	009b      	lsls	r3, r3, #2
 8002e90:	429a      	cmp	r2, r3
 8002e92:	d1eb      	bne.n	8002e6c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002e94:	4b25      	ldr	r3, [pc, #148]	@ (8002f2c <HAL_RCC_ClockConfig+0x1b8>)
 8002e96:	681b      	ldr	r3, [r3, #0]
 8002e98:	f003 0307 	and.w	r3, r3, #7
 8002e9c:	683a      	ldr	r2, [r7, #0]
 8002e9e:	429a      	cmp	r2, r3
 8002ea0:	d20c      	bcs.n	8002ebc <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002ea2:	4b22      	ldr	r3, [pc, #136]	@ (8002f2c <HAL_RCC_ClockConfig+0x1b8>)
 8002ea4:	683a      	ldr	r2, [r7, #0]
 8002ea6:	b2d2      	uxtb	r2, r2
 8002ea8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002eaa:	4b20      	ldr	r3, [pc, #128]	@ (8002f2c <HAL_RCC_ClockConfig+0x1b8>)
 8002eac:	681b      	ldr	r3, [r3, #0]
 8002eae:	f003 0307 	and.w	r3, r3, #7
 8002eb2:	683a      	ldr	r2, [r7, #0]
 8002eb4:	429a      	cmp	r2, r3
 8002eb6:	d001      	beq.n	8002ebc <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002eb8:	2301      	movs	r3, #1
 8002eba:	e032      	b.n	8002f22 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	681b      	ldr	r3, [r3, #0]
 8002ec0:	f003 0304 	and.w	r3, r3, #4
 8002ec4:	2b00      	cmp	r3, #0
 8002ec6:	d008      	beq.n	8002eda <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002ec8:	4b19      	ldr	r3, [pc, #100]	@ (8002f30 <HAL_RCC_ClockConfig+0x1bc>)
 8002eca:	689b      	ldr	r3, [r3, #8]
 8002ecc:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	68db      	ldr	r3, [r3, #12]
 8002ed4:	4916      	ldr	r1, [pc, #88]	@ (8002f30 <HAL_RCC_ClockConfig+0x1bc>)
 8002ed6:	4313      	orrs	r3, r2
 8002ed8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	f003 0308 	and.w	r3, r3, #8
 8002ee2:	2b00      	cmp	r3, #0
 8002ee4:	d009      	beq.n	8002efa <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002ee6:	4b12      	ldr	r3, [pc, #72]	@ (8002f30 <HAL_RCC_ClockConfig+0x1bc>)
 8002ee8:	689b      	ldr	r3, [r3, #8]
 8002eea:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	691b      	ldr	r3, [r3, #16]
 8002ef2:	00db      	lsls	r3, r3, #3
 8002ef4:	490e      	ldr	r1, [pc, #56]	@ (8002f30 <HAL_RCC_ClockConfig+0x1bc>)
 8002ef6:	4313      	orrs	r3, r2
 8002ef8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002efa:	f000 f821 	bl	8002f40 <HAL_RCC_GetSysClockFreq>
 8002efe:	4602      	mov	r2, r0
 8002f00:	4b0b      	ldr	r3, [pc, #44]	@ (8002f30 <HAL_RCC_ClockConfig+0x1bc>)
 8002f02:	689b      	ldr	r3, [r3, #8]
 8002f04:	091b      	lsrs	r3, r3, #4
 8002f06:	f003 030f 	and.w	r3, r3, #15
 8002f0a:	490a      	ldr	r1, [pc, #40]	@ (8002f34 <HAL_RCC_ClockConfig+0x1c0>)
 8002f0c:	5ccb      	ldrb	r3, [r1, r3]
 8002f0e:	fa22 f303 	lsr.w	r3, r2, r3
 8002f12:	4a09      	ldr	r2, [pc, #36]	@ (8002f38 <HAL_RCC_ClockConfig+0x1c4>)
 8002f14:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8002f16:	4b09      	ldr	r3, [pc, #36]	@ (8002f3c <HAL_RCC_ClockConfig+0x1c8>)
 8002f18:	681b      	ldr	r3, [r3, #0]
 8002f1a:	4618      	mov	r0, r3
 8002f1c:	f7fe fdbe 	bl	8001a9c <HAL_InitTick>

  return HAL_OK;
 8002f20:	2300      	movs	r3, #0
}
 8002f22:	4618      	mov	r0, r3
 8002f24:	3710      	adds	r7, #16
 8002f26:	46bd      	mov	sp, r7
 8002f28:	bd80      	pop	{r7, pc}
 8002f2a:	bf00      	nop
 8002f2c:	40023c00 	.word	0x40023c00
 8002f30:	40023800 	.word	0x40023800
 8002f34:	08006914 	.word	0x08006914
 8002f38:	2000000c 	.word	0x2000000c
 8002f3c:	20000010 	.word	0x20000010

08002f40 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002f40:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002f44:	b094      	sub	sp, #80	@ 0x50
 8002f46:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8002f48:	2300      	movs	r3, #0
 8002f4a:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8002f4c:	2300      	movs	r3, #0
 8002f4e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8002f50:	2300      	movs	r3, #0
 8002f52:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8002f54:	2300      	movs	r3, #0
 8002f56:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002f58:	4b79      	ldr	r3, [pc, #484]	@ (8003140 <HAL_RCC_GetSysClockFreq+0x200>)
 8002f5a:	689b      	ldr	r3, [r3, #8]
 8002f5c:	f003 030c 	and.w	r3, r3, #12
 8002f60:	2b08      	cmp	r3, #8
 8002f62:	d00d      	beq.n	8002f80 <HAL_RCC_GetSysClockFreq+0x40>
 8002f64:	2b08      	cmp	r3, #8
 8002f66:	f200 80e1 	bhi.w	800312c <HAL_RCC_GetSysClockFreq+0x1ec>
 8002f6a:	2b00      	cmp	r3, #0
 8002f6c:	d002      	beq.n	8002f74 <HAL_RCC_GetSysClockFreq+0x34>
 8002f6e:	2b04      	cmp	r3, #4
 8002f70:	d003      	beq.n	8002f7a <HAL_RCC_GetSysClockFreq+0x3a>
 8002f72:	e0db      	b.n	800312c <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002f74:	4b73      	ldr	r3, [pc, #460]	@ (8003144 <HAL_RCC_GetSysClockFreq+0x204>)
 8002f76:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002f78:	e0db      	b.n	8003132 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002f7a:	4b73      	ldr	r3, [pc, #460]	@ (8003148 <HAL_RCC_GetSysClockFreq+0x208>)
 8002f7c:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002f7e:	e0d8      	b.n	8003132 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002f80:	4b6f      	ldr	r3, [pc, #444]	@ (8003140 <HAL_RCC_GetSysClockFreq+0x200>)
 8002f82:	685b      	ldr	r3, [r3, #4]
 8002f84:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002f88:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002f8a:	4b6d      	ldr	r3, [pc, #436]	@ (8003140 <HAL_RCC_GetSysClockFreq+0x200>)
 8002f8c:	685b      	ldr	r3, [r3, #4]
 8002f8e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002f92:	2b00      	cmp	r3, #0
 8002f94:	d063      	beq.n	800305e <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002f96:	4b6a      	ldr	r3, [pc, #424]	@ (8003140 <HAL_RCC_GetSysClockFreq+0x200>)
 8002f98:	685b      	ldr	r3, [r3, #4]
 8002f9a:	099b      	lsrs	r3, r3, #6
 8002f9c:	2200      	movs	r2, #0
 8002f9e:	63bb      	str	r3, [r7, #56]	@ 0x38
 8002fa0:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8002fa2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002fa4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002fa8:	633b      	str	r3, [r7, #48]	@ 0x30
 8002faa:	2300      	movs	r3, #0
 8002fac:	637b      	str	r3, [r7, #52]	@ 0x34
 8002fae:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8002fb2:	4622      	mov	r2, r4
 8002fb4:	462b      	mov	r3, r5
 8002fb6:	f04f 0000 	mov.w	r0, #0
 8002fba:	f04f 0100 	mov.w	r1, #0
 8002fbe:	0159      	lsls	r1, r3, #5
 8002fc0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002fc4:	0150      	lsls	r0, r2, #5
 8002fc6:	4602      	mov	r2, r0
 8002fc8:	460b      	mov	r3, r1
 8002fca:	4621      	mov	r1, r4
 8002fcc:	1a51      	subs	r1, r2, r1
 8002fce:	6139      	str	r1, [r7, #16]
 8002fd0:	4629      	mov	r1, r5
 8002fd2:	eb63 0301 	sbc.w	r3, r3, r1
 8002fd6:	617b      	str	r3, [r7, #20]
 8002fd8:	f04f 0200 	mov.w	r2, #0
 8002fdc:	f04f 0300 	mov.w	r3, #0
 8002fe0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002fe4:	4659      	mov	r1, fp
 8002fe6:	018b      	lsls	r3, r1, #6
 8002fe8:	4651      	mov	r1, sl
 8002fea:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002fee:	4651      	mov	r1, sl
 8002ff0:	018a      	lsls	r2, r1, #6
 8002ff2:	4651      	mov	r1, sl
 8002ff4:	ebb2 0801 	subs.w	r8, r2, r1
 8002ff8:	4659      	mov	r1, fp
 8002ffa:	eb63 0901 	sbc.w	r9, r3, r1
 8002ffe:	f04f 0200 	mov.w	r2, #0
 8003002:	f04f 0300 	mov.w	r3, #0
 8003006:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800300a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800300e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003012:	4690      	mov	r8, r2
 8003014:	4699      	mov	r9, r3
 8003016:	4623      	mov	r3, r4
 8003018:	eb18 0303 	adds.w	r3, r8, r3
 800301c:	60bb      	str	r3, [r7, #8]
 800301e:	462b      	mov	r3, r5
 8003020:	eb49 0303 	adc.w	r3, r9, r3
 8003024:	60fb      	str	r3, [r7, #12]
 8003026:	f04f 0200 	mov.w	r2, #0
 800302a:	f04f 0300 	mov.w	r3, #0
 800302e:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8003032:	4629      	mov	r1, r5
 8003034:	024b      	lsls	r3, r1, #9
 8003036:	4621      	mov	r1, r4
 8003038:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800303c:	4621      	mov	r1, r4
 800303e:	024a      	lsls	r2, r1, #9
 8003040:	4610      	mov	r0, r2
 8003042:	4619      	mov	r1, r3
 8003044:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003046:	2200      	movs	r2, #0
 8003048:	62bb      	str	r3, [r7, #40]	@ 0x28
 800304a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800304c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8003050:	f7fd f92e 	bl	80002b0 <__aeabi_uldivmod>
 8003054:	4602      	mov	r2, r0
 8003056:	460b      	mov	r3, r1
 8003058:	4613      	mov	r3, r2
 800305a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800305c:	e058      	b.n	8003110 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800305e:	4b38      	ldr	r3, [pc, #224]	@ (8003140 <HAL_RCC_GetSysClockFreq+0x200>)
 8003060:	685b      	ldr	r3, [r3, #4]
 8003062:	099b      	lsrs	r3, r3, #6
 8003064:	2200      	movs	r2, #0
 8003066:	4618      	mov	r0, r3
 8003068:	4611      	mov	r1, r2
 800306a:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800306e:	623b      	str	r3, [r7, #32]
 8003070:	2300      	movs	r3, #0
 8003072:	627b      	str	r3, [r7, #36]	@ 0x24
 8003074:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8003078:	4642      	mov	r2, r8
 800307a:	464b      	mov	r3, r9
 800307c:	f04f 0000 	mov.w	r0, #0
 8003080:	f04f 0100 	mov.w	r1, #0
 8003084:	0159      	lsls	r1, r3, #5
 8003086:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800308a:	0150      	lsls	r0, r2, #5
 800308c:	4602      	mov	r2, r0
 800308e:	460b      	mov	r3, r1
 8003090:	4641      	mov	r1, r8
 8003092:	ebb2 0a01 	subs.w	sl, r2, r1
 8003096:	4649      	mov	r1, r9
 8003098:	eb63 0b01 	sbc.w	fp, r3, r1
 800309c:	f04f 0200 	mov.w	r2, #0
 80030a0:	f04f 0300 	mov.w	r3, #0
 80030a4:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80030a8:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80030ac:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80030b0:	ebb2 040a 	subs.w	r4, r2, sl
 80030b4:	eb63 050b 	sbc.w	r5, r3, fp
 80030b8:	f04f 0200 	mov.w	r2, #0
 80030bc:	f04f 0300 	mov.w	r3, #0
 80030c0:	00eb      	lsls	r3, r5, #3
 80030c2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80030c6:	00e2      	lsls	r2, r4, #3
 80030c8:	4614      	mov	r4, r2
 80030ca:	461d      	mov	r5, r3
 80030cc:	4643      	mov	r3, r8
 80030ce:	18e3      	adds	r3, r4, r3
 80030d0:	603b      	str	r3, [r7, #0]
 80030d2:	464b      	mov	r3, r9
 80030d4:	eb45 0303 	adc.w	r3, r5, r3
 80030d8:	607b      	str	r3, [r7, #4]
 80030da:	f04f 0200 	mov.w	r2, #0
 80030de:	f04f 0300 	mov.w	r3, #0
 80030e2:	e9d7 4500 	ldrd	r4, r5, [r7]
 80030e6:	4629      	mov	r1, r5
 80030e8:	028b      	lsls	r3, r1, #10
 80030ea:	4621      	mov	r1, r4
 80030ec:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80030f0:	4621      	mov	r1, r4
 80030f2:	028a      	lsls	r2, r1, #10
 80030f4:	4610      	mov	r0, r2
 80030f6:	4619      	mov	r1, r3
 80030f8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80030fa:	2200      	movs	r2, #0
 80030fc:	61bb      	str	r3, [r7, #24]
 80030fe:	61fa      	str	r2, [r7, #28]
 8003100:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003104:	f7fd f8d4 	bl	80002b0 <__aeabi_uldivmod>
 8003108:	4602      	mov	r2, r0
 800310a:	460b      	mov	r3, r1
 800310c:	4613      	mov	r3, r2
 800310e:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8003110:	4b0b      	ldr	r3, [pc, #44]	@ (8003140 <HAL_RCC_GetSysClockFreq+0x200>)
 8003112:	685b      	ldr	r3, [r3, #4]
 8003114:	0c1b      	lsrs	r3, r3, #16
 8003116:	f003 0303 	and.w	r3, r3, #3
 800311a:	3301      	adds	r3, #1
 800311c:	005b      	lsls	r3, r3, #1
 800311e:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8003120:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8003122:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003124:	fbb2 f3f3 	udiv	r3, r2, r3
 8003128:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800312a:	e002      	b.n	8003132 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800312c:	4b05      	ldr	r3, [pc, #20]	@ (8003144 <HAL_RCC_GetSysClockFreq+0x204>)
 800312e:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003130:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003132:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8003134:	4618      	mov	r0, r3
 8003136:	3750      	adds	r7, #80	@ 0x50
 8003138:	46bd      	mov	sp, r7
 800313a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800313e:	bf00      	nop
 8003140:	40023800 	.word	0x40023800
 8003144:	00f42400 	.word	0x00f42400
 8003148:	007a1200 	.word	0x007a1200

0800314c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800314c:	b480      	push	{r7}
 800314e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003150:	4b03      	ldr	r3, [pc, #12]	@ (8003160 <HAL_RCC_GetHCLKFreq+0x14>)
 8003152:	681b      	ldr	r3, [r3, #0]
}
 8003154:	4618      	mov	r0, r3
 8003156:	46bd      	mov	sp, r7
 8003158:	f85d 7b04 	ldr.w	r7, [sp], #4
 800315c:	4770      	bx	lr
 800315e:	bf00      	nop
 8003160:	2000000c 	.word	0x2000000c

08003164 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003164:	b580      	push	{r7, lr}
 8003166:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003168:	f7ff fff0 	bl	800314c <HAL_RCC_GetHCLKFreq>
 800316c:	4602      	mov	r2, r0
 800316e:	4b05      	ldr	r3, [pc, #20]	@ (8003184 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003170:	689b      	ldr	r3, [r3, #8]
 8003172:	0a9b      	lsrs	r3, r3, #10
 8003174:	f003 0307 	and.w	r3, r3, #7
 8003178:	4903      	ldr	r1, [pc, #12]	@ (8003188 <HAL_RCC_GetPCLK1Freq+0x24>)
 800317a:	5ccb      	ldrb	r3, [r1, r3]
 800317c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003180:	4618      	mov	r0, r3
 8003182:	bd80      	pop	{r7, pc}
 8003184:	40023800 	.word	0x40023800
 8003188:	08006924 	.word	0x08006924

0800318c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800318c:	b580      	push	{r7, lr}
 800318e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003190:	f7ff ffdc 	bl	800314c <HAL_RCC_GetHCLKFreq>
 8003194:	4602      	mov	r2, r0
 8003196:	4b05      	ldr	r3, [pc, #20]	@ (80031ac <HAL_RCC_GetPCLK2Freq+0x20>)
 8003198:	689b      	ldr	r3, [r3, #8]
 800319a:	0b5b      	lsrs	r3, r3, #13
 800319c:	f003 0307 	and.w	r3, r3, #7
 80031a0:	4903      	ldr	r1, [pc, #12]	@ (80031b0 <HAL_RCC_GetPCLK2Freq+0x24>)
 80031a2:	5ccb      	ldrb	r3, [r1, r3]
 80031a4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80031a8:	4618      	mov	r0, r3
 80031aa:	bd80      	pop	{r7, pc}
 80031ac:	40023800 	.word	0x40023800
 80031b0:	08006924 	.word	0x08006924

080031b4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80031b4:	b580      	push	{r7, lr}
 80031b6:	b082      	sub	sp, #8
 80031b8:	af00      	add	r7, sp, #0
 80031ba:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	2b00      	cmp	r3, #0
 80031c0:	d101      	bne.n	80031c6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80031c2:	2301      	movs	r3, #1
 80031c4:	e041      	b.n	800324a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80031cc:	b2db      	uxtb	r3, r3
 80031ce:	2b00      	cmp	r3, #0
 80031d0:	d106      	bne.n	80031e0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	2200      	movs	r2, #0
 80031d6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80031da:	6878      	ldr	r0, [r7, #4]
 80031dc:	f7fe f986 	bl	80014ec <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	2202      	movs	r2, #2
 80031e4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	681a      	ldr	r2, [r3, #0]
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	3304      	adds	r3, #4
 80031f0:	4619      	mov	r1, r3
 80031f2:	4610      	mov	r0, r2
 80031f4:	f000 fb26 	bl	8003844 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	2201      	movs	r2, #1
 80031fc:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	2201      	movs	r2, #1
 8003204:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	2201      	movs	r2, #1
 800320c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	2201      	movs	r2, #1
 8003214:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	2201      	movs	r2, #1
 800321c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	2201      	movs	r2, #1
 8003224:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	2201      	movs	r2, #1
 800322c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	2201      	movs	r2, #1
 8003234:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	2201      	movs	r2, #1
 800323c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	2201      	movs	r2, #1
 8003244:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003248:	2300      	movs	r3, #0
}
 800324a:	4618      	mov	r0, r3
 800324c:	3708      	adds	r7, #8
 800324e:	46bd      	mov	sp, r7
 8003250:	bd80      	pop	{r7, pc}
	...

08003254 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003254:	b480      	push	{r7}
 8003256:	b085      	sub	sp, #20
 8003258:	af00      	add	r7, sp, #0
 800325a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003262:	b2db      	uxtb	r3, r3
 8003264:	2b01      	cmp	r3, #1
 8003266:	d001      	beq.n	800326c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003268:	2301      	movs	r3, #1
 800326a:	e044      	b.n	80032f6 <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	2202      	movs	r2, #2
 8003270:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	68da      	ldr	r2, [r3, #12]
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	681b      	ldr	r3, [r3, #0]
 800327e:	f042 0201 	orr.w	r2, r2, #1
 8003282:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	681b      	ldr	r3, [r3, #0]
 8003288:	4a1e      	ldr	r2, [pc, #120]	@ (8003304 <HAL_TIM_Base_Start_IT+0xb0>)
 800328a:	4293      	cmp	r3, r2
 800328c:	d018      	beq.n	80032c0 <HAL_TIM_Base_Start_IT+0x6c>
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	681b      	ldr	r3, [r3, #0]
 8003292:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003296:	d013      	beq.n	80032c0 <HAL_TIM_Base_Start_IT+0x6c>
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	681b      	ldr	r3, [r3, #0]
 800329c:	4a1a      	ldr	r2, [pc, #104]	@ (8003308 <HAL_TIM_Base_Start_IT+0xb4>)
 800329e:	4293      	cmp	r3, r2
 80032a0:	d00e      	beq.n	80032c0 <HAL_TIM_Base_Start_IT+0x6c>
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	681b      	ldr	r3, [r3, #0]
 80032a6:	4a19      	ldr	r2, [pc, #100]	@ (800330c <HAL_TIM_Base_Start_IT+0xb8>)
 80032a8:	4293      	cmp	r3, r2
 80032aa:	d009      	beq.n	80032c0 <HAL_TIM_Base_Start_IT+0x6c>
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	681b      	ldr	r3, [r3, #0]
 80032b0:	4a17      	ldr	r2, [pc, #92]	@ (8003310 <HAL_TIM_Base_Start_IT+0xbc>)
 80032b2:	4293      	cmp	r3, r2
 80032b4:	d004      	beq.n	80032c0 <HAL_TIM_Base_Start_IT+0x6c>
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	681b      	ldr	r3, [r3, #0]
 80032ba:	4a16      	ldr	r2, [pc, #88]	@ (8003314 <HAL_TIM_Base_Start_IT+0xc0>)
 80032bc:	4293      	cmp	r3, r2
 80032be:	d111      	bne.n	80032e4 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	681b      	ldr	r3, [r3, #0]
 80032c4:	689b      	ldr	r3, [r3, #8]
 80032c6:	f003 0307 	and.w	r3, r3, #7
 80032ca:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80032cc:	68fb      	ldr	r3, [r7, #12]
 80032ce:	2b06      	cmp	r3, #6
 80032d0:	d010      	beq.n	80032f4 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	681b      	ldr	r3, [r3, #0]
 80032d6:	681a      	ldr	r2, [r3, #0]
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	681b      	ldr	r3, [r3, #0]
 80032dc:	f042 0201 	orr.w	r2, r2, #1
 80032e0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80032e2:	e007      	b.n	80032f4 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	681a      	ldr	r2, [r3, #0]
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	681b      	ldr	r3, [r3, #0]
 80032ee:	f042 0201 	orr.w	r2, r2, #1
 80032f2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80032f4:	2300      	movs	r3, #0
}
 80032f6:	4618      	mov	r0, r3
 80032f8:	3714      	adds	r7, #20
 80032fa:	46bd      	mov	sp, r7
 80032fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003300:	4770      	bx	lr
 8003302:	bf00      	nop
 8003304:	40010000 	.word	0x40010000
 8003308:	40000400 	.word	0x40000400
 800330c:	40000800 	.word	0x40000800
 8003310:	40000c00 	.word	0x40000c00
 8003314:	40014000 	.word	0x40014000

08003318 <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 8003318:	b580      	push	{r7, lr}
 800331a:	b082      	sub	sp, #8
 800331c:	af00      	add	r7, sp, #0
 800331e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	2b00      	cmp	r3, #0
 8003324:	d101      	bne.n	800332a <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 8003326:	2301      	movs	r3, #1
 8003328:	e041      	b.n	80033ae <HAL_TIM_OC_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003330:	b2db      	uxtb	r3, r3
 8003332:	2b00      	cmp	r3, #0
 8003334:	d106      	bne.n	8003344 <HAL_TIM_OC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	2200      	movs	r2, #0
 800333a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 800333e:	6878      	ldr	r0, [r7, #4]
 8003340:	f000 f839 	bl	80033b6 <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	2202      	movs	r2, #2
 8003348:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	681a      	ldr	r2, [r3, #0]
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	3304      	adds	r3, #4
 8003354:	4619      	mov	r1, r3
 8003356:	4610      	mov	r0, r2
 8003358:	f000 fa74 	bl	8003844 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	2201      	movs	r2, #1
 8003360:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	2201      	movs	r2, #1
 8003368:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	2201      	movs	r2, #1
 8003370:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	2201      	movs	r2, #1
 8003378:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	2201      	movs	r2, #1
 8003380:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	2201      	movs	r2, #1
 8003388:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	2201      	movs	r2, #1
 8003390:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	2201      	movs	r2, #1
 8003398:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	2201      	movs	r2, #1
 80033a0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	2201      	movs	r2, #1
 80033a8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80033ac:	2300      	movs	r3, #0
}
 80033ae:	4618      	mov	r0, r3
 80033b0:	3708      	adds	r7, #8
 80033b2:	46bd      	mov	sp, r7
 80033b4:	bd80      	pop	{r7, pc}

080033b6 <HAL_TIM_OC_MspInit>:
  * @brief  Initializes the TIM Output Compare MSP.
  * @param  htim TIM Output Compare handle
  * @retval None
  */
__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
{
 80033b6:	b480      	push	{r7}
 80033b8:	b083      	sub	sp, #12
 80033ba:	af00      	add	r7, sp, #0
 80033bc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_MspInit could be implemented in the user file
   */
}
 80033be:	bf00      	nop
 80033c0:	370c      	adds	r7, #12
 80033c2:	46bd      	mov	sp, r7
 80033c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033c8:	4770      	bx	lr

080033ca <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80033ca:	b580      	push	{r7, lr}
 80033cc:	b084      	sub	sp, #16
 80033ce:	af00      	add	r7, sp, #0
 80033d0:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	681b      	ldr	r3, [r3, #0]
 80033d6:	68db      	ldr	r3, [r3, #12]
 80033d8:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	691b      	ldr	r3, [r3, #16]
 80033e0:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80033e2:	68bb      	ldr	r3, [r7, #8]
 80033e4:	f003 0302 	and.w	r3, r3, #2
 80033e8:	2b00      	cmp	r3, #0
 80033ea:	d020      	beq.n	800342e <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80033ec:	68fb      	ldr	r3, [r7, #12]
 80033ee:	f003 0302 	and.w	r3, r3, #2
 80033f2:	2b00      	cmp	r3, #0
 80033f4:	d01b      	beq.n	800342e <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	681b      	ldr	r3, [r3, #0]
 80033fa:	f06f 0202 	mvn.w	r2, #2
 80033fe:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	2201      	movs	r2, #1
 8003404:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	681b      	ldr	r3, [r3, #0]
 800340a:	699b      	ldr	r3, [r3, #24]
 800340c:	f003 0303 	and.w	r3, r3, #3
 8003410:	2b00      	cmp	r3, #0
 8003412:	d003      	beq.n	800341c <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003414:	6878      	ldr	r0, [r7, #4]
 8003416:	f000 f9f6 	bl	8003806 <HAL_TIM_IC_CaptureCallback>
 800341a:	e005      	b.n	8003428 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800341c:	6878      	ldr	r0, [r7, #4]
 800341e:	f000 f9e8 	bl	80037f2 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003422:	6878      	ldr	r0, [r7, #4]
 8003424:	f000 f9f9 	bl	800381a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	2200      	movs	r2, #0
 800342c:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800342e:	68bb      	ldr	r3, [r7, #8]
 8003430:	f003 0304 	and.w	r3, r3, #4
 8003434:	2b00      	cmp	r3, #0
 8003436:	d020      	beq.n	800347a <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8003438:	68fb      	ldr	r3, [r7, #12]
 800343a:	f003 0304 	and.w	r3, r3, #4
 800343e:	2b00      	cmp	r3, #0
 8003440:	d01b      	beq.n	800347a <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	681b      	ldr	r3, [r3, #0]
 8003446:	f06f 0204 	mvn.w	r2, #4
 800344a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	2202      	movs	r2, #2
 8003450:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	681b      	ldr	r3, [r3, #0]
 8003456:	699b      	ldr	r3, [r3, #24]
 8003458:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800345c:	2b00      	cmp	r3, #0
 800345e:	d003      	beq.n	8003468 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003460:	6878      	ldr	r0, [r7, #4]
 8003462:	f000 f9d0 	bl	8003806 <HAL_TIM_IC_CaptureCallback>
 8003466:	e005      	b.n	8003474 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003468:	6878      	ldr	r0, [r7, #4]
 800346a:	f000 f9c2 	bl	80037f2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800346e:	6878      	ldr	r0, [r7, #4]
 8003470:	f000 f9d3 	bl	800381a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	2200      	movs	r2, #0
 8003478:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800347a:	68bb      	ldr	r3, [r7, #8]
 800347c:	f003 0308 	and.w	r3, r3, #8
 8003480:	2b00      	cmp	r3, #0
 8003482:	d020      	beq.n	80034c6 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8003484:	68fb      	ldr	r3, [r7, #12]
 8003486:	f003 0308 	and.w	r3, r3, #8
 800348a:	2b00      	cmp	r3, #0
 800348c:	d01b      	beq.n	80034c6 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	681b      	ldr	r3, [r3, #0]
 8003492:	f06f 0208 	mvn.w	r2, #8
 8003496:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	2204      	movs	r2, #4
 800349c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	681b      	ldr	r3, [r3, #0]
 80034a2:	69db      	ldr	r3, [r3, #28]
 80034a4:	f003 0303 	and.w	r3, r3, #3
 80034a8:	2b00      	cmp	r3, #0
 80034aa:	d003      	beq.n	80034b4 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80034ac:	6878      	ldr	r0, [r7, #4]
 80034ae:	f000 f9aa 	bl	8003806 <HAL_TIM_IC_CaptureCallback>
 80034b2:	e005      	b.n	80034c0 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80034b4:	6878      	ldr	r0, [r7, #4]
 80034b6:	f000 f99c 	bl	80037f2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80034ba:	6878      	ldr	r0, [r7, #4]
 80034bc:	f000 f9ad 	bl	800381a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	2200      	movs	r2, #0
 80034c4:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80034c6:	68bb      	ldr	r3, [r7, #8]
 80034c8:	f003 0310 	and.w	r3, r3, #16
 80034cc:	2b00      	cmp	r3, #0
 80034ce:	d020      	beq.n	8003512 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80034d0:	68fb      	ldr	r3, [r7, #12]
 80034d2:	f003 0310 	and.w	r3, r3, #16
 80034d6:	2b00      	cmp	r3, #0
 80034d8:	d01b      	beq.n	8003512 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	681b      	ldr	r3, [r3, #0]
 80034de:	f06f 0210 	mvn.w	r2, #16
 80034e2:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	2208      	movs	r2, #8
 80034e8:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	681b      	ldr	r3, [r3, #0]
 80034ee:	69db      	ldr	r3, [r3, #28]
 80034f0:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80034f4:	2b00      	cmp	r3, #0
 80034f6:	d003      	beq.n	8003500 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80034f8:	6878      	ldr	r0, [r7, #4]
 80034fa:	f000 f984 	bl	8003806 <HAL_TIM_IC_CaptureCallback>
 80034fe:	e005      	b.n	800350c <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003500:	6878      	ldr	r0, [r7, #4]
 8003502:	f000 f976 	bl	80037f2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003506:	6878      	ldr	r0, [r7, #4]
 8003508:	f000 f987 	bl	800381a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	2200      	movs	r2, #0
 8003510:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8003512:	68bb      	ldr	r3, [r7, #8]
 8003514:	f003 0301 	and.w	r3, r3, #1
 8003518:	2b00      	cmp	r3, #0
 800351a:	d00c      	beq.n	8003536 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800351c:	68fb      	ldr	r3, [r7, #12]
 800351e:	f003 0301 	and.w	r3, r3, #1
 8003522:	2b00      	cmp	r3, #0
 8003524:	d007      	beq.n	8003536 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	f06f 0201 	mvn.w	r2, #1
 800352e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003530:	6878      	ldr	r0, [r7, #4]
 8003532:	f7fd fe89 	bl	8001248 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8003536:	68bb      	ldr	r3, [r7, #8]
 8003538:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800353c:	2b00      	cmp	r3, #0
 800353e:	d00c      	beq.n	800355a <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8003540:	68fb      	ldr	r3, [r7, #12]
 8003542:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003546:	2b00      	cmp	r3, #0
 8003548:	d007      	beq.n	800355a <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	681b      	ldr	r3, [r3, #0]
 800354e:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8003552:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003554:	6878      	ldr	r0, [r7, #4]
 8003556:	f000 fc99 	bl	8003e8c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800355a:	68bb      	ldr	r3, [r7, #8]
 800355c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003560:	2b00      	cmp	r3, #0
 8003562:	d00c      	beq.n	800357e <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8003564:	68fb      	ldr	r3, [r7, #12]
 8003566:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800356a:	2b00      	cmp	r3, #0
 800356c:	d007      	beq.n	800357e <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	681b      	ldr	r3, [r3, #0]
 8003572:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8003576:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003578:	6878      	ldr	r0, [r7, #4]
 800357a:	f000 f958 	bl	800382e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800357e:	68bb      	ldr	r3, [r7, #8]
 8003580:	f003 0320 	and.w	r3, r3, #32
 8003584:	2b00      	cmp	r3, #0
 8003586:	d00c      	beq.n	80035a2 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8003588:	68fb      	ldr	r3, [r7, #12]
 800358a:	f003 0320 	and.w	r3, r3, #32
 800358e:	2b00      	cmp	r3, #0
 8003590:	d007      	beq.n	80035a2 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	681b      	ldr	r3, [r3, #0]
 8003596:	f06f 0220 	mvn.w	r2, #32
 800359a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800359c:	6878      	ldr	r0, [r7, #4]
 800359e:	f000 fc6b 	bl	8003e78 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80035a2:	bf00      	nop
 80035a4:	3710      	adds	r7, #16
 80035a6:	46bd      	mov	sp, r7
 80035a8:	bd80      	pop	{r7, pc}
	...

080035ac <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           const TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 80035ac:	b580      	push	{r7, lr}
 80035ae:	b086      	sub	sp, #24
 80035b0:	af00      	add	r7, sp, #0
 80035b2:	60f8      	str	r0, [r7, #12]
 80035b4:	60b9      	str	r1, [r7, #8]
 80035b6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80035b8:	2300      	movs	r3, #0
 80035ba:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 80035bc:	68fb      	ldr	r3, [r7, #12]
 80035be:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80035c2:	2b01      	cmp	r3, #1
 80035c4:	d101      	bne.n	80035ca <HAL_TIM_OC_ConfigChannel+0x1e>
 80035c6:	2302      	movs	r3, #2
 80035c8:	e048      	b.n	800365c <HAL_TIM_OC_ConfigChannel+0xb0>
 80035ca:	68fb      	ldr	r3, [r7, #12]
 80035cc:	2201      	movs	r2, #1
 80035ce:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	2b0c      	cmp	r3, #12
 80035d6:	d839      	bhi.n	800364c <HAL_TIM_OC_ConfigChannel+0xa0>
 80035d8:	a201      	add	r2, pc, #4	@ (adr r2, 80035e0 <HAL_TIM_OC_ConfigChannel+0x34>)
 80035da:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80035de:	bf00      	nop
 80035e0:	08003615 	.word	0x08003615
 80035e4:	0800364d 	.word	0x0800364d
 80035e8:	0800364d 	.word	0x0800364d
 80035ec:	0800364d 	.word	0x0800364d
 80035f0:	08003623 	.word	0x08003623
 80035f4:	0800364d 	.word	0x0800364d
 80035f8:	0800364d 	.word	0x0800364d
 80035fc:	0800364d 	.word	0x0800364d
 8003600:	08003631 	.word	0x08003631
 8003604:	0800364d 	.word	0x0800364d
 8003608:	0800364d 	.word	0x0800364d
 800360c:	0800364d 	.word	0x0800364d
 8003610:	0800363f 	.word	0x0800363f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8003614:	68fb      	ldr	r3, [r7, #12]
 8003616:	681b      	ldr	r3, [r3, #0]
 8003618:	68b9      	ldr	r1, [r7, #8]
 800361a:	4618      	mov	r0, r3
 800361c:	f000 f998 	bl	8003950 <TIM_OC1_SetConfig>
      break;
 8003620:	e017      	b.n	8003652 <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8003622:	68fb      	ldr	r3, [r7, #12]
 8003624:	681b      	ldr	r3, [r3, #0]
 8003626:	68b9      	ldr	r1, [r7, #8]
 8003628:	4618      	mov	r0, r3
 800362a:	f000 f9f7 	bl	8003a1c <TIM_OC2_SetConfig>
      break;
 800362e:	e010      	b.n	8003652 <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8003630:	68fb      	ldr	r3, [r7, #12]
 8003632:	681b      	ldr	r3, [r3, #0]
 8003634:	68b9      	ldr	r1, [r7, #8]
 8003636:	4618      	mov	r0, r3
 8003638:	f000 fa5c 	bl	8003af4 <TIM_OC3_SetConfig>
      break;
 800363c:	e009      	b.n	8003652 <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800363e:	68fb      	ldr	r3, [r7, #12]
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	68b9      	ldr	r1, [r7, #8]
 8003644:	4618      	mov	r0, r3
 8003646:	f000 fabf 	bl	8003bc8 <TIM_OC4_SetConfig>
      break;
 800364a:	e002      	b.n	8003652 <HAL_TIM_OC_ConfigChannel+0xa6>
    }

    default:
      status = HAL_ERROR;
 800364c:	2301      	movs	r3, #1
 800364e:	75fb      	strb	r3, [r7, #23]
      break;
 8003650:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8003652:	68fb      	ldr	r3, [r7, #12]
 8003654:	2200      	movs	r2, #0
 8003656:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800365a:	7dfb      	ldrb	r3, [r7, #23]
}
 800365c:	4618      	mov	r0, r3
 800365e:	3718      	adds	r7, #24
 8003660:	46bd      	mov	sp, r7
 8003662:	bd80      	pop	{r7, pc}

08003664 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003664:	b580      	push	{r7, lr}
 8003666:	b084      	sub	sp, #16
 8003668:	af00      	add	r7, sp, #0
 800366a:	6078      	str	r0, [r7, #4]
 800366c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800366e:	2300      	movs	r3, #0
 8003670:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003678:	2b01      	cmp	r3, #1
 800367a:	d101      	bne.n	8003680 <HAL_TIM_ConfigClockSource+0x1c>
 800367c:	2302      	movs	r3, #2
 800367e:	e0b4      	b.n	80037ea <HAL_TIM_ConfigClockSource+0x186>
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	2201      	movs	r2, #1
 8003684:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	2202      	movs	r2, #2
 800368c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	681b      	ldr	r3, [r3, #0]
 8003694:	689b      	ldr	r3, [r3, #8]
 8003696:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003698:	68bb      	ldr	r3, [r7, #8]
 800369a:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800369e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80036a0:	68bb      	ldr	r3, [r7, #8]
 80036a2:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80036a6:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	68ba      	ldr	r2, [r7, #8]
 80036ae:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80036b0:	683b      	ldr	r3, [r7, #0]
 80036b2:	681b      	ldr	r3, [r3, #0]
 80036b4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80036b8:	d03e      	beq.n	8003738 <HAL_TIM_ConfigClockSource+0xd4>
 80036ba:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80036be:	f200 8087 	bhi.w	80037d0 <HAL_TIM_ConfigClockSource+0x16c>
 80036c2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80036c6:	f000 8086 	beq.w	80037d6 <HAL_TIM_ConfigClockSource+0x172>
 80036ca:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80036ce:	d87f      	bhi.n	80037d0 <HAL_TIM_ConfigClockSource+0x16c>
 80036d0:	2b70      	cmp	r3, #112	@ 0x70
 80036d2:	d01a      	beq.n	800370a <HAL_TIM_ConfigClockSource+0xa6>
 80036d4:	2b70      	cmp	r3, #112	@ 0x70
 80036d6:	d87b      	bhi.n	80037d0 <HAL_TIM_ConfigClockSource+0x16c>
 80036d8:	2b60      	cmp	r3, #96	@ 0x60
 80036da:	d050      	beq.n	800377e <HAL_TIM_ConfigClockSource+0x11a>
 80036dc:	2b60      	cmp	r3, #96	@ 0x60
 80036de:	d877      	bhi.n	80037d0 <HAL_TIM_ConfigClockSource+0x16c>
 80036e0:	2b50      	cmp	r3, #80	@ 0x50
 80036e2:	d03c      	beq.n	800375e <HAL_TIM_ConfigClockSource+0xfa>
 80036e4:	2b50      	cmp	r3, #80	@ 0x50
 80036e6:	d873      	bhi.n	80037d0 <HAL_TIM_ConfigClockSource+0x16c>
 80036e8:	2b40      	cmp	r3, #64	@ 0x40
 80036ea:	d058      	beq.n	800379e <HAL_TIM_ConfigClockSource+0x13a>
 80036ec:	2b40      	cmp	r3, #64	@ 0x40
 80036ee:	d86f      	bhi.n	80037d0 <HAL_TIM_ConfigClockSource+0x16c>
 80036f0:	2b30      	cmp	r3, #48	@ 0x30
 80036f2:	d064      	beq.n	80037be <HAL_TIM_ConfigClockSource+0x15a>
 80036f4:	2b30      	cmp	r3, #48	@ 0x30
 80036f6:	d86b      	bhi.n	80037d0 <HAL_TIM_ConfigClockSource+0x16c>
 80036f8:	2b20      	cmp	r3, #32
 80036fa:	d060      	beq.n	80037be <HAL_TIM_ConfigClockSource+0x15a>
 80036fc:	2b20      	cmp	r3, #32
 80036fe:	d867      	bhi.n	80037d0 <HAL_TIM_ConfigClockSource+0x16c>
 8003700:	2b00      	cmp	r3, #0
 8003702:	d05c      	beq.n	80037be <HAL_TIM_ConfigClockSource+0x15a>
 8003704:	2b10      	cmp	r3, #16
 8003706:	d05a      	beq.n	80037be <HAL_TIM_ConfigClockSource+0x15a>
 8003708:	e062      	b.n	80037d0 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800370e:	683b      	ldr	r3, [r7, #0]
 8003710:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003712:	683b      	ldr	r3, [r7, #0]
 8003714:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003716:	683b      	ldr	r3, [r7, #0]
 8003718:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800371a:	f000 fb1f 	bl	8003d5c <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	681b      	ldr	r3, [r3, #0]
 8003722:	689b      	ldr	r3, [r3, #8]
 8003724:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003726:	68bb      	ldr	r3, [r7, #8]
 8003728:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800372c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	681b      	ldr	r3, [r3, #0]
 8003732:	68ba      	ldr	r2, [r7, #8]
 8003734:	609a      	str	r2, [r3, #8]
      break;
 8003736:	e04f      	b.n	80037d8 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800373c:	683b      	ldr	r3, [r7, #0]
 800373e:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003740:	683b      	ldr	r3, [r7, #0]
 8003742:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003744:	683b      	ldr	r3, [r7, #0]
 8003746:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003748:	f000 fb08 	bl	8003d5c <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	681b      	ldr	r3, [r3, #0]
 8003750:	689a      	ldr	r2, [r3, #8]
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	681b      	ldr	r3, [r3, #0]
 8003756:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800375a:	609a      	str	r2, [r3, #8]
      break;
 800375c:	e03c      	b.n	80037d8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003762:	683b      	ldr	r3, [r7, #0]
 8003764:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003766:	683b      	ldr	r3, [r7, #0]
 8003768:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800376a:	461a      	mov	r2, r3
 800376c:	f000 fa7c 	bl	8003c68 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	681b      	ldr	r3, [r3, #0]
 8003774:	2150      	movs	r1, #80	@ 0x50
 8003776:	4618      	mov	r0, r3
 8003778:	f000 fad5 	bl	8003d26 <TIM_ITRx_SetConfig>
      break;
 800377c:	e02c      	b.n	80037d8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003782:	683b      	ldr	r3, [r7, #0]
 8003784:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003786:	683b      	ldr	r3, [r7, #0]
 8003788:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800378a:	461a      	mov	r2, r3
 800378c:	f000 fa9b 	bl	8003cc6 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	681b      	ldr	r3, [r3, #0]
 8003794:	2160      	movs	r1, #96	@ 0x60
 8003796:	4618      	mov	r0, r3
 8003798:	f000 fac5 	bl	8003d26 <TIM_ITRx_SetConfig>
      break;
 800379c:	e01c      	b.n	80037d8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80037a2:	683b      	ldr	r3, [r7, #0]
 80037a4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80037a6:	683b      	ldr	r3, [r7, #0]
 80037a8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80037aa:	461a      	mov	r2, r3
 80037ac:	f000 fa5c 	bl	8003c68 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	681b      	ldr	r3, [r3, #0]
 80037b4:	2140      	movs	r1, #64	@ 0x40
 80037b6:	4618      	mov	r0, r3
 80037b8:	f000 fab5 	bl	8003d26 <TIM_ITRx_SetConfig>
      break;
 80037bc:	e00c      	b.n	80037d8 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	681a      	ldr	r2, [r3, #0]
 80037c2:	683b      	ldr	r3, [r7, #0]
 80037c4:	681b      	ldr	r3, [r3, #0]
 80037c6:	4619      	mov	r1, r3
 80037c8:	4610      	mov	r0, r2
 80037ca:	f000 faac 	bl	8003d26 <TIM_ITRx_SetConfig>
      break;
 80037ce:	e003      	b.n	80037d8 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80037d0:	2301      	movs	r3, #1
 80037d2:	73fb      	strb	r3, [r7, #15]
      break;
 80037d4:	e000      	b.n	80037d8 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80037d6:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	2201      	movs	r2, #1
 80037dc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	2200      	movs	r2, #0
 80037e4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80037e8:	7bfb      	ldrb	r3, [r7, #15]
}
 80037ea:	4618      	mov	r0, r3
 80037ec:	3710      	adds	r7, #16
 80037ee:	46bd      	mov	sp, r7
 80037f0:	bd80      	pop	{r7, pc}

080037f2 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80037f2:	b480      	push	{r7}
 80037f4:	b083      	sub	sp, #12
 80037f6:	af00      	add	r7, sp, #0
 80037f8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80037fa:	bf00      	nop
 80037fc:	370c      	adds	r7, #12
 80037fe:	46bd      	mov	sp, r7
 8003800:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003804:	4770      	bx	lr

08003806 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003806:	b480      	push	{r7}
 8003808:	b083      	sub	sp, #12
 800380a:	af00      	add	r7, sp, #0
 800380c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800380e:	bf00      	nop
 8003810:	370c      	adds	r7, #12
 8003812:	46bd      	mov	sp, r7
 8003814:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003818:	4770      	bx	lr

0800381a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800381a:	b480      	push	{r7}
 800381c:	b083      	sub	sp, #12
 800381e:	af00      	add	r7, sp, #0
 8003820:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003822:	bf00      	nop
 8003824:	370c      	adds	r7, #12
 8003826:	46bd      	mov	sp, r7
 8003828:	f85d 7b04 	ldr.w	r7, [sp], #4
 800382c:	4770      	bx	lr

0800382e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800382e:	b480      	push	{r7}
 8003830:	b083      	sub	sp, #12
 8003832:	af00      	add	r7, sp, #0
 8003834:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003836:	bf00      	nop
 8003838:	370c      	adds	r7, #12
 800383a:	46bd      	mov	sp, r7
 800383c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003840:	4770      	bx	lr
	...

08003844 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003844:	b480      	push	{r7}
 8003846:	b085      	sub	sp, #20
 8003848:	af00      	add	r7, sp, #0
 800384a:	6078      	str	r0, [r7, #4]
 800384c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	681b      	ldr	r3, [r3, #0]
 8003852:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	4a37      	ldr	r2, [pc, #220]	@ (8003934 <TIM_Base_SetConfig+0xf0>)
 8003858:	4293      	cmp	r3, r2
 800385a:	d00f      	beq.n	800387c <TIM_Base_SetConfig+0x38>
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003862:	d00b      	beq.n	800387c <TIM_Base_SetConfig+0x38>
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	4a34      	ldr	r2, [pc, #208]	@ (8003938 <TIM_Base_SetConfig+0xf4>)
 8003868:	4293      	cmp	r3, r2
 800386a:	d007      	beq.n	800387c <TIM_Base_SetConfig+0x38>
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	4a33      	ldr	r2, [pc, #204]	@ (800393c <TIM_Base_SetConfig+0xf8>)
 8003870:	4293      	cmp	r3, r2
 8003872:	d003      	beq.n	800387c <TIM_Base_SetConfig+0x38>
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	4a32      	ldr	r2, [pc, #200]	@ (8003940 <TIM_Base_SetConfig+0xfc>)
 8003878:	4293      	cmp	r3, r2
 800387a:	d108      	bne.n	800388e <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800387c:	68fb      	ldr	r3, [r7, #12]
 800387e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003882:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003884:	683b      	ldr	r3, [r7, #0]
 8003886:	685b      	ldr	r3, [r3, #4]
 8003888:	68fa      	ldr	r2, [r7, #12]
 800388a:	4313      	orrs	r3, r2
 800388c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	4a28      	ldr	r2, [pc, #160]	@ (8003934 <TIM_Base_SetConfig+0xf0>)
 8003892:	4293      	cmp	r3, r2
 8003894:	d01b      	beq.n	80038ce <TIM_Base_SetConfig+0x8a>
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800389c:	d017      	beq.n	80038ce <TIM_Base_SetConfig+0x8a>
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	4a25      	ldr	r2, [pc, #148]	@ (8003938 <TIM_Base_SetConfig+0xf4>)
 80038a2:	4293      	cmp	r3, r2
 80038a4:	d013      	beq.n	80038ce <TIM_Base_SetConfig+0x8a>
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	4a24      	ldr	r2, [pc, #144]	@ (800393c <TIM_Base_SetConfig+0xf8>)
 80038aa:	4293      	cmp	r3, r2
 80038ac:	d00f      	beq.n	80038ce <TIM_Base_SetConfig+0x8a>
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	4a23      	ldr	r2, [pc, #140]	@ (8003940 <TIM_Base_SetConfig+0xfc>)
 80038b2:	4293      	cmp	r3, r2
 80038b4:	d00b      	beq.n	80038ce <TIM_Base_SetConfig+0x8a>
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	4a22      	ldr	r2, [pc, #136]	@ (8003944 <TIM_Base_SetConfig+0x100>)
 80038ba:	4293      	cmp	r3, r2
 80038bc:	d007      	beq.n	80038ce <TIM_Base_SetConfig+0x8a>
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	4a21      	ldr	r2, [pc, #132]	@ (8003948 <TIM_Base_SetConfig+0x104>)
 80038c2:	4293      	cmp	r3, r2
 80038c4:	d003      	beq.n	80038ce <TIM_Base_SetConfig+0x8a>
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	4a20      	ldr	r2, [pc, #128]	@ (800394c <TIM_Base_SetConfig+0x108>)
 80038ca:	4293      	cmp	r3, r2
 80038cc:	d108      	bne.n	80038e0 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80038ce:	68fb      	ldr	r3, [r7, #12]
 80038d0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80038d4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80038d6:	683b      	ldr	r3, [r7, #0]
 80038d8:	68db      	ldr	r3, [r3, #12]
 80038da:	68fa      	ldr	r2, [r7, #12]
 80038dc:	4313      	orrs	r3, r2
 80038de:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80038e0:	68fb      	ldr	r3, [r7, #12]
 80038e2:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80038e6:	683b      	ldr	r3, [r7, #0]
 80038e8:	695b      	ldr	r3, [r3, #20]
 80038ea:	4313      	orrs	r3, r2
 80038ec:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80038ee:	683b      	ldr	r3, [r7, #0]
 80038f0:	689a      	ldr	r2, [r3, #8]
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80038f6:	683b      	ldr	r3, [r7, #0]
 80038f8:	681a      	ldr	r2, [r3, #0]
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	4a0c      	ldr	r2, [pc, #48]	@ (8003934 <TIM_Base_SetConfig+0xf0>)
 8003902:	4293      	cmp	r3, r2
 8003904:	d103      	bne.n	800390e <TIM_Base_SetConfig+0xca>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003906:	683b      	ldr	r3, [r7, #0]
 8003908:	691a      	ldr	r2, [r3, #16]
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	681b      	ldr	r3, [r3, #0]
 8003912:	f043 0204 	orr.w	r2, r3, #4
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	2201      	movs	r2, #1
 800391e:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	68fa      	ldr	r2, [r7, #12]
 8003924:	601a      	str	r2, [r3, #0]
}
 8003926:	bf00      	nop
 8003928:	3714      	adds	r7, #20
 800392a:	46bd      	mov	sp, r7
 800392c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003930:	4770      	bx	lr
 8003932:	bf00      	nop
 8003934:	40010000 	.word	0x40010000
 8003938:	40000400 	.word	0x40000400
 800393c:	40000800 	.word	0x40000800
 8003940:	40000c00 	.word	0x40000c00
 8003944:	40014000 	.word	0x40014000
 8003948:	40014400 	.word	0x40014400
 800394c:	40014800 	.word	0x40014800

08003950 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003950:	b480      	push	{r7}
 8003952:	b087      	sub	sp, #28
 8003954:	af00      	add	r7, sp, #0
 8003956:	6078      	str	r0, [r7, #4]
 8003958:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	6a1b      	ldr	r3, [r3, #32]
 800395e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	6a1b      	ldr	r3, [r3, #32]
 8003964:	f023 0201 	bic.w	r2, r3, #1
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	685b      	ldr	r3, [r3, #4]
 8003970:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	699b      	ldr	r3, [r3, #24]
 8003976:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8003978:	68fb      	ldr	r3, [r7, #12]
 800397a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800397e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8003980:	68fb      	ldr	r3, [r7, #12]
 8003982:	f023 0303 	bic.w	r3, r3, #3
 8003986:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003988:	683b      	ldr	r3, [r7, #0]
 800398a:	681b      	ldr	r3, [r3, #0]
 800398c:	68fa      	ldr	r2, [r7, #12]
 800398e:	4313      	orrs	r3, r2
 8003990:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8003992:	697b      	ldr	r3, [r7, #20]
 8003994:	f023 0302 	bic.w	r3, r3, #2
 8003998:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800399a:	683b      	ldr	r3, [r7, #0]
 800399c:	689b      	ldr	r3, [r3, #8]
 800399e:	697a      	ldr	r2, [r7, #20]
 80039a0:	4313      	orrs	r3, r2
 80039a2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	4a1c      	ldr	r2, [pc, #112]	@ (8003a18 <TIM_OC1_SetConfig+0xc8>)
 80039a8:	4293      	cmp	r3, r2
 80039aa:	d10c      	bne.n	80039c6 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80039ac:	697b      	ldr	r3, [r7, #20]
 80039ae:	f023 0308 	bic.w	r3, r3, #8
 80039b2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80039b4:	683b      	ldr	r3, [r7, #0]
 80039b6:	68db      	ldr	r3, [r3, #12]
 80039b8:	697a      	ldr	r2, [r7, #20]
 80039ba:	4313      	orrs	r3, r2
 80039bc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80039be:	697b      	ldr	r3, [r7, #20]
 80039c0:	f023 0304 	bic.w	r3, r3, #4
 80039c4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	4a13      	ldr	r2, [pc, #76]	@ (8003a18 <TIM_OC1_SetConfig+0xc8>)
 80039ca:	4293      	cmp	r3, r2
 80039cc:	d111      	bne.n	80039f2 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80039ce:	693b      	ldr	r3, [r7, #16]
 80039d0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80039d4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80039d6:	693b      	ldr	r3, [r7, #16]
 80039d8:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80039dc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80039de:	683b      	ldr	r3, [r7, #0]
 80039e0:	695b      	ldr	r3, [r3, #20]
 80039e2:	693a      	ldr	r2, [r7, #16]
 80039e4:	4313      	orrs	r3, r2
 80039e6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80039e8:	683b      	ldr	r3, [r7, #0]
 80039ea:	699b      	ldr	r3, [r3, #24]
 80039ec:	693a      	ldr	r2, [r7, #16]
 80039ee:	4313      	orrs	r3, r2
 80039f0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	693a      	ldr	r2, [r7, #16]
 80039f6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	68fa      	ldr	r2, [r7, #12]
 80039fc:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80039fe:	683b      	ldr	r3, [r7, #0]
 8003a00:	685a      	ldr	r2, [r3, #4]
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	697a      	ldr	r2, [r7, #20]
 8003a0a:	621a      	str	r2, [r3, #32]
}
 8003a0c:	bf00      	nop
 8003a0e:	371c      	adds	r7, #28
 8003a10:	46bd      	mov	sp, r7
 8003a12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a16:	4770      	bx	lr
 8003a18:	40010000 	.word	0x40010000

08003a1c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003a1c:	b480      	push	{r7}
 8003a1e:	b087      	sub	sp, #28
 8003a20:	af00      	add	r7, sp, #0
 8003a22:	6078      	str	r0, [r7, #4]
 8003a24:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	6a1b      	ldr	r3, [r3, #32]
 8003a2a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	6a1b      	ldr	r3, [r3, #32]
 8003a30:	f023 0210 	bic.w	r2, r3, #16
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	685b      	ldr	r3, [r3, #4]
 8003a3c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	699b      	ldr	r3, [r3, #24]
 8003a42:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8003a44:	68fb      	ldr	r3, [r7, #12]
 8003a46:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003a4a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8003a4c:	68fb      	ldr	r3, [r7, #12]
 8003a4e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003a52:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003a54:	683b      	ldr	r3, [r7, #0]
 8003a56:	681b      	ldr	r3, [r3, #0]
 8003a58:	021b      	lsls	r3, r3, #8
 8003a5a:	68fa      	ldr	r2, [r7, #12]
 8003a5c:	4313      	orrs	r3, r2
 8003a5e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8003a60:	697b      	ldr	r3, [r7, #20]
 8003a62:	f023 0320 	bic.w	r3, r3, #32
 8003a66:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8003a68:	683b      	ldr	r3, [r7, #0]
 8003a6a:	689b      	ldr	r3, [r3, #8]
 8003a6c:	011b      	lsls	r3, r3, #4
 8003a6e:	697a      	ldr	r2, [r7, #20]
 8003a70:	4313      	orrs	r3, r2
 8003a72:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	4a1e      	ldr	r2, [pc, #120]	@ (8003af0 <TIM_OC2_SetConfig+0xd4>)
 8003a78:	4293      	cmp	r3, r2
 8003a7a:	d10d      	bne.n	8003a98 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8003a7c:	697b      	ldr	r3, [r7, #20]
 8003a7e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003a82:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8003a84:	683b      	ldr	r3, [r7, #0]
 8003a86:	68db      	ldr	r3, [r3, #12]
 8003a88:	011b      	lsls	r3, r3, #4
 8003a8a:	697a      	ldr	r2, [r7, #20]
 8003a8c:	4313      	orrs	r3, r2
 8003a8e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8003a90:	697b      	ldr	r3, [r7, #20]
 8003a92:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003a96:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	4a15      	ldr	r2, [pc, #84]	@ (8003af0 <TIM_OC2_SetConfig+0xd4>)
 8003a9c:	4293      	cmp	r3, r2
 8003a9e:	d113      	bne.n	8003ac8 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8003aa0:	693b      	ldr	r3, [r7, #16]
 8003aa2:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8003aa6:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8003aa8:	693b      	ldr	r3, [r7, #16]
 8003aaa:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8003aae:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8003ab0:	683b      	ldr	r3, [r7, #0]
 8003ab2:	695b      	ldr	r3, [r3, #20]
 8003ab4:	009b      	lsls	r3, r3, #2
 8003ab6:	693a      	ldr	r2, [r7, #16]
 8003ab8:	4313      	orrs	r3, r2
 8003aba:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8003abc:	683b      	ldr	r3, [r7, #0]
 8003abe:	699b      	ldr	r3, [r3, #24]
 8003ac0:	009b      	lsls	r3, r3, #2
 8003ac2:	693a      	ldr	r2, [r7, #16]
 8003ac4:	4313      	orrs	r3, r2
 8003ac6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	693a      	ldr	r2, [r7, #16]
 8003acc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	68fa      	ldr	r2, [r7, #12]
 8003ad2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8003ad4:	683b      	ldr	r3, [r7, #0]
 8003ad6:	685a      	ldr	r2, [r3, #4]
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	697a      	ldr	r2, [r7, #20]
 8003ae0:	621a      	str	r2, [r3, #32]
}
 8003ae2:	bf00      	nop
 8003ae4:	371c      	adds	r7, #28
 8003ae6:	46bd      	mov	sp, r7
 8003ae8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aec:	4770      	bx	lr
 8003aee:	bf00      	nop
 8003af0:	40010000 	.word	0x40010000

08003af4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003af4:	b480      	push	{r7}
 8003af6:	b087      	sub	sp, #28
 8003af8:	af00      	add	r7, sp, #0
 8003afa:	6078      	str	r0, [r7, #4]
 8003afc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	6a1b      	ldr	r3, [r3, #32]
 8003b02:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	6a1b      	ldr	r3, [r3, #32]
 8003b08:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	685b      	ldr	r3, [r3, #4]
 8003b14:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	69db      	ldr	r3, [r3, #28]
 8003b1a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8003b1c:	68fb      	ldr	r3, [r7, #12]
 8003b1e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003b22:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8003b24:	68fb      	ldr	r3, [r7, #12]
 8003b26:	f023 0303 	bic.w	r3, r3, #3
 8003b2a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003b2c:	683b      	ldr	r3, [r7, #0]
 8003b2e:	681b      	ldr	r3, [r3, #0]
 8003b30:	68fa      	ldr	r2, [r7, #12]
 8003b32:	4313      	orrs	r3, r2
 8003b34:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8003b36:	697b      	ldr	r3, [r7, #20]
 8003b38:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8003b3c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8003b3e:	683b      	ldr	r3, [r7, #0]
 8003b40:	689b      	ldr	r3, [r3, #8]
 8003b42:	021b      	lsls	r3, r3, #8
 8003b44:	697a      	ldr	r2, [r7, #20]
 8003b46:	4313      	orrs	r3, r2
 8003b48:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	4a1d      	ldr	r2, [pc, #116]	@ (8003bc4 <TIM_OC3_SetConfig+0xd0>)
 8003b4e:	4293      	cmp	r3, r2
 8003b50:	d10d      	bne.n	8003b6e <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8003b52:	697b      	ldr	r3, [r7, #20]
 8003b54:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8003b58:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8003b5a:	683b      	ldr	r3, [r7, #0]
 8003b5c:	68db      	ldr	r3, [r3, #12]
 8003b5e:	021b      	lsls	r3, r3, #8
 8003b60:	697a      	ldr	r2, [r7, #20]
 8003b62:	4313      	orrs	r3, r2
 8003b64:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8003b66:	697b      	ldr	r3, [r7, #20]
 8003b68:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8003b6c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	4a14      	ldr	r2, [pc, #80]	@ (8003bc4 <TIM_OC3_SetConfig+0xd0>)
 8003b72:	4293      	cmp	r3, r2
 8003b74:	d113      	bne.n	8003b9e <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8003b76:	693b      	ldr	r3, [r7, #16]
 8003b78:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8003b7c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8003b7e:	693b      	ldr	r3, [r7, #16]
 8003b80:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8003b84:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8003b86:	683b      	ldr	r3, [r7, #0]
 8003b88:	695b      	ldr	r3, [r3, #20]
 8003b8a:	011b      	lsls	r3, r3, #4
 8003b8c:	693a      	ldr	r2, [r7, #16]
 8003b8e:	4313      	orrs	r3, r2
 8003b90:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8003b92:	683b      	ldr	r3, [r7, #0]
 8003b94:	699b      	ldr	r3, [r3, #24]
 8003b96:	011b      	lsls	r3, r3, #4
 8003b98:	693a      	ldr	r2, [r7, #16]
 8003b9a:	4313      	orrs	r3, r2
 8003b9c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	693a      	ldr	r2, [r7, #16]
 8003ba2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	68fa      	ldr	r2, [r7, #12]
 8003ba8:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8003baa:	683b      	ldr	r3, [r7, #0]
 8003bac:	685a      	ldr	r2, [r3, #4]
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	697a      	ldr	r2, [r7, #20]
 8003bb6:	621a      	str	r2, [r3, #32]
}
 8003bb8:	bf00      	nop
 8003bba:	371c      	adds	r7, #28
 8003bbc:	46bd      	mov	sp, r7
 8003bbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bc2:	4770      	bx	lr
 8003bc4:	40010000 	.word	0x40010000

08003bc8 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003bc8:	b480      	push	{r7}
 8003bca:	b087      	sub	sp, #28
 8003bcc:	af00      	add	r7, sp, #0
 8003bce:	6078      	str	r0, [r7, #4]
 8003bd0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	6a1b      	ldr	r3, [r3, #32]
 8003bd6:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	6a1b      	ldr	r3, [r3, #32]
 8003bdc:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	685b      	ldr	r3, [r3, #4]
 8003be8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	69db      	ldr	r3, [r3, #28]
 8003bee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8003bf0:	68fb      	ldr	r3, [r7, #12]
 8003bf2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003bf6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8003bf8:	68fb      	ldr	r3, [r7, #12]
 8003bfa:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003bfe:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003c00:	683b      	ldr	r3, [r7, #0]
 8003c02:	681b      	ldr	r3, [r3, #0]
 8003c04:	021b      	lsls	r3, r3, #8
 8003c06:	68fa      	ldr	r2, [r7, #12]
 8003c08:	4313      	orrs	r3, r2
 8003c0a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8003c0c:	693b      	ldr	r3, [r7, #16]
 8003c0e:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8003c12:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8003c14:	683b      	ldr	r3, [r7, #0]
 8003c16:	689b      	ldr	r3, [r3, #8]
 8003c18:	031b      	lsls	r3, r3, #12
 8003c1a:	693a      	ldr	r2, [r7, #16]
 8003c1c:	4313      	orrs	r3, r2
 8003c1e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	4a10      	ldr	r2, [pc, #64]	@ (8003c64 <TIM_OC4_SetConfig+0x9c>)
 8003c24:	4293      	cmp	r3, r2
 8003c26:	d109      	bne.n	8003c3c <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8003c28:	697b      	ldr	r3, [r7, #20]
 8003c2a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8003c2e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8003c30:	683b      	ldr	r3, [r7, #0]
 8003c32:	695b      	ldr	r3, [r3, #20]
 8003c34:	019b      	lsls	r3, r3, #6
 8003c36:	697a      	ldr	r2, [r7, #20]
 8003c38:	4313      	orrs	r3, r2
 8003c3a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	697a      	ldr	r2, [r7, #20]
 8003c40:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	68fa      	ldr	r2, [r7, #12]
 8003c46:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8003c48:	683b      	ldr	r3, [r7, #0]
 8003c4a:	685a      	ldr	r2, [r3, #4]
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	693a      	ldr	r2, [r7, #16]
 8003c54:	621a      	str	r2, [r3, #32]
}
 8003c56:	bf00      	nop
 8003c58:	371c      	adds	r7, #28
 8003c5a:	46bd      	mov	sp, r7
 8003c5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c60:	4770      	bx	lr
 8003c62:	bf00      	nop
 8003c64:	40010000 	.word	0x40010000

08003c68 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003c68:	b480      	push	{r7}
 8003c6a:	b087      	sub	sp, #28
 8003c6c:	af00      	add	r7, sp, #0
 8003c6e:	60f8      	str	r0, [r7, #12]
 8003c70:	60b9      	str	r1, [r7, #8]
 8003c72:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003c74:	68fb      	ldr	r3, [r7, #12]
 8003c76:	6a1b      	ldr	r3, [r3, #32]
 8003c78:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003c7a:	68fb      	ldr	r3, [r7, #12]
 8003c7c:	6a1b      	ldr	r3, [r3, #32]
 8003c7e:	f023 0201 	bic.w	r2, r3, #1
 8003c82:	68fb      	ldr	r3, [r7, #12]
 8003c84:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003c86:	68fb      	ldr	r3, [r7, #12]
 8003c88:	699b      	ldr	r3, [r3, #24]
 8003c8a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003c8c:	693b      	ldr	r3, [r7, #16]
 8003c8e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003c92:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	011b      	lsls	r3, r3, #4
 8003c98:	693a      	ldr	r2, [r7, #16]
 8003c9a:	4313      	orrs	r3, r2
 8003c9c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003c9e:	697b      	ldr	r3, [r7, #20]
 8003ca0:	f023 030a 	bic.w	r3, r3, #10
 8003ca4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003ca6:	697a      	ldr	r2, [r7, #20]
 8003ca8:	68bb      	ldr	r3, [r7, #8]
 8003caa:	4313      	orrs	r3, r2
 8003cac:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003cae:	68fb      	ldr	r3, [r7, #12]
 8003cb0:	693a      	ldr	r2, [r7, #16]
 8003cb2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003cb4:	68fb      	ldr	r3, [r7, #12]
 8003cb6:	697a      	ldr	r2, [r7, #20]
 8003cb8:	621a      	str	r2, [r3, #32]
}
 8003cba:	bf00      	nop
 8003cbc:	371c      	adds	r7, #28
 8003cbe:	46bd      	mov	sp, r7
 8003cc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cc4:	4770      	bx	lr

08003cc6 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003cc6:	b480      	push	{r7}
 8003cc8:	b087      	sub	sp, #28
 8003cca:	af00      	add	r7, sp, #0
 8003ccc:	60f8      	str	r0, [r7, #12]
 8003cce:	60b9      	str	r1, [r7, #8]
 8003cd0:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8003cd2:	68fb      	ldr	r3, [r7, #12]
 8003cd4:	6a1b      	ldr	r3, [r3, #32]
 8003cd6:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003cd8:	68fb      	ldr	r3, [r7, #12]
 8003cda:	6a1b      	ldr	r3, [r3, #32]
 8003cdc:	f023 0210 	bic.w	r2, r3, #16
 8003ce0:	68fb      	ldr	r3, [r7, #12]
 8003ce2:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003ce4:	68fb      	ldr	r3, [r7, #12]
 8003ce6:	699b      	ldr	r3, [r3, #24]
 8003ce8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003cea:	693b      	ldr	r3, [r7, #16]
 8003cec:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8003cf0:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	031b      	lsls	r3, r3, #12
 8003cf6:	693a      	ldr	r2, [r7, #16]
 8003cf8:	4313      	orrs	r3, r2
 8003cfa:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003cfc:	697b      	ldr	r3, [r7, #20]
 8003cfe:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8003d02:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003d04:	68bb      	ldr	r3, [r7, #8]
 8003d06:	011b      	lsls	r3, r3, #4
 8003d08:	697a      	ldr	r2, [r7, #20]
 8003d0a:	4313      	orrs	r3, r2
 8003d0c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003d0e:	68fb      	ldr	r3, [r7, #12]
 8003d10:	693a      	ldr	r2, [r7, #16]
 8003d12:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003d14:	68fb      	ldr	r3, [r7, #12]
 8003d16:	697a      	ldr	r2, [r7, #20]
 8003d18:	621a      	str	r2, [r3, #32]
}
 8003d1a:	bf00      	nop
 8003d1c:	371c      	adds	r7, #28
 8003d1e:	46bd      	mov	sp, r7
 8003d20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d24:	4770      	bx	lr

08003d26 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8003d26:	b480      	push	{r7}
 8003d28:	b085      	sub	sp, #20
 8003d2a:	af00      	add	r7, sp, #0
 8003d2c:	6078      	str	r0, [r7, #4]
 8003d2e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	689b      	ldr	r3, [r3, #8]
 8003d34:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003d36:	68fb      	ldr	r3, [r7, #12]
 8003d38:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003d3c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003d3e:	683a      	ldr	r2, [r7, #0]
 8003d40:	68fb      	ldr	r3, [r7, #12]
 8003d42:	4313      	orrs	r3, r2
 8003d44:	f043 0307 	orr.w	r3, r3, #7
 8003d48:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	68fa      	ldr	r2, [r7, #12]
 8003d4e:	609a      	str	r2, [r3, #8]
}
 8003d50:	bf00      	nop
 8003d52:	3714      	adds	r7, #20
 8003d54:	46bd      	mov	sp, r7
 8003d56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d5a:	4770      	bx	lr

08003d5c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003d5c:	b480      	push	{r7}
 8003d5e:	b087      	sub	sp, #28
 8003d60:	af00      	add	r7, sp, #0
 8003d62:	60f8      	str	r0, [r7, #12]
 8003d64:	60b9      	str	r1, [r7, #8]
 8003d66:	607a      	str	r2, [r7, #4]
 8003d68:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003d6a:	68fb      	ldr	r3, [r7, #12]
 8003d6c:	689b      	ldr	r3, [r3, #8]
 8003d6e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003d70:	697b      	ldr	r3, [r7, #20]
 8003d72:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8003d76:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003d78:	683b      	ldr	r3, [r7, #0]
 8003d7a:	021a      	lsls	r2, r3, #8
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	431a      	orrs	r2, r3
 8003d80:	68bb      	ldr	r3, [r7, #8]
 8003d82:	4313      	orrs	r3, r2
 8003d84:	697a      	ldr	r2, [r7, #20]
 8003d86:	4313      	orrs	r3, r2
 8003d88:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003d8a:	68fb      	ldr	r3, [r7, #12]
 8003d8c:	697a      	ldr	r2, [r7, #20]
 8003d8e:	609a      	str	r2, [r3, #8]
}
 8003d90:	bf00      	nop
 8003d92:	371c      	adds	r7, #28
 8003d94:	46bd      	mov	sp, r7
 8003d96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d9a:	4770      	bx	lr

08003d9c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003d9c:	b480      	push	{r7}
 8003d9e:	b085      	sub	sp, #20
 8003da0:	af00      	add	r7, sp, #0
 8003da2:	6078      	str	r0, [r7, #4]
 8003da4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003dac:	2b01      	cmp	r3, #1
 8003dae:	d101      	bne.n	8003db4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003db0:	2302      	movs	r3, #2
 8003db2:	e050      	b.n	8003e56 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	2201      	movs	r2, #1
 8003db8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	2202      	movs	r2, #2
 8003dc0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	681b      	ldr	r3, [r3, #0]
 8003dc8:	685b      	ldr	r3, [r3, #4]
 8003dca:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	681b      	ldr	r3, [r3, #0]
 8003dd0:	689b      	ldr	r3, [r3, #8]
 8003dd2:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003dd4:	68fb      	ldr	r3, [r7, #12]
 8003dd6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003dda:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003ddc:	683b      	ldr	r3, [r7, #0]
 8003dde:	681b      	ldr	r3, [r3, #0]
 8003de0:	68fa      	ldr	r2, [r7, #12]
 8003de2:	4313      	orrs	r3, r2
 8003de4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	681b      	ldr	r3, [r3, #0]
 8003dea:	68fa      	ldr	r2, [r7, #12]
 8003dec:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	681b      	ldr	r3, [r3, #0]
 8003df2:	4a1c      	ldr	r2, [pc, #112]	@ (8003e64 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8003df4:	4293      	cmp	r3, r2
 8003df6:	d018      	beq.n	8003e2a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	681b      	ldr	r3, [r3, #0]
 8003dfc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003e00:	d013      	beq.n	8003e2a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	681b      	ldr	r3, [r3, #0]
 8003e06:	4a18      	ldr	r2, [pc, #96]	@ (8003e68 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8003e08:	4293      	cmp	r3, r2
 8003e0a:	d00e      	beq.n	8003e2a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	681b      	ldr	r3, [r3, #0]
 8003e10:	4a16      	ldr	r2, [pc, #88]	@ (8003e6c <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8003e12:	4293      	cmp	r3, r2
 8003e14:	d009      	beq.n	8003e2a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	681b      	ldr	r3, [r3, #0]
 8003e1a:	4a15      	ldr	r2, [pc, #84]	@ (8003e70 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8003e1c:	4293      	cmp	r3, r2
 8003e1e:	d004      	beq.n	8003e2a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	681b      	ldr	r3, [r3, #0]
 8003e24:	4a13      	ldr	r2, [pc, #76]	@ (8003e74 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8003e26:	4293      	cmp	r3, r2
 8003e28:	d10c      	bne.n	8003e44 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003e2a:	68bb      	ldr	r3, [r7, #8]
 8003e2c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003e30:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003e32:	683b      	ldr	r3, [r7, #0]
 8003e34:	685b      	ldr	r3, [r3, #4]
 8003e36:	68ba      	ldr	r2, [r7, #8]
 8003e38:	4313      	orrs	r3, r2
 8003e3a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	681b      	ldr	r3, [r3, #0]
 8003e40:	68ba      	ldr	r2, [r7, #8]
 8003e42:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	2201      	movs	r2, #1
 8003e48:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	2200      	movs	r2, #0
 8003e50:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8003e54:	2300      	movs	r3, #0
}
 8003e56:	4618      	mov	r0, r3
 8003e58:	3714      	adds	r7, #20
 8003e5a:	46bd      	mov	sp, r7
 8003e5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e60:	4770      	bx	lr
 8003e62:	bf00      	nop
 8003e64:	40010000 	.word	0x40010000
 8003e68:	40000400 	.word	0x40000400
 8003e6c:	40000800 	.word	0x40000800
 8003e70:	40000c00 	.word	0x40000c00
 8003e74:	40014000 	.word	0x40014000

08003e78 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003e78:	b480      	push	{r7}
 8003e7a:	b083      	sub	sp, #12
 8003e7c:	af00      	add	r7, sp, #0
 8003e7e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003e80:	bf00      	nop
 8003e82:	370c      	adds	r7, #12
 8003e84:	46bd      	mov	sp, r7
 8003e86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e8a:	4770      	bx	lr

08003e8c <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003e8c:	b480      	push	{r7}
 8003e8e:	b083      	sub	sp, #12
 8003e90:	af00      	add	r7, sp, #0
 8003e92:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003e94:	bf00      	nop
 8003e96:	370c      	adds	r7, #12
 8003e98:	46bd      	mov	sp, r7
 8003e9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e9e:	4770      	bx	lr

08003ea0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003ea0:	b580      	push	{r7, lr}
 8003ea2:	b082      	sub	sp, #8
 8003ea4:	af00      	add	r7, sp, #0
 8003ea6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	2b00      	cmp	r3, #0
 8003eac:	d101      	bne.n	8003eb2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003eae:	2301      	movs	r3, #1
 8003eb0:	e042      	b.n	8003f38 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003eb8:	b2db      	uxtb	r3, r3
 8003eba:	2b00      	cmp	r3, #0
 8003ebc:	d106      	bne.n	8003ecc <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	2200      	movs	r2, #0
 8003ec2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003ec6:	6878      	ldr	r0, [r7, #4]
 8003ec8:	f7fd fb38 	bl	800153c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	2224      	movs	r2, #36	@ 0x24
 8003ed0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	681b      	ldr	r3, [r3, #0]
 8003ed8:	68da      	ldr	r2, [r3, #12]
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	681b      	ldr	r3, [r3, #0]
 8003ede:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003ee2:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003ee4:	6878      	ldr	r0, [r7, #4]
 8003ee6:	f000 fdd3 	bl	8004a90 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	681b      	ldr	r3, [r3, #0]
 8003eee:	691a      	ldr	r2, [r3, #16]
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	681b      	ldr	r3, [r3, #0]
 8003ef4:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8003ef8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	681b      	ldr	r3, [r3, #0]
 8003efe:	695a      	ldr	r2, [r3, #20]
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	681b      	ldr	r3, [r3, #0]
 8003f04:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8003f08:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	681b      	ldr	r3, [r3, #0]
 8003f0e:	68da      	ldr	r2, [r3, #12]
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	681b      	ldr	r3, [r3, #0]
 8003f14:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003f18:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	2200      	movs	r2, #0
 8003f1e:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	2220      	movs	r2, #32
 8003f24:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	2220      	movs	r2, #32
 8003f2c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	2200      	movs	r2, #0
 8003f34:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8003f36:	2300      	movs	r3, #0
}
 8003f38:	4618      	mov	r0, r3
 8003f3a:	3708      	adds	r7, #8
 8003f3c:	46bd      	mov	sp, r7
 8003f3e:	bd80      	pop	{r7, pc}

08003f40 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003f40:	b580      	push	{r7, lr}
 8003f42:	b08a      	sub	sp, #40	@ 0x28
 8003f44:	af02      	add	r7, sp, #8
 8003f46:	60f8      	str	r0, [r7, #12]
 8003f48:	60b9      	str	r1, [r7, #8]
 8003f4a:	603b      	str	r3, [r7, #0]
 8003f4c:	4613      	mov	r3, r2
 8003f4e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8003f50:	2300      	movs	r3, #0
 8003f52:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003f54:	68fb      	ldr	r3, [r7, #12]
 8003f56:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003f5a:	b2db      	uxtb	r3, r3
 8003f5c:	2b20      	cmp	r3, #32
 8003f5e:	d175      	bne.n	800404c <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8003f60:	68bb      	ldr	r3, [r7, #8]
 8003f62:	2b00      	cmp	r3, #0
 8003f64:	d002      	beq.n	8003f6c <HAL_UART_Transmit+0x2c>
 8003f66:	88fb      	ldrh	r3, [r7, #6]
 8003f68:	2b00      	cmp	r3, #0
 8003f6a:	d101      	bne.n	8003f70 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8003f6c:	2301      	movs	r3, #1
 8003f6e:	e06e      	b.n	800404e <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003f70:	68fb      	ldr	r3, [r7, #12]
 8003f72:	2200      	movs	r2, #0
 8003f74:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003f76:	68fb      	ldr	r3, [r7, #12]
 8003f78:	2221      	movs	r2, #33	@ 0x21
 8003f7a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003f7e:	f7fd fdd1 	bl	8001b24 <HAL_GetTick>
 8003f82:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8003f84:	68fb      	ldr	r3, [r7, #12]
 8003f86:	88fa      	ldrh	r2, [r7, #6]
 8003f88:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8003f8a:	68fb      	ldr	r3, [r7, #12]
 8003f8c:	88fa      	ldrh	r2, [r7, #6]
 8003f8e:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003f90:	68fb      	ldr	r3, [r7, #12]
 8003f92:	689b      	ldr	r3, [r3, #8]
 8003f94:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003f98:	d108      	bne.n	8003fac <HAL_UART_Transmit+0x6c>
 8003f9a:	68fb      	ldr	r3, [r7, #12]
 8003f9c:	691b      	ldr	r3, [r3, #16]
 8003f9e:	2b00      	cmp	r3, #0
 8003fa0:	d104      	bne.n	8003fac <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8003fa2:	2300      	movs	r3, #0
 8003fa4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003fa6:	68bb      	ldr	r3, [r7, #8]
 8003fa8:	61bb      	str	r3, [r7, #24]
 8003faa:	e003      	b.n	8003fb4 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8003fac:	68bb      	ldr	r3, [r7, #8]
 8003fae:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003fb0:	2300      	movs	r3, #0
 8003fb2:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003fb4:	e02e      	b.n	8004014 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003fb6:	683b      	ldr	r3, [r7, #0]
 8003fb8:	9300      	str	r3, [sp, #0]
 8003fba:	697b      	ldr	r3, [r7, #20]
 8003fbc:	2200      	movs	r2, #0
 8003fbe:	2180      	movs	r1, #128	@ 0x80
 8003fc0:	68f8      	ldr	r0, [r7, #12]
 8003fc2:	f000 fb37 	bl	8004634 <UART_WaitOnFlagUntilTimeout>
 8003fc6:	4603      	mov	r3, r0
 8003fc8:	2b00      	cmp	r3, #0
 8003fca:	d005      	beq.n	8003fd8 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8003fcc:	68fb      	ldr	r3, [r7, #12]
 8003fce:	2220      	movs	r2, #32
 8003fd0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8003fd4:	2303      	movs	r3, #3
 8003fd6:	e03a      	b.n	800404e <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8003fd8:	69fb      	ldr	r3, [r7, #28]
 8003fda:	2b00      	cmp	r3, #0
 8003fdc:	d10b      	bne.n	8003ff6 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003fde:	69bb      	ldr	r3, [r7, #24]
 8003fe0:	881b      	ldrh	r3, [r3, #0]
 8003fe2:	461a      	mov	r2, r3
 8003fe4:	68fb      	ldr	r3, [r7, #12]
 8003fe6:	681b      	ldr	r3, [r3, #0]
 8003fe8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003fec:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8003fee:	69bb      	ldr	r3, [r7, #24]
 8003ff0:	3302      	adds	r3, #2
 8003ff2:	61bb      	str	r3, [r7, #24]
 8003ff4:	e007      	b.n	8004006 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8003ff6:	69fb      	ldr	r3, [r7, #28]
 8003ff8:	781a      	ldrb	r2, [r3, #0]
 8003ffa:	68fb      	ldr	r3, [r7, #12]
 8003ffc:	681b      	ldr	r3, [r3, #0]
 8003ffe:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8004000:	69fb      	ldr	r3, [r7, #28]
 8004002:	3301      	adds	r3, #1
 8004004:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004006:	68fb      	ldr	r3, [r7, #12]
 8004008:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800400a:	b29b      	uxth	r3, r3
 800400c:	3b01      	subs	r3, #1
 800400e:	b29a      	uxth	r2, r3
 8004010:	68fb      	ldr	r3, [r7, #12]
 8004012:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8004014:	68fb      	ldr	r3, [r7, #12]
 8004016:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8004018:	b29b      	uxth	r3, r3
 800401a:	2b00      	cmp	r3, #0
 800401c:	d1cb      	bne.n	8003fb6 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800401e:	683b      	ldr	r3, [r7, #0]
 8004020:	9300      	str	r3, [sp, #0]
 8004022:	697b      	ldr	r3, [r7, #20]
 8004024:	2200      	movs	r2, #0
 8004026:	2140      	movs	r1, #64	@ 0x40
 8004028:	68f8      	ldr	r0, [r7, #12]
 800402a:	f000 fb03 	bl	8004634 <UART_WaitOnFlagUntilTimeout>
 800402e:	4603      	mov	r3, r0
 8004030:	2b00      	cmp	r3, #0
 8004032:	d005      	beq.n	8004040 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8004034:	68fb      	ldr	r3, [r7, #12]
 8004036:	2220      	movs	r2, #32
 8004038:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 800403c:	2303      	movs	r3, #3
 800403e:	e006      	b.n	800404e <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004040:	68fb      	ldr	r3, [r7, #12]
 8004042:	2220      	movs	r2, #32
 8004044:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8004048:	2300      	movs	r3, #0
 800404a:	e000      	b.n	800404e <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 800404c:	2302      	movs	r3, #2
  }
}
 800404e:	4618      	mov	r0, r3
 8004050:	3720      	adds	r7, #32
 8004052:	46bd      	mov	sp, r7
 8004054:	bd80      	pop	{r7, pc}

08004056 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004056:	b580      	push	{r7, lr}
 8004058:	b084      	sub	sp, #16
 800405a:	af00      	add	r7, sp, #0
 800405c:	60f8      	str	r0, [r7, #12]
 800405e:	60b9      	str	r1, [r7, #8]
 8004060:	4613      	mov	r3, r2
 8004062:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8004064:	68fb      	ldr	r3, [r7, #12]
 8004066:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800406a:	b2db      	uxtb	r3, r3
 800406c:	2b20      	cmp	r3, #32
 800406e:	d112      	bne.n	8004096 <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8004070:	68bb      	ldr	r3, [r7, #8]
 8004072:	2b00      	cmp	r3, #0
 8004074:	d002      	beq.n	800407c <HAL_UART_Receive_IT+0x26>
 8004076:	88fb      	ldrh	r3, [r7, #6]
 8004078:	2b00      	cmp	r3, #0
 800407a:	d101      	bne.n	8004080 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 800407c:	2301      	movs	r3, #1
 800407e:	e00b      	b.n	8004098 <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004080:	68fb      	ldr	r3, [r7, #12]
 8004082:	2200      	movs	r2, #0
 8004084:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8004086:	88fb      	ldrh	r3, [r7, #6]
 8004088:	461a      	mov	r2, r3
 800408a:	68b9      	ldr	r1, [r7, #8]
 800408c:	68f8      	ldr	r0, [r7, #12]
 800408e:	f000 fb2a 	bl	80046e6 <UART_Start_Receive_IT>
 8004092:	4603      	mov	r3, r0
 8004094:	e000      	b.n	8004098 <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 8004096:	2302      	movs	r3, #2
  }
}
 8004098:	4618      	mov	r0, r3
 800409a:	3710      	adds	r7, #16
 800409c:	46bd      	mov	sp, r7
 800409e:	bd80      	pop	{r7, pc}

080040a0 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80040a0:	b580      	push	{r7, lr}
 80040a2:	b0ba      	sub	sp, #232	@ 0xe8
 80040a4:	af00      	add	r7, sp, #0
 80040a6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	681b      	ldr	r3, [r3, #0]
 80040ac:	681b      	ldr	r3, [r3, #0]
 80040ae:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	681b      	ldr	r3, [r3, #0]
 80040b6:	68db      	ldr	r3, [r3, #12]
 80040b8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	681b      	ldr	r3, [r3, #0]
 80040c0:	695b      	ldr	r3, [r3, #20]
 80040c2:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 80040c6:	2300      	movs	r3, #0
 80040c8:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 80040cc:	2300      	movs	r3, #0
 80040ce:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80040d2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80040d6:	f003 030f 	and.w	r3, r3, #15
 80040da:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 80040de:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80040e2:	2b00      	cmp	r3, #0
 80040e4:	d10f      	bne.n	8004106 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80040e6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80040ea:	f003 0320 	and.w	r3, r3, #32
 80040ee:	2b00      	cmp	r3, #0
 80040f0:	d009      	beq.n	8004106 <HAL_UART_IRQHandler+0x66>
 80040f2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80040f6:	f003 0320 	and.w	r3, r3, #32
 80040fa:	2b00      	cmp	r3, #0
 80040fc:	d003      	beq.n	8004106 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80040fe:	6878      	ldr	r0, [r7, #4]
 8004100:	f000 fc07 	bl	8004912 <UART_Receive_IT>
      return;
 8004104:	e273      	b.n	80045ee <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8004106:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800410a:	2b00      	cmp	r3, #0
 800410c:	f000 80de 	beq.w	80042cc <HAL_UART_IRQHandler+0x22c>
 8004110:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004114:	f003 0301 	and.w	r3, r3, #1
 8004118:	2b00      	cmp	r3, #0
 800411a:	d106      	bne.n	800412a <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800411c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004120:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8004124:	2b00      	cmp	r3, #0
 8004126:	f000 80d1 	beq.w	80042cc <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800412a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800412e:	f003 0301 	and.w	r3, r3, #1
 8004132:	2b00      	cmp	r3, #0
 8004134:	d00b      	beq.n	800414e <HAL_UART_IRQHandler+0xae>
 8004136:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800413a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800413e:	2b00      	cmp	r3, #0
 8004140:	d005      	beq.n	800414e <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004146:	f043 0201 	orr.w	r2, r3, #1
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800414e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004152:	f003 0304 	and.w	r3, r3, #4
 8004156:	2b00      	cmp	r3, #0
 8004158:	d00b      	beq.n	8004172 <HAL_UART_IRQHandler+0xd2>
 800415a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800415e:	f003 0301 	and.w	r3, r3, #1
 8004162:	2b00      	cmp	r3, #0
 8004164:	d005      	beq.n	8004172 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800416a:	f043 0202 	orr.w	r2, r3, #2
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004172:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004176:	f003 0302 	and.w	r3, r3, #2
 800417a:	2b00      	cmp	r3, #0
 800417c:	d00b      	beq.n	8004196 <HAL_UART_IRQHandler+0xf6>
 800417e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004182:	f003 0301 	and.w	r3, r3, #1
 8004186:	2b00      	cmp	r3, #0
 8004188:	d005      	beq.n	8004196 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800418e:	f043 0204 	orr.w	r2, r3, #4
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8004196:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800419a:	f003 0308 	and.w	r3, r3, #8
 800419e:	2b00      	cmp	r3, #0
 80041a0:	d011      	beq.n	80041c6 <HAL_UART_IRQHandler+0x126>
 80041a2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80041a6:	f003 0320 	and.w	r3, r3, #32
 80041aa:	2b00      	cmp	r3, #0
 80041ac:	d105      	bne.n	80041ba <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 80041ae:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80041b2:	f003 0301 	and.w	r3, r3, #1
 80041b6:	2b00      	cmp	r3, #0
 80041b8:	d005      	beq.n	80041c6 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80041be:	f043 0208 	orr.w	r2, r3, #8
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80041ca:	2b00      	cmp	r3, #0
 80041cc:	f000 820a 	beq.w	80045e4 <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80041d0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80041d4:	f003 0320 	and.w	r3, r3, #32
 80041d8:	2b00      	cmp	r3, #0
 80041da:	d008      	beq.n	80041ee <HAL_UART_IRQHandler+0x14e>
 80041dc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80041e0:	f003 0320 	and.w	r3, r3, #32
 80041e4:	2b00      	cmp	r3, #0
 80041e6:	d002      	beq.n	80041ee <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80041e8:	6878      	ldr	r0, [r7, #4]
 80041ea:	f000 fb92 	bl	8004912 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	681b      	ldr	r3, [r3, #0]
 80041f2:	695b      	ldr	r3, [r3, #20]
 80041f4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80041f8:	2b40      	cmp	r3, #64	@ 0x40
 80041fa:	bf0c      	ite	eq
 80041fc:	2301      	moveq	r3, #1
 80041fe:	2300      	movne	r3, #0
 8004200:	b2db      	uxtb	r3, r3
 8004202:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800420a:	f003 0308 	and.w	r3, r3, #8
 800420e:	2b00      	cmp	r3, #0
 8004210:	d103      	bne.n	800421a <HAL_UART_IRQHandler+0x17a>
 8004212:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004216:	2b00      	cmp	r3, #0
 8004218:	d04f      	beq.n	80042ba <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800421a:	6878      	ldr	r0, [r7, #4]
 800421c:	f000 fa9d 	bl	800475a <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	681b      	ldr	r3, [r3, #0]
 8004224:	695b      	ldr	r3, [r3, #20]
 8004226:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800422a:	2b40      	cmp	r3, #64	@ 0x40
 800422c:	d141      	bne.n	80042b2 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	681b      	ldr	r3, [r3, #0]
 8004232:	3314      	adds	r3, #20
 8004234:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004238:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800423c:	e853 3f00 	ldrex	r3, [r3]
 8004240:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8004244:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8004248:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800424c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	681b      	ldr	r3, [r3, #0]
 8004254:	3314      	adds	r3, #20
 8004256:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800425a:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800425e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004262:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8004266:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800426a:	e841 2300 	strex	r3, r2, [r1]
 800426e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8004272:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8004276:	2b00      	cmp	r3, #0
 8004278:	d1d9      	bne.n	800422e <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800427e:	2b00      	cmp	r3, #0
 8004280:	d013      	beq.n	80042aa <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004286:	4a8a      	ldr	r2, [pc, #552]	@ (80044b0 <HAL_UART_IRQHandler+0x410>)
 8004288:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800428e:	4618      	mov	r0, r3
 8004290:	f7fd fea8 	bl	8001fe4 <HAL_DMA_Abort_IT>
 8004294:	4603      	mov	r3, r0
 8004296:	2b00      	cmp	r3, #0
 8004298:	d016      	beq.n	80042c8 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800429e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80042a0:	687a      	ldr	r2, [r7, #4]
 80042a2:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80042a4:	4610      	mov	r0, r2
 80042a6:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80042a8:	e00e      	b.n	80042c8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80042aa:	6878      	ldr	r0, [r7, #4]
 80042ac:	f000 f9ac 	bl	8004608 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80042b0:	e00a      	b.n	80042c8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80042b2:	6878      	ldr	r0, [r7, #4]
 80042b4:	f000 f9a8 	bl	8004608 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80042b8:	e006      	b.n	80042c8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80042ba:	6878      	ldr	r0, [r7, #4]
 80042bc:	f000 f9a4 	bl	8004608 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	2200      	movs	r2, #0
 80042c4:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 80042c6:	e18d      	b.n	80045e4 <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80042c8:	bf00      	nop
    return;
 80042ca:	e18b      	b.n	80045e4 <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80042d0:	2b01      	cmp	r3, #1
 80042d2:	f040 8167 	bne.w	80045a4 <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80042d6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80042da:	f003 0310 	and.w	r3, r3, #16
 80042de:	2b00      	cmp	r3, #0
 80042e0:	f000 8160 	beq.w	80045a4 <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 80042e4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80042e8:	f003 0310 	and.w	r3, r3, #16
 80042ec:	2b00      	cmp	r3, #0
 80042ee:	f000 8159 	beq.w	80045a4 <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80042f2:	2300      	movs	r3, #0
 80042f4:	60bb      	str	r3, [r7, #8]
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	681b      	ldr	r3, [r3, #0]
 80042fa:	681b      	ldr	r3, [r3, #0]
 80042fc:	60bb      	str	r3, [r7, #8]
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	681b      	ldr	r3, [r3, #0]
 8004302:	685b      	ldr	r3, [r3, #4]
 8004304:	60bb      	str	r3, [r7, #8]
 8004306:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	681b      	ldr	r3, [r3, #0]
 800430c:	695b      	ldr	r3, [r3, #20]
 800430e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004312:	2b40      	cmp	r3, #64	@ 0x40
 8004314:	f040 80ce 	bne.w	80044b4 <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800431c:	681b      	ldr	r3, [r3, #0]
 800431e:	685b      	ldr	r3, [r3, #4]
 8004320:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8004324:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8004328:	2b00      	cmp	r3, #0
 800432a:	f000 80a9 	beq.w	8004480 <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8004332:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8004336:	429a      	cmp	r2, r3
 8004338:	f080 80a2 	bcs.w	8004480 <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8004342:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004348:	69db      	ldr	r3, [r3, #28]
 800434a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800434e:	f000 8088 	beq.w	8004462 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	681b      	ldr	r3, [r3, #0]
 8004356:	330c      	adds	r3, #12
 8004358:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800435c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8004360:	e853 3f00 	ldrex	r3, [r3]
 8004364:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8004368:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800436c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004370:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	681b      	ldr	r3, [r3, #0]
 8004378:	330c      	adds	r3, #12
 800437a:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 800437e:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8004382:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004386:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800438a:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800438e:	e841 2300 	strex	r3, r2, [r1]
 8004392:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8004396:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800439a:	2b00      	cmp	r3, #0
 800439c:	d1d9      	bne.n	8004352 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	681b      	ldr	r3, [r3, #0]
 80043a2:	3314      	adds	r3, #20
 80043a4:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80043a6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80043a8:	e853 3f00 	ldrex	r3, [r3]
 80043ac:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80043ae:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80043b0:	f023 0301 	bic.w	r3, r3, #1
 80043b4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	681b      	ldr	r3, [r3, #0]
 80043bc:	3314      	adds	r3, #20
 80043be:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80043c2:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 80043c6:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80043c8:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80043ca:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80043ce:	e841 2300 	strex	r3, r2, [r1]
 80043d2:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 80043d4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80043d6:	2b00      	cmp	r3, #0
 80043d8:	d1e1      	bne.n	800439e <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	681b      	ldr	r3, [r3, #0]
 80043de:	3314      	adds	r3, #20
 80043e0:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80043e2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80043e4:	e853 3f00 	ldrex	r3, [r3]
 80043e8:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80043ea:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80043ec:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80043f0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	681b      	ldr	r3, [r3, #0]
 80043f8:	3314      	adds	r3, #20
 80043fa:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 80043fe:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8004400:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004402:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8004404:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8004406:	e841 2300 	strex	r3, r2, [r1]
 800440a:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800440c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800440e:	2b00      	cmp	r3, #0
 8004410:	d1e3      	bne.n	80043da <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	2220      	movs	r2, #32
 8004416:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	2200      	movs	r2, #0
 800441e:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	681b      	ldr	r3, [r3, #0]
 8004424:	330c      	adds	r3, #12
 8004426:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004428:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800442a:	e853 3f00 	ldrex	r3, [r3]
 800442e:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8004430:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004432:	f023 0310 	bic.w	r3, r3, #16
 8004436:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	681b      	ldr	r3, [r3, #0]
 800443e:	330c      	adds	r3, #12
 8004440:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8004444:	65ba      	str	r2, [r7, #88]	@ 0x58
 8004446:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004448:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800444a:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800444c:	e841 2300 	strex	r3, r2, [r1]
 8004450:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8004452:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004454:	2b00      	cmp	r3, #0
 8004456:	d1e3      	bne.n	8004420 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800445c:	4618      	mov	r0, r3
 800445e:	f7fd fd51 	bl	8001f04 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	2202      	movs	r2, #2
 8004466:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004470:	b29b      	uxth	r3, r3
 8004472:	1ad3      	subs	r3, r2, r3
 8004474:	b29b      	uxth	r3, r3
 8004476:	4619      	mov	r1, r3
 8004478:	6878      	ldr	r0, [r7, #4]
 800447a:	f000 f8cf 	bl	800461c <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 800447e:	e0b3      	b.n	80045e8 <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8004484:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8004488:	429a      	cmp	r2, r3
 800448a:	f040 80ad 	bne.w	80045e8 <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004492:	69db      	ldr	r3, [r3, #28]
 8004494:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004498:	f040 80a6 	bne.w	80045e8 <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	2202      	movs	r2, #2
 80044a0:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80044a6:	4619      	mov	r1, r3
 80044a8:	6878      	ldr	r0, [r7, #4]
 80044aa:	f000 f8b7 	bl	800461c <HAL_UARTEx_RxEventCallback>
      return;
 80044ae:	e09b      	b.n	80045e8 <HAL_UART_IRQHandler+0x548>
 80044b0:	08004821 	.word	0x08004821
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80044bc:	b29b      	uxth	r3, r3
 80044be:	1ad3      	subs	r3, r2, r3
 80044c0:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80044c8:	b29b      	uxth	r3, r3
 80044ca:	2b00      	cmp	r3, #0
 80044cc:	f000 808e 	beq.w	80045ec <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 80044d0:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80044d4:	2b00      	cmp	r3, #0
 80044d6:	f000 8089 	beq.w	80045ec <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	681b      	ldr	r3, [r3, #0]
 80044de:	330c      	adds	r3, #12
 80044e0:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80044e2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80044e4:	e853 3f00 	ldrex	r3, [r3]
 80044e8:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80044ea:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80044ec:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80044f0:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	681b      	ldr	r3, [r3, #0]
 80044f8:	330c      	adds	r3, #12
 80044fa:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 80044fe:	647a      	str	r2, [r7, #68]	@ 0x44
 8004500:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004502:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8004504:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004506:	e841 2300 	strex	r3, r2, [r1]
 800450a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800450c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800450e:	2b00      	cmp	r3, #0
 8004510:	d1e3      	bne.n	80044da <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	681b      	ldr	r3, [r3, #0]
 8004516:	3314      	adds	r3, #20
 8004518:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800451a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800451c:	e853 3f00 	ldrex	r3, [r3]
 8004520:	623b      	str	r3, [r7, #32]
   return(result);
 8004522:	6a3b      	ldr	r3, [r7, #32]
 8004524:	f023 0301 	bic.w	r3, r3, #1
 8004528:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	681b      	ldr	r3, [r3, #0]
 8004530:	3314      	adds	r3, #20
 8004532:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8004536:	633a      	str	r2, [r7, #48]	@ 0x30
 8004538:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800453a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800453c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800453e:	e841 2300 	strex	r3, r2, [r1]
 8004542:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8004544:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004546:	2b00      	cmp	r3, #0
 8004548:	d1e3      	bne.n	8004512 <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	2220      	movs	r2, #32
 800454e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	2200      	movs	r2, #0
 8004556:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	681b      	ldr	r3, [r3, #0]
 800455c:	330c      	adds	r3, #12
 800455e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004560:	693b      	ldr	r3, [r7, #16]
 8004562:	e853 3f00 	ldrex	r3, [r3]
 8004566:	60fb      	str	r3, [r7, #12]
   return(result);
 8004568:	68fb      	ldr	r3, [r7, #12]
 800456a:	f023 0310 	bic.w	r3, r3, #16
 800456e:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	681b      	ldr	r3, [r3, #0]
 8004576:	330c      	adds	r3, #12
 8004578:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 800457c:	61fa      	str	r2, [r7, #28]
 800457e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004580:	69b9      	ldr	r1, [r7, #24]
 8004582:	69fa      	ldr	r2, [r7, #28]
 8004584:	e841 2300 	strex	r3, r2, [r1]
 8004588:	617b      	str	r3, [r7, #20]
   return(result);
 800458a:	697b      	ldr	r3, [r7, #20]
 800458c:	2b00      	cmp	r3, #0
 800458e:	d1e3      	bne.n	8004558 <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	2202      	movs	r2, #2
 8004594:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8004596:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800459a:	4619      	mov	r1, r3
 800459c:	6878      	ldr	r0, [r7, #4]
 800459e:	f000 f83d 	bl	800461c <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80045a2:	e023      	b.n	80045ec <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80045a4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80045a8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80045ac:	2b00      	cmp	r3, #0
 80045ae:	d009      	beq.n	80045c4 <HAL_UART_IRQHandler+0x524>
 80045b0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80045b4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80045b8:	2b00      	cmp	r3, #0
 80045ba:	d003      	beq.n	80045c4 <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 80045bc:	6878      	ldr	r0, [r7, #4]
 80045be:	f000 f940 	bl	8004842 <UART_Transmit_IT>
    return;
 80045c2:	e014      	b.n	80045ee <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80045c4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80045c8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80045cc:	2b00      	cmp	r3, #0
 80045ce:	d00e      	beq.n	80045ee <HAL_UART_IRQHandler+0x54e>
 80045d0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80045d4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80045d8:	2b00      	cmp	r3, #0
 80045da:	d008      	beq.n	80045ee <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 80045dc:	6878      	ldr	r0, [r7, #4]
 80045de:	f000 f980 	bl	80048e2 <UART_EndTransmit_IT>
    return;
 80045e2:	e004      	b.n	80045ee <HAL_UART_IRQHandler+0x54e>
    return;
 80045e4:	bf00      	nop
 80045e6:	e002      	b.n	80045ee <HAL_UART_IRQHandler+0x54e>
      return;
 80045e8:	bf00      	nop
 80045ea:	e000      	b.n	80045ee <HAL_UART_IRQHandler+0x54e>
      return;
 80045ec:	bf00      	nop
  }
}
 80045ee:	37e8      	adds	r7, #232	@ 0xe8
 80045f0:	46bd      	mov	sp, r7
 80045f2:	bd80      	pop	{r7, pc}

080045f4 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80045f4:	b480      	push	{r7}
 80045f6:	b083      	sub	sp, #12
 80045f8:	af00      	add	r7, sp, #0
 80045fa:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80045fc:	bf00      	nop
 80045fe:	370c      	adds	r7, #12
 8004600:	46bd      	mov	sp, r7
 8004602:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004606:	4770      	bx	lr

08004608 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8004608:	b480      	push	{r7}
 800460a:	b083      	sub	sp, #12
 800460c:	af00      	add	r7, sp, #0
 800460e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8004610:	bf00      	nop
 8004612:	370c      	adds	r7, #12
 8004614:	46bd      	mov	sp, r7
 8004616:	f85d 7b04 	ldr.w	r7, [sp], #4
 800461a:	4770      	bx	lr

0800461c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800461c:	b480      	push	{r7}
 800461e:	b083      	sub	sp, #12
 8004620:	af00      	add	r7, sp, #0
 8004622:	6078      	str	r0, [r7, #4]
 8004624:	460b      	mov	r3, r1
 8004626:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8004628:	bf00      	nop
 800462a:	370c      	adds	r7, #12
 800462c:	46bd      	mov	sp, r7
 800462e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004632:	4770      	bx	lr

08004634 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8004634:	b580      	push	{r7, lr}
 8004636:	b086      	sub	sp, #24
 8004638:	af00      	add	r7, sp, #0
 800463a:	60f8      	str	r0, [r7, #12]
 800463c:	60b9      	str	r1, [r7, #8]
 800463e:	603b      	str	r3, [r7, #0]
 8004640:	4613      	mov	r3, r2
 8004642:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004644:	e03b      	b.n	80046be <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004646:	6a3b      	ldr	r3, [r7, #32]
 8004648:	f1b3 3fff 	cmp.w	r3, #4294967295
 800464c:	d037      	beq.n	80046be <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800464e:	f7fd fa69 	bl	8001b24 <HAL_GetTick>
 8004652:	4602      	mov	r2, r0
 8004654:	683b      	ldr	r3, [r7, #0]
 8004656:	1ad3      	subs	r3, r2, r3
 8004658:	6a3a      	ldr	r2, [r7, #32]
 800465a:	429a      	cmp	r2, r3
 800465c:	d302      	bcc.n	8004664 <UART_WaitOnFlagUntilTimeout+0x30>
 800465e:	6a3b      	ldr	r3, [r7, #32]
 8004660:	2b00      	cmp	r3, #0
 8004662:	d101      	bne.n	8004668 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8004664:	2303      	movs	r3, #3
 8004666:	e03a      	b.n	80046de <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8004668:	68fb      	ldr	r3, [r7, #12]
 800466a:	681b      	ldr	r3, [r3, #0]
 800466c:	68db      	ldr	r3, [r3, #12]
 800466e:	f003 0304 	and.w	r3, r3, #4
 8004672:	2b00      	cmp	r3, #0
 8004674:	d023      	beq.n	80046be <UART_WaitOnFlagUntilTimeout+0x8a>
 8004676:	68bb      	ldr	r3, [r7, #8]
 8004678:	2b80      	cmp	r3, #128	@ 0x80
 800467a:	d020      	beq.n	80046be <UART_WaitOnFlagUntilTimeout+0x8a>
 800467c:	68bb      	ldr	r3, [r7, #8]
 800467e:	2b40      	cmp	r3, #64	@ 0x40
 8004680:	d01d      	beq.n	80046be <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8004682:	68fb      	ldr	r3, [r7, #12]
 8004684:	681b      	ldr	r3, [r3, #0]
 8004686:	681b      	ldr	r3, [r3, #0]
 8004688:	f003 0308 	and.w	r3, r3, #8
 800468c:	2b08      	cmp	r3, #8
 800468e:	d116      	bne.n	80046be <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8004690:	2300      	movs	r3, #0
 8004692:	617b      	str	r3, [r7, #20]
 8004694:	68fb      	ldr	r3, [r7, #12]
 8004696:	681b      	ldr	r3, [r3, #0]
 8004698:	681b      	ldr	r3, [r3, #0]
 800469a:	617b      	str	r3, [r7, #20]
 800469c:	68fb      	ldr	r3, [r7, #12]
 800469e:	681b      	ldr	r3, [r3, #0]
 80046a0:	685b      	ldr	r3, [r3, #4]
 80046a2:	617b      	str	r3, [r7, #20]
 80046a4:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80046a6:	68f8      	ldr	r0, [r7, #12]
 80046a8:	f000 f857 	bl	800475a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80046ac:	68fb      	ldr	r3, [r7, #12]
 80046ae:	2208      	movs	r2, #8
 80046b0:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80046b2:	68fb      	ldr	r3, [r7, #12]
 80046b4:	2200      	movs	r2, #0
 80046b6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80046ba:	2301      	movs	r3, #1
 80046bc:	e00f      	b.n	80046de <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80046be:	68fb      	ldr	r3, [r7, #12]
 80046c0:	681b      	ldr	r3, [r3, #0]
 80046c2:	681a      	ldr	r2, [r3, #0]
 80046c4:	68bb      	ldr	r3, [r7, #8]
 80046c6:	4013      	ands	r3, r2
 80046c8:	68ba      	ldr	r2, [r7, #8]
 80046ca:	429a      	cmp	r2, r3
 80046cc:	bf0c      	ite	eq
 80046ce:	2301      	moveq	r3, #1
 80046d0:	2300      	movne	r3, #0
 80046d2:	b2db      	uxtb	r3, r3
 80046d4:	461a      	mov	r2, r3
 80046d6:	79fb      	ldrb	r3, [r7, #7]
 80046d8:	429a      	cmp	r2, r3
 80046da:	d0b4      	beq.n	8004646 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80046dc:	2300      	movs	r3, #0
}
 80046de:	4618      	mov	r0, r3
 80046e0:	3718      	adds	r7, #24
 80046e2:	46bd      	mov	sp, r7
 80046e4:	bd80      	pop	{r7, pc}

080046e6 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80046e6:	b480      	push	{r7}
 80046e8:	b085      	sub	sp, #20
 80046ea:	af00      	add	r7, sp, #0
 80046ec:	60f8      	str	r0, [r7, #12]
 80046ee:	60b9      	str	r1, [r7, #8]
 80046f0:	4613      	mov	r3, r2
 80046f2:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 80046f4:	68fb      	ldr	r3, [r7, #12]
 80046f6:	68ba      	ldr	r2, [r7, #8]
 80046f8:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 80046fa:	68fb      	ldr	r3, [r7, #12]
 80046fc:	88fa      	ldrh	r2, [r7, #6]
 80046fe:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 8004700:	68fb      	ldr	r3, [r7, #12]
 8004702:	88fa      	ldrh	r2, [r7, #6]
 8004704:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004706:	68fb      	ldr	r3, [r7, #12]
 8004708:	2200      	movs	r2, #0
 800470a:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800470c:	68fb      	ldr	r3, [r7, #12]
 800470e:	2222      	movs	r2, #34	@ 0x22
 8004710:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 8004714:	68fb      	ldr	r3, [r7, #12]
 8004716:	691b      	ldr	r3, [r3, #16]
 8004718:	2b00      	cmp	r3, #0
 800471a:	d007      	beq.n	800472c <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 800471c:	68fb      	ldr	r3, [r7, #12]
 800471e:	681b      	ldr	r3, [r3, #0]
 8004720:	68da      	ldr	r2, [r3, #12]
 8004722:	68fb      	ldr	r3, [r7, #12]
 8004724:	681b      	ldr	r3, [r3, #0]
 8004726:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800472a:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 800472c:	68fb      	ldr	r3, [r7, #12]
 800472e:	681b      	ldr	r3, [r3, #0]
 8004730:	695a      	ldr	r2, [r3, #20]
 8004732:	68fb      	ldr	r3, [r7, #12]
 8004734:	681b      	ldr	r3, [r3, #0]
 8004736:	f042 0201 	orr.w	r2, r2, #1
 800473a:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 800473c:	68fb      	ldr	r3, [r7, #12]
 800473e:	681b      	ldr	r3, [r3, #0]
 8004740:	68da      	ldr	r2, [r3, #12]
 8004742:	68fb      	ldr	r3, [r7, #12]
 8004744:	681b      	ldr	r3, [r3, #0]
 8004746:	f042 0220 	orr.w	r2, r2, #32
 800474a:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800474c:	2300      	movs	r3, #0
}
 800474e:	4618      	mov	r0, r3
 8004750:	3714      	adds	r7, #20
 8004752:	46bd      	mov	sp, r7
 8004754:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004758:	4770      	bx	lr

0800475a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800475a:	b480      	push	{r7}
 800475c:	b095      	sub	sp, #84	@ 0x54
 800475e:	af00      	add	r7, sp, #0
 8004760:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	681b      	ldr	r3, [r3, #0]
 8004766:	330c      	adds	r3, #12
 8004768:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800476a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800476c:	e853 3f00 	ldrex	r3, [r3]
 8004770:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8004772:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004774:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004778:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	681b      	ldr	r3, [r3, #0]
 800477e:	330c      	adds	r3, #12
 8004780:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8004782:	643a      	str	r2, [r7, #64]	@ 0x40
 8004784:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004786:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8004788:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800478a:	e841 2300 	strex	r3, r2, [r1]
 800478e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8004790:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004792:	2b00      	cmp	r3, #0
 8004794:	d1e5      	bne.n	8004762 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	681b      	ldr	r3, [r3, #0]
 800479a:	3314      	adds	r3, #20
 800479c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800479e:	6a3b      	ldr	r3, [r7, #32]
 80047a0:	e853 3f00 	ldrex	r3, [r3]
 80047a4:	61fb      	str	r3, [r7, #28]
   return(result);
 80047a6:	69fb      	ldr	r3, [r7, #28]
 80047a8:	f023 0301 	bic.w	r3, r3, #1
 80047ac:	64bb      	str	r3, [r7, #72]	@ 0x48
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	681b      	ldr	r3, [r3, #0]
 80047b2:	3314      	adds	r3, #20
 80047b4:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80047b6:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80047b8:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80047ba:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80047bc:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80047be:	e841 2300 	strex	r3, r2, [r1]
 80047c2:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80047c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80047c6:	2b00      	cmp	r3, #0
 80047c8:	d1e5      	bne.n	8004796 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80047ce:	2b01      	cmp	r3, #1
 80047d0:	d119      	bne.n	8004806 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	681b      	ldr	r3, [r3, #0]
 80047d6:	330c      	adds	r3, #12
 80047d8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80047da:	68fb      	ldr	r3, [r7, #12]
 80047dc:	e853 3f00 	ldrex	r3, [r3]
 80047e0:	60bb      	str	r3, [r7, #8]
   return(result);
 80047e2:	68bb      	ldr	r3, [r7, #8]
 80047e4:	f023 0310 	bic.w	r3, r3, #16
 80047e8:	647b      	str	r3, [r7, #68]	@ 0x44
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	681b      	ldr	r3, [r3, #0]
 80047ee:	330c      	adds	r3, #12
 80047f0:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80047f2:	61ba      	str	r2, [r7, #24]
 80047f4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80047f6:	6979      	ldr	r1, [r7, #20]
 80047f8:	69ba      	ldr	r2, [r7, #24]
 80047fa:	e841 2300 	strex	r3, r2, [r1]
 80047fe:	613b      	str	r3, [r7, #16]
   return(result);
 8004800:	693b      	ldr	r3, [r7, #16]
 8004802:	2b00      	cmp	r3, #0
 8004804:	d1e5      	bne.n	80047d2 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	2220      	movs	r2, #32
 800480a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	2200      	movs	r2, #0
 8004812:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8004814:	bf00      	nop
 8004816:	3754      	adds	r7, #84	@ 0x54
 8004818:	46bd      	mov	sp, r7
 800481a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800481e:	4770      	bx	lr

08004820 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004820:	b580      	push	{r7, lr}
 8004822:	b084      	sub	sp, #16
 8004824:	af00      	add	r7, sp, #0
 8004826:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800482c:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800482e:	68fb      	ldr	r3, [r7, #12]
 8004830:	2200      	movs	r2, #0
 8004832:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004834:	68f8      	ldr	r0, [r7, #12]
 8004836:	f7ff fee7 	bl	8004608 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800483a:	bf00      	nop
 800483c:	3710      	adds	r7, #16
 800483e:	46bd      	mov	sp, r7
 8004840:	bd80      	pop	{r7, pc}

08004842 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8004842:	b480      	push	{r7}
 8004844:	b085      	sub	sp, #20
 8004846:	af00      	add	r7, sp, #0
 8004848:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004850:	b2db      	uxtb	r3, r3
 8004852:	2b21      	cmp	r3, #33	@ 0x21
 8004854:	d13e      	bne.n	80048d4 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	689b      	ldr	r3, [r3, #8]
 800485a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800485e:	d114      	bne.n	800488a <UART_Transmit_IT+0x48>
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	691b      	ldr	r3, [r3, #16]
 8004864:	2b00      	cmp	r3, #0
 8004866:	d110      	bne.n	800488a <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	6a1b      	ldr	r3, [r3, #32]
 800486c:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800486e:	68fb      	ldr	r3, [r7, #12]
 8004870:	881b      	ldrh	r3, [r3, #0]
 8004872:	461a      	mov	r2, r3
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	681b      	ldr	r3, [r3, #0]
 8004878:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800487c:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	6a1b      	ldr	r3, [r3, #32]
 8004882:	1c9a      	adds	r2, r3, #2
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	621a      	str	r2, [r3, #32]
 8004888:	e008      	b.n	800489c <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	6a1b      	ldr	r3, [r3, #32]
 800488e:	1c59      	adds	r1, r3, #1
 8004890:	687a      	ldr	r2, [r7, #4]
 8004892:	6211      	str	r1, [r2, #32]
 8004894:	781a      	ldrb	r2, [r3, #0]
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	681b      	ldr	r3, [r3, #0]
 800489a:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80048a0:	b29b      	uxth	r3, r3
 80048a2:	3b01      	subs	r3, #1
 80048a4:	b29b      	uxth	r3, r3
 80048a6:	687a      	ldr	r2, [r7, #4]
 80048a8:	4619      	mov	r1, r3
 80048aa:	84d1      	strh	r1, [r2, #38]	@ 0x26
 80048ac:	2b00      	cmp	r3, #0
 80048ae:	d10f      	bne.n	80048d0 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	681b      	ldr	r3, [r3, #0]
 80048b4:	68da      	ldr	r2, [r3, #12]
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	681b      	ldr	r3, [r3, #0]
 80048ba:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80048be:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	681b      	ldr	r3, [r3, #0]
 80048c4:	68da      	ldr	r2, [r3, #12]
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	681b      	ldr	r3, [r3, #0]
 80048ca:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80048ce:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80048d0:	2300      	movs	r3, #0
 80048d2:	e000      	b.n	80048d6 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80048d4:	2302      	movs	r3, #2
  }
}
 80048d6:	4618      	mov	r0, r3
 80048d8:	3714      	adds	r7, #20
 80048da:	46bd      	mov	sp, r7
 80048dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048e0:	4770      	bx	lr

080048e2 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80048e2:	b580      	push	{r7, lr}
 80048e4:	b082      	sub	sp, #8
 80048e6:	af00      	add	r7, sp, #0
 80048e8:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	681b      	ldr	r3, [r3, #0]
 80048ee:	68da      	ldr	r2, [r3, #12]
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	681b      	ldr	r3, [r3, #0]
 80048f4:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80048f8:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	2220      	movs	r2, #32
 80048fe:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8004902:	6878      	ldr	r0, [r7, #4]
 8004904:	f7ff fe76 	bl	80045f4 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8004908:	2300      	movs	r3, #0
}
 800490a:	4618      	mov	r0, r3
 800490c:	3708      	adds	r7, #8
 800490e:	46bd      	mov	sp, r7
 8004910:	bd80      	pop	{r7, pc}

08004912 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8004912:	b580      	push	{r7, lr}
 8004914:	b08c      	sub	sp, #48	@ 0x30
 8004916:	af00      	add	r7, sp, #0
 8004918:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 800491a:	2300      	movs	r3, #0
 800491c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 800491e:	2300      	movs	r3, #0
 8004920:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004928:	b2db      	uxtb	r3, r3
 800492a:	2b22      	cmp	r3, #34	@ 0x22
 800492c:	f040 80aa 	bne.w	8004a84 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	689b      	ldr	r3, [r3, #8]
 8004934:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004938:	d115      	bne.n	8004966 <UART_Receive_IT+0x54>
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	691b      	ldr	r3, [r3, #16]
 800493e:	2b00      	cmp	r3, #0
 8004940:	d111      	bne.n	8004966 <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004946:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	681b      	ldr	r3, [r3, #0]
 800494c:	685b      	ldr	r3, [r3, #4]
 800494e:	b29b      	uxth	r3, r3
 8004950:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004954:	b29a      	uxth	r2, r3
 8004956:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004958:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800495e:	1c9a      	adds	r2, r3, #2
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	629a      	str	r2, [r3, #40]	@ 0x28
 8004964:	e024      	b.n	80049b0 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800496a:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	689b      	ldr	r3, [r3, #8]
 8004970:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004974:	d007      	beq.n	8004986 <UART_Receive_IT+0x74>
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	689b      	ldr	r3, [r3, #8]
 800497a:	2b00      	cmp	r3, #0
 800497c:	d10a      	bne.n	8004994 <UART_Receive_IT+0x82>
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	691b      	ldr	r3, [r3, #16]
 8004982:	2b00      	cmp	r3, #0
 8004984:	d106      	bne.n	8004994 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	681b      	ldr	r3, [r3, #0]
 800498a:	685b      	ldr	r3, [r3, #4]
 800498c:	b2da      	uxtb	r2, r3
 800498e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004990:	701a      	strb	r2, [r3, #0]
 8004992:	e008      	b.n	80049a6 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	681b      	ldr	r3, [r3, #0]
 8004998:	685b      	ldr	r3, [r3, #4]
 800499a:	b2db      	uxtb	r3, r3
 800499c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80049a0:	b2da      	uxtb	r2, r3
 80049a2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80049a4:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80049aa:	1c5a      	adds	r2, r3, #1
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80049b4:	b29b      	uxth	r3, r3
 80049b6:	3b01      	subs	r3, #1
 80049b8:	b29b      	uxth	r3, r3
 80049ba:	687a      	ldr	r2, [r7, #4]
 80049bc:	4619      	mov	r1, r3
 80049be:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 80049c0:	2b00      	cmp	r3, #0
 80049c2:	d15d      	bne.n	8004a80 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	681b      	ldr	r3, [r3, #0]
 80049c8:	68da      	ldr	r2, [r3, #12]
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	681b      	ldr	r3, [r3, #0]
 80049ce:	f022 0220 	bic.w	r2, r2, #32
 80049d2:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	681b      	ldr	r3, [r3, #0]
 80049d8:	68da      	ldr	r2, [r3, #12]
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	681b      	ldr	r3, [r3, #0]
 80049de:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80049e2:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	681b      	ldr	r3, [r3, #0]
 80049e8:	695a      	ldr	r2, [r3, #20]
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	681b      	ldr	r3, [r3, #0]
 80049ee:	f022 0201 	bic.w	r2, r2, #1
 80049f2:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	2220      	movs	r2, #32
 80049f8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	2200      	movs	r2, #0
 8004a00:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004a06:	2b01      	cmp	r3, #1
 8004a08:	d135      	bne.n	8004a76 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	2200      	movs	r2, #0
 8004a0e:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	681b      	ldr	r3, [r3, #0]
 8004a14:	330c      	adds	r3, #12
 8004a16:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004a18:	697b      	ldr	r3, [r7, #20]
 8004a1a:	e853 3f00 	ldrex	r3, [r3]
 8004a1e:	613b      	str	r3, [r7, #16]
   return(result);
 8004a20:	693b      	ldr	r3, [r7, #16]
 8004a22:	f023 0310 	bic.w	r3, r3, #16
 8004a26:	627b      	str	r3, [r7, #36]	@ 0x24
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	681b      	ldr	r3, [r3, #0]
 8004a2c:	330c      	adds	r3, #12
 8004a2e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004a30:	623a      	str	r2, [r7, #32]
 8004a32:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004a34:	69f9      	ldr	r1, [r7, #28]
 8004a36:	6a3a      	ldr	r2, [r7, #32]
 8004a38:	e841 2300 	strex	r3, r2, [r1]
 8004a3c:	61bb      	str	r3, [r7, #24]
   return(result);
 8004a3e:	69bb      	ldr	r3, [r7, #24]
 8004a40:	2b00      	cmp	r3, #0
 8004a42:	d1e5      	bne.n	8004a10 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	681b      	ldr	r3, [r3, #0]
 8004a48:	681b      	ldr	r3, [r3, #0]
 8004a4a:	f003 0310 	and.w	r3, r3, #16
 8004a4e:	2b10      	cmp	r3, #16
 8004a50:	d10a      	bne.n	8004a68 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8004a52:	2300      	movs	r3, #0
 8004a54:	60fb      	str	r3, [r7, #12]
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	681b      	ldr	r3, [r3, #0]
 8004a5a:	681b      	ldr	r3, [r3, #0]
 8004a5c:	60fb      	str	r3, [r7, #12]
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	681b      	ldr	r3, [r3, #0]
 8004a62:	685b      	ldr	r3, [r3, #4]
 8004a64:	60fb      	str	r3, [r7, #12]
 8004a66:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8004a6c:	4619      	mov	r1, r3
 8004a6e:	6878      	ldr	r0, [r7, #4]
 8004a70:	f7ff fdd4 	bl	800461c <HAL_UARTEx_RxEventCallback>
 8004a74:	e002      	b.n	8004a7c <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8004a76:	6878      	ldr	r0, [r7, #4]
 8004a78:	f7fb ff64 	bl	8000944 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8004a7c:	2300      	movs	r3, #0
 8004a7e:	e002      	b.n	8004a86 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8004a80:	2300      	movs	r3, #0
 8004a82:	e000      	b.n	8004a86 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8004a84:	2302      	movs	r3, #2
  }
}
 8004a86:	4618      	mov	r0, r3
 8004a88:	3730      	adds	r7, #48	@ 0x30
 8004a8a:	46bd      	mov	sp, r7
 8004a8c:	bd80      	pop	{r7, pc}
	...

08004a90 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004a90:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004a94:	b0c0      	sub	sp, #256	@ 0x100
 8004a96:	af00      	add	r7, sp, #0
 8004a98:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004a9c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004aa0:	681b      	ldr	r3, [r3, #0]
 8004aa2:	691b      	ldr	r3, [r3, #16]
 8004aa4:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8004aa8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004aac:	68d9      	ldr	r1, [r3, #12]
 8004aae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004ab2:	681a      	ldr	r2, [r3, #0]
 8004ab4:	ea40 0301 	orr.w	r3, r0, r1
 8004ab8:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8004aba:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004abe:	689a      	ldr	r2, [r3, #8]
 8004ac0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004ac4:	691b      	ldr	r3, [r3, #16]
 8004ac6:	431a      	orrs	r2, r3
 8004ac8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004acc:	695b      	ldr	r3, [r3, #20]
 8004ace:	431a      	orrs	r2, r3
 8004ad0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004ad4:	69db      	ldr	r3, [r3, #28]
 8004ad6:	4313      	orrs	r3, r2
 8004ad8:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8004adc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004ae0:	681b      	ldr	r3, [r3, #0]
 8004ae2:	68db      	ldr	r3, [r3, #12]
 8004ae4:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8004ae8:	f021 010c 	bic.w	r1, r1, #12
 8004aec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004af0:	681a      	ldr	r2, [r3, #0]
 8004af2:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8004af6:	430b      	orrs	r3, r1
 8004af8:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004afa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004afe:	681b      	ldr	r3, [r3, #0]
 8004b00:	695b      	ldr	r3, [r3, #20]
 8004b02:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8004b06:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004b0a:	6999      	ldr	r1, [r3, #24]
 8004b0c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004b10:	681a      	ldr	r2, [r3, #0]
 8004b12:	ea40 0301 	orr.w	r3, r0, r1
 8004b16:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8004b18:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004b1c:	681a      	ldr	r2, [r3, #0]
 8004b1e:	4b8f      	ldr	r3, [pc, #572]	@ (8004d5c <UART_SetConfig+0x2cc>)
 8004b20:	429a      	cmp	r2, r3
 8004b22:	d005      	beq.n	8004b30 <UART_SetConfig+0xa0>
 8004b24:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004b28:	681a      	ldr	r2, [r3, #0]
 8004b2a:	4b8d      	ldr	r3, [pc, #564]	@ (8004d60 <UART_SetConfig+0x2d0>)
 8004b2c:	429a      	cmp	r2, r3
 8004b2e:	d104      	bne.n	8004b3a <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8004b30:	f7fe fb2c 	bl	800318c <HAL_RCC_GetPCLK2Freq>
 8004b34:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8004b38:	e003      	b.n	8004b42 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8004b3a:	f7fe fb13 	bl	8003164 <HAL_RCC_GetPCLK1Freq>
 8004b3e:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004b42:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004b46:	69db      	ldr	r3, [r3, #28]
 8004b48:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004b4c:	f040 810c 	bne.w	8004d68 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8004b50:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004b54:	2200      	movs	r2, #0
 8004b56:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8004b5a:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8004b5e:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8004b62:	4622      	mov	r2, r4
 8004b64:	462b      	mov	r3, r5
 8004b66:	1891      	adds	r1, r2, r2
 8004b68:	65b9      	str	r1, [r7, #88]	@ 0x58
 8004b6a:	415b      	adcs	r3, r3
 8004b6c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8004b6e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8004b72:	4621      	mov	r1, r4
 8004b74:	eb12 0801 	adds.w	r8, r2, r1
 8004b78:	4629      	mov	r1, r5
 8004b7a:	eb43 0901 	adc.w	r9, r3, r1
 8004b7e:	f04f 0200 	mov.w	r2, #0
 8004b82:	f04f 0300 	mov.w	r3, #0
 8004b86:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004b8a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004b8e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004b92:	4690      	mov	r8, r2
 8004b94:	4699      	mov	r9, r3
 8004b96:	4623      	mov	r3, r4
 8004b98:	eb18 0303 	adds.w	r3, r8, r3
 8004b9c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8004ba0:	462b      	mov	r3, r5
 8004ba2:	eb49 0303 	adc.w	r3, r9, r3
 8004ba6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8004baa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004bae:	685b      	ldr	r3, [r3, #4]
 8004bb0:	2200      	movs	r2, #0
 8004bb2:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8004bb6:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8004bba:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8004bbe:	460b      	mov	r3, r1
 8004bc0:	18db      	adds	r3, r3, r3
 8004bc2:	653b      	str	r3, [r7, #80]	@ 0x50
 8004bc4:	4613      	mov	r3, r2
 8004bc6:	eb42 0303 	adc.w	r3, r2, r3
 8004bca:	657b      	str	r3, [r7, #84]	@ 0x54
 8004bcc:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8004bd0:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8004bd4:	f7fb fb6c 	bl	80002b0 <__aeabi_uldivmod>
 8004bd8:	4602      	mov	r2, r0
 8004bda:	460b      	mov	r3, r1
 8004bdc:	4b61      	ldr	r3, [pc, #388]	@ (8004d64 <UART_SetConfig+0x2d4>)
 8004bde:	fba3 2302 	umull	r2, r3, r3, r2
 8004be2:	095b      	lsrs	r3, r3, #5
 8004be4:	011c      	lsls	r4, r3, #4
 8004be6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004bea:	2200      	movs	r2, #0
 8004bec:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8004bf0:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8004bf4:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8004bf8:	4642      	mov	r2, r8
 8004bfa:	464b      	mov	r3, r9
 8004bfc:	1891      	adds	r1, r2, r2
 8004bfe:	64b9      	str	r1, [r7, #72]	@ 0x48
 8004c00:	415b      	adcs	r3, r3
 8004c02:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004c04:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8004c08:	4641      	mov	r1, r8
 8004c0a:	eb12 0a01 	adds.w	sl, r2, r1
 8004c0e:	4649      	mov	r1, r9
 8004c10:	eb43 0b01 	adc.w	fp, r3, r1
 8004c14:	f04f 0200 	mov.w	r2, #0
 8004c18:	f04f 0300 	mov.w	r3, #0
 8004c1c:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8004c20:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8004c24:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004c28:	4692      	mov	sl, r2
 8004c2a:	469b      	mov	fp, r3
 8004c2c:	4643      	mov	r3, r8
 8004c2e:	eb1a 0303 	adds.w	r3, sl, r3
 8004c32:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8004c36:	464b      	mov	r3, r9
 8004c38:	eb4b 0303 	adc.w	r3, fp, r3
 8004c3c:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8004c40:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004c44:	685b      	ldr	r3, [r3, #4]
 8004c46:	2200      	movs	r2, #0
 8004c48:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8004c4c:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8004c50:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8004c54:	460b      	mov	r3, r1
 8004c56:	18db      	adds	r3, r3, r3
 8004c58:	643b      	str	r3, [r7, #64]	@ 0x40
 8004c5a:	4613      	mov	r3, r2
 8004c5c:	eb42 0303 	adc.w	r3, r2, r3
 8004c60:	647b      	str	r3, [r7, #68]	@ 0x44
 8004c62:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8004c66:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8004c6a:	f7fb fb21 	bl	80002b0 <__aeabi_uldivmod>
 8004c6e:	4602      	mov	r2, r0
 8004c70:	460b      	mov	r3, r1
 8004c72:	4611      	mov	r1, r2
 8004c74:	4b3b      	ldr	r3, [pc, #236]	@ (8004d64 <UART_SetConfig+0x2d4>)
 8004c76:	fba3 2301 	umull	r2, r3, r3, r1
 8004c7a:	095b      	lsrs	r3, r3, #5
 8004c7c:	2264      	movs	r2, #100	@ 0x64
 8004c7e:	fb02 f303 	mul.w	r3, r2, r3
 8004c82:	1acb      	subs	r3, r1, r3
 8004c84:	00db      	lsls	r3, r3, #3
 8004c86:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8004c8a:	4b36      	ldr	r3, [pc, #216]	@ (8004d64 <UART_SetConfig+0x2d4>)
 8004c8c:	fba3 2302 	umull	r2, r3, r3, r2
 8004c90:	095b      	lsrs	r3, r3, #5
 8004c92:	005b      	lsls	r3, r3, #1
 8004c94:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8004c98:	441c      	add	r4, r3
 8004c9a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004c9e:	2200      	movs	r2, #0
 8004ca0:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8004ca4:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8004ca8:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8004cac:	4642      	mov	r2, r8
 8004cae:	464b      	mov	r3, r9
 8004cb0:	1891      	adds	r1, r2, r2
 8004cb2:	63b9      	str	r1, [r7, #56]	@ 0x38
 8004cb4:	415b      	adcs	r3, r3
 8004cb6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004cb8:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8004cbc:	4641      	mov	r1, r8
 8004cbe:	1851      	adds	r1, r2, r1
 8004cc0:	6339      	str	r1, [r7, #48]	@ 0x30
 8004cc2:	4649      	mov	r1, r9
 8004cc4:	414b      	adcs	r3, r1
 8004cc6:	637b      	str	r3, [r7, #52]	@ 0x34
 8004cc8:	f04f 0200 	mov.w	r2, #0
 8004ccc:	f04f 0300 	mov.w	r3, #0
 8004cd0:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8004cd4:	4659      	mov	r1, fp
 8004cd6:	00cb      	lsls	r3, r1, #3
 8004cd8:	4651      	mov	r1, sl
 8004cda:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004cde:	4651      	mov	r1, sl
 8004ce0:	00ca      	lsls	r2, r1, #3
 8004ce2:	4610      	mov	r0, r2
 8004ce4:	4619      	mov	r1, r3
 8004ce6:	4603      	mov	r3, r0
 8004ce8:	4642      	mov	r2, r8
 8004cea:	189b      	adds	r3, r3, r2
 8004cec:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8004cf0:	464b      	mov	r3, r9
 8004cf2:	460a      	mov	r2, r1
 8004cf4:	eb42 0303 	adc.w	r3, r2, r3
 8004cf8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004cfc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004d00:	685b      	ldr	r3, [r3, #4]
 8004d02:	2200      	movs	r2, #0
 8004d04:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8004d08:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8004d0c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8004d10:	460b      	mov	r3, r1
 8004d12:	18db      	adds	r3, r3, r3
 8004d14:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004d16:	4613      	mov	r3, r2
 8004d18:	eb42 0303 	adc.w	r3, r2, r3
 8004d1c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004d1e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8004d22:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8004d26:	f7fb fac3 	bl	80002b0 <__aeabi_uldivmod>
 8004d2a:	4602      	mov	r2, r0
 8004d2c:	460b      	mov	r3, r1
 8004d2e:	4b0d      	ldr	r3, [pc, #52]	@ (8004d64 <UART_SetConfig+0x2d4>)
 8004d30:	fba3 1302 	umull	r1, r3, r3, r2
 8004d34:	095b      	lsrs	r3, r3, #5
 8004d36:	2164      	movs	r1, #100	@ 0x64
 8004d38:	fb01 f303 	mul.w	r3, r1, r3
 8004d3c:	1ad3      	subs	r3, r2, r3
 8004d3e:	00db      	lsls	r3, r3, #3
 8004d40:	3332      	adds	r3, #50	@ 0x32
 8004d42:	4a08      	ldr	r2, [pc, #32]	@ (8004d64 <UART_SetConfig+0x2d4>)
 8004d44:	fba2 2303 	umull	r2, r3, r2, r3
 8004d48:	095b      	lsrs	r3, r3, #5
 8004d4a:	f003 0207 	and.w	r2, r3, #7
 8004d4e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004d52:	681b      	ldr	r3, [r3, #0]
 8004d54:	4422      	add	r2, r4
 8004d56:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8004d58:	e106      	b.n	8004f68 <UART_SetConfig+0x4d8>
 8004d5a:	bf00      	nop
 8004d5c:	40011000 	.word	0x40011000
 8004d60:	40011400 	.word	0x40011400
 8004d64:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004d68:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004d6c:	2200      	movs	r2, #0
 8004d6e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8004d72:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8004d76:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8004d7a:	4642      	mov	r2, r8
 8004d7c:	464b      	mov	r3, r9
 8004d7e:	1891      	adds	r1, r2, r2
 8004d80:	6239      	str	r1, [r7, #32]
 8004d82:	415b      	adcs	r3, r3
 8004d84:	627b      	str	r3, [r7, #36]	@ 0x24
 8004d86:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8004d8a:	4641      	mov	r1, r8
 8004d8c:	1854      	adds	r4, r2, r1
 8004d8e:	4649      	mov	r1, r9
 8004d90:	eb43 0501 	adc.w	r5, r3, r1
 8004d94:	f04f 0200 	mov.w	r2, #0
 8004d98:	f04f 0300 	mov.w	r3, #0
 8004d9c:	00eb      	lsls	r3, r5, #3
 8004d9e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004da2:	00e2      	lsls	r2, r4, #3
 8004da4:	4614      	mov	r4, r2
 8004da6:	461d      	mov	r5, r3
 8004da8:	4643      	mov	r3, r8
 8004daa:	18e3      	adds	r3, r4, r3
 8004dac:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8004db0:	464b      	mov	r3, r9
 8004db2:	eb45 0303 	adc.w	r3, r5, r3
 8004db6:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8004dba:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004dbe:	685b      	ldr	r3, [r3, #4]
 8004dc0:	2200      	movs	r2, #0
 8004dc2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8004dc6:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8004dca:	f04f 0200 	mov.w	r2, #0
 8004dce:	f04f 0300 	mov.w	r3, #0
 8004dd2:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8004dd6:	4629      	mov	r1, r5
 8004dd8:	008b      	lsls	r3, r1, #2
 8004dda:	4621      	mov	r1, r4
 8004ddc:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004de0:	4621      	mov	r1, r4
 8004de2:	008a      	lsls	r2, r1, #2
 8004de4:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8004de8:	f7fb fa62 	bl	80002b0 <__aeabi_uldivmod>
 8004dec:	4602      	mov	r2, r0
 8004dee:	460b      	mov	r3, r1
 8004df0:	4b60      	ldr	r3, [pc, #384]	@ (8004f74 <UART_SetConfig+0x4e4>)
 8004df2:	fba3 2302 	umull	r2, r3, r3, r2
 8004df6:	095b      	lsrs	r3, r3, #5
 8004df8:	011c      	lsls	r4, r3, #4
 8004dfa:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004dfe:	2200      	movs	r2, #0
 8004e00:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8004e04:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8004e08:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8004e0c:	4642      	mov	r2, r8
 8004e0e:	464b      	mov	r3, r9
 8004e10:	1891      	adds	r1, r2, r2
 8004e12:	61b9      	str	r1, [r7, #24]
 8004e14:	415b      	adcs	r3, r3
 8004e16:	61fb      	str	r3, [r7, #28]
 8004e18:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004e1c:	4641      	mov	r1, r8
 8004e1e:	1851      	adds	r1, r2, r1
 8004e20:	6139      	str	r1, [r7, #16]
 8004e22:	4649      	mov	r1, r9
 8004e24:	414b      	adcs	r3, r1
 8004e26:	617b      	str	r3, [r7, #20]
 8004e28:	f04f 0200 	mov.w	r2, #0
 8004e2c:	f04f 0300 	mov.w	r3, #0
 8004e30:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004e34:	4659      	mov	r1, fp
 8004e36:	00cb      	lsls	r3, r1, #3
 8004e38:	4651      	mov	r1, sl
 8004e3a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004e3e:	4651      	mov	r1, sl
 8004e40:	00ca      	lsls	r2, r1, #3
 8004e42:	4610      	mov	r0, r2
 8004e44:	4619      	mov	r1, r3
 8004e46:	4603      	mov	r3, r0
 8004e48:	4642      	mov	r2, r8
 8004e4a:	189b      	adds	r3, r3, r2
 8004e4c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8004e50:	464b      	mov	r3, r9
 8004e52:	460a      	mov	r2, r1
 8004e54:	eb42 0303 	adc.w	r3, r2, r3
 8004e58:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8004e5c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004e60:	685b      	ldr	r3, [r3, #4]
 8004e62:	2200      	movs	r2, #0
 8004e64:	67bb      	str	r3, [r7, #120]	@ 0x78
 8004e66:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8004e68:	f04f 0200 	mov.w	r2, #0
 8004e6c:	f04f 0300 	mov.w	r3, #0
 8004e70:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8004e74:	4649      	mov	r1, r9
 8004e76:	008b      	lsls	r3, r1, #2
 8004e78:	4641      	mov	r1, r8
 8004e7a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004e7e:	4641      	mov	r1, r8
 8004e80:	008a      	lsls	r2, r1, #2
 8004e82:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8004e86:	f7fb fa13 	bl	80002b0 <__aeabi_uldivmod>
 8004e8a:	4602      	mov	r2, r0
 8004e8c:	460b      	mov	r3, r1
 8004e8e:	4611      	mov	r1, r2
 8004e90:	4b38      	ldr	r3, [pc, #224]	@ (8004f74 <UART_SetConfig+0x4e4>)
 8004e92:	fba3 2301 	umull	r2, r3, r3, r1
 8004e96:	095b      	lsrs	r3, r3, #5
 8004e98:	2264      	movs	r2, #100	@ 0x64
 8004e9a:	fb02 f303 	mul.w	r3, r2, r3
 8004e9e:	1acb      	subs	r3, r1, r3
 8004ea0:	011b      	lsls	r3, r3, #4
 8004ea2:	3332      	adds	r3, #50	@ 0x32
 8004ea4:	4a33      	ldr	r2, [pc, #204]	@ (8004f74 <UART_SetConfig+0x4e4>)
 8004ea6:	fba2 2303 	umull	r2, r3, r2, r3
 8004eaa:	095b      	lsrs	r3, r3, #5
 8004eac:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004eb0:	441c      	add	r4, r3
 8004eb2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004eb6:	2200      	movs	r2, #0
 8004eb8:	673b      	str	r3, [r7, #112]	@ 0x70
 8004eba:	677a      	str	r2, [r7, #116]	@ 0x74
 8004ebc:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8004ec0:	4642      	mov	r2, r8
 8004ec2:	464b      	mov	r3, r9
 8004ec4:	1891      	adds	r1, r2, r2
 8004ec6:	60b9      	str	r1, [r7, #8]
 8004ec8:	415b      	adcs	r3, r3
 8004eca:	60fb      	str	r3, [r7, #12]
 8004ecc:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004ed0:	4641      	mov	r1, r8
 8004ed2:	1851      	adds	r1, r2, r1
 8004ed4:	6039      	str	r1, [r7, #0]
 8004ed6:	4649      	mov	r1, r9
 8004ed8:	414b      	adcs	r3, r1
 8004eda:	607b      	str	r3, [r7, #4]
 8004edc:	f04f 0200 	mov.w	r2, #0
 8004ee0:	f04f 0300 	mov.w	r3, #0
 8004ee4:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8004ee8:	4659      	mov	r1, fp
 8004eea:	00cb      	lsls	r3, r1, #3
 8004eec:	4651      	mov	r1, sl
 8004eee:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004ef2:	4651      	mov	r1, sl
 8004ef4:	00ca      	lsls	r2, r1, #3
 8004ef6:	4610      	mov	r0, r2
 8004ef8:	4619      	mov	r1, r3
 8004efa:	4603      	mov	r3, r0
 8004efc:	4642      	mov	r2, r8
 8004efe:	189b      	adds	r3, r3, r2
 8004f00:	66bb      	str	r3, [r7, #104]	@ 0x68
 8004f02:	464b      	mov	r3, r9
 8004f04:	460a      	mov	r2, r1
 8004f06:	eb42 0303 	adc.w	r3, r2, r3
 8004f0a:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8004f0c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004f10:	685b      	ldr	r3, [r3, #4]
 8004f12:	2200      	movs	r2, #0
 8004f14:	663b      	str	r3, [r7, #96]	@ 0x60
 8004f16:	667a      	str	r2, [r7, #100]	@ 0x64
 8004f18:	f04f 0200 	mov.w	r2, #0
 8004f1c:	f04f 0300 	mov.w	r3, #0
 8004f20:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8004f24:	4649      	mov	r1, r9
 8004f26:	008b      	lsls	r3, r1, #2
 8004f28:	4641      	mov	r1, r8
 8004f2a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004f2e:	4641      	mov	r1, r8
 8004f30:	008a      	lsls	r2, r1, #2
 8004f32:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8004f36:	f7fb f9bb 	bl	80002b0 <__aeabi_uldivmod>
 8004f3a:	4602      	mov	r2, r0
 8004f3c:	460b      	mov	r3, r1
 8004f3e:	4b0d      	ldr	r3, [pc, #52]	@ (8004f74 <UART_SetConfig+0x4e4>)
 8004f40:	fba3 1302 	umull	r1, r3, r3, r2
 8004f44:	095b      	lsrs	r3, r3, #5
 8004f46:	2164      	movs	r1, #100	@ 0x64
 8004f48:	fb01 f303 	mul.w	r3, r1, r3
 8004f4c:	1ad3      	subs	r3, r2, r3
 8004f4e:	011b      	lsls	r3, r3, #4
 8004f50:	3332      	adds	r3, #50	@ 0x32
 8004f52:	4a08      	ldr	r2, [pc, #32]	@ (8004f74 <UART_SetConfig+0x4e4>)
 8004f54:	fba2 2303 	umull	r2, r3, r2, r3
 8004f58:	095b      	lsrs	r3, r3, #5
 8004f5a:	f003 020f 	and.w	r2, r3, #15
 8004f5e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004f62:	681b      	ldr	r3, [r3, #0]
 8004f64:	4422      	add	r2, r4
 8004f66:	609a      	str	r2, [r3, #8]
}
 8004f68:	bf00      	nop
 8004f6a:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8004f6e:	46bd      	mov	sp, r7
 8004f70:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004f74:	51eb851f 	.word	0x51eb851f

08004f78 <std>:
 8004f78:	2300      	movs	r3, #0
 8004f7a:	b510      	push	{r4, lr}
 8004f7c:	4604      	mov	r4, r0
 8004f7e:	e9c0 3300 	strd	r3, r3, [r0]
 8004f82:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8004f86:	6083      	str	r3, [r0, #8]
 8004f88:	8181      	strh	r1, [r0, #12]
 8004f8a:	6643      	str	r3, [r0, #100]	@ 0x64
 8004f8c:	81c2      	strh	r2, [r0, #14]
 8004f8e:	6183      	str	r3, [r0, #24]
 8004f90:	4619      	mov	r1, r3
 8004f92:	2208      	movs	r2, #8
 8004f94:	305c      	adds	r0, #92	@ 0x5c
 8004f96:	f000 fa23 	bl	80053e0 <memset>
 8004f9a:	4b0d      	ldr	r3, [pc, #52]	@ (8004fd0 <std+0x58>)
 8004f9c:	6263      	str	r3, [r4, #36]	@ 0x24
 8004f9e:	4b0d      	ldr	r3, [pc, #52]	@ (8004fd4 <std+0x5c>)
 8004fa0:	62a3      	str	r3, [r4, #40]	@ 0x28
 8004fa2:	4b0d      	ldr	r3, [pc, #52]	@ (8004fd8 <std+0x60>)
 8004fa4:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8004fa6:	4b0d      	ldr	r3, [pc, #52]	@ (8004fdc <std+0x64>)
 8004fa8:	6323      	str	r3, [r4, #48]	@ 0x30
 8004faa:	4b0d      	ldr	r3, [pc, #52]	@ (8004fe0 <std+0x68>)
 8004fac:	6224      	str	r4, [r4, #32]
 8004fae:	429c      	cmp	r4, r3
 8004fb0:	d006      	beq.n	8004fc0 <std+0x48>
 8004fb2:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8004fb6:	4294      	cmp	r4, r2
 8004fb8:	d002      	beq.n	8004fc0 <std+0x48>
 8004fba:	33d0      	adds	r3, #208	@ 0xd0
 8004fbc:	429c      	cmp	r4, r3
 8004fbe:	d105      	bne.n	8004fcc <std+0x54>
 8004fc0:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8004fc4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004fc8:	f000 bb14 	b.w	80055f4 <__retarget_lock_init_recursive>
 8004fcc:	bd10      	pop	{r4, pc}
 8004fce:	bf00      	nop
 8004fd0:	08005231 	.word	0x08005231
 8004fd4:	08005253 	.word	0x08005253
 8004fd8:	0800528b 	.word	0x0800528b
 8004fdc:	080052af 	.word	0x080052af
 8004fe0:	20000b24 	.word	0x20000b24

08004fe4 <stdio_exit_handler>:
 8004fe4:	4a02      	ldr	r2, [pc, #8]	@ (8004ff0 <stdio_exit_handler+0xc>)
 8004fe6:	4903      	ldr	r1, [pc, #12]	@ (8004ff4 <stdio_exit_handler+0x10>)
 8004fe8:	4803      	ldr	r0, [pc, #12]	@ (8004ff8 <stdio_exit_handler+0x14>)
 8004fea:	f000 b869 	b.w	80050c0 <_fwalk_sglue>
 8004fee:	bf00      	nop
 8004ff0:	20000018 	.word	0x20000018
 8004ff4:	080061b9 	.word	0x080061b9
 8004ff8:	20000028 	.word	0x20000028

08004ffc <cleanup_stdio>:
 8004ffc:	6841      	ldr	r1, [r0, #4]
 8004ffe:	4b0c      	ldr	r3, [pc, #48]	@ (8005030 <cleanup_stdio+0x34>)
 8005000:	4299      	cmp	r1, r3
 8005002:	b510      	push	{r4, lr}
 8005004:	4604      	mov	r4, r0
 8005006:	d001      	beq.n	800500c <cleanup_stdio+0x10>
 8005008:	f001 f8d6 	bl	80061b8 <_fflush_r>
 800500c:	68a1      	ldr	r1, [r4, #8]
 800500e:	4b09      	ldr	r3, [pc, #36]	@ (8005034 <cleanup_stdio+0x38>)
 8005010:	4299      	cmp	r1, r3
 8005012:	d002      	beq.n	800501a <cleanup_stdio+0x1e>
 8005014:	4620      	mov	r0, r4
 8005016:	f001 f8cf 	bl	80061b8 <_fflush_r>
 800501a:	68e1      	ldr	r1, [r4, #12]
 800501c:	4b06      	ldr	r3, [pc, #24]	@ (8005038 <cleanup_stdio+0x3c>)
 800501e:	4299      	cmp	r1, r3
 8005020:	d004      	beq.n	800502c <cleanup_stdio+0x30>
 8005022:	4620      	mov	r0, r4
 8005024:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005028:	f001 b8c6 	b.w	80061b8 <_fflush_r>
 800502c:	bd10      	pop	{r4, pc}
 800502e:	bf00      	nop
 8005030:	20000b24 	.word	0x20000b24
 8005034:	20000b8c 	.word	0x20000b8c
 8005038:	20000bf4 	.word	0x20000bf4

0800503c <global_stdio_init.part.0>:
 800503c:	b510      	push	{r4, lr}
 800503e:	4b0b      	ldr	r3, [pc, #44]	@ (800506c <global_stdio_init.part.0+0x30>)
 8005040:	4c0b      	ldr	r4, [pc, #44]	@ (8005070 <global_stdio_init.part.0+0x34>)
 8005042:	4a0c      	ldr	r2, [pc, #48]	@ (8005074 <global_stdio_init.part.0+0x38>)
 8005044:	601a      	str	r2, [r3, #0]
 8005046:	4620      	mov	r0, r4
 8005048:	2200      	movs	r2, #0
 800504a:	2104      	movs	r1, #4
 800504c:	f7ff ff94 	bl	8004f78 <std>
 8005050:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8005054:	2201      	movs	r2, #1
 8005056:	2109      	movs	r1, #9
 8005058:	f7ff ff8e 	bl	8004f78 <std>
 800505c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8005060:	2202      	movs	r2, #2
 8005062:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005066:	2112      	movs	r1, #18
 8005068:	f7ff bf86 	b.w	8004f78 <std>
 800506c:	20000c5c 	.word	0x20000c5c
 8005070:	20000b24 	.word	0x20000b24
 8005074:	08004fe5 	.word	0x08004fe5

08005078 <__sfp_lock_acquire>:
 8005078:	4801      	ldr	r0, [pc, #4]	@ (8005080 <__sfp_lock_acquire+0x8>)
 800507a:	f000 babc 	b.w	80055f6 <__retarget_lock_acquire_recursive>
 800507e:	bf00      	nop
 8005080:	20000c65 	.word	0x20000c65

08005084 <__sfp_lock_release>:
 8005084:	4801      	ldr	r0, [pc, #4]	@ (800508c <__sfp_lock_release+0x8>)
 8005086:	f000 bab7 	b.w	80055f8 <__retarget_lock_release_recursive>
 800508a:	bf00      	nop
 800508c:	20000c65 	.word	0x20000c65

08005090 <__sinit>:
 8005090:	b510      	push	{r4, lr}
 8005092:	4604      	mov	r4, r0
 8005094:	f7ff fff0 	bl	8005078 <__sfp_lock_acquire>
 8005098:	6a23      	ldr	r3, [r4, #32]
 800509a:	b11b      	cbz	r3, 80050a4 <__sinit+0x14>
 800509c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80050a0:	f7ff bff0 	b.w	8005084 <__sfp_lock_release>
 80050a4:	4b04      	ldr	r3, [pc, #16]	@ (80050b8 <__sinit+0x28>)
 80050a6:	6223      	str	r3, [r4, #32]
 80050a8:	4b04      	ldr	r3, [pc, #16]	@ (80050bc <__sinit+0x2c>)
 80050aa:	681b      	ldr	r3, [r3, #0]
 80050ac:	2b00      	cmp	r3, #0
 80050ae:	d1f5      	bne.n	800509c <__sinit+0xc>
 80050b0:	f7ff ffc4 	bl	800503c <global_stdio_init.part.0>
 80050b4:	e7f2      	b.n	800509c <__sinit+0xc>
 80050b6:	bf00      	nop
 80050b8:	08004ffd 	.word	0x08004ffd
 80050bc:	20000c5c 	.word	0x20000c5c

080050c0 <_fwalk_sglue>:
 80050c0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80050c4:	4607      	mov	r7, r0
 80050c6:	4688      	mov	r8, r1
 80050c8:	4614      	mov	r4, r2
 80050ca:	2600      	movs	r6, #0
 80050cc:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80050d0:	f1b9 0901 	subs.w	r9, r9, #1
 80050d4:	d505      	bpl.n	80050e2 <_fwalk_sglue+0x22>
 80050d6:	6824      	ldr	r4, [r4, #0]
 80050d8:	2c00      	cmp	r4, #0
 80050da:	d1f7      	bne.n	80050cc <_fwalk_sglue+0xc>
 80050dc:	4630      	mov	r0, r6
 80050de:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80050e2:	89ab      	ldrh	r3, [r5, #12]
 80050e4:	2b01      	cmp	r3, #1
 80050e6:	d907      	bls.n	80050f8 <_fwalk_sglue+0x38>
 80050e8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80050ec:	3301      	adds	r3, #1
 80050ee:	d003      	beq.n	80050f8 <_fwalk_sglue+0x38>
 80050f0:	4629      	mov	r1, r5
 80050f2:	4638      	mov	r0, r7
 80050f4:	47c0      	blx	r8
 80050f6:	4306      	orrs	r6, r0
 80050f8:	3568      	adds	r5, #104	@ 0x68
 80050fa:	e7e9      	b.n	80050d0 <_fwalk_sglue+0x10>

080050fc <iprintf>:
 80050fc:	b40f      	push	{r0, r1, r2, r3}
 80050fe:	b507      	push	{r0, r1, r2, lr}
 8005100:	4906      	ldr	r1, [pc, #24]	@ (800511c <iprintf+0x20>)
 8005102:	ab04      	add	r3, sp, #16
 8005104:	6808      	ldr	r0, [r1, #0]
 8005106:	f853 2b04 	ldr.w	r2, [r3], #4
 800510a:	6881      	ldr	r1, [r0, #8]
 800510c:	9301      	str	r3, [sp, #4]
 800510e:	f000 fd2b 	bl	8005b68 <_vfiprintf_r>
 8005112:	b003      	add	sp, #12
 8005114:	f85d eb04 	ldr.w	lr, [sp], #4
 8005118:	b004      	add	sp, #16
 800511a:	4770      	bx	lr
 800511c:	20000024 	.word	0x20000024

08005120 <putchar>:
 8005120:	4b02      	ldr	r3, [pc, #8]	@ (800512c <putchar+0xc>)
 8005122:	4601      	mov	r1, r0
 8005124:	6818      	ldr	r0, [r3, #0]
 8005126:	6882      	ldr	r2, [r0, #8]
 8005128:	f001 b8e2 	b.w	80062f0 <_putc_r>
 800512c:	20000024 	.word	0x20000024

08005130 <_puts_r>:
 8005130:	6a03      	ldr	r3, [r0, #32]
 8005132:	b570      	push	{r4, r5, r6, lr}
 8005134:	6884      	ldr	r4, [r0, #8]
 8005136:	4605      	mov	r5, r0
 8005138:	460e      	mov	r6, r1
 800513a:	b90b      	cbnz	r3, 8005140 <_puts_r+0x10>
 800513c:	f7ff ffa8 	bl	8005090 <__sinit>
 8005140:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8005142:	07db      	lsls	r3, r3, #31
 8005144:	d405      	bmi.n	8005152 <_puts_r+0x22>
 8005146:	89a3      	ldrh	r3, [r4, #12]
 8005148:	0598      	lsls	r0, r3, #22
 800514a:	d402      	bmi.n	8005152 <_puts_r+0x22>
 800514c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800514e:	f000 fa52 	bl	80055f6 <__retarget_lock_acquire_recursive>
 8005152:	89a3      	ldrh	r3, [r4, #12]
 8005154:	0719      	lsls	r1, r3, #28
 8005156:	d502      	bpl.n	800515e <_puts_r+0x2e>
 8005158:	6923      	ldr	r3, [r4, #16]
 800515a:	2b00      	cmp	r3, #0
 800515c:	d135      	bne.n	80051ca <_puts_r+0x9a>
 800515e:	4621      	mov	r1, r4
 8005160:	4628      	mov	r0, r5
 8005162:	f000 f8e7 	bl	8005334 <__swsetup_r>
 8005166:	b380      	cbz	r0, 80051ca <_puts_r+0x9a>
 8005168:	f04f 35ff 	mov.w	r5, #4294967295
 800516c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800516e:	07da      	lsls	r2, r3, #31
 8005170:	d405      	bmi.n	800517e <_puts_r+0x4e>
 8005172:	89a3      	ldrh	r3, [r4, #12]
 8005174:	059b      	lsls	r3, r3, #22
 8005176:	d402      	bmi.n	800517e <_puts_r+0x4e>
 8005178:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800517a:	f000 fa3d 	bl	80055f8 <__retarget_lock_release_recursive>
 800517e:	4628      	mov	r0, r5
 8005180:	bd70      	pop	{r4, r5, r6, pc}
 8005182:	2b00      	cmp	r3, #0
 8005184:	da04      	bge.n	8005190 <_puts_r+0x60>
 8005186:	69a2      	ldr	r2, [r4, #24]
 8005188:	429a      	cmp	r2, r3
 800518a:	dc17      	bgt.n	80051bc <_puts_r+0x8c>
 800518c:	290a      	cmp	r1, #10
 800518e:	d015      	beq.n	80051bc <_puts_r+0x8c>
 8005190:	6823      	ldr	r3, [r4, #0]
 8005192:	1c5a      	adds	r2, r3, #1
 8005194:	6022      	str	r2, [r4, #0]
 8005196:	7019      	strb	r1, [r3, #0]
 8005198:	68a3      	ldr	r3, [r4, #8]
 800519a:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800519e:	3b01      	subs	r3, #1
 80051a0:	60a3      	str	r3, [r4, #8]
 80051a2:	2900      	cmp	r1, #0
 80051a4:	d1ed      	bne.n	8005182 <_puts_r+0x52>
 80051a6:	2b00      	cmp	r3, #0
 80051a8:	da11      	bge.n	80051ce <_puts_r+0x9e>
 80051aa:	4622      	mov	r2, r4
 80051ac:	210a      	movs	r1, #10
 80051ae:	4628      	mov	r0, r5
 80051b0:	f000 f881 	bl	80052b6 <__swbuf_r>
 80051b4:	3001      	adds	r0, #1
 80051b6:	d0d7      	beq.n	8005168 <_puts_r+0x38>
 80051b8:	250a      	movs	r5, #10
 80051ba:	e7d7      	b.n	800516c <_puts_r+0x3c>
 80051bc:	4622      	mov	r2, r4
 80051be:	4628      	mov	r0, r5
 80051c0:	f000 f879 	bl	80052b6 <__swbuf_r>
 80051c4:	3001      	adds	r0, #1
 80051c6:	d1e7      	bne.n	8005198 <_puts_r+0x68>
 80051c8:	e7ce      	b.n	8005168 <_puts_r+0x38>
 80051ca:	3e01      	subs	r6, #1
 80051cc:	e7e4      	b.n	8005198 <_puts_r+0x68>
 80051ce:	6823      	ldr	r3, [r4, #0]
 80051d0:	1c5a      	adds	r2, r3, #1
 80051d2:	6022      	str	r2, [r4, #0]
 80051d4:	220a      	movs	r2, #10
 80051d6:	701a      	strb	r2, [r3, #0]
 80051d8:	e7ee      	b.n	80051b8 <_puts_r+0x88>
	...

080051dc <puts>:
 80051dc:	4b02      	ldr	r3, [pc, #8]	@ (80051e8 <puts+0xc>)
 80051de:	4601      	mov	r1, r0
 80051e0:	6818      	ldr	r0, [r3, #0]
 80051e2:	f7ff bfa5 	b.w	8005130 <_puts_r>
 80051e6:	bf00      	nop
 80051e8:	20000024 	.word	0x20000024

080051ec <siprintf>:
 80051ec:	b40e      	push	{r1, r2, r3}
 80051ee:	b510      	push	{r4, lr}
 80051f0:	b09d      	sub	sp, #116	@ 0x74
 80051f2:	ab1f      	add	r3, sp, #124	@ 0x7c
 80051f4:	9002      	str	r0, [sp, #8]
 80051f6:	9006      	str	r0, [sp, #24]
 80051f8:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 80051fc:	480a      	ldr	r0, [pc, #40]	@ (8005228 <siprintf+0x3c>)
 80051fe:	9107      	str	r1, [sp, #28]
 8005200:	9104      	str	r1, [sp, #16]
 8005202:	490a      	ldr	r1, [pc, #40]	@ (800522c <siprintf+0x40>)
 8005204:	f853 2b04 	ldr.w	r2, [r3], #4
 8005208:	9105      	str	r1, [sp, #20]
 800520a:	2400      	movs	r4, #0
 800520c:	a902      	add	r1, sp, #8
 800520e:	6800      	ldr	r0, [r0, #0]
 8005210:	9301      	str	r3, [sp, #4]
 8005212:	941b      	str	r4, [sp, #108]	@ 0x6c
 8005214:	f000 fb82 	bl	800591c <_svfiprintf_r>
 8005218:	9b02      	ldr	r3, [sp, #8]
 800521a:	701c      	strb	r4, [r3, #0]
 800521c:	b01d      	add	sp, #116	@ 0x74
 800521e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005222:	b003      	add	sp, #12
 8005224:	4770      	bx	lr
 8005226:	bf00      	nop
 8005228:	20000024 	.word	0x20000024
 800522c:	ffff0208 	.word	0xffff0208

08005230 <__sread>:
 8005230:	b510      	push	{r4, lr}
 8005232:	460c      	mov	r4, r1
 8005234:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005238:	f000 f98e 	bl	8005558 <_read_r>
 800523c:	2800      	cmp	r0, #0
 800523e:	bfab      	itete	ge
 8005240:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8005242:	89a3      	ldrhlt	r3, [r4, #12]
 8005244:	181b      	addge	r3, r3, r0
 8005246:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800524a:	bfac      	ite	ge
 800524c:	6563      	strge	r3, [r4, #84]	@ 0x54
 800524e:	81a3      	strhlt	r3, [r4, #12]
 8005250:	bd10      	pop	{r4, pc}

08005252 <__swrite>:
 8005252:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005256:	461f      	mov	r7, r3
 8005258:	898b      	ldrh	r3, [r1, #12]
 800525a:	05db      	lsls	r3, r3, #23
 800525c:	4605      	mov	r5, r0
 800525e:	460c      	mov	r4, r1
 8005260:	4616      	mov	r6, r2
 8005262:	d505      	bpl.n	8005270 <__swrite+0x1e>
 8005264:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005268:	2302      	movs	r3, #2
 800526a:	2200      	movs	r2, #0
 800526c:	f000 f962 	bl	8005534 <_lseek_r>
 8005270:	89a3      	ldrh	r3, [r4, #12]
 8005272:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005276:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800527a:	81a3      	strh	r3, [r4, #12]
 800527c:	4632      	mov	r2, r6
 800527e:	463b      	mov	r3, r7
 8005280:	4628      	mov	r0, r5
 8005282:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005286:	f000 b979 	b.w	800557c <_write_r>

0800528a <__sseek>:
 800528a:	b510      	push	{r4, lr}
 800528c:	460c      	mov	r4, r1
 800528e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005292:	f000 f94f 	bl	8005534 <_lseek_r>
 8005296:	1c43      	adds	r3, r0, #1
 8005298:	89a3      	ldrh	r3, [r4, #12]
 800529a:	bf15      	itete	ne
 800529c:	6560      	strne	r0, [r4, #84]	@ 0x54
 800529e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80052a2:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80052a6:	81a3      	strheq	r3, [r4, #12]
 80052a8:	bf18      	it	ne
 80052aa:	81a3      	strhne	r3, [r4, #12]
 80052ac:	bd10      	pop	{r4, pc}

080052ae <__sclose>:
 80052ae:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80052b2:	f000 b92f 	b.w	8005514 <_close_r>

080052b6 <__swbuf_r>:
 80052b6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80052b8:	460e      	mov	r6, r1
 80052ba:	4614      	mov	r4, r2
 80052bc:	4605      	mov	r5, r0
 80052be:	b118      	cbz	r0, 80052c8 <__swbuf_r+0x12>
 80052c0:	6a03      	ldr	r3, [r0, #32]
 80052c2:	b90b      	cbnz	r3, 80052c8 <__swbuf_r+0x12>
 80052c4:	f7ff fee4 	bl	8005090 <__sinit>
 80052c8:	69a3      	ldr	r3, [r4, #24]
 80052ca:	60a3      	str	r3, [r4, #8]
 80052cc:	89a3      	ldrh	r3, [r4, #12]
 80052ce:	071a      	lsls	r2, r3, #28
 80052d0:	d501      	bpl.n	80052d6 <__swbuf_r+0x20>
 80052d2:	6923      	ldr	r3, [r4, #16]
 80052d4:	b943      	cbnz	r3, 80052e8 <__swbuf_r+0x32>
 80052d6:	4621      	mov	r1, r4
 80052d8:	4628      	mov	r0, r5
 80052da:	f000 f82b 	bl	8005334 <__swsetup_r>
 80052de:	b118      	cbz	r0, 80052e8 <__swbuf_r+0x32>
 80052e0:	f04f 37ff 	mov.w	r7, #4294967295
 80052e4:	4638      	mov	r0, r7
 80052e6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80052e8:	6823      	ldr	r3, [r4, #0]
 80052ea:	6922      	ldr	r2, [r4, #16]
 80052ec:	1a98      	subs	r0, r3, r2
 80052ee:	6963      	ldr	r3, [r4, #20]
 80052f0:	b2f6      	uxtb	r6, r6
 80052f2:	4283      	cmp	r3, r0
 80052f4:	4637      	mov	r7, r6
 80052f6:	dc05      	bgt.n	8005304 <__swbuf_r+0x4e>
 80052f8:	4621      	mov	r1, r4
 80052fa:	4628      	mov	r0, r5
 80052fc:	f000 ff5c 	bl	80061b8 <_fflush_r>
 8005300:	2800      	cmp	r0, #0
 8005302:	d1ed      	bne.n	80052e0 <__swbuf_r+0x2a>
 8005304:	68a3      	ldr	r3, [r4, #8]
 8005306:	3b01      	subs	r3, #1
 8005308:	60a3      	str	r3, [r4, #8]
 800530a:	6823      	ldr	r3, [r4, #0]
 800530c:	1c5a      	adds	r2, r3, #1
 800530e:	6022      	str	r2, [r4, #0]
 8005310:	701e      	strb	r6, [r3, #0]
 8005312:	6962      	ldr	r2, [r4, #20]
 8005314:	1c43      	adds	r3, r0, #1
 8005316:	429a      	cmp	r2, r3
 8005318:	d004      	beq.n	8005324 <__swbuf_r+0x6e>
 800531a:	89a3      	ldrh	r3, [r4, #12]
 800531c:	07db      	lsls	r3, r3, #31
 800531e:	d5e1      	bpl.n	80052e4 <__swbuf_r+0x2e>
 8005320:	2e0a      	cmp	r6, #10
 8005322:	d1df      	bne.n	80052e4 <__swbuf_r+0x2e>
 8005324:	4621      	mov	r1, r4
 8005326:	4628      	mov	r0, r5
 8005328:	f000 ff46 	bl	80061b8 <_fflush_r>
 800532c:	2800      	cmp	r0, #0
 800532e:	d0d9      	beq.n	80052e4 <__swbuf_r+0x2e>
 8005330:	e7d6      	b.n	80052e0 <__swbuf_r+0x2a>
	...

08005334 <__swsetup_r>:
 8005334:	b538      	push	{r3, r4, r5, lr}
 8005336:	4b29      	ldr	r3, [pc, #164]	@ (80053dc <__swsetup_r+0xa8>)
 8005338:	4605      	mov	r5, r0
 800533a:	6818      	ldr	r0, [r3, #0]
 800533c:	460c      	mov	r4, r1
 800533e:	b118      	cbz	r0, 8005348 <__swsetup_r+0x14>
 8005340:	6a03      	ldr	r3, [r0, #32]
 8005342:	b90b      	cbnz	r3, 8005348 <__swsetup_r+0x14>
 8005344:	f7ff fea4 	bl	8005090 <__sinit>
 8005348:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800534c:	0719      	lsls	r1, r3, #28
 800534e:	d422      	bmi.n	8005396 <__swsetup_r+0x62>
 8005350:	06da      	lsls	r2, r3, #27
 8005352:	d407      	bmi.n	8005364 <__swsetup_r+0x30>
 8005354:	2209      	movs	r2, #9
 8005356:	602a      	str	r2, [r5, #0]
 8005358:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800535c:	81a3      	strh	r3, [r4, #12]
 800535e:	f04f 30ff 	mov.w	r0, #4294967295
 8005362:	e033      	b.n	80053cc <__swsetup_r+0x98>
 8005364:	0758      	lsls	r0, r3, #29
 8005366:	d512      	bpl.n	800538e <__swsetup_r+0x5a>
 8005368:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800536a:	b141      	cbz	r1, 800537e <__swsetup_r+0x4a>
 800536c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8005370:	4299      	cmp	r1, r3
 8005372:	d002      	beq.n	800537a <__swsetup_r+0x46>
 8005374:	4628      	mov	r0, r5
 8005376:	f000 f975 	bl	8005664 <_free_r>
 800537a:	2300      	movs	r3, #0
 800537c:	6363      	str	r3, [r4, #52]	@ 0x34
 800537e:	89a3      	ldrh	r3, [r4, #12]
 8005380:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8005384:	81a3      	strh	r3, [r4, #12]
 8005386:	2300      	movs	r3, #0
 8005388:	6063      	str	r3, [r4, #4]
 800538a:	6923      	ldr	r3, [r4, #16]
 800538c:	6023      	str	r3, [r4, #0]
 800538e:	89a3      	ldrh	r3, [r4, #12]
 8005390:	f043 0308 	orr.w	r3, r3, #8
 8005394:	81a3      	strh	r3, [r4, #12]
 8005396:	6923      	ldr	r3, [r4, #16]
 8005398:	b94b      	cbnz	r3, 80053ae <__swsetup_r+0x7a>
 800539a:	89a3      	ldrh	r3, [r4, #12]
 800539c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80053a0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80053a4:	d003      	beq.n	80053ae <__swsetup_r+0x7a>
 80053a6:	4621      	mov	r1, r4
 80053a8:	4628      	mov	r0, r5
 80053aa:	f000 ff65 	bl	8006278 <__smakebuf_r>
 80053ae:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80053b2:	f013 0201 	ands.w	r2, r3, #1
 80053b6:	d00a      	beq.n	80053ce <__swsetup_r+0x9a>
 80053b8:	2200      	movs	r2, #0
 80053ba:	60a2      	str	r2, [r4, #8]
 80053bc:	6962      	ldr	r2, [r4, #20]
 80053be:	4252      	negs	r2, r2
 80053c0:	61a2      	str	r2, [r4, #24]
 80053c2:	6922      	ldr	r2, [r4, #16]
 80053c4:	b942      	cbnz	r2, 80053d8 <__swsetup_r+0xa4>
 80053c6:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80053ca:	d1c5      	bne.n	8005358 <__swsetup_r+0x24>
 80053cc:	bd38      	pop	{r3, r4, r5, pc}
 80053ce:	0799      	lsls	r1, r3, #30
 80053d0:	bf58      	it	pl
 80053d2:	6962      	ldrpl	r2, [r4, #20]
 80053d4:	60a2      	str	r2, [r4, #8]
 80053d6:	e7f4      	b.n	80053c2 <__swsetup_r+0x8e>
 80053d8:	2000      	movs	r0, #0
 80053da:	e7f7      	b.n	80053cc <__swsetup_r+0x98>
 80053dc:	20000024 	.word	0x20000024

080053e0 <memset>:
 80053e0:	4402      	add	r2, r0
 80053e2:	4603      	mov	r3, r0
 80053e4:	4293      	cmp	r3, r2
 80053e6:	d100      	bne.n	80053ea <memset+0xa>
 80053e8:	4770      	bx	lr
 80053ea:	f803 1b01 	strb.w	r1, [r3], #1
 80053ee:	e7f9      	b.n	80053e4 <memset+0x4>

080053f0 <strchr>:
 80053f0:	b2c9      	uxtb	r1, r1
 80053f2:	4603      	mov	r3, r0
 80053f4:	4618      	mov	r0, r3
 80053f6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80053fa:	b112      	cbz	r2, 8005402 <strchr+0x12>
 80053fc:	428a      	cmp	r2, r1
 80053fe:	d1f9      	bne.n	80053f4 <strchr+0x4>
 8005400:	4770      	bx	lr
 8005402:	2900      	cmp	r1, #0
 8005404:	bf18      	it	ne
 8005406:	2000      	movne	r0, #0
 8005408:	4770      	bx	lr

0800540a <strncmp>:
 800540a:	b510      	push	{r4, lr}
 800540c:	b16a      	cbz	r2, 800542a <strncmp+0x20>
 800540e:	3901      	subs	r1, #1
 8005410:	1884      	adds	r4, r0, r2
 8005412:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005416:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800541a:	429a      	cmp	r2, r3
 800541c:	d103      	bne.n	8005426 <strncmp+0x1c>
 800541e:	42a0      	cmp	r0, r4
 8005420:	d001      	beq.n	8005426 <strncmp+0x1c>
 8005422:	2a00      	cmp	r2, #0
 8005424:	d1f5      	bne.n	8005412 <strncmp+0x8>
 8005426:	1ad0      	subs	r0, r2, r3
 8005428:	bd10      	pop	{r4, pc}
 800542a:	4610      	mov	r0, r2
 800542c:	e7fc      	b.n	8005428 <strncmp+0x1e>
	...

08005430 <strtok>:
 8005430:	4b16      	ldr	r3, [pc, #88]	@ (800548c <strtok+0x5c>)
 8005432:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005436:	681f      	ldr	r7, [r3, #0]
 8005438:	6c7c      	ldr	r4, [r7, #68]	@ 0x44
 800543a:	4605      	mov	r5, r0
 800543c:	460e      	mov	r6, r1
 800543e:	b9ec      	cbnz	r4, 800547c <strtok+0x4c>
 8005440:	2050      	movs	r0, #80	@ 0x50
 8005442:	f000 f959 	bl	80056f8 <malloc>
 8005446:	4602      	mov	r2, r0
 8005448:	6478      	str	r0, [r7, #68]	@ 0x44
 800544a:	b920      	cbnz	r0, 8005456 <strtok+0x26>
 800544c:	4b10      	ldr	r3, [pc, #64]	@ (8005490 <strtok+0x60>)
 800544e:	4811      	ldr	r0, [pc, #68]	@ (8005494 <strtok+0x64>)
 8005450:	215b      	movs	r1, #91	@ 0x5b
 8005452:	f000 f8e9 	bl	8005628 <__assert_func>
 8005456:	e9c0 4400 	strd	r4, r4, [r0]
 800545a:	e9c0 4402 	strd	r4, r4, [r0, #8]
 800545e:	e9c0 4404 	strd	r4, r4, [r0, #16]
 8005462:	e9c0 440a 	strd	r4, r4, [r0, #40]	@ 0x28
 8005466:	e9c0 440c 	strd	r4, r4, [r0, #48]	@ 0x30
 800546a:	e9c0 440e 	strd	r4, r4, [r0, #56]	@ 0x38
 800546e:	e9c0 4410 	strd	r4, r4, [r0, #64]	@ 0x40
 8005472:	e9c0 4412 	strd	r4, r4, [r0, #72]	@ 0x48
 8005476:	6184      	str	r4, [r0, #24]
 8005478:	7704      	strb	r4, [r0, #28]
 800547a:	6244      	str	r4, [r0, #36]	@ 0x24
 800547c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800547e:	4631      	mov	r1, r6
 8005480:	4628      	mov	r0, r5
 8005482:	2301      	movs	r3, #1
 8005484:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005488:	f000 b806 	b.w	8005498 <__strtok_r>
 800548c:	20000024 	.word	0x20000024
 8005490:	08006934 	.word	0x08006934
 8005494:	0800694b 	.word	0x0800694b

08005498 <__strtok_r>:
 8005498:	b5f0      	push	{r4, r5, r6, r7, lr}
 800549a:	4604      	mov	r4, r0
 800549c:	b908      	cbnz	r0, 80054a2 <__strtok_r+0xa>
 800549e:	6814      	ldr	r4, [r2, #0]
 80054a0:	b144      	cbz	r4, 80054b4 <__strtok_r+0x1c>
 80054a2:	4620      	mov	r0, r4
 80054a4:	f814 5b01 	ldrb.w	r5, [r4], #1
 80054a8:	460f      	mov	r7, r1
 80054aa:	f817 6b01 	ldrb.w	r6, [r7], #1
 80054ae:	b91e      	cbnz	r6, 80054b8 <__strtok_r+0x20>
 80054b0:	b965      	cbnz	r5, 80054cc <__strtok_r+0x34>
 80054b2:	6015      	str	r5, [r2, #0]
 80054b4:	2000      	movs	r0, #0
 80054b6:	e005      	b.n	80054c4 <__strtok_r+0x2c>
 80054b8:	42b5      	cmp	r5, r6
 80054ba:	d1f6      	bne.n	80054aa <__strtok_r+0x12>
 80054bc:	2b00      	cmp	r3, #0
 80054be:	d1f0      	bne.n	80054a2 <__strtok_r+0xa>
 80054c0:	6014      	str	r4, [r2, #0]
 80054c2:	7003      	strb	r3, [r0, #0]
 80054c4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80054c6:	461c      	mov	r4, r3
 80054c8:	e00c      	b.n	80054e4 <__strtok_r+0x4c>
 80054ca:	b91d      	cbnz	r5, 80054d4 <__strtok_r+0x3c>
 80054cc:	4627      	mov	r7, r4
 80054ce:	f814 3b01 	ldrb.w	r3, [r4], #1
 80054d2:	460e      	mov	r6, r1
 80054d4:	f816 5b01 	ldrb.w	r5, [r6], #1
 80054d8:	42ab      	cmp	r3, r5
 80054da:	d1f6      	bne.n	80054ca <__strtok_r+0x32>
 80054dc:	2b00      	cmp	r3, #0
 80054de:	d0f2      	beq.n	80054c6 <__strtok_r+0x2e>
 80054e0:	2300      	movs	r3, #0
 80054e2:	703b      	strb	r3, [r7, #0]
 80054e4:	6014      	str	r4, [r2, #0]
 80054e6:	e7ed      	b.n	80054c4 <__strtok_r+0x2c>

080054e8 <strstr>:
 80054e8:	780a      	ldrb	r2, [r1, #0]
 80054ea:	b570      	push	{r4, r5, r6, lr}
 80054ec:	b96a      	cbnz	r2, 800550a <strstr+0x22>
 80054ee:	bd70      	pop	{r4, r5, r6, pc}
 80054f0:	429a      	cmp	r2, r3
 80054f2:	d109      	bne.n	8005508 <strstr+0x20>
 80054f4:	460c      	mov	r4, r1
 80054f6:	4605      	mov	r5, r0
 80054f8:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 80054fc:	2b00      	cmp	r3, #0
 80054fe:	d0f6      	beq.n	80054ee <strstr+0x6>
 8005500:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 8005504:	429e      	cmp	r6, r3
 8005506:	d0f7      	beq.n	80054f8 <strstr+0x10>
 8005508:	3001      	adds	r0, #1
 800550a:	7803      	ldrb	r3, [r0, #0]
 800550c:	2b00      	cmp	r3, #0
 800550e:	d1ef      	bne.n	80054f0 <strstr+0x8>
 8005510:	4618      	mov	r0, r3
 8005512:	e7ec      	b.n	80054ee <strstr+0x6>

08005514 <_close_r>:
 8005514:	b538      	push	{r3, r4, r5, lr}
 8005516:	4d06      	ldr	r5, [pc, #24]	@ (8005530 <_close_r+0x1c>)
 8005518:	2300      	movs	r3, #0
 800551a:	4604      	mov	r4, r0
 800551c:	4608      	mov	r0, r1
 800551e:	602b      	str	r3, [r5, #0]
 8005520:	f7fc f9f4 	bl	800190c <_close>
 8005524:	1c43      	adds	r3, r0, #1
 8005526:	d102      	bne.n	800552e <_close_r+0x1a>
 8005528:	682b      	ldr	r3, [r5, #0]
 800552a:	b103      	cbz	r3, 800552e <_close_r+0x1a>
 800552c:	6023      	str	r3, [r4, #0]
 800552e:	bd38      	pop	{r3, r4, r5, pc}
 8005530:	20000c60 	.word	0x20000c60

08005534 <_lseek_r>:
 8005534:	b538      	push	{r3, r4, r5, lr}
 8005536:	4d07      	ldr	r5, [pc, #28]	@ (8005554 <_lseek_r+0x20>)
 8005538:	4604      	mov	r4, r0
 800553a:	4608      	mov	r0, r1
 800553c:	4611      	mov	r1, r2
 800553e:	2200      	movs	r2, #0
 8005540:	602a      	str	r2, [r5, #0]
 8005542:	461a      	mov	r2, r3
 8005544:	f7fc fa09 	bl	800195a <_lseek>
 8005548:	1c43      	adds	r3, r0, #1
 800554a:	d102      	bne.n	8005552 <_lseek_r+0x1e>
 800554c:	682b      	ldr	r3, [r5, #0]
 800554e:	b103      	cbz	r3, 8005552 <_lseek_r+0x1e>
 8005550:	6023      	str	r3, [r4, #0]
 8005552:	bd38      	pop	{r3, r4, r5, pc}
 8005554:	20000c60 	.word	0x20000c60

08005558 <_read_r>:
 8005558:	b538      	push	{r3, r4, r5, lr}
 800555a:	4d07      	ldr	r5, [pc, #28]	@ (8005578 <_read_r+0x20>)
 800555c:	4604      	mov	r4, r0
 800555e:	4608      	mov	r0, r1
 8005560:	4611      	mov	r1, r2
 8005562:	2200      	movs	r2, #0
 8005564:	602a      	str	r2, [r5, #0]
 8005566:	461a      	mov	r2, r3
 8005568:	f7fc f997 	bl	800189a <_read>
 800556c:	1c43      	adds	r3, r0, #1
 800556e:	d102      	bne.n	8005576 <_read_r+0x1e>
 8005570:	682b      	ldr	r3, [r5, #0]
 8005572:	b103      	cbz	r3, 8005576 <_read_r+0x1e>
 8005574:	6023      	str	r3, [r4, #0]
 8005576:	bd38      	pop	{r3, r4, r5, pc}
 8005578:	20000c60 	.word	0x20000c60

0800557c <_write_r>:
 800557c:	b538      	push	{r3, r4, r5, lr}
 800557e:	4d07      	ldr	r5, [pc, #28]	@ (800559c <_write_r+0x20>)
 8005580:	4604      	mov	r4, r0
 8005582:	4608      	mov	r0, r1
 8005584:	4611      	mov	r1, r2
 8005586:	2200      	movs	r2, #0
 8005588:	602a      	str	r2, [r5, #0]
 800558a:	461a      	mov	r2, r3
 800558c:	f7fc f9a2 	bl	80018d4 <_write>
 8005590:	1c43      	adds	r3, r0, #1
 8005592:	d102      	bne.n	800559a <_write_r+0x1e>
 8005594:	682b      	ldr	r3, [r5, #0]
 8005596:	b103      	cbz	r3, 800559a <_write_r+0x1e>
 8005598:	6023      	str	r3, [r4, #0]
 800559a:	bd38      	pop	{r3, r4, r5, pc}
 800559c:	20000c60 	.word	0x20000c60

080055a0 <__errno>:
 80055a0:	4b01      	ldr	r3, [pc, #4]	@ (80055a8 <__errno+0x8>)
 80055a2:	6818      	ldr	r0, [r3, #0]
 80055a4:	4770      	bx	lr
 80055a6:	bf00      	nop
 80055a8:	20000024 	.word	0x20000024

080055ac <__libc_init_array>:
 80055ac:	b570      	push	{r4, r5, r6, lr}
 80055ae:	4d0d      	ldr	r5, [pc, #52]	@ (80055e4 <__libc_init_array+0x38>)
 80055b0:	4c0d      	ldr	r4, [pc, #52]	@ (80055e8 <__libc_init_array+0x3c>)
 80055b2:	1b64      	subs	r4, r4, r5
 80055b4:	10a4      	asrs	r4, r4, #2
 80055b6:	2600      	movs	r6, #0
 80055b8:	42a6      	cmp	r6, r4
 80055ba:	d109      	bne.n	80055d0 <__libc_init_array+0x24>
 80055bc:	4d0b      	ldr	r5, [pc, #44]	@ (80055ec <__libc_init_array+0x40>)
 80055be:	4c0c      	ldr	r4, [pc, #48]	@ (80055f0 <__libc_init_array+0x44>)
 80055c0:	f000 ff98 	bl	80064f4 <_init>
 80055c4:	1b64      	subs	r4, r4, r5
 80055c6:	10a4      	asrs	r4, r4, #2
 80055c8:	2600      	movs	r6, #0
 80055ca:	42a6      	cmp	r6, r4
 80055cc:	d105      	bne.n	80055da <__libc_init_array+0x2e>
 80055ce:	bd70      	pop	{r4, r5, r6, pc}
 80055d0:	f855 3b04 	ldr.w	r3, [r5], #4
 80055d4:	4798      	blx	r3
 80055d6:	3601      	adds	r6, #1
 80055d8:	e7ee      	b.n	80055b8 <__libc_init_array+0xc>
 80055da:	f855 3b04 	ldr.w	r3, [r5], #4
 80055de:	4798      	blx	r3
 80055e0:	3601      	adds	r6, #1
 80055e2:	e7f2      	b.n	80055ca <__libc_init_array+0x1e>
 80055e4:	08006a1c 	.word	0x08006a1c
 80055e8:	08006a1c 	.word	0x08006a1c
 80055ec:	08006a1c 	.word	0x08006a1c
 80055f0:	08006a20 	.word	0x08006a20

080055f4 <__retarget_lock_init_recursive>:
 80055f4:	4770      	bx	lr

080055f6 <__retarget_lock_acquire_recursive>:
 80055f6:	4770      	bx	lr

080055f8 <__retarget_lock_release_recursive>:
 80055f8:	4770      	bx	lr

080055fa <strcpy>:
 80055fa:	4603      	mov	r3, r0
 80055fc:	f811 2b01 	ldrb.w	r2, [r1], #1
 8005600:	f803 2b01 	strb.w	r2, [r3], #1
 8005604:	2a00      	cmp	r2, #0
 8005606:	d1f9      	bne.n	80055fc <strcpy+0x2>
 8005608:	4770      	bx	lr

0800560a <memcpy>:
 800560a:	440a      	add	r2, r1
 800560c:	4291      	cmp	r1, r2
 800560e:	f100 33ff 	add.w	r3, r0, #4294967295
 8005612:	d100      	bne.n	8005616 <memcpy+0xc>
 8005614:	4770      	bx	lr
 8005616:	b510      	push	{r4, lr}
 8005618:	f811 4b01 	ldrb.w	r4, [r1], #1
 800561c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005620:	4291      	cmp	r1, r2
 8005622:	d1f9      	bne.n	8005618 <memcpy+0xe>
 8005624:	bd10      	pop	{r4, pc}
	...

08005628 <__assert_func>:
 8005628:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800562a:	4614      	mov	r4, r2
 800562c:	461a      	mov	r2, r3
 800562e:	4b09      	ldr	r3, [pc, #36]	@ (8005654 <__assert_func+0x2c>)
 8005630:	681b      	ldr	r3, [r3, #0]
 8005632:	4605      	mov	r5, r0
 8005634:	68d8      	ldr	r0, [r3, #12]
 8005636:	b14c      	cbz	r4, 800564c <__assert_func+0x24>
 8005638:	4b07      	ldr	r3, [pc, #28]	@ (8005658 <__assert_func+0x30>)
 800563a:	9100      	str	r1, [sp, #0]
 800563c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8005640:	4906      	ldr	r1, [pc, #24]	@ (800565c <__assert_func+0x34>)
 8005642:	462b      	mov	r3, r5
 8005644:	f000 fde0 	bl	8006208 <fiprintf>
 8005648:	f000 fed2 	bl	80063f0 <abort>
 800564c:	4b04      	ldr	r3, [pc, #16]	@ (8005660 <__assert_func+0x38>)
 800564e:	461c      	mov	r4, r3
 8005650:	e7f3      	b.n	800563a <__assert_func+0x12>
 8005652:	bf00      	nop
 8005654:	20000024 	.word	0x20000024
 8005658:	080069a5 	.word	0x080069a5
 800565c:	080069b2 	.word	0x080069b2
 8005660:	080069e0 	.word	0x080069e0

08005664 <_free_r>:
 8005664:	b538      	push	{r3, r4, r5, lr}
 8005666:	4605      	mov	r5, r0
 8005668:	2900      	cmp	r1, #0
 800566a:	d041      	beq.n	80056f0 <_free_r+0x8c>
 800566c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005670:	1f0c      	subs	r4, r1, #4
 8005672:	2b00      	cmp	r3, #0
 8005674:	bfb8      	it	lt
 8005676:	18e4      	addlt	r4, r4, r3
 8005678:	f000 f8e8 	bl	800584c <__malloc_lock>
 800567c:	4a1d      	ldr	r2, [pc, #116]	@ (80056f4 <_free_r+0x90>)
 800567e:	6813      	ldr	r3, [r2, #0]
 8005680:	b933      	cbnz	r3, 8005690 <_free_r+0x2c>
 8005682:	6063      	str	r3, [r4, #4]
 8005684:	6014      	str	r4, [r2, #0]
 8005686:	4628      	mov	r0, r5
 8005688:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800568c:	f000 b8e4 	b.w	8005858 <__malloc_unlock>
 8005690:	42a3      	cmp	r3, r4
 8005692:	d908      	bls.n	80056a6 <_free_r+0x42>
 8005694:	6820      	ldr	r0, [r4, #0]
 8005696:	1821      	adds	r1, r4, r0
 8005698:	428b      	cmp	r3, r1
 800569a:	bf01      	itttt	eq
 800569c:	6819      	ldreq	r1, [r3, #0]
 800569e:	685b      	ldreq	r3, [r3, #4]
 80056a0:	1809      	addeq	r1, r1, r0
 80056a2:	6021      	streq	r1, [r4, #0]
 80056a4:	e7ed      	b.n	8005682 <_free_r+0x1e>
 80056a6:	461a      	mov	r2, r3
 80056a8:	685b      	ldr	r3, [r3, #4]
 80056aa:	b10b      	cbz	r3, 80056b0 <_free_r+0x4c>
 80056ac:	42a3      	cmp	r3, r4
 80056ae:	d9fa      	bls.n	80056a6 <_free_r+0x42>
 80056b0:	6811      	ldr	r1, [r2, #0]
 80056b2:	1850      	adds	r0, r2, r1
 80056b4:	42a0      	cmp	r0, r4
 80056b6:	d10b      	bne.n	80056d0 <_free_r+0x6c>
 80056b8:	6820      	ldr	r0, [r4, #0]
 80056ba:	4401      	add	r1, r0
 80056bc:	1850      	adds	r0, r2, r1
 80056be:	4283      	cmp	r3, r0
 80056c0:	6011      	str	r1, [r2, #0]
 80056c2:	d1e0      	bne.n	8005686 <_free_r+0x22>
 80056c4:	6818      	ldr	r0, [r3, #0]
 80056c6:	685b      	ldr	r3, [r3, #4]
 80056c8:	6053      	str	r3, [r2, #4]
 80056ca:	4408      	add	r0, r1
 80056cc:	6010      	str	r0, [r2, #0]
 80056ce:	e7da      	b.n	8005686 <_free_r+0x22>
 80056d0:	d902      	bls.n	80056d8 <_free_r+0x74>
 80056d2:	230c      	movs	r3, #12
 80056d4:	602b      	str	r3, [r5, #0]
 80056d6:	e7d6      	b.n	8005686 <_free_r+0x22>
 80056d8:	6820      	ldr	r0, [r4, #0]
 80056da:	1821      	adds	r1, r4, r0
 80056dc:	428b      	cmp	r3, r1
 80056de:	bf04      	itt	eq
 80056e0:	6819      	ldreq	r1, [r3, #0]
 80056e2:	685b      	ldreq	r3, [r3, #4]
 80056e4:	6063      	str	r3, [r4, #4]
 80056e6:	bf04      	itt	eq
 80056e8:	1809      	addeq	r1, r1, r0
 80056ea:	6021      	streq	r1, [r4, #0]
 80056ec:	6054      	str	r4, [r2, #4]
 80056ee:	e7ca      	b.n	8005686 <_free_r+0x22>
 80056f0:	bd38      	pop	{r3, r4, r5, pc}
 80056f2:	bf00      	nop
 80056f4:	20000c6c 	.word	0x20000c6c

080056f8 <malloc>:
 80056f8:	4b02      	ldr	r3, [pc, #8]	@ (8005704 <malloc+0xc>)
 80056fa:	4601      	mov	r1, r0
 80056fc:	6818      	ldr	r0, [r3, #0]
 80056fe:	f000 b825 	b.w	800574c <_malloc_r>
 8005702:	bf00      	nop
 8005704:	20000024 	.word	0x20000024

08005708 <sbrk_aligned>:
 8005708:	b570      	push	{r4, r5, r6, lr}
 800570a:	4e0f      	ldr	r6, [pc, #60]	@ (8005748 <sbrk_aligned+0x40>)
 800570c:	460c      	mov	r4, r1
 800570e:	6831      	ldr	r1, [r6, #0]
 8005710:	4605      	mov	r5, r0
 8005712:	b911      	cbnz	r1, 800571a <sbrk_aligned+0x12>
 8005714:	f000 fe5c 	bl	80063d0 <_sbrk_r>
 8005718:	6030      	str	r0, [r6, #0]
 800571a:	4621      	mov	r1, r4
 800571c:	4628      	mov	r0, r5
 800571e:	f000 fe57 	bl	80063d0 <_sbrk_r>
 8005722:	1c43      	adds	r3, r0, #1
 8005724:	d103      	bne.n	800572e <sbrk_aligned+0x26>
 8005726:	f04f 34ff 	mov.w	r4, #4294967295
 800572a:	4620      	mov	r0, r4
 800572c:	bd70      	pop	{r4, r5, r6, pc}
 800572e:	1cc4      	adds	r4, r0, #3
 8005730:	f024 0403 	bic.w	r4, r4, #3
 8005734:	42a0      	cmp	r0, r4
 8005736:	d0f8      	beq.n	800572a <sbrk_aligned+0x22>
 8005738:	1a21      	subs	r1, r4, r0
 800573a:	4628      	mov	r0, r5
 800573c:	f000 fe48 	bl	80063d0 <_sbrk_r>
 8005740:	3001      	adds	r0, #1
 8005742:	d1f2      	bne.n	800572a <sbrk_aligned+0x22>
 8005744:	e7ef      	b.n	8005726 <sbrk_aligned+0x1e>
 8005746:	bf00      	nop
 8005748:	20000c68 	.word	0x20000c68

0800574c <_malloc_r>:
 800574c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005750:	1ccd      	adds	r5, r1, #3
 8005752:	f025 0503 	bic.w	r5, r5, #3
 8005756:	3508      	adds	r5, #8
 8005758:	2d0c      	cmp	r5, #12
 800575a:	bf38      	it	cc
 800575c:	250c      	movcc	r5, #12
 800575e:	2d00      	cmp	r5, #0
 8005760:	4606      	mov	r6, r0
 8005762:	db01      	blt.n	8005768 <_malloc_r+0x1c>
 8005764:	42a9      	cmp	r1, r5
 8005766:	d904      	bls.n	8005772 <_malloc_r+0x26>
 8005768:	230c      	movs	r3, #12
 800576a:	6033      	str	r3, [r6, #0]
 800576c:	2000      	movs	r0, #0
 800576e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005772:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8005848 <_malloc_r+0xfc>
 8005776:	f000 f869 	bl	800584c <__malloc_lock>
 800577a:	f8d8 3000 	ldr.w	r3, [r8]
 800577e:	461c      	mov	r4, r3
 8005780:	bb44      	cbnz	r4, 80057d4 <_malloc_r+0x88>
 8005782:	4629      	mov	r1, r5
 8005784:	4630      	mov	r0, r6
 8005786:	f7ff ffbf 	bl	8005708 <sbrk_aligned>
 800578a:	1c43      	adds	r3, r0, #1
 800578c:	4604      	mov	r4, r0
 800578e:	d158      	bne.n	8005842 <_malloc_r+0xf6>
 8005790:	f8d8 4000 	ldr.w	r4, [r8]
 8005794:	4627      	mov	r7, r4
 8005796:	2f00      	cmp	r7, #0
 8005798:	d143      	bne.n	8005822 <_malloc_r+0xd6>
 800579a:	2c00      	cmp	r4, #0
 800579c:	d04b      	beq.n	8005836 <_malloc_r+0xea>
 800579e:	6823      	ldr	r3, [r4, #0]
 80057a0:	4639      	mov	r1, r7
 80057a2:	4630      	mov	r0, r6
 80057a4:	eb04 0903 	add.w	r9, r4, r3
 80057a8:	f000 fe12 	bl	80063d0 <_sbrk_r>
 80057ac:	4581      	cmp	r9, r0
 80057ae:	d142      	bne.n	8005836 <_malloc_r+0xea>
 80057b0:	6821      	ldr	r1, [r4, #0]
 80057b2:	1a6d      	subs	r5, r5, r1
 80057b4:	4629      	mov	r1, r5
 80057b6:	4630      	mov	r0, r6
 80057b8:	f7ff ffa6 	bl	8005708 <sbrk_aligned>
 80057bc:	3001      	adds	r0, #1
 80057be:	d03a      	beq.n	8005836 <_malloc_r+0xea>
 80057c0:	6823      	ldr	r3, [r4, #0]
 80057c2:	442b      	add	r3, r5
 80057c4:	6023      	str	r3, [r4, #0]
 80057c6:	f8d8 3000 	ldr.w	r3, [r8]
 80057ca:	685a      	ldr	r2, [r3, #4]
 80057cc:	bb62      	cbnz	r2, 8005828 <_malloc_r+0xdc>
 80057ce:	f8c8 7000 	str.w	r7, [r8]
 80057d2:	e00f      	b.n	80057f4 <_malloc_r+0xa8>
 80057d4:	6822      	ldr	r2, [r4, #0]
 80057d6:	1b52      	subs	r2, r2, r5
 80057d8:	d420      	bmi.n	800581c <_malloc_r+0xd0>
 80057da:	2a0b      	cmp	r2, #11
 80057dc:	d917      	bls.n	800580e <_malloc_r+0xc2>
 80057de:	1961      	adds	r1, r4, r5
 80057e0:	42a3      	cmp	r3, r4
 80057e2:	6025      	str	r5, [r4, #0]
 80057e4:	bf18      	it	ne
 80057e6:	6059      	strne	r1, [r3, #4]
 80057e8:	6863      	ldr	r3, [r4, #4]
 80057ea:	bf08      	it	eq
 80057ec:	f8c8 1000 	streq.w	r1, [r8]
 80057f0:	5162      	str	r2, [r4, r5]
 80057f2:	604b      	str	r3, [r1, #4]
 80057f4:	4630      	mov	r0, r6
 80057f6:	f000 f82f 	bl	8005858 <__malloc_unlock>
 80057fa:	f104 000b 	add.w	r0, r4, #11
 80057fe:	1d23      	adds	r3, r4, #4
 8005800:	f020 0007 	bic.w	r0, r0, #7
 8005804:	1ac2      	subs	r2, r0, r3
 8005806:	bf1c      	itt	ne
 8005808:	1a1b      	subne	r3, r3, r0
 800580a:	50a3      	strne	r3, [r4, r2]
 800580c:	e7af      	b.n	800576e <_malloc_r+0x22>
 800580e:	6862      	ldr	r2, [r4, #4]
 8005810:	42a3      	cmp	r3, r4
 8005812:	bf0c      	ite	eq
 8005814:	f8c8 2000 	streq.w	r2, [r8]
 8005818:	605a      	strne	r2, [r3, #4]
 800581a:	e7eb      	b.n	80057f4 <_malloc_r+0xa8>
 800581c:	4623      	mov	r3, r4
 800581e:	6864      	ldr	r4, [r4, #4]
 8005820:	e7ae      	b.n	8005780 <_malloc_r+0x34>
 8005822:	463c      	mov	r4, r7
 8005824:	687f      	ldr	r7, [r7, #4]
 8005826:	e7b6      	b.n	8005796 <_malloc_r+0x4a>
 8005828:	461a      	mov	r2, r3
 800582a:	685b      	ldr	r3, [r3, #4]
 800582c:	42a3      	cmp	r3, r4
 800582e:	d1fb      	bne.n	8005828 <_malloc_r+0xdc>
 8005830:	2300      	movs	r3, #0
 8005832:	6053      	str	r3, [r2, #4]
 8005834:	e7de      	b.n	80057f4 <_malloc_r+0xa8>
 8005836:	230c      	movs	r3, #12
 8005838:	6033      	str	r3, [r6, #0]
 800583a:	4630      	mov	r0, r6
 800583c:	f000 f80c 	bl	8005858 <__malloc_unlock>
 8005840:	e794      	b.n	800576c <_malloc_r+0x20>
 8005842:	6005      	str	r5, [r0, #0]
 8005844:	e7d6      	b.n	80057f4 <_malloc_r+0xa8>
 8005846:	bf00      	nop
 8005848:	20000c6c 	.word	0x20000c6c

0800584c <__malloc_lock>:
 800584c:	4801      	ldr	r0, [pc, #4]	@ (8005854 <__malloc_lock+0x8>)
 800584e:	f7ff bed2 	b.w	80055f6 <__retarget_lock_acquire_recursive>
 8005852:	bf00      	nop
 8005854:	20000c64 	.word	0x20000c64

08005858 <__malloc_unlock>:
 8005858:	4801      	ldr	r0, [pc, #4]	@ (8005860 <__malloc_unlock+0x8>)
 800585a:	f7ff becd 	b.w	80055f8 <__retarget_lock_release_recursive>
 800585e:	bf00      	nop
 8005860:	20000c64 	.word	0x20000c64

08005864 <__ssputs_r>:
 8005864:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005868:	688e      	ldr	r6, [r1, #8]
 800586a:	461f      	mov	r7, r3
 800586c:	42be      	cmp	r6, r7
 800586e:	680b      	ldr	r3, [r1, #0]
 8005870:	4682      	mov	sl, r0
 8005872:	460c      	mov	r4, r1
 8005874:	4690      	mov	r8, r2
 8005876:	d82d      	bhi.n	80058d4 <__ssputs_r+0x70>
 8005878:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800587c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8005880:	d026      	beq.n	80058d0 <__ssputs_r+0x6c>
 8005882:	6965      	ldr	r5, [r4, #20]
 8005884:	6909      	ldr	r1, [r1, #16]
 8005886:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800588a:	eba3 0901 	sub.w	r9, r3, r1
 800588e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8005892:	1c7b      	adds	r3, r7, #1
 8005894:	444b      	add	r3, r9
 8005896:	106d      	asrs	r5, r5, #1
 8005898:	429d      	cmp	r5, r3
 800589a:	bf38      	it	cc
 800589c:	461d      	movcc	r5, r3
 800589e:	0553      	lsls	r3, r2, #21
 80058a0:	d527      	bpl.n	80058f2 <__ssputs_r+0x8e>
 80058a2:	4629      	mov	r1, r5
 80058a4:	f7ff ff52 	bl	800574c <_malloc_r>
 80058a8:	4606      	mov	r6, r0
 80058aa:	b360      	cbz	r0, 8005906 <__ssputs_r+0xa2>
 80058ac:	6921      	ldr	r1, [r4, #16]
 80058ae:	464a      	mov	r2, r9
 80058b0:	f7ff feab 	bl	800560a <memcpy>
 80058b4:	89a3      	ldrh	r3, [r4, #12]
 80058b6:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80058ba:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80058be:	81a3      	strh	r3, [r4, #12]
 80058c0:	6126      	str	r6, [r4, #16]
 80058c2:	6165      	str	r5, [r4, #20]
 80058c4:	444e      	add	r6, r9
 80058c6:	eba5 0509 	sub.w	r5, r5, r9
 80058ca:	6026      	str	r6, [r4, #0]
 80058cc:	60a5      	str	r5, [r4, #8]
 80058ce:	463e      	mov	r6, r7
 80058d0:	42be      	cmp	r6, r7
 80058d2:	d900      	bls.n	80058d6 <__ssputs_r+0x72>
 80058d4:	463e      	mov	r6, r7
 80058d6:	6820      	ldr	r0, [r4, #0]
 80058d8:	4632      	mov	r2, r6
 80058da:	4641      	mov	r1, r8
 80058dc:	f000 fd3c 	bl	8006358 <memmove>
 80058e0:	68a3      	ldr	r3, [r4, #8]
 80058e2:	1b9b      	subs	r3, r3, r6
 80058e4:	60a3      	str	r3, [r4, #8]
 80058e6:	6823      	ldr	r3, [r4, #0]
 80058e8:	4433      	add	r3, r6
 80058ea:	6023      	str	r3, [r4, #0]
 80058ec:	2000      	movs	r0, #0
 80058ee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80058f2:	462a      	mov	r2, r5
 80058f4:	f000 fd83 	bl	80063fe <_realloc_r>
 80058f8:	4606      	mov	r6, r0
 80058fa:	2800      	cmp	r0, #0
 80058fc:	d1e0      	bne.n	80058c0 <__ssputs_r+0x5c>
 80058fe:	6921      	ldr	r1, [r4, #16]
 8005900:	4650      	mov	r0, sl
 8005902:	f7ff feaf 	bl	8005664 <_free_r>
 8005906:	230c      	movs	r3, #12
 8005908:	f8ca 3000 	str.w	r3, [sl]
 800590c:	89a3      	ldrh	r3, [r4, #12]
 800590e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005912:	81a3      	strh	r3, [r4, #12]
 8005914:	f04f 30ff 	mov.w	r0, #4294967295
 8005918:	e7e9      	b.n	80058ee <__ssputs_r+0x8a>
	...

0800591c <_svfiprintf_r>:
 800591c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005920:	4698      	mov	r8, r3
 8005922:	898b      	ldrh	r3, [r1, #12]
 8005924:	061b      	lsls	r3, r3, #24
 8005926:	b09d      	sub	sp, #116	@ 0x74
 8005928:	4607      	mov	r7, r0
 800592a:	460d      	mov	r5, r1
 800592c:	4614      	mov	r4, r2
 800592e:	d510      	bpl.n	8005952 <_svfiprintf_r+0x36>
 8005930:	690b      	ldr	r3, [r1, #16]
 8005932:	b973      	cbnz	r3, 8005952 <_svfiprintf_r+0x36>
 8005934:	2140      	movs	r1, #64	@ 0x40
 8005936:	f7ff ff09 	bl	800574c <_malloc_r>
 800593a:	6028      	str	r0, [r5, #0]
 800593c:	6128      	str	r0, [r5, #16]
 800593e:	b930      	cbnz	r0, 800594e <_svfiprintf_r+0x32>
 8005940:	230c      	movs	r3, #12
 8005942:	603b      	str	r3, [r7, #0]
 8005944:	f04f 30ff 	mov.w	r0, #4294967295
 8005948:	b01d      	add	sp, #116	@ 0x74
 800594a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800594e:	2340      	movs	r3, #64	@ 0x40
 8005950:	616b      	str	r3, [r5, #20]
 8005952:	2300      	movs	r3, #0
 8005954:	9309      	str	r3, [sp, #36]	@ 0x24
 8005956:	2320      	movs	r3, #32
 8005958:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800595c:	f8cd 800c 	str.w	r8, [sp, #12]
 8005960:	2330      	movs	r3, #48	@ 0x30
 8005962:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8005b00 <_svfiprintf_r+0x1e4>
 8005966:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800596a:	f04f 0901 	mov.w	r9, #1
 800596e:	4623      	mov	r3, r4
 8005970:	469a      	mov	sl, r3
 8005972:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005976:	b10a      	cbz	r2, 800597c <_svfiprintf_r+0x60>
 8005978:	2a25      	cmp	r2, #37	@ 0x25
 800597a:	d1f9      	bne.n	8005970 <_svfiprintf_r+0x54>
 800597c:	ebba 0b04 	subs.w	fp, sl, r4
 8005980:	d00b      	beq.n	800599a <_svfiprintf_r+0x7e>
 8005982:	465b      	mov	r3, fp
 8005984:	4622      	mov	r2, r4
 8005986:	4629      	mov	r1, r5
 8005988:	4638      	mov	r0, r7
 800598a:	f7ff ff6b 	bl	8005864 <__ssputs_r>
 800598e:	3001      	adds	r0, #1
 8005990:	f000 80a7 	beq.w	8005ae2 <_svfiprintf_r+0x1c6>
 8005994:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005996:	445a      	add	r2, fp
 8005998:	9209      	str	r2, [sp, #36]	@ 0x24
 800599a:	f89a 3000 	ldrb.w	r3, [sl]
 800599e:	2b00      	cmp	r3, #0
 80059a0:	f000 809f 	beq.w	8005ae2 <_svfiprintf_r+0x1c6>
 80059a4:	2300      	movs	r3, #0
 80059a6:	f04f 32ff 	mov.w	r2, #4294967295
 80059aa:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80059ae:	f10a 0a01 	add.w	sl, sl, #1
 80059b2:	9304      	str	r3, [sp, #16]
 80059b4:	9307      	str	r3, [sp, #28]
 80059b6:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80059ba:	931a      	str	r3, [sp, #104]	@ 0x68
 80059bc:	4654      	mov	r4, sl
 80059be:	2205      	movs	r2, #5
 80059c0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80059c4:	484e      	ldr	r0, [pc, #312]	@ (8005b00 <_svfiprintf_r+0x1e4>)
 80059c6:	f7fa fc23 	bl	8000210 <memchr>
 80059ca:	9a04      	ldr	r2, [sp, #16]
 80059cc:	b9d8      	cbnz	r0, 8005a06 <_svfiprintf_r+0xea>
 80059ce:	06d0      	lsls	r0, r2, #27
 80059d0:	bf44      	itt	mi
 80059d2:	2320      	movmi	r3, #32
 80059d4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80059d8:	0711      	lsls	r1, r2, #28
 80059da:	bf44      	itt	mi
 80059dc:	232b      	movmi	r3, #43	@ 0x2b
 80059de:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80059e2:	f89a 3000 	ldrb.w	r3, [sl]
 80059e6:	2b2a      	cmp	r3, #42	@ 0x2a
 80059e8:	d015      	beq.n	8005a16 <_svfiprintf_r+0xfa>
 80059ea:	9a07      	ldr	r2, [sp, #28]
 80059ec:	4654      	mov	r4, sl
 80059ee:	2000      	movs	r0, #0
 80059f0:	f04f 0c0a 	mov.w	ip, #10
 80059f4:	4621      	mov	r1, r4
 80059f6:	f811 3b01 	ldrb.w	r3, [r1], #1
 80059fa:	3b30      	subs	r3, #48	@ 0x30
 80059fc:	2b09      	cmp	r3, #9
 80059fe:	d94b      	bls.n	8005a98 <_svfiprintf_r+0x17c>
 8005a00:	b1b0      	cbz	r0, 8005a30 <_svfiprintf_r+0x114>
 8005a02:	9207      	str	r2, [sp, #28]
 8005a04:	e014      	b.n	8005a30 <_svfiprintf_r+0x114>
 8005a06:	eba0 0308 	sub.w	r3, r0, r8
 8005a0a:	fa09 f303 	lsl.w	r3, r9, r3
 8005a0e:	4313      	orrs	r3, r2
 8005a10:	9304      	str	r3, [sp, #16]
 8005a12:	46a2      	mov	sl, r4
 8005a14:	e7d2      	b.n	80059bc <_svfiprintf_r+0xa0>
 8005a16:	9b03      	ldr	r3, [sp, #12]
 8005a18:	1d19      	adds	r1, r3, #4
 8005a1a:	681b      	ldr	r3, [r3, #0]
 8005a1c:	9103      	str	r1, [sp, #12]
 8005a1e:	2b00      	cmp	r3, #0
 8005a20:	bfbb      	ittet	lt
 8005a22:	425b      	neglt	r3, r3
 8005a24:	f042 0202 	orrlt.w	r2, r2, #2
 8005a28:	9307      	strge	r3, [sp, #28]
 8005a2a:	9307      	strlt	r3, [sp, #28]
 8005a2c:	bfb8      	it	lt
 8005a2e:	9204      	strlt	r2, [sp, #16]
 8005a30:	7823      	ldrb	r3, [r4, #0]
 8005a32:	2b2e      	cmp	r3, #46	@ 0x2e
 8005a34:	d10a      	bne.n	8005a4c <_svfiprintf_r+0x130>
 8005a36:	7863      	ldrb	r3, [r4, #1]
 8005a38:	2b2a      	cmp	r3, #42	@ 0x2a
 8005a3a:	d132      	bne.n	8005aa2 <_svfiprintf_r+0x186>
 8005a3c:	9b03      	ldr	r3, [sp, #12]
 8005a3e:	1d1a      	adds	r2, r3, #4
 8005a40:	681b      	ldr	r3, [r3, #0]
 8005a42:	9203      	str	r2, [sp, #12]
 8005a44:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8005a48:	3402      	adds	r4, #2
 8005a4a:	9305      	str	r3, [sp, #20]
 8005a4c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8005b10 <_svfiprintf_r+0x1f4>
 8005a50:	7821      	ldrb	r1, [r4, #0]
 8005a52:	2203      	movs	r2, #3
 8005a54:	4650      	mov	r0, sl
 8005a56:	f7fa fbdb 	bl	8000210 <memchr>
 8005a5a:	b138      	cbz	r0, 8005a6c <_svfiprintf_r+0x150>
 8005a5c:	9b04      	ldr	r3, [sp, #16]
 8005a5e:	eba0 000a 	sub.w	r0, r0, sl
 8005a62:	2240      	movs	r2, #64	@ 0x40
 8005a64:	4082      	lsls	r2, r0
 8005a66:	4313      	orrs	r3, r2
 8005a68:	3401      	adds	r4, #1
 8005a6a:	9304      	str	r3, [sp, #16]
 8005a6c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005a70:	4824      	ldr	r0, [pc, #144]	@ (8005b04 <_svfiprintf_r+0x1e8>)
 8005a72:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8005a76:	2206      	movs	r2, #6
 8005a78:	f7fa fbca 	bl	8000210 <memchr>
 8005a7c:	2800      	cmp	r0, #0
 8005a7e:	d036      	beq.n	8005aee <_svfiprintf_r+0x1d2>
 8005a80:	4b21      	ldr	r3, [pc, #132]	@ (8005b08 <_svfiprintf_r+0x1ec>)
 8005a82:	bb1b      	cbnz	r3, 8005acc <_svfiprintf_r+0x1b0>
 8005a84:	9b03      	ldr	r3, [sp, #12]
 8005a86:	3307      	adds	r3, #7
 8005a88:	f023 0307 	bic.w	r3, r3, #7
 8005a8c:	3308      	adds	r3, #8
 8005a8e:	9303      	str	r3, [sp, #12]
 8005a90:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005a92:	4433      	add	r3, r6
 8005a94:	9309      	str	r3, [sp, #36]	@ 0x24
 8005a96:	e76a      	b.n	800596e <_svfiprintf_r+0x52>
 8005a98:	fb0c 3202 	mla	r2, ip, r2, r3
 8005a9c:	460c      	mov	r4, r1
 8005a9e:	2001      	movs	r0, #1
 8005aa0:	e7a8      	b.n	80059f4 <_svfiprintf_r+0xd8>
 8005aa2:	2300      	movs	r3, #0
 8005aa4:	3401      	adds	r4, #1
 8005aa6:	9305      	str	r3, [sp, #20]
 8005aa8:	4619      	mov	r1, r3
 8005aaa:	f04f 0c0a 	mov.w	ip, #10
 8005aae:	4620      	mov	r0, r4
 8005ab0:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005ab4:	3a30      	subs	r2, #48	@ 0x30
 8005ab6:	2a09      	cmp	r2, #9
 8005ab8:	d903      	bls.n	8005ac2 <_svfiprintf_r+0x1a6>
 8005aba:	2b00      	cmp	r3, #0
 8005abc:	d0c6      	beq.n	8005a4c <_svfiprintf_r+0x130>
 8005abe:	9105      	str	r1, [sp, #20]
 8005ac0:	e7c4      	b.n	8005a4c <_svfiprintf_r+0x130>
 8005ac2:	fb0c 2101 	mla	r1, ip, r1, r2
 8005ac6:	4604      	mov	r4, r0
 8005ac8:	2301      	movs	r3, #1
 8005aca:	e7f0      	b.n	8005aae <_svfiprintf_r+0x192>
 8005acc:	ab03      	add	r3, sp, #12
 8005ace:	9300      	str	r3, [sp, #0]
 8005ad0:	462a      	mov	r2, r5
 8005ad2:	4b0e      	ldr	r3, [pc, #56]	@ (8005b0c <_svfiprintf_r+0x1f0>)
 8005ad4:	a904      	add	r1, sp, #16
 8005ad6:	4638      	mov	r0, r7
 8005ad8:	f3af 8000 	nop.w
 8005adc:	1c42      	adds	r2, r0, #1
 8005ade:	4606      	mov	r6, r0
 8005ae0:	d1d6      	bne.n	8005a90 <_svfiprintf_r+0x174>
 8005ae2:	89ab      	ldrh	r3, [r5, #12]
 8005ae4:	065b      	lsls	r3, r3, #25
 8005ae6:	f53f af2d 	bmi.w	8005944 <_svfiprintf_r+0x28>
 8005aea:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8005aec:	e72c      	b.n	8005948 <_svfiprintf_r+0x2c>
 8005aee:	ab03      	add	r3, sp, #12
 8005af0:	9300      	str	r3, [sp, #0]
 8005af2:	462a      	mov	r2, r5
 8005af4:	4b05      	ldr	r3, [pc, #20]	@ (8005b0c <_svfiprintf_r+0x1f0>)
 8005af6:	a904      	add	r1, sp, #16
 8005af8:	4638      	mov	r0, r7
 8005afa:	f000 f9bb 	bl	8005e74 <_printf_i>
 8005afe:	e7ed      	b.n	8005adc <_svfiprintf_r+0x1c0>
 8005b00:	080069e1 	.word	0x080069e1
 8005b04:	080069eb 	.word	0x080069eb
 8005b08:	00000000 	.word	0x00000000
 8005b0c:	08005865 	.word	0x08005865
 8005b10:	080069e7 	.word	0x080069e7

08005b14 <__sfputc_r>:
 8005b14:	6893      	ldr	r3, [r2, #8]
 8005b16:	3b01      	subs	r3, #1
 8005b18:	2b00      	cmp	r3, #0
 8005b1a:	b410      	push	{r4}
 8005b1c:	6093      	str	r3, [r2, #8]
 8005b1e:	da08      	bge.n	8005b32 <__sfputc_r+0x1e>
 8005b20:	6994      	ldr	r4, [r2, #24]
 8005b22:	42a3      	cmp	r3, r4
 8005b24:	db01      	blt.n	8005b2a <__sfputc_r+0x16>
 8005b26:	290a      	cmp	r1, #10
 8005b28:	d103      	bne.n	8005b32 <__sfputc_r+0x1e>
 8005b2a:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005b2e:	f7ff bbc2 	b.w	80052b6 <__swbuf_r>
 8005b32:	6813      	ldr	r3, [r2, #0]
 8005b34:	1c58      	adds	r0, r3, #1
 8005b36:	6010      	str	r0, [r2, #0]
 8005b38:	7019      	strb	r1, [r3, #0]
 8005b3a:	4608      	mov	r0, r1
 8005b3c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005b40:	4770      	bx	lr

08005b42 <__sfputs_r>:
 8005b42:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005b44:	4606      	mov	r6, r0
 8005b46:	460f      	mov	r7, r1
 8005b48:	4614      	mov	r4, r2
 8005b4a:	18d5      	adds	r5, r2, r3
 8005b4c:	42ac      	cmp	r4, r5
 8005b4e:	d101      	bne.n	8005b54 <__sfputs_r+0x12>
 8005b50:	2000      	movs	r0, #0
 8005b52:	e007      	b.n	8005b64 <__sfputs_r+0x22>
 8005b54:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005b58:	463a      	mov	r2, r7
 8005b5a:	4630      	mov	r0, r6
 8005b5c:	f7ff ffda 	bl	8005b14 <__sfputc_r>
 8005b60:	1c43      	adds	r3, r0, #1
 8005b62:	d1f3      	bne.n	8005b4c <__sfputs_r+0xa>
 8005b64:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08005b68 <_vfiprintf_r>:
 8005b68:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005b6c:	460d      	mov	r5, r1
 8005b6e:	b09d      	sub	sp, #116	@ 0x74
 8005b70:	4614      	mov	r4, r2
 8005b72:	4698      	mov	r8, r3
 8005b74:	4606      	mov	r6, r0
 8005b76:	b118      	cbz	r0, 8005b80 <_vfiprintf_r+0x18>
 8005b78:	6a03      	ldr	r3, [r0, #32]
 8005b7a:	b90b      	cbnz	r3, 8005b80 <_vfiprintf_r+0x18>
 8005b7c:	f7ff fa88 	bl	8005090 <__sinit>
 8005b80:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8005b82:	07d9      	lsls	r1, r3, #31
 8005b84:	d405      	bmi.n	8005b92 <_vfiprintf_r+0x2a>
 8005b86:	89ab      	ldrh	r3, [r5, #12]
 8005b88:	059a      	lsls	r2, r3, #22
 8005b8a:	d402      	bmi.n	8005b92 <_vfiprintf_r+0x2a>
 8005b8c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8005b8e:	f7ff fd32 	bl	80055f6 <__retarget_lock_acquire_recursive>
 8005b92:	89ab      	ldrh	r3, [r5, #12]
 8005b94:	071b      	lsls	r3, r3, #28
 8005b96:	d501      	bpl.n	8005b9c <_vfiprintf_r+0x34>
 8005b98:	692b      	ldr	r3, [r5, #16]
 8005b9a:	b99b      	cbnz	r3, 8005bc4 <_vfiprintf_r+0x5c>
 8005b9c:	4629      	mov	r1, r5
 8005b9e:	4630      	mov	r0, r6
 8005ba0:	f7ff fbc8 	bl	8005334 <__swsetup_r>
 8005ba4:	b170      	cbz	r0, 8005bc4 <_vfiprintf_r+0x5c>
 8005ba6:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8005ba8:	07dc      	lsls	r4, r3, #31
 8005baa:	d504      	bpl.n	8005bb6 <_vfiprintf_r+0x4e>
 8005bac:	f04f 30ff 	mov.w	r0, #4294967295
 8005bb0:	b01d      	add	sp, #116	@ 0x74
 8005bb2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005bb6:	89ab      	ldrh	r3, [r5, #12]
 8005bb8:	0598      	lsls	r0, r3, #22
 8005bba:	d4f7      	bmi.n	8005bac <_vfiprintf_r+0x44>
 8005bbc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8005bbe:	f7ff fd1b 	bl	80055f8 <__retarget_lock_release_recursive>
 8005bc2:	e7f3      	b.n	8005bac <_vfiprintf_r+0x44>
 8005bc4:	2300      	movs	r3, #0
 8005bc6:	9309      	str	r3, [sp, #36]	@ 0x24
 8005bc8:	2320      	movs	r3, #32
 8005bca:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8005bce:	f8cd 800c 	str.w	r8, [sp, #12]
 8005bd2:	2330      	movs	r3, #48	@ 0x30
 8005bd4:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8005d84 <_vfiprintf_r+0x21c>
 8005bd8:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8005bdc:	f04f 0901 	mov.w	r9, #1
 8005be0:	4623      	mov	r3, r4
 8005be2:	469a      	mov	sl, r3
 8005be4:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005be8:	b10a      	cbz	r2, 8005bee <_vfiprintf_r+0x86>
 8005bea:	2a25      	cmp	r2, #37	@ 0x25
 8005bec:	d1f9      	bne.n	8005be2 <_vfiprintf_r+0x7a>
 8005bee:	ebba 0b04 	subs.w	fp, sl, r4
 8005bf2:	d00b      	beq.n	8005c0c <_vfiprintf_r+0xa4>
 8005bf4:	465b      	mov	r3, fp
 8005bf6:	4622      	mov	r2, r4
 8005bf8:	4629      	mov	r1, r5
 8005bfa:	4630      	mov	r0, r6
 8005bfc:	f7ff ffa1 	bl	8005b42 <__sfputs_r>
 8005c00:	3001      	adds	r0, #1
 8005c02:	f000 80a7 	beq.w	8005d54 <_vfiprintf_r+0x1ec>
 8005c06:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005c08:	445a      	add	r2, fp
 8005c0a:	9209      	str	r2, [sp, #36]	@ 0x24
 8005c0c:	f89a 3000 	ldrb.w	r3, [sl]
 8005c10:	2b00      	cmp	r3, #0
 8005c12:	f000 809f 	beq.w	8005d54 <_vfiprintf_r+0x1ec>
 8005c16:	2300      	movs	r3, #0
 8005c18:	f04f 32ff 	mov.w	r2, #4294967295
 8005c1c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005c20:	f10a 0a01 	add.w	sl, sl, #1
 8005c24:	9304      	str	r3, [sp, #16]
 8005c26:	9307      	str	r3, [sp, #28]
 8005c28:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8005c2c:	931a      	str	r3, [sp, #104]	@ 0x68
 8005c2e:	4654      	mov	r4, sl
 8005c30:	2205      	movs	r2, #5
 8005c32:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005c36:	4853      	ldr	r0, [pc, #332]	@ (8005d84 <_vfiprintf_r+0x21c>)
 8005c38:	f7fa faea 	bl	8000210 <memchr>
 8005c3c:	9a04      	ldr	r2, [sp, #16]
 8005c3e:	b9d8      	cbnz	r0, 8005c78 <_vfiprintf_r+0x110>
 8005c40:	06d1      	lsls	r1, r2, #27
 8005c42:	bf44      	itt	mi
 8005c44:	2320      	movmi	r3, #32
 8005c46:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8005c4a:	0713      	lsls	r3, r2, #28
 8005c4c:	bf44      	itt	mi
 8005c4e:	232b      	movmi	r3, #43	@ 0x2b
 8005c50:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8005c54:	f89a 3000 	ldrb.w	r3, [sl]
 8005c58:	2b2a      	cmp	r3, #42	@ 0x2a
 8005c5a:	d015      	beq.n	8005c88 <_vfiprintf_r+0x120>
 8005c5c:	9a07      	ldr	r2, [sp, #28]
 8005c5e:	4654      	mov	r4, sl
 8005c60:	2000      	movs	r0, #0
 8005c62:	f04f 0c0a 	mov.w	ip, #10
 8005c66:	4621      	mov	r1, r4
 8005c68:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005c6c:	3b30      	subs	r3, #48	@ 0x30
 8005c6e:	2b09      	cmp	r3, #9
 8005c70:	d94b      	bls.n	8005d0a <_vfiprintf_r+0x1a2>
 8005c72:	b1b0      	cbz	r0, 8005ca2 <_vfiprintf_r+0x13a>
 8005c74:	9207      	str	r2, [sp, #28]
 8005c76:	e014      	b.n	8005ca2 <_vfiprintf_r+0x13a>
 8005c78:	eba0 0308 	sub.w	r3, r0, r8
 8005c7c:	fa09 f303 	lsl.w	r3, r9, r3
 8005c80:	4313      	orrs	r3, r2
 8005c82:	9304      	str	r3, [sp, #16]
 8005c84:	46a2      	mov	sl, r4
 8005c86:	e7d2      	b.n	8005c2e <_vfiprintf_r+0xc6>
 8005c88:	9b03      	ldr	r3, [sp, #12]
 8005c8a:	1d19      	adds	r1, r3, #4
 8005c8c:	681b      	ldr	r3, [r3, #0]
 8005c8e:	9103      	str	r1, [sp, #12]
 8005c90:	2b00      	cmp	r3, #0
 8005c92:	bfbb      	ittet	lt
 8005c94:	425b      	neglt	r3, r3
 8005c96:	f042 0202 	orrlt.w	r2, r2, #2
 8005c9a:	9307      	strge	r3, [sp, #28]
 8005c9c:	9307      	strlt	r3, [sp, #28]
 8005c9e:	bfb8      	it	lt
 8005ca0:	9204      	strlt	r2, [sp, #16]
 8005ca2:	7823      	ldrb	r3, [r4, #0]
 8005ca4:	2b2e      	cmp	r3, #46	@ 0x2e
 8005ca6:	d10a      	bne.n	8005cbe <_vfiprintf_r+0x156>
 8005ca8:	7863      	ldrb	r3, [r4, #1]
 8005caa:	2b2a      	cmp	r3, #42	@ 0x2a
 8005cac:	d132      	bne.n	8005d14 <_vfiprintf_r+0x1ac>
 8005cae:	9b03      	ldr	r3, [sp, #12]
 8005cb0:	1d1a      	adds	r2, r3, #4
 8005cb2:	681b      	ldr	r3, [r3, #0]
 8005cb4:	9203      	str	r2, [sp, #12]
 8005cb6:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8005cba:	3402      	adds	r4, #2
 8005cbc:	9305      	str	r3, [sp, #20]
 8005cbe:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8005d94 <_vfiprintf_r+0x22c>
 8005cc2:	7821      	ldrb	r1, [r4, #0]
 8005cc4:	2203      	movs	r2, #3
 8005cc6:	4650      	mov	r0, sl
 8005cc8:	f7fa faa2 	bl	8000210 <memchr>
 8005ccc:	b138      	cbz	r0, 8005cde <_vfiprintf_r+0x176>
 8005cce:	9b04      	ldr	r3, [sp, #16]
 8005cd0:	eba0 000a 	sub.w	r0, r0, sl
 8005cd4:	2240      	movs	r2, #64	@ 0x40
 8005cd6:	4082      	lsls	r2, r0
 8005cd8:	4313      	orrs	r3, r2
 8005cda:	3401      	adds	r4, #1
 8005cdc:	9304      	str	r3, [sp, #16]
 8005cde:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005ce2:	4829      	ldr	r0, [pc, #164]	@ (8005d88 <_vfiprintf_r+0x220>)
 8005ce4:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8005ce8:	2206      	movs	r2, #6
 8005cea:	f7fa fa91 	bl	8000210 <memchr>
 8005cee:	2800      	cmp	r0, #0
 8005cf0:	d03f      	beq.n	8005d72 <_vfiprintf_r+0x20a>
 8005cf2:	4b26      	ldr	r3, [pc, #152]	@ (8005d8c <_vfiprintf_r+0x224>)
 8005cf4:	bb1b      	cbnz	r3, 8005d3e <_vfiprintf_r+0x1d6>
 8005cf6:	9b03      	ldr	r3, [sp, #12]
 8005cf8:	3307      	adds	r3, #7
 8005cfa:	f023 0307 	bic.w	r3, r3, #7
 8005cfe:	3308      	adds	r3, #8
 8005d00:	9303      	str	r3, [sp, #12]
 8005d02:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005d04:	443b      	add	r3, r7
 8005d06:	9309      	str	r3, [sp, #36]	@ 0x24
 8005d08:	e76a      	b.n	8005be0 <_vfiprintf_r+0x78>
 8005d0a:	fb0c 3202 	mla	r2, ip, r2, r3
 8005d0e:	460c      	mov	r4, r1
 8005d10:	2001      	movs	r0, #1
 8005d12:	e7a8      	b.n	8005c66 <_vfiprintf_r+0xfe>
 8005d14:	2300      	movs	r3, #0
 8005d16:	3401      	adds	r4, #1
 8005d18:	9305      	str	r3, [sp, #20]
 8005d1a:	4619      	mov	r1, r3
 8005d1c:	f04f 0c0a 	mov.w	ip, #10
 8005d20:	4620      	mov	r0, r4
 8005d22:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005d26:	3a30      	subs	r2, #48	@ 0x30
 8005d28:	2a09      	cmp	r2, #9
 8005d2a:	d903      	bls.n	8005d34 <_vfiprintf_r+0x1cc>
 8005d2c:	2b00      	cmp	r3, #0
 8005d2e:	d0c6      	beq.n	8005cbe <_vfiprintf_r+0x156>
 8005d30:	9105      	str	r1, [sp, #20]
 8005d32:	e7c4      	b.n	8005cbe <_vfiprintf_r+0x156>
 8005d34:	fb0c 2101 	mla	r1, ip, r1, r2
 8005d38:	4604      	mov	r4, r0
 8005d3a:	2301      	movs	r3, #1
 8005d3c:	e7f0      	b.n	8005d20 <_vfiprintf_r+0x1b8>
 8005d3e:	ab03      	add	r3, sp, #12
 8005d40:	9300      	str	r3, [sp, #0]
 8005d42:	462a      	mov	r2, r5
 8005d44:	4b12      	ldr	r3, [pc, #72]	@ (8005d90 <_vfiprintf_r+0x228>)
 8005d46:	a904      	add	r1, sp, #16
 8005d48:	4630      	mov	r0, r6
 8005d4a:	f3af 8000 	nop.w
 8005d4e:	4607      	mov	r7, r0
 8005d50:	1c78      	adds	r0, r7, #1
 8005d52:	d1d6      	bne.n	8005d02 <_vfiprintf_r+0x19a>
 8005d54:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8005d56:	07d9      	lsls	r1, r3, #31
 8005d58:	d405      	bmi.n	8005d66 <_vfiprintf_r+0x1fe>
 8005d5a:	89ab      	ldrh	r3, [r5, #12]
 8005d5c:	059a      	lsls	r2, r3, #22
 8005d5e:	d402      	bmi.n	8005d66 <_vfiprintf_r+0x1fe>
 8005d60:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8005d62:	f7ff fc49 	bl	80055f8 <__retarget_lock_release_recursive>
 8005d66:	89ab      	ldrh	r3, [r5, #12]
 8005d68:	065b      	lsls	r3, r3, #25
 8005d6a:	f53f af1f 	bmi.w	8005bac <_vfiprintf_r+0x44>
 8005d6e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8005d70:	e71e      	b.n	8005bb0 <_vfiprintf_r+0x48>
 8005d72:	ab03      	add	r3, sp, #12
 8005d74:	9300      	str	r3, [sp, #0]
 8005d76:	462a      	mov	r2, r5
 8005d78:	4b05      	ldr	r3, [pc, #20]	@ (8005d90 <_vfiprintf_r+0x228>)
 8005d7a:	a904      	add	r1, sp, #16
 8005d7c:	4630      	mov	r0, r6
 8005d7e:	f000 f879 	bl	8005e74 <_printf_i>
 8005d82:	e7e4      	b.n	8005d4e <_vfiprintf_r+0x1e6>
 8005d84:	080069e1 	.word	0x080069e1
 8005d88:	080069eb 	.word	0x080069eb
 8005d8c:	00000000 	.word	0x00000000
 8005d90:	08005b43 	.word	0x08005b43
 8005d94:	080069e7 	.word	0x080069e7

08005d98 <_printf_common>:
 8005d98:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005d9c:	4616      	mov	r6, r2
 8005d9e:	4698      	mov	r8, r3
 8005da0:	688a      	ldr	r2, [r1, #8]
 8005da2:	690b      	ldr	r3, [r1, #16]
 8005da4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8005da8:	4293      	cmp	r3, r2
 8005daa:	bfb8      	it	lt
 8005dac:	4613      	movlt	r3, r2
 8005dae:	6033      	str	r3, [r6, #0]
 8005db0:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8005db4:	4607      	mov	r7, r0
 8005db6:	460c      	mov	r4, r1
 8005db8:	b10a      	cbz	r2, 8005dbe <_printf_common+0x26>
 8005dba:	3301      	adds	r3, #1
 8005dbc:	6033      	str	r3, [r6, #0]
 8005dbe:	6823      	ldr	r3, [r4, #0]
 8005dc0:	0699      	lsls	r1, r3, #26
 8005dc2:	bf42      	ittt	mi
 8005dc4:	6833      	ldrmi	r3, [r6, #0]
 8005dc6:	3302      	addmi	r3, #2
 8005dc8:	6033      	strmi	r3, [r6, #0]
 8005dca:	6825      	ldr	r5, [r4, #0]
 8005dcc:	f015 0506 	ands.w	r5, r5, #6
 8005dd0:	d106      	bne.n	8005de0 <_printf_common+0x48>
 8005dd2:	f104 0a19 	add.w	sl, r4, #25
 8005dd6:	68e3      	ldr	r3, [r4, #12]
 8005dd8:	6832      	ldr	r2, [r6, #0]
 8005dda:	1a9b      	subs	r3, r3, r2
 8005ddc:	42ab      	cmp	r3, r5
 8005dde:	dc26      	bgt.n	8005e2e <_printf_common+0x96>
 8005de0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8005de4:	6822      	ldr	r2, [r4, #0]
 8005de6:	3b00      	subs	r3, #0
 8005de8:	bf18      	it	ne
 8005dea:	2301      	movne	r3, #1
 8005dec:	0692      	lsls	r2, r2, #26
 8005dee:	d42b      	bmi.n	8005e48 <_printf_common+0xb0>
 8005df0:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8005df4:	4641      	mov	r1, r8
 8005df6:	4638      	mov	r0, r7
 8005df8:	47c8      	blx	r9
 8005dfa:	3001      	adds	r0, #1
 8005dfc:	d01e      	beq.n	8005e3c <_printf_common+0xa4>
 8005dfe:	6823      	ldr	r3, [r4, #0]
 8005e00:	6922      	ldr	r2, [r4, #16]
 8005e02:	f003 0306 	and.w	r3, r3, #6
 8005e06:	2b04      	cmp	r3, #4
 8005e08:	bf02      	ittt	eq
 8005e0a:	68e5      	ldreq	r5, [r4, #12]
 8005e0c:	6833      	ldreq	r3, [r6, #0]
 8005e0e:	1aed      	subeq	r5, r5, r3
 8005e10:	68a3      	ldr	r3, [r4, #8]
 8005e12:	bf0c      	ite	eq
 8005e14:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005e18:	2500      	movne	r5, #0
 8005e1a:	4293      	cmp	r3, r2
 8005e1c:	bfc4      	itt	gt
 8005e1e:	1a9b      	subgt	r3, r3, r2
 8005e20:	18ed      	addgt	r5, r5, r3
 8005e22:	2600      	movs	r6, #0
 8005e24:	341a      	adds	r4, #26
 8005e26:	42b5      	cmp	r5, r6
 8005e28:	d11a      	bne.n	8005e60 <_printf_common+0xc8>
 8005e2a:	2000      	movs	r0, #0
 8005e2c:	e008      	b.n	8005e40 <_printf_common+0xa8>
 8005e2e:	2301      	movs	r3, #1
 8005e30:	4652      	mov	r2, sl
 8005e32:	4641      	mov	r1, r8
 8005e34:	4638      	mov	r0, r7
 8005e36:	47c8      	blx	r9
 8005e38:	3001      	adds	r0, #1
 8005e3a:	d103      	bne.n	8005e44 <_printf_common+0xac>
 8005e3c:	f04f 30ff 	mov.w	r0, #4294967295
 8005e40:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005e44:	3501      	adds	r5, #1
 8005e46:	e7c6      	b.n	8005dd6 <_printf_common+0x3e>
 8005e48:	18e1      	adds	r1, r4, r3
 8005e4a:	1c5a      	adds	r2, r3, #1
 8005e4c:	2030      	movs	r0, #48	@ 0x30
 8005e4e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8005e52:	4422      	add	r2, r4
 8005e54:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8005e58:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8005e5c:	3302      	adds	r3, #2
 8005e5e:	e7c7      	b.n	8005df0 <_printf_common+0x58>
 8005e60:	2301      	movs	r3, #1
 8005e62:	4622      	mov	r2, r4
 8005e64:	4641      	mov	r1, r8
 8005e66:	4638      	mov	r0, r7
 8005e68:	47c8      	blx	r9
 8005e6a:	3001      	adds	r0, #1
 8005e6c:	d0e6      	beq.n	8005e3c <_printf_common+0xa4>
 8005e6e:	3601      	adds	r6, #1
 8005e70:	e7d9      	b.n	8005e26 <_printf_common+0x8e>
	...

08005e74 <_printf_i>:
 8005e74:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005e78:	7e0f      	ldrb	r7, [r1, #24]
 8005e7a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8005e7c:	2f78      	cmp	r7, #120	@ 0x78
 8005e7e:	4691      	mov	r9, r2
 8005e80:	4680      	mov	r8, r0
 8005e82:	460c      	mov	r4, r1
 8005e84:	469a      	mov	sl, r3
 8005e86:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8005e8a:	d807      	bhi.n	8005e9c <_printf_i+0x28>
 8005e8c:	2f62      	cmp	r7, #98	@ 0x62
 8005e8e:	d80a      	bhi.n	8005ea6 <_printf_i+0x32>
 8005e90:	2f00      	cmp	r7, #0
 8005e92:	f000 80d1 	beq.w	8006038 <_printf_i+0x1c4>
 8005e96:	2f58      	cmp	r7, #88	@ 0x58
 8005e98:	f000 80b8 	beq.w	800600c <_printf_i+0x198>
 8005e9c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005ea0:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8005ea4:	e03a      	b.n	8005f1c <_printf_i+0xa8>
 8005ea6:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8005eaa:	2b15      	cmp	r3, #21
 8005eac:	d8f6      	bhi.n	8005e9c <_printf_i+0x28>
 8005eae:	a101      	add	r1, pc, #4	@ (adr r1, 8005eb4 <_printf_i+0x40>)
 8005eb0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005eb4:	08005f0d 	.word	0x08005f0d
 8005eb8:	08005f21 	.word	0x08005f21
 8005ebc:	08005e9d 	.word	0x08005e9d
 8005ec0:	08005e9d 	.word	0x08005e9d
 8005ec4:	08005e9d 	.word	0x08005e9d
 8005ec8:	08005e9d 	.word	0x08005e9d
 8005ecc:	08005f21 	.word	0x08005f21
 8005ed0:	08005e9d 	.word	0x08005e9d
 8005ed4:	08005e9d 	.word	0x08005e9d
 8005ed8:	08005e9d 	.word	0x08005e9d
 8005edc:	08005e9d 	.word	0x08005e9d
 8005ee0:	0800601f 	.word	0x0800601f
 8005ee4:	08005f4b 	.word	0x08005f4b
 8005ee8:	08005fd9 	.word	0x08005fd9
 8005eec:	08005e9d 	.word	0x08005e9d
 8005ef0:	08005e9d 	.word	0x08005e9d
 8005ef4:	08006041 	.word	0x08006041
 8005ef8:	08005e9d 	.word	0x08005e9d
 8005efc:	08005f4b 	.word	0x08005f4b
 8005f00:	08005e9d 	.word	0x08005e9d
 8005f04:	08005e9d 	.word	0x08005e9d
 8005f08:	08005fe1 	.word	0x08005fe1
 8005f0c:	6833      	ldr	r3, [r6, #0]
 8005f0e:	1d1a      	adds	r2, r3, #4
 8005f10:	681b      	ldr	r3, [r3, #0]
 8005f12:	6032      	str	r2, [r6, #0]
 8005f14:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005f18:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8005f1c:	2301      	movs	r3, #1
 8005f1e:	e09c      	b.n	800605a <_printf_i+0x1e6>
 8005f20:	6833      	ldr	r3, [r6, #0]
 8005f22:	6820      	ldr	r0, [r4, #0]
 8005f24:	1d19      	adds	r1, r3, #4
 8005f26:	6031      	str	r1, [r6, #0]
 8005f28:	0606      	lsls	r6, r0, #24
 8005f2a:	d501      	bpl.n	8005f30 <_printf_i+0xbc>
 8005f2c:	681d      	ldr	r5, [r3, #0]
 8005f2e:	e003      	b.n	8005f38 <_printf_i+0xc4>
 8005f30:	0645      	lsls	r5, r0, #25
 8005f32:	d5fb      	bpl.n	8005f2c <_printf_i+0xb8>
 8005f34:	f9b3 5000 	ldrsh.w	r5, [r3]
 8005f38:	2d00      	cmp	r5, #0
 8005f3a:	da03      	bge.n	8005f44 <_printf_i+0xd0>
 8005f3c:	232d      	movs	r3, #45	@ 0x2d
 8005f3e:	426d      	negs	r5, r5
 8005f40:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005f44:	4858      	ldr	r0, [pc, #352]	@ (80060a8 <_printf_i+0x234>)
 8005f46:	230a      	movs	r3, #10
 8005f48:	e011      	b.n	8005f6e <_printf_i+0xfa>
 8005f4a:	6821      	ldr	r1, [r4, #0]
 8005f4c:	6833      	ldr	r3, [r6, #0]
 8005f4e:	0608      	lsls	r0, r1, #24
 8005f50:	f853 5b04 	ldr.w	r5, [r3], #4
 8005f54:	d402      	bmi.n	8005f5c <_printf_i+0xe8>
 8005f56:	0649      	lsls	r1, r1, #25
 8005f58:	bf48      	it	mi
 8005f5a:	b2ad      	uxthmi	r5, r5
 8005f5c:	2f6f      	cmp	r7, #111	@ 0x6f
 8005f5e:	4852      	ldr	r0, [pc, #328]	@ (80060a8 <_printf_i+0x234>)
 8005f60:	6033      	str	r3, [r6, #0]
 8005f62:	bf14      	ite	ne
 8005f64:	230a      	movne	r3, #10
 8005f66:	2308      	moveq	r3, #8
 8005f68:	2100      	movs	r1, #0
 8005f6a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8005f6e:	6866      	ldr	r6, [r4, #4]
 8005f70:	60a6      	str	r6, [r4, #8]
 8005f72:	2e00      	cmp	r6, #0
 8005f74:	db05      	blt.n	8005f82 <_printf_i+0x10e>
 8005f76:	6821      	ldr	r1, [r4, #0]
 8005f78:	432e      	orrs	r6, r5
 8005f7a:	f021 0104 	bic.w	r1, r1, #4
 8005f7e:	6021      	str	r1, [r4, #0]
 8005f80:	d04b      	beq.n	800601a <_printf_i+0x1a6>
 8005f82:	4616      	mov	r6, r2
 8005f84:	fbb5 f1f3 	udiv	r1, r5, r3
 8005f88:	fb03 5711 	mls	r7, r3, r1, r5
 8005f8c:	5dc7      	ldrb	r7, [r0, r7]
 8005f8e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8005f92:	462f      	mov	r7, r5
 8005f94:	42bb      	cmp	r3, r7
 8005f96:	460d      	mov	r5, r1
 8005f98:	d9f4      	bls.n	8005f84 <_printf_i+0x110>
 8005f9a:	2b08      	cmp	r3, #8
 8005f9c:	d10b      	bne.n	8005fb6 <_printf_i+0x142>
 8005f9e:	6823      	ldr	r3, [r4, #0]
 8005fa0:	07df      	lsls	r7, r3, #31
 8005fa2:	d508      	bpl.n	8005fb6 <_printf_i+0x142>
 8005fa4:	6923      	ldr	r3, [r4, #16]
 8005fa6:	6861      	ldr	r1, [r4, #4]
 8005fa8:	4299      	cmp	r1, r3
 8005faa:	bfde      	ittt	le
 8005fac:	2330      	movle	r3, #48	@ 0x30
 8005fae:	f806 3c01 	strble.w	r3, [r6, #-1]
 8005fb2:	f106 36ff 	addle.w	r6, r6, #4294967295
 8005fb6:	1b92      	subs	r2, r2, r6
 8005fb8:	6122      	str	r2, [r4, #16]
 8005fba:	f8cd a000 	str.w	sl, [sp]
 8005fbe:	464b      	mov	r3, r9
 8005fc0:	aa03      	add	r2, sp, #12
 8005fc2:	4621      	mov	r1, r4
 8005fc4:	4640      	mov	r0, r8
 8005fc6:	f7ff fee7 	bl	8005d98 <_printf_common>
 8005fca:	3001      	adds	r0, #1
 8005fcc:	d14a      	bne.n	8006064 <_printf_i+0x1f0>
 8005fce:	f04f 30ff 	mov.w	r0, #4294967295
 8005fd2:	b004      	add	sp, #16
 8005fd4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005fd8:	6823      	ldr	r3, [r4, #0]
 8005fda:	f043 0320 	orr.w	r3, r3, #32
 8005fde:	6023      	str	r3, [r4, #0]
 8005fe0:	4832      	ldr	r0, [pc, #200]	@ (80060ac <_printf_i+0x238>)
 8005fe2:	2778      	movs	r7, #120	@ 0x78
 8005fe4:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8005fe8:	6823      	ldr	r3, [r4, #0]
 8005fea:	6831      	ldr	r1, [r6, #0]
 8005fec:	061f      	lsls	r7, r3, #24
 8005fee:	f851 5b04 	ldr.w	r5, [r1], #4
 8005ff2:	d402      	bmi.n	8005ffa <_printf_i+0x186>
 8005ff4:	065f      	lsls	r7, r3, #25
 8005ff6:	bf48      	it	mi
 8005ff8:	b2ad      	uxthmi	r5, r5
 8005ffa:	6031      	str	r1, [r6, #0]
 8005ffc:	07d9      	lsls	r1, r3, #31
 8005ffe:	bf44      	itt	mi
 8006000:	f043 0320 	orrmi.w	r3, r3, #32
 8006004:	6023      	strmi	r3, [r4, #0]
 8006006:	b11d      	cbz	r5, 8006010 <_printf_i+0x19c>
 8006008:	2310      	movs	r3, #16
 800600a:	e7ad      	b.n	8005f68 <_printf_i+0xf4>
 800600c:	4826      	ldr	r0, [pc, #152]	@ (80060a8 <_printf_i+0x234>)
 800600e:	e7e9      	b.n	8005fe4 <_printf_i+0x170>
 8006010:	6823      	ldr	r3, [r4, #0]
 8006012:	f023 0320 	bic.w	r3, r3, #32
 8006016:	6023      	str	r3, [r4, #0]
 8006018:	e7f6      	b.n	8006008 <_printf_i+0x194>
 800601a:	4616      	mov	r6, r2
 800601c:	e7bd      	b.n	8005f9a <_printf_i+0x126>
 800601e:	6833      	ldr	r3, [r6, #0]
 8006020:	6825      	ldr	r5, [r4, #0]
 8006022:	6961      	ldr	r1, [r4, #20]
 8006024:	1d18      	adds	r0, r3, #4
 8006026:	6030      	str	r0, [r6, #0]
 8006028:	062e      	lsls	r6, r5, #24
 800602a:	681b      	ldr	r3, [r3, #0]
 800602c:	d501      	bpl.n	8006032 <_printf_i+0x1be>
 800602e:	6019      	str	r1, [r3, #0]
 8006030:	e002      	b.n	8006038 <_printf_i+0x1c4>
 8006032:	0668      	lsls	r0, r5, #25
 8006034:	d5fb      	bpl.n	800602e <_printf_i+0x1ba>
 8006036:	8019      	strh	r1, [r3, #0]
 8006038:	2300      	movs	r3, #0
 800603a:	6123      	str	r3, [r4, #16]
 800603c:	4616      	mov	r6, r2
 800603e:	e7bc      	b.n	8005fba <_printf_i+0x146>
 8006040:	6833      	ldr	r3, [r6, #0]
 8006042:	1d1a      	adds	r2, r3, #4
 8006044:	6032      	str	r2, [r6, #0]
 8006046:	681e      	ldr	r6, [r3, #0]
 8006048:	6862      	ldr	r2, [r4, #4]
 800604a:	2100      	movs	r1, #0
 800604c:	4630      	mov	r0, r6
 800604e:	f7fa f8df 	bl	8000210 <memchr>
 8006052:	b108      	cbz	r0, 8006058 <_printf_i+0x1e4>
 8006054:	1b80      	subs	r0, r0, r6
 8006056:	6060      	str	r0, [r4, #4]
 8006058:	6863      	ldr	r3, [r4, #4]
 800605a:	6123      	str	r3, [r4, #16]
 800605c:	2300      	movs	r3, #0
 800605e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006062:	e7aa      	b.n	8005fba <_printf_i+0x146>
 8006064:	6923      	ldr	r3, [r4, #16]
 8006066:	4632      	mov	r2, r6
 8006068:	4649      	mov	r1, r9
 800606a:	4640      	mov	r0, r8
 800606c:	47d0      	blx	sl
 800606e:	3001      	adds	r0, #1
 8006070:	d0ad      	beq.n	8005fce <_printf_i+0x15a>
 8006072:	6823      	ldr	r3, [r4, #0]
 8006074:	079b      	lsls	r3, r3, #30
 8006076:	d413      	bmi.n	80060a0 <_printf_i+0x22c>
 8006078:	68e0      	ldr	r0, [r4, #12]
 800607a:	9b03      	ldr	r3, [sp, #12]
 800607c:	4298      	cmp	r0, r3
 800607e:	bfb8      	it	lt
 8006080:	4618      	movlt	r0, r3
 8006082:	e7a6      	b.n	8005fd2 <_printf_i+0x15e>
 8006084:	2301      	movs	r3, #1
 8006086:	4632      	mov	r2, r6
 8006088:	4649      	mov	r1, r9
 800608a:	4640      	mov	r0, r8
 800608c:	47d0      	blx	sl
 800608e:	3001      	adds	r0, #1
 8006090:	d09d      	beq.n	8005fce <_printf_i+0x15a>
 8006092:	3501      	adds	r5, #1
 8006094:	68e3      	ldr	r3, [r4, #12]
 8006096:	9903      	ldr	r1, [sp, #12]
 8006098:	1a5b      	subs	r3, r3, r1
 800609a:	42ab      	cmp	r3, r5
 800609c:	dcf2      	bgt.n	8006084 <_printf_i+0x210>
 800609e:	e7eb      	b.n	8006078 <_printf_i+0x204>
 80060a0:	2500      	movs	r5, #0
 80060a2:	f104 0619 	add.w	r6, r4, #25
 80060a6:	e7f5      	b.n	8006094 <_printf_i+0x220>
 80060a8:	080069f2 	.word	0x080069f2
 80060ac:	08006a03 	.word	0x08006a03

080060b0 <__sflush_r>:
 80060b0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80060b4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80060b8:	0716      	lsls	r6, r2, #28
 80060ba:	4605      	mov	r5, r0
 80060bc:	460c      	mov	r4, r1
 80060be:	d454      	bmi.n	800616a <__sflush_r+0xba>
 80060c0:	684b      	ldr	r3, [r1, #4]
 80060c2:	2b00      	cmp	r3, #0
 80060c4:	dc02      	bgt.n	80060cc <__sflush_r+0x1c>
 80060c6:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80060c8:	2b00      	cmp	r3, #0
 80060ca:	dd48      	ble.n	800615e <__sflush_r+0xae>
 80060cc:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80060ce:	2e00      	cmp	r6, #0
 80060d0:	d045      	beq.n	800615e <__sflush_r+0xae>
 80060d2:	2300      	movs	r3, #0
 80060d4:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80060d8:	682f      	ldr	r7, [r5, #0]
 80060da:	6a21      	ldr	r1, [r4, #32]
 80060dc:	602b      	str	r3, [r5, #0]
 80060de:	d030      	beq.n	8006142 <__sflush_r+0x92>
 80060e0:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80060e2:	89a3      	ldrh	r3, [r4, #12]
 80060e4:	0759      	lsls	r1, r3, #29
 80060e6:	d505      	bpl.n	80060f4 <__sflush_r+0x44>
 80060e8:	6863      	ldr	r3, [r4, #4]
 80060ea:	1ad2      	subs	r2, r2, r3
 80060ec:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80060ee:	b10b      	cbz	r3, 80060f4 <__sflush_r+0x44>
 80060f0:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80060f2:	1ad2      	subs	r2, r2, r3
 80060f4:	2300      	movs	r3, #0
 80060f6:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80060f8:	6a21      	ldr	r1, [r4, #32]
 80060fa:	4628      	mov	r0, r5
 80060fc:	47b0      	blx	r6
 80060fe:	1c43      	adds	r3, r0, #1
 8006100:	89a3      	ldrh	r3, [r4, #12]
 8006102:	d106      	bne.n	8006112 <__sflush_r+0x62>
 8006104:	6829      	ldr	r1, [r5, #0]
 8006106:	291d      	cmp	r1, #29
 8006108:	d82b      	bhi.n	8006162 <__sflush_r+0xb2>
 800610a:	4a2a      	ldr	r2, [pc, #168]	@ (80061b4 <__sflush_r+0x104>)
 800610c:	40ca      	lsrs	r2, r1
 800610e:	07d6      	lsls	r6, r2, #31
 8006110:	d527      	bpl.n	8006162 <__sflush_r+0xb2>
 8006112:	2200      	movs	r2, #0
 8006114:	6062      	str	r2, [r4, #4]
 8006116:	04d9      	lsls	r1, r3, #19
 8006118:	6922      	ldr	r2, [r4, #16]
 800611a:	6022      	str	r2, [r4, #0]
 800611c:	d504      	bpl.n	8006128 <__sflush_r+0x78>
 800611e:	1c42      	adds	r2, r0, #1
 8006120:	d101      	bne.n	8006126 <__sflush_r+0x76>
 8006122:	682b      	ldr	r3, [r5, #0]
 8006124:	b903      	cbnz	r3, 8006128 <__sflush_r+0x78>
 8006126:	6560      	str	r0, [r4, #84]	@ 0x54
 8006128:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800612a:	602f      	str	r7, [r5, #0]
 800612c:	b1b9      	cbz	r1, 800615e <__sflush_r+0xae>
 800612e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8006132:	4299      	cmp	r1, r3
 8006134:	d002      	beq.n	800613c <__sflush_r+0x8c>
 8006136:	4628      	mov	r0, r5
 8006138:	f7ff fa94 	bl	8005664 <_free_r>
 800613c:	2300      	movs	r3, #0
 800613e:	6363      	str	r3, [r4, #52]	@ 0x34
 8006140:	e00d      	b.n	800615e <__sflush_r+0xae>
 8006142:	2301      	movs	r3, #1
 8006144:	4628      	mov	r0, r5
 8006146:	47b0      	blx	r6
 8006148:	4602      	mov	r2, r0
 800614a:	1c50      	adds	r0, r2, #1
 800614c:	d1c9      	bne.n	80060e2 <__sflush_r+0x32>
 800614e:	682b      	ldr	r3, [r5, #0]
 8006150:	2b00      	cmp	r3, #0
 8006152:	d0c6      	beq.n	80060e2 <__sflush_r+0x32>
 8006154:	2b1d      	cmp	r3, #29
 8006156:	d001      	beq.n	800615c <__sflush_r+0xac>
 8006158:	2b16      	cmp	r3, #22
 800615a:	d11e      	bne.n	800619a <__sflush_r+0xea>
 800615c:	602f      	str	r7, [r5, #0]
 800615e:	2000      	movs	r0, #0
 8006160:	e022      	b.n	80061a8 <__sflush_r+0xf8>
 8006162:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006166:	b21b      	sxth	r3, r3
 8006168:	e01b      	b.n	80061a2 <__sflush_r+0xf2>
 800616a:	690f      	ldr	r7, [r1, #16]
 800616c:	2f00      	cmp	r7, #0
 800616e:	d0f6      	beq.n	800615e <__sflush_r+0xae>
 8006170:	0793      	lsls	r3, r2, #30
 8006172:	680e      	ldr	r6, [r1, #0]
 8006174:	bf08      	it	eq
 8006176:	694b      	ldreq	r3, [r1, #20]
 8006178:	600f      	str	r7, [r1, #0]
 800617a:	bf18      	it	ne
 800617c:	2300      	movne	r3, #0
 800617e:	eba6 0807 	sub.w	r8, r6, r7
 8006182:	608b      	str	r3, [r1, #8]
 8006184:	f1b8 0f00 	cmp.w	r8, #0
 8006188:	dde9      	ble.n	800615e <__sflush_r+0xae>
 800618a:	6a21      	ldr	r1, [r4, #32]
 800618c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800618e:	4643      	mov	r3, r8
 8006190:	463a      	mov	r2, r7
 8006192:	4628      	mov	r0, r5
 8006194:	47b0      	blx	r6
 8006196:	2800      	cmp	r0, #0
 8006198:	dc08      	bgt.n	80061ac <__sflush_r+0xfc>
 800619a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800619e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80061a2:	81a3      	strh	r3, [r4, #12]
 80061a4:	f04f 30ff 	mov.w	r0, #4294967295
 80061a8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80061ac:	4407      	add	r7, r0
 80061ae:	eba8 0800 	sub.w	r8, r8, r0
 80061b2:	e7e7      	b.n	8006184 <__sflush_r+0xd4>
 80061b4:	20400001 	.word	0x20400001

080061b8 <_fflush_r>:
 80061b8:	b538      	push	{r3, r4, r5, lr}
 80061ba:	690b      	ldr	r3, [r1, #16]
 80061bc:	4605      	mov	r5, r0
 80061be:	460c      	mov	r4, r1
 80061c0:	b913      	cbnz	r3, 80061c8 <_fflush_r+0x10>
 80061c2:	2500      	movs	r5, #0
 80061c4:	4628      	mov	r0, r5
 80061c6:	bd38      	pop	{r3, r4, r5, pc}
 80061c8:	b118      	cbz	r0, 80061d2 <_fflush_r+0x1a>
 80061ca:	6a03      	ldr	r3, [r0, #32]
 80061cc:	b90b      	cbnz	r3, 80061d2 <_fflush_r+0x1a>
 80061ce:	f7fe ff5f 	bl	8005090 <__sinit>
 80061d2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80061d6:	2b00      	cmp	r3, #0
 80061d8:	d0f3      	beq.n	80061c2 <_fflush_r+0xa>
 80061da:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80061dc:	07d0      	lsls	r0, r2, #31
 80061de:	d404      	bmi.n	80061ea <_fflush_r+0x32>
 80061e0:	0599      	lsls	r1, r3, #22
 80061e2:	d402      	bmi.n	80061ea <_fflush_r+0x32>
 80061e4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80061e6:	f7ff fa06 	bl	80055f6 <__retarget_lock_acquire_recursive>
 80061ea:	4628      	mov	r0, r5
 80061ec:	4621      	mov	r1, r4
 80061ee:	f7ff ff5f 	bl	80060b0 <__sflush_r>
 80061f2:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80061f4:	07da      	lsls	r2, r3, #31
 80061f6:	4605      	mov	r5, r0
 80061f8:	d4e4      	bmi.n	80061c4 <_fflush_r+0xc>
 80061fa:	89a3      	ldrh	r3, [r4, #12]
 80061fc:	059b      	lsls	r3, r3, #22
 80061fe:	d4e1      	bmi.n	80061c4 <_fflush_r+0xc>
 8006200:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006202:	f7ff f9f9 	bl	80055f8 <__retarget_lock_release_recursive>
 8006206:	e7dd      	b.n	80061c4 <_fflush_r+0xc>

08006208 <fiprintf>:
 8006208:	b40e      	push	{r1, r2, r3}
 800620a:	b503      	push	{r0, r1, lr}
 800620c:	4601      	mov	r1, r0
 800620e:	ab03      	add	r3, sp, #12
 8006210:	4805      	ldr	r0, [pc, #20]	@ (8006228 <fiprintf+0x20>)
 8006212:	f853 2b04 	ldr.w	r2, [r3], #4
 8006216:	6800      	ldr	r0, [r0, #0]
 8006218:	9301      	str	r3, [sp, #4]
 800621a:	f7ff fca5 	bl	8005b68 <_vfiprintf_r>
 800621e:	b002      	add	sp, #8
 8006220:	f85d eb04 	ldr.w	lr, [sp], #4
 8006224:	b003      	add	sp, #12
 8006226:	4770      	bx	lr
 8006228:	20000024 	.word	0x20000024

0800622c <__swhatbuf_r>:
 800622c:	b570      	push	{r4, r5, r6, lr}
 800622e:	460c      	mov	r4, r1
 8006230:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006234:	2900      	cmp	r1, #0
 8006236:	b096      	sub	sp, #88	@ 0x58
 8006238:	4615      	mov	r5, r2
 800623a:	461e      	mov	r6, r3
 800623c:	da0d      	bge.n	800625a <__swhatbuf_r+0x2e>
 800623e:	89a3      	ldrh	r3, [r4, #12]
 8006240:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8006244:	f04f 0100 	mov.w	r1, #0
 8006248:	bf14      	ite	ne
 800624a:	2340      	movne	r3, #64	@ 0x40
 800624c:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8006250:	2000      	movs	r0, #0
 8006252:	6031      	str	r1, [r6, #0]
 8006254:	602b      	str	r3, [r5, #0]
 8006256:	b016      	add	sp, #88	@ 0x58
 8006258:	bd70      	pop	{r4, r5, r6, pc}
 800625a:	466a      	mov	r2, sp
 800625c:	f000 f896 	bl	800638c <_fstat_r>
 8006260:	2800      	cmp	r0, #0
 8006262:	dbec      	blt.n	800623e <__swhatbuf_r+0x12>
 8006264:	9901      	ldr	r1, [sp, #4]
 8006266:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800626a:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800626e:	4259      	negs	r1, r3
 8006270:	4159      	adcs	r1, r3
 8006272:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8006276:	e7eb      	b.n	8006250 <__swhatbuf_r+0x24>

08006278 <__smakebuf_r>:
 8006278:	898b      	ldrh	r3, [r1, #12]
 800627a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800627c:	079d      	lsls	r5, r3, #30
 800627e:	4606      	mov	r6, r0
 8006280:	460c      	mov	r4, r1
 8006282:	d507      	bpl.n	8006294 <__smakebuf_r+0x1c>
 8006284:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8006288:	6023      	str	r3, [r4, #0]
 800628a:	6123      	str	r3, [r4, #16]
 800628c:	2301      	movs	r3, #1
 800628e:	6163      	str	r3, [r4, #20]
 8006290:	b003      	add	sp, #12
 8006292:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006294:	ab01      	add	r3, sp, #4
 8006296:	466a      	mov	r2, sp
 8006298:	f7ff ffc8 	bl	800622c <__swhatbuf_r>
 800629c:	9f00      	ldr	r7, [sp, #0]
 800629e:	4605      	mov	r5, r0
 80062a0:	4639      	mov	r1, r7
 80062a2:	4630      	mov	r0, r6
 80062a4:	f7ff fa52 	bl	800574c <_malloc_r>
 80062a8:	b948      	cbnz	r0, 80062be <__smakebuf_r+0x46>
 80062aa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80062ae:	059a      	lsls	r2, r3, #22
 80062b0:	d4ee      	bmi.n	8006290 <__smakebuf_r+0x18>
 80062b2:	f023 0303 	bic.w	r3, r3, #3
 80062b6:	f043 0302 	orr.w	r3, r3, #2
 80062ba:	81a3      	strh	r3, [r4, #12]
 80062bc:	e7e2      	b.n	8006284 <__smakebuf_r+0xc>
 80062be:	89a3      	ldrh	r3, [r4, #12]
 80062c0:	6020      	str	r0, [r4, #0]
 80062c2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80062c6:	81a3      	strh	r3, [r4, #12]
 80062c8:	9b01      	ldr	r3, [sp, #4]
 80062ca:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80062ce:	b15b      	cbz	r3, 80062e8 <__smakebuf_r+0x70>
 80062d0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80062d4:	4630      	mov	r0, r6
 80062d6:	f000 f86b 	bl	80063b0 <_isatty_r>
 80062da:	b128      	cbz	r0, 80062e8 <__smakebuf_r+0x70>
 80062dc:	89a3      	ldrh	r3, [r4, #12]
 80062de:	f023 0303 	bic.w	r3, r3, #3
 80062e2:	f043 0301 	orr.w	r3, r3, #1
 80062e6:	81a3      	strh	r3, [r4, #12]
 80062e8:	89a3      	ldrh	r3, [r4, #12]
 80062ea:	431d      	orrs	r5, r3
 80062ec:	81a5      	strh	r5, [r4, #12]
 80062ee:	e7cf      	b.n	8006290 <__smakebuf_r+0x18>

080062f0 <_putc_r>:
 80062f0:	b570      	push	{r4, r5, r6, lr}
 80062f2:	460d      	mov	r5, r1
 80062f4:	4614      	mov	r4, r2
 80062f6:	4606      	mov	r6, r0
 80062f8:	b118      	cbz	r0, 8006302 <_putc_r+0x12>
 80062fa:	6a03      	ldr	r3, [r0, #32]
 80062fc:	b90b      	cbnz	r3, 8006302 <_putc_r+0x12>
 80062fe:	f7fe fec7 	bl	8005090 <__sinit>
 8006302:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8006304:	07d8      	lsls	r0, r3, #31
 8006306:	d405      	bmi.n	8006314 <_putc_r+0x24>
 8006308:	89a3      	ldrh	r3, [r4, #12]
 800630a:	0599      	lsls	r1, r3, #22
 800630c:	d402      	bmi.n	8006314 <_putc_r+0x24>
 800630e:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006310:	f7ff f971 	bl	80055f6 <__retarget_lock_acquire_recursive>
 8006314:	68a3      	ldr	r3, [r4, #8]
 8006316:	3b01      	subs	r3, #1
 8006318:	2b00      	cmp	r3, #0
 800631a:	60a3      	str	r3, [r4, #8]
 800631c:	da05      	bge.n	800632a <_putc_r+0x3a>
 800631e:	69a2      	ldr	r2, [r4, #24]
 8006320:	4293      	cmp	r3, r2
 8006322:	db12      	blt.n	800634a <_putc_r+0x5a>
 8006324:	b2eb      	uxtb	r3, r5
 8006326:	2b0a      	cmp	r3, #10
 8006328:	d00f      	beq.n	800634a <_putc_r+0x5a>
 800632a:	6823      	ldr	r3, [r4, #0]
 800632c:	1c5a      	adds	r2, r3, #1
 800632e:	6022      	str	r2, [r4, #0]
 8006330:	701d      	strb	r5, [r3, #0]
 8006332:	b2ed      	uxtb	r5, r5
 8006334:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8006336:	07da      	lsls	r2, r3, #31
 8006338:	d405      	bmi.n	8006346 <_putc_r+0x56>
 800633a:	89a3      	ldrh	r3, [r4, #12]
 800633c:	059b      	lsls	r3, r3, #22
 800633e:	d402      	bmi.n	8006346 <_putc_r+0x56>
 8006340:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006342:	f7ff f959 	bl	80055f8 <__retarget_lock_release_recursive>
 8006346:	4628      	mov	r0, r5
 8006348:	bd70      	pop	{r4, r5, r6, pc}
 800634a:	4629      	mov	r1, r5
 800634c:	4622      	mov	r2, r4
 800634e:	4630      	mov	r0, r6
 8006350:	f7fe ffb1 	bl	80052b6 <__swbuf_r>
 8006354:	4605      	mov	r5, r0
 8006356:	e7ed      	b.n	8006334 <_putc_r+0x44>

08006358 <memmove>:
 8006358:	4288      	cmp	r0, r1
 800635a:	b510      	push	{r4, lr}
 800635c:	eb01 0402 	add.w	r4, r1, r2
 8006360:	d902      	bls.n	8006368 <memmove+0x10>
 8006362:	4284      	cmp	r4, r0
 8006364:	4623      	mov	r3, r4
 8006366:	d807      	bhi.n	8006378 <memmove+0x20>
 8006368:	1e43      	subs	r3, r0, #1
 800636a:	42a1      	cmp	r1, r4
 800636c:	d008      	beq.n	8006380 <memmove+0x28>
 800636e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8006372:	f803 2f01 	strb.w	r2, [r3, #1]!
 8006376:	e7f8      	b.n	800636a <memmove+0x12>
 8006378:	4402      	add	r2, r0
 800637a:	4601      	mov	r1, r0
 800637c:	428a      	cmp	r2, r1
 800637e:	d100      	bne.n	8006382 <memmove+0x2a>
 8006380:	bd10      	pop	{r4, pc}
 8006382:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8006386:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800638a:	e7f7      	b.n	800637c <memmove+0x24>

0800638c <_fstat_r>:
 800638c:	b538      	push	{r3, r4, r5, lr}
 800638e:	4d07      	ldr	r5, [pc, #28]	@ (80063ac <_fstat_r+0x20>)
 8006390:	2300      	movs	r3, #0
 8006392:	4604      	mov	r4, r0
 8006394:	4608      	mov	r0, r1
 8006396:	4611      	mov	r1, r2
 8006398:	602b      	str	r3, [r5, #0]
 800639a:	f7fb fac3 	bl	8001924 <_fstat>
 800639e:	1c43      	adds	r3, r0, #1
 80063a0:	d102      	bne.n	80063a8 <_fstat_r+0x1c>
 80063a2:	682b      	ldr	r3, [r5, #0]
 80063a4:	b103      	cbz	r3, 80063a8 <_fstat_r+0x1c>
 80063a6:	6023      	str	r3, [r4, #0]
 80063a8:	bd38      	pop	{r3, r4, r5, pc}
 80063aa:	bf00      	nop
 80063ac:	20000c60 	.word	0x20000c60

080063b0 <_isatty_r>:
 80063b0:	b538      	push	{r3, r4, r5, lr}
 80063b2:	4d06      	ldr	r5, [pc, #24]	@ (80063cc <_isatty_r+0x1c>)
 80063b4:	2300      	movs	r3, #0
 80063b6:	4604      	mov	r4, r0
 80063b8:	4608      	mov	r0, r1
 80063ba:	602b      	str	r3, [r5, #0]
 80063bc:	f7fb fac2 	bl	8001944 <_isatty>
 80063c0:	1c43      	adds	r3, r0, #1
 80063c2:	d102      	bne.n	80063ca <_isatty_r+0x1a>
 80063c4:	682b      	ldr	r3, [r5, #0]
 80063c6:	b103      	cbz	r3, 80063ca <_isatty_r+0x1a>
 80063c8:	6023      	str	r3, [r4, #0]
 80063ca:	bd38      	pop	{r3, r4, r5, pc}
 80063cc:	20000c60 	.word	0x20000c60

080063d0 <_sbrk_r>:
 80063d0:	b538      	push	{r3, r4, r5, lr}
 80063d2:	4d06      	ldr	r5, [pc, #24]	@ (80063ec <_sbrk_r+0x1c>)
 80063d4:	2300      	movs	r3, #0
 80063d6:	4604      	mov	r4, r0
 80063d8:	4608      	mov	r0, r1
 80063da:	602b      	str	r3, [r5, #0]
 80063dc:	f7fb faca 	bl	8001974 <_sbrk>
 80063e0:	1c43      	adds	r3, r0, #1
 80063e2:	d102      	bne.n	80063ea <_sbrk_r+0x1a>
 80063e4:	682b      	ldr	r3, [r5, #0]
 80063e6:	b103      	cbz	r3, 80063ea <_sbrk_r+0x1a>
 80063e8:	6023      	str	r3, [r4, #0]
 80063ea:	bd38      	pop	{r3, r4, r5, pc}
 80063ec:	20000c60 	.word	0x20000c60

080063f0 <abort>:
 80063f0:	b508      	push	{r3, lr}
 80063f2:	2006      	movs	r0, #6
 80063f4:	f000 f85a 	bl	80064ac <raise>
 80063f8:	2001      	movs	r0, #1
 80063fa:	f7fb fa43 	bl	8001884 <_exit>

080063fe <_realloc_r>:
 80063fe:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006402:	4607      	mov	r7, r0
 8006404:	4614      	mov	r4, r2
 8006406:	460d      	mov	r5, r1
 8006408:	b921      	cbnz	r1, 8006414 <_realloc_r+0x16>
 800640a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800640e:	4611      	mov	r1, r2
 8006410:	f7ff b99c 	b.w	800574c <_malloc_r>
 8006414:	b92a      	cbnz	r2, 8006422 <_realloc_r+0x24>
 8006416:	f7ff f925 	bl	8005664 <_free_r>
 800641a:	4625      	mov	r5, r4
 800641c:	4628      	mov	r0, r5
 800641e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006422:	f000 f85f 	bl	80064e4 <_malloc_usable_size_r>
 8006426:	4284      	cmp	r4, r0
 8006428:	4606      	mov	r6, r0
 800642a:	d802      	bhi.n	8006432 <_realloc_r+0x34>
 800642c:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8006430:	d8f4      	bhi.n	800641c <_realloc_r+0x1e>
 8006432:	4621      	mov	r1, r4
 8006434:	4638      	mov	r0, r7
 8006436:	f7ff f989 	bl	800574c <_malloc_r>
 800643a:	4680      	mov	r8, r0
 800643c:	b908      	cbnz	r0, 8006442 <_realloc_r+0x44>
 800643e:	4645      	mov	r5, r8
 8006440:	e7ec      	b.n	800641c <_realloc_r+0x1e>
 8006442:	42b4      	cmp	r4, r6
 8006444:	4622      	mov	r2, r4
 8006446:	4629      	mov	r1, r5
 8006448:	bf28      	it	cs
 800644a:	4632      	movcs	r2, r6
 800644c:	f7ff f8dd 	bl	800560a <memcpy>
 8006450:	4629      	mov	r1, r5
 8006452:	4638      	mov	r0, r7
 8006454:	f7ff f906 	bl	8005664 <_free_r>
 8006458:	e7f1      	b.n	800643e <_realloc_r+0x40>

0800645a <_raise_r>:
 800645a:	291f      	cmp	r1, #31
 800645c:	b538      	push	{r3, r4, r5, lr}
 800645e:	4605      	mov	r5, r0
 8006460:	460c      	mov	r4, r1
 8006462:	d904      	bls.n	800646e <_raise_r+0x14>
 8006464:	2316      	movs	r3, #22
 8006466:	6003      	str	r3, [r0, #0]
 8006468:	f04f 30ff 	mov.w	r0, #4294967295
 800646c:	bd38      	pop	{r3, r4, r5, pc}
 800646e:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8006470:	b112      	cbz	r2, 8006478 <_raise_r+0x1e>
 8006472:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8006476:	b94b      	cbnz	r3, 800648c <_raise_r+0x32>
 8006478:	4628      	mov	r0, r5
 800647a:	f000 f831 	bl	80064e0 <_getpid_r>
 800647e:	4622      	mov	r2, r4
 8006480:	4601      	mov	r1, r0
 8006482:	4628      	mov	r0, r5
 8006484:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006488:	f000 b818 	b.w	80064bc <_kill_r>
 800648c:	2b01      	cmp	r3, #1
 800648e:	d00a      	beq.n	80064a6 <_raise_r+0x4c>
 8006490:	1c59      	adds	r1, r3, #1
 8006492:	d103      	bne.n	800649c <_raise_r+0x42>
 8006494:	2316      	movs	r3, #22
 8006496:	6003      	str	r3, [r0, #0]
 8006498:	2001      	movs	r0, #1
 800649a:	e7e7      	b.n	800646c <_raise_r+0x12>
 800649c:	2100      	movs	r1, #0
 800649e:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 80064a2:	4620      	mov	r0, r4
 80064a4:	4798      	blx	r3
 80064a6:	2000      	movs	r0, #0
 80064a8:	e7e0      	b.n	800646c <_raise_r+0x12>
	...

080064ac <raise>:
 80064ac:	4b02      	ldr	r3, [pc, #8]	@ (80064b8 <raise+0xc>)
 80064ae:	4601      	mov	r1, r0
 80064b0:	6818      	ldr	r0, [r3, #0]
 80064b2:	f7ff bfd2 	b.w	800645a <_raise_r>
 80064b6:	bf00      	nop
 80064b8:	20000024 	.word	0x20000024

080064bc <_kill_r>:
 80064bc:	b538      	push	{r3, r4, r5, lr}
 80064be:	4d07      	ldr	r5, [pc, #28]	@ (80064dc <_kill_r+0x20>)
 80064c0:	2300      	movs	r3, #0
 80064c2:	4604      	mov	r4, r0
 80064c4:	4608      	mov	r0, r1
 80064c6:	4611      	mov	r1, r2
 80064c8:	602b      	str	r3, [r5, #0]
 80064ca:	f7fb f9cb 	bl	8001864 <_kill>
 80064ce:	1c43      	adds	r3, r0, #1
 80064d0:	d102      	bne.n	80064d8 <_kill_r+0x1c>
 80064d2:	682b      	ldr	r3, [r5, #0]
 80064d4:	b103      	cbz	r3, 80064d8 <_kill_r+0x1c>
 80064d6:	6023      	str	r3, [r4, #0]
 80064d8:	bd38      	pop	{r3, r4, r5, pc}
 80064da:	bf00      	nop
 80064dc:	20000c60 	.word	0x20000c60

080064e0 <_getpid_r>:
 80064e0:	f7fb b9b8 	b.w	8001854 <_getpid>

080064e4 <_malloc_usable_size_r>:
 80064e4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80064e8:	1f18      	subs	r0, r3, #4
 80064ea:	2b00      	cmp	r3, #0
 80064ec:	bfbc      	itt	lt
 80064ee:	580b      	ldrlt	r3, [r1, r0]
 80064f0:	18c0      	addlt	r0, r0, r3
 80064f2:	4770      	bx	lr

080064f4 <_init>:
 80064f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80064f6:	bf00      	nop
 80064f8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80064fa:	bc08      	pop	{r3}
 80064fc:	469e      	mov	lr, r3
 80064fe:	4770      	bx	lr

08006500 <_fini>:
 8006500:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006502:	bf00      	nop
 8006504:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006506:	bc08      	pop	{r3}
 8006508:	469e      	mov	lr, r3
 800650a:	4770      	bx	lr
