<!DOCTYPE html>

<html class="NDPage NDContentPage"><head><meta http-equiv="Content-Type" content="text/html; charset=UTF-8" /><meta http-equiv="X-UA-Compatible" content="IE=edge"><title>up_uart_lite</title><link rel="stylesheet" type="text/css" href="../../styles/main.css" /><script type="text/javascript" src="../../styles/main.js"></script><script type="text/javascript">NDLoader.LoadJS("Content", "../../styles/");</script></head>

<!-- Generated by Natural Docs, version 2.3 -->

<!-- saved from url=(0016)http://localhost -->

<body onload="NDLoader.OnLoad('Content');">

<script type="text/javascript">var q = window.location.search;if (q.startsWith("?Theme=")){var t = q.slice(7);var e = t.indexOf(";");if (e != -1){  t = t.slice(0, e);  }document.documentElement.classList.add(t + "Theme")}</script>

<a name="Topic130"></a><div class="CTopic TModule LSystemVerilog first">
 <div class="CTitle">up_uart_lite</div>
 <div id="NDPrototype130" class="NDPrototype WideForm"><div class="PSection PParameterSection CStyle"><div class="PParameterCells" data-WideColumnCount="6" data-NarrowColumnCount="5"><div class="PBeforeParameters" data-WideGridArea="1/1/10/2" data-NarrowGridArea="1/1/2/6" style="grid-area:1/1/10/2"><span class="SHKeyword">module</span> up_uart_lite #(</div><div class="PType InFirstParameterColumn" data-WideGridArea="1/2/2/3" data-NarrowGridArea="2/1/3/2" style="grid-area:1/2/2/3"><span class="SHKeyword">parameter</span>&nbsp;</div><div class="PName" data-WideGridArea="1/3/2/4" data-NarrowGridArea="2/2/3/3" style="grid-area:1/3/2/4">ADDRESS_WIDTH</div><div class="PDefaultValueSeparator" data-WideGridArea="1/4/2/5" data-NarrowGridArea="2/3/3/4" style="grid-area:1/4/2/5">&nbsp=&nbsp;</div><div class="PDefaultValue InLastParameterColumn" data-WideGridArea="1/5/2/6" data-NarrowGridArea="2/4/3/5" style="grid-area:1/5/2/6"><span class="SHNumber">32</span>,</div><div class="PType InFirstParameterColumn" data-WideGridArea="2/2/3/3" data-NarrowGridArea="3/1/4/2" style="grid-area:2/2/3/3"><span class="SHKeyword">parameter</span>&nbsp;</div><div class="PName" data-WideGridArea="2/3/3/4" data-NarrowGridArea="3/2/4/3" style="grid-area:2/3/3/4">BUS_WIDTH</div><div class="PDefaultValueSeparator" data-WideGridArea="2/4/3/5" data-NarrowGridArea="3/3/4/4" style="grid-area:2/4/3/5">&nbsp=&nbsp;</div><div class="PDefaultValue InLastParameterColumn" data-WideGridArea="2/5/3/6" data-NarrowGridArea="3/4/4/5" style="grid-area:2/5/3/6"><span class="SHNumber">4</span>,</div><div class="PType InFirstParameterColumn" data-WideGridArea="3/2/4/3" data-NarrowGridArea="4/1/5/2" style="grid-area:3/2/4/3"><span class="SHKeyword">parameter</span>&nbsp;</div><div class="PName" data-WideGridArea="3/3/4/4" data-NarrowGridArea="4/2/5/3" style="grid-area:3/3/4/4">CLOCK_SPEED</div><div class="PDefaultValueSeparator" data-WideGridArea="3/4/4/5" data-NarrowGridArea="4/3/5/4" style="grid-area:3/4/4/5">&nbsp=&nbsp;</div><div class="PDefaultValue InLastParameterColumn" data-WideGridArea="3/5/4/6" data-NarrowGridArea="4/4/5/5" style="grid-area:3/5/4/6"><span class="SHNumber">100000000</span>,</div><div class="PType InFirstParameterColumn" data-WideGridArea="4/2/5/3" data-NarrowGridArea="5/1/6/2" style="grid-area:4/2/5/3"><span class="SHKeyword">parameter</span>&nbsp;</div><div class="PName" data-WideGridArea="4/3/5/4" data-NarrowGridArea="5/2/6/3" style="grid-area:4/3/5/4">BAUD_RATE</div><div class="PDefaultValueSeparator" data-WideGridArea="4/4/5/5" data-NarrowGridArea="5/3/6/4" style="grid-area:4/4/5/5">&nbsp=&nbsp;</div><div class="PDefaultValue InLastParameterColumn" data-WideGridArea="4/5/5/6" data-NarrowGridArea="5/4/6/5" style="grid-area:4/5/5/6"><span class="SHNumber">2000000</span>,</div><div class="PType InFirstParameterColumn" data-WideGridArea="5/2/6/3" data-NarrowGridArea="6/1/7/2" style="grid-area:5/2/6/3"><span class="SHKeyword">parameter</span>&nbsp;</div><div class="PName" data-WideGridArea="5/3/6/4" data-NarrowGridArea="6/2/7/3" style="grid-area:5/3/6/4">PARITY_TYPE</div><div class="PDefaultValueSeparator" data-WideGridArea="5/4/6/5" data-NarrowGridArea="6/3/7/4" style="grid-area:5/4/6/5">&nbsp=&nbsp;</div><div class="PDefaultValue InLastParameterColumn" data-WideGridArea="5/5/6/6" data-NarrowGridArea="6/4/7/5" style="grid-area:5/5/6/6"><span class="SHNumber">0</span>,</div><div class="PType InFirstParameterColumn" data-WideGridArea="6/2/7/3" data-NarrowGridArea="7/1/8/2" style="grid-area:6/2/7/3"><span class="SHKeyword">parameter</span>&nbsp;</div><div class="PName" data-WideGridArea="6/3/7/4" data-NarrowGridArea="7/2/8/3" style="grid-area:6/3/7/4">STOP_BITS</div><div class="PDefaultValueSeparator" data-WideGridArea="6/4/7/5" data-NarrowGridArea="7/3/8/4" style="grid-area:6/4/7/5">&nbsp=&nbsp;</div><div class="PDefaultValue InLastParameterColumn" data-WideGridArea="6/5/7/6" data-NarrowGridArea="7/4/8/5" style="grid-area:6/5/7/6"><span class="SHNumber">1</span>,</div><div class="PType InFirstParameterColumn" data-WideGridArea="7/2/8/3" data-NarrowGridArea="8/1/9/2" style="grid-area:7/2/8/3"><span class="SHKeyword">parameter</span>&nbsp;</div><div class="PName" data-WideGridArea="7/3/8/4" data-NarrowGridArea="8/2/9/3" style="grid-area:7/3/8/4">DATA_BITS</div><div class="PDefaultValueSeparator" data-WideGridArea="7/4/8/5" data-NarrowGridArea="8/3/9/4" style="grid-area:7/4/8/5">&nbsp=&nbsp;</div><div class="PDefaultValue InLastParameterColumn" data-WideGridArea="7/5/8/6" data-NarrowGridArea="8/4/9/5" style="grid-area:7/5/8/6"><span class="SHNumber">8</span>,</div><div class="PType InFirstParameterColumn" data-WideGridArea="8/2/9/3" data-NarrowGridArea="9/1/10/2" style="grid-area:8/2/9/3"><span class="SHKeyword">parameter</span>&nbsp;</div><div class="PName" data-WideGridArea="8/3/9/4" data-NarrowGridArea="9/2/10/3" style="grid-area:8/3/9/4">RX_BAUD_DELAY</div><div class="PDefaultValueSeparator" data-WideGridArea="8/4/9/5" data-NarrowGridArea="9/3/10/4" style="grid-area:8/4/9/5">&nbsp=&nbsp;</div><div class="PDefaultValue InLastParameterColumn" data-WideGridArea="8/5/9/6" data-NarrowGridArea="9/4/10/5" style="grid-area:8/5/9/6"><span class="SHNumber">0</span>,</div><div class="PType InFirstParameterColumn" data-WideGridArea="9/2/10/3" data-NarrowGridArea="10/1/11/2" style="grid-area:9/2/10/3"><span class="SHKeyword">parameter</span>&nbsp;</div><div class="PName" data-WideGridArea="9/3/10/4" data-NarrowGridArea="10/2/11/3" style="grid-area:9/3/10/4">TX_BAUD_DELAY</div><div class="PDefaultValueSeparator" data-WideGridArea="9/4/10/5" data-NarrowGridArea="10/3/11/4" style="grid-area:9/4/10/5">&nbsp=&nbsp;</div><div class="PDefaultValue InLastParameterColumn" data-WideGridArea="9/5/10/6" data-NarrowGridArea="10/4/11/5" style="grid-area:9/5/10/6"><span class="SHNumber">0</span></div><div class="PAfterParameters NegativeLeftSpaceOnWide" data-WideGridArea="9/6/10/7" data-NarrowGridArea="11/1/12/6" style="grid-area:9/6/10/7">) ( <span class="SHKeyword">input</span> clk, <span class="SHKeyword">input</span> rstn, <span class="SHKeyword">input</span> up_rreq, <span class="SHKeyword">output</span> up_rack, <span class="SHKeyword">input</span> [ADDRESS_WIDTH-(BUS_WIDTH/<span class="SHNumber">2</span>)<span class="SHNumber">-1</span>:<span class="SHNumber">0</span>] up_raddr, <span class="SHKeyword">output</span> [(BUS_WIDTH*<span class="SHNumber">8</span>)<span class="SHNumber">-1</span>:<span class="SHNumber">0</span>] up_rdata, <span class="SHKeyword">input</span> up_wreq, <span class="SHKeyword">output</span> up_wack, <span class="SHKeyword">input</span> [ADDRESS_WIDTH-(BUS_WIDTH/<span class="SHNumber">2</span>)<span class="SHNumber">-1</span>:<span class="SHNumber">0</span>] up_waddr, <span class="SHKeyword">input</span> [(BUS_WIDTH*<span class="SHNumber">8</span>)<span class="SHNumber">-1</span>:<span class="SHNumber">0</span>] up_wdata, <span class="SHKeyword">output</span> irq, <span class="SHKeyword">output</span> tx, <span class="SHKeyword">input</span> rx )</div></div></div></div>
 <div class="CBody"><p>uP based uart communications device.</p><div class="CHeading">Parameters</div><table class="CDefinitionList"><tr><td class="CDLEntry">ADDRESS_WIDTH<div class="CDLParameterType"><span class="SHKeyword">parameter</span></div></td><td class="CDLDefinition"><p>Width of the uP address port, max 32 bit.</p></td></tr><tr><td class="CDLEntry">BUS_WIDTH<div class="CDLParameterType"><span class="SHKeyword">parameter</span></div></td><td class="CDLDefinition"><p>Width of the uP bus data port.</p></td></tr><tr><td class="CDLEntry">CLOCK_SPEED<div class="CDLParameterType"><span class="SHKeyword">parameter</span></div></td><td class="CDLDefinition"><p>Clock speed of the baud clock. Best if it is a integer multiple of the baud rate, but does not have to be.</p></td></tr><tr><td class="CDLEntry">BAUD_RATE<div class="CDLParameterType"><span class="SHKeyword">parameter</span></div></td><td class="CDLDefinition"><p>Baud rate of the input/output data for the core.</p></td></tr><tr><td class="CDLEntry">PARITY_TYPE<div class="CDLParameterType"><span class="SHKeyword">parameter</span></div></td><td class="CDLDefinition"><p>Set the parity type, 0 = none, 1 = odd, 2 = even, 3 = mark, 4 = space.</p></td></tr><tr><td class="CDLEntry">STOP_BITS<div class="CDLParameterType"><span class="SHKeyword">parameter</span></div></td><td class="CDLDefinition"><p>Number of stop bits, 0 to to some amount that is less than the total of: PARITY_BIT + DATA_BITS + START_BIT.</p></td></tr><tr><td class="CDLEntry">DATA_BITS<div class="CDLParameterType"><span class="SHKeyword">parameter</span></div></td><td class="CDLDefinition"><p>Number of data bits, 1 to 8.</p></td></tr><tr><td class="CDLEntry">RX_BAUD_DELAY<div class="CDLParameterType"><span class="SHKeyword">parameter</span></div></td><td class="CDLDefinition"><p>Delay in rx baud enable. This will delay when we sample a bit (default is midpoint when rx delay is 0).</p></td></tr><tr><td class="CDLEntry">TX_BAUD_DELAY<div class="CDLParameterType"><span class="SHKeyword">parameter</span></div></td><td class="CDLDefinition"><p>Delay in tx baud enable. This will delay the time the bit output starts.</p></td></tr></table><div class="CHeading">Ports</div><table class="CDefinitionList"><tr><td class="CDLEntry">clk</td><td class="CDLDefinition"><p>Clock for all devices in the core</p></td></tr><tr><td class="CDLEntry">rstn</td><td class="CDLDefinition"><p>Negative reset</p></td></tr><tr><td class="CDLEntry">up_rreq</td><td class="CDLDefinition"><p>uP bus read request</p></td></tr><tr><td class="CDLEntry">up_rack</td><td class="CDLDefinition"><p>uP bus read ack</p></td></tr><tr><td class="CDLEntry">up_raddr</td><td class="CDLDefinition"><p>uP bus read address</p></td></tr><tr><td class="CDLEntry">up_rdata</td><td class="CDLDefinition"><p>uP bus read data</p></td></tr><tr><td class="CDLEntry">up_wreq</td><td class="CDLDefinition"><p>uP bus write request</p></td></tr><tr><td class="CDLEntry">up_wack</td><td class="CDLDefinition"><p>uP bus write ack</p></td></tr><tr><td class="CDLEntry">up_waddr</td><td class="CDLDefinition"><p>uP bus write address</p></td></tr><tr><td class="CDLEntry">up_wdata</td><td class="CDLDefinition"><p>uP bus write data</p></td></tr><tr><td class="CDLEntry">irq</td><td class="CDLDefinition"><p>Interrupt when data is received</p></td></tr><tr><td class="CDLEntry">tx</td><td class="CDLDefinition"><p>transmit for UART (output to RX)</p></td></tr><tr><td class="CDLEntry">rx</td><td class="CDLDefinition"><p>receive for UART (input from TX)</p></td></tr></table></div>
</div>

<a name="DIVISOR"></a><a name="Topic131"></a><div class="CTopic TVariable LSystemVerilog">
 <div class="CTitle">DIVISOR</div>
 <div id="NDPrototype131" class="NDPrototype"><div class="PSection PPlainSection"><span class="SHKeyword">localparam</span> DIVISOR = BUS_WIDTH/<span class="SHNumber">2</span></div></div>
 <div class="CBody"><p>Divide the address register default location for 1 byte access to multi byte access. (register offsets are byte offsets).</p></div>
</div>

<a name="FIFO_DEPTH"></a><a name="Topic132"></a><div class="CTopic TVariable LSystemVerilog">
 <div class="CTitle">FIFO_DEPTH</div>
 <div id="NDPrototype132" class="NDPrototype"><div class="PSection PPlainSection"><span class="SHKeyword">localparam</span> FIFO_DEPTH = <span class="SHNumber">16</span></div></div>
 <div class="CBody"><p>Depth of the fifo, matches UART LITE (xilinx), so I kept this just cause</p></div>
</div>

<a name="Register_Information"></a><a name="Topic133"></a><div class="CTopic TGroup LSystemVerilog">
 <div class="CTitle">Register Information</div>
 <div class="CBody"><p>Core has 4 registers at the offsets that follow.</p><table class="CDefinitionList"><tr><td class="CDLEntry"><a href="../../index.html#SystemVerilogModule:up_uart_lite:RX_FIFO_REG" target="_top" onmouseover="NDContentPage.OnLinkMouseOver(event,134);" onmouseout="NDContentPage.OnLinkMouseOut(event);" >RX_FIFO_REG</a></td><td class="CDLDefinition"><p>h0</p></td></tr><tr><td class="CDLEntry"><a href="../../index.html#SystemVerilogModule:up_uart_lite:TX_FIFO_REG" target="_top" onmouseover="NDContentPage.OnLinkMouseOver(event,135);" onmouseout="NDContentPage.OnLinkMouseOut(event);" >TX_FIFO_REG</a></td><td class="CDLDefinition"><p>h4</p></td></tr><tr><td class="CDLEntry"><a href="../../index.html#SystemVerilogModule:up_uart_lite:STATUS_REG" target="_top" onmouseover="NDContentPage.OnLinkMouseOver(event,136);" onmouseout="NDContentPage.OnLinkMouseOut(event);" >STATUS_REG</a></td><td class="CDLDefinition"><p>h8</p></td></tr><tr><td class="CDLEntry"><a href="../../index.html#SystemVerilogModule:up_uart_lite:CONTROL_REG" target="_top" onmouseover="NDContentPage.OnLinkMouseOver(event,146);" onmouseout="NDContentPage.OnLinkMouseOut(event);" >CONTROL_REG</a></td><td class="CDLDefinition"><p>hC</p></td></tr></table></div>
</div>

<a name="RX_FIFO_REG"></a><a name="Topic134"></a><div class="CTopic TRegisterAddress LSystemVerilog">
 <div class="CTitle">RX_FIFO_REG</div>
 <div id="NDPrototype134" class="NDPrototype"><div class="PSection PPlainSection"><span class="SHKeyword">localparam</span> RX_FIFO_REG = <span class="SHNumber">4'h0</span> &gt;&gt; DIVISOR</div></div>
 <div class="CBody"><p>Defines the address offset for RX FIFO</p><div class="CImage"><a href="../../images/diagrams/reg_RX_FIFO.png" target="_blank" class="ZoomLink"><img src="../../images/diagrams/reg_RX_FIFO.png" loading="lazy" class="KnownDimensions" width="607" height="156" style="max-width: 607px" alt="reg_RX_FIFO" /></a></div><p>Valid bits are from DATA_BITS:0, which are data.</p></div>
</div>

<a name="TX_FIFO_REG"></a><a name="Topic135"></a><div class="CTopic TRegisterAddress LSystemVerilog">
 <div class="CTitle">TX_FIFO_REG</div>
 <div id="NDPrototype135" class="NDPrototype"><div class="PSection PPlainSection"><span class="SHKeyword">localparam</span> TX_FIFO_REG = <span class="SHNumber">4'h4</span> &gt;&gt; DIVISOR</div></div>
 <div class="CBody"><p>Defines the address offset to write the TX FIFO.</p><div class="CImage"><a href="../../images/diagrams/reg_TX_FIFO.png" target="_blank" class="ZoomLink"><img src="../../images/diagrams/reg_TX_FIFO.png" loading="lazy" class="KnownDimensions" width="609" height="156" style="max-width: 609px" alt="reg_TX_FIFO" /></a></div><p>Valid bits are from DATA_BITS:0, which are data.</p></div>
</div>

<a name="STATUS_REG"></a><a name="Topic136"></a><div class="CTopic TRegisterAddress LSystemVerilog">
 <div class="CTitle">STATUS_REG</div>
 <div id="NDPrototype136" class="NDPrototype"><div class="PSection PPlainSection"><span class="SHKeyword">localparam</span> STATUS_REG = <span class="SHNumber">4'h8</span> &gt;&gt; DIVISOR</div></div>
 <div class="CBody"><p>Defines the address offset to read the status bits.</p><div class="CImage"><a href="../../images/diagrams/reg_STATUS.png" target="_blank" class="ZoomLink"><img src="../../images/diagrams/reg_STATUS.png" loading="lazy" class="KnownDimensions" width="1520" height="156" style="max-width: 1520px" alt="reg_STATUS" /></a></div></div>
</div>

<a name="Status_Register_Bits"></a><a name="Topic137"></a><div class="CTopic TRegisterBit LSystemVerilog">
 <div class="CTitle">Status Register Bits</div>
 <div class="CBody"><table class="CDefinitionList"><tr><td class="CDLEntry"><a name="PE"></a><a name="Topic138"></a>PE</td><td class="CDLDefinition"><p>7, Parity error, active high on error</p></td></tr><tr><td class="CDLEntry"><a name="FE"></a><a name="Topic139"></a>FE</td><td class="CDLDefinition"><p>6, Frame error, active high on error</p></td></tr><tr><td class="CDLEntry"><a name="OE"></a><a name="Topic140"></a>OE</td><td class="CDLDefinition"><p>5, Overrun error, active high on error</p></td></tr><tr><td class="CDLEntry"><a name="irq_en"></a><a name="Topic141"></a>irq_en</td><td class="CDLDefinition"><p>4, 1 when the IRQ is enabled by <a href="../../index.html#SystemVerilogModule:up_uart_lite:CONTROL_REG" target="_top" onmouseover="NDContentPage.OnLinkMouseOver(event,146);" onmouseout="NDContentPage.OnLinkMouseOut(event);" >CONTROL_REG</a></p></td></tr><tr><td class="CDLEntry"><a name="tx_full"></a><a name="Topic142"></a>tx_full</td><td class="CDLDefinition"><p>3, When 1 the tx fifo is full.</p></td></tr><tr><td class="CDLEntry"><a name="tx_empty"></a><a name="Topic143"></a>tx_empty</td><td class="CDLDefinition"><p>2, When 1 the tx fifo is empty.</p></td></tr><tr><td class="CDLEntry"><a name="rx_full"></a><a name="Topic144"></a>rx_full</td><td class="CDLDefinition"><p>1, When 1 the rx fifo is full.</p></td></tr><tr><td class="CDLEntry"><a name="rx_valid"></a><a name="Topic145"></a>rx_valid</td><td class="CDLDefinition"><p>0, When 1 the rx fifo contains valid data.</p></td></tr></table></div>
</div>

<a name="CONTROL_REG"></a><a name="Topic146"></a><div class="CTopic TRegisterAddress LSystemVerilog">
 <div class="CTitle">CONTROL_REG</div>
 <div id="NDPrototype146" class="NDPrototype"><div class="PSection PPlainSection"><span class="SHKeyword">localparam</span> CONTROL_REG = <span class="SHNumber">4'hC</span> &gt;&gt; DIVISOR</div></div>
 <div class="CBody"><p>Defines the address offset to set the control bits.</p><div class="CImage"><a href="../../images/diagrams/reg_CONTROL.png" target="_blank" class="ZoomLink"><img src="../../images/diagrams/reg_CONTROL.png" loading="lazy" class="KnownDimensions" width="1381" height="156" style="max-width: 1381px" alt="reg_CONTROL" /></a></div><p>See Also: <a href="../../index.html#SystemVerilogModule:up_uart_lite:ENABLE_INTR_BIT" target="_top" onmouseover="NDContentPage.OnLinkMouseOver(event,148);" onmouseout="NDContentPage.OnLinkMouseOut(event);" >ENABLE_INTR_BIT</a>, <a href="../../index.html#SystemVerilogModule:up_uart_lite:RESET_RX_BIT" target="_top" onmouseover="NDContentPage.OnLinkMouseOver(event,149);" onmouseout="NDContentPage.OnLinkMouseOut(event);" >RESET_RX_BIT</a>, <a href="../../index.html#SystemVerilogModule:up_uart_lite:RESET_TX_BIT" target="_top" onmouseover="NDContentPage.OnLinkMouseOver(event,150);" onmouseout="NDContentPage.OnLinkMouseOut(event);" >RESET_TX_BIT</a></p></div>
</div>

<a name="Control_Register_Bits"></a><a name="Topic147"></a><div class="CTopic TRegisterBit LSystemVerilog last">
 <div class="CTitle">Control Register Bits</div>
 <div class="CBody"><table class="CDefinitionList"><tr><td class="CDLEntry"><a name="ENABLE_INTR_BIT"></a><a name="Topic148"></a>ENABLE_INTR_BIT</td><td class="CDLDefinition"><p>4, Control Register offset bit for enabling the interrupt.</p></td></tr><tr><td class="CDLEntry"><a name="RESET_RX_BIT"></a><a name="Topic149"></a>RESET_RX_BIT</td><td class="CDLDefinition"><p>1, Control Register offset bit for resetting the RX FIFO.</p></td></tr><tr><td class="CDLEntry"><a name="RESET_TX_BIT"></a><a name="Topic150"></a>RESET_TX_BIT</td><td class="CDLDefinition"><p>0, Control Register offset bit for resetting the TX FIFO.</p></td></tr></table></div>
</div>

</body></html>