/*
 * S2MPW01.h
 *
 * Copyright (c) 2015 Samsung Electronics Co., Ltd
 *              http://www.samsung.com
 *
 *  This program is free software; you can redistribute  it and/or modify it
 *  under  the terms of  the GNU General  Public License as published by the
 *  Free Software Foundation;  either version 2 of the  License, or (at your
 *  option) any later version.
 *
 */

#ifndef __LINUX_MFD_S2MPW01_H
#define __LINUX_MFD_S2MPW01_H

/* S2MPW01 Revision Number */
enum s2mpw01_revision_number {
	S2MPW01_REV_00 = 0x00,
	S2MPW01_REV_01 = 0x01,
};

#define TOP_I2C_ADDR		(0x66 >> 1)
#define PMIC_I2C_ADDR		(0xCC >> 1)
#define RTC_I2C_ADDR		(0x0C >> 1)
#define CHG_I2C_ADDR		(0x68 >> 1)
#define FG_I2C_ADDR		(0xCE >> 1)

#define S2MPW01_IRQSRC_PMIC		(1 << 0)
#define S2MPW01_IRQSRC_CHG		(1 << 1)
#define S2MPW01_IRQSRC_FG       	(1 << 2)

/* Slave addr = 0x66 */
/* PMIC Top-Level Registers */
#define	S2MPW01_PMIC_REG_PMICID		(0x00)
#define	S2MPW01_PMIC_REG_INTSRC		(0x05)
#define	S2MPW01_PMIC_REG_INTSRC_MASK	(0x06)


/* S2MPW01 registers */
enum S2MPW01_reg {
	/* Slave addr = 0xCC */
	/* PMIC Registers */
	S2MPW01_PMIC_REG_INT1,
	S2MPW01_PMIC_REG_INT2,
	S2MPW01_PMIC_REG_INT3,
	S2MPW01_PMIC_REG_INT1M,
	S2MPW01_PMIC_REG_INT2M,
	S2MPW01_PMIC_REG_INT3M,
	S2MPW01_PMIC_REG_STATUS1,
	S2MPW01_PMIC_REG_STATUS2,
	S2MPW01_PMIC_REG_PWRONSRC,
	S2MPW01_PMIC_REG_OFFSRC,
	S2MPW01_PMIC_REG_BU_CHG,
	S2MPW01_PMIC_REG_RTCBUF,
	S2MPW01_PMIC_REG_CTRL1,
	S2MPW01_PMIC_REG_CTRL2,
	S2MPW01_PMIC_REG_CTRL3,
	S2MPW01_PMIC_REG_ETC_OTP,
	S2MPW01_PMIC_REG_UVLO_OTP,
	S2MPW01_PMIC_REG_CFG1,
	S2MPW01_PMIC_REG_CFG2,
	S2MPW01_PMIC_REG_B1CTRL1,
	S2MPW01_PMIC_REG_B1CTRL2,
	S2MPW01_PMIC_REG_B1CTRL3,
	S2MPW01_PMIC_REG_B1CTRL4,
	S2MPW01_PMIC_REG_B2CTRL1,
	S2MPW01_PMIC_REG_B2CTRL2,
	S2MPW01_PMIC_REG_B3CTRL1,
	S2MPW01_PMIC_REG_B3CTRL2,
	S2MPW01_PMIC_REG_B4CTRL1,
	S2MPW01_PMIC_REG_B4CTRL2,
	S2MPW01_PMIC_REG_RAMP,
	S2MPW01_PMIC_REG_BSTCTRL,
	S2MPW01_PMIC_REG_L1DVS,
	S2MPW01_PMIC_REG_L1CTRL1,
	S2MPW01_PMIC_REG_L1CTRL2,
	S2MPW01_PMIC_REG_L2CTRL1,
	S2MPW01_PMIC_REG_L2CTRL2,
	S2MPW01_PMIC_REG_L3CTRL,
	S2MPW01_PMIC_REG_L4CTRL,
	S2MPW01_PMIC_REG_L5CTRL,
	S2MPW01_PMIC_REG_L6CTRL,
	S2MPW01_PMIC_REG_L7CTRL,
	S2MPW01_PMIC_REG_L8CTRL,
	S2MPW01_PMIC_REG_L9CTRL,
	S2MPW01_PMIC_REG_L10CTRL,
	S2MPW01_PMIC_REG_L11CTRL,
	S2MPW01_PMIC_REG_L12CTRL,
	S2MPW01_PMIC_REG_L13CTRL,
	S2MPW01_PMIC_REG_L14CTRL,
	S2MPW01_PMIC_REG_L15CTRL,
	S2MPW01_PMIC_REG_L16CTRL,
	S2MPW01_PMIC_REG_L17CTRL,
	S2MPW01_PMIC_REG_L18CTRL,
	S2MPW01_PMIC_REG_L19CTRL,
	S2MPW01_PMIC_REG_L20CTRL,
	S2MPW01_PMIC_REG_L21CTRL,
	S2MPW01_PMIC_REG_L22CTRL,
	S2MPW01_PMIC_REG_L23CTRL,
	S2MPW01_PMIC_REG_LDO_DSCH1,
	S2MPW01_PMIC_REG_LDO_DSCH2,
	S2MPW01_PMIC_REG_LDO_DSCH3,
};

/* S2MPW01 regulator ids */
enum S2MPW01_regulators {
	S2MPW01_LDO1,
	S2MPW01_LDO2,
	S2MPW01_LDO3,
	S2MPW01_LDO4,
	S2MPW01_LDO5,
	S2MPW01_LDO6,
	S2MPW01_LDO7,
	S2MPW01_LDO8,
	S2MPW01_LDO9,
	S2MPW01_LDO10,
	S2MPW01_LDO11,
	S2MPW01_LDO12,
	S2MPW01_LDO13,
	S2MPW01_LDO14,
	S2MPW01_LDO15,
	S2MPW01_LDO16,
	S2MPW01_LDO17,
	S2MPW01_LDO18,
	S2MPW01_LDO19,
	S2MPW01_LDO20,
	S2MPW01_LDO21,
	S2MPW01_LDO22,
	S2MPW01_LDO23,

	S2MPW01_BUCK1,
	S2MPW01_BUCK2,
	S2MPW01_BUCK3,
	S2MPW01_BUCK4,

	S2MPW01_REG_MAX,
};

#define S2MPW01_PMIC_EN_SHIFT	6

#define ACOK_STATUS_SHIFT	2
#define ACOK_STATUS_MASK	BIT(ACOK_STATUS_SHIFT)

#endif /*  __LINUX_MFD_S2MPW01_H */
