

================================================================
== Vitis HLS Report for 'mars_kernel_0_1_node_0_stage_0_36_1_Pipeline_L2'
================================================================
* Date:           Fri Dec 13 02:36:24 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        Cnn
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.920 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     3210|     3210|  12.840 us|  12.840 us|  3210|  3210|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- L2      |     3208|     3208|        74|          1|          1|  3136|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      499|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       81|    -|
|Register             |        -|     -|      882|       32|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      882|      612|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+----+---+----+------------+------------+
    |            Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+----+---+----+------------+------------+
    |add_ln1720_fu_1036_p2               |         +|   0|  0|  17|          11|          11|
    |add_ln56_1_fu_735_p2                |         +|   0|  0|  71|          64|          64|
    |add_ln56_fu_707_p2                  |         +|   0|  0|  33|          26|          26|
    |i_7_fu_689_p2                       |         +|   0|  0|  19|          12|           1|
    |index1_9_fu_999_p2                  |         +|   0|  0|  71|          64|           1|
    |index2_11_fu_1101_p2                |         +|   0|  0|  18|          11|           1|
    |index3_8_fu_1095_p2                 |         +|   0|  0|  18|          11|           1|
    |sub_ln1720_fu_1030_p2               |         -|   0|  0|  17|          11|          11|
    |ap_block_state2_io                  |       and|   0|  0|   2|           1|           1|
    |ap_block_state73_pp0_stage0_iter72  |       and|   0|  0|   2|           1|           1|
    |icmp_ln1705_fu_683_p2               |      icmp|   0|  0|  19|          12|          11|
    |icmp_ln1720_fu_777_p2               |      icmp|   0|  0|  12|           5|           1|
    |icmp_ln1723_1_fu_1089_p2            |      icmp|   0|  0|  18|          11|           3|
    |icmp_ln1723_fu_993_p2               |      icmp|   0|  0|  71|          64|           1|
    |ap_block_pp0_stage0_11001           |        or|   0|  0|   2|           1|           1|
    |index1_10_fu_1005_p3                |    select|   0|  0|  63|           1|           1|
    |index2_12_fu_1115_p3                |    select|   0|  0|  11|           1|           1|
    |index2_13_fu_1130_p3                |    select|   0|  0|  11|           1|          11|
    |index3_10_fu_1123_p3                |    select|   0|  0|  11|           1|          11|
    |index3_9_fu_1107_p3                 |    select|   0|  0|  11|           1|          11|
    |ap_enable_pp0                       |       xor|   0|  0|   2|           1|           2|
    +------------------------------------+----------+----+---+----+------------+------------+
    |Total                               |          |   0|  0| 499|         311|         172|
    +------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------------+----+-----------+-----+-----------+
    |                    Name                    | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                                 |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter73                    |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_6                        |   9|          2|   12|         24|
    |i_fu_204                                    |   9|          2|   12|         24|
    |index1_fu_216                               |   9|          2|   64|        128|
    |index2_fu_212                               |   9|          2|   11|         22|
    |index3_fu_208                               |   9|          2|   11|         22|
    |merlin_gmem_Cnn_512_merlin_output_blk_n_AR  |   9|          2|    1|          2|
    |merlin_gmem_Cnn_512_merlin_output_blk_n_R   |   9|          2|    1|          2|
    +--------------------------------------------+----+-----------+-----+-----------+
    |Total                                       |  81|         18|  114|        228|
    +--------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter21           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter22           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter23           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter24           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter25           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter26           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter27           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter28           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter29           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter30           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter31           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter32           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter33           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter34           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter35           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter36           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter37           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter38           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter39           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter40           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter41           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter42           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter43           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter44           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter45           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter46           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter47           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter48           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter49           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter50           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter51           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter52           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter53           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter54           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter55           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter56           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter57           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter58           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter59           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter60           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter61           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter62           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter63           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter64           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter65           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter66           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter67           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter68           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter69           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter70           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter71           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter72           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter73           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter14_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter15_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter16_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter17_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter18_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter19_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter20_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter21_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter22_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter23_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter24_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter25_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter26_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter27_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter28_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter29_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter30_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter31_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter32_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter33_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter34_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter35_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter36_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter37_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter38_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter39_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter40_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter41_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter42_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter43_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter44_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter45_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter46_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter47_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter48_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter49_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter50_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter51_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter52_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter53_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter54_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter55_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter56_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter57_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter58_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter59_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter60_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter61_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter62_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter63_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter64_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter65_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter66_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter67_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter68_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter69_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter70_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter71_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter72_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg   |   1|   0|    1|          0|
    |bitcast_ln1721_10_reg_1255         |  32|   0|   32|          0|
    |bitcast_ln1721_11_reg_1261         |  32|   0|   32|          0|
    |bitcast_ln1721_12_reg_1267         |  32|   0|   32|          0|
    |bitcast_ln1721_13_reg_1273         |  32|   0|   32|          0|
    |bitcast_ln1721_14_reg_1279         |  32|   0|   32|          0|
    |bitcast_ln1721_15_reg_1285         |  32|   0|   32|          0|
    |bitcast_ln1721_1_reg_1201          |  32|   0|   32|          0|
    |bitcast_ln1721_2_reg_1207          |  32|   0|   32|          0|
    |bitcast_ln1721_3_reg_1213          |  32|   0|   32|          0|
    |bitcast_ln1721_4_reg_1219          |  32|   0|   32|          0|
    |bitcast_ln1721_5_reg_1225          |  32|   0|   32|          0|
    |bitcast_ln1721_6_reg_1231          |  32|   0|   32|          0|
    |bitcast_ln1721_7_reg_1237          |  32|   0|   32|          0|
    |bitcast_ln1721_8_reg_1243          |  32|   0|   32|          0|
    |bitcast_ln1721_9_reg_1249          |  32|   0|   32|          0|
    |i_fu_204                           |  12|   0|   12|          0|
    |icmp_ln1705_reg_1177               |   1|   0|    1|          0|
    |icmp_ln1720_reg_1197               |   1|   0|    1|          0|
    |icmp_ln1723_reg_1291               |   1|   0|    1|          0|
    |index1_fu_216                      |  64|   0|   64|          0|
    |index2_fu_212                      |  11|   0|   11|          0|
    |index3_fu_208                      |  11|   0|   11|          0|
    |raw_bits_reg_1192                  |  32|   0|   32|          0|
    |trunc_ln56_s_reg_1181              |  58|   0|   58|          0|
    |icmp_ln1705_reg_1177               |  64|  32|    1|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 882|  32|  819|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------------------------+-----+-----+------------+-------------------------------------------------+--------------+
|                     RTL Ports                    | Dir | Bits|  Protocol  |                  Source Object                  |    C Type    |
+--------------------------------------------------+-----+-----+------------+-------------------------------------------------+--------------+
|ap_clk                                            |   in|    1|  ap_ctrl_hs|  mars_kernel_0_1_node_0_stage_0.36.1_Pipeline_L2|  return value|
|ap_rst                                            |   in|    1|  ap_ctrl_hs|  mars_kernel_0_1_node_0_stage_0.36.1_Pipeline_L2|  return value|
|ap_start                                          |   in|    1|  ap_ctrl_hs|  mars_kernel_0_1_node_0_stage_0.36.1_Pipeline_L2|  return value|
|ap_done                                           |  out|    1|  ap_ctrl_hs|  mars_kernel_0_1_node_0_stage_0.36.1_Pipeline_L2|  return value|
|ap_idle                                           |  out|    1|  ap_ctrl_hs|  mars_kernel_0_1_node_0_stage_0.36.1_Pipeline_L2|  return value|
|ap_ready                                          |  out|    1|  ap_ctrl_hs|  mars_kernel_0_1_node_0_stage_0.36.1_Pipeline_L2|  return value|
|m_axi_merlin_gmem_Cnn_512_merlin_output_AWVALID   |  out|    1|       m_axi|                merlin_gmem_Cnn_512_merlin_output|       pointer|
|m_axi_merlin_gmem_Cnn_512_merlin_output_AWREADY   |   in|    1|       m_axi|                merlin_gmem_Cnn_512_merlin_output|       pointer|
|m_axi_merlin_gmem_Cnn_512_merlin_output_AWADDR    |  out|   64|       m_axi|                merlin_gmem_Cnn_512_merlin_output|       pointer|
|m_axi_merlin_gmem_Cnn_512_merlin_output_AWID      |  out|    1|       m_axi|                merlin_gmem_Cnn_512_merlin_output|       pointer|
|m_axi_merlin_gmem_Cnn_512_merlin_output_AWLEN     |  out|   32|       m_axi|                merlin_gmem_Cnn_512_merlin_output|       pointer|
|m_axi_merlin_gmem_Cnn_512_merlin_output_AWSIZE    |  out|    3|       m_axi|                merlin_gmem_Cnn_512_merlin_output|       pointer|
|m_axi_merlin_gmem_Cnn_512_merlin_output_AWBURST   |  out|    2|       m_axi|                merlin_gmem_Cnn_512_merlin_output|       pointer|
|m_axi_merlin_gmem_Cnn_512_merlin_output_AWLOCK    |  out|    2|       m_axi|                merlin_gmem_Cnn_512_merlin_output|       pointer|
|m_axi_merlin_gmem_Cnn_512_merlin_output_AWCACHE   |  out|    4|       m_axi|                merlin_gmem_Cnn_512_merlin_output|       pointer|
|m_axi_merlin_gmem_Cnn_512_merlin_output_AWPROT    |  out|    3|       m_axi|                merlin_gmem_Cnn_512_merlin_output|       pointer|
|m_axi_merlin_gmem_Cnn_512_merlin_output_AWQOS     |  out|    4|       m_axi|                merlin_gmem_Cnn_512_merlin_output|       pointer|
|m_axi_merlin_gmem_Cnn_512_merlin_output_AWREGION  |  out|    4|       m_axi|                merlin_gmem_Cnn_512_merlin_output|       pointer|
|m_axi_merlin_gmem_Cnn_512_merlin_output_AWUSER    |  out|    1|       m_axi|                merlin_gmem_Cnn_512_merlin_output|       pointer|
|m_axi_merlin_gmem_Cnn_512_merlin_output_WVALID    |  out|    1|       m_axi|                merlin_gmem_Cnn_512_merlin_output|       pointer|
|m_axi_merlin_gmem_Cnn_512_merlin_output_WREADY    |   in|    1|       m_axi|                merlin_gmem_Cnn_512_merlin_output|       pointer|
|m_axi_merlin_gmem_Cnn_512_merlin_output_WDATA     |  out|  512|       m_axi|                merlin_gmem_Cnn_512_merlin_output|       pointer|
|m_axi_merlin_gmem_Cnn_512_merlin_output_WSTRB     |  out|   64|       m_axi|                merlin_gmem_Cnn_512_merlin_output|       pointer|
|m_axi_merlin_gmem_Cnn_512_merlin_output_WLAST     |  out|    1|       m_axi|                merlin_gmem_Cnn_512_merlin_output|       pointer|
|m_axi_merlin_gmem_Cnn_512_merlin_output_WID       |  out|    1|       m_axi|                merlin_gmem_Cnn_512_merlin_output|       pointer|
|m_axi_merlin_gmem_Cnn_512_merlin_output_WUSER     |  out|    1|       m_axi|                merlin_gmem_Cnn_512_merlin_output|       pointer|
|m_axi_merlin_gmem_Cnn_512_merlin_output_ARVALID   |  out|    1|       m_axi|                merlin_gmem_Cnn_512_merlin_output|       pointer|
|m_axi_merlin_gmem_Cnn_512_merlin_output_ARREADY   |   in|    1|       m_axi|                merlin_gmem_Cnn_512_merlin_output|       pointer|
|m_axi_merlin_gmem_Cnn_512_merlin_output_ARADDR    |  out|   64|       m_axi|                merlin_gmem_Cnn_512_merlin_output|       pointer|
|m_axi_merlin_gmem_Cnn_512_merlin_output_ARID      |  out|    1|       m_axi|                merlin_gmem_Cnn_512_merlin_output|       pointer|
|m_axi_merlin_gmem_Cnn_512_merlin_output_ARLEN     |  out|   32|       m_axi|                merlin_gmem_Cnn_512_merlin_output|       pointer|
|m_axi_merlin_gmem_Cnn_512_merlin_output_ARSIZE    |  out|    3|       m_axi|                merlin_gmem_Cnn_512_merlin_output|       pointer|
|m_axi_merlin_gmem_Cnn_512_merlin_output_ARBURST   |  out|    2|       m_axi|                merlin_gmem_Cnn_512_merlin_output|       pointer|
|m_axi_merlin_gmem_Cnn_512_merlin_output_ARLOCK    |  out|    2|       m_axi|                merlin_gmem_Cnn_512_merlin_output|       pointer|
|m_axi_merlin_gmem_Cnn_512_merlin_output_ARCACHE   |  out|    4|       m_axi|                merlin_gmem_Cnn_512_merlin_output|       pointer|
|m_axi_merlin_gmem_Cnn_512_merlin_output_ARPROT    |  out|    3|       m_axi|                merlin_gmem_Cnn_512_merlin_output|       pointer|
|m_axi_merlin_gmem_Cnn_512_merlin_output_ARQOS     |  out|    4|       m_axi|                merlin_gmem_Cnn_512_merlin_output|       pointer|
|m_axi_merlin_gmem_Cnn_512_merlin_output_ARREGION  |  out|    4|       m_axi|                merlin_gmem_Cnn_512_merlin_output|       pointer|
|m_axi_merlin_gmem_Cnn_512_merlin_output_ARUSER    |  out|    1|       m_axi|                merlin_gmem_Cnn_512_merlin_output|       pointer|
|m_axi_merlin_gmem_Cnn_512_merlin_output_RVALID    |   in|    1|       m_axi|                merlin_gmem_Cnn_512_merlin_output|       pointer|
|m_axi_merlin_gmem_Cnn_512_merlin_output_RREADY    |  out|    1|       m_axi|                merlin_gmem_Cnn_512_merlin_output|       pointer|
|m_axi_merlin_gmem_Cnn_512_merlin_output_RDATA     |   in|  512|       m_axi|                merlin_gmem_Cnn_512_merlin_output|       pointer|
|m_axi_merlin_gmem_Cnn_512_merlin_output_RLAST     |   in|    1|       m_axi|                merlin_gmem_Cnn_512_merlin_output|       pointer|
|m_axi_merlin_gmem_Cnn_512_merlin_output_RID       |   in|    1|       m_axi|                merlin_gmem_Cnn_512_merlin_output|       pointer|
|m_axi_merlin_gmem_Cnn_512_merlin_output_RFIFONUM  |   in|    9|       m_axi|                merlin_gmem_Cnn_512_merlin_output|       pointer|
|m_axi_merlin_gmem_Cnn_512_merlin_output_RUSER     |   in|    1|       m_axi|                merlin_gmem_Cnn_512_merlin_output|       pointer|
|m_axi_merlin_gmem_Cnn_512_merlin_output_RRESP     |   in|    2|       m_axi|                merlin_gmem_Cnn_512_merlin_output|       pointer|
|m_axi_merlin_gmem_Cnn_512_merlin_output_BVALID    |   in|    1|       m_axi|                merlin_gmem_Cnn_512_merlin_output|       pointer|
|m_axi_merlin_gmem_Cnn_512_merlin_output_BREADY    |  out|    1|       m_axi|                merlin_gmem_Cnn_512_merlin_output|       pointer|
|m_axi_merlin_gmem_Cnn_512_merlin_output_BRESP     |   in|    2|       m_axi|                merlin_gmem_Cnn_512_merlin_output|       pointer|
|m_axi_merlin_gmem_Cnn_512_merlin_output_BID       |   in|    1|       m_axi|                merlin_gmem_Cnn_512_merlin_output|       pointer|
|m_axi_merlin_gmem_Cnn_512_merlin_output_BUSER     |   in|    1|       m_axi|                merlin_gmem_Cnn_512_merlin_output|       pointer|
|merlin_output_buf_0_0_address0                    |  out|   11|   ap_memory|                            merlin_output_buf_0_0|         array|
|merlin_output_buf_0_0_ce0                         |  out|    1|   ap_memory|                            merlin_output_buf_0_0|         array|
|merlin_output_buf_0_0_we0                         |  out|    1|   ap_memory|                            merlin_output_buf_0_0|         array|
|merlin_output_buf_0_0_d0                          |  out|   32|   ap_memory|                            merlin_output_buf_0_0|         array|
|merlin_output_buf_0_1_address0                    |  out|   11|   ap_memory|                            merlin_output_buf_0_1|         array|
|merlin_output_buf_0_1_ce0                         |  out|    1|   ap_memory|                            merlin_output_buf_0_1|         array|
|merlin_output_buf_0_1_we0                         |  out|    1|   ap_memory|                            merlin_output_buf_0_1|         array|
|merlin_output_buf_0_1_d0                          |  out|   32|   ap_memory|                            merlin_output_buf_0_1|         array|
|merlin_output_buf_0_2_address0                    |  out|   11|   ap_memory|                            merlin_output_buf_0_2|         array|
|merlin_output_buf_0_2_ce0                         |  out|    1|   ap_memory|                            merlin_output_buf_0_2|         array|
|merlin_output_buf_0_2_we0                         |  out|    1|   ap_memory|                            merlin_output_buf_0_2|         array|
|merlin_output_buf_0_2_d0                          |  out|   32|   ap_memory|                            merlin_output_buf_0_2|         array|
|merlin_output_buf_0_3_address0                    |  out|   11|   ap_memory|                            merlin_output_buf_0_3|         array|
|merlin_output_buf_0_3_ce0                         |  out|    1|   ap_memory|                            merlin_output_buf_0_3|         array|
|merlin_output_buf_0_3_we0                         |  out|    1|   ap_memory|                            merlin_output_buf_0_3|         array|
|merlin_output_buf_0_3_d0                          |  out|   32|   ap_memory|                            merlin_output_buf_0_3|         array|
|merlin_output_buf_0_4_address0                    |  out|   11|   ap_memory|                            merlin_output_buf_0_4|         array|
|merlin_output_buf_0_4_ce0                         |  out|    1|   ap_memory|                            merlin_output_buf_0_4|         array|
|merlin_output_buf_0_4_we0                         |  out|    1|   ap_memory|                            merlin_output_buf_0_4|         array|
|merlin_output_buf_0_4_d0                          |  out|   32|   ap_memory|                            merlin_output_buf_0_4|         array|
|merlin_output_buf_0_5_address0                    |  out|   11|   ap_memory|                            merlin_output_buf_0_5|         array|
|merlin_output_buf_0_5_ce0                         |  out|    1|   ap_memory|                            merlin_output_buf_0_5|         array|
|merlin_output_buf_0_5_we0                         |  out|    1|   ap_memory|                            merlin_output_buf_0_5|         array|
|merlin_output_buf_0_5_d0                          |  out|   32|   ap_memory|                            merlin_output_buf_0_5|         array|
|merlin_output_buf_0_6_address0                    |  out|   11|   ap_memory|                            merlin_output_buf_0_6|         array|
|merlin_output_buf_0_6_ce0                         |  out|    1|   ap_memory|                            merlin_output_buf_0_6|         array|
|merlin_output_buf_0_6_we0                         |  out|    1|   ap_memory|                            merlin_output_buf_0_6|         array|
|merlin_output_buf_0_6_d0                          |  out|   32|   ap_memory|                            merlin_output_buf_0_6|         array|
|merlin_output_buf_0_7_address0                    |  out|   11|   ap_memory|                            merlin_output_buf_0_7|         array|
|merlin_output_buf_0_7_ce0                         |  out|    1|   ap_memory|                            merlin_output_buf_0_7|         array|
|merlin_output_buf_0_7_we0                         |  out|    1|   ap_memory|                            merlin_output_buf_0_7|         array|
|merlin_output_buf_0_7_d0                          |  out|   32|   ap_memory|                            merlin_output_buf_0_7|         array|
|merlin_output_buf_0_8_address0                    |  out|   11|   ap_memory|                            merlin_output_buf_0_8|         array|
|merlin_output_buf_0_8_ce0                         |  out|    1|   ap_memory|                            merlin_output_buf_0_8|         array|
|merlin_output_buf_0_8_we0                         |  out|    1|   ap_memory|                            merlin_output_buf_0_8|         array|
|merlin_output_buf_0_8_d0                          |  out|   32|   ap_memory|                            merlin_output_buf_0_8|         array|
|merlin_output_buf_0_9_address0                    |  out|   11|   ap_memory|                            merlin_output_buf_0_9|         array|
|merlin_output_buf_0_9_ce0                         |  out|    1|   ap_memory|                            merlin_output_buf_0_9|         array|
|merlin_output_buf_0_9_we0                         |  out|    1|   ap_memory|                            merlin_output_buf_0_9|         array|
|merlin_output_buf_0_9_d0                          |  out|   32|   ap_memory|                            merlin_output_buf_0_9|         array|
|merlin_output_buf_0_10_address0                   |  out|   11|   ap_memory|                           merlin_output_buf_0_10|         array|
|merlin_output_buf_0_10_ce0                        |  out|    1|   ap_memory|                           merlin_output_buf_0_10|         array|
|merlin_output_buf_0_10_we0                        |  out|    1|   ap_memory|                           merlin_output_buf_0_10|         array|
|merlin_output_buf_0_10_d0                         |  out|   32|   ap_memory|                           merlin_output_buf_0_10|         array|
|merlin_output_buf_0_11_address0                   |  out|   11|   ap_memory|                           merlin_output_buf_0_11|         array|
|merlin_output_buf_0_11_ce0                        |  out|    1|   ap_memory|                           merlin_output_buf_0_11|         array|
|merlin_output_buf_0_11_we0                        |  out|    1|   ap_memory|                           merlin_output_buf_0_11|         array|
|merlin_output_buf_0_11_d0                         |  out|   32|   ap_memory|                           merlin_output_buf_0_11|         array|
|merlin_output_buf_0_12_address0                   |  out|   11|   ap_memory|                           merlin_output_buf_0_12|         array|
|merlin_output_buf_0_12_ce0                        |  out|    1|   ap_memory|                           merlin_output_buf_0_12|         array|
|merlin_output_buf_0_12_we0                        |  out|    1|   ap_memory|                           merlin_output_buf_0_12|         array|
|merlin_output_buf_0_12_d0                         |  out|   32|   ap_memory|                           merlin_output_buf_0_12|         array|
|merlin_output_buf_0_13_address0                   |  out|   11|   ap_memory|                           merlin_output_buf_0_13|         array|
|merlin_output_buf_0_13_ce0                        |  out|    1|   ap_memory|                           merlin_output_buf_0_13|         array|
|merlin_output_buf_0_13_we0                        |  out|    1|   ap_memory|                           merlin_output_buf_0_13|         array|
|merlin_output_buf_0_13_d0                         |  out|   32|   ap_memory|                           merlin_output_buf_0_13|         array|
|merlin_output_buf_0_14_address0                   |  out|   11|   ap_memory|                           merlin_output_buf_0_14|         array|
|merlin_output_buf_0_14_ce0                        |  out|    1|   ap_memory|                           merlin_output_buf_0_14|         array|
|merlin_output_buf_0_14_we0                        |  out|    1|   ap_memory|                           merlin_output_buf_0_14|         array|
|merlin_output_buf_0_14_d0                         |  out|   32|   ap_memory|                           merlin_output_buf_0_14|         array|
|merlin_output_buf_0_15_address0                   |  out|   11|   ap_memory|                           merlin_output_buf_0_15|         array|
|merlin_output_buf_0_15_ce0                        |  out|    1|   ap_memory|                           merlin_output_buf_0_15|         array|
|merlin_output_buf_0_15_we0                        |  out|    1|   ap_memory|                           merlin_output_buf_0_15|         array|
|merlin_output_buf_0_15_d0                         |  out|   32|   ap_memory|                           merlin_output_buf_0_15|         array|
|merlin_output_buf_0_16_address0                   |  out|   11|   ap_memory|                           merlin_output_buf_0_16|         array|
|merlin_output_buf_0_16_ce0                        |  out|    1|   ap_memory|                           merlin_output_buf_0_16|         array|
|merlin_output_buf_0_16_we0                        |  out|    1|   ap_memory|                           merlin_output_buf_0_16|         array|
|merlin_output_buf_0_16_d0                         |  out|   32|   ap_memory|                           merlin_output_buf_0_16|         array|
|merlin_output_buf_0_17_address0                   |  out|   11|   ap_memory|                           merlin_output_buf_0_17|         array|
|merlin_output_buf_0_17_ce0                        |  out|    1|   ap_memory|                           merlin_output_buf_0_17|         array|
|merlin_output_buf_0_17_we0                        |  out|    1|   ap_memory|                           merlin_output_buf_0_17|         array|
|merlin_output_buf_0_17_d0                         |  out|   32|   ap_memory|                           merlin_output_buf_0_17|         array|
|merlin_output_buf_0_18_address0                   |  out|   11|   ap_memory|                           merlin_output_buf_0_18|         array|
|merlin_output_buf_0_18_ce0                        |  out|    1|   ap_memory|                           merlin_output_buf_0_18|         array|
|merlin_output_buf_0_18_we0                        |  out|    1|   ap_memory|                           merlin_output_buf_0_18|         array|
|merlin_output_buf_0_18_d0                         |  out|   32|   ap_memory|                           merlin_output_buf_0_18|         array|
|merlin_output_buf_0_19_address0                   |  out|   11|   ap_memory|                           merlin_output_buf_0_19|         array|
|merlin_output_buf_0_19_ce0                        |  out|    1|   ap_memory|                           merlin_output_buf_0_19|         array|
|merlin_output_buf_0_19_we0                        |  out|    1|   ap_memory|                           merlin_output_buf_0_19|         array|
|merlin_output_buf_0_19_d0                         |  out|   32|   ap_memory|                           merlin_output_buf_0_19|         array|
|merlin_output_buf_0_20_address0                   |  out|   11|   ap_memory|                           merlin_output_buf_0_20|         array|
|merlin_output_buf_0_20_ce0                        |  out|    1|   ap_memory|                           merlin_output_buf_0_20|         array|
|merlin_output_buf_0_20_we0                        |  out|    1|   ap_memory|                           merlin_output_buf_0_20|         array|
|merlin_output_buf_0_20_d0                         |  out|   32|   ap_memory|                           merlin_output_buf_0_20|         array|
|merlin_output_buf_0_21_address0                   |  out|   11|   ap_memory|                           merlin_output_buf_0_21|         array|
|merlin_output_buf_0_21_ce0                        |  out|    1|   ap_memory|                           merlin_output_buf_0_21|         array|
|merlin_output_buf_0_21_we0                        |  out|    1|   ap_memory|                           merlin_output_buf_0_21|         array|
|merlin_output_buf_0_21_d0                         |  out|   32|   ap_memory|                           merlin_output_buf_0_21|         array|
|merlin_output_buf_0_22_address0                   |  out|   11|   ap_memory|                           merlin_output_buf_0_22|         array|
|merlin_output_buf_0_22_ce0                        |  out|    1|   ap_memory|                           merlin_output_buf_0_22|         array|
|merlin_output_buf_0_22_we0                        |  out|    1|   ap_memory|                           merlin_output_buf_0_22|         array|
|merlin_output_buf_0_22_d0                         |  out|   32|   ap_memory|                           merlin_output_buf_0_22|         array|
|merlin_output_buf_0_23_address0                   |  out|   11|   ap_memory|                           merlin_output_buf_0_23|         array|
|merlin_output_buf_0_23_ce0                        |  out|    1|   ap_memory|                           merlin_output_buf_0_23|         array|
|merlin_output_buf_0_23_we0                        |  out|    1|   ap_memory|                           merlin_output_buf_0_23|         array|
|merlin_output_buf_0_23_d0                         |  out|   32|   ap_memory|                           merlin_output_buf_0_23|         array|
|merlin_output_buf_0_24_address0                   |  out|   11|   ap_memory|                           merlin_output_buf_0_24|         array|
|merlin_output_buf_0_24_ce0                        |  out|    1|   ap_memory|                           merlin_output_buf_0_24|         array|
|merlin_output_buf_0_24_we0                        |  out|    1|   ap_memory|                           merlin_output_buf_0_24|         array|
|merlin_output_buf_0_24_d0                         |  out|   32|   ap_memory|                           merlin_output_buf_0_24|         array|
|merlin_output_buf_0_25_address0                   |  out|   11|   ap_memory|                           merlin_output_buf_0_25|         array|
|merlin_output_buf_0_25_ce0                        |  out|    1|   ap_memory|                           merlin_output_buf_0_25|         array|
|merlin_output_buf_0_25_we0                        |  out|    1|   ap_memory|                           merlin_output_buf_0_25|         array|
|merlin_output_buf_0_25_d0                         |  out|   32|   ap_memory|                           merlin_output_buf_0_25|         array|
|merlin_output_buf_0_26_address0                   |  out|   11|   ap_memory|                           merlin_output_buf_0_26|         array|
|merlin_output_buf_0_26_ce0                        |  out|    1|   ap_memory|                           merlin_output_buf_0_26|         array|
|merlin_output_buf_0_26_we0                        |  out|    1|   ap_memory|                           merlin_output_buf_0_26|         array|
|merlin_output_buf_0_26_d0                         |  out|   32|   ap_memory|                           merlin_output_buf_0_26|         array|
|merlin_output_buf_0_27_address0                   |  out|   11|   ap_memory|                           merlin_output_buf_0_27|         array|
|merlin_output_buf_0_27_ce0                        |  out|    1|   ap_memory|                           merlin_output_buf_0_27|         array|
|merlin_output_buf_0_27_we0                        |  out|    1|   ap_memory|                           merlin_output_buf_0_27|         array|
|merlin_output_buf_0_27_d0                         |  out|   32|   ap_memory|                           merlin_output_buf_0_27|         array|
|merlin_output_buf_0_28_address0                   |  out|   11|   ap_memory|                           merlin_output_buf_0_28|         array|
|merlin_output_buf_0_28_ce0                        |  out|    1|   ap_memory|                           merlin_output_buf_0_28|         array|
|merlin_output_buf_0_28_we0                        |  out|    1|   ap_memory|                           merlin_output_buf_0_28|         array|
|merlin_output_buf_0_28_d0                         |  out|   32|   ap_memory|                           merlin_output_buf_0_28|         array|
|merlin_output_buf_0_29_address0                   |  out|   11|   ap_memory|                           merlin_output_buf_0_29|         array|
|merlin_output_buf_0_29_ce0                        |  out|    1|   ap_memory|                           merlin_output_buf_0_29|         array|
|merlin_output_buf_0_29_we0                        |  out|    1|   ap_memory|                           merlin_output_buf_0_29|         array|
|merlin_output_buf_0_29_d0                         |  out|   32|   ap_memory|                           merlin_output_buf_0_29|         array|
|merlin_output_buf_0_30_address0                   |  out|   11|   ap_memory|                           merlin_output_buf_0_30|         array|
|merlin_output_buf_0_30_ce0                        |  out|    1|   ap_memory|                           merlin_output_buf_0_30|         array|
|merlin_output_buf_0_30_we0                        |  out|    1|   ap_memory|                           merlin_output_buf_0_30|         array|
|merlin_output_buf_0_30_d0                         |  out|   32|   ap_memory|                           merlin_output_buf_0_30|         array|
|merlin_output_buf_0_31_address0                   |  out|   11|   ap_memory|                           merlin_output_buf_0_31|         array|
|merlin_output_buf_0_31_ce0                        |  out|    1|   ap_memory|                           merlin_output_buf_0_31|         array|
|merlin_output_buf_0_31_we0                        |  out|    1|   ap_memory|                           merlin_output_buf_0_31|         array|
|merlin_output_buf_0_31_d0                         |  out|   32|   ap_memory|                           merlin_output_buf_0_31|         array|
|mul_ln1650                                        |   in|   26|     ap_none|                                       mul_ln1650|        scalar|
|merlin_output                                     |   in|   64|     ap_none|                                    merlin_output|        scalar|
+--------------------------------------------------+-----+-----+------------+-------------------------------------------------+--------------+

