

================================================================
== Vitis HLS Report for 'entry_proc'
================================================================
* Date:           Tue Sep  6 19:46:54 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a35t-cpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  20.00 ns|  3.741 ns|     5.40 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    0|    0|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   -|      -|      -|    -|
|Expression       |        -|   -|      0|      2|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        -|   -|      -|      -|    -|
|Memory           |        -|   -|      -|      -|    -|
|Multiplexer      |        -|   -|      -|    108|    -|
|Register         |        -|   -|      3|      -|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        0|   0|      3|    110|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      100|  90|  41600|  20800|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        0|   0|     ~0|     ~0|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+----+---+----+------------+------------+
    |  Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+----+---+----+------------+------------+
    |ap_block_state1  |        or|   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+
    |Total            |          |   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |HwReg_background_U_G_c_blk_n      |   9|          2|    1|          2|
    |HwReg_background_V_B_c_blk_n      |   9|          2|    1|          2|
    |HwReg_background_Y_R_c_blk_n      |   9|          2|    1|          2|
    |HwReg_height_c46_blk_n            |   9|          2|    1|          2|
    |HwReg_layerAlpha_1_c_blk_n        |   9|          2|    1|          2|
    |HwReg_layerEnable_c_blk_n         |   9|          2|    1|          2|
    |HwReg_layerScaleFactor_1_c_blk_n  |   9|          2|    1|          2|
    |HwReg_layerStartX_1_c_blk_n       |   9|          2|    1|          2|
    |HwReg_layerStartY_1_c_blk_n       |   9|          2|    1|          2|
    |HwReg_width_c42_blk_n             |   9|          2|    1|          2|
    |ap_done                           |   9|          2|    1|          2|
    |real_start                        |   9|          2|    1|          2|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             | 108|         24|   12|         24|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------+---+----+-----+-----------+
    |      Name      | FF| LUT| Bits| Const Bits|
    +----------------+---+----+-----+-----------+
    |ap_CS_fsm       |  1|   0|    1|          0|
    |ap_done_reg     |  1|   0|    1|          0|
    |start_once_reg  |  1|   0|    1|          0|
    +----------------+---+----+-----+-----------+
    |Total           |  3|   0|    3|          0|
    +----------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------------------+-----+-----+------------+----------------------------+--------------+
|                 RTL Ports                 | Dir | Bits|  Protocol  |        Source Object       |    C Type    |
+-------------------------------------------+-----+-----+------------+----------------------------+--------------+
|ap_clk                                     |   in|    1|  ap_ctrl_hs|                  entry_proc|  return value|
|ap_rst                                     |   in|    1|  ap_ctrl_hs|                  entry_proc|  return value|
|ap_start                                   |   in|    1|  ap_ctrl_hs|                  entry_proc|  return value|
|start_full_n                               |   in|    1|  ap_ctrl_hs|                  entry_proc|  return value|
|ap_done                                    |  out|    1|  ap_ctrl_hs|                  entry_proc|  return value|
|ap_continue                                |   in|    1|  ap_ctrl_hs|                  entry_proc|  return value|
|ap_idle                                    |  out|    1|  ap_ctrl_hs|                  entry_proc|  return value|
|ap_ready                                   |  out|    1|  ap_ctrl_hs|                  entry_proc|  return value|
|start_out                                  |  out|    1|  ap_ctrl_hs|                  entry_proc|  return value|
|start_write                                |  out|    1|  ap_ctrl_hs|                  entry_proc|  return value|
|p_read                                     |   in|   10|     ap_none|                      p_read|        scalar|
|HwReg_width_c42_din                        |  out|   10|     ap_fifo|             HwReg_width_c42|       pointer|
|HwReg_width_c42_num_data_valid             |   in|    4|     ap_fifo|             HwReg_width_c42|       pointer|
|HwReg_width_c42_fifo_cap                   |   in|    4|     ap_fifo|             HwReg_width_c42|       pointer|
|HwReg_width_c42_full_n                     |   in|    1|     ap_fifo|             HwReg_width_c42|       pointer|
|HwReg_width_c42_write                      |  out|    1|     ap_fifo|             HwReg_width_c42|       pointer|
|p_read1                                    |   in|   10|     ap_none|                     p_read1|        scalar|
|HwReg_height_c46_din                       |  out|   10|     ap_fifo|            HwReg_height_c46|       pointer|
|HwReg_height_c46_num_data_valid            |   in|    4|     ap_fifo|            HwReg_height_c46|       pointer|
|HwReg_height_c46_fifo_cap                  |   in|    4|     ap_fifo|            HwReg_height_c46|       pointer|
|HwReg_height_c46_full_n                    |   in|    1|     ap_fifo|            HwReg_height_c46|       pointer|
|HwReg_height_c46_write                     |  out|    1|     ap_fifo|            HwReg_height_c46|       pointer|
|p_read2                                    |   in|    8|     ap_none|                     p_read2|        scalar|
|HwReg_background_Y_R_c_din                 |  out|    8|     ap_fifo|      HwReg_background_Y_R_c|       pointer|
|HwReg_background_Y_R_c_num_data_valid      |   in|    4|     ap_fifo|      HwReg_background_Y_R_c|       pointer|
|HwReg_background_Y_R_c_fifo_cap            |   in|    4|     ap_fifo|      HwReg_background_Y_R_c|       pointer|
|HwReg_background_Y_R_c_full_n              |   in|    1|     ap_fifo|      HwReg_background_Y_R_c|       pointer|
|HwReg_background_Y_R_c_write               |  out|    1|     ap_fifo|      HwReg_background_Y_R_c|       pointer|
|p_read3                                    |   in|    8|     ap_none|                     p_read3|        scalar|
|HwReg_background_U_G_c_din                 |  out|    8|     ap_fifo|      HwReg_background_U_G_c|       pointer|
|HwReg_background_U_G_c_num_data_valid      |   in|    4|     ap_fifo|      HwReg_background_U_G_c|       pointer|
|HwReg_background_U_G_c_fifo_cap            |   in|    4|     ap_fifo|      HwReg_background_U_G_c|       pointer|
|HwReg_background_U_G_c_full_n              |   in|    1|     ap_fifo|      HwReg_background_U_G_c|       pointer|
|HwReg_background_U_G_c_write               |  out|    1|     ap_fifo|      HwReg_background_U_G_c|       pointer|
|p_read4                                    |   in|    8|     ap_none|                     p_read4|        scalar|
|HwReg_background_V_B_c_din                 |  out|    8|     ap_fifo|      HwReg_background_V_B_c|       pointer|
|HwReg_background_V_B_c_num_data_valid      |   in|    4|     ap_fifo|      HwReg_background_V_B_c|       pointer|
|HwReg_background_V_B_c_fifo_cap            |   in|    4|     ap_fifo|      HwReg_background_V_B_c|       pointer|
|HwReg_background_V_B_c_full_n              |   in|    1|     ap_fifo|      HwReg_background_V_B_c|       pointer|
|HwReg_background_V_B_c_write               |  out|    1|     ap_fifo|      HwReg_background_V_B_c|       pointer|
|p_read5                                    |   in|    2|     ap_none|                     p_read5|        scalar|
|HwReg_layerEnable_c_din                    |  out|    2|     ap_fifo|         HwReg_layerEnable_c|       pointer|
|HwReg_layerEnable_c_num_data_valid         |   in|    4|     ap_fifo|         HwReg_layerEnable_c|       pointer|
|HwReg_layerEnable_c_fifo_cap               |   in|    4|     ap_fifo|         HwReg_layerEnable_c|       pointer|
|HwReg_layerEnable_c_full_n                 |   in|    1|     ap_fifo|         HwReg_layerEnable_c|       pointer|
|HwReg_layerEnable_c_write                  |  out|    1|     ap_fifo|         HwReg_layerEnable_c|       pointer|
|p_read6                                    |   in|   10|     ap_none|                     p_read6|        scalar|
|HwReg_layerAlpha_1_c_din                   |  out|   10|     ap_fifo|        HwReg_layerAlpha_1_c|       pointer|
|HwReg_layerAlpha_1_c_num_data_valid        |   in|    4|     ap_fifo|        HwReg_layerAlpha_1_c|       pointer|
|HwReg_layerAlpha_1_c_fifo_cap              |   in|    4|     ap_fifo|        HwReg_layerAlpha_1_c|       pointer|
|HwReg_layerAlpha_1_c_full_n                |   in|    1|     ap_fifo|        HwReg_layerAlpha_1_c|       pointer|
|HwReg_layerAlpha_1_c_write                 |  out|    1|     ap_fifo|        HwReg_layerAlpha_1_c|       pointer|
|p_read7                                    |   in|   16|     ap_none|                     p_read7|        scalar|
|HwReg_layerStartX_1_c_din                  |  out|   16|     ap_fifo|       HwReg_layerStartX_1_c|       pointer|
|HwReg_layerStartX_1_c_num_data_valid       |   in|    4|     ap_fifo|       HwReg_layerStartX_1_c|       pointer|
|HwReg_layerStartX_1_c_fifo_cap             |   in|    4|     ap_fifo|       HwReg_layerStartX_1_c|       pointer|
|HwReg_layerStartX_1_c_full_n               |   in|    1|     ap_fifo|       HwReg_layerStartX_1_c|       pointer|
|HwReg_layerStartX_1_c_write                |  out|    1|     ap_fifo|       HwReg_layerStartX_1_c|       pointer|
|p_read8                                    |   in|   16|     ap_none|                     p_read8|        scalar|
|HwReg_layerStartY_1_c_din                  |  out|   16|     ap_fifo|       HwReg_layerStartY_1_c|       pointer|
|HwReg_layerStartY_1_c_num_data_valid       |   in|    4|     ap_fifo|       HwReg_layerStartY_1_c|       pointer|
|HwReg_layerStartY_1_c_fifo_cap             |   in|    4|     ap_fifo|       HwReg_layerStartY_1_c|       pointer|
|HwReg_layerStartY_1_c_full_n               |   in|    1|     ap_fifo|       HwReg_layerStartY_1_c|       pointer|
|HwReg_layerStartY_1_c_write                |  out|    1|     ap_fifo|       HwReg_layerStartY_1_c|       pointer|
|p_read9                                    |   in|    8|     ap_none|                     p_read9|        scalar|
|HwReg_layerScaleFactor_1_c_din             |  out|    8|     ap_fifo|  HwReg_layerScaleFactor_1_c|       pointer|
|HwReg_layerScaleFactor_1_c_num_data_valid  |   in|    4|     ap_fifo|  HwReg_layerScaleFactor_1_c|       pointer|
|HwReg_layerScaleFactor_1_c_fifo_cap        |   in|    4|     ap_fifo|  HwReg_layerScaleFactor_1_c|       pointer|
|HwReg_layerScaleFactor_1_c_full_n          |   in|    1|     ap_fifo|  HwReg_layerScaleFactor_1_c|       pointer|
|HwReg_layerScaleFactor_1_c_write           |  out|    1|     ap_fifo|  HwReg_layerScaleFactor_1_c|       pointer|
+-------------------------------------------+-----+-----+------------+----------------------------+--------------+

