wptr_shadow	,	V_100
symbol_put	,	F_5
ih_ring_entry	,	V_24
upper_32_bits	,	F_51
"kfd: sdma base address: 0x%x\n"	,	L_5
CP_HQD_QUEUE_PRIORITY	,	V_154
msleep	,	F_64
cntl	,	V_191
get_fw_version	,	F_75
cik_sdma_rlc_registers	,	V_90
dev	,	V_42
QUEUEID	,	F_40
cp_mqd_base_addr_hi	,	V_105
cntl_val	,	V_204
ADDRESS_WATCH_REG_CNTL_DEFAULT_MASK	,	V_197
doorbell_physical_address	,	V_19
cp_hqd_pq_rptr_report_addr_hi	,	V_139
defined	,	F_2
CP_HQD_PQ_WPTR_POLL_ADDR	,	V_142
CP_HQD_PQ_RPTR_REPORT_ADDR	,	V_136
read_register	,	F_34
kgd_set_pasid_vmid_mapping	,	F_47
vmid	,	V_61
__user	,	T_4
get_gpu_clock_counter	,	F_29
SDMA0_RLC0_RB_RPTR_ADDR_HI	,	V_170
CP_HQD_ATOMIC0_PREOP_LO	,	V_128
write_register	,	F_32
doorbell_aperture_size	,	V_20
watch_point_id	,	V_203
CP_HQD_MSG_TYPE	,	V_126
get_atc_vmid_pasid_mapping_valid	,	F_70
size	,	V_30
kgd_hqd_sdma_destroy	,	F_65
kgd_mem	,	V_34
sdma_engine_id	,	V_93
pr_err	,	F_63
VMID	,	F_39
uint8_t	,	T_5
GFP_KERNEL	,	V_36
queue_address	,	V_176
reset_type	,	V_181
kgd2kfd_shared_resources	,	V_14
rmmio	,	V_57
radeon_kfd_device_fini	,	F_10
get_radeon_device	,	F_31
get_max_engine_clock_in_mhz	,	F_30
"failed to allocate BO for amdkfd (%d)\n"	,	L_1
sdma_rlc_doorbell	,	V_173
radeon_bo_pin	,	F_20
bo	,	V_41
hpd_size	,	V_81
SDMA0_RLC0_DOORBELL	,	V_172
sdma_rlc_rb_base	,	V_165
RREG32	,	F_71
gpu_resources	,	V_15
mutex_unlock	,	F_43
CP_HPD_EOP_VMID	,	V_85
radeon_doorbell_get_kfd_info	,	F_9
rdev	,	V_8
kgd_hqd_sdma_is_occupied	,	F_61
CP_HQD_DEQUEUE_REQUEST	,	V_184
SH_MEM_APE1_LIMIT	,	V_73
doorbell_start_offset	,	V_21
RADEON_GEM_GTT_WC	,	V_40
cp_mqd_control	,	V_107
resume	,	V_28
SDMA0_RLC0_RB_BASE_HI	,	V_166
first_compute_pipe	,	V_17
ATC_VMID_PASID_MAPPING_UPDATE_STATUS	,	V_79
kfd	,	V_9
real_vram_size	,	V_47
uint32_t	,	T_3
i	,	V_192
ATC_VMID_PASID_MAPPING_PASID_MASK	,	V_220
compute_pipe_count	,	V_18
ce_fw	,	V_231
m	,	V_91
KGD_ENGINE_SDMA2	,	V_238
KGD_ENGINE_SDMA1	,	V_237
r	,	V_27
CP_HQD_PQ_CONTROL	,	V_112
cp_hqd_pq_base_hi	,	V_111
kgd_dev	,	V_11
SDMA0_RLC0_RB_CNTL	,	V_174
mutex_lock	,	F_41
mec_fw	,	V_225
pasid_mapping	,	V_76
kgd_init_interrupts	,	F_52
CP_HQD_SEMA_CMD	,	V_124
cik_mqd	,	V_97
kgd_hqd_destroy	,	F_62
radeon_bo_kmap	,	F_21
CP_HQD_ACTIVE	,	V_159
kgd2kfd_init_p	,	F_3
release_queue	,	F_45
kgd_hqd_load	,	F_57
cp_hqd_pq_rptr	,	V_141
radeon_device	,	V_7
__iomem	,	V_56
ucode_version	,	V_241
kgd	,	V_29
sdma_base_addr	,	V_161
watchRegs	,	V_200
SDMA0_RLC0_RB_BASE	,	V_164
"(%d) failed to reserve bo for amdkfd\n"	,	L_2
KGD_ENGINE_MEC2	,	V_233
atc	,	V_198
KGD_ENGINE_MEC1	,	V_232
act	,	V_177
get_sdma_mqd	,	F_56
reg	,	V_219
radeon_kfd_device_init	,	F_8
CP_HQD_QUANTUM	,	V_150
MEID	,	F_38
KFD_CIK_SDMA_QUEUE_OFFSET	,	V_96
radeon_kfd_init	,	F_1
CPC_INT_CNTL	,	V_87
SH_MEM_BASES	,	V_74
CP_HQD_ATOMIC0_PREOP_HI	,	V_130
alloc_gtt_mem	,	F_14
SDMA0_RLC0_RB_RPTR_ADDR_LO	,	V_168
CP_HQD_PQ_RPTR_REPORT_ADDR_HI	,	V_138
sh_mem_config	,	V_67
retval	,	V_92
CONFIG_HSA_AMD	,	V_6
cp_hqd_ib_rptr	,	V_121
SDMA0_RLC0_CONTEXT_STATUS	,	V_186
radeon_bo_unpin	,	F_23
IH_VMID_0_LUT	,	V_80
allocate_mem_pin_bo_failed	,	V_44
cp_hqd_persistent_state	,	V_123
kgd_address_watch_get_offset	,	F_69
get_sdma_base_addr	,	F_53
BUG_ON	,	F_15
CP_HQD_VMID	,	V_148
WREG32	,	F_74
gpu_addr	,	V_32
get_user	,	F_58
CP_HQD_PQ_RPTR	,	V_140
get_atc_vmid_pasid_mapping_pasid	,	F_72
sh_mem_bases	,	V_70
cp_hqd_pq_control	,	V_113
timeout	,	V_182
dev_err	,	F_18
SDMA_RLC_IDLE	,	V_187
cp_hqd_pq_wptr_poll_addr_lo	,	V_143
common	,	V_240
CP_MQD_BASE_ADDR	,	V_102
kmalloc	,	F_16
mask	,	V_196
asic	,	V_48
kgd_program_sh_mem_settings	,	F_46
cp_hqd_atomic1_preop_lo	,	V_133
KGD_ENGINE_PFP	,	V_226
KGD_ENGINE_CE	,	V_230
kgd2kfd	,	V_5
CP_HQD_PERSISTENT_STATE	,	V_122
CP_MQD_BASE_ADDR_HI	,	V_104
cp_hqd_quantum	,	V_151
radeon_kfd_suspend	,	F_12
cp_hqd_atomic0_preop_hi	,	V_131
dyn_state	,	V_51
hdr	,	V_224
me_fw	,	V_229
cp_hqd_pq_base_lo	,	V_109
ATC_VMID0_PASID_MAPPING	,	V_78
allocate_mem_kmap_bo_failed	,	V_45
mem_obj	,	V_31
pr_debug	,	F_54
ENOMEM	,	V_37
SDMA1_REGISTER_OFFSET	,	V_94
cp_hqd_pq_doorbell_control	,	V_147
uint64_t	,	T_2
addr_lo	,	V_206
pfp_fw	,	V_227
CP_HQD_PQ_DOORBELL_CONTROL	,	V_146
cp_hqd_iq_rptr	,	V_157
INSTANCE_BROADCAST_WRITES	,	V_215
pipe_id	,	V_64
radeon_kfd_interrupt	,	F_11
MAX_WATCH_ADDRESSES	,	V_199
cpu_ptr	,	V_33
sdma_queue_id	,	V_95
KGD_ENGINE_ME	,	V_228
SDMA0_RLC0_RB_RPTR	,	V_188
CP_HQD_PQ_BASE_HI	,	V_110
CP_HQD_PQ_WPTR	,	V_158
kfd2kgd	,	V_13
radeon_bo_create	,	F_17
wptr	,	V_99
radeon_bo_kunmap	,	F_26
CP_HQD_PQ_BASE	,	V_108
sdma_rlc_rb_cntl	,	V_175
is_wptr_shadow_valid	,	V_101
cp_hqd_pipe_priority	,	V_153
CP_HQD_IB_RPTR	,	V_120
KGD_ENGINE_RLC	,	V_235
cp_hqd_ib_control	,	V_115
PAGE_SIZE	,	V_38
cp_hqd_msg_type	,	V_127
gfx_index_val	,	V_209
write_vmid_invalidate_request	,	F_73
SRBM_GFX_CNTL	,	V_63
mqd	,	V_98
SDMA0_RLC0_RB_WPTR	,	V_189
kfree	,	F_27
"(%d) failed to map bo to kernel for amdkfd\n"	,	L_4
SH_MEM_APE1_BASE	,	V_72
cp_hqd_queue_priority	,	V_155
CP_HQD_IQ_RPTR	,	V_156
SH_BROADCAST_WRITES	,	V_216
radeon_kfd_fini	,	F_6
cp_hqd_pq_wptr_poll_addr_hi	,	V_145
CP_HQD_IB_BASE_ADDR	,	V_116
SDMA_RB_ENABLE	,	V_180
valid	,	V_195
low	,	V_178
CIK_PIPE_PER_MEC	,	V_66
sdma_rlc_rb_base_hi	,	V_167
ADDRESS_WATCH_REG_ADDR_HI	,	V_207
sdma_rlc_rb_rptr_addr_lo	,	V_169
device_init	,	V_22
get_mqd	,	F_55
CP_HQD_ATOMIC1_PREOP_LO	,	V_132
dpm	,	V_50
RADEON_GEM_DOMAIN_GTT	,	V_39
kgd_hqd_is_occupied	,	F_60
ETIME	,	V_185
cp_hqd_pq_rptr_report_addr_lo	,	V_137
kgd_address_watch_execute	,	F_67
cp_hqd_atomic1_preop_hi	,	V_135
device_exit	,	V_23
pasid	,	V_75
CP_HPD_EOP_BASE_ADDR	,	V_83
kgd_init_pipeline	,	F_49
CP_HPD_EOP_CONTROL	,	V_86
reg_offset	,	V_218
cp_hqd_ib_base_addr_hi	,	V_119
CP_HQD_PIPE_PRIORITY	,	V_152
cp_hqd_atomic0_preop_lo	,	V_129
allocate_mem_reserve_bo_failed	,	V_43
sq_cmd	,	V_210
CP_MQD_CONTROL	,	V_106
queue	,	V_60
cp_hqd_sema_cmd	,	V_125
data	,	V_211
radeon_kfd_device_probe	,	F_7
grbm_idx_mutex	,	V_212
GRBM_GFX_INDEX	,	V_213
size_t	,	T_1
CP_HQD_IB_CONTROL	,	V_114
lower_32_bits	,	F_50
pdev	,	V_12
max_clock_voltage_on_ac	,	V_52
cp_mqd_base_addr_lo	,	V_103
kgd_engine_type	,	V_222
high	,	V_179
CP_HPD_EOP_BASE_ADDR_HI	,	V_84
sdma_fw	,	V_239
mc	,	V_46
hpd_gpu_addr	,	V_82
interrupt	,	V_25
kgd_hqd_sdma_load	,	F_59
addr_hi	,	V_205
get_vmem_size	,	F_28
pipe	,	V_59
"(%d) failed to pin bo for amdkfd\n"	,	L_3
CONFIG_HSA_AMD_MODULE	,	V_1
queue_id	,	V_65
SE_BROADCAST_WRITES	,	V_217
suspend	,	V_26
unlock_srbm	,	F_42
sh_mem_ape1_limit	,	V_69
ADDRESS_WATCH_REG_CNTL	,	V_202
mec2_fw	,	V_234
offset	,	V_54
ADDRESS_WATCH_REG_MAX	,	V_201
free_gtt_mem	,	F_25
sh_mem_ape1_base	,	V_68
KFD_INTERFACE_VERSION	,	V_4
SDMA0_RLC0_VIRTUAL_ADDR	,	V_162
radeon_bo_unref	,	F_24
uint16_t	,	T_6
kgd_wave_control_execute	,	F_68
OPCODE_ERROR_INT_ENABLE	,	V_89
symbol_request	,	F_4
cp_hqd_active	,	V_160
cp_hqd_vmid	,	V_149
ATC_VMID_PASID_MAPPING_VALID_MASK	,	V_77
"kfd: cp queue preemption time out (%dms)\n"	,	L_6
mec	,	V_58
TCP_WATCH_CNTL_BITS	,	V_190
rlc_fw	,	V_236
kgd_address_watch_disable	,	F_66
mem	,	V_35
CP_HQD_PQ_WPTR_POLL_ADDR_HI	,	V_144
CP_HQD_ATOMIC1_PREOP_HI	,	V_134
ADDRESS_WATCH_REG_ADDR_LO	,	V_208
radeon_bo_reserve	,	F_19
sdma_rlc_rb_rptr_addr_hi	,	V_171
value	,	V_55
TIME_STAMP_INT_ENABLE	,	V_88
u32All	,	V_193
bitfields	,	V_194
temp	,	V_183
readl	,	F_35
SH_MEM_CONFIG	,	V_71
PIPEID	,	F_37
writel	,	F_33
sdma_rlc_virtual_addr	,	V_163
radeon_firmware_header	,	V_223
kgd2kfd_init	,	V_3
srbm_mutex	,	V_62
probe	,	V_10
lock_srbm	,	F_36
cp_hqd_ib_base_addr_lo	,	V_117
CP_HQD_IB_BASE_ADDR_HI	,	V_118
VM_INVALIDATE_REQUEST	,	V_221
radeon_bo_unreserve	,	F_22
compute_vmid_bitmap	,	V_16
sclk	,	V_53
SQ_CMD	,	V_214
kgd2kfd_calls	,	V_2
acquire_queue	,	F_44
pm	,	V_49
radeon_kfd_resume	,	F_13
cpu_relax	,	F_48
