Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Tue Dec  1 22:08:34 2020
| Host         : ISTDLAB34-PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (62)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (62)
--------------------------------
 There are 62 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.452        0.000                      0                  854        0.152        0.000                      0                  854        4.500        0.000                       0                   370  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               4.452        0.000                      0                  854        0.152        0.000                      0                  854        4.500        0.000                       0                   370  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        4.452ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.152ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.452ns  (required time - arrival time)
  Source:                 game/M_bluepos_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/M_gamestate_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.561ns  (logic 1.850ns (33.268%)  route 3.711ns (66.732%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.899ns = ( 14.899 - 10.000 ) 
    Source Clock Delay      (SCD):    5.190ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=369, routed)         1.606     5.190    game/clk_IBUF_BUFG
    SLICE_X65Y75         FDRE                                         r  game/M_bluepos_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y75         FDRE (Prop_fdre_C_Q)         0.419     5.609 r  game/M_bluepos_q_reg[8]/Q
                         net (fo=6, routed)           1.502     7.111    game/M_bluepos_q_reg[15]_0[8]
    SLICE_X63Y74         LUT6 (Prop_lut6_I0_O)        0.299     7.410 r  game/M_gamestate_d2_carry_i_2/O
                         net (fo=1, routed)           0.000     7.410    game/M_gamestate_d2_carry_i_2_n_0
    SLICE_X63Y74         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.808 r  game/M_gamestate_d2_carry/CO[3]
                         net (fo=1, routed)           0.009     7.817    game/M_gamestate_d2_carry_n_0
    SLICE_X63Y75         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.974 f  game/M_gamestate_d2_carry__0/CO[1]
                         net (fo=6, routed)           1.028     9.002    game/M_gamestate_d2
    SLICE_X64Y72         LUT2 (Prop_lut2_I0_O)        0.329     9.331 f  game/M_gamestate_q[2]_i_4/O
                         net (fo=3, routed)           0.677    10.009    game/M_gamestate_q[2]_i_4_n_0
    SLICE_X64Y72         LUT6 (Prop_lut6_I3_O)        0.124    10.133 r  game/M_gamestate_q[2]_i_2/O
                         net (fo=1, routed)           0.494    10.627    game/M_gamestate_q[2]_i_2_n_0
    SLICE_X64Y72         LUT3 (Prop_lut3_I0_O)        0.124    10.751 r  game/M_gamestate_q[2]_i_1/O
                         net (fo=1, routed)           0.000    10.751    game/M_gamestate_q[2]_i_1_n_0
    SLICE_X64Y72         FDRE                                         r  game/M_gamestate_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=369, routed)         1.495    14.899    game/clk_IBUF_BUFG
    SLICE_X64Y72         FDRE                                         r  game/M_gamestate_q_reg[2]/C
                         clock pessimism              0.258    15.157    
                         clock uncertainty           -0.035    15.122    
    SLICE_X64Y72         FDRE (Setup_fdre_C_D)        0.081    15.203    game/M_gamestate_q_reg[2]
  -------------------------------------------------------------------
                         required time                         15.203    
                         arrival time                         -10.751    
  -------------------------------------------------------------------
                         slack                                  4.452    

Slack (MET) :             4.588ns  (required time - arrival time)
  Source:                 game/M_redpos_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/M_redpos_q_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.932ns  (logic 1.171ns (23.741%)  route 3.761ns (76.259%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 14.898 - 10.000 ) 
    Source Clock Delay      (SCD):    5.191ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=369, routed)         1.607     5.191    game/clk_IBUF_BUFG
    SLICE_X60Y73         FDRE                                         r  game/M_redpos_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y73         FDRE (Prop_fdre_C_Q)         0.478     5.669 f  game/M_redpos_q_reg[0]/Q
                         net (fo=3, routed)           0.629     6.298    game/red_OBUF[0]
    SLICE_X60Y74         LUT4 (Prop_lut4_I1_O)        0.295     6.593 f  game/M_redpos_q[15]_i_6/O
                         net (fo=1, routed)           0.670     7.263    game/M_redpos_q[15]_i_6_n_0
    SLICE_X60Y74         LUT5 (Prop_lut5_I4_O)        0.124     7.387 f  game/M_redpos_q[15]_i_5/O
                         net (fo=1, routed)           0.598     7.985    game/M_redpos_q[15]_i_5_n_0
    SLICE_X62Y76         LUT6 (Prop_lut6_I5_O)        0.124     8.109 r  game/M_redpos_q[15]_i_3/O
                         net (fo=8, routed)           1.300     9.409    game/M_redpos_q[15]_i_3_n_0
    SLICE_X60Y75         LUT5 (Prop_lut5_I0_O)        0.150     9.559 r  game/M_redpos_q[15]_i_1/O
                         net (fo=19, routed)          0.564    10.123    game/M_redpos_q[15]_i_1_n_0
    SLICE_X65Y76         FDRE                                         r  game/M_redpos_q_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=369, routed)         1.494    14.898    game/clk_IBUF_BUFG
    SLICE_X65Y76         FDRE                                         r  game/M_redpos_q_reg[10]/C
                         clock pessimism              0.258    15.156    
                         clock uncertainty           -0.035    15.121    
    SLICE_X65Y76         FDRE (Setup_fdre_C_CE)      -0.409    14.712    game/M_redpos_q_reg[10]
  -------------------------------------------------------------------
                         required time                         14.712    
                         arrival time                         -10.123    
  -------------------------------------------------------------------
                         slack                                  4.588    

Slack (MET) :             4.588ns  (required time - arrival time)
  Source:                 game/M_redpos_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/M_redpos_q_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.932ns  (logic 1.171ns (23.741%)  route 3.761ns (76.259%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 14.898 - 10.000 ) 
    Source Clock Delay      (SCD):    5.191ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=369, routed)         1.607     5.191    game/clk_IBUF_BUFG
    SLICE_X60Y73         FDRE                                         r  game/M_redpos_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y73         FDRE (Prop_fdre_C_Q)         0.478     5.669 f  game/M_redpos_q_reg[0]/Q
                         net (fo=3, routed)           0.629     6.298    game/red_OBUF[0]
    SLICE_X60Y74         LUT4 (Prop_lut4_I1_O)        0.295     6.593 f  game/M_redpos_q[15]_i_6/O
                         net (fo=1, routed)           0.670     7.263    game/M_redpos_q[15]_i_6_n_0
    SLICE_X60Y74         LUT5 (Prop_lut5_I4_O)        0.124     7.387 f  game/M_redpos_q[15]_i_5/O
                         net (fo=1, routed)           0.598     7.985    game/M_redpos_q[15]_i_5_n_0
    SLICE_X62Y76         LUT6 (Prop_lut6_I5_O)        0.124     8.109 r  game/M_redpos_q[15]_i_3/O
                         net (fo=8, routed)           1.300     9.409    game/M_redpos_q[15]_i_3_n_0
    SLICE_X60Y75         LUT5 (Prop_lut5_I0_O)        0.150     9.559 r  game/M_redpos_q[15]_i_1/O
                         net (fo=19, routed)          0.564    10.123    game/M_redpos_q[15]_i_1_n_0
    SLICE_X65Y76         FDRE                                         r  game/M_redpos_q_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=369, routed)         1.494    14.898    game/clk_IBUF_BUFG
    SLICE_X65Y76         FDRE                                         r  game/M_redpos_q_reg[1]/C
                         clock pessimism              0.258    15.156    
                         clock uncertainty           -0.035    15.121    
    SLICE_X65Y76         FDRE (Setup_fdre_C_CE)      -0.409    14.712    game/M_redpos_q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.712    
                         arrival time                         -10.123    
  -------------------------------------------------------------------
                         slack                                  4.588    

Slack (MET) :             4.588ns  (required time - arrival time)
  Source:                 game/M_redpos_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/M_redpos_q_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.932ns  (logic 1.171ns (23.741%)  route 3.761ns (76.259%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 14.898 - 10.000 ) 
    Source Clock Delay      (SCD):    5.191ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=369, routed)         1.607     5.191    game/clk_IBUF_BUFG
    SLICE_X60Y73         FDRE                                         r  game/M_redpos_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y73         FDRE (Prop_fdre_C_Q)         0.478     5.669 f  game/M_redpos_q_reg[0]/Q
                         net (fo=3, routed)           0.629     6.298    game/red_OBUF[0]
    SLICE_X60Y74         LUT4 (Prop_lut4_I1_O)        0.295     6.593 f  game/M_redpos_q[15]_i_6/O
                         net (fo=1, routed)           0.670     7.263    game/M_redpos_q[15]_i_6_n_0
    SLICE_X60Y74         LUT5 (Prop_lut5_I4_O)        0.124     7.387 f  game/M_redpos_q[15]_i_5/O
                         net (fo=1, routed)           0.598     7.985    game/M_redpos_q[15]_i_5_n_0
    SLICE_X62Y76         LUT6 (Prop_lut6_I5_O)        0.124     8.109 r  game/M_redpos_q[15]_i_3/O
                         net (fo=8, routed)           1.300     9.409    game/M_redpos_q[15]_i_3_n_0
    SLICE_X60Y75         LUT5 (Prop_lut5_I0_O)        0.150     9.559 r  game/M_redpos_q[15]_i_1/O
                         net (fo=19, routed)          0.564    10.123    game/M_redpos_q[15]_i_1_n_0
    SLICE_X65Y76         FDRE                                         r  game/M_redpos_q_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=369, routed)         1.494    14.898    game/clk_IBUF_BUFG
    SLICE_X65Y76         FDRE                                         r  game/M_redpos_q_reg[2]/C
                         clock pessimism              0.258    15.156    
                         clock uncertainty           -0.035    15.121    
    SLICE_X65Y76         FDRE (Setup_fdre_C_CE)      -0.409    14.712    game/M_redpos_q_reg[2]
  -------------------------------------------------------------------
                         required time                         14.712    
                         arrival time                         -10.123    
  -------------------------------------------------------------------
                         slack                                  4.588    

Slack (MET) :             4.588ns  (required time - arrival time)
  Source:                 game/M_redpos_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/M_redpos_q_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.932ns  (logic 1.171ns (23.741%)  route 3.761ns (76.259%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 14.898 - 10.000 ) 
    Source Clock Delay      (SCD):    5.191ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=369, routed)         1.607     5.191    game/clk_IBUF_BUFG
    SLICE_X60Y73         FDRE                                         r  game/M_redpos_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y73         FDRE (Prop_fdre_C_Q)         0.478     5.669 f  game/M_redpos_q_reg[0]/Q
                         net (fo=3, routed)           0.629     6.298    game/red_OBUF[0]
    SLICE_X60Y74         LUT4 (Prop_lut4_I1_O)        0.295     6.593 f  game/M_redpos_q[15]_i_6/O
                         net (fo=1, routed)           0.670     7.263    game/M_redpos_q[15]_i_6_n_0
    SLICE_X60Y74         LUT5 (Prop_lut5_I4_O)        0.124     7.387 f  game/M_redpos_q[15]_i_5/O
                         net (fo=1, routed)           0.598     7.985    game/M_redpos_q[15]_i_5_n_0
    SLICE_X62Y76         LUT6 (Prop_lut6_I5_O)        0.124     8.109 r  game/M_redpos_q[15]_i_3/O
                         net (fo=8, routed)           1.300     9.409    game/M_redpos_q[15]_i_3_n_0
    SLICE_X60Y75         LUT5 (Prop_lut5_I0_O)        0.150     9.559 r  game/M_redpos_q[15]_i_1/O
                         net (fo=19, routed)          0.564    10.123    game/M_redpos_q[15]_i_1_n_0
    SLICE_X65Y76         FDRE                                         r  game/M_redpos_q_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=369, routed)         1.494    14.898    game/clk_IBUF_BUFG
    SLICE_X65Y76         FDRE                                         r  game/M_redpos_q_reg[8]/C
                         clock pessimism              0.258    15.156    
                         clock uncertainty           -0.035    15.121    
    SLICE_X65Y76         FDRE (Setup_fdre_C_CE)      -0.409    14.712    game/M_redpos_q_reg[8]
  -------------------------------------------------------------------
                         required time                         14.712    
                         arrival time                         -10.123    
  -------------------------------------------------------------------
                         slack                                  4.588    

Slack (MET) :             4.608ns  (required time - arrival time)
  Source:                 game/M_redpos_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/M_redpos_q_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.948ns  (logic 1.040ns (21.020%)  route 3.908ns (78.980%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.897ns = ( 14.897 - 10.000 ) 
    Source Clock Delay      (SCD):    5.191ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=369, routed)         1.607     5.191    game/clk_IBUF_BUFG
    SLICE_X60Y76         FDRE                                         r  game/M_redpos_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y76         FDRE (Prop_fdre_C_Q)         0.518     5.709 f  game/M_redpos_q_reg[15]/Q
                         net (fo=5, routed)           0.759     6.468    game/red_OBUF[15]
    SLICE_X60Y74         LUT4 (Prop_lut4_I0_O)        0.124     6.592 f  game/M_redpos_q[15]_i_6/O
                         net (fo=1, routed)           0.670     7.262    game/M_redpos_q[15]_i_6_n_0
    SLICE_X60Y74         LUT5 (Prop_lut5_I4_O)        0.124     7.386 f  game/M_redpos_q[15]_i_5/O
                         net (fo=1, routed)           0.598     7.983    game/M_redpos_q[15]_i_5_n_0
    SLICE_X62Y76         LUT6 (Prop_lut6_I5_O)        0.124     8.107 r  game/M_redpos_q[15]_i_3/O
                         net (fo=8, routed)           1.300     9.408    game/M_redpos_q[15]_i_3_n_0
    SLICE_X60Y75         LUT5 (Prop_lut5_I0_O)        0.150     9.558 r  game/M_redpos_q[15]_i_1/O
                         net (fo=19, routed)          0.581    10.139    game/M_redpos_q[15]_i_1_n_0
    SLICE_X60Y73         FDRE                                         r  game/M_redpos_q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=369, routed)         1.493    14.897    game/clk_IBUF_BUFG
    SLICE_X60Y73         FDRE                                         r  game/M_redpos_q_reg[0]/C
                         clock pessimism              0.258    15.155    
                         clock uncertainty           -0.035    15.120    
    SLICE_X60Y73         FDRE (Setup_fdre_C_CE)      -0.373    14.747    game/M_redpos_q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.747    
                         arrival time                         -10.139    
  -------------------------------------------------------------------
                         slack                                  4.608    

Slack (MET) :             4.608ns  (required time - arrival time)
  Source:                 game/M_redpos_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/M_redpos_q_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.948ns  (logic 1.040ns (21.020%)  route 3.908ns (78.980%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.897ns = ( 14.897 - 10.000 ) 
    Source Clock Delay      (SCD):    5.191ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=369, routed)         1.607     5.191    game/clk_IBUF_BUFG
    SLICE_X60Y76         FDRE                                         r  game/M_redpos_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y76         FDRE (Prop_fdre_C_Q)         0.518     5.709 f  game/M_redpos_q_reg[15]/Q
                         net (fo=5, routed)           0.759     6.468    game/red_OBUF[15]
    SLICE_X60Y74         LUT4 (Prop_lut4_I0_O)        0.124     6.592 f  game/M_redpos_q[15]_i_6/O
                         net (fo=1, routed)           0.670     7.262    game/M_redpos_q[15]_i_6_n_0
    SLICE_X60Y74         LUT5 (Prop_lut5_I4_O)        0.124     7.386 f  game/M_redpos_q[15]_i_5/O
                         net (fo=1, routed)           0.598     7.983    game/M_redpos_q[15]_i_5_n_0
    SLICE_X62Y76         LUT6 (Prop_lut6_I5_O)        0.124     8.107 r  game/M_redpos_q[15]_i_3/O
                         net (fo=8, routed)           1.300     9.408    game/M_redpos_q[15]_i_3_n_0
    SLICE_X60Y75         LUT5 (Prop_lut5_I0_O)        0.150     9.558 r  game/M_redpos_q[15]_i_1/O
                         net (fo=19, routed)          0.581    10.139    game/M_redpos_q[15]_i_1_n_0
    SLICE_X60Y73         FDRE                                         r  game/M_redpos_q_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=369, routed)         1.493    14.897    game/clk_IBUF_BUFG
    SLICE_X60Y73         FDRE                                         r  game/M_redpos_q_reg[4]/C
                         clock pessimism              0.258    15.155    
                         clock uncertainty           -0.035    15.120    
    SLICE_X60Y73         FDRE (Setup_fdre_C_CE)      -0.373    14.747    game/M_redpos_q_reg[4]
  -------------------------------------------------------------------
                         required time                         14.747    
                         arrival time                         -10.139    
  -------------------------------------------------------------------
                         slack                                  4.608    

Slack (MET) :             4.608ns  (required time - arrival time)
  Source:                 game/M_redpos_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/M_redpos_q_reg[4]_lopt_replica/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.948ns  (logic 1.040ns (21.020%)  route 3.908ns (78.980%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.897ns = ( 14.897 - 10.000 ) 
    Source Clock Delay      (SCD):    5.191ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=369, routed)         1.607     5.191    game/clk_IBUF_BUFG
    SLICE_X60Y76         FDRE                                         r  game/M_redpos_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y76         FDRE (Prop_fdre_C_Q)         0.518     5.709 f  game/M_redpos_q_reg[15]/Q
                         net (fo=5, routed)           0.759     6.468    game/red_OBUF[15]
    SLICE_X60Y74         LUT4 (Prop_lut4_I0_O)        0.124     6.592 f  game/M_redpos_q[15]_i_6/O
                         net (fo=1, routed)           0.670     7.262    game/M_redpos_q[15]_i_6_n_0
    SLICE_X60Y74         LUT5 (Prop_lut5_I4_O)        0.124     7.386 f  game/M_redpos_q[15]_i_5/O
                         net (fo=1, routed)           0.598     7.983    game/M_redpos_q[15]_i_5_n_0
    SLICE_X62Y76         LUT6 (Prop_lut6_I5_O)        0.124     8.107 r  game/M_redpos_q[15]_i_3/O
                         net (fo=8, routed)           1.300     9.408    game/M_redpos_q[15]_i_3_n_0
    SLICE_X60Y75         LUT5 (Prop_lut5_I0_O)        0.150     9.558 r  game/M_redpos_q[15]_i_1/O
                         net (fo=19, routed)          0.581    10.139    game/M_redpos_q[15]_i_1_n_0
    SLICE_X60Y73         FDRE                                         r  game/M_redpos_q_reg[4]_lopt_replica/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=369, routed)         1.493    14.897    game/clk_IBUF_BUFG
    SLICE_X60Y73         FDRE                                         r  game/M_redpos_q_reg[4]_lopt_replica/C
                         clock pessimism              0.258    15.155    
                         clock uncertainty           -0.035    15.120    
    SLICE_X60Y73         FDRE (Setup_fdre_C_CE)      -0.373    14.747    game/M_redpos_q_reg[4]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.747    
                         arrival time                         -10.139    
  -------------------------------------------------------------------
                         slack                                  4.608    

Slack (MET) :             4.608ns  (required time - arrival time)
  Source:                 game/M_redpos_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/M_redpos_q_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.948ns  (logic 1.040ns (21.020%)  route 3.908ns (78.980%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.897ns = ( 14.897 - 10.000 ) 
    Source Clock Delay      (SCD):    5.191ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=369, routed)         1.607     5.191    game/clk_IBUF_BUFG
    SLICE_X60Y76         FDRE                                         r  game/M_redpos_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y76         FDRE (Prop_fdre_C_Q)         0.518     5.709 f  game/M_redpos_q_reg[15]/Q
                         net (fo=5, routed)           0.759     6.468    game/red_OBUF[15]
    SLICE_X60Y74         LUT4 (Prop_lut4_I0_O)        0.124     6.592 f  game/M_redpos_q[15]_i_6/O
                         net (fo=1, routed)           0.670     7.262    game/M_redpos_q[15]_i_6_n_0
    SLICE_X60Y74         LUT5 (Prop_lut5_I4_O)        0.124     7.386 f  game/M_redpos_q[15]_i_5/O
                         net (fo=1, routed)           0.598     7.983    game/M_redpos_q[15]_i_5_n_0
    SLICE_X62Y76         LUT6 (Prop_lut6_I5_O)        0.124     8.107 r  game/M_redpos_q[15]_i_3/O
                         net (fo=8, routed)           1.300     9.408    game/M_redpos_q[15]_i_3_n_0
    SLICE_X60Y75         LUT5 (Prop_lut5_I0_O)        0.150     9.558 r  game/M_redpos_q[15]_i_1/O
                         net (fo=19, routed)          0.581    10.139    game/M_redpos_q[15]_i_1_n_0
    SLICE_X60Y73         FDRE                                         r  game/M_redpos_q_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=369, routed)         1.493    14.897    game/clk_IBUF_BUFG
    SLICE_X60Y73         FDRE                                         r  game/M_redpos_q_reg[5]/C
                         clock pessimism              0.258    15.155    
                         clock uncertainty           -0.035    15.120    
    SLICE_X60Y73         FDRE (Setup_fdre_C_CE)      -0.373    14.747    game/M_redpos_q_reg[5]
  -------------------------------------------------------------------
                         required time                         14.747    
                         arrival time                         -10.139    
  -------------------------------------------------------------------
                         slack                                  4.608    

Slack (MET) :             4.608ns  (required time - arrival time)
  Source:                 game/M_redpos_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/M_redpos_q_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.948ns  (logic 1.040ns (21.020%)  route 3.908ns (78.980%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.897ns = ( 14.897 - 10.000 ) 
    Source Clock Delay      (SCD):    5.191ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=369, routed)         1.607     5.191    game/clk_IBUF_BUFG
    SLICE_X60Y76         FDRE                                         r  game/M_redpos_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y76         FDRE (Prop_fdre_C_Q)         0.518     5.709 f  game/M_redpos_q_reg[15]/Q
                         net (fo=5, routed)           0.759     6.468    game/red_OBUF[15]
    SLICE_X60Y74         LUT4 (Prop_lut4_I0_O)        0.124     6.592 f  game/M_redpos_q[15]_i_6/O
                         net (fo=1, routed)           0.670     7.262    game/M_redpos_q[15]_i_6_n_0
    SLICE_X60Y74         LUT5 (Prop_lut5_I4_O)        0.124     7.386 f  game/M_redpos_q[15]_i_5/O
                         net (fo=1, routed)           0.598     7.983    game/M_redpos_q[15]_i_5_n_0
    SLICE_X62Y76         LUT6 (Prop_lut6_I5_O)        0.124     8.107 r  game/M_redpos_q[15]_i_3/O
                         net (fo=8, routed)           1.300     9.408    game/M_redpos_q[15]_i_3_n_0
    SLICE_X60Y75         LUT5 (Prop_lut5_I0_O)        0.150     9.558 r  game/M_redpos_q[15]_i_1/O
                         net (fo=19, routed)          0.581    10.139    game/M_redpos_q[15]_i_1_n_0
    SLICE_X60Y73         FDRE                                         r  game/M_redpos_q_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=369, routed)         1.493    14.897    game/clk_IBUF_BUFG
    SLICE_X60Y73         FDRE                                         r  game/M_redpos_q_reg[6]/C
                         clock pessimism              0.258    15.155    
                         clock uncertainty           -0.035    15.120    
    SLICE_X60Y73         FDRE (Setup_fdre_C_CE)      -0.373    14.747    game/M_redpos_q_reg[6]
  -------------------------------------------------------------------
                         required time                         14.747    
                         arrival time                         -10.139    
  -------------------------------------------------------------------
                         slack                                  4.608    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 game/random_position/random/M_x_q_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/random_position/random/M_w_q_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.194%)  route 0.099ns (34.806%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=369, routed)         0.584     1.528    game/random_position/random/clk_IBUF_BUFG
    SLICE_X61Y80         FDRE                                         r  game/random_position/random/M_x_q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y80         FDRE (Prop_fdre_C_Q)         0.141     1.669 r  game/random_position/random/M_x_q_reg[18]/Q
                         net (fo=4, routed)           0.099     1.768    game/random_position/random/M_x_q[18]
    SLICE_X60Y80         LUT5 (Prop_lut5_I1_O)        0.045     1.813 r  game/random_position/random/M_w_q[18]_i_1/O
                         net (fo=1, routed)           0.000     1.813    game/random_position/random/M_w_q[18]_i_1_n_0
    SLICE_X60Y80         FDRE                                         r  game/random_position/random/M_w_q_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=369, routed)         0.851     2.041    game/random_position/random/clk_IBUF_BUFG
    SLICE_X60Y80         FDRE                                         r  game/random_position/random/M_w_q_reg[18]/C
                         clock pessimism             -0.501     1.541    
    SLICE_X60Y80         FDRE (Hold_fdre_C_D)         0.120     1.661    game/random_position/random/M_w_q_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.661    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 game/random_position/M_redpos_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/M_redpos_q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.186ns (64.545%)  route 0.102ns (35.455%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=369, routed)         0.580     1.524    game/random_position/clk_IBUF_BUFG
    SLICE_X59Y76         FDRE                                         r  game/random_position/M_redpos_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y76         FDRE (Prop_fdre_C_Q)         0.141     1.665 r  game/random_position/M_redpos_q_reg[12]/Q
                         net (fo=1, routed)           0.102     1.767    game/random_position/M_redpos_q_reg_n_0_[12]
    SLICE_X60Y76         LUT5 (Prop_lut5_I0_O)        0.045     1.812 r  game/random_position/M_redpos_q[12]_i_1/O
                         net (fo=1, routed)           0.000     1.812    game/random_position_n_9
    SLICE_X60Y76         FDRE                                         r  game/M_redpos_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=369, routed)         0.846     2.036    game/clk_IBUF_BUFG
    SLICE_X60Y76         FDRE                                         r  game/M_redpos_q_reg[12]/C
                         clock pessimism             -0.500     1.537    
    SLICE_X60Y76         FDRE (Hold_fdre_C_D)         0.120     1.657    game/M_redpos_q_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.657    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 game/random_position/random/M_x_q_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/random_position/random/M_w_q_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.186ns (64.293%)  route 0.103ns (35.707%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=369, routed)         0.583     1.527    game/random_position/random/clk_IBUF_BUFG
    SLICE_X65Y77         FDRE                                         r  game/random_position/random/M_x_q_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y77         FDRE (Prop_fdre_C_Q)         0.141     1.668 r  game/random_position/random/M_x_q_reg[24]/Q
                         net (fo=2, routed)           0.103     1.771    game/random_position/random/M_x_q[24]
    SLICE_X64Y77         LUT3 (Prop_lut3_I1_O)        0.045     1.816 r  game/random_position/random/M_w_q[24]_i_1/O
                         net (fo=1, routed)           0.000     1.816    game/random_position/random/M_w_q[24]_i_1_n_0
    SLICE_X64Y77         FDRE                                         r  game/random_position/random/M_w_q_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=369, routed)         0.850     2.040    game/random_position/random/clk_IBUF_BUFG
    SLICE_X64Y77         FDRE                                         r  game/random_position/random/M_w_q_reg[24]/C
                         clock pessimism             -0.501     1.540    
    SLICE_X64Y77         FDRE (Hold_fdre_C_D)         0.121     1.661    game/random_position/random/M_w_q_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.661    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 game/random_position/random/M_z_q_reg[25]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/random_position/random/M_y_q_reg[25]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.397%)  route 0.059ns (31.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=369, routed)         0.583     1.527    game/random_position/random/clk_IBUF_BUFG
    SLICE_X58Y79         FDSE                                         r  game/random_position/random/M_z_q_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y79         FDSE (Prop_fdse_C_Q)         0.128     1.655 r  game/random_position/random/M_z_q_reg[25]/Q
                         net (fo=1, routed)           0.059     1.714    game/random_position/random/M_z_q[25]
    SLICE_X59Y79         FDSE                                         r  game/random_position/random/M_y_q_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=369, routed)         0.850     2.040    game/random_position/random/clk_IBUF_BUFG
    SLICE_X59Y79         FDSE                                         r  game/random_position/random/M_y_q_reg[25]/C
                         clock pessimism             -0.501     1.540    
    SLICE_X59Y79         FDSE (Hold_fdse_C_D)         0.016     1.556    game/random_position/random/M_y_q_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.714    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 game/random_position/random/M_z_q_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/random_position/random/M_y_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.128ns (66.728%)  route 0.064ns (33.272%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=369, routed)         0.583     1.527    game/random_position/random/clk_IBUF_BUFG
    SLICE_X58Y79         FDSE                                         r  game/random_position/random/M_z_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y79         FDSE (Prop_fdse_C_Q)         0.128     1.655 r  game/random_position/random/M_z_q_reg[6]/Q
                         net (fo=1, routed)           0.064     1.719    game/random_position/random/M_z_q[6]
    SLICE_X59Y79         FDRE                                         r  game/random_position/random/M_y_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=369, routed)         0.850     2.040    game/random_position/random/clk_IBUF_BUFG
    SLICE_X59Y79         FDRE                                         r  game/random_position/random/M_y_q_reg[6]/C
                         clock pessimism             -0.501     1.540    
    SLICE_X59Y79         FDRE (Hold_fdre_C_D)         0.019     1.559    game/random_position/random/M_y_q_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.719    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 game/random_position/random/M_y_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/random_position/random/M_x_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.397%)  route 0.059ns (31.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=369, routed)         0.556     1.500    game/random_position/random/clk_IBUF_BUFG
    SLICE_X57Y78         FDRE                                         r  game/random_position/random/M_y_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y78         FDRE (Prop_fdre_C_Q)         0.128     1.628 r  game/random_position/random/M_y_q_reg[3]/Q
                         net (fo=1, routed)           0.059     1.687    game/random_position/random/M_y_q[3]
    SLICE_X56Y78         FDRE                                         r  game/random_position/random/M_x_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=369, routed)         0.822     2.012    game/random_position/random/clk_IBUF_BUFG
    SLICE_X56Y78         FDRE                                         r  game/random_position/random/M_x_q_reg[3]/C
                         clock pessimism             -0.500     1.513    
    SLICE_X56Y78         FDRE (Hold_fdre_C_D)         0.009     1.522    game/random_position/random/M_x_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.522    
                         arrival time                           1.687    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 game/random_position/random/M_x_q_reg[10]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/random_position/random/M_w_q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.186ns (61.717%)  route 0.115ns (38.283%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=369, routed)         0.582     1.526    game/random_position/random/clk_IBUF_BUFG
    SLICE_X61Y78         FDSE                                         r  game/random_position/random/M_x_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y78         FDSE (Prop_fdse_C_Q)         0.141     1.667 r  game/random_position/random/M_x_q_reg[10]/Q
                         net (fo=4, routed)           0.115     1.782    game/random_position/random/M_x_q[10]
    SLICE_X60Y78         LUT5 (Prop_lut5_I4_O)        0.045     1.827 r  game/random_position/random/M_w_q[10]_i_1/O
                         net (fo=1, routed)           0.000     1.827    game/random_position/random/M_w_q[10]_i_1_n_0
    SLICE_X60Y78         FDRE                                         r  game/random_position/random/M_w_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=369, routed)         0.850     2.039    game/random_position/random/clk_IBUF_BUFG
    SLICE_X60Y78         FDRE                                         r  game/random_position/random/M_w_q_reg[10]/C
                         clock pessimism             -0.501     1.539    
    SLICE_X60Y78         FDRE (Hold_fdre_C_D)         0.121     1.660    game/random_position/random/M_w_q_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.660    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 game/random_position/random/M_y_q_reg[19]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/random_position/random/M_x_q_reg[19]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.895%)  route 0.116ns (45.105%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=369, routed)         0.582     1.526    game/random_position/random/clk_IBUF_BUFG
    SLICE_X58Y78         FDSE                                         r  game/random_position/random/M_y_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y78         FDSE (Prop_fdse_C_Q)         0.141     1.667 r  game/random_position/random/M_y_q_reg[19]/Q
                         net (fo=1, routed)           0.116     1.783    game/random_position/random/M_y_q[19]
    SLICE_X59Y78         FDSE                                         r  game/random_position/random/M_x_q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=369, routed)         0.850     2.039    game/random_position/random/clk_IBUF_BUFG
    SLICE_X59Y78         FDSE                                         r  game/random_position/random/M_x_q_reg[19]/C
                         clock pessimism             -0.501     1.539    
    SLICE_X59Y78         FDSE (Hold_fdse_C_D)         0.075     1.614    game/random_position/random/M_x_q_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.783    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 game/random_position/random/M_w_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/random_position/random/M_z_q_reg[16]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.164ns (70.995%)  route 0.067ns (29.005%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=369, routed)         0.583     1.527    game/random_position/random/clk_IBUF_BUFG
    SLICE_X64Y78         FDRE                                         r  game/random_position/random/M_w_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y78         FDRE (Prop_fdre_C_Q)         0.164     1.691 r  game/random_position/random/M_w_q_reg[16]/Q
                         net (fo=2, routed)           0.067     1.758    game/random_position/random/M_w_q_reg_n_0_[16]
    SLICE_X64Y78         FDSE                                         r  game/random_position/random/M_z_q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=369, routed)         0.851     2.041    game/random_position/random/clk_IBUF_BUFG
    SLICE_X64Y78         FDSE                                         r  game/random_position/random/M_z_q_reg[16]/C
                         clock pessimism             -0.515     1.527    
    SLICE_X64Y78         FDSE (Hold_fdse_C_D)         0.060     1.587    game/random_position/random/M_z_q_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.758    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 game/random_position/random/M_w_q_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/random_position/random/M_z_q_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.164ns (70.995%)  route 0.067ns (29.005%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=369, routed)         0.584     1.528    game/random_position/random/clk_IBUF_BUFG
    SLICE_X60Y80         FDRE                                         r  game/random_position/random/M_w_q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y80         FDRE (Prop_fdre_C_Q)         0.164     1.692 r  game/random_position/random/M_w_q_reg[18]/Q
                         net (fo=2, routed)           0.067     1.759    game/random_position/random/M_w_q_reg_n_0_[18]
    SLICE_X60Y80         FDRE                                         r  game/random_position/random/M_z_q_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=369, routed)         0.851     2.041    game/random_position/random/clk_IBUF_BUFG
    SLICE_X60Y80         FDRE                                         r  game/random_position/random/M_z_q_reg[18]/C
                         clock pessimism             -0.514     1.528    
    SLICE_X60Y80         FDRE (Hold_fdre_C_D)         0.060     1.588    game/random_position/random/M_z_q_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.759    
  -------------------------------------------------------------------
                         slack                                  0.171    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y77   game/M_bluenum_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y77   game/M_bluenum_q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y77   game/M_bluenum_q_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y77   game/M_bluenum_q_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y66   game/M_count_q_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y66   game/M_count_q_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y66   game/M_count_q_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y66   game/M_count_q_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y67   game/M_count_q_reg[8]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y73   game/M_gamestate_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y73   game/M_godmode_q_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y76   game/M_redpos_q_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y76   game/random_position/M_redpos_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y76   game/random_position/M_redpos_q_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y76   game/random_position/M_redpos_q_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y78   game/random_position/random/M_w_q_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y78   game/random_position/random/M_w_q_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y78   game/random_position/random/M_w_q_reg[19]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y78   game/random_position/random/M_w_q_reg[22]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y68   game/M_scoremem_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y69   game/M_scoremem_q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y68   game/M_scoremem_q_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y68   game/M_scoremem_q_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y68   game/M_scoremem_q_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y68   game/M_scoremem_q_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y69   game/M_scoremem_q_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y69   game/M_scoremem_q_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y68   game/M_speed_q_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y68   game/M_speed_q_reg[14]/C



