0.6
2019.1
May 24 2019
15:06:07
D:/Documents/CMPE 140/cmpe_140-assignment-8/assignment_8/Factorial/CLA_Adder.v,1588064189,verilog,,D:/Documents/CMPE 140/cmpe_140-assignment-8/assignment_8/Factorial/CarryLookBlock.v,,CLA_Adder,,,,,,,,
D:/Documents/CMPE 140/cmpe_140-assignment-8/assignment_8/Factorial/CarryLookBlock.v,1588064189,verilog,,D:/Documents/CMPE 140/cmpe_140-assignment-8/assignment_8/Factorial/Comparator.v,,CarryLookBlock,,,,,,,,
D:/Documents/CMPE 140/cmpe_140-assignment-8/assignment_8/Factorial/Comparator.v,1588064189,verilog,,D:/Documents/CMPE 140/cmpe_140-assignment-8/assignment_8/Factorial/D_Register.v,,comparator,,,,,,,,
D:/Documents/CMPE 140/cmpe_140-assignment-8/assignment_8/Factorial/D_Register.v,1588064189,verilog,,D:/Documents/CMPE 140/cmpe_140-assignment-8/assignment_8/Lab_5.srcs/sources_1/new/Factorial Accelerator.v,,D_Register,,,,,,,,
D:/Documents/CMPE 140/cmpe_140-assignment-8/assignment_8/Factorial/Factorial.v,1588064189,verilog,,D:/Documents/CMPE 140/cmpe_140-assignment-8/assignment_8/Factorial/Factorial_CU.v,,Factorial,,,,,,,,
D:/Documents/CMPE 140/cmpe_140-assignment-8/assignment_8/Factorial/Factorial_CU.v,1588064189,verilog,,D:/Documents/CMPE 140/cmpe_140-assignment-8/assignment_8/Factorial/Factorial_DP.v,,Factorial_CU,,,,,,,,
D:/Documents/CMPE 140/cmpe_140-assignment-8/assignment_8/Factorial/Factorial_DP.v,1588064189,verilog,,D:/Documents/CMPE 140/cmpe_140-assignment-8/assignment_8/Lab_5.srcs/sources_1/new/Gate.v,,Factorial_DP,,,,,,,,
D:/Documents/CMPE 140/cmpe_140-assignment-8/assignment_8/Factorial/HalfAdder.v,1588064189,verilog,,D:/Documents/CMPE 140/cmpe_140-assignment-8/assignment_8/Lab_5.srcs/sources_1/new/Hazard_CU.v,,HalfAdder,,,,,,,,
D:/Documents/CMPE 140/cmpe_140-assignment-8/assignment_8/Factorial/Parallel_Multiplier.v,1588064189,verilog,,D:/Documents/CMPE 140/cmpe_140-assignment-8/assignment_8/Lab_5.srcs/sources_1/new/PilelinedProcessor.v,,Parallel_Multiplier,,,,,,,,
D:/Documents/CMPE 140/cmpe_140-assignment-8/assignment_8/Factorial/XOR.v,1588064189,verilog,,D:/Documents/CMPE 140/cmpe_140-assignment-8/assignment_8/single_cycle_mips_source_initial/datapath/adder.v,,XOR,,,,,,,,
D:/Documents/CMPE 140/cmpe_140-assignment-8/assignment_8/Factorial/up_down_counter.v,1588064189,verilog,,D:/Documents/CMPE 140/cmpe_140-assignment-8/assignment_8/Lab_5.srcs/sim_3/new/tb_SOC.v,,cnt,,,,,,,,
D:/Documents/CMPE 140/cmpe_140-assignment-8/assignment_8/Lab_5.sim/sim_3/behav/xsim/glbl.v,1588064189,verilog,,,,glbl,,,,,,,,
D:/Documents/CMPE 140/cmpe_140-assignment-8/assignment_8/Lab_5.srcs/sim_3/new/tb_SOC.v,1588112072,verilog,,,,tb_SOC,,,,,,,,
D:/Documents/CMPE 140/cmpe_140-assignment-8/assignment_8/Lab_5.srcs/sources_1/new/Factorial Accelerator.v,1588091974,verilog,,D:/Documents/CMPE 140/cmpe_140-assignment-8/assignment_8/Factorial/Factorial.v,,FactorialAccelerator,,,,,,,,
D:/Documents/CMPE 140/cmpe_140-assignment-8/assignment_8/Lab_5.srcs/sources_1/new/Gate.v,1588091832,verilog,,D:/Documents/CMPE 140/cmpe_140-assignment-8/assignment_8/Factorial/HalfAdder.v,,Gate,,,,,,,,
D:/Documents/CMPE 140/cmpe_140-assignment-8/assignment_8/Lab_5.srcs/sources_1/new/Hazard_CU.v,1588708759,verilog,,D:/Documents/CMPE 140/cmpe_140-assignment-8/assignment_8/Factorial/Parallel_Multiplier.v,,Hazard_CU,,,,,,,,
D:/Documents/CMPE 140/cmpe_140-assignment-8/assignment_8/Lab_5.srcs/sources_1/new/PilelinedProcessor.v,1588704485,verilog,,D:/Documents/CMPE 140/cmpe_140-assignment-8/assignment_8/Lab_5.srcs/sources_1/new/SRLatch.v,,PilelinedProcessor,,,,,,,,
D:/Documents/CMPE 140/cmpe_140-assignment-8/assignment_8/Lab_5.srcs/sources_1/new/SRLatch.v,1588111348,verilog,,D:/Documents/CMPE 140/cmpe_140-assignment-8/assignment_8/Factorial/XOR.v,,SRLatch,,,,,,,,
D:/Documents/CMPE 140/cmpe_140-assignment-8/assignment_8/Lab_5.srcs/sources_1/new/SingleCycleMips.v,1588064189,verilog,,D:/Documents/CMPE 140/cmpe_140-assignment-8/assignment_8/Factorial/XOR.v,,SingleCycleMips,,,,,,,,
D:/Documents/CMPE 140/cmpe_140-assignment-8/assignment_8/Lab_5.srcs/sources_1/new/fact_ad.v,1588064189,verilog,,D:/Documents/CMPE 140/cmpe_140-assignment-8/assignment_8/Lab_5.srcs/sources_1/new/gpio.v,,fact_ad,,,,,,,,
D:/Documents/CMPE 140/cmpe_140-assignment-8/assignment_8/Lab_5.srcs/sources_1/new/gpio.v,1588094998,verilog,,D:/Documents/CMPE 140/cmpe_140-assignment-8/assignment_8/Lab_5.srcs/sources_1/new/gpio_ad.v,,GPIO,,,,,,,,
D:/Documents/CMPE 140/cmpe_140-assignment-8/assignment_8/Lab_5.srcs/sources_1/new/gpio_ad.v,1588064189,verilog,,D:/Documents/CMPE 140/cmpe_140-assignment-8/assignment_8/single_cycle_mips_source_initial/memory/imem.v,,gpio_ad,,,,,,,,
D:/Documents/CMPE 140/cmpe_140-assignment-8/assignment_8/Lab_5.srcs/sources_1/new/main_ad.v,1588108276,verilog,,D:/Documents/CMPE 140/cmpe_140-assignment-8/assignment_8/single_cycle_mips_source_initial/control_unit/maindec.v,,main_ad,,,,,,,,
D:/Documents/CMPE 140/cmpe_140-assignment-8/assignment_8/Lab_5.srcs/sources_1/new/mipsPilelined.v,1588709536,verilog,,D:/Documents/CMPE 140/cmpe_140-assignment-8/assignment_8/single_cycle_mips_source_initial/datapath/mux2.v,,mipsPilelined,,,,,,,,
D:/Documents/CMPE 140/cmpe_140-assignment-8/assignment_8/Lab_5.srcs/sources_1/new/pc_reg_withStall.v,1588707650,verilog,,D:/Documents/CMPE 140/cmpe_140-assignment-8/assignment_8/Lab_5.srcs/sources_1/new/pipelined_DP.v,,pc_reg_withStall,,,,,,,,
D:/Documents/CMPE 140/cmpe_140-assignment-8/assignment_8/Lab_5.srcs/sources_1/new/pipelined_DP.v,1588711525,verilog,,D:/Documents/CMPE 140/cmpe_140-assignment-8/assignment_8/Lab_5.srcs/sources_1/new/reg_D.v,,pipelined_DP,,,,,,,,
D:/Documents/CMPE 140/cmpe_140-assignment-8/assignment_8/Lab_5.srcs/sources_1/new/reg_D.v,1588709817,verilog,,D:/Documents/CMPE 140/cmpe_140-assignment-8/assignment_8/Lab_5.srcs/sources_1/new/reg_E.v,,reg_D,,,,,,,,
D:/Documents/CMPE 140/cmpe_140-assignment-8/assignment_8/Lab_5.srcs/sources_1/new/reg_E.v,1588677427,verilog,,D:/Documents/CMPE 140/cmpe_140-assignment-8/assignment_8/Lab_5.srcs/sources_1/new/reg_F.v,,reg_E,,,,,,,,
D:/Documents/CMPE 140/cmpe_140-assignment-8/assignment_8/Lab_5.srcs/sources_1/new/reg_F.v,1588670998,verilog,,D:/Documents/CMPE 140/cmpe_140-assignment-8/assignment_8/Lab_5.srcs/sources_1/new/reg_M.v,,reg_F,,,,,,,,
D:/Documents/CMPE 140/cmpe_140-assignment-8/assignment_8/Lab_5.srcs/sources_1/new/reg_M.v,1588711487,verilog,,D:/Documents/CMPE 140/cmpe_140-assignment-8/assignment_8/single_cycle_mips_source_initial/datapath/regfile.v,,reg_M,,,,,,,,
D:/Documents/CMPE 140/cmpe_140-assignment-8/assignment_8/Lab_5.srcs/sources_1/new/soc.v,1588704343,verilog,,D:/Documents/CMPE 140/cmpe_140-assignment-8/assignment_8/Factorial/up_down_counter.v,,soc,,,,,,,,
D:/Documents/CMPE 140/cmpe_140-assignment-8/assignment_8/single_cycle_mips_source_initial/control_unit/auxdec.v,1588064189,verilog,,D:/Documents/CMPE 140/cmpe_140-assignment-8/assignment_8/single_cycle_mips_source_initial/control_unit/controlunit.v,,auxdec,,,,,,,,
D:/Documents/CMPE 140/cmpe_140-assignment-8/assignment_8/single_cycle_mips_source_initial/control_unit/controlunit.v,1588064189,verilog,,D:/Documents/CMPE 140/cmpe_140-assignment-8/assignment_8/single_cycle_mips_source_initial/memory/dmem.v,,controlunit,,,,,,,,
D:/Documents/CMPE 140/cmpe_140-assignment-8/assignment_8/single_cycle_mips_source_initial/control_unit/maindec.v,1588064189,verilog,,D:/Documents/CMPE 140/cmpe_140-assignment-8/assignment_8/Lab_5.srcs/sources_1/new/mipsPilelined.v,,maindec,,,,,,,,
D:/Documents/CMPE 140/cmpe_140-assignment-8/assignment_8/single_cycle_mips_source_initial/datapath/adder.v,1588064189,verilog,,D:/Documents/CMPE 140/cmpe_140-assignment-8/assignment_8/single_cycle_mips_source_initial/datapath/alu.v,,adder,,,,,,,,
D:/Documents/CMPE 140/cmpe_140-assignment-8/assignment_8/single_cycle_mips_source_initial/datapath/alu.v,1588710959,verilog,,D:/Documents/CMPE 140/cmpe_140-assignment-8/assignment_8/single_cycle_mips_source_initial/control_unit/auxdec.v,,alu,,,,,,,,
D:/Documents/CMPE 140/cmpe_140-assignment-8/assignment_8/single_cycle_mips_source_initial/datapath/datapath.v,1588064189,verilog,,D:/Documents/CMPE 140/cmpe_140-assignment-8/assignment_8/single_cycle_mips_source_initial/memory/dmem.v,,datapath,,,,,,,,
D:/Documents/CMPE 140/cmpe_140-assignment-8/assignment_8/single_cycle_mips_source_initial/datapath/dreg.v,1588064189,verilog,,D:/Documents/CMPE 140/cmpe_140-assignment-8/assignment_8/Lab_5.srcs/sources_1/new/fact_ad.v,,dreg,,,,,,,,
D:/Documents/CMPE 140/cmpe_140-assignment-8/assignment_8/single_cycle_mips_source_initial/datapath/mux2.v,1588064189,verilog,,D:/Documents/CMPE 140/cmpe_140-assignment-8/assignment_8/single_cycle_mips_source_initial/datapath/mux4.v,,mux2,,,,,,,,
D:/Documents/CMPE 140/cmpe_140-assignment-8/assignment_8/single_cycle_mips_source_initial/datapath/mux4.v,1588064189,verilog,,D:/Documents/CMPE 140/cmpe_140-assignment-8/assignment_8/Lab_5.srcs/sources_1/new/pc_reg_withStall.v,,mux4,,,,,,,,
D:/Documents/CMPE 140/cmpe_140-assignment-8/assignment_8/single_cycle_mips_source_initial/datapath/prod_reg.v,1588064189,verilog,,D:/Documents/CMPE 140/cmpe_140-assignment-8/assignment_8/single_cycle_mips_source_initial/datapath/regfile.v,,prod_reg,,,,,,,,
D:/Documents/CMPE 140/cmpe_140-assignment-8/assignment_8/single_cycle_mips_source_initial/datapath/regfile.v,1588064189,verilog,,D:/Documents/CMPE 140/cmpe_140-assignment-8/assignment_8/single_cycle_mips_source_initial/datapath/signext.v,,regfile,,,,,,,,
D:/Documents/CMPE 140/cmpe_140-assignment-8/assignment_8/single_cycle_mips_source_initial/datapath/signext.v,1588064189,verilog,,D:/Documents/CMPE 140/cmpe_140-assignment-8/assignment_8/Lab_5.srcs/sources_1/new/soc.v,,signext,,,,,,,,
D:/Documents/CMPE 140/cmpe_140-assignment-8/assignment_8/single_cycle_mips_source_initial/memory/dmem.v,1588064189,verilog,,D:/Documents/CMPE 140/cmpe_140-assignment-8/assignment_8/Lab_5.srcs/sources_1/new/fact_ad.v,,dmem,,,,,,,,
D:/Documents/CMPE 140/cmpe_140-assignment-8/assignment_8/single_cycle_mips_source_initial/memory/imem.v,1588064189,verilog,,D:/Documents/CMPE 140/cmpe_140-assignment-8/assignment_8/Lab_5.srcs/sources_1/new/main_ad.v,,imem,,,,,,,,
D:/Documents/CMPE 140/cmpe_140-assignment-8/assignment_8/single_cycle_mips_source_initial/mips/mips.v,1588064189,verilog,,D:/Documents/CMPE 140/cmpe_140-assignment-8/assignment_8/single_cycle_mips_source_initial/datapath/mux2.v,,mips,,,,,,,,
