Implementation;Compile;RootName:code_6_a
Implementation;Compile||(null)||Please refer to the log file for details about 4 Warning(s)||code_6_a_compile_log.rpt;liberoaction://open_report/file/code_6_a_compile_log.rpt||(null);(null)
HelpInfo,C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\html,fpgahelp.qhc,errormessages.mp,C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\bin\mbin\assistant
Implementation;Synthesis;RootName:code_3_b
Implementation;Synthesis||null||@N: Running in 64-bit mode||code_3_b.srr(11);liberoaction://cross_probe/hdl/file/'D:\Trainee\APK\AHWR interlock\synthesis\code_3_b.srr'/linenumber/11||null;null
Implementation;Synthesis||null||@N: Running in 64-bit mode||code_3_b.srr(15);liberoaction://cross_probe/hdl/file/'D:\Trainee\APK\AHWR interlock\synthesis\code_3_b.srr'/linenumber/15||null;null
Implementation;Synthesis|| CD720 ||@N: Setting time resolution to ps||code_3_b.srr(18);liberoaction://cross_probe/hdl/file/'D:\Trainee\APK\AHWR interlock\synthesis\code_3_b.srr'/linenumber/18||std.vhd(146);liberoaction://cross_probe/hdl/file/'C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\vhd2008\std.vhd'/linenumber/146
Implementation;Synthesis||null||@N: Top entity is set to code_3_b.||code_3_b.srr(19);liberoaction://cross_probe/hdl/file/'D:\Trainee\APK\AHWR interlock\synthesis\code_3_b.srr'/linenumber/19||code_3_b.vhd(23);liberoaction://cross_probe/hdl/file/'D:\Trainee\APK\AHWR interlock\hdl\code_3_b.vhd'/linenumber/23
Implementation;Synthesis|| CD231 ||@N: Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".||code_3_b.srr(27);liberoaction://cross_probe/hdl/file/'D:\Trainee\APK\AHWR interlock\synthesis\code_3_b.srr'/linenumber/27||std1164.vhd(890);liberoaction://cross_probe/hdl/file/'C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\vhd2008\std1164.vhd'/linenumber/890
Implementation;Synthesis|| CD630 ||@N: Synthesizing work.code_3_b.architecture_code_3_b.||code_3_b.srr(28);liberoaction://cross_probe/hdl/file/'D:\Trainee\APK\AHWR interlock\synthesis\code_3_b.srr'/linenumber/28||code_3_b.vhd(23);liberoaction://cross_probe/hdl/file/'D:\Trainee\APK\AHWR interlock\hdl\code_3_b.vhd'/linenumber/23
Implementation;Synthesis||null||@N: Running in 64-bit mode||code_3_b.srr(40);liberoaction://cross_probe/hdl/file/'D:\Trainee\APK\AHWR interlock\synthesis\code_3_b.srr'/linenumber/40||null;null
Implementation;Synthesis||null||@N: Running in 64-bit mode||code_3_b.srr(61);liberoaction://cross_probe/hdl/file/'D:\Trainee\APK\AHWR interlock\synthesis\code_3_b.srr'/linenumber/61||null;null
Implementation;Synthesis|| MF248 ||@N: Running in 64-bit mode.||code_3_b.srr(83);liberoaction://cross_probe/hdl/file/'D:\Trainee\APK\AHWR interlock\synthesis\code_3_b.srr'/linenumber/83||null;null
Implementation;Synthesis|| MF667 ||@N: Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.)||code_3_b.srr(84);liberoaction://cross_probe/hdl/file/'D:\Trainee\APK\AHWR interlock\synthesis\code_3_b.srr'/linenumber/84||null;null
Implementation;Synthesis|| BN225 ||@N: Writing default property annotation file D:\Trainee\APK\AHWR interlock\synthesis\code_3_b.sap.||code_3_b.srr(105);liberoaction://cross_probe/hdl/file/'D:\Trainee\APK\AHWR interlock\synthesis\code_3_b.srr'/linenumber/105||null;null
Implementation;Synthesis|| MF248 ||@N: Running in 64-bit mode.||code_3_b.srr(130);liberoaction://cross_probe/hdl/file/'D:\Trainee\APK\AHWR interlock\synthesis\code_3_b.srr'/linenumber/130||null;null
Implementation;Synthesis|| MF667 ||@N: Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.)||code_3_b.srr(131);liberoaction://cross_probe/hdl/file/'D:\Trainee\APK\AHWR interlock\synthesis\code_3_b.srr'/linenumber/131||null;null
Implementation;Synthesis|| MT320 ||@N: This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.||code_3_b.srr(236);liberoaction://cross_probe/hdl/file/'D:\Trainee\APK\AHWR interlock\synthesis\code_3_b.srr'/linenumber/236||null;null
Implementation;Synthesis|| MT322 ||@N: Clock constraints include only register-to-register paths associated with each individual clock.||code_3_b.srr(238);liberoaction://cross_probe/hdl/file/'D:\Trainee\APK\AHWR interlock\synthesis\code_3_b.srr'/linenumber/238||null;null
