# //  Questa Sim-64
# //  Version 2024.2 linux_x86_64 May 20 2024
# //
# // Unpublished work. Copyright 2024 Siemens
# //
# // This material contains trade secrets or otherwise confidential information
# // owned by Siemens Industry Software Inc. or its affiliates (collectively,
# // "SISW"), or its licensors. Access to and use of this information is strictly
# // limited as set forth in the Customer's applicable agreements with SISW.
# //
# // This material may not be copied, distributed, or otherwise disclosed outside
# // of the Customer's facilities without the express written permission of SISW,
# // and may not be used in any way not expressly authorized by SISW.
# //
project open /u/koushik/system_verilog/System-verilog/OR/OR_GATE.mpf
# Loading project OR_GATE
# Error opening /u/koushik/system_verilog/System-verilog/or.sv
# Path name '/u/koushik/system_verilog/System-verilog/or.sv' doesn't exist.
do run.do
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# QuestaSim-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 11:41:30 on Oct 16,2024
# vlog -reportprogress 300 or.sv 
# -- Compiling module OR
# 
# Top level modules:
# 	OR
# End time: 11:41:31 on Oct 16,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim OR 
# Start time: 11:41:31 on Oct 16,2024
# ** Note: (vsim-3812) Design is being optimized...
# Loading sv_std.std
# Loading work.OR(fast)
# default values a=x, b= z, c=x, d= 0, e=1, f= 0, g=0
#  or_gate output in_0 = 0, in_1 = 0, op = 0
#  or_gate output in_0 = 0, in_1 = 1, op = 1
#  or_gate output in_0 = 0, in_1 = x, op = x
#  or_gate output in_0 = 0, in_1 = z, op = x
#  or_gate output in_0 = 1, in_1 = 1, op = 1
#  or_gate output in_0 = 1, in_1 = x, op = 1
#  or_gate output in_0 = 1, in_1 = z, op = 1
#  or_gate output in_0 = x, in_1 = x, op = x
#  or_gate output in_0 = x, in_1 = z, op = x
#  or_gate output in_0 = z, in_1 = z, op = x
