#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sun Aug  4 11:03:57 2019
# Process ID: 1799
# Current directory: /home/zhengyuan/src/FPGA_Studio/10_ad9708_dma/dma_dac.runs/top_rst_clk_wiz_100M_0_synth_1
# Command line: vivado -log top_rst_clk_wiz_100M_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_rst_clk_wiz_100M_0.tcl
# Log file: /home/zhengyuan/src/FPGA_Studio/10_ad9708_dma/dma_dac.runs/top_rst_clk_wiz_100M_0_synth_1/top_rst_clk_wiz_100M_0.vds
# Journal file: /home/zhengyuan/src/FPGA_Studio/10_ad9708_dma/dma_dac.runs/top_rst_clk_wiz_100M_0_synth_1/vivado.jou
#-----------------------------------------------------------
source top_rst_clk_wiz_100M_0.tcl -notrace
