# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../T2.srcs/sources_1/new/black_cell.v" \
"../../../../T2.srcs/sources_1/new/generate_propagate.v" \
"../../../../T2.srcs/sources_1/new/prefix_adder_16bit.v" \
"../../../../T2.srcs/sim_1/new/tb_prefix_adder_16bit.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
