static inline struct ar100_clk *to_ar100_clk(struct clk_hw *hw)\r\n{\r\nreturn container_of(hw, struct ar100_clk, hw);\r\n}\r\nstatic unsigned long ar100_recalc_rate(struct clk_hw *hw,\r\nunsigned long parent_rate)\r\n{\r\nstruct ar100_clk *clk = to_ar100_clk(hw);\r\nu32 val = readl(clk->reg);\r\nint shift = (val >> SUN6I_AR100_SHIFT_SHIFT) & SUN6I_AR100_SHIFT_MASK;\r\nint div = (val >> SUN6I_AR100_DIV_SHIFT) & SUN6I_AR100_DIV_MASK;\r\nreturn (parent_rate >> shift) / (div + 1);\r\n}\r\nstatic long ar100_determine_rate(struct clk_hw *hw, unsigned long rate,\r\nunsigned long min_rate,\r\nunsigned long max_rate,\r\nunsigned long *best_parent_rate,\r\nstruct clk_hw **best_parent_clk)\r\n{\r\nint nparents = __clk_get_num_parents(hw->clk);\r\nlong best_rate = -EINVAL;\r\nint i;\r\n*best_parent_clk = NULL;\r\nfor (i = 0; i < nparents; i++) {\r\nunsigned long parent_rate;\r\nunsigned long tmp_rate;\r\nstruct clk *parent;\r\nunsigned long div;\r\nint shift;\r\nparent = clk_get_parent_by_index(hw->clk, i);\r\nparent_rate = __clk_get_rate(parent);\r\ndiv = DIV_ROUND_UP(parent_rate, rate);\r\nshift = ffs(div) - 1;\r\nif (shift > SUN6I_AR100_SHIFT_MAX)\r\nshift = SUN6I_AR100_SHIFT_MAX;\r\ndiv >>= shift;\r\nwhile (div > SUN6I_AR100_DIV_MAX) {\r\nshift++;\r\ndiv >>= 1;\r\nif (shift > SUN6I_AR100_SHIFT_MAX)\r\nbreak;\r\n}\r\nif (shift > SUN6I_AR100_SHIFT_MAX)\r\ncontinue;\r\ntmp_rate = (parent_rate >> shift) / div;\r\nif (!*best_parent_clk || tmp_rate > best_rate) {\r\n*best_parent_clk = __clk_get_hw(parent);\r\n*best_parent_rate = parent_rate;\r\nbest_rate = tmp_rate;\r\n}\r\n}\r\nreturn best_rate;\r\n}\r\nstatic int ar100_set_parent(struct clk_hw *hw, u8 index)\r\n{\r\nstruct ar100_clk *clk = to_ar100_clk(hw);\r\nu32 val = readl(clk->reg);\r\nif (index >= SUN6I_AR100_MAX_PARENTS)\r\nreturn -EINVAL;\r\nval &= ~(SUN6I_AR100_MUX_MASK << SUN6I_AR100_MUX_SHIFT);\r\nval |= (index << SUN6I_AR100_MUX_SHIFT);\r\nwritel(val, clk->reg);\r\nreturn 0;\r\n}\r\nstatic u8 ar100_get_parent(struct clk_hw *hw)\r\n{\r\nstruct ar100_clk *clk = to_ar100_clk(hw);\r\nreturn (readl(clk->reg) >> SUN6I_AR100_MUX_SHIFT) &\r\nSUN6I_AR100_MUX_MASK;\r\n}\r\nstatic int ar100_set_rate(struct clk_hw *hw, unsigned long rate,\r\nunsigned long parent_rate)\r\n{\r\nunsigned long div = parent_rate / rate;\r\nstruct ar100_clk *clk = to_ar100_clk(hw);\r\nu32 val = readl(clk->reg);\r\nint shift;\r\nif (parent_rate % rate)\r\nreturn -EINVAL;\r\nshift = ffs(div) - 1;\r\nif (shift > SUN6I_AR100_SHIFT_MAX)\r\nshift = SUN6I_AR100_SHIFT_MAX;\r\ndiv >>= shift;\r\nif (div > SUN6I_AR100_DIV_MAX)\r\nreturn -EINVAL;\r\nval &= ~((SUN6I_AR100_SHIFT_MASK << SUN6I_AR100_SHIFT_SHIFT) |\r\n(SUN6I_AR100_DIV_MASK << SUN6I_AR100_DIV_SHIFT));\r\nval |= (shift << SUN6I_AR100_SHIFT_SHIFT) |\r\n(div << SUN6I_AR100_DIV_SHIFT);\r\nwritel(val, clk->reg);\r\nreturn 0;\r\n}\r\nstatic int sun6i_a31_ar100_clk_probe(struct platform_device *pdev)\r\n{\r\nconst char *parents[SUN6I_AR100_MAX_PARENTS];\r\nstruct device_node *np = pdev->dev.of_node;\r\nconst char *clk_name = np->name;\r\nstruct clk_init_data init;\r\nstruct ar100_clk *ar100;\r\nstruct resource *r;\r\nstruct clk *clk;\r\nint nparents;\r\nint i;\r\nar100 = devm_kzalloc(&pdev->dev, sizeof(*ar100), GFP_KERNEL);\r\nif (!ar100)\r\nreturn -ENOMEM;\r\nr = platform_get_resource(pdev, IORESOURCE_MEM, 0);\r\nar100->reg = devm_ioremap_resource(&pdev->dev, r);\r\nif (IS_ERR(ar100->reg))\r\nreturn PTR_ERR(ar100->reg);\r\nnparents = of_clk_get_parent_count(np);\r\nif (nparents > SUN6I_AR100_MAX_PARENTS)\r\nnparents = SUN6I_AR100_MAX_PARENTS;\r\nfor (i = 0; i < nparents; i++)\r\nparents[i] = of_clk_get_parent_name(np, i);\r\nof_property_read_string(np, "clock-output-names", &clk_name);\r\ninit.name = clk_name;\r\ninit.ops = &ar100_ops;\r\ninit.parent_names = parents;\r\ninit.num_parents = nparents;\r\ninit.flags = 0;\r\nar100->hw.init = &init;\r\nclk = clk_register(&pdev->dev, &ar100->hw);\r\nif (IS_ERR(clk))\r\nreturn PTR_ERR(clk);\r\nreturn of_clk_add_provider(np, of_clk_src_simple_get, clk);\r\n}
