// ==============================================================
// Generated by Vitis HLS v2024.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="FIR_HLS_FIR_HLS,hls_ip_2024_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xck26-sfvc784-2LV-c,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=pipeline,HLS_SYN_CLOCK=5.482000,HLS_SYN_LAT=99,HLS_SYN_TPT=88,HLS_SYN_MEM=1,HLS_SYN_DSP=0,HLS_SYN_FF=4016,HLS_SYN_LUT=4156,HLS_VERSION=2024_2}" *)

module FIR_HLS (
        ap_clk,
        ap_rst_n,
        input_r_TDATA,
        input_r_TVALID,
        input_r_TREADY,
        output_r_TDATA,
        output_r_TVALID,
        output_r_TREADY
);

parameter    ap_ST_fsm_pp0_stage0 = 88'd1;
parameter    ap_ST_fsm_pp0_stage1 = 88'd2;
parameter    ap_ST_fsm_pp0_stage2 = 88'd4;
parameter    ap_ST_fsm_pp0_stage3 = 88'd8;
parameter    ap_ST_fsm_pp0_stage4 = 88'd16;
parameter    ap_ST_fsm_pp0_stage5 = 88'd32;
parameter    ap_ST_fsm_pp0_stage6 = 88'd64;
parameter    ap_ST_fsm_pp0_stage7 = 88'd128;
parameter    ap_ST_fsm_pp0_stage8 = 88'd256;
parameter    ap_ST_fsm_pp0_stage9 = 88'd512;
parameter    ap_ST_fsm_pp0_stage10 = 88'd1024;
parameter    ap_ST_fsm_pp0_stage11 = 88'd2048;
parameter    ap_ST_fsm_pp0_stage12 = 88'd4096;
parameter    ap_ST_fsm_pp0_stage13 = 88'd8192;
parameter    ap_ST_fsm_pp0_stage14 = 88'd16384;
parameter    ap_ST_fsm_pp0_stage15 = 88'd32768;
parameter    ap_ST_fsm_pp0_stage16 = 88'd65536;
parameter    ap_ST_fsm_pp0_stage17 = 88'd131072;
parameter    ap_ST_fsm_pp0_stage18 = 88'd262144;
parameter    ap_ST_fsm_pp0_stage19 = 88'd524288;
parameter    ap_ST_fsm_pp0_stage20 = 88'd1048576;
parameter    ap_ST_fsm_pp0_stage21 = 88'd2097152;
parameter    ap_ST_fsm_pp0_stage22 = 88'd4194304;
parameter    ap_ST_fsm_pp0_stage23 = 88'd8388608;
parameter    ap_ST_fsm_pp0_stage24 = 88'd16777216;
parameter    ap_ST_fsm_pp0_stage25 = 88'd33554432;
parameter    ap_ST_fsm_pp0_stage26 = 88'd67108864;
parameter    ap_ST_fsm_pp0_stage27 = 88'd134217728;
parameter    ap_ST_fsm_pp0_stage28 = 88'd268435456;
parameter    ap_ST_fsm_pp0_stage29 = 88'd536870912;
parameter    ap_ST_fsm_pp0_stage30 = 88'd1073741824;
parameter    ap_ST_fsm_pp0_stage31 = 88'd2147483648;
parameter    ap_ST_fsm_pp0_stage32 = 88'd4294967296;
parameter    ap_ST_fsm_pp0_stage33 = 88'd8589934592;
parameter    ap_ST_fsm_pp0_stage34 = 88'd17179869184;
parameter    ap_ST_fsm_pp0_stage35 = 88'd34359738368;
parameter    ap_ST_fsm_pp0_stage36 = 88'd68719476736;
parameter    ap_ST_fsm_pp0_stage37 = 88'd137438953472;
parameter    ap_ST_fsm_pp0_stage38 = 88'd274877906944;
parameter    ap_ST_fsm_pp0_stage39 = 88'd549755813888;
parameter    ap_ST_fsm_pp0_stage40 = 88'd1099511627776;
parameter    ap_ST_fsm_pp0_stage41 = 88'd2199023255552;
parameter    ap_ST_fsm_pp0_stage42 = 88'd4398046511104;
parameter    ap_ST_fsm_pp0_stage43 = 88'd8796093022208;
parameter    ap_ST_fsm_pp0_stage44 = 88'd17592186044416;
parameter    ap_ST_fsm_pp0_stage45 = 88'd35184372088832;
parameter    ap_ST_fsm_pp0_stage46 = 88'd70368744177664;
parameter    ap_ST_fsm_pp0_stage47 = 88'd140737488355328;
parameter    ap_ST_fsm_pp0_stage48 = 88'd281474976710656;
parameter    ap_ST_fsm_pp0_stage49 = 88'd562949953421312;
parameter    ap_ST_fsm_pp0_stage50 = 88'd1125899906842624;
parameter    ap_ST_fsm_pp0_stage51 = 88'd2251799813685248;
parameter    ap_ST_fsm_pp0_stage52 = 88'd4503599627370496;
parameter    ap_ST_fsm_pp0_stage53 = 88'd9007199254740992;
parameter    ap_ST_fsm_pp0_stage54 = 88'd18014398509481984;
parameter    ap_ST_fsm_pp0_stage55 = 88'd36028797018963968;
parameter    ap_ST_fsm_pp0_stage56 = 88'd72057594037927936;
parameter    ap_ST_fsm_pp0_stage57 = 88'd144115188075855872;
parameter    ap_ST_fsm_pp0_stage58 = 88'd288230376151711744;
parameter    ap_ST_fsm_pp0_stage59 = 88'd576460752303423488;
parameter    ap_ST_fsm_pp0_stage60 = 88'd1152921504606846976;
parameter    ap_ST_fsm_pp0_stage61 = 88'd2305843009213693952;
parameter    ap_ST_fsm_pp0_stage62 = 88'd4611686018427387904;
parameter    ap_ST_fsm_pp0_stage63 = 88'd9223372036854775808;
parameter    ap_ST_fsm_pp0_stage64 = 88'd18446744073709551616;
parameter    ap_ST_fsm_pp0_stage65 = 88'd36893488147419103232;
parameter    ap_ST_fsm_pp0_stage66 = 88'd73786976294838206464;
parameter    ap_ST_fsm_pp0_stage67 = 88'd147573952589676412928;
parameter    ap_ST_fsm_pp0_stage68 = 88'd295147905179352825856;
parameter    ap_ST_fsm_pp0_stage69 = 88'd590295810358705651712;
parameter    ap_ST_fsm_pp0_stage70 = 88'd1180591620717411303424;
parameter    ap_ST_fsm_pp0_stage71 = 88'd2361183241434822606848;
parameter    ap_ST_fsm_pp0_stage72 = 88'd4722366482869645213696;
parameter    ap_ST_fsm_pp0_stage73 = 88'd9444732965739290427392;
parameter    ap_ST_fsm_pp0_stage74 = 88'd18889465931478580854784;
parameter    ap_ST_fsm_pp0_stage75 = 88'd37778931862957161709568;
parameter    ap_ST_fsm_pp0_stage76 = 88'd75557863725914323419136;
parameter    ap_ST_fsm_pp0_stage77 = 88'd151115727451828646838272;
parameter    ap_ST_fsm_pp0_stage78 = 88'd302231454903657293676544;
parameter    ap_ST_fsm_pp0_stage79 = 88'd604462909807314587353088;
parameter    ap_ST_fsm_pp0_stage80 = 88'd1208925819614629174706176;
parameter    ap_ST_fsm_pp0_stage81 = 88'd2417851639229258349412352;
parameter    ap_ST_fsm_pp0_stage82 = 88'd4835703278458516698824704;
parameter    ap_ST_fsm_pp0_stage83 = 88'd9671406556917033397649408;
parameter    ap_ST_fsm_pp0_stage84 = 88'd19342813113834066795298816;
parameter    ap_ST_fsm_pp0_stage85 = 88'd38685626227668133590597632;
parameter    ap_ST_fsm_pp0_stage86 = 88'd77371252455336267181195264;
parameter    ap_ST_fsm_pp0_stage87 = 88'd154742504910672534362390528;

input   ap_clk;
input   ap_rst_n;
input  [15:0] input_r_TDATA;
input   input_r_TVALID;
output   input_r_TREADY;
output  [15:0] output_r_TDATA;
output   output_r_TVALID;
input   output_r_TREADY;

 reg    ap_rst_n_inv;
reg   [1:0] mod_value;
reg   [15:0] y2;
reg   [15:0] p_ZL19H_filter_FIR_dec_40_0;
reg   [15:0] p_ZL19H_filter_FIR_dec_40_1;
reg   [15:0] p_ZL19H_filter_FIR_dec_40_2;
reg   [15:0] p_ZL19H_filter_FIR_dec_40_3;
reg   [15:0] p_ZL19H_filter_FIR_dec_40_4;
reg   [14:0] y1_phase1;
reg   [14:0] y1_phase2;
reg   [14:0] y1_phase3;
reg   [15:0] p_ZL19H_filter_FIR_int_40_0;
reg   [15:0] p_ZL19H_filter_FIR_int_40_1;
reg   [15:0] p_ZL19H_filter_FIR_int_40_2;
reg   [15:0] p_ZL19H_filter_FIR_int_40_3;
reg   [15:0] p_ZL19H_filter_FIR_int_40_4;
reg   [15:0] p_ZL19H_filter_FIR_dec_43_0;
reg   [15:0] p_ZL19H_filter_FIR_dec_43_1;
reg   [15:0] p_ZL19H_filter_FIR_dec_43_2;
reg   [15:0] p_ZL19H_filter_FIR_dec_43_3;
reg   [15:0] p_ZL19H_filter_FIR_int_41_0;
reg   [15:0] p_ZL19H_filter_FIR_int_41_1;
reg   [15:0] p_ZL19H_filter_FIR_int_41_2;
reg   [15:0] p_ZL19H_filter_FIR_int_41_3;
reg   [15:0] p_ZL19H_filter_FIR_dec_42_0;
reg   [15:0] p_ZL19H_filter_FIR_dec_42_1;
reg   [15:0] p_ZL19H_filter_FIR_dec_42_2;
reg   [15:0] p_ZL19H_filter_FIR_dec_42_3;
reg   [15:0] p_ZL19H_filter_FIR_int_42_0;
reg   [15:0] p_ZL19H_filter_FIR_int_42_1;
reg   [15:0] p_ZL19H_filter_FIR_int_42_2;
reg   [15:0] p_ZL19H_filter_FIR_int_42_3;
reg   [15:0] p_ZL19H_filter_FIR_dec_41_0;
reg   [15:0] p_ZL19H_filter_FIR_dec_41_1;
reg   [15:0] p_ZL19H_filter_FIR_dec_41_2;
reg   [15:0] p_ZL19H_filter_FIR_dec_41_3;
reg   [15:0] p_ZL19H_filter_FIR_int_43_0;
reg   [15:0] p_ZL19H_filter_FIR_int_43_1;
reg   [15:0] p_ZL19H_filter_FIR_int_43_2;
reg   [15:0] p_ZL19H_filter_FIR_int_43_3;
reg    input_r_TDATA_blk_n;
(* fsm_encoding = "none" *) reg   [87:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_block_pp0_stage0_grp1;
reg    output_r_TDATA_blk_n;
wire    ap_CS_fsm_pp0_stage10;
reg    ap_enable_reg_pp0_iter1;
wire    ap_block_pp0_stage10_grp2;
wire    ap_CS_fsm_pp0_stage11;
wire    ap_block_pp0_stage11_grp3;
reg    ap_block_pp0_stage11_subdone_grp3_done_reg;
reg    ap_block_pp0_stage11_subdone_grp3;
reg    ap_block_pp0_stage11_subdone;
reg  signed [15:0] x_n_reg_1174;
reg    ap_block_pp0_stage0_11001_grp1;
wire   [1:0] mod_value_load_load_fu_195_p1;
reg   [1:0] mod_value_load_reg_1186;
wire    ap_block_pp0_stage0_11001_grp0;
reg    ap_block_pp0_stage0_subdone_grp0_done_reg_iter0;
wire    ap_block_pp0_stage0_subdone_grp0;
reg    ap_block_pp0_stage0_subdone;
reg   [1:0] mod_value_load_reg_1186_pp0_iter1_reg;
reg    ap_block_pp0_stage0_subdone_grp0_done_reg;
wire   [23:0] mul_ln66_23_fu_211_p2;
reg  signed [23:0] mul_ln66_23_reg_1190;
wire   [26:0] mul_ln66_13_fu_245_p2;
reg  signed [26:0] mul_ln66_13_reg_1200;
wire   [27:0] mul_ln66_3_fu_279_p2;
reg  signed [27:0] mul_ln66_3_reg_1210;
reg  signed [15:0] p_ZL19H_filter_FIR_dec_40_1_load_reg_1220;
reg  signed [15:0] p_ZL19H_filter_FIR_dec_42_2_load_reg_1226;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_pp0_stage1_11001;
wire   [23:0] mul_ln66_21_fu_354_p2;
reg  signed [23:0] mul_ln66_21_reg_1236;
reg  signed [15:0] p_ZL19H_filter_FIR_dec_43_2_load_reg_1241;
wire   [27:0] mul_ln66_11_fu_392_p2;
reg  signed [27:0] mul_ln66_11_reg_1251;
reg  signed [15:0] p_ZL19H_filter_FIR_dec_41_2_load_reg_1256;
wire   [26:0] mul_ln66_1_fu_430_p2;
reg  signed [26:0] mul_ln66_1_reg_1266;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_pp0_stage2_11001;
reg  signed [15:0] p_ZL19H_filter_FIR_int_42_0_load_reg_1276;
wire   [23:0] mul_ln66_28_fu_484_p2;
reg  signed [23:0] mul_ln66_28_reg_1281;
reg  signed [15:0] p_ZL19H_filter_FIR_int_41_0_load_reg_1291;
wire   [27:0] mul_ln66_18_fu_511_p2;
reg  signed [27:0] mul_ln66_18_reg_1296;
reg  signed [15:0] p_ZL19H_filter_FIR_int_43_0_load_reg_1306;
wire   [26:0] mul_ln66_8_fu_538_p2;
reg  signed [26:0] mul_ln66_8_reg_1311;
wire  signed [23:0] grp_fu_980_p3;
reg  signed [23:0] add_ln66_72_reg_1316;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_block_pp0_stage3_11001;
reg  signed [15:0] p_ZL19H_filter_FIR_int_42_2_load_reg_1321;
wire   [23:0] mul_ln66_26_fu_584_p2;
reg  signed [23:0] mul_ln66_26_reg_1326;
wire  signed [26:0] grp_fu_987_p3;
reg  signed [26:0] add_ln66_64_reg_1336;
reg  signed [15:0] p_ZL19H_filter_FIR_int_41_2_load_reg_1341;
wire   [26:0] mul_ln66_16_fu_617_p2;
reg  signed [26:0] mul_ln66_16_reg_1346;
wire  signed [27:0] grp_fu_994_p3;
reg  signed [27:0] add_ln66_56_reg_1356;
reg  signed [15:0] p_ZL19H_filter_FIR_int_43_2_load_reg_1361;
wire   [27:0] mul_ln66_6_fu_650_p2;
reg  signed [27:0] mul_ln66_6_reg_1366;
wire  signed [29:0] grp_fu_1001_p3;
wire  signed [23:0] grp_fu_1009_p3;
reg  signed [23:0] add_ln66_71_reg_1381;
wire    ap_CS_fsm_pp0_stage4;
wire    ap_block_pp0_stage4_11001;
wire  signed [27:0] grp_fu_1016_p3;
reg  signed [27:0] add_ln66_63_reg_1391;
wire  signed [26:0] grp_fu_1023_p3;
reg  signed [26:0] add_ln66_55_reg_1401;
wire  signed [29:0] grp_fu_1030_p4;
wire    ap_CS_fsm_pp0_stage5;
wire    ap_block_pp0_stage5_11001;
wire    ap_CS_fsm_pp0_stage6;
wire    ap_block_pp0_stage6_11001;
wire  signed [23:0] grp_fu_1078_p3;
reg  signed [23:0] add_ln66_76_reg_1441;
wire  signed [27:0] grp_fu_1085_p3;
reg  signed [27:0] add_ln66_68_reg_1451;
wire  signed [26:0] grp_fu_1092_p3;
reg  signed [26:0] add_ln66_60_reg_1461;
wire    ap_CS_fsm_pp0_stage7;
wire    ap_block_pp0_stage7_11001;
wire  signed [28:0] grp_fu_1099_p3;
reg  signed [28:0] add_ln66_77_reg_1481;
wire    ap_CS_fsm_pp0_stage8;
wire    ap_block_pp0_stage8_11001;
wire  signed [28:0] grp_fu_1107_p3;
reg  signed [28:0] add_ln66_69_reg_1486;
wire  signed [28:0] grp_fu_1115_p3;
reg  signed [28:0] add_ln66_61_reg_1491;
(* use_dsp48 = "no" *) wire   [28:0] add_ln66_78_fu_863_p2;
wire    ap_CS_fsm_pp0_stage9;
wire    ap_block_pp0_stage9_11001;
(* use_dsp48 = "no" *) wire   [28:0] add_ln66_70_fu_871_p2;
(* use_dsp48 = "no" *) wire   [28:0] add_ln66_62_fu_879_p2;
reg  signed [15:0] p_ZL19H_filter_FIR_int_40_1_load_reg_1511;
wire   [15:0] grp_FIR_filter_fu_188_ap_return;
reg  signed [15:0] x_n_1_reg_1517;
wire    ap_block_pp0_stage4_11001_ignoreCallOp483;
wire  signed [28:0] grp_fu_1147_p3;
reg  signed [28:0] tmp1_i89_reg_1522;
wire  signed [28:0] grp_fu_1155_p4;
reg  signed [28:0] add_ln66_53_reg_1527;
reg    ap_block_pp0_stage10_11001_grp2;
wire    ap_block_pp0_stage87_subdone;
wire    ap_CS_fsm_pp0_stage87;
wire    regslice_both_output_r_U_apdone_blk;
wire    grp_FIR_filter_fu_188_ap_start;
wire    grp_FIR_filter_fu_188_ap_done;
wire    grp_FIR_filter_fu_188_ap_idle;
wire    grp_FIR_filter_fu_188_ap_ready;
wire   [15:0] grp_FIR_filter_fu_188_x_n;
reg    grp_FIR_filter_fu_188_ap_ce;
wire    ap_block_pp0_stage5_11001_ignoreCallOp325;
wire    ap_block_pp0_stage6_11001_ignoreCallOp349;
wire    ap_block_pp0_stage7_11001_ignoreCallOp362;
wire    ap_block_pp0_stage8_11001_ignoreCallOp375;
wire    ap_block_pp0_stage9_11001_ignoreCallOp388;
wire    ap_block_pp0_stage10_11001_ignoreCallOp389_grp0;
reg    ap_block_pp0_stage10_subdone_grp0_done_reg;
wire    ap_block_pp0_stage10_subdone_grp0;
reg    ap_block_pp0_stage10_subdone;
wire    ap_block_pp0_stage11_11001_ignoreCallOp390_grp0;
reg    ap_block_pp0_stage11_subdone_grp0_done_reg;
wire    ap_block_pp0_stage11_subdone_grp0;
wire    ap_block_pp0_stage12_11001_ignoreCallOp391;
wire    ap_CS_fsm_pp0_stage12;
wire    ap_block_pp0_stage13_11001_ignoreCallOp392;
wire    ap_CS_fsm_pp0_stage13;
wire    ap_block_pp0_stage14_11001_ignoreCallOp393;
wire    ap_CS_fsm_pp0_stage14;
wire    ap_block_pp0_stage15_11001_ignoreCallOp394;
wire    ap_CS_fsm_pp0_stage15;
wire    ap_block_pp0_stage16_11001_ignoreCallOp395;
wire    ap_CS_fsm_pp0_stage16;
wire    ap_block_pp0_stage17_11001_ignoreCallOp396;
wire    ap_CS_fsm_pp0_stage17;
wire    ap_block_pp0_stage18_11001_ignoreCallOp397;
wire    ap_CS_fsm_pp0_stage18;
wire    ap_block_pp0_stage19_11001_ignoreCallOp398;
wire    ap_CS_fsm_pp0_stage19;
wire    ap_block_pp0_stage20_11001_ignoreCallOp399;
wire    ap_CS_fsm_pp0_stage20;
wire    ap_block_pp0_stage21_11001_ignoreCallOp400;
wire    ap_CS_fsm_pp0_stage21;
wire    ap_block_pp0_stage22_11001_ignoreCallOp401;
wire    ap_CS_fsm_pp0_stage22;
wire    ap_block_pp0_stage23_11001_ignoreCallOp402;
wire    ap_CS_fsm_pp0_stage23;
wire    ap_block_pp0_stage24_11001_ignoreCallOp403;
wire    ap_CS_fsm_pp0_stage24;
wire    ap_block_pp0_stage25_11001_ignoreCallOp404;
wire    ap_CS_fsm_pp0_stage25;
wire    ap_block_pp0_stage26_11001_ignoreCallOp405;
wire    ap_CS_fsm_pp0_stage26;
wire    ap_block_pp0_stage27_11001_ignoreCallOp406;
wire    ap_CS_fsm_pp0_stage27;
wire    ap_block_pp0_stage28_11001_ignoreCallOp407;
wire    ap_CS_fsm_pp0_stage28;
wire    ap_block_pp0_stage29_11001_ignoreCallOp408;
wire    ap_CS_fsm_pp0_stage29;
wire    ap_block_pp0_stage30_11001_ignoreCallOp409;
wire    ap_CS_fsm_pp0_stage30;
wire    ap_block_pp0_stage31_11001_ignoreCallOp410;
wire    ap_CS_fsm_pp0_stage31;
wire    ap_block_pp0_stage32_11001_ignoreCallOp411;
wire    ap_CS_fsm_pp0_stage32;
wire    ap_block_pp0_stage33_11001_ignoreCallOp412;
wire    ap_CS_fsm_pp0_stage33;
wire    ap_block_pp0_stage34_11001_ignoreCallOp413;
wire    ap_CS_fsm_pp0_stage34;
wire    ap_block_pp0_stage35_11001_ignoreCallOp414;
wire    ap_CS_fsm_pp0_stage35;
wire    ap_block_pp0_stage36_11001_ignoreCallOp415;
wire    ap_CS_fsm_pp0_stage36;
wire    ap_block_pp0_stage37_11001_ignoreCallOp416;
wire    ap_CS_fsm_pp0_stage37;
wire    ap_block_pp0_stage38_11001_ignoreCallOp417;
wire    ap_CS_fsm_pp0_stage38;
wire    ap_block_pp0_stage39_11001_ignoreCallOp418;
wire    ap_CS_fsm_pp0_stage39;
wire    ap_block_pp0_stage40_11001_ignoreCallOp419;
wire    ap_CS_fsm_pp0_stage40;
wire    ap_block_pp0_stage41_11001_ignoreCallOp420;
wire    ap_CS_fsm_pp0_stage41;
wire    ap_block_pp0_stage42_11001_ignoreCallOp421;
wire    ap_CS_fsm_pp0_stage42;
wire    ap_block_pp0_stage43_11001_ignoreCallOp422;
wire    ap_CS_fsm_pp0_stage43;
wire    ap_block_pp0_stage44_11001_ignoreCallOp423;
wire    ap_CS_fsm_pp0_stage44;
wire    ap_block_pp0_stage45_11001_ignoreCallOp424;
wire    ap_CS_fsm_pp0_stage45;
wire    ap_block_pp0_stage46_11001_ignoreCallOp425;
wire    ap_CS_fsm_pp0_stage46;
wire    ap_block_pp0_stage47_11001_ignoreCallOp426;
wire    ap_CS_fsm_pp0_stage47;
wire    ap_block_pp0_stage48_11001_ignoreCallOp427;
wire    ap_CS_fsm_pp0_stage48;
wire    ap_block_pp0_stage49_11001_ignoreCallOp428;
wire    ap_CS_fsm_pp0_stage49;
wire    ap_block_pp0_stage50_11001_ignoreCallOp429;
wire    ap_CS_fsm_pp0_stage50;
wire    ap_block_pp0_stage51_11001_ignoreCallOp430;
wire    ap_CS_fsm_pp0_stage51;
wire    ap_block_pp0_stage52_11001_ignoreCallOp431;
wire    ap_CS_fsm_pp0_stage52;
wire    ap_block_pp0_stage53_11001_ignoreCallOp432;
wire    ap_CS_fsm_pp0_stage53;
wire    ap_block_pp0_stage54_11001_ignoreCallOp433;
wire    ap_CS_fsm_pp0_stage54;
wire    ap_block_pp0_stage55_11001_ignoreCallOp434;
wire    ap_CS_fsm_pp0_stage55;
wire    ap_block_pp0_stage56_11001_ignoreCallOp435;
wire    ap_CS_fsm_pp0_stage56;
wire    ap_block_pp0_stage57_11001_ignoreCallOp436;
wire    ap_CS_fsm_pp0_stage57;
wire    ap_block_pp0_stage58_11001_ignoreCallOp437;
wire    ap_CS_fsm_pp0_stage58;
wire    ap_block_pp0_stage59_11001_ignoreCallOp438;
wire    ap_CS_fsm_pp0_stage59;
wire    ap_block_pp0_stage60_11001_ignoreCallOp439;
wire    ap_CS_fsm_pp0_stage60;
wire    ap_block_pp0_stage61_11001_ignoreCallOp440;
wire    ap_CS_fsm_pp0_stage61;
wire    ap_block_pp0_stage62_11001_ignoreCallOp441;
wire    ap_CS_fsm_pp0_stage62;
wire    ap_block_pp0_stage63_11001_ignoreCallOp442;
wire    ap_CS_fsm_pp0_stage63;
wire    ap_block_pp0_stage64_11001_ignoreCallOp443;
wire    ap_CS_fsm_pp0_stage64;
wire    ap_block_pp0_stage65_11001_ignoreCallOp444;
wire    ap_CS_fsm_pp0_stage65;
wire    ap_block_pp0_stage66_11001_ignoreCallOp445;
wire    ap_CS_fsm_pp0_stage66;
wire    ap_block_pp0_stage67_11001_ignoreCallOp446;
wire    ap_CS_fsm_pp0_stage67;
wire    ap_block_pp0_stage68_11001_ignoreCallOp447;
wire    ap_CS_fsm_pp0_stage68;
wire    ap_block_pp0_stage69_11001_ignoreCallOp448;
wire    ap_CS_fsm_pp0_stage69;
wire    ap_block_pp0_stage70_11001_ignoreCallOp449;
wire    ap_CS_fsm_pp0_stage70;
wire    ap_block_pp0_stage71_11001_ignoreCallOp450;
wire    ap_CS_fsm_pp0_stage71;
wire    ap_block_pp0_stage72_11001_ignoreCallOp451;
wire    ap_CS_fsm_pp0_stage72;
wire    ap_block_pp0_stage73_11001_ignoreCallOp452;
wire    ap_CS_fsm_pp0_stage73;
wire    ap_block_pp0_stage74_11001_ignoreCallOp453;
wire    ap_CS_fsm_pp0_stage74;
wire    ap_block_pp0_stage75_11001_ignoreCallOp454;
wire    ap_CS_fsm_pp0_stage75;
wire    ap_block_pp0_stage76_11001_ignoreCallOp455;
wire    ap_CS_fsm_pp0_stage76;
wire    ap_block_pp0_stage77_11001_ignoreCallOp456;
wire    ap_CS_fsm_pp0_stage77;
wire    ap_block_pp0_stage78_11001_ignoreCallOp457;
wire    ap_CS_fsm_pp0_stage78;
wire    ap_block_pp0_stage79_11001_ignoreCallOp458;
wire    ap_CS_fsm_pp0_stage79;
wire    ap_block_pp0_stage80_11001_ignoreCallOp459;
wire    ap_CS_fsm_pp0_stage80;
wire    ap_block_pp0_stage81_11001_ignoreCallOp460;
wire    ap_CS_fsm_pp0_stage81;
wire    ap_block_pp0_stage82_11001_ignoreCallOp461;
wire    ap_CS_fsm_pp0_stage82;
wire    ap_block_pp0_stage83_11001_ignoreCallOp462;
wire    ap_CS_fsm_pp0_stage83;
wire    ap_block_pp0_stage84_11001_ignoreCallOp463;
wire    ap_CS_fsm_pp0_stage84;
wire    ap_block_pp0_stage85_11001_ignoreCallOp464;
wire    ap_CS_fsm_pp0_stage85;
wire    ap_block_pp0_stage86_11001_ignoreCallOp465;
wire    ap_CS_fsm_pp0_stage86;
wire    ap_block_pp0_stage87_11001_ignoreCallOp466;
wire    ap_block_pp0_stage0_11001_ignoreCallOp467_grp0;
wire    ap_block_pp0_stage1_11001_ignoreCallOp468;
wire    ap_block_pp0_stage2_11001_ignoreCallOp479;
wire    ap_block_pp0_stage3_11001_ignoreCallOp481;
reg   [28:0] ap_phi_mux_data_out_load_in_in_phi_fu_178_p8;
reg   [28:0] ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175;
reg   [28:0] ap_phi_reg_pp0_iter1_data_out_load_in_in_reg_175;
wire    ap_block_pp0_stage87_11001;
wire  signed [28:0] grp_fu_1164_p4;
reg    grp_FIR_filter_fu_188_ap_start_reg;
wire    ap_block_pp0_stage5_ignoreCallOp325;
wire    ap_block_pp0_stage0_grp0;
wire    ap_block_pp0_stage6;
wire    ap_block_pp0_stage1;
wire    ap_block_pp0_stage2;
wire    ap_block_pp0_stage5;
wire    ap_block_pp0_stage4;
wire    ap_block_pp0_stage7;
wire    ap_block_pp0_stage3;
reg    ap_block_pp0_stage10_01001_grp2;
wire  signed [15:0] sext_ln66_195_fu_207_p0;
wire  signed [7:0] mul_ln66_23_fu_211_p1;
wire  signed [15:0] sext_ln66_196_fu_217_p0;
wire  signed [15:0] sext_ln66_177_fu_241_p0;
wire  signed [11:0] mul_ln66_13_fu_245_p1;
wire  signed [15:0] sext_ln66_178_fu_251_p0;
wire  signed [15:0] sext_ln66_159_fu_275_p0;
wire   [12:0] mul_ln66_3_fu_279_p1;
wire  signed [15:0] sext_ln66_160_fu_285_p0;
wire  signed [15:0] sext_ln66_145_fu_313_p0;
wire  signed [15:0] sext_ln66_146_fu_317_p0;
wire  signed [15:0] sext_ln66_193_fu_350_p0;
wire  signed [7:0] mul_ln66_21_fu_354_p1;
wire  signed [15:0] sext_ln66_175_fu_388_p0;
wire   [12:0] mul_ln66_11_fu_392_p1;
wire  signed [15:0] sext_ln66_157_fu_426_p0;
wire  signed [11:0] mul_ln66_1_fu_430_p1;
wire  signed [15:0] FIR_delays_read_assign_cast_fu_460_p0;
wire  signed [15:0] sext_ln66_204_fu_480_p0;
wire  signed [7:0] mul_ln66_28_fu_484_p1;
wire  signed [15:0] sext_ln66_186_fu_507_p0;
wire   [12:0] mul_ln66_18_fu_511_p1;
wire  signed [15:0] sext_ln66_168_fu_534_p0;
wire  signed [11:0] mul_ln66_8_fu_538_p1;
wire  signed [15:0] sext_ln66_144_fu_554_p0;
wire  signed [15:0] sext_ln66_202_fu_580_p0;
wire  signed [7:0] mul_ln66_26_fu_584_p1;
wire  signed [15:0] sext_ln66_184_fu_613_p0;
wire  signed [11:0] mul_ln66_16_fu_617_p1;
wire  signed [15:0] sext_ln66_166_fu_646_p0;
wire   [12:0] mul_ln66_6_fu_650_p1;
wire  signed [29:0] grp_fu_1040_p3;
wire  signed [29:0] sext_ln66_198_fu_680_p1;
(* use_dsp48 = "no" *) wire   [29:0] add_ln66_74_fu_683_p2;
wire  signed [29:0] grp_fu_1049_p3;
wire  signed [29:0] sext_ln66_180_fu_707_p1;
(* use_dsp48 = "no" *) wire   [29:0] add_ln66_66_fu_710_p2;
wire  signed [29:0] grp_fu_1058_p3;
wire  signed [29:0] sext_ln66_162_fu_734_p1;
(* use_dsp48 = "no" *) wire   [29:0] add_ln66_58_fu_737_p2;
wire  signed [29:0] grp_fu_1067_p4;
wire   [14:0] y_fu_761_p4;
wire  signed [15:0] sext_ln24_fu_778_p1;
wire  signed [15:0] sext_ln24_1_fu_786_p1;
wire  signed [15:0] sext_ln24_2_fu_794_p1;
wire  signed [15:0] sext_ln69_fu_770_p1;
wire   [15:0] add_ln24_1_fu_804_p2;
wire   [15:0] add_ln24_fu_798_p2;
wire  signed [15:0] sext_ln66_200_fu_821_p0;
wire  signed [15:0] sext_ln66_182_fu_831_p0;
wire  signed [15:0] sext_ln66_164_fu_841_p0;
wire  signed [23:0] grp_fu_1123_p3;
wire    ap_block_pp0_stage9;
wire  signed [28:0] sext_ln66_207_fu_860_p1;
wire  signed [26:0] grp_fu_1131_p3;
wire  signed [28:0] sext_ln66_189_fu_868_p1;
wire  signed [27:0] grp_fu_1139_p3;
wire  signed [28:0] sext_ln66_171_fu_876_p1;
wire  signed [15:0] sext_ln66_151_fu_896_p0;
wire  signed [15:0] sext_ln66_152_fu_900_p0;
wire  signed [15:0] sext_ln66_149_fu_926_p0;
wire  signed [15:0] FIR_delays_read_assign_5_cast_fu_930_p0;
wire  signed [15:0] sext_ln66_150_fu_943_p0;
wire   [13:0] tmp_fu_961_p4;
wire   [5:0] grp_fu_980_p1;
wire   [7:0] grp_fu_987_p1;
wire  signed [9:0] grp_fu_994_p1;
wire   [12:0] grp_fu_1001_p2;
wire   [5:0] grp_fu_1009_p1;
wire  signed [9:0] grp_fu_1016_p1;
wire   [7:0] grp_fu_1023_p1;
wire   [7:0] grp_fu_1030_p2;
wire   [13:0] grp_fu_1040_p1;
wire   [12:0] grp_fu_1049_p1;
wire   [12:0] grp_fu_1058_p1;
wire  signed [11:0] grp_fu_1067_p2;
wire   [5:0] grp_fu_1078_p1;
wire  signed [9:0] grp_fu_1085_p1;
wire   [7:0] grp_fu_1092_p1;
wire   [13:0] grp_fu_1099_p1;
wire   [12:0] grp_fu_1107_p1;
wire   [12:0] grp_fu_1115_p1;
wire   [5:0] grp_fu_1123_p1;
wire    ap_block_pp0_stage8;
wire   [7:0] grp_fu_1131_p1;
wire  signed [9:0] grp_fu_1139_p1;
wire   [12:0] grp_fu_1147_p2;
wire   [7:0] grp_fu_1155_p2;
wire  signed [11:0] grp_fu_1164_p2;
reg    grp_fu_980_ce;
reg    grp_fu_987_ce;
reg    grp_fu_994_ce;
reg    grp_fu_1001_ce;
reg    grp_fu_1009_ce;
reg    grp_fu_1016_ce;
reg    grp_fu_1023_ce;
reg    grp_fu_1030_ce;
reg    grp_fu_1040_ce;
reg    grp_fu_1049_ce;
reg    grp_fu_1058_ce;
reg    grp_fu_1067_ce;
reg    grp_fu_1078_ce;
reg    grp_fu_1085_ce;
reg    grp_fu_1092_ce;
reg    grp_fu_1099_ce;
reg    grp_fu_1107_ce;
reg    grp_fu_1115_ce;
reg    grp_fu_1123_ce;
reg    grp_fu_1131_ce;
reg    grp_fu_1139_ce;
reg    grp_fu_1147_ce;
reg    grp_fu_1155_ce;
reg    grp_fu_1164_ce;
reg   [87:0] ap_NS_fsm;
reg    ap_block_pp0_stage0_11001;
wire    ap_block_pp0_stage1_subdone;
wire    ap_block_pp0_stage2_subdone;
wire    ap_block_pp0_stage3_subdone;
wire    ap_block_pp0_stage4_subdone;
wire    ap_block_pp0_stage5_subdone;
wire    ap_block_pp0_stage6_subdone;
wire    ap_block_pp0_stage7_subdone;
wire    ap_block_pp0_stage8_subdone;
wire    ap_block_pp0_stage9_subdone;
reg    ap_block_pp0_stage10_11001;
wire    ap_reset_idle_pp0;
reg    ap_block_pp0_stage11_11001;
wire    ap_block_pp0_stage12_subdone;
wire    ap_block_pp0_stage12_11001;
wire    ap_block_pp0_stage13_subdone;
wire    ap_block_pp0_stage13_11001;
wire    ap_block_pp0_stage14_subdone;
wire    ap_block_pp0_stage14_11001;
wire    ap_block_pp0_stage15_subdone;
wire    ap_block_pp0_stage15_11001;
wire    ap_block_pp0_stage16_subdone;
wire    ap_block_pp0_stage16_11001;
wire    ap_block_pp0_stage17_subdone;
wire    ap_block_pp0_stage17_11001;
wire    ap_block_pp0_stage18_subdone;
wire    ap_block_pp0_stage18_11001;
wire    ap_block_pp0_stage19_subdone;
wire    ap_block_pp0_stage19_11001;
wire    ap_block_pp0_stage20_subdone;
wire    ap_block_pp0_stage20_11001;
wire    ap_block_pp0_stage21_subdone;
wire    ap_block_pp0_stage21_11001;
wire    ap_block_pp0_stage22_subdone;
wire    ap_block_pp0_stage22_11001;
wire    ap_block_pp0_stage23_subdone;
wire    ap_block_pp0_stage23_11001;
wire    ap_block_pp0_stage24_subdone;
wire    ap_block_pp0_stage24_11001;
wire    ap_block_pp0_stage25_subdone;
wire    ap_block_pp0_stage25_11001;
wire    ap_block_pp0_stage26_subdone;
wire    ap_block_pp0_stage26_11001;
wire    ap_block_pp0_stage27_subdone;
wire    ap_block_pp0_stage27_11001;
wire    ap_block_pp0_stage28_subdone;
wire    ap_block_pp0_stage28_11001;
wire    ap_block_pp0_stage29_subdone;
wire    ap_block_pp0_stage29_11001;
wire    ap_block_pp0_stage30_subdone;
wire    ap_block_pp0_stage30_11001;
wire    ap_block_pp0_stage31_subdone;
wire    ap_block_pp0_stage31_11001;
wire    ap_block_pp0_stage32_subdone;
wire    ap_block_pp0_stage32_11001;
wire    ap_block_pp0_stage33_subdone;
wire    ap_block_pp0_stage33_11001;
wire    ap_block_pp0_stage34_subdone;
wire    ap_block_pp0_stage34_11001;
wire    ap_block_pp0_stage35_subdone;
wire    ap_block_pp0_stage35_11001;
wire    ap_block_pp0_stage36_subdone;
wire    ap_block_pp0_stage36_11001;
wire    ap_block_pp0_stage37_subdone;
wire    ap_block_pp0_stage37_11001;
wire    ap_block_pp0_stage38_subdone;
wire    ap_block_pp0_stage38_11001;
wire    ap_block_pp0_stage39_subdone;
wire    ap_block_pp0_stage39_11001;
wire    ap_block_pp0_stage40_subdone;
wire    ap_block_pp0_stage40_11001;
wire    ap_block_pp0_stage41_subdone;
wire    ap_block_pp0_stage41_11001;
wire    ap_block_pp0_stage42_subdone;
wire    ap_block_pp0_stage42_11001;
wire    ap_block_pp0_stage43_subdone;
wire    ap_block_pp0_stage43_11001;
wire    ap_block_pp0_stage44_subdone;
wire    ap_block_pp0_stage44_11001;
wire    ap_block_pp0_stage45_subdone;
wire    ap_block_pp0_stage45_11001;
wire    ap_block_pp0_stage46_subdone;
wire    ap_block_pp0_stage46_11001;
wire    ap_block_pp0_stage47_subdone;
wire    ap_block_pp0_stage47_11001;
wire    ap_block_pp0_stage48_subdone;
wire    ap_block_pp0_stage48_11001;
wire    ap_block_pp0_stage49_subdone;
wire    ap_block_pp0_stage49_11001;
wire    ap_block_pp0_stage50_subdone;
wire    ap_block_pp0_stage50_11001;
wire    ap_block_pp0_stage51_subdone;
wire    ap_block_pp0_stage51_11001;
wire    ap_block_pp0_stage52_subdone;
wire    ap_block_pp0_stage52_11001;
wire    ap_block_pp0_stage53_subdone;
wire    ap_block_pp0_stage53_11001;
wire    ap_block_pp0_stage54_subdone;
wire    ap_block_pp0_stage54_11001;
wire    ap_block_pp0_stage55_subdone;
wire    ap_block_pp0_stage55_11001;
wire    ap_block_pp0_stage56_subdone;
wire    ap_block_pp0_stage56_11001;
wire    ap_block_pp0_stage57_subdone;
wire    ap_block_pp0_stage57_11001;
wire    ap_block_pp0_stage58_subdone;
wire    ap_block_pp0_stage58_11001;
wire    ap_block_pp0_stage59_subdone;
wire    ap_block_pp0_stage59_11001;
wire    ap_block_pp0_stage60_subdone;
wire    ap_block_pp0_stage60_11001;
wire    ap_block_pp0_stage61_subdone;
wire    ap_block_pp0_stage61_11001;
wire    ap_block_pp0_stage62_subdone;
wire    ap_block_pp0_stage62_11001;
wire    ap_block_pp0_stage63_subdone;
wire    ap_block_pp0_stage63_11001;
wire    ap_block_pp0_stage64_subdone;
wire    ap_block_pp0_stage64_11001;
wire    ap_block_pp0_stage65_subdone;
wire    ap_block_pp0_stage65_11001;
wire    ap_block_pp0_stage66_subdone;
wire    ap_block_pp0_stage66_11001;
wire    ap_block_pp0_stage67_subdone;
wire    ap_block_pp0_stage67_11001;
wire    ap_block_pp0_stage68_subdone;
wire    ap_block_pp0_stage68_11001;
wire    ap_block_pp0_stage69_subdone;
wire    ap_block_pp0_stage69_11001;
wire    ap_block_pp0_stage70_subdone;
wire    ap_block_pp0_stage70_11001;
wire    ap_block_pp0_stage71_subdone;
wire    ap_block_pp0_stage71_11001;
wire    ap_block_pp0_stage72_subdone;
wire    ap_block_pp0_stage72_11001;
wire    ap_block_pp0_stage73_subdone;
wire    ap_block_pp0_stage73_11001;
wire    ap_block_pp0_stage74_subdone;
wire    ap_block_pp0_stage74_11001;
wire    ap_block_pp0_stage75_subdone;
wire    ap_block_pp0_stage75_11001;
wire    ap_block_pp0_stage76_subdone;
wire    ap_block_pp0_stage76_11001;
wire    ap_block_pp0_stage77_subdone;
wire    ap_block_pp0_stage77_11001;
wire    ap_block_pp0_stage78_subdone;
wire    ap_block_pp0_stage78_11001;
wire    ap_block_pp0_stage79_subdone;
wire    ap_block_pp0_stage79_11001;
wire    ap_block_pp0_stage80_subdone;
wire    ap_block_pp0_stage80_11001;
wire    ap_block_pp0_stage81_subdone;
wire    ap_block_pp0_stage81_11001;
wire    ap_block_pp0_stage82_subdone;
wire    ap_block_pp0_stage82_11001;
wire    ap_block_pp0_stage83_subdone;
wire    ap_block_pp0_stage83_11001;
wire    ap_block_pp0_stage84_subdone;
wire    ap_block_pp0_stage84_11001;
wire    ap_block_pp0_stage85_subdone;
wire    ap_block_pp0_stage85_11001;
wire    ap_block_pp0_stage86_subdone;
wire    ap_block_pp0_stage86_11001;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
wire    regslice_both_input_r_U_apdone_blk;
wire   [15:0] input_r_TDATA_int_regslice;
wire    input_r_TVALID_int_regslice;
reg    input_r_TREADY_int_regslice;
wire    regslice_both_input_r_U_ack_in;
wire   [15:0] output_r_TDATA_int_regslice;
reg    output_r_TVALID_int_regslice;
wire    output_r_TREADY_int_regslice;
wire    regslice_both_output_r_U_vld_out;
reg    ap_condition_1329;
reg    ap_condition_2567;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 mod_value = 2'd0;
#0 y2 = 16'd0;
#0 p_ZL19H_filter_FIR_dec_40_0 = 16'd0;
#0 p_ZL19H_filter_FIR_dec_40_1 = 16'd0;
#0 p_ZL19H_filter_FIR_dec_40_2 = 16'd0;
#0 p_ZL19H_filter_FIR_dec_40_3 = 16'd0;
#0 p_ZL19H_filter_FIR_dec_40_4 = 16'd0;
#0 y1_phase1 = 15'd0;
#0 y1_phase2 = 15'd0;
#0 y1_phase3 = 15'd0;
#0 p_ZL19H_filter_FIR_int_40_0 = 16'd0;
#0 p_ZL19H_filter_FIR_int_40_1 = 16'd0;
#0 p_ZL19H_filter_FIR_int_40_2 = 16'd0;
#0 p_ZL19H_filter_FIR_int_40_3 = 16'd0;
#0 p_ZL19H_filter_FIR_int_40_4 = 16'd0;
#0 p_ZL19H_filter_FIR_dec_43_0 = 16'd0;
#0 p_ZL19H_filter_FIR_dec_43_1 = 16'd0;
#0 p_ZL19H_filter_FIR_dec_43_2 = 16'd0;
#0 p_ZL19H_filter_FIR_dec_43_3 = 16'd0;
#0 p_ZL19H_filter_FIR_int_41_0 = 16'd0;
#0 p_ZL19H_filter_FIR_int_41_1 = 16'd0;
#0 p_ZL19H_filter_FIR_int_41_2 = 16'd0;
#0 p_ZL19H_filter_FIR_int_41_3 = 16'd0;
#0 p_ZL19H_filter_FIR_dec_42_0 = 16'd0;
#0 p_ZL19H_filter_FIR_dec_42_1 = 16'd0;
#0 p_ZL19H_filter_FIR_dec_42_2 = 16'd0;
#0 p_ZL19H_filter_FIR_dec_42_3 = 16'd0;
#0 p_ZL19H_filter_FIR_int_42_0 = 16'd0;
#0 p_ZL19H_filter_FIR_int_42_1 = 16'd0;
#0 p_ZL19H_filter_FIR_int_42_2 = 16'd0;
#0 p_ZL19H_filter_FIR_int_42_3 = 16'd0;
#0 p_ZL19H_filter_FIR_dec_41_0 = 16'd0;
#0 p_ZL19H_filter_FIR_dec_41_1 = 16'd0;
#0 p_ZL19H_filter_FIR_dec_41_2 = 16'd0;
#0 p_ZL19H_filter_FIR_dec_41_3 = 16'd0;
#0 p_ZL19H_filter_FIR_int_43_0 = 16'd0;
#0 p_ZL19H_filter_FIR_int_43_1 = 16'd0;
#0 p_ZL19H_filter_FIR_int_43_2 = 16'd0;
#0 p_ZL19H_filter_FIR_int_43_3 = 16'd0;
#0 ap_CS_fsm = 88'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_block_pp0_stage11_subdone_grp3_done_reg = 1'b0;
#0 ap_block_pp0_stage0_subdone_grp0_done_reg_iter0 = 1'b0;
#0 ap_block_pp0_stage0_subdone_grp0_done_reg = 1'b0;
#0 ap_block_pp0_stage10_subdone_grp0_done_reg = 1'b0;
#0 ap_block_pp0_stage11_subdone_grp0_done_reg = 1'b0;
#0 grp_FIR_filter_fu_188_ap_start_reg = 1'b0;
end

FIR_HLS_FIR_filter grp_FIR_filter_fu_188(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_FIR_filter_fu_188_ap_start),
    .ap_done(grp_FIR_filter_fu_188_ap_done),
    .ap_idle(grp_FIR_filter_fu_188_ap_idle),
    .ap_ready(grp_FIR_filter_fu_188_ap_ready),
    .x_n(grp_FIR_filter_fu_188_x_n),
    .ap_return(grp_FIR_filter_fu_188_ap_return),
    .ap_ce(grp_FIR_filter_fu_188_ap_ce)
);

FIR_HLS_mul_16s_8s_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 24 ))
mul_16s_8s_24_1_1_U87(
    .din0(sext_ln66_195_fu_207_p0),
    .din1(mul_ln66_23_fu_211_p1),
    .dout(mul_ln66_23_fu_211_p2)
);

FIR_HLS_mul_16s_12s_27_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 27 ))
mul_16s_12s_27_1_1_U88(
    .din0(sext_ln66_177_fu_241_p0),
    .din1(mul_ln66_13_fu_245_p1),
    .dout(mul_ln66_13_fu_245_p2)
);

FIR_HLS_mul_16s_13ns_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 28 ))
mul_16s_13ns_28_1_1_U89(
    .din0(sext_ln66_159_fu_275_p0),
    .din1(mul_ln66_3_fu_279_p1),
    .dout(mul_ln66_3_fu_279_p2)
);

FIR_HLS_mul_16s_8s_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 24 ))
mul_16s_8s_24_1_1_U90(
    .din0(sext_ln66_193_fu_350_p0),
    .din1(mul_ln66_21_fu_354_p1),
    .dout(mul_ln66_21_fu_354_p2)
);

FIR_HLS_mul_16s_13ns_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 28 ))
mul_16s_13ns_28_1_1_U91(
    .din0(sext_ln66_175_fu_388_p0),
    .din1(mul_ln66_11_fu_392_p1),
    .dout(mul_ln66_11_fu_392_p2)
);

FIR_HLS_mul_16s_12s_27_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 27 ))
mul_16s_12s_27_1_1_U92(
    .din0(sext_ln66_157_fu_426_p0),
    .din1(mul_ln66_1_fu_430_p1),
    .dout(mul_ln66_1_fu_430_p2)
);

FIR_HLS_mul_16s_8s_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 24 ))
mul_16s_8s_24_1_1_U93(
    .din0(sext_ln66_204_fu_480_p0),
    .din1(mul_ln66_28_fu_484_p1),
    .dout(mul_ln66_28_fu_484_p2)
);

FIR_HLS_mul_16s_13ns_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 28 ))
mul_16s_13ns_28_1_1_U94(
    .din0(sext_ln66_186_fu_507_p0),
    .din1(mul_ln66_18_fu_511_p1),
    .dout(mul_ln66_18_fu_511_p2)
);

FIR_HLS_mul_16s_12s_27_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 27 ))
mul_16s_12s_27_1_1_U95(
    .din0(sext_ln66_168_fu_534_p0),
    .din1(mul_ln66_8_fu_538_p1),
    .dout(mul_ln66_8_fu_538_p2)
);

FIR_HLS_mul_16s_8s_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 24 ))
mul_16s_8s_24_1_1_U96(
    .din0(sext_ln66_202_fu_580_p0),
    .din1(mul_ln66_26_fu_584_p1),
    .dout(mul_ln66_26_fu_584_p2)
);

FIR_HLS_mul_16s_12s_27_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 27 ))
mul_16s_12s_27_1_1_U97(
    .din0(sext_ln66_184_fu_613_p0),
    .din1(mul_ln66_16_fu_617_p1),
    .dout(mul_ln66_16_fu_617_p2)
);

FIR_HLS_mul_16s_13ns_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 28 ))
mul_16s_13ns_28_1_1_U98(
    .din0(sext_ln66_166_fu_646_p0),
    .din1(mul_ln66_6_fu_650_p1),
    .dout(mul_ln66_6_fu_650_p2)
);

FIR_HLS_mac_muladd_16s_6ns_24s_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 6 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_6ns_24s_24_4_1_U99(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(sext_ln66_196_fu_217_p0),
    .din1(grp_fu_980_p1),
    .din2(mul_ln66_23_reg_1190),
    .ce(grp_fu_980_ce),
    .dout(grp_fu_980_p3)
);

FIR_HLS_mac_muladd_16s_8ns_27s_27_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 27 ),
    .dout_WIDTH( 27 ))
mac_muladd_16s_8ns_27s_27_4_1_U100(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(sext_ln66_178_fu_251_p0),
    .din1(grp_fu_987_p1),
    .din2(mul_ln66_13_reg_1200),
    .ce(grp_fu_987_ce),
    .dout(grp_fu_987_p3)
);

FIR_HLS_mac_muladd_16s_10s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 10 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_muladd_16s_10s_28s_28_4_1_U101(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(sext_ln66_160_fu_285_p0),
    .din1(grp_fu_994_p1),
    .din2(mul_ln66_3_reg_1210),
    .ce(grp_fu_994_ce),
    .dout(grp_fu_994_p3)
);

FIR_HLS_am_addmul_16s_16s_13ns_30_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 30 ))
am_addmul_16s_16s_13ns_30_4_1_U102(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(sext_ln66_146_fu_317_p0),
    .din1(sext_ln66_145_fu_313_p0),
    .din2(grp_fu_1001_p2),
    .ce(grp_fu_1001_ce),
    .dout(grp_fu_1001_p3)
);

FIR_HLS_mac_muladd_16s_6ns_24s_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 6 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_6ns_24s_24_4_1_U103(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(x_n_reg_1174),
    .din1(grp_fu_1009_p1),
    .din2(mul_ln66_21_reg_1236),
    .ce(grp_fu_1009_ce),
    .dout(grp_fu_1009_p3)
);

FIR_HLS_mac_muladd_16s_10s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 10 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_muladd_16s_10s_28s_28_4_1_U104(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(x_n_reg_1174),
    .din1(grp_fu_1016_p1),
    .din2(mul_ln66_11_reg_1251),
    .ce(grp_fu_1016_ce),
    .dout(grp_fu_1016_p3)
);

FIR_HLS_mac_muladd_16s_8ns_27s_27_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 27 ),
    .dout_WIDTH( 27 ))
mac_muladd_16s_8ns_27s_27_4_1_U105(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(x_n_reg_1174),
    .din1(grp_fu_1023_p1),
    .din2(mul_ln66_1_reg_1266),
    .ce(grp_fu_1023_ce),
    .dout(grp_fu_1023_p3)
);

FIR_HLS_ama_addmuladd_16s_16s_8ns_30s_30_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 30 ),
    .dout_WIDTH( 30 ))
ama_addmuladd_16s_16s_8ns_30s_30_4_1_U106(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(FIR_delays_read_assign_cast_fu_460_p0),
    .din1(x_n_reg_1174),
    .din2(grp_fu_1030_p2),
    .din3(grp_fu_1001_p3),
    .ce(grp_fu_1030_ce),
    .dout(grp_fu_1030_p4)
);

FIR_HLS_mac_muladd_16s_14ns_24s_30_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 30 ))
mac_muladd_16s_14ns_24s_30_4_1_U107(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(p_ZL19H_filter_FIR_dec_42_2_load_reg_1226),
    .din1(grp_fu_1040_p1),
    .din2(add_ln66_72_reg_1316),
    .ce(grp_fu_1040_ce),
    .dout(grp_fu_1040_p3)
);

FIR_HLS_mac_muladd_16s_13ns_27s_30_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 13 ),
    .din2_WIDTH( 27 ),
    .dout_WIDTH( 30 ))
mac_muladd_16s_13ns_27s_30_4_1_U108(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(p_ZL19H_filter_FIR_dec_43_2_load_reg_1241),
    .din1(grp_fu_1049_p1),
    .din2(add_ln66_64_reg_1336),
    .ce(grp_fu_1049_ce),
    .dout(grp_fu_1049_p3)
);

FIR_HLS_mac_muladd_16s_13ns_28s_30_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 13 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 30 ))
mac_muladd_16s_13ns_28s_30_4_1_U109(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(p_ZL19H_filter_FIR_dec_41_2_load_reg_1256),
    .din1(grp_fu_1058_p1),
    .din2(add_ln66_56_reg_1356),
    .ce(grp_fu_1058_ce),
    .dout(grp_fu_1058_p3)
);

FIR_HLS_ama_addmuladd_16s_16s_12s_30s_30_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 12 ),
    .din3_WIDTH( 30 ),
    .dout_WIDTH( 30 ))
ama_addmuladd_16s_16s_12s_30s_30_4_1_U110(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(p_ZL19H_filter_FIR_dec_40_1_load_reg_1220),
    .din1(sext_ln66_144_fu_554_p0),
    .din2(grp_fu_1067_p2),
    .din3(grp_fu_1030_p4),
    .ce(grp_fu_1067_ce),
    .dout(grp_fu_1067_p4)
);

FIR_HLS_mac_muladd_16s_6ns_24s_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 6 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_6ns_24s_24_4_1_U111(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(p_ZL19H_filter_FIR_int_42_0_load_reg_1276),
    .din1(grp_fu_1078_p1),
    .din2(mul_ln66_28_reg_1281),
    .ce(grp_fu_1078_ce),
    .dout(grp_fu_1078_p3)
);

FIR_HLS_mac_muladd_16s_10s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 10 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_muladd_16s_10s_28s_28_4_1_U112(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(p_ZL19H_filter_FIR_int_41_0_load_reg_1291),
    .din1(grp_fu_1085_p1),
    .din2(mul_ln66_18_reg_1296),
    .ce(grp_fu_1085_ce),
    .dout(grp_fu_1085_p3)
);

FIR_HLS_mac_muladd_16s_8ns_27s_27_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 27 ),
    .dout_WIDTH( 27 ))
mac_muladd_16s_8ns_27s_27_4_1_U113(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(p_ZL19H_filter_FIR_int_43_0_load_reg_1306),
    .din1(grp_fu_1092_p1),
    .din2(mul_ln66_8_reg_1311),
    .ce(grp_fu_1092_ce),
    .dout(grp_fu_1092_p3)
);

FIR_HLS_mac_muladd_16s_14ns_24s_29_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 29 ))
mac_muladd_16s_14ns_24s_29_4_1_U114(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(p_ZL19H_filter_FIR_int_42_2_load_reg_1321),
    .din1(grp_fu_1099_p1),
    .din2(add_ln66_76_reg_1441),
    .ce(grp_fu_1099_ce),
    .dout(grp_fu_1099_p3)
);

FIR_HLS_mac_muladd_16s_13ns_28s_29_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 13 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 29 ))
mac_muladd_16s_13ns_28s_29_4_1_U115(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(p_ZL19H_filter_FIR_int_41_2_load_reg_1341),
    .din1(grp_fu_1107_p1),
    .din2(add_ln66_68_reg_1451),
    .ce(grp_fu_1107_ce),
    .dout(grp_fu_1107_p3)
);

FIR_HLS_mac_muladd_16s_13ns_27s_29_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 13 ),
    .din2_WIDTH( 27 ),
    .dout_WIDTH( 29 ))
mac_muladd_16s_13ns_27s_29_4_1_U116(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(p_ZL19H_filter_FIR_int_43_2_load_reg_1361),
    .din1(grp_fu_1115_p1),
    .din2(add_ln66_60_reg_1461),
    .ce(grp_fu_1115_ce),
    .dout(grp_fu_1115_p3)
);

FIR_HLS_mac_muladd_16s_6ns_24s_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 6 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_6ns_24s_24_4_1_U117(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(sext_ln66_200_fu_821_p0),
    .din1(grp_fu_1123_p1),
    .din2(mul_ln66_26_reg_1326),
    .ce(grp_fu_1123_ce),
    .dout(grp_fu_1123_p3)
);

FIR_HLS_mac_muladd_16s_8ns_27s_27_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 27 ),
    .dout_WIDTH( 27 ))
mac_muladd_16s_8ns_27s_27_4_1_U118(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(sext_ln66_182_fu_831_p0),
    .din1(grp_fu_1131_p1),
    .din2(mul_ln66_16_reg_1346),
    .ce(grp_fu_1131_ce),
    .dout(grp_fu_1131_p3)
);

FIR_HLS_mac_muladd_16s_10s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 10 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_muladd_16s_10s_28s_28_4_1_U119(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(sext_ln66_164_fu_841_p0),
    .din1(grp_fu_1139_p1),
    .din2(mul_ln66_6_reg_1366),
    .ce(grp_fu_1139_ce),
    .dout(grp_fu_1139_p3)
);

FIR_HLS_am_addmul_16s_16s_13ns_29_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 29 ))
am_addmul_16s_16s_13ns_29_4_1_U120(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(sext_ln66_152_fu_900_p0),
    .din1(sext_ln66_151_fu_896_p0),
    .din2(grp_fu_1147_p2),
    .ce(grp_fu_1147_ce),
    .dout(grp_fu_1147_p3)
);

FIR_HLS_ama_addmuladd_16s_16s_8ns_29s_29_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 29 ),
    .dout_WIDTH( 29 ))
ama_addmuladd_16s_16s_8ns_29s_29_4_1_U121(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(FIR_delays_read_assign_5_cast_fu_930_p0),
    .din1(sext_ln66_149_fu_926_p0),
    .din2(grp_fu_1155_p2),
    .din3(tmp1_i89_reg_1522),
    .ce(grp_fu_1155_ce),
    .dout(grp_fu_1155_p4)
);

FIR_HLS_ama_addmuladd_16s_16s_12s_29s_29_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 12 ),
    .din3_WIDTH( 29 ),
    .dout_WIDTH( 29 ))
ama_addmuladd_16s_16s_12s_29s_29_4_1_U122(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(p_ZL19H_filter_FIR_int_40_1_load_reg_1511),
    .din1(sext_ln66_150_fu_943_p0),
    .din2(grp_fu_1164_p2),
    .din3(add_ln66_53_reg_1527),
    .ce(grp_fu_1164_ce),
    .dout(grp_fu_1164_p4)
);

FIR_HLS_regslice_both #(
    .DataWidth( 16 ))
regslice_both_input_r_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(input_r_TDATA),
    .vld_in(input_r_TVALID),
    .ack_in(regslice_both_input_r_U_ack_in),
    .data_out(input_r_TDATA_int_regslice),
    .vld_out(input_r_TVALID_int_regslice),
    .ack_out(input_r_TREADY_int_regslice),
    .apdone_blk(regslice_both_input_r_U_apdone_blk)
);

FIR_HLS_regslice_both #(
    .DataWidth( 16 ))
regslice_both_output_r_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(output_r_TDATA_int_regslice),
    .vld_in(output_r_TVALID_int_regslice),
    .ack_in(output_r_TREADY_int_regslice),
    .data_out(output_r_TDATA),
    .vld_out(regslice_both_output_r_U_vld_out),
    .ack_out(output_r_TREADY),
    .apdone_blk(regslice_both_output_r_U_apdone_blk)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_block_pp0_stage0_subdone_grp0_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
                ap_block_pp0_stage0_subdone_grp0_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage0_subdone_grp0)) begin
                ap_block_pp0_stage0_subdone_grp0_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_block_pp0_stage0_subdone_grp0_done_reg_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == 1'b1))) begin
            if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
                ap_block_pp0_stage0_subdone_grp0_done_reg_iter0 <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage0_subdone_grp0)) begin
                ap_block_pp0_stage0_subdone_grp0_done_reg_iter0 <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_block_pp0_stage10_subdone_grp0_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage10)) begin
            if ((1'b0 == ap_block_pp0_stage10_subdone)) begin
                ap_block_pp0_stage10_subdone_grp0_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage10_subdone_grp0)) begin
                ap_block_pp0_stage10_subdone_grp0_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_block_pp0_stage11_subdone_grp0_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage11)) begin
            if ((1'b0 == ap_block_pp0_stage11_subdone)) begin
                ap_block_pp0_stage11_subdone_grp0_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage11_subdone_grp0)) begin
                ap_block_pp0_stage11_subdone_grp0_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_block_pp0_stage11_subdone_grp3_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage11)) begin
            if ((1'b0 == ap_block_pp0_stage11_subdone)) begin
                ap_block_pp0_stage11_subdone_grp3_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage11_subdone_grp3)) begin
                ap_block_pp0_stage11_subdone_grp3_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage11) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage11_subdone))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage87) & (1'b0 == ap_block_pp0_stage87_subdone))) begin
            ap_enable_reg_pp0_iter1 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_FIR_filter_fu_188_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == 1'b1) & (mod_value_load_reg_1186 == 2'd0) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001))) begin
            grp_FIR_filter_fu_188_ap_start_reg <= 1'b1;
        end else if ((grp_FIR_filter_fu_188_ap_ready == 1'b1)) begin
            grp_FIR_filter_fu_188_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1329)) begin
        if ((mod_value_load_reg_1186 == 2'd1)) begin
            ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175 <= add_ln66_70_fu_871_p2;
        end else if ((mod_value_load_reg_1186 == 2'd2)) begin
            ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175 <= add_ln66_78_fu_863_p2;
        end else if ((mod_value_load_reg_1186 == 2'd3)) begin
            ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175 <= add_ln66_62_fu_879_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_2567)) begin
        if ((mod_value_load_load_fu_195_p1 == 2'd0)) begin
            mod_value <= 2'd1;
        end else if ((mod_value_load_load_fu_195_p1 == 2'd3)) begin
            mod_value <= 2'd0;
        end else if ((mod_value_load_load_fu_195_p1 == 2'd1)) begin
            mod_value <= 2'd2;
        end else if ((mod_value_load_load_fu_195_p1 == 2'd2)) begin
            mod_value <= 2'd3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage7_11001))) begin
        add_ln66_53_reg_1527 <= grp_fu_1155_p4;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001))) begin
        add_ln66_55_reg_1401 <= grp_fu_1023_p3;
        add_ln66_63_reg_1391 <= grp_fu_1016_p3;
        add_ln66_71_reg_1381 <= grp_fu_1009_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001))) begin
        add_ln66_56_reg_1356 <= grp_fu_994_p3;
        add_ln66_64_reg_1336 <= grp_fu_987_p3;
        add_ln66_72_reg_1316 <= grp_fu_980_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001))) begin
        add_ln66_60_reg_1461 <= grp_fu_1092_p3;
        add_ln66_68_reg_1451 <= grp_fu_1085_p3;
        add_ln66_76_reg_1441 <= grp_fu_1078_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_11001))) begin
        add_ln66_61_reg_1491 <= grp_fu_1115_p3;
        add_ln66_69_reg_1486 <= grp_fu_1107_p3;
        add_ln66_77_reg_1481 <= grp_fu_1099_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage87) & (1'b0 == ap_block_pp0_stage87_11001))) begin
        ap_phi_reg_pp0_iter1_data_out_load_in_in_reg_175 <= ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg_iter0) & (1'b0 == ap_block_pp0_stage0_11001_grp0))) begin
        mod_value_load_reg_1186 <= mod_value;
        mul_ln66_13_reg_1200 <= mul_ln66_13_fu_245_p2;
        mul_ln66_23_reg_1190 <= mul_ln66_23_fu_211_p2;
        mul_ln66_3_reg_1210 <= mul_ln66_3_fu_279_p2;
        p_ZL19H_filter_FIR_dec_40_1_load_reg_1220 <= p_ZL19H_filter_FIR_dec_40_1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0))) begin
        mod_value_load_reg_1186_pp0_iter1_reg <= mod_value_load_reg_1186;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        mul_ln66_11_reg_1251 <= mul_ln66_11_fu_392_p2;
        mul_ln66_1_reg_1266 <= mul_ln66_1_fu_430_p2;
        mul_ln66_21_reg_1236 <= mul_ln66_21_fu_354_p2;
        p_ZL19H_filter_FIR_dec_41_2_load_reg_1256 <= p_ZL19H_filter_FIR_dec_41_2;
        p_ZL19H_filter_FIR_dec_42_2_load_reg_1226 <= p_ZL19H_filter_FIR_dec_42_2;
        p_ZL19H_filter_FIR_dec_43_2_load_reg_1241 <= p_ZL19H_filter_FIR_dec_43_2;
        p_ZL19H_filter_FIR_int_40_1_load_reg_1511 <= p_ZL19H_filter_FIR_int_40_1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001))) begin
        mul_ln66_16_reg_1346 <= mul_ln66_16_fu_617_p2;
        mul_ln66_26_reg_1326 <= mul_ln66_26_fu_584_p2;
        mul_ln66_6_reg_1366 <= mul_ln66_6_fu_650_p2;
        p_ZL19H_filter_FIR_int_41_2_load_reg_1341 <= p_ZL19H_filter_FIR_int_41_2;
        p_ZL19H_filter_FIR_int_42_2_load_reg_1321 <= p_ZL19H_filter_FIR_int_42_2;
        p_ZL19H_filter_FIR_int_43_2_load_reg_1361 <= p_ZL19H_filter_FIR_int_43_2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        mul_ln66_18_reg_1296 <= mul_ln66_18_fu_511_p2;
        mul_ln66_28_reg_1281 <= mul_ln66_28_fu_484_p2;
        mul_ln66_8_reg_1311 <= mul_ln66_8_fu_538_p2;
        p_ZL19H_filter_FIR_int_41_0_load_reg_1291 <= p_ZL19H_filter_FIR_int_41_0;
        p_ZL19H_filter_FIR_int_42_0_load_reg_1276 <= p_ZL19H_filter_FIR_int_42_0;
        p_ZL19H_filter_FIR_int_43_0_load_reg_1306 <= p_ZL19H_filter_FIR_int_43_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == 1'b1) & (mod_value_load_reg_1186 == 2'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        p_ZL19H_filter_FIR_dec_40_0 <= p_ZL19H_filter_FIR_dec_40_1_load_reg_1220;
    end
end

always @ (posedge ap_clk) begin
    if (((mod_value_load_load_fu_195_p1 == 2'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg_iter0) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (1'b1 == 1'b1))) begin
        p_ZL19H_filter_FIR_dec_40_1 <= p_ZL19H_filter_FIR_dec_40_2;
        p_ZL19H_filter_FIR_dec_40_2 <= p_ZL19H_filter_FIR_dec_40_3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == 1'b1) & (mod_value_load_reg_1186 == 2'd0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        p_ZL19H_filter_FIR_dec_40_3 <= p_ZL19H_filter_FIR_dec_40_4;
        p_ZL19H_filter_FIR_dec_40_4 <= x_n_reg_1174;
    end
end

always @ (posedge ap_clk) begin
    if (((mod_value_load_load_fu_195_p1 == 2'd3) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg_iter0) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (1'b1 == 1'b1))) begin
        p_ZL19H_filter_FIR_dec_41_0 <= p_ZL19H_filter_FIR_dec_41_1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == 1'b1) & (mod_value_load_reg_1186 == 2'd3) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        p_ZL19H_filter_FIR_dec_41_1 <= p_ZL19H_filter_FIR_dec_41_2;
        p_ZL19H_filter_FIR_dec_41_2 <= p_ZL19H_filter_FIR_dec_41_3;
        p_ZL19H_filter_FIR_dec_41_3 <= x_n_reg_1174;
    end
end

always @ (posedge ap_clk) begin
    if (((mod_value_load_load_fu_195_p1 == 2'd2) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg_iter0) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (1'b1 == 1'b1))) begin
        p_ZL19H_filter_FIR_dec_42_0 <= p_ZL19H_filter_FIR_dec_42_1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == 1'b1) & (mod_value_load_reg_1186 == 2'd2) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        p_ZL19H_filter_FIR_dec_42_1 <= p_ZL19H_filter_FIR_dec_42_2;
        p_ZL19H_filter_FIR_dec_42_2 <= p_ZL19H_filter_FIR_dec_42_3;
        p_ZL19H_filter_FIR_dec_42_3 <= x_n_reg_1174;
    end
end

always @ (posedge ap_clk) begin
    if (((mod_value_load_load_fu_195_p1 == 2'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg_iter0) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (1'b1 == 1'b1))) begin
        p_ZL19H_filter_FIR_dec_43_0 <= p_ZL19H_filter_FIR_dec_43_1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == 1'b1) & (mod_value_load_reg_1186 == 2'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        p_ZL19H_filter_FIR_dec_43_1 <= p_ZL19H_filter_FIR_dec_43_2;
        p_ZL19H_filter_FIR_dec_43_2 <= p_ZL19H_filter_FIR_dec_43_3;
        p_ZL19H_filter_FIR_dec_43_3 <= x_n_reg_1174;
    end
end

always @ (posedge ap_clk) begin
    if (((mod_value_load_reg_1186_pp0_iter1_reg == 2'd0) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage4_11001))) begin
        p_ZL19H_filter_FIR_int_40_0 <= p_ZL19H_filter_FIR_int_40_1_load_reg_1511;
        y2 <= grp_FIR_filter_fu_188_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((mod_value_load_reg_1186_pp0_iter1_reg == 2'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        p_ZL19H_filter_FIR_int_40_1 <= p_ZL19H_filter_FIR_int_40_2;
        p_ZL19H_filter_FIR_int_40_2 <= p_ZL19H_filter_FIR_int_40_3;
    end
end

always @ (posedge ap_clk) begin
    if (((mod_value_load_reg_1186_pp0_iter1_reg == 2'd0) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage7_11001))) begin
        p_ZL19H_filter_FIR_int_40_3 <= p_ZL19H_filter_FIR_int_40_4;
        p_ZL19H_filter_FIR_int_40_4 <= x_n_1_reg_1517;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == 1'b1) & (mod_value_load_reg_1186 == 2'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        p_ZL19H_filter_FIR_int_41_0 <= p_ZL19H_filter_FIR_int_41_1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == 1'b1) & (mod_value_load_reg_1186 == 2'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001))) begin
        p_ZL19H_filter_FIR_int_41_1 <= p_ZL19H_filter_FIR_int_41_2;
        p_ZL19H_filter_FIR_int_41_2 <= p_ZL19H_filter_FIR_int_41_3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == 1'b1) & (mod_value_load_reg_1186 == 2'd1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001))) begin
        p_ZL19H_filter_FIR_int_41_3 <= y2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == 1'b1) & (mod_value_load_reg_1186 == 2'd2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        p_ZL19H_filter_FIR_int_42_0 <= p_ZL19H_filter_FIR_int_42_1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == 1'b1) & (mod_value_load_reg_1186 == 2'd2) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001))) begin
        p_ZL19H_filter_FIR_int_42_1 <= p_ZL19H_filter_FIR_int_42_2;
        p_ZL19H_filter_FIR_int_42_2 <= p_ZL19H_filter_FIR_int_42_3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == 1'b1) & (mod_value_load_reg_1186 == 2'd2) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001))) begin
        p_ZL19H_filter_FIR_int_42_3 <= y2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == 1'b1) & (mod_value_load_reg_1186 == 2'd3) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        p_ZL19H_filter_FIR_int_43_0 <= p_ZL19H_filter_FIR_int_43_1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == 1'b1) & (mod_value_load_reg_1186 == 2'd3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001))) begin
        p_ZL19H_filter_FIR_int_43_1 <= p_ZL19H_filter_FIR_int_43_2;
        p_ZL19H_filter_FIR_int_43_2 <= p_ZL19H_filter_FIR_int_43_3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == 1'b1) & (mod_value_load_reg_1186 == 2'd3) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001))) begin
        p_ZL19H_filter_FIR_int_43_3 <= y2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage4_11001))) begin
        tmp1_i89_reg_1522 <= grp_fu_1147_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001_ignoreCallOp483))) begin
        x_n_1_reg_1517 <= grp_FIR_filter_fu_188_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_grp1))) begin
        x_n_reg_1174 <= input_r_TDATA_int_regslice;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == 1'b1) & (mod_value_load_reg_1186 == 2'd1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001))) begin
        y1_phase1 <= {{add_ln66_66_fu_710_p2[29:15]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == 1'b1) & (mod_value_load_reg_1186 == 2'd2) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001))) begin
        y1_phase2 <= {{add_ln66_74_fu_683_p2[29:15]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == 1'b1) & (mod_value_load_reg_1186 == 2'd3) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001))) begin
        y1_phase3 <= {{add_ln66_58_fu_737_p2[29:15]}};
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (1'b1 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((mod_value_load_reg_1186_pp0_iter1_reg == 2'd0)) begin
        ap_phi_mux_data_out_load_in_in_phi_fu_178_p8 = grp_fu_1164_p4;
    end else begin
        ap_phi_mux_data_out_load_in_in_phi_fu_178_p8 = ap_phi_reg_pp0_iter1_data_out_load_in_in_reg_175;
    end
end

assign ap_reset_idle_pp0 = 1'b0;

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage57) & (1'b0 == ap_block_pp0_stage57_11001_ignoreCallOp436)) | ((1'b1 == ap_CS_fsm_pp0_stage56) & (1'b0 == ap_block_pp0_stage56_11001_ignoreCallOp435)) | ((1'b1 == ap_CS_fsm_pp0_stage55) & (1'b0 == ap_block_pp0_stage55_11001_ignoreCallOp434)) | ((1'b1 == ap_CS_fsm_pp0_stage54) & (1'b0 == ap_block_pp0_stage54_11001_ignoreCallOp433)) | ((1'b1 == ap_CS_fsm_pp0_stage53) & (1'b0 == ap_block_pp0_stage53_11001_ignoreCallOp432)) | ((1'b1 == ap_CS_fsm_pp0_stage52) & (1'b0 == ap_block_pp0_stage52_11001_ignoreCallOp431)) | ((1'b1 == ap_CS_fsm_pp0_stage51) & (1'b0 == ap_block_pp0_stage51_11001_ignoreCallOp430)) | ((1'b1 == ap_CS_fsm_pp0_stage50) & (1'b0 == ap_block_pp0_stage50_11001_ignoreCallOp429)) | ((1'b1 == ap_CS_fsm_pp0_stage49) & (1'b0 == ap_block_pp0_stage49_11001_ignoreCallOp428)) | ((1'b1 == ap_CS_fsm_pp0_stage48) & (1'b0 == ap_block_pp0_stage48_11001_ignoreCallOp427)) | ((1'b1 == ap_CS_fsm_pp0_stage47) & (1'b0 == ap_block_pp0_stage47_11001_ignoreCallOp426)) | ((1'b1 == ap_CS_fsm_pp0_stage46) 
    & (1'b0 == ap_block_pp0_stage46_11001_ignoreCallOp425)) | ((1'b1 == ap_CS_fsm_pp0_stage45) & (1'b0 == ap_block_pp0_stage45_11001_ignoreCallOp424)) | ((1'b1 == ap_CS_fsm_pp0_stage44) & (1'b0 == ap_block_pp0_stage44_11001_ignoreCallOp423)) | ((1'b1 == ap_CS_fsm_pp0_stage43) & (1'b0 == ap_block_pp0_stage43_11001_ignoreCallOp422)) | ((1'b1 == ap_CS_fsm_pp0_stage42) & (1'b0 == ap_block_pp0_stage42_11001_ignoreCallOp421)) | ((1'b1 == ap_CS_fsm_pp0_stage41) & (1'b0 == ap_block_pp0_stage41_11001_ignoreCallOp420)) | ((1'b1 == ap_CS_fsm_pp0_stage40) & (1'b0 == ap_block_pp0_stage40_11001_ignoreCallOp419)) | ((1'b1 == ap_CS_fsm_pp0_stage39) & (1'b0 == ap_block_pp0_stage39_11001_ignoreCallOp418)) | ((1'b1 == ap_CS_fsm_pp0_stage38) & (1'b0 == ap_block_pp0_stage38_11001_ignoreCallOp417)) | ((1'b1 == ap_CS_fsm_pp0_stage37) & (1'b0 == ap_block_pp0_stage37_11001_ignoreCallOp416)) | ((1'b1 == ap_CS_fsm_pp0_stage36) & (1'b0 == ap_block_pp0_stage36_11001_ignoreCallOp415)) | ((1'b1 == ap_CS_fsm_pp0_stage35) & (1'b0 == ap_block_pp0_stage35_11001_ignoreCallOp414)) 
    | ((1'b1 == ap_CS_fsm_pp0_stage34) & (1'b0 == ap_block_pp0_stage34_11001_ignoreCallOp413)) | ((1'b1 == ap_CS_fsm_pp0_stage33) & (1'b0 == ap_block_pp0_stage33_11001_ignoreCallOp412)) | ((1'b1 == ap_CS_fsm_pp0_stage32) & (1'b0 == ap_block_pp0_stage32_11001_ignoreCallOp411)) | ((1'b1 == ap_CS_fsm_pp0_stage31) & (1'b0 == ap_block_pp0_stage31_11001_ignoreCallOp410)) | ((1'b1 == ap_CS_fsm_pp0_stage30) & (1'b0 == ap_block_pp0_stage30_11001_ignoreCallOp409)) | ((1'b1 == ap_CS_fsm_pp0_stage29) & (1'b0 == ap_block_pp0_stage29_11001_ignoreCallOp408)) | ((1'b1 == ap_CS_fsm_pp0_stage28) & (1'b0 == ap_block_pp0_stage28_11001_ignoreCallOp407)) | ((1'b1 == ap_CS_fsm_pp0_stage27) & (1'b0 == ap_block_pp0_stage27_11001_ignoreCallOp406)) | ((1'b1 == ap_CS_fsm_pp0_stage26) & (1'b0 == ap_block_pp0_stage26_11001_ignoreCallOp405)) | ((1'b1 == ap_CS_fsm_pp0_stage25) & (1'b0 == ap_block_pp0_stage25_11001_ignoreCallOp404)) | ((1'b1 == ap_CS_fsm_pp0_stage24) & (1'b0 == ap_block_pp0_stage24_11001_ignoreCallOp403)) | ((1'b1 == ap_CS_fsm_pp0_stage23) 
    & (1'b0 == ap_block_pp0_stage23_11001_ignoreCallOp402)) | ((1'b1 == ap_CS_fsm_pp0_stage22) & (1'b0 == ap_block_pp0_stage22_11001_ignoreCallOp401)) | ((1'b1 == ap_CS_fsm_pp0_stage21) & (1'b0 == ap_block_pp0_stage21_11001_ignoreCallOp400)) | ((1'b1 == ap_CS_fsm_pp0_stage20) & (1'b0 == ap_block_pp0_stage20_11001_ignoreCallOp399)) | ((1'b1 == ap_CS_fsm_pp0_stage19) & (1'b0 == ap_block_pp0_stage19_11001_ignoreCallOp398)) | ((1'b1 == ap_CS_fsm_pp0_stage18) & (1'b0 == ap_block_pp0_stage18_11001_ignoreCallOp397)) | ((1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17_11001_ignoreCallOp396)) | ((1'b1 == ap_CS_fsm_pp0_stage16) & (1'b0 == ap_block_pp0_stage16_11001_ignoreCallOp395)) | ((1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15_11001_ignoreCallOp394)) | ((1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14_11001_ignoreCallOp393)) | ((1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13_11001_ignoreCallOp392)) | ((1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12_11001_ignoreCallOp391)) 
    | ((1'b1 == ap_CS_fsm_pp0_stage87) & (1'b0 == ap_block_pp0_stage87_11001_ignoreCallOp466)) | ((1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9_11001_ignoreCallOp388)) | ((1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_11001_ignoreCallOp375)) | ((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001_ignoreCallOp362)) | ((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001_ignoreCallOp349)) | ((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001_ignoreCallOp325)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001_ignoreCallOp483)) | ((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001_ignoreCallOp481)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001_ignoreCallOp479)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001_ignoreCallOp468)) | ((1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage11_11001_ignoreCallOp390_grp0)) 
    | ((1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage10_11001_ignoreCallOp389_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp467_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage86) & (1'b0 == ap_block_pp0_stage86_11001_ignoreCallOp465)) | ((1'b1 == ap_CS_fsm_pp0_stage85) & (1'b0 == ap_block_pp0_stage85_11001_ignoreCallOp464)) | ((1'b1 == ap_CS_fsm_pp0_stage84) & (1'b0 == ap_block_pp0_stage84_11001_ignoreCallOp463)) | ((1'b1 == ap_CS_fsm_pp0_stage83) & (1'b0 == ap_block_pp0_stage83_11001_ignoreCallOp462)) | ((1'b1 == ap_CS_fsm_pp0_stage82) & (1'b0 == ap_block_pp0_stage82_11001_ignoreCallOp461)) | ((1'b1 == ap_CS_fsm_pp0_stage81) & (1'b0 == ap_block_pp0_stage81_11001_ignoreCallOp460)) | ((1'b1 == ap_CS_fsm_pp0_stage80) & (1'b0 == ap_block_pp0_stage80_11001_ignoreCallOp459)) | ((1'b1 == ap_CS_fsm_pp0_stage79) & (1'b0 == ap_block_pp0_stage79_11001_ignoreCallOp458)) 
    | ((1'b1 == ap_CS_fsm_pp0_stage78) & (1'b0 == ap_block_pp0_stage78_11001_ignoreCallOp457)) | ((1'b1 == ap_CS_fsm_pp0_stage77) & (1'b0 == ap_block_pp0_stage77_11001_ignoreCallOp456)) | ((1'b1 == ap_CS_fsm_pp0_stage76) & (1'b0 == ap_block_pp0_stage76_11001_ignoreCallOp455)) | ((1'b1 == ap_CS_fsm_pp0_stage75) & (1'b0 == ap_block_pp0_stage75_11001_ignoreCallOp454)) | ((1'b1 == ap_CS_fsm_pp0_stage74) & (1'b0 == ap_block_pp0_stage74_11001_ignoreCallOp453)) | ((1'b1 == ap_CS_fsm_pp0_stage73) & (1'b0 == ap_block_pp0_stage73_11001_ignoreCallOp452)) | ((1'b1 == ap_CS_fsm_pp0_stage72) & (1'b0 == ap_block_pp0_stage72_11001_ignoreCallOp451)) | ((1'b1 == ap_CS_fsm_pp0_stage71) & (1'b0 == ap_block_pp0_stage71_11001_ignoreCallOp450)) | ((1'b1 == ap_CS_fsm_pp0_stage70) & (1'b0 == ap_block_pp0_stage70_11001_ignoreCallOp449)) | ((1'b1 == ap_CS_fsm_pp0_stage69) & (1'b0 == ap_block_pp0_stage69_11001_ignoreCallOp448)) | ((1'b1 == ap_CS_fsm_pp0_stage68) & (1'b0 == ap_block_pp0_stage68_11001_ignoreCallOp447)) | ((1'b1 == ap_CS_fsm_pp0_stage67) 
    & (1'b0 == ap_block_pp0_stage67_11001_ignoreCallOp446)) | ((1'b1 == ap_CS_fsm_pp0_stage66) & (1'b0 == ap_block_pp0_stage66_11001_ignoreCallOp445)) | ((1'b1 == ap_CS_fsm_pp0_stage65) & (1'b0 == ap_block_pp0_stage65_11001_ignoreCallOp444)) | ((1'b1 == ap_CS_fsm_pp0_stage64) & (1'b0 == ap_block_pp0_stage64_11001_ignoreCallOp443)) | ((1'b1 == ap_CS_fsm_pp0_stage63) & (1'b0 == ap_block_pp0_stage63_11001_ignoreCallOp442)) | ((1'b1 == ap_CS_fsm_pp0_stage62) & (1'b0 == ap_block_pp0_stage62_11001_ignoreCallOp441)) | ((1'b1 == ap_CS_fsm_pp0_stage61) & (1'b0 == ap_block_pp0_stage61_11001_ignoreCallOp440)) | ((1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60_11001_ignoreCallOp439)) | ((1'b1 == ap_CS_fsm_pp0_stage59) & (1'b0 == ap_block_pp0_stage59_11001_ignoreCallOp438)) | ((1'b1 == ap_CS_fsm_pp0_stage58) & (1'b0 == ap_block_pp0_stage58_11001_ignoreCallOp437)))) begin
        grp_FIR_filter_fu_188_ap_ce = 1'b1;
    end else begin
        grp_FIR_filter_fu_188_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg_iter0) & (1'b0 == ap_block_pp0_stage0_11001_grp0)))) begin
        grp_fu_1001_ce = 1'b1;
    end else begin
        grp_fu_1001_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        grp_fu_1009_ce = 1'b1;
    end else begin
        grp_fu_1009_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        grp_fu_1016_ce = 1'b1;
    end else begin
        grp_fu_1016_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        grp_fu_1023_ce = 1'b1;
    end else begin
        grp_fu_1023_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        grp_fu_1030_ce = 1'b1;
    end else begin
        grp_fu_1030_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)))) begin
        grp_fu_1040_ce = 1'b1;
    end else begin
        grp_fu_1040_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)))) begin
        grp_fu_1049_ce = 1'b1;
    end else begin
        grp_fu_1049_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)))) begin
        grp_fu_1058_ce = 1'b1;
    end else begin
        grp_fu_1058_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)))) begin
        grp_fu_1067_ce = 1'b1;
    end else begin
        grp_fu_1067_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)))) begin
        grp_fu_1078_ce = 1'b1;
    end else begin
        grp_fu_1078_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)))) begin
        grp_fu_1085_ce = 1'b1;
    end else begin
        grp_fu_1085_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)))) begin
        grp_fu_1092_ce = 1'b1;
    end else begin
        grp_fu_1092_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001)))) begin
        grp_fu_1099_ce = 1'b1;
    end else begin
        grp_fu_1099_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001)))) begin
        grp_fu_1107_ce = 1'b1;
    end else begin
        grp_fu_1107_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001)))) begin
        grp_fu_1115_ce = 1'b1;
    end else begin
        grp_fu_1115_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001)))) begin
        grp_fu_1123_ce = 1'b1;
    end else begin
        grp_fu_1123_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001)))) begin
        grp_fu_1131_ce = 1'b1;
    end else begin
        grp_fu_1131_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001)))) begin
        grp_fu_1139_ce = 1'b1;
    end else begin
        grp_fu_1139_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        grp_fu_1147_ce = 1'b1;
    end else begin
        grp_fu_1147_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001)))) begin
        grp_fu_1155_ce = 1'b1;
    end else begin
        grp_fu_1155_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10_11001_grp2)))) begin
        grp_fu_1164_ce = 1'b1;
    end else begin
        grp_fu_1164_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg_iter0) & (1'b0 == ap_block_pp0_stage0_11001_grp0)))) begin
        grp_fu_980_ce = 1'b1;
    end else begin
        grp_fu_980_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg_iter0) & (1'b0 == ap_block_pp0_stage0_11001_grp0)))) begin
        grp_fu_987_ce = 1'b1;
    end else begin
        grp_fu_987_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg_iter0) & (1'b0 == ap_block_pp0_stage0_11001_grp0)))) begin
        grp_fu_994_ce = 1'b1;
    end else begin
        grp_fu_994_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_grp1) & (1'b1 == 1'b1))) begin
        input_r_TDATA_blk_n = input_r_TVALID_int_regslice;
    end else begin
        input_r_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_grp1) & (1'b1 == 1'b1))) begin
        input_r_TREADY_int_regslice = 1'b1;
    end else begin
        input_r_TREADY_int_regslice = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage11) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage11_subdone_grp3_done_reg) & (1'b0 == ap_block_pp0_stage11_grp3)) | ((1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage10_grp2)))) begin
        output_r_TDATA_blk_n = output_r_TREADY_int_regslice;
    end else begin
        output_r_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage10_11001_grp2))) begin
        output_r_TVALID_int_regslice = 1'b1;
    end else begin
        output_r_TVALID_int_regslice = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        ap_ST_fsm_pp0_stage4 : begin
            if ((1'b0 == ap_block_pp0_stage4_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end
        end
        ap_ST_fsm_pp0_stage5 : begin
            if ((1'b0 == ap_block_pp0_stage5_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end
        end
        ap_ST_fsm_pp0_stage6 : begin
            if ((1'b0 == ap_block_pp0_stage6_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end
        end
        ap_ST_fsm_pp0_stage7 : begin
            if ((1'b0 == ap_block_pp0_stage7_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end
        end
        ap_ST_fsm_pp0_stage8 : begin
            if ((1'b0 == ap_block_pp0_stage8_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end
        end
        ap_ST_fsm_pp0_stage9 : begin
            if ((1'b0 == ap_block_pp0_stage9_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage9;
            end
        end
        ap_ST_fsm_pp0_stage10 : begin
            if ((1'b0 == ap_block_pp0_stage10_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage10;
            end
        end
        ap_ST_fsm_pp0_stage11 : begin
            if (((ap_reset_idle_pp0 == 1'b0) & (1'b0 == ap_block_pp0_stage11_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage12;
            end else if (((ap_reset_idle_pp0 == 1'b1) & (1'b0 == ap_block_pp0_stage11_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage11;
            end
        end
        ap_ST_fsm_pp0_stage12 : begin
            if ((1'b0 == ap_block_pp0_stage12_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage12;
            end
        end
        ap_ST_fsm_pp0_stage13 : begin
            if ((1'b0 == ap_block_pp0_stage13_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage13;
            end
        end
        ap_ST_fsm_pp0_stage14 : begin
            if ((1'b0 == ap_block_pp0_stage14_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage15;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage14;
            end
        end
        ap_ST_fsm_pp0_stage15 : begin
            if ((1'b0 == ap_block_pp0_stage15_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage16;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage15;
            end
        end
        ap_ST_fsm_pp0_stage16 : begin
            if ((1'b0 == ap_block_pp0_stage16_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage17;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage16;
            end
        end
        ap_ST_fsm_pp0_stage17 : begin
            if ((1'b0 == ap_block_pp0_stage17_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage18;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage17;
            end
        end
        ap_ST_fsm_pp0_stage18 : begin
            if ((1'b0 == ap_block_pp0_stage18_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage19;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage18;
            end
        end
        ap_ST_fsm_pp0_stage19 : begin
            if ((1'b0 == ap_block_pp0_stage19_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage20;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage19;
            end
        end
        ap_ST_fsm_pp0_stage20 : begin
            if ((1'b0 == ap_block_pp0_stage20_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage21;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage20;
            end
        end
        ap_ST_fsm_pp0_stage21 : begin
            if ((1'b0 == ap_block_pp0_stage21_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage22;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage21;
            end
        end
        ap_ST_fsm_pp0_stage22 : begin
            if ((1'b0 == ap_block_pp0_stage22_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage23;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage22;
            end
        end
        ap_ST_fsm_pp0_stage23 : begin
            if ((1'b0 == ap_block_pp0_stage23_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage24;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage23;
            end
        end
        ap_ST_fsm_pp0_stage24 : begin
            if ((1'b0 == ap_block_pp0_stage24_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage25;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage24;
            end
        end
        ap_ST_fsm_pp0_stage25 : begin
            if ((1'b0 == ap_block_pp0_stage25_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage26;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage25;
            end
        end
        ap_ST_fsm_pp0_stage26 : begin
            if ((1'b0 == ap_block_pp0_stage26_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage27;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage26;
            end
        end
        ap_ST_fsm_pp0_stage27 : begin
            if ((1'b0 == ap_block_pp0_stage27_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage28;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage27;
            end
        end
        ap_ST_fsm_pp0_stage28 : begin
            if ((1'b0 == ap_block_pp0_stage28_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage29;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage28;
            end
        end
        ap_ST_fsm_pp0_stage29 : begin
            if ((1'b0 == ap_block_pp0_stage29_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage30;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage29;
            end
        end
        ap_ST_fsm_pp0_stage30 : begin
            if ((1'b0 == ap_block_pp0_stage30_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage31;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage30;
            end
        end
        ap_ST_fsm_pp0_stage31 : begin
            if ((1'b0 == ap_block_pp0_stage31_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage32;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage31;
            end
        end
        ap_ST_fsm_pp0_stage32 : begin
            if ((1'b0 == ap_block_pp0_stage32_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage33;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage32;
            end
        end
        ap_ST_fsm_pp0_stage33 : begin
            if ((1'b0 == ap_block_pp0_stage33_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage34;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage33;
            end
        end
        ap_ST_fsm_pp0_stage34 : begin
            if ((1'b0 == ap_block_pp0_stage34_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage35;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage34;
            end
        end
        ap_ST_fsm_pp0_stage35 : begin
            if ((1'b0 == ap_block_pp0_stage35_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage36;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage35;
            end
        end
        ap_ST_fsm_pp0_stage36 : begin
            if ((1'b0 == ap_block_pp0_stage36_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage37;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage36;
            end
        end
        ap_ST_fsm_pp0_stage37 : begin
            if ((1'b0 == ap_block_pp0_stage37_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage38;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage37;
            end
        end
        ap_ST_fsm_pp0_stage38 : begin
            if ((1'b0 == ap_block_pp0_stage38_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage39;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage38;
            end
        end
        ap_ST_fsm_pp0_stage39 : begin
            if ((1'b0 == ap_block_pp0_stage39_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage40;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage39;
            end
        end
        ap_ST_fsm_pp0_stage40 : begin
            if ((1'b0 == ap_block_pp0_stage40_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage41;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage40;
            end
        end
        ap_ST_fsm_pp0_stage41 : begin
            if ((1'b0 == ap_block_pp0_stage41_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage42;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage41;
            end
        end
        ap_ST_fsm_pp0_stage42 : begin
            if ((1'b0 == ap_block_pp0_stage42_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage43;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage42;
            end
        end
        ap_ST_fsm_pp0_stage43 : begin
            if ((1'b0 == ap_block_pp0_stage43_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage44;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage43;
            end
        end
        ap_ST_fsm_pp0_stage44 : begin
            if ((1'b0 == ap_block_pp0_stage44_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage45;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage44;
            end
        end
        ap_ST_fsm_pp0_stage45 : begin
            if ((1'b0 == ap_block_pp0_stage45_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage46;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage45;
            end
        end
        ap_ST_fsm_pp0_stage46 : begin
            if ((1'b0 == ap_block_pp0_stage46_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage47;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage46;
            end
        end
        ap_ST_fsm_pp0_stage47 : begin
            if ((1'b0 == ap_block_pp0_stage47_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage48;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage47;
            end
        end
        ap_ST_fsm_pp0_stage48 : begin
            if ((1'b0 == ap_block_pp0_stage48_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage49;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage48;
            end
        end
        ap_ST_fsm_pp0_stage49 : begin
            if ((1'b0 == ap_block_pp0_stage49_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage50;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage49;
            end
        end
        ap_ST_fsm_pp0_stage50 : begin
            if ((1'b0 == ap_block_pp0_stage50_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage51;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage50;
            end
        end
        ap_ST_fsm_pp0_stage51 : begin
            if ((1'b0 == ap_block_pp0_stage51_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage52;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage51;
            end
        end
        ap_ST_fsm_pp0_stage52 : begin
            if ((1'b0 == ap_block_pp0_stage52_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage53;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage52;
            end
        end
        ap_ST_fsm_pp0_stage53 : begin
            if ((1'b0 == ap_block_pp0_stage53_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage54;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage53;
            end
        end
        ap_ST_fsm_pp0_stage54 : begin
            if ((1'b0 == ap_block_pp0_stage54_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage55;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage54;
            end
        end
        ap_ST_fsm_pp0_stage55 : begin
            if ((1'b0 == ap_block_pp0_stage55_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage56;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage55;
            end
        end
        ap_ST_fsm_pp0_stage56 : begin
            if ((1'b0 == ap_block_pp0_stage56_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage57;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage56;
            end
        end
        ap_ST_fsm_pp0_stage57 : begin
            if ((1'b0 == ap_block_pp0_stage57_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage58;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage57;
            end
        end
        ap_ST_fsm_pp0_stage58 : begin
            if ((1'b0 == ap_block_pp0_stage58_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage59;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage58;
            end
        end
        ap_ST_fsm_pp0_stage59 : begin
            if ((1'b0 == ap_block_pp0_stage59_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage60;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage59;
            end
        end
        ap_ST_fsm_pp0_stage60 : begin
            if ((1'b0 == ap_block_pp0_stage60_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage61;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage60;
            end
        end
        ap_ST_fsm_pp0_stage61 : begin
            if ((1'b0 == ap_block_pp0_stage61_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage62;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage61;
            end
        end
        ap_ST_fsm_pp0_stage62 : begin
            if ((1'b0 == ap_block_pp0_stage62_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage63;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage62;
            end
        end
        ap_ST_fsm_pp0_stage63 : begin
            if ((1'b0 == ap_block_pp0_stage63_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage64;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage63;
            end
        end
        ap_ST_fsm_pp0_stage64 : begin
            if ((1'b0 == ap_block_pp0_stage64_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage65;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage64;
            end
        end
        ap_ST_fsm_pp0_stage65 : begin
            if ((1'b0 == ap_block_pp0_stage65_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage66;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage65;
            end
        end
        ap_ST_fsm_pp0_stage66 : begin
            if ((1'b0 == ap_block_pp0_stage66_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage67;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage66;
            end
        end
        ap_ST_fsm_pp0_stage67 : begin
            if ((1'b0 == ap_block_pp0_stage67_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage68;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage67;
            end
        end
        ap_ST_fsm_pp0_stage68 : begin
            if ((1'b0 == ap_block_pp0_stage68_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage69;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage68;
            end
        end
        ap_ST_fsm_pp0_stage69 : begin
            if ((1'b0 == ap_block_pp0_stage69_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage70;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage69;
            end
        end
        ap_ST_fsm_pp0_stage70 : begin
            if ((1'b0 == ap_block_pp0_stage70_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage71;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage70;
            end
        end
        ap_ST_fsm_pp0_stage71 : begin
            if ((1'b0 == ap_block_pp0_stage71_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage72;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage71;
            end
        end
        ap_ST_fsm_pp0_stage72 : begin
            if ((1'b0 == ap_block_pp0_stage72_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage73;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage72;
            end
        end
        ap_ST_fsm_pp0_stage73 : begin
            if ((1'b0 == ap_block_pp0_stage73_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage74;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage73;
            end
        end
        ap_ST_fsm_pp0_stage74 : begin
            if ((1'b0 == ap_block_pp0_stage74_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage75;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage74;
            end
        end
        ap_ST_fsm_pp0_stage75 : begin
            if ((1'b0 == ap_block_pp0_stage75_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage76;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage75;
            end
        end
        ap_ST_fsm_pp0_stage76 : begin
            if ((1'b0 == ap_block_pp0_stage76_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage77;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage76;
            end
        end
        ap_ST_fsm_pp0_stage77 : begin
            if ((1'b0 == ap_block_pp0_stage77_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage78;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage77;
            end
        end
        ap_ST_fsm_pp0_stage78 : begin
            if ((1'b0 == ap_block_pp0_stage78_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage79;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage78;
            end
        end
        ap_ST_fsm_pp0_stage79 : begin
            if ((1'b0 == ap_block_pp0_stage79_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage80;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage79;
            end
        end
        ap_ST_fsm_pp0_stage80 : begin
            if ((1'b0 == ap_block_pp0_stage80_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage81;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage80;
            end
        end
        ap_ST_fsm_pp0_stage81 : begin
            if ((1'b0 == ap_block_pp0_stage81_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage82;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage81;
            end
        end
        ap_ST_fsm_pp0_stage82 : begin
            if ((1'b0 == ap_block_pp0_stage82_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage83;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage82;
            end
        end
        ap_ST_fsm_pp0_stage83 : begin
            if ((1'b0 == ap_block_pp0_stage83_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage84;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage83;
            end
        end
        ap_ST_fsm_pp0_stage84 : begin
            if ((1'b0 == ap_block_pp0_stage84_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage85;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage84;
            end
        end
        ap_ST_fsm_pp0_stage85 : begin
            if ((1'b0 == ap_block_pp0_stage85_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage86;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage85;
            end
        end
        ap_ST_fsm_pp0_stage86 : begin
            if ((1'b0 == ap_block_pp0_stage86_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage87;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage86;
            end
        end
        ap_ST_fsm_pp0_stage87 : begin
            if ((1'b0 == ap_block_pp0_stage87_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage87;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign FIR_delays_read_assign_5_cast_fu_930_p0 = p_ZL19H_filter_FIR_int_40_0;

assign FIR_delays_read_assign_cast_fu_460_p0 = p_ZL19H_filter_FIR_dec_40_0;

assign add_ln24_1_fu_804_p2 = ($signed(sext_ln24_2_fu_794_p1) + $signed(sext_ln69_fu_770_p1));

assign add_ln24_fu_798_p2 = ($signed(sext_ln24_fu_778_p1) + $signed(sext_ln24_1_fu_786_p1));

assign add_ln66_58_fu_737_p2 = ($signed(grp_fu_1058_p3) + $signed(sext_ln66_162_fu_734_p1));

assign add_ln66_62_fu_879_p2 = ($signed(add_ln66_61_reg_1491) + $signed(sext_ln66_171_fu_876_p1));

assign add_ln66_66_fu_710_p2 = ($signed(grp_fu_1049_p3) + $signed(sext_ln66_180_fu_707_p1));

assign add_ln66_70_fu_871_p2 = ($signed(add_ln66_69_reg_1486) + $signed(sext_ln66_189_fu_868_p1));

assign add_ln66_74_fu_683_p2 = ($signed(grp_fu_1040_p3) + $signed(sext_ln66_198_fu_680_p1));

assign add_ln66_78_fu_863_p2 = ($signed(add_ln66_77_reg_1481) + $signed(sext_ln66_207_fu_860_p1));

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage10 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_pp0_stage11 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_pp0_stage12 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_pp0_stage13 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_pp0_stage14 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_pp0_stage15 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_pp0_stage16 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_pp0_stage17 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_pp0_stage18 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_pp0_stage19 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage20 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_pp0_stage21 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_pp0_stage22 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_pp0_stage23 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_pp0_stage24 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_pp0_stage25 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_pp0_stage26 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_pp0_stage27 = ap_CS_fsm[32'd27];

assign ap_CS_fsm_pp0_stage28 = ap_CS_fsm[32'd28];

assign ap_CS_fsm_pp0_stage29 = ap_CS_fsm[32'd29];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_pp0_stage30 = ap_CS_fsm[32'd30];

assign ap_CS_fsm_pp0_stage31 = ap_CS_fsm[32'd31];

assign ap_CS_fsm_pp0_stage32 = ap_CS_fsm[32'd32];

assign ap_CS_fsm_pp0_stage33 = ap_CS_fsm[32'd33];

assign ap_CS_fsm_pp0_stage34 = ap_CS_fsm[32'd34];

assign ap_CS_fsm_pp0_stage35 = ap_CS_fsm[32'd35];

assign ap_CS_fsm_pp0_stage36 = ap_CS_fsm[32'd36];

assign ap_CS_fsm_pp0_stage37 = ap_CS_fsm[32'd37];

assign ap_CS_fsm_pp0_stage38 = ap_CS_fsm[32'd38];

assign ap_CS_fsm_pp0_stage39 = ap_CS_fsm[32'd39];

assign ap_CS_fsm_pp0_stage4 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_pp0_stage40 = ap_CS_fsm[32'd40];

assign ap_CS_fsm_pp0_stage41 = ap_CS_fsm[32'd41];

assign ap_CS_fsm_pp0_stage42 = ap_CS_fsm[32'd42];

assign ap_CS_fsm_pp0_stage43 = ap_CS_fsm[32'd43];

assign ap_CS_fsm_pp0_stage44 = ap_CS_fsm[32'd44];

assign ap_CS_fsm_pp0_stage45 = ap_CS_fsm[32'd45];

assign ap_CS_fsm_pp0_stage46 = ap_CS_fsm[32'd46];

assign ap_CS_fsm_pp0_stage47 = ap_CS_fsm[32'd47];

assign ap_CS_fsm_pp0_stage48 = ap_CS_fsm[32'd48];

assign ap_CS_fsm_pp0_stage49 = ap_CS_fsm[32'd49];

assign ap_CS_fsm_pp0_stage5 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_pp0_stage50 = ap_CS_fsm[32'd50];

assign ap_CS_fsm_pp0_stage51 = ap_CS_fsm[32'd51];

assign ap_CS_fsm_pp0_stage52 = ap_CS_fsm[32'd52];

assign ap_CS_fsm_pp0_stage53 = ap_CS_fsm[32'd53];

assign ap_CS_fsm_pp0_stage54 = ap_CS_fsm[32'd54];

assign ap_CS_fsm_pp0_stage55 = ap_CS_fsm[32'd55];

assign ap_CS_fsm_pp0_stage56 = ap_CS_fsm[32'd56];

assign ap_CS_fsm_pp0_stage57 = ap_CS_fsm[32'd57];

assign ap_CS_fsm_pp0_stage58 = ap_CS_fsm[32'd58];

assign ap_CS_fsm_pp0_stage59 = ap_CS_fsm[32'd59];

assign ap_CS_fsm_pp0_stage6 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_pp0_stage60 = ap_CS_fsm[32'd60];

assign ap_CS_fsm_pp0_stage61 = ap_CS_fsm[32'd61];

assign ap_CS_fsm_pp0_stage62 = ap_CS_fsm[32'd62];

assign ap_CS_fsm_pp0_stage63 = ap_CS_fsm[32'd63];

assign ap_CS_fsm_pp0_stage64 = ap_CS_fsm[32'd64];

assign ap_CS_fsm_pp0_stage65 = ap_CS_fsm[32'd65];

assign ap_CS_fsm_pp0_stage66 = ap_CS_fsm[32'd66];

assign ap_CS_fsm_pp0_stage67 = ap_CS_fsm[32'd67];

assign ap_CS_fsm_pp0_stage68 = ap_CS_fsm[32'd68];

assign ap_CS_fsm_pp0_stage69 = ap_CS_fsm[32'd69];

assign ap_CS_fsm_pp0_stage7 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_pp0_stage70 = ap_CS_fsm[32'd70];

assign ap_CS_fsm_pp0_stage71 = ap_CS_fsm[32'd71];

assign ap_CS_fsm_pp0_stage72 = ap_CS_fsm[32'd72];

assign ap_CS_fsm_pp0_stage73 = ap_CS_fsm[32'd73];

assign ap_CS_fsm_pp0_stage74 = ap_CS_fsm[32'd74];

assign ap_CS_fsm_pp0_stage75 = ap_CS_fsm[32'd75];

assign ap_CS_fsm_pp0_stage76 = ap_CS_fsm[32'd76];

assign ap_CS_fsm_pp0_stage77 = ap_CS_fsm[32'd77];

assign ap_CS_fsm_pp0_stage78 = ap_CS_fsm[32'd78];

assign ap_CS_fsm_pp0_stage79 = ap_CS_fsm[32'd79];

assign ap_CS_fsm_pp0_stage8 = ap_CS_fsm[32'd8];

assign ap_CS_fsm_pp0_stage80 = ap_CS_fsm[32'd80];

assign ap_CS_fsm_pp0_stage81 = ap_CS_fsm[32'd81];

assign ap_CS_fsm_pp0_stage82 = ap_CS_fsm[32'd82];

assign ap_CS_fsm_pp0_stage83 = ap_CS_fsm[32'd83];

assign ap_CS_fsm_pp0_stage84 = ap_CS_fsm[32'd84];

assign ap_CS_fsm_pp0_stage85 = ap_CS_fsm[32'd85];

assign ap_CS_fsm_pp0_stage86 = ap_CS_fsm[32'd86];

assign ap_CS_fsm_pp0_stage87 = ap_CS_fsm[32'd87];

assign ap_CS_fsm_pp0_stage9 = ap_CS_fsm[32'd9];

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((input_r_TVALID_int_regslice == 1'b0) & (1'b1 == 1'b1));
end

assign ap_block_pp0_stage0_11001_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_11001_grp1 = ((input_r_TVALID_int_regslice == 1'b0) & (1'b1 == 1'b1));
end

assign ap_block_pp0_stage0_11001_ignoreCallOp467_grp0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_grp0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_grp1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((input_r_TVALID_int_regslice == 1'b0) & (1'b1 == 1'b1));
end

assign ap_block_pp0_stage0_subdone_grp0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage10_01001_grp2 = ((output_r_TREADY_int_regslice == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage10_11001 = ((output_r_TREADY_int_regslice == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage10_11001_grp2 = ((output_r_TREADY_int_regslice == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

assign ap_block_pp0_stage10_11001_ignoreCallOp389_grp0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10_grp2 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage10_subdone = ((output_r_TREADY_int_regslice == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

assign ap_block_pp0_stage10_subdone_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage11_11001 = ((ap_enable_reg_pp0_iter1 == 1'b1) & ((regslice_both_output_r_U_apdone_blk == 1'b1) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b0 == ap_block_pp0_stage11_subdone_grp3_done_reg))));
end

assign ap_block_pp0_stage11_11001_ignoreCallOp390_grp0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage11_grp3 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage11_subdone = ((ap_enable_reg_pp0_iter1 == 1'b1) & ((regslice_both_output_r_U_apdone_blk == 1'b1) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b0 == ap_block_pp0_stage11_subdone_grp3_done_reg))));
end

assign ap_block_pp0_stage11_subdone_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage11_subdone_grp3 = ((output_r_TREADY_int_regslice == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage11_subdone_grp3_done_reg));
end

assign ap_block_pp0_stage12_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage12_11001_ignoreCallOp391 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage12_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage13_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage13_11001_ignoreCallOp392 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage13_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage14_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage14_11001_ignoreCallOp393 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage14_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage15_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage15_11001_ignoreCallOp394 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage15_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage16_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage16_11001_ignoreCallOp395 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage16_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage17_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage17_11001_ignoreCallOp396 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage17_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage18_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage18_11001_ignoreCallOp397 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage18_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage19_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage19_11001_ignoreCallOp398 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage19_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001_ignoreCallOp468 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage20_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage20_11001_ignoreCallOp399 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage20_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage21_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage21_11001_ignoreCallOp400 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage21_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage22_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage22_11001_ignoreCallOp401 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage22_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage23_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage23_11001_ignoreCallOp402 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage23_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage24_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage24_11001_ignoreCallOp403 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage24_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage25_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage25_11001_ignoreCallOp404 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage25_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage26_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage26_11001_ignoreCallOp405 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage26_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage27_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage27_11001_ignoreCallOp406 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage27_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage28_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage28_11001_ignoreCallOp407 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage28_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage29_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage29_11001_ignoreCallOp408 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage29_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_11001_ignoreCallOp479 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage30_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage30_11001_ignoreCallOp409 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage30_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage31_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage31_11001_ignoreCallOp410 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage31_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage32_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage32_11001_ignoreCallOp411 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage32_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage33_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage33_11001_ignoreCallOp412 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage33_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage34_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage34_11001_ignoreCallOp413 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage34_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage35_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage35_11001_ignoreCallOp414 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage35_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage36_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage36_11001_ignoreCallOp415 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage36_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage37_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage37_11001_ignoreCallOp416 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage37_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage38_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage38_11001_ignoreCallOp417 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage38_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage39_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage39_11001_ignoreCallOp418 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage39_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_11001_ignoreCallOp481 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage40_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage40_11001_ignoreCallOp419 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage40_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage41_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage41_11001_ignoreCallOp420 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage41_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage42_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage42_11001_ignoreCallOp421 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage42_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage43_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage43_11001_ignoreCallOp422 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage43_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage44_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage44_11001_ignoreCallOp423 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage44_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage45_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage45_11001_ignoreCallOp424 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage45_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage46_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage46_11001_ignoreCallOp425 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage46_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage47_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage47_11001_ignoreCallOp426 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage47_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage48_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage48_11001_ignoreCallOp427 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage48_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage49_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage49_11001_ignoreCallOp428 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage49_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_11001_ignoreCallOp483 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage50_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage50_11001_ignoreCallOp429 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage50_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage51_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage51_11001_ignoreCallOp430 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage51_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage52_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage52_11001_ignoreCallOp431 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage52_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage53_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage53_11001_ignoreCallOp432 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage53_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage54_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage54_11001_ignoreCallOp433 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage54_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage55_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage55_11001_ignoreCallOp434 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage55_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage56_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage56_11001_ignoreCallOp435 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage56_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage57_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage57_11001_ignoreCallOp436 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage57_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage58_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage58_11001_ignoreCallOp437 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage58_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage59_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage59_11001_ignoreCallOp438 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage59_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_11001_ignoreCallOp325 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_ignoreCallOp325 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage60_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage60_11001_ignoreCallOp439 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage60_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage61_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage61_11001_ignoreCallOp440 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage61_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage62_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage62_11001_ignoreCallOp441 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage62_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage63_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage63_11001_ignoreCallOp442 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage63_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage64_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage64_11001_ignoreCallOp443 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage64_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage65_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage65_11001_ignoreCallOp444 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage65_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage66_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage66_11001_ignoreCallOp445 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage66_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage67_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage67_11001_ignoreCallOp446 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage67_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage68_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage68_11001_ignoreCallOp447 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage68_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage69_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage69_11001_ignoreCallOp448 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage69_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_11001_ignoreCallOp349 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage70_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage70_11001_ignoreCallOp449 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage70_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage71_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage71_11001_ignoreCallOp450 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage71_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage72_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage72_11001_ignoreCallOp451 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage72_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage73_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage73_11001_ignoreCallOp452 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage73_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage74_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage74_11001_ignoreCallOp453 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage74_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage75_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage75_11001_ignoreCallOp454 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage75_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage76_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage76_11001_ignoreCallOp455 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage76_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage77_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage77_11001_ignoreCallOp456 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage77_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage78_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage78_11001_ignoreCallOp457 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage78_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage79_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage79_11001_ignoreCallOp458 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage79_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_11001_ignoreCallOp362 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage80_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage80_11001_ignoreCallOp459 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage80_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage81_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage81_11001_ignoreCallOp460 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage81_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage82_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage82_11001_ignoreCallOp461 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage82_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage83_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage83_11001_ignoreCallOp462 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage83_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage84_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage84_11001_ignoreCallOp463 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage84_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage85_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage85_11001_ignoreCallOp464 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage85_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage86_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage86_11001_ignoreCallOp465 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage86_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage87_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage87_11001_ignoreCallOp466 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage87_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8_11001_ignoreCallOp375 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9_11001_ignoreCallOp388 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9_subdone = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_1329 = ((1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9_11001));
end

always @ (*) begin
    ap_condition_2567 = ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg_iter0) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (1'b1 == 1'b1));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign grp_FIR_filter_fu_188_ap_start = grp_FIR_filter_fu_188_ap_start_reg;

assign grp_FIR_filter_fu_188_x_n = (add_ln24_1_fu_804_p2 + add_ln24_fu_798_p2);

assign grp_fu_1001_p2 = 30'd4930;

assign grp_fu_1009_p1 = 23'd50;

assign grp_fu_1016_p1 = 26'd67108402;

assign grp_fu_1023_p1 = 25'd247;

assign grp_fu_1030_p2 = 26'd218;

assign grp_fu_1040_p1 = 30'd8285;

assign grp_fu_1049_p1 = 30'd7338;

assign grp_fu_1058_p1 = 30'd7338;

assign grp_fu_1067_p2 = 29'd536869885;

assign grp_fu_1078_p1 = 23'd50;

assign grp_fu_1085_p1 = 26'd67108402;

assign grp_fu_1092_p1 = 25'd247;

assign grp_fu_1099_p1 = 29'd8285;

assign grp_fu_1107_p1 = 29'd7338;

assign grp_fu_1115_p1 = 29'd7338;

assign grp_fu_1123_p1 = 23'd50;

assign grp_fu_1131_p1 = 25'd247;

assign grp_fu_1139_p1 = 26'd67108402;

assign grp_fu_1147_p2 = 29'd4930;

assign grp_fu_1155_p2 = 26'd218;

assign grp_fu_1164_p2 = 29'd536869885;

assign grp_fu_980_p1 = 23'd50;

assign grp_fu_987_p1 = 25'd247;

assign grp_fu_994_p1 = 26'd67108402;

assign input_r_TREADY = regslice_both_input_r_U_ack_in;

assign mod_value_load_load_fu_195_p1 = mod_value;

assign mul_ln66_11_fu_392_p1 = 28'd2100;

assign mul_ln66_13_fu_245_p1 = 27'd134216641;

assign mul_ln66_16_fu_617_p1 = 27'd134216641;

assign mul_ln66_18_fu_511_p1 = 28'd2100;

assign mul_ln66_1_fu_430_p1 = 27'd134216641;

assign mul_ln66_21_fu_354_p1 = 24'd16777129;

assign mul_ln66_23_fu_211_p1 = 24'd16777129;

assign mul_ln66_26_fu_584_p1 = 24'd16777129;

assign mul_ln66_28_fu_484_p1 = 24'd16777129;

assign mul_ln66_3_fu_279_p1 = 28'd2100;

assign mul_ln66_6_fu_650_p1 = 28'd2100;

assign mul_ln66_8_fu_538_p1 = 27'd134216641;

assign output_r_TDATA_int_regslice = {{tmp_fu_961_p4}, {2'd0}};

assign output_r_TVALID = regslice_both_output_r_U_vld_out;

assign sext_ln24_1_fu_786_p1 = $signed(y1_phase2);

assign sext_ln24_2_fu_794_p1 = $signed(y1_phase3);

assign sext_ln24_fu_778_p1 = $signed(y1_phase1);

assign sext_ln66_144_fu_554_p0 = p_ZL19H_filter_FIR_dec_40_4;

assign sext_ln66_145_fu_313_p0 = p_ZL19H_filter_FIR_dec_40_3;

assign sext_ln66_146_fu_317_p0 = p_ZL19H_filter_FIR_dec_40_2;

assign sext_ln66_149_fu_926_p0 = grp_FIR_filter_fu_188_ap_return;

assign sext_ln66_150_fu_943_p0 = p_ZL19H_filter_FIR_int_40_4;

assign sext_ln66_151_fu_896_p0 = p_ZL19H_filter_FIR_int_40_3;

assign sext_ln66_152_fu_900_p0 = p_ZL19H_filter_FIR_int_40_2;

assign sext_ln66_157_fu_426_p0 = p_ZL19H_filter_FIR_dec_41_3;

assign sext_ln66_159_fu_275_p0 = p_ZL19H_filter_FIR_dec_41_1;

assign sext_ln66_160_fu_285_p0 = p_ZL19H_filter_FIR_dec_41_0;

assign sext_ln66_162_fu_734_p1 = add_ln66_55_reg_1401;

assign sext_ln66_164_fu_841_p0 = y2;

assign sext_ln66_166_fu_646_p0 = p_ZL19H_filter_FIR_int_43_3;

assign sext_ln66_168_fu_534_p0 = p_ZL19H_filter_FIR_int_43_1;

assign sext_ln66_171_fu_876_p1 = grp_fu_1139_p3;

assign sext_ln66_175_fu_388_p0 = p_ZL19H_filter_FIR_dec_43_3;

assign sext_ln66_177_fu_241_p0 = p_ZL19H_filter_FIR_dec_43_1;

assign sext_ln66_178_fu_251_p0 = p_ZL19H_filter_FIR_dec_43_0;

assign sext_ln66_180_fu_707_p1 = add_ln66_63_reg_1391;

assign sext_ln66_182_fu_831_p0 = y2;

assign sext_ln66_184_fu_613_p0 = p_ZL19H_filter_FIR_int_41_3;

assign sext_ln66_186_fu_507_p0 = p_ZL19H_filter_FIR_int_41_1;

assign sext_ln66_189_fu_868_p1 = grp_fu_1131_p3;

assign sext_ln66_193_fu_350_p0 = p_ZL19H_filter_FIR_dec_42_3;

assign sext_ln66_195_fu_207_p0 = p_ZL19H_filter_FIR_dec_42_1;

assign sext_ln66_196_fu_217_p0 = p_ZL19H_filter_FIR_dec_42_0;

assign sext_ln66_198_fu_680_p1 = add_ln66_71_reg_1381;

assign sext_ln66_200_fu_821_p0 = y2;

assign sext_ln66_202_fu_580_p0 = p_ZL19H_filter_FIR_int_42_3;

assign sext_ln66_204_fu_480_p0 = p_ZL19H_filter_FIR_int_42_1;

assign sext_ln66_207_fu_860_p1 = grp_fu_1123_p3;

assign sext_ln69_fu_770_p1 = $signed(y_fu_761_p4);

assign tmp_fu_961_p4 = {{ap_phi_mux_data_out_load_in_in_phi_fu_178_p8[28:15]}};

assign y_fu_761_p4 = {{grp_fu_1067_p4[29:15]}};

endmodule //FIR_HLS
