<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p1517" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_1517{left:69px;bottom:68px;letter-spacing:0.1px;word-spacing:-0.01px;}
#t2_1517{left:659px;bottom:1141px;letter-spacing:-0.13px;}
#t3_1517{left:785px;bottom:68px;letter-spacing:0.1px;word-spacing:-0.1px;}
#t4_1517{left:830px;bottom:68px;letter-spacing:0.12px;}
#t5_1517{left:70px;bottom:1083px;letter-spacing:0.16px;}
#t6_1517{left:70px;bottom:1061px;letter-spacing:0.16px;}
#t7_1517{left:360px;bottom:784px;letter-spacing:0.13px;word-spacing:-0.03px;}
#t8_1517{left:70px;bottom:700px;letter-spacing:-0.12px;}
#t9_1517{left:70px;bottom:677px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#ta_1517{left:70px;bottom:660px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tb_1517{left:70px;bottom:637px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tc_1517{left:70px;bottom:620px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#td_1517{left:70px;bottom:603px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#te_1517{left:785px;bottom:610px;}
#tf_1517{left:798px;bottom:603px;letter-spacing:-0.15px;word-spacing:-0.38px;}
#tg_1517{left:70px;bottom:587px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#th_1517{left:70px;bottom:564px;letter-spacing:-0.17px;word-spacing:-1.37px;}
#ti_1517{left:70px;bottom:547px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tj_1517{left:70px;bottom:530px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#tk_1517{left:70px;bottom:507px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tl_1517{left:70px;bottom:472px;letter-spacing:-0.13px;}
#tm_1517{left:70px;bottom:448px;letter-spacing:-0.14px;word-spacing:0.02px;}
#tn_1517{left:70px;bottom:429px;letter-spacing:-0.11px;}
#to_1517{left:70px;bottom:411px;letter-spacing:-0.12px;}
#tp_1517{left:91px;bottom:393px;letter-spacing:-0.14px;}
#tq_1517{left:118px;bottom:374px;letter-spacing:-0.14px;}
#tr_1517{left:91px;bottom:356px;letter-spacing:-0.09px;}
#ts_1517{left:118px;bottom:338px;letter-spacing:-0.14px;}
#tt_1517{left:70px;bottom:319px;letter-spacing:-0.11px;}
#tu_1517{left:70px;bottom:283px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tv_1517{left:91px;bottom:264px;letter-spacing:-0.09px;}
#tw_1517{left:91px;bottom:246px;letter-spacing:-0.1px;}
#tx_1517{left:91px;bottom:228px;letter-spacing:-0.11px;}
#ty_1517{left:118px;bottom:209px;letter-spacing:-0.11px;}
#tz_1517{left:146px;bottom:191px;letter-spacing:-0.11px;}
#t10_1517{left:146px;bottom:173px;letter-spacing:-0.12px;}
#t11_1517{left:118px;bottom:154px;letter-spacing:-0.09px;}
#t12_1517{left:146px;bottom:136px;letter-spacing:-0.12px;}
#t13_1517{left:366px;bottom:136px;letter-spacing:-0.12px;}
#t14_1517{left:173px;bottom:118px;letter-spacing:-0.12px;}
#t15_1517{left:79px;bottom:1043px;letter-spacing:-0.15px;}
#t16_1517{left:79px;bottom:1028px;letter-spacing:-0.12px;}
#t17_1517{left:311px;bottom:1043px;letter-spacing:-0.13px;word-spacing:-1.84px;}
#t18_1517{left:311px;bottom:1028px;letter-spacing:-0.18px;}
#t19_1517{left:354px;bottom:1043px;letter-spacing:-0.14px;}
#t1a_1517{left:354px;bottom:1028px;letter-spacing:-0.12px;word-spacing:-0.49px;}
#t1b_1517{left:354px;bottom:1013px;letter-spacing:-0.13px;}
#t1c_1517{left:429px;bottom:1043px;letter-spacing:-0.12px;}
#t1d_1517{left:429px;bottom:1028px;letter-spacing:-0.12px;}
#t1e_1517{left:429px;bottom:1013px;letter-spacing:-0.12px;}
#t1f_1517{left:516px;bottom:1043px;letter-spacing:-0.12px;}
#t1g_1517{left:79px;bottom:990px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1h_1517{left:79px;bottom:973px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1i_1517{left:79px;bottom:956px;letter-spacing:-0.15px;}
#t1j_1517{left:311px;bottom:990px;}
#t1k_1517{left:354px;bottom:990px;letter-spacing:-0.17px;}
#t1l_1517{left:429px;bottom:990px;letter-spacing:-0.15px;}
#t1m_1517{left:429px;bottom:973px;letter-spacing:-0.16px;}
#t1n_1517{left:516px;bottom:990px;letter-spacing:-0.11px;}
#t1o_1517{left:516px;bottom:973px;letter-spacing:-0.13px;}
#t1p_1517{left:516px;bottom:956px;letter-spacing:-0.12px;}
#t1q_1517{left:79px;bottom:933px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1r_1517{left:79px;bottom:917px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1s_1517{left:79px;bottom:900px;letter-spacing:-0.15px;}
#t1t_1517{left:311px;bottom:933px;}
#t1u_1517{left:354px;bottom:933px;letter-spacing:-0.17px;}
#t1v_1517{left:429px;bottom:933px;letter-spacing:-0.15px;}
#t1w_1517{left:429px;bottom:917px;letter-spacing:-0.16px;}
#t1x_1517{left:516px;bottom:933px;letter-spacing:-0.11px;}
#t1y_1517{left:516px;bottom:917px;letter-spacing:-0.12px;}
#t1z_1517{left:516px;bottom:900px;letter-spacing:-0.12px;}
#t20_1517{left:79px;bottom:877px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t21_1517{left:79px;bottom:860px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t22_1517{left:79px;bottom:843px;letter-spacing:-0.14px;}
#t23_1517{left:311px;bottom:877px;}
#t24_1517{left:354px;bottom:877px;letter-spacing:-0.15px;}
#t25_1517{left:429px;bottom:877px;letter-spacing:-0.15px;}
#t26_1517{left:516px;bottom:877px;letter-spacing:-0.11px;}
#t27_1517{left:516px;bottom:860px;letter-spacing:-0.12px;}
#t28_1517{left:516px;bottom:843px;letter-spacing:-0.12px;}
#t29_1517{left:86px;bottom:762px;letter-spacing:-0.14px;}
#t2a_1517{left:156px;bottom:762px;letter-spacing:-0.14px;word-spacing:-0.03px;}
#t2b_1517{left:282px;bottom:762px;letter-spacing:-0.13px;word-spacing:-0.04px;}
#t2c_1517{left:429px;bottom:762px;letter-spacing:-0.14px;word-spacing:0.05px;}
#t2d_1517{left:579px;bottom:762px;letter-spacing:-0.14px;word-spacing:0.05px;}
#t2e_1517{left:734px;bottom:762px;letter-spacing:-0.15px;word-spacing:-0.02px;}
#t2f_1517{left:101px;bottom:738px;}
#t2g_1517{left:180px;bottom:738px;letter-spacing:-0.09px;}
#t2h_1517{left:271px;bottom:738px;letter-spacing:-0.13px;}
#t2i_1517{left:420px;bottom:738px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t2j_1517{left:600px;bottom:738px;letter-spacing:-0.16px;}
#t2k_1517{left:755px;bottom:738px;letter-spacing:-0.15px;}

.s1_1517{font-size:12px;font-family:NeoSansIntel_34d0;color:#000;}
.s2_1517{font-size:14px;font-family:NeoSansIntel_34d0;color:#0860A8;}
.s3_1517{font-size:18px;font-family:NeoSansIntelMedium_34c-;color:#0860A8;}
.s4_1517{font-size:15px;font-family:NeoSansIntelMedium_34c-;color:#0860A8;}
.s5_1517{font-size:14px;font-family:NeoSansIntelMedium_34c-;color:#0860A8;}
.s6_1517{font-size:14px;font-family:Verdana_5k9;color:#000;}
.s7_1517{font-size:11px;font-family:Verdana_5k9;color:#000;}
.s8_1517{font-size:14px;font-family:NeoSansIntelMedium_34c-;color:#000;}
.s9_1517{font-size:14px;font-family:NeoSansIntel_34d0;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts1517" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_34c-;
	src: url("fonts/NeoSansIntelMedium_34c-.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_34d0;
	src: url("fonts/NeoSansIntel_34d0.woff") format("woff");
}

@font-face {
	font-family: Verdana_5k9;
	src: url("fonts/Verdana_5k9.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg1517Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg1517" style="-webkit-user-select: none;"><object width="935" height="1210" data="1517/1517.svg" type="image/svg+xml" id="pdf1517" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_1517" class="t s1_1517">VCVTPD2UDQ—Convert Packed Double Precision Floating-Point Values to Packed Unsigned Doubleword Integers </span>
<span id="t2_1517" class="t s2_1517">INSTRUCTION SET REFERENCE, V </span>
<span id="t3_1517" class="t s1_1517">Vol. 2C </span><span id="t4_1517" class="t s1_1517">5-41 </span>
<span id="t5_1517" class="t s3_1517">VCVTPD2UDQ—Convert Packed Double Precision Floating-Point Values to Packed Unsigned </span>
<span id="t6_1517" class="t s3_1517">Doubleword Integers </span>
<span id="t7_1517" class="t s4_1517">Instruction Operand Encoding </span>
<span id="t8_1517" class="t s5_1517">Description </span>
<span id="t9_1517" class="t s6_1517">Converts packed double precision floating-point values in the source operand (the second operand) to packed </span>
<span id="ta_1517" class="t s6_1517">unsigned doubleword integers in the destination operand (the first operand). </span>
<span id="tb_1517" class="t s6_1517">When a conversion is inexact, the value returned is rounded according to the rounding control bits in the MXCSR </span>
<span id="tc_1517" class="t s6_1517">register or the embedded rounding control bits. If a converted result cannot be represented in the destination </span>
<span id="td_1517" class="t s6_1517">format, the floating-point invalid exception is raised, and if this exception is masked, the integer value 2 </span>
<span id="te_1517" class="t s7_1517">w </span>
<span id="tf_1517" class="t s6_1517">– 1 is </span>
<span id="tg_1517" class="t s6_1517">returned, where w represents the number of bits in the destination format. </span>
<span id="th_1517" class="t s6_1517">The source operand is a ZMM/YMM/XMM register, a 512/256/128-bit memory location, or a 512/256/128-bit vector </span>
<span id="ti_1517" class="t s6_1517">broadcasted from a 64-bit memory location. The destination operand is a ZMM/YMM/XMM register conditionally </span>
<span id="tj_1517" class="t s6_1517">updated with writemask k1. The upper bits (MAXVL-1:256) of the corresponding destination are zeroed. </span>
<span id="tk_1517" class="t s6_1517">EVEX.vvvv is reserved and must be 1111b otherwise instructions will #UD. </span>
<span id="tl_1517" class="t s5_1517">Operation </span>
<span id="tm_1517" class="t s8_1517">VCVTPD2UDQ (EVEX Encoded Versions) When SRC2 Operand is a Register </span>
<span id="tn_1517" class="t s9_1517">(KL, VL) = (2, 128), (4, 256), (8, 512) </span>
<span id="to_1517" class="t s9_1517">IF (VL = 512) AND (EVEX.b = 1) </span>
<span id="tp_1517" class="t s9_1517">THEN </span>
<span id="tq_1517" class="t s9_1517">SET_ROUNDING_MODE_FOR_THIS_INSTRUCTION(EVEX.RC); </span>
<span id="tr_1517" class="t s9_1517">ELSE </span>
<span id="ts_1517" class="t s9_1517">SET_ROUNDING_MODE_FOR_THIS_INSTRUCTION(MXCSR.RC); </span>
<span id="tt_1517" class="t s9_1517">FI; </span>
<span id="tu_1517" class="t s9_1517">FOR j := 0 TO KL-1 </span>
<span id="tv_1517" class="t s9_1517">i := j * 32 </span>
<span id="tw_1517" class="t s9_1517">k := j * 64 </span>
<span id="tx_1517" class="t s9_1517">IF k1[j] OR *no writemask* </span>
<span id="ty_1517" class="t s9_1517">THEN </span>
<span id="tz_1517" class="t s9_1517">DEST[i+31:i] := </span>
<span id="t10_1517" class="t s9_1517">Convert_Double_Precision_Floating_Point_To_UInteger(SRC[k+63:k]) </span>
<span id="t11_1517" class="t s9_1517">ELSE </span>
<span id="t12_1517" class="t s9_1517">IF *merging-masking* </span><span id="t13_1517" class="t s9_1517">; merging-masking </span>
<span id="t14_1517" class="t s9_1517">THEN *DEST[i+31:i] remains unchanged* </span>
<span id="t15_1517" class="t s8_1517">Opcode </span>
<span id="t16_1517" class="t s8_1517">Instruction </span>
<span id="t17_1517" class="t s8_1517">Op / </span>
<span id="t18_1517" class="t s8_1517">En </span>
<span id="t19_1517" class="t s8_1517">64/32 </span>
<span id="t1a_1517" class="t s8_1517">bit Mode </span>
<span id="t1b_1517" class="t s8_1517">Support </span>
<span id="t1c_1517" class="t s8_1517">CPUID </span>
<span id="t1d_1517" class="t s8_1517">Feature </span>
<span id="t1e_1517" class="t s8_1517">Flag </span>
<span id="t1f_1517" class="t s8_1517">Description </span>
<span id="t1g_1517" class="t s9_1517">EVEX.128.0F.W1 79 /r </span>
<span id="t1h_1517" class="t s9_1517">VCVTPD2UDQ xmm1 {k1}{z}, </span>
<span id="t1i_1517" class="t s9_1517">xmm2/m128/m64bcst </span>
<span id="t1j_1517" class="t s9_1517">A </span><span id="t1k_1517" class="t s9_1517">V/V </span><span id="t1l_1517" class="t s9_1517">AVX512VL </span>
<span id="t1m_1517" class="t s9_1517">AVX512F </span>
<span id="t1n_1517" class="t s9_1517">Convert two packed double precision floating-point </span>
<span id="t1o_1517" class="t s9_1517">values in xmm2/m128/m64bcst to two unsigned </span>
<span id="t1p_1517" class="t s9_1517">doubleword integers in xmm1 subject to writemask k1. </span>
<span id="t1q_1517" class="t s9_1517">EVEX.256.0F.W1 79 /r </span>
<span id="t1r_1517" class="t s9_1517">VCVTPD2UDQ xmm1 {k1}{z}, </span>
<span id="t1s_1517" class="t s9_1517">ymm2/m256/m64bcst </span>
<span id="t1t_1517" class="t s9_1517">A </span><span id="t1u_1517" class="t s9_1517">V/V </span><span id="t1v_1517" class="t s9_1517">AVX512VL </span>
<span id="t1w_1517" class="t s9_1517">AVX512F </span>
<span id="t1x_1517" class="t s9_1517">Convert four packed double precision floating-point </span>
<span id="t1y_1517" class="t s9_1517">values in ymm2/m256/m64bcst to four unsigned </span>
<span id="t1z_1517" class="t s9_1517">doubleword integers in xmm1 subject to writemask k1. </span>
<span id="t20_1517" class="t s9_1517">EVEX.512.0F.W1 79 /r </span>
<span id="t21_1517" class="t s9_1517">VCVTPD2UDQ ymm1 {k1}{z}, </span>
<span id="t22_1517" class="t s9_1517">zmm2/m512/m64bcst{er} </span>
<span id="t23_1517" class="t s9_1517">A </span><span id="t24_1517" class="t s9_1517">V/V </span><span id="t25_1517" class="t s9_1517">AVX512F </span><span id="t26_1517" class="t s9_1517">Convert eight packed double precision floating-point </span>
<span id="t27_1517" class="t s9_1517">values in zmm2/m512/m64bcst to eight unsigned </span>
<span id="t28_1517" class="t s9_1517">doubleword integers in ymm1 subject to writemask k1. </span>
<span id="t29_1517" class="t s8_1517">Op/En </span><span id="t2a_1517" class="t s8_1517">Tuple Type </span><span id="t2b_1517" class="t s8_1517">Operand 1 </span><span id="t2c_1517" class="t s8_1517">Operand 2 </span><span id="t2d_1517" class="t s8_1517">Operand 3 </span><span id="t2e_1517" class="t s8_1517">Operand 4 </span>
<span id="t2f_1517" class="t s9_1517">A </span><span id="t2g_1517" class="t s9_1517">Full </span><span id="t2h_1517" class="t s9_1517">ModRM:reg (w) </span><span id="t2i_1517" class="t s9_1517">ModRM:r/m (r) </span><span id="t2j_1517" class="t s9_1517">N/A </span><span id="t2k_1517" class="t s9_1517">N/A </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
