Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto f6136444a4474d33b72ce46764c767f9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_mux_behav xil_defaultlib.test_mux xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'select' [D:/8x1M/8x1M.srcs/sim_1/new/8x1mux_tb.sv:15]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 4 for port 'a' [D:/8x1M/8x1M.srcs/sources_1/new/8x1mux.sv:30]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'a' [D:/8x1M/8x1M.srcs/sources_1/new/8x1mux.sv:17]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 4 for port 'a' [D:/8x1M/8x1M.srcs/sources_1/new/8x1mux.sv:31]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'a' [D:/8x1M/8x1M.srcs/sources_1/new/8x1mux.sv:18]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "D:/8x1M/8x1M.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux2x1
Compiling module xil_defaultlib.mux4x1
Compiling module xil_defaultlib.mux8x1
Compiling module xil_defaultlib.test_mux
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_mux_behav
