# ESE566: VLSI Physical And Logical Design Automation
Project 1: Partitioning (Fiduccia-Mattheyses Algorithm)                                                                                   
Project 2: Placement (TimberWolf Algorithm)
