// Seed: 2541389232
module module_0 (
    input  tri   id_0,
    input  wire  id_1,
    output uwire id_2
);
  assign id_2 = -1;
  module_2 modCall_1 (
      id_2,
      id_1,
      id_1,
      id_2
  );
  assign module_1.id_0 = 0;
endmodule
module module_1 (
    input tri0 id_0,
    output wire id_1,
    input supply0 id_2
);
  assign id_1 = 1;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_1
  );
  assign #(-1) id_1 = -1;
endmodule
module module_2 (
    output wire id_0,
    input  wire id_1[-1 : 1],
    input  tri0 id_2,
    output tri1 id_3
);
  logic id_5;
  wire [-1 : 1] id_6;
  assign module_0.id_1 = 0;
endmodule
