<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="ise_project.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="lt16soc_top.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="lt16soc_top.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="lt16soc_top.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="lt16soc_top.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="lt16soc_top.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="lt16soc_top.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="lt16soc_top.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="lt16soc_top.xst"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="lt16soc_top_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_switches_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tb_switches_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="tb_switches_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_switches_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1462441222" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1462441222">
      <status xil_pn:value="SuccessfullyRun"/>
    </transform>
    <transform xil_pn:end_ts="1462444624" xil_pn:in_ck="406167605517209036" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1462444624">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="../Assignment1/soc/core/alu.vhd"/>
      <outfile xil_pn:name="../Assignment1/soc/core/controlpath.vhd"/>
      <outfile xil_pn:name="../Assignment1/soc/core/core.vhd"/>
      <outfile xil_pn:name="../Assignment1/soc/core/core2wb.vhd"/>
      <outfile xil_pn:name="../Assignment1/soc/core/core_tb.vhd"/>
      <outfile xil_pn:name="../Assignment1/soc/core/corewrapper.vhd"/>
      <outfile xil_pn:name="../Assignment1/soc/core/datapath.vhd"/>
      <outfile xil_pn:name="../Assignment1/soc/core/decoder.vhd"/>
      <outfile xil_pn:name="../Assignment1/soc/core/decoder_16bit.vhd"/>
      <outfile xil_pn:name="../Assignment1/soc/core/decoder_32bit.vhd"/>
      <outfile xil_pn:name="../Assignment1/soc/core/decoder_fsm.vhd"/>
      <outfile xil_pn:name="../Assignment1/soc/core/decoder_pre.vhd"/>
      <outfile xil_pn:name="../Assignment1/soc/core/decoder_shadow.vhd"/>
      <outfile xil_pn:name="../Assignment1/soc/core/irq_controller.vhd"/>
      <outfile xil_pn:name="../Assignment1/soc/core/lt16x32_global.vhd"/>
      <outfile xil_pn:name="../Assignment1/soc/core/lt16x32_internal.vhd"/>
      <outfile xil_pn:name="../Assignment1/soc/core/processor.vhd"/>
      <outfile xil_pn:name="../Assignment1/soc/core/programcounter.vhd"/>
      <outfile xil_pn:name="../Assignment1/soc/core/registerfile.vhd"/>
      <outfile xil_pn:name="../Assignment1/soc/lib/config.vhd"/>
      <outfile xil_pn:name="../Assignment1/soc/lib/txt_util.vhd"/>
      <outfile xil_pn:name="../Assignment1/soc/lib/wb_tp.vhd"/>
      <outfile xil_pn:name="../Assignment1/soc/lib/wishbone.vhd"/>
      <outfile xil_pn:name="../Assignment1/soc/mem/blockram.vhd"/>
      <outfile xil_pn:name="../Assignment1/soc/mem/dmem.vhd"/>
      <outfile xil_pn:name="../Assignment1/soc/mem/mem2wb.vhd"/>
      <outfile xil_pn:name="../Assignment1/soc/mem/memdiv.vhd"/>
      <outfile xil_pn:name="../Assignment1/soc/mem/memories.vhd"/>
      <outfile xil_pn:name="../Assignment1/soc/mem/memory.vhd"/>
      <outfile xil_pn:name="../Assignment1/soc/mem/memwrapper.vhd"/>
      <outfile xil_pn:name="../Assignment1/soc/peripheral/LCDController.vhd"/>
      <outfile xil_pn:name="../Assignment1/soc/peripheral/led.vhd"/>
      <outfile xil_pn:name="../Assignment1/soc/peripheral/peripherals.vhd"/>
      <outfile xil_pn:name="../Assignment1/soc/testbench/core2wb_tb.vhd"/>
      <outfile xil_pn:name="../Assignment1/soc/testbench/coreicnmem_tb.vhd"/>
      <outfile xil_pn:name="../Assignment1/soc/testbench/corewbmem_tb.vhd"/>
      <outfile xil_pn:name="../Assignment1/soc/testbench/corewrap_tb.vhd"/>
      <outfile xil_pn:name="../Assignment1/soc/testbench/cwicnmw_tb.vhd"/>
      <outfile xil_pn:name="../Assignment1/soc/testbench/cwmw_tb.vhd"/>
      <outfile xil_pn:name="../Assignment1/soc/testbench/dmem_sw_tb.vhd"/>
      <outfile xil_pn:name="../Assignment1/soc/testbench/dmem_test.vhd"/>
      <outfile xil_pn:name="../Assignment1/soc/testbench/mem2wb_tb.vhd"/>
      <outfile xil_pn:name="../Assignment1/soc/testbench/memdiv_tb.vhd"/>
      <outfile xil_pn:name="../Assignment1/soc/testbench/memwrap_tb.vhd"/>
      <outfile xil_pn:name="../Assignment1/soc/testbench/platform_tb.vhd"/>
      <outfile xil_pn:name="../Assignment1/soc/testbench/slvtest.vhd"/>
      <outfile xil_pn:name="../Assignment1/soc/testbench/topmimic_tb.vhd"/>
      <outfile xil_pn:name="../Assignment1/soc/testbench/warmup1.vhd"/>
      <outfile xil_pn:name="../Assignment1/soc/testbench/wb_stestrd_tb.vhd"/>
      <outfile xil_pn:name="../Assignment1/soc/top/top.vhd"/>
      <outfile xil_pn:name="../Assignment1/soc/top/wb_intercon.vhd"/>
      <outfile xil_pn:name="../Assignment1/soc/top/wb_intercon_simple_tb.vhd"/>
      <outfile xil_pn:name="../Assignment1/soc/top/wb_intercon_tb.vhd"/>
      <outfile xil_pn:name="../Assignment1/soc/top/wb_stestrd.vhd"/>
      <outfile xil_pn:name="../Assignment1/soc/top/wb_stestwr.vhd"/>
      <outfile xil_pn:name="../Assignment1/soc/util/utils.vhd"/>
      <outfile xil_pn:name="../Assignment2/switches.vhd"/>
      <outfile xil_pn:name="../Assignment2/tb_switches.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1462434003" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="4624627755142080661" xil_pn:start_ts="1462434003">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1462434003" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="7551061664211631603" xil_pn:start_ts="1462434003">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1462432648" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="6983141099893150876" xil_pn:start_ts="1462432648">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1462444625" xil_pn:in_ck="406167605517209036" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1462444624">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="../Assignment1/soc/core/alu.vhd"/>
      <outfile xil_pn:name="../Assignment1/soc/core/controlpath.vhd"/>
      <outfile xil_pn:name="../Assignment1/soc/core/core.vhd"/>
      <outfile xil_pn:name="../Assignment1/soc/core/core2wb.vhd"/>
      <outfile xil_pn:name="../Assignment1/soc/core/core_tb.vhd"/>
      <outfile xil_pn:name="../Assignment1/soc/core/corewrapper.vhd"/>
      <outfile xil_pn:name="../Assignment1/soc/core/datapath.vhd"/>
      <outfile xil_pn:name="../Assignment1/soc/core/decoder.vhd"/>
      <outfile xil_pn:name="../Assignment1/soc/core/decoder_16bit.vhd"/>
      <outfile xil_pn:name="../Assignment1/soc/core/decoder_32bit.vhd"/>
      <outfile xil_pn:name="../Assignment1/soc/core/decoder_fsm.vhd"/>
      <outfile xil_pn:name="../Assignment1/soc/core/decoder_pre.vhd"/>
      <outfile xil_pn:name="../Assignment1/soc/core/decoder_shadow.vhd"/>
      <outfile xil_pn:name="../Assignment1/soc/core/irq_controller.vhd"/>
      <outfile xil_pn:name="../Assignment1/soc/core/lt16x32_global.vhd"/>
      <outfile xil_pn:name="../Assignment1/soc/core/lt16x32_internal.vhd"/>
      <outfile xil_pn:name="../Assignment1/soc/core/processor.vhd"/>
      <outfile xil_pn:name="../Assignment1/soc/core/programcounter.vhd"/>
      <outfile xil_pn:name="../Assignment1/soc/core/registerfile.vhd"/>
      <outfile xil_pn:name="../Assignment1/soc/lib/config.vhd"/>
      <outfile xil_pn:name="../Assignment1/soc/lib/txt_util.vhd"/>
      <outfile xil_pn:name="../Assignment1/soc/lib/wb_tp.vhd"/>
      <outfile xil_pn:name="../Assignment1/soc/lib/wishbone.vhd"/>
      <outfile xil_pn:name="../Assignment1/soc/mem/blockram.vhd"/>
      <outfile xil_pn:name="../Assignment1/soc/mem/dmem.vhd"/>
      <outfile xil_pn:name="../Assignment1/soc/mem/mem2wb.vhd"/>
      <outfile xil_pn:name="../Assignment1/soc/mem/memdiv.vhd"/>
      <outfile xil_pn:name="../Assignment1/soc/mem/memories.vhd"/>
      <outfile xil_pn:name="../Assignment1/soc/mem/memory.vhd"/>
      <outfile xil_pn:name="../Assignment1/soc/mem/memwrapper.vhd"/>
      <outfile xil_pn:name="../Assignment1/soc/peripheral/LCDController.vhd"/>
      <outfile xil_pn:name="../Assignment1/soc/peripheral/led.vhd"/>
      <outfile xil_pn:name="../Assignment1/soc/peripheral/peripherals.vhd"/>
      <outfile xil_pn:name="../Assignment1/soc/testbench/core2wb_tb.vhd"/>
      <outfile xil_pn:name="../Assignment1/soc/testbench/coreicnmem_tb.vhd"/>
      <outfile xil_pn:name="../Assignment1/soc/testbench/corewbmem_tb.vhd"/>
      <outfile xil_pn:name="../Assignment1/soc/testbench/corewrap_tb.vhd"/>
      <outfile xil_pn:name="../Assignment1/soc/testbench/cwicnmw_tb.vhd"/>
      <outfile xil_pn:name="../Assignment1/soc/testbench/cwmw_tb.vhd"/>
      <outfile xil_pn:name="../Assignment1/soc/testbench/dmem_sw_tb.vhd"/>
      <outfile xil_pn:name="../Assignment1/soc/testbench/dmem_test.vhd"/>
      <outfile xil_pn:name="../Assignment1/soc/testbench/mem2wb_tb.vhd"/>
      <outfile xil_pn:name="../Assignment1/soc/testbench/memdiv_tb.vhd"/>
      <outfile xil_pn:name="../Assignment1/soc/testbench/memwrap_tb.vhd"/>
      <outfile xil_pn:name="../Assignment1/soc/testbench/platform_tb.vhd"/>
      <outfile xil_pn:name="../Assignment1/soc/testbench/slvtest.vhd"/>
      <outfile xil_pn:name="../Assignment1/soc/testbench/topmimic_tb.vhd"/>
      <outfile xil_pn:name="../Assignment1/soc/testbench/warmup1.vhd"/>
      <outfile xil_pn:name="../Assignment1/soc/testbench/wb_stestrd_tb.vhd"/>
      <outfile xil_pn:name="../Assignment1/soc/top/top.vhd"/>
      <outfile xil_pn:name="../Assignment1/soc/top/wb_intercon.vhd"/>
      <outfile xil_pn:name="../Assignment1/soc/top/wb_intercon_simple_tb.vhd"/>
      <outfile xil_pn:name="../Assignment1/soc/top/wb_intercon_tb.vhd"/>
      <outfile xil_pn:name="../Assignment1/soc/top/wb_stestrd.vhd"/>
      <outfile xil_pn:name="../Assignment1/soc/top/wb_stestwr.vhd"/>
      <outfile xil_pn:name="../Assignment1/soc/util/utils.vhd"/>
      <outfile xil_pn:name="../Assignment2/switches.vhd"/>
      <outfile xil_pn:name="../Assignment2/tb_switches.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1462444632" xil_pn:in_ck="406167605517209036" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-1816360757329298182" xil_pn:start_ts="1462444625">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="tb_switches_beh.prj"/>
      <outfile xil_pn:name="tb_switches_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1462444633" xil_pn:in_ck="-3552133859042859378" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-2444303797210911545" xil_pn:start_ts="1462444632">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="tb_switches_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1462440950" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1462440950">
      <status xil_pn:value="SuccessfullyRun"/>
    </transform>
    <transform xil_pn:end_ts="1462440950" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="5921456963239409940" xil_pn:start_ts="1462440950">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1462440950" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="6983141099893150876" xil_pn:start_ts="1462440950">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1462440950" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1462440950">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1462440950" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="8195408820265015734" xil_pn:start_ts="1462440950">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1462440950" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="3206529612922900429" xil_pn:start_ts="1462440950">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1462440950" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-2212801127152657498" xil_pn:start_ts="1462440950">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1462445250" xil_pn:in_ck="-5102129211737744326" xil_pn:name="TRANEXT_xstsynthesize_virtex6" xil_pn:prop_ck="-3645409388044898141" xil_pn:start_ts="1462445204">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="lt16soc_top.lso"/>
      <outfile xil_pn:name="lt16soc_top.ngc"/>
      <outfile xil_pn:name="lt16soc_top.ngr"/>
      <outfile xil_pn:name="lt16soc_top.prj"/>
      <outfile xil_pn:name="lt16soc_top.stx"/>
      <outfile xil_pn:name="lt16soc_top.syr"/>
      <outfile xil_pn:name="lt16soc_top.xst"/>
      <outfile xil_pn:name="lt16soc_top_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
  </transforms>

</generated_project>
