<profile>
    <ReportVersion>
        <Version>2022.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynq</ProductFamily>
        <Part>xc7z020-clg400-1</Part>
        <TopModelName>sr_fft</TopModelName>
        <TargetClockPeriod>10.00</TargetClockPeriod>
        <ClockUncertainty>2.70</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>7.196</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>627</Best-caseLatency>
            <Average-caseLatency>627</Average-caseLatency>
            <Worst-caseLatency>627</Worst-caseLatency>
            <Best-caseRealTimeLatency>6.270 us</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>6.270 us</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>6.270 us</Worst-caseRealTimeLatency>
            <Interval-min>628</Interval-min>
            <Interval-max>628</Interval-max>
        </SummaryOfOverallLatency>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>20</BRAM_18K>
            <DSP>128</DSP>
            <FF>41251</FF>
            <LUT>35699</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>280</BRAM_18K>
            <DSP>220</DSP>
            <FF>106400</FF>
            <LUT>53200</LUT>
            <URAM>0</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>s_axi_control_AWVALID</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWREADY</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWADDR</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>11</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WVALID</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WREADY</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WDATA</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WSTRB</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARVALID</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARREADY</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARADDR</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>11</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RVALID</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RREADY</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RDATA</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RRESP</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BVALID</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BREADY</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BRESP</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>sr_fft</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst_n</name>
            <Object>sr_fft</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>interrupt</name>
            <Object>sr_fft</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="6">
            <ModuleName>sr_fft</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_sr_fft_Pipeline_VITIS_LOOP_322_1_fu_234</InstName>
                    <ModuleName>sr_fft_Pipeline_VITIS_LOOP_322_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>234</ID>
                    <BindInstances>add_ln322_fu_430_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_fft_64pt_fu_286</InstName>
                    <ModuleName>fft_64pt</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>286</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336</InstName>
                            <ModuleName>fft_64pt_Pipeline_VITIS_LOOP_265_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>336</ID>
                            <BindInstances>add_ln265_fu_548_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_fft_32pt_fu_404</InstName>
                            <ModuleName>fft_32pt</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>404</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082</InstName>
                                    <ModuleName>fft_32pt_Pipeline_VITIS_LOOP_215_1</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>1082</ID>
                                    <BindInstances>add_ln215_fu_422_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_fft_16pt_fu_1134</InstName>
                                    <ModuleName>fft_16pt</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>1134</ID>
                                    <InstancesList>
                                        <Instance>
                                            <InstName>grp_fft_16pt_Pipeline_VITIS_LOOP_165_1_fu_580</InstName>
                                            <ModuleName>fft_16pt_Pipeline_VITIS_LOOP_165_1</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>580</ID>
                                            <BindInstances>add_ln165_fu_234_p2</BindInstances>
                                        </Instance>
                                        <Instance>
                                            <InstName>grp_fft_16pt_Pipeline_VITIS_LOOP_120_1_fu_608</InstName>
                                            <ModuleName>fft_16pt_Pipeline_VITIS_LOOP_120_1</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>608</ID>
                                            <BindInstances>add_ln120_fu_170_p2</BindInstances>
                                        </Instance>
                                        <Instance>
                                            <InstName>grp_fft_16pt_Pipeline_VITIS_LOOP_171_2_fu_620</InstName>
                                            <ModuleName>fft_16pt_Pipeline_VITIS_LOOP_171_2</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>620</ID>
                                            <BindInstances>add_ln171_fu_388_p2</BindInstances>
                                        </Instance>
                                        <Instance>
                                            <InstName>grp_fft_16pt_Pipeline_VITIS_LOOP_131_2_fu_672</InstName>
                                            <ModuleName>fft_16pt_Pipeline_VITIS_LOOP_131_2</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>672</ID>
                                            <BindInstances>add_ln131_fu_352_p2 empty_61_fu_391_p2 mul_18s_32s_48_2_1_U114 mul_18s_32s_48_2_1_U115 ret_V_fu_506_p2 mul_18s_32s_48_2_1_U116 mul_18s_32s_48_2_1_U117 ret_V_18_fu_520_p2 mul_18s_32s_48_2_1_U118 mul_18s_32s_48_2_1_U119 ret_V_19_fu_534_p2 mul_18s_32s_48_2_1_U120 mul_18s_32s_48_2_1_U121 ret_V_20_fu_548_p2 cpd_real_V_fu_562_p2 cpd_imag_V_fu_567_p2 cmd_real_V_fu_572_p2 cmd_imag_V_fu_577_p2 e_out_real_V_d1 e_out_imag_V_d1 e_out_real_V_d0 e_out_imag_V_d0 e_out_real_V_11_d1 e_out_imag_V_11_d1 e_out_real_V_11_d0 e_out_imag_V_11_d0 TWIDDLE_REAL_V_U TWIDDLE_IMAG_V_U</BindInstances>
                                        </Instance>
                                        <Instance>
                                            <InstName>grp_fft_16pt_Pipeline_VITIS_LOOP_181_3_fu_700</InstName>
                                            <ModuleName>fft_16pt_Pipeline_VITIS_LOOP_181_3</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>700</ID>
                                            <BindInstances>add_ln181_fu_424_p2 empty_59_fu_519_p2 mul_32s_18s_48_2_1_U187 mul_32s_18s_48_2_1_U188 ret_V_fu_598_p2 mul_32s_18s_48_2_1_U189 mul_32s_18s_48_2_1_U190 ret_V_13_fu_620_p2 mul_32s_18s_48_2_1_U191 mul_32s_18s_48_2_1_U192 ret_V_14_fu_634_p2 mul_32s_18s_48_2_1_U193 mul_32s_18s_48_2_1_U194 ret_V_15_fu_658_p2 r_real_V_76_fu_648_p2 r_imag_V_87_fu_672_p2 r_real_V_77_fu_653_p2 r_imag_V_88_fu_677_p2 out_real_0_d0 out_imag_0_d0 out_real_1_d0 out_imag_1_d0 out_real_2_d0 out_imag_2_d0 out_real_3_d0 out_imag_3_d0 TWIDDLE_REAL_V_U TWIDDLE_IMAG_V_U</BindInstances>
                                        </Instance>
                                    </InstancesList>
                                    <BindInstances>e_in_real_V_U e_in_real_V_15_U e_in_imag_V_U e_in_imag_V_15_U e_in_real_V_16_U e_in_real_V_17_U e_in_imag_V_16_U e_in_imag_V_17_U e_out_real_V_U e_out_real_V_1_U e_out_imag_V_U e_out_imag_V_1_U r_real_V_116_fu_744_p2 r_imag_V_131_fu_748_p2 r_real_V_117_fu_752_p2 r_imag_V_132_fu_756_p2 r_real_V_118_fu_760_p2 r_imag_V_133_fu_764_p2 r_real_V_119_fu_768_p2 r_imag_V_134_fu_772_p2 r_real_V_fu_776_p2 r_imag_V_fu_783_p2 r_real_V_93_fu_790_p2 r_imag_V_106_fu_797_p2 r_real_V_94_fu_804_p2 r_imag_V_107_fu_811_p2 r_real_V_95_fu_818_p2 r_imag_V_108_fu_825_p2 r_real_V_120_fu_832_p2 r_imag_V_135_fu_839_p2 r_real_V_121_fu_846_p2 r_imag_V_136_fu_853_p2 r_real_V_122_fu_860_p2 r_imag_V_137_fu_867_p2 r_real_V_123_fu_874_p2 r_imag_V_138_fu_881_p2 r_real_V_124_fu_936_p2 r_imag_V_139_fu_942_p2 r_real_V_125_fu_948_p2 r_imag_V_140_fu_954_p2 cpd_real_V_fu_960_p2 cpd_imag_V_fu_966_p2 cmd_real_V_fu_972_p2 cmd_imag_V_fu_978_p2 r_real_V_126_fu_984_p2 r_imag_V_141_fu_991_p2 r_real_V_127_fu_998_p2 r_imag_V_142_fu_1005_p2 r_real_V_128_fu_1012_p2 r_imag_V_143_fu_1019_p2 r_real_V_129_fu_1026_p2 r_imag_V_144_fu_1033_p2 r_real_V_130_fu_1040_p2 r_imag_V_145_fu_1046_p2 r_real_V_131_fu_1052_p2 r_imag_V_146_fu_1058_p2 cpd_real_V_1_fu_1064_p2 cpd_imag_V_1_fu_1070_p2 cmd_real_V_1_fu_1076_p2 cmd_imag_V_1_fu_1082_p2 r_real_V_132_fu_1088_p2 r_imag_V_147_fu_1095_p2 r_real_V_133_fu_1102_p2 r_imag_V_148_fu_1109_p2 r_real_V_134_fu_1116_p2 r_imag_V_149_fu_1123_p2 r_real_V_135_fu_1130_p2 r_imag_V_150_fu_1137_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_fft_32pt_Pipeline_VITIS_LOOP_221_2_fu_1158</InstName>
                                    <ModuleName>fft_32pt_Pipeline_VITIS_LOOP_221_2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>1158</ID>
                                    <BindInstances>add_ln221_fu_426_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_fft_32pt_Pipeline_VITIS_LOOP_120_1_fu_1234</InstName>
                                    <ModuleName>fft_32pt_Pipeline_VITIS_LOOP_120_1</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>1234</ID>
                                    <BindInstances>add_ln120_fu_170_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_fft_32pt_Pipeline_VITIS_LOOP_120_173_fu_1246</InstName>
                                    <ModuleName>fft_32pt_Pipeline_VITIS_LOOP_120_173</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>1246</ID>
                                    <BindInstances>add_ln120_fu_170_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258</InstName>
                                    <ModuleName>fft_32pt_Pipeline_VITIS_LOOP_131_2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>1258</ID>
                                    <BindInstances>add_ln131_fu_352_p2 empty_57_fu_391_p2 ret_V_fu_506_p2 ret_V_10_fu_520_p2 ret_V_11_fu_534_p2 ret_V_12_fu_548_p2 cpd_real_V_fu_562_p2 cpd_imag_V_fu_567_p2 cmd_real_V_fu_572_p2 cmd_imag_V_fu_577_p2 o1_out_real_V_d1 o1_out_imag_V_d1 o1_out_real_V_d0 o1_out_imag_V_d0 o1_out_real_V_4_d1 o1_out_imag_V_4_d1 o1_out_real_V_4_d0 o1_out_imag_V_4_d0 TWIDDLE_REAL_V_U TWIDDLE_IMAG_V_U</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286</InstName>
                                    <ModuleName>fft_32pt_Pipeline_VITIS_LOOP_131_274</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>1286</ID>
                                    <BindInstances>add_ln131_fu_352_p2 empty_55_fu_391_p2 ret_V_fu_506_p2 ret_V_7_fu_520_p2 ret_V_8_fu_534_p2 ret_V_9_fu_548_p2 cpd_real_V_fu_562_p2 cpd_imag_V_fu_567_p2 cmd_real_V_fu_572_p2 cmd_imag_V_fu_577_p2 o2_out_real_V_d1 o2_out_imag_V_d1 o2_out_real_V_d0 o2_out_imag_V_d0 o2_out_real_V_4_d1 o2_out_imag_V_4_d1 o2_out_real_V_4_d0 o2_out_imag_V_4_d0 TWIDDLE_REAL_V_U TWIDDLE_IMAG_V_U</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314</InstName>
                                    <ModuleName>fft_32pt_Pipeline_VITIS_LOOP_231_3</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>1314</ID>
                                    <BindInstances>add_ln231_fu_594_p2 empty_53_fu_632_p2 ret_V_fu_738_p2 ret_V_4_fu_778_p2 ret_V_5_fu_836_p2 ret_V_6_fu_860_p2 b_real_V_6_fu_850_p2 b_imag_V_9_fu_874_p2 a_real_V_12_fu_855_p2 a_imag_V_5_fu_879_p2 r_real_V_fu_884_p2 r_imag_V_fu_908_p2 r_real_V_10_fu_914_p2 r_imag_V_14_fu_890_p2 r_real_V_11_fu_896_p2 r_imag_V_15_fu_920_p2 r_real_V_12_fu_926_p2 r_imag_V_17_fu_902_p2 TWIDDLE_REAL_V_U TWIDDLE_IMAG_V_U</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>e_in_real_V_U e_in_real_V_8_U e_in_imag_V_U e_in_imag_V_8_U e_in_real_V_9_U e_in_real_V_10_U e_in_imag_V_9_U e_in_imag_V_10_U e_in_real_V_11_U e_in_real_V_12_U e_in_real_V_13_U e_in_real_V_14_U e_in_imag_V_11_U e_in_imag_V_12_U e_in_imag_V_13_U e_in_imag_V_14_U e_out_real_V_U e_out_real_V_8_U e_out_real_V_9_U e_out_real_V_10_U e_out_imag_V_U e_out_imag_V_8_U e_out_imag_V_9_U e_out_imag_V_10_U o1_in_real_V_U o1_in_real_V_4_U o1_in_imag_V_U o1_in_imag_V_4_U o1_out_real_V_U o1_out_real_V_1_U o1_out_imag_V_U o1_out_imag_V_1_U o2_in_real_V_U o2_in_real_V_4_U o2_in_imag_V_U o2_in_imag_V_4_U o2_out_real_V_U o2_out_real_V_1_U o2_out_imag_V_U mul_18s_32s_48_2_1_U419 r_real_V_55_fu_1370_p2 r_imag_V_65_fu_1374_p2 r_real_V_56_fu_1378_p2 r_imag_V_66_fu_1382_p2 r_real_V_57_fu_1386_p2 r_imag_V_67_fu_1390_p2 r_real_V_58_fu_1394_p2 r_imag_V_68_fu_1398_p2 r_real_V_fu_1402_p2 r_imag_V_fu_1409_p2 r_real_V_32_fu_1416_p2 r_imag_V_45_fu_1423_p2 r_real_V_33_fu_1430_p2 r_imag_V_46_fu_1437_p2 r_real_V_34_fu_1444_p2 r_imag_V_47_fu_1451_p2 r_real_V_59_fu_1458_p2 r_imag_V_69_fu_1465_p2 r_real_V_60_fu_1472_p2 r_imag_V_70_fu_1479_p2 r_real_V_61_fu_1486_p2 r_imag_V_71_fu_1493_p2 r_real_V_62_fu_1500_p2 r_imag_V_72_fu_1507_p2 r_real_V_63_fu_1514_p2 r_imag_V_73_fu_1518_p2 r_real_V_64_fu_1522_p2 r_imag_V_74_fu_1526_p2 r_real_V_65_fu_1530_p2 r_imag_V_75_fu_1534_p2 r_real_V_66_fu_1538_p2 r_imag_V_76_fu_1542_p2 r_real_V_47_fu_1546_p2 r_imag_V_56_fu_1553_p2 r_real_V_48_fu_1560_p2 r_imag_V_58_fu_1567_p2 r_real_V_49_fu_1574_p2 r_imag_V_59_fu_1581_p2 r_real_V_50_fu_1588_p2 r_imag_V_60_fu_1595_p2 r_real_V_67_fu_1602_p2 r_imag_V_77_fu_1609_p2 r_real_V_68_fu_1616_p2 r_imag_V_78_fu_1623_p2 r_real_V_69_fu_1630_p2 r_imag_V_79_fu_1637_p2 r_real_V_70_fu_1644_p2 r_imag_V_80_fu_1651_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444</InstName>
                            <ModuleName>fft_64pt_Pipeline_VITIS_LOOP_271_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>444</ID>
                            <BindInstances>add_ln271_fu_786_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_fft_16pt_fu_496</InstName>
                            <ModuleName>fft_16pt</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>496</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_fft_16pt_Pipeline_VITIS_LOOP_165_1_fu_580</InstName>
                                    <ModuleName>fft_16pt_Pipeline_VITIS_LOOP_165_1</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>580</ID>
                                    <BindInstances>add_ln165_fu_234_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_fft_16pt_Pipeline_VITIS_LOOP_120_1_fu_608</InstName>
                                    <ModuleName>fft_16pt_Pipeline_VITIS_LOOP_120_1</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>608</ID>
                                    <BindInstances>add_ln120_fu_170_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_fft_16pt_Pipeline_VITIS_LOOP_171_2_fu_620</InstName>
                                    <ModuleName>fft_16pt_Pipeline_VITIS_LOOP_171_2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>620</ID>
                                    <BindInstances>add_ln171_fu_388_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_fft_16pt_Pipeline_VITIS_LOOP_131_2_fu_672</InstName>
                                    <ModuleName>fft_16pt_Pipeline_VITIS_LOOP_131_2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>672</ID>
                                    <BindInstances>add_ln131_fu_352_p2 empty_61_fu_391_p2 mul_18s_32s_48_2_1_U114 mul_18s_32s_48_2_1_U115 ret_V_fu_506_p2 mul_18s_32s_48_2_1_U116 mul_18s_32s_48_2_1_U117 ret_V_18_fu_520_p2 mul_18s_32s_48_2_1_U118 mul_18s_32s_48_2_1_U119 ret_V_19_fu_534_p2 mul_18s_32s_48_2_1_U120 mul_18s_32s_48_2_1_U121 ret_V_20_fu_548_p2 cpd_real_V_fu_562_p2 cpd_imag_V_fu_567_p2 cmd_real_V_fu_572_p2 cmd_imag_V_fu_577_p2 e_out_real_V_d1 e_out_imag_V_d1 e_out_real_V_d0 e_out_imag_V_d0 e_out_real_V_11_d1 e_out_imag_V_11_d1 e_out_real_V_11_d0 e_out_imag_V_11_d0 TWIDDLE_REAL_V_U TWIDDLE_IMAG_V_U</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_fft_16pt_Pipeline_VITIS_LOOP_181_3_fu_700</InstName>
                                    <ModuleName>fft_16pt_Pipeline_VITIS_LOOP_181_3</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>700</ID>
                                    <BindInstances>add_ln181_fu_424_p2 empty_59_fu_519_p2 mul_32s_18s_48_2_1_U187 mul_32s_18s_48_2_1_U188 ret_V_fu_598_p2 mul_32s_18s_48_2_1_U189 mul_32s_18s_48_2_1_U190 ret_V_13_fu_620_p2 mul_32s_18s_48_2_1_U191 mul_32s_18s_48_2_1_U192 ret_V_14_fu_634_p2 mul_32s_18s_48_2_1_U193 mul_32s_18s_48_2_1_U194 ret_V_15_fu_658_p2 r_real_V_76_fu_648_p2 r_imag_V_87_fu_672_p2 r_real_V_77_fu_653_p2 r_imag_V_88_fu_677_p2 out_real_0_d0 out_imag_0_d0 out_real_1_d0 out_imag_1_d0 out_real_2_d0 out_imag_2_d0 out_real_3_d0 out_imag_3_d0 TWIDDLE_REAL_V_U TWIDDLE_IMAG_V_U</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>e_in_real_V_U e_in_real_V_15_U e_in_imag_V_U e_in_imag_V_15_U e_in_real_V_16_U e_in_real_V_17_U e_in_imag_V_16_U e_in_imag_V_17_U e_out_real_V_U e_out_real_V_1_U e_out_imag_V_U e_out_imag_V_1_U r_real_V_116_fu_744_p2 r_imag_V_131_fu_748_p2 r_real_V_117_fu_752_p2 r_imag_V_132_fu_756_p2 r_real_V_118_fu_760_p2 r_imag_V_133_fu_764_p2 r_real_V_119_fu_768_p2 r_imag_V_134_fu_772_p2 r_real_V_fu_776_p2 r_imag_V_fu_783_p2 r_real_V_93_fu_790_p2 r_imag_V_106_fu_797_p2 r_real_V_94_fu_804_p2 r_imag_V_107_fu_811_p2 r_real_V_95_fu_818_p2 r_imag_V_108_fu_825_p2 r_real_V_120_fu_832_p2 r_imag_V_135_fu_839_p2 r_real_V_121_fu_846_p2 r_imag_V_136_fu_853_p2 r_real_V_122_fu_860_p2 r_imag_V_137_fu_867_p2 r_real_V_123_fu_874_p2 r_imag_V_138_fu_881_p2 r_real_V_124_fu_936_p2 r_imag_V_139_fu_942_p2 r_real_V_125_fu_948_p2 r_imag_V_140_fu_954_p2 cpd_real_V_fu_960_p2 cpd_imag_V_fu_966_p2 cmd_real_V_fu_972_p2 cmd_imag_V_fu_978_p2 r_real_V_126_fu_984_p2 r_imag_V_141_fu_991_p2 r_real_V_127_fu_998_p2 r_imag_V_142_fu_1005_p2 r_real_V_128_fu_1012_p2 r_imag_V_143_fu_1019_p2 r_real_V_129_fu_1026_p2 r_imag_V_144_fu_1033_p2 r_real_V_130_fu_1040_p2 r_imag_V_145_fu_1046_p2 r_real_V_131_fu_1052_p2 r_imag_V_146_fu_1058_p2 cpd_real_V_1_fu_1064_p2 cpd_imag_V_1_fu_1070_p2 cmd_real_V_1_fu_1076_p2 cmd_imag_V_1_fu_1082_p2 r_real_V_132_fu_1088_p2 r_imag_V_147_fu_1095_p2 r_real_V_133_fu_1102_p2 r_imag_V_148_fu_1109_p2 r_real_V_134_fu_1116_p2 r_imag_V_149_fu_1123_p2 r_real_V_135_fu_1130_p2 r_imag_V_150_fu_1137_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_fft_16pt_fu_520</InstName>
                            <ModuleName>fft_16pt</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>520</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_fft_16pt_Pipeline_VITIS_LOOP_165_1_fu_580</InstName>
                                    <ModuleName>fft_16pt_Pipeline_VITIS_LOOP_165_1</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>580</ID>
                                    <BindInstances>add_ln165_fu_234_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_fft_16pt_Pipeline_VITIS_LOOP_120_1_fu_608</InstName>
                                    <ModuleName>fft_16pt_Pipeline_VITIS_LOOP_120_1</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>608</ID>
                                    <BindInstances>add_ln120_fu_170_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_fft_16pt_Pipeline_VITIS_LOOP_171_2_fu_620</InstName>
                                    <ModuleName>fft_16pt_Pipeline_VITIS_LOOP_171_2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>620</ID>
                                    <BindInstances>add_ln171_fu_388_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_fft_16pt_Pipeline_VITIS_LOOP_131_2_fu_672</InstName>
                                    <ModuleName>fft_16pt_Pipeline_VITIS_LOOP_131_2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>672</ID>
                                    <BindInstances>add_ln131_fu_352_p2 empty_61_fu_391_p2 mul_18s_32s_48_2_1_U114 mul_18s_32s_48_2_1_U115 ret_V_fu_506_p2 mul_18s_32s_48_2_1_U116 mul_18s_32s_48_2_1_U117 ret_V_18_fu_520_p2 mul_18s_32s_48_2_1_U118 mul_18s_32s_48_2_1_U119 ret_V_19_fu_534_p2 mul_18s_32s_48_2_1_U120 mul_18s_32s_48_2_1_U121 ret_V_20_fu_548_p2 cpd_real_V_fu_562_p2 cpd_imag_V_fu_567_p2 cmd_real_V_fu_572_p2 cmd_imag_V_fu_577_p2 e_out_real_V_d1 e_out_imag_V_d1 e_out_real_V_d0 e_out_imag_V_d0 e_out_real_V_11_d1 e_out_imag_V_11_d1 e_out_real_V_11_d0 e_out_imag_V_11_d0 TWIDDLE_REAL_V_U TWIDDLE_IMAG_V_U</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_fft_16pt_Pipeline_VITIS_LOOP_181_3_fu_700</InstName>
                                    <ModuleName>fft_16pt_Pipeline_VITIS_LOOP_181_3</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>700</ID>
                                    <BindInstances>add_ln181_fu_424_p2 empty_59_fu_519_p2 mul_32s_18s_48_2_1_U187 mul_32s_18s_48_2_1_U188 ret_V_fu_598_p2 mul_32s_18s_48_2_1_U189 mul_32s_18s_48_2_1_U190 ret_V_13_fu_620_p2 mul_32s_18s_48_2_1_U191 mul_32s_18s_48_2_1_U192 ret_V_14_fu_634_p2 mul_32s_18s_48_2_1_U193 mul_32s_18s_48_2_1_U194 ret_V_15_fu_658_p2 r_real_V_76_fu_648_p2 r_imag_V_87_fu_672_p2 r_real_V_77_fu_653_p2 r_imag_V_88_fu_677_p2 out_real_0_d0 out_imag_0_d0 out_real_1_d0 out_imag_1_d0 out_real_2_d0 out_imag_2_d0 out_real_3_d0 out_imag_3_d0 TWIDDLE_REAL_V_U TWIDDLE_IMAG_V_U</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>e_in_real_V_U e_in_real_V_15_U e_in_imag_V_U e_in_imag_V_15_U e_in_real_V_16_U e_in_real_V_17_U e_in_imag_V_16_U e_in_imag_V_17_U e_out_real_V_U e_out_real_V_1_U e_out_imag_V_U e_out_imag_V_1_U r_real_V_116_fu_744_p2 r_imag_V_131_fu_748_p2 r_real_V_117_fu_752_p2 r_imag_V_132_fu_756_p2 r_real_V_118_fu_760_p2 r_imag_V_133_fu_764_p2 r_real_V_119_fu_768_p2 r_imag_V_134_fu_772_p2 r_real_V_fu_776_p2 r_imag_V_fu_783_p2 r_real_V_93_fu_790_p2 r_imag_V_106_fu_797_p2 r_real_V_94_fu_804_p2 r_imag_V_107_fu_811_p2 r_real_V_95_fu_818_p2 r_imag_V_108_fu_825_p2 r_real_V_120_fu_832_p2 r_imag_V_135_fu_839_p2 r_real_V_121_fu_846_p2 r_imag_V_136_fu_853_p2 r_real_V_122_fu_860_p2 r_imag_V_137_fu_867_p2 r_real_V_123_fu_874_p2 r_imag_V_138_fu_881_p2 r_real_V_124_fu_936_p2 r_imag_V_139_fu_942_p2 r_real_V_125_fu_948_p2 r_imag_V_140_fu_954_p2 cpd_real_V_fu_960_p2 cpd_imag_V_fu_966_p2 cmd_real_V_fu_972_p2 cmd_imag_V_fu_978_p2 r_real_V_126_fu_984_p2 r_imag_V_141_fu_991_p2 r_real_V_127_fu_998_p2 r_imag_V_142_fu_1005_p2 r_real_V_128_fu_1012_p2 r_imag_V_143_fu_1019_p2 r_real_V_129_fu_1026_p2 r_imag_V_144_fu_1033_p2 r_real_V_130_fu_1040_p2 r_imag_V_145_fu_1046_p2 r_real_V_131_fu_1052_p2 r_imag_V_146_fu_1058_p2 cpd_real_V_1_fu_1064_p2 cpd_imag_V_1_fu_1070_p2 cmd_real_V_1_fu_1076_p2 cmd_imag_V_1_fu_1082_p2 r_real_V_132_fu_1088_p2 r_imag_V_147_fu_1095_p2 r_real_V_133_fu_1102_p2 r_imag_V_148_fu_1109_p2 r_real_V_134_fu_1116_p2 r_imag_V_149_fu_1123_p2 r_real_V_135_fu_1130_p2 r_imag_V_150_fu_1137_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544</InstName>
                            <ModuleName>fft_64pt_Pipeline_VITIS_LOOP_281_3</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>544</ID>
                            <BindInstances>add_ln281_fu_838_p2 sub_ln284_fu_896_p2 ret_V_fu_1014_p2 ret_V_1_fu_1054_p2 ret_V_2_fu_1076_p2 ret_V_3_fu_1152_p2 b_real_V_3_fu_1090_p2 b_imag_V_3_fu_1166_p2 a_real_V_6_fu_1095_p2 a_imag_V_2_fu_1171_p2 r_real_V_fu_1176_p2 r_imag_V_fu_1211_p2 r_real_V_5_fu_1217_p2 r_imag_V_6_fu_1193_p2 r_real_V_6_fu_1199_p2 r_imag_V_7_fu_1223_p2 r_real_V_7_fu_1229_p2 r_imag_V_9_fu_1205_p2 TWIDDLE_REAL_V_U TWIDDLE_IMAG_V_U</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>e_in_real_V_U e_in_real_V_1_U e_in_real_V_2_U e_in_real_V_3_U e_in_real_V_4_U e_in_real_V_5_U e_in_real_V_6_U e_in_real_V_7_U e_in_imag_V_U e_in_imag_V_1_U e_in_imag_V_2_U e_in_imag_V_3_U e_in_imag_V_4_U e_in_imag_V_5_U e_in_imag_V_6_U e_in_imag_V_7_U e_out_real_V_U e_out_real_V_1_U e_out_real_V_2_U e_out_real_V_3_U e_out_real_V_4_U e_out_real_V_5_U e_out_real_V_6_U e_out_real_V_7_U e_out_imag_V_U e_out_imag_V_1_U e_out_imag_V_2_U e_out_imag_V_3_U e_out_imag_V_4_U e_out_imag_V_5_U e_out_imag_V_6_U e_out_imag_V_7_U o1_in_real_V_U o1_in_real_V_1_U o1_in_real_V_2_U o1_in_real_V_3_U o1_in_imag_V_U o1_in_imag_V_1_U o1_in_imag_V_2_U o1_in_imag_V_3_U o1_out_real_V_U o1_out_real_V_1_U o1_out_real_V_2_U o1_out_real_V_3_U mul_32s_18s_48_2_1_U569 mul_32s_18s_48_2_1_U570 o1_out_imag_V_2_U o1_out_imag_V_3_U mul_32s_18s_48_2_1_U571 mul_32s_18s_48_2_1_U572 o2_in_real_V_2_U o2_in_real_V_3_U o2_in_imag_V_U o2_in_imag_V_1_U o2_in_imag_V_2_U o2_in_imag_V_3_U o2_out_real_V_U o2_out_real_V_1_U o2_out_real_V_2_U o2_out_real_V_3_U o2_out_imag_V_U o2_out_imag_V_1_U o2_out_imag_V_2_U o2_out_imag_V_3_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_sr_fft_Pipeline_VITIS_LOOP_329_2_fu_326</InstName>
                    <ModuleName>sr_fft_Pipeline_VITIS_LOOP_329_2</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>326</ID>
                    <BindInstances>add_ln329_fu_441_p2</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>x_real_V_U x_real_V_1_U x_real_V_2_U x_real_V_3_U x_real_V_4_U x_real_V_5_U x_real_V_6_U x_real_V_7_U x_imag_V_U x_imag_V_1_U x_imag_V_2_U x_imag_V_3_U x_imag_V_4_U x_imag_V_5_U x_imag_V_6_U x_imag_V_7_U X_real_0_U X_real_1_U X_real_2_U X_real_3_U X_real_4_U X_real_5_U X_real_6_U X_real_7_U X_imag_0_U X_imag_1_U X_imag_2_U X_imag_3_U X_imag_4_U X_imag_5_U X_imag_6_U X_imag_7_U</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>sr_fft_Pipeline_VITIS_LOOP_322_1</Name>
            <Loops>
                <VITIS_LOOP_322_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.948</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>130</Best-caseLatency>
                    <Average-caseLatency>130</Average-caseLatency>
                    <Worst-caseLatency>130</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.300 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.300 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.300 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>130</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_322_1>
                        <Name>VITIS_LOOP_322_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>64</TripCount>
                        <Latency>128</Latency>
                        <AbsoluteTimeLatency>1.280 us</AbsoluteTimeLatency>
                        <PipelineII>2</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_322_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>68</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>150</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_322_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln322_fu_430_p2" SOURCE="radixfft/core.cpp:322" URAM="0" VARIABLE="add_ln322"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>fft_64pt_Pipeline_VITIS_LOOP_265_1</Name>
            <Loops>
                <VITIS_LOOP_265_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.948</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>66</Best-caseLatency>
                    <Average-caseLatency>66</Average-caseLatency>
                    <Worst-caseLatency>66</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.660 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.660 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.660 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>66</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_265_1>
                        <Name>VITIS_LOOP_265_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>32</TripCount>
                        <Latency>64</Latency>
                        <AbsoluteTimeLatency>0.640 us</AbsoluteTimeLatency>
                        <PipelineII>2</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_265_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>20</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>149</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_265_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln265_fu_548_p2" SOURCE="radixfft/core.cpp:265" URAM="0" VARIABLE="add_ln265"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>fft_32pt_Pipeline_VITIS_LOOP_215_1</Name>
            <Loops>
                <VITIS_LOOP_215_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.948</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>18</Best-caseLatency>
                    <Average-caseLatency>18</Average-caseLatency>
                    <Worst-caseLatency>18</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.180 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.180 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.180 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>18</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_215_1>
                        <Name>VITIS_LOOP_215_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>16</TripCount>
                        <Latency>16</Latency>
                        <AbsoluteTimeLatency>0.160 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_215_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>15</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>145</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_215_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln215_fu_422_p2" SOURCE="radixfft/core.cpp:215" URAM="0" VARIABLE="add_ln215"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>fft_16pt_Pipeline_VITIS_LOOP_165_1</Name>
            <Loops>
                <VITIS_LOOP_165_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.471</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>10</Best-caseLatency>
                    <Average-caseLatency>10</Average-caseLatency>
                    <Worst-caseLatency>10</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.100 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.100 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.100 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>10</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_165_1>
                        <Name>VITIS_LOOP_165_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>8</TripCount>
                        <Latency>8</Latency>
                        <AbsoluteTimeLatency>80.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_165_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>12</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>100</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_165_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln165_fu_234_p2" SOURCE="radixfft/core.cpp:165" URAM="0" VARIABLE="add_ln165"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>fft_16pt_Pipeline_VITIS_LOOP_120_1</Name>
            <Loops>
                <VITIS_LOOP_120_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.232</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>6</Best-caseLatency>
                    <Average-caseLatency>6</Average-caseLatency>
                    <Worst-caseLatency>6</Worst-caseLatency>
                    <Best-caseRealTimeLatency>60.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>60.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>60.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>6</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_120_1>
                        <Name>VITIS_LOOP_120_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>4</TripCount>
                        <Latency>4</Latency>
                        <AbsoluteTimeLatency>40.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_120_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>8</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>76</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_120_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln120_fu_170_p2" SOURCE="radixfft/core.cpp:120" URAM="0" VARIABLE="add_ln120"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>fft_16pt_Pipeline_VITIS_LOOP_131_2</Name>
            <Loops>
                <VITIS_LOOP_131_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.912</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>10</Best-caseLatency>
                    <Average-caseLatency>10</Average-caseLatency>
                    <Worst-caseLatency>10</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.100 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.100 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.100 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>10</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_131_2>
                        <Name>VITIS_LOOP_131_2</Name>
                        <Slack>7.30</Slack>
                        <TripCount>2</TripCount>
                        <Latency>8</Latency>
                        <AbsoluteTimeLatency>80.000 ns</AbsoluteTimeLatency>
                        <PipelineII>2</PipelineII>
                        <PipelineDepth>7</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_131_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>16</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>7</UTIL_DSP>
                    <FF>2206</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>2</UTIL_FF>
                    <LUT>1475</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>2</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_131_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln131_fu_352_p2" SOURCE="radixfft/core.cpp:131" URAM="0" VARIABLE="add_ln131"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_131_2" OPTYPE="sub" PRAGMA="" RTLNAME="empty_61_fu_391_p2" SOURCE="radixfft/core.cpp:79" URAM="0" VARIABLE="empty_61"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_131_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_18s_32s_48_2_1_U114" SOURCE="/home/ishan/tools/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="mul_ln813"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_131_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_18s_32s_48_2_1_U115" SOURCE="/home/ishan/tools/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1348" URAM="0" VARIABLE="mul_ln1348"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_131_2" OPTYPE="sub" PRAGMA="" RTLNAME="ret_V_fu_506_p2" SOURCE="/home/ishan/tools/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1348" URAM="0" VARIABLE="ret_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_131_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_18s_32s_48_2_1_U116" SOURCE="/home/ishan/tools/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="mul_ln813_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_131_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_18s_32s_48_2_1_U117" SOURCE="/home/ishan/tools/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347" URAM="0" VARIABLE="mul_ln1347"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_131_2" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_18_fu_520_p2" SOURCE="/home/ishan/tools/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_131_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_18s_32s_48_2_1_U118" SOURCE="/home/ishan/tools/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="mul_ln813_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_131_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_18s_32s_48_2_1_U119" SOURCE="/home/ishan/tools/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1348" URAM="0" VARIABLE="mul_ln1348_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_131_2" OPTYPE="sub" PRAGMA="" RTLNAME="ret_V_19_fu_534_p2" SOURCE="/home/ishan/tools/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1348" URAM="0" VARIABLE="ret_V_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_131_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_18s_32s_48_2_1_U120" SOURCE="/home/ishan/tools/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="mul_ln813_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_131_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_18s_32s_48_2_1_U121" SOURCE="/home/ishan/tools/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347" URAM="0" VARIABLE="mul_ln1347_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_131_2" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_20_fu_548_p2" SOURCE="/home/ishan/tools/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_131_2" OPTYPE="add" PRAGMA="" RTLNAME="cpd_real_V_fu_562_p2" SOURCE="/home/ishan/tools/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="cpd_real_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_131_2" OPTYPE="add" PRAGMA="" RTLNAME="cpd_imag_V_fu_567_p2" SOURCE="/home/ishan/tools/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="cpd_imag_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_131_2" OPTYPE="sub" PRAGMA="" RTLNAME="cmd_real_V_fu_572_p2" SOURCE="/home/ishan/tools/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="cmd_real_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_131_2" OPTYPE="sub" PRAGMA="" RTLNAME="cmd_imag_V_fu_577_p2" SOURCE="/home/ishan/tools/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="cmd_imag_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_131_2" OPTYPE="add" PRAGMA="" RTLNAME="e_out_real_V_d1" SOURCE="/home/ishan/tools/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="r_real_V_82"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_131_2" OPTYPE="add" PRAGMA="" RTLNAME="e_out_imag_V_d1" SOURCE="/home/ishan/tools/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="r_imag_V_93"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_131_2" OPTYPE="add" PRAGMA="" RTLNAME="e_out_real_V_d0" SOURCE="/home/ishan/tools/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="r_real_V_86"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_131_2" OPTYPE="sub" PRAGMA="" RTLNAME="e_out_imag_V_d0" SOURCE="/home/ishan/tools/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="r_imag_V_98"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_131_2" OPTYPE="sub" PRAGMA="" RTLNAME="e_out_real_V_11_d1" SOURCE="/home/ishan/tools/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="r_real_V_87"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_131_2" OPTYPE="sub" PRAGMA="" RTLNAME="e_out_imag_V_11_d1" SOURCE="/home/ishan/tools/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="r_imag_V_99"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_131_2" OPTYPE="sub" PRAGMA="" RTLNAME="e_out_real_V_11_d0" SOURCE="/home/ishan/tools/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="r_real_V_88"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_131_2" OPTYPE="add" PRAGMA="" RTLNAME="e_out_imag_V_11_d0" SOURCE="/home/ishan/tools/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="r_imag_V_100"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="TWIDDLE_REAL_V_U" SOURCE="" URAM="0" VARIABLE="TWIDDLE_REAL_V"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="TWIDDLE_IMAG_V_U" SOURCE="" URAM="0" VARIABLE="TWIDDLE_IMAG_V"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>fft_16pt_Pipeline_VITIS_LOOP_171_2</Name>
            <Loops>
                <VITIS_LOOP_171_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.238</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>6</Best-caseLatency>
                    <Average-caseLatency>6</Average-caseLatency>
                    <Worst-caseLatency>6</Worst-caseLatency>
                    <Best-caseRealTimeLatency>60.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>60.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>60.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>6</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_171_2>
                        <Name>VITIS_LOOP_171_2</Name>
                        <Slack>7.30</Slack>
                        <TripCount>4</TripCount>
                        <Latency>4</Latency>
                        <AbsoluteTimeLatency>40.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_171_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>517</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>87</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_171_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln171_fu_388_p2" SOURCE="radixfft/core.cpp:171" URAM="0" VARIABLE="add_ln171"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>fft_16pt_Pipeline_VITIS_LOOP_181_3</Name>
            <Loops>
                <VITIS_LOOP_181_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.196</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>18</Best-caseLatency>
                    <Average-caseLatency>18</Average-caseLatency>
                    <Worst-caseLatency>18</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.180 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.180 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.180 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>18</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_181_3>
                        <Name>VITIS_LOOP_181_3</Name>
                        <Slack>7.30</Slack>
                        <TripCount>4</TripCount>
                        <Latency>16</Latency>
                        <AbsoluteTimeLatency>0.160 us</AbsoluteTimeLatency>
                        <PipelineII>3</PipelineII>
                        <PipelineDepth>8</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_181_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>16</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>7</UTIL_DSP>
                    <FF>2438</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>2</UTIL_FF>
                    <LUT>1315</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>2</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_181_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln181_fu_424_p2" SOURCE="radixfft/core.cpp:181" URAM="0" VARIABLE="add_ln181"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_181_3" OPTYPE="sub" PRAGMA="" RTLNAME="empty_59_fu_519_p2" SOURCE="radixfft/core.cpp:79" URAM="0" VARIABLE="empty_59"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_181_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_18s_48_2_1_U187" SOURCE="/home/ishan/tools/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="mul_ln813"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_181_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_18s_48_2_1_U188" SOURCE="/home/ishan/tools/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1348" URAM="0" VARIABLE="mul_ln1348"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_181_3" OPTYPE="sub" PRAGMA="" RTLNAME="ret_V_fu_598_p2" SOURCE="/home/ishan/tools/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1348" URAM="0" VARIABLE="ret_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_181_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_18s_48_2_1_U189" SOURCE="/home/ishan/tools/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="mul_ln813_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_181_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_18s_48_2_1_U190" SOURCE="/home/ishan/tools/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347" URAM="0" VARIABLE="mul_ln1347"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_181_3" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_13_fu_620_p2" SOURCE="/home/ishan/tools/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_181_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_18s_48_2_1_U191" SOURCE="/home/ishan/tools/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="mul_ln813_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_181_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_18s_48_2_1_U192" SOURCE="/home/ishan/tools/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1348" URAM="0" VARIABLE="mul_ln1348_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_181_3" OPTYPE="sub" PRAGMA="" RTLNAME="ret_V_14_fu_634_p2" SOURCE="/home/ishan/tools/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1348" URAM="0" VARIABLE="ret_V_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_181_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_18s_48_2_1_U193" SOURCE="/home/ishan/tools/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="mul_ln813_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_181_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_18s_48_2_1_U194" SOURCE="/home/ishan/tools/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347" URAM="0" VARIABLE="mul_ln1347_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_181_3" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_15_fu_658_p2" SOURCE="/home/ishan/tools/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_181_3" OPTYPE="add" PRAGMA="" RTLNAME="r_real_V_76_fu_648_p2" SOURCE="/home/ishan/tools/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="r_real_V_76"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_181_3" OPTYPE="add" PRAGMA="" RTLNAME="r_imag_V_87_fu_672_p2" SOURCE="/home/ishan/tools/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="r_imag_V_87"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_181_3" OPTYPE="sub" PRAGMA="" RTLNAME="r_real_V_77_fu_653_p2" SOURCE="/home/ishan/tools/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="r_real_V_77"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_181_3" OPTYPE="sub" PRAGMA="" RTLNAME="r_imag_V_88_fu_677_p2" SOURCE="/home/ishan/tools/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="r_imag_V_88"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_181_3" OPTYPE="add" PRAGMA="" RTLNAME="out_real_0_d0" SOURCE="/home/ishan/tools/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="r_real_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_181_3" OPTYPE="add" PRAGMA="" RTLNAME="out_imag_0_d0" SOURCE="/home/ishan/tools/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="r_imag_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_181_3" OPTYPE="add" PRAGMA="" RTLNAME="out_real_1_d0" SOURCE="/home/ishan/tools/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="r_real_V_71"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_181_3" OPTYPE="sub" PRAGMA="" RTLNAME="out_imag_1_d0" SOURCE="/home/ishan/tools/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="r_imag_V_82"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_181_3" OPTYPE="sub" PRAGMA="" RTLNAME="out_real_2_d0" SOURCE="/home/ishan/tools/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="r_real_V_72"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_181_3" OPTYPE="sub" PRAGMA="" RTLNAME="out_imag_2_d0" SOURCE="/home/ishan/tools/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="r_imag_V_83"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_181_3" OPTYPE="sub" PRAGMA="" RTLNAME="out_real_3_d0" SOURCE="/home/ishan/tools/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="r_real_V_73"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_181_3" OPTYPE="add" PRAGMA="" RTLNAME="out_imag_3_d0" SOURCE="/home/ishan/tools/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="r_imag_V_84"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="TWIDDLE_REAL_V_U" SOURCE="" URAM="0" VARIABLE="TWIDDLE_REAL_V"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="TWIDDLE_IMAG_V_U" SOURCE="" URAM="0" VARIABLE="TWIDDLE_IMAG_V"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>fft_16pt</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.196</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>54</Best-caseLatency>
                    <Average-caseLatency>54</Average-caseLatency>
                    <Worst-caseLatency>54</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.540 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.540 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.540 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>54</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>4</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>1</UTIL_BRAM>
                    <DSP>32</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>14</UTIL_DSP>
                    <FF>7757</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>7</UTIL_FF>
                    <LUT>6112</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>11</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="e_in_real_V_U" SOURCE="radixfft/core.cpp:115" URAM="0" VARIABLE="e_in_real_V"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="e_in_real_V_15_U" SOURCE="radixfft/core.cpp:115" URAM="0" VARIABLE="e_in_real_V_15"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="e_in_imag_V_U" SOURCE="radixfft/core.cpp:115" URAM="0" VARIABLE="e_in_imag_V"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="e_in_imag_V_15_U" SOURCE="radixfft/core.cpp:115" URAM="0" VARIABLE="e_in_imag_V_15"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="e_in_real_V_16_U" SOURCE="radixfft/core.cpp:153" URAM="0" VARIABLE="e_in_real_V_16"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="e_in_real_V_17_U" SOURCE="radixfft/core.cpp:153" URAM="0" VARIABLE="e_in_real_V_17"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="e_in_imag_V_16_U" SOURCE="radixfft/core.cpp:153" URAM="0" VARIABLE="e_in_imag_V_16"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="e_in_imag_V_17_U" SOURCE="radixfft/core.cpp:153" URAM="0" VARIABLE="e_in_imag_V_17"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="e_out_real_V_U" SOURCE="radixfft/core.cpp:153" URAM="0" VARIABLE="e_out_real_V"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="e_out_real_V_1_U" SOURCE="radixfft/core.cpp:153" URAM="0" VARIABLE="e_out_real_V_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="e_out_imag_V_U" SOURCE="radixfft/core.cpp:153" URAM="0" VARIABLE="e_out_imag_V"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="e_out_imag_V_1_U" SOURCE="radixfft/core.cpp:153" URAM="0" VARIABLE="e_out_imag_V_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="r_real_V_116_fu_744_p2" SOURCE="/home/ishan/tools/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="r_real_V_116"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="r_imag_V_131_fu_748_p2" SOURCE="/home/ishan/tools/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="r_imag_V_131"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="r_real_V_117_fu_752_p2" SOURCE="/home/ishan/tools/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="r_real_V_117"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="r_imag_V_132_fu_756_p2" SOURCE="/home/ishan/tools/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="r_imag_V_132"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="r_real_V_118_fu_760_p2" SOURCE="/home/ishan/tools/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="r_real_V_118"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="r_imag_V_133_fu_764_p2" SOURCE="/home/ishan/tools/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="r_imag_V_133"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="r_real_V_119_fu_768_p2" SOURCE="/home/ishan/tools/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="r_real_V_119"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="r_imag_V_134_fu_772_p2" SOURCE="/home/ishan/tools/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="r_imag_V_134"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="r_real_V_fu_776_p2" SOURCE="/home/ishan/tools/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="r_real_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="r_imag_V_fu_783_p2" SOURCE="/home/ishan/tools/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="r_imag_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="r_real_V_93_fu_790_p2" SOURCE="/home/ishan/tools/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="r_real_V_93"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="r_imag_V_106_fu_797_p2" SOURCE="/home/ishan/tools/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="r_imag_V_106"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="r_real_V_94_fu_804_p2" SOURCE="/home/ishan/tools/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="r_real_V_94"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="r_imag_V_107_fu_811_p2" SOURCE="/home/ishan/tools/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="r_imag_V_107"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="r_real_V_95_fu_818_p2" SOURCE="/home/ishan/tools/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="r_real_V_95"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="r_imag_V_108_fu_825_p2" SOURCE="/home/ishan/tools/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="r_imag_V_108"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="r_real_V_120_fu_832_p2" SOURCE="/home/ishan/tools/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="r_real_V_120"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="r_imag_V_135_fu_839_p2" SOURCE="/home/ishan/tools/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="r_imag_V_135"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="r_real_V_121_fu_846_p2" SOURCE="/home/ishan/tools/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="r_real_V_121"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="r_imag_V_136_fu_853_p2" SOURCE="/home/ishan/tools/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="r_imag_V_136"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="r_real_V_122_fu_860_p2" SOURCE="/home/ishan/tools/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="r_real_V_122"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="r_imag_V_137_fu_867_p2" SOURCE="/home/ishan/tools/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="r_imag_V_137"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="r_real_V_123_fu_874_p2" SOURCE="/home/ishan/tools/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="r_real_V_123"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="r_imag_V_138_fu_881_p2" SOURCE="/home/ishan/tools/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="r_imag_V_138"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="r_real_V_124_fu_936_p2" SOURCE="/home/ishan/tools/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="r_real_V_124"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="r_imag_V_139_fu_942_p2" SOURCE="/home/ishan/tools/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="r_imag_V_139"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="r_real_V_125_fu_948_p2" SOURCE="/home/ishan/tools/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="r_real_V_125"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="r_imag_V_140_fu_954_p2" SOURCE="/home/ishan/tools/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="r_imag_V_140"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="cpd_real_V_fu_960_p2" SOURCE="/home/ishan/tools/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="cpd_real_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="cpd_imag_V_fu_966_p2" SOURCE="/home/ishan/tools/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="cpd_imag_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="cmd_real_V_fu_972_p2" SOURCE="/home/ishan/tools/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="cmd_real_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="cmd_imag_V_fu_978_p2" SOURCE="/home/ishan/tools/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="cmd_imag_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="r_real_V_126_fu_984_p2" SOURCE="/home/ishan/tools/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="r_real_V_126"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="r_imag_V_141_fu_991_p2" SOURCE="/home/ishan/tools/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="r_imag_V_141"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="r_real_V_127_fu_998_p2" SOURCE="/home/ishan/tools/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="r_real_V_127"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="r_imag_V_142_fu_1005_p2" SOURCE="/home/ishan/tools/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="r_imag_V_142"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="r_real_V_128_fu_1012_p2" SOURCE="/home/ishan/tools/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="r_real_V_128"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="r_imag_V_143_fu_1019_p2" SOURCE="/home/ishan/tools/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="r_imag_V_143"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="r_real_V_129_fu_1026_p2" SOURCE="/home/ishan/tools/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="r_real_V_129"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="r_imag_V_144_fu_1033_p2" SOURCE="/home/ishan/tools/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="r_imag_V_144"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="r_real_V_130_fu_1040_p2" SOURCE="/home/ishan/tools/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="r_real_V_130"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="r_imag_V_145_fu_1046_p2" SOURCE="/home/ishan/tools/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="r_imag_V_145"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="r_real_V_131_fu_1052_p2" SOURCE="/home/ishan/tools/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="r_real_V_131"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="r_imag_V_146_fu_1058_p2" SOURCE="/home/ishan/tools/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="r_imag_V_146"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="cpd_real_V_1_fu_1064_p2" SOURCE="/home/ishan/tools/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="cpd_real_V_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="cpd_imag_V_1_fu_1070_p2" SOURCE="/home/ishan/tools/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="cpd_imag_V_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="cmd_real_V_1_fu_1076_p2" SOURCE="/home/ishan/tools/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="cmd_real_V_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="cmd_imag_V_1_fu_1082_p2" SOURCE="/home/ishan/tools/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="cmd_imag_V_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="r_real_V_132_fu_1088_p2" SOURCE="/home/ishan/tools/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="r_real_V_132"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="r_imag_V_147_fu_1095_p2" SOURCE="/home/ishan/tools/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="r_imag_V_147"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="r_real_V_133_fu_1102_p2" SOURCE="/home/ishan/tools/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="r_real_V_133"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="r_imag_V_148_fu_1109_p2" SOURCE="/home/ishan/tools/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="r_imag_V_148"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="r_real_V_134_fu_1116_p2" SOURCE="/home/ishan/tools/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="r_real_V_134"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="r_imag_V_149_fu_1123_p2" SOURCE="/home/ishan/tools/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="r_imag_V_149"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="r_real_V_135_fu_1130_p2" SOURCE="/home/ishan/tools/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="r_real_V_135"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="r_imag_V_150_fu_1137_p2" SOURCE="/home/ishan/tools/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="r_imag_V_150"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>fft_32pt_Pipeline_VITIS_LOOP_221_2</Name>
            <Loops>
                <VITIS_LOOP_221_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>4.626</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>10</Best-caseLatency>
                    <Average-caseLatency>10</Average-caseLatency>
                    <Worst-caseLatency>10</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.100 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.100 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.100 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>10</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_221_2>
                        <Name>VITIS_LOOP_221_2</Name>
                        <Slack>7.30</Slack>
                        <TripCount>8</TripCount>
                        <Latency>8</Latency>
                        <AbsoluteTimeLatency>80.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_221_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>6</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>217</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_221_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln221_fu_426_p2" SOURCE="radixfft/core.cpp:221" URAM="0" VARIABLE="add_ln221"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>fft_32pt_Pipeline_VITIS_LOOP_120_1</Name>
            <Loops>
                <VITIS_LOOP_120_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.232</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>6</Best-caseLatency>
                    <Average-caseLatency>6</Average-caseLatency>
                    <Worst-caseLatency>6</Worst-caseLatency>
                    <Best-caseRealTimeLatency>60.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>60.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>60.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>6</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_120_1>
                        <Name>VITIS_LOOP_120_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>4</TripCount>
                        <Latency>4</Latency>
                        <AbsoluteTimeLatency>40.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_120_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>8</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>76</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_120_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln120_fu_170_p2" SOURCE="radixfft/core.cpp:120" URAM="0" VARIABLE="add_ln120"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>fft_32pt_Pipeline_VITIS_LOOP_131_2</Name>
            <Loops>
                <VITIS_LOOP_131_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.912</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>10</Best-caseLatency>
                    <Average-caseLatency>10</Average-caseLatency>
                    <Worst-caseLatency>10</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.100 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.100 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.100 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>10</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_131_2>
                        <Name>VITIS_LOOP_131_2</Name>
                        <Slack>7.30</Slack>
                        <TripCount>2</TripCount>
                        <Latency>8</Latency>
                        <AbsoluteTimeLatency>80.000 ns</AbsoluteTimeLatency>
                        <PipelineII>2</PipelineII>
                        <PipelineDepth>7</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_131_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <FF>886</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1075</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>2</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_131_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln131_fu_352_p2" SOURCE="radixfft/core.cpp:131" URAM="0" VARIABLE="add_ln131"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_131_2" OPTYPE="sub" PRAGMA="" RTLNAME="empty_57_fu_391_p2" SOURCE="radixfft/core.cpp:79" URAM="0" VARIABLE="empty_57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_131_2" OPTYPE="sub" PRAGMA="" RTLNAME="ret_V_fu_506_p2" SOURCE="/home/ishan/tools/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1348" URAM="0" VARIABLE="ret_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_131_2" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_10_fu_520_p2" SOURCE="/home/ishan/tools/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_131_2" OPTYPE="sub" PRAGMA="" RTLNAME="ret_V_11_fu_534_p2" SOURCE="/home/ishan/tools/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1348" URAM="0" VARIABLE="ret_V_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_131_2" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_12_fu_548_p2" SOURCE="/home/ishan/tools/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_131_2" OPTYPE="add" PRAGMA="" RTLNAME="cpd_real_V_fu_562_p2" SOURCE="/home/ishan/tools/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="cpd_real_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_131_2" OPTYPE="add" PRAGMA="" RTLNAME="cpd_imag_V_fu_567_p2" SOURCE="/home/ishan/tools/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="cpd_imag_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_131_2" OPTYPE="sub" PRAGMA="" RTLNAME="cmd_real_V_fu_572_p2" SOURCE="/home/ishan/tools/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="cmd_real_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_131_2" OPTYPE="sub" PRAGMA="" RTLNAME="cmd_imag_V_fu_577_p2" SOURCE="/home/ishan/tools/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="cmd_imag_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_131_2" OPTYPE="add" PRAGMA="" RTLNAME="o1_out_real_V_d1" SOURCE="/home/ishan/tools/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="r_real_V_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_131_2" OPTYPE="add" PRAGMA="" RTLNAME="o1_out_imag_V_d1" SOURCE="/home/ishan/tools/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="r_imag_V_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_131_2" OPTYPE="add" PRAGMA="" RTLNAME="o1_out_real_V_d0" SOURCE="/home/ishan/tools/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="r_real_V_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_131_2" OPTYPE="sub" PRAGMA="" RTLNAME="o1_out_imag_V_d0" SOURCE="/home/ishan/tools/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="r_imag_V_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_131_2" OPTYPE="sub" PRAGMA="" RTLNAME="o1_out_real_V_4_d1" SOURCE="/home/ishan/tools/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="r_real_V_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_131_2" OPTYPE="sub" PRAGMA="" RTLNAME="o1_out_imag_V_4_d1" SOURCE="/home/ishan/tools/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="r_imag_V_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_131_2" OPTYPE="sub" PRAGMA="" RTLNAME="o1_out_real_V_4_d0" SOURCE="/home/ishan/tools/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="r_real_V_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_131_2" OPTYPE="add" PRAGMA="" RTLNAME="o1_out_imag_V_4_d0" SOURCE="/home/ishan/tools/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="r_imag_V_35"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="TWIDDLE_REAL_V_U" SOURCE="" URAM="0" VARIABLE="TWIDDLE_REAL_V"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="TWIDDLE_IMAG_V_U" SOURCE="" URAM="0" VARIABLE="TWIDDLE_IMAG_V"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>fft_32pt_Pipeline_VITIS_LOOP_120_173</Name>
            <Loops>
                <VITIS_LOOP_120_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.232</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>6</Best-caseLatency>
                    <Average-caseLatency>6</Average-caseLatency>
                    <Worst-caseLatency>6</Worst-caseLatency>
                    <Best-caseRealTimeLatency>60.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>60.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>60.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>6</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_120_1>
                        <Name>VITIS_LOOP_120_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>4</TripCount>
                        <Latency>4</Latency>
                        <AbsoluteTimeLatency>40.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_120_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>8</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>76</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_120_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln120_fu_170_p2" SOURCE="radixfft/core.cpp:120" URAM="0" VARIABLE="add_ln120"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>fft_32pt_Pipeline_VITIS_LOOP_131_274</Name>
            <Loops>
                <VITIS_LOOP_131_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.912</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>10</Best-caseLatency>
                    <Average-caseLatency>10</Average-caseLatency>
                    <Worst-caseLatency>10</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.100 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.100 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.100 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>10</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_131_2>
                        <Name>VITIS_LOOP_131_2</Name>
                        <Slack>7.30</Slack>
                        <TripCount>2</TripCount>
                        <Latency>8</Latency>
                        <AbsoluteTimeLatency>80.000 ns</AbsoluteTimeLatency>
                        <PipelineII>2</PipelineII>
                        <PipelineDepth>7</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_131_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <FF>886</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1075</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>2</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_131_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln131_fu_352_p2" SOURCE="radixfft/core.cpp:131" URAM="0" VARIABLE="add_ln131"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_131_2" OPTYPE="sub" PRAGMA="" RTLNAME="empty_55_fu_391_p2" SOURCE="radixfft/core.cpp:79" URAM="0" VARIABLE="empty_55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_131_2" OPTYPE="sub" PRAGMA="" RTLNAME="ret_V_fu_506_p2" SOURCE="/home/ishan/tools/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1348" URAM="0" VARIABLE="ret_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_131_2" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_7_fu_520_p2" SOURCE="/home/ishan/tools/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_131_2" OPTYPE="sub" PRAGMA="" RTLNAME="ret_V_8_fu_534_p2" SOURCE="/home/ishan/tools/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1348" URAM="0" VARIABLE="ret_V_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_131_2" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_9_fu_548_p2" SOURCE="/home/ishan/tools/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_131_2" OPTYPE="add" PRAGMA="" RTLNAME="cpd_real_V_fu_562_p2" SOURCE="/home/ishan/tools/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="cpd_real_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_131_2" OPTYPE="add" PRAGMA="" RTLNAME="cpd_imag_V_fu_567_p2" SOURCE="/home/ishan/tools/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="cpd_imag_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_131_2" OPTYPE="sub" PRAGMA="" RTLNAME="cmd_real_V_fu_572_p2" SOURCE="/home/ishan/tools/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="cmd_real_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_131_2" OPTYPE="sub" PRAGMA="" RTLNAME="cmd_imag_V_fu_577_p2" SOURCE="/home/ishan/tools/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="cmd_imag_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_131_2" OPTYPE="add" PRAGMA="" RTLNAME="o2_out_real_V_d1" SOURCE="/home/ishan/tools/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="r_real_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_131_2" OPTYPE="add" PRAGMA="" RTLNAME="o2_out_imag_V_d1" SOURCE="/home/ishan/tools/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="r_imag_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_131_2" OPTYPE="add" PRAGMA="" RTLNAME="o2_out_real_V_d0" SOURCE="/home/ishan/tools/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="r_real_V_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_131_2" OPTYPE="sub" PRAGMA="" RTLNAME="o2_out_imag_V_d0" SOURCE="/home/ishan/tools/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="r_imag_V_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_131_2" OPTYPE="sub" PRAGMA="" RTLNAME="o2_out_real_V_4_d1" SOURCE="/home/ishan/tools/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="r_real_V_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_131_2" OPTYPE="sub" PRAGMA="" RTLNAME="o2_out_imag_V_4_d1" SOURCE="/home/ishan/tools/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="r_imag_V_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_131_2" OPTYPE="sub" PRAGMA="" RTLNAME="o2_out_real_V_4_d0" SOURCE="/home/ishan/tools/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="r_real_V_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_131_2" OPTYPE="add" PRAGMA="" RTLNAME="o2_out_imag_V_4_d0" SOURCE="/home/ishan/tools/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="r_imag_V_26"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="TWIDDLE_REAL_V_U" SOURCE="" URAM="0" VARIABLE="TWIDDLE_REAL_V"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="TWIDDLE_IMAG_V_U" SOURCE="" URAM="0" VARIABLE="TWIDDLE_IMAG_V"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>fft_32pt_Pipeline_VITIS_LOOP_231_3</Name>
            <Loops>
                <VITIS_LOOP_231_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.912</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>38</Best-caseLatency>
                    <Average-caseLatency>38</Average-caseLatency>
                    <Worst-caseLatency>38</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.380 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.380 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.380 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>38</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_231_3>
                        <Name>VITIS_LOOP_231_3</Name>
                        <Slack>7.30</Slack>
                        <TripCount>8</TripCount>
                        <Latency>36</Latency>
                        <AbsoluteTimeLatency>0.360 us</AbsoluteTimeLatency>
                        <PipelineII>4</PipelineII>
                        <PipelineDepth>9</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_231_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <FF>1277</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>914</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_231_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln231_fu_594_p2" SOURCE="radixfft/core.cpp:231" URAM="0" VARIABLE="add_ln231"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_231_3" OPTYPE="sub" PRAGMA="" RTLNAME="empty_53_fu_632_p2" SOURCE="radixfft/core.cpp:79" URAM="0" VARIABLE="empty_53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_231_3" OPTYPE="sub" PRAGMA="" RTLNAME="ret_V_fu_738_p2" SOURCE="/home/ishan/tools/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1348" URAM="0" VARIABLE="ret_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_231_3" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_4_fu_778_p2" SOURCE="/home/ishan/tools/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_231_3" OPTYPE="sub" PRAGMA="" RTLNAME="ret_V_5_fu_836_p2" SOURCE="/home/ishan/tools/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1348" URAM="0" VARIABLE="ret_V_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_231_3" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_6_fu_860_p2" SOURCE="/home/ishan/tools/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_231_3" OPTYPE="add" PRAGMA="" RTLNAME="b_real_V_6_fu_850_p2" SOURCE="/home/ishan/tools/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="b_real_V_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_231_3" OPTYPE="add" PRAGMA="" RTLNAME="b_imag_V_9_fu_874_p2" SOURCE="/home/ishan/tools/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="b_imag_V_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_231_3" OPTYPE="sub" PRAGMA="" RTLNAME="a_real_V_12_fu_855_p2" SOURCE="/home/ishan/tools/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="a_real_V_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_231_3" OPTYPE="sub" PRAGMA="" RTLNAME="a_imag_V_5_fu_879_p2" SOURCE="/home/ishan/tools/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="a_imag_V_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_231_3" OPTYPE="add" PRAGMA="" RTLNAME="r_real_V_fu_884_p2" SOURCE="/home/ishan/tools/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="r_real_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_231_3" OPTYPE="add" PRAGMA="" RTLNAME="r_imag_V_fu_908_p2" SOURCE="/home/ishan/tools/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="r_imag_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_231_3" OPTYPE="add" PRAGMA="" RTLNAME="r_real_V_10_fu_914_p2" SOURCE="/home/ishan/tools/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="r_real_V_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_231_3" OPTYPE="sub" PRAGMA="" RTLNAME="r_imag_V_14_fu_890_p2" SOURCE="/home/ishan/tools/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="r_imag_V_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_231_3" OPTYPE="sub" PRAGMA="" RTLNAME="r_real_V_11_fu_896_p2" SOURCE="/home/ishan/tools/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="r_real_V_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_231_3" OPTYPE="sub" PRAGMA="" RTLNAME="r_imag_V_15_fu_920_p2" SOURCE="/home/ishan/tools/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="r_imag_V_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_231_3" OPTYPE="sub" PRAGMA="" RTLNAME="r_real_V_12_fu_926_p2" SOURCE="/home/ishan/tools/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="r_real_V_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_231_3" OPTYPE="add" PRAGMA="" RTLNAME="r_imag_V_17_fu_902_p2" SOURCE="/home/ishan/tools/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="r_imag_V_17"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="TWIDDLE_REAL_V_U" SOURCE="" URAM="0" VARIABLE="TWIDDLE_REAL_V"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="TWIDDLE_IMAG_V_U" SOURCE="" URAM="0" VARIABLE="TWIDDLE_IMAG_V"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>fft_32pt</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.196</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>150</Best-caseLatency>
                    <Average-caseLatency>150</Average-caseLatency>
                    <Worst-caseLatency>150</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.500 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.500 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.500 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>150</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>10</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>3</UTIL_BRAM>
                    <DSP>48</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>21</UTIL_DSP>
                    <FF>17050</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>16</UTIL_FF>
                    <LUT>14751</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>27</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="e_in_real_V_U" SOURCE="radixfft/core.cpp:115" URAM="0" VARIABLE="e_in_real_V"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="e_in_real_V_8_U" SOURCE="radixfft/core.cpp:115" URAM="0" VARIABLE="e_in_real_V_8"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="e_in_imag_V_U" SOURCE="radixfft/core.cpp:115" URAM="0" VARIABLE="e_in_imag_V"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="e_in_imag_V_8_U" SOURCE="radixfft/core.cpp:115" URAM="0" VARIABLE="e_in_imag_V_8"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="e_in_real_V_9_U" SOURCE="radixfft/core.cpp:115" URAM="0" VARIABLE="e_in_real_V_9"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="e_in_real_V_10_U" SOURCE="radixfft/core.cpp:115" URAM="0" VARIABLE="e_in_real_V_10"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="e_in_imag_V_9_U" SOURCE="radixfft/core.cpp:115" URAM="0" VARIABLE="e_in_imag_V_9"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="e_in_imag_V_10_U" SOURCE="radixfft/core.cpp:115" URAM="0" VARIABLE="e_in_imag_V_10"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="e_in_real_V_11_U" SOURCE="radixfft/core.cpp:203" URAM="0" VARIABLE="e_in_real_V_11"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="e_in_real_V_12_U" SOURCE="radixfft/core.cpp:203" URAM="0" VARIABLE="e_in_real_V_12"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="e_in_real_V_13_U" SOURCE="radixfft/core.cpp:203" URAM="0" VARIABLE="e_in_real_V_13"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="e_in_real_V_14_U" SOURCE="radixfft/core.cpp:203" URAM="0" VARIABLE="e_in_real_V_14"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="e_in_imag_V_11_U" SOURCE="radixfft/core.cpp:203" URAM="0" VARIABLE="e_in_imag_V_11"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="e_in_imag_V_12_U" SOURCE="radixfft/core.cpp:203" URAM="0" VARIABLE="e_in_imag_V_12"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="e_in_imag_V_13_U" SOURCE="radixfft/core.cpp:203" URAM="0" VARIABLE="e_in_imag_V_13"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="e_in_imag_V_14_U" SOURCE="radixfft/core.cpp:203" URAM="0" VARIABLE="e_in_imag_V_14"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="e_out_real_V_U" SOURCE="" URAM="0" VARIABLE="e_out_real_V"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="e_out_real_V_8_U" SOURCE="" URAM="0" VARIABLE="e_out_real_V_8"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="e_out_real_V_9_U" SOURCE="" URAM="0" VARIABLE="e_out_real_V_9"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="e_out_real_V_10_U" SOURCE="" URAM="0" VARIABLE="e_out_real_V_10"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="e_out_imag_V_U" SOURCE="" URAM="0" VARIABLE="e_out_imag_V"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="e_out_imag_V_8_U" SOURCE="" URAM="0" VARIABLE="e_out_imag_V_8"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="e_out_imag_V_9_U" SOURCE="" URAM="0" VARIABLE="e_out_imag_V_9"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="e_out_imag_V_10_U" SOURCE="" URAM="0" VARIABLE="e_out_imag_V_10"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="o1_in_real_V_U" SOURCE="radixfft/core.cpp:204" URAM="0" VARIABLE="o1_in_real_V"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="o1_in_real_V_4_U" SOURCE="radixfft/core.cpp:204" URAM="0" VARIABLE="o1_in_real_V_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="o1_in_imag_V_U" SOURCE="radixfft/core.cpp:204" URAM="0" VARIABLE="o1_in_imag_V"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="o1_in_imag_V_4_U" SOURCE="radixfft/core.cpp:204" URAM="0" VARIABLE="o1_in_imag_V_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="o1_out_real_V_U" SOURCE="radixfft/core.cpp:204" URAM="0" VARIABLE="o1_out_real_V"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="o1_out_real_V_1_U" SOURCE="radixfft/core.cpp:204" URAM="0" VARIABLE="o1_out_real_V_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="o1_out_imag_V_U" SOURCE="radixfft/core.cpp:204" URAM="0" VARIABLE="o1_out_imag_V"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="o1_out_imag_V_1_U" SOURCE="radixfft/core.cpp:204" URAM="0" VARIABLE="o1_out_imag_V_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="o2_in_real_V_U" SOURCE="radixfft/core.cpp:205" URAM="0" VARIABLE="o2_in_real_V"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="o2_in_real_V_4_U" SOURCE="radixfft/core.cpp:205" URAM="0" VARIABLE="o2_in_real_V_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="o2_in_imag_V_U" SOURCE="radixfft/core.cpp:205" URAM="0" VARIABLE="o2_in_imag_V"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="o2_in_imag_V_4_U" SOURCE="radixfft/core.cpp:205" URAM="0" VARIABLE="o2_in_imag_V_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="o2_out_real_V_U" SOURCE="radixfft/core.cpp:205" URAM="0" VARIABLE="o2_out_real_V"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="o2_out_real_V_1_U" SOURCE="radixfft/core.cpp:205" URAM="0" VARIABLE="o2_out_real_V_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="o2_out_imag_V_U" SOURCE="radixfft/core.cpp:205" URAM="0" VARIABLE="o2_out_imag_V"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="mul_18s_32s_48_2_1_U419" SOURCE="radixfft/core.cpp:205" URAM="0" VARIABLE="o2_out_imag_V_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="r_real_V_55_fu_1370_p2" SOURCE="/home/ishan/tools/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="r_real_V_55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="r_imag_V_65_fu_1374_p2" SOURCE="/home/ishan/tools/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="r_imag_V_65"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="r_real_V_56_fu_1378_p2" SOURCE="/home/ishan/tools/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="r_real_V_56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="r_imag_V_66_fu_1382_p2" SOURCE="/home/ishan/tools/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="r_imag_V_66"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="r_real_V_57_fu_1386_p2" SOURCE="/home/ishan/tools/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="r_real_V_57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="r_imag_V_67_fu_1390_p2" SOURCE="/home/ishan/tools/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="r_imag_V_67"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="r_real_V_58_fu_1394_p2" SOURCE="/home/ishan/tools/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="r_real_V_58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="r_imag_V_68_fu_1398_p2" SOURCE="/home/ishan/tools/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="r_imag_V_68"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="r_real_V_fu_1402_p2" SOURCE="/home/ishan/tools/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="r_real_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="r_imag_V_fu_1409_p2" SOURCE="/home/ishan/tools/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="r_imag_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="r_real_V_32_fu_1416_p2" SOURCE="/home/ishan/tools/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="r_real_V_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="r_imag_V_45_fu_1423_p2" SOURCE="/home/ishan/tools/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="r_imag_V_45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="r_real_V_33_fu_1430_p2" SOURCE="/home/ishan/tools/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="r_real_V_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="r_imag_V_46_fu_1437_p2" SOURCE="/home/ishan/tools/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="r_imag_V_46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="r_real_V_34_fu_1444_p2" SOURCE="/home/ishan/tools/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="r_real_V_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="r_imag_V_47_fu_1451_p2" SOURCE="/home/ishan/tools/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="r_imag_V_47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="r_real_V_59_fu_1458_p2" SOURCE="/home/ishan/tools/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="r_real_V_59"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="r_imag_V_69_fu_1465_p2" SOURCE="/home/ishan/tools/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="r_imag_V_69"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="r_real_V_60_fu_1472_p2" SOURCE="/home/ishan/tools/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="r_real_V_60"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="r_imag_V_70_fu_1479_p2" SOURCE="/home/ishan/tools/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="r_imag_V_70"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="r_real_V_61_fu_1486_p2" SOURCE="/home/ishan/tools/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="r_real_V_61"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="r_imag_V_71_fu_1493_p2" SOURCE="/home/ishan/tools/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="r_imag_V_71"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="r_real_V_62_fu_1500_p2" SOURCE="/home/ishan/tools/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="r_real_V_62"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="r_imag_V_72_fu_1507_p2" SOURCE="/home/ishan/tools/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="r_imag_V_72"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="r_real_V_63_fu_1514_p2" SOURCE="/home/ishan/tools/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="r_real_V_63"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="r_imag_V_73_fu_1518_p2" SOURCE="/home/ishan/tools/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="r_imag_V_73"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="r_real_V_64_fu_1522_p2" SOURCE="/home/ishan/tools/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="r_real_V_64"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="r_imag_V_74_fu_1526_p2" SOURCE="/home/ishan/tools/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="r_imag_V_74"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="r_real_V_65_fu_1530_p2" SOURCE="/home/ishan/tools/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="r_real_V_65"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="r_imag_V_75_fu_1534_p2" SOURCE="/home/ishan/tools/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="r_imag_V_75"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="r_real_V_66_fu_1538_p2" SOURCE="/home/ishan/tools/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="r_real_V_66"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="r_imag_V_76_fu_1542_p2" SOURCE="/home/ishan/tools/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="r_imag_V_76"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="r_real_V_47_fu_1546_p2" SOURCE="/home/ishan/tools/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="r_real_V_47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="r_imag_V_56_fu_1553_p2" SOURCE="/home/ishan/tools/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="r_imag_V_56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="r_real_V_48_fu_1560_p2" SOURCE="/home/ishan/tools/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="r_real_V_48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="r_imag_V_58_fu_1567_p2" SOURCE="/home/ishan/tools/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="r_imag_V_58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="r_real_V_49_fu_1574_p2" SOURCE="/home/ishan/tools/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="r_real_V_49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="r_imag_V_59_fu_1581_p2" SOURCE="/home/ishan/tools/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="r_imag_V_59"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="r_real_V_50_fu_1588_p2" SOURCE="/home/ishan/tools/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="r_real_V_50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="r_imag_V_60_fu_1595_p2" SOURCE="/home/ishan/tools/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="r_imag_V_60"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="r_real_V_67_fu_1602_p2" SOURCE="/home/ishan/tools/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="r_real_V_67"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="r_imag_V_77_fu_1609_p2" SOURCE="/home/ishan/tools/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="r_imag_V_77"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="r_real_V_68_fu_1616_p2" SOURCE="/home/ishan/tools/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="r_real_V_68"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="r_imag_V_78_fu_1623_p2" SOURCE="/home/ishan/tools/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="r_imag_V_78"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="r_real_V_69_fu_1630_p2" SOURCE="/home/ishan/tools/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="r_real_V_69"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="r_imag_V_79_fu_1637_p2" SOURCE="/home/ishan/tools/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="r_imag_V_79"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="r_real_V_70_fu_1644_p2" SOURCE="/home/ishan/tools/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="r_real_V_70"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="r_imag_V_80_fu_1651_p2" SOURCE="/home/ishan/tools/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="r_imag_V_80"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>fft_64pt_Pipeline_VITIS_LOOP_271_2</Name>
            <Loops>
                <VITIS_LOOP_271_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.948</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>34</Best-caseLatency>
                    <Average-caseLatency>34</Average-caseLatency>
                    <Worst-caseLatency>34</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.340 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.340 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.340 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>34</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_271_2>
                        <Name>VITIS_LOOP_271_2</Name>
                        <Slack>7.30</Slack>
                        <TripCount>16</TripCount>
                        <Latency>32</Latency>
                        <AbsoluteTimeLatency>0.320 us</AbsoluteTimeLatency>
                        <PipelineII>2</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_271_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>20</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>238</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_271_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln271_fu_786_p2" SOURCE="radixfft/core.cpp:271" URAM="0" VARIABLE="add_ln271"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>fft_64pt_Pipeline_VITIS_LOOP_281_3</Name>
            <Loops>
                <VITIS_LOOP_281_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.912</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>85</Best-caseLatency>
                    <Average-caseLatency>85</Average-caseLatency>
                    <Worst-caseLatency>85</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.850 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.850 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.850 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>85</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_281_3>
                        <Name>VITIS_LOOP_281_3</Name>
                        <Slack>7.30</Slack>
                        <TripCount>16</TripCount>
                        <Latency>83</Latency>
                        <AbsoluteTimeLatency>0.830 us</AbsoluteTimeLatency>
                        <PipelineII>5</PipelineII>
                        <PipelineDepth>9</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_281_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <FF>1286</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>1000</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_281_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln281_fu_838_p2" SOURCE="radixfft/core.cpp:281" URAM="0" VARIABLE="add_ln281"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_281_3" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln284_fu_896_p2" SOURCE="radixfft/core.cpp:284" URAM="0" VARIABLE="sub_ln284"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_281_3" OPTYPE="sub" PRAGMA="" RTLNAME="ret_V_fu_1014_p2" SOURCE="/home/ishan/tools/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1348" URAM="0" VARIABLE="ret_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_281_3" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_1_fu_1054_p2" SOURCE="/home/ishan/tools/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_281_3" OPTYPE="sub" PRAGMA="" RTLNAME="ret_V_2_fu_1076_p2" SOURCE="/home/ishan/tools/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1348" URAM="0" VARIABLE="ret_V_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_281_3" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_3_fu_1152_p2" SOURCE="/home/ishan/tools/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_281_3" OPTYPE="add" PRAGMA="" RTLNAME="b_real_V_3_fu_1090_p2" SOURCE="/home/ishan/tools/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="b_real_V_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_281_3" OPTYPE="add" PRAGMA="" RTLNAME="b_imag_V_3_fu_1166_p2" SOURCE="/home/ishan/tools/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="b_imag_V_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_281_3" OPTYPE="sub" PRAGMA="" RTLNAME="a_real_V_6_fu_1095_p2" SOURCE="/home/ishan/tools/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="a_real_V_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_281_3" OPTYPE="sub" PRAGMA="" RTLNAME="a_imag_V_2_fu_1171_p2" SOURCE="/home/ishan/tools/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="a_imag_V_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_281_3" OPTYPE="add" PRAGMA="" RTLNAME="r_real_V_fu_1176_p2" SOURCE="/home/ishan/tools/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="r_real_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_281_3" OPTYPE="add" PRAGMA="" RTLNAME="r_imag_V_fu_1211_p2" SOURCE="/home/ishan/tools/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="r_imag_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_281_3" OPTYPE="add" PRAGMA="" RTLNAME="r_real_V_5_fu_1217_p2" SOURCE="/home/ishan/tools/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="r_real_V_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_281_3" OPTYPE="sub" PRAGMA="" RTLNAME="r_imag_V_6_fu_1193_p2" SOURCE="/home/ishan/tools/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="r_imag_V_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_281_3" OPTYPE="sub" PRAGMA="" RTLNAME="r_real_V_6_fu_1199_p2" SOURCE="/home/ishan/tools/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="r_real_V_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_281_3" OPTYPE="sub" PRAGMA="" RTLNAME="r_imag_V_7_fu_1223_p2" SOURCE="/home/ishan/tools/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="r_imag_V_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_281_3" OPTYPE="sub" PRAGMA="" RTLNAME="r_real_V_7_fu_1229_p2" SOURCE="/home/ishan/tools/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="r_real_V_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_281_3" OPTYPE="add" PRAGMA="" RTLNAME="r_imag_V_9_fu_1205_p2" SOURCE="/home/ishan/tools/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="r_imag_V_9"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="TWIDDLE_REAL_V_U" SOURCE="" URAM="0" VARIABLE="TWIDDLE_REAL_V"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="TWIDDLE_IMAG_V_U" SOURCE="" URAM="0" VARIABLE="TWIDDLE_IMAG_V"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>fft_64pt</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.196</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>362</Best-caseLatency>
                    <Average-caseLatency>362</Average-caseLatency>
                    <Worst-caseLatency>362</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.620 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.620 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.620 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>362</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>20</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>7</UTIL_BRAM>
                    <DSP>128</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>58</UTIL_DSP>
                    <FF>38296</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>35</UTIL_FF>
                    <LUT>32526</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>61</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="e_in_real_V_U" SOURCE="radixfft/core.cpp:253" URAM="0" VARIABLE="e_in_real_V"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="e_in_real_V_1_U" SOURCE="radixfft/core.cpp:253" URAM="0" VARIABLE="e_in_real_V_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="e_in_real_V_2_U" SOURCE="radixfft/core.cpp:253" URAM="0" VARIABLE="e_in_real_V_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="e_in_real_V_3_U" SOURCE="radixfft/core.cpp:253" URAM="0" VARIABLE="e_in_real_V_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="e_in_real_V_4_U" SOURCE="radixfft/core.cpp:253" URAM="0" VARIABLE="e_in_real_V_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="e_in_real_V_5_U" SOURCE="radixfft/core.cpp:253" URAM="0" VARIABLE="e_in_real_V_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="e_in_real_V_6_U" SOURCE="radixfft/core.cpp:253" URAM="0" VARIABLE="e_in_real_V_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="e_in_real_V_7_U" SOURCE="radixfft/core.cpp:253" URAM="0" VARIABLE="e_in_real_V_7"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="e_in_imag_V_U" SOURCE="radixfft/core.cpp:253" URAM="0" VARIABLE="e_in_imag_V"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="e_in_imag_V_1_U" SOURCE="radixfft/core.cpp:253" URAM="0" VARIABLE="e_in_imag_V_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="e_in_imag_V_2_U" SOURCE="radixfft/core.cpp:253" URAM="0" VARIABLE="e_in_imag_V_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="e_in_imag_V_3_U" SOURCE="radixfft/core.cpp:253" URAM="0" VARIABLE="e_in_imag_V_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="e_in_imag_V_4_U" SOURCE="radixfft/core.cpp:253" URAM="0" VARIABLE="e_in_imag_V_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="e_in_imag_V_5_U" SOURCE="radixfft/core.cpp:253" URAM="0" VARIABLE="e_in_imag_V_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="e_in_imag_V_6_U" SOURCE="radixfft/core.cpp:253" URAM="0" VARIABLE="e_in_imag_V_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="e_in_imag_V_7_U" SOURCE="radixfft/core.cpp:253" URAM="0" VARIABLE="e_in_imag_V_7"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="e_out_real_V_U" SOURCE="" URAM="0" VARIABLE="e_out_real_V"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="e_out_real_V_1_U" SOURCE="" URAM="0" VARIABLE="e_out_real_V_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="e_out_real_V_2_U" SOURCE="" URAM="0" VARIABLE="e_out_real_V_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="e_out_real_V_3_U" SOURCE="" URAM="0" VARIABLE="e_out_real_V_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="e_out_real_V_4_U" SOURCE="" URAM="0" VARIABLE="e_out_real_V_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="e_out_real_V_5_U" SOURCE="" URAM="0" VARIABLE="e_out_real_V_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="e_out_real_V_6_U" SOURCE="" URAM="0" VARIABLE="e_out_real_V_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="e_out_real_V_7_U" SOURCE="" URAM="0" VARIABLE="e_out_real_V_7"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="e_out_imag_V_U" SOURCE="" URAM="0" VARIABLE="e_out_imag_V"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="e_out_imag_V_1_U" SOURCE="" URAM="0" VARIABLE="e_out_imag_V_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="e_out_imag_V_2_U" SOURCE="" URAM="0" VARIABLE="e_out_imag_V_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="e_out_imag_V_3_U" SOURCE="" URAM="0" VARIABLE="e_out_imag_V_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="e_out_imag_V_4_U" SOURCE="" URAM="0" VARIABLE="e_out_imag_V_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="e_out_imag_V_5_U" SOURCE="" URAM="0" VARIABLE="e_out_imag_V_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="e_out_imag_V_6_U" SOURCE="" URAM="0" VARIABLE="e_out_imag_V_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="e_out_imag_V_7_U" SOURCE="" URAM="0" VARIABLE="e_out_imag_V_7"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="o1_in_real_V_U" SOURCE="radixfft/core.cpp:254" URAM="0" VARIABLE="o1_in_real_V"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="o1_in_real_V_1_U" SOURCE="radixfft/core.cpp:254" URAM="0" VARIABLE="o1_in_real_V_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="o1_in_real_V_2_U" SOURCE="radixfft/core.cpp:254" URAM="0" VARIABLE="o1_in_real_V_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="o1_in_real_V_3_U" SOURCE="radixfft/core.cpp:254" URAM="0" VARIABLE="o1_in_real_V_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="o1_in_imag_V_U" SOURCE="radixfft/core.cpp:254" URAM="0" VARIABLE="o1_in_imag_V"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="o1_in_imag_V_1_U" SOURCE="radixfft/core.cpp:254" URAM="0" VARIABLE="o1_in_imag_V_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="o1_in_imag_V_2_U" SOURCE="radixfft/core.cpp:254" URAM="0" VARIABLE="o1_in_imag_V_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="o1_in_imag_V_3_U" SOURCE="radixfft/core.cpp:254" URAM="0" VARIABLE="o1_in_imag_V_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="o1_out_real_V_U" SOURCE="" URAM="0" VARIABLE="o1_out_real_V"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="o1_out_real_V_1_U" SOURCE="" URAM="0" VARIABLE="o1_out_real_V_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="o1_out_real_V_2_U" SOURCE="" URAM="0" VARIABLE="o1_out_real_V_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="o1_out_real_V_3_U" SOURCE="" URAM="0" VARIABLE="o1_out_real_V_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="mul_32s_18s_48_2_1_U569" SOURCE="" URAM="0" VARIABLE="o1_out_imag_V"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="mul_32s_18s_48_2_1_U570" SOURCE="" URAM="0" VARIABLE="o1_out_imag_V_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="o1_out_imag_V_2_U" SOURCE="" URAM="0" VARIABLE="o1_out_imag_V_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="o1_out_imag_V_3_U" SOURCE="" URAM="0" VARIABLE="o1_out_imag_V_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="mul_32s_18s_48_2_1_U571" SOURCE="radixfft/core.cpp:255" URAM="0" VARIABLE="o2_in_real_V"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="mul_32s_18s_48_2_1_U572" SOURCE="radixfft/core.cpp:255" URAM="0" VARIABLE="o2_in_real_V_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="o2_in_real_V_2_U" SOURCE="radixfft/core.cpp:255" URAM="0" VARIABLE="o2_in_real_V_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="o2_in_real_V_3_U" SOURCE="radixfft/core.cpp:255" URAM="0" VARIABLE="o2_in_real_V_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="o2_in_imag_V_U" SOURCE="radixfft/core.cpp:255" URAM="0" VARIABLE="o2_in_imag_V"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="o2_in_imag_V_1_U" SOURCE="radixfft/core.cpp:255" URAM="0" VARIABLE="o2_in_imag_V_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="o2_in_imag_V_2_U" SOURCE="radixfft/core.cpp:255" URAM="0" VARIABLE="o2_in_imag_V_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="o2_in_imag_V_3_U" SOURCE="radixfft/core.cpp:255" URAM="0" VARIABLE="o2_in_imag_V_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="o2_out_real_V_U" SOURCE="" URAM="0" VARIABLE="o2_out_real_V"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="o2_out_real_V_1_U" SOURCE="" URAM="0" VARIABLE="o2_out_real_V_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="o2_out_real_V_2_U" SOURCE="" URAM="0" VARIABLE="o2_out_real_V_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="o2_out_real_V_3_U" SOURCE="" URAM="0" VARIABLE="o2_out_real_V_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="o2_out_imag_V_U" SOURCE="" URAM="0" VARIABLE="o2_out_imag_V"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="o2_out_imag_V_1_U" SOURCE="" URAM="0" VARIABLE="o2_out_imag_V_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="o2_out_imag_V_2_U" SOURCE="" URAM="0" VARIABLE="o2_out_imag_V_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="o2_out_imag_V_3_U" SOURCE="" URAM="0" VARIABLE="o2_out_imag_V_3"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>sr_fft_Pipeline_VITIS_LOOP_329_2</Name>
            <Loops>
                <VITIS_LOOP_329_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.948</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>130</Best-caseLatency>
                    <Average-caseLatency>130</Average-caseLatency>
                    <Worst-caseLatency>130</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.300 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.300 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.300 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>130</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_329_2>
                        <Name>VITIS_LOOP_329_2</Name>
                        <Slack>7.30</Slack>
                        <TripCount>64</TripCount>
                        <Latency>128</Latency>
                        <AbsoluteTimeLatency>1.280 us</AbsoluteTimeLatency>
                        <PipelineII>2</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_329_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>26</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>242</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_329_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln329_fu_441_p2" SOURCE="radixfft/core.cpp:329" URAM="0" VARIABLE="add_ln329"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>sr_fft</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.196</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>627</Best-caseLatency>
                    <Average-caseLatency>627</Average-caseLatency>
                    <Worst-caseLatency>627</Worst-caseLatency>
                    <Best-caseRealTimeLatency>6.270 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>6.270 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>6.270 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>628</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>20</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>7</UTIL_BRAM>
                    <DSP>128</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>58</UTIL_DSP>
                    <FF>41251</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>38</UTIL_FF>
                    <LUT>35699</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>67</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="x_real_V_U" SOURCE="radixfft/core.cpp:317" URAM="0" VARIABLE="x_real_V"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="x_real_V_1_U" SOURCE="radixfft/core.cpp:317" URAM="0" VARIABLE="x_real_V_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="x_real_V_2_U" SOURCE="radixfft/core.cpp:317" URAM="0" VARIABLE="x_real_V_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="x_real_V_3_U" SOURCE="radixfft/core.cpp:317" URAM="0" VARIABLE="x_real_V_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="x_real_V_4_U" SOURCE="radixfft/core.cpp:317" URAM="0" VARIABLE="x_real_V_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="x_real_V_5_U" SOURCE="radixfft/core.cpp:317" URAM="0" VARIABLE="x_real_V_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="x_real_V_6_U" SOURCE="radixfft/core.cpp:317" URAM="0" VARIABLE="x_real_V_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="x_real_V_7_U" SOURCE="radixfft/core.cpp:317" URAM="0" VARIABLE="x_real_V_7"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="x_imag_V_U" SOURCE="radixfft/core.cpp:317" URAM="0" VARIABLE="x_imag_V"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="x_imag_V_1_U" SOURCE="radixfft/core.cpp:317" URAM="0" VARIABLE="x_imag_V_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="x_imag_V_2_U" SOURCE="radixfft/core.cpp:317" URAM="0" VARIABLE="x_imag_V_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="x_imag_V_3_U" SOURCE="radixfft/core.cpp:317" URAM="0" VARIABLE="x_imag_V_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="x_imag_V_4_U" SOURCE="radixfft/core.cpp:317" URAM="0" VARIABLE="x_imag_V_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="x_imag_V_5_U" SOURCE="radixfft/core.cpp:317" URAM="0" VARIABLE="x_imag_V_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="x_imag_V_6_U" SOURCE="radixfft/core.cpp:317" URAM="0" VARIABLE="x_imag_V_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="x_imag_V_7_U" SOURCE="radixfft/core.cpp:317" URAM="0" VARIABLE="x_imag_V_7"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="X_real_0_U" SOURCE="" URAM="0" VARIABLE="X_real_0"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="X_real_1_U" SOURCE="" URAM="0" VARIABLE="X_real_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="X_real_2_U" SOURCE="" URAM="0" VARIABLE="X_real_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="X_real_3_U" SOURCE="" URAM="0" VARIABLE="X_real_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="X_real_4_U" SOURCE="" URAM="0" VARIABLE="X_real_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="X_real_5_U" SOURCE="" URAM="0" VARIABLE="X_real_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="X_real_6_U" SOURCE="" URAM="0" VARIABLE="X_real_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="X_real_7_U" SOURCE="" URAM="0" VARIABLE="X_real_7"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="X_imag_0_U" SOURCE="" URAM="0" VARIABLE="X_imag_0"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="X_imag_1_U" SOURCE="" URAM="0" VARIABLE="X_imag_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="X_imag_2_U" SOURCE="" URAM="0" VARIABLE="X_imag_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="X_imag_3_U" SOURCE="" URAM="0" VARIABLE="X_imag_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="X_imag_4_U" SOURCE="" URAM="0" VARIABLE="X_imag_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="X_imag_5_U" SOURCE="" URAM="0" VARIABLE="X_imag_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="X_imag_6_U" SOURCE="" URAM="0" VARIABLE="X_imag_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="X_imag_7_U" SOURCE="" URAM="0" VARIABLE="X_imag_7"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands>
        <config_export output="/home/ishan/ip"/>
    </UserConfigCommands>
    <Args>
        <Arg ArgName="input" index="0" direction="in" srcType="complex_t*" srcSize="64">
            <hwRefs>
                <hwRef type="interface" interface="s_axi_control" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="s_axi_control" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="s_axi_control" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="s_axi_control" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="s_axi_control" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="s_axi_control" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="s_axi_control" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="s_axi_control" name="" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="output" index="1" direction="out" srcType="complex_t*" srcSize="64">
            <hwRefs>
                <hwRef type="interface" interface="s_axi_control" name="" usage="data" direction="out"/>
                <hwRef type="interface" interface="s_axi_control" name="" usage="data" direction="out"/>
                <hwRef type="interface" interface="s_axi_control" name="" usage="data" direction="out"/>
                <hwRef type="interface" interface="s_axi_control" name="" usage="data" direction="out"/>
                <hwRef type="interface" interface="s_axi_control" name="" usage="data" direction="out"/>
                <hwRef type="interface" interface="s_axi_control" name="" usage="data" direction="out"/>
                <hwRef type="interface" interface="s_axi_control" name="" usage="data" direction="out"/>
                <hwRef type="interface" interface="s_axi_control" name="" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="s_axi_control" type="axi4lite" busTypeName="aximm" mode="slave" dataWidth="32" addrWidth="11" portPrefix="s_axi_control_" paramPrefix="C_S_AXI_CONTROL_">
            <ports>
                <port>s_axi_control_ARADDR</port>
                <port>s_axi_control_ARREADY</port>
                <port>s_axi_control_ARVALID</port>
                <port>s_axi_control_AWADDR</port>
                <port>s_axi_control_AWREADY</port>
                <port>s_axi_control_AWVALID</port>
                <port>s_axi_control_BREADY</port>
                <port>s_axi_control_BRESP</port>
                <port>s_axi_control_BVALID</port>
                <port>s_axi_control_RDATA</port>
                <port>s_axi_control_RREADY</port>
                <port>s_axi_control_RRESP</port>
                <port>s_axi_control_RVALID</port>
                <port>s_axi_control_WDATA</port>
                <port>s_axi_control_WREADY</port>
                <port>s_axi_control_WSTRB</port>
                <port>s_axi_control_WVALID</port>
            </ports>
            <memories>
                <memorie memorieName="input_0" offset="64" range="64"/>
                <memorie memorieName="input_1" offset="128" range="64"/>
                <memorie memorieName="input_2" offset="192" range="64"/>
                <memorie memorieName="input_3" offset="256" range="64"/>
                <memorie memorieName="input_4" offset="320" range="64"/>
                <memorie memorieName="input_5" offset="384" range="64"/>
                <memorie memorieName="input_6" offset="448" range="64"/>
                <memorie memorieName="input_7" offset="512" range="64"/>
                <memorie memorieName="output_0" offset="576" range="64"/>
                <memorie memorieName="output_1" offset="640" range="64"/>
                <memorie memorieName="output_2" offset="704" range="64"/>
                <memorie memorieName="output_3" offset="768" range="64"/>
                <memorie memorieName="output_4" offset="832" range="64"/>
                <memorie memorieName="output_5" offset="896" range="64"/>
                <memorie memorieName="output_6" offset="960" range="64"/>
                <memorie memorieName="output_7" offset="1024" range="64"/>
            </memories>
            <registers>
                <register offset="0x00" name="CTRL" access="RW" description="Control signals" range="32">
                    <fields>
                        <field offset="0" width="1" name="AP_START" access="RW" description="Control signal Register for 'ap_start'."/>
                        <field offset="1" width="1" name="AP_DONE" access="R" description="Control signal Register for 'ap_done'."/>
                        <field offset="2" width="1" name="AP_IDLE" access="R" description="Control signal Register for 'ap_idle'."/>
                        <field offset="3" width="1" name="AP_READY" access="R" description="Control signal Register for 'ap_ready'."/>
                        <field offset="4" width="3" name="RESERVED_1" access="R" description="Reserved.  0s on read."/>
                        <field offset="7" width="1" name="AUTO_RESTART" access="RW" description="Control signal Register for 'auto_restart'."/>
                        <field offset="8" width="1" name="RESERVED_2" access="R" description="Reserved.  0s on read."/>
                        <field offset="9" width="1" name="INTERRUPT" access="R" description="Control signal Register for 'interrupt'."/>
                        <field offset="10" width="22" name="RESERVED_3" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x04" name="GIER" access="RW" description="Global Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="Enable" access="RW" description="Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x08" name="IP_IER" access="RW" description="IP Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_EN" access="RW" description="Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="1" width="1" name="CHAN1_INT_EN" access="RW" description="Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x0c" name="IP_ISR" access="RW" description="IP Interrupt Status Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_ST" access="RTOW" description="Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."/>
                        <field offset="1" width="1" name="CHAN1_INT_ST" access="RTOW" description="Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
            </registers>
            <constraints>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="64" argName="input"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="128" argName="input"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="192" argName="input"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="256" argName="input"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="320" argName="input"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="384" argName="input"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="448" argName="input"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="512" argName="input"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="576" argName="output"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="640" argName="output"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="704" argName="output"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="768" argName="output"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="832" argName="output"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="896" argName="output"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="960" argName="output"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="1024" argName="output"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_BUSIF">s_axi_control</busParam>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst_n</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst_n" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_LOW</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst_n">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst_n</port>
            </ports>
        </Interface>
        <Interface InterfaceName="interrupt" type="interrupt" busTypeName="interrupt" mode="master" dataWidth="1">
            <busParams>
                <busParam busParamName="SENSITIVITY">LEVEL_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="interrupt">INTERRUPT</portMap>
            </portMaps>
            <ports>
                <port>interrupt</port>
            </ports>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="S_AXILITE Interfaces">
                <table isCollapsed="0">
                    <keys size="5">Interface, Data Width, Address Width, Offset, Register</keys>
                    <column name="s_axi_control">32, 11, 64, 0, , , , , </column>
                </table>
            </item>
            <item name="S_AXILITE Registers">
                <table isCollapsed="0">
                    <keys size="7">Interface, Register, Offset, Width, Access, Description, Bit Fields</keys>
                    <column name="s_axi_control">CTRL, 0x00, 32, RW, Control signals, 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT</column>
                    <column name="s_axi_control">GIER, 0x04, 32, RW, Global Interrupt Enable Register, 0=Enable</column>
                    <column name="s_axi_control">IP_IER, 0x08, 32, RW, IP Interrupt Enable Register, 0=CHAN0_INT_EN 1=CHAN1_INT_EN</column>
                    <column name="s_axi_control">IP_ISR, 0x0c, 32, RW, IP Interrupt Status Register, 0=CHAN0_INT_ST 1=CHAN1_INT_ST</column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table isCollapsed="0">
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk, </column>
                    <column name="ap_rst_n">reset, ap_rst_n, </column>
                    <column name="interrupt">interrupt, interrupt, </column>
                    <column name="ap_ctrl">ap_ctrl_hs, , </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table isCollapsed="1">
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="input">in, complex_t*</column>
                    <column name="output">out, complex_t*</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table isCollapsed="1">
                    <keys size="3">Argument, HW Interface, HW Type</keys>
                    <column name="input">s_axi_control, interface, , </column>
                    <column name="input">s_axi_control, interface, , </column>
                    <column name="input">s_axi_control, interface, , </column>
                    <column name="input">s_axi_control, interface, , </column>
                    <column name="input">s_axi_control, interface, , </column>
                    <column name="input">s_axi_control, interface, , </column>
                    <column name="input">s_axi_control, interface, , </column>
                    <column name="input">s_axi_control, interface, , </column>
                    <column name="output">s_axi_control, interface, , </column>
                    <column name="output">s_axi_control, interface, , </column>
                    <column name="output">s_axi_control, interface, , </column>
                    <column name="output">s_axi_control, interface, , </column>
                    <column name="output">s_axi_control, interface, , </column>
                    <column name="output">s_axi_control, interface, , </column>
                    <column name="output">s_axi_control, interface, , </column>
                    <column name="output">s_axi_control, interface, , </column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <PragmaReport/>
</profile>

