<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Reinforcement Learning based Illumination Controller (RLIC): ENET Register Masks</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Reinforcement Learning based Illumination Controller (RLIC)
   &#160;<span id="projectnumber">v1.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">ENET Register Masks<div class="ingroups"><a class="el" href="group__Mapping__Information.html">Mapping Information</a> &raquo; <a class="el" href="group__edma__request.html">Edma_request</a> &raquo; <a class="el" href="group__iomuxc__pads.html">Iomuxc_pads</a> &raquo; <a class="el" href="group__Peripheral__access__layer.html">Device Peripheral Access Layer</a> &raquo; <a class="el" href="group__ENET__Peripheral__Access__Layer.html">ENET Peripheral Access Layer</a></div></div>  </div>
</div><!--header-->
<div class="contents">
<div class="dynheader">
Collaboration diagram for ENET Register Masks:</div>
<div class="dyncontent">
<div class="center"><img src="group__ENET__Register__Masks.png" border="0" usemap="#agroup____ENET____Register____Masks" alt=""/></div>
<map name="agroup____ENET____Register____Masks" id="agroup____ENET____Register____Masks">
<area shape="rect" href="group__ENET__Peripheral__Access__Layer.html" title=" " alt="" coords="5,5,180,45"/>
<area shape="rect" title=" " alt="" coords="228,13,388,38"/>
</map>
</div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga64a23387d526b0cc5bb083167cfdc2e8"><td class="memItemLeft" align="right" valign="top"><a id="ga64a23387d526b0cc5bb083167cfdc2e8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_TCSR_COUNT</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga64a23387d526b0cc5bb083167cfdc2e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga435749bf8deea9f565098dfe4126ec95"><td class="memItemLeft" align="right" valign="top"><a id="ga435749bf8deea9f565098dfe4126ec95"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_TCCR_COUNT</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga435749bf8deea9f565098dfe4126ec95"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">EIR - Interrupt Event Register</h2></td></tr>
<tr class="memitem:gabded92ce4206647b27b1107db2bb5088"><td class="memItemLeft" align="right" valign="top"><a id="gabded92ce4206647b27b1107db2bb5088"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_EIR_TS_TIMER_MASK</b>&#160;&#160;&#160;(0x8000U)</td></tr>
<tr class="separator:gabded92ce4206647b27b1107db2bb5088"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40800c9bb4d99721c93e7d7031f96300"><td class="memItemLeft" align="right" valign="top"><a id="ga40800c9bb4d99721c93e7d7031f96300"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_EIR_TS_TIMER_SHIFT</b>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:ga40800c9bb4d99721c93e7d7031f96300"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab0fc7dbec45b0bb50dd909ad0204115c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ENET__Register__Masks.html#gab0fc7dbec45b0bb50dd909ad0204115c">ENET_EIR_TS_TIMER</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_EIR_TS_TIMER_SHIFT)) &amp; ENET_EIR_TS_TIMER_MASK)</td></tr>
<tr class="separator:gab0fc7dbec45b0bb50dd909ad0204115c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae746d0a643c9d6e39e07623a1d944acc"><td class="memItemLeft" align="right" valign="top"><a id="gae746d0a643c9d6e39e07623a1d944acc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_EIR_TS_AVAIL_MASK</b>&#160;&#160;&#160;(0x10000U)</td></tr>
<tr class="separator:gae746d0a643c9d6e39e07623a1d944acc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad811839fe8168bdb1e55007a785d132b"><td class="memItemLeft" align="right" valign="top"><a id="gad811839fe8168bdb1e55007a785d132b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_EIR_TS_AVAIL_SHIFT</b>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:gad811839fe8168bdb1e55007a785d132b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1fd8e789ec931b5d1fc49c2a18f9fdb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ENET__Register__Masks.html#gad1fd8e789ec931b5d1fc49c2a18f9fdb">ENET_EIR_TS_AVAIL</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_EIR_TS_AVAIL_SHIFT)) &amp; ENET_EIR_TS_AVAIL_MASK)</td></tr>
<tr class="separator:gad1fd8e789ec931b5d1fc49c2a18f9fdb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0fbd5b05a2c5421000b0a2aa1ee1565a"><td class="memItemLeft" align="right" valign="top"><a id="ga0fbd5b05a2c5421000b0a2aa1ee1565a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_EIR_WAKEUP_MASK</b>&#160;&#160;&#160;(0x20000U)</td></tr>
<tr class="separator:ga0fbd5b05a2c5421000b0a2aa1ee1565a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca3f3ef47646913b04686a282364408d"><td class="memItemLeft" align="right" valign="top"><a id="gaca3f3ef47646913b04686a282364408d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_EIR_WAKEUP_SHIFT</b>&#160;&#160;&#160;(17U)</td></tr>
<tr class="separator:gaca3f3ef47646913b04686a282364408d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab55432c2f22ea6da19ccea5c76afff4d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ENET__Register__Masks.html#gab55432c2f22ea6da19ccea5c76afff4d">ENET_EIR_WAKEUP</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_EIR_WAKEUP_SHIFT)) &amp; ENET_EIR_WAKEUP_MASK)</td></tr>
<tr class="separator:gab55432c2f22ea6da19ccea5c76afff4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23e353e0ca4a78c50becad48aa46c4ec"><td class="memItemLeft" align="right" valign="top"><a id="ga23e353e0ca4a78c50becad48aa46c4ec"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_EIR_PLR_MASK</b>&#160;&#160;&#160;(0x40000U)</td></tr>
<tr class="separator:ga23e353e0ca4a78c50becad48aa46c4ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabdf57205ac58e2b4015341f739ee1150"><td class="memItemLeft" align="right" valign="top"><a id="gabdf57205ac58e2b4015341f739ee1150"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_EIR_PLR_SHIFT</b>&#160;&#160;&#160;(18U)</td></tr>
<tr class="separator:gabdf57205ac58e2b4015341f739ee1150"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga78758f4f442de535683bd0ec4ea25542"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ENET__Register__Masks.html#ga78758f4f442de535683bd0ec4ea25542">ENET_EIR_PLR</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_EIR_PLR_SHIFT)) &amp; ENET_EIR_PLR_MASK)</td></tr>
<tr class="separator:ga78758f4f442de535683bd0ec4ea25542"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6bcda0d283c8681a624a9486dc5aedd3"><td class="memItemLeft" align="right" valign="top"><a id="ga6bcda0d283c8681a624a9486dc5aedd3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_EIR_UN_MASK</b>&#160;&#160;&#160;(0x80000U)</td></tr>
<tr class="separator:ga6bcda0d283c8681a624a9486dc5aedd3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0fe318423bbdaea2e6d5731654850bc1"><td class="memItemLeft" align="right" valign="top"><a id="ga0fe318423bbdaea2e6d5731654850bc1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_EIR_UN_SHIFT</b>&#160;&#160;&#160;(19U)</td></tr>
<tr class="separator:ga0fe318423bbdaea2e6d5731654850bc1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad80bd1978dae2fe816eec18c09ec27bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ENET__Register__Masks.html#gad80bd1978dae2fe816eec18c09ec27bb">ENET_EIR_UN</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_EIR_UN_SHIFT)) &amp; ENET_EIR_UN_MASK)</td></tr>
<tr class="separator:gad80bd1978dae2fe816eec18c09ec27bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaadac5817effd9bee22c9669a636d9f33"><td class="memItemLeft" align="right" valign="top"><a id="gaadac5817effd9bee22c9669a636d9f33"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_EIR_RL_MASK</b>&#160;&#160;&#160;(0x100000U)</td></tr>
<tr class="separator:gaadac5817effd9bee22c9669a636d9f33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabcf1f78dde9d0ffc62f86c1098c3f1ff"><td class="memItemLeft" align="right" valign="top"><a id="gabcf1f78dde9d0ffc62f86c1098c3f1ff"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_EIR_RL_SHIFT</b>&#160;&#160;&#160;(20U)</td></tr>
<tr class="separator:gabcf1f78dde9d0ffc62f86c1098c3f1ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb2c9d890beedcfa4aa139bdbbdaee21"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ENET__Register__Masks.html#gadb2c9d890beedcfa4aa139bdbbdaee21">ENET_EIR_RL</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_EIR_RL_SHIFT)) &amp; ENET_EIR_RL_MASK)</td></tr>
<tr class="separator:gadb2c9d890beedcfa4aa139bdbbdaee21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacdf52f6f451888ba1f10482ecc54c5ae"><td class="memItemLeft" align="right" valign="top"><a id="gacdf52f6f451888ba1f10482ecc54c5ae"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_EIR_LC_MASK</b>&#160;&#160;&#160;(0x200000U)</td></tr>
<tr class="separator:gacdf52f6f451888ba1f10482ecc54c5ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac5df6240f71313895d446771dfbeec69"><td class="memItemLeft" align="right" valign="top"><a id="gac5df6240f71313895d446771dfbeec69"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_EIR_LC_SHIFT</b>&#160;&#160;&#160;(21U)</td></tr>
<tr class="separator:gac5df6240f71313895d446771dfbeec69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab2f0017cbd8ae0a0a97ec074a1d2e739"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ENET__Register__Masks.html#gab2f0017cbd8ae0a0a97ec074a1d2e739">ENET_EIR_LC</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_EIR_LC_SHIFT)) &amp; ENET_EIR_LC_MASK)</td></tr>
<tr class="separator:gab2f0017cbd8ae0a0a97ec074a1d2e739"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f96770a7d989e647572c6dfb8c512fc"><td class="memItemLeft" align="right" valign="top"><a id="ga3f96770a7d989e647572c6dfb8c512fc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_EIR_EBERR_MASK</b>&#160;&#160;&#160;(0x400000U)</td></tr>
<tr class="separator:ga3f96770a7d989e647572c6dfb8c512fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab32cc5037fa08d0be050eaa706ac2822"><td class="memItemLeft" align="right" valign="top"><a id="gab32cc5037fa08d0be050eaa706ac2822"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_EIR_EBERR_SHIFT</b>&#160;&#160;&#160;(22U)</td></tr>
<tr class="separator:gab32cc5037fa08d0be050eaa706ac2822"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15988dade2382dbac23567f6a3187c78"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ENET__Register__Masks.html#ga15988dade2382dbac23567f6a3187c78">ENET_EIR_EBERR</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_EIR_EBERR_SHIFT)) &amp; ENET_EIR_EBERR_MASK)</td></tr>
<tr class="separator:ga15988dade2382dbac23567f6a3187c78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa7950e8d1394fd92eb09a2ce4623ab83"><td class="memItemLeft" align="right" valign="top"><a id="gaa7950e8d1394fd92eb09a2ce4623ab83"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_EIR_MII_MASK</b>&#160;&#160;&#160;(0x800000U)</td></tr>
<tr class="separator:gaa7950e8d1394fd92eb09a2ce4623ab83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad724bdc9149fc578f9c331bdfcef004f"><td class="memItemLeft" align="right" valign="top"><a id="gad724bdc9149fc578f9c331bdfcef004f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_EIR_MII_SHIFT</b>&#160;&#160;&#160;(23U)</td></tr>
<tr class="separator:gad724bdc9149fc578f9c331bdfcef004f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga30a703958873330f2cc14fb7be337769"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ENET__Register__Masks.html#ga30a703958873330f2cc14fb7be337769">ENET_EIR_MII</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_EIR_MII_SHIFT)) &amp; ENET_EIR_MII_MASK)</td></tr>
<tr class="separator:ga30a703958873330f2cc14fb7be337769"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf8eb82815708cb73c87988dea057aa19"><td class="memItemLeft" align="right" valign="top"><a id="gaf8eb82815708cb73c87988dea057aa19"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_EIR_RXB_MASK</b>&#160;&#160;&#160;(0x1000000U)</td></tr>
<tr class="separator:gaf8eb82815708cb73c87988dea057aa19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad60f05312b15d4abba4d24862c5acbcd"><td class="memItemLeft" align="right" valign="top"><a id="gad60f05312b15d4abba4d24862c5acbcd"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_EIR_RXB_SHIFT</b>&#160;&#160;&#160;(24U)</td></tr>
<tr class="separator:gad60f05312b15d4abba4d24862c5acbcd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad4b1167a4e1f32f6cd841ade9aa78b90"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ENET__Register__Masks.html#gad4b1167a4e1f32f6cd841ade9aa78b90">ENET_EIR_RXB</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_EIR_RXB_SHIFT)) &amp; ENET_EIR_RXB_MASK)</td></tr>
<tr class="separator:gad4b1167a4e1f32f6cd841ade9aa78b90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a20a0e36978d9064e91cce092593fed"><td class="memItemLeft" align="right" valign="top"><a id="ga2a20a0e36978d9064e91cce092593fed"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_EIR_RXF_MASK</b>&#160;&#160;&#160;(0x2000000U)</td></tr>
<tr class="separator:ga2a20a0e36978d9064e91cce092593fed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b2d30f7f3e517d68feba7edd38c0c9c"><td class="memItemLeft" align="right" valign="top"><a id="ga7b2d30f7f3e517d68feba7edd38c0c9c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_EIR_RXF_SHIFT</b>&#160;&#160;&#160;(25U)</td></tr>
<tr class="separator:ga7b2d30f7f3e517d68feba7edd38c0c9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga328ea567095167ac8fc913d8f634aeb5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ENET__Register__Masks.html#ga328ea567095167ac8fc913d8f634aeb5">ENET_EIR_RXF</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_EIR_RXF_SHIFT)) &amp; ENET_EIR_RXF_MASK)</td></tr>
<tr class="separator:ga328ea567095167ac8fc913d8f634aeb5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ba9c1624177eb39a170b3b365859ced"><td class="memItemLeft" align="right" valign="top"><a id="ga8ba9c1624177eb39a170b3b365859ced"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_EIR_TXB_MASK</b>&#160;&#160;&#160;(0x4000000U)</td></tr>
<tr class="separator:ga8ba9c1624177eb39a170b3b365859ced"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa855bd984448a54af78d55584c066594"><td class="memItemLeft" align="right" valign="top"><a id="gaa855bd984448a54af78d55584c066594"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_EIR_TXB_SHIFT</b>&#160;&#160;&#160;(26U)</td></tr>
<tr class="separator:gaa855bd984448a54af78d55584c066594"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga12587d4393832399cf4d9e338d7301c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ENET__Register__Masks.html#ga12587d4393832399cf4d9e338d7301c5">ENET_EIR_TXB</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_EIR_TXB_SHIFT)) &amp; ENET_EIR_TXB_MASK)</td></tr>
<tr class="separator:ga12587d4393832399cf4d9e338d7301c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga06433ca8a67a5460754fe9b2074d8520"><td class="memItemLeft" align="right" valign="top"><a id="ga06433ca8a67a5460754fe9b2074d8520"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_EIR_TXF_MASK</b>&#160;&#160;&#160;(0x8000000U)</td></tr>
<tr class="separator:ga06433ca8a67a5460754fe9b2074d8520"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaefe127d672dddef700ffb0f0cac33df7"><td class="memItemLeft" align="right" valign="top"><a id="gaefe127d672dddef700ffb0f0cac33df7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_EIR_TXF_SHIFT</b>&#160;&#160;&#160;(27U)</td></tr>
<tr class="separator:gaefe127d672dddef700ffb0f0cac33df7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2dc5de34011653c2fcead3879caec91b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ENET__Register__Masks.html#ga2dc5de34011653c2fcead3879caec91b">ENET_EIR_TXF</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_EIR_TXF_SHIFT)) &amp; ENET_EIR_TXF_MASK)</td></tr>
<tr class="separator:ga2dc5de34011653c2fcead3879caec91b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga172383b70c089716b68b3ffa7c6a5cd9"><td class="memItemLeft" align="right" valign="top"><a id="ga172383b70c089716b68b3ffa7c6a5cd9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_EIR_GRA_MASK</b>&#160;&#160;&#160;(0x10000000U)</td></tr>
<tr class="separator:ga172383b70c089716b68b3ffa7c6a5cd9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf2ca77536e8dbd47979124db1d4cb3c"><td class="memItemLeft" align="right" valign="top"><a id="gaaf2ca77536e8dbd47979124db1d4cb3c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_EIR_GRA_SHIFT</b>&#160;&#160;&#160;(28U)</td></tr>
<tr class="separator:gaaf2ca77536e8dbd47979124db1d4cb3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1aeb1a6ed1116f53436460ce3802e979"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ENET__Register__Masks.html#ga1aeb1a6ed1116f53436460ce3802e979">ENET_EIR_GRA</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_EIR_GRA_SHIFT)) &amp; ENET_EIR_GRA_MASK)</td></tr>
<tr class="separator:ga1aeb1a6ed1116f53436460ce3802e979"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ee6dd7628d551b9a94c482a567d21fa"><td class="memItemLeft" align="right" valign="top"><a id="ga2ee6dd7628d551b9a94c482a567d21fa"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_EIR_BABT_MASK</b>&#160;&#160;&#160;(0x20000000U)</td></tr>
<tr class="separator:ga2ee6dd7628d551b9a94c482a567d21fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga316dbe501e294bfeedecda20bb81cdc6"><td class="memItemLeft" align="right" valign="top"><a id="ga316dbe501e294bfeedecda20bb81cdc6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_EIR_BABT_SHIFT</b>&#160;&#160;&#160;(29U)</td></tr>
<tr class="separator:ga316dbe501e294bfeedecda20bb81cdc6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaebf97379f4b8fd312c9e6b74618a1447"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ENET__Register__Masks.html#gaebf97379f4b8fd312c9e6b74618a1447">ENET_EIR_BABT</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_EIR_BABT_SHIFT)) &amp; ENET_EIR_BABT_MASK)</td></tr>
<tr class="separator:gaebf97379f4b8fd312c9e6b74618a1447"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa0d5f950cb5b2252eda9744944f88f17"><td class="memItemLeft" align="right" valign="top"><a id="gaa0d5f950cb5b2252eda9744944f88f17"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_EIR_BABR_MASK</b>&#160;&#160;&#160;(0x40000000U)</td></tr>
<tr class="separator:gaa0d5f950cb5b2252eda9744944f88f17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabde85bd2d6099ccd0d7b5a48b648a3b2"><td class="memItemLeft" align="right" valign="top"><a id="gabde85bd2d6099ccd0d7b5a48b648a3b2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_EIR_BABR_SHIFT</b>&#160;&#160;&#160;(30U)</td></tr>
<tr class="separator:gabde85bd2d6099ccd0d7b5a48b648a3b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac7c3f09d1bae01f46593680a9ec6b514"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ENET__Register__Masks.html#gac7c3f09d1bae01f46593680a9ec6b514">ENET_EIR_BABR</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_EIR_BABR_SHIFT)) &amp; ENET_EIR_BABR_MASK)</td></tr>
<tr class="separator:gac7c3f09d1bae01f46593680a9ec6b514"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">EIMR - Interrupt Mask Register</h2></td></tr>
<tr class="memitem:gaf036db440c529ff6fefcb0117db93840"><td class="memItemLeft" align="right" valign="top"><a id="gaf036db440c529ff6fefcb0117db93840"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_EIMR_TS_TIMER_MASK</b>&#160;&#160;&#160;(0x8000U)</td></tr>
<tr class="separator:gaf036db440c529ff6fefcb0117db93840"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ae1d93529feddafe084f0c4709758b1"><td class="memItemLeft" align="right" valign="top"><a id="ga3ae1d93529feddafe084f0c4709758b1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_EIMR_TS_TIMER_SHIFT</b>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:ga3ae1d93529feddafe084f0c4709758b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab19d4f6d5397cbc827da4607deefc3dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ENET__Register__Masks.html#gab19d4f6d5397cbc827da4607deefc3dc">ENET_EIMR_TS_TIMER</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_EIMR_TS_TIMER_SHIFT)) &amp; ENET_EIMR_TS_TIMER_MASK)</td></tr>
<tr class="separator:gab19d4f6d5397cbc827da4607deefc3dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb2e7c3e600fe3ea3694c9ebf8460f93"><td class="memItemLeft" align="right" valign="top"><a id="gadb2e7c3e600fe3ea3694c9ebf8460f93"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_EIMR_TS_AVAIL_MASK</b>&#160;&#160;&#160;(0x10000U)</td></tr>
<tr class="separator:gadb2e7c3e600fe3ea3694c9ebf8460f93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7af0adce91f65d4127770cbea42a00e7"><td class="memItemLeft" align="right" valign="top"><a id="ga7af0adce91f65d4127770cbea42a00e7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_EIMR_TS_AVAIL_SHIFT</b>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:ga7af0adce91f65d4127770cbea42a00e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad58979822995fca6b0d74bff9403130c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ENET__Register__Masks.html#gad58979822995fca6b0d74bff9403130c">ENET_EIMR_TS_AVAIL</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_EIMR_TS_AVAIL_SHIFT)) &amp; ENET_EIMR_TS_AVAIL_MASK)</td></tr>
<tr class="separator:gad58979822995fca6b0d74bff9403130c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a8c25f893ae181e80d0be797b4629f3"><td class="memItemLeft" align="right" valign="top"><a id="ga5a8c25f893ae181e80d0be797b4629f3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_EIMR_WAKEUP_MASK</b>&#160;&#160;&#160;(0x20000U)</td></tr>
<tr class="separator:ga5a8c25f893ae181e80d0be797b4629f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a9b8710bbb85a58d145dc2b9ad55499"><td class="memItemLeft" align="right" valign="top"><a id="ga1a9b8710bbb85a58d145dc2b9ad55499"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_EIMR_WAKEUP_SHIFT</b>&#160;&#160;&#160;(17U)</td></tr>
<tr class="separator:ga1a9b8710bbb85a58d145dc2b9ad55499"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c5ced003888152d73863a10c53d1b47"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ENET__Register__Masks.html#ga3c5ced003888152d73863a10c53d1b47">ENET_EIMR_WAKEUP</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_EIMR_WAKEUP_SHIFT)) &amp; ENET_EIMR_WAKEUP_MASK)</td></tr>
<tr class="separator:ga3c5ced003888152d73863a10c53d1b47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87222507fb9ff6ab830bc2547170ec28"><td class="memItemLeft" align="right" valign="top"><a id="ga87222507fb9ff6ab830bc2547170ec28"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_EIMR_PLR_MASK</b>&#160;&#160;&#160;(0x40000U)</td></tr>
<tr class="separator:ga87222507fb9ff6ab830bc2547170ec28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga33f60d12aece934e2487e49ce770df3c"><td class="memItemLeft" align="right" valign="top"><a id="ga33f60d12aece934e2487e49ce770df3c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_EIMR_PLR_SHIFT</b>&#160;&#160;&#160;(18U)</td></tr>
<tr class="separator:ga33f60d12aece934e2487e49ce770df3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab758b3a72468e695aa46977e880553e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ENET__Register__Masks.html#gab758b3a72468e695aa46977e880553e1">ENET_EIMR_PLR</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_EIMR_PLR_SHIFT)) &amp; ENET_EIMR_PLR_MASK)</td></tr>
<tr class="separator:gab758b3a72468e695aa46977e880553e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed618c09cc7404a695cd7b2b9d488c4d"><td class="memItemLeft" align="right" valign="top"><a id="gaed618c09cc7404a695cd7b2b9d488c4d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_EIMR_UN_MASK</b>&#160;&#160;&#160;(0x80000U)</td></tr>
<tr class="separator:gaed618c09cc7404a695cd7b2b9d488c4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ca7ee192fb843e401b068f700a46880"><td class="memItemLeft" align="right" valign="top"><a id="ga3ca7ee192fb843e401b068f700a46880"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_EIMR_UN_SHIFT</b>&#160;&#160;&#160;(19U)</td></tr>
<tr class="separator:ga3ca7ee192fb843e401b068f700a46880"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga867185a14b782be42efd99e8cd1f2402"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ENET__Register__Masks.html#ga867185a14b782be42efd99e8cd1f2402">ENET_EIMR_UN</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_EIMR_UN_SHIFT)) &amp; ENET_EIMR_UN_MASK)</td></tr>
<tr class="separator:ga867185a14b782be42efd99e8cd1f2402"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad54230a57ae1121bab21b886686e7e10"><td class="memItemLeft" align="right" valign="top"><a id="gad54230a57ae1121bab21b886686e7e10"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_EIMR_RL_MASK</b>&#160;&#160;&#160;(0x100000U)</td></tr>
<tr class="separator:gad54230a57ae1121bab21b886686e7e10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadc63c149d082277bddef529b116ba5a7"><td class="memItemLeft" align="right" valign="top"><a id="gadc63c149d082277bddef529b116ba5a7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_EIMR_RL_SHIFT</b>&#160;&#160;&#160;(20U)</td></tr>
<tr class="separator:gadc63c149d082277bddef529b116ba5a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae97a40b947c5745f25933b4de237e035"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ENET__Register__Masks.html#gae97a40b947c5745f25933b4de237e035">ENET_EIMR_RL</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_EIMR_RL_SHIFT)) &amp; ENET_EIMR_RL_MASK)</td></tr>
<tr class="separator:gae97a40b947c5745f25933b4de237e035"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0bf96f263256f08db96c8f360fae4f14"><td class="memItemLeft" align="right" valign="top"><a id="ga0bf96f263256f08db96c8f360fae4f14"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_EIMR_LC_MASK</b>&#160;&#160;&#160;(0x200000U)</td></tr>
<tr class="separator:ga0bf96f263256f08db96c8f360fae4f14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac03f587cafc7bd0f14a6fefd20652d22"><td class="memItemLeft" align="right" valign="top"><a id="gac03f587cafc7bd0f14a6fefd20652d22"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_EIMR_LC_SHIFT</b>&#160;&#160;&#160;(21U)</td></tr>
<tr class="separator:gac03f587cafc7bd0f14a6fefd20652d22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5493bd73cd9e97be4dbe07babe0f4c1e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ENET__Register__Masks.html#ga5493bd73cd9e97be4dbe07babe0f4c1e">ENET_EIMR_LC</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_EIMR_LC_SHIFT)) &amp; ENET_EIMR_LC_MASK)</td></tr>
<tr class="separator:ga5493bd73cd9e97be4dbe07babe0f4c1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3934d5654ba643ea4b989b299418dc22"><td class="memItemLeft" align="right" valign="top"><a id="ga3934d5654ba643ea4b989b299418dc22"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_EIMR_EBERR_MASK</b>&#160;&#160;&#160;(0x400000U)</td></tr>
<tr class="separator:ga3934d5654ba643ea4b989b299418dc22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga37f7aee11fab88919e4c11f1a916bdb4"><td class="memItemLeft" align="right" valign="top"><a id="ga37f7aee11fab88919e4c11f1a916bdb4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_EIMR_EBERR_SHIFT</b>&#160;&#160;&#160;(22U)</td></tr>
<tr class="separator:ga37f7aee11fab88919e4c11f1a916bdb4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa0c2d2ffb42bb75fd114fed0313ecbd9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ENET__Register__Masks.html#gaa0c2d2ffb42bb75fd114fed0313ecbd9">ENET_EIMR_EBERR</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_EIMR_EBERR_SHIFT)) &amp; ENET_EIMR_EBERR_MASK)</td></tr>
<tr class="separator:gaa0c2d2ffb42bb75fd114fed0313ecbd9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga76b5d13b0a814e6201d6d4815bf5afbd"><td class="memItemLeft" align="right" valign="top"><a id="ga76b5d13b0a814e6201d6d4815bf5afbd"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_EIMR_MII_MASK</b>&#160;&#160;&#160;(0x800000U)</td></tr>
<tr class="separator:ga76b5d13b0a814e6201d6d4815bf5afbd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa6d43005c24a4fc636a2c1310aae4225"><td class="memItemLeft" align="right" valign="top"><a id="gaa6d43005c24a4fc636a2c1310aae4225"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_EIMR_MII_SHIFT</b>&#160;&#160;&#160;(23U)</td></tr>
<tr class="separator:gaa6d43005c24a4fc636a2c1310aae4225"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a29fdc2cf03be20b0bfccbf3b230ee2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ENET__Register__Masks.html#ga5a29fdc2cf03be20b0bfccbf3b230ee2">ENET_EIMR_MII</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_EIMR_MII_SHIFT)) &amp; ENET_EIMR_MII_MASK)</td></tr>
<tr class="separator:ga5a29fdc2cf03be20b0bfccbf3b230ee2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade7a0df0826b6d0c11f3b0e545e17535"><td class="memItemLeft" align="right" valign="top"><a id="gade7a0df0826b6d0c11f3b0e545e17535"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_EIMR_RXB_MASK</b>&#160;&#160;&#160;(0x1000000U)</td></tr>
<tr class="separator:gade7a0df0826b6d0c11f3b0e545e17535"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1b2e526363f6abb22c5d228e8bfb461"><td class="memItemLeft" align="right" valign="top"><a id="gab1b2e526363f6abb22c5d228e8bfb461"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_EIMR_RXB_SHIFT</b>&#160;&#160;&#160;(24U)</td></tr>
<tr class="separator:gab1b2e526363f6abb22c5d228e8bfb461"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga434c1b70bdf110ea220d8427984c46d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ENET__Register__Masks.html#ga434c1b70bdf110ea220d8427984c46d6">ENET_EIMR_RXB</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_EIMR_RXB_SHIFT)) &amp; ENET_EIMR_RXB_MASK)</td></tr>
<tr class="separator:ga434c1b70bdf110ea220d8427984c46d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa22528ac89efc6fe663951b8c3eac045"><td class="memItemLeft" align="right" valign="top"><a id="gaa22528ac89efc6fe663951b8c3eac045"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_EIMR_RXF_MASK</b>&#160;&#160;&#160;(0x2000000U)</td></tr>
<tr class="separator:gaa22528ac89efc6fe663951b8c3eac045"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga78a295cf5fe590daeb081dafd03a9155"><td class="memItemLeft" align="right" valign="top"><a id="ga78a295cf5fe590daeb081dafd03a9155"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_EIMR_RXF_SHIFT</b>&#160;&#160;&#160;(25U)</td></tr>
<tr class="separator:ga78a295cf5fe590daeb081dafd03a9155"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e80b3a395972e08e1cc90f77f0e1447"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ENET__Register__Masks.html#ga8e80b3a395972e08e1cc90f77f0e1447">ENET_EIMR_RXF</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_EIMR_RXF_SHIFT)) &amp; ENET_EIMR_RXF_MASK)</td></tr>
<tr class="separator:ga8e80b3a395972e08e1cc90f77f0e1447"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9fddede3e716f3928faff0eb39509275"><td class="memItemLeft" align="right" valign="top"><a id="ga9fddede3e716f3928faff0eb39509275"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_EIMR_TXB_MASK</b>&#160;&#160;&#160;(0x4000000U)</td></tr>
<tr class="separator:ga9fddede3e716f3928faff0eb39509275"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac105b6e74a6dea995d1aba52557c6652"><td class="memItemLeft" align="right" valign="top"><a id="gac105b6e74a6dea995d1aba52557c6652"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_EIMR_TXB_SHIFT</b>&#160;&#160;&#160;(26U)</td></tr>
<tr class="separator:gac105b6e74a6dea995d1aba52557c6652"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadea58a2b1c97d342c7f435736a9eb564"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ENET__Register__Masks.html#gadea58a2b1c97d342c7f435736a9eb564">ENET_EIMR_TXB</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_EIMR_TXB_SHIFT)) &amp; ENET_EIMR_TXB_MASK)</td></tr>
<tr class="separator:gadea58a2b1c97d342c7f435736a9eb564"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga82cff30c63a5da6e1c8f258ec2ba58b6"><td class="memItemLeft" align="right" valign="top"><a id="ga82cff30c63a5da6e1c8f258ec2ba58b6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_EIMR_TXF_MASK</b>&#160;&#160;&#160;(0x8000000U)</td></tr>
<tr class="separator:ga82cff30c63a5da6e1c8f258ec2ba58b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab7b9fcb8d862613d25705d25cde3bc2d"><td class="memItemLeft" align="right" valign="top"><a id="gab7b9fcb8d862613d25705d25cde3bc2d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_EIMR_TXF_SHIFT</b>&#160;&#160;&#160;(27U)</td></tr>
<tr class="separator:gab7b9fcb8d862613d25705d25cde3bc2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa892bb4c21961d24a1789cbdf00fd0da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ENET__Register__Masks.html#gaa892bb4c21961d24a1789cbdf00fd0da">ENET_EIMR_TXF</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_EIMR_TXF_SHIFT)) &amp; ENET_EIMR_TXF_MASK)</td></tr>
<tr class="separator:gaa892bb4c21961d24a1789cbdf00fd0da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab98df36a19739e86d31288f174b02808"><td class="memItemLeft" align="right" valign="top"><a id="gab98df36a19739e86d31288f174b02808"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_EIMR_GRA_MASK</b>&#160;&#160;&#160;(0x10000000U)</td></tr>
<tr class="separator:gab98df36a19739e86d31288f174b02808"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf521660efa515ae8165bfae1239c623d"><td class="memItemLeft" align="right" valign="top"><a id="gaf521660efa515ae8165bfae1239c623d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_EIMR_GRA_SHIFT</b>&#160;&#160;&#160;(28U)</td></tr>
<tr class="separator:gaf521660efa515ae8165bfae1239c623d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d35b5a4dff7ee51b865988879a3e90c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ENET__Register__Masks.html#ga3d35b5a4dff7ee51b865988879a3e90c">ENET_EIMR_GRA</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_EIMR_GRA_SHIFT)) &amp; ENET_EIMR_GRA_MASK)</td></tr>
<tr class="separator:ga3d35b5a4dff7ee51b865988879a3e90c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae9646ae2a082e18adeb6a1c2e654a821"><td class="memItemLeft" align="right" valign="top"><a id="gae9646ae2a082e18adeb6a1c2e654a821"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_EIMR_BABT_MASK</b>&#160;&#160;&#160;(0x20000000U)</td></tr>
<tr class="separator:gae9646ae2a082e18adeb6a1c2e654a821"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad0fc34be1abc0e6059feb0ac0f7e7db1"><td class="memItemLeft" align="right" valign="top"><a id="gad0fc34be1abc0e6059feb0ac0f7e7db1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_EIMR_BABT_SHIFT</b>&#160;&#160;&#160;(29U)</td></tr>
<tr class="separator:gad0fc34be1abc0e6059feb0ac0f7e7db1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga326e179da4237c0006dd06250133e2cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ENET__Register__Masks.html#ga326e179da4237c0006dd06250133e2cd">ENET_EIMR_BABT</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_EIMR_BABT_SHIFT)) &amp; ENET_EIMR_BABT_MASK)</td></tr>
<tr class="separator:ga326e179da4237c0006dd06250133e2cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga58e5d69da07a75b36ef7d5fe01b5275d"><td class="memItemLeft" align="right" valign="top"><a id="ga58e5d69da07a75b36ef7d5fe01b5275d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_EIMR_BABR_MASK</b>&#160;&#160;&#160;(0x40000000U)</td></tr>
<tr class="separator:ga58e5d69da07a75b36ef7d5fe01b5275d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga21dfb3f07aa8f8591b954d3a3e91cd81"><td class="memItemLeft" align="right" valign="top"><a id="ga21dfb3f07aa8f8591b954d3a3e91cd81"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_EIMR_BABR_SHIFT</b>&#160;&#160;&#160;(30U)</td></tr>
<tr class="separator:ga21dfb3f07aa8f8591b954d3a3e91cd81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff81463efb6625d856af7e6792ecb83c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ENET__Register__Masks.html#gaff81463efb6625d856af7e6792ecb83c">ENET_EIMR_BABR</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_EIMR_BABR_SHIFT)) &amp; ENET_EIMR_BABR_MASK)</td></tr>
<tr class="separator:gaff81463efb6625d856af7e6792ecb83c"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">RDAR - Receive Descriptor Active Register</h2></td></tr>
<tr class="memitem:gaf4ddad52a6258f0e5958ab67f26a5a00"><td class="memItemLeft" align="right" valign="top"><a id="gaf4ddad52a6258f0e5958ab67f26a5a00"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_RDAR_RDAR_MASK</b>&#160;&#160;&#160;(0x1000000U)</td></tr>
<tr class="separator:gaf4ddad52a6258f0e5958ab67f26a5a00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f04308372016c60e2cb80485451e9d9"><td class="memItemLeft" align="right" valign="top"><a id="ga6f04308372016c60e2cb80485451e9d9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_RDAR_RDAR_SHIFT</b>&#160;&#160;&#160;(24U)</td></tr>
<tr class="separator:ga6f04308372016c60e2cb80485451e9d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga713c177989cf26983665bbe7591b3099"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ENET__Register__Masks.html#ga713c177989cf26983665bbe7591b3099">ENET_RDAR_RDAR</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_RDAR_RDAR_SHIFT)) &amp; ENET_RDAR_RDAR_MASK)</td></tr>
<tr class="separator:ga713c177989cf26983665bbe7591b3099"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">TDAR - Transmit Descriptor Active Register</h2></td></tr>
<tr class="memitem:ga5758f935dabab51a86c68161bce5be1b"><td class="memItemLeft" align="right" valign="top"><a id="ga5758f935dabab51a86c68161bce5be1b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_TDAR_TDAR_MASK</b>&#160;&#160;&#160;(0x1000000U)</td></tr>
<tr class="separator:ga5758f935dabab51a86c68161bce5be1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2d1ffef71e20daf95833ce26619b212"><td class="memItemLeft" align="right" valign="top"><a id="gae2d1ffef71e20daf95833ce26619b212"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_TDAR_TDAR_SHIFT</b>&#160;&#160;&#160;(24U)</td></tr>
<tr class="separator:gae2d1ffef71e20daf95833ce26619b212"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga72ab90266aebcb50faf2159b0f4cf346"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ENET__Register__Masks.html#ga72ab90266aebcb50faf2159b0f4cf346">ENET_TDAR_TDAR</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_TDAR_TDAR_SHIFT)) &amp; ENET_TDAR_TDAR_MASK)</td></tr>
<tr class="separator:ga72ab90266aebcb50faf2159b0f4cf346"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">ECR - Ethernet Control Register</h2></td></tr>
<tr class="memitem:ga3b154308b2f4ab59eb5e0bed4f38cb70"><td class="memItemLeft" align="right" valign="top"><a id="ga3b154308b2f4ab59eb5e0bed4f38cb70"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_ECR_RESET_MASK</b>&#160;&#160;&#160;(0x1U)</td></tr>
<tr class="separator:ga3b154308b2f4ab59eb5e0bed4f38cb70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga717ccaad52747f6a8be4eae66d95d178"><td class="memItemLeft" align="right" valign="top"><a id="ga717ccaad52747f6a8be4eae66d95d178"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_ECR_RESET_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga717ccaad52747f6a8be4eae66d95d178"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34354f83348e2acca4a015477d740cc3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ENET__Register__Masks.html#ga34354f83348e2acca4a015477d740cc3">ENET_ECR_RESET</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_ECR_RESET_SHIFT)) &amp; ENET_ECR_RESET_MASK)</td></tr>
<tr class="separator:ga34354f83348e2acca4a015477d740cc3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga126db2064186c551ab345ff5331b943b"><td class="memItemLeft" align="right" valign="top"><a id="ga126db2064186c551ab345ff5331b943b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_ECR_ETHEREN_MASK</b>&#160;&#160;&#160;(0x2U)</td></tr>
<tr class="separator:ga126db2064186c551ab345ff5331b943b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga789e6666f8a77f5f64c74bbf4bd52767"><td class="memItemLeft" align="right" valign="top"><a id="ga789e6666f8a77f5f64c74bbf4bd52767"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_ECR_ETHEREN_SHIFT</b>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga789e6666f8a77f5f64c74bbf4bd52767"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga16c3be23b326a42cf48cbd3801834321"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ENET__Register__Masks.html#ga16c3be23b326a42cf48cbd3801834321">ENET_ECR_ETHEREN</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_ECR_ETHEREN_SHIFT)) &amp; ENET_ECR_ETHEREN_MASK)</td></tr>
<tr class="separator:ga16c3be23b326a42cf48cbd3801834321"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac9f26b8af41cbdc78fce749af85c7c31"><td class="memItemLeft" align="right" valign="top"><a id="gac9f26b8af41cbdc78fce749af85c7c31"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_ECR_MAGICEN_MASK</b>&#160;&#160;&#160;(0x4U)</td></tr>
<tr class="separator:gac9f26b8af41cbdc78fce749af85c7c31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67e75bc314dd2ad2b5c2c5367bde4a2b"><td class="memItemLeft" align="right" valign="top"><a id="ga67e75bc314dd2ad2b5c2c5367bde4a2b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_ECR_MAGICEN_SHIFT</b>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga67e75bc314dd2ad2b5c2c5367bde4a2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c964e79e28159a1242d89a57ae90539"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ENET__Register__Masks.html#ga9c964e79e28159a1242d89a57ae90539">ENET_ECR_MAGICEN</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_ECR_MAGICEN_SHIFT)) &amp; ENET_ECR_MAGICEN_MASK)</td></tr>
<tr class="separator:ga9c964e79e28159a1242d89a57ae90539"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac1e535ecbb3cecb46d9275e29aa275d6"><td class="memItemLeft" align="right" valign="top"><a id="gac1e535ecbb3cecb46d9275e29aa275d6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_ECR_SLEEP_MASK</b>&#160;&#160;&#160;(0x8U)</td></tr>
<tr class="separator:gac1e535ecbb3cecb46d9275e29aa275d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2e49f4bcbb2769aa54a34eb456ca6e1"><td class="memItemLeft" align="right" valign="top"><a id="gaf2e49f4bcbb2769aa54a34eb456ca6e1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_ECR_SLEEP_SHIFT</b>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:gaf2e49f4bcbb2769aa54a34eb456ca6e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga19062aae533ab1d8a1b146c00880d499"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ENET__Register__Masks.html#ga19062aae533ab1d8a1b146c00880d499">ENET_ECR_SLEEP</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_ECR_SLEEP_SHIFT)) &amp; ENET_ECR_SLEEP_MASK)</td></tr>
<tr class="separator:ga19062aae533ab1d8a1b146c00880d499"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1ce5dc6adb44fd0791cd21440c18f44"><td class="memItemLeft" align="right" valign="top"><a id="gae1ce5dc6adb44fd0791cd21440c18f44"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_ECR_EN1588_MASK</b>&#160;&#160;&#160;(0x10U)</td></tr>
<tr class="separator:gae1ce5dc6adb44fd0791cd21440c18f44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga35fdd6a1319857e1de70d68c4dd02685"><td class="memItemLeft" align="right" valign="top"><a id="ga35fdd6a1319857e1de70d68c4dd02685"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_ECR_EN1588_SHIFT</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga35fdd6a1319857e1de70d68c4dd02685"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2080c2010771cd92e79d3328f8875b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ENET__Register__Masks.html#gae2080c2010771cd92e79d3328f8875b9">ENET_ECR_EN1588</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_ECR_EN1588_SHIFT)) &amp; ENET_ECR_EN1588_MASK)</td></tr>
<tr class="separator:gae2080c2010771cd92e79d3328f8875b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ac795d0ce9073caa7812af08d401bd2"><td class="memItemLeft" align="right" valign="top"><a id="ga0ac795d0ce9073caa7812af08d401bd2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_ECR_DBGEN_MASK</b>&#160;&#160;&#160;(0x40U)</td></tr>
<tr class="separator:ga0ac795d0ce9073caa7812af08d401bd2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf285ad3a1ec1a22c29463f3c5ce55629"><td class="memItemLeft" align="right" valign="top"><a id="gaf285ad3a1ec1a22c29463f3c5ce55629"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_ECR_DBGEN_SHIFT</b>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:gaf285ad3a1ec1a22c29463f3c5ce55629"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a98da3faa2e0e8d8747b4bb116868ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ENET__Register__Masks.html#ga1a98da3faa2e0e8d8747b4bb116868ab">ENET_ECR_DBGEN</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_ECR_DBGEN_SHIFT)) &amp; ENET_ECR_DBGEN_MASK)</td></tr>
<tr class="separator:ga1a98da3faa2e0e8d8747b4bb116868ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1fccd5e705835e6e4232a4a73d66d151"><td class="memItemLeft" align="right" valign="top"><a id="ga1fccd5e705835e6e4232a4a73d66d151"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_ECR_DBSWP_MASK</b>&#160;&#160;&#160;(0x100U)</td></tr>
<tr class="separator:ga1fccd5e705835e6e4232a4a73d66d151"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga62f057092940bf8385c24171c4414f76"><td class="memItemLeft" align="right" valign="top"><a id="ga62f057092940bf8385c24171c4414f76"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_ECR_DBSWP_SHIFT</b>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga62f057092940bf8385c24171c4414f76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6bcdfb09eaa708ec2a9f2e743c34db04"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ENET__Register__Masks.html#ga6bcdfb09eaa708ec2a9f2e743c34db04">ENET_ECR_DBSWP</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_ECR_DBSWP_SHIFT)) &amp; ENET_ECR_DBSWP_MASK)</td></tr>
<tr class="separator:ga6bcdfb09eaa708ec2a9f2e743c34db04"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">MMFR - MII Management Frame Register</h2></td></tr>
<tr class="memitem:ga9059e7e576983c3c51723ee135d4e244"><td class="memItemLeft" align="right" valign="top"><a id="ga9059e7e576983c3c51723ee135d4e244"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_MMFR_DATA_MASK</b>&#160;&#160;&#160;(0xFFFFU)</td></tr>
<tr class="separator:ga9059e7e576983c3c51723ee135d4e244"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa6293f53a8dbb48f6ae13d9ea7717293"><td class="memItemLeft" align="right" valign="top"><a id="gaa6293f53a8dbb48f6ae13d9ea7717293"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_MMFR_DATA_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gaa6293f53a8dbb48f6ae13d9ea7717293"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9b153fc08d016ffe1c732b01889f1de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ENET__Register__Masks.html#gab9b153fc08d016ffe1c732b01889f1de">ENET_MMFR_DATA</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_MMFR_DATA_SHIFT)) &amp; ENET_MMFR_DATA_MASK)</td></tr>
<tr class="separator:gab9b153fc08d016ffe1c732b01889f1de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8464f2aec3816fb4088c18ff6a85f54"><td class="memItemLeft" align="right" valign="top"><a id="gac8464f2aec3816fb4088c18ff6a85f54"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_MMFR_TA_MASK</b>&#160;&#160;&#160;(0x30000U)</td></tr>
<tr class="separator:gac8464f2aec3816fb4088c18ff6a85f54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9559ded561df2769ecd05aed1233943a"><td class="memItemLeft" align="right" valign="top"><a id="ga9559ded561df2769ecd05aed1233943a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_MMFR_TA_SHIFT</b>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:ga9559ded561df2769ecd05aed1233943a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa7ca4280c54ec8d167eff14acf8cac2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ENET__Register__Masks.html#gafa7ca4280c54ec8d167eff14acf8cac2">ENET_MMFR_TA</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_MMFR_TA_SHIFT)) &amp; ENET_MMFR_TA_MASK)</td></tr>
<tr class="separator:gafa7ca4280c54ec8d167eff14acf8cac2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3325bdb05d05a8ec384202a6537a7f9f"><td class="memItemLeft" align="right" valign="top"><a id="ga3325bdb05d05a8ec384202a6537a7f9f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_MMFR_RA_MASK</b>&#160;&#160;&#160;(0x7C0000U)</td></tr>
<tr class="separator:ga3325bdb05d05a8ec384202a6537a7f9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb92c97e6dc7b0e466141a7f7cb63f4d"><td class="memItemLeft" align="right" valign="top"><a id="gacb92c97e6dc7b0e466141a7f7cb63f4d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_MMFR_RA_SHIFT</b>&#160;&#160;&#160;(18U)</td></tr>
<tr class="separator:gacb92c97e6dc7b0e466141a7f7cb63f4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8279a64d4827ed6f212bb99f7904bc13"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ENET__Register__Masks.html#ga8279a64d4827ed6f212bb99f7904bc13">ENET_MMFR_RA</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_MMFR_RA_SHIFT)) &amp; ENET_MMFR_RA_MASK)</td></tr>
<tr class="separator:ga8279a64d4827ed6f212bb99f7904bc13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga94bdc2ca69bff166783ef7c044c025b4"><td class="memItemLeft" align="right" valign="top"><a id="ga94bdc2ca69bff166783ef7c044c025b4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_MMFR_PA_MASK</b>&#160;&#160;&#160;(0xF800000U)</td></tr>
<tr class="separator:ga94bdc2ca69bff166783ef7c044c025b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf0551254f9579ac5acce7a3d8d22d808"><td class="memItemLeft" align="right" valign="top"><a id="gaf0551254f9579ac5acce7a3d8d22d808"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_MMFR_PA_SHIFT</b>&#160;&#160;&#160;(23U)</td></tr>
<tr class="separator:gaf0551254f9579ac5acce7a3d8d22d808"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc1d7007e1d9cee9e24f31a8c289f375"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ENET__Register__Masks.html#gabc1d7007e1d9cee9e24f31a8c289f375">ENET_MMFR_PA</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_MMFR_PA_SHIFT)) &amp; ENET_MMFR_PA_MASK)</td></tr>
<tr class="separator:gabc1d7007e1d9cee9e24f31a8c289f375"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90049372c88bf3a759aecb3b9ab7208d"><td class="memItemLeft" align="right" valign="top"><a id="ga90049372c88bf3a759aecb3b9ab7208d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_MMFR_OP_MASK</b>&#160;&#160;&#160;(0x30000000U)</td></tr>
<tr class="separator:ga90049372c88bf3a759aecb3b9ab7208d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c7887926bc9935d7fd783894fb4a34c"><td class="memItemLeft" align="right" valign="top"><a id="ga6c7887926bc9935d7fd783894fb4a34c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_MMFR_OP_SHIFT</b>&#160;&#160;&#160;(28U)</td></tr>
<tr class="separator:ga6c7887926bc9935d7fd783894fb4a34c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac00d5a828e48d9012aacde18087a622c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ENET__Register__Masks.html#gac00d5a828e48d9012aacde18087a622c">ENET_MMFR_OP</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_MMFR_OP_SHIFT)) &amp; ENET_MMFR_OP_MASK)</td></tr>
<tr class="separator:gac00d5a828e48d9012aacde18087a622c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga98ea3eee6cc1ad4be4cd471b4adfd876"><td class="memItemLeft" align="right" valign="top"><a id="ga98ea3eee6cc1ad4be4cd471b4adfd876"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_MMFR_ST_MASK</b>&#160;&#160;&#160;(0xC0000000U)</td></tr>
<tr class="separator:ga98ea3eee6cc1ad4be4cd471b4adfd876"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabff166a3d09c782f336fac767d5ab5ab"><td class="memItemLeft" align="right" valign="top"><a id="gabff166a3d09c782f336fac767d5ab5ab"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_MMFR_ST_SHIFT</b>&#160;&#160;&#160;(30U)</td></tr>
<tr class="separator:gabff166a3d09c782f336fac767d5ab5ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga674fe7443651f825f3b58144847a7f91"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ENET__Register__Masks.html#ga674fe7443651f825f3b58144847a7f91">ENET_MMFR_ST</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_MMFR_ST_SHIFT)) &amp; ENET_MMFR_ST_MASK)</td></tr>
<tr class="separator:ga674fe7443651f825f3b58144847a7f91"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">MSCR - MII Speed Control Register</h2></td></tr>
<tr class="memitem:ga1cb1a68c64288642ffaba2a5866990cc"><td class="memItemLeft" align="right" valign="top"><a id="ga1cb1a68c64288642ffaba2a5866990cc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_MSCR_MII_SPEED_MASK</b>&#160;&#160;&#160;(0x7EU)</td></tr>
<tr class="separator:ga1cb1a68c64288642ffaba2a5866990cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga82d16561cec7a3078e68de4d7c9c72f2"><td class="memItemLeft" align="right" valign="top"><a id="ga82d16561cec7a3078e68de4d7c9c72f2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_MSCR_MII_SPEED_SHIFT</b>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga82d16561cec7a3078e68de4d7c9c72f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga99659f5579cf09698781ff2928e82e2e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ENET__Register__Masks.html#ga99659f5579cf09698781ff2928e82e2e">ENET_MSCR_MII_SPEED</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_MSCR_MII_SPEED_SHIFT)) &amp; ENET_MSCR_MII_SPEED_MASK)</td></tr>
<tr class="separator:ga99659f5579cf09698781ff2928e82e2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9387f22e8849499571e0755718ff4d73"><td class="memItemLeft" align="right" valign="top"><a id="ga9387f22e8849499571e0755718ff4d73"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_MSCR_DIS_PRE_MASK</b>&#160;&#160;&#160;(0x80U)</td></tr>
<tr class="separator:ga9387f22e8849499571e0755718ff4d73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4bd1e56f919591ae627d376271da560"><td class="memItemLeft" align="right" valign="top"><a id="gaa4bd1e56f919591ae627d376271da560"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_MSCR_DIS_PRE_SHIFT</b>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:gaa4bd1e56f919591ae627d376271da560"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8083b321dd03c4e6880a9b84b52997b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ENET__Register__Masks.html#ga8083b321dd03c4e6880a9b84b52997b1">ENET_MSCR_DIS_PRE</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_MSCR_DIS_PRE_SHIFT)) &amp; ENET_MSCR_DIS_PRE_MASK)</td></tr>
<tr class="separator:ga8083b321dd03c4e6880a9b84b52997b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf0be3bf4ebe6e922406c96f80faf3481"><td class="memItemLeft" align="right" valign="top"><a id="gaf0be3bf4ebe6e922406c96f80faf3481"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_MSCR_HOLDTIME_MASK</b>&#160;&#160;&#160;(0x700U)</td></tr>
<tr class="separator:gaf0be3bf4ebe6e922406c96f80faf3481"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga78800fa8f2240e5d4c1ce06aa39a822e"><td class="memItemLeft" align="right" valign="top"><a id="ga78800fa8f2240e5d4c1ce06aa39a822e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_MSCR_HOLDTIME_SHIFT</b>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga78800fa8f2240e5d4c1ce06aa39a822e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga334350e40871b467d4f021a32485cdc2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ENET__Register__Masks.html#ga334350e40871b467d4f021a32485cdc2">ENET_MSCR_HOLDTIME</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_MSCR_HOLDTIME_SHIFT)) &amp; ENET_MSCR_HOLDTIME_MASK)</td></tr>
<tr class="separator:ga334350e40871b467d4f021a32485cdc2"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">MIBC - MIB Control Register</h2></td></tr>
<tr class="memitem:gaeab1ad7fdf634ff335c571ce0fcdbb71"><td class="memItemLeft" align="right" valign="top"><a id="gaeab1ad7fdf634ff335c571ce0fcdbb71"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_MIBC_MIB_CLEAR_MASK</b>&#160;&#160;&#160;(0x20000000U)</td></tr>
<tr class="separator:gaeab1ad7fdf634ff335c571ce0fcdbb71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8bea19b7c620aa6b2af56b9d71da03b6"><td class="memItemLeft" align="right" valign="top"><a id="ga8bea19b7c620aa6b2af56b9d71da03b6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_MIBC_MIB_CLEAR_SHIFT</b>&#160;&#160;&#160;(29U)</td></tr>
<tr class="separator:ga8bea19b7c620aa6b2af56b9d71da03b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34c4546e3745bac9b9e6337a69c5fa13"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ENET__Register__Masks.html#ga34c4546e3745bac9b9e6337a69c5fa13">ENET_MIBC_MIB_CLEAR</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_MIBC_MIB_CLEAR_SHIFT)) &amp; ENET_MIBC_MIB_CLEAR_MASK)</td></tr>
<tr class="separator:ga34c4546e3745bac9b9e6337a69c5fa13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga780d8649845f0cce4e56318e194df98c"><td class="memItemLeft" align="right" valign="top"><a id="ga780d8649845f0cce4e56318e194df98c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_MIBC_MIB_IDLE_MASK</b>&#160;&#160;&#160;(0x40000000U)</td></tr>
<tr class="separator:ga780d8649845f0cce4e56318e194df98c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae8f76b07c6b9f2fc82ebad5baacc2a7"><td class="memItemLeft" align="right" valign="top"><a id="gaae8f76b07c6b9f2fc82ebad5baacc2a7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_MIBC_MIB_IDLE_SHIFT</b>&#160;&#160;&#160;(30U)</td></tr>
<tr class="separator:gaae8f76b07c6b9f2fc82ebad5baacc2a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c6581075e158b28f7f394b156893620"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ENET__Register__Masks.html#ga9c6581075e158b28f7f394b156893620">ENET_MIBC_MIB_IDLE</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_MIBC_MIB_IDLE_SHIFT)) &amp; ENET_MIBC_MIB_IDLE_MASK)</td></tr>
<tr class="separator:ga9c6581075e158b28f7f394b156893620"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e0763360e871b1a1f7e989f5695ece3"><td class="memItemLeft" align="right" valign="top"><a id="ga0e0763360e871b1a1f7e989f5695ece3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_MIBC_MIB_DIS_MASK</b>&#160;&#160;&#160;(0x80000000U)</td></tr>
<tr class="separator:ga0e0763360e871b1a1f7e989f5695ece3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb11718d0241c2e441cc2eb36d9d9e6e"><td class="memItemLeft" align="right" valign="top"><a id="gadb11718d0241c2e441cc2eb36d9d9e6e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_MIBC_MIB_DIS_SHIFT</b>&#160;&#160;&#160;(31U)</td></tr>
<tr class="separator:gadb11718d0241c2e441cc2eb36d9d9e6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7941ccece2a03bc28c76cee267d83cc0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ENET__Register__Masks.html#ga7941ccece2a03bc28c76cee267d83cc0">ENET_MIBC_MIB_DIS</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_MIBC_MIB_DIS_SHIFT)) &amp; ENET_MIBC_MIB_DIS_MASK)</td></tr>
<tr class="separator:ga7941ccece2a03bc28c76cee267d83cc0"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">RCR - Receive Control Register</h2></td></tr>
<tr class="memitem:ga0d93b88f79d8bdd51bb415a1ff84dd65"><td class="memItemLeft" align="right" valign="top"><a id="ga0d93b88f79d8bdd51bb415a1ff84dd65"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_RCR_LOOP_MASK</b>&#160;&#160;&#160;(0x1U)</td></tr>
<tr class="separator:ga0d93b88f79d8bdd51bb415a1ff84dd65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga282373d2872e9226759336d35bb56c0a"><td class="memItemLeft" align="right" valign="top"><a id="ga282373d2872e9226759336d35bb56c0a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_RCR_LOOP_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga282373d2872e9226759336d35bb56c0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa5e39e536360104bc0811586ec459c26"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ENET__Register__Masks.html#gaa5e39e536360104bc0811586ec459c26">ENET_RCR_LOOP</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_RCR_LOOP_SHIFT)) &amp; ENET_RCR_LOOP_MASK)</td></tr>
<tr class="separator:gaa5e39e536360104bc0811586ec459c26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga58442922cdcafe3b6d538552b38f4899"><td class="memItemLeft" align="right" valign="top"><a id="ga58442922cdcafe3b6d538552b38f4899"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_RCR_DRT_MASK</b>&#160;&#160;&#160;(0x2U)</td></tr>
<tr class="separator:ga58442922cdcafe3b6d538552b38f4899"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6fd2d01580d2b9cbe640d0af201ea723"><td class="memItemLeft" align="right" valign="top"><a id="ga6fd2d01580d2b9cbe640d0af201ea723"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_RCR_DRT_SHIFT</b>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga6fd2d01580d2b9cbe640d0af201ea723"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab66299cbed040bf91fe1a0fb12728501"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ENET__Register__Masks.html#gab66299cbed040bf91fe1a0fb12728501">ENET_RCR_DRT</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_RCR_DRT_SHIFT)) &amp; ENET_RCR_DRT_MASK)</td></tr>
<tr class="separator:gab66299cbed040bf91fe1a0fb12728501"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga117cf78ff620b783e4dc4156ad1a735b"><td class="memItemLeft" align="right" valign="top"><a id="ga117cf78ff620b783e4dc4156ad1a735b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_RCR_MII_MODE_MASK</b>&#160;&#160;&#160;(0x4U)</td></tr>
<tr class="separator:ga117cf78ff620b783e4dc4156ad1a735b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef1228d5d365350c81bf4bf641ad3dd4"><td class="memItemLeft" align="right" valign="top"><a id="gaef1228d5d365350c81bf4bf641ad3dd4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_RCR_MII_MODE_SHIFT</b>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:gaef1228d5d365350c81bf4bf641ad3dd4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabdc716b11f1693c6abeb5c5d4b1a6a1e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ENET__Register__Masks.html#gabdc716b11f1693c6abeb5c5d4b1a6a1e">ENET_RCR_MII_MODE</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_RCR_MII_MODE_SHIFT)) &amp; ENET_RCR_MII_MODE_MASK)</td></tr>
<tr class="separator:gabdc716b11f1693c6abeb5c5d4b1a6a1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac7ad0640855d497207c29e8558341616"><td class="memItemLeft" align="right" valign="top"><a id="gac7ad0640855d497207c29e8558341616"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_RCR_PROM_MASK</b>&#160;&#160;&#160;(0x8U)</td></tr>
<tr class="separator:gac7ad0640855d497207c29e8558341616"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd47b61ac9aecad49dd266ff3421b98f"><td class="memItemLeft" align="right" valign="top"><a id="gabd47b61ac9aecad49dd266ff3421b98f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_RCR_PROM_SHIFT</b>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:gabd47b61ac9aecad49dd266ff3421b98f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa820472f1a85a26dea4bc3bfd3482208"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ENET__Register__Masks.html#gaa820472f1a85a26dea4bc3bfd3482208">ENET_RCR_PROM</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_RCR_PROM_SHIFT)) &amp; ENET_RCR_PROM_MASK)</td></tr>
<tr class="separator:gaa820472f1a85a26dea4bc3bfd3482208"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf7ca1d57cd7888b1cb6e0d6834eeba06"><td class="memItemLeft" align="right" valign="top"><a id="gaf7ca1d57cd7888b1cb6e0d6834eeba06"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_RCR_BC_REJ_MASK</b>&#160;&#160;&#160;(0x10U)</td></tr>
<tr class="separator:gaf7ca1d57cd7888b1cb6e0d6834eeba06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafbd6d9ebd1bfe9b4271864e5148765ba"><td class="memItemLeft" align="right" valign="top"><a id="gafbd6d9ebd1bfe9b4271864e5148765ba"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_RCR_BC_REJ_SHIFT</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:gafbd6d9ebd1bfe9b4271864e5148765ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4545a2dc63999b8d79dffecdba9694fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ENET__Register__Masks.html#ga4545a2dc63999b8d79dffecdba9694fe">ENET_RCR_BC_REJ</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_RCR_BC_REJ_SHIFT)) &amp; ENET_RCR_BC_REJ_MASK)</td></tr>
<tr class="separator:ga4545a2dc63999b8d79dffecdba9694fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e58a40675d508a7590ae8bb7839c415"><td class="memItemLeft" align="right" valign="top"><a id="ga6e58a40675d508a7590ae8bb7839c415"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_RCR_FCE_MASK</b>&#160;&#160;&#160;(0x20U)</td></tr>
<tr class="separator:ga6e58a40675d508a7590ae8bb7839c415"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e69724dd9dc3b78523a31f53a661f4f"><td class="memItemLeft" align="right" valign="top"><a id="ga6e69724dd9dc3b78523a31f53a661f4f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_RCR_FCE_SHIFT</b>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:ga6e69724dd9dc3b78523a31f53a661f4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8024e07582f76d7b12a6ce57b60c75e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ENET__Register__Masks.html#ga8024e07582f76d7b12a6ce57b60c75e8">ENET_RCR_FCE</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_RCR_FCE_SHIFT)) &amp; ENET_RCR_FCE_MASK)</td></tr>
<tr class="separator:ga8024e07582f76d7b12a6ce57b60c75e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9064baf1508e639692ce75025526d32f"><td class="memItemLeft" align="right" valign="top"><a id="ga9064baf1508e639692ce75025526d32f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_RCR_RMII_MODE_MASK</b>&#160;&#160;&#160;(0x100U)</td></tr>
<tr class="separator:ga9064baf1508e639692ce75025526d32f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9920faf83d3b2ac7afe335d818119e14"><td class="memItemLeft" align="right" valign="top"><a id="ga9920faf83d3b2ac7afe335d818119e14"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_RCR_RMII_MODE_SHIFT</b>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga9920faf83d3b2ac7afe335d818119e14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0fdef12db54a46ed40c926f00733727e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ENET__Register__Masks.html#ga0fdef12db54a46ed40c926f00733727e">ENET_RCR_RMII_MODE</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_RCR_RMII_MODE_SHIFT)) &amp; ENET_RCR_RMII_MODE_MASK)</td></tr>
<tr class="separator:ga0fdef12db54a46ed40c926f00733727e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad12b342c371a09b9fa529abf0df4df3d"><td class="memItemLeft" align="right" valign="top"><a id="gad12b342c371a09b9fa529abf0df4df3d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_RCR_RMII_10T_MASK</b>&#160;&#160;&#160;(0x200U)</td></tr>
<tr class="separator:gad12b342c371a09b9fa529abf0df4df3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae380a88454073abac2947ac8a5959880"><td class="memItemLeft" align="right" valign="top"><a id="gae380a88454073abac2947ac8a5959880"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_RCR_RMII_10T_SHIFT</b>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:gae380a88454073abac2947ac8a5959880"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf541027e64a5d7ca261c0f0ccfa582a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ENET__Register__Masks.html#gaf541027e64a5d7ca261c0f0ccfa582a3">ENET_RCR_RMII_10T</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_RCR_RMII_10T_SHIFT)) &amp; ENET_RCR_RMII_10T_MASK)</td></tr>
<tr class="separator:gaf541027e64a5d7ca261c0f0ccfa582a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab6a8c4abb6a9bd525324ca790a9255bf"><td class="memItemLeft" align="right" valign="top"><a id="gab6a8c4abb6a9bd525324ca790a9255bf"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_RCR_PADEN_MASK</b>&#160;&#160;&#160;(0x1000U)</td></tr>
<tr class="separator:gab6a8c4abb6a9bd525324ca790a9255bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0aa5cc8815e76a8054a4dc13c5006118"><td class="memItemLeft" align="right" valign="top"><a id="ga0aa5cc8815e76a8054a4dc13c5006118"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_RCR_PADEN_SHIFT</b>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:ga0aa5cc8815e76a8054a4dc13c5006118"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga74b4738aeb8d5d1e8c7c5ae4a8a85d27"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ENET__Register__Masks.html#ga74b4738aeb8d5d1e8c7c5ae4a8a85d27">ENET_RCR_PADEN</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_RCR_PADEN_SHIFT)) &amp; ENET_RCR_PADEN_MASK)</td></tr>
<tr class="separator:ga74b4738aeb8d5d1e8c7c5ae4a8a85d27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga664fa2802383748f83527ad422cede34"><td class="memItemLeft" align="right" valign="top"><a id="ga664fa2802383748f83527ad422cede34"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_RCR_PAUFWD_MASK</b>&#160;&#160;&#160;(0x2000U)</td></tr>
<tr class="separator:ga664fa2802383748f83527ad422cede34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace2ee9a69ab345416d6f15835b49f689"><td class="memItemLeft" align="right" valign="top"><a id="gace2ee9a69ab345416d6f15835b49f689"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_RCR_PAUFWD_SHIFT</b>&#160;&#160;&#160;(13U)</td></tr>
<tr class="separator:gace2ee9a69ab345416d6f15835b49f689"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b450ecf2692e80701aac14719ea0e58"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ENET__Register__Masks.html#ga8b450ecf2692e80701aac14719ea0e58">ENET_RCR_PAUFWD</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_RCR_PAUFWD_SHIFT)) &amp; ENET_RCR_PAUFWD_MASK)</td></tr>
<tr class="separator:ga8b450ecf2692e80701aac14719ea0e58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab00e088ecf7a8439af6dfc86951e65a9"><td class="memItemLeft" align="right" valign="top"><a id="gab00e088ecf7a8439af6dfc86951e65a9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_RCR_CRCFWD_MASK</b>&#160;&#160;&#160;(0x4000U)</td></tr>
<tr class="separator:gab00e088ecf7a8439af6dfc86951e65a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc33ea25694cc26264d3bec46a69fa2d"><td class="memItemLeft" align="right" valign="top"><a id="gacc33ea25694cc26264d3bec46a69fa2d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_RCR_CRCFWD_SHIFT</b>&#160;&#160;&#160;(14U)</td></tr>
<tr class="separator:gacc33ea25694cc26264d3bec46a69fa2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga677b2a53767002167426b09965e7e51d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ENET__Register__Masks.html#ga677b2a53767002167426b09965e7e51d">ENET_RCR_CRCFWD</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_RCR_CRCFWD_SHIFT)) &amp; ENET_RCR_CRCFWD_MASK)</td></tr>
<tr class="separator:ga677b2a53767002167426b09965e7e51d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga37304dd0d74e9be8367adad2e57ce358"><td class="memItemLeft" align="right" valign="top"><a id="ga37304dd0d74e9be8367adad2e57ce358"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_RCR_CFEN_MASK</b>&#160;&#160;&#160;(0x8000U)</td></tr>
<tr class="separator:ga37304dd0d74e9be8367adad2e57ce358"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga01c9e6e46880a41e6219729598048b1e"><td class="memItemLeft" align="right" valign="top"><a id="ga01c9e6e46880a41e6219729598048b1e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_RCR_CFEN_SHIFT</b>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:ga01c9e6e46880a41e6219729598048b1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa63d28cc17fab8f5762918d307141d29"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ENET__Register__Masks.html#gaa63d28cc17fab8f5762918d307141d29">ENET_RCR_CFEN</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_RCR_CFEN_SHIFT)) &amp; ENET_RCR_CFEN_MASK)</td></tr>
<tr class="separator:gaa63d28cc17fab8f5762918d307141d29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e61cf8300255cf3f9873a6bd9e1ffe6"><td class="memItemLeft" align="right" valign="top"><a id="ga1e61cf8300255cf3f9873a6bd9e1ffe6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_RCR_MAX_FL_MASK</b>&#160;&#160;&#160;(0x3FFF0000U)</td></tr>
<tr class="separator:ga1e61cf8300255cf3f9873a6bd9e1ffe6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga835b5d285dad4b324f26c4edcc4e00d1"><td class="memItemLeft" align="right" valign="top"><a id="ga835b5d285dad4b324f26c4edcc4e00d1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_RCR_MAX_FL_SHIFT</b>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:ga835b5d285dad4b324f26c4edcc4e00d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec423542908c9af09d60a00a42243f02"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ENET__Register__Masks.html#gaec423542908c9af09d60a00a42243f02">ENET_RCR_MAX_FL</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_RCR_MAX_FL_SHIFT)) &amp; ENET_RCR_MAX_FL_MASK)</td></tr>
<tr class="separator:gaec423542908c9af09d60a00a42243f02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2674365ca4dece5419e50ec62cfdd87c"><td class="memItemLeft" align="right" valign="top"><a id="ga2674365ca4dece5419e50ec62cfdd87c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_RCR_NLC_MASK</b>&#160;&#160;&#160;(0x40000000U)</td></tr>
<tr class="separator:ga2674365ca4dece5419e50ec62cfdd87c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd7c089e6785c4900d6fc5491db4f5ce"><td class="memItemLeft" align="right" valign="top"><a id="gabd7c089e6785c4900d6fc5491db4f5ce"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_RCR_NLC_SHIFT</b>&#160;&#160;&#160;(30U)</td></tr>
<tr class="separator:gabd7c089e6785c4900d6fc5491db4f5ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga884003ee9c2167f6d6080a5da5ce993e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ENET__Register__Masks.html#ga884003ee9c2167f6d6080a5da5ce993e">ENET_RCR_NLC</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_RCR_NLC_SHIFT)) &amp; ENET_RCR_NLC_MASK)</td></tr>
<tr class="separator:ga884003ee9c2167f6d6080a5da5ce993e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga01f144e600f9007df4d9cdc9d7f3879a"><td class="memItemLeft" align="right" valign="top"><a id="ga01f144e600f9007df4d9cdc9d7f3879a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_RCR_GRS_MASK</b>&#160;&#160;&#160;(0x80000000U)</td></tr>
<tr class="separator:ga01f144e600f9007df4d9cdc9d7f3879a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e192fa69584cca04e717c077d1bf702"><td class="memItemLeft" align="right" valign="top"><a id="ga6e192fa69584cca04e717c077d1bf702"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_RCR_GRS_SHIFT</b>&#160;&#160;&#160;(31U)</td></tr>
<tr class="separator:ga6e192fa69584cca04e717c077d1bf702"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8014a58a8b1a27953fae60cdd8ea07c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ENET__Register__Masks.html#ga8014a58a8b1a27953fae60cdd8ea07c6">ENET_RCR_GRS</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_RCR_GRS_SHIFT)) &amp; ENET_RCR_GRS_MASK)</td></tr>
<tr class="separator:ga8014a58a8b1a27953fae60cdd8ea07c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">TCR - Transmit Control Register</h2></td></tr>
<tr class="memitem:ga99d109b14e8bda3be968900968045b8d"><td class="memItemLeft" align="right" valign="top"><a id="ga99d109b14e8bda3be968900968045b8d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_TCR_GTS_MASK</b>&#160;&#160;&#160;(0x1U)</td></tr>
<tr class="separator:ga99d109b14e8bda3be968900968045b8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f1db14f8c66c67580cb518d13f99cc5"><td class="memItemLeft" align="right" valign="top"><a id="ga6f1db14f8c66c67580cb518d13f99cc5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_TCR_GTS_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga6f1db14f8c66c67580cb518d13f99cc5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa7c86dcad4a239749de431d47a876ba7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ENET__Register__Masks.html#gaa7c86dcad4a239749de431d47a876ba7">ENET_TCR_GTS</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_TCR_GTS_SHIFT)) &amp; ENET_TCR_GTS_MASK)</td></tr>
<tr class="separator:gaa7c86dcad4a239749de431d47a876ba7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf5843a438d25920ade38488aa66a81c"><td class="memItemLeft" align="right" valign="top"><a id="gadf5843a438d25920ade38488aa66a81c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_TCR_FDEN_MASK</b>&#160;&#160;&#160;(0x4U)</td></tr>
<tr class="separator:gadf5843a438d25920ade38488aa66a81c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65366ef60776e87cc2a287656568fb8e"><td class="memItemLeft" align="right" valign="top"><a id="ga65366ef60776e87cc2a287656568fb8e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_TCR_FDEN_SHIFT</b>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga65366ef60776e87cc2a287656568fb8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c4b39af12e086938bee5961e31c5622"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ENET__Register__Masks.html#ga7c4b39af12e086938bee5961e31c5622">ENET_TCR_FDEN</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_TCR_FDEN_SHIFT)) &amp; ENET_TCR_FDEN_MASK)</td></tr>
<tr class="separator:ga7c4b39af12e086938bee5961e31c5622"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71a1167639f6bec0334adb16cdc8e049"><td class="memItemLeft" align="right" valign="top"><a id="ga71a1167639f6bec0334adb16cdc8e049"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_TCR_TFC_PAUSE_MASK</b>&#160;&#160;&#160;(0x8U)</td></tr>
<tr class="separator:ga71a1167639f6bec0334adb16cdc8e049"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga100df2882bc10658b602c3b2f90c0ed3"><td class="memItemLeft" align="right" valign="top"><a id="ga100df2882bc10658b602c3b2f90c0ed3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_TCR_TFC_PAUSE_SHIFT</b>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:ga100df2882bc10658b602c3b2f90c0ed3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5283b6d8027185729d69f2975e883a0f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ENET__Register__Masks.html#ga5283b6d8027185729d69f2975e883a0f">ENET_TCR_TFC_PAUSE</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_TCR_TFC_PAUSE_SHIFT)) &amp; ENET_TCR_TFC_PAUSE_MASK)</td></tr>
<tr class="separator:ga5283b6d8027185729d69f2975e883a0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga58df374de0ed871ab2ca078de9dbea40"><td class="memItemLeft" align="right" valign="top"><a id="ga58df374de0ed871ab2ca078de9dbea40"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_TCR_RFC_PAUSE_MASK</b>&#160;&#160;&#160;(0x10U)</td></tr>
<tr class="separator:ga58df374de0ed871ab2ca078de9dbea40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga78f8c9e05c33991ec790011804fee80d"><td class="memItemLeft" align="right" valign="top"><a id="ga78f8c9e05c33991ec790011804fee80d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_TCR_RFC_PAUSE_SHIFT</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga78f8c9e05c33991ec790011804fee80d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42de1074a93a9e74227e8e7c4b3e5a7c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ENET__Register__Masks.html#ga42de1074a93a9e74227e8e7c4b3e5a7c">ENET_TCR_RFC_PAUSE</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_TCR_RFC_PAUSE_SHIFT)) &amp; ENET_TCR_RFC_PAUSE_MASK)</td></tr>
<tr class="separator:ga42de1074a93a9e74227e8e7c4b3e5a7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3bfa977a883b14b1f86c879e0a31ef5b"><td class="memItemLeft" align="right" valign="top"><a id="ga3bfa977a883b14b1f86c879e0a31ef5b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_TCR_ADDSEL_MASK</b>&#160;&#160;&#160;(0xE0U)</td></tr>
<tr class="separator:ga3bfa977a883b14b1f86c879e0a31ef5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1916110879ce7cd7c03a5aa919a26914"><td class="memItemLeft" align="right" valign="top"><a id="ga1916110879ce7cd7c03a5aa919a26914"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_TCR_ADDSEL_SHIFT</b>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:ga1916110879ce7cd7c03a5aa919a26914"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e0eea8e7474ee69a76c7d909b7e8217"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ENET__Register__Masks.html#ga6e0eea8e7474ee69a76c7d909b7e8217">ENET_TCR_ADDSEL</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_TCR_ADDSEL_SHIFT)) &amp; ENET_TCR_ADDSEL_MASK)</td></tr>
<tr class="separator:ga6e0eea8e7474ee69a76c7d909b7e8217"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb5338e8af454ab3ef6c6941db06157b"><td class="memItemLeft" align="right" valign="top"><a id="gaeb5338e8af454ab3ef6c6941db06157b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_TCR_ADDINS_MASK</b>&#160;&#160;&#160;(0x100U)</td></tr>
<tr class="separator:gaeb5338e8af454ab3ef6c6941db06157b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0cecb548325189373066c8844f4d9bc4"><td class="memItemLeft" align="right" valign="top"><a id="ga0cecb548325189373066c8844f4d9bc4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_TCR_ADDINS_SHIFT</b>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga0cecb548325189373066c8844f4d9bc4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7942d153b660692a5fb46dcb01aac0cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ENET__Register__Masks.html#ga7942d153b660692a5fb46dcb01aac0cd">ENET_TCR_ADDINS</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_TCR_ADDINS_SHIFT)) &amp; ENET_TCR_ADDINS_MASK)</td></tr>
<tr class="separator:ga7942d153b660692a5fb46dcb01aac0cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad9cf76ede816b109e58a7ad51288ef8f"><td class="memItemLeft" align="right" valign="top"><a id="gad9cf76ede816b109e58a7ad51288ef8f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_TCR_CRCFWD_MASK</b>&#160;&#160;&#160;(0x200U)</td></tr>
<tr class="separator:gad9cf76ede816b109e58a7ad51288ef8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3332e52d1af57a1516fcb08b76c128ee"><td class="memItemLeft" align="right" valign="top"><a id="ga3332e52d1af57a1516fcb08b76c128ee"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_TCR_CRCFWD_SHIFT</b>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:ga3332e52d1af57a1516fcb08b76c128ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf0460ba5b3e06f839db0f20301aa1ebf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ENET__Register__Masks.html#gaf0460ba5b3e06f839db0f20301aa1ebf">ENET_TCR_CRCFWD</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_TCR_CRCFWD_SHIFT)) &amp; ENET_TCR_CRCFWD_MASK)</td></tr>
<tr class="separator:gaf0460ba5b3e06f839db0f20301aa1ebf"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">PALR - Physical Address Lower Register</h2></td></tr>
<tr class="memitem:gac4233569659da9e3d013421bd1e12b49"><td class="memItemLeft" align="right" valign="top"><a id="gac4233569659da9e3d013421bd1e12b49"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_PALR_PADDR1_MASK</b>&#160;&#160;&#160;(0xFFFFFFFFU)</td></tr>
<tr class="separator:gac4233569659da9e3d013421bd1e12b49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad11fbf90382ecfe565772e12e3997557"><td class="memItemLeft" align="right" valign="top"><a id="gad11fbf90382ecfe565772e12e3997557"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_PALR_PADDR1_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gad11fbf90382ecfe565772e12e3997557"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga990e2f0f1e734c1bfd249159926a49c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ENET__Register__Masks.html#ga990e2f0f1e734c1bfd249159926a49c3">ENET_PALR_PADDR1</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_PALR_PADDR1_SHIFT)) &amp; ENET_PALR_PADDR1_MASK)</td></tr>
<tr class="separator:ga990e2f0f1e734c1bfd249159926a49c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">PAUR - Physical Address Upper Register</h2></td></tr>
<tr class="memitem:gac3d991850141898124542b0eafdd1419"><td class="memItemLeft" align="right" valign="top"><a id="gac3d991850141898124542b0eafdd1419"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_PAUR_TYPE_MASK</b>&#160;&#160;&#160;(0xFFFFU)</td></tr>
<tr class="separator:gac3d991850141898124542b0eafdd1419"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52173426863fc14a746a5c85d5a3ac12"><td class="memItemLeft" align="right" valign="top"><a id="ga52173426863fc14a746a5c85d5a3ac12"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_PAUR_TYPE_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga52173426863fc14a746a5c85d5a3ac12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3159a924961395aaf0c16ed5e44f7c34"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ENET__Register__Masks.html#ga3159a924961395aaf0c16ed5e44f7c34">ENET_PAUR_TYPE</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_PAUR_TYPE_SHIFT)) &amp; ENET_PAUR_TYPE_MASK)</td></tr>
<tr class="separator:ga3159a924961395aaf0c16ed5e44f7c34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga704d9ce6ebfb6b00ae75c12cd226c30c"><td class="memItemLeft" align="right" valign="top"><a id="ga704d9ce6ebfb6b00ae75c12cd226c30c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_PAUR_PADDR2_MASK</b>&#160;&#160;&#160;(0xFFFF0000U)</td></tr>
<tr class="separator:ga704d9ce6ebfb6b00ae75c12cd226c30c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a4febd50d867c00d02977b3a4a865dd"><td class="memItemLeft" align="right" valign="top"><a id="ga8a4febd50d867c00d02977b3a4a865dd"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_PAUR_PADDR2_SHIFT</b>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:ga8a4febd50d867c00d02977b3a4a865dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga177d37e2b7ec40d918363854e76f0d51"><td class="memItemLeft" align="right" valign="top"><a id="ga177d37e2b7ec40d918363854e76f0d51"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_PAUR_PADDR2</b>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_PAUR_PADDR2_SHIFT)) &amp; ENET_PAUR_PADDR2_MASK)</td></tr>
<tr class="separator:ga177d37e2b7ec40d918363854e76f0d51"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">OPD - Opcode/Pause Duration Register</h2></td></tr>
<tr class="memitem:ga1c63364c148916da71bb917ea8d96adf"><td class="memItemLeft" align="right" valign="top"><a id="ga1c63364c148916da71bb917ea8d96adf"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_OPD_PAUSE_DUR_MASK</b>&#160;&#160;&#160;(0xFFFFU)</td></tr>
<tr class="separator:ga1c63364c148916da71bb917ea8d96adf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0cd72f21fa65e5ce01260fdf303bc9e2"><td class="memItemLeft" align="right" valign="top"><a id="ga0cd72f21fa65e5ce01260fdf303bc9e2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_OPD_PAUSE_DUR_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga0cd72f21fa65e5ce01260fdf303bc9e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga541dcbba44e5eff5ae1d0cb74b5a55af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ENET__Register__Masks.html#ga541dcbba44e5eff5ae1d0cb74b5a55af">ENET_OPD_PAUSE_DUR</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_OPD_PAUSE_DUR_SHIFT)) &amp; ENET_OPD_PAUSE_DUR_MASK)</td></tr>
<tr class="separator:ga541dcbba44e5eff5ae1d0cb74b5a55af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91f8d538d8541612f56f3a8e42d99c92"><td class="memItemLeft" align="right" valign="top"><a id="ga91f8d538d8541612f56f3a8e42d99c92"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_OPD_OPCODE_MASK</b>&#160;&#160;&#160;(0xFFFF0000U)</td></tr>
<tr class="separator:ga91f8d538d8541612f56f3a8e42d99c92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga775f746ec6513ddb5be567b51b1b8c1b"><td class="memItemLeft" align="right" valign="top"><a id="ga775f746ec6513ddb5be567b51b1b8c1b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_OPD_OPCODE_SHIFT</b>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:ga775f746ec6513ddb5be567b51b1b8c1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac6895ba9997a60b06b3a1a85e18259e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ENET__Register__Masks.html#gac6895ba9997a60b06b3a1a85e18259e7">ENET_OPD_OPCODE</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_OPD_OPCODE_SHIFT)) &amp; ENET_OPD_OPCODE_MASK)</td></tr>
<tr class="separator:gac6895ba9997a60b06b3a1a85e18259e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">TXIC - Transmit Interrupt Coalescing Register</h2></td></tr>
<tr class="memitem:gac033fe757ce4b18faa0ed0b7f28123bb"><td class="memItemLeft" align="right" valign="top"><a id="gac033fe757ce4b18faa0ed0b7f28123bb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_TXIC_ICTT_MASK</b>&#160;&#160;&#160;(0xFFFFU)</td></tr>
<tr class="separator:gac033fe757ce4b18faa0ed0b7f28123bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac54341753ec0e9419afbc1cb3e3f100a"><td class="memItemLeft" align="right" valign="top"><a id="gac54341753ec0e9419afbc1cb3e3f100a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_TXIC_ICTT_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gac54341753ec0e9419afbc1cb3e3f100a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga076ac3bed461abc1a7a3ab7fcade4a3b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ENET__Register__Masks.html#ga076ac3bed461abc1a7a3ab7fcade4a3b">ENET_TXIC_ICTT</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_TXIC_ICTT_SHIFT)) &amp; ENET_TXIC_ICTT_MASK)</td></tr>
<tr class="separator:ga076ac3bed461abc1a7a3ab7fcade4a3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacfa7c855b31f8f5e5b24ed0ef15a5075"><td class="memItemLeft" align="right" valign="top"><a id="gacfa7c855b31f8f5e5b24ed0ef15a5075"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_TXIC_ICFT_MASK</b>&#160;&#160;&#160;(0xFF00000U)</td></tr>
<tr class="separator:gacfa7c855b31f8f5e5b24ed0ef15a5075"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8e6aade6a350ebbd6b80591d841f7da"><td class="memItemLeft" align="right" valign="top"><a id="gab8e6aade6a350ebbd6b80591d841f7da"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_TXIC_ICFT_SHIFT</b>&#160;&#160;&#160;(20U)</td></tr>
<tr class="separator:gab8e6aade6a350ebbd6b80591d841f7da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa237090d9feb493f1a838ad10f73f5a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ENET__Register__Masks.html#gaa237090d9feb493f1a838ad10f73f5a6">ENET_TXIC_ICFT</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_TXIC_ICFT_SHIFT)) &amp; ENET_TXIC_ICFT_MASK)</td></tr>
<tr class="separator:gaa237090d9feb493f1a838ad10f73f5a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga325a9684eb9f2fdac61f78f06fc9e922"><td class="memItemLeft" align="right" valign="top"><a id="ga325a9684eb9f2fdac61f78f06fc9e922"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_TXIC_ICCS_MASK</b>&#160;&#160;&#160;(0x40000000U)</td></tr>
<tr class="separator:ga325a9684eb9f2fdac61f78f06fc9e922"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f07b8766a1608929ef3808bddb3fff9"><td class="memItemLeft" align="right" valign="top"><a id="ga2f07b8766a1608929ef3808bddb3fff9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_TXIC_ICCS_SHIFT</b>&#160;&#160;&#160;(30U)</td></tr>
<tr class="separator:ga2f07b8766a1608929ef3808bddb3fff9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa7b296f5e56f2f5b383db9802332f9eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ENET__Register__Masks.html#gaa7b296f5e56f2f5b383db9802332f9eb">ENET_TXIC_ICCS</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_TXIC_ICCS_SHIFT)) &amp; ENET_TXIC_ICCS_MASK)</td></tr>
<tr class="separator:gaa7b296f5e56f2f5b383db9802332f9eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa622b0d8d0c535dbf5655cb5babab3a"><td class="memItemLeft" align="right" valign="top"><a id="gaaa622b0d8d0c535dbf5655cb5babab3a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_TXIC_ICEN_MASK</b>&#160;&#160;&#160;(0x80000000U)</td></tr>
<tr class="separator:gaaa622b0d8d0c535dbf5655cb5babab3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1bc37e81be24b6a23feafd7270977b06"><td class="memItemLeft" align="right" valign="top"><a id="ga1bc37e81be24b6a23feafd7270977b06"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_TXIC_ICEN_SHIFT</b>&#160;&#160;&#160;(31U)</td></tr>
<tr class="separator:ga1bc37e81be24b6a23feafd7270977b06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga99bfcab31b1c4a0cc8d4be496dd37844"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ENET__Register__Masks.html#ga99bfcab31b1c4a0cc8d4be496dd37844">ENET_TXIC_ICEN</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_TXIC_ICEN_SHIFT)) &amp; ENET_TXIC_ICEN_MASK)</td></tr>
<tr class="separator:ga99bfcab31b1c4a0cc8d4be496dd37844"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">RXIC - Receive Interrupt Coalescing Register</h2></td></tr>
<tr class="memitem:gad2565e6daee29f6cdbf5fe251e8782f1"><td class="memItemLeft" align="right" valign="top"><a id="gad2565e6daee29f6cdbf5fe251e8782f1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_RXIC_ICTT_MASK</b>&#160;&#160;&#160;(0xFFFFU)</td></tr>
<tr class="separator:gad2565e6daee29f6cdbf5fe251e8782f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c7a1df80c8445b56cb180b5c850c958"><td class="memItemLeft" align="right" valign="top"><a id="ga0c7a1df80c8445b56cb180b5c850c958"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_RXIC_ICTT_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga0c7a1df80c8445b56cb180b5c850c958"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae306afbcd134e0ad5e2297da05114ff4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ENET__Register__Masks.html#gae306afbcd134e0ad5e2297da05114ff4">ENET_RXIC_ICTT</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_RXIC_ICTT_SHIFT)) &amp; ENET_RXIC_ICTT_MASK)</td></tr>
<tr class="separator:gae306afbcd134e0ad5e2297da05114ff4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga748b6f50df1664a2c3b15c415397a269"><td class="memItemLeft" align="right" valign="top"><a id="ga748b6f50df1664a2c3b15c415397a269"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_RXIC_ICFT_MASK</b>&#160;&#160;&#160;(0xFF00000U)</td></tr>
<tr class="separator:ga748b6f50df1664a2c3b15c415397a269"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf525e71518272b2abe3a048682e47e30"><td class="memItemLeft" align="right" valign="top"><a id="gaf525e71518272b2abe3a048682e47e30"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_RXIC_ICFT_SHIFT</b>&#160;&#160;&#160;(20U)</td></tr>
<tr class="separator:gaf525e71518272b2abe3a048682e47e30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa0f2bb869d66999fa273d7b638ae66b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ENET__Register__Masks.html#gaa0f2bb869d66999fa273d7b638ae66b6">ENET_RXIC_ICFT</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_RXIC_ICFT_SHIFT)) &amp; ENET_RXIC_ICFT_MASK)</td></tr>
<tr class="separator:gaa0f2bb869d66999fa273d7b638ae66b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ccc46e7b1c84a72e246bfb4f10e8e64"><td class="memItemLeft" align="right" valign="top"><a id="ga7ccc46e7b1c84a72e246bfb4f10e8e64"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_RXIC_ICCS_MASK</b>&#160;&#160;&#160;(0x40000000U)</td></tr>
<tr class="separator:ga7ccc46e7b1c84a72e246bfb4f10e8e64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7285c0833e7f659bf90555a5f974cd12"><td class="memItemLeft" align="right" valign="top"><a id="ga7285c0833e7f659bf90555a5f974cd12"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_RXIC_ICCS_SHIFT</b>&#160;&#160;&#160;(30U)</td></tr>
<tr class="separator:ga7285c0833e7f659bf90555a5f974cd12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f479ebcd3b58c2b8ee77da62d21d5fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ENET__Register__Masks.html#ga0f479ebcd3b58c2b8ee77da62d21d5fc">ENET_RXIC_ICCS</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_RXIC_ICCS_SHIFT)) &amp; ENET_RXIC_ICCS_MASK)</td></tr>
<tr class="separator:ga0f479ebcd3b58c2b8ee77da62d21d5fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabece46f22c75f96ef85b0d3ab4bccf2a"><td class="memItemLeft" align="right" valign="top"><a id="gabece46f22c75f96ef85b0d3ab4bccf2a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_RXIC_ICEN_MASK</b>&#160;&#160;&#160;(0x80000000U)</td></tr>
<tr class="separator:gabece46f22c75f96ef85b0d3ab4bccf2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaecf1173e9b34f9e9781e3375951cd534"><td class="memItemLeft" align="right" valign="top"><a id="gaecf1173e9b34f9e9781e3375951cd534"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_RXIC_ICEN_SHIFT</b>&#160;&#160;&#160;(31U)</td></tr>
<tr class="separator:gaecf1173e9b34f9e9781e3375951cd534"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab84cf7f2acdd814eed17294e26fcae3a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ENET__Register__Masks.html#gab84cf7f2acdd814eed17294e26fcae3a">ENET_RXIC_ICEN</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_RXIC_ICEN_SHIFT)) &amp; ENET_RXIC_ICEN_MASK)</td></tr>
<tr class="separator:gab84cf7f2acdd814eed17294e26fcae3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">IAUR - Descriptor Individual Upper Address Register</h2></td></tr>
<tr class="memitem:ga2883158c5de2f27f29274ce0251b2f81"><td class="memItemLeft" align="right" valign="top"><a id="ga2883158c5de2f27f29274ce0251b2f81"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_IAUR_IADDR1_MASK</b>&#160;&#160;&#160;(0xFFFFFFFFU)</td></tr>
<tr class="separator:ga2883158c5de2f27f29274ce0251b2f81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga305ef40dd7fb1f6e7e0f4ba815db5210"><td class="memItemLeft" align="right" valign="top"><a id="ga305ef40dd7fb1f6e7e0f4ba815db5210"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_IAUR_IADDR1_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga305ef40dd7fb1f6e7e0f4ba815db5210"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga43bd5e0645a476549c8662de0249e426"><td class="memItemLeft" align="right" valign="top"><a id="ga43bd5e0645a476549c8662de0249e426"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_IAUR_IADDR1</b>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_IAUR_IADDR1_SHIFT)) &amp; ENET_IAUR_IADDR1_MASK)</td></tr>
<tr class="separator:ga43bd5e0645a476549c8662de0249e426"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">IALR - Descriptor Individual Lower Address Register</h2></td></tr>
<tr class="memitem:gae646937c25a2d20a02a2afc7937f9f97"><td class="memItemLeft" align="right" valign="top"><a id="gae646937c25a2d20a02a2afc7937f9f97"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_IALR_IADDR2_MASK</b>&#160;&#160;&#160;(0xFFFFFFFFU)</td></tr>
<tr class="separator:gae646937c25a2d20a02a2afc7937f9f97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadbb5d746c302629f7ed6dab197c0ed89"><td class="memItemLeft" align="right" valign="top"><a id="gadbb5d746c302629f7ed6dab197c0ed89"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_IALR_IADDR2_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gadbb5d746c302629f7ed6dab197c0ed89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga18aa21555b866b9c80f3e29a43b650cc"><td class="memItemLeft" align="right" valign="top"><a id="ga18aa21555b866b9c80f3e29a43b650cc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_IALR_IADDR2</b>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_IALR_IADDR2_SHIFT)) &amp; ENET_IALR_IADDR2_MASK)</td></tr>
<tr class="separator:ga18aa21555b866b9c80f3e29a43b650cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">GAUR - Descriptor Group Upper Address Register</h2></td></tr>
<tr class="memitem:ga6ae8043e613c7d0e8962e60b02b9bb04"><td class="memItemLeft" align="right" valign="top"><a id="ga6ae8043e613c7d0e8962e60b02b9bb04"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_GAUR_GADDR1_MASK</b>&#160;&#160;&#160;(0xFFFFFFFFU)</td></tr>
<tr class="separator:ga6ae8043e613c7d0e8962e60b02b9bb04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga38d4ad90575393e3e79e9436421a71b4"><td class="memItemLeft" align="right" valign="top"><a id="ga38d4ad90575393e3e79e9436421a71b4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_GAUR_GADDR1_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga38d4ad90575393e3e79e9436421a71b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga18686df13fea6ddef8e4e7583648df89"><td class="memItemLeft" align="right" valign="top"><a id="ga18686df13fea6ddef8e4e7583648df89"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_GAUR_GADDR1</b>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_GAUR_GADDR1_SHIFT)) &amp; ENET_GAUR_GADDR1_MASK)</td></tr>
<tr class="separator:ga18686df13fea6ddef8e4e7583648df89"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">GALR - Descriptor Group Lower Address Register</h2></td></tr>
<tr class="memitem:ga8e26a6cd7140a83bfb1209d2359f3442"><td class="memItemLeft" align="right" valign="top"><a id="ga8e26a6cd7140a83bfb1209d2359f3442"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_GALR_GADDR2_MASK</b>&#160;&#160;&#160;(0xFFFFFFFFU)</td></tr>
<tr class="separator:ga8e26a6cd7140a83bfb1209d2359f3442"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga972b44abee90b40667709db22c6263a1"><td class="memItemLeft" align="right" valign="top"><a id="ga972b44abee90b40667709db22c6263a1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_GALR_GADDR2_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga972b44abee90b40667709db22c6263a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac34b31c0ced54db9a6d54a2ba5151cad"><td class="memItemLeft" align="right" valign="top"><a id="gac34b31c0ced54db9a6d54a2ba5151cad"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_GALR_GADDR2</b>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_GALR_GADDR2_SHIFT)) &amp; ENET_GALR_GADDR2_MASK)</td></tr>
<tr class="separator:gac34b31c0ced54db9a6d54a2ba5151cad"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">TFWR - Transmit FIFO Watermark Register</h2></td></tr>
<tr class="memitem:gabf947dfd1da7311bb46602d7415a343d"><td class="memItemLeft" align="right" valign="top"><a id="gabf947dfd1da7311bb46602d7415a343d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_TFWR_TFWR_MASK</b>&#160;&#160;&#160;(0x3FU)</td></tr>
<tr class="separator:gabf947dfd1da7311bb46602d7415a343d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga20649e66e27490be23302b4c87e979b8"><td class="memItemLeft" align="right" valign="top"><a id="ga20649e66e27490be23302b4c87e979b8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_TFWR_TFWR_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga20649e66e27490be23302b4c87e979b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga577c730841ebdcb31dad8bf4a8d864bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ENET__Register__Masks.html#ga577c730841ebdcb31dad8bf4a8d864bb">ENET_TFWR_TFWR</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_TFWR_TFWR_SHIFT)) &amp; ENET_TFWR_TFWR_MASK)</td></tr>
<tr class="separator:ga577c730841ebdcb31dad8bf4a8d864bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafbad9065556d81ffdbabd31915eb15b9"><td class="memItemLeft" align="right" valign="top"><a id="gafbad9065556d81ffdbabd31915eb15b9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_TFWR_STRFWD_MASK</b>&#160;&#160;&#160;(0x100U)</td></tr>
<tr class="separator:gafbad9065556d81ffdbabd31915eb15b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b3c1b7265098b5395df3ed3679058a0"><td class="memItemLeft" align="right" valign="top"><a id="ga4b3c1b7265098b5395df3ed3679058a0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_TFWR_STRFWD_SHIFT</b>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga4b3c1b7265098b5395df3ed3679058a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb8456e0b24289107e8d85911cb5b4af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ENET__Register__Masks.html#gafb8456e0b24289107e8d85911cb5b4af">ENET_TFWR_STRFWD</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_TFWR_STRFWD_SHIFT)) &amp; ENET_TFWR_STRFWD_MASK)</td></tr>
<tr class="separator:gafb8456e0b24289107e8d85911cb5b4af"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">RDSR - Receive Descriptor Ring Start Register</h2></td></tr>
<tr class="memitem:gab49b1d2ba8d51579828593849f9f9f0d"><td class="memItemLeft" align="right" valign="top"><a id="gab49b1d2ba8d51579828593849f9f9f0d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_RDSR_R_DES_START_MASK</b>&#160;&#160;&#160;(0xFFFFFFF8U)</td></tr>
<tr class="separator:gab49b1d2ba8d51579828593849f9f9f0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1afaef178575034556d8e580d5fe0c84"><td class="memItemLeft" align="right" valign="top"><a id="ga1afaef178575034556d8e580d5fe0c84"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_RDSR_R_DES_START_SHIFT</b>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:ga1afaef178575034556d8e580d5fe0c84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga49d871cbe8f6320beb777362b427fea6"><td class="memItemLeft" align="right" valign="top"><a id="ga49d871cbe8f6320beb777362b427fea6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_RDSR_R_DES_START</b>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_RDSR_R_DES_START_SHIFT)) &amp; ENET_RDSR_R_DES_START_MASK)</td></tr>
<tr class="separator:ga49d871cbe8f6320beb777362b427fea6"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">TDSR - Transmit Buffer Descriptor Ring Start Register</h2></td></tr>
<tr class="memitem:ga0fd3699cfea6036741e57fde2c14259b"><td class="memItemLeft" align="right" valign="top"><a id="ga0fd3699cfea6036741e57fde2c14259b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_TDSR_X_DES_START_MASK</b>&#160;&#160;&#160;(0xFFFFFFF8U)</td></tr>
<tr class="separator:ga0fd3699cfea6036741e57fde2c14259b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga46f0734fb316af30bafaaaf1f33cc24a"><td class="memItemLeft" align="right" valign="top"><a id="ga46f0734fb316af30bafaaaf1f33cc24a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_TDSR_X_DES_START_SHIFT</b>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:ga46f0734fb316af30bafaaaf1f33cc24a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga53841baf2c5ce76e02763f85cb9bca43"><td class="memItemLeft" align="right" valign="top"><a id="ga53841baf2c5ce76e02763f85cb9bca43"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_TDSR_X_DES_START</b>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_TDSR_X_DES_START_SHIFT)) &amp; ENET_TDSR_X_DES_START_MASK)</td></tr>
<tr class="separator:ga53841baf2c5ce76e02763f85cb9bca43"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">MRBR - Maximum Receive Buffer Size Register</h2></td></tr>
<tr class="memitem:ga376edb2860d9c55545ca78616f7d81f3"><td class="memItemLeft" align="right" valign="top"><a id="ga376edb2860d9c55545ca78616f7d81f3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_MRBR_R_BUF_SIZE_MASK</b>&#160;&#160;&#160;(0x3FF0U)</td></tr>
<tr class="separator:ga376edb2860d9c55545ca78616f7d81f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga97d12f7cd393b851484d3bbdcd4614b2"><td class="memItemLeft" align="right" valign="top"><a id="ga97d12f7cd393b851484d3bbdcd4614b2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_MRBR_R_BUF_SIZE_SHIFT</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga97d12f7cd393b851484d3bbdcd4614b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga236137ed06ec6b5e9bab8e945351da71"><td class="memItemLeft" align="right" valign="top"><a id="ga236137ed06ec6b5e9bab8e945351da71"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_MRBR_R_BUF_SIZE</b>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_MRBR_R_BUF_SIZE_SHIFT)) &amp; ENET_MRBR_R_BUF_SIZE_MASK)</td></tr>
<tr class="separator:ga236137ed06ec6b5e9bab8e945351da71"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">RSFL - Receive FIFO Section Full Threshold</h2></td></tr>
<tr class="memitem:ga415bf81c3a615e8ee3c7cd5dddc5a9a2"><td class="memItemLeft" align="right" valign="top"><a id="ga415bf81c3a615e8ee3c7cd5dddc5a9a2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_RSFL_RX_SECTION_FULL_MASK</b>&#160;&#160;&#160;(0xFFU)</td></tr>
<tr class="separator:ga415bf81c3a615e8ee3c7cd5dddc5a9a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d10ff4a7b7abbe2f089ccc4dddcdd46"><td class="memItemLeft" align="right" valign="top"><a id="ga8d10ff4a7b7abbe2f089ccc4dddcdd46"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_RSFL_RX_SECTION_FULL_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga8d10ff4a7b7abbe2f089ccc4dddcdd46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8fab46c0b08cc69ffba1bdce893dc57e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ENET__Register__Masks.html#ga8fab46c0b08cc69ffba1bdce893dc57e">ENET_RSFL_RX_SECTION_FULL</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_RSFL_RX_SECTION_FULL_SHIFT)) &amp; ENET_RSFL_RX_SECTION_FULL_MASK)</td></tr>
<tr class="separator:ga8fab46c0b08cc69ffba1bdce893dc57e"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">RSEM - Receive FIFO Section Empty Threshold</h2></td></tr>
<tr class="memitem:ga7efbed880ef6db92d0b5afa9584e4a55"><td class="memItemLeft" align="right" valign="top"><a id="ga7efbed880ef6db92d0b5afa9584e4a55"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_RSEM_RX_SECTION_EMPTY_MASK</b>&#160;&#160;&#160;(0xFFU)</td></tr>
<tr class="separator:ga7efbed880ef6db92d0b5afa9584e4a55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd36b25a63e3ac019e1d718bb419f6b0"><td class="memItemLeft" align="right" valign="top"><a id="gabd36b25a63e3ac019e1d718bb419f6b0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_RSEM_RX_SECTION_EMPTY_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gabd36b25a63e3ac019e1d718bb419f6b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac9332cfad9880fac4809423931950e77"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ENET__Register__Masks.html#gac9332cfad9880fac4809423931950e77">ENET_RSEM_RX_SECTION_EMPTY</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_RSEM_RX_SECTION_EMPTY_SHIFT)) &amp; ENET_RSEM_RX_SECTION_EMPTY_MASK)</td></tr>
<tr class="separator:gac9332cfad9880fac4809423931950e77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c9b27e42f02634896fac03a23270054"><td class="memItemLeft" align="right" valign="top"><a id="ga2c9b27e42f02634896fac03a23270054"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_RSEM_STAT_SECTION_EMPTY_MASK</b>&#160;&#160;&#160;(0x1F0000U)</td></tr>
<tr class="separator:ga2c9b27e42f02634896fac03a23270054"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f6252fe71d82a4e4085cd0acf6893f8"><td class="memItemLeft" align="right" valign="top"><a id="ga4f6252fe71d82a4e4085cd0acf6893f8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_RSEM_STAT_SECTION_EMPTY_SHIFT</b>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:ga4f6252fe71d82a4e4085cd0acf6893f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadc4c382b7cc6428be891cdb2ed74a688"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ENET__Register__Masks.html#gadc4c382b7cc6428be891cdb2ed74a688">ENET_RSEM_STAT_SECTION_EMPTY</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_RSEM_STAT_SECTION_EMPTY_SHIFT)) &amp; ENET_RSEM_STAT_SECTION_EMPTY_MASK)</td></tr>
<tr class="separator:gadc4c382b7cc6428be891cdb2ed74a688"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">RAEM - Receive FIFO Almost Empty Threshold</h2></td></tr>
<tr class="memitem:ga37982efb14bcd40ca10c696e7368dce2"><td class="memItemLeft" align="right" valign="top"><a id="ga37982efb14bcd40ca10c696e7368dce2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_RAEM_RX_ALMOST_EMPTY_MASK</b>&#160;&#160;&#160;(0xFFU)</td></tr>
<tr class="separator:ga37982efb14bcd40ca10c696e7368dce2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad89e89d3db86bdebd82cba2f2994e4df"><td class="memItemLeft" align="right" valign="top"><a id="gad89e89d3db86bdebd82cba2f2994e4df"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_RAEM_RX_ALMOST_EMPTY_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gad89e89d3db86bdebd82cba2f2994e4df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf15ad096303b974696f055666297cf38"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ENET__Register__Masks.html#gaf15ad096303b974696f055666297cf38">ENET_RAEM_RX_ALMOST_EMPTY</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_RAEM_RX_ALMOST_EMPTY_SHIFT)) &amp; ENET_RAEM_RX_ALMOST_EMPTY_MASK)</td></tr>
<tr class="separator:gaf15ad096303b974696f055666297cf38"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">RAFL - Receive FIFO Almost Full Threshold</h2></td></tr>
<tr class="memitem:ga3b79bb95900a65117a1e64a98e0ca741"><td class="memItemLeft" align="right" valign="top"><a id="ga3b79bb95900a65117a1e64a98e0ca741"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_RAFL_RX_ALMOST_FULL_MASK</b>&#160;&#160;&#160;(0xFFU)</td></tr>
<tr class="separator:ga3b79bb95900a65117a1e64a98e0ca741"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b190ba30467b67b3d17589f3f193475"><td class="memItemLeft" align="right" valign="top"><a id="ga3b190ba30467b67b3d17589f3f193475"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_RAFL_RX_ALMOST_FULL_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga3b190ba30467b67b3d17589f3f193475"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab63ee8b6dcb24483573b2ef4d95c09e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ENET__Register__Masks.html#gab63ee8b6dcb24483573b2ef4d95c09e9">ENET_RAFL_RX_ALMOST_FULL</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_RAFL_RX_ALMOST_FULL_SHIFT)) &amp; ENET_RAFL_RX_ALMOST_FULL_MASK)</td></tr>
<tr class="separator:gab63ee8b6dcb24483573b2ef4d95c09e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">TSEM - Transmit FIFO Section Empty Threshold</h2></td></tr>
<tr class="memitem:ga2e0f28c4f62db96b87ef5ad97474613d"><td class="memItemLeft" align="right" valign="top"><a id="ga2e0f28c4f62db96b87ef5ad97474613d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_TSEM_TX_SECTION_EMPTY_MASK</b>&#160;&#160;&#160;(0xFFU)</td></tr>
<tr class="separator:ga2e0f28c4f62db96b87ef5ad97474613d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga246af0bfb3c58b0af12dc0baf7142256"><td class="memItemLeft" align="right" valign="top"><a id="ga246af0bfb3c58b0af12dc0baf7142256"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_TSEM_TX_SECTION_EMPTY_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga246af0bfb3c58b0af12dc0baf7142256"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade2d164f1caaf77f9495ef0a25067e7e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ENET__Register__Masks.html#gade2d164f1caaf77f9495ef0a25067e7e">ENET_TSEM_TX_SECTION_EMPTY</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_TSEM_TX_SECTION_EMPTY_SHIFT)) &amp; ENET_TSEM_TX_SECTION_EMPTY_MASK)</td></tr>
<tr class="separator:gade2d164f1caaf77f9495ef0a25067e7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">TAEM - Transmit FIFO Almost Empty Threshold</h2></td></tr>
<tr class="memitem:ga477a6ff29213fd6111ad7c072547a40d"><td class="memItemLeft" align="right" valign="top"><a id="ga477a6ff29213fd6111ad7c072547a40d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_TAEM_TX_ALMOST_EMPTY_MASK</b>&#160;&#160;&#160;(0xFFU)</td></tr>
<tr class="separator:ga477a6ff29213fd6111ad7c072547a40d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c41b19807f3598aa5cee0bf72c6c03f"><td class="memItemLeft" align="right" valign="top"><a id="ga7c41b19807f3598aa5cee0bf72c6c03f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_TAEM_TX_ALMOST_EMPTY_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga7c41b19807f3598aa5cee0bf72c6c03f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga985ae361e883de48b09f629a84cff541"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ENET__Register__Masks.html#ga985ae361e883de48b09f629a84cff541">ENET_TAEM_TX_ALMOST_EMPTY</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_TAEM_TX_ALMOST_EMPTY_SHIFT)) &amp; ENET_TAEM_TX_ALMOST_EMPTY_MASK)</td></tr>
<tr class="separator:ga985ae361e883de48b09f629a84cff541"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">TAFL - Transmit FIFO Almost Full Threshold</h2></td></tr>
<tr class="memitem:gae28ae12fc0e108d7d8d82efce1d3d016"><td class="memItemLeft" align="right" valign="top"><a id="gae28ae12fc0e108d7d8d82efce1d3d016"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_TAFL_TX_ALMOST_FULL_MASK</b>&#160;&#160;&#160;(0xFFU)</td></tr>
<tr class="separator:gae28ae12fc0e108d7d8d82efce1d3d016"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8667ed29a0d85d764598142ed22744c9"><td class="memItemLeft" align="right" valign="top"><a id="ga8667ed29a0d85d764598142ed22744c9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_TAFL_TX_ALMOST_FULL_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga8667ed29a0d85d764598142ed22744c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae7c579eb1b431bcaa54c840755d9dea0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ENET__Register__Masks.html#gae7c579eb1b431bcaa54c840755d9dea0">ENET_TAFL_TX_ALMOST_FULL</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_TAFL_TX_ALMOST_FULL_SHIFT)) &amp; ENET_TAFL_TX_ALMOST_FULL_MASK)</td></tr>
<tr class="separator:gae7c579eb1b431bcaa54c840755d9dea0"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">TIPG - Transmit Inter-Packet Gap</h2></td></tr>
<tr class="memitem:ga762834c2d579052c47b81ddf501514e1"><td class="memItemLeft" align="right" valign="top"><a id="ga762834c2d579052c47b81ddf501514e1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_TIPG_IPG_MASK</b>&#160;&#160;&#160;(0x1FU)</td></tr>
<tr class="separator:ga762834c2d579052c47b81ddf501514e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabab61fb9b318b0019d086418cc90f1f7"><td class="memItemLeft" align="right" valign="top"><a id="gabab61fb9b318b0019d086418cc90f1f7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_TIPG_IPG_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gabab61fb9b318b0019d086418cc90f1f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7414200ac00eb81e47fa4f8edf6dbc68"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ENET__Register__Masks.html#ga7414200ac00eb81e47fa4f8edf6dbc68">ENET_TIPG_IPG</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_TIPG_IPG_SHIFT)) &amp; ENET_TIPG_IPG_MASK)</td></tr>
<tr class="separator:ga7414200ac00eb81e47fa4f8edf6dbc68"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">FTRL - Frame Truncation Length</h2></td></tr>
<tr class="memitem:ga05457257c070632d99a2691b0859b4a9"><td class="memItemLeft" align="right" valign="top"><a id="ga05457257c070632d99a2691b0859b4a9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_FTRL_TRUNC_FL_MASK</b>&#160;&#160;&#160;(0x3FFFU)</td></tr>
<tr class="separator:ga05457257c070632d99a2691b0859b4a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabde46c4ee41f8745b475d4d715455332"><td class="memItemLeft" align="right" valign="top"><a id="gabde46c4ee41f8745b475d4d715455332"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_FTRL_TRUNC_FL_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gabde46c4ee41f8745b475d4d715455332"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga82b2ab08109ba85730009d0705983cb1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ENET__Register__Masks.html#ga82b2ab08109ba85730009d0705983cb1">ENET_FTRL_TRUNC_FL</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_FTRL_TRUNC_FL_SHIFT)) &amp; ENET_FTRL_TRUNC_FL_MASK)</td></tr>
<tr class="separator:ga82b2ab08109ba85730009d0705983cb1"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">TACC - Transmit Accelerator Function Configuration</h2></td></tr>
<tr class="memitem:ga88e7d546b2d5198aaecb2755eeaca679"><td class="memItemLeft" align="right" valign="top"><a id="ga88e7d546b2d5198aaecb2755eeaca679"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_TACC_SHIFT16_MASK</b>&#160;&#160;&#160;(0x1U)</td></tr>
<tr class="separator:ga88e7d546b2d5198aaecb2755eeaca679"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad6be72a0d8613b7d2e2a173821caf724"><td class="memItemLeft" align="right" valign="top"><a id="gad6be72a0d8613b7d2e2a173821caf724"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_TACC_SHIFT16_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gad6be72a0d8613b7d2e2a173821caf724"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga10766fc4a1f7bfd05bca5187f5e6aa2d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ENET__Register__Masks.html#ga10766fc4a1f7bfd05bca5187f5e6aa2d">ENET_TACC_SHIFT16</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_TACC_SHIFT16_SHIFT)) &amp; ENET_TACC_SHIFT16_MASK)</td></tr>
<tr class="separator:ga10766fc4a1f7bfd05bca5187f5e6aa2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae79332fd3040e628268621a4525f8ce1"><td class="memItemLeft" align="right" valign="top"><a id="gae79332fd3040e628268621a4525f8ce1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_TACC_IPCHK_MASK</b>&#160;&#160;&#160;(0x8U)</td></tr>
<tr class="separator:gae79332fd3040e628268621a4525f8ce1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf007c15a11d87397188a6d940575309f"><td class="memItemLeft" align="right" valign="top"><a id="gaf007c15a11d87397188a6d940575309f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_TACC_IPCHK_SHIFT</b>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:gaf007c15a11d87397188a6d940575309f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac7b5a8ff02a50330d14ddb1b74964e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ENET__Register__Masks.html#gaac7b5a8ff02a50330d14ddb1b74964e1">ENET_TACC_IPCHK</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_TACC_IPCHK_SHIFT)) &amp; ENET_TACC_IPCHK_MASK)</td></tr>
<tr class="separator:gaac7b5a8ff02a50330d14ddb1b74964e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad5d647fe5be39e4571d94f84415f4613"><td class="memItemLeft" align="right" valign="top"><a id="gad5d647fe5be39e4571d94f84415f4613"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_TACC_PROCHK_MASK</b>&#160;&#160;&#160;(0x10U)</td></tr>
<tr class="separator:gad5d647fe5be39e4571d94f84415f4613"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ab45d57f4375fd64bc08ca9cb53341b"><td class="memItemLeft" align="right" valign="top"><a id="ga1ab45d57f4375fd64bc08ca9cb53341b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_TACC_PROCHK_SHIFT</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga1ab45d57f4375fd64bc08ca9cb53341b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac97bc66334d681b22a2e66614d0f0900"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ENET__Register__Masks.html#gac97bc66334d681b22a2e66614d0f0900">ENET_TACC_PROCHK</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_TACC_PROCHK_SHIFT)) &amp; ENET_TACC_PROCHK_MASK)</td></tr>
<tr class="separator:gac97bc66334d681b22a2e66614d0f0900"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">RACC - Receive Accelerator Function Configuration</h2></td></tr>
<tr class="memitem:gafe0e825e683582136a9e9c723b59119a"><td class="memItemLeft" align="right" valign="top"><a id="gafe0e825e683582136a9e9c723b59119a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_RACC_PADREM_MASK</b>&#160;&#160;&#160;(0x1U)</td></tr>
<tr class="separator:gafe0e825e683582136a9e9c723b59119a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad53cc0a7d4324a869efd43688f6bb88e"><td class="memItemLeft" align="right" valign="top"><a id="gad53cc0a7d4324a869efd43688f6bb88e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_RACC_PADREM_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gad53cc0a7d4324a869efd43688f6bb88e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e7a1a1f2dfcbc219403e8aa2fd32f45"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ENET__Register__Masks.html#ga8e7a1a1f2dfcbc219403e8aa2fd32f45">ENET_RACC_PADREM</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_RACC_PADREM_SHIFT)) &amp; ENET_RACC_PADREM_MASK)</td></tr>
<tr class="separator:ga8e7a1a1f2dfcbc219403e8aa2fd32f45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa80ccc3df7b2b157efa6363fa2cbb66f"><td class="memItemLeft" align="right" valign="top"><a id="gaa80ccc3df7b2b157efa6363fa2cbb66f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_RACC_IPDIS_MASK</b>&#160;&#160;&#160;(0x2U)</td></tr>
<tr class="separator:gaa80ccc3df7b2b157efa6363fa2cbb66f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacdb8d85ecbbc4e98709f880277fd4e3c"><td class="memItemLeft" align="right" valign="top"><a id="gacdb8d85ecbbc4e98709f880277fd4e3c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_RACC_IPDIS_SHIFT</b>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:gacdb8d85ecbbc4e98709f880277fd4e3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d1116e4f9d9b1265fea900b984167d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ENET__Register__Masks.html#ga2d1116e4f9d9b1265fea900b984167d9">ENET_RACC_IPDIS</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_RACC_IPDIS_SHIFT)) &amp; ENET_RACC_IPDIS_MASK)</td></tr>
<tr class="separator:ga2d1116e4f9d9b1265fea900b984167d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga853ee7c551a69a87b8bb9feb9e6bcd42"><td class="memItemLeft" align="right" valign="top"><a id="ga853ee7c551a69a87b8bb9feb9e6bcd42"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_RACC_PRODIS_MASK</b>&#160;&#160;&#160;(0x4U)</td></tr>
<tr class="separator:ga853ee7c551a69a87b8bb9feb9e6bcd42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5fc6d1cec21b565a6c3a6fba5b9b61a4"><td class="memItemLeft" align="right" valign="top"><a id="ga5fc6d1cec21b565a6c3a6fba5b9b61a4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_RACC_PRODIS_SHIFT</b>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga5fc6d1cec21b565a6c3a6fba5b9b61a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga58929dc293f313e3ca2fe570dd549f14"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ENET__Register__Masks.html#ga58929dc293f313e3ca2fe570dd549f14">ENET_RACC_PRODIS</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_RACC_PRODIS_SHIFT)) &amp; ENET_RACC_PRODIS_MASK)</td></tr>
<tr class="separator:ga58929dc293f313e3ca2fe570dd549f14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga591e216898eadc84023405031bd74543"><td class="memItemLeft" align="right" valign="top"><a id="ga591e216898eadc84023405031bd74543"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_RACC_LINEDIS_MASK</b>&#160;&#160;&#160;(0x40U)</td></tr>
<tr class="separator:ga591e216898eadc84023405031bd74543"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga64a03ab6a1228c5c8f9cad7d7b9444da"><td class="memItemLeft" align="right" valign="top"><a id="ga64a03ab6a1228c5c8f9cad7d7b9444da"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_RACC_LINEDIS_SHIFT</b>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:ga64a03ab6a1228c5c8f9cad7d7b9444da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga145e64410ed82a6263ac27a0d8394461"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ENET__Register__Masks.html#ga145e64410ed82a6263ac27a0d8394461">ENET_RACC_LINEDIS</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_RACC_LINEDIS_SHIFT)) &amp; ENET_RACC_LINEDIS_MASK)</td></tr>
<tr class="separator:ga145e64410ed82a6263ac27a0d8394461"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac74a3eea05cf48034e6891edbbf92428"><td class="memItemLeft" align="right" valign="top"><a id="gac74a3eea05cf48034e6891edbbf92428"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_RACC_SHIFT16_MASK</b>&#160;&#160;&#160;(0x80U)</td></tr>
<tr class="separator:gac74a3eea05cf48034e6891edbbf92428"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa96c07fba3d15bc1cdd32bd4f7b94998"><td class="memItemLeft" align="right" valign="top"><a id="gaa96c07fba3d15bc1cdd32bd4f7b94998"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_RACC_SHIFT16_SHIFT</b>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:gaa96c07fba3d15bc1cdd32bd4f7b94998"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf12b174b07f9fc047e72dce4f0b13e79"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ENET__Register__Masks.html#gaf12b174b07f9fc047e72dce4f0b13e79">ENET_RACC_SHIFT16</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_RACC_SHIFT16_SHIFT)) &amp; ENET_RACC_SHIFT16_MASK)</td></tr>
<tr class="separator:gaf12b174b07f9fc047e72dce4f0b13e79"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">RMON_T_PACKETS - Tx Packet Count Statistic Register</h2></td></tr>
<tr class="memitem:gaae18bf5610b11cd5c5418e426bfc9faf"><td class="memItemLeft" align="right" valign="top"><a id="gaae18bf5610b11cd5c5418e426bfc9faf"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_RMON_T_PACKETS_TXPKTS_MASK</b>&#160;&#160;&#160;(0xFFFFU)</td></tr>
<tr class="separator:gaae18bf5610b11cd5c5418e426bfc9faf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaedbb5b49e8c1f579fb37ff45c77739b1"><td class="memItemLeft" align="right" valign="top"><a id="gaedbb5b49e8c1f579fb37ff45c77739b1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_RMON_T_PACKETS_TXPKTS_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gaedbb5b49e8c1f579fb37ff45c77739b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e671cdf2c95c8dfd6c9260b47360901"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ENET__Register__Masks.html#ga8e671cdf2c95c8dfd6c9260b47360901">ENET_RMON_T_PACKETS_TXPKTS</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_RMON_T_PACKETS_TXPKTS_SHIFT)) &amp; ENET_RMON_T_PACKETS_TXPKTS_MASK)</td></tr>
<tr class="separator:ga8e671cdf2c95c8dfd6c9260b47360901"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">RMON_T_BC_PKT - Tx Broadcast Packets Statistic Register</h2></td></tr>
<tr class="memitem:ga025847a04f4151ea174abb193896779d"><td class="memItemLeft" align="right" valign="top"><a id="ga025847a04f4151ea174abb193896779d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_RMON_T_BC_PKT_TXPKTS_MASK</b>&#160;&#160;&#160;(0xFFFFU)</td></tr>
<tr class="separator:ga025847a04f4151ea174abb193896779d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga85a6d86c558cd12bad95c0bd1fa9ac42"><td class="memItemLeft" align="right" valign="top"><a id="ga85a6d86c558cd12bad95c0bd1fa9ac42"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_RMON_T_BC_PKT_TXPKTS_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga85a6d86c558cd12bad95c0bd1fa9ac42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga44c8eef437f06566360fde04150c385c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ENET__Register__Masks.html#ga44c8eef437f06566360fde04150c385c">ENET_RMON_T_BC_PKT_TXPKTS</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_RMON_T_BC_PKT_TXPKTS_SHIFT)) &amp; ENET_RMON_T_BC_PKT_TXPKTS_MASK)</td></tr>
<tr class="separator:ga44c8eef437f06566360fde04150c385c"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">RMON_T_MC_PKT - Tx Multicast Packets Statistic Register</h2></td></tr>
<tr class="memitem:gaf3856023c28aa2585937b9b2e3e46fcd"><td class="memItemLeft" align="right" valign="top"><a id="gaf3856023c28aa2585937b9b2e3e46fcd"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_RMON_T_MC_PKT_TXPKTS_MASK</b>&#160;&#160;&#160;(0xFFFFU)</td></tr>
<tr class="separator:gaf3856023c28aa2585937b9b2e3e46fcd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b480910d2725a8c75b23a0327898400"><td class="memItemLeft" align="right" valign="top"><a id="ga5b480910d2725a8c75b23a0327898400"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_RMON_T_MC_PKT_TXPKTS_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga5b480910d2725a8c75b23a0327898400"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb7fa6647506149367368bd1abcdc94e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ENET__Register__Masks.html#gacb7fa6647506149367368bd1abcdc94e">ENET_RMON_T_MC_PKT_TXPKTS</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_RMON_T_MC_PKT_TXPKTS_SHIFT)) &amp; ENET_RMON_T_MC_PKT_TXPKTS_MASK)</td></tr>
<tr class="separator:gacb7fa6647506149367368bd1abcdc94e"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">RMON_T_CRC_ALIGN - Tx Packets with CRC/Align Error Statistic Register</h2></td></tr>
<tr class="memitem:gacccd1e251e3c6aa0159af65a0aee2772"><td class="memItemLeft" align="right" valign="top"><a id="gacccd1e251e3c6aa0159af65a0aee2772"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_RMON_T_CRC_ALIGN_TXPKTS_MASK</b>&#160;&#160;&#160;(0xFFFFU)</td></tr>
<tr class="separator:gacccd1e251e3c6aa0159af65a0aee2772"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2736c6ffc11baa5ce09a120c967841e1"><td class="memItemLeft" align="right" valign="top"><a id="ga2736c6ffc11baa5ce09a120c967841e1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_RMON_T_CRC_ALIGN_TXPKTS_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga2736c6ffc11baa5ce09a120c967841e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga46c296756912f29ddce9f6c181f6790d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ENET__Register__Masks.html#ga46c296756912f29ddce9f6c181f6790d">ENET_RMON_T_CRC_ALIGN_TXPKTS</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_RMON_T_CRC_ALIGN_TXPKTS_SHIFT)) &amp; ENET_RMON_T_CRC_ALIGN_TXPKTS_MASK)</td></tr>
<tr class="separator:ga46c296756912f29ddce9f6c181f6790d"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">RMON_T_UNDERSIZE - Tx Packets Less Than Bytes and Good CRC Statistic Register</h2></td></tr>
<tr class="memitem:gac79ab5e21dda24e10c602a553f1096bb"><td class="memItemLeft" align="right" valign="top"><a id="gac79ab5e21dda24e10c602a553f1096bb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_RMON_T_UNDERSIZE_TXPKTS_MASK</b>&#160;&#160;&#160;(0xFFFFU)</td></tr>
<tr class="separator:gac79ab5e21dda24e10c602a553f1096bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e9b9d2818563f7ddb3d266af3e5bbfd"><td class="memItemLeft" align="right" valign="top"><a id="ga1e9b9d2818563f7ddb3d266af3e5bbfd"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_RMON_T_UNDERSIZE_TXPKTS_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga1e9b9d2818563f7ddb3d266af3e5bbfd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90299d138525aced7aee63953319e8f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ENET__Register__Masks.html#ga90299d138525aced7aee63953319e8f4">ENET_RMON_T_UNDERSIZE_TXPKTS</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_RMON_T_UNDERSIZE_TXPKTS_SHIFT)) &amp; ENET_RMON_T_UNDERSIZE_TXPKTS_MASK)</td></tr>
<tr class="separator:ga90299d138525aced7aee63953319e8f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">RMON_T_OVERSIZE - Tx Packets GT MAX_FL bytes and Good CRC Statistic Register</h2></td></tr>
<tr class="memitem:gac24da13e75404927ddc2e7a9f1dc9134"><td class="memItemLeft" align="right" valign="top"><a id="gac24da13e75404927ddc2e7a9f1dc9134"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_RMON_T_OVERSIZE_TXPKTS_MASK</b>&#160;&#160;&#160;(0xFFFFU)</td></tr>
<tr class="separator:gac24da13e75404927ddc2e7a9f1dc9134"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa57896dafe9204df8f2d835281f03114"><td class="memItemLeft" align="right" valign="top"><a id="gaa57896dafe9204df8f2d835281f03114"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_RMON_T_OVERSIZE_TXPKTS_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gaa57896dafe9204df8f2d835281f03114"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e08d883d3486d606c248666912ac051"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ENET__Register__Masks.html#ga5e08d883d3486d606c248666912ac051">ENET_RMON_T_OVERSIZE_TXPKTS</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_RMON_T_OVERSIZE_TXPKTS_SHIFT)) &amp; ENET_RMON_T_OVERSIZE_TXPKTS_MASK)</td></tr>
<tr class="separator:ga5e08d883d3486d606c248666912ac051"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">RMON_T_FRAG - Tx Packets Less Than 64 Bytes and Bad CRC Statistic Register</h2></td></tr>
<tr class="memitem:ga165675b1bc4ead102b209af312a64e30"><td class="memItemLeft" align="right" valign="top"><a id="ga165675b1bc4ead102b209af312a64e30"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_RMON_T_FRAG_TXPKTS_MASK</b>&#160;&#160;&#160;(0xFFFFU)</td></tr>
<tr class="separator:ga165675b1bc4ead102b209af312a64e30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaab8a0b71f5d34f28a4fc9c1cefd6c21"><td class="memItemLeft" align="right" valign="top"><a id="gaaab8a0b71f5d34f28a4fc9c1cefd6c21"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_RMON_T_FRAG_TXPKTS_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gaaab8a0b71f5d34f28a4fc9c1cefd6c21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga010507349cf682b907697293a4302774"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ENET__Register__Masks.html#ga010507349cf682b907697293a4302774">ENET_RMON_T_FRAG_TXPKTS</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_RMON_T_FRAG_TXPKTS_SHIFT)) &amp; ENET_RMON_T_FRAG_TXPKTS_MASK)</td></tr>
<tr class="separator:ga010507349cf682b907697293a4302774"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">RMON_T_JAB - Tx Packets Greater Than MAX_FL bytes and Bad CRC Statistic Register</h2></td></tr>
<tr class="memitem:ga94c366b90093533c7f2149d62fa72133"><td class="memItemLeft" align="right" valign="top"><a id="ga94c366b90093533c7f2149d62fa72133"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_RMON_T_JAB_TXPKTS_MASK</b>&#160;&#160;&#160;(0xFFFFU)</td></tr>
<tr class="separator:ga94c366b90093533c7f2149d62fa72133"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8ba73230f05449d87137e0a0c32d72a"><td class="memItemLeft" align="right" valign="top"><a id="gac8ba73230f05449d87137e0a0c32d72a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_RMON_T_JAB_TXPKTS_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gac8ba73230f05449d87137e0a0c32d72a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga708fa1bfbc3cf03da5b4beb7a24b8e67"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ENET__Register__Masks.html#ga708fa1bfbc3cf03da5b4beb7a24b8e67">ENET_RMON_T_JAB_TXPKTS</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_RMON_T_JAB_TXPKTS_SHIFT)) &amp; ENET_RMON_T_JAB_TXPKTS_MASK)</td></tr>
<tr class="separator:ga708fa1bfbc3cf03da5b4beb7a24b8e67"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">RMON_T_COL - Tx Collision Count Statistic Register</h2></td></tr>
<tr class="memitem:ga2acdc948ff9f17ae66ed9efd053cf3f4"><td class="memItemLeft" align="right" valign="top"><a id="ga2acdc948ff9f17ae66ed9efd053cf3f4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_RMON_T_COL_TXPKTS_MASK</b>&#160;&#160;&#160;(0xFFFFU)</td></tr>
<tr class="separator:ga2acdc948ff9f17ae66ed9efd053cf3f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga04f557da802770a52c52f3e7eda944de"><td class="memItemLeft" align="right" valign="top"><a id="ga04f557da802770a52c52f3e7eda944de"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_RMON_T_COL_TXPKTS_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga04f557da802770a52c52f3e7eda944de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e3dd240f2ffd82851fe62e850caa39a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ENET__Register__Masks.html#ga0e3dd240f2ffd82851fe62e850caa39a">ENET_RMON_T_COL_TXPKTS</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_RMON_T_COL_TXPKTS_SHIFT)) &amp; ENET_RMON_T_COL_TXPKTS_MASK)</td></tr>
<tr class="separator:ga0e3dd240f2ffd82851fe62e850caa39a"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">RMON_T_P64 - Tx 64-Byte Packets Statistic Register</h2></td></tr>
<tr class="memitem:ga1db32099fbc7f82b96894eceb27fadc7"><td class="memItemLeft" align="right" valign="top"><a id="ga1db32099fbc7f82b96894eceb27fadc7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_RMON_T_P64_TXPKTS_MASK</b>&#160;&#160;&#160;(0xFFFFU)</td></tr>
<tr class="separator:ga1db32099fbc7f82b96894eceb27fadc7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac06c1d984f1ef4f7fe433830c0c45398"><td class="memItemLeft" align="right" valign="top"><a id="gac06c1d984f1ef4f7fe433830c0c45398"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_RMON_T_P64_TXPKTS_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gac06c1d984f1ef4f7fe433830c0c45398"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabad226cdad5fe7803f060d4379980bd2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ENET__Register__Masks.html#gabad226cdad5fe7803f060d4379980bd2">ENET_RMON_T_P64_TXPKTS</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_RMON_T_P64_TXPKTS_SHIFT)) &amp; ENET_RMON_T_P64_TXPKTS_MASK)</td></tr>
<tr class="separator:gabad226cdad5fe7803f060d4379980bd2"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">RMON_T_P65TO127 - Tx 65- to 127-byte Packets Statistic Register</h2></td></tr>
<tr class="memitem:gaebb8723106917311976e5e457d535e81"><td class="memItemLeft" align="right" valign="top"><a id="gaebb8723106917311976e5e457d535e81"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_RMON_T_P65TO127_TXPKTS_MASK</b>&#160;&#160;&#160;(0xFFFFU)</td></tr>
<tr class="separator:gaebb8723106917311976e5e457d535e81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga76051106460eb4da2d6c1349785902bf"><td class="memItemLeft" align="right" valign="top"><a id="ga76051106460eb4da2d6c1349785902bf"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_RMON_T_P65TO127_TXPKTS_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga76051106460eb4da2d6c1349785902bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa6a23d4dd439429ea0e8393c80a1b540"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ENET__Register__Masks.html#gaa6a23d4dd439429ea0e8393c80a1b540">ENET_RMON_T_P65TO127_TXPKTS</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_RMON_T_P65TO127_TXPKTS_SHIFT)) &amp; ENET_RMON_T_P65TO127_TXPKTS_MASK)</td></tr>
<tr class="separator:gaa6a23d4dd439429ea0e8393c80a1b540"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">RMON_T_P128TO255 - Tx 128- to 255-byte Packets Statistic Register</h2></td></tr>
<tr class="memitem:gacd52bd7bd4b45906ad5f62ca31f3edda"><td class="memItemLeft" align="right" valign="top"><a id="gacd52bd7bd4b45906ad5f62ca31f3edda"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_RMON_T_P128TO255_TXPKTS_MASK</b>&#160;&#160;&#160;(0xFFFFU)</td></tr>
<tr class="separator:gacd52bd7bd4b45906ad5f62ca31f3edda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ff37e25aa7ff61367f6637d29189b89"><td class="memItemLeft" align="right" valign="top"><a id="ga6ff37e25aa7ff61367f6637d29189b89"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_RMON_T_P128TO255_TXPKTS_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga6ff37e25aa7ff61367f6637d29189b89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac5d941cee86d2827cbbb7a52cbb771dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ENET__Register__Masks.html#gac5d941cee86d2827cbbb7a52cbb771dd">ENET_RMON_T_P128TO255_TXPKTS</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_RMON_T_P128TO255_TXPKTS_SHIFT)) &amp; ENET_RMON_T_P128TO255_TXPKTS_MASK)</td></tr>
<tr class="separator:gac5d941cee86d2827cbbb7a52cbb771dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">RMON_T_P256TO511 - Tx 256- to 511-byte Packets Statistic Register</h2></td></tr>
<tr class="memitem:ga85bc090787f3d1078d6f9181f4bbb671"><td class="memItemLeft" align="right" valign="top"><a id="ga85bc090787f3d1078d6f9181f4bbb671"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_RMON_T_P256TO511_TXPKTS_MASK</b>&#160;&#160;&#160;(0xFFFFU)</td></tr>
<tr class="separator:ga85bc090787f3d1078d6f9181f4bbb671"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae24403acde1f82a26d37e32743c259cf"><td class="memItemLeft" align="right" valign="top"><a id="gae24403acde1f82a26d37e32743c259cf"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_RMON_T_P256TO511_TXPKTS_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gae24403acde1f82a26d37e32743c259cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab00f7d9c011f220e5022eda482c3d411"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ENET__Register__Masks.html#gab00f7d9c011f220e5022eda482c3d411">ENET_RMON_T_P256TO511_TXPKTS</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_RMON_T_P256TO511_TXPKTS_SHIFT)) &amp; ENET_RMON_T_P256TO511_TXPKTS_MASK)</td></tr>
<tr class="separator:gab00f7d9c011f220e5022eda482c3d411"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">RMON_T_P512TO1023 - Tx 512- to 1023-byte Packets Statistic Register</h2></td></tr>
<tr class="memitem:gaf14272bdf0f12949bf600b571553adcb"><td class="memItemLeft" align="right" valign="top"><a id="gaf14272bdf0f12949bf600b571553adcb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_RMON_T_P512TO1023_TXPKTS_MASK</b>&#160;&#160;&#160;(0xFFFFU)</td></tr>
<tr class="separator:gaf14272bdf0f12949bf600b571553adcb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a580b8a12cf238b78636beddc069555"><td class="memItemLeft" align="right" valign="top"><a id="ga4a580b8a12cf238b78636beddc069555"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_RMON_T_P512TO1023_TXPKTS_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga4a580b8a12cf238b78636beddc069555"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga22c752d3df4c9638eae841367dcd8e04"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ENET__Register__Masks.html#ga22c752d3df4c9638eae841367dcd8e04">ENET_RMON_T_P512TO1023_TXPKTS</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_RMON_T_P512TO1023_TXPKTS_SHIFT)) &amp; ENET_RMON_T_P512TO1023_TXPKTS_MASK)</td></tr>
<tr class="separator:ga22c752d3df4c9638eae841367dcd8e04"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">RMON_T_P1024TO2047 - Tx 1024- to 2047-byte Packets Statistic Register</h2></td></tr>
<tr class="memitem:ga874fdbd030f1c4a977a7f989cb316a6c"><td class="memItemLeft" align="right" valign="top"><a id="ga874fdbd030f1c4a977a7f989cb316a6c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_RMON_T_P1024TO2047_TXPKTS_MASK</b>&#160;&#160;&#160;(0xFFFFU)</td></tr>
<tr class="separator:ga874fdbd030f1c4a977a7f989cb316a6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec4f9a8714bcb59e866d0e64b70f0fde"><td class="memItemLeft" align="right" valign="top"><a id="gaec4f9a8714bcb59e866d0e64b70f0fde"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_RMON_T_P1024TO2047_TXPKTS_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gaec4f9a8714bcb59e866d0e64b70f0fde"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d34dedcf25d5b7973dc87c620f61e75"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ENET__Register__Masks.html#ga7d34dedcf25d5b7973dc87c620f61e75">ENET_RMON_T_P1024TO2047_TXPKTS</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_RMON_T_P1024TO2047_TXPKTS_SHIFT)) &amp; ENET_RMON_T_P1024TO2047_TXPKTS_MASK)</td></tr>
<tr class="separator:ga7d34dedcf25d5b7973dc87c620f61e75"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">RMON_T_P_GTE2048 - Tx Packets Greater Than 2048 Bytes Statistic Register</h2></td></tr>
<tr class="memitem:ga6727e73f1f19091ffc8c3677c27cf51c"><td class="memItemLeft" align="right" valign="top"><a id="ga6727e73f1f19091ffc8c3677c27cf51c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_RMON_T_P_GTE2048_TXPKTS_MASK</b>&#160;&#160;&#160;(0xFFFFU)</td></tr>
<tr class="separator:ga6727e73f1f19091ffc8c3677c27cf51c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ebafd824d8947f833675eeed78a3fb1"><td class="memItemLeft" align="right" valign="top"><a id="ga8ebafd824d8947f833675eeed78a3fb1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_RMON_T_P_GTE2048_TXPKTS_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga8ebafd824d8947f833675eeed78a3fb1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa17d4f1013a6f284d558190f7aab76ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ENET__Register__Masks.html#gaa17d4f1013a6f284d558190f7aab76ac">ENET_RMON_T_P_GTE2048_TXPKTS</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_RMON_T_P_GTE2048_TXPKTS_SHIFT)) &amp; ENET_RMON_T_P_GTE2048_TXPKTS_MASK)</td></tr>
<tr class="separator:gaa17d4f1013a6f284d558190f7aab76ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">RMON_T_OCTETS - Tx Octets Statistic Register</h2></td></tr>
<tr class="memitem:ga5ad525f27fd78ec68eefefbff4b87b3a"><td class="memItemLeft" align="right" valign="top"><a id="ga5ad525f27fd78ec68eefefbff4b87b3a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_RMON_T_OCTETS_TXOCTS_MASK</b>&#160;&#160;&#160;(0xFFFFFFFFU)</td></tr>
<tr class="separator:ga5ad525f27fd78ec68eefefbff4b87b3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd37d2d1ea131990ecfbae1a3c933f92"><td class="memItemLeft" align="right" valign="top"><a id="gacd37d2d1ea131990ecfbae1a3c933f92"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_RMON_T_OCTETS_TXOCTS_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gacd37d2d1ea131990ecfbae1a3c933f92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26928891c693eebf6309fdb2e2152615"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ENET__Register__Masks.html#ga26928891c693eebf6309fdb2e2152615">ENET_RMON_T_OCTETS_TXOCTS</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_RMON_T_OCTETS_TXOCTS_SHIFT)) &amp; ENET_RMON_T_OCTETS_TXOCTS_MASK)</td></tr>
<tr class="separator:ga26928891c693eebf6309fdb2e2152615"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">IEEE_T_FRAME_OK - Frames Transmitted OK Statistic Register</h2></td></tr>
<tr class="memitem:ga23f952e4fec141cb90d9847d74dd50f0"><td class="memItemLeft" align="right" valign="top"><a id="ga23f952e4fec141cb90d9847d74dd50f0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_IEEE_T_FRAME_OK_COUNT_MASK</b>&#160;&#160;&#160;(0xFFFFU)</td></tr>
<tr class="separator:ga23f952e4fec141cb90d9847d74dd50f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab12c920d9e9f6383e5981fb59764e3a9"><td class="memItemLeft" align="right" valign="top"><a id="gab12c920d9e9f6383e5981fb59764e3a9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_IEEE_T_FRAME_OK_COUNT_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gab12c920d9e9f6383e5981fb59764e3a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d9fd1a5ed3e423377b644d61c9ee6a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ENET__Register__Masks.html#ga0d9fd1a5ed3e423377b644d61c9ee6a4">ENET_IEEE_T_FRAME_OK_COUNT</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_IEEE_T_FRAME_OK_COUNT_SHIFT)) &amp; ENET_IEEE_T_FRAME_OK_COUNT_MASK)</td></tr>
<tr class="separator:ga0d9fd1a5ed3e423377b644d61c9ee6a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">IEEE_T_1COL - Frames Transmitted with Single Collision Statistic Register</h2></td></tr>
<tr class="memitem:ga7306aeb15187e2182972050a1dad04f1"><td class="memItemLeft" align="right" valign="top"><a id="ga7306aeb15187e2182972050a1dad04f1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_IEEE_T_1COL_COUNT_MASK</b>&#160;&#160;&#160;(0xFFFFU)</td></tr>
<tr class="separator:ga7306aeb15187e2182972050a1dad04f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d76cc219ed04226ca7b8049d9acf2d6"><td class="memItemLeft" align="right" valign="top"><a id="ga5d76cc219ed04226ca7b8049d9acf2d6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_IEEE_T_1COL_COUNT_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga5d76cc219ed04226ca7b8049d9acf2d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4425db78c38e5e711a6fbcf76808d9d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ENET__Register__Masks.html#gae4425db78c38e5e711a6fbcf76808d9d">ENET_IEEE_T_1COL_COUNT</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_IEEE_T_1COL_COUNT_SHIFT)) &amp; ENET_IEEE_T_1COL_COUNT_MASK)</td></tr>
<tr class="separator:gae4425db78c38e5e711a6fbcf76808d9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">IEEE_T_MCOL - Frames Transmitted with Multiple Collisions Statistic Register</h2></td></tr>
<tr class="memitem:ga8c5aa3e3b3754724a33b871ec266dfae"><td class="memItemLeft" align="right" valign="top"><a id="ga8c5aa3e3b3754724a33b871ec266dfae"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_IEEE_T_MCOL_COUNT_MASK</b>&#160;&#160;&#160;(0xFFFFU)</td></tr>
<tr class="separator:ga8c5aa3e3b3754724a33b871ec266dfae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc71cbe43a3a04af9ab56efe38f08b82"><td class="memItemLeft" align="right" valign="top"><a id="gafc71cbe43a3a04af9ab56efe38f08b82"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_IEEE_T_MCOL_COUNT_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gafc71cbe43a3a04af9ab56efe38f08b82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4cc2d69b86d1de93eb581bb43d37b243"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ENET__Register__Masks.html#ga4cc2d69b86d1de93eb581bb43d37b243">ENET_IEEE_T_MCOL_COUNT</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_IEEE_T_MCOL_COUNT_SHIFT)) &amp; ENET_IEEE_T_MCOL_COUNT_MASK)</td></tr>
<tr class="separator:ga4cc2d69b86d1de93eb581bb43d37b243"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">IEEE_T_DEF - Frames Transmitted after Deferral Delay Statistic Register</h2></td></tr>
<tr class="memitem:gaa51a7b5a53afb1d47cba1d900f9bf34f"><td class="memItemLeft" align="right" valign="top"><a id="gaa51a7b5a53afb1d47cba1d900f9bf34f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_IEEE_T_DEF_COUNT_MASK</b>&#160;&#160;&#160;(0xFFFFU)</td></tr>
<tr class="separator:gaa51a7b5a53afb1d47cba1d900f9bf34f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabbce06689e842f4caf2a19b2df8893c6"><td class="memItemLeft" align="right" valign="top"><a id="gabbce06689e842f4caf2a19b2df8893c6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_IEEE_T_DEF_COUNT_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gabbce06689e842f4caf2a19b2df8893c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga31ed2c1faca96c342cc4f2f9cc304d23"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ENET__Register__Masks.html#ga31ed2c1faca96c342cc4f2f9cc304d23">ENET_IEEE_T_DEF_COUNT</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_IEEE_T_DEF_COUNT_SHIFT)) &amp; ENET_IEEE_T_DEF_COUNT_MASK)</td></tr>
<tr class="separator:ga31ed2c1faca96c342cc4f2f9cc304d23"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">IEEE_T_LCOL - Frames Transmitted with Late Collision Statistic Register</h2></td></tr>
<tr class="memitem:ga041ada9082f15cabd8d535dba84fbfba"><td class="memItemLeft" align="right" valign="top"><a id="ga041ada9082f15cabd8d535dba84fbfba"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_IEEE_T_LCOL_COUNT_MASK</b>&#160;&#160;&#160;(0xFFFFU)</td></tr>
<tr class="separator:ga041ada9082f15cabd8d535dba84fbfba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c352d386efb6087a1449f6ff8e49e28"><td class="memItemLeft" align="right" valign="top"><a id="ga2c352d386efb6087a1449f6ff8e49e28"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_IEEE_T_LCOL_COUNT_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga2c352d386efb6087a1449f6ff8e49e28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b0b578f77880f92db4d4515d5307a67"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ENET__Register__Masks.html#ga3b0b578f77880f92db4d4515d5307a67">ENET_IEEE_T_LCOL_COUNT</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_IEEE_T_LCOL_COUNT_SHIFT)) &amp; ENET_IEEE_T_LCOL_COUNT_MASK)</td></tr>
<tr class="separator:ga3b0b578f77880f92db4d4515d5307a67"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">IEEE_T_EXCOL - Frames Transmitted with Excessive Collisions Statistic Register</h2></td></tr>
<tr class="memitem:ga4b5fe7076adb4e19e1271ca3f6f27d16"><td class="memItemLeft" align="right" valign="top"><a id="ga4b5fe7076adb4e19e1271ca3f6f27d16"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_IEEE_T_EXCOL_COUNT_MASK</b>&#160;&#160;&#160;(0xFFFFU)</td></tr>
<tr class="separator:ga4b5fe7076adb4e19e1271ca3f6f27d16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab0ed20dee5a8a4ad851053c9bb9359e8"><td class="memItemLeft" align="right" valign="top"><a id="gab0ed20dee5a8a4ad851053c9bb9359e8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_IEEE_T_EXCOL_COUNT_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gab0ed20dee5a8a4ad851053c9bb9359e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa05aef85a08b9877b13aa21b4b414443"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ENET__Register__Masks.html#gaa05aef85a08b9877b13aa21b4b414443">ENET_IEEE_T_EXCOL_COUNT</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_IEEE_T_EXCOL_COUNT_SHIFT)) &amp; ENET_IEEE_T_EXCOL_COUNT_MASK)</td></tr>
<tr class="separator:gaa05aef85a08b9877b13aa21b4b414443"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">IEEE_T_MACERR - Frames Transmitted with Tx FIFO Underrun Statistic Register</h2></td></tr>
<tr class="memitem:ga36adf7b60171de45b210bfdec494e6a4"><td class="memItemLeft" align="right" valign="top"><a id="ga36adf7b60171de45b210bfdec494e6a4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_IEEE_T_MACERR_COUNT_MASK</b>&#160;&#160;&#160;(0xFFFFU)</td></tr>
<tr class="separator:ga36adf7b60171de45b210bfdec494e6a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga29ab60c8c05b2a4081ecdafe9cfa8b40"><td class="memItemLeft" align="right" valign="top"><a id="ga29ab60c8c05b2a4081ecdafe9cfa8b40"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_IEEE_T_MACERR_COUNT_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga29ab60c8c05b2a4081ecdafe9cfa8b40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga712a08e94df6987bb200e27b72044213"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ENET__Register__Masks.html#ga712a08e94df6987bb200e27b72044213">ENET_IEEE_T_MACERR_COUNT</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_IEEE_T_MACERR_COUNT_SHIFT)) &amp; ENET_IEEE_T_MACERR_COUNT_MASK)</td></tr>
<tr class="separator:ga712a08e94df6987bb200e27b72044213"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">IEEE_T_CSERR - Frames Transmitted with Carrier Sense Error Statistic Register</h2></td></tr>
<tr class="memitem:gaa0672cfe66f04b84789c73a1eeb66ade"><td class="memItemLeft" align="right" valign="top"><a id="gaa0672cfe66f04b84789c73a1eeb66ade"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_IEEE_T_CSERR_COUNT_MASK</b>&#160;&#160;&#160;(0xFFFFU)</td></tr>
<tr class="separator:gaa0672cfe66f04b84789c73a1eeb66ade"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad924e12885d92c79e4ef3ec41026f929"><td class="memItemLeft" align="right" valign="top"><a id="gad924e12885d92c79e4ef3ec41026f929"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_IEEE_T_CSERR_COUNT_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gad924e12885d92c79e4ef3ec41026f929"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaecf8a547340b8a07699467f79f3989fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ENET__Register__Masks.html#gaecf8a547340b8a07699467f79f3989fc">ENET_IEEE_T_CSERR_COUNT</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_IEEE_T_CSERR_COUNT_SHIFT)) &amp; ENET_IEEE_T_CSERR_COUNT_MASK)</td></tr>
<tr class="separator:gaecf8a547340b8a07699467f79f3989fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">IEEE_T_SQE - Reserved Statistic Register</h2></td></tr>
<tr class="memitem:gad90b80746e8b97a2b512c43df4e16a4c"><td class="memItemLeft" align="right" valign="top"><a id="gad90b80746e8b97a2b512c43df4e16a4c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_IEEE_T_SQE_COUNT_MASK</b>&#160;&#160;&#160;(0xFFFFU)</td></tr>
<tr class="separator:gad90b80746e8b97a2b512c43df4e16a4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae05cd4fde286ecbf36aa8d9021a7dcc6"><td class="memItemLeft" align="right" valign="top"><a id="gae05cd4fde286ecbf36aa8d9021a7dcc6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_IEEE_T_SQE_COUNT_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gae05cd4fde286ecbf36aa8d9021a7dcc6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83cc4119355cf5b8d75af22231c7fd9d"><td class="memItemLeft" align="right" valign="top"><a id="ga83cc4119355cf5b8d75af22231c7fd9d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_IEEE_T_SQE_COUNT</b>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_IEEE_T_SQE_COUNT_SHIFT)) &amp; ENET_IEEE_T_SQE_COUNT_MASK)</td></tr>
<tr class="separator:ga83cc4119355cf5b8d75af22231c7fd9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">IEEE_T_FDXFC - Flow Control Pause Frames Transmitted Statistic Register</h2></td></tr>
<tr class="memitem:gab017cc2737c10a8709398a3a47dc3ade"><td class="memItemLeft" align="right" valign="top"><a id="gab017cc2737c10a8709398a3a47dc3ade"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_IEEE_T_FDXFC_COUNT_MASK</b>&#160;&#160;&#160;(0xFFFFU)</td></tr>
<tr class="separator:gab017cc2737c10a8709398a3a47dc3ade"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga122b6e4e5176d31a1f66b7f04c18826f"><td class="memItemLeft" align="right" valign="top"><a id="ga122b6e4e5176d31a1f66b7f04c18826f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_IEEE_T_FDXFC_COUNT_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga122b6e4e5176d31a1f66b7f04c18826f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c8fc6886dc17857025cdbc8da521a39"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ENET__Register__Masks.html#ga8c8fc6886dc17857025cdbc8da521a39">ENET_IEEE_T_FDXFC_COUNT</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_IEEE_T_FDXFC_COUNT_SHIFT)) &amp; ENET_IEEE_T_FDXFC_COUNT_MASK)</td></tr>
<tr class="separator:ga8c8fc6886dc17857025cdbc8da521a39"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">IEEE_T_OCTETS_OK - Octet Count for Frames Transmitted w/o Error Statistic Register</h2></td></tr>
<tr class="memitem:ga6f934fd96f95ccb0d4faa6c215f86cf7"><td class="memItemLeft" align="right" valign="top"><a id="ga6f934fd96f95ccb0d4faa6c215f86cf7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_IEEE_T_OCTETS_OK_COUNT_MASK</b>&#160;&#160;&#160;(0xFFFFFFFFU)</td></tr>
<tr class="separator:ga6f934fd96f95ccb0d4faa6c215f86cf7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga56ee9e359f04a1e6250f1fb5bf0ce288"><td class="memItemLeft" align="right" valign="top"><a id="ga56ee9e359f04a1e6250f1fb5bf0ce288"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_IEEE_T_OCTETS_OK_COUNT_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga56ee9e359f04a1e6250f1fb5bf0ce288"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga69bb269ecd63f2cf3d274f4e3bcccb9f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ENET__Register__Masks.html#ga69bb269ecd63f2cf3d274f4e3bcccb9f">ENET_IEEE_T_OCTETS_OK_COUNT</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_IEEE_T_OCTETS_OK_COUNT_SHIFT)) &amp; ENET_IEEE_T_OCTETS_OK_COUNT_MASK)</td></tr>
<tr class="separator:ga69bb269ecd63f2cf3d274f4e3bcccb9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">RMON_R_PACKETS - Rx Packet Count Statistic Register</h2></td></tr>
<tr class="memitem:gaffeecf969d5f86c7d84c936ea078e859"><td class="memItemLeft" align="right" valign="top"><a id="gaffeecf969d5f86c7d84c936ea078e859"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_RMON_R_PACKETS_COUNT_MASK</b>&#160;&#160;&#160;(0xFFFFU)</td></tr>
<tr class="separator:gaffeecf969d5f86c7d84c936ea078e859"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf03a05af7b6a3435e843eef9f55d8bba"><td class="memItemLeft" align="right" valign="top"><a id="gaf03a05af7b6a3435e843eef9f55d8bba"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_RMON_R_PACKETS_COUNT_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gaf03a05af7b6a3435e843eef9f55d8bba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6564e8eb4dfe2940b5233b17edea14a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ENET__Register__Masks.html#ga6564e8eb4dfe2940b5233b17edea14a4">ENET_RMON_R_PACKETS_COUNT</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_RMON_R_PACKETS_COUNT_SHIFT)) &amp; ENET_RMON_R_PACKETS_COUNT_MASK)</td></tr>
<tr class="separator:ga6564e8eb4dfe2940b5233b17edea14a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">RMON_R_BC_PKT - Rx Broadcast Packets Statistic Register</h2></td></tr>
<tr class="memitem:gaea4e90fb7dfef377bdfbd1ec0591c1a9"><td class="memItemLeft" align="right" valign="top"><a id="gaea4e90fb7dfef377bdfbd1ec0591c1a9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_RMON_R_BC_PKT_COUNT_MASK</b>&#160;&#160;&#160;(0xFFFFU)</td></tr>
<tr class="separator:gaea4e90fb7dfef377bdfbd1ec0591c1a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaadc28d495f1451106da4fcb1e2833ea"><td class="memItemLeft" align="right" valign="top"><a id="gaaadc28d495f1451106da4fcb1e2833ea"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_RMON_R_BC_PKT_COUNT_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gaaadc28d495f1451106da4fcb1e2833ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad997cfc2457658dabbd489f83129f403"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ENET__Register__Masks.html#gad997cfc2457658dabbd489f83129f403">ENET_RMON_R_BC_PKT_COUNT</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_RMON_R_BC_PKT_COUNT_SHIFT)) &amp; ENET_RMON_R_BC_PKT_COUNT_MASK)</td></tr>
<tr class="separator:gad997cfc2457658dabbd489f83129f403"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">RMON_R_MC_PKT - Rx Multicast Packets Statistic Register</h2></td></tr>
<tr class="memitem:gaffc93969b103038343e11847c1dd49f0"><td class="memItemLeft" align="right" valign="top"><a id="gaffc93969b103038343e11847c1dd49f0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_RMON_R_MC_PKT_COUNT_MASK</b>&#160;&#160;&#160;(0xFFFFU)</td></tr>
<tr class="separator:gaffc93969b103038343e11847c1dd49f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2bd574ecd5d63b6c391f9db9c33a22f6"><td class="memItemLeft" align="right" valign="top"><a id="ga2bd574ecd5d63b6c391f9db9c33a22f6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_RMON_R_MC_PKT_COUNT_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga2bd574ecd5d63b6c391f9db9c33a22f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8407d8b93947fd3cb51d75cbc605c48d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ENET__Register__Masks.html#ga8407d8b93947fd3cb51d75cbc605c48d">ENET_RMON_R_MC_PKT_COUNT</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_RMON_R_MC_PKT_COUNT_SHIFT)) &amp; ENET_RMON_R_MC_PKT_COUNT_MASK)</td></tr>
<tr class="separator:ga8407d8b93947fd3cb51d75cbc605c48d"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">RMON_R_CRC_ALIGN - Rx Packets with CRC/Align Error Statistic Register</h2></td></tr>
<tr class="memitem:ga281a3f038fe24ee481f4b620968e402f"><td class="memItemLeft" align="right" valign="top"><a id="ga281a3f038fe24ee481f4b620968e402f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_RMON_R_CRC_ALIGN_COUNT_MASK</b>&#160;&#160;&#160;(0xFFFFU)</td></tr>
<tr class="separator:ga281a3f038fe24ee481f4b620968e402f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade379ca6709a28dd3014b9c0062145de"><td class="memItemLeft" align="right" valign="top"><a id="gade379ca6709a28dd3014b9c0062145de"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_RMON_R_CRC_ALIGN_COUNT_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gade379ca6709a28dd3014b9c0062145de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ae15afbb7439b8f9879f90331f3679e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ENET__Register__Masks.html#ga7ae15afbb7439b8f9879f90331f3679e">ENET_RMON_R_CRC_ALIGN_COUNT</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_RMON_R_CRC_ALIGN_COUNT_SHIFT)) &amp; ENET_RMON_R_CRC_ALIGN_COUNT_MASK)</td></tr>
<tr class="separator:ga7ae15afbb7439b8f9879f90331f3679e"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">RMON_R_UNDERSIZE - Rx Packets with Less Than 64 Bytes and Good CRC Statistic Register</h2></td></tr>
<tr class="memitem:ga8a24b45ac31e9bb082d18e378e634dad"><td class="memItemLeft" align="right" valign="top"><a id="ga8a24b45ac31e9bb082d18e378e634dad"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_RMON_R_UNDERSIZE_COUNT_MASK</b>&#160;&#160;&#160;(0xFFFFU)</td></tr>
<tr class="separator:ga8a24b45ac31e9bb082d18e378e634dad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea02d213bcae36ffe06ff62931d8af0d"><td class="memItemLeft" align="right" valign="top"><a id="gaea02d213bcae36ffe06ff62931d8af0d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_RMON_R_UNDERSIZE_COUNT_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gaea02d213bcae36ffe06ff62931d8af0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa7cdec7b69c65dc05143f3f864e6bbc4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ENET__Register__Masks.html#gaa7cdec7b69c65dc05143f3f864e6bbc4">ENET_RMON_R_UNDERSIZE_COUNT</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_RMON_R_UNDERSIZE_COUNT_SHIFT)) &amp; ENET_RMON_R_UNDERSIZE_COUNT_MASK)</td></tr>
<tr class="separator:gaa7cdec7b69c65dc05143f3f864e6bbc4"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">RMON_R_OVERSIZE - Rx Packets Greater Than MAX_FL and Good CRC Statistic Register</h2></td></tr>
<tr class="memitem:ga3d8f160025d5d600fd7206e6fc762fc1"><td class="memItemLeft" align="right" valign="top"><a id="ga3d8f160025d5d600fd7206e6fc762fc1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_RMON_R_OVERSIZE_COUNT_MASK</b>&#160;&#160;&#160;(0xFFFFU)</td></tr>
<tr class="separator:ga3d8f160025d5d600fd7206e6fc762fc1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e279c65a9e7d91eef6b4f228c028f47"><td class="memItemLeft" align="right" valign="top"><a id="ga3e279c65a9e7d91eef6b4f228c028f47"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_RMON_R_OVERSIZE_COUNT_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga3e279c65a9e7d91eef6b4f228c028f47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac5c81ea4fdcc881701c632c99e58a341"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ENET__Register__Masks.html#gac5c81ea4fdcc881701c632c99e58a341">ENET_RMON_R_OVERSIZE_COUNT</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_RMON_R_OVERSIZE_COUNT_SHIFT)) &amp; ENET_RMON_R_OVERSIZE_COUNT_MASK)</td></tr>
<tr class="separator:gac5c81ea4fdcc881701c632c99e58a341"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">RMON_R_FRAG - Rx Packets Less Than 64 Bytes and Bad CRC Statistic Register</h2></td></tr>
<tr class="memitem:ga5f5c83f39cebf731ec8d463d94ce3f03"><td class="memItemLeft" align="right" valign="top"><a id="ga5f5c83f39cebf731ec8d463d94ce3f03"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_RMON_R_FRAG_COUNT_MASK</b>&#160;&#160;&#160;(0xFFFFU)</td></tr>
<tr class="separator:ga5f5c83f39cebf731ec8d463d94ce3f03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ef532dea7d45ccc23afff7d7c17c16f"><td class="memItemLeft" align="right" valign="top"><a id="ga5ef532dea7d45ccc23afff7d7c17c16f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_RMON_R_FRAG_COUNT_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga5ef532dea7d45ccc23afff7d7c17c16f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83e66016eed8916198ebd6604af4e1aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ENET__Register__Masks.html#ga83e66016eed8916198ebd6604af4e1aa">ENET_RMON_R_FRAG_COUNT</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_RMON_R_FRAG_COUNT_SHIFT)) &amp; ENET_RMON_R_FRAG_COUNT_MASK)</td></tr>
<tr class="separator:ga83e66016eed8916198ebd6604af4e1aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">RMON_R_JAB - Rx Packets Greater Than MAX_FL Bytes and Bad CRC Statistic Register</h2></td></tr>
<tr class="memitem:ga838c0d34688a6347e786a3a66de2fc66"><td class="memItemLeft" align="right" valign="top"><a id="ga838c0d34688a6347e786a3a66de2fc66"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_RMON_R_JAB_COUNT_MASK</b>&#160;&#160;&#160;(0xFFFFU)</td></tr>
<tr class="separator:ga838c0d34688a6347e786a3a66de2fc66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec7a433149507aefe611734ae19e7878"><td class="memItemLeft" align="right" valign="top"><a id="gaec7a433149507aefe611734ae19e7878"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_RMON_R_JAB_COUNT_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gaec7a433149507aefe611734ae19e7878"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4a53632e9204c3fa6b812bb2c924976"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ENET__Register__Masks.html#gaf4a53632e9204c3fa6b812bb2c924976">ENET_RMON_R_JAB_COUNT</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_RMON_R_JAB_COUNT_SHIFT)) &amp; ENET_RMON_R_JAB_COUNT_MASK)</td></tr>
<tr class="separator:gaf4a53632e9204c3fa6b812bb2c924976"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">RMON_R_P64 - Rx 64-Byte Packets Statistic Register</h2></td></tr>
<tr class="memitem:ga68d9c25cccce4ef0703577bf06b5bb58"><td class="memItemLeft" align="right" valign="top"><a id="ga68d9c25cccce4ef0703577bf06b5bb58"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_RMON_R_P64_COUNT_MASK</b>&#160;&#160;&#160;(0xFFFFU)</td></tr>
<tr class="separator:ga68d9c25cccce4ef0703577bf06b5bb58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf011d25e6625c11c485b9081f2b9a611"><td class="memItemLeft" align="right" valign="top"><a id="gaf011d25e6625c11c485b9081f2b9a611"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_RMON_R_P64_COUNT_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gaf011d25e6625c11c485b9081f2b9a611"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8504b7e1afe4a8f7f4d660ce32a0bb60"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ENET__Register__Masks.html#ga8504b7e1afe4a8f7f4d660ce32a0bb60">ENET_RMON_R_P64_COUNT</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_RMON_R_P64_COUNT_SHIFT)) &amp; ENET_RMON_R_P64_COUNT_MASK)</td></tr>
<tr class="separator:ga8504b7e1afe4a8f7f4d660ce32a0bb60"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">RMON_R_P65TO127 - Rx 65- to 127-Byte Packets Statistic Register</h2></td></tr>
<tr class="memitem:ga2a632b9df359a8efad215ab90dc33157"><td class="memItemLeft" align="right" valign="top"><a id="ga2a632b9df359a8efad215ab90dc33157"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_RMON_R_P65TO127_COUNT_MASK</b>&#160;&#160;&#160;(0xFFFFU)</td></tr>
<tr class="separator:ga2a632b9df359a8efad215ab90dc33157"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac93f4bae8a600e98833a132aa02065a0"><td class="memItemLeft" align="right" valign="top"><a id="gac93f4bae8a600e98833a132aa02065a0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_RMON_R_P65TO127_COUNT_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gac93f4bae8a600e98833a132aa02065a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga38f2ba6958a5e0b6b5b4d147037e0c78"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ENET__Register__Masks.html#ga38f2ba6958a5e0b6b5b4d147037e0c78">ENET_RMON_R_P65TO127_COUNT</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_RMON_R_P65TO127_COUNT_SHIFT)) &amp; ENET_RMON_R_P65TO127_COUNT_MASK)</td></tr>
<tr class="separator:ga38f2ba6958a5e0b6b5b4d147037e0c78"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">RMON_R_P128TO255 - Rx 128- to 255-Byte Packets Statistic Register</h2></td></tr>
<tr class="memitem:ga2d2913a282b447ccbf47ab61daa15197"><td class="memItemLeft" align="right" valign="top"><a id="ga2d2913a282b447ccbf47ab61daa15197"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_RMON_R_P128TO255_COUNT_MASK</b>&#160;&#160;&#160;(0xFFFFU)</td></tr>
<tr class="separator:ga2d2913a282b447ccbf47ab61daa15197"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad89a09873f7fb8686264696f1bf396ea"><td class="memItemLeft" align="right" valign="top"><a id="gad89a09873f7fb8686264696f1bf396ea"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_RMON_R_P128TO255_COUNT_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gad89a09873f7fb8686264696f1bf396ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab372fe7172a4f45b6c4213ba33fbc596"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ENET__Register__Masks.html#gab372fe7172a4f45b6c4213ba33fbc596">ENET_RMON_R_P128TO255_COUNT</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_RMON_R_P128TO255_COUNT_SHIFT)) &amp; ENET_RMON_R_P128TO255_COUNT_MASK)</td></tr>
<tr class="separator:gab372fe7172a4f45b6c4213ba33fbc596"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">RMON_R_P256TO511 - Rx 256- to 511-Byte Packets Statistic Register</h2></td></tr>
<tr class="memitem:ga0e2ba73bff150ae6ebad2d1b312a6ba2"><td class="memItemLeft" align="right" valign="top"><a id="ga0e2ba73bff150ae6ebad2d1b312a6ba2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_RMON_R_P256TO511_COUNT_MASK</b>&#160;&#160;&#160;(0xFFFFU)</td></tr>
<tr class="separator:ga0e2ba73bff150ae6ebad2d1b312a6ba2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga884a28c733b9e8454b467dabce9d1059"><td class="memItemLeft" align="right" valign="top"><a id="ga884a28c733b9e8454b467dabce9d1059"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_RMON_R_P256TO511_COUNT_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga884a28c733b9e8454b467dabce9d1059"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf7caa034e550af1f45e8821dcebcb0e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ENET__Register__Masks.html#gacf7caa034e550af1f45e8821dcebcb0e">ENET_RMON_R_P256TO511_COUNT</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_RMON_R_P256TO511_COUNT_SHIFT)) &amp; ENET_RMON_R_P256TO511_COUNT_MASK)</td></tr>
<tr class="separator:gacf7caa034e550af1f45e8821dcebcb0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">RMON_R_P512TO1023 - Rx 512- to 1023-Byte Packets Statistic Register</h2></td></tr>
<tr class="memitem:ga0b38c45c87433335a5cc1e65eaca9f67"><td class="memItemLeft" align="right" valign="top"><a id="ga0b38c45c87433335a5cc1e65eaca9f67"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_RMON_R_P512TO1023_COUNT_MASK</b>&#160;&#160;&#160;(0xFFFFU)</td></tr>
<tr class="separator:ga0b38c45c87433335a5cc1e65eaca9f67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2cc28edd9bf71e3f65d514fd9e1ba3ba"><td class="memItemLeft" align="right" valign="top"><a id="ga2cc28edd9bf71e3f65d514fd9e1ba3ba"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_RMON_R_P512TO1023_COUNT_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga2cc28edd9bf71e3f65d514fd9e1ba3ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga116549b0b0b2c1813d9ffc1f6657a07d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ENET__Register__Masks.html#ga116549b0b0b2c1813d9ffc1f6657a07d">ENET_RMON_R_P512TO1023_COUNT</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_RMON_R_P512TO1023_COUNT_SHIFT)) &amp; ENET_RMON_R_P512TO1023_COUNT_MASK)</td></tr>
<tr class="separator:ga116549b0b0b2c1813d9ffc1f6657a07d"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">RMON_R_P1024TO2047 - Rx 1024- to 2047-Byte Packets Statistic Register</h2></td></tr>
<tr class="memitem:ga9e6dbfdcd74c5b14ff7987973c952753"><td class="memItemLeft" align="right" valign="top"><a id="ga9e6dbfdcd74c5b14ff7987973c952753"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_RMON_R_P1024TO2047_COUNT_MASK</b>&#160;&#160;&#160;(0xFFFFU)</td></tr>
<tr class="separator:ga9e6dbfdcd74c5b14ff7987973c952753"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf33c89b25640b4d44a0cc1a7e8ee178"><td class="memItemLeft" align="right" valign="top"><a id="gacf33c89b25640b4d44a0cc1a7e8ee178"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_RMON_R_P1024TO2047_COUNT_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gacf33c89b25640b4d44a0cc1a7e8ee178"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga48a1c9b8f8ca8200a90af7f0b7948e27"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ENET__Register__Masks.html#ga48a1c9b8f8ca8200a90af7f0b7948e27">ENET_RMON_R_P1024TO2047_COUNT</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_RMON_R_P1024TO2047_COUNT_SHIFT)) &amp; ENET_RMON_R_P1024TO2047_COUNT_MASK)</td></tr>
<tr class="separator:ga48a1c9b8f8ca8200a90af7f0b7948e27"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">RMON_R_P_GTE2048 - Rx Packets Greater than 2048 Bytes Statistic Register</h2></td></tr>
<tr class="memitem:gaf5df4a669f61146ee44ed2f49360b952"><td class="memItemLeft" align="right" valign="top"><a id="gaf5df4a669f61146ee44ed2f49360b952"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_RMON_R_P_GTE2048_COUNT_MASK</b>&#160;&#160;&#160;(0xFFFFU)</td></tr>
<tr class="separator:gaf5df4a669f61146ee44ed2f49360b952"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga904cd13cbfecbb28ad3eb52c05fd3df0"><td class="memItemLeft" align="right" valign="top"><a id="ga904cd13cbfecbb28ad3eb52c05fd3df0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_RMON_R_P_GTE2048_COUNT_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga904cd13cbfecbb28ad3eb52c05fd3df0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa844aadcdf419a7c56585c6b46e08652"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ENET__Register__Masks.html#gaa844aadcdf419a7c56585c6b46e08652">ENET_RMON_R_P_GTE2048_COUNT</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_RMON_R_P_GTE2048_COUNT_SHIFT)) &amp; ENET_RMON_R_P_GTE2048_COUNT_MASK)</td></tr>
<tr class="separator:gaa844aadcdf419a7c56585c6b46e08652"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">RMON_R_OCTETS - Rx Octets Statistic Register</h2></td></tr>
<tr class="memitem:ga31948c93e2594b779db5084f7c65a294"><td class="memItemLeft" align="right" valign="top"><a id="ga31948c93e2594b779db5084f7c65a294"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_RMON_R_OCTETS_COUNT_MASK</b>&#160;&#160;&#160;(0xFFFFFFFFU)</td></tr>
<tr class="separator:ga31948c93e2594b779db5084f7c65a294"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga048e6dcb8662f710b44101a65f6bc6c8"><td class="memItemLeft" align="right" valign="top"><a id="ga048e6dcb8662f710b44101a65f6bc6c8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_RMON_R_OCTETS_COUNT_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga048e6dcb8662f710b44101a65f6bc6c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c8d0f6539dace79465f4e616914072c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ENET__Register__Masks.html#ga9c8d0f6539dace79465f4e616914072c">ENET_RMON_R_OCTETS_COUNT</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_RMON_R_OCTETS_COUNT_SHIFT)) &amp; ENET_RMON_R_OCTETS_COUNT_MASK)</td></tr>
<tr class="separator:ga9c8d0f6539dace79465f4e616914072c"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">IEEE_R_DROP - Frames not Counted Correctly Statistic Register</h2></td></tr>
<tr class="memitem:ga40514ce83587f1cd466ecbe7b007e571"><td class="memItemLeft" align="right" valign="top"><a id="ga40514ce83587f1cd466ecbe7b007e571"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_IEEE_R_DROP_COUNT_MASK</b>&#160;&#160;&#160;(0xFFFFU)</td></tr>
<tr class="separator:ga40514ce83587f1cd466ecbe7b007e571"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadfe517b4bb1358a8934a04c3bfe94d9d"><td class="memItemLeft" align="right" valign="top"><a id="gadfe517b4bb1358a8934a04c3bfe94d9d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_IEEE_R_DROP_COUNT_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gadfe517b4bb1358a8934a04c3bfe94d9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga949d161e892827ef0d58e6dc6597885b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ENET__Register__Masks.html#ga949d161e892827ef0d58e6dc6597885b">ENET_IEEE_R_DROP_COUNT</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_IEEE_R_DROP_COUNT_SHIFT)) &amp; ENET_IEEE_R_DROP_COUNT_MASK)</td></tr>
<tr class="separator:ga949d161e892827ef0d58e6dc6597885b"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">IEEE_R_FRAME_OK - Frames Received OK Statistic Register</h2></td></tr>
<tr class="memitem:ga61cc0d2a38667a1263e2233c7f9a4270"><td class="memItemLeft" align="right" valign="top"><a id="ga61cc0d2a38667a1263e2233c7f9a4270"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_IEEE_R_FRAME_OK_COUNT_MASK</b>&#160;&#160;&#160;(0xFFFFU)</td></tr>
<tr class="separator:ga61cc0d2a38667a1263e2233c7f9a4270"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga18b9d145aab58ab10347846c95e949a3"><td class="memItemLeft" align="right" valign="top"><a id="ga18b9d145aab58ab10347846c95e949a3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_IEEE_R_FRAME_OK_COUNT_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga18b9d145aab58ab10347846c95e949a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad53aabe1c637f933cde5311c9042ac7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ENET__Register__Masks.html#gaad53aabe1c637f933cde5311c9042ac7">ENET_IEEE_R_FRAME_OK_COUNT</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_IEEE_R_FRAME_OK_COUNT_SHIFT)) &amp; ENET_IEEE_R_FRAME_OK_COUNT_MASK)</td></tr>
<tr class="separator:gaad53aabe1c637f933cde5311c9042ac7"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">IEEE_R_CRC - Frames Received with CRC Error Statistic Register</h2></td></tr>
<tr class="memitem:ga58cf98c5746ff20054f1870ab0c9bc5e"><td class="memItemLeft" align="right" valign="top"><a id="ga58cf98c5746ff20054f1870ab0c9bc5e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_IEEE_R_CRC_COUNT_MASK</b>&#160;&#160;&#160;(0xFFFFU)</td></tr>
<tr class="separator:ga58cf98c5746ff20054f1870ab0c9bc5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68234049dc9eac210f0412acb75b5aad"><td class="memItemLeft" align="right" valign="top"><a id="ga68234049dc9eac210f0412acb75b5aad"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_IEEE_R_CRC_COUNT_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga68234049dc9eac210f0412acb75b5aad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f2922a546db478712a69bde97e43507"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ENET__Register__Masks.html#ga5f2922a546db478712a69bde97e43507">ENET_IEEE_R_CRC_COUNT</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_IEEE_R_CRC_COUNT_SHIFT)) &amp; ENET_IEEE_R_CRC_COUNT_MASK)</td></tr>
<tr class="separator:ga5f2922a546db478712a69bde97e43507"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">IEEE_R_ALIGN - Frames Received with Alignment Error Statistic Register</h2></td></tr>
<tr class="memitem:ga43a415932380ce1dd7a3c8dded1421a7"><td class="memItemLeft" align="right" valign="top"><a id="ga43a415932380ce1dd7a3c8dded1421a7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_IEEE_R_ALIGN_COUNT_MASK</b>&#160;&#160;&#160;(0xFFFFU)</td></tr>
<tr class="separator:ga43a415932380ce1dd7a3c8dded1421a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a0f2d8593a546427d3f84a22dc05343"><td class="memItemLeft" align="right" valign="top"><a id="ga6a0f2d8593a546427d3f84a22dc05343"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_IEEE_R_ALIGN_COUNT_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga6a0f2d8593a546427d3f84a22dc05343"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e6197d91cb433929a390c9355a43673"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ENET__Register__Masks.html#ga6e6197d91cb433929a390c9355a43673">ENET_IEEE_R_ALIGN_COUNT</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_IEEE_R_ALIGN_COUNT_SHIFT)) &amp; ENET_IEEE_R_ALIGN_COUNT_MASK)</td></tr>
<tr class="separator:ga6e6197d91cb433929a390c9355a43673"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">IEEE_R_MACERR - Receive FIFO Overflow Count Statistic Register</h2></td></tr>
<tr class="memitem:gaec114f8a37da297fa258d22d3d275def"><td class="memItemLeft" align="right" valign="top"><a id="gaec114f8a37da297fa258d22d3d275def"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_IEEE_R_MACERR_COUNT_MASK</b>&#160;&#160;&#160;(0xFFFFU)</td></tr>
<tr class="separator:gaec114f8a37da297fa258d22d3d275def"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga80d5b1a8081a8c2f0601dea66aeb5d04"><td class="memItemLeft" align="right" valign="top"><a id="ga80d5b1a8081a8c2f0601dea66aeb5d04"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_IEEE_R_MACERR_COUNT_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga80d5b1a8081a8c2f0601dea66aeb5d04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaefde5abf1a53c9ab231f653876924e7f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ENET__Register__Masks.html#gaefde5abf1a53c9ab231f653876924e7f">ENET_IEEE_R_MACERR_COUNT</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_IEEE_R_MACERR_COUNT_SHIFT)) &amp; ENET_IEEE_R_MACERR_COUNT_MASK)</td></tr>
<tr class="separator:gaefde5abf1a53c9ab231f653876924e7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">IEEE_R_FDXFC - Flow Control Pause Frames Received Statistic Register</h2></td></tr>
<tr class="memitem:gae1bb815cfd879ec0c78889dfcb089247"><td class="memItemLeft" align="right" valign="top"><a id="gae1bb815cfd879ec0c78889dfcb089247"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_IEEE_R_FDXFC_COUNT_MASK</b>&#160;&#160;&#160;(0xFFFFU)</td></tr>
<tr class="separator:gae1bb815cfd879ec0c78889dfcb089247"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga31cd2bb10ff9c6d13dc7fede6f4d54d3"><td class="memItemLeft" align="right" valign="top"><a id="ga31cd2bb10ff9c6d13dc7fede6f4d54d3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_IEEE_R_FDXFC_COUNT_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga31cd2bb10ff9c6d13dc7fede6f4d54d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ca7799d3ca80b9a7927af20025f6cf9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ENET__Register__Masks.html#ga7ca7799d3ca80b9a7927af20025f6cf9">ENET_IEEE_R_FDXFC_COUNT</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_IEEE_R_FDXFC_COUNT_SHIFT)) &amp; ENET_IEEE_R_FDXFC_COUNT_MASK)</td></tr>
<tr class="separator:ga7ca7799d3ca80b9a7927af20025f6cf9"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">IEEE_R_OCTETS_OK - Octet Count for Frames Received without Error Statistic Register</h2></td></tr>
<tr class="memitem:gab0a6815c67b330a4261dae4a7da445b5"><td class="memItemLeft" align="right" valign="top"><a id="gab0a6815c67b330a4261dae4a7da445b5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_IEEE_R_OCTETS_OK_COUNT_MASK</b>&#160;&#160;&#160;(0xFFFFFFFFU)</td></tr>
<tr class="separator:gab0a6815c67b330a4261dae4a7da445b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a406cf6c9e91cc4a0217bd3f885ab05"><td class="memItemLeft" align="right" valign="top"><a id="ga8a406cf6c9e91cc4a0217bd3f885ab05"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_IEEE_R_OCTETS_OK_COUNT_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga8a406cf6c9e91cc4a0217bd3f885ab05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga45f6f91b88631d8bf05f2fdf05687bde"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ENET__Register__Masks.html#ga45f6f91b88631d8bf05f2fdf05687bde">ENET_IEEE_R_OCTETS_OK_COUNT</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_IEEE_R_OCTETS_OK_COUNT_SHIFT)) &amp; ENET_IEEE_R_OCTETS_OK_COUNT_MASK)</td></tr>
<tr class="separator:ga45f6f91b88631d8bf05f2fdf05687bde"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">ATCR - Adjustable Timer Control Register</h2></td></tr>
<tr class="memitem:gad410926040b6756be05d2278d21dea59"><td class="memItemLeft" align="right" valign="top"><a id="gad410926040b6756be05d2278d21dea59"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_ATCR_EN_MASK</b>&#160;&#160;&#160;(0x1U)</td></tr>
<tr class="separator:gad410926040b6756be05d2278d21dea59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf76be9f51320e23fe6b987d73a2b167b"><td class="memItemLeft" align="right" valign="top"><a id="gaf76be9f51320e23fe6b987d73a2b167b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_ATCR_EN_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gaf76be9f51320e23fe6b987d73a2b167b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga01d87ff19153d33dfc627d877598e9cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ENET__Register__Masks.html#ga01d87ff19153d33dfc627d877598e9cf">ENET_ATCR_EN</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_ATCR_EN_SHIFT)) &amp; ENET_ATCR_EN_MASK)</td></tr>
<tr class="separator:ga01d87ff19153d33dfc627d877598e9cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga101674b5d969a97f418b6e7e60b4814d"><td class="memItemLeft" align="right" valign="top"><a id="ga101674b5d969a97f418b6e7e60b4814d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_ATCR_OFFEN_MASK</b>&#160;&#160;&#160;(0x4U)</td></tr>
<tr class="separator:ga101674b5d969a97f418b6e7e60b4814d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace9d24d80cada8d29ddfc2d9c97595ba"><td class="memItemLeft" align="right" valign="top"><a id="gace9d24d80cada8d29ddfc2d9c97595ba"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_ATCR_OFFEN_SHIFT</b>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:gace9d24d80cada8d29ddfc2d9c97595ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae45961517c891bea3614e3fe899e3820"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ENET__Register__Masks.html#gae45961517c891bea3614e3fe899e3820">ENET_ATCR_OFFEN</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_ATCR_OFFEN_SHIFT)) &amp; ENET_ATCR_OFFEN_MASK)</td></tr>
<tr class="separator:gae45961517c891bea3614e3fe899e3820"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95712a56ae929380d83cd69b67781877"><td class="memItemLeft" align="right" valign="top"><a id="ga95712a56ae929380d83cd69b67781877"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_ATCR_OFFRST_MASK</b>&#160;&#160;&#160;(0x8U)</td></tr>
<tr class="separator:ga95712a56ae929380d83cd69b67781877"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeee97384c53d1b0f6cd3780fd1d2f1db"><td class="memItemLeft" align="right" valign="top"><a id="gaeee97384c53d1b0f6cd3780fd1d2f1db"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_ATCR_OFFRST_SHIFT</b>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:gaeee97384c53d1b0f6cd3780fd1d2f1db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae3f070e07d758da60799196c25741552"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ENET__Register__Masks.html#gae3f070e07d758da60799196c25741552">ENET_ATCR_OFFRST</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_ATCR_OFFRST_SHIFT)) &amp; ENET_ATCR_OFFRST_MASK)</td></tr>
<tr class="separator:gae3f070e07d758da60799196c25741552"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c11ce9b10275a6765a5ede784b2bf1f"><td class="memItemLeft" align="right" valign="top"><a id="ga6c11ce9b10275a6765a5ede784b2bf1f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_ATCR_PEREN_MASK</b>&#160;&#160;&#160;(0x10U)</td></tr>
<tr class="separator:ga6c11ce9b10275a6765a5ede784b2bf1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3174823ddaff2166b78849f64a51785"><td class="memItemLeft" align="right" valign="top"><a id="gaa3174823ddaff2166b78849f64a51785"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_ATCR_PEREN_SHIFT</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:gaa3174823ddaff2166b78849f64a51785"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1091496fd32993d910d709d8c414f529"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ENET__Register__Masks.html#ga1091496fd32993d910d709d8c414f529">ENET_ATCR_PEREN</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_ATCR_PEREN_SHIFT)) &amp; ENET_ATCR_PEREN_MASK)</td></tr>
<tr class="separator:ga1091496fd32993d910d709d8c414f529"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga77bb996851465816022bc4775156bcfc"><td class="memItemLeft" align="right" valign="top"><a id="ga77bb996851465816022bc4775156bcfc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_ATCR_PINPER_MASK</b>&#160;&#160;&#160;(0x80U)</td></tr>
<tr class="separator:ga77bb996851465816022bc4775156bcfc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga132378b49192464e6f7f3246b9c07d11"><td class="memItemLeft" align="right" valign="top"><a id="ga132378b49192464e6f7f3246b9c07d11"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_ATCR_PINPER_SHIFT</b>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:ga132378b49192464e6f7f3246b9c07d11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c098de31ee5e0aa1ed308f974c02d6b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ENET__Register__Masks.html#ga7c098de31ee5e0aa1ed308f974c02d6b">ENET_ATCR_PINPER</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_ATCR_PINPER_SHIFT)) &amp; ENET_ATCR_PINPER_MASK)</td></tr>
<tr class="separator:ga7c098de31ee5e0aa1ed308f974c02d6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a0c41e65b6be0a4ecf7952cd4ba33a9"><td class="memItemLeft" align="right" valign="top"><a id="ga3a0c41e65b6be0a4ecf7952cd4ba33a9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_ATCR_RESTART_MASK</b>&#160;&#160;&#160;(0x200U)</td></tr>
<tr class="separator:ga3a0c41e65b6be0a4ecf7952cd4ba33a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5920e6dc52564ba30bf8426b5cc14071"><td class="memItemLeft" align="right" valign="top"><a id="ga5920e6dc52564ba30bf8426b5cc14071"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_ATCR_RESTART_SHIFT</b>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:ga5920e6dc52564ba30bf8426b5cc14071"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaedbb7f2e82bd30cdafd3932e62141be1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ENET__Register__Masks.html#gaedbb7f2e82bd30cdafd3932e62141be1">ENET_ATCR_RESTART</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_ATCR_RESTART_SHIFT)) &amp; ENET_ATCR_RESTART_MASK)</td></tr>
<tr class="separator:gaedbb7f2e82bd30cdafd3932e62141be1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd8fe80e2e9c0c195beaf224632d0e65"><td class="memItemLeft" align="right" valign="top"><a id="gacd8fe80e2e9c0c195beaf224632d0e65"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_ATCR_CAPTURE_MASK</b>&#160;&#160;&#160;(0x800U)</td></tr>
<tr class="separator:gacd8fe80e2e9c0c195beaf224632d0e65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad427aa0f3d7b6595aaf79996904fe1ff"><td class="memItemLeft" align="right" valign="top"><a id="gad427aa0f3d7b6595aaf79996904fe1ff"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_ATCR_CAPTURE_SHIFT</b>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:gad427aa0f3d7b6595aaf79996904fe1ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa25d97b4efa480df42f7ac807f778ae7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ENET__Register__Masks.html#gaa25d97b4efa480df42f7ac807f778ae7">ENET_ATCR_CAPTURE</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_ATCR_CAPTURE_SHIFT)) &amp; ENET_ATCR_CAPTURE_MASK)</td></tr>
<tr class="separator:gaa25d97b4efa480df42f7ac807f778ae7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga183333c88147503540c9c79d092d5799"><td class="memItemLeft" align="right" valign="top"><a id="ga183333c88147503540c9c79d092d5799"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_ATCR_SLAVE_MASK</b>&#160;&#160;&#160;(0x2000U)</td></tr>
<tr class="separator:ga183333c88147503540c9c79d092d5799"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac12640c8f8383b91eafd801f7d13f218"><td class="memItemLeft" align="right" valign="top"><a id="gac12640c8f8383b91eafd801f7d13f218"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_ATCR_SLAVE_SHIFT</b>&#160;&#160;&#160;(13U)</td></tr>
<tr class="separator:gac12640c8f8383b91eafd801f7d13f218"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7232269d4f5884cec1e4d8eac651b42c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ENET__Register__Masks.html#ga7232269d4f5884cec1e4d8eac651b42c">ENET_ATCR_SLAVE</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_ATCR_SLAVE_SHIFT)) &amp; ENET_ATCR_SLAVE_MASK)</td></tr>
<tr class="separator:ga7232269d4f5884cec1e4d8eac651b42c"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">ATVR - Timer Value Register</h2></td></tr>
<tr class="memitem:ga2714eeb8f8fc55584ae1f08903279268"><td class="memItemLeft" align="right" valign="top"><a id="ga2714eeb8f8fc55584ae1f08903279268"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_ATVR_ATIME_MASK</b>&#160;&#160;&#160;(0xFFFFFFFFU)</td></tr>
<tr class="separator:ga2714eeb8f8fc55584ae1f08903279268"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf39338513eb4396791bd615bac83c136"><td class="memItemLeft" align="right" valign="top"><a id="gaf39338513eb4396791bd615bac83c136"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_ATVR_ATIME_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gaf39338513eb4396791bd615bac83c136"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaccf108190376691ed3da804f145e3371"><td class="memItemLeft" align="right" valign="top"><a id="gaccf108190376691ed3da804f145e3371"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_ATVR_ATIME</b>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_ATVR_ATIME_SHIFT)) &amp; ENET_ATVR_ATIME_MASK)</td></tr>
<tr class="separator:gaccf108190376691ed3da804f145e3371"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">ATOFF - Timer Offset Register</h2></td></tr>
<tr class="memitem:ga71beb7d6b82e503c872b4ca86033742d"><td class="memItemLeft" align="right" valign="top"><a id="ga71beb7d6b82e503c872b4ca86033742d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_ATOFF_OFFSET_MASK</b>&#160;&#160;&#160;(0xFFFFFFFFU)</td></tr>
<tr class="separator:ga71beb7d6b82e503c872b4ca86033742d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ee3bf7413489ccf980bb573591e692e"><td class="memItemLeft" align="right" valign="top"><a id="ga6ee3bf7413489ccf980bb573591e692e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_ATOFF_OFFSET_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga6ee3bf7413489ccf980bb573591e692e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5cf0d0c54f14f61d08d74f45edae8b40"><td class="memItemLeft" align="right" valign="top"><a id="ga5cf0d0c54f14f61d08d74f45edae8b40"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_ATOFF_OFFSET</b>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_ATOFF_OFFSET_SHIFT)) &amp; ENET_ATOFF_OFFSET_MASK)</td></tr>
<tr class="separator:ga5cf0d0c54f14f61d08d74f45edae8b40"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">ATPER - Timer Period Register</h2></td></tr>
<tr class="memitem:ga86f89e80c9b16d19744517af3d775f57"><td class="memItemLeft" align="right" valign="top"><a id="ga86f89e80c9b16d19744517af3d775f57"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_ATPER_PERIOD_MASK</b>&#160;&#160;&#160;(0xFFFFFFFFU)</td></tr>
<tr class="separator:ga86f89e80c9b16d19744517af3d775f57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadef7d222ae0f44afa4379b3a27e89978"><td class="memItemLeft" align="right" valign="top"><a id="gadef7d222ae0f44afa4379b3a27e89978"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_ATPER_PERIOD_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gadef7d222ae0f44afa4379b3a27e89978"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab2418a9dfbf8e0b5c7dd20714c14f791"><td class="memItemLeft" align="right" valign="top"><a id="gab2418a9dfbf8e0b5c7dd20714c14f791"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_ATPER_PERIOD</b>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_ATPER_PERIOD_SHIFT)) &amp; ENET_ATPER_PERIOD_MASK)</td></tr>
<tr class="separator:gab2418a9dfbf8e0b5c7dd20714c14f791"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">ATCOR - Timer Correction Register</h2></td></tr>
<tr class="memitem:gacbd6f1547546f95562a646e40ab095d3"><td class="memItemLeft" align="right" valign="top"><a id="gacbd6f1547546f95562a646e40ab095d3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_ATCOR_COR_MASK</b>&#160;&#160;&#160;(0x7FFFFFFFU)</td></tr>
<tr class="separator:gacbd6f1547546f95562a646e40ab095d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b25c79c73597f4700107d56a1cdcd91"><td class="memItemLeft" align="right" valign="top"><a id="ga5b25c79c73597f4700107d56a1cdcd91"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_ATCOR_COR_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga5b25c79c73597f4700107d56a1cdcd91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga97bb4a4c75d59a21afb9972077f03374"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ENET__Register__Masks.html#ga97bb4a4c75d59a21afb9972077f03374">ENET_ATCOR_COR</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_ATCOR_COR_SHIFT)) &amp; ENET_ATCOR_COR_MASK)</td></tr>
<tr class="separator:ga97bb4a4c75d59a21afb9972077f03374"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">ATINC - Time-Stamping Clock Period Register</h2></td></tr>
<tr class="memitem:ga658c4082b327e6291ea190f5d2e7b8b6"><td class="memItemLeft" align="right" valign="top"><a id="ga658c4082b327e6291ea190f5d2e7b8b6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_ATINC_INC_MASK</b>&#160;&#160;&#160;(0x7FU)</td></tr>
<tr class="separator:ga658c4082b327e6291ea190f5d2e7b8b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga876ed9c5bafbfc5e251c600dc3b1af58"><td class="memItemLeft" align="right" valign="top"><a id="ga876ed9c5bafbfc5e251c600dc3b1af58"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_ATINC_INC_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga876ed9c5bafbfc5e251c600dc3b1af58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d15793d8ec37eb9f5c397303276da52"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ENET__Register__Masks.html#ga8d15793d8ec37eb9f5c397303276da52">ENET_ATINC_INC</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_ATINC_INC_SHIFT)) &amp; ENET_ATINC_INC_MASK)</td></tr>
<tr class="separator:ga8d15793d8ec37eb9f5c397303276da52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad06628842cadf9dd5423d8bc31c32745"><td class="memItemLeft" align="right" valign="top"><a id="gad06628842cadf9dd5423d8bc31c32745"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_ATINC_INC_CORR_MASK</b>&#160;&#160;&#160;(0x7F00U)</td></tr>
<tr class="separator:gad06628842cadf9dd5423d8bc31c32745"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga804dc6e92567b82a7f104c250841d03d"><td class="memItemLeft" align="right" valign="top"><a id="ga804dc6e92567b82a7f104c250841d03d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_ATINC_INC_CORR_SHIFT</b>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga804dc6e92567b82a7f104c250841d03d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab460295776472a46a57f683ee98f1928"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ENET__Register__Masks.html#gab460295776472a46a57f683ee98f1928">ENET_ATINC_INC_CORR</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_ATINC_INC_CORR_SHIFT)) &amp; ENET_ATINC_INC_CORR_MASK)</td></tr>
<tr class="separator:gab460295776472a46a57f683ee98f1928"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">ATSTMP - Timestamp of Last Transmitted Frame</h2></td></tr>
<tr class="memitem:gaed2e3431a926b017dc138606295ff909"><td class="memItemLeft" align="right" valign="top"><a id="gaed2e3431a926b017dc138606295ff909"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_ATSTMP_TIMESTAMP_MASK</b>&#160;&#160;&#160;(0xFFFFFFFFU)</td></tr>
<tr class="separator:gaed2e3431a926b017dc138606295ff909"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga32c08f5d3821f0f0ff1f40b4ec0de035"><td class="memItemLeft" align="right" valign="top"><a id="ga32c08f5d3821f0f0ff1f40b4ec0de035"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_ATSTMP_TIMESTAMP_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga32c08f5d3821f0f0ff1f40b4ec0de035"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaddba4ddcc6f73e074fa2cfae50028ac9"><td class="memItemLeft" align="right" valign="top"><a id="gaddba4ddcc6f73e074fa2cfae50028ac9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_ATSTMP_TIMESTAMP</b>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_ATSTMP_TIMESTAMP_SHIFT)) &amp; ENET_ATSTMP_TIMESTAMP_MASK)</td></tr>
<tr class="separator:gaddba4ddcc6f73e074fa2cfae50028ac9"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">TGSR - Timer Global Status Register</h2></td></tr>
<tr class="memitem:gac4b5286f5096d79e0c3a286ad49cf102"><td class="memItemLeft" align="right" valign="top"><a id="gac4b5286f5096d79e0c3a286ad49cf102"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_TGSR_TF0_MASK</b>&#160;&#160;&#160;(0x1U)</td></tr>
<tr class="separator:gac4b5286f5096d79e0c3a286ad49cf102"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga636e49d8773de954ad946d32aa23eeb5"><td class="memItemLeft" align="right" valign="top"><a id="ga636e49d8773de954ad946d32aa23eeb5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_TGSR_TF0_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga636e49d8773de954ad946d32aa23eeb5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf3a27e32894b440da95d25d29f72710"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ENET__Register__Masks.html#gadf3a27e32894b440da95d25d29f72710">ENET_TGSR_TF0</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_TGSR_TF0_SHIFT)) &amp; ENET_TGSR_TF0_MASK)</td></tr>
<tr class="separator:gadf3a27e32894b440da95d25d29f72710"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7cc2fdb7c10440f4ea4974b225588da0"><td class="memItemLeft" align="right" valign="top"><a id="ga7cc2fdb7c10440f4ea4974b225588da0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_TGSR_TF1_MASK</b>&#160;&#160;&#160;(0x2U)</td></tr>
<tr class="separator:ga7cc2fdb7c10440f4ea4974b225588da0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga05bf6e9ffee285ca3fb130b9c8948fa5"><td class="memItemLeft" align="right" valign="top"><a id="ga05bf6e9ffee285ca3fb130b9c8948fa5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_TGSR_TF1_SHIFT</b>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga05bf6e9ffee285ca3fb130b9c8948fa5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7643d2192a4b9626b2f5f6d448c14e01"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ENET__Register__Masks.html#ga7643d2192a4b9626b2f5f6d448c14e01">ENET_TGSR_TF1</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_TGSR_TF1_SHIFT)) &amp; ENET_TGSR_TF1_MASK)</td></tr>
<tr class="separator:ga7643d2192a4b9626b2f5f6d448c14e01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3bb5da9c3f3c88fc7784149aaf536e0c"><td class="memItemLeft" align="right" valign="top"><a id="ga3bb5da9c3f3c88fc7784149aaf536e0c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_TGSR_TF2_MASK</b>&#160;&#160;&#160;(0x4U)</td></tr>
<tr class="separator:ga3bb5da9c3f3c88fc7784149aaf536e0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b692cdc1ae33167e75fc033385ea3f2"><td class="memItemLeft" align="right" valign="top"><a id="ga8b692cdc1ae33167e75fc033385ea3f2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_TGSR_TF2_SHIFT</b>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga8b692cdc1ae33167e75fc033385ea3f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga728ca624d5b29012c3050e87fd0eb7e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ENET__Register__Masks.html#ga728ca624d5b29012c3050e87fd0eb7e4">ENET_TGSR_TF2</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_TGSR_TF2_SHIFT)) &amp; ENET_TGSR_TF2_MASK)</td></tr>
<tr class="separator:ga728ca624d5b29012c3050e87fd0eb7e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6346ae30393bacdf198cc24bbb538c4c"><td class="memItemLeft" align="right" valign="top"><a id="ga6346ae30393bacdf198cc24bbb538c4c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_TGSR_TF3_MASK</b>&#160;&#160;&#160;(0x8U)</td></tr>
<tr class="separator:ga6346ae30393bacdf198cc24bbb538c4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf027fca605976ae3ebfc79ba1ba3f0e4"><td class="memItemLeft" align="right" valign="top"><a id="gaf027fca605976ae3ebfc79ba1ba3f0e4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_TGSR_TF3_SHIFT</b>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:gaf027fca605976ae3ebfc79ba1ba3f0e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaecbaccbc03057609ebe1d9881a41acf7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ENET__Register__Masks.html#gaecbaccbc03057609ebe1d9881a41acf7">ENET_TGSR_TF3</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_TGSR_TF3_SHIFT)) &amp; ENET_TGSR_TF3_MASK)</td></tr>
<tr class="separator:gaecbaccbc03057609ebe1d9881a41acf7"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">TCSR - Timer Control Status Register</h2></td></tr>
<tr class="memitem:ga37a12f7e1bfb1e1c0a09b6664d09cde8"><td class="memItemLeft" align="right" valign="top"><a id="ga37a12f7e1bfb1e1c0a09b6664d09cde8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_TCSR_TDRE_MASK</b>&#160;&#160;&#160;(0x1U)</td></tr>
<tr class="separator:ga37a12f7e1bfb1e1c0a09b6664d09cde8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga82b3d1ee96813bba32fb72ae120d7047"><td class="memItemLeft" align="right" valign="top"><a id="ga82b3d1ee96813bba32fb72ae120d7047"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_TCSR_TDRE_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga82b3d1ee96813bba32fb72ae120d7047"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae9d2cbcc587d22532aedd77745016d92"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ENET__Register__Masks.html#gae9d2cbcc587d22532aedd77745016d92">ENET_TCSR_TDRE</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_TCSR_TDRE_SHIFT)) &amp; ENET_TCSR_TDRE_MASK)</td></tr>
<tr class="separator:gae9d2cbcc587d22532aedd77745016d92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd9d9ec96fb7eb23ef9b22525d632424"><td class="memItemLeft" align="right" valign="top"><a id="gacd9d9ec96fb7eb23ef9b22525d632424"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_TCSR_TMODE_MASK</b>&#160;&#160;&#160;(0x3CU)</td></tr>
<tr class="separator:gacd9d9ec96fb7eb23ef9b22525d632424"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf43c487f5c76a9af36293da5b3360865"><td class="memItemLeft" align="right" valign="top"><a id="gaf43c487f5c76a9af36293da5b3360865"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_TCSR_TMODE_SHIFT</b>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:gaf43c487f5c76a9af36293da5b3360865"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d37a6772d89ad0e435b06bae3ec125d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ENET__Register__Masks.html#ga3d37a6772d89ad0e435b06bae3ec125d">ENET_TCSR_TMODE</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_TCSR_TMODE_SHIFT)) &amp; ENET_TCSR_TMODE_MASK)</td></tr>
<tr class="separator:ga3d37a6772d89ad0e435b06bae3ec125d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a36ae4a9731e381fa9159387670143f"><td class="memItemLeft" align="right" valign="top"><a id="ga1a36ae4a9731e381fa9159387670143f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_TCSR_TIE_MASK</b>&#160;&#160;&#160;(0x40U)</td></tr>
<tr class="separator:ga1a36ae4a9731e381fa9159387670143f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga35fcee5f4e7c9e5b69af4039ee4fa537"><td class="memItemLeft" align="right" valign="top"><a id="ga35fcee5f4e7c9e5b69af4039ee4fa537"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_TCSR_TIE_SHIFT</b>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:ga35fcee5f4e7c9e5b69af4039ee4fa537"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26ee3b20a0e34a8bbe58acab1931c4be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ENET__Register__Masks.html#ga26ee3b20a0e34a8bbe58acab1931c4be">ENET_TCSR_TIE</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_TCSR_TIE_SHIFT)) &amp; ENET_TCSR_TIE_MASK)</td></tr>
<tr class="separator:ga26ee3b20a0e34a8bbe58acab1931c4be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79d70e9a593487d29ce2e6b9c9021c59"><td class="memItemLeft" align="right" valign="top"><a id="ga79d70e9a593487d29ce2e6b9c9021c59"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_TCSR_TF_MASK</b>&#160;&#160;&#160;(0x80U)</td></tr>
<tr class="separator:ga79d70e9a593487d29ce2e6b9c9021c59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa0ab6243262f645ae70f481ba9c33203"><td class="memItemLeft" align="right" valign="top"><a id="gaa0ab6243262f645ae70f481ba9c33203"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_TCSR_TF_SHIFT</b>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:gaa0ab6243262f645ae70f481ba9c33203"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa56823f6455c120c2106368cbb81200"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ENET__Register__Masks.html#gaaa56823f6455c120c2106368cbb81200">ENET_TCSR_TF</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_TCSR_TF_SHIFT)) &amp; ENET_TCSR_TF_MASK)</td></tr>
<tr class="separator:gaaa56823f6455c120c2106368cbb81200"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2910f8342ed9b30dccad0b44f368852c"><td class="memItemLeft" align="right" valign="top"><a id="ga2910f8342ed9b30dccad0b44f368852c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_TCSR_TPWC_MASK</b>&#160;&#160;&#160;(0xF800U)</td></tr>
<tr class="separator:ga2910f8342ed9b30dccad0b44f368852c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga104d87cedd3269f4553af4efa189ea02"><td class="memItemLeft" align="right" valign="top"><a id="ga104d87cedd3269f4553af4efa189ea02"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_TCSR_TPWC_SHIFT</b>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:ga104d87cedd3269f4553af4efa189ea02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad75321142cd599c49d9219f592025096"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ENET__Register__Masks.html#gad75321142cd599c49d9219f592025096">ENET_TCSR_TPWC</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_TCSR_TPWC_SHIFT)) &amp; ENET_TCSR_TPWC_MASK)</td></tr>
<tr class="separator:gad75321142cd599c49d9219f592025096"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">TCCR - Timer Compare Capture Register</h2></td></tr>
<tr class="memitem:ga6f9999013e2cb91eaf8ebbdc67ca9fe8"><td class="memItemLeft" align="right" valign="top"><a id="ga6f9999013e2cb91eaf8ebbdc67ca9fe8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_TCCR_TCC_MASK</b>&#160;&#160;&#160;(0xFFFFFFFFU)</td></tr>
<tr class="separator:ga6f9999013e2cb91eaf8ebbdc67ca9fe8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga72e171b218136489e1e0b5dcb7aefab7"><td class="memItemLeft" align="right" valign="top"><a id="ga72e171b218136489e1e0b5dcb7aefab7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENET_TCCR_TCC_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga72e171b218136489e1e0b5dcb7aefab7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b276385d78bf216e8b3c0efb45d2f87"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ENET__Register__Masks.html#ga7b276385d78bf216e8b3c0efb45d2f87">ENET_TCCR_TCC</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_TCCR_TCC_SHIFT)) &amp; ENET_TCCR_TCC_MASK)</td></tr>
<tr class="separator:ga7b276385d78bf216e8b3c0efb45d2f87"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="ga97bb4a4c75d59a21afb9972077f03374"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga97bb4a4c75d59a21afb9972077f03374">&#9670;&nbsp;</a></span>ENET_ATCOR_COR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ENET_ATCOR_COR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_ATCOR_COR_SHIFT)) &amp; ENET_ATCOR_COR_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>COR - Correction Counter Wrap-Around Value </p>

</div>
</div>
<a id="gaa25d97b4efa480df42f7ac807f778ae7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa25d97b4efa480df42f7ac807f778ae7">&#9670;&nbsp;</a></span>ENET_ATCR_CAPTURE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ENET_ATCR_CAPTURE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_ATCR_CAPTURE_SHIFT)) &amp; ENET_ATCR_CAPTURE_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CAPTURE - Capture Timer Value 0b0..No effect. 0b1..The current time is captured and can be read from the ATVR register. </p>

</div>
</div>
<a id="ga01d87ff19153d33dfc627d877598e9cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga01d87ff19153d33dfc627d877598e9cf">&#9670;&nbsp;</a></span>ENET_ATCR_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ENET_ATCR_EN</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_ATCR_EN_SHIFT)) &amp; ENET_ATCR_EN_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EN - Enable Timer 0b0..The timer stops at the current value. 0b1..The timer starts incrementing. </p>

</div>
</div>
<a id="gae45961517c891bea3614e3fe899e3820"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae45961517c891bea3614e3fe899e3820">&#9670;&nbsp;</a></span>ENET_ATCR_OFFEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ENET_ATCR_OFFEN</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_ATCR_OFFEN_SHIFT)) &amp; ENET_ATCR_OFFEN_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>OFFEN - Enable One-Shot Offset Event 0b0..Disable. 0b1..The timer can be reset to zero when the given offset time is reached (offset event). The field is cleared when the offset event is reached, so no further event occurs until the field is set again. The timer offset value must be set before setting this field. </p>

</div>
</div>
<a id="gae3f070e07d758da60799196c25741552"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae3f070e07d758da60799196c25741552">&#9670;&nbsp;</a></span>ENET_ATCR_OFFRST</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ENET_ATCR_OFFRST</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_ATCR_OFFRST_SHIFT)) &amp; ENET_ATCR_OFFRST_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>OFFRST - Reset Timer On Offset Event 0b0..The timer is not affected and no action occurs, besides clearing OFFEN, when the offset is reached. 0b1..If OFFEN is set, the timer resets to zero when the offset setting is reached. The offset event does not cause a timer interrupt. </p>

</div>
</div>
<a id="ga1091496fd32993d910d709d8c414f529"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1091496fd32993d910d709d8c414f529">&#9670;&nbsp;</a></span>ENET_ATCR_PEREN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ENET_ATCR_PEREN</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_ATCR_PEREN_SHIFT)) &amp; ENET_ATCR_PEREN_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PEREN - Enable Periodical Event 0b0..Disable. 0b1..A period event interrupt can be generated (EIR[TS_TIMER]) and the event signal output is asserted when the timer wraps around according to the periodic setting ATPER. The timer period value must be set before setting this bit. Not all devices contain the event signal output. See the chip configuration details. </p>

</div>
</div>
<a id="ga7c098de31ee5e0aa1ed308f974c02d6b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7c098de31ee5e0aa1ed308f974c02d6b">&#9670;&nbsp;</a></span>ENET_ATCR_PINPER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ENET_ATCR_PINPER</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_ATCR_PINPER_SHIFT)) &amp; ENET_ATCR_PINPER_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PINPER 0b0..Disable. 0b1..Enable. </p>

</div>
</div>
<a id="gaedbb7f2e82bd30cdafd3932e62141be1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaedbb7f2e82bd30cdafd3932e62141be1">&#9670;&nbsp;</a></span>ENET_ATCR_RESTART</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ENET_ATCR_RESTART</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_ATCR_RESTART_SHIFT)) &amp; ENET_ATCR_RESTART_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RESTART - Reset Timer </p>

</div>
</div>
<a id="ga7232269d4f5884cec1e4d8eac651b42c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7232269d4f5884cec1e4d8eac651b42c">&#9670;&nbsp;</a></span>ENET_ATCR_SLAVE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ENET_ATCR_SLAVE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_ATCR_SLAVE_SHIFT)) &amp; ENET_ATCR_SLAVE_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SLAVE - Enable Timer Slave Mode 0b0..The timer is active and all configuration fields in this register are relevant. 0b1..The internal timer is disabled and the externally provided timer value is used. All other fields, except CAPTURE, in this register have no effect. CAPTURE can still be used to capture the current timer value. </p>

</div>
</div>
<a id="ga8d15793d8ec37eb9f5c397303276da52"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8d15793d8ec37eb9f5c397303276da52">&#9670;&nbsp;</a></span>ENET_ATINC_INC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ENET_ATINC_INC</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_ATINC_INC_SHIFT)) &amp; ENET_ATINC_INC_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>INC - Clock Period Of The Timestamping Clock (ts_clk) In Nanoseconds </p>

</div>
</div>
<a id="gab460295776472a46a57f683ee98f1928"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab460295776472a46a57f683ee98f1928">&#9670;&nbsp;</a></span>ENET_ATINC_INC_CORR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ENET_ATINC_INC_CORR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_ATINC_INC_CORR_SHIFT)) &amp; ENET_ATINC_INC_CORR_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>INC_CORR - Correction Increment Value </p>

</div>
</div>
<a id="ga1a98da3faa2e0e8d8747b4bb116868ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1a98da3faa2e0e8d8747b4bb116868ab">&#9670;&nbsp;</a></span>ENET_ECR_DBGEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ENET_ECR_DBGEN</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_ECR_DBGEN_SHIFT)) &amp; ENET_ECR_DBGEN_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DBGEN - Debug Enable 0b0..MAC continues operation in debug mode. 0b1..MAC enters hardware freeze mode when the processor is in debug mode. </p>

</div>
</div>
<a id="ga6bcdfb09eaa708ec2a9f2e743c34db04"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6bcdfb09eaa708ec2a9f2e743c34db04">&#9670;&nbsp;</a></span>ENET_ECR_DBSWP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ENET_ECR_DBSWP</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_ECR_DBSWP_SHIFT)) &amp; ENET_ECR_DBSWP_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DBSWP - Descriptor Byte Swapping Enable 0b0..The buffer descriptor bytes are not swapped to support big-endian devices. 0b1..The buffer descriptor bytes are swapped to support little-endian devices. </p>

</div>
</div>
<a id="gae2080c2010771cd92e79d3328f8875b9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae2080c2010771cd92e79d3328f8875b9">&#9670;&nbsp;</a></span>ENET_ECR_EN1588</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ENET_ECR_EN1588</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_ECR_EN1588_SHIFT)) &amp; ENET_ECR_EN1588_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EN1588 - EN1588 Enable 0b0..Legacy FEC buffer descriptors and functions enabled. 0b1..Enhanced frame time-stamping functions enabled. </p>

</div>
</div>
<a id="ga16c3be23b326a42cf48cbd3801834321"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga16c3be23b326a42cf48cbd3801834321">&#9670;&nbsp;</a></span>ENET_ECR_ETHEREN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ENET_ECR_ETHEREN</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_ECR_ETHEREN_SHIFT)) &amp; ENET_ECR_ETHEREN_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ETHEREN - Ethernet Enable 0b0..Reception immediately stops and transmission stops after a bad CRC is appended to any currently transmitted frame. 0b1..MAC is enabled, and reception and transmission are possible. </p>

</div>
</div>
<a id="ga9c964e79e28159a1242d89a57ae90539"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9c964e79e28159a1242d89a57ae90539">&#9670;&nbsp;</a></span>ENET_ECR_MAGICEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ENET_ECR_MAGICEN</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_ECR_MAGICEN_SHIFT)) &amp; ENET_ECR_MAGICEN_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MAGICEN - Magic Packet Detection Enable 0b0..Magic detection logic disabled. 0b1..The MAC core detects magic packets and asserts EIR[WAKEUP] when a frame is detected. </p>

</div>
</div>
<a id="ga34354f83348e2acca4a015477d740cc3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga34354f83348e2acca4a015477d740cc3">&#9670;&nbsp;</a></span>ENET_ECR_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ENET_ECR_RESET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_ECR_RESET_SHIFT)) &amp; ENET_ECR_RESET_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RESET - Ethernet MAC Reset </p>

</div>
</div>
<a id="ga19062aae533ab1d8a1b146c00880d499"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga19062aae533ab1d8a1b146c00880d499">&#9670;&nbsp;</a></span>ENET_ECR_SLEEP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ENET_ECR_SLEEP</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_ECR_SLEEP_SHIFT)) &amp; ENET_ECR_SLEEP_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SLEEP - Sleep Mode Enable 0b0..Normal operating mode. 0b1..Sleep mode. </p>

</div>
</div>
<a id="gaff81463efb6625d856af7e6792ecb83c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaff81463efb6625d856af7e6792ecb83c">&#9670;&nbsp;</a></span>ENET_EIMR_BABR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ENET_EIMR_BABR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_EIMR_BABR_SHIFT)) &amp; ENET_EIMR_BABR_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BABR - BABR Interrupt Mask 0b0..The corresponding interrupt source is masked. 0b1..The corresponding interrupt source is not masked. </p>

</div>
</div>
<a id="ga326e179da4237c0006dd06250133e2cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga326e179da4237c0006dd06250133e2cd">&#9670;&nbsp;</a></span>ENET_EIMR_BABT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ENET_EIMR_BABT</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_EIMR_BABT_SHIFT)) &amp; ENET_EIMR_BABT_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BABT - BABT Interrupt Mask 0b0..The corresponding interrupt source is masked. 0b1..The corresponding interrupt source is not masked. </p>

</div>
</div>
<a id="gaa0c2d2ffb42bb75fd114fed0313ecbd9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa0c2d2ffb42bb75fd114fed0313ecbd9">&#9670;&nbsp;</a></span>ENET_EIMR_EBERR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ENET_EIMR_EBERR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_EIMR_EBERR_SHIFT)) &amp; ENET_EIMR_EBERR_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EBERR - EBERR Interrupt Mask </p>

</div>
</div>
<a id="ga3d35b5a4dff7ee51b865988879a3e90c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3d35b5a4dff7ee51b865988879a3e90c">&#9670;&nbsp;</a></span>ENET_EIMR_GRA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ENET_EIMR_GRA</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_EIMR_GRA_SHIFT)) &amp; ENET_EIMR_GRA_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>GRA - GRA Interrupt Mask 0b0..The corresponding interrupt source is masked. 0b1..The corresponding interrupt source is not masked. </p>

</div>
</div>
<a id="ga5493bd73cd9e97be4dbe07babe0f4c1e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5493bd73cd9e97be4dbe07babe0f4c1e">&#9670;&nbsp;</a></span>ENET_EIMR_LC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ENET_EIMR_LC</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_EIMR_LC_SHIFT)) &amp; ENET_EIMR_LC_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LC - LC Interrupt Mask </p>

</div>
</div>
<a id="ga5a29fdc2cf03be20b0bfccbf3b230ee2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5a29fdc2cf03be20b0bfccbf3b230ee2">&#9670;&nbsp;</a></span>ENET_EIMR_MII</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ENET_EIMR_MII</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_EIMR_MII_SHIFT)) &amp; ENET_EIMR_MII_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MII - MII Interrupt Mask </p>

</div>
</div>
<a id="gab758b3a72468e695aa46977e880553e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab758b3a72468e695aa46977e880553e1">&#9670;&nbsp;</a></span>ENET_EIMR_PLR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ENET_EIMR_PLR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_EIMR_PLR_SHIFT)) &amp; ENET_EIMR_PLR_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PLR - PLR Interrupt Mask </p>

</div>
</div>
<a id="gae97a40b947c5745f25933b4de237e035"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae97a40b947c5745f25933b4de237e035">&#9670;&nbsp;</a></span>ENET_EIMR_RL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ENET_EIMR_RL</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_EIMR_RL_SHIFT)) &amp; ENET_EIMR_RL_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RL - RL Interrupt Mask </p>

</div>
</div>
<a id="ga434c1b70bdf110ea220d8427984c46d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga434c1b70bdf110ea220d8427984c46d6">&#9670;&nbsp;</a></span>ENET_EIMR_RXB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ENET_EIMR_RXB</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_EIMR_RXB_SHIFT)) &amp; ENET_EIMR_RXB_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RXB - RXB Interrupt Mask </p>

</div>
</div>
<a id="ga8e80b3a395972e08e1cc90f77f0e1447"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8e80b3a395972e08e1cc90f77f0e1447">&#9670;&nbsp;</a></span>ENET_EIMR_RXF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ENET_EIMR_RXF</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_EIMR_RXF_SHIFT)) &amp; ENET_EIMR_RXF_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RXF - RXF Interrupt Mask </p>

</div>
</div>
<a id="gad58979822995fca6b0d74bff9403130c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad58979822995fca6b0d74bff9403130c">&#9670;&nbsp;</a></span>ENET_EIMR_TS_AVAIL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ENET_EIMR_TS_AVAIL</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_EIMR_TS_AVAIL_SHIFT)) &amp; ENET_EIMR_TS_AVAIL_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TS_AVAIL - TS_AVAIL Interrupt Mask </p>

</div>
</div>
<a id="gab19d4f6d5397cbc827da4607deefc3dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab19d4f6d5397cbc827da4607deefc3dc">&#9670;&nbsp;</a></span>ENET_EIMR_TS_TIMER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ENET_EIMR_TS_TIMER</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_EIMR_TS_TIMER_SHIFT)) &amp; ENET_EIMR_TS_TIMER_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TS_TIMER - TS_TIMER Interrupt Mask </p>

</div>
</div>
<a id="gadea58a2b1c97d342c7f435736a9eb564"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadea58a2b1c97d342c7f435736a9eb564">&#9670;&nbsp;</a></span>ENET_EIMR_TXB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ENET_EIMR_TXB</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_EIMR_TXB_SHIFT)) &amp; ENET_EIMR_TXB_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TXB - TXB Interrupt Mask 0b0..The corresponding interrupt source is masked. 0b1..The corresponding interrupt source is not masked. </p>

</div>
</div>
<a id="gaa892bb4c21961d24a1789cbdf00fd0da"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa892bb4c21961d24a1789cbdf00fd0da">&#9670;&nbsp;</a></span>ENET_EIMR_TXF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ENET_EIMR_TXF</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_EIMR_TXF_SHIFT)) &amp; ENET_EIMR_TXF_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TXF - TXF Interrupt Mask 0b0..The corresponding interrupt source is masked. 0b1..The corresponding interrupt source is not masked. </p>

</div>
</div>
<a id="ga867185a14b782be42efd99e8cd1f2402"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga867185a14b782be42efd99e8cd1f2402">&#9670;&nbsp;</a></span>ENET_EIMR_UN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ENET_EIMR_UN</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_EIMR_UN_SHIFT)) &amp; ENET_EIMR_UN_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UN - UN Interrupt Mask </p>

</div>
</div>
<a id="ga3c5ced003888152d73863a10c53d1b47"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3c5ced003888152d73863a10c53d1b47">&#9670;&nbsp;</a></span>ENET_EIMR_WAKEUP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ENET_EIMR_WAKEUP</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_EIMR_WAKEUP_SHIFT)) &amp; ENET_EIMR_WAKEUP_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>WAKEUP - WAKEUP Interrupt Mask </p>

</div>
</div>
<a id="gac7c3f09d1bae01f46593680a9ec6b514"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac7c3f09d1bae01f46593680a9ec6b514">&#9670;&nbsp;</a></span>ENET_EIR_BABR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ENET_EIR_BABR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_EIR_BABR_SHIFT)) &amp; ENET_EIR_BABR_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BABR - Babbling Receive Error </p>

</div>
</div>
<a id="gaebf97379f4b8fd312c9e6b74618a1447"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaebf97379f4b8fd312c9e6b74618a1447">&#9670;&nbsp;</a></span>ENET_EIR_BABT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ENET_EIR_BABT</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_EIR_BABT_SHIFT)) &amp; ENET_EIR_BABT_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BABT - Babbling Transmit Error </p>

</div>
</div>
<a id="ga15988dade2382dbac23567f6a3187c78"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga15988dade2382dbac23567f6a3187c78">&#9670;&nbsp;</a></span>ENET_EIR_EBERR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ENET_EIR_EBERR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_EIR_EBERR_SHIFT)) &amp; ENET_EIR_EBERR_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EBERR - Ethernet Bus Error </p>

</div>
</div>
<a id="ga1aeb1a6ed1116f53436460ce3802e979"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1aeb1a6ed1116f53436460ce3802e979">&#9670;&nbsp;</a></span>ENET_EIR_GRA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ENET_EIR_GRA</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_EIR_GRA_SHIFT)) &amp; ENET_EIR_GRA_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>GRA - Graceful Stop Complete </p>

</div>
</div>
<a id="gab2f0017cbd8ae0a0a97ec074a1d2e739"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab2f0017cbd8ae0a0a97ec074a1d2e739">&#9670;&nbsp;</a></span>ENET_EIR_LC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ENET_EIR_LC</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_EIR_LC_SHIFT)) &amp; ENET_EIR_LC_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LC - Late Collision </p>

</div>
</div>
<a id="ga30a703958873330f2cc14fb7be337769"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga30a703958873330f2cc14fb7be337769">&#9670;&nbsp;</a></span>ENET_EIR_MII</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ENET_EIR_MII</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_EIR_MII_SHIFT)) &amp; ENET_EIR_MII_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MII - MII Interrupt. </p>

</div>
</div>
<a id="ga78758f4f442de535683bd0ec4ea25542"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga78758f4f442de535683bd0ec4ea25542">&#9670;&nbsp;</a></span>ENET_EIR_PLR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ENET_EIR_PLR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_EIR_PLR_SHIFT)) &amp; ENET_EIR_PLR_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PLR - Payload Receive Error </p>

</div>
</div>
<a id="gadb2c9d890beedcfa4aa139bdbbdaee21"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadb2c9d890beedcfa4aa139bdbbdaee21">&#9670;&nbsp;</a></span>ENET_EIR_RL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ENET_EIR_RL</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_EIR_RL_SHIFT)) &amp; ENET_EIR_RL_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RL - Collision Retry Limit </p>

</div>
</div>
<a id="gad4b1167a4e1f32f6cd841ade9aa78b90"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad4b1167a4e1f32f6cd841ade9aa78b90">&#9670;&nbsp;</a></span>ENET_EIR_RXB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ENET_EIR_RXB</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_EIR_RXB_SHIFT)) &amp; ENET_EIR_RXB_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RXB - Receive Buffer Interrupt </p>

</div>
</div>
<a id="ga328ea567095167ac8fc913d8f634aeb5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga328ea567095167ac8fc913d8f634aeb5">&#9670;&nbsp;</a></span>ENET_EIR_RXF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ENET_EIR_RXF</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_EIR_RXF_SHIFT)) &amp; ENET_EIR_RXF_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RXF - Receive Frame Interrupt </p>

</div>
</div>
<a id="gad1fd8e789ec931b5d1fc49c2a18f9fdb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad1fd8e789ec931b5d1fc49c2a18f9fdb">&#9670;&nbsp;</a></span>ENET_EIR_TS_AVAIL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ENET_EIR_TS_AVAIL</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_EIR_TS_AVAIL_SHIFT)) &amp; ENET_EIR_TS_AVAIL_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TS_AVAIL - Transmit Timestamp Available </p>

</div>
</div>
<a id="gab0fc7dbec45b0bb50dd909ad0204115c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab0fc7dbec45b0bb50dd909ad0204115c">&#9670;&nbsp;</a></span>ENET_EIR_TS_TIMER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ENET_EIR_TS_TIMER</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_EIR_TS_TIMER_SHIFT)) &amp; ENET_EIR_TS_TIMER_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TS_TIMER - Timestamp Timer </p>

</div>
</div>
<a id="ga12587d4393832399cf4d9e338d7301c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga12587d4393832399cf4d9e338d7301c5">&#9670;&nbsp;</a></span>ENET_EIR_TXB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ENET_EIR_TXB</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_EIR_TXB_SHIFT)) &amp; ENET_EIR_TXB_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TXB - Transmit Buffer Interrupt </p>

</div>
</div>
<a id="ga2dc5de34011653c2fcead3879caec91b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2dc5de34011653c2fcead3879caec91b">&#9670;&nbsp;</a></span>ENET_EIR_TXF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ENET_EIR_TXF</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_EIR_TXF_SHIFT)) &amp; ENET_EIR_TXF_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TXF - Transmit Frame Interrupt </p>

</div>
</div>
<a id="gad80bd1978dae2fe816eec18c09ec27bb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad80bd1978dae2fe816eec18c09ec27bb">&#9670;&nbsp;</a></span>ENET_EIR_UN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ENET_EIR_UN</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_EIR_UN_SHIFT)) &amp; ENET_EIR_UN_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UN - Transmit FIFO Underrun </p>

</div>
</div>
<a id="gab55432c2f22ea6da19ccea5c76afff4d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab55432c2f22ea6da19ccea5c76afff4d">&#9670;&nbsp;</a></span>ENET_EIR_WAKEUP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ENET_EIR_WAKEUP</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_EIR_WAKEUP_SHIFT)) &amp; ENET_EIR_WAKEUP_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>WAKEUP - Node Wakeup Request Indication </p>

</div>
</div>
<a id="ga82b2ab08109ba85730009d0705983cb1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga82b2ab08109ba85730009d0705983cb1">&#9670;&nbsp;</a></span>ENET_FTRL_TRUNC_FL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ENET_FTRL_TRUNC_FL</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_FTRL_TRUNC_FL_SHIFT)) &amp; ENET_FTRL_TRUNC_FL_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TRUNC_FL - Frame Truncation Length </p>

</div>
</div>
<a id="ga6e6197d91cb433929a390c9355a43673"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6e6197d91cb433929a390c9355a43673">&#9670;&nbsp;</a></span>ENET_IEEE_R_ALIGN_COUNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ENET_IEEE_R_ALIGN_COUNT</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_IEEE_R_ALIGN_COUNT_SHIFT)) &amp; ENET_IEEE_R_ALIGN_COUNT_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>COUNT - Number of frames received with alignment error </p>

</div>
</div>
<a id="ga5f2922a546db478712a69bde97e43507"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5f2922a546db478712a69bde97e43507">&#9670;&nbsp;</a></span>ENET_IEEE_R_CRC_COUNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ENET_IEEE_R_CRC_COUNT</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_IEEE_R_CRC_COUNT_SHIFT)) &amp; ENET_IEEE_R_CRC_COUNT_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>COUNT - Number of frames received with CRC error </p>

</div>
</div>
<a id="ga949d161e892827ef0d58e6dc6597885b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga949d161e892827ef0d58e6dc6597885b">&#9670;&nbsp;</a></span>ENET_IEEE_R_DROP_COUNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ENET_IEEE_R_DROP_COUNT</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_IEEE_R_DROP_COUNT_SHIFT)) &amp; ENET_IEEE_R_DROP_COUNT_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>COUNT - Frame count </p>

</div>
</div>
<a id="ga7ca7799d3ca80b9a7927af20025f6cf9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7ca7799d3ca80b9a7927af20025f6cf9">&#9670;&nbsp;</a></span>ENET_IEEE_R_FDXFC_COUNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ENET_IEEE_R_FDXFC_COUNT</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_IEEE_R_FDXFC_COUNT_SHIFT)) &amp; ENET_IEEE_R_FDXFC_COUNT_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>COUNT - Number of flow-control pause frames received </p>

</div>
</div>
<a id="gaad53aabe1c637f933cde5311c9042ac7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaad53aabe1c637f933cde5311c9042ac7">&#9670;&nbsp;</a></span>ENET_IEEE_R_FRAME_OK_COUNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ENET_IEEE_R_FRAME_OK_COUNT</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_IEEE_R_FRAME_OK_COUNT_SHIFT)) &amp; ENET_IEEE_R_FRAME_OK_COUNT_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>COUNT - Number of frames received OK </p>

</div>
</div>
<a id="gaefde5abf1a53c9ab231f653876924e7f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaefde5abf1a53c9ab231f653876924e7f">&#9670;&nbsp;</a></span>ENET_IEEE_R_MACERR_COUNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ENET_IEEE_R_MACERR_COUNT</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_IEEE_R_MACERR_COUNT_SHIFT)) &amp; ENET_IEEE_R_MACERR_COUNT_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>COUNT - Receive FIFO overflow count </p>

</div>
</div>
<a id="ga45f6f91b88631d8bf05f2fdf05687bde"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga45f6f91b88631d8bf05f2fdf05687bde">&#9670;&nbsp;</a></span>ENET_IEEE_R_OCTETS_OK_COUNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ENET_IEEE_R_OCTETS_OK_COUNT</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_IEEE_R_OCTETS_OK_COUNT_SHIFT)) &amp; ENET_IEEE_R_OCTETS_OK_COUNT_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>COUNT - Number of octets for frames received without error </p>

</div>
</div>
<a id="gae4425db78c38e5e711a6fbcf76808d9d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae4425db78c38e5e711a6fbcf76808d9d">&#9670;&nbsp;</a></span>ENET_IEEE_T_1COL_COUNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ENET_IEEE_T_1COL_COUNT</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_IEEE_T_1COL_COUNT_SHIFT)) &amp; ENET_IEEE_T_1COL_COUNT_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>COUNT - Number of frames transmitted with one collision </p>

</div>
</div>
<a id="gaecf8a547340b8a07699467f79f3989fc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaecf8a547340b8a07699467f79f3989fc">&#9670;&nbsp;</a></span>ENET_IEEE_T_CSERR_COUNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ENET_IEEE_T_CSERR_COUNT</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_IEEE_T_CSERR_COUNT_SHIFT)) &amp; ENET_IEEE_T_CSERR_COUNT_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>COUNT - Number of frames transmitted with carrier sense error </p>

</div>
</div>
<a id="ga31ed2c1faca96c342cc4f2f9cc304d23"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga31ed2c1faca96c342cc4f2f9cc304d23">&#9670;&nbsp;</a></span>ENET_IEEE_T_DEF_COUNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ENET_IEEE_T_DEF_COUNT</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_IEEE_T_DEF_COUNT_SHIFT)) &amp; ENET_IEEE_T_DEF_COUNT_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>COUNT - Number of frames transmitted with deferral delay </p>

</div>
</div>
<a id="gaa05aef85a08b9877b13aa21b4b414443"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa05aef85a08b9877b13aa21b4b414443">&#9670;&nbsp;</a></span>ENET_IEEE_T_EXCOL_COUNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ENET_IEEE_T_EXCOL_COUNT</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_IEEE_T_EXCOL_COUNT_SHIFT)) &amp; ENET_IEEE_T_EXCOL_COUNT_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>COUNT - Number of frames transmitted with excessive collisions </p>

</div>
</div>
<a id="ga8c8fc6886dc17857025cdbc8da521a39"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8c8fc6886dc17857025cdbc8da521a39">&#9670;&nbsp;</a></span>ENET_IEEE_T_FDXFC_COUNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ENET_IEEE_T_FDXFC_COUNT</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_IEEE_T_FDXFC_COUNT_SHIFT)) &amp; ENET_IEEE_T_FDXFC_COUNT_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>COUNT - Number of flow-control pause frames transmitted </p>

</div>
</div>
<a id="ga0d9fd1a5ed3e423377b644d61c9ee6a4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0d9fd1a5ed3e423377b644d61c9ee6a4">&#9670;&nbsp;</a></span>ENET_IEEE_T_FRAME_OK_COUNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ENET_IEEE_T_FRAME_OK_COUNT</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_IEEE_T_FRAME_OK_COUNT_SHIFT)) &amp; ENET_IEEE_T_FRAME_OK_COUNT_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>COUNT - Number of frames transmitted OK </p>

</div>
</div>
<a id="ga3b0b578f77880f92db4d4515d5307a67"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3b0b578f77880f92db4d4515d5307a67">&#9670;&nbsp;</a></span>ENET_IEEE_T_LCOL_COUNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ENET_IEEE_T_LCOL_COUNT</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_IEEE_T_LCOL_COUNT_SHIFT)) &amp; ENET_IEEE_T_LCOL_COUNT_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>COUNT - Number of frames transmitted with late collision </p>

</div>
</div>
<a id="ga712a08e94df6987bb200e27b72044213"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga712a08e94df6987bb200e27b72044213">&#9670;&nbsp;</a></span>ENET_IEEE_T_MACERR_COUNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ENET_IEEE_T_MACERR_COUNT</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_IEEE_T_MACERR_COUNT_SHIFT)) &amp; ENET_IEEE_T_MACERR_COUNT_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>COUNT - Number of frames transmitted with transmit FIFO underrun </p>

</div>
</div>
<a id="ga4cc2d69b86d1de93eb581bb43d37b243"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4cc2d69b86d1de93eb581bb43d37b243">&#9670;&nbsp;</a></span>ENET_IEEE_T_MCOL_COUNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ENET_IEEE_T_MCOL_COUNT</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_IEEE_T_MCOL_COUNT_SHIFT)) &amp; ENET_IEEE_T_MCOL_COUNT_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>COUNT - Number of frames transmitted with multiple collisions </p>

</div>
</div>
<a id="ga69bb269ecd63f2cf3d274f4e3bcccb9f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga69bb269ecd63f2cf3d274f4e3bcccb9f">&#9670;&nbsp;</a></span>ENET_IEEE_T_OCTETS_OK_COUNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ENET_IEEE_T_OCTETS_OK_COUNT</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_IEEE_T_OCTETS_OK_COUNT_SHIFT)) &amp; ENET_IEEE_T_OCTETS_OK_COUNT_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>COUNT - Octet count for frames transmitted without error Counts total octets (includes header and FCS fields). </p>

</div>
</div>
<a id="ga34c4546e3745bac9b9e6337a69c5fa13"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga34c4546e3745bac9b9e6337a69c5fa13">&#9670;&nbsp;</a></span>ENET_MIBC_MIB_CLEAR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ENET_MIBC_MIB_CLEAR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_MIBC_MIB_CLEAR_SHIFT)) &amp; ENET_MIBC_MIB_CLEAR_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MIB_CLEAR - MIB Clear 0b0..See note above. 0b1..All statistics counters are reset to 0. </p>

</div>
</div>
<a id="ga7941ccece2a03bc28c76cee267d83cc0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7941ccece2a03bc28c76cee267d83cc0">&#9670;&nbsp;</a></span>ENET_MIBC_MIB_DIS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ENET_MIBC_MIB_DIS</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_MIBC_MIB_DIS_SHIFT)) &amp; ENET_MIBC_MIB_DIS_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MIB_DIS - Disable MIB Logic 0b0..MIB logic is enabled. 0b1..MIB logic is disabled. The MIB logic halts and does not update any MIB counters. </p>

</div>
</div>
<a id="ga9c6581075e158b28f7f394b156893620"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9c6581075e158b28f7f394b156893620">&#9670;&nbsp;</a></span>ENET_MIBC_MIB_IDLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ENET_MIBC_MIB_IDLE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_MIBC_MIB_IDLE_SHIFT)) &amp; ENET_MIBC_MIB_IDLE_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MIB_IDLE - MIB Idle 0b0..The MIB block is updating MIB counters. 0b1..The MIB block is not currently updating any MIB counters. </p>

</div>
</div>
<a id="gab9b153fc08d016ffe1c732b01889f1de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab9b153fc08d016ffe1c732b01889f1de">&#9670;&nbsp;</a></span>ENET_MMFR_DATA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ENET_MMFR_DATA</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_MMFR_DATA_SHIFT)) &amp; ENET_MMFR_DATA_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DATA - Management Frame Data </p>

</div>
</div>
<a id="gac00d5a828e48d9012aacde18087a622c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac00d5a828e48d9012aacde18087a622c">&#9670;&nbsp;</a></span>ENET_MMFR_OP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ENET_MMFR_OP</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_MMFR_OP_SHIFT)) &amp; ENET_MMFR_OP_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>OP - Operation Code </p>

</div>
</div>
<a id="gabc1d7007e1d9cee9e24f31a8c289f375"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabc1d7007e1d9cee9e24f31a8c289f375">&#9670;&nbsp;</a></span>ENET_MMFR_PA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ENET_MMFR_PA</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_MMFR_PA_SHIFT)) &amp; ENET_MMFR_PA_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PA - PHY Address </p>

</div>
</div>
<a id="ga8279a64d4827ed6f212bb99f7904bc13"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8279a64d4827ed6f212bb99f7904bc13">&#9670;&nbsp;</a></span>ENET_MMFR_RA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ENET_MMFR_RA</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_MMFR_RA_SHIFT)) &amp; ENET_MMFR_RA_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RA - Register Address </p>

</div>
</div>
<a id="ga674fe7443651f825f3b58144847a7f91"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga674fe7443651f825f3b58144847a7f91">&#9670;&nbsp;</a></span>ENET_MMFR_ST</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ENET_MMFR_ST</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_MMFR_ST_SHIFT)) &amp; ENET_MMFR_ST_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ST - Start Of Frame Delimiter </p>

</div>
</div>
<a id="gafa7ca4280c54ec8d167eff14acf8cac2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafa7ca4280c54ec8d167eff14acf8cac2">&#9670;&nbsp;</a></span>ENET_MMFR_TA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ENET_MMFR_TA</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_MMFR_TA_SHIFT)) &amp; ENET_MMFR_TA_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TA - Turn Around </p>

</div>
</div>
<a id="ga8083b321dd03c4e6880a9b84b52997b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8083b321dd03c4e6880a9b84b52997b1">&#9670;&nbsp;</a></span>ENET_MSCR_DIS_PRE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ENET_MSCR_DIS_PRE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_MSCR_DIS_PRE_SHIFT)) &amp; ENET_MSCR_DIS_PRE_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DIS_PRE - Disable Preamble 0b0..Preamble enabled. 0b1..Preamble (32 ones) is not prepended to the MII management frame. </p>

</div>
</div>
<a id="ga334350e40871b467d4f021a32485cdc2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga334350e40871b467d4f021a32485cdc2">&#9670;&nbsp;</a></span>ENET_MSCR_HOLDTIME</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ENET_MSCR_HOLDTIME</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_MSCR_HOLDTIME_SHIFT)) &amp; ENET_MSCR_HOLDTIME_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HOLDTIME - Hold time On MDIO Output 0b000..1 internal module clock cycle 0b001..2 internal module clock cycles 0b010..3 internal module clock cycles 0b111..8 internal module clock cycles </p>

</div>
</div>
<a id="ga99659f5579cf09698781ff2928e82e2e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga99659f5579cf09698781ff2928e82e2e">&#9670;&nbsp;</a></span>ENET_MSCR_MII_SPEED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ENET_MSCR_MII_SPEED</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_MSCR_MII_SPEED_SHIFT)) &amp; ENET_MSCR_MII_SPEED_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MII_SPEED - MII Speed </p>

</div>
</div>
<a id="gac6895ba9997a60b06b3a1a85e18259e7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac6895ba9997a60b06b3a1a85e18259e7">&#9670;&nbsp;</a></span>ENET_OPD_OPCODE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ENET_OPD_OPCODE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_OPD_OPCODE_SHIFT)) &amp; ENET_OPD_OPCODE_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>OPCODE - Opcode Field In PAUSE Frames </p>

</div>
</div>
<a id="ga541dcbba44e5eff5ae1d0cb74b5a55af"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga541dcbba44e5eff5ae1d0cb74b5a55af">&#9670;&nbsp;</a></span>ENET_OPD_PAUSE_DUR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ENET_OPD_PAUSE_DUR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_OPD_PAUSE_DUR_SHIFT)) &amp; ENET_OPD_PAUSE_DUR_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PAUSE_DUR - Pause Duration </p>

</div>
</div>
<a id="ga990e2f0f1e734c1bfd249159926a49c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga990e2f0f1e734c1bfd249159926a49c3">&#9670;&nbsp;</a></span>ENET_PALR_PADDR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ENET_PALR_PADDR1</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_PALR_PADDR1_SHIFT)) &amp; ENET_PALR_PADDR1_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PADDR1 - Pause Address </p>

</div>
</div>
<a id="ga3159a924961395aaf0c16ed5e44f7c34"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3159a924961395aaf0c16ed5e44f7c34">&#9670;&nbsp;</a></span>ENET_PAUR_TYPE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ENET_PAUR_TYPE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_PAUR_TYPE_SHIFT)) &amp; ENET_PAUR_TYPE_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TYPE - Type Field In PAUSE Frames </p>

</div>
</div>
<a id="ga2d1116e4f9d9b1265fea900b984167d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2d1116e4f9d9b1265fea900b984167d9">&#9670;&nbsp;</a></span>ENET_RACC_IPDIS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ENET_RACC_IPDIS</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_RACC_IPDIS_SHIFT)) &amp; ENET_RACC_IPDIS_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>IPDIS - Enable Discard Of Frames With Wrong IPv4 Header Checksum 0b0..Frames with wrong IPv4 header checksum are not discarded. 0b1..If an IPv4 frame is received with a mismatching header checksum, the frame is discarded. IPv6 has no header checksum and is not affected by this setting. Discarding is only available when the RX FIFO operates in store and forward mode (RSFL cleared). </p>

</div>
</div>
<a id="ga145e64410ed82a6263ac27a0d8394461"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga145e64410ed82a6263ac27a0d8394461">&#9670;&nbsp;</a></span>ENET_RACC_LINEDIS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ENET_RACC_LINEDIS</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_RACC_LINEDIS_SHIFT)) &amp; ENET_RACC_LINEDIS_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LINEDIS - Enable Discard Of Frames With MAC Layer Errors 0b0..Frames with errors are not discarded. 0b1..Any frame received with a CRC, length, or PHY error is automatically discarded and not forwarded to the user application interface. </p>

</div>
</div>
<a id="ga8e7a1a1f2dfcbc219403e8aa2fd32f45"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8e7a1a1f2dfcbc219403e8aa2fd32f45">&#9670;&nbsp;</a></span>ENET_RACC_PADREM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ENET_RACC_PADREM</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_RACC_PADREM_SHIFT)) &amp; ENET_RACC_PADREM_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PADREM - Enable Padding Removal For Short IP Frames 0b0..Padding not removed. 0b1..Any bytes following the IP payload section of the frame are removed from the frame. </p>

</div>
</div>
<a id="ga58929dc293f313e3ca2fe570dd549f14"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga58929dc293f313e3ca2fe570dd549f14">&#9670;&nbsp;</a></span>ENET_RACC_PRODIS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ENET_RACC_PRODIS</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_RACC_PRODIS_SHIFT)) &amp; ENET_RACC_PRODIS_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PRODIS - Enable Discard Of Frames With Wrong Protocol Checksum 0b0..Frames with wrong checksum are not discarded. 0b1..If a TCP/IP, UDP/IP, or ICMP/IP frame is received that has a wrong TCP, UDP, or ICMP checksum, the frame is discarded. Discarding is only available when the RX FIFO operates in store and forward mode (RSFL cleared). </p>

</div>
</div>
<a id="gaf12b174b07f9fc047e72dce4f0b13e79"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf12b174b07f9fc047e72dce4f0b13e79">&#9670;&nbsp;</a></span>ENET_RACC_SHIFT16</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ENET_RACC_SHIFT16</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_RACC_SHIFT16_SHIFT)) &amp; ENET_RACC_SHIFT16_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SHIFT16 - RX FIFO Shift-16 0b0..Disabled. 0b1..Instructs the MAC to write two additional bytes in front of each frame received into the RX FIFO. </p>

</div>
</div>
<a id="gaf15ad096303b974696f055666297cf38"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf15ad096303b974696f055666297cf38">&#9670;&nbsp;</a></span>ENET_RAEM_RX_ALMOST_EMPTY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ENET_RAEM_RX_ALMOST_EMPTY</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_RAEM_RX_ALMOST_EMPTY_SHIFT)) &amp; ENET_RAEM_RX_ALMOST_EMPTY_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RX_ALMOST_EMPTY - Value Of The Receive FIFO Almost Empty Threshold </p>

</div>
</div>
<a id="gab63ee8b6dcb24483573b2ef4d95c09e9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab63ee8b6dcb24483573b2ef4d95c09e9">&#9670;&nbsp;</a></span>ENET_RAFL_RX_ALMOST_FULL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ENET_RAFL_RX_ALMOST_FULL</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_RAFL_RX_ALMOST_FULL_SHIFT)) &amp; ENET_RAFL_RX_ALMOST_FULL_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RX_ALMOST_FULL - Value Of The Receive FIFO Almost Full Threshold </p>

</div>
</div>
<a id="ga4545a2dc63999b8d79dffecdba9694fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4545a2dc63999b8d79dffecdba9694fe">&#9670;&nbsp;</a></span>ENET_RCR_BC_REJ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ENET_RCR_BC_REJ</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_RCR_BC_REJ_SHIFT)) &amp; ENET_RCR_BC_REJ_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BC_REJ - Broadcast Frame Reject </p>

</div>
</div>
<a id="gaa63d28cc17fab8f5762918d307141d29"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa63d28cc17fab8f5762918d307141d29">&#9670;&nbsp;</a></span>ENET_RCR_CFEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ENET_RCR_CFEN</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_RCR_CFEN_SHIFT)) &amp; ENET_RCR_CFEN_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CFEN - MAC Control Frame Enable 0b0..MAC control frames with any opcode other than 0x0001 (pause frame) are accepted and forwarded to the client interface. 0b1..MAC control frames with any opcode other than 0x0001 (pause frame) are silently discarded. </p>

</div>
</div>
<a id="ga677b2a53767002167426b09965e7e51d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga677b2a53767002167426b09965e7e51d">&#9670;&nbsp;</a></span>ENET_RCR_CRCFWD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ENET_RCR_CRCFWD</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_RCR_CRCFWD_SHIFT)) &amp; ENET_RCR_CRCFWD_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CRCFWD - Terminate/Forward Received CRC 0b0..The CRC field of received frames is transmitted to the user application. 0b1..The CRC field is stripped from the frame. </p>

</div>
</div>
<a id="gab66299cbed040bf91fe1a0fb12728501"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab66299cbed040bf91fe1a0fb12728501">&#9670;&nbsp;</a></span>ENET_RCR_DRT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ENET_RCR_DRT</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_RCR_DRT_SHIFT)) &amp; ENET_RCR_DRT_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DRT - Disable Receive On Transmit 0b0..Receive path operates independently of transmit (i.e., full-duplex mode). Can also be used to monitor transmit activity in half-duplex mode. 0b1..Disable reception of frames while transmitting. (Normally used for half-duplex mode.) </p>

</div>
</div>
<a id="ga8024e07582f76d7b12a6ce57b60c75e8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8024e07582f76d7b12a6ce57b60c75e8">&#9670;&nbsp;</a></span>ENET_RCR_FCE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ENET_RCR_FCE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_RCR_FCE_SHIFT)) &amp; ENET_RCR_FCE_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FCE - Flow Control Enable </p>

</div>
</div>
<a id="ga8014a58a8b1a27953fae60cdd8ea07c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8014a58a8b1a27953fae60cdd8ea07c6">&#9670;&nbsp;</a></span>ENET_RCR_GRS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ENET_RCR_GRS</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_RCR_GRS_SHIFT)) &amp; ENET_RCR_GRS_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>GRS - Graceful Receive Stopped </p>

</div>
</div>
<a id="gaa5e39e536360104bc0811586ec459c26"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa5e39e536360104bc0811586ec459c26">&#9670;&nbsp;</a></span>ENET_RCR_LOOP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ENET_RCR_LOOP</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_RCR_LOOP_SHIFT)) &amp; ENET_RCR_LOOP_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LOOP - Internal Loopback 0b0..Loopback disabled. 0b1..Transmitted frames are looped back internal to the device and transmit MII output signals are not asserted. DRT must be cleared. </p>

</div>
</div>
<a id="gaec423542908c9af09d60a00a42243f02"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaec423542908c9af09d60a00a42243f02">&#9670;&nbsp;</a></span>ENET_RCR_MAX_FL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ENET_RCR_MAX_FL</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_RCR_MAX_FL_SHIFT)) &amp; ENET_RCR_MAX_FL_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MAX_FL - Maximum Frame Length </p>

</div>
</div>
<a id="gabdc716b11f1693c6abeb5c5d4b1a6a1e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabdc716b11f1693c6abeb5c5d4b1a6a1e">&#9670;&nbsp;</a></span>ENET_RCR_MII_MODE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ENET_RCR_MII_MODE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_RCR_MII_MODE_SHIFT)) &amp; ENET_RCR_MII_MODE_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MII_MODE - Media Independent Interface Mode 0b0..Reserved. 0b1..MII or RMII mode, as indicated by the RMII_MODE field. </p>

</div>
</div>
<a id="ga884003ee9c2167f6d6080a5da5ce993e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga884003ee9c2167f6d6080a5da5ce993e">&#9670;&nbsp;</a></span>ENET_RCR_NLC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ENET_RCR_NLC</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_RCR_NLC_SHIFT)) &amp; ENET_RCR_NLC_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>NLC - Payload Length Check Disable 0b0..The payload length check is disabled. 0b1..The core checks the frame's payload length with the frame length/type field. Errors are indicated in the EIR[PLR] field. </p>

</div>
</div>
<a id="ga74b4738aeb8d5d1e8c7c5ae4a8a85d27"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga74b4738aeb8d5d1e8c7c5ae4a8a85d27">&#9670;&nbsp;</a></span>ENET_RCR_PADEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ENET_RCR_PADEN</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_RCR_PADEN_SHIFT)) &amp; ENET_RCR_PADEN_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PADEN - Enable Frame Padding Remove On Receive 0b0..No padding is removed on receive by the MAC. 0b1..Padding is removed from received frames. </p>

</div>
</div>
<a id="ga8b450ecf2692e80701aac14719ea0e58"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8b450ecf2692e80701aac14719ea0e58">&#9670;&nbsp;</a></span>ENET_RCR_PAUFWD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ENET_RCR_PAUFWD</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_RCR_PAUFWD_SHIFT)) &amp; ENET_RCR_PAUFWD_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PAUFWD - Terminate/Forward Pause Frames 0b0..Pause frames are terminated and discarded in the MAC. 0b1..Pause frames are forwarded to the user application. </p>

</div>
</div>
<a id="gaa820472f1a85a26dea4bc3bfd3482208"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa820472f1a85a26dea4bc3bfd3482208">&#9670;&nbsp;</a></span>ENET_RCR_PROM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ENET_RCR_PROM</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_RCR_PROM_SHIFT)) &amp; ENET_RCR_PROM_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PROM - Promiscuous Mode 0b0..Disabled. 0b1..Enabled. </p>

</div>
</div>
<a id="gaf541027e64a5d7ca261c0f0ccfa582a3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf541027e64a5d7ca261c0f0ccfa582a3">&#9670;&nbsp;</a></span>ENET_RCR_RMII_10T</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ENET_RCR_RMII_10T</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_RCR_RMII_10T_SHIFT)) &amp; ENET_RCR_RMII_10T_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RMII_10T 0b0..100-Mbit/s operation. 0b1..10-Mbit/s operation. </p>

</div>
</div>
<a id="ga0fdef12db54a46ed40c926f00733727e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0fdef12db54a46ed40c926f00733727e">&#9670;&nbsp;</a></span>ENET_RCR_RMII_MODE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ENET_RCR_RMII_MODE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_RCR_RMII_MODE_SHIFT)) &amp; ENET_RCR_RMII_MODE_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RMII_MODE - RMII Mode Enable 0b0..MAC configured for MII mode. 0b1..MAC configured for RMII operation. </p>

</div>
</div>
<a id="ga713c177989cf26983665bbe7591b3099"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga713c177989cf26983665bbe7591b3099">&#9670;&nbsp;</a></span>ENET_RDAR_RDAR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ENET_RDAR_RDAR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_RDAR_RDAR_SHIFT)) &amp; ENET_RDAR_RDAR_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RDAR - Receive Descriptor Active </p>

</div>
</div>
<a id="gad997cfc2457658dabbd489f83129f403"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad997cfc2457658dabbd489f83129f403">&#9670;&nbsp;</a></span>ENET_RMON_R_BC_PKT_COUNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ENET_RMON_R_BC_PKT_COUNT</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_RMON_R_BC_PKT_COUNT_SHIFT)) &amp; ENET_RMON_R_BC_PKT_COUNT_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>COUNT - Number of receive broadcast packets </p>

</div>
</div>
<a id="ga7ae15afbb7439b8f9879f90331f3679e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7ae15afbb7439b8f9879f90331f3679e">&#9670;&nbsp;</a></span>ENET_RMON_R_CRC_ALIGN_COUNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ENET_RMON_R_CRC_ALIGN_COUNT</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_RMON_R_CRC_ALIGN_COUNT_SHIFT)) &amp; ENET_RMON_R_CRC_ALIGN_COUNT_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>COUNT - Number of receive packets with CRC or align error </p>

</div>
</div>
<a id="ga83e66016eed8916198ebd6604af4e1aa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga83e66016eed8916198ebd6604af4e1aa">&#9670;&nbsp;</a></span>ENET_RMON_R_FRAG_COUNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ENET_RMON_R_FRAG_COUNT</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_RMON_R_FRAG_COUNT_SHIFT)) &amp; ENET_RMON_R_FRAG_COUNT_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>COUNT - Number of receive packets with less than 64 bytes and bad CRC </p>

</div>
</div>
<a id="gaf4a53632e9204c3fa6b812bb2c924976"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf4a53632e9204c3fa6b812bb2c924976">&#9670;&nbsp;</a></span>ENET_RMON_R_JAB_COUNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ENET_RMON_R_JAB_COUNT</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_RMON_R_JAB_COUNT_SHIFT)) &amp; ENET_RMON_R_JAB_COUNT_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>COUNT - Number of receive packets greater than MAX_FL and bad CRC </p>

</div>
</div>
<a id="ga8407d8b93947fd3cb51d75cbc605c48d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8407d8b93947fd3cb51d75cbc605c48d">&#9670;&nbsp;</a></span>ENET_RMON_R_MC_PKT_COUNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ENET_RMON_R_MC_PKT_COUNT</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_RMON_R_MC_PKT_COUNT_SHIFT)) &amp; ENET_RMON_R_MC_PKT_COUNT_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>COUNT - Number of receive multicast packets </p>

</div>
</div>
<a id="ga9c8d0f6539dace79465f4e616914072c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9c8d0f6539dace79465f4e616914072c">&#9670;&nbsp;</a></span>ENET_RMON_R_OCTETS_COUNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ENET_RMON_R_OCTETS_COUNT</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_RMON_R_OCTETS_COUNT_SHIFT)) &amp; ENET_RMON_R_OCTETS_COUNT_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>COUNT - Number of receive octets </p>

</div>
</div>
<a id="gac5c81ea4fdcc881701c632c99e58a341"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac5c81ea4fdcc881701c632c99e58a341">&#9670;&nbsp;</a></span>ENET_RMON_R_OVERSIZE_COUNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ENET_RMON_R_OVERSIZE_COUNT</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_RMON_R_OVERSIZE_COUNT_SHIFT)) &amp; ENET_RMON_R_OVERSIZE_COUNT_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>COUNT - Number of receive packets greater than MAX_FL and good CRC </p>

</div>
</div>
<a id="ga48a1c9b8f8ca8200a90af7f0b7948e27"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga48a1c9b8f8ca8200a90af7f0b7948e27">&#9670;&nbsp;</a></span>ENET_RMON_R_P1024TO2047_COUNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ENET_RMON_R_P1024TO2047_COUNT</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_RMON_R_P1024TO2047_COUNT_SHIFT)) &amp; ENET_RMON_R_P1024TO2047_COUNT_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>COUNT - Number of 1024- to 2047-byte recieve packets </p>

</div>
</div>
<a id="gab372fe7172a4f45b6c4213ba33fbc596"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab372fe7172a4f45b6c4213ba33fbc596">&#9670;&nbsp;</a></span>ENET_RMON_R_P128TO255_COUNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ENET_RMON_R_P128TO255_COUNT</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_RMON_R_P128TO255_COUNT_SHIFT)) &amp; ENET_RMON_R_P128TO255_COUNT_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>COUNT - Number of 128- to 255-byte recieve packets </p>

</div>
</div>
<a id="gacf7caa034e550af1f45e8821dcebcb0e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacf7caa034e550af1f45e8821dcebcb0e">&#9670;&nbsp;</a></span>ENET_RMON_R_P256TO511_COUNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ENET_RMON_R_P256TO511_COUNT</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_RMON_R_P256TO511_COUNT_SHIFT)) &amp; ENET_RMON_R_P256TO511_COUNT_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>COUNT - Number of 256- to 511-byte recieve packets </p>

</div>
</div>
<a id="ga116549b0b0b2c1813d9ffc1f6657a07d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga116549b0b0b2c1813d9ffc1f6657a07d">&#9670;&nbsp;</a></span>ENET_RMON_R_P512TO1023_COUNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ENET_RMON_R_P512TO1023_COUNT</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_RMON_R_P512TO1023_COUNT_SHIFT)) &amp; ENET_RMON_R_P512TO1023_COUNT_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>COUNT - Number of 512- to 1023-byte recieve packets </p>

</div>
</div>
<a id="ga8504b7e1afe4a8f7f4d660ce32a0bb60"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8504b7e1afe4a8f7f4d660ce32a0bb60">&#9670;&nbsp;</a></span>ENET_RMON_R_P64_COUNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ENET_RMON_R_P64_COUNT</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_RMON_R_P64_COUNT_SHIFT)) &amp; ENET_RMON_R_P64_COUNT_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>COUNT - Number of 64-byte receive packets </p>

</div>
</div>
<a id="ga38f2ba6958a5e0b6b5b4d147037e0c78"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga38f2ba6958a5e0b6b5b4d147037e0c78">&#9670;&nbsp;</a></span>ENET_RMON_R_P65TO127_COUNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ENET_RMON_R_P65TO127_COUNT</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_RMON_R_P65TO127_COUNT_SHIFT)) &amp; ENET_RMON_R_P65TO127_COUNT_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>COUNT - Number of 65- to 127-byte recieve packets </p>

</div>
</div>
<a id="gaa844aadcdf419a7c56585c6b46e08652"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa844aadcdf419a7c56585c6b46e08652">&#9670;&nbsp;</a></span>ENET_RMON_R_P_GTE2048_COUNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ENET_RMON_R_P_GTE2048_COUNT</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_RMON_R_P_GTE2048_COUNT_SHIFT)) &amp; ENET_RMON_R_P_GTE2048_COUNT_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>COUNT - Number of greater-than-2048-byte recieve packets </p>

</div>
</div>
<a id="ga6564e8eb4dfe2940b5233b17edea14a4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6564e8eb4dfe2940b5233b17edea14a4">&#9670;&nbsp;</a></span>ENET_RMON_R_PACKETS_COUNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ENET_RMON_R_PACKETS_COUNT</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_RMON_R_PACKETS_COUNT_SHIFT)) &amp; ENET_RMON_R_PACKETS_COUNT_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>COUNT - Number of packets received </p>

</div>
</div>
<a id="gaa7cdec7b69c65dc05143f3f864e6bbc4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa7cdec7b69c65dc05143f3f864e6bbc4">&#9670;&nbsp;</a></span>ENET_RMON_R_UNDERSIZE_COUNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ENET_RMON_R_UNDERSIZE_COUNT</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_RMON_R_UNDERSIZE_COUNT_SHIFT)) &amp; ENET_RMON_R_UNDERSIZE_COUNT_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>COUNT - Number of receive packets with less than 64 bytes and good CRC </p>

</div>
</div>
<a id="ga44c8eef437f06566360fde04150c385c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga44c8eef437f06566360fde04150c385c">&#9670;&nbsp;</a></span>ENET_RMON_T_BC_PKT_TXPKTS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ENET_RMON_T_BC_PKT_TXPKTS</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_RMON_T_BC_PKT_TXPKTS_SHIFT)) &amp; ENET_RMON_T_BC_PKT_TXPKTS_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TXPKTS - Broadcast packets </p>

</div>
</div>
<a id="ga0e3dd240f2ffd82851fe62e850caa39a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0e3dd240f2ffd82851fe62e850caa39a">&#9670;&nbsp;</a></span>ENET_RMON_T_COL_TXPKTS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ENET_RMON_T_COL_TXPKTS</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_RMON_T_COL_TXPKTS_SHIFT)) &amp; ENET_RMON_T_COL_TXPKTS_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TXPKTS - Number of transmit collisions </p>

</div>
</div>
<a id="ga46c296756912f29ddce9f6c181f6790d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga46c296756912f29ddce9f6c181f6790d">&#9670;&nbsp;</a></span>ENET_RMON_T_CRC_ALIGN_TXPKTS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ENET_RMON_T_CRC_ALIGN_TXPKTS</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_RMON_T_CRC_ALIGN_TXPKTS_SHIFT)) &amp; ENET_RMON_T_CRC_ALIGN_TXPKTS_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TXPKTS - Packets with CRC/align error </p>

</div>
</div>
<a id="ga010507349cf682b907697293a4302774"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga010507349cf682b907697293a4302774">&#9670;&nbsp;</a></span>ENET_RMON_T_FRAG_TXPKTS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ENET_RMON_T_FRAG_TXPKTS</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_RMON_T_FRAG_TXPKTS_SHIFT)) &amp; ENET_RMON_T_FRAG_TXPKTS_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TXPKTS - Number of packets less than 64 bytes with bad CRC </p>

</div>
</div>
<a id="ga708fa1bfbc3cf03da5b4beb7a24b8e67"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga708fa1bfbc3cf03da5b4beb7a24b8e67">&#9670;&nbsp;</a></span>ENET_RMON_T_JAB_TXPKTS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ENET_RMON_T_JAB_TXPKTS</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_RMON_T_JAB_TXPKTS_SHIFT)) &amp; ENET_RMON_T_JAB_TXPKTS_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TXPKTS - Number of transmit packets greater than MAX_FL bytes and bad CRC </p>

</div>
</div>
<a id="gacb7fa6647506149367368bd1abcdc94e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacb7fa6647506149367368bd1abcdc94e">&#9670;&nbsp;</a></span>ENET_RMON_T_MC_PKT_TXPKTS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ENET_RMON_T_MC_PKT_TXPKTS</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_RMON_T_MC_PKT_TXPKTS_SHIFT)) &amp; ENET_RMON_T_MC_PKT_TXPKTS_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TXPKTS - Multicast packets </p>

</div>
</div>
<a id="ga26928891c693eebf6309fdb2e2152615"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga26928891c693eebf6309fdb2e2152615">&#9670;&nbsp;</a></span>ENET_RMON_T_OCTETS_TXOCTS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ENET_RMON_T_OCTETS_TXOCTS</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_RMON_T_OCTETS_TXOCTS_SHIFT)) &amp; ENET_RMON_T_OCTETS_TXOCTS_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TXOCTS - Number of transmit octets </p>

</div>
</div>
<a id="ga5e08d883d3486d606c248666912ac051"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5e08d883d3486d606c248666912ac051">&#9670;&nbsp;</a></span>ENET_RMON_T_OVERSIZE_TXPKTS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ENET_RMON_T_OVERSIZE_TXPKTS</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_RMON_T_OVERSIZE_TXPKTS_SHIFT)) &amp; ENET_RMON_T_OVERSIZE_TXPKTS_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TXPKTS - Number of transmit packets greater than MAX_FL bytes with good CRC </p>

</div>
</div>
<a id="ga7d34dedcf25d5b7973dc87c620f61e75"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7d34dedcf25d5b7973dc87c620f61e75">&#9670;&nbsp;</a></span>ENET_RMON_T_P1024TO2047_TXPKTS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ENET_RMON_T_P1024TO2047_TXPKTS</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_RMON_T_P1024TO2047_TXPKTS_SHIFT)) &amp; ENET_RMON_T_P1024TO2047_TXPKTS_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TXPKTS - Number of 1024- to 2047-byte transmit packets </p>

</div>
</div>
<a id="gac5d941cee86d2827cbbb7a52cbb771dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac5d941cee86d2827cbbb7a52cbb771dd">&#9670;&nbsp;</a></span>ENET_RMON_T_P128TO255_TXPKTS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ENET_RMON_T_P128TO255_TXPKTS</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_RMON_T_P128TO255_TXPKTS_SHIFT)) &amp; ENET_RMON_T_P128TO255_TXPKTS_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TXPKTS - Number of 128- to 255-byte transmit packets </p>

</div>
</div>
<a id="gab00f7d9c011f220e5022eda482c3d411"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab00f7d9c011f220e5022eda482c3d411">&#9670;&nbsp;</a></span>ENET_RMON_T_P256TO511_TXPKTS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ENET_RMON_T_P256TO511_TXPKTS</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_RMON_T_P256TO511_TXPKTS_SHIFT)) &amp; ENET_RMON_T_P256TO511_TXPKTS_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TXPKTS - Number of 256- to 511-byte transmit packets </p>

</div>
</div>
<a id="ga22c752d3df4c9638eae841367dcd8e04"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga22c752d3df4c9638eae841367dcd8e04">&#9670;&nbsp;</a></span>ENET_RMON_T_P512TO1023_TXPKTS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ENET_RMON_T_P512TO1023_TXPKTS</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_RMON_T_P512TO1023_TXPKTS_SHIFT)) &amp; ENET_RMON_T_P512TO1023_TXPKTS_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TXPKTS - Number of 512- to 1023-byte transmit packets </p>

</div>
</div>
<a id="gabad226cdad5fe7803f060d4379980bd2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabad226cdad5fe7803f060d4379980bd2">&#9670;&nbsp;</a></span>ENET_RMON_T_P64_TXPKTS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ENET_RMON_T_P64_TXPKTS</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_RMON_T_P64_TXPKTS_SHIFT)) &amp; ENET_RMON_T_P64_TXPKTS_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TXPKTS - Number of 64-byte transmit packets </p>

</div>
</div>
<a id="gaa6a23d4dd439429ea0e8393c80a1b540"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa6a23d4dd439429ea0e8393c80a1b540">&#9670;&nbsp;</a></span>ENET_RMON_T_P65TO127_TXPKTS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ENET_RMON_T_P65TO127_TXPKTS</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_RMON_T_P65TO127_TXPKTS_SHIFT)) &amp; ENET_RMON_T_P65TO127_TXPKTS_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TXPKTS - Number of 65- to 127-byte transmit packets </p>

</div>
</div>
<a id="gaa17d4f1013a6f284d558190f7aab76ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa17d4f1013a6f284d558190f7aab76ac">&#9670;&nbsp;</a></span>ENET_RMON_T_P_GTE2048_TXPKTS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ENET_RMON_T_P_GTE2048_TXPKTS</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_RMON_T_P_GTE2048_TXPKTS_SHIFT)) &amp; ENET_RMON_T_P_GTE2048_TXPKTS_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TXPKTS - Number of transmit packets greater than 2048 bytes </p>

</div>
</div>
<a id="ga8e671cdf2c95c8dfd6c9260b47360901"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8e671cdf2c95c8dfd6c9260b47360901">&#9670;&nbsp;</a></span>ENET_RMON_T_PACKETS_TXPKTS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ENET_RMON_T_PACKETS_TXPKTS</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_RMON_T_PACKETS_TXPKTS_SHIFT)) &amp; ENET_RMON_T_PACKETS_TXPKTS_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TXPKTS - Packet count </p>

</div>
</div>
<a id="ga90299d138525aced7aee63953319e8f4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga90299d138525aced7aee63953319e8f4">&#9670;&nbsp;</a></span>ENET_RMON_T_UNDERSIZE_TXPKTS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ENET_RMON_T_UNDERSIZE_TXPKTS</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_RMON_T_UNDERSIZE_TXPKTS_SHIFT)) &amp; ENET_RMON_T_UNDERSIZE_TXPKTS_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TXPKTS - Number of transmit packets less than 64 bytes with good CRC </p>

</div>
</div>
<a id="gac9332cfad9880fac4809423931950e77"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac9332cfad9880fac4809423931950e77">&#9670;&nbsp;</a></span>ENET_RSEM_RX_SECTION_EMPTY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ENET_RSEM_RX_SECTION_EMPTY</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_RSEM_RX_SECTION_EMPTY_SHIFT)) &amp; ENET_RSEM_RX_SECTION_EMPTY_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RX_SECTION_EMPTY - Value Of The Receive FIFO Section Empty Threshold </p>

</div>
</div>
<a id="gadc4c382b7cc6428be891cdb2ed74a688"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadc4c382b7cc6428be891cdb2ed74a688">&#9670;&nbsp;</a></span>ENET_RSEM_STAT_SECTION_EMPTY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ENET_RSEM_STAT_SECTION_EMPTY</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_RSEM_STAT_SECTION_EMPTY_SHIFT)) &amp; ENET_RSEM_STAT_SECTION_EMPTY_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>STAT_SECTION_EMPTY - RX Status FIFO Section Empty Threshold </p>

</div>
</div>
<a id="ga8fab46c0b08cc69ffba1bdce893dc57e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8fab46c0b08cc69ffba1bdce893dc57e">&#9670;&nbsp;</a></span>ENET_RSFL_RX_SECTION_FULL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ENET_RSFL_RX_SECTION_FULL</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_RSFL_RX_SECTION_FULL_SHIFT)) &amp; ENET_RSFL_RX_SECTION_FULL_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RX_SECTION_FULL - Value Of Receive FIFO Section Full Threshold </p>

</div>
</div>
<a id="ga0f479ebcd3b58c2b8ee77da62d21d5fc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0f479ebcd3b58c2b8ee77da62d21d5fc">&#9670;&nbsp;</a></span>ENET_RXIC_ICCS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ENET_RXIC_ICCS</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_RXIC_ICCS_SHIFT)) &amp; ENET_RXIC_ICCS_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ICCS - Interrupt Coalescing Timer Clock Source Select 0b0..Use MII/GMII TX clocks. 0b1..Use ENET system clock. </p>

</div>
</div>
<a id="gab84cf7f2acdd814eed17294e26fcae3a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab84cf7f2acdd814eed17294e26fcae3a">&#9670;&nbsp;</a></span>ENET_RXIC_ICEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ENET_RXIC_ICEN</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_RXIC_ICEN_SHIFT)) &amp; ENET_RXIC_ICEN_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ICEN - Interrupt Coalescing Enable 0b0..Disable Interrupt coalescing. 0b1..Enable Interrupt coalescing. </p>

</div>
</div>
<a id="gaa0f2bb869d66999fa273d7b638ae66b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa0f2bb869d66999fa273d7b638ae66b6">&#9670;&nbsp;</a></span>ENET_RXIC_ICFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ENET_RXIC_ICFT</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_RXIC_ICFT_SHIFT)) &amp; ENET_RXIC_ICFT_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ICFT - Interrupt coalescing frame count threshold </p>

</div>
</div>
<a id="gae306afbcd134e0ad5e2297da05114ff4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae306afbcd134e0ad5e2297da05114ff4">&#9670;&nbsp;</a></span>ENET_RXIC_ICTT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ENET_RXIC_ICTT</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_RXIC_ICTT_SHIFT)) &amp; ENET_RXIC_ICTT_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ICTT - Interrupt coalescing timer threshold </p>

</div>
</div>
<a id="gaac7b5a8ff02a50330d14ddb1b74964e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaac7b5a8ff02a50330d14ddb1b74964e1">&#9670;&nbsp;</a></span>ENET_TACC_IPCHK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ENET_TACC_IPCHK</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_TACC_IPCHK_SHIFT)) &amp; ENET_TACC_IPCHK_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>IPCHK 0b0..Checksum is not inserted. 0b1..If an IP frame is transmitted, the checksum is inserted automatically. The IP header checksum field must be cleared. If a non-IP frame is transmitted the frame is not modified. </p>

</div>
</div>
<a id="gac97bc66334d681b22a2e66614d0f0900"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac97bc66334d681b22a2e66614d0f0900">&#9670;&nbsp;</a></span>ENET_TACC_PROCHK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ENET_TACC_PROCHK</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_TACC_PROCHK_SHIFT)) &amp; ENET_TACC_PROCHK_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PROCHK 0b0..Checksum not inserted. 0b1..If an IP frame with a known protocol is transmitted, the checksum is inserted automatically into the frame. The checksum field must be cleared. The other frames are not modified. </p>

</div>
</div>
<a id="ga10766fc4a1f7bfd05bca5187f5e6aa2d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga10766fc4a1f7bfd05bca5187f5e6aa2d">&#9670;&nbsp;</a></span>ENET_TACC_SHIFT16</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ENET_TACC_SHIFT16</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_TACC_SHIFT16_SHIFT)) &amp; ENET_TACC_SHIFT16_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SHIFT16 - TX FIFO Shift-16 0b0..Disabled. 0b1..Indicates to the transmit data FIFO that the written frames contain two additional octets before the frame data. This means the actual frame begins at bit 16 of the first word written into the FIFO. This function allows putting the frame payload on a 32-bit boundary in memory, as the 14-byte Ethernet header is extended to a 16-byte header. </p>

</div>
</div>
<a id="ga985ae361e883de48b09f629a84cff541"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga985ae361e883de48b09f629a84cff541">&#9670;&nbsp;</a></span>ENET_TAEM_TX_ALMOST_EMPTY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ENET_TAEM_TX_ALMOST_EMPTY</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_TAEM_TX_ALMOST_EMPTY_SHIFT)) &amp; ENET_TAEM_TX_ALMOST_EMPTY_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TX_ALMOST_EMPTY - Value of Transmit FIFO Almost Empty Threshold </p>

</div>
</div>
<a id="gae7c579eb1b431bcaa54c840755d9dea0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae7c579eb1b431bcaa54c840755d9dea0">&#9670;&nbsp;</a></span>ENET_TAFL_TX_ALMOST_FULL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ENET_TAFL_TX_ALMOST_FULL</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_TAFL_TX_ALMOST_FULL_SHIFT)) &amp; ENET_TAFL_TX_ALMOST_FULL_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TX_ALMOST_FULL - Value Of The Transmit FIFO Almost Full Threshold </p>

</div>
</div>
<a id="ga7b276385d78bf216e8b3c0efb45d2f87"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7b276385d78bf216e8b3c0efb45d2f87">&#9670;&nbsp;</a></span>ENET_TCCR_TCC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ENET_TCCR_TCC</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_TCCR_TCC_SHIFT)) &amp; ENET_TCCR_TCC_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TCC - Timer Capture Compare </p>

</div>
</div>
<a id="ga7942d153b660692a5fb46dcb01aac0cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7942d153b660692a5fb46dcb01aac0cd">&#9670;&nbsp;</a></span>ENET_TCR_ADDINS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ENET_TCR_ADDINS</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_TCR_ADDINS_SHIFT)) &amp; ENET_TCR_ADDINS_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADDINS - Set MAC Address On Transmit 0b0..The source MAC address is not modified by the MAC. 0b1..The MAC overwrites the source MAC address with the programmed MAC address according to ADDSEL. </p>

</div>
</div>
<a id="ga6e0eea8e7474ee69a76c7d909b7e8217"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6e0eea8e7474ee69a76c7d909b7e8217">&#9670;&nbsp;</a></span>ENET_TCR_ADDSEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ENET_TCR_ADDSEL</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_TCR_ADDSEL_SHIFT)) &amp; ENET_TCR_ADDSEL_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADDSEL - Source MAC Address Select On Transmit 0b000..Node MAC address programmed on PADDR1/2 registers. 0b100..Reserved. 0b101..Reserved. 0b110..Reserved. </p>

</div>
</div>
<a id="gaf0460ba5b3e06f839db0f20301aa1ebf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf0460ba5b3e06f839db0f20301aa1ebf">&#9670;&nbsp;</a></span>ENET_TCR_CRCFWD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ENET_TCR_CRCFWD</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_TCR_CRCFWD_SHIFT)) &amp; ENET_TCR_CRCFWD_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CRCFWD - Forward Frame From Application With CRC 0b0..TxBD[TC] controls whether the frame has a CRC from the application. 0b1..The transmitter does not append any CRC to transmitted frames, as it is expecting a frame with CRC from the application. </p>

</div>
</div>
<a id="ga7c4b39af12e086938bee5961e31c5622"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7c4b39af12e086938bee5961e31c5622">&#9670;&nbsp;</a></span>ENET_TCR_FDEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ENET_TCR_FDEN</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_TCR_FDEN_SHIFT)) &amp; ENET_TCR_FDEN_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FDEN - Full-Duplex Enable </p>

</div>
</div>
<a id="gaa7c86dcad4a239749de431d47a876ba7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa7c86dcad4a239749de431d47a876ba7">&#9670;&nbsp;</a></span>ENET_TCR_GTS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ENET_TCR_GTS</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_TCR_GTS_SHIFT)) &amp; ENET_TCR_GTS_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>GTS - Graceful Transmit Stop </p>

</div>
</div>
<a id="ga42de1074a93a9e74227e8e7c4b3e5a7c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga42de1074a93a9e74227e8e7c4b3e5a7c">&#9670;&nbsp;</a></span>ENET_TCR_RFC_PAUSE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ENET_TCR_RFC_PAUSE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_TCR_RFC_PAUSE_SHIFT)) &amp; ENET_TCR_RFC_PAUSE_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RFC_PAUSE - Receive Frame Control Pause </p>

</div>
</div>
<a id="ga5283b6d8027185729d69f2975e883a0f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5283b6d8027185729d69f2975e883a0f">&#9670;&nbsp;</a></span>ENET_TCR_TFC_PAUSE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ENET_TCR_TFC_PAUSE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_TCR_TFC_PAUSE_SHIFT)) &amp; ENET_TCR_TFC_PAUSE_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TFC_PAUSE - Transmit Frame Control Pause 0b0..No PAUSE frame transmitted. 0b1..The MAC stops transmission of data frames after the current transmission is complete. </p>

</div>
</div>
<a id="gae9d2cbcc587d22532aedd77745016d92"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae9d2cbcc587d22532aedd77745016d92">&#9670;&nbsp;</a></span>ENET_TCSR_TDRE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ENET_TCSR_TDRE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_TCSR_TDRE_SHIFT)) &amp; ENET_TCSR_TDRE_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TDRE - Timer DMA Request Enable 0b0..DMA request is disabled 0b1..DMA request is enabled </p>

</div>
</div>
<a id="gaaa56823f6455c120c2106368cbb81200"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaa56823f6455c120c2106368cbb81200">&#9670;&nbsp;</a></span>ENET_TCSR_TF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ENET_TCSR_TF</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_TCSR_TF_SHIFT)) &amp; ENET_TCSR_TF_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TF - Timer Flag 0b0..Input Capture or Output Compare has not occurred. 0b1..Input Capture or Output Compare has occurred. </p>

</div>
</div>
<a id="ga26ee3b20a0e34a8bbe58acab1931c4be"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga26ee3b20a0e34a8bbe58acab1931c4be">&#9670;&nbsp;</a></span>ENET_TCSR_TIE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ENET_TCSR_TIE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_TCSR_TIE_SHIFT)) &amp; ENET_TCSR_TIE_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIE - Timer Interrupt Enable 0b0..Interrupt is disabled 0b1..Interrupt is enabled </p>

</div>
</div>
<a id="ga3d37a6772d89ad0e435b06bae3ec125d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3d37a6772d89ad0e435b06bae3ec125d">&#9670;&nbsp;</a></span>ENET_TCSR_TMODE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ENET_TCSR_TMODE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_TCSR_TMODE_SHIFT)) &amp; ENET_TCSR_TMODE_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TMODE - Timer Mode 0b0000..Timer Channel is disabled. 0b0001..Timer Channel is configured for Input Capture on rising edge. 0b0010..Timer Channel is configured for Input Capture on falling edge. 0b0011..Timer Channel is configured for Input Capture on both edges. 0b0100..Timer Channel is configured for Output Compare - software only. 0b0101..Timer Channel is configured for Output Compare - toggle output on compare. 0b0110..Timer Channel is configured for Output Compare - clear output on compare. 0b0111..Timer Channel is configured for Output Compare - set output on compare. 0b1000..Reserved 0b1010..Timer Channel is configured for Output Compare - clear output on compare, set output on overflow. 0b10x1..Timer Channel is configured for Output Compare - set output on compare, clear output on overflow. 0b110x..Reserved 0b1110..Timer Channel is configured for Output Compare - pulse output low on compare for 1 to 32 1588-clock cycles as specified by TPWC. 0b1111..Timer Channel is configured for Output Compare - pulse output high on compare for 1 to 32 1588-clock cycles as specified by TPWC. </p>

</div>
</div>
<a id="gad75321142cd599c49d9219f592025096"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad75321142cd599c49d9219f592025096">&#9670;&nbsp;</a></span>ENET_TCSR_TPWC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ENET_TCSR_TPWC</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_TCSR_TPWC_SHIFT)) &amp; ENET_TCSR_TPWC_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TPWC - Timer PulseWidth Control 0b00000..Pulse width is one 1588-clock cycle. 0b00001..Pulse width is two 1588-clock cycles. 0b00010..Pulse width is three 1588-clock cycles. 0b00011..Pulse width is four 1588-clock cycles. 0b11111..Pulse width is 32 1588-clock cycles. </p>

</div>
</div>
<a id="ga72ab90266aebcb50faf2159b0f4cf346"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga72ab90266aebcb50faf2159b0f4cf346">&#9670;&nbsp;</a></span>ENET_TDAR_TDAR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ENET_TDAR_TDAR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_TDAR_TDAR_SHIFT)) &amp; ENET_TDAR_TDAR_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TDAR - Transmit Descriptor Active </p>

</div>
</div>
<a id="gafb8456e0b24289107e8d85911cb5b4af"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafb8456e0b24289107e8d85911cb5b4af">&#9670;&nbsp;</a></span>ENET_TFWR_STRFWD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ENET_TFWR_STRFWD</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_TFWR_STRFWD_SHIFT)) &amp; ENET_TFWR_STRFWD_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>STRFWD - Store And Forward Enable 0b0..Reset. The transmission start threshold is programmed in TFWR[TFWR]. 0b1..Enabled. </p>

</div>
</div>
<a id="ga577c730841ebdcb31dad8bf4a8d864bb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga577c730841ebdcb31dad8bf4a8d864bb">&#9670;&nbsp;</a></span>ENET_TFWR_TFWR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ENET_TFWR_TFWR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_TFWR_TFWR_SHIFT)) &amp; ENET_TFWR_TFWR_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TFWR - Transmit FIFO Write 0b000000..64 bytes written. 0b000001..64 bytes written. 0b000010..128 bytes written. 0b000011..192 bytes written. 0b011111..1984 bytes written. </p>

</div>
</div>
<a id="gadf3a27e32894b440da95d25d29f72710"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadf3a27e32894b440da95d25d29f72710">&#9670;&nbsp;</a></span>ENET_TGSR_TF0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ENET_TGSR_TF0</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_TGSR_TF0_SHIFT)) &amp; ENET_TGSR_TF0_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TF0 - Copy Of Timer Flag For Channel 0 0b0..Timer Flag for Channel 0 is clear 0b1..Timer Flag for Channel 0 is set </p>

</div>
</div>
<a id="ga7643d2192a4b9626b2f5f6d448c14e01"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7643d2192a4b9626b2f5f6d448c14e01">&#9670;&nbsp;</a></span>ENET_TGSR_TF1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ENET_TGSR_TF1</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_TGSR_TF1_SHIFT)) &amp; ENET_TGSR_TF1_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TF1 - Copy Of Timer Flag For Channel 1 0b0..Timer Flag for Channel 1 is clear 0b1..Timer Flag for Channel 1 is set </p>

</div>
</div>
<a id="ga728ca624d5b29012c3050e87fd0eb7e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga728ca624d5b29012c3050e87fd0eb7e4">&#9670;&nbsp;</a></span>ENET_TGSR_TF2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ENET_TGSR_TF2</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_TGSR_TF2_SHIFT)) &amp; ENET_TGSR_TF2_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TF2 - Copy Of Timer Flag For Channel 2 0b0..Timer Flag for Channel 2 is clear 0b1..Timer Flag for Channel 2 is set </p>

</div>
</div>
<a id="gaecbaccbc03057609ebe1d9881a41acf7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaecbaccbc03057609ebe1d9881a41acf7">&#9670;&nbsp;</a></span>ENET_TGSR_TF3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ENET_TGSR_TF3</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_TGSR_TF3_SHIFT)) &amp; ENET_TGSR_TF3_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TF3 - Copy Of Timer Flag For Channel 3 0b0..Timer Flag for Channel 3 is clear 0b1..Timer Flag for Channel 3 is set </p>

</div>
</div>
<a id="ga7414200ac00eb81e47fa4f8edf6dbc68"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7414200ac00eb81e47fa4f8edf6dbc68">&#9670;&nbsp;</a></span>ENET_TIPG_IPG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ENET_TIPG_IPG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_TIPG_IPG_SHIFT)) &amp; ENET_TIPG_IPG_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>IPG - Transmit Inter-Packet Gap </p>

</div>
</div>
<a id="gade2d164f1caaf77f9495ef0a25067e7e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gade2d164f1caaf77f9495ef0a25067e7e">&#9670;&nbsp;</a></span>ENET_TSEM_TX_SECTION_EMPTY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ENET_TSEM_TX_SECTION_EMPTY</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_TSEM_TX_SECTION_EMPTY_SHIFT)) &amp; ENET_TSEM_TX_SECTION_EMPTY_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TX_SECTION_EMPTY - Value Of The Transmit FIFO Section Empty Threshold </p>

</div>
</div>
<a id="gaa7b296f5e56f2f5b383db9802332f9eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa7b296f5e56f2f5b383db9802332f9eb">&#9670;&nbsp;</a></span>ENET_TXIC_ICCS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ENET_TXIC_ICCS</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_TXIC_ICCS_SHIFT)) &amp; ENET_TXIC_ICCS_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ICCS - Interrupt Coalescing Timer Clock Source Select 0b0..Use MII/GMII TX clocks. 0b1..Use ENET system clock. </p>

</div>
</div>
<a id="ga99bfcab31b1c4a0cc8d4be496dd37844"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga99bfcab31b1c4a0cc8d4be496dd37844">&#9670;&nbsp;</a></span>ENET_TXIC_ICEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ENET_TXIC_ICEN</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_TXIC_ICEN_SHIFT)) &amp; ENET_TXIC_ICEN_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ICEN - Interrupt Coalescing Enable 0b0..Disable Interrupt coalescing. 0b1..Enable Interrupt coalescing. </p>

</div>
</div>
<a id="gaa237090d9feb493f1a838ad10f73f5a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa237090d9feb493f1a838ad10f73f5a6">&#9670;&nbsp;</a></span>ENET_TXIC_ICFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ENET_TXIC_ICFT</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_TXIC_ICFT_SHIFT)) &amp; ENET_TXIC_ICFT_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ICFT - Interrupt coalescing frame count threshold </p>

</div>
</div>
<a id="ga076ac3bed461abc1a7a3ab7fcade4a3b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga076ac3bed461abc1a7a3ab7fcade4a3b">&#9670;&nbsp;</a></span>ENET_TXIC_ICTT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ENET_TXIC_ICTT</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ENET_TXIC_ICTT_SHIFT)) &amp; ENET_TXIC_ICTT_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ICTT - Interrupt coalescing timer threshold </p>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1
</small></address>
</body>
</html>
