# do adc.do 
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Block1
# 
# Top level modules:
# 	Block1
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Block1_vlg_sample_tst
# -- Compiling module Block1_vlg_check_tst
# -- Compiling module Block1_vlg_vec_tst
# 
# Top level modules:
# 	Block1_vlg_vec_tst
# vsim -L cycloneiii_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate -c -t 1ps -novopt work.Block1_vlg_vec_tst 
# Loading work.Block1_vlg_vec_tst
# Loading work.Block1
# Loading altera_ver.dffeas
# Loading cycloneiii_ver.cycloneiii_lcell_comb
# Loading cycloneiii_ver.cycloneiii_io_obuf
# Loading cycloneiii_ver.cycloneiii_io_ibuf
# Loading cycloneiii_ver.cycloneiii_clkctrl
# Loading cycloneiii_ver.cycloneiii_mux41
# Loading cycloneiii_ver.cycloneiii_ena_reg
# Loading cycloneiii_ver.cycloneiii_pll
# Loading cycloneiii_ver.cycloneiii_m_cntr
# Loading cycloneiii_ver.cycloneiii_n_cntr
# Loading cycloneiii_ver.cycloneiii_scale_cntr
# Loading work.Block1_vlg_sample_tst
# Loading work.Block1_vlg_check_tst
# Loading altera_ver.PRIM_GDFF_LOW
#  Note : Cyclone III PLL locked to incoming clock
# Time: 90000.000 ps  Instance: Block1_vlg_vec_tst.i1.\b2v_inst4|altpll_component|auto_generated|pll1 
# ERROR! Vector Mismatch for output port c0 :: @time = 1000000.000 ps
#      Expected value = 0
#      Real value = 1
# ERROR! Vector Mismatch for output port locked :: @time = 1000000.000 ps
#      Expected value = 0
#      Real value = 1
#           2 mismatched vectors : Simulation failed !
# ** Note: $finish    : adc.vt(265)
#    Time: 100 us  Iteration: 0  Instance: /Block1_vlg_vec_tst/tb_out
