/*#*********************************************************************************************************************/
/*
/*# Technology     : TSMC 16nm CMOS Logic FinFet Compact (FFC) Low Leakage HKMG                          */
/*# Memory Type    : TSMC 16nm FFC Single Port SRAM with d0907 bit cell                     */
/*# Library Name   : ts1n16ffcllsvta1024x32m4sw (user specify : ts1n16ffcllsvta1024x32m4sw)            */
/*# Library Version: 120a                                                */
/*# Generated Time : 2025/06/22, 17:57:08                                        */
/*#*********************************************************************************************************************/
/*#                                                            */
/*# STATEMENT OF USE                                                    */
/*#                                                            */
/*# This information contains confidential and proprietary information of TSMC.                    */
/*# No part of this information may be reproduced, transmitted, transcribed,                        */
/*# stored in a retrieval system, or translated into any human or computer                        */
/*# language, in any form or by any means, electronic, mechanical, magnetic,                        */
/*# optical, chemical, manual, or otherwise, without the prior written permission                    */
/*# of TSMC. This information was prepared for informational purpose and is for                    */
/*# use by TSMC's customers only. TSMC reserves the right to make changes in the                    */
/*# information at any time and without notice.                                    */
/*#                                                            */
/*#*********************************************************************************************************************/
/* Template Version : S_03_54401                                               */
/****************************************************************************** */

library (  ts1n16ffcllsvta1024x32m4sw_ffgnp0p88vm40c ) {
    technology ( cmos) ;
    delay_model : table_lookup ;
    date : "2025/06/22, 17:57:08" ;
    comment : "Copyright TSMC" ;
    revision : v1.0 ;
    simulation : true ;
    voltage_map ( VDD, 0.880000 ) ;
    voltage_map ( VSS, 0.0) ;
    nom_process : 1 ;
    nom_temperature : -40.000000 ;
    nom_voltage : 0.880000 ;
    operating_conditions ( "ffgnp0p88vm40c" ) {
        process : 1 ;
        temperature : -40 ;
        voltage : 0.880000 ;
        tree_type : "balanced_tree" ;
    }
    default_operating_conditions : ffgnp0p88vm40c ;
    capacitive_load_unit ( 1, pf)  ;
    voltage_unit : "1V" ;
    current_unit : "1uA" ;
    time_unit : "1ns" ;
    leakage_power_unit : "1uW" ;   
    pulling_resistance_unit : "1kohm" ;
    library_features ( report_delay_calculation) ;
    library_features ( report_power_calculation) ;    
    define_cell_area ( pad_drivers,pad_driver_sites) ;
    define_cell_area ( bond_pads,pad_slots) ;
 
    default_max_fanout : 20.0 ;
    default_fanout_load : 1.0 ;
    default_inout_pin_cap : 0.0 ;
    default_input_pin_cap : 0.0 ;
    default_output_pin_cap : 0.0 ;

    input_voltage(cmos) {
        vil : 0.3 * VDD ;
        vih : 0.7 * VDD ;
        vimin : -0.5 ;
        vimax : VDD + 0.5 ;
    }
    input_voltage(cmos_schmitt) {
         vil : 0.3 * VDD ;
         vih : 0.7 * VDD ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(schmitt) {
         vil : 0.3 * VDD ;
         vih : 0.7 * VDD ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(ttl) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(ttl_schmitt) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(pci) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    output_voltage(cmos) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(cmos_schmitt) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(schmitt) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(ttl) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(ttl_schmitt) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(pci) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
  
    slew_lower_threshold_pct_rise : 10.00 ;
    slew_upper_threshold_pct_rise : 90.00 ;
    slew_derate_from_library : 1.00 ;
    input_threshold_pct_fall : 50.00 ;
    output_threshold_pct_fall : 50.00 ;
    input_threshold_pct_rise : 50.00 ;
    output_threshold_pct_rise : 50.00 ;
    slew_lower_threshold_pct_fall : 10.00 ;
    slew_upper_threshold_pct_fall : 90.00 ;
    default_cell_leakage_power : 0.000000 ;
    default_leakage_power_density : 0.000000 ;
    k_volt_cell_leakage_power : 0.000000 ;
    k_temp_cell_leakage_power : 0.000000 ;
    k_process_cell_leakage_power : 0.000000 ;
    k_volt_internal_power : 0.000000 ;
    k_temp_internal_power : 0.000000 ;
    k_process_internal_power : 0.000000 ;

    /* LIBRARY_DEFINES */
    /* LIBRARY_ATTRIBUTE */
    define(functional_peak_current, cell, float);
    lu_table_template (clktree_constraint_template) {
         variable_1 : input_net_transition ;
         index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
    }
    lu_table_template ( clktran_constraint_template ) {
        variable_1 : constrained_pin_transition ;
        index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
    }
    lu_table_template (asyntran_constraint_template) {
         variable_1 : constrained_pin_transition ;
         index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
    }    
    lu_table_template (asig2sram_delay_template) {
         variable_1 : input_net_transition ;
         variable_2 : total_output_net_capacitance ;
         index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
         index_2 ( "0.002000, 0.024900, 0.052700, 0.108400, 0.219700" ) ;
    }
    lu_table_template ( sig2sram_delay_template ) {
        variable_1 : input_net_transition ;
        variable_2 : total_output_net_capacitance ;
        index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
        index_2 ( "0.002000, 0.024900, 0.052700, 0.108400, 0.219700" ) ;
    }
    lu_table_template ( sram_load_template ) {
        variable_1 : total_output_net_capacitance ;
        index_1 ("0.002000, 0.024900, 0.052700, 0.108400, 0.219700");
    }
    lu_table_template ( sig2sram_constraint_template ) {
        variable_1 : related_pin_transition ;
        variable_2 : constrained_pin_transition ;
        index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
        index_2 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
    }
    power_lut_template ( sram_power_template ) {
        variable_1 : total_output_net_capacitance ;
        index_1 ("0.002000, 0.024900, 0.052700, 0.108400, 0.219700");
    } 
    /* LIBRARY_TEMPLATE */

    lu_table_template (waveform_template_name) {
        variable_1 : input_net_transition;
        variable_2 : normalized_voltage;
        index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" );
        index_2 ("0, 0.065, 0.215835, 0.34251, 0.470272, 0.587447, 0.755671, 0.920547, 0.942784, 0.960506, 0.974146, 0.984284, 0.995449, 1");
    }
    normalized_driver_waveform (waveform_template_name) {
        index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" );
        index_2 ("0, 0.065, 0.215835, 0.34251, 0.470272, 0.587447, 0.755671, 0.920547, 0.942784, 0.960506, 0.974146, 0.984284, 0.995449, 1");
        values ( \
              "0.000000, 0.000894, 0.002968, 0.004710, 0.006466, 0.008077, 0.010390, 0.012658, 0.012963, 0.013207, 0.013395, 0.013534, 0.013687, 0.013750",\
              "0.000000, 0.004225, 0.014029, 0.022263, 0.030568, 0.038184, 0.049119, 0.059836, 0.061281, 0.062433, 0.063319, 0.063978, 0.064704, 0.065000",\
              "0.000000, 0.008694, 0.028868, 0.045811, 0.062899, 0.078571, 0.101071, 0.123123, 0.126097, 0.128468, 0.130292, 0.131648, 0.133141, 0.133750",\
              "0.000000, 0.017631, 0.058545, 0.092906, 0.127561, 0.159345, 0.204976, 0.249698, 0.255730, 0.260537, 0.264237, 0.266987, 0.270016, 0.271250",\
              "0.000000, 0.035506, 0.117900, 0.187096, 0.256886, 0.320893, 0.412785, 0.502849, 0.514996, 0.524676, 0.532127, 0.537665, 0.543764, 0.546250"\
               );
    }
    type ( A_bus_9_to_0 ) {
        base_type : array ;
        data_type : bit ;
        bit_width : 10 ;
        bit_from : 9 ;
        bit_to : 0 ;
        downto : true ;
    }
    type ( Q_bus_31_to_0 ) {
        base_type : array ;
        data_type : bit ;
        bit_width : 32 ;
        bit_from : 31 ;
        bit_to : 0 ;
        downto : true ;
    }
    type (RTSEL_bus_1_to_0) {
        base_type : array;
        data_type : bit;
        bit_width : 2;
        bit_from  : 1;
        bit_to    : 0;
        downto    : true;
    }
    type (WTSEL_bus_1_to_0) {
        base_type : array;
        data_type : bit;
        bit_width : 2;
        bit_from  : 1;
        bit_to    : 0;
        downto    : true;
    }
cell ( TS1N16FFCLLSVTA1024X32M4SW ) {
    memory () {
        type : ram ;
        address_width : 10 ;
        word_width : 32 ;
    }
    functional_peak_current : 51892.900000;
    area : 4806.262800 ;
    interface_timing : TRUE ;
    dont_use : TRUE ;
    dont_touch : TRUE ;
    map_only : TRUE ;
    is_macro_cell : TRUE ;
    pg_pin ( VDD ) {
        voltage_name : VDD ;
        direction : input;
        pg_type : primary_power ;
    }    
    pg_pin ( VSS ) {
        voltage_name : VSS ;
        direction : input;
        pg_type : primary_ground ;
    }
    bus(RTSEL) {
        bus_type : RTSEL_bus_1_to_0 ;
        direction : input;
        max_transition  : 0.437000 ;
        capacitance     : 0.001319 ;
                timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEB" ;
            sdf_cond        : "check_noidle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.510552, 0.514227, 0.545160, 0.678125, 1.365625" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.510552, 0.514227, 0.545160, 0.678125, 1.365625" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEB" ;
            sdf_cond        : "check_noidle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
        }

        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEB" ;
            sdf_cond        : "check_idle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEB" ;
            sdf_cond        : "check_idle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.459497, 0.462804, 0.490644, 0.610313, 1.229063" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "0.459497, 0.462804, 0.490644, 0.610313, 1.229063" ) ;
            }
        }
        pin(RTSEL[1:0]) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
            internal_power(){
                related_pg_pin : VDD;
                rise_power ( "scalar" ) {
                    values ( "0.018727" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.021240" ) ;
                }
            }
        }
    }
    bus(WTSEL) {
        bus_type : WTSEL_bus_1_to_0 ;
        direction : input;
        max_transition  : 0.437000 ;
        capacitance     : 0.001319 ;
                timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEB" ;
            sdf_cond        : "check_noidle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.510552, 0.514227, 0.545160, 0.678125, 1.365625" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.510552, 0.514227, 0.545160, 0.678125, 1.365625" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEB" ;
            sdf_cond        : "check_noidle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
        }

        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEB" ;
            sdf_cond        : "check_idle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEB" ;
            sdf_cond        : "check_idle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.459497, 0.462804, 0.490644, 0.610313, 1.229063" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "0.459497, 0.462804, 0.490644, 0.610313, 1.229063" ) ;
            }
        }
        pin(WTSEL[1:0]) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
            internal_power(){
                related_pg_pin : VDD;
                rise_power ( "scalar" ) {
                    values ( "0.018727" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.021240" ) ;
                }
            }
        }
    }





    bus ( Q ) {
        bus_type : Q_bus_31_to_0 ;
        direction : output ;
        max_capacitance : 0.219700 ;
       
        memory_read () {
            address : A ;
        }
        pin ( Q[31:0] ) {
            power_down_function : "!VDD + VSS" ;
            related_power_pin : VDD ;
            related_ground_pin : VSS ;
            internal_power () {
                related_pg_pin : VDD ;
                rise_power (sram_power_template ) {
                    values ( "0.004682, 0.004682, 0.004682, 0.004682, 0.004682" ) ;
                }
                fall_power (sram_power_template ) {
                    values ( "0.004682, 0.004682, 0.004682, 0.004682, 0.004682" ) ;
                }
            }
        }
        
        timing () {
            related_pin : "CLK" ;
            timing_type : rising_edge ;
            timing_sense : non_unate ;
                when : "!CEB & WEB" ;
                sdf_cond : "!CEB & WEB" ;

            retaining_fall ( sig2sram_delay_template ) {
                values ( \
              "0.283524, 0.297614, 0.311814, 0.336614, 0.383714",\
              "0.290904, 0.304994, 0.319194, 0.343994, 0.391094",\
              "0.297744, 0.311834, 0.326034, 0.350834, 0.397934",\
              "0.305404, 0.319494, 0.333694, 0.358494, 0.405594",\
              "0.311074, 0.325164, 0.339364, 0.364164, 0.411264"\
               ) ;
            }
            retaining_rise ( sig2sram_delay_template ) {
                values ( \
              "0.283524, 0.297614, 0.311814, 0.336614, 0.383714",\
              "0.290904, 0.304994, 0.319194, 0.343994, 0.391094",\
              "0.297744, 0.311834, 0.326034, 0.350834, 0.397934",\
              "0.305404, 0.319494, 0.333694, 0.358494, 0.405594",\
              "0.311074, 0.325164, 0.339364, 0.364164, 0.411264"\
               ) ;
            }      
            retain_rise_slew ( sig2sram_delay_template ) {
                values ( \
              "0.009011, 0.031697, 0.058872, 0.095433, 0.186618",\
              "0.009011, 0.031697, 0.058872, 0.095433, 0.186618",\
              "0.009011, 0.031697, 0.058872, 0.095433, 0.186618",\
              "0.009011, 0.031697, 0.058872, 0.095433, 0.186618",\
              "0.009011, 0.031697, 0.058872, 0.095433, 0.186618"\
               ) ;
            }
            retain_fall_slew ( sig2sram_delay_template ) {
                values ( \
              "0.009011, 0.031697, 0.058872, 0.095433, 0.186618",\
              "0.009011, 0.031697, 0.058872, 0.095433, 0.186618",\
              "0.009011, 0.031697, 0.058872, 0.095433, 0.186618",\
              "0.009011, 0.031697, 0.058872, 0.095433, 0.186618",\
              "0.009011, 0.031697, 0.058872, 0.095433, 0.186618"\
               ) ;
            }
            cell_rise ( sig2sram_delay_template ) {
                values ( \
              "0.348222, 0.362292, 0.375417, 0.403662, 0.461097",\
              "0.356937, 0.371007, 0.384132, 0.412377, 0.469812",\
              "0.365127, 0.379197, 0.392322, 0.420567, 0.478002",\
              "0.373737, 0.387807, 0.400932, 0.429177, 0.486612",\
              "0.380247, 0.394317, 0.407442, 0.435687, 0.493122"\
               ) ;
            }
            rise_transition(sig2sram_delay_template) {
                values ( \
              "0.008883, 0.028178, 0.050490, 0.114450, 0.226321",\
              "0.008883, 0.028178, 0.050490, 0.114450, 0.226321",\
              "0.008883, 0.028178, 0.050490, 0.114450, 0.226321",\
              "0.008883, 0.028178, 0.050490, 0.114450, 0.226321",\
              "0.008883, 0.028178, 0.050490, 0.114450, 0.226321"\
               ) ;
            }
            cell_fall ( sig2sram_delay_template ) {
                values ( \
              "0.348222, 0.362292, 0.375417, 0.403662, 0.461097",\
              "0.356937, 0.371007, 0.384132, 0.412377, 0.469812",\
              "0.365127, 0.379197, 0.392322, 0.420567, 0.478002",\
              "0.373737, 0.387807, 0.400932, 0.429177, 0.486612",\
              "0.380247, 0.394317, 0.407442, 0.435687, 0.493122"\
               ) ;
            }
            fall_transition(sig2sram_delay_template) {
                values ( \
              "0.008883, 0.028178, 0.050490, 0.114450, 0.226321",\
              "0.008883, 0.028178, 0.050490, 0.114450, 0.226321",\
              "0.008883, 0.028178, 0.050490, 0.114450, 0.226321",\
              "0.008883, 0.028178, 0.050490, 0.114450, 0.226321",\
              "0.008883, 0.028178, 0.050490, 0.114450, 0.226321"\
               ) ;
            }
        }
    }
    pin ( CLK ) {
        direction : input ;
        max_transition  : 0.437000 ;
        related_power_pin : VDD;
        related_ground_pin : VSS ;
        capacitance : 0.036067 ;
        clock : true ;
        pin_func_type : active_rising ;
        timing() {
            timing_type  : max_clock_tree_path;
            timing_sense : positive_unate;
            cell_rise( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
            cell_fall( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
        }
        timing() {
            timing_type  : min_clock_tree_path;
            timing_sense : positive_unate;
            cell_rise( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
            cell_fall( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
        }
        timing () {
            timing_type : "min_pulse_width" ;
            related_pin : "CLK" ;
            when : " !CEB" ;
            sdf_cond : "check_ceb" ;
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "0.099792, 0.108612, 0.133750, 0.271250, 0.546250" ) ;
            }
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "0.192234, 0.205464, 0.218064, 0.271250, 0.546250" ) ;
            }
        }
        timing () {
            timing_type : "minimum_period" ;
            related_pin : "CLK" ;
            when : " !CEB" ;
            sdf_cond : "check_ceb" ;
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "0.510552, 0.514227, 0.545160, 0.678125, 1.365625" ) ;
            }
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "0.510552, 0.514227, 0.545160, 0.678125, 1.365625" ) ;
            }
        }



        internal_power () {
            related_pg_pin : VDD ;
            when : "!CEB & WEB" ;
            rise_power ( "scalar" ) {
                values ( "4.009597" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.079672" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD ;
            when : "!CEB & !WEB &(!BWEB[31] & !BWEB[30] & !BWEB[29] & !BWEB[28] & !BWEB[27] & !BWEB[26] & !BWEB[25] & !BWEB[24] & !BWEB[23] & !BWEB[22] & !BWEB[21] & !BWEB[20] & !BWEB[19] & !BWEB[18] & !BWEB[17] & !BWEB[16] & !BWEB[15] & !BWEB[14] & !BWEB[13] & !BWEB[12] & !BWEB[11] & !BWEB[10] & !BWEB[9] & !BWEB[8] & !BWEB[7] & !BWEB[6] & !BWEB[5] & !BWEB[4] & !BWEB[3] & !BWEB[2] & !BWEB[1] & !BWEB[0]) " ;
            rise_power ( "scalar" ) {
                values ( "4.196262" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.081216" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD ;
            when : "!CEB & !WEB &(BWEB[31] & BWEB[30] & BWEB[29] & BWEB[28] & BWEB[27] & BWEB[26] & BWEB[25] & BWEB[24] & BWEB[23] & BWEB[22] & BWEB[21] & BWEB[20] & BWEB[19] & BWEB[18] & BWEB[17] & BWEB[16] & BWEB[15] & BWEB[14] & BWEB[13] & BWEB[12] & BWEB[11] & BWEB[10] & BWEB[9] & BWEB[8] & BWEB[7] & BWEB[6] & BWEB[5] & BWEB[4] & BWEB[3] & BWEB[2] & BWEB[1] & BWEB[0]) " ;
            rise_power ( "scalar" ) {
                values ( "3.553528" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.081232" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD ;
            when : "!CEB & !WEB & (!(BWEB[31] & BWEB[30] & BWEB[29] & BWEB[28] & BWEB[27] & BWEB[26] & BWEB[25] & BWEB[24] & BWEB[23] & BWEB[22] & BWEB[21] & BWEB[20] & BWEB[19] & BWEB[18] & BWEB[17] & BWEB[16] & BWEB[15] & BWEB[14] & BWEB[13] & BWEB[12] & BWEB[11] & BWEB[10] & BWEB[9] & BWEB[8] & BWEB[7] & BWEB[6] & BWEB[5] & BWEB[4] & BWEB[3] & BWEB[2] & BWEB[1] & BWEB[0]) & !(!BWEB[31] & !BWEB[30] & !BWEB[29] & !BWEB[28] & !BWEB[27] & !BWEB[26] & !BWEB[25] & !BWEB[24] & !BWEB[23] & !BWEB[22] & !BWEB[21] & !BWEB[20] & !BWEB[19] & !BWEB[18] & !BWEB[17] & !BWEB[16] & !BWEB[15] & !BWEB[14] & !BWEB[13] & !BWEB[12] & !BWEB[11] & !BWEB[10] & !BWEB[9] & !BWEB[8] & !BWEB[7] & !BWEB[6] & !BWEB[5] & !BWEB[4] & !BWEB[3] & !BWEB[2] & !BWEB[1] & !BWEB[0]))  " ;
            rise_power ( "scalar" ) {
                values ( "3.874895" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.081224" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD ;
            when : "CEB" ;
            rise_power ( "scalar" ) {
                values ( "0.047546" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.000000" ) ;
            }
        }
    }
    pin ( CEB ) {
        direction : input ;
        max_transition  : 0.437000 ;
        related_power_pin : VDD;
        related_ground_pin : VSS ;
        capacitance : 0.001524 ;
        internal_power () {
            related_pg_pin : VDD ;
            rise_power ( "scalar" ) {
                values ( "0.025940" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.027190" ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.133802, 0.147426, 0.162610, 0.185906, 0.224490",\
              "0.133698, 0.147322, 0.162506, 0.185802, 0.224386",\
              "0.133490, 0.147114, 0.162298, 0.185594, 0.224178",\
              "0.132970, 0.146594, 0.161778, 0.185074, 0.223658",\
              "0.132242, 0.145866, 0.161050, 0.184346, 0.222930"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.133802, 0.147426, 0.162610, 0.185906, 0.224490",\
              "0.133698, 0.147322, 0.162506, 0.185802, 0.224386",\
              "0.133490, 0.147114, 0.162298, 0.185594, 0.224178",\
              "0.132970, 0.146594, 0.161778, 0.185074, 0.223658",\
              "0.132242, 0.145866, 0.161050, 0.184346, 0.222930"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.086720, 0.079420, 0.073620, 0.066820, 0.061320",\
              "0.097520, 0.090220, 0.084420, 0.077620, 0.072120",\
              "0.106520, 0.099220, 0.093420, 0.086620, 0.081120",\
              "0.117920, 0.110620, 0.104820, 0.098020, 0.092520",\
              "0.131720, 0.124420, 0.118620, 0.111820, 0.106320"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.086720, 0.079420, 0.073620, 0.066820, 0.061320",\
              "0.097520, 0.090220, 0.084420, 0.077620, 0.072120",\
              "0.106520, 0.099220, 0.093420, 0.086620, 0.081120",\
              "0.117920, 0.110620, 0.104820, 0.098020, 0.092520",\
              "0.131720, 0.124420, 0.118620, 0.111820, 0.106320"\
               ) ;
            }
        }
    }
    pin ( WEB ) {
        direction : input ;
        max_transition  : 0.437000 ;
        related_power_pin : VDD;
        related_ground_pin : VSS ;
        capacitance : 0.001307 ;
        internal_power () {
            related_pg_pin : VDD ;
            rise_power ( "scalar" ) {
                values ( "0.018727" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.021240" ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB" ;
            sdf_cond : "check_noidle" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.107240, 0.117328, 0.127936, 0.141976, 0.169640",\
              "0.107032, 0.117120, 0.127728, 0.141768, 0.169432",\
              "0.106720, 0.116808, 0.127416, 0.141456, 0.169120",\
              "0.105992, 0.116080, 0.126688, 0.140728, 0.168392",\
              "0.106408, 0.116496, 0.127104, 0.141144, 0.168808"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.107240, 0.117328, 0.127936, 0.141976, 0.169640",\
              "0.107032, 0.117120, 0.127728, 0.141768, 0.169432",\
              "0.106720, 0.116808, 0.127416, 0.141456, 0.169120",\
              "0.105992, 0.116080, 0.126688, 0.140728, 0.168392",\
              "0.106408, 0.116496, 0.127104, 0.141144, 0.168808"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB" ;
            sdf_cond : "check_noidle" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.091620, 0.083920, 0.077020, 0.068520, 0.059720",\
              "0.102420, 0.094720, 0.087820, 0.079320, 0.070520",\
              "0.111520, 0.103820, 0.096920, 0.088420, 0.079620",\
              "0.121620, 0.113920, 0.107020, 0.098520, 0.089720",\
              "0.129620, 0.121920, 0.115020, 0.106520, 0.097720"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.091620, 0.083920, 0.077020, 0.068520, 0.059720",\
              "0.102420, 0.094720, 0.087820, 0.079320, 0.070520",\
              "0.111520, 0.103820, 0.096920, 0.088420, 0.079620",\
              "0.121620, 0.113920, 0.107020, 0.098520, 0.089720",\
              "0.129620, 0.121920, 0.115020, 0.106520, 0.097720"\
               ) ;
            }
        }

    }
    bus ( A ) {
        bus_type : A_bus_9_to_0 ;
        direction : input ;
        max_transition  : 0.437000 ;
        
        capacitance : 0.001319 ;
        pin (A[9:0] ) {
            related_power_pin : VDD;
            related_ground_pin : VSS ;
            internal_power () {
                related_pg_pin : VDD ;
                rise_power ( "scalar" ) {
                    values ( "0.007762" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.007825" ) ;
                }
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB";
            sdf_cond : "check_noidle" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.095696, 0.107760, 0.121592, 0.143224, 0.175984",\
              "0.095488, 0.107552, 0.121384, 0.143016, 0.175776",\
              "0.095280, 0.107344, 0.121176, 0.142808, 0.175568",\
              "0.094448, 0.106512, 0.120344, 0.141976, 0.174736",\
              "0.094760, 0.106824, 0.120656, 0.142288, 0.175048"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.095696, 0.107760, 0.121592, 0.143224, 0.175984",\
              "0.095488, 0.107552, 0.121384, 0.143016, 0.175776",\
              "0.095280, 0.107344, 0.121176, 0.142808, 0.175568",\
              "0.094448, 0.106512, 0.120344, 0.141976, 0.174736",\
              "0.094760, 0.106824, 0.120656, 0.142288, 0.175048"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB";
            sdf_cond : "check_noidle" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.103660, 0.097160, 0.091560, 0.085360, 0.080760",\
              "0.114760, 0.108260, 0.102660, 0.096460, 0.091860",\
              "0.123160, 0.116660, 0.111060, 0.104860, 0.100260",\
              "0.133860, 0.127360, 0.121760, 0.115560, 0.110960",\
              "0.141860, 0.135360, 0.129760, 0.123560, 0.118960"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.103660, 0.097160, 0.091560, 0.085360, 0.080760",\
              "0.114760, 0.108260, 0.102660, 0.096460, 0.091860",\
              "0.123160, 0.116660, 0.111060, 0.104860, 0.100260",\
              "0.133860, 0.127360, 0.121760, 0.115560, 0.110960",\
              "0.141860, 0.135360, 0.129760, 0.123560, 0.118960"\
               ) ;
            }
        }
        
    }
    bus ( BWEB ) {
        bus_type : Q_bus_31_to_0 ;
        direction : input ;
        max_transition  : 0.437000 ;
       
        capacitance : 0.000738 ;
        pin ( BWEB[31:0] ) {
            related_power_pin : VDD;
            related_ground_pin : VSS ;
            internal_power () {
                related_pg_pin : VDD ;
                rise_power ( "scalar" ) {
                    values ( "0.003551" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.004013" ) ;
                }
            }

        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB &!WEB";
            sdf_cond : "check_write" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.061771, 0.071963, 0.082987, 0.096715, 0.117827",\
              "0.057091, 0.067283, 0.078307, 0.092035, 0.113147",\
              "0.056883, 0.067075, 0.078099, 0.091827, 0.112939",\
              "0.064059, 0.074251, 0.085275, 0.099003, 0.120115",\
              "0.087771, 0.097963, 0.108987, 0.122715, 0.143827"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.061771, 0.071963, 0.082987, 0.096715, 0.117827",\
              "0.057091, 0.067283, 0.078307, 0.092035, 0.113147",\
              "0.056883, 0.067075, 0.078099, 0.091827, 0.112939",\
              "0.064059, 0.074251, 0.085275, 0.099003, 0.120115",\
              "0.087771, 0.097963, 0.108987, 0.122715, 0.143827"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB &!WEB";
            sdf_cond : "check_write" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) { 
                values ( \
              "0.089080, 0.089680, 0.093280, 0.105880, 0.139680",\
              "0.105580, 0.106180, 0.109780, 0.122380, 0.156180",\
              "0.120980, 0.121580, 0.125180, 0.137780, 0.171580",\
              "0.143680, 0.144280, 0.147880, 0.160480, 0.194280",\
              "0.176880, 0.177480, 0.181080, 0.193680, 0.227480"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.089080, 0.089680, 0.093280, 0.105880, 0.139680",\
              "0.105580, 0.106180, 0.109780, 0.122380, 0.156180",\
              "0.120980, 0.121580, 0.125180, 0.137780, 0.171580",\
              "0.143680, 0.144280, 0.147880, 0.160480, 0.194280",\
              "0.176880, 0.177480, 0.181080, 0.193680, 0.227480"\
               ) ;
            }
        }
        
    }
    bus ( D ) {
        bus_type : Q_bus_31_to_0 ;
        direction : input ;
        max_transition  : 0.437000 ;
       
        capacitance : 0.000739 ;
        memory_write() {
            address : A ;
            clocked_on : CLK ;
        }
        pin ( D[31:0] ) {
            related_power_pin : VDD;
            related_ground_pin : VSS ;
            internal_power () {
                related_pg_pin : VDD ;
                rise_power ( "scalar" ) {
                    values ( "0.003802" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.004609" ) ;
                }
            }

        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB &!WEB";
            sdf_cond : "check_write" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.061771, 0.071963, 0.082987, 0.096715, 0.117827",\
              "0.057091, 0.067283, 0.078307, 0.092035, 0.113147",\
              "0.056883, 0.067075, 0.078099, 0.091827, 0.112939",\
              "0.064059, 0.074251, 0.085275, 0.099003, 0.120115",\
              "0.087771, 0.097963, 0.108987, 0.122715, 0.143827"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.061771, 0.071963, 0.082987, 0.096715, 0.117827",\
              "0.057091, 0.067283, 0.078307, 0.092035, 0.113147",\
              "0.056883, 0.067075, 0.078099, 0.091827, 0.112939",\
              "0.064059, 0.074251, 0.085275, 0.099003, 0.120115",\
              "0.087771, 0.097963, 0.108987, 0.122715, 0.143827"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB &!WEB";
            sdf_cond : "check_write" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) { 
                values ( \
              "0.089280, 0.089880, 0.093480, 0.106080, 0.139880",\
              "0.105780, 0.106380, 0.109980, 0.122580, 0.156380",\
              "0.121180, 0.121780, 0.125380, 0.137980, 0.171780",\
              "0.143880, 0.144480, 0.148080, 0.160680, 0.194480",\
              "0.177080, 0.177680, 0.181280, 0.193880, 0.227680"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.089280, 0.089880, 0.093480, 0.106080, 0.139880",\
              "0.105780, 0.106380, 0.109980, 0.122580, 0.156380",\
              "0.121180, 0.121780, 0.125380, 0.137980, 0.171780",\
              "0.143880, 0.144480, 0.148080, 0.160680, 0.194480",\
              "0.177080, 0.177680, 0.181280, 0.193880, 0.227680"\
               ) ;
            }
        }
        
   }

   leakage_power () {
        related_pg_pin : VDD ;
        value : 0.586962 ;
    }
}
}
