<!DOCTYPE html>

<html lang="en" data-content_root="../">
  <head>
    <meta charset="utf-8" />
    <meta name="viewport" content="width=device-width, initial-scale=1.0" /><meta name="viewport" content="width=device-width, initial-scale=1" />

    <title>Intermediate Representation &#8212; bisa  documentation</title>
    <link rel="stylesheet" type="text/css" href="../_static/pygments.css?v=5ecbeea2" />
    <link rel="stylesheet" type="text/css" href="../_static/basic.css?v=b08954a9" />
    <link rel="stylesheet" type="text/css" href="../_static/alabaster.css?v=27fed22d" />
    <script src="../_static/documentation_options.js?v=5929fcd5"></script>
    <script src="../_static/doctools.js?v=9bcbadda"></script>
    <script src="../_static/sphinx_highlight.js?v=dc90522c"></script>
    <link rel="index" title="Index" href="../genindex.html" />
    <link rel="search" title="Search" href="../search.html" />
    <link rel="next" title="Working with Data and Conventions" href="structured_data.html" />
    <link rel="prev" title="Working with File System, Sockets, and Pipes" href="file_system.html" />
   
  <link rel="stylesheet" href="../_static/custom.css" type="text/css" />
  

  
  

  </head><body>
  

    <div class="document">
      <div class="documentwrapper">
        <div class="bodywrapper">
          

          <div class="body" role="main">
            
  <section id="intermediate-representation">
<h1>Intermediate Representation<a class="headerlink" href="#intermediate-representation" title="Link to this heading">¶</a></h1>
<p>In order to be able to analyze and execute machine code from different CPU
architectures, such as MIPS, ARM, and PowerPC in addition to the classic x86,
bisa performs most of its analysis on an <em>intermediate representation</em>, a
structured description of the fundamental actions performed by each CPU
instruction. By understanding bisa’s IR, VEX (which we borrowed from Valgrind),
you will be able to write very quick static analyses and have a better
understanding of how bisa works.</p>
<p>The VEX IR abstracts away several architecture differences when dealing with
different architectures, allowing a single analysis to be run on all of them:</p>
<ul class="simple">
<li><p><strong>Register names.</strong> The quantity and names of registers differ between
architectures, but modern CPU designs hold to a common theme: each CPU
contains several general purpose registers, a register to hold the stack
pointer, a set of registers to store condition flags, and so forth. The IR
provides a consistent, abstracted interface to registers on different
platforms. Specifically, VEX models the registers as a separate memory space,
with integer offsets (e.g., AMD64’s <code class="docutils literal notranslate"><span class="pre">rax</span></code> is stored starting at address 16
in this memory space).</p></li>
<li><p><strong>Memory access.</strong> Different architectures access memory in different ways.
For example, ARM can access memory in both little-endian and big-endian modes.
The IR abstracts away these differences.</p></li>
<li><p><strong>Memory segmentation.</strong> Some architectures, such as x86, support memory
segmentation through the use of special segment registers. The IR understands
such memory access mechanisms.</p></li>
<li><p><strong>Instruction side-effects.</strong> Most instructions have side-effects. For
example, most operations in Thumb mode on ARM update the condition flags, and
stack push/pop instructions update the stack pointer. Tracking these
side-effects in an <em>ad hoc</em> manner in the analysis would be crazy, so the IR
makes these effects explicit.</p></li>
</ul>
<p>There are lots of choices for an IR. We use VEX, since the uplifting of binary
code into VEX is quite well supported. VEX is an architecture-agnostic,
side-effects-free representation of a number of target machine languages. It
abstracts machine code into a representation designed to make program analysis
easier. This representation has four main classes of objects:</p>
<ul class="simple">
<li><p><strong>Expressions.</strong> IR Expressions represent a calculated or constant value. This
includes memory loads, register reads, and results of arithmetic operations.</p></li>
<li><p><strong>Operations.</strong> IR Operations describe a <em>modification</em> of IR Expressions.
This includes integer arithmetic, floating-point arithmetic, bit operations,
and so forth. An IR Operation applied to IR Expressions yields an IR
Expression as a result.</p></li>
<li><p><strong>Temporary variables.</strong> VEX uses temporary variables as internal registers:
IR Expressions are stored in temporary variables between use. The content of a
temporary variable can be retrieved using an IR Expression. These temporaries
are numbered, starting at <code class="docutils literal notranslate"><span class="pre">t0</span></code>. These temporaries are strongly typed (e.g.,
“64-bit integer” or “32-bit float”).</p></li>
<li><p><strong>Statements.</strong> IR Statements model changes in the state of the target
machine, such as the effect of memory stores and register writes. IR
Statements use IR Expressions for values they may need. For example, a memory
store <em>IR Statement</em> uses an <em>IR Expression</em> for the target address of the
write, and another <em>IR Expression</em> for the content.</p></li>
<li><p><strong>Blocks.</strong> An IR Block is a collection of IR Statements, representing an
extended basic block (termed “IR Super Block” or “IRSB”) in the target
architecture. A block can have several exits. For conditional exits from the
middle of a basic block, a special <em>Exit</em> IR Statement is used. An IR
Expression is used to represent the target of the unconditional exit at the
end of the block.</p></li>
</ul>
<p>VEX IR is actually quite well documented in the <code class="docutils literal notranslate"><span class="pre">libvex_ir.h</span></code> file
(<a class="reference external" href="https://github.com/bisa/vex/blob/master/pub/libvex_ir.h">https://github.com/bisa/vex/blob/master/pub/libvex_ir.h</a>) in the VEX repository.
For the lazy, we’ll detail some parts of VEX that you’ll likely interact with
fairly frequently. To begin with, here are some IR Expressions:</p>
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>IR Expression</p></th>
<th class="head"><p>Evaluated Value</p></th>
<th class="head"><p>VEX Output Example</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>Constant</p></td>
<td><p>A constant value.</p></td>
<td><p>0x4:I32</p></td>
</tr>
<tr class="row-odd"><td><p>Read Temp</p></td>
<td><p>The value stored in a VEX temporary variable.</p></td>
<td><p>RdTmp(t10)</p></td>
</tr>
<tr class="row-even"><td><p>Get Register</p></td>
<td><p>The value stored in a register.</p></td>
<td><p>GET:I32(16)</p></td>
</tr>
<tr class="row-odd"><td><p>Load Memory</p></td>
<td><p>The value stored at a memory address, with the address specified by
another IR Expression.</p></td>
<td><p>LDle:I32 / LDbe:I64</p></td>
</tr>
<tr class="row-even"><td><p>Operation</p></td>
<td><p>A result of a specified IR Operation, applied to specified IR Expression
arguments.</p></td>
<td><p>Add32</p></td>
</tr>
<tr class="row-odd"><td><p>If-Then-Else</p></td>
<td><p>If a given IR Expression evaluates to 0, return one IR Expression.
Otherwise, return another.</p></td>
<td><p>ITE</p></td>
</tr>
<tr class="row-even"><td><p>Helper Function</p></td>
<td><p>VEX uses C helper functions for certain operations, such as computing the
conditional flags registers of certain architectures. These functions
return IR Expressions.</p></td>
<td><p>function_name()</p></td>
</tr>
</tbody>
</table>
<p>These expressions are then, in turn, used in IR Statements. Here are some common ones:</p>
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>IR Statement</p></th>
<th class="head"><p>Meaning</p></th>
<th class="head"><p>VEX Output Example</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>Write Temp</p></td>
<td><p>Set a VEX temporary variable to the value of the given IR Expression.</p></td>
<td><p>WrTmp(t1) = (IR Expression)</p></td>
</tr>
<tr class="row-odd"><td><p>Put Register</p></td>
<td><p>Update a register with the value of the given IR Expression.</p></td>
<td><p>PUT(16) = (IR Expression)</p></td>
</tr>
<tr class="row-even"><td><p>Store Memory</p></td>
<td><p>Update a location in memory, given as an IR Expression, with a value,
also given as an IR Expression.</p></td>
<td><p>STle(0x1000) = (IR Expression)</p></td>
</tr>
<tr class="row-odd"><td><p>Exit</p></td>
<td><p>A conditional exit from a basic block, with the jump target specified by
an IR Expression. The condition is specified by an IR Expression.</p></td>
<td><p>if (condition) goto (Boring) 0x4000A00:I32</p></td>
</tr>
</tbody>
</table>
<p>An example of an IR translation, on ARM, is produced below. In the example, the
subtraction operation is translated into a single IR block comprising 5 IR
Statements, each of which contains at least one IR Expression (although, in real
life, an IR block would typically consist of more than one instruction).
Register names are translated into numerical indices given to the <em>GET</em>
Expression and <em>PUT</em> Statement. The astute reader will observe that the actual
subtraction is modeled by the first 4 IR Statements of the block, and the
incrementing of the program counter to point to the next instruction (which, in
this case, is located at <code class="docutils literal notranslate"><span class="pre">0x59FC8</span></code>) is modeled by the last statement.</p>
<p>The following ARM instruction:</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">subs</span> <span class="n">R2</span><span class="p">,</span> <span class="n">R2</span><span class="p">,</span> <span class="c1">#8</span>
</pre></div>
</div>
<p>Becomes this VEX IR:</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">t0</span> <span class="o">=</span> <span class="n">GET</span><span class="p">:</span><span class="n">I32</span><span class="p">(</span><span class="mi">16</span><span class="p">)</span>
<span class="n">t1</span> <span class="o">=</span> <span class="mh">0x8</span><span class="p">:</span><span class="n">I32</span>
<span class="n">t3</span> <span class="o">=</span> <span class="n">Sub32</span><span class="p">(</span><span class="n">t0</span><span class="p">,</span><span class="n">t1</span><span class="p">)</span>
<span class="n">PUT</span><span class="p">(</span><span class="mi">16</span><span class="p">)</span> <span class="o">=</span> <span class="n">t3</span>
<span class="n">PUT</span><span class="p">(</span><span class="mi">68</span><span class="p">)</span> <span class="o">=</span> <span class="mh">0x59FC8</span><span class="p">:</span><span class="n">I32</span>
</pre></div>
</div>
<p>Now that you understand VEX, you can actually play with some VEX in bisa: We use
a library called <a class="reference external" href="https://github.com/bisa/pyvex">PyVEX</a> that exposes VEX into
Python. In addition, PyVEX implements its own pretty-printing so that it can
show register names instead of register offsets in PUT and GET instructions.</p>
<p>PyVEX is accessible through bisa through the <code class="docutils literal notranslate"><span class="pre">Project.factory.block</span></code>
interface. There are many different representations you could use to access
syntactic properties of a block of code, but they all have in common the trait
of analyzing a particular sequence of bytes. Through the <code class="docutils literal notranslate"><span class="pre">factory.block</span></code>
constructor, you get a <code class="docutils literal notranslate"><span class="pre">Block</span></code> object that can be easily turned into several
different representations. Try <code class="docutils literal notranslate"><span class="pre">.vex</span></code> for a PyVEX IRSB, or <code class="docutils literal notranslate"><span class="pre">.capstone</span></code> for a
Capstone block.</p>
<p>Let’s play with PyVEX:</p>
<div class="highlight-python notranslate"><div class="highlight"><pre><span></span><span class="gp">&gt;&gt;&gt; </span><span class="kn">import</span><span class="w"> </span><span class="nn">bisa</span>

<span class="go"># load the program binary</span>
<span class="gp">&gt;&gt;&gt; </span><span class="n">proj</span> <span class="o">=</span> <span class="n">bisa</span><span class="o">.</span><span class="n">Project</span><span class="p">(</span><span class="s2">&quot;/bin/true&quot;</span><span class="p">)</span>

<span class="go"># translate the starting basic block</span>
<span class="gp">&gt;&gt;&gt; </span><span class="n">irsb</span> <span class="o">=</span> <span class="n">proj</span><span class="o">.</span><span class="n">factory</span><span class="o">.</span><span class="n">block</span><span class="p">(</span><span class="n">proj</span><span class="o">.</span><span class="n">entry</span><span class="p">)</span><span class="o">.</span><span class="n">vex</span>
<span class="go"># and then pretty-print it</span>
<span class="gp">&gt;&gt;&gt; </span><span class="n">irsb</span><span class="o">.</span><span class="n">pp</span><span class="p">()</span>

<span class="go"># translate and pretty-print a basic block starting at an address</span>
<span class="gp">&gt;&gt;&gt; </span><span class="n">irsb</span> <span class="o">=</span> <span class="n">proj</span><span class="o">.</span><span class="n">factory</span><span class="o">.</span><span class="n">block</span><span class="p">(</span><span class="mh">0x401340</span><span class="p">)</span><span class="o">.</span><span class="n">vex</span>
<span class="gp">&gt;&gt;&gt; </span><span class="n">irsb</span><span class="o">.</span><span class="n">pp</span><span class="p">()</span>

<span class="go"># this is the IR Expression of the jump target of the unconditional exit at the end of the basic block</span>
<span class="gp">&gt;&gt;&gt; </span><span class="nb">print</span><span class="p">(</span><span class="n">irsb</span><span class="o">.</span><span class="n">next</span><span class="p">)</span>

<span class="go"># this is the type of the unconditional exit (e.g., a call, ret, syscall, etc)</span>
<span class="gp">&gt;&gt;&gt; </span><span class="nb">print</span><span class="p">(</span><span class="n">irsb</span><span class="o">.</span><span class="n">jumpkind</span><span class="p">)</span>

<span class="go"># you can also pretty-print it</span>
<span class="gp">&gt;&gt;&gt; </span><span class="n">irsb</span><span class="o">.</span><span class="n">next</span><span class="o">.</span><span class="n">pp</span><span class="p">()</span>

<span class="go"># iterate through each statement and print all the statements</span>
<span class="gp">&gt;&gt;&gt; </span><span class="k">for</span> <span class="n">stmt</span> <span class="ow">in</span> <span class="n">irsb</span><span class="o">.</span><span class="n">statements</span><span class="p">:</span>
<span class="gp">... </span>    <span class="n">stmt</span><span class="o">.</span><span class="n">pp</span><span class="p">()</span>

<span class="go"># pretty-print the IR expression representing the data, and the *type* of that IR expression written by every store statement</span>
<span class="gp">&gt;&gt;&gt; </span><span class="kn">import</span><span class="w"> </span><span class="nn">pyvex</span>
<span class="gp">&gt;&gt;&gt; </span><span class="k">for</span> <span class="n">stmt</span> <span class="ow">in</span> <span class="n">irsb</span><span class="o">.</span><span class="n">statements</span><span class="p">:</span>
<span class="gp">... </span>    <span class="k">if</span> <span class="nb">isinstance</span><span class="p">(</span><span class="n">stmt</span><span class="p">,</span> <span class="n">pyvex</span><span class="o">.</span><span class="n">IRStmt</span><span class="o">.</span><span class="n">Store</span><span class="p">):</span>
<span class="gp">... </span>        <span class="nb">print</span><span class="p">(</span><span class="s2">&quot;Data:&quot;</span><span class="p">,)</span>
<span class="gp">... </span>        <span class="n">stmt</span><span class="o">.</span><span class="n">data</span><span class="o">.</span><span class="n">pp</span><span class="p">()</span>
<span class="gp">... </span>        <span class="nb">print</span><span class="p">(</span><span class="s2">&quot;&quot;</span><span class="p">)</span>
<span class="gp">... </span>        <span class="nb">print</span><span class="p">(</span><span class="s2">&quot;Type:&quot;</span><span class="p">,)</span>
<span class="gp">... </span>        <span class="nb">print</span><span class="p">(</span><span class="n">stmt</span><span class="o">.</span><span class="n">data</span><span class="o">.</span><span class="n">result_type</span><span class="p">)</span>
<span class="gp">... </span>        <span class="nb">print</span><span class="p">(</span><span class="s2">&quot;&quot;</span><span class="p">)</span>

<span class="go"># pretty-print the condition and jump target of every conditional exit from the basic block</span>
<span class="gp">&gt;&gt;&gt; </span><span class="k">for</span> <span class="n">stmt</span> <span class="ow">in</span> <span class="n">irsb</span><span class="o">.</span><span class="n">statements</span><span class="p">:</span>
<span class="gp">... </span>    <span class="k">if</span> <span class="nb">isinstance</span><span class="p">(</span><span class="n">stmt</span><span class="p">,</span> <span class="n">pyvex</span><span class="o">.</span><span class="n">IRStmt</span><span class="o">.</span><span class="n">Exit</span><span class="p">):</span>
<span class="gp">... </span>        <span class="nb">print</span><span class="p">(</span><span class="s2">&quot;Condition:&quot;</span><span class="p">,)</span>
<span class="gp">... </span>        <span class="n">stmt</span><span class="o">.</span><span class="n">guard</span><span class="o">.</span><span class="n">pp</span><span class="p">()</span>
<span class="gp">... </span>        <span class="nb">print</span><span class="p">(</span><span class="s2">&quot;&quot;</span><span class="p">)</span>
<span class="gp">... </span>        <span class="nb">print</span><span class="p">(</span><span class="s2">&quot;Target:&quot;</span><span class="p">,)</span>
<span class="gp">... </span>        <span class="n">stmt</span><span class="o">.</span><span class="n">dst</span><span class="o">.</span><span class="n">pp</span><span class="p">()</span>
<span class="gp">... </span>        <span class="nb">print</span><span class="p">(</span><span class="s2">&quot;&quot;</span><span class="p">)</span>

<span class="go"># these are the types of every temp in the IRSB</span>
<span class="gp">&gt;&gt;&gt; </span><span class="nb">print</span><span class="p">(</span><span class="n">irsb</span><span class="o">.</span><span class="n">tyenv</span><span class="o">.</span><span class="n">types</span><span class="p">)</span>

<span class="go"># here is one way to get the type of temp 0</span>
<span class="gp">&gt;&gt;&gt; </span><span class="nb">print</span><span class="p">(</span><span class="n">irsb</span><span class="o">.</span><span class="n">tyenv</span><span class="o">.</span><span class="n">types</span><span class="p">[</span><span class="mi">0</span><span class="p">])</span>
</pre></div>
</div>
<section id="condition-flags-computation-for-x86-and-arm">
<h2>Condition flags computation (for x86 and ARM)<a class="headerlink" href="#condition-flags-computation-for-x86-and-arm" title="Link to this heading">¶</a></h2>
<p>One of the most common instruction side-effects on x86 and ARM CPUs is updating
condition flags, such as the zero flag, the carry flag, or the overflow flag.
Computer architects usually put the concatenation of these flags (yes,
concatenation of the flags, since each condition flag is 1 bit wide) into a
special register (i.e. <code class="docutils literal notranslate"><span class="pre">EFLAGS</span></code>/<code class="docutils literal notranslate"><span class="pre">RFLAGS</span></code> on x86, <code class="docutils literal notranslate"><span class="pre">APSR</span></code>/<code class="docutils literal notranslate"><span class="pre">CPSR</span></code> on ARM).
This special register stores important information about the program state, and
is critical for correct emulation of the CPU.</p>
<p>VEX uses 4 registers as its “Flag thunk descriptors” to record details of the
latest flag-setting operation. VEX has a lazy strategy to compute the flags:
when an operation that would update the flags happens, instead of computing the
flags, VEX stores a code representing this operation to the <code class="docutils literal notranslate"><span class="pre">cc_op</span></code>
pseudo-register, and the arguments to the operation in <code class="docutils literal notranslate"><span class="pre">cc_dep1</span></code> and
<code class="docutils literal notranslate"><span class="pre">cc_dep2</span></code>. Then, whenever VEX needs to get the actual flag values, it can
figure out what the one bit corresponding to the flag in question actually is,
based on its flag thunk descriptors. This is an optimization in the flags
computation, as VEX can now just directly perform the relevant operation in the
IR without bothering to compute and update the flags’ value.</p>
<p>Amongst different operations that can be placed in <code class="docutils literal notranslate"><span class="pre">cc_op</span></code>, there is a special
value 0 which corresponds to <code class="docutils literal notranslate"><span class="pre">OP_COPY</span></code> operation. This operation is supposed
to copy the value in <code class="docutils literal notranslate"><span class="pre">cc_dep1</span></code> to the flags. It simply means that <code class="docutils literal notranslate"><span class="pre">cc_dep1</span></code>
contains the flags’ value. bisa uses this fact to let us efficiently retrieve
the flags’ value: whenever we ask for the actual flags, bisa computes their
value, then dumps them back into <code class="docutils literal notranslate"><span class="pre">cc_dep1</span></code> and sets <code class="docutils literal notranslate"><span class="pre">cc_op</span> <span class="pre">=</span> <span class="pre">OP_COPY</span></code> in
order to cache the computation. We can also use this operation to allow the user
to write to the flags: we just set <code class="docutils literal notranslate"><span class="pre">cc_op</span> <span class="pre">=</span> <span class="pre">OP_COPY</span></code> to say that a new value
being set to the flags, then set <code class="docutils literal notranslate"><span class="pre">cc_dep1</span></code> to that new value.</p>
</section>
</section>


          </div>
          
        </div>
      </div>
      <div class="sphinxsidebar" role="navigation" aria-label="Main">
        <div class="sphinxsidebarwrapper">
<h1 class="logo"><a href="../index.html">bisa</a></h1>









<search id="searchbox" style="display: none" role="search">
    <div class="searchformwrapper">
    <form class="search" action="../search.html" method="get">
      <input type="text" name="q" aria-labelledby="searchlabel" autocomplete="off" autocorrect="off" autocapitalize="off" spellcheck="false" placeholder="Search"/>
      <input type="submit" value="Go" />
    </form>
    </div>
</search>
<script>document.getElementById('searchbox').style.display = "block"</script><h3>Navigation</h3>
<ul class="current">
<li class="toctree-l1"><a class="reference internal" href="../quickstart.html">Introduction</a></li>
<li class="toctree-l1"><a class="reference internal" href="../getting-started/index.html">Getting Started</a></li>
<li class="toctree-l1"><a class="reference internal" href="../core-concepts/index.html">Core Concepts</a></li>
<li class="toctree-l1"><a class="reference internal" href="../analyses/index.html">Build-in Analyses</a></li>
<li class="toctree-l1 current"><a class="reference internal" href="index.html">Advanced Topics</a><ul class="current">
<li class="toctree-l2"><a class="reference internal" href="gotchas.html">Gotchas when using bisa</a></li>
<li class="toctree-l2"><a class="reference internal" href="pipeline.html">Understanding the Execution Pipeline</a></li>
<li class="toctree-l2"><a class="reference internal" href="mixins.html">What’s Up With Mixins, Anyway?</a></li>
<li class="toctree-l2"><a class="reference internal" href="speed.html">Optimization considerations</a></li>
<li class="toctree-l2"><a class="reference internal" href="file_system.html">Working with File System, Sockets, and Pipes</a></li>
<li class="toctree-l2 current"><a class="current reference internal" href="#">Intermediate Representation</a></li>
<li class="toctree-l2"><a class="reference internal" href="structured_data.html">Working with Data and Conventions</a></li>
<li class="toctree-l2"><a class="reference internal" href="claripy.html">Solver Engine</a></li>
<li class="toctree-l2"><a class="reference internal" href="concretization_strategies.html">Symbolic memory addressing</a></li>
<li class="toctree-l2"><a class="reference internal" href="java_support.html">Java Support</a></li>
<li class="toctree-l2"><a class="reference internal" href="symbion.html">Symbion: Interleaving symbolic and concrete execution</a></li>
<li class="toctree-l2"><a class="reference internal" href="debug_var.html">Debug variable resolution</a></li>
<li class="toctree-l2"><a class="reference internal" href="debug_var.html#variable-visibility">Variable visibility</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../extending-bisa/index.html">Extending bisa</a></li>
<li class="toctree-l1"><a class="reference internal" href="../examples.html">bisa examples</a></li>
<li class="toctree-l1"><a class="reference internal" href="../faq.html">Frequently Asked Questions</a></li>
<li class="toctree-l1"><a class="reference internal" href="../appendix/index.html">Appendix</a></li>
<li class="toctree-l1"><a class="reference internal" href="../api.html">API Reference</a></li>
</ul>

<div class="relations">
<h3>Related Topics</h3>
<ul>
  <li><a href="../index.html">Documentation overview</a><ul>
  <li><a href="index.html">Advanced Topics</a><ul>
      <li>Previous: <a href="file_system.html" title="previous chapter">Working with File System, Sockets, and Pipes</a></li>
      <li>Next: <a href="structured_data.html" title="next chapter">Working with Data and Conventions</a></li>
  </ul></li>
  </ul></li>
</ul>
</div>








        </div>
      </div>
      <div class="clearer"></div>
    </div>
    <div class="footer">
      &#169;2025, The bisa Project contributors.
      
      |
      Powered by <a href="https://www.sphinx-doc.org/">Sphinx 8.2.3</a>
      &amp; <a href="https://alabaster.readthedocs.io">Alabaster 1.0.0</a>
      
      |
      <a href="../_sources/advanced-topics/ir.rst.txt"
          rel="nofollow">Page source</a>
    </div>

    

    
  </body>
</html>