<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.8"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>VSF Documented: source/hal/driver/arm/mps2/common/V2M-MPS2_CMx_BSP/1.7.1/Boards/ARM/V2M-MPS2/Common/SMM_MPS2.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">VSF Documented<span id="projectnumber">&#160;7e6cc9e</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.8 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="topics.html"><span>Topics</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_b2f33c71d4aa5e7af42a1ca61ff5af1b.html">source</a></li><li class="navelem"><a class="el" href="dir_e31421c8d11a714f997d94dfd878485b.html">hal</a></li><li class="navelem"><a class="el" href="dir_25d0b491454d9cd33ec551022795e759.html">driver</a></li><li class="navelem"><a class="el" href="dir_74a60fb295f43fd51378d3710e9a794f.html">arm</a></li><li class="navelem"><a class="el" href="dir_e05e4188b5a136197d2705d163c1c129.html">mps2</a></li><li class="navelem"><a class="el" href="dir_d2c38e44935350161545229488b644f6.html">common</a></li><li class="navelem"><a class="el" href="dir_9a376531c01176088674cf4ea0e0a773.html">V2M-MPS2_CMx_BSP</a></li><li class="navelem"><a class="el" href="dir_16435bda39037d8b26ae5c50ad7d5259.html">1.7.1</a></li><li class="navelem"><a class="el" href="dir_5d01c10dd39205eabcc54adaadcb0edd.html">Boards</a></li><li class="navelem"><a class="el" href="dir_d938117c263ce98bb3f94991d2a18349.html">ARM</a></li><li class="navelem"><a class="el" href="dir_0e6c936127ae8155843b0da5c26d8567.html">V2M-MPS2</a></li><li class="navelem"><a class="el" href="dir_5d504b38e63449dd9943d6c83f445a5e.html">Common</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle"><div class="title">SMM_MPS2.h</div></div>
</div><!--header-->
<div class="contents">
<a href="_s_m_m___m_p_s2_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span><span class="comment">/*----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00002" name="l00002"></a><span class="lineno">    2</span><span class="comment"> * Name:    SMM_MPS2.h</span></div>
<div class="line"><a id="l00003" name="l00003"></a><span class="lineno">    3</span><span class="comment"> * Purpose: SMM MPS2 definitions</span></div>
<div class="line"><a id="l00004" name="l00004"></a><span class="lineno">    4</span><span class="comment"> *----------------------------------------------------------------------------*/</span></div>
<div class="line"><a id="l00005" name="l00005"></a><span class="lineno">    5</span> </div>
<div class="line"><a id="l00006" name="l00006"></a><span class="lineno">    6</span><span class="comment">/* Copyright (c) 2011 - 2017 ARM LIMITED</span></div>
<div class="line"><a id="l00007" name="l00007"></a><span class="lineno">    7</span><span class="comment"></span> </div>
<div class="line"><a id="l00008" name="l00008"></a><span class="lineno">    8</span><span class="comment">   All rights reserved.</span></div>
<div class="line"><a id="l00009" name="l00009"></a><span class="lineno">    9</span><span class="comment">   Redistribution and use in source and binary forms, with or without</span></div>
<div class="line"><a id="l00010" name="l00010"></a><span class="lineno">   10</span><span class="comment">   modification, are permitted provided that the following conditions are met:</span></div>
<div class="line"><a id="l00011" name="l00011"></a><span class="lineno">   11</span><span class="comment">   - Redistributions of source code must retain the above copyright</span></div>
<div class="line"><a id="l00012" name="l00012"></a><span class="lineno">   12</span><span class="comment">     notice, this list of conditions and the following disclaimer.</span></div>
<div class="line"><a id="l00013" name="l00013"></a><span class="lineno">   13</span><span class="comment">   - Redistributions in binary form must reproduce the above copyright</span></div>
<div class="line"><a id="l00014" name="l00014"></a><span class="lineno">   14</span><span class="comment">     notice, this list of conditions and the following disclaimer in the</span></div>
<div class="line"><a id="l00015" name="l00015"></a><span class="lineno">   15</span><span class="comment">     documentation and/or other materials provided with the distribution.</span></div>
<div class="line"><a id="l00016" name="l00016"></a><span class="lineno">   16</span><span class="comment">   - Neither the name of ARM nor the names of its contributors may be used</span></div>
<div class="line"><a id="l00017" name="l00017"></a><span class="lineno">   17</span><span class="comment">     to endorse or promote products derived from this software without</span></div>
<div class="line"><a id="l00018" name="l00018"></a><span class="lineno">   18</span><span class="comment">     specific prior written permission.</span></div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno">   19</span><span class="comment">   *</span></div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno">   20</span><span class="comment">   THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS &quot;AS IS&quot;</span></div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno">   21</span><span class="comment">   AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE</span></div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno">   22</span><span class="comment">   IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE</span></div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno">   23</span><span class="comment">   ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS AND CONTRIBUTORS BE</span></div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno">   24</span><span class="comment">   LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR</span></div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno">   25</span><span class="comment">   CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF</span></div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno">   26</span><span class="comment">   SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS</span></div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno">   27</span><span class="comment">   INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN</span></div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno">   28</span><span class="comment">   CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)</span></div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno">   29</span><span class="comment">   ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE</span></div>
<div class="line"><a id="l00030" name="l00030"></a><span class="lineno">   30</span><span class="comment">   POSSIBILITY OF SUCH DAMAGE.</span></div>
<div class="line"><a id="l00031" name="l00031"></a><span class="lineno">   31</span><span class="comment">   ---------------------------------------------------------------------------*/</span></div>
<div class="line"><a id="l00032" name="l00032"></a><span class="lineno">   32</span> </div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno">   33</span><span class="preprocessor">#ifndef SMM_MPS2_H_</span></div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno">   34</span><span class="preprocessor">#define SMM_MPS2_H_</span></div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno">   35</span> </div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno">   36</span><span class="preprocessor">#include &quot;<a class="code" href="shell_2sys_2linux_2include_2linux_2device_8h.html">Device.h</a>&quot;</span>                         <span class="comment">/* device specific header file */</span></div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno">   37</span> </div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno">   38</span><span class="preprocessor">#if defined ( __CC_ARM   )</span></div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno">   39</span><span class="preprocessor">#pragma anon_unions</span></div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno">   40</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno">   41</span> </div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno">   42</span><span class="comment">/*----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno">   43</span><span class="comment">  FPGA System Register declaration</span></div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno">   44</span><span class="comment"> *----------------------------------------------------------------------------*/</span></div>
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno"><a class="line" href="struct_m_p_s2___f_p_g_a_i_o___type_def.html">   45</a></span><span class="keyword">typedef</span> <span class="keyword">struct                   </span><span class="comment">/* Document SMM_M3.doc */</span></div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno">   46</span>{</div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno"><a class="line" href="struct_m_p_s2___f_p_g_a_i_o___type_def.html#ab86f35f8161869cb3c5145430c47369e">   47</a></span>  <a class="code hl_define" href="_w_c_h_2_c_h32_f10_x_2common_2usb_2usbd_2usbd_8c.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code hl_typedef" href="stdint_8h.html#a324c5d28c0d82f502a234ab99efac87a">uint32_t</a> <a class="code hl_variable" href="struct_m_p_s2___f_p_g_a_i_o___type_def.html#ab86f35f8161869cb3c5145430c47369e">LED</a>;             <span class="comment">/* Offset: 0x000 (R/W)  LED connections */</span></div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno">   48</span>                                 <span class="comment">/*                         [31:2] : Reserved */</span></div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno">   49</span>                                 <span class="comment">/*                          [1:0] : LEDs */</span></div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno"><a class="line" href="struct_m_p_s2___f_p_g_a_i_o___type_def.html#a33ed21a55704d53d1cf95c6cd8aa7026">   50</a></span>       <a class="code hl_typedef" href="stdint_8h.html#a324c5d28c0d82f502a234ab99efac87a">uint32_t</a> RESERVED0[1];</div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno"><a class="line" href="struct_m_p_s2___f_p_g_a_i_o___type_def.html#aa2f02e37efb6297c66a143f424dda93f">   51</a></span>  <a class="code hl_define" href="_w_c_h_2_c_h32_f10_x_2common_2usb_2usbd_2usbd_8c.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code hl_typedef" href="stdint_8h.html#a324c5d28c0d82f502a234ab99efac87a">uint32_t</a> <a class="code hl_variable" href="struct_m_p_s2___f_p_g_a_i_o___type_def.html#aa2f02e37efb6297c66a143f424dda93f">BUTTON</a>;          <span class="comment">/* Offset: 0x008 (R/W)  Buttons */</span></div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno">   52</span>                                 <span class="comment">/*                         [31:2] : Reserved */</span></div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno">   53</span>                                 <span class="comment">/*                          [1:0] : Buttons */</span></div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno"><a class="line" href="struct_m_p_s2___f_p_g_a_i_o___type_def.html#a949a38a2d11ea1e4bf7a1a5dcd7bb475">   54</a></span>       <a class="code hl_typedef" href="stdint_8h.html#a324c5d28c0d82f502a234ab99efac87a">uint32_t</a> RESERVED1[1];</div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno"><a class="line" href="struct_m_p_s2___f_p_g_a_i_o___type_def.html#a95b484bcc38c81b1cb309a9d7a9f1e28">   55</a></span>  <a class="code hl_define" href="_w_c_h_2_c_h32_f10_x_2common_2usb_2usbd_2usbd_8c.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code hl_typedef" href="stdint_8h.html#a324c5d28c0d82f502a234ab99efac87a">uint32_t</a> <a class="code hl_variable" href="struct_m_p_s2___f_p_g_a_i_o___type_def.html#a95b484bcc38c81b1cb309a9d7a9f1e28">CLK1HZ</a>;          <span class="comment">/* Offset: 0x010 (R/W)  1Hz up counter */</span></div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno"><a class="line" href="struct_m_p_s2___f_p_g_a_i_o___type_def.html#acc642f92d2284ec82d36ff33fd4a4802">   56</a></span>  <a class="code hl_define" href="_w_c_h_2_c_h32_f10_x_2common_2usb_2usbd_2usbd_8c.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code hl_typedef" href="stdint_8h.html#a324c5d28c0d82f502a234ab99efac87a">uint32_t</a> <a class="code hl_variable" href="struct_m_p_s2___f_p_g_a_i_o___type_def.html#acc642f92d2284ec82d36ff33fd4a4802">CLK100HZ</a>;        <span class="comment">/* Offset: 0x014 (R/W)  100Hz up counter */</span></div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno"><a class="line" href="struct_m_p_s2___f_p_g_a_i_o___type_def.html#a246b34af29172b21d4d7095cfe79956b">   57</a></span>  <a class="code hl_define" href="_w_c_h_2_c_h32_f10_x_2common_2usb_2usbd_2usbd_8c.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code hl_typedef" href="stdint_8h.html#a324c5d28c0d82f502a234ab99efac87a">uint32_t</a> <a class="code hl_variable" href="struct_m_p_s2___f_p_g_a_i_o___type_def.html#a246b34af29172b21d4d7095cfe79956b">COUNTER</a>;         <span class="comment">/* Offset: 0x018 (R/W)  Cycle Up Counter */</span></div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno">   58</span>                                 <span class="comment">/*                         Increments when 32-bit prescale counter reach zero */</span></div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno"><a class="line" href="struct_m_p_s2___f_p_g_a_i_o___type_def.html#a4e10929ca54c64e3a229ef9d5448c2c8">   59</a></span>       <a class="code hl_typedef" href="stdint_8h.html#a324c5d28c0d82f502a234ab99efac87a">uint32_t</a> RESERVED2[1];</div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno"><a class="line" href="struct_m_p_s2___f_p_g_a_i_o___type_def.html#af72da065a3dcae18e2e6ec2036af6534">   60</a></span>  <a class="code hl_define" href="_w_c_h_2_c_h32_f10_x_2common_2usb_2usbd_2usbd_8c.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code hl_typedef" href="stdint_8h.html#a324c5d28c0d82f502a234ab99efac87a">uint32_t</a> <a class="code hl_variable" href="struct_m_p_s2___f_p_g_a_i_o___type_def.html#af72da065a3dcae18e2e6ec2036af6534">PRESCALE</a>;        <span class="comment">/* Offset: 0x020 (R/W)  Prescaler */</span></div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno">   61</span>                                 <span class="comment">/*                         Bit[31:0] : reload value for prescale counter */</span></div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno"><a class="line" href="struct_m_p_s2___f_p_g_a_i_o___type_def.html#a26d8e74b4a31e3c8ab6a82075ef77af1">   62</a></span>  <a class="code hl_define" href="_w_c_h_2_c_h32_f10_x_2common_2usb_2usbd_2usbd_8c.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code hl_typedef" href="stdint_8h.html#a324c5d28c0d82f502a234ab99efac87a">uint32_t</a> <a class="code hl_variable" href="struct_m_p_s2___f_p_g_a_i_o___type_def.html#a26d8e74b4a31e3c8ab6a82075ef77af1">PSCNTR</a>;          <span class="comment">/* Offset: 0x024 (R/W)  32-bit Prescale counter */</span></div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno">   63</span>                                 <span class="comment">/*                         current value of the pre-scaler counter */</span></div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno">   64</span>                                 <span class="comment">/*                         The Cycle Up Counter increment when the prescale down counter reach 0 */</span></div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno">   65</span>                                 <span class="comment">/*                         The pre-scaler counter is reloaded with PRESCALE after reaching 0 */</span></div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno"><a class="line" href="struct_m_p_s2___f_p_g_a_i_o___type_def.html#afe308227e9661aed43e354ecb636d19f">   66</a></span>       <a class="code hl_typedef" href="stdint_8h.html#a324c5d28c0d82f502a234ab99efac87a">uint32_t</a> RESERVED3[9];</div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno"><a class="line" href="struct_m_p_s2___f_p_g_a_i_o___type_def.html#a1d60e6da2e00a99d55818ae56e6c39c2">   67</a></span>  <a class="code hl_define" href="_w_c_h_2_c_h32_f10_x_2common_2usb_2usbd_2usbd_8c.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code hl_typedef" href="stdint_8h.html#a324c5d28c0d82f502a234ab99efac87a">uint32_t</a> <a class="code hl_variable" href="struct_m_p_s2___f_p_g_a_i_o___type_def.html#a1d60e6da2e00a99d55818ae56e6c39c2">MISC</a>;            <span class="comment">/* Offset: 0x04C (R/W)  Misc control */</span></div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno">   68</span>                                 <span class="comment">/*                         [31:7] : Reserved */</span></div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno">   69</span>                                 <span class="comment">/*                            [6] : CLCD_BL_CTRL */</span></div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno">   70</span>                                 <span class="comment">/*                            [5] : CLCD_RD */</span></div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno">   71</span>                                 <span class="comment">/*                            [4] : CLCD_RS */</span></div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno">   72</span>                                 <span class="comment">/*                            [3] : CLCD_RESET */</span></div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno">   73</span>                                 <span class="comment">/*                            [2] : RESERVED */</span></div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno">   74</span>                                 <span class="comment">/*                            [1] : SPI_nSS */</span></div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno">   75</span>                                 <span class="comment">/*                            [0] : CLCD_CS */</span></div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno">   76</span>} <a class="code hl_struct" href="struct_m_p_s2___f_p_g_a_i_o___type_def.html">MPS2_FPGAIO_TypeDef</a>;</div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno">   77</span> </div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno">   78</span> </div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno">   79</span><span class="comment">/*----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno">   80</span><span class="comment">  SCC Register declaration</span></div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno">   81</span><span class="comment"> *----------------------------------------------------------------------------*/</span></div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno"><a class="line" href="struct_m_p_s2___s_c_c___type_def.html">   82</a></span><span class="keyword">typedef</span> <span class="keyword">struct                   </span><span class="comment">/* Document SMM_M3.doc */</span></div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno">   83</span>{</div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno"><a class="line" href="struct_m_p_s2___s_c_c___type_def.html#a166075fa5acbf292feb3400d99681d7d">   84</a></span>  <a class="code hl_define" href="_w_c_h_2_c_h32_f10_x_2common_2usb_2usbd_2usbd_8c.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code hl_typedef" href="stdint_8h.html#a324c5d28c0d82f502a234ab99efac87a">uint32_t</a> <a class="code hl_variable" href="struct_m_p_s2___s_c_c___type_def.html#a166075fa5acbf292feb3400d99681d7d">CFG_REG0</a>;        <span class="comment">/* Offset: 0x000 (R/W)  Remaps block RAM to ZBT */</span></div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno">   85</span>                                 <span class="comment">/*                         [31:1] : Reserved */</span></div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno">   86</span>                                 <span class="comment">/*                            [0] 1 : REMAP BlockRam to ZBT */</span></div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno"><a class="line" href="struct_m_p_s2___s_c_c___type_def.html#a0902331a3ceab36c751a2625fa64908c">   87</a></span>  <a class="code hl_define" href="_w_c_h_2_c_h32_f10_x_2common_2usb_2usbd_2usbd_8c.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code hl_typedef" href="stdint_8h.html#a324c5d28c0d82f502a234ab99efac87a">uint32_t</a> <a class="code hl_variable" href="struct_m_p_s2___s_c_c___type_def.html#a0902331a3ceab36c751a2625fa64908c">CFG_REG1</a>;        <span class="comment">/* Offset: 0x004 (R/W)  Controls the MCC user LEDs */</span></div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno">   88</span>                                 <span class="comment">/*                         [31:8] : Reserved */</span></div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno">   89</span>                                 <span class="comment">/*                          [7:0] : MCC LEDs */</span></div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno"><a class="line" href="struct_m_p_s2___s_c_c___type_def.html#ab375b309a065322b984ce3cb9a802a30">   90</a></span>  __I  <a class="code hl_typedef" href="stdint_8h.html#a324c5d28c0d82f502a234ab99efac87a">uint32_t</a> <a class="code hl_variable" href="struct_m_p_s2___s_c_c___type_def.html#ab375b309a065322b984ce3cb9a802a30">CFG_REG2</a>;        <span class="comment">/* Offset: 0x008 (R/ )  Denotes the state of the MCC user switches */</span></div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno">   91</span>                                 <span class="comment">/*                         [31:8] : Reserved */</span></div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno">   92</span>                                 <span class="comment">/*                          [7:0] : These bits indicate state of the MCC switches */</span></div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno"><a class="line" href="struct_m_p_s2___s_c_c___type_def.html#aa3c5ec76b55073c835b7e4559282f00f">   93</a></span>  __I  <a class="code hl_typedef" href="stdint_8h.html#a324c5d28c0d82f502a234ab99efac87a">uint32_t</a> <a class="code hl_variable" href="struct_m_p_s2___s_c_c___type_def.html#aa3c5ec76b55073c835b7e4559282f00f">CFG_REG3</a>;        <span class="comment">/* Offset: 0x00C (R/ )  Denotes the board revision */</span></div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno">   94</span>                                 <span class="comment">/*                         [31:4] : Reserved */</span></div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno">   95</span>                                 <span class="comment">/*                          [3:0] : Used by the MCC to pass PCB revision. 0 = A 1 = B */</span></div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno"><a class="line" href="struct_m_p_s2___s_c_c___type_def.html#a1dfc17f7b117ad3c324e2d15f061f32f">   96</a></span>       <a class="code hl_typedef" href="stdint_8h.html#a324c5d28c0d82f502a234ab99efac87a">uint32_t</a> RESERVED0[36];</div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno"><a class="line" href="struct_m_p_s2___s_c_c___type_def.html#af29d262af217ba26e286603f8061ac22">   97</a></span>  <a class="code hl_define" href="_w_c_h_2_c_h32_f10_x_2common_2usb_2usbd_2usbd_8c.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code hl_typedef" href="stdint_8h.html#a324c5d28c0d82f502a234ab99efac87a">uint32_t</a> <a class="code hl_variable" href="struct_m_p_s2___s_c_c___type_def.html#af29d262af217ba26e286603f8061ac22">SYS_CFGDATA_RTN</a>; <span class="comment">/* Offset: 0x0A0 (R/W)  User data register */</span></div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno">   98</span>                                 <span class="comment">/*                         [31:0] : Data */</span></div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno"><a class="line" href="struct_m_p_s2___s_c_c___type_def.html#a1148cb55f4d5b2e17c2c21b955f1392e">   99</a></span>  <a class="code hl_define" href="_w_c_h_2_c_h32_f10_x_2common_2usb_2usbd_2usbd_8c.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code hl_typedef" href="stdint_8h.html#a324c5d28c0d82f502a234ab99efac87a">uint32_t</a> <a class="code hl_variable" href="struct_m_p_s2___s_c_c___type_def.html#a1148cb55f4d5b2e17c2c21b955f1392e">SYS_CFGDATA_OUT</a>; <span class="comment">/* Offset: 0x0A4 (R/W)  User data register */</span></div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno">  100</span>                                 <span class="comment">/*                         [31:0] : Data */</span></div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno"><a class="line" href="struct_m_p_s2___s_c_c___type_def.html#a771b2609bfa2ab1a68d785aeae06e2d0">  101</a></span>  <a class="code hl_define" href="_w_c_h_2_c_h32_f10_x_2common_2usb_2usbd_2usbd_8c.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code hl_typedef" href="stdint_8h.html#a324c5d28c0d82f502a234ab99efac87a">uint32_t</a> <a class="code hl_variable" href="struct_m_p_s2___s_c_c___type_def.html#a771b2609bfa2ab1a68d785aeae06e2d0">SYS_CFGCTRL</a>;     <span class="comment">/* Offset: 0x0A8 (R/W)  Control register */</span></div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno">  102</span>                                 <span class="comment">/*                           [31] : Start (generates interrupt on write to this bit) */</span></div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno">  103</span>                                 <span class="comment">/*                           [30] : R/W access */</span></div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno">  104</span>                                 <span class="comment">/*                        [29:26] : Reserved */</span></div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno">  105</span>                                 <span class="comment">/*                        [25:20] : Function value */</span></div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno">  106</span>                                 <span class="comment">/*                        [19:12] : Reserved */</span></div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno">  107</span>                                 <span class="comment">/*                         [11:0] : Device (value of 0/1/2 for supported clocks) */</span></div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno"><a class="line" href="struct_m_p_s2___s_c_c___type_def.html#a811eb7de6e8f2d54019a23465289da64">  108</a></span>  <a class="code hl_define" href="_w_c_h_2_c_h32_f10_x_2common_2usb_2usbd_2usbd_8c.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code hl_typedef" href="stdint_8h.html#a324c5d28c0d82f502a234ab99efac87a">uint32_t</a> <a class="code hl_variable" href="struct_m_p_s2___s_c_c___type_def.html#a811eb7de6e8f2d54019a23465289da64">SYS_CFGSTAT</a>;     <span class="comment">/* Offset: 0x0AC (R/W)  Contains status information */</span></div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno">  109</span>                                 <span class="comment">/*                         [31:2] : Reserved */</span></div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno">  110</span>                                 <span class="comment">/*                            [1] : Error */</span></div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno">  111</span>                                 <span class="comment">/*                            [0] : Complete */</span></div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno"><a class="line" href="struct_m_p_s2___s_c_c___type_def.html#a7986060cb13823a6196a46cf0fdbf475">  112</a></span>  <a class="code hl_define" href="_w_c_h_2_c_h32_f10_x_2common_2usb_2usbd_2usbd_8c.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code hl_typedef" href="stdint_8h.html#a324c5d28c0d82f502a234ab99efac87a">uint32_t</a> RESERVED1[20];</div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno"><a class="line" href="struct_m_p_s2___s_c_c___type_def.html#a6841906d1841463b003a2ce3f78ed3a8">  113</a></span>  <a class="code hl_define" href="_w_c_h_2_c_h32_f10_x_2common_2usb_2usbd_2usbd_8c.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code hl_typedef" href="stdint_8h.html#a324c5d28c0d82f502a234ab99efac87a">uint32_t</a> <a class="code hl_variable" href="struct_m_p_s2___s_c_c___type_def.html#a6841906d1841463b003a2ce3f78ed3a8">SCC_DLL</a>;         <span class="comment">/* Offset: 0x100 (R/W)  DLL Lock Register */</span></div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno">  114</span>                                 <span class="comment">/*                        [31:24] : DLL LOCK MASK[7:0] - Indicate if the DLL locked is masked */</span></div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno">  115</span>                                 <span class="comment">/*                        [23:16] : DLL LOCK MASK[7:0] - Indicate if the DLLs are locked or unlocked */</span></div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno">  116</span>                                 <span class="comment">/*                         [15:1] : Reserved */</span></div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno">  117</span>                                 <span class="comment">/*                            [0] : This bit indicates if all enabled DLLs are locked */</span></div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno"><a class="line" href="struct_m_p_s2___s_c_c___type_def.html#a639d2c4fb045220ae291bcb3abec7f1c">  118</a></span>       <a class="code hl_typedef" href="stdint_8h.html#a324c5d28c0d82f502a234ab99efac87a">uint32_t</a> RESERVED2[957];</div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno"><a class="line" href="struct_m_p_s2___s_c_c___type_def.html#a9b7ead35d252915a357100ce9e5bc4e9">  119</a></span>  __I  <a class="code hl_typedef" href="stdint_8h.html#a324c5d28c0d82f502a234ab99efac87a">uint32_t</a> <a class="code hl_variable" href="struct_m_p_s2___s_c_c___type_def.html#a9b7ead35d252915a357100ce9e5bc4e9">SCC_AID</a>;         <span class="comment">/* Offset: 0xFF8 (R/ )  SCC AID Register */</span></div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno">  120</span>                                 <span class="comment">/*                        [31:24] : FPGA build number */</span></div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno">  121</span>                                 <span class="comment">/*                        [23:20] : V2M-MPS2 target board revision (A = 0, B = 1) */</span></div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno">  122</span>                                 <span class="comment">/*                        [19:11] : Reserved */</span></div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno">  123</span>                                 <span class="comment">/*                           [10] : if “1” SCC_SW register has been implemented */</span></div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno">  124</span>                                 <span class="comment">/*                            [9] : if “1” SCC_LED register has been implemented */</span></div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno">  125</span>                                 <span class="comment">/*                            [8] : if “1” DLL lock register has been implemented */</span></div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno">  126</span>                                 <span class="comment">/*                          [7:0] : number of SCC configuration register */</span></div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno"><a class="line" href="struct_m_p_s2___s_c_c___type_def.html#a2a3530dd0deeea5158349533f2a8866d">  127</a></span>  __I  <a class="code hl_typedef" href="stdint_8h.html#a324c5d28c0d82f502a234ab99efac87a">uint32_t</a> <a class="code hl_variable" href="struct_m_p_s2___s_c_c___type_def.html#a2a3530dd0deeea5158349533f2a8866d">SCC_ID</a>;          <span class="comment">/* Offset: 0xFFC (R/ )  Contains information about the FPGA image */</span></div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno">  128</span>                                 <span class="comment">/*                        [31:24] : Implementer ID: 0x41 = ARM */</span></div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno">  129</span>                                 <span class="comment">/*                        [23:20] : Application note IP variant number */</span></div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno">  130</span>                                 <span class="comment">/*                        [19:16] : IP Architecture: 0x4 =AHB */</span></div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno">  131</span>                                 <span class="comment">/*                         [11:4] : Primary part number: 386 = AN386 */</span></div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno">  132</span>                                 <span class="comment">/*                          [3:0] : Application note IP revision number */</span></div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno">  133</span>} <a class="code hl_struct" href="struct_m_p_s2___s_c_c___type_def.html">MPS2_SCC_TypeDef</a>;</div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno">  134</span> </div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno">  135</span> </div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno">  136</span><span class="comment">/*----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno">  137</span><span class="comment">  SSP Peripheral declaration  (Document DDI0194G_ssp_pl022_r1p3_trm.pdf)</span></div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno">  138</span><span class="comment"> *----------------------------------------------------------------------------*/</span></div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno"><a class="line" href="struct_m_p_s2___s_s_p___type_def.html">  139</a></span><span class="keyword">typedef</span> <span class="keyword">struct                   </span><span class="comment">/* Document DDI0194G_ssp_pl022_r1p3_trm.pdf */</span></div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno">  140</span>{</div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno"><a class="line" href="struct_m_p_s2___s_s_p___type_def.html#a35805c0adcd2535b7f66570a361dab17">  141</a></span>  <a class="code hl_define" href="_w_c_h_2_c_h32_f10_x_2common_2usb_2usbd_2usbd_8c.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code hl_typedef" href="stdint_8h.html#a324c5d28c0d82f502a234ab99efac87a">uint32_t</a> <a class="code hl_variable" href="struct_m_p_s2___s_s_p___type_def.html#a35805c0adcd2535b7f66570a361dab17">CR0</a>;             <span class="comment">/* Offset: 0x000 (R/W)  Control register 0 */</span></div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno">  142</span>                                 <span class="comment">/*                        [31:16] : Reserved */</span></div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno">  143</span>                                 <span class="comment">/*                         [15:8] : Serial clock rate */</span></div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno">  144</span>                                 <span class="comment">/*                            [7] : SSPCLKOUT phase,    applicable to Motorola SPI frame format only */</span></div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno">  145</span>                                 <span class="comment">/*                            [6] : SSPCLKOUT polarity, applicable to Motorola SPI frame format only */</span></div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno">  146</span>                                 <span class="comment">/*                          [5:4] : Frame format */</span></div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno">  147</span>                                 <span class="comment">/*                          [3:0] : Data Size Select */</span></div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno"><a class="line" href="struct_m_p_s2___s_s_p___type_def.html#afb4a86578a4774ccc12fc27d969fba6e">  148</a></span>  <a class="code hl_define" href="_w_c_h_2_c_h32_f10_x_2common_2usb_2usbd_2usbd_8c.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code hl_typedef" href="stdint_8h.html#a324c5d28c0d82f502a234ab99efac87a">uint32_t</a> <a class="code hl_variable" href="struct_m_p_s2___s_s_p___type_def.html#afb4a86578a4774ccc12fc27d969fba6e">CR1</a>;             <span class="comment">/* Offset: 0x004 (R/W)  Control register 1 */</span></div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno">  149</span>                                 <span class="comment">/*                         [31:4] : Reserved */</span></div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno">  150</span>                                 <span class="comment">/*                            [3] : Slave-mode output disable */</span></div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno">  151</span>                                 <span class="comment">/*                            [2] : Master or slave mode select */</span></div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno">  152</span>                                 <span class="comment">/*                            [1] : Synchronous serial port enable */</span></div>
<div class="line"><a id="l00153" name="l00153"></a><span class="lineno">  153</span>                                 <span class="comment">/*                            [0] : Loop back mode */</span></div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno"><a class="line" href="struct_m_p_s2___s_s_p___type_def.html#a8720858c1de6fd1a605af8d060301e60">  154</a></span>  <a class="code hl_define" href="_w_c_h_2_c_h32_f10_x_2common_2usb_2usbd_2usbd_8c.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code hl_typedef" href="stdint_8h.html#a324c5d28c0d82f502a234ab99efac87a">uint32_t</a> <a class="code hl_variable" href="struct_m_p_s2___s_s_p___type_def.html#a8720858c1de6fd1a605af8d060301e60">DR</a>;              <span class="comment">/* Offset: 0x008 (R/W)  Data register */</span></div>
<div class="line"><a id="l00155" name="l00155"></a><span class="lineno">  155</span>                                 <span class="comment">/*                        [31:16] : Reserved */</span></div>
<div class="line"><a id="l00156" name="l00156"></a><span class="lineno">  156</span>                                 <span class="comment">/*                         [15:0] : Transmit/Receive FIFO */</span></div>
<div class="line"><a id="l00157" name="l00157"></a><span class="lineno"><a class="line" href="struct_m_p_s2___s_s_p___type_def.html#ac49662e2c3f47ea452111b5230838479">  157</a></span>  __I  <a class="code hl_typedef" href="stdint_8h.html#a324c5d28c0d82f502a234ab99efac87a">uint32_t</a> <a class="code hl_variable" href="struct_m_p_s2___s_s_p___type_def.html#ac49662e2c3f47ea452111b5230838479">SR</a>;              <span class="comment">/* Offset: 0x00C (R/ )  Status register */</span></div>
<div class="line"><a id="l00158" name="l00158"></a><span class="lineno">  158</span>                                 <span class="comment">/*                         [31:5] : Reserved */</span></div>
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno">  159</span>                                 <span class="comment">/*                            [4] : PrimeCell SSP busy flag */</span></div>
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno">  160</span>                                 <span class="comment">/*                            [3] : Receive FIFO full */</span></div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno">  161</span>                                 <span class="comment">/*                            [2] : Receive FIFO not empty */</span></div>
<div class="line"><a id="l00162" name="l00162"></a><span class="lineno">  162</span>                                 <span class="comment">/*                            [1] : Transmit FIFO not full */</span></div>
<div class="line"><a id="l00163" name="l00163"></a><span class="lineno">  163</span>                                 <span class="comment">/*                            [0] : Transmit FIFO empty */</span></div>
<div class="line"><a id="l00164" name="l00164"></a><span class="lineno"><a class="line" href="struct_m_p_s2___s_s_p___type_def.html#af5a376529feb91ef808bf5c3c8e64187">  164</a></span>  <a class="code hl_define" href="_w_c_h_2_c_h32_f10_x_2common_2usb_2usbd_2usbd_8c.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code hl_typedef" href="stdint_8h.html#a324c5d28c0d82f502a234ab99efac87a">uint32_t</a> <a class="code hl_variable" href="struct_m_p_s2___s_s_p___type_def.html#af5a376529feb91ef808bf5c3c8e64187">CPSR</a>;            <span class="comment">/* Offset: 0x010 (R/W)  Clock prescale register */</span></div>
<div class="line"><a id="l00165" name="l00165"></a><span class="lineno">  165</span>                                 <span class="comment">/*                         [31:8] : Reserved */</span></div>
<div class="line"><a id="l00166" name="l00166"></a><span class="lineno">  166</span>                                 <span class="comment">/*                          [8:0] : Clock prescale divisor */</span></div>
<div class="line"><a id="l00167" name="l00167"></a><span class="lineno"><a class="line" href="struct_m_p_s2___s_s_p___type_def.html#ad19c95562641418394b2d98254ee8f5b">  167</a></span>  <a class="code hl_define" href="_w_c_h_2_c_h32_f10_x_2common_2usb_2usbd_2usbd_8c.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code hl_typedef" href="stdint_8h.html#a324c5d28c0d82f502a234ab99efac87a">uint32_t</a> <a class="code hl_variable" href="struct_m_p_s2___s_s_p___type_def.html#ad19c95562641418394b2d98254ee8f5b">IMSC</a>;            <span class="comment">/* Offset: 0x014 (R/W)  Interrupt mask set or clear register */</span></div>
<div class="line"><a id="l00168" name="l00168"></a><span class="lineno">  168</span>                                 <span class="comment">/*                         [31:4] : Reserved */</span></div>
<div class="line"><a id="l00169" name="l00169"></a><span class="lineno">  169</span>                                 <span class="comment">/*                            [3] : Transmit FIFO interrupt mask */</span></div>
<div class="line"><a id="l00170" name="l00170"></a><span class="lineno">  170</span>                                 <span class="comment">/*                            [2] : Receive FIFO interrupt mask */</span></div>
<div class="line"><a id="l00171" name="l00171"></a><span class="lineno">  171</span>                                 <span class="comment">/*                            [1] : Receive timeout interrupt mask */</span></div>
<div class="line"><a id="l00172" name="l00172"></a><span class="lineno">  172</span>                                 <span class="comment">/*                            [0] : Receive overrun interrupt mask */</span></div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno"><a class="line" href="struct_m_p_s2___s_s_p___type_def.html#ab8f6d8970e808ccbe651a0ffaee33b01">  173</a></span>  __I  <a class="code hl_typedef" href="stdint_8h.html#a324c5d28c0d82f502a234ab99efac87a">uint32_t</a> <a class="code hl_variable" href="struct_m_p_s2___s_s_p___type_def.html#ab8f6d8970e808ccbe651a0ffaee33b01">RIS</a>;             <span class="comment">/* Offset: 0x018 (R/ )  Raw interrupt status register */</span></div>
<div class="line"><a id="l00174" name="l00174"></a><span class="lineno">  174</span>                                 <span class="comment">/*                         [31:4] : Reserved */</span></div>
<div class="line"><a id="l00175" name="l00175"></a><span class="lineno">  175</span>                                 <span class="comment">/*                            [3] : raw interrupt state, prior to masking, of the SSPTXINTR interrupt */</span></div>
<div class="line"><a id="l00176" name="l00176"></a><span class="lineno">  176</span>                                 <span class="comment">/*                            [2] : raw interrupt state, prior to masking, of the SSPRXINTR interrupt */</span></div>
<div class="line"><a id="l00177" name="l00177"></a><span class="lineno">  177</span>                                 <span class="comment">/*                            [1] : raw interrupt state, prior to masking, of the SSPRTINTR interrupt */</span></div>
<div class="line"><a id="l00178" name="l00178"></a><span class="lineno">  178</span>                                 <span class="comment">/*                            [0] : raw interrupt state, prior to masking, of the SSPRORINTR interrupt */</span></div>
<div class="line"><a id="l00179" name="l00179"></a><span class="lineno"><a class="line" href="struct_m_p_s2___s_s_p___type_def.html#a44f2384b1d66872549bbbfa180103207">  179</a></span>  __I  <a class="code hl_typedef" href="stdint_8h.html#a324c5d28c0d82f502a234ab99efac87a">uint32_t</a> <a class="code hl_variable" href="struct_m_p_s2___s_s_p___type_def.html#a44f2384b1d66872549bbbfa180103207">MIS</a>;             <span class="comment">/* Offset: 0x01C (R/ )  Masked interrupt status register */</span></div>
<div class="line"><a id="l00180" name="l00180"></a><span class="lineno">  180</span>                                 <span class="comment">/*                         [31:4] : Reserved */</span></div>
<div class="line"><a id="l00181" name="l00181"></a><span class="lineno">  181</span>                                 <span class="comment">/*                            [3] : transmit FIFO masked interrupt state, after masking, of the SSPTXINTR interrupt */</span></div>
<div class="line"><a id="l00182" name="l00182"></a><span class="lineno">  182</span>                                 <span class="comment">/*                            [2] : receive FIFO masked interrupt state, after masking, of the SSPRXINTR interrupt */</span></div>
<div class="line"><a id="l00183" name="l00183"></a><span class="lineno">  183</span>                                 <span class="comment">/*                            [1] : receive timeout masked interrupt state, after masking, of the SSPRTINTR interrupt */</span></div>
<div class="line"><a id="l00184" name="l00184"></a><span class="lineno">  184</span>                                 <span class="comment">/*                            [0] : receive over run masked interrupt status, after masking, of the SSPRORINTR interrupt */</span></div>
<div class="line"><a id="l00185" name="l00185"></a><span class="lineno"><a class="line" href="struct_m_p_s2___s_s_p___type_def.html#a51a372f776d51082908b8021aa2a6cbf">  185</a></span>  __O  <a class="code hl_typedef" href="stdint_8h.html#a324c5d28c0d82f502a234ab99efac87a">uint32_t</a> <a class="code hl_variable" href="struct_m_p_s2___s_s_p___type_def.html#a51a372f776d51082908b8021aa2a6cbf">ICR</a>;             <span class="comment">/* Offset: 0x020 ( /W)  Interrupt clear register */</span></div>
<div class="line"><a id="l00186" name="l00186"></a><span class="lineno">  186</span>                                 <span class="comment">/*                         [31:2] : Reserved */</span></div>
<div class="line"><a id="l00187" name="l00187"></a><span class="lineno">  187</span>                                 <span class="comment">/*                            [1] : Clears the SSPRTINTR interrupt */</span></div>
<div class="line"><a id="l00188" name="l00188"></a><span class="lineno">  188</span>                                 <span class="comment">/*                            [0] : Clears the SSPRORINTR interrupt */</span></div>
<div class="line"><a id="l00189" name="l00189"></a><span class="lineno"><a class="line" href="struct_m_p_s2___s_s_p___type_def.html#a54b0ccbf5bb7bf2305d4a73a9fd2141a">  189</a></span>  <a class="code hl_define" href="_w_c_h_2_c_h32_f10_x_2common_2usb_2usbd_2usbd_8c.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code hl_typedef" href="stdint_8h.html#a324c5d28c0d82f502a234ab99efac87a">uint32_t</a> <a class="code hl_variable" href="struct_m_p_s2___s_s_p___type_def.html#a54b0ccbf5bb7bf2305d4a73a9fd2141a">DMACR</a>;           <span class="comment">/* Offset: 0x024 (R/W)  DMA control register */</span></div>
<div class="line"><a id="l00190" name="l00190"></a><span class="lineno">  190</span>                                 <span class="comment">/*                         [31:2] : Reserved */</span></div>
<div class="line"><a id="l00191" name="l00191"></a><span class="lineno">  191</span>                                 <span class="comment">/*                            [1] : Transmit DMA Enable */</span></div>
<div class="line"><a id="l00192" name="l00192"></a><span class="lineno">  192</span>                                 <span class="comment">/*                            [0] : Receive DMA Enable */</span></div>
<div class="line"><a id="l00193" name="l00193"></a><span class="lineno">  193</span>} <a class="code hl_struct" href="struct_m_p_s2___s_s_p___type_def.html">MPS2_SSP_TypeDef</a>;</div>
<div class="line"><a id="l00194" name="l00194"></a><span class="lineno">  194</span> </div>
<div class="line"><a id="l00195" name="l00195"></a><span class="lineno">  195</span> </div>
<div class="line"><a id="l00196" name="l00196"></a><span class="lineno">  196</span><span class="comment">/*----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00197" name="l00197"></a><span class="lineno">  197</span><span class="comment">  I2C Peripheral declaration</span></div>
<div class="line"><a id="l00198" name="l00198"></a><span class="lineno">  198</span><span class="comment"> *----------------------------------------------------------------------------*/</span></div>
<div class="line"><a id="l00199" name="l00199"></a><span class="lineno"><a class="line" href="struct_m_p_s2___i2_c___type_def.html">  199</a></span><span class="keyword">typedef</span> <span class="keyword">struct                   </span><span class="comment">/* Document ? */</span></div>
<div class="line"><a id="l00200" name="l00200"></a><span class="lineno">  200</span>{</div>
<div class="line"><a id="l00201" name="l00201"></a><span class="lineno">  201</span>  <span class="keyword">union </span>{</div>
<div class="line"><a id="l00202" name="l00202"></a><span class="lineno"><a class="line" href="struct_m_p_s2___i2_c___type_def.html#adeb8ce8645d0028fb7525292e4741bb2">  202</a></span>  __O  <a class="code hl_typedef" href="stdint_8h.html#a324c5d28c0d82f502a234ab99efac87a">uint32_t</a> <a class="code hl_variable" href="struct_m_p_s2___i2_c___type_def.html#adeb8ce8645d0028fb7525292e4741bb2">CONTROLS</a>;        <span class="comment">/* Offset: 0x000 ( /W)  CONTROL Set Register */</span></div>
<div class="line"><a id="l00203" name="l00203"></a><span class="lineno"><a class="line" href="struct_m_p_s2___i2_c___type_def.html#a67436fdd8025a12f81fd95c47abad072">  203</a></span>  __I  <a class="code hl_typedef" href="stdint_8h.html#a324c5d28c0d82f502a234ab99efac87a">uint32_t</a> <a class="code hl_variable" href="struct_m_p_s2___i2_c___type_def.html#a67436fdd8025a12f81fd95c47abad072">CONTROL</a>;         <span class="comment">/* Offset: 0x000 (R/ )  CONTROL Status Register */</span></div>
<div class="line"><a id="l00204" name="l00204"></a><span class="lineno">  204</span>  };</div>
<div class="line"><a id="l00205" name="l00205"></a><span class="lineno">  205</span>                                 <span class="comment">/*                         [31:2] : Reserved */</span></div>
<div class="line"><a id="l00206" name="l00206"></a><span class="lineno">  206</span>                                 <span class="comment">/*                            [1] : SDA */</span></div>
<div class="line"><a id="l00207" name="l00207"></a><span class="lineno">  207</span>                                 <span class="comment">/*                            [0] : SCL */</span></div>
<div class="line"><a id="l00208" name="l00208"></a><span class="lineno"><a class="line" href="struct_m_p_s2___i2_c___type_def.html#ab59913e7bcca20e91f5b6b39d569583f">  208</a></span>  __O    <a class="code hl_typedef" href="stdint_8h.html#a324c5d28c0d82f502a234ab99efac87a">uint32_t</a>  <a class="code hl_variable" href="struct_m_p_s2___i2_c___type_def.html#ab59913e7bcca20e91f5b6b39d569583f">CONTROLC</a>;     <span class="comment">/* Offset: 0x004 ( /W)  CONTROL Clear Register */</span></div>
<div class="line"><a id="l00209" name="l00209"></a><span class="lineno">  209</span>} <a class="code hl_struct" href="struct_m_p_s2___i2_c___type_def.html">MPS2_I2C_TypeDef</a>;</div>
<div class="line"><a id="l00210" name="l00210"></a><span class="lineno">  210</span> </div>
<div class="line"><a id="l00211" name="l00211"></a><span class="lineno">  211</span> </div>
<div class="line"><a id="l00212" name="l00212"></a><span class="lineno">  212</span> </div>
<div class="line"><a id="l00213" name="l00213"></a><span class="lineno">  213</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l00214" name="l00214"></a><span class="lineno">  214</span><span class="comment">/*                         Peripheral memory map                              */</span></div>
<div class="line"><a id="l00215" name="l00215"></a><span class="lineno">  215</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l00216" name="l00216"></a><span class="lineno">  216</span> </div>
<div class="line"><a id="l00217" name="l00217"></a><span class="lineno"><a class="line" href="_s_m_m___m_p_s2_8h.html#aee3463f8b1c367c9469d97d1203cc7bb">  217</a></span><span class="preprocessor">#define MPS2_FPGAIO_BASE        (0x40028000ul)       </span></div>
<div class="line"><a id="l00218" name="l00218"></a><span class="lineno"><a class="line" href="_s_m_m___m_p_s2_8h.html#a5ea5f682fedcee5d7a6710297bcf3900">  218</a></span><span class="preprocessor">#define MPS2_SCC_BASE           (0x4002F000ul)       </span></div>
<div class="line"><a id="l00219" name="l00219"></a><span class="lineno"><a class="line" href="_s_m_m___m_p_s2_8h.html#a7b4041d9c02cb58cd498c2cdd528084a">  219</a></span><span class="preprocessor">#define MPS2_SSP0_BASE          (0x40021000ul)       </span></div>
<div class="line"><a id="l00220" name="l00220"></a><span class="lineno"><a class="line" href="_s_m_m___m_p_s2_8h.html#aef6966f2e483ea258ad654603188bf56">  220</a></span><span class="preprocessor">#define MPS2_I2C0_BASE          (0x40022000ul)       </span></div>
<div class="line"><a id="l00223" name="l00223"></a><span class="lineno">  223</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l00224" name="l00224"></a><span class="lineno">  224</span><span class="comment">/*                         Peripheral declaration                             */</span></div>
<div class="line"><a id="l00225" name="l00225"></a><span class="lineno">  225</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l00226" name="l00226"></a><span class="lineno">  226</span> </div>
<div class="line"><a id="l00227" name="l00227"></a><span class="lineno"><a class="line" href="_s_m_m___m_p_s2_8h.html#a8b7a9bdd929bdb279ccf09b08f240e3f">  227</a></span><span class="preprocessor">#define MPS2_I2C0               ((MPS2_I2C_TypeDef      *) MPS2_I2C0_BASE )</span></div>
<div class="line"><a id="l00228" name="l00228"></a><span class="lineno"><a class="line" href="_s_m_m___m_p_s2_8h.html#a03bb93524c44841cf22216feb8498ca3">  228</a></span><span class="preprocessor">#define MPS2_FPGAIO             ((MPS2_FPGAIO_TypeDef   *) MPS2_FPGAIO_BASE )</span></div>
<div class="line"><a id="l00229" name="l00229"></a><span class="lineno"><a class="line" href="_s_m_m___m_p_s2_8h.html#a1ab8be845d467a200cf551969983bf49">  229</a></span><span class="preprocessor">#define MPS2_SCC                ((MPS2_SCC_TypeDef      *) MPS2_SCC_BASE )</span></div>
<div class="line"><a id="l00230" name="l00230"></a><span class="lineno"><a class="line" href="_s_m_m___m_p_s2_8h.html#a52783f2bba96701fdffb4325c593c1a4">  230</a></span><span class="preprocessor">#define MPS2_SSP0               ((MPS2_SSP_TypeDef      *) MPS2_SSP0_BASE )</span></div>
<div class="line"><a id="l00231" name="l00231"></a><span class="lineno">  231</span> </div>
<div class="line"><a id="l00232" name="l00232"></a><span class="lineno">  232</span><span class="preprocessor">#endif </span><span class="comment">/* SMM_MPS2_H_ */</span><span class="preprocessor"></span></div>
<div class="ttc" id="a_w_c_h_2_c_h32_f10_x_2common_2usb_2usbd_2usbd_8c_html_aec43007d9998a0a0e01faede4133d6be"><div class="ttname"><a href="_w_c_h_2_c_h32_f10_x_2common_2usb_2usbd_2usbd_8c.html#aec43007d9998a0a0e01faede4133d6be">__IO</a></div><div class="ttdeci">#define __IO</div><div class="ttdef"><b>Definition</b> usbd.c:80</div></div>
<div class="ttc" id="ashell_2sys_2linux_2include_2linux_2device_8h_html"><div class="ttname"><a href="shell_2sys_2linux_2include_2linux_2device_8h.html">device.h</a></div></div>
<div class="ttc" id="astdint_8h_html_a324c5d28c0d82f502a234ab99efac87a"><div class="ttname"><a href="stdint_8h.html#a324c5d28c0d82f502a234ab99efac87a">uint32_t</a></div><div class="ttdeci">unsigned uint32_t</div><div class="ttdef"><b>Definition</b> stdint.h:9</div></div>
<div class="ttc" id="astruct_m_p_s2___f_p_g_a_i_o___type_def_html"><div class="ttname"><a href="struct_m_p_s2___f_p_g_a_i_o___type_def.html">MPS2_FPGAIO_TypeDef</a></div><div class="ttdef"><b>Definition</b> SMM_MPS2.h:46</div></div>
<div class="ttc" id="astruct_m_p_s2___f_p_g_a_i_o___type_def_html_a1d60e6da2e00a99d55818ae56e6c39c2"><div class="ttname"><a href="struct_m_p_s2___f_p_g_a_i_o___type_def.html#a1d60e6da2e00a99d55818ae56e6c39c2">MPS2_FPGAIO_TypeDef::MISC</a></div><div class="ttdeci">__IO uint32_t MISC</div><div class="ttdef"><b>Definition</b> SMM_MPS2.h:67</div></div>
<div class="ttc" id="astruct_m_p_s2___f_p_g_a_i_o___type_def_html_a246b34af29172b21d4d7095cfe79956b"><div class="ttname"><a href="struct_m_p_s2___f_p_g_a_i_o___type_def.html#a246b34af29172b21d4d7095cfe79956b">MPS2_FPGAIO_TypeDef::COUNTER</a></div><div class="ttdeci">__IO uint32_t COUNTER</div><div class="ttdef"><b>Definition</b> SMM_MPS2.h:57</div></div>
<div class="ttc" id="astruct_m_p_s2___f_p_g_a_i_o___type_def_html_a26d8e74b4a31e3c8ab6a82075ef77af1"><div class="ttname"><a href="struct_m_p_s2___f_p_g_a_i_o___type_def.html#a26d8e74b4a31e3c8ab6a82075ef77af1">MPS2_FPGAIO_TypeDef::PSCNTR</a></div><div class="ttdeci">__IO uint32_t PSCNTR</div><div class="ttdef"><b>Definition</b> SMM_MPS2.h:62</div></div>
<div class="ttc" id="astruct_m_p_s2___f_p_g_a_i_o___type_def_html_a95b484bcc38c81b1cb309a9d7a9f1e28"><div class="ttname"><a href="struct_m_p_s2___f_p_g_a_i_o___type_def.html#a95b484bcc38c81b1cb309a9d7a9f1e28">MPS2_FPGAIO_TypeDef::CLK1HZ</a></div><div class="ttdeci">__IO uint32_t CLK1HZ</div><div class="ttdef"><b>Definition</b> SMM_MPS2.h:55</div></div>
<div class="ttc" id="astruct_m_p_s2___f_p_g_a_i_o___type_def_html_aa2f02e37efb6297c66a143f424dda93f"><div class="ttname"><a href="struct_m_p_s2___f_p_g_a_i_o___type_def.html#aa2f02e37efb6297c66a143f424dda93f">MPS2_FPGAIO_TypeDef::BUTTON</a></div><div class="ttdeci">__IO uint32_t BUTTON</div><div class="ttdef"><b>Definition</b> SMM_MPS2.h:51</div></div>
<div class="ttc" id="astruct_m_p_s2___f_p_g_a_i_o___type_def_html_ab86f35f8161869cb3c5145430c47369e"><div class="ttname"><a href="struct_m_p_s2___f_p_g_a_i_o___type_def.html#ab86f35f8161869cb3c5145430c47369e">MPS2_FPGAIO_TypeDef::LED</a></div><div class="ttdeci">__IO uint32_t LED</div><div class="ttdef"><b>Definition</b> SMM_MPS2.h:47</div></div>
<div class="ttc" id="astruct_m_p_s2___f_p_g_a_i_o___type_def_html_acc642f92d2284ec82d36ff33fd4a4802"><div class="ttname"><a href="struct_m_p_s2___f_p_g_a_i_o___type_def.html#acc642f92d2284ec82d36ff33fd4a4802">MPS2_FPGAIO_TypeDef::CLK100HZ</a></div><div class="ttdeci">__IO uint32_t CLK100HZ</div><div class="ttdef"><b>Definition</b> SMM_MPS2.h:56</div></div>
<div class="ttc" id="astruct_m_p_s2___f_p_g_a_i_o___type_def_html_af72da065a3dcae18e2e6ec2036af6534"><div class="ttname"><a href="struct_m_p_s2___f_p_g_a_i_o___type_def.html#af72da065a3dcae18e2e6ec2036af6534">MPS2_FPGAIO_TypeDef::PRESCALE</a></div><div class="ttdeci">__IO uint32_t PRESCALE</div><div class="ttdef"><b>Definition</b> SMM_MPS2.h:60</div></div>
<div class="ttc" id="astruct_m_p_s2___i2_c___type_def_html"><div class="ttname"><a href="struct_m_p_s2___i2_c___type_def.html">MPS2_I2C_TypeDef</a></div><div class="ttdef"><b>Definition</b> SMM_MPS2.h:200</div></div>
<div class="ttc" id="astruct_m_p_s2___i2_c___type_def_html_a67436fdd8025a12f81fd95c47abad072"><div class="ttname"><a href="struct_m_p_s2___i2_c___type_def.html#a67436fdd8025a12f81fd95c47abad072">MPS2_I2C_TypeDef::CONTROL</a></div><div class="ttdeci">__I uint32_t CONTROL</div><div class="ttdef"><b>Definition</b> SMM_MPS2.h:203</div></div>
<div class="ttc" id="astruct_m_p_s2___i2_c___type_def_html_ab59913e7bcca20e91f5b6b39d569583f"><div class="ttname"><a href="struct_m_p_s2___i2_c___type_def.html#ab59913e7bcca20e91f5b6b39d569583f">MPS2_I2C_TypeDef::CONTROLC</a></div><div class="ttdeci">__O uint32_t CONTROLC</div><div class="ttdef"><b>Definition</b> SMM_MPS2.h:208</div></div>
<div class="ttc" id="astruct_m_p_s2___i2_c___type_def_html_adeb8ce8645d0028fb7525292e4741bb2"><div class="ttname"><a href="struct_m_p_s2___i2_c___type_def.html#adeb8ce8645d0028fb7525292e4741bb2">MPS2_I2C_TypeDef::CONTROLS</a></div><div class="ttdeci">__O uint32_t CONTROLS</div><div class="ttdef"><b>Definition</b> SMM_MPS2.h:202</div></div>
<div class="ttc" id="astruct_m_p_s2___s_c_c___type_def_html"><div class="ttname"><a href="struct_m_p_s2___s_c_c___type_def.html">MPS2_SCC_TypeDef</a></div><div class="ttdef"><b>Definition</b> SMM_MPS2.h:83</div></div>
<div class="ttc" id="astruct_m_p_s2___s_c_c___type_def_html_a0902331a3ceab36c751a2625fa64908c"><div class="ttname"><a href="struct_m_p_s2___s_c_c___type_def.html#a0902331a3ceab36c751a2625fa64908c">MPS2_SCC_TypeDef::CFG_REG1</a></div><div class="ttdeci">__IO uint32_t CFG_REG1</div><div class="ttdef"><b>Definition</b> SMM_MPS2.h:87</div></div>
<div class="ttc" id="astruct_m_p_s2___s_c_c___type_def_html_a1148cb55f4d5b2e17c2c21b955f1392e"><div class="ttname"><a href="struct_m_p_s2___s_c_c___type_def.html#a1148cb55f4d5b2e17c2c21b955f1392e">MPS2_SCC_TypeDef::SYS_CFGDATA_OUT</a></div><div class="ttdeci">__IO uint32_t SYS_CFGDATA_OUT</div><div class="ttdef"><b>Definition</b> SMM_MPS2.h:99</div></div>
<div class="ttc" id="astruct_m_p_s2___s_c_c___type_def_html_a166075fa5acbf292feb3400d99681d7d"><div class="ttname"><a href="struct_m_p_s2___s_c_c___type_def.html#a166075fa5acbf292feb3400d99681d7d">MPS2_SCC_TypeDef::CFG_REG0</a></div><div class="ttdeci">__IO uint32_t CFG_REG0</div><div class="ttdef"><b>Definition</b> SMM_MPS2.h:84</div></div>
<div class="ttc" id="astruct_m_p_s2___s_c_c___type_def_html_a2a3530dd0deeea5158349533f2a8866d"><div class="ttname"><a href="struct_m_p_s2___s_c_c___type_def.html#a2a3530dd0deeea5158349533f2a8866d">MPS2_SCC_TypeDef::SCC_ID</a></div><div class="ttdeci">__I uint32_t SCC_ID</div><div class="ttdef"><b>Definition</b> SMM_MPS2.h:127</div></div>
<div class="ttc" id="astruct_m_p_s2___s_c_c___type_def_html_a6841906d1841463b003a2ce3f78ed3a8"><div class="ttname"><a href="struct_m_p_s2___s_c_c___type_def.html#a6841906d1841463b003a2ce3f78ed3a8">MPS2_SCC_TypeDef::SCC_DLL</a></div><div class="ttdeci">__IO uint32_t SCC_DLL</div><div class="ttdef"><b>Definition</b> SMM_MPS2.h:113</div></div>
<div class="ttc" id="astruct_m_p_s2___s_c_c___type_def_html_a771b2609bfa2ab1a68d785aeae06e2d0"><div class="ttname"><a href="struct_m_p_s2___s_c_c___type_def.html#a771b2609bfa2ab1a68d785aeae06e2d0">MPS2_SCC_TypeDef::SYS_CFGCTRL</a></div><div class="ttdeci">__IO uint32_t SYS_CFGCTRL</div><div class="ttdef"><b>Definition</b> SMM_MPS2.h:101</div></div>
<div class="ttc" id="astruct_m_p_s2___s_c_c___type_def_html_a811eb7de6e8f2d54019a23465289da64"><div class="ttname"><a href="struct_m_p_s2___s_c_c___type_def.html#a811eb7de6e8f2d54019a23465289da64">MPS2_SCC_TypeDef::SYS_CFGSTAT</a></div><div class="ttdeci">__IO uint32_t SYS_CFGSTAT</div><div class="ttdef"><b>Definition</b> SMM_MPS2.h:108</div></div>
<div class="ttc" id="astruct_m_p_s2___s_c_c___type_def_html_a9b7ead35d252915a357100ce9e5bc4e9"><div class="ttname"><a href="struct_m_p_s2___s_c_c___type_def.html#a9b7ead35d252915a357100ce9e5bc4e9">MPS2_SCC_TypeDef::SCC_AID</a></div><div class="ttdeci">__I uint32_t SCC_AID</div><div class="ttdef"><b>Definition</b> SMM_MPS2.h:119</div></div>
<div class="ttc" id="astruct_m_p_s2___s_c_c___type_def_html_aa3c5ec76b55073c835b7e4559282f00f"><div class="ttname"><a href="struct_m_p_s2___s_c_c___type_def.html#aa3c5ec76b55073c835b7e4559282f00f">MPS2_SCC_TypeDef::CFG_REG3</a></div><div class="ttdeci">__I uint32_t CFG_REG3</div><div class="ttdef"><b>Definition</b> SMM_MPS2.h:93</div></div>
<div class="ttc" id="astruct_m_p_s2___s_c_c___type_def_html_ab375b309a065322b984ce3cb9a802a30"><div class="ttname"><a href="struct_m_p_s2___s_c_c___type_def.html#ab375b309a065322b984ce3cb9a802a30">MPS2_SCC_TypeDef::CFG_REG2</a></div><div class="ttdeci">__I uint32_t CFG_REG2</div><div class="ttdef"><b>Definition</b> SMM_MPS2.h:90</div></div>
<div class="ttc" id="astruct_m_p_s2___s_c_c___type_def_html_af29d262af217ba26e286603f8061ac22"><div class="ttname"><a href="struct_m_p_s2___s_c_c___type_def.html#af29d262af217ba26e286603f8061ac22">MPS2_SCC_TypeDef::SYS_CFGDATA_RTN</a></div><div class="ttdeci">__IO uint32_t SYS_CFGDATA_RTN</div><div class="ttdef"><b>Definition</b> SMM_MPS2.h:97</div></div>
<div class="ttc" id="astruct_m_p_s2___s_s_p___type_def_html"><div class="ttname"><a href="struct_m_p_s2___s_s_p___type_def.html">MPS2_SSP_TypeDef</a></div><div class="ttdef"><b>Definition</b> SMM_MPS2.h:140</div></div>
<div class="ttc" id="astruct_m_p_s2___s_s_p___type_def_html_a35805c0adcd2535b7f66570a361dab17"><div class="ttname"><a href="struct_m_p_s2___s_s_p___type_def.html#a35805c0adcd2535b7f66570a361dab17">MPS2_SSP_TypeDef::CR0</a></div><div class="ttdeci">__IO uint32_t CR0</div><div class="ttdef"><b>Definition</b> SMM_MPS2.h:141</div></div>
<div class="ttc" id="astruct_m_p_s2___s_s_p___type_def_html_a44f2384b1d66872549bbbfa180103207"><div class="ttname"><a href="struct_m_p_s2___s_s_p___type_def.html#a44f2384b1d66872549bbbfa180103207">MPS2_SSP_TypeDef::MIS</a></div><div class="ttdeci">__I uint32_t MIS</div><div class="ttdef"><b>Definition</b> SMM_MPS2.h:179</div></div>
<div class="ttc" id="astruct_m_p_s2___s_s_p___type_def_html_a51a372f776d51082908b8021aa2a6cbf"><div class="ttname"><a href="struct_m_p_s2___s_s_p___type_def.html#a51a372f776d51082908b8021aa2a6cbf">MPS2_SSP_TypeDef::ICR</a></div><div class="ttdeci">__O uint32_t ICR</div><div class="ttdef"><b>Definition</b> SMM_MPS2.h:185</div></div>
<div class="ttc" id="astruct_m_p_s2___s_s_p___type_def_html_a54b0ccbf5bb7bf2305d4a73a9fd2141a"><div class="ttname"><a href="struct_m_p_s2___s_s_p___type_def.html#a54b0ccbf5bb7bf2305d4a73a9fd2141a">MPS2_SSP_TypeDef::DMACR</a></div><div class="ttdeci">__IO uint32_t DMACR</div><div class="ttdef"><b>Definition</b> SMM_MPS2.h:189</div></div>
<div class="ttc" id="astruct_m_p_s2___s_s_p___type_def_html_a8720858c1de6fd1a605af8d060301e60"><div class="ttname"><a href="struct_m_p_s2___s_s_p___type_def.html#a8720858c1de6fd1a605af8d060301e60">MPS2_SSP_TypeDef::DR</a></div><div class="ttdeci">__IO uint32_t DR</div><div class="ttdef"><b>Definition</b> SMM_MPS2.h:154</div></div>
<div class="ttc" id="astruct_m_p_s2___s_s_p___type_def_html_ab8f6d8970e808ccbe651a0ffaee33b01"><div class="ttname"><a href="struct_m_p_s2___s_s_p___type_def.html#ab8f6d8970e808ccbe651a0ffaee33b01">MPS2_SSP_TypeDef::RIS</a></div><div class="ttdeci">__I uint32_t RIS</div><div class="ttdef"><b>Definition</b> SMM_MPS2.h:173</div></div>
<div class="ttc" id="astruct_m_p_s2___s_s_p___type_def_html_ac49662e2c3f47ea452111b5230838479"><div class="ttname"><a href="struct_m_p_s2___s_s_p___type_def.html#ac49662e2c3f47ea452111b5230838479">MPS2_SSP_TypeDef::SR</a></div><div class="ttdeci">__I uint32_t SR</div><div class="ttdef"><b>Definition</b> SMM_MPS2.h:157</div></div>
<div class="ttc" id="astruct_m_p_s2___s_s_p___type_def_html_ad19c95562641418394b2d98254ee8f5b"><div class="ttname"><a href="struct_m_p_s2___s_s_p___type_def.html#ad19c95562641418394b2d98254ee8f5b">MPS2_SSP_TypeDef::IMSC</a></div><div class="ttdeci">__IO uint32_t IMSC</div><div class="ttdef"><b>Definition</b> SMM_MPS2.h:167</div></div>
<div class="ttc" id="astruct_m_p_s2___s_s_p___type_def_html_af5a376529feb91ef808bf5c3c8e64187"><div class="ttname"><a href="struct_m_p_s2___s_s_p___type_def.html#af5a376529feb91ef808bf5c3c8e64187">MPS2_SSP_TypeDef::CPSR</a></div><div class="ttdeci">__IO uint32_t CPSR</div><div class="ttdef"><b>Definition</b> SMM_MPS2.h:164</div></div>
<div class="ttc" id="astruct_m_p_s2___s_s_p___type_def_html_afb4a86578a4774ccc12fc27d969fba6e"><div class="ttname"><a href="struct_m_p_s2___s_s_p___type_def.html#afb4a86578a4774ccc12fc27d969fba6e">MPS2_SSP_TypeDef::CR1</a></div><div class="ttdeci">__IO uint32_t CR1</div><div class="ttdef"><b>Definition</b> SMM_MPS2.h:148</div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.8
</small></address>
</body>
</html>
