{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1727737391636 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1727737391636 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 30 17:03:11 2024 " "Processing started: Mon Sep 30 17:03:11 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1727737391636 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727737391636 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Gato -c Gato " "Command: quartus_map --read_settings_files=on --write_settings_files=off Gato -c Gato" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727737391636 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1727737392038 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1727737392038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "topcounter.sv 1 1 " "Found 1 design units, including 1 entities, in source file topcounter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TopCounter " "Found entity 1: TopCounter" {  } { { "TopCounter.sv" "" { Text "C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/TopCounter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727737397332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727737397332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexto7segment.sv 1 1 " "Found 1 design units, including 1 entities, in source file hexto7segment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HexTo7Segment " "Found entity 1: HexTo7Segment" {  } { { "HexTo7Segment.sv" "" { Text "C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/HexTo7Segment.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727737397333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727737397333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "displaycontroller.sv 1 1 " "Found 1 design units, including 1 entities, in source file displaycontroller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DisplayController " "Found entity 1: DisplayController" {  } { { "DisplayController.sv" "" { Text "C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/DisplayController.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727737397334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727737397334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Counter " "Found entity 1: Counter" {  } { { "Counter.sv" "" { Text "C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/Counter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727737397335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727737397335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "binarytobcd.sv 1 1 " "Found 1 design units, including 1 entities, in source file binarytobcd.sv" { { "Info" "ISGN_ENTITY_NAME" "1 BinaryToBCD " "Found entity 1: BinaryToBCD" {  } { { "BinaryToBCD.sv" "" { Text "C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/BinaryToBCD.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727737397337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727737397337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debounce.sv 3 3 " "Found 3 design units, including 3 entities, in source file debounce.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Debounce " "Found entity 1: Debounce" {  } { { "Debounce.sv" "" { Text "C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/Debounce.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727737397338 ""} { "Info" "ISGN_ENTITY_NAME" "2 clock_enable " "Found entity 2: clock_enable" {  } { { "Debounce.sv" "" { Text "C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/Debounce.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727737397338 ""} { "Info" "ISGN_ENTITY_NAME" "3 my_dff_en " "Found entity 3: my_dff_en" {  } { { "Debounce.sv" "" { Text "C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/Debounce.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727737397338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727737397338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spimaster.sv 1 1 " "Found 1 design units, including 1 entities, in source file spimaster.sv" { { "Info" "ISGN_ENTITY_NAME" "1 spiMaster " "Found entity 1: spiMaster" {  } { { "spiMaster.sv" "" { Text "C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/spiMaster.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727737397340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727737397340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vgacontroller.sv 1 1 " "Found 1 design units, including 1 entities, in source file vgacontroller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vgaController " "Found entity 1: vgaController" {  } { { "vgaController.sv" "" { Text "C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/vgaController.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727737397341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727737397341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga " "Found entity 1: vga" {  } { { "vga.sv" "" { Text "C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/vga.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727737397342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727737397342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.sv 1 1 " "Found 1 design units, including 1 entities, in source file pll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll.sv" "" { Text "C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/pll.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727737397343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727737397343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rectgen.sv 1 1 " "Found 1 design units, including 1 entities, in source file rectgen.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rectgen " "Found entity 1: rectgen" {  } { { "rectgen.sv" "" { Text "C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/rectgen.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727737397345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727737397345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "videogen.sv 1 1 " "Found 1 design units, including 1 entities, in source file videogen.sv" { { "Info" "ISGN_ENTITY_NAME" "1 videoGen " "Found entity 1: videoGen" {  } { { "videoGen.sv" "" { Text "C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/videoGen.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727737397346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727737397346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mef.sv 1 1 " "Found 1 design units, including 1 entities, in source file mef.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MEF " "Found entity 1: MEF" {  } { { "MEF.sv" "" { Text "C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/MEF.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727737397348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727737397348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pantalla_inicial.sv 1 1 " "Found 1 design units, including 1 entities, in source file pantalla_inicial.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Pantalla_Inicial " "Found entity 1: Pantalla_Inicial" {  } { { "Pantalla_Inicial.sv" "" { Text "C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/Pantalla_Inicial.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727737397349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727737397349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "matrixregister.sv 1 1 " "Found 1 design units, including 1 entities, in source file matrixregister.sv" { { "Info" "ISGN_ENTITY_NAME" "1 matrixRegister " "Found entity 1: matrixRegister" {  } { { "matrixRegister.sv" "" { Text "C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/matrixRegister.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727737397350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727737397350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "matrixcontrol.sv 1 1 " "Found 1 design units, including 1 entities, in source file matrixcontrol.sv" { { "Info" "ISGN_ENTITY_NAME" "1 matrixControl " "Found entity 1: matrixControl" {  } { { "matrixControl.sv" "" { Text "C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/matrixControl.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727737397352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727737397352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mef_testbench.sv 1 1 " "Found 1 design units, including 1 entities, in source file mef_testbench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MEF_testbench " "Found entity 1: MEF_testbench" {  } { { "MEF_testbench.sv" "" { Text "C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/MEF_testbench.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727737397353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727737397353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pantalla_jugadores.sv 1 1 " "Found 1 design units, including 1 entities, in source file pantalla_jugadores.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Pantalla_Jugadores " "Found entity 1: Pantalla_Jugadores" {  } { { "Pantalla_Jugadores.sv" "" { Text "C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/Pantalla_Jugadores.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727737397354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727737397354 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "Main.sv(190) " "Verilog HDL Module Instantiation warning at Main.sv(190): ignored dangling comma in List of Port Connections" {  } { { "Main.sv" "" { Text "C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/Main.sv" 190 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1727737397356 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "B b Main.sv(2) " "Verilog HDL Declaration information at Main.sv(2): object \"B\" differs only in case from object \"b\" in the same scope" {  } { { "Main.sv" "" { Text "C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/Main.sv" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1727737397356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.sv 1 1 " "Found 1 design units, including 1 entities, in source file main.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Main " "Found entity 1: Main" {  } { { "Main.sv" "" { Text "C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/Main.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727737397356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727737397356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "victoria.sv 1 1 " "Found 1 design units, including 1 entities, in source file victoria.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Victoria " "Found entity 1: Victoria" {  } { { "Victoria.sv" "" { Text "C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/Victoria.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727737397357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727737397357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pantalla_gano_j1.sv 1 1 " "Found 1 design units, including 1 entities, in source file pantalla_gano_j1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Pantalla_Gano_J1 " "Found entity 1: Pantalla_Gano_J1" {  } { { "Pantalla_Gano_J1.sv" "" { Text "C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/Pantalla_Gano_J1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727737397359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727737397359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pantalla_gano_j2.sv 1 1 " "Found 1 design units, including 1 entities, in source file pantalla_gano_j2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Pantalla_Gano_J2 " "Found entity 1: Pantalla_Gano_J2" {  } { { "Pantalla_Gano_J2.sv" "" { Text "C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/Pantalla_Gano_J2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727737397360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727737397360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pantalla_perdio_j1.sv 1 1 " "Found 1 design units, including 1 entities, in source file pantalla_perdio_j1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Pantalla_Perdio_J1 " "Found entity 1: Pantalla_Perdio_J1" {  } { { "Pantalla_Perdio_J1.sv" "" { Text "C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/Pantalla_Perdio_J1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727737397362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727737397362 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "next_state Main.sv(38) " "Verilog HDL Implicit Net warning at Main.sv(38): created implicit net for \"next_state\"" {  } { { "Main.sv" "" { Text "C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/Main.sv" 38 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727737397362 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Wdebounced Main.sv(47) " "Verilog HDL Implicit Net warning at Main.sv(47): created implicit net for \"Wdebounced\"" {  } { { "Main.sv" "" { Text "C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/Main.sv" 47 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727737397362 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Zdebounced Main.sv(52) " "Verilog HDL Implicit Net warning at Main.sv(52): created implicit net for \"Zdebounced\"" {  } { { "Main.sv" "" { Text "C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/Main.sv" 52 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727737397362 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Id Main.sv(108) " "Verilog HDL Implicit Net warning at Main.sv(108): created implicit net for \"Id\"" {  } { { "Main.sv" "" { Text "C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/Main.sv" 108 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727737397362 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "done Main.sv(184) " "Verilog HDL Implicit Net warning at Main.sv(184): created implicit net for \"done\"" {  } { { "Main.sv" "" { Text "C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/Main.sv" 184 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727737397362 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "received_data Main.sv(185) " "Verilog HDL Implicit Net warning at Main.sv(185): created implicit net for \"received_data\"" {  } { { "Main.sv" "" { Text "C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/Main.sv" 185 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727737397362 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Main " "Elaborating entity \"Main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1727737397407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TopCounter TopCounter:counter_inst " "Elaborating entity \"TopCounter\" for hierarchy \"TopCounter:counter_inst\"" {  } { { "Main.sv" "counter_inst" { Text "C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/Main.sv" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727737397419 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 TopCounter.sv(38) " "Verilog HDL assignment warning at TopCounter.sv(38): truncated value with size 32 to match size of target (4)" {  } { { "TopCounter.sv" "" { Text "C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/TopCounter.sv" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1727737397420 "|Main|TopCounter:counter_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 TopCounter.sv(48) " "Verilog HDL assignment warning at TopCounter.sv(48): truncated value with size 32 to match size of target (4)" {  } { { "TopCounter.sv" "" { Text "C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/TopCounter.sv" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1727737397420 "|Main|TopCounter:counter_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 TopCounter.sv(53) " "Verilog HDL assignment warning at TopCounter.sv(53): truncated value with size 32 to match size of target (4)" {  } { { "TopCounter.sv" "" { Text "C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/TopCounter.sv" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1727737397420 "|Main|TopCounter:counter_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter TopCounter:counter_inst\|Counter:counter_chain\[0\].u " "Elaborating entity \"Counter\" for hierarchy \"TopCounter:counter_inst\|Counter:counter_chain\[0\].u\"" {  } { { "TopCounter.sv" "counter_chain\[0\].u" { Text "C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/TopCounter.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727737397426 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 27 Counter.sv(18) " "Verilog HDL assignment warning at Counter.sv(18): truncated value with size 32 to match size of target (27)" {  } { { "Counter.sv" "" { Text "C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/Counter.sv" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1727737397426 "|Main|TopCounter:counter_inst|Counter:counter_chain[0].u"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Debounce Debounce:debounce_inst " "Elaborating entity \"Debounce\" for hierarchy \"Debounce:debounce_inst\"" {  } { { "Main.sv" "debounce_inst" { Text "C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/Main.sv" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727737397435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_enable Debounce:debounce_inst\|clock_enable:u1 " "Elaborating entity \"clock_enable\" for hierarchy \"Debounce:debounce_inst\|clock_enable:u1\"" {  } { { "Debounce.sv" "u1" { Text "C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/Debounce.sv" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727737397440 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 27 Debounce.sv(33) " "Verilog HDL assignment warning at Debounce.sv(33): truncated value with size 32 to match size of target (27)" {  } { { "Debounce.sv" "" { Text "C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/Debounce.sv" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1727737397441 "|Main|Debounce:debounce_inst|clock_enable:u1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_dff_en Debounce:debounce_inst\|my_dff_en:d0 " "Elaborating entity \"my_dff_en\" for hierarchy \"Debounce:debounce_inst\|my_dff_en:d0\"" {  } { { "Debounce.sv" "d0" { Text "C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/Debounce.sv" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727737397446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEF MEF:mef_inst " "Elaborating entity \"MEF\" for hierarchy \"MEF:mef_inst\"" {  } { { "Main.sv" "mef_inst" { Text "C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/Main.sv" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727737397452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:vgapll " "Elaborating entity \"pll\" for hierarchy \"pll:vgapll\"" {  } { { "Main.sv" "vgapll" { Text "C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/Main.sv" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727737397459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vgaController vgaController:vgaCont " "Elaborating entity \"vgaController\" for hierarchy \"vgaController:vgaCont\"" {  } { { "Main.sv" "vgaCont" { Text "C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/Main.sv" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727737397463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pantalla_Inicial Pantalla_Inicial:pantallaInicial " "Elaborating entity \"Pantalla_Inicial\" for hierarchy \"Pantalla_Inicial:pantallaInicial\"" {  } { { "Main.sv" "pantallaInicial" { Text "C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/Main.sv" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727737397469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DisplayController DisplayController:display_inst " "Elaborating entity \"DisplayController\" for hierarchy \"DisplayController:display_inst\"" {  } { { "Main.sv" "display_inst" { Text "C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/Main.sv" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727737397476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BinaryToBCD DisplayController:display_inst\|BinaryToBCD:bcd_conv " "Elaborating entity \"BinaryToBCD\" for hierarchy \"DisplayController:display_inst\|BinaryToBCD:bcd_conv\"" {  } { { "DisplayController.sv" "bcd_conv" { Text "C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/DisplayController.sv" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727737397480 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 BinaryToBCD.sv(14) " "Verilog HDL assignment warning at BinaryToBCD.sv(14): truncated value with size 32 to match size of target (4)" {  } { { "BinaryToBCD.sv" "" { Text "C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/BinaryToBCD.sv" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1727737397481 "|Main|DisplayController:display_inst|BinaryToBCD:bcd_conv"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HexTo7Segment DisplayController:display_inst\|HexTo7Segment:display1 " "Elaborating entity \"HexTo7Segment\" for hierarchy \"DisplayController:display_inst\|HexTo7Segment:display1\"" {  } { { "DisplayController.sv" "display1" { Text "C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/DisplayController.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727737397485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "videoGen videoGen:vgagen " "Elaborating entity \"videoGen\" for hierarchy \"videoGen:vgagen\"" {  } { { "Main.sv" "vgagen" { Text "C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/Main.sv" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727737397490 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "line videoGen.sv(16) " "Verilog HDL or VHDL warning at videoGen.sv(16): object \"line\" assigned a value but never read" {  } { { "videoGen.sv" "" { Text "C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/videoGen.sv" 16 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1727737397491 "|Main|videoGen:vgagen"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matrixControl matrixControl:u_matrixControl " "Elaborating entity \"matrixControl\" for hierarchy \"matrixControl:u_matrixControl\"" {  } { { "Main.sv" "u_matrixControl" { Text "C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/Main.sv" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727737397526 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "indexOut matrixControl.sv(14) " "Output port \"indexOut\" at matrixControl.sv(14) has no driver" {  } { { "matrixControl.sv" "" { Text "C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/matrixControl.sv" 14 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1727737397528 "|Main|matrixControl:u_matrixControl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matrixRegister matrixRegister:u_matrixRegister " "Elaborating entity \"matrixRegister\" for hierarchy \"matrixRegister:u_matrixRegister\"" {  } { { "Main.sv" "u_matrixRegister" { Text "C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/Main.sv" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727737397535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pantalla_Jugadores Pantalla_Jugadores:pantalla_jugadores_inst " "Elaborating entity \"Pantalla_Jugadores\" for hierarchy \"Pantalla_Jugadores:pantalla_jugadores_inst\"" {  } { { "Main.sv" "pantalla_jugadores_inst" { Text "C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/Main.sv" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727737397540 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 Pantalla_Jugadores.sv(22) " "Verilog HDL assignment warning at Pantalla_Jugadores.sv(22): truncated value with size 32 to match size of target (11)" {  } { { "Pantalla_Jugadores.sv" "" { Text "C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/Pantalla_Jugadores.sv" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1727737397541 "|Main|Pantalla_Jugadores:pantalla_jugadores_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 Pantalla_Jugadores.sv(23) " "Verilog HDL assignment warning at Pantalla_Jugadores.sv(23): truncated value with size 32 to match size of target (11)" {  } { { "Pantalla_Jugadores.sv" "" { Text "C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/Pantalla_Jugadores.sv" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1727737397541 "|Main|Pantalla_Jugadores:pantalla_jugadores_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 Pantalla_Jugadores.sv(24) " "Verilog HDL assignment warning at Pantalla_Jugadores.sv(24): truncated value with size 32 to match size of target (11)" {  } { { "Pantalla_Jugadores.sv" "" { Text "C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/Pantalla_Jugadores.sv" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1727737397541 "|Main|Pantalla_Jugadores:pantalla_jugadores_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 Pantalla_Jugadores.sv(25) " "Verilog HDL assignment warning at Pantalla_Jugadores.sv(25): truncated value with size 32 to match size of target (11)" {  } { { "Pantalla_Jugadores.sv" "" { Text "C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/Pantalla_Jugadores.sv" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1727737397541 "|Main|Pantalla_Jugadores:pantalla_jugadores_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 Pantalla_Jugadores.sv(26) " "Verilog HDL assignment warning at Pantalla_Jugadores.sv(26): truncated value with size 32 to match size of target (11)" {  } { { "Pantalla_Jugadores.sv" "" { Text "C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/Pantalla_Jugadores.sv" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1727737397541 "|Main|Pantalla_Jugadores:pantalla_jugadores_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 Pantalla_Jugadores.sv(27) " "Verilog HDL assignment warning at Pantalla_Jugadores.sv(27): truncated value with size 32 to match size of target (11)" {  } { { "Pantalla_Jugadores.sv" "" { Text "C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/Pantalla_Jugadores.sv" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1727737397541 "|Main|Pantalla_Jugadores:pantalla_jugadores_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 Pantalla_Jugadores.sv(28) " "Verilog HDL assignment warning at Pantalla_Jugadores.sv(28): truncated value with size 32 to match size of target (11)" {  } { { "Pantalla_Jugadores.sv" "" { Text "C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/Pantalla_Jugadores.sv" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1727737397541 "|Main|Pantalla_Jugadores:pantalla_jugadores_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 Pantalla_Jugadores.sv(29) " "Verilog HDL assignment warning at Pantalla_Jugadores.sv(29): truncated value with size 32 to match size of target (11)" {  } { { "Pantalla_Jugadores.sv" "" { Text "C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/Pantalla_Jugadores.sv" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1727737397541 "|Main|Pantalla_Jugadores:pantalla_jugadores_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 Pantalla_Jugadores.sv(30) " "Verilog HDL assignment warning at Pantalla_Jugadores.sv(30): truncated value with size 32 to match size of target (11)" {  } { { "Pantalla_Jugadores.sv" "" { Text "C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/Pantalla_Jugadores.sv" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1727737397541 "|Main|Pantalla_Jugadores:pantalla_jugadores_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 Pantalla_Jugadores.sv(31) " "Verilog HDL assignment warning at Pantalla_Jugadores.sv(31): truncated value with size 32 to match size of target (11)" {  } { { "Pantalla_Jugadores.sv" "" { Text "C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/Pantalla_Jugadores.sv" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1727737397541 "|Main|Pantalla_Jugadores:pantalla_jugadores_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Victoria Victoria:victory " "Elaborating entity \"Victoria\" for hierarchy \"Victoria:victory\"" {  } { { "Main.sv" "victory" { Text "C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/Main.sv" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727737397554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pantalla_Gano_J1 Pantalla_Gano_J1:pantalla_gano_j1 " "Elaborating entity \"Pantalla_Gano_J1\" for hierarchy \"Pantalla_Gano_J1:pantalla_gano_j1\"" {  } { { "Main.sv" "pantalla_gano_j1" { Text "C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/Main.sv" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727737397560 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 Pantalla_Gano_J1.sv(21) " "Verilog HDL assignment warning at Pantalla_Gano_J1.sv(21): truncated value with size 32 to match size of target (11)" {  } { { "Pantalla_Gano_J1.sv" "" { Text "C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/Pantalla_Gano_J1.sv" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1727737397560 "|Main|Pantalla_Gano_J1:pantalla_gano_j1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 Pantalla_Gano_J1.sv(22) " "Verilog HDL assignment warning at Pantalla_Gano_J1.sv(22): truncated value with size 32 to match size of target (11)" {  } { { "Pantalla_Gano_J1.sv" "" { Text "C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/Pantalla_Gano_J1.sv" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1727737397560 "|Main|Pantalla_Gano_J1:pantalla_gano_j1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 Pantalla_Gano_J1.sv(23) " "Verilog HDL assignment warning at Pantalla_Gano_J1.sv(23): truncated value with size 32 to match size of target (11)" {  } { { "Pantalla_Gano_J1.sv" "" { Text "C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/Pantalla_Gano_J1.sv" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1727737397560 "|Main|Pantalla_Gano_J1:pantalla_gano_j1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 Pantalla_Gano_J1.sv(24) " "Verilog HDL assignment warning at Pantalla_Gano_J1.sv(24): truncated value with size 32 to match size of target (11)" {  } { { "Pantalla_Gano_J1.sv" "" { Text "C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/Pantalla_Gano_J1.sv" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1727737397560 "|Main|Pantalla_Gano_J1:pantalla_gano_j1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 Pantalla_Gano_J1.sv(25) " "Verilog HDL assignment warning at Pantalla_Gano_J1.sv(25): truncated value with size 32 to match size of target (11)" {  } { { "Pantalla_Gano_J1.sv" "" { Text "C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/Pantalla_Gano_J1.sv" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1727737397560 "|Main|Pantalla_Gano_J1:pantalla_gano_j1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pantalla_Gano_J2 Pantalla_Gano_J2:pantalla_gano_j2 " "Elaborating entity \"Pantalla_Gano_J2\" for hierarchy \"Pantalla_Gano_J2:pantalla_gano_j2\"" {  } { { "Main.sv" "pantalla_gano_j2" { Text "C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/Main.sv" 167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727737397569 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 Pantalla_Gano_J2.sv(21) " "Verilog HDL assignment warning at Pantalla_Gano_J2.sv(21): truncated value with size 32 to match size of target (11)" {  } { { "Pantalla_Gano_J2.sv" "" { Text "C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/Pantalla_Gano_J2.sv" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1727737397570 "|Main|Pantalla_Gano_J2:pantalla_gano_j2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 Pantalla_Gano_J2.sv(22) " "Verilog HDL assignment warning at Pantalla_Gano_J2.sv(22): truncated value with size 32 to match size of target (11)" {  } { { "Pantalla_Gano_J2.sv" "" { Text "C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/Pantalla_Gano_J2.sv" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1727737397570 "|Main|Pantalla_Gano_J2:pantalla_gano_j2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 Pantalla_Gano_J2.sv(23) " "Verilog HDL assignment warning at Pantalla_Gano_J2.sv(23): truncated value with size 32 to match size of target (11)" {  } { { "Pantalla_Gano_J2.sv" "" { Text "C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/Pantalla_Gano_J2.sv" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1727737397570 "|Main|Pantalla_Gano_J2:pantalla_gano_j2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 Pantalla_Gano_J2.sv(24) " "Verilog HDL assignment warning at Pantalla_Gano_J2.sv(24): truncated value with size 32 to match size of target (11)" {  } { { "Pantalla_Gano_J2.sv" "" { Text "C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/Pantalla_Gano_J2.sv" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1727737397570 "|Main|Pantalla_Gano_J2:pantalla_gano_j2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 Pantalla_Gano_J2.sv(25) " "Verilog HDL assignment warning at Pantalla_Gano_J2.sv(25): truncated value with size 32 to match size of target (11)" {  } { { "Pantalla_Gano_J2.sv" "" { Text "C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/Pantalla_Gano_J2.sv" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1727737397570 "|Main|Pantalla_Gano_J2:pantalla_gano_j2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pantalla_Perdio_J1 Pantalla_Perdio_J1:pantalla_perdio_J1 " "Elaborating entity \"Pantalla_Perdio_J1\" for hierarchy \"Pantalla_Perdio_J1:pantalla_perdio_J1\"" {  } { { "Main.sv" "pantalla_perdio_J1" { Text "C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/Main.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727737397579 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 Pantalla_Perdio_J1.sv(22) " "Verilog HDL assignment warning at Pantalla_Perdio_J1.sv(22): truncated value with size 32 to match size of target (11)" {  } { { "Pantalla_Perdio_J1.sv" "" { Text "C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/Pantalla_Perdio_J1.sv" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1727737397579 "|Main|Pantalla_Perdio_J1:pantalla_perdio_J1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 Pantalla_Perdio_J1.sv(23) " "Verilog HDL assignment warning at Pantalla_Perdio_J1.sv(23): truncated value with size 32 to match size of target (11)" {  } { { "Pantalla_Perdio_J1.sv" "" { Text "C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/Pantalla_Perdio_J1.sv" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1727737397579 "|Main|Pantalla_Perdio_J1:pantalla_perdio_J1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 Pantalla_Perdio_J1.sv(24) " "Verilog HDL assignment warning at Pantalla_Perdio_J1.sv(24): truncated value with size 32 to match size of target (11)" {  } { { "Pantalla_Perdio_J1.sv" "" { Text "C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/Pantalla_Perdio_J1.sv" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1727737397579 "|Main|Pantalla_Perdio_J1:pantalla_perdio_J1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 Pantalla_Perdio_J1.sv(25) " "Verilog HDL assignment warning at Pantalla_Perdio_J1.sv(25): truncated value with size 32 to match size of target (11)" {  } { { "Pantalla_Perdio_J1.sv" "" { Text "C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/Pantalla_Perdio_J1.sv" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1727737397579 "|Main|Pantalla_Perdio_J1:pantalla_perdio_J1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 Pantalla_Perdio_J1.sv(26) " "Verilog HDL assignment warning at Pantalla_Perdio_J1.sv(26): truncated value with size 32 to match size of target (11)" {  } { { "Pantalla_Perdio_J1.sv" "" { Text "C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/Pantalla_Perdio_J1.sv" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1727737397579 "|Main|Pantalla_Perdio_J1:pantalla_perdio_J1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 Pantalla_Perdio_J1.sv(27) " "Verilog HDL assignment warning at Pantalla_Perdio_J1.sv(27): truncated value with size 32 to match size of target (11)" {  } { { "Pantalla_Perdio_J1.sv" "" { Text "C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/Pantalla_Perdio_J1.sv" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1727737397580 "|Main|Pantalla_Perdio_J1:pantalla_perdio_J1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 Pantalla_Perdio_J1.sv(28) " "Verilog HDL assignment warning at Pantalla_Perdio_J1.sv(28): truncated value with size 32 to match size of target (11)" {  } { { "Pantalla_Perdio_J1.sv" "" { Text "C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/Pantalla_Perdio_J1.sv" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1727737397580 "|Main|Pantalla_Perdio_J1:pantalla_perdio_J1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spiMaster spiMaster:spi_master_inst " "Elaborating entity \"spiMaster\" for hierarchy \"spiMaster:spi_master_inst\"" {  } { { "Main.sv" "spi_master_inst" { Text "C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/Main.sv" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727737397589 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 spiMaster.sv(49) " "Verilog HDL assignment warning at spiMaster.sv(49): truncated value with size 32 to match size of target (3)" {  } { { "spiMaster.sv" "" { Text "C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/spiMaster.sv" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1727737397590 "|Main|spiMaster:spi_master_inst"}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4f84.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4f84.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4f84 " "Found entity 1: altsyncram_4f84" {  } { { "db/altsyncram_4f84.tdf" "" { Text "C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/db/altsyncram_4f84.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727737399170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727737399170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_elc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_elc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_elc " "Found entity 1: mux_elc" {  } { { "db/mux_elc.tdf" "" { Text "C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/db/mux_elc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727737399338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727737399338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_vnf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_vnf " "Found entity 1: decode_vnf" {  } { { "db/decode_vnf.tdf" "" { Text "C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/db/decode_vnf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727737399403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727737399403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_tai.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_tai.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_tai " "Found entity 1: cntr_tai" {  } { { "db/cntr_tai.tdf" "" { Text "C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/db/cntr_tai.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727737399490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727737399490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_g9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_g9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_g9c " "Found entity 1: cmpr_g9c" {  } { { "db/cmpr_g9c.tdf" "" { Text "C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/db/cmpr_g9c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727737399529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727737399529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_4vi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_4vi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_4vi " "Found entity 1: cntr_4vi" {  } { { "db/cntr_4vi.tdf" "" { Text "C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/db/cntr_4vi.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727737399580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727737399580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_09i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_09i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_09i " "Found entity 1: cntr_09i" {  } { { "db/cntr_09i.tdf" "" { Text "C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/db/cntr_09i.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727737399651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727737399651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_c9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_c9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_c9c " "Found entity 1: cmpr_c9c" {  } { { "db/cmpr_c9c.tdf" "" { Text "C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/db/cmpr_c9c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727737399689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727737399689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_kri.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_kri " "Found entity 1: cntr_kri" {  } { { "db/cntr_kri.tdf" "" { Text "C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/db/cntr_kri.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727737399739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727737399739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_99c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_99c " "Found entity 1: cmpr_99c" {  } { { "db/cmpr_99c.tdf" "" { Text "C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/db/cmpr_99c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727737399778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727737399778 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated Signal Tap or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727737400122 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1727737400200 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2024.09.30.17:03:22 Progress: Loading sld3fab8073/alt_sld_fab_wrapper_hw.tcl " "2024.09.30.17:03:22 Progress: Loading sld3fab8073/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727737402262 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727737403651 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727737403725 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727737404957 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727737405016 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727737405075 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727737405148 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727737405153 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727737405153 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1727737405844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld3fab8073/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld3fab8073/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld3fab8073/alt_sld_fab.v" "" { Text "C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/db/ip/sld3fab8073/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727737405991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727737405991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld3fab8073/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld3fab8073/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld3fab8073/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/db/ip/sld3fab8073/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727737406043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727737406043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld3fab8073/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld3fab8073/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld3fab8073/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/db/ip/sld3fab8073/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727737406045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727737406045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld3fab8073/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld3fab8073/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld3fab8073/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/db/ip/sld3fab8073/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727737406081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727737406081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld3fab8073/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld3fab8073/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld3fab8073/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/db/ip/sld3fab8073/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727737406138 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld3fab8073/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/db/ip/sld3fab8073/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727737406138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727737406138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld3fab8073/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld3fab8073/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld3fab8073/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/db/ip/sld3fab8073/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727737406177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727737406177 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1727737407634 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "matrixControl:u_matrixControl\|temp_matrix\[1\] matrixControl:u_matrixControl\|temp_matrix\[1\]~_emulated matrixControl:u_matrixControl\|temp_matrix\[1\]~1 " "Register \"matrixControl:u_matrixControl\|temp_matrix\[1\]\" is converted into an equivalent circuit using register \"matrixControl:u_matrixControl\|temp_matrix\[1\]~_emulated\" and latch \"matrixControl:u_matrixControl\|temp_matrix\[1\]~1\"" {  } { { "matrixControl.sv" "" { Text "C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/matrixControl.sv" 51 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1727737407709 "|Main|matrixControl:u_matrixControl|temp_matrix[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "matrixControl:u_matrixControl\|temp_matrix\[3\] matrixControl:u_matrixControl\|temp_matrix\[3\]~_emulated matrixControl:u_matrixControl\|temp_matrix\[3\]~5 " "Register \"matrixControl:u_matrixControl\|temp_matrix\[3\]\" is converted into an equivalent circuit using register \"matrixControl:u_matrixControl\|temp_matrix\[3\]~_emulated\" and latch \"matrixControl:u_matrixControl\|temp_matrix\[3\]~5\"" {  } { { "matrixControl.sv" "" { Text "C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/matrixControl.sv" 51 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1727737407709 "|Main|matrixControl:u_matrixControl|temp_matrix[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "matrixControl:u_matrixControl\|temp_matrix\[5\] matrixControl:u_matrixControl\|temp_matrix\[5\]~_emulated matrixControl:u_matrixControl\|temp_matrix\[5\]~9 " "Register \"matrixControl:u_matrixControl\|temp_matrix\[5\]\" is converted into an equivalent circuit using register \"matrixControl:u_matrixControl\|temp_matrix\[5\]~_emulated\" and latch \"matrixControl:u_matrixControl\|temp_matrix\[5\]~9\"" {  } { { "matrixControl.sv" "" { Text "C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/matrixControl.sv" 51 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1727737407709 "|Main|matrixControl:u_matrixControl|temp_matrix[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "matrixControl:u_matrixControl\|temp_matrix\[7\] matrixControl:u_matrixControl\|temp_matrix\[7\]~_emulated matrixControl:u_matrixControl\|temp_matrix\[7\]~13 " "Register \"matrixControl:u_matrixControl\|temp_matrix\[7\]\" is converted into an equivalent circuit using register \"matrixControl:u_matrixControl\|temp_matrix\[7\]~_emulated\" and latch \"matrixControl:u_matrixControl\|temp_matrix\[7\]~13\"" {  } { { "matrixControl.sv" "" { Text "C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/matrixControl.sv" 51 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1727737407709 "|Main|matrixControl:u_matrixControl|temp_matrix[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "matrixControl:u_matrixControl\|temp_matrix\[9\] matrixControl:u_matrixControl\|temp_matrix\[9\]~_emulated matrixControl:u_matrixControl\|temp_matrix\[9\]~17 " "Register \"matrixControl:u_matrixControl\|temp_matrix\[9\]\" is converted into an equivalent circuit using register \"matrixControl:u_matrixControl\|temp_matrix\[9\]~_emulated\" and latch \"matrixControl:u_matrixControl\|temp_matrix\[9\]~17\"" {  } { { "matrixControl.sv" "" { Text "C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/matrixControl.sv" 51 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1727737407709 "|Main|matrixControl:u_matrixControl|temp_matrix[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "matrixControl:u_matrixControl\|temp_matrix\[11\] matrixControl:u_matrixControl\|temp_matrix\[11\]~_emulated matrixControl:u_matrixControl\|temp_matrix\[11\]~21 " "Register \"matrixControl:u_matrixControl\|temp_matrix\[11\]\" is converted into an equivalent circuit using register \"matrixControl:u_matrixControl\|temp_matrix\[11\]~_emulated\" and latch \"matrixControl:u_matrixControl\|temp_matrix\[11\]~21\"" {  } { { "matrixControl.sv" "" { Text "C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/matrixControl.sv" 51 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1727737407709 "|Main|matrixControl:u_matrixControl|temp_matrix[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "matrixControl:u_matrixControl\|temp_matrix\[13\] matrixControl:u_matrixControl\|temp_matrix\[13\]~_emulated matrixControl:u_matrixControl\|temp_matrix\[13\]~25 " "Register \"matrixControl:u_matrixControl\|temp_matrix\[13\]\" is converted into an equivalent circuit using register \"matrixControl:u_matrixControl\|temp_matrix\[13\]~_emulated\" and latch \"matrixControl:u_matrixControl\|temp_matrix\[13\]~25\"" {  } { { "matrixControl.sv" "" { Text "C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/matrixControl.sv" 51 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1727737407709 "|Main|matrixControl:u_matrixControl|temp_matrix[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "matrixControl:u_matrixControl\|temp_matrix\[15\] matrixControl:u_matrixControl\|temp_matrix\[15\]~_emulated matrixControl:u_matrixControl\|temp_matrix\[15\]~29 " "Register \"matrixControl:u_matrixControl\|temp_matrix\[15\]\" is converted into an equivalent circuit using register \"matrixControl:u_matrixControl\|temp_matrix\[15\]~_emulated\" and latch \"matrixControl:u_matrixControl\|temp_matrix\[15\]~29\"" {  } { { "matrixControl.sv" "" { Text "C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/matrixControl.sv" 51 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1727737407709 "|Main|matrixControl:u_matrixControl|temp_matrix[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "matrixControl:u_matrixControl\|temp_matrix\[17\] matrixControl:u_matrixControl\|temp_matrix\[17\]~_emulated matrixControl:u_matrixControl\|temp_matrix\[17\]~33 " "Register \"matrixControl:u_matrixControl\|temp_matrix\[17\]\" is converted into an equivalent circuit using register \"matrixControl:u_matrixControl\|temp_matrix\[17\]~_emulated\" and latch \"matrixControl:u_matrixControl\|temp_matrix\[17\]~33\"" {  } { { "matrixControl.sv" "" { Text "C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/matrixControl.sv" 51 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1727737407709 "|Main|matrixControl:u_matrixControl|temp_matrix[17]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "matrixControl:u_matrixControl\|temp_matrix\[0\] matrixControl:u_matrixControl\|temp_matrix\[0\]~_emulated matrixControl:u_matrixControl\|temp_matrix\[0\]~37 " "Register \"matrixControl:u_matrixControl\|temp_matrix\[0\]\" is converted into an equivalent circuit using register \"matrixControl:u_matrixControl\|temp_matrix\[0\]~_emulated\" and latch \"matrixControl:u_matrixControl\|temp_matrix\[0\]~37\"" {  } { { "matrixControl.sv" "" { Text "C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/matrixControl.sv" 51 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1727737407709 "|Main|matrixControl:u_matrixControl|temp_matrix[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "matrixControl:u_matrixControl\|temp_matrix\[2\] matrixControl:u_matrixControl\|temp_matrix\[2\]~_emulated matrixControl:u_matrixControl\|temp_matrix\[2\]~41 " "Register \"matrixControl:u_matrixControl\|temp_matrix\[2\]\" is converted into an equivalent circuit using register \"matrixControl:u_matrixControl\|temp_matrix\[2\]~_emulated\" and latch \"matrixControl:u_matrixControl\|temp_matrix\[2\]~41\"" {  } { { "matrixControl.sv" "" { Text "C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/matrixControl.sv" 51 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1727737407709 "|Main|matrixControl:u_matrixControl|temp_matrix[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "matrixControl:u_matrixControl\|temp_matrix\[4\] matrixControl:u_matrixControl\|temp_matrix\[4\]~_emulated matrixControl:u_matrixControl\|temp_matrix\[4\]~45 " "Register \"matrixControl:u_matrixControl\|temp_matrix\[4\]\" is converted into an equivalent circuit using register \"matrixControl:u_matrixControl\|temp_matrix\[4\]~_emulated\" and latch \"matrixControl:u_matrixControl\|temp_matrix\[4\]~45\"" {  } { { "matrixControl.sv" "" { Text "C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/matrixControl.sv" 51 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1727737407709 "|Main|matrixControl:u_matrixControl|temp_matrix[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "matrixControl:u_matrixControl\|temp_matrix\[6\] matrixControl:u_matrixControl\|temp_matrix\[6\]~_emulated matrixControl:u_matrixControl\|temp_matrix\[6\]~49 " "Register \"matrixControl:u_matrixControl\|temp_matrix\[6\]\" is converted into an equivalent circuit using register \"matrixControl:u_matrixControl\|temp_matrix\[6\]~_emulated\" and latch \"matrixControl:u_matrixControl\|temp_matrix\[6\]~49\"" {  } { { "matrixControl.sv" "" { Text "C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/matrixControl.sv" 51 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1727737407709 "|Main|matrixControl:u_matrixControl|temp_matrix[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "matrixControl:u_matrixControl\|temp_matrix\[8\] matrixControl:u_matrixControl\|temp_matrix\[8\]~_emulated matrixControl:u_matrixControl\|temp_matrix\[8\]~53 " "Register \"matrixControl:u_matrixControl\|temp_matrix\[8\]\" is converted into an equivalent circuit using register \"matrixControl:u_matrixControl\|temp_matrix\[8\]~_emulated\" and latch \"matrixControl:u_matrixControl\|temp_matrix\[8\]~53\"" {  } { { "matrixControl.sv" "" { Text "C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/matrixControl.sv" 51 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1727737407709 "|Main|matrixControl:u_matrixControl|temp_matrix[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "matrixControl:u_matrixControl\|temp_matrix\[10\] matrixControl:u_matrixControl\|temp_matrix\[10\]~_emulated matrixControl:u_matrixControl\|temp_matrix\[10\]~57 " "Register \"matrixControl:u_matrixControl\|temp_matrix\[10\]\" is converted into an equivalent circuit using register \"matrixControl:u_matrixControl\|temp_matrix\[10\]~_emulated\" and latch \"matrixControl:u_matrixControl\|temp_matrix\[10\]~57\"" {  } { { "matrixControl.sv" "" { Text "C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/matrixControl.sv" 51 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1727737407709 "|Main|matrixControl:u_matrixControl|temp_matrix[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "matrixControl:u_matrixControl\|temp_matrix\[12\] matrixControl:u_matrixControl\|temp_matrix\[12\]~_emulated matrixControl:u_matrixControl\|temp_matrix\[12\]~61 " "Register \"matrixControl:u_matrixControl\|temp_matrix\[12\]\" is converted into an equivalent circuit using register \"matrixControl:u_matrixControl\|temp_matrix\[12\]~_emulated\" and latch \"matrixControl:u_matrixControl\|temp_matrix\[12\]~61\"" {  } { { "matrixControl.sv" "" { Text "C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/matrixControl.sv" 51 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1727737407709 "|Main|matrixControl:u_matrixControl|temp_matrix[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "matrixControl:u_matrixControl\|temp_matrix\[14\] matrixControl:u_matrixControl\|temp_matrix\[14\]~_emulated matrixControl:u_matrixControl\|temp_matrix\[14\]~65 " "Register \"matrixControl:u_matrixControl\|temp_matrix\[14\]\" is converted into an equivalent circuit using register \"matrixControl:u_matrixControl\|temp_matrix\[14\]~_emulated\" and latch \"matrixControl:u_matrixControl\|temp_matrix\[14\]~65\"" {  } { { "matrixControl.sv" "" { Text "C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/matrixControl.sv" 51 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1727737407709 "|Main|matrixControl:u_matrixControl|temp_matrix[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "matrixControl:u_matrixControl\|temp_matrix\[16\] matrixControl:u_matrixControl\|temp_matrix\[16\]~_emulated matrixControl:u_matrixControl\|temp_matrix\[16\]~69 " "Register \"matrixControl:u_matrixControl\|temp_matrix\[16\]\" is converted into an equivalent circuit using register \"matrixControl:u_matrixControl\|temp_matrix\[16\]~_emulated\" and latch \"matrixControl:u_matrixControl\|temp_matrix\[16\]~69\"" {  } { { "matrixControl.sv" "" { Text "C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/matrixControl.sv" 51 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1727737407709 "|Main|matrixControl:u_matrixControl|temp_matrix[16]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1727737407709 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "seg2\[1\] GND " "Pin \"seg2\[1\]\" is stuck at GND" {  } { { "Main.sv" "" { Text "C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/Main.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727737408317 "|Main|seg2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg2\[2\] GND " "Pin \"seg2\[2\]\" is stuck at GND" {  } { { "Main.sv" "" { Text "C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/Main.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727737408317 "|Main|seg2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg2\[6\] VCC " "Pin \"seg2\[6\]\" is stuck at VCC" {  } { { "Main.sv" "" { Text "C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/Main.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727737408317 "|Main|seg2[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1727737408317 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727737408404 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1727737409140 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/output_files/Gato.map.smsg " "Generated suppressed messages file C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/output_files/Gato.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727737409300 ""}
{ "Critical Warning" "WAMERGE_SLD_INSTANCE_WITH_INVALID_CONNECTIONS" "auto_signaltap_0 279 369 0 0 90 " "Partially connected in-system debug instance \"auto_signaltap_0\" to 279 of its 369 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 90 missing sources or connections." {  } {  } 1 35025 "Partially connected in-system debug instance \"%1!s!\" to %2!d! of its %3!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were %4!d! illegal, %5!d! inaccessible, and %6!d! missing sources or connections." 0 0 "Analysis & Synthesis" 0 -1 1727737410043 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "9 0 0 0 0 " "Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1727737410146 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727737410146 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "miso " "No output dependent on input pin \"miso\"" {  } { { "Main.sv" "" { Text "C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/Main.sv" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727737410474 "|Main|miso"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1727737410474 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4201 " "Implemented 4201 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1727737410482 ""} { "Info" "ICUT_CUT_TM_OPINS" "73 " "Implemented 73 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1727737410482 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3907 " "Implemented 3907 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1727737410482 ""} { "Info" "ICUT_CUT_TM_RAMS" "168 " "Implemented 168 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1727737410482 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "37 " "Implemented 37 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1727737410482 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1727737410482 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 71 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 71 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5025 " "Peak virtual memory: 5025 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1727737410513 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 30 17:03:30 2024 " "Processing ended: Mon Sep 30 17:03:30 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1727737410513 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1727737410513 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1727737410513 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1727737410513 ""}
