/*
 * hw_edma_tpcc.h - register-level header file for EDMA_TPCC
 *
 * Copyright (C) 2014, Texas Instruments, Incorporated
 *
 * This program is free software; you can redistribute it and/or
 * modify it under the terms of the GNU General Public License as
 * published by the Free Software Foundation; either version 2 of
 * the License, or (at your option) any later version.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR /PURPOSE.  See the
 * GNU General Public License for more details.
 */


#ifndef HW_EDMA_TPCC_H_
#define HW_EDMA_TPCC_H_

/****************************************************************************************************
* Register Definitions
****************************************************************************************************/
#define EDMA_TPCC_PID	(0x0U)
#define EDMA_TPCC_CCCFG	(0x4U)
#define EDMA_TPCC_CLKGDIS	(0xfcU)
#define EDMA_TPCC_DCHMAPN(n)	(0x100U + (n * 4))
#define EDMA_TPCC_QCHMAPN(n)	(0x200U + (n * 4))
#define EDMA_TPCC_DMAQNUMN(n) (0x240U + (n * 4))
#define EDMA_TPCC_QDMAQNUM	(0x260U)
#define EDMA_TPCC_QUETCMAP	(0x280U)
#define EDMA_TPCC_QUEPRI	(0x284U)
#define EDMA_TPCC_EMR	(0x300U)
#define EDMA_TPCC_EMRH	(0x304U)
#define EDMA_TPCC_EMCR	(0x308U)
#define EDMA_TPCC_EMCRH	(0x30cU)
#define EDMA_TPCC_QEMR	(0x310U)
#define EDMA_TPCC_QEMCR	(0x314U)
#define EDMA_TPCC_CCERR	(0x318U)
#define EDMA_TPCC_CCERRCLR	(0x31cU)
#define EDMA_TPCC_EEVAL		(0x320U)
#define EDMA_TPCC_DRAEM(n)	(0x340U + (n * 8))
#define EDMA_TPCC_DRAEHM(n)	(0x344U + (n * 8))
#define EDMA_TPCC_QRAEN(n)	(0x380U + (n * 4))
#define EDMA_TPCC_QNE0(n)	(0x400U + (n * 64))
#define EDMA_TPCC_QNE1(n)	(0x404U + (n * 64))
#define EDMA_TPCC_QNE2(n)	(0x408U + (n * 64))
#define EDMA_TPCC_QNE3(n)	(0x40cU + (n * 64))
#define EDMA_TPCC_QNE4(n)	(0x410U + (n * 64))
#define EDMA_TPCC_QNE5(n)	(0x414U + (n * 64))
#define EDMA_TPCC_QNE6(n)	(0x418U + (n * 64))
#define EDMA_TPCC_QNE7(n)	(0x41cU + (n * 64))
#define EDMA_TPCC_QNE8(n)	(0x420U + (n * 64))
#define EDMA_TPCC_QNE9(n)	(0x424U + (n * 64))
#define EDMA_TPCC_QNE10(n)	(0x428U + (n * 64))
#define EDMA_TPCC_QNE11(n)	(0x42cU + (n * 64))
#define EDMA_TPCC_QNE12(n)	(0x430U + (n * 64))
#define EDMA_TPCC_QNE13(n)	(0x434U + (n * 64))
#define EDMA_TPCC_QNE14(n)	(0x438U + (n * 64))
#define EDMA_TPCC_QNE15(n)	(0x43cU + (n * 64))
#define EDMA_TPCC_QSTATN(n)	(0x600U + (n * 4))
#define EDMA_TPCC_QWMTHRA	(0x620U)
#define EDMA_TPCC_QWMTHRB	(0x624U)
#define EDMA_TPCC_CCSTAT	(0x640U)
#define EDMA_TPCC_AETCTL	(0x700U)
#define EDMA_TPCC_AETSTAT	(0x704U)
#define EDMA_TPCC_AETCMD	(0x708U)
#define EDMA_TPCC_MPFAR	(0x800U)
#define EDMA_TPCC_MPFSR	(0x804U)
#define EDMA_TPCC_MPFCR	(0x808U)
#define EDMA_TPCC_MPPAG	(0x80cU)
#define EDMA_TPCC_MPPAN(n)	(0x810U + (n * 4))
#define EDMA_TPCC_ER	(0x1000U)
#define EDMA_TPCC_ERH	(0x1004U)
#define EDMA_TPCC_ECR	(0x1008U)
#define EDMA_TPCC_ECRH	(0x100cU)
#define EDMA_TPCC_ESR	(0x1010U)
#define EDMA_TPCC_ESRH	(0x1014U)
#define EDMA_TPCC_CER	(0x1018U)
#define EDMA_TPCC_CERH	(0x101cU)
#define EDMA_TPCC_EER	(0x1020U)
#define EDMA_TPCC_EERH	(0x1024U)
#define EDMA_TPCC_EECR	(0x1028U)
#define EDMA_TPCC_EECRH	(0x102cU)
#define EDMA_TPCC_EESR	(0x1030U)
#define EDMA_TPCC_EESRH	(0x1034U)
#define EDMA_TPCC_SER	(0x1038U)
#define EDMA_TPCC_SERH	(0x103cU)
#define EDMA_TPCC_SECR	(0x1040U)
#define EDMA_TPCC_SECRH	(0x1044U)
#define EDMA_TPCC_IER	(0x1050U)
#define EDMA_TPCC_IERH	(0x1054U)
#define EDMA_TPCC_IECR	(0x1058U)
#define EDMA_TPCC_IECRH	(0x105cU)
#define EDMA_TPCC_IESR	(0x1060U)
#define EDMA_TPCC_IESRH	(0x1064U)
#define EDMA_TPCC_IPR	(0x1068U)
#define EDMA_TPCC_IPRH	(0x106cU)
#define EDMA_TPCC_ICR	(0x1070U)
#define EDMA_TPCC_ICRH	(0x1074U)
#define EDMA_TPCC_IEVAL	(0x1078U)
#define EDMA_TPCC_QEER	(0x1084U)
#define EDMA_TPCC_QEECR	(0x1088U)
#define EDMA_TPCC_QEESR	(0x108cU)
#define EDMA_TPCC_QSER	(0x1090U)
#define EDMA_TPCC_QSECR	(0x1094U)
#define EDMA_TPCC_QER	(0x1080U)
#define EDMA_TPCC_IESRH_RN(n)	(0x2064U + (n * 512))
#define EDMA_TPCC_SER_RN(n)		(0x2038U + (n * 512))
#define EDMA_TPCC_SERH_RN(n)	(0x203cU + (n * 512))
#define EDMA_TPCC_ESR_RN(n)		(0x2010U + (n * 512))
#define EDMA_TPCC_EECR_RN(n)	(0x2028U + (n * 512))
#define EDMA_TPCC_ER_RN(n)		(0x2000U + (n * 512))
#define EDMA_TPCC_ICRH_RN(n)	(0x2074U + (n * 512))
#define EDMA_TPCC_EECRH_RN(n)	(0x202cU + (n * 512))
#define EDMA_TPCC_IESR_RN(n)	(0x2060U + (n * 512))
#define EDMA_TPCC_SECR_RN(n)	(0x2040U + (n * 512))
#define EDMA_TPCC_EESR_RN(n)	(0x2030U + (n * 512))
#define EDMA_TPCC_QER_RN(n)		(0x2080U + (n * 512))
#define EDMA_TPCC_SECRH_RN(n)	(0x2044U + (n * 512))
#define EDMA_TPCC_EESRH_RN(n)	(0x2034U + (n * 512))
#define EDMA_TPCC_IER_RN(n)		(0x2050U + (n * 512))
#define EDMA_TPCC_QEECR_RN(n)	(0x2088U + (n * 512))
#define EDMA_TPCC_EER_RN(n)		(0x2020U + (n * 512))
#define EDMA_TPCC_CERH_RN(n)	(0x201cU + (n * 512))
#define EDMA_TPCC_QEER_RN(n)	(0x2084U + (n * 512))
#define EDMA_TPCC_QSECR_RN(n)	(0x2094U + (n * 512))
#define EDMA_TPCC_ECRH_RN(n)	(0x200cU + (n * 512))
#define EDMA_TPCC_ICR_RN(n)		(0x2070U + (n * 512))
#define EDMA_TPCC_IPRH_RN(n)	(0x206cU + (n * 512))
#define EDMA_TPCC_CER_RN(n)		(0x2018U + (n * 512))
#define EDMA_TPCC_IECRH_RN(n)	(0x205cU + (n * 512))
#define EDMA_TPCC_IECR_RN(n)	(0x2058U + (n * 512))
#define EDMA_TPCC_QSER_RN(n)	(0x2090U + (n * 512))
#define EDMA_TPCC_IERH_RN(n)	(0x2054U + (n * 512))
#define EDMA_TPCC_ECR_RN(n)		(0x2008U + (n * 512))
#define EDMA_TPCC_EERH_RN(n)	(0x2024U + (n * 512))
#define EDMA_TPCC_IPR_RN(n)		(0x2068U + (n * 512))
#define EDMA_TPCC_ESRH_RN(n)	(0x2014U + (n * 512))
#define EDMA_TPCC_QEESR_RN(n)	(0x208cU + (n * 512))
#define EDMA_TPCC_ERH_RN(n)		(0x2004U + (n * 512))
#define EDMA_TPCC_IEVAL_RN(n)	(0x2078U + (n * 512))
#define EDMA_TPCC_OPT(n)		(0x4000U + (n * 32))
#define EDMA_TPCC_SRC(n)		(0x4004U + (n * 32))
#define EDMA_TPCC_ABCNT(n)		(0x4008U + (n * 32))
#define EDMA_TPCC_BIDX(n)		(0x4010U + (n * 32))
#define EDMA_TPCC_LNK(n)		(0x4014U + (n * 32))
#define EDMA_TPCC_CIDX(n)		(0x4018U + (n * 32))
#define EDMA_TPCC_CCNT(n)		(0x401cU + (n * 32))
#define EDMA_TPCC_DST(n)		(0x400cU + (n * 32))

/****************************************************************************************************
* Field Definition Macros
****************************************************************************************************/
#define EDMA_TPCC_OPT_TCC_SHIFT		(12U)
#define EDMA_TPCC_OPT_TCC_MASK		(0x0003f000U)
#define EDMA_TPCC_OPT_TCINTEN_SHIFT	(20U)
#define EDMA_TPCC_OPT_TCINTEN_MASK	(0x00100000U)
#define EDMA_TPCC_OPT_SYNCDIM_SHIFT	(2U)
#define EDMA_TPCC_OPT_SYNCDIM_MASK	(0x00000004U)

#endif
