Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Mon Mar 29 18:55:08 2021
| Host         : DESKTOP-OFV538P running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file CortexM3_timing_summary_routed.rpt -pb CortexM3_timing_summary_routed.pb -rpx CortexM3_timing_summary_routed.rpx -warn_on_violation
| Design       : CortexM3
| Device       : 7z020-clg400
| Speed File   : -2  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 322 register/latch pins with no clock driven by root clock pin: SWCLK (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 753 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.538        0.000                      0                11682        0.105        0.000                      0                11682        9.500        0.000                       0                  5217  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.538        0.000                      0                 8705        0.105        0.000                      0                 8705        9.500        0.000                       0                  5217  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk                clk                      8.775        0.000                      0                 2977        0.386        0.000                      0                 2977  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.538ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.105ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.538ns  (required time - arrival time)
  Source:                 ulogic/Le9nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ITCM/BRAM_reg_1_1/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        18.614ns  (logic 5.018ns (26.959%)  route 13.596ns (73.041%))
  Logic Levels:           26  (CARRY4=8 LUT2=2 LUT3=3 LUT5=6 LUT6=7)
  Clock Path Skew:        -0.323ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.653ns = ( 24.653 - 20.000 ) 
    Source Clock Delay      (SCD):    5.261ns
    Clock Pessimism Removal (CPR):    0.285ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK50m (IN)
                         net (fo=0)                   0.000     0.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           2.160     3.566    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.651 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=5216, routed)        1.610     5.261    ulogic/CLK50m_IBUF_BUFG
    SLICE_X81Y118        FDCE                                         r  ulogic/Le9nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y118        FDCE (Prop_fdce_C_Q)         0.379     5.640 r  ulogic/Le9nz6_reg/Q
                         net (fo=3, routed)           0.642     6.281    ulogic/p_1_in9_in[1]
    SLICE_X88Y120        LUT2 (Prop_lut2_I0_O)        0.105     6.386 r  ulogic/H3km17_i_6/O
                         net (fo=1, routed)           0.000     6.386    ulogic/H3km17_i_6_n_0
    SLICE_X88Y120        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     6.843 r  ulogic/H3km17_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.843    ulogic/H3km17_reg_i_2_n_0
    SLICE_X88Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.941 r  ulogic/reg_addr_reg[6]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.941    ulogic/reg_addr_reg[6]_i_4_n_0
    SLICE_X88Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.039 r  ulogic/reg_addr_reg[10]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.039    ulogic/reg_addr_reg[10]_i_4_n_0
    SLICE_X88Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.137 r  ulogic/reg_addr_reg[14]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.137    ulogic/reg_addr_reg[14]_i_4_n_0
    SLICE_X88Y124        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     7.402 r  ulogic/reg_addr_reg[18]_i_4/O[1]
                         net (fo=1, routed)           0.623     8.026    ulogic/Z9zm17[17]
    SLICE_X93Y129        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.707     8.733 r  ulogic/reg_addr_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.733    ulogic/reg_addr_reg[18]_i_2_n_0
    SLICE_X93Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.831 r  ulogic/reg_addr_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.831    ulogic/reg_addr_reg[22]_i_2_n_0
    SLICE_X93Y131        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     9.091 r  ulogic/reg_addr_reg[26]_i_2/O[3]
                         net (fo=14, routed)          0.783     9.873    ulogic/p_0_in267_in
    SLICE_X94Y133        LUT3 (Prop_lut3_I2_O)        0.279    10.152 r  ulogic/Foboz6_i_313/O
                         net (fo=15, routed)          0.870    11.022    ulogic/Foboz6_i_313_n_0
    SLICE_X92Y135        LUT6 (Prop_lut6_I5_O)        0.268    11.290 r  ulogic/Foboz6_i_545/O
                         net (fo=1, routed)           0.569    11.858    ulogic/Foboz6_i_545_n_0
    SLICE_X91Y132        LUT6 (Prop_lut6_I1_O)        0.105    11.963 r  ulogic/Foboz6_i_418/O
                         net (fo=1, routed)           0.368    12.332    ulogic/Foboz6_i_418_n_0
    SLICE_X91Y132        LUT6 (Prop_lut6_I0_O)        0.105    12.437 r  ulogic/Foboz6_i_196/O
                         net (fo=1, routed)           0.343    12.780    ulogic/Foboz6_i_196_n_0
    SLICE_X90Y133        LUT6 (Prop_lut6_I2_O)        0.105    12.885 r  ulogic/Foboz6_i_63/O
                         net (fo=1, routed)           0.625    13.510    ulogic/Foboz6_i_63_n_0
    SLICE_X91Y130        LUT5 (Prop_lut5_I2_O)        0.105    13.615 r  ulogic/Foboz6_i_27/O
                         net (fo=14, routed)          1.211    14.826    ulogic/Foboz6_i_27_n_0
    SLICE_X102Y128       LUT5 (Prop_lut5_I1_O)        0.118    14.944 f  ulogic/Foboz6_i_20/O
                         net (fo=1, routed)           0.350    15.294    ulogic/Foboz6_i_20_n_0
    SLICE_X104Y128       LUT6 (Prop_lut6_I0_O)        0.264    15.558 f  ulogic/Foboz6_i_7/O
                         net (fo=1, routed)           0.816    16.374    ulogic/Foboz6_i_7_n_0
    SLICE_X102Y126       LUT6 (Prop_lut6_I2_O)        0.105    16.479 r  ulogic/Foboz6_i_2/O
                         net (fo=5, routed)           0.487    16.966    ulogic/Foboz6_i_2_n_0
    SLICE_X100Y121       LUT3 (Prop_lut3_I0_O)        0.105    17.071 r  ulogic/data_valid_i_4/O
                         net (fo=38, routed)          0.881    17.952    ulogic/data_valid_i_4_n_0
    SLICE_X94Y112        LUT2 (Prop_lut2_I1_O)        0.105    18.057 r  ulogic/Hbmzz6_i_2/O
                         net (fo=5, routed)           0.662    18.719    ulogic/Hbmzz6_i_2_n_0
    SLICE_X96Y104        LUT5 (Prop_lut5_I0_O)        0.264    18.983 f  ulogic/reg_addr[28]_i_3/O
                         net (fo=12, routed)          0.176    19.159    ulogic/HTRANSD[1]
    SLICE_X96Y104        LUT5 (Prop_lut5_I4_O)        0.105    19.264 r  ulogic/Bygzz6_i_2/O
                         net (fo=2, routed)           0.341    19.605    ulogic/Yk1ov6
    SLICE_X96Y105        LUT5 (Prop_lut5_I3_O)        0.105    19.710 f  ulogic/reg_addr[28]_i_3__0/O
                         net (fo=9, routed)           0.888    20.598    u_L1_AHBMatrix/u_l1_ahbdecoders1/buf_we[3]_i_8
    SLICE_X92Y91         LUT3 (Prop_lut3_I0_O)        0.105    20.703 r  u_L1_AHBMatrix/u_l1_ahbdecoders1/buf_we[3]_i_12/O
                         net (fo=1, routed)           0.469    21.172    u_L1_AHBMatrix/u_l1_ahboutputstgm0_0/u_output_arb/i_addr_in_port_reg[0]_8
    SLICE_X92Y91         LUT6 (Prop_lut6_I2_O)        0.105    21.277 r  u_L1_AHBMatrix/u_l1_ahboutputstgm0_0/u_output_arb/buf_we[3]_i_8/O
                         net (fo=27, routed)          0.737    22.014    u_L1_AHBMatrix/u_l1_ahboutputstgm0_0/u_output_arb/i_addr_in_port_reg[0]_1
    SLICE_X89Y89         LUT5 (Prop_lut5_I3_O)        0.105    22.119 r  u_L1_AHBMatrix/u_l1_ahboutputstgm0_0/u_output_arb/BRAM_reg_0_0_i_7/O
                         net (fo=16, routed)          1.755    23.874    ITCM/ADDRARDADDR[7]
    RAMB36_X2Y18         RAMB36E1                                     r  ITCM/BRAM_reg_1_1/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    K17                                               0.000    20.000 r  CLK50m (IN)
                         net (fo=0)                   0.000    20.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         1.340    21.340 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           1.961    23.301    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.378 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=5216, routed)        1.275    24.653    ITCM/CLK50m_IBUF_BUFG
    RAMB36_X2Y18         RAMB36E1                                     r  ITCM/BRAM_reg_1_1/CLKARDCLK
                         clock pessimism              0.285    24.938    
                         clock uncertainty           -0.035    24.902    
    RAMB36_X2Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.490    24.412    ITCM/BRAM_reg_1_1
  -------------------------------------------------------------------
                         required time                         24.412    
                         arrival time                         -23.874    
  -------------------------------------------------------------------
                         slack                                  0.538    

Slack (MET) :             0.628ns  (required time - arrival time)
  Source:                 ulogic/Le9nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ITCM/BRAM_reg_1_1/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        18.523ns  (logic 5.018ns (27.090%)  route 13.505ns (72.910%))
  Logic Levels:           26  (CARRY4=8 LUT2=2 LUT3=3 LUT5=6 LUT6=7)
  Clock Path Skew:        -0.323ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.653ns = ( 24.653 - 20.000 ) 
    Source Clock Delay      (SCD):    5.261ns
    Clock Pessimism Removal (CPR):    0.285ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK50m (IN)
                         net (fo=0)                   0.000     0.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           2.160     3.566    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.651 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=5216, routed)        1.610     5.261    ulogic/CLK50m_IBUF_BUFG
    SLICE_X81Y118        FDCE                                         r  ulogic/Le9nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y118        FDCE (Prop_fdce_C_Q)         0.379     5.640 r  ulogic/Le9nz6_reg/Q
                         net (fo=3, routed)           0.642     6.281    ulogic/p_1_in9_in[1]
    SLICE_X88Y120        LUT2 (Prop_lut2_I0_O)        0.105     6.386 r  ulogic/H3km17_i_6/O
                         net (fo=1, routed)           0.000     6.386    ulogic/H3km17_i_6_n_0
    SLICE_X88Y120        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     6.843 r  ulogic/H3km17_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.843    ulogic/H3km17_reg_i_2_n_0
    SLICE_X88Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.941 r  ulogic/reg_addr_reg[6]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.941    ulogic/reg_addr_reg[6]_i_4_n_0
    SLICE_X88Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.039 r  ulogic/reg_addr_reg[10]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.039    ulogic/reg_addr_reg[10]_i_4_n_0
    SLICE_X88Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.137 r  ulogic/reg_addr_reg[14]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.137    ulogic/reg_addr_reg[14]_i_4_n_0
    SLICE_X88Y124        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     7.402 r  ulogic/reg_addr_reg[18]_i_4/O[1]
                         net (fo=1, routed)           0.623     8.026    ulogic/Z9zm17[17]
    SLICE_X93Y129        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.707     8.733 r  ulogic/reg_addr_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.733    ulogic/reg_addr_reg[18]_i_2_n_0
    SLICE_X93Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.831 r  ulogic/reg_addr_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.831    ulogic/reg_addr_reg[22]_i_2_n_0
    SLICE_X93Y131        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     9.091 r  ulogic/reg_addr_reg[26]_i_2/O[3]
                         net (fo=14, routed)          0.783     9.873    ulogic/p_0_in267_in
    SLICE_X94Y133        LUT3 (Prop_lut3_I2_O)        0.279    10.152 r  ulogic/Foboz6_i_313/O
                         net (fo=15, routed)          0.870    11.022    ulogic/Foboz6_i_313_n_0
    SLICE_X92Y135        LUT6 (Prop_lut6_I5_O)        0.268    11.290 r  ulogic/Foboz6_i_545/O
                         net (fo=1, routed)           0.569    11.858    ulogic/Foboz6_i_545_n_0
    SLICE_X91Y132        LUT6 (Prop_lut6_I1_O)        0.105    11.963 r  ulogic/Foboz6_i_418/O
                         net (fo=1, routed)           0.368    12.332    ulogic/Foboz6_i_418_n_0
    SLICE_X91Y132        LUT6 (Prop_lut6_I0_O)        0.105    12.437 r  ulogic/Foboz6_i_196/O
                         net (fo=1, routed)           0.343    12.780    ulogic/Foboz6_i_196_n_0
    SLICE_X90Y133        LUT6 (Prop_lut6_I2_O)        0.105    12.885 r  ulogic/Foboz6_i_63/O
                         net (fo=1, routed)           0.625    13.510    ulogic/Foboz6_i_63_n_0
    SLICE_X91Y130        LUT5 (Prop_lut5_I2_O)        0.105    13.615 r  ulogic/Foboz6_i_27/O
                         net (fo=14, routed)          1.211    14.826    ulogic/Foboz6_i_27_n_0
    SLICE_X102Y128       LUT5 (Prop_lut5_I1_O)        0.118    14.944 f  ulogic/Foboz6_i_20/O
                         net (fo=1, routed)           0.350    15.294    ulogic/Foboz6_i_20_n_0
    SLICE_X104Y128       LUT6 (Prop_lut6_I0_O)        0.264    15.558 f  ulogic/Foboz6_i_7/O
                         net (fo=1, routed)           0.816    16.374    ulogic/Foboz6_i_7_n_0
    SLICE_X102Y126       LUT6 (Prop_lut6_I2_O)        0.105    16.479 r  ulogic/Foboz6_i_2/O
                         net (fo=5, routed)           0.487    16.966    ulogic/Foboz6_i_2_n_0
    SLICE_X100Y121       LUT3 (Prop_lut3_I0_O)        0.105    17.071 r  ulogic/data_valid_i_4/O
                         net (fo=38, routed)          0.881    17.952    ulogic/data_valid_i_4_n_0
    SLICE_X94Y112        LUT2 (Prop_lut2_I1_O)        0.105    18.057 r  ulogic/Hbmzz6_i_2/O
                         net (fo=5, routed)           0.662    18.719    ulogic/Hbmzz6_i_2_n_0
    SLICE_X96Y104        LUT5 (Prop_lut5_I0_O)        0.264    18.983 f  ulogic/reg_addr[28]_i_3/O
                         net (fo=12, routed)          0.176    19.159    ulogic/HTRANSD[1]
    SLICE_X96Y104        LUT5 (Prop_lut5_I4_O)        0.105    19.264 r  ulogic/Bygzz6_i_2/O
                         net (fo=2, routed)           0.341    19.605    ulogic/Yk1ov6
    SLICE_X96Y105        LUT5 (Prop_lut5_I3_O)        0.105    19.710 f  ulogic/reg_addr[28]_i_3__0/O
                         net (fo=9, routed)           0.888    20.598    u_L1_AHBMatrix/u_l1_ahbdecoders1/buf_we[3]_i_8
    SLICE_X92Y91         LUT3 (Prop_lut3_I0_O)        0.105    20.703 r  u_L1_AHBMatrix/u_l1_ahbdecoders1/buf_we[3]_i_12/O
                         net (fo=1, routed)           0.469    21.172    u_L1_AHBMatrix/u_l1_ahboutputstgm0_0/u_output_arb/i_addr_in_port_reg[0]_8
    SLICE_X92Y91         LUT6 (Prop_lut6_I2_O)        0.105    21.277 r  u_L1_AHBMatrix/u_l1_ahboutputstgm0_0/u_output_arb/buf_we[3]_i_8/O
                         net (fo=27, routed)          0.662    21.939    u_L1_AHBMatrix/u_l1_ahboutputstgm0_0/u_output_arb/i_addr_in_port_reg[0]_1
    SLICE_X88Y90         LUT5 (Prop_lut5_I3_O)        0.105    22.044 r  u_L1_AHBMatrix/u_l1_ahboutputstgm0_0/u_output_arb/BRAM_reg_0_0_i_5/O
                         net (fo=16, routed)          1.740    23.784    ITCM/ADDRARDADDR[9]
    RAMB36_X2Y18         RAMB36E1                                     r  ITCM/BRAM_reg_1_1/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    K17                                               0.000    20.000 r  CLK50m (IN)
                         net (fo=0)                   0.000    20.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         1.340    21.340 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           1.961    23.301    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.378 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=5216, routed)        1.275    24.653    ITCM/CLK50m_IBUF_BUFG
    RAMB36_X2Y18         RAMB36E1                                     r  ITCM/BRAM_reg_1_1/CLKARDCLK
                         clock pessimism              0.285    24.938    
                         clock uncertainty           -0.035    24.902    
    RAMB36_X2Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.490    24.412    ITCM/BRAM_reg_1_1
  -------------------------------------------------------------------
                         required time                         24.412    
                         arrival time                         -23.784    
  -------------------------------------------------------------------
                         slack                                  0.628    

Slack (MET) :             0.734ns  (required time - arrival time)
  Source:                 ulogic/Le9nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ITCM/BRAM_reg_1_1/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        18.417ns  (logic 5.018ns (27.247%)  route 13.399ns (72.753%))
  Logic Levels:           26  (CARRY4=8 LUT2=2 LUT3=3 LUT5=6 LUT6=7)
  Clock Path Skew:        -0.323ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.653ns = ( 24.653 - 20.000 ) 
    Source Clock Delay      (SCD):    5.261ns
    Clock Pessimism Removal (CPR):    0.285ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK50m (IN)
                         net (fo=0)                   0.000     0.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           2.160     3.566    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.651 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=5216, routed)        1.610     5.261    ulogic/CLK50m_IBUF_BUFG
    SLICE_X81Y118        FDCE                                         r  ulogic/Le9nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y118        FDCE (Prop_fdce_C_Q)         0.379     5.640 r  ulogic/Le9nz6_reg/Q
                         net (fo=3, routed)           0.642     6.281    ulogic/p_1_in9_in[1]
    SLICE_X88Y120        LUT2 (Prop_lut2_I0_O)        0.105     6.386 r  ulogic/H3km17_i_6/O
                         net (fo=1, routed)           0.000     6.386    ulogic/H3km17_i_6_n_0
    SLICE_X88Y120        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     6.843 r  ulogic/H3km17_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.843    ulogic/H3km17_reg_i_2_n_0
    SLICE_X88Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.941 r  ulogic/reg_addr_reg[6]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.941    ulogic/reg_addr_reg[6]_i_4_n_0
    SLICE_X88Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.039 r  ulogic/reg_addr_reg[10]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.039    ulogic/reg_addr_reg[10]_i_4_n_0
    SLICE_X88Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.137 r  ulogic/reg_addr_reg[14]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.137    ulogic/reg_addr_reg[14]_i_4_n_0
    SLICE_X88Y124        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     7.402 r  ulogic/reg_addr_reg[18]_i_4/O[1]
                         net (fo=1, routed)           0.623     8.026    ulogic/Z9zm17[17]
    SLICE_X93Y129        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.707     8.733 r  ulogic/reg_addr_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.733    ulogic/reg_addr_reg[18]_i_2_n_0
    SLICE_X93Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.831 r  ulogic/reg_addr_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.831    ulogic/reg_addr_reg[22]_i_2_n_0
    SLICE_X93Y131        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     9.091 r  ulogic/reg_addr_reg[26]_i_2/O[3]
                         net (fo=14, routed)          0.783     9.873    ulogic/p_0_in267_in
    SLICE_X94Y133        LUT3 (Prop_lut3_I2_O)        0.279    10.152 r  ulogic/Foboz6_i_313/O
                         net (fo=15, routed)          0.870    11.022    ulogic/Foboz6_i_313_n_0
    SLICE_X92Y135        LUT6 (Prop_lut6_I5_O)        0.268    11.290 r  ulogic/Foboz6_i_545/O
                         net (fo=1, routed)           0.569    11.858    ulogic/Foboz6_i_545_n_0
    SLICE_X91Y132        LUT6 (Prop_lut6_I1_O)        0.105    11.963 r  ulogic/Foboz6_i_418/O
                         net (fo=1, routed)           0.368    12.332    ulogic/Foboz6_i_418_n_0
    SLICE_X91Y132        LUT6 (Prop_lut6_I0_O)        0.105    12.437 r  ulogic/Foboz6_i_196/O
                         net (fo=1, routed)           0.343    12.780    ulogic/Foboz6_i_196_n_0
    SLICE_X90Y133        LUT6 (Prop_lut6_I2_O)        0.105    12.885 r  ulogic/Foboz6_i_63/O
                         net (fo=1, routed)           0.625    13.510    ulogic/Foboz6_i_63_n_0
    SLICE_X91Y130        LUT5 (Prop_lut5_I2_O)        0.105    13.615 r  ulogic/Foboz6_i_27/O
                         net (fo=14, routed)          1.211    14.826    ulogic/Foboz6_i_27_n_0
    SLICE_X102Y128       LUT5 (Prop_lut5_I1_O)        0.118    14.944 f  ulogic/Foboz6_i_20/O
                         net (fo=1, routed)           0.350    15.294    ulogic/Foboz6_i_20_n_0
    SLICE_X104Y128       LUT6 (Prop_lut6_I0_O)        0.264    15.558 f  ulogic/Foboz6_i_7/O
                         net (fo=1, routed)           0.816    16.374    ulogic/Foboz6_i_7_n_0
    SLICE_X102Y126       LUT6 (Prop_lut6_I2_O)        0.105    16.479 r  ulogic/Foboz6_i_2/O
                         net (fo=5, routed)           0.487    16.966    ulogic/Foboz6_i_2_n_0
    SLICE_X100Y121       LUT3 (Prop_lut3_I0_O)        0.105    17.071 r  ulogic/data_valid_i_4/O
                         net (fo=38, routed)          0.881    17.952    ulogic/data_valid_i_4_n_0
    SLICE_X94Y112        LUT2 (Prop_lut2_I1_O)        0.105    18.057 r  ulogic/Hbmzz6_i_2/O
                         net (fo=5, routed)           0.662    18.719    ulogic/Hbmzz6_i_2_n_0
    SLICE_X96Y104        LUT5 (Prop_lut5_I0_O)        0.264    18.983 f  ulogic/reg_addr[28]_i_3/O
                         net (fo=12, routed)          0.176    19.159    ulogic/HTRANSD[1]
    SLICE_X96Y104        LUT5 (Prop_lut5_I4_O)        0.105    19.264 r  ulogic/Bygzz6_i_2/O
                         net (fo=2, routed)           0.341    19.605    ulogic/Yk1ov6
    SLICE_X96Y105        LUT5 (Prop_lut5_I3_O)        0.105    19.710 f  ulogic/reg_addr[28]_i_3__0/O
                         net (fo=9, routed)           0.888    20.598    u_L1_AHBMatrix/u_l1_ahbdecoders1/buf_we[3]_i_8
    SLICE_X92Y91         LUT3 (Prop_lut3_I0_O)        0.105    20.703 r  u_L1_AHBMatrix/u_l1_ahbdecoders1/buf_we[3]_i_12/O
                         net (fo=1, routed)           0.469    21.172    u_L1_AHBMatrix/u_l1_ahboutputstgm0_0/u_output_arb/i_addr_in_port_reg[0]_8
    SLICE_X92Y91         LUT6 (Prop_lut6_I2_O)        0.105    21.277 r  u_L1_AHBMatrix/u_l1_ahboutputstgm0_0/u_output_arb/buf_we[3]_i_8/O
                         net (fo=27, routed)          0.573    21.851    u_L1_AHBMatrix/u_l1_ahboutputstgm0_0/u_output_arb/i_addr_in_port_reg[0]_1
    SLICE_X90Y88         LUT5 (Prop_lut5_I3_O)        0.105    21.956 r  u_L1_AHBMatrix/u_l1_ahboutputstgm0_0/u_output_arb/BRAM_reg_0_0_i_14/O
                         net (fo=16, routed)          1.722    23.678    ITCM/ADDRARDADDR[0]
    RAMB36_X2Y18         RAMB36E1                                     r  ITCM/BRAM_reg_1_1/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    K17                                               0.000    20.000 r  CLK50m (IN)
                         net (fo=0)                   0.000    20.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         1.340    21.340 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           1.961    23.301    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.378 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=5216, routed)        1.275    24.653    ITCM/CLK50m_IBUF_BUFG
    RAMB36_X2Y18         RAMB36E1                                     r  ITCM/BRAM_reg_1_1/CLKARDCLK
                         clock pessimism              0.285    24.938    
                         clock uncertainty           -0.035    24.902    
    RAMB36_X2Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.490    24.412    ITCM/BRAM_reg_1_1
  -------------------------------------------------------------------
                         required time                         24.412    
                         arrival time                         -23.678    
  -------------------------------------------------------------------
                         slack                                  0.734    

Slack (MET) :             0.749ns  (required time - arrival time)
  Source:                 ulogic/Le9nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ITCM/BRAM_reg_1_1/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        18.403ns  (logic 5.018ns (27.268%)  route 13.385ns (72.732%))
  Logic Levels:           26  (CARRY4=8 LUT2=2 LUT3=3 LUT5=6 LUT6=7)
  Clock Path Skew:        -0.323ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.653ns = ( 24.653 - 20.000 ) 
    Source Clock Delay      (SCD):    5.261ns
    Clock Pessimism Removal (CPR):    0.285ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK50m (IN)
                         net (fo=0)                   0.000     0.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           2.160     3.566    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.651 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=5216, routed)        1.610     5.261    ulogic/CLK50m_IBUF_BUFG
    SLICE_X81Y118        FDCE                                         r  ulogic/Le9nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y118        FDCE (Prop_fdce_C_Q)         0.379     5.640 r  ulogic/Le9nz6_reg/Q
                         net (fo=3, routed)           0.642     6.281    ulogic/p_1_in9_in[1]
    SLICE_X88Y120        LUT2 (Prop_lut2_I0_O)        0.105     6.386 r  ulogic/H3km17_i_6/O
                         net (fo=1, routed)           0.000     6.386    ulogic/H3km17_i_6_n_0
    SLICE_X88Y120        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     6.843 r  ulogic/H3km17_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.843    ulogic/H3km17_reg_i_2_n_0
    SLICE_X88Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.941 r  ulogic/reg_addr_reg[6]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.941    ulogic/reg_addr_reg[6]_i_4_n_0
    SLICE_X88Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.039 r  ulogic/reg_addr_reg[10]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.039    ulogic/reg_addr_reg[10]_i_4_n_0
    SLICE_X88Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.137 r  ulogic/reg_addr_reg[14]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.137    ulogic/reg_addr_reg[14]_i_4_n_0
    SLICE_X88Y124        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     7.402 r  ulogic/reg_addr_reg[18]_i_4/O[1]
                         net (fo=1, routed)           0.623     8.026    ulogic/Z9zm17[17]
    SLICE_X93Y129        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.707     8.733 r  ulogic/reg_addr_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.733    ulogic/reg_addr_reg[18]_i_2_n_0
    SLICE_X93Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.831 r  ulogic/reg_addr_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.831    ulogic/reg_addr_reg[22]_i_2_n_0
    SLICE_X93Y131        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     9.091 r  ulogic/reg_addr_reg[26]_i_2/O[3]
                         net (fo=14, routed)          0.783     9.873    ulogic/p_0_in267_in
    SLICE_X94Y133        LUT3 (Prop_lut3_I2_O)        0.279    10.152 r  ulogic/Foboz6_i_313/O
                         net (fo=15, routed)          0.870    11.022    ulogic/Foboz6_i_313_n_0
    SLICE_X92Y135        LUT6 (Prop_lut6_I5_O)        0.268    11.290 r  ulogic/Foboz6_i_545/O
                         net (fo=1, routed)           0.569    11.858    ulogic/Foboz6_i_545_n_0
    SLICE_X91Y132        LUT6 (Prop_lut6_I1_O)        0.105    11.963 r  ulogic/Foboz6_i_418/O
                         net (fo=1, routed)           0.368    12.332    ulogic/Foboz6_i_418_n_0
    SLICE_X91Y132        LUT6 (Prop_lut6_I0_O)        0.105    12.437 r  ulogic/Foboz6_i_196/O
                         net (fo=1, routed)           0.343    12.780    ulogic/Foboz6_i_196_n_0
    SLICE_X90Y133        LUT6 (Prop_lut6_I2_O)        0.105    12.885 r  ulogic/Foboz6_i_63/O
                         net (fo=1, routed)           0.625    13.510    ulogic/Foboz6_i_63_n_0
    SLICE_X91Y130        LUT5 (Prop_lut5_I2_O)        0.105    13.615 r  ulogic/Foboz6_i_27/O
                         net (fo=14, routed)          1.211    14.826    ulogic/Foboz6_i_27_n_0
    SLICE_X102Y128       LUT5 (Prop_lut5_I1_O)        0.118    14.944 f  ulogic/Foboz6_i_20/O
                         net (fo=1, routed)           0.350    15.294    ulogic/Foboz6_i_20_n_0
    SLICE_X104Y128       LUT6 (Prop_lut6_I0_O)        0.264    15.558 f  ulogic/Foboz6_i_7/O
                         net (fo=1, routed)           0.816    16.374    ulogic/Foboz6_i_7_n_0
    SLICE_X102Y126       LUT6 (Prop_lut6_I2_O)        0.105    16.479 r  ulogic/Foboz6_i_2/O
                         net (fo=5, routed)           0.487    16.966    ulogic/Foboz6_i_2_n_0
    SLICE_X100Y121       LUT3 (Prop_lut3_I0_O)        0.105    17.071 r  ulogic/data_valid_i_4/O
                         net (fo=38, routed)          0.881    17.952    ulogic/data_valid_i_4_n_0
    SLICE_X94Y112        LUT2 (Prop_lut2_I1_O)        0.105    18.057 r  ulogic/Hbmzz6_i_2/O
                         net (fo=5, routed)           0.662    18.719    ulogic/Hbmzz6_i_2_n_0
    SLICE_X96Y104        LUT5 (Prop_lut5_I0_O)        0.264    18.983 f  ulogic/reg_addr[28]_i_3/O
                         net (fo=12, routed)          0.176    19.159    ulogic/HTRANSD[1]
    SLICE_X96Y104        LUT5 (Prop_lut5_I4_O)        0.105    19.264 r  ulogic/Bygzz6_i_2/O
                         net (fo=2, routed)           0.341    19.605    ulogic/Yk1ov6
    SLICE_X96Y105        LUT5 (Prop_lut5_I3_O)        0.105    19.710 f  ulogic/reg_addr[28]_i_3__0/O
                         net (fo=9, routed)           0.888    20.598    u_L1_AHBMatrix/u_l1_ahbdecoders1/buf_we[3]_i_8
    SLICE_X92Y91         LUT3 (Prop_lut3_I0_O)        0.105    20.703 r  u_L1_AHBMatrix/u_l1_ahbdecoders1/buf_we[3]_i_12/O
                         net (fo=1, routed)           0.469    21.172    u_L1_AHBMatrix/u_l1_ahboutputstgm0_0/u_output_arb/i_addr_in_port_reg[0]_8
    SLICE_X92Y91         LUT6 (Prop_lut6_I2_O)        0.105    21.277 r  u_L1_AHBMatrix/u_l1_ahboutputstgm0_0/u_output_arb/buf_we[3]_i_8/O
                         net (fo=27, routed)          0.656    21.933    u_L1_AHBMatrix/u_l1_ahboutputstgm0_0/u_output_arb/i_addr_in_port_reg[0]_1
    SLICE_X89Y89         LUT5 (Prop_lut5_I3_O)        0.105    22.038 r  u_L1_AHBMatrix/u_l1_ahboutputstgm0_0/u_output_arb/BRAM_reg_0_0_i_11/O
                         net (fo=16, routed)          1.625    23.664    ITCM/ADDRARDADDR[3]
    RAMB36_X2Y18         RAMB36E1                                     r  ITCM/BRAM_reg_1_1/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    K17                                               0.000    20.000 r  CLK50m (IN)
                         net (fo=0)                   0.000    20.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         1.340    21.340 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           1.961    23.301    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.378 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=5216, routed)        1.275    24.653    ITCM/CLK50m_IBUF_BUFG
    RAMB36_X2Y18         RAMB36E1                                     r  ITCM/BRAM_reg_1_1/CLKARDCLK
                         clock pessimism              0.285    24.938    
                         clock uncertainty           -0.035    24.902    
    RAMB36_X2Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.490    24.412    ITCM/BRAM_reg_1_1
  -------------------------------------------------------------------
                         required time                         24.412    
                         arrival time                         -23.664    
  -------------------------------------------------------------------
                         slack                                  0.749    

Slack (MET) :             0.775ns  (required time - arrival time)
  Source:                 ulogic/Le9nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ITCM/BRAM_reg_1_1/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        18.377ns  (logic 5.018ns (27.306%)  route 13.359ns (72.694%))
  Logic Levels:           26  (CARRY4=8 LUT2=2 LUT3=3 LUT5=6 LUT6=7)
  Clock Path Skew:        -0.323ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.653ns = ( 24.653 - 20.000 ) 
    Source Clock Delay      (SCD):    5.261ns
    Clock Pessimism Removal (CPR):    0.285ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK50m (IN)
                         net (fo=0)                   0.000     0.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           2.160     3.566    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.651 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=5216, routed)        1.610     5.261    ulogic/CLK50m_IBUF_BUFG
    SLICE_X81Y118        FDCE                                         r  ulogic/Le9nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y118        FDCE (Prop_fdce_C_Q)         0.379     5.640 r  ulogic/Le9nz6_reg/Q
                         net (fo=3, routed)           0.642     6.281    ulogic/p_1_in9_in[1]
    SLICE_X88Y120        LUT2 (Prop_lut2_I0_O)        0.105     6.386 r  ulogic/H3km17_i_6/O
                         net (fo=1, routed)           0.000     6.386    ulogic/H3km17_i_6_n_0
    SLICE_X88Y120        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     6.843 r  ulogic/H3km17_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.843    ulogic/H3km17_reg_i_2_n_0
    SLICE_X88Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.941 r  ulogic/reg_addr_reg[6]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.941    ulogic/reg_addr_reg[6]_i_4_n_0
    SLICE_X88Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.039 r  ulogic/reg_addr_reg[10]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.039    ulogic/reg_addr_reg[10]_i_4_n_0
    SLICE_X88Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.137 r  ulogic/reg_addr_reg[14]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.137    ulogic/reg_addr_reg[14]_i_4_n_0
    SLICE_X88Y124        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     7.402 r  ulogic/reg_addr_reg[18]_i_4/O[1]
                         net (fo=1, routed)           0.623     8.026    ulogic/Z9zm17[17]
    SLICE_X93Y129        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.707     8.733 r  ulogic/reg_addr_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.733    ulogic/reg_addr_reg[18]_i_2_n_0
    SLICE_X93Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.831 r  ulogic/reg_addr_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.831    ulogic/reg_addr_reg[22]_i_2_n_0
    SLICE_X93Y131        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     9.091 r  ulogic/reg_addr_reg[26]_i_2/O[3]
                         net (fo=14, routed)          0.783     9.873    ulogic/p_0_in267_in
    SLICE_X94Y133        LUT3 (Prop_lut3_I2_O)        0.279    10.152 r  ulogic/Foboz6_i_313/O
                         net (fo=15, routed)          0.870    11.022    ulogic/Foboz6_i_313_n_0
    SLICE_X92Y135        LUT6 (Prop_lut6_I5_O)        0.268    11.290 r  ulogic/Foboz6_i_545/O
                         net (fo=1, routed)           0.569    11.858    ulogic/Foboz6_i_545_n_0
    SLICE_X91Y132        LUT6 (Prop_lut6_I1_O)        0.105    11.963 r  ulogic/Foboz6_i_418/O
                         net (fo=1, routed)           0.368    12.332    ulogic/Foboz6_i_418_n_0
    SLICE_X91Y132        LUT6 (Prop_lut6_I0_O)        0.105    12.437 r  ulogic/Foboz6_i_196/O
                         net (fo=1, routed)           0.343    12.780    ulogic/Foboz6_i_196_n_0
    SLICE_X90Y133        LUT6 (Prop_lut6_I2_O)        0.105    12.885 r  ulogic/Foboz6_i_63/O
                         net (fo=1, routed)           0.625    13.510    ulogic/Foboz6_i_63_n_0
    SLICE_X91Y130        LUT5 (Prop_lut5_I2_O)        0.105    13.615 r  ulogic/Foboz6_i_27/O
                         net (fo=14, routed)          1.211    14.826    ulogic/Foboz6_i_27_n_0
    SLICE_X102Y128       LUT5 (Prop_lut5_I1_O)        0.118    14.944 f  ulogic/Foboz6_i_20/O
                         net (fo=1, routed)           0.350    15.294    ulogic/Foboz6_i_20_n_0
    SLICE_X104Y128       LUT6 (Prop_lut6_I0_O)        0.264    15.558 f  ulogic/Foboz6_i_7/O
                         net (fo=1, routed)           0.816    16.374    ulogic/Foboz6_i_7_n_0
    SLICE_X102Y126       LUT6 (Prop_lut6_I2_O)        0.105    16.479 r  ulogic/Foboz6_i_2/O
                         net (fo=5, routed)           0.487    16.966    ulogic/Foboz6_i_2_n_0
    SLICE_X100Y121       LUT3 (Prop_lut3_I0_O)        0.105    17.071 r  ulogic/data_valid_i_4/O
                         net (fo=38, routed)          0.881    17.952    ulogic/data_valid_i_4_n_0
    SLICE_X94Y112        LUT2 (Prop_lut2_I1_O)        0.105    18.057 r  ulogic/Hbmzz6_i_2/O
                         net (fo=5, routed)           0.662    18.719    ulogic/Hbmzz6_i_2_n_0
    SLICE_X96Y104        LUT5 (Prop_lut5_I0_O)        0.264    18.983 f  ulogic/reg_addr[28]_i_3/O
                         net (fo=12, routed)          0.176    19.159    ulogic/HTRANSD[1]
    SLICE_X96Y104        LUT5 (Prop_lut5_I4_O)        0.105    19.264 r  ulogic/Bygzz6_i_2/O
                         net (fo=2, routed)           0.341    19.605    ulogic/Yk1ov6
    SLICE_X96Y105        LUT5 (Prop_lut5_I3_O)        0.105    19.710 f  ulogic/reg_addr[28]_i_3__0/O
                         net (fo=9, routed)           0.888    20.598    u_L1_AHBMatrix/u_l1_ahbdecoders1/buf_we[3]_i_8
    SLICE_X92Y91         LUT3 (Prop_lut3_I0_O)        0.105    20.703 r  u_L1_AHBMatrix/u_l1_ahbdecoders1/buf_we[3]_i_12/O
                         net (fo=1, routed)           0.469    21.172    u_L1_AHBMatrix/u_l1_ahboutputstgm0_0/u_output_arb/i_addr_in_port_reg[0]_8
    SLICE_X92Y91         LUT6 (Prop_lut6_I2_O)        0.105    21.277 r  u_L1_AHBMatrix/u_l1_ahboutputstgm0_0/u_output_arb/buf_we[3]_i_8/O
                         net (fo=27, routed)          0.671    21.949    u_L1_AHBMatrix/u_l1_ahboutputstgm0_0/u_output_arb/i_addr_in_port_reg[0]_1
    SLICE_X89Y88         LUT5 (Prop_lut5_I3_O)        0.105    22.054 r  u_L1_AHBMatrix/u_l1_ahboutputstgm0_0/u_output_arb/BRAM_reg_0_0_i_12/O
                         net (fo=16, routed)          1.584    23.638    ITCM/ADDRARDADDR[2]
    RAMB36_X2Y18         RAMB36E1                                     r  ITCM/BRAM_reg_1_1/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    K17                                               0.000    20.000 r  CLK50m (IN)
                         net (fo=0)                   0.000    20.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         1.340    21.340 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           1.961    23.301    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.378 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=5216, routed)        1.275    24.653    ITCM/CLK50m_IBUF_BUFG
    RAMB36_X2Y18         RAMB36E1                                     r  ITCM/BRAM_reg_1_1/CLKARDCLK
                         clock pessimism              0.285    24.938    
                         clock uncertainty           -0.035    24.902    
    RAMB36_X2Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.490    24.412    ITCM/BRAM_reg_1_1
  -------------------------------------------------------------------
                         required time                         24.412    
                         arrival time                         -23.638    
  -------------------------------------------------------------------
                         slack                                  0.775    

Slack (MET) :             0.779ns  (required time - arrival time)
  Source:                 ulogic/Le9nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ITCM/BRAM_reg_1_1/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        18.373ns  (logic 5.018ns (27.312%)  route 13.355ns (72.688%))
  Logic Levels:           26  (CARRY4=8 LUT2=2 LUT3=3 LUT5=6 LUT6=7)
  Clock Path Skew:        -0.323ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.653ns = ( 24.653 - 20.000 ) 
    Source Clock Delay      (SCD):    5.261ns
    Clock Pessimism Removal (CPR):    0.285ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK50m (IN)
                         net (fo=0)                   0.000     0.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           2.160     3.566    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.651 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=5216, routed)        1.610     5.261    ulogic/CLK50m_IBUF_BUFG
    SLICE_X81Y118        FDCE                                         r  ulogic/Le9nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y118        FDCE (Prop_fdce_C_Q)         0.379     5.640 r  ulogic/Le9nz6_reg/Q
                         net (fo=3, routed)           0.642     6.281    ulogic/p_1_in9_in[1]
    SLICE_X88Y120        LUT2 (Prop_lut2_I0_O)        0.105     6.386 r  ulogic/H3km17_i_6/O
                         net (fo=1, routed)           0.000     6.386    ulogic/H3km17_i_6_n_0
    SLICE_X88Y120        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     6.843 r  ulogic/H3km17_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.843    ulogic/H3km17_reg_i_2_n_0
    SLICE_X88Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.941 r  ulogic/reg_addr_reg[6]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.941    ulogic/reg_addr_reg[6]_i_4_n_0
    SLICE_X88Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.039 r  ulogic/reg_addr_reg[10]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.039    ulogic/reg_addr_reg[10]_i_4_n_0
    SLICE_X88Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.137 r  ulogic/reg_addr_reg[14]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.137    ulogic/reg_addr_reg[14]_i_4_n_0
    SLICE_X88Y124        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     7.402 r  ulogic/reg_addr_reg[18]_i_4/O[1]
                         net (fo=1, routed)           0.623     8.026    ulogic/Z9zm17[17]
    SLICE_X93Y129        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.707     8.733 r  ulogic/reg_addr_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.733    ulogic/reg_addr_reg[18]_i_2_n_0
    SLICE_X93Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.831 r  ulogic/reg_addr_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.831    ulogic/reg_addr_reg[22]_i_2_n_0
    SLICE_X93Y131        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     9.091 r  ulogic/reg_addr_reg[26]_i_2/O[3]
                         net (fo=14, routed)          0.783     9.873    ulogic/p_0_in267_in
    SLICE_X94Y133        LUT3 (Prop_lut3_I2_O)        0.279    10.152 r  ulogic/Foboz6_i_313/O
                         net (fo=15, routed)          0.870    11.022    ulogic/Foboz6_i_313_n_0
    SLICE_X92Y135        LUT6 (Prop_lut6_I5_O)        0.268    11.290 r  ulogic/Foboz6_i_545/O
                         net (fo=1, routed)           0.569    11.858    ulogic/Foboz6_i_545_n_0
    SLICE_X91Y132        LUT6 (Prop_lut6_I1_O)        0.105    11.963 r  ulogic/Foboz6_i_418/O
                         net (fo=1, routed)           0.368    12.332    ulogic/Foboz6_i_418_n_0
    SLICE_X91Y132        LUT6 (Prop_lut6_I0_O)        0.105    12.437 r  ulogic/Foboz6_i_196/O
                         net (fo=1, routed)           0.343    12.780    ulogic/Foboz6_i_196_n_0
    SLICE_X90Y133        LUT6 (Prop_lut6_I2_O)        0.105    12.885 r  ulogic/Foboz6_i_63/O
                         net (fo=1, routed)           0.625    13.510    ulogic/Foboz6_i_63_n_0
    SLICE_X91Y130        LUT5 (Prop_lut5_I2_O)        0.105    13.615 r  ulogic/Foboz6_i_27/O
                         net (fo=14, routed)          1.211    14.826    ulogic/Foboz6_i_27_n_0
    SLICE_X102Y128       LUT5 (Prop_lut5_I1_O)        0.118    14.944 f  ulogic/Foboz6_i_20/O
                         net (fo=1, routed)           0.350    15.294    ulogic/Foboz6_i_20_n_0
    SLICE_X104Y128       LUT6 (Prop_lut6_I0_O)        0.264    15.558 f  ulogic/Foboz6_i_7/O
                         net (fo=1, routed)           0.816    16.374    ulogic/Foboz6_i_7_n_0
    SLICE_X102Y126       LUT6 (Prop_lut6_I2_O)        0.105    16.479 r  ulogic/Foboz6_i_2/O
                         net (fo=5, routed)           0.487    16.966    ulogic/Foboz6_i_2_n_0
    SLICE_X100Y121       LUT3 (Prop_lut3_I0_O)        0.105    17.071 r  ulogic/data_valid_i_4/O
                         net (fo=38, routed)          0.881    17.952    ulogic/data_valid_i_4_n_0
    SLICE_X94Y112        LUT2 (Prop_lut2_I1_O)        0.105    18.057 r  ulogic/Hbmzz6_i_2/O
                         net (fo=5, routed)           0.662    18.719    ulogic/Hbmzz6_i_2_n_0
    SLICE_X96Y104        LUT5 (Prop_lut5_I0_O)        0.264    18.983 f  ulogic/reg_addr[28]_i_3/O
                         net (fo=12, routed)          0.176    19.159    ulogic/HTRANSD[1]
    SLICE_X96Y104        LUT5 (Prop_lut5_I4_O)        0.105    19.264 r  ulogic/Bygzz6_i_2/O
                         net (fo=2, routed)           0.341    19.605    ulogic/Yk1ov6
    SLICE_X96Y105        LUT5 (Prop_lut5_I3_O)        0.105    19.710 f  ulogic/reg_addr[28]_i_3__0/O
                         net (fo=9, routed)           0.888    20.598    u_L1_AHBMatrix/u_l1_ahbdecoders1/buf_we[3]_i_8
    SLICE_X92Y91         LUT3 (Prop_lut3_I0_O)        0.105    20.703 r  u_L1_AHBMatrix/u_l1_ahbdecoders1/buf_we[3]_i_12/O
                         net (fo=1, routed)           0.469    21.172    u_L1_AHBMatrix/u_l1_ahboutputstgm0_0/u_output_arb/i_addr_in_port_reg[0]_8
    SLICE_X92Y91         LUT6 (Prop_lut6_I2_O)        0.105    21.277 r  u_L1_AHBMatrix/u_l1_ahboutputstgm0_0/u_output_arb/buf_we[3]_i_8/O
                         net (fo=27, routed)          0.675    21.953    u_L1_AHBMatrix/u_l1_ahboutputstgm0_0/u_output_arb/i_addr_in_port_reg[0]_1
    SLICE_X89Y88         LUT5 (Prop_lut5_I3_O)        0.105    22.058 r  u_L1_AHBMatrix/u_l1_ahboutputstgm0_0/u_output_arb/BRAM_reg_0_0_i_13/O
                         net (fo=16, routed)          1.576    23.634    ITCM/ADDRARDADDR[1]
    RAMB36_X2Y18         RAMB36E1                                     r  ITCM/BRAM_reg_1_1/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    K17                                               0.000    20.000 r  CLK50m (IN)
                         net (fo=0)                   0.000    20.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         1.340    21.340 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           1.961    23.301    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.378 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=5216, routed)        1.275    24.653    ITCM/CLK50m_IBUF_BUFG
    RAMB36_X2Y18         RAMB36E1                                     r  ITCM/BRAM_reg_1_1/CLKARDCLK
                         clock pessimism              0.285    24.938    
                         clock uncertainty           -0.035    24.902    
    RAMB36_X2Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[2])
                                                     -0.490    24.412    ITCM/BRAM_reg_1_1
  -------------------------------------------------------------------
                         required time                         24.412    
                         arrival time                         -23.634    
  -------------------------------------------------------------------
                         slack                                  0.779    

Slack (MET) :             0.822ns  (required time - arrival time)
  Source:                 ulogic/Le9nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ITCM/BRAM_reg_1_1/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        18.329ns  (logic 5.018ns (27.377%)  route 13.311ns (72.623%))
  Logic Levels:           26  (CARRY4=8 LUT2=2 LUT3=3 LUT5=6 LUT6=7)
  Clock Path Skew:        -0.323ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.653ns = ( 24.653 - 20.000 ) 
    Source Clock Delay      (SCD):    5.261ns
    Clock Pessimism Removal (CPR):    0.285ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK50m (IN)
                         net (fo=0)                   0.000     0.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           2.160     3.566    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.651 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=5216, routed)        1.610     5.261    ulogic/CLK50m_IBUF_BUFG
    SLICE_X81Y118        FDCE                                         r  ulogic/Le9nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y118        FDCE (Prop_fdce_C_Q)         0.379     5.640 r  ulogic/Le9nz6_reg/Q
                         net (fo=3, routed)           0.642     6.281    ulogic/p_1_in9_in[1]
    SLICE_X88Y120        LUT2 (Prop_lut2_I0_O)        0.105     6.386 r  ulogic/H3km17_i_6/O
                         net (fo=1, routed)           0.000     6.386    ulogic/H3km17_i_6_n_0
    SLICE_X88Y120        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     6.843 r  ulogic/H3km17_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.843    ulogic/H3km17_reg_i_2_n_0
    SLICE_X88Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.941 r  ulogic/reg_addr_reg[6]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.941    ulogic/reg_addr_reg[6]_i_4_n_0
    SLICE_X88Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.039 r  ulogic/reg_addr_reg[10]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.039    ulogic/reg_addr_reg[10]_i_4_n_0
    SLICE_X88Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.137 r  ulogic/reg_addr_reg[14]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.137    ulogic/reg_addr_reg[14]_i_4_n_0
    SLICE_X88Y124        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     7.402 r  ulogic/reg_addr_reg[18]_i_4/O[1]
                         net (fo=1, routed)           0.623     8.026    ulogic/Z9zm17[17]
    SLICE_X93Y129        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.707     8.733 r  ulogic/reg_addr_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.733    ulogic/reg_addr_reg[18]_i_2_n_0
    SLICE_X93Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.831 r  ulogic/reg_addr_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.831    ulogic/reg_addr_reg[22]_i_2_n_0
    SLICE_X93Y131        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     9.091 r  ulogic/reg_addr_reg[26]_i_2/O[3]
                         net (fo=14, routed)          0.783     9.873    ulogic/p_0_in267_in
    SLICE_X94Y133        LUT3 (Prop_lut3_I2_O)        0.279    10.152 r  ulogic/Foboz6_i_313/O
                         net (fo=15, routed)          0.870    11.022    ulogic/Foboz6_i_313_n_0
    SLICE_X92Y135        LUT6 (Prop_lut6_I5_O)        0.268    11.290 r  ulogic/Foboz6_i_545/O
                         net (fo=1, routed)           0.569    11.858    ulogic/Foboz6_i_545_n_0
    SLICE_X91Y132        LUT6 (Prop_lut6_I1_O)        0.105    11.963 r  ulogic/Foboz6_i_418/O
                         net (fo=1, routed)           0.368    12.332    ulogic/Foboz6_i_418_n_0
    SLICE_X91Y132        LUT6 (Prop_lut6_I0_O)        0.105    12.437 r  ulogic/Foboz6_i_196/O
                         net (fo=1, routed)           0.343    12.780    ulogic/Foboz6_i_196_n_0
    SLICE_X90Y133        LUT6 (Prop_lut6_I2_O)        0.105    12.885 r  ulogic/Foboz6_i_63/O
                         net (fo=1, routed)           0.625    13.510    ulogic/Foboz6_i_63_n_0
    SLICE_X91Y130        LUT5 (Prop_lut5_I2_O)        0.105    13.615 r  ulogic/Foboz6_i_27/O
                         net (fo=14, routed)          1.211    14.826    ulogic/Foboz6_i_27_n_0
    SLICE_X102Y128       LUT5 (Prop_lut5_I1_O)        0.118    14.944 f  ulogic/Foboz6_i_20/O
                         net (fo=1, routed)           0.350    15.294    ulogic/Foboz6_i_20_n_0
    SLICE_X104Y128       LUT6 (Prop_lut6_I0_O)        0.264    15.558 f  ulogic/Foboz6_i_7/O
                         net (fo=1, routed)           0.816    16.374    ulogic/Foboz6_i_7_n_0
    SLICE_X102Y126       LUT6 (Prop_lut6_I2_O)        0.105    16.479 r  ulogic/Foboz6_i_2/O
                         net (fo=5, routed)           0.487    16.966    ulogic/Foboz6_i_2_n_0
    SLICE_X100Y121       LUT3 (Prop_lut3_I0_O)        0.105    17.071 r  ulogic/data_valid_i_4/O
                         net (fo=38, routed)          0.881    17.952    ulogic/data_valid_i_4_n_0
    SLICE_X94Y112        LUT2 (Prop_lut2_I1_O)        0.105    18.057 r  ulogic/Hbmzz6_i_2/O
                         net (fo=5, routed)           0.662    18.719    ulogic/Hbmzz6_i_2_n_0
    SLICE_X96Y104        LUT5 (Prop_lut5_I0_O)        0.264    18.983 f  ulogic/reg_addr[28]_i_3/O
                         net (fo=12, routed)          0.176    19.159    ulogic/HTRANSD[1]
    SLICE_X96Y104        LUT5 (Prop_lut5_I4_O)        0.105    19.264 r  ulogic/Bygzz6_i_2/O
                         net (fo=2, routed)           0.341    19.605    ulogic/Yk1ov6
    SLICE_X96Y105        LUT5 (Prop_lut5_I3_O)        0.105    19.710 f  ulogic/reg_addr[28]_i_3__0/O
                         net (fo=9, routed)           0.888    20.598    u_L1_AHBMatrix/u_l1_ahbdecoders1/buf_we[3]_i_8
    SLICE_X92Y91         LUT3 (Prop_lut3_I0_O)        0.105    20.703 r  u_L1_AHBMatrix/u_l1_ahbdecoders1/buf_we[3]_i_12/O
                         net (fo=1, routed)           0.469    21.172    u_L1_AHBMatrix/u_l1_ahboutputstgm0_0/u_output_arb/i_addr_in_port_reg[0]_8
    SLICE_X92Y91         LUT6 (Prop_lut6_I2_O)        0.105    21.277 r  u_L1_AHBMatrix/u_l1_ahboutputstgm0_0/u_output_arb/buf_we[3]_i_8/O
                         net (fo=27, routed)          0.662    21.939    u_L1_AHBMatrix/u_l1_ahboutputstgm0_0/u_output_arb/i_addr_in_port_reg[0]_1
    SLICE_X90Y88         LUT5 (Prop_lut5_I3_O)        0.105    22.044 r  u_L1_AHBMatrix/u_l1_ahboutputstgm0_0/u_output_arb/BRAM_reg_0_0_i_10/O
                         net (fo=16, routed)          1.546    23.590    ITCM/ADDRARDADDR[4]
    RAMB36_X2Y18         RAMB36E1                                     r  ITCM/BRAM_reg_1_1/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    K17                                               0.000    20.000 r  CLK50m (IN)
                         net (fo=0)                   0.000    20.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         1.340    21.340 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           1.961    23.301    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.378 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=5216, routed)        1.275    24.653    ITCM/CLK50m_IBUF_BUFG
    RAMB36_X2Y18         RAMB36E1                                     r  ITCM/BRAM_reg_1_1/CLKARDCLK
                         clock pessimism              0.285    24.938    
                         clock uncertainty           -0.035    24.902    
    RAMB36_X2Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.490    24.412    ITCM/BRAM_reg_1_1
  -------------------------------------------------------------------
                         required time                         24.412    
                         arrival time                         -23.590    
  -------------------------------------------------------------------
                         slack                                  0.822    

Slack (MET) :             0.823ns  (required time - arrival time)
  Source:                 ulogic/Le9nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ITCM/BRAM_reg_1_1/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        18.329ns  (logic 5.018ns (27.378%)  route 13.311ns (72.622%))
  Logic Levels:           26  (CARRY4=8 LUT2=2 LUT3=3 LUT5=6 LUT6=7)
  Clock Path Skew:        -0.323ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.653ns = ( 24.653 - 20.000 ) 
    Source Clock Delay      (SCD):    5.261ns
    Clock Pessimism Removal (CPR):    0.285ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK50m (IN)
                         net (fo=0)                   0.000     0.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           2.160     3.566    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.651 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=5216, routed)        1.610     5.261    ulogic/CLK50m_IBUF_BUFG
    SLICE_X81Y118        FDCE                                         r  ulogic/Le9nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y118        FDCE (Prop_fdce_C_Q)         0.379     5.640 r  ulogic/Le9nz6_reg/Q
                         net (fo=3, routed)           0.642     6.281    ulogic/p_1_in9_in[1]
    SLICE_X88Y120        LUT2 (Prop_lut2_I0_O)        0.105     6.386 r  ulogic/H3km17_i_6/O
                         net (fo=1, routed)           0.000     6.386    ulogic/H3km17_i_6_n_0
    SLICE_X88Y120        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     6.843 r  ulogic/H3km17_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.843    ulogic/H3km17_reg_i_2_n_0
    SLICE_X88Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.941 r  ulogic/reg_addr_reg[6]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.941    ulogic/reg_addr_reg[6]_i_4_n_0
    SLICE_X88Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.039 r  ulogic/reg_addr_reg[10]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.039    ulogic/reg_addr_reg[10]_i_4_n_0
    SLICE_X88Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.137 r  ulogic/reg_addr_reg[14]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.137    ulogic/reg_addr_reg[14]_i_4_n_0
    SLICE_X88Y124        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     7.402 r  ulogic/reg_addr_reg[18]_i_4/O[1]
                         net (fo=1, routed)           0.623     8.026    ulogic/Z9zm17[17]
    SLICE_X93Y129        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.707     8.733 r  ulogic/reg_addr_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.733    ulogic/reg_addr_reg[18]_i_2_n_0
    SLICE_X93Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.831 r  ulogic/reg_addr_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.831    ulogic/reg_addr_reg[22]_i_2_n_0
    SLICE_X93Y131        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     9.091 r  ulogic/reg_addr_reg[26]_i_2/O[3]
                         net (fo=14, routed)          0.783     9.873    ulogic/p_0_in267_in
    SLICE_X94Y133        LUT3 (Prop_lut3_I2_O)        0.279    10.152 r  ulogic/Foboz6_i_313/O
                         net (fo=15, routed)          0.870    11.022    ulogic/Foboz6_i_313_n_0
    SLICE_X92Y135        LUT6 (Prop_lut6_I5_O)        0.268    11.290 r  ulogic/Foboz6_i_545/O
                         net (fo=1, routed)           0.569    11.858    ulogic/Foboz6_i_545_n_0
    SLICE_X91Y132        LUT6 (Prop_lut6_I1_O)        0.105    11.963 r  ulogic/Foboz6_i_418/O
                         net (fo=1, routed)           0.368    12.332    ulogic/Foboz6_i_418_n_0
    SLICE_X91Y132        LUT6 (Prop_lut6_I0_O)        0.105    12.437 r  ulogic/Foboz6_i_196/O
                         net (fo=1, routed)           0.343    12.780    ulogic/Foboz6_i_196_n_0
    SLICE_X90Y133        LUT6 (Prop_lut6_I2_O)        0.105    12.885 r  ulogic/Foboz6_i_63/O
                         net (fo=1, routed)           0.625    13.510    ulogic/Foboz6_i_63_n_0
    SLICE_X91Y130        LUT5 (Prop_lut5_I2_O)        0.105    13.615 r  ulogic/Foboz6_i_27/O
                         net (fo=14, routed)          1.211    14.826    ulogic/Foboz6_i_27_n_0
    SLICE_X102Y128       LUT5 (Prop_lut5_I1_O)        0.118    14.944 f  ulogic/Foboz6_i_20/O
                         net (fo=1, routed)           0.350    15.294    ulogic/Foboz6_i_20_n_0
    SLICE_X104Y128       LUT6 (Prop_lut6_I0_O)        0.264    15.558 f  ulogic/Foboz6_i_7/O
                         net (fo=1, routed)           0.816    16.374    ulogic/Foboz6_i_7_n_0
    SLICE_X102Y126       LUT6 (Prop_lut6_I2_O)        0.105    16.479 r  ulogic/Foboz6_i_2/O
                         net (fo=5, routed)           0.487    16.966    ulogic/Foboz6_i_2_n_0
    SLICE_X100Y121       LUT3 (Prop_lut3_I0_O)        0.105    17.071 r  ulogic/data_valid_i_4/O
                         net (fo=38, routed)          0.881    17.952    ulogic/data_valid_i_4_n_0
    SLICE_X94Y112        LUT2 (Prop_lut2_I1_O)        0.105    18.057 r  ulogic/Hbmzz6_i_2/O
                         net (fo=5, routed)           0.662    18.719    ulogic/Hbmzz6_i_2_n_0
    SLICE_X96Y104        LUT5 (Prop_lut5_I0_O)        0.264    18.983 f  ulogic/reg_addr[28]_i_3/O
                         net (fo=12, routed)          0.176    19.159    ulogic/HTRANSD[1]
    SLICE_X96Y104        LUT5 (Prop_lut5_I4_O)        0.105    19.264 r  ulogic/Bygzz6_i_2/O
                         net (fo=2, routed)           0.341    19.605    ulogic/Yk1ov6
    SLICE_X96Y105        LUT5 (Prop_lut5_I3_O)        0.105    19.710 f  ulogic/reg_addr[28]_i_3__0/O
                         net (fo=9, routed)           0.888    20.598    u_L1_AHBMatrix/u_l1_ahbdecoders1/buf_we[3]_i_8
    SLICE_X92Y91         LUT3 (Prop_lut3_I0_O)        0.105    20.703 r  u_L1_AHBMatrix/u_l1_ahbdecoders1/buf_we[3]_i_12/O
                         net (fo=1, routed)           0.469    21.172    u_L1_AHBMatrix/u_l1_ahboutputstgm0_0/u_output_arb/i_addr_in_port_reg[0]_8
    SLICE_X92Y91         LUT6 (Prop_lut6_I2_O)        0.105    21.277 r  u_L1_AHBMatrix/u_l1_ahboutputstgm0_0/u_output_arb/buf_we[3]_i_8/O
                         net (fo=27, routed)          0.661    21.938    u_L1_AHBMatrix/u_l1_ahboutputstgm0_0/u_output_arb/i_addr_in_port_reg[0]_1
    SLICE_X88Y90         LUT5 (Prop_lut5_I3_O)        0.105    22.043 r  u_L1_AHBMatrix/u_l1_ahboutputstgm0_0/u_output_arb/BRAM_reg_0_0_i_1/O
                         net (fo=16, routed)          1.546    23.589    ITCM/ADDRARDADDR[13]
    RAMB36_X2Y18         RAMB36E1                                     r  ITCM/BRAM_reg_1_1/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    K17                                               0.000    20.000 r  CLK50m (IN)
                         net (fo=0)                   0.000    20.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         1.340    21.340 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           1.961    23.301    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.378 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=5216, routed)        1.275    24.653    ITCM/CLK50m_IBUF_BUFG
    RAMB36_X2Y18         RAMB36E1                                     r  ITCM/BRAM_reg_1_1/CLKARDCLK
                         clock pessimism              0.285    24.938    
                         clock uncertainty           -0.035    24.902    
    RAMB36_X2Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.490    24.412    ITCM/BRAM_reg_1_1
  -------------------------------------------------------------------
                         required time                         24.412    
                         arrival time                         -23.589    
  -------------------------------------------------------------------
                         slack                                  0.823    

Slack (MET) :             0.848ns  (required time - arrival time)
  Source:                 ulogic/Cq7nz6_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ulogic/S5inz6_reg/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        19.010ns  (logic 5.506ns (28.963%)  route 13.504ns (71.037%))
  Logic Levels:           29  (CARRY4=10 LUT2=2 LUT3=2 LUT4=2 LUT5=3 LUT6=10)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.826ns = ( 24.826 - 20.000 ) 
    Source Clock Delay      (SCD):    5.201ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK50m (IN)
                         net (fo=0)                   0.000     0.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           2.160     3.566    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.651 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=5216, routed)        1.550     5.201    ulogic/CLK50m_IBUF_BUFG
    SLICE_X47Y117        FDRE                                         r  ulogic/Cq7nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y117        FDRE (Prop_fdre_C_Q)         0.379     5.580 f  ulogic/Cq7nz6_reg/Q
                         net (fo=13, routed)          1.343     6.923    ulogic/Cq7nz6
    SLICE_X56Y105        LUT6 (Prop_lut6_I2_O)        0.105     7.028 r  ulogic/Tfla17_i_14/O
                         net (fo=2, routed)           1.046     8.075    ulogic/Tfla17_i_14_n_0
    SLICE_X41Y109        LUT5 (Prop_lut5_I0_O)        0.124     8.199 r  ulogic/Tfla17_i_9/O
                         net (fo=3, routed)           0.499     8.698    ulogic/Tfla17_i_9_n_0
    SLICE_X38Y109        LUT5 (Prop_lut5_I4_O)        0.287     8.985 r  ulogic/X86nz6_i_5/O
                         net (fo=8, routed)           0.757     9.742    ulogic/X86nz6_i_5_n_0
    SLICE_X33Y109        LUT2 (Prop_lut2_I0_O)        0.285    10.027 r  ulogic/Ptja17_i_6/O
                         net (fo=24, routed)          0.879    10.906    ulogic/Ptja17_i_6_n_0
    SLICE_X37Y108        LUT4 (Prop_lut4_I1_O)        0.267    11.173 r  ulogic/Ptja17_i_3/O
                         net (fo=7, routed)           0.965    12.138    ulogic/Ptja17_i_3_n_0
    SLICE_X48Y104        LUT3 (Prop_lut3_I2_O)        0.125    12.263 r  ulogic/Qq5nz6_i_108/O
                         net (fo=2, routed)           0.656    12.919    ulogic/Qq5nz6_i_108_n_0
    SLICE_X47Y95         LUT6 (Prop_lut6_I5_O)        0.275    13.194 f  ulogic/Qq5nz6_i_54/O
                         net (fo=2, routed)           0.327    13.521    ulogic/Qq5nz6_i_54_n_0
    SLICE_X47Y95         LUT6 (Prop_lut6_I0_O)        0.105    13.626 r  ulogic/Jpma17_i_44/O
                         net (fo=3, routed)           0.358    13.984    ulogic/X2g7z6_2
    SLICE_X44Y96         LUT2 (Prop_lut2_I1_O)        0.105    14.089 r  ulogic/Jpma17_i_23/O
                         net (fo=1, routed)           0.000    14.089    ulogic/Jpma17_i_23_n_0
    SLICE_X44Y96         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    14.421 r  ulogic/Jpma17_reg_i_15/CO[3]
                         net (fo=1, routed)           0.000    14.421    ulogic/Jpma17_reg_i_15_n_0
    SLICE_X44Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    14.686 r  ulogic/Mwja17_reg_i_11/O[1]
                         net (fo=1, routed)           0.497    15.183    ulogic/Riym17[5]
    SLICE_X45Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.707    15.890 r  ulogic/Mwja17_reg_i_7/CO[3]
                         net (fo=1, routed)           0.000    15.890    ulogic/Mwja17_reg_i_7_n_0
    SLICE_X45Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.988 r  ulogic/A8ka17_reg_i_7/CO[3]
                         net (fo=1, routed)           0.001    15.988    ulogic/A8ka17_reg_i_7_n_0
    SLICE_X45Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.086 r  ulogic/Lpka17_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000    16.086    ulogic/Lpka17_reg_i_6_n_0
    SLICE_X45Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.184 r  ulogic/Ptja17_reg_i_9/CO[3]
                         net (fo=1, routed)           0.000    16.184    ulogic/Ptja17_reg_i_9_n_0
    SLICE_X45Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.282 r  ulogic/Mwja17_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000    16.282    ulogic/Mwja17_reg_i_6_n_0
    SLICE_X45Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.380 r  ulogic/A8ka17_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000    16.380    ulogic/A8ka17_reg_i_6_n_0
    SLICE_X45Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.478 r  ulogic/Z8ha17_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.478    ulogic/Z8ha17_reg_i_3_n_0
    SLICE_X45Y105        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180    16.658 f  ulogic/Z8ha17_reg_i_2/O[0]
                         net (fo=7, routed)           0.533    17.191    ulogic/p_0_in448_in
    SLICE_X53Y104        LUT5 (Prop_lut5_I4_O)        0.249    17.440 r  ulogic/Th8nz6_i_6/O
                         net (fo=1, routed)           0.428    17.868    ulogic/Th8nz6_i_6_n_0
    SLICE_X55Y105        LUT6 (Prop_lut6_I0_O)        0.105    17.973 r  ulogic/Th8nz6_i_4/O
                         net (fo=1, routed)           0.340    18.313    ulogic/Th8nz6_i_4_n_0
    SLICE_X59Y106        LUT6 (Prop_lut6_I5_O)        0.105    18.418 r  ulogic/Th8nz6_i_2/O
                         net (fo=5, routed)           0.378    18.796    ulogic/Th8nz6_i_2_n_0
    SLICE_X63Y107        LUT6 (Prop_lut6_I2_O)        0.105    18.901 r  ulogic/Q58107_i_16/O
                         net (fo=1, routed)           0.483    19.385    ulogic/Q58107_i_16_n_0
    SLICE_X65Y106        LUT6 (Prop_lut6_I5_O)        0.105    19.490 r  ulogic/Q58107_i_3/O
                         net (fo=19, routed)          0.747    20.237    ulogic/Q58107_i_3_n_0
    SLICE_X82Y109        LUT4 (Prop_lut4_I2_O)        0.105    20.342 r  ulogic/Tsea17_i_2/O
                         net (fo=36, routed)          0.473    20.814    ulogic/Tsea17_i_2_n_0
    SLICE_X83Y108        LUT6 (Prop_lut6_I0_O)        0.105    20.919 r  ulogic/P29oz6_i_18/O
                         net (fo=37, routed)          0.686    21.605    ulogic/P29oz6_i_18_n_0
    SLICE_X86Y106        LUT6 (Prop_lut6_I0_O)        0.105    21.710 f  ulogic/P29oz6_i_8/O
                         net (fo=18, routed)          0.832    22.543    ulogic/P29oz6_i_8_n_0
    SLICE_X81Y106        LUT3 (Prop_lut3_I0_O)        0.126    22.669 f  ulogic/Loxzz6_i_5/O
                         net (fo=16, routed)          0.880    23.549    ulogic/Loxzz6_i_5_n_0
    SLICE_X83Y103        LUT6 (Prop_lut6_I1_O)        0.267    23.816 r  ulogic/S5inz6_i_1/O
                         net (fo=1, routed)           0.395    24.211    ulogic/Ykj8v6
    SLICE_X80Y101        FDCE                                         r  ulogic/S5inz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    K17                                               0.000    20.000 r  CLK50m (IN)
                         net (fo=0)                   0.000    20.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         1.340    21.340 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           1.961    23.301    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.378 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=5216, routed)        1.448    24.826    ulogic/CLK50m_IBUF_BUFG
    SLICE_X80Y101        FDCE                                         r  ulogic/S5inz6_reg/C
                         clock pessimism              0.300    25.126    
                         clock uncertainty           -0.035    25.091    
    SLICE_X80Y101        FDCE (Setup_fdce_C_D)       -0.032    25.059    ulogic/S5inz6_reg
  -------------------------------------------------------------------
                         required time                         25.059    
                         arrival time                         -24.211    
  -------------------------------------------------------------------
                         slack                                  0.848    

Slack (MET) :             0.872ns  (required time - arrival time)
  Source:                 ulogic/Le9nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ITCM/BRAM_reg_1_1/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        18.280ns  (logic 5.018ns (27.451%)  route 13.262ns (72.549%))
  Logic Levels:           26  (CARRY4=8 LUT2=2 LUT3=3 LUT5=6 LUT6=7)
  Clock Path Skew:        -0.323ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.653ns = ( 24.653 - 20.000 ) 
    Source Clock Delay      (SCD):    5.261ns
    Clock Pessimism Removal (CPR):    0.285ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK50m (IN)
                         net (fo=0)                   0.000     0.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           2.160     3.566    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.651 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=5216, routed)        1.610     5.261    ulogic/CLK50m_IBUF_BUFG
    SLICE_X81Y118        FDCE                                         r  ulogic/Le9nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y118        FDCE (Prop_fdce_C_Q)         0.379     5.640 r  ulogic/Le9nz6_reg/Q
                         net (fo=3, routed)           0.642     6.281    ulogic/p_1_in9_in[1]
    SLICE_X88Y120        LUT2 (Prop_lut2_I0_O)        0.105     6.386 r  ulogic/H3km17_i_6/O
                         net (fo=1, routed)           0.000     6.386    ulogic/H3km17_i_6_n_0
    SLICE_X88Y120        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     6.843 r  ulogic/H3km17_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.843    ulogic/H3km17_reg_i_2_n_0
    SLICE_X88Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.941 r  ulogic/reg_addr_reg[6]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.941    ulogic/reg_addr_reg[6]_i_4_n_0
    SLICE_X88Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.039 r  ulogic/reg_addr_reg[10]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.039    ulogic/reg_addr_reg[10]_i_4_n_0
    SLICE_X88Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.137 r  ulogic/reg_addr_reg[14]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.137    ulogic/reg_addr_reg[14]_i_4_n_0
    SLICE_X88Y124        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     7.402 r  ulogic/reg_addr_reg[18]_i_4/O[1]
                         net (fo=1, routed)           0.623     8.026    ulogic/Z9zm17[17]
    SLICE_X93Y129        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.707     8.733 r  ulogic/reg_addr_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.733    ulogic/reg_addr_reg[18]_i_2_n_0
    SLICE_X93Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.831 r  ulogic/reg_addr_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.831    ulogic/reg_addr_reg[22]_i_2_n_0
    SLICE_X93Y131        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     9.091 r  ulogic/reg_addr_reg[26]_i_2/O[3]
                         net (fo=14, routed)          0.783     9.873    ulogic/p_0_in267_in
    SLICE_X94Y133        LUT3 (Prop_lut3_I2_O)        0.279    10.152 r  ulogic/Foboz6_i_313/O
                         net (fo=15, routed)          0.870    11.022    ulogic/Foboz6_i_313_n_0
    SLICE_X92Y135        LUT6 (Prop_lut6_I5_O)        0.268    11.290 r  ulogic/Foboz6_i_545/O
                         net (fo=1, routed)           0.569    11.858    ulogic/Foboz6_i_545_n_0
    SLICE_X91Y132        LUT6 (Prop_lut6_I1_O)        0.105    11.963 r  ulogic/Foboz6_i_418/O
                         net (fo=1, routed)           0.368    12.332    ulogic/Foboz6_i_418_n_0
    SLICE_X91Y132        LUT6 (Prop_lut6_I0_O)        0.105    12.437 r  ulogic/Foboz6_i_196/O
                         net (fo=1, routed)           0.343    12.780    ulogic/Foboz6_i_196_n_0
    SLICE_X90Y133        LUT6 (Prop_lut6_I2_O)        0.105    12.885 r  ulogic/Foboz6_i_63/O
                         net (fo=1, routed)           0.625    13.510    ulogic/Foboz6_i_63_n_0
    SLICE_X91Y130        LUT5 (Prop_lut5_I2_O)        0.105    13.615 r  ulogic/Foboz6_i_27/O
                         net (fo=14, routed)          1.211    14.826    ulogic/Foboz6_i_27_n_0
    SLICE_X102Y128       LUT5 (Prop_lut5_I1_O)        0.118    14.944 f  ulogic/Foboz6_i_20/O
                         net (fo=1, routed)           0.350    15.294    ulogic/Foboz6_i_20_n_0
    SLICE_X104Y128       LUT6 (Prop_lut6_I0_O)        0.264    15.558 f  ulogic/Foboz6_i_7/O
                         net (fo=1, routed)           0.816    16.374    ulogic/Foboz6_i_7_n_0
    SLICE_X102Y126       LUT6 (Prop_lut6_I2_O)        0.105    16.479 r  ulogic/Foboz6_i_2/O
                         net (fo=5, routed)           0.487    16.966    ulogic/Foboz6_i_2_n_0
    SLICE_X100Y121       LUT3 (Prop_lut3_I0_O)        0.105    17.071 r  ulogic/data_valid_i_4/O
                         net (fo=38, routed)          0.881    17.952    ulogic/data_valid_i_4_n_0
    SLICE_X94Y112        LUT2 (Prop_lut2_I1_O)        0.105    18.057 r  ulogic/Hbmzz6_i_2/O
                         net (fo=5, routed)           0.662    18.719    ulogic/Hbmzz6_i_2_n_0
    SLICE_X96Y104        LUT5 (Prop_lut5_I0_O)        0.264    18.983 f  ulogic/reg_addr[28]_i_3/O
                         net (fo=12, routed)          0.176    19.159    ulogic/HTRANSD[1]
    SLICE_X96Y104        LUT5 (Prop_lut5_I4_O)        0.105    19.264 r  ulogic/Bygzz6_i_2/O
                         net (fo=2, routed)           0.341    19.605    ulogic/Yk1ov6
    SLICE_X96Y105        LUT5 (Prop_lut5_I3_O)        0.105    19.710 f  ulogic/reg_addr[28]_i_3__0/O
                         net (fo=9, routed)           0.888    20.598    u_L1_AHBMatrix/u_l1_ahbdecoders1/buf_we[3]_i_8
    SLICE_X92Y91         LUT3 (Prop_lut3_I0_O)        0.105    20.703 r  u_L1_AHBMatrix/u_l1_ahbdecoders1/buf_we[3]_i_12/O
                         net (fo=1, routed)           0.469    21.172    u_L1_AHBMatrix/u_l1_ahboutputstgm0_0/u_output_arb/i_addr_in_port_reg[0]_8
    SLICE_X92Y91         LUT6 (Prop_lut6_I2_O)        0.105    21.277 r  u_L1_AHBMatrix/u_l1_ahboutputstgm0_0/u_output_arb/buf_we[3]_i_8/O
                         net (fo=27, routed)          0.657    21.935    u_L1_AHBMatrix/u_l1_ahboutputstgm0_0/u_output_arb/i_addr_in_port_reg[0]_1
    SLICE_X88Y90         LUT5 (Prop_lut5_I3_O)        0.105    22.040 r  u_L1_AHBMatrix/u_l1_ahboutputstgm0_0/u_output_arb/BRAM_reg_0_0_i_9/O
                         net (fo=16, routed)          1.501    23.541    ITCM/ADDRARDADDR[5]
    RAMB36_X2Y18         RAMB36E1                                     r  ITCM/BRAM_reg_1_1/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    K17                                               0.000    20.000 r  CLK50m (IN)
                         net (fo=0)                   0.000    20.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         1.340    21.340 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           1.961    23.301    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.378 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=5216, routed)        1.275    24.653    ITCM/CLK50m_IBUF_BUFG
    RAMB36_X2Y18         RAMB36E1                                     r  ITCM/BRAM_reg_1_1/CLKARDCLK
                         clock pessimism              0.285    24.938    
                         clock uncertainty           -0.035    24.902    
    RAMB36_X2Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.490    24.412    ITCM/BRAM_reg_1_1
  -------------------------------------------------------------------
                         required time                         24.412    
                         arrival time                         -23.541    
  -------------------------------------------------------------------
                         slack                                  0.872    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 ulogic/Dufm17_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ulogic/Owfm17_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.186ns (77.679%)  route 0.053ns (22.321%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.301ns
    Source Clock Delay      (SCD):    1.770ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK50m (IN)
                         net (fo=0)                   0.000     0.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=5216, routed)        0.660     1.770    ulogic/CLK50m_IBUF_BUFG
    SLICE_X59Y148        FDRE                                         r  ulogic/Dufm17_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y148        FDRE (Prop_fdre_C_Q)         0.141     1.911 r  ulogic/Dufm17_reg/Q
                         net (fo=1, routed)           0.053     1.965    ulogic/Dufm17
    SLICE_X58Y148        LUT5 (Prop_lut5_I3_O)        0.045     2.010 r  ulogic/Owfm17_i_1/O
                         net (fo=1, routed)           0.000     2.010    ulogic/Qpp7v6
    SLICE_X58Y148        FDRE                                         r  ulogic/Owfm17_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK50m (IN)
                         net (fo=0)                   0.000     0.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=5216, routed)        0.934     2.301    ulogic/CLK50m_IBUF_BUFG
    SLICE_X58Y148        FDRE                                         r  ulogic/Owfm17_reg/C
                         clock pessimism             -0.517     1.783    
    SLICE_X58Y148        FDRE (Hold_fdre_C_D)         0.121     1.904    ulogic/Owfm17_reg
  -------------------------------------------------------------------
                         required time                         -1.904    
                         arrival time                           2.010    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 u_cmsdk_apb_uart/reg_baud_div_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cmsdk_apb_uart/reg_baud_cntr_i_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.095%)  route 0.065ns (25.905%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.207ns
    Source Clock Delay      (SCD):    1.682ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK50m (IN)
                         net (fo=0)                   0.000     0.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=5216, routed)        0.572     1.682    u_cmsdk_apb_uart/CLK50m_IBUF_BUFG
    SLICE_X59Y83         FDCE                                         r  u_cmsdk_apb_uart/reg_baud_div_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y83         FDCE (Prop_fdce_C_Q)         0.141     1.823 r  u_cmsdk_apb_uart/reg_baud_div_reg[6]/Q
                         net (fo=2, routed)           0.065     1.888    u_cmsdk_apb_uart/reg_baud_div_reg_n_0_[6]
    SLICE_X58Y83         LUT4 (Prop_lut4_I3_O)        0.045     1.933 r  u_cmsdk_apb_uart/reg_baud_cntr_i[2]_i_1/O
                         net (fo=1, routed)           0.000     1.933    u_cmsdk_apb_uart/nxt_baud_cntr_i[2]
    SLICE_X58Y83         FDCE                                         r  u_cmsdk_apb_uart/reg_baud_cntr_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK50m (IN)
                         net (fo=0)                   0.000     0.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=5216, routed)        0.840     2.207    u_cmsdk_apb_uart/CLK50m_IBUF_BUFG
    SLICE_X58Y83         FDCE                                         r  u_cmsdk_apb_uart/reg_baud_cntr_i_reg[2]/C
                         clock pessimism             -0.511     1.695    
    SLICE_X58Y83         FDCE (Hold_fdce_C_D)         0.121     1.816    u_cmsdk_apb_uart/reg_baud_cntr_i_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.816    
                         arrival time                           1.933    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 ulogic/Tgszz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ulogic/Ijszz6_reg/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.215ns  (logic 0.141ns (65.502%)  route 0.074ns (34.498%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.359ns
    Source Clock Delay      (SCD):    1.828ns
    Clock Pessimism Removal (CPR):    0.530ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK50m (IN)
                         net (fo=0)                   0.000     0.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=5216, routed)        0.718     1.828    ulogic/CLK50m_IBUF_BUFG
    SLICE_X106Y100       FDCE                                         r  ulogic/Tgszz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y100       FDCE (Prop_fdce_C_Q)         0.141     1.969 r  ulogic/Tgszz6_reg/Q
                         net (fo=2, routed)           0.074     2.044    ulogic/Tgszz6
    SLICE_X106Y100       FDCE                                         r  ulogic/Ijszz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK50m (IN)
                         net (fo=0)                   0.000     0.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=5216, routed)        0.992     2.359    ulogic/CLK50m_IBUF_BUFG
    SLICE_X106Y100       FDCE                                         r  ulogic/Ijszz6_reg/C
                         clock pessimism             -0.530     1.828    
    SLICE_X106Y100       FDCE (Hold_fdce_C_D)         0.075     1.903    ulogic/Ijszz6_reg
  -------------------------------------------------------------------
                         required time                         -1.903    
                         arrival time                           2.044    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 ulogic/Fwkm17_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ulogic/B1lm17_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.186ns (61.072%)  route 0.119ns (38.928%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.300ns
    Source Clock Delay      (SCD):    1.771ns
    Clock Pessimism Removal (CPR):    0.494ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK50m (IN)
                         net (fo=0)                   0.000     0.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=5216, routed)        0.661     1.771    ulogic/CLK50m_IBUF_BUFG
    SLICE_X60Y145        FDRE                                         r  ulogic/Fwkm17_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y145        FDRE (Prop_fdre_C_Q)         0.141     1.912 r  ulogic/Fwkm17_reg/Q
                         net (fo=1, routed)           0.119     2.031    ulogic/Fwkm17
    SLICE_X58Y145        LUT5 (Prop_lut5_I0_O)        0.045     2.076 r  ulogic/B1lm17_i_1/O
                         net (fo=1, routed)           0.000     2.076    ulogic/Bzp7v6
    SLICE_X58Y145        FDRE                                         r  ulogic/B1lm17_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK50m (IN)
                         net (fo=0)                   0.000     0.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=5216, routed)        0.933     2.300    ulogic/CLK50m_IBUF_BUFG
    SLICE_X58Y145        FDRE                                         r  ulogic/B1lm17_reg/C
                         clock pessimism             -0.494     1.805    
    SLICE_X58Y145        FDRE (Hold_fdre_C_D)         0.120     1.925    ulogic/B1lm17_reg
  -------------------------------------------------------------------
                         required time                         -1.925    
                         arrival time                           2.076    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 u_L1_AHBMatrix/u_L1_AHBInputstg_2/reg_addr_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cmsdk_ahb_to_apb/addr_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.486%)  route 0.098ns (34.514%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.205ns
    Source Clock Delay      (SCD):    1.681ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK50m (IN)
                         net (fo=0)                   0.000     0.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=5216, routed)        0.571     1.681    u_L1_AHBMatrix/u_L1_AHBInputstg_2/CLK50m_IBUF_BUFG
    SLICE_X67Y80         FDCE                                         r  u_L1_AHBMatrix/u_L1_AHBInputstg_2/reg_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y80         FDCE (Prop_fdce_C_Q)         0.141     1.822 r  u_L1_AHBMatrix/u_L1_AHBInputstg_2/reg_addr_reg[8]/Q
                         net (fo=3, routed)           0.098     1.920    u_L1_AHBMatrix/u_L1_AHBInputstg_2/reg_addr_reg_n_0_[8]
    SLICE_X66Y80         LUT5 (Prop_lut5_I2_O)        0.045     1.965 r  u_L1_AHBMatrix/u_L1_AHBInputstg_2/addr_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     1.965    u_cmsdk_ahb_to_apb/addr_reg_reg[13]_1[6]
    SLICE_X66Y80         FDCE                                         r  u_cmsdk_ahb_to_apb/addr_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK50m (IN)
                         net (fo=0)                   0.000     0.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=5216, routed)        0.838     2.205    u_cmsdk_ahb_to_apb/CLK50m_IBUF_BUFG
    SLICE_X66Y80         FDCE                                         r  u_cmsdk_ahb_to_apb/addr_reg_reg[6]/C
                         clock pessimism             -0.510     1.694    
    SLICE_X66Y80         FDCE (Hold_fdce_C_D)         0.120     1.814    u_cmsdk_ahb_to_apb/addr_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.814    
                         arrival time                           1.965    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 ulogic/O6hm17_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ulogic/Kbhm17_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.209ns (80.868%)  route 0.049ns (19.132%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.301ns
    Source Clock Delay      (SCD):    1.771ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK50m (IN)
                         net (fo=0)                   0.000     0.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=5216, routed)        0.661     1.771    ulogic/CLK50m_IBUF_BUFG
    SLICE_X62Y144        FDRE                                         r  ulogic/O6hm17_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y144        FDRE (Prop_fdre_C_Q)         0.164     1.935 r  ulogic/O6hm17_reg/Q
                         net (fo=1, routed)           0.049     1.985    ulogic/O6hm17
    SLICE_X63Y144        LUT5 (Prop_lut5_I3_O)        0.045     2.030 r  ulogic/Kbhm17_i_1/O
                         net (fo=1, routed)           0.000     2.030    ulogic/Mfq7v6
    SLICE_X63Y144        FDRE                                         r  ulogic/Kbhm17_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK50m (IN)
                         net (fo=0)                   0.000     0.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=5216, routed)        0.934     2.301    ulogic/CLK50m_IBUF_BUFG
    SLICE_X63Y144        FDRE                                         r  ulogic/Kbhm17_reg/C
                         clock pessimism             -0.516     1.784    
    SLICE_X63Y144        FDRE (Hold_fdre_C_D)         0.092     1.876    ulogic/Kbhm17_reg
  -------------------------------------------------------------------
                         required time                         -1.876    
                         arrival time                           2.030    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 ulogic/Vlszz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ulogic/Coszz6_reg/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.141ns (36.585%)  route 0.244ns (63.415%))
  Logic Levels:           0  
  Clock Path Skew:        0.157ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.247ns
    Source Clock Delay      (SCD):    1.828ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK50m (IN)
                         net (fo=0)                   0.000     0.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=5216, routed)        0.718     1.828    ulogic/CLK50m_IBUF_BUFG
    SLICE_X106Y100       FDCE                                         r  ulogic/Vlszz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y100       FDCE (Prop_fdce_C_Q)         0.141     1.969 r  ulogic/Vlszz6_reg/Q
                         net (fo=5, routed)           0.244     2.214    ulogic/Vlszz6
    SLICE_X105Y99        FDCE                                         r  ulogic/Coszz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK50m (IN)
                         net (fo=0)                   0.000     0.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=5216, routed)        0.880     2.247    ulogic/CLK50m_IBUF_BUFG
    SLICE_X105Y99        FDCE                                         r  ulogic/Coszz6_reg/C
                         clock pessimism             -0.261     1.985    
    SLICE_X105Y99        FDCE (Hold_fdce_C_D)         0.075     2.060    ulogic/Coszz6_reg
  -------------------------------------------------------------------
                         required time                         -2.060    
                         arrival time                           2.214    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 u_cmsdk_apb_uart/reg_baud_div_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cmsdk_apb_uart/reg_baud_cntr_i_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.186ns (64.558%)  route 0.102ns (35.442%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.210ns
    Source Clock Delay      (SCD):    1.684ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK50m (IN)
                         net (fo=0)                   0.000     0.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=5216, routed)        0.574     1.684    u_cmsdk_apb_uart/CLK50m_IBUF_BUFG
    SLICE_X59Y87         FDCE                                         r  u_cmsdk_apb_uart/reg_baud_div_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y87         FDCE (Prop_fdce_C_Q)         0.141     1.825 r  u_cmsdk_apb_uart/reg_baud_div_reg[18]/Q
                         net (fo=2, routed)           0.102     1.927    u_cmsdk_apb_uart/reg_baud_div_reg[19]_0[15]
    SLICE_X58Y87         LUT4 (Prop_lut4_I3_O)        0.045     1.972 r  u_cmsdk_apb_uart/reg_baud_cntr_i[14]_i_1/O
                         net (fo=1, routed)           0.000     1.972    u_cmsdk_apb_uart/nxt_baud_cntr_i[14]
    SLICE_X58Y87         FDCE                                         r  u_cmsdk_apb_uart/reg_baud_cntr_i_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK50m (IN)
                         net (fo=0)                   0.000     0.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=5216, routed)        0.843     2.210    u_cmsdk_apb_uart/CLK50m_IBUF_BUFG
    SLICE_X58Y87         FDCE                                         r  u_cmsdk_apb_uart/reg_baud_cntr_i_reg[14]/C
                         clock pessimism             -0.512     1.697    
    SLICE_X58Y87         FDCE (Hold_fdce_C_D)         0.121     1.818    u_cmsdk_apb_uart/reg_baud_cntr_i_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           1.972    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 u_cmsdk_apb_uart/reg_baud_div_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cmsdk_apb_uart/reg_baud_cntr_i_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.186ns (60.011%)  route 0.124ns (39.989%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.210ns
    Source Clock Delay      (SCD):    1.687ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK50m (IN)
                         net (fo=0)                   0.000     0.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=5216, routed)        0.577     1.687    u_cmsdk_apb_uart/CLK50m_IBUF_BUFG
    SLICE_X61Y88         FDCE                                         r  u_cmsdk_apb_uart/reg_baud_div_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y88         FDCE (Prop_fdce_C_Q)         0.141     1.828 r  u_cmsdk_apb_uart/reg_baud_div_reg[14]/Q
                         net (fo=2, routed)           0.124     1.952    u_cmsdk_apb_uart/reg_baud_div_reg[19]_0[11]
    SLICE_X58Y87         LUT4 (Prop_lut4_I3_O)        0.045     1.997 r  u_cmsdk_apb_uart/reg_baud_cntr_i[10]_i_1/O
                         net (fo=1, routed)           0.000     1.997    u_cmsdk_apb_uart/nxt_baud_cntr_i[10]
    SLICE_X58Y87         FDCE                                         r  u_cmsdk_apb_uart/reg_baud_cntr_i_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK50m (IN)
                         net (fo=0)                   0.000     0.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=5216, routed)        0.843     2.210    u_cmsdk_apb_uart/CLK50m_IBUF_BUFG
    SLICE_X58Y87         FDCE                                         r  u_cmsdk_apb_uart/reg_baud_cntr_i_reg[10]/C
                         clock pessimism             -0.490     1.719    
    SLICE_X58Y87         FDCE (Hold_fdce_C_D)         0.121     1.840    u_cmsdk_apb_uart/reg_baud_cntr_i_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.840    
                         arrival time                           1.997    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 ulogic/Rl8nz6_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ulogic/Co8nz6_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.143%)  route 0.109ns (36.857%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.301ns
    Source Clock Delay      (SCD):    1.771ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK50m (IN)
                         net (fo=0)                   0.000     0.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=5216, routed)        0.661     1.771    ulogic/CLK50m_IBUF_BUFG
    SLICE_X63Y145        FDRE                                         r  ulogic/Rl8nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y145        FDRE (Prop_fdre_C_Q)         0.141     1.912 r  ulogic/Rl8nz6_reg/Q
                         net (fo=1, routed)           0.109     2.021    ulogic/Rl8nz6
    SLICE_X62Y146        LUT5 (Prop_lut5_I1_O)        0.045     2.066 r  ulogic/Co8nz6_i_1/O
                         net (fo=1, routed)           0.000     2.066    ulogic/G5q7v6
    SLICE_X62Y146        FDRE                                         r  ulogic/Co8nz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK50m (IN)
                         net (fo=0)                   0.000     0.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=5216, routed)        0.934     2.301    ulogic/CLK50m_IBUF_BUFG
    SLICE_X62Y146        FDRE                                         r  ulogic/Co8nz6_reg/C
                         clock pessimism             -0.513     1.787    
    SLICE_X62Y146        FDRE (Hold_fdre_C_D)         0.120     1.907    ulogic/Co8nz6_reg
  -------------------------------------------------------------------
                         required time                         -1.907    
                         arrival time                           2.066    
  -------------------------------------------------------------------
                         slack                                  0.159    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { CLK50m }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         20.000      17.830     RAMB36_X2Y14   DTCM/BRAM_reg_2_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         20.000      17.830     RAMB36_X3Y17   ITCM/BRAM_reg_1_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         20.000      17.830     RAMB36_X2Y17   DTCM/BRAM_reg_3_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         20.000      17.830     RAMB36_X4Y16   ITCM/BRAM_reg_1_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         20.000      17.830     RAMB36_X2Y15   DTCM/BRAM_reg_3_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         20.000      17.830     RAMB36_X4Y15   ITCM/BRAM_reg_2_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         20.000      17.830     RAMB36_X3Y15   DTCM/BRAM_reg_3_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         20.000      17.830     RAMB36_X5Y19   ITCM/BRAM_reg_2_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         20.000      17.830     RAMB36_X2Y16   DTCM/BRAM_reg_3_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         20.000      17.830     RAMB36_X5Y17   ITCM/BRAM_reg_2_2/CLKARDCLK
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X61Y86   u_cmsdk_ahb_to_apb/rwdata_reg_reg[17]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X63Y86   u_cmsdk_ahb_to_apb/rwdata_reg_reg[20]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X63Y85   u_cmsdk_ahb_to_apb/rwdata_reg_reg[21]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X63Y86   u_cmsdk_ahb_to_apb/rwdata_reg_reg[22]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X63Y86   u_cmsdk_ahb_to_apb/rwdata_reg_reg[23]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X63Y86   u_cmsdk_ahb_to_apb/rwdata_reg_reg[24]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X63Y86   u_cmsdk_ahb_to_apb/rwdata_reg_reg[25]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X63Y85   u_cmsdk_ahb_to_apb/rwdata_reg_reg[26]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X63Y85   u_cmsdk_ahb_to_apb/rwdata_reg_reg[27]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X63Y86   u_cmsdk_ahb_to_apb/rwdata_reg_reg[28]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X53Y124  ulogic/Gmqg07_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X97Y134  ulogic/Fn3g07_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X37Y129  ulogic/Mwrg07_reg/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         10.000      9.500      SLICE_X56Y79   u_cmsdk_apb_uart/rxd_lpf_reg[0]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         10.000      9.500      SLICE_X56Y79   u_cmsdk_apb_uart/rxd_lpf_reg[1]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         10.000      9.500      SLICE_X56Y79   u_cmsdk_apb_uart/rxd_lpf_reg[2]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         10.000      9.500      SLICE_X57Y79   u_cmsdk_apb_uart/rxd_sync_1_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X89Y89   AhbItcm/buf_addr_reg[3]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         10.000      9.500      SLICE_X57Y79   u_cmsdk_apb_uart/rxd_sync_2_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X89Y89   AhbItcm/buf_addr_reg[6]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        8.775ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.386ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.775ns  (required time - arrival time)
  Source:                 ulogic/Ik2nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ulogic/K1xa17_reg/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        10.860ns  (logic 0.484ns (4.457%)  route 10.376ns (95.543%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.819ns = ( 24.819 - 20.000 ) 
    Source Clock Delay      (SCD):    5.103ns
    Clock Pessimism Removal (CPR):    0.285ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK50m (IN)
                         net (fo=0)                   0.000     0.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           2.160     3.566    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.651 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=5216, routed)        1.452     5.103    ulogic/CLK50m_IBUF_BUFG
    SLICE_X89Y99         FDCE                                         r  ulogic/Ik2nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y99         FDCE (Prop_fdce_C_Q)         0.379     5.482 r  ulogic/Ik2nz6_reg/Q
                         net (fo=2, routed)           0.407     5.889    ulogic/Ik2nz6
    SLICE_X89Y99         LUT1 (Prop_lut1_I0_O)        0.105     5.994 f  ulogic/Yo2nz6_i_1/O
                         net (fo=872, routed)         9.969    15.962    ulogic/Yo2nz6_i_1_n_0
    SLICE_X65Y137        FDCE                                         f  ulogic/K1xa17_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    K17                                               0.000    20.000 r  CLK50m (IN)
                         net (fo=0)                   0.000    20.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         1.340    21.340 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           1.961    23.301    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.378 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=5216, routed)        1.441    24.819    ulogic/CLK50m_IBUF_BUFG
    SLICE_X65Y137        FDCE                                         r  ulogic/K1xa17_reg/C
                         clock pessimism              0.285    25.104    
                         clock uncertainty           -0.035    25.068    
    SLICE_X65Y137        FDCE (Recov_fdce_C_CLR)     -0.331    24.737    ulogic/K1xa17_reg
  -------------------------------------------------------------------
                         required time                         24.737    
                         arrival time                         -15.962    
  -------------------------------------------------------------------
                         slack                                  8.775    

Slack (MET) :             8.775ns  (required time - arrival time)
  Source:                 ulogic/Ik2nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ulogic/Lzjnz6_reg/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        10.860ns  (logic 0.484ns (4.457%)  route 10.376ns (95.543%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.819ns = ( 24.819 - 20.000 ) 
    Source Clock Delay      (SCD):    5.103ns
    Clock Pessimism Removal (CPR):    0.285ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK50m (IN)
                         net (fo=0)                   0.000     0.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           2.160     3.566    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.651 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=5216, routed)        1.452     5.103    ulogic/CLK50m_IBUF_BUFG
    SLICE_X89Y99         FDCE                                         r  ulogic/Ik2nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y99         FDCE (Prop_fdce_C_Q)         0.379     5.482 r  ulogic/Ik2nz6_reg/Q
                         net (fo=2, routed)           0.407     5.889    ulogic/Ik2nz6
    SLICE_X89Y99         LUT1 (Prop_lut1_I0_O)        0.105     5.994 f  ulogic/Yo2nz6_i_1/O
                         net (fo=872, routed)         9.969    15.962    ulogic/Yo2nz6_i_1_n_0
    SLICE_X65Y137        FDCE                                         f  ulogic/Lzjnz6_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    K17                                               0.000    20.000 r  CLK50m (IN)
                         net (fo=0)                   0.000    20.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         1.340    21.340 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           1.961    23.301    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.378 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=5216, routed)        1.441    24.819    ulogic/CLK50m_IBUF_BUFG
    SLICE_X65Y137        FDCE                                         r  ulogic/Lzjnz6_reg/C
                         clock pessimism              0.285    25.104    
                         clock uncertainty           -0.035    25.068    
    SLICE_X65Y137        FDCE (Recov_fdce_C_CLR)     -0.331    24.737    ulogic/Lzjnz6_reg
  -------------------------------------------------------------------
                         required time                         24.737    
                         arrival time                         -15.962    
  -------------------------------------------------------------------
                         slack                                  8.775    

Slack (MET) :             8.775ns  (required time - arrival time)
  Source:                 ulogic/Ik2nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ulogic/Rmya17_reg/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        10.860ns  (logic 0.484ns (4.457%)  route 10.376ns (95.543%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.819ns = ( 24.819 - 20.000 ) 
    Source Clock Delay      (SCD):    5.103ns
    Clock Pessimism Removal (CPR):    0.285ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK50m (IN)
                         net (fo=0)                   0.000     0.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           2.160     3.566    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.651 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=5216, routed)        1.452     5.103    ulogic/CLK50m_IBUF_BUFG
    SLICE_X89Y99         FDCE                                         r  ulogic/Ik2nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y99         FDCE (Prop_fdce_C_Q)         0.379     5.482 r  ulogic/Ik2nz6_reg/Q
                         net (fo=2, routed)           0.407     5.889    ulogic/Ik2nz6
    SLICE_X89Y99         LUT1 (Prop_lut1_I0_O)        0.105     5.994 f  ulogic/Yo2nz6_i_1/O
                         net (fo=872, routed)         9.969    15.962    ulogic/Yo2nz6_i_1_n_0
    SLICE_X65Y137        FDCE                                         f  ulogic/Rmya17_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    K17                                               0.000    20.000 r  CLK50m (IN)
                         net (fo=0)                   0.000    20.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         1.340    21.340 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           1.961    23.301    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.378 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=5216, routed)        1.441    24.819    ulogic/CLK50m_IBUF_BUFG
    SLICE_X65Y137        FDCE                                         r  ulogic/Rmya17_reg/C
                         clock pessimism              0.285    25.104    
                         clock uncertainty           -0.035    25.068    
    SLICE_X65Y137        FDCE (Recov_fdce_C_CLR)     -0.331    24.737    ulogic/Rmya17_reg
  -------------------------------------------------------------------
                         required time                         24.737    
                         arrival time                         -15.962    
  -------------------------------------------------------------------
                         slack                                  8.775    

Slack (MET) :             8.814ns  (required time - arrival time)
  Source:                 ulogic/Ik2nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ulogic/Xwpg07_reg/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        10.805ns  (logic 0.484ns (4.479%)  route 10.321ns (95.521%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.804ns = ( 24.804 - 20.000 ) 
    Source Clock Delay      (SCD):    5.103ns
    Clock Pessimism Removal (CPR):    0.285ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK50m (IN)
                         net (fo=0)                   0.000     0.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           2.160     3.566    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.651 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=5216, routed)        1.452     5.103    ulogic/CLK50m_IBUF_BUFG
    SLICE_X89Y99         FDCE                                         r  ulogic/Ik2nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y99         FDCE (Prop_fdce_C_Q)         0.379     5.482 r  ulogic/Ik2nz6_reg/Q
                         net (fo=2, routed)           0.407     5.889    ulogic/Ik2nz6
    SLICE_X89Y99         LUT1 (Prop_lut1_I0_O)        0.105     5.994 f  ulogic/Yo2nz6_i_1/O
                         net (fo=872, routed)         9.914    15.908    ulogic/Yo2nz6_i_1_n_0
    SLICE_X56Y126        FDCE                                         f  ulogic/Xwpg07_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    K17                                               0.000    20.000 r  CLK50m (IN)
                         net (fo=0)                   0.000    20.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         1.340    21.340 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           1.961    23.301    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.378 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=5216, routed)        1.426    24.804    ulogic/CLK50m_IBUF_BUFG
    SLICE_X56Y126        FDCE                                         r  ulogic/Xwpg07_reg/C
                         clock pessimism              0.285    25.089    
                         clock uncertainty           -0.035    25.053    
    SLICE_X56Y126        FDCE (Recov_fdce_C_CLR)     -0.331    24.722    ulogic/Xwpg07_reg
  -------------------------------------------------------------------
                         required time                         24.722    
                         arrival time                         -15.908    
  -------------------------------------------------------------------
                         slack                                  8.814    

Slack (MET) :             8.818ns  (required time - arrival time)
  Source:                 ulogic/Ik2nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ulogic/Azpg07_reg/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        10.801ns  (logic 0.484ns (4.481%)  route 10.317ns (95.519%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.804ns = ( 24.804 - 20.000 ) 
    Source Clock Delay      (SCD):    5.103ns
    Clock Pessimism Removal (CPR):    0.285ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK50m (IN)
                         net (fo=0)                   0.000     0.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           2.160     3.566    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.651 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=5216, routed)        1.452     5.103    ulogic/CLK50m_IBUF_BUFG
    SLICE_X89Y99         FDCE                                         r  ulogic/Ik2nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y99         FDCE (Prop_fdce_C_Q)         0.379     5.482 r  ulogic/Ik2nz6_reg/Q
                         net (fo=2, routed)           0.407     5.889    ulogic/Ik2nz6
    SLICE_X89Y99         LUT1 (Prop_lut1_I0_O)        0.105     5.994 f  ulogic/Yo2nz6_i_1/O
                         net (fo=872, routed)         9.910    15.904    ulogic/Yo2nz6_i_1_n_0
    SLICE_X57Y126        FDCE                                         f  ulogic/Azpg07_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    K17                                               0.000    20.000 r  CLK50m (IN)
                         net (fo=0)                   0.000    20.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         1.340    21.340 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           1.961    23.301    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.378 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=5216, routed)        1.426    24.804    ulogic/CLK50m_IBUF_BUFG
    SLICE_X57Y126        FDCE                                         r  ulogic/Azpg07_reg/C
                         clock pessimism              0.285    25.089    
                         clock uncertainty           -0.035    25.053    
    SLICE_X57Y126        FDCE (Recov_fdce_C_CLR)     -0.331    24.722    ulogic/Azpg07_reg
  -------------------------------------------------------------------
                         required time                         24.722    
                         arrival time                         -15.904    
  -------------------------------------------------------------------
                         slack                                  8.818    

Slack (MET) :             8.818ns  (required time - arrival time)
  Source:                 ulogic/Ik2nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ulogic/Mcioz6_reg/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        10.801ns  (logic 0.484ns (4.481%)  route 10.317ns (95.519%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.804ns = ( 24.804 - 20.000 ) 
    Source Clock Delay      (SCD):    5.103ns
    Clock Pessimism Removal (CPR):    0.285ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK50m (IN)
                         net (fo=0)                   0.000     0.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           2.160     3.566    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.651 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=5216, routed)        1.452     5.103    ulogic/CLK50m_IBUF_BUFG
    SLICE_X89Y99         FDCE                                         r  ulogic/Ik2nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y99         FDCE (Prop_fdce_C_Q)         0.379     5.482 r  ulogic/Ik2nz6_reg/Q
                         net (fo=2, routed)           0.407     5.889    ulogic/Ik2nz6
    SLICE_X89Y99         LUT1 (Prop_lut1_I0_O)        0.105     5.994 f  ulogic/Yo2nz6_i_1/O
                         net (fo=872, routed)         9.910    15.904    ulogic/Yo2nz6_i_1_n_0
    SLICE_X57Y126        FDCE                                         f  ulogic/Mcioz6_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    K17                                               0.000    20.000 r  CLK50m (IN)
                         net (fo=0)                   0.000    20.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         1.340    21.340 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           1.961    23.301    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.378 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=5216, routed)        1.426    24.804    ulogic/CLK50m_IBUF_BUFG
    SLICE_X57Y126        FDCE                                         r  ulogic/Mcioz6_reg/C
                         clock pessimism              0.285    25.089    
                         clock uncertainty           -0.035    25.053    
    SLICE_X57Y126        FDCE (Recov_fdce_C_CLR)     -0.331    24.722    ulogic/Mcioz6_reg
  -------------------------------------------------------------------
                         required time                         24.722    
                         arrival time                         -15.904    
  -------------------------------------------------------------------
                         slack                                  8.818    

Slack (MET) :             8.916ns  (required time - arrival time)
  Source:                 ulogic/Ik2nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ulogic/Bceh07_reg/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        10.714ns  (logic 0.484ns (4.518%)  route 10.230ns (95.482%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.814ns = ( 24.814 - 20.000 ) 
    Source Clock Delay      (SCD):    5.103ns
    Clock Pessimism Removal (CPR):    0.285ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK50m (IN)
                         net (fo=0)                   0.000     0.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           2.160     3.566    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.651 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=5216, routed)        1.452     5.103    ulogic/CLK50m_IBUF_BUFG
    SLICE_X89Y99         FDCE                                         r  ulogic/Ik2nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y99         FDCE (Prop_fdce_C_Q)         0.379     5.482 r  ulogic/Ik2nz6_reg/Q
                         net (fo=2, routed)           0.407     5.889    ulogic/Ik2nz6
    SLICE_X89Y99         LUT1 (Prop_lut1_I0_O)        0.105     5.994 f  ulogic/Yo2nz6_i_1/O
                         net (fo=872, routed)         9.822    15.816    ulogic/Yo2nz6_i_1_n_0
    SLICE_X65Y131        FDCE                                         f  ulogic/Bceh07_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    K17                                               0.000    20.000 r  CLK50m (IN)
                         net (fo=0)                   0.000    20.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         1.340    21.340 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           1.961    23.301    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.378 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=5216, routed)        1.436    24.814    ulogic/CLK50m_IBUF_BUFG
    SLICE_X65Y131        FDCE                                         r  ulogic/Bceh07_reg/C
                         clock pessimism              0.285    25.099    
                         clock uncertainty           -0.035    25.063    
    SLICE_X65Y131        FDCE (Recov_fdce_C_CLR)     -0.331    24.732    ulogic/Bceh07_reg
  -------------------------------------------------------------------
                         required time                         24.732    
                         arrival time                         -15.816    
  -------------------------------------------------------------------
                         slack                                  8.916    

Slack (MET) :             8.916ns  (required time - arrival time)
  Source:                 ulogic/Ik2nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ulogic/Rleh07_reg/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        10.714ns  (logic 0.484ns (4.518%)  route 10.230ns (95.482%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.814ns = ( 24.814 - 20.000 ) 
    Source Clock Delay      (SCD):    5.103ns
    Clock Pessimism Removal (CPR):    0.285ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK50m (IN)
                         net (fo=0)                   0.000     0.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           2.160     3.566    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.651 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=5216, routed)        1.452     5.103    ulogic/CLK50m_IBUF_BUFG
    SLICE_X89Y99         FDCE                                         r  ulogic/Ik2nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y99         FDCE (Prop_fdce_C_Q)         0.379     5.482 r  ulogic/Ik2nz6_reg/Q
                         net (fo=2, routed)           0.407     5.889    ulogic/Ik2nz6
    SLICE_X89Y99         LUT1 (Prop_lut1_I0_O)        0.105     5.994 f  ulogic/Yo2nz6_i_1/O
                         net (fo=872, routed)         9.822    15.816    ulogic/Yo2nz6_i_1_n_0
    SLICE_X65Y131        FDCE                                         f  ulogic/Rleh07_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    K17                                               0.000    20.000 r  CLK50m (IN)
                         net (fo=0)                   0.000    20.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         1.340    21.340 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           1.961    23.301    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.378 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=5216, routed)        1.436    24.814    ulogic/CLK50m_IBUF_BUFG
    SLICE_X65Y131        FDCE                                         r  ulogic/Rleh07_reg/C
                         clock pessimism              0.285    25.099    
                         clock uncertainty           -0.035    25.063    
    SLICE_X65Y131        FDCE (Recov_fdce_C_CLR)     -0.331    24.732    ulogic/Rleh07_reg
  -------------------------------------------------------------------
                         required time                         24.732    
                         arrival time                         -15.816    
  -------------------------------------------------------------------
                         slack                                  8.916    

Slack (MET) :             8.949ns  (required time - arrival time)
  Source:                 ulogic/Ik2nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ulogic/E48g07_reg/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        10.672ns  (logic 0.484ns (4.535%)  route 10.188ns (95.465%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.805ns = ( 24.805 - 20.000 ) 
    Source Clock Delay      (SCD):    5.103ns
    Clock Pessimism Removal (CPR):    0.285ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK50m (IN)
                         net (fo=0)                   0.000     0.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           2.160     3.566    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.651 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=5216, routed)        1.452     5.103    ulogic/CLK50m_IBUF_BUFG
    SLICE_X89Y99         FDCE                                         r  ulogic/Ik2nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y99         FDCE (Prop_fdce_C_Q)         0.379     5.482 r  ulogic/Ik2nz6_reg/Q
                         net (fo=2, routed)           0.407     5.889    ulogic/Ik2nz6
    SLICE_X89Y99         LUT1 (Prop_lut1_I0_O)        0.105     5.994 f  ulogic/Yo2nz6_i_1/O
                         net (fo=872, routed)         9.781    15.775    ulogic/Yo2nz6_i_1_n_0
    SLICE_X61Y126        FDCE                                         f  ulogic/E48g07_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    K17                                               0.000    20.000 r  CLK50m (IN)
                         net (fo=0)                   0.000    20.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         1.340    21.340 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           1.961    23.301    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.378 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=5216, routed)        1.427    24.805    ulogic/CLK50m_IBUF_BUFG
    SLICE_X61Y126        FDCE                                         r  ulogic/E48g07_reg/C
                         clock pessimism              0.285    25.090    
                         clock uncertainty           -0.035    25.054    
    SLICE_X61Y126        FDCE (Recov_fdce_C_CLR)     -0.331    24.723    ulogic/E48g07_reg
  -------------------------------------------------------------------
                         required time                         24.723    
                         arrival time                         -15.775    
  -------------------------------------------------------------------
                         slack                                  8.949    

Slack (MET) :             8.949ns  (required time - arrival time)
  Source:                 ulogic/Ik2nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ulogic/Jq7g07_reg/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        10.672ns  (logic 0.484ns (4.535%)  route 10.188ns (95.465%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.805ns = ( 24.805 - 20.000 ) 
    Source Clock Delay      (SCD):    5.103ns
    Clock Pessimism Removal (CPR):    0.285ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK50m (IN)
                         net (fo=0)                   0.000     0.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           2.160     3.566    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.651 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=5216, routed)        1.452     5.103    ulogic/CLK50m_IBUF_BUFG
    SLICE_X89Y99         FDCE                                         r  ulogic/Ik2nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y99         FDCE (Prop_fdce_C_Q)         0.379     5.482 r  ulogic/Ik2nz6_reg/Q
                         net (fo=2, routed)           0.407     5.889    ulogic/Ik2nz6
    SLICE_X89Y99         LUT1 (Prop_lut1_I0_O)        0.105     5.994 f  ulogic/Yo2nz6_i_1/O
                         net (fo=872, routed)         9.781    15.775    ulogic/Yo2nz6_i_1_n_0
    SLICE_X61Y126        FDCE                                         f  ulogic/Jq7g07_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    K17                                               0.000    20.000 r  CLK50m (IN)
                         net (fo=0)                   0.000    20.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         1.340    21.340 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           1.961    23.301    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.378 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=5216, routed)        1.427    24.805    ulogic/CLK50m_IBUF_BUFG
    SLICE_X61Y126        FDCE                                         r  ulogic/Jq7g07_reg/C
                         clock pessimism              0.285    25.090    
                         clock uncertainty           -0.035    25.054    
    SLICE_X61Y126        FDCE (Recov_fdce_C_CLR)     -0.331    24.723    ulogic/Jq7g07_reg
  -------------------------------------------------------------------
                         required time                         24.723    
                         arrival time                         -15.775    
  -------------------------------------------------------------------
                         slack                                  8.949    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.386ns  (arrival time - required time)
  Source:                 cpuresetn_reg_inv_rep/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cmsdk_apb3_eg_slave_led/u_custom_apb_led/ledNumOut_reg[0]/PRE
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.141ns (43.207%)  route 0.185ns (56.793%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.213ns
    Source Clock Delay      (SCD):    1.687ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK50m (IN)
                         net (fo=0)                   0.000     0.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=5216, routed)        0.577     1.687    CLK50m_IBUF_BUFG
    SLICE_X67Y89         FDPE                                         r  cpuresetn_reg_inv_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y89         FDPE (Prop_fdpe_C_Q)         0.141     1.828 f  cpuresetn_reg_inv_rep/Q
                         net (fo=6, routed)           0.185     2.013    u_cmsdk_apb3_eg_slave_led/u_custom_apb_led/ledNumOut_reg[0]_0
    SLICE_X63Y88         FDPE                                         f  u_cmsdk_apb3_eg_slave_led/u_custom_apb_led/ledNumOut_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK50m (IN)
                         net (fo=0)                   0.000     0.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=5216, routed)        0.846     2.213    u_cmsdk_apb3_eg_slave_led/u_custom_apb_led/CLK50m_IBUF_BUFG
    SLICE_X63Y88         FDPE                                         r  u_cmsdk_apb3_eg_slave_led/u_custom_apb_led/ledNumOut_reg[0]/C
                         clock pessimism             -0.490     1.722    
    SLICE_X63Y88         FDPE (Remov_fdpe_C_PRE)     -0.095     1.627    u_cmsdk_apb3_eg_slave_led/u_custom_apb_led/ledNumOut_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           2.013    
  -------------------------------------------------------------------
                         slack                                  0.386    

Slack (MET) :             0.386ns  (arrival time - required time)
  Source:                 cpuresetn_reg_inv_rep/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cmsdk_apb3_eg_slave_led/u_custom_apb_led/ledNumOut_reg[1]/PRE
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.141ns (43.207%)  route 0.185ns (56.793%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.213ns
    Source Clock Delay      (SCD):    1.687ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK50m (IN)
                         net (fo=0)                   0.000     0.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=5216, routed)        0.577     1.687    CLK50m_IBUF_BUFG
    SLICE_X67Y89         FDPE                                         r  cpuresetn_reg_inv_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y89         FDPE (Prop_fdpe_C_Q)         0.141     1.828 f  cpuresetn_reg_inv_rep/Q
                         net (fo=6, routed)           0.185     2.013    u_cmsdk_apb3_eg_slave_led/u_custom_apb_led/ledNumOut_reg[0]_0
    SLICE_X63Y88         FDPE                                         f  u_cmsdk_apb3_eg_slave_led/u_custom_apb_led/ledNumOut_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK50m (IN)
                         net (fo=0)                   0.000     0.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=5216, routed)        0.846     2.213    u_cmsdk_apb3_eg_slave_led/u_custom_apb_led/CLK50m_IBUF_BUFG
    SLICE_X63Y88         FDPE                                         r  u_cmsdk_apb3_eg_slave_led/u_custom_apb_led/ledNumOut_reg[1]/C
                         clock pessimism             -0.490     1.722    
    SLICE_X63Y88         FDPE (Remov_fdpe_C_PRE)     -0.095     1.627    u_cmsdk_apb3_eg_slave_led/u_custom_apb_led/ledNumOut_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           2.013    
  -------------------------------------------------------------------
                         slack                                  0.386    

Slack (MET) :             0.386ns  (arrival time - required time)
  Source:                 cpuresetn_reg_inv_rep/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cmsdk_apb3_eg_slave_led/u_custom_apb_led/ledNumOut_reg[2]/PRE
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.141ns (43.207%)  route 0.185ns (56.793%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.213ns
    Source Clock Delay      (SCD):    1.687ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK50m (IN)
                         net (fo=0)                   0.000     0.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=5216, routed)        0.577     1.687    CLK50m_IBUF_BUFG
    SLICE_X67Y89         FDPE                                         r  cpuresetn_reg_inv_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y89         FDPE (Prop_fdpe_C_Q)         0.141     1.828 f  cpuresetn_reg_inv_rep/Q
                         net (fo=6, routed)           0.185     2.013    u_cmsdk_apb3_eg_slave_led/u_custom_apb_led/ledNumOut_reg[0]_0
    SLICE_X63Y88         FDPE                                         f  u_cmsdk_apb3_eg_slave_led/u_custom_apb_led/ledNumOut_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK50m (IN)
                         net (fo=0)                   0.000     0.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=5216, routed)        0.846     2.213    u_cmsdk_apb3_eg_slave_led/u_custom_apb_led/CLK50m_IBUF_BUFG
    SLICE_X63Y88         FDPE                                         r  u_cmsdk_apb3_eg_slave_led/u_custom_apb_led/ledNumOut_reg[2]/C
                         clock pessimism             -0.490     1.722    
    SLICE_X63Y88         FDPE (Remov_fdpe_C_PRE)     -0.095     1.627    u_cmsdk_apb3_eg_slave_led/u_custom_apb_led/ledNumOut_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           2.013    
  -------------------------------------------------------------------
                         slack                                  0.386    

Slack (MET) :             0.386ns  (arrival time - required time)
  Source:                 cpuresetn_reg_inv_rep/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cmsdk_apb3_eg_slave_led/u_custom_apb_led/ledNumOut_reg[3]/PRE
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.141ns (43.207%)  route 0.185ns (56.793%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.213ns
    Source Clock Delay      (SCD):    1.687ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK50m (IN)
                         net (fo=0)                   0.000     0.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=5216, routed)        0.577     1.687    CLK50m_IBUF_BUFG
    SLICE_X67Y89         FDPE                                         r  cpuresetn_reg_inv_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y89         FDPE (Prop_fdpe_C_Q)         0.141     1.828 f  cpuresetn_reg_inv_rep/Q
                         net (fo=6, routed)           0.185     2.013    u_cmsdk_apb3_eg_slave_led/u_custom_apb_led/ledNumOut_reg[0]_0
    SLICE_X63Y88         FDPE                                         f  u_cmsdk_apb3_eg_slave_led/u_custom_apb_led/ledNumOut_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK50m (IN)
                         net (fo=0)                   0.000     0.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=5216, routed)        0.846     2.213    u_cmsdk_apb3_eg_slave_led/u_custom_apb_led/CLK50m_IBUF_BUFG
    SLICE_X63Y88         FDPE                                         r  u_cmsdk_apb3_eg_slave_led/u_custom_apb_led/ledNumOut_reg[3]/C
                         clock pessimism             -0.490     1.722    
    SLICE_X63Y88         FDPE (Remov_fdpe_C_PRE)     -0.095     1.627    u_cmsdk_apb3_eg_slave_led/u_custom_apb_led/ledNumOut_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           2.013    
  -------------------------------------------------------------------
                         slack                                  0.386    

Slack (MET) :             0.424ns  (arrival time - required time)
  Source:                 cpuresetn_reg_inv_rep__0/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cmsdk_ahb_to_apb/rwdata_reg_reg[13]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.141ns (38.391%)  route 0.226ns (61.609%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.213ns
    Source Clock Delay      (SCD):    1.687ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK50m (IN)
                         net (fo=0)                   0.000     0.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=5216, routed)        0.577     1.687    CLK50m_IBUF_BUFG
    SLICE_X67Y89         FDPE                                         r  cpuresetn_reg_inv_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y89         FDPE (Prop_fdpe_C_Q)         0.141     1.828 f  cpuresetn_reg_inv_rep__0/Q
                         net (fo=92, routed)          0.226     2.054    u_cmsdk_ahb_to_apb/wr_reg_reg_0
    SLICE_X61Y89         FDCE                                         f  u_cmsdk_ahb_to_apb/rwdata_reg_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK50m (IN)
                         net (fo=0)                   0.000     0.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=5216, routed)        0.846     2.213    u_cmsdk_ahb_to_apb/CLK50m_IBUF_BUFG
    SLICE_X61Y89         FDCE                                         r  u_cmsdk_ahb_to_apb/rwdata_reg_reg[13]/C
                         clock pessimism             -0.490     1.722    
    SLICE_X61Y89         FDCE (Remov_fdce_C_CLR)     -0.092     1.630    u_cmsdk_ahb_to_apb/rwdata_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           2.054    
  -------------------------------------------------------------------
                         slack                                  0.424    

Slack (MET) :             0.424ns  (arrival time - required time)
  Source:                 cpuresetn_reg_inv_rep__0/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cmsdk_ahb_to_apb/rwdata_reg_reg[14]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.141ns (38.391%)  route 0.226ns (61.609%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.213ns
    Source Clock Delay      (SCD):    1.687ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK50m (IN)
                         net (fo=0)                   0.000     0.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=5216, routed)        0.577     1.687    CLK50m_IBUF_BUFG
    SLICE_X67Y89         FDPE                                         r  cpuresetn_reg_inv_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y89         FDPE (Prop_fdpe_C_Q)         0.141     1.828 f  cpuresetn_reg_inv_rep__0/Q
                         net (fo=92, routed)          0.226     2.054    u_cmsdk_ahb_to_apb/wr_reg_reg_0
    SLICE_X61Y89         FDCE                                         f  u_cmsdk_ahb_to_apb/rwdata_reg_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK50m (IN)
                         net (fo=0)                   0.000     0.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=5216, routed)        0.846     2.213    u_cmsdk_ahb_to_apb/CLK50m_IBUF_BUFG
    SLICE_X61Y89         FDCE                                         r  u_cmsdk_ahb_to_apb/rwdata_reg_reg[14]/C
                         clock pessimism             -0.490     1.722    
    SLICE_X61Y89         FDCE (Remov_fdce_C_CLR)     -0.092     1.630    u_cmsdk_ahb_to_apb/rwdata_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           2.054    
  -------------------------------------------------------------------
                         slack                                  0.424    

Slack (MET) :             0.424ns  (arrival time - required time)
  Source:                 cpuresetn_reg_inv_rep__0/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cmsdk_ahb_to_apb/rwdata_reg_reg[9]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.141ns (38.391%)  route 0.226ns (61.609%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.213ns
    Source Clock Delay      (SCD):    1.687ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK50m (IN)
                         net (fo=0)                   0.000     0.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=5216, routed)        0.577     1.687    CLK50m_IBUF_BUFG
    SLICE_X67Y89         FDPE                                         r  cpuresetn_reg_inv_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y89         FDPE (Prop_fdpe_C_Q)         0.141     1.828 f  cpuresetn_reg_inv_rep__0/Q
                         net (fo=92, routed)          0.226     2.054    u_cmsdk_ahb_to_apb/wr_reg_reg_0
    SLICE_X61Y89         FDCE                                         f  u_cmsdk_ahb_to_apb/rwdata_reg_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK50m (IN)
                         net (fo=0)                   0.000     0.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=5216, routed)        0.846     2.213    u_cmsdk_ahb_to_apb/CLK50m_IBUF_BUFG
    SLICE_X61Y89         FDCE                                         r  u_cmsdk_ahb_to_apb/rwdata_reg_reg[9]/C
                         clock pessimism             -0.490     1.722    
    SLICE_X61Y89         FDCE (Remov_fdce_C_CLR)     -0.092     1.630    u_cmsdk_ahb_to_apb/rwdata_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           2.054    
  -------------------------------------------------------------------
                         slack                                  0.424    

Slack (MET) :             0.429ns  (arrival time - required time)
  Source:                 cpuresetn_reg_inv_rep__0/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ulogic/Ql2nz6_reg/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.695ns  (logic 0.141ns (20.287%)  route 0.554ns (79.713%))
  Logic Levels:           0  
  Clock Path Skew:        0.358ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.307ns
    Source Clock Delay      (SCD):    1.687ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK50m (IN)
                         net (fo=0)                   0.000     0.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=5216, routed)        0.577     1.687    CLK50m_IBUF_BUFG
    SLICE_X67Y89         FDPE                                         r  cpuresetn_reg_inv_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y89         FDPE (Prop_fdpe_C_Q)         0.141     1.828 f  cpuresetn_reg_inv_rep__0/Q
                         net (fo=92, routed)          0.554     2.382    ulogic/Zk2nz6_reg_0
    SLICE_X89Y100        FDCE                                         f  ulogic/Ql2nz6_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK50m (IN)
                         net (fo=0)                   0.000     0.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=5216, routed)        0.940     2.307    ulogic/CLK50m_IBUF_BUFG
    SLICE_X89Y100        FDCE                                         r  ulogic/Ql2nz6_reg/C
                         clock pessimism             -0.261     2.045    
    SLICE_X89Y100        FDCE (Remov_fdce_C_CLR)     -0.092     1.953    ulogic/Ql2nz6_reg
  -------------------------------------------------------------------
                         required time                         -1.953    
                         arrival time                           2.382    
  -------------------------------------------------------------------
                         slack                                  0.429    

Slack (MET) :             0.429ns  (arrival time - required time)
  Source:                 cpuresetn_reg_inv_rep__0/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ulogic/Zk2nz6_reg/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.695ns  (logic 0.141ns (20.287%)  route 0.554ns (79.713%))
  Logic Levels:           0  
  Clock Path Skew:        0.358ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.307ns
    Source Clock Delay      (SCD):    1.687ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK50m (IN)
                         net (fo=0)                   0.000     0.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=5216, routed)        0.577     1.687    CLK50m_IBUF_BUFG
    SLICE_X67Y89         FDPE                                         r  cpuresetn_reg_inv_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y89         FDPE (Prop_fdpe_C_Q)         0.141     1.828 f  cpuresetn_reg_inv_rep__0/Q
                         net (fo=92, routed)          0.554     2.382    ulogic/Zk2nz6_reg_0
    SLICE_X89Y100        FDCE                                         f  ulogic/Zk2nz6_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK50m (IN)
                         net (fo=0)                   0.000     0.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=5216, routed)        0.940     2.307    ulogic/CLK50m_IBUF_BUFG
    SLICE_X89Y100        FDCE                                         r  ulogic/Zk2nz6_reg/C
                         clock pessimism             -0.261     2.045    
    SLICE_X89Y100        FDCE (Remov_fdce_C_CLR)     -0.092     1.953    ulogic/Zk2nz6_reg
  -------------------------------------------------------------------
                         required time                         -1.953    
                         arrival time                           2.382    
  -------------------------------------------------------------------
                         slack                                  0.429    

Slack (MET) :             0.438ns  (arrival time - required time)
  Source:                 cpuresetn_reg_inv_rep/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cmsdk_apb_uart/reg_baud_cntr_i_reg[15]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.141ns (37.184%)  route 0.238ns (62.816%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.211ns
    Source Clock Delay      (SCD):    1.687ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK50m (IN)
                         net (fo=0)                   0.000     0.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=5216, routed)        0.577     1.687    CLK50m_IBUF_BUFG
    SLICE_X67Y89         FDPE                                         r  cpuresetn_reg_inv_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y89         FDPE (Prop_fdpe_C_Q)         0.141     1.828 f  cpuresetn_reg_inv_rep/Q
                         net (fo=6, routed)           0.238     2.066    u_cmsdk_apb_uart/reg_txd_reg_0
    SLICE_X61Y87         FDCE                                         f  u_cmsdk_apb_uart/reg_baud_cntr_i_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK50m (IN)
                         net (fo=0)                   0.000     0.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=5216, routed)        0.844     2.211    u_cmsdk_apb_uart/CLK50m_IBUF_BUFG
    SLICE_X61Y87         FDCE                                         r  u_cmsdk_apb_uart/reg_baud_cntr_i_reg[15]/C
                         clock pessimism             -0.490     1.720    
    SLICE_X61Y87         FDCE (Remov_fdce_C_CLR)     -0.092     1.628    u_cmsdk_apb_uart/reg_baud_cntr_i_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           2.066    
  -------------------------------------------------------------------
                         slack                                  0.438    





