Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (lin64) Build 1577090 Thu Jun  2 16:32:35 MDT 2016
| Date         : Thu Nov 30 15:57:38 2017
| Host         : ubuntu running 64-bit Ubuntu 17.04
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file system_wrapper_timing_summary_routed.rpt -rpx system_wrapper_timing_summary_routed.rpx
| Design       : system_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 34 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 28 input ports with partial input delay specified. (HIGH)


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.637        0.000                      0                 3299        0.035        0.000                      0                 3271        1.845        0.000                       0                  1531  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                             Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                             ------------         ----------      --------------
adc_clk                                           {0.000 4.000}        8.000           125.000         
rx_clk                                            {0.000 2.000}        4.000           250.000         
system_i/clocking_system/clk_wiz_0/inst/clk_in1   {0.000 4.000}        8.000           125.000         
  clk_out1_system_clk_wiz_0_1                     {0.000 4.000}        8.000           125.000         
  clkfbout_system_clk_wiz_0_1                     {0.000 4.000}        8.000           125.000         
system_i/signal_generator/clk_wiz_1/inst/clk_in1  {0.000 4.000}        8.000           125.000         
  clk_out1_system_clk_wiz_0_0_1                   {0.000 2.000}        4.000           250.000         
  clkfbout_system_clk_wiz_0_0_1                   {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
system_i/clocking_system/clk_wiz_0/inst/clk_in1                                                                                                                                                     2.000        0.000                       0                     1  
  clk_out1_system_clk_wiz_0_1                           0.995        0.000                      0                 3269        0.035        0.000                      0                 3269        3.020        0.000                       0                  1519  
  clkfbout_system_clk_wiz_0_1                                                                                                                                                                       5.845        0.000                       0                     3  
system_i/signal_generator/clk_wiz_1/inst/clk_in1                                                                                                                                                    2.000        0.000                       0                     1  
  clk_out1_system_clk_wiz_0_0_1                                                                                                                                                                     1.845        0.000                       0                     4  
  clkfbout_system_clk_wiz_0_0_1                                                                                                                                                                     5.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                   To Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                   --------                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
adc_clk                      clk_out1_system_clk_wiz_0_1        0.637        0.000                      0                   28                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                   From Clock                   To Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                   ----------                   --------                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**            clk_out1_system_clk_wiz_0_1  clk_out1_system_clk_wiz_0_1        1.981        0.000                      0                    2        1.871        0.000                      0                    2  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  system_i/clocking_system/clk_wiz_0/inst/clk_in1
  To Clock:  system_i/clocking_system/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         system_i/clocking_system/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { system_i/clocking_system/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  system_i/clocking_system/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y0  system_i/clocking_system/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  system_i/clocking_system/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  system_i/clocking_system/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  system_i/clocking_system/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  system_i/clocking_system/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_system_clk_wiz_0_1
  To Clock:  clk_out1_system_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.995ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.035ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.995ns  (required time - arrival time)
  Source:                 system_i/signal_generator/axis_red_pitaya_dac_0/inst/int_dat_b_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/signal_generator/axis_red_pitaya_dac_0/inst/DAC_DAT[13].ODDR_inst/D2
                            (falling edge-triggered cell ODDR clocked by clk_out1_system_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_system_clk_wiz_0_1 fall@4.000ns - clk_out1_system_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.859ns  (logic 0.478ns (25.715%)  route 1.381ns (74.285%))
  Logic Levels:           0  
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.722ns = ( 1.278 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.134ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  system_i/clocking_system/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.285     1.285    system_i/clocking_system/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -5.725 r  system_i/clocking_system/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -3.965    system_i/clocking_system/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.864 r  system_i/clocking_system/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1521, routed)        1.730    -2.134    system_i/signal_generator/axis_red_pitaya_dac_0/inst/aclk
    SLICE_X42Y70         FDRE                                         r  system_i/signal_generator/axis_red_pitaya_dac_0/inst/int_dat_b_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y70         FDRE (Prop_fdre_C_Q)         0.478    -1.656 r  system_i/signal_generator/axis_red_pitaya_dac_0/inst/int_dat_b_reg_reg[13]/Q
                         net (fo=1, routed)           1.381    -0.275    system_i/signal_generator/axis_red_pitaya_dac_0/inst/int_dat_b_reg[13]
    OLOGIC_X0Y92         ODDR                                         r  system_i/signal_generator/axis_red_pitaya_dac_0/inst/DAC_DAT[13].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_1 fall edge)
                                                      4.000     4.000 f  
    U18                  IBUFDS                       0.000     4.000 f  system_i/clocking_system/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.162     5.162    system_i/clocking_system/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118    -1.957 f  system_i/clocking_system/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -0.357    system_i/clocking_system/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -0.266 f  system_i/clocking_system/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1521, routed)        1.544     1.278    system_i/signal_generator/axis_red_pitaya_dac_0/inst/aclk
    OLOGIC_X0Y92         ODDR                                         f  system_i/signal_generator/axis_red_pitaya_dac_0/inst/DAC_DAT[13].ODDR_inst/C
                         clock pessimism              0.517     1.794    
                         clock uncertainty           -0.069     1.725    
    OLOGIC_X0Y92         ODDR (Setup_oddr_C_D2)      -1.005     0.720    system_i/signal_generator/axis_red_pitaya_dac_0/inst/DAC_DAT[13].ODDR_inst
  -------------------------------------------------------------------
                         required time                          0.720    
                         arrival time                           0.275    
  -------------------------------------------------------------------
                         slack                                  0.995    

Slack (MET) :             1.013ns  (required time - arrival time)
  Source:                 system_i/processing_system/ps_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_out1_system_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/processing_system/ps_0/inst/PS7_i/MAXIGP0WREADY
                            (rising edge-triggered cell PS7 clocked by clk_out1_system_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_system_clk_wiz_0_1 rise@8.000ns - clk_out1_system_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.035ns  (logic 1.954ns (32.380%)  route 4.081ns (67.620%))
  Logic Levels:           5  (LUT2=2 LUT5=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.677ns = ( 5.323 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.099ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  system_i/clocking_system/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.285     1.285    system_i/clocking_system/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -5.725 r  system_i/clocking_system/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -3.965    system_i/clocking_system/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.864 r  system_i/clocking_system/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1521, routed)        1.765    -2.099    system_i/processing_system/ps_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system/ps_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334    -0.765 r  system_i/processing_system/ps_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=4, routed)           1.422     0.656    system_i/processing_system/ps_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X16Y45         LUT5 (Prop_lut5_I4_O)        0.124     0.780 r  system_i/processing_system/ps_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=6, routed)           0.332     1.112    system_i/receive_chain/config_settings/cfg/s_axi_wvalid
    SLICE_X18Y46         LUT2 (Prop_lut2_I1_O)        0.124     1.236 r  system_i/receive_chain/config_settings/cfg/s_axi_wready_INST_0/O
                         net (fo=2, routed)           0.355     1.591    system_i/processing_system/ps_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_axi_wready[0]
    SLICE_X19Y46         LUT5 (Prop_lut5_I0_O)        0.124     1.715 f  system_i/processing_system/ps_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/s_axi_wready[0]_INST_0_i_5/O
                         net (fo=2, routed)           0.456     2.171    system_i/processing_system/ps_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_atarget_enc_reg[2]_1
    SLICE_X18Y43         LUT5 (Prop_lut5_I4_O)        0.124     2.295 f  system_i/processing_system/ps_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=3, routed)           0.619     2.914    system_i/processing_system/ps_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d_reg[1]
    SLICE_X12Y44         LUT2 (Prop_lut2_I1_O)        0.124     3.038 r  system_i/processing_system/ps_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0/O
                         net (fo=1, routed)           0.898     3.935    system_i/processing_system/ps_0/inst/M_AXI_GP0_WREADY
    PS7_X0Y0             PS7                                          r  system_i/processing_system/ps_0/inst/PS7_i/MAXIGP0WREADY
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_1 rise edge)
                                                      8.000     8.000 r  
    U18                  IBUFDS                       0.000     8.000 r  system_i/clocking_system/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.162     9.162    system_i/clocking_system/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118     2.043 r  system_i/clocking_system/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.642    system_i/clocking_system/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.734 r  system_i/clocking_system/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1521, routed)        1.589     5.323    system_i/processing_system/ps_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system/ps_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism              0.578     5.901    
                         clock uncertainty           -0.069     5.831    
    PS7_X0Y0             PS7 (Setup_ps7_MAXIGP0ACLK_MAXIGP0WREADY)
                                                     -0.883     4.948    system_i/processing_system/ps_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                          4.948    
                         arrival time                          -3.935    
  -------------------------------------------------------------------
                         slack                                  1.013    

Slack (MET) :             1.301ns  (required time - arrival time)
  Source:                 system_i/receive_chain/config_settings/cfg/inst/WORDS[0].BITS[18].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/receive_chain/channel_b/axis_decimator_0/inst/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_system_clk_wiz_0_1 rise@8.000ns - clk_out1_system_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.175ns  (logic 2.640ns (42.755%)  route 3.535ns (57.245%))
  Logic Levels:           10  (CARRY4=7 LUT1=1 LUT4=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.765ns = ( 5.235 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.187ns
    Clock Pessimism Removal (CPR):    0.552ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  system_i/clocking_system/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.285     1.285    system_i/clocking_system/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -5.725 r  system_i/clocking_system/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -3.965    system_i/clocking_system/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.864 r  system_i/clocking_system/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1521, routed)        1.677    -2.187    system_i/receive_chain/config_settings/cfg/inst/aclk
    SLICE_X15Y47         FDRE                                         r  system_i/receive_chain/config_settings/cfg/inst/WORDS[0].BITS[18].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y47         FDRE (Prop_fdre_C_Q)         0.456    -1.731 f  system_i/receive_chain/config_settings/cfg/inst/WORDS[0].BITS[18].FDRE_inst/Q
                         net (fo=5, routed)           0.919    -0.812    system_i/receive_chain/channel_b/axis_decimator_0/inst/cfg_data[2]
    SLICE_X12Y46         LUT1 (Prop_lut1_I0_O)        0.124    -0.688 r  system_i/receive_chain/channel_b/axis_decimator_0/inst/counter1_carry_i_3/O
                         net (fo=1, routed)           0.000    -0.688    system_i/receive_chain/channel_b/axis_decimator_0/inst/counter1_carry_i_3_n_0
    SLICE_X12Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    -0.155 r  system_i/receive_chain/channel_b/axis_decimator_0/inst/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.155    system_i/receive_chain/channel_b/axis_decimator_0/inst/counter1_carry_n_0
    SLICE_X12Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.038 r  system_i/receive_chain/channel_b/axis_decimator_0/inst/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.038    system_i/receive_chain/channel_b/axis_decimator_0/inst/counter1_carry__0_n_0
    SLICE_X12Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.079 r  system_i/receive_chain/channel_b/axis_decimator_0/inst/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.079    system_i/receive_chain/channel_b/axis_decimator_0/inst/counter1_carry__1_n_0
    SLICE_X12Y49         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     0.318 r  system_i/receive_chain/channel_b/axis_decimator_0/inst/counter1_carry__2/O[2]
                         net (fo=2, routed)           0.819     1.137    system_i/receive_chain/channel_b/axis_decimator_0/inst/counter1[15]
    SLICE_X13Y47         LUT4 (Prop_lut4_I0_O)        0.301     1.438 r  system_i/receive_chain/channel_b/axis_decimator_0/inst/counter0_carry__0_i_5/O
                         net (fo=1, routed)           0.000     1.438    system_i/receive_chain/channel_b/axis_decimator_0/inst/counter0_carry__0_i_5_n_0
    SLICE_X13Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.839 r  system_i/receive_chain/channel_b/axis_decimator_0/inst/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.839    system_i/receive_chain/channel_b/axis_decimator_0/inst/counter0_carry__0_n_0
    SLICE_X13Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.953 r  system_i/receive_chain/channel_b/axis_decimator_0/inst/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.953    system_i/receive_chain/channel_b/axis_decimator_0/inst/counter0_carry__1_n_0
    SLICE_X13Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.067 r  system_i/receive_chain/channel_b/axis_decimator_0/inst/counter0_carry__2/CO[3]
                         net (fo=1, routed)           1.131     3.198    system_i/receive_chain/channel_b/axis_decimator_0/inst/counter0_carry__2_n_0
    SLICE_X15Y47         LUT4 (Prop_lut4_I0_O)        0.124     3.322 r  system_i/receive_chain/channel_b/axis_decimator_0/inst/counter[0]_i_1/O
                         net (fo=16, routed)          0.666     3.988    system_i/receive_chain/channel_b/axis_decimator_0/inst/counter[0]_i_1_n_0
    SLICE_X14Y44         FDRE                                         r  system_i/receive_chain/channel_b/axis_decimator_0/inst/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_1 rise edge)
                                                      8.000     8.000 r  
    U18                  IBUFDS                       0.000     8.000 r  system_i/clocking_system/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.162     9.162    system_i/clocking_system/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118     2.043 r  system_i/clocking_system/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.642    system_i/clocking_system/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.734 r  system_i/clocking_system/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1521, routed)        1.501     5.235    system_i/receive_chain/channel_b/axis_decimator_0/inst/aclk
    SLICE_X14Y44         FDRE                                         r  system_i/receive_chain/channel_b/axis_decimator_0/inst/counter_reg[0]/C
                         clock pessimism              0.552     5.787    
                         clock uncertainty           -0.069     5.718    
    SLICE_X14Y44         FDRE (Setup_fdre_C_R)       -0.429     5.289    system_i/receive_chain/channel_b/axis_decimator_0/inst/counter_reg[0]
  -------------------------------------------------------------------
                         required time                          5.289    
                         arrival time                          -3.988    
  -------------------------------------------------------------------
                         slack                                  1.301    

Slack (MET) :             1.301ns  (required time - arrival time)
  Source:                 system_i/receive_chain/config_settings/cfg/inst/WORDS[0].BITS[18].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/receive_chain/channel_b/axis_decimator_0/inst/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_system_clk_wiz_0_1 rise@8.000ns - clk_out1_system_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.175ns  (logic 2.640ns (42.755%)  route 3.535ns (57.245%))
  Logic Levels:           10  (CARRY4=7 LUT1=1 LUT4=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.765ns = ( 5.235 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.187ns
    Clock Pessimism Removal (CPR):    0.552ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  system_i/clocking_system/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.285     1.285    system_i/clocking_system/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -5.725 r  system_i/clocking_system/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -3.965    system_i/clocking_system/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.864 r  system_i/clocking_system/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1521, routed)        1.677    -2.187    system_i/receive_chain/config_settings/cfg/inst/aclk
    SLICE_X15Y47         FDRE                                         r  system_i/receive_chain/config_settings/cfg/inst/WORDS[0].BITS[18].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y47         FDRE (Prop_fdre_C_Q)         0.456    -1.731 f  system_i/receive_chain/config_settings/cfg/inst/WORDS[0].BITS[18].FDRE_inst/Q
                         net (fo=5, routed)           0.919    -0.812    system_i/receive_chain/channel_b/axis_decimator_0/inst/cfg_data[2]
    SLICE_X12Y46         LUT1 (Prop_lut1_I0_O)        0.124    -0.688 r  system_i/receive_chain/channel_b/axis_decimator_0/inst/counter1_carry_i_3/O
                         net (fo=1, routed)           0.000    -0.688    system_i/receive_chain/channel_b/axis_decimator_0/inst/counter1_carry_i_3_n_0
    SLICE_X12Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    -0.155 r  system_i/receive_chain/channel_b/axis_decimator_0/inst/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.155    system_i/receive_chain/channel_b/axis_decimator_0/inst/counter1_carry_n_0
    SLICE_X12Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.038 r  system_i/receive_chain/channel_b/axis_decimator_0/inst/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.038    system_i/receive_chain/channel_b/axis_decimator_0/inst/counter1_carry__0_n_0
    SLICE_X12Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.079 r  system_i/receive_chain/channel_b/axis_decimator_0/inst/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.079    system_i/receive_chain/channel_b/axis_decimator_0/inst/counter1_carry__1_n_0
    SLICE_X12Y49         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     0.318 r  system_i/receive_chain/channel_b/axis_decimator_0/inst/counter1_carry__2/O[2]
                         net (fo=2, routed)           0.819     1.137    system_i/receive_chain/channel_b/axis_decimator_0/inst/counter1[15]
    SLICE_X13Y47         LUT4 (Prop_lut4_I0_O)        0.301     1.438 r  system_i/receive_chain/channel_b/axis_decimator_0/inst/counter0_carry__0_i_5/O
                         net (fo=1, routed)           0.000     1.438    system_i/receive_chain/channel_b/axis_decimator_0/inst/counter0_carry__0_i_5_n_0
    SLICE_X13Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.839 r  system_i/receive_chain/channel_b/axis_decimator_0/inst/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.839    system_i/receive_chain/channel_b/axis_decimator_0/inst/counter0_carry__0_n_0
    SLICE_X13Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.953 r  system_i/receive_chain/channel_b/axis_decimator_0/inst/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.953    system_i/receive_chain/channel_b/axis_decimator_0/inst/counter0_carry__1_n_0
    SLICE_X13Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.067 r  system_i/receive_chain/channel_b/axis_decimator_0/inst/counter0_carry__2/CO[3]
                         net (fo=1, routed)           1.131     3.198    system_i/receive_chain/channel_b/axis_decimator_0/inst/counter0_carry__2_n_0
    SLICE_X15Y47         LUT4 (Prop_lut4_I0_O)        0.124     3.322 r  system_i/receive_chain/channel_b/axis_decimator_0/inst/counter[0]_i_1/O
                         net (fo=16, routed)          0.666     3.988    system_i/receive_chain/channel_b/axis_decimator_0/inst/counter[0]_i_1_n_0
    SLICE_X14Y44         FDRE                                         r  system_i/receive_chain/channel_b/axis_decimator_0/inst/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_1 rise edge)
                                                      8.000     8.000 r  
    U18                  IBUFDS                       0.000     8.000 r  system_i/clocking_system/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.162     9.162    system_i/clocking_system/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118     2.043 r  system_i/clocking_system/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.642    system_i/clocking_system/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.734 r  system_i/clocking_system/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1521, routed)        1.501     5.235    system_i/receive_chain/channel_b/axis_decimator_0/inst/aclk
    SLICE_X14Y44         FDRE                                         r  system_i/receive_chain/channel_b/axis_decimator_0/inst/counter_reg[1]/C
                         clock pessimism              0.552     5.787    
                         clock uncertainty           -0.069     5.718    
    SLICE_X14Y44         FDRE (Setup_fdre_C_R)       -0.429     5.289    system_i/receive_chain/channel_b/axis_decimator_0/inst/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          5.289    
                         arrival time                          -3.988    
  -------------------------------------------------------------------
                         slack                                  1.301    

Slack (MET) :             1.301ns  (required time - arrival time)
  Source:                 system_i/receive_chain/config_settings/cfg/inst/WORDS[0].BITS[18].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/receive_chain/channel_b/axis_decimator_0/inst/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_system_clk_wiz_0_1 rise@8.000ns - clk_out1_system_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.175ns  (logic 2.640ns (42.755%)  route 3.535ns (57.245%))
  Logic Levels:           10  (CARRY4=7 LUT1=1 LUT4=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.765ns = ( 5.235 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.187ns
    Clock Pessimism Removal (CPR):    0.552ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  system_i/clocking_system/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.285     1.285    system_i/clocking_system/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -5.725 r  system_i/clocking_system/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -3.965    system_i/clocking_system/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.864 r  system_i/clocking_system/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1521, routed)        1.677    -2.187    system_i/receive_chain/config_settings/cfg/inst/aclk
    SLICE_X15Y47         FDRE                                         r  system_i/receive_chain/config_settings/cfg/inst/WORDS[0].BITS[18].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y47         FDRE (Prop_fdre_C_Q)         0.456    -1.731 f  system_i/receive_chain/config_settings/cfg/inst/WORDS[0].BITS[18].FDRE_inst/Q
                         net (fo=5, routed)           0.919    -0.812    system_i/receive_chain/channel_b/axis_decimator_0/inst/cfg_data[2]
    SLICE_X12Y46         LUT1 (Prop_lut1_I0_O)        0.124    -0.688 r  system_i/receive_chain/channel_b/axis_decimator_0/inst/counter1_carry_i_3/O
                         net (fo=1, routed)           0.000    -0.688    system_i/receive_chain/channel_b/axis_decimator_0/inst/counter1_carry_i_3_n_0
    SLICE_X12Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    -0.155 r  system_i/receive_chain/channel_b/axis_decimator_0/inst/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.155    system_i/receive_chain/channel_b/axis_decimator_0/inst/counter1_carry_n_0
    SLICE_X12Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.038 r  system_i/receive_chain/channel_b/axis_decimator_0/inst/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.038    system_i/receive_chain/channel_b/axis_decimator_0/inst/counter1_carry__0_n_0
    SLICE_X12Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.079 r  system_i/receive_chain/channel_b/axis_decimator_0/inst/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.079    system_i/receive_chain/channel_b/axis_decimator_0/inst/counter1_carry__1_n_0
    SLICE_X12Y49         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     0.318 r  system_i/receive_chain/channel_b/axis_decimator_0/inst/counter1_carry__2/O[2]
                         net (fo=2, routed)           0.819     1.137    system_i/receive_chain/channel_b/axis_decimator_0/inst/counter1[15]
    SLICE_X13Y47         LUT4 (Prop_lut4_I0_O)        0.301     1.438 r  system_i/receive_chain/channel_b/axis_decimator_0/inst/counter0_carry__0_i_5/O
                         net (fo=1, routed)           0.000     1.438    system_i/receive_chain/channel_b/axis_decimator_0/inst/counter0_carry__0_i_5_n_0
    SLICE_X13Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.839 r  system_i/receive_chain/channel_b/axis_decimator_0/inst/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.839    system_i/receive_chain/channel_b/axis_decimator_0/inst/counter0_carry__0_n_0
    SLICE_X13Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.953 r  system_i/receive_chain/channel_b/axis_decimator_0/inst/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.953    system_i/receive_chain/channel_b/axis_decimator_0/inst/counter0_carry__1_n_0
    SLICE_X13Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.067 r  system_i/receive_chain/channel_b/axis_decimator_0/inst/counter0_carry__2/CO[3]
                         net (fo=1, routed)           1.131     3.198    system_i/receive_chain/channel_b/axis_decimator_0/inst/counter0_carry__2_n_0
    SLICE_X15Y47         LUT4 (Prop_lut4_I0_O)        0.124     3.322 r  system_i/receive_chain/channel_b/axis_decimator_0/inst/counter[0]_i_1/O
                         net (fo=16, routed)          0.666     3.988    system_i/receive_chain/channel_b/axis_decimator_0/inst/counter[0]_i_1_n_0
    SLICE_X14Y44         FDRE                                         r  system_i/receive_chain/channel_b/axis_decimator_0/inst/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_1 rise edge)
                                                      8.000     8.000 r  
    U18                  IBUFDS                       0.000     8.000 r  system_i/clocking_system/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.162     9.162    system_i/clocking_system/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118     2.043 r  system_i/clocking_system/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.642    system_i/clocking_system/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.734 r  system_i/clocking_system/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1521, routed)        1.501     5.235    system_i/receive_chain/channel_b/axis_decimator_0/inst/aclk
    SLICE_X14Y44         FDRE                                         r  system_i/receive_chain/channel_b/axis_decimator_0/inst/counter_reg[2]/C
                         clock pessimism              0.552     5.787    
                         clock uncertainty           -0.069     5.718    
    SLICE_X14Y44         FDRE (Setup_fdre_C_R)       -0.429     5.289    system_i/receive_chain/channel_b/axis_decimator_0/inst/counter_reg[2]
  -------------------------------------------------------------------
                         required time                          5.289    
                         arrival time                          -3.988    
  -------------------------------------------------------------------
                         slack                                  1.301    

Slack (MET) :             1.301ns  (required time - arrival time)
  Source:                 system_i/receive_chain/config_settings/cfg/inst/WORDS[0].BITS[18].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/receive_chain/channel_b/axis_decimator_0/inst/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_system_clk_wiz_0_1 rise@8.000ns - clk_out1_system_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.175ns  (logic 2.640ns (42.755%)  route 3.535ns (57.245%))
  Logic Levels:           10  (CARRY4=7 LUT1=1 LUT4=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.765ns = ( 5.235 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.187ns
    Clock Pessimism Removal (CPR):    0.552ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  system_i/clocking_system/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.285     1.285    system_i/clocking_system/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -5.725 r  system_i/clocking_system/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -3.965    system_i/clocking_system/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.864 r  system_i/clocking_system/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1521, routed)        1.677    -2.187    system_i/receive_chain/config_settings/cfg/inst/aclk
    SLICE_X15Y47         FDRE                                         r  system_i/receive_chain/config_settings/cfg/inst/WORDS[0].BITS[18].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y47         FDRE (Prop_fdre_C_Q)         0.456    -1.731 f  system_i/receive_chain/config_settings/cfg/inst/WORDS[0].BITS[18].FDRE_inst/Q
                         net (fo=5, routed)           0.919    -0.812    system_i/receive_chain/channel_b/axis_decimator_0/inst/cfg_data[2]
    SLICE_X12Y46         LUT1 (Prop_lut1_I0_O)        0.124    -0.688 r  system_i/receive_chain/channel_b/axis_decimator_0/inst/counter1_carry_i_3/O
                         net (fo=1, routed)           0.000    -0.688    system_i/receive_chain/channel_b/axis_decimator_0/inst/counter1_carry_i_3_n_0
    SLICE_X12Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    -0.155 r  system_i/receive_chain/channel_b/axis_decimator_0/inst/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.155    system_i/receive_chain/channel_b/axis_decimator_0/inst/counter1_carry_n_0
    SLICE_X12Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.038 r  system_i/receive_chain/channel_b/axis_decimator_0/inst/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.038    system_i/receive_chain/channel_b/axis_decimator_0/inst/counter1_carry__0_n_0
    SLICE_X12Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.079 r  system_i/receive_chain/channel_b/axis_decimator_0/inst/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.079    system_i/receive_chain/channel_b/axis_decimator_0/inst/counter1_carry__1_n_0
    SLICE_X12Y49         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     0.318 r  system_i/receive_chain/channel_b/axis_decimator_0/inst/counter1_carry__2/O[2]
                         net (fo=2, routed)           0.819     1.137    system_i/receive_chain/channel_b/axis_decimator_0/inst/counter1[15]
    SLICE_X13Y47         LUT4 (Prop_lut4_I0_O)        0.301     1.438 r  system_i/receive_chain/channel_b/axis_decimator_0/inst/counter0_carry__0_i_5/O
                         net (fo=1, routed)           0.000     1.438    system_i/receive_chain/channel_b/axis_decimator_0/inst/counter0_carry__0_i_5_n_0
    SLICE_X13Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.839 r  system_i/receive_chain/channel_b/axis_decimator_0/inst/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.839    system_i/receive_chain/channel_b/axis_decimator_0/inst/counter0_carry__0_n_0
    SLICE_X13Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.953 r  system_i/receive_chain/channel_b/axis_decimator_0/inst/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.953    system_i/receive_chain/channel_b/axis_decimator_0/inst/counter0_carry__1_n_0
    SLICE_X13Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.067 r  system_i/receive_chain/channel_b/axis_decimator_0/inst/counter0_carry__2/CO[3]
                         net (fo=1, routed)           1.131     3.198    system_i/receive_chain/channel_b/axis_decimator_0/inst/counter0_carry__2_n_0
    SLICE_X15Y47         LUT4 (Prop_lut4_I0_O)        0.124     3.322 r  system_i/receive_chain/channel_b/axis_decimator_0/inst/counter[0]_i_1/O
                         net (fo=16, routed)          0.666     3.988    system_i/receive_chain/channel_b/axis_decimator_0/inst/counter[0]_i_1_n_0
    SLICE_X14Y44         FDRE                                         r  system_i/receive_chain/channel_b/axis_decimator_0/inst/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_1 rise edge)
                                                      8.000     8.000 r  
    U18                  IBUFDS                       0.000     8.000 r  system_i/clocking_system/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.162     9.162    system_i/clocking_system/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118     2.043 r  system_i/clocking_system/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.642    system_i/clocking_system/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.734 r  system_i/clocking_system/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1521, routed)        1.501     5.235    system_i/receive_chain/channel_b/axis_decimator_0/inst/aclk
    SLICE_X14Y44         FDRE                                         r  system_i/receive_chain/channel_b/axis_decimator_0/inst/counter_reg[3]/C
                         clock pessimism              0.552     5.787    
                         clock uncertainty           -0.069     5.718    
    SLICE_X14Y44         FDRE (Setup_fdre_C_R)       -0.429     5.289    system_i/receive_chain/channel_b/axis_decimator_0/inst/counter_reg[3]
  -------------------------------------------------------------------
                         required time                          5.289    
                         arrival time                          -3.988    
  -------------------------------------------------------------------
                         slack                                  1.301    

Slack (MET) :             1.304ns  (required time - arrival time)
  Source:                 system_i/receive_chain/config_settings/cfg/inst/WORDS[0].BITS[21].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/receive_chain/channel_a/axis_decimator_0/inst/counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_system_clk_wiz_0_1 rise@8.000ns - clk_out1_system_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.018ns  (logic 2.636ns (43.803%)  route 3.382ns (56.197%))
  Logic Levels:           9  (CARRY4=6 LUT1=1 LUT4=2)
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.769ns = ( 5.231 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.187ns
    Clock Pessimism Removal (CPR):    0.403ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  system_i/clocking_system/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.285     1.285    system_i/clocking_system/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -5.725 r  system_i/clocking_system/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -3.965    system_i/clocking_system/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.864 r  system_i/clocking_system/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1521, routed)        1.677    -2.187    system_i/receive_chain/config_settings/cfg/inst/aclk
    SLICE_X15Y47         FDRE                                         r  system_i/receive_chain/config_settings/cfg/inst/WORDS[0].BITS[21].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y47         FDRE (Prop_fdre_C_Q)         0.419    -1.768 f  system_i/receive_chain/config_settings/cfg/inst/WORDS[0].BITS[21].FDRE_inst/Q
                         net (fo=5, routed)           0.874    -0.894    system_i/receive_chain/channel_a/axis_decimator_0/inst/cfg_data[5]
    SLICE_X11Y49         LUT1 (Prop_lut1_I0_O)        0.296    -0.598 r  system_i/receive_chain/channel_a/axis_decimator_0/inst/counter1_carry__0_i_4/O
                         net (fo=1, routed)           0.000    -0.598    system_i/receive_chain/channel_a/axis_decimator_0/inst/counter1_carry__0_i_4_n_0
    SLICE_X11Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    -0.066 r  system_i/receive_chain/channel_a/axis_decimator_0/inst/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.001    -0.066    system_i/receive_chain/channel_a/axis_decimator_0/inst/counter1_carry__0_n_0
    SLICE_X11Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.048 r  system_i/receive_chain/channel_a/axis_decimator_0/inst/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.048    system_i/receive_chain/channel_a/axis_decimator_0/inst/counter1_carry__1_n_0
    SLICE_X11Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     0.287 r  system_i/receive_chain/channel_a/axis_decimator_0/inst/counter1_carry__2/O[2]
                         net (fo=2, routed)           0.834     1.121    system_i/receive_chain/channel_a/axis_decimator_0/inst/counter1[15]
    SLICE_X10Y50         LUT4 (Prop_lut4_I0_O)        0.302     1.423 r  system_i/receive_chain/channel_a/axis_decimator_0/inst/counter0_carry__0_i_5/O
                         net (fo=1, routed)           0.000     1.423    system_i/receive_chain/channel_a/axis_decimator_0/inst/counter0_carry__0_i_5_n_0
    SLICE_X10Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.799 r  system_i/receive_chain/channel_a/axis_decimator_0/inst/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.799    system_i/receive_chain/channel_a/axis_decimator_0/inst/counter0_carry__0_n_0
    SLICE_X10Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.916 r  system_i/receive_chain/channel_a/axis_decimator_0/inst/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.916    system_i/receive_chain/channel_a/axis_decimator_0/inst/counter0_carry__1_n_0
    SLICE_X10Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.033 r  system_i/receive_chain/channel_a/axis_decimator_0/inst/counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.973     3.006    system_i/receive_chain/channel_a/axis_decimator_0/inst/counter0_carry__2_n_0
    SLICE_X6Y48          LUT4 (Prop_lut4_I0_O)        0.124     3.130 r  system_i/receive_chain/channel_a/axis_decimator_0/inst/counter[0]_i_1/O
                         net (fo=16, routed)          0.701     3.831    system_i/receive_chain/channel_a/axis_decimator_0/inst/counter[0]_i_1_n_0
    SLICE_X9Y50          FDRE                                         r  system_i/receive_chain/channel_a/axis_decimator_0/inst/counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_1 rise edge)
                                                      8.000     8.000 r  
    U18                  IBUFDS                       0.000     8.000 r  system_i/clocking_system/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.162     9.162    system_i/clocking_system/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118     2.043 r  system_i/clocking_system/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.642    system_i/clocking_system/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.734 r  system_i/clocking_system/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1521, routed)        1.498     5.231    system_i/receive_chain/channel_a/axis_decimator_0/inst/aclk
    SLICE_X9Y50          FDRE                                         r  system_i/receive_chain/channel_a/axis_decimator_0/inst/counter_reg[12]/C
                         clock pessimism              0.403     5.634    
                         clock uncertainty           -0.069     5.564    
    SLICE_X9Y50          FDRE (Setup_fdre_C_R)       -0.429     5.135    system_i/receive_chain/channel_a/axis_decimator_0/inst/counter_reg[12]
  -------------------------------------------------------------------
                         required time                          5.135    
                         arrival time                          -3.831    
  -------------------------------------------------------------------
                         slack                                  1.304    

Slack (MET) :             1.304ns  (required time - arrival time)
  Source:                 system_i/receive_chain/config_settings/cfg/inst/WORDS[0].BITS[21].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/receive_chain/channel_a/axis_decimator_0/inst/counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_system_clk_wiz_0_1 rise@8.000ns - clk_out1_system_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.018ns  (logic 2.636ns (43.803%)  route 3.382ns (56.197%))
  Logic Levels:           9  (CARRY4=6 LUT1=1 LUT4=2)
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.769ns = ( 5.231 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.187ns
    Clock Pessimism Removal (CPR):    0.403ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  system_i/clocking_system/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.285     1.285    system_i/clocking_system/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -5.725 r  system_i/clocking_system/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -3.965    system_i/clocking_system/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.864 r  system_i/clocking_system/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1521, routed)        1.677    -2.187    system_i/receive_chain/config_settings/cfg/inst/aclk
    SLICE_X15Y47         FDRE                                         r  system_i/receive_chain/config_settings/cfg/inst/WORDS[0].BITS[21].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y47         FDRE (Prop_fdre_C_Q)         0.419    -1.768 f  system_i/receive_chain/config_settings/cfg/inst/WORDS[0].BITS[21].FDRE_inst/Q
                         net (fo=5, routed)           0.874    -0.894    system_i/receive_chain/channel_a/axis_decimator_0/inst/cfg_data[5]
    SLICE_X11Y49         LUT1 (Prop_lut1_I0_O)        0.296    -0.598 r  system_i/receive_chain/channel_a/axis_decimator_0/inst/counter1_carry__0_i_4/O
                         net (fo=1, routed)           0.000    -0.598    system_i/receive_chain/channel_a/axis_decimator_0/inst/counter1_carry__0_i_4_n_0
    SLICE_X11Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    -0.066 r  system_i/receive_chain/channel_a/axis_decimator_0/inst/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.001    -0.066    system_i/receive_chain/channel_a/axis_decimator_0/inst/counter1_carry__0_n_0
    SLICE_X11Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.048 r  system_i/receive_chain/channel_a/axis_decimator_0/inst/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.048    system_i/receive_chain/channel_a/axis_decimator_0/inst/counter1_carry__1_n_0
    SLICE_X11Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     0.287 r  system_i/receive_chain/channel_a/axis_decimator_0/inst/counter1_carry__2/O[2]
                         net (fo=2, routed)           0.834     1.121    system_i/receive_chain/channel_a/axis_decimator_0/inst/counter1[15]
    SLICE_X10Y50         LUT4 (Prop_lut4_I0_O)        0.302     1.423 r  system_i/receive_chain/channel_a/axis_decimator_0/inst/counter0_carry__0_i_5/O
                         net (fo=1, routed)           0.000     1.423    system_i/receive_chain/channel_a/axis_decimator_0/inst/counter0_carry__0_i_5_n_0
    SLICE_X10Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.799 r  system_i/receive_chain/channel_a/axis_decimator_0/inst/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.799    system_i/receive_chain/channel_a/axis_decimator_0/inst/counter0_carry__0_n_0
    SLICE_X10Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.916 r  system_i/receive_chain/channel_a/axis_decimator_0/inst/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.916    system_i/receive_chain/channel_a/axis_decimator_0/inst/counter0_carry__1_n_0
    SLICE_X10Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.033 r  system_i/receive_chain/channel_a/axis_decimator_0/inst/counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.973     3.006    system_i/receive_chain/channel_a/axis_decimator_0/inst/counter0_carry__2_n_0
    SLICE_X6Y48          LUT4 (Prop_lut4_I0_O)        0.124     3.130 r  system_i/receive_chain/channel_a/axis_decimator_0/inst/counter[0]_i_1/O
                         net (fo=16, routed)          0.701     3.831    system_i/receive_chain/channel_a/axis_decimator_0/inst/counter[0]_i_1_n_0
    SLICE_X9Y50          FDRE                                         r  system_i/receive_chain/channel_a/axis_decimator_0/inst/counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_1 rise edge)
                                                      8.000     8.000 r  
    U18                  IBUFDS                       0.000     8.000 r  system_i/clocking_system/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.162     9.162    system_i/clocking_system/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118     2.043 r  system_i/clocking_system/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.642    system_i/clocking_system/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.734 r  system_i/clocking_system/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1521, routed)        1.498     5.231    system_i/receive_chain/channel_a/axis_decimator_0/inst/aclk
    SLICE_X9Y50          FDRE                                         r  system_i/receive_chain/channel_a/axis_decimator_0/inst/counter_reg[13]/C
                         clock pessimism              0.403     5.634    
                         clock uncertainty           -0.069     5.564    
    SLICE_X9Y50          FDRE (Setup_fdre_C_R)       -0.429     5.135    system_i/receive_chain/channel_a/axis_decimator_0/inst/counter_reg[13]
  -------------------------------------------------------------------
                         required time                          5.135    
                         arrival time                          -3.831    
  -------------------------------------------------------------------
                         slack                                  1.304    

Slack (MET) :             1.304ns  (required time - arrival time)
  Source:                 system_i/receive_chain/config_settings/cfg/inst/WORDS[0].BITS[21].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/receive_chain/channel_a/axis_decimator_0/inst/counter_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_system_clk_wiz_0_1 rise@8.000ns - clk_out1_system_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.018ns  (logic 2.636ns (43.803%)  route 3.382ns (56.197%))
  Logic Levels:           9  (CARRY4=6 LUT1=1 LUT4=2)
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.769ns = ( 5.231 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.187ns
    Clock Pessimism Removal (CPR):    0.403ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  system_i/clocking_system/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.285     1.285    system_i/clocking_system/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -5.725 r  system_i/clocking_system/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -3.965    system_i/clocking_system/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.864 r  system_i/clocking_system/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1521, routed)        1.677    -2.187    system_i/receive_chain/config_settings/cfg/inst/aclk
    SLICE_X15Y47         FDRE                                         r  system_i/receive_chain/config_settings/cfg/inst/WORDS[0].BITS[21].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y47         FDRE (Prop_fdre_C_Q)         0.419    -1.768 f  system_i/receive_chain/config_settings/cfg/inst/WORDS[0].BITS[21].FDRE_inst/Q
                         net (fo=5, routed)           0.874    -0.894    system_i/receive_chain/channel_a/axis_decimator_0/inst/cfg_data[5]
    SLICE_X11Y49         LUT1 (Prop_lut1_I0_O)        0.296    -0.598 r  system_i/receive_chain/channel_a/axis_decimator_0/inst/counter1_carry__0_i_4/O
                         net (fo=1, routed)           0.000    -0.598    system_i/receive_chain/channel_a/axis_decimator_0/inst/counter1_carry__0_i_4_n_0
    SLICE_X11Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    -0.066 r  system_i/receive_chain/channel_a/axis_decimator_0/inst/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.001    -0.066    system_i/receive_chain/channel_a/axis_decimator_0/inst/counter1_carry__0_n_0
    SLICE_X11Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.048 r  system_i/receive_chain/channel_a/axis_decimator_0/inst/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.048    system_i/receive_chain/channel_a/axis_decimator_0/inst/counter1_carry__1_n_0
    SLICE_X11Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     0.287 r  system_i/receive_chain/channel_a/axis_decimator_0/inst/counter1_carry__2/O[2]
                         net (fo=2, routed)           0.834     1.121    system_i/receive_chain/channel_a/axis_decimator_0/inst/counter1[15]
    SLICE_X10Y50         LUT4 (Prop_lut4_I0_O)        0.302     1.423 r  system_i/receive_chain/channel_a/axis_decimator_0/inst/counter0_carry__0_i_5/O
                         net (fo=1, routed)           0.000     1.423    system_i/receive_chain/channel_a/axis_decimator_0/inst/counter0_carry__0_i_5_n_0
    SLICE_X10Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.799 r  system_i/receive_chain/channel_a/axis_decimator_0/inst/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.799    system_i/receive_chain/channel_a/axis_decimator_0/inst/counter0_carry__0_n_0
    SLICE_X10Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.916 r  system_i/receive_chain/channel_a/axis_decimator_0/inst/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.916    system_i/receive_chain/channel_a/axis_decimator_0/inst/counter0_carry__1_n_0
    SLICE_X10Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.033 r  system_i/receive_chain/channel_a/axis_decimator_0/inst/counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.973     3.006    system_i/receive_chain/channel_a/axis_decimator_0/inst/counter0_carry__2_n_0
    SLICE_X6Y48          LUT4 (Prop_lut4_I0_O)        0.124     3.130 r  system_i/receive_chain/channel_a/axis_decimator_0/inst/counter[0]_i_1/O
                         net (fo=16, routed)          0.701     3.831    system_i/receive_chain/channel_a/axis_decimator_0/inst/counter[0]_i_1_n_0
    SLICE_X9Y50          FDRE                                         r  system_i/receive_chain/channel_a/axis_decimator_0/inst/counter_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_1 rise edge)
                                                      8.000     8.000 r  
    U18                  IBUFDS                       0.000     8.000 r  system_i/clocking_system/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.162     9.162    system_i/clocking_system/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118     2.043 r  system_i/clocking_system/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.642    system_i/clocking_system/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.734 r  system_i/clocking_system/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1521, routed)        1.498     5.231    system_i/receive_chain/channel_a/axis_decimator_0/inst/aclk
    SLICE_X9Y50          FDRE                                         r  system_i/receive_chain/channel_a/axis_decimator_0/inst/counter_reg[14]/C
                         clock pessimism              0.403     5.634    
                         clock uncertainty           -0.069     5.564    
    SLICE_X9Y50          FDRE (Setup_fdre_C_R)       -0.429     5.135    system_i/receive_chain/channel_a/axis_decimator_0/inst/counter_reg[14]
  -------------------------------------------------------------------
                         required time                          5.135    
                         arrival time                          -3.831    
  -------------------------------------------------------------------
                         slack                                  1.304    

Slack (MET) :             1.304ns  (required time - arrival time)
  Source:                 system_i/receive_chain/config_settings/cfg/inst/WORDS[0].BITS[21].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/receive_chain/channel_a/axis_decimator_0/inst/counter_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_system_clk_wiz_0_1 rise@8.000ns - clk_out1_system_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.018ns  (logic 2.636ns (43.803%)  route 3.382ns (56.197%))
  Logic Levels:           9  (CARRY4=6 LUT1=1 LUT4=2)
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.769ns = ( 5.231 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.187ns
    Clock Pessimism Removal (CPR):    0.403ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  system_i/clocking_system/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.285     1.285    system_i/clocking_system/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -5.725 r  system_i/clocking_system/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -3.965    system_i/clocking_system/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.864 r  system_i/clocking_system/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1521, routed)        1.677    -2.187    system_i/receive_chain/config_settings/cfg/inst/aclk
    SLICE_X15Y47         FDRE                                         r  system_i/receive_chain/config_settings/cfg/inst/WORDS[0].BITS[21].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y47         FDRE (Prop_fdre_C_Q)         0.419    -1.768 f  system_i/receive_chain/config_settings/cfg/inst/WORDS[0].BITS[21].FDRE_inst/Q
                         net (fo=5, routed)           0.874    -0.894    system_i/receive_chain/channel_a/axis_decimator_0/inst/cfg_data[5]
    SLICE_X11Y49         LUT1 (Prop_lut1_I0_O)        0.296    -0.598 r  system_i/receive_chain/channel_a/axis_decimator_0/inst/counter1_carry__0_i_4/O
                         net (fo=1, routed)           0.000    -0.598    system_i/receive_chain/channel_a/axis_decimator_0/inst/counter1_carry__0_i_4_n_0
    SLICE_X11Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    -0.066 r  system_i/receive_chain/channel_a/axis_decimator_0/inst/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.001    -0.066    system_i/receive_chain/channel_a/axis_decimator_0/inst/counter1_carry__0_n_0
    SLICE_X11Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.048 r  system_i/receive_chain/channel_a/axis_decimator_0/inst/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.048    system_i/receive_chain/channel_a/axis_decimator_0/inst/counter1_carry__1_n_0
    SLICE_X11Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     0.287 r  system_i/receive_chain/channel_a/axis_decimator_0/inst/counter1_carry__2/O[2]
                         net (fo=2, routed)           0.834     1.121    system_i/receive_chain/channel_a/axis_decimator_0/inst/counter1[15]
    SLICE_X10Y50         LUT4 (Prop_lut4_I0_O)        0.302     1.423 r  system_i/receive_chain/channel_a/axis_decimator_0/inst/counter0_carry__0_i_5/O
                         net (fo=1, routed)           0.000     1.423    system_i/receive_chain/channel_a/axis_decimator_0/inst/counter0_carry__0_i_5_n_0
    SLICE_X10Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.799 r  system_i/receive_chain/channel_a/axis_decimator_0/inst/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.799    system_i/receive_chain/channel_a/axis_decimator_0/inst/counter0_carry__0_n_0
    SLICE_X10Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.916 r  system_i/receive_chain/channel_a/axis_decimator_0/inst/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.916    system_i/receive_chain/channel_a/axis_decimator_0/inst/counter0_carry__1_n_0
    SLICE_X10Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.033 r  system_i/receive_chain/channel_a/axis_decimator_0/inst/counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.973     3.006    system_i/receive_chain/channel_a/axis_decimator_0/inst/counter0_carry__2_n_0
    SLICE_X6Y48          LUT4 (Prop_lut4_I0_O)        0.124     3.130 r  system_i/receive_chain/channel_a/axis_decimator_0/inst/counter[0]_i_1/O
                         net (fo=16, routed)          0.701     3.831    system_i/receive_chain/channel_a/axis_decimator_0/inst/counter[0]_i_1_n_0
    SLICE_X9Y50          FDRE                                         r  system_i/receive_chain/channel_a/axis_decimator_0/inst/counter_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_1 rise edge)
                                                      8.000     8.000 r  
    U18                  IBUFDS                       0.000     8.000 r  system_i/clocking_system/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.162     9.162    system_i/clocking_system/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118     2.043 r  system_i/clocking_system/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.642    system_i/clocking_system/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.734 r  system_i/clocking_system/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1521, routed)        1.498     5.231    system_i/receive_chain/channel_a/axis_decimator_0/inst/aclk
    SLICE_X9Y50          FDRE                                         r  system_i/receive_chain/channel_a/axis_decimator_0/inst/counter_reg[15]/C
                         clock pessimism              0.403     5.634    
                         clock uncertainty           -0.069     5.564    
    SLICE_X9Y50          FDRE (Setup_fdre_C_R)       -0.429     5.135    system_i/receive_chain/channel_a/axis_decimator_0/inst/counter_reg[15]
  -------------------------------------------------------------------
                         required time                          5.135    
                         arrival time                          -3.831    
  -------------------------------------------------------------------
                         slack                                  1.304    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 system_i/signal_generator/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/signal_generator/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_1 rise@0.000ns - clk_out1_system_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.342ns (83.477%)  route 0.068ns (16.523%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.183ns
    Source Clock Delay      (SCD):    -0.763ns
    Clock Pessimism Removal (CPR):    -0.690ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  system_i/clocking_system/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.440     0.440    system_i/clocking_system/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.831 r  system_i/clocking_system/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.349    system_i/clocking_system/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.323 r  system_i/clocking_system/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1521, routed)        0.561    -0.763    system_i/signal_generator/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/aclk
    SLICE_X21Y49         FDRE                                         r  system_i/signal_generator/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.622 r  system_i/signal_generator/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[13]/Q
                         net (fo=2, routed)           0.067    -0.555    system_i/signal_generator/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/first_q[13]
    SLICE_X21Y49         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.147    -0.408 r  system_i/signal_generator/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.407    system_i/signal_generator/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[15]_i_1_n_0
    SLICE_X21Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.353 r  system_i/signal_generator/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[19]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.353    system_i/signal_generator/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/temp[16]
    SLICE_X21Y50         FDRE                                         r  system_i/signal_generator/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  system_i/clocking_system/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.480     0.480    system_i/clocking_system/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.570 r  system_i/clocking_system/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -2.042    system_i/clocking_system/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.013 r  system_i/clocking_system/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1521, routed)        0.830    -1.183    system_i/signal_generator/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/aclk
    SLICE_X21Y50         FDRE                                         r  system_i/signal_generator/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[16]/C
                         clock pessimism              0.690    -0.493    
    SLICE_X21Y50         FDRE (Hold_fdre_C_D)         0.105    -0.388    system_i/signal_generator/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[16]
  -------------------------------------------------------------------
                         required time                          0.388    
                         arrival time                          -0.353    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 system_i/processing_system/ps_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/processing_system/ps_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_1 rise@0.000ns - clk_out1_system_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.186ns (45.394%)  route 0.224ns (54.606%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.159ns
    Source Clock Delay      (SCD):    -0.743ns
    Clock Pessimism Removal (CPR):    -0.690ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  system_i/clocking_system/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.440     0.440    system_i/clocking_system/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.831 r  system_i/clocking_system/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.349    system_i/clocking_system/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.323 r  system_i/clocking_system/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1521, routed)        0.581    -0.743    system_i/processing_system/ps_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X1Y53          FDRE                                         r  system_i/processing_system/ps_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y53          FDRE (Prop_fdre_C_Q)         0.141    -0.602 r  system_i/processing_system/ps_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[26]/Q
                         net (fo=1, routed)           0.224    -0.378    system_i/processing_system/ps_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awaddr[26]
    SLICE_X5Y47          LUT4 (Prop_lut4_I3_O)        0.045    -0.333 r  system_i/processing_system/ps_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[27]_i_1/O
                         net (fo=1, routed)           0.000    -0.333    system_i/processing_system/ps_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[27]
    SLICE_X5Y47          FDRE                                         r  system_i/processing_system/ps_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  system_i/clocking_system/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.480     0.480    system_i/clocking_system/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.570 r  system_i/clocking_system/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -2.042    system_i/clocking_system/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.013 r  system_i/clocking_system/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1521, routed)        0.854    -1.159    system_i/processing_system/ps_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X5Y47          FDRE                                         r  system_i/processing_system/ps_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[27]/C
                         clock pessimism              0.690    -0.469    
    SLICE_X5Y47          FDRE (Hold_fdre_C_D)         0.092    -0.377    system_i/processing_system/ps_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[27]
  -------------------------------------------------------------------
                         required time                          0.377    
                         arrival time                          -0.333    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 system_i/signal_generator/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/signal_generator/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_1 rise@0.000ns - clk_out1_system_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.353ns (83.909%)  route 0.068ns (16.091%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.183ns
    Source Clock Delay      (SCD):    -0.763ns
    Clock Pessimism Removal (CPR):    -0.690ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  system_i/clocking_system/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.440     0.440    system_i/clocking_system/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.831 r  system_i/clocking_system/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.349    system_i/clocking_system/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.323 r  system_i/clocking_system/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1521, routed)        0.561    -0.763    system_i/signal_generator/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/aclk
    SLICE_X21Y49         FDRE                                         r  system_i/signal_generator/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.622 r  system_i/signal_generator/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[13]/Q
                         net (fo=2, routed)           0.067    -0.555    system_i/signal_generator/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/first_q[13]
    SLICE_X21Y49         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.147    -0.408 r  system_i/signal_generator/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.407    system_i/signal_generator/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[15]_i_1_n_0
    SLICE_X21Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.342 r  system_i/signal_generator/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[19]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.342    system_i/signal_generator/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/temp[18]
    SLICE_X21Y50         FDRE                                         r  system_i/signal_generator/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  system_i/clocking_system/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.480     0.480    system_i/clocking_system/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.570 r  system_i/clocking_system/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -2.042    system_i/clocking_system/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.013 r  system_i/clocking_system/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1521, routed)        0.830    -1.183    system_i/signal_generator/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/aclk
    SLICE_X21Y50         FDRE                                         r  system_i/signal_generator/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[18]/C
                         clock pessimism              0.690    -0.493    
    SLICE_X21Y50         FDRE (Hold_fdre_C_D)         0.105    -0.388    system_i/signal_generator/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[18]
  -------------------------------------------------------------------
                         required time                          0.388    
                         arrival time                          -0.342    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 system_i/processing_system/ps_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/processing_system/ps_0/inst/PS7_i/MAXIGP0BID[0]
                            (rising edge-triggered cell PS7 clocked by clk_out1_system_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_1 rise@0.000ns - clk_out1_system_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.263%)  route 0.218ns (60.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.120ns
    Source Clock Delay      (SCD):    -0.740ns
    Clock Pessimism Removal (CPR):    -0.690ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  system_i/clocking_system/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.440     0.440    system_i/clocking_system/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.831 r  system_i/clocking_system/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.349    system_i/clocking_system/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.323 r  system_i/clocking_system/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1521, routed)        0.584    -0.740    system_i/processing_system/ps_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aclk
    SLICE_X2Y50          FDRE                                         r  system_i/processing_system/ps_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y50          FDRE (Prop_fdre_C_Q)         0.141    -0.599 r  system_i/processing_system/ps_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[2]/Q
                         net (fo=1, routed)           0.218    -0.381    system_i/processing_system/ps_0/inst/M_AXI_GP0_BID[0]
    PS7_X0Y0             PS7                                          r  system_i/processing_system/ps_0/inst/PS7_i/MAXIGP0BID[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  system_i/clocking_system/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.480     0.480    system_i/clocking_system/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.570 r  system_i/clocking_system/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -2.042    system_i/clocking_system/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.013 r  system_i/clocking_system/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1521, routed)        0.893    -1.120    system_i/processing_system/ps_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system/ps_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism              0.690    -0.431    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[0])
                                                      0.000    -0.431    system_i/processing_system/ps_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.381    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 system_i/processing_system/ps_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/processing_system/ps_0/inst/PS7_i/MAXIGP0BID[3]
                            (rising edge-triggered cell PS7 clocked by clk_out1_system_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_1 rise@0.000ns - clk_out1_system_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.236%)  route 0.218ns (60.764%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.120ns
    Source Clock Delay      (SCD):    -0.740ns
    Clock Pessimism Removal (CPR):    -0.690ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  system_i/clocking_system/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.440     0.440    system_i/clocking_system/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.831 r  system_i/clocking_system/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.349    system_i/clocking_system/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.323 r  system_i/clocking_system/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1521, routed)        0.584    -0.740    system_i/processing_system/ps_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aclk
    SLICE_X2Y50          FDRE                                         r  system_i/processing_system/ps_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y50          FDRE (Prop_fdre_C_Q)         0.141    -0.599 r  system_i/processing_system/ps_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[5]/Q
                         net (fo=1, routed)           0.218    -0.380    system_i/processing_system/ps_0/inst/M_AXI_GP0_BID[3]
    PS7_X0Y0             PS7                                          r  system_i/processing_system/ps_0/inst/PS7_i/MAXIGP0BID[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  system_i/clocking_system/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.480     0.480    system_i/clocking_system/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.570 r  system_i/clocking_system/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -2.042    system_i/clocking_system/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.013 r  system_i/clocking_system/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1521, routed)        0.893    -1.120    system_i/processing_system/ps_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system/ps_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism              0.690    -0.431    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[3])
                                                      0.000    -0.431    system_i/processing_system/ps_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.380    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 system_i/signal_generator/sig_gen_config/inst/WORDS[0].BITS[27].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/signal_generator/sig_gen_config/inst/int_rdata_reg_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_1 rise@0.000ns - clk_out1_system_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.141ns (36.719%)  route 0.243ns (63.281%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.182ns
    Source Clock Delay      (SCD):    -0.760ns
    Clock Pessimism Removal (CPR):    -0.690ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  system_i/clocking_system/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.440     0.440    system_i/clocking_system/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.831 r  system_i/clocking_system/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.349    system_i/clocking_system/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.323 r  system_i/clocking_system/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1521, routed)        0.564    -0.760    system_i/signal_generator/sig_gen_config/inst/aclk
    SLICE_X14Y49         FDRE                                         r  system_i/signal_generator/sig_gen_config/inst/WORDS[0].BITS[27].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.619 r  system_i/signal_generator/sig_gen_config/inst/WORDS[0].BITS[27].FDRE_inst/Q
                         net (fo=2, routed)           0.243    -0.376    system_i/signal_generator/sig_gen_config/inst/cfg_data[27]
    SLICE_X14Y50         FDRE                                         r  system_i/signal_generator/sig_gen_config/inst/int_rdata_reg_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  system_i/clocking_system/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.480     0.480    system_i/clocking_system/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.570 r  system_i/clocking_system/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -2.042    system_i/clocking_system/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.013 r  system_i/clocking_system/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1521, routed)        0.831    -1.182    system_i/signal_generator/sig_gen_config/inst/aclk
    SLICE_X14Y50         FDRE                                         r  system_i/signal_generator/sig_gen_config/inst/int_rdata_reg_reg[27]/C
                         clock pessimism              0.690    -0.492    
    SLICE_X14Y50         FDRE (Hold_fdre_C_D)         0.066    -0.426    system_i/signal_generator/sig_gen_config/inst/int_rdata_reg_reg[27]
  -------------------------------------------------------------------
                         required time                          0.426    
                         arrival time                          -0.376    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 system_i/signal_generator/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/signal_generator/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_addr_reg_c/opt_has_pipe.first_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_1 rise@0.000ns - clk_out1_system_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.813%)  route 0.242ns (63.187%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.186ns
    Source Clock Delay      (SCD):    -0.766ns
    Clock Pessimism Removal (CPR):    -0.685ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  system_i/clocking_system/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.440     0.440    system_i/clocking_system/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.831 r  system_i/clocking_system/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.349    system_i/clocking_system/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.323 r  system_i/clocking_system/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1521, routed)        0.558    -0.766    system_i/signal_generator/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/aclk
    SLICE_X21Y53         FDRE                                         r  system_i/signal_generator/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y53         FDRE (Prop_fdre_C_Q)         0.141    -0.625 r  system_i/signal_generator/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[31]/Q
                         net (fo=3, routed)           0.242    -0.383    system_i/signal_generator/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_addr_reg_c/opt_has_pipe.first_q_reg[31][1]
    SLICE_X24Y55         FDRE                                         r  system_i/signal_generator/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_addr_reg_c/opt_has_pipe.first_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  system_i/clocking_system/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.480     0.480    system_i/clocking_system/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.570 r  system_i/clocking_system/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -2.042    system_i/clocking_system/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.013 r  system_i/clocking_system/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1521, routed)        0.827    -1.186    system_i/signal_generator/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_addr_reg_c/aclk
    SLICE_X24Y55         FDRE                                         r  system_i/signal_generator/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_addr_reg_c/opt_has_pipe.first_q_reg[1]/C
                         clock pessimism              0.685    -0.501    
    SLICE_X24Y55         FDRE (Hold_fdre_C_D)         0.059    -0.442    system_i/signal_generator/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_addr_reg_c/opt_has_pipe.first_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.442    
                         arrival time                          -0.383    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 system_i/processing_system/ps_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/processing_system/ps_0/inst/PS7_i/MAXIGP0BID[5]
                            (rising edge-triggered cell PS7 clocked by clk_out1_system_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_1 rise@0.000ns - clk_out1_system_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.164ns (43.745%)  route 0.211ns (56.255%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.120ns
    Source Clock Delay      (SCD):    -0.740ns
    Clock Pessimism Removal (CPR):    -0.690ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  system_i/clocking_system/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.440     0.440    system_i/clocking_system/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.831 r  system_i/clocking_system/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.349    system_i/clocking_system/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.323 r  system_i/clocking_system/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1521, routed)        0.584    -0.740    system_i/processing_system/ps_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aclk
    SLICE_X4Y51          FDRE                                         r  system_i/processing_system/ps_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y51          FDRE (Prop_fdre_C_Q)         0.164    -0.576 r  system_i/processing_system/ps_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[7]/Q
                         net (fo=1, routed)           0.211    -0.365    system_i/processing_system/ps_0/inst/M_AXI_GP0_BID[5]
    PS7_X0Y0             PS7                                          r  system_i/processing_system/ps_0/inst/PS7_i/MAXIGP0BID[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  system_i/clocking_system/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.480     0.480    system_i/clocking_system/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.570 r  system_i/clocking_system/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -2.042    system_i/clocking_system/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.013 r  system_i/clocking_system/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1521, routed)        0.893    -1.120    system_i/processing_system/ps_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system/ps_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism              0.690    -0.431    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[5])
                                                      0.000    -0.431    system_i/processing_system/ps_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.365    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 system_i/processing_system/ps_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/processing_system/ps_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_1 rise@0.000ns - clk_out1_system_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.141ns (34.420%)  route 0.269ns (65.580%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.179ns
    Source Clock Delay      (SCD):    -0.757ns
    Clock Pessimism Removal (CPR):    -0.690ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  system_i/clocking_system/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.440     0.440    system_i/clocking_system/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.831 r  system_i/clocking_system/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.349    system_i/clocking_system/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.323 r  system_i/clocking_system/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1521, routed)        0.567    -0.757    system_i/processing_system/ps_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X13Y47         FDRE                                         r  system_i/processing_system/ps_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.616 r  system_i/processing_system/ps_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[0][0]/Q
                         net (fo=2, routed)           0.269    -0.347    system_i/processing_system/ps_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg_n_0_[0][0]
    SLICE_X6Y50          FDRE                                         r  system_i/processing_system/ps_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  system_i/clocking_system/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.480     0.480    system_i/clocking_system/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.570 r  system_i/clocking_system/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -2.042    system_i/clocking_system/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.013 r  system_i/clocking_system/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1521, routed)        0.834    -1.179    system_i/processing_system/ps_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X6Y50          FDRE                                         r  system_i/processing_system/ps_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[1][0]/C
                         clock pessimism              0.690    -0.489    
    SLICE_X6Y50          FDRE (Hold_fdre_C_D)         0.076    -0.413    system_i/processing_system/ps_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[1][0]
  -------------------------------------------------------------------
                         required time                          0.413    
                         arrival time                          -0.347    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 system_i/processing_system/ps_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/processing_system/ps_0/inst/PS7_i/MAXIGP0BID[7]
                            (rising edge-triggered cell PS7 clocked by clk_out1_system_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_1 rise@0.000ns - clk_out1_system_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.164ns (43.629%)  route 0.212ns (56.371%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.120ns
    Source Clock Delay      (SCD):    -0.740ns
    Clock Pessimism Removal (CPR):    -0.690ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  system_i/clocking_system/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.440     0.440    system_i/clocking_system/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.831 r  system_i/clocking_system/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.349    system_i/clocking_system/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.323 r  system_i/clocking_system/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1521, routed)        0.584    -0.740    system_i/processing_system/ps_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aclk
    SLICE_X4Y51          FDRE                                         r  system_i/processing_system/ps_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y51          FDRE (Prop_fdre_C_Q)         0.164    -0.576 r  system_i/processing_system/ps_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[9]/Q
                         net (fo=1, routed)           0.212    -0.364    system_i/processing_system/ps_0/inst/M_AXI_GP0_BID[7]
    PS7_X0Y0             PS7                                          r  system_i/processing_system/ps_0/inst/PS7_i/MAXIGP0BID[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  system_i/clocking_system/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.480     0.480    system_i/clocking_system/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.570 r  system_i/clocking_system/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -2.042    system_i/clocking_system/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.013 r  system_i/clocking_system/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1521, routed)        0.893    -1.120    system_i/processing_system/ps_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system/ps_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism              0.690    -0.431    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[7])
                                                      0.000    -0.431    system_i/processing_system/ps_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.364    
  -------------------------------------------------------------------
                         slack                                  0.067    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_system_clk_wiz_0_1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { system_i/clocking_system/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB18_X2Y24     system_i/signal_generator/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB18_X2Y24     system_i/signal_generator/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_1/CLKBWRCLK
Min Period        n/a     FIFO36E1/RDCLK      n/a            2.576         8.000       5.424      RAMB36_X0Y2      system_i/receive_chain/channel_b/ch_b_writer/inst/fifo_0/RDCLK
Min Period        n/a     FIFO36E1/WRCLK      n/a            2.576         8.000       5.424      RAMB36_X0Y2      system_i/receive_chain/channel_b/ch_b_writer/inst/fifo_0/WRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X2Y13     system_i/signal_generator/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X2Y13     system_i/signal_generator/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_0/CLKBWRCLK
Min Period        n/a     FIFO36E1/RDCLK      n/a            2.576         8.000       5.424      RAMB36_X0Y0      system_i/receive_chain/channel_a/ch_a_writer/inst/fifo_0/RDCLK
Min Period        n/a     FIFO36E1/WRCLK      n/a            2.576         8.000       5.424      RAMB36_X0Y0      system_i/receive_chain/channel_a/ch_a_writer/inst/fifo_0/WRCLK
Min Period        n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y0    system_i/clocking_system/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y66     system_i/signal_generator/axis_red_pitaya_dac_0/inst/DAC_DAT[6].ODDR_inst/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y0  system_i/clocking_system/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X20Y52     system_i/signal_generator/dds_compiler_0/U0/i_synth/i_has_nd_rdy_pipe.valid_phase_read_del/opt_has_pipe.i_pipe[5].pipe_reg[5][0]_srl4___i_has_nd_rdy_pipe.valid_phase_read_del_opt_has_pipe.i_pipe_r_2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X20Y52     system_i/signal_generator/dds_compiler_0/U0/i_synth/i_has_nd_rdy_pipe.valid_phase_read_del/opt_has_pipe.i_pipe[5].pipe_reg[5][0]_srl4___i_has_nd_rdy_pipe.valid_phase_read_del_opt_has_pipe.i_pipe_r_2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X16Y39     system_i/processing_system/sys_reset_controller/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X0Y39      system_i/processing_system/ps_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X0Y39      system_i/processing_system/ps_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X6Y43      system_i/processing_system/ps_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X6Y43      system_i/processing_system/ps_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X6Y43      system_i/processing_system/ps_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X6Y43      system_i/processing_system/ps_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X4Y36      system_i/processing_system/ps_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X20Y52     system_i/signal_generator/dds_compiler_0/U0/i_synth/i_has_nd_rdy_pipe.valid_phase_read_del/opt_has_pipe.i_pipe[5].pipe_reg[5][0]_srl4___i_has_nd_rdy_pipe.valid_phase_read_del_opt_has_pipe.i_pipe_r_2/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X0Y37      system_i/processing_system/ps_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X0Y37      system_i/processing_system/ps_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X0Y37      system_i/processing_system/ps_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X0Y37      system_i/processing_system/ps_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X0Y37      system_i/processing_system/ps_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X0Y37      system_i/processing_system/ps_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X6Y43      system_i/processing_system/ps_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X6Y43      system_i/processing_system/ps_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X6Y43      system_i/processing_system/ps_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_system_clk_wiz_0_1
  To Clock:  clkfbout_system_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_system_clk_wiz_0_1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { system_i/clocking_system/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         8.000       5.845      BUFGCTRL_X0Y1    system_i/clocking_system/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  system_i/clocking_system/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  system_i/clocking_system/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y0  system_i/clocking_system/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y0  system_i/clocking_system/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  system_i/signal_generator/clk_wiz_1/inst/clk_in1
  To Clock:  system_i/signal_generator/clk_wiz_1/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         system_i/signal_generator/clk_wiz_1/inst/clk_in1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { system_i/signal_generator/clk_wiz_1/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  system_i/signal_generator/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y1  system_i/signal_generator/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  system_i/signal_generator/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  system_i/signal_generator/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  system_i/signal_generator/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  system_i/signal_generator/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_system_clk_wiz_0_0_1
  To Clock:  clk_out1_system_clk_wiz_0_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_system_clk_wiz_0_0_1
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { system_i/signal_generator/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         4.000       1.845      BUFGCTRL_X0Y16   system_i/signal_generator/clk_wiz_1/inst/clkout1_buf/I
Min Period  n/a     ODDR/C              n/a            1.474         4.000       2.526      OLOGIC_X0Y83     system_i/signal_generator/axis_red_pitaya_dac_0/inst/ODDR_clk/C
Min Period  n/a     ODDR/C              n/a            1.474         4.000       2.526      OLOGIC_X0Y84     system_i/signal_generator/axis_red_pitaya_dac_0/inst/ODDR_wrt/C
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         4.000       2.751      MMCME2_ADV_X0Y1  system_i/signal_generator/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       4.000       209.360    MMCME2_ADV_X0Y1  system_i/signal_generator/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_system_clk_wiz_0_0_1
  To Clock:  clkfbout_system_clk_wiz_0_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_system_clk_wiz_0_0_1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { system_i/signal_generator/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         8.000       5.845      BUFGCTRL_X0Y17   system_i/signal_generator/clk_wiz_1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  system_i/signal_generator/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  system_i/signal_generator/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y1  system_i/signal_generator/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y1  system_i/signal_generator/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  adc_clk
  To Clock:  clk_out1_system_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.637ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.637ns  (required time - arrival time)
  Source:                 adc_dat_a_i[5]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/receive_chain/adc_streamer/inst/int_dat_a_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_system_clk_wiz_0_1 rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        1.070ns  (logic 1.070ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            3.400ns
  Clock Path Skew:        -2.717ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.717ns = ( 5.283 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  3.400     3.400    
    Y14                                               0.000     3.400 r  adc_dat_a_i[5] (IN)
                         net (fo=0)                   0.000     3.400    adc_dat_a_i[5]
    Y14                  IBUF (Prop_ibuf_I_O)         1.070     4.470 r  adc_dat_a_i_IBUF[5]_inst/O
                         net (fo=1, routed)           0.000     4.470    system_i/receive_chain/adc_streamer/inst/adc_dat_a[5]
    ILOGIC_X0Y33         FDRE                                         r  system_i/receive_chain/adc_streamer/inst/int_dat_a_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_1 rise edge)
                                                      8.000     8.000 r  
    U18                  IBUFDS                       0.000     8.000 r  system_i/clocking_system/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.162     9.162    system_i/clocking_system/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118     2.043 r  system_i/clocking_system/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.642    system_i/clocking_system/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.734 r  system_i/clocking_system/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1521, routed)        1.550     5.283    system_i/receive_chain/adc_streamer/inst/int_clk
    ILOGIC_X0Y33         FDRE                                         r  system_i/receive_chain/adc_streamer/inst/int_dat_a_reg_reg[5]/C
                         clock pessimism              0.000     5.283    
                         clock uncertainty           -0.166     5.117    
    ILOGIC_X0Y33         FDRE (Setup_fdre_C_D)       -0.010     5.107    system_i/receive_chain/adc_streamer/inst/int_dat_a_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          5.107    
                         arrival time                          -4.470    
  -------------------------------------------------------------------
                         slack                                  0.637    

Slack (MET) :             0.639ns  (required time - arrival time)
  Source:                 adc_dat_a_i[4]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/receive_chain/adc_streamer/inst/int_dat_a_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_system_clk_wiz_0_1 rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        1.068ns  (logic 1.068ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            3.400ns
  Clock Path Skew:        -2.717ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.717ns = ( 5.283 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  3.400     3.400    
    W14                                               0.000     3.400 r  adc_dat_a_i[4] (IN)
                         net (fo=0)                   0.000     3.400    adc_dat_a_i[4]
    W14                  IBUF (Prop_ibuf_I_O)         1.068     4.468 r  adc_dat_a_i_IBUF[4]_inst/O
                         net (fo=1, routed)           0.000     4.468    system_i/receive_chain/adc_streamer/inst/adc_dat_a[4]
    ILOGIC_X0Y34         FDRE                                         r  system_i/receive_chain/adc_streamer/inst/int_dat_a_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_1 rise edge)
                                                      8.000     8.000 r  
    U18                  IBUFDS                       0.000     8.000 r  system_i/clocking_system/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.162     9.162    system_i/clocking_system/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118     2.043 r  system_i/clocking_system/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.642    system_i/clocking_system/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.734 r  system_i/clocking_system/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1521, routed)        1.550     5.283    system_i/receive_chain/adc_streamer/inst/int_clk
    ILOGIC_X0Y34         FDRE                                         r  system_i/receive_chain/adc_streamer/inst/int_dat_a_reg_reg[4]/C
                         clock pessimism              0.000     5.283    
                         clock uncertainty           -0.166     5.117    
    ILOGIC_X0Y34         FDRE (Setup_fdre_C_D)       -0.010     5.107    system_i/receive_chain/adc_streamer/inst/int_dat_a_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          5.107    
                         arrival time                          -4.468    
  -------------------------------------------------------------------
                         slack                                  0.639    

Slack (MET) :             0.649ns  (required time - arrival time)
  Source:                 adc_dat_a_i[11]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/receive_chain/adc_streamer/inst/int_dat_a_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_system_clk_wiz_0_1 rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        1.054ns  (logic 1.054ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            3.400ns
  Clock Path Skew:        -2.721ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.721ns = ( 5.279 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  3.400     3.400    
    V15                                               0.000     3.400 r  adc_dat_a_i[11] (IN)
                         net (fo=0)                   0.000     3.400    adc_dat_a_i[11]
    V15                  IBUF (Prop_ibuf_I_O)         1.054     4.454 r  adc_dat_a_i_IBUF[11]_inst/O
                         net (fo=1, routed)           0.000     4.454    system_i/receive_chain/adc_streamer/inst/adc_dat_a[11]
    ILOGIC_X0Y30         FDRE                                         r  system_i/receive_chain/adc_streamer/inst/int_dat_a_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_1 rise edge)
                                                      8.000     8.000 r  
    U18                  IBUFDS                       0.000     8.000 r  system_i/clocking_system/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.162     9.162    system_i/clocking_system/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118     2.043 r  system_i/clocking_system/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.642    system_i/clocking_system/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.734 r  system_i/clocking_system/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1521, routed)        1.546     5.279    system_i/receive_chain/adc_streamer/inst/int_clk
    ILOGIC_X0Y30         FDRE                                         r  system_i/receive_chain/adc_streamer/inst/int_dat_a_reg_reg[11]/C
                         clock pessimism              0.000     5.279    
                         clock uncertainty           -0.166     5.113    
    ILOGIC_X0Y30         FDRE (Setup_fdre_C_D)       -0.010     5.103    system_i/receive_chain/adc_streamer/inst/int_dat_a_reg_reg[11]
  -------------------------------------------------------------------
                         required time                          5.103    
                         arrival time                          -4.454    
  -------------------------------------------------------------------
                         slack                                  0.649    

Slack (MET) :             0.655ns  (required time - arrival time)
  Source:                 adc_dat_a_i[3]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/receive_chain/adc_streamer/inst/int_dat_a_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_system_clk_wiz_0_1 rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        1.048ns  (logic 1.048ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            3.400ns
  Clock Path Skew:        -2.721ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.721ns = ( 5.279 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  3.400     3.400    
    W15                                               0.000     3.400 r  adc_dat_a_i[3] (IN)
                         net (fo=0)                   0.000     3.400    adc_dat_a_i[3]
    W15                  IBUF (Prop_ibuf_I_O)         1.048     4.448 r  adc_dat_a_i_IBUF[3]_inst/O
                         net (fo=1, routed)           0.000     4.448    system_i/receive_chain/adc_streamer/inst/adc_dat_a[3]
    ILOGIC_X0Y29         FDRE                                         r  system_i/receive_chain/adc_streamer/inst/int_dat_a_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_1 rise edge)
                                                      8.000     8.000 r  
    U18                  IBUFDS                       0.000     8.000 r  system_i/clocking_system/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.162     9.162    system_i/clocking_system/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118     2.043 r  system_i/clocking_system/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.642    system_i/clocking_system/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.734 r  system_i/clocking_system/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1521, routed)        1.546     5.279    system_i/receive_chain/adc_streamer/inst/int_clk
    ILOGIC_X0Y29         FDRE                                         r  system_i/receive_chain/adc_streamer/inst/int_dat_a_reg_reg[3]/C
                         clock pessimism              0.000     5.279    
                         clock uncertainty           -0.166     5.113    
    ILOGIC_X0Y29         FDRE (Setup_fdre_C_D)       -0.010     5.103    system_i/receive_chain/adc_streamer/inst/int_dat_a_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          5.103    
                         arrival time                          -4.448    
  -------------------------------------------------------------------
                         slack                                  0.655    

Slack (MET) :             0.656ns  (required time - arrival time)
  Source:                 adc_dat_a_i[2]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/receive_chain/adc_streamer/inst/int_dat_a_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_system_clk_wiz_0_1 rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        1.052ns  (logic 1.052ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            3.400ns
  Clock Path Skew:        -2.716ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.716ns = ( 5.284 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  3.400     3.400    
    Y16                                               0.000     3.400 r  adc_dat_a_i[2] (IN)
                         net (fo=0)                   0.000     3.400    adc_dat_a_i[2]
    Y16                  IBUF (Prop_ibuf_I_O)         1.052     4.452 r  adc_dat_a_i_IBUF[2]_inst/O
                         net (fo=1, routed)           0.000     4.452    system_i/receive_chain/adc_streamer/inst/adc_dat_a[2]
    ILOGIC_X0Y36         FDRE                                         r  system_i/receive_chain/adc_streamer/inst/int_dat_a_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_1 rise edge)
                                                      8.000     8.000 r  
    U18                  IBUFDS                       0.000     8.000 r  system_i/clocking_system/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.162     9.162    system_i/clocking_system/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118     2.043 r  system_i/clocking_system/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.642    system_i/clocking_system/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.734 r  system_i/clocking_system/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1521, routed)        1.551     5.284    system_i/receive_chain/adc_streamer/inst/int_clk
    ILOGIC_X0Y36         FDRE                                         r  system_i/receive_chain/adc_streamer/inst/int_dat_a_reg_reg[2]/C
                         clock pessimism              0.000     5.284    
                         clock uncertainty           -0.166     5.118    
    ILOGIC_X0Y36         FDRE (Setup_fdre_C_D)       -0.010     5.108    system_i/receive_chain/adc_streamer/inst/int_dat_a_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          5.108    
                         arrival time                          -4.452    
  -------------------------------------------------------------------
                         slack                                  0.656    

Slack (MET) :             0.663ns  (required time - arrival time)
  Source:                 adc_dat_a_i[0]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/receive_chain/adc_streamer/inst/int_dat_a_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_system_clk_wiz_0_1 rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        1.045ns  (logic 1.045ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            3.400ns
  Clock Path Skew:        -2.716ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.716ns = ( 5.284 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  3.400     3.400    
    Y17                                               0.000     3.400 r  adc_dat_a_i[0] (IN)
                         net (fo=0)                   0.000     3.400    adc_dat_a_i[0]
    Y17                  IBUF (Prop_ibuf_I_O)         1.045     4.445 r  adc_dat_a_i_IBUF[0]_inst/O
                         net (fo=1, routed)           0.000     4.445    system_i/receive_chain/adc_streamer/inst/adc_dat_a[0]
    ILOGIC_X0Y35         FDRE                                         r  system_i/receive_chain/adc_streamer/inst/int_dat_a_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_1 rise edge)
                                                      8.000     8.000 r  
    U18                  IBUFDS                       0.000     8.000 r  system_i/clocking_system/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.162     9.162    system_i/clocking_system/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118     2.043 r  system_i/clocking_system/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.642    system_i/clocking_system/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.734 r  system_i/clocking_system/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1521, routed)        1.551     5.284    system_i/receive_chain/adc_streamer/inst/int_clk
    ILOGIC_X0Y35         FDRE                                         r  system_i/receive_chain/adc_streamer/inst/int_dat_a_reg_reg[0]/C
                         clock pessimism              0.000     5.284    
                         clock uncertainty           -0.166     5.118    
    ILOGIC_X0Y35         FDRE (Setup_fdre_C_D)       -0.010     5.108    system_i/receive_chain/adc_streamer/inst/int_dat_a_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          5.108    
                         arrival time                          -4.445    
  -------------------------------------------------------------------
                         slack                                  0.663    

Slack (MET) :             0.688ns  (required time - arrival time)
  Source:                 adc_dat_a_i[6]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/receive_chain/adc_streamer/inst/int_dat_a_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_system_clk_wiz_0_1 rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        1.024ns  (logic 1.024ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            3.400ns
  Clock Path Skew:        -2.712ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.712ns = ( 5.288 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  3.400     3.400    
    W13                                               0.000     3.400 r  adc_dat_a_i[6] (IN)
                         net (fo=0)                   0.000     3.400    adc_dat_a_i[6]
    W13                  IBUF (Prop_ibuf_I_O)         1.024     4.424 r  adc_dat_a_i_IBUF[6]_inst/O
                         net (fo=1, routed)           0.000     4.424    system_i/receive_chain/adc_streamer/inst/adc_dat_a[6]
    ILOGIC_X0Y41         FDRE                                         r  system_i/receive_chain/adc_streamer/inst/int_dat_a_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_1 rise edge)
                                                      8.000     8.000 r  
    U18                  IBUFDS                       0.000     8.000 r  system_i/clocking_system/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.162     9.162    system_i/clocking_system/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118     2.043 r  system_i/clocking_system/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.642    system_i/clocking_system/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.734 r  system_i/clocking_system/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1521, routed)        1.555     5.288    system_i/receive_chain/adc_streamer/inst/int_clk
    ILOGIC_X0Y41         FDRE                                         r  system_i/receive_chain/adc_streamer/inst/int_dat_a_reg_reg[6]/C
                         clock pessimism              0.000     5.288    
                         clock uncertainty           -0.166     5.122    
    ILOGIC_X0Y41         FDRE (Setup_fdre_C_D)       -0.010     5.112    system_i/receive_chain/adc_streamer/inst/int_dat_a_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          5.112    
                         arrival time                          -4.424    
  -------------------------------------------------------------------
                         slack                                  0.688    

Slack (MET) :             0.693ns  (required time - arrival time)
  Source:                 adc_dat_a_i[12]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/receive_chain/adc_streamer/inst/int_dat_a_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_system_clk_wiz_0_1 rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        1.013ns  (logic 1.013ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            3.400ns
  Clock Path Skew:        -2.718ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.718ns = ( 5.282 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  3.400     3.400    
    T16                                               0.000     3.400 r  adc_dat_a_i[12] (IN)
                         net (fo=0)                   0.000     3.400    adc_dat_a_i[12]
    T16                  IBUF (Prop_ibuf_I_O)         1.013     4.413 r  adc_dat_a_i_IBUF[12]_inst/O
                         net (fo=1, routed)           0.000     4.413    system_i/receive_chain/adc_streamer/inst/adc_dat_a[12]
    ILOGIC_X0Y32         FDRE                                         r  system_i/receive_chain/adc_streamer/inst/int_dat_a_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_1 rise edge)
                                                      8.000     8.000 r  
    U18                  IBUFDS                       0.000     8.000 r  system_i/clocking_system/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.162     9.162    system_i/clocking_system/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118     2.043 r  system_i/clocking_system/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.642    system_i/clocking_system/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.734 r  system_i/clocking_system/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1521, routed)        1.549     5.282    system_i/receive_chain/adc_streamer/inst/int_clk
    ILOGIC_X0Y32         FDRE                                         r  system_i/receive_chain/adc_streamer/inst/int_dat_a_reg_reg[12]/C
                         clock pessimism              0.000     5.282    
                         clock uncertainty           -0.166     5.116    
    ILOGIC_X0Y32         FDRE (Setup_fdre_C_D)       -0.010     5.106    system_i/receive_chain/adc_streamer/inst/int_dat_a_reg_reg[12]
  -------------------------------------------------------------------
                         required time                          5.106    
                         arrival time                          -4.413    
  -------------------------------------------------------------------
                         slack                                  0.693    

Slack (MET) :             0.694ns  (required time - arrival time)
  Source:                 adc_dat_a_i[7]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/receive_chain/adc_streamer/inst/int_dat_a_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_system_clk_wiz_0_1 rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        1.018ns  (logic 1.018ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            3.400ns
  Clock Path Skew:        -2.712ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.712ns = ( 5.288 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  3.400     3.400    
    V12                                               0.000     3.400 r  adc_dat_a_i[7] (IN)
                         net (fo=0)                   0.000     3.400    adc_dat_a_i[7]
    V12                  IBUF (Prop_ibuf_I_O)         1.018     4.418 r  adc_dat_a_i_IBUF[7]_inst/O
                         net (fo=1, routed)           0.000     4.418    system_i/receive_chain/adc_streamer/inst/adc_dat_a[7]
    ILOGIC_X0Y42         FDRE                                         r  system_i/receive_chain/adc_streamer/inst/int_dat_a_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_1 rise edge)
                                                      8.000     8.000 r  
    U18                  IBUFDS                       0.000     8.000 r  system_i/clocking_system/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.162     9.162    system_i/clocking_system/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118     2.043 r  system_i/clocking_system/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.642    system_i/clocking_system/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.734 r  system_i/clocking_system/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1521, routed)        1.555     5.288    system_i/receive_chain/adc_streamer/inst/int_clk
    ILOGIC_X0Y42         FDRE                                         r  system_i/receive_chain/adc_streamer/inst/int_dat_a_reg_reg[7]/C
                         clock pessimism              0.000     5.288    
                         clock uncertainty           -0.166     5.122    
    ILOGIC_X0Y42         FDRE (Setup_fdre_C_D)       -0.010     5.112    system_i/receive_chain/adc_streamer/inst/int_dat_a_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          5.112    
                         arrival time                          -4.418    
  -------------------------------------------------------------------
                         slack                                  0.694    

Slack (MET) :             0.708ns  (required time - arrival time)
  Source:                 adc_dat_a_i[8]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/receive_chain/adc_streamer/inst/int_dat_a_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_system_clk_wiz_0_1 rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        1.004ns  (logic 1.004ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            3.400ns
  Clock Path Skew:        -2.712ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.712ns = ( 5.288 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  3.400     3.400    
    V13                                               0.000     3.400 r  adc_dat_a_i[8] (IN)
                         net (fo=0)                   0.000     3.400    adc_dat_a_i[8]
    V13                  IBUF (Prop_ibuf_I_O)         1.004     4.404 r  adc_dat_a_i_IBUF[8]_inst/O
                         net (fo=1, routed)           0.000     4.404    system_i/receive_chain/adc_streamer/inst/adc_dat_a[8]
    ILOGIC_X0Y43         FDRE                                         r  system_i/receive_chain/adc_streamer/inst/int_dat_a_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_1 rise edge)
                                                      8.000     8.000 r  
    U18                  IBUFDS                       0.000     8.000 r  system_i/clocking_system/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.162     9.162    system_i/clocking_system/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118     2.043 r  system_i/clocking_system/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.642    system_i/clocking_system/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.734 r  system_i/clocking_system/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1521, routed)        1.555     5.288    system_i/receive_chain/adc_streamer/inst/int_clk
    ILOGIC_X0Y43         FDRE                                         r  system_i/receive_chain/adc_streamer/inst/int_dat_a_reg_reg[8]/C
                         clock pessimism              0.000     5.288    
                         clock uncertainty           -0.166     5.122    
    ILOGIC_X0Y43         FDRE (Setup_fdre_C_D)       -0.010     5.112    system_i/receive_chain/adc_streamer/inst/int_dat_a_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          5.112    
                         arrival time                          -4.404    
  -------------------------------------------------------------------
                         slack                                  0.708    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_system_clk_wiz_0_1
  To Clock:  clk_out1_system_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        1.981ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.871ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.981ns  (required time - arrival time)
  Source:                 system_i/gpio_interface/gpio_register/inst/WORDS[0].BITS[16].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/receive_chain/channel_a/ch_a_writer/inst/fifo_0/RST
                            (recovery check against rising-edge clock clk_out1_system_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_system_clk_wiz_0_1 rise@8.000ns - clk_out1_system_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.564ns  (logic 0.518ns (14.534%)  route 3.046ns (85.466%))
  Logic Levels:           0  
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.724ns = ( 5.276 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.189ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  system_i/clocking_system/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.285     1.285    system_i/clocking_system/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -5.725 r  system_i/clocking_system/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -3.965    system_i/clocking_system/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.864 r  system_i/clocking_system/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1521, routed)        1.675    -2.189    system_i/gpio_interface/gpio_register/inst/aclk
    SLICE_X16Y47         FDRE                                         r  system_i/gpio_interface/gpio_register/inst/WORDS[0].BITS[16].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y47         FDRE (Prop_fdre_C_Q)         0.518    -1.671 r  system_i/gpio_interface/gpio_register/inst/WORDS[0].BITS[16].FDRE_inst/Q
                         net (fo=10, routed)          3.046     1.375    system_i/receive_chain/channel_a/ch_a_writer/inst/aresetn
    RAMB36_X0Y0          FIFO36E1                                     f  system_i/receive_chain/channel_a/ch_a_writer/inst/fifo_0/RST  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_1 rise edge)
                                                      8.000     8.000 r  
    U18                  IBUFDS                       0.000     8.000 r  system_i/clocking_system/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.162     9.162    system_i/clocking_system/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118     2.043 r  system_i/clocking_system/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.642    system_i/clocking_system/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.734 r  system_i/clocking_system/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1521, routed)        1.543     5.276    system_i/receive_chain/channel_a/ch_a_writer/inst/aclk
    RAMB36_X0Y0          FIFO36E1                                     r  system_i/receive_chain/channel_a/ch_a_writer/inst/fifo_0/RDCLK
                         clock pessimism              0.517     5.793    
                         clock uncertainty           -0.069     5.724    
    RAMB36_X0Y0          FIFO36E1 (Recov_fifo36e1_RDCLK_RST)
                                                     -2.368     3.356    system_i/receive_chain/channel_a/ch_a_writer/inst/fifo_0
  -------------------------------------------------------------------
                         required time                          3.356    
                         arrival time                          -1.375    
  -------------------------------------------------------------------
                         slack                                  1.981    

Slack (MET) :             2.483ns  (required time - arrival time)
  Source:                 system_i/gpio_interface/gpio_register/inst/WORDS[0].BITS[16].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/receive_chain/channel_b/ch_b_writer/inst/fifo_0/RST
                            (recovery check against rising-edge clock clk_out1_system_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_system_clk_wiz_0_1 rise@8.000ns - clk_out1_system_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.057ns  (logic 0.518ns (16.944%)  route 2.539ns (83.056%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.729ns = ( 5.271 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.189ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  system_i/clocking_system/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.285     1.285    system_i/clocking_system/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -5.725 r  system_i/clocking_system/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -3.965    system_i/clocking_system/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.864 r  system_i/clocking_system/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1521, routed)        1.675    -2.189    system_i/gpio_interface/gpio_register/inst/aclk
    SLICE_X16Y47         FDRE                                         r  system_i/gpio_interface/gpio_register/inst/WORDS[0].BITS[16].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y47         FDRE (Prop_fdre_C_Q)         0.518    -1.671 r  system_i/gpio_interface/gpio_register/inst/WORDS[0].BITS[16].FDRE_inst/Q
                         net (fo=10, routed)          2.539     0.868    system_i/receive_chain/channel_b/ch_b_writer/inst/aresetn
    RAMB36_X0Y2          FIFO36E1                                     f  system_i/receive_chain/channel_b/ch_b_writer/inst/fifo_0/RST  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_1 rise edge)
                                                      8.000     8.000 r  
    U18                  IBUFDS                       0.000     8.000 r  system_i/clocking_system/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.162     9.162    system_i/clocking_system/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118     2.043 r  system_i/clocking_system/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.642    system_i/clocking_system/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.734 r  system_i/clocking_system/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1521, routed)        1.538     5.271    system_i/receive_chain/channel_b/ch_b_writer/inst/aclk
    RAMB36_X0Y2          FIFO36E1                                     r  system_i/receive_chain/channel_b/ch_b_writer/inst/fifo_0/RDCLK
                         clock pessimism              0.517     5.788    
                         clock uncertainty           -0.069     5.719    
    RAMB36_X0Y2          FIFO36E1 (Recov_fifo36e1_RDCLK_RST)
                                                     -2.368     3.351    system_i/receive_chain/channel_b/ch_b_writer/inst/fifo_0
  -------------------------------------------------------------------
                         required time                          3.351    
                         arrival time                          -0.868    
  -------------------------------------------------------------------
                         slack                                  2.483    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.871ns  (arrival time - required time)
  Source:                 system_i/gpio_interface/gpio_register/inst/WORDS[0].BITS[16].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/receive_chain/channel_b/ch_b_writer/inst/fifo_0/RST
                            (removal check against rising-edge clock clk_out1_system_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_1 rise@0.000ns - clk_out1_system_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.359ns  (logic 0.164ns (12.066%)  route 1.195ns (87.934%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.139ns
    Source Clock Delay      (SCD):    -0.760ns
    Clock Pessimism Removal (CPR):    -0.456ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  system_i/clocking_system/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.440     0.440    system_i/clocking_system/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.831 r  system_i/clocking_system/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.349    system_i/clocking_system/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.323 r  system_i/clocking_system/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1521, routed)        0.564    -0.760    system_i/gpio_interface/gpio_register/inst/aclk
    SLICE_X16Y47         FDRE                                         r  system_i/gpio_interface/gpio_register/inst/WORDS[0].BITS[16].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y47         FDRE (Prop_fdre_C_Q)         0.164    -0.596 r  system_i/gpio_interface/gpio_register/inst/WORDS[0].BITS[16].FDRE_inst/Q
                         net (fo=10, routed)          1.195     0.599    system_i/receive_chain/channel_b/ch_b_writer/inst/aresetn
    RAMB36_X0Y2          FIFO36E1                                     f  system_i/receive_chain/channel_b/ch_b_writer/inst/fifo_0/RST  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  system_i/clocking_system/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.480     0.480    system_i/clocking_system/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.570 r  system_i/clocking_system/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -2.042    system_i/clocking_system/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.013 r  system_i/clocking_system/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1521, routed)        0.874    -1.139    system_i/receive_chain/channel_b/ch_b_writer/inst/aclk
    RAMB36_X0Y2          FIFO36E1                                     r  system_i/receive_chain/channel_b/ch_b_writer/inst/fifo_0/WRCLK
                         clock pessimism              0.456    -0.682    
    RAMB36_X0Y2          FIFO36E1 (Remov_fifo36e1_WRCLK_RST)
                                                     -0.589    -1.271    system_i/receive_chain/channel_b/ch_b_writer/inst/fifo_0
  -------------------------------------------------------------------
                         required time                          1.271    
                         arrival time                           0.599    
  -------------------------------------------------------------------
                         slack                                  1.871    

Slack (MET) :             2.049ns  (arrival time - required time)
  Source:                 system_i/gpio_interface/gpio_register/inst/WORDS[0].BITS[16].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/receive_chain/channel_a/ch_a_writer/inst/fifo_0/RST
                            (removal check against rising-edge clock clk_out1_system_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_1 rise@0.000ns - clk_out1_system_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.540ns  (logic 0.164ns (10.648%)  route 1.376ns (89.352%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.136ns
    Source Clock Delay      (SCD):    -0.760ns
    Clock Pessimism Removal (CPR):    -0.456ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  system_i/clocking_system/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.440     0.440    system_i/clocking_system/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.831 r  system_i/clocking_system/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.349    system_i/clocking_system/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.323 r  system_i/clocking_system/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1521, routed)        0.564    -0.760    system_i/gpio_interface/gpio_register/inst/aclk
    SLICE_X16Y47         FDRE                                         r  system_i/gpio_interface/gpio_register/inst/WORDS[0].BITS[16].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y47         FDRE (Prop_fdre_C_Q)         0.164    -0.596 r  system_i/gpio_interface/gpio_register/inst/WORDS[0].BITS[16].FDRE_inst/Q
                         net (fo=10, routed)          1.376     0.780    system_i/receive_chain/channel_a/ch_a_writer/inst/aresetn
    RAMB36_X0Y0          FIFO36E1                                     f  system_i/receive_chain/channel_a/ch_a_writer/inst/fifo_0/RST  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  system_i/clocking_system/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.480     0.480    system_i/clocking_system/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.570 r  system_i/clocking_system/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -2.042    system_i/clocking_system/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.013 r  system_i/clocking_system/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1521, routed)        0.877    -1.136    system_i/receive_chain/channel_a/ch_a_writer/inst/aclk
    RAMB36_X0Y0          FIFO36E1                                     r  system_i/receive_chain/channel_a/ch_a_writer/inst/fifo_0/WRCLK
                         clock pessimism              0.456    -0.679    
    RAMB36_X0Y0          FIFO36E1 (Remov_fifo36e1_WRCLK_RST)
                                                     -0.589    -1.268    system_i/receive_chain/channel_a/ch_a_writer/inst/fifo_0
  -------------------------------------------------------------------
                         required time                          1.268    
                         arrival time                           0.780    
  -------------------------------------------------------------------
                         slack                                  2.049    





