****************************************
Report : qor
Design : multi-scenario design
Version: O-2018.06
Date   : Sun May 28 00:47:43 2023
****************************************


Start of Master/Slave Task Processing
-------------------------------------
Started    : Command execution in scenario 'test_worst'
Started    : Command execution in scenario 'stuck_at_cap'
Started    : Command execution in scenario 'test_fastslow'
Started    : Command execution in scenario 'atspeed_shift'
Started    : Command execution in scenario 'test_slowfast'
Started    : Command execution in scenario 'test_best'
Started    : Command execution in scenario 'func_min'
Started    : Command execution in scenario 'stuck_at_shift'
Started    : Command execution in scenario 'atspeed_cap'
Started    : Command execution in scenario 'func_slowfast'
Started    : Command execution in scenario 'func_max'
Started    : Command execution in scenario 'func_fastslow'
Succeeded  : Command execution in scenario 'atspeed_shift'
Succeeded  : Command execution in scenario 'stuck_at_shift'
Succeeded  : Command execution in scenario 'stuck_at_cap'
Succeeded  : Command execution in scenario 'test_worst'
Succeeded  : Command execution in scenario 'test_slowfast'
Succeeded  : Command execution in scenario 'func_min'
Succeeded  : Command execution in scenario 'test_fastslow'
Succeeded  : Command execution in scenario 'atspeed_cap'
Succeeded  : Command execution in scenario 'test_best'
Succeeded  : Command execution in scenario 'func_fastslow'
Succeeded  : Command execution in scenario 'func_slowfast'
Succeeded  : Command execution in scenario 'func_max'
-----------------------------------
End of Master/Slave Task Processing

  Timing Path Group '**async_default**' (max_delay/setup)
  ---------------------------------------------
  Levels of Logic:                            8 (func_slowfast)
  Critical Path Length:                    3.41 (func_slowfast)
  Critical Path Slack:                     0.02 (func_slowfast)
  Total Negative Slack:                    0.00
  No. of Violating Paths:                     0
  ---------------------------------------------

  Timing Path Group '**clock_gating_default**' (max_delay/setup)
  ---------------------------------------------
  Levels of Logic:                            2 (test_slowfast)
  Critical Path Length:                    1.74 (test_slowfast)
  Critical Path Slack:                    -0.37 (test_slowfast)
  Total Negative Slack:                   -0.37
  No. of Violating Paths:                     1
  ---------------------------------------------

  Timing Path Group 'PCI_CLK' (max_delay/setup)
  ---------------------------------------------
  Levels of Logic:                           22 (func_slowfast)
  Critical Path Length:                    8.09 (func_slowfast)
  Critical Path Slack:                    -0.09 (func_slowfast)
  Total Negative Slack:                   -0.94
  No. of Violating Paths:                    26
  ---------------------------------------------

  Timing Path Group 'SDRAM_CLK' (max_delay/setup)
  ---------------------------------------------
  Levels of Logic:                            4 (func_slowfast)
  Critical Path Length:                    3.77 (func_slowfast)
  Critical Path Slack:                    -0.06 (func_slowfast)
  Total Negative Slack:                  -10.00
  No. of Violating Paths:                   440
  ---------------------------------------------

  Timing Path Group 'SYS_2x_CLK' (max_delay/setup)
  ---------------------------------------------
  Levels of Logic:                            5 (test_slowfast)
  Critical Path Length:                    3.02 (test_slowfast)
  Critical Path Slack:                    -0.15 (test_slowfast)
  Total Negative Slack:                   -2.61
  No. of Violating Paths:                    39
  ---------------------------------------------

  Timing Path Group 'SYS_CLK' (max_delay/setup)
  ---------------------------------------------
  Levels of Logic:                           37 (func_slowfast)
  Critical Path Length:                    5.94 (func_slowfast)
  Critical Path Slack:                    -0.09 (func_slowfast)
  Total Negative Slack:                   -5.75
  No. of Violating Paths:                   175
  ---------------------------------------------

  Timing Path Group 'ate_clk' (max_delay/setup)
  ---------------------------------------------
  Levels of Logic:                            2 (test_slowfast)
  Critical Path Length:                    2.64 (test_slowfast)
  Critical Path Slack:                    13.28 (test_slowfast)
  Total Negative Slack:                    0.00
  No. of Violating Paths:                     0
  ---------------------------------------------

  Timing Path Group '**async_default**' (min_delay/hold)
  ---------------------------------------------
  Levels of Logic:                            4 (func_fastslow)
  Critical Path Length:                    0.42 (func_fastslow)
  Critical Path Slack:                     0.03 (func_fastslow)
  Total Negative Slack:                    0.00
  No. of Violating Paths:                     0
  ---------------------------------------------

  Timing Path Group '**clock_gating_default**' (min_delay/hold)
  ---------------------------------------------
  Levels of Logic:                            4 (func_fastslow)
  Critical Path Length:                    0.33 (func_fastslow)
  Critical Path Slack:                     0.17 (func_fastslow)
  Total Negative Slack:                    0.00
  No. of Violating Paths:                     0
  ---------------------------------------------

  Timing Path Group 'PCI_CLK' (min_delay/hold)
  ---------------------------------------------
  Levels of Logic:                            1 (func_fastslow)
  Critical Path Length:                    0.22 (func_fastslow)
  Critical Path Slack:                     0.05 (func_fastslow)
  Total Negative Slack:                    0.00
  No. of Violating Paths:                     0
  ---------------------------------------------

  Timing Path Group 'SDRAM_CLK' (min_delay/hold)
  ---------------------------------------------
  Levels of Logic:                            2 (test_fastslow)
  Critical Path Length:                    0.26 (test_fastslow)
  Critical Path Slack:                     0.03 (test_fastslow)
  Total Negative Slack:                    0.00
  No. of Violating Paths:                     0
  ---------------------------------------------

  Timing Path Group 'SYS_2x_CLK' (min_delay/hold)
  ---------------------------------------------
  Levels of Logic:                            2 (func_fastslow)
  Critical Path Length:                    0.33 (func_fastslow)
  Critical Path Slack:                     0.04 (func_fastslow)
  Total Negative Slack:                    0.00
  No. of Violating Paths:                     0
  ---------------------------------------------

  Timing Path Group 'SYS_CLK' (min_delay/hold)
  ---------------------------------------------
  Levels of Logic:                            2 (test_fastslow)
  Critical Path Length:                    0.31 (test_fastslow)
  Critical Path Slack:                     0.02 (test_fastslow)
  Total Negative Slack:                    0.00
  No. of Violating Paths:                     0
  ---------------------------------------------

  Timing Path Group 'ate_clk' (min_delay/hold)
  ---------------------------------------------
  Levels of Logic:                            2 (atspeed_shift)
  Critical Path Length:                    0.26 (atspeed_shift)
  Critical Path Slack:                    -0.09 (atspeed_shift)
  Total Negative Slack:                 -131.04
  No. of Violating Paths:                  5279
  ---------------------------------------------

  Timing Path Group 'group_pclk' (min_delay/hold)
  ---------------------------------------------
  Levels of Logic:                            1 (atspeed_shift)
  Critical Path Length:                    0.22 (atspeed_shift)
  Critical Path Slack:                     0.06 (atspeed_shift)
  Total Negative Slack:                    0.00
  No. of Violating Paths:                     0
  ---------------------------------------------

  Timing Path Group 'group_sdram' (min_delay/hold)
  ---------------------------------------------
  Levels of Logic:                            1 (atspeed_shift)
  Critical Path Length:                    0.23 (atspeed_shift)
  Critical Path Slack:                     0.06 (atspeed_shift)
  Total Negative Slack:                    0.00
  No. of Violating Paths:                     0
  ---------------------------------------------

  Timing Path Group 'group_sys' (min_delay/hold)
  ---------------------------------------------
  Levels of Logic:                            1 (atspeed_shift)
  Critical Path Length:                    0.26 (atspeed_shift)
  Critical Path Slack:                     0.06 (atspeed_shift)
  Total Negative Slack:                    0.00
  No. of Violating Paths:                     0
  ---------------------------------------------

  Timing Path Group 'group_sys2x' (min_delay/hold)
  ---------------------------------------------
  Levels of Logic:                            1 (atspeed_shift)
  Critical Path Length:                    0.04 (atspeed_shift)
  Critical Path Slack:                     0.05 (atspeed_shift)
  Total Negative Slack:                    0.00
  No. of Violating Paths:                     0
  ---------------------------------------------

  Cell Count
  ---------------------------------------------
  Hierarchical Cell Count:                   63 (atspeed_shift, stuck_at_shift, stuck_at_cap, test_worst, test_slowfast, func_min, test_fastslow, atspeed_cap, test_best, func_fastslow, func_slowfast, func_max)
  Hierarchical Port Count:                 3308 (atspeed_shift, stuck_at_shift, stuck_at_cap, test_worst, test_slowfast, func_min, test_fastslow, atspeed_cap, test_best, func_fastslow, func_slowfast, func_max)
  Leaf Cell Count:                        46041 (atspeed_shift, stuck_at_shift, stuck_at_cap, test_worst, test_slowfast, func_min, test_fastslow, atspeed_cap, test_best, func_fastslow, func_slowfast, func_max)
  ---------------------------------------------


  Area
  ---------------------------------------------
  Net Interconnect Area:               67111.38 (atspeed_shift, stuck_at_shift, stuck_at_cap, test_worst, test_slowfast, func_min, test_fastslow, atspeed_cap, test_best, func_fastslow, func_slowfast, func_max)
  Total Cell Area:                    383668.06 (atspeed_shift, stuck_at_shift, stuck_at_cap, test_worst, test_slowfast, func_min, test_fastslow, atspeed_cap, test_best, func_fastslow, func_slowfast, func_max)
  Design Area:                        450779.44 (atspeed_shift, stuck_at_shift, stuck_at_cap, test_worst, test_slowfast, func_min, test_fastslow, atspeed_cap, test_best, func_fastslow, func_slowfast, func_max)
  ---------------------------------------------


  Design Rule Violations
  ---------------------------------------------
  Total No. of Pins in Design:           185759
  max_capacitance Count:                    240
  min_capacitance Count:                     16
  max_transition Count:                      13
  clock_gating_setup Count:                   1
  sequential_clock_pulse_width Count:         1
  max_capacitance Cost:                 1042.76
  min_capacitance Cost:                    1.42
  max_transition Cost:                     0.10
  clock_gating_setup Cost:                 0.37
  sequential_clock_pulse_width Cost:       0.12
  Total DRC Cost:                       1044.78
  ---------------------------------------------
1
