/* Generated by Yosys 0.16+65 (git sha1 051517d61, gcc 9.1.0 -fPIC -Os) */

module atahost_top(wb_clk_i, arst_i, wb_rst_i, wb_cyc_i, wb_stb_i, wb_ack_o, wb_err_o, wb_we_i, wb_inta_o, resetn_pad_o, dd_padoe_o, cs0n_pad_o, cs1n_pad_o, diorn_pad_o, diown_pad_o, iordy_pad_i, intrq_pad_i, wb_dat_i, wb_dat_o, wb_sel_i, dd_pad_i
, dd_pad_o, da_pad_o, wb_adr_i);
  wire _000_;
  wire _001_;
  wire _002_;
  wire _003_;
  wire _004_;
  wire _005_;
  wire _006_;
  wire _007_;
  wire _008_;
  wire _009_;
  wire _010_;
  wire _011_;
  wire _012_;
  wire _013_;
  wire _014_;
  wire _015_;
  wire _016_;
  wire _017_;
  wire _018_;
  wire _019_;
  wire _020_;
  wire _021_;
  wire _022_;
  wire _023_;
  wire _024_;
  wire _025_;
  wire _026_;
  wire _027_;
  wire _028_;
  wire _029_;
  wire _030_;
  wire _031_;
  wire _032_;
  wire _033_;
  wire _034_;
  wire _035_;
  wire _036_;
  wire _037_;
  wire _038_;
  wire _039_;
  wire _040_;
  wire _041_;
  wire _042_;
  wire _043_;
  wire _044_;
  wire _045_;
  wire _046_;
  wire _047_;
  wire _048_;
  wire _049_;
  wire _050_;
  wire _051_;
  wire _052_;
  wire _053_;
  wire _054_;
  wire _055_;
  wire _056_;
  wire _057_;
  wire _058_;
  wire _059_;
  wire _060_;
  wire _061_;
  wire _062_;
  wire _063_;
  wire _064_;
  wire _065_;
  wire _066_;
  wire _067_;
  wire _068_;
  wire _069_;
  wire _070_;
  wire _071_;
  wire _072_;
  wire _073_;
  wire _074_;
  wire _075_;
  wire _076_;
  wire _077_;
  wire _078_;
  wire _079_;
  wire _080_;
  wire _081_;
  wire _082_;
  wire _083_;
  wire _084_;
  wire _085_;
  wire _086_;
  wire _087_;
  wire _088_;
  wire _089_;
  wire _090_;
  wire _091_;
  wire _092_;
  wire _093_;
  wire _094_;
  wire _095_;
  wire _096_;
  wire _097_;
  wire _098_;
  wire _099_;
  wire _100_;
  wire _101_;
  wire _102_;
  wire _103_;
  wire _104_;
  wire _105_;
  wire _106_;
  wire _107_;
  wire _108_;
  wire _109_;
  wire _110_;
  wire _111_;
  wire _112_;
  wire _113_;
  wire _114_;
  wire _115_;
  wire _116_;
  wire _117_;
  wire _118_;
  wire _119_;
  wire _120_;
  wire _121_;
  wire _122_;
  wire _123_;
  wire _124_;
  wire _125_;
  wire _126_;
  wire _127_;
  wire _128_;
  wire _129_;
  wire _130_;
  wire _131_;
  wire _132_;
  wire _133_;
  wire _134_;
  wire _135_;
  wire _136_;
  wire _137_;
  wire _138_;
  wire _139_;
  wire _140_;
  wire _141_;
  wire _142_;
  wire _143_;
  wire _144_;
  wire _145_;
  wire _146_;
  wire _147_;
  wire _148_;
  wire _149_;
  wire _150_;
  wire _151_;
  wire _152_;
  wire _153_;
  wire _154_;
  wire _155_;
  wire _156_;
  wire _157_;
  wire _158_;
  wire _159_;
  wire _160_;
  wire _161_;
  wire _162_;
  wire _163_;
  wire _164_;
  wire _165_;
  wire _166_;
  wire _167_;
  wire _168_;
  wire _169_;
  wire _170_;
  wire _171_;
  wire _172_;
  wire _173_;
  wire _174_;
  wire _175_;
  wire _176_;
  wire _177_;
  wire _178_;
  wire _179_;
  wire _180_;
  wire _181_;
  wire _182_;
  wire _183_;
  wire _184_;
  wire _185_;
  wire _186_;
  wire _187_;
  wire _188_;
  wire _189_;
  wire _190_;
  wire _191_;
  wire _192_;
  wire _193_;
  wire _194_;
  wire _195_;
  wire _196_;
  wire _197_;
  wire _198_;
  wire _199_;
  wire _200_;
  wire _201_;
  wire _202_;
  wire _203_;
  wire _204_;
  wire _205_;
  wire _206_;
  wire _207_;
  wire _208_;
  wire _209_;
  wire _210_;
  wire _211_;
  wire _212_;
  wire _213_;
  wire _214_;
  wire _215_;
  wire _216_;
  wire _217_;
  wire _218_;
  wire _219_;
  wire _220_;
  wire _221_;
  wire _222_;
  wire _223_;
  wire _224_;
  wire _225_;
  wire _226_;
  wire _227_;
  wire _228_;
  wire _229_;
  wire _230_;
  wire _231_;
  wire _232_;
  wire _233_;
  wire _234_;
  wire _235_;
  wire _236_;
  wire _237_;
  wire _238_;
  wire _239_;
  wire _240_;
  wire _241_;
  wire _242_;
  wire _243_;
  wire _244_;
  wire _245_;
  wire _246_;
  wire _247_;
  wire _248_;
  wire _249_;
  wire _250_;
  wire _251_;
  wire _252_;
  wire _253_;
  wire _254_;
  wire _255_;
  wire _256_;
  wire _257_;
  wire _258_;
  wire _259_;
  wire _260_;
  wire _261_;
  wire _262_;
  wire _263_;
  wire _264_;
  wire _265_;
  wire _266_;
  wire _267_;
  wire _268_;
  wire _269_;
  wire _270_;
  wire _271_;
  wire _272_;
  wire _273_;
  wire _274_;
  wire _275_;
  wire _276_;
  wire _277_;
  wire _278_;
  wire _279_;
  wire _280_;
  wire _281_;
  wire _282_;
  wire _283_;
  wire _284_;
  wire _285_;
  wire _286_;
  wire _287_;
  wire _288_;
  wire _289_;
  wire _290_;
  wire _291_;
  wire _292_;
  wire _293_;
  wire _294_;
  wire _295_;
  wire _296_;
  wire _297_;
  wire _298_;
  wire _299_;
  wire _300_;
  wire _301_;
  wire _302_;
  wire _303_;
  wire _304_;
  wire _305_;
  wire _306_;
  wire _307_;
  wire _308_;
  wire _309_;
  wire _310_;
  wire _311_;
  wire _312_;
  wire _313_;
  wire _314_;
  wire _315_;
  wire _316_;
  wire _317_;
  wire _318_;
  wire _319_;
  wire _320_;
  wire _321_;
  wire _322_;
  wire _323_;
  wire _324_;
  wire _325_;
  wire _326_;
  wire _327_;
  wire _328_;
  wire _329_;
  wire _330_;
  wire _331_;
  wire _332_;
  wire _333_;
  wire _334_;
  wire _335_;
  wire _336_;
  wire _337_;
  wire [9:0] _338_;
  wire [8:0] _339_;
  wire [9:0] _340_;
  wire [8:0] _341_;
  wire [9:0] _342_;
  wire [8:0] _343_;
  wire [9:0] _344_;
  wire [8:0] _345_;
  input arst_i;
  wire arst_i;
  output cs0n_pad_o;
  wire cs0n_pad_o;
  output cs1n_pad_o;
  wire cs1n_pad_o;
  output [2:0] da_pad_o;
  wire [2:0] da_pad_o;
  input [15:0] dd_pad_i;
  wire [15:0] dd_pad_i;
  output [15:0] dd_pad_o;
  wire [15:0] dd_pad_o;
  output dd_padoe_o;
  wire dd_padoe_o;
  output diorn_pad_o;
  wire diorn_pad_o;
  output diown_pad_o;
  wire diown_pad_o;
  input intrq_pad_i;
  wire intrq_pad_i;
  input iordy_pad_i;
  wire iordy_pad_i;
  output resetn_pad_o;
  wire resetn_pad_o;
  wire [7:0] \u0.DMA_dev0_Tm ;
  wire [7:0] \u0.DMA_dev1_Td ;
  wire [7:0] \u0.DMA_dev1_Teoc ;
  wire [7:0] \u0.PIO_cmdport_T1 ;
  wire [7:0] \u0.PIO_dport0_Teoc ;
  wire [7:0] \u0.PIO_dport1_T1 ;
  wire [7:0] \u0.PIO_dport1_T2 ;
  wire [7:0] \u0.PIO_dport1_T4 ;
  wire [7:0] \u1.PIO_timing_controller.dhold_cnt.cnt.Qi ;
  wire [8:0] \u1.PIO_timing_controller.dhold_cnt.cnt.val ;
  wire \u1.PIO_timing_controller.dstrb ;
  wire [7:0] \u1.PIO_timing_controller.eoc_cnt.cnt.Qi ;
  wire [8:0] \u1.PIO_timing_controller.eoc_cnt.cnt.val ;
  wire [7:0] \u1.PIO_timing_controller.t1_cnt.cnt.Qi ;
  wire [8:0] \u1.PIO_timing_controller.t1_cnt.cnt.val ;
  wire [7:0] \u1.PIO_timing_controller.t2_cnt.cnt.Qi ;
  wire [8:0] \u1.PIO_timing_controller.t2_cnt.cnt.val ;
  output wb_ack_o;
  wire wb_ack_o;
  input [6:2] wb_adr_i;
  wire [6:2] wb_adr_i;
  input wb_clk_i;
  wire wb_clk_i;
  input wb_cyc_i;
  wire wb_cyc_i;
  input [31:0] wb_dat_i;
  wire [31:0] wb_dat_i;
  output [31:0] wb_dat_o;
  wire [31:0] wb_dat_o;
  output wb_err_o;
  wire wb_err_o;
  output wb_inta_o;
  wire wb_inta_o;
  input wb_rst_i;
  wire wb_rst_i;
  input [3:0] wb_sel_i;
  wire [3:0] wb_sel_i;
  input wb_stb_i;
  wire wb_stb_i;
  input wb_we_i;
  wire wb_we_i;
  assign _280_ = 64'b1111111100000000110011001100110011110000111100001010101010101010 >> { wb_adr_i[2], wb_adr_i[3], _181_, _260_, \u0.DMA_dev0_Tm [4], \u0.PIO_dport1_T1 [4] };
  assign _281_ = 32'd458760 >> { wb_adr_i[4], wb_adr_i[5], wb_adr_i[6], wb_adr_i[2], wb_adr_i[3] };
  assign _282_ = 16'b0000000000000001 >> { wb_adr_i[2], wb_adr_i[4], wb_adr_i[6:5] };
  assign _283_ = 64'b0000001100110011000001010101010100001111111111110000111111111111 >> { _282_, wb_adr_i[3], _268_, wb_adr_i[6], _152_, _210_ };
  assign wb_dat_o[4] = 8'b10001111 >> { _283_, _281_, _280_ };
  assign _284_ = 64'b1111111100000000110011001100110011110000111100001010101010101010 >> { wb_adr_i[2], wb_adr_i[3], _182_, _261_, \u0.DMA_dev0_Tm [5], \u0.PIO_dport1_T1 [5] };
  assign _285_ = 64'b0000001100110011000001010101010100001111111111110000111111111111 >> { _282_, wb_adr_i[3], _269_, wb_adr_i[6], _153_, _211_ };
  assign wb_dat_o[5] = 8'b10001111 >> { _285_, _281_, _284_ };
  assign _286_ = 64'b1111111100000000110011001100110011110000111100001010101010101010 >> { wb_adr_i[2], wb_adr_i[3], _183_, _262_, \u0.DMA_dev0_Tm [6], \u0.PIO_dport1_T1 [6] };
  assign _287_ = 64'b0000001100110011000001010101010100001111111111110000111111111111 >> { _282_, wb_adr_i[3], _270_, wb_adr_i[6], _154_, _212_ };
  assign wb_dat_o[6] = 8'b10001111 >> { _287_, _281_, _286_ };
  assign _288_ = 64'b1111111100000000110011001100110011110000111100001010101010101010 >> { wb_adr_i[2], wb_adr_i[3], _184_, _263_, \u0.DMA_dev0_Tm [7], \u0.PIO_dport1_T1 [7] };
  assign _289_ = 64'b0000001100110011000001010101010100001111111111110000111111111111 >> { _282_, wb_adr_i[3], _271_, wb_adr_i[6], _155_, _213_ };
  assign wb_dat_o[7] = 8'b10001111 >> { _289_, _281_, _288_ };
  assign _290_ = 64'b1111111100000000110011001100110011110000111100001010101010101010 >> { wb_adr_i[2], wb_adr_i[3], _169_, \u0.DMA_dev1_Td [0], _239_, \u0.PIO_dport1_T2 [0] };
  assign _291_ = 64'b0000001100110011000001010101010100001111111111110000111111111111 >> { _282_, wb_adr_i[3], _272_, wb_adr_i[6], _141_, _214_ };
  assign wb_dat_o[8] = 8'b10001111 >> { _291_, _281_, _290_ };
  assign _292_ = 64'b0000000000000000101010101010101011110000111111111100110011111111 >> { wb_adr_i[2], wb_adr_i[3], wb_adr_i[4], \u0.DMA_dev1_Td [1], \u0.PIO_dport1_T2 [1], _240_ };
  assign _293_ = 32'd16223 >> { _281_, wb_adr_i[3], _282_, _142_, _215_ };
  assign wb_dat_o[9] = 64'b1111111100000000000000000000000011111111111101001111010011110100 >> { _293_, wb_adr_i[6], _273_, _292_, _170_, wb_adr_i[4] };
  assign _294_ = 64'b0000111100001111110011001100110011111111000000000101010101010101 >> { wb_adr_i[2], wb_adr_i[3], \u0.DMA_dev1_Td [2], _171_, _241_, _187_ };
  assign _295_ = 64'b0000101010101010000000110011001100001111111111110000111111111111 >> { _282_, wb_adr_i[3], _274_, wb_adr_i[6], _216_, _143_ };
  assign wb_dat_o[10] = 8'b10001111 >> { _295_, _281_, _294_ };
  assign _296_ = 64'b0000111100001111110011001100110011111111000000000101010101010101 >> { wb_adr_i[2], wb_adr_i[3], \u0.DMA_dev1_Td [3], _172_, _242_, _188_ };
  assign _297_ = 64'b0000101010101010000000110011001100001111111111110000111111111111 >> { _282_, wb_adr_i[3], _275_, wb_adr_i[6], _217_, _144_ };
  assign wb_dat_o[11] = 8'b10001111 >> { _297_, _281_, _296_ };
  assign _298_ = 64'b0000111100001111110011001100110011111111000000000101010101010101 >> { wb_adr_i[2], wb_adr_i[3], \u0.DMA_dev1_Td [4], _173_, _243_, _189_ };
  assign _299_ = 64'b0000101010101010000000110011001100001111111111110000111111111111 >> { _282_, wb_adr_i[3], _276_, wb_adr_i[6], _218_, _145_ };
  assign wb_dat_o[12] = 8'b10001111 >> { _299_, _281_, _298_ };
  assign _300_ = 64'b1111111100000000110011001100110011110000111100001010101010101010 >> { wb_adr_i[2], wb_adr_i[3], _174_, \u0.DMA_dev1_Td [5], _244_, \u0.PIO_dport1_T2 [5] };
  assign _301_ = 64'b0000001100110011000001010101010100001111111111110000111111111111 >> { _282_, wb_adr_i[3], _277_, wb_adr_i[6], _146_, _219_ };
  assign wb_dat_o[13] = 8'b10001111 >> { _301_, _281_, _300_ };
  assign _302_ = 64'b1111111100000000110011001100110011110000111100001010101010101010 >> { wb_adr_i[2], wb_adr_i[3], _175_, \u0.DMA_dev1_Td [6], _245_, \u0.PIO_dport1_T2 [6] };
  assign _303_ = 64'b0000001100110011000001010101010100001111111111110000111111111111 >> { _282_, wb_adr_i[3], _278_, wb_adr_i[6], _147_, _220_ };
  assign wb_dat_o[14] = 8'b10001111 >> { _303_, _281_, _302_ };
  assign _304_ = 64'b1111111100000000110011001100110011110000111100001010101010101010 >> { wb_adr_i[2], wb_adr_i[3], _176_, \u0.DMA_dev1_Td [7], _246_, \u0.PIO_dport1_T2 [7] };
  assign _305_ = 64'b0000001100110011000001010101010100001111111111110000111111111111 >> { _282_, wb_adr_i[3], _279_, wb_adr_i[6], _148_, _221_ };
  assign wb_dat_o[15] = 8'b10001111 >> { _305_, _281_, _304_ };
  assign _105_ = 4'b0100 >> { wb_dat_i[29], wb_rst_i };
  assign _306_ = 16'b1000000000000000 >> { wb_stb_i, wb_cyc_i, wb_sel_i[0], wb_sel_i[1] };
  assign _307_ = 32'd1073741824 >> { _306_, wb_we_i, wb_sel_i[2], wb_sel_i[3], wb_adr_i[6] };
  assign _200_ = 64'b1111111111111111111111111111111100000000000000010000000000000000 >> { wb_rst_i, _307_, wb_adr_i[5], wb_adr_i[2], wb_adr_i[3], wb_adr_i[4] };
  assign _238_ = 64'b1111111111111111111111111111111100010000000000000000000000000000 >> { wb_rst_i, _307_, wb_adr_i[4], wb_adr_i[2], wb_adr_i[5], wb_adr_i[3] };
  assign _103_ = 64'b1111111111111111111111111111111100000001000000000000000000000000 >> { wb_rst_i, _307_, wb_adr_i[3], wb_adr_i[5], wb_adr_i[2], wb_adr_i[4] };
  assign _201_ = 4'b0100 >> { wb_dat_i[24], wb_rst_i };
  assign _203_ = 4'b0100 >> { wb_dat_i[26], wb_rst_i };
  assign _205_ = 4'b0001 >> { wb_dat_i[0], wb_rst_i };
  assign _156_ = 64'b1111111111111111111111111111111100010000000000000000000000000000 >> { wb_rst_i, _307_, wb_adr_i[3:2], wb_adr_i[5:4] };
  assign _202_ = 4'b0100 >> { wb_dat_i[25], wb_rst_i };
  assign _204_ = 4'b0100 >> { wb_dat_i[28], wb_rst_i };
  assign _206_ = 4'b0100 >> { wb_dat_i[17], wb_rst_i };
  assign _255_ = 64'b1111111111111111111111111111111100010000000000000000000000000000 >> { wb_rst_i, _307_, wb_adr_i[3], wb_adr_i[4], wb_adr_i[5], wb_adr_i[2] };
  assign _116_ = 4'b0001 >> { wb_dat_i[25], wb_rst_i };
  assign _117_ = 4'b0001 >> { wb_dat_i[26], wb_rst_i };
  assign _104_ = 4'b0100 >> { wb_dat_i[27], wb_rst_i };
  assign _118_ = 4'b0001 >> { wb_dat_i[28], wb_rst_i };
  assign _107_ = 4'b0100 >> { wb_dat_i[31], wb_rst_i };
  assign _185_ = 64'b1111111111111111111111111111111100000001000000000000000000000000 >> { wb_rst_i, _307_, wb_adr_i[4], wb_adr_i[5], wb_adr_i[2], wb_adr_i[3] };
  assign _106_ = 4'b0100 >> { wb_dat_i[30], wb_rst_i };
  assign _121_ = 4'b0001 >> { wb_dat_i[11], wb_rst_i };
  assign _119_ = 4'b0001 >> { wb_dat_i[17], wb_rst_i };
  assign _124_ = 4'b0001 >> { wb_dat_i[2], wb_rst_i };
  assign _120_ = 4'b0001 >> { wb_dat_i[10], wb_rst_i };
  assign _122_ = 4'b0001 >> { wb_dat_i[12], wb_rst_i };
  assign _115_ = 4'b0001 >> { wb_dat_i[24], wb_rst_i };
  assign _123_ = 4'b0001 >> { wb_dat_i[1], wb_rst_i };
  assign _002_ = 32'd1077952767 >> { _091_, _006_, wb_adr_i[6], _306_, _213_ };
  assign _308_ = 64'b0000011100000000111111110000000011111111000000001111111100000000 >> { wb_sel_i[0], wb_sel_i[1], wb_cyc_i, wb_adr_i[6], wb_sel_i[3:2] };
  assign wb_err_o = 4'b1000 >> { wb_stb_i, _308_ };
  assign _309_ = 64'b0000000000000000000000000000101000001100000000000000000000000000 >> { wb_adr_i[4:2], wb_adr_i[5], _161_, \u0.PIO_dport1_T4 [0] };
  assign wb_dat_o[16] = 64'b1100110011111100101010101111101000000000111100000000000011110000 >> { _282_, wb_adr_i[3], wb_adr_i[6], _309_, _133_, _222_ };
  assign _310_ = 64'b0000000000000000000000000000010100000011000000000000000000000000 >> { wb_adr_i[4], wb_adr_i[2], wb_adr_i[3], wb_adr_i[5], _162_, _186_ };
  assign wb_dat_o[17] = 64'b0101010111110101110011001111110000000000111100000000000011110000 >> { _282_, wb_adr_i[3], wb_adr_i[6], _310_, _223_, _134_ };
  assign _311_ = 64'b0000000000000000000000000000101000001100000000000000000000000000 >> { wb_adr_i[4:2], wb_adr_i[5], _163_, \u0.PIO_dport1_T4 [2] };
  assign wb_dat_o[18] = 64'b1100110011111100101010101111101000000000111100000000000011110000 >> { _282_, wb_adr_i[3], wb_adr_i[6], _311_, _135_, _224_ };
  assign _312_ = 64'b0000000000000000000000000000101000001100000000000000000000000000 >> { wb_adr_i[4:2], wb_adr_i[5], _164_, \u0.PIO_dport1_T4 [3] };
  assign wb_dat_o[19] = 64'b1100110011111100101010101111101000000000111100000000000011110000 >> { _282_, wb_adr_i[3], wb_adr_i[6], _312_, _136_, _225_ };
  assign _313_ = 64'b0000000000000000000000000000101000001100000000000000000000000000 >> { wb_adr_i[4:2], wb_adr_i[5], _165_, \u0.PIO_dport1_T4 [4] };
  assign wb_dat_o[20] = 64'b1100110011111100101010101111101000000000111100000000000011110000 >> { _282_, wb_adr_i[3], wb_adr_i[6], _313_, _137_, _226_ };
  assign _314_ = 64'b0000000000000000000000000000101000001100000000000000000000000000 >> { wb_adr_i[4:2], wb_adr_i[5], _166_, \u0.PIO_dport1_T4 [5] };
  assign wb_dat_o[21] = 64'b1100110011111100101010101111101000000000111100000000000011110000 >> { _282_, wb_adr_i[3], wb_adr_i[6], _314_, _138_, _227_ };
  assign _315_ = 64'b0000000000000000000000000000101000001100000000000000000000000000 >> { wb_adr_i[4:2], wb_adr_i[5], _167_, \u0.PIO_dport1_T4 [6] };
  assign wb_dat_o[22] = 64'b1100110011111100101010101111101000000000111100000000000011110000 >> { _282_, wb_adr_i[3], wb_adr_i[6], _315_, _139_, _228_ };
  assign _316_ = 64'b0000000000000000000000000000101000001100000000000000000000000000 >> { wb_adr_i[4:2], wb_adr_i[5], _168_, \u0.PIO_dport1_T4 [7] };
  assign wb_dat_o[23] = 64'b1100110011111100101010101111101000000000111100000000000011110000 >> { _282_, wb_adr_i[3], wb_adr_i[6], _316_, _140_, _229_ };
  assign _317_ = 64'b0000111100001111110011001100110011111111000000000101010101010101 >> { wb_adr_i[2], wb_adr_i[3], \u0.DMA_dev1_Teoc [0], _157_, _247_, _192_ };
  assign wb_dat_o[24] = 64'b1111010101010101111111001100110011110000000000001111000000000000 >> { _282_, wb_adr_i[3], _281_, _317_, _230_, _125_ };
  assign _318_ = 64'b0000111100001111110011001100110011111111000000000101010101010101 >> { wb_adr_i[2], wb_adr_i[3], \u0.DMA_dev1_Teoc [1], _158_, _248_, _193_ };
  assign wb_dat_o[25] = 64'b1111010101010101111111001100110011110000000000001111000000000000 >> { _282_, wb_adr_i[3], _281_, _318_, _231_, _126_ };
  assign _319_ = 64'b0000111100001111110011001100110011111111000000000101010101010101 >> { wb_adr_i[2], wb_adr_i[3], \u0.DMA_dev1_Teoc [2], _159_, _249_, _194_ };
  assign wb_dat_o[26] = 64'b1111010101010101111111001100110011110000000000001111000000000000 >> { _282_, wb_adr_i[3], _281_, _319_, _232_, _127_ };
  assign _320_ = 64'b1111111100000000110011001100110011110000111100001010101010101010 >> { wb_adr_i[2], wb_adr_i[3], \u0.PIO_dport0_Teoc [3], \u0.DMA_dev1_Teoc [3], _250_, _195_ };
  assign wb_dat_o[27] = 64'b1111110011001100111110101010101011110000000000001111000000000000 >> { _282_, wb_adr_i[3], _281_, _320_, _128_, _233_ };
  assign _321_ = 64'b0000000000000000000000000000010100000000000000000000000011111100 >> { wb_adr_i[3], wb_adr_i[6:5], wb_adr_i[2], _234_, _129_ };
  assign _322_ = 64'b0000111100001111110011001100110011111111000000000101010101010101 >> { wb_adr_i[2], wb_adr_i[3], \u0.DMA_dev1_Teoc [4], _160_, _251_, _196_ };
  assign wb_dat_o[28] = 8'b11001010 >> { _281_, _322_, _321_ };
  assign _323_ = 64'b1111111100000000110011001100110011110000111100001010101010101010 >> { wb_adr_i[2], wb_adr_i[3], \u0.PIO_dport0_Teoc [5], \u0.DMA_dev1_Teoc [5], _252_, _197_ };
  assign wb_dat_o[29] = 64'b1111110011001100111110101010101011110000000000001111000000000000 >> { _282_, wb_adr_i[3], _281_, _323_, _130_, _235_ };
  assign _324_ = 64'b1111111100000000110011001100110011110000111100001010101010101010 >> { wb_adr_i[2], wb_adr_i[3], \u0.PIO_dport0_Teoc [6], \u0.DMA_dev1_Teoc [6], _253_, _198_ };
  assign wb_dat_o[30] = 64'b1111110011001100111110101010101011110000000000001111000000000000 >> { _282_, wb_adr_i[3], _281_, _324_, _131_, _236_ };
  assign _325_ = 64'b1111111100000000110011001100110011110000111100001010101010101010 >> { wb_adr_i[2], wb_adr_i[3], \u0.PIO_dport0_Teoc [7], \u0.DMA_dev1_Teoc [7], _254_, _199_ };
  assign wb_dat_o[31] = 64'b1111110011001100111110101010101011110000000000001111000000000000 >> { _282_, wb_adr_i[3], _281_, _325_, _132_, _237_ };
  assign wb_ack_o = 32'd4294918144 >> { _003_, wb_sel_i[2], wb_sel_i[3], _306_, wb_adr_i[6] };
  assign _000_ = 4'b0100 >> { _004_, wb_rst_i };
  assign _021_ = 4'b0100 >> { wb_dat_i[11], wb_rst_i };
  assign _020_ = 4'b0100 >> { wb_dat_i[10], wb_rst_i };
  assign _019_ = 4'b0100 >> { wb_dat_i[9], wb_rst_i };
  assign _018_ = 4'b0100 >> { wb_dat_i[8], wb_rst_i };
  assign _017_ = 4'b0100 >> { wb_dat_i[7], wb_rst_i };
  assign _016_ = 4'b0100 >> { wb_dat_i[6], wb_rst_i };
  assign _015_ = 4'b0100 >> { wb_dat_i[5], wb_rst_i };
  assign _014_ = 4'b0100 >> { wb_dat_i[4], wb_rst_i };
  assign _013_ = 4'b0100 >> { wb_dat_i[3], wb_rst_i };
  assign _012_ = 4'b0100 >> { wb_dat_i[2], wb_rst_i };
  assign _011_ = 4'b0100 >> { wb_dat_i[1], wb_rst_i };
  assign _010_ = 4'b0100 >> { wb_dat_i[0], wb_rst_i };
  assign _080_ = 4'b0100 >> { _026_, wb_rst_i };
  assign _079_ = 4'b0100 >> { _084_, wb_rst_i };
  assign _078_ = 4'b0100 >> { _085_, wb_rst_i };
  assign _077_ = 4'b0100 >> { wb_adr_i[4], wb_rst_i };
  assign _076_ = 4'b0100 >> { wb_adr_i[3], wb_rst_i };
  assign _075_ = 4'b0100 >> { wb_adr_i[2], wb_rst_i };
  assign _074_ = 16'b0001000000000000 >> { _306_, wb_adr_i[6], wb_rst_i, wb_adr_i[5] };
  assign _073_ = 16'b0100000000000000 >> { wb_adr_i[6], _306_, wb_adr_i[5], wb_rst_i };
  assign _072_ = 4'b0100 >> { _086_, wb_rst_i };
  assign _071_ = 16'b0001000000000000 >> { _306_, wb_adr_i[6], _003_, wb_rst_i };
  assign _070_ = 32'd268435456 >> { _306_, wb_adr_i[6], _213_, _098_, wb_rst_i };
  assign _069_ = 64'b0000000000000000000000000000000011101110111011110000000000001111 >> { wb_rst_i, _096_, _093_, _008_, _095_, _009_ };
  assign _068_ = 64'b0000000000000000000000000000000011111110000000100000001011111110 >> { wb_rst_i, _009_, _095_, _008_, _093_, _148_ };
  assign _067_ = 32'd52426 >> { wb_rst_i, _008_, _093_, \u1.PIO_timing_controller.t2_cnt.cnt.val [6], _147_ };
  assign _066_ = 32'd52426 >> { wb_rst_i, _008_, _093_, \u1.PIO_timing_controller.t2_cnt.cnt.val [5], _146_ };
  assign _065_ = 32'd13114 >> { wb_rst_i, _008_, _093_, \u1.PIO_timing_controller.t2_cnt.cnt.val [4], _145_ };
  assign _064_ = 32'd13114 >> { wb_rst_i, _008_, _093_, \u1.PIO_timing_controller.t2_cnt.cnt.val [3], _144_ };
  assign _063_ = 32'd13114 >> { wb_rst_i, _008_, _093_, \u1.PIO_timing_controller.t2_cnt.cnt.val [2], _143_ };
  assign _062_ = 32'd52426 >> { wb_rst_i, _008_, _093_, \u1.PIO_timing_controller.t2_cnt.cnt.val [1], _142_ };
  assign _061_ = 32'd52426 >> { wb_rst_i, _008_, _093_, \u1.PIO_timing_controller.t2_cnt.cnt.val [0], _141_ };
  assign _326_ = 8'b00001110 >> { _082_, _097_, _083_ };
  assign _060_ = 32'd65264 >> { wb_rst_i, _094_, _326_, _008_, _093_ };
  assign _059_ = 32'd11141315 >> { _326_, wb_rst_i, _008_, _093_, _155_ };
  assign _058_ = 16'b0000101000001100 >> { _326_, wb_rst_i, \u1.PIO_timing_controller.t1_cnt.cnt.val [6], _154_ };
  assign _057_ = 16'b0000101000001100 >> { _326_, wb_rst_i, \u1.PIO_timing_controller.t1_cnt.cnt.val [5], _153_ };
  assign _056_ = 16'b0000101000001100 >> { _326_, wb_rst_i, \u1.PIO_timing_controller.t1_cnt.cnt.val [4], _152_ };
  assign _055_ = 16'b0000101000001100 >> { _326_, wb_rst_i, \u1.PIO_timing_controller.t1_cnt.cnt.val [3], _151_ };
  assign _054_ = 16'b0000101000000011 >> { _326_, wb_rst_i, \u1.PIO_timing_controller.t1_cnt.cnt.val [2], _150_ };
  assign _053_ = 16'b0000101000000011 >> { _326_, wb_rst_i, \u1.PIO_timing_controller.t1_cnt.cnt.val [1], _149_ };
  assign _052_ = 16'b0000101000001100 >> { _326_, wb_rst_i, \u1.PIO_timing_controller.t1_cnt.cnt.val [0], \u0.PIO_cmdport_T1 [0] };
  assign _001_ = 32'd4279177473 >> { _087_, _005_, _207_, _095_, _009_ };
  assign _051_ = 32'd65264 >> { wb_rst_i, _092_, _001_, _091_, _006_ };
  assign _050_ = 32'd11141315 >> { _001_, wb_rst_i, _091_, _006_, _140_ };
  assign _049_ = 16'b0000101000001100 >> { _001_, wb_rst_i, \u1.PIO_timing_controller.dhold_cnt.cnt.val [6], _139_ };
  assign _048_ = 16'b0000101000001100 >> { _001_, wb_rst_i, \u1.PIO_timing_controller.dhold_cnt.cnt.val [5], _138_ };
  assign _047_ = 16'b0000101000001100 >> { _001_, wb_rst_i, \u1.PIO_timing_controller.dhold_cnt.cnt.val [4], _137_ };
  assign _046_ = 16'b0000101000001100 >> { _001_, wb_rst_i, \u1.PIO_timing_controller.dhold_cnt.cnt.val [3], _136_ };
  assign _045_ = 16'b0000101000001100 >> { _001_, wb_rst_i, \u1.PIO_timing_controller.dhold_cnt.cnt.val [2], _135_ };
  assign _044_ = 16'b0000101000000011 >> { _001_, wb_rst_i, \u1.PIO_timing_controller.dhold_cnt.cnt.val [1], _134_ };
  assign _043_ = 16'b0000101000001100 >> { _001_, wb_rst_i, \u1.PIO_timing_controller.dhold_cnt.cnt.val [0], _133_ };
  assign _042_ = 32'd65264 >> { wb_rst_i, _090_, _001_, _089_, _007_ };
  assign _041_ = 32'd11141315 >> { _001_, wb_rst_i, _089_, _007_, _132_ };
  assign _040_ = 16'b0000101000001100 >> { _001_, wb_rst_i, \u1.PIO_timing_controller.eoc_cnt.cnt.val [6], _131_ };
  assign _039_ = 16'b0000101000001100 >> { _001_, wb_rst_i, \u1.PIO_timing_controller.eoc_cnt.cnt.val [5], _130_ };
  assign _038_ = 16'b0000101000000011 >> { _001_, wb_rst_i, \u1.PIO_timing_controller.eoc_cnt.cnt.val [4], _129_ };
  assign _037_ = 16'b0000101000001100 >> { _001_, wb_rst_i, \u1.PIO_timing_controller.eoc_cnt.cnt.val [3], _128_ };
  assign _036_ = 16'b0000101000000011 >> { _001_, wb_rst_i, \u1.PIO_timing_controller.eoc_cnt.cnt.val [2], _127_ };
  assign _035_ = 16'b0000101000000011 >> { _001_, wb_rst_i, \u1.PIO_timing_controller.eoc_cnt.cnt.val [1], _126_ };
  assign _034_ = 16'b0000101000000011 >> { _001_, wb_rst_i, \u1.PIO_timing_controller.eoc_cnt.cnt.val [0], _125_ };
  assign _033_ = 32'd241 >> { wb_rst_i, _001_, _087_, _095_, _009_ };
  assign _032_ = 64'b0000000000000000000000000000000011111100101010001010100010101000 >> { wb_rst_i, wb_we_i, _326_, _091_, _006_, _086_ };
  assign _031_ = 64'b0000000000000000000000000000000000010000000100001111111100010000 >> { wb_rst_i, _001_, _085_, wb_we_i, _093_, _008_ };
  assign _030_ = 64'b0000000000000000000000000000000000000001000000011111111100000001 >> { wb_rst_i, _001_, _084_, wb_we_i, _008_, _093_ };
  assign _029_ = 16'b0000111000000000 >> { _082_, wb_rst_i, _097_, _083_ };
  assign _028_ = 64'b0000000000000000000000000000000011111110111111101111111000000000 >> { wb_rst_i, _089_, _007_, _097_, _083_, _082_ };
  assign _327_ = 64'b0000000000000001000000000000000000000000000000000000000000000000 >> { _307_, wb_adr_i[2], wb_adr_i[3], wb_adr_i[4], wb_adr_i[5], wb_dat_i[0] };
  assign _027_ = 32'd244 >> { wb_rst_i, _327_, wb_inta_o, _004_, _081_ };
  assign _341_[0] = 4'b0110 >> { _088_, _090_ };
  assign _339_[0] = 4'b1001 >> { \u1.PIO_timing_controller.dhold_cnt.cnt.Qi [0], _092_ };
  assign _343_[0] = 4'b1001 >> { \u1.PIO_timing_controller.t1_cnt.cnt.Qi [0], _094_ };
  assign _345_[0] = 4'b1001 >> { \u1.PIO_timing_controller.t2_cnt.cnt.Qi [0], _096_ };
  assign _025_ = 4'b0100 >> { wb_dat_i[15], wb_rst_i };
  assign _024_ = 4'b0100 >> { wb_dat_i[14], wb_rst_i };
  assign _023_ = 4'b0100 >> { wb_dat_i[13], wb_rst_i };
  assign _022_ = 4'b0100 >> { wb_dat_i[12], wb_rst_i };
  assign _114_ = 4'b0100 >> { wb_dat_i[23], wb_rst_i };
  assign _113_ = 4'b0100 >> { wb_dat_i[22], wb_rst_i };
  assign _112_ = 4'b0100 >> { wb_dat_i[21], wb_rst_i };
  assign _111_ = 4'b0100 >> { wb_dat_i[20], wb_rst_i };
  assign _110_ = 4'b0100 >> { wb_dat_i[19], wb_rst_i };
  assign _109_ = 4'b0100 >> { wb_dat_i[18], wb_rst_i };
  assign _108_ = 4'b0100 >> { wb_dat_i[16], wb_rst_i };
  assign _328_ = 64'b0000000000000000000000001010101000000000111100000000000000110011 >> { wb_adr_i[2], wb_adr_i[3], wb_adr_i[5], \u0.PIO_cmdport_T1 [0], _026_, wb_inta_o };
  assign _329_ = 64'b0000111100001111001100110011001100000000111111110101010101010101 >> { wb_adr_i[2], wb_adr_i[3], _256_, _177_, \u0.DMA_dev0_Tm [0], \u0.PIO_dport1_T1 [0] };
  assign wb_dat_o[0] = 32'd252693674 >> { _281_, wb_adr_i[6], _329_, _264_, _328_ };
  assign _330_ = 64'b0000111100001111110011001100110011111111000000000101010101010101 >> { wb_adr_i[2], wb_adr_i[3], _257_, _178_, \u0.DMA_dev0_Tm [1], _190_ };
  assign _331_ = 64'b0000101010101010000000110011001100001111111111110000111111111111 >> { _282_, wb_adr_i[3], _265_, wb_adr_i[6], _207_, _149_ };
  assign wb_dat_o[1] = 8'b10001111 >> { _331_, _281_, _330_ };
  assign _332_ = 64'b0000111100001111110011001100110011111111000000000101010101010101 >> { wb_adr_i[2], wb_adr_i[3], _258_, _179_, \u0.DMA_dev0_Tm [2], _191_ };
  assign _333_ = 64'b0000101010101010000000110011001100001111111111110000111111111111 >> { _282_, wb_adr_i[3], _266_, wb_adr_i[6], _208_, _150_ };
  assign wb_dat_o[2] = 8'b10001111 >> { _333_, _281_, _332_ };
  assign _334_ = 64'b1111000000000000111100000000000011001100111111111010101011111111 >> { wb_adr_i[2], wb_adr_i[3], wb_adr_i[4], \u0.DMA_dev0_Tm [3], _259_, \u0.PIO_dport1_T1 [3] };
  assign _335_ = 32'd16223 >> { _281_, wb_adr_i[3], _282_, _151_, _209_ };
  assign wb_dat_o[3] = 64'b1111111100000000000000000000000011111111111101001111010011110100 >> { _335_, wb_adr_i[6], _267_, _334_, _180_, wb_adr_i[4] };
  assign \u1.PIO_timing_controller.eoc_cnt.cnt.Qi [2] = 2'b01 >> _341_[2];
  assign _341_[5] = 2'b01 >> \u1.PIO_timing_controller.eoc_cnt.cnt.Qi [5];
  assign \u1.PIO_timing_controller.dhold_cnt.cnt.Qi [1] = 2'b01 >> _339_[1];
  assign _339_[4] = 2'b01 >> \u1.PIO_timing_controller.dhold_cnt.cnt.Qi [4];
  assign _343_[3] = 2'b01 >> \u1.PIO_timing_controller.t1_cnt.cnt.Qi [3];
  assign _343_[5] = 2'b01 >> \u1.PIO_timing_controller.t1_cnt.cnt.Qi [5];
  assign \u1.PIO_timing_controller.t2_cnt.cnt.Qi [2] = 2'b01 >> _345_[2];
  assign \u1.PIO_timing_controller.t2_cnt.cnt.Qi [4] = 2'b01 >> _345_[4];
  assign _345_[6] = 2'b01 >> \u1.PIO_timing_controller.t2_cnt.cnt.Qi [6];
  assign cs0n_pad_o = 2'b01 >> _100_;
  assign diorn_pad_o = 2'b01 >> _102_;
  assign _343_[6] = 2'b01 >> \u1.PIO_timing_controller.t1_cnt.cnt.Qi [6];
  assign _345_[1] = 2'b01 >> \u1.PIO_timing_controller.t2_cnt.cnt.Qi [1];
  assign \u1.PIO_timing_controller.t2_cnt.cnt.Qi [3] = 2'b01 >> _345_[3];
  assign _345_[5] = 2'b01 >> \u1.PIO_timing_controller.t2_cnt.cnt.Qi [5];
  assign cs1n_pad_o = 2'b01 >> _099_;
  assign diown_pad_o = 2'b01 >> _101_;
  assign _341_[3] = 2'b01 >> \u1.PIO_timing_controller.eoc_cnt.cnt.Qi [3];
  assign _341_[6] = 2'b01 >> \u1.PIO_timing_controller.eoc_cnt.cnt.Qi [6];
  assign _339_[2] = 2'b01 >> \u1.PIO_timing_controller.dhold_cnt.cnt.Qi [2];
  assign _339_[5] = 2'b01 >> \u1.PIO_timing_controller.dhold_cnt.cnt.Qi [5];
  assign \u1.PIO_timing_controller.t1_cnt.cnt.Qi [1] = 2'b01 >> _343_[1];
  assign _343_[4] = 2'b01 >> \u1.PIO_timing_controller.t1_cnt.cnt.Qi [4];
  assign \u1.PIO_timing_controller.eoc_cnt.cnt.Qi [1] = 2'b01 >> _341_[1];
  assign \u1.PIO_timing_controller.eoc_cnt.cnt.Qi [4] = 2'b01 >> _341_[4];
  assign _339_[3] = 2'b01 >> \u1.PIO_timing_controller.dhold_cnt.cnt.Qi [3];
  assign _339_[6] = 2'b01 >> \u1.PIO_timing_controller.dhold_cnt.cnt.Qi [6];
  assign \u1.PIO_timing_controller.t1_cnt.cnt.Qi [2] = 2'b01 >> _343_[2];
  assign \u1.PIO_timing_controller.eoc_cnt.cnt.Qi [0] = 2'b01 >> _088_;
  dffsre _575_ (
    .C(wb_clk_i),
    .D(_001_),
    .E(1'b1),
    .Q(\u1.PIO_timing_controller.dstrb ),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _576_ (
    .C(wb_clk_i),
    .D(_002_),
    .E(1'b1),
    .Q(_003_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _577_ (
    .C(wb_clk_i),
    .D(intrq_pad_i),
    .E(1'b1),
    .Q(_336_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _578_ (
    .C(wb_clk_i),
    .D(_336_),
    .E(1'b1),
    .Q(_004_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _579_ (
    .C(wb_clk_i),
    .D(iordy_pad_i),
    .E(1'b1),
    .Q(_337_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _580_ (
    .C(wb_clk_i),
    .D(_337_),
    .E(1'b1),
    .Q(_005_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _581_ (
    .C(wb_clk_i),
    .D(_000_),
    .E(1'b1),
    .Q(_081_),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _582_ (
    .C(wb_clk_i),
    .D(_027_),
    .E(1'b1),
    .Q(wb_inta_o),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _583_ (
    .C(wb_clk_i),
    .D(_028_),
    .E(1'b1),
    .Q(_082_),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _584_ (
    .C(wb_clk_i),
    .D(_029_),
    .E(1'b1),
    .Q(_083_),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _585_ (
    .C(wb_clk_i),
    .D(_030_),
    .E(1'b1),
    .Q(_084_),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _586_ (
    .C(wb_clk_i),
    .D(_031_),
    .E(1'b1),
    .Q(_085_),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _587_ (
    .C(wb_clk_i),
    .D(_032_),
    .E(1'b1),
    .Q(_086_),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _588_ (
    .C(wb_clk_i),
    .D(_033_),
    .E(1'b1),
    .Q(_087_),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _589_ (
    .C(wb_clk_i),
    .D(_034_),
    .E(1'b1),
    .Q(_088_),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _590_ (
    .C(wb_clk_i),
    .D(_035_),
    .E(1'b1),
    .Q(_341_[1]),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _591_ (
    .C(wb_clk_i),
    .D(_036_),
    .E(1'b1),
    .Q(_341_[2]),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _592_ (
    .C(wb_clk_i),
    .D(_037_),
    .E(1'b1),
    .Q(\u1.PIO_timing_controller.eoc_cnt.cnt.Qi [3]),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _593_ (
    .C(wb_clk_i),
    .D(_038_),
    .E(1'b1),
    .Q(_341_[4]),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _594_ (
    .C(wb_clk_i),
    .D(_039_),
    .E(1'b1),
    .Q(\u1.PIO_timing_controller.eoc_cnt.cnt.Qi [5]),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _595_ (
    .C(wb_clk_i),
    .D(_040_),
    .E(1'b1),
    .Q(\u1.PIO_timing_controller.eoc_cnt.cnt.Qi [6]),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _596_ (
    .C(wb_clk_i),
    .D(_041_),
    .E(1'b1),
    .Q(_089_),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _597_ (
    .C(wb_clk_i),
    .D(_042_),
    .E(1'b1),
    .Q(_090_),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _598_ (
    .C(wb_clk_i),
    .D(_043_),
    .E(1'b1),
    .Q(\u1.PIO_timing_controller.dhold_cnt.cnt.Qi [0]),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _599_ (
    .C(wb_clk_i),
    .D(_044_),
    .E(1'b1),
    .Q(_339_[1]),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _600_ (
    .C(wb_clk_i),
    .D(_045_),
    .E(1'b1),
    .Q(\u1.PIO_timing_controller.dhold_cnt.cnt.Qi [2]),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _601_ (
    .C(wb_clk_i),
    .D(_046_),
    .E(1'b1),
    .Q(\u1.PIO_timing_controller.dhold_cnt.cnt.Qi [3]),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _602_ (
    .C(wb_clk_i),
    .D(_047_),
    .E(1'b1),
    .Q(\u1.PIO_timing_controller.dhold_cnt.cnt.Qi [4]),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _603_ (
    .C(wb_clk_i),
    .D(_048_),
    .E(1'b1),
    .Q(\u1.PIO_timing_controller.dhold_cnt.cnt.Qi [5]),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _604_ (
    .C(wb_clk_i),
    .D(_049_),
    .E(1'b1),
    .Q(\u1.PIO_timing_controller.dhold_cnt.cnt.Qi [6]),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _605_ (
    .C(wb_clk_i),
    .D(_050_),
    .E(1'b1),
    .Q(_091_),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _606_ (
    .C(wb_clk_i),
    .D(_051_),
    .E(1'b1),
    .Q(_092_),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _607_ (
    .C(wb_clk_i),
    .D(_052_),
    .E(1'b1),
    .Q(\u1.PIO_timing_controller.t1_cnt.cnt.Qi [0]),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _608_ (
    .C(wb_clk_i),
    .D(_053_),
    .E(1'b1),
    .Q(_343_[1]),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _609_ (
    .C(wb_clk_i),
    .D(_054_),
    .E(1'b1),
    .Q(_343_[2]),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _610_ (
    .C(wb_clk_i),
    .D(_055_),
    .E(1'b1),
    .Q(\u1.PIO_timing_controller.t1_cnt.cnt.Qi [3]),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _611_ (
    .C(wb_clk_i),
    .D(_056_),
    .E(1'b1),
    .Q(\u1.PIO_timing_controller.t1_cnt.cnt.Qi [4]),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _612_ (
    .C(wb_clk_i),
    .D(_057_),
    .E(1'b1),
    .Q(\u1.PIO_timing_controller.t1_cnt.cnt.Qi [5]),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _613_ (
    .C(wb_clk_i),
    .D(_058_),
    .E(1'b1),
    .Q(\u1.PIO_timing_controller.t1_cnt.cnt.Qi [6]),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _614_ (
    .C(wb_clk_i),
    .D(_059_),
    .E(1'b1),
    .Q(_093_),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _615_ (
    .C(wb_clk_i),
    .D(_060_),
    .E(1'b1),
    .Q(_094_),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _616_ (
    .C(wb_clk_i),
    .D(_061_),
    .E(1'b1),
    .Q(\u1.PIO_timing_controller.t2_cnt.cnt.Qi [0]),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _617_ (
    .C(wb_clk_i),
    .D(_062_),
    .E(1'b1),
    .Q(\u1.PIO_timing_controller.t2_cnt.cnt.Qi [1]),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _618_ (
    .C(wb_clk_i),
    .D(_063_),
    .E(1'b1),
    .Q(_345_[2]),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _619_ (
    .C(wb_clk_i),
    .D(_064_),
    .E(1'b1),
    .Q(_345_[3]),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _620_ (
    .C(wb_clk_i),
    .D(_065_),
    .E(1'b1),
    .Q(_345_[4]),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _621_ (
    .C(wb_clk_i),
    .D(_066_),
    .E(1'b1),
    .Q(\u1.PIO_timing_controller.t2_cnt.cnt.Qi [5]),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _622_ (
    .C(wb_clk_i),
    .D(_067_),
    .E(1'b1),
    .Q(\u1.PIO_timing_controller.t2_cnt.cnt.Qi [6]),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _623_ (
    .C(wb_clk_i),
    .D(_068_),
    .E(1'b1),
    .Q(_095_),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _624_ (
    .C(wb_clk_i),
    .D(_069_),
    .E(1'b1),
    .Q(_096_),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _625_ (
    .C(wb_clk_i),
    .D(_070_),
    .E(1'b1),
    .Q(_097_),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _626_ (
    .C(wb_clk_i),
    .D(_071_),
    .E(1'b1),
    .Q(_098_),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _627_ (
    .C(wb_clk_i),
    .D(_072_),
    .E(1'b1),
    .Q(dd_padoe_o),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _628_ (
    .C(wb_clk_i),
    .D(_010_),
    .E(1'b1),
    .Q(dd_pad_o[0]),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _629_ (
    .C(wb_clk_i),
    .D(_011_),
    .E(1'b1),
    .Q(dd_pad_o[1]),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _630_ (
    .C(wb_clk_i),
    .D(_012_),
    .E(1'b1),
    .Q(dd_pad_o[2]),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _631_ (
    .C(wb_clk_i),
    .D(_013_),
    .E(1'b1),
    .Q(dd_pad_o[3]),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _632_ (
    .C(wb_clk_i),
    .D(_014_),
    .E(1'b1),
    .Q(dd_pad_o[4]),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _633_ (
    .C(wb_clk_i),
    .D(_015_),
    .E(1'b1),
    .Q(dd_pad_o[5]),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _634_ (
    .C(wb_clk_i),
    .D(_016_),
    .E(1'b1),
    .Q(dd_pad_o[6]),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _635_ (
    .C(wb_clk_i),
    .D(_017_),
    .E(1'b1),
    .Q(dd_pad_o[7]),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _636_ (
    .C(wb_clk_i),
    .D(_018_),
    .E(1'b1),
    .Q(dd_pad_o[8]),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _637_ (
    .C(wb_clk_i),
    .D(_019_),
    .E(1'b1),
    .Q(dd_pad_o[9]),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _638_ (
    .C(wb_clk_i),
    .D(_020_),
    .E(1'b1),
    .Q(dd_pad_o[10]),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _639_ (
    .C(wb_clk_i),
    .D(_021_),
    .E(1'b1),
    .Q(dd_pad_o[11]),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _640_ (
    .C(wb_clk_i),
    .D(_022_),
    .E(1'b1),
    .Q(dd_pad_o[12]),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _641_ (
    .C(wb_clk_i),
    .D(_023_),
    .E(1'b1),
    .Q(dd_pad_o[13]),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _642_ (
    .C(wb_clk_i),
    .D(_024_),
    .E(1'b1),
    .Q(dd_pad_o[14]),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _643_ (
    .C(wb_clk_i),
    .D(_025_),
    .E(1'b1),
    .Q(dd_pad_o[15]),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _644_ (
    .C(wb_clk_i),
    .D(_073_),
    .E(1'b1),
    .Q(_099_),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _645_ (
    .C(wb_clk_i),
    .D(_074_),
    .E(1'b1),
    .Q(_100_),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _646_ (
    .C(wb_clk_i),
    .D(_075_),
    .E(1'b1),
    .Q(da_pad_o[0]),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _647_ (
    .C(wb_clk_i),
    .D(_076_),
    .E(1'b1),
    .Q(da_pad_o[1]),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _648_ (
    .C(wb_clk_i),
    .D(_077_),
    .E(1'b1),
    .Q(da_pad_o[2]),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _649_ (
    .C(wb_clk_i),
    .D(_078_),
    .E(1'b1),
    .Q(_101_),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _650_ (
    .C(wb_clk_i),
    .D(_079_),
    .E(1'b1),
    .Q(_102_),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _651_ (
    .C(wb_clk_i),
    .D(_080_),
    .E(1'b1),
    .Q(resetn_pad_o),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _652_ (
    .C(wb_clk_i),
    .D(_115_),
    .E(_103_),
    .Q(_125_),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _653_ (
    .C(wb_clk_i),
    .D(_116_),
    .E(_103_),
    .Q(_126_),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _654_ (
    .C(wb_clk_i),
    .D(_117_),
    .E(_103_),
    .Q(_127_),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _655_ (
    .C(wb_clk_i),
    .D(_104_),
    .E(_103_),
    .Q(_128_),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _656_ (
    .C(wb_clk_i),
    .D(_118_),
    .E(_103_),
    .Q(_129_),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _657_ (
    .C(wb_clk_i),
    .D(_105_),
    .E(_103_),
    .Q(_130_),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _658_ (
    .C(wb_clk_i),
    .D(_106_),
    .E(_103_),
    .Q(_131_),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _659_ (
    .C(wb_clk_i),
    .D(_107_),
    .E(_103_),
    .Q(_132_),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _660_ (
    .C(wb_clk_i),
    .D(_108_),
    .E(_103_),
    .Q(_133_),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _661_ (
    .C(wb_clk_i),
    .D(_119_),
    .E(_103_),
    .Q(_134_),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _662_ (
    .C(wb_clk_i),
    .D(_109_),
    .E(_103_),
    .Q(_135_),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _663_ (
    .C(wb_clk_i),
    .D(_110_),
    .E(_103_),
    .Q(_136_),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _664_ (
    .C(wb_clk_i),
    .D(_111_),
    .E(_103_),
    .Q(_137_),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _665_ (
    .C(wb_clk_i),
    .D(_112_),
    .E(_103_),
    .Q(_138_),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _666_ (
    .C(wb_clk_i),
    .D(_113_),
    .E(_103_),
    .Q(_139_),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _667_ (
    .C(wb_clk_i),
    .D(_114_),
    .E(_103_),
    .Q(_140_),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _668_ (
    .C(wb_clk_i),
    .D(_018_),
    .E(_103_),
    .Q(_141_),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _669_ (
    .C(wb_clk_i),
    .D(_019_),
    .E(_103_),
    .Q(_142_),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _670_ (
    .C(wb_clk_i),
    .D(_120_),
    .E(_103_),
    .Q(_143_),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _671_ (
    .C(wb_clk_i),
    .D(_121_),
    .E(_103_),
    .Q(_144_),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _672_ (
    .C(wb_clk_i),
    .D(_122_),
    .E(_103_),
    .Q(_145_),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _673_ (
    .C(wb_clk_i),
    .D(_023_),
    .E(_103_),
    .Q(_146_),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _674_ (
    .C(wb_clk_i),
    .D(_024_),
    .E(_103_),
    .Q(_147_),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _675_ (
    .C(wb_clk_i),
    .D(_025_),
    .E(_103_),
    .Q(_148_),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _676_ (
    .C(wb_clk_i),
    .D(_010_),
    .E(_103_),
    .Q(\u0.PIO_cmdport_T1 [0]),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _677_ (
    .C(wb_clk_i),
    .D(_123_),
    .E(_103_),
    .Q(_149_),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _678_ (
    .C(wb_clk_i),
    .D(_124_),
    .E(_103_),
    .Q(_150_),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _679_ (
    .C(wb_clk_i),
    .D(_013_),
    .E(_103_),
    .Q(_151_),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _680_ (
    .C(wb_clk_i),
    .D(_014_),
    .E(_103_),
    .Q(_152_),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _681_ (
    .C(wb_clk_i),
    .D(_015_),
    .E(_103_),
    .Q(_153_),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _682_ (
    .C(wb_clk_i),
    .D(_016_),
    .E(_103_),
    .Q(_154_),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _683_ (
    .C(wb_clk_i),
    .D(_017_),
    .E(_103_),
    .Q(_155_),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _684_ (
    .C(wb_clk_i),
    .D(_115_),
    .E(_156_),
    .Q(_157_),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _685_ (
    .C(wb_clk_i),
    .D(_116_),
    .E(_156_),
    .Q(_158_),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _686_ (
    .C(wb_clk_i),
    .D(_117_),
    .E(_156_),
    .Q(_159_),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _687_ (
    .C(wb_clk_i),
    .D(_104_),
    .E(_156_),
    .Q(\u0.PIO_dport0_Teoc [3]),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _688_ (
    .C(wb_clk_i),
    .D(_118_),
    .E(_156_),
    .Q(_160_),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _689_ (
    .C(wb_clk_i),
    .D(_105_),
    .E(_156_),
    .Q(\u0.PIO_dport0_Teoc [5]),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _690_ (
    .C(wb_clk_i),
    .D(_106_),
    .E(_156_),
    .Q(\u0.PIO_dport0_Teoc [6]),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _691_ (
    .C(wb_clk_i),
    .D(_107_),
    .E(_156_),
    .Q(\u0.PIO_dport0_Teoc [7]),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _692_ (
    .C(wb_clk_i),
    .D(_108_),
    .E(_156_),
    .Q(_161_),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _693_ (
    .C(wb_clk_i),
    .D(_119_),
    .E(_156_),
    .Q(_162_),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _694_ (
    .C(wb_clk_i),
    .D(_109_),
    .E(_156_),
    .Q(_163_),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _695_ (
    .C(wb_clk_i),
    .D(_110_),
    .E(_156_),
    .Q(_164_),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _696_ (
    .C(wb_clk_i),
    .D(_111_),
    .E(_156_),
    .Q(_165_),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _697_ (
    .C(wb_clk_i),
    .D(_112_),
    .E(_156_),
    .Q(_166_),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _698_ (
    .C(wb_clk_i),
    .D(_113_),
    .E(_156_),
    .Q(_167_),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _699_ (
    .C(wb_clk_i),
    .D(_114_),
    .E(_156_),
    .Q(_168_),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _700_ (
    .C(wb_clk_i),
    .D(_018_),
    .E(_156_),
    .Q(_169_),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _701_ (
    .C(wb_clk_i),
    .D(_019_),
    .E(_156_),
    .Q(_170_),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _702_ (
    .C(wb_clk_i),
    .D(_120_),
    .E(_156_),
    .Q(_171_),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _703_ (
    .C(wb_clk_i),
    .D(_121_),
    .E(_156_),
    .Q(_172_),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _704_ (
    .C(wb_clk_i),
    .D(_122_),
    .E(_156_),
    .Q(_173_),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _705_ (
    .C(wb_clk_i),
    .D(_023_),
    .E(_156_),
    .Q(_174_),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _706_ (
    .C(wb_clk_i),
    .D(_024_),
    .E(_156_),
    .Q(_175_),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _707_ (
    .C(wb_clk_i),
    .D(_025_),
    .E(_156_),
    .Q(_176_),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _708_ (
    .C(wb_clk_i),
    .D(_010_),
    .E(_156_),
    .Q(_177_),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _709_ (
    .C(wb_clk_i),
    .D(_123_),
    .E(_156_),
    .Q(_178_),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _710_ (
    .C(wb_clk_i),
    .D(_124_),
    .E(_156_),
    .Q(_179_),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _711_ (
    .C(wb_clk_i),
    .D(_013_),
    .E(_156_),
    .Q(_180_),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _712_ (
    .C(wb_clk_i),
    .D(_014_),
    .E(_156_),
    .Q(_181_),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _713_ (
    .C(wb_clk_i),
    .D(_015_),
    .E(_156_),
    .Q(_182_),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _714_ (
    .C(wb_clk_i),
    .D(_016_),
    .E(_156_),
    .Q(_183_),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _715_ (
    .C(wb_clk_i),
    .D(_017_),
    .E(_156_),
    .Q(_184_),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _716_ (
    .C(wb_clk_i),
    .D(_108_),
    .E(_185_),
    .Q(\u0.PIO_dport1_T4 [0]),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _717_ (
    .C(wb_clk_i),
    .D(_119_),
    .E(_185_),
    .Q(_186_),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _718_ (
    .C(wb_clk_i),
    .D(_109_),
    .E(_185_),
    .Q(\u0.PIO_dport1_T4 [2]),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _719_ (
    .C(wb_clk_i),
    .D(_110_),
    .E(_185_),
    .Q(\u0.PIO_dport1_T4 [3]),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _720_ (
    .C(wb_clk_i),
    .D(_111_),
    .E(_185_),
    .Q(\u0.PIO_dport1_T4 [4]),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _721_ (
    .C(wb_clk_i),
    .D(_112_),
    .E(_185_),
    .Q(\u0.PIO_dport1_T4 [5]),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _722_ (
    .C(wb_clk_i),
    .D(_113_),
    .E(_185_),
    .Q(\u0.PIO_dport1_T4 [6]),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _723_ (
    .C(wb_clk_i),
    .D(_114_),
    .E(_185_),
    .Q(\u0.PIO_dport1_T4 [7]),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _724_ (
    .C(wb_clk_i),
    .D(_018_),
    .E(_185_),
    .Q(\u0.PIO_dport1_T2 [0]),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _725_ (
    .C(wb_clk_i),
    .D(_019_),
    .E(_185_),
    .Q(\u0.PIO_dport1_T2 [1]),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _726_ (
    .C(wb_clk_i),
    .D(_120_),
    .E(_185_),
    .Q(_187_),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _727_ (
    .C(wb_clk_i),
    .D(_121_),
    .E(_185_),
    .Q(_188_),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _728_ (
    .C(wb_clk_i),
    .D(_122_),
    .E(_185_),
    .Q(_189_),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _729_ (
    .C(wb_clk_i),
    .D(_023_),
    .E(_185_),
    .Q(\u0.PIO_dport1_T2 [5]),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _730_ (
    .C(wb_clk_i),
    .D(_024_),
    .E(_185_),
    .Q(\u0.PIO_dport1_T2 [6]),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _731_ (
    .C(wb_clk_i),
    .D(_025_),
    .E(_185_),
    .Q(\u0.PIO_dport1_T2 [7]),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _732_ (
    .C(wb_clk_i),
    .D(_010_),
    .E(_185_),
    .Q(\u0.PIO_dport1_T1 [0]),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _733_ (
    .C(wb_clk_i),
    .D(_123_),
    .E(_185_),
    .Q(_190_),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _734_ (
    .C(wb_clk_i),
    .D(_124_),
    .E(_185_),
    .Q(_191_),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _735_ (
    .C(wb_clk_i),
    .D(_013_),
    .E(_185_),
    .Q(\u0.PIO_dport1_T1 [3]),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _736_ (
    .C(wb_clk_i),
    .D(_014_),
    .E(_185_),
    .Q(\u0.PIO_dport1_T1 [4]),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _737_ (
    .C(wb_clk_i),
    .D(_015_),
    .E(_185_),
    .Q(\u0.PIO_dport1_T1 [5]),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _738_ (
    .C(wb_clk_i),
    .D(_016_),
    .E(_185_),
    .Q(\u0.PIO_dport1_T1 [6]),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _739_ (
    .C(wb_clk_i),
    .D(_017_),
    .E(_185_),
    .Q(\u0.PIO_dport1_T1 [7]),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _740_ (
    .C(wb_clk_i),
    .D(_115_),
    .E(_185_),
    .Q(_192_),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _741_ (
    .C(wb_clk_i),
    .D(_116_),
    .E(_185_),
    .Q(_193_),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _742_ (
    .C(wb_clk_i),
    .D(_117_),
    .E(_185_),
    .Q(_194_),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _743_ (
    .C(wb_clk_i),
    .D(_104_),
    .E(_185_),
    .Q(_195_),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _744_ (
    .C(wb_clk_i),
    .D(_118_),
    .E(_185_),
    .Q(_196_),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _745_ (
    .C(wb_clk_i),
    .D(_105_),
    .E(_185_),
    .Q(_197_),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _746_ (
    .C(wb_clk_i),
    .D(_106_),
    .E(_185_),
    .Q(_198_),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _747_ (
    .C(wb_clk_i),
    .D(_107_),
    .E(_185_),
    .Q(_199_),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _748_ (
    .C(wb_clk_i),
    .D(_205_),
    .E(_200_),
    .Q(_026_),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _749_ (
    .C(wb_clk_i),
    .D(_011_),
    .E(_200_),
    .Q(_207_),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _750_ (
    .C(wb_clk_i),
    .D(_012_),
    .E(_200_),
    .Q(_208_),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _751_ (
    .C(wb_clk_i),
    .D(_013_),
    .E(_200_),
    .Q(_209_),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _752_ (
    .C(wb_clk_i),
    .D(_014_),
    .E(_200_),
    .Q(_210_),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _753_ (
    .C(wb_clk_i),
    .D(_015_),
    .E(_200_),
    .Q(_211_),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _754_ (
    .C(wb_clk_i),
    .D(_016_),
    .E(_200_),
    .Q(_212_),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _755_ (
    .C(wb_clk_i),
    .D(_017_),
    .E(_200_),
    .Q(_213_),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _756_ (
    .C(wb_clk_i),
    .D(_018_),
    .E(_200_),
    .Q(_214_),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _757_ (
    .C(wb_clk_i),
    .D(_019_),
    .E(_200_),
    .Q(_215_),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _758_ (
    .C(wb_clk_i),
    .D(_020_),
    .E(_200_),
    .Q(_216_),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _759_ (
    .C(wb_clk_i),
    .D(_021_),
    .E(_200_),
    .Q(_217_),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _760_ (
    .C(wb_clk_i),
    .D(_022_),
    .E(_200_),
    .Q(_218_),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _761_ (
    .C(wb_clk_i),
    .D(_023_),
    .E(_200_),
    .Q(_219_),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _762_ (
    .C(wb_clk_i),
    .D(_024_),
    .E(_200_),
    .Q(_220_),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _763_ (
    .C(wb_clk_i),
    .D(_025_),
    .E(_200_),
    .Q(_221_),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _764_ (
    .C(wb_clk_i),
    .D(_108_),
    .E(_200_),
    .Q(_222_),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _765_ (
    .C(wb_clk_i),
    .D(_206_),
    .E(_200_),
    .Q(_223_),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _766_ (
    .C(wb_clk_i),
    .D(_109_),
    .E(_200_),
    .Q(_224_),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _767_ (
    .C(wb_clk_i),
    .D(_110_),
    .E(_200_),
    .Q(_225_),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _768_ (
    .C(wb_clk_i),
    .D(_111_),
    .E(_200_),
    .Q(_226_),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _769_ (
    .C(wb_clk_i),
    .D(_112_),
    .E(_200_),
    .Q(_227_),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _770_ (
    .C(wb_clk_i),
    .D(_113_),
    .E(_200_),
    .Q(_228_),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _771_ (
    .C(wb_clk_i),
    .D(_114_),
    .E(_200_),
    .Q(_229_),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _772_ (
    .C(wb_clk_i),
    .D(_201_),
    .E(_200_),
    .Q(_230_),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _773_ (
    .C(wb_clk_i),
    .D(_202_),
    .E(_200_),
    .Q(_231_),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _774_ (
    .C(wb_clk_i),
    .D(_203_),
    .E(_200_),
    .Q(_232_),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _775_ (
    .C(wb_clk_i),
    .D(_104_),
    .E(_200_),
    .Q(_233_),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _776_ (
    .C(wb_clk_i),
    .D(_204_),
    .E(_200_),
    .Q(_234_),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _777_ (
    .C(wb_clk_i),
    .D(_105_),
    .E(_200_),
    .Q(_235_),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _778_ (
    .C(wb_clk_i),
    .D(_106_),
    .E(_200_),
    .Q(_236_),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _779_ (
    .C(wb_clk_i),
    .D(_107_),
    .E(_200_),
    .Q(_237_),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _780_ (
    .C(wb_clk_i),
    .D(_010_),
    .E(_238_),
    .Q(\u0.DMA_dev0_Tm [0]),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _781_ (
    .C(wb_clk_i),
    .D(_011_),
    .E(_238_),
    .Q(\u0.DMA_dev0_Tm [1]),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _782_ (
    .C(wb_clk_i),
    .D(_012_),
    .E(_238_),
    .Q(\u0.DMA_dev0_Tm [2]),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _783_ (
    .C(wb_clk_i),
    .D(_013_),
    .E(_238_),
    .Q(\u0.DMA_dev0_Tm [3]),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _784_ (
    .C(wb_clk_i),
    .D(_014_),
    .E(_238_),
    .Q(\u0.DMA_dev0_Tm [4]),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _785_ (
    .C(wb_clk_i),
    .D(_015_),
    .E(_238_),
    .Q(\u0.DMA_dev0_Tm [5]),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _786_ (
    .C(wb_clk_i),
    .D(_016_),
    .E(_238_),
    .Q(\u0.DMA_dev0_Tm [6]),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _787_ (
    .C(wb_clk_i),
    .D(_017_),
    .E(_238_),
    .Q(\u0.DMA_dev0_Tm [7]),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _788_ (
    .C(wb_clk_i),
    .D(_018_),
    .E(_238_),
    .Q(_239_),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _789_ (
    .C(wb_clk_i),
    .D(_019_),
    .E(_238_),
    .Q(_240_),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _790_ (
    .C(wb_clk_i),
    .D(_020_),
    .E(_238_),
    .Q(_241_),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _791_ (
    .C(wb_clk_i),
    .D(_021_),
    .E(_238_),
    .Q(_242_),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _792_ (
    .C(wb_clk_i),
    .D(_022_),
    .E(_238_),
    .Q(_243_),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _793_ (
    .C(wb_clk_i),
    .D(_023_),
    .E(_238_),
    .Q(_244_),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _794_ (
    .C(wb_clk_i),
    .D(_024_),
    .E(_238_),
    .Q(_245_),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _795_ (
    .C(wb_clk_i),
    .D(_025_),
    .E(_238_),
    .Q(_246_),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _796_ (
    .C(wb_clk_i),
    .D(_201_),
    .E(_238_),
    .Q(_247_),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _797_ (
    .C(wb_clk_i),
    .D(_202_),
    .E(_238_),
    .Q(_248_),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _798_ (
    .C(wb_clk_i),
    .D(_203_),
    .E(_238_),
    .Q(_249_),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _799_ (
    .C(wb_clk_i),
    .D(_104_),
    .E(_238_),
    .Q(_250_),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _800_ (
    .C(wb_clk_i),
    .D(_204_),
    .E(_238_),
    .Q(_251_),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _801_ (
    .C(wb_clk_i),
    .D(_105_),
    .E(_238_),
    .Q(_252_),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _802_ (
    .C(wb_clk_i),
    .D(_106_),
    .E(_238_),
    .Q(_253_),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _803_ (
    .C(wb_clk_i),
    .D(_107_),
    .E(_238_),
    .Q(_254_),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _804_ (
    .C(wb_clk_i),
    .D(_018_),
    .E(_255_),
    .Q(\u0.DMA_dev1_Td [0]),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _805_ (
    .C(wb_clk_i),
    .D(_019_),
    .E(_255_),
    .Q(\u0.DMA_dev1_Td [1]),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _806_ (
    .C(wb_clk_i),
    .D(_020_),
    .E(_255_),
    .Q(\u0.DMA_dev1_Td [2]),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _807_ (
    .C(wb_clk_i),
    .D(_021_),
    .E(_255_),
    .Q(\u0.DMA_dev1_Td [3]),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _808_ (
    .C(wb_clk_i),
    .D(_022_),
    .E(_255_),
    .Q(\u0.DMA_dev1_Td [4]),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _809_ (
    .C(wb_clk_i),
    .D(_023_),
    .E(_255_),
    .Q(\u0.DMA_dev1_Td [5]),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _810_ (
    .C(wb_clk_i),
    .D(_024_),
    .E(_255_),
    .Q(\u0.DMA_dev1_Td [6]),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _811_ (
    .C(wb_clk_i),
    .D(_025_),
    .E(_255_),
    .Q(\u0.DMA_dev1_Td [7]),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _812_ (
    .C(wb_clk_i),
    .D(_201_),
    .E(_255_),
    .Q(\u0.DMA_dev1_Teoc [0]),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _813_ (
    .C(wb_clk_i),
    .D(_202_),
    .E(_255_),
    .Q(\u0.DMA_dev1_Teoc [1]),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _814_ (
    .C(wb_clk_i),
    .D(_203_),
    .E(_255_),
    .Q(\u0.DMA_dev1_Teoc [2]),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _815_ (
    .C(wb_clk_i),
    .D(_104_),
    .E(_255_),
    .Q(\u0.DMA_dev1_Teoc [3]),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _816_ (
    .C(wb_clk_i),
    .D(_204_),
    .E(_255_),
    .Q(\u0.DMA_dev1_Teoc [4]),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _817_ (
    .C(wb_clk_i),
    .D(_105_),
    .E(_255_),
    .Q(\u0.DMA_dev1_Teoc [5]),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _818_ (
    .C(wb_clk_i),
    .D(_106_),
    .E(_255_),
    .Q(\u0.DMA_dev1_Teoc [6]),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _819_ (
    .C(wb_clk_i),
    .D(_107_),
    .E(_255_),
    .Q(\u0.DMA_dev1_Teoc [7]),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _820_ (
    .C(wb_clk_i),
    .D(_010_),
    .E(_255_),
    .Q(_256_),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _821_ (
    .C(wb_clk_i),
    .D(_011_),
    .E(_255_),
    .Q(_257_),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _822_ (
    .C(wb_clk_i),
    .D(_012_),
    .E(_255_),
    .Q(_258_),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _823_ (
    .C(wb_clk_i),
    .D(_013_),
    .E(_255_),
    .Q(_259_),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _824_ (
    .C(wb_clk_i),
    .D(_014_),
    .E(_255_),
    .Q(_260_),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _825_ (
    .C(wb_clk_i),
    .D(_015_),
    .E(_255_),
    .Q(_261_),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _826_ (
    .C(wb_clk_i),
    .D(_016_),
    .E(_255_),
    .Q(_262_),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _827_ (
    .C(wb_clk_i),
    .D(_017_),
    .E(_255_),
    .Q(_263_),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _828_ (
    .C(wb_clk_i),
    .D(dd_pad_i[0]),
    .E(\u1.PIO_timing_controller.dstrb ),
    .Q(_264_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _829_ (
    .C(wb_clk_i),
    .D(dd_pad_i[1]),
    .E(\u1.PIO_timing_controller.dstrb ),
    .Q(_265_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _830_ (
    .C(wb_clk_i),
    .D(dd_pad_i[2]),
    .E(\u1.PIO_timing_controller.dstrb ),
    .Q(_266_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _831_ (
    .C(wb_clk_i),
    .D(dd_pad_i[3]),
    .E(\u1.PIO_timing_controller.dstrb ),
    .Q(_267_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _832_ (
    .C(wb_clk_i),
    .D(dd_pad_i[4]),
    .E(\u1.PIO_timing_controller.dstrb ),
    .Q(_268_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _833_ (
    .C(wb_clk_i),
    .D(dd_pad_i[5]),
    .E(\u1.PIO_timing_controller.dstrb ),
    .Q(_269_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _834_ (
    .C(wb_clk_i),
    .D(dd_pad_i[6]),
    .E(\u1.PIO_timing_controller.dstrb ),
    .Q(_270_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _835_ (
    .C(wb_clk_i),
    .D(dd_pad_i[7]),
    .E(\u1.PIO_timing_controller.dstrb ),
    .Q(_271_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _836_ (
    .C(wb_clk_i),
    .D(dd_pad_i[8]),
    .E(\u1.PIO_timing_controller.dstrb ),
    .Q(_272_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _837_ (
    .C(wb_clk_i),
    .D(dd_pad_i[9]),
    .E(\u1.PIO_timing_controller.dstrb ),
    .Q(_273_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _838_ (
    .C(wb_clk_i),
    .D(dd_pad_i[10]),
    .E(\u1.PIO_timing_controller.dstrb ),
    .Q(_274_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _839_ (
    .C(wb_clk_i),
    .D(dd_pad_i[11]),
    .E(\u1.PIO_timing_controller.dstrb ),
    .Q(_275_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _840_ (
    .C(wb_clk_i),
    .D(dd_pad_i[12]),
    .E(\u1.PIO_timing_controller.dstrb ),
    .Q(_276_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _841_ (
    .C(wb_clk_i),
    .D(dd_pad_i[13]),
    .E(\u1.PIO_timing_controller.dstrb ),
    .Q(_277_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _842_ (
    .C(wb_clk_i),
    .D(dd_pad_i[14]),
    .E(\u1.PIO_timing_controller.dstrb ),
    .Q(_278_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _843_ (
    .C(wb_clk_i),
    .D(dd_pad_i[15]),
    .E(\u1.PIO_timing_controller.dstrb ),
    .Q(_279_),
    .R(1'b1),
    .S(1'b1)
  );
  adder_carry _844_ (
    .cin(_338_[7]),
    .g(1'b0),
    .p(1'b0),
    .sumout(_006_)
  );
  adder_carry _845_ (
    .cin(_338_[0]),
    .cout(_338_[1]),
    .g(\u1.PIO_timing_controller.dhold_cnt.cnt.Qi [0]),
    .p(_339_[0]),
    .sumout(\u1.PIO_timing_controller.dhold_cnt.cnt.val [0])
  );
  adder_carry _846_ (
    .cin(_338_[1]),
    .cout(_338_[2]),
    .g(\u1.PIO_timing_controller.dhold_cnt.cnt.Qi [1]),
    .p(_339_[1]),
    .sumout(\u1.PIO_timing_controller.dhold_cnt.cnt.val [1])
  );
  adder_carry _847_ (
    .cin(_338_[2]),
    .cout(_338_[3]),
    .g(\u1.PIO_timing_controller.dhold_cnt.cnt.Qi [2]),
    .p(_339_[2]),
    .sumout(\u1.PIO_timing_controller.dhold_cnt.cnt.val [2])
  );
  adder_carry _848_ (
    .cin(_338_[3]),
    .cout(_338_[4]),
    .g(\u1.PIO_timing_controller.dhold_cnt.cnt.Qi [3]),
    .p(_339_[3]),
    .sumout(\u1.PIO_timing_controller.dhold_cnt.cnt.val [3])
  );
  adder_carry _849_ (
    .cin(_338_[4]),
    .cout(_338_[5]),
    .g(\u1.PIO_timing_controller.dhold_cnt.cnt.Qi [4]),
    .p(_339_[4]),
    .sumout(\u1.PIO_timing_controller.dhold_cnt.cnt.val [4])
  );
  adder_carry _850_ (
    .cin(_338_[5]),
    .cout(_338_[6]),
    .g(\u1.PIO_timing_controller.dhold_cnt.cnt.Qi [5]),
    .p(_339_[5]),
    .sumout(\u1.PIO_timing_controller.dhold_cnt.cnt.val [5])
  );
  adder_carry _851_ (
    .cin(_338_[6]),
    .cout(_338_[7]),
    .g(\u1.PIO_timing_controller.dhold_cnt.cnt.Qi [6]),
    .p(_339_[6]),
    .sumout(\u1.PIO_timing_controller.dhold_cnt.cnt.val [6])
  );
  adder_carry _852_ (
    .cout(_338_[0]),
    .g(1'b1),
    .p(1'b0)
  );
  adder_carry _853_ (
    .cin(_340_[7]),
    .g(1'b0),
    .p(1'b0),
    .sumout(_007_)
  );
  adder_carry _854_ (
    .cin(_340_[0]),
    .cout(_340_[1]),
    .g(\u1.PIO_timing_controller.eoc_cnt.cnt.Qi [0]),
    .p(_341_[0]),
    .sumout(\u1.PIO_timing_controller.eoc_cnt.cnt.val [0])
  );
  adder_carry _855_ (
    .cin(_340_[1]),
    .cout(_340_[2]),
    .g(\u1.PIO_timing_controller.eoc_cnt.cnt.Qi [1]),
    .p(_341_[1]),
    .sumout(\u1.PIO_timing_controller.eoc_cnt.cnt.val [1])
  );
  adder_carry _856_ (
    .cin(_340_[2]),
    .cout(_340_[3]),
    .g(\u1.PIO_timing_controller.eoc_cnt.cnt.Qi [2]),
    .p(_341_[2]),
    .sumout(\u1.PIO_timing_controller.eoc_cnt.cnt.val [2])
  );
  adder_carry _857_ (
    .cin(_340_[3]),
    .cout(_340_[4]),
    .g(\u1.PIO_timing_controller.eoc_cnt.cnt.Qi [3]),
    .p(_341_[3]),
    .sumout(\u1.PIO_timing_controller.eoc_cnt.cnt.val [3])
  );
  adder_carry _858_ (
    .cin(_340_[4]),
    .cout(_340_[5]),
    .g(\u1.PIO_timing_controller.eoc_cnt.cnt.Qi [4]),
    .p(_341_[4]),
    .sumout(\u1.PIO_timing_controller.eoc_cnt.cnt.val [4])
  );
  adder_carry _859_ (
    .cin(_340_[5]),
    .cout(_340_[6]),
    .g(\u1.PIO_timing_controller.eoc_cnt.cnt.Qi [5]),
    .p(_341_[5]),
    .sumout(\u1.PIO_timing_controller.eoc_cnt.cnt.val [5])
  );
  adder_carry _860_ (
    .cin(_340_[6]),
    .cout(_340_[7]),
    .g(\u1.PIO_timing_controller.eoc_cnt.cnt.Qi [6]),
    .p(_341_[6]),
    .sumout(\u1.PIO_timing_controller.eoc_cnt.cnt.val [6])
  );
  adder_carry _861_ (
    .cout(_340_[0]),
    .g(1'b1),
    .p(1'b0)
  );
  adder_carry _862_ (
    .cin(_342_[7]),
    .g(1'b0),
    .p(1'b0),
    .sumout(_008_)
  );
  adder_carry _863_ (
    .cin(_342_[0]),
    .cout(_342_[1]),
    .g(\u1.PIO_timing_controller.t1_cnt.cnt.Qi [0]),
    .p(_343_[0]),
    .sumout(\u1.PIO_timing_controller.t1_cnt.cnt.val [0])
  );
  adder_carry _864_ (
    .cin(_342_[1]),
    .cout(_342_[2]),
    .g(\u1.PIO_timing_controller.t1_cnt.cnt.Qi [1]),
    .p(_343_[1]),
    .sumout(\u1.PIO_timing_controller.t1_cnt.cnt.val [1])
  );
  adder_carry _865_ (
    .cin(_342_[2]),
    .cout(_342_[3]),
    .g(\u1.PIO_timing_controller.t1_cnt.cnt.Qi [2]),
    .p(_343_[2]),
    .sumout(\u1.PIO_timing_controller.t1_cnt.cnt.val [2])
  );
  adder_carry _866_ (
    .cin(_342_[3]),
    .cout(_342_[4]),
    .g(\u1.PIO_timing_controller.t1_cnt.cnt.Qi [3]),
    .p(_343_[3]),
    .sumout(\u1.PIO_timing_controller.t1_cnt.cnt.val [3])
  );
  adder_carry _867_ (
    .cin(_342_[4]),
    .cout(_342_[5]),
    .g(\u1.PIO_timing_controller.t1_cnt.cnt.Qi [4]),
    .p(_343_[4]),
    .sumout(\u1.PIO_timing_controller.t1_cnt.cnt.val [4])
  );
  adder_carry _868_ (
    .cin(_342_[5]),
    .cout(_342_[6]),
    .g(\u1.PIO_timing_controller.t1_cnt.cnt.Qi [5]),
    .p(_343_[5]),
    .sumout(\u1.PIO_timing_controller.t1_cnt.cnt.val [5])
  );
  adder_carry _869_ (
    .cin(_342_[6]),
    .cout(_342_[7]),
    .g(\u1.PIO_timing_controller.t1_cnt.cnt.Qi [6]),
    .p(_343_[6]),
    .sumout(\u1.PIO_timing_controller.t1_cnt.cnt.val [6])
  );
  adder_carry _870_ (
    .cout(_342_[0]),
    .g(1'b1),
    .p(1'b0)
  );
  adder_carry _871_ (
    .cin(_344_[7]),
    .g(1'b0),
    .p(1'b0),
    .sumout(_009_)
  );
  adder_carry _872_ (
    .cin(_344_[0]),
    .cout(_344_[1]),
    .g(\u1.PIO_timing_controller.t2_cnt.cnt.Qi [0]),
    .p(_345_[0]),
    .sumout(\u1.PIO_timing_controller.t2_cnt.cnt.val [0])
  );
  adder_carry _873_ (
    .cin(_344_[1]),
    .cout(_344_[2]),
    .g(\u1.PIO_timing_controller.t2_cnt.cnt.Qi [1]),
    .p(_345_[1]),
    .sumout(\u1.PIO_timing_controller.t2_cnt.cnt.val [1])
  );
  adder_carry _874_ (
    .cin(_344_[2]),
    .cout(_344_[3]),
    .g(\u1.PIO_timing_controller.t2_cnt.cnt.Qi [2]),
    .p(_345_[2]),
    .sumout(\u1.PIO_timing_controller.t2_cnt.cnt.val [2])
  );
  adder_carry _875_ (
    .cin(_344_[3]),
    .cout(_344_[4]),
    .g(\u1.PIO_timing_controller.t2_cnt.cnt.Qi [3]),
    .p(_345_[3]),
    .sumout(\u1.PIO_timing_controller.t2_cnt.cnt.val [3])
  );
  adder_carry _876_ (
    .cin(_344_[4]),
    .cout(_344_[5]),
    .g(\u1.PIO_timing_controller.t2_cnt.cnt.Qi [4]),
    .p(_345_[4]),
    .sumout(\u1.PIO_timing_controller.t2_cnt.cnt.val [4])
  );
  adder_carry _877_ (
    .cin(_344_[5]),
    .cout(_344_[6]),
    .g(\u1.PIO_timing_controller.t2_cnt.cnt.Qi [5]),
    .p(_345_[5]),
    .sumout(\u1.PIO_timing_controller.t2_cnt.cnt.val [5])
  );
  adder_carry _878_ (
    .cin(_344_[6]),
    .cout(_344_[7]),
    .g(\u1.PIO_timing_controller.t2_cnt.cnt.Qi [6]),
    .p(_345_[6]),
    .sumout(\u1.PIO_timing_controller.t2_cnt.cnt.val [6])
  );
  adder_carry _879_ (
    .cout(_344_[0]),
    .g(1'b1),
    .p(1'b0)
  );
  assign _338_[8] = _338_[9];
  assign _339_[8] = 1'b1;
  assign _340_[8] = _340_[9];
  assign _341_[8] = 1'b1;
  assign _343_[8] = 1'b1;
  assign _344_[8] = _344_[9];
  assign _345_[8] = 1'b1;
  assign \u1.PIO_timing_controller.eoc_cnt.cnt.val [8] = 1'bx;
endmodule
