// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
// File name    : tsi_reg.h
// Version      : V0.2
// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~

#ifndef _TSI_REG_H_
#define _TSI_REG_H_

#include "type.h"
#include "memmap.h"

#define TSI ((TSI_TypeDef *)(TSI_BASE_ADDR))

typedef struct
{
	volatile unsigned int TSI_ISR;			/*!< TSIÖÐ¶Ï×´Ì¬¼Ä´æÆ÷, Æ«ÒÆµØÖ·: 0x0000 */
	volatile unsigned int TSI_IER;			/*!< TSIÖÐ¶ÏÅäÖÃ¼Ä´æÆ÷, Æ«ÒÆµØÖ·: 0x0004 */
	volatile unsigned int TSI_CR;			/*!< TSI¿ØÖÆ¼Ä´æÆ÷, Æ«ÒÆµØÖ·: 0x0008 */
	volatile unsigned int TSI_TSTR;			/*!< TSIÄ£ÄâÌØÐÔÅäÖÃ¼Ä´æÆ÷, Æ«ÒÆµØÖ·: 0x000c */
	volatile unsigned int TSI_WDCFGR;		/*!< TSIÄ£Äâ¿´ÃÅ¹·ÅäÖÃ¼Ä´æÆ÷, Æ«ÒÆµØÖ·: 0x0010 */
	volatile unsigned int TSI_AWDTR;		/*!< TSIÄ£Äâ¿´ÃÅ¹·ãÐÖµ¼Ä´æÆ÷, Æ«ÒÆµØÖ·: 0x0014 */
	volatile unsigned int TSI_CHCR;			/*!< TSIÄ£Ê½ºÍÉ¨ÃèµçÁ÷ÅäÖÃ¼Ä´æÆ÷, Æ«ÒÆµØÖ·: 0x0018 */
	volatile unsigned int TSI_CH0DR;		/*!< TSI-CH0Êý¾Ý¼Ä´æÆ÷, Æ«ÒÆµØÖ·: 0x001c */
	volatile unsigned int TSI_CH1DR;		/*!< TSI-CH1Êý¾Ý¼Ä´æÆ÷, Æ«ÒÆµØÖ·: 0x0020 */
	volatile unsigned int TSI_CH2DR;		/*!< TSI-CH2Êý¾Ý¼Ä´æÆ÷, Æ«ÒÆµØÖ·: 0x0024 */
	volatile unsigned int TSI_CH3DR;		/*!< TSI-CH3Êý¾Ý¼Ä´æÆ÷, Æ«ÒÆµØÖ·: 0x0028 */
	volatile unsigned int TSI_CH4DR;		/*!< TSI-CH4Êý¾Ý¼Ä´æÆ÷, Æ«ÒÆµØÖ·: 0x002c */
	volatile unsigned int TSI_CH5DR;		/*!< TSI-CH5Êý¾Ý¼Ä´æÆ÷, Æ«ÒÆµØÖ·: 0x0030 */
	volatile unsigned int TSI_CH6DR;		/*!< TSI-CH6Êý¾Ý¼Ä´æÆ÷, Æ«ÒÆµØÖ·: 0x0034 */
	volatile unsigned int TSI_CH7DR;		/*!< TSI-CH7Êý¾Ý¼Ä´æÆ÷, Æ«ÒÆµØÖ·: 0x0038 */
	volatile unsigned int TSI_CH8DR;		/*!< TSI-CH8Êý¾Ý¼Ä´æÆ÷, Æ«ÒÆµØÖ·: 0x003c */
	volatile unsigned int TSI_CH9DR;		/*!< TSI-CH9Êý¾Ý¼Ä´æÆ÷, Æ«ÒÆµØÖ·: 0x0040 */
	volatile unsigned int TSI_CHaDR;		/*!< TSI-CH10Êý¾Ý¼Ä´æÆ÷, Æ«ÒÆµØÖ·: 0x0044 */
	volatile unsigned int TSI_CHbDR;		/*!< TSI-CH11Êý¾Ý¼Ä´æÆ÷, Æ«ÒÆµØÖ·: 0x0048 */
	volatile unsigned int TSI_CHcDR;		/*!< TSI-CH12Êý¾Ý¼Ä´æÆ÷, Æ«ÒÆµØÖ·: 0x004c */
	volatile unsigned int TSI_CHdDR;		/*!< TSI-CH13Êý¾Ý¼Ä´æÆ÷, Æ«ÒÆµØÖ·: 0x0050 */
	volatile unsigned int TSI_CHeDR;		/*!< TSI-CH14Êý¾Ý¼Ä´æÆ÷, Æ«ÒÆµØÖ·: 0x0054 */
	volatile unsigned int TSI_CHfDR;		/*!< TSI-CH15Êý¾Ý¼Ä´æÆ÷, Æ«ÒÆµØÖ·: 0x0058 */
	volatile unsigned int TSI_RESERVED;		/*!< TSI ±£Áô¼Ä´æÆ÷, Æ«ÒÆµØÖ·: 0x005c */
	volatile unsigned int TSI_RESERVED1;	/*!< TSI ±£Áô¼Ä´æÆ÷, Æ«ÒÆµØÖ·: 0x0060 */
	volatile unsigned int TSI_BASE03;		/*!< TSI CH0~3 Cbase¼Ä´æÆ÷, Æ«ÒÆµØÖ·: 0x0064 */
	volatile unsigned int TSI_BASE47;		/*!< TSI CH4~7 Cbase¼Ä´æÆ÷, Æ«ÒÆµØÖ·: 0x0068 */
	volatile unsigned int TSI_BASE8b;		/*!< TSI CH8~b Cbase¼Ä´æÆ÷, Æ«ÒÆµØÖ·: 0x006c */
	volatile unsigned int TSI_BASEcf;		/*!< TSI CHc~f Cbase¼Ä´æÆ÷, Æ«ÒÆµØÖ·: 0x0070 */
	volatile unsigned int TSI_CHEN;			/*!< TSIÍ¨µÀÊ¹ÄÜ¼Ä´æÆ÷, Æ«ÒÆµØÖ·: 0x0074 */
	volatile unsigned int TSI_TCFLTCR;		/*!< TSI ÂË²¨Æ÷¿ØÖÆ¼Ä´æÆ÷, Æ«ÒÆµØÖ·: 0x0078 */
	volatile unsigned int TSI_RESERVED3;	/*!< TSI ±£Áô¼Ä´æÆ÷, Æ«ÒÆµØÖ·: 0x007c */
	volatile unsigned int TSI_DELTA03;		/*!< TSI °´¼ü»½ÐÑãÐÖµÔöÁ¿¼Ä´æÆ÷, Æ«ÒÆµØÖ·: 0x0080 */
	volatile unsigned int TSI_DELTA47;		/*!< TSI °´¼ü»½ÐÑãÐÖµÔöÁ¿¼Ä´æÆ÷, Æ«ÒÆµØÖ·: 0x0084 */
	volatile unsigned int TSI_DELTA8b;		/*!< TSI °´¼ü»½ÐÑãÐÖµÔöÁ¿¼Ä´æÆ÷, Æ«ÒÆµØÖ·: 0x0088 */
	volatile unsigned int TSI_DELTAcf;		/*!< TSI °´¼ü»½ÐÑãÐÖµÔöÁ¿¼Ä´æÆ÷, Æ«ÒÆµØÖ·: 0x008c */
	volatile unsigned int TSI_Cid_coarse03; /*!< TSI CH0~3 »ù´¡Coarse¼Ä´æÆ÷, Æ«ÒÆµØÖ·: 0x0090 */
	volatile unsigned int TSI_Cid_coarse47; /*!< TSI CH4~7 »ù´¡Coarse¼Ä´æÆ÷, Æ«ÒÆµØÖ·: 0x0094 */
	volatile unsigned int TSI_Cid_coarse8b; /*!< TSI CH8~b »ù´¡Coarse¼Ä´æÆ÷, Æ«ÒÆµØÖ·: 0x0098 */
	volatile unsigned int TSI_Cid_coarsecf; /*!< TSI CHc~f »ù´¡Coarse¼Ä´æÆ÷, Æ«ÒÆµØÖ·: 0x009c */
	volatile unsigned int TSI_NHB01;		/*!< TSI CH0ÓëCH1 ÏàÁÚÍ¨µÀTrack¿ØÖÆ¼Ä´æÆ÷, Æ«ÒÆµØÖ·: 0x00a0 */
	volatile unsigned int TSI_NHB23;		/*!< TSI CH2ÓëCH3 ÏàÁÚÍ¨µÀTrack¿ØÖÆ¼Ä´æÆ÷, Æ«ÒÆµØÖ·: 0x00a4 */
	volatile unsigned int TSI_NHB45;		/*!< TSI CH4ÓëCH5 ÏàÁÚÍ¨µÀTrack¿ØÖÆ¼Ä´æÆ÷, Æ«ÒÆµØÖ·: 0x00a8 */
	volatile unsigned int TSI_NHB67;		/*!< TSI CH6ÓëCH7 ÏàÁÚÍ¨µÀTrack¿ØÖÆ¼Ä´æÆ÷, Æ«ÒÆµØÖ·: 0x00ac */
	volatile unsigned int TSI_NHB89;		/*!< TSI CH8ÓëCH9 ÏàÁÚÍ¨µÀTrack¿ØÖÆ¼Ä´æÆ÷, Æ«ÒÆµØÖ·: 0x00b0 */
	volatile unsigned int TSI_NHBab;		/*!< TSI CHaÓëCHb ÏàÁÚÍ¨µÀTrack¿ØÖÆ¼Ä´æÆ÷, Æ«ÒÆµØÖ·: 0x00b4 */
	volatile unsigned int TSI_NHBcd;		/*!< TSI CHcÓëCHd ÏàÁÚÍ¨µÀTrack¿ØÖÆ¼Ä´æÆ÷, Æ«ÒÆµØÖ·: 0x00b8 */
	volatile unsigned int TSI_NHBef;		/*!< TSI CHeÓëCHf ÏàÁÚÍ¨µÀTrack¿ØÖÆ¼Ä´æÆ÷, Æ«ÒÆµØÖ·: 0x00bc */
	volatile unsigned int TSI_RESERVED4;	/*!< TSI ±£Áô¼Ä´æÆ÷, Æ«ÒÆµØÖ·: 0x00c0 */
	volatile unsigned int TSI_SEED0;		/*!< TSI Ä£ÄâIP Trim SEED0 ¼Ä´æÆ÷, Æ«ÒÆµØÖ·: 0x00c4 */
	volatile unsigned int TSI_SEED1;		/*!< TSI Ä£ÄâIP Trim SEED0 ¼Ä´æÆ÷, Æ«ÒÆµØÖ·: 0x00c8 */
	volatile unsigned int TSI_SEED2;		/*!< TSI Ä£ÄâIP Trim SEED0 ¼Ä´æÆ÷, Æ«ÒÆµØÖ·: 0x00cc */
	volatile unsigned int TSI_UserData[8];	/*!< TSI ÓÃ»§Êý¾Ý¼Ä´æÆ÷, Æ«ÒÆµØÖ·: 0x00d0~0x00ec */
	volatile unsigned int TSI_ANACR;		/*!< TSI Ä£Äâ¿ØÖÆ¼Ä´æÆ÷, Æ«ÒÆµØÖ·: 0x00f0 */
	volatile unsigned int TSI_DCCR;			/*!< TSI ÑÓÊ±ÅÐ¶Ï¿ØÖÆ¼Ä´æÆ÷, Æ«ÒÆµØÖ·: 0x00f4 */
	volatile unsigned int TSI_ENV_CR;		/*!< TSI »·¾³¿ØÖÆ¼Ä´æÆ÷, Æ«ÒÆµØÖ·: 0x00f8 */
	volatile unsigned int TSI_RESERVED5;	/*!< TSI ±£Áô¼Ä´æÆ÷, Æ«ÒÆµØÖ·: 0x00fc */
	volatile unsigned int TSI_AVG_03;		/*!< TSI CH0~3 average¼Ä´æÆ÷, Æ«ÒÆµØÖ·: 0x0100 */
	volatile unsigned int TSI_AVG_47;		/*!< TSI CH4~7 average¼Ä´æÆ÷, Æ«ÒÆµØÖ·: 0x0104 */
	volatile unsigned int TSI_AVG_8b;		/*!< TSI CH8~b average¼Ä´æÆ÷, Æ«ÒÆµØÖ·: 0x0108 */
	volatile unsigned int TSI_AVG_cf;		/*!< TSI CHc~f average¼Ä´æÆ÷, Æ«ÒÆµØÖ·: 0x010c */
	volatile unsigned int TSI_ENV_DATA_03;	/*!< TSI CH0~3 »·¾³±äÁ¿ÉèÖÃ¼Ä´æÆ÷, Æ«ÒÆµØÖ·: 0x0110 */
	volatile unsigned int TSI_ENV_DATA_47;	/*!< TSI CH4~7 »·¾³±äÁ¿ÉèÖÃ¼Ä´æÆ÷, Æ«ÒÆµØÖ·: 0x0114 */
	volatile unsigned int TSI_ENV_DATA_8b;	/*!< TSI CH8~b »·¾³±äÁ¿ÉèÖÃ¼Ä´æÆ÷, Æ«ÒÆµØÖ·: 0x0118 */
	volatile unsigned int TSI_ENV_DATA_cf;	/*!< TSI CHc~f »·¾³±äÁ¿ÉèÖÃ¼Ä´æÆ÷, Æ«ÒÆµØÖ·: 0x011c */
	volatile unsigned int TSI_ENV_DLT_03;	/*!< TSI CH0~3 »·¾³ÔöÁ¿ÅäÖÃ¼Ä´æÆ÷, Æ«ÒÆµØÖ·: 0x0120 */
	volatile unsigned int TSI_ENV_DLT_47;	/*!< TSI CH4~7 »·¾³ÔöÁ¿ÅäÖÃ¼Ä´æÆ÷, Æ«ÒÆµØÖ·: 0x0124 */
	volatile unsigned int TSI_ENV_DLT_8b;	/*!< TSI CH8~b »·¾³ÔöÁ¿ÅäÖÃ¼Ä´æÆ÷, Æ«ÒÆµØÖ·: 0x0128 */
	volatile unsigned int TSI_ENV_DLT_cf;	/*!< TSI CHc~f »·¾³ÔöÁ¿ÅäÖÃ¼Ä´æÆ÷, Æ«ÒÆµØÖ·: 0x012c */
	volatile unsigned int TSI_AVG_SR_03;	/*!< TSI CH0~3 average×´Ì¬¼Ä´æÆ÷, Æ«ÒÆµØÖ·: 0x0130 */
	volatile unsigned int TSI_AVG_SR_47;	/*!< TSI CH4~7 average×´Ì¬¼Ä´æÆ÷, Æ«ÒÆµØÖ·: 0x0134 */
	volatile unsigned int TSI_AVG_SR_8b;	/*!< TSI CH8~b average×´Ì¬¼Ä´æÆ÷, Æ«ÒÆµØÖ·: 0x0138 */
	volatile unsigned int TSI_AVG_SR_cf;	/*!< TSI CHc~f average×´Ì¬¼Ä´æÆ÷, Æ«ÒÆµØÖ·: 0x013c */
	volatile unsigned int TSI_ENV_SR_03;	/*!< TSI CH0~3 »·¾³±äÁ¿×´Ì¬¼Ä´æÆ÷, Æ«ÒÆµØÖ·: 0x0140 */
	volatile unsigned int TSI_ENV_SR_47;	/*!< TSI CH4~7 »·¾³±äÁ¿×´Ì¬¼Ä´æÆ÷, Æ«ÒÆµØÖ·: 0x0144 */
	volatile unsigned int TSI_ENV_SR_8b;	/*!< TSI CH8~b »·¾³±äÁ¿×´Ì¬¼Ä´æÆ÷, Æ«ÒÆµØÖ·: 0x0148 */
	volatile unsigned int TSI_ENV_SR_cf;	/*!< TSI CHc~f »·¾³±äÁ¿×´Ì¬¼Ä´æÆ÷, Æ«ÒÆµØÖ·: 0x014c */
	volatile unsigned int TSI_AVG_LD;		/*!< TSI TSI ¾ùÖµ¼ÓÔØ¼Ä´æÆ÷, Æ«ÒÆµØÖ·: 0x0150 */
	volatile unsigned int TSI_ENV_LD;		/*!< TSI TSI »·¾³±äÁ¿¼ÓÔØ¼Ä´æÆ÷, Æ«ÒÆµØÖ·: 0x0154 */
} TSI_TypeDef;

/******************************************************************************/
/*                                                                            */
/*                                  TSI                                       */
/*                                                                            */
/******************************************************************************/

/*****************  Bit definition for TSI_ISR register  *****************/
// TSI_ISR, TSI interrupt and status register, 0x00
#define TSI_ISR_CHANNEL_FINISH (uint32_t)(1U << 19)		  /*!< TSI µ¥Í¨µÀÉ¨ÃèÍê³É±êÖ¾Î», Ð´1ÇåÁã */
#define TSI_ISR_SCANENDFINISH (uint32_t)(1U << 17)		  /*!< TSIËùÓÐÊ¹ÄÜÍ¨µÀÉ¨ÃèÍê³É±êÖ¾, Ð´1ÇåÁã */
#define TSI_ISR_SINGLE_SCANENDFINISH (uint32_t)(1U << 16) /*!< TSIÍ¨µÀÉ¨ÃèÍê³É±êÖ¾, Ð´1ÇåÁã */
#define TSI_ISR_AWD (uint32_t)(1U << 7)					  /*!< TSIÄ£Äâ¿´ÃÅ¹·ÖÐ¶Ï±êÖ¾Î», Ð´1ÇåÁã */
#define TSI_ISR_DELAY_CHECK_FINISH (uint32_t)(1U << 6)	  /*!< ÑÓÊ±ÅÐ¶ÏÍê³ÉÖÐ¶Ï±êÖ¾Î», Ð´1ÇåÁã */
/*****************  Bit definition for TSI_IER register  *****************/
// TSI_IER, TSI interrupt and status register, 0x04
#define TSI_IER_SCANFINISH_IE (uint32_t)(1U << 30)	/*!< TSIÍ¨µÀÉ¨ÃèÍê³ÉÖÐ¶ÏÊ¹ÄÜ¼Ä´æÆ÷ */
#define TSI_IER_ANALOGWDT_IE (uint32_t)(1U << 29)	/*!< TSIÄ£Äâ¿´ÃÅ¹·ÖÐ¶ÏÊ¹ÄÜ¼Ä´æÆ÷ */
#define TSI_IER_DELAY_CHECK_IE (uint32_t)(1U << 24) /*!< ÑÓÊ±ÅÐ¶ÏÖÐ¶ÏÊ¹ÄÜÎ» */
/*****************  Bit definition for TSI_CR register  *****************/
// TSI_CR, TSI control register, 0x08
//#define TSI_CR_DEFAULT (uint32_t)(1U << 30)
#define TSI_CR_CH_SW_TIME_MAX (uint32_t)(0xFU << 28) /*!< Í¨µÀÇÐ»»Ê±¿ÌÅäÖÃ*/
#define TSI_CR_BASE_SW_MODE (uint32_t)(0x1U << 27)	 /*!< CBase ºÍ Cid_Coarse ÇÐ»»Ä£Ê½*/
#define TSI_CR_EXP_ENABLE (uint32_t)(1U << 24)		 /*!< 0 = Æô¶¯Òì³£¼ì²â¹¦ÄÜ;1 = ²»Æô¶¯Òì³£¼ì²â¹¦ÄÜ */
#define TSI_CR_SCAN_SINGLE_FLAG_EN (uint32_t)(1U << 16)
#define TSI_CR_SCAN_MODE (uint32_t)(1U << 7)		  /*!< =1Í¨µÀÑ­»·É¨ÃèÄ£Ê½; =0µ¥Í¨µÀÉ¨ÃèÄ£Ê½ */
#define TSI_CR_SCAN_SEQUENCE_MODE (uint32_t)(1U << 5) /*!< =1 Channel switch sequence is 000011112222; =0 Channel switch sequence is 0123456.... */
#define TSI_CR_DATA_CLR (uint32_t)(1U << 4)			  /*!< ÔÚ TSI ÐÝÃßÄ£Ê½ÏÂÇå³ýÊý¾Ý¼Ä´æÆ÷ */
#define TSI_CR_AVALID_ALWAYS (uint32_t)(1U << 3)	  /*!< TSI³£¿ªÆô */
#define TSI_CR_SCAN_EN (uint32_t)(1U << 0)			  /*!< Ê¹ÄÜTSI */
/*****************  Bit definition for TSI_TSTR register  *****************/
//  TSI_TSTR, TSI test register, 0x0c
#define TSI_TSTR_ANALOG (1U)						   /*!< TSIÄ£ÄâÏà¹ØtrimÖµ */
#define TSI_TSTR_DISCARDLEN (uint32_t)(3U << 29)	   /*!< ¶ªÊ§Êý¾ÝµÄ³¤¶È*/
#define TSI_TSTR_DISCARDMODE (uint32_t)(1U << 31)	   /*!< =1Í¨µÀÇÐ»»Ê±¶ªÆúÊý¾Ý */
#define TSI_TSTR_FTRIM_LV (uint32_t)(7U << 21)		   /*!< Ä£Äâ IP trim ÅäÖÃ */
#define TSI_TSTR_IPS_FTRIM (uint32_t)(1U << 4)		   /*!<Ä£Äâ IP trim ÅäÖÃ·½Ê½Ñ¡Ôñ,0 = Ê¹ÓÃÎ»[23:21]¹Ì¶¨ÖµÅäÖÃ,1 = Ê¹ÓÃËæ»úÖµ½øÐÐÅäÖÃ*/
#define TSI_TSTR_IPS_FILTER_SEL_LV (uint32_t)(3U << 2) /*!<Ä£Äâ IP ÂË²¨ÅäÖÃ*/
/*****************  Bit definition for TSI_TWDCFGR register  *****************/
//  TSI_TWDCFGR, TSI watchdog config register, 0x10
#define TSI_TWDCFGR_STATE_CLR (uint32_t)(1U << 30) /*!< TSI ÐÝÃßÄ£Ê½ÏÂÇå³ý×´Ì¬»ú */

/*****************  Bit definition for TSI_CHCR register  *****************/
// TSI_CHCR, TSI channel config register, 0x18
#define TSI_CHCR_MODE_COARSE (uint32_t)(1U << 30)
#define TSI_CHCR_CURRENT_MAX 0xF0U /*!< ÉèÖÃ³ä·ÅµçËÙ¶È */
/*****************  Bit definition for TSI_CHEN register  *****************/
// TSI_CHEN, TSI Channel Enable register, 0x74
#define TSI_CHEN_SCANTIME (uint32_t)(0xFFU << 24)	 /*!< TSI scan times */
#define TSI_CHEN_DISABLETIME (uint32_t)(0x00U << 16) /*!< TSI disable time = (disable len+1) * 500us */

// TODO:ÍêÉÆCCM4202-EÐÂÔö¼Ä´æÆ÷
/*****************  Bit definition for TSI_TCFLTCR register  *****************/
// TSI_TCFLTCR, TSI ÂË²¨Æ÷¿ØÖÆ¼Ä´æÆ÷, 0x78
#define TSI_TCFLTCR_IIR_EN (uint32_t)(0x1U << 0)			/*!<IIRÂË²¨Æ÷Ê¹ÄÜ>*/
#define TSI_TCFLTCR_MEDIAN_EN (uint32_t)(0x1U << 4)			/*!<ÖÐÖµÂË²¨Æ÷Ê¹ÄÜ>*/
#define TSI_TCFLTCR_MEDIAN_DATA_SEL (uint32_t)(0x1U << 5)	/*!<0=Ä£ÄâIPÊä³ö£¬1=IIRÂË²¨Æ÷Êä³ö>*/
#define TSI_TCFLTCR_IIR_FILTER_N_MAX (uint32_t)(0xFFU << 8) /*!< IIRÂË²¨Æ÷ÏµÊýN */
#define TSI_TCFLTCR_MEAN_EN (uint32_t)(0x1U << 16)			/*!<¾ùÖµÂË²¨Æ÷Ê¹ÄÜ>*/
#define TSI_TCFLTCR_MEAN_DATA_SEL (uint32_t)(0x3U << 17)	/*!< ¾ùÖµÂË²¨Êý¾ÝÀ´Ô´£¬00=Ä£ÄâIP£¬01=IIRÊä³ö£¬10=ÖÐÖµÊä³ö£¬11=Ä£ÄâIP*/
#define TSI_TCFLTCR_MEAN_DATA_CLR_EN (uint32_t)(0x1U << 19) /*!<¾ùÖµÂË²¨Æ÷»º´æÇå³ýÊ¹ÄÜ>*/
#define TSI_TCFLTCR_MEAN_FLT_WIDTH (uint32_t)(0x3U << 20)	/*!< ¾ùÖµÂË²¨¿í¶È£¬00=4B£¬01=8B£¬10=16B£¬11=32B*/
#define TSI_TCFLTCR_AWD_DATA_SEL (uint32_t)(0x3U << 24)		/*!< ¾ùÖµÂË²¨¿í¶È£¬00=Ä£ÄâIP£¬01=¾ùÖµÊä³ö£¬10=IIRÊä³ö£¬11=ÖÐÖµÊä³ö*/
#define TSI_TCFLTCR_EXEPT_DATA_SEL (uint32_t)(0x1U << 28)	/*!<0=Òì³£ÆÁ±ÎÊý¾ÝÔ´ÎªÄ£ÄâIPµÄÊä³öÊý¾Ý£¬1=Òì³£ÆÁ±ÎÊý¾ÝÔ´ÎªÂË²¨ºóµÄÊý¾Ý>*/
#define TSI_TCFLTCR_COARSE_FILTER_EN (uint32_t)(0x1U << 31) /*!<COARSEÄ£Ê½ÏÂÂË²¨Æ÷Ê¹ÄÜ>*/

/*****************  Bit definition for TSI_ANACR register  *****************/
// TSI_ANACR, TSI Analog Control register, 0xF0
#define TSI_ANACR_TRACK_ENABLE (uint32_t)(0x1U << 0)	   /*!< ¿ªÆôTRACK¹¦ÄÜ */
#define TSI_ANACR_CMP_HP_MODE (uint32_t)(0x1U << 3)		   /*!< ±È½ÏÆ÷¸ßÑ¹Ä£Ê½> */
#define TSI_ANACR_ICHARGE_ADD_ENABLE (uint32_t)(0x1U << 4) /*!< µçÁ÷¿ØÖÆÊ¹ÄÜ> */
#define TSI_ANACR_ICHE_SEL_ADD_MAX (uint32_t)(0xFU << 8)   /*!<Íâ²¿µçÁ÷¿ØÖÆ> */
#define TSI_ANACR_ICHI_SEL_ADD_MAX (uint32_t)(0xFU << 12)  /*!<ÄÚ²¿µçÁ÷¿ØÖÆ> */

/*****************  Bit definition for TSI_DCCR register  *****************/
// TSI_DCCR, TSI ÑÓÊ±ÅÐ¶Ï¿ØÖÆ¼Ä´æÆ÷, 0xF4
#define TSI_DCCR_DELAY_CHECK_ENABLE (uint32_t)(0x1U << 0)	   /*!< ¿ªÆôÑÓÊ±ÅÐ¶Ï¹¦ÄÜ */
#define TSI_DCCR_DELAY_CHECK_SEL (uint32_t)(0x1U << 1)		   /*!< ÑÓÊ±ÅÐ¶ÏÄ£Ê½ÏÂ£¬·ÇÊ×´ÎÅÐ¶ÏÊ±»ù×¼ÖµÑ¡Ôñ */
#define TSI_DCCR_AVG_1S_UPDATE_ENABLE (uint32_t)(0x1U << 4)	   /*!< ¾ùÖµ¼Ä´æÆ÷ 1 Ãë×Ô¶¯¸üÐÂÊ¹ÄÜ */
#define TSI_DCCR_REF_CHECK_SEL (uint32_t)(0x1U << 7)		   /*!< ÑÓÊ±ÅÐ¶ÏÄ£Ê½ÏÂ£¬Ê×´ÎÅÐ¶ÏÊ±»ù×¼ÖµÑ¡Ôñ */
#define TSI_DCCR_CHECK_TIMES_MAX (uint32_t)(0x7U << 8)		   /*!<ÑÓÊ±ÅÐ¶ÏµÄ´ÎÊý> */
#define TSI_DCCR_CHECK_DELAY_CNT_MAX (uint32_t)(0xFFFFU << 16) /*!<ÑÓÊ±ÅÐ¶ÏµÄÊ±¼ä¼ä¸ô> */

/*****************  Bit definition for TSI_ENV_CR register  *****************/
// TSI_ENV_CR, TSI »·¾³¿ØÖÆ¼Ä´æÆ÷, 0xF8
#define TSI_ENVCR_1S_CNT_ENABLE (uint32_t)(0x1U << 0)			/*!< ¿ªÆô1 Ãë¼ÆÊý¹¦ÄÜ */
#define TSI_ENVCR_ENV_CMP_ENABLE (uint32_t)(0x1U << 1)			/*!< ÑÓÊ±ÅÐ¶ÏÄ£Ê½ÏÂ£¬ Í¬Ê±±È½Ï»·¾³±äÁ¿ºÍ¾ùÖµ */
#define TSI_ENVCR_UPDATE_SRC_SEL (uint32_t)(0x1U << 3)			/*!< »·¾³±äÁ¿ 1 Ãë×Ô¶¯¸üÐÂÊý¾ÝÔ´Ñ¡Ôñ */
#define TSI_ENVCR_AWD_CHECK_SRC_SEL (uint32_t)(0x1U << 4)		/*!< AWD ÅÐ¶Ï»·¾³±äÁ¿Ñ¡Ôñ */
#define TSI_ENVCR_CHECK_DELAY_CNT_MAX (uint32_t)(0xFFFFU << 16) /*!<1 Ãë¼ÆÊ±³¤¶ÈÅäÖÃ> */

/*****************  Bit definition for TSI_AVG_LD register  *****************/
// TSI_AVG_LD, TSI »·¾³¿ØÖÆ¼Ä´æÆ÷, 0x150
#define TSI_AVG_LD_EN (uint32_t)(0x1U << 0) /*!< ¶Ô´ËÎ»Ð´ 1£¬°Ñ¾ùÖµÅäÖÃ¼Ä´æÆ÷ÖÐµÄÖµ¼ÓÔØµ½¾ùÖµ¸üÐÂ¼Ä´æÆ÷¡£ */
/*****************  Bit definition for TSI_ENV_LD register  *****************/
// TSI_ENV_LD, TSI »·¾³¿ØÖÆ¼Ä´æÆ÷, 0x154
#define TSI_ENV_LD_EN (uint32_t)(0x1U << 0) /*!< ¶Ô´ËÎ»Ð´ 1£¬°Ñ»·¾³±äÁ¿ÅäÖÃ¼Ä´æÆ÷ÖÐµÄÖµ¼ÓÔØµ½»·¾³±äÁ¿¸üÐÂ¼Ä´æÆ÷¡£ */

#endif /*_TSI_REG_H_*/
