
final_project.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003780  08000194  08000194  00001194  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000030  08003914  08003914  00004914  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003944  08003944  0000500c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08003944  08003944  0000500c  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08003944  08003944  0000500c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003944  08003944  00004944  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08003948  08003948  00004948  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  0800394c  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000500c  2**0
                  CONTENTS
 10 .bss          0000006c  2000000c  2000000c  0000500c  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000078  20000078  0000500c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000500c  2**0
                  CONTENTS, READONLY
 13 .debug_line   0000d117  00000000  00000000  0000503c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_line_str 0000007b  00000000  00000000  00012153  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_info   000098a2  00000000  00000000  000121ce  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_abbrev 000019cb  00000000  00000000  0001ba70  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_aranges 00000a40  00000000  00000000  0001d440  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000c1ab2  00000000  00000000  0001de80  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_rnglists 000007c6  00000000  00000000  000df932  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_macro  000017c8  00000000  00000000  000e00f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .comment      00000043  00000000  00000000  000e18c0  2**0
                  CONTENTS, READONLY
 22 .debug_frame  00002940  00000000  00000000  000e1904  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000194 <__do_global_dtors_aux>:
 8000194:	b510      	push	{r4, lr}
 8000196:	4c05      	ldr	r4, [pc, #20]	@ (80001ac <__do_global_dtors_aux+0x18>)
 8000198:	7823      	ldrb	r3, [r4, #0]
 800019a:	b933      	cbnz	r3, 80001aa <__do_global_dtors_aux+0x16>
 800019c:	4b04      	ldr	r3, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x1c>)
 800019e:	b113      	cbz	r3, 80001a6 <__do_global_dtors_aux+0x12>
 80001a0:	4804      	ldr	r0, [pc, #16]	@ (80001b4 <__do_global_dtors_aux+0x20>)
 80001a2:	f3af 8000 	nop.w
 80001a6:	2301      	movs	r3, #1
 80001a8:	7023      	strb	r3, [r4, #0]
 80001aa:	bd10      	pop	{r4, pc}
 80001ac:	2000000c 	.word	0x2000000c
 80001b0:	00000000 	.word	0x00000000
 80001b4:	080038fc 	.word	0x080038fc

080001b8 <frame_dummy>:
 80001b8:	b508      	push	{r3, lr}
 80001ba:	4b03      	ldr	r3, [pc, #12]	@ (80001c8 <frame_dummy+0x10>)
 80001bc:	b11b      	cbz	r3, 80001c6 <frame_dummy+0xe>
 80001be:	4903      	ldr	r1, [pc, #12]	@ (80001cc <frame_dummy+0x14>)
 80001c0:	4803      	ldr	r0, [pc, #12]	@ (80001d0 <frame_dummy+0x18>)
 80001c2:	f3af 8000 	nop.w
 80001c6:	bd08      	pop	{r3, pc}
 80001c8:	00000000 	.word	0x00000000
 80001cc:	20000010 	.word	0x20000010
 80001d0:	080038fc 	.word	0x080038fc

080001d4 <coast_asm_delay>:
		i++;
	}
}
*/
coast_asm_delay:
	PUSH {r4}	// 1 + 1 = 2
 80001d4:	b410      	push	{r4}
	PUSH {r5} 	// 2
 80001d6:	b420      	push	{r5}

	// uint32_t i = 0
	MOV r4, #0	// 1
 80001d8:	2400      	movs	r4, #0
	LDR r1, =11999	// 2
 80001da:	f642 61df 	movw	r1, #11999	@ 0x2edf

080001de <loop1_start>:
loop1_start:
	CMP r4, r0	// 1
 80001de:	4284      	cmp	r4, r0
	BHS loop1_end // 1 + P
 80001e0:	d206      	bcs.n	80001f0 <loop1_end>

	MOV r5, #0	// 1
 80001e2:	2500      	movs	r5, #0

080001e4 <loop2_start>:

loop2_start:
	// ldr slower but has 32-bits, mov faster only 8-bit
	CMP r5, r1		// 1
 80001e4:	428d      	cmp	r5, r1
	BHS loop2_end	// 1 + P
 80001e6:	d201      	bcs.n	80001ec <loop2_end>

	// j++
	ADD r5, r5, #1 // 1
 80001e8:	3501      	adds	r5, #1
	b loop2_start  // 1 + P
 80001ea:	e7fb      	b.n	80001e4 <loop2_start>

080001ec <loop2_end>:
loop2_end:
	// i++
	ADD r4, r4, #1	// 1
 80001ec:	3401      	adds	r4, #1
	b loop1_start  	// 1 + P
 80001ee:	e7f6      	b.n	80001de <loop1_start>

080001f0 <loop1_end>:

loop1_end:
	pop {r5}	// 2
 80001f0:	bc20      	pop	{r5}
	pop {r4}	// 2
 80001f2:	bc10      	pop	{r4}

	BX LR 		// 1 + P
 80001f4:	4770      	bx	lr
	...

080001f8 <coast_gpio_keypad_init>:
#include "main.h"
#include "coast.h"
#include "lcd.h"
#include "keypad.h"

void coast_gpio_keypad_init(){
 80001f8:	b580      	push	{r7, lr}
 80001fa:	b086      	sub	sp, #24
 80001fc:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 80001fe:	1d3b      	adds	r3, r7, #4
 8000200:	2200      	movs	r2, #0
 8000202:	601a      	str	r2, [r3, #0]
 8000204:	605a      	str	r2, [r3, #4]
 8000206:	609a      	str	r2, [r3, #8]
 8000208:	60da      	str	r2, [r3, #12]
 800020a:	611a      	str	r2, [r3, #16]

	/* keypad row pins initialize */
	HAL_GPIO_WritePin(KEY_ROW_Port, KEY_ROW1_Pin, GPIO_PIN_RESET);
 800020c:	2200      	movs	r2, #0
 800020e:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000212:	4828      	ldr	r0, [pc, #160]	@ (80002b4 <coast_gpio_keypad_init+0xbc>)
 8000214:	f000 ff3a 	bl	800108c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(KEY_ROW_Port, KEY_ROW2_Pin, GPIO_PIN_RESET);
 8000218:	2200      	movs	r2, #0
 800021a:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800021e:	4825      	ldr	r0, [pc, #148]	@ (80002b4 <coast_gpio_keypad_init+0xbc>)
 8000220:	f000 ff34 	bl	800108c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(KEY_ROW_Port, KEY_ROW3_Pin, GPIO_PIN_RESET);
 8000224:	2200      	movs	r2, #0
 8000226:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800022a:	4822      	ldr	r0, [pc, #136]	@ (80002b4 <coast_gpio_keypad_init+0xbc>)
 800022c:	f000 ff2e 	bl	800108c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(KEY_ROW_Port, KEY_ROW4_Pin, GPIO_PIN_RESET);
 8000230:	2200      	movs	r2, #0
 8000232:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000236:	481f      	ldr	r0, [pc, #124]	@ (80002b4 <coast_gpio_keypad_init+0xbc>)
 8000238:	f000 ff28 	bl	800108c <HAL_GPIO_WritePin>
	GPIO_InitStruct.Pin = KEY_ROW1_Pin|KEY_ROW2_Pin|KEY_ROW3_Pin|KEY_ROW4_Pin;
 800023c:	f44f 43f0 	mov.w	r3, #30720	@ 0x7800
 8000240:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000242:	2300      	movs	r3, #0
 8000244:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8000246:	2302      	movs	r3, #2
 8000248:	60fb      	str	r3, [r7, #12]
	HAL_GPIO_Init(KEY_ROW_Port, &GPIO_InitStruct);
 800024a:	1d3b      	adds	r3, r7, #4
 800024c:	4619      	mov	r1, r3
 800024e:	4819      	ldr	r0, [pc, #100]	@ (80002b4 <coast_gpio_keypad_init+0xbc>)
 8000250:	f000 fd92 	bl	8000d78 <HAL_GPIO_Init>

	/* keypad col pins initialize */
	HAL_GPIO_WritePin(KEY_COL_Port, KEY_COL1_Pin, GPIO_PIN_RESET);
 8000254:	2200      	movs	r2, #0
 8000256:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800025a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800025e:	f000 ff15 	bl	800108c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(KEY_COL_Port, KEY_COL2_Pin, GPIO_PIN_RESET);
 8000262:	2200      	movs	r2, #0
 8000264:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000268:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800026c:	f000 ff0e 	bl	800108c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(KEY_COL_Port, KEY_COL3_Pin, GPIO_PIN_RESET);
 8000270:	2200      	movs	r2, #0
 8000272:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000276:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800027a:	f000 ff07 	bl	800108c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(KEY_COL_Port, KEY_COL4_Pin, GPIO_PIN_RESET);
 800027e:	2200      	movs	r2, #0
 8000280:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000284:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000288:	f000 ff00 	bl	800108c <HAL_GPIO_WritePin>
	GPIO_InitStruct.Pin = KEY_COL1_Pin|KEY_COL2_Pin|KEY_COL3_Pin|KEY_COL4_Pin;
 800028c:	f44f 6370 	mov.w	r3, #3840	@ 0xf00
 8000290:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000292:	2301      	movs	r3, #1
 8000294:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000296:	2300      	movs	r3, #0
 8000298:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800029a:	2300      	movs	r3, #0
 800029c:	613b      	str	r3, [r7, #16]
	HAL_GPIO_Init(KEY_COL_Port, &GPIO_InitStruct);
 800029e:	1d3b      	adds	r3, r7, #4
 80002a0:	4619      	mov	r1, r3
 80002a2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80002a6:	f000 fd67 	bl	8000d78 <HAL_GPIO_Init>
}
 80002aa:	bf00      	nop
 80002ac:	3718      	adds	r7, #24
 80002ae:	46bd      	mov	sp, r7
 80002b0:	bd80      	pop	{r7, pc}
 80002b2:	bf00      	nop
 80002b4:	48000400 	.word	0x48000400

080002b8 <coast_gpio_lcd_init>:

void coast_gpio_lcd_init(){
 80002b8:	b580      	push	{r7, lr}
 80002ba:	b086      	sub	sp, #24
 80002bc:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 80002be:	1d3b      	adds	r3, r7, #4
 80002c0:	2200      	movs	r2, #0
 80002c2:	601a      	str	r2, [r3, #0]
 80002c4:	605a      	str	r2, [r3, #4]
 80002c6:	609a      	str	r2, [r3, #8]
 80002c8:	60da      	str	r2, [r3, #12]
 80002ca:	611a      	str	r2, [r3, #16]
	/* initialize the lcd D*/
	HAL_GPIO_WritePin(LCD_D_Port, LCD_D4_Pin, GPIO_PIN_RESET);
 80002cc:	2200      	movs	r2, #0
 80002ce:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80002d2:	4831      	ldr	r0, [pc, #196]	@ (8000398 <coast_gpio_lcd_init+0xe0>)
 80002d4:	f000 feda 	bl	800108c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_D_Port, LCD_D5_Pin, GPIO_PIN_RESET);
 80002d8:	2200      	movs	r2, #0
 80002da:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80002de:	482e      	ldr	r0, [pc, #184]	@ (8000398 <coast_gpio_lcd_init+0xe0>)
 80002e0:	f000 fed4 	bl	800108c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_D_Port, LCD_D6_Pin, GPIO_PIN_RESET);
 80002e4:	2200      	movs	r2, #0
 80002e6:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80002ea:	482b      	ldr	r0, [pc, #172]	@ (8000398 <coast_gpio_lcd_init+0xe0>)
 80002ec:	f000 fece 	bl	800108c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_D_Port, LCD_D7_Pin, GPIO_PIN_RESET);
 80002f0:	2200      	movs	r2, #0
 80002f2:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80002f6:	4828      	ldr	r0, [pc, #160]	@ (8000398 <coast_gpio_lcd_init+0xe0>)
 80002f8:	f000 fec8 	bl	800108c <HAL_GPIO_WritePin>
	GPIO_InitStruct.Pin = LCD_D4_Pin|LCD_D5_Pin|LCD_D6_Pin|LCD_D7_Pin;
 80002fc:	f44f 6370 	mov.w	r3, #3840	@ 0xf00
 8000300:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000302:	2301      	movs	r3, #1
 8000304:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000306:	2300      	movs	r3, #0
 8000308:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800030a:	2300      	movs	r3, #0
 800030c:	613b      	str	r3, [r7, #16]
	HAL_GPIO_Init(LCD_D_Port, &GPIO_InitStruct);
 800030e:	1d3b      	adds	r3, r7, #4
 8000310:	4619      	mov	r1, r3
 8000312:	4821      	ldr	r0, [pc, #132]	@ (8000398 <coast_gpio_lcd_init+0xe0>)
 8000314:	f000 fd30 	bl	8000d78 <HAL_GPIO_Init>

	/* initialize the lcd E*/
	HAL_GPIO_WritePin(LCD_E_Port, LCD_E_Pin, GPIO_PIN_RESET);
 8000318:	2200      	movs	r2, #0
 800031a:	2104      	movs	r1, #4
 800031c:	481f      	ldr	r0, [pc, #124]	@ (800039c <coast_gpio_lcd_init+0xe4>)
 800031e:	f000 feb5 	bl	800108c <HAL_GPIO_WritePin>
	GPIO_InitStruct.Pin = LCD_E_Pin;
 8000322:	2304      	movs	r3, #4
 8000324:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000326:	2301      	movs	r3, #1
 8000328:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800032a:	2300      	movs	r3, #0
 800032c:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800032e:	2300      	movs	r3, #0
 8000330:	613b      	str	r3, [r7, #16]
	HAL_GPIO_Init(LCD_E_Port, &GPIO_InitStruct);
 8000332:	1d3b      	adds	r3, r7, #4
 8000334:	4619      	mov	r1, r3
 8000336:	4819      	ldr	r0, [pc, #100]	@ (800039c <coast_gpio_lcd_init+0xe4>)
 8000338:	f000 fd1e 	bl	8000d78 <HAL_GPIO_Init>

	/* initialize the lcd RS*/
	HAL_GPIO_WritePin(LCD_RS_Port, LCD_RS_Pin, GPIO_PIN_RESET);
 800033c:	2200      	movs	r2, #0
 800033e:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000342:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000346:	f000 fea1 	bl	800108c <HAL_GPIO_WritePin>
	GPIO_InitStruct.Pin = LCD_RS_Pin;
 800034a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800034e:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000350:	2301      	movs	r3, #1
 8000352:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000354:	2300      	movs	r3, #0
 8000356:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000358:	2300      	movs	r3, #0
 800035a:	613b      	str	r3, [r7, #16]
	HAL_GPIO_Init(LCD_RS_Port, &GPIO_InitStruct);
 800035c:	1d3b      	adds	r3, r7, #4
 800035e:	4619      	mov	r1, r3
 8000360:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000364:	f000 fd08 	bl	8000d78 <HAL_GPIO_Init>

	/* initialize the lcd RW*/
	HAL_GPIO_WritePin(LCD_RW_Port, LCD_RW_Pin, GPIO_PIN_RESET);
 8000368:	2200      	movs	r2, #0
 800036a:	2140      	movs	r1, #64	@ 0x40
 800036c:	480a      	ldr	r0, [pc, #40]	@ (8000398 <coast_gpio_lcd_init+0xe0>)
 800036e:	f000 fe8d 	bl	800108c <HAL_GPIO_WritePin>
	GPIO_InitStruct.Pin = LCD_RW_Pin;
 8000372:	2340      	movs	r3, #64	@ 0x40
 8000374:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000376:	2301      	movs	r3, #1
 8000378:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800037a:	2300      	movs	r3, #0
 800037c:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800037e:	2300      	movs	r3, #0
 8000380:	613b      	str	r3, [r7, #16]
	HAL_GPIO_Init(LCD_RW_Port, &GPIO_InitStruct);
 8000382:	1d3b      	adds	r3, r7, #4
 8000384:	4619      	mov	r1, r3
 8000386:	4804      	ldr	r0, [pc, #16]	@ (8000398 <coast_gpio_lcd_init+0xe0>)
 8000388:	f000 fcf6 	bl	8000d78 <HAL_GPIO_Init>

	/* initialize the lcd Display*/
	coast_lcd_init();
 800038c:	f000 f8c4 	bl	8000518 <coast_lcd_init>

}
 8000390:	bf00      	nop
 8000392:	3718      	adds	r7, #24
 8000394:	46bd      	mov	sp, r7
 8000396:	bd80      	pop	{r7, pc}
 8000398:	48000800 	.word	0x48000800
 800039c:	48000c00 	.word	0x48000c00

080003a0 <coast_gpio_init>:

void coast_gpio_init(){
 80003a0:	b580      	push	{r7, lr}
 80003a2:	b08c      	sub	sp, #48	@ 0x30
 80003a4:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 80003a6:	f107 031c 	add.w	r3, r7, #28
 80003aa:	2200      	movs	r2, #0
 80003ac:	601a      	str	r2, [r3, #0]
 80003ae:	605a      	str	r2, [r3, #4]
 80003b0:	609a      	str	r2, [r3, #8]
 80003b2:	60da      	str	r2, [r3, #12]
 80003b4:	611a      	str	r2, [r3, #16]
	/* SW and LED initialize */
	HAL_GPIO_WritePin(LED_Port, LED1_Pin, GPIO_PIN_RESET);
 80003b6:	2200      	movs	r2, #0
 80003b8:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80003bc:	4853      	ldr	r0, [pc, #332]	@ (800050c <coast_gpio_init+0x16c>)
 80003be:	f000 fe65 	bl	800108c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_Port, LED2_Pin, GPIO_PIN_RESET);
 80003c2:	2200      	movs	r2, #0
 80003c4:	2110      	movs	r1, #16
 80003c6:	4851      	ldr	r0, [pc, #324]	@ (800050c <coast_gpio_init+0x16c>)
 80003c8:	f000 fe60 	bl	800108c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_Port, LED3_Pin, GPIO_PIN_RESET);
 80003cc:	2200      	movs	r2, #0
 80003ce:	2120      	movs	r1, #32
 80003d0:	484e      	ldr	r0, [pc, #312]	@ (800050c <coast_gpio_init+0x16c>)
 80003d2:	f000 fe5b 	bl	800108c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_Port, LED4_Pin, GPIO_PIN_RESET);
 80003d6:	2200      	movs	r2, #0
 80003d8:	2108      	movs	r1, #8
 80003da:	484c      	ldr	r0, [pc, #304]	@ (800050c <coast_gpio_init+0x16c>)
 80003dc:	f000 fe56 	bl	800108c <HAL_GPIO_WritePin>
	GPIO_InitStruct.Pin = LED1_Pin|LED2_Pin|LED3_Pin|LED4_Pin;
 80003e0:	f44f 6387 	mov.w	r3, #1080	@ 0x438
 80003e4:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80003e6:	2301      	movs	r3, #1
 80003e8:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80003ea:	2300      	movs	r3, #0
 80003ec:	627b      	str	r3, [r7, #36]	@ 0x24
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80003ee:	2300      	movs	r3, #0
 80003f0:	62bb      	str	r3, [r7, #40]	@ 0x28
	HAL_GPIO_Init(LED_Port, &GPIO_InitStruct);
 80003f2:	f107 031c 	add.w	r3, r7, #28
 80003f6:	4619      	mov	r1, r3
 80003f8:	4844      	ldr	r0, [pc, #272]	@ (800050c <coast_gpio_init+0x16c>)
 80003fa:	f000 fcbd 	bl	8000d78 <HAL_GPIO_Init>

	HAL_GPIO_WritePin(SW1_Port, SW1_Pin, GPIO_PIN_RESET);
 80003fe:	2200      	movs	r2, #0
 8000400:	2102      	movs	r1, #2
 8000402:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000406:	f000 fe41 	bl	800108c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SW2_Port, SW2_Pin, GPIO_PIN_RESET);
 800040a:	2200      	movs	r2, #0
 800040c:	2110      	movs	r1, #16
 800040e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000412:	f000 fe3b 	bl	800108c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SW3_Port, SW3_Pin, GPIO_PIN_RESET);
 8000416:	2200      	movs	r2, #0
 8000418:	2101      	movs	r1, #1
 800041a:	483c      	ldr	r0, [pc, #240]	@ (800050c <coast_gpio_init+0x16c>)
 800041c:	f000 fe36 	bl	800108c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SW4_Port, SW4_Pin, GPIO_PIN_RESET);
 8000420:	2200      	movs	r2, #0
 8000422:	2102      	movs	r1, #2
 8000424:	483a      	ldr	r0, [pc, #232]	@ (8000510 <coast_gpio_init+0x170>)
 8000426:	f000 fe31 	bl	800108c <HAL_GPIO_WritePin>
	GPIO_InitStruct.Pin = SW1_Pin|SW2_Pin|SW3_Pin|SW4_Pin;
 800042a:	2313      	movs	r3, #19
 800042c:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800042e:	2300      	movs	r3, #0
 8000430:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000432:	2300      	movs	r3, #0
 8000434:	627b      	str	r3, [r7, #36]	@ 0x24
	HAL_GPIO_Init(SW1_Port, &GPIO_InitStruct);
 8000436:	f107 031c 	add.w	r3, r7, #28
 800043a:	4619      	mov	r1, r3
 800043c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000440:	f000 fc9a 	bl	8000d78 <HAL_GPIO_Init>
	HAL_GPIO_Init(SW2_Port, &GPIO_InitStruct);
 8000444:	f107 031c 	add.w	r3, r7, #28
 8000448:	4619      	mov	r1, r3
 800044a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800044e:	f000 fc93 	bl	8000d78 <HAL_GPIO_Init>
	HAL_GPIO_Init(SW3_Port, &GPIO_InitStruct);
 8000452:	f107 031c 	add.w	r3, r7, #28
 8000456:	4619      	mov	r1, r3
 8000458:	482c      	ldr	r0, [pc, #176]	@ (800050c <coast_gpio_init+0x16c>)
 800045a:	f000 fc8d 	bl	8000d78 <HAL_GPIO_Init>
	HAL_GPIO_Init(SW4_Port, &GPIO_InitStruct);
 800045e:	f107 031c 	add.w	r3, r7, #28
 8000462:	4619      	mov	r1, r3
 8000464:	482a      	ldr	r0, [pc, #168]	@ (8000510 <coast_gpio_init+0x170>)
 8000466:	f000 fc87 	bl	8000d78 <HAL_GPIO_Init>

	/* clocks initialize */
	__HAL_RCC_GPIOA_CLK_ENABLE();
 800046a:	4b2a      	ldr	r3, [pc, #168]	@ (8000514 <coast_gpio_init+0x174>)
 800046c:	695b      	ldr	r3, [r3, #20]
 800046e:	4a29      	ldr	r2, [pc, #164]	@ (8000514 <coast_gpio_init+0x174>)
 8000470:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000474:	6153      	str	r3, [r2, #20]
 8000476:	4b27      	ldr	r3, [pc, #156]	@ (8000514 <coast_gpio_init+0x174>)
 8000478:	695b      	ldr	r3, [r3, #20]
 800047a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800047e:	61bb      	str	r3, [r7, #24]
 8000480:	69bb      	ldr	r3, [r7, #24]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8000482:	4b24      	ldr	r3, [pc, #144]	@ (8000514 <coast_gpio_init+0x174>)
 8000484:	695b      	ldr	r3, [r3, #20]
 8000486:	4a23      	ldr	r2, [pc, #140]	@ (8000514 <coast_gpio_init+0x174>)
 8000488:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800048c:	6153      	str	r3, [r2, #20]
 800048e:	4b21      	ldr	r3, [pc, #132]	@ (8000514 <coast_gpio_init+0x174>)
 8000490:	695b      	ldr	r3, [r3, #20]
 8000492:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8000496:	617b      	str	r3, [r7, #20]
 8000498:	697b      	ldr	r3, [r7, #20]
	__HAL_RCC_GPIOC_CLK_ENABLE();
 800049a:	4b1e      	ldr	r3, [pc, #120]	@ (8000514 <coast_gpio_init+0x174>)
 800049c:	695b      	ldr	r3, [r3, #20]
 800049e:	4a1d      	ldr	r2, [pc, #116]	@ (8000514 <coast_gpio_init+0x174>)
 80004a0:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80004a4:	6153      	str	r3, [r2, #20]
 80004a6:	4b1b      	ldr	r3, [pc, #108]	@ (8000514 <coast_gpio_init+0x174>)
 80004a8:	695b      	ldr	r3, [r3, #20]
 80004aa:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80004ae:	613b      	str	r3, [r7, #16]
 80004b0:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOD_CLK_ENABLE();
 80004b2:	4b18      	ldr	r3, [pc, #96]	@ (8000514 <coast_gpio_init+0x174>)
 80004b4:	695b      	ldr	r3, [r3, #20]
 80004b6:	4a17      	ldr	r2, [pc, #92]	@ (8000514 <coast_gpio_init+0x174>)
 80004b8:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80004bc:	6153      	str	r3, [r2, #20]
 80004be:	4b15      	ldr	r3, [pc, #84]	@ (8000514 <coast_gpio_init+0x174>)
 80004c0:	695b      	ldr	r3, [r3, #20]
 80004c2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80004c6:	60fb      	str	r3, [r7, #12]
 80004c8:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOE_CLK_ENABLE();
 80004ca:	4b12      	ldr	r3, [pc, #72]	@ (8000514 <coast_gpio_init+0x174>)
 80004cc:	695b      	ldr	r3, [r3, #20]
 80004ce:	4a11      	ldr	r2, [pc, #68]	@ (8000514 <coast_gpio_init+0x174>)
 80004d0:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80004d4:	6153      	str	r3, [r2, #20]
 80004d6:	4b0f      	ldr	r3, [pc, #60]	@ (8000514 <coast_gpio_init+0x174>)
 80004d8:	695b      	ldr	r3, [r3, #20]
 80004da:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80004de:	60bb      	str	r3, [r7, #8]
 80004e0:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOF_CLK_ENABLE();
 80004e2:	4b0c      	ldr	r3, [pc, #48]	@ (8000514 <coast_gpio_init+0x174>)
 80004e4:	695b      	ldr	r3, [r3, #20]
 80004e6:	4a0b      	ldr	r2, [pc, #44]	@ (8000514 <coast_gpio_init+0x174>)
 80004e8:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80004ec:	6153      	str	r3, [r2, #20]
 80004ee:	4b09      	ldr	r3, [pc, #36]	@ (8000514 <coast_gpio_init+0x174>)
 80004f0:	695b      	ldr	r3, [r3, #20]
 80004f2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80004f6:	607b      	str	r3, [r7, #4]
 80004f8:	687b      	ldr	r3, [r7, #4]

	coast_gpio_lcd_init();
 80004fa:	f7ff fedd 	bl	80002b8 <coast_gpio_lcd_init>
	coast_gpio_keypad_init();
 80004fe:	f7ff fe7b 	bl	80001f8 <coast_gpio_keypad_init>

}
 8000502:	bf00      	nop
 8000504:	3730      	adds	r7, #48	@ 0x30
 8000506:	46bd      	mov	sp, r7
 8000508:	bd80      	pop	{r7, pc}
 800050a:	bf00      	nop
 800050c:	48000400 	.word	0x48000400
 8000510:	48000800 	.word	0x48000800
 8000514:	40021000 	.word	0x40021000

08000518 <coast_lcd_init>:

#include "main.h"
#include "coast.h"
#include "lcd.h"

void coast_lcd_init(){
 8000518:	b580      	push	{r7, lr}
 800051a:	af00      	add	r7, sp, #0
	// 1. wait for enough time to stabilise
	 HAL_Delay(50);
 800051c:	2032      	movs	r0, #50	@ 0x32
 800051e:	f000 fb21 	bl	8000b64 <HAL_Delay>
	 // 2. send command 0011 (function set) and wait for >=4.1 ms (enough wait inside
	 // the pulse)
	 LCD_PutNibble(0b0011);
 8000522:	2003      	movs	r0, #3
 8000524:	f000 f83e 	bl	80005a4 <LCD_PutNibble>
	 LCD_Pulse();
 8000528:	f000 f826 	bl	8000578 <LCD_Pulse>
	 HAL_Delay(5);
 800052c:	2005      	movs	r0, #5
 800052e:	f000 fb19 	bl	8000b64 <HAL_Delay>
	 // 3. send command 0011 (function set) again and wait for >=100 us
	 // fill this
	 LCD_PutNibble(0b0011);
 8000532:	2003      	movs	r0, #3
 8000534:	f000 f836 	bl	80005a4 <LCD_PutNibble>
	 LCD_Pulse();
 8000538:	f000 f81e 	bl	8000578 <LCD_Pulse>
	 HAL_Delay(1);
 800053c:	2001      	movs	r0, #1
 800053e:	f000 fb11 	bl	8000b64 <HAL_Delay>
	 // 4. send command 0011 (function set) again
	 // fill this
	 LCD_PutNibble(0b0011);
 8000542:	2003      	movs	r0, #3
 8000544:	f000 f82e 	bl	80005a4 <LCD_PutNibble>
	 LCD_Pulse();
 8000548:	f000 f816 	bl	8000578 <LCD_Pulse>
	 // 5. send command 0010 to set to 4-bit bus mode
	 // fill this
	 LCD_PutNibble(0b0010);
 800054c:	2002      	movs	r0, #2
 800054e:	f000 f829 	bl	80005a4 <LCD_PutNibble>
	 LCD_Pulse();
 8000552:	f000 f811 	bl	8000578 <LCD_Pulse>
	 // 6. send command 0010 1100 (function set: 4-bit mode, 2-lines, 5x8 font)
	 LCD_SendCmd(0b00101100);
 8000556:	202c      	movs	r0, #44	@ 0x2c
 8000558:	f000 f876 	bl	8000648 <LCD_SendCmd>
	 // 7. Send command 0000 1000 to display ON/OFF
	 LCD_SendCmd(0b00001000);
 800055c:	2008      	movs	r0, #8
 800055e:	f000 f873 	bl	8000648 <LCD_SendCmd>
	 // 8. Send command to clear the display
	 // fill this
	 LCD_SendCmd(LCD_CLEAR_DISPLAY);
 8000562:	2001      	movs	r0, #1
 8000564:	f000 f870 	bl	8000648 <LCD_SendCmd>
	 // 9. Send command set entry mode (increment cursor, no display shift)
	 // fill this
	 LCD_SendCmd(0b00000110);
 8000568:	2006      	movs	r0, #6
 800056a:	f000 f86d 	bl	8000648 <LCD_SendCmd>
	 // 10. send command 0000 1111 to display on, cursor on, blink on
	 // fill this
	 LCD_SendCmd(0b00001111);
 800056e:	200f      	movs	r0, #15
 8000570:	f000 f86a 	bl	8000648 <LCD_SendCmd>
}
 8000574:	bf00      	nop
 8000576:	bd80      	pop	{r7, pc}

08000578 <LCD_Pulse>:

void LCD_Pulse(){
 8000578:	b580      	push	{r7, lr}
 800057a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LCD_E_Port, LCD_E_Pin, 1);
 800057c:	2201      	movs	r2, #1
 800057e:	2104      	movs	r1, #4
 8000580:	4807      	ldr	r0, [pc, #28]	@ (80005a0 <LCD_Pulse+0x28>)
 8000582:	f000 fd83 	bl	800108c <HAL_GPIO_WritePin>
	HAL_Delay(1);
 8000586:	2001      	movs	r0, #1
 8000588:	f000 faec 	bl	8000b64 <HAL_Delay>
	HAL_GPIO_WritePin(LCD_E_Port, LCD_E_Pin, 0);
 800058c:	2200      	movs	r2, #0
 800058e:	2104      	movs	r1, #4
 8000590:	4803      	ldr	r0, [pc, #12]	@ (80005a0 <LCD_Pulse+0x28>)
 8000592:	f000 fd7b 	bl	800108c <HAL_GPIO_WritePin>
	HAL_Delay(1);
 8000596:	2001      	movs	r0, #1
 8000598:	f000 fae4 	bl	8000b64 <HAL_Delay>
}
 800059c:	bf00      	nop
 800059e:	bd80      	pop	{r7, pc}
 80005a0:	48000c00 	.word	0x48000c00

080005a4 <LCD_PutNibble>:

void LCD_PutNibble(uint8_t nibble){
 80005a4:	b580      	push	{r7, lr}
 80005a6:	b084      	sub	sp, #16
 80005a8:	af00      	add	r7, sp, #0
 80005aa:	4603      	mov	r3, r0
 80005ac:	71fb      	strb	r3, [r7, #7]
	uint8_t D4 = nibble & 1;
 80005ae:	79fb      	ldrb	r3, [r7, #7]
 80005b0:	f003 0301 	and.w	r3, r3, #1
 80005b4:	73fb      	strb	r3, [r7, #15]
	uint8_t D5 = (nibble >> 1) & 1;
 80005b6:	79fb      	ldrb	r3, [r7, #7]
 80005b8:	085b      	lsrs	r3, r3, #1
 80005ba:	b2db      	uxtb	r3, r3
 80005bc:	f003 0301 	and.w	r3, r3, #1
 80005c0:	73bb      	strb	r3, [r7, #14]
	uint8_t D6 = (nibble >> 2) & 1;
 80005c2:	79fb      	ldrb	r3, [r7, #7]
 80005c4:	089b      	lsrs	r3, r3, #2
 80005c6:	b2db      	uxtb	r3, r3
 80005c8:	f003 0301 	and.w	r3, r3, #1
 80005cc:	737b      	strb	r3, [r7, #13]
	uint8_t D7 = (nibble >> 3) & 1;
 80005ce:	79fb      	ldrb	r3, [r7, #7]
 80005d0:	08db      	lsrs	r3, r3, #3
 80005d2:	b2db      	uxtb	r3, r3
 80005d4:	f003 0301 	and.w	r3, r3, #1
 80005d8:	733b      	strb	r3, [r7, #12]
	HAL_GPIO_WritePin(LCD_D_Port, LCD_D4_Pin, D4? GPIO_PIN_SET : GPIO_PIN_RESET);
 80005da:	7bfb      	ldrb	r3, [r7, #15]
 80005dc:	2b00      	cmp	r3, #0
 80005de:	bf14      	ite	ne
 80005e0:	2301      	movne	r3, #1
 80005e2:	2300      	moveq	r3, #0
 80005e4:	b2db      	uxtb	r3, r3
 80005e6:	461a      	mov	r2, r3
 80005e8:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80005ec:	4815      	ldr	r0, [pc, #84]	@ (8000644 <LCD_PutNibble+0xa0>)
 80005ee:	f000 fd4d 	bl	800108c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_D_Port, LCD_D5_Pin, D5? GPIO_PIN_SET : GPIO_PIN_RESET);
 80005f2:	7bbb      	ldrb	r3, [r7, #14]
 80005f4:	2b00      	cmp	r3, #0
 80005f6:	bf14      	ite	ne
 80005f8:	2301      	movne	r3, #1
 80005fa:	2300      	moveq	r3, #0
 80005fc:	b2db      	uxtb	r3, r3
 80005fe:	461a      	mov	r2, r3
 8000600:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000604:	480f      	ldr	r0, [pc, #60]	@ (8000644 <LCD_PutNibble+0xa0>)
 8000606:	f000 fd41 	bl	800108c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_D_Port, LCD_D6_Pin, D6? GPIO_PIN_SET : GPIO_PIN_RESET);
 800060a:	7b7b      	ldrb	r3, [r7, #13]
 800060c:	2b00      	cmp	r3, #0
 800060e:	bf14      	ite	ne
 8000610:	2301      	movne	r3, #1
 8000612:	2300      	moveq	r3, #0
 8000614:	b2db      	uxtb	r3, r3
 8000616:	461a      	mov	r2, r3
 8000618:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800061c:	4809      	ldr	r0, [pc, #36]	@ (8000644 <LCD_PutNibble+0xa0>)
 800061e:	f000 fd35 	bl	800108c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_D_Port, LCD_D7_Pin, D7? GPIO_PIN_SET : GPIO_PIN_RESET);
 8000622:	7b3b      	ldrb	r3, [r7, #12]
 8000624:	2b00      	cmp	r3, #0
 8000626:	bf14      	ite	ne
 8000628:	2301      	movne	r3, #1
 800062a:	2300      	moveq	r3, #0
 800062c:	b2db      	uxtb	r3, r3
 800062e:	461a      	mov	r2, r3
 8000630:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000634:	4803      	ldr	r0, [pc, #12]	@ (8000644 <LCD_PutNibble+0xa0>)
 8000636:	f000 fd29 	bl	800108c <HAL_GPIO_WritePin>
}
 800063a:	bf00      	nop
 800063c:	3710      	adds	r7, #16
 800063e:	46bd      	mov	sp, r7
 8000640:	bd80      	pop	{r7, pc}
 8000642:	bf00      	nop
 8000644:	48000800 	.word	0x48000800

08000648 <LCD_SendCmd>:

void LCD_SendCmd(uint8_t c){
 8000648:	b580      	push	{r7, lr}
 800064a:	b082      	sub	sp, #8
 800064c:	af00      	add	r7, sp, #0
 800064e:	4603      	mov	r3, r0
 8000650:	71fb      	strb	r3, [r7, #7]
	LCD_PutNibble(c >> 4);
 8000652:	79fb      	ldrb	r3, [r7, #7]
 8000654:	091b      	lsrs	r3, r3, #4
 8000656:	b2db      	uxtb	r3, r3
 8000658:	4618      	mov	r0, r3
 800065a:	f7ff ffa3 	bl	80005a4 <LCD_PutNibble>
	LCD_Pulse();
 800065e:	f7ff ff8b 	bl	8000578 <LCD_Pulse>
	LCD_PutNibble(c);
 8000662:	79fb      	ldrb	r3, [r7, #7]
 8000664:	4618      	mov	r0, r3
 8000666:	f7ff ff9d 	bl	80005a4 <LCD_PutNibble>
	LCD_Pulse();
 800066a:	f7ff ff85 	bl	8000578 <LCD_Pulse>
}
 800066e:	bf00      	nop
 8000670:	3708      	adds	r7, #8
 8000672:	46bd      	mov	sp, r7
 8000674:	bd80      	pop	{r7, pc}

08000676 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000676:	b580      	push	{r7, lr}
 8000678:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800067a:	f000 fa0d 	bl	8000a98 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800067e:	f000 f809 	bl	8000694 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000682:	f000 f915 	bl	80008b0 <MX_GPIO_Init>
  MX_TIM1_Init();
 8000686:	f000 f865 	bl	8000754 <MX_TIM1_Init>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
	  coast_asm_delay(1000);
 800068a:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800068e:	f7ff fda1 	bl	80001d4 <coast_asm_delay>
 8000692:	e7fa      	b.n	800068a <main+0x14>

08000694 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000694:	b580      	push	{r7, lr}
 8000696:	b0a6      	sub	sp, #152	@ 0x98
 8000698:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800069a:	f107 0370 	add.w	r3, r7, #112	@ 0x70
 800069e:	2228      	movs	r2, #40	@ 0x28
 80006a0:	2100      	movs	r1, #0
 80006a2:	4618      	mov	r0, r3
 80006a4:	f003 f8fe 	bl	80038a4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80006a8:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 80006ac:	2200      	movs	r2, #0
 80006ae:	601a      	str	r2, [r3, #0]
 80006b0:	605a      	str	r2, [r3, #4]
 80006b2:	609a      	str	r2, [r3, #8]
 80006b4:	60da      	str	r2, [r3, #12]
 80006b6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80006b8:	1d3b      	adds	r3, r7, #4
 80006ba:	2258      	movs	r2, #88	@ 0x58
 80006bc:	2100      	movs	r1, #0
 80006be:	4618      	mov	r0, r3
 80006c0:	f003 f8f0 	bl	80038a4 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80006c4:	2302      	movs	r3, #2
 80006c6:	673b      	str	r3, [r7, #112]	@ 0x70
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80006c8:	2301      	movs	r3, #1
 80006ca:	67fb      	str	r3, [r7, #124]	@ 0x7c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80006cc:	2310      	movs	r3, #16
 80006ce:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80006d2:	2302      	movs	r3, #2
 80006d4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80006d8:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80006dc:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80006e0:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 80006e4:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 80006e8:	2300      	movs	r3, #0
 80006ea:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80006ee:	f107 0370 	add.w	r3, r7, #112	@ 0x70
 80006f2:	4618      	mov	r0, r3
 80006f4:	f000 fce2 	bl	80010bc <HAL_RCC_OscConfig>
 80006f8:	4603      	mov	r3, r0
 80006fa:	2b00      	cmp	r3, #0
 80006fc:	d001      	beq.n	8000702 <SystemClock_Config+0x6e>
  {
    Error_Handler();
 80006fe:	f000 f8dd 	bl	80008bc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000702:	230f      	movs	r3, #15
 8000704:	65fb      	str	r3, [r7, #92]	@ 0x5c
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000706:	2302      	movs	r3, #2
 8000708:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800070a:	2300      	movs	r3, #0
 800070c:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800070e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000712:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000714:	2300      	movs	r3, #0
 8000716:	66fb      	str	r3, [r7, #108]	@ 0x6c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000718:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 800071c:	2101      	movs	r1, #1
 800071e:	4618      	mov	r0, r3
 8000720:	f001 fcf0 	bl	8002104 <HAL_RCC_ClockConfig>
 8000724:	4603      	mov	r3, r0
 8000726:	2b00      	cmp	r3, #0
 8000728:	d001      	beq.n	800072e <SystemClock_Config+0x9a>
  {
    Error_Handler();
 800072a:	f000 f8c7 	bl	80008bc <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_TIM1;
 800072e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000732:	607b      	str	r3, [r7, #4]
  PeriphClkInit.Tim1ClockSelection = RCC_TIM1CLK_HCLK;
 8000734:	2300      	movs	r3, #0
 8000736:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000738:	1d3b      	adds	r3, r7, #4
 800073a:	4618      	mov	r0, r3
 800073c:	f001 fea4 	bl	8002488 <HAL_RCCEx_PeriphCLKConfig>
 8000740:	4603      	mov	r3, r0
 8000742:	2b00      	cmp	r3, #0
 8000744:	d001      	beq.n	800074a <SystemClock_Config+0xb6>
  {
    Error_Handler();
 8000746:	f000 f8b9 	bl	80008bc <Error_Handler>
  }
}
 800074a:	bf00      	nop
 800074c:	3798      	adds	r7, #152	@ 0x98
 800074e:	46bd      	mov	sp, r7
 8000750:	bd80      	pop	{r7, pc}
	...

08000754 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8000754:	b580      	push	{r7, lr}
 8000756:	b09a      	sub	sp, #104	@ 0x68
 8000758:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800075a:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 800075e:	2200      	movs	r2, #0
 8000760:	601a      	str	r2, [r3, #0]
 8000762:	605a      	str	r2, [r3, #4]
 8000764:	609a      	str	r2, [r3, #8]
 8000766:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000768:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 800076c:	2200      	movs	r2, #0
 800076e:	601a      	str	r2, [r3, #0]
 8000770:	605a      	str	r2, [r3, #4]
 8000772:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000774:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8000778:	2200      	movs	r2, #0
 800077a:	601a      	str	r2, [r3, #0]
 800077c:	605a      	str	r2, [r3, #4]
 800077e:	609a      	str	r2, [r3, #8]
 8000780:	60da      	str	r2, [r3, #12]
 8000782:	611a      	str	r2, [r3, #16]
 8000784:	615a      	str	r2, [r3, #20]
 8000786:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8000788:	1d3b      	adds	r3, r7, #4
 800078a:	222c      	movs	r2, #44	@ 0x2c
 800078c:	2100      	movs	r1, #0
 800078e:	4618      	mov	r0, r3
 8000790:	f003 f888 	bl	80038a4 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8000794:	4b44      	ldr	r3, [pc, #272]	@ (80008a8 <MX_TIM1_Init+0x154>)
 8000796:	4a45      	ldr	r2, [pc, #276]	@ (80008ac <MX_TIM1_Init+0x158>)
 8000798:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 999;
 800079a:	4b43      	ldr	r3, [pc, #268]	@ (80008a8 <MX_TIM1_Init+0x154>)
 800079c:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80007a0:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80007a2:	4b41      	ldr	r3, [pc, #260]	@ (80008a8 <MX_TIM1_Init+0x154>)
 80007a4:	2200      	movs	r2, #0
 80007a6:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 296;
 80007a8:	4b3f      	ldr	r3, [pc, #252]	@ (80008a8 <MX_TIM1_Init+0x154>)
 80007aa:	f44f 7294 	mov.w	r2, #296	@ 0x128
 80007ae:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80007b0:	4b3d      	ldr	r3, [pc, #244]	@ (80008a8 <MX_TIM1_Init+0x154>)
 80007b2:	2200      	movs	r2, #0
 80007b4:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80007b6:	4b3c      	ldr	r3, [pc, #240]	@ (80008a8 <MX_TIM1_Init+0x154>)
 80007b8:	2200      	movs	r2, #0
 80007ba:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80007bc:	4b3a      	ldr	r3, [pc, #232]	@ (80008a8 <MX_TIM1_Init+0x154>)
 80007be:	2200      	movs	r2, #0
 80007c0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80007c2:	4839      	ldr	r0, [pc, #228]	@ (80008a8 <MX_TIM1_Init+0x154>)
 80007c4:	f002 f87c 	bl	80028c0 <HAL_TIM_Base_Init>
 80007c8:	4603      	mov	r3, r0
 80007ca:	2b00      	cmp	r3, #0
 80007cc:	d001      	beq.n	80007d2 <MX_TIM1_Init+0x7e>
  {
    Error_Handler();
 80007ce:	f000 f875 	bl	80008bc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80007d2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80007d6:	65bb      	str	r3, [r7, #88]	@ 0x58
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80007d8:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 80007dc:	4619      	mov	r1, r3
 80007de:	4832      	ldr	r0, [pc, #200]	@ (80008a8 <MX_TIM1_Init+0x154>)
 80007e0:	f002 fa3a 	bl	8002c58 <HAL_TIM_ConfigClockSource>
 80007e4:	4603      	mov	r3, r0
 80007e6:	2b00      	cmp	r3, #0
 80007e8:	d001      	beq.n	80007ee <MX_TIM1_Init+0x9a>
  {
    Error_Handler();
 80007ea:	f000 f867 	bl	80008bc <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 80007ee:	482e      	ldr	r0, [pc, #184]	@ (80008a8 <MX_TIM1_Init+0x154>)
 80007f0:	f002 f8bd 	bl	800296e <HAL_TIM_PWM_Init>
 80007f4:	4603      	mov	r3, r0
 80007f6:	2b00      	cmp	r3, #0
 80007f8:	d001      	beq.n	80007fe <MX_TIM1_Init+0xaa>
  {
    Error_Handler();
 80007fa:	f000 f85f 	bl	80008bc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80007fe:	2300      	movs	r3, #0
 8000800:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8000802:	2300      	movs	r3, #0
 8000804:	653b      	str	r3, [r7, #80]	@ 0x50
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000806:	2300      	movs	r3, #0
 8000808:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800080a:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 800080e:	4619      	mov	r1, r3
 8000810:	4825      	ldr	r0, [pc, #148]	@ (80008a8 <MX_TIM1_Init+0x154>)
 8000812:	f002 ff35 	bl	8003680 <HAL_TIMEx_MasterConfigSynchronization>
 8000816:	4603      	mov	r3, r0
 8000818:	2b00      	cmp	r3, #0
 800081a:	d001      	beq.n	8000820 <MX_TIM1_Init+0xcc>
  {
    Error_Handler();
 800081c:	f000 f84e 	bl	80008bc <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000820:	2360      	movs	r3, #96	@ 0x60
 8000822:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.Pulse = 198;
 8000824:	23c6      	movs	r3, #198	@ 0xc6
 8000826:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000828:	2300      	movs	r3, #0
 800082a:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800082c:	2300      	movs	r3, #0
 800082e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000830:	2300      	movs	r3, #0
 8000832:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8000834:	2300      	movs	r3, #0
 8000836:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8000838:	2300      	movs	r3, #0
 800083a:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 800083c:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8000840:	2208      	movs	r2, #8
 8000842:	4619      	mov	r1, r3
 8000844:	4818      	ldr	r0, [pc, #96]	@ (80008a8 <MX_TIM1_Init+0x154>)
 8000846:	f002 f8f3 	bl	8002a30 <HAL_TIM_PWM_ConfigChannel>
 800084a:	4603      	mov	r3, r0
 800084c:	2b00      	cmp	r3, #0
 800084e:	d001      	beq.n	8000854 <MX_TIM1_Init+0x100>
  {
    Error_Handler();
 8000850:	f000 f834 	bl	80008bc <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8000854:	2300      	movs	r3, #0
 8000856:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8000858:	2300      	movs	r3, #0
 800085a:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800085c:	2300      	movs	r3, #0
 800085e:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8000860:	2300      	movs	r3, #0
 8000862:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8000864:	2300      	movs	r3, #0
 8000866:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8000868:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800086c:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 800086e:	2300      	movs	r3, #0
 8000870:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8000872:	2300      	movs	r3, #0
 8000874:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8000876:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800087a:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 800087c:	2300      	movs	r3, #0
 800087e:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8000880:	2300      	movs	r3, #0
 8000882:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8000884:	1d3b      	adds	r3, r7, #4
 8000886:	4619      	mov	r1, r3
 8000888:	4807      	ldr	r0, [pc, #28]	@ (80008a8 <MX_TIM1_Init+0x154>)
 800088a:	f002 ff85 	bl	8003798 <HAL_TIMEx_ConfigBreakDeadTime>
 800088e:	4603      	mov	r3, r0
 8000890:	2b00      	cmp	r3, #0
 8000892:	d001      	beq.n	8000898 <MX_TIM1_Init+0x144>
  {
    Error_Handler();
 8000894:	f000 f812 	bl	80008bc <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8000898:	4803      	ldr	r0, [pc, #12]	@ (80008a8 <MX_TIM1_Init+0x154>)
 800089a:	f000 f859 	bl	8000950 <HAL_TIM_MspPostInit>

}
 800089e:	bf00      	nop
 80008a0:	3768      	adds	r7, #104	@ 0x68
 80008a2:	46bd      	mov	sp, r7
 80008a4:	bd80      	pop	{r7, pc}
 80008a6:	bf00      	nop
 80008a8:	20000028 	.word	0x20000028
 80008ac:	40012c00 	.word	0x40012c00

080008b0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80008b0:	b580      	push	{r7, lr}
 80008b2:	af00      	add	r7, sp, #0
  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */

  /* USER CODE BEGIN MX_GPIO_Init_2 */
	coast_gpio_init();
 80008b4:	f7ff fd74 	bl	80003a0 <coast_gpio_init>
  /* USER CODE END MX_GPIO_Init_2 */
}
 80008b8:	bf00      	nop
 80008ba:	bd80      	pop	{r7, pc}

080008bc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80008bc:	b480      	push	{r7}
 80008be:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80008c0:	b672      	cpsid	i
}
 80008c2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80008c4:	bf00      	nop
 80008c6:	e7fd      	b.n	80008c4 <Error_Handler+0x8>

080008c8 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80008c8:	b580      	push	{r7, lr}
 80008ca:	b082      	sub	sp, #8
 80008cc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80008ce:	4b0f      	ldr	r3, [pc, #60]	@ (800090c <HAL_MspInit+0x44>)
 80008d0:	699b      	ldr	r3, [r3, #24]
 80008d2:	4a0e      	ldr	r2, [pc, #56]	@ (800090c <HAL_MspInit+0x44>)
 80008d4:	f043 0301 	orr.w	r3, r3, #1
 80008d8:	6193      	str	r3, [r2, #24]
 80008da:	4b0c      	ldr	r3, [pc, #48]	@ (800090c <HAL_MspInit+0x44>)
 80008dc:	699b      	ldr	r3, [r3, #24]
 80008de:	f003 0301 	and.w	r3, r3, #1
 80008e2:	607b      	str	r3, [r7, #4]
 80008e4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80008e6:	4b09      	ldr	r3, [pc, #36]	@ (800090c <HAL_MspInit+0x44>)
 80008e8:	69db      	ldr	r3, [r3, #28]
 80008ea:	4a08      	ldr	r2, [pc, #32]	@ (800090c <HAL_MspInit+0x44>)
 80008ec:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80008f0:	61d3      	str	r3, [r2, #28]
 80008f2:	4b06      	ldr	r3, [pc, #24]	@ (800090c <HAL_MspInit+0x44>)
 80008f4:	69db      	ldr	r3, [r3, #28]
 80008f6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80008fa:	603b      	str	r3, [r7, #0]
 80008fc:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 80008fe:	2007      	movs	r0, #7
 8000900:	f000 fa06 	bl	8000d10 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000904:	bf00      	nop
 8000906:	3708      	adds	r7, #8
 8000908:	46bd      	mov	sp, r7
 800090a:	bd80      	pop	{r7, pc}
 800090c:	40021000 	.word	0x40021000

08000910 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000910:	b480      	push	{r7}
 8000912:	b085      	sub	sp, #20
 8000914:	af00      	add	r7, sp, #0
 8000916:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8000918:	687b      	ldr	r3, [r7, #4]
 800091a:	681b      	ldr	r3, [r3, #0]
 800091c:	4a0a      	ldr	r2, [pc, #40]	@ (8000948 <HAL_TIM_Base_MspInit+0x38>)
 800091e:	4293      	cmp	r3, r2
 8000920:	d10b      	bne.n	800093a <HAL_TIM_Base_MspInit+0x2a>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8000922:	4b0a      	ldr	r3, [pc, #40]	@ (800094c <HAL_TIM_Base_MspInit+0x3c>)
 8000924:	699b      	ldr	r3, [r3, #24]
 8000926:	4a09      	ldr	r2, [pc, #36]	@ (800094c <HAL_TIM_Base_MspInit+0x3c>)
 8000928:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 800092c:	6193      	str	r3, [r2, #24]
 800092e:	4b07      	ldr	r3, [pc, #28]	@ (800094c <HAL_TIM_Base_MspInit+0x3c>)
 8000930:	699b      	ldr	r3, [r3, #24]
 8000932:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8000936:	60fb      	str	r3, [r7, #12]
 8000938:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM1_MspInit 1 */

  }

}
 800093a:	bf00      	nop
 800093c:	3714      	adds	r7, #20
 800093e:	46bd      	mov	sp, r7
 8000940:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000944:	4770      	bx	lr
 8000946:	bf00      	nop
 8000948:	40012c00 	.word	0x40012c00
 800094c:	40021000 	.word	0x40021000

08000950 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8000950:	b580      	push	{r7, lr}
 8000952:	b088      	sub	sp, #32
 8000954:	af00      	add	r7, sp, #0
 8000956:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000958:	f107 030c 	add.w	r3, r7, #12
 800095c:	2200      	movs	r2, #0
 800095e:	601a      	str	r2, [r3, #0]
 8000960:	605a      	str	r2, [r3, #4]
 8000962:	609a      	str	r2, [r3, #8]
 8000964:	60da      	str	r2, [r3, #12]
 8000966:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8000968:	687b      	ldr	r3, [r7, #4]
 800096a:	681b      	ldr	r3, [r3, #0]
 800096c:	4a11      	ldr	r2, [pc, #68]	@ (80009b4 <HAL_TIM_MspPostInit+0x64>)
 800096e:	4293      	cmp	r3, r2
 8000970:	d11b      	bne.n	80009aa <HAL_TIM_MspPostInit+0x5a>
  {
    /* USER CODE BEGIN TIM1_MspPostInit 0 */

    /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000972:	4b11      	ldr	r3, [pc, #68]	@ (80009b8 <HAL_TIM_MspPostInit+0x68>)
 8000974:	695b      	ldr	r3, [r3, #20]
 8000976:	4a10      	ldr	r2, [pc, #64]	@ (80009b8 <HAL_TIM_MspPostInit+0x68>)
 8000978:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800097c:	6153      	str	r3, [r2, #20]
 800097e:	4b0e      	ldr	r3, [pc, #56]	@ (80009b8 <HAL_TIM_MspPostInit+0x68>)
 8000980:	695b      	ldr	r3, [r3, #20]
 8000982:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8000986:	60bb      	str	r3, [r7, #8]
 8000988:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PC2     ------> TIM1_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 800098a:	2304      	movs	r3, #4
 800098c:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800098e:	2302      	movs	r3, #2
 8000990:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000992:	2300      	movs	r3, #0
 8000994:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000996:	2300      	movs	r3, #0
 8000998:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 800099a:	2302      	movs	r3, #2
 800099c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800099e:	f107 030c 	add.w	r3, r7, #12
 80009a2:	4619      	mov	r1, r3
 80009a4:	4805      	ldr	r0, [pc, #20]	@ (80009bc <HAL_TIM_MspPostInit+0x6c>)
 80009a6:	f000 f9e7 	bl	8000d78 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM1_MspPostInit 1 */

    /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 80009aa:	bf00      	nop
 80009ac:	3720      	adds	r7, #32
 80009ae:	46bd      	mov	sp, r7
 80009b0:	bd80      	pop	{r7, pc}
 80009b2:	bf00      	nop
 80009b4:	40012c00 	.word	0x40012c00
 80009b8:	40021000 	.word	0x40021000
 80009bc:	48000800 	.word	0x48000800

080009c0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80009c0:	b480      	push	{r7}
 80009c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80009c4:	bf00      	nop
 80009c6:	e7fd      	b.n	80009c4 <NMI_Handler+0x4>

080009c8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80009c8:	b480      	push	{r7}
 80009ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80009cc:	bf00      	nop
 80009ce:	e7fd      	b.n	80009cc <HardFault_Handler+0x4>

080009d0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80009d0:	b480      	push	{r7}
 80009d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80009d4:	bf00      	nop
 80009d6:	e7fd      	b.n	80009d4 <MemManage_Handler+0x4>

080009d8 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80009d8:	b480      	push	{r7}
 80009da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80009dc:	bf00      	nop
 80009de:	e7fd      	b.n	80009dc <BusFault_Handler+0x4>

080009e0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80009e0:	b480      	push	{r7}
 80009e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80009e4:	bf00      	nop
 80009e6:	e7fd      	b.n	80009e4 <UsageFault_Handler+0x4>

080009e8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80009e8:	b480      	push	{r7}
 80009ea:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80009ec:	bf00      	nop
 80009ee:	46bd      	mov	sp, r7
 80009f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009f4:	4770      	bx	lr

080009f6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80009f6:	b480      	push	{r7}
 80009f8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80009fa:	bf00      	nop
 80009fc:	46bd      	mov	sp, r7
 80009fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a02:	4770      	bx	lr

08000a04 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000a04:	b480      	push	{r7}
 8000a06:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000a08:	bf00      	nop
 8000a0a:	46bd      	mov	sp, r7
 8000a0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a10:	4770      	bx	lr

08000a12 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000a12:	b580      	push	{r7, lr}
 8000a14:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000a16:	f000 f885 	bl	8000b24 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000a1a:	bf00      	nop
 8000a1c:	bd80      	pop	{r7, pc}
	...

08000a20 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000a20:	b480      	push	{r7}
 8000a22:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000a24:	4b06      	ldr	r3, [pc, #24]	@ (8000a40 <SystemInit+0x20>)
 8000a26:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000a2a:	4a05      	ldr	r2, [pc, #20]	@ (8000a40 <SystemInit+0x20>)
 8000a2c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000a30:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000a34:	bf00      	nop
 8000a36:	46bd      	mov	sp, r7
 8000a38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a3c:	4770      	bx	lr
 8000a3e:	bf00      	nop
 8000a40:	e000ed00 	.word	0xe000ed00

08000a44 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000a44:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000a7c <LoopForever+0x2>
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8000a48:	f7ff ffea 	bl	8000a20 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000a4c:	480c      	ldr	r0, [pc, #48]	@ (8000a80 <LoopForever+0x6>)
  ldr r1, =_edata
 8000a4e:	490d      	ldr	r1, [pc, #52]	@ (8000a84 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000a50:	4a0d      	ldr	r2, [pc, #52]	@ (8000a88 <LoopForever+0xe>)
  movs r3, #0
 8000a52:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000a54:	e002      	b.n	8000a5c <LoopCopyDataInit>

08000a56 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000a56:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000a58:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000a5a:	3304      	adds	r3, #4

08000a5c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000a5c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000a5e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000a60:	d3f9      	bcc.n	8000a56 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000a62:	4a0a      	ldr	r2, [pc, #40]	@ (8000a8c <LoopForever+0x12>)
  ldr r4, =_ebss
 8000a64:	4c0a      	ldr	r4, [pc, #40]	@ (8000a90 <LoopForever+0x16>)
  movs r3, #0
 8000a66:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000a68:	e001      	b.n	8000a6e <LoopFillZerobss>

08000a6a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000a6a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000a6c:	3204      	adds	r2, #4

08000a6e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000a6e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000a70:	d3fb      	bcc.n	8000a6a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000a72:	f002 ff1f 	bl	80038b4 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000a76:	f7ff fdfe 	bl	8000676 <main>

08000a7a <LoopForever>:

LoopForever:
    b LoopForever
 8000a7a:	e7fe      	b.n	8000a7a <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000a7c:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 8000a80:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000a84:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8000a88:	0800394c 	.word	0x0800394c
  ldr r2, =_sbss
 8000a8c:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8000a90:	20000078 	.word	0x20000078

08000a94 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000a94:	e7fe      	b.n	8000a94 <ADC1_2_IRQHandler>
	...

08000a98 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000a98:	b580      	push	{r7, lr}
 8000a9a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000a9c:	4b08      	ldr	r3, [pc, #32]	@ (8000ac0 <HAL_Init+0x28>)
 8000a9e:	681b      	ldr	r3, [r3, #0]
 8000aa0:	4a07      	ldr	r2, [pc, #28]	@ (8000ac0 <HAL_Init+0x28>)
 8000aa2:	f043 0310 	orr.w	r3, r3, #16
 8000aa6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000aa8:	2003      	movs	r0, #3
 8000aaa:	f000 f931 	bl	8000d10 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000aae:	2000      	movs	r0, #0
 8000ab0:	f000 f808 	bl	8000ac4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000ab4:	f7ff ff08 	bl	80008c8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000ab8:	2300      	movs	r3, #0
}
 8000aba:	4618      	mov	r0, r3
 8000abc:	bd80      	pop	{r7, pc}
 8000abe:	bf00      	nop
 8000ac0:	40022000 	.word	0x40022000

08000ac4 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000ac4:	b580      	push	{r7, lr}
 8000ac6:	b082      	sub	sp, #8
 8000ac8:	af00      	add	r7, sp, #0
 8000aca:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000acc:	4b12      	ldr	r3, [pc, #72]	@ (8000b18 <HAL_InitTick+0x54>)
 8000ace:	681a      	ldr	r2, [r3, #0]
 8000ad0:	4b12      	ldr	r3, [pc, #72]	@ (8000b1c <HAL_InitTick+0x58>)
 8000ad2:	781b      	ldrb	r3, [r3, #0]
 8000ad4:	4619      	mov	r1, r3
 8000ad6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000ada:	fbb3 f3f1 	udiv	r3, r3, r1
 8000ade:	fbb2 f3f3 	udiv	r3, r2, r3
 8000ae2:	4618      	mov	r0, r3
 8000ae4:	f000 f93b 	bl	8000d5e <HAL_SYSTICK_Config>
 8000ae8:	4603      	mov	r3, r0
 8000aea:	2b00      	cmp	r3, #0
 8000aec:	d001      	beq.n	8000af2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000aee:	2301      	movs	r3, #1
 8000af0:	e00e      	b.n	8000b10 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000af2:	687b      	ldr	r3, [r7, #4]
 8000af4:	2b0f      	cmp	r3, #15
 8000af6:	d80a      	bhi.n	8000b0e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000af8:	2200      	movs	r2, #0
 8000afa:	6879      	ldr	r1, [r7, #4]
 8000afc:	f04f 30ff 	mov.w	r0, #4294967295
 8000b00:	f000 f911 	bl	8000d26 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000b04:	4a06      	ldr	r2, [pc, #24]	@ (8000b20 <HAL_InitTick+0x5c>)
 8000b06:	687b      	ldr	r3, [r7, #4]
 8000b08:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 8000b0a:	2300      	movs	r3, #0
 8000b0c:	e000      	b.n	8000b10 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000b0e:	2301      	movs	r3, #1
}
 8000b10:	4618      	mov	r0, r3
 8000b12:	3708      	adds	r7, #8
 8000b14:	46bd      	mov	sp, r7
 8000b16:	bd80      	pop	{r7, pc}
 8000b18:	20000000 	.word	0x20000000
 8000b1c:	20000008 	.word	0x20000008
 8000b20:	20000004 	.word	0x20000004

08000b24 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000b24:	b480      	push	{r7}
 8000b26:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000b28:	4b06      	ldr	r3, [pc, #24]	@ (8000b44 <HAL_IncTick+0x20>)
 8000b2a:	781b      	ldrb	r3, [r3, #0]
 8000b2c:	461a      	mov	r2, r3
 8000b2e:	4b06      	ldr	r3, [pc, #24]	@ (8000b48 <HAL_IncTick+0x24>)
 8000b30:	681b      	ldr	r3, [r3, #0]
 8000b32:	4413      	add	r3, r2
 8000b34:	4a04      	ldr	r2, [pc, #16]	@ (8000b48 <HAL_IncTick+0x24>)
 8000b36:	6013      	str	r3, [r2, #0]
}
 8000b38:	bf00      	nop
 8000b3a:	46bd      	mov	sp, r7
 8000b3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b40:	4770      	bx	lr
 8000b42:	bf00      	nop
 8000b44:	20000008 	.word	0x20000008
 8000b48:	20000074 	.word	0x20000074

08000b4c <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000b4c:	b480      	push	{r7}
 8000b4e:	af00      	add	r7, sp, #0
  return uwTick;  
 8000b50:	4b03      	ldr	r3, [pc, #12]	@ (8000b60 <HAL_GetTick+0x14>)
 8000b52:	681b      	ldr	r3, [r3, #0]
}
 8000b54:	4618      	mov	r0, r3
 8000b56:	46bd      	mov	sp, r7
 8000b58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b5c:	4770      	bx	lr
 8000b5e:	bf00      	nop
 8000b60:	20000074 	.word	0x20000074

08000b64 <HAL_Delay>:
  *         implementations  in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000b64:	b580      	push	{r7, lr}
 8000b66:	b084      	sub	sp, #16
 8000b68:	af00      	add	r7, sp, #0
 8000b6a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000b6c:	f7ff ffee 	bl	8000b4c <HAL_GetTick>
 8000b70:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000b72:	687b      	ldr	r3, [r7, #4]
 8000b74:	60fb      	str	r3, [r7, #12]
  
  /* Add freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000b76:	68fb      	ldr	r3, [r7, #12]
 8000b78:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000b7c:	d005      	beq.n	8000b8a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000b7e:	4b0a      	ldr	r3, [pc, #40]	@ (8000ba8 <HAL_Delay+0x44>)
 8000b80:	781b      	ldrb	r3, [r3, #0]
 8000b82:	461a      	mov	r2, r3
 8000b84:	68fb      	ldr	r3, [r7, #12]
 8000b86:	4413      	add	r3, r2
 8000b88:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 8000b8a:	bf00      	nop
 8000b8c:	f7ff ffde 	bl	8000b4c <HAL_GetTick>
 8000b90:	4602      	mov	r2, r0
 8000b92:	68bb      	ldr	r3, [r7, #8]
 8000b94:	1ad3      	subs	r3, r2, r3
 8000b96:	68fa      	ldr	r2, [r7, #12]
 8000b98:	429a      	cmp	r2, r3
 8000b9a:	d8f7      	bhi.n	8000b8c <HAL_Delay+0x28>
  {
  }
}
 8000b9c:	bf00      	nop
 8000b9e:	bf00      	nop
 8000ba0:	3710      	adds	r7, #16
 8000ba2:	46bd      	mov	sp, r7
 8000ba4:	bd80      	pop	{r7, pc}
 8000ba6:	bf00      	nop
 8000ba8:	20000008 	.word	0x20000008

08000bac <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000bac:	b480      	push	{r7}
 8000bae:	b085      	sub	sp, #20
 8000bb0:	af00      	add	r7, sp, #0
 8000bb2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000bb4:	687b      	ldr	r3, [r7, #4]
 8000bb6:	f003 0307 	and.w	r3, r3, #7
 8000bba:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000bbc:	4b0c      	ldr	r3, [pc, #48]	@ (8000bf0 <__NVIC_SetPriorityGrouping+0x44>)
 8000bbe:	68db      	ldr	r3, [r3, #12]
 8000bc0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000bc2:	68ba      	ldr	r2, [r7, #8]
 8000bc4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000bc8:	4013      	ands	r3, r2
 8000bca:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000bcc:	68fb      	ldr	r3, [r7, #12]
 8000bce:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000bd0:	68bb      	ldr	r3, [r7, #8]
 8000bd2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000bd4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000bd8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000bdc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000bde:	4a04      	ldr	r2, [pc, #16]	@ (8000bf0 <__NVIC_SetPriorityGrouping+0x44>)
 8000be0:	68bb      	ldr	r3, [r7, #8]
 8000be2:	60d3      	str	r3, [r2, #12]
}
 8000be4:	bf00      	nop
 8000be6:	3714      	adds	r7, #20
 8000be8:	46bd      	mov	sp, r7
 8000bea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bee:	4770      	bx	lr
 8000bf0:	e000ed00 	.word	0xe000ed00

08000bf4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000bf4:	b480      	push	{r7}
 8000bf6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000bf8:	4b04      	ldr	r3, [pc, #16]	@ (8000c0c <__NVIC_GetPriorityGrouping+0x18>)
 8000bfa:	68db      	ldr	r3, [r3, #12]
 8000bfc:	0a1b      	lsrs	r3, r3, #8
 8000bfe:	f003 0307 	and.w	r3, r3, #7
}
 8000c02:	4618      	mov	r0, r3
 8000c04:	46bd      	mov	sp, r7
 8000c06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c0a:	4770      	bx	lr
 8000c0c:	e000ed00 	.word	0xe000ed00

08000c10 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000c10:	b480      	push	{r7}
 8000c12:	b083      	sub	sp, #12
 8000c14:	af00      	add	r7, sp, #0
 8000c16:	4603      	mov	r3, r0
 8000c18:	6039      	str	r1, [r7, #0]
 8000c1a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000c1c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c20:	2b00      	cmp	r3, #0
 8000c22:	db0a      	blt.n	8000c3a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000c24:	683b      	ldr	r3, [r7, #0]
 8000c26:	b2da      	uxtb	r2, r3
 8000c28:	490c      	ldr	r1, [pc, #48]	@ (8000c5c <__NVIC_SetPriority+0x4c>)
 8000c2a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c2e:	0112      	lsls	r2, r2, #4
 8000c30:	b2d2      	uxtb	r2, r2
 8000c32:	440b      	add	r3, r1
 8000c34:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000c38:	e00a      	b.n	8000c50 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000c3a:	683b      	ldr	r3, [r7, #0]
 8000c3c:	b2da      	uxtb	r2, r3
 8000c3e:	4908      	ldr	r1, [pc, #32]	@ (8000c60 <__NVIC_SetPriority+0x50>)
 8000c40:	79fb      	ldrb	r3, [r7, #7]
 8000c42:	f003 030f 	and.w	r3, r3, #15
 8000c46:	3b04      	subs	r3, #4
 8000c48:	0112      	lsls	r2, r2, #4
 8000c4a:	b2d2      	uxtb	r2, r2
 8000c4c:	440b      	add	r3, r1
 8000c4e:	761a      	strb	r2, [r3, #24]
}
 8000c50:	bf00      	nop
 8000c52:	370c      	adds	r7, #12
 8000c54:	46bd      	mov	sp, r7
 8000c56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c5a:	4770      	bx	lr
 8000c5c:	e000e100 	.word	0xe000e100
 8000c60:	e000ed00 	.word	0xe000ed00

08000c64 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000c64:	b480      	push	{r7}
 8000c66:	b089      	sub	sp, #36	@ 0x24
 8000c68:	af00      	add	r7, sp, #0
 8000c6a:	60f8      	str	r0, [r7, #12]
 8000c6c:	60b9      	str	r1, [r7, #8]
 8000c6e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000c70:	68fb      	ldr	r3, [r7, #12]
 8000c72:	f003 0307 	and.w	r3, r3, #7
 8000c76:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000c78:	69fb      	ldr	r3, [r7, #28]
 8000c7a:	f1c3 0307 	rsb	r3, r3, #7
 8000c7e:	2b04      	cmp	r3, #4
 8000c80:	bf28      	it	cs
 8000c82:	2304      	movcs	r3, #4
 8000c84:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000c86:	69fb      	ldr	r3, [r7, #28]
 8000c88:	3304      	adds	r3, #4
 8000c8a:	2b06      	cmp	r3, #6
 8000c8c:	d902      	bls.n	8000c94 <NVIC_EncodePriority+0x30>
 8000c8e:	69fb      	ldr	r3, [r7, #28]
 8000c90:	3b03      	subs	r3, #3
 8000c92:	e000      	b.n	8000c96 <NVIC_EncodePriority+0x32>
 8000c94:	2300      	movs	r3, #0
 8000c96:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000c98:	f04f 32ff 	mov.w	r2, #4294967295
 8000c9c:	69bb      	ldr	r3, [r7, #24]
 8000c9e:	fa02 f303 	lsl.w	r3, r2, r3
 8000ca2:	43da      	mvns	r2, r3
 8000ca4:	68bb      	ldr	r3, [r7, #8]
 8000ca6:	401a      	ands	r2, r3
 8000ca8:	697b      	ldr	r3, [r7, #20]
 8000caa:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000cac:	f04f 31ff 	mov.w	r1, #4294967295
 8000cb0:	697b      	ldr	r3, [r7, #20]
 8000cb2:	fa01 f303 	lsl.w	r3, r1, r3
 8000cb6:	43d9      	mvns	r1, r3
 8000cb8:	687b      	ldr	r3, [r7, #4]
 8000cba:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000cbc:	4313      	orrs	r3, r2
         );
}
 8000cbe:	4618      	mov	r0, r3
 8000cc0:	3724      	adds	r7, #36	@ 0x24
 8000cc2:	46bd      	mov	sp, r7
 8000cc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cc8:	4770      	bx	lr
	...

08000ccc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000ccc:	b580      	push	{r7, lr}
 8000cce:	b082      	sub	sp, #8
 8000cd0:	af00      	add	r7, sp, #0
 8000cd2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000cd4:	687b      	ldr	r3, [r7, #4]
 8000cd6:	3b01      	subs	r3, #1
 8000cd8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000cdc:	d301      	bcc.n	8000ce2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000cde:	2301      	movs	r3, #1
 8000ce0:	e00f      	b.n	8000d02 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000ce2:	4a0a      	ldr	r2, [pc, #40]	@ (8000d0c <SysTick_Config+0x40>)
 8000ce4:	687b      	ldr	r3, [r7, #4]
 8000ce6:	3b01      	subs	r3, #1
 8000ce8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000cea:	210f      	movs	r1, #15
 8000cec:	f04f 30ff 	mov.w	r0, #4294967295
 8000cf0:	f7ff ff8e 	bl	8000c10 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000cf4:	4b05      	ldr	r3, [pc, #20]	@ (8000d0c <SysTick_Config+0x40>)
 8000cf6:	2200      	movs	r2, #0
 8000cf8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000cfa:	4b04      	ldr	r3, [pc, #16]	@ (8000d0c <SysTick_Config+0x40>)
 8000cfc:	2207      	movs	r2, #7
 8000cfe:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000d00:	2300      	movs	r3, #0
}
 8000d02:	4618      	mov	r0, r3
 8000d04:	3708      	adds	r7, #8
 8000d06:	46bd      	mov	sp, r7
 8000d08:	bd80      	pop	{r7, pc}
 8000d0a:	bf00      	nop
 8000d0c:	e000e010 	.word	0xe000e010

08000d10 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000d10:	b580      	push	{r7, lr}
 8000d12:	b082      	sub	sp, #8
 8000d14:	af00      	add	r7, sp, #0
 8000d16:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000d18:	6878      	ldr	r0, [r7, #4]
 8000d1a:	f7ff ff47 	bl	8000bac <__NVIC_SetPriorityGrouping>
}
 8000d1e:	bf00      	nop
 8000d20:	3708      	adds	r7, #8
 8000d22:	46bd      	mov	sp, r7
 8000d24:	bd80      	pop	{r7, pc}

08000d26 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000d26:	b580      	push	{r7, lr}
 8000d28:	b086      	sub	sp, #24
 8000d2a:	af00      	add	r7, sp, #0
 8000d2c:	4603      	mov	r3, r0
 8000d2e:	60b9      	str	r1, [r7, #8]
 8000d30:	607a      	str	r2, [r7, #4]
 8000d32:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000d34:	2300      	movs	r3, #0
 8000d36:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000d38:	f7ff ff5c 	bl	8000bf4 <__NVIC_GetPriorityGrouping>
 8000d3c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000d3e:	687a      	ldr	r2, [r7, #4]
 8000d40:	68b9      	ldr	r1, [r7, #8]
 8000d42:	6978      	ldr	r0, [r7, #20]
 8000d44:	f7ff ff8e 	bl	8000c64 <NVIC_EncodePriority>
 8000d48:	4602      	mov	r2, r0
 8000d4a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000d4e:	4611      	mov	r1, r2
 8000d50:	4618      	mov	r0, r3
 8000d52:	f7ff ff5d 	bl	8000c10 <__NVIC_SetPriority>
}
 8000d56:	bf00      	nop
 8000d58:	3718      	adds	r7, #24
 8000d5a:	46bd      	mov	sp, r7
 8000d5c:	bd80      	pop	{r7, pc}

08000d5e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000d5e:	b580      	push	{r7, lr}
 8000d60:	b082      	sub	sp, #8
 8000d62:	af00      	add	r7, sp, #0
 8000d64:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000d66:	6878      	ldr	r0, [r7, #4]
 8000d68:	f7ff ffb0 	bl	8000ccc <SysTick_Config>
 8000d6c:	4603      	mov	r3, r0
}
 8000d6e:	4618      	mov	r0, r3
 8000d70:	3708      	adds	r7, #8
 8000d72:	46bd      	mov	sp, r7
 8000d74:	bd80      	pop	{r7, pc}
	...

08000d78 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000d78:	b480      	push	{r7}
 8000d7a:	b087      	sub	sp, #28
 8000d7c:	af00      	add	r7, sp, #0
 8000d7e:	6078      	str	r0, [r7, #4]
 8000d80:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000d82:	2300      	movs	r3, #0
 8000d84:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000d86:	e160      	b.n	800104a <HAL_GPIO_Init+0x2d2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000d88:	683b      	ldr	r3, [r7, #0]
 8000d8a:	681a      	ldr	r2, [r3, #0]
 8000d8c:	2101      	movs	r1, #1
 8000d8e:	697b      	ldr	r3, [r7, #20]
 8000d90:	fa01 f303 	lsl.w	r3, r1, r3
 8000d94:	4013      	ands	r3, r2
 8000d96:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000d98:	68fb      	ldr	r3, [r7, #12]
 8000d9a:	2b00      	cmp	r3, #0
 8000d9c:	f000 8152 	beq.w	8001044 <HAL_GPIO_Init+0x2cc>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000da0:	683b      	ldr	r3, [r7, #0]
 8000da2:	685b      	ldr	r3, [r3, #4]
 8000da4:	f003 0303 	and.w	r3, r3, #3
 8000da8:	2b01      	cmp	r3, #1
 8000daa:	d005      	beq.n	8000db8 <HAL_GPIO_Init+0x40>
 8000dac:	683b      	ldr	r3, [r7, #0]
 8000dae:	685b      	ldr	r3, [r3, #4]
 8000db0:	f003 0303 	and.w	r3, r3, #3
 8000db4:	2b02      	cmp	r3, #2
 8000db6:	d130      	bne.n	8000e1a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000db8:	687b      	ldr	r3, [r7, #4]
 8000dba:	689b      	ldr	r3, [r3, #8]
 8000dbc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8000dbe:	697b      	ldr	r3, [r7, #20]
 8000dc0:	005b      	lsls	r3, r3, #1
 8000dc2:	2203      	movs	r2, #3
 8000dc4:	fa02 f303 	lsl.w	r3, r2, r3
 8000dc8:	43db      	mvns	r3, r3
 8000dca:	693a      	ldr	r2, [r7, #16]
 8000dcc:	4013      	ands	r3, r2
 8000dce:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000dd0:	683b      	ldr	r3, [r7, #0]
 8000dd2:	68da      	ldr	r2, [r3, #12]
 8000dd4:	697b      	ldr	r3, [r7, #20]
 8000dd6:	005b      	lsls	r3, r3, #1
 8000dd8:	fa02 f303 	lsl.w	r3, r2, r3
 8000ddc:	693a      	ldr	r2, [r7, #16]
 8000dde:	4313      	orrs	r3, r2
 8000de0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000de2:	687b      	ldr	r3, [r7, #4]
 8000de4:	693a      	ldr	r2, [r7, #16]
 8000de6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000de8:	687b      	ldr	r3, [r7, #4]
 8000dea:	685b      	ldr	r3, [r3, #4]
 8000dec:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000dee:	2201      	movs	r2, #1
 8000df0:	697b      	ldr	r3, [r7, #20]
 8000df2:	fa02 f303 	lsl.w	r3, r2, r3
 8000df6:	43db      	mvns	r3, r3
 8000df8:	693a      	ldr	r2, [r7, #16]
 8000dfa:	4013      	ands	r3, r2
 8000dfc:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000dfe:	683b      	ldr	r3, [r7, #0]
 8000e00:	685b      	ldr	r3, [r3, #4]
 8000e02:	091b      	lsrs	r3, r3, #4
 8000e04:	f003 0201 	and.w	r2, r3, #1
 8000e08:	697b      	ldr	r3, [r7, #20]
 8000e0a:	fa02 f303 	lsl.w	r3, r2, r3
 8000e0e:	693a      	ldr	r2, [r7, #16]
 8000e10:	4313      	orrs	r3, r2
 8000e12:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000e14:	687b      	ldr	r3, [r7, #4]
 8000e16:	693a      	ldr	r2, [r7, #16]
 8000e18:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000e1a:	683b      	ldr	r3, [r7, #0]
 8000e1c:	685b      	ldr	r3, [r3, #4]
 8000e1e:	f003 0303 	and.w	r3, r3, #3
 8000e22:	2b03      	cmp	r3, #3
 8000e24:	d017      	beq.n	8000e56 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000e26:	687b      	ldr	r3, [r7, #4]
 8000e28:	68db      	ldr	r3, [r3, #12]
 8000e2a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8000e2c:	697b      	ldr	r3, [r7, #20]
 8000e2e:	005b      	lsls	r3, r3, #1
 8000e30:	2203      	movs	r2, #3
 8000e32:	fa02 f303 	lsl.w	r3, r2, r3
 8000e36:	43db      	mvns	r3, r3
 8000e38:	693a      	ldr	r2, [r7, #16]
 8000e3a:	4013      	ands	r3, r2
 8000e3c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8000e3e:	683b      	ldr	r3, [r7, #0]
 8000e40:	689a      	ldr	r2, [r3, #8]
 8000e42:	697b      	ldr	r3, [r7, #20]
 8000e44:	005b      	lsls	r3, r3, #1
 8000e46:	fa02 f303 	lsl.w	r3, r2, r3
 8000e4a:	693a      	ldr	r2, [r7, #16]
 8000e4c:	4313      	orrs	r3, r2
 8000e4e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8000e50:	687b      	ldr	r3, [r7, #4]
 8000e52:	693a      	ldr	r2, [r7, #16]
 8000e54:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000e56:	683b      	ldr	r3, [r7, #0]
 8000e58:	685b      	ldr	r3, [r3, #4]
 8000e5a:	f003 0303 	and.w	r3, r3, #3
 8000e5e:	2b02      	cmp	r3, #2
 8000e60:	d123      	bne.n	8000eaa <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8000e62:	697b      	ldr	r3, [r7, #20]
 8000e64:	08da      	lsrs	r2, r3, #3
 8000e66:	687b      	ldr	r3, [r7, #4]
 8000e68:	3208      	adds	r2, #8
 8000e6a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000e6e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8000e70:	697b      	ldr	r3, [r7, #20]
 8000e72:	f003 0307 	and.w	r3, r3, #7
 8000e76:	009b      	lsls	r3, r3, #2
 8000e78:	220f      	movs	r2, #15
 8000e7a:	fa02 f303 	lsl.w	r3, r2, r3
 8000e7e:	43db      	mvns	r3, r3
 8000e80:	693a      	ldr	r2, [r7, #16]
 8000e82:	4013      	ands	r3, r2
 8000e84:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8000e86:	683b      	ldr	r3, [r7, #0]
 8000e88:	691a      	ldr	r2, [r3, #16]
 8000e8a:	697b      	ldr	r3, [r7, #20]
 8000e8c:	f003 0307 	and.w	r3, r3, #7
 8000e90:	009b      	lsls	r3, r3, #2
 8000e92:	fa02 f303 	lsl.w	r3, r2, r3
 8000e96:	693a      	ldr	r2, [r7, #16]
 8000e98:	4313      	orrs	r3, r2
 8000e9a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8000e9c:	697b      	ldr	r3, [r7, #20]
 8000e9e:	08da      	lsrs	r2, r3, #3
 8000ea0:	687b      	ldr	r3, [r7, #4]
 8000ea2:	3208      	adds	r2, #8
 8000ea4:	6939      	ldr	r1, [r7, #16]
 8000ea6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000eaa:	687b      	ldr	r3, [r7, #4]
 8000eac:	681b      	ldr	r3, [r3, #0]
 8000eae:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8000eb0:	697b      	ldr	r3, [r7, #20]
 8000eb2:	005b      	lsls	r3, r3, #1
 8000eb4:	2203      	movs	r2, #3
 8000eb6:	fa02 f303 	lsl.w	r3, r2, r3
 8000eba:	43db      	mvns	r3, r3
 8000ebc:	693a      	ldr	r2, [r7, #16]
 8000ebe:	4013      	ands	r3, r2
 8000ec0:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8000ec2:	683b      	ldr	r3, [r7, #0]
 8000ec4:	685b      	ldr	r3, [r3, #4]
 8000ec6:	f003 0203 	and.w	r2, r3, #3
 8000eca:	697b      	ldr	r3, [r7, #20]
 8000ecc:	005b      	lsls	r3, r3, #1
 8000ece:	fa02 f303 	lsl.w	r3, r2, r3
 8000ed2:	693a      	ldr	r2, [r7, #16]
 8000ed4:	4313      	orrs	r3, r2
 8000ed6:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000ed8:	687b      	ldr	r3, [r7, #4]
 8000eda:	693a      	ldr	r2, [r7, #16]
 8000edc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8000ede:	683b      	ldr	r3, [r7, #0]
 8000ee0:	685b      	ldr	r3, [r3, #4]
 8000ee2:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8000ee6:	2b00      	cmp	r3, #0
 8000ee8:	f000 80ac 	beq.w	8001044 <HAL_GPIO_Init+0x2cc>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000eec:	4b5e      	ldr	r3, [pc, #376]	@ (8001068 <HAL_GPIO_Init+0x2f0>)
 8000eee:	699b      	ldr	r3, [r3, #24]
 8000ef0:	4a5d      	ldr	r2, [pc, #372]	@ (8001068 <HAL_GPIO_Init+0x2f0>)
 8000ef2:	f043 0301 	orr.w	r3, r3, #1
 8000ef6:	6193      	str	r3, [r2, #24]
 8000ef8:	4b5b      	ldr	r3, [pc, #364]	@ (8001068 <HAL_GPIO_Init+0x2f0>)
 8000efa:	699b      	ldr	r3, [r3, #24]
 8000efc:	f003 0301 	and.w	r3, r3, #1
 8000f00:	60bb      	str	r3, [r7, #8]
 8000f02:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8000f04:	4a59      	ldr	r2, [pc, #356]	@ (800106c <HAL_GPIO_Init+0x2f4>)
 8000f06:	697b      	ldr	r3, [r7, #20]
 8000f08:	089b      	lsrs	r3, r3, #2
 8000f0a:	3302      	adds	r3, #2
 8000f0c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000f10:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8000f12:	697b      	ldr	r3, [r7, #20]
 8000f14:	f003 0303 	and.w	r3, r3, #3
 8000f18:	009b      	lsls	r3, r3, #2
 8000f1a:	220f      	movs	r2, #15
 8000f1c:	fa02 f303 	lsl.w	r3, r2, r3
 8000f20:	43db      	mvns	r3, r3
 8000f22:	693a      	ldr	r2, [r7, #16]
 8000f24:	4013      	ands	r3, r2
 8000f26:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8000f28:	687b      	ldr	r3, [r7, #4]
 8000f2a:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8000f2e:	d025      	beq.n	8000f7c <HAL_GPIO_Init+0x204>
 8000f30:	687b      	ldr	r3, [r7, #4]
 8000f32:	4a4f      	ldr	r2, [pc, #316]	@ (8001070 <HAL_GPIO_Init+0x2f8>)
 8000f34:	4293      	cmp	r3, r2
 8000f36:	d01f      	beq.n	8000f78 <HAL_GPIO_Init+0x200>
 8000f38:	687b      	ldr	r3, [r7, #4]
 8000f3a:	4a4e      	ldr	r2, [pc, #312]	@ (8001074 <HAL_GPIO_Init+0x2fc>)
 8000f3c:	4293      	cmp	r3, r2
 8000f3e:	d019      	beq.n	8000f74 <HAL_GPIO_Init+0x1fc>
 8000f40:	687b      	ldr	r3, [r7, #4]
 8000f42:	4a4d      	ldr	r2, [pc, #308]	@ (8001078 <HAL_GPIO_Init+0x300>)
 8000f44:	4293      	cmp	r3, r2
 8000f46:	d013      	beq.n	8000f70 <HAL_GPIO_Init+0x1f8>
 8000f48:	687b      	ldr	r3, [r7, #4]
 8000f4a:	4a4c      	ldr	r2, [pc, #304]	@ (800107c <HAL_GPIO_Init+0x304>)
 8000f4c:	4293      	cmp	r3, r2
 8000f4e:	d00d      	beq.n	8000f6c <HAL_GPIO_Init+0x1f4>
 8000f50:	687b      	ldr	r3, [r7, #4]
 8000f52:	4a4b      	ldr	r2, [pc, #300]	@ (8001080 <HAL_GPIO_Init+0x308>)
 8000f54:	4293      	cmp	r3, r2
 8000f56:	d007      	beq.n	8000f68 <HAL_GPIO_Init+0x1f0>
 8000f58:	687b      	ldr	r3, [r7, #4]
 8000f5a:	4a4a      	ldr	r2, [pc, #296]	@ (8001084 <HAL_GPIO_Init+0x30c>)
 8000f5c:	4293      	cmp	r3, r2
 8000f5e:	d101      	bne.n	8000f64 <HAL_GPIO_Init+0x1ec>
 8000f60:	2306      	movs	r3, #6
 8000f62:	e00c      	b.n	8000f7e <HAL_GPIO_Init+0x206>
 8000f64:	2307      	movs	r3, #7
 8000f66:	e00a      	b.n	8000f7e <HAL_GPIO_Init+0x206>
 8000f68:	2305      	movs	r3, #5
 8000f6a:	e008      	b.n	8000f7e <HAL_GPIO_Init+0x206>
 8000f6c:	2304      	movs	r3, #4
 8000f6e:	e006      	b.n	8000f7e <HAL_GPIO_Init+0x206>
 8000f70:	2303      	movs	r3, #3
 8000f72:	e004      	b.n	8000f7e <HAL_GPIO_Init+0x206>
 8000f74:	2302      	movs	r3, #2
 8000f76:	e002      	b.n	8000f7e <HAL_GPIO_Init+0x206>
 8000f78:	2301      	movs	r3, #1
 8000f7a:	e000      	b.n	8000f7e <HAL_GPIO_Init+0x206>
 8000f7c:	2300      	movs	r3, #0
 8000f7e:	697a      	ldr	r2, [r7, #20]
 8000f80:	f002 0203 	and.w	r2, r2, #3
 8000f84:	0092      	lsls	r2, r2, #2
 8000f86:	4093      	lsls	r3, r2
 8000f88:	693a      	ldr	r2, [r7, #16]
 8000f8a:	4313      	orrs	r3, r2
 8000f8c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8000f8e:	4937      	ldr	r1, [pc, #220]	@ (800106c <HAL_GPIO_Init+0x2f4>)
 8000f90:	697b      	ldr	r3, [r7, #20]
 8000f92:	089b      	lsrs	r3, r3, #2
 8000f94:	3302      	adds	r3, #2
 8000f96:	693a      	ldr	r2, [r7, #16]
 8000f98:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000f9c:	4b3a      	ldr	r3, [pc, #232]	@ (8001088 <HAL_GPIO_Init+0x310>)
 8000f9e:	689b      	ldr	r3, [r3, #8]
 8000fa0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000fa2:	68fb      	ldr	r3, [r7, #12]
 8000fa4:	43db      	mvns	r3, r3
 8000fa6:	693a      	ldr	r2, [r7, #16]
 8000fa8:	4013      	ands	r3, r2
 8000faa:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8000fac:	683b      	ldr	r3, [r7, #0]
 8000fae:	685b      	ldr	r3, [r3, #4]
 8000fb0:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8000fb4:	2b00      	cmp	r3, #0
 8000fb6:	d003      	beq.n	8000fc0 <HAL_GPIO_Init+0x248>
        {
          temp |= iocurrent;
 8000fb8:	693a      	ldr	r2, [r7, #16]
 8000fba:	68fb      	ldr	r3, [r7, #12]
 8000fbc:	4313      	orrs	r3, r2
 8000fbe:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8000fc0:	4a31      	ldr	r2, [pc, #196]	@ (8001088 <HAL_GPIO_Init+0x310>)
 8000fc2:	693b      	ldr	r3, [r7, #16]
 8000fc4:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8000fc6:	4b30      	ldr	r3, [pc, #192]	@ (8001088 <HAL_GPIO_Init+0x310>)
 8000fc8:	68db      	ldr	r3, [r3, #12]
 8000fca:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000fcc:	68fb      	ldr	r3, [r7, #12]
 8000fce:	43db      	mvns	r3, r3
 8000fd0:	693a      	ldr	r2, [r7, #16]
 8000fd2:	4013      	ands	r3, r2
 8000fd4:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8000fd6:	683b      	ldr	r3, [r7, #0]
 8000fd8:	685b      	ldr	r3, [r3, #4]
 8000fda:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000fde:	2b00      	cmp	r3, #0
 8000fe0:	d003      	beq.n	8000fea <HAL_GPIO_Init+0x272>
        {
          temp |= iocurrent;
 8000fe2:	693a      	ldr	r2, [r7, #16]
 8000fe4:	68fb      	ldr	r3, [r7, #12]
 8000fe6:	4313      	orrs	r3, r2
 8000fe8:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8000fea:	4a27      	ldr	r2, [pc, #156]	@ (8001088 <HAL_GPIO_Init+0x310>)
 8000fec:	693b      	ldr	r3, [r7, #16]
 8000fee:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8000ff0:	4b25      	ldr	r3, [pc, #148]	@ (8001088 <HAL_GPIO_Init+0x310>)
 8000ff2:	685b      	ldr	r3, [r3, #4]
 8000ff4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000ff6:	68fb      	ldr	r3, [r7, #12]
 8000ff8:	43db      	mvns	r3, r3
 8000ffa:	693a      	ldr	r2, [r7, #16]
 8000ffc:	4013      	ands	r3, r2
 8000ffe:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001000:	683b      	ldr	r3, [r7, #0]
 8001002:	685b      	ldr	r3, [r3, #4]
 8001004:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001008:	2b00      	cmp	r3, #0
 800100a:	d003      	beq.n	8001014 <HAL_GPIO_Init+0x29c>
        {
          temp |= iocurrent;
 800100c:	693a      	ldr	r2, [r7, #16]
 800100e:	68fb      	ldr	r3, [r7, #12]
 8001010:	4313      	orrs	r3, r2
 8001012:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8001014:	4a1c      	ldr	r2, [pc, #112]	@ (8001088 <HAL_GPIO_Init+0x310>)
 8001016:	693b      	ldr	r3, [r7, #16]
 8001018:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800101a:	4b1b      	ldr	r3, [pc, #108]	@ (8001088 <HAL_GPIO_Init+0x310>)
 800101c:	681b      	ldr	r3, [r3, #0]
 800101e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001020:	68fb      	ldr	r3, [r7, #12]
 8001022:	43db      	mvns	r3, r3
 8001024:	693a      	ldr	r2, [r7, #16]
 8001026:	4013      	ands	r3, r2
 8001028:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800102a:	683b      	ldr	r3, [r7, #0]
 800102c:	685b      	ldr	r3, [r3, #4]
 800102e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001032:	2b00      	cmp	r3, #0
 8001034:	d003      	beq.n	800103e <HAL_GPIO_Init+0x2c6>
        {
          temp |= iocurrent;
 8001036:	693a      	ldr	r2, [r7, #16]
 8001038:	68fb      	ldr	r3, [r7, #12]
 800103a:	4313      	orrs	r3, r2
 800103c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 800103e:	4a12      	ldr	r2, [pc, #72]	@ (8001088 <HAL_GPIO_Init+0x310>)
 8001040:	693b      	ldr	r3, [r7, #16]
 8001042:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8001044:	697b      	ldr	r3, [r7, #20]
 8001046:	3301      	adds	r3, #1
 8001048:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800104a:	683b      	ldr	r3, [r7, #0]
 800104c:	681a      	ldr	r2, [r3, #0]
 800104e:	697b      	ldr	r3, [r7, #20]
 8001050:	fa22 f303 	lsr.w	r3, r2, r3
 8001054:	2b00      	cmp	r3, #0
 8001056:	f47f ae97 	bne.w	8000d88 <HAL_GPIO_Init+0x10>
  }
}
 800105a:	bf00      	nop
 800105c:	bf00      	nop
 800105e:	371c      	adds	r7, #28
 8001060:	46bd      	mov	sp, r7
 8001062:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001066:	4770      	bx	lr
 8001068:	40021000 	.word	0x40021000
 800106c:	40010000 	.word	0x40010000
 8001070:	48000400 	.word	0x48000400
 8001074:	48000800 	.word	0x48000800
 8001078:	48000c00 	.word	0x48000c00
 800107c:	48001000 	.word	0x48001000
 8001080:	48001400 	.word	0x48001400
 8001084:	48001800 	.word	0x48001800
 8001088:	40010400 	.word	0x40010400

0800108c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800108c:	b480      	push	{r7}
 800108e:	b083      	sub	sp, #12
 8001090:	af00      	add	r7, sp, #0
 8001092:	6078      	str	r0, [r7, #4]
 8001094:	460b      	mov	r3, r1
 8001096:	807b      	strh	r3, [r7, #2]
 8001098:	4613      	mov	r3, r2
 800109a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800109c:	787b      	ldrb	r3, [r7, #1]
 800109e:	2b00      	cmp	r3, #0
 80010a0:	d003      	beq.n	80010aa <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80010a2:	887a      	ldrh	r2, [r7, #2]
 80010a4:	687b      	ldr	r3, [r7, #4]
 80010a6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80010a8:	e002      	b.n	80010b0 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80010aa:	887a      	ldrh	r2, [r7, #2]
 80010ac:	687b      	ldr	r3, [r7, #4]
 80010ae:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80010b0:	bf00      	nop
 80010b2:	370c      	adds	r7, #12
 80010b4:	46bd      	mov	sp, r7
 80010b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010ba:	4770      	bx	lr

080010bc <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80010bc:	b580      	push	{r7, lr}
 80010be:	f5ad 7d02 	sub.w	sp, sp, #520	@ 0x208
 80010c2:	af00      	add	r7, sp, #0
 80010c4:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80010c8:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80010cc:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80010ce:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80010d2:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80010d6:	681b      	ldr	r3, [r3, #0]
 80010d8:	2b00      	cmp	r3, #0
 80010da:	d102      	bne.n	80010e2 <HAL_RCC_OscConfig+0x26>
  {
    return HAL_ERROR;
 80010dc:	2301      	movs	r3, #1
 80010de:	f001 b80a 	b.w	80020f6 <HAL_RCC_OscConfig+0x103a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80010e2:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80010e6:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80010ea:	681b      	ldr	r3, [r3, #0]
 80010ec:	681b      	ldr	r3, [r3, #0]
 80010ee:	f003 0301 	and.w	r3, r3, #1
 80010f2:	2b00      	cmp	r3, #0
 80010f4:	f000 8161 	beq.w	80013ba <HAL_RCC_OscConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 80010f8:	4bae      	ldr	r3, [pc, #696]	@ (80013b4 <HAL_RCC_OscConfig+0x2f8>)
 80010fa:	685b      	ldr	r3, [r3, #4]
 80010fc:	f003 030c 	and.w	r3, r3, #12
 8001100:	2b04      	cmp	r3, #4
 8001102:	d00c      	beq.n	800111e <HAL_RCC_OscConfig+0x62>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001104:	4bab      	ldr	r3, [pc, #684]	@ (80013b4 <HAL_RCC_OscConfig+0x2f8>)
 8001106:	685b      	ldr	r3, [r3, #4]
 8001108:	f003 030c 	and.w	r3, r3, #12
 800110c:	2b08      	cmp	r3, #8
 800110e:	d157      	bne.n	80011c0 <HAL_RCC_OscConfig+0x104>
 8001110:	4ba8      	ldr	r3, [pc, #672]	@ (80013b4 <HAL_RCC_OscConfig+0x2f8>)
 8001112:	685b      	ldr	r3, [r3, #4]
 8001114:	f403 33c0 	and.w	r3, r3, #98304	@ 0x18000
 8001118:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800111c:	d150      	bne.n	80011c0 <HAL_RCC_OscConfig+0x104>
 800111e:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001122:	f8c7 31f4 	str.w	r3, [r7, #500]	@ 0x1f4
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001126:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 800112a:	fa93 f3a3 	rbit	r3, r3
 800112e:	f8c7 31f0 	str.w	r3, [r7, #496]	@ 0x1f0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8001132:	f8d7 31f0 	ldr.w	r3, [r7, #496]	@ 0x1f0
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001136:	fab3 f383 	clz	r3, r3
 800113a:	b2db      	uxtb	r3, r3
 800113c:	2b3f      	cmp	r3, #63	@ 0x3f
 800113e:	d802      	bhi.n	8001146 <HAL_RCC_OscConfig+0x8a>
 8001140:	4b9c      	ldr	r3, [pc, #624]	@ (80013b4 <HAL_RCC_OscConfig+0x2f8>)
 8001142:	681b      	ldr	r3, [r3, #0]
 8001144:	e015      	b.n	8001172 <HAL_RCC_OscConfig+0xb6>
 8001146:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800114a:	f8c7 31ec 	str.w	r3, [r7, #492]	@ 0x1ec
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800114e:	f8d7 31ec 	ldr.w	r3, [r7, #492]	@ 0x1ec
 8001152:	fa93 f3a3 	rbit	r3, r3
 8001156:	f8c7 31e8 	str.w	r3, [r7, #488]	@ 0x1e8
 800115a:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800115e:	f8c7 31e4 	str.w	r3, [r7, #484]	@ 0x1e4
 8001162:	f8d7 31e4 	ldr.w	r3, [r7, #484]	@ 0x1e4
 8001166:	fa93 f3a3 	rbit	r3, r3
 800116a:	f8c7 31e0 	str.w	r3, [r7, #480]	@ 0x1e0
 800116e:	4b91      	ldr	r3, [pc, #580]	@ (80013b4 <HAL_RCC_OscConfig+0x2f8>)
 8001170:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001172:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8001176:	f8c7 21dc 	str.w	r2, [r7, #476]	@ 0x1dc
 800117a:	f8d7 21dc 	ldr.w	r2, [r7, #476]	@ 0x1dc
 800117e:	fa92 f2a2 	rbit	r2, r2
 8001182:	f8c7 21d8 	str.w	r2, [r7, #472]	@ 0x1d8
  return result;
 8001186:	f8d7 21d8 	ldr.w	r2, [r7, #472]	@ 0x1d8
 800118a:	fab2 f282 	clz	r2, r2
 800118e:	b2d2      	uxtb	r2, r2
 8001190:	f042 0220 	orr.w	r2, r2, #32
 8001194:	b2d2      	uxtb	r2, r2
 8001196:	f002 021f 	and.w	r2, r2, #31
 800119a:	2101      	movs	r1, #1
 800119c:	fa01 f202 	lsl.w	r2, r1, r2
 80011a0:	4013      	ands	r3, r2
 80011a2:	2b00      	cmp	r3, #0
 80011a4:	f000 8108 	beq.w	80013b8 <HAL_RCC_OscConfig+0x2fc>
 80011a8:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80011ac:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80011b0:	681b      	ldr	r3, [r3, #0]
 80011b2:	685b      	ldr	r3, [r3, #4]
 80011b4:	2b00      	cmp	r3, #0
 80011b6:	f040 80ff 	bne.w	80013b8 <HAL_RCC_OscConfig+0x2fc>
      {
        return HAL_ERROR;
 80011ba:	2301      	movs	r3, #1
 80011bc:	f000 bf9b 	b.w	80020f6 <HAL_RCC_OscConfig+0x103a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80011c0:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80011c4:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80011c8:	681b      	ldr	r3, [r3, #0]
 80011ca:	685b      	ldr	r3, [r3, #4]
 80011cc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80011d0:	d106      	bne.n	80011e0 <HAL_RCC_OscConfig+0x124>
 80011d2:	4b78      	ldr	r3, [pc, #480]	@ (80013b4 <HAL_RCC_OscConfig+0x2f8>)
 80011d4:	681b      	ldr	r3, [r3, #0]
 80011d6:	4a77      	ldr	r2, [pc, #476]	@ (80013b4 <HAL_RCC_OscConfig+0x2f8>)
 80011d8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80011dc:	6013      	str	r3, [r2, #0]
 80011de:	e036      	b.n	800124e <HAL_RCC_OscConfig+0x192>
 80011e0:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80011e4:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80011e8:	681b      	ldr	r3, [r3, #0]
 80011ea:	685b      	ldr	r3, [r3, #4]
 80011ec:	2b00      	cmp	r3, #0
 80011ee:	d10c      	bne.n	800120a <HAL_RCC_OscConfig+0x14e>
 80011f0:	4b70      	ldr	r3, [pc, #448]	@ (80013b4 <HAL_RCC_OscConfig+0x2f8>)
 80011f2:	681b      	ldr	r3, [r3, #0]
 80011f4:	4a6f      	ldr	r2, [pc, #444]	@ (80013b4 <HAL_RCC_OscConfig+0x2f8>)
 80011f6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80011fa:	6013      	str	r3, [r2, #0]
 80011fc:	4b6d      	ldr	r3, [pc, #436]	@ (80013b4 <HAL_RCC_OscConfig+0x2f8>)
 80011fe:	681b      	ldr	r3, [r3, #0]
 8001200:	4a6c      	ldr	r2, [pc, #432]	@ (80013b4 <HAL_RCC_OscConfig+0x2f8>)
 8001202:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001206:	6013      	str	r3, [r2, #0]
 8001208:	e021      	b.n	800124e <HAL_RCC_OscConfig+0x192>
 800120a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800120e:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8001212:	681b      	ldr	r3, [r3, #0]
 8001214:	685b      	ldr	r3, [r3, #4]
 8001216:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800121a:	d10c      	bne.n	8001236 <HAL_RCC_OscConfig+0x17a>
 800121c:	4b65      	ldr	r3, [pc, #404]	@ (80013b4 <HAL_RCC_OscConfig+0x2f8>)
 800121e:	681b      	ldr	r3, [r3, #0]
 8001220:	4a64      	ldr	r2, [pc, #400]	@ (80013b4 <HAL_RCC_OscConfig+0x2f8>)
 8001222:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001226:	6013      	str	r3, [r2, #0]
 8001228:	4b62      	ldr	r3, [pc, #392]	@ (80013b4 <HAL_RCC_OscConfig+0x2f8>)
 800122a:	681b      	ldr	r3, [r3, #0]
 800122c:	4a61      	ldr	r2, [pc, #388]	@ (80013b4 <HAL_RCC_OscConfig+0x2f8>)
 800122e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001232:	6013      	str	r3, [r2, #0]
 8001234:	e00b      	b.n	800124e <HAL_RCC_OscConfig+0x192>
 8001236:	4b5f      	ldr	r3, [pc, #380]	@ (80013b4 <HAL_RCC_OscConfig+0x2f8>)
 8001238:	681b      	ldr	r3, [r3, #0]
 800123a:	4a5e      	ldr	r2, [pc, #376]	@ (80013b4 <HAL_RCC_OscConfig+0x2f8>)
 800123c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001240:	6013      	str	r3, [r2, #0]
 8001242:	4b5c      	ldr	r3, [pc, #368]	@ (80013b4 <HAL_RCC_OscConfig+0x2f8>)
 8001244:	681b      	ldr	r3, [r3, #0]
 8001246:	4a5b      	ldr	r2, [pc, #364]	@ (80013b4 <HAL_RCC_OscConfig+0x2f8>)
 8001248:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800124c:	6013      	str	r3, [r2, #0]
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800124e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001252:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8001256:	681b      	ldr	r3, [r3, #0]
 8001258:	685b      	ldr	r3, [r3, #4]
 800125a:	2b00      	cmp	r3, #0
 800125c:	d054      	beq.n	8001308 <HAL_RCC_OscConfig+0x24c>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800125e:	f7ff fc75 	bl	8000b4c <HAL_GetTick>
 8001262:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001266:	e00a      	b.n	800127e <HAL_RCC_OscConfig+0x1c2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001268:	f7ff fc70 	bl	8000b4c <HAL_GetTick>
 800126c:	4602      	mov	r2, r0
 800126e:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8001272:	1ad3      	subs	r3, r2, r3
 8001274:	2b64      	cmp	r3, #100	@ 0x64
 8001276:	d902      	bls.n	800127e <HAL_RCC_OscConfig+0x1c2>
          {
            return HAL_TIMEOUT;
 8001278:	2303      	movs	r3, #3
 800127a:	f000 bf3c 	b.w	80020f6 <HAL_RCC_OscConfig+0x103a>
 800127e:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001282:	f8c7 31d4 	str.w	r3, [r7, #468]	@ 0x1d4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001286:	f8d7 31d4 	ldr.w	r3, [r7, #468]	@ 0x1d4
 800128a:	fa93 f3a3 	rbit	r3, r3
 800128e:	f8c7 31d0 	str.w	r3, [r7, #464]	@ 0x1d0
  return result;
 8001292:	f8d7 31d0 	ldr.w	r3, [r7, #464]	@ 0x1d0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001296:	fab3 f383 	clz	r3, r3
 800129a:	b2db      	uxtb	r3, r3
 800129c:	2b3f      	cmp	r3, #63	@ 0x3f
 800129e:	d802      	bhi.n	80012a6 <HAL_RCC_OscConfig+0x1ea>
 80012a0:	4b44      	ldr	r3, [pc, #272]	@ (80013b4 <HAL_RCC_OscConfig+0x2f8>)
 80012a2:	681b      	ldr	r3, [r3, #0]
 80012a4:	e015      	b.n	80012d2 <HAL_RCC_OscConfig+0x216>
 80012a6:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80012aa:	f8c7 31cc 	str.w	r3, [r7, #460]	@ 0x1cc
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80012ae:	f8d7 31cc 	ldr.w	r3, [r7, #460]	@ 0x1cc
 80012b2:	fa93 f3a3 	rbit	r3, r3
 80012b6:	f8c7 31c8 	str.w	r3, [r7, #456]	@ 0x1c8
 80012ba:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80012be:	f8c7 31c4 	str.w	r3, [r7, #452]	@ 0x1c4
 80012c2:	f8d7 31c4 	ldr.w	r3, [r7, #452]	@ 0x1c4
 80012c6:	fa93 f3a3 	rbit	r3, r3
 80012ca:	f8c7 31c0 	str.w	r3, [r7, #448]	@ 0x1c0
 80012ce:	4b39      	ldr	r3, [pc, #228]	@ (80013b4 <HAL_RCC_OscConfig+0x2f8>)
 80012d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80012d2:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 80012d6:	f8c7 21bc 	str.w	r2, [r7, #444]	@ 0x1bc
 80012da:	f8d7 21bc 	ldr.w	r2, [r7, #444]	@ 0x1bc
 80012de:	fa92 f2a2 	rbit	r2, r2
 80012e2:	f8c7 21b8 	str.w	r2, [r7, #440]	@ 0x1b8
  return result;
 80012e6:	f8d7 21b8 	ldr.w	r2, [r7, #440]	@ 0x1b8
 80012ea:	fab2 f282 	clz	r2, r2
 80012ee:	b2d2      	uxtb	r2, r2
 80012f0:	f042 0220 	orr.w	r2, r2, #32
 80012f4:	b2d2      	uxtb	r2, r2
 80012f6:	f002 021f 	and.w	r2, r2, #31
 80012fa:	2101      	movs	r1, #1
 80012fc:	fa01 f202 	lsl.w	r2, r1, r2
 8001300:	4013      	ands	r3, r2
 8001302:	2b00      	cmp	r3, #0
 8001304:	d0b0      	beq.n	8001268 <HAL_RCC_OscConfig+0x1ac>
 8001306:	e058      	b.n	80013ba <HAL_RCC_OscConfig+0x2fe>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001308:	f7ff fc20 	bl	8000b4c <HAL_GetTick>
 800130c:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001310:	e00a      	b.n	8001328 <HAL_RCC_OscConfig+0x26c>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001312:	f7ff fc1b 	bl	8000b4c <HAL_GetTick>
 8001316:	4602      	mov	r2, r0
 8001318:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 800131c:	1ad3      	subs	r3, r2, r3
 800131e:	2b64      	cmp	r3, #100	@ 0x64
 8001320:	d902      	bls.n	8001328 <HAL_RCC_OscConfig+0x26c>
          {
            return HAL_TIMEOUT;
 8001322:	2303      	movs	r3, #3
 8001324:	f000 bee7 	b.w	80020f6 <HAL_RCC_OscConfig+0x103a>
 8001328:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800132c:	f8c7 31b4 	str.w	r3, [r7, #436]	@ 0x1b4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001330:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
 8001334:	fa93 f3a3 	rbit	r3, r3
 8001338:	f8c7 31b0 	str.w	r3, [r7, #432]	@ 0x1b0
  return result;
 800133c:	f8d7 31b0 	ldr.w	r3, [r7, #432]	@ 0x1b0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001340:	fab3 f383 	clz	r3, r3
 8001344:	b2db      	uxtb	r3, r3
 8001346:	2b3f      	cmp	r3, #63	@ 0x3f
 8001348:	d802      	bhi.n	8001350 <HAL_RCC_OscConfig+0x294>
 800134a:	4b1a      	ldr	r3, [pc, #104]	@ (80013b4 <HAL_RCC_OscConfig+0x2f8>)
 800134c:	681b      	ldr	r3, [r3, #0]
 800134e:	e015      	b.n	800137c <HAL_RCC_OscConfig+0x2c0>
 8001350:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001354:	f8c7 31ac 	str.w	r3, [r7, #428]	@ 0x1ac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001358:	f8d7 31ac 	ldr.w	r3, [r7, #428]	@ 0x1ac
 800135c:	fa93 f3a3 	rbit	r3, r3
 8001360:	f8c7 31a8 	str.w	r3, [r7, #424]	@ 0x1a8
 8001364:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001368:	f8c7 31a4 	str.w	r3, [r7, #420]	@ 0x1a4
 800136c:	f8d7 31a4 	ldr.w	r3, [r7, #420]	@ 0x1a4
 8001370:	fa93 f3a3 	rbit	r3, r3
 8001374:	f8c7 31a0 	str.w	r3, [r7, #416]	@ 0x1a0
 8001378:	4b0e      	ldr	r3, [pc, #56]	@ (80013b4 <HAL_RCC_OscConfig+0x2f8>)
 800137a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800137c:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8001380:	f8c7 219c 	str.w	r2, [r7, #412]	@ 0x19c
 8001384:	f8d7 219c 	ldr.w	r2, [r7, #412]	@ 0x19c
 8001388:	fa92 f2a2 	rbit	r2, r2
 800138c:	f8c7 2198 	str.w	r2, [r7, #408]	@ 0x198
  return result;
 8001390:	f8d7 2198 	ldr.w	r2, [r7, #408]	@ 0x198
 8001394:	fab2 f282 	clz	r2, r2
 8001398:	b2d2      	uxtb	r2, r2
 800139a:	f042 0220 	orr.w	r2, r2, #32
 800139e:	b2d2      	uxtb	r2, r2
 80013a0:	f002 021f 	and.w	r2, r2, #31
 80013a4:	2101      	movs	r1, #1
 80013a6:	fa01 f202 	lsl.w	r2, r1, r2
 80013aa:	4013      	ands	r3, r2
 80013ac:	2b00      	cmp	r3, #0
 80013ae:	d1b0      	bne.n	8001312 <HAL_RCC_OscConfig+0x256>
 80013b0:	e003      	b.n	80013ba <HAL_RCC_OscConfig+0x2fe>
 80013b2:	bf00      	nop
 80013b4:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80013b8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80013ba:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80013be:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80013c2:	681b      	ldr	r3, [r3, #0]
 80013c4:	681b      	ldr	r3, [r3, #0]
 80013c6:	f003 0302 	and.w	r3, r3, #2
 80013ca:	2b00      	cmp	r3, #0
 80013cc:	f000 816d 	beq.w	80016aa <HAL_RCC_OscConfig+0x5ee>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 80013d0:	4bcd      	ldr	r3, [pc, #820]	@ (8001708 <HAL_RCC_OscConfig+0x64c>)
 80013d2:	685b      	ldr	r3, [r3, #4]
 80013d4:	f003 030c 	and.w	r3, r3, #12
 80013d8:	2b00      	cmp	r3, #0
 80013da:	d00c      	beq.n	80013f6 <HAL_RCC_OscConfig+0x33a>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 80013dc:	4bca      	ldr	r3, [pc, #808]	@ (8001708 <HAL_RCC_OscConfig+0x64c>)
 80013de:	685b      	ldr	r3, [r3, #4]
 80013e0:	f003 030c 	and.w	r3, r3, #12
 80013e4:	2b08      	cmp	r3, #8
 80013e6:	d16e      	bne.n	80014c6 <HAL_RCC_OscConfig+0x40a>
 80013e8:	4bc7      	ldr	r3, [pc, #796]	@ (8001708 <HAL_RCC_OscConfig+0x64c>)
 80013ea:	685b      	ldr	r3, [r3, #4]
 80013ec:	f403 33c0 	and.w	r3, r3, #98304	@ 0x18000
 80013f0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80013f4:	d167      	bne.n	80014c6 <HAL_RCC_OscConfig+0x40a>
 80013f6:	2302      	movs	r3, #2
 80013f8:	f8c7 3194 	str.w	r3, [r7, #404]	@ 0x194
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80013fc:	f8d7 3194 	ldr.w	r3, [r7, #404]	@ 0x194
 8001400:	fa93 f3a3 	rbit	r3, r3
 8001404:	f8c7 3190 	str.w	r3, [r7, #400]	@ 0x190
  return result;
 8001408:	f8d7 3190 	ldr.w	r3, [r7, #400]	@ 0x190
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800140c:	fab3 f383 	clz	r3, r3
 8001410:	b2db      	uxtb	r3, r3
 8001412:	2b3f      	cmp	r3, #63	@ 0x3f
 8001414:	d802      	bhi.n	800141c <HAL_RCC_OscConfig+0x360>
 8001416:	4bbc      	ldr	r3, [pc, #752]	@ (8001708 <HAL_RCC_OscConfig+0x64c>)
 8001418:	681b      	ldr	r3, [r3, #0]
 800141a:	e013      	b.n	8001444 <HAL_RCC_OscConfig+0x388>
 800141c:	2302      	movs	r3, #2
 800141e:	f8c7 318c 	str.w	r3, [r7, #396]	@ 0x18c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001422:	f8d7 318c 	ldr.w	r3, [r7, #396]	@ 0x18c
 8001426:	fa93 f3a3 	rbit	r3, r3
 800142a:	f8c7 3188 	str.w	r3, [r7, #392]	@ 0x188
 800142e:	2302      	movs	r3, #2
 8001430:	f8c7 3184 	str.w	r3, [r7, #388]	@ 0x184
 8001434:	f8d7 3184 	ldr.w	r3, [r7, #388]	@ 0x184
 8001438:	fa93 f3a3 	rbit	r3, r3
 800143c:	f8c7 3180 	str.w	r3, [r7, #384]	@ 0x180
 8001440:	4bb1      	ldr	r3, [pc, #708]	@ (8001708 <HAL_RCC_OscConfig+0x64c>)
 8001442:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001444:	2202      	movs	r2, #2
 8001446:	f8c7 217c 	str.w	r2, [r7, #380]	@ 0x17c
 800144a:	f8d7 217c 	ldr.w	r2, [r7, #380]	@ 0x17c
 800144e:	fa92 f2a2 	rbit	r2, r2
 8001452:	f8c7 2178 	str.w	r2, [r7, #376]	@ 0x178
  return result;
 8001456:	f8d7 2178 	ldr.w	r2, [r7, #376]	@ 0x178
 800145a:	fab2 f282 	clz	r2, r2
 800145e:	b2d2      	uxtb	r2, r2
 8001460:	f042 0220 	orr.w	r2, r2, #32
 8001464:	b2d2      	uxtb	r2, r2
 8001466:	f002 021f 	and.w	r2, r2, #31
 800146a:	2101      	movs	r1, #1
 800146c:	fa01 f202 	lsl.w	r2, r1, r2
 8001470:	4013      	ands	r3, r2
 8001472:	2b00      	cmp	r3, #0
 8001474:	d00a      	beq.n	800148c <HAL_RCC_OscConfig+0x3d0>
 8001476:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800147a:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800147e:	681b      	ldr	r3, [r3, #0]
 8001480:	68db      	ldr	r3, [r3, #12]
 8001482:	2b01      	cmp	r3, #1
 8001484:	d002      	beq.n	800148c <HAL_RCC_OscConfig+0x3d0>
      {
        return HAL_ERROR;
 8001486:	2301      	movs	r3, #1
 8001488:	f000 be35 	b.w	80020f6 <HAL_RCC_OscConfig+0x103a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800148c:	4b9e      	ldr	r3, [pc, #632]	@ (8001708 <HAL_RCC_OscConfig+0x64c>)
 800148e:	681b      	ldr	r3, [r3, #0]
 8001490:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001494:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001498:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800149c:	681b      	ldr	r3, [r3, #0]
 800149e:	691b      	ldr	r3, [r3, #16]
 80014a0:	21f8      	movs	r1, #248	@ 0xf8
 80014a2:	f8c7 1174 	str.w	r1, [r7, #372]	@ 0x174
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80014a6:	f8d7 1174 	ldr.w	r1, [r7, #372]	@ 0x174
 80014aa:	fa91 f1a1 	rbit	r1, r1
 80014ae:	f8c7 1170 	str.w	r1, [r7, #368]	@ 0x170
  return result;
 80014b2:	f8d7 1170 	ldr.w	r1, [r7, #368]	@ 0x170
 80014b6:	fab1 f181 	clz	r1, r1
 80014ba:	b2c9      	uxtb	r1, r1
 80014bc:	408b      	lsls	r3, r1
 80014be:	4992      	ldr	r1, [pc, #584]	@ (8001708 <HAL_RCC_OscConfig+0x64c>)
 80014c0:	4313      	orrs	r3, r2
 80014c2:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80014c4:	e0f1      	b.n	80016aa <HAL_RCC_OscConfig+0x5ee>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80014c6:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80014ca:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80014ce:	681b      	ldr	r3, [r3, #0]
 80014d0:	68db      	ldr	r3, [r3, #12]
 80014d2:	2b00      	cmp	r3, #0
 80014d4:	f000 8083 	beq.w	80015de <HAL_RCC_OscConfig+0x522>
 80014d8:	2301      	movs	r3, #1
 80014da:	f8c7 316c 	str.w	r3, [r7, #364]	@ 0x16c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80014de:	f8d7 316c 	ldr.w	r3, [r7, #364]	@ 0x16c
 80014e2:	fa93 f3a3 	rbit	r3, r3
 80014e6:	f8c7 3168 	str.w	r3, [r7, #360]	@ 0x168
  return result;
 80014ea:	f8d7 3168 	ldr.w	r3, [r7, #360]	@ 0x168
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80014ee:	fab3 f383 	clz	r3, r3
 80014f2:	b2db      	uxtb	r3, r3
 80014f4:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 80014f8:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 80014fc:	009b      	lsls	r3, r3, #2
 80014fe:	461a      	mov	r2, r3
 8001500:	2301      	movs	r3, #1
 8001502:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001504:	f7ff fb22 	bl	8000b4c <HAL_GetTick>
 8001508:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800150c:	e00a      	b.n	8001524 <HAL_RCC_OscConfig+0x468>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800150e:	f7ff fb1d 	bl	8000b4c <HAL_GetTick>
 8001512:	4602      	mov	r2, r0
 8001514:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8001518:	1ad3      	subs	r3, r2, r3
 800151a:	2b02      	cmp	r3, #2
 800151c:	d902      	bls.n	8001524 <HAL_RCC_OscConfig+0x468>
          {
            return HAL_TIMEOUT;
 800151e:	2303      	movs	r3, #3
 8001520:	f000 bde9 	b.w	80020f6 <HAL_RCC_OscConfig+0x103a>
 8001524:	2302      	movs	r3, #2
 8001526:	f8c7 3164 	str.w	r3, [r7, #356]	@ 0x164
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800152a:	f8d7 3164 	ldr.w	r3, [r7, #356]	@ 0x164
 800152e:	fa93 f3a3 	rbit	r3, r3
 8001532:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160
  return result;
 8001536:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800153a:	fab3 f383 	clz	r3, r3
 800153e:	b2db      	uxtb	r3, r3
 8001540:	2b3f      	cmp	r3, #63	@ 0x3f
 8001542:	d802      	bhi.n	800154a <HAL_RCC_OscConfig+0x48e>
 8001544:	4b70      	ldr	r3, [pc, #448]	@ (8001708 <HAL_RCC_OscConfig+0x64c>)
 8001546:	681b      	ldr	r3, [r3, #0]
 8001548:	e013      	b.n	8001572 <HAL_RCC_OscConfig+0x4b6>
 800154a:	2302      	movs	r3, #2
 800154c:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001550:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
 8001554:	fa93 f3a3 	rbit	r3, r3
 8001558:	f8c7 3158 	str.w	r3, [r7, #344]	@ 0x158
 800155c:	2302      	movs	r3, #2
 800155e:	f8c7 3154 	str.w	r3, [r7, #340]	@ 0x154
 8001562:	f8d7 3154 	ldr.w	r3, [r7, #340]	@ 0x154
 8001566:	fa93 f3a3 	rbit	r3, r3
 800156a:	f8c7 3150 	str.w	r3, [r7, #336]	@ 0x150
 800156e:	4b66      	ldr	r3, [pc, #408]	@ (8001708 <HAL_RCC_OscConfig+0x64c>)
 8001570:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001572:	2202      	movs	r2, #2
 8001574:	f8c7 214c 	str.w	r2, [r7, #332]	@ 0x14c
 8001578:	f8d7 214c 	ldr.w	r2, [r7, #332]	@ 0x14c
 800157c:	fa92 f2a2 	rbit	r2, r2
 8001580:	f8c7 2148 	str.w	r2, [r7, #328]	@ 0x148
  return result;
 8001584:	f8d7 2148 	ldr.w	r2, [r7, #328]	@ 0x148
 8001588:	fab2 f282 	clz	r2, r2
 800158c:	b2d2      	uxtb	r2, r2
 800158e:	f042 0220 	orr.w	r2, r2, #32
 8001592:	b2d2      	uxtb	r2, r2
 8001594:	f002 021f 	and.w	r2, r2, #31
 8001598:	2101      	movs	r1, #1
 800159a:	fa01 f202 	lsl.w	r2, r1, r2
 800159e:	4013      	ands	r3, r2
 80015a0:	2b00      	cmp	r3, #0
 80015a2:	d0b4      	beq.n	800150e <HAL_RCC_OscConfig+0x452>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80015a4:	4b58      	ldr	r3, [pc, #352]	@ (8001708 <HAL_RCC_OscConfig+0x64c>)
 80015a6:	681b      	ldr	r3, [r3, #0]
 80015a8:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80015ac:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80015b0:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80015b4:	681b      	ldr	r3, [r3, #0]
 80015b6:	691b      	ldr	r3, [r3, #16]
 80015b8:	21f8      	movs	r1, #248	@ 0xf8
 80015ba:	f8c7 1144 	str.w	r1, [r7, #324]	@ 0x144
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80015be:	f8d7 1144 	ldr.w	r1, [r7, #324]	@ 0x144
 80015c2:	fa91 f1a1 	rbit	r1, r1
 80015c6:	f8c7 1140 	str.w	r1, [r7, #320]	@ 0x140
  return result;
 80015ca:	f8d7 1140 	ldr.w	r1, [r7, #320]	@ 0x140
 80015ce:	fab1 f181 	clz	r1, r1
 80015d2:	b2c9      	uxtb	r1, r1
 80015d4:	408b      	lsls	r3, r1
 80015d6:	494c      	ldr	r1, [pc, #304]	@ (8001708 <HAL_RCC_OscConfig+0x64c>)
 80015d8:	4313      	orrs	r3, r2
 80015da:	600b      	str	r3, [r1, #0]
 80015dc:	e065      	b.n	80016aa <HAL_RCC_OscConfig+0x5ee>
 80015de:	2301      	movs	r3, #1
 80015e0:	f8c7 313c 	str.w	r3, [r7, #316]	@ 0x13c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80015e4:	f8d7 313c 	ldr.w	r3, [r7, #316]	@ 0x13c
 80015e8:	fa93 f3a3 	rbit	r3, r3
 80015ec:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
  return result;
 80015f0:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80015f4:	fab3 f383 	clz	r3, r3
 80015f8:	b2db      	uxtb	r3, r3
 80015fa:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 80015fe:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8001602:	009b      	lsls	r3, r3, #2
 8001604:	461a      	mov	r2, r3
 8001606:	2300      	movs	r3, #0
 8001608:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800160a:	f7ff fa9f 	bl	8000b4c <HAL_GetTick>
 800160e:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001612:	e00a      	b.n	800162a <HAL_RCC_OscConfig+0x56e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001614:	f7ff fa9a 	bl	8000b4c <HAL_GetTick>
 8001618:	4602      	mov	r2, r0
 800161a:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 800161e:	1ad3      	subs	r3, r2, r3
 8001620:	2b02      	cmp	r3, #2
 8001622:	d902      	bls.n	800162a <HAL_RCC_OscConfig+0x56e>
          {
            return HAL_TIMEOUT;
 8001624:	2303      	movs	r3, #3
 8001626:	f000 bd66 	b.w	80020f6 <HAL_RCC_OscConfig+0x103a>
 800162a:	2302      	movs	r3, #2
 800162c:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001630:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8001634:	fa93 f3a3 	rbit	r3, r3
 8001638:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
  return result;
 800163c:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001640:	fab3 f383 	clz	r3, r3
 8001644:	b2db      	uxtb	r3, r3
 8001646:	2b3f      	cmp	r3, #63	@ 0x3f
 8001648:	d802      	bhi.n	8001650 <HAL_RCC_OscConfig+0x594>
 800164a:	4b2f      	ldr	r3, [pc, #188]	@ (8001708 <HAL_RCC_OscConfig+0x64c>)
 800164c:	681b      	ldr	r3, [r3, #0]
 800164e:	e013      	b.n	8001678 <HAL_RCC_OscConfig+0x5bc>
 8001650:	2302      	movs	r3, #2
 8001652:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001656:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800165a:	fa93 f3a3 	rbit	r3, r3
 800165e:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
 8001662:	2302      	movs	r3, #2
 8001664:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
 8001668:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 800166c:	fa93 f3a3 	rbit	r3, r3
 8001670:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
 8001674:	4b24      	ldr	r3, [pc, #144]	@ (8001708 <HAL_RCC_OscConfig+0x64c>)
 8001676:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001678:	2202      	movs	r2, #2
 800167a:	f8c7 211c 	str.w	r2, [r7, #284]	@ 0x11c
 800167e:	f8d7 211c 	ldr.w	r2, [r7, #284]	@ 0x11c
 8001682:	fa92 f2a2 	rbit	r2, r2
 8001686:	f8c7 2118 	str.w	r2, [r7, #280]	@ 0x118
  return result;
 800168a:	f8d7 2118 	ldr.w	r2, [r7, #280]	@ 0x118
 800168e:	fab2 f282 	clz	r2, r2
 8001692:	b2d2      	uxtb	r2, r2
 8001694:	f042 0220 	orr.w	r2, r2, #32
 8001698:	b2d2      	uxtb	r2, r2
 800169a:	f002 021f 	and.w	r2, r2, #31
 800169e:	2101      	movs	r1, #1
 80016a0:	fa01 f202 	lsl.w	r2, r1, r2
 80016a4:	4013      	ands	r3, r2
 80016a6:	2b00      	cmp	r3, #0
 80016a8:	d1b4      	bne.n	8001614 <HAL_RCC_OscConfig+0x558>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80016aa:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80016ae:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80016b2:	681b      	ldr	r3, [r3, #0]
 80016b4:	681b      	ldr	r3, [r3, #0]
 80016b6:	f003 0308 	and.w	r3, r3, #8
 80016ba:	2b00      	cmp	r3, #0
 80016bc:	f000 8119 	beq.w	80018f2 <HAL_RCC_OscConfig+0x836>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80016c0:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80016c4:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80016c8:	681b      	ldr	r3, [r3, #0]
 80016ca:	695b      	ldr	r3, [r3, #20]
 80016cc:	2b00      	cmp	r3, #0
 80016ce:	f000 8082 	beq.w	80017d6 <HAL_RCC_OscConfig+0x71a>
 80016d2:	2301      	movs	r3, #1
 80016d4:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80016d8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80016dc:	fa93 f3a3 	rbit	r3, r3
 80016e0:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
  return result;
 80016e4:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80016e8:	fab3 f383 	clz	r3, r3
 80016ec:	b2db      	uxtb	r3, r3
 80016ee:	461a      	mov	r2, r3
 80016f0:	4b06      	ldr	r3, [pc, #24]	@ (800170c <HAL_RCC_OscConfig+0x650>)
 80016f2:	4413      	add	r3, r2
 80016f4:	009b      	lsls	r3, r3, #2
 80016f6:	461a      	mov	r2, r3
 80016f8:	2301      	movs	r3, #1
 80016fa:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80016fc:	f7ff fa26 	bl	8000b4c <HAL_GetTick>
 8001700:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001704:	e00f      	b.n	8001726 <HAL_RCC_OscConfig+0x66a>
 8001706:	bf00      	nop
 8001708:	40021000 	.word	0x40021000
 800170c:	10908120 	.word	0x10908120
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001710:	f7ff fa1c 	bl	8000b4c <HAL_GetTick>
 8001714:	4602      	mov	r2, r0
 8001716:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 800171a:	1ad3      	subs	r3, r2, r3
 800171c:	2b02      	cmp	r3, #2
 800171e:	d902      	bls.n	8001726 <HAL_RCC_OscConfig+0x66a>
        {
          return HAL_TIMEOUT;
 8001720:	2303      	movs	r3, #3
 8001722:	f000 bce8 	b.w	80020f6 <HAL_RCC_OscConfig+0x103a>
 8001726:	2302      	movs	r3, #2
 8001728:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800172c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8001730:	fa93 f2a3 	rbit	r2, r3
 8001734:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001738:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 800173c:	601a      	str	r2, [r3, #0]
 800173e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001742:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8001746:	2202      	movs	r2, #2
 8001748:	601a      	str	r2, [r3, #0]
 800174a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800174e:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8001752:	681b      	ldr	r3, [r3, #0]
 8001754:	fa93 f2a3 	rbit	r2, r3
 8001758:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800175c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8001760:	601a      	str	r2, [r3, #0]
 8001762:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001766:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 800176a:	2202      	movs	r2, #2
 800176c:	601a      	str	r2, [r3, #0]
 800176e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001772:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8001776:	681b      	ldr	r3, [r3, #0]
 8001778:	fa93 f2a3 	rbit	r2, r3
 800177c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001780:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8001784:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001786:	4bb0      	ldr	r3, [pc, #704]	@ (8001a48 <HAL_RCC_OscConfig+0x98c>)
 8001788:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800178a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800178e:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8001792:	2102      	movs	r1, #2
 8001794:	6019      	str	r1, [r3, #0]
 8001796:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800179a:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 800179e:	681b      	ldr	r3, [r3, #0]
 80017a0:	fa93 f1a3 	rbit	r1, r3
 80017a4:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80017a8:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 80017ac:	6019      	str	r1, [r3, #0]
  return result;
 80017ae:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80017b2:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 80017b6:	681b      	ldr	r3, [r3, #0]
 80017b8:	fab3 f383 	clz	r3, r3
 80017bc:	b2db      	uxtb	r3, r3
 80017be:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 80017c2:	b2db      	uxtb	r3, r3
 80017c4:	f003 031f 	and.w	r3, r3, #31
 80017c8:	2101      	movs	r1, #1
 80017ca:	fa01 f303 	lsl.w	r3, r1, r3
 80017ce:	4013      	ands	r3, r2
 80017d0:	2b00      	cmp	r3, #0
 80017d2:	d09d      	beq.n	8001710 <HAL_RCC_OscConfig+0x654>
 80017d4:	e08d      	b.n	80018f2 <HAL_RCC_OscConfig+0x836>
 80017d6:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80017da:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 80017de:	2201      	movs	r2, #1
 80017e0:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80017e2:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80017e6:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 80017ea:	681b      	ldr	r3, [r3, #0]
 80017ec:	fa93 f2a3 	rbit	r2, r3
 80017f0:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80017f4:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 80017f8:	601a      	str	r2, [r3, #0]
  return result;
 80017fa:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80017fe:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8001802:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001804:	fab3 f383 	clz	r3, r3
 8001808:	b2db      	uxtb	r3, r3
 800180a:	461a      	mov	r2, r3
 800180c:	4b8f      	ldr	r3, [pc, #572]	@ (8001a4c <HAL_RCC_OscConfig+0x990>)
 800180e:	4413      	add	r3, r2
 8001810:	009b      	lsls	r3, r3, #2
 8001812:	461a      	mov	r2, r3
 8001814:	2300      	movs	r3, #0
 8001816:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001818:	f7ff f998 	bl	8000b4c <HAL_GetTick>
 800181c:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001820:	e00a      	b.n	8001838 <HAL_RCC_OscConfig+0x77c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001822:	f7ff f993 	bl	8000b4c <HAL_GetTick>
 8001826:	4602      	mov	r2, r0
 8001828:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 800182c:	1ad3      	subs	r3, r2, r3
 800182e:	2b02      	cmp	r3, #2
 8001830:	d902      	bls.n	8001838 <HAL_RCC_OscConfig+0x77c>
        {
          return HAL_TIMEOUT;
 8001832:	2303      	movs	r3, #3
 8001834:	f000 bc5f 	b.w	80020f6 <HAL_RCC_OscConfig+0x103a>
 8001838:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800183c:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 8001840:	2202      	movs	r2, #2
 8001842:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001844:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001848:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 800184c:	681b      	ldr	r3, [r3, #0]
 800184e:	fa93 f2a3 	rbit	r2, r3
 8001852:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001856:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 800185a:	601a      	str	r2, [r3, #0]
 800185c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001860:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8001864:	2202      	movs	r2, #2
 8001866:	601a      	str	r2, [r3, #0]
 8001868:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800186c:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8001870:	681b      	ldr	r3, [r3, #0]
 8001872:	fa93 f2a3 	rbit	r2, r3
 8001876:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800187a:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 800187e:	601a      	str	r2, [r3, #0]
 8001880:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001884:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8001888:	2202      	movs	r2, #2
 800188a:	601a      	str	r2, [r3, #0]
 800188c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001890:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8001894:	681b      	ldr	r3, [r3, #0]
 8001896:	fa93 f2a3 	rbit	r2, r3
 800189a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800189e:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 80018a2:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80018a4:	4b68      	ldr	r3, [pc, #416]	@ (8001a48 <HAL_RCC_OscConfig+0x98c>)
 80018a6:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80018a8:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80018ac:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 80018b0:	2102      	movs	r1, #2
 80018b2:	6019      	str	r1, [r3, #0]
 80018b4:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80018b8:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 80018bc:	681b      	ldr	r3, [r3, #0]
 80018be:	fa93 f1a3 	rbit	r1, r3
 80018c2:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80018c6:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 80018ca:	6019      	str	r1, [r3, #0]
  return result;
 80018cc:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80018d0:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 80018d4:	681b      	ldr	r3, [r3, #0]
 80018d6:	fab3 f383 	clz	r3, r3
 80018da:	b2db      	uxtb	r3, r3
 80018dc:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 80018e0:	b2db      	uxtb	r3, r3
 80018e2:	f003 031f 	and.w	r3, r3, #31
 80018e6:	2101      	movs	r1, #1
 80018e8:	fa01 f303 	lsl.w	r3, r1, r3
 80018ec:	4013      	ands	r3, r2
 80018ee:	2b00      	cmp	r3, #0
 80018f0:	d197      	bne.n	8001822 <HAL_RCC_OscConfig+0x766>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80018f2:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80018f6:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80018fa:	681b      	ldr	r3, [r3, #0]
 80018fc:	681b      	ldr	r3, [r3, #0]
 80018fe:	f003 0304 	and.w	r3, r3, #4
 8001902:	2b00      	cmp	r3, #0
 8001904:	f000 819c 	beq.w	8001c40 <HAL_RCC_OscConfig+0xb84>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001908:	2300      	movs	r3, #0
 800190a:	f887 3207 	strb.w	r3, [r7, #519]	@ 0x207
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800190e:	4b4e      	ldr	r3, [pc, #312]	@ (8001a48 <HAL_RCC_OscConfig+0x98c>)
 8001910:	69db      	ldr	r3, [r3, #28]
 8001912:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001916:	2b00      	cmp	r3, #0
 8001918:	d116      	bne.n	8001948 <HAL_RCC_OscConfig+0x88c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800191a:	4b4b      	ldr	r3, [pc, #300]	@ (8001a48 <HAL_RCC_OscConfig+0x98c>)
 800191c:	69db      	ldr	r3, [r3, #28]
 800191e:	4a4a      	ldr	r2, [pc, #296]	@ (8001a48 <HAL_RCC_OscConfig+0x98c>)
 8001920:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001924:	61d3      	str	r3, [r2, #28]
 8001926:	4b48      	ldr	r3, [pc, #288]	@ (8001a48 <HAL_RCC_OscConfig+0x98c>)
 8001928:	69db      	ldr	r3, [r3, #28]
 800192a:	f003 5280 	and.w	r2, r3, #268435456	@ 0x10000000
 800192e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001932:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001936:	601a      	str	r2, [r3, #0]
 8001938:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800193c:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001940:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 8001942:	2301      	movs	r3, #1
 8001944:	f887 3207 	strb.w	r3, [r7, #519]	@ 0x207
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001948:	4b41      	ldr	r3, [pc, #260]	@ (8001a50 <HAL_RCC_OscConfig+0x994>)
 800194a:	681b      	ldr	r3, [r3, #0]
 800194c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001950:	2b00      	cmp	r3, #0
 8001952:	d11a      	bne.n	800198a <HAL_RCC_OscConfig+0x8ce>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001954:	4b3e      	ldr	r3, [pc, #248]	@ (8001a50 <HAL_RCC_OscConfig+0x994>)
 8001956:	681b      	ldr	r3, [r3, #0]
 8001958:	4a3d      	ldr	r2, [pc, #244]	@ (8001a50 <HAL_RCC_OscConfig+0x994>)
 800195a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800195e:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001960:	f7ff f8f4 	bl	8000b4c <HAL_GetTick>
 8001964:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001968:	e009      	b.n	800197e <HAL_RCC_OscConfig+0x8c2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800196a:	f7ff f8ef 	bl	8000b4c <HAL_GetTick>
 800196e:	4602      	mov	r2, r0
 8001970:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8001974:	1ad3      	subs	r3, r2, r3
 8001976:	2b64      	cmp	r3, #100	@ 0x64
 8001978:	d901      	bls.n	800197e <HAL_RCC_OscConfig+0x8c2>
        {
          return HAL_TIMEOUT;
 800197a:	2303      	movs	r3, #3
 800197c:	e3bb      	b.n	80020f6 <HAL_RCC_OscConfig+0x103a>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800197e:	4b34      	ldr	r3, [pc, #208]	@ (8001a50 <HAL_RCC_OscConfig+0x994>)
 8001980:	681b      	ldr	r3, [r3, #0]
 8001982:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001986:	2b00      	cmp	r3, #0
 8001988:	d0ef      	beq.n	800196a <HAL_RCC_OscConfig+0x8ae>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800198a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800198e:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8001992:	681b      	ldr	r3, [r3, #0]
 8001994:	689b      	ldr	r3, [r3, #8]
 8001996:	2b01      	cmp	r3, #1
 8001998:	d106      	bne.n	80019a8 <HAL_RCC_OscConfig+0x8ec>
 800199a:	4b2b      	ldr	r3, [pc, #172]	@ (8001a48 <HAL_RCC_OscConfig+0x98c>)
 800199c:	6a1b      	ldr	r3, [r3, #32]
 800199e:	4a2a      	ldr	r2, [pc, #168]	@ (8001a48 <HAL_RCC_OscConfig+0x98c>)
 80019a0:	f043 0301 	orr.w	r3, r3, #1
 80019a4:	6213      	str	r3, [r2, #32]
 80019a6:	e035      	b.n	8001a14 <HAL_RCC_OscConfig+0x958>
 80019a8:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80019ac:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80019b0:	681b      	ldr	r3, [r3, #0]
 80019b2:	689b      	ldr	r3, [r3, #8]
 80019b4:	2b00      	cmp	r3, #0
 80019b6:	d10c      	bne.n	80019d2 <HAL_RCC_OscConfig+0x916>
 80019b8:	4b23      	ldr	r3, [pc, #140]	@ (8001a48 <HAL_RCC_OscConfig+0x98c>)
 80019ba:	6a1b      	ldr	r3, [r3, #32]
 80019bc:	4a22      	ldr	r2, [pc, #136]	@ (8001a48 <HAL_RCC_OscConfig+0x98c>)
 80019be:	f023 0301 	bic.w	r3, r3, #1
 80019c2:	6213      	str	r3, [r2, #32]
 80019c4:	4b20      	ldr	r3, [pc, #128]	@ (8001a48 <HAL_RCC_OscConfig+0x98c>)
 80019c6:	6a1b      	ldr	r3, [r3, #32]
 80019c8:	4a1f      	ldr	r2, [pc, #124]	@ (8001a48 <HAL_RCC_OscConfig+0x98c>)
 80019ca:	f023 0304 	bic.w	r3, r3, #4
 80019ce:	6213      	str	r3, [r2, #32]
 80019d0:	e020      	b.n	8001a14 <HAL_RCC_OscConfig+0x958>
 80019d2:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80019d6:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80019da:	681b      	ldr	r3, [r3, #0]
 80019dc:	689b      	ldr	r3, [r3, #8]
 80019de:	2b05      	cmp	r3, #5
 80019e0:	d10c      	bne.n	80019fc <HAL_RCC_OscConfig+0x940>
 80019e2:	4b19      	ldr	r3, [pc, #100]	@ (8001a48 <HAL_RCC_OscConfig+0x98c>)
 80019e4:	6a1b      	ldr	r3, [r3, #32]
 80019e6:	4a18      	ldr	r2, [pc, #96]	@ (8001a48 <HAL_RCC_OscConfig+0x98c>)
 80019e8:	f043 0304 	orr.w	r3, r3, #4
 80019ec:	6213      	str	r3, [r2, #32]
 80019ee:	4b16      	ldr	r3, [pc, #88]	@ (8001a48 <HAL_RCC_OscConfig+0x98c>)
 80019f0:	6a1b      	ldr	r3, [r3, #32]
 80019f2:	4a15      	ldr	r2, [pc, #84]	@ (8001a48 <HAL_RCC_OscConfig+0x98c>)
 80019f4:	f043 0301 	orr.w	r3, r3, #1
 80019f8:	6213      	str	r3, [r2, #32]
 80019fa:	e00b      	b.n	8001a14 <HAL_RCC_OscConfig+0x958>
 80019fc:	4b12      	ldr	r3, [pc, #72]	@ (8001a48 <HAL_RCC_OscConfig+0x98c>)
 80019fe:	6a1b      	ldr	r3, [r3, #32]
 8001a00:	4a11      	ldr	r2, [pc, #68]	@ (8001a48 <HAL_RCC_OscConfig+0x98c>)
 8001a02:	f023 0301 	bic.w	r3, r3, #1
 8001a06:	6213      	str	r3, [r2, #32]
 8001a08:	4b0f      	ldr	r3, [pc, #60]	@ (8001a48 <HAL_RCC_OscConfig+0x98c>)
 8001a0a:	6a1b      	ldr	r3, [r3, #32]
 8001a0c:	4a0e      	ldr	r2, [pc, #56]	@ (8001a48 <HAL_RCC_OscConfig+0x98c>)
 8001a0e:	f023 0304 	bic.w	r3, r3, #4
 8001a12:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001a14:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001a18:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8001a1c:	681b      	ldr	r3, [r3, #0]
 8001a1e:	689b      	ldr	r3, [r3, #8]
 8001a20:	2b00      	cmp	r3, #0
 8001a22:	f000 8085 	beq.w	8001b30 <HAL_RCC_OscConfig+0xa74>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001a26:	f7ff f891 	bl	8000b4c <HAL_GetTick>
 8001a2a:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001a2e:	e011      	b.n	8001a54 <HAL_RCC_OscConfig+0x998>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001a30:	f7ff f88c 	bl	8000b4c <HAL_GetTick>
 8001a34:	4602      	mov	r2, r0
 8001a36:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8001a3a:	1ad3      	subs	r3, r2, r3
 8001a3c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001a40:	4293      	cmp	r3, r2
 8001a42:	d907      	bls.n	8001a54 <HAL_RCC_OscConfig+0x998>
        {
          return HAL_TIMEOUT;
 8001a44:	2303      	movs	r3, #3
 8001a46:	e356      	b.n	80020f6 <HAL_RCC_OscConfig+0x103a>
 8001a48:	40021000 	.word	0x40021000
 8001a4c:	10908120 	.word	0x10908120
 8001a50:	40007000 	.word	0x40007000
 8001a54:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001a58:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 8001a5c:	2202      	movs	r2, #2
 8001a5e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001a60:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001a64:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 8001a68:	681b      	ldr	r3, [r3, #0]
 8001a6a:	fa93 f2a3 	rbit	r2, r3
 8001a6e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001a72:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 8001a76:	601a      	str	r2, [r3, #0]
 8001a78:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001a7c:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 8001a80:	2202      	movs	r2, #2
 8001a82:	601a      	str	r2, [r3, #0]
 8001a84:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001a88:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 8001a8c:	681b      	ldr	r3, [r3, #0]
 8001a8e:	fa93 f2a3 	rbit	r2, r3
 8001a92:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001a96:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 8001a9a:	601a      	str	r2, [r3, #0]
  return result;
 8001a9c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001aa0:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 8001aa4:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001aa6:	fab3 f383 	clz	r3, r3
 8001aaa:	b2db      	uxtb	r3, r3
 8001aac:	f023 035f 	bic.w	r3, r3, #95	@ 0x5f
 8001ab0:	b2db      	uxtb	r3, r3
 8001ab2:	2b00      	cmp	r3, #0
 8001ab4:	d102      	bne.n	8001abc <HAL_RCC_OscConfig+0xa00>
 8001ab6:	4b98      	ldr	r3, [pc, #608]	@ (8001d18 <HAL_RCC_OscConfig+0xc5c>)
 8001ab8:	6a1b      	ldr	r3, [r3, #32]
 8001aba:	e013      	b.n	8001ae4 <HAL_RCC_OscConfig+0xa28>
 8001abc:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001ac0:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 8001ac4:	2202      	movs	r2, #2
 8001ac6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001ac8:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001acc:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 8001ad0:	681b      	ldr	r3, [r3, #0]
 8001ad2:	fa93 f2a3 	rbit	r2, r3
 8001ad6:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001ada:	f5a3 73ac 	sub.w	r3, r3, #344	@ 0x158
 8001ade:	601a      	str	r2, [r3, #0]
 8001ae0:	4b8d      	ldr	r3, [pc, #564]	@ (8001d18 <HAL_RCC_OscConfig+0xc5c>)
 8001ae2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001ae4:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8001ae8:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 8001aec:	2102      	movs	r1, #2
 8001aee:	6011      	str	r1, [r2, #0]
 8001af0:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8001af4:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 8001af8:	6812      	ldr	r2, [r2, #0]
 8001afa:	fa92 f1a2 	rbit	r1, r2
 8001afe:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8001b02:	f5a2 72b0 	sub.w	r2, r2, #352	@ 0x160
 8001b06:	6011      	str	r1, [r2, #0]
  return result;
 8001b08:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8001b0c:	f5a2 72b0 	sub.w	r2, r2, #352	@ 0x160
 8001b10:	6812      	ldr	r2, [r2, #0]
 8001b12:	fab2 f282 	clz	r2, r2
 8001b16:	b2d2      	uxtb	r2, r2
 8001b18:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8001b1c:	b2d2      	uxtb	r2, r2
 8001b1e:	f002 021f 	and.w	r2, r2, #31
 8001b22:	2101      	movs	r1, #1
 8001b24:	fa01 f202 	lsl.w	r2, r1, r2
 8001b28:	4013      	ands	r3, r2
 8001b2a:	2b00      	cmp	r3, #0
 8001b2c:	d080      	beq.n	8001a30 <HAL_RCC_OscConfig+0x974>
 8001b2e:	e07d      	b.n	8001c2c <HAL_RCC_OscConfig+0xb70>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001b30:	f7ff f80c 	bl	8000b4c <HAL_GetTick>
 8001b34:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001b38:	e00b      	b.n	8001b52 <HAL_RCC_OscConfig+0xa96>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001b3a:	f7ff f807 	bl	8000b4c <HAL_GetTick>
 8001b3e:	4602      	mov	r2, r0
 8001b40:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8001b44:	1ad3      	subs	r3, r2, r3
 8001b46:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001b4a:	4293      	cmp	r3, r2
 8001b4c:	d901      	bls.n	8001b52 <HAL_RCC_OscConfig+0xa96>
        {
          return HAL_TIMEOUT;
 8001b4e:	2303      	movs	r3, #3
 8001b50:	e2d1      	b.n	80020f6 <HAL_RCC_OscConfig+0x103a>
 8001b52:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001b56:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 8001b5a:	2202      	movs	r2, #2
 8001b5c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b5e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001b62:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 8001b66:	681b      	ldr	r3, [r3, #0]
 8001b68:	fa93 f2a3 	rbit	r2, r3
 8001b6c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001b70:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 8001b74:	601a      	str	r2, [r3, #0]
 8001b76:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001b7a:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 8001b7e:	2202      	movs	r2, #2
 8001b80:	601a      	str	r2, [r3, #0]
 8001b82:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001b86:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 8001b8a:	681b      	ldr	r3, [r3, #0]
 8001b8c:	fa93 f2a3 	rbit	r2, r3
 8001b90:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001b94:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 8001b98:	601a      	str	r2, [r3, #0]
  return result;
 8001b9a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001b9e:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 8001ba2:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001ba4:	fab3 f383 	clz	r3, r3
 8001ba8:	b2db      	uxtb	r3, r3
 8001baa:	f023 035f 	bic.w	r3, r3, #95	@ 0x5f
 8001bae:	b2db      	uxtb	r3, r3
 8001bb0:	2b00      	cmp	r3, #0
 8001bb2:	d102      	bne.n	8001bba <HAL_RCC_OscConfig+0xafe>
 8001bb4:	4b58      	ldr	r3, [pc, #352]	@ (8001d18 <HAL_RCC_OscConfig+0xc5c>)
 8001bb6:	6a1b      	ldr	r3, [r3, #32]
 8001bb8:	e013      	b.n	8001be2 <HAL_RCC_OscConfig+0xb26>
 8001bba:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001bbe:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8001bc2:	2202      	movs	r2, #2
 8001bc4:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001bc6:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001bca:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8001bce:	681b      	ldr	r3, [r3, #0]
 8001bd0:	fa93 f2a3 	rbit	r2, r3
 8001bd4:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001bd8:	f5a3 73bc 	sub.w	r3, r3, #376	@ 0x178
 8001bdc:	601a      	str	r2, [r3, #0]
 8001bde:	4b4e      	ldr	r3, [pc, #312]	@ (8001d18 <HAL_RCC_OscConfig+0xc5c>)
 8001be0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001be2:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8001be6:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 8001bea:	2102      	movs	r1, #2
 8001bec:	6011      	str	r1, [r2, #0]
 8001bee:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8001bf2:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 8001bf6:	6812      	ldr	r2, [r2, #0]
 8001bf8:	fa92 f1a2 	rbit	r1, r2
 8001bfc:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8001c00:	f5a2 72c0 	sub.w	r2, r2, #384	@ 0x180
 8001c04:	6011      	str	r1, [r2, #0]
  return result;
 8001c06:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8001c0a:	f5a2 72c0 	sub.w	r2, r2, #384	@ 0x180
 8001c0e:	6812      	ldr	r2, [r2, #0]
 8001c10:	fab2 f282 	clz	r2, r2
 8001c14:	b2d2      	uxtb	r2, r2
 8001c16:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8001c1a:	b2d2      	uxtb	r2, r2
 8001c1c:	f002 021f 	and.w	r2, r2, #31
 8001c20:	2101      	movs	r1, #1
 8001c22:	fa01 f202 	lsl.w	r2, r1, r2
 8001c26:	4013      	ands	r3, r2
 8001c28:	2b00      	cmp	r3, #0
 8001c2a:	d186      	bne.n	8001b3a <HAL_RCC_OscConfig+0xa7e>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001c2c:	f897 3207 	ldrb.w	r3, [r7, #519]	@ 0x207
 8001c30:	2b01      	cmp	r3, #1
 8001c32:	d105      	bne.n	8001c40 <HAL_RCC_OscConfig+0xb84>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001c34:	4b38      	ldr	r3, [pc, #224]	@ (8001d18 <HAL_RCC_OscConfig+0xc5c>)
 8001c36:	69db      	ldr	r3, [r3, #28]
 8001c38:	4a37      	ldr	r2, [pc, #220]	@ (8001d18 <HAL_RCC_OscConfig+0xc5c>)
 8001c3a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001c3e:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001c40:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001c44:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8001c48:	681b      	ldr	r3, [r3, #0]
 8001c4a:	699b      	ldr	r3, [r3, #24]
 8001c4c:	2b00      	cmp	r3, #0
 8001c4e:	f000 8251 	beq.w	80020f4 <HAL_RCC_OscConfig+0x1038>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001c52:	4b31      	ldr	r3, [pc, #196]	@ (8001d18 <HAL_RCC_OscConfig+0xc5c>)
 8001c54:	685b      	ldr	r3, [r3, #4]
 8001c56:	f003 030c 	and.w	r3, r3, #12
 8001c5a:	2b08      	cmp	r3, #8
 8001c5c:	f000 820f 	beq.w	800207e <HAL_RCC_OscConfig+0xfc2>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001c60:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001c64:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8001c68:	681b      	ldr	r3, [r3, #0]
 8001c6a:	699b      	ldr	r3, [r3, #24]
 8001c6c:	2b02      	cmp	r3, #2
 8001c6e:	f040 8165 	bne.w	8001f3c <HAL_RCC_OscConfig+0xe80>
 8001c72:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001c76:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 8001c7a:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8001c7e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c80:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001c84:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 8001c88:	681b      	ldr	r3, [r3, #0]
 8001c8a:	fa93 f2a3 	rbit	r2, r3
 8001c8e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001c92:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 8001c96:	601a      	str	r2, [r3, #0]
  return result;
 8001c98:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001c9c:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 8001ca0:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001ca2:	fab3 f383 	clz	r3, r3
 8001ca6:	b2db      	uxtb	r3, r3
 8001ca8:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8001cac:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8001cb0:	009b      	lsls	r3, r3, #2
 8001cb2:	461a      	mov	r2, r3
 8001cb4:	2300      	movs	r3, #0
 8001cb6:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001cb8:	f7fe ff48 	bl	8000b4c <HAL_GetTick>
 8001cbc:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001cc0:	e009      	b.n	8001cd6 <HAL_RCC_OscConfig+0xc1a>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001cc2:	f7fe ff43 	bl	8000b4c <HAL_GetTick>
 8001cc6:	4602      	mov	r2, r0
 8001cc8:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8001ccc:	1ad3      	subs	r3, r2, r3
 8001cce:	2b02      	cmp	r3, #2
 8001cd0:	d901      	bls.n	8001cd6 <HAL_RCC_OscConfig+0xc1a>
          {
            return HAL_TIMEOUT;
 8001cd2:	2303      	movs	r3, #3
 8001cd4:	e20f      	b.n	80020f6 <HAL_RCC_OscConfig+0x103a>
 8001cd6:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001cda:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 8001cde:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8001ce2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001ce4:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001ce8:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 8001cec:	681b      	ldr	r3, [r3, #0]
 8001cee:	fa93 f2a3 	rbit	r2, r3
 8001cf2:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001cf6:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 8001cfa:	601a      	str	r2, [r3, #0]
  return result;
 8001cfc:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001d00:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 8001d04:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001d06:	fab3 f383 	clz	r3, r3
 8001d0a:	b2db      	uxtb	r3, r3
 8001d0c:	2b3f      	cmp	r3, #63	@ 0x3f
 8001d0e:	d805      	bhi.n	8001d1c <HAL_RCC_OscConfig+0xc60>
 8001d10:	4b01      	ldr	r3, [pc, #4]	@ (8001d18 <HAL_RCC_OscConfig+0xc5c>)
 8001d12:	681b      	ldr	r3, [r3, #0]
 8001d14:	e02a      	b.n	8001d6c <HAL_RCC_OscConfig+0xcb0>
 8001d16:	bf00      	nop
 8001d18:	40021000 	.word	0x40021000
 8001d1c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001d20:	f5a3 73ca 	sub.w	r3, r3, #404	@ 0x194
 8001d24:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8001d28:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d2a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001d2e:	f5a3 73ca 	sub.w	r3, r3, #404	@ 0x194
 8001d32:	681b      	ldr	r3, [r3, #0]
 8001d34:	fa93 f2a3 	rbit	r2, r3
 8001d38:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001d3c:	f5a3 73cc 	sub.w	r3, r3, #408	@ 0x198
 8001d40:	601a      	str	r2, [r3, #0]
 8001d42:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001d46:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 8001d4a:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8001d4e:	601a      	str	r2, [r3, #0]
 8001d50:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001d54:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 8001d58:	681b      	ldr	r3, [r3, #0]
 8001d5a:	fa93 f2a3 	rbit	r2, r3
 8001d5e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001d62:	f5a3 73d0 	sub.w	r3, r3, #416	@ 0x1a0
 8001d66:	601a      	str	r2, [r3, #0]
 8001d68:	4bca      	ldr	r3, [pc, #808]	@ (8002094 <HAL_RCC_OscConfig+0xfd8>)
 8001d6a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001d6c:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8001d70:	f5a2 72d2 	sub.w	r2, r2, #420	@ 0x1a4
 8001d74:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 8001d78:	6011      	str	r1, [r2, #0]
 8001d7a:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8001d7e:	f5a2 72d2 	sub.w	r2, r2, #420	@ 0x1a4
 8001d82:	6812      	ldr	r2, [r2, #0]
 8001d84:	fa92 f1a2 	rbit	r1, r2
 8001d88:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8001d8c:	f5a2 72d4 	sub.w	r2, r2, #424	@ 0x1a8
 8001d90:	6011      	str	r1, [r2, #0]
  return result;
 8001d92:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8001d96:	f5a2 72d4 	sub.w	r2, r2, #424	@ 0x1a8
 8001d9a:	6812      	ldr	r2, [r2, #0]
 8001d9c:	fab2 f282 	clz	r2, r2
 8001da0:	b2d2      	uxtb	r2, r2
 8001da2:	f042 0220 	orr.w	r2, r2, #32
 8001da6:	b2d2      	uxtb	r2, r2
 8001da8:	f002 021f 	and.w	r2, r2, #31
 8001dac:	2101      	movs	r1, #1
 8001dae:	fa01 f202 	lsl.w	r2, r1, r2
 8001db2:	4013      	ands	r3, r2
 8001db4:	2b00      	cmp	r3, #0
 8001db6:	d184      	bne.n	8001cc2 <HAL_RCC_OscConfig+0xc06>
          }
        }

#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001db8:	4bb6      	ldr	r3, [pc, #728]	@ (8002094 <HAL_RCC_OscConfig+0xfd8>)
 8001dba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001dbc:	f023 020f 	bic.w	r2, r3, #15
 8001dc0:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001dc4:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8001dc8:	681b      	ldr	r3, [r3, #0]
 8001dca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001dcc:	49b1      	ldr	r1, [pc, #708]	@ (8002094 <HAL_RCC_OscConfig+0xfd8>)
 8001dce:	4313      	orrs	r3, r2
 8001dd0:	62cb      	str	r3, [r1, #44]	@ 0x2c
 8001dd2:	4bb0      	ldr	r3, [pc, #704]	@ (8002094 <HAL_RCC_OscConfig+0xfd8>)
 8001dd4:	685b      	ldr	r3, [r3, #4]
 8001dd6:	f423 1276 	bic.w	r2, r3, #4030464	@ 0x3d8000
 8001dda:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001dde:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8001de2:	681b      	ldr	r3, [r3, #0]
 8001de4:	6a19      	ldr	r1, [r3, #32]
 8001de6:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001dea:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8001dee:	681b      	ldr	r3, [r3, #0]
 8001df0:	69db      	ldr	r3, [r3, #28]
 8001df2:	430b      	orrs	r3, r1
 8001df4:	49a7      	ldr	r1, [pc, #668]	@ (8002094 <HAL_RCC_OscConfig+0xfd8>)
 8001df6:	4313      	orrs	r3, r2
 8001df8:	604b      	str	r3, [r1, #4]
 8001dfa:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001dfe:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8001e02:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8001e06:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e08:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001e0c:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8001e10:	681b      	ldr	r3, [r3, #0]
 8001e12:	fa93 f2a3 	rbit	r2, r3
 8001e16:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001e1a:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 8001e1e:	601a      	str	r2, [r3, #0]
  return result;
 8001e20:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001e24:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 8001e28:	681b      	ldr	r3, [r3, #0]
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001e2a:	fab3 f383 	clz	r3, r3
 8001e2e:	b2db      	uxtb	r3, r3
 8001e30:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8001e34:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8001e38:	009b      	lsls	r3, r3, #2
 8001e3a:	461a      	mov	r2, r3
 8001e3c:	2301      	movs	r3, #1
 8001e3e:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001e40:	f7fe fe84 	bl	8000b4c <HAL_GetTick>
 8001e44:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001e48:	e009      	b.n	8001e5e <HAL_RCC_OscConfig+0xda2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001e4a:	f7fe fe7f 	bl	8000b4c <HAL_GetTick>
 8001e4e:	4602      	mov	r2, r0
 8001e50:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8001e54:	1ad3      	subs	r3, r2, r3
 8001e56:	2b02      	cmp	r3, #2
 8001e58:	d901      	bls.n	8001e5e <HAL_RCC_OscConfig+0xda2>
          {
            return HAL_TIMEOUT;
 8001e5a:	2303      	movs	r3, #3
 8001e5c:	e14b      	b.n	80020f6 <HAL_RCC_OscConfig+0x103a>
 8001e5e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001e62:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8001e66:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8001e6a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e6c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001e70:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8001e74:	681b      	ldr	r3, [r3, #0]
 8001e76:	fa93 f2a3 	rbit	r2, r3
 8001e7a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001e7e:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 8001e82:	601a      	str	r2, [r3, #0]
  return result;
 8001e84:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001e88:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 8001e8c:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001e8e:	fab3 f383 	clz	r3, r3
 8001e92:	b2db      	uxtb	r3, r3
 8001e94:	2b3f      	cmp	r3, #63	@ 0x3f
 8001e96:	d802      	bhi.n	8001e9e <HAL_RCC_OscConfig+0xde2>
 8001e98:	4b7e      	ldr	r3, [pc, #504]	@ (8002094 <HAL_RCC_OscConfig+0xfd8>)
 8001e9a:	681b      	ldr	r3, [r3, #0]
 8001e9c:	e027      	b.n	8001eee <HAL_RCC_OscConfig+0xe32>
 8001e9e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001ea2:	f5a3 73de 	sub.w	r3, r3, #444	@ 0x1bc
 8001ea6:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8001eaa:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001eac:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001eb0:	f5a3 73de 	sub.w	r3, r3, #444	@ 0x1bc
 8001eb4:	681b      	ldr	r3, [r3, #0]
 8001eb6:	fa93 f2a3 	rbit	r2, r3
 8001eba:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001ebe:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 8001ec2:	601a      	str	r2, [r3, #0]
 8001ec4:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001ec8:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8001ecc:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8001ed0:	601a      	str	r2, [r3, #0]
 8001ed2:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001ed6:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8001eda:	681b      	ldr	r3, [r3, #0]
 8001edc:	fa93 f2a3 	rbit	r2, r3
 8001ee0:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001ee4:	f5a3 73e4 	sub.w	r3, r3, #456	@ 0x1c8
 8001ee8:	601a      	str	r2, [r3, #0]
 8001eea:	4b6a      	ldr	r3, [pc, #424]	@ (8002094 <HAL_RCC_OscConfig+0xfd8>)
 8001eec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001eee:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8001ef2:	f5a2 72e6 	sub.w	r2, r2, #460	@ 0x1cc
 8001ef6:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 8001efa:	6011      	str	r1, [r2, #0]
 8001efc:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8001f00:	f5a2 72e6 	sub.w	r2, r2, #460	@ 0x1cc
 8001f04:	6812      	ldr	r2, [r2, #0]
 8001f06:	fa92 f1a2 	rbit	r1, r2
 8001f0a:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8001f0e:	f5a2 72e8 	sub.w	r2, r2, #464	@ 0x1d0
 8001f12:	6011      	str	r1, [r2, #0]
  return result;
 8001f14:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8001f18:	f5a2 72e8 	sub.w	r2, r2, #464	@ 0x1d0
 8001f1c:	6812      	ldr	r2, [r2, #0]
 8001f1e:	fab2 f282 	clz	r2, r2
 8001f22:	b2d2      	uxtb	r2, r2
 8001f24:	f042 0220 	orr.w	r2, r2, #32
 8001f28:	b2d2      	uxtb	r2, r2
 8001f2a:	f002 021f 	and.w	r2, r2, #31
 8001f2e:	2101      	movs	r1, #1
 8001f30:	fa01 f202 	lsl.w	r2, r1, r2
 8001f34:	4013      	ands	r3, r2
 8001f36:	2b00      	cmp	r3, #0
 8001f38:	d087      	beq.n	8001e4a <HAL_RCC_OscConfig+0xd8e>
 8001f3a:	e0db      	b.n	80020f4 <HAL_RCC_OscConfig+0x1038>
 8001f3c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001f40:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8001f44:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8001f48:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f4a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001f4e:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8001f52:	681b      	ldr	r3, [r3, #0]
 8001f54:	fa93 f2a3 	rbit	r2, r3
 8001f58:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001f5c:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 8001f60:	601a      	str	r2, [r3, #0]
  return result;
 8001f62:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001f66:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 8001f6a:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001f6c:	fab3 f383 	clz	r3, r3
 8001f70:	b2db      	uxtb	r3, r3
 8001f72:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8001f76:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8001f7a:	009b      	lsls	r3, r3, #2
 8001f7c:	461a      	mov	r2, r3
 8001f7e:	2300      	movs	r3, #0
 8001f80:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f82:	f7fe fde3 	bl	8000b4c <HAL_GetTick>
 8001f86:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001f8a:	e009      	b.n	8001fa0 <HAL_RCC_OscConfig+0xee4>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001f8c:	f7fe fdde 	bl	8000b4c <HAL_GetTick>
 8001f90:	4602      	mov	r2, r0
 8001f92:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8001f96:	1ad3      	subs	r3, r2, r3
 8001f98:	2b02      	cmp	r3, #2
 8001f9a:	d901      	bls.n	8001fa0 <HAL_RCC_OscConfig+0xee4>
          {
            return HAL_TIMEOUT;
 8001f9c:	2303      	movs	r3, #3
 8001f9e:	e0aa      	b.n	80020f6 <HAL_RCC_OscConfig+0x103a>
 8001fa0:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001fa4:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 8001fa8:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8001fac:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001fae:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001fb2:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 8001fb6:	681b      	ldr	r3, [r3, #0]
 8001fb8:	fa93 f2a3 	rbit	r2, r3
 8001fbc:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001fc0:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 8001fc4:	601a      	str	r2, [r3, #0]
  return result;
 8001fc6:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001fca:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 8001fce:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001fd0:	fab3 f383 	clz	r3, r3
 8001fd4:	b2db      	uxtb	r3, r3
 8001fd6:	2b3f      	cmp	r3, #63	@ 0x3f
 8001fd8:	d802      	bhi.n	8001fe0 <HAL_RCC_OscConfig+0xf24>
 8001fda:	4b2e      	ldr	r3, [pc, #184]	@ (8002094 <HAL_RCC_OscConfig+0xfd8>)
 8001fdc:	681b      	ldr	r3, [r3, #0]
 8001fde:	e027      	b.n	8002030 <HAL_RCC_OscConfig+0xf74>
 8001fe0:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001fe4:	f5a3 73f2 	sub.w	r3, r3, #484	@ 0x1e4
 8001fe8:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8001fec:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001fee:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001ff2:	f5a3 73f2 	sub.w	r3, r3, #484	@ 0x1e4
 8001ff6:	681b      	ldr	r3, [r3, #0]
 8001ff8:	fa93 f2a3 	rbit	r2, r3
 8001ffc:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002000:	f5a3 73f4 	sub.w	r3, r3, #488	@ 0x1e8
 8002004:	601a      	str	r2, [r3, #0]
 8002006:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800200a:	f5a3 73f6 	sub.w	r3, r3, #492	@ 0x1ec
 800200e:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002012:	601a      	str	r2, [r3, #0]
 8002014:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002018:	f5a3 73f6 	sub.w	r3, r3, #492	@ 0x1ec
 800201c:	681b      	ldr	r3, [r3, #0]
 800201e:	fa93 f2a3 	rbit	r2, r3
 8002022:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002026:	f5a3 73f8 	sub.w	r3, r3, #496	@ 0x1f0
 800202a:	601a      	str	r2, [r3, #0]
 800202c:	4b19      	ldr	r3, [pc, #100]	@ (8002094 <HAL_RCC_OscConfig+0xfd8>)
 800202e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002030:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8002034:	f5a2 72fa 	sub.w	r2, r2, #500	@ 0x1f4
 8002038:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 800203c:	6011      	str	r1, [r2, #0]
 800203e:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8002042:	f5a2 72fa 	sub.w	r2, r2, #500	@ 0x1f4
 8002046:	6812      	ldr	r2, [r2, #0]
 8002048:	fa92 f1a2 	rbit	r1, r2
 800204c:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8002050:	f5a2 72fc 	sub.w	r2, r2, #504	@ 0x1f8
 8002054:	6011      	str	r1, [r2, #0]
  return result;
 8002056:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 800205a:	f5a2 72fc 	sub.w	r2, r2, #504	@ 0x1f8
 800205e:	6812      	ldr	r2, [r2, #0]
 8002060:	fab2 f282 	clz	r2, r2
 8002064:	b2d2      	uxtb	r2, r2
 8002066:	f042 0220 	orr.w	r2, r2, #32
 800206a:	b2d2      	uxtb	r2, r2
 800206c:	f002 021f 	and.w	r2, r2, #31
 8002070:	2101      	movs	r1, #1
 8002072:	fa01 f202 	lsl.w	r2, r1, r2
 8002076:	4013      	ands	r3, r2
 8002078:	2b00      	cmp	r3, #0
 800207a:	d187      	bne.n	8001f8c <HAL_RCC_OscConfig+0xed0>
 800207c:	e03a      	b.n	80020f4 <HAL_RCC_OscConfig+0x1038>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800207e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002082:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8002086:	681b      	ldr	r3, [r3, #0]
 8002088:	699b      	ldr	r3, [r3, #24]
 800208a:	2b01      	cmp	r3, #1
 800208c:	d104      	bne.n	8002098 <HAL_RCC_OscConfig+0xfdc>
      {
        return HAL_ERROR;
 800208e:	2301      	movs	r3, #1
 8002090:	e031      	b.n	80020f6 <HAL_RCC_OscConfig+0x103a>
 8002092:	bf00      	nop
 8002094:	40021000 	.word	0x40021000
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002098:	4b19      	ldr	r3, [pc, #100]	@ (8002100 <HAL_RCC_OscConfig+0x1044>)
 800209a:	685b      	ldr	r3, [r3, #4]
 800209c:	f8c7 31fc 	str.w	r3, [r7, #508]	@ 0x1fc
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        pll_config2 = RCC->CFGR2;
 80020a0:	4b17      	ldr	r3, [pc, #92]	@ (8002100 <HAL_RCC_OscConfig+0x1044>)
 80020a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80020a4:	f8c7 31f8 	str.w	r3, [r7, #504]	@ 0x1f8
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 80020a8:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 80020ac:	f403 32c0 	and.w	r2, r3, #98304	@ 0x18000
 80020b0:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80020b4:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80020b8:	681b      	ldr	r3, [r3, #0]
 80020ba:	69db      	ldr	r3, [r3, #28]
 80020bc:	429a      	cmp	r2, r3
 80020be:	d117      	bne.n	80020f0 <HAL_RCC_OscConfig+0x1034>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
 80020c0:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 80020c4:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 80020c8:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80020cc:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80020d0:	681b      	ldr	r3, [r3, #0]
 80020d2:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 80020d4:	429a      	cmp	r2, r3
 80020d6:	d10b      	bne.n	80020f0 <HAL_RCC_OscConfig+0x1034>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
 80020d8:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80020dc:	f003 020f 	and.w	r2, r3, #15
 80020e0:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80020e4:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80020e8:	681b      	ldr	r3, [r3, #0]
 80020ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
 80020ec:	429a      	cmp	r2, r3
 80020ee:	d001      	beq.n	80020f4 <HAL_RCC_OscConfig+0x1038>
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
#endif
        {
          return HAL_ERROR;
 80020f0:	2301      	movs	r3, #1
 80020f2:	e000      	b.n	80020f6 <HAL_RCC_OscConfig+0x103a>
        }
      }
    }
  }

  return HAL_OK;
 80020f4:	2300      	movs	r3, #0
}
 80020f6:	4618      	mov	r0, r3
 80020f8:	f507 7702 	add.w	r7, r7, #520	@ 0x208
 80020fc:	46bd      	mov	sp, r7
 80020fe:	bd80      	pop	{r7, pc}
 8002100:	40021000 	.word	0x40021000

08002104 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002104:	b580      	push	{r7, lr}
 8002106:	b09e      	sub	sp, #120	@ 0x78
 8002108:	af00      	add	r7, sp, #0
 800210a:	6078      	str	r0, [r7, #4]
 800210c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 800210e:	2300      	movs	r3, #0
 8002110:	677b      	str	r3, [r7, #116]	@ 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	2b00      	cmp	r3, #0
 8002116:	d101      	bne.n	800211c <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8002118:	2301      	movs	r3, #1
 800211a:	e154      	b.n	80023c6 <HAL_RCC_ClockConfig+0x2c2>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800211c:	4b89      	ldr	r3, [pc, #548]	@ (8002344 <HAL_RCC_ClockConfig+0x240>)
 800211e:	681b      	ldr	r3, [r3, #0]
 8002120:	f003 0307 	and.w	r3, r3, #7
 8002124:	683a      	ldr	r2, [r7, #0]
 8002126:	429a      	cmp	r2, r3
 8002128:	d910      	bls.n	800214c <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800212a:	4b86      	ldr	r3, [pc, #536]	@ (8002344 <HAL_RCC_ClockConfig+0x240>)
 800212c:	681b      	ldr	r3, [r3, #0]
 800212e:	f023 0207 	bic.w	r2, r3, #7
 8002132:	4984      	ldr	r1, [pc, #528]	@ (8002344 <HAL_RCC_ClockConfig+0x240>)
 8002134:	683b      	ldr	r3, [r7, #0]
 8002136:	4313      	orrs	r3, r2
 8002138:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800213a:	4b82      	ldr	r3, [pc, #520]	@ (8002344 <HAL_RCC_ClockConfig+0x240>)
 800213c:	681b      	ldr	r3, [r3, #0]
 800213e:	f003 0307 	and.w	r3, r3, #7
 8002142:	683a      	ldr	r2, [r7, #0]
 8002144:	429a      	cmp	r2, r3
 8002146:	d001      	beq.n	800214c <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8002148:	2301      	movs	r3, #1
 800214a:	e13c      	b.n	80023c6 <HAL_RCC_ClockConfig+0x2c2>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	681b      	ldr	r3, [r3, #0]
 8002150:	f003 0302 	and.w	r3, r3, #2
 8002154:	2b00      	cmp	r3, #0
 8002156:	d008      	beq.n	800216a <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002158:	4b7b      	ldr	r3, [pc, #492]	@ (8002348 <HAL_RCC_ClockConfig+0x244>)
 800215a:	685b      	ldr	r3, [r3, #4]
 800215c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	689b      	ldr	r3, [r3, #8]
 8002164:	4978      	ldr	r1, [pc, #480]	@ (8002348 <HAL_RCC_ClockConfig+0x244>)
 8002166:	4313      	orrs	r3, r2
 8002168:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	681b      	ldr	r3, [r3, #0]
 800216e:	f003 0301 	and.w	r3, r3, #1
 8002172:	2b00      	cmp	r3, #0
 8002174:	f000 80cd 	beq.w	8002312 <HAL_RCC_ClockConfig+0x20e>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	685b      	ldr	r3, [r3, #4]
 800217c:	2b01      	cmp	r3, #1
 800217e:	d137      	bne.n	80021f0 <HAL_RCC_ClockConfig+0xec>
 8002180:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002184:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002186:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002188:	fa93 f3a3 	rbit	r3, r3
 800218c:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 800218e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002190:	fab3 f383 	clz	r3, r3
 8002194:	b2db      	uxtb	r3, r3
 8002196:	2b3f      	cmp	r3, #63	@ 0x3f
 8002198:	d802      	bhi.n	80021a0 <HAL_RCC_ClockConfig+0x9c>
 800219a:	4b6b      	ldr	r3, [pc, #428]	@ (8002348 <HAL_RCC_ClockConfig+0x244>)
 800219c:	681b      	ldr	r3, [r3, #0]
 800219e:	e00f      	b.n	80021c0 <HAL_RCC_ClockConfig+0xbc>
 80021a0:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80021a4:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80021a6:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80021a8:	fa93 f3a3 	rbit	r3, r3
 80021ac:	667b      	str	r3, [r7, #100]	@ 0x64
 80021ae:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80021b2:	663b      	str	r3, [r7, #96]	@ 0x60
 80021b4:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80021b6:	fa93 f3a3 	rbit	r3, r3
 80021ba:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80021bc:	4b62      	ldr	r3, [pc, #392]	@ (8002348 <HAL_RCC_ClockConfig+0x244>)
 80021be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80021c0:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 80021c4:	65ba      	str	r2, [r7, #88]	@ 0x58
 80021c6:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80021c8:	fa92 f2a2 	rbit	r2, r2
 80021cc:	657a      	str	r2, [r7, #84]	@ 0x54
  return result;
 80021ce:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80021d0:	fab2 f282 	clz	r2, r2
 80021d4:	b2d2      	uxtb	r2, r2
 80021d6:	f042 0220 	orr.w	r2, r2, #32
 80021da:	b2d2      	uxtb	r2, r2
 80021dc:	f002 021f 	and.w	r2, r2, #31
 80021e0:	2101      	movs	r1, #1
 80021e2:	fa01 f202 	lsl.w	r2, r1, r2
 80021e6:	4013      	ands	r3, r2
 80021e8:	2b00      	cmp	r3, #0
 80021ea:	d171      	bne.n	80022d0 <HAL_RCC_ClockConfig+0x1cc>
      {
        return HAL_ERROR;
 80021ec:	2301      	movs	r3, #1
 80021ee:	e0ea      	b.n	80023c6 <HAL_RCC_ClockConfig+0x2c2>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	685b      	ldr	r3, [r3, #4]
 80021f4:	2b02      	cmp	r3, #2
 80021f6:	d137      	bne.n	8002268 <HAL_RCC_ClockConfig+0x164>
 80021f8:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80021fc:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80021fe:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002200:	fa93 f3a3 	rbit	r3, r3
 8002204:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 8002206:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002208:	fab3 f383 	clz	r3, r3
 800220c:	b2db      	uxtb	r3, r3
 800220e:	2b3f      	cmp	r3, #63	@ 0x3f
 8002210:	d802      	bhi.n	8002218 <HAL_RCC_ClockConfig+0x114>
 8002212:	4b4d      	ldr	r3, [pc, #308]	@ (8002348 <HAL_RCC_ClockConfig+0x244>)
 8002214:	681b      	ldr	r3, [r3, #0]
 8002216:	e00f      	b.n	8002238 <HAL_RCC_ClockConfig+0x134>
 8002218:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800221c:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800221e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002220:	fa93 f3a3 	rbit	r3, r3
 8002224:	647b      	str	r3, [r7, #68]	@ 0x44
 8002226:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800222a:	643b      	str	r3, [r7, #64]	@ 0x40
 800222c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800222e:	fa93 f3a3 	rbit	r3, r3
 8002232:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002234:	4b44      	ldr	r3, [pc, #272]	@ (8002348 <HAL_RCC_ClockConfig+0x244>)
 8002236:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002238:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 800223c:	63ba      	str	r2, [r7, #56]	@ 0x38
 800223e:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8002240:	fa92 f2a2 	rbit	r2, r2
 8002244:	637a      	str	r2, [r7, #52]	@ 0x34
  return result;
 8002246:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8002248:	fab2 f282 	clz	r2, r2
 800224c:	b2d2      	uxtb	r2, r2
 800224e:	f042 0220 	orr.w	r2, r2, #32
 8002252:	b2d2      	uxtb	r2, r2
 8002254:	f002 021f 	and.w	r2, r2, #31
 8002258:	2101      	movs	r1, #1
 800225a:	fa01 f202 	lsl.w	r2, r1, r2
 800225e:	4013      	ands	r3, r2
 8002260:	2b00      	cmp	r3, #0
 8002262:	d135      	bne.n	80022d0 <HAL_RCC_ClockConfig+0x1cc>
      {
        return HAL_ERROR;
 8002264:	2301      	movs	r3, #1
 8002266:	e0ae      	b.n	80023c6 <HAL_RCC_ClockConfig+0x2c2>
 8002268:	2302      	movs	r3, #2
 800226a:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800226c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800226e:	fa93 f3a3 	rbit	r3, r3
 8002272:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return result;
 8002274:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002276:	fab3 f383 	clz	r3, r3
 800227a:	b2db      	uxtb	r3, r3
 800227c:	2b3f      	cmp	r3, #63	@ 0x3f
 800227e:	d802      	bhi.n	8002286 <HAL_RCC_ClockConfig+0x182>
 8002280:	4b31      	ldr	r3, [pc, #196]	@ (8002348 <HAL_RCC_ClockConfig+0x244>)
 8002282:	681b      	ldr	r3, [r3, #0]
 8002284:	e00d      	b.n	80022a2 <HAL_RCC_ClockConfig+0x19e>
 8002286:	2302      	movs	r3, #2
 8002288:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800228a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800228c:	fa93 f3a3 	rbit	r3, r3
 8002290:	627b      	str	r3, [r7, #36]	@ 0x24
 8002292:	2302      	movs	r3, #2
 8002294:	623b      	str	r3, [r7, #32]
 8002296:	6a3b      	ldr	r3, [r7, #32]
 8002298:	fa93 f3a3 	rbit	r3, r3
 800229c:	61fb      	str	r3, [r7, #28]
 800229e:	4b2a      	ldr	r3, [pc, #168]	@ (8002348 <HAL_RCC_ClockConfig+0x244>)
 80022a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80022a2:	2202      	movs	r2, #2
 80022a4:	61ba      	str	r2, [r7, #24]
 80022a6:	69ba      	ldr	r2, [r7, #24]
 80022a8:	fa92 f2a2 	rbit	r2, r2
 80022ac:	617a      	str	r2, [r7, #20]
  return result;
 80022ae:	697a      	ldr	r2, [r7, #20]
 80022b0:	fab2 f282 	clz	r2, r2
 80022b4:	b2d2      	uxtb	r2, r2
 80022b6:	f042 0220 	orr.w	r2, r2, #32
 80022ba:	b2d2      	uxtb	r2, r2
 80022bc:	f002 021f 	and.w	r2, r2, #31
 80022c0:	2101      	movs	r1, #1
 80022c2:	fa01 f202 	lsl.w	r2, r1, r2
 80022c6:	4013      	ands	r3, r2
 80022c8:	2b00      	cmp	r3, #0
 80022ca:	d101      	bne.n	80022d0 <HAL_RCC_ClockConfig+0x1cc>
      {
        return HAL_ERROR;
 80022cc:	2301      	movs	r3, #1
 80022ce:	e07a      	b.n	80023c6 <HAL_RCC_ClockConfig+0x2c2>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80022d0:	4b1d      	ldr	r3, [pc, #116]	@ (8002348 <HAL_RCC_ClockConfig+0x244>)
 80022d2:	685b      	ldr	r3, [r3, #4]
 80022d4:	f023 0203 	bic.w	r2, r3, #3
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	685b      	ldr	r3, [r3, #4]
 80022dc:	491a      	ldr	r1, [pc, #104]	@ (8002348 <HAL_RCC_ClockConfig+0x244>)
 80022de:	4313      	orrs	r3, r2
 80022e0:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80022e2:	f7fe fc33 	bl	8000b4c <HAL_GetTick>
 80022e6:	6778      	str	r0, [r7, #116]	@ 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80022e8:	e00a      	b.n	8002300 <HAL_RCC_ClockConfig+0x1fc>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80022ea:	f7fe fc2f 	bl	8000b4c <HAL_GetTick>
 80022ee:	4602      	mov	r2, r0
 80022f0:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80022f2:	1ad3      	subs	r3, r2, r3
 80022f4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80022f8:	4293      	cmp	r3, r2
 80022fa:	d901      	bls.n	8002300 <HAL_RCC_ClockConfig+0x1fc>
      {
        return HAL_TIMEOUT;
 80022fc:	2303      	movs	r3, #3
 80022fe:	e062      	b.n	80023c6 <HAL_RCC_ClockConfig+0x2c2>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002300:	4b11      	ldr	r3, [pc, #68]	@ (8002348 <HAL_RCC_ClockConfig+0x244>)
 8002302:	685b      	ldr	r3, [r3, #4]
 8002304:	f003 020c 	and.w	r2, r3, #12
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	685b      	ldr	r3, [r3, #4]
 800230c:	009b      	lsls	r3, r3, #2
 800230e:	429a      	cmp	r2, r3
 8002310:	d1eb      	bne.n	80022ea <HAL_RCC_ClockConfig+0x1e6>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002312:	4b0c      	ldr	r3, [pc, #48]	@ (8002344 <HAL_RCC_ClockConfig+0x240>)
 8002314:	681b      	ldr	r3, [r3, #0]
 8002316:	f003 0307 	and.w	r3, r3, #7
 800231a:	683a      	ldr	r2, [r7, #0]
 800231c:	429a      	cmp	r2, r3
 800231e:	d215      	bcs.n	800234c <HAL_RCC_ClockConfig+0x248>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002320:	4b08      	ldr	r3, [pc, #32]	@ (8002344 <HAL_RCC_ClockConfig+0x240>)
 8002322:	681b      	ldr	r3, [r3, #0]
 8002324:	f023 0207 	bic.w	r2, r3, #7
 8002328:	4906      	ldr	r1, [pc, #24]	@ (8002344 <HAL_RCC_ClockConfig+0x240>)
 800232a:	683b      	ldr	r3, [r7, #0]
 800232c:	4313      	orrs	r3, r2
 800232e:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002330:	4b04      	ldr	r3, [pc, #16]	@ (8002344 <HAL_RCC_ClockConfig+0x240>)
 8002332:	681b      	ldr	r3, [r3, #0]
 8002334:	f003 0307 	and.w	r3, r3, #7
 8002338:	683a      	ldr	r2, [r7, #0]
 800233a:	429a      	cmp	r2, r3
 800233c:	d006      	beq.n	800234c <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 800233e:	2301      	movs	r3, #1
 8002340:	e041      	b.n	80023c6 <HAL_RCC_ClockConfig+0x2c2>
 8002342:	bf00      	nop
 8002344:	40022000 	.word	0x40022000
 8002348:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	681b      	ldr	r3, [r3, #0]
 8002350:	f003 0304 	and.w	r3, r3, #4
 8002354:	2b00      	cmp	r3, #0
 8002356:	d008      	beq.n	800236a <HAL_RCC_ClockConfig+0x266>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002358:	4b1d      	ldr	r3, [pc, #116]	@ (80023d0 <HAL_RCC_ClockConfig+0x2cc>)
 800235a:	685b      	ldr	r3, [r3, #4]
 800235c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	68db      	ldr	r3, [r3, #12]
 8002364:	491a      	ldr	r1, [pc, #104]	@ (80023d0 <HAL_RCC_ClockConfig+0x2cc>)
 8002366:	4313      	orrs	r3, r2
 8002368:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	681b      	ldr	r3, [r3, #0]
 800236e:	f003 0308 	and.w	r3, r3, #8
 8002372:	2b00      	cmp	r3, #0
 8002374:	d009      	beq.n	800238a <HAL_RCC_ClockConfig+0x286>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002376:	4b16      	ldr	r3, [pc, #88]	@ (80023d0 <HAL_RCC_ClockConfig+0x2cc>)
 8002378:	685b      	ldr	r3, [r3, #4]
 800237a:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	691b      	ldr	r3, [r3, #16]
 8002382:	00db      	lsls	r3, r3, #3
 8002384:	4912      	ldr	r1, [pc, #72]	@ (80023d0 <HAL_RCC_ClockConfig+0x2cc>)
 8002386:	4313      	orrs	r3, r2
 8002388:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 800238a:	f000 f829 	bl	80023e0 <HAL_RCC_GetSysClockFreq>
 800238e:	4601      	mov	r1, r0
 8002390:	4b0f      	ldr	r3, [pc, #60]	@ (80023d0 <HAL_RCC_ClockConfig+0x2cc>)
 8002392:	685b      	ldr	r3, [r3, #4]
 8002394:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002398:	22f0      	movs	r2, #240	@ 0xf0
 800239a:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800239c:	693a      	ldr	r2, [r7, #16]
 800239e:	fa92 f2a2 	rbit	r2, r2
 80023a2:	60fa      	str	r2, [r7, #12]
  return result;
 80023a4:	68fa      	ldr	r2, [r7, #12]
 80023a6:	fab2 f282 	clz	r2, r2
 80023aa:	b2d2      	uxtb	r2, r2
 80023ac:	40d3      	lsrs	r3, r2
 80023ae:	4a09      	ldr	r2, [pc, #36]	@ (80023d4 <HAL_RCC_ClockConfig+0x2d0>)
 80023b0:	5cd3      	ldrb	r3, [r2, r3]
 80023b2:	fa21 f303 	lsr.w	r3, r1, r3
 80023b6:	4a08      	ldr	r2, [pc, #32]	@ (80023d8 <HAL_RCC_ClockConfig+0x2d4>)
 80023b8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 80023ba:	4b08      	ldr	r3, [pc, #32]	@ (80023dc <HAL_RCC_ClockConfig+0x2d8>)
 80023bc:	681b      	ldr	r3, [r3, #0]
 80023be:	4618      	mov	r0, r3
 80023c0:	f7fe fb80 	bl	8000ac4 <HAL_InitTick>
  
  return HAL_OK;
 80023c4:	2300      	movs	r3, #0
}
 80023c6:	4618      	mov	r0, r3
 80023c8:	3778      	adds	r7, #120	@ 0x78
 80023ca:	46bd      	mov	sp, r7
 80023cc:	bd80      	pop	{r7, pc}
 80023ce:	bf00      	nop
 80023d0:	40021000 	.word	0x40021000
 80023d4:	08003914 	.word	0x08003914
 80023d8:	20000000 	.word	0x20000000
 80023dc:	20000004 	.word	0x20000004

080023e0 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80023e0:	b480      	push	{r7}
 80023e2:	b087      	sub	sp, #28
 80023e4:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80023e6:	2300      	movs	r3, #0
 80023e8:	60fb      	str	r3, [r7, #12]
 80023ea:	2300      	movs	r3, #0
 80023ec:	60bb      	str	r3, [r7, #8]
 80023ee:	2300      	movs	r3, #0
 80023f0:	617b      	str	r3, [r7, #20]
 80023f2:	2300      	movs	r3, #0
 80023f4:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80023f6:	2300      	movs	r3, #0
 80023f8:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 80023fa:	4b1f      	ldr	r3, [pc, #124]	@ (8002478 <HAL_RCC_GetSysClockFreq+0x98>)
 80023fc:	685b      	ldr	r3, [r3, #4]
 80023fe:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002400:	68fb      	ldr	r3, [r7, #12]
 8002402:	f003 030c 	and.w	r3, r3, #12
 8002406:	2b04      	cmp	r3, #4
 8002408:	d002      	beq.n	8002410 <HAL_RCC_GetSysClockFreq+0x30>
 800240a:	2b08      	cmp	r3, #8
 800240c:	d003      	beq.n	8002416 <HAL_RCC_GetSysClockFreq+0x36>
 800240e:	e029      	b.n	8002464 <HAL_RCC_GetSysClockFreq+0x84>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002410:	4b1a      	ldr	r3, [pc, #104]	@ (800247c <HAL_RCC_GetSysClockFreq+0x9c>)
 8002412:	613b      	str	r3, [r7, #16]
      break;
 8002414:	e029      	b.n	800246a <HAL_RCC_GetSysClockFreq+0x8a>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 8002416:	68fb      	ldr	r3, [r7, #12]
 8002418:	0c9b      	lsrs	r3, r3, #18
 800241a:	f003 030f 	and.w	r3, r3, #15
 800241e:	4a18      	ldr	r2, [pc, #96]	@ (8002480 <HAL_RCC_GetSysClockFreq+0xa0>)
 8002420:	5cd3      	ldrb	r3, [r2, r3]
 8002422:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_Pos];
 8002424:	4b14      	ldr	r3, [pc, #80]	@ (8002478 <HAL_RCC_GetSysClockFreq+0x98>)
 8002426:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002428:	f003 030f 	and.w	r3, r3, #15
 800242c:	4a15      	ldr	r2, [pc, #84]	@ (8002484 <HAL_RCC_GetSysClockFreq+0xa4>)
 800242e:	5cd3      	ldrb	r3, [r2, r3]
 8002430:	60bb      	str	r3, [r7, #8]
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
      }
#else
      if ((tmpreg & RCC_CFGR_PLLSRC_HSE_PREDIV) == RCC_CFGR_PLLSRC_HSE_PREDIV)
 8002432:	68fb      	ldr	r3, [r7, #12]
 8002434:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002438:	2b00      	cmp	r3, #0
 800243a:	d008      	beq.n	800244e <HAL_RCC_GetSysClockFreq+0x6e>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 800243c:	4a0f      	ldr	r2, [pc, #60]	@ (800247c <HAL_RCC_GetSysClockFreq+0x9c>)
 800243e:	68bb      	ldr	r3, [r7, #8]
 8002440:	fbb2 f2f3 	udiv	r2, r2, r3
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	fb02 f303 	mul.w	r3, r2, r3
 800244a:	617b      	str	r3, [r7, #20]
 800244c:	e007      	b.n	800245e <HAL_RCC_GetSysClockFreq+0x7e>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 800244e:	4a0b      	ldr	r2, [pc, #44]	@ (800247c <HAL_RCC_GetSysClockFreq+0x9c>)
 8002450:	68bb      	ldr	r3, [r7, #8]
 8002452:	fbb2 f2f3 	udiv	r2, r2, r3
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	fb02 f303 	mul.w	r3, r2, r3
 800245c:	617b      	str	r3, [r7, #20]
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 800245e:	697b      	ldr	r3, [r7, #20]
 8002460:	613b      	str	r3, [r7, #16]
      break;
 8002462:	e002      	b.n	800246a <HAL_RCC_GetSysClockFreq+0x8a>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002464:	4b05      	ldr	r3, [pc, #20]	@ (800247c <HAL_RCC_GetSysClockFreq+0x9c>)
 8002466:	613b      	str	r3, [r7, #16]
      break;
 8002468:	bf00      	nop
    }
  }
  return sysclockfreq;
 800246a:	693b      	ldr	r3, [r7, #16]
}
 800246c:	4618      	mov	r0, r3
 800246e:	371c      	adds	r7, #28
 8002470:	46bd      	mov	sp, r7
 8002472:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002476:	4770      	bx	lr
 8002478:	40021000 	.word	0x40021000
 800247c:	007a1200 	.word	0x007a1200
 8002480:	08003924 	.word	0x08003924
 8002484:	08003934 	.word	0x08003934

08002488 <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002488:	b580      	push	{r7, lr}
 800248a:	b092      	sub	sp, #72	@ 0x48
 800248c:	af00      	add	r7, sp, #0
 800248e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002490:	2300      	movs	r3, #0
 8002492:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t temp_reg = 0U;
 8002494:	2300      	movs	r3, #0
 8002496:	63fb      	str	r3, [r7, #60]	@ 0x3c
  FlagStatus       pwrclkchanged = RESET;
 8002498:	2300      	movs	r3, #0
 800249a:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	681b      	ldr	r3, [r3, #0]
 80024a2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80024a6:	2b00      	cmp	r3, #0
 80024a8:	f000 80d2 	beq.w	8002650 <HAL_RCCEx_PeriphCLKConfig+0x1c8>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80024ac:	4b4d      	ldr	r3, [pc, #308]	@ (80025e4 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 80024ae:	69db      	ldr	r3, [r3, #28]
 80024b0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80024b4:	2b00      	cmp	r3, #0
 80024b6:	d10e      	bne.n	80024d6 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80024b8:	4b4a      	ldr	r3, [pc, #296]	@ (80025e4 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 80024ba:	69db      	ldr	r3, [r3, #28]
 80024bc:	4a49      	ldr	r2, [pc, #292]	@ (80025e4 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 80024be:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80024c2:	61d3      	str	r3, [r2, #28]
 80024c4:	4b47      	ldr	r3, [pc, #284]	@ (80025e4 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 80024c6:	69db      	ldr	r3, [r3, #28]
 80024c8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80024cc:	60bb      	str	r3, [r7, #8]
 80024ce:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80024d0:	2301      	movs	r3, #1
 80024d2:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80024d6:	4b44      	ldr	r3, [pc, #272]	@ (80025e8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80024d8:	681b      	ldr	r3, [r3, #0]
 80024da:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80024de:	2b00      	cmp	r3, #0
 80024e0:	d118      	bne.n	8002514 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80024e2:	4b41      	ldr	r3, [pc, #260]	@ (80025e8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80024e4:	681b      	ldr	r3, [r3, #0]
 80024e6:	4a40      	ldr	r2, [pc, #256]	@ (80025e8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80024e8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80024ec:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80024ee:	f7fe fb2d 	bl	8000b4c <HAL_GetTick>
 80024f2:	6438      	str	r0, [r7, #64]	@ 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80024f4:	e008      	b.n	8002508 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80024f6:	f7fe fb29 	bl	8000b4c <HAL_GetTick>
 80024fa:	4602      	mov	r2, r0
 80024fc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80024fe:	1ad3      	subs	r3, r2, r3
 8002500:	2b64      	cmp	r3, #100	@ 0x64
 8002502:	d901      	bls.n	8002508 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 8002504:	2303      	movs	r3, #3
 8002506:	e1d4      	b.n	80028b2 <HAL_RCCEx_PeriphCLKConfig+0x42a>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002508:	4b37      	ldr	r3, [pc, #220]	@ (80025e8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800250a:	681b      	ldr	r3, [r3, #0]
 800250c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002510:	2b00      	cmp	r3, #0
 8002512:	d0f0      	beq.n	80024f6 <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8002514:	4b33      	ldr	r3, [pc, #204]	@ (80025e4 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 8002516:	6a1b      	ldr	r3, [r3, #32]
 8002518:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800251c:	63fb      	str	r3, [r7, #60]	@ 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800251e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002520:	2b00      	cmp	r3, #0
 8002522:	f000 8082 	beq.w	800262a <HAL_RCCEx_PeriphCLKConfig+0x1a2>
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	685b      	ldr	r3, [r3, #4]
 800252a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800252e:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8002530:	429a      	cmp	r2, r3
 8002532:	d07a      	beq.n	800262a <HAL_RCCEx_PeriphCLKConfig+0x1a2>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002534:	4b2b      	ldr	r3, [pc, #172]	@ (80025e4 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 8002536:	6a1b      	ldr	r3, [r3, #32]
 8002538:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800253c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800253e:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8002542:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002544:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002546:	fa93 f3a3 	rbit	r3, r3
 800254a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return result;
 800254c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800254e:	fab3 f383 	clz	r3, r3
 8002552:	b2db      	uxtb	r3, r3
 8002554:	461a      	mov	r2, r3
 8002556:	4b25      	ldr	r3, [pc, #148]	@ (80025ec <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002558:	4413      	add	r3, r2
 800255a:	009b      	lsls	r3, r3, #2
 800255c:	461a      	mov	r2, r3
 800255e:	2301      	movs	r3, #1
 8002560:	6013      	str	r3, [r2, #0]
 8002562:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8002566:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002568:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800256a:	fa93 f3a3 	rbit	r3, r3
 800256e:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 8002570:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002572:	fab3 f383 	clz	r3, r3
 8002576:	b2db      	uxtb	r3, r3
 8002578:	461a      	mov	r2, r3
 800257a:	4b1c      	ldr	r3, [pc, #112]	@ (80025ec <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800257c:	4413      	add	r3, r2
 800257e:	009b      	lsls	r3, r3, #2
 8002580:	461a      	mov	r2, r3
 8002582:	2300      	movs	r3, #0
 8002584:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8002586:	4a17      	ldr	r2, [pc, #92]	@ (80025e4 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 8002588:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800258a:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 800258c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800258e:	f003 0301 	and.w	r3, r3, #1
 8002592:	2b00      	cmp	r3, #0
 8002594:	d049      	beq.n	800262a <HAL_RCCEx_PeriphCLKConfig+0x1a2>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002596:	f7fe fad9 	bl	8000b4c <HAL_GetTick>
 800259a:	6438      	str	r0, [r7, #64]	@ 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800259c:	e00a      	b.n	80025b4 <HAL_RCCEx_PeriphCLKConfig+0x12c>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800259e:	f7fe fad5 	bl	8000b4c <HAL_GetTick>
 80025a2:	4602      	mov	r2, r0
 80025a4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80025a6:	1ad3      	subs	r3, r2, r3
 80025a8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80025ac:	4293      	cmp	r3, r2
 80025ae:	d901      	bls.n	80025b4 <HAL_RCCEx_PeriphCLKConfig+0x12c>
          {
            return HAL_TIMEOUT;
 80025b0:	2303      	movs	r3, #3
 80025b2:	e17e      	b.n	80028b2 <HAL_RCCEx_PeriphCLKConfig+0x42a>
 80025b4:	2302      	movs	r3, #2
 80025b6:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80025b8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80025ba:	fa93 f3a3 	rbit	r3, r3
 80025be:	627b      	str	r3, [r7, #36]	@ 0x24
 80025c0:	2302      	movs	r3, #2
 80025c2:	623b      	str	r3, [r7, #32]
 80025c4:	6a3b      	ldr	r3, [r7, #32]
 80025c6:	fa93 f3a3 	rbit	r3, r3
 80025ca:	61fb      	str	r3, [r7, #28]
  return result;
 80025cc:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80025ce:	fab3 f383 	clz	r3, r3
 80025d2:	b2db      	uxtb	r3, r3
 80025d4:	f023 035f 	bic.w	r3, r3, #95	@ 0x5f
 80025d8:	b2db      	uxtb	r3, r3
 80025da:	2b00      	cmp	r3, #0
 80025dc:	d108      	bne.n	80025f0 <HAL_RCCEx_PeriphCLKConfig+0x168>
 80025de:	4b01      	ldr	r3, [pc, #4]	@ (80025e4 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 80025e0:	6a1b      	ldr	r3, [r3, #32]
 80025e2:	e00d      	b.n	8002600 <HAL_RCCEx_PeriphCLKConfig+0x178>
 80025e4:	40021000 	.word	0x40021000
 80025e8:	40007000 	.word	0x40007000
 80025ec:	10908100 	.word	0x10908100
 80025f0:	2302      	movs	r3, #2
 80025f2:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80025f4:	69bb      	ldr	r3, [r7, #24]
 80025f6:	fa93 f3a3 	rbit	r3, r3
 80025fa:	617b      	str	r3, [r7, #20]
 80025fc:	4b9a      	ldr	r3, [pc, #616]	@ (8002868 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80025fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002600:	2202      	movs	r2, #2
 8002602:	613a      	str	r2, [r7, #16]
 8002604:	693a      	ldr	r2, [r7, #16]
 8002606:	fa92 f2a2 	rbit	r2, r2
 800260a:	60fa      	str	r2, [r7, #12]
  return result;
 800260c:	68fa      	ldr	r2, [r7, #12]
 800260e:	fab2 f282 	clz	r2, r2
 8002612:	b2d2      	uxtb	r2, r2
 8002614:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002618:	b2d2      	uxtb	r2, r2
 800261a:	f002 021f 	and.w	r2, r2, #31
 800261e:	2101      	movs	r1, #1
 8002620:	fa01 f202 	lsl.w	r2, r1, r2
 8002624:	4013      	ands	r3, r2
 8002626:	2b00      	cmp	r3, #0
 8002628:	d0b9      	beq.n	800259e <HAL_RCCEx_PeriphCLKConfig+0x116>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 800262a:	4b8f      	ldr	r3, [pc, #572]	@ (8002868 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800262c:	6a1b      	ldr	r3, [r3, #32]
 800262e:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	685b      	ldr	r3, [r3, #4]
 8002636:	498c      	ldr	r1, [pc, #560]	@ (8002868 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002638:	4313      	orrs	r3, r2
 800263a:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800263c:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8002640:	2b01      	cmp	r3, #1
 8002642:	d105      	bne.n	8002650 <HAL_RCCEx_PeriphCLKConfig+0x1c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002644:	4b88      	ldr	r3, [pc, #544]	@ (8002868 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002646:	69db      	ldr	r3, [r3, #28]
 8002648:	4a87      	ldr	r2, [pc, #540]	@ (8002868 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800264a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800264e:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	681b      	ldr	r3, [r3, #0]
 8002654:	f003 0301 	and.w	r3, r3, #1
 8002658:	2b00      	cmp	r3, #0
 800265a:	d008      	beq.n	800266e <HAL_RCCEx_PeriphCLKConfig+0x1e6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800265c:	4b82      	ldr	r3, [pc, #520]	@ (8002868 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800265e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002660:	f023 0203 	bic.w	r2, r3, #3
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	689b      	ldr	r3, [r3, #8]
 8002668:	497f      	ldr	r1, [pc, #508]	@ (8002868 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800266a:	4313      	orrs	r3, r2
 800266c:	630b      	str	r3, [r1, #48]	@ 0x30
  }

#if defined(RCC_CFGR3_USART2SW)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	681b      	ldr	r3, [r3, #0]
 8002672:	f003 0302 	and.w	r3, r3, #2
 8002676:	2b00      	cmp	r3, #0
 8002678:	d008      	beq.n	800268c <HAL_RCCEx_PeriphCLKConfig+0x204>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800267a:	4b7b      	ldr	r3, [pc, #492]	@ (8002868 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800267c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800267e:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	68db      	ldr	r3, [r3, #12]
 8002686:	4978      	ldr	r1, [pc, #480]	@ (8002868 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002688:	4313      	orrs	r3, r2
 800268a:	630b      	str	r3, [r1, #48]	@ 0x30
  }
#endif /* RCC_CFGR3_USART2SW */

#if defined(RCC_CFGR3_USART3SW)
  /*------------------------------ USART3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	681b      	ldr	r3, [r3, #0]
 8002690:	f003 0304 	and.w	r3, r3, #4
 8002694:	2b00      	cmp	r3, #0
 8002696:	d008      	beq.n	80026aa <HAL_RCCEx_PeriphCLKConfig+0x222>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
    
    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8002698:	4b73      	ldr	r3, [pc, #460]	@ (8002868 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800269a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800269c:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	691b      	ldr	r3, [r3, #16]
 80026a4:	4970      	ldr	r1, [pc, #448]	@ (8002868 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80026a6:	4313      	orrs	r3, r2
 80026a8:	630b      	str	r3, [r1, #48]	@ 0x30
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	681b      	ldr	r3, [r3, #0]
 80026ae:	f003 0320 	and.w	r3, r3, #32
 80026b2:	2b00      	cmp	r3, #0
 80026b4:	d008      	beq.n	80026c8 <HAL_RCCEx_PeriphCLKConfig+0x240>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80026b6:	4b6c      	ldr	r3, [pc, #432]	@ (8002868 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80026b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80026ba:	f023 0210 	bic.w	r2, r3, #16
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	69db      	ldr	r3, [r3, #28]
 80026c2:	4969      	ldr	r1, [pc, #420]	@ (8002868 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80026c4:	4313      	orrs	r3, r2
 80026c6:	630b      	str	r3, [r1, #48]	@ 0x30
#if defined(STM32F302xE) || defined(STM32F303xE)\
 || defined(STM32F302xC) || defined(STM32F303xC)\
 || defined(STM32F302x8)                        \
 || defined(STM32F373xC)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	681b      	ldr	r3, [r3, #0]
 80026cc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80026d0:	2b00      	cmp	r3, #0
 80026d2:	d008      	beq.n	80026e6 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->USBClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->USBClockSelection);
 80026d4:	4b64      	ldr	r3, [pc, #400]	@ (8002868 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80026d6:	685b      	ldr	r3, [r3, #4]
 80026d8:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80026e0:	4961      	ldr	r1, [pc, #388]	@ (8002868 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80026e2:	4313      	orrs	r3, r2
 80026e4:	604b      	str	r3, [r1, #4]
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)\
 || defined(STM32F373xC) || defined(STM32F378xx)

  /*------------------------------ I2C2 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	681b      	ldr	r3, [r3, #0]
 80026ea:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80026ee:	2b00      	cmp	r3, #0
 80026f0:	d008      	beq.n	8002704 <HAL_RCCEx_PeriphCLKConfig+0x27c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80026f2:	4b5d      	ldr	r3, [pc, #372]	@ (8002868 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80026f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80026f6:	f023 0220 	bic.w	r2, r3, #32
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	6a1b      	ldr	r3, [r3, #32]
 80026fe:	495a      	ldr	r1, [pc, #360]	@ (8002868 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002700:	4313      	orrs	r3, r2
 8002702:	630b      	str	r3, [r1, #48]	@ 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ I2C3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	681b      	ldr	r3, [r3, #0]
 8002708:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800270c:	2b00      	cmp	r3, #0
 800270e:	d008      	beq.n	8002722 <HAL_RCCEx_PeriphCLKConfig+0x29a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));
    
    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8002710:	4b55      	ldr	r3, [pc, #340]	@ (8002868 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002712:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002714:	f023 0240 	bic.w	r2, r3, #64	@ 0x40
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800271c:	4952      	ldr	r1, [pc, #328]	@ (8002868 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800271e:	4313      	orrs	r3, r2
 8002720:	630b      	str	r3, [r1, #48]	@ 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ UART4 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	681b      	ldr	r3, [r3, #0]
 8002726:	f003 0308 	and.w	r3, r3, #8
 800272a:	2b00      	cmp	r3, #0
 800272c:	d008      	beq.n	8002740 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
    
    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800272e:	4b4e      	ldr	r3, [pc, #312]	@ (8002868 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002730:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002732:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	695b      	ldr	r3, [r3, #20]
 800273a:	494b      	ldr	r1, [pc, #300]	@ (8002868 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800273c:	4313      	orrs	r3, r2
 800273e:	630b      	str	r3, [r1, #48]	@ 0x30
  }

  /*------------------------------ UART5 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	681b      	ldr	r3, [r3, #0]
 8002744:	f003 0310 	and.w	r3, r3, #16
 8002748:	2b00      	cmp	r3, #0
 800274a:	d008      	beq.n	800275e <HAL_RCCEx_PeriphCLKConfig+0x2d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
    
    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800274c:	4b46      	ldr	r3, [pc, #280]	@ (8002868 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800274e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002750:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	699b      	ldr	r3, [r3, #24]
 8002758:	4943      	ldr	r1, [pc, #268]	@ (8002868 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800275a:	4313      	orrs	r3, r2
 800275c:	630b      	str	r3, [r1, #48]	@ 0x30

#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
  /*------------------------------ I2S Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	681b      	ldr	r3, [r3, #0]
 8002762:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002766:	2b00      	cmp	r3, #0
 8002768:	d008      	beq.n	800277c <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
    
    /* Configure the I2S clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 800276a:	4b3f      	ldr	r3, [pc, #252]	@ (8002868 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800276c:	685b      	ldr	r3, [r3, #4]
 800276e:	f423 0200 	bic.w	r2, r3, #8388608	@ 0x800000
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002776:	493c      	ldr	r1, [pc, #240]	@ (8002868 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002778:	4313      	orrs	r3, r2
 800277a:	604b      	str	r3, [r1, #4]
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	681b      	ldr	r3, [r3, #0]
 8002780:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002784:	2b00      	cmp	r3, #0
 8002786:	d008      	beq.n	800279a <HAL_RCCEx_PeriphCLKConfig+0x312>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8002788:	4b37      	ldr	r3, [pc, #220]	@ (8002868 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800278a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800278c:	f423 72f8 	bic.w	r2, r3, #496	@ 0x1f0
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002794:	4934      	ldr	r1, [pc, #208]	@ (8002868 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002796:	4313      	orrs	r3, r2
 8002798:	62cb      	str	r3, [r1, #44]	@ 0x2c
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ ADC3 & ADC4 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC34) == RCC_PERIPHCLK_ADC34)
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	681b      	ldr	r3, [r3, #0]
 800279e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80027a2:	2b00      	cmp	r3, #0
 80027a4:	d008      	beq.n	80027b8 <HAL_RCCEx_PeriphCLKConfig+0x330>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC34PLLCLK_DIV(PeriphClkInit->Adc34ClockSelection));
    
    /* Configure the ADC34 clock source */
    __HAL_RCC_ADC34_CONFIG(PeriphClkInit->Adc34ClockSelection);
 80027a6:	4b30      	ldr	r3, [pc, #192]	@ (8002868 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80027a8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80027aa:	f423 5278 	bic.w	r2, r3, #15872	@ 0x3e00
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80027b2:	492d      	ldr	r1, [pc, #180]	@ (8002868 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80027b4:	4313      	orrs	r3, r2
 80027b6:	62cb      	str	r3, [r1, #44]	@ 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	681b      	ldr	r3, [r3, #0]
 80027bc:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80027c0:	2b00      	cmp	r3, #0
 80027c2:	d008      	beq.n	80027d6 <HAL_RCCEx_PeriphCLKConfig+0x34e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 80027c4:	4b28      	ldr	r3, [pc, #160]	@ (8002868 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80027c6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80027c8:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80027d0:	4925      	ldr	r1, [pc, #148]	@ (8002868 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80027d2:	4313      	orrs	r3, r2
 80027d4:	630b      	str	r3, [r1, #48]	@ 0x30
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ TIM8 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM8) == RCC_PERIPHCLK_TIM8)
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	681b      	ldr	r3, [r3, #0]
 80027da:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80027de:	2b00      	cmp	r3, #0
 80027e0:	d008      	beq.n	80027f4 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM8CLKSOURCE(PeriphClkInit->Tim8ClockSelection));
    
    /* Configure the TIM8 clock source */
    __HAL_RCC_TIM8_CONFIG(PeriphClkInit->Tim8ClockSelection);
 80027e2:	4b21      	ldr	r3, [pc, #132]	@ (8002868 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80027e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80027e6:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027ee:	491e      	ldr	r1, [pc, #120]	@ (8002868 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80027f0:	4313      	orrs	r3, r2
 80027f2:	630b      	str	r3, [r1, #48]	@ 0x30
#endif /* STM32F373xC || STM32F378xx */
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)
  
  /*------------------------------ TIM2 clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM2) == RCC_PERIPHCLK_TIM2)
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	681b      	ldr	r3, [r3, #0]
 80027f8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80027fc:	2b00      	cmp	r3, #0
 80027fe:	d008      	beq.n	8002812 <HAL_RCCEx_PeriphCLKConfig+0x38a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM2CLKSOURCE(PeriphClkInit->Tim2ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM2_CONFIG(PeriphClkInit->Tim2ClockSelection);
 8002800:	4b19      	ldr	r3, [pc, #100]	@ (8002868 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002802:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002804:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800280c:	4916      	ldr	r1, [pc, #88]	@ (8002868 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800280e:	4313      	orrs	r3, r2
 8002810:	630b      	str	r3, [r1, #48]	@ 0x30
  }

  /*------------------------------ TIM3 clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM34) == RCC_PERIPHCLK_TIM34)
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	681b      	ldr	r3, [r3, #0]
 8002816:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800281a:	2b00      	cmp	r3, #0
 800281c:	d008      	beq.n	8002830 <HAL_RCCEx_PeriphCLKConfig+0x3a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM3CLKSOURCE(PeriphClkInit->Tim34ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM34_CONFIG(PeriphClkInit->Tim34ClockSelection);
 800281e:	4b12      	ldr	r3, [pc, #72]	@ (8002868 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002820:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002822:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800282a:	490f      	ldr	r1, [pc, #60]	@ (8002868 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800282c:	4313      	orrs	r3, r2
 800282e:	630b      	str	r3, [r1, #48]	@ 0x30
  }

  /*------------------------------ TIM15 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002838:	2b00      	cmp	r3, #0
 800283a:	d008      	beq.n	800284e <HAL_RCCEx_PeriphCLKConfig+0x3c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 800283c:	4b0a      	ldr	r3, [pc, #40]	@ (8002868 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800283e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002840:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002848:	4907      	ldr	r1, [pc, #28]	@ (8002868 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800284a:	4313      	orrs	r3, r2
 800284c:	630b      	str	r3, [r1, #48]	@ 0x30
  }

  /*------------------------------ TIM16 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM16) == RCC_PERIPHCLK_TIM16)
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	681b      	ldr	r3, [r3, #0]
 8002852:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8002856:	2b00      	cmp	r3, #0
 8002858:	d00c      	beq.n	8002874 <HAL_RCCEx_PeriphCLKConfig+0x3ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM16CLKSOURCE(PeriphClkInit->Tim16ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM16_CONFIG(PeriphClkInit->Tim16ClockSelection);
 800285a:	4b03      	ldr	r3, [pc, #12]	@ (8002868 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800285c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800285e:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	e002      	b.n	800286c <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 8002866:	bf00      	nop
 8002868:	40021000 	.word	0x40021000
 800286c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800286e:	4913      	ldr	r1, [pc, #76]	@ (80028bc <HAL_RCCEx_PeriphCLKConfig+0x434>)
 8002870:	4313      	orrs	r3, r2
 8002872:	630b      	str	r3, [r1, #48]	@ 0x30
  }

  /*------------------------------ TIM17 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM17) == RCC_PERIPHCLK_TIM17)
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	681b      	ldr	r3, [r3, #0]
 8002878:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800287c:	2b00      	cmp	r3, #0
 800287e:	d008      	beq.n	8002892 <HAL_RCCEx_PeriphCLKConfig+0x40a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM17CLKSOURCE(PeriphClkInit->Tim17ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM17_CONFIG(PeriphClkInit->Tim17ClockSelection);
 8002880:	4b0e      	ldr	r3, [pc, #56]	@ (80028bc <HAL_RCCEx_PeriphCLKConfig+0x434>)
 8002882:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002884:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800288c:	490b      	ldr	r1, [pc, #44]	@ (80028bc <HAL_RCCEx_PeriphCLKConfig+0x434>)
 800288e:	4313      	orrs	r3, r2
 8002890:	630b      	str	r3, [r1, #48]	@ 0x30

#endif /* STM32F302xE || STM32F303xE || STM32F398xx */  

#if defined(STM32F303xE) || defined(STM32F398xx)
  /*------------------------------ TIM20 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM20) == RCC_PERIPHCLK_TIM20)
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	681b      	ldr	r3, [r3, #0]
 8002896:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800289a:	2b00      	cmp	r3, #0
 800289c:	d008      	beq.n	80028b0 <HAL_RCCEx_PeriphCLKConfig+0x428>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM20CLKSOURCE(PeriphClkInit->Tim20ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
 800289e:	4b07      	ldr	r3, [pc, #28]	@ (80028bc <HAL_RCCEx_PeriphCLKConfig+0x434>)
 80028a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028a2:	f423 4200 	bic.w	r2, r3, #32768	@ 0x8000
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80028aa:	4904      	ldr	r1, [pc, #16]	@ (80028bc <HAL_RCCEx_PeriphCLKConfig+0x434>)
 80028ac:	4313      	orrs	r3, r2
 80028ae:	630b      	str	r3, [r1, #48]	@ 0x30
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 80028b0:	2300      	movs	r3, #0
}
 80028b2:	4618      	mov	r0, r3
 80028b4:	3748      	adds	r7, #72	@ 0x48
 80028b6:	46bd      	mov	sp, r7
 80028b8:	bd80      	pop	{r7, pc}
 80028ba:	bf00      	nop
 80028bc:	40021000 	.word	0x40021000

080028c0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80028c0:	b580      	push	{r7, lr}
 80028c2:	b082      	sub	sp, #8
 80028c4:	af00      	add	r7, sp, #0
 80028c6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	2b00      	cmp	r3, #0
 80028cc:	d101      	bne.n	80028d2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80028ce:	2301      	movs	r3, #1
 80028d0:	e049      	b.n	8002966 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80028d8:	b2db      	uxtb	r3, r3
 80028da:	2b00      	cmp	r3, #0
 80028dc:	d106      	bne.n	80028ec <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	2200      	movs	r2, #0
 80028e2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80028e6:	6878      	ldr	r0, [r7, #4]
 80028e8:	f7fe f812 	bl	8000910 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	2202      	movs	r2, #2
 80028f0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	681a      	ldr	r2, [r3, #0]
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	3304      	adds	r3, #4
 80028fc:	4619      	mov	r1, r3
 80028fe:	4610      	mov	r0, r2
 8002900:	f000 fa74 	bl	8002dec <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	2201      	movs	r2, #1
 8002908:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	2201      	movs	r2, #1
 8002910:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	2201      	movs	r2, #1
 8002918:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	2201      	movs	r2, #1
 8002920:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	2201      	movs	r2, #1
 8002928:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	2201      	movs	r2, #1
 8002930:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	2201      	movs	r2, #1
 8002938:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	2201      	movs	r2, #1
 8002940:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	2201      	movs	r2, #1
 8002948:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	2201      	movs	r2, #1
 8002950:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	2201      	movs	r2, #1
 8002958:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	2201      	movs	r2, #1
 8002960:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8002964:	2300      	movs	r3, #0
}
 8002966:	4618      	mov	r0, r3
 8002968:	3708      	adds	r7, #8
 800296a:	46bd      	mov	sp, r7
 800296c:	bd80      	pop	{r7, pc}

0800296e <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800296e:	b580      	push	{r7, lr}
 8002970:	b082      	sub	sp, #8
 8002972:	af00      	add	r7, sp, #0
 8002974:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	2b00      	cmp	r3, #0
 800297a:	d101      	bne.n	8002980 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800297c:	2301      	movs	r3, #1
 800297e:	e049      	b.n	8002a14 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002986:	b2db      	uxtb	r3, r3
 8002988:	2b00      	cmp	r3, #0
 800298a:	d106      	bne.n	800299a <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	2200      	movs	r2, #0
 8002990:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8002994:	6878      	ldr	r0, [r7, #4]
 8002996:	f000 f841 	bl	8002a1c <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	2202      	movs	r2, #2
 800299e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	681a      	ldr	r2, [r3, #0]
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	3304      	adds	r3, #4
 80029aa:	4619      	mov	r1, r3
 80029ac:	4610      	mov	r0, r2
 80029ae:	f000 fa1d 	bl	8002dec <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	2201      	movs	r2, #1
 80029b6:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	2201      	movs	r2, #1
 80029be:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	2201      	movs	r2, #1
 80029c6:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	2201      	movs	r2, #1
 80029ce:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	2201      	movs	r2, #1
 80029d6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	2201      	movs	r2, #1
 80029de:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	2201      	movs	r2, #1
 80029e6:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	2201      	movs	r2, #1
 80029ee:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	2201      	movs	r2, #1
 80029f6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	2201      	movs	r2, #1
 80029fe:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	2201      	movs	r2, #1
 8002a06:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	2201      	movs	r2, #1
 8002a0e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8002a12:	2300      	movs	r3, #0
}
 8002a14:	4618      	mov	r0, r3
 8002a16:	3708      	adds	r7, #8
 8002a18:	46bd      	mov	sp, r7
 8002a1a:	bd80      	pop	{r7, pc}

08002a1c <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8002a1c:	b480      	push	{r7}
 8002a1e:	b083      	sub	sp, #12
 8002a20:	af00      	add	r7, sp, #0
 8002a22:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8002a24:	bf00      	nop
 8002a26:	370c      	adds	r7, #12
 8002a28:	46bd      	mov	sp, r7
 8002a2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a2e:	4770      	bx	lr

08002a30 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8002a30:	b580      	push	{r7, lr}
 8002a32:	b086      	sub	sp, #24
 8002a34:	af00      	add	r7, sp, #0
 8002a36:	60f8      	str	r0, [r7, #12]
 8002a38:	60b9      	str	r1, [r7, #8]
 8002a3a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002a3c:	2300      	movs	r3, #0
 8002a3e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8002a40:	68fb      	ldr	r3, [r7, #12]
 8002a42:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002a46:	2b01      	cmp	r3, #1
 8002a48:	d101      	bne.n	8002a4e <HAL_TIM_PWM_ConfigChannel+0x1e>
 8002a4a:	2302      	movs	r3, #2
 8002a4c:	e0ff      	b.n	8002c4e <HAL_TIM_PWM_ConfigChannel+0x21e>
 8002a4e:	68fb      	ldr	r3, [r7, #12]
 8002a50:	2201      	movs	r2, #1
 8002a52:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	2b14      	cmp	r3, #20
 8002a5a:	f200 80f0 	bhi.w	8002c3e <HAL_TIM_PWM_ConfigChannel+0x20e>
 8002a5e:	a201      	add	r2, pc, #4	@ (adr r2, 8002a64 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8002a60:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002a64:	08002ab9 	.word	0x08002ab9
 8002a68:	08002c3f 	.word	0x08002c3f
 8002a6c:	08002c3f 	.word	0x08002c3f
 8002a70:	08002c3f 	.word	0x08002c3f
 8002a74:	08002af9 	.word	0x08002af9
 8002a78:	08002c3f 	.word	0x08002c3f
 8002a7c:	08002c3f 	.word	0x08002c3f
 8002a80:	08002c3f 	.word	0x08002c3f
 8002a84:	08002b3b 	.word	0x08002b3b
 8002a88:	08002c3f 	.word	0x08002c3f
 8002a8c:	08002c3f 	.word	0x08002c3f
 8002a90:	08002c3f 	.word	0x08002c3f
 8002a94:	08002b7b 	.word	0x08002b7b
 8002a98:	08002c3f 	.word	0x08002c3f
 8002a9c:	08002c3f 	.word	0x08002c3f
 8002aa0:	08002c3f 	.word	0x08002c3f
 8002aa4:	08002bbd 	.word	0x08002bbd
 8002aa8:	08002c3f 	.word	0x08002c3f
 8002aac:	08002c3f 	.word	0x08002c3f
 8002ab0:	08002c3f 	.word	0x08002c3f
 8002ab4:	08002bfd 	.word	0x08002bfd
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8002ab8:	68fb      	ldr	r3, [r7, #12]
 8002aba:	681b      	ldr	r3, [r3, #0]
 8002abc:	68b9      	ldr	r1, [r7, #8]
 8002abe:	4618      	mov	r0, r3
 8002ac0:	f000 fa3e 	bl	8002f40 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8002ac4:	68fb      	ldr	r3, [r7, #12]
 8002ac6:	681b      	ldr	r3, [r3, #0]
 8002ac8:	699a      	ldr	r2, [r3, #24]
 8002aca:	68fb      	ldr	r3, [r7, #12]
 8002acc:	681b      	ldr	r3, [r3, #0]
 8002ace:	f042 0208 	orr.w	r2, r2, #8
 8002ad2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8002ad4:	68fb      	ldr	r3, [r7, #12]
 8002ad6:	681b      	ldr	r3, [r3, #0]
 8002ad8:	699a      	ldr	r2, [r3, #24]
 8002ada:	68fb      	ldr	r3, [r7, #12]
 8002adc:	681b      	ldr	r3, [r3, #0]
 8002ade:	f022 0204 	bic.w	r2, r2, #4
 8002ae2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8002ae4:	68fb      	ldr	r3, [r7, #12]
 8002ae6:	681b      	ldr	r3, [r3, #0]
 8002ae8:	6999      	ldr	r1, [r3, #24]
 8002aea:	68bb      	ldr	r3, [r7, #8]
 8002aec:	691a      	ldr	r2, [r3, #16]
 8002aee:	68fb      	ldr	r3, [r7, #12]
 8002af0:	681b      	ldr	r3, [r3, #0]
 8002af2:	430a      	orrs	r2, r1
 8002af4:	619a      	str	r2, [r3, #24]
      break;
 8002af6:	e0a5      	b.n	8002c44 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8002af8:	68fb      	ldr	r3, [r7, #12]
 8002afa:	681b      	ldr	r3, [r3, #0]
 8002afc:	68b9      	ldr	r1, [r7, #8]
 8002afe:	4618      	mov	r0, r3
 8002b00:	f000 fab8 	bl	8003074 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8002b04:	68fb      	ldr	r3, [r7, #12]
 8002b06:	681b      	ldr	r3, [r3, #0]
 8002b08:	699a      	ldr	r2, [r3, #24]
 8002b0a:	68fb      	ldr	r3, [r7, #12]
 8002b0c:	681b      	ldr	r3, [r3, #0]
 8002b0e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002b12:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8002b14:	68fb      	ldr	r3, [r7, #12]
 8002b16:	681b      	ldr	r3, [r3, #0]
 8002b18:	699a      	ldr	r2, [r3, #24]
 8002b1a:	68fb      	ldr	r3, [r7, #12]
 8002b1c:	681b      	ldr	r3, [r3, #0]
 8002b1e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002b22:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8002b24:	68fb      	ldr	r3, [r7, #12]
 8002b26:	681b      	ldr	r3, [r3, #0]
 8002b28:	6999      	ldr	r1, [r3, #24]
 8002b2a:	68bb      	ldr	r3, [r7, #8]
 8002b2c:	691b      	ldr	r3, [r3, #16]
 8002b2e:	021a      	lsls	r2, r3, #8
 8002b30:	68fb      	ldr	r3, [r7, #12]
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	430a      	orrs	r2, r1
 8002b36:	619a      	str	r2, [r3, #24]
      break;
 8002b38:	e084      	b.n	8002c44 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8002b3a:	68fb      	ldr	r3, [r7, #12]
 8002b3c:	681b      	ldr	r3, [r3, #0]
 8002b3e:	68b9      	ldr	r1, [r7, #8]
 8002b40:	4618      	mov	r0, r3
 8002b42:	f000 fb2b 	bl	800319c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8002b46:	68fb      	ldr	r3, [r7, #12]
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	69da      	ldr	r2, [r3, #28]
 8002b4c:	68fb      	ldr	r3, [r7, #12]
 8002b4e:	681b      	ldr	r3, [r3, #0]
 8002b50:	f042 0208 	orr.w	r2, r2, #8
 8002b54:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8002b56:	68fb      	ldr	r3, [r7, #12]
 8002b58:	681b      	ldr	r3, [r3, #0]
 8002b5a:	69da      	ldr	r2, [r3, #28]
 8002b5c:	68fb      	ldr	r3, [r7, #12]
 8002b5e:	681b      	ldr	r3, [r3, #0]
 8002b60:	f022 0204 	bic.w	r2, r2, #4
 8002b64:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8002b66:	68fb      	ldr	r3, [r7, #12]
 8002b68:	681b      	ldr	r3, [r3, #0]
 8002b6a:	69d9      	ldr	r1, [r3, #28]
 8002b6c:	68bb      	ldr	r3, [r7, #8]
 8002b6e:	691a      	ldr	r2, [r3, #16]
 8002b70:	68fb      	ldr	r3, [r7, #12]
 8002b72:	681b      	ldr	r3, [r3, #0]
 8002b74:	430a      	orrs	r2, r1
 8002b76:	61da      	str	r2, [r3, #28]
      break;
 8002b78:	e064      	b.n	8002c44 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8002b7a:	68fb      	ldr	r3, [r7, #12]
 8002b7c:	681b      	ldr	r3, [r3, #0]
 8002b7e:	68b9      	ldr	r1, [r7, #8]
 8002b80:	4618      	mov	r0, r3
 8002b82:	f000 fb9d 	bl	80032c0 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8002b86:	68fb      	ldr	r3, [r7, #12]
 8002b88:	681b      	ldr	r3, [r3, #0]
 8002b8a:	69da      	ldr	r2, [r3, #28]
 8002b8c:	68fb      	ldr	r3, [r7, #12]
 8002b8e:	681b      	ldr	r3, [r3, #0]
 8002b90:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002b94:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8002b96:	68fb      	ldr	r3, [r7, #12]
 8002b98:	681b      	ldr	r3, [r3, #0]
 8002b9a:	69da      	ldr	r2, [r3, #28]
 8002b9c:	68fb      	ldr	r3, [r7, #12]
 8002b9e:	681b      	ldr	r3, [r3, #0]
 8002ba0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002ba4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8002ba6:	68fb      	ldr	r3, [r7, #12]
 8002ba8:	681b      	ldr	r3, [r3, #0]
 8002baa:	69d9      	ldr	r1, [r3, #28]
 8002bac:	68bb      	ldr	r3, [r7, #8]
 8002bae:	691b      	ldr	r3, [r3, #16]
 8002bb0:	021a      	lsls	r2, r3, #8
 8002bb2:	68fb      	ldr	r3, [r7, #12]
 8002bb4:	681b      	ldr	r3, [r3, #0]
 8002bb6:	430a      	orrs	r2, r1
 8002bb8:	61da      	str	r2, [r3, #28]
      break;
 8002bba:	e043      	b.n	8002c44 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8002bbc:	68fb      	ldr	r3, [r7, #12]
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	68b9      	ldr	r1, [r7, #8]
 8002bc2:	4618      	mov	r0, r3
 8002bc4:	f000 fbec 	bl	80033a0 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8002bc8:	68fb      	ldr	r3, [r7, #12]
 8002bca:	681b      	ldr	r3, [r3, #0]
 8002bcc:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8002bce:	68fb      	ldr	r3, [r7, #12]
 8002bd0:	681b      	ldr	r3, [r3, #0]
 8002bd2:	f042 0208 	orr.w	r2, r2, #8
 8002bd6:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8002bd8:	68fb      	ldr	r3, [r7, #12]
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8002bde:	68fb      	ldr	r3, [r7, #12]
 8002be0:	681b      	ldr	r3, [r3, #0]
 8002be2:	f022 0204 	bic.w	r2, r2, #4
 8002be6:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8002be8:	68fb      	ldr	r3, [r7, #12]
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8002bee:	68bb      	ldr	r3, [r7, #8]
 8002bf0:	691a      	ldr	r2, [r3, #16]
 8002bf2:	68fb      	ldr	r3, [r7, #12]
 8002bf4:	681b      	ldr	r3, [r3, #0]
 8002bf6:	430a      	orrs	r2, r1
 8002bf8:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8002bfa:	e023      	b.n	8002c44 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8002bfc:	68fb      	ldr	r3, [r7, #12]
 8002bfe:	681b      	ldr	r3, [r3, #0]
 8002c00:	68b9      	ldr	r1, [r7, #8]
 8002c02:	4618      	mov	r0, r3
 8002c04:	f000 fc36 	bl	8003474 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8002c08:	68fb      	ldr	r3, [r7, #12]
 8002c0a:	681b      	ldr	r3, [r3, #0]
 8002c0c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8002c0e:	68fb      	ldr	r3, [r7, #12]
 8002c10:	681b      	ldr	r3, [r3, #0]
 8002c12:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002c16:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8002c18:	68fb      	ldr	r3, [r7, #12]
 8002c1a:	681b      	ldr	r3, [r3, #0]
 8002c1c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8002c1e:	68fb      	ldr	r3, [r7, #12]
 8002c20:	681b      	ldr	r3, [r3, #0]
 8002c22:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002c26:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8002c28:	68fb      	ldr	r3, [r7, #12]
 8002c2a:	681b      	ldr	r3, [r3, #0]
 8002c2c:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8002c2e:	68bb      	ldr	r3, [r7, #8]
 8002c30:	691b      	ldr	r3, [r3, #16]
 8002c32:	021a      	lsls	r2, r3, #8
 8002c34:	68fb      	ldr	r3, [r7, #12]
 8002c36:	681b      	ldr	r3, [r3, #0]
 8002c38:	430a      	orrs	r2, r1
 8002c3a:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8002c3c:	e002      	b.n	8002c44 <HAL_TIM_PWM_ConfigChannel+0x214>
    }
#endif /* TIM_CCER_CC6E */

    default:
      status = HAL_ERROR;
 8002c3e:	2301      	movs	r3, #1
 8002c40:	75fb      	strb	r3, [r7, #23]
      break;
 8002c42:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8002c44:	68fb      	ldr	r3, [r7, #12]
 8002c46:	2200      	movs	r2, #0
 8002c48:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8002c4c:	7dfb      	ldrb	r3, [r7, #23]
}
 8002c4e:	4618      	mov	r0, r3
 8002c50:	3718      	adds	r7, #24
 8002c52:	46bd      	mov	sp, r7
 8002c54:	bd80      	pop	{r7, pc}
 8002c56:	bf00      	nop

08002c58 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002c58:	b580      	push	{r7, lr}
 8002c5a:	b084      	sub	sp, #16
 8002c5c:	af00      	add	r7, sp, #0
 8002c5e:	6078      	str	r0, [r7, #4]
 8002c60:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002c62:	2300      	movs	r3, #0
 8002c64:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002c6c:	2b01      	cmp	r3, #1
 8002c6e:	d101      	bne.n	8002c74 <HAL_TIM_ConfigClockSource+0x1c>
 8002c70:	2302      	movs	r3, #2
 8002c72:	e0b6      	b.n	8002de2 <HAL_TIM_ConfigClockSource+0x18a>
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	2201      	movs	r2, #1
 8002c78:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	2202      	movs	r2, #2
 8002c80:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	689b      	ldr	r3, [r3, #8]
 8002c8a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002c8c:	68bb      	ldr	r3, [r7, #8]
 8002c8e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002c92:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8002c96:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002c98:	68bb      	ldr	r3, [r7, #8]
 8002c9a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8002c9e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	68ba      	ldr	r2, [r7, #8]
 8002ca6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002ca8:	683b      	ldr	r3, [r7, #0]
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002cb0:	d03e      	beq.n	8002d30 <HAL_TIM_ConfigClockSource+0xd8>
 8002cb2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002cb6:	f200 8087 	bhi.w	8002dc8 <HAL_TIM_ConfigClockSource+0x170>
 8002cba:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002cbe:	f000 8086 	beq.w	8002dce <HAL_TIM_ConfigClockSource+0x176>
 8002cc2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002cc6:	d87f      	bhi.n	8002dc8 <HAL_TIM_ConfigClockSource+0x170>
 8002cc8:	2b70      	cmp	r3, #112	@ 0x70
 8002cca:	d01a      	beq.n	8002d02 <HAL_TIM_ConfigClockSource+0xaa>
 8002ccc:	2b70      	cmp	r3, #112	@ 0x70
 8002cce:	d87b      	bhi.n	8002dc8 <HAL_TIM_ConfigClockSource+0x170>
 8002cd0:	2b60      	cmp	r3, #96	@ 0x60
 8002cd2:	d050      	beq.n	8002d76 <HAL_TIM_ConfigClockSource+0x11e>
 8002cd4:	2b60      	cmp	r3, #96	@ 0x60
 8002cd6:	d877      	bhi.n	8002dc8 <HAL_TIM_ConfigClockSource+0x170>
 8002cd8:	2b50      	cmp	r3, #80	@ 0x50
 8002cda:	d03c      	beq.n	8002d56 <HAL_TIM_ConfigClockSource+0xfe>
 8002cdc:	2b50      	cmp	r3, #80	@ 0x50
 8002cde:	d873      	bhi.n	8002dc8 <HAL_TIM_ConfigClockSource+0x170>
 8002ce0:	2b40      	cmp	r3, #64	@ 0x40
 8002ce2:	d058      	beq.n	8002d96 <HAL_TIM_ConfigClockSource+0x13e>
 8002ce4:	2b40      	cmp	r3, #64	@ 0x40
 8002ce6:	d86f      	bhi.n	8002dc8 <HAL_TIM_ConfigClockSource+0x170>
 8002ce8:	2b30      	cmp	r3, #48	@ 0x30
 8002cea:	d064      	beq.n	8002db6 <HAL_TIM_ConfigClockSource+0x15e>
 8002cec:	2b30      	cmp	r3, #48	@ 0x30
 8002cee:	d86b      	bhi.n	8002dc8 <HAL_TIM_ConfigClockSource+0x170>
 8002cf0:	2b20      	cmp	r3, #32
 8002cf2:	d060      	beq.n	8002db6 <HAL_TIM_ConfigClockSource+0x15e>
 8002cf4:	2b20      	cmp	r3, #32
 8002cf6:	d867      	bhi.n	8002dc8 <HAL_TIM_ConfigClockSource+0x170>
 8002cf8:	2b00      	cmp	r3, #0
 8002cfa:	d05c      	beq.n	8002db6 <HAL_TIM_ConfigClockSource+0x15e>
 8002cfc:	2b10      	cmp	r3, #16
 8002cfe:	d05a      	beq.n	8002db6 <HAL_TIM_ConfigClockSource+0x15e>
 8002d00:	e062      	b.n	8002dc8 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8002d06:	683b      	ldr	r3, [r7, #0]
 8002d08:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8002d0a:	683b      	ldr	r3, [r7, #0]
 8002d0c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8002d0e:	683b      	ldr	r3, [r7, #0]
 8002d10:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8002d12:	f000 fc95 	bl	8003640 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	681b      	ldr	r3, [r3, #0]
 8002d1a:	689b      	ldr	r3, [r3, #8]
 8002d1c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002d1e:	68bb      	ldr	r3, [r7, #8]
 8002d20:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8002d24:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	681b      	ldr	r3, [r3, #0]
 8002d2a:	68ba      	ldr	r2, [r7, #8]
 8002d2c:	609a      	str	r2, [r3, #8]
      break;
 8002d2e:	e04f      	b.n	8002dd0 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8002d34:	683b      	ldr	r3, [r7, #0]
 8002d36:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8002d38:	683b      	ldr	r3, [r7, #0]
 8002d3a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8002d3c:	683b      	ldr	r3, [r7, #0]
 8002d3e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8002d40:	f000 fc7e 	bl	8003640 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	681b      	ldr	r3, [r3, #0]
 8002d48:	689a      	ldr	r2, [r3, #8]
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	681b      	ldr	r3, [r3, #0]
 8002d4e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8002d52:	609a      	str	r2, [r3, #8]
      break;
 8002d54:	e03c      	b.n	8002dd0 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002d5a:	683b      	ldr	r3, [r7, #0]
 8002d5c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8002d5e:	683b      	ldr	r3, [r7, #0]
 8002d60:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002d62:	461a      	mov	r2, r3
 8002d64:	f000 fbf2 	bl	800354c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	681b      	ldr	r3, [r3, #0]
 8002d6c:	2150      	movs	r1, #80	@ 0x50
 8002d6e:	4618      	mov	r0, r3
 8002d70:	f000 fc4b 	bl	800360a <TIM_ITRx_SetConfig>
      break;
 8002d74:	e02c      	b.n	8002dd0 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002d7a:	683b      	ldr	r3, [r7, #0]
 8002d7c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8002d7e:	683b      	ldr	r3, [r7, #0]
 8002d80:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8002d82:	461a      	mov	r2, r3
 8002d84:	f000 fc11 	bl	80035aa <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	681b      	ldr	r3, [r3, #0]
 8002d8c:	2160      	movs	r1, #96	@ 0x60
 8002d8e:	4618      	mov	r0, r3
 8002d90:	f000 fc3b 	bl	800360a <TIM_ITRx_SetConfig>
      break;
 8002d94:	e01c      	b.n	8002dd0 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002d9a:	683b      	ldr	r3, [r7, #0]
 8002d9c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8002d9e:	683b      	ldr	r3, [r7, #0]
 8002da0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002da2:	461a      	mov	r2, r3
 8002da4:	f000 fbd2 	bl	800354c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	2140      	movs	r1, #64	@ 0x40
 8002dae:	4618      	mov	r0, r3
 8002db0:	f000 fc2b 	bl	800360a <TIM_ITRx_SetConfig>
      break;
 8002db4:	e00c      	b.n	8002dd0 <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	681a      	ldr	r2, [r3, #0]
 8002dba:	683b      	ldr	r3, [r7, #0]
 8002dbc:	681b      	ldr	r3, [r3, #0]
 8002dbe:	4619      	mov	r1, r3
 8002dc0:	4610      	mov	r0, r2
 8002dc2:	f000 fc22 	bl	800360a <TIM_ITRx_SetConfig>
      break;
 8002dc6:	e003      	b.n	8002dd0 <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 8002dc8:	2301      	movs	r3, #1
 8002dca:	73fb      	strb	r3, [r7, #15]
      break;
 8002dcc:	e000      	b.n	8002dd0 <HAL_TIM_ConfigClockSource+0x178>
      break;
 8002dce:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	2201      	movs	r2, #1
 8002dd4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	2200      	movs	r2, #0
 8002ddc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8002de0:	7bfb      	ldrb	r3, [r7, #15]
}
 8002de2:	4618      	mov	r0, r3
 8002de4:	3710      	adds	r7, #16
 8002de6:	46bd      	mov	sp, r7
 8002de8:	bd80      	pop	{r7, pc}
	...

08002dec <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8002dec:	b480      	push	{r7}
 8002dee:	b085      	sub	sp, #20
 8002df0:	af00      	add	r7, sp, #0
 8002df2:	6078      	str	r0, [r7, #4]
 8002df4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	681b      	ldr	r3, [r3, #0]
 8002dfa:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	4a48      	ldr	r2, [pc, #288]	@ (8002f20 <TIM_Base_SetConfig+0x134>)
 8002e00:	4293      	cmp	r3, r2
 8002e02:	d013      	beq.n	8002e2c <TIM_Base_SetConfig+0x40>
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002e0a:	d00f      	beq.n	8002e2c <TIM_Base_SetConfig+0x40>
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	4a45      	ldr	r2, [pc, #276]	@ (8002f24 <TIM_Base_SetConfig+0x138>)
 8002e10:	4293      	cmp	r3, r2
 8002e12:	d00b      	beq.n	8002e2c <TIM_Base_SetConfig+0x40>
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	4a44      	ldr	r2, [pc, #272]	@ (8002f28 <TIM_Base_SetConfig+0x13c>)
 8002e18:	4293      	cmp	r3, r2
 8002e1a:	d007      	beq.n	8002e2c <TIM_Base_SetConfig+0x40>
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	4a43      	ldr	r2, [pc, #268]	@ (8002f2c <TIM_Base_SetConfig+0x140>)
 8002e20:	4293      	cmp	r3, r2
 8002e22:	d003      	beq.n	8002e2c <TIM_Base_SetConfig+0x40>
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	4a42      	ldr	r2, [pc, #264]	@ (8002f30 <TIM_Base_SetConfig+0x144>)
 8002e28:	4293      	cmp	r3, r2
 8002e2a:	d108      	bne.n	8002e3e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002e2c:	68fb      	ldr	r3, [r7, #12]
 8002e2e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002e32:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002e34:	683b      	ldr	r3, [r7, #0]
 8002e36:	685b      	ldr	r3, [r3, #4]
 8002e38:	68fa      	ldr	r2, [r7, #12]
 8002e3a:	4313      	orrs	r3, r2
 8002e3c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	4a37      	ldr	r2, [pc, #220]	@ (8002f20 <TIM_Base_SetConfig+0x134>)
 8002e42:	4293      	cmp	r3, r2
 8002e44:	d01f      	beq.n	8002e86 <TIM_Base_SetConfig+0x9a>
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002e4c:	d01b      	beq.n	8002e86 <TIM_Base_SetConfig+0x9a>
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	4a34      	ldr	r2, [pc, #208]	@ (8002f24 <TIM_Base_SetConfig+0x138>)
 8002e52:	4293      	cmp	r3, r2
 8002e54:	d017      	beq.n	8002e86 <TIM_Base_SetConfig+0x9a>
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	4a33      	ldr	r2, [pc, #204]	@ (8002f28 <TIM_Base_SetConfig+0x13c>)
 8002e5a:	4293      	cmp	r3, r2
 8002e5c:	d013      	beq.n	8002e86 <TIM_Base_SetConfig+0x9a>
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	4a32      	ldr	r2, [pc, #200]	@ (8002f2c <TIM_Base_SetConfig+0x140>)
 8002e62:	4293      	cmp	r3, r2
 8002e64:	d00f      	beq.n	8002e86 <TIM_Base_SetConfig+0x9a>
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	4a32      	ldr	r2, [pc, #200]	@ (8002f34 <TIM_Base_SetConfig+0x148>)
 8002e6a:	4293      	cmp	r3, r2
 8002e6c:	d00b      	beq.n	8002e86 <TIM_Base_SetConfig+0x9a>
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	4a31      	ldr	r2, [pc, #196]	@ (8002f38 <TIM_Base_SetConfig+0x14c>)
 8002e72:	4293      	cmp	r3, r2
 8002e74:	d007      	beq.n	8002e86 <TIM_Base_SetConfig+0x9a>
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	4a30      	ldr	r2, [pc, #192]	@ (8002f3c <TIM_Base_SetConfig+0x150>)
 8002e7a:	4293      	cmp	r3, r2
 8002e7c:	d003      	beq.n	8002e86 <TIM_Base_SetConfig+0x9a>
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	4a2b      	ldr	r2, [pc, #172]	@ (8002f30 <TIM_Base_SetConfig+0x144>)
 8002e82:	4293      	cmp	r3, r2
 8002e84:	d108      	bne.n	8002e98 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002e86:	68fb      	ldr	r3, [r7, #12]
 8002e88:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002e8c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002e8e:	683b      	ldr	r3, [r7, #0]
 8002e90:	68db      	ldr	r3, [r3, #12]
 8002e92:	68fa      	ldr	r2, [r7, #12]
 8002e94:	4313      	orrs	r3, r2
 8002e96:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002e98:	68fb      	ldr	r3, [r7, #12]
 8002e9a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8002e9e:	683b      	ldr	r3, [r7, #0]
 8002ea0:	695b      	ldr	r3, [r3, #20]
 8002ea2:	4313      	orrs	r3, r2
 8002ea4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	68fa      	ldr	r2, [r7, #12]
 8002eaa:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002eac:	683b      	ldr	r3, [r7, #0]
 8002eae:	689a      	ldr	r2, [r3, #8]
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002eb4:	683b      	ldr	r3, [r7, #0]
 8002eb6:	681a      	ldr	r2, [r3, #0]
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	4a18      	ldr	r2, [pc, #96]	@ (8002f20 <TIM_Base_SetConfig+0x134>)
 8002ec0:	4293      	cmp	r3, r2
 8002ec2:	d013      	beq.n	8002eec <TIM_Base_SetConfig+0x100>
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	4a19      	ldr	r2, [pc, #100]	@ (8002f2c <TIM_Base_SetConfig+0x140>)
 8002ec8:	4293      	cmp	r3, r2
 8002eca:	d00f      	beq.n	8002eec <TIM_Base_SetConfig+0x100>
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	4a19      	ldr	r2, [pc, #100]	@ (8002f34 <TIM_Base_SetConfig+0x148>)
 8002ed0:	4293      	cmp	r3, r2
 8002ed2:	d00b      	beq.n	8002eec <TIM_Base_SetConfig+0x100>
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	4a18      	ldr	r2, [pc, #96]	@ (8002f38 <TIM_Base_SetConfig+0x14c>)
 8002ed8:	4293      	cmp	r3, r2
 8002eda:	d007      	beq.n	8002eec <TIM_Base_SetConfig+0x100>
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	4a17      	ldr	r2, [pc, #92]	@ (8002f3c <TIM_Base_SetConfig+0x150>)
 8002ee0:	4293      	cmp	r3, r2
 8002ee2:	d003      	beq.n	8002eec <TIM_Base_SetConfig+0x100>
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	4a12      	ldr	r2, [pc, #72]	@ (8002f30 <TIM_Base_SetConfig+0x144>)
 8002ee8:	4293      	cmp	r3, r2
 8002eea:	d103      	bne.n	8002ef4 <TIM_Base_SetConfig+0x108>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002eec:	683b      	ldr	r3, [r7, #0]
 8002eee:	691a      	ldr	r2, [r3, #16]
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	2201      	movs	r2, #1
 8002ef8:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	691b      	ldr	r3, [r3, #16]
 8002efe:	f003 0301 	and.w	r3, r3, #1
 8002f02:	2b01      	cmp	r3, #1
 8002f04:	d105      	bne.n	8002f12 <TIM_Base_SetConfig+0x126>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	691b      	ldr	r3, [r3, #16]
 8002f0a:	f023 0201 	bic.w	r2, r3, #1
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	611a      	str	r2, [r3, #16]
  }
}
 8002f12:	bf00      	nop
 8002f14:	3714      	adds	r7, #20
 8002f16:	46bd      	mov	sp, r7
 8002f18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f1c:	4770      	bx	lr
 8002f1e:	bf00      	nop
 8002f20:	40012c00 	.word	0x40012c00
 8002f24:	40000400 	.word	0x40000400
 8002f28:	40000800 	.word	0x40000800
 8002f2c:	40013400 	.word	0x40013400
 8002f30:	40015000 	.word	0x40015000
 8002f34:	40014000 	.word	0x40014000
 8002f38:	40014400 	.word	0x40014400
 8002f3c:	40014800 	.word	0x40014800

08002f40 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8002f40:	b480      	push	{r7}
 8002f42:	b087      	sub	sp, #28
 8002f44:	af00      	add	r7, sp, #0
 8002f46:	6078      	str	r0, [r7, #4]
 8002f48:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	6a1b      	ldr	r3, [r3, #32]
 8002f4e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	6a1b      	ldr	r3, [r3, #32]
 8002f54:	f023 0201 	bic.w	r2, r3, #1
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	685b      	ldr	r3, [r3, #4]
 8002f60:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	699b      	ldr	r3, [r3, #24]
 8002f66:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8002f68:	68fb      	ldr	r3, [r7, #12]
 8002f6a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002f6e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002f72:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8002f74:	68fb      	ldr	r3, [r7, #12]
 8002f76:	f023 0303 	bic.w	r3, r3, #3
 8002f7a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002f7c:	683b      	ldr	r3, [r7, #0]
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	68fa      	ldr	r2, [r7, #12]
 8002f82:	4313      	orrs	r3, r2
 8002f84:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8002f86:	697b      	ldr	r3, [r7, #20]
 8002f88:	f023 0302 	bic.w	r3, r3, #2
 8002f8c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8002f8e:	683b      	ldr	r3, [r7, #0]
 8002f90:	689b      	ldr	r3, [r3, #8]
 8002f92:	697a      	ldr	r2, [r7, #20]
 8002f94:	4313      	orrs	r3, r2
 8002f96:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	4a30      	ldr	r2, [pc, #192]	@ (800305c <TIM_OC1_SetConfig+0x11c>)
 8002f9c:	4293      	cmp	r3, r2
 8002f9e:	d013      	beq.n	8002fc8 <TIM_OC1_SetConfig+0x88>
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	4a2f      	ldr	r2, [pc, #188]	@ (8003060 <TIM_OC1_SetConfig+0x120>)
 8002fa4:	4293      	cmp	r3, r2
 8002fa6:	d00f      	beq.n	8002fc8 <TIM_OC1_SetConfig+0x88>
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	4a2e      	ldr	r2, [pc, #184]	@ (8003064 <TIM_OC1_SetConfig+0x124>)
 8002fac:	4293      	cmp	r3, r2
 8002fae:	d00b      	beq.n	8002fc8 <TIM_OC1_SetConfig+0x88>
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	4a2d      	ldr	r2, [pc, #180]	@ (8003068 <TIM_OC1_SetConfig+0x128>)
 8002fb4:	4293      	cmp	r3, r2
 8002fb6:	d007      	beq.n	8002fc8 <TIM_OC1_SetConfig+0x88>
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	4a2c      	ldr	r2, [pc, #176]	@ (800306c <TIM_OC1_SetConfig+0x12c>)
 8002fbc:	4293      	cmp	r3, r2
 8002fbe:	d003      	beq.n	8002fc8 <TIM_OC1_SetConfig+0x88>
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	4a2b      	ldr	r2, [pc, #172]	@ (8003070 <TIM_OC1_SetConfig+0x130>)
 8002fc4:	4293      	cmp	r3, r2
 8002fc6:	d10c      	bne.n	8002fe2 <TIM_OC1_SetConfig+0xa2>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8002fc8:	697b      	ldr	r3, [r7, #20]
 8002fca:	f023 0308 	bic.w	r3, r3, #8
 8002fce:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8002fd0:	683b      	ldr	r3, [r7, #0]
 8002fd2:	68db      	ldr	r3, [r3, #12]
 8002fd4:	697a      	ldr	r2, [r7, #20]
 8002fd6:	4313      	orrs	r3, r2
 8002fd8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8002fda:	697b      	ldr	r3, [r7, #20]
 8002fdc:	f023 0304 	bic.w	r3, r3, #4
 8002fe0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	4a1d      	ldr	r2, [pc, #116]	@ (800305c <TIM_OC1_SetConfig+0x11c>)
 8002fe6:	4293      	cmp	r3, r2
 8002fe8:	d013      	beq.n	8003012 <TIM_OC1_SetConfig+0xd2>
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	4a1c      	ldr	r2, [pc, #112]	@ (8003060 <TIM_OC1_SetConfig+0x120>)
 8002fee:	4293      	cmp	r3, r2
 8002ff0:	d00f      	beq.n	8003012 <TIM_OC1_SetConfig+0xd2>
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	4a1b      	ldr	r2, [pc, #108]	@ (8003064 <TIM_OC1_SetConfig+0x124>)
 8002ff6:	4293      	cmp	r3, r2
 8002ff8:	d00b      	beq.n	8003012 <TIM_OC1_SetConfig+0xd2>
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	4a1a      	ldr	r2, [pc, #104]	@ (8003068 <TIM_OC1_SetConfig+0x128>)
 8002ffe:	4293      	cmp	r3, r2
 8003000:	d007      	beq.n	8003012 <TIM_OC1_SetConfig+0xd2>
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	4a19      	ldr	r2, [pc, #100]	@ (800306c <TIM_OC1_SetConfig+0x12c>)
 8003006:	4293      	cmp	r3, r2
 8003008:	d003      	beq.n	8003012 <TIM_OC1_SetConfig+0xd2>
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	4a18      	ldr	r2, [pc, #96]	@ (8003070 <TIM_OC1_SetConfig+0x130>)
 800300e:	4293      	cmp	r3, r2
 8003010:	d111      	bne.n	8003036 <TIM_OC1_SetConfig+0xf6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8003012:	693b      	ldr	r3, [r7, #16]
 8003014:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003018:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800301a:	693b      	ldr	r3, [r7, #16]
 800301c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8003020:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8003022:	683b      	ldr	r3, [r7, #0]
 8003024:	695b      	ldr	r3, [r3, #20]
 8003026:	693a      	ldr	r2, [r7, #16]
 8003028:	4313      	orrs	r3, r2
 800302a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800302c:	683b      	ldr	r3, [r7, #0]
 800302e:	699b      	ldr	r3, [r3, #24]
 8003030:	693a      	ldr	r2, [r7, #16]
 8003032:	4313      	orrs	r3, r2
 8003034:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	693a      	ldr	r2, [r7, #16]
 800303a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	68fa      	ldr	r2, [r7, #12]
 8003040:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8003042:	683b      	ldr	r3, [r7, #0]
 8003044:	685a      	ldr	r2, [r3, #4]
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	697a      	ldr	r2, [r7, #20]
 800304e:	621a      	str	r2, [r3, #32]
}
 8003050:	bf00      	nop
 8003052:	371c      	adds	r7, #28
 8003054:	46bd      	mov	sp, r7
 8003056:	f85d 7b04 	ldr.w	r7, [sp], #4
 800305a:	4770      	bx	lr
 800305c:	40012c00 	.word	0x40012c00
 8003060:	40013400 	.word	0x40013400
 8003064:	40014000 	.word	0x40014000
 8003068:	40014400 	.word	0x40014400
 800306c:	40014800 	.word	0x40014800
 8003070:	40015000 	.word	0x40015000

08003074 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003074:	b480      	push	{r7}
 8003076:	b087      	sub	sp, #28
 8003078:	af00      	add	r7, sp, #0
 800307a:	6078      	str	r0, [r7, #4]
 800307c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	6a1b      	ldr	r3, [r3, #32]
 8003082:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	6a1b      	ldr	r3, [r3, #32]
 8003088:	f023 0210 	bic.w	r2, r3, #16
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	685b      	ldr	r3, [r3, #4]
 8003094:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	699b      	ldr	r3, [r3, #24]
 800309a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800309c:	68fb      	ldr	r3, [r7, #12]
 800309e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80030a2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80030a6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80030a8:	68fb      	ldr	r3, [r7, #12]
 80030aa:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80030ae:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80030b0:	683b      	ldr	r3, [r7, #0]
 80030b2:	681b      	ldr	r3, [r3, #0]
 80030b4:	021b      	lsls	r3, r3, #8
 80030b6:	68fa      	ldr	r2, [r7, #12]
 80030b8:	4313      	orrs	r3, r2
 80030ba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80030bc:	697b      	ldr	r3, [r7, #20]
 80030be:	f023 0320 	bic.w	r3, r3, #32
 80030c2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80030c4:	683b      	ldr	r3, [r7, #0]
 80030c6:	689b      	ldr	r3, [r3, #8]
 80030c8:	011b      	lsls	r3, r3, #4
 80030ca:	697a      	ldr	r2, [r7, #20]
 80030cc:	4313      	orrs	r3, r2
 80030ce:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	4a2c      	ldr	r2, [pc, #176]	@ (8003184 <TIM_OC2_SetConfig+0x110>)
 80030d4:	4293      	cmp	r3, r2
 80030d6:	d007      	beq.n	80030e8 <TIM_OC2_SetConfig+0x74>
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	4a2b      	ldr	r2, [pc, #172]	@ (8003188 <TIM_OC2_SetConfig+0x114>)
 80030dc:	4293      	cmp	r3, r2
 80030de:	d003      	beq.n	80030e8 <TIM_OC2_SetConfig+0x74>
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	4a2a      	ldr	r2, [pc, #168]	@ (800318c <TIM_OC2_SetConfig+0x118>)
 80030e4:	4293      	cmp	r3, r2
 80030e6:	d10d      	bne.n	8003104 <TIM_OC2_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80030e8:	697b      	ldr	r3, [r7, #20]
 80030ea:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80030ee:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80030f0:	683b      	ldr	r3, [r7, #0]
 80030f2:	68db      	ldr	r3, [r3, #12]
 80030f4:	011b      	lsls	r3, r3, #4
 80030f6:	697a      	ldr	r2, [r7, #20]
 80030f8:	4313      	orrs	r3, r2
 80030fa:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80030fc:	697b      	ldr	r3, [r7, #20]
 80030fe:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003102:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	4a1f      	ldr	r2, [pc, #124]	@ (8003184 <TIM_OC2_SetConfig+0x110>)
 8003108:	4293      	cmp	r3, r2
 800310a:	d013      	beq.n	8003134 <TIM_OC2_SetConfig+0xc0>
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	4a1e      	ldr	r2, [pc, #120]	@ (8003188 <TIM_OC2_SetConfig+0x114>)
 8003110:	4293      	cmp	r3, r2
 8003112:	d00f      	beq.n	8003134 <TIM_OC2_SetConfig+0xc0>
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	4a1e      	ldr	r2, [pc, #120]	@ (8003190 <TIM_OC2_SetConfig+0x11c>)
 8003118:	4293      	cmp	r3, r2
 800311a:	d00b      	beq.n	8003134 <TIM_OC2_SetConfig+0xc0>
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	4a1d      	ldr	r2, [pc, #116]	@ (8003194 <TIM_OC2_SetConfig+0x120>)
 8003120:	4293      	cmp	r3, r2
 8003122:	d007      	beq.n	8003134 <TIM_OC2_SetConfig+0xc0>
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	4a1c      	ldr	r2, [pc, #112]	@ (8003198 <TIM_OC2_SetConfig+0x124>)
 8003128:	4293      	cmp	r3, r2
 800312a:	d003      	beq.n	8003134 <TIM_OC2_SetConfig+0xc0>
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	4a17      	ldr	r2, [pc, #92]	@ (800318c <TIM_OC2_SetConfig+0x118>)
 8003130:	4293      	cmp	r3, r2
 8003132:	d113      	bne.n	800315c <TIM_OC2_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8003134:	693b      	ldr	r3, [r7, #16]
 8003136:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800313a:	613b      	str	r3, [r7, #16]
#if defined(TIM_CR2_OIS2N)
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800313c:	693b      	ldr	r3, [r7, #16]
 800313e:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8003142:	613b      	str	r3, [r7, #16]
#endif /* TIM_CR2_OIS2N */
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8003144:	683b      	ldr	r3, [r7, #0]
 8003146:	695b      	ldr	r3, [r3, #20]
 8003148:	009b      	lsls	r3, r3, #2
 800314a:	693a      	ldr	r2, [r7, #16]
 800314c:	4313      	orrs	r3, r2
 800314e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8003150:	683b      	ldr	r3, [r7, #0]
 8003152:	699b      	ldr	r3, [r3, #24]
 8003154:	009b      	lsls	r3, r3, #2
 8003156:	693a      	ldr	r2, [r7, #16]
 8003158:	4313      	orrs	r3, r2
 800315a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	693a      	ldr	r2, [r7, #16]
 8003160:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	68fa      	ldr	r2, [r7, #12]
 8003166:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8003168:	683b      	ldr	r3, [r7, #0]
 800316a:	685a      	ldr	r2, [r3, #4]
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	697a      	ldr	r2, [r7, #20]
 8003174:	621a      	str	r2, [r3, #32]
}
 8003176:	bf00      	nop
 8003178:	371c      	adds	r7, #28
 800317a:	46bd      	mov	sp, r7
 800317c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003180:	4770      	bx	lr
 8003182:	bf00      	nop
 8003184:	40012c00 	.word	0x40012c00
 8003188:	40013400 	.word	0x40013400
 800318c:	40015000 	.word	0x40015000
 8003190:	40014000 	.word	0x40014000
 8003194:	40014400 	.word	0x40014400
 8003198:	40014800 	.word	0x40014800

0800319c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800319c:	b480      	push	{r7}
 800319e:	b087      	sub	sp, #28
 80031a0:	af00      	add	r7, sp, #0
 80031a2:	6078      	str	r0, [r7, #4]
 80031a4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	6a1b      	ldr	r3, [r3, #32]
 80031aa:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	6a1b      	ldr	r3, [r3, #32]
 80031b0:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	685b      	ldr	r3, [r3, #4]
 80031bc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	69db      	ldr	r3, [r3, #28]
 80031c2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80031c4:	68fb      	ldr	r3, [r7, #12]
 80031c6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80031ca:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80031ce:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80031d0:	68fb      	ldr	r3, [r7, #12]
 80031d2:	f023 0303 	bic.w	r3, r3, #3
 80031d6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80031d8:	683b      	ldr	r3, [r7, #0]
 80031da:	681b      	ldr	r3, [r3, #0]
 80031dc:	68fa      	ldr	r2, [r7, #12]
 80031de:	4313      	orrs	r3, r2
 80031e0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80031e2:	697b      	ldr	r3, [r7, #20]
 80031e4:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80031e8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80031ea:	683b      	ldr	r3, [r7, #0]
 80031ec:	689b      	ldr	r3, [r3, #8]
 80031ee:	021b      	lsls	r3, r3, #8
 80031f0:	697a      	ldr	r2, [r7, #20]
 80031f2:	4313      	orrs	r3, r2
 80031f4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	4a2b      	ldr	r2, [pc, #172]	@ (80032a8 <TIM_OC3_SetConfig+0x10c>)
 80031fa:	4293      	cmp	r3, r2
 80031fc:	d007      	beq.n	800320e <TIM_OC3_SetConfig+0x72>
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	4a2a      	ldr	r2, [pc, #168]	@ (80032ac <TIM_OC3_SetConfig+0x110>)
 8003202:	4293      	cmp	r3, r2
 8003204:	d003      	beq.n	800320e <TIM_OC3_SetConfig+0x72>
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	4a29      	ldr	r2, [pc, #164]	@ (80032b0 <TIM_OC3_SetConfig+0x114>)
 800320a:	4293      	cmp	r3, r2
 800320c:	d10d      	bne.n	800322a <TIM_OC3_SetConfig+0x8e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800320e:	697b      	ldr	r3, [r7, #20]
 8003210:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8003214:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8003216:	683b      	ldr	r3, [r7, #0]
 8003218:	68db      	ldr	r3, [r3, #12]
 800321a:	021b      	lsls	r3, r3, #8
 800321c:	697a      	ldr	r2, [r7, #20]
 800321e:	4313      	orrs	r3, r2
 8003220:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8003222:	697b      	ldr	r3, [r7, #20]
 8003224:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8003228:	617b      	str	r3, [r7, #20]
  }

#if defined(TIM_CR2_OIS3)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	4a1e      	ldr	r2, [pc, #120]	@ (80032a8 <TIM_OC3_SetConfig+0x10c>)
 800322e:	4293      	cmp	r3, r2
 8003230:	d013      	beq.n	800325a <TIM_OC3_SetConfig+0xbe>
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	4a1d      	ldr	r2, [pc, #116]	@ (80032ac <TIM_OC3_SetConfig+0x110>)
 8003236:	4293      	cmp	r3, r2
 8003238:	d00f      	beq.n	800325a <TIM_OC3_SetConfig+0xbe>
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	4a1d      	ldr	r2, [pc, #116]	@ (80032b4 <TIM_OC3_SetConfig+0x118>)
 800323e:	4293      	cmp	r3, r2
 8003240:	d00b      	beq.n	800325a <TIM_OC3_SetConfig+0xbe>
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	4a1c      	ldr	r2, [pc, #112]	@ (80032b8 <TIM_OC3_SetConfig+0x11c>)
 8003246:	4293      	cmp	r3, r2
 8003248:	d007      	beq.n	800325a <TIM_OC3_SetConfig+0xbe>
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	4a1b      	ldr	r2, [pc, #108]	@ (80032bc <TIM_OC3_SetConfig+0x120>)
 800324e:	4293      	cmp	r3, r2
 8003250:	d003      	beq.n	800325a <TIM_OC3_SetConfig+0xbe>
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	4a16      	ldr	r2, [pc, #88]	@ (80032b0 <TIM_OC3_SetConfig+0x114>)
 8003256:	4293      	cmp	r3, r2
 8003258:	d113      	bne.n	8003282 <TIM_OC3_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800325a:	693b      	ldr	r3, [r7, #16]
 800325c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8003260:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8003262:	693b      	ldr	r3, [r7, #16]
 8003264:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8003268:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800326a:	683b      	ldr	r3, [r7, #0]
 800326c:	695b      	ldr	r3, [r3, #20]
 800326e:	011b      	lsls	r3, r3, #4
 8003270:	693a      	ldr	r2, [r7, #16]
 8003272:	4313      	orrs	r3, r2
 8003274:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8003276:	683b      	ldr	r3, [r7, #0]
 8003278:	699b      	ldr	r3, [r3, #24]
 800327a:	011b      	lsls	r3, r3, #4
 800327c:	693a      	ldr	r2, [r7, #16]
 800327e:	4313      	orrs	r3, r2
 8003280:	613b      	str	r3, [r7, #16]
  }
#endif /* TIM_CR2_OIS3 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	693a      	ldr	r2, [r7, #16]
 8003286:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	68fa      	ldr	r2, [r7, #12]
 800328c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800328e:	683b      	ldr	r3, [r7, #0]
 8003290:	685a      	ldr	r2, [r3, #4]
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	697a      	ldr	r2, [r7, #20]
 800329a:	621a      	str	r2, [r3, #32]
}
 800329c:	bf00      	nop
 800329e:	371c      	adds	r7, #28
 80032a0:	46bd      	mov	sp, r7
 80032a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032a6:	4770      	bx	lr
 80032a8:	40012c00 	.word	0x40012c00
 80032ac:	40013400 	.word	0x40013400
 80032b0:	40015000 	.word	0x40015000
 80032b4:	40014000 	.word	0x40014000
 80032b8:	40014400 	.word	0x40014400
 80032bc:	40014800 	.word	0x40014800

080032c0 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80032c0:	b480      	push	{r7}
 80032c2:	b087      	sub	sp, #28
 80032c4:	af00      	add	r7, sp, #0
 80032c6:	6078      	str	r0, [r7, #4]
 80032c8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	6a1b      	ldr	r3, [r3, #32]
 80032ce:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	6a1b      	ldr	r3, [r3, #32]
 80032d4:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	685b      	ldr	r3, [r3, #4]
 80032e0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	69db      	ldr	r3, [r3, #28]
 80032e6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80032e8:	68fb      	ldr	r3, [r7, #12]
 80032ea:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80032ee:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80032f2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80032f4:	68fb      	ldr	r3, [r7, #12]
 80032f6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80032fa:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80032fc:	683b      	ldr	r3, [r7, #0]
 80032fe:	681b      	ldr	r3, [r3, #0]
 8003300:	021b      	lsls	r3, r3, #8
 8003302:	68fa      	ldr	r2, [r7, #12]
 8003304:	4313      	orrs	r3, r2
 8003306:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8003308:	693b      	ldr	r3, [r7, #16]
 800330a:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800330e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8003310:	683b      	ldr	r3, [r7, #0]
 8003312:	689b      	ldr	r3, [r3, #8]
 8003314:	031b      	lsls	r3, r3, #12
 8003316:	693a      	ldr	r2, [r7, #16]
 8003318:	4313      	orrs	r3, r2
 800331a:	613b      	str	r3, [r7, #16]

#if defined(TIM_CR2_OIS4)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	4a1a      	ldr	r2, [pc, #104]	@ (8003388 <TIM_OC4_SetConfig+0xc8>)
 8003320:	4293      	cmp	r3, r2
 8003322:	d013      	beq.n	800334c <TIM_OC4_SetConfig+0x8c>
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	4a19      	ldr	r2, [pc, #100]	@ (800338c <TIM_OC4_SetConfig+0xcc>)
 8003328:	4293      	cmp	r3, r2
 800332a:	d00f      	beq.n	800334c <TIM_OC4_SetConfig+0x8c>
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	4a18      	ldr	r2, [pc, #96]	@ (8003390 <TIM_OC4_SetConfig+0xd0>)
 8003330:	4293      	cmp	r3, r2
 8003332:	d00b      	beq.n	800334c <TIM_OC4_SetConfig+0x8c>
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	4a17      	ldr	r2, [pc, #92]	@ (8003394 <TIM_OC4_SetConfig+0xd4>)
 8003338:	4293      	cmp	r3, r2
 800333a:	d007      	beq.n	800334c <TIM_OC4_SetConfig+0x8c>
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	4a16      	ldr	r2, [pc, #88]	@ (8003398 <TIM_OC4_SetConfig+0xd8>)
 8003340:	4293      	cmp	r3, r2
 8003342:	d003      	beq.n	800334c <TIM_OC4_SetConfig+0x8c>
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	4a15      	ldr	r2, [pc, #84]	@ (800339c <TIM_OC4_SetConfig+0xdc>)
 8003348:	4293      	cmp	r3, r2
 800334a:	d109      	bne.n	8003360 <TIM_OC4_SetConfig+0xa0>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800334c:	697b      	ldr	r3, [r7, #20]
 800334e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8003352:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8003354:	683b      	ldr	r3, [r7, #0]
 8003356:	695b      	ldr	r3, [r3, #20]
 8003358:	019b      	lsls	r3, r3, #6
 800335a:	697a      	ldr	r2, [r7, #20]
 800335c:	4313      	orrs	r3, r2
 800335e:	617b      	str	r3, [r7, #20]
  }
#endif /* TIM_CR2_OIS4 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	697a      	ldr	r2, [r7, #20]
 8003364:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	68fa      	ldr	r2, [r7, #12]
 800336a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800336c:	683b      	ldr	r3, [r7, #0]
 800336e:	685a      	ldr	r2, [r3, #4]
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	693a      	ldr	r2, [r7, #16]
 8003378:	621a      	str	r2, [r3, #32]
}
 800337a:	bf00      	nop
 800337c:	371c      	adds	r7, #28
 800337e:	46bd      	mov	sp, r7
 8003380:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003384:	4770      	bx	lr
 8003386:	bf00      	nop
 8003388:	40012c00 	.word	0x40012c00
 800338c:	40013400 	.word	0x40013400
 8003390:	40014000 	.word	0x40014000
 8003394:	40014400 	.word	0x40014400
 8003398:	40014800 	.word	0x40014800
 800339c:	40015000 	.word	0x40015000

080033a0 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80033a0:	b480      	push	{r7}
 80033a2:	b087      	sub	sp, #28
 80033a4:	af00      	add	r7, sp, #0
 80033a6:	6078      	str	r0, [r7, #4]
 80033a8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	6a1b      	ldr	r3, [r3, #32]
 80033ae:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	6a1b      	ldr	r3, [r3, #32]
 80033b4:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	685b      	ldr	r3, [r3, #4]
 80033c0:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80033c6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 80033c8:	68fb      	ldr	r3, [r7, #12]
 80033ca:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80033ce:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80033d2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80033d4:	683b      	ldr	r3, [r7, #0]
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	68fa      	ldr	r2, [r7, #12]
 80033da:	4313      	orrs	r3, r2
 80033dc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 80033de:	693b      	ldr	r3, [r7, #16]
 80033e0:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 80033e4:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 80033e6:	683b      	ldr	r3, [r7, #0]
 80033e8:	689b      	ldr	r3, [r3, #8]
 80033ea:	041b      	lsls	r3, r3, #16
 80033ec:	693a      	ldr	r2, [r7, #16]
 80033ee:	4313      	orrs	r3, r2
 80033f0:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	4a19      	ldr	r2, [pc, #100]	@ (800345c <TIM_OC5_SetConfig+0xbc>)
 80033f6:	4293      	cmp	r3, r2
 80033f8:	d013      	beq.n	8003422 <TIM_OC5_SetConfig+0x82>
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	4a18      	ldr	r2, [pc, #96]	@ (8003460 <TIM_OC5_SetConfig+0xc0>)
 80033fe:	4293      	cmp	r3, r2
 8003400:	d00f      	beq.n	8003422 <TIM_OC5_SetConfig+0x82>
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	4a17      	ldr	r2, [pc, #92]	@ (8003464 <TIM_OC5_SetConfig+0xc4>)
 8003406:	4293      	cmp	r3, r2
 8003408:	d00b      	beq.n	8003422 <TIM_OC5_SetConfig+0x82>
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	4a16      	ldr	r2, [pc, #88]	@ (8003468 <TIM_OC5_SetConfig+0xc8>)
 800340e:	4293      	cmp	r3, r2
 8003410:	d007      	beq.n	8003422 <TIM_OC5_SetConfig+0x82>
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	4a15      	ldr	r2, [pc, #84]	@ (800346c <TIM_OC5_SetConfig+0xcc>)
 8003416:	4293      	cmp	r3, r2
 8003418:	d003      	beq.n	8003422 <TIM_OC5_SetConfig+0x82>
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	4a14      	ldr	r2, [pc, #80]	@ (8003470 <TIM_OC5_SetConfig+0xd0>)
 800341e:	4293      	cmp	r3, r2
 8003420:	d109      	bne.n	8003436 <TIM_OC5_SetConfig+0x96>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8003422:	697b      	ldr	r3, [r7, #20]
 8003424:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003428:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800342a:	683b      	ldr	r3, [r7, #0]
 800342c:	695b      	ldr	r3, [r3, #20]
 800342e:	021b      	lsls	r3, r3, #8
 8003430:	697a      	ldr	r2, [r7, #20]
 8003432:	4313      	orrs	r3, r2
 8003434:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	697a      	ldr	r2, [r7, #20]
 800343a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	68fa      	ldr	r2, [r7, #12]
 8003440:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8003442:	683b      	ldr	r3, [r7, #0]
 8003444:	685a      	ldr	r2, [r3, #4]
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	693a      	ldr	r2, [r7, #16]
 800344e:	621a      	str	r2, [r3, #32]
}
 8003450:	bf00      	nop
 8003452:	371c      	adds	r7, #28
 8003454:	46bd      	mov	sp, r7
 8003456:	f85d 7b04 	ldr.w	r7, [sp], #4
 800345a:	4770      	bx	lr
 800345c:	40012c00 	.word	0x40012c00
 8003460:	40013400 	.word	0x40013400
 8003464:	40014000 	.word	0x40014000
 8003468:	40014400 	.word	0x40014400
 800346c:	40014800 	.word	0x40014800
 8003470:	40015000 	.word	0x40015000

08003474 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8003474:	b480      	push	{r7}
 8003476:	b087      	sub	sp, #28
 8003478:	af00      	add	r7, sp, #0
 800347a:	6078      	str	r0, [r7, #4]
 800347c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	6a1b      	ldr	r3, [r3, #32]
 8003482:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	6a1b      	ldr	r3, [r3, #32]
 8003488:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	685b      	ldr	r3, [r3, #4]
 8003494:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800349a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800349c:	68fb      	ldr	r3, [r7, #12]
 800349e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80034a2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80034a6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80034a8:	683b      	ldr	r3, [r7, #0]
 80034aa:	681b      	ldr	r3, [r3, #0]
 80034ac:	021b      	lsls	r3, r3, #8
 80034ae:	68fa      	ldr	r2, [r7, #12]
 80034b0:	4313      	orrs	r3, r2
 80034b2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 80034b4:	693b      	ldr	r3, [r7, #16]
 80034b6:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80034ba:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 80034bc:	683b      	ldr	r3, [r7, #0]
 80034be:	689b      	ldr	r3, [r3, #8]
 80034c0:	051b      	lsls	r3, r3, #20
 80034c2:	693a      	ldr	r2, [r7, #16]
 80034c4:	4313      	orrs	r3, r2
 80034c6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	4a1a      	ldr	r2, [pc, #104]	@ (8003534 <TIM_OC6_SetConfig+0xc0>)
 80034cc:	4293      	cmp	r3, r2
 80034ce:	d013      	beq.n	80034f8 <TIM_OC6_SetConfig+0x84>
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	4a19      	ldr	r2, [pc, #100]	@ (8003538 <TIM_OC6_SetConfig+0xc4>)
 80034d4:	4293      	cmp	r3, r2
 80034d6:	d00f      	beq.n	80034f8 <TIM_OC6_SetConfig+0x84>
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	4a18      	ldr	r2, [pc, #96]	@ (800353c <TIM_OC6_SetConfig+0xc8>)
 80034dc:	4293      	cmp	r3, r2
 80034de:	d00b      	beq.n	80034f8 <TIM_OC6_SetConfig+0x84>
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	4a17      	ldr	r2, [pc, #92]	@ (8003540 <TIM_OC6_SetConfig+0xcc>)
 80034e4:	4293      	cmp	r3, r2
 80034e6:	d007      	beq.n	80034f8 <TIM_OC6_SetConfig+0x84>
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	4a16      	ldr	r2, [pc, #88]	@ (8003544 <TIM_OC6_SetConfig+0xd0>)
 80034ec:	4293      	cmp	r3, r2
 80034ee:	d003      	beq.n	80034f8 <TIM_OC6_SetConfig+0x84>
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	4a15      	ldr	r2, [pc, #84]	@ (8003548 <TIM_OC6_SetConfig+0xd4>)
 80034f4:	4293      	cmp	r3, r2
 80034f6:	d109      	bne.n	800350c <TIM_OC6_SetConfig+0x98>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 80034f8:	697b      	ldr	r3, [r7, #20]
 80034fa:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80034fe:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8003500:	683b      	ldr	r3, [r7, #0]
 8003502:	695b      	ldr	r3, [r3, #20]
 8003504:	029b      	lsls	r3, r3, #10
 8003506:	697a      	ldr	r2, [r7, #20]
 8003508:	4313      	orrs	r3, r2
 800350a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	697a      	ldr	r2, [r7, #20]
 8003510:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	68fa      	ldr	r2, [r7, #12]
 8003516:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8003518:	683b      	ldr	r3, [r7, #0]
 800351a:	685a      	ldr	r2, [r3, #4]
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	693a      	ldr	r2, [r7, #16]
 8003524:	621a      	str	r2, [r3, #32]
}
 8003526:	bf00      	nop
 8003528:	371c      	adds	r7, #28
 800352a:	46bd      	mov	sp, r7
 800352c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003530:	4770      	bx	lr
 8003532:	bf00      	nop
 8003534:	40012c00 	.word	0x40012c00
 8003538:	40013400 	.word	0x40013400
 800353c:	40014000 	.word	0x40014000
 8003540:	40014400 	.word	0x40014400
 8003544:	40014800 	.word	0x40014800
 8003548:	40015000 	.word	0x40015000

0800354c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800354c:	b480      	push	{r7}
 800354e:	b087      	sub	sp, #28
 8003550:	af00      	add	r7, sp, #0
 8003552:	60f8      	str	r0, [r7, #12]
 8003554:	60b9      	str	r1, [r7, #8]
 8003556:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003558:	68fb      	ldr	r3, [r7, #12]
 800355a:	6a1b      	ldr	r3, [r3, #32]
 800355c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800355e:	68fb      	ldr	r3, [r7, #12]
 8003560:	6a1b      	ldr	r3, [r3, #32]
 8003562:	f023 0201 	bic.w	r2, r3, #1
 8003566:	68fb      	ldr	r3, [r7, #12]
 8003568:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800356a:	68fb      	ldr	r3, [r7, #12]
 800356c:	699b      	ldr	r3, [r3, #24]
 800356e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003570:	693b      	ldr	r3, [r7, #16]
 8003572:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003576:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	011b      	lsls	r3, r3, #4
 800357c:	693a      	ldr	r2, [r7, #16]
 800357e:	4313      	orrs	r3, r2
 8003580:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003582:	697b      	ldr	r3, [r7, #20]
 8003584:	f023 030a 	bic.w	r3, r3, #10
 8003588:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800358a:	697a      	ldr	r2, [r7, #20]
 800358c:	68bb      	ldr	r3, [r7, #8]
 800358e:	4313      	orrs	r3, r2
 8003590:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003592:	68fb      	ldr	r3, [r7, #12]
 8003594:	693a      	ldr	r2, [r7, #16]
 8003596:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003598:	68fb      	ldr	r3, [r7, #12]
 800359a:	697a      	ldr	r2, [r7, #20]
 800359c:	621a      	str	r2, [r3, #32]
}
 800359e:	bf00      	nop
 80035a0:	371c      	adds	r7, #28
 80035a2:	46bd      	mov	sp, r7
 80035a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035a8:	4770      	bx	lr

080035aa <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80035aa:	b480      	push	{r7}
 80035ac:	b087      	sub	sp, #28
 80035ae:	af00      	add	r7, sp, #0
 80035b0:	60f8      	str	r0, [r7, #12]
 80035b2:	60b9      	str	r1, [r7, #8]
 80035b4:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80035b6:	68fb      	ldr	r3, [r7, #12]
 80035b8:	6a1b      	ldr	r3, [r3, #32]
 80035ba:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80035bc:	68fb      	ldr	r3, [r7, #12]
 80035be:	6a1b      	ldr	r3, [r3, #32]
 80035c0:	f023 0210 	bic.w	r2, r3, #16
 80035c4:	68fb      	ldr	r3, [r7, #12]
 80035c6:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80035c8:	68fb      	ldr	r3, [r7, #12]
 80035ca:	699b      	ldr	r3, [r3, #24]
 80035cc:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80035ce:	693b      	ldr	r3, [r7, #16]
 80035d0:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80035d4:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	031b      	lsls	r3, r3, #12
 80035da:	693a      	ldr	r2, [r7, #16]
 80035dc:	4313      	orrs	r3, r2
 80035de:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80035e0:	697b      	ldr	r3, [r7, #20]
 80035e2:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80035e6:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80035e8:	68bb      	ldr	r3, [r7, #8]
 80035ea:	011b      	lsls	r3, r3, #4
 80035ec:	697a      	ldr	r2, [r7, #20]
 80035ee:	4313      	orrs	r3, r2
 80035f0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80035f2:	68fb      	ldr	r3, [r7, #12]
 80035f4:	693a      	ldr	r2, [r7, #16]
 80035f6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80035f8:	68fb      	ldr	r3, [r7, #12]
 80035fa:	697a      	ldr	r2, [r7, #20]
 80035fc:	621a      	str	r2, [r3, #32]
}
 80035fe:	bf00      	nop
 8003600:	371c      	adds	r7, #28
 8003602:	46bd      	mov	sp, r7
 8003604:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003608:	4770      	bx	lr

0800360a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800360a:	b480      	push	{r7}
 800360c:	b085      	sub	sp, #20
 800360e:	af00      	add	r7, sp, #0
 8003610:	6078      	str	r0, [r7, #4]
 8003612:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	689b      	ldr	r3, [r3, #8]
 8003618:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800361a:	68fb      	ldr	r3, [r7, #12]
 800361c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003620:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003622:	683a      	ldr	r2, [r7, #0]
 8003624:	68fb      	ldr	r3, [r7, #12]
 8003626:	4313      	orrs	r3, r2
 8003628:	f043 0307 	orr.w	r3, r3, #7
 800362c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	68fa      	ldr	r2, [r7, #12]
 8003632:	609a      	str	r2, [r3, #8]
}
 8003634:	bf00      	nop
 8003636:	3714      	adds	r7, #20
 8003638:	46bd      	mov	sp, r7
 800363a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800363e:	4770      	bx	lr

08003640 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003640:	b480      	push	{r7}
 8003642:	b087      	sub	sp, #28
 8003644:	af00      	add	r7, sp, #0
 8003646:	60f8      	str	r0, [r7, #12]
 8003648:	60b9      	str	r1, [r7, #8]
 800364a:	607a      	str	r2, [r7, #4]
 800364c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800364e:	68fb      	ldr	r3, [r7, #12]
 8003650:	689b      	ldr	r3, [r3, #8]
 8003652:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003654:	697b      	ldr	r3, [r7, #20]
 8003656:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800365a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800365c:	683b      	ldr	r3, [r7, #0]
 800365e:	021a      	lsls	r2, r3, #8
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	431a      	orrs	r2, r3
 8003664:	68bb      	ldr	r3, [r7, #8]
 8003666:	4313      	orrs	r3, r2
 8003668:	697a      	ldr	r2, [r7, #20]
 800366a:	4313      	orrs	r3, r2
 800366c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800366e:	68fb      	ldr	r3, [r7, #12]
 8003670:	697a      	ldr	r2, [r7, #20]
 8003672:	609a      	str	r2, [r3, #8]
}
 8003674:	bf00      	nop
 8003676:	371c      	adds	r7, #28
 8003678:	46bd      	mov	sp, r7
 800367a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800367e:	4770      	bx	lr

08003680 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003680:	b480      	push	{r7}
 8003682:	b085      	sub	sp, #20
 8003684:	af00      	add	r7, sp, #0
 8003686:	6078      	str	r0, [r7, #4]
 8003688:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003690:	2b01      	cmp	r3, #1
 8003692:	d101      	bne.n	8003698 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003694:	2302      	movs	r3, #2
 8003696:	e06d      	b.n	8003774 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	2201      	movs	r2, #1
 800369c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	2202      	movs	r2, #2
 80036a4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	685b      	ldr	r3, [r3, #4]
 80036ae:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	681b      	ldr	r3, [r3, #0]
 80036b4:	689b      	ldr	r3, [r3, #8]
 80036b6:	60bb      	str	r3, [r7, #8]

#if defined(TIM_CR2_MMS2)
  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	4a30      	ldr	r2, [pc, #192]	@ (8003780 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 80036be:	4293      	cmp	r3, r2
 80036c0:	d009      	beq.n	80036d6 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	681b      	ldr	r3, [r3, #0]
 80036c6:	4a2f      	ldr	r2, [pc, #188]	@ (8003784 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 80036c8:	4293      	cmp	r3, r2
 80036ca:	d004      	beq.n	80036d6 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	681b      	ldr	r3, [r3, #0]
 80036d0:	4a2d      	ldr	r2, [pc, #180]	@ (8003788 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 80036d2:	4293      	cmp	r3, r2
 80036d4:	d108      	bne.n	80036e8 <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80036d6:	68fb      	ldr	r3, [r7, #12]
 80036d8:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 80036dc:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80036de:	683b      	ldr	r3, [r7, #0]
 80036e0:	685b      	ldr	r3, [r3, #4]
 80036e2:	68fa      	ldr	r2, [r7, #12]
 80036e4:	4313      	orrs	r3, r2
 80036e6:	60fb      	str	r3, [r7, #12]
  }
#endif /* TIM_CR2_MMS2 */

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80036e8:	68fb      	ldr	r3, [r7, #12]
 80036ea:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80036ee:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80036f0:	683b      	ldr	r3, [r7, #0]
 80036f2:	681b      	ldr	r3, [r3, #0]
 80036f4:	68fa      	ldr	r2, [r7, #12]
 80036f6:	4313      	orrs	r3, r2
 80036f8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	681b      	ldr	r3, [r3, #0]
 80036fe:	68fa      	ldr	r2, [r7, #12]
 8003700:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	681b      	ldr	r3, [r3, #0]
 8003706:	4a1e      	ldr	r2, [pc, #120]	@ (8003780 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8003708:	4293      	cmp	r3, r2
 800370a:	d01d      	beq.n	8003748 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	681b      	ldr	r3, [r3, #0]
 8003710:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003714:	d018      	beq.n	8003748 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	681b      	ldr	r3, [r3, #0]
 800371a:	4a1c      	ldr	r2, [pc, #112]	@ (800378c <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 800371c:	4293      	cmp	r3, r2
 800371e:	d013      	beq.n	8003748 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	681b      	ldr	r3, [r3, #0]
 8003724:	4a1a      	ldr	r2, [pc, #104]	@ (8003790 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8003726:	4293      	cmp	r3, r2
 8003728:	d00e      	beq.n	8003748 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	681b      	ldr	r3, [r3, #0]
 800372e:	4a15      	ldr	r2, [pc, #84]	@ (8003784 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8003730:	4293      	cmp	r3, r2
 8003732:	d009      	beq.n	8003748 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	681b      	ldr	r3, [r3, #0]
 8003738:	4a16      	ldr	r2, [pc, #88]	@ (8003794 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800373a:	4293      	cmp	r3, r2
 800373c:	d004      	beq.n	8003748 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	681b      	ldr	r3, [r3, #0]
 8003742:	4a11      	ldr	r2, [pc, #68]	@ (8003788 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8003744:	4293      	cmp	r3, r2
 8003746:	d10c      	bne.n	8003762 <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003748:	68bb      	ldr	r3, [r7, #8]
 800374a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800374e:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003750:	683b      	ldr	r3, [r7, #0]
 8003752:	689b      	ldr	r3, [r3, #8]
 8003754:	68ba      	ldr	r2, [r7, #8]
 8003756:	4313      	orrs	r3, r2
 8003758:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	681b      	ldr	r3, [r3, #0]
 800375e:	68ba      	ldr	r2, [r7, #8]
 8003760:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	2201      	movs	r2, #1
 8003766:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	2200      	movs	r2, #0
 800376e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8003772:	2300      	movs	r3, #0
}
 8003774:	4618      	mov	r0, r3
 8003776:	3714      	adds	r7, #20
 8003778:	46bd      	mov	sp, r7
 800377a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800377e:	4770      	bx	lr
 8003780:	40012c00 	.word	0x40012c00
 8003784:	40013400 	.word	0x40013400
 8003788:	40015000 	.word	0x40015000
 800378c:	40000400 	.word	0x40000400
 8003790:	40000800 	.word	0x40000800
 8003794:	40014000 	.word	0x40014000

08003798 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8003798:	b480      	push	{r7}
 800379a:	b085      	sub	sp, #20
 800379c:	af00      	add	r7, sp, #0
 800379e:	6078      	str	r0, [r7, #4]
 80037a0:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 80037a2:	2300      	movs	r3, #0
 80037a4:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
#endif /* TIM_BDTR_BKF */
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80037ac:	2b01      	cmp	r3, #1
 80037ae:	d101      	bne.n	80037b4 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 80037b0:	2302      	movs	r3, #2
 80037b2:	e06a      	b.n	800388a <HAL_TIMEx_ConfigBreakDeadTime+0xf2>
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	2201      	movs	r2, #1
 80037b8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 80037bc:	68fb      	ldr	r3, [r7, #12]
 80037be:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 80037c2:	683b      	ldr	r3, [r7, #0]
 80037c4:	68db      	ldr	r3, [r3, #12]
 80037c6:	4313      	orrs	r3, r2
 80037c8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80037ca:	68fb      	ldr	r3, [r7, #12]
 80037cc:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80037d0:	683b      	ldr	r3, [r7, #0]
 80037d2:	689b      	ldr	r3, [r3, #8]
 80037d4:	4313      	orrs	r3, r2
 80037d6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80037d8:	68fb      	ldr	r3, [r7, #12]
 80037da:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 80037de:	683b      	ldr	r3, [r7, #0]
 80037e0:	685b      	ldr	r3, [r3, #4]
 80037e2:	4313      	orrs	r3, r2
 80037e4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80037e6:	68fb      	ldr	r3, [r7, #12]
 80037e8:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 80037ec:	683b      	ldr	r3, [r7, #0]
 80037ee:	681b      	ldr	r3, [r3, #0]
 80037f0:	4313      	orrs	r3, r2
 80037f2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80037f4:	68fb      	ldr	r3, [r7, #12]
 80037f6:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80037fa:	683b      	ldr	r3, [r7, #0]
 80037fc:	691b      	ldr	r3, [r3, #16]
 80037fe:	4313      	orrs	r3, r2
 8003800:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8003802:	68fb      	ldr	r3, [r7, #12]
 8003804:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8003808:	683b      	ldr	r3, [r7, #0]
 800380a:	695b      	ldr	r3, [r3, #20]
 800380c:	4313      	orrs	r3, r2
 800380e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8003810:	68fb      	ldr	r3, [r7, #12]
 8003812:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8003816:	683b      	ldr	r3, [r7, #0]
 8003818:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800381a:	4313      	orrs	r3, r2
 800381c:	60fb      	str	r3, [r7, #12]
#if defined(TIM_BDTR_BKF)
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800381e:	68fb      	ldr	r3, [r7, #12]
 8003820:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 8003824:	683b      	ldr	r3, [r7, #0]
 8003826:	699b      	ldr	r3, [r3, #24]
 8003828:	041b      	lsls	r3, r3, #16
 800382a:	4313      	orrs	r3, r2
 800382c:	60fb      	str	r3, [r7, #12]
#endif /* TIM_BDTR_BKF */

#if defined(TIM_BDTR_BK2E)
  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	681b      	ldr	r3, [r3, #0]
 8003832:	4a19      	ldr	r2, [pc, #100]	@ (8003898 <HAL_TIMEx_ConfigBreakDeadTime+0x100>)
 8003834:	4293      	cmp	r3, r2
 8003836:	d009      	beq.n	800384c <HAL_TIMEx_ConfigBreakDeadTime+0xb4>
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	681b      	ldr	r3, [r3, #0]
 800383c:	4a17      	ldr	r2, [pc, #92]	@ (800389c <HAL_TIMEx_ConfigBreakDeadTime+0x104>)
 800383e:	4293      	cmp	r3, r2
 8003840:	d004      	beq.n	800384c <HAL_TIMEx_ConfigBreakDeadTime+0xb4>
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	681b      	ldr	r3, [r3, #0]
 8003846:	4a16      	ldr	r2, [pc, #88]	@ (80038a0 <HAL_TIMEx_ConfigBreakDeadTime+0x108>)
 8003848:	4293      	cmp	r3, r2
 800384a:	d115      	bne.n	8003878 <HAL_TIMEx_ConfigBreakDeadTime+0xe0>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 800384c:	68fb      	ldr	r3, [r7, #12]
 800384e:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 8003852:	683b      	ldr	r3, [r7, #0]
 8003854:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003856:	051b      	lsls	r3, r3, #20
 8003858:	4313      	orrs	r3, r2
 800385a:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 800385c:	68fb      	ldr	r3, [r7, #12]
 800385e:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8003862:	683b      	ldr	r3, [r7, #0]
 8003864:	69db      	ldr	r3, [r3, #28]
 8003866:	4313      	orrs	r3, r2
 8003868:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800386a:	68fb      	ldr	r3, [r7, #12]
 800386c:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8003870:	683b      	ldr	r3, [r7, #0]
 8003872:	6a1b      	ldr	r3, [r3, #32]
 8003874:	4313      	orrs	r3, r2
 8003876:	60fb      	str	r3, [r7, #12]
  }
#endif /* TIM_BDTR_BK2E */

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	68fa      	ldr	r2, [r7, #12]
 800387e:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	2200      	movs	r2, #0
 8003884:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8003888:	2300      	movs	r3, #0
}
 800388a:	4618      	mov	r0, r3
 800388c:	3714      	adds	r7, #20
 800388e:	46bd      	mov	sp, r7
 8003890:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003894:	4770      	bx	lr
 8003896:	bf00      	nop
 8003898:	40012c00 	.word	0x40012c00
 800389c:	40013400 	.word	0x40013400
 80038a0:	40015000 	.word	0x40015000

080038a4 <memset>:
 80038a4:	4402      	add	r2, r0
 80038a6:	4603      	mov	r3, r0
 80038a8:	4293      	cmp	r3, r2
 80038aa:	d100      	bne.n	80038ae <memset+0xa>
 80038ac:	4770      	bx	lr
 80038ae:	f803 1b01 	strb.w	r1, [r3], #1
 80038b2:	e7f9      	b.n	80038a8 <memset+0x4>

080038b4 <__libc_init_array>:
 80038b4:	b570      	push	{r4, r5, r6, lr}
 80038b6:	4d0d      	ldr	r5, [pc, #52]	@ (80038ec <__libc_init_array+0x38>)
 80038b8:	4c0d      	ldr	r4, [pc, #52]	@ (80038f0 <__libc_init_array+0x3c>)
 80038ba:	1b64      	subs	r4, r4, r5
 80038bc:	10a4      	asrs	r4, r4, #2
 80038be:	2600      	movs	r6, #0
 80038c0:	42a6      	cmp	r6, r4
 80038c2:	d109      	bne.n	80038d8 <__libc_init_array+0x24>
 80038c4:	4d0b      	ldr	r5, [pc, #44]	@ (80038f4 <__libc_init_array+0x40>)
 80038c6:	4c0c      	ldr	r4, [pc, #48]	@ (80038f8 <__libc_init_array+0x44>)
 80038c8:	f000 f818 	bl	80038fc <_init>
 80038cc:	1b64      	subs	r4, r4, r5
 80038ce:	10a4      	asrs	r4, r4, #2
 80038d0:	2600      	movs	r6, #0
 80038d2:	42a6      	cmp	r6, r4
 80038d4:	d105      	bne.n	80038e2 <__libc_init_array+0x2e>
 80038d6:	bd70      	pop	{r4, r5, r6, pc}
 80038d8:	f855 3b04 	ldr.w	r3, [r5], #4
 80038dc:	4798      	blx	r3
 80038de:	3601      	adds	r6, #1
 80038e0:	e7ee      	b.n	80038c0 <__libc_init_array+0xc>
 80038e2:	f855 3b04 	ldr.w	r3, [r5], #4
 80038e6:	4798      	blx	r3
 80038e8:	3601      	adds	r6, #1
 80038ea:	e7f2      	b.n	80038d2 <__libc_init_array+0x1e>
 80038ec:	08003944 	.word	0x08003944
 80038f0:	08003944 	.word	0x08003944
 80038f4:	08003944 	.word	0x08003944
 80038f8:	08003948 	.word	0x08003948

080038fc <_init>:
 80038fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80038fe:	bf00      	nop
 8003900:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003902:	bc08      	pop	{r3}
 8003904:	469e      	mov	lr, r3
 8003906:	4770      	bx	lr

08003908 <_fini>:
 8003908:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800390a:	bf00      	nop
 800390c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800390e:	bc08      	pop	{r3}
 8003910:	469e      	mov	lr, r3
 8003912:	4770      	bx	lr
