
*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Command: synth_design -top top -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 3086 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1296.176 ; gain = 87.988 ; free physical = 1052 ; free virtual = 8463
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [/media/razvan/Elements1/Facultate/CN/Tema/claAdder/claAdder.srcs/sources_1/new/top.vhd:13]
INFO: [Synth 8-3491] module 'UAL16' declared at '/media/razvan/Elements1/Facultate/CN/Tema/claAdder/claAdder.srcs/sources_1/new/UAL16.vhd:4' bound to instance 'ual' of component 'UAL16' [/media/razvan/Elements1/Facultate/CN/Tema/claAdder/claAdder.srcs/sources_1/new/top.vhd:35]
INFO: [Synth 8-638] synthesizing module 'UAL16' [/media/razvan/Elements1/Facultate/CN/Tema/claAdder/claAdder.srcs/sources_1/new/UAL16.vhd:15]
INFO: [Synth 8-3491] module 'CLA' declared at '/media/razvan/Elements1/Facultate/CN/Tema/claAdder/claAdder.srcs/sources_1/new/CLA.vhd:4' bound to instance 'cla1' of component 'CLA' [/media/razvan/Elements1/Facultate/CN/Tema/claAdder/claAdder.srcs/sources_1/new/UAL16.vhd:37]
INFO: [Synth 8-638] synthesizing module 'CLA' [/media/razvan/Elements1/Facultate/CN/Tema/claAdder/claAdder.srcs/sources_1/new/CLA.vhd:14]
	Parameter n bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'CLA' (1#1) [/media/razvan/Elements1/Facultate/CN/Tema/claAdder/claAdder.srcs/sources_1/new/CLA.vhd:14]
INFO: [Synth 8-3491] module 'UAL' declared at '/media/razvan/Elements1/Facultate/CN/Tema/claAdder/claAdder.srcs/sources_1/new/UAL.vhd:5' bound to instance 'UAL1' of component 'UAL' [/media/razvan/Elements1/Facultate/CN/Tema/claAdder/claAdder.srcs/sources_1/new/UAL16.vhd:39]
INFO: [Synth 8-638] synthesizing module 'UAL' [/media/razvan/Elements1/Facultate/CN/Tema/claAdder/claAdder.srcs/sources_1/new/UAL.vhd:15]
	Parameter n bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'CLA' declared at '/media/razvan/Elements1/Facultate/CN/Tema/claAdder/claAdder.srcs/sources_1/new/CLA.vhd:4' bound to instance 'cla1' of component 'CLA' [/media/razvan/Elements1/Facultate/CN/Tema/claAdder/claAdder.srcs/sources_1/new/UAL.vhd:36]
INFO: [Synth 8-3491] module 'fullAdder' declared at '/media/razvan/Elements1/Facultate/CN/Tema/claAdder/claAdder.srcs/sources_1/new/fullAdder.vhd:4' bound to instance 'adder1' of component 'fullAdder' [/media/razvan/Elements1/Facultate/CN/Tema/claAdder/claAdder.srcs/sources_1/new/UAL.vhd:37]
INFO: [Synth 8-638] synthesizing module 'fullAdder' [/media/razvan/Elements1/Facultate/CN/Tema/claAdder/claAdder.srcs/sources_1/new/fullAdder.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'fullAdder' (2#1) [/media/razvan/Elements1/Facultate/CN/Tema/claAdder/claAdder.srcs/sources_1/new/fullAdder.vhd:11]
INFO: [Synth 8-3491] module 'fullAdder' declared at '/media/razvan/Elements1/Facultate/CN/Tema/claAdder/claAdder.srcs/sources_1/new/fullAdder.vhd:4' bound to instance 'adder2' of component 'fullAdder' [/media/razvan/Elements1/Facultate/CN/Tema/claAdder/claAdder.srcs/sources_1/new/UAL.vhd:38]
INFO: [Synth 8-3491] module 'fullAdder' declared at '/media/razvan/Elements1/Facultate/CN/Tema/claAdder/claAdder.srcs/sources_1/new/fullAdder.vhd:4' bound to instance 'adder3' of component 'fullAdder' [/media/razvan/Elements1/Facultate/CN/Tema/claAdder/claAdder.srcs/sources_1/new/UAL.vhd:39]
INFO: [Synth 8-3491] module 'fullAdder' declared at '/media/razvan/Elements1/Facultate/CN/Tema/claAdder/claAdder.srcs/sources_1/new/fullAdder.vhd:4' bound to instance 'adder4' of component 'fullAdder' [/media/razvan/Elements1/Facultate/CN/Tema/claAdder/claAdder.srcs/sources_1/new/UAL.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'UAL' (3#1) [/media/razvan/Elements1/Facultate/CN/Tema/claAdder/claAdder.srcs/sources_1/new/UAL.vhd:15]
INFO: [Synth 8-3491] module 'UAL' declared at '/media/razvan/Elements1/Facultate/CN/Tema/claAdder/claAdder.srcs/sources_1/new/UAL.vhd:5' bound to instance 'UAL2' of component 'UAL' [/media/razvan/Elements1/Facultate/CN/Tema/claAdder/claAdder.srcs/sources_1/new/UAL16.vhd:40]
INFO: [Synth 8-3491] module 'UAL' declared at '/media/razvan/Elements1/Facultate/CN/Tema/claAdder/claAdder.srcs/sources_1/new/UAL.vhd:5' bound to instance 'UAL3' of component 'UAL' [/media/razvan/Elements1/Facultate/CN/Tema/claAdder/claAdder.srcs/sources_1/new/UAL16.vhd:41]
INFO: [Synth 8-3491] module 'UAL' declared at '/media/razvan/Elements1/Facultate/CN/Tema/claAdder/claAdder.srcs/sources_1/new/UAL.vhd:5' bound to instance 'UAL4' of component 'UAL' [/media/razvan/Elements1/Facultate/CN/Tema/claAdder/claAdder.srcs/sources_1/new/UAL16.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'UAL16' (4#1) [/media/razvan/Elements1/Facultate/CN/Tema/claAdder/claAdder.srcs/sources_1/new/UAL16.vhd:15]
INFO: [Synth 8-3491] module 'bcdDisplay' declared at '/media/razvan/Elements1/Facultate/CN/Tema/claAdder/claAdder.srcs/sources_1/new/zcb.vhd:5' bound to instance 'bcd' of component 'bcdDisplay' [/media/razvan/Elements1/Facultate/CN/Tema/claAdder/claAdder.srcs/sources_1/new/top.vhd:36]
INFO: [Synth 8-638] synthesizing module 'bcdDisplay' [/media/razvan/Elements1/Facultate/CN/Tema/claAdder/claAdder.srcs/sources_1/new/zcb.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'bcdDisplay' (5#1) [/media/razvan/Elements1/Facultate/CN/Tema/claAdder/claAdder.srcs/sources_1/new/zcb.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'top' (6#1) [/media/razvan/Elements1/Facultate/CN/Tema/claAdder/claAdder.srcs/sources_1/new/top.vhd:13]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1337.707 ; gain = 129.520 ; free physical = 1059 ; free virtual = 8474
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1337.707 ; gain = 129.520 ; free physical = 1058 ; free virtual = 8474
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/media/razvan/Elements1/Facultate/CN/Tema/claAdder/claAdder.srcs/constrs_1/new/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [/media/razvan/Elements1/Facultate/CN/Tema/claAdder/claAdder.srcs/constrs_1/new/Nexys4DDR_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/media/razvan/Elements1/Facultate/CN/Tema/claAdder/claAdder.srcs/constrs_1/new/Nexys4DDR_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1702.988 ; gain = 0.000 ; free physical = 733 ; free virtual = 8222
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:20 ; elapsed = 00:00:33 . Memory (MB): peak = 1702.988 ; gain = 494.801 ; free physical = 799 ; free virtual = 8288
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:20 ; elapsed = 00:00:33 . Memory (MB): peak = 1702.988 ; gain = 494.801 ; free physical = 799 ; free virtual = 8288
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:33 . Memory (MB): peak = 1702.988 ; gain = 494.801 ; free physical = 801 ; free virtual = 8289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:33 . Memory (MB): peak = 1702.988 ; gain = 494.801 ; free physical = 793 ; free virtual = 8282
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 32    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module fullAdder 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3917] design top has port AN_s[7] driven by constant 1
WARNING: [Synth 8-3917] design top has port AN_s[6] driven by constant 1
WARNING: [Synth 8-3917] design top has port AN_s[5] driven by constant 1
WARNING: [Synth 8-3917] design top has port AN_s[4] driven by constant 1
WARNING: [Synth 8-3917] design top has port AN_s[3] driven by constant 1
WARNING: [Synth 8-3917] design top has port AN_s[2] driven by constant 1
WARNING: [Synth 8-3917] design top has port AN_s[1] driven by constant 1
WARNING: [Synth 8-3917] design top has port AN_s[0] driven by constant 0
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:33 . Memory (MB): peak = 1702.988 ; gain = 494.801 ; free physical = 779 ; free virtual = 8272
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:40 . Memory (MB): peak = 1702.988 ; gain = 494.801 ; free physical = 641 ; free virtual = 8148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:40 . Memory (MB): peak = 1702.988 ; gain = 494.801 ; free physical = 641 ; free virtual = 8148
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:25 ; elapsed = 00:00:40 . Memory (MB): peak = 1702.988 ; gain = 494.801 ; free physical = 640 ; free virtual = 8148
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:26 ; elapsed = 00:00:41 . Memory (MB): peak = 1702.988 ; gain = 494.801 ; free physical = 640 ; free virtual = 8148
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:26 ; elapsed = 00:00:41 . Memory (MB): peak = 1702.988 ; gain = 494.801 ; free physical = 640 ; free virtual = 8148
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:26 ; elapsed = 00:00:41 . Memory (MB): peak = 1702.988 ; gain = 494.801 ; free physical = 640 ; free virtual = 8148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:26 ; elapsed = 00:00:41 . Memory (MB): peak = 1702.988 ; gain = 494.801 ; free physical = 640 ; free virtual = 8148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:41 . Memory (MB): peak = 1702.988 ; gain = 494.801 ; free physical = 640 ; free virtual = 8148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:26 ; elapsed = 00:00:41 . Memory (MB): peak = 1702.988 ; gain = 494.801 ; free physical = 640 ; free virtual = 8148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT4 |     3|
|2     |LUT5 |     3|
|3     |LUT6 |     9|
|4     |IBUF |    16|
|5     |OBUF |    16|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    47|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:26 ; elapsed = 00:00:41 . Memory (MB): peak = 1702.988 ; gain = 494.801 ; free physical = 640 ; free virtual = 8148
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 8 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 1702.988 ; gain = 129.520 ; free physical = 695 ; free virtual = 8202
Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:00:41 . Memory (MB): peak = 1702.988 ; gain = 494.801 ; free physical = 703 ; free virtual = 8210
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
36 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:43 . Memory (MB): peak = 1702.988 ; gain = 520.637 ; free physical = 686 ; free virtual = 8193
INFO: [Common 17-1381] The checkpoint '/media/razvan/Elements1/Facultate/CN/Tema/claAdder/claAdder.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.14 . Memory (MB): peak = 1727.000 ; gain = 0.000 ; free physical = 685 ; free virtual = 8193
INFO: [Common 17-206] Exiting Vivado at Tue Oct  2 22:20:01 2018...
