arch = "AArch64"
name = "MP+dmb.stll+addr"
hash = "70c86d5020b5701ed7854e63550641d1"
cycle = "RfeLP DpAddrdR FrePL DMB.STdWWLL"
relax = ""
safe = "DMB.STdWW DpAddrdR FrePL RfeLP"
prefetch = "0:x=F,0:y=W,1:y=F,1:x=T"
com = "Rf Fr"
orig = "DMB.STdWWLL RfeLP DpAddrdR FrePL"
symbolic = ["x", "y"]

[thread.0]
init = { X3 = "y", X1 = "x" }
code = """
	MOV W0,#1
	STLR W0,[X1]
	DMB ST
	MOV W2,#1
	STLR W2,[X3]
"""

[thread.1]
init = { X4 = "x", X1 = "y" }
code = """
	LDR W0,[X1]
	EOR W2,W0,W0
	LDR W3,[X4,W2,SXTW]
"""

[final]
expect = "sat"
assertion = "1:X0 = 1 & 1:X3 = 0"
