Analysis & Synthesis report for TLC_FINAL
Mon Nov 07 12:05:32 2016
Quartus Prime Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. General Register Statistics
  9. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+---------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                              ;
+-----------------------------+---------------------------------------------+
; Analysis & Synthesis Status ; Successful - Mon Nov 07 12:05:32 2016       ;
; Quartus Prime Version       ; 16.0.0 Build 211 04/27/2016 SJ Lite Edition ;
; Revision Name               ; TLC_FINAL                                   ;
; Top-level Entity Name       ; TLC_FINAL                                   ;
; Family                      ; MAX II                                      ;
; Total logic elements        ; 24                                          ;
; Total pins                  ; 16                                          ;
; Total virtual pins          ; 0                                           ;
; UFM blocks                  ; 0 / 1 ( 0 % )                               ;
+-----------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EPM240T100C5       ;                    ;
; Top-level entity name                                                      ; TLC_FINAL          ; TLC_FINAL          ;
; Family name                                                                ; MAX II             ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                               ;
+----------------------------------+-----------------+------------------------------------------+------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                                ; File Name with Absolute Path                                                                               ; Library ;
+----------------------------------+-----------------+------------------------------------------+------------------------------------------------------------------------------------------------------------+---------+
; TLC_FINAL.bdf                    ; yes             ; User Block Diagram/Schematic File        ; C:/Users/ioakeim/Dropbox/UEA/year2/digital and analog electronics/quartus/NO_7seg/TLC_FINAL/TLC_FINAL.bdf  ;         ;
; formative.bdf                    ; yes             ; Auto-Found Block Diagram/Schematic File  ; C:/Users/ioakeim/Dropbox/UEA/year2/digital and analog electronics/quartus/NO_7seg/TLC_FINAL/formative.bdf  ;         ;
; tlc.bdf                          ; yes             ; Auto-Found Block Diagram/Schematic File  ; C:/Users/ioakeim/Dropbox/UEA/year2/digital and analog electronics/quartus/NO_7seg/TLC_FINAL/tlc.bdf        ;         ;
; 6-12_timer.bdf                   ; yes             ; Auto-Found Block Diagram/Schematic File  ; C:/Users/ioakeim/Dropbox/UEA/year2/digital and analog electronics/quartus/NO_7seg/TLC_FINAL/6-12_timer.bdf ;         ;
; modulo6.bdf                      ; yes             ; Auto-Found Block Diagram/Schematic File  ; C:/Users/ioakeim/Dropbox/UEA/year2/digital and analog electronics/quartus/NO_7seg/TLC_FINAL/modulo6.bdf    ;         ;
+----------------------------------+-----------------+------------------------------------------+------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                 ;
+---------------------------------------------+---------------+
; Resource                                    ; Usage         ;
+---------------------------------------------+---------------+
; Total logic elements                        ; 24            ;
;     -- Combinational with no register       ; 16            ;
;     -- Register only                        ; 0             ;
;     -- Combinational with a register        ; 8             ;
;                                             ;               ;
; Logic element usage by number of LUT inputs ;               ;
;     -- 4 input functions                    ; 3             ;
;     -- 3 input functions                    ; 15            ;
;     -- 2 input functions                    ; 6             ;
;     -- 1 input functions                    ; 0             ;
;     -- 0 input functions                    ; 0             ;
;                                             ;               ;
; Logic elements by mode                      ;               ;
;     -- normal mode                          ; 24            ;
;     -- arithmetic mode                      ; 0             ;
;     -- qfbk mode                            ; 0             ;
;     -- register cascade mode                ; 0             ;
;     -- synchronous clear/load mode          ; 1             ;
;     -- asynchronous clear/load mode         ; 8             ;
;                                             ;               ;
; Total registers                             ; 8             ;
; I/O pins                                    ; 16            ;
; Maximum fan-out node                        ; tlc:inst12|Q2 ;
; Maximum fan-out                             ; 17            ;
; Total fan-out                               ; 99            ;
; Average fan-out                             ; 2.48          ;
+---------------------------------------------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                       ;
+----------------------------+-------------+--------------+------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+----------------------------+-------------+--------------+
; Compilation Hierarchy Node ; Logic Cells ; LC Registers ; UFM Blocks ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Carry Chain LCs ; Packed LCs ; Full Hierarchy Name        ; Entity Name ; Library Name ;
+----------------------------+-------------+--------------+------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+----------------------------+-------------+--------------+
; |TLC_FINAL                 ; 24 (0)      ; 8            ; 0          ; 16   ; 0            ; 16 (0)       ; 0 (0)             ; 8 (0)            ; 0 (0)           ; 0 (0)      ; |TLC_FINAL                 ; TLC_FINAL   ; work         ;
;    |6-12_timer:inst|       ; 2 (2)       ; 2            ; 0          ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0 (0)           ; 0 (0)      ; |TLC_FINAL|6-12_timer:inst ; 6-12_timer  ; work         ;
;    |formative:inst2|       ; 6 (6)       ; 0            ; 0          ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |TLC_FINAL|formative:inst2 ; formative   ; work         ;
;    |modulo6:inst3|         ; 4 (4)       ; 3            ; 0          ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 3 (3)            ; 0 (0)           ; 0 (0)      ; |TLC_FINAL|modulo6:inst3   ; modulo6     ; work         ;
;    |tlc:inst12|            ; 12 (12)     ; 3            ; 0          ; 0    ; 0            ; 9 (9)        ; 0 (0)             ; 3 (3)            ; 0 (0)           ; 0 (0)      ; |TLC_FINAL|tlc:inst12      ; tlc         ; work         ;
+----------------------------+-------------+--------------+------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+----------------------------+-------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 8     ;
; Number of registers using Synchronous Clear  ; 1     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 8     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition
    Info: Processing started: Mon Nov 07 12:05:01 2016
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off TLC_FINAL -c TLC_FINAL
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 1 design units, including 1 entities, in source file tlc_final.bdf
    Info (12023): Found entity 1: TLC_FINAL
Info (12127): Elaborating entity "TLC_FINAL" for the top level hierarchy
Warning (275011): Block or symbol "GND" of instance "inst5" overlaps another block or symbol
Warning (275011): Block or symbol "GND" of instance "inst8" overlaps another block or symbol
Warning (275008): Primitive "GND" of instance "inst13" not used
Warning (275008): Primitive "GND" of instance "inst5" not used
Warning (275008): Primitive "GND" of instance "inst6" not used
Warning (275008): Primitive "GND" of instance "inst7" not used
Warning (275008): Primitive "GND" of instance "inst8" not used
Warning (275008): Primitive "GND" of instance "inst9" not used
Warning (12125): Using design file formative.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: formative
Info (12128): Elaborating entity "formative" for hierarchy "formative:inst2"
Warning (275011): Block or symbol "OR3" of instance "inst35" overlaps another block or symbol
Warning (12125): Using design file tlc.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: tlc
Info (12128): Elaborating entity "tlc" for hierarchy "tlc:inst12"
Warning (275011): Block or symbol "AND3" of instance "inst27" overlaps another block or symbol
Warning (275043): Pin "pin_name1" is missing source
Warning (275008): Primitive "AND3" of instance "inst27" not used
Warning (12125): Using design file 6-12_timer.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: 6-12_timer
Info (12128): Elaborating entity "6-12_timer" for hierarchy "6-12_timer:inst"
Warning (12125): Using design file modulo6.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: modulo6
Info (12128): Elaborating entity "modulo6" for hierarchy "modulo6:inst3"
Info (21057): Implemented 40 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 3 input pins
    Info (21059): Implemented 13 output pins
    Info (21061): Implemented 24 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 17 warnings
    Info: Peak virtual memory: 804 megabytes
    Info: Processing ended: Mon Nov 07 12:05:32 2016
    Info: Elapsed time: 00:00:31
    Info: Total CPU time (on all processors): 00:01:18


