
Arduino_Atmega2560.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         0000004a  00800200  00000ea8  00000f3c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00000ea8  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000011  0080024a  0080024a  00000f86  2**0
                  ALLOC
  3 .comment      0000005c  00000000  00000000  00000f86  2**0
                  CONTENTS, READONLY
  4 .debug_aranges 00000208  00000000  00000000  00000fe2  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   0000131d  00000000  00000000  000011ea  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 00000a64  00000000  00000000  00002507  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   00000d9f  00000000  00000000  00002f6b  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  00000430  00000000  00000000  00003d0c  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    000005a7  00000000  00000000  0000413c  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00000749  00000000  00000000  000046e3  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000178  00000000  00000000  00004e2c  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	c2 c0       	rjmp	.+388    	; 0x186 <__ctors_end>
   2:	00 00       	nop
   4:	df c0       	rjmp	.+446    	; 0x1c4 <__bad_interrupt>
   6:	00 00       	nop
   8:	dd c0       	rjmp	.+442    	; 0x1c4 <__bad_interrupt>
   a:	00 00       	nop
   c:	db c0       	rjmp	.+438    	; 0x1c4 <__bad_interrupt>
   e:	00 00       	nop
  10:	d9 c0       	rjmp	.+434    	; 0x1c4 <__bad_interrupt>
  12:	00 00       	nop
  14:	d7 c0       	rjmp	.+430    	; 0x1c4 <__bad_interrupt>
  16:	00 00       	nop
  18:	d5 c0       	rjmp	.+426    	; 0x1c4 <__bad_interrupt>
  1a:	00 00       	nop
  1c:	d3 c0       	rjmp	.+422    	; 0x1c4 <__bad_interrupt>
  1e:	00 00       	nop
  20:	d1 c0       	rjmp	.+418    	; 0x1c4 <__bad_interrupt>
  22:	00 00       	nop
  24:	cf c0       	rjmp	.+414    	; 0x1c4 <__bad_interrupt>
  26:	00 00       	nop
  28:	cd c0       	rjmp	.+410    	; 0x1c4 <__bad_interrupt>
  2a:	00 00       	nop
  2c:	cb c0       	rjmp	.+406    	; 0x1c4 <__bad_interrupt>
  2e:	00 00       	nop
  30:	c9 c0       	rjmp	.+402    	; 0x1c4 <__bad_interrupt>
  32:	00 00       	nop
  34:	c7 c0       	rjmp	.+398    	; 0x1c4 <__bad_interrupt>
  36:	00 00       	nop
  38:	c5 c0       	rjmp	.+394    	; 0x1c4 <__bad_interrupt>
  3a:	00 00       	nop
  3c:	c3 c0       	rjmp	.+390    	; 0x1c4 <__bad_interrupt>
  3e:	00 00       	nop
  40:	c1 c0       	rjmp	.+386    	; 0x1c4 <__bad_interrupt>
  42:	00 00       	nop
  44:	bf c0       	rjmp	.+382    	; 0x1c4 <__bad_interrupt>
  46:	00 00       	nop
  48:	bd c0       	rjmp	.+378    	; 0x1c4 <__bad_interrupt>
  4a:	00 00       	nop
  4c:	bb c0       	rjmp	.+374    	; 0x1c4 <__bad_interrupt>
  4e:	00 00       	nop
  50:	b9 c0       	rjmp	.+370    	; 0x1c4 <__bad_interrupt>
  52:	00 00       	nop
  54:	b7 c0       	rjmp	.+366    	; 0x1c4 <__bad_interrupt>
  56:	00 00       	nop
  58:	b5 c0       	rjmp	.+362    	; 0x1c4 <__bad_interrupt>
  5a:	00 00       	nop
  5c:	b3 c0       	rjmp	.+358    	; 0x1c4 <__bad_interrupt>
  5e:	00 00       	nop
  60:	b1 c0       	rjmp	.+354    	; 0x1c4 <__bad_interrupt>
  62:	00 00       	nop
  64:	af c0       	rjmp	.+350    	; 0x1c4 <__bad_interrupt>
  66:	00 00       	nop
  68:	ad c0       	rjmp	.+346    	; 0x1c4 <__bad_interrupt>
  6a:	00 00       	nop
  6c:	ab c0       	rjmp	.+342    	; 0x1c4 <__bad_interrupt>
  6e:	00 00       	nop
  70:	a9 c0       	rjmp	.+338    	; 0x1c4 <__bad_interrupt>
  72:	00 00       	nop
  74:	a7 c0       	rjmp	.+334    	; 0x1c4 <__bad_interrupt>
  76:	00 00       	nop
  78:	a5 c0       	rjmp	.+330    	; 0x1c4 <__bad_interrupt>
  7a:	00 00       	nop
  7c:	a3 c0       	rjmp	.+326    	; 0x1c4 <__bad_interrupt>
  7e:	00 00       	nop
  80:	a1 c0       	rjmp	.+322    	; 0x1c4 <__bad_interrupt>
  82:	00 00       	nop
  84:	9f c0       	rjmp	.+318    	; 0x1c4 <__bad_interrupt>
  86:	00 00       	nop
  88:	9d c0       	rjmp	.+314    	; 0x1c4 <__bad_interrupt>
  8a:	00 00       	nop
  8c:	9b c0       	rjmp	.+310    	; 0x1c4 <__bad_interrupt>
  8e:	00 00       	nop
  90:	99 c0       	rjmp	.+306    	; 0x1c4 <__bad_interrupt>
  92:	00 00       	nop
  94:	97 c0       	rjmp	.+302    	; 0x1c4 <__bad_interrupt>
  96:	00 00       	nop
  98:	95 c0       	rjmp	.+298    	; 0x1c4 <__bad_interrupt>
  9a:	00 00       	nop
  9c:	f9 c1       	rjmp	.+1010   	; 0x490 <__vector_39>
  9e:	00 00       	nop
  a0:	91 c0       	rjmp	.+290    	; 0x1c4 <__bad_interrupt>
  a2:	00 00       	nop
  a4:	8f c0       	rjmp	.+286    	; 0x1c4 <__bad_interrupt>
  a6:	00 00       	nop
  a8:	8d c0       	rjmp	.+282    	; 0x1c4 <__bad_interrupt>
  aa:	00 00       	nop
  ac:	8b c0       	rjmp	.+278    	; 0x1c4 <__bad_interrupt>
  ae:	00 00       	nop
  b0:	89 c0       	rjmp	.+274    	; 0x1c4 <__bad_interrupt>
  b2:	00 00       	nop
  b4:	87 c0       	rjmp	.+270    	; 0x1c4 <__bad_interrupt>
  b6:	00 00       	nop
  b8:	85 c0       	rjmp	.+266    	; 0x1c4 <__bad_interrupt>
  ba:	00 00       	nop
  bc:	83 c0       	rjmp	.+262    	; 0x1c4 <__bad_interrupt>
  be:	00 00       	nop
  c0:	81 c0       	rjmp	.+258    	; 0x1c4 <__bad_interrupt>
  c2:	00 00       	nop
  c4:	7f c0       	rjmp	.+254    	; 0x1c4 <__bad_interrupt>
  c6:	00 00       	nop
  c8:	7d c0       	rjmp	.+250    	; 0x1c4 <__bad_interrupt>
  ca:	00 00       	nop
  cc:	7b c0       	rjmp	.+246    	; 0x1c4 <__bad_interrupt>
  ce:	00 00       	nop
  d0:	79 c0       	rjmp	.+242    	; 0x1c4 <__bad_interrupt>
  d2:	00 00       	nop
  d4:	77 c0       	rjmp	.+238    	; 0x1c4 <__bad_interrupt>
  d6:	00 00       	nop
  d8:	75 c0       	rjmp	.+234    	; 0x1c4 <__bad_interrupt>
  da:	00 00       	nop
  dc:	73 c0       	rjmp	.+230    	; 0x1c4 <__bad_interrupt>
  de:	00 00       	nop
  e0:	71 c0       	rjmp	.+226    	; 0x1c4 <__bad_interrupt>
  e2:	00 00       	nop
  e4:	63 02       	muls	r22, r19
  e6:	b5 02       	muls	r27, r21
  e8:	b5 02       	muls	r27, r21
  ea:	b5 02       	muls	r27, r21
  ec:	b5 02       	muls	r27, r21
  ee:	b5 02       	muls	r27, r21
  f0:	b5 02       	muls	r27, r21
  f2:	b5 02       	muls	r27, r21
  f4:	63 02       	muls	r22, r19
  f6:	b5 02       	muls	r27, r21
  f8:	b5 02       	muls	r27, r21
  fa:	b5 02       	muls	r27, r21
  fc:	b5 02       	muls	r27, r21
  fe:	b5 02       	muls	r27, r21
 100:	b5 02       	muls	r27, r21
 102:	b5 02       	muls	r27, r21
 104:	65 02       	muls	r22, r21
 106:	b5 02       	muls	r27, r21
 108:	b5 02       	muls	r27, r21
 10a:	b5 02       	muls	r27, r21
 10c:	b5 02       	muls	r27, r21
 10e:	b5 02       	muls	r27, r21
 110:	b5 02       	muls	r27, r21
 112:	b5 02       	muls	r27, r21
 114:	b5 02       	muls	r27, r21
 116:	b5 02       	muls	r27, r21
 118:	b5 02       	muls	r27, r21
 11a:	b5 02       	muls	r27, r21
 11c:	b5 02       	muls	r27, r21
 11e:	b5 02       	muls	r27, r21
 120:	b5 02       	muls	r27, r21
 122:	b5 02       	muls	r27, r21
 124:	65 02       	muls	r22, r21
 126:	b5 02       	muls	r27, r21
 128:	b5 02       	muls	r27, r21
 12a:	b5 02       	muls	r27, r21
 12c:	b5 02       	muls	r27, r21
 12e:	b5 02       	muls	r27, r21
 130:	b5 02       	muls	r27, r21
 132:	b5 02       	muls	r27, r21
 134:	b5 02       	muls	r27, r21
 136:	b5 02       	muls	r27, r21
 138:	b5 02       	muls	r27, r21
 13a:	b5 02       	muls	r27, r21
 13c:	b5 02       	muls	r27, r21
 13e:	b5 02       	muls	r27, r21
 140:	b5 02       	muls	r27, r21
 142:	b5 02       	muls	r27, r21
 144:	b1 02       	muls	r27, r17
 146:	b5 02       	muls	r27, r21
 148:	b5 02       	muls	r27, r21
 14a:	b5 02       	muls	r27, r21
 14c:	b5 02       	muls	r27, r21
 14e:	b5 02       	muls	r27, r21
 150:	b5 02       	muls	r27, r21
 152:	b5 02       	muls	r27, r21
 154:	8e 02       	muls	r24, r30
 156:	b5 02       	muls	r27, r21
 158:	b5 02       	muls	r27, r21
 15a:	b5 02       	muls	r27, r21
 15c:	b5 02       	muls	r27, r21
 15e:	b5 02       	muls	r27, r21
 160:	b5 02       	muls	r27, r21
 162:	b5 02       	muls	r27, r21
 164:	b5 02       	muls	r27, r21
 166:	b5 02       	muls	r27, r21
 168:	b5 02       	muls	r27, r21
 16a:	b5 02       	muls	r27, r21
 16c:	b5 02       	muls	r27, r21
 16e:	b5 02       	muls	r27, r21
 170:	b5 02       	muls	r27, r21
 172:	b5 02       	muls	r27, r21
 174:	82 02       	muls	r24, r18
 176:	b5 02       	muls	r27, r21
 178:	b5 02       	muls	r27, r21
 17a:	b5 02       	muls	r27, r21
 17c:	b5 02       	muls	r27, r21
 17e:	b5 02       	muls	r27, r21
 180:	b5 02       	muls	r27, r21
 182:	b5 02       	muls	r27, r21
 184:	a0 02       	muls	r26, r16

00000186 <__ctors_end>:
 186:	11 24       	eor	r1, r1
 188:	1f be       	out	0x3f, r1	; 63
 18a:	cf ef       	ldi	r28, 0xFF	; 255
 18c:	d1 e2       	ldi	r29, 0x21	; 33
 18e:	de bf       	out	0x3e, r29	; 62
 190:	cd bf       	out	0x3d, r28	; 61
 192:	00 e0       	ldi	r16, 0x00	; 0
 194:	0c bf       	out	0x3c, r16	; 60

00000196 <__do_copy_data>:
 196:	12 e0       	ldi	r17, 0x02	; 2
 198:	a0 e0       	ldi	r26, 0x00	; 0
 19a:	b2 e0       	ldi	r27, 0x02	; 2
 19c:	e8 ea       	ldi	r30, 0xA8	; 168
 19e:	fe e0       	ldi	r31, 0x0E	; 14
 1a0:	00 e0       	ldi	r16, 0x00	; 0
 1a2:	0b bf       	out	0x3b, r16	; 59
 1a4:	02 c0       	rjmp	.+4      	; 0x1aa <__do_copy_data+0x14>
 1a6:	07 90       	elpm	r0, Z+
 1a8:	0d 92       	st	X+, r0
 1aa:	aa 34       	cpi	r26, 0x4A	; 74
 1ac:	b1 07       	cpc	r27, r17
 1ae:	d9 f7       	brne	.-10     	; 0x1a6 <__do_copy_data+0x10>

000001b0 <__do_clear_bss>:
 1b0:	22 e0       	ldi	r18, 0x02	; 2
 1b2:	aa e4       	ldi	r26, 0x4A	; 74
 1b4:	b2 e0       	ldi	r27, 0x02	; 2
 1b6:	01 c0       	rjmp	.+2      	; 0x1ba <.do_clear_bss_start>

000001b8 <.do_clear_bss_loop>:
 1b8:	1d 92       	st	X+, r1

000001ba <.do_clear_bss_start>:
 1ba:	ab 35       	cpi	r26, 0x5B	; 91
 1bc:	b2 07       	cpc	r27, r18
 1be:	e1 f7       	brne	.-8      	; 0x1b8 <.do_clear_bss_loop>
 1c0:	22 d0       	rcall	.+68     	; 0x206 <main>
 1c2:	70 c6       	rjmp	.+3296   	; 0xea4 <_exit>

000001c4 <__bad_interrupt>:
 1c4:	1d cf       	rjmp	.-454    	; 0x0 <__vectors>

000001c6 <adc_init>:


void adc_init(){
	
	/* Set reference voltage 1.1V. */
	ADMUX |= (1<<REFS1); 
 1c6:	ec e7       	ldi	r30, 0x7C	; 124
 1c8:	f0 e0       	ldi	r31, 0x00	; 0
 1ca:	80 81       	ld	r24, Z
 1cc:	80 68       	ori	r24, 0x80	; 128
 1ce:	80 83       	st	Z, r24
	ADMUX &=~(1<<REFS0);
 1d0:	80 81       	ld	r24, Z
 1d2:	8f 7b       	andi	r24, 0xBF	; 191
 1d4:	80 83       	st	Z, r24
	
	/* Set output ADC data register leftshifted or rightshifted. ADLAR == 0 is rightshifted. */
	ADMUX &= ~((1<<ADLAR));
 1d6:	80 81       	ld	r24, Z
 1d8:	8f 7d       	andi	r24, 0xDF	; 223
 1da:	80 83       	st	Z, r24
	
	/* Set PF0 as input */
	DDRF &=~(1<<PF0);
 1dc:	80 98       	cbi	0x10, 0	; 16
	
	/* Set input pins. Use ADC8--PF */
	ADCSRB &= ~((1<<MUX5));
 1de:	ab e7       	ldi	r26, 0x7B	; 123
 1e0:	b0 e0       	ldi	r27, 0x00	; 0
 1e2:	8c 91       	ld	r24, X
 1e4:	87 7f       	andi	r24, 0xF7	; 247
 1e6:	8c 93       	st	X, r24
	ADMUX &= ~((1<<MUX4)|(1<<MUX3)|(1<<MUX2)|(1<<MUX1) |(1<<MUX0));
 1e8:	80 81       	ld	r24, Z
 1ea:	80 7e       	andi	r24, 0xE0	; 224
 1ec:	80 83       	st	Z, r24
	
	
	/* Set ADC prescaling. Choose to divide XTAL by 128 */
	//ADCSRA &= ~((1<<ADPS2) | (1<<ADPS1));	
	ADCSRA |= /*(1<<ADATE) |*/ (1<<ADPS2) | (1<<ADPS1) | (1<<ADPS0);
 1ee:	ea e7       	ldi	r30, 0x7A	; 122
 1f0:	f0 e0       	ldi	r31, 0x00	; 0
 1f2:	80 81       	ld	r24, Z
 1f4:	87 60       	ori	r24, 0x07	; 7
 1f6:	80 83       	st	Z, r24
	

	
	/* Set free running mode. */
	ADCSRB &= ~((1<<ADTS2) | (1<<ADTS1) | (1<<ADTS0));
 1f8:	8c 91       	ld	r24, X
 1fa:	88 7f       	andi	r24, 0xF8	; 248
 1fc:	8c 93       	st	X, r24
	
	/* Enable ADC interrupt. */
	//ADCSRA |= (1<<ADIE);
	
	/* Enable the ADC. */
	ADCSRA |= (1<<ADEN);
 1fe:	80 81       	ld	r24, Z
 200:	80 68       	ori	r24, 0x80	; 128
 202:	80 83       	st	Z, r24
 204:	08 95       	ret

00000206 <main>:



int main(void)
{
	UART_Init(MYUBRR);		
 206:	87 e6       	ldi	r24, 0x67	; 103
 208:	90 e0       	ldi	r25, 0x00	; 0
 20a:	d5 d1       	rcall	.+938    	; 0x5b6 <UART_Init>
	printf("Atmega2560 start.\n");
 20c:	87 e0       	ldi	r24, 0x07	; 7
 20e:	92 e0       	ldi	r25, 0x02	; 2
 210:	40 d2       	rcall	.+1152   	; 0x692 <puts>
	ir_init();
 212:	81 d0       	rcall	.+258    	; 0x316 <ir_init>
	motor_init();
 214:	82 d0       	rcall	.+260    	; 0x31a <motor_init>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 216:	2f ef       	ldi	r18, 0xFF	; 255
 218:	85 ea       	ldi	r24, 0xA5	; 165
 21a:	9e e0       	ldi	r25, 0x0E	; 14
 21c:	21 50       	subi	r18, 0x01	; 1
 21e:	80 40       	sbci	r24, 0x00	; 0
 220:	90 40       	sbci	r25, 0x00	; 0
 222:	e1 f7       	brne	.-8      	; 0x21c <main+0x16>
 224:	00 c0       	rjmp	.+0      	; 0x226 <main+0x20>
 226:	00 00       	nop
	while(1){
		_delay_ms(300);
		send_motor_speed();
 228:	8a d0       	rcall	.+276    	; 0x33e <send_motor_speed>
 22a:	f5 cf       	rjmp	.-22     	; 0x216 <main+0x10>

0000022c <CAN_init>:
		write_MCP2515(MCP_TXB0_D0+i,(char)msg.data[i]);
	}

	/*REQUEST TO SEND*/
	request_to_send_MCP2515(0x01);// Setting the TXBnCTRL for buffer 0.
}
 22c:	e9 d0       	rcall	.+466    	; 0x400 <MCP2515_init>
 22e:	4f ef       	ldi	r20, 0xFF	; 255
 230:	60 e6       	ldi	r22, 0x60	; 96
 232:	80 e6       	ldi	r24, 0x60	; 96
 234:	cc d0       	rcall	.+408    	; 0x3ce <bit_modify_MCP2515>
 236:	40 e0       	ldi	r20, 0x00	; 0
 238:	64 e0       	ldi	r22, 0x04	; 4
 23a:	80 e6       	ldi	r24, 0x60	; 96
 23c:	c8 d0       	rcall	.+400    	; 0x3ce <bit_modify_MCP2515>
 23e:	41 e0       	ldi	r20, 0x01	; 1
 240:	65 e0       	ldi	r22, 0x05	; 5
 242:	8b e2       	ldi	r24, 0x2B	; 43
 244:	c4 d0       	rcall	.+392    	; 0x3ce <bit_modify_MCP2515>
 246:	40 e0       	ldi	r20, 0x00	; 0
 248:	60 ef       	ldi	r22, 0xF0	; 240
 24a:	8f e0       	ldi	r24, 0x0F	; 15
 24c:	c0 c0       	rjmp	.+384    	; 0x3ce <bit_modify_MCP2515>
 24e:	08 95       	ret

00000250 <rcv_CAN_message>:


CAN_struct rcv_CAN_message(){
 250:	9f 92       	push	r9
 252:	af 92       	push	r10
 254:	bf 92       	push	r11
 256:	cf 92       	push	r12
 258:	df 92       	push	r13
 25a:	ef 92       	push	r14
 25c:	ff 92       	push	r15
 25e:	0f 93       	push	r16
 260:	1f 93       	push	r17
 262:	cf 93       	push	r28
 264:	df 93       	push	r29
 266:	cd b7       	in	r28, 0x3d	; 61
 268:	de b7       	in	r29, 0x3e	; 62
 26a:	62 97       	sbiw	r28, 0x12	; 18
 26c:	0f b6       	in	r0, 0x3f	; 63
 26e:	f8 94       	cli
 270:	de bf       	out	0x3e, r29	; 62
 272:	0f be       	out	0x3f, r0	; 63
 274:	cd bf       	out	0x3d, r28	; 61
 276:	6c 01       	movw	r12, r24
	CAN_struct msg;
	
	while (!(read_MCP2515(MCP_CANINTF) & (1<<RX0IF))) {} //wait for interrupt
 278:	8c e2       	ldi	r24, 0x2C	; 44
 27a:	9c d0       	rcall	.+312    	; 0x3b4 <read_MCP2515>
 27c:	80 ff       	sbrs	r24, 0
 27e:	fc cf       	rjmp	.-8      	; 0x278 <rcv_CAN_message+0x28>
	
	msg.ID=((read_MCP2515(MCP_RXB0SIDH))<<3|((read_MCP2515(MCP_RXB0SIDL))>>5));
 280:	81 e6       	ldi	r24, 0x61	; 97
 282:	98 d0       	rcall	.+304    	; 0x3b4 <read_MCP2515>
 284:	98 2e       	mov	r9, r24
 286:	82 e6       	ldi	r24, 0x62	; 98
 288:	95 d0       	rcall	.+298    	; 0x3b4 <read_MCP2515>
 28a:	99 0c       	add	r9, r9
 28c:	99 0c       	add	r9, r9
 28e:	99 0c       	add	r9, r9
 290:	82 95       	swap	r24
 292:	86 95       	lsr	r24
 294:	87 70       	andi	r24, 0x07	; 7
 296:	98 2a       	or	r9, r24
	msg.length=	(int)(read_MCP2515(MCP_RXB0_DLC) & 0x0f);
 298:	85 e6       	ldi	r24, 0x65	; 101
 29a:	8c d0       	rcall	.+280    	; 0x3b4 <read_MCP2515>
 29c:	8f 70       	andi	r24, 0x0F	; 15
 29e:	a8 2e       	mov	r10, r24
	
	/*READING DATA FROM DATABUFFER*/
	for (int i=0; i < msg.length; i++){
 2a0:	c9 f0       	breq	.+50     	; 0x2d4 <rcv_CAN_message+0x84>
 2a2:	8e 01       	movw	r16, r28
 2a4:	0d 5f       	subi	r16, 0xFD	; 253
 2a6:	1f 4f       	sbci	r17, 0xFF	; 255
 2a8:	e8 2e       	mov	r14, r24
 2aa:	f1 2c       	mov	r15, r1
 2ac:	ee 0c       	add	r14, r14
 2ae:	ff 1c       	adc	r15, r15
 2b0:	e0 0e       	add	r14, r16
 2b2:	f1 1e       	adc	r15, r17
 2b4:	0f 2e       	mov	r0, r31
 2b6:	f6 e6       	ldi	r31, 0x66	; 102
 2b8:	bf 2e       	mov	r11, r31
 2ba:	f0 2d       	mov	r31, r0
		msg.data[i]= read_MCP2515(MCP_RXB0_D0+i);
 2bc:	8b 2d       	mov	r24, r11
 2be:	7a d0       	rcall	.+244    	; 0x3b4 <read_MCP2515>
 2c0:	28 2f       	mov	r18, r24
 2c2:	30 e0       	ldi	r19, 0x00	; 0
 2c4:	f8 01       	movw	r30, r16
 2c6:	21 93       	st	Z+, r18
 2c8:	31 93       	st	Z+, r19
 2ca:	8f 01       	movw	r16, r30
 2cc:	b3 94       	inc	r11
	
	msg.ID=((read_MCP2515(MCP_RXB0SIDH))<<3|((read_MCP2515(MCP_RXB0SIDL))>>5));
	msg.length=	(int)(read_MCP2515(MCP_RXB0_DLC) & 0x0f);
	
	/*READING DATA FROM DATABUFFER*/
	for (int i=0; i < msg.length; i++){
 2ce:	ee 15       	cp	r30, r14
 2d0:	ff 05       	cpc	r31, r15
 2d2:	a1 f7       	brne	.-24     	; 0x2bc <rcv_CAN_message+0x6c>
		msg.data[i]= read_MCP2515(MCP_RXB0_D0+i);
	}
		
	//MUST clear RXB0IF after reading message
	bit_modify_MCP2515(MCP_CANINTF, (1<<RX0IF), 0x00);
 2d4:	40 e0       	ldi	r20, 0x00	; 0
 2d6:	61 e0       	ldi	r22, 0x01	; 1
 2d8:	8c e2       	ldi	r24, 0x2C	; 44
 2da:	79 d0       	rcall	.+242    	; 0x3ce <bit_modify_MCP2515>
	
	return msg;
 2dc:	99 82       	std	Y+1, r9	; 0x01
 2de:	aa 82       	std	Y+2, r10	; 0x02
 2e0:	82 e1       	ldi	r24, 0x12	; 18
 2e2:	fe 01       	movw	r30, r28
 2e4:	31 96       	adiw	r30, 0x01	; 1
 2e6:	d6 01       	movw	r26, r12
 2e8:	01 90       	ld	r0, Z+
 2ea:	0d 92       	st	X+, r0
 2ec:	8a 95       	dec	r24
 2ee:	e1 f7       	brne	.-8      	; 0x2e8 <rcv_CAN_message+0x98>
}
 2f0:	c6 01       	movw	r24, r12
 2f2:	62 96       	adiw	r28, 0x12	; 18
 2f4:	0f b6       	in	r0, 0x3f	; 63
 2f6:	f8 94       	cli
 2f8:	de bf       	out	0x3e, r29	; 62
 2fa:	0f be       	out	0x3f, r0	; 63
 2fc:	cd bf       	out	0x3d, r28	; 61
 2fe:	df 91       	pop	r29
 300:	cf 91       	pop	r28
 302:	1f 91       	pop	r17
 304:	0f 91       	pop	r16
 306:	ff 90       	pop	r15
 308:	ef 90       	pop	r14
 30a:	df 90       	pop	r13
 30c:	cf 90       	pop	r12
 30e:	bf 90       	pop	r11
 310:	af 90       	pop	r10
 312:	9f 90       	pop	r9
 314:	08 95       	ret

00000316 <ir_init>:
#include "adc.h"



void ir_init(){
	adc_init();
 316:	57 cf       	rjmp	.-338    	; 0x1c6 <adc_init>
 318:	08 95       	ret

0000031a <motor_init>:
	PINH&=~((1<<RST)|(1<<OEn));//ensures reset is low and enable output
	
	sei();
}

void read_encoder_input(){
 31a:	8e d0       	rcall	.+284    	; 0x438 <TWI_Master_Initialise>
 31c:	87 df       	rcall	.-242    	; 0x22c <CAN_init>
 31e:	8a b1       	in	r24, 0x0a	; 10
 320:	83 60       	ori	r24, 0x03	; 3
 322:	8a b9       	out	0x0a, r24	; 10
 324:	8c e0       	ldi	r24, 0x0C	; 12
 326:	80 93 b8 00 	sts	0x00B8, r24
 32a:	8f ef       	ldi	r24, 0xFF	; 255
 32c:	80 93 01 01 	sts	0x0101, r24
 330:	e0 e0       	ldi	r30, 0x00	; 0
 332:	f1 e0       	ldi	r31, 0x01	; 1
 334:	80 81       	ld	r24, Z
 336:	8f 79       	andi	r24, 0x9F	; 159
 338:	80 83       	st	Z, r24
 33a:	78 94       	sei
 33c:	08 95       	ret

0000033e <send_motor_speed>:
	/*Read on MJ2*/
}

void send_motor_speed(){
 33e:	ff 92       	push	r15
 340:	0f 93       	push	r16
 342:	1f 93       	push	r17
 344:	cf 93       	push	r28
 346:	df 93       	push	r29
 348:	cd b7       	in	r28, 0x3d	; 61
 34a:	de b7       	in	r29, 0x3e	; 62
 34c:	66 97       	sbiw	r28, 0x16	; 22
 34e:	0f b6       	in	r0, 0x3f	; 63
 350:	f8 94       	cli
 352:	de bf       	out	0x3e, r29	; 62
 354:	0f be       	out	0x3f, r0	; 63
 356:	cd bf       	out	0x3d, r28	; 61
	/*Send to MJ1 on motor box*/
	PINH|=(1<<EN); // enable MJ1
 358:	00 e0       	ldi	r16, 0x00	; 0
 35a:	11 e0       	ldi	r17, 0x01	; 1
 35c:	f8 01       	movw	r30, r16
 35e:	80 81       	ld	r24, Z
 360:	80 61       	ori	r24, 0x10	; 16
 362:	80 83       	st	Z, r24
	
	
	/*read joystick position-> send to motor*/
	CAN_struct rcv_msg_joy= rcv_CAN_message();
 364:	ce 01       	movw	r24, r28
 366:	01 96       	adiw	r24, 0x01	; 1
 368:	73 df       	rcall	.-282    	; 0x250 <rcv_CAN_message>
 36a:	fb 80       	ldd	r15, Y+3	; 0x03
 36c:	8c 81       	ldd	r24, Y+4	; 0x04
	printf("Position %x \n", rcv_msg_joy.data[0]);
 36e:	8f 93       	push	r24
 370:	ff 92       	push	r15
 372:	8c e3       	ldi	r24, 0x3C	; 60
 374:	92 e0       	ldi	r25, 0x02	; 2
 376:	9f 93       	push	r25
 378:	8f 93       	push	r24
 37a:	7a d1       	rcall	.+756    	; 0x670 <printf>
	int8_t messageBuf[4];

	
	/*Send via TWI*/
	/*MAX520 DAC address is 00. Setting Read byte to 0. */
	messageBuf[0]=TWI_DAC_SLAVE_ADDR + 0;		//DAC address + readBit
 37c:	80 e5       	ldi	r24, 0x50	; 80
 37e:	8b 8b       	std	Y+19, r24	; 0x13
	messageBuf[1] = 0x00;             // The first byte is used for commands.
 380:	1c 8a       	std	Y+20, r1	; 0x14
	/*Need to set direction for the motor. Set DIR on MJ1 DIR->PH1*/
	if (rcv_msg_joy.data[0]<0){
		PINH|=(1<< DIR);
	}
	else{
		PINH&=~(1<<DIR);
 382:	f8 01       	movw	r30, r16
 384:	80 81       	ld	r24, Z
 386:	8d 7f       	andi	r24, 0xFD	; 253
 388:	80 83       	st	Z, r24
	}
	messageBuf[2] =   rcv_msg_joy.data[0];                        // The second byte is used for the data.
 38a:	fd 8a       	std	Y+21, r15	; 0x15
	
	TWI_Start_Transceiver_With_Data(messageBuf,3);
 38c:	63 e0       	ldi	r22, 0x03	; 3
 38e:	ce 01       	movw	r24, r28
 390:	43 96       	adiw	r24, 0x13	; 19
 392:	5c d0       	rcall	.+184    	; 0x44c <TWI_Start_Transceiver_With_Data>
 394:	0f 90       	pop	r0
 396:	0f 90       	pop	r0
 398:	0f 90       	pop	r0
 39a:	0f 90       	pop	r0
	
}
 39c:	66 96       	adiw	r28, 0x16	; 22
 39e:	0f b6       	in	r0, 0x3f	; 63
 3a0:	f8 94       	cli
 3a2:	de bf       	out	0x3e, r29	; 62
 3a4:	0f be       	out	0x3f, r0	; 63
 3a6:	cd bf       	out	0x3d, r28	; 61
 3a8:	df 91       	pop	r29
 3aa:	cf 91       	pop	r28
 3ac:	1f 91       	pop	r17
 3ae:	0f 91       	pop	r16
 3b0:	ff 90       	pop	r15
 3b2:	08 95       	ret

000003b4 <read_MCP2515>:
	spi_chipselect_activate();
	/*if (out != repeat){
		return repeat;
	}*/
	return out;
}
 3b4:	cf 93       	push	r28
 3b6:	c8 2f       	mov	r28, r24
 3b8:	3d d0       	rcall	.+122    	; 0x434 <spi_chipselect_deactivate>
 3ba:	83 e0       	ldi	r24, 0x03	; 3
 3bc:	2d d0       	rcall	.+90     	; 0x418 <send_master_SPI>
 3be:	8c 2f       	mov	r24, r28
 3c0:	2b d0       	rcall	.+86     	; 0x418 <send_master_SPI>
 3c2:	2f d0       	rcall	.+94     	; 0x422 <read_master_SPI>
 3c4:	c8 2f       	mov	r28, r24
 3c6:	34 d0       	rcall	.+104    	; 0x430 <spi_chipselect_activate>
 3c8:	8c 2f       	mov	r24, r28
 3ca:	cf 91       	pop	r28
 3cc:	08 95       	ret

000003ce <bit_modify_MCP2515>:

void bit_modify_MCP2515(char address, char mask_byte, char data){
 3ce:	1f 93       	push	r17
 3d0:	cf 93       	push	r28
 3d2:	df 93       	push	r29
 3d4:	18 2f       	mov	r17, r24
 3d6:	d6 2f       	mov	r29, r22
 3d8:	c4 2f       	mov	r28, r20
	spi_chipselect_deactivate();
 3da:	2c d0       	rcall	.+88     	; 0x434 <spi_chipselect_deactivate>
	send_master_SPI(0x05);	//'bit modify' instruction.
 3dc:	85 e0       	ldi	r24, 0x05	; 5
 3de:	1c d0       	rcall	.+56     	; 0x418 <send_master_SPI>
	send_master_SPI(address);
 3e0:	81 2f       	mov	r24, r17
 3e2:	1a d0       	rcall	.+52     	; 0x418 <send_master_SPI>
	send_master_SPI(mask_byte);
 3e4:	8d 2f       	mov	r24, r29
 3e6:	18 d0       	rcall	.+48     	; 0x418 <send_master_SPI>
	send_master_SPI(data);
 3e8:	8c 2f       	mov	r24, r28
 3ea:	16 d0       	rcall	.+44     	; 0x418 <send_master_SPI>
	spi_chipselect_activate();
 3ec:	21 d0       	rcall	.+66     	; 0x430 <spi_chipselect_activate>
}
 3ee:	df 91       	pop	r29
 3f0:	cf 91       	pop	r28
 3f2:	1f 91       	pop	r17
 3f4:	08 95       	ret

000003f6 <reset_MCP2515>:

void reset_MCP2515(){
	spi_chipselect_deactivate();
 3f6:	1e d0       	rcall	.+60     	; 0x434 <spi_chipselect_deactivate>
	send_master_SPI(0xC0);	//'reset' instruction.
 3f8:	80 ec       	ldi	r24, 0xC0	; 192
 3fa:	0e d0       	rcall	.+28     	; 0x418 <send_master_SPI>
	spi_chipselect_activate();
 3fc:	19 c0       	rjmp	.+50     	; 0x430 <spi_chipselect_activate>
 3fe:	08 95       	ret

00000400 <MCP2515_init>:
#include "MCP2515.h"



void MCP2515_init(){
	SPI_master_init();
 400:	02 d0       	rcall	.+4      	; 0x406 <SPI_master_init>
	reset_MCP2515();
 402:	f9 cf       	rjmp	.-14     	; 0x3f6 <reset_MCP2515>
 404:	08 95       	ret

00000406 <SPI_master_init>:
#define MISO	3



void SPI_master_init(){
	DDRB |= (1<<MOSI) | (1<<SCK) | (1<<SSn) | (1<<PB0);		//Set MOSI, SCK, SSn output.
 406:	84 b1       	in	r24, 0x04	; 4
 408:	87 68       	ori	r24, 0x87	; 135
 40a:	84 b9       	out	0x04, r24	; 4
	DDRB &= ~((1<<MISO));		//Set MISO input.
 40c:	23 98       	cbi	0x04, 3	; 4
	PORTB|=(1<<MISO);
 40e:	2b 9a       	sbi	0x05, 3	; 5
	SPCR |= (1<<SPE) | (1<<MSTR)|(1<<SPR1);	//Enable SPI, Master, set clock rate fck/64.
 410:	8c b5       	in	r24, 0x2c	; 44
 412:	82 65       	ori	r24, 0x52	; 82
 414:	8c bd       	out	0x2c, r24	; 44
 416:	08 95       	ret

00000418 <send_master_SPI>:
	//PINB &= !(1<<PB4);
}

void send_master_SPI(char data){
	SPDR = data;			//Send data.
 418:	8e bd       	out	0x2e, r24	; 46
	while (!(SPSR & (1<<SPIF))) {}		//Wait for transmission complete.
 41a:	0d b4       	in	r0, 0x2d	; 45
 41c:	07 fe       	sbrs	r0, 7
 41e:	fd cf       	rjmp	.-6      	; 0x41a <send_master_SPI+0x2>
}
 420:	08 95       	ret

00000422 <read_master_SPI>:

char read_master_SPI(){
	
	
	send_master_SPI(0xFF);		//Send dummy byte.		
 422:	8f ef       	ldi	r24, 0xFF	; 255
 424:	f9 df       	rcall	.-14     	; 0x418 <send_master_SPI>
	while (!(SPSR & (1<<SPIF))) {}		//Wait for transmission complete.
 426:	0d b4       	in	r0, 0x2d	; 45
 428:	07 fe       	sbrs	r0, 7
 42a:	fd cf       	rjmp	.-6      	; 0x426 <read_master_SPI+0x4>
	return SPDR;
 42c:	8e b5       	in	r24, 0x2e	; 46
}
 42e:	08 95       	ret

00000430 <spi_chipselect_activate>:

void spi_chipselect_activate(){
	PORTB |=(1<<SSn);
 430:	2f 9a       	sbi	0x05, 7	; 5
 432:	08 95       	ret

00000434 <spi_chipselect_deactivate>:
}

void spi_chipselect_deactivate(){
	PORTB &=~(1<<SSn);
 434:	2f 98       	cbi	0x05, 7	; 5
 436:	08 95       	ret

00000438 <TWI_Master_Initialise>:
    {
      msg[ i ] = TWI_buf[ i ];
    }
  }
  return( TWI_statusReg.lastTransOK );                                   
}
 438:	8c e0       	ldi	r24, 0x0C	; 12
 43a:	80 93 b8 00 	sts	0x00B8, r24
 43e:	8f ef       	ldi	r24, 0xFF	; 255
 440:	80 93 bb 00 	sts	0x00BB, r24
 444:	84 e0       	ldi	r24, 0x04	; 4
 446:	80 93 bc 00 	sts	0x00BC, r24
 44a:	08 95       	ret

0000044c <TWI_Start_Transceiver_With_Data>:
 44c:	ec eb       	ldi	r30, 0xBC	; 188
 44e:	f0 e0       	ldi	r31, 0x00	; 0
 450:	20 81       	ld	r18, Z
 452:	20 fd       	sbrc	r18, 0
 454:	fd cf       	rjmp	.-6      	; 0x450 <TWI_Start_Transceiver_With_Data+0x4>
 456:	60 93 4c 02 	sts	0x024C, r22
 45a:	fc 01       	movw	r30, r24
 45c:	20 81       	ld	r18, Z
 45e:	20 93 4d 02 	sts	0x024D, r18
 462:	20 fd       	sbrc	r18, 0
 464:	0c c0       	rjmp	.+24     	; 0x47e <TWI_Start_Transceiver_With_Data+0x32>
 466:	62 30       	cpi	r22, 0x02	; 2
 468:	50 f0       	brcs	.+20     	; 0x47e <TWI_Start_Transceiver_With_Data+0x32>
 46a:	dc 01       	movw	r26, r24
 46c:	11 96       	adiw	r26, 0x01	; 1
 46e:	ee e4       	ldi	r30, 0x4E	; 78
 470:	f2 e0       	ldi	r31, 0x02	; 2
 472:	81 e0       	ldi	r24, 0x01	; 1
 474:	9d 91       	ld	r25, X+
 476:	91 93       	st	Z+, r25
 478:	8f 5f       	subi	r24, 0xFF	; 255
 47a:	86 13       	cpse	r24, r22
 47c:	fb cf       	rjmp	.-10     	; 0x474 <TWI_Start_Transceiver_With_Data+0x28>
 47e:	10 92 4b 02 	sts	0x024B, r1
 482:	88 ef       	ldi	r24, 0xF8	; 248
 484:	80 93 06 02 	sts	0x0206, r24
 488:	85 ea       	ldi	r24, 0xA5	; 165
 48a:	80 93 bc 00 	sts	0x00BC, r24
 48e:	08 95       	ret

00000490 <__vector_39>:
that is whenever a TWI event has occurred. This function should not be called directly from the main
application.
****************************************************************************/

ISR(TWI_vect)
{
 490:	1f 92       	push	r1
 492:	0f 92       	push	r0
 494:	0f b6       	in	r0, 0x3f	; 63
 496:	0f 92       	push	r0
 498:	11 24       	eor	r1, r1
 49a:	0b b6       	in	r0, 0x3b	; 59
 49c:	0f 92       	push	r0
 49e:	2f 93       	push	r18
 4a0:	3f 93       	push	r19
 4a2:	8f 93       	push	r24
 4a4:	9f 93       	push	r25
 4a6:	af 93       	push	r26
 4a8:	bf 93       	push	r27
 4aa:	ef 93       	push	r30
 4ac:	ff 93       	push	r31
  static unsigned char TWI_bufPtr;
  
  switch (TWSR)
 4ae:	80 91 b9 00 	lds	r24, 0x00B9
 4b2:	90 e0       	ldi	r25, 0x00	; 0
 4b4:	fc 01       	movw	r30, r24
 4b6:	38 97       	sbiw	r30, 0x08	; 8
 4b8:	e1 35       	cpi	r30, 0x51	; 81
 4ba:	f1 05       	cpc	r31, r1
 4bc:	08 f0       	brcs	.+2      	; 0x4c0 <__vector_39+0x30>
 4be:	55 c0       	rjmp	.+170    	; 0x56a <__vector_39+0xda>
 4c0:	ee 58       	subi	r30, 0x8E	; 142
 4c2:	ff 4f       	sbci	r31, 0xFF	; 255
 4c4:	85 c0       	rjmp	.+266    	; 0x5d0 <__tablejump2__>
  {
    case TWI_START:             // START has been transmitted  
    case TWI_REP_START:         // Repeated START has been transmitted
      TWI_bufPtr = 0;                                     // Set buffer pointer to the TWI Address location
 4c6:	10 92 4a 02 	sts	0x024A, r1
    case TWI_MTX_ADR_ACK:       // SLA+W has been tramsmitted and ACK received
    case TWI_MTX_DATA_ACK:      // Data byte has been tramsmitted and ACK received
      if (TWI_bufPtr < TWI_msgSize)
 4ca:	e0 91 4a 02 	lds	r30, 0x024A
 4ce:	80 91 4c 02 	lds	r24, 0x024C
 4d2:	e8 17       	cp	r30, r24
 4d4:	70 f4       	brcc	.+28     	; 0x4f2 <__vector_39+0x62>
      {
        TWDR = TWI_buf[TWI_bufPtr++];
 4d6:	81 e0       	ldi	r24, 0x01	; 1
 4d8:	8e 0f       	add	r24, r30
 4da:	80 93 4a 02 	sts	0x024A, r24
 4de:	f0 e0       	ldi	r31, 0x00	; 0
 4e0:	e3 5b       	subi	r30, 0xB3	; 179
 4e2:	fd 4f       	sbci	r31, 0xFD	; 253
 4e4:	80 81       	ld	r24, Z
 4e6:	80 93 bb 00 	sts	0x00BB, r24
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
 4ea:	85 e8       	ldi	r24, 0x85	; 133
 4ec:	80 93 bc 00 	sts	0x00BC, r24
 4f0:	43 c0       	rjmp	.+134    	; 0x578 <__vector_39+0xe8>
               (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to send byte
               (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           //
               (0<<TWWC);                                 //  
      }else                    // Send STOP after last byte
      {
        TWI_statusReg.lastTransOK = TRUE;                 // Set status bits to completed successfully. 
 4f2:	80 91 4b 02 	lds	r24, 0x024B
 4f6:	81 60       	ori	r24, 0x01	; 1
 4f8:	80 93 4b 02 	sts	0x024B, r24
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
 4fc:	84 e9       	ldi	r24, 0x94	; 148
 4fe:	80 93 bc 00 	sts	0x00BC, r24
 502:	3a c0       	rjmp	.+116    	; 0x578 <__vector_39+0xe8>
               (0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
               (0<<TWWC);                                 //
      }
      break;
    case TWI_MRX_DATA_ACK:      // Data byte has been received and ACK tramsmitted
      TWI_buf[TWI_bufPtr++] = TWDR;
 504:	e0 91 4a 02 	lds	r30, 0x024A
 508:	81 e0       	ldi	r24, 0x01	; 1
 50a:	8e 0f       	add	r24, r30
 50c:	80 93 4a 02 	sts	0x024A, r24
 510:	80 91 bb 00 	lds	r24, 0x00BB
 514:	f0 e0       	ldi	r31, 0x00	; 0
 516:	e3 5b       	subi	r30, 0xB3	; 179
 518:	fd 4f       	sbci	r31, 0xFD	; 253
 51a:	80 83       	st	Z, r24
    case TWI_MRX_ADR_ACK:       // SLA+R has been tramsmitted and ACK received
      if (TWI_bufPtr < (TWI_msgSize-1) )                  // Detect the last byte to NACK it.
 51c:	20 91 4a 02 	lds	r18, 0x024A
 520:	30 e0       	ldi	r19, 0x00	; 0
 522:	80 91 4c 02 	lds	r24, 0x024C
 526:	90 e0       	ldi	r25, 0x00	; 0
 528:	01 97       	sbiw	r24, 0x01	; 1
 52a:	28 17       	cp	r18, r24
 52c:	39 07       	cpc	r19, r25
 52e:	24 f4       	brge	.+8      	; 0x538 <__vector_39+0xa8>
      {
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
 530:	85 ec       	ldi	r24, 0xC5	; 197
 532:	80 93 bc 00 	sts	0x00BC, r24
 536:	20 c0       	rjmp	.+64     	; 0x578 <__vector_39+0xe8>
               (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to read next byte
               (1<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send ACK after reception
               (0<<TWWC);                                 //  
      }else                    // Send NACK after next reception
      {
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
 538:	85 e8       	ldi	r24, 0x85	; 133
 53a:	80 93 bc 00 	sts	0x00BC, r24
 53e:	1c c0       	rjmp	.+56     	; 0x578 <__vector_39+0xe8>
               (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send NACK after reception
               (0<<TWWC);                                 // 
      }    
      break; 
    case TWI_MRX_DATA_NACK:     // Data byte has been received and NACK tramsmitted
      TWI_buf[TWI_bufPtr] = TWDR;
 540:	80 91 bb 00 	lds	r24, 0x00BB
 544:	e0 91 4a 02 	lds	r30, 0x024A
 548:	f0 e0       	ldi	r31, 0x00	; 0
 54a:	e3 5b       	subi	r30, 0xB3	; 179
 54c:	fd 4f       	sbci	r31, 0xFD	; 253
 54e:	80 83       	st	Z, r24
      TWI_statusReg.lastTransOK = TRUE;                 // Set status bits to completed successfully. 
 550:	80 91 4b 02 	lds	r24, 0x024B
 554:	81 60       	ori	r24, 0x01	; 1
 556:	80 93 4b 02 	sts	0x024B, r24
      TWCR = (1<<TWEN)|                                 // TWI Interface enabled
 55a:	84 e9       	ldi	r24, 0x94	; 148
 55c:	80 93 bc 00 	sts	0x00BC, r24
             (0<<TWIE)|(1<<TWINT)|                      // Disable TWI Interrupt and clear the flag
             (0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
             (0<<TWWC);                                 //
      break;      
 560:	0b c0       	rjmp	.+22     	; 0x578 <__vector_39+0xe8>
    case TWI_ARB_LOST:          // Arbitration lost
      TWCR = (1<<TWEN)|                                 // TWI Interface enabled
 562:	85 ea       	ldi	r24, 0xA5	; 165
 564:	80 93 bc 00 	sts	0x00BC, r24
             (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag
             (0<<TWEA)|(1<<TWSTA)|(0<<TWSTO)|           // Initiate a (RE)START condition.
             (0<<TWWC);                                 //
      break;
 568:	07 c0       	rjmp	.+14     	; 0x578 <__vector_39+0xe8>
    case TWI_MRX_ADR_NACK:      // SLA+R has been tramsmitted and NACK received    
    case TWI_MTX_DATA_NACK:     // Data byte has been tramsmitted and NACK received
//    case TWI_NO_STATE              // No relevant state information available; TWINT = “0”
    case TWI_BUS_ERROR:         // Bus error due to an illegal START or STOP condition
    default:     
      TWI_state = TWSR;                                 // Store TWSR and automatically sets clears noErrors bit.
 56a:	80 91 b9 00 	lds	r24, 0x00B9
 56e:	80 93 06 02 	sts	0x0206, r24
                                                        // Reset TWI Interface
      TWCR = (1<<TWEN)|                                 // Enable TWI-interface and release TWI pins
 572:	84 e0       	ldi	r24, 0x04	; 4
 574:	80 93 bc 00 	sts	0x00BC, r24
             (0<<TWIE)|(0<<TWINT)|                      // Disable Interupt
             (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // No Signal requests
             (0<<TWWC);                                 //
  }
}
 578:	ff 91       	pop	r31
 57a:	ef 91       	pop	r30
 57c:	bf 91       	pop	r27
 57e:	af 91       	pop	r26
 580:	9f 91       	pop	r25
 582:	8f 91       	pop	r24
 584:	3f 91       	pop	r19
 586:	2f 91       	pop	r18
 588:	0f 90       	pop	r0
 58a:	0b be       	out	0x3b, r0	; 59
 58c:	0f 90       	pop	r0
 58e:	0f be       	out	0x3f, r0	; 63
 590:	0f 90       	pop	r0
 592:	1f 90       	pop	r1
 594:	18 95       	reti

00000596 <UART_Transmit>:
}
	
void UART_Transmit( unsigned char data )
{
	/* Wait for empty transmit buffer*/
		while( !( UCSR0A & (1<<UDRE0)) )
 596:	e0 ec       	ldi	r30, 0xC0	; 192
 598:	f0 e0       	ldi	r31, 0x00	; 0
 59a:	90 81       	ld	r25, Z
 59c:	95 ff       	sbrs	r25, 5
 59e:	fd cf       	rjmp	.-6      	; 0x59a <UART_Transmit+0x4>
		;
	/* Put data into buffer, sends the data*/
		UDR0 = data;
 5a0:	80 93 c6 00 	sts	0x00C6, r24
 5a4:	08 95       	ret

000005a6 <UART_Receive>:
}

unsigned char UART_Receive(void)
	{
		/* Wait for data to be received*/
		while( !(UCSR0A & (1<<RXC0)) )
 5a6:	e0 ec       	ldi	r30, 0xC0	; 192
 5a8:	f0 e0       	ldi	r31, 0x00	; 0
 5aa:	80 81       	ld	r24, Z
 5ac:	88 23       	and	r24, r24
 5ae:	ec f7       	brge	.-6      	; 0x5aa <UART_Receive+0x4>
			;
		/* Get and return received data from buffer*/
		return UDR0;
 5b0:	80 91 c6 00 	lds	r24, 0x00C6
 5b4:	08 95       	ret

000005b6 <UART_Init>:
#define UCPHA0 1
#define BAUD 9600

void UART_Init(unsigned int ubrr)
{
	UBRR0H = (unsigned char)(ubrr>>8);
 5b6:	90 93 c5 00 	sts	0x00C5, r25
	UBRR0L = (unsigned char)ubrr;
 5ba:	80 93 c4 00 	sts	0x00C4, r24
		
	/* Enable receiver and transmitter. */
	UCSR0B = (1<<RXEN0)|(1<<TXEN0);
 5be:	88 e1       	ldi	r24, 0x18	; 24
 5c0:	80 93 c1 00 	sts	0x00C1, r24
		
	fdevopen(&UART_Transmit, &UART_Receive);
 5c4:	63 ed       	ldi	r22, 0xD3	; 211
 5c6:	72 e0       	ldi	r23, 0x02	; 2
 5c8:	8b ec       	ldi	r24, 0xCB	; 203
 5ca:	92 e0       	ldi	r25, 0x02	; 2
 5cc:	07 c0       	rjmp	.+14     	; 0x5dc <fdevopen>
 5ce:	08 95       	ret

000005d0 <__tablejump2__>:
 5d0:	ee 0f       	add	r30, r30
 5d2:	ff 1f       	adc	r31, r31

000005d4 <__tablejump__>:
 5d4:	05 90       	lpm	r0, Z+
 5d6:	f4 91       	lpm	r31, Z
 5d8:	e0 2d       	mov	r30, r0
 5da:	19 94       	eijmp

000005dc <fdevopen>:
 5dc:	0f 93       	push	r16
 5de:	1f 93       	push	r17
 5e0:	cf 93       	push	r28
 5e2:	df 93       	push	r29
 5e4:	ec 01       	movw	r28, r24
 5e6:	8b 01       	movw	r16, r22
 5e8:	00 97       	sbiw	r24, 0x00	; 0
 5ea:	31 f4       	brne	.+12     	; 0x5f8 <fdevopen+0x1c>
 5ec:	61 15       	cp	r22, r1
 5ee:	71 05       	cpc	r23, r1
 5f0:	19 f4       	brne	.+6      	; 0x5f8 <fdevopen+0x1c>
 5f2:	80 e0       	ldi	r24, 0x00	; 0
 5f4:	90 e0       	ldi	r25, 0x00	; 0
 5f6:	37 c0       	rjmp	.+110    	; 0x666 <fdevopen+0x8a>
 5f8:	6e e0       	ldi	r22, 0x0E	; 14
 5fa:	70 e0       	ldi	r23, 0x00	; 0
 5fc:	81 e0       	ldi	r24, 0x01	; 1
 5fe:	90 e0       	ldi	r25, 0x00	; 0
 600:	63 d2       	rcall	.+1222   	; 0xac8 <calloc>
 602:	fc 01       	movw	r30, r24
 604:	00 97       	sbiw	r24, 0x00	; 0
 606:	a9 f3       	breq	.-22     	; 0x5f2 <fdevopen+0x16>
 608:	80 e8       	ldi	r24, 0x80	; 128
 60a:	83 83       	std	Z+3, r24	; 0x03
 60c:	01 15       	cp	r16, r1
 60e:	11 05       	cpc	r17, r1
 610:	71 f0       	breq	.+28     	; 0x62e <fdevopen+0x52>
 612:	13 87       	std	Z+11, r17	; 0x0b
 614:	02 87       	std	Z+10, r16	; 0x0a
 616:	81 e8       	ldi	r24, 0x81	; 129
 618:	83 83       	std	Z+3, r24	; 0x03
 61a:	80 91 51 02 	lds	r24, 0x0251
 61e:	90 91 52 02 	lds	r25, 0x0252
 622:	89 2b       	or	r24, r25
 624:	21 f4       	brne	.+8      	; 0x62e <fdevopen+0x52>
 626:	f0 93 52 02 	sts	0x0252, r31
 62a:	e0 93 51 02 	sts	0x0251, r30
 62e:	20 97       	sbiw	r28, 0x00	; 0
 630:	c9 f0       	breq	.+50     	; 0x664 <fdevopen+0x88>
 632:	d1 87       	std	Z+9, r29	; 0x09
 634:	c0 87       	std	Z+8, r28	; 0x08
 636:	83 81       	ldd	r24, Z+3	; 0x03
 638:	82 60       	ori	r24, 0x02	; 2
 63a:	83 83       	std	Z+3, r24	; 0x03
 63c:	80 91 53 02 	lds	r24, 0x0253
 640:	90 91 54 02 	lds	r25, 0x0254
 644:	89 2b       	or	r24, r25
 646:	71 f4       	brne	.+28     	; 0x664 <fdevopen+0x88>
 648:	f0 93 54 02 	sts	0x0254, r31
 64c:	e0 93 53 02 	sts	0x0253, r30
 650:	80 91 55 02 	lds	r24, 0x0255
 654:	90 91 56 02 	lds	r25, 0x0256
 658:	89 2b       	or	r24, r25
 65a:	21 f4       	brne	.+8      	; 0x664 <fdevopen+0x88>
 65c:	f0 93 56 02 	sts	0x0256, r31
 660:	e0 93 55 02 	sts	0x0255, r30
 664:	cf 01       	movw	r24, r30
 666:	df 91       	pop	r29
 668:	cf 91       	pop	r28
 66a:	1f 91       	pop	r17
 66c:	0f 91       	pop	r16
 66e:	08 95       	ret

00000670 <printf>:
 670:	cf 93       	push	r28
 672:	df 93       	push	r29
 674:	cd b7       	in	r28, 0x3d	; 61
 676:	de b7       	in	r29, 0x3e	; 62
 678:	fe 01       	movw	r30, r28
 67a:	36 96       	adiw	r30, 0x06	; 6
 67c:	61 91       	ld	r22, Z+
 67e:	71 91       	ld	r23, Z+
 680:	af 01       	movw	r20, r30
 682:	80 91 53 02 	lds	r24, 0x0253
 686:	90 91 54 02 	lds	r25, 0x0254
 68a:	30 d0       	rcall	.+96     	; 0x6ec <vfprintf>
 68c:	df 91       	pop	r29
 68e:	cf 91       	pop	r28
 690:	08 95       	ret

00000692 <puts>:
 692:	0f 93       	push	r16
 694:	1f 93       	push	r17
 696:	cf 93       	push	r28
 698:	df 93       	push	r29
 69a:	e0 91 53 02 	lds	r30, 0x0253
 69e:	f0 91 54 02 	lds	r31, 0x0254
 6a2:	23 81       	ldd	r18, Z+3	; 0x03
 6a4:	21 ff       	sbrs	r18, 1
 6a6:	1b c0       	rjmp	.+54     	; 0x6de <puts+0x4c>
 6a8:	ec 01       	movw	r28, r24
 6aa:	00 e0       	ldi	r16, 0x00	; 0
 6ac:	10 e0       	ldi	r17, 0x00	; 0
 6ae:	89 91       	ld	r24, Y+
 6b0:	60 91 53 02 	lds	r22, 0x0253
 6b4:	70 91 54 02 	lds	r23, 0x0254
 6b8:	db 01       	movw	r26, r22
 6ba:	18 96       	adiw	r26, 0x08	; 8
 6bc:	ed 91       	ld	r30, X+
 6be:	fc 91       	ld	r31, X
 6c0:	19 97       	sbiw	r26, 0x09	; 9
 6c2:	88 23       	and	r24, r24
 6c4:	31 f0       	breq	.+12     	; 0x6d2 <puts+0x40>
 6c6:	19 95       	eicall
 6c8:	89 2b       	or	r24, r25
 6ca:	89 f3       	breq	.-30     	; 0x6ae <puts+0x1c>
 6cc:	0f ef       	ldi	r16, 0xFF	; 255
 6ce:	1f ef       	ldi	r17, 0xFF	; 255
 6d0:	ee cf       	rjmp	.-36     	; 0x6ae <puts+0x1c>
 6d2:	8a e0       	ldi	r24, 0x0A	; 10
 6d4:	19 95       	eicall
 6d6:	89 2b       	or	r24, r25
 6d8:	11 f4       	brne	.+4      	; 0x6de <puts+0x4c>
 6da:	c8 01       	movw	r24, r16
 6dc:	02 c0       	rjmp	.+4      	; 0x6e2 <puts+0x50>
 6de:	8f ef       	ldi	r24, 0xFF	; 255
 6e0:	9f ef       	ldi	r25, 0xFF	; 255
 6e2:	df 91       	pop	r29
 6e4:	cf 91       	pop	r28
 6e6:	1f 91       	pop	r17
 6e8:	0f 91       	pop	r16
 6ea:	08 95       	ret

000006ec <vfprintf>:
 6ec:	2f 92       	push	r2
 6ee:	3f 92       	push	r3
 6f0:	4f 92       	push	r4
 6f2:	5f 92       	push	r5
 6f4:	6f 92       	push	r6
 6f6:	7f 92       	push	r7
 6f8:	8f 92       	push	r8
 6fa:	9f 92       	push	r9
 6fc:	af 92       	push	r10
 6fe:	bf 92       	push	r11
 700:	cf 92       	push	r12
 702:	df 92       	push	r13
 704:	ef 92       	push	r14
 706:	ff 92       	push	r15
 708:	0f 93       	push	r16
 70a:	1f 93       	push	r17
 70c:	cf 93       	push	r28
 70e:	df 93       	push	r29
 710:	cd b7       	in	r28, 0x3d	; 61
 712:	de b7       	in	r29, 0x3e	; 62
 714:	2c 97       	sbiw	r28, 0x0c	; 12
 716:	0f b6       	in	r0, 0x3f	; 63
 718:	f8 94       	cli
 71a:	de bf       	out	0x3e, r29	; 62
 71c:	0f be       	out	0x3f, r0	; 63
 71e:	cd bf       	out	0x3d, r28	; 61
 720:	7c 01       	movw	r14, r24
 722:	6b 01       	movw	r12, r22
 724:	8a 01       	movw	r16, r20
 726:	fc 01       	movw	r30, r24
 728:	17 82       	std	Z+7, r1	; 0x07
 72a:	16 82       	std	Z+6, r1	; 0x06
 72c:	83 81       	ldd	r24, Z+3	; 0x03
 72e:	81 ff       	sbrs	r24, 1
 730:	b0 c1       	rjmp	.+864    	; 0xa92 <vfprintf+0x3a6>
 732:	ce 01       	movw	r24, r28
 734:	01 96       	adiw	r24, 0x01	; 1
 736:	4c 01       	movw	r8, r24
 738:	f7 01       	movw	r30, r14
 73a:	93 81       	ldd	r25, Z+3	; 0x03
 73c:	f6 01       	movw	r30, r12
 73e:	93 fd       	sbrc	r25, 3
 740:	85 91       	lpm	r24, Z+
 742:	93 ff       	sbrs	r25, 3
 744:	81 91       	ld	r24, Z+
 746:	6f 01       	movw	r12, r30
 748:	88 23       	and	r24, r24
 74a:	09 f4       	brne	.+2      	; 0x74e <vfprintf+0x62>
 74c:	9e c1       	rjmp	.+828    	; 0xa8a <vfprintf+0x39e>
 74e:	85 32       	cpi	r24, 0x25	; 37
 750:	39 f4       	brne	.+14     	; 0x760 <vfprintf+0x74>
 752:	93 fd       	sbrc	r25, 3
 754:	85 91       	lpm	r24, Z+
 756:	93 ff       	sbrs	r25, 3
 758:	81 91       	ld	r24, Z+
 75a:	6f 01       	movw	r12, r30
 75c:	85 32       	cpi	r24, 0x25	; 37
 75e:	21 f4       	brne	.+8      	; 0x768 <vfprintf+0x7c>
 760:	b7 01       	movw	r22, r14
 762:	90 e0       	ldi	r25, 0x00	; 0
 764:	0f d3       	rcall	.+1566   	; 0xd84 <fputc>
 766:	e8 cf       	rjmp	.-48     	; 0x738 <vfprintf+0x4c>
 768:	51 2c       	mov	r5, r1
 76a:	31 2c       	mov	r3, r1
 76c:	20 e0       	ldi	r18, 0x00	; 0
 76e:	20 32       	cpi	r18, 0x20	; 32
 770:	a0 f4       	brcc	.+40     	; 0x79a <vfprintf+0xae>
 772:	8b 32       	cpi	r24, 0x2B	; 43
 774:	69 f0       	breq	.+26     	; 0x790 <vfprintf+0xa4>
 776:	30 f4       	brcc	.+12     	; 0x784 <vfprintf+0x98>
 778:	80 32       	cpi	r24, 0x20	; 32
 77a:	59 f0       	breq	.+22     	; 0x792 <vfprintf+0xa6>
 77c:	83 32       	cpi	r24, 0x23	; 35
 77e:	69 f4       	brne	.+26     	; 0x79a <vfprintf+0xae>
 780:	20 61       	ori	r18, 0x10	; 16
 782:	2c c0       	rjmp	.+88     	; 0x7dc <vfprintf+0xf0>
 784:	8d 32       	cpi	r24, 0x2D	; 45
 786:	39 f0       	breq	.+14     	; 0x796 <vfprintf+0xaa>
 788:	80 33       	cpi	r24, 0x30	; 48
 78a:	39 f4       	brne	.+14     	; 0x79a <vfprintf+0xae>
 78c:	21 60       	ori	r18, 0x01	; 1
 78e:	26 c0       	rjmp	.+76     	; 0x7dc <vfprintf+0xf0>
 790:	22 60       	ori	r18, 0x02	; 2
 792:	24 60       	ori	r18, 0x04	; 4
 794:	23 c0       	rjmp	.+70     	; 0x7dc <vfprintf+0xf0>
 796:	28 60       	ori	r18, 0x08	; 8
 798:	21 c0       	rjmp	.+66     	; 0x7dc <vfprintf+0xf0>
 79a:	27 fd       	sbrc	r18, 7
 79c:	27 c0       	rjmp	.+78     	; 0x7ec <vfprintf+0x100>
 79e:	30 ed       	ldi	r19, 0xD0	; 208
 7a0:	38 0f       	add	r19, r24
 7a2:	3a 30       	cpi	r19, 0x0A	; 10
 7a4:	78 f4       	brcc	.+30     	; 0x7c4 <vfprintf+0xd8>
 7a6:	26 ff       	sbrs	r18, 6
 7a8:	06 c0       	rjmp	.+12     	; 0x7b6 <vfprintf+0xca>
 7aa:	fa e0       	ldi	r31, 0x0A	; 10
 7ac:	5f 9e       	mul	r5, r31
 7ae:	30 0d       	add	r19, r0
 7b0:	11 24       	eor	r1, r1
 7b2:	53 2e       	mov	r5, r19
 7b4:	13 c0       	rjmp	.+38     	; 0x7dc <vfprintf+0xf0>
 7b6:	8a e0       	ldi	r24, 0x0A	; 10
 7b8:	38 9e       	mul	r3, r24
 7ba:	30 0d       	add	r19, r0
 7bc:	11 24       	eor	r1, r1
 7be:	33 2e       	mov	r3, r19
 7c0:	20 62       	ori	r18, 0x20	; 32
 7c2:	0c c0       	rjmp	.+24     	; 0x7dc <vfprintf+0xf0>
 7c4:	8e 32       	cpi	r24, 0x2E	; 46
 7c6:	21 f4       	brne	.+8      	; 0x7d0 <vfprintf+0xe4>
 7c8:	26 fd       	sbrc	r18, 6
 7ca:	5f c1       	rjmp	.+702    	; 0xa8a <vfprintf+0x39e>
 7cc:	20 64       	ori	r18, 0x40	; 64
 7ce:	06 c0       	rjmp	.+12     	; 0x7dc <vfprintf+0xf0>
 7d0:	8c 36       	cpi	r24, 0x6C	; 108
 7d2:	11 f4       	brne	.+4      	; 0x7d8 <vfprintf+0xec>
 7d4:	20 68       	ori	r18, 0x80	; 128
 7d6:	02 c0       	rjmp	.+4      	; 0x7dc <vfprintf+0xf0>
 7d8:	88 36       	cpi	r24, 0x68	; 104
 7da:	41 f4       	brne	.+16     	; 0x7ec <vfprintf+0x100>
 7dc:	f6 01       	movw	r30, r12
 7de:	93 fd       	sbrc	r25, 3
 7e0:	85 91       	lpm	r24, Z+
 7e2:	93 ff       	sbrs	r25, 3
 7e4:	81 91       	ld	r24, Z+
 7e6:	6f 01       	movw	r12, r30
 7e8:	81 11       	cpse	r24, r1
 7ea:	c1 cf       	rjmp	.-126    	; 0x76e <vfprintf+0x82>
 7ec:	98 2f       	mov	r25, r24
 7ee:	9f 7d       	andi	r25, 0xDF	; 223
 7f0:	95 54       	subi	r25, 0x45	; 69
 7f2:	93 30       	cpi	r25, 0x03	; 3
 7f4:	28 f4       	brcc	.+10     	; 0x800 <vfprintf+0x114>
 7f6:	0c 5f       	subi	r16, 0xFC	; 252
 7f8:	1f 4f       	sbci	r17, 0xFF	; 255
 7fa:	ff e3       	ldi	r31, 0x3F	; 63
 7fc:	f9 83       	std	Y+1, r31	; 0x01
 7fe:	0d c0       	rjmp	.+26     	; 0x81a <vfprintf+0x12e>
 800:	83 36       	cpi	r24, 0x63	; 99
 802:	31 f0       	breq	.+12     	; 0x810 <vfprintf+0x124>
 804:	83 37       	cpi	r24, 0x73	; 115
 806:	71 f0       	breq	.+28     	; 0x824 <vfprintf+0x138>
 808:	83 35       	cpi	r24, 0x53	; 83
 80a:	09 f0       	breq	.+2      	; 0x80e <vfprintf+0x122>
 80c:	57 c0       	rjmp	.+174    	; 0x8bc <vfprintf+0x1d0>
 80e:	21 c0       	rjmp	.+66     	; 0x852 <vfprintf+0x166>
 810:	f8 01       	movw	r30, r16
 812:	80 81       	ld	r24, Z
 814:	89 83       	std	Y+1, r24	; 0x01
 816:	0e 5f       	subi	r16, 0xFE	; 254
 818:	1f 4f       	sbci	r17, 0xFF	; 255
 81a:	44 24       	eor	r4, r4
 81c:	43 94       	inc	r4
 81e:	51 2c       	mov	r5, r1
 820:	54 01       	movw	r10, r8
 822:	14 c0       	rjmp	.+40     	; 0x84c <vfprintf+0x160>
 824:	38 01       	movw	r6, r16
 826:	f2 e0       	ldi	r31, 0x02	; 2
 828:	6f 0e       	add	r6, r31
 82a:	71 1c       	adc	r7, r1
 82c:	f8 01       	movw	r30, r16
 82e:	a0 80       	ld	r10, Z
 830:	b1 80       	ldd	r11, Z+1	; 0x01
 832:	26 ff       	sbrs	r18, 6
 834:	03 c0       	rjmp	.+6      	; 0x83c <vfprintf+0x150>
 836:	65 2d       	mov	r22, r5
 838:	70 e0       	ldi	r23, 0x00	; 0
 83a:	02 c0       	rjmp	.+4      	; 0x840 <vfprintf+0x154>
 83c:	6f ef       	ldi	r22, 0xFF	; 255
 83e:	7f ef       	ldi	r23, 0xFF	; 255
 840:	c5 01       	movw	r24, r10
 842:	2c 87       	std	Y+12, r18	; 0x0c
 844:	94 d2       	rcall	.+1320   	; 0xd6e <strnlen>
 846:	2c 01       	movw	r4, r24
 848:	83 01       	movw	r16, r6
 84a:	2c 85       	ldd	r18, Y+12	; 0x0c
 84c:	2f 77       	andi	r18, 0x7F	; 127
 84e:	22 2e       	mov	r2, r18
 850:	16 c0       	rjmp	.+44     	; 0x87e <vfprintf+0x192>
 852:	38 01       	movw	r6, r16
 854:	f2 e0       	ldi	r31, 0x02	; 2
 856:	6f 0e       	add	r6, r31
 858:	71 1c       	adc	r7, r1
 85a:	f8 01       	movw	r30, r16
 85c:	a0 80       	ld	r10, Z
 85e:	b1 80       	ldd	r11, Z+1	; 0x01
 860:	26 ff       	sbrs	r18, 6
 862:	03 c0       	rjmp	.+6      	; 0x86a <vfprintf+0x17e>
 864:	65 2d       	mov	r22, r5
 866:	70 e0       	ldi	r23, 0x00	; 0
 868:	02 c0       	rjmp	.+4      	; 0x86e <vfprintf+0x182>
 86a:	6f ef       	ldi	r22, 0xFF	; 255
 86c:	7f ef       	ldi	r23, 0xFF	; 255
 86e:	c5 01       	movw	r24, r10
 870:	2c 87       	std	Y+12, r18	; 0x0c
 872:	6b d2       	rcall	.+1238   	; 0xd4a <strnlen_P>
 874:	2c 01       	movw	r4, r24
 876:	2c 85       	ldd	r18, Y+12	; 0x0c
 878:	20 68       	ori	r18, 0x80	; 128
 87a:	22 2e       	mov	r2, r18
 87c:	83 01       	movw	r16, r6
 87e:	23 fc       	sbrc	r2, 3
 880:	19 c0       	rjmp	.+50     	; 0x8b4 <vfprintf+0x1c8>
 882:	83 2d       	mov	r24, r3
 884:	90 e0       	ldi	r25, 0x00	; 0
 886:	48 16       	cp	r4, r24
 888:	59 06       	cpc	r5, r25
 88a:	a0 f4       	brcc	.+40     	; 0x8b4 <vfprintf+0x1c8>
 88c:	b7 01       	movw	r22, r14
 88e:	80 e2       	ldi	r24, 0x20	; 32
 890:	90 e0       	ldi	r25, 0x00	; 0
 892:	78 d2       	rcall	.+1264   	; 0xd84 <fputc>
 894:	3a 94       	dec	r3
 896:	f5 cf       	rjmp	.-22     	; 0x882 <vfprintf+0x196>
 898:	f5 01       	movw	r30, r10
 89a:	27 fc       	sbrc	r2, 7
 89c:	85 91       	lpm	r24, Z+
 89e:	27 fe       	sbrs	r2, 7
 8a0:	81 91       	ld	r24, Z+
 8a2:	5f 01       	movw	r10, r30
 8a4:	b7 01       	movw	r22, r14
 8a6:	90 e0       	ldi	r25, 0x00	; 0
 8a8:	6d d2       	rcall	.+1242   	; 0xd84 <fputc>
 8aa:	31 10       	cpse	r3, r1
 8ac:	3a 94       	dec	r3
 8ae:	f1 e0       	ldi	r31, 0x01	; 1
 8b0:	4f 1a       	sub	r4, r31
 8b2:	51 08       	sbc	r5, r1
 8b4:	41 14       	cp	r4, r1
 8b6:	51 04       	cpc	r5, r1
 8b8:	79 f7       	brne	.-34     	; 0x898 <vfprintf+0x1ac>
 8ba:	de c0       	rjmp	.+444    	; 0xa78 <vfprintf+0x38c>
 8bc:	84 36       	cpi	r24, 0x64	; 100
 8be:	11 f0       	breq	.+4      	; 0x8c4 <vfprintf+0x1d8>
 8c0:	89 36       	cpi	r24, 0x69	; 105
 8c2:	31 f5       	brne	.+76     	; 0x910 <vfprintf+0x224>
 8c4:	f8 01       	movw	r30, r16
 8c6:	27 ff       	sbrs	r18, 7
 8c8:	07 c0       	rjmp	.+14     	; 0x8d8 <vfprintf+0x1ec>
 8ca:	60 81       	ld	r22, Z
 8cc:	71 81       	ldd	r23, Z+1	; 0x01
 8ce:	82 81       	ldd	r24, Z+2	; 0x02
 8d0:	93 81       	ldd	r25, Z+3	; 0x03
 8d2:	0c 5f       	subi	r16, 0xFC	; 252
 8d4:	1f 4f       	sbci	r17, 0xFF	; 255
 8d6:	08 c0       	rjmp	.+16     	; 0x8e8 <vfprintf+0x1fc>
 8d8:	60 81       	ld	r22, Z
 8da:	71 81       	ldd	r23, Z+1	; 0x01
 8dc:	88 27       	eor	r24, r24
 8de:	77 fd       	sbrc	r23, 7
 8e0:	80 95       	com	r24
 8e2:	98 2f       	mov	r25, r24
 8e4:	0e 5f       	subi	r16, 0xFE	; 254
 8e6:	1f 4f       	sbci	r17, 0xFF	; 255
 8e8:	2f 76       	andi	r18, 0x6F	; 111
 8ea:	b2 2e       	mov	r11, r18
 8ec:	97 ff       	sbrs	r25, 7
 8ee:	09 c0       	rjmp	.+18     	; 0x902 <vfprintf+0x216>
 8f0:	90 95       	com	r25
 8f2:	80 95       	com	r24
 8f4:	70 95       	com	r23
 8f6:	61 95       	neg	r22
 8f8:	7f 4f       	sbci	r23, 0xFF	; 255
 8fa:	8f 4f       	sbci	r24, 0xFF	; 255
 8fc:	9f 4f       	sbci	r25, 0xFF	; 255
 8fe:	20 68       	ori	r18, 0x80	; 128
 900:	b2 2e       	mov	r11, r18
 902:	2a e0       	ldi	r18, 0x0A	; 10
 904:	30 e0       	ldi	r19, 0x00	; 0
 906:	a4 01       	movw	r20, r8
 908:	6f d2       	rcall	.+1246   	; 0xde8 <__ultoa_invert>
 90a:	a8 2e       	mov	r10, r24
 90c:	a8 18       	sub	r10, r8
 90e:	43 c0       	rjmp	.+134    	; 0x996 <vfprintf+0x2aa>
 910:	85 37       	cpi	r24, 0x75	; 117
 912:	29 f4       	brne	.+10     	; 0x91e <vfprintf+0x232>
 914:	2f 7e       	andi	r18, 0xEF	; 239
 916:	b2 2e       	mov	r11, r18
 918:	2a e0       	ldi	r18, 0x0A	; 10
 91a:	30 e0       	ldi	r19, 0x00	; 0
 91c:	25 c0       	rjmp	.+74     	; 0x968 <vfprintf+0x27c>
 91e:	f2 2f       	mov	r31, r18
 920:	f9 7f       	andi	r31, 0xF9	; 249
 922:	bf 2e       	mov	r11, r31
 924:	8f 36       	cpi	r24, 0x6F	; 111
 926:	c1 f0       	breq	.+48     	; 0x958 <vfprintf+0x26c>
 928:	18 f4       	brcc	.+6      	; 0x930 <vfprintf+0x244>
 92a:	88 35       	cpi	r24, 0x58	; 88
 92c:	79 f0       	breq	.+30     	; 0x94c <vfprintf+0x260>
 92e:	ad c0       	rjmp	.+346    	; 0xa8a <vfprintf+0x39e>
 930:	80 37       	cpi	r24, 0x70	; 112
 932:	19 f0       	breq	.+6      	; 0x93a <vfprintf+0x24e>
 934:	88 37       	cpi	r24, 0x78	; 120
 936:	21 f0       	breq	.+8      	; 0x940 <vfprintf+0x254>
 938:	a8 c0       	rjmp	.+336    	; 0xa8a <vfprintf+0x39e>
 93a:	2f 2f       	mov	r18, r31
 93c:	20 61       	ori	r18, 0x10	; 16
 93e:	b2 2e       	mov	r11, r18
 940:	b4 fe       	sbrs	r11, 4
 942:	0d c0       	rjmp	.+26     	; 0x95e <vfprintf+0x272>
 944:	8b 2d       	mov	r24, r11
 946:	84 60       	ori	r24, 0x04	; 4
 948:	b8 2e       	mov	r11, r24
 94a:	09 c0       	rjmp	.+18     	; 0x95e <vfprintf+0x272>
 94c:	24 ff       	sbrs	r18, 4
 94e:	0a c0       	rjmp	.+20     	; 0x964 <vfprintf+0x278>
 950:	9f 2f       	mov	r25, r31
 952:	96 60       	ori	r25, 0x06	; 6
 954:	b9 2e       	mov	r11, r25
 956:	06 c0       	rjmp	.+12     	; 0x964 <vfprintf+0x278>
 958:	28 e0       	ldi	r18, 0x08	; 8
 95a:	30 e0       	ldi	r19, 0x00	; 0
 95c:	05 c0       	rjmp	.+10     	; 0x968 <vfprintf+0x27c>
 95e:	20 e1       	ldi	r18, 0x10	; 16
 960:	30 e0       	ldi	r19, 0x00	; 0
 962:	02 c0       	rjmp	.+4      	; 0x968 <vfprintf+0x27c>
 964:	20 e1       	ldi	r18, 0x10	; 16
 966:	32 e0       	ldi	r19, 0x02	; 2
 968:	f8 01       	movw	r30, r16
 96a:	b7 fe       	sbrs	r11, 7
 96c:	07 c0       	rjmp	.+14     	; 0x97c <vfprintf+0x290>
 96e:	60 81       	ld	r22, Z
 970:	71 81       	ldd	r23, Z+1	; 0x01
 972:	82 81       	ldd	r24, Z+2	; 0x02
 974:	93 81       	ldd	r25, Z+3	; 0x03
 976:	0c 5f       	subi	r16, 0xFC	; 252
 978:	1f 4f       	sbci	r17, 0xFF	; 255
 97a:	06 c0       	rjmp	.+12     	; 0x988 <vfprintf+0x29c>
 97c:	60 81       	ld	r22, Z
 97e:	71 81       	ldd	r23, Z+1	; 0x01
 980:	80 e0       	ldi	r24, 0x00	; 0
 982:	90 e0       	ldi	r25, 0x00	; 0
 984:	0e 5f       	subi	r16, 0xFE	; 254
 986:	1f 4f       	sbci	r17, 0xFF	; 255
 988:	a4 01       	movw	r20, r8
 98a:	2e d2       	rcall	.+1116   	; 0xde8 <__ultoa_invert>
 98c:	a8 2e       	mov	r10, r24
 98e:	a8 18       	sub	r10, r8
 990:	fb 2d       	mov	r31, r11
 992:	ff 77       	andi	r31, 0x7F	; 127
 994:	bf 2e       	mov	r11, r31
 996:	b6 fe       	sbrs	r11, 6
 998:	0b c0       	rjmp	.+22     	; 0x9b0 <vfprintf+0x2c4>
 99a:	2b 2d       	mov	r18, r11
 99c:	2e 7f       	andi	r18, 0xFE	; 254
 99e:	a5 14       	cp	r10, r5
 9a0:	50 f4       	brcc	.+20     	; 0x9b6 <vfprintf+0x2ca>
 9a2:	b4 fe       	sbrs	r11, 4
 9a4:	0a c0       	rjmp	.+20     	; 0x9ba <vfprintf+0x2ce>
 9a6:	b2 fc       	sbrc	r11, 2
 9a8:	08 c0       	rjmp	.+16     	; 0x9ba <vfprintf+0x2ce>
 9aa:	2b 2d       	mov	r18, r11
 9ac:	2e 7e       	andi	r18, 0xEE	; 238
 9ae:	05 c0       	rjmp	.+10     	; 0x9ba <vfprintf+0x2ce>
 9b0:	7a 2c       	mov	r7, r10
 9b2:	2b 2d       	mov	r18, r11
 9b4:	03 c0       	rjmp	.+6      	; 0x9bc <vfprintf+0x2d0>
 9b6:	7a 2c       	mov	r7, r10
 9b8:	01 c0       	rjmp	.+2      	; 0x9bc <vfprintf+0x2d0>
 9ba:	75 2c       	mov	r7, r5
 9bc:	24 ff       	sbrs	r18, 4
 9be:	0d c0       	rjmp	.+26     	; 0x9da <vfprintf+0x2ee>
 9c0:	fe 01       	movw	r30, r28
 9c2:	ea 0d       	add	r30, r10
 9c4:	f1 1d       	adc	r31, r1
 9c6:	80 81       	ld	r24, Z
 9c8:	80 33       	cpi	r24, 0x30	; 48
 9ca:	11 f4       	brne	.+4      	; 0x9d0 <vfprintf+0x2e4>
 9cc:	29 7e       	andi	r18, 0xE9	; 233
 9ce:	09 c0       	rjmp	.+18     	; 0x9e2 <vfprintf+0x2f6>
 9d0:	22 ff       	sbrs	r18, 2
 9d2:	06 c0       	rjmp	.+12     	; 0x9e0 <vfprintf+0x2f4>
 9d4:	73 94       	inc	r7
 9d6:	73 94       	inc	r7
 9d8:	04 c0       	rjmp	.+8      	; 0x9e2 <vfprintf+0x2f6>
 9da:	82 2f       	mov	r24, r18
 9dc:	86 78       	andi	r24, 0x86	; 134
 9de:	09 f0       	breq	.+2      	; 0x9e2 <vfprintf+0x2f6>
 9e0:	73 94       	inc	r7
 9e2:	23 fd       	sbrc	r18, 3
 9e4:	12 c0       	rjmp	.+36     	; 0xa0a <vfprintf+0x31e>
 9e6:	20 ff       	sbrs	r18, 0
 9e8:	06 c0       	rjmp	.+12     	; 0x9f6 <vfprintf+0x30a>
 9ea:	5a 2c       	mov	r5, r10
 9ec:	73 14       	cp	r7, r3
 9ee:	18 f4       	brcc	.+6      	; 0x9f6 <vfprintf+0x30a>
 9f0:	53 0c       	add	r5, r3
 9f2:	57 18       	sub	r5, r7
 9f4:	73 2c       	mov	r7, r3
 9f6:	73 14       	cp	r7, r3
 9f8:	60 f4       	brcc	.+24     	; 0xa12 <vfprintf+0x326>
 9fa:	b7 01       	movw	r22, r14
 9fc:	80 e2       	ldi	r24, 0x20	; 32
 9fe:	90 e0       	ldi	r25, 0x00	; 0
 a00:	2c 87       	std	Y+12, r18	; 0x0c
 a02:	c0 d1       	rcall	.+896    	; 0xd84 <fputc>
 a04:	73 94       	inc	r7
 a06:	2c 85       	ldd	r18, Y+12	; 0x0c
 a08:	f6 cf       	rjmp	.-20     	; 0x9f6 <vfprintf+0x30a>
 a0a:	73 14       	cp	r7, r3
 a0c:	10 f4       	brcc	.+4      	; 0xa12 <vfprintf+0x326>
 a0e:	37 18       	sub	r3, r7
 a10:	01 c0       	rjmp	.+2      	; 0xa14 <vfprintf+0x328>
 a12:	31 2c       	mov	r3, r1
 a14:	24 ff       	sbrs	r18, 4
 a16:	11 c0       	rjmp	.+34     	; 0xa3a <vfprintf+0x34e>
 a18:	b7 01       	movw	r22, r14
 a1a:	80 e3       	ldi	r24, 0x30	; 48
 a1c:	90 e0       	ldi	r25, 0x00	; 0
 a1e:	2c 87       	std	Y+12, r18	; 0x0c
 a20:	b1 d1       	rcall	.+866    	; 0xd84 <fputc>
 a22:	2c 85       	ldd	r18, Y+12	; 0x0c
 a24:	22 ff       	sbrs	r18, 2
 a26:	16 c0       	rjmp	.+44     	; 0xa54 <vfprintf+0x368>
 a28:	21 ff       	sbrs	r18, 1
 a2a:	03 c0       	rjmp	.+6      	; 0xa32 <vfprintf+0x346>
 a2c:	88 e5       	ldi	r24, 0x58	; 88
 a2e:	90 e0       	ldi	r25, 0x00	; 0
 a30:	02 c0       	rjmp	.+4      	; 0xa36 <vfprintf+0x34a>
 a32:	88 e7       	ldi	r24, 0x78	; 120
 a34:	90 e0       	ldi	r25, 0x00	; 0
 a36:	b7 01       	movw	r22, r14
 a38:	0c c0       	rjmp	.+24     	; 0xa52 <vfprintf+0x366>
 a3a:	82 2f       	mov	r24, r18
 a3c:	86 78       	andi	r24, 0x86	; 134
 a3e:	51 f0       	breq	.+20     	; 0xa54 <vfprintf+0x368>
 a40:	21 fd       	sbrc	r18, 1
 a42:	02 c0       	rjmp	.+4      	; 0xa48 <vfprintf+0x35c>
 a44:	80 e2       	ldi	r24, 0x20	; 32
 a46:	01 c0       	rjmp	.+2      	; 0xa4a <vfprintf+0x35e>
 a48:	8b e2       	ldi	r24, 0x2B	; 43
 a4a:	27 fd       	sbrc	r18, 7
 a4c:	8d e2       	ldi	r24, 0x2D	; 45
 a4e:	b7 01       	movw	r22, r14
 a50:	90 e0       	ldi	r25, 0x00	; 0
 a52:	98 d1       	rcall	.+816    	; 0xd84 <fputc>
 a54:	a5 14       	cp	r10, r5
 a56:	30 f4       	brcc	.+12     	; 0xa64 <vfprintf+0x378>
 a58:	b7 01       	movw	r22, r14
 a5a:	80 e3       	ldi	r24, 0x30	; 48
 a5c:	90 e0       	ldi	r25, 0x00	; 0
 a5e:	92 d1       	rcall	.+804    	; 0xd84 <fputc>
 a60:	5a 94       	dec	r5
 a62:	f8 cf       	rjmp	.-16     	; 0xa54 <vfprintf+0x368>
 a64:	aa 94       	dec	r10
 a66:	f4 01       	movw	r30, r8
 a68:	ea 0d       	add	r30, r10
 a6a:	f1 1d       	adc	r31, r1
 a6c:	80 81       	ld	r24, Z
 a6e:	b7 01       	movw	r22, r14
 a70:	90 e0       	ldi	r25, 0x00	; 0
 a72:	88 d1       	rcall	.+784    	; 0xd84 <fputc>
 a74:	a1 10       	cpse	r10, r1
 a76:	f6 cf       	rjmp	.-20     	; 0xa64 <vfprintf+0x378>
 a78:	33 20       	and	r3, r3
 a7a:	09 f4       	brne	.+2      	; 0xa7e <vfprintf+0x392>
 a7c:	5d ce       	rjmp	.-838    	; 0x738 <vfprintf+0x4c>
 a7e:	b7 01       	movw	r22, r14
 a80:	80 e2       	ldi	r24, 0x20	; 32
 a82:	90 e0       	ldi	r25, 0x00	; 0
 a84:	7f d1       	rcall	.+766    	; 0xd84 <fputc>
 a86:	3a 94       	dec	r3
 a88:	f7 cf       	rjmp	.-18     	; 0xa78 <vfprintf+0x38c>
 a8a:	f7 01       	movw	r30, r14
 a8c:	86 81       	ldd	r24, Z+6	; 0x06
 a8e:	97 81       	ldd	r25, Z+7	; 0x07
 a90:	02 c0       	rjmp	.+4      	; 0xa96 <vfprintf+0x3aa>
 a92:	8f ef       	ldi	r24, 0xFF	; 255
 a94:	9f ef       	ldi	r25, 0xFF	; 255
 a96:	2c 96       	adiw	r28, 0x0c	; 12
 a98:	0f b6       	in	r0, 0x3f	; 63
 a9a:	f8 94       	cli
 a9c:	de bf       	out	0x3e, r29	; 62
 a9e:	0f be       	out	0x3f, r0	; 63
 aa0:	cd bf       	out	0x3d, r28	; 61
 aa2:	df 91       	pop	r29
 aa4:	cf 91       	pop	r28
 aa6:	1f 91       	pop	r17
 aa8:	0f 91       	pop	r16
 aaa:	ff 90       	pop	r15
 aac:	ef 90       	pop	r14
 aae:	df 90       	pop	r13
 ab0:	cf 90       	pop	r12
 ab2:	bf 90       	pop	r11
 ab4:	af 90       	pop	r10
 ab6:	9f 90       	pop	r9
 ab8:	8f 90       	pop	r8
 aba:	7f 90       	pop	r7
 abc:	6f 90       	pop	r6
 abe:	5f 90       	pop	r5
 ac0:	4f 90       	pop	r4
 ac2:	3f 90       	pop	r3
 ac4:	2f 90       	pop	r2
 ac6:	08 95       	ret

00000ac8 <calloc>:
 ac8:	0f 93       	push	r16
 aca:	1f 93       	push	r17
 acc:	cf 93       	push	r28
 ace:	df 93       	push	r29
 ad0:	86 9f       	mul	r24, r22
 ad2:	80 01       	movw	r16, r0
 ad4:	87 9f       	mul	r24, r23
 ad6:	10 0d       	add	r17, r0
 ad8:	96 9f       	mul	r25, r22
 ada:	10 0d       	add	r17, r0
 adc:	11 24       	eor	r1, r1
 ade:	c8 01       	movw	r24, r16
 ae0:	0d d0       	rcall	.+26     	; 0xafc <malloc>
 ae2:	ec 01       	movw	r28, r24
 ae4:	00 97       	sbiw	r24, 0x00	; 0
 ae6:	21 f0       	breq	.+8      	; 0xaf0 <calloc+0x28>
 ae8:	a8 01       	movw	r20, r16
 aea:	60 e0       	ldi	r22, 0x00	; 0
 aec:	70 e0       	ldi	r23, 0x00	; 0
 aee:	38 d1       	rcall	.+624    	; 0xd60 <memset>
 af0:	ce 01       	movw	r24, r28
 af2:	df 91       	pop	r29
 af4:	cf 91       	pop	r28
 af6:	1f 91       	pop	r17
 af8:	0f 91       	pop	r16
 afa:	08 95       	ret

00000afc <malloc>:
 afc:	cf 93       	push	r28
 afe:	df 93       	push	r29
 b00:	82 30       	cpi	r24, 0x02	; 2
 b02:	91 05       	cpc	r25, r1
 b04:	10 f4       	brcc	.+4      	; 0xb0a <malloc+0xe>
 b06:	82 e0       	ldi	r24, 0x02	; 2
 b08:	90 e0       	ldi	r25, 0x00	; 0
 b0a:	e0 91 59 02 	lds	r30, 0x0259
 b0e:	f0 91 5a 02 	lds	r31, 0x025A
 b12:	20 e0       	ldi	r18, 0x00	; 0
 b14:	30 e0       	ldi	r19, 0x00	; 0
 b16:	a0 e0       	ldi	r26, 0x00	; 0
 b18:	b0 e0       	ldi	r27, 0x00	; 0
 b1a:	30 97       	sbiw	r30, 0x00	; 0
 b1c:	39 f1       	breq	.+78     	; 0xb6c <malloc+0x70>
 b1e:	40 81       	ld	r20, Z
 b20:	51 81       	ldd	r21, Z+1	; 0x01
 b22:	48 17       	cp	r20, r24
 b24:	59 07       	cpc	r21, r25
 b26:	b8 f0       	brcs	.+46     	; 0xb56 <malloc+0x5a>
 b28:	48 17       	cp	r20, r24
 b2a:	59 07       	cpc	r21, r25
 b2c:	71 f4       	brne	.+28     	; 0xb4a <malloc+0x4e>
 b2e:	82 81       	ldd	r24, Z+2	; 0x02
 b30:	93 81       	ldd	r25, Z+3	; 0x03
 b32:	10 97       	sbiw	r26, 0x00	; 0
 b34:	29 f0       	breq	.+10     	; 0xb40 <malloc+0x44>
 b36:	13 96       	adiw	r26, 0x03	; 3
 b38:	9c 93       	st	X, r25
 b3a:	8e 93       	st	-X, r24
 b3c:	12 97       	sbiw	r26, 0x02	; 2
 b3e:	2c c0       	rjmp	.+88     	; 0xb98 <malloc+0x9c>
 b40:	90 93 5a 02 	sts	0x025A, r25
 b44:	80 93 59 02 	sts	0x0259, r24
 b48:	27 c0       	rjmp	.+78     	; 0xb98 <malloc+0x9c>
 b4a:	21 15       	cp	r18, r1
 b4c:	31 05       	cpc	r19, r1
 b4e:	31 f0       	breq	.+12     	; 0xb5c <malloc+0x60>
 b50:	42 17       	cp	r20, r18
 b52:	53 07       	cpc	r21, r19
 b54:	18 f0       	brcs	.+6      	; 0xb5c <malloc+0x60>
 b56:	a9 01       	movw	r20, r18
 b58:	db 01       	movw	r26, r22
 b5a:	01 c0       	rjmp	.+2      	; 0xb5e <malloc+0x62>
 b5c:	ef 01       	movw	r28, r30
 b5e:	9a 01       	movw	r18, r20
 b60:	bd 01       	movw	r22, r26
 b62:	df 01       	movw	r26, r30
 b64:	02 80       	ldd	r0, Z+2	; 0x02
 b66:	f3 81       	ldd	r31, Z+3	; 0x03
 b68:	e0 2d       	mov	r30, r0
 b6a:	d7 cf       	rjmp	.-82     	; 0xb1a <malloc+0x1e>
 b6c:	21 15       	cp	r18, r1
 b6e:	31 05       	cpc	r19, r1
 b70:	f9 f0       	breq	.+62     	; 0xbb0 <malloc+0xb4>
 b72:	28 1b       	sub	r18, r24
 b74:	39 0b       	sbc	r19, r25
 b76:	24 30       	cpi	r18, 0x04	; 4
 b78:	31 05       	cpc	r19, r1
 b7a:	80 f4       	brcc	.+32     	; 0xb9c <malloc+0xa0>
 b7c:	8a 81       	ldd	r24, Y+2	; 0x02
 b7e:	9b 81       	ldd	r25, Y+3	; 0x03
 b80:	61 15       	cp	r22, r1
 b82:	71 05       	cpc	r23, r1
 b84:	21 f0       	breq	.+8      	; 0xb8e <malloc+0x92>
 b86:	fb 01       	movw	r30, r22
 b88:	93 83       	std	Z+3, r25	; 0x03
 b8a:	82 83       	std	Z+2, r24	; 0x02
 b8c:	04 c0       	rjmp	.+8      	; 0xb96 <malloc+0x9a>
 b8e:	90 93 5a 02 	sts	0x025A, r25
 b92:	80 93 59 02 	sts	0x0259, r24
 b96:	fe 01       	movw	r30, r28
 b98:	32 96       	adiw	r30, 0x02	; 2
 b9a:	44 c0       	rjmp	.+136    	; 0xc24 <malloc+0x128>
 b9c:	fe 01       	movw	r30, r28
 b9e:	e2 0f       	add	r30, r18
 ba0:	f3 1f       	adc	r31, r19
 ba2:	81 93       	st	Z+, r24
 ba4:	91 93       	st	Z+, r25
 ba6:	22 50       	subi	r18, 0x02	; 2
 ba8:	31 09       	sbc	r19, r1
 baa:	39 83       	std	Y+1, r19	; 0x01
 bac:	28 83       	st	Y, r18
 bae:	3a c0       	rjmp	.+116    	; 0xc24 <malloc+0x128>
 bb0:	20 91 57 02 	lds	r18, 0x0257
 bb4:	30 91 58 02 	lds	r19, 0x0258
 bb8:	23 2b       	or	r18, r19
 bba:	41 f4       	brne	.+16     	; 0xbcc <malloc+0xd0>
 bbc:	20 91 02 02 	lds	r18, 0x0202
 bc0:	30 91 03 02 	lds	r19, 0x0203
 bc4:	30 93 58 02 	sts	0x0258, r19
 bc8:	20 93 57 02 	sts	0x0257, r18
 bcc:	20 91 00 02 	lds	r18, 0x0200
 bd0:	30 91 01 02 	lds	r19, 0x0201
 bd4:	21 15       	cp	r18, r1
 bd6:	31 05       	cpc	r19, r1
 bd8:	41 f4       	brne	.+16     	; 0xbea <malloc+0xee>
 bda:	2d b7       	in	r18, 0x3d	; 61
 bdc:	3e b7       	in	r19, 0x3e	; 62
 bde:	40 91 04 02 	lds	r20, 0x0204
 be2:	50 91 05 02 	lds	r21, 0x0205
 be6:	24 1b       	sub	r18, r20
 be8:	35 0b       	sbc	r19, r21
 bea:	e0 91 57 02 	lds	r30, 0x0257
 bee:	f0 91 58 02 	lds	r31, 0x0258
 bf2:	e2 17       	cp	r30, r18
 bf4:	f3 07       	cpc	r31, r19
 bf6:	a0 f4       	brcc	.+40     	; 0xc20 <malloc+0x124>
 bf8:	2e 1b       	sub	r18, r30
 bfa:	3f 0b       	sbc	r19, r31
 bfc:	28 17       	cp	r18, r24
 bfe:	39 07       	cpc	r19, r25
 c00:	78 f0       	brcs	.+30     	; 0xc20 <malloc+0x124>
 c02:	ac 01       	movw	r20, r24
 c04:	4e 5f       	subi	r20, 0xFE	; 254
 c06:	5f 4f       	sbci	r21, 0xFF	; 255
 c08:	24 17       	cp	r18, r20
 c0a:	35 07       	cpc	r19, r21
 c0c:	48 f0       	brcs	.+18     	; 0xc20 <malloc+0x124>
 c0e:	4e 0f       	add	r20, r30
 c10:	5f 1f       	adc	r21, r31
 c12:	50 93 58 02 	sts	0x0258, r21
 c16:	40 93 57 02 	sts	0x0257, r20
 c1a:	81 93       	st	Z+, r24
 c1c:	91 93       	st	Z+, r25
 c1e:	02 c0       	rjmp	.+4      	; 0xc24 <malloc+0x128>
 c20:	e0 e0       	ldi	r30, 0x00	; 0
 c22:	f0 e0       	ldi	r31, 0x00	; 0
 c24:	cf 01       	movw	r24, r30
 c26:	df 91       	pop	r29
 c28:	cf 91       	pop	r28
 c2a:	08 95       	ret

00000c2c <free>:
 c2c:	cf 93       	push	r28
 c2e:	df 93       	push	r29
 c30:	00 97       	sbiw	r24, 0x00	; 0
 c32:	09 f4       	brne	.+2      	; 0xc36 <free+0xa>
 c34:	87 c0       	rjmp	.+270    	; 0xd44 <free+0x118>
 c36:	fc 01       	movw	r30, r24
 c38:	32 97       	sbiw	r30, 0x02	; 2
 c3a:	13 82       	std	Z+3, r1	; 0x03
 c3c:	12 82       	std	Z+2, r1	; 0x02
 c3e:	c0 91 59 02 	lds	r28, 0x0259
 c42:	d0 91 5a 02 	lds	r29, 0x025A
 c46:	20 97       	sbiw	r28, 0x00	; 0
 c48:	81 f4       	brne	.+32     	; 0xc6a <free+0x3e>
 c4a:	20 81       	ld	r18, Z
 c4c:	31 81       	ldd	r19, Z+1	; 0x01
 c4e:	28 0f       	add	r18, r24
 c50:	39 1f       	adc	r19, r25
 c52:	80 91 57 02 	lds	r24, 0x0257
 c56:	90 91 58 02 	lds	r25, 0x0258
 c5a:	82 17       	cp	r24, r18
 c5c:	93 07       	cpc	r25, r19
 c5e:	79 f5       	brne	.+94     	; 0xcbe <free+0x92>
 c60:	f0 93 58 02 	sts	0x0258, r31
 c64:	e0 93 57 02 	sts	0x0257, r30
 c68:	6d c0       	rjmp	.+218    	; 0xd44 <free+0x118>
 c6a:	de 01       	movw	r26, r28
 c6c:	20 e0       	ldi	r18, 0x00	; 0
 c6e:	30 e0       	ldi	r19, 0x00	; 0
 c70:	ae 17       	cp	r26, r30
 c72:	bf 07       	cpc	r27, r31
 c74:	50 f4       	brcc	.+20     	; 0xc8a <free+0x5e>
 c76:	12 96       	adiw	r26, 0x02	; 2
 c78:	4d 91       	ld	r20, X+
 c7a:	5c 91       	ld	r21, X
 c7c:	13 97       	sbiw	r26, 0x03	; 3
 c7e:	9d 01       	movw	r18, r26
 c80:	41 15       	cp	r20, r1
 c82:	51 05       	cpc	r21, r1
 c84:	09 f1       	breq	.+66     	; 0xcc8 <free+0x9c>
 c86:	da 01       	movw	r26, r20
 c88:	f3 cf       	rjmp	.-26     	; 0xc70 <free+0x44>
 c8a:	b3 83       	std	Z+3, r27	; 0x03
 c8c:	a2 83       	std	Z+2, r26	; 0x02
 c8e:	40 81       	ld	r20, Z
 c90:	51 81       	ldd	r21, Z+1	; 0x01
 c92:	84 0f       	add	r24, r20
 c94:	95 1f       	adc	r25, r21
 c96:	8a 17       	cp	r24, r26
 c98:	9b 07       	cpc	r25, r27
 c9a:	71 f4       	brne	.+28     	; 0xcb8 <free+0x8c>
 c9c:	8d 91       	ld	r24, X+
 c9e:	9c 91       	ld	r25, X
 ca0:	11 97       	sbiw	r26, 0x01	; 1
 ca2:	84 0f       	add	r24, r20
 ca4:	95 1f       	adc	r25, r21
 ca6:	02 96       	adiw	r24, 0x02	; 2
 ca8:	91 83       	std	Z+1, r25	; 0x01
 caa:	80 83       	st	Z, r24
 cac:	12 96       	adiw	r26, 0x02	; 2
 cae:	8d 91       	ld	r24, X+
 cb0:	9c 91       	ld	r25, X
 cb2:	13 97       	sbiw	r26, 0x03	; 3
 cb4:	93 83       	std	Z+3, r25	; 0x03
 cb6:	82 83       	std	Z+2, r24	; 0x02
 cb8:	21 15       	cp	r18, r1
 cba:	31 05       	cpc	r19, r1
 cbc:	29 f4       	brne	.+10     	; 0xcc8 <free+0x9c>
 cbe:	f0 93 5a 02 	sts	0x025A, r31
 cc2:	e0 93 59 02 	sts	0x0259, r30
 cc6:	3e c0       	rjmp	.+124    	; 0xd44 <free+0x118>
 cc8:	d9 01       	movw	r26, r18
 cca:	13 96       	adiw	r26, 0x03	; 3
 ccc:	fc 93       	st	X, r31
 cce:	ee 93       	st	-X, r30
 cd0:	12 97       	sbiw	r26, 0x02	; 2
 cd2:	4d 91       	ld	r20, X+
 cd4:	5d 91       	ld	r21, X+
 cd6:	a4 0f       	add	r26, r20
 cd8:	b5 1f       	adc	r27, r21
 cda:	ea 17       	cp	r30, r26
 cdc:	fb 07       	cpc	r31, r27
 cde:	79 f4       	brne	.+30     	; 0xcfe <free+0xd2>
 ce0:	80 81       	ld	r24, Z
 ce2:	91 81       	ldd	r25, Z+1	; 0x01
 ce4:	84 0f       	add	r24, r20
 ce6:	95 1f       	adc	r25, r21
 ce8:	02 96       	adiw	r24, 0x02	; 2
 cea:	d9 01       	movw	r26, r18
 cec:	11 96       	adiw	r26, 0x01	; 1
 cee:	9c 93       	st	X, r25
 cf0:	8e 93       	st	-X, r24
 cf2:	82 81       	ldd	r24, Z+2	; 0x02
 cf4:	93 81       	ldd	r25, Z+3	; 0x03
 cf6:	13 96       	adiw	r26, 0x03	; 3
 cf8:	9c 93       	st	X, r25
 cfa:	8e 93       	st	-X, r24
 cfc:	12 97       	sbiw	r26, 0x02	; 2
 cfe:	e0 e0       	ldi	r30, 0x00	; 0
 d00:	f0 e0       	ldi	r31, 0x00	; 0
 d02:	8a 81       	ldd	r24, Y+2	; 0x02
 d04:	9b 81       	ldd	r25, Y+3	; 0x03
 d06:	00 97       	sbiw	r24, 0x00	; 0
 d08:	19 f0       	breq	.+6      	; 0xd10 <free+0xe4>
 d0a:	fe 01       	movw	r30, r28
 d0c:	ec 01       	movw	r28, r24
 d0e:	f9 cf       	rjmp	.-14     	; 0xd02 <free+0xd6>
 d10:	ce 01       	movw	r24, r28
 d12:	02 96       	adiw	r24, 0x02	; 2
 d14:	28 81       	ld	r18, Y
 d16:	39 81       	ldd	r19, Y+1	; 0x01
 d18:	82 0f       	add	r24, r18
 d1a:	93 1f       	adc	r25, r19
 d1c:	20 91 57 02 	lds	r18, 0x0257
 d20:	30 91 58 02 	lds	r19, 0x0258
 d24:	28 17       	cp	r18, r24
 d26:	39 07       	cpc	r19, r25
 d28:	69 f4       	brne	.+26     	; 0xd44 <free+0x118>
 d2a:	30 97       	sbiw	r30, 0x00	; 0
 d2c:	29 f4       	brne	.+10     	; 0xd38 <free+0x10c>
 d2e:	10 92 5a 02 	sts	0x025A, r1
 d32:	10 92 59 02 	sts	0x0259, r1
 d36:	02 c0       	rjmp	.+4      	; 0xd3c <free+0x110>
 d38:	13 82       	std	Z+3, r1	; 0x03
 d3a:	12 82       	std	Z+2, r1	; 0x02
 d3c:	d0 93 58 02 	sts	0x0258, r29
 d40:	c0 93 57 02 	sts	0x0257, r28
 d44:	df 91       	pop	r29
 d46:	cf 91       	pop	r28
 d48:	08 95       	ret

00000d4a <strnlen_P>:
 d4a:	fc 01       	movw	r30, r24
 d4c:	05 90       	lpm	r0, Z+
 d4e:	61 50       	subi	r22, 0x01	; 1
 d50:	70 40       	sbci	r23, 0x00	; 0
 d52:	01 10       	cpse	r0, r1
 d54:	d8 f7       	brcc	.-10     	; 0xd4c <strnlen_P+0x2>
 d56:	80 95       	com	r24
 d58:	90 95       	com	r25
 d5a:	8e 0f       	add	r24, r30
 d5c:	9f 1f       	adc	r25, r31
 d5e:	08 95       	ret

00000d60 <memset>:
 d60:	dc 01       	movw	r26, r24
 d62:	01 c0       	rjmp	.+2      	; 0xd66 <memset+0x6>
 d64:	6d 93       	st	X+, r22
 d66:	41 50       	subi	r20, 0x01	; 1
 d68:	50 40       	sbci	r21, 0x00	; 0
 d6a:	e0 f7       	brcc	.-8      	; 0xd64 <memset+0x4>
 d6c:	08 95       	ret

00000d6e <strnlen>:
 d6e:	fc 01       	movw	r30, r24
 d70:	61 50       	subi	r22, 0x01	; 1
 d72:	70 40       	sbci	r23, 0x00	; 0
 d74:	01 90       	ld	r0, Z+
 d76:	01 10       	cpse	r0, r1
 d78:	d8 f7       	brcc	.-10     	; 0xd70 <strnlen+0x2>
 d7a:	80 95       	com	r24
 d7c:	90 95       	com	r25
 d7e:	8e 0f       	add	r24, r30
 d80:	9f 1f       	adc	r25, r31
 d82:	08 95       	ret

00000d84 <fputc>:
 d84:	0f 93       	push	r16
 d86:	1f 93       	push	r17
 d88:	cf 93       	push	r28
 d8a:	df 93       	push	r29
 d8c:	18 2f       	mov	r17, r24
 d8e:	09 2f       	mov	r16, r25
 d90:	eb 01       	movw	r28, r22
 d92:	8b 81       	ldd	r24, Y+3	; 0x03
 d94:	81 fd       	sbrc	r24, 1
 d96:	03 c0       	rjmp	.+6      	; 0xd9e <fputc+0x1a>
 d98:	8f ef       	ldi	r24, 0xFF	; 255
 d9a:	9f ef       	ldi	r25, 0xFF	; 255
 d9c:	20 c0       	rjmp	.+64     	; 0xdde <fputc+0x5a>
 d9e:	82 ff       	sbrs	r24, 2
 da0:	10 c0       	rjmp	.+32     	; 0xdc2 <fputc+0x3e>
 da2:	4e 81       	ldd	r20, Y+6	; 0x06
 da4:	5f 81       	ldd	r21, Y+7	; 0x07
 da6:	2c 81       	ldd	r18, Y+4	; 0x04
 da8:	3d 81       	ldd	r19, Y+5	; 0x05
 daa:	42 17       	cp	r20, r18
 dac:	53 07       	cpc	r21, r19
 dae:	7c f4       	brge	.+30     	; 0xdce <fputc+0x4a>
 db0:	e8 81       	ld	r30, Y
 db2:	f9 81       	ldd	r31, Y+1	; 0x01
 db4:	9f 01       	movw	r18, r30
 db6:	2f 5f       	subi	r18, 0xFF	; 255
 db8:	3f 4f       	sbci	r19, 0xFF	; 255
 dba:	39 83       	std	Y+1, r19	; 0x01
 dbc:	28 83       	st	Y, r18
 dbe:	10 83       	st	Z, r17
 dc0:	06 c0       	rjmp	.+12     	; 0xdce <fputc+0x4a>
 dc2:	e8 85       	ldd	r30, Y+8	; 0x08
 dc4:	f9 85       	ldd	r31, Y+9	; 0x09
 dc6:	81 2f       	mov	r24, r17
 dc8:	19 95       	eicall
 dca:	89 2b       	or	r24, r25
 dcc:	29 f7       	brne	.-54     	; 0xd98 <fputc+0x14>
 dce:	2e 81       	ldd	r18, Y+6	; 0x06
 dd0:	3f 81       	ldd	r19, Y+7	; 0x07
 dd2:	2f 5f       	subi	r18, 0xFF	; 255
 dd4:	3f 4f       	sbci	r19, 0xFF	; 255
 dd6:	3f 83       	std	Y+7, r19	; 0x07
 dd8:	2e 83       	std	Y+6, r18	; 0x06
 dda:	81 2f       	mov	r24, r17
 ddc:	90 2f       	mov	r25, r16
 dde:	df 91       	pop	r29
 de0:	cf 91       	pop	r28
 de2:	1f 91       	pop	r17
 de4:	0f 91       	pop	r16
 de6:	08 95       	ret

00000de8 <__ultoa_invert>:
 de8:	fa 01       	movw	r30, r20
 dea:	aa 27       	eor	r26, r26
 dec:	28 30       	cpi	r18, 0x08	; 8
 dee:	51 f1       	breq	.+84     	; 0xe44 <__ultoa_invert+0x5c>
 df0:	20 31       	cpi	r18, 0x10	; 16
 df2:	81 f1       	breq	.+96     	; 0xe54 <__ultoa_invert+0x6c>
 df4:	e8 94       	clt
 df6:	6f 93       	push	r22
 df8:	6e 7f       	andi	r22, 0xFE	; 254
 dfa:	6e 5f       	subi	r22, 0xFE	; 254
 dfc:	7f 4f       	sbci	r23, 0xFF	; 255
 dfe:	8f 4f       	sbci	r24, 0xFF	; 255
 e00:	9f 4f       	sbci	r25, 0xFF	; 255
 e02:	af 4f       	sbci	r26, 0xFF	; 255
 e04:	b1 e0       	ldi	r27, 0x01	; 1
 e06:	3e d0       	rcall	.+124    	; 0xe84 <__ultoa_invert+0x9c>
 e08:	b4 e0       	ldi	r27, 0x04	; 4
 e0a:	3c d0       	rcall	.+120    	; 0xe84 <__ultoa_invert+0x9c>
 e0c:	67 0f       	add	r22, r23
 e0e:	78 1f       	adc	r23, r24
 e10:	89 1f       	adc	r24, r25
 e12:	9a 1f       	adc	r25, r26
 e14:	a1 1d       	adc	r26, r1
 e16:	68 0f       	add	r22, r24
 e18:	79 1f       	adc	r23, r25
 e1a:	8a 1f       	adc	r24, r26
 e1c:	91 1d       	adc	r25, r1
 e1e:	a1 1d       	adc	r26, r1
 e20:	6a 0f       	add	r22, r26
 e22:	71 1d       	adc	r23, r1
 e24:	81 1d       	adc	r24, r1
 e26:	91 1d       	adc	r25, r1
 e28:	a1 1d       	adc	r26, r1
 e2a:	20 d0       	rcall	.+64     	; 0xe6c <__ultoa_invert+0x84>
 e2c:	09 f4       	brne	.+2      	; 0xe30 <__ultoa_invert+0x48>
 e2e:	68 94       	set
 e30:	3f 91       	pop	r19
 e32:	2a e0       	ldi	r18, 0x0A	; 10
 e34:	26 9f       	mul	r18, r22
 e36:	11 24       	eor	r1, r1
 e38:	30 19       	sub	r19, r0
 e3a:	30 5d       	subi	r19, 0xD0	; 208
 e3c:	31 93       	st	Z+, r19
 e3e:	de f6       	brtc	.-74     	; 0xdf6 <__ultoa_invert+0xe>
 e40:	cf 01       	movw	r24, r30
 e42:	08 95       	ret
 e44:	46 2f       	mov	r20, r22
 e46:	47 70       	andi	r20, 0x07	; 7
 e48:	40 5d       	subi	r20, 0xD0	; 208
 e4a:	41 93       	st	Z+, r20
 e4c:	b3 e0       	ldi	r27, 0x03	; 3
 e4e:	0f d0       	rcall	.+30     	; 0xe6e <__ultoa_invert+0x86>
 e50:	c9 f7       	brne	.-14     	; 0xe44 <__ultoa_invert+0x5c>
 e52:	f6 cf       	rjmp	.-20     	; 0xe40 <__ultoa_invert+0x58>
 e54:	46 2f       	mov	r20, r22
 e56:	4f 70       	andi	r20, 0x0F	; 15
 e58:	40 5d       	subi	r20, 0xD0	; 208
 e5a:	4a 33       	cpi	r20, 0x3A	; 58
 e5c:	18 f0       	brcs	.+6      	; 0xe64 <__ultoa_invert+0x7c>
 e5e:	49 5d       	subi	r20, 0xD9	; 217
 e60:	31 fd       	sbrc	r19, 1
 e62:	40 52       	subi	r20, 0x20	; 32
 e64:	41 93       	st	Z+, r20
 e66:	02 d0       	rcall	.+4      	; 0xe6c <__ultoa_invert+0x84>
 e68:	a9 f7       	brne	.-22     	; 0xe54 <__ultoa_invert+0x6c>
 e6a:	ea cf       	rjmp	.-44     	; 0xe40 <__ultoa_invert+0x58>
 e6c:	b4 e0       	ldi	r27, 0x04	; 4
 e6e:	a6 95       	lsr	r26
 e70:	97 95       	ror	r25
 e72:	87 95       	ror	r24
 e74:	77 95       	ror	r23
 e76:	67 95       	ror	r22
 e78:	ba 95       	dec	r27
 e7a:	c9 f7       	brne	.-14     	; 0xe6e <__ultoa_invert+0x86>
 e7c:	00 97       	sbiw	r24, 0x00	; 0
 e7e:	61 05       	cpc	r22, r1
 e80:	71 05       	cpc	r23, r1
 e82:	08 95       	ret
 e84:	9b 01       	movw	r18, r22
 e86:	ac 01       	movw	r20, r24
 e88:	0a 2e       	mov	r0, r26
 e8a:	06 94       	lsr	r0
 e8c:	57 95       	ror	r21
 e8e:	47 95       	ror	r20
 e90:	37 95       	ror	r19
 e92:	27 95       	ror	r18
 e94:	ba 95       	dec	r27
 e96:	c9 f7       	brne	.-14     	; 0xe8a <__ultoa_invert+0xa2>
 e98:	62 0f       	add	r22, r18
 e9a:	73 1f       	adc	r23, r19
 e9c:	84 1f       	adc	r24, r20
 e9e:	95 1f       	adc	r25, r21
 ea0:	a0 1d       	adc	r26, r0
 ea2:	08 95       	ret

00000ea4 <_exit>:
 ea4:	f8 94       	cli

00000ea6 <__stop_program>:
 ea6:	ff cf       	rjmp	.-2      	; 0xea6 <__stop_program>
