# AssignmentICDesign
There are 9 verilog design files stored in the folder design_modules.
tcl_add.tcl file is used to create a vivado project (in vivadoscript) and add each design file to that project.
tcl_run.tcl is used to open the project and to run synthesis and implementation of each design file. It stores the power,timind and utilization report after implementation in the Impl folder present in same directory.
All the results are saved in result.csv file present in the same working directory.
