// ==============================================================
// Generated by Vitis HLS v2023.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="fc1_top_fc1_top,hls_ip_2023_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xcvu9p-flga2577-2-e,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=dataflow,HLS_SYN_CLOCK=2.374000,HLS_SYN_LAT=-1,HLS_SYN_TPT=-1,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=134,HLS_SYN_LUT=473,HLS_VERSION=2023_2}" *)

module fc1_top (
        in_r_dout,
        in_r_empty_n,
        in_r_read,
        out_r_din,
        out_r_full_n,
        out_r_write,
        numReps,
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_ready,
        ap_idle
);


input  [15:0] in_r_dout;
input   in_r_empty_n;
output   in_r_read;
output  [7:0] out_r_din;
input   out_r_full_n;
output   out_r_write;
input  [31:0] numReps;
input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_ready;
output   ap_idle;

wire    Matrix_Vector_Activate_Batch_U0_ap_start;
wire    Matrix_Vector_Activate_Batch_U0_ap_done;
wire    Matrix_Vector_Activate_Batch_U0_ap_continue;
wire    Matrix_Vector_Activate_Batch_U0_ap_idle;
wire    Matrix_Vector_Activate_Batch_U0_ap_ready;
wire    Matrix_Vector_Activate_Batch_U0_in_r_read;
wire   [7:0] Matrix_Vector_Activate_Batch_U0_out_r_din;
wire    Matrix_Vector_Activate_Batch_U0_out_r_write;

fc1_top_Matrix_Vector_Activate_Batch Matrix_Vector_Activate_Batch_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(Matrix_Vector_Activate_Batch_U0_ap_start),
    .ap_done(Matrix_Vector_Activate_Batch_U0_ap_done),
    .ap_continue(Matrix_Vector_Activate_Batch_U0_ap_continue),
    .ap_idle(Matrix_Vector_Activate_Batch_U0_ap_idle),
    .ap_ready(Matrix_Vector_Activate_Batch_U0_ap_ready),
    .in_r_dout(in_r_dout),
    .in_r_empty_n(in_r_empty_n),
    .in_r_read(Matrix_Vector_Activate_Batch_U0_in_r_read),
    .out_r_din(Matrix_Vector_Activate_Batch_U0_out_r_din),
    .out_r_full_n(out_r_full_n),
    .out_r_write(Matrix_Vector_Activate_Batch_U0_out_r_write),
    .reps(numReps)
);

assign Matrix_Vector_Activate_Batch_U0_ap_continue = 1'b1;

assign Matrix_Vector_Activate_Batch_U0_ap_start = ap_start;

assign ap_done = Matrix_Vector_Activate_Batch_U0_ap_done;

assign ap_idle = Matrix_Vector_Activate_Batch_U0_ap_idle;

assign ap_ready = Matrix_Vector_Activate_Batch_U0_ap_ready;

assign in_r_read = Matrix_Vector_Activate_Batch_U0_in_r_read;

assign out_r_din = Matrix_Vector_Activate_Batch_U0_out_r_din;

assign out_r_write = Matrix_Vector_Activate_Batch_U0_out_r_write;

endmodule //fc1_top
