Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (lin64) Build 1909853 Thu Jun 15 18:39:10 MDT 2017
| Date         : Fri Jun 14 16:53:40 2019
| Host         : cod-VirtualBox running 64-bit Ubuntu 16.04.3 LTS
| Command      : report_utilization -file /home/cod/prj5-dnn-Therock90421/hardware/scripts/../vivado_out/impl_rpt/post_place_util.rpt
| Design       : mips_cpu_fpga
| Device       : xczu2egsfva625-1
| Design State : Fully Placed
--------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+-------+-------+-----------+-------+
|          Site Type         |  Used | Fixed | Available | Util% |
+----------------------------+-------+-------+-----------+-------+
| CLB LUTs                   | 12621 |     0 |     47232 | 26.72 |
|   LUT as Logic             | 12206 |     0 |     47232 | 25.84 |
|   LUT as Memory            |   415 |     0 |     28800 |  1.44 |
|     LUT as Distributed RAM |   202 |     0 |           |       |
|     LUT as Shift Register  |   213 |     0 |           |       |
| CLB Registers              | 15812 |     0 |     94464 | 16.74 |
|   Register as Flip Flop    | 15812 |     0 |     94464 | 16.74 |
|   Register as Latch        |     0 |     0 |     94464 |  0.00 |
| CARRY8                     |   295 |     0 |      8820 |  3.34 |
| F7 Muxes                   |   324 |     0 |     35280 |  0.92 |
| F8 Muxes                   |     0 |     0 |     17640 |  0.00 |
| F9 Muxes                   |     0 |     0 |      8820 |  0.00 |
+----------------------------+-------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 189   |          Yes |           - |          Set |
| 207   |          Yes |           - |        Reset |
| 705   |          Yes |         Set |            - |
| 14711 |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+-------------------------------------------+-------+-------+-----------+-------+
|                 Site Type                 |  Used | Fixed | Available | Util% |
+-------------------------------------------+-------+-------+-----------+-------+
| CLB                                       |  2804 |     0 |      8820 | 31.79 |
|   CLBL                                    |  1767 |     0 |           |       |
|   CLBM                                    |  1037 |     0 |           |       |
| LUT as Logic                              | 12206 |     0 |     47232 | 25.84 |
|   using O5 output only                    |   283 |       |           |       |
|   using O6 output only                    |  8334 |       |           |       |
|   using O5 and O6                         |  3589 |       |           |       |
| LUT as Memory                             |   415 |     0 |     28800 |  1.44 |
|   LUT as Distributed RAM                  |   202 |     0 |           |       |
|     using O5 output only                  |     0 |       |           |       |
|     using O6 output only                  |     2 |       |           |       |
|     using O5 and O6                       |   200 |       |           |       |
|   LUT as Shift Register                   |   213 |     0 |           |       |
|     using O5 output only                  |     0 |       |           |       |
|     using O6 output only                  |   213 |       |           |       |
|     using O5 and O6                       |     0 |       |           |       |
| LUT Flip Flop Pairs                       |  5569 |     0 |     47232 | 11.79 |
|   fully used LUT-FF pairs                 |  1698 |       |           |       |
|   LUT-FF pairs with one unused LUT output |  3685 |       |           |       |
|   LUT-FF pairs with one unused Flip Flop  |  3126 |       |           |       |
| Unique Control Sets                       |   665 |       |           |       |
+-------------------------------------------+-------+-------+-----------+-------+
* Note: Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+------+-------+-----------+-------+
|     Site Type     | Used | Fixed | Available | Util% |
+-------------------+------+-------+-----------+-------+
| Block RAM Tile    | 26.5 |     0 |       150 | 17.67 |
|   RAMB36/FIFO*    |   25 |     0 |       150 | 16.67 |
|     RAMB36E2 only |   25 |       |           |       |
|   RAMB18          |    3 |     0 |       300 |  1.00 |
|     FIFO18E2 only |    1 |       |           |       |
|     RAMB18E2 only |    2 |       |           |       |
+-------------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| DSPs           |   11 |     0 |       240 |  4.58 |
|   DSP48E2 only |   11 |       |           |       |
+----------------+------+-------+-----------+-------+


5. I/O
------

+------------------+------+-------+-----------+-------+
|     Site Type    | Used | Fixed | Available | Util% |
+------------------+------+-------+-----------+-------+
| Bonded IOB       |    0 |     0 |       180 |  0.00 |
| HPIOB_M          |    0 |     0 |        72 |  0.00 |
| HPIOB_S          |    0 |     0 |        72 |  0.00 |
| HDIOB_M          |    0 |     0 |        12 |  0.00 |
| HDIOB_S          |    0 |     0 |        12 |  0.00 |
| HPIOB_SNGL       |    0 |     0 |        12 |  0.00 |
| HPIOBDIFFINBUF   |    0 |     0 |        72 |  0.00 |
| HPIOBDIFFOUTBUF  |    0 |     0 |        72 |  0.00 |
| HDIOBDIFFINBUF   |    0 |     0 |        48 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |        24 |  0.00 |
| BITSLICE_RX_TX   |    0 |     0 |       156 |  0.00 |
| BITSLICE_TX      |    0 |     0 |        24 |  0.00 |
| RIU_OR           |    0 |     0 |        12 |  0.00 |
+------------------+------+-------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    3 |     0 |       196 |  1.53 |
|   BUFGCE             |    2 |     0 |        88 |  2.27 |
|   BUFGCE_DIV         |    0 |     0 |        12 |  0.00 |
|   BUFG_PS            |    1 |     0 |        72 |  1.39 |
|   BUFGCTRL*          |    0 |     0 |        24 |  0.00 |
| PLL                  |    0 |     0 |         6 |  0.00 |
| MMCM                 |    0 |     0 |         3 |  0.00 |
+----------------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two global buffer resources. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------+------+-------+-----------+--------+
| Site Type | Used | Fixed | Available |  Util% |
+-----------+------+-------+-----------+--------+
| PS8       |    1 |     0 |         1 | 100.00 |
| SYSMONE4  |    0 |     0 |         1 |   0.00 |
+-----------+------+-------+-----------+--------+


8. CONFIGURATION
----------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| DNA_PORTE2  |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


9. Primitives
-------------

+----------+-------+---------------------+
| Ref Name |  Used | Functional Category |
+----------+-------+---------------------+
| FDRE     | 14711 |            Register |
| LUT3     |  3883 |                 CLB |
| LUT6     |  3531 |                 CLB |
| LUT5     |  3258 |                 CLB |
| LUT2     |  2970 |                 CLB |
| LUT4     |  1588 |                 CLB |
| FDSE     |   705 |            Register |
| LUT1     |   565 |                 CLB |
| RAMD32   |   352 |                 CLB |
| MUXF7    |   324 |                 CLB |
| CARRY8   |   295 |                 CLB |
| FDCE     |   207 |            Register |
| FDPE     |   189 |            Register |
| SRLC32E  |   157 |                 CLB |
| SRL16E   |    56 |                 CLB |
| RAMS32   |    50 |                 CLB |
| RAMB36E2 |    25 |           Block Ram |
| DSP48E2  |    11 |          Arithmetic |
| RAMB18E2 |     2 |           Block Ram |
| BUFGCE   |     2 |               Clock |
| PS8      |     1 |            Advanced |
| FIFO18E2 |     1 |           Block Ram |
| BUFG_PS  |     1 |               Clock |
+----------+-------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+-------------+------+
|   Ref Name  | Used |
+-------------+------+
| dnn_acc_top |    1 |
+-------------+------+


