#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Thu Sep 30 18:09:55 2021
# Process ID: 20000
# Current directory: C:/Users/pskon/Downloads/lab3_v2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent19804 C:\Users\pskon\Downloads\lab3_v2\lab3_v2.xpr
# Log file: C:/Users/pskon/Downloads/lab3_v2/vivado.log
# Journal file: C:/Users/pskon/Downloads/lab3_v2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/pskon/Downloads/lab3_v2/lab3_v2.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/013162916/Documents/lab3_v2' since last save.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/pskon/Downloads/mut design.v', nor could it be found using path 'C:/Users/013162916/Downloads/mut design.v'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
update_compile_order -fileset sources_1
import_files {{C:/Users/pskon/Downloads/mut design.v}}
import_files {{C:/Users/pskon/Downloads/fourbitfulladd design.v}}
import_files {{C:/Users/pskon/Downloads/fulladd design.v}}
import_files -fileset constrs_1 C:/Users/pskon/Downloads/mutconstraint.xdc
import_files -fileset constrs_1 C:/Users/pskon/Downloads/fulladdconstraint.xdc
import_files -fileset constrs_1 C:/Users/pskon/Downloads/fourbitfulladdconstraint.xdc
import_files -fileset sim_1 {{C:/Users/pskon/Downloads/fourbitfulladd testbench.v}}
import_files -fileset sim_1 {{C:/Users/pskon/Downloads/mut tb.v}}
import_files -fileset sim_1 {{C:/Users/pskon/Downloads/fulladd testbench.v}}
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/pskon/Downloads/lab3_v2/lab3_v2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_4' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/pskon/Downloads/lab3_v2/lab3_v2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_4_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pskon/Downloads/lab3_v2/lab3_v2.srcs/sources_1/imports/Downloads/fourbitfulladd design.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder4bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pskon/Downloads/lab3_v2/lab3_v2.srcs/sim_1/imports/Downloads/fourbitfulladd testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pskon/Downloads/lab3_v2/lab3_v2.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/pskon/Downloads/lab3_v2/lab3_v2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto b61e43bd33d541f5bdc25d5e887a8269 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_4_behav xil_defaultlib.testbench_4 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/pskon/Downloads/lab3_v2/lab3_v2.srcs/sources_1/imports/Downloads/fourbitfulladd design.v" Line 1. Module fulladder4bit doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fulladder4bit
Compiling module xil_defaultlib.testbench_4
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_4_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/pskon/Downloads/lab3_v2/lab3_v2.sim/sim_1/behav/xsim/xsim.dir/testbench_4_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Sep 30 18:15:46 2021...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/pskon/Downloads/lab3_v2/lab3_v2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_4_behav -key {Behavioral:sim_1:Functional:testbench_4} -tclbatch {testbench_4.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source testbench_4.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 778.074 ; gain = 27.648
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_4_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:18 . Memory (MB): peak = 778.074 ; gain = 27.648
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Thu Sep 30 18:16:30 2021...
