Warning (10268): Verilog HDL information at MatrizAdapter.sv(13): always construct contains both blocking and non-blocking assignments File: C:/Users/eboli/Documents/Github/digital_design_proyecto_final/VGA/MatrizAdapter.sv Line: 13
Warning (10268): Verilog HDL information at RAM.sv(35): always construct contains both blocking and non-blocking assignments File: C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware/RAM.sv Line: 35
Info (10281): Verilog HDL Declaration information at RegisterFile.sv(9): object "R1" differs only in case from object "r1" in the same scope File: C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware/RegisterFile.sv Line: 9
Info (10281): Verilog HDL Declaration information at RegisterFile.sv(10): object "R2" differs only in case from object "r2" in the same scope File: C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware/RegisterFile.sv Line: 10
Info (10281): Verilog HDL Declaration information at RegisterFile.sv(12): object "R3" differs only in case from object "r3" in the same scope File: C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware/RegisterFile.sv Line: 12
Info (10281): Verilog HDL Declaration information at uartRX.sv(5): object "data" differs only in case from object "DATA" in the same scope File: C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware/uartRX.sv Line: 5
