Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.2 (win64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date         : Tue Oct 31 13:06:35 2023
| Host         : Lab-M327-14 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file Counter_wrapper_timing_summary_routed.rpt -rpx Counter_wrapper_timing_summary_routed.rpx
| Design       : Counter_wrapper
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.509        0.000                      0                   70        0.131        0.000                      0                   70        4.500        0.000                       0                    43  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.509        0.000                      0                   70        0.131        0.000                      0                   70        4.500        0.000                       0                    43  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.509ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.131ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.509ns  (required time - arrival time)
  Source:                 Bit17Counter/count_value_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Bit17Counter/count_value_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.000ns  (logic 0.704ns (23.465%)  route 2.296ns (76.535%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  CLK_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.724     5.083    Bit17Counter/CLK_IBUF_BUFG
    SLICE_X4Y94          FDRE                                         r  Bit17Counter/count_value_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDRE (Prop_fdre_C_Q)         0.456     5.539 f  Bit17Counter/count_value_reg[14]/Q
                         net (fo=2, routed)           0.867     6.406    Bit17Counter/count_value_reg_n_0_[14]
    SLICE_X5Y93          LUT6 (Prop_lut6_I3_O)        0.124     6.530 r  Bit17Counter/count_value[16]_i_4/O
                         net (fo=1, routed)           0.811     7.341    Bit17Counter/count_value[16]_i_4_n_0
    SLICE_X5Y92          LUT3 (Prop_lut3_I1_O)        0.124     7.465 r  Bit17Counter/count_value[16]_i_1/O
                         net (fo=17, routed)          0.617     8.083    Bit17Counter/count_value[16]_i_1_n_0
    SLICE_X4Y91          FDRE                                         r  Bit17Counter/count_value_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  CLK_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.602    14.788    Bit17Counter/CLK_IBUF_BUFG
    SLICE_X4Y91          FDRE                                         r  Bit17Counter/count_value_reg[1]/C
                         clock pessimism              0.269    15.057    
                         clock uncertainty           -0.035    15.021    
    SLICE_X4Y91          FDRE (Setup_fdre_C_R)       -0.429    14.592    Bit17Counter/count_value_reg[1]
  -------------------------------------------------------------------
                         required time                         14.592    
                         arrival time                          -8.083    
  -------------------------------------------------------------------
                         slack                                  6.509    

Slack (MET) :             6.509ns  (required time - arrival time)
  Source:                 Bit17Counter/count_value_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Bit17Counter/count_value_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.000ns  (logic 0.704ns (23.465%)  route 2.296ns (76.535%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  CLK_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.724     5.083    Bit17Counter/CLK_IBUF_BUFG
    SLICE_X4Y94          FDRE                                         r  Bit17Counter/count_value_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDRE (Prop_fdre_C_Q)         0.456     5.539 f  Bit17Counter/count_value_reg[14]/Q
                         net (fo=2, routed)           0.867     6.406    Bit17Counter/count_value_reg_n_0_[14]
    SLICE_X5Y93          LUT6 (Prop_lut6_I3_O)        0.124     6.530 r  Bit17Counter/count_value[16]_i_4/O
                         net (fo=1, routed)           0.811     7.341    Bit17Counter/count_value[16]_i_4_n_0
    SLICE_X5Y92          LUT3 (Prop_lut3_I1_O)        0.124     7.465 r  Bit17Counter/count_value[16]_i_1/O
                         net (fo=17, routed)          0.617     8.083    Bit17Counter/count_value[16]_i_1_n_0
    SLICE_X4Y91          FDRE                                         r  Bit17Counter/count_value_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  CLK_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.602    14.788    Bit17Counter/CLK_IBUF_BUFG
    SLICE_X4Y91          FDRE                                         r  Bit17Counter/count_value_reg[2]/C
                         clock pessimism              0.269    15.057    
                         clock uncertainty           -0.035    15.021    
    SLICE_X4Y91          FDRE (Setup_fdre_C_R)       -0.429    14.592    Bit17Counter/count_value_reg[2]
  -------------------------------------------------------------------
                         required time                         14.592    
                         arrival time                          -8.083    
  -------------------------------------------------------------------
                         slack                                  6.509    

Slack (MET) :             6.509ns  (required time - arrival time)
  Source:                 Bit17Counter/count_value_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Bit17Counter/count_value_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.000ns  (logic 0.704ns (23.465%)  route 2.296ns (76.535%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  CLK_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.724     5.083    Bit17Counter/CLK_IBUF_BUFG
    SLICE_X4Y94          FDRE                                         r  Bit17Counter/count_value_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDRE (Prop_fdre_C_Q)         0.456     5.539 f  Bit17Counter/count_value_reg[14]/Q
                         net (fo=2, routed)           0.867     6.406    Bit17Counter/count_value_reg_n_0_[14]
    SLICE_X5Y93          LUT6 (Prop_lut6_I3_O)        0.124     6.530 r  Bit17Counter/count_value[16]_i_4/O
                         net (fo=1, routed)           0.811     7.341    Bit17Counter/count_value[16]_i_4_n_0
    SLICE_X5Y92          LUT3 (Prop_lut3_I1_O)        0.124     7.465 r  Bit17Counter/count_value[16]_i_1/O
                         net (fo=17, routed)          0.617     8.083    Bit17Counter/count_value[16]_i_1_n_0
    SLICE_X4Y91          FDRE                                         r  Bit17Counter/count_value_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  CLK_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.602    14.788    Bit17Counter/CLK_IBUF_BUFG
    SLICE_X4Y91          FDRE                                         r  Bit17Counter/count_value_reg[3]/C
                         clock pessimism              0.269    15.057    
                         clock uncertainty           -0.035    15.021    
    SLICE_X4Y91          FDRE (Setup_fdre_C_R)       -0.429    14.592    Bit17Counter/count_value_reg[3]
  -------------------------------------------------------------------
                         required time                         14.592    
                         arrival time                          -8.083    
  -------------------------------------------------------------------
                         slack                                  6.509    

Slack (MET) :             6.509ns  (required time - arrival time)
  Source:                 Bit17Counter/count_value_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Bit17Counter/count_value_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.000ns  (logic 0.704ns (23.465%)  route 2.296ns (76.535%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  CLK_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.724     5.083    Bit17Counter/CLK_IBUF_BUFG
    SLICE_X4Y94          FDRE                                         r  Bit17Counter/count_value_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDRE (Prop_fdre_C_Q)         0.456     5.539 f  Bit17Counter/count_value_reg[14]/Q
                         net (fo=2, routed)           0.867     6.406    Bit17Counter/count_value_reg_n_0_[14]
    SLICE_X5Y93          LUT6 (Prop_lut6_I3_O)        0.124     6.530 r  Bit17Counter/count_value[16]_i_4/O
                         net (fo=1, routed)           0.811     7.341    Bit17Counter/count_value[16]_i_4_n_0
    SLICE_X5Y92          LUT3 (Prop_lut3_I1_O)        0.124     7.465 r  Bit17Counter/count_value[16]_i_1/O
                         net (fo=17, routed)          0.617     8.083    Bit17Counter/count_value[16]_i_1_n_0
    SLICE_X4Y91          FDRE                                         r  Bit17Counter/count_value_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  CLK_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.602    14.788    Bit17Counter/CLK_IBUF_BUFG
    SLICE_X4Y91          FDRE                                         r  Bit17Counter/count_value_reg[4]/C
                         clock pessimism              0.269    15.057    
                         clock uncertainty           -0.035    15.021    
    SLICE_X4Y91          FDRE (Setup_fdre_C_R)       -0.429    14.592    Bit17Counter/count_value_reg[4]
  -------------------------------------------------------------------
                         required time                         14.592    
                         arrival time                          -8.083    
  -------------------------------------------------------------------
                         slack                                  6.509    

Slack (MET) :             6.573ns  (required time - arrival time)
  Source:                 Bit17Counter/count_value_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Bit17Counter/count_value_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.938ns  (logic 0.704ns (23.961%)  route 2.234ns (76.039%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  CLK_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.724     5.083    Bit17Counter/CLK_IBUF_BUFG
    SLICE_X4Y94          FDRE                                         r  Bit17Counter/count_value_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDRE (Prop_fdre_C_Q)         0.456     5.539 f  Bit17Counter/count_value_reg[14]/Q
                         net (fo=2, routed)           0.867     6.406    Bit17Counter/count_value_reg_n_0_[14]
    SLICE_X5Y93          LUT6 (Prop_lut6_I3_O)        0.124     6.530 r  Bit17Counter/count_value[16]_i_4/O
                         net (fo=1, routed)           0.811     7.341    Bit17Counter/count_value[16]_i_4_n_0
    SLICE_X5Y92          LUT3 (Prop_lut3_I1_O)        0.124     7.465 r  Bit17Counter/count_value[16]_i_1/O
                         net (fo=17, routed)          0.555     8.021    Bit17Counter/count_value[16]_i_1_n_0
    SLICE_X4Y93          FDRE                                         r  Bit17Counter/count_value_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  CLK_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.603    14.789    Bit17Counter/CLK_IBUF_BUFG
    SLICE_X4Y93          FDRE                                         r  Bit17Counter/count_value_reg[10]/C
                         clock pessimism              0.269    15.058    
                         clock uncertainty           -0.035    15.022    
    SLICE_X4Y93          FDRE (Setup_fdre_C_R)       -0.429    14.593    Bit17Counter/count_value_reg[10]
  -------------------------------------------------------------------
                         required time                         14.593    
                         arrival time                          -8.021    
  -------------------------------------------------------------------
                         slack                                  6.573    

Slack (MET) :             6.573ns  (required time - arrival time)
  Source:                 Bit17Counter/count_value_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Bit17Counter/count_value_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.938ns  (logic 0.704ns (23.961%)  route 2.234ns (76.039%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  CLK_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.724     5.083    Bit17Counter/CLK_IBUF_BUFG
    SLICE_X4Y94          FDRE                                         r  Bit17Counter/count_value_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDRE (Prop_fdre_C_Q)         0.456     5.539 f  Bit17Counter/count_value_reg[14]/Q
                         net (fo=2, routed)           0.867     6.406    Bit17Counter/count_value_reg_n_0_[14]
    SLICE_X5Y93          LUT6 (Prop_lut6_I3_O)        0.124     6.530 r  Bit17Counter/count_value[16]_i_4/O
                         net (fo=1, routed)           0.811     7.341    Bit17Counter/count_value[16]_i_4_n_0
    SLICE_X5Y92          LUT3 (Prop_lut3_I1_O)        0.124     7.465 r  Bit17Counter/count_value[16]_i_1/O
                         net (fo=17, routed)          0.555     8.021    Bit17Counter/count_value[16]_i_1_n_0
    SLICE_X4Y93          FDRE                                         r  Bit17Counter/count_value_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  CLK_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.603    14.789    Bit17Counter/CLK_IBUF_BUFG
    SLICE_X4Y93          FDRE                                         r  Bit17Counter/count_value_reg[11]/C
                         clock pessimism              0.269    15.058    
                         clock uncertainty           -0.035    15.022    
    SLICE_X4Y93          FDRE (Setup_fdre_C_R)       -0.429    14.593    Bit17Counter/count_value_reg[11]
  -------------------------------------------------------------------
                         required time                         14.593    
                         arrival time                          -8.021    
  -------------------------------------------------------------------
                         slack                                  6.573    

Slack (MET) :             6.573ns  (required time - arrival time)
  Source:                 Bit17Counter/count_value_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Bit17Counter/count_value_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.938ns  (logic 0.704ns (23.961%)  route 2.234ns (76.039%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  CLK_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.724     5.083    Bit17Counter/CLK_IBUF_BUFG
    SLICE_X4Y94          FDRE                                         r  Bit17Counter/count_value_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDRE (Prop_fdre_C_Q)         0.456     5.539 f  Bit17Counter/count_value_reg[14]/Q
                         net (fo=2, routed)           0.867     6.406    Bit17Counter/count_value_reg_n_0_[14]
    SLICE_X5Y93          LUT6 (Prop_lut6_I3_O)        0.124     6.530 r  Bit17Counter/count_value[16]_i_4/O
                         net (fo=1, routed)           0.811     7.341    Bit17Counter/count_value[16]_i_4_n_0
    SLICE_X5Y92          LUT3 (Prop_lut3_I1_O)        0.124     7.465 r  Bit17Counter/count_value[16]_i_1/O
                         net (fo=17, routed)          0.555     8.021    Bit17Counter/count_value[16]_i_1_n_0
    SLICE_X4Y93          FDRE                                         r  Bit17Counter/count_value_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  CLK_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.603    14.789    Bit17Counter/CLK_IBUF_BUFG
    SLICE_X4Y93          FDRE                                         r  Bit17Counter/count_value_reg[12]/C
                         clock pessimism              0.269    15.058    
                         clock uncertainty           -0.035    15.022    
    SLICE_X4Y93          FDRE (Setup_fdre_C_R)       -0.429    14.593    Bit17Counter/count_value_reg[12]
  -------------------------------------------------------------------
                         required time                         14.593    
                         arrival time                          -8.021    
  -------------------------------------------------------------------
                         slack                                  6.573    

Slack (MET) :             6.573ns  (required time - arrival time)
  Source:                 Bit17Counter/count_value_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Bit17Counter/count_value_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.938ns  (logic 0.704ns (23.961%)  route 2.234ns (76.039%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  CLK_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.724     5.083    Bit17Counter/CLK_IBUF_BUFG
    SLICE_X4Y94          FDRE                                         r  Bit17Counter/count_value_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDRE (Prop_fdre_C_Q)         0.456     5.539 f  Bit17Counter/count_value_reg[14]/Q
                         net (fo=2, routed)           0.867     6.406    Bit17Counter/count_value_reg_n_0_[14]
    SLICE_X5Y93          LUT6 (Prop_lut6_I3_O)        0.124     6.530 r  Bit17Counter/count_value[16]_i_4/O
                         net (fo=1, routed)           0.811     7.341    Bit17Counter/count_value[16]_i_4_n_0
    SLICE_X5Y92          LUT3 (Prop_lut3_I1_O)        0.124     7.465 r  Bit17Counter/count_value[16]_i_1/O
                         net (fo=17, routed)          0.555     8.021    Bit17Counter/count_value[16]_i_1_n_0
    SLICE_X4Y93          FDRE                                         r  Bit17Counter/count_value_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  CLK_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.603    14.789    Bit17Counter/CLK_IBUF_BUFG
    SLICE_X4Y93          FDRE                                         r  Bit17Counter/count_value_reg[9]/C
                         clock pessimism              0.269    15.058    
                         clock uncertainty           -0.035    15.022    
    SLICE_X4Y93          FDRE (Setup_fdre_C_R)       -0.429    14.593    Bit17Counter/count_value_reg[9]
  -------------------------------------------------------------------
                         required time                         14.593    
                         arrival time                          -8.021    
  -------------------------------------------------------------------
                         slack                                  6.573    

Slack (MET) :             6.628ns  (required time - arrival time)
  Source:                 Bit17Counter/count_value_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Bit17Counter/count_value_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.882ns  (logic 0.704ns (24.425%)  route 2.178ns (75.575%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  CLK_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.724     5.083    Bit17Counter/CLK_IBUF_BUFG
    SLICE_X4Y93          FDRE                                         r  Bit17Counter/count_value_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDRE (Prop_fdre_C_Q)         0.456     5.539 f  Bit17Counter/count_value_reg[11]/Q
                         net (fo=2, routed)           0.860     6.398    Bit17Counter/count_value_reg_n_0_[11]
    SLICE_X5Y93          LUT6 (Prop_lut6_I0_O)        0.124     6.522 r  Bit17Counter/count_value[16]_i_4/O
                         net (fo=1, routed)           0.811     7.334    Bit17Counter/count_value[16]_i_4_n_0
    SLICE_X5Y92          LUT3 (Prop_lut3_I1_O)        0.124     7.458 r  Bit17Counter/count_value[16]_i_1/O
                         net (fo=17, routed)          0.507     7.965    Bit17Counter/count_value[16]_i_1_n_0
    SLICE_X4Y94          FDRE                                         r  Bit17Counter/count_value_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  CLK_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.603    14.789    Bit17Counter/CLK_IBUF_BUFG
    SLICE_X4Y94          FDRE                                         r  Bit17Counter/count_value_reg[13]/C
                         clock pessimism              0.269    15.058    
                         clock uncertainty           -0.035    15.022    
    SLICE_X4Y94          FDRE (Setup_fdre_C_R)       -0.429    14.593    Bit17Counter/count_value_reg[13]
  -------------------------------------------------------------------
                         required time                         14.593    
                         arrival time                          -7.965    
  -------------------------------------------------------------------
                         slack                                  6.628    

Slack (MET) :             6.628ns  (required time - arrival time)
  Source:                 Bit17Counter/count_value_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Bit17Counter/count_value_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.882ns  (logic 0.704ns (24.425%)  route 2.178ns (75.575%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  CLK_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.724     5.083    Bit17Counter/CLK_IBUF_BUFG
    SLICE_X4Y93          FDRE                                         r  Bit17Counter/count_value_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDRE (Prop_fdre_C_Q)         0.456     5.539 f  Bit17Counter/count_value_reg[11]/Q
                         net (fo=2, routed)           0.860     6.398    Bit17Counter/count_value_reg_n_0_[11]
    SLICE_X5Y93          LUT6 (Prop_lut6_I0_O)        0.124     6.522 r  Bit17Counter/count_value[16]_i_4/O
                         net (fo=1, routed)           0.811     7.334    Bit17Counter/count_value[16]_i_4_n_0
    SLICE_X5Y92          LUT3 (Prop_lut3_I1_O)        0.124     7.458 r  Bit17Counter/count_value[16]_i_1/O
                         net (fo=17, routed)          0.507     7.965    Bit17Counter/count_value[16]_i_1_n_0
    SLICE_X4Y94          FDRE                                         r  Bit17Counter/count_value_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  CLK_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.603    14.789    Bit17Counter/CLK_IBUF_BUFG
    SLICE_X4Y94          FDRE                                         r  Bit17Counter/count_value_reg[14]/C
                         clock pessimism              0.269    15.058    
                         clock uncertainty           -0.035    15.022    
    SLICE_X4Y94          FDRE (Setup_fdre_C_R)       -0.429    14.593    Bit17Counter/count_value_reg[14]
  -------------------------------------------------------------------
                         required time                         14.593    
                         arrival time                          -7.965    
  -------------------------------------------------------------------
                         slack                                  6.628    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 Bit4Counter0/count_value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Bit4Counter0/Trigger_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.186ns (70.426%)  route 0.078ns (29.574%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.495ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  CLK_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.603     1.436    Bit4Counter0/CLK_IBUF_BUFG
    SLICE_X3Y92          FDRE                                         r  Bit4Counter0/count_value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDRE (Prop_fdre_C_Q)         0.141     1.577 r  Bit4Counter0/count_value_reg[0]/Q
                         net (fo=5, routed)           0.078     1.655    Bit4Counter0/count_value_reg_n_0_[0]
    SLICE_X2Y92          LUT6 (Prop_lut6_I1_O)        0.045     1.700 r  Bit4Counter0/Trigger_out_i_1/O
                         net (fo=1, routed)           0.000     1.700    Bit4Counter0/Trigger_out0
    SLICE_X2Y92          FDRE                                         r  Bit4Counter0/Trigger_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  CLK_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.876     1.945    Bit4Counter0/CLK_IBUF_BUFG
    SLICE_X2Y92          FDRE                                         r  Bit4Counter0/Trigger_out_reg/C
                         clock pessimism             -0.495     1.449    
    SLICE_X2Y92          FDRE (Hold_fdre_C_D)         0.120     1.569    Bit4Counter0/Trigger_out_reg
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.700    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 Bit4Counter3/count_value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Bit4Counter3/Trigger_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.186ns (67.005%)  route 0.092ns (32.995%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.495ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  CLK_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.603     1.436    Bit4Counter3/CLK_IBUF_BUFG
    SLICE_X1Y91          FDRE                                         r  Bit4Counter3/count_value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          FDRE (Prop_fdre_C_Q)         0.141     1.577 r  Bit4Counter3/count_value_reg[0]/Q
                         net (fo=6, routed)           0.092     1.669    Bit4Counter3/Q[0]
    SLICE_X0Y91          LUT5 (Prop_lut5_I0_O)        0.045     1.714 r  Bit4Counter3/Trigger_out_i_1__2/O
                         net (fo=1, routed)           0.000     1.714    Bit4Counter3/Trigger_out0
    SLICE_X0Y91          FDRE                                         r  Bit4Counter3/Trigger_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  CLK_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.876     1.945    Bit4Counter3/CLK_IBUF_BUFG
    SLICE_X0Y91          FDRE                                         r  Bit4Counter3/Trigger_out_reg/C
                         clock pessimism             -0.495     1.449    
    SLICE_X0Y91          FDRE (Hold_fdre_C_D)         0.091     1.540    Bit4Counter3/Trigger_out_reg
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           1.714    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 Bit4Counter2/Trigger_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Bit4Counter3/count_value_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.209ns (65.175%)  route 0.112ns (34.825%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.492ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  CLK_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.603     1.436    Bit4Counter2/CLK_IBUF_BUFG
    SLICE_X2Y92          FDRE                                         r  Bit4Counter2/Trigger_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y92          FDRE (Prop_fdre_C_Q)         0.164     1.600 r  Bit4Counter2/Trigger_out_reg/Q
                         net (fo=8, routed)           0.112     1.712    Bit4Counter3/E[0]
    SLICE_X1Y91          LUT6 (Prop_lut6_I5_O)        0.045     1.757 r  Bit4Counter3/count_value[3]_i_1__1/O
                         net (fo=1, routed)           0.000     1.757    Bit4Counter3/count_value[3]_i_1__1_n_0
    SLICE_X1Y91          FDRE                                         r  Bit4Counter3/count_value_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  CLK_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.876     1.945    Bit4Counter3/CLK_IBUF_BUFG
    SLICE_X1Y91          FDRE                                         r  Bit4Counter3/count_value_reg[3]/C
                         clock pessimism             -0.492     1.452    
    SLICE_X1Y91          FDRE (Hold_fdre_C_D)         0.092     1.544    Bit4Counter3/count_value_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.757    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 Bit4Counter2/Trigger_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Bit4Counter3/count_value_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.209ns (64.973%)  route 0.113ns (35.027%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.492ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  CLK_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.603     1.436    Bit4Counter2/CLK_IBUF_BUFG
    SLICE_X2Y92          FDRE                                         r  Bit4Counter2/Trigger_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y92          FDRE (Prop_fdre_C_Q)         0.164     1.600 r  Bit4Counter2/Trigger_out_reg/Q
                         net (fo=8, routed)           0.113     1.713    Bit4Counter3/E[0]
    SLICE_X1Y91          LUT6 (Prop_lut6_I5_O)        0.045     1.758 r  Bit4Counter3/count_value[2]_i_1__0/O
                         net (fo=1, routed)           0.000     1.758    Bit4Counter3/count_value[2]_i_1__0_n_0
    SLICE_X1Y91          FDRE                                         r  Bit4Counter3/count_value_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  CLK_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.876     1.945    Bit4Counter3/CLK_IBUF_BUFG
    SLICE_X1Y91          FDRE                                         r  Bit4Counter3/count_value_reg[2]/C
                         clock pessimism             -0.492     1.452    
    SLICE_X1Y91          FDRE (Hold_fdre_C_D)         0.091     1.543    Bit4Counter3/count_value_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.758    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 Bit4Counter0/count_value_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Bit4Counter0/count_value_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.243%)  route 0.133ns (41.757%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  CLK_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.603     1.436    Bit4Counter0/CLK_IBUF_BUFG
    SLICE_X3Y92          FDRE                                         r  Bit4Counter0/count_value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDRE (Prop_fdre_C_Q)         0.141     1.577 r  Bit4Counter0/count_value_reg[2]/Q
                         net (fo=4, routed)           0.133     1.711    Bit4Counter0/count_value_reg_n_0_[2]
    SLICE_X3Y92          LUT6 (Prop_lut6_I5_O)        0.045     1.756 r  Bit4Counter0/count_value[3]_i_2/O
                         net (fo=1, routed)           0.000     1.756    Bit4Counter0/count_value[3]_i_2_n_0
    SLICE_X3Y92          FDRE                                         r  Bit4Counter0/count_value_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  CLK_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.876     1.945    Bit4Counter0/CLK_IBUF_BUFG
    SLICE_X3Y92          FDRE                                         r  Bit4Counter0/count_value_reg[3]/C
                         clock pessimism             -0.508     1.436    
    SLICE_X3Y92          FDRE (Hold_fdre_C_D)         0.092     1.528    Bit4Counter0/count_value_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.528    
                         arrival time                           1.756    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 Bit4Counter0/count_value_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Bit4Counter0/count_value_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.061%)  route 0.134ns (41.939%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  CLK_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.603     1.436    Bit4Counter0/CLK_IBUF_BUFG
    SLICE_X3Y92          FDRE                                         r  Bit4Counter0/count_value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDRE (Prop_fdre_C_Q)         0.141     1.577 r  Bit4Counter0/count_value_reg[2]/Q
                         net (fo=4, routed)           0.134     1.712    Bit4Counter0/count_value_reg_n_0_[2]
    SLICE_X3Y92          LUT6 (Prop_lut6_I4_O)        0.045     1.757 r  Bit4Counter0/count_value[2]_i_1/O
                         net (fo=1, routed)           0.000     1.757    Bit4Counter0/count_value[2]_i_1_n_0
    SLICE_X3Y92          FDRE                                         r  Bit4Counter0/count_value_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  CLK_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.876     1.945    Bit4Counter0/CLK_IBUF_BUFG
    SLICE_X3Y92          FDRE                                         r  Bit4Counter0/count_value_reg[2]/C
                         clock pessimism             -0.508     1.436    
    SLICE_X3Y92          FDRE (Hold_fdre_C_D)         0.091     1.527    Bit4Counter0/count_value_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.527    
                         arrival time                           1.757    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 Bit4Counter2/count_value_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Bit4Counter2/count_value_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.208ns (56.469%)  route 0.160ns (43.531%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  CLK_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.603     1.436    Bit4Counter2/CLK_IBUF_BUFG
    SLICE_X2Y92          FDRE                                         r  Bit4Counter2/count_value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y92          FDRE (Prop_fdre_C_Q)         0.164     1.600 r  Bit4Counter2/count_value_reg[1]/Q
                         net (fo=4, routed)           0.160     1.761    Bit4Counter2/count_value_reg[2]_2
    SLICE_X2Y92          LUT5 (Prop_lut5_I1_O)        0.044     1.805 r  Bit4Counter2/count_value[2]_i_1/O
                         net (fo=1, routed)           0.000     1.805    Bit4Counter2/count_value[2]_i_1_n_0
    SLICE_X2Y92          FDRE                                         r  Bit4Counter2/count_value_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  CLK_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.876     1.945    Bit4Counter2/CLK_IBUF_BUFG
    SLICE_X2Y92          FDRE                                         r  Bit4Counter2/count_value_reg[2]/C
                         clock pessimism             -0.508     1.436    
    SLICE_X2Y92          FDRE (Hold_fdre_C_D)         0.131     1.567    Bit4Counter2/count_value_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 Bit4Counter1/count_value_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Bit4Counter1/count_value_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.209ns (59.593%)  route 0.142ns (40.407%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.492ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  CLK_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.604     1.437    Bit4Counter1/CLK_IBUF_BUFG
    SLICE_X2Y93          FDRE                                         r  Bit4Counter1/count_value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y93          FDRE (Prop_fdre_C_Q)         0.164     1.601 r  Bit4Counter1/count_value_reg[1]/Q
                         net (fo=5, routed)           0.142     1.743    Bit4Counter1/Q[1]
    SLICE_X1Y93          LUT6 (Prop_lut6_I0_O)        0.045     1.788 r  Bit4Counter1/count_value[2]_i_1/O
                         net (fo=1, routed)           0.000     1.788    Bit4Counter1/count_value[2]_i_1_n_0
    SLICE_X1Y93          FDRE                                         r  Bit4Counter1/count_value_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  CLK_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.877     1.946    Bit4Counter1/CLK_IBUF_BUFG
    SLICE_X1Y93          FDRE                                         r  Bit4Counter1/count_value_reg[2]/C
                         clock pessimism             -0.492     1.453    
    SLICE_X1Y93          FDRE (Hold_fdre_C_D)         0.092     1.545    Bit4Counter1/count_value_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 Bit4Counter4/count_value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Bit4Counter4/count_value_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.190ns (51.771%)  route 0.177ns (48.229%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.492ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  CLK_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.603     1.436    Bit4Counter4/CLK_IBUF_BUFG
    SLICE_X0Y91          FDRE                                         r  Bit4Counter4/count_value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE (Prop_fdre_C_Q)         0.141     1.577 r  Bit4Counter4/count_value_reg[0]/Q
                         net (fo=4, routed)           0.177     1.754    Bit4Counter4/count_value_reg[2]_0
    SLICE_X0Y92          LUT5 (Prop_lut5_I0_O)        0.049     1.803 r  Bit4Counter4/count_value[2]_i_1/O
                         net (fo=1, routed)           0.000     1.803    Bit4Counter4/count_value[2]_i_1_n_0
    SLICE_X0Y92          FDRE                                         r  Bit4Counter4/count_value_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  CLK_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.876     1.945    Bit4Counter4/CLK_IBUF_BUFG
    SLICE_X0Y92          FDRE                                         r  Bit4Counter4/count_value_reg[2]/C
                         clock pessimism             -0.492     1.452    
    SLICE_X0Y92          FDRE (Hold_fdre_C_D)         0.107     1.559    Bit4Counter4/count_value_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 Bit17Counter/Trigger_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Bit2Counter/count_value_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.184ns (51.933%)  route 0.170ns (48.067%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  CLK_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.603     1.436    Bit17Counter/CLK_IBUF_BUFG
    SLICE_X1Y92          FDRE                                         r  Bit17Counter/Trigger_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y92          FDRE (Prop_fdre_C_Q)         0.141     1.577 r  Bit17Counter/Trigger_out_reg/Q
                         net (fo=7, routed)           0.170     1.748    Bit2Counter/Bit17TriggOut
    SLICE_X1Y92          LUT3 (Prop_lut3_I1_O)        0.043     1.791 r  Bit2Counter/count_value[1]_i_1/O
                         net (fo=1, routed)           0.000     1.791    Bit2Counter/count_value[1]_i_1_n_0
    SLICE_X1Y92          FDRE                                         r  Bit2Counter/count_value_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  CLK_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.876     1.945    Bit2Counter/CLK_IBUF_BUFG
    SLICE_X1Y92          FDRE                                         r  Bit2Counter/count_value_reg[1]/C
                         clock pessimism             -0.508     1.436    
    SLICE_X1Y92          FDRE (Hold_fdre_C_D)         0.107     1.543    Bit2Counter/count_value_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.247    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y92     Bit17Counter/Trigger_out_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y92     Bit17Counter/count_value_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y93     Bit17Counter/count_value_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y93     Bit17Counter/count_value_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y93     Bit17Counter/count_value_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y94     Bit17Counter/count_value_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y94     Bit17Counter/count_value_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y94     Bit17Counter/count_value_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y94     Bit17Counter/count_value_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y92     Bit17Counter/Trigger_out_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y93     Bit17Counter/count_value_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y93     Bit17Counter/count_value_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y93     Bit17Counter/count_value_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y94     Bit17Counter/count_value_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y94     Bit17Counter/count_value_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y94     Bit17Counter/count_value_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y94     Bit17Counter/count_value_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y93     Bit17Counter/count_value_reg[9]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y92     Bit2Counter/count_value_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y92     Bit17Counter/Trigger_out_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y92     Bit17Counter/count_value_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y92     Bit17Counter/count_value_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y93     Bit17Counter/count_value_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y93     Bit17Counter/count_value_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y93     Bit17Counter/count_value_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y93     Bit17Counter/count_value_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y93     Bit17Counter/count_value_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y93     Bit17Counter/count_value_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y94     Bit17Counter/count_value_reg[13]/C



