Release 14.3 - xst P.40xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.17 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.17 secs
 
--> Reading design: matrix_multiplier.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "matrix_multiplier.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "matrix_multiplier"
Output Format                      : NGC
Target Device                      : xc6slx45-3-csg324

---- Source Options
Top Module Name                    : matrix_multiplier
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:\Users\Joy Chopra\Matrix_Multiplier\ipcore_dir\row_ram.vhd" into library work
Parsing entity <row_ram>.
Parsing architecture <row_ram_a> of entity <row_ram>.
Parsing VHDL file "C:\Users\Joy Chopra\Matrix_Multiplier\ipcore_dir\matrix_ram.vhd" into library work
Parsing entity <matrix_ram>.
Parsing architecture <matrix_ram_a> of entity <matrix_ram>.
Parsing VHDL file "X:/New folder/IITG/Semester 4/CS223 Hardware Lab/Assignment 4/VHDL/comm_fpga_fx2.vhdl" into library work
Parsing entity <comm_fpga_fx2>.
Parsing architecture <behavioural> of entity <comm_fpga_fx2>.
Parsing VHDL file "C:\Users\Joy Chopra\Matrix_Multiplier\mac.vhd" into library work
Parsing entity <mac>.
Parsing architecture <behavioural> of entity <mac>.
Parsing VHDL file "X:/New folder/IITG/Semester 4/CS223 Hardware Lab/Assignment 4/VHDL/Matrix_Multiplier.vhdl" into library work
Parsing entity <matrix_multiplier>.
Parsing architecture <behavioural> of entity <matrix_multiplier>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <matrix_multiplier> (architecture <behavioural>) from library <work>.
WARNING:HDLCompiler:871 - "X:/New folder/IITG/Semester 4/CS223 Hardware Lab/Assignment 4/VHDL/Matrix_Multiplier.vhdl" Line 129: Using initial value "00000000" for addrbb since it is never assigned
WARNING:HDLCompiler:871 - "X:/New folder/IITG/Semester 4/CS223 Hardware Lab/Assignment 4/VHDL/Matrix_Multiplier.vhdl" Line 131: Using initial value '1' for enab since it is never assigned
WARNING:HDLCompiler:871 - "X:/New folder/IITG/Semester 4/CS223 Hardware Lab/Assignment 4/VHDL/Matrix_Multiplier.vhdl" Line 132: Using initial value '1' for enbb since it is never assigned
WARNING:HDLCompiler:871 - "X:/New folder/IITG/Semester 4/CS223 Hardware Lab/Assignment 4/VHDL/Matrix_Multiplier.vhdl" Line 135: Using initial value "0" for webb since it is never assigned
WARNING:HDLCompiler:871 - "X:/New folder/IITG/Semester 4/CS223 Hardware Lab/Assignment 4/VHDL/Matrix_Multiplier.vhdl" Line 137: Using initial value "00000000" for dinbb since it is never assigned
WARNING:HDLCompiler:871 - "X:/New folder/IITG/Semester 4/CS223 Hardware Lab/Assignment 4/VHDL/Matrix_Multiplier.vhdl" Line 157: Using initial value ("0000","0000","0000","0000","0000","0000","0000","0000","0000","0000","0000","0000","0000","0000","0000","0000") for addrba since it is never assigned
WARNING:HDLCompiler:871 - "X:/New folder/IITG/Semester 4/CS223 Hardware Lab/Assignment 4/VHDL/Matrix_Multiplier.vhdl" Line 163: Using initial value "1111111111111111" for enaa since it is never assigned
WARNING:HDLCompiler:871 - "X:/New folder/IITG/Semester 4/CS223 Hardware Lab/Assignment 4/VHDL/Matrix_Multiplier.vhdl" Line 164: Using initial value "1111111111111111" for enba since it is never assigned
WARNING:HDLCompiler:871 - "X:/New folder/IITG/Semester 4/CS223 Hardware Lab/Assignment 4/VHDL/Matrix_Multiplier.vhdl" Line 168: Using initial value ("0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0") for weba since it is never assigned
WARNING:HDLCompiler:871 - "X:/New folder/IITG/Semester 4/CS223 Hardware Lab/Assignment 4/VHDL/Matrix_Multiplier.vhdl" Line 170: Using initial value ("00000000","00000000","00000000","00000000","00000000","00000000","00000000","00000000","00000000","00000000","00000000","00000000","00000000","00000000","00000000","00000000") for dinba since it is never assigned
WARNING:HDLCompiler:871 - "X:/New folder/IITG/Semester 4/CS223 Hardware Lab/Assignment 4/VHDL/Matrix_Multiplier.vhdl" Line 175: Using initial value ("0000","0000","0000","0000","0000","0000","0000","0000","0000","0000","0000","0000","0000","0000","0000","0000") for addrbc since it is never assigned
WARNING:HDLCompiler:871 - "X:/New folder/IITG/Semester 4/CS223 Hardware Lab/Assignment 4/VHDL/Matrix_Multiplier.vhdl" Line 181: Using initial value "1111111111111111" for enac since it is never assigned
WARNING:HDLCompiler:871 - "X:/New folder/IITG/Semester 4/CS223 Hardware Lab/Assignment 4/VHDL/Matrix_Multiplier.vhdl" Line 182: Using initial value "1111111111111111" for enbc since it is never assigned
WARNING:HDLCompiler:871 - "X:/New folder/IITG/Semester 4/CS223 Hardware Lab/Assignment 4/VHDL/Matrix_Multiplier.vhdl" Line 185: Using initial value ("0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0") for webc since it is never assigned
WARNING:HDLCompiler:871 - "X:/New folder/IITG/Semester 4/CS223 Hardware Lab/Assignment 4/VHDL/Matrix_Multiplier.vhdl" Line 187: Using initial value ("11111111","11111111","11111111","11111111","11111111","11111111","11111111","11111111","11111111","11111111","11111111","11111111","11111111","11111111","11111111","11111111") for dinbc since it is never assigned

Elaborating entity <matrix_ram> (architecture <matrix_ram_a>) from library <work>.

Elaborating entity <row_ram> (architecture <row_ram_a>) from library <work>.

Elaborating entity <mac> (architecture <behavioural>) from library <work>.

Elaborating entity <comm_fpga_fx2> (architecture <behavioural>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <matrix_multiplier>.
    Related source file is "X:/New folder/IITG/Semester 4/CS223 Hardware Lab/Assignment 4/VHDL/Matrix_Multiplier.vhdl".
INFO:Xst:3210 - "X:/New folder/IITG/Semester 4/CS223 Hardware Lab/Assignment 4/VHDL/Matrix_Multiplier.vhdl" line 194: Output port <doutb> of the instance <matrixb> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "X:/New folder/IITG/Semester 4/CS223 Hardware Lab/Assignment 4/VHDL/Matrix_Multiplier.vhdl" line 214: Output port <doutb> of the instance <GEN_row_ram1[0].rowramA> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "X:/New folder/IITG/Semester 4/CS223 Hardware Lab/Assignment 4/VHDL/Matrix_Multiplier.vhdl" line 214: Output port <doutb> of the instance <GEN_row_ram1[1].rowramA> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "X:/New folder/IITG/Semester 4/CS223 Hardware Lab/Assignment 4/VHDL/Matrix_Multiplier.vhdl" line 214: Output port <doutb> of the instance <GEN_row_ram1[2].rowramA> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "X:/New folder/IITG/Semester 4/CS223 Hardware Lab/Assignment 4/VHDL/Matrix_Multiplier.vhdl" line 214: Output port <doutb> of the instance <GEN_row_ram1[3].rowramA> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "X:/New folder/IITG/Semester 4/CS223 Hardware Lab/Assignment 4/VHDL/Matrix_Multiplier.vhdl" line 214: Output port <doutb> of the instance <GEN_row_ram1[4].rowramA> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "X:/New folder/IITG/Semester 4/CS223 Hardware Lab/Assignment 4/VHDL/Matrix_Multiplier.vhdl" line 214: Output port <doutb> of the instance <GEN_row_ram1[5].rowramA> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "X:/New folder/IITG/Semester 4/CS223 Hardware Lab/Assignment 4/VHDL/Matrix_Multiplier.vhdl" line 214: Output port <doutb> of the instance <GEN_row_ram1[6].rowramA> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "X:/New folder/IITG/Semester 4/CS223 Hardware Lab/Assignment 4/VHDL/Matrix_Multiplier.vhdl" line 214: Output port <doutb> of the instance <GEN_row_ram1[7].rowramA> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "X:/New folder/IITG/Semester 4/CS223 Hardware Lab/Assignment 4/VHDL/Matrix_Multiplier.vhdl" line 214: Output port <doutb> of the instance <GEN_row_ram1[8].rowramA> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "X:/New folder/IITG/Semester 4/CS223 Hardware Lab/Assignment 4/VHDL/Matrix_Multiplier.vhdl" line 214: Output port <doutb> of the instance <GEN_row_ram1[9].rowramA> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "X:/New folder/IITG/Semester 4/CS223 Hardware Lab/Assignment 4/VHDL/Matrix_Multiplier.vhdl" line 214: Output port <doutb> of the instance <GEN_row_ram1[10].rowramA> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "X:/New folder/IITG/Semester 4/CS223 Hardware Lab/Assignment 4/VHDL/Matrix_Multiplier.vhdl" line 214: Output port <doutb> of the instance <GEN_row_ram1[11].rowramA> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "X:/New folder/IITG/Semester 4/CS223 Hardware Lab/Assignment 4/VHDL/Matrix_Multiplier.vhdl" line 214: Output port <doutb> of the instance <GEN_row_ram1[12].rowramA> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "X:/New folder/IITG/Semester 4/CS223 Hardware Lab/Assignment 4/VHDL/Matrix_Multiplier.vhdl" line 214: Output port <doutb> of the instance <GEN_row_ram1[13].rowramA> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "X:/New folder/IITG/Semester 4/CS223 Hardware Lab/Assignment 4/VHDL/Matrix_Multiplier.vhdl" line 214: Output port <doutb> of the instance <GEN_row_ram1[14].rowramA> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "X:/New folder/IITG/Semester 4/CS223 Hardware Lab/Assignment 4/VHDL/Matrix_Multiplier.vhdl" line 214: Output port <doutb> of the instance <GEN_row_ram1[15].rowramA> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "X:/New folder/IITG/Semester 4/CS223 Hardware Lab/Assignment 4/VHDL/Matrix_Multiplier.vhdl" line 228: Output port <doutb> of the instance <GEN_row_ram2[0].rowramC> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "X:/New folder/IITG/Semester 4/CS223 Hardware Lab/Assignment 4/VHDL/Matrix_Multiplier.vhdl" line 228: Output port <doutb> of the instance <GEN_row_ram2[1].rowramC> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "X:/New folder/IITG/Semester 4/CS223 Hardware Lab/Assignment 4/VHDL/Matrix_Multiplier.vhdl" line 228: Output port <doutb> of the instance <GEN_row_ram2[2].rowramC> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "X:/New folder/IITG/Semester 4/CS223 Hardware Lab/Assignment 4/VHDL/Matrix_Multiplier.vhdl" line 228: Output port <doutb> of the instance <GEN_row_ram2[3].rowramC> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "X:/New folder/IITG/Semester 4/CS223 Hardware Lab/Assignment 4/VHDL/Matrix_Multiplier.vhdl" line 228: Output port <doutb> of the instance <GEN_row_ram2[4].rowramC> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "X:/New folder/IITG/Semester 4/CS223 Hardware Lab/Assignment 4/VHDL/Matrix_Multiplier.vhdl" line 228: Output port <doutb> of the instance <GEN_row_ram2[5].rowramC> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "X:/New folder/IITG/Semester 4/CS223 Hardware Lab/Assignment 4/VHDL/Matrix_Multiplier.vhdl" line 228: Output port <doutb> of the instance <GEN_row_ram2[6].rowramC> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "X:/New folder/IITG/Semester 4/CS223 Hardware Lab/Assignment 4/VHDL/Matrix_Multiplier.vhdl" line 228: Output port <doutb> of the instance <GEN_row_ram2[7].rowramC> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "X:/New folder/IITG/Semester 4/CS223 Hardware Lab/Assignment 4/VHDL/Matrix_Multiplier.vhdl" line 228: Output port <doutb> of the instance <GEN_row_ram2[8].rowramC> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "X:/New folder/IITG/Semester 4/CS223 Hardware Lab/Assignment 4/VHDL/Matrix_Multiplier.vhdl" line 228: Output port <doutb> of the instance <GEN_row_ram2[9].rowramC> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "X:/New folder/IITG/Semester 4/CS223 Hardware Lab/Assignment 4/VHDL/Matrix_Multiplier.vhdl" line 228: Output port <doutb> of the instance <GEN_row_ram2[10].rowramC> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "X:/New folder/IITG/Semester 4/CS223 Hardware Lab/Assignment 4/VHDL/Matrix_Multiplier.vhdl" line 228: Output port <doutb> of the instance <GEN_row_ram2[11].rowramC> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "X:/New folder/IITG/Semester 4/CS223 Hardware Lab/Assignment 4/VHDL/Matrix_Multiplier.vhdl" line 228: Output port <doutb> of the instance <GEN_row_ram2[12].rowramC> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "X:/New folder/IITG/Semester 4/CS223 Hardware Lab/Assignment 4/VHDL/Matrix_Multiplier.vhdl" line 228: Output port <doutb> of the instance <GEN_row_ram2[13].rowramC> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "X:/New folder/IITG/Semester 4/CS223 Hardware Lab/Assignment 4/VHDL/Matrix_Multiplier.vhdl" line 228: Output port <doutb> of the instance <GEN_row_ram2[14].rowramC> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "X:/New folder/IITG/Semester 4/CS223 Hardware Lab/Assignment 4/VHDL/Matrix_Multiplier.vhdl" line 228: Output port <doutb> of the instance <GEN_row_ram2[15].rowramC> is unconnected or connected to loadless signal.
    Found 4-bit register for signal <addraA<15>>.
    Found 4-bit register for signal <addraA<14>>.
    Found 4-bit register for signal <addraA<13>>.
    Found 4-bit register for signal <addraA<12>>.
    Found 4-bit register for signal <addraA<11>>.
    Found 4-bit register for signal <addraA<10>>.
    Found 4-bit register for signal <addraA<9>>.
    Found 4-bit register for signal <addraA<8>>.
    Found 4-bit register for signal <addraA<7>>.
    Found 4-bit register for signal <addraA<6>>.
    Found 4-bit register for signal <addraA<5>>.
    Found 4-bit register for signal <addraA<4>>.
    Found 4-bit register for signal <addraA<3>>.
    Found 4-bit register for signal <addraA<2>>.
    Found 4-bit register for signal <addraA<1>>.
    Found 4-bit register for signal <addraA<0>>.
    Found 8-bit register for signal <addraB>.
    Found 1-bit register for signal <rst>.
    Found 4-bit register for signal <addraC<15>>.
    Found 4-bit register for signal <addraC<14>>.
    Found 4-bit register for signal <addraC<13>>.
    Found 4-bit register for signal <addraC<12>>.
    Found 4-bit register for signal <addraC<11>>.
    Found 4-bit register for signal <addraC<10>>.
    Found 4-bit register for signal <addraC<9>>.
    Found 4-bit register for signal <addraC<8>>.
    Found 4-bit register for signal <addraC<7>>.
    Found 4-bit register for signal <addraC<6>>.
    Found 4-bit register for signal <addraC<5>>.
    Found 4-bit register for signal <addraC<4>>.
    Found 4-bit register for signal <addraC<3>>.
    Found 4-bit register for signal <addraC<2>>.
    Found 4-bit register for signal <addraC<1>>.
    Found 4-bit register for signal <addraC<0>>.
    Found 1-bit register for signal <weaC<15>>.
    Found 1-bit register for signal <weaC<14>>.
    Found 1-bit register for signal <weaC<13>>.
    Found 1-bit register for signal <weaC<12>>.
    Found 1-bit register for signal <weaC<11>>.
    Found 1-bit register for signal <weaC<10>>.
    Found 1-bit register for signal <weaC<9>>.
    Found 1-bit register for signal <weaC<8>>.
    Found 1-bit register for signal <weaC<7>>.
    Found 1-bit register for signal <weaC<6>>.
    Found 1-bit register for signal <weaC<5>>.
    Found 1-bit register for signal <weaC<4>>.
    Found 1-bit register for signal <weaC<3>>.
    Found 1-bit register for signal <weaC<2>>.
    Found 1-bit register for signal <weaC<1>>.
    Found 1-bit register for signal <weaC<0>>.
    Found 1-bit register for signal <multiply_en>.
    Found 2-bit register for signal <next_col_en>.
    Found 8-bit register for signal <b>.
    Found 8-bit register for signal <a<15>>.
    Found 8-bit register for signal <a<14>>.
    Found 8-bit register for signal <a<13>>.
    Found 8-bit register for signal <a<12>>.
    Found 8-bit register for signal <a<11>>.
    Found 8-bit register for signal <a<10>>.
    Found 8-bit register for signal <a<9>>.
    Found 8-bit register for signal <a<8>>.
    Found 8-bit register for signal <a<7>>.
    Found 8-bit register for signal <a<6>>.
    Found 8-bit register for signal <a<5>>.
    Found 8-bit register for signal <a<4>>.
    Found 8-bit register for signal <a<3>>.
    Found 8-bit register for signal <a<2>>.
    Found 8-bit register for signal <a<1>>.
    Found 8-bit register for signal <a<0>>.
    Found 8-bit register for signal <dinaC<15>>.
    Found 8-bit register for signal <dinaC<14>>.
    Found 8-bit register for signal <dinaC<13>>.
    Found 8-bit register for signal <dinaC<12>>.
    Found 8-bit register for signal <dinaC<11>>.
    Found 8-bit register for signal <dinaC<10>>.
    Found 8-bit register for signal <dinaC<9>>.
    Found 8-bit register for signal <dinaC<8>>.
    Found 8-bit register for signal <dinaC<7>>.
    Found 8-bit register for signal <dinaC<6>>.
    Found 8-bit register for signal <dinaC<5>>.
    Found 8-bit register for signal <dinaC<4>>.
    Found 8-bit register for signal <dinaC<3>>.
    Found 8-bit register for signal <dinaC<2>>.
    Found 8-bit register for signal <dinaC<1>>.
    Found 8-bit register for signal <dinaC<0>>.
    Found 8-bit register for signal <reg0>.
    Found finite state machine <FSM_0> for signal <next_col_en>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 24                                             |
    | Inputs             | 8                                              |
    | Outputs            | 3                                              |
    | Clock              | fx2Clk_in (rising_edge)                        |
    | Power Up State     | 01                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit adder for signal <addraA[0][3]_GND_6_o_add_392_OUT> created at line 351.
    Found 4-bit adder for signal <addraA[1][3]_GND_6_o_add_395_OUT> created at line 351.
    Found 4-bit adder for signal <addraA[2][3]_GND_6_o_add_398_OUT> created at line 351.
    Found 4-bit adder for signal <addraA[3][3]_GND_6_o_add_401_OUT> created at line 351.
    Found 4-bit adder for signal <addraA[4][3]_GND_6_o_add_404_OUT> created at line 351.
    Found 4-bit adder for signal <addraA[5][3]_GND_6_o_add_407_OUT> created at line 351.
    Found 4-bit adder for signal <addraA[6][3]_GND_6_o_add_410_OUT> created at line 351.
    Found 4-bit adder for signal <addraA[7][3]_GND_6_o_add_413_OUT> created at line 351.
    Found 4-bit adder for signal <addraA[8][3]_GND_6_o_add_416_OUT> created at line 351.
    Found 4-bit adder for signal <addraA[9][3]_GND_6_o_add_419_OUT> created at line 351.
    Found 4-bit adder for signal <addraA[10][3]_GND_6_o_add_422_OUT> created at line 351.
    Found 4-bit adder for signal <addraA[11][3]_GND_6_o_add_425_OUT> created at line 351.
    Found 4-bit adder for signal <addraA[12][3]_GND_6_o_add_428_OUT> created at line 351.
    Found 4-bit adder for signal <addraA[13][3]_GND_6_o_add_431_OUT> created at line 351.
    Found 4-bit adder for signal <addraA[14][3]_GND_6_o_add_434_OUT> created at line 351.
    Found 4-bit adder for signal <addraA[15][3]_GND_6_o_add_437_OUT> created at line 351.
    Found 8-bit adder for signal <addraB[7]_GND_6_o_add_440_OUT> created at line 356.
    Found 4-bit adder for signal <addraC[0][3]_GND_6_o_add_443_OUT> created at line 361.
    Found 4-bit adder for signal <addraC[1][3]_GND_6_o_add_446_OUT> created at line 361.
    Found 4-bit adder for signal <addraC[2][3]_GND_6_o_add_449_OUT> created at line 361.
    Found 4-bit adder for signal <addraC[3][3]_GND_6_o_add_452_OUT> created at line 361.
    Found 4-bit adder for signal <addraC[4][3]_GND_6_o_add_455_OUT> created at line 361.
    Found 4-bit adder for signal <addraC[5][3]_GND_6_o_add_458_OUT> created at line 361.
    Found 4-bit adder for signal <addraC[6][3]_GND_6_o_add_461_OUT> created at line 361.
    Found 4-bit adder for signal <addraC[7][3]_GND_6_o_add_464_OUT> created at line 361.
    Found 4-bit adder for signal <addraC[8][3]_GND_6_o_add_467_OUT> created at line 361.
    Found 4-bit adder for signal <addraC[9][3]_GND_6_o_add_470_OUT> created at line 361.
    Found 4-bit adder for signal <addraC[10][3]_GND_6_o_add_473_OUT> created at line 361.
    Found 4-bit adder for signal <addraC[11][3]_GND_6_o_add_476_OUT> created at line 361.
    Found 4-bit adder for signal <addraC[12][3]_GND_6_o_add_479_OUT> created at line 361.
    Found 4-bit adder for signal <addraC[13][3]_GND_6_o_add_482_OUT> created at line 361.
    Found 4-bit adder for signal <addraC[14][3]_GND_6_o_add_485_OUT> created at line 361.
    Found 4-bit adder for signal <addraC[15][3]_GND_6_o_add_488_OUT> created at line 361.
    Found 4-bit 4-to-1 multiplexer for signal <_n1827> created at line 237.
    Found 4-bit 4-to-1 multiplexer for signal <_n1830> created at line 237.
    Found 4-bit 4-to-1 multiplexer for signal <_n1833> created at line 237.
    Found 4-bit 4-to-1 multiplexer for signal <_n1836> created at line 237.
    Found 4-bit 4-to-1 multiplexer for signal <_n1839> created at line 237.
    Found 4-bit 4-to-1 multiplexer for signal <_n1842> created at line 237.
    Found 4-bit 4-to-1 multiplexer for signal <_n1845> created at line 237.
    Found 4-bit 4-to-1 multiplexer for signal <_n1848> created at line 237.
    Found 4-bit 4-to-1 multiplexer for signal <_n1851> created at line 237.
    Found 4-bit 4-to-1 multiplexer for signal <_n1854> created at line 237.
    Found 4-bit 4-to-1 multiplexer for signal <_n1857> created at line 237.
    Found 4-bit 4-to-1 multiplexer for signal <_n1860> created at line 237.
    Found 4-bit 4-to-1 multiplexer for signal <_n1863> created at line 237.
    Found 4-bit 4-to-1 multiplexer for signal <_n1866> created at line 237.
    Found 4-bit 4-to-1 multiplexer for signal <_n1869> created at line 237.
    Found 4-bit 4-to-1 multiplexer for signal <_n1872> created at line 237.
    Found 8-bit 4-to-1 multiplexer for signal <_n1875> created at line 237.
    Summary:
	inferred  33 Adder/Subtractor(s).
	inferred 426 D-type flip-flop(s).
	inferred 316 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <matrix_multiplier> synthesized.

Synthesizing Unit <mac>.
    Related source file is "C:\Users\Joy Chopra\Matrix_Multiplier\mac.vhd".
    Found 16-bit register for signal <acc>.
    Found 16-bit adder for signal <acc[15]_a[7]_add_1_OUT> created at line 53.
    Found 8x8-bit multiplier for signal <n0013> created at line 53.
    Summary:
	inferred   1 Multiplier(s).
	inferred   1 Adder/Subtractor(s).
	inferred  16 D-type flip-flop(s).
Unit <mac> synthesized.

Synthesizing Unit <comm_fpga_fx2>.
    Related source file is "X:/New folder/IITG/Semester 4/CS223 Hardware Lab/Assignment 4/VHDL/comm_fpga_fx2.vhdl".
    Found 32-bit register for signal <count>.
    Found 7-bit register for signal <chanAddr>.
    Found 1-bit register for signal <isWrite>.
    Found 1-bit register for signal <isAligned>.
    Found 4-bit register for signal <state>.
    Found finite state machine <FSM_1> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 10                                             |
    | Transitions        | 21                                             |
    | Inputs             | 5                                              |
    | Outputs            | 8                                              |
    | Clock              | fx2Clk_in (rising_edge)                        |
    | Power Up State     | s_idle                                         |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit subtractor for signal <GND_316_o_GND_316_o_sub_18_OUT<31:0>> created at line 1308.
    Found 1-bit tristate buffer for signal <fx2Data_io<7>> created at line 230
    Found 1-bit tristate buffer for signal <fx2Data_io<6>> created at line 230
    Found 1-bit tristate buffer for signal <fx2Data_io<5>> created at line 230
    Found 1-bit tristate buffer for signal <fx2Data_io<4>> created at line 230
    Found 1-bit tristate buffer for signal <fx2Data_io<3>> created at line 230
    Found 1-bit tristate buffer for signal <fx2Data_io<2>> created at line 230
    Found 1-bit tristate buffer for signal <fx2Data_io<1>> created at line 230
    Found 1-bit tristate buffer for signal <fx2Data_io<0>> created at line 230
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  41 D-type flip-flop(s).
	inferred  48 Multiplexer(s).
	inferred   8 Tristate(s).
	inferred   1 Finite State Machine(s).
Unit <comm_fpga_fx2> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 16
 8x8-bit multiplier                                    : 16
# Adders/Subtractors                                   : 50
 16-bit adder                                          : 16
 32-bit subtractor                                     : 1
 4-bit adder                                           : 32
 8-bit adder                                           : 1
# Registers                                            : 105
 1-bit register                                        : 20
 16-bit register                                       : 16
 32-bit register                                       : 1
 4-bit register                                        : 32
 7-bit register                                        : 1
 8-bit register                                        : 35
# Multiplexers                                         : 364
 1-bit 2-to-1 multiplexer                              : 71
 2-bit 2-to-1 multiplexer                              : 7
 32-bit 2-to-1 multiplexer                             : 5
 4-bit 2-to-1 multiplexer                              : 96
 4-bit 4-to-1 multiplexer                              : 16
 8-bit 2-to-1 multiplexer                              : 168
 8-bit 4-to-1 multiplexer                              : 1
# Tristates                                            : 8
 1-bit tristate buffer                                 : 8
# FSMs                                                 : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ipcore_dir/matrix_ram.ngc>.
Reading core <ipcore_dir/row_ram.ngc>.
Loading core <matrix_ram> for timing and area information for instance <matrixb>.
Loading core <row_ram> for timing and area information for instance <GEN_row_ram1[0].rowramA>.
Loading core <row_ram> for timing and area information for instance <GEN_row_ram1[1].rowramA>.
Loading core <row_ram> for timing and area information for instance <GEN_row_ram1[2].rowramA>.
Loading core <row_ram> for timing and area information for instance <GEN_row_ram1[3].rowramA>.
Loading core <row_ram> for timing and area information for instance <GEN_row_ram1[4].rowramA>.
Loading core <row_ram> for timing and area information for instance <GEN_row_ram1[5].rowramA>.
Loading core <row_ram> for timing and area information for instance <GEN_row_ram1[6].rowramA>.
Loading core <row_ram> for timing and area information for instance <GEN_row_ram1[7].rowramA>.
Loading core <row_ram> for timing and area information for instance <GEN_row_ram1[8].rowramA>.
Loading core <row_ram> for timing and area information for instance <GEN_row_ram1[9].rowramA>.
Loading core <row_ram> for timing and area information for instance <GEN_row_ram1[10].rowramA>.
Loading core <row_ram> for timing and area information for instance <GEN_row_ram1[11].rowramA>.
Loading core <row_ram> for timing and area information for instance <GEN_row_ram1[12].rowramA>.
Loading core <row_ram> for timing and area information for instance <GEN_row_ram1[13].rowramA>.
Loading core <row_ram> for timing and area information for instance <GEN_row_ram1[14].rowramA>.
Loading core <row_ram> for timing and area information for instance <GEN_row_ram1[15].rowramA>.
Loading core <row_ram> for timing and area information for instance <GEN_row_ram2[0].rowramC>.
Loading core <row_ram> for timing and area information for instance <GEN_row_ram2[1].rowramC>.
Loading core <row_ram> for timing and area information for instance <GEN_row_ram2[2].rowramC>.
Loading core <row_ram> for timing and area information for instance <GEN_row_ram2[3].rowramC>.
Loading core <row_ram> for timing and area information for instance <GEN_row_ram2[4].rowramC>.
Loading core <row_ram> for timing and area information for instance <GEN_row_ram2[5].rowramC>.
Loading core <row_ram> for timing and area information for instance <GEN_row_ram2[6].rowramC>.
Loading core <row_ram> for timing and area information for instance <GEN_row_ram2[7].rowramC>.
Loading core <row_ram> for timing and area information for instance <GEN_row_ram2[8].rowramC>.
Loading core <row_ram> for timing and area information for instance <GEN_row_ram2[9].rowramC>.
Loading core <row_ram> for timing and area information for instance <GEN_row_ram2[10].rowramC>.
Loading core <row_ram> for timing and area information for instance <GEN_row_ram2[11].rowramC>.
Loading core <row_ram> for timing and area information for instance <GEN_row_ram2[12].rowramC>.
Loading core <row_ram> for timing and area information for instance <GEN_row_ram2[13].rowramC>.
Loading core <row_ram> for timing and area information for instance <GEN_row_ram2[14].rowramC>.
Loading core <row_ram> for timing and area information for instance <GEN_row_ram2[15].rowramC>.

Synthesizing (advanced) Unit <mac>.
The following registers are absorbed into accumulator <acc>: 1 register on signal <acc>.
	Multiplier <Mmult_n0013> in block <mac> and accumulator <acc> in block <mac> are combined into a MAC<Mmac_n0013>.
Unit <mac> synthesized (advanced).

Synthesizing (advanced) Unit <matrix_multiplier>.
The following registers are absorbed into counter <addraC_15>: 1 register on signal <addraC_15>.
The following registers are absorbed into counter <addraC_14>: 1 register on signal <addraC_14>.
The following registers are absorbed into counter <addraC_13>: 1 register on signal <addraC_13>.
The following registers are absorbed into counter <addraC_12>: 1 register on signal <addraC_12>.
The following registers are absorbed into counter <addraC_10>: 1 register on signal <addraC_10>.
The following registers are absorbed into counter <addraC_11>: 1 register on signal <addraC_11>.
The following registers are absorbed into counter <addraC_9>: 1 register on signal <addraC_9>.
The following registers are absorbed into counter <addraC_8>: 1 register on signal <addraC_8>.
The following registers are absorbed into counter <addraC_7>: 1 register on signal <addraC_7>.
The following registers are absorbed into counter <addraC_6>: 1 register on signal <addraC_6>.
The following registers are absorbed into counter <addraC_5>: 1 register on signal <addraC_5>.
The following registers are absorbed into counter <addraC_4>: 1 register on signal <addraC_4>.
The following registers are absorbed into counter <addraC_3>: 1 register on signal <addraC_3>.
The following registers are absorbed into counter <addraC_2>: 1 register on signal <addraC_2>.
The following registers are absorbed into counter <addraC_1>: 1 register on signal <addraC_1>.
The following registers are absorbed into counter <addraC_0>: 1 register on signal <addraC_0>.
Unit <matrix_multiplier> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# MACs                                                 : 16
 8x8-to-16-bit MAC                                     : 16
# Adders/Subtractors                                   : 18
 32-bit subtractor                                     : 1
 4-bit adder                                           : 16
 8-bit adder                                           : 1
# Counters                                             : 16
 4-bit up counter                                      : 16
# Registers                                            : 403
 Flip-Flops                                            : 403
# Multiplexers                                         : 348
 1-bit 2-to-1 multiplexer                              : 71
 2-bit 2-to-1 multiplexer                              : 7
 32-bit 2-to-1 multiplexer                             : 5
 4-bit 2-to-1 multiplexer                              : 80
 4-bit 4-to-1 multiplexer                              : 16
 8-bit 2-to-1 multiplexer                              : 168
 8-bit 4-to-1 multiplexer                              : 1
# FSMs                                                 : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <next_col_en[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 01    | 01
 10    | 10
 00    | 00
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <comm_fpga_fx2/FSM_1> on signal <state[1:4]> with user encoding.
------------------------------------
 State                  | Encoding
------------------------------------
 s_idle                 | 0000
 s_get_count0           | 0001
 s_get_count1           | 0010
 s_get_count2           | 0011
 s_get_count3           | 0100
 s_begin_write          | 0101
 s_write                | 0110
 s_end_write_aligned    | 0111
 s_end_write_nonaligned | 1000
 s_read                 | 1001
------------------------------------
INFO:Xst:2261 - The FF/Latch <weaC<13>_0> in Unit <matrix_multiplier> is equivalent to the following 15 FFs/Latches, which will be removed : <weaC<15>_0> <weaC<14>_0> <weaC<12>_0> <weaC<11>_0> <weaC<10>_0> <weaC<9>_0> <weaC<6>_0> <weaC<8>_0> <weaC<7>_0> <weaC<5>_0> <weaC<4>_0> <weaC<3>_0> <weaC<2>_0> <weaC<1>_0> <weaC<0>_0> 

Optimizing unit <matrix_multiplier> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block matrix_multiplier, actual ratio is 4.
FlipFlop comm_fpga_fx2/chanAddr_0 has been replicated 3 time(s)
FlipFlop comm_fpga_fx2/chanAddr_1 has been replicated 2 time(s)
FlipFlop comm_fpga_fx2/chanAddr_2 has been replicated 3 time(s)
FlipFlop comm_fpga_fx2/chanAddr_3 has been replicated 3 time(s)
FlipFlop comm_fpga_fx2/chanAddr_4 has been replicated 1 time(s)
FlipFlop comm_fpga_fx2/chanAddr_5 has been replicated 1 time(s)
FlipFlop comm_fpga_fx2/chanAddr_6 has been replicated 1 time(s)
FlipFlop comm_fpga_fx2/state_FSM_FFd1 has been replicated 2 time(s)
FlipFlop comm_fpga_fx2/state_FSM_FFd2 has been replicated 3 time(s)
FlipFlop comm_fpga_fx2/state_FSM_FFd3 has been replicated 2 time(s)
FlipFlop comm_fpga_fx2/state_FSM_FFd4 has been replicated 1 time(s)
FlipFlop next_col_en_FSM_FFd1 has been replicated 1 time(s)
FlipFlop next_col_en_FSM_FFd2 has been replicated 1 time(s)
FlipFlop reg0_0 has been replicated 1 time(s)
FlipFlop reg0_1 has been replicated 1 time(s)
FlipFlop weaC<13>_0 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 349
 Flip-Flops                                            : 349

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : matrix_multiplier.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 1251
#      GND                         : 34
#      INV                         : 34
#      LUT1                        : 1
#      LUT2                        : 60
#      LUT3                        : 135
#      LUT4                        : 190
#      LUT5                        : 134
#      LUT6                        : 574
#      MUXCY                       : 31
#      MUXF7                       : 25
#      VCC                         : 1
#      XORCY                       : 32
# FlipFlops/Latches                : 349
#      FD                          : 80
#      FDE                         : 269
# RAMS                             : 33
#      RAMB8BWER                   : 33
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 24
#      IBUF                        : 2
#      IOBUF                       : 8
#      OBUF                        : 14
# DSPs                             : 16
#      DSP48A1                     : 16

Device utilization summary:
---------------------------

Selected Device : 6slx45csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:             349  out of  54576     0%  
 Number of Slice LUTs:                 1128  out of  27288     4%  
    Number used as Logic:              1128  out of  27288     4%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   1154
   Number with an unused Flip Flop:     805  out of   1154    69%  
   Number with an unused LUT:            26  out of   1154     2%  
   Number of fully used LUT-FF pairs:   323  out of   1154    27%  
   Number of unique control sets:        10

IO Utilization: 
 Number of IOs:                          25
 Number of bonded IOBs:                  25  out of    218    11%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:               17  out of    116    14%  
    Number using Block RAM only:         17
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  
 Number of DSP48A1s:                     16  out of     58    27%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
fx2Clk_in                          | BUFGP                  | 398   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 5.249ns (Maximum Frequency: 190.505MHz)
   Minimum input arrival time before clock: 6.517ns
   Maximum output required time after clock: 13.668ns
   Maximum combinational path delay: 7.968ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'fx2Clk_in'
  Clock period: 5.249ns (frequency: 190.505MHz)
  Total number of paths / destination ports: 17392 / 1366
-------------------------------------------------------------------------
Delay:               5.249ns (Levels of Logic = 4)
  Source:            addraB_2 (FF)
  Destination:       addraA_13_3 (FF)
  Source Clock:      fx2Clk_in rising
  Destination Clock: fx2Clk_in rising

  Data Path: addraB_2 to addraA_13_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             10   0.447   1.085  addraB_2 (addraB_2)
     LUT4:I1->O            3   0.205   0.651  addraB[3]_GND_6_o_equal_55_o<3>1_1 (addraB[3]_GND_6_o_equal_55_o<3>1)
     LUT4:I3->O           19   0.205   1.072  Mmux__n1827821 (Mmux__n182782)
     LUT5:I4->O           19   0.205   1.072  Mmux__n18278611_1 (Mmux__n18278611)
     LUT6:I5->O            1   0.205   0.000  Mmux__n18338 (_n1833<3>)
     FDE:D                     0.102          addraA_13_3
    ----------------------------------------
    Total                      5.249ns (1.369ns logic, 3.880ns route)
                                       (26.1% logic, 73.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'fx2Clk_in'
  Total number of paths / destination ports: 902 / 446
-------------------------------------------------------------------------
Offset:              6.517ns (Levels of Logic = 6)
  Source:            fx2GotData_in (PAD)
  Destination:       addraA_12_0 (FF)
  Destination Clock: fx2Clk_in rising

  Data Path: fx2GotData_in to addraA_12_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            41   1.222   1.764  fx2GotData_in_IBUF (fx2GotData_in_IBUF)
     LUT5:I0->O            4   0.203   0.788  Mmux__n182721111_1 (Mmux__n182721111)
     LUT6:I4->O           12   0.203   0.909  weaA<11>1 (weaA<11>)
     LUT6:I5->O            1   0.205   0.000  Mmux__n1839811_F (N561)
     MUXF7:I0->O           4   0.131   0.788  Mmux__n1839811 (Mmux__n183981)
     LUT3:I1->O            1   0.203   0.000  Mmux__n183922 (_n1839<0>)
     FDE:D                     0.102          addraA_11_0
    ----------------------------------------
    Total                      6.517ns (2.269ns logic, 4.248ns route)
                                       (34.8% logic, 65.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'fx2Clk_in'
  Total number of paths / destination ports: 4236 / 21
-------------------------------------------------------------------------
Offset:              13.668ns (Levels of Logic = 10)
  Source:            comm_fpga_fx2/chanAddr_6_1 (FF)
  Destination:       fx2Data_io<7> (PAD)
  Source Clock:      fx2Clk_in rising

  Data Path: comm_fpga_fx2/chanAddr_6_1 to fx2Data_io<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              2   0.447   0.845  comm_fpga_fx2/chanAddr_6_1 (comm_fpga_fx2/chanAddr_6_1)
     LUT3:I0->O           17   0.205   1.028  weaA<11>111_1 (weaA<11>111)
     LUT5:I4->O           13   0.205   1.277  chanAddr[6]_GND_6_o_equal_824_o<6>1 (chanAddr[6]_GND_6_o_equal_824_o)
     LUT5:I0->O            8   0.203   1.167  comm_fpga_fx2/Mmux_dataOut111211 (comm_fpga_fx2/Mmux_dataOut11121)
     LUT6:I0->O            1   0.203   0.808  comm_fpga_fx2/Mmux_dataOut114 (comm_fpga_fx2/Mmux_dataOut116)
     LUT6:I3->O            1   0.205   0.808  comm_fpga_fx2/Mmux_dataOut115 (comm_fpga_fx2/Mmux_dataOut117)
     LUT6:I3->O            1   0.205   0.808  comm_fpga_fx2/Mmux_dataOut116 (comm_fpga_fx2/Mmux_dataOut118)
     LUT6:I3->O            1   0.205   0.808  comm_fpga_fx2/Mmux_dataOut117 (comm_fpga_fx2/Mmux_dataOut119)
     LUT6:I3->O            1   0.205   0.684  comm_fpga_fx2/Mmux_dataOut118 (comm_fpga_fx2/Mmux_dataOut120)
     LUT6:I4->O            1   0.203   0.579  comm_fpga_fx2/Mmux_dataOut119 (comm_fpga_fx2/dataOut<0>)
     IOBUF:I->IO               2.571          fx2Data_io_0_IOBUF (fx2Data_io<0>)
    ----------------------------------------
    Total                     13.668ns (4.857ns logic, 8.811ns route)
                                       (35.5% logic, 64.5% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 19 / 11
-------------------------------------------------------------------------
Delay:               7.968ns (Levels of Logic = 4)
  Source:            fx2GotRoom_in (PAD)
  Destination:       fx2Data_io<7> (PAD)

  Data Path: fx2GotRoom_in to fx2Data_io<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             8   1.222   1.147  fx2GotRoom_in_IBUF (fx2GotRoom_in_IBUF)
     LUT5:I0->O           70   0.203   2.044  comm_fpga_fx2/Mmux_fifoOp21 (comm_fpga_fx2/f2hReady_out_inv)
     LUT6:I0->O            1   0.203   0.579  comm_fpga_fx2/Mmux_dataOut119 (comm_fpga_fx2/dataOut<0>)
     IOBUF:I->IO               2.571          fx2Data_io_0_IOBUF (fx2Data_io<0>)
    ----------------------------------------
    Total                      7.968ns (4.199ns logic, 3.769ns route)
                                       (52.7% logic, 47.3% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock fx2Clk_in
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
fx2Clk_in      |    5.249|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 15.00 secs
Total CPU time to Xst completion: 15.07 secs
 
--> 

Total memory usage is 312144 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   15 (   0 filtered)
Number of infos    :   34 (   0 filtered)

