#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Thu Mar 30 21:30:42 2023
# Process ID: 193085
# Current directory: /home/fede/Desktop/KittCarv2/KittCarv2.runs/synth_1
# Command line: vivado -log Wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Wrapper.tcl
# Log file: /home/fede/Desktop/KittCarv2/KittCarv2.runs/synth_1/Wrapper.vds
# Journal file: /home/fede/Desktop/KittCarv2/KittCarv2.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source Wrapper.tcl -notrace
Command: synth_design -top Wrapper -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 193126
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2354.398 ; gain = 0.000 ; free physical = 1100 ; free virtual = 18238
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Wrapper' [/home/fede/Desktop/KittCarv2/KittCarv2.srcs/sources_1/imports/sources_1/Wrapper.vhd:39]
	Parameter SWITCHES bound to: 16 - type: integer 
	Parameter LEDS bound to: 16 - type: integer 
	Parameter ACTIVE_LEDS bound to: 4 - type: integer 
	Parameter CLK_PERIOD bound to: 64'b0000000000000000000000000000000000000000100110001001011010000000 
	Parameter INTERNAL_CLOCK_DIVIDER bound to: 17 - type: integer 
	Parameter PWM_PERIOD bound to: 64'b0000000000000000000000000111010001101010010100101000100000000000 
	Parameter COUNT_BITS bound to: 16 - type: integer 
	Parameter BIT_PADDING bound to: 17 - type: integer 
INFO: [Synth 8-3491] module 'ClockDivider' declared at '/home/fede/Desktop/KittCarv2/KittCarv2.srcs/sources_1/imports/sources_1/ClockDivider.vhd:5' bound to instance 'clkDiv' of component 'ClockDivider' [/home/fede/Desktop/KittCarv2/KittCarv2.srcs/sources_1/imports/sources_1/Wrapper.vhd:93]
INFO: [Synth 8-638] synthesizing module 'ClockDivider' [/home/fede/Desktop/KittCarv2/KittCarv2.srcs/sources_1/imports/sources_1/ClockDivider.vhd:21]
	Parameter COUNT_BITS bound to: 16 - type: integer 
	Parameter BIT_PADDING bound to: 17 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ClockDivider' (1#1) [/home/fede/Desktop/KittCarv2/KittCarv2.srcs/sources_1/imports/sources_1/ClockDivider.vhd:21]
	Parameter NUM_OF_LEDS bound to: 16 - type: integer 
	Parameter LED_ORDER bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'KittCar' declared at '/home/fede/Desktop/KittCarv2/KittCarv2.srcs/sources_1/imports/sources_1/KittCarV1.vhd:8' bound to instance 'kitt' of component 'KittCar' [/home/fede/Desktop/KittCarv2/KittCarv2.srcs/sources_1/imports/sources_1/Wrapper.vhd:110]
INFO: [Synth 8-638] synthesizing module 'KittCar' [/home/fede/Desktop/KittCarv2/KittCarv2.srcs/sources_1/imports/sources_1/KittCarV1.vhd:25]
	Parameter NUM_OF_LEDS bound to: 16 - type: integer 
	Parameter LED_ORDER bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'KittCar' (2#1) [/home/fede/Desktop/KittCarv2/KittCarv2.srcs/sources_1/imports/sources_1/KittCarV1.vhd:25]
	Parameter LED_NUMBER bound to: 16 - type: integer 
	Parameter BIT_LENGTH bound to: 16 - type: integer 
	Parameter PERIOD bound to: 50000 - type: integer 
	Parameter PERCENTAGE bound to: 100 - type: integer 
INFO: [Synth 8-3491] module 'pwm_wrapper' declared at '/home/fede/Desktop/KittCarv2/KittCarv2.srcs/sources_1/imports/sources_1/PWMWrapper.vhd:5' bound to instance 'pwm' of component 'pwm_wrapper' [/home/fede/Desktop/KittCarv2/KittCarv2.srcs/sources_1/imports/sources_1/Wrapper.vhd:121]
INFO: [Synth 8-638] synthesizing module 'pwm_wrapper' [/home/fede/Desktop/KittCarv2/KittCarv2.srcs/sources_1/imports/sources_1/PWMWrapper.vhd:23]
	Parameter LED_NUMBER bound to: 16 - type: integer 
	Parameter BIT_LENGTH bound to: 16 - type: integer 
	Parameter PERIOD bound to: 50000 - type: integer 
	Parameter PERCENTAGE bound to: 100 - type: integer 
	Parameter BIT_LENGTH bound to: 16 - type: integer 
	Parameter T_ON_INIT bound to: 50000 - type: integer 
	Parameter PERIOD_INIT bound to: 50000 - type: integer 
	Parameter PWM_INIT bound to: 1'b1 
INFO: [Synth 8-3491] module 'PulseWidthModulator' declared at '/home/fede/Desktop/KittCarv2/KittCarv2.srcs/sources_1/imports/sources_1/PWM.vhd:14' bound to instance 'pwm_inst' of component 'PulseWidthModulator' [/home/fede/Desktop/KittCarv2/KittCarv2.srcs/sources_1/imports/sources_1/PWMWrapper.vhd:56]
INFO: [Synth 8-638] synthesizing module 'PulseWidthModulator' [/home/fede/Desktop/KittCarv2/KittCarv2.srcs/sources_1/imports/sources_1/PWM.vhd:41]
	Parameter BIT_LENGTH bound to: 16 - type: integer 
	Parameter T_ON_INIT bound to: 50000 - type: integer 
	Parameter PERIOD_INIT bound to: 50000 - type: integer 
	Parameter PWM_INIT bound to: 1'b1 
INFO: [Synth 8-256] done synthesizing module 'PulseWidthModulator' (3#1) [/home/fede/Desktop/KittCarv2/KittCarv2.srcs/sources_1/imports/sources_1/PWM.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'pwm_wrapper' (4#1) [/home/fede/Desktop/KittCarv2/KittCarv2.srcs/sources_1/imports/sources_1/PWMWrapper.vhd:23]
	Parameter NUM_OF_LEDS bound to: 16 - type: integer 
	Parameter LED_ORDER bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'KittCar' declared at '/home/fede/Desktop/KittCarv2/KittCarv2.srcs/sources_1/imports/sources_1/KittCarV1.vhd:8' bound to instance 'kitt' of component 'KittCar' [/home/fede/Desktop/KittCarv2/KittCarv2.srcs/sources_1/imports/sources_1/Wrapper.vhd:110]
INFO: [Synth 8-638] synthesizing module 'KittCar__parameterized1' [/home/fede/Desktop/KittCarv2/KittCarv2.srcs/sources_1/imports/sources_1/KittCarV1.vhd:25]
	Parameter NUM_OF_LEDS bound to: 16 - type: integer 
	Parameter LED_ORDER bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'KittCar__parameterized1' (4#1) [/home/fede/Desktop/KittCarv2/KittCarv2.srcs/sources_1/imports/sources_1/KittCarV1.vhd:25]
	Parameter LED_NUMBER bound to: 16 - type: integer 
	Parameter BIT_LENGTH bound to: 16 - type: integer 
	Parameter PERIOD bound to: 50000 - type: integer 
	Parameter PERCENTAGE bound to: 75 - type: integer 
INFO: [Synth 8-3491] module 'pwm_wrapper' declared at '/home/fede/Desktop/KittCarv2/KittCarv2.srcs/sources_1/imports/sources_1/PWMWrapper.vhd:5' bound to instance 'pwm' of component 'pwm_wrapper' [/home/fede/Desktop/KittCarv2/KittCarv2.srcs/sources_1/imports/sources_1/Wrapper.vhd:121]
INFO: [Synth 8-638] synthesizing module 'pwm_wrapper__parameterized1' [/home/fede/Desktop/KittCarv2/KittCarv2.srcs/sources_1/imports/sources_1/PWMWrapper.vhd:23]
	Parameter LED_NUMBER bound to: 16 - type: integer 
	Parameter BIT_LENGTH bound to: 16 - type: integer 
	Parameter PERIOD bound to: 50000 - type: integer 
	Parameter PERCENTAGE bound to: 75 - type: integer 
	Parameter BIT_LENGTH bound to: 16 - type: integer 
	Parameter T_ON_INIT bound to: 37500 - type: integer 
	Parameter PERIOD_INIT bound to: 50000 - type: integer 
	Parameter PWM_INIT bound to: 1'b1 
INFO: [Synth 8-3491] module 'PulseWidthModulator' declared at '/home/fede/Desktop/KittCarv2/KittCarv2.srcs/sources_1/imports/sources_1/PWM.vhd:14' bound to instance 'pwm_inst' of component 'PulseWidthModulator' [/home/fede/Desktop/KittCarv2/KittCarv2.srcs/sources_1/imports/sources_1/PWMWrapper.vhd:56]
INFO: [Synth 8-638] synthesizing module 'PulseWidthModulator__parameterized1' [/home/fede/Desktop/KittCarv2/KittCarv2.srcs/sources_1/imports/sources_1/PWM.vhd:41]
	Parameter BIT_LENGTH bound to: 16 - type: integer 
	Parameter T_ON_INIT bound to: 37500 - type: integer 
	Parameter PERIOD_INIT bound to: 50000 - type: integer 
	Parameter PWM_INIT bound to: 1'b1 
INFO: [Synth 8-256] done synthesizing module 'PulseWidthModulator__parameterized1' (4#1) [/home/fede/Desktop/KittCarv2/KittCarv2.srcs/sources_1/imports/sources_1/PWM.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'pwm_wrapper__parameterized1' (4#1) [/home/fede/Desktop/KittCarv2/KittCarv2.srcs/sources_1/imports/sources_1/PWMWrapper.vhd:23]
	Parameter NUM_OF_LEDS bound to: 16 - type: integer 
	Parameter LED_ORDER bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'KittCar' declared at '/home/fede/Desktop/KittCarv2/KittCarv2.srcs/sources_1/imports/sources_1/KittCarV1.vhd:8' bound to instance 'kitt' of component 'KittCar' [/home/fede/Desktop/KittCarv2/KittCarv2.srcs/sources_1/imports/sources_1/Wrapper.vhd:110]
INFO: [Synth 8-638] synthesizing module 'KittCar__parameterized3' [/home/fede/Desktop/KittCarv2/KittCarv2.srcs/sources_1/imports/sources_1/KittCarV1.vhd:25]
	Parameter NUM_OF_LEDS bound to: 16 - type: integer 
	Parameter LED_ORDER bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'KittCar__parameterized3' (4#1) [/home/fede/Desktop/KittCarv2/KittCarv2.srcs/sources_1/imports/sources_1/KittCarV1.vhd:25]
	Parameter LED_NUMBER bound to: 16 - type: integer 
	Parameter BIT_LENGTH bound to: 16 - type: integer 
	Parameter PERIOD bound to: 50000 - type: integer 
	Parameter PERCENTAGE bound to: 50 - type: integer 
INFO: [Synth 8-3491] module 'pwm_wrapper' declared at '/home/fede/Desktop/KittCarv2/KittCarv2.srcs/sources_1/imports/sources_1/PWMWrapper.vhd:5' bound to instance 'pwm' of component 'pwm_wrapper' [/home/fede/Desktop/KittCarv2/KittCarv2.srcs/sources_1/imports/sources_1/Wrapper.vhd:121]
INFO: [Synth 8-638] synthesizing module 'pwm_wrapper__parameterized3' [/home/fede/Desktop/KittCarv2/KittCarv2.srcs/sources_1/imports/sources_1/PWMWrapper.vhd:23]
	Parameter LED_NUMBER bound to: 16 - type: integer 
	Parameter BIT_LENGTH bound to: 16 - type: integer 
	Parameter PERIOD bound to: 50000 - type: integer 
	Parameter PERCENTAGE bound to: 50 - type: integer 
	Parameter BIT_LENGTH bound to: 16 - type: integer 
	Parameter T_ON_INIT bound to: 25000 - type: integer 
	Parameter PERIOD_INIT bound to: 50000 - type: integer 
	Parameter PWM_INIT bound to: 1'b1 
INFO: [Synth 8-3491] module 'PulseWidthModulator' declared at '/home/fede/Desktop/KittCarv2/KittCarv2.srcs/sources_1/imports/sources_1/PWM.vhd:14' bound to instance 'pwm_inst' of component 'PulseWidthModulator' [/home/fede/Desktop/KittCarv2/KittCarv2.srcs/sources_1/imports/sources_1/PWMWrapper.vhd:56]
INFO: [Synth 8-638] synthesizing module 'PulseWidthModulator__parameterized3' [/home/fede/Desktop/KittCarv2/KittCarv2.srcs/sources_1/imports/sources_1/PWM.vhd:41]
	Parameter BIT_LENGTH bound to: 16 - type: integer 
	Parameter T_ON_INIT bound to: 25000 - type: integer 
	Parameter PERIOD_INIT bound to: 50000 - type: integer 
	Parameter PWM_INIT bound to: 1'b1 
INFO: [Synth 8-256] done synthesizing module 'PulseWidthModulator__parameterized3' (4#1) [/home/fede/Desktop/KittCarv2/KittCarv2.srcs/sources_1/imports/sources_1/PWM.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'pwm_wrapper__parameterized3' (4#1) [/home/fede/Desktop/KittCarv2/KittCarv2.srcs/sources_1/imports/sources_1/PWMWrapper.vhd:23]
	Parameter NUM_OF_LEDS bound to: 16 - type: integer 
	Parameter LED_ORDER bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'KittCar' declared at '/home/fede/Desktop/KittCarv2/KittCarv2.srcs/sources_1/imports/sources_1/KittCarV1.vhd:8' bound to instance 'kitt' of component 'KittCar' [/home/fede/Desktop/KittCarv2/KittCarv2.srcs/sources_1/imports/sources_1/Wrapper.vhd:110]
INFO: [Synth 8-638] synthesizing module 'KittCar__parameterized5' [/home/fede/Desktop/KittCarv2/KittCarv2.srcs/sources_1/imports/sources_1/KittCarV1.vhd:25]
	Parameter NUM_OF_LEDS bound to: 16 - type: integer 
	Parameter LED_ORDER bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'KittCar__parameterized5' (4#1) [/home/fede/Desktop/KittCarv2/KittCarv2.srcs/sources_1/imports/sources_1/KittCarV1.vhd:25]
	Parameter LED_NUMBER bound to: 16 - type: integer 
	Parameter BIT_LENGTH bound to: 16 - type: integer 
	Parameter PERIOD bound to: 50000 - type: integer 
	Parameter PERCENTAGE bound to: 25 - type: integer 
INFO: [Synth 8-3491] module 'pwm_wrapper' declared at '/home/fede/Desktop/KittCarv2/KittCarv2.srcs/sources_1/imports/sources_1/PWMWrapper.vhd:5' bound to instance 'pwm' of component 'pwm_wrapper' [/home/fede/Desktop/KittCarv2/KittCarv2.srcs/sources_1/imports/sources_1/Wrapper.vhd:121]
INFO: [Synth 8-638] synthesizing module 'pwm_wrapper__parameterized5' [/home/fede/Desktop/KittCarv2/KittCarv2.srcs/sources_1/imports/sources_1/PWMWrapper.vhd:23]
	Parameter LED_NUMBER bound to: 16 - type: integer 
	Parameter BIT_LENGTH bound to: 16 - type: integer 
	Parameter PERIOD bound to: 50000 - type: integer 
	Parameter PERCENTAGE bound to: 25 - type: integer 
	Parameter BIT_LENGTH bound to: 16 - type: integer 
	Parameter T_ON_INIT bound to: 12500 - type: integer 
	Parameter PERIOD_INIT bound to: 50000 - type: integer 
	Parameter PWM_INIT bound to: 1'b1 
INFO: [Synth 8-3491] module 'PulseWidthModulator' declared at '/home/fede/Desktop/KittCarv2/KittCarv2.srcs/sources_1/imports/sources_1/PWM.vhd:14' bound to instance 'pwm_inst' of component 'PulseWidthModulator' [/home/fede/Desktop/KittCarv2/KittCarv2.srcs/sources_1/imports/sources_1/PWMWrapper.vhd:56]
INFO: [Synth 8-638] synthesizing module 'PulseWidthModulator__parameterized5' [/home/fede/Desktop/KittCarv2/KittCarv2.srcs/sources_1/imports/sources_1/PWM.vhd:41]
	Parameter BIT_LENGTH bound to: 16 - type: integer 
	Parameter T_ON_INIT bound to: 12500 - type: integer 
	Parameter PERIOD_INIT bound to: 50000 - type: integer 
	Parameter PWM_INIT bound to: 1'b1 
INFO: [Synth 8-256] done synthesizing module 'PulseWidthModulator__parameterized5' (4#1) [/home/fede/Desktop/KittCarv2/KittCarv2.srcs/sources_1/imports/sources_1/PWM.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'pwm_wrapper__parameterized5' (4#1) [/home/fede/Desktop/KittCarv2/KittCarv2.srcs/sources_1/imports/sources_1/PWMWrapper.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'Wrapper' (5#1) [/home/fede/Desktop/KittCarv2/KittCarv2.srcs/sources_1/imports/sources_1/Wrapper.vhd:39]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2354.398 ; gain = 0.000 ; free physical = 531 ; free virtual = 17572
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2354.398 ; gain = 0.000 ; free physical = 537 ; free virtual = 17565
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2354.398 ; gain = 0.000 ; free physical = 537 ; free virtual = 17565
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2354.398 ; gain = 0.000 ; free physical = 529 ; free virtual = 17556
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/fede/Desktop/KittCarv2/KittCarv2.srcs/constrs_1/imports/constrs_1/basys3_master_xdc.xdc]
Finished Parsing XDC File [/home/fede/Desktop/KittCarv2/KittCarv2.srcs/constrs_1/imports/constrs_1/basys3_master_xdc.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/fede/Desktop/KittCarv2/KittCarv2.srcs/constrs_1/imports/constrs_1/basys3_master_xdc.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2418.430 ; gain = 0.000 ; free physical = 1181 ; free virtual = 18208
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2418.430 ; gain = 0.000 ; free physical = 1181 ; free virtual = 18208
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2418.430 ; gain = 64.031 ; free physical = 1238 ; free virtual = 18266
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2418.430 ; gain = 64.031 ; free physical = 1238 ; free virtual = 18266
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2418.430 ; gain = 64.031 ; free physical = 1238 ; free virtual = 18266
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2418.430 ; gain = 64.031 ; free physical = 1221 ; free virtual = 18249
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   16 Bit       Adders := 8     
	   2 Input    2 Bit       Adders := 2     
	   2 Input    1 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 12    
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input   16 Bit        Muxes := 11    
	   2 Input    1 Bit        Muxes := 30    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2418.430 ; gain = 64.031 ; free physical = 1211 ; free virtual = 18243
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2418.430 ; gain = 64.031 ; free physical = 1141 ; free virtual = 18173
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2418.430 ; gain = 64.031 ; free physical = 1123 ; free virtual = 18156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2418.430 ; gain = 64.031 ; free physical = 1122 ; free virtual = 18155
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 2418.430 ; gain = 64.031 ; free physical = 1122 ; free virtual = 18155
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 2418.430 ; gain = 64.031 ; free physical = 1122 ; free virtual = 18155
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 2418.430 ; gain = 64.031 ; free physical = 1122 ; free virtual = 18155
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 2418.430 ; gain = 64.031 ; free physical = 1122 ; free virtual = 18155
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 2418.430 ; gain = 64.031 ; free physical = 1122 ; free virtual = 18155
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 2418.430 ; gain = 64.031 ; free physical = 1122 ; free virtual = 18155
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |    36|
|3     |LUT1   |     6|
|4     |LUT2   |    17|
|5     |LUT3   |    92|
|6     |LUT4   |    22|
|7     |LUT5   |    18|
|8     |LUT6   |    19|
|9     |FDCE   |    63|
|10    |FDPE   |    11|
|11    |FDRE   |    84|
|12    |FDSE   |     1|
|13    |IBUF   |    18|
|14    |OBUF   |    16|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 2418.430 ; gain = 64.031 ; free physical = 1122 ; free virtual = 18154
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2418.430 ; gain = 0.000 ; free physical = 1168 ; free virtual = 18201
Synthesis Optimization Complete : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2418.430 ; gain = 64.031 ; free physical = 1168 ; free virtual = 18201
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2418.430 ; gain = 0.000 ; free physical = 1264 ; free virtual = 18296
INFO: [Netlist 29-17] Analyzing 36 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2418.430 ; gain = 0.000 ; free physical = 1223 ; free virtual = 18255
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
56 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 2418.430 ; gain = 124.812 ; free physical = 1344 ; free virtual = 18377
INFO: [Common 17-1381] The checkpoint '/home/fede/Desktop/KittCarv2/KittCarv2.runs/synth_1/Wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Wrapper_utilization_synth.rpt -pb Wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Mar 30 21:31:06 2023...
