INFO: [VRFC 10-2263] Analyzing Verilog file "C:/HWSynLab/Lab01/Lab01.srcs/sources_1/new/shiftReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftA
INFO: [VRFC 10-311] analyzing module shiftB
INFO: [VRFC 10-311] analyzing module shiftReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/HWSynLab/Lab01/Lab01.srcs/sim_1/new/testShiftReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testShiftReg
