--------------------------------------------------------------------------------
Release 14.6 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml top.twx top.ncd -o top.twr top.pcf

Design file:              top.ncd
Physical constraint file: top.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-06-08)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 7305 paths analyzed, 493 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.777ns.
--------------------------------------------------------------------------------

Paths for end point counter/min_r_3 (SLICE_X17Y6.C4), 43 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.223ns (requirement - (data path - clock path skew + uncertainty))
  Source:               db2/mydest (FF)
  Destination:          counter/min_r_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.716ns (Levels of Logic = 4)
  Clock Path Skew:      -0.026ns (0.414 - 0.440)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: db2/mydest to counter/min_r_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y40.CQ      Tcko                  0.391   db2/mydest
                                                       db2/mydest
    SLICE_X16Y14.D5      net (fanout=2)        1.977   db2/mydest
    SLICE_X16Y14.D       Tilo                  0.205   counter/GND_3_o_paused_AND_18_o1
                                                       counter/GND_3_o_paused_AND_18_o1
    SLICE_X16Y14.A3      net (fanout=1)        0.298   counter/GND_3_o_paused_AND_18_o1
    SLICE_X16Y14.A       Tilo                  0.205   counter/GND_3_o_paused_AND_18_o1
                                                       counter/GND_3_o_paused_AND_18_o6
    SLICE_X12Y5.B5       net (fanout=17)       1.370   counter/GND_3_o_paused_AND_18_o
    SLICE_X12Y5.B        Tilo                  0.205   counter/min_r<1>
                                                       counter/_n0124
    SLICE_X17Y6.C4       net (fanout=4)        0.743   counter/_n0124
    SLICE_X17Y6.CLK      Tas                   0.322   counter/min_r<3>
                                                       counter/min_r_3_rstpot
                                                       counter/min_r_3
    -------------------------------------------------  ---------------------------
    Total                                      5.716ns (1.328ns logic, 4.388ns route)
                                                       (23.2% logic, 76.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.123ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter/clkdiv/out1_25 (FF)
  Destination:          counter/min_r_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.821ns (Levels of Logic = 4)
  Clock Path Skew:      -0.021ns (0.327 - 0.348)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter/clkdiv/out1_25 to counter/min_r_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y21.BQ      Tcko                  0.408   counter/clkdiv/out1<26>
                                                       counter/clkdiv/out1_25
    SLICE_X17Y20.B4      net (fanout=3)        0.500   counter/clkdiv/out1<25>
    SLICE_X17Y20.B       Tilo                  0.259   N7
                                                       counter/GND_3_o_paused_AND_18_o5
    SLICE_X16Y14.A5      net (fanout=1)        0.809   counter/GND_3_o_paused_AND_18_o5
    SLICE_X16Y14.A       Tilo                  0.205   counter/GND_3_o_paused_AND_18_o1
                                                       counter/GND_3_o_paused_AND_18_o6
    SLICE_X12Y5.B5       net (fanout=17)       1.370   counter/GND_3_o_paused_AND_18_o
    SLICE_X12Y5.B        Tilo                  0.205   counter/min_r<1>
                                                       counter/_n0124
    SLICE_X17Y6.C4       net (fanout=4)        0.743   counter/_n0124
    SLICE_X17Y6.CLK      Tas                   0.322   counter/min_r<3>
                                                       counter/min_r_3_rstpot
                                                       counter/min_r_3
    -------------------------------------------------  ---------------------------
    Total                                      4.821ns (1.399ns logic, 3.422ns route)
                                                       (29.0% logic, 71.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.140ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter/clkdiv/out1_26 (FF)
  Destination:          counter/min_r_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.804ns (Levels of Logic = 4)
  Clock Path Skew:      -0.021ns (0.327 - 0.348)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter/clkdiv/out1_26 to counter/min_r_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y21.CQ      Tcko                  0.408   counter/clkdiv/out1<26>
                                                       counter/clkdiv/out1_26
    SLICE_X17Y20.B3      net (fanout=4)        0.483   counter/clkdiv/out1<26>
    SLICE_X17Y20.B       Tilo                  0.259   N7
                                                       counter/GND_3_o_paused_AND_18_o5
    SLICE_X16Y14.A5      net (fanout=1)        0.809   counter/GND_3_o_paused_AND_18_o5
    SLICE_X16Y14.A       Tilo                  0.205   counter/GND_3_o_paused_AND_18_o1
                                                       counter/GND_3_o_paused_AND_18_o6
    SLICE_X12Y5.B5       net (fanout=17)       1.370   counter/GND_3_o_paused_AND_18_o
    SLICE_X12Y5.B        Tilo                  0.205   counter/min_r<1>
                                                       counter/_n0124
    SLICE_X17Y6.C4       net (fanout=4)        0.743   counter/_n0124
    SLICE_X17Y6.CLK      Tas                   0.322   counter/min_r<3>
                                                       counter/min_r_3_rstpot
                                                       counter/min_r_3
    -------------------------------------------------  ---------------------------
    Total                                      4.804ns (1.399ns logic, 3.405ns route)
                                                       (29.1% logic, 70.9% route)

--------------------------------------------------------------------------------

Paths for end point counter/min_r_2 (SLICE_X17Y6.A5), 43 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.331ns (requirement - (data path - clock path skew + uncertainty))
  Source:               db2/mydest (FF)
  Destination:          counter/min_r_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.608ns (Levels of Logic = 4)
  Clock Path Skew:      -0.026ns (0.414 - 0.440)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: db2/mydest to counter/min_r_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y40.CQ      Tcko                  0.391   db2/mydest
                                                       db2/mydest
    SLICE_X16Y14.D5      net (fanout=2)        1.977   db2/mydest
    SLICE_X16Y14.D       Tilo                  0.205   counter/GND_3_o_paused_AND_18_o1
                                                       counter/GND_3_o_paused_AND_18_o1
    SLICE_X16Y14.A3      net (fanout=1)        0.298   counter/GND_3_o_paused_AND_18_o1
    SLICE_X16Y14.A       Tilo                  0.205   counter/GND_3_o_paused_AND_18_o1
                                                       counter/GND_3_o_paused_AND_18_o6
    SLICE_X12Y5.B5       net (fanout=17)       1.370   counter/GND_3_o_paused_AND_18_o
    SLICE_X12Y5.B        Tilo                  0.205   counter/min_r<1>
                                                       counter/_n0124
    SLICE_X17Y6.A5       net (fanout=4)        0.635   counter/_n0124
    SLICE_X17Y6.CLK      Tas                   0.322   counter/min_r<3>
                                                       counter/min_r_2_rstpot
                                                       counter/min_r_2
    -------------------------------------------------  ---------------------------
    Total                                      5.608ns (1.328ns logic, 4.280ns route)
                                                       (23.7% logic, 76.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.231ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter/clkdiv/out1_25 (FF)
  Destination:          counter/min_r_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.713ns (Levels of Logic = 4)
  Clock Path Skew:      -0.021ns (0.327 - 0.348)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter/clkdiv/out1_25 to counter/min_r_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y21.BQ      Tcko                  0.408   counter/clkdiv/out1<26>
                                                       counter/clkdiv/out1_25
    SLICE_X17Y20.B4      net (fanout=3)        0.500   counter/clkdiv/out1<25>
    SLICE_X17Y20.B       Tilo                  0.259   N7
                                                       counter/GND_3_o_paused_AND_18_o5
    SLICE_X16Y14.A5      net (fanout=1)        0.809   counter/GND_3_o_paused_AND_18_o5
    SLICE_X16Y14.A       Tilo                  0.205   counter/GND_3_o_paused_AND_18_o1
                                                       counter/GND_3_o_paused_AND_18_o6
    SLICE_X12Y5.B5       net (fanout=17)       1.370   counter/GND_3_o_paused_AND_18_o
    SLICE_X12Y5.B        Tilo                  0.205   counter/min_r<1>
                                                       counter/_n0124
    SLICE_X17Y6.A5       net (fanout=4)        0.635   counter/_n0124
    SLICE_X17Y6.CLK      Tas                   0.322   counter/min_r<3>
                                                       counter/min_r_2_rstpot
                                                       counter/min_r_2
    -------------------------------------------------  ---------------------------
    Total                                      4.713ns (1.399ns logic, 3.314ns route)
                                                       (29.7% logic, 70.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.248ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter/clkdiv/out1_26 (FF)
  Destination:          counter/min_r_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.696ns (Levels of Logic = 4)
  Clock Path Skew:      -0.021ns (0.327 - 0.348)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter/clkdiv/out1_26 to counter/min_r_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y21.CQ      Tcko                  0.408   counter/clkdiv/out1<26>
                                                       counter/clkdiv/out1_26
    SLICE_X17Y20.B3      net (fanout=4)        0.483   counter/clkdiv/out1<26>
    SLICE_X17Y20.B       Tilo                  0.259   N7
                                                       counter/GND_3_o_paused_AND_18_o5
    SLICE_X16Y14.A5      net (fanout=1)        0.809   counter/GND_3_o_paused_AND_18_o5
    SLICE_X16Y14.A       Tilo                  0.205   counter/GND_3_o_paused_AND_18_o1
                                                       counter/GND_3_o_paused_AND_18_o6
    SLICE_X12Y5.B5       net (fanout=17)       1.370   counter/GND_3_o_paused_AND_18_o
    SLICE_X12Y5.B        Tilo                  0.205   counter/min_r<1>
                                                       counter/_n0124
    SLICE_X17Y6.A5       net (fanout=4)        0.635   counter/_n0124
    SLICE_X17Y6.CLK      Tas                   0.322   counter/min_r<3>
                                                       counter/min_r_2_rstpot
                                                       counter/min_r_2
    -------------------------------------------------  ---------------------------
    Total                                      4.696ns (1.399ns logic, 3.297ns route)
                                                       (29.8% logic, 70.2% route)

--------------------------------------------------------------------------------

Paths for end point counter/min_r_0 (SLICE_X12Y5.A1), 28 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.338ns (requirement - (data path - clock path skew + uncertainty))
  Source:               db2/mydest (FF)
  Destination:          counter/min_r_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.612ns (Levels of Logic = 4)
  Clock Path Skew:      -0.015ns (0.425 - 0.440)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: db2/mydest to counter/min_r_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y40.CQ      Tcko                  0.391   db2/mydest
                                                       db2/mydest
    SLICE_X16Y14.D5      net (fanout=2)        1.977   db2/mydest
    SLICE_X16Y14.D       Tilo                  0.205   counter/GND_3_o_paused_AND_18_o1
                                                       counter/GND_3_o_paused_AND_18_o1
    SLICE_X16Y14.A3      net (fanout=1)        0.298   counter/GND_3_o_paused_AND_18_o1
    SLICE_X16Y14.A       Tilo                  0.205   counter/GND_3_o_paused_AND_18_o1
                                                       counter/GND_3_o_paused_AND_18_o6
    SLICE_X16Y14.C1      net (fanout=17)       0.441   counter/GND_3_o_paused_AND_18_o
    SLICE_X16Y14.CMUX    Tilo                  0.251   counter/GND_3_o_paused_AND_18_o1
                                                       counter/_n0149_inv1
    SLICE_X12Y5.A1       net (fanout=4)        1.503   counter/_n0149_inv
    SLICE_X12Y5.CLK      Tas                   0.341   counter/min_r<1>
                                                       counter/min_r_0_rstpot
                                                       counter/min_r_0
    -------------------------------------------------  ---------------------------
    Total                                      5.612ns (1.393ns logic, 4.219ns route)
                                                       (24.8% logic, 75.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.238ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter/clkdiv/out1_25 (FF)
  Destination:          counter/min_r_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.717ns (Levels of Logic = 4)
  Clock Path Skew:      -0.010ns (0.338 - 0.348)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter/clkdiv/out1_25 to counter/min_r_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y21.BQ      Tcko                  0.408   counter/clkdiv/out1<26>
                                                       counter/clkdiv/out1_25
    SLICE_X17Y20.B4      net (fanout=3)        0.500   counter/clkdiv/out1<25>
    SLICE_X17Y20.B       Tilo                  0.259   N7
                                                       counter/GND_3_o_paused_AND_18_o5
    SLICE_X16Y14.A5      net (fanout=1)        0.809   counter/GND_3_o_paused_AND_18_o5
    SLICE_X16Y14.A       Tilo                  0.205   counter/GND_3_o_paused_AND_18_o1
                                                       counter/GND_3_o_paused_AND_18_o6
    SLICE_X16Y14.C1      net (fanout=17)       0.441   counter/GND_3_o_paused_AND_18_o
    SLICE_X16Y14.CMUX    Tilo                  0.251   counter/GND_3_o_paused_AND_18_o1
                                                       counter/_n0149_inv1
    SLICE_X12Y5.A1       net (fanout=4)        1.503   counter/_n0149_inv
    SLICE_X12Y5.CLK      Tas                   0.341   counter/min_r<1>
                                                       counter/min_r_0_rstpot
                                                       counter/min_r_0
    -------------------------------------------------  ---------------------------
    Total                                      4.717ns (1.464ns logic, 3.253ns route)
                                                       (31.0% logic, 69.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.255ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter/clkdiv/out1_26 (FF)
  Destination:          counter/min_r_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.700ns (Levels of Logic = 4)
  Clock Path Skew:      -0.010ns (0.338 - 0.348)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter/clkdiv/out1_26 to counter/min_r_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y21.CQ      Tcko                  0.408   counter/clkdiv/out1<26>
                                                       counter/clkdiv/out1_26
    SLICE_X17Y20.B3      net (fanout=4)        0.483   counter/clkdiv/out1<26>
    SLICE_X17Y20.B       Tilo                  0.259   N7
                                                       counter/GND_3_o_paused_AND_18_o5
    SLICE_X16Y14.A5      net (fanout=1)        0.809   counter/GND_3_o_paused_AND_18_o5
    SLICE_X16Y14.A       Tilo                  0.205   counter/GND_3_o_paused_AND_18_o1
                                                       counter/GND_3_o_paused_AND_18_o6
    SLICE_X16Y14.C1      net (fanout=17)       0.441   counter/GND_3_o_paused_AND_18_o
    SLICE_X16Y14.CMUX    Tilo                  0.251   counter/GND_3_o_paused_AND_18_o1
                                                       counter/_n0149_inv1
    SLICE_X12Y5.A1       net (fanout=4)        1.503   counter/_n0149_inv
    SLICE_X12Y5.CLK      Tas                   0.341   counter/min_r<1>
                                                       counter/min_r_0_rstpot
                                                       counter/min_r_0
    -------------------------------------------------  ---------------------------
    Total                                      4.700ns (1.464ns logic, 3.236ns route)
                                                       (31.1% logic, 68.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point counter/min_r_0 (SLICE_X12Y5.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.432ns (requirement - (clock path skew + uncertainty - data path))
  Source:               counter/min_r_0 (FF)
  Destination:          counter/min_r_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.432ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: counter/min_r_0 to counter/min_r_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y5.AQ       Tcko                  0.200   counter/min_r<1>
                                                       counter/min_r_0
    SLICE_X12Y5.A6       net (fanout=14)       0.042   counter/min_r<0>
    SLICE_X12Y5.CLK      Tah         (-Th)    -0.190   counter/min_r<1>
                                                       counter/min_r_0_rstpot
                                                       counter/min_r_0
    -------------------------------------------------  ---------------------------
    Total                                      0.432ns (0.390ns logic, 0.042ns route)
                                                       (90.3% logic, 9.7% route)

--------------------------------------------------------------------------------

Paths for end point counter/sec_l_3 (SLICE_X16Y6.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.436ns (requirement - (clock path skew + uncertainty - data path))
  Source:               counter/sec_l_3 (FF)
  Destination:          counter/sec_l_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.436ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: counter/sec_l_3 to counter/sec_l_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y6.AQ       Tcko                  0.200   counter/sec_l<4>
                                                       counter/sec_l_3
    SLICE_X16Y6.A6       net (fanout=8)        0.046   counter/sec_l<3>
    SLICE_X16Y6.CLK      Tah         (-Th)    -0.190   counter/sec_l<4>
                                                       counter/Mmux_sec_l[4]_GND_3_o_mux_36_OUT41
                                                       counter/sec_l_3
    -------------------------------------------------  ---------------------------
    Total                                      0.436ns (0.390ns logic, 0.046ns route)
                                                       (89.4% logic, 10.6% route)

--------------------------------------------------------------------------------

Paths for end point counter/display/enabled (SLICE_X14Y20.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.452ns (requirement - (clock path skew + uncertainty - data path))
  Source:               counter/display/enabled (FF)
  Destination:          counter/display/enabled (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.452ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: counter/display/enabled to counter/display/enabled
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y20.AQ      Tcko                  0.234   counter/display/enabled
                                                       counter/display/enabled
    SLICE_X14Y20.A6      net (fanout=2)        0.021   counter/display/enabled
    SLICE_X14Y20.CLK     Tah         (-Th)    -0.197   counter/display/enabled
                                                       counter/display/enabled_rstpot1
                                                       counter/display/enabled
    -------------------------------------------------  ---------------------------
    Total                                      0.452ns (0.431ns logic, 0.021ns route)
                                                       (95.4% logic, 4.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: counter/clkdiv/out1<3>/CLK
  Logical resource: counter/clkdiv/out1_0/CK
  Location pin: SLICE_X16Y15.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: counter/clkdiv/out1<3>/CLK
  Logical resource: counter/clkdiv/out1_1/CK
  Location pin: SLICE_X16Y15.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    5.777|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 7305 paths, 0 nets, and 804 connections

Design statistics:
   Minimum period:   5.777ns{1}   (Maximum frequency: 173.100MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue May 15 12:01:35 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 221 MB



