Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Feb 24 15:02:58 2022
| Host         : LAPTOP-T2099UT1 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -warn_on_violation -file adder16bit2bitfa_timing_summary_postroute_physopted.rpt -pb adder16bit2bitfa_timing_summary_postroute_physopted.pb -rpx adder16bit2bitfa_timing_summary_postroute_physopted.rpx
| Design       : adder16bit2bitfa
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 32 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.145        0.000                      0                   81        0.012        0.000                      0                   81        2.000        0.000                       0                   114  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
sysclk  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sysclk              0.145        0.000                      0                   81        0.012        0.000                      0                   81        2.000        0.000                       0                   114  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sysclk
  To Clock:  sysclk

Setup :            0  Failing Endpoints,  Worst Slack        0.145ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.012ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.145ns  (required time - arrival time)
  Source:                 B_FF/generate_ff[2].gen_ff0/generate_ff[2].ff0/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            S_FF/generate_ff[13].ff0/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sysclk rise@5.000ns - sysclk rise@0.000ns)
  Data Path Delay:        4.662ns  (logic 1.386ns (29.729%)  route 3.276ns (70.271%))
  Logic Levels:           7  (LUT3=1 LUT5=5 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 9.789 - 5.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.150ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.565     5.086    CLK_IBUF_BUFG
    SLICE_X30Y46         FDRE                                         r  B_FF/generate_ff[2].gen_ff0/generate_ff[2].ff0/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y46         FDRE (Prop_fdre_C_Q)         0.518     5.604 r  B_FF/generate_ff[2].gen_ff0/generate_ff[2].ff0/Q_reg/Q
                         net (fo=2, routed)           0.683     6.288    BI[2]
    SLICE_X31Y46         LUT6 (Prop_lut6_I0_O)        0.124     6.412 r  Q_i_2__5/O
                         net (fo=3, routed)           0.435     6.847    Gen_1[2].Gen_2.fulladder2bitgen/COBIT0
    SLICE_X28Y46         LUT5 (Prop_lut5_I2_O)        0.124     6.971 r  Q_i_2__4/O
                         net (fo=3, routed)           0.662     7.632    Gen_1[4].Gen_2.fulladder2bitgen/COBIT0
    SLICE_X28Y46         LUT5 (Prop_lut5_I2_O)        0.124     7.756 r  Q_i_2__3/O
                         net (fo=3, routed)           0.466     8.222    Gen_1[6].Gen_2.fulladder2bitgen/COBIT0
    SLICE_X28Y46         LUT5 (Prop_lut5_I2_O)        0.124     8.346 r  Q_i_2__2/O
                         net (fo=4, routed)           0.425     8.771    Gen_1[8].Gen_2.fulladder2bitgen/COBIT0
    SLICE_X29Y46         LUT5 (Prop_lut5_I2_O)        0.124     8.895 r  Q_i_2__1/O
                         net (fo=4, routed)           0.444     9.339    Gen_1[10].Gen_2.fulladder2bitgen/COBIT0
    SLICE_X28Y47         LUT5 (Prop_lut5_I2_O)        0.124     9.463 r  Q_i_2__0/O
                         net (fo=1, routed)           0.162     9.624    Gen_1[12].Gen_2.fulladder2bitgen/COBIT0
    SLICE_X28Y47         LUT3 (Prop_lut3_I2_O)        0.124     9.748 r  Q_i_1__11/O
                         net (fo=1, routed)           0.000     9.748    SO[13]
    SLICE_X28Y47         FDRE                                         r  S_FF/generate_ff[13].ff0/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)     5.000     5.000 r  
    W5                                                0.000     5.000 r  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.448     9.789    CLK_IBUF_BUFG
    SLICE_X28Y47         FDRE                                         r  S_FF/generate_ff[13].ff0/Q_reg/C
                         clock pessimism              0.260    10.049    
                         clock uncertainty           -0.185     9.864    
    SLICE_X28Y47         FDRE (Setup_fdre_C_D)        0.029     9.893    S_FF/generate_ff[13].ff0/Q_reg
  -------------------------------------------------------------------
                         required time                          9.893    
                         arrival time                          -9.748    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.229ns  (required time - arrival time)
  Source:                 B_FF/generate_ff[2].gen_ff0/generate_ff[2].ff0/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            CO_FF/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sysclk rise@5.000ns - sysclk rise@0.000ns)
  Data Path Delay:        4.579ns  (logic 1.262ns (27.558%)  route 3.317ns (72.442%))
  Logic Levels:           6  (LUT3=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 9.789 - 5.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.150ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.565     5.086    CLK_IBUF_BUFG
    SLICE_X30Y46         FDRE                                         r  B_FF/generate_ff[2].gen_ff0/generate_ff[2].ff0/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y46         FDRE (Prop_fdre_C_Q)         0.518     5.604 r  B_FF/generate_ff[2].gen_ff0/generate_ff[2].ff0/Q_reg/Q
                         net (fo=2, routed)           0.683     6.288    BI[2]
    SLICE_X31Y46         LUT6 (Prop_lut6_I0_O)        0.124     6.412 r  Q_i_2__5/O
                         net (fo=3, routed)           0.435     6.847    Gen_1[2].Gen_2.fulladder2bitgen/COBIT0
    SLICE_X28Y46         LUT5 (Prop_lut5_I2_O)        0.124     6.971 r  Q_i_2__4/O
                         net (fo=3, routed)           0.662     7.632    Gen_1[4].Gen_2.fulladder2bitgen/COBIT0
    SLICE_X28Y46         LUT5 (Prop_lut5_I2_O)        0.124     7.756 r  Q_i_2__3/O
                         net (fo=3, routed)           0.466     8.222    Gen_1[6].Gen_2.fulladder2bitgen/COBIT0
    SLICE_X28Y46         LUT5 (Prop_lut5_I2_O)        0.124     8.346 r  Q_i_2__2/O
                         net (fo=4, routed)           0.665     9.011    Gen_1[8].Gen_2.fulladder2bitgen/COBIT0
    SLICE_X28Y47         LUT6 (Prop_lut6_I3_O)        0.124     9.135 r  Q_i_2_comp_1/O
                         net (fo=2, routed)           0.407     9.542    Gen_1[14].Gen_2.fulladder2bitgen/COBIT0
    SLICE_X29Y47         LUT3 (Prop_lut3_I2_O)        0.124     9.666 r  Q_i_1__14/O
                         net (fo=1, routed)           0.000     9.666    CARRY_16
    SLICE_X29Y47         FDRE                                         r  CO_FF/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)     5.000     5.000 r  
    W5                                                0.000     5.000 r  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.448     9.789    CLK_IBUF_BUFG
    SLICE_X29Y47         FDRE                                         r  CO_FF/Q_reg/C
                         clock pessimism              0.260    10.049    
                         clock uncertainty           -0.185     9.864    
    SLICE_X29Y47         FDRE (Setup_fdre_C_D)        0.031     9.895    CO_FF/Q_reg
  -------------------------------------------------------------------
                         required time                          9.895    
                         arrival time                          -9.666    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.278ns  (required time - arrival time)
  Source:                 B_FF/generate_ff[2].gen_ff0/generate_ff[2].ff0/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            S_FF/generate_ff[15].ff0/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sysclk rise@5.000ns - sysclk rise@0.000ns)
  Data Path Delay:        4.574ns  (logic 1.257ns (27.479%)  route 3.317ns (72.521%))
  Logic Levels:           6  (LUT3=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 9.789 - 5.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.150ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.565     5.086    CLK_IBUF_BUFG
    SLICE_X30Y46         FDRE                                         r  B_FF/generate_ff[2].gen_ff0/generate_ff[2].ff0/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y46         FDRE (Prop_fdre_C_Q)         0.518     5.604 r  B_FF/generate_ff[2].gen_ff0/generate_ff[2].ff0/Q_reg/Q
                         net (fo=2, routed)           0.683     6.288    BI[2]
    SLICE_X31Y46         LUT6 (Prop_lut6_I0_O)        0.124     6.412 r  Q_i_2__5/O
                         net (fo=3, routed)           0.435     6.847    Gen_1[2].Gen_2.fulladder2bitgen/COBIT0
    SLICE_X28Y46         LUT5 (Prop_lut5_I2_O)        0.124     6.971 r  Q_i_2__4/O
                         net (fo=3, routed)           0.662     7.632    Gen_1[4].Gen_2.fulladder2bitgen/COBIT0
    SLICE_X28Y46         LUT5 (Prop_lut5_I2_O)        0.124     7.756 r  Q_i_2__3/O
                         net (fo=3, routed)           0.466     8.222    Gen_1[6].Gen_2.fulladder2bitgen/COBIT0
    SLICE_X28Y46         LUT5 (Prop_lut5_I2_O)        0.124     8.346 r  Q_i_2__2/O
                         net (fo=4, routed)           0.665     9.011    Gen_1[8].Gen_2.fulladder2bitgen/COBIT0
    SLICE_X28Y47         LUT6 (Prop_lut6_I3_O)        0.124     9.135 r  Q_i_2_comp_1/O
                         net (fo=2, routed)           0.407     9.542    Gen_1[14].Gen_2.fulladder2bitgen/COBIT0
    SLICE_X29Y47         LUT3 (Prop_lut3_I2_O)        0.119     9.661 r  Q_i_1__13/O
                         net (fo=1, routed)           0.000     9.661    SO[15]
    SLICE_X29Y47         FDRE                                         r  S_FF/generate_ff[15].ff0/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)     5.000     5.000 r  
    W5                                                0.000     5.000 r  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.448     9.789    CLK_IBUF_BUFG
    SLICE_X29Y47         FDRE                                         r  S_FF/generate_ff[15].ff0/Q_reg/C
                         clock pessimism              0.260    10.049    
                         clock uncertainty           -0.185     9.864    
    SLICE_X29Y47         FDRE (Setup_fdre_C_D)        0.075     9.939    S_FF/generate_ff[15].ff0/Q_reg
  -------------------------------------------------------------------
                         required time                          9.939    
                         arrival time                          -9.661    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.414ns  (required time - arrival time)
  Source:                 B_FF/generate_ff[2].gen_ff0/generate_ff[2].ff0/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            S_FF/generate_ff[14].ff0/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sysclk rise@5.000ns - sysclk rise@0.000ns)
  Data Path Delay:        4.393ns  (logic 1.262ns (28.728%)  route 3.131ns (71.272%))
  Logic Levels:           6  (LUT5=5 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 9.789 - 5.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.150ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.565     5.086    CLK_IBUF_BUFG
    SLICE_X30Y46         FDRE                                         r  B_FF/generate_ff[2].gen_ff0/generate_ff[2].ff0/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y46         FDRE (Prop_fdre_C_Q)         0.518     5.604 r  B_FF/generate_ff[2].gen_ff0/generate_ff[2].ff0/Q_reg/Q
                         net (fo=2, routed)           0.683     6.288    BI[2]
    SLICE_X31Y46         LUT6 (Prop_lut6_I0_O)        0.124     6.412 r  Q_i_2__5/O
                         net (fo=3, routed)           0.435     6.847    Gen_1[2].Gen_2.fulladder2bitgen/COBIT0
    SLICE_X28Y46         LUT5 (Prop_lut5_I2_O)        0.124     6.971 r  Q_i_2__4/O
                         net (fo=3, routed)           0.662     7.632    Gen_1[4].Gen_2.fulladder2bitgen/COBIT0
    SLICE_X28Y46         LUT5 (Prop_lut5_I2_O)        0.124     7.756 r  Q_i_2__3/O
                         net (fo=3, routed)           0.466     8.222    Gen_1[6].Gen_2.fulladder2bitgen/COBIT0
    SLICE_X28Y46         LUT5 (Prop_lut5_I2_O)        0.124     8.346 r  Q_i_2__2/O
                         net (fo=4, routed)           0.425     8.771    Gen_1[8].Gen_2.fulladder2bitgen/COBIT0
    SLICE_X29Y46         LUT5 (Prop_lut5_I2_O)        0.124     8.895 r  Q_i_2__1/O
                         net (fo=4, routed)           0.460     9.355    Gen_1[10].Gen_2.fulladder2bitgen/COBIT0
    SLICE_X29Y47         LUT5 (Prop_lut5_I2_O)        0.124     9.479 r  Q_i_1__12_comp/O
                         net (fo=1, routed)           0.000     9.479    SO[14]
    SLICE_X29Y47         FDRE                                         r  S_FF/generate_ff[14].ff0/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)     5.000     5.000 r  
    W5                                                0.000     5.000 r  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.448     9.789    CLK_IBUF_BUFG
    SLICE_X29Y47         FDRE                                         r  S_FF/generate_ff[14].ff0/Q_reg/C
                         clock pessimism              0.260    10.049    
                         clock uncertainty           -0.185     9.864    
    SLICE_X29Y47         FDRE (Setup_fdre_C_D)        0.029     9.893    S_FF/generate_ff[14].ff0/Q_reg
  -------------------------------------------------------------------
                         required time                          9.893    
                         arrival time                          -9.479    
  -------------------------------------------------------------------
                         slack                                  0.414    

Slack (MET) :             0.480ns  (required time - arrival time)
  Source:                 B_FF/generate_ff[2].gen_ff0/generate_ff[2].ff0/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            S_FF/generate_ff[12].ff0/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sysclk rise@5.000ns - sysclk rise@0.000ns)
  Data Path Delay:        4.372ns  (logic 1.258ns (28.771%)  route 3.114ns (71.229%))
  Logic Levels:           6  (LUT5=5 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 9.789 - 5.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.150ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.565     5.086    CLK_IBUF_BUFG
    SLICE_X30Y46         FDRE                                         r  B_FF/generate_ff[2].gen_ff0/generate_ff[2].ff0/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y46         FDRE (Prop_fdre_C_Q)         0.518     5.604 r  B_FF/generate_ff[2].gen_ff0/generate_ff[2].ff0/Q_reg/Q
                         net (fo=2, routed)           0.683     6.288    BI[2]
    SLICE_X31Y46         LUT6 (Prop_lut6_I0_O)        0.124     6.412 r  Q_i_2__5/O
                         net (fo=3, routed)           0.435     6.847    Gen_1[2].Gen_2.fulladder2bitgen/COBIT0
    SLICE_X28Y46         LUT5 (Prop_lut5_I2_O)        0.124     6.971 r  Q_i_2__4/O
                         net (fo=3, routed)           0.662     7.632    Gen_1[4].Gen_2.fulladder2bitgen/COBIT0
    SLICE_X28Y46         LUT5 (Prop_lut5_I2_O)        0.124     7.756 r  Q_i_2__3/O
                         net (fo=3, routed)           0.466     8.222    Gen_1[6].Gen_2.fulladder2bitgen/COBIT0
    SLICE_X28Y46         LUT5 (Prop_lut5_I2_O)        0.124     8.346 r  Q_i_2__2/O
                         net (fo=4, routed)           0.425     8.771    Gen_1[8].Gen_2.fulladder2bitgen/COBIT0
    SLICE_X29Y46         LUT5 (Prop_lut5_I2_O)        0.124     8.895 r  Q_i_2__1/O
                         net (fo=4, routed)           0.444     9.339    Gen_1[10].Gen_2.fulladder2bitgen/COBIT0
    SLICE_X28Y47         LUT5 (Prop_lut5_I2_O)        0.120     9.459 r  Q_i_1__10/O
                         net (fo=1, routed)           0.000     9.459    SO[12]
    SLICE_X28Y47         FDRE                                         r  S_FF/generate_ff[12].ff0/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)     5.000     5.000 r  
    W5                                                0.000     5.000 r  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.448     9.789    CLK_IBUF_BUFG
    SLICE_X28Y47         FDRE                                         r  S_FF/generate_ff[12].ff0/Q_reg/C
                         clock pessimism              0.260    10.049    
                         clock uncertainty           -0.185     9.864    
    SLICE_X28Y47         FDRE (Setup_fdre_C_D)        0.075     9.939    S_FF/generate_ff[12].ff0/Q_reg
  -------------------------------------------------------------------
                         required time                          9.939    
                         arrival time                          -9.459    
  -------------------------------------------------------------------
                         slack                                  0.480    

Slack (MET) :             0.636ns  (required time - arrival time)
  Source:                 B_FF/generate_ff[2].gen_ff0/generate_ff[2].ff0/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            S_FF/generate_ff[11].ff0/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sysclk rise@5.000ns - sysclk rise@0.000ns)
  Data Path Delay:        4.216ns  (logic 1.258ns (29.840%)  route 2.958ns (70.160%))
  Logic Levels:           6  (LUT3=1 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 9.788 - 5.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.150ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.565     5.086    CLK_IBUF_BUFG
    SLICE_X30Y46         FDRE                                         r  B_FF/generate_ff[2].gen_ff0/generate_ff[2].ff0/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y46         FDRE (Prop_fdre_C_Q)         0.518     5.604 r  B_FF/generate_ff[2].gen_ff0/generate_ff[2].ff0/Q_reg/Q
                         net (fo=2, routed)           0.683     6.288    BI[2]
    SLICE_X31Y46         LUT6 (Prop_lut6_I0_O)        0.124     6.412 r  Q_i_2__5/O
                         net (fo=3, routed)           0.435     6.847    Gen_1[2].Gen_2.fulladder2bitgen/COBIT0
    SLICE_X28Y46         LUT5 (Prop_lut5_I2_O)        0.124     6.971 r  Q_i_2__4/O
                         net (fo=3, routed)           0.662     7.632    Gen_1[4].Gen_2.fulladder2bitgen/COBIT0
    SLICE_X28Y46         LUT5 (Prop_lut5_I2_O)        0.124     7.756 r  Q_i_2__3/O
                         net (fo=3, routed)           0.466     8.222    Gen_1[6].Gen_2.fulladder2bitgen/COBIT0
    SLICE_X28Y46         LUT5 (Prop_lut5_I2_O)        0.124     8.346 r  Q_i_2__2/O
                         net (fo=4, routed)           0.425     8.771    Gen_1[8].Gen_2.fulladder2bitgen/COBIT0
    SLICE_X29Y46         LUT5 (Prop_lut5_I2_O)        0.124     8.895 r  Q_i_2__1/O
                         net (fo=4, routed)           0.287     9.182    Gen_1[10].Gen_2.fulladder2bitgen/COBIT0
    SLICE_X29Y46         LUT3 (Prop_lut3_I2_O)        0.120     9.302 r  Q_i_1__9/O
                         net (fo=1, routed)           0.000     9.302    SO[11]
    SLICE_X29Y46         FDRE                                         r  S_FF/generate_ff[11].ff0/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)     5.000     5.000 r  
    W5                                                0.000     5.000 r  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.447     9.788    CLK_IBUF_BUFG
    SLICE_X29Y46         FDRE                                         r  S_FF/generate_ff[11].ff0/Q_reg/C
                         clock pessimism              0.260    10.048    
                         clock uncertainty           -0.185     9.863    
    SLICE_X29Y46         FDRE (Setup_fdre_C_D)        0.075     9.938    S_FF/generate_ff[11].ff0/Q_reg
  -------------------------------------------------------------------
                         required time                          9.938    
                         arrival time                          -9.302    
  -------------------------------------------------------------------
                         slack                                  0.636    

Slack (MET) :             0.905ns  (required time - arrival time)
  Source:                 B_FF/generate_ff[2].gen_ff0/generate_ff[2].ff0/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            S_FF/generate_ff[8].ff0/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sysclk rise@5.000ns - sysclk rise@0.000ns)
  Data Path Delay:        3.814ns  (logic 1.014ns (26.589%)  route 2.800ns (73.411%))
  Logic Levels:           4  (LUT5=3 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 9.788 - 5.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.150ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.565     5.086    CLK_IBUF_BUFG
    SLICE_X30Y46         FDRE                                         r  B_FF/generate_ff[2].gen_ff0/generate_ff[2].ff0/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y46         FDRE (Prop_fdre_C_Q)         0.518     5.604 r  B_FF/generate_ff[2].gen_ff0/generate_ff[2].ff0/Q_reg/Q
                         net (fo=2, routed)           0.683     6.288    BI[2]
    SLICE_X31Y46         LUT6 (Prop_lut6_I0_O)        0.124     6.412 r  Q_i_2__5/O
                         net (fo=3, routed)           0.435     6.847    Gen_1[2].Gen_2.fulladder2bitgen/COBIT0
    SLICE_X28Y46         LUT5 (Prop_lut5_I2_O)        0.124     6.971 r  Q_i_2__4/O
                         net (fo=3, routed)           0.662     7.632    Gen_1[4].Gen_2.fulladder2bitgen/COBIT0
    SLICE_X28Y46         LUT5 (Prop_lut5_I2_O)        0.124     7.756 r  Q_i_2__3/O
                         net (fo=3, routed)           0.677     8.433    Gen_1[6].Gen_2.fulladder2bitgen/COBIT0
    SLICE_X29Y46         LUT5 (Prop_lut5_I2_O)        0.124     8.557 r  Q_i_1__6/O
                         net (fo=1, routed)           0.343     8.900    SO[8]
    SLICE_X28Y45         FDRE                                         r  S_FF/generate_ff[8].ff0/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)     5.000     5.000 r  
    W5                                                0.000     5.000 r  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.447     9.788    CLK_IBUF_BUFG
    SLICE_X28Y45         FDRE                                         r  S_FF/generate_ff[8].ff0/Q_reg/C
                         clock pessimism              0.260    10.048    
                         clock uncertainty           -0.185     9.863    
    SLICE_X28Y45         FDRE (Setup_fdre_C_D)       -0.058     9.805    S_FF/generate_ff[8].ff0/Q_reg
  -------------------------------------------------------------------
                         required time                          9.805    
                         arrival time                          -8.900    
  -------------------------------------------------------------------
                         slack                                  0.905    

Slack (MET) :             0.986ns  (required time - arrival time)
  Source:                 B_FF/generate_ff[2].gen_ff0/generate_ff[2].ff0/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            S_FF/generate_ff[9].ff0/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sysclk rise@5.000ns - sysclk rise@0.000ns)
  Data Path Delay:        3.835ns  (logic 1.138ns (29.676%)  route 2.697ns (70.324%))
  Logic Levels:           5  (LUT3=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 9.786 - 5.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.150ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.565     5.086    CLK_IBUF_BUFG
    SLICE_X30Y46         FDRE                                         r  B_FF/generate_ff[2].gen_ff0/generate_ff[2].ff0/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y46         FDRE (Prop_fdre_C_Q)         0.518     5.604 r  B_FF/generate_ff[2].gen_ff0/generate_ff[2].ff0/Q_reg/Q
                         net (fo=2, routed)           0.683     6.288    BI[2]
    SLICE_X31Y46         LUT6 (Prop_lut6_I0_O)        0.124     6.412 r  Q_i_2__5/O
                         net (fo=3, routed)           0.435     6.847    Gen_1[2].Gen_2.fulladder2bitgen/COBIT0
    SLICE_X28Y46         LUT5 (Prop_lut5_I2_O)        0.124     6.971 r  Q_i_2__4/O
                         net (fo=3, routed)           0.662     7.632    Gen_1[4].Gen_2.fulladder2bitgen/COBIT0
    SLICE_X28Y46         LUT5 (Prop_lut5_I2_O)        0.124     7.756 r  Q_i_2__3/O
                         net (fo=3, routed)           0.466     8.222    Gen_1[6].Gen_2.fulladder2bitgen/COBIT0
    SLICE_X28Y46         LUT5 (Prop_lut5_I2_O)        0.124     8.346 r  Q_i_2__2/O
                         net (fo=4, routed)           0.451     8.797    Gen_1[8].Gen_2.fulladder2bitgen/COBIT0
    SLICE_X32Y46         LUT3 (Prop_lut3_I2_O)        0.124     8.921 r  Q_i_1__7/O
                         net (fo=1, routed)           0.000     8.921    SO[9]
    SLICE_X32Y46         FDRE                                         r  S_FF/generate_ff[9].ff0/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)     5.000     5.000 r  
    W5                                                0.000     5.000 r  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.445     9.786    CLK_IBUF_BUFG
    SLICE_X32Y46         FDRE                                         r  S_FF/generate_ff[9].ff0/Q_reg/C
                         clock pessimism              0.275    10.061    
                         clock uncertainty           -0.185     9.876    
    SLICE_X32Y46         FDRE (Setup_fdre_C_D)        0.031     9.907    S_FF/generate_ff[9].ff0/Q_reg
  -------------------------------------------------------------------
                         required time                          9.907    
                         arrival time                          -8.921    
  -------------------------------------------------------------------
                         slack                                  0.986    

Slack (MET) :             1.020ns  (required time - arrival time)
  Source:                 B_FF/generate_ff[2].gen_ff0/generate_ff[2].ff0/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            S_FF/generate_ff[10].ff0/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sysclk rise@5.000ns - sysclk rise@0.000ns)
  Data Path Delay:        3.833ns  (logic 1.133ns (29.563%)  route 2.700ns (70.437%))
  Logic Levels:           5  (LUT5=4 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 9.789 - 5.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.150ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.565     5.086    CLK_IBUF_BUFG
    SLICE_X30Y46         FDRE                                         r  B_FF/generate_ff[2].gen_ff0/generate_ff[2].ff0/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y46         FDRE (Prop_fdre_C_Q)         0.518     5.604 r  B_FF/generate_ff[2].gen_ff0/generate_ff[2].ff0/Q_reg/Q
                         net (fo=2, routed)           0.683     6.288    BI[2]
    SLICE_X31Y46         LUT6 (Prop_lut6_I0_O)        0.124     6.412 r  Q_i_2__5/O
                         net (fo=3, routed)           0.435     6.847    Gen_1[2].Gen_2.fulladder2bitgen/COBIT0
    SLICE_X28Y46         LUT5 (Prop_lut5_I2_O)        0.124     6.971 r  Q_i_2__4/O
                         net (fo=3, routed)           0.662     7.632    Gen_1[4].Gen_2.fulladder2bitgen/COBIT0
    SLICE_X28Y46         LUT5 (Prop_lut5_I2_O)        0.124     7.756 r  Q_i_2__3/O
                         net (fo=3, routed)           0.466     8.222    Gen_1[6].Gen_2.fulladder2bitgen/COBIT0
    SLICE_X28Y46         LUT5 (Prop_lut5_I2_O)        0.124     8.346 r  Q_i_2__2/O
                         net (fo=4, routed)           0.454     8.800    Gen_1[8].Gen_2.fulladder2bitgen/COBIT0
    SLICE_X28Y47         LUT5 (Prop_lut5_I2_O)        0.119     8.919 r  Q_i_1__8/O
                         net (fo=1, routed)           0.000     8.919    SO[10]
    SLICE_X28Y47         FDRE                                         r  S_FF/generate_ff[10].ff0/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)     5.000     5.000 r  
    W5                                                0.000     5.000 r  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.448     9.789    CLK_IBUF_BUFG
    SLICE_X28Y47         FDRE                                         r  S_FF/generate_ff[10].ff0/Q_reg/C
                         clock pessimism              0.260    10.049    
                         clock uncertainty           -0.185     9.864    
    SLICE_X28Y47         FDRE (Setup_fdre_C_D)        0.075     9.939    S_FF/generate_ff[10].ff0/Q_reg
  -------------------------------------------------------------------
                         required time                          9.939    
                         arrival time                          -8.919    
  -------------------------------------------------------------------
                         slack                                  1.020    

Slack (MET) :             1.169ns  (required time - arrival time)
  Source:                 B_FF/generate_ff[2].gen_ff0/generate_ff[2].ff0/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            S_FF/generate_ff[6].ff0/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sysclk rise@5.000ns - sysclk rise@0.000ns)
  Data Path Delay:        3.318ns  (logic 0.916ns (27.603%)  route 2.402ns (72.397%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 9.788 - 5.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.150ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.565     5.086    CLK_IBUF_BUFG
    SLICE_X30Y46         FDRE                                         r  B_FF/generate_ff[2].gen_ff0/generate_ff[2].ff0/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y46         FDRE (Prop_fdre_C_Q)         0.518     5.604 r  B_FF/generate_ff[2].gen_ff0/generate_ff[2].ff0/Q_reg/Q
                         net (fo=2, routed)           0.683     6.288    BI[2]
    SLICE_X31Y46         LUT6 (Prop_lut6_I0_O)        0.124     6.412 r  Q_i_2__5/O
                         net (fo=3, routed)           0.435     6.847    Gen_1[2].Gen_2.fulladder2bitgen/COBIT0
    SLICE_X28Y46         LUT5 (Prop_lut5_I2_O)        0.124     6.971 r  Q_i_2__4/O
                         net (fo=3, routed)           0.662     7.632    Gen_1[4].Gen_2.fulladder2bitgen/COBIT0
    SLICE_X28Y46         LUT5 (Prop_lut5_I2_O)        0.150     7.782 r  Q_i_1__4/O
                         net (fo=1, routed)           0.622     8.405    SO[6]
    SLICE_X28Y43         FDRE                                         r  S_FF/generate_ff[6].ff0/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)     5.000     5.000 r  
    W5                                                0.000     5.000 r  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.447     9.788    CLK_IBUF_BUFG
    SLICE_X28Y43         FDRE                                         r  S_FF/generate_ff[6].ff0/Q_reg/C
                         clock pessimism              0.260    10.048    
                         clock uncertainty           -0.185     9.863    
    SLICE_X28Y43         FDRE (Setup_fdre_C_D)       -0.289     9.574    S_FF/generate_ff[6].ff0/Q_reg
  -------------------------------------------------------------------
                         required time                          9.574    
                         arrival time                          -8.405    
  -------------------------------------------------------------------
                         slack                                  1.169    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 B_FF/generate_ff[1].gen_ff0/generate_ff[0].ff0/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            B_FF/generate_ff[2].gen_ff0/generate_ff[0].ff0/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk rise@0.000ns - sysclk rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.691%)  route 0.099ns (41.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.150ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.564     1.447    CLK_IBUF_BUFG
    SLICE_X33Y47         FDRE                                         r  B_FF/generate_ff[1].gen_ff0/generate_ff[0].ff0/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y47         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  B_FF/generate_ff[1].gen_ff0/generate_ff[0].ff0/Q_reg/Q
                         net (fo=1, routed)           0.099     1.687    B_FF/generate_ff[1].gen_ff0/generate_ff[0].ff0/Q_reg_n_0
    SLICE_X30Y46         FDRE                                         r  B_FF/generate_ff[2].gen_ff0/generate_ff[0].ff0/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.832     1.959    CLK_IBUF_BUFG
    SLICE_X30Y46         FDRE                                         r  B_FF/generate_ff[2].gen_ff0/generate_ff[0].ff0/Q_reg/C
                         clock pessimism             -0.497     1.462    
                         clock uncertainty            0.150     1.612    
    SLICE_X30Y46         FDRE (Hold_fdre_C_D)         0.063     1.675    B_FF/generate_ff[2].gen_ff0/generate_ff[0].ff0/Q_reg
  -------------------------------------------------------------------
                         required time                         -1.675    
                         arrival time                           1.687    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 A_FF/generate_ff[0].gen_ff0/generate_ff[7].ff0/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            A_FF/generate_ff[1].gen_ff0/generate_ff[7].ff0/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk rise@0.000ns - sysclk rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.426%)  route 0.118ns (45.574%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.150ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.562     1.445    CLK_IBUF_BUFG
    SLICE_X32Y41         FDRE                                         r  A_FF/generate_ff[0].gen_ff0/generate_ff[7].ff0/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y41         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  A_FF/generate_ff[0].gen_ff0/generate_ff[7].ff0/Q_reg/Q
                         net (fo=1, routed)           0.118     1.704    A_FF/generate_ff[0].gen_ff0/generate_ff[7].ff0/Q_reg_n_0
    SLICE_X32Y43         FDRE                                         r  A_FF/generate_ff[1].gen_ff0/generate_ff[7].ff0/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.832     1.959    CLK_IBUF_BUFG
    SLICE_X32Y43         FDRE                                         r  A_FF/generate_ff[1].gen_ff0/generate_ff[7].ff0/Q_reg/C
                         clock pessimism             -0.497     1.462    
                         clock uncertainty            0.150     1.612    
    SLICE_X32Y43         FDRE (Hold_fdre_C_D)         0.066     1.678    A_FF/generate_ff[1].gen_ff0/generate_ff[7].ff0/Q_reg
  -------------------------------------------------------------------
                         required time                         -1.678    
                         arrival time                           1.704    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 A_FF/generate_ff[2].gen_ff0/generate_ff[5].ff0/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            S_FF/generate_ff[5].ff0/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk rise@0.000ns - sysclk rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.186ns (61.575%)  route 0.116ns (38.425%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.498ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.150ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.563     1.446    CLK_IBUF_BUFG
    SLICE_X29Y46         FDRE                                         r  A_FF/generate_ff[2].gen_ff0/generate_ff[5].ff0/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  A_FF/generate_ff[2].gen_ff0/generate_ff[5].ff0/Q_reg/Q
                         net (fo=3, routed)           0.116     1.703    AI[5]
    SLICE_X29Y47         LUT3 (Prop_lut3_I0_O)        0.045     1.748 r  Q_i_1__3/O
                         net (fo=1, routed)           0.000     1.748    SO[5]
    SLICE_X29Y47         FDRE                                         r  S_FF/generate_ff[5].ff0/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.834     1.961    CLK_IBUF_BUFG
    SLICE_X29Y47         FDRE                                         r  S_FF/generate_ff[5].ff0/Q_reg/C
                         clock pessimism             -0.498     1.463    
                         clock uncertainty            0.150     1.613    
    SLICE_X29Y47         FDRE (Hold_fdre_C_D)         0.092     1.705    S_FF/generate_ff[5].ff0/Q_reg
  -------------------------------------------------------------------
                         required time                         -1.705    
                         arrival time                           1.748    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 B_FF/generate_ff[1].gen_ff0/generate_ff[2].ff0/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            B_FF/generate_ff[2].gen_ff0/generate_ff[2].ff0/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk rise@0.000ns - sysclk rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.128ns (55.039%)  route 0.105ns (44.961%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.150ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.563     1.446    CLK_IBUF_BUFG
    SLICE_X33Y46         FDRE                                         r  B_FF/generate_ff[1].gen_ff0/generate_ff[2].ff0/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDRE (Prop_fdre_C_Q)         0.128     1.574 r  B_FF/generate_ff[1].gen_ff0/generate_ff[2].ff0/Q_reg/Q
                         net (fo=1, routed)           0.105     1.679    B_FF/generate_ff[1].gen_ff0/generate_ff[2].ff0/Q_reg_n_0
    SLICE_X30Y46         FDRE                                         r  B_FF/generate_ff[2].gen_ff0/generate_ff[2].ff0/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.832     1.959    CLK_IBUF_BUFG
    SLICE_X30Y46         FDRE                                         r  B_FF/generate_ff[2].gen_ff0/generate_ff[2].ff0/Q_reg/C
                         clock pessimism             -0.497     1.462    
                         clock uncertainty            0.150     1.612    
    SLICE_X30Y46         FDRE (Hold_fdre_C_D)         0.022     1.634    B_FF/generate_ff[2].gen_ff0/generate_ff[2].ff0/Q_reg
  -------------------------------------------------------------------
                         required time                         -1.634    
                         arrival time                           1.679    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 B_FF/generate_ff[1].gen_ff0/generate_ff[6].ff0/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            B_FF/generate_ff[2].gen_ff0/generate_ff[6].ff0/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk rise@0.000ns - sysclk rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.141ns (46.242%)  route 0.164ns (53.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.478ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.150ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.564     1.447    CLK_IBUF_BUFG
    SLICE_X32Y47         FDRE                                         r  B_FF/generate_ff[1].gen_ff0/generate_ff[6].ff0/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y47         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  B_FF/generate_ff[1].gen_ff0/generate_ff[6].ff0/Q_reg/Q
                         net (fo=1, routed)           0.164     1.752    B_FF/generate_ff[1].gen_ff0/generate_ff[6].ff0/Q_reg_n_0
    SLICE_X29Y46         FDRE                                         r  B_FF/generate_ff[2].gen_ff0/generate_ff[6].ff0/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.833     1.960    CLK_IBUF_BUFG
    SLICE_X29Y46         FDRE                                         r  B_FF/generate_ff[2].gen_ff0/generate_ff[6].ff0/Q_reg/C
                         clock pessimism             -0.478     1.482    
                         clock uncertainty            0.150     1.632    
    SLICE_X29Y46         FDRE (Hold_fdre_C_D)         0.072     1.704    B_FF/generate_ff[2].gen_ff0/generate_ff[6].ff0/Q_reg
  -------------------------------------------------------------------
                         required time                         -1.704    
                         arrival time                           1.752    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 A_FF/generate_ff[1].gen_ff0/generate_ff[0].ff0/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            A_FF/generate_ff[2].gen_ff0/generate_ff[0].ff0/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk rise@0.000ns - sysclk rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.141ns (44.950%)  route 0.173ns (55.050%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.478ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.150ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.563     1.446    CLK_IBUF_BUFG
    SLICE_X29Y45         FDRE                                         r  A_FF/generate_ff[1].gen_ff0/generate_ff[0].ff0/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y45         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  A_FF/generate_ff[1].gen_ff0/generate_ff[0].ff0/Q_reg/Q
                         net (fo=1, routed)           0.173     1.760    A_FF/generate_ff[1].gen_ff0/generate_ff[0].ff0/Q_reg_n_0
    SLICE_X31Y46         FDRE                                         r  A_FF/generate_ff[2].gen_ff0/generate_ff[0].ff0/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.832     1.959    CLK_IBUF_BUFG
    SLICE_X31Y46         FDRE                                         r  A_FF/generate_ff[2].gen_ff0/generate_ff[0].ff0/Q_reg/C
                         clock pessimism             -0.478     1.481    
                         clock uncertainty            0.150     1.631    
    SLICE_X31Y46         FDRE (Hold_fdre_C_D)         0.072     1.703    A_FF/generate_ff[2].gen_ff0/generate_ff[0].ff0/Q_reg
  -------------------------------------------------------------------
                         required time                         -1.703    
                         arrival time                           1.760    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 B_FF/generate_ff[1].gen_ff0/generate_ff[3].ff0/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            B_FF/generate_ff[2].gen_ff0/generate_ff[3].ff0/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk rise@0.000ns - sysclk rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.141ns (45.201%)  route 0.171ns (54.799%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.478ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.150ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.564     1.447    CLK_IBUF_BUFG
    SLICE_X31Y49         FDRE                                         r  B_FF/generate_ff[1].gen_ff0/generate_ff[3].ff0/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  B_FF/generate_ff[1].gen_ff0/generate_ff[3].ff0/Q_reg/Q
                         net (fo=1, routed)           0.171     1.759    B_FF/generate_ff[1].gen_ff0/generate_ff[3].ff0/Q_reg_n_0
    SLICE_X28Y47         FDRE                                         r  B_FF/generate_ff[2].gen_ff0/generate_ff[3].ff0/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.834     1.961    CLK_IBUF_BUFG
    SLICE_X28Y47         FDRE                                         r  B_FF/generate_ff[2].gen_ff0/generate_ff[3].ff0/Q_reg/C
                         clock pessimism             -0.478     1.483    
                         clock uncertainty            0.150     1.633    
    SLICE_X28Y47         FDRE (Hold_fdre_C_D)         0.066     1.699    B_FF/generate_ff[2].gen_ff0/generate_ff[3].ff0/Q_reg
  -------------------------------------------------------------------
                         required time                         -1.699    
                         arrival time                           1.759    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 A_FF/generate_ff[1].gen_ff0/generate_ff[2].ff0/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            A_FF/generate_ff[2].gen_ff0/generate_ff[2].ff0/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk rise@0.000ns - sysclk rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.689%)  route 0.175ns (55.311%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.478ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.150ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.563     1.446    CLK_IBUF_BUFG
    SLICE_X28Y45         FDRE                                         r  A_FF/generate_ff[1].gen_ff0/generate_ff[2].ff0/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y45         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  A_FF/generate_ff[1].gen_ff0/generate_ff[2].ff0/Q_reg/Q
                         net (fo=1, routed)           0.175     1.762    A_FF/generate_ff[1].gen_ff0/generate_ff[2].ff0/Q_reg_n_0
    SLICE_X31Y46         FDRE                                         r  A_FF/generate_ff[2].gen_ff0/generate_ff[2].ff0/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.832     1.959    CLK_IBUF_BUFG
    SLICE_X31Y46         FDRE                                         r  A_FF/generate_ff[2].gen_ff0/generate_ff[2].ff0/Q_reg/C
                         clock pessimism             -0.478     1.481    
                         clock uncertainty            0.150     1.631    
    SLICE_X31Y46         FDRE (Hold_fdre_C_D)         0.070     1.701    A_FF/generate_ff[2].gen_ff0/generate_ff[2].ff0/Q_reg
  -------------------------------------------------------------------
                         required time                         -1.701    
                         arrival time                           1.762    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 A_FF/generate_ff[0].gen_ff0/generate_ff[3].ff0/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            A_FF/generate_ff[1].gen_ff0/generate_ff[3].ff0/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk rise@0.000ns - sysclk rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.141ns (44.950%)  route 0.173ns (55.050%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.478ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.150ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.563     1.446    CLK_IBUF_BUFG
    SLICE_X29Y45         FDRE                                         r  A_FF/generate_ff[0].gen_ff0/generate_ff[3].ff0/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y45         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  A_FF/generate_ff[0].gen_ff0/generate_ff[3].ff0/Q_reg/Q
                         net (fo=1, routed)           0.173     1.760    A_FF/generate_ff[0].gen_ff0/generate_ff[3].ff0/Q_reg_n_0
    SLICE_X31Y46         FDRE                                         r  A_FF/generate_ff[1].gen_ff0/generate_ff[3].ff0/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.832     1.959    CLK_IBUF_BUFG
    SLICE_X31Y46         FDRE                                         r  A_FF/generate_ff[1].gen_ff0/generate_ff[3].ff0/Q_reg/C
                         clock pessimism             -0.478     1.481    
                         clock uncertainty            0.150     1.631    
    SLICE_X31Y46         FDRE (Hold_fdre_C_D)         0.066     1.697    A_FF/generate_ff[1].gen_ff0/generate_ff[3].ff0/Q_reg
  -------------------------------------------------------------------
                         required time                         -1.697    
                         arrival time                           1.760    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 B_FF/generate_ff[1].gen_ff0/generate_ff[9].ff0/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            B_FF/generate_ff[2].gen_ff0/generate_ff[9].ff0/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk rise@0.000ns - sysclk rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.128ns (53.166%)  route 0.113ns (46.834%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.478ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.150ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.564     1.447    CLK_IBUF_BUFG
    SLICE_X28Y47         FDRE                                         r  B_FF/generate_ff[1].gen_ff0/generate_ff[9].ff0/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y47         FDRE (Prop_fdre_C_Q)         0.128     1.575 r  B_FF/generate_ff[1].gen_ff0/generate_ff[9].ff0/Q_reg/Q
                         net (fo=1, routed)           0.113     1.688    B_FF/generate_ff[1].gen_ff0/generate_ff[9].ff0/Q_reg_n_0
    SLICE_X31Y46         FDRE                                         r  B_FF/generate_ff[2].gen_ff0/generate_ff[9].ff0/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.832     1.959    CLK_IBUF_BUFG
    SLICE_X31Y46         FDRE                                         r  B_FF/generate_ff[2].gen_ff0/generate_ff[9].ff0/Q_reg/C
                         clock pessimism             -0.478     1.481    
                         clock uncertainty            0.150     1.631    
    SLICE_X31Y46         FDRE (Hold_fdre_C_D)        -0.008     1.623    B_FF/generate_ff[2].gen_ff0/generate_ff[9].ff0/Q_reg
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.688    
  -------------------------------------------------------------------
                         slack                                  0.065    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sysclk
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         5.000       2.845      BUFGCTRL_X0Y0  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X28Y41   A_FF/generate_ff[0].gen_ff0/generate_ff[0].ff0/Q_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X33Y49   A_FF/generate_ff[0].gen_ff0/generate_ff[10].ff0/Q_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X33Y49   A_FF/generate_ff[0].gen_ff0/generate_ff[11].ff0/Q_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X32Y41   A_FF/generate_ff[0].gen_ff0/generate_ff[12].ff0/Q_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X33Y46   A_FF/generate_ff[0].gen_ff0/generate_ff[13].ff0/Q_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X30Y46   A_FF/generate_ff[0].gen_ff0/generate_ff[14].ff0/Q_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X32Y49   A_FF/generate_ff[0].gen_ff0/generate_ff[15].ff0/Q_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X28Y41   A_FF/generate_ff[0].gen_ff0/generate_ff[1].ff0/Q_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X28Y41   A_FF/generate_ff[0].gen_ff0/generate_ff[2].ff0/Q_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X28Y41   A_FF/generate_ff[0].gen_ff0/generate_ff[0].ff0/Q_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X33Y49   A_FF/generate_ff[0].gen_ff0/generate_ff[10].ff0/Q_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X33Y49   A_FF/generate_ff[0].gen_ff0/generate_ff[10].ff0/Q_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X33Y49   A_FF/generate_ff[0].gen_ff0/generate_ff[11].ff0/Q_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X33Y49   A_FF/generate_ff[0].gen_ff0/generate_ff[11].ff0/Q_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X33Y46   A_FF/generate_ff[0].gen_ff0/generate_ff[13].ff0/Q_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X30Y46   A_FF/generate_ff[0].gen_ff0/generate_ff[14].ff0/Q_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X32Y49   A_FF/generate_ff[0].gen_ff0/generate_ff[15].ff0/Q_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X32Y49   A_FF/generate_ff[0].gen_ff0/generate_ff[15].ff0/Q_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X28Y41   A_FF/generate_ff[0].gen_ff0/generate_ff[1].ff0/Q_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X29Y47   A_FF/generate_ff[1].gen_ff0/generate_ff[4].ff0/Q_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X28Y52   B_FF/generate_ff[0].gen_ff0/generate_ff[10].ff0/Q_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X28Y52   B_FF/generate_ff[0].gen_ff0/generate_ff[11].ff0/Q_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X29Y49   B_FF/generate_ff[0].gen_ff0/generate_ff[12].ff0/Q_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X30Y52   B_FF/generate_ff[0].gen_ff0/generate_ff[13].ff0/Q_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X30Y52   B_FF/generate_ff[0].gen_ff0/generate_ff[14].ff0/Q_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X29Y49   B_FF/generate_ff[0].gen_ff0/generate_ff[15].ff0/Q_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X29Y49   B_FF/generate_ff[0].gen_ff0/generate_ff[8].ff0/Q_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X28Y48   B_FF/generate_ff[0].gen_ff0/generate_ff[9].ff0/Q_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X30Y52   B_FF/generate_ff[1].gen_ff0/generate_ff[10].ff0/Q_reg/C



