# Verilog learning...

The Verilog HDL is documented as the `IEEE 1364` standard.

While the documents are behind the intel paywall (and my university doesn't have access >:( ), there are copies online.

https://0x04.net/~mwk/vstd/ieee-1364-2005.pdf

https://0x04.net/~mwk/vstd/ieee-1800-2017.pdf

bless your heart, whoever owns this server