{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1677276704372 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1677276704376 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 24 23:11:44 2023 " "Processing started: Fri Feb 24 23:11:44 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1677276704376 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1677276704376 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off bk0011m -c bk0011m " "Command: quartus_map --read_settings_files=on --write_settings_files=off bk0011m -c bk0011m" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1677276704376 ""}
{ "Warning" "WACF_DEV_FAM_CONFLICT" "EP4CE22F17C8 Cyclone IV E Cyclone IV " "Overriding device family setting Cyclone IV -- part EP4CE22F17C8 belongs to device family Cyclone IV E" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name FAMILY \"Cyclone IV\" " "set_global_assignment -name FAMILY \"Cyclone IV\"" {  } {  } 0 125063 "%1!s!" 0 0 "Quartus II" 0 -1 1677276704689 ""}  } {  } 0 125096 "Overriding device family setting %3!s! -- part %1!s! belongs to device family %2!s!" 0 0 "Quartus II" 0 -1 1677276704689 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1677276704928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vm1/vm1_vic.v 1 1 " "Found 1 design units, including 1 entities, in source file vm1/vm1_vic.v" { { "Info" "ISGN_ENTITY_NAME" "1 vic_wb " "Found entity 1: vic_wb" {  } { { "VM1/vm1_vic.v" "" { Text "D:/bajados/Sidi FPGA - PROBAR ESTOS CORES/BK0011M_MIST-master/VM1/vm1_vic.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677276711283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677276711283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vm1/vm1_tve.v 1 1 " "Found 1 design units, including 1 entities, in source file vm1/vm1_tve.v" { { "Info" "ISGN_ENTITY_NAME" "1 vm1_timer " "Found entity 1: vm1_timer" {  } { { "VM1/vm1_tve.v" "" { Text "D:/bajados/Sidi FPGA - PROBAR ESTOS CORES/BK0011M_MIST-master/VM1/vm1_tve.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677276711289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677276711289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vm1/vm1_plm.v 4 4 " "Found 4 design units, including 4 entities, in source file vm1/vm1_plm.v" { { "Info" "ISGN_ENTITY_NAME" "1 vm1a_plm " "Found entity 1: vm1a_plm" {  } { { "VM1/vm1_plm.v" "" { Text "D:/bajados/Sidi FPGA - PROBAR ESTOS CORES/BK0011M_MIST-master/VM1/vm1_plm.v" 139 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677276711313 ""} { "Info" "ISGN_ENTITY_NAME" "2 vm1g_plm " "Found entity 2: vm1g_plm" {  } { { "VM1/vm1_plm.v" "" { Text "D:/bajados/Sidi FPGA - PROBAR ESTOS CORES/BK0011M_MIST-master/VM1/vm1_plm.v" 673 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677276711313 ""} { "Info" "ISGN_ENTITY_NAME" "3 vm1a_pli " "Found entity 3: vm1a_pli" {  } { { "VM1/vm1_plm.v" "" { Text "D:/bajados/Sidi FPGA - PROBAR ESTOS CORES/BK0011M_MIST-master/VM1/vm1_plm.v" 1300 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677276711313 ""} { "Info" "ISGN_ENTITY_NAME" "4 vm1g_pli " "Found entity 4: vm1g_pli" {  } { { "VM1/vm1_plm.v" "" { Text "D:/bajados/Sidi FPGA - PROBAR ESTOS CORES/BK0011M_MIST-master/VM1/vm1_plm.v" 1390 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677276711313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677276711313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vm1/vm1_alib.v 1 1 " "Found 1 design units, including 1 entities, in source file vm1/vm1_alib.v" { { "Info" "ISGN_ENTITY_NAME" "1 vm1_aram " "Found entity 1: vm1_aram" {  } { { "VM1/vm1_alib.v" "" { Text "D:/bajados/Sidi FPGA - PROBAR ESTOS CORES/BK0011M_MIST-master/VM1/vm1_alib.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677276711337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677276711337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vm1/vm1_qbus_se.v 4 4 " "Found 4 design units, including 4 entities, in source file vm1/vm1_qbus_se.v" { { "Info" "ISGN_ENTITY_NAME" "1 vm1_qbus_se " "Found entity 1: vm1_qbus_se" {  } { { "VM1/vm1_qbus_se.v" "" { Text "D:/bajados/Sidi FPGA - PROBAR ESTOS CORES/BK0011M_MIST-master/VM1/vm1_qbus_se.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677276711374 ""} { "Info" "ISGN_ENTITY_NAME" "2 vm1_vgen " "Found entity 2: vm1_vgen" {  } { { "VM1/vm1_qbus_se.v" "" { Text "D:/bajados/Sidi FPGA - PROBAR ESTOS CORES/BK0011M_MIST-master/VM1/vm1_qbus_se.v" 1708 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677276711374 ""} { "Info" "ISGN_ENTITY_NAME" "3 vm1_reg_ff " "Found entity 3: vm1_reg_ff" {  } { { "VM1/vm1_qbus_se.v" "" { Text "D:/bajados/Sidi FPGA - PROBAR ESTOS CORES/BK0011M_MIST-master/VM1/vm1_qbus_se.v" 1806 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677276711374 ""} { "Info" "ISGN_ENTITY_NAME" "4 vm1_reg_ram " "Found entity 4: vm1_reg_ram" {  } { { "VM1/vm1_qbus_se.v" "" { Text "D:/bajados/Sidi FPGA - PROBAR ESTOS CORES/BK0011M_MIST-master/VM1/vm1_qbus_se.v" 2003 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677276711374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677276711374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vm1/vm1_se.v 2 2 " "Found 2 design units, including 2 entities, in source file vm1/vm1_se.v" { { "Info" "ISGN_ENTITY_NAME" "1 vm1_se " "Found entity 1: vm1_se" {  } { { "VM1/vm1_se.v" "" { Text "D:/bajados/Sidi FPGA - PROBAR ESTOS CORES/BK0011M_MIST-master/VM1/vm1_se.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677276711387 ""} { "Info" "ISGN_ENTITY_NAME" "2 vm1_reset " "Found entity 2: vm1_reset" {  } { { "VM1/vm1_se.v" "" { Text "D:/bajados/Sidi FPGA - PROBAR ESTOS CORES/BK0011M_MIST-master/VM1/vm1_se.v" 126 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677276711387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677276711387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll.v" "" { Text "D:/bajados/Sidi FPGA - PROBAR ESTOS CORES/BK0011M_MIST-master/pll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677276711406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677276711406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "translate.v 1 1 " "Found 1 design units, including 1 entities, in source file translate.v" { { "Info" "ISGN_ENTITY_NAME" "1 kbd_transl " "Found entity 1: kbd_transl" {  } { { "translate.v" "" { Text "D:/bajados/Sidi FPGA - PROBAR ESTOS CORES/BK0011M_MIST-master/translate.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677276711424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677276711424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keyboard.sv 1 1 " "Found 1 design units, including 1 entities, in source file keyboard.sv" { { "Info" "ISGN_ENTITY_NAME" "1 keyboard " "Found entity 1: keyboard" {  } { { "keyboard.sv" "" { Text "D:/bajados/Sidi FPGA - PROBAR ESTOS CORES/BK0011M_MIST-master/keyboard.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677276711437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677276711437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2_mouse.v 1 1 " "Found 1 design units, including 1 entities, in source file ps2_mouse.v" { { "Info" "ISGN_ENTITY_NAME" "1 ps2_mouse " "Found entity 1: ps2_mouse" {  } { { "ps2_mouse.v" "" { Text "D:/bajados/Sidi FPGA - PROBAR ESTOS CORES/BK0011M_MIST-master/ps2_mouse.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677276711438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677276711438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_io.v 1 1 " "Found 1 design units, including 1 entities, in source file data_io.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_io " "Found entity 1: data_io" {  } { { "data_io.v" "" { Text "D:/bajados/Sidi FPGA - PROBAR ESTOS CORES/BK0011M_MIST-master/data_io.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677276711439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677276711439 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "SPI_DO spi_do user_io.v(47) " "Verilog HDL Declaration information at user_io.v(47): object \"SPI_DO\" differs only in case from object \"spi_do\" in the same scope" {  } { { "user_io.v" "" { Text "D:/bajados/Sidi FPGA - PROBAR ESTOS CORES/BK0011M_MIST-master/user_io.v" 47 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1677276711449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "user_io.v 1 1 " "Found 1 design units, including 1 entities, in source file user_io.v" { { "Info" "ISGN_ENTITY_NAME" "1 user_io " "Found entity 1: user_io" {  } { { "user_io.v" "" { Text "D:/bajados/Sidi FPGA - PROBAR ESTOS CORES/BK0011M_MIST-master/user_io.v" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677276711450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677276711450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sector_w2b.v 1 1 " "Found 1 design units, including 1 entities, in source file sector_w2b.v" { { "Info" "ISGN_ENTITY_NAME" "1 sector_w2b " "Found entity 1: sector_w2b" {  } { { "sector_w2b.v" "" { Text "D:/bajados/Sidi FPGA - PROBAR ESTOS CORES/BK0011M_MIST-master/sector_w2b.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677276711456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677276711456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sector_b2d.v 1 1 " "Found 1 design units, including 1 entities, in source file sector_b2d.v" { { "Info" "ISGN_ENTITY_NAME" "1 sector_b2d " "Found entity 1: sector_b2d" {  } { { "sector_b2d.v" "" { Text "D:/bajados/Sidi FPGA - PROBAR ESTOS CORES/BK0011M_MIST-master/sector_b2d.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677276711463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677276711463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sector_b2w.v 1 1 " "Found 1 design units, including 1 entities, in source file sector_b2w.v" { { "Info" "ISGN_ENTITY_NAME" "1 sector_b2w " "Found entity 1: sector_b2w" {  } { { "sector_b2w.v" "" { Text "D:/bajados/Sidi FPGA - PROBAR ESTOS CORES/BK0011M_MIST-master/sector_b2w.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677276711476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677276711476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dpram.v 1 1 " "Found 1 design units, including 1 entities, in source file dpram.v" { { "Info" "ISGN_ENTITY_NAME" "1 dpram " "Found entity 1: dpram" {  } { { "dpram.v" "" { Text "D:/bajados/Sidi FPGA - PROBAR ESTOS CORES/BK0011M_MIST-master/dpram.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677276711482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677276711482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram.sv 1 1 " "Found 1 design units, including 1 entities, in source file sram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sram " "Found entity 1: sram" {  } { { "sram.sv" "" { Text "D:/bajados/Sidi FPGA - PROBAR ESTOS CORES/BK0011M_MIST-master/sram.sv" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677276711495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677276711495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "memory.sv" "" { Text "D:/bajados/Sidi FPGA - PROBAR ESTOS CORES/BK0011M_MIST-master/memory.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677276711511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677276711511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sigma_delta_dac.v 1 1 " "Found 1 design units, including 1 entities, in source file sigma_delta_dac.v" { { "Info" "ISGN_ENTITY_NAME" "1 sigma_delta_dac " "Found entity 1: sigma_delta_dac" {  } { { "sigma_delta_dac.v" "" { Text "D:/bajados/Sidi FPGA - PROBAR ESTOS CORES/BK0011M_MIST-master/sigma_delta_dac.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677276711512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677276711512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ym2149.sv 1 1 " "Found 1 design units, including 1 entities, in source file ym2149.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ym2149 " "Found entity 1: ym2149" {  } { { "ym2149.sv" "" { Text "D:/bajados/Sidi FPGA - PROBAR ESTOS CORES/BK0011M_MIST-master/ym2149.sv" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677276711526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677276711526 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "hq2x.sv(247) " "Verilog HDL warning at hq2x.sv(247): extended using \"x\" or \"z\"" {  } { { "hq2x.sv" "" { Text "D:/bajados/Sidi FPGA - PROBAR ESTOS CORES/BK0011M_MIST-master/hq2x.sv" 247 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1677276711539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hq2x.sv 7 7 " "Found 7 design units, including 7 entities, in source file hq2x.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hq2x_in " "Found entity 1: hq2x_in" {  } { { "hq2x.sv" "" { Text "D:/bajados/Sidi FPGA - PROBAR ESTOS CORES/BK0011M_MIST-master/hq2x.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677276711541 ""} { "Info" "ISGN_ENTITY_NAME" "2 hq2x_out " "Found entity 2: hq2x_out" {  } { { "hq2x.sv" "" { Text "D:/bajados/Sidi FPGA - PROBAR ESTOS CORES/BK0011M_MIST-master/hq2x.sv" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677276711541 ""} { "Info" "ISGN_ENTITY_NAME" "3 hq2x_buf " "Found entity 3: hq2x_buf" {  } { { "hq2x.sv" "" { Text "D:/bajados/Sidi FPGA - PROBAR ESTOS CORES/BK0011M_MIST-master/hq2x.sv" 75 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677276711541 ""} { "Info" "ISGN_ENTITY_NAME" "4 DiffCheck " "Found entity 4: DiffCheck" {  } { { "hq2x.sv" "" { Text "D:/bajados/Sidi FPGA - PROBAR ESTOS CORES/BK0011M_MIST-master/hq2x.sv" 134 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677276711541 ""} { "Info" "ISGN_ENTITY_NAME" "5 InnerBlend " "Found entity 5: InnerBlend" {  } { { "hq2x.sv" "" { Text "D:/bajados/Sidi FPGA - PROBAR ESTOS CORES/BK0011M_MIST-master/hq2x.sv" 161 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677276711541 ""} { "Info" "ISGN_ENTITY_NAME" "6 Blend " "Found entity 6: Blend" {  } { { "hq2x.sv" "" { Text "D:/bajados/Sidi FPGA - PROBAR ESTOS CORES/BK0011M_MIST-master/hq2x.sv" 192 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677276711541 ""} { "Info" "ISGN_ENTITY_NAME" "7 Hq2x " "Found entity 7: Hq2x" {  } { { "hq2x.sv" "" { Text "D:/bajados/Sidi FPGA - PROBAR ESTOS CORES/BK0011M_MIST-master/hq2x.sv" 272 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677276711541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677276711541 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "scandoubler.v(102) " "Verilog HDL information at scandoubler.v(102): always construct contains both blocking and non-blocking assignments" {  } { { "scandoubler.v" "" { Text "D:/bajados/Sidi FPGA - PROBAR ESTOS CORES/BK0011M_MIST-master/scandoubler.v" 102 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1677276711542 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "hq2x Hq2x scandoubler.v(29) " "Verilog HDL Declaration information at scandoubler.v(29): object \"hq2x\" differs only in case from object \"Hq2x\" in the same scope" {  } { { "scandoubler.v" "" { Text "D:/bajados/Sidi FPGA - PROBAR ESTOS CORES/BK0011M_MIST-master/scandoubler.v" 29 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1677276711542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scandoubler.v 1 1 " "Found 1 design units, including 1 entities, in source file scandoubler.v" { { "Info" "ISGN_ENTITY_NAME" "1 scandoubler " "Found entity 1: scandoubler" {  } { { "scandoubler.v" "" { Text "D:/bajados/Sidi FPGA - PROBAR ESTOS CORES/BK0011M_MIST-master/scandoubler.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677276711542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677276711542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "osd.v 1 1 " "Found 1 design units, including 1 entities, in source file osd.v" { { "Info" "ISGN_ENTITY_NAME" "1 osd " "Found entity 1: osd" {  } { { "osd.v" "" { Text "D:/bajados/Sidi FPGA - PROBAR ESTOS CORES/BK0011M_MIST-master/osd.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677276711555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677276711555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_mixer.sv 1 1 " "Found 1 design units, including 1 entities, in source file video_mixer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 video_mixer " "Found entity 1: video_mixer" {  } { { "video_mixer.sv" "" { Text "D:/bajados/Sidi FPGA - PROBAR ESTOS CORES/BK0011M_MIST-master/video_mixer.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677276711564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677276711564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video.sv 1 1 " "Found 1 design units, including 1 entities, in source file video.sv" { { "Info" "ISGN_ENTITY_NAME" "1 video " "Found entity 1: video" {  } { { "video.sv" "" { Text "D:/bajados/Sidi FPGA - PROBAR ESTOS CORES/BK0011M_MIST-master/video.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677276711565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677276711565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "disk.sv 1 1 " "Found 1 design units, including 1 entities, in source file disk.sv" { { "Info" "ISGN_ENTITY_NAME" "1 disk " "Found entity 1: disk" {  } { { "disk.sv" "" { Text "D:/bajados/Sidi FPGA - PROBAR ESTOS CORES/BK0011M_MIST-master/disk.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677276711579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677276711579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bk0011m.sv 1 1 " "Found 1 design units, including 1 entities, in source file bk0011m.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bk0011m " "Found entity 1: bk0011m" {  } { { "bk0011m.sv" "" { Text "D:/bajados/Sidi FPGA - PROBAR ESTOS CORES/BK0011M_MIST-master/bk0011m.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677276711599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677276711599 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "bk0011m " "Elaborating entity \"bk0011m\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1677276711658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:pll " "Elaborating entity \"pll\" for hierarchy \"pll:pll\"" {  } { { "bk0011m.sv" "pll" { Text "D:/bajados/Sidi FPGA - PROBAR ESTOS CORES/BK0011M_MIST-master/bk0011m.sv" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677276711689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll:pll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll:pll\|altpll:altpll_component\"" {  } { { "pll.v" "altpll_component" { Text "D:/bajados/Sidi FPGA - PROBAR ESTOS CORES/BK0011M_MIST-master/pll.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677276712396 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:pll\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll:pll\|altpll:altpll_component\"" {  } { { "pll.v" "" { Text "D:/bajados/Sidi FPGA - PROBAR ESTOS CORES/BK0011M_MIST-master/pll.v" 98 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677276712406 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:pll\|altpll:altpll_component " "Instantiated megafunction \"pll:pll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677276712410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 9 " "Parameter \"clk0_divide_by\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677276712410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677276712410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 32 " "Parameter \"clk0_multiply_by\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677276712410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677276712410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 9 " "Parameter \"clk1_divide_by\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677276712410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677276712410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 32 " "Parameter \"clk1_multiply_by\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677276712410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift -1736 " "Parameter \"clk1_phase_shift\" = \"-1736\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677276712410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 37037 " "Parameter \"inclk0_input_frequency\" = \"37037\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677276712410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677276712410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677276712410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677276712410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NO_COMPENSATION " "Parameter \"operation_mode\" = \"NO_COMPENSATION\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677276712410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677276712410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677276712410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677276712410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677276712410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677276712410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677276712410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677276712410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677276712410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677276712410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677276712410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677276712410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677276712410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677276712410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677276712410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677276712410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677276712410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677276712410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677276712410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677276712410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677276712410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677276712410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677276712410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677276712410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677276712410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677276712410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677276712410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677276712410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677276712410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677276712410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677276712410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677276712410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677276712410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677276712410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677276712410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677276712410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677276712410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677276712410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677276712410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677276712410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677276712410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677276712410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677276712410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock ON " "Parameter \"self_reset_on_loss_lock\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677276712410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677276712410 ""}  } { { "pll.v" "" { Text "D:/bajados/Sidi FPGA - PROBAR ESTOS CORES/BK0011M_MIST-master/pll.v" 98 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1677276712410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_altpll " "Found entity 1: pll_altpll" {  } { { "db/pll_altpll.v" "" { Text "D:/bajados/Sidi FPGA - PROBAR ESTOS CORES/BK0011M_MIST-master/db/pll_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677276712479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677276712479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altpll pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated " "Elaborating entity \"pll_altpll\" for hierarchy \"pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677276712480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "user_io user_io:user_io " "Elaborating entity \"user_io\" for hierarchy \"user_io:user_io\"" {  } { { "bk0011m.sv" "user_io" { Text "D:/bajados/Sidi FPGA - PROBAR ESTOS CORES/BK0011M_MIST-master/bk0011m.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677276712490 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vm1_reset vm1_reset:reset " "Elaborating entity \"vm1_reset\" for hierarchy \"vm1_reset:reset\"" {  } { { "bk0011m.sv" "reset" { Text "D:/bajados/Sidi FPGA - PROBAR ESTOS CORES/BK0011M_MIST-master/bk0011m.sv" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677276712575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vm1_se vm1_se:cpu " "Elaborating entity \"vm1_se\" for hierarchy \"vm1_se:cpu\"" {  } { { "bk0011m.sv" "cpu" { Text "D:/bajados/Sidi FPGA - PROBAR ESTOS CORES/BK0011M_MIST-master/bk0011m.sv" 228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677276712582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vm1_qbus_se vm1_se:cpu\|vm1_qbus_se:core " "Elaborating entity \"vm1_qbus_se\" for hierarchy \"vm1_se:cpu\|vm1_qbus_se:core\"" {  } { { "VM1/vm1_se.v" "core" { Text "D:/bajados/Sidi FPGA - PROBAR ESTOS CORES/BK0011M_MIST-master/VM1/vm1_se.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677276712589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vm1_timer vm1_se:cpu\|vm1_qbus_se:core\|vm1_timer:timer " "Elaborating entity \"vm1_timer\" for hierarchy \"vm1_se:cpu\|vm1_qbus_se:core\|vm1_timer:timer\"" {  } { { "VM1/vm1_qbus_se.v" "timer" { Text "D:/bajados/Sidi FPGA - PROBAR ESTOS CORES/BK0011M_MIST-master/VM1/vm1_qbus_se.v" 814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677276712639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vm1g_pli vm1_se:cpu\|vm1_qbus_se:core\|vm1g_pli:pli_matrix_g " "Elaborating entity \"vm1g_pli\" for hierarchy \"vm1_se:cpu\|vm1_qbus_se:core\|vm1g_pli:pli_matrix_g\"" {  } { { "VM1/vm1_qbus_se.v" "pli_matrix_g" { Text "D:/bajados/Sidi FPGA - PROBAR ESTOS CORES/BK0011M_MIST-master/VM1/vm1_qbus_se.v" 998 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677276712669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vm1a_pli vm1_se:cpu\|vm1_qbus_se:core\|vm1a_pli:pli_matrix_a " "Elaborating entity \"vm1a_pli\" for hierarchy \"vm1_se:cpu\|vm1_qbus_se:core\|vm1a_pli:pli_matrix_a\"" {  } { { "VM1/vm1_qbus_se.v" "pli_matrix_a" { Text "D:/bajados/Sidi FPGA - PROBAR ESTOS CORES/BK0011M_MIST-master/VM1/vm1_qbus_se.v" 999 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677276712676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vm1g_plm vm1_se:cpu\|vm1_qbus_se:core\|vm1g_plm:plm_matrix_g " "Elaborating entity \"vm1g_plm\" for hierarchy \"vm1_se:cpu\|vm1_qbus_se:core\|vm1g_plm:plm_matrix_g\"" {  } { { "VM1/vm1_qbus_se.v" "plm_matrix_g" { Text "D:/bajados/Sidi FPGA - PROBAR ESTOS CORES/BK0011M_MIST-master/VM1/vm1_qbus_se.v" 1218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677276712685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vm1a_plm vm1_se:cpu\|vm1_qbus_se:core\|vm1a_plm:plm_matrix_a " "Elaborating entity \"vm1a_plm\" for hierarchy \"vm1_se:cpu\|vm1_qbus_se:core\|vm1a_plm:plm_matrix_a\"" {  } { { "VM1/vm1_qbus_se.v" "plm_matrix_a" { Text "D:/bajados/Sidi FPGA - PROBAR ESTOS CORES/BK0011M_MIST-master/VM1/vm1_qbus_se.v" 1219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677276712788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vm1_reg_ff vm1_se:cpu\|vm1_qbus_se:core\|vm1_reg_ff:vreg_ff " "Elaborating entity \"vm1_reg_ff\" for hierarchy \"vm1_se:cpu\|vm1_qbus_se:core\|vm1_reg_ff:vreg_ff\"" {  } { { "VM1/vm1_qbus_se.v" "vreg_ff" { Text "D:/bajados/Sidi FPGA - PROBAR ESTOS CORES/BK0011M_MIST-master/VM1/vm1_qbus_se.v" 1477 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677276712869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vm1_vgen vm1_se:cpu\|vm1_qbus_se:core\|vm1_reg_ff:vreg_ff\|vm1_vgen:vgen " "Elaborating entity \"vm1_vgen\" for hierarchy \"vm1_se:cpu\|vm1_qbus_se:core\|vm1_reg_ff:vreg_ff\|vm1_vgen:vgen\"" {  } { { "VM1/vm1_qbus_se.v" "vgen" { Text "D:/bajados/Sidi FPGA - PROBAR ESTOS CORES/BK0011M_MIST-master/VM1/vm1_qbus_se.v" 1857 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677276712900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory memory:memory " "Elaborating entity \"memory\" for hierarchy \"memory:memory\"" {  } { { "bk0011m.sv" "memory" { Text "D:/bajados/Sidi FPGA - PROBAR ESTOS CORES/BK0011M_MIST-master/bk0011m.sv" 281 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677276712906 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TRPLY memory.sv(481) " "Inferred latch for \"TRPLY\" at memory.sv(481)" {  } { { "memory.sv" "" { Text "D:/bajados/Sidi FPGA - PROBAR ESTOS CORES/BK0011M_MIST-master/memory.sv" 481 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677276712917 "|bk0011m|memory:memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram memory:memory\|dpram:vram " "Elaborating entity \"dpram\" for hierarchy \"memory:memory\|dpram:vram\"" {  } { { "memory.sv" "vram" { Text "D:/bajados/Sidi FPGA - PROBAR ESTOS CORES/BK0011M_MIST-master/memory.sv" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677276712944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram memory:memory\|dpram:vram\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"memory:memory\|dpram:vram\|altsyncram:altsyncram_component\"" {  } { { "dpram.v" "altsyncram_component" { Text "D:/bajados/Sidi FPGA - PROBAR ESTOS CORES/BK0011M_MIST-master/dpram.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677276713074 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "memory:memory\|dpram:vram\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"memory:memory\|dpram:vram\|altsyncram:altsyncram_component\"" {  } { { "dpram.v" "" { Text "D:/bajados/Sidi FPGA - PROBAR ESTOS CORES/BK0011M_MIST-master/dpram.v" 91 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677276713082 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "memory:memory\|dpram:vram\|altsyncram:altsyncram_component " "Instantiated megafunction \"memory:memory\|dpram:vram\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677276713084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677276713084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677276713084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677276713084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677276713084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677276713084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677276713084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677276713084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16384 " "Parameter \"numwords_a\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677276713084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 16384 " "Parameter \"numwords_b\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677276713084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677276713084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677276713084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677276713084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677276713084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677276713084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677276713084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 14 " "Parameter \"widthad_b\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677276713084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677276713084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677276713084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 2 " "Parameter \"width_byteena_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677276713084 ""}  } { { "dpram.v" "" { Text "D:/bajados/Sidi FPGA - PROBAR ESTOS CORES/BK0011M_MIST-master/dpram.v" 91 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1677276713084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_tpp1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_tpp1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_tpp1 " "Found entity 1: altsyncram_tpp1" {  } { { "db/altsyncram_tpp1.tdf" "" { Text "D:/bajados/Sidi FPGA - PROBAR ESTOS CORES/BK0011M_MIST-master/db/altsyncram_tpp1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677276713122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677276713122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_tpp1 memory:memory\|dpram:vram\|altsyncram:altsyncram_component\|altsyncram_tpp1:auto_generated " "Elaborating entity \"altsyncram_tpp1\" for hierarchy \"memory:memory\|dpram:vram\|altsyncram:altsyncram_component\|altsyncram_tpp1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677276713122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_jsa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_jsa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_jsa " "Found entity 1: decode_jsa" {  } { { "db/decode_jsa.tdf" "" { Text "D:/bajados/Sidi FPGA - PROBAR ESTOS CORES/BK0011M_MIST-master/db/decode_jsa.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677276713168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677276713168 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_jsa memory:memory\|dpram:vram\|altsyncram:altsyncram_component\|altsyncram_tpp1:auto_generated\|decode_jsa:decode2 " "Elaborating entity \"decode_jsa\" for hierarchy \"memory:memory\|dpram:vram\|altsyncram:altsyncram_component\|altsyncram_tpp1:auto_generated\|decode_jsa:decode2\"" {  } { { "db/altsyncram_tpp1.tdf" "decode2" { Text "D:/bajados/Sidi FPGA - PROBAR ESTOS CORES/BK0011M_MIST-master/db/altsyncram_tpp1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677276713169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_iob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_iob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_iob " "Found entity 1: mux_iob" {  } { { "db/mux_iob.tdf" "" { Text "D:/bajados/Sidi FPGA - PROBAR ESTOS CORES/BK0011M_MIST-master/db/mux_iob.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677276713203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677276713203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_iob memory:memory\|dpram:vram\|altsyncram:altsyncram_component\|altsyncram_tpp1:auto_generated\|mux_iob:mux3 " "Elaborating entity \"mux_iob\" for hierarchy \"memory:memory\|dpram:vram\|altsyncram:altsyncram_component\|altsyncram_tpp1:auto_generated\|mux_iob:mux3\"" {  } { { "db/altsyncram_tpp1.tdf" "mux3" { Text "D:/bajados/Sidi FPGA - PROBAR ESTOS CORES/BK0011M_MIST-master/db/altsyncram_tpp1.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677276713204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sram memory:memory\|sram:ram " "Elaborating entity \"sram\" for hierarchy \"memory:memory\|sram:ram\"" {  } { { "memory.sv" "ram" { Text "D:/bajados/Sidi FPGA - PROBAR ESTOS CORES/BK0011M_MIST-master/memory.sv" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677276713208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vic_wb vic_wb:vic " "Elaborating entity \"vic_wb\" for hierarchy \"vic_wb:vic\"" {  } { { "bk0011m.sv" "vic" { Text "D:/bajados/Sidi FPGA - PROBAR ESTOS CORES/BK0011M_MIST-master/bk0011m.sv" 328 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677276713230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keyboard keyboard:keyboard " "Elaborating entity \"keyboard\" for hierarchy \"keyboard:keyboard\"" {  } { { "bk0011m.sv" "keyboard" { Text "D:/bajados/Sidi FPGA - PROBAR ESTOS CORES/BK0011M_MIST-master/bk0011m.sv" 352 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677276713251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kbd_transl keyboard:keyboard\|kbd_transl:kbd_transl " "Elaborating entity \"kbd_transl\" for hierarchy \"keyboard:keyboard\|kbd_transl:kbd_transl\"" {  } { { "keyboard.sv" "kbd_transl" { Text "D:/bajados/Sidi FPGA - PROBAR ESTOS CORES/BK0011M_MIST-master/keyboard.sv" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677276713284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ps2_mouse ps2_mouse:mouse " "Elaborating entity \"ps2_mouse\" for hierarchy \"ps2_mouse:mouse\"" {  } { { "bk0011m.sv" "mouse" { Text "D:/bajados/Sidi FPGA - PROBAR ESTOS CORES/BK0011M_MIST-master/bk0011m.sv" 378 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677276713294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sigma_delta_dac sigma_delta_dac:dac_l " "Elaborating entity \"sigma_delta_dac\" for hierarchy \"sigma_delta_dac:dac_l\"" {  } { { "bk0011m.sv" "dac_l" { Text "D:/bajados/Sidi FPGA - PROBAR ESTOS CORES/BK0011M_MIST-master/bk0011m.sv" 431 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677276713305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ym2149 ym2149:psg " "Elaborating entity \"ym2149\" for hierarchy \"ym2149:psg\"" {  } { { "bk0011m.sv" "psg" { Text "D:/bajados/Sidi FPGA - PROBAR ESTOS CORES/BK0011M_MIST-master/bk0011m.sv" 455 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677276713324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "video video:video " "Elaborating entity \"video\" for hierarchy \"video:video\"" {  } { { "bk0011m.sv" "video" { Text "D:/bajados/Sidi FPGA - PROBAR ESTOS CORES/BK0011M_MIST-master/bk0011m.sv" 475 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677276713358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "video_mixer video:video\|video_mixer:video_mixer " "Elaborating entity \"video_mixer\" for hierarchy \"video:video\|video_mixer:video_mixer\"" {  } { { "video.sv" "video_mixer" { Text "D:/bajados/Sidi FPGA - PROBAR ESTOS CORES/BK0011M_MIST-master/video.sv" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677276713372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scandoubler video:video\|video_mixer:video_mixer\|scandoubler:scandoubler " "Elaborating entity \"scandoubler\" for hierarchy \"video:video\|video_mixer:video_mixer\|scandoubler:scandoubler\"" {  } { { "video_mixer.sv" "scandoubler" { Text "D:/bajados/Sidi FPGA - PROBAR ESTOS CORES/BK0011M_MIST-master/video_mixer.sv" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677276713395 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "scandoubler.v(102) " "Verilog HDL Case Statement information at scandoubler.v(102): all case item expressions in this case statement are onehot" {  } { { "scandoubler.v" "" { Text "D:/bajados/Sidi FPGA - PROBAR ESTOS CORES/BK0011M_MIST-master/scandoubler.v" 102 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1677276713397 "|bk0011m|video:video|video_mixer:video_mixer|scandoubler:scandoubler"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "scandoubler.v(126) " "Verilog HDL Case Statement information at scandoubler.v(126): all case item expressions in this case statement are onehot" {  } { { "scandoubler.v" "" { Text "D:/bajados/Sidi FPGA - PROBAR ESTOS CORES/BK0011M_MIST-master/scandoubler.v" 126 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1677276713397 "|bk0011m|video:video|video_mixer:video_mixer|scandoubler:scandoubler"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Hq2x video:video\|video_mixer:video_mixer\|scandoubler:scandoubler\|Hq2x:Hq2x " "Elaborating entity \"Hq2x\" for hierarchy \"video:video\|video_mixer:video_mixer\|scandoubler:scandoubler\|Hq2x:Hq2x\"" {  } { { "scandoubler.v" "Hq2x" { Text "D:/bajados/Sidi FPGA - PROBAR ESTOS CORES/BK0011M_MIST-master/scandoubler.v" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677276713409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DiffCheck video:video\|video_mixer:video_mixer\|scandoubler:scandoubler\|Hq2x:Hq2x\|DiffCheck:diffcheck0 " "Elaborating entity \"DiffCheck\" for hierarchy \"video:video\|video_mixer:video_mixer\|scandoubler:scandoubler\|Hq2x:Hq2x\|DiffCheck:diffcheck0\"" {  } { { "hq2x.sv" "diffcheck0" { Text "D:/bajados/Sidi FPGA - PROBAR ESTOS CORES/BK0011M_MIST-master/hq2x.sv" 320 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677276713451 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Blend video:video\|video_mixer:video_mixer\|scandoubler:scandoubler\|Hq2x:Hq2x\|Blend:blender " "Elaborating entity \"Blend\" for hierarchy \"video:video\|video_mixer:video_mixer\|scandoubler:scandoubler\|Hq2x:Hq2x\|Blend:blender\"" {  } { { "hq2x.sv" "blender" { Text "D:/bajados/Sidi FPGA - PROBAR ESTOS CORES/BK0011M_MIST-master/hq2x.sv" 327 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677276713455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InnerBlend video:video\|video_mixer:video_mixer\|scandoubler:scandoubler\|Hq2x:Hq2x\|Blend:blender\|InnerBlend:inner_blend1 " "Elaborating entity \"InnerBlend\" for hierarchy \"video:video\|video_mixer:video_mixer\|scandoubler:scandoubler\|Hq2x:Hq2x\|Blend:blender\|InnerBlend:inner_blend1\"" {  } { { "hq2x.sv" "inner_blend1" { Text "D:/bajados/Sidi FPGA - PROBAR ESTOS CORES/BK0011M_MIST-master/hq2x.sv" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677276713463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hq2x_in video:video\|video_mixer:video_mixer\|scandoubler:scandoubler\|Hq2x:Hq2x\|hq2x_in:hq2x_in " "Elaborating entity \"hq2x_in\" for hierarchy \"video:video\|video_mixer:video_mixer\|scandoubler:scandoubler\|Hq2x:Hq2x\|hq2x_in:hq2x_in\"" {  } { { "hq2x.sv" "hq2x_in" { Text "D:/bajados/Sidi FPGA - PROBAR ESTOS CORES/BK0011M_MIST-master/hq2x.sv" 364 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677276713472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hq2x_buf video:video\|video_mixer:video_mixer\|scandoubler:scandoubler\|Hq2x:Hq2x\|hq2x_in:hq2x_in\|hq2x_buf:buf0 " "Elaborating entity \"hq2x_buf\" for hierarchy \"video:video\|video_mixer:video_mixer\|scandoubler:scandoubler\|Hq2x:Hq2x\|hq2x_in:hq2x_in\|hq2x_buf:buf0\"" {  } { { "hq2x.sv" "buf0" { Text "D:/bajados/Sidi FPGA - PROBAR ESTOS CORES/BK0011M_MIST-master/hq2x.sv" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677276713476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram video:video\|video_mixer:video_mixer\|scandoubler:scandoubler\|Hq2x:Hq2x\|hq2x_in:hq2x_in\|hq2x_buf:buf0\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"video:video\|video_mixer:video_mixer\|scandoubler:scandoubler\|Hq2x:Hq2x\|hq2x_in:hq2x_in\|hq2x_buf:buf0\|altsyncram:altsyncram_component\"" {  } { { "hq2x.sv" "altsyncram_component" { Text "D:/bajados/Sidi FPGA - PROBAR ESTOS CORES/BK0011M_MIST-master/hq2x.sv" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677276713491 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "video:video\|video_mixer:video_mixer\|scandoubler:scandoubler\|Hq2x:Hq2x\|hq2x_in:hq2x_in\|hq2x_buf:buf0\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"video:video\|video_mixer:video_mixer\|scandoubler:scandoubler\|Hq2x:Hq2x\|hq2x_in:hq2x_in\|hq2x_buf:buf0\|altsyncram:altsyncram_component\"" {  } { { "hq2x.sv" "" { Text "D:/bajados/Sidi FPGA - PROBAR ESTOS CORES/BK0011M_MIST-master/hq2x.sv" 108 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677276713499 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "video:video\|video_mixer:video_mixer\|scandoubler:scandoubler\|Hq2x:Hq2x\|hq2x_in:hq2x_in\|hq2x_buf:buf0\|altsyncram:altsyncram_component " "Instantiated megafunction \"video:video\|video_mixer:video_mixer\|scandoubler:scandoubler\|Hq2x:Hq2x\|hq2x_in:hq2x_in\|hq2x_buf:buf0\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677276713501 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677276713501 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677276713501 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677276713501 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677276713501 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677276713501 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677276713501 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 768 " "Parameter \"numwords_a\" = \"768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677276713501 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 768 " "Parameter \"numwords_b\" = \"768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677276713501 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677276713501 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677276713501 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677276713501 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677276713501 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677276713501 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677276713501 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 10 " "Parameter \"widthad_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677276713501 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 9 " "Parameter \"width_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677276713501 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 9 " "Parameter \"width_b\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677276713501 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677276713501 ""}  } { { "hq2x.sv" "" { Text "D:/bajados/Sidi FPGA - PROBAR ESTOS CORES/BK0011M_MIST-master/hq2x.sv" 108 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1677276713501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_n9o1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_n9o1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_n9o1 " "Found entity 1: altsyncram_n9o1" {  } { { "db/altsyncram_n9o1.tdf" "" { Text "D:/bajados/Sidi FPGA - PROBAR ESTOS CORES/BK0011M_MIST-master/db/altsyncram_n9o1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677276713532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677276713532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_n9o1 video:video\|video_mixer:video_mixer\|scandoubler:scandoubler\|Hq2x:Hq2x\|hq2x_in:hq2x_in\|hq2x_buf:buf0\|altsyncram:altsyncram_component\|altsyncram_n9o1:auto_generated " "Elaborating entity \"altsyncram_n9o1\" for hierarchy \"video:video\|video_mixer:video_mixer\|scandoubler:scandoubler\|Hq2x:Hq2x\|hq2x_in:hq2x_in\|hq2x_buf:buf0\|altsyncram:altsyncram_component\|altsyncram_n9o1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677276713533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hq2x_out video:video\|video_mixer:video_mixer\|scandoubler:scandoubler\|Hq2x:Hq2x\|hq2x_out:hq2x_out " "Elaborating entity \"hq2x_out\" for hierarchy \"video:video\|video_mixer:video_mixer\|scandoubler:scandoubler\|Hq2x:Hq2x\|hq2x_out:hq2x_out\"" {  } { { "hq2x.sv" "hq2x_out" { Text "D:/bajados/Sidi FPGA - PROBAR ESTOS CORES/BK0011M_MIST-master/hq2x.sv" 383 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677276713543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hq2x_buf video:video\|video_mixer:video_mixer\|scandoubler:scandoubler\|Hq2x:Hq2x\|hq2x_out:hq2x_out\|hq2x_buf:buf0 " "Elaborating entity \"hq2x_buf\" for hierarchy \"video:video\|video_mixer:video_mixer\|scandoubler:scandoubler\|Hq2x:Hq2x\|hq2x_out:hq2x_out\|hq2x_buf:buf0\"" {  } { { "hq2x.sv" "buf0" { Text "D:/bajados/Sidi FPGA - PROBAR ESTOS CORES/BK0011M_MIST-master/hq2x.sv" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677276713547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram video:video\|video_mixer:video_mixer\|scandoubler:scandoubler\|Hq2x:Hq2x\|hq2x_out:hq2x_out\|hq2x_buf:buf0\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"video:video\|video_mixer:video_mixer\|scandoubler:scandoubler\|Hq2x:Hq2x\|hq2x_out:hq2x_out\|hq2x_buf:buf0\|altsyncram:altsyncram_component\"" {  } { { "hq2x.sv" "altsyncram_component" { Text "D:/bajados/Sidi FPGA - PROBAR ESTOS CORES/BK0011M_MIST-master/hq2x.sv" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677276713558 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "video:video\|video_mixer:video_mixer\|scandoubler:scandoubler\|Hq2x:Hq2x\|hq2x_out:hq2x_out\|hq2x_buf:buf0\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"video:video\|video_mixer:video_mixer\|scandoubler:scandoubler\|Hq2x:Hq2x\|hq2x_out:hq2x_out\|hq2x_buf:buf0\|altsyncram:altsyncram_component\"" {  } { { "hq2x.sv" "" { Text "D:/bajados/Sidi FPGA - PROBAR ESTOS CORES/BK0011M_MIST-master/hq2x.sv" 108 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677276713567 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "video:video\|video_mixer:video_mixer\|scandoubler:scandoubler\|Hq2x:Hq2x\|hq2x_out:hq2x_out\|hq2x_buf:buf0\|altsyncram:altsyncram_component " "Instantiated megafunction \"video:video\|video_mixer:video_mixer\|scandoubler:scandoubler\|Hq2x:Hq2x\|hq2x_out:hq2x_out\|hq2x_buf:buf0\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677276713569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677276713569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677276713569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677276713569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677276713569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677276713569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677276713569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1536 " "Parameter \"numwords_a\" = \"1536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677276713569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 1536 " "Parameter \"numwords_b\" = \"1536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677276713569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677276713569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677276713569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677276713569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677276713569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677276713569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677276713569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 11 " "Parameter \"widthad_b\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677276713569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 9 " "Parameter \"width_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677276713569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 9 " "Parameter \"width_b\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677276713569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677276713569 ""}  } { { "hq2x.sv" "" { Text "D:/bajados/Sidi FPGA - PROBAR ESTOS CORES/BK0011M_MIST-master/hq2x.sv" 108 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1677276713569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dco1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dco1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dco1 " "Found entity 1: altsyncram_dco1" {  } { { "db/altsyncram_dco1.tdf" "" { Text "D:/bajados/Sidi FPGA - PROBAR ESTOS CORES/BK0011M_MIST-master/db/altsyncram_dco1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677276713599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677276713599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dco1 video:video\|video_mixer:video_mixer\|scandoubler:scandoubler\|Hq2x:Hq2x\|hq2x_out:hq2x_out\|hq2x_buf:buf0\|altsyncram:altsyncram_component\|altsyncram_dco1:auto_generated " "Elaborating entity \"altsyncram_dco1\" for hierarchy \"video:video\|video_mixer:video_mixer\|scandoubler:scandoubler\|Hq2x:Hq2x\|hq2x_out:hq2x_out\|hq2x_buf:buf0\|altsyncram:altsyncram_component\|altsyncram_dco1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677276713600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "osd video:video\|video_mixer:video_mixer\|osd:osd " "Elaborating entity \"osd\" for hierarchy \"video:video\|video_mixer:video_mixer\|osd:osd\"" {  } { { "video_mixer.sv" "osd" { Text "D:/bajados/Sidi FPGA - PROBAR ESTOS CORES/BK0011M_MIST-master/video_mixer.sv" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677276713617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "disk disk:disk " "Elaborating entity \"disk\" for hierarchy \"disk:disk\"" {  } { { "bk0011m.sv" "disk" { Text "D:/bajados/Sidi FPGA - PROBAR ESTOS CORES/BK0011M_MIST-master/bk0011m.sv" 489 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677276713651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sector_b2d disk:disk\|sector_b2d:sector_hdr " "Elaborating entity \"sector_b2d\" for hierarchy \"disk:disk\|sector_b2d:sector_hdr\"" {  } { { "disk.sv" "sector_hdr" { Text "D:/bajados/Sidi FPGA - PROBAR ESTOS CORES/BK0011M_MIST-master/disk.sv" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677276713765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram disk:disk\|sector_b2d:sector_hdr\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"disk:disk\|sector_b2d:sector_hdr\|altsyncram:altsyncram_component\"" {  } { { "sector_b2d.v" "altsyncram_component" { Text "D:/bajados/Sidi FPGA - PROBAR ESTOS CORES/BK0011M_MIST-master/sector_b2d.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677276713777 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "disk:disk\|sector_b2d:sector_hdr\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"disk:disk\|sector_b2d:sector_hdr\|altsyncram:altsyncram_component\"" {  } { { "sector_b2d.v" "" { Text "D:/bajados/Sidi FPGA - PROBAR ESTOS CORES/BK0011M_MIST-master/sector_b2d.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677276713785 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "disk:disk\|sector_b2d:sector_hdr\|altsyncram:altsyncram_component " "Instantiated megafunction \"disk:disk\|sector_b2d:sector_hdr\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677276713787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677276713787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677276713787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677276713787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677276713787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677276713787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677276713787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677276713787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 128 " "Parameter \"numwords_b\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677276713787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677276713787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677276713787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677276713787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677276713787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677276713787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677276713787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 7 " "Parameter \"widthad_b\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677276713787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677276713787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677276713787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677276713787 ""}  } { { "sector_b2d.v" "" { Text "D:/bajados/Sidi FPGA - PROBAR ESTOS CORES/BK0011M_MIST-master/sector_b2d.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1677276713787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ddn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ddn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ddn1 " "Found entity 1: altsyncram_ddn1" {  } { { "db/altsyncram_ddn1.tdf" "" { Text "D:/bajados/Sidi FPGA - PROBAR ESTOS CORES/BK0011M_MIST-master/db/altsyncram_ddn1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677276713818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677276713818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ddn1 disk:disk\|sector_b2d:sector_hdr\|altsyncram:altsyncram_component\|altsyncram_ddn1:auto_generated " "Elaborating entity \"altsyncram_ddn1\" for hierarchy \"disk:disk\|sector_b2d:sector_hdr\|altsyncram:altsyncram_component\|altsyncram_ddn1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677276713818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sector_b2w disk:disk\|sector_b2w:sector_rd " "Elaborating entity \"sector_b2w\" for hierarchy \"disk:disk\|sector_b2w:sector_rd\"" {  } { { "disk.sv" "sector_rd" { Text "D:/bajados/Sidi FPGA - PROBAR ESTOS CORES/BK0011M_MIST-master/disk.sv" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677276713824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram disk:disk\|sector_b2w:sector_rd\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"disk:disk\|sector_b2w:sector_rd\|altsyncram:altsyncram_component\"" {  } { { "sector_b2w.v" "altsyncram_component" { Text "D:/bajados/Sidi FPGA - PROBAR ESTOS CORES/BK0011M_MIST-master/sector_b2w.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677276713835 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "disk:disk\|sector_b2w:sector_rd\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"disk:disk\|sector_b2w:sector_rd\|altsyncram:altsyncram_component\"" {  } { { "sector_b2w.v" "" { Text "D:/bajados/Sidi FPGA - PROBAR ESTOS CORES/BK0011M_MIST-master/sector_b2w.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677276713842 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "disk:disk\|sector_b2w:sector_rd\|altsyncram:altsyncram_component " "Instantiated megafunction \"disk:disk\|sector_b2w:sector_rd\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677276713844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677276713844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677276713844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677276713844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677276713844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677276713844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677276713844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677276713844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 256 " "Parameter \"numwords_b\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677276713844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677276713844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677276713844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677276713844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677276713844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677276713844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677276713844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 8 " "Parameter \"widthad_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677276713844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677276713844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677276713844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677276713844 ""}  } { { "sector_b2w.v" "" { Text "D:/bajados/Sidi FPGA - PROBAR ESTOS CORES/BK0011M_MIST-master/sector_b2w.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1677276713844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_idn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_idn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_idn1 " "Found entity 1: altsyncram_idn1" {  } { { "db/altsyncram_idn1.tdf" "" { Text "D:/bajados/Sidi FPGA - PROBAR ESTOS CORES/BK0011M_MIST-master/db/altsyncram_idn1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677276713874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677276713874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_idn1 disk:disk\|sector_b2w:sector_rd\|altsyncram:altsyncram_component\|altsyncram_idn1:auto_generated " "Elaborating entity \"altsyncram_idn1\" for hierarchy \"disk:disk\|sector_b2w:sector_rd\|altsyncram:altsyncram_component\|altsyncram_idn1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677276713875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sector_w2b disk:disk\|sector_w2b:sector_wr " "Elaborating entity \"sector_w2b\" for hierarchy \"disk:disk\|sector_w2b:sector_wr\"" {  } { { "disk.sv" "sector_wr" { Text "D:/bajados/Sidi FPGA - PROBAR ESTOS CORES/BK0011M_MIST-master/disk.sv" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677276713880 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram disk:disk\|sector_w2b:sector_wr\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"disk:disk\|sector_w2b:sector_wr\|altsyncram:altsyncram_component\"" {  } { { "sector_w2b.v" "altsyncram_component" { Text "D:/bajados/Sidi FPGA - PROBAR ESTOS CORES/BK0011M_MIST-master/sector_w2b.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677276713910 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "disk:disk\|sector_w2b:sector_wr\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"disk:disk\|sector_w2b:sector_wr\|altsyncram:altsyncram_component\"" {  } { { "sector_w2b.v" "" { Text "D:/bajados/Sidi FPGA - PROBAR ESTOS CORES/BK0011M_MIST-master/sector_w2b.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677276713918 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "disk:disk\|sector_w2b:sector_wr\|altsyncram:altsyncram_component " "Instantiated megafunction \"disk:disk\|sector_w2b:sector_wr\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677276713920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677276713920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677276713920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677276713920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677276713920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677276713920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677276713920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677276713920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 512 " "Parameter \"numwords_b\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677276713920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677276713920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677276713920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677276713920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677276713920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677276713920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677276713920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 9 " "Parameter \"widthad_b\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677276713920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677276713920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677276713920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677276713920 ""}  } { { "sector_w2b.v" "" { Text "D:/bajados/Sidi FPGA - PROBAR ESTOS CORES/BK0011M_MIST-master/sector_w2b.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1677276713920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_jdn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_jdn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_jdn1 " "Found entity 1: altsyncram_jdn1" {  } { { "db/altsyncram_jdn1.tdf" "" { Text "D:/bajados/Sidi FPGA - PROBAR ESTOS CORES/BK0011M_MIST-master/db/altsyncram_jdn1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677276713950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677276713950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_jdn1 disk:disk\|sector_w2b:sector_wr\|altsyncram:altsyncram_component\|altsyncram_jdn1:auto_generated " "Elaborating entity \"altsyncram_jdn1\" for hierarchy \"disk:disk\|sector_w2b:sector_wr\|altsyncram:altsyncram_component\|altsyncram_jdn1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677276713950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_io disk:disk\|data_io:data_io " "Elaborating entity \"data_io\" for hierarchy \"disk:disk\|data_io:data_io\"" {  } { { "disk.sv" "data_io" { Text "D:/bajados/Sidi FPGA - PROBAR ESTOS CORES/BK0011M_MIST-master/disk.sv" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677276713964 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "user_io:user_io\|ps2_kbd_fifo " "RAM logic \"user_io:user_io\|ps2_kbd_fifo\" is uninferred due to inappropriate RAM size" {  } { { "user_io.v" "ps2_kbd_fifo" { Text "D:/bajados/Sidi FPGA - PROBAR ESTOS CORES/BK0011M_MIST-master/user_io.v" 283 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1677276717227 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "user_io:user_io\|ps2_mouse_fifo " "RAM logic \"user_io:user_io\|ps2_mouse_fifo\" is uninferred due to inappropriate RAM size" {  } { { "user_io.v" "ps2_mouse_fifo" { Text "D:/bajados/Sidi FPGA - PROBAR ESTOS CORES/BK0011M_MIST-master/user_io.v" 346 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1677276717227 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1677276717227 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1677276718079 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "video:video\|video_mixer:video_mixer\|osd:osd\|osd_buffer_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"video:video\|video_mixer:video_mixer\|osd:osd\|osd_buffer_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1677276723871 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1677276723871 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1677276723871 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 2048 " "Parameter NUMWORDS_A set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1677276723871 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1677276723871 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 11 " "Parameter WIDTHAD_B set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1677276723871 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 2048 " "Parameter NUMWORDS_B set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1677276723871 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1677276723871 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1677276723871 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1677276723871 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1677276723871 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1677276723871 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1677276723871 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1677276723871 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1677276723871 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1677276723871 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "disk:disk\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"disk:disk\|Mod0\"" {  } { { "disk.sv" "Mod0" { Text "D:/bajados/Sidi FPGA - PROBAR ESTOS CORES/BK0011M_MIST-master/disk.sv" 309 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677276723873 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "disk:disk\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"disk:disk\|Mod1\"" {  } { { "disk.sv" "Mod1" { Text "D:/bajados/Sidi FPGA - PROBAR ESTOS CORES/BK0011M_MIST-master/disk.sv" 316 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677276723873 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1677276723873 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "video:video\|video_mixer:video_mixer\|osd:osd\|altsyncram:osd_buffer_rtl_0 " "Elaborated megafunction instantiation \"video:video\|video_mixer:video_mixer\|osd:osd\|altsyncram:osd_buffer_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677276723898 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "video:video\|video_mixer:video_mixer\|osd:osd\|altsyncram:osd_buffer_rtl_0 " "Instantiated megafunction \"video:video\|video_mixer:video_mixer\|osd:osd\|altsyncram:osd_buffer_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677276723899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677276723899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 11 " "Parameter \"WIDTHAD_A\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677276723899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 2048 " "Parameter \"NUMWORDS_A\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677276723899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677276723899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 11 " "Parameter \"WIDTHAD_B\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677276723899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 2048 " "Parameter \"NUMWORDS_B\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677276723899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677276723899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677276723899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677276723899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677276723899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677276723899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677276723899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677276723899 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1677276723899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mvd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_mvd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mvd1 " "Found entity 1: altsyncram_mvd1" {  } { { "db/altsyncram_mvd1.tdf" "" { Text "D:/bajados/Sidi FPGA - PROBAR ESTOS CORES/BK0011M_MIST-master/db/altsyncram_mvd1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677276723930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677276723930 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "disk:disk\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"disk:disk\|lpm_divide:Mod0\"" {  } { { "disk.sv" "" { Text "D:/bajados/Sidi FPGA - PROBAR ESTOS CORES/BK0011M_MIST-master/disk.sv" 309 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677276724219 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "disk:disk\|lpm_divide:Mod0 " "Instantiated megafunction \"disk:disk\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677276724220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677276724220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677276724220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677276724220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677276724220 ""}  } { { "disk.sv" "" { Text "D:/bajados/Sidi FPGA - PROBAR ESTOS CORES/BK0011M_MIST-master/disk.sv" 309 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1677276724220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_hno.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_hno.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_hno " "Found entity 1: lpm_divide_hno" {  } { { "db/lpm_divide_hno.tdf" "" { Text "D:/bajados/Sidi FPGA - PROBAR ESTOS CORES/BK0011M_MIST-master/db/lpm_divide_hno.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677276724257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677276724257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_9ag.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_9ag.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_9ag " "Found entity 1: abs_divider_9ag" {  } { { "db/abs_divider_9ag.tdf" "" { Text "D:/bajados/Sidi FPGA - PROBAR ESTOS CORES/BK0011M_MIST-master/db/abs_divider_9ag.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677276724267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677276724267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_g4f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_g4f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_g4f " "Found entity 1: alt_u_div_g4f" {  } { { "db/alt_u_div_g4f.tdf" "" { Text "D:/bajados/Sidi FPGA - PROBAR ESTOS CORES/BK0011M_MIST-master/db/alt_u_div_g4f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677276724281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677276724281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "D:/bajados/Sidi FPGA - PROBAR ESTOS CORES/BK0011M_MIST-master/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677276724328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677276724328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "D:/bajados/Sidi FPGA - PROBAR ESTOS CORES/BK0011M_MIST-master/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677276724358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677276724358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_4v9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_4v9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_4v9 " "Found entity 1: lpm_abs_4v9" {  } { { "db/lpm_abs_4v9.tdf" "" { Text "D:/bajados/Sidi FPGA - PROBAR ESTOS CORES/BK0011M_MIST-master/db/lpm_abs_4v9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677276724368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677276724368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_5v9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_5v9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_5v9 " "Found entity 1: lpm_abs_5v9" {  } { { "db/lpm_abs_5v9.tdf" "" { Text "D:/bajados/Sidi FPGA - PROBAR ESTOS CORES/BK0011M_MIST-master/db/lpm_abs_5v9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677276724377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677276724377 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1677276724865 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sigma_delta_dac.v" "" { Text "D:/bajados/Sidi FPGA - PROBAR ESTOS CORES/BK0011M_MIST-master/sigma_delta_dac.v" 8 -1 0 } } { "VM1/vm1_tve.v" "" { Text "D:/bajados/Sidi FPGA - PROBAR ESTOS CORES/BK0011M_MIST-master/VM1/vm1_tve.v" 39 -1 0 } } { "VM1/vm1_vic.v" "" { Text "D:/bajados/Sidi FPGA - PROBAR ESTOS CORES/BK0011M_MIST-master/VM1/vm1_vic.v" 35 -1 0 } } { "VM1/vm1_qbus_se.v" "" { Text "D:/bajados/Sidi FPGA - PROBAR ESTOS CORES/BK0011M_MIST-master/VM1/vm1_qbus_se.v" 1331 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1677276724989 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1677276724989 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "15 " "15 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1677276742528 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Quartus II" 0 -1 1677276743551 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1 " "TimeQuest Timing Analyzer is analyzing 1 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1677276744138 ""}
{ "Info" "ISTA_SDC_FOUND" "bk0011m.sdc " "Reading SDC File: 'bk0011m.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1677276744146 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 9 -multiply_by 32 -duty_cycle 50.00 -name \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 9 -multiply_by 32 -duty_cycle 50.00 -name \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1677276744173 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 9 -multiply_by 32 -phase -60.00 -duty_cycle 50.00 -name \{pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 9 -multiply_by 32 -phase -60.00 -duty_cycle 50.00 -name \{pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1677276744173 ""}  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1677276744173 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Quartus II" 0 -1 1677276744173 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1677276744238 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Quartus II" 0 -1 1677276744239 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 4 clocks " "Found 4 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1677276744240 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1677276744240 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  37.037     CLOCK_27 " "  37.037     CLOCK_27" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1677276744240 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.416 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "  10.416 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1677276744240 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.416 pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "  10.416 pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1677276744240 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000      SPI_SCK " "  10.000      SPI_SCK" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1677276744240 ""}  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1677276744240 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Starting physical synthesis algorithm register retiming" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Quartus II" 0 -1 1677276744475 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 1190 " "Physical synthesis algorithm register retiming complete: estimated slack improvement of 1190 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Quartus II" 0 -1 1677276747061 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Quartus II" 0 -1 1677276747066 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 1278 " "Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 1278 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Quartus II" 0 -1 1677276748572 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:05 " "Physical synthesis optimizations for speed complete: elapsed time is 00:00:05" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Quartus II" 0 -1 1677276748581 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/bajados/Sidi FPGA - PROBAR ESTOS CORES/BK0011M_MIST-master/output_files/bk0011m.map.smsg " "Generated suppressed messages file D:/bajados/Sidi FPGA - PROBAR ESTOS CORES/BK0011M_MIST-master/output_files/bk0011m.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1677276748897 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1677276749443 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677276749443 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "9347 " "Implemented 9347 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1677276749963 ""} { "Info" "ICUT_CUT_TM_OPINS" "47 " "Implemented 47 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1677276749963 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1677276749963 ""} { "Info" "ICUT_CUT_TM_LCELLS" "9159 " "Implemented 9159 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1677276749963 ""} { "Info" "ICUT_CUT_TM_RAMS" "118 " "Implemented 118 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1677276749963 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1677276749963 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1677276749963 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4964 " "Peak virtual memory: 4964 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1677276750028 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 24 23:12:30 2023 " "Processing ended: Fri Feb 24 23:12:30 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1677276750028 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:46 " "Elapsed time: 00:00:46" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1677276750028 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:51 " "Total CPU time (on all processors): 00:00:51" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1677276750028 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1677276750028 ""}
