// Seed: 697821920
`timescale 1ps / 1ps `default_nettype id_8 `timescale 1ps / 1ps
module module_0 (
    input logic id_0,
    input id_1,
    output id_2,
    input id_3,
    output logic id_4,
    input id_5,
    output id_6,
    output logic id_7,
    input logic id_8,
    output reg id_9
);
  always @(id_5, negedge id_3) begin
    id_9 <= #id_0 1;
    id_6 <= 1;
    #1 id_2 = 1;
    id_9 <= 1'h0;
  end
endmodule
