|img_coding
clk => clk.IN8
rst_n => rst_n.IN4
data_input[0] => data_input[0].IN1
data_input[1] => data_input[1].IN1
data_input[2] => data_input[2].IN1
data_input[3] => data_input[3].IN1
data_input[4] => data_input[4].IN1
data_input[5] => data_input[5].IN1
data_input[6] => data_input[6].IN1
data_input[7] => data_input[7].IN1
data_input[8] => data_input[8].IN1
data_input[9] => data_input[9].IN1
data_input[10] => data_input[10].IN1
data_input[11] => data_input[11].IN1
data_input[12] => data_input[12].IN1
data_input[13] => data_input[13].IN1
data_input[14] => data_input[14].IN1
data_input[15] => data_input[15].IN1
data_in_ready <= wavelet_transform_2D:wavelet_transform_2D_inst1.data_in_ready


|img_coding|context_encoder:context_encoder_inst3
clk => coding_queue_clk.IN9
rst_n => coding_queue_rst_n.IN9
data_input_row0[0] => ~NO_FANOUT~
data_input_row0[1] => ~NO_FANOUT~
data_input_row0[2] => ~NO_FANOUT~
data_input_row0[3] => data_line2_row0[3].DATAIN
data_input_row0[4] => data_line2_row0[4].DATAIN
data_input_row0[5] => data_line2_row0[5].DATAIN
data_input_row0[6] => data_line2_row0[6].DATAIN
data_input_row0[7] => data_line2_row0[7].DATAIN
data_input_row0[8] => data_line2_row0[8].DATAIN
data_input_row0[9] => ~NO_FANOUT~
data_input_row0[10] => ~NO_FANOUT~
data_input_row0[11] => ~NO_FANOUT~
data_input_row0[12] => ~NO_FANOUT~
data_input_row0[13] => ~NO_FANOUT~
data_input_row0[14] => ~NO_FANOUT~
data_input_row0[15] => ~NO_FANOUT~
data_input_row1[0] => ~NO_FANOUT~
data_input_row1[1] => ~NO_FANOUT~
data_input_row1[2] => ~NO_FANOUT~
data_input_row1[3] => data_line2_row1[3].DATAIN
data_input_row1[4] => data_line2_row1[4].DATAIN
data_input_row1[5] => data_line2_row1[5].DATAIN
data_input_row1[6] => data_line2_row1[6].DATAIN
data_input_row1[7] => data_line2_row1[7].DATAIN
data_input_row1[8] => data_line2_row1[8].DATAIN
data_input_row1[9] => ~NO_FANOUT~
data_input_row1[10] => ~NO_FANOUT~
data_input_row1[11] => ~NO_FANOUT~
data_input_row1[12] => ~NO_FANOUT~
data_input_row1[13] => ~NO_FANOUT~
data_input_row1[14] => ~NO_FANOUT~
data_input_row1[15] => ~NO_FANOUT~
data_input_row2[0] => ~NO_FANOUT~
data_input_row2[1] => ~NO_FANOUT~
data_input_row2[2] => ~NO_FANOUT~
data_input_row2[3] => data_line2_row2[3].DATAIN
data_input_row2[4] => data_line2_row2[4].DATAIN
data_input_row2[5] => data_line2_row2[5].DATAIN
data_input_row2[6] => data_line2_row2[6].DATAIN
data_input_row2[7] => data_line2_row2[7].DATAIN
data_input_row2[8] => data_line2_row2[8].DATAIN
data_input_row2[9] => ~NO_FANOUT~
data_input_row2[10] => ~NO_FANOUT~
data_input_row2[11] => ~NO_FANOUT~
data_input_row2[12] => ~NO_FANOUT~
data_input_row2[13] => ~NO_FANOUT~
data_input_row2[14] => ~NO_FANOUT~
data_input_row2[15] => ~NO_FANOUT~
cal_flag => Selector1.IN3
cal_flag => Selector0.IN2
ram_update_flag <= Selector1.DB_MAX_OUTPUT_PORT_TYPE


|img_coding|context_encoder:context_encoder_inst3|coding_queue:context0_inst1
clk => fifo_inst1_clock.IN2
rst_n => rst_n.IN1
bit_input => fifo_inst1_data.IN1
wrreq => fifo_inst1_wrreq.IN1
bit_output <= coder:coder_inst1.bit_output
fifo_full <= fifo:fifo_inst1.almost_full
space_used[0] <= <GND>
space_used[1] <= <GND>
space_used[2] <= <GND>
space_used[3] <= <GND>
space_used[4] <= <GND>
space_used[5] <= <GND>
space_used[6] <= <GND>
space_used[7] <= <GND>
space_used[8] <= <GND>
space_used[9] <= <GND>
space_used[10] <= <GND>
space_used[11] <= <GND>
fifo_empty <= fifo:fifo_inst1.empty


|img_coding|context_encoder:context_encoder_inst3|coding_queue:context0_inst1|fifo:fifo_inst1
aclr => aclr.IN1
clock => clock.IN1
data[0] => data[0].IN1
rdreq => rdreq.IN1
wrreq => wrreq.IN1
almost_full <= scfifo:scfifo_component.almost_full
empty <= scfifo:scfifo_component.empty
q[0] <= scfifo:scfifo_component.q


|img_coding|context_encoder:context_encoder_inst3|coding_queue:context0_inst1|fifo:fifo_inst1|scfifo:scfifo_component
data[0] => scfifo_fe61:auto_generated.data[0]
q[0] <= scfifo_fe61:auto_generated.q[0]
wrreq => scfifo_fe61:auto_generated.wrreq
rdreq => scfifo_fe61:auto_generated.rdreq
clock => scfifo_fe61:auto_generated.clock
aclr => scfifo_fe61:auto_generated.aclr
sclr => ~NO_FANOUT~
empty <= scfifo_fe61:auto_generated.empty
full <= <GND>
almost_full <= scfifo_fe61:auto_generated.almost_full
almost_empty <= <GND>
usedw[0] <= <GND>
usedw[1] <= <GND>
usedw[2] <= <GND>
usedw[3] <= <GND>
usedw[4] <= <GND>
usedw[5] <= <GND>
usedw[6] <= <GND>
usedw[7] <= <GND>
usedw[8] <= <GND>
usedw[9] <= <GND>
usedw[10] <= <GND>
usedw[11] <= <GND>


|img_coding|context_encoder:context_encoder_inst3|coding_queue:context0_inst1|fifo:fifo_inst1|scfifo:scfifo_component|scfifo_fe61:auto_generated
aclr => a_dpfifo_tu31:dpfifo.aclr
aclr => dffe_af.IN0
almost_full <= dffe_af.DB_MAX_OUTPUT_PORT_TYPE
clock => a_dpfifo_tu31:dpfifo.clock
clock => dffe_af.CLK
data[0] => a_dpfifo_tu31:dpfifo.data[0]
empty <= a_dpfifo_tu31:dpfifo.empty
q[0] <= a_dpfifo_tu31:dpfifo.q[0]
rdreq => a_dpfifo_tu31:dpfifo.rreq
rdreq => _.IN1
rdreq => _.IN0
wrreq => a_dpfifo_tu31:dpfifo.wreq
wrreq => _.IN0
wrreq => _.IN1


|img_coding|context_encoder:context_encoder_inst3|coding_queue:context0_inst1|fifo:fifo_inst1|scfifo:scfifo_component|scfifo_fe61:auto_generated|a_dpfifo_tu31:dpfifo
aclr => a_fefifo_1bf:fifo_state.aclr
aclr => cntr_epb:rd_ptr_count.aclr
aclr => cntr_epb:wr_ptr.aclr
clock => a_fefifo_1bf:fifo_state.clock
clock => dpram_8811:FIFOram.inclock
clock => dpram_8811:FIFOram.outclock
clock => cntr_epb:rd_ptr_count.clock
clock => cntr_epb:wr_ptr.clock
data[0] => dpram_8811:FIFOram.data[0]
empty <= a_fefifo_1bf:fifo_state.empty
q[0] <= dpram_8811:FIFOram.q[0]
rreq => a_fefifo_1bf:fifo_state.rreq
rreq => valid_rreq.IN0
sclr => a_fefifo_1bf:fifo_state.sclr
sclr => _.IN1
sclr => _.IN0
sclr => cntr_epb:rd_ptr_count.sclr
sclr => cntr_epb:wr_ptr.sclr
usedw[0] <= a_fefifo_1bf:fifo_state.usedw_out[0]
usedw[1] <= a_fefifo_1bf:fifo_state.usedw_out[1]
usedw[2] <= a_fefifo_1bf:fifo_state.usedw_out[2]
usedw[3] <= a_fefifo_1bf:fifo_state.usedw_out[3]
usedw[4] <= a_fefifo_1bf:fifo_state.usedw_out[4]
usedw[5] <= a_fefifo_1bf:fifo_state.usedw_out[5]
usedw[6] <= a_fefifo_1bf:fifo_state.usedw_out[6]
usedw[7] <= a_fefifo_1bf:fifo_state.usedw_out[7]
usedw[8] <= a_fefifo_1bf:fifo_state.usedw_out[8]
usedw[9] <= a_fefifo_1bf:fifo_state.usedw_out[9]
usedw[10] <= a_fefifo_1bf:fifo_state.usedw_out[10]
usedw[11] <= a_fefifo_1bf:fifo_state.usedw_out[11]
wreq => a_fefifo_1bf:fifo_state.wreq
wreq => valid_wreq.IN0


|img_coding|context_encoder:context_encoder_inst3|coding_queue:context0_inst1|fifo:fifo_inst1|scfifo:scfifo_component|scfifo_fe61:auto_generated|a_dpfifo_tu31:dpfifo|a_fefifo_1bf:fifo_state
aclr => b_full.IN0
aclr => b_non_empty.IN0
aclr => cntr_qp7:count_usedw.aclr
clock => cntr_qp7:count_usedw.clock
clock => b_full.CLK
clock => b_non_empty.CLK
empty <= empty.DB_MAX_OUTPUT_PORT_TYPE
full <= b_full.DB_MAX_OUTPUT_PORT_TYPE
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => valid_rreq.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_qp7:count_usedw.sclr
usedw_out[0] <= usedw[0].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[1] <= usedw[1].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[2] <= usedw[2].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[3] <= usedw[3].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[4] <= usedw[4].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[5] <= usedw[5].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[6] <= usedw[6].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[7] <= usedw[7].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[8] <= usedw[8].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[9] <= usedw[9].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[10] <= usedw[10].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[11] <= usedw[11].DB_MAX_OUTPUT_PORT_TYPE
wreq => _.IN1
wreq => _.IN1
wreq => _.IN0
wreq => valid_wreq.IN0


|img_coding|context_encoder:context_encoder_inst3|coding_queue:context0_inst1|fifo:fifo_inst1|scfifo:scfifo_component|scfifo_fe61:auto_generated|a_dpfifo_tu31:dpfifo|a_fefifo_1bf:fifo_state|cntr_qp7:count_usedw
aclr => counter_reg_bit[11].IN0
clock => counter_reg_bit[11].CLK
clock => counter_reg_bit[10].CLK
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter_reg_bit[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter_reg_bit[11].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB
updown => counter_comb_bita4.DATAB
updown => counter_comb_bita5.DATAB
updown => counter_comb_bita6.DATAB
updown => counter_comb_bita7.DATAB
updown => counter_comb_bita8.DATAB
updown => counter_comb_bita9.DATAB
updown => counter_comb_bita10.DATAB
updown => counter_comb_bita11.DATAB


|img_coding|context_encoder:context_encoder_inst3|coding_queue:context0_inst1|fifo:fifo_inst1|scfifo:scfifo_component|scfifo_fe61:auto_generated|a_dpfifo_tu31:dpfifo|dpram_8811:FIFOram
data[0] => altsyncram_23k1:altsyncram1.data_a[0]
inclock => altsyncram_23k1:altsyncram1.clock0
outclock => altsyncram_23k1:altsyncram1.clock1
outclocken => altsyncram_23k1:altsyncram1.clocken1
q[0] <= altsyncram_23k1:altsyncram1.q_b[0]
rdaddress[0] => altsyncram_23k1:altsyncram1.address_b[0]
rdaddress[1] => altsyncram_23k1:altsyncram1.address_b[1]
rdaddress[2] => altsyncram_23k1:altsyncram1.address_b[2]
rdaddress[3] => altsyncram_23k1:altsyncram1.address_b[3]
rdaddress[4] => altsyncram_23k1:altsyncram1.address_b[4]
rdaddress[5] => altsyncram_23k1:altsyncram1.address_b[5]
rdaddress[6] => altsyncram_23k1:altsyncram1.address_b[6]
rdaddress[7] => altsyncram_23k1:altsyncram1.address_b[7]
rdaddress[8] => altsyncram_23k1:altsyncram1.address_b[8]
rdaddress[9] => altsyncram_23k1:altsyncram1.address_b[9]
rdaddress[10] => altsyncram_23k1:altsyncram1.address_b[10]
rdaddress[11] => altsyncram_23k1:altsyncram1.address_b[11]
wraddress[0] => altsyncram_23k1:altsyncram1.address_a[0]
wraddress[1] => altsyncram_23k1:altsyncram1.address_a[1]
wraddress[2] => altsyncram_23k1:altsyncram1.address_a[2]
wraddress[3] => altsyncram_23k1:altsyncram1.address_a[3]
wraddress[4] => altsyncram_23k1:altsyncram1.address_a[4]
wraddress[5] => altsyncram_23k1:altsyncram1.address_a[5]
wraddress[6] => altsyncram_23k1:altsyncram1.address_a[6]
wraddress[7] => altsyncram_23k1:altsyncram1.address_a[7]
wraddress[8] => altsyncram_23k1:altsyncram1.address_a[8]
wraddress[9] => altsyncram_23k1:altsyncram1.address_a[9]
wraddress[10] => altsyncram_23k1:altsyncram1.address_a[10]
wraddress[11] => altsyncram_23k1:altsyncram1.address_a[11]
wren => altsyncram_23k1:altsyncram1.wren_a


|img_coding|context_encoder:context_encoder_inst3|coding_queue:context0_inst1|fifo:fifo_inst1|scfifo:scfifo_component|scfifo_fe61:auto_generated|a_dpfifo_tu31:dpfifo|dpram_8811:FIFOram|altsyncram_23k1:altsyncram1
address_a[0] => ram_block2a0.PORTAADDR
address_a[1] => ram_block2a0.PORTAADDR1
address_a[2] => ram_block2a0.PORTAADDR2
address_a[3] => ram_block2a0.PORTAADDR3
address_a[4] => ram_block2a0.PORTAADDR4
address_a[5] => ram_block2a0.PORTAADDR5
address_a[6] => ram_block2a0.PORTAADDR6
address_a[7] => ram_block2a0.PORTAADDR7
address_a[8] => ram_block2a0.PORTAADDR8
address_a[9] => ram_block2a0.PORTAADDR9
address_a[10] => ram_block2a0.PORTAADDR10
address_a[11] => ram_block2a0.PORTAADDR11
address_b[0] => ram_block2a0.PORTBADDR
address_b[1] => ram_block2a0.PORTBADDR1
address_b[2] => ram_block2a0.PORTBADDR2
address_b[3] => ram_block2a0.PORTBADDR3
address_b[4] => ram_block2a0.PORTBADDR4
address_b[5] => ram_block2a0.PORTBADDR5
address_b[6] => ram_block2a0.PORTBADDR6
address_b[7] => ram_block2a0.PORTBADDR7
address_b[8] => ram_block2a0.PORTBADDR8
address_b[9] => ram_block2a0.PORTBADDR9
address_b[10] => ram_block2a0.PORTBADDR10
address_b[11] => ram_block2a0.PORTBADDR11
clock0 => ram_block2a0.CLK0
clock1 => ram_block2a0.CLK1
clocken1 => ram_block2a0.ENA1
data_a[0] => ram_block2a0.PORTADATAIN
q_b[0] <= ram_block2a0.PORTBDATAOUT
wren_a => ram_block2a0.PORTAWE
wren_a => ram_block2a0.ENA0


|img_coding|context_encoder:context_encoder_inst3|coding_queue:context0_inst1|fifo:fifo_inst1|scfifo:scfifo_component|scfifo_fe61:auto_generated|a_dpfifo_tu31:dpfifo|cntr_epb:rd_ptr_count
aclr => counter_reg_bit[11].IN0
clock => counter_reg_bit[11].CLK
clock => counter_reg_bit[10].CLK
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter_reg_bit[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter_reg_bit[11].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|img_coding|context_encoder:context_encoder_inst3|coding_queue:context0_inst1|fifo:fifo_inst1|scfifo:scfifo_component|scfifo_fe61:auto_generated|a_dpfifo_tu31:dpfifo|cntr_epb:wr_ptr
aclr => counter_reg_bit[11].IN0
clock => counter_reg_bit[11].CLK
clock => counter_reg_bit[10].CLK
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter_reg_bit[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter_reg_bit[11].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|img_coding|context_encoder:context_encoder_inst3|coding_queue:context0_inst1|coder:coder_inst1
clk => bit_output~reg0.CLK
clk => address[0].CLK
clk => address[1].CLK
clk => address[2].CLK
clk => address[3].CLK
clk => address[4].CLK
clk => address[5].CLK
clk => address[6].CLK
clk => address[7].CLK
clk => address[8].CLK
clk => output_valid~reg0.CLK
clk => rom_clk.CLK
clk => first_bit.CLK
clk => bits_outstanding[0].CLK
clk => bits_outstanding[1].CLK
clk => bits_outstanding[2].CLK
clk => bits_outstanding[3].CLK
clk => bits_outstanding[4].CLK
clk => bits_outstanding[5].CLK
clk => bits_outstanding[6].CLK
clk => bits_outstanding[7].CLK
clk => bits_outstanding[8].CLK
clk => bits_outstanding[9].CLK
clk => bits_outstanding[10].CLK
clk => L[0].CLK
clk => L[1].CLK
clk => L[2].CLK
clk => L[3].CLK
clk => L[4].CLK
clk => L[5].CLK
clk => L[6].CLK
clk => L[7].CLK
clk => L[8].CLK
clk => L[9].CLK
clk => L[10].CLK
clk => RLPS[0].CLK
clk => RLPS[1].CLK
clk => RLPS[2].CLK
clk => RLPS[3].CLK
clk => RLPS[4].CLK
clk => RLPS[5].CLK
clk => RLPS[6].CLK
clk => RLPS[7].CLK
clk => RLPS[8].CLK
clk => RLPS[9].CLK
clk => RLPS[10].CLK
clk => state[0].CLK
clk => state[1].CLK
clk => state[2].CLK
clk => state[3].CLK
clk => state[4].CLK
clk => state[5].CLK
clk => R[0].CLK
clk => R[1].CLK
clk => R[2].CLK
clk => R[3].CLK
clk => R[4].CLK
clk => R[5].CLK
clk => R[6].CLK
clk => R[7].CLK
clk => R[8].CLK
clk => R[9].CLK
clk => R[10].CLK
clk => LPS.CLK
clk => step~1.DATAIN
rst_n => address[0].OUTPUTSELECT
rst_n => address[1].OUTPUTSELECT
rst_n => address[2].OUTPUTSELECT
rst_n => address[3].OUTPUTSELECT
rst_n => address[4].OUTPUTSELECT
rst_n => address[5].OUTPUTSELECT
rst_n => address[6].OUTPUTSELECT
rst_n => address[7].OUTPUTSELECT
rst_n => address[8].OUTPUTSELECT
rst_n => output_valid~reg0.ACLR
rst_n => rom_clk.ACLR
rst_n => first_bit.PRESET
rst_n => bits_outstanding[0].ACLR
rst_n => bits_outstanding[1].ACLR
rst_n => bits_outstanding[2].ACLR
rst_n => bits_outstanding[3].ACLR
rst_n => bits_outstanding[4].ACLR
rst_n => bits_outstanding[5].ACLR
rst_n => bits_outstanding[6].ACLR
rst_n => bits_outstanding[7].ACLR
rst_n => bits_outstanding[8].ACLR
rst_n => bits_outstanding[9].ACLR
rst_n => bits_outstanding[10].ACLR
rst_n => L[0].ACLR
rst_n => L[1].ACLR
rst_n => L[2].ACLR
rst_n => L[3].ACLR
rst_n => L[4].ACLR
rst_n => L[5].ACLR
rst_n => L[6].ACLR
rst_n => L[7].ACLR
rst_n => L[8].ACLR
rst_n => L[9].ACLR
rst_n => L[10].ACLR
rst_n => state[0].ACLR
rst_n => state[1].ACLR
rst_n => state[2].ACLR
rst_n => state[3].ACLR
rst_n => state[4].ACLR
rst_n => state[5].PRESET
rst_n => R[0].ACLR
rst_n => R[1].PRESET
rst_n => R[2].PRESET
rst_n => R[3].PRESET
rst_n => R[4].PRESET
rst_n => R[5].PRESET
rst_n => R[6].PRESET
rst_n => R[7].PRESET
rst_n => R[8].PRESET
rst_n => R[9].ACLR
rst_n => R[10].ACLR
rst_n => LPS.PRESET
rst_n => step~3.DATAIN
rst_n => bit_output~reg0.ENA
rst_n => RLPS[10].ENA
rst_n => RLPS[9].ENA
rst_n => RLPS[8].ENA
rst_n => RLPS[7].ENA
rst_n => RLPS[6].ENA
rst_n => RLPS[5].ENA
rst_n => RLPS[4].ENA
rst_n => RLPS[3].ENA
rst_n => RLPS[2].ENA
rst_n => RLPS[1].ENA
rst_n => RLPS[0].ENA
bit_input => always1.IN1
input_valid => step_next.0000001.DATAB
input_valid => Selector0.IN1
bit_output <= bit_output~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_valid <= output_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
code_ready <= code_ready.DB_MAX_OUTPUT_PORT_TYPE


|img_coding|context_encoder:context_encoder_inst3|coding_queue:context0_inst1|coder:coder_inst1|rom:rom_inst1
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a


|img_coding|context_encoder:context_encoder_inst3|coding_queue:context0_inst1|coder:coder_inst1|rom:rom_inst1|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_dca1:auto_generated.address_a[0]
address_a[1] => altsyncram_dca1:auto_generated.address_a[1]
address_a[2] => altsyncram_dca1:auto_generated.address_a[2]
address_a[3] => altsyncram_dca1:auto_generated.address_a[3]
address_a[4] => altsyncram_dca1:auto_generated.address_a[4]
address_a[5] => altsyncram_dca1:auto_generated.address_a[5]
address_a[6] => altsyncram_dca1:auto_generated.address_a[6]
address_a[7] => altsyncram_dca1:auto_generated.address_a[7]
address_a[8] => altsyncram_dca1:auto_generated.address_a[8]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_dca1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_dca1:auto_generated.q_a[0]
q_a[1] <= altsyncram_dca1:auto_generated.q_a[1]
q_a[2] <= altsyncram_dca1:auto_generated.q_a[2]
q_a[3] <= altsyncram_dca1:auto_generated.q_a[3]
q_a[4] <= altsyncram_dca1:auto_generated.q_a[4]
q_a[5] <= altsyncram_dca1:auto_generated.q_a[5]
q_a[6] <= altsyncram_dca1:auto_generated.q_a[6]
q_a[7] <= altsyncram_dca1:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|img_coding|context_encoder:context_encoder_inst3|coding_queue:context0_inst1|coder:coder_inst1|rom:rom_inst1|altsyncram:altsyncram_component|altsyncram_dca1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT


|img_coding|context_encoder:context_encoder_inst3|coding_queue:context1_inst1
clk => fifo_inst1_clock.IN2
rst_n => rst_n.IN1
bit_input => fifo_inst1_data.IN1
wrreq => fifo_inst1_wrreq.IN1
bit_output <= coder:coder_inst1.bit_output
fifo_full <= fifo:fifo_inst1.almost_full
space_used[0] <= <GND>
space_used[1] <= <GND>
space_used[2] <= <GND>
space_used[3] <= <GND>
space_used[4] <= <GND>
space_used[5] <= <GND>
space_used[6] <= <GND>
space_used[7] <= <GND>
space_used[8] <= <GND>
space_used[9] <= <GND>
space_used[10] <= <GND>
space_used[11] <= <GND>
fifo_empty <= fifo:fifo_inst1.empty


|img_coding|context_encoder:context_encoder_inst3|coding_queue:context1_inst1|fifo:fifo_inst1
aclr => aclr.IN1
clock => clock.IN1
data[0] => data[0].IN1
rdreq => rdreq.IN1
wrreq => wrreq.IN1
almost_full <= scfifo:scfifo_component.almost_full
empty <= scfifo:scfifo_component.empty
q[0] <= scfifo:scfifo_component.q


|img_coding|context_encoder:context_encoder_inst3|coding_queue:context1_inst1|fifo:fifo_inst1|scfifo:scfifo_component
data[0] => scfifo_fe61:auto_generated.data[0]
q[0] <= scfifo_fe61:auto_generated.q[0]
wrreq => scfifo_fe61:auto_generated.wrreq
rdreq => scfifo_fe61:auto_generated.rdreq
clock => scfifo_fe61:auto_generated.clock
aclr => scfifo_fe61:auto_generated.aclr
sclr => ~NO_FANOUT~
empty <= scfifo_fe61:auto_generated.empty
full <= <GND>
almost_full <= scfifo_fe61:auto_generated.almost_full
almost_empty <= <GND>
usedw[0] <= <GND>
usedw[1] <= <GND>
usedw[2] <= <GND>
usedw[3] <= <GND>
usedw[4] <= <GND>
usedw[5] <= <GND>
usedw[6] <= <GND>
usedw[7] <= <GND>
usedw[8] <= <GND>
usedw[9] <= <GND>
usedw[10] <= <GND>
usedw[11] <= <GND>


|img_coding|context_encoder:context_encoder_inst3|coding_queue:context1_inst1|fifo:fifo_inst1|scfifo:scfifo_component|scfifo_fe61:auto_generated
aclr => a_dpfifo_tu31:dpfifo.aclr
aclr => dffe_af.IN0
almost_full <= dffe_af.DB_MAX_OUTPUT_PORT_TYPE
clock => a_dpfifo_tu31:dpfifo.clock
clock => dffe_af.CLK
data[0] => a_dpfifo_tu31:dpfifo.data[0]
empty <= a_dpfifo_tu31:dpfifo.empty
q[0] <= a_dpfifo_tu31:dpfifo.q[0]
rdreq => a_dpfifo_tu31:dpfifo.rreq
rdreq => _.IN1
rdreq => _.IN0
wrreq => a_dpfifo_tu31:dpfifo.wreq
wrreq => _.IN0
wrreq => _.IN1


|img_coding|context_encoder:context_encoder_inst3|coding_queue:context1_inst1|fifo:fifo_inst1|scfifo:scfifo_component|scfifo_fe61:auto_generated|a_dpfifo_tu31:dpfifo
aclr => a_fefifo_1bf:fifo_state.aclr
aclr => cntr_epb:rd_ptr_count.aclr
aclr => cntr_epb:wr_ptr.aclr
clock => a_fefifo_1bf:fifo_state.clock
clock => dpram_8811:FIFOram.inclock
clock => dpram_8811:FIFOram.outclock
clock => cntr_epb:rd_ptr_count.clock
clock => cntr_epb:wr_ptr.clock
data[0] => dpram_8811:FIFOram.data[0]
empty <= a_fefifo_1bf:fifo_state.empty
q[0] <= dpram_8811:FIFOram.q[0]
rreq => a_fefifo_1bf:fifo_state.rreq
rreq => valid_rreq.IN0
sclr => a_fefifo_1bf:fifo_state.sclr
sclr => _.IN1
sclr => _.IN0
sclr => cntr_epb:rd_ptr_count.sclr
sclr => cntr_epb:wr_ptr.sclr
usedw[0] <= a_fefifo_1bf:fifo_state.usedw_out[0]
usedw[1] <= a_fefifo_1bf:fifo_state.usedw_out[1]
usedw[2] <= a_fefifo_1bf:fifo_state.usedw_out[2]
usedw[3] <= a_fefifo_1bf:fifo_state.usedw_out[3]
usedw[4] <= a_fefifo_1bf:fifo_state.usedw_out[4]
usedw[5] <= a_fefifo_1bf:fifo_state.usedw_out[5]
usedw[6] <= a_fefifo_1bf:fifo_state.usedw_out[6]
usedw[7] <= a_fefifo_1bf:fifo_state.usedw_out[7]
usedw[8] <= a_fefifo_1bf:fifo_state.usedw_out[8]
usedw[9] <= a_fefifo_1bf:fifo_state.usedw_out[9]
usedw[10] <= a_fefifo_1bf:fifo_state.usedw_out[10]
usedw[11] <= a_fefifo_1bf:fifo_state.usedw_out[11]
wreq => a_fefifo_1bf:fifo_state.wreq
wreq => valid_wreq.IN0


|img_coding|context_encoder:context_encoder_inst3|coding_queue:context1_inst1|fifo:fifo_inst1|scfifo:scfifo_component|scfifo_fe61:auto_generated|a_dpfifo_tu31:dpfifo|a_fefifo_1bf:fifo_state
aclr => b_full.IN0
aclr => b_non_empty.IN0
aclr => cntr_qp7:count_usedw.aclr
clock => cntr_qp7:count_usedw.clock
clock => b_full.CLK
clock => b_non_empty.CLK
empty <= empty.DB_MAX_OUTPUT_PORT_TYPE
full <= b_full.DB_MAX_OUTPUT_PORT_TYPE
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => valid_rreq.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_qp7:count_usedw.sclr
usedw_out[0] <= usedw[0].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[1] <= usedw[1].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[2] <= usedw[2].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[3] <= usedw[3].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[4] <= usedw[4].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[5] <= usedw[5].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[6] <= usedw[6].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[7] <= usedw[7].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[8] <= usedw[8].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[9] <= usedw[9].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[10] <= usedw[10].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[11] <= usedw[11].DB_MAX_OUTPUT_PORT_TYPE
wreq => _.IN1
wreq => _.IN1
wreq => _.IN0
wreq => valid_wreq.IN0


|img_coding|context_encoder:context_encoder_inst3|coding_queue:context1_inst1|fifo:fifo_inst1|scfifo:scfifo_component|scfifo_fe61:auto_generated|a_dpfifo_tu31:dpfifo|a_fefifo_1bf:fifo_state|cntr_qp7:count_usedw
aclr => counter_reg_bit[11].IN0
clock => counter_reg_bit[11].CLK
clock => counter_reg_bit[10].CLK
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter_reg_bit[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter_reg_bit[11].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB
updown => counter_comb_bita4.DATAB
updown => counter_comb_bita5.DATAB
updown => counter_comb_bita6.DATAB
updown => counter_comb_bita7.DATAB
updown => counter_comb_bita8.DATAB
updown => counter_comb_bita9.DATAB
updown => counter_comb_bita10.DATAB
updown => counter_comb_bita11.DATAB


|img_coding|context_encoder:context_encoder_inst3|coding_queue:context1_inst1|fifo:fifo_inst1|scfifo:scfifo_component|scfifo_fe61:auto_generated|a_dpfifo_tu31:dpfifo|dpram_8811:FIFOram
data[0] => altsyncram_23k1:altsyncram1.data_a[0]
inclock => altsyncram_23k1:altsyncram1.clock0
outclock => altsyncram_23k1:altsyncram1.clock1
outclocken => altsyncram_23k1:altsyncram1.clocken1
q[0] <= altsyncram_23k1:altsyncram1.q_b[0]
rdaddress[0] => altsyncram_23k1:altsyncram1.address_b[0]
rdaddress[1] => altsyncram_23k1:altsyncram1.address_b[1]
rdaddress[2] => altsyncram_23k1:altsyncram1.address_b[2]
rdaddress[3] => altsyncram_23k1:altsyncram1.address_b[3]
rdaddress[4] => altsyncram_23k1:altsyncram1.address_b[4]
rdaddress[5] => altsyncram_23k1:altsyncram1.address_b[5]
rdaddress[6] => altsyncram_23k1:altsyncram1.address_b[6]
rdaddress[7] => altsyncram_23k1:altsyncram1.address_b[7]
rdaddress[8] => altsyncram_23k1:altsyncram1.address_b[8]
rdaddress[9] => altsyncram_23k1:altsyncram1.address_b[9]
rdaddress[10] => altsyncram_23k1:altsyncram1.address_b[10]
rdaddress[11] => altsyncram_23k1:altsyncram1.address_b[11]
wraddress[0] => altsyncram_23k1:altsyncram1.address_a[0]
wraddress[1] => altsyncram_23k1:altsyncram1.address_a[1]
wraddress[2] => altsyncram_23k1:altsyncram1.address_a[2]
wraddress[3] => altsyncram_23k1:altsyncram1.address_a[3]
wraddress[4] => altsyncram_23k1:altsyncram1.address_a[4]
wraddress[5] => altsyncram_23k1:altsyncram1.address_a[5]
wraddress[6] => altsyncram_23k1:altsyncram1.address_a[6]
wraddress[7] => altsyncram_23k1:altsyncram1.address_a[7]
wraddress[8] => altsyncram_23k1:altsyncram1.address_a[8]
wraddress[9] => altsyncram_23k1:altsyncram1.address_a[9]
wraddress[10] => altsyncram_23k1:altsyncram1.address_a[10]
wraddress[11] => altsyncram_23k1:altsyncram1.address_a[11]
wren => altsyncram_23k1:altsyncram1.wren_a


|img_coding|context_encoder:context_encoder_inst3|coding_queue:context1_inst1|fifo:fifo_inst1|scfifo:scfifo_component|scfifo_fe61:auto_generated|a_dpfifo_tu31:dpfifo|dpram_8811:FIFOram|altsyncram_23k1:altsyncram1
address_a[0] => ram_block2a0.PORTAADDR
address_a[1] => ram_block2a0.PORTAADDR1
address_a[2] => ram_block2a0.PORTAADDR2
address_a[3] => ram_block2a0.PORTAADDR3
address_a[4] => ram_block2a0.PORTAADDR4
address_a[5] => ram_block2a0.PORTAADDR5
address_a[6] => ram_block2a0.PORTAADDR6
address_a[7] => ram_block2a0.PORTAADDR7
address_a[8] => ram_block2a0.PORTAADDR8
address_a[9] => ram_block2a0.PORTAADDR9
address_a[10] => ram_block2a0.PORTAADDR10
address_a[11] => ram_block2a0.PORTAADDR11
address_b[0] => ram_block2a0.PORTBADDR
address_b[1] => ram_block2a0.PORTBADDR1
address_b[2] => ram_block2a0.PORTBADDR2
address_b[3] => ram_block2a0.PORTBADDR3
address_b[4] => ram_block2a0.PORTBADDR4
address_b[5] => ram_block2a0.PORTBADDR5
address_b[6] => ram_block2a0.PORTBADDR6
address_b[7] => ram_block2a0.PORTBADDR7
address_b[8] => ram_block2a0.PORTBADDR8
address_b[9] => ram_block2a0.PORTBADDR9
address_b[10] => ram_block2a0.PORTBADDR10
address_b[11] => ram_block2a0.PORTBADDR11
clock0 => ram_block2a0.CLK0
clock1 => ram_block2a0.CLK1
clocken1 => ram_block2a0.ENA1
data_a[0] => ram_block2a0.PORTADATAIN
q_b[0] <= ram_block2a0.PORTBDATAOUT
wren_a => ram_block2a0.PORTAWE
wren_a => ram_block2a0.ENA0


|img_coding|context_encoder:context_encoder_inst3|coding_queue:context1_inst1|fifo:fifo_inst1|scfifo:scfifo_component|scfifo_fe61:auto_generated|a_dpfifo_tu31:dpfifo|cntr_epb:rd_ptr_count
aclr => counter_reg_bit[11].IN0
clock => counter_reg_bit[11].CLK
clock => counter_reg_bit[10].CLK
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter_reg_bit[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter_reg_bit[11].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|img_coding|context_encoder:context_encoder_inst3|coding_queue:context1_inst1|fifo:fifo_inst1|scfifo:scfifo_component|scfifo_fe61:auto_generated|a_dpfifo_tu31:dpfifo|cntr_epb:wr_ptr
aclr => counter_reg_bit[11].IN0
clock => counter_reg_bit[11].CLK
clock => counter_reg_bit[10].CLK
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter_reg_bit[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter_reg_bit[11].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|img_coding|context_encoder:context_encoder_inst3|coding_queue:context1_inst1|coder:coder_inst1
clk => bit_output~reg0.CLK
clk => address[0].CLK
clk => address[1].CLK
clk => address[2].CLK
clk => address[3].CLK
clk => address[4].CLK
clk => address[5].CLK
clk => address[6].CLK
clk => address[7].CLK
clk => address[8].CLK
clk => output_valid~reg0.CLK
clk => rom_clk.CLK
clk => first_bit.CLK
clk => bits_outstanding[0].CLK
clk => bits_outstanding[1].CLK
clk => bits_outstanding[2].CLK
clk => bits_outstanding[3].CLK
clk => bits_outstanding[4].CLK
clk => bits_outstanding[5].CLK
clk => bits_outstanding[6].CLK
clk => bits_outstanding[7].CLK
clk => bits_outstanding[8].CLK
clk => bits_outstanding[9].CLK
clk => bits_outstanding[10].CLK
clk => L[0].CLK
clk => L[1].CLK
clk => L[2].CLK
clk => L[3].CLK
clk => L[4].CLK
clk => L[5].CLK
clk => L[6].CLK
clk => L[7].CLK
clk => L[8].CLK
clk => L[9].CLK
clk => L[10].CLK
clk => RLPS[0].CLK
clk => RLPS[1].CLK
clk => RLPS[2].CLK
clk => RLPS[3].CLK
clk => RLPS[4].CLK
clk => RLPS[5].CLK
clk => RLPS[6].CLK
clk => RLPS[7].CLK
clk => RLPS[8].CLK
clk => RLPS[9].CLK
clk => RLPS[10].CLK
clk => state[0].CLK
clk => state[1].CLK
clk => state[2].CLK
clk => state[3].CLK
clk => state[4].CLK
clk => state[5].CLK
clk => R[0].CLK
clk => R[1].CLK
clk => R[2].CLK
clk => R[3].CLK
clk => R[4].CLK
clk => R[5].CLK
clk => R[6].CLK
clk => R[7].CLK
clk => R[8].CLK
clk => R[9].CLK
clk => R[10].CLK
clk => LPS.CLK
clk => step~1.DATAIN
rst_n => address[0].OUTPUTSELECT
rst_n => address[1].OUTPUTSELECT
rst_n => address[2].OUTPUTSELECT
rst_n => address[3].OUTPUTSELECT
rst_n => address[4].OUTPUTSELECT
rst_n => address[5].OUTPUTSELECT
rst_n => address[6].OUTPUTSELECT
rst_n => address[7].OUTPUTSELECT
rst_n => address[8].OUTPUTSELECT
rst_n => output_valid~reg0.ACLR
rst_n => rom_clk.ACLR
rst_n => first_bit.PRESET
rst_n => bits_outstanding[0].ACLR
rst_n => bits_outstanding[1].ACLR
rst_n => bits_outstanding[2].ACLR
rst_n => bits_outstanding[3].ACLR
rst_n => bits_outstanding[4].ACLR
rst_n => bits_outstanding[5].ACLR
rst_n => bits_outstanding[6].ACLR
rst_n => bits_outstanding[7].ACLR
rst_n => bits_outstanding[8].ACLR
rst_n => bits_outstanding[9].ACLR
rst_n => bits_outstanding[10].ACLR
rst_n => L[0].ACLR
rst_n => L[1].ACLR
rst_n => L[2].ACLR
rst_n => L[3].ACLR
rst_n => L[4].ACLR
rst_n => L[5].ACLR
rst_n => L[6].ACLR
rst_n => L[7].ACLR
rst_n => L[8].ACLR
rst_n => L[9].ACLR
rst_n => L[10].ACLR
rst_n => state[0].PRESET
rst_n => state[1].ACLR
rst_n => state[2].ACLR
rst_n => state[3].ACLR
rst_n => state[4].PRESET
rst_n => state[5].ACLR
rst_n => R[0].ACLR
rst_n => R[1].PRESET
rst_n => R[2].PRESET
rst_n => R[3].PRESET
rst_n => R[4].PRESET
rst_n => R[5].PRESET
rst_n => R[6].PRESET
rst_n => R[7].PRESET
rst_n => R[8].PRESET
rst_n => R[9].ACLR
rst_n => R[10].ACLR
rst_n => LPS.PRESET
rst_n => step~3.DATAIN
rst_n => bit_output~reg0.ENA
rst_n => RLPS[10].ENA
rst_n => RLPS[9].ENA
rst_n => RLPS[8].ENA
rst_n => RLPS[7].ENA
rst_n => RLPS[6].ENA
rst_n => RLPS[5].ENA
rst_n => RLPS[4].ENA
rst_n => RLPS[3].ENA
rst_n => RLPS[2].ENA
rst_n => RLPS[1].ENA
rst_n => RLPS[0].ENA
bit_input => always1.IN1
input_valid => step_next.0000001.DATAB
input_valid => Selector0.IN1
bit_output <= bit_output~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_valid <= output_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
code_ready <= code_ready.DB_MAX_OUTPUT_PORT_TYPE


|img_coding|context_encoder:context_encoder_inst3|coding_queue:context1_inst1|coder:coder_inst1|rom:rom_inst1
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a


|img_coding|context_encoder:context_encoder_inst3|coding_queue:context1_inst1|coder:coder_inst1|rom:rom_inst1|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_dca1:auto_generated.address_a[0]
address_a[1] => altsyncram_dca1:auto_generated.address_a[1]
address_a[2] => altsyncram_dca1:auto_generated.address_a[2]
address_a[3] => altsyncram_dca1:auto_generated.address_a[3]
address_a[4] => altsyncram_dca1:auto_generated.address_a[4]
address_a[5] => altsyncram_dca1:auto_generated.address_a[5]
address_a[6] => altsyncram_dca1:auto_generated.address_a[6]
address_a[7] => altsyncram_dca1:auto_generated.address_a[7]
address_a[8] => altsyncram_dca1:auto_generated.address_a[8]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_dca1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_dca1:auto_generated.q_a[0]
q_a[1] <= altsyncram_dca1:auto_generated.q_a[1]
q_a[2] <= altsyncram_dca1:auto_generated.q_a[2]
q_a[3] <= altsyncram_dca1:auto_generated.q_a[3]
q_a[4] <= altsyncram_dca1:auto_generated.q_a[4]
q_a[5] <= altsyncram_dca1:auto_generated.q_a[5]
q_a[6] <= altsyncram_dca1:auto_generated.q_a[6]
q_a[7] <= altsyncram_dca1:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|img_coding|context_encoder:context_encoder_inst3|coding_queue:context1_inst1|coder:coder_inst1|rom:rom_inst1|altsyncram:altsyncram_component|altsyncram_dca1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT


|img_coding|context_encoder:context_encoder_inst3|coding_queue:context2_inst1
clk => fifo_inst1_clock.IN2
rst_n => rst_n.IN1
bit_input => fifo_inst1_data.IN1
wrreq => fifo_inst1_wrreq.IN1
bit_output <= coder:coder_inst1.bit_output
fifo_full <= fifo:fifo_inst1.almost_full
space_used[0] <= <GND>
space_used[1] <= <GND>
space_used[2] <= <GND>
space_used[3] <= <GND>
space_used[4] <= <GND>
space_used[5] <= <GND>
space_used[6] <= <GND>
space_used[7] <= <GND>
space_used[8] <= <GND>
space_used[9] <= <GND>
space_used[10] <= <GND>
space_used[11] <= <GND>
fifo_empty <= fifo:fifo_inst1.empty


|img_coding|context_encoder:context_encoder_inst3|coding_queue:context2_inst1|fifo:fifo_inst1
aclr => aclr.IN1
clock => clock.IN1
data[0] => data[0].IN1
rdreq => rdreq.IN1
wrreq => wrreq.IN1
almost_full <= scfifo:scfifo_component.almost_full
empty <= scfifo:scfifo_component.empty
q[0] <= scfifo:scfifo_component.q


|img_coding|context_encoder:context_encoder_inst3|coding_queue:context2_inst1|fifo:fifo_inst1|scfifo:scfifo_component
data[0] => scfifo_fe61:auto_generated.data[0]
q[0] <= scfifo_fe61:auto_generated.q[0]
wrreq => scfifo_fe61:auto_generated.wrreq
rdreq => scfifo_fe61:auto_generated.rdreq
clock => scfifo_fe61:auto_generated.clock
aclr => scfifo_fe61:auto_generated.aclr
sclr => ~NO_FANOUT~
empty <= scfifo_fe61:auto_generated.empty
full <= <GND>
almost_full <= scfifo_fe61:auto_generated.almost_full
almost_empty <= <GND>
usedw[0] <= <GND>
usedw[1] <= <GND>
usedw[2] <= <GND>
usedw[3] <= <GND>
usedw[4] <= <GND>
usedw[5] <= <GND>
usedw[6] <= <GND>
usedw[7] <= <GND>
usedw[8] <= <GND>
usedw[9] <= <GND>
usedw[10] <= <GND>
usedw[11] <= <GND>


|img_coding|context_encoder:context_encoder_inst3|coding_queue:context2_inst1|fifo:fifo_inst1|scfifo:scfifo_component|scfifo_fe61:auto_generated
aclr => a_dpfifo_tu31:dpfifo.aclr
aclr => dffe_af.IN0
almost_full <= dffe_af.DB_MAX_OUTPUT_PORT_TYPE
clock => a_dpfifo_tu31:dpfifo.clock
clock => dffe_af.CLK
data[0] => a_dpfifo_tu31:dpfifo.data[0]
empty <= a_dpfifo_tu31:dpfifo.empty
q[0] <= a_dpfifo_tu31:dpfifo.q[0]
rdreq => a_dpfifo_tu31:dpfifo.rreq
rdreq => _.IN1
rdreq => _.IN0
wrreq => a_dpfifo_tu31:dpfifo.wreq
wrreq => _.IN0
wrreq => _.IN1


|img_coding|context_encoder:context_encoder_inst3|coding_queue:context2_inst1|fifo:fifo_inst1|scfifo:scfifo_component|scfifo_fe61:auto_generated|a_dpfifo_tu31:dpfifo
aclr => a_fefifo_1bf:fifo_state.aclr
aclr => cntr_epb:rd_ptr_count.aclr
aclr => cntr_epb:wr_ptr.aclr
clock => a_fefifo_1bf:fifo_state.clock
clock => dpram_8811:FIFOram.inclock
clock => dpram_8811:FIFOram.outclock
clock => cntr_epb:rd_ptr_count.clock
clock => cntr_epb:wr_ptr.clock
data[0] => dpram_8811:FIFOram.data[0]
empty <= a_fefifo_1bf:fifo_state.empty
q[0] <= dpram_8811:FIFOram.q[0]
rreq => a_fefifo_1bf:fifo_state.rreq
rreq => valid_rreq.IN0
sclr => a_fefifo_1bf:fifo_state.sclr
sclr => _.IN1
sclr => _.IN0
sclr => cntr_epb:rd_ptr_count.sclr
sclr => cntr_epb:wr_ptr.sclr
usedw[0] <= a_fefifo_1bf:fifo_state.usedw_out[0]
usedw[1] <= a_fefifo_1bf:fifo_state.usedw_out[1]
usedw[2] <= a_fefifo_1bf:fifo_state.usedw_out[2]
usedw[3] <= a_fefifo_1bf:fifo_state.usedw_out[3]
usedw[4] <= a_fefifo_1bf:fifo_state.usedw_out[4]
usedw[5] <= a_fefifo_1bf:fifo_state.usedw_out[5]
usedw[6] <= a_fefifo_1bf:fifo_state.usedw_out[6]
usedw[7] <= a_fefifo_1bf:fifo_state.usedw_out[7]
usedw[8] <= a_fefifo_1bf:fifo_state.usedw_out[8]
usedw[9] <= a_fefifo_1bf:fifo_state.usedw_out[9]
usedw[10] <= a_fefifo_1bf:fifo_state.usedw_out[10]
usedw[11] <= a_fefifo_1bf:fifo_state.usedw_out[11]
wreq => a_fefifo_1bf:fifo_state.wreq
wreq => valid_wreq.IN0


|img_coding|context_encoder:context_encoder_inst3|coding_queue:context2_inst1|fifo:fifo_inst1|scfifo:scfifo_component|scfifo_fe61:auto_generated|a_dpfifo_tu31:dpfifo|a_fefifo_1bf:fifo_state
aclr => b_full.IN0
aclr => b_non_empty.IN0
aclr => cntr_qp7:count_usedw.aclr
clock => cntr_qp7:count_usedw.clock
clock => b_full.CLK
clock => b_non_empty.CLK
empty <= empty.DB_MAX_OUTPUT_PORT_TYPE
full <= b_full.DB_MAX_OUTPUT_PORT_TYPE
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => valid_rreq.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_qp7:count_usedw.sclr
usedw_out[0] <= usedw[0].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[1] <= usedw[1].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[2] <= usedw[2].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[3] <= usedw[3].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[4] <= usedw[4].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[5] <= usedw[5].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[6] <= usedw[6].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[7] <= usedw[7].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[8] <= usedw[8].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[9] <= usedw[9].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[10] <= usedw[10].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[11] <= usedw[11].DB_MAX_OUTPUT_PORT_TYPE
wreq => _.IN1
wreq => _.IN1
wreq => _.IN0
wreq => valid_wreq.IN0


|img_coding|context_encoder:context_encoder_inst3|coding_queue:context2_inst1|fifo:fifo_inst1|scfifo:scfifo_component|scfifo_fe61:auto_generated|a_dpfifo_tu31:dpfifo|a_fefifo_1bf:fifo_state|cntr_qp7:count_usedw
aclr => counter_reg_bit[11].IN0
clock => counter_reg_bit[11].CLK
clock => counter_reg_bit[10].CLK
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter_reg_bit[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter_reg_bit[11].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB
updown => counter_comb_bita4.DATAB
updown => counter_comb_bita5.DATAB
updown => counter_comb_bita6.DATAB
updown => counter_comb_bita7.DATAB
updown => counter_comb_bita8.DATAB
updown => counter_comb_bita9.DATAB
updown => counter_comb_bita10.DATAB
updown => counter_comb_bita11.DATAB


|img_coding|context_encoder:context_encoder_inst3|coding_queue:context2_inst1|fifo:fifo_inst1|scfifo:scfifo_component|scfifo_fe61:auto_generated|a_dpfifo_tu31:dpfifo|dpram_8811:FIFOram
data[0] => altsyncram_23k1:altsyncram1.data_a[0]
inclock => altsyncram_23k1:altsyncram1.clock0
outclock => altsyncram_23k1:altsyncram1.clock1
outclocken => altsyncram_23k1:altsyncram1.clocken1
q[0] <= altsyncram_23k1:altsyncram1.q_b[0]
rdaddress[0] => altsyncram_23k1:altsyncram1.address_b[0]
rdaddress[1] => altsyncram_23k1:altsyncram1.address_b[1]
rdaddress[2] => altsyncram_23k1:altsyncram1.address_b[2]
rdaddress[3] => altsyncram_23k1:altsyncram1.address_b[3]
rdaddress[4] => altsyncram_23k1:altsyncram1.address_b[4]
rdaddress[5] => altsyncram_23k1:altsyncram1.address_b[5]
rdaddress[6] => altsyncram_23k1:altsyncram1.address_b[6]
rdaddress[7] => altsyncram_23k1:altsyncram1.address_b[7]
rdaddress[8] => altsyncram_23k1:altsyncram1.address_b[8]
rdaddress[9] => altsyncram_23k1:altsyncram1.address_b[9]
rdaddress[10] => altsyncram_23k1:altsyncram1.address_b[10]
rdaddress[11] => altsyncram_23k1:altsyncram1.address_b[11]
wraddress[0] => altsyncram_23k1:altsyncram1.address_a[0]
wraddress[1] => altsyncram_23k1:altsyncram1.address_a[1]
wraddress[2] => altsyncram_23k1:altsyncram1.address_a[2]
wraddress[3] => altsyncram_23k1:altsyncram1.address_a[3]
wraddress[4] => altsyncram_23k1:altsyncram1.address_a[4]
wraddress[5] => altsyncram_23k1:altsyncram1.address_a[5]
wraddress[6] => altsyncram_23k1:altsyncram1.address_a[6]
wraddress[7] => altsyncram_23k1:altsyncram1.address_a[7]
wraddress[8] => altsyncram_23k1:altsyncram1.address_a[8]
wraddress[9] => altsyncram_23k1:altsyncram1.address_a[9]
wraddress[10] => altsyncram_23k1:altsyncram1.address_a[10]
wraddress[11] => altsyncram_23k1:altsyncram1.address_a[11]
wren => altsyncram_23k1:altsyncram1.wren_a


|img_coding|context_encoder:context_encoder_inst3|coding_queue:context2_inst1|fifo:fifo_inst1|scfifo:scfifo_component|scfifo_fe61:auto_generated|a_dpfifo_tu31:dpfifo|dpram_8811:FIFOram|altsyncram_23k1:altsyncram1
address_a[0] => ram_block2a0.PORTAADDR
address_a[1] => ram_block2a0.PORTAADDR1
address_a[2] => ram_block2a0.PORTAADDR2
address_a[3] => ram_block2a0.PORTAADDR3
address_a[4] => ram_block2a0.PORTAADDR4
address_a[5] => ram_block2a0.PORTAADDR5
address_a[6] => ram_block2a0.PORTAADDR6
address_a[7] => ram_block2a0.PORTAADDR7
address_a[8] => ram_block2a0.PORTAADDR8
address_a[9] => ram_block2a0.PORTAADDR9
address_a[10] => ram_block2a0.PORTAADDR10
address_a[11] => ram_block2a0.PORTAADDR11
address_b[0] => ram_block2a0.PORTBADDR
address_b[1] => ram_block2a0.PORTBADDR1
address_b[2] => ram_block2a0.PORTBADDR2
address_b[3] => ram_block2a0.PORTBADDR3
address_b[4] => ram_block2a0.PORTBADDR4
address_b[5] => ram_block2a0.PORTBADDR5
address_b[6] => ram_block2a0.PORTBADDR6
address_b[7] => ram_block2a0.PORTBADDR7
address_b[8] => ram_block2a0.PORTBADDR8
address_b[9] => ram_block2a0.PORTBADDR9
address_b[10] => ram_block2a0.PORTBADDR10
address_b[11] => ram_block2a0.PORTBADDR11
clock0 => ram_block2a0.CLK0
clock1 => ram_block2a0.CLK1
clocken1 => ram_block2a0.ENA1
data_a[0] => ram_block2a0.PORTADATAIN
q_b[0] <= ram_block2a0.PORTBDATAOUT
wren_a => ram_block2a0.PORTAWE
wren_a => ram_block2a0.ENA0


|img_coding|context_encoder:context_encoder_inst3|coding_queue:context2_inst1|fifo:fifo_inst1|scfifo:scfifo_component|scfifo_fe61:auto_generated|a_dpfifo_tu31:dpfifo|cntr_epb:rd_ptr_count
aclr => counter_reg_bit[11].IN0
clock => counter_reg_bit[11].CLK
clock => counter_reg_bit[10].CLK
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter_reg_bit[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter_reg_bit[11].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|img_coding|context_encoder:context_encoder_inst3|coding_queue:context2_inst1|fifo:fifo_inst1|scfifo:scfifo_component|scfifo_fe61:auto_generated|a_dpfifo_tu31:dpfifo|cntr_epb:wr_ptr
aclr => counter_reg_bit[11].IN0
clock => counter_reg_bit[11].CLK
clock => counter_reg_bit[10].CLK
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter_reg_bit[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter_reg_bit[11].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|img_coding|context_encoder:context_encoder_inst3|coding_queue:context2_inst1|coder:coder_inst1
clk => bit_output~reg0.CLK
clk => address[0].CLK
clk => address[1].CLK
clk => address[2].CLK
clk => address[3].CLK
clk => address[4].CLK
clk => address[5].CLK
clk => address[6].CLK
clk => address[7].CLK
clk => address[8].CLK
clk => output_valid~reg0.CLK
clk => rom_clk.CLK
clk => first_bit.CLK
clk => bits_outstanding[0].CLK
clk => bits_outstanding[1].CLK
clk => bits_outstanding[2].CLK
clk => bits_outstanding[3].CLK
clk => bits_outstanding[4].CLK
clk => bits_outstanding[5].CLK
clk => bits_outstanding[6].CLK
clk => bits_outstanding[7].CLK
clk => bits_outstanding[8].CLK
clk => bits_outstanding[9].CLK
clk => bits_outstanding[10].CLK
clk => L[0].CLK
clk => L[1].CLK
clk => L[2].CLK
clk => L[3].CLK
clk => L[4].CLK
clk => L[5].CLK
clk => L[6].CLK
clk => L[7].CLK
clk => L[8].CLK
clk => L[9].CLK
clk => L[10].CLK
clk => RLPS[0].CLK
clk => RLPS[1].CLK
clk => RLPS[2].CLK
clk => RLPS[3].CLK
clk => RLPS[4].CLK
clk => RLPS[5].CLK
clk => RLPS[6].CLK
clk => RLPS[7].CLK
clk => RLPS[8].CLK
clk => RLPS[9].CLK
clk => RLPS[10].CLK
clk => state[0].CLK
clk => state[1].CLK
clk => state[2].CLK
clk => state[3].CLK
clk => state[4].CLK
clk => state[5].CLK
clk => R[0].CLK
clk => R[1].CLK
clk => R[2].CLK
clk => R[3].CLK
clk => R[4].CLK
clk => R[5].CLK
clk => R[6].CLK
clk => R[7].CLK
clk => R[8].CLK
clk => R[9].CLK
clk => R[10].CLK
clk => LPS.CLK
clk => step~1.DATAIN
rst_n => address[0].OUTPUTSELECT
rst_n => address[1].OUTPUTSELECT
rst_n => address[2].OUTPUTSELECT
rst_n => address[3].OUTPUTSELECT
rst_n => address[4].OUTPUTSELECT
rst_n => address[5].OUTPUTSELECT
rst_n => address[6].OUTPUTSELECT
rst_n => address[7].OUTPUTSELECT
rst_n => address[8].OUTPUTSELECT
rst_n => output_valid~reg0.ACLR
rst_n => rom_clk.ACLR
rst_n => first_bit.PRESET
rst_n => bits_outstanding[0].ACLR
rst_n => bits_outstanding[1].ACLR
rst_n => bits_outstanding[2].ACLR
rst_n => bits_outstanding[3].ACLR
rst_n => bits_outstanding[4].ACLR
rst_n => bits_outstanding[5].ACLR
rst_n => bits_outstanding[6].ACLR
rst_n => bits_outstanding[7].ACLR
rst_n => bits_outstanding[8].ACLR
rst_n => bits_outstanding[9].ACLR
rst_n => bits_outstanding[10].ACLR
rst_n => L[0].ACLR
rst_n => L[1].ACLR
rst_n => L[2].ACLR
rst_n => L[3].ACLR
rst_n => L[4].ACLR
rst_n => L[5].ACLR
rst_n => L[6].ACLR
rst_n => L[7].ACLR
rst_n => L[8].ACLR
rst_n => L[9].ACLR
rst_n => L[10].ACLR
rst_n => state[0].ACLR
rst_n => state[1].PRESET
rst_n => state[2].ACLR
rst_n => state[3].PRESET
rst_n => state[4].ACLR
rst_n => state[5].ACLR
rst_n => R[0].ACLR
rst_n => R[1].PRESET
rst_n => R[2].PRESET
rst_n => R[3].PRESET
rst_n => R[4].PRESET
rst_n => R[5].PRESET
rst_n => R[6].PRESET
rst_n => R[7].PRESET
rst_n => R[8].PRESET
rst_n => R[9].ACLR
rst_n => R[10].ACLR
rst_n => LPS.PRESET
rst_n => step~3.DATAIN
rst_n => bit_output~reg0.ENA
rst_n => RLPS[10].ENA
rst_n => RLPS[9].ENA
rst_n => RLPS[8].ENA
rst_n => RLPS[7].ENA
rst_n => RLPS[6].ENA
rst_n => RLPS[5].ENA
rst_n => RLPS[4].ENA
rst_n => RLPS[3].ENA
rst_n => RLPS[2].ENA
rst_n => RLPS[1].ENA
rst_n => RLPS[0].ENA
bit_input => always1.IN1
input_valid => step_next.0000001.DATAB
input_valid => Selector0.IN1
bit_output <= bit_output~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_valid <= output_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
code_ready <= code_ready.DB_MAX_OUTPUT_PORT_TYPE


|img_coding|context_encoder:context_encoder_inst3|coding_queue:context2_inst1|coder:coder_inst1|rom:rom_inst1
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a


|img_coding|context_encoder:context_encoder_inst3|coding_queue:context2_inst1|coder:coder_inst1|rom:rom_inst1|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_dca1:auto_generated.address_a[0]
address_a[1] => altsyncram_dca1:auto_generated.address_a[1]
address_a[2] => altsyncram_dca1:auto_generated.address_a[2]
address_a[3] => altsyncram_dca1:auto_generated.address_a[3]
address_a[4] => altsyncram_dca1:auto_generated.address_a[4]
address_a[5] => altsyncram_dca1:auto_generated.address_a[5]
address_a[6] => altsyncram_dca1:auto_generated.address_a[6]
address_a[7] => altsyncram_dca1:auto_generated.address_a[7]
address_a[8] => altsyncram_dca1:auto_generated.address_a[8]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_dca1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_dca1:auto_generated.q_a[0]
q_a[1] <= altsyncram_dca1:auto_generated.q_a[1]
q_a[2] <= altsyncram_dca1:auto_generated.q_a[2]
q_a[3] <= altsyncram_dca1:auto_generated.q_a[3]
q_a[4] <= altsyncram_dca1:auto_generated.q_a[4]
q_a[5] <= altsyncram_dca1:auto_generated.q_a[5]
q_a[6] <= altsyncram_dca1:auto_generated.q_a[6]
q_a[7] <= altsyncram_dca1:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|img_coding|context_encoder:context_encoder_inst3|coding_queue:context2_inst1|coder:coder_inst1|rom:rom_inst1|altsyncram:altsyncram_component|altsyncram_dca1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT


|img_coding|context_encoder:context_encoder_inst3|coding_queue:context3_inst1
clk => fifo_inst1_clock.IN2
rst_n => rst_n.IN1
bit_input => fifo_inst1_data.IN1
wrreq => fifo_inst1_wrreq.IN1
bit_output <= coder:coder_inst1.bit_output
fifo_full <= fifo:fifo_inst1.almost_full
space_used[0] <= <GND>
space_used[1] <= <GND>
space_used[2] <= <GND>
space_used[3] <= <GND>
space_used[4] <= <GND>
space_used[5] <= <GND>
space_used[6] <= <GND>
space_used[7] <= <GND>
space_used[8] <= <GND>
space_used[9] <= <GND>
space_used[10] <= <GND>
space_used[11] <= <GND>
fifo_empty <= fifo:fifo_inst1.empty


|img_coding|context_encoder:context_encoder_inst3|coding_queue:context3_inst1|fifo:fifo_inst1
aclr => aclr.IN1
clock => clock.IN1
data[0] => data[0].IN1
rdreq => rdreq.IN1
wrreq => wrreq.IN1
almost_full <= scfifo:scfifo_component.almost_full
empty <= scfifo:scfifo_component.empty
q[0] <= scfifo:scfifo_component.q


|img_coding|context_encoder:context_encoder_inst3|coding_queue:context3_inst1|fifo:fifo_inst1|scfifo:scfifo_component
data[0] => scfifo_fe61:auto_generated.data[0]
q[0] <= scfifo_fe61:auto_generated.q[0]
wrreq => scfifo_fe61:auto_generated.wrreq
rdreq => scfifo_fe61:auto_generated.rdreq
clock => scfifo_fe61:auto_generated.clock
aclr => scfifo_fe61:auto_generated.aclr
sclr => ~NO_FANOUT~
empty <= scfifo_fe61:auto_generated.empty
full <= <GND>
almost_full <= scfifo_fe61:auto_generated.almost_full
almost_empty <= <GND>
usedw[0] <= <GND>
usedw[1] <= <GND>
usedw[2] <= <GND>
usedw[3] <= <GND>
usedw[4] <= <GND>
usedw[5] <= <GND>
usedw[6] <= <GND>
usedw[7] <= <GND>
usedw[8] <= <GND>
usedw[9] <= <GND>
usedw[10] <= <GND>
usedw[11] <= <GND>


|img_coding|context_encoder:context_encoder_inst3|coding_queue:context3_inst1|fifo:fifo_inst1|scfifo:scfifo_component|scfifo_fe61:auto_generated
aclr => a_dpfifo_tu31:dpfifo.aclr
aclr => dffe_af.IN0
almost_full <= dffe_af.DB_MAX_OUTPUT_PORT_TYPE
clock => a_dpfifo_tu31:dpfifo.clock
clock => dffe_af.CLK
data[0] => a_dpfifo_tu31:dpfifo.data[0]
empty <= a_dpfifo_tu31:dpfifo.empty
q[0] <= a_dpfifo_tu31:dpfifo.q[0]
rdreq => a_dpfifo_tu31:dpfifo.rreq
rdreq => _.IN1
rdreq => _.IN0
wrreq => a_dpfifo_tu31:dpfifo.wreq
wrreq => _.IN0
wrreq => _.IN1


|img_coding|context_encoder:context_encoder_inst3|coding_queue:context3_inst1|fifo:fifo_inst1|scfifo:scfifo_component|scfifo_fe61:auto_generated|a_dpfifo_tu31:dpfifo
aclr => a_fefifo_1bf:fifo_state.aclr
aclr => cntr_epb:rd_ptr_count.aclr
aclr => cntr_epb:wr_ptr.aclr
clock => a_fefifo_1bf:fifo_state.clock
clock => dpram_8811:FIFOram.inclock
clock => dpram_8811:FIFOram.outclock
clock => cntr_epb:rd_ptr_count.clock
clock => cntr_epb:wr_ptr.clock
data[0] => dpram_8811:FIFOram.data[0]
empty <= a_fefifo_1bf:fifo_state.empty
q[0] <= dpram_8811:FIFOram.q[0]
rreq => a_fefifo_1bf:fifo_state.rreq
rreq => valid_rreq.IN0
sclr => a_fefifo_1bf:fifo_state.sclr
sclr => _.IN1
sclr => _.IN0
sclr => cntr_epb:rd_ptr_count.sclr
sclr => cntr_epb:wr_ptr.sclr
usedw[0] <= a_fefifo_1bf:fifo_state.usedw_out[0]
usedw[1] <= a_fefifo_1bf:fifo_state.usedw_out[1]
usedw[2] <= a_fefifo_1bf:fifo_state.usedw_out[2]
usedw[3] <= a_fefifo_1bf:fifo_state.usedw_out[3]
usedw[4] <= a_fefifo_1bf:fifo_state.usedw_out[4]
usedw[5] <= a_fefifo_1bf:fifo_state.usedw_out[5]
usedw[6] <= a_fefifo_1bf:fifo_state.usedw_out[6]
usedw[7] <= a_fefifo_1bf:fifo_state.usedw_out[7]
usedw[8] <= a_fefifo_1bf:fifo_state.usedw_out[8]
usedw[9] <= a_fefifo_1bf:fifo_state.usedw_out[9]
usedw[10] <= a_fefifo_1bf:fifo_state.usedw_out[10]
usedw[11] <= a_fefifo_1bf:fifo_state.usedw_out[11]
wreq => a_fefifo_1bf:fifo_state.wreq
wreq => valid_wreq.IN0


|img_coding|context_encoder:context_encoder_inst3|coding_queue:context3_inst1|fifo:fifo_inst1|scfifo:scfifo_component|scfifo_fe61:auto_generated|a_dpfifo_tu31:dpfifo|a_fefifo_1bf:fifo_state
aclr => b_full.IN0
aclr => b_non_empty.IN0
aclr => cntr_qp7:count_usedw.aclr
clock => cntr_qp7:count_usedw.clock
clock => b_full.CLK
clock => b_non_empty.CLK
empty <= empty.DB_MAX_OUTPUT_PORT_TYPE
full <= b_full.DB_MAX_OUTPUT_PORT_TYPE
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => valid_rreq.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_qp7:count_usedw.sclr
usedw_out[0] <= usedw[0].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[1] <= usedw[1].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[2] <= usedw[2].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[3] <= usedw[3].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[4] <= usedw[4].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[5] <= usedw[5].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[6] <= usedw[6].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[7] <= usedw[7].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[8] <= usedw[8].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[9] <= usedw[9].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[10] <= usedw[10].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[11] <= usedw[11].DB_MAX_OUTPUT_PORT_TYPE
wreq => _.IN1
wreq => _.IN1
wreq => _.IN0
wreq => valid_wreq.IN0


|img_coding|context_encoder:context_encoder_inst3|coding_queue:context3_inst1|fifo:fifo_inst1|scfifo:scfifo_component|scfifo_fe61:auto_generated|a_dpfifo_tu31:dpfifo|a_fefifo_1bf:fifo_state|cntr_qp7:count_usedw
aclr => counter_reg_bit[11].IN0
clock => counter_reg_bit[11].CLK
clock => counter_reg_bit[10].CLK
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter_reg_bit[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter_reg_bit[11].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB
updown => counter_comb_bita4.DATAB
updown => counter_comb_bita5.DATAB
updown => counter_comb_bita6.DATAB
updown => counter_comb_bita7.DATAB
updown => counter_comb_bita8.DATAB
updown => counter_comb_bita9.DATAB
updown => counter_comb_bita10.DATAB
updown => counter_comb_bita11.DATAB


|img_coding|context_encoder:context_encoder_inst3|coding_queue:context3_inst1|fifo:fifo_inst1|scfifo:scfifo_component|scfifo_fe61:auto_generated|a_dpfifo_tu31:dpfifo|dpram_8811:FIFOram
data[0] => altsyncram_23k1:altsyncram1.data_a[0]
inclock => altsyncram_23k1:altsyncram1.clock0
outclock => altsyncram_23k1:altsyncram1.clock1
outclocken => altsyncram_23k1:altsyncram1.clocken1
q[0] <= altsyncram_23k1:altsyncram1.q_b[0]
rdaddress[0] => altsyncram_23k1:altsyncram1.address_b[0]
rdaddress[1] => altsyncram_23k1:altsyncram1.address_b[1]
rdaddress[2] => altsyncram_23k1:altsyncram1.address_b[2]
rdaddress[3] => altsyncram_23k1:altsyncram1.address_b[3]
rdaddress[4] => altsyncram_23k1:altsyncram1.address_b[4]
rdaddress[5] => altsyncram_23k1:altsyncram1.address_b[5]
rdaddress[6] => altsyncram_23k1:altsyncram1.address_b[6]
rdaddress[7] => altsyncram_23k1:altsyncram1.address_b[7]
rdaddress[8] => altsyncram_23k1:altsyncram1.address_b[8]
rdaddress[9] => altsyncram_23k1:altsyncram1.address_b[9]
rdaddress[10] => altsyncram_23k1:altsyncram1.address_b[10]
rdaddress[11] => altsyncram_23k1:altsyncram1.address_b[11]
wraddress[0] => altsyncram_23k1:altsyncram1.address_a[0]
wraddress[1] => altsyncram_23k1:altsyncram1.address_a[1]
wraddress[2] => altsyncram_23k1:altsyncram1.address_a[2]
wraddress[3] => altsyncram_23k1:altsyncram1.address_a[3]
wraddress[4] => altsyncram_23k1:altsyncram1.address_a[4]
wraddress[5] => altsyncram_23k1:altsyncram1.address_a[5]
wraddress[6] => altsyncram_23k1:altsyncram1.address_a[6]
wraddress[7] => altsyncram_23k1:altsyncram1.address_a[7]
wraddress[8] => altsyncram_23k1:altsyncram1.address_a[8]
wraddress[9] => altsyncram_23k1:altsyncram1.address_a[9]
wraddress[10] => altsyncram_23k1:altsyncram1.address_a[10]
wraddress[11] => altsyncram_23k1:altsyncram1.address_a[11]
wren => altsyncram_23k1:altsyncram1.wren_a


|img_coding|context_encoder:context_encoder_inst3|coding_queue:context3_inst1|fifo:fifo_inst1|scfifo:scfifo_component|scfifo_fe61:auto_generated|a_dpfifo_tu31:dpfifo|dpram_8811:FIFOram|altsyncram_23k1:altsyncram1
address_a[0] => ram_block2a0.PORTAADDR
address_a[1] => ram_block2a0.PORTAADDR1
address_a[2] => ram_block2a0.PORTAADDR2
address_a[3] => ram_block2a0.PORTAADDR3
address_a[4] => ram_block2a0.PORTAADDR4
address_a[5] => ram_block2a0.PORTAADDR5
address_a[6] => ram_block2a0.PORTAADDR6
address_a[7] => ram_block2a0.PORTAADDR7
address_a[8] => ram_block2a0.PORTAADDR8
address_a[9] => ram_block2a0.PORTAADDR9
address_a[10] => ram_block2a0.PORTAADDR10
address_a[11] => ram_block2a0.PORTAADDR11
address_b[0] => ram_block2a0.PORTBADDR
address_b[1] => ram_block2a0.PORTBADDR1
address_b[2] => ram_block2a0.PORTBADDR2
address_b[3] => ram_block2a0.PORTBADDR3
address_b[4] => ram_block2a0.PORTBADDR4
address_b[5] => ram_block2a0.PORTBADDR5
address_b[6] => ram_block2a0.PORTBADDR6
address_b[7] => ram_block2a0.PORTBADDR7
address_b[8] => ram_block2a0.PORTBADDR8
address_b[9] => ram_block2a0.PORTBADDR9
address_b[10] => ram_block2a0.PORTBADDR10
address_b[11] => ram_block2a0.PORTBADDR11
clock0 => ram_block2a0.CLK0
clock1 => ram_block2a0.CLK1
clocken1 => ram_block2a0.ENA1
data_a[0] => ram_block2a0.PORTADATAIN
q_b[0] <= ram_block2a0.PORTBDATAOUT
wren_a => ram_block2a0.PORTAWE
wren_a => ram_block2a0.ENA0


|img_coding|context_encoder:context_encoder_inst3|coding_queue:context3_inst1|fifo:fifo_inst1|scfifo:scfifo_component|scfifo_fe61:auto_generated|a_dpfifo_tu31:dpfifo|cntr_epb:rd_ptr_count
aclr => counter_reg_bit[11].IN0
clock => counter_reg_bit[11].CLK
clock => counter_reg_bit[10].CLK
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter_reg_bit[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter_reg_bit[11].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|img_coding|context_encoder:context_encoder_inst3|coding_queue:context3_inst1|fifo:fifo_inst1|scfifo:scfifo_component|scfifo_fe61:auto_generated|a_dpfifo_tu31:dpfifo|cntr_epb:wr_ptr
aclr => counter_reg_bit[11].IN0
clock => counter_reg_bit[11].CLK
clock => counter_reg_bit[10].CLK
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter_reg_bit[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter_reg_bit[11].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|img_coding|context_encoder:context_encoder_inst3|coding_queue:context3_inst1|coder:coder_inst1
clk => bit_output~reg0.CLK
clk => address[0].CLK
clk => address[1].CLK
clk => address[2].CLK
clk => address[3].CLK
clk => address[4].CLK
clk => address[5].CLK
clk => address[6].CLK
clk => address[7].CLK
clk => address[8].CLK
clk => output_valid~reg0.CLK
clk => rom_clk.CLK
clk => first_bit.CLK
clk => bits_outstanding[0].CLK
clk => bits_outstanding[1].CLK
clk => bits_outstanding[2].CLK
clk => bits_outstanding[3].CLK
clk => bits_outstanding[4].CLK
clk => bits_outstanding[5].CLK
clk => bits_outstanding[6].CLK
clk => bits_outstanding[7].CLK
clk => bits_outstanding[8].CLK
clk => bits_outstanding[9].CLK
clk => bits_outstanding[10].CLK
clk => L[0].CLK
clk => L[1].CLK
clk => L[2].CLK
clk => L[3].CLK
clk => L[4].CLK
clk => L[5].CLK
clk => L[6].CLK
clk => L[7].CLK
clk => L[8].CLK
clk => L[9].CLK
clk => L[10].CLK
clk => RLPS[0].CLK
clk => RLPS[1].CLK
clk => RLPS[2].CLK
clk => RLPS[3].CLK
clk => RLPS[4].CLK
clk => RLPS[5].CLK
clk => RLPS[6].CLK
clk => RLPS[7].CLK
clk => RLPS[8].CLK
clk => RLPS[9].CLK
clk => RLPS[10].CLK
clk => state[0].CLK
clk => state[1].CLK
clk => state[2].CLK
clk => state[3].CLK
clk => state[4].CLK
clk => state[5].CLK
clk => R[0].CLK
clk => R[1].CLK
clk => R[2].CLK
clk => R[3].CLK
clk => R[4].CLK
clk => R[5].CLK
clk => R[6].CLK
clk => R[7].CLK
clk => R[8].CLK
clk => R[9].CLK
clk => R[10].CLK
clk => LPS.CLK
clk => step~1.DATAIN
rst_n => address[0].OUTPUTSELECT
rst_n => address[1].OUTPUTSELECT
rst_n => address[2].OUTPUTSELECT
rst_n => address[3].OUTPUTSELECT
rst_n => address[4].OUTPUTSELECT
rst_n => address[5].OUTPUTSELECT
rst_n => address[6].OUTPUTSELECT
rst_n => address[7].OUTPUTSELECT
rst_n => address[8].OUTPUTSELECT
rst_n => output_valid~reg0.ACLR
rst_n => rom_clk.ACLR
rst_n => first_bit.PRESET
rst_n => bits_outstanding[0].ACLR
rst_n => bits_outstanding[1].ACLR
rst_n => bits_outstanding[2].ACLR
rst_n => bits_outstanding[3].ACLR
rst_n => bits_outstanding[4].ACLR
rst_n => bits_outstanding[5].ACLR
rst_n => bits_outstanding[6].ACLR
rst_n => bits_outstanding[7].ACLR
rst_n => bits_outstanding[8].ACLR
rst_n => bits_outstanding[9].ACLR
rst_n => bits_outstanding[10].ACLR
rst_n => L[0].ACLR
rst_n => L[1].ACLR
rst_n => L[2].ACLR
rst_n => L[3].ACLR
rst_n => L[4].ACLR
rst_n => L[5].ACLR
rst_n => L[6].ACLR
rst_n => L[7].ACLR
rst_n => L[8].ACLR
rst_n => L[9].ACLR
rst_n => L[10].ACLR
rst_n => state[0].PRESET
rst_n => state[1].ACLR
rst_n => state[2].PRESET
rst_n => state[3].ACLR
rst_n => state[4].ACLR
rst_n => state[5].ACLR
rst_n => R[0].ACLR
rst_n => R[1].PRESET
rst_n => R[2].PRESET
rst_n => R[3].PRESET
rst_n => R[4].PRESET
rst_n => R[5].PRESET
rst_n => R[6].PRESET
rst_n => R[7].PRESET
rst_n => R[8].PRESET
rst_n => R[9].ACLR
rst_n => R[10].ACLR
rst_n => LPS.PRESET
rst_n => step~3.DATAIN
rst_n => bit_output~reg0.ENA
rst_n => RLPS[10].ENA
rst_n => RLPS[9].ENA
rst_n => RLPS[8].ENA
rst_n => RLPS[7].ENA
rst_n => RLPS[6].ENA
rst_n => RLPS[5].ENA
rst_n => RLPS[4].ENA
rst_n => RLPS[3].ENA
rst_n => RLPS[2].ENA
rst_n => RLPS[1].ENA
rst_n => RLPS[0].ENA
bit_input => always1.IN1
input_valid => step_next.0000001.DATAB
input_valid => Selector0.IN1
bit_output <= bit_output~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_valid <= output_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
code_ready <= code_ready.DB_MAX_OUTPUT_PORT_TYPE


|img_coding|context_encoder:context_encoder_inst3|coding_queue:context3_inst1|coder:coder_inst1|rom:rom_inst1
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a


|img_coding|context_encoder:context_encoder_inst3|coding_queue:context3_inst1|coder:coder_inst1|rom:rom_inst1|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_dca1:auto_generated.address_a[0]
address_a[1] => altsyncram_dca1:auto_generated.address_a[1]
address_a[2] => altsyncram_dca1:auto_generated.address_a[2]
address_a[3] => altsyncram_dca1:auto_generated.address_a[3]
address_a[4] => altsyncram_dca1:auto_generated.address_a[4]
address_a[5] => altsyncram_dca1:auto_generated.address_a[5]
address_a[6] => altsyncram_dca1:auto_generated.address_a[6]
address_a[7] => altsyncram_dca1:auto_generated.address_a[7]
address_a[8] => altsyncram_dca1:auto_generated.address_a[8]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_dca1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_dca1:auto_generated.q_a[0]
q_a[1] <= altsyncram_dca1:auto_generated.q_a[1]
q_a[2] <= altsyncram_dca1:auto_generated.q_a[2]
q_a[3] <= altsyncram_dca1:auto_generated.q_a[3]
q_a[4] <= altsyncram_dca1:auto_generated.q_a[4]
q_a[5] <= altsyncram_dca1:auto_generated.q_a[5]
q_a[6] <= altsyncram_dca1:auto_generated.q_a[6]
q_a[7] <= altsyncram_dca1:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|img_coding|context_encoder:context_encoder_inst3|coding_queue:context3_inst1|coder:coder_inst1|rom:rom_inst1|altsyncram:altsyncram_component|altsyncram_dca1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT


|img_coding|context_encoder:context_encoder_inst3|coding_queue:context4_inst1
clk => fifo_inst1_clock.IN2
rst_n => rst_n.IN1
bit_input => fifo_inst1_data.IN1
wrreq => fifo_inst1_wrreq.IN1
bit_output <= coder:coder_inst1.bit_output
fifo_full <= fifo:fifo_inst1.almost_full
space_used[0] <= <GND>
space_used[1] <= <GND>
space_used[2] <= <GND>
space_used[3] <= <GND>
space_used[4] <= <GND>
space_used[5] <= <GND>
space_used[6] <= <GND>
space_used[7] <= <GND>
space_used[8] <= <GND>
space_used[9] <= <GND>
space_used[10] <= <GND>
space_used[11] <= <GND>
fifo_empty <= fifo:fifo_inst1.empty


|img_coding|context_encoder:context_encoder_inst3|coding_queue:context4_inst1|fifo:fifo_inst1
aclr => aclr.IN1
clock => clock.IN1
data[0] => data[0].IN1
rdreq => rdreq.IN1
wrreq => wrreq.IN1
almost_full <= scfifo:scfifo_component.almost_full
empty <= scfifo:scfifo_component.empty
q[0] <= scfifo:scfifo_component.q


|img_coding|context_encoder:context_encoder_inst3|coding_queue:context4_inst1|fifo:fifo_inst1|scfifo:scfifo_component
data[0] => scfifo_fe61:auto_generated.data[0]
q[0] <= scfifo_fe61:auto_generated.q[0]
wrreq => scfifo_fe61:auto_generated.wrreq
rdreq => scfifo_fe61:auto_generated.rdreq
clock => scfifo_fe61:auto_generated.clock
aclr => scfifo_fe61:auto_generated.aclr
sclr => ~NO_FANOUT~
empty <= scfifo_fe61:auto_generated.empty
full <= <GND>
almost_full <= scfifo_fe61:auto_generated.almost_full
almost_empty <= <GND>
usedw[0] <= <GND>
usedw[1] <= <GND>
usedw[2] <= <GND>
usedw[3] <= <GND>
usedw[4] <= <GND>
usedw[5] <= <GND>
usedw[6] <= <GND>
usedw[7] <= <GND>
usedw[8] <= <GND>
usedw[9] <= <GND>
usedw[10] <= <GND>
usedw[11] <= <GND>


|img_coding|context_encoder:context_encoder_inst3|coding_queue:context4_inst1|fifo:fifo_inst1|scfifo:scfifo_component|scfifo_fe61:auto_generated
aclr => a_dpfifo_tu31:dpfifo.aclr
aclr => dffe_af.IN0
almost_full <= dffe_af.DB_MAX_OUTPUT_PORT_TYPE
clock => a_dpfifo_tu31:dpfifo.clock
clock => dffe_af.CLK
data[0] => a_dpfifo_tu31:dpfifo.data[0]
empty <= a_dpfifo_tu31:dpfifo.empty
q[0] <= a_dpfifo_tu31:dpfifo.q[0]
rdreq => a_dpfifo_tu31:dpfifo.rreq
rdreq => _.IN1
rdreq => _.IN0
wrreq => a_dpfifo_tu31:dpfifo.wreq
wrreq => _.IN0
wrreq => _.IN1


|img_coding|context_encoder:context_encoder_inst3|coding_queue:context4_inst1|fifo:fifo_inst1|scfifo:scfifo_component|scfifo_fe61:auto_generated|a_dpfifo_tu31:dpfifo
aclr => a_fefifo_1bf:fifo_state.aclr
aclr => cntr_epb:rd_ptr_count.aclr
aclr => cntr_epb:wr_ptr.aclr
clock => a_fefifo_1bf:fifo_state.clock
clock => dpram_8811:FIFOram.inclock
clock => dpram_8811:FIFOram.outclock
clock => cntr_epb:rd_ptr_count.clock
clock => cntr_epb:wr_ptr.clock
data[0] => dpram_8811:FIFOram.data[0]
empty <= a_fefifo_1bf:fifo_state.empty
q[0] <= dpram_8811:FIFOram.q[0]
rreq => a_fefifo_1bf:fifo_state.rreq
rreq => valid_rreq.IN0
sclr => a_fefifo_1bf:fifo_state.sclr
sclr => _.IN1
sclr => _.IN0
sclr => cntr_epb:rd_ptr_count.sclr
sclr => cntr_epb:wr_ptr.sclr
usedw[0] <= a_fefifo_1bf:fifo_state.usedw_out[0]
usedw[1] <= a_fefifo_1bf:fifo_state.usedw_out[1]
usedw[2] <= a_fefifo_1bf:fifo_state.usedw_out[2]
usedw[3] <= a_fefifo_1bf:fifo_state.usedw_out[3]
usedw[4] <= a_fefifo_1bf:fifo_state.usedw_out[4]
usedw[5] <= a_fefifo_1bf:fifo_state.usedw_out[5]
usedw[6] <= a_fefifo_1bf:fifo_state.usedw_out[6]
usedw[7] <= a_fefifo_1bf:fifo_state.usedw_out[7]
usedw[8] <= a_fefifo_1bf:fifo_state.usedw_out[8]
usedw[9] <= a_fefifo_1bf:fifo_state.usedw_out[9]
usedw[10] <= a_fefifo_1bf:fifo_state.usedw_out[10]
usedw[11] <= a_fefifo_1bf:fifo_state.usedw_out[11]
wreq => a_fefifo_1bf:fifo_state.wreq
wreq => valid_wreq.IN0


|img_coding|context_encoder:context_encoder_inst3|coding_queue:context4_inst1|fifo:fifo_inst1|scfifo:scfifo_component|scfifo_fe61:auto_generated|a_dpfifo_tu31:dpfifo|a_fefifo_1bf:fifo_state
aclr => b_full.IN0
aclr => b_non_empty.IN0
aclr => cntr_qp7:count_usedw.aclr
clock => cntr_qp7:count_usedw.clock
clock => b_full.CLK
clock => b_non_empty.CLK
empty <= empty.DB_MAX_OUTPUT_PORT_TYPE
full <= b_full.DB_MAX_OUTPUT_PORT_TYPE
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => valid_rreq.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_qp7:count_usedw.sclr
usedw_out[0] <= usedw[0].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[1] <= usedw[1].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[2] <= usedw[2].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[3] <= usedw[3].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[4] <= usedw[4].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[5] <= usedw[5].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[6] <= usedw[6].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[7] <= usedw[7].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[8] <= usedw[8].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[9] <= usedw[9].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[10] <= usedw[10].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[11] <= usedw[11].DB_MAX_OUTPUT_PORT_TYPE
wreq => _.IN1
wreq => _.IN1
wreq => _.IN0
wreq => valid_wreq.IN0


|img_coding|context_encoder:context_encoder_inst3|coding_queue:context4_inst1|fifo:fifo_inst1|scfifo:scfifo_component|scfifo_fe61:auto_generated|a_dpfifo_tu31:dpfifo|a_fefifo_1bf:fifo_state|cntr_qp7:count_usedw
aclr => counter_reg_bit[11].IN0
clock => counter_reg_bit[11].CLK
clock => counter_reg_bit[10].CLK
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter_reg_bit[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter_reg_bit[11].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB
updown => counter_comb_bita4.DATAB
updown => counter_comb_bita5.DATAB
updown => counter_comb_bita6.DATAB
updown => counter_comb_bita7.DATAB
updown => counter_comb_bita8.DATAB
updown => counter_comb_bita9.DATAB
updown => counter_comb_bita10.DATAB
updown => counter_comb_bita11.DATAB


|img_coding|context_encoder:context_encoder_inst3|coding_queue:context4_inst1|fifo:fifo_inst1|scfifo:scfifo_component|scfifo_fe61:auto_generated|a_dpfifo_tu31:dpfifo|dpram_8811:FIFOram
data[0] => altsyncram_23k1:altsyncram1.data_a[0]
inclock => altsyncram_23k1:altsyncram1.clock0
outclock => altsyncram_23k1:altsyncram1.clock1
outclocken => altsyncram_23k1:altsyncram1.clocken1
q[0] <= altsyncram_23k1:altsyncram1.q_b[0]
rdaddress[0] => altsyncram_23k1:altsyncram1.address_b[0]
rdaddress[1] => altsyncram_23k1:altsyncram1.address_b[1]
rdaddress[2] => altsyncram_23k1:altsyncram1.address_b[2]
rdaddress[3] => altsyncram_23k1:altsyncram1.address_b[3]
rdaddress[4] => altsyncram_23k1:altsyncram1.address_b[4]
rdaddress[5] => altsyncram_23k1:altsyncram1.address_b[5]
rdaddress[6] => altsyncram_23k1:altsyncram1.address_b[6]
rdaddress[7] => altsyncram_23k1:altsyncram1.address_b[7]
rdaddress[8] => altsyncram_23k1:altsyncram1.address_b[8]
rdaddress[9] => altsyncram_23k1:altsyncram1.address_b[9]
rdaddress[10] => altsyncram_23k1:altsyncram1.address_b[10]
rdaddress[11] => altsyncram_23k1:altsyncram1.address_b[11]
wraddress[0] => altsyncram_23k1:altsyncram1.address_a[0]
wraddress[1] => altsyncram_23k1:altsyncram1.address_a[1]
wraddress[2] => altsyncram_23k1:altsyncram1.address_a[2]
wraddress[3] => altsyncram_23k1:altsyncram1.address_a[3]
wraddress[4] => altsyncram_23k1:altsyncram1.address_a[4]
wraddress[5] => altsyncram_23k1:altsyncram1.address_a[5]
wraddress[6] => altsyncram_23k1:altsyncram1.address_a[6]
wraddress[7] => altsyncram_23k1:altsyncram1.address_a[7]
wraddress[8] => altsyncram_23k1:altsyncram1.address_a[8]
wraddress[9] => altsyncram_23k1:altsyncram1.address_a[9]
wraddress[10] => altsyncram_23k1:altsyncram1.address_a[10]
wraddress[11] => altsyncram_23k1:altsyncram1.address_a[11]
wren => altsyncram_23k1:altsyncram1.wren_a


|img_coding|context_encoder:context_encoder_inst3|coding_queue:context4_inst1|fifo:fifo_inst1|scfifo:scfifo_component|scfifo_fe61:auto_generated|a_dpfifo_tu31:dpfifo|dpram_8811:FIFOram|altsyncram_23k1:altsyncram1
address_a[0] => ram_block2a0.PORTAADDR
address_a[1] => ram_block2a0.PORTAADDR1
address_a[2] => ram_block2a0.PORTAADDR2
address_a[3] => ram_block2a0.PORTAADDR3
address_a[4] => ram_block2a0.PORTAADDR4
address_a[5] => ram_block2a0.PORTAADDR5
address_a[6] => ram_block2a0.PORTAADDR6
address_a[7] => ram_block2a0.PORTAADDR7
address_a[8] => ram_block2a0.PORTAADDR8
address_a[9] => ram_block2a0.PORTAADDR9
address_a[10] => ram_block2a0.PORTAADDR10
address_a[11] => ram_block2a0.PORTAADDR11
address_b[0] => ram_block2a0.PORTBADDR
address_b[1] => ram_block2a0.PORTBADDR1
address_b[2] => ram_block2a0.PORTBADDR2
address_b[3] => ram_block2a0.PORTBADDR3
address_b[4] => ram_block2a0.PORTBADDR4
address_b[5] => ram_block2a0.PORTBADDR5
address_b[6] => ram_block2a0.PORTBADDR6
address_b[7] => ram_block2a0.PORTBADDR7
address_b[8] => ram_block2a0.PORTBADDR8
address_b[9] => ram_block2a0.PORTBADDR9
address_b[10] => ram_block2a0.PORTBADDR10
address_b[11] => ram_block2a0.PORTBADDR11
clock0 => ram_block2a0.CLK0
clock1 => ram_block2a0.CLK1
clocken1 => ram_block2a0.ENA1
data_a[0] => ram_block2a0.PORTADATAIN
q_b[0] <= ram_block2a0.PORTBDATAOUT
wren_a => ram_block2a0.PORTAWE
wren_a => ram_block2a0.ENA0


|img_coding|context_encoder:context_encoder_inst3|coding_queue:context4_inst1|fifo:fifo_inst1|scfifo:scfifo_component|scfifo_fe61:auto_generated|a_dpfifo_tu31:dpfifo|cntr_epb:rd_ptr_count
aclr => counter_reg_bit[11].IN0
clock => counter_reg_bit[11].CLK
clock => counter_reg_bit[10].CLK
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter_reg_bit[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter_reg_bit[11].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|img_coding|context_encoder:context_encoder_inst3|coding_queue:context4_inst1|fifo:fifo_inst1|scfifo:scfifo_component|scfifo_fe61:auto_generated|a_dpfifo_tu31:dpfifo|cntr_epb:wr_ptr
aclr => counter_reg_bit[11].IN0
clock => counter_reg_bit[11].CLK
clock => counter_reg_bit[10].CLK
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter_reg_bit[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter_reg_bit[11].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|img_coding|context_encoder:context_encoder_inst3|coding_queue:context4_inst1|coder:coder_inst1
clk => bit_output~reg0.CLK
clk => address[0].CLK
clk => address[1].CLK
clk => address[2].CLK
clk => address[3].CLK
clk => address[4].CLK
clk => address[5].CLK
clk => address[6].CLK
clk => address[7].CLK
clk => address[8].CLK
clk => output_valid~reg0.CLK
clk => rom_clk.CLK
clk => first_bit.CLK
clk => bits_outstanding[0].CLK
clk => bits_outstanding[1].CLK
clk => bits_outstanding[2].CLK
clk => bits_outstanding[3].CLK
clk => bits_outstanding[4].CLK
clk => bits_outstanding[5].CLK
clk => bits_outstanding[6].CLK
clk => bits_outstanding[7].CLK
clk => bits_outstanding[8].CLK
clk => bits_outstanding[9].CLK
clk => bits_outstanding[10].CLK
clk => L[0].CLK
clk => L[1].CLK
clk => L[2].CLK
clk => L[3].CLK
clk => L[4].CLK
clk => L[5].CLK
clk => L[6].CLK
clk => L[7].CLK
clk => L[8].CLK
clk => L[9].CLK
clk => L[10].CLK
clk => RLPS[0].CLK
clk => RLPS[1].CLK
clk => RLPS[2].CLK
clk => RLPS[3].CLK
clk => RLPS[4].CLK
clk => RLPS[5].CLK
clk => RLPS[6].CLK
clk => RLPS[7].CLK
clk => RLPS[8].CLK
clk => RLPS[9].CLK
clk => RLPS[10].CLK
clk => state[0].CLK
clk => state[1].CLK
clk => state[2].CLK
clk => state[3].CLK
clk => state[4].CLK
clk => state[5].CLK
clk => R[0].CLK
clk => R[1].CLK
clk => R[2].CLK
clk => R[3].CLK
clk => R[4].CLK
clk => R[5].CLK
clk => R[6].CLK
clk => R[7].CLK
clk => R[8].CLK
clk => R[9].CLK
clk => R[10].CLK
clk => LPS.CLK
clk => step~1.DATAIN
rst_n => address[0].OUTPUTSELECT
rst_n => address[1].OUTPUTSELECT
rst_n => address[2].OUTPUTSELECT
rst_n => address[3].OUTPUTSELECT
rst_n => address[4].OUTPUTSELECT
rst_n => address[5].OUTPUTSELECT
rst_n => address[6].OUTPUTSELECT
rst_n => address[7].OUTPUTSELECT
rst_n => address[8].OUTPUTSELECT
rst_n => output_valid~reg0.ACLR
rst_n => rom_clk.ACLR
rst_n => first_bit.PRESET
rst_n => bits_outstanding[0].ACLR
rst_n => bits_outstanding[1].ACLR
rst_n => bits_outstanding[2].ACLR
rst_n => bits_outstanding[3].ACLR
rst_n => bits_outstanding[4].ACLR
rst_n => bits_outstanding[5].ACLR
rst_n => bits_outstanding[6].ACLR
rst_n => bits_outstanding[7].ACLR
rst_n => bits_outstanding[8].ACLR
rst_n => bits_outstanding[9].ACLR
rst_n => bits_outstanding[10].ACLR
rst_n => L[0].ACLR
rst_n => L[1].ACLR
rst_n => L[2].ACLR
rst_n => L[3].ACLR
rst_n => L[4].ACLR
rst_n => L[5].ACLR
rst_n => L[6].ACLR
rst_n => L[7].ACLR
rst_n => L[8].ACLR
rst_n => L[9].ACLR
rst_n => L[10].ACLR
rst_n => state[0].ACLR
rst_n => state[1].PRESET
rst_n => state[2].ACLR
rst_n => state[3].ACLR
rst_n => state[4].ACLR
rst_n => state[5].ACLR
rst_n => R[0].ACLR
rst_n => R[1].PRESET
rst_n => R[2].PRESET
rst_n => R[3].PRESET
rst_n => R[4].PRESET
rst_n => R[5].PRESET
rst_n => R[6].PRESET
rst_n => R[7].PRESET
rst_n => R[8].PRESET
rst_n => R[9].ACLR
rst_n => R[10].ACLR
rst_n => LPS.PRESET
rst_n => step~3.DATAIN
rst_n => bit_output~reg0.ENA
rst_n => RLPS[10].ENA
rst_n => RLPS[9].ENA
rst_n => RLPS[8].ENA
rst_n => RLPS[7].ENA
rst_n => RLPS[6].ENA
rst_n => RLPS[5].ENA
rst_n => RLPS[4].ENA
rst_n => RLPS[3].ENA
rst_n => RLPS[2].ENA
rst_n => RLPS[1].ENA
rst_n => RLPS[0].ENA
bit_input => always1.IN1
input_valid => step_next.0000001.DATAB
input_valid => Selector0.IN1
bit_output <= bit_output~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_valid <= output_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
code_ready <= code_ready.DB_MAX_OUTPUT_PORT_TYPE


|img_coding|context_encoder:context_encoder_inst3|coding_queue:context4_inst1|coder:coder_inst1|rom:rom_inst1
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a


|img_coding|context_encoder:context_encoder_inst3|coding_queue:context4_inst1|coder:coder_inst1|rom:rom_inst1|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_dca1:auto_generated.address_a[0]
address_a[1] => altsyncram_dca1:auto_generated.address_a[1]
address_a[2] => altsyncram_dca1:auto_generated.address_a[2]
address_a[3] => altsyncram_dca1:auto_generated.address_a[3]
address_a[4] => altsyncram_dca1:auto_generated.address_a[4]
address_a[5] => altsyncram_dca1:auto_generated.address_a[5]
address_a[6] => altsyncram_dca1:auto_generated.address_a[6]
address_a[7] => altsyncram_dca1:auto_generated.address_a[7]
address_a[8] => altsyncram_dca1:auto_generated.address_a[8]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_dca1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_dca1:auto_generated.q_a[0]
q_a[1] <= altsyncram_dca1:auto_generated.q_a[1]
q_a[2] <= altsyncram_dca1:auto_generated.q_a[2]
q_a[3] <= altsyncram_dca1:auto_generated.q_a[3]
q_a[4] <= altsyncram_dca1:auto_generated.q_a[4]
q_a[5] <= altsyncram_dca1:auto_generated.q_a[5]
q_a[6] <= altsyncram_dca1:auto_generated.q_a[6]
q_a[7] <= altsyncram_dca1:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|img_coding|context_encoder:context_encoder_inst3|coding_queue:context4_inst1|coder:coder_inst1|rom:rom_inst1|altsyncram:altsyncram_component|altsyncram_dca1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT


|img_coding|context_encoder:context_encoder_inst3|coding_queue:context5_inst1
clk => fifo_inst1_clock.IN2
rst_n => rst_n.IN1
bit_input => fifo_inst1_data.IN1
wrreq => fifo_inst1_wrreq.IN1
bit_output <= coder:coder_inst1.bit_output
fifo_full <= fifo:fifo_inst1.almost_full
space_used[0] <= <GND>
space_used[1] <= <GND>
space_used[2] <= <GND>
space_used[3] <= <GND>
space_used[4] <= <GND>
space_used[5] <= <GND>
space_used[6] <= <GND>
space_used[7] <= <GND>
space_used[8] <= <GND>
space_used[9] <= <GND>
space_used[10] <= <GND>
space_used[11] <= <GND>
fifo_empty <= fifo:fifo_inst1.empty


|img_coding|context_encoder:context_encoder_inst3|coding_queue:context5_inst1|fifo:fifo_inst1
aclr => aclr.IN1
clock => clock.IN1
data[0] => data[0].IN1
rdreq => rdreq.IN1
wrreq => wrreq.IN1
almost_full <= scfifo:scfifo_component.almost_full
empty <= scfifo:scfifo_component.empty
q[0] <= scfifo:scfifo_component.q


|img_coding|context_encoder:context_encoder_inst3|coding_queue:context5_inst1|fifo:fifo_inst1|scfifo:scfifo_component
data[0] => scfifo_fe61:auto_generated.data[0]
q[0] <= scfifo_fe61:auto_generated.q[0]
wrreq => scfifo_fe61:auto_generated.wrreq
rdreq => scfifo_fe61:auto_generated.rdreq
clock => scfifo_fe61:auto_generated.clock
aclr => scfifo_fe61:auto_generated.aclr
sclr => ~NO_FANOUT~
empty <= scfifo_fe61:auto_generated.empty
full <= <GND>
almost_full <= scfifo_fe61:auto_generated.almost_full
almost_empty <= <GND>
usedw[0] <= <GND>
usedw[1] <= <GND>
usedw[2] <= <GND>
usedw[3] <= <GND>
usedw[4] <= <GND>
usedw[5] <= <GND>
usedw[6] <= <GND>
usedw[7] <= <GND>
usedw[8] <= <GND>
usedw[9] <= <GND>
usedw[10] <= <GND>
usedw[11] <= <GND>


|img_coding|context_encoder:context_encoder_inst3|coding_queue:context5_inst1|fifo:fifo_inst1|scfifo:scfifo_component|scfifo_fe61:auto_generated
aclr => a_dpfifo_tu31:dpfifo.aclr
aclr => dffe_af.IN0
almost_full <= dffe_af.DB_MAX_OUTPUT_PORT_TYPE
clock => a_dpfifo_tu31:dpfifo.clock
clock => dffe_af.CLK
data[0] => a_dpfifo_tu31:dpfifo.data[0]
empty <= a_dpfifo_tu31:dpfifo.empty
q[0] <= a_dpfifo_tu31:dpfifo.q[0]
rdreq => a_dpfifo_tu31:dpfifo.rreq
rdreq => _.IN1
rdreq => _.IN0
wrreq => a_dpfifo_tu31:dpfifo.wreq
wrreq => _.IN0
wrreq => _.IN1


|img_coding|context_encoder:context_encoder_inst3|coding_queue:context5_inst1|fifo:fifo_inst1|scfifo:scfifo_component|scfifo_fe61:auto_generated|a_dpfifo_tu31:dpfifo
aclr => a_fefifo_1bf:fifo_state.aclr
aclr => cntr_epb:rd_ptr_count.aclr
aclr => cntr_epb:wr_ptr.aclr
clock => a_fefifo_1bf:fifo_state.clock
clock => dpram_8811:FIFOram.inclock
clock => dpram_8811:FIFOram.outclock
clock => cntr_epb:rd_ptr_count.clock
clock => cntr_epb:wr_ptr.clock
data[0] => dpram_8811:FIFOram.data[0]
empty <= a_fefifo_1bf:fifo_state.empty
q[0] <= dpram_8811:FIFOram.q[0]
rreq => a_fefifo_1bf:fifo_state.rreq
rreq => valid_rreq.IN0
sclr => a_fefifo_1bf:fifo_state.sclr
sclr => _.IN1
sclr => _.IN0
sclr => cntr_epb:rd_ptr_count.sclr
sclr => cntr_epb:wr_ptr.sclr
usedw[0] <= a_fefifo_1bf:fifo_state.usedw_out[0]
usedw[1] <= a_fefifo_1bf:fifo_state.usedw_out[1]
usedw[2] <= a_fefifo_1bf:fifo_state.usedw_out[2]
usedw[3] <= a_fefifo_1bf:fifo_state.usedw_out[3]
usedw[4] <= a_fefifo_1bf:fifo_state.usedw_out[4]
usedw[5] <= a_fefifo_1bf:fifo_state.usedw_out[5]
usedw[6] <= a_fefifo_1bf:fifo_state.usedw_out[6]
usedw[7] <= a_fefifo_1bf:fifo_state.usedw_out[7]
usedw[8] <= a_fefifo_1bf:fifo_state.usedw_out[8]
usedw[9] <= a_fefifo_1bf:fifo_state.usedw_out[9]
usedw[10] <= a_fefifo_1bf:fifo_state.usedw_out[10]
usedw[11] <= a_fefifo_1bf:fifo_state.usedw_out[11]
wreq => a_fefifo_1bf:fifo_state.wreq
wreq => valid_wreq.IN0


|img_coding|context_encoder:context_encoder_inst3|coding_queue:context5_inst1|fifo:fifo_inst1|scfifo:scfifo_component|scfifo_fe61:auto_generated|a_dpfifo_tu31:dpfifo|a_fefifo_1bf:fifo_state
aclr => b_full.IN0
aclr => b_non_empty.IN0
aclr => cntr_qp7:count_usedw.aclr
clock => cntr_qp7:count_usedw.clock
clock => b_full.CLK
clock => b_non_empty.CLK
empty <= empty.DB_MAX_OUTPUT_PORT_TYPE
full <= b_full.DB_MAX_OUTPUT_PORT_TYPE
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => valid_rreq.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_qp7:count_usedw.sclr
usedw_out[0] <= usedw[0].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[1] <= usedw[1].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[2] <= usedw[2].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[3] <= usedw[3].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[4] <= usedw[4].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[5] <= usedw[5].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[6] <= usedw[6].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[7] <= usedw[7].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[8] <= usedw[8].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[9] <= usedw[9].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[10] <= usedw[10].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[11] <= usedw[11].DB_MAX_OUTPUT_PORT_TYPE
wreq => _.IN1
wreq => _.IN1
wreq => _.IN0
wreq => valid_wreq.IN0


|img_coding|context_encoder:context_encoder_inst3|coding_queue:context5_inst1|fifo:fifo_inst1|scfifo:scfifo_component|scfifo_fe61:auto_generated|a_dpfifo_tu31:dpfifo|a_fefifo_1bf:fifo_state|cntr_qp7:count_usedw
aclr => counter_reg_bit[11].IN0
clock => counter_reg_bit[11].CLK
clock => counter_reg_bit[10].CLK
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter_reg_bit[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter_reg_bit[11].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB
updown => counter_comb_bita4.DATAB
updown => counter_comb_bita5.DATAB
updown => counter_comb_bita6.DATAB
updown => counter_comb_bita7.DATAB
updown => counter_comb_bita8.DATAB
updown => counter_comb_bita9.DATAB
updown => counter_comb_bita10.DATAB
updown => counter_comb_bita11.DATAB


|img_coding|context_encoder:context_encoder_inst3|coding_queue:context5_inst1|fifo:fifo_inst1|scfifo:scfifo_component|scfifo_fe61:auto_generated|a_dpfifo_tu31:dpfifo|dpram_8811:FIFOram
data[0] => altsyncram_23k1:altsyncram1.data_a[0]
inclock => altsyncram_23k1:altsyncram1.clock0
outclock => altsyncram_23k1:altsyncram1.clock1
outclocken => altsyncram_23k1:altsyncram1.clocken1
q[0] <= altsyncram_23k1:altsyncram1.q_b[0]
rdaddress[0] => altsyncram_23k1:altsyncram1.address_b[0]
rdaddress[1] => altsyncram_23k1:altsyncram1.address_b[1]
rdaddress[2] => altsyncram_23k1:altsyncram1.address_b[2]
rdaddress[3] => altsyncram_23k1:altsyncram1.address_b[3]
rdaddress[4] => altsyncram_23k1:altsyncram1.address_b[4]
rdaddress[5] => altsyncram_23k1:altsyncram1.address_b[5]
rdaddress[6] => altsyncram_23k1:altsyncram1.address_b[6]
rdaddress[7] => altsyncram_23k1:altsyncram1.address_b[7]
rdaddress[8] => altsyncram_23k1:altsyncram1.address_b[8]
rdaddress[9] => altsyncram_23k1:altsyncram1.address_b[9]
rdaddress[10] => altsyncram_23k1:altsyncram1.address_b[10]
rdaddress[11] => altsyncram_23k1:altsyncram1.address_b[11]
wraddress[0] => altsyncram_23k1:altsyncram1.address_a[0]
wraddress[1] => altsyncram_23k1:altsyncram1.address_a[1]
wraddress[2] => altsyncram_23k1:altsyncram1.address_a[2]
wraddress[3] => altsyncram_23k1:altsyncram1.address_a[3]
wraddress[4] => altsyncram_23k1:altsyncram1.address_a[4]
wraddress[5] => altsyncram_23k1:altsyncram1.address_a[5]
wraddress[6] => altsyncram_23k1:altsyncram1.address_a[6]
wraddress[7] => altsyncram_23k1:altsyncram1.address_a[7]
wraddress[8] => altsyncram_23k1:altsyncram1.address_a[8]
wraddress[9] => altsyncram_23k1:altsyncram1.address_a[9]
wraddress[10] => altsyncram_23k1:altsyncram1.address_a[10]
wraddress[11] => altsyncram_23k1:altsyncram1.address_a[11]
wren => altsyncram_23k1:altsyncram1.wren_a


|img_coding|context_encoder:context_encoder_inst3|coding_queue:context5_inst1|fifo:fifo_inst1|scfifo:scfifo_component|scfifo_fe61:auto_generated|a_dpfifo_tu31:dpfifo|dpram_8811:FIFOram|altsyncram_23k1:altsyncram1
address_a[0] => ram_block2a0.PORTAADDR
address_a[1] => ram_block2a0.PORTAADDR1
address_a[2] => ram_block2a0.PORTAADDR2
address_a[3] => ram_block2a0.PORTAADDR3
address_a[4] => ram_block2a0.PORTAADDR4
address_a[5] => ram_block2a0.PORTAADDR5
address_a[6] => ram_block2a0.PORTAADDR6
address_a[7] => ram_block2a0.PORTAADDR7
address_a[8] => ram_block2a0.PORTAADDR8
address_a[9] => ram_block2a0.PORTAADDR9
address_a[10] => ram_block2a0.PORTAADDR10
address_a[11] => ram_block2a0.PORTAADDR11
address_b[0] => ram_block2a0.PORTBADDR
address_b[1] => ram_block2a0.PORTBADDR1
address_b[2] => ram_block2a0.PORTBADDR2
address_b[3] => ram_block2a0.PORTBADDR3
address_b[4] => ram_block2a0.PORTBADDR4
address_b[5] => ram_block2a0.PORTBADDR5
address_b[6] => ram_block2a0.PORTBADDR6
address_b[7] => ram_block2a0.PORTBADDR7
address_b[8] => ram_block2a0.PORTBADDR8
address_b[9] => ram_block2a0.PORTBADDR9
address_b[10] => ram_block2a0.PORTBADDR10
address_b[11] => ram_block2a0.PORTBADDR11
clock0 => ram_block2a0.CLK0
clock1 => ram_block2a0.CLK1
clocken1 => ram_block2a0.ENA1
data_a[0] => ram_block2a0.PORTADATAIN
q_b[0] <= ram_block2a0.PORTBDATAOUT
wren_a => ram_block2a0.PORTAWE
wren_a => ram_block2a0.ENA0


|img_coding|context_encoder:context_encoder_inst3|coding_queue:context5_inst1|fifo:fifo_inst1|scfifo:scfifo_component|scfifo_fe61:auto_generated|a_dpfifo_tu31:dpfifo|cntr_epb:rd_ptr_count
aclr => counter_reg_bit[11].IN0
clock => counter_reg_bit[11].CLK
clock => counter_reg_bit[10].CLK
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter_reg_bit[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter_reg_bit[11].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|img_coding|context_encoder:context_encoder_inst3|coding_queue:context5_inst1|fifo:fifo_inst1|scfifo:scfifo_component|scfifo_fe61:auto_generated|a_dpfifo_tu31:dpfifo|cntr_epb:wr_ptr
aclr => counter_reg_bit[11].IN0
clock => counter_reg_bit[11].CLK
clock => counter_reg_bit[10].CLK
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter_reg_bit[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter_reg_bit[11].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|img_coding|context_encoder:context_encoder_inst3|coding_queue:context5_inst1|coder:coder_inst1
clk => bit_output~reg0.CLK
clk => address[0].CLK
clk => address[1].CLK
clk => address[2].CLK
clk => address[3].CLK
clk => address[4].CLK
clk => address[5].CLK
clk => address[6].CLK
clk => address[7].CLK
clk => address[8].CLK
clk => output_valid~reg0.CLK
clk => rom_clk.CLK
clk => first_bit.CLK
clk => bits_outstanding[0].CLK
clk => bits_outstanding[1].CLK
clk => bits_outstanding[2].CLK
clk => bits_outstanding[3].CLK
clk => bits_outstanding[4].CLK
clk => bits_outstanding[5].CLK
clk => bits_outstanding[6].CLK
clk => bits_outstanding[7].CLK
clk => bits_outstanding[8].CLK
clk => bits_outstanding[9].CLK
clk => bits_outstanding[10].CLK
clk => L[0].CLK
clk => L[1].CLK
clk => L[2].CLK
clk => L[3].CLK
clk => L[4].CLK
clk => L[5].CLK
clk => L[6].CLK
clk => L[7].CLK
clk => L[8].CLK
clk => L[9].CLK
clk => L[10].CLK
clk => RLPS[0].CLK
clk => RLPS[1].CLK
clk => RLPS[2].CLK
clk => RLPS[3].CLK
clk => RLPS[4].CLK
clk => RLPS[5].CLK
clk => RLPS[6].CLK
clk => RLPS[7].CLK
clk => RLPS[8].CLK
clk => RLPS[9].CLK
clk => RLPS[10].CLK
clk => state[0].CLK
clk => state[1].CLK
clk => state[2].CLK
clk => state[3].CLK
clk => state[4].CLK
clk => state[5].CLK
clk => R[0].CLK
clk => R[1].CLK
clk => R[2].CLK
clk => R[3].CLK
clk => R[4].CLK
clk => R[5].CLK
clk => R[6].CLK
clk => R[7].CLK
clk => R[8].CLK
clk => R[9].CLK
clk => R[10].CLK
clk => LPS.CLK
clk => step~1.DATAIN
rst_n => address[0].OUTPUTSELECT
rst_n => address[1].OUTPUTSELECT
rst_n => address[2].OUTPUTSELECT
rst_n => address[3].OUTPUTSELECT
rst_n => address[4].OUTPUTSELECT
rst_n => address[5].OUTPUTSELECT
rst_n => address[6].OUTPUTSELECT
rst_n => address[7].OUTPUTSELECT
rst_n => address[8].OUTPUTSELECT
rst_n => output_valid~reg0.ACLR
rst_n => rom_clk.ACLR
rst_n => first_bit.PRESET
rst_n => bits_outstanding[0].ACLR
rst_n => bits_outstanding[1].ACLR
rst_n => bits_outstanding[2].ACLR
rst_n => bits_outstanding[3].ACLR
rst_n => bits_outstanding[4].ACLR
rst_n => bits_outstanding[5].ACLR
rst_n => bits_outstanding[6].ACLR
rst_n => bits_outstanding[7].ACLR
rst_n => bits_outstanding[8].ACLR
rst_n => bits_outstanding[9].ACLR
rst_n => bits_outstanding[10].ACLR
rst_n => L[0].ACLR
rst_n => L[1].ACLR
rst_n => L[2].ACLR
rst_n => L[3].ACLR
rst_n => L[4].ACLR
rst_n => L[5].ACLR
rst_n => L[6].ACLR
rst_n => L[7].ACLR
rst_n => L[8].ACLR
rst_n => L[9].ACLR
rst_n => L[10].ACLR
rst_n => state[0].PRESET
rst_n => state[1].ACLR
rst_n => state[2].ACLR
rst_n => state[3].ACLR
rst_n => state[4].ACLR
rst_n => state[5].ACLR
rst_n => R[0].ACLR
rst_n => R[1].PRESET
rst_n => R[2].PRESET
rst_n => R[3].PRESET
rst_n => R[4].PRESET
rst_n => R[5].PRESET
rst_n => R[6].PRESET
rst_n => R[7].PRESET
rst_n => R[8].PRESET
rst_n => R[9].ACLR
rst_n => R[10].ACLR
rst_n => LPS.ACLR
rst_n => step~3.DATAIN
rst_n => bit_output~reg0.ENA
rst_n => RLPS[10].ENA
rst_n => RLPS[9].ENA
rst_n => RLPS[8].ENA
rst_n => RLPS[7].ENA
rst_n => RLPS[6].ENA
rst_n => RLPS[5].ENA
rst_n => RLPS[4].ENA
rst_n => RLPS[3].ENA
rst_n => RLPS[2].ENA
rst_n => RLPS[1].ENA
rst_n => RLPS[0].ENA
bit_input => always1.IN1
input_valid => step_next.0000001.DATAB
input_valid => Selector0.IN1
bit_output <= bit_output~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_valid <= output_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
code_ready <= code_ready.DB_MAX_OUTPUT_PORT_TYPE


|img_coding|context_encoder:context_encoder_inst3|coding_queue:context5_inst1|coder:coder_inst1|rom:rom_inst1
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a


|img_coding|context_encoder:context_encoder_inst3|coding_queue:context5_inst1|coder:coder_inst1|rom:rom_inst1|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_dca1:auto_generated.address_a[0]
address_a[1] => altsyncram_dca1:auto_generated.address_a[1]
address_a[2] => altsyncram_dca1:auto_generated.address_a[2]
address_a[3] => altsyncram_dca1:auto_generated.address_a[3]
address_a[4] => altsyncram_dca1:auto_generated.address_a[4]
address_a[5] => altsyncram_dca1:auto_generated.address_a[5]
address_a[6] => altsyncram_dca1:auto_generated.address_a[6]
address_a[7] => altsyncram_dca1:auto_generated.address_a[7]
address_a[8] => altsyncram_dca1:auto_generated.address_a[8]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_dca1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_dca1:auto_generated.q_a[0]
q_a[1] <= altsyncram_dca1:auto_generated.q_a[1]
q_a[2] <= altsyncram_dca1:auto_generated.q_a[2]
q_a[3] <= altsyncram_dca1:auto_generated.q_a[3]
q_a[4] <= altsyncram_dca1:auto_generated.q_a[4]
q_a[5] <= altsyncram_dca1:auto_generated.q_a[5]
q_a[6] <= altsyncram_dca1:auto_generated.q_a[6]
q_a[7] <= altsyncram_dca1:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|img_coding|context_encoder:context_encoder_inst3|coding_queue:context5_inst1|coder:coder_inst1|rom:rom_inst1|altsyncram:altsyncram_component|altsyncram_dca1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT


|img_coding|context_encoder:context_encoder_inst3|coding_queue:context6_inst1
clk => fifo_inst1_clock.IN2
rst_n => rst_n.IN1
bit_input => fifo_inst1_data.IN1
wrreq => fifo_inst1_wrreq.IN1
bit_output <= coder:coder_inst1.bit_output
fifo_full <= fifo:fifo_inst1.almost_full
space_used[0] <= <GND>
space_used[1] <= <GND>
space_used[2] <= <GND>
space_used[3] <= <GND>
space_used[4] <= <GND>
space_used[5] <= <GND>
space_used[6] <= <GND>
space_used[7] <= <GND>
space_used[8] <= <GND>
space_used[9] <= <GND>
space_used[10] <= <GND>
space_used[11] <= <GND>
fifo_empty <= fifo:fifo_inst1.empty


|img_coding|context_encoder:context_encoder_inst3|coding_queue:context6_inst1|fifo:fifo_inst1
aclr => aclr.IN1
clock => clock.IN1
data[0] => data[0].IN1
rdreq => rdreq.IN1
wrreq => wrreq.IN1
almost_full <= scfifo:scfifo_component.almost_full
empty <= scfifo:scfifo_component.empty
q[0] <= scfifo:scfifo_component.q


|img_coding|context_encoder:context_encoder_inst3|coding_queue:context6_inst1|fifo:fifo_inst1|scfifo:scfifo_component
data[0] => scfifo_fe61:auto_generated.data[0]
q[0] <= scfifo_fe61:auto_generated.q[0]
wrreq => scfifo_fe61:auto_generated.wrreq
rdreq => scfifo_fe61:auto_generated.rdreq
clock => scfifo_fe61:auto_generated.clock
aclr => scfifo_fe61:auto_generated.aclr
sclr => ~NO_FANOUT~
empty <= scfifo_fe61:auto_generated.empty
full <= <GND>
almost_full <= scfifo_fe61:auto_generated.almost_full
almost_empty <= <GND>
usedw[0] <= <GND>
usedw[1] <= <GND>
usedw[2] <= <GND>
usedw[3] <= <GND>
usedw[4] <= <GND>
usedw[5] <= <GND>
usedw[6] <= <GND>
usedw[7] <= <GND>
usedw[8] <= <GND>
usedw[9] <= <GND>
usedw[10] <= <GND>
usedw[11] <= <GND>


|img_coding|context_encoder:context_encoder_inst3|coding_queue:context6_inst1|fifo:fifo_inst1|scfifo:scfifo_component|scfifo_fe61:auto_generated
aclr => a_dpfifo_tu31:dpfifo.aclr
aclr => dffe_af.IN0
almost_full <= dffe_af.DB_MAX_OUTPUT_PORT_TYPE
clock => a_dpfifo_tu31:dpfifo.clock
clock => dffe_af.CLK
data[0] => a_dpfifo_tu31:dpfifo.data[0]
empty <= a_dpfifo_tu31:dpfifo.empty
q[0] <= a_dpfifo_tu31:dpfifo.q[0]
rdreq => a_dpfifo_tu31:dpfifo.rreq
rdreq => _.IN1
rdreq => _.IN0
wrreq => a_dpfifo_tu31:dpfifo.wreq
wrreq => _.IN0
wrreq => _.IN1


|img_coding|context_encoder:context_encoder_inst3|coding_queue:context6_inst1|fifo:fifo_inst1|scfifo:scfifo_component|scfifo_fe61:auto_generated|a_dpfifo_tu31:dpfifo
aclr => a_fefifo_1bf:fifo_state.aclr
aclr => cntr_epb:rd_ptr_count.aclr
aclr => cntr_epb:wr_ptr.aclr
clock => a_fefifo_1bf:fifo_state.clock
clock => dpram_8811:FIFOram.inclock
clock => dpram_8811:FIFOram.outclock
clock => cntr_epb:rd_ptr_count.clock
clock => cntr_epb:wr_ptr.clock
data[0] => dpram_8811:FIFOram.data[0]
empty <= a_fefifo_1bf:fifo_state.empty
q[0] <= dpram_8811:FIFOram.q[0]
rreq => a_fefifo_1bf:fifo_state.rreq
rreq => valid_rreq.IN0
sclr => a_fefifo_1bf:fifo_state.sclr
sclr => _.IN1
sclr => _.IN0
sclr => cntr_epb:rd_ptr_count.sclr
sclr => cntr_epb:wr_ptr.sclr
usedw[0] <= a_fefifo_1bf:fifo_state.usedw_out[0]
usedw[1] <= a_fefifo_1bf:fifo_state.usedw_out[1]
usedw[2] <= a_fefifo_1bf:fifo_state.usedw_out[2]
usedw[3] <= a_fefifo_1bf:fifo_state.usedw_out[3]
usedw[4] <= a_fefifo_1bf:fifo_state.usedw_out[4]
usedw[5] <= a_fefifo_1bf:fifo_state.usedw_out[5]
usedw[6] <= a_fefifo_1bf:fifo_state.usedw_out[6]
usedw[7] <= a_fefifo_1bf:fifo_state.usedw_out[7]
usedw[8] <= a_fefifo_1bf:fifo_state.usedw_out[8]
usedw[9] <= a_fefifo_1bf:fifo_state.usedw_out[9]
usedw[10] <= a_fefifo_1bf:fifo_state.usedw_out[10]
usedw[11] <= a_fefifo_1bf:fifo_state.usedw_out[11]
wreq => a_fefifo_1bf:fifo_state.wreq
wreq => valid_wreq.IN0


|img_coding|context_encoder:context_encoder_inst3|coding_queue:context6_inst1|fifo:fifo_inst1|scfifo:scfifo_component|scfifo_fe61:auto_generated|a_dpfifo_tu31:dpfifo|a_fefifo_1bf:fifo_state
aclr => b_full.IN0
aclr => b_non_empty.IN0
aclr => cntr_qp7:count_usedw.aclr
clock => cntr_qp7:count_usedw.clock
clock => b_full.CLK
clock => b_non_empty.CLK
empty <= empty.DB_MAX_OUTPUT_PORT_TYPE
full <= b_full.DB_MAX_OUTPUT_PORT_TYPE
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => valid_rreq.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_qp7:count_usedw.sclr
usedw_out[0] <= usedw[0].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[1] <= usedw[1].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[2] <= usedw[2].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[3] <= usedw[3].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[4] <= usedw[4].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[5] <= usedw[5].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[6] <= usedw[6].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[7] <= usedw[7].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[8] <= usedw[8].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[9] <= usedw[9].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[10] <= usedw[10].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[11] <= usedw[11].DB_MAX_OUTPUT_PORT_TYPE
wreq => _.IN1
wreq => _.IN1
wreq => _.IN0
wreq => valid_wreq.IN0


|img_coding|context_encoder:context_encoder_inst3|coding_queue:context6_inst1|fifo:fifo_inst1|scfifo:scfifo_component|scfifo_fe61:auto_generated|a_dpfifo_tu31:dpfifo|a_fefifo_1bf:fifo_state|cntr_qp7:count_usedw
aclr => counter_reg_bit[11].IN0
clock => counter_reg_bit[11].CLK
clock => counter_reg_bit[10].CLK
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter_reg_bit[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter_reg_bit[11].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB
updown => counter_comb_bita4.DATAB
updown => counter_comb_bita5.DATAB
updown => counter_comb_bita6.DATAB
updown => counter_comb_bita7.DATAB
updown => counter_comb_bita8.DATAB
updown => counter_comb_bita9.DATAB
updown => counter_comb_bita10.DATAB
updown => counter_comb_bita11.DATAB


|img_coding|context_encoder:context_encoder_inst3|coding_queue:context6_inst1|fifo:fifo_inst1|scfifo:scfifo_component|scfifo_fe61:auto_generated|a_dpfifo_tu31:dpfifo|dpram_8811:FIFOram
data[0] => altsyncram_23k1:altsyncram1.data_a[0]
inclock => altsyncram_23k1:altsyncram1.clock0
outclock => altsyncram_23k1:altsyncram1.clock1
outclocken => altsyncram_23k1:altsyncram1.clocken1
q[0] <= altsyncram_23k1:altsyncram1.q_b[0]
rdaddress[0] => altsyncram_23k1:altsyncram1.address_b[0]
rdaddress[1] => altsyncram_23k1:altsyncram1.address_b[1]
rdaddress[2] => altsyncram_23k1:altsyncram1.address_b[2]
rdaddress[3] => altsyncram_23k1:altsyncram1.address_b[3]
rdaddress[4] => altsyncram_23k1:altsyncram1.address_b[4]
rdaddress[5] => altsyncram_23k1:altsyncram1.address_b[5]
rdaddress[6] => altsyncram_23k1:altsyncram1.address_b[6]
rdaddress[7] => altsyncram_23k1:altsyncram1.address_b[7]
rdaddress[8] => altsyncram_23k1:altsyncram1.address_b[8]
rdaddress[9] => altsyncram_23k1:altsyncram1.address_b[9]
rdaddress[10] => altsyncram_23k1:altsyncram1.address_b[10]
rdaddress[11] => altsyncram_23k1:altsyncram1.address_b[11]
wraddress[0] => altsyncram_23k1:altsyncram1.address_a[0]
wraddress[1] => altsyncram_23k1:altsyncram1.address_a[1]
wraddress[2] => altsyncram_23k1:altsyncram1.address_a[2]
wraddress[3] => altsyncram_23k1:altsyncram1.address_a[3]
wraddress[4] => altsyncram_23k1:altsyncram1.address_a[4]
wraddress[5] => altsyncram_23k1:altsyncram1.address_a[5]
wraddress[6] => altsyncram_23k1:altsyncram1.address_a[6]
wraddress[7] => altsyncram_23k1:altsyncram1.address_a[7]
wraddress[8] => altsyncram_23k1:altsyncram1.address_a[8]
wraddress[9] => altsyncram_23k1:altsyncram1.address_a[9]
wraddress[10] => altsyncram_23k1:altsyncram1.address_a[10]
wraddress[11] => altsyncram_23k1:altsyncram1.address_a[11]
wren => altsyncram_23k1:altsyncram1.wren_a


|img_coding|context_encoder:context_encoder_inst3|coding_queue:context6_inst1|fifo:fifo_inst1|scfifo:scfifo_component|scfifo_fe61:auto_generated|a_dpfifo_tu31:dpfifo|dpram_8811:FIFOram|altsyncram_23k1:altsyncram1
address_a[0] => ram_block2a0.PORTAADDR
address_a[1] => ram_block2a0.PORTAADDR1
address_a[2] => ram_block2a0.PORTAADDR2
address_a[3] => ram_block2a0.PORTAADDR3
address_a[4] => ram_block2a0.PORTAADDR4
address_a[5] => ram_block2a0.PORTAADDR5
address_a[6] => ram_block2a0.PORTAADDR6
address_a[7] => ram_block2a0.PORTAADDR7
address_a[8] => ram_block2a0.PORTAADDR8
address_a[9] => ram_block2a0.PORTAADDR9
address_a[10] => ram_block2a0.PORTAADDR10
address_a[11] => ram_block2a0.PORTAADDR11
address_b[0] => ram_block2a0.PORTBADDR
address_b[1] => ram_block2a0.PORTBADDR1
address_b[2] => ram_block2a0.PORTBADDR2
address_b[3] => ram_block2a0.PORTBADDR3
address_b[4] => ram_block2a0.PORTBADDR4
address_b[5] => ram_block2a0.PORTBADDR5
address_b[6] => ram_block2a0.PORTBADDR6
address_b[7] => ram_block2a0.PORTBADDR7
address_b[8] => ram_block2a0.PORTBADDR8
address_b[9] => ram_block2a0.PORTBADDR9
address_b[10] => ram_block2a0.PORTBADDR10
address_b[11] => ram_block2a0.PORTBADDR11
clock0 => ram_block2a0.CLK0
clock1 => ram_block2a0.CLK1
clocken1 => ram_block2a0.ENA1
data_a[0] => ram_block2a0.PORTADATAIN
q_b[0] <= ram_block2a0.PORTBDATAOUT
wren_a => ram_block2a0.PORTAWE
wren_a => ram_block2a0.ENA0


|img_coding|context_encoder:context_encoder_inst3|coding_queue:context6_inst1|fifo:fifo_inst1|scfifo:scfifo_component|scfifo_fe61:auto_generated|a_dpfifo_tu31:dpfifo|cntr_epb:rd_ptr_count
aclr => counter_reg_bit[11].IN0
clock => counter_reg_bit[11].CLK
clock => counter_reg_bit[10].CLK
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter_reg_bit[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter_reg_bit[11].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|img_coding|context_encoder:context_encoder_inst3|coding_queue:context6_inst1|fifo:fifo_inst1|scfifo:scfifo_component|scfifo_fe61:auto_generated|a_dpfifo_tu31:dpfifo|cntr_epb:wr_ptr
aclr => counter_reg_bit[11].IN0
clock => counter_reg_bit[11].CLK
clock => counter_reg_bit[10].CLK
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter_reg_bit[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter_reg_bit[11].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|img_coding|context_encoder:context_encoder_inst3|coding_queue:context6_inst1|coder:coder_inst1
clk => bit_output~reg0.CLK
clk => address[0].CLK
clk => address[1].CLK
clk => address[2].CLK
clk => address[3].CLK
clk => address[4].CLK
clk => address[5].CLK
clk => address[6].CLK
clk => address[7].CLK
clk => address[8].CLK
clk => output_valid~reg0.CLK
clk => rom_clk.CLK
clk => first_bit.CLK
clk => bits_outstanding[0].CLK
clk => bits_outstanding[1].CLK
clk => bits_outstanding[2].CLK
clk => bits_outstanding[3].CLK
clk => bits_outstanding[4].CLK
clk => bits_outstanding[5].CLK
clk => bits_outstanding[6].CLK
clk => bits_outstanding[7].CLK
clk => bits_outstanding[8].CLK
clk => bits_outstanding[9].CLK
clk => bits_outstanding[10].CLK
clk => L[0].CLK
clk => L[1].CLK
clk => L[2].CLK
clk => L[3].CLK
clk => L[4].CLK
clk => L[5].CLK
clk => L[6].CLK
clk => L[7].CLK
clk => L[8].CLK
clk => L[9].CLK
clk => L[10].CLK
clk => RLPS[0].CLK
clk => RLPS[1].CLK
clk => RLPS[2].CLK
clk => RLPS[3].CLK
clk => RLPS[4].CLK
clk => RLPS[5].CLK
clk => RLPS[6].CLK
clk => RLPS[7].CLK
clk => RLPS[8].CLK
clk => RLPS[9].CLK
clk => RLPS[10].CLK
clk => state[0].CLK
clk => state[1].CLK
clk => state[2].CLK
clk => state[3].CLK
clk => state[4].CLK
clk => state[5].CLK
clk => R[0].CLK
clk => R[1].CLK
clk => R[2].CLK
clk => R[3].CLK
clk => R[4].CLK
clk => R[5].CLK
clk => R[6].CLK
clk => R[7].CLK
clk => R[8].CLK
clk => R[9].CLK
clk => R[10].CLK
clk => LPS.CLK
clk => step~1.DATAIN
rst_n => address[0].OUTPUTSELECT
rst_n => address[1].OUTPUTSELECT
rst_n => address[2].OUTPUTSELECT
rst_n => address[3].OUTPUTSELECT
rst_n => address[4].OUTPUTSELECT
rst_n => address[5].OUTPUTSELECT
rst_n => address[6].OUTPUTSELECT
rst_n => address[7].OUTPUTSELECT
rst_n => address[8].OUTPUTSELECT
rst_n => output_valid~reg0.ACLR
rst_n => rom_clk.ACLR
rst_n => first_bit.PRESET
rst_n => bits_outstanding[0].ACLR
rst_n => bits_outstanding[1].ACLR
rst_n => bits_outstanding[2].ACLR
rst_n => bits_outstanding[3].ACLR
rst_n => bits_outstanding[4].ACLR
rst_n => bits_outstanding[5].ACLR
rst_n => bits_outstanding[6].ACLR
rst_n => bits_outstanding[7].ACLR
rst_n => bits_outstanding[8].ACLR
rst_n => bits_outstanding[9].ACLR
rst_n => bits_outstanding[10].ACLR
rst_n => L[0].ACLR
rst_n => L[1].ACLR
rst_n => L[2].ACLR
rst_n => L[3].ACLR
rst_n => L[4].ACLR
rst_n => L[5].ACLR
rst_n => L[6].ACLR
rst_n => L[7].ACLR
rst_n => L[8].ACLR
rst_n => L[9].ACLR
rst_n => L[10].ACLR
rst_n => state[0].PRESET
rst_n => state[1].ACLR
rst_n => state[2].PRESET
rst_n => state[3].ACLR
rst_n => state[4].ACLR
rst_n => state[5].ACLR
rst_n => R[0].ACLR
rst_n => R[1].PRESET
rst_n => R[2].PRESET
rst_n => R[3].PRESET
rst_n => R[4].PRESET
rst_n => R[5].PRESET
rst_n => R[6].PRESET
rst_n => R[7].PRESET
rst_n => R[8].PRESET
rst_n => R[9].ACLR
rst_n => R[10].ACLR
rst_n => LPS.ACLR
rst_n => step~3.DATAIN
rst_n => bit_output~reg0.ENA
rst_n => RLPS[10].ENA
rst_n => RLPS[9].ENA
rst_n => RLPS[8].ENA
rst_n => RLPS[7].ENA
rst_n => RLPS[6].ENA
rst_n => RLPS[5].ENA
rst_n => RLPS[4].ENA
rst_n => RLPS[3].ENA
rst_n => RLPS[2].ENA
rst_n => RLPS[1].ENA
rst_n => RLPS[0].ENA
bit_input => always1.IN1
input_valid => step_next.0000001.DATAB
input_valid => Selector0.IN1
bit_output <= bit_output~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_valid <= output_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
code_ready <= code_ready.DB_MAX_OUTPUT_PORT_TYPE


|img_coding|context_encoder:context_encoder_inst3|coding_queue:context6_inst1|coder:coder_inst1|rom:rom_inst1
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a


|img_coding|context_encoder:context_encoder_inst3|coding_queue:context6_inst1|coder:coder_inst1|rom:rom_inst1|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_dca1:auto_generated.address_a[0]
address_a[1] => altsyncram_dca1:auto_generated.address_a[1]
address_a[2] => altsyncram_dca1:auto_generated.address_a[2]
address_a[3] => altsyncram_dca1:auto_generated.address_a[3]
address_a[4] => altsyncram_dca1:auto_generated.address_a[4]
address_a[5] => altsyncram_dca1:auto_generated.address_a[5]
address_a[6] => altsyncram_dca1:auto_generated.address_a[6]
address_a[7] => altsyncram_dca1:auto_generated.address_a[7]
address_a[8] => altsyncram_dca1:auto_generated.address_a[8]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_dca1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_dca1:auto_generated.q_a[0]
q_a[1] <= altsyncram_dca1:auto_generated.q_a[1]
q_a[2] <= altsyncram_dca1:auto_generated.q_a[2]
q_a[3] <= altsyncram_dca1:auto_generated.q_a[3]
q_a[4] <= altsyncram_dca1:auto_generated.q_a[4]
q_a[5] <= altsyncram_dca1:auto_generated.q_a[5]
q_a[6] <= altsyncram_dca1:auto_generated.q_a[6]
q_a[7] <= altsyncram_dca1:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|img_coding|context_encoder:context_encoder_inst3|coding_queue:context6_inst1|coder:coder_inst1|rom:rom_inst1|altsyncram:altsyncram_component|altsyncram_dca1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT


|img_coding|context_encoder:context_encoder_inst3|coding_queue:context7_inst1
clk => fifo_inst1_clock.IN2
rst_n => rst_n.IN1
bit_input => fifo_inst1_data.IN1
wrreq => fifo_inst1_wrreq.IN1
bit_output <= coder:coder_inst1.bit_output
fifo_full <= fifo:fifo_inst1.almost_full
space_used[0] <= <GND>
space_used[1] <= <GND>
space_used[2] <= <GND>
space_used[3] <= <GND>
space_used[4] <= <GND>
space_used[5] <= <GND>
space_used[6] <= <GND>
space_used[7] <= <GND>
space_used[8] <= <GND>
space_used[9] <= <GND>
space_used[10] <= <GND>
space_used[11] <= <GND>
fifo_empty <= fifo:fifo_inst1.empty


|img_coding|context_encoder:context_encoder_inst3|coding_queue:context7_inst1|fifo:fifo_inst1
aclr => aclr.IN1
clock => clock.IN1
data[0] => data[0].IN1
rdreq => rdreq.IN1
wrreq => wrreq.IN1
almost_full <= scfifo:scfifo_component.almost_full
empty <= scfifo:scfifo_component.empty
q[0] <= scfifo:scfifo_component.q


|img_coding|context_encoder:context_encoder_inst3|coding_queue:context7_inst1|fifo:fifo_inst1|scfifo:scfifo_component
data[0] => scfifo_fe61:auto_generated.data[0]
q[0] <= scfifo_fe61:auto_generated.q[0]
wrreq => scfifo_fe61:auto_generated.wrreq
rdreq => scfifo_fe61:auto_generated.rdreq
clock => scfifo_fe61:auto_generated.clock
aclr => scfifo_fe61:auto_generated.aclr
sclr => ~NO_FANOUT~
empty <= scfifo_fe61:auto_generated.empty
full <= <GND>
almost_full <= scfifo_fe61:auto_generated.almost_full
almost_empty <= <GND>
usedw[0] <= <GND>
usedw[1] <= <GND>
usedw[2] <= <GND>
usedw[3] <= <GND>
usedw[4] <= <GND>
usedw[5] <= <GND>
usedw[6] <= <GND>
usedw[7] <= <GND>
usedw[8] <= <GND>
usedw[9] <= <GND>
usedw[10] <= <GND>
usedw[11] <= <GND>


|img_coding|context_encoder:context_encoder_inst3|coding_queue:context7_inst1|fifo:fifo_inst1|scfifo:scfifo_component|scfifo_fe61:auto_generated
aclr => a_dpfifo_tu31:dpfifo.aclr
aclr => dffe_af.IN0
almost_full <= dffe_af.DB_MAX_OUTPUT_PORT_TYPE
clock => a_dpfifo_tu31:dpfifo.clock
clock => dffe_af.CLK
data[0] => a_dpfifo_tu31:dpfifo.data[0]
empty <= a_dpfifo_tu31:dpfifo.empty
q[0] <= a_dpfifo_tu31:dpfifo.q[0]
rdreq => a_dpfifo_tu31:dpfifo.rreq
rdreq => _.IN1
rdreq => _.IN0
wrreq => a_dpfifo_tu31:dpfifo.wreq
wrreq => _.IN0
wrreq => _.IN1


|img_coding|context_encoder:context_encoder_inst3|coding_queue:context7_inst1|fifo:fifo_inst1|scfifo:scfifo_component|scfifo_fe61:auto_generated|a_dpfifo_tu31:dpfifo
aclr => a_fefifo_1bf:fifo_state.aclr
aclr => cntr_epb:rd_ptr_count.aclr
aclr => cntr_epb:wr_ptr.aclr
clock => a_fefifo_1bf:fifo_state.clock
clock => dpram_8811:FIFOram.inclock
clock => dpram_8811:FIFOram.outclock
clock => cntr_epb:rd_ptr_count.clock
clock => cntr_epb:wr_ptr.clock
data[0] => dpram_8811:FIFOram.data[0]
empty <= a_fefifo_1bf:fifo_state.empty
q[0] <= dpram_8811:FIFOram.q[0]
rreq => a_fefifo_1bf:fifo_state.rreq
rreq => valid_rreq.IN0
sclr => a_fefifo_1bf:fifo_state.sclr
sclr => _.IN1
sclr => _.IN0
sclr => cntr_epb:rd_ptr_count.sclr
sclr => cntr_epb:wr_ptr.sclr
usedw[0] <= a_fefifo_1bf:fifo_state.usedw_out[0]
usedw[1] <= a_fefifo_1bf:fifo_state.usedw_out[1]
usedw[2] <= a_fefifo_1bf:fifo_state.usedw_out[2]
usedw[3] <= a_fefifo_1bf:fifo_state.usedw_out[3]
usedw[4] <= a_fefifo_1bf:fifo_state.usedw_out[4]
usedw[5] <= a_fefifo_1bf:fifo_state.usedw_out[5]
usedw[6] <= a_fefifo_1bf:fifo_state.usedw_out[6]
usedw[7] <= a_fefifo_1bf:fifo_state.usedw_out[7]
usedw[8] <= a_fefifo_1bf:fifo_state.usedw_out[8]
usedw[9] <= a_fefifo_1bf:fifo_state.usedw_out[9]
usedw[10] <= a_fefifo_1bf:fifo_state.usedw_out[10]
usedw[11] <= a_fefifo_1bf:fifo_state.usedw_out[11]
wreq => a_fefifo_1bf:fifo_state.wreq
wreq => valid_wreq.IN0


|img_coding|context_encoder:context_encoder_inst3|coding_queue:context7_inst1|fifo:fifo_inst1|scfifo:scfifo_component|scfifo_fe61:auto_generated|a_dpfifo_tu31:dpfifo|a_fefifo_1bf:fifo_state
aclr => b_full.IN0
aclr => b_non_empty.IN0
aclr => cntr_qp7:count_usedw.aclr
clock => cntr_qp7:count_usedw.clock
clock => b_full.CLK
clock => b_non_empty.CLK
empty <= empty.DB_MAX_OUTPUT_PORT_TYPE
full <= b_full.DB_MAX_OUTPUT_PORT_TYPE
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => valid_rreq.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_qp7:count_usedw.sclr
usedw_out[0] <= usedw[0].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[1] <= usedw[1].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[2] <= usedw[2].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[3] <= usedw[3].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[4] <= usedw[4].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[5] <= usedw[5].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[6] <= usedw[6].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[7] <= usedw[7].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[8] <= usedw[8].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[9] <= usedw[9].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[10] <= usedw[10].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[11] <= usedw[11].DB_MAX_OUTPUT_PORT_TYPE
wreq => _.IN1
wreq => _.IN1
wreq => _.IN0
wreq => valid_wreq.IN0


|img_coding|context_encoder:context_encoder_inst3|coding_queue:context7_inst1|fifo:fifo_inst1|scfifo:scfifo_component|scfifo_fe61:auto_generated|a_dpfifo_tu31:dpfifo|a_fefifo_1bf:fifo_state|cntr_qp7:count_usedw
aclr => counter_reg_bit[11].IN0
clock => counter_reg_bit[11].CLK
clock => counter_reg_bit[10].CLK
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter_reg_bit[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter_reg_bit[11].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB
updown => counter_comb_bita4.DATAB
updown => counter_comb_bita5.DATAB
updown => counter_comb_bita6.DATAB
updown => counter_comb_bita7.DATAB
updown => counter_comb_bita8.DATAB
updown => counter_comb_bita9.DATAB
updown => counter_comb_bita10.DATAB
updown => counter_comb_bita11.DATAB


|img_coding|context_encoder:context_encoder_inst3|coding_queue:context7_inst1|fifo:fifo_inst1|scfifo:scfifo_component|scfifo_fe61:auto_generated|a_dpfifo_tu31:dpfifo|dpram_8811:FIFOram
data[0] => altsyncram_23k1:altsyncram1.data_a[0]
inclock => altsyncram_23k1:altsyncram1.clock0
outclock => altsyncram_23k1:altsyncram1.clock1
outclocken => altsyncram_23k1:altsyncram1.clocken1
q[0] <= altsyncram_23k1:altsyncram1.q_b[0]
rdaddress[0] => altsyncram_23k1:altsyncram1.address_b[0]
rdaddress[1] => altsyncram_23k1:altsyncram1.address_b[1]
rdaddress[2] => altsyncram_23k1:altsyncram1.address_b[2]
rdaddress[3] => altsyncram_23k1:altsyncram1.address_b[3]
rdaddress[4] => altsyncram_23k1:altsyncram1.address_b[4]
rdaddress[5] => altsyncram_23k1:altsyncram1.address_b[5]
rdaddress[6] => altsyncram_23k1:altsyncram1.address_b[6]
rdaddress[7] => altsyncram_23k1:altsyncram1.address_b[7]
rdaddress[8] => altsyncram_23k1:altsyncram1.address_b[8]
rdaddress[9] => altsyncram_23k1:altsyncram1.address_b[9]
rdaddress[10] => altsyncram_23k1:altsyncram1.address_b[10]
rdaddress[11] => altsyncram_23k1:altsyncram1.address_b[11]
wraddress[0] => altsyncram_23k1:altsyncram1.address_a[0]
wraddress[1] => altsyncram_23k1:altsyncram1.address_a[1]
wraddress[2] => altsyncram_23k1:altsyncram1.address_a[2]
wraddress[3] => altsyncram_23k1:altsyncram1.address_a[3]
wraddress[4] => altsyncram_23k1:altsyncram1.address_a[4]
wraddress[5] => altsyncram_23k1:altsyncram1.address_a[5]
wraddress[6] => altsyncram_23k1:altsyncram1.address_a[6]
wraddress[7] => altsyncram_23k1:altsyncram1.address_a[7]
wraddress[8] => altsyncram_23k1:altsyncram1.address_a[8]
wraddress[9] => altsyncram_23k1:altsyncram1.address_a[9]
wraddress[10] => altsyncram_23k1:altsyncram1.address_a[10]
wraddress[11] => altsyncram_23k1:altsyncram1.address_a[11]
wren => altsyncram_23k1:altsyncram1.wren_a


|img_coding|context_encoder:context_encoder_inst3|coding_queue:context7_inst1|fifo:fifo_inst1|scfifo:scfifo_component|scfifo_fe61:auto_generated|a_dpfifo_tu31:dpfifo|dpram_8811:FIFOram|altsyncram_23k1:altsyncram1
address_a[0] => ram_block2a0.PORTAADDR
address_a[1] => ram_block2a0.PORTAADDR1
address_a[2] => ram_block2a0.PORTAADDR2
address_a[3] => ram_block2a0.PORTAADDR3
address_a[4] => ram_block2a0.PORTAADDR4
address_a[5] => ram_block2a0.PORTAADDR5
address_a[6] => ram_block2a0.PORTAADDR6
address_a[7] => ram_block2a0.PORTAADDR7
address_a[8] => ram_block2a0.PORTAADDR8
address_a[9] => ram_block2a0.PORTAADDR9
address_a[10] => ram_block2a0.PORTAADDR10
address_a[11] => ram_block2a0.PORTAADDR11
address_b[0] => ram_block2a0.PORTBADDR
address_b[1] => ram_block2a0.PORTBADDR1
address_b[2] => ram_block2a0.PORTBADDR2
address_b[3] => ram_block2a0.PORTBADDR3
address_b[4] => ram_block2a0.PORTBADDR4
address_b[5] => ram_block2a0.PORTBADDR5
address_b[6] => ram_block2a0.PORTBADDR6
address_b[7] => ram_block2a0.PORTBADDR7
address_b[8] => ram_block2a0.PORTBADDR8
address_b[9] => ram_block2a0.PORTBADDR9
address_b[10] => ram_block2a0.PORTBADDR10
address_b[11] => ram_block2a0.PORTBADDR11
clock0 => ram_block2a0.CLK0
clock1 => ram_block2a0.CLK1
clocken1 => ram_block2a0.ENA1
data_a[0] => ram_block2a0.PORTADATAIN
q_b[0] <= ram_block2a0.PORTBDATAOUT
wren_a => ram_block2a0.PORTAWE
wren_a => ram_block2a0.ENA0


|img_coding|context_encoder:context_encoder_inst3|coding_queue:context7_inst1|fifo:fifo_inst1|scfifo:scfifo_component|scfifo_fe61:auto_generated|a_dpfifo_tu31:dpfifo|cntr_epb:rd_ptr_count
aclr => counter_reg_bit[11].IN0
clock => counter_reg_bit[11].CLK
clock => counter_reg_bit[10].CLK
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter_reg_bit[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter_reg_bit[11].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|img_coding|context_encoder:context_encoder_inst3|coding_queue:context7_inst1|fifo:fifo_inst1|scfifo:scfifo_component|scfifo_fe61:auto_generated|a_dpfifo_tu31:dpfifo|cntr_epb:wr_ptr
aclr => counter_reg_bit[11].IN0
clock => counter_reg_bit[11].CLK
clock => counter_reg_bit[10].CLK
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter_reg_bit[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter_reg_bit[11].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|img_coding|context_encoder:context_encoder_inst3|coding_queue:context7_inst1|coder:coder_inst1
clk => bit_output~reg0.CLK
clk => address[0].CLK
clk => address[1].CLK
clk => address[2].CLK
clk => address[3].CLK
clk => address[4].CLK
clk => address[5].CLK
clk => address[6].CLK
clk => address[7].CLK
clk => address[8].CLK
clk => output_valid~reg0.CLK
clk => rom_clk.CLK
clk => first_bit.CLK
clk => bits_outstanding[0].CLK
clk => bits_outstanding[1].CLK
clk => bits_outstanding[2].CLK
clk => bits_outstanding[3].CLK
clk => bits_outstanding[4].CLK
clk => bits_outstanding[5].CLK
clk => bits_outstanding[6].CLK
clk => bits_outstanding[7].CLK
clk => bits_outstanding[8].CLK
clk => bits_outstanding[9].CLK
clk => bits_outstanding[10].CLK
clk => L[0].CLK
clk => L[1].CLK
clk => L[2].CLK
clk => L[3].CLK
clk => L[4].CLK
clk => L[5].CLK
clk => L[6].CLK
clk => L[7].CLK
clk => L[8].CLK
clk => L[9].CLK
clk => L[10].CLK
clk => RLPS[0].CLK
clk => RLPS[1].CLK
clk => RLPS[2].CLK
clk => RLPS[3].CLK
clk => RLPS[4].CLK
clk => RLPS[5].CLK
clk => RLPS[6].CLK
clk => RLPS[7].CLK
clk => RLPS[8].CLK
clk => RLPS[9].CLK
clk => RLPS[10].CLK
clk => state[0].CLK
clk => state[1].CLK
clk => state[2].CLK
clk => state[3].CLK
clk => state[4].CLK
clk => state[5].CLK
clk => R[0].CLK
clk => R[1].CLK
clk => R[2].CLK
clk => R[3].CLK
clk => R[4].CLK
clk => R[5].CLK
clk => R[6].CLK
clk => R[7].CLK
clk => R[8].CLK
clk => R[9].CLK
clk => R[10].CLK
clk => LPS.CLK
clk => step~1.DATAIN
rst_n => address[0].OUTPUTSELECT
rst_n => address[1].OUTPUTSELECT
rst_n => address[2].OUTPUTSELECT
rst_n => address[3].OUTPUTSELECT
rst_n => address[4].OUTPUTSELECT
rst_n => address[5].OUTPUTSELECT
rst_n => address[6].OUTPUTSELECT
rst_n => address[7].OUTPUTSELECT
rst_n => address[8].OUTPUTSELECT
rst_n => output_valid~reg0.ACLR
rst_n => rom_clk.ACLR
rst_n => first_bit.PRESET
rst_n => bits_outstanding[0].ACLR
rst_n => bits_outstanding[1].ACLR
rst_n => bits_outstanding[2].ACLR
rst_n => bits_outstanding[3].ACLR
rst_n => bits_outstanding[4].ACLR
rst_n => bits_outstanding[5].ACLR
rst_n => bits_outstanding[6].ACLR
rst_n => bits_outstanding[7].ACLR
rst_n => bits_outstanding[8].ACLR
rst_n => bits_outstanding[9].ACLR
rst_n => bits_outstanding[10].ACLR
rst_n => L[0].ACLR
rst_n => L[1].ACLR
rst_n => L[2].ACLR
rst_n => L[3].ACLR
rst_n => L[4].ACLR
rst_n => L[5].ACLR
rst_n => L[6].ACLR
rst_n => L[7].ACLR
rst_n => L[8].ACLR
rst_n => L[9].ACLR
rst_n => L[10].ACLR
rst_n => state[0].PRESET
rst_n => state[1].PRESET
rst_n => state[2].ACLR
rst_n => state[3].PRESET
rst_n => state[4].ACLR
rst_n => state[5].ACLR
rst_n => R[0].ACLR
rst_n => R[1].PRESET
rst_n => R[2].PRESET
rst_n => R[3].PRESET
rst_n => R[4].PRESET
rst_n => R[5].PRESET
rst_n => R[6].PRESET
rst_n => R[7].PRESET
rst_n => R[8].PRESET
rst_n => R[9].ACLR
rst_n => R[10].ACLR
rst_n => LPS.ACLR
rst_n => step~3.DATAIN
rst_n => bit_output~reg0.ENA
rst_n => RLPS[10].ENA
rst_n => RLPS[9].ENA
rst_n => RLPS[8].ENA
rst_n => RLPS[7].ENA
rst_n => RLPS[6].ENA
rst_n => RLPS[5].ENA
rst_n => RLPS[4].ENA
rst_n => RLPS[3].ENA
rst_n => RLPS[2].ENA
rst_n => RLPS[1].ENA
rst_n => RLPS[0].ENA
bit_input => always1.IN1
input_valid => step_next.0000001.DATAB
input_valid => Selector0.IN1
bit_output <= bit_output~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_valid <= output_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
code_ready <= code_ready.DB_MAX_OUTPUT_PORT_TYPE


|img_coding|context_encoder:context_encoder_inst3|coding_queue:context7_inst1|coder:coder_inst1|rom:rom_inst1
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a


|img_coding|context_encoder:context_encoder_inst3|coding_queue:context7_inst1|coder:coder_inst1|rom:rom_inst1|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_dca1:auto_generated.address_a[0]
address_a[1] => altsyncram_dca1:auto_generated.address_a[1]
address_a[2] => altsyncram_dca1:auto_generated.address_a[2]
address_a[3] => altsyncram_dca1:auto_generated.address_a[3]
address_a[4] => altsyncram_dca1:auto_generated.address_a[4]
address_a[5] => altsyncram_dca1:auto_generated.address_a[5]
address_a[6] => altsyncram_dca1:auto_generated.address_a[6]
address_a[7] => altsyncram_dca1:auto_generated.address_a[7]
address_a[8] => altsyncram_dca1:auto_generated.address_a[8]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_dca1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_dca1:auto_generated.q_a[0]
q_a[1] <= altsyncram_dca1:auto_generated.q_a[1]
q_a[2] <= altsyncram_dca1:auto_generated.q_a[2]
q_a[3] <= altsyncram_dca1:auto_generated.q_a[3]
q_a[4] <= altsyncram_dca1:auto_generated.q_a[4]
q_a[5] <= altsyncram_dca1:auto_generated.q_a[5]
q_a[6] <= altsyncram_dca1:auto_generated.q_a[6]
q_a[7] <= altsyncram_dca1:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|img_coding|context_encoder:context_encoder_inst3|coding_queue:context7_inst1|coder:coder_inst1|rom:rom_inst1|altsyncram:altsyncram_component|altsyncram_dca1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT


|img_coding|context_encoder:context_encoder_inst3|coding_queue:context8_inst1
clk => fifo_inst1_clock.IN2
rst_n => rst_n.IN1
bit_input => fifo_inst1_data.IN1
wrreq => fifo_inst1_wrreq.IN1
bit_output <= coder:coder_inst1.bit_output
fifo_full <= fifo:fifo_inst1.almost_full
space_used[0] <= <GND>
space_used[1] <= <GND>
space_used[2] <= <GND>
space_used[3] <= <GND>
space_used[4] <= <GND>
space_used[5] <= <GND>
space_used[6] <= <GND>
space_used[7] <= <GND>
space_used[8] <= <GND>
space_used[9] <= <GND>
space_used[10] <= <GND>
space_used[11] <= <GND>
fifo_empty <= fifo:fifo_inst1.empty


|img_coding|context_encoder:context_encoder_inst3|coding_queue:context8_inst1|fifo:fifo_inst1
aclr => aclr.IN1
clock => clock.IN1
data[0] => data[0].IN1
rdreq => rdreq.IN1
wrreq => wrreq.IN1
almost_full <= scfifo:scfifo_component.almost_full
empty <= scfifo:scfifo_component.empty
q[0] <= scfifo:scfifo_component.q


|img_coding|context_encoder:context_encoder_inst3|coding_queue:context8_inst1|fifo:fifo_inst1|scfifo:scfifo_component
data[0] => scfifo_fe61:auto_generated.data[0]
q[0] <= scfifo_fe61:auto_generated.q[0]
wrreq => scfifo_fe61:auto_generated.wrreq
rdreq => scfifo_fe61:auto_generated.rdreq
clock => scfifo_fe61:auto_generated.clock
aclr => scfifo_fe61:auto_generated.aclr
sclr => ~NO_FANOUT~
empty <= scfifo_fe61:auto_generated.empty
full <= <GND>
almost_full <= scfifo_fe61:auto_generated.almost_full
almost_empty <= <GND>
usedw[0] <= <GND>
usedw[1] <= <GND>
usedw[2] <= <GND>
usedw[3] <= <GND>
usedw[4] <= <GND>
usedw[5] <= <GND>
usedw[6] <= <GND>
usedw[7] <= <GND>
usedw[8] <= <GND>
usedw[9] <= <GND>
usedw[10] <= <GND>
usedw[11] <= <GND>


|img_coding|context_encoder:context_encoder_inst3|coding_queue:context8_inst1|fifo:fifo_inst1|scfifo:scfifo_component|scfifo_fe61:auto_generated
aclr => a_dpfifo_tu31:dpfifo.aclr
aclr => dffe_af.IN0
almost_full <= dffe_af.DB_MAX_OUTPUT_PORT_TYPE
clock => a_dpfifo_tu31:dpfifo.clock
clock => dffe_af.CLK
data[0] => a_dpfifo_tu31:dpfifo.data[0]
empty <= a_dpfifo_tu31:dpfifo.empty
q[0] <= a_dpfifo_tu31:dpfifo.q[0]
rdreq => a_dpfifo_tu31:dpfifo.rreq
rdreq => _.IN1
rdreq => _.IN0
wrreq => a_dpfifo_tu31:dpfifo.wreq
wrreq => _.IN0
wrreq => _.IN1


|img_coding|context_encoder:context_encoder_inst3|coding_queue:context8_inst1|fifo:fifo_inst1|scfifo:scfifo_component|scfifo_fe61:auto_generated|a_dpfifo_tu31:dpfifo
aclr => a_fefifo_1bf:fifo_state.aclr
aclr => cntr_epb:rd_ptr_count.aclr
aclr => cntr_epb:wr_ptr.aclr
clock => a_fefifo_1bf:fifo_state.clock
clock => dpram_8811:FIFOram.inclock
clock => dpram_8811:FIFOram.outclock
clock => cntr_epb:rd_ptr_count.clock
clock => cntr_epb:wr_ptr.clock
data[0] => dpram_8811:FIFOram.data[0]
empty <= a_fefifo_1bf:fifo_state.empty
q[0] <= dpram_8811:FIFOram.q[0]
rreq => a_fefifo_1bf:fifo_state.rreq
rreq => valid_rreq.IN0
sclr => a_fefifo_1bf:fifo_state.sclr
sclr => _.IN1
sclr => _.IN0
sclr => cntr_epb:rd_ptr_count.sclr
sclr => cntr_epb:wr_ptr.sclr
usedw[0] <= a_fefifo_1bf:fifo_state.usedw_out[0]
usedw[1] <= a_fefifo_1bf:fifo_state.usedw_out[1]
usedw[2] <= a_fefifo_1bf:fifo_state.usedw_out[2]
usedw[3] <= a_fefifo_1bf:fifo_state.usedw_out[3]
usedw[4] <= a_fefifo_1bf:fifo_state.usedw_out[4]
usedw[5] <= a_fefifo_1bf:fifo_state.usedw_out[5]
usedw[6] <= a_fefifo_1bf:fifo_state.usedw_out[6]
usedw[7] <= a_fefifo_1bf:fifo_state.usedw_out[7]
usedw[8] <= a_fefifo_1bf:fifo_state.usedw_out[8]
usedw[9] <= a_fefifo_1bf:fifo_state.usedw_out[9]
usedw[10] <= a_fefifo_1bf:fifo_state.usedw_out[10]
usedw[11] <= a_fefifo_1bf:fifo_state.usedw_out[11]
wreq => a_fefifo_1bf:fifo_state.wreq
wreq => valid_wreq.IN0


|img_coding|context_encoder:context_encoder_inst3|coding_queue:context8_inst1|fifo:fifo_inst1|scfifo:scfifo_component|scfifo_fe61:auto_generated|a_dpfifo_tu31:dpfifo|a_fefifo_1bf:fifo_state
aclr => b_full.IN0
aclr => b_non_empty.IN0
aclr => cntr_qp7:count_usedw.aclr
clock => cntr_qp7:count_usedw.clock
clock => b_full.CLK
clock => b_non_empty.CLK
empty <= empty.DB_MAX_OUTPUT_PORT_TYPE
full <= b_full.DB_MAX_OUTPUT_PORT_TYPE
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => valid_rreq.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_qp7:count_usedw.sclr
usedw_out[0] <= usedw[0].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[1] <= usedw[1].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[2] <= usedw[2].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[3] <= usedw[3].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[4] <= usedw[4].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[5] <= usedw[5].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[6] <= usedw[6].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[7] <= usedw[7].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[8] <= usedw[8].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[9] <= usedw[9].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[10] <= usedw[10].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[11] <= usedw[11].DB_MAX_OUTPUT_PORT_TYPE
wreq => _.IN1
wreq => _.IN1
wreq => _.IN0
wreq => valid_wreq.IN0


|img_coding|context_encoder:context_encoder_inst3|coding_queue:context8_inst1|fifo:fifo_inst1|scfifo:scfifo_component|scfifo_fe61:auto_generated|a_dpfifo_tu31:dpfifo|a_fefifo_1bf:fifo_state|cntr_qp7:count_usedw
aclr => counter_reg_bit[11].IN0
clock => counter_reg_bit[11].CLK
clock => counter_reg_bit[10].CLK
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter_reg_bit[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter_reg_bit[11].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB
updown => counter_comb_bita4.DATAB
updown => counter_comb_bita5.DATAB
updown => counter_comb_bita6.DATAB
updown => counter_comb_bita7.DATAB
updown => counter_comb_bita8.DATAB
updown => counter_comb_bita9.DATAB
updown => counter_comb_bita10.DATAB
updown => counter_comb_bita11.DATAB


|img_coding|context_encoder:context_encoder_inst3|coding_queue:context8_inst1|fifo:fifo_inst1|scfifo:scfifo_component|scfifo_fe61:auto_generated|a_dpfifo_tu31:dpfifo|dpram_8811:FIFOram
data[0] => altsyncram_23k1:altsyncram1.data_a[0]
inclock => altsyncram_23k1:altsyncram1.clock0
outclock => altsyncram_23k1:altsyncram1.clock1
outclocken => altsyncram_23k1:altsyncram1.clocken1
q[0] <= altsyncram_23k1:altsyncram1.q_b[0]
rdaddress[0] => altsyncram_23k1:altsyncram1.address_b[0]
rdaddress[1] => altsyncram_23k1:altsyncram1.address_b[1]
rdaddress[2] => altsyncram_23k1:altsyncram1.address_b[2]
rdaddress[3] => altsyncram_23k1:altsyncram1.address_b[3]
rdaddress[4] => altsyncram_23k1:altsyncram1.address_b[4]
rdaddress[5] => altsyncram_23k1:altsyncram1.address_b[5]
rdaddress[6] => altsyncram_23k1:altsyncram1.address_b[6]
rdaddress[7] => altsyncram_23k1:altsyncram1.address_b[7]
rdaddress[8] => altsyncram_23k1:altsyncram1.address_b[8]
rdaddress[9] => altsyncram_23k1:altsyncram1.address_b[9]
rdaddress[10] => altsyncram_23k1:altsyncram1.address_b[10]
rdaddress[11] => altsyncram_23k1:altsyncram1.address_b[11]
wraddress[0] => altsyncram_23k1:altsyncram1.address_a[0]
wraddress[1] => altsyncram_23k1:altsyncram1.address_a[1]
wraddress[2] => altsyncram_23k1:altsyncram1.address_a[2]
wraddress[3] => altsyncram_23k1:altsyncram1.address_a[3]
wraddress[4] => altsyncram_23k1:altsyncram1.address_a[4]
wraddress[5] => altsyncram_23k1:altsyncram1.address_a[5]
wraddress[6] => altsyncram_23k1:altsyncram1.address_a[6]
wraddress[7] => altsyncram_23k1:altsyncram1.address_a[7]
wraddress[8] => altsyncram_23k1:altsyncram1.address_a[8]
wraddress[9] => altsyncram_23k1:altsyncram1.address_a[9]
wraddress[10] => altsyncram_23k1:altsyncram1.address_a[10]
wraddress[11] => altsyncram_23k1:altsyncram1.address_a[11]
wren => altsyncram_23k1:altsyncram1.wren_a


|img_coding|context_encoder:context_encoder_inst3|coding_queue:context8_inst1|fifo:fifo_inst1|scfifo:scfifo_component|scfifo_fe61:auto_generated|a_dpfifo_tu31:dpfifo|dpram_8811:FIFOram|altsyncram_23k1:altsyncram1
address_a[0] => ram_block2a0.PORTAADDR
address_a[1] => ram_block2a0.PORTAADDR1
address_a[2] => ram_block2a0.PORTAADDR2
address_a[3] => ram_block2a0.PORTAADDR3
address_a[4] => ram_block2a0.PORTAADDR4
address_a[5] => ram_block2a0.PORTAADDR5
address_a[6] => ram_block2a0.PORTAADDR6
address_a[7] => ram_block2a0.PORTAADDR7
address_a[8] => ram_block2a0.PORTAADDR8
address_a[9] => ram_block2a0.PORTAADDR9
address_a[10] => ram_block2a0.PORTAADDR10
address_a[11] => ram_block2a0.PORTAADDR11
address_b[0] => ram_block2a0.PORTBADDR
address_b[1] => ram_block2a0.PORTBADDR1
address_b[2] => ram_block2a0.PORTBADDR2
address_b[3] => ram_block2a0.PORTBADDR3
address_b[4] => ram_block2a0.PORTBADDR4
address_b[5] => ram_block2a0.PORTBADDR5
address_b[6] => ram_block2a0.PORTBADDR6
address_b[7] => ram_block2a0.PORTBADDR7
address_b[8] => ram_block2a0.PORTBADDR8
address_b[9] => ram_block2a0.PORTBADDR9
address_b[10] => ram_block2a0.PORTBADDR10
address_b[11] => ram_block2a0.PORTBADDR11
clock0 => ram_block2a0.CLK0
clock1 => ram_block2a0.CLK1
clocken1 => ram_block2a0.ENA1
data_a[0] => ram_block2a0.PORTADATAIN
q_b[0] <= ram_block2a0.PORTBDATAOUT
wren_a => ram_block2a0.PORTAWE
wren_a => ram_block2a0.ENA0


|img_coding|context_encoder:context_encoder_inst3|coding_queue:context8_inst1|fifo:fifo_inst1|scfifo:scfifo_component|scfifo_fe61:auto_generated|a_dpfifo_tu31:dpfifo|cntr_epb:rd_ptr_count
aclr => counter_reg_bit[11].IN0
clock => counter_reg_bit[11].CLK
clock => counter_reg_bit[10].CLK
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter_reg_bit[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter_reg_bit[11].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|img_coding|context_encoder:context_encoder_inst3|coding_queue:context8_inst1|fifo:fifo_inst1|scfifo:scfifo_component|scfifo_fe61:auto_generated|a_dpfifo_tu31:dpfifo|cntr_epb:wr_ptr
aclr => counter_reg_bit[11].IN0
clock => counter_reg_bit[11].CLK
clock => counter_reg_bit[10].CLK
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter_reg_bit[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter_reg_bit[11].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|img_coding|context_encoder:context_encoder_inst3|coding_queue:context8_inst1|coder:coder_inst1
clk => bit_output~reg0.CLK
clk => address[0].CLK
clk => address[1].CLK
clk => address[2].CLK
clk => address[3].CLK
clk => address[4].CLK
clk => address[5].CLK
clk => address[6].CLK
clk => address[7].CLK
clk => address[8].CLK
clk => output_valid~reg0.CLK
clk => rom_clk.CLK
clk => first_bit.CLK
clk => bits_outstanding[0].CLK
clk => bits_outstanding[1].CLK
clk => bits_outstanding[2].CLK
clk => bits_outstanding[3].CLK
clk => bits_outstanding[4].CLK
clk => bits_outstanding[5].CLK
clk => bits_outstanding[6].CLK
clk => bits_outstanding[7].CLK
clk => bits_outstanding[8].CLK
clk => bits_outstanding[9].CLK
clk => bits_outstanding[10].CLK
clk => L[0].CLK
clk => L[1].CLK
clk => L[2].CLK
clk => L[3].CLK
clk => L[4].CLK
clk => L[5].CLK
clk => L[6].CLK
clk => L[7].CLK
clk => L[8].CLK
clk => L[9].CLK
clk => L[10].CLK
clk => RLPS[0].CLK
clk => RLPS[1].CLK
clk => RLPS[2].CLK
clk => RLPS[3].CLK
clk => RLPS[4].CLK
clk => RLPS[5].CLK
clk => RLPS[6].CLK
clk => RLPS[7].CLK
clk => RLPS[8].CLK
clk => RLPS[9].CLK
clk => RLPS[10].CLK
clk => state[0].CLK
clk => state[1].CLK
clk => state[2].CLK
clk => state[3].CLK
clk => state[4].CLK
clk => state[5].CLK
clk => R[0].CLK
clk => R[1].CLK
clk => R[2].CLK
clk => R[3].CLK
clk => R[4].CLK
clk => R[5].CLK
clk => R[6].CLK
clk => R[7].CLK
clk => R[8].CLK
clk => R[9].CLK
clk => R[10].CLK
clk => LPS.CLK
clk => step~1.DATAIN
rst_n => address[0].OUTPUTSELECT
rst_n => address[1].OUTPUTSELECT
rst_n => address[2].OUTPUTSELECT
rst_n => address[3].OUTPUTSELECT
rst_n => address[4].OUTPUTSELECT
rst_n => address[5].OUTPUTSELECT
rst_n => address[6].OUTPUTSELECT
rst_n => address[7].OUTPUTSELECT
rst_n => address[8].OUTPUTSELECT
rst_n => output_valid~reg0.ACLR
rst_n => rom_clk.ACLR
rst_n => first_bit.PRESET
rst_n => bits_outstanding[0].ACLR
rst_n => bits_outstanding[1].ACLR
rst_n => bits_outstanding[2].ACLR
rst_n => bits_outstanding[3].ACLR
rst_n => bits_outstanding[4].ACLR
rst_n => bits_outstanding[5].ACLR
rst_n => bits_outstanding[6].ACLR
rst_n => bits_outstanding[7].ACLR
rst_n => bits_outstanding[8].ACLR
rst_n => bits_outstanding[9].ACLR
rst_n => bits_outstanding[10].ACLR
rst_n => L[0].ACLR
rst_n => L[1].ACLR
rst_n => L[2].ACLR
rst_n => L[3].ACLR
rst_n => L[4].ACLR
rst_n => L[5].ACLR
rst_n => L[6].ACLR
rst_n => L[7].ACLR
rst_n => L[8].ACLR
rst_n => L[9].ACLR
rst_n => L[10].ACLR
rst_n => state[0].PRESET
rst_n => state[1].PRESET
rst_n => state[2].ACLR
rst_n => state[3].ACLR
rst_n => state[4].PRESET
rst_n => state[5].ACLR
rst_n => R[0].ACLR
rst_n => R[1].PRESET
rst_n => R[2].PRESET
rst_n => R[3].PRESET
rst_n => R[4].PRESET
rst_n => R[5].PRESET
rst_n => R[6].PRESET
rst_n => R[7].PRESET
rst_n => R[8].PRESET
rst_n => R[9].ACLR
rst_n => R[10].ACLR
rst_n => LPS.ACLR
rst_n => step~3.DATAIN
rst_n => bit_output~reg0.ENA
rst_n => RLPS[10].ENA
rst_n => RLPS[9].ENA
rst_n => RLPS[8].ENA
rst_n => RLPS[7].ENA
rst_n => RLPS[6].ENA
rst_n => RLPS[5].ENA
rst_n => RLPS[4].ENA
rst_n => RLPS[3].ENA
rst_n => RLPS[2].ENA
rst_n => RLPS[1].ENA
rst_n => RLPS[0].ENA
bit_input => always1.IN1
input_valid => step_next.0000001.DATAB
input_valid => Selector0.IN1
bit_output <= bit_output~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_valid <= output_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
code_ready <= code_ready.DB_MAX_OUTPUT_PORT_TYPE


|img_coding|context_encoder:context_encoder_inst3|coding_queue:context8_inst1|coder:coder_inst1|rom:rom_inst1
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a


|img_coding|context_encoder:context_encoder_inst3|coding_queue:context8_inst1|coder:coder_inst1|rom:rom_inst1|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_dca1:auto_generated.address_a[0]
address_a[1] => altsyncram_dca1:auto_generated.address_a[1]
address_a[2] => altsyncram_dca1:auto_generated.address_a[2]
address_a[3] => altsyncram_dca1:auto_generated.address_a[3]
address_a[4] => altsyncram_dca1:auto_generated.address_a[4]
address_a[5] => altsyncram_dca1:auto_generated.address_a[5]
address_a[6] => altsyncram_dca1:auto_generated.address_a[6]
address_a[7] => altsyncram_dca1:auto_generated.address_a[7]
address_a[8] => altsyncram_dca1:auto_generated.address_a[8]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_dca1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_dca1:auto_generated.q_a[0]
q_a[1] <= altsyncram_dca1:auto_generated.q_a[1]
q_a[2] <= altsyncram_dca1:auto_generated.q_a[2]
q_a[3] <= altsyncram_dca1:auto_generated.q_a[3]
q_a[4] <= altsyncram_dca1:auto_generated.q_a[4]
q_a[5] <= altsyncram_dca1:auto_generated.q_a[5]
q_a[6] <= altsyncram_dca1:auto_generated.q_a[6]
q_a[7] <= altsyncram_dca1:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|img_coding|context_encoder:context_encoder_inst3|coding_queue:context8_inst1|coder:coder_inst1|rom:rom_inst1|altsyncram:altsyncram_component|altsyncram_dca1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT


|img_coding|context_encoder:context_encoder_inst2
clk => coding_queue_clk.IN9
rst_n => coding_queue_rst_n.IN9
data_input_row0[0] => ~NO_FANOUT~
data_input_row0[1] => ~NO_FANOUT~
data_input_row0[2] => ~NO_FANOUT~
data_input_row0[3] => data_line2_row0[3].DATAIN
data_input_row0[4] => data_line2_row0[4].DATAIN
data_input_row0[5] => data_line2_row0[5].DATAIN
data_input_row0[6] => data_line2_row0[6].DATAIN
data_input_row0[7] => data_line2_row0[7].DATAIN
data_input_row0[8] => data_line2_row0[8].DATAIN
data_input_row0[9] => ~NO_FANOUT~
data_input_row0[10] => ~NO_FANOUT~
data_input_row0[11] => ~NO_FANOUT~
data_input_row0[12] => ~NO_FANOUT~
data_input_row0[13] => ~NO_FANOUT~
data_input_row0[14] => ~NO_FANOUT~
data_input_row0[15] => ~NO_FANOUT~
data_input_row1[0] => ~NO_FANOUT~
data_input_row1[1] => ~NO_FANOUT~
data_input_row1[2] => ~NO_FANOUT~
data_input_row1[3] => data_line2_row1[3].DATAIN
data_input_row1[4] => data_line2_row1[4].DATAIN
data_input_row1[5] => data_line2_row1[5].DATAIN
data_input_row1[6] => data_line2_row1[6].DATAIN
data_input_row1[7] => data_line2_row1[7].DATAIN
data_input_row1[8] => data_line2_row1[8].DATAIN
data_input_row1[9] => ~NO_FANOUT~
data_input_row1[10] => ~NO_FANOUT~
data_input_row1[11] => ~NO_FANOUT~
data_input_row1[12] => ~NO_FANOUT~
data_input_row1[13] => ~NO_FANOUT~
data_input_row1[14] => ~NO_FANOUT~
data_input_row1[15] => ~NO_FANOUT~
data_input_row2[0] => ~NO_FANOUT~
data_input_row2[1] => ~NO_FANOUT~
data_input_row2[2] => ~NO_FANOUT~
data_input_row2[3] => data_line2_row2[3].DATAIN
data_input_row2[4] => data_line2_row2[4].DATAIN
data_input_row2[5] => data_line2_row2[5].DATAIN
data_input_row2[6] => data_line2_row2[6].DATAIN
data_input_row2[7] => data_line2_row2[7].DATAIN
data_input_row2[8] => data_line2_row2[8].DATAIN
data_input_row2[9] => ~NO_FANOUT~
data_input_row2[10] => ~NO_FANOUT~
data_input_row2[11] => ~NO_FANOUT~
data_input_row2[12] => ~NO_FANOUT~
data_input_row2[13] => ~NO_FANOUT~
data_input_row2[14] => ~NO_FANOUT~
data_input_row2[15] => ~NO_FANOUT~
cal_flag => Selector1.IN3
cal_flag => Selector0.IN2
ram_update_flag <= Selector1.DB_MAX_OUTPUT_PORT_TYPE


|img_coding|context_encoder:context_encoder_inst2|coding_queue:context0_inst1
clk => fifo_inst1_clock.IN2
rst_n => rst_n.IN1
bit_input => fifo_inst1_data.IN1
wrreq => fifo_inst1_wrreq.IN1
bit_output <= coder:coder_inst1.bit_output
fifo_full <= fifo:fifo_inst1.almost_full
space_used[0] <= <GND>
space_used[1] <= <GND>
space_used[2] <= <GND>
space_used[3] <= <GND>
space_used[4] <= <GND>
space_used[5] <= <GND>
space_used[6] <= <GND>
space_used[7] <= <GND>
space_used[8] <= <GND>
space_used[9] <= <GND>
space_used[10] <= <GND>
space_used[11] <= <GND>
fifo_empty <= fifo:fifo_inst1.empty


|img_coding|context_encoder:context_encoder_inst2|coding_queue:context0_inst1|fifo:fifo_inst1
aclr => aclr.IN1
clock => clock.IN1
data[0] => data[0].IN1
rdreq => rdreq.IN1
wrreq => wrreq.IN1
almost_full <= scfifo:scfifo_component.almost_full
empty <= scfifo:scfifo_component.empty
q[0] <= scfifo:scfifo_component.q


|img_coding|context_encoder:context_encoder_inst2|coding_queue:context0_inst1|fifo:fifo_inst1|scfifo:scfifo_component
data[0] => scfifo_fe61:auto_generated.data[0]
q[0] <= scfifo_fe61:auto_generated.q[0]
wrreq => scfifo_fe61:auto_generated.wrreq
rdreq => scfifo_fe61:auto_generated.rdreq
clock => scfifo_fe61:auto_generated.clock
aclr => scfifo_fe61:auto_generated.aclr
sclr => ~NO_FANOUT~
empty <= scfifo_fe61:auto_generated.empty
full <= <GND>
almost_full <= scfifo_fe61:auto_generated.almost_full
almost_empty <= <GND>
usedw[0] <= <GND>
usedw[1] <= <GND>
usedw[2] <= <GND>
usedw[3] <= <GND>
usedw[4] <= <GND>
usedw[5] <= <GND>
usedw[6] <= <GND>
usedw[7] <= <GND>
usedw[8] <= <GND>
usedw[9] <= <GND>
usedw[10] <= <GND>
usedw[11] <= <GND>


|img_coding|context_encoder:context_encoder_inst2|coding_queue:context0_inst1|fifo:fifo_inst1|scfifo:scfifo_component|scfifo_fe61:auto_generated
aclr => a_dpfifo_tu31:dpfifo.aclr
aclr => dffe_af.IN0
almost_full <= dffe_af.DB_MAX_OUTPUT_PORT_TYPE
clock => a_dpfifo_tu31:dpfifo.clock
clock => dffe_af.CLK
data[0] => a_dpfifo_tu31:dpfifo.data[0]
empty <= a_dpfifo_tu31:dpfifo.empty
q[0] <= a_dpfifo_tu31:dpfifo.q[0]
rdreq => a_dpfifo_tu31:dpfifo.rreq
rdreq => _.IN1
rdreq => _.IN0
wrreq => a_dpfifo_tu31:dpfifo.wreq
wrreq => _.IN0
wrreq => _.IN1


|img_coding|context_encoder:context_encoder_inst2|coding_queue:context0_inst1|fifo:fifo_inst1|scfifo:scfifo_component|scfifo_fe61:auto_generated|a_dpfifo_tu31:dpfifo
aclr => a_fefifo_1bf:fifo_state.aclr
aclr => cntr_epb:rd_ptr_count.aclr
aclr => cntr_epb:wr_ptr.aclr
clock => a_fefifo_1bf:fifo_state.clock
clock => dpram_8811:FIFOram.inclock
clock => dpram_8811:FIFOram.outclock
clock => cntr_epb:rd_ptr_count.clock
clock => cntr_epb:wr_ptr.clock
data[0] => dpram_8811:FIFOram.data[0]
empty <= a_fefifo_1bf:fifo_state.empty
q[0] <= dpram_8811:FIFOram.q[0]
rreq => a_fefifo_1bf:fifo_state.rreq
rreq => valid_rreq.IN0
sclr => a_fefifo_1bf:fifo_state.sclr
sclr => _.IN1
sclr => _.IN0
sclr => cntr_epb:rd_ptr_count.sclr
sclr => cntr_epb:wr_ptr.sclr
usedw[0] <= a_fefifo_1bf:fifo_state.usedw_out[0]
usedw[1] <= a_fefifo_1bf:fifo_state.usedw_out[1]
usedw[2] <= a_fefifo_1bf:fifo_state.usedw_out[2]
usedw[3] <= a_fefifo_1bf:fifo_state.usedw_out[3]
usedw[4] <= a_fefifo_1bf:fifo_state.usedw_out[4]
usedw[5] <= a_fefifo_1bf:fifo_state.usedw_out[5]
usedw[6] <= a_fefifo_1bf:fifo_state.usedw_out[6]
usedw[7] <= a_fefifo_1bf:fifo_state.usedw_out[7]
usedw[8] <= a_fefifo_1bf:fifo_state.usedw_out[8]
usedw[9] <= a_fefifo_1bf:fifo_state.usedw_out[9]
usedw[10] <= a_fefifo_1bf:fifo_state.usedw_out[10]
usedw[11] <= a_fefifo_1bf:fifo_state.usedw_out[11]
wreq => a_fefifo_1bf:fifo_state.wreq
wreq => valid_wreq.IN0


|img_coding|context_encoder:context_encoder_inst2|coding_queue:context0_inst1|fifo:fifo_inst1|scfifo:scfifo_component|scfifo_fe61:auto_generated|a_dpfifo_tu31:dpfifo|a_fefifo_1bf:fifo_state
aclr => b_full.IN0
aclr => b_non_empty.IN0
aclr => cntr_qp7:count_usedw.aclr
clock => cntr_qp7:count_usedw.clock
clock => b_full.CLK
clock => b_non_empty.CLK
empty <= empty.DB_MAX_OUTPUT_PORT_TYPE
full <= b_full.DB_MAX_OUTPUT_PORT_TYPE
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => valid_rreq.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_qp7:count_usedw.sclr
usedw_out[0] <= usedw[0].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[1] <= usedw[1].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[2] <= usedw[2].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[3] <= usedw[3].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[4] <= usedw[4].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[5] <= usedw[5].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[6] <= usedw[6].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[7] <= usedw[7].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[8] <= usedw[8].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[9] <= usedw[9].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[10] <= usedw[10].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[11] <= usedw[11].DB_MAX_OUTPUT_PORT_TYPE
wreq => _.IN1
wreq => _.IN1
wreq => _.IN0
wreq => valid_wreq.IN0


|img_coding|context_encoder:context_encoder_inst2|coding_queue:context0_inst1|fifo:fifo_inst1|scfifo:scfifo_component|scfifo_fe61:auto_generated|a_dpfifo_tu31:dpfifo|a_fefifo_1bf:fifo_state|cntr_qp7:count_usedw
aclr => counter_reg_bit[11].IN0
clock => counter_reg_bit[11].CLK
clock => counter_reg_bit[10].CLK
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter_reg_bit[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter_reg_bit[11].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB
updown => counter_comb_bita4.DATAB
updown => counter_comb_bita5.DATAB
updown => counter_comb_bita6.DATAB
updown => counter_comb_bita7.DATAB
updown => counter_comb_bita8.DATAB
updown => counter_comb_bita9.DATAB
updown => counter_comb_bita10.DATAB
updown => counter_comb_bita11.DATAB


|img_coding|context_encoder:context_encoder_inst2|coding_queue:context0_inst1|fifo:fifo_inst1|scfifo:scfifo_component|scfifo_fe61:auto_generated|a_dpfifo_tu31:dpfifo|dpram_8811:FIFOram
data[0] => altsyncram_23k1:altsyncram1.data_a[0]
inclock => altsyncram_23k1:altsyncram1.clock0
outclock => altsyncram_23k1:altsyncram1.clock1
outclocken => altsyncram_23k1:altsyncram1.clocken1
q[0] <= altsyncram_23k1:altsyncram1.q_b[0]
rdaddress[0] => altsyncram_23k1:altsyncram1.address_b[0]
rdaddress[1] => altsyncram_23k1:altsyncram1.address_b[1]
rdaddress[2] => altsyncram_23k1:altsyncram1.address_b[2]
rdaddress[3] => altsyncram_23k1:altsyncram1.address_b[3]
rdaddress[4] => altsyncram_23k1:altsyncram1.address_b[4]
rdaddress[5] => altsyncram_23k1:altsyncram1.address_b[5]
rdaddress[6] => altsyncram_23k1:altsyncram1.address_b[6]
rdaddress[7] => altsyncram_23k1:altsyncram1.address_b[7]
rdaddress[8] => altsyncram_23k1:altsyncram1.address_b[8]
rdaddress[9] => altsyncram_23k1:altsyncram1.address_b[9]
rdaddress[10] => altsyncram_23k1:altsyncram1.address_b[10]
rdaddress[11] => altsyncram_23k1:altsyncram1.address_b[11]
wraddress[0] => altsyncram_23k1:altsyncram1.address_a[0]
wraddress[1] => altsyncram_23k1:altsyncram1.address_a[1]
wraddress[2] => altsyncram_23k1:altsyncram1.address_a[2]
wraddress[3] => altsyncram_23k1:altsyncram1.address_a[3]
wraddress[4] => altsyncram_23k1:altsyncram1.address_a[4]
wraddress[5] => altsyncram_23k1:altsyncram1.address_a[5]
wraddress[6] => altsyncram_23k1:altsyncram1.address_a[6]
wraddress[7] => altsyncram_23k1:altsyncram1.address_a[7]
wraddress[8] => altsyncram_23k1:altsyncram1.address_a[8]
wraddress[9] => altsyncram_23k1:altsyncram1.address_a[9]
wraddress[10] => altsyncram_23k1:altsyncram1.address_a[10]
wraddress[11] => altsyncram_23k1:altsyncram1.address_a[11]
wren => altsyncram_23k1:altsyncram1.wren_a


|img_coding|context_encoder:context_encoder_inst2|coding_queue:context0_inst1|fifo:fifo_inst1|scfifo:scfifo_component|scfifo_fe61:auto_generated|a_dpfifo_tu31:dpfifo|dpram_8811:FIFOram|altsyncram_23k1:altsyncram1
address_a[0] => ram_block2a0.PORTAADDR
address_a[1] => ram_block2a0.PORTAADDR1
address_a[2] => ram_block2a0.PORTAADDR2
address_a[3] => ram_block2a0.PORTAADDR3
address_a[4] => ram_block2a0.PORTAADDR4
address_a[5] => ram_block2a0.PORTAADDR5
address_a[6] => ram_block2a0.PORTAADDR6
address_a[7] => ram_block2a0.PORTAADDR7
address_a[8] => ram_block2a0.PORTAADDR8
address_a[9] => ram_block2a0.PORTAADDR9
address_a[10] => ram_block2a0.PORTAADDR10
address_a[11] => ram_block2a0.PORTAADDR11
address_b[0] => ram_block2a0.PORTBADDR
address_b[1] => ram_block2a0.PORTBADDR1
address_b[2] => ram_block2a0.PORTBADDR2
address_b[3] => ram_block2a0.PORTBADDR3
address_b[4] => ram_block2a0.PORTBADDR4
address_b[5] => ram_block2a0.PORTBADDR5
address_b[6] => ram_block2a0.PORTBADDR6
address_b[7] => ram_block2a0.PORTBADDR7
address_b[8] => ram_block2a0.PORTBADDR8
address_b[9] => ram_block2a0.PORTBADDR9
address_b[10] => ram_block2a0.PORTBADDR10
address_b[11] => ram_block2a0.PORTBADDR11
clock0 => ram_block2a0.CLK0
clock1 => ram_block2a0.CLK1
clocken1 => ram_block2a0.ENA1
data_a[0] => ram_block2a0.PORTADATAIN
q_b[0] <= ram_block2a0.PORTBDATAOUT
wren_a => ram_block2a0.PORTAWE
wren_a => ram_block2a0.ENA0


|img_coding|context_encoder:context_encoder_inst2|coding_queue:context0_inst1|fifo:fifo_inst1|scfifo:scfifo_component|scfifo_fe61:auto_generated|a_dpfifo_tu31:dpfifo|cntr_epb:rd_ptr_count
aclr => counter_reg_bit[11].IN0
clock => counter_reg_bit[11].CLK
clock => counter_reg_bit[10].CLK
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter_reg_bit[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter_reg_bit[11].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|img_coding|context_encoder:context_encoder_inst2|coding_queue:context0_inst1|fifo:fifo_inst1|scfifo:scfifo_component|scfifo_fe61:auto_generated|a_dpfifo_tu31:dpfifo|cntr_epb:wr_ptr
aclr => counter_reg_bit[11].IN0
clock => counter_reg_bit[11].CLK
clock => counter_reg_bit[10].CLK
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter_reg_bit[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter_reg_bit[11].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|img_coding|context_encoder:context_encoder_inst2|coding_queue:context0_inst1|coder:coder_inst1
clk => bit_output~reg0.CLK
clk => address[0].CLK
clk => address[1].CLK
clk => address[2].CLK
clk => address[3].CLK
clk => address[4].CLK
clk => address[5].CLK
clk => address[6].CLK
clk => address[7].CLK
clk => address[8].CLK
clk => output_valid~reg0.CLK
clk => rom_clk.CLK
clk => first_bit.CLK
clk => bits_outstanding[0].CLK
clk => bits_outstanding[1].CLK
clk => bits_outstanding[2].CLK
clk => bits_outstanding[3].CLK
clk => bits_outstanding[4].CLK
clk => bits_outstanding[5].CLK
clk => bits_outstanding[6].CLK
clk => bits_outstanding[7].CLK
clk => bits_outstanding[8].CLK
clk => bits_outstanding[9].CLK
clk => bits_outstanding[10].CLK
clk => L[0].CLK
clk => L[1].CLK
clk => L[2].CLK
clk => L[3].CLK
clk => L[4].CLK
clk => L[5].CLK
clk => L[6].CLK
clk => L[7].CLK
clk => L[8].CLK
clk => L[9].CLK
clk => L[10].CLK
clk => RLPS[0].CLK
clk => RLPS[1].CLK
clk => RLPS[2].CLK
clk => RLPS[3].CLK
clk => RLPS[4].CLK
clk => RLPS[5].CLK
clk => RLPS[6].CLK
clk => RLPS[7].CLK
clk => RLPS[8].CLK
clk => RLPS[9].CLK
clk => RLPS[10].CLK
clk => state[0].CLK
clk => state[1].CLK
clk => state[2].CLK
clk => state[3].CLK
clk => state[4].CLK
clk => state[5].CLK
clk => R[0].CLK
clk => R[1].CLK
clk => R[2].CLK
clk => R[3].CLK
clk => R[4].CLK
clk => R[5].CLK
clk => R[6].CLK
clk => R[7].CLK
clk => R[8].CLK
clk => R[9].CLK
clk => R[10].CLK
clk => LPS.CLK
clk => step~1.DATAIN
rst_n => address[0].OUTPUTSELECT
rst_n => address[1].OUTPUTSELECT
rst_n => address[2].OUTPUTSELECT
rst_n => address[3].OUTPUTSELECT
rst_n => address[4].OUTPUTSELECT
rst_n => address[5].OUTPUTSELECT
rst_n => address[6].OUTPUTSELECT
rst_n => address[7].OUTPUTSELECT
rst_n => address[8].OUTPUTSELECT
rst_n => output_valid~reg0.ACLR
rst_n => rom_clk.ACLR
rst_n => first_bit.PRESET
rst_n => bits_outstanding[0].ACLR
rst_n => bits_outstanding[1].ACLR
rst_n => bits_outstanding[2].ACLR
rst_n => bits_outstanding[3].ACLR
rst_n => bits_outstanding[4].ACLR
rst_n => bits_outstanding[5].ACLR
rst_n => bits_outstanding[6].ACLR
rst_n => bits_outstanding[7].ACLR
rst_n => bits_outstanding[8].ACLR
rst_n => bits_outstanding[9].ACLR
rst_n => bits_outstanding[10].ACLR
rst_n => L[0].ACLR
rst_n => L[1].ACLR
rst_n => L[2].ACLR
rst_n => L[3].ACLR
rst_n => L[4].ACLR
rst_n => L[5].ACLR
rst_n => L[6].ACLR
rst_n => L[7].ACLR
rst_n => L[8].ACLR
rst_n => L[9].ACLR
rst_n => L[10].ACLR
rst_n => state[0].ACLR
rst_n => state[1].ACLR
rst_n => state[2].ACLR
rst_n => state[3].ACLR
rst_n => state[4].ACLR
rst_n => state[5].PRESET
rst_n => R[0].ACLR
rst_n => R[1].PRESET
rst_n => R[2].PRESET
rst_n => R[3].PRESET
rst_n => R[4].PRESET
rst_n => R[5].PRESET
rst_n => R[6].PRESET
rst_n => R[7].PRESET
rst_n => R[8].PRESET
rst_n => R[9].ACLR
rst_n => R[10].ACLR
rst_n => LPS.PRESET
rst_n => step~3.DATAIN
rst_n => bit_output~reg0.ENA
rst_n => RLPS[10].ENA
rst_n => RLPS[9].ENA
rst_n => RLPS[8].ENA
rst_n => RLPS[7].ENA
rst_n => RLPS[6].ENA
rst_n => RLPS[5].ENA
rst_n => RLPS[4].ENA
rst_n => RLPS[3].ENA
rst_n => RLPS[2].ENA
rst_n => RLPS[1].ENA
rst_n => RLPS[0].ENA
bit_input => always1.IN1
input_valid => step_next.0000001.DATAB
input_valid => Selector0.IN1
bit_output <= bit_output~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_valid <= output_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
code_ready <= code_ready.DB_MAX_OUTPUT_PORT_TYPE


|img_coding|context_encoder:context_encoder_inst2|coding_queue:context0_inst1|coder:coder_inst1|rom:rom_inst1
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a


|img_coding|context_encoder:context_encoder_inst2|coding_queue:context0_inst1|coder:coder_inst1|rom:rom_inst1|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_dca1:auto_generated.address_a[0]
address_a[1] => altsyncram_dca1:auto_generated.address_a[1]
address_a[2] => altsyncram_dca1:auto_generated.address_a[2]
address_a[3] => altsyncram_dca1:auto_generated.address_a[3]
address_a[4] => altsyncram_dca1:auto_generated.address_a[4]
address_a[5] => altsyncram_dca1:auto_generated.address_a[5]
address_a[6] => altsyncram_dca1:auto_generated.address_a[6]
address_a[7] => altsyncram_dca1:auto_generated.address_a[7]
address_a[8] => altsyncram_dca1:auto_generated.address_a[8]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_dca1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_dca1:auto_generated.q_a[0]
q_a[1] <= altsyncram_dca1:auto_generated.q_a[1]
q_a[2] <= altsyncram_dca1:auto_generated.q_a[2]
q_a[3] <= altsyncram_dca1:auto_generated.q_a[3]
q_a[4] <= altsyncram_dca1:auto_generated.q_a[4]
q_a[5] <= altsyncram_dca1:auto_generated.q_a[5]
q_a[6] <= altsyncram_dca1:auto_generated.q_a[6]
q_a[7] <= altsyncram_dca1:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|img_coding|context_encoder:context_encoder_inst2|coding_queue:context0_inst1|coder:coder_inst1|rom:rom_inst1|altsyncram:altsyncram_component|altsyncram_dca1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT


|img_coding|context_encoder:context_encoder_inst2|coding_queue:context1_inst1
clk => fifo_inst1_clock.IN2
rst_n => rst_n.IN1
bit_input => fifo_inst1_data.IN1
wrreq => fifo_inst1_wrreq.IN1
bit_output <= coder:coder_inst1.bit_output
fifo_full <= fifo:fifo_inst1.almost_full
space_used[0] <= <GND>
space_used[1] <= <GND>
space_used[2] <= <GND>
space_used[3] <= <GND>
space_used[4] <= <GND>
space_used[5] <= <GND>
space_used[6] <= <GND>
space_used[7] <= <GND>
space_used[8] <= <GND>
space_used[9] <= <GND>
space_used[10] <= <GND>
space_used[11] <= <GND>
fifo_empty <= fifo:fifo_inst1.empty


|img_coding|context_encoder:context_encoder_inst2|coding_queue:context1_inst1|fifo:fifo_inst1
aclr => aclr.IN1
clock => clock.IN1
data[0] => data[0].IN1
rdreq => rdreq.IN1
wrreq => wrreq.IN1
almost_full <= scfifo:scfifo_component.almost_full
empty <= scfifo:scfifo_component.empty
q[0] <= scfifo:scfifo_component.q


|img_coding|context_encoder:context_encoder_inst2|coding_queue:context1_inst1|fifo:fifo_inst1|scfifo:scfifo_component
data[0] => scfifo_fe61:auto_generated.data[0]
q[0] <= scfifo_fe61:auto_generated.q[0]
wrreq => scfifo_fe61:auto_generated.wrreq
rdreq => scfifo_fe61:auto_generated.rdreq
clock => scfifo_fe61:auto_generated.clock
aclr => scfifo_fe61:auto_generated.aclr
sclr => ~NO_FANOUT~
empty <= scfifo_fe61:auto_generated.empty
full <= <GND>
almost_full <= scfifo_fe61:auto_generated.almost_full
almost_empty <= <GND>
usedw[0] <= <GND>
usedw[1] <= <GND>
usedw[2] <= <GND>
usedw[3] <= <GND>
usedw[4] <= <GND>
usedw[5] <= <GND>
usedw[6] <= <GND>
usedw[7] <= <GND>
usedw[8] <= <GND>
usedw[9] <= <GND>
usedw[10] <= <GND>
usedw[11] <= <GND>


|img_coding|context_encoder:context_encoder_inst2|coding_queue:context1_inst1|fifo:fifo_inst1|scfifo:scfifo_component|scfifo_fe61:auto_generated
aclr => a_dpfifo_tu31:dpfifo.aclr
aclr => dffe_af.IN0
almost_full <= dffe_af.DB_MAX_OUTPUT_PORT_TYPE
clock => a_dpfifo_tu31:dpfifo.clock
clock => dffe_af.CLK
data[0] => a_dpfifo_tu31:dpfifo.data[0]
empty <= a_dpfifo_tu31:dpfifo.empty
q[0] <= a_dpfifo_tu31:dpfifo.q[0]
rdreq => a_dpfifo_tu31:dpfifo.rreq
rdreq => _.IN1
rdreq => _.IN0
wrreq => a_dpfifo_tu31:dpfifo.wreq
wrreq => _.IN0
wrreq => _.IN1


|img_coding|context_encoder:context_encoder_inst2|coding_queue:context1_inst1|fifo:fifo_inst1|scfifo:scfifo_component|scfifo_fe61:auto_generated|a_dpfifo_tu31:dpfifo
aclr => a_fefifo_1bf:fifo_state.aclr
aclr => cntr_epb:rd_ptr_count.aclr
aclr => cntr_epb:wr_ptr.aclr
clock => a_fefifo_1bf:fifo_state.clock
clock => dpram_8811:FIFOram.inclock
clock => dpram_8811:FIFOram.outclock
clock => cntr_epb:rd_ptr_count.clock
clock => cntr_epb:wr_ptr.clock
data[0] => dpram_8811:FIFOram.data[0]
empty <= a_fefifo_1bf:fifo_state.empty
q[0] <= dpram_8811:FIFOram.q[0]
rreq => a_fefifo_1bf:fifo_state.rreq
rreq => valid_rreq.IN0
sclr => a_fefifo_1bf:fifo_state.sclr
sclr => _.IN1
sclr => _.IN0
sclr => cntr_epb:rd_ptr_count.sclr
sclr => cntr_epb:wr_ptr.sclr
usedw[0] <= a_fefifo_1bf:fifo_state.usedw_out[0]
usedw[1] <= a_fefifo_1bf:fifo_state.usedw_out[1]
usedw[2] <= a_fefifo_1bf:fifo_state.usedw_out[2]
usedw[3] <= a_fefifo_1bf:fifo_state.usedw_out[3]
usedw[4] <= a_fefifo_1bf:fifo_state.usedw_out[4]
usedw[5] <= a_fefifo_1bf:fifo_state.usedw_out[5]
usedw[6] <= a_fefifo_1bf:fifo_state.usedw_out[6]
usedw[7] <= a_fefifo_1bf:fifo_state.usedw_out[7]
usedw[8] <= a_fefifo_1bf:fifo_state.usedw_out[8]
usedw[9] <= a_fefifo_1bf:fifo_state.usedw_out[9]
usedw[10] <= a_fefifo_1bf:fifo_state.usedw_out[10]
usedw[11] <= a_fefifo_1bf:fifo_state.usedw_out[11]
wreq => a_fefifo_1bf:fifo_state.wreq
wreq => valid_wreq.IN0


|img_coding|context_encoder:context_encoder_inst2|coding_queue:context1_inst1|fifo:fifo_inst1|scfifo:scfifo_component|scfifo_fe61:auto_generated|a_dpfifo_tu31:dpfifo|a_fefifo_1bf:fifo_state
aclr => b_full.IN0
aclr => b_non_empty.IN0
aclr => cntr_qp7:count_usedw.aclr
clock => cntr_qp7:count_usedw.clock
clock => b_full.CLK
clock => b_non_empty.CLK
empty <= empty.DB_MAX_OUTPUT_PORT_TYPE
full <= b_full.DB_MAX_OUTPUT_PORT_TYPE
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => valid_rreq.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_qp7:count_usedw.sclr
usedw_out[0] <= usedw[0].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[1] <= usedw[1].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[2] <= usedw[2].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[3] <= usedw[3].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[4] <= usedw[4].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[5] <= usedw[5].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[6] <= usedw[6].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[7] <= usedw[7].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[8] <= usedw[8].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[9] <= usedw[9].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[10] <= usedw[10].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[11] <= usedw[11].DB_MAX_OUTPUT_PORT_TYPE
wreq => _.IN1
wreq => _.IN1
wreq => _.IN0
wreq => valid_wreq.IN0


|img_coding|context_encoder:context_encoder_inst2|coding_queue:context1_inst1|fifo:fifo_inst1|scfifo:scfifo_component|scfifo_fe61:auto_generated|a_dpfifo_tu31:dpfifo|a_fefifo_1bf:fifo_state|cntr_qp7:count_usedw
aclr => counter_reg_bit[11].IN0
clock => counter_reg_bit[11].CLK
clock => counter_reg_bit[10].CLK
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter_reg_bit[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter_reg_bit[11].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB
updown => counter_comb_bita4.DATAB
updown => counter_comb_bita5.DATAB
updown => counter_comb_bita6.DATAB
updown => counter_comb_bita7.DATAB
updown => counter_comb_bita8.DATAB
updown => counter_comb_bita9.DATAB
updown => counter_comb_bita10.DATAB
updown => counter_comb_bita11.DATAB


|img_coding|context_encoder:context_encoder_inst2|coding_queue:context1_inst1|fifo:fifo_inst1|scfifo:scfifo_component|scfifo_fe61:auto_generated|a_dpfifo_tu31:dpfifo|dpram_8811:FIFOram
data[0] => altsyncram_23k1:altsyncram1.data_a[0]
inclock => altsyncram_23k1:altsyncram1.clock0
outclock => altsyncram_23k1:altsyncram1.clock1
outclocken => altsyncram_23k1:altsyncram1.clocken1
q[0] <= altsyncram_23k1:altsyncram1.q_b[0]
rdaddress[0] => altsyncram_23k1:altsyncram1.address_b[0]
rdaddress[1] => altsyncram_23k1:altsyncram1.address_b[1]
rdaddress[2] => altsyncram_23k1:altsyncram1.address_b[2]
rdaddress[3] => altsyncram_23k1:altsyncram1.address_b[3]
rdaddress[4] => altsyncram_23k1:altsyncram1.address_b[4]
rdaddress[5] => altsyncram_23k1:altsyncram1.address_b[5]
rdaddress[6] => altsyncram_23k1:altsyncram1.address_b[6]
rdaddress[7] => altsyncram_23k1:altsyncram1.address_b[7]
rdaddress[8] => altsyncram_23k1:altsyncram1.address_b[8]
rdaddress[9] => altsyncram_23k1:altsyncram1.address_b[9]
rdaddress[10] => altsyncram_23k1:altsyncram1.address_b[10]
rdaddress[11] => altsyncram_23k1:altsyncram1.address_b[11]
wraddress[0] => altsyncram_23k1:altsyncram1.address_a[0]
wraddress[1] => altsyncram_23k1:altsyncram1.address_a[1]
wraddress[2] => altsyncram_23k1:altsyncram1.address_a[2]
wraddress[3] => altsyncram_23k1:altsyncram1.address_a[3]
wraddress[4] => altsyncram_23k1:altsyncram1.address_a[4]
wraddress[5] => altsyncram_23k1:altsyncram1.address_a[5]
wraddress[6] => altsyncram_23k1:altsyncram1.address_a[6]
wraddress[7] => altsyncram_23k1:altsyncram1.address_a[7]
wraddress[8] => altsyncram_23k1:altsyncram1.address_a[8]
wraddress[9] => altsyncram_23k1:altsyncram1.address_a[9]
wraddress[10] => altsyncram_23k1:altsyncram1.address_a[10]
wraddress[11] => altsyncram_23k1:altsyncram1.address_a[11]
wren => altsyncram_23k1:altsyncram1.wren_a


|img_coding|context_encoder:context_encoder_inst2|coding_queue:context1_inst1|fifo:fifo_inst1|scfifo:scfifo_component|scfifo_fe61:auto_generated|a_dpfifo_tu31:dpfifo|dpram_8811:FIFOram|altsyncram_23k1:altsyncram1
address_a[0] => ram_block2a0.PORTAADDR
address_a[1] => ram_block2a0.PORTAADDR1
address_a[2] => ram_block2a0.PORTAADDR2
address_a[3] => ram_block2a0.PORTAADDR3
address_a[4] => ram_block2a0.PORTAADDR4
address_a[5] => ram_block2a0.PORTAADDR5
address_a[6] => ram_block2a0.PORTAADDR6
address_a[7] => ram_block2a0.PORTAADDR7
address_a[8] => ram_block2a0.PORTAADDR8
address_a[9] => ram_block2a0.PORTAADDR9
address_a[10] => ram_block2a0.PORTAADDR10
address_a[11] => ram_block2a0.PORTAADDR11
address_b[0] => ram_block2a0.PORTBADDR
address_b[1] => ram_block2a0.PORTBADDR1
address_b[2] => ram_block2a0.PORTBADDR2
address_b[3] => ram_block2a0.PORTBADDR3
address_b[4] => ram_block2a0.PORTBADDR4
address_b[5] => ram_block2a0.PORTBADDR5
address_b[6] => ram_block2a0.PORTBADDR6
address_b[7] => ram_block2a0.PORTBADDR7
address_b[8] => ram_block2a0.PORTBADDR8
address_b[9] => ram_block2a0.PORTBADDR9
address_b[10] => ram_block2a0.PORTBADDR10
address_b[11] => ram_block2a0.PORTBADDR11
clock0 => ram_block2a0.CLK0
clock1 => ram_block2a0.CLK1
clocken1 => ram_block2a0.ENA1
data_a[0] => ram_block2a0.PORTADATAIN
q_b[0] <= ram_block2a0.PORTBDATAOUT
wren_a => ram_block2a0.PORTAWE
wren_a => ram_block2a0.ENA0


|img_coding|context_encoder:context_encoder_inst2|coding_queue:context1_inst1|fifo:fifo_inst1|scfifo:scfifo_component|scfifo_fe61:auto_generated|a_dpfifo_tu31:dpfifo|cntr_epb:rd_ptr_count
aclr => counter_reg_bit[11].IN0
clock => counter_reg_bit[11].CLK
clock => counter_reg_bit[10].CLK
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter_reg_bit[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter_reg_bit[11].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|img_coding|context_encoder:context_encoder_inst2|coding_queue:context1_inst1|fifo:fifo_inst1|scfifo:scfifo_component|scfifo_fe61:auto_generated|a_dpfifo_tu31:dpfifo|cntr_epb:wr_ptr
aclr => counter_reg_bit[11].IN0
clock => counter_reg_bit[11].CLK
clock => counter_reg_bit[10].CLK
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter_reg_bit[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter_reg_bit[11].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|img_coding|context_encoder:context_encoder_inst2|coding_queue:context1_inst1|coder:coder_inst1
clk => bit_output~reg0.CLK
clk => address[0].CLK
clk => address[1].CLK
clk => address[2].CLK
clk => address[3].CLK
clk => address[4].CLK
clk => address[5].CLK
clk => address[6].CLK
clk => address[7].CLK
clk => address[8].CLK
clk => output_valid~reg0.CLK
clk => rom_clk.CLK
clk => first_bit.CLK
clk => bits_outstanding[0].CLK
clk => bits_outstanding[1].CLK
clk => bits_outstanding[2].CLK
clk => bits_outstanding[3].CLK
clk => bits_outstanding[4].CLK
clk => bits_outstanding[5].CLK
clk => bits_outstanding[6].CLK
clk => bits_outstanding[7].CLK
clk => bits_outstanding[8].CLK
clk => bits_outstanding[9].CLK
clk => bits_outstanding[10].CLK
clk => L[0].CLK
clk => L[1].CLK
clk => L[2].CLK
clk => L[3].CLK
clk => L[4].CLK
clk => L[5].CLK
clk => L[6].CLK
clk => L[7].CLK
clk => L[8].CLK
clk => L[9].CLK
clk => L[10].CLK
clk => RLPS[0].CLK
clk => RLPS[1].CLK
clk => RLPS[2].CLK
clk => RLPS[3].CLK
clk => RLPS[4].CLK
clk => RLPS[5].CLK
clk => RLPS[6].CLK
clk => RLPS[7].CLK
clk => RLPS[8].CLK
clk => RLPS[9].CLK
clk => RLPS[10].CLK
clk => state[0].CLK
clk => state[1].CLK
clk => state[2].CLK
clk => state[3].CLK
clk => state[4].CLK
clk => state[5].CLK
clk => R[0].CLK
clk => R[1].CLK
clk => R[2].CLK
clk => R[3].CLK
clk => R[4].CLK
clk => R[5].CLK
clk => R[6].CLK
clk => R[7].CLK
clk => R[8].CLK
clk => R[9].CLK
clk => R[10].CLK
clk => LPS.CLK
clk => step~1.DATAIN
rst_n => address[0].OUTPUTSELECT
rst_n => address[1].OUTPUTSELECT
rst_n => address[2].OUTPUTSELECT
rst_n => address[3].OUTPUTSELECT
rst_n => address[4].OUTPUTSELECT
rst_n => address[5].OUTPUTSELECT
rst_n => address[6].OUTPUTSELECT
rst_n => address[7].OUTPUTSELECT
rst_n => address[8].OUTPUTSELECT
rst_n => output_valid~reg0.ACLR
rst_n => rom_clk.ACLR
rst_n => first_bit.PRESET
rst_n => bits_outstanding[0].ACLR
rst_n => bits_outstanding[1].ACLR
rst_n => bits_outstanding[2].ACLR
rst_n => bits_outstanding[3].ACLR
rst_n => bits_outstanding[4].ACLR
rst_n => bits_outstanding[5].ACLR
rst_n => bits_outstanding[6].ACLR
rst_n => bits_outstanding[7].ACLR
rst_n => bits_outstanding[8].ACLR
rst_n => bits_outstanding[9].ACLR
rst_n => bits_outstanding[10].ACLR
rst_n => L[0].ACLR
rst_n => L[1].ACLR
rst_n => L[2].ACLR
rst_n => L[3].ACLR
rst_n => L[4].ACLR
rst_n => L[5].ACLR
rst_n => L[6].ACLR
rst_n => L[7].ACLR
rst_n => L[8].ACLR
rst_n => L[9].ACLR
rst_n => L[10].ACLR
rst_n => state[0].PRESET
rst_n => state[1].ACLR
rst_n => state[2].ACLR
rst_n => state[3].ACLR
rst_n => state[4].PRESET
rst_n => state[5].ACLR
rst_n => R[0].ACLR
rst_n => R[1].PRESET
rst_n => R[2].PRESET
rst_n => R[3].PRESET
rst_n => R[4].PRESET
rst_n => R[5].PRESET
rst_n => R[6].PRESET
rst_n => R[7].PRESET
rst_n => R[8].PRESET
rst_n => R[9].ACLR
rst_n => R[10].ACLR
rst_n => LPS.PRESET
rst_n => step~3.DATAIN
rst_n => bit_output~reg0.ENA
rst_n => RLPS[10].ENA
rst_n => RLPS[9].ENA
rst_n => RLPS[8].ENA
rst_n => RLPS[7].ENA
rst_n => RLPS[6].ENA
rst_n => RLPS[5].ENA
rst_n => RLPS[4].ENA
rst_n => RLPS[3].ENA
rst_n => RLPS[2].ENA
rst_n => RLPS[1].ENA
rst_n => RLPS[0].ENA
bit_input => always1.IN1
input_valid => step_next.0000001.DATAB
input_valid => Selector0.IN1
bit_output <= bit_output~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_valid <= output_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
code_ready <= code_ready.DB_MAX_OUTPUT_PORT_TYPE


|img_coding|context_encoder:context_encoder_inst2|coding_queue:context1_inst1|coder:coder_inst1|rom:rom_inst1
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a


|img_coding|context_encoder:context_encoder_inst2|coding_queue:context1_inst1|coder:coder_inst1|rom:rom_inst1|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_dca1:auto_generated.address_a[0]
address_a[1] => altsyncram_dca1:auto_generated.address_a[1]
address_a[2] => altsyncram_dca1:auto_generated.address_a[2]
address_a[3] => altsyncram_dca1:auto_generated.address_a[3]
address_a[4] => altsyncram_dca1:auto_generated.address_a[4]
address_a[5] => altsyncram_dca1:auto_generated.address_a[5]
address_a[6] => altsyncram_dca1:auto_generated.address_a[6]
address_a[7] => altsyncram_dca1:auto_generated.address_a[7]
address_a[8] => altsyncram_dca1:auto_generated.address_a[8]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_dca1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_dca1:auto_generated.q_a[0]
q_a[1] <= altsyncram_dca1:auto_generated.q_a[1]
q_a[2] <= altsyncram_dca1:auto_generated.q_a[2]
q_a[3] <= altsyncram_dca1:auto_generated.q_a[3]
q_a[4] <= altsyncram_dca1:auto_generated.q_a[4]
q_a[5] <= altsyncram_dca1:auto_generated.q_a[5]
q_a[6] <= altsyncram_dca1:auto_generated.q_a[6]
q_a[7] <= altsyncram_dca1:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|img_coding|context_encoder:context_encoder_inst2|coding_queue:context1_inst1|coder:coder_inst1|rom:rom_inst1|altsyncram:altsyncram_component|altsyncram_dca1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT


|img_coding|context_encoder:context_encoder_inst2|coding_queue:context2_inst1
clk => fifo_inst1_clock.IN2
rst_n => rst_n.IN1
bit_input => fifo_inst1_data.IN1
wrreq => fifo_inst1_wrreq.IN1
bit_output <= coder:coder_inst1.bit_output
fifo_full <= fifo:fifo_inst1.almost_full
space_used[0] <= <GND>
space_used[1] <= <GND>
space_used[2] <= <GND>
space_used[3] <= <GND>
space_used[4] <= <GND>
space_used[5] <= <GND>
space_used[6] <= <GND>
space_used[7] <= <GND>
space_used[8] <= <GND>
space_used[9] <= <GND>
space_used[10] <= <GND>
space_used[11] <= <GND>
fifo_empty <= fifo:fifo_inst1.empty


|img_coding|context_encoder:context_encoder_inst2|coding_queue:context2_inst1|fifo:fifo_inst1
aclr => aclr.IN1
clock => clock.IN1
data[0] => data[0].IN1
rdreq => rdreq.IN1
wrreq => wrreq.IN1
almost_full <= scfifo:scfifo_component.almost_full
empty <= scfifo:scfifo_component.empty
q[0] <= scfifo:scfifo_component.q


|img_coding|context_encoder:context_encoder_inst2|coding_queue:context2_inst1|fifo:fifo_inst1|scfifo:scfifo_component
data[0] => scfifo_fe61:auto_generated.data[0]
q[0] <= scfifo_fe61:auto_generated.q[0]
wrreq => scfifo_fe61:auto_generated.wrreq
rdreq => scfifo_fe61:auto_generated.rdreq
clock => scfifo_fe61:auto_generated.clock
aclr => scfifo_fe61:auto_generated.aclr
sclr => ~NO_FANOUT~
empty <= scfifo_fe61:auto_generated.empty
full <= <GND>
almost_full <= scfifo_fe61:auto_generated.almost_full
almost_empty <= <GND>
usedw[0] <= <GND>
usedw[1] <= <GND>
usedw[2] <= <GND>
usedw[3] <= <GND>
usedw[4] <= <GND>
usedw[5] <= <GND>
usedw[6] <= <GND>
usedw[7] <= <GND>
usedw[8] <= <GND>
usedw[9] <= <GND>
usedw[10] <= <GND>
usedw[11] <= <GND>


|img_coding|context_encoder:context_encoder_inst2|coding_queue:context2_inst1|fifo:fifo_inst1|scfifo:scfifo_component|scfifo_fe61:auto_generated
aclr => a_dpfifo_tu31:dpfifo.aclr
aclr => dffe_af.IN0
almost_full <= dffe_af.DB_MAX_OUTPUT_PORT_TYPE
clock => a_dpfifo_tu31:dpfifo.clock
clock => dffe_af.CLK
data[0] => a_dpfifo_tu31:dpfifo.data[0]
empty <= a_dpfifo_tu31:dpfifo.empty
q[0] <= a_dpfifo_tu31:dpfifo.q[0]
rdreq => a_dpfifo_tu31:dpfifo.rreq
rdreq => _.IN1
rdreq => _.IN0
wrreq => a_dpfifo_tu31:dpfifo.wreq
wrreq => _.IN0
wrreq => _.IN1


|img_coding|context_encoder:context_encoder_inst2|coding_queue:context2_inst1|fifo:fifo_inst1|scfifo:scfifo_component|scfifo_fe61:auto_generated|a_dpfifo_tu31:dpfifo
aclr => a_fefifo_1bf:fifo_state.aclr
aclr => cntr_epb:rd_ptr_count.aclr
aclr => cntr_epb:wr_ptr.aclr
clock => a_fefifo_1bf:fifo_state.clock
clock => dpram_8811:FIFOram.inclock
clock => dpram_8811:FIFOram.outclock
clock => cntr_epb:rd_ptr_count.clock
clock => cntr_epb:wr_ptr.clock
data[0] => dpram_8811:FIFOram.data[0]
empty <= a_fefifo_1bf:fifo_state.empty
q[0] <= dpram_8811:FIFOram.q[0]
rreq => a_fefifo_1bf:fifo_state.rreq
rreq => valid_rreq.IN0
sclr => a_fefifo_1bf:fifo_state.sclr
sclr => _.IN1
sclr => _.IN0
sclr => cntr_epb:rd_ptr_count.sclr
sclr => cntr_epb:wr_ptr.sclr
usedw[0] <= a_fefifo_1bf:fifo_state.usedw_out[0]
usedw[1] <= a_fefifo_1bf:fifo_state.usedw_out[1]
usedw[2] <= a_fefifo_1bf:fifo_state.usedw_out[2]
usedw[3] <= a_fefifo_1bf:fifo_state.usedw_out[3]
usedw[4] <= a_fefifo_1bf:fifo_state.usedw_out[4]
usedw[5] <= a_fefifo_1bf:fifo_state.usedw_out[5]
usedw[6] <= a_fefifo_1bf:fifo_state.usedw_out[6]
usedw[7] <= a_fefifo_1bf:fifo_state.usedw_out[7]
usedw[8] <= a_fefifo_1bf:fifo_state.usedw_out[8]
usedw[9] <= a_fefifo_1bf:fifo_state.usedw_out[9]
usedw[10] <= a_fefifo_1bf:fifo_state.usedw_out[10]
usedw[11] <= a_fefifo_1bf:fifo_state.usedw_out[11]
wreq => a_fefifo_1bf:fifo_state.wreq
wreq => valid_wreq.IN0


|img_coding|context_encoder:context_encoder_inst2|coding_queue:context2_inst1|fifo:fifo_inst1|scfifo:scfifo_component|scfifo_fe61:auto_generated|a_dpfifo_tu31:dpfifo|a_fefifo_1bf:fifo_state
aclr => b_full.IN0
aclr => b_non_empty.IN0
aclr => cntr_qp7:count_usedw.aclr
clock => cntr_qp7:count_usedw.clock
clock => b_full.CLK
clock => b_non_empty.CLK
empty <= empty.DB_MAX_OUTPUT_PORT_TYPE
full <= b_full.DB_MAX_OUTPUT_PORT_TYPE
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => valid_rreq.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_qp7:count_usedw.sclr
usedw_out[0] <= usedw[0].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[1] <= usedw[1].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[2] <= usedw[2].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[3] <= usedw[3].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[4] <= usedw[4].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[5] <= usedw[5].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[6] <= usedw[6].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[7] <= usedw[7].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[8] <= usedw[8].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[9] <= usedw[9].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[10] <= usedw[10].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[11] <= usedw[11].DB_MAX_OUTPUT_PORT_TYPE
wreq => _.IN1
wreq => _.IN1
wreq => _.IN0
wreq => valid_wreq.IN0


|img_coding|context_encoder:context_encoder_inst2|coding_queue:context2_inst1|fifo:fifo_inst1|scfifo:scfifo_component|scfifo_fe61:auto_generated|a_dpfifo_tu31:dpfifo|a_fefifo_1bf:fifo_state|cntr_qp7:count_usedw
aclr => counter_reg_bit[11].IN0
clock => counter_reg_bit[11].CLK
clock => counter_reg_bit[10].CLK
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter_reg_bit[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter_reg_bit[11].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB
updown => counter_comb_bita4.DATAB
updown => counter_comb_bita5.DATAB
updown => counter_comb_bita6.DATAB
updown => counter_comb_bita7.DATAB
updown => counter_comb_bita8.DATAB
updown => counter_comb_bita9.DATAB
updown => counter_comb_bita10.DATAB
updown => counter_comb_bita11.DATAB


|img_coding|context_encoder:context_encoder_inst2|coding_queue:context2_inst1|fifo:fifo_inst1|scfifo:scfifo_component|scfifo_fe61:auto_generated|a_dpfifo_tu31:dpfifo|dpram_8811:FIFOram
data[0] => altsyncram_23k1:altsyncram1.data_a[0]
inclock => altsyncram_23k1:altsyncram1.clock0
outclock => altsyncram_23k1:altsyncram1.clock1
outclocken => altsyncram_23k1:altsyncram1.clocken1
q[0] <= altsyncram_23k1:altsyncram1.q_b[0]
rdaddress[0] => altsyncram_23k1:altsyncram1.address_b[0]
rdaddress[1] => altsyncram_23k1:altsyncram1.address_b[1]
rdaddress[2] => altsyncram_23k1:altsyncram1.address_b[2]
rdaddress[3] => altsyncram_23k1:altsyncram1.address_b[3]
rdaddress[4] => altsyncram_23k1:altsyncram1.address_b[4]
rdaddress[5] => altsyncram_23k1:altsyncram1.address_b[5]
rdaddress[6] => altsyncram_23k1:altsyncram1.address_b[6]
rdaddress[7] => altsyncram_23k1:altsyncram1.address_b[7]
rdaddress[8] => altsyncram_23k1:altsyncram1.address_b[8]
rdaddress[9] => altsyncram_23k1:altsyncram1.address_b[9]
rdaddress[10] => altsyncram_23k1:altsyncram1.address_b[10]
rdaddress[11] => altsyncram_23k1:altsyncram1.address_b[11]
wraddress[0] => altsyncram_23k1:altsyncram1.address_a[0]
wraddress[1] => altsyncram_23k1:altsyncram1.address_a[1]
wraddress[2] => altsyncram_23k1:altsyncram1.address_a[2]
wraddress[3] => altsyncram_23k1:altsyncram1.address_a[3]
wraddress[4] => altsyncram_23k1:altsyncram1.address_a[4]
wraddress[5] => altsyncram_23k1:altsyncram1.address_a[5]
wraddress[6] => altsyncram_23k1:altsyncram1.address_a[6]
wraddress[7] => altsyncram_23k1:altsyncram1.address_a[7]
wraddress[8] => altsyncram_23k1:altsyncram1.address_a[8]
wraddress[9] => altsyncram_23k1:altsyncram1.address_a[9]
wraddress[10] => altsyncram_23k1:altsyncram1.address_a[10]
wraddress[11] => altsyncram_23k1:altsyncram1.address_a[11]
wren => altsyncram_23k1:altsyncram1.wren_a


|img_coding|context_encoder:context_encoder_inst2|coding_queue:context2_inst1|fifo:fifo_inst1|scfifo:scfifo_component|scfifo_fe61:auto_generated|a_dpfifo_tu31:dpfifo|dpram_8811:FIFOram|altsyncram_23k1:altsyncram1
address_a[0] => ram_block2a0.PORTAADDR
address_a[1] => ram_block2a0.PORTAADDR1
address_a[2] => ram_block2a0.PORTAADDR2
address_a[3] => ram_block2a0.PORTAADDR3
address_a[4] => ram_block2a0.PORTAADDR4
address_a[5] => ram_block2a0.PORTAADDR5
address_a[6] => ram_block2a0.PORTAADDR6
address_a[7] => ram_block2a0.PORTAADDR7
address_a[8] => ram_block2a0.PORTAADDR8
address_a[9] => ram_block2a0.PORTAADDR9
address_a[10] => ram_block2a0.PORTAADDR10
address_a[11] => ram_block2a0.PORTAADDR11
address_b[0] => ram_block2a0.PORTBADDR
address_b[1] => ram_block2a0.PORTBADDR1
address_b[2] => ram_block2a0.PORTBADDR2
address_b[3] => ram_block2a0.PORTBADDR3
address_b[4] => ram_block2a0.PORTBADDR4
address_b[5] => ram_block2a0.PORTBADDR5
address_b[6] => ram_block2a0.PORTBADDR6
address_b[7] => ram_block2a0.PORTBADDR7
address_b[8] => ram_block2a0.PORTBADDR8
address_b[9] => ram_block2a0.PORTBADDR9
address_b[10] => ram_block2a0.PORTBADDR10
address_b[11] => ram_block2a0.PORTBADDR11
clock0 => ram_block2a0.CLK0
clock1 => ram_block2a0.CLK1
clocken1 => ram_block2a0.ENA1
data_a[0] => ram_block2a0.PORTADATAIN
q_b[0] <= ram_block2a0.PORTBDATAOUT
wren_a => ram_block2a0.PORTAWE
wren_a => ram_block2a0.ENA0


|img_coding|context_encoder:context_encoder_inst2|coding_queue:context2_inst1|fifo:fifo_inst1|scfifo:scfifo_component|scfifo_fe61:auto_generated|a_dpfifo_tu31:dpfifo|cntr_epb:rd_ptr_count
aclr => counter_reg_bit[11].IN0
clock => counter_reg_bit[11].CLK
clock => counter_reg_bit[10].CLK
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter_reg_bit[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter_reg_bit[11].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|img_coding|context_encoder:context_encoder_inst2|coding_queue:context2_inst1|fifo:fifo_inst1|scfifo:scfifo_component|scfifo_fe61:auto_generated|a_dpfifo_tu31:dpfifo|cntr_epb:wr_ptr
aclr => counter_reg_bit[11].IN0
clock => counter_reg_bit[11].CLK
clock => counter_reg_bit[10].CLK
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter_reg_bit[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter_reg_bit[11].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|img_coding|context_encoder:context_encoder_inst2|coding_queue:context2_inst1|coder:coder_inst1
clk => bit_output~reg0.CLK
clk => address[0].CLK
clk => address[1].CLK
clk => address[2].CLK
clk => address[3].CLK
clk => address[4].CLK
clk => address[5].CLK
clk => address[6].CLK
clk => address[7].CLK
clk => address[8].CLK
clk => output_valid~reg0.CLK
clk => rom_clk.CLK
clk => first_bit.CLK
clk => bits_outstanding[0].CLK
clk => bits_outstanding[1].CLK
clk => bits_outstanding[2].CLK
clk => bits_outstanding[3].CLK
clk => bits_outstanding[4].CLK
clk => bits_outstanding[5].CLK
clk => bits_outstanding[6].CLK
clk => bits_outstanding[7].CLK
clk => bits_outstanding[8].CLK
clk => bits_outstanding[9].CLK
clk => bits_outstanding[10].CLK
clk => L[0].CLK
clk => L[1].CLK
clk => L[2].CLK
clk => L[3].CLK
clk => L[4].CLK
clk => L[5].CLK
clk => L[6].CLK
clk => L[7].CLK
clk => L[8].CLK
clk => L[9].CLK
clk => L[10].CLK
clk => RLPS[0].CLK
clk => RLPS[1].CLK
clk => RLPS[2].CLK
clk => RLPS[3].CLK
clk => RLPS[4].CLK
clk => RLPS[5].CLK
clk => RLPS[6].CLK
clk => RLPS[7].CLK
clk => RLPS[8].CLK
clk => RLPS[9].CLK
clk => RLPS[10].CLK
clk => state[0].CLK
clk => state[1].CLK
clk => state[2].CLK
clk => state[3].CLK
clk => state[4].CLK
clk => state[5].CLK
clk => R[0].CLK
clk => R[1].CLK
clk => R[2].CLK
clk => R[3].CLK
clk => R[4].CLK
clk => R[5].CLK
clk => R[6].CLK
clk => R[7].CLK
clk => R[8].CLK
clk => R[9].CLK
clk => R[10].CLK
clk => LPS.CLK
clk => step~1.DATAIN
rst_n => address[0].OUTPUTSELECT
rst_n => address[1].OUTPUTSELECT
rst_n => address[2].OUTPUTSELECT
rst_n => address[3].OUTPUTSELECT
rst_n => address[4].OUTPUTSELECT
rst_n => address[5].OUTPUTSELECT
rst_n => address[6].OUTPUTSELECT
rst_n => address[7].OUTPUTSELECT
rst_n => address[8].OUTPUTSELECT
rst_n => output_valid~reg0.ACLR
rst_n => rom_clk.ACLR
rst_n => first_bit.PRESET
rst_n => bits_outstanding[0].ACLR
rst_n => bits_outstanding[1].ACLR
rst_n => bits_outstanding[2].ACLR
rst_n => bits_outstanding[3].ACLR
rst_n => bits_outstanding[4].ACLR
rst_n => bits_outstanding[5].ACLR
rst_n => bits_outstanding[6].ACLR
rst_n => bits_outstanding[7].ACLR
rst_n => bits_outstanding[8].ACLR
rst_n => bits_outstanding[9].ACLR
rst_n => bits_outstanding[10].ACLR
rst_n => L[0].ACLR
rst_n => L[1].ACLR
rst_n => L[2].ACLR
rst_n => L[3].ACLR
rst_n => L[4].ACLR
rst_n => L[5].ACLR
rst_n => L[6].ACLR
rst_n => L[7].ACLR
rst_n => L[8].ACLR
rst_n => L[9].ACLR
rst_n => L[10].ACLR
rst_n => state[0].ACLR
rst_n => state[1].PRESET
rst_n => state[2].ACLR
rst_n => state[3].PRESET
rst_n => state[4].ACLR
rst_n => state[5].ACLR
rst_n => R[0].ACLR
rst_n => R[1].PRESET
rst_n => R[2].PRESET
rst_n => R[3].PRESET
rst_n => R[4].PRESET
rst_n => R[5].PRESET
rst_n => R[6].PRESET
rst_n => R[7].PRESET
rst_n => R[8].PRESET
rst_n => R[9].ACLR
rst_n => R[10].ACLR
rst_n => LPS.PRESET
rst_n => step~3.DATAIN
rst_n => bit_output~reg0.ENA
rst_n => RLPS[10].ENA
rst_n => RLPS[9].ENA
rst_n => RLPS[8].ENA
rst_n => RLPS[7].ENA
rst_n => RLPS[6].ENA
rst_n => RLPS[5].ENA
rst_n => RLPS[4].ENA
rst_n => RLPS[3].ENA
rst_n => RLPS[2].ENA
rst_n => RLPS[1].ENA
rst_n => RLPS[0].ENA
bit_input => always1.IN1
input_valid => step_next.0000001.DATAB
input_valid => Selector0.IN1
bit_output <= bit_output~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_valid <= output_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
code_ready <= code_ready.DB_MAX_OUTPUT_PORT_TYPE


|img_coding|context_encoder:context_encoder_inst2|coding_queue:context2_inst1|coder:coder_inst1|rom:rom_inst1
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a


|img_coding|context_encoder:context_encoder_inst2|coding_queue:context2_inst1|coder:coder_inst1|rom:rom_inst1|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_dca1:auto_generated.address_a[0]
address_a[1] => altsyncram_dca1:auto_generated.address_a[1]
address_a[2] => altsyncram_dca1:auto_generated.address_a[2]
address_a[3] => altsyncram_dca1:auto_generated.address_a[3]
address_a[4] => altsyncram_dca1:auto_generated.address_a[4]
address_a[5] => altsyncram_dca1:auto_generated.address_a[5]
address_a[6] => altsyncram_dca1:auto_generated.address_a[6]
address_a[7] => altsyncram_dca1:auto_generated.address_a[7]
address_a[8] => altsyncram_dca1:auto_generated.address_a[8]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_dca1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_dca1:auto_generated.q_a[0]
q_a[1] <= altsyncram_dca1:auto_generated.q_a[1]
q_a[2] <= altsyncram_dca1:auto_generated.q_a[2]
q_a[3] <= altsyncram_dca1:auto_generated.q_a[3]
q_a[4] <= altsyncram_dca1:auto_generated.q_a[4]
q_a[5] <= altsyncram_dca1:auto_generated.q_a[5]
q_a[6] <= altsyncram_dca1:auto_generated.q_a[6]
q_a[7] <= altsyncram_dca1:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|img_coding|context_encoder:context_encoder_inst2|coding_queue:context2_inst1|coder:coder_inst1|rom:rom_inst1|altsyncram:altsyncram_component|altsyncram_dca1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT


|img_coding|context_encoder:context_encoder_inst2|coding_queue:context3_inst1
clk => fifo_inst1_clock.IN2
rst_n => rst_n.IN1
bit_input => fifo_inst1_data.IN1
wrreq => fifo_inst1_wrreq.IN1
bit_output <= coder:coder_inst1.bit_output
fifo_full <= fifo:fifo_inst1.almost_full
space_used[0] <= <GND>
space_used[1] <= <GND>
space_used[2] <= <GND>
space_used[3] <= <GND>
space_used[4] <= <GND>
space_used[5] <= <GND>
space_used[6] <= <GND>
space_used[7] <= <GND>
space_used[8] <= <GND>
space_used[9] <= <GND>
space_used[10] <= <GND>
space_used[11] <= <GND>
fifo_empty <= fifo:fifo_inst1.empty


|img_coding|context_encoder:context_encoder_inst2|coding_queue:context3_inst1|fifo:fifo_inst1
aclr => aclr.IN1
clock => clock.IN1
data[0] => data[0].IN1
rdreq => rdreq.IN1
wrreq => wrreq.IN1
almost_full <= scfifo:scfifo_component.almost_full
empty <= scfifo:scfifo_component.empty
q[0] <= scfifo:scfifo_component.q


|img_coding|context_encoder:context_encoder_inst2|coding_queue:context3_inst1|fifo:fifo_inst1|scfifo:scfifo_component
data[0] => scfifo_fe61:auto_generated.data[0]
q[0] <= scfifo_fe61:auto_generated.q[0]
wrreq => scfifo_fe61:auto_generated.wrreq
rdreq => scfifo_fe61:auto_generated.rdreq
clock => scfifo_fe61:auto_generated.clock
aclr => scfifo_fe61:auto_generated.aclr
sclr => ~NO_FANOUT~
empty <= scfifo_fe61:auto_generated.empty
full <= <GND>
almost_full <= scfifo_fe61:auto_generated.almost_full
almost_empty <= <GND>
usedw[0] <= <GND>
usedw[1] <= <GND>
usedw[2] <= <GND>
usedw[3] <= <GND>
usedw[4] <= <GND>
usedw[5] <= <GND>
usedw[6] <= <GND>
usedw[7] <= <GND>
usedw[8] <= <GND>
usedw[9] <= <GND>
usedw[10] <= <GND>
usedw[11] <= <GND>


|img_coding|context_encoder:context_encoder_inst2|coding_queue:context3_inst1|fifo:fifo_inst1|scfifo:scfifo_component|scfifo_fe61:auto_generated
aclr => a_dpfifo_tu31:dpfifo.aclr
aclr => dffe_af.IN0
almost_full <= dffe_af.DB_MAX_OUTPUT_PORT_TYPE
clock => a_dpfifo_tu31:dpfifo.clock
clock => dffe_af.CLK
data[0] => a_dpfifo_tu31:dpfifo.data[0]
empty <= a_dpfifo_tu31:dpfifo.empty
q[0] <= a_dpfifo_tu31:dpfifo.q[0]
rdreq => a_dpfifo_tu31:dpfifo.rreq
rdreq => _.IN1
rdreq => _.IN0
wrreq => a_dpfifo_tu31:dpfifo.wreq
wrreq => _.IN0
wrreq => _.IN1


|img_coding|context_encoder:context_encoder_inst2|coding_queue:context3_inst1|fifo:fifo_inst1|scfifo:scfifo_component|scfifo_fe61:auto_generated|a_dpfifo_tu31:dpfifo
aclr => a_fefifo_1bf:fifo_state.aclr
aclr => cntr_epb:rd_ptr_count.aclr
aclr => cntr_epb:wr_ptr.aclr
clock => a_fefifo_1bf:fifo_state.clock
clock => dpram_8811:FIFOram.inclock
clock => dpram_8811:FIFOram.outclock
clock => cntr_epb:rd_ptr_count.clock
clock => cntr_epb:wr_ptr.clock
data[0] => dpram_8811:FIFOram.data[0]
empty <= a_fefifo_1bf:fifo_state.empty
q[0] <= dpram_8811:FIFOram.q[0]
rreq => a_fefifo_1bf:fifo_state.rreq
rreq => valid_rreq.IN0
sclr => a_fefifo_1bf:fifo_state.sclr
sclr => _.IN1
sclr => _.IN0
sclr => cntr_epb:rd_ptr_count.sclr
sclr => cntr_epb:wr_ptr.sclr
usedw[0] <= a_fefifo_1bf:fifo_state.usedw_out[0]
usedw[1] <= a_fefifo_1bf:fifo_state.usedw_out[1]
usedw[2] <= a_fefifo_1bf:fifo_state.usedw_out[2]
usedw[3] <= a_fefifo_1bf:fifo_state.usedw_out[3]
usedw[4] <= a_fefifo_1bf:fifo_state.usedw_out[4]
usedw[5] <= a_fefifo_1bf:fifo_state.usedw_out[5]
usedw[6] <= a_fefifo_1bf:fifo_state.usedw_out[6]
usedw[7] <= a_fefifo_1bf:fifo_state.usedw_out[7]
usedw[8] <= a_fefifo_1bf:fifo_state.usedw_out[8]
usedw[9] <= a_fefifo_1bf:fifo_state.usedw_out[9]
usedw[10] <= a_fefifo_1bf:fifo_state.usedw_out[10]
usedw[11] <= a_fefifo_1bf:fifo_state.usedw_out[11]
wreq => a_fefifo_1bf:fifo_state.wreq
wreq => valid_wreq.IN0


|img_coding|context_encoder:context_encoder_inst2|coding_queue:context3_inst1|fifo:fifo_inst1|scfifo:scfifo_component|scfifo_fe61:auto_generated|a_dpfifo_tu31:dpfifo|a_fefifo_1bf:fifo_state
aclr => b_full.IN0
aclr => b_non_empty.IN0
aclr => cntr_qp7:count_usedw.aclr
clock => cntr_qp7:count_usedw.clock
clock => b_full.CLK
clock => b_non_empty.CLK
empty <= empty.DB_MAX_OUTPUT_PORT_TYPE
full <= b_full.DB_MAX_OUTPUT_PORT_TYPE
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => valid_rreq.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_qp7:count_usedw.sclr
usedw_out[0] <= usedw[0].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[1] <= usedw[1].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[2] <= usedw[2].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[3] <= usedw[3].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[4] <= usedw[4].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[5] <= usedw[5].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[6] <= usedw[6].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[7] <= usedw[7].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[8] <= usedw[8].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[9] <= usedw[9].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[10] <= usedw[10].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[11] <= usedw[11].DB_MAX_OUTPUT_PORT_TYPE
wreq => _.IN1
wreq => _.IN1
wreq => _.IN0
wreq => valid_wreq.IN0


|img_coding|context_encoder:context_encoder_inst2|coding_queue:context3_inst1|fifo:fifo_inst1|scfifo:scfifo_component|scfifo_fe61:auto_generated|a_dpfifo_tu31:dpfifo|a_fefifo_1bf:fifo_state|cntr_qp7:count_usedw
aclr => counter_reg_bit[11].IN0
clock => counter_reg_bit[11].CLK
clock => counter_reg_bit[10].CLK
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter_reg_bit[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter_reg_bit[11].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB
updown => counter_comb_bita4.DATAB
updown => counter_comb_bita5.DATAB
updown => counter_comb_bita6.DATAB
updown => counter_comb_bita7.DATAB
updown => counter_comb_bita8.DATAB
updown => counter_comb_bita9.DATAB
updown => counter_comb_bita10.DATAB
updown => counter_comb_bita11.DATAB


|img_coding|context_encoder:context_encoder_inst2|coding_queue:context3_inst1|fifo:fifo_inst1|scfifo:scfifo_component|scfifo_fe61:auto_generated|a_dpfifo_tu31:dpfifo|dpram_8811:FIFOram
data[0] => altsyncram_23k1:altsyncram1.data_a[0]
inclock => altsyncram_23k1:altsyncram1.clock0
outclock => altsyncram_23k1:altsyncram1.clock1
outclocken => altsyncram_23k1:altsyncram1.clocken1
q[0] <= altsyncram_23k1:altsyncram1.q_b[0]
rdaddress[0] => altsyncram_23k1:altsyncram1.address_b[0]
rdaddress[1] => altsyncram_23k1:altsyncram1.address_b[1]
rdaddress[2] => altsyncram_23k1:altsyncram1.address_b[2]
rdaddress[3] => altsyncram_23k1:altsyncram1.address_b[3]
rdaddress[4] => altsyncram_23k1:altsyncram1.address_b[4]
rdaddress[5] => altsyncram_23k1:altsyncram1.address_b[5]
rdaddress[6] => altsyncram_23k1:altsyncram1.address_b[6]
rdaddress[7] => altsyncram_23k1:altsyncram1.address_b[7]
rdaddress[8] => altsyncram_23k1:altsyncram1.address_b[8]
rdaddress[9] => altsyncram_23k1:altsyncram1.address_b[9]
rdaddress[10] => altsyncram_23k1:altsyncram1.address_b[10]
rdaddress[11] => altsyncram_23k1:altsyncram1.address_b[11]
wraddress[0] => altsyncram_23k1:altsyncram1.address_a[0]
wraddress[1] => altsyncram_23k1:altsyncram1.address_a[1]
wraddress[2] => altsyncram_23k1:altsyncram1.address_a[2]
wraddress[3] => altsyncram_23k1:altsyncram1.address_a[3]
wraddress[4] => altsyncram_23k1:altsyncram1.address_a[4]
wraddress[5] => altsyncram_23k1:altsyncram1.address_a[5]
wraddress[6] => altsyncram_23k1:altsyncram1.address_a[6]
wraddress[7] => altsyncram_23k1:altsyncram1.address_a[7]
wraddress[8] => altsyncram_23k1:altsyncram1.address_a[8]
wraddress[9] => altsyncram_23k1:altsyncram1.address_a[9]
wraddress[10] => altsyncram_23k1:altsyncram1.address_a[10]
wraddress[11] => altsyncram_23k1:altsyncram1.address_a[11]
wren => altsyncram_23k1:altsyncram1.wren_a


|img_coding|context_encoder:context_encoder_inst2|coding_queue:context3_inst1|fifo:fifo_inst1|scfifo:scfifo_component|scfifo_fe61:auto_generated|a_dpfifo_tu31:dpfifo|dpram_8811:FIFOram|altsyncram_23k1:altsyncram1
address_a[0] => ram_block2a0.PORTAADDR
address_a[1] => ram_block2a0.PORTAADDR1
address_a[2] => ram_block2a0.PORTAADDR2
address_a[3] => ram_block2a0.PORTAADDR3
address_a[4] => ram_block2a0.PORTAADDR4
address_a[5] => ram_block2a0.PORTAADDR5
address_a[6] => ram_block2a0.PORTAADDR6
address_a[7] => ram_block2a0.PORTAADDR7
address_a[8] => ram_block2a0.PORTAADDR8
address_a[9] => ram_block2a0.PORTAADDR9
address_a[10] => ram_block2a0.PORTAADDR10
address_a[11] => ram_block2a0.PORTAADDR11
address_b[0] => ram_block2a0.PORTBADDR
address_b[1] => ram_block2a0.PORTBADDR1
address_b[2] => ram_block2a0.PORTBADDR2
address_b[3] => ram_block2a0.PORTBADDR3
address_b[4] => ram_block2a0.PORTBADDR4
address_b[5] => ram_block2a0.PORTBADDR5
address_b[6] => ram_block2a0.PORTBADDR6
address_b[7] => ram_block2a0.PORTBADDR7
address_b[8] => ram_block2a0.PORTBADDR8
address_b[9] => ram_block2a0.PORTBADDR9
address_b[10] => ram_block2a0.PORTBADDR10
address_b[11] => ram_block2a0.PORTBADDR11
clock0 => ram_block2a0.CLK0
clock1 => ram_block2a0.CLK1
clocken1 => ram_block2a0.ENA1
data_a[0] => ram_block2a0.PORTADATAIN
q_b[0] <= ram_block2a0.PORTBDATAOUT
wren_a => ram_block2a0.PORTAWE
wren_a => ram_block2a0.ENA0


|img_coding|context_encoder:context_encoder_inst2|coding_queue:context3_inst1|fifo:fifo_inst1|scfifo:scfifo_component|scfifo_fe61:auto_generated|a_dpfifo_tu31:dpfifo|cntr_epb:rd_ptr_count
aclr => counter_reg_bit[11].IN0
clock => counter_reg_bit[11].CLK
clock => counter_reg_bit[10].CLK
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter_reg_bit[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter_reg_bit[11].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|img_coding|context_encoder:context_encoder_inst2|coding_queue:context3_inst1|fifo:fifo_inst1|scfifo:scfifo_component|scfifo_fe61:auto_generated|a_dpfifo_tu31:dpfifo|cntr_epb:wr_ptr
aclr => counter_reg_bit[11].IN0
clock => counter_reg_bit[11].CLK
clock => counter_reg_bit[10].CLK
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter_reg_bit[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter_reg_bit[11].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|img_coding|context_encoder:context_encoder_inst2|coding_queue:context3_inst1|coder:coder_inst1
clk => bit_output~reg0.CLK
clk => address[0].CLK
clk => address[1].CLK
clk => address[2].CLK
clk => address[3].CLK
clk => address[4].CLK
clk => address[5].CLK
clk => address[6].CLK
clk => address[7].CLK
clk => address[8].CLK
clk => output_valid~reg0.CLK
clk => rom_clk.CLK
clk => first_bit.CLK
clk => bits_outstanding[0].CLK
clk => bits_outstanding[1].CLK
clk => bits_outstanding[2].CLK
clk => bits_outstanding[3].CLK
clk => bits_outstanding[4].CLK
clk => bits_outstanding[5].CLK
clk => bits_outstanding[6].CLK
clk => bits_outstanding[7].CLK
clk => bits_outstanding[8].CLK
clk => bits_outstanding[9].CLK
clk => bits_outstanding[10].CLK
clk => L[0].CLK
clk => L[1].CLK
clk => L[2].CLK
clk => L[3].CLK
clk => L[4].CLK
clk => L[5].CLK
clk => L[6].CLK
clk => L[7].CLK
clk => L[8].CLK
clk => L[9].CLK
clk => L[10].CLK
clk => RLPS[0].CLK
clk => RLPS[1].CLK
clk => RLPS[2].CLK
clk => RLPS[3].CLK
clk => RLPS[4].CLK
clk => RLPS[5].CLK
clk => RLPS[6].CLK
clk => RLPS[7].CLK
clk => RLPS[8].CLK
clk => RLPS[9].CLK
clk => RLPS[10].CLK
clk => state[0].CLK
clk => state[1].CLK
clk => state[2].CLK
clk => state[3].CLK
clk => state[4].CLK
clk => state[5].CLK
clk => R[0].CLK
clk => R[1].CLK
clk => R[2].CLK
clk => R[3].CLK
clk => R[4].CLK
clk => R[5].CLK
clk => R[6].CLK
clk => R[7].CLK
clk => R[8].CLK
clk => R[9].CLK
clk => R[10].CLK
clk => LPS.CLK
clk => step~1.DATAIN
rst_n => address[0].OUTPUTSELECT
rst_n => address[1].OUTPUTSELECT
rst_n => address[2].OUTPUTSELECT
rst_n => address[3].OUTPUTSELECT
rst_n => address[4].OUTPUTSELECT
rst_n => address[5].OUTPUTSELECT
rst_n => address[6].OUTPUTSELECT
rst_n => address[7].OUTPUTSELECT
rst_n => address[8].OUTPUTSELECT
rst_n => output_valid~reg0.ACLR
rst_n => rom_clk.ACLR
rst_n => first_bit.PRESET
rst_n => bits_outstanding[0].ACLR
rst_n => bits_outstanding[1].ACLR
rst_n => bits_outstanding[2].ACLR
rst_n => bits_outstanding[3].ACLR
rst_n => bits_outstanding[4].ACLR
rst_n => bits_outstanding[5].ACLR
rst_n => bits_outstanding[6].ACLR
rst_n => bits_outstanding[7].ACLR
rst_n => bits_outstanding[8].ACLR
rst_n => bits_outstanding[9].ACLR
rst_n => bits_outstanding[10].ACLR
rst_n => L[0].ACLR
rst_n => L[1].ACLR
rst_n => L[2].ACLR
rst_n => L[3].ACLR
rst_n => L[4].ACLR
rst_n => L[5].ACLR
rst_n => L[6].ACLR
rst_n => L[7].ACLR
rst_n => L[8].ACLR
rst_n => L[9].ACLR
rst_n => L[10].ACLR
rst_n => state[0].PRESET
rst_n => state[1].ACLR
rst_n => state[2].PRESET
rst_n => state[3].ACLR
rst_n => state[4].ACLR
rst_n => state[5].ACLR
rst_n => R[0].ACLR
rst_n => R[1].PRESET
rst_n => R[2].PRESET
rst_n => R[3].PRESET
rst_n => R[4].PRESET
rst_n => R[5].PRESET
rst_n => R[6].PRESET
rst_n => R[7].PRESET
rst_n => R[8].PRESET
rst_n => R[9].ACLR
rst_n => R[10].ACLR
rst_n => LPS.PRESET
rst_n => step~3.DATAIN
rst_n => bit_output~reg0.ENA
rst_n => RLPS[10].ENA
rst_n => RLPS[9].ENA
rst_n => RLPS[8].ENA
rst_n => RLPS[7].ENA
rst_n => RLPS[6].ENA
rst_n => RLPS[5].ENA
rst_n => RLPS[4].ENA
rst_n => RLPS[3].ENA
rst_n => RLPS[2].ENA
rst_n => RLPS[1].ENA
rst_n => RLPS[0].ENA
bit_input => always1.IN1
input_valid => step_next.0000001.DATAB
input_valid => Selector0.IN1
bit_output <= bit_output~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_valid <= output_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
code_ready <= code_ready.DB_MAX_OUTPUT_PORT_TYPE


|img_coding|context_encoder:context_encoder_inst2|coding_queue:context3_inst1|coder:coder_inst1|rom:rom_inst1
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a


|img_coding|context_encoder:context_encoder_inst2|coding_queue:context3_inst1|coder:coder_inst1|rom:rom_inst1|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_dca1:auto_generated.address_a[0]
address_a[1] => altsyncram_dca1:auto_generated.address_a[1]
address_a[2] => altsyncram_dca1:auto_generated.address_a[2]
address_a[3] => altsyncram_dca1:auto_generated.address_a[3]
address_a[4] => altsyncram_dca1:auto_generated.address_a[4]
address_a[5] => altsyncram_dca1:auto_generated.address_a[5]
address_a[6] => altsyncram_dca1:auto_generated.address_a[6]
address_a[7] => altsyncram_dca1:auto_generated.address_a[7]
address_a[8] => altsyncram_dca1:auto_generated.address_a[8]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_dca1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_dca1:auto_generated.q_a[0]
q_a[1] <= altsyncram_dca1:auto_generated.q_a[1]
q_a[2] <= altsyncram_dca1:auto_generated.q_a[2]
q_a[3] <= altsyncram_dca1:auto_generated.q_a[3]
q_a[4] <= altsyncram_dca1:auto_generated.q_a[4]
q_a[5] <= altsyncram_dca1:auto_generated.q_a[5]
q_a[6] <= altsyncram_dca1:auto_generated.q_a[6]
q_a[7] <= altsyncram_dca1:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|img_coding|context_encoder:context_encoder_inst2|coding_queue:context3_inst1|coder:coder_inst1|rom:rom_inst1|altsyncram:altsyncram_component|altsyncram_dca1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT


|img_coding|context_encoder:context_encoder_inst2|coding_queue:context4_inst1
clk => fifo_inst1_clock.IN2
rst_n => rst_n.IN1
bit_input => fifo_inst1_data.IN1
wrreq => fifo_inst1_wrreq.IN1
bit_output <= coder:coder_inst1.bit_output
fifo_full <= fifo:fifo_inst1.almost_full
space_used[0] <= <GND>
space_used[1] <= <GND>
space_used[2] <= <GND>
space_used[3] <= <GND>
space_used[4] <= <GND>
space_used[5] <= <GND>
space_used[6] <= <GND>
space_used[7] <= <GND>
space_used[8] <= <GND>
space_used[9] <= <GND>
space_used[10] <= <GND>
space_used[11] <= <GND>
fifo_empty <= fifo:fifo_inst1.empty


|img_coding|context_encoder:context_encoder_inst2|coding_queue:context4_inst1|fifo:fifo_inst1
aclr => aclr.IN1
clock => clock.IN1
data[0] => data[0].IN1
rdreq => rdreq.IN1
wrreq => wrreq.IN1
almost_full <= scfifo:scfifo_component.almost_full
empty <= scfifo:scfifo_component.empty
q[0] <= scfifo:scfifo_component.q


|img_coding|context_encoder:context_encoder_inst2|coding_queue:context4_inst1|fifo:fifo_inst1|scfifo:scfifo_component
data[0] => scfifo_fe61:auto_generated.data[0]
q[0] <= scfifo_fe61:auto_generated.q[0]
wrreq => scfifo_fe61:auto_generated.wrreq
rdreq => scfifo_fe61:auto_generated.rdreq
clock => scfifo_fe61:auto_generated.clock
aclr => scfifo_fe61:auto_generated.aclr
sclr => ~NO_FANOUT~
empty <= scfifo_fe61:auto_generated.empty
full <= <GND>
almost_full <= scfifo_fe61:auto_generated.almost_full
almost_empty <= <GND>
usedw[0] <= <GND>
usedw[1] <= <GND>
usedw[2] <= <GND>
usedw[3] <= <GND>
usedw[4] <= <GND>
usedw[5] <= <GND>
usedw[6] <= <GND>
usedw[7] <= <GND>
usedw[8] <= <GND>
usedw[9] <= <GND>
usedw[10] <= <GND>
usedw[11] <= <GND>


|img_coding|context_encoder:context_encoder_inst2|coding_queue:context4_inst1|fifo:fifo_inst1|scfifo:scfifo_component|scfifo_fe61:auto_generated
aclr => a_dpfifo_tu31:dpfifo.aclr
aclr => dffe_af.IN0
almost_full <= dffe_af.DB_MAX_OUTPUT_PORT_TYPE
clock => a_dpfifo_tu31:dpfifo.clock
clock => dffe_af.CLK
data[0] => a_dpfifo_tu31:dpfifo.data[0]
empty <= a_dpfifo_tu31:dpfifo.empty
q[0] <= a_dpfifo_tu31:dpfifo.q[0]
rdreq => a_dpfifo_tu31:dpfifo.rreq
rdreq => _.IN1
rdreq => _.IN0
wrreq => a_dpfifo_tu31:dpfifo.wreq
wrreq => _.IN0
wrreq => _.IN1


|img_coding|context_encoder:context_encoder_inst2|coding_queue:context4_inst1|fifo:fifo_inst1|scfifo:scfifo_component|scfifo_fe61:auto_generated|a_dpfifo_tu31:dpfifo
aclr => a_fefifo_1bf:fifo_state.aclr
aclr => cntr_epb:rd_ptr_count.aclr
aclr => cntr_epb:wr_ptr.aclr
clock => a_fefifo_1bf:fifo_state.clock
clock => dpram_8811:FIFOram.inclock
clock => dpram_8811:FIFOram.outclock
clock => cntr_epb:rd_ptr_count.clock
clock => cntr_epb:wr_ptr.clock
data[0] => dpram_8811:FIFOram.data[0]
empty <= a_fefifo_1bf:fifo_state.empty
q[0] <= dpram_8811:FIFOram.q[0]
rreq => a_fefifo_1bf:fifo_state.rreq
rreq => valid_rreq.IN0
sclr => a_fefifo_1bf:fifo_state.sclr
sclr => _.IN1
sclr => _.IN0
sclr => cntr_epb:rd_ptr_count.sclr
sclr => cntr_epb:wr_ptr.sclr
usedw[0] <= a_fefifo_1bf:fifo_state.usedw_out[0]
usedw[1] <= a_fefifo_1bf:fifo_state.usedw_out[1]
usedw[2] <= a_fefifo_1bf:fifo_state.usedw_out[2]
usedw[3] <= a_fefifo_1bf:fifo_state.usedw_out[3]
usedw[4] <= a_fefifo_1bf:fifo_state.usedw_out[4]
usedw[5] <= a_fefifo_1bf:fifo_state.usedw_out[5]
usedw[6] <= a_fefifo_1bf:fifo_state.usedw_out[6]
usedw[7] <= a_fefifo_1bf:fifo_state.usedw_out[7]
usedw[8] <= a_fefifo_1bf:fifo_state.usedw_out[8]
usedw[9] <= a_fefifo_1bf:fifo_state.usedw_out[9]
usedw[10] <= a_fefifo_1bf:fifo_state.usedw_out[10]
usedw[11] <= a_fefifo_1bf:fifo_state.usedw_out[11]
wreq => a_fefifo_1bf:fifo_state.wreq
wreq => valid_wreq.IN0


|img_coding|context_encoder:context_encoder_inst2|coding_queue:context4_inst1|fifo:fifo_inst1|scfifo:scfifo_component|scfifo_fe61:auto_generated|a_dpfifo_tu31:dpfifo|a_fefifo_1bf:fifo_state
aclr => b_full.IN0
aclr => b_non_empty.IN0
aclr => cntr_qp7:count_usedw.aclr
clock => cntr_qp7:count_usedw.clock
clock => b_full.CLK
clock => b_non_empty.CLK
empty <= empty.DB_MAX_OUTPUT_PORT_TYPE
full <= b_full.DB_MAX_OUTPUT_PORT_TYPE
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => valid_rreq.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_qp7:count_usedw.sclr
usedw_out[0] <= usedw[0].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[1] <= usedw[1].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[2] <= usedw[2].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[3] <= usedw[3].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[4] <= usedw[4].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[5] <= usedw[5].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[6] <= usedw[6].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[7] <= usedw[7].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[8] <= usedw[8].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[9] <= usedw[9].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[10] <= usedw[10].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[11] <= usedw[11].DB_MAX_OUTPUT_PORT_TYPE
wreq => _.IN1
wreq => _.IN1
wreq => _.IN0
wreq => valid_wreq.IN0


|img_coding|context_encoder:context_encoder_inst2|coding_queue:context4_inst1|fifo:fifo_inst1|scfifo:scfifo_component|scfifo_fe61:auto_generated|a_dpfifo_tu31:dpfifo|a_fefifo_1bf:fifo_state|cntr_qp7:count_usedw
aclr => counter_reg_bit[11].IN0
clock => counter_reg_bit[11].CLK
clock => counter_reg_bit[10].CLK
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter_reg_bit[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter_reg_bit[11].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB
updown => counter_comb_bita4.DATAB
updown => counter_comb_bita5.DATAB
updown => counter_comb_bita6.DATAB
updown => counter_comb_bita7.DATAB
updown => counter_comb_bita8.DATAB
updown => counter_comb_bita9.DATAB
updown => counter_comb_bita10.DATAB
updown => counter_comb_bita11.DATAB


|img_coding|context_encoder:context_encoder_inst2|coding_queue:context4_inst1|fifo:fifo_inst1|scfifo:scfifo_component|scfifo_fe61:auto_generated|a_dpfifo_tu31:dpfifo|dpram_8811:FIFOram
data[0] => altsyncram_23k1:altsyncram1.data_a[0]
inclock => altsyncram_23k1:altsyncram1.clock0
outclock => altsyncram_23k1:altsyncram1.clock1
outclocken => altsyncram_23k1:altsyncram1.clocken1
q[0] <= altsyncram_23k1:altsyncram1.q_b[0]
rdaddress[0] => altsyncram_23k1:altsyncram1.address_b[0]
rdaddress[1] => altsyncram_23k1:altsyncram1.address_b[1]
rdaddress[2] => altsyncram_23k1:altsyncram1.address_b[2]
rdaddress[3] => altsyncram_23k1:altsyncram1.address_b[3]
rdaddress[4] => altsyncram_23k1:altsyncram1.address_b[4]
rdaddress[5] => altsyncram_23k1:altsyncram1.address_b[5]
rdaddress[6] => altsyncram_23k1:altsyncram1.address_b[6]
rdaddress[7] => altsyncram_23k1:altsyncram1.address_b[7]
rdaddress[8] => altsyncram_23k1:altsyncram1.address_b[8]
rdaddress[9] => altsyncram_23k1:altsyncram1.address_b[9]
rdaddress[10] => altsyncram_23k1:altsyncram1.address_b[10]
rdaddress[11] => altsyncram_23k1:altsyncram1.address_b[11]
wraddress[0] => altsyncram_23k1:altsyncram1.address_a[0]
wraddress[1] => altsyncram_23k1:altsyncram1.address_a[1]
wraddress[2] => altsyncram_23k1:altsyncram1.address_a[2]
wraddress[3] => altsyncram_23k1:altsyncram1.address_a[3]
wraddress[4] => altsyncram_23k1:altsyncram1.address_a[4]
wraddress[5] => altsyncram_23k1:altsyncram1.address_a[5]
wraddress[6] => altsyncram_23k1:altsyncram1.address_a[6]
wraddress[7] => altsyncram_23k1:altsyncram1.address_a[7]
wraddress[8] => altsyncram_23k1:altsyncram1.address_a[8]
wraddress[9] => altsyncram_23k1:altsyncram1.address_a[9]
wraddress[10] => altsyncram_23k1:altsyncram1.address_a[10]
wraddress[11] => altsyncram_23k1:altsyncram1.address_a[11]
wren => altsyncram_23k1:altsyncram1.wren_a


|img_coding|context_encoder:context_encoder_inst2|coding_queue:context4_inst1|fifo:fifo_inst1|scfifo:scfifo_component|scfifo_fe61:auto_generated|a_dpfifo_tu31:dpfifo|dpram_8811:FIFOram|altsyncram_23k1:altsyncram1
address_a[0] => ram_block2a0.PORTAADDR
address_a[1] => ram_block2a0.PORTAADDR1
address_a[2] => ram_block2a0.PORTAADDR2
address_a[3] => ram_block2a0.PORTAADDR3
address_a[4] => ram_block2a0.PORTAADDR4
address_a[5] => ram_block2a0.PORTAADDR5
address_a[6] => ram_block2a0.PORTAADDR6
address_a[7] => ram_block2a0.PORTAADDR7
address_a[8] => ram_block2a0.PORTAADDR8
address_a[9] => ram_block2a0.PORTAADDR9
address_a[10] => ram_block2a0.PORTAADDR10
address_a[11] => ram_block2a0.PORTAADDR11
address_b[0] => ram_block2a0.PORTBADDR
address_b[1] => ram_block2a0.PORTBADDR1
address_b[2] => ram_block2a0.PORTBADDR2
address_b[3] => ram_block2a0.PORTBADDR3
address_b[4] => ram_block2a0.PORTBADDR4
address_b[5] => ram_block2a0.PORTBADDR5
address_b[6] => ram_block2a0.PORTBADDR6
address_b[7] => ram_block2a0.PORTBADDR7
address_b[8] => ram_block2a0.PORTBADDR8
address_b[9] => ram_block2a0.PORTBADDR9
address_b[10] => ram_block2a0.PORTBADDR10
address_b[11] => ram_block2a0.PORTBADDR11
clock0 => ram_block2a0.CLK0
clock1 => ram_block2a0.CLK1
clocken1 => ram_block2a0.ENA1
data_a[0] => ram_block2a0.PORTADATAIN
q_b[0] <= ram_block2a0.PORTBDATAOUT
wren_a => ram_block2a0.PORTAWE
wren_a => ram_block2a0.ENA0


|img_coding|context_encoder:context_encoder_inst2|coding_queue:context4_inst1|fifo:fifo_inst1|scfifo:scfifo_component|scfifo_fe61:auto_generated|a_dpfifo_tu31:dpfifo|cntr_epb:rd_ptr_count
aclr => counter_reg_bit[11].IN0
clock => counter_reg_bit[11].CLK
clock => counter_reg_bit[10].CLK
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter_reg_bit[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter_reg_bit[11].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|img_coding|context_encoder:context_encoder_inst2|coding_queue:context4_inst1|fifo:fifo_inst1|scfifo:scfifo_component|scfifo_fe61:auto_generated|a_dpfifo_tu31:dpfifo|cntr_epb:wr_ptr
aclr => counter_reg_bit[11].IN0
clock => counter_reg_bit[11].CLK
clock => counter_reg_bit[10].CLK
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter_reg_bit[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter_reg_bit[11].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|img_coding|context_encoder:context_encoder_inst2|coding_queue:context4_inst1|coder:coder_inst1
clk => bit_output~reg0.CLK
clk => address[0].CLK
clk => address[1].CLK
clk => address[2].CLK
clk => address[3].CLK
clk => address[4].CLK
clk => address[5].CLK
clk => address[6].CLK
clk => address[7].CLK
clk => address[8].CLK
clk => output_valid~reg0.CLK
clk => rom_clk.CLK
clk => first_bit.CLK
clk => bits_outstanding[0].CLK
clk => bits_outstanding[1].CLK
clk => bits_outstanding[2].CLK
clk => bits_outstanding[3].CLK
clk => bits_outstanding[4].CLK
clk => bits_outstanding[5].CLK
clk => bits_outstanding[6].CLK
clk => bits_outstanding[7].CLK
clk => bits_outstanding[8].CLK
clk => bits_outstanding[9].CLK
clk => bits_outstanding[10].CLK
clk => L[0].CLK
clk => L[1].CLK
clk => L[2].CLK
clk => L[3].CLK
clk => L[4].CLK
clk => L[5].CLK
clk => L[6].CLK
clk => L[7].CLK
clk => L[8].CLK
clk => L[9].CLK
clk => L[10].CLK
clk => RLPS[0].CLK
clk => RLPS[1].CLK
clk => RLPS[2].CLK
clk => RLPS[3].CLK
clk => RLPS[4].CLK
clk => RLPS[5].CLK
clk => RLPS[6].CLK
clk => RLPS[7].CLK
clk => RLPS[8].CLK
clk => RLPS[9].CLK
clk => RLPS[10].CLK
clk => state[0].CLK
clk => state[1].CLK
clk => state[2].CLK
clk => state[3].CLK
clk => state[4].CLK
clk => state[5].CLK
clk => R[0].CLK
clk => R[1].CLK
clk => R[2].CLK
clk => R[3].CLK
clk => R[4].CLK
clk => R[5].CLK
clk => R[6].CLK
clk => R[7].CLK
clk => R[8].CLK
clk => R[9].CLK
clk => R[10].CLK
clk => LPS.CLK
clk => step~1.DATAIN
rst_n => address[0].OUTPUTSELECT
rst_n => address[1].OUTPUTSELECT
rst_n => address[2].OUTPUTSELECT
rst_n => address[3].OUTPUTSELECT
rst_n => address[4].OUTPUTSELECT
rst_n => address[5].OUTPUTSELECT
rst_n => address[6].OUTPUTSELECT
rst_n => address[7].OUTPUTSELECT
rst_n => address[8].OUTPUTSELECT
rst_n => output_valid~reg0.ACLR
rst_n => rom_clk.ACLR
rst_n => first_bit.PRESET
rst_n => bits_outstanding[0].ACLR
rst_n => bits_outstanding[1].ACLR
rst_n => bits_outstanding[2].ACLR
rst_n => bits_outstanding[3].ACLR
rst_n => bits_outstanding[4].ACLR
rst_n => bits_outstanding[5].ACLR
rst_n => bits_outstanding[6].ACLR
rst_n => bits_outstanding[7].ACLR
rst_n => bits_outstanding[8].ACLR
rst_n => bits_outstanding[9].ACLR
rst_n => bits_outstanding[10].ACLR
rst_n => L[0].ACLR
rst_n => L[1].ACLR
rst_n => L[2].ACLR
rst_n => L[3].ACLR
rst_n => L[4].ACLR
rst_n => L[5].ACLR
rst_n => L[6].ACLR
rst_n => L[7].ACLR
rst_n => L[8].ACLR
rst_n => L[9].ACLR
rst_n => L[10].ACLR
rst_n => state[0].ACLR
rst_n => state[1].PRESET
rst_n => state[2].ACLR
rst_n => state[3].ACLR
rst_n => state[4].ACLR
rst_n => state[5].ACLR
rst_n => R[0].ACLR
rst_n => R[1].PRESET
rst_n => R[2].PRESET
rst_n => R[3].PRESET
rst_n => R[4].PRESET
rst_n => R[5].PRESET
rst_n => R[6].PRESET
rst_n => R[7].PRESET
rst_n => R[8].PRESET
rst_n => R[9].ACLR
rst_n => R[10].ACLR
rst_n => LPS.PRESET
rst_n => step~3.DATAIN
rst_n => bit_output~reg0.ENA
rst_n => RLPS[10].ENA
rst_n => RLPS[9].ENA
rst_n => RLPS[8].ENA
rst_n => RLPS[7].ENA
rst_n => RLPS[6].ENA
rst_n => RLPS[5].ENA
rst_n => RLPS[4].ENA
rst_n => RLPS[3].ENA
rst_n => RLPS[2].ENA
rst_n => RLPS[1].ENA
rst_n => RLPS[0].ENA
bit_input => always1.IN1
input_valid => step_next.0000001.DATAB
input_valid => Selector0.IN1
bit_output <= bit_output~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_valid <= output_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
code_ready <= code_ready.DB_MAX_OUTPUT_PORT_TYPE


|img_coding|context_encoder:context_encoder_inst2|coding_queue:context4_inst1|coder:coder_inst1|rom:rom_inst1
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a


|img_coding|context_encoder:context_encoder_inst2|coding_queue:context4_inst1|coder:coder_inst1|rom:rom_inst1|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_dca1:auto_generated.address_a[0]
address_a[1] => altsyncram_dca1:auto_generated.address_a[1]
address_a[2] => altsyncram_dca1:auto_generated.address_a[2]
address_a[3] => altsyncram_dca1:auto_generated.address_a[3]
address_a[4] => altsyncram_dca1:auto_generated.address_a[4]
address_a[5] => altsyncram_dca1:auto_generated.address_a[5]
address_a[6] => altsyncram_dca1:auto_generated.address_a[6]
address_a[7] => altsyncram_dca1:auto_generated.address_a[7]
address_a[8] => altsyncram_dca1:auto_generated.address_a[8]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_dca1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_dca1:auto_generated.q_a[0]
q_a[1] <= altsyncram_dca1:auto_generated.q_a[1]
q_a[2] <= altsyncram_dca1:auto_generated.q_a[2]
q_a[3] <= altsyncram_dca1:auto_generated.q_a[3]
q_a[4] <= altsyncram_dca1:auto_generated.q_a[4]
q_a[5] <= altsyncram_dca1:auto_generated.q_a[5]
q_a[6] <= altsyncram_dca1:auto_generated.q_a[6]
q_a[7] <= altsyncram_dca1:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|img_coding|context_encoder:context_encoder_inst2|coding_queue:context4_inst1|coder:coder_inst1|rom:rom_inst1|altsyncram:altsyncram_component|altsyncram_dca1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT


|img_coding|context_encoder:context_encoder_inst2|coding_queue:context5_inst1
clk => fifo_inst1_clock.IN2
rst_n => rst_n.IN1
bit_input => fifo_inst1_data.IN1
wrreq => fifo_inst1_wrreq.IN1
bit_output <= coder:coder_inst1.bit_output
fifo_full <= fifo:fifo_inst1.almost_full
space_used[0] <= <GND>
space_used[1] <= <GND>
space_used[2] <= <GND>
space_used[3] <= <GND>
space_used[4] <= <GND>
space_used[5] <= <GND>
space_used[6] <= <GND>
space_used[7] <= <GND>
space_used[8] <= <GND>
space_used[9] <= <GND>
space_used[10] <= <GND>
space_used[11] <= <GND>
fifo_empty <= fifo:fifo_inst1.empty


|img_coding|context_encoder:context_encoder_inst2|coding_queue:context5_inst1|fifo:fifo_inst1
aclr => aclr.IN1
clock => clock.IN1
data[0] => data[0].IN1
rdreq => rdreq.IN1
wrreq => wrreq.IN1
almost_full <= scfifo:scfifo_component.almost_full
empty <= scfifo:scfifo_component.empty
q[0] <= scfifo:scfifo_component.q


|img_coding|context_encoder:context_encoder_inst2|coding_queue:context5_inst1|fifo:fifo_inst1|scfifo:scfifo_component
data[0] => scfifo_fe61:auto_generated.data[0]
q[0] <= scfifo_fe61:auto_generated.q[0]
wrreq => scfifo_fe61:auto_generated.wrreq
rdreq => scfifo_fe61:auto_generated.rdreq
clock => scfifo_fe61:auto_generated.clock
aclr => scfifo_fe61:auto_generated.aclr
sclr => ~NO_FANOUT~
empty <= scfifo_fe61:auto_generated.empty
full <= <GND>
almost_full <= scfifo_fe61:auto_generated.almost_full
almost_empty <= <GND>
usedw[0] <= <GND>
usedw[1] <= <GND>
usedw[2] <= <GND>
usedw[3] <= <GND>
usedw[4] <= <GND>
usedw[5] <= <GND>
usedw[6] <= <GND>
usedw[7] <= <GND>
usedw[8] <= <GND>
usedw[9] <= <GND>
usedw[10] <= <GND>
usedw[11] <= <GND>


|img_coding|context_encoder:context_encoder_inst2|coding_queue:context5_inst1|fifo:fifo_inst1|scfifo:scfifo_component|scfifo_fe61:auto_generated
aclr => a_dpfifo_tu31:dpfifo.aclr
aclr => dffe_af.IN0
almost_full <= dffe_af.DB_MAX_OUTPUT_PORT_TYPE
clock => a_dpfifo_tu31:dpfifo.clock
clock => dffe_af.CLK
data[0] => a_dpfifo_tu31:dpfifo.data[0]
empty <= a_dpfifo_tu31:dpfifo.empty
q[0] <= a_dpfifo_tu31:dpfifo.q[0]
rdreq => a_dpfifo_tu31:dpfifo.rreq
rdreq => _.IN1
rdreq => _.IN0
wrreq => a_dpfifo_tu31:dpfifo.wreq
wrreq => _.IN0
wrreq => _.IN1


|img_coding|context_encoder:context_encoder_inst2|coding_queue:context5_inst1|fifo:fifo_inst1|scfifo:scfifo_component|scfifo_fe61:auto_generated|a_dpfifo_tu31:dpfifo
aclr => a_fefifo_1bf:fifo_state.aclr
aclr => cntr_epb:rd_ptr_count.aclr
aclr => cntr_epb:wr_ptr.aclr
clock => a_fefifo_1bf:fifo_state.clock
clock => dpram_8811:FIFOram.inclock
clock => dpram_8811:FIFOram.outclock
clock => cntr_epb:rd_ptr_count.clock
clock => cntr_epb:wr_ptr.clock
data[0] => dpram_8811:FIFOram.data[0]
empty <= a_fefifo_1bf:fifo_state.empty
q[0] <= dpram_8811:FIFOram.q[0]
rreq => a_fefifo_1bf:fifo_state.rreq
rreq => valid_rreq.IN0
sclr => a_fefifo_1bf:fifo_state.sclr
sclr => _.IN1
sclr => _.IN0
sclr => cntr_epb:rd_ptr_count.sclr
sclr => cntr_epb:wr_ptr.sclr
usedw[0] <= a_fefifo_1bf:fifo_state.usedw_out[0]
usedw[1] <= a_fefifo_1bf:fifo_state.usedw_out[1]
usedw[2] <= a_fefifo_1bf:fifo_state.usedw_out[2]
usedw[3] <= a_fefifo_1bf:fifo_state.usedw_out[3]
usedw[4] <= a_fefifo_1bf:fifo_state.usedw_out[4]
usedw[5] <= a_fefifo_1bf:fifo_state.usedw_out[5]
usedw[6] <= a_fefifo_1bf:fifo_state.usedw_out[6]
usedw[7] <= a_fefifo_1bf:fifo_state.usedw_out[7]
usedw[8] <= a_fefifo_1bf:fifo_state.usedw_out[8]
usedw[9] <= a_fefifo_1bf:fifo_state.usedw_out[9]
usedw[10] <= a_fefifo_1bf:fifo_state.usedw_out[10]
usedw[11] <= a_fefifo_1bf:fifo_state.usedw_out[11]
wreq => a_fefifo_1bf:fifo_state.wreq
wreq => valid_wreq.IN0


|img_coding|context_encoder:context_encoder_inst2|coding_queue:context5_inst1|fifo:fifo_inst1|scfifo:scfifo_component|scfifo_fe61:auto_generated|a_dpfifo_tu31:dpfifo|a_fefifo_1bf:fifo_state
aclr => b_full.IN0
aclr => b_non_empty.IN0
aclr => cntr_qp7:count_usedw.aclr
clock => cntr_qp7:count_usedw.clock
clock => b_full.CLK
clock => b_non_empty.CLK
empty <= empty.DB_MAX_OUTPUT_PORT_TYPE
full <= b_full.DB_MAX_OUTPUT_PORT_TYPE
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => valid_rreq.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_qp7:count_usedw.sclr
usedw_out[0] <= usedw[0].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[1] <= usedw[1].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[2] <= usedw[2].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[3] <= usedw[3].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[4] <= usedw[4].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[5] <= usedw[5].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[6] <= usedw[6].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[7] <= usedw[7].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[8] <= usedw[8].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[9] <= usedw[9].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[10] <= usedw[10].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[11] <= usedw[11].DB_MAX_OUTPUT_PORT_TYPE
wreq => _.IN1
wreq => _.IN1
wreq => _.IN0
wreq => valid_wreq.IN0


|img_coding|context_encoder:context_encoder_inst2|coding_queue:context5_inst1|fifo:fifo_inst1|scfifo:scfifo_component|scfifo_fe61:auto_generated|a_dpfifo_tu31:dpfifo|a_fefifo_1bf:fifo_state|cntr_qp7:count_usedw
aclr => counter_reg_bit[11].IN0
clock => counter_reg_bit[11].CLK
clock => counter_reg_bit[10].CLK
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter_reg_bit[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter_reg_bit[11].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB
updown => counter_comb_bita4.DATAB
updown => counter_comb_bita5.DATAB
updown => counter_comb_bita6.DATAB
updown => counter_comb_bita7.DATAB
updown => counter_comb_bita8.DATAB
updown => counter_comb_bita9.DATAB
updown => counter_comb_bita10.DATAB
updown => counter_comb_bita11.DATAB


|img_coding|context_encoder:context_encoder_inst2|coding_queue:context5_inst1|fifo:fifo_inst1|scfifo:scfifo_component|scfifo_fe61:auto_generated|a_dpfifo_tu31:dpfifo|dpram_8811:FIFOram
data[0] => altsyncram_23k1:altsyncram1.data_a[0]
inclock => altsyncram_23k1:altsyncram1.clock0
outclock => altsyncram_23k1:altsyncram1.clock1
outclocken => altsyncram_23k1:altsyncram1.clocken1
q[0] <= altsyncram_23k1:altsyncram1.q_b[0]
rdaddress[0] => altsyncram_23k1:altsyncram1.address_b[0]
rdaddress[1] => altsyncram_23k1:altsyncram1.address_b[1]
rdaddress[2] => altsyncram_23k1:altsyncram1.address_b[2]
rdaddress[3] => altsyncram_23k1:altsyncram1.address_b[3]
rdaddress[4] => altsyncram_23k1:altsyncram1.address_b[4]
rdaddress[5] => altsyncram_23k1:altsyncram1.address_b[5]
rdaddress[6] => altsyncram_23k1:altsyncram1.address_b[6]
rdaddress[7] => altsyncram_23k1:altsyncram1.address_b[7]
rdaddress[8] => altsyncram_23k1:altsyncram1.address_b[8]
rdaddress[9] => altsyncram_23k1:altsyncram1.address_b[9]
rdaddress[10] => altsyncram_23k1:altsyncram1.address_b[10]
rdaddress[11] => altsyncram_23k1:altsyncram1.address_b[11]
wraddress[0] => altsyncram_23k1:altsyncram1.address_a[0]
wraddress[1] => altsyncram_23k1:altsyncram1.address_a[1]
wraddress[2] => altsyncram_23k1:altsyncram1.address_a[2]
wraddress[3] => altsyncram_23k1:altsyncram1.address_a[3]
wraddress[4] => altsyncram_23k1:altsyncram1.address_a[4]
wraddress[5] => altsyncram_23k1:altsyncram1.address_a[5]
wraddress[6] => altsyncram_23k1:altsyncram1.address_a[6]
wraddress[7] => altsyncram_23k1:altsyncram1.address_a[7]
wraddress[8] => altsyncram_23k1:altsyncram1.address_a[8]
wraddress[9] => altsyncram_23k1:altsyncram1.address_a[9]
wraddress[10] => altsyncram_23k1:altsyncram1.address_a[10]
wraddress[11] => altsyncram_23k1:altsyncram1.address_a[11]
wren => altsyncram_23k1:altsyncram1.wren_a


|img_coding|context_encoder:context_encoder_inst2|coding_queue:context5_inst1|fifo:fifo_inst1|scfifo:scfifo_component|scfifo_fe61:auto_generated|a_dpfifo_tu31:dpfifo|dpram_8811:FIFOram|altsyncram_23k1:altsyncram1
address_a[0] => ram_block2a0.PORTAADDR
address_a[1] => ram_block2a0.PORTAADDR1
address_a[2] => ram_block2a0.PORTAADDR2
address_a[3] => ram_block2a0.PORTAADDR3
address_a[4] => ram_block2a0.PORTAADDR4
address_a[5] => ram_block2a0.PORTAADDR5
address_a[6] => ram_block2a0.PORTAADDR6
address_a[7] => ram_block2a0.PORTAADDR7
address_a[8] => ram_block2a0.PORTAADDR8
address_a[9] => ram_block2a0.PORTAADDR9
address_a[10] => ram_block2a0.PORTAADDR10
address_a[11] => ram_block2a0.PORTAADDR11
address_b[0] => ram_block2a0.PORTBADDR
address_b[1] => ram_block2a0.PORTBADDR1
address_b[2] => ram_block2a0.PORTBADDR2
address_b[3] => ram_block2a0.PORTBADDR3
address_b[4] => ram_block2a0.PORTBADDR4
address_b[5] => ram_block2a0.PORTBADDR5
address_b[6] => ram_block2a0.PORTBADDR6
address_b[7] => ram_block2a0.PORTBADDR7
address_b[8] => ram_block2a0.PORTBADDR8
address_b[9] => ram_block2a0.PORTBADDR9
address_b[10] => ram_block2a0.PORTBADDR10
address_b[11] => ram_block2a0.PORTBADDR11
clock0 => ram_block2a0.CLK0
clock1 => ram_block2a0.CLK1
clocken1 => ram_block2a0.ENA1
data_a[0] => ram_block2a0.PORTADATAIN
q_b[0] <= ram_block2a0.PORTBDATAOUT
wren_a => ram_block2a0.PORTAWE
wren_a => ram_block2a0.ENA0


|img_coding|context_encoder:context_encoder_inst2|coding_queue:context5_inst1|fifo:fifo_inst1|scfifo:scfifo_component|scfifo_fe61:auto_generated|a_dpfifo_tu31:dpfifo|cntr_epb:rd_ptr_count
aclr => counter_reg_bit[11].IN0
clock => counter_reg_bit[11].CLK
clock => counter_reg_bit[10].CLK
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter_reg_bit[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter_reg_bit[11].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|img_coding|context_encoder:context_encoder_inst2|coding_queue:context5_inst1|fifo:fifo_inst1|scfifo:scfifo_component|scfifo_fe61:auto_generated|a_dpfifo_tu31:dpfifo|cntr_epb:wr_ptr
aclr => counter_reg_bit[11].IN0
clock => counter_reg_bit[11].CLK
clock => counter_reg_bit[10].CLK
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter_reg_bit[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter_reg_bit[11].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|img_coding|context_encoder:context_encoder_inst2|coding_queue:context5_inst1|coder:coder_inst1
clk => bit_output~reg0.CLK
clk => address[0].CLK
clk => address[1].CLK
clk => address[2].CLK
clk => address[3].CLK
clk => address[4].CLK
clk => address[5].CLK
clk => address[6].CLK
clk => address[7].CLK
clk => address[8].CLK
clk => output_valid~reg0.CLK
clk => rom_clk.CLK
clk => first_bit.CLK
clk => bits_outstanding[0].CLK
clk => bits_outstanding[1].CLK
clk => bits_outstanding[2].CLK
clk => bits_outstanding[3].CLK
clk => bits_outstanding[4].CLK
clk => bits_outstanding[5].CLK
clk => bits_outstanding[6].CLK
clk => bits_outstanding[7].CLK
clk => bits_outstanding[8].CLK
clk => bits_outstanding[9].CLK
clk => bits_outstanding[10].CLK
clk => L[0].CLK
clk => L[1].CLK
clk => L[2].CLK
clk => L[3].CLK
clk => L[4].CLK
clk => L[5].CLK
clk => L[6].CLK
clk => L[7].CLK
clk => L[8].CLK
clk => L[9].CLK
clk => L[10].CLK
clk => RLPS[0].CLK
clk => RLPS[1].CLK
clk => RLPS[2].CLK
clk => RLPS[3].CLK
clk => RLPS[4].CLK
clk => RLPS[5].CLK
clk => RLPS[6].CLK
clk => RLPS[7].CLK
clk => RLPS[8].CLK
clk => RLPS[9].CLK
clk => RLPS[10].CLK
clk => state[0].CLK
clk => state[1].CLK
clk => state[2].CLK
clk => state[3].CLK
clk => state[4].CLK
clk => state[5].CLK
clk => R[0].CLK
clk => R[1].CLK
clk => R[2].CLK
clk => R[3].CLK
clk => R[4].CLK
clk => R[5].CLK
clk => R[6].CLK
clk => R[7].CLK
clk => R[8].CLK
clk => R[9].CLK
clk => R[10].CLK
clk => LPS.CLK
clk => step~1.DATAIN
rst_n => address[0].OUTPUTSELECT
rst_n => address[1].OUTPUTSELECT
rst_n => address[2].OUTPUTSELECT
rst_n => address[3].OUTPUTSELECT
rst_n => address[4].OUTPUTSELECT
rst_n => address[5].OUTPUTSELECT
rst_n => address[6].OUTPUTSELECT
rst_n => address[7].OUTPUTSELECT
rst_n => address[8].OUTPUTSELECT
rst_n => output_valid~reg0.ACLR
rst_n => rom_clk.ACLR
rst_n => first_bit.PRESET
rst_n => bits_outstanding[0].ACLR
rst_n => bits_outstanding[1].ACLR
rst_n => bits_outstanding[2].ACLR
rst_n => bits_outstanding[3].ACLR
rst_n => bits_outstanding[4].ACLR
rst_n => bits_outstanding[5].ACLR
rst_n => bits_outstanding[6].ACLR
rst_n => bits_outstanding[7].ACLR
rst_n => bits_outstanding[8].ACLR
rst_n => bits_outstanding[9].ACLR
rst_n => bits_outstanding[10].ACLR
rst_n => L[0].ACLR
rst_n => L[1].ACLR
rst_n => L[2].ACLR
rst_n => L[3].ACLR
rst_n => L[4].ACLR
rst_n => L[5].ACLR
rst_n => L[6].ACLR
rst_n => L[7].ACLR
rst_n => L[8].ACLR
rst_n => L[9].ACLR
rst_n => L[10].ACLR
rst_n => state[0].PRESET
rst_n => state[1].ACLR
rst_n => state[2].ACLR
rst_n => state[3].ACLR
rst_n => state[4].ACLR
rst_n => state[5].ACLR
rst_n => R[0].ACLR
rst_n => R[1].PRESET
rst_n => R[2].PRESET
rst_n => R[3].PRESET
rst_n => R[4].PRESET
rst_n => R[5].PRESET
rst_n => R[6].PRESET
rst_n => R[7].PRESET
rst_n => R[8].PRESET
rst_n => R[9].ACLR
rst_n => R[10].ACLR
rst_n => LPS.ACLR
rst_n => step~3.DATAIN
rst_n => bit_output~reg0.ENA
rst_n => RLPS[10].ENA
rst_n => RLPS[9].ENA
rst_n => RLPS[8].ENA
rst_n => RLPS[7].ENA
rst_n => RLPS[6].ENA
rst_n => RLPS[5].ENA
rst_n => RLPS[4].ENA
rst_n => RLPS[3].ENA
rst_n => RLPS[2].ENA
rst_n => RLPS[1].ENA
rst_n => RLPS[0].ENA
bit_input => always1.IN1
input_valid => step_next.0000001.DATAB
input_valid => Selector0.IN1
bit_output <= bit_output~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_valid <= output_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
code_ready <= code_ready.DB_MAX_OUTPUT_PORT_TYPE


|img_coding|context_encoder:context_encoder_inst2|coding_queue:context5_inst1|coder:coder_inst1|rom:rom_inst1
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a


|img_coding|context_encoder:context_encoder_inst2|coding_queue:context5_inst1|coder:coder_inst1|rom:rom_inst1|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_dca1:auto_generated.address_a[0]
address_a[1] => altsyncram_dca1:auto_generated.address_a[1]
address_a[2] => altsyncram_dca1:auto_generated.address_a[2]
address_a[3] => altsyncram_dca1:auto_generated.address_a[3]
address_a[4] => altsyncram_dca1:auto_generated.address_a[4]
address_a[5] => altsyncram_dca1:auto_generated.address_a[5]
address_a[6] => altsyncram_dca1:auto_generated.address_a[6]
address_a[7] => altsyncram_dca1:auto_generated.address_a[7]
address_a[8] => altsyncram_dca1:auto_generated.address_a[8]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_dca1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_dca1:auto_generated.q_a[0]
q_a[1] <= altsyncram_dca1:auto_generated.q_a[1]
q_a[2] <= altsyncram_dca1:auto_generated.q_a[2]
q_a[3] <= altsyncram_dca1:auto_generated.q_a[3]
q_a[4] <= altsyncram_dca1:auto_generated.q_a[4]
q_a[5] <= altsyncram_dca1:auto_generated.q_a[5]
q_a[6] <= altsyncram_dca1:auto_generated.q_a[6]
q_a[7] <= altsyncram_dca1:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|img_coding|context_encoder:context_encoder_inst2|coding_queue:context5_inst1|coder:coder_inst1|rom:rom_inst1|altsyncram:altsyncram_component|altsyncram_dca1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT


|img_coding|context_encoder:context_encoder_inst2|coding_queue:context6_inst1
clk => fifo_inst1_clock.IN2
rst_n => rst_n.IN1
bit_input => fifo_inst1_data.IN1
wrreq => fifo_inst1_wrreq.IN1
bit_output <= coder:coder_inst1.bit_output
fifo_full <= fifo:fifo_inst1.almost_full
space_used[0] <= <GND>
space_used[1] <= <GND>
space_used[2] <= <GND>
space_used[3] <= <GND>
space_used[4] <= <GND>
space_used[5] <= <GND>
space_used[6] <= <GND>
space_used[7] <= <GND>
space_used[8] <= <GND>
space_used[9] <= <GND>
space_used[10] <= <GND>
space_used[11] <= <GND>
fifo_empty <= fifo:fifo_inst1.empty


|img_coding|context_encoder:context_encoder_inst2|coding_queue:context6_inst1|fifo:fifo_inst1
aclr => aclr.IN1
clock => clock.IN1
data[0] => data[0].IN1
rdreq => rdreq.IN1
wrreq => wrreq.IN1
almost_full <= scfifo:scfifo_component.almost_full
empty <= scfifo:scfifo_component.empty
q[0] <= scfifo:scfifo_component.q


|img_coding|context_encoder:context_encoder_inst2|coding_queue:context6_inst1|fifo:fifo_inst1|scfifo:scfifo_component
data[0] => scfifo_fe61:auto_generated.data[0]
q[0] <= scfifo_fe61:auto_generated.q[0]
wrreq => scfifo_fe61:auto_generated.wrreq
rdreq => scfifo_fe61:auto_generated.rdreq
clock => scfifo_fe61:auto_generated.clock
aclr => scfifo_fe61:auto_generated.aclr
sclr => ~NO_FANOUT~
empty <= scfifo_fe61:auto_generated.empty
full <= <GND>
almost_full <= scfifo_fe61:auto_generated.almost_full
almost_empty <= <GND>
usedw[0] <= <GND>
usedw[1] <= <GND>
usedw[2] <= <GND>
usedw[3] <= <GND>
usedw[4] <= <GND>
usedw[5] <= <GND>
usedw[6] <= <GND>
usedw[7] <= <GND>
usedw[8] <= <GND>
usedw[9] <= <GND>
usedw[10] <= <GND>
usedw[11] <= <GND>


|img_coding|context_encoder:context_encoder_inst2|coding_queue:context6_inst1|fifo:fifo_inst1|scfifo:scfifo_component|scfifo_fe61:auto_generated
aclr => a_dpfifo_tu31:dpfifo.aclr
aclr => dffe_af.IN0
almost_full <= dffe_af.DB_MAX_OUTPUT_PORT_TYPE
clock => a_dpfifo_tu31:dpfifo.clock
clock => dffe_af.CLK
data[0] => a_dpfifo_tu31:dpfifo.data[0]
empty <= a_dpfifo_tu31:dpfifo.empty
q[0] <= a_dpfifo_tu31:dpfifo.q[0]
rdreq => a_dpfifo_tu31:dpfifo.rreq
rdreq => _.IN1
rdreq => _.IN0
wrreq => a_dpfifo_tu31:dpfifo.wreq
wrreq => _.IN0
wrreq => _.IN1


|img_coding|context_encoder:context_encoder_inst2|coding_queue:context6_inst1|fifo:fifo_inst1|scfifo:scfifo_component|scfifo_fe61:auto_generated|a_dpfifo_tu31:dpfifo
aclr => a_fefifo_1bf:fifo_state.aclr
aclr => cntr_epb:rd_ptr_count.aclr
aclr => cntr_epb:wr_ptr.aclr
clock => a_fefifo_1bf:fifo_state.clock
clock => dpram_8811:FIFOram.inclock
clock => dpram_8811:FIFOram.outclock
clock => cntr_epb:rd_ptr_count.clock
clock => cntr_epb:wr_ptr.clock
data[0] => dpram_8811:FIFOram.data[0]
empty <= a_fefifo_1bf:fifo_state.empty
q[0] <= dpram_8811:FIFOram.q[0]
rreq => a_fefifo_1bf:fifo_state.rreq
rreq => valid_rreq.IN0
sclr => a_fefifo_1bf:fifo_state.sclr
sclr => _.IN1
sclr => _.IN0
sclr => cntr_epb:rd_ptr_count.sclr
sclr => cntr_epb:wr_ptr.sclr
usedw[0] <= a_fefifo_1bf:fifo_state.usedw_out[0]
usedw[1] <= a_fefifo_1bf:fifo_state.usedw_out[1]
usedw[2] <= a_fefifo_1bf:fifo_state.usedw_out[2]
usedw[3] <= a_fefifo_1bf:fifo_state.usedw_out[3]
usedw[4] <= a_fefifo_1bf:fifo_state.usedw_out[4]
usedw[5] <= a_fefifo_1bf:fifo_state.usedw_out[5]
usedw[6] <= a_fefifo_1bf:fifo_state.usedw_out[6]
usedw[7] <= a_fefifo_1bf:fifo_state.usedw_out[7]
usedw[8] <= a_fefifo_1bf:fifo_state.usedw_out[8]
usedw[9] <= a_fefifo_1bf:fifo_state.usedw_out[9]
usedw[10] <= a_fefifo_1bf:fifo_state.usedw_out[10]
usedw[11] <= a_fefifo_1bf:fifo_state.usedw_out[11]
wreq => a_fefifo_1bf:fifo_state.wreq
wreq => valid_wreq.IN0


|img_coding|context_encoder:context_encoder_inst2|coding_queue:context6_inst1|fifo:fifo_inst1|scfifo:scfifo_component|scfifo_fe61:auto_generated|a_dpfifo_tu31:dpfifo|a_fefifo_1bf:fifo_state
aclr => b_full.IN0
aclr => b_non_empty.IN0
aclr => cntr_qp7:count_usedw.aclr
clock => cntr_qp7:count_usedw.clock
clock => b_full.CLK
clock => b_non_empty.CLK
empty <= empty.DB_MAX_OUTPUT_PORT_TYPE
full <= b_full.DB_MAX_OUTPUT_PORT_TYPE
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => valid_rreq.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_qp7:count_usedw.sclr
usedw_out[0] <= usedw[0].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[1] <= usedw[1].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[2] <= usedw[2].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[3] <= usedw[3].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[4] <= usedw[4].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[5] <= usedw[5].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[6] <= usedw[6].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[7] <= usedw[7].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[8] <= usedw[8].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[9] <= usedw[9].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[10] <= usedw[10].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[11] <= usedw[11].DB_MAX_OUTPUT_PORT_TYPE
wreq => _.IN1
wreq => _.IN1
wreq => _.IN0
wreq => valid_wreq.IN0


|img_coding|context_encoder:context_encoder_inst2|coding_queue:context6_inst1|fifo:fifo_inst1|scfifo:scfifo_component|scfifo_fe61:auto_generated|a_dpfifo_tu31:dpfifo|a_fefifo_1bf:fifo_state|cntr_qp7:count_usedw
aclr => counter_reg_bit[11].IN0
clock => counter_reg_bit[11].CLK
clock => counter_reg_bit[10].CLK
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter_reg_bit[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter_reg_bit[11].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB
updown => counter_comb_bita4.DATAB
updown => counter_comb_bita5.DATAB
updown => counter_comb_bita6.DATAB
updown => counter_comb_bita7.DATAB
updown => counter_comb_bita8.DATAB
updown => counter_comb_bita9.DATAB
updown => counter_comb_bita10.DATAB
updown => counter_comb_bita11.DATAB


|img_coding|context_encoder:context_encoder_inst2|coding_queue:context6_inst1|fifo:fifo_inst1|scfifo:scfifo_component|scfifo_fe61:auto_generated|a_dpfifo_tu31:dpfifo|dpram_8811:FIFOram
data[0] => altsyncram_23k1:altsyncram1.data_a[0]
inclock => altsyncram_23k1:altsyncram1.clock0
outclock => altsyncram_23k1:altsyncram1.clock1
outclocken => altsyncram_23k1:altsyncram1.clocken1
q[0] <= altsyncram_23k1:altsyncram1.q_b[0]
rdaddress[0] => altsyncram_23k1:altsyncram1.address_b[0]
rdaddress[1] => altsyncram_23k1:altsyncram1.address_b[1]
rdaddress[2] => altsyncram_23k1:altsyncram1.address_b[2]
rdaddress[3] => altsyncram_23k1:altsyncram1.address_b[3]
rdaddress[4] => altsyncram_23k1:altsyncram1.address_b[4]
rdaddress[5] => altsyncram_23k1:altsyncram1.address_b[5]
rdaddress[6] => altsyncram_23k1:altsyncram1.address_b[6]
rdaddress[7] => altsyncram_23k1:altsyncram1.address_b[7]
rdaddress[8] => altsyncram_23k1:altsyncram1.address_b[8]
rdaddress[9] => altsyncram_23k1:altsyncram1.address_b[9]
rdaddress[10] => altsyncram_23k1:altsyncram1.address_b[10]
rdaddress[11] => altsyncram_23k1:altsyncram1.address_b[11]
wraddress[0] => altsyncram_23k1:altsyncram1.address_a[0]
wraddress[1] => altsyncram_23k1:altsyncram1.address_a[1]
wraddress[2] => altsyncram_23k1:altsyncram1.address_a[2]
wraddress[3] => altsyncram_23k1:altsyncram1.address_a[3]
wraddress[4] => altsyncram_23k1:altsyncram1.address_a[4]
wraddress[5] => altsyncram_23k1:altsyncram1.address_a[5]
wraddress[6] => altsyncram_23k1:altsyncram1.address_a[6]
wraddress[7] => altsyncram_23k1:altsyncram1.address_a[7]
wraddress[8] => altsyncram_23k1:altsyncram1.address_a[8]
wraddress[9] => altsyncram_23k1:altsyncram1.address_a[9]
wraddress[10] => altsyncram_23k1:altsyncram1.address_a[10]
wraddress[11] => altsyncram_23k1:altsyncram1.address_a[11]
wren => altsyncram_23k1:altsyncram1.wren_a


|img_coding|context_encoder:context_encoder_inst2|coding_queue:context6_inst1|fifo:fifo_inst1|scfifo:scfifo_component|scfifo_fe61:auto_generated|a_dpfifo_tu31:dpfifo|dpram_8811:FIFOram|altsyncram_23k1:altsyncram1
address_a[0] => ram_block2a0.PORTAADDR
address_a[1] => ram_block2a0.PORTAADDR1
address_a[2] => ram_block2a0.PORTAADDR2
address_a[3] => ram_block2a0.PORTAADDR3
address_a[4] => ram_block2a0.PORTAADDR4
address_a[5] => ram_block2a0.PORTAADDR5
address_a[6] => ram_block2a0.PORTAADDR6
address_a[7] => ram_block2a0.PORTAADDR7
address_a[8] => ram_block2a0.PORTAADDR8
address_a[9] => ram_block2a0.PORTAADDR9
address_a[10] => ram_block2a0.PORTAADDR10
address_a[11] => ram_block2a0.PORTAADDR11
address_b[0] => ram_block2a0.PORTBADDR
address_b[1] => ram_block2a0.PORTBADDR1
address_b[2] => ram_block2a0.PORTBADDR2
address_b[3] => ram_block2a0.PORTBADDR3
address_b[4] => ram_block2a0.PORTBADDR4
address_b[5] => ram_block2a0.PORTBADDR5
address_b[6] => ram_block2a0.PORTBADDR6
address_b[7] => ram_block2a0.PORTBADDR7
address_b[8] => ram_block2a0.PORTBADDR8
address_b[9] => ram_block2a0.PORTBADDR9
address_b[10] => ram_block2a0.PORTBADDR10
address_b[11] => ram_block2a0.PORTBADDR11
clock0 => ram_block2a0.CLK0
clock1 => ram_block2a0.CLK1
clocken1 => ram_block2a0.ENA1
data_a[0] => ram_block2a0.PORTADATAIN
q_b[0] <= ram_block2a0.PORTBDATAOUT
wren_a => ram_block2a0.PORTAWE
wren_a => ram_block2a0.ENA0


|img_coding|context_encoder:context_encoder_inst2|coding_queue:context6_inst1|fifo:fifo_inst1|scfifo:scfifo_component|scfifo_fe61:auto_generated|a_dpfifo_tu31:dpfifo|cntr_epb:rd_ptr_count
aclr => counter_reg_bit[11].IN0
clock => counter_reg_bit[11].CLK
clock => counter_reg_bit[10].CLK
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter_reg_bit[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter_reg_bit[11].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|img_coding|context_encoder:context_encoder_inst2|coding_queue:context6_inst1|fifo:fifo_inst1|scfifo:scfifo_component|scfifo_fe61:auto_generated|a_dpfifo_tu31:dpfifo|cntr_epb:wr_ptr
aclr => counter_reg_bit[11].IN0
clock => counter_reg_bit[11].CLK
clock => counter_reg_bit[10].CLK
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter_reg_bit[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter_reg_bit[11].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|img_coding|context_encoder:context_encoder_inst2|coding_queue:context6_inst1|coder:coder_inst1
clk => bit_output~reg0.CLK
clk => address[0].CLK
clk => address[1].CLK
clk => address[2].CLK
clk => address[3].CLK
clk => address[4].CLK
clk => address[5].CLK
clk => address[6].CLK
clk => address[7].CLK
clk => address[8].CLK
clk => output_valid~reg0.CLK
clk => rom_clk.CLK
clk => first_bit.CLK
clk => bits_outstanding[0].CLK
clk => bits_outstanding[1].CLK
clk => bits_outstanding[2].CLK
clk => bits_outstanding[3].CLK
clk => bits_outstanding[4].CLK
clk => bits_outstanding[5].CLK
clk => bits_outstanding[6].CLK
clk => bits_outstanding[7].CLK
clk => bits_outstanding[8].CLK
clk => bits_outstanding[9].CLK
clk => bits_outstanding[10].CLK
clk => L[0].CLK
clk => L[1].CLK
clk => L[2].CLK
clk => L[3].CLK
clk => L[4].CLK
clk => L[5].CLK
clk => L[6].CLK
clk => L[7].CLK
clk => L[8].CLK
clk => L[9].CLK
clk => L[10].CLK
clk => RLPS[0].CLK
clk => RLPS[1].CLK
clk => RLPS[2].CLK
clk => RLPS[3].CLK
clk => RLPS[4].CLK
clk => RLPS[5].CLK
clk => RLPS[6].CLK
clk => RLPS[7].CLK
clk => RLPS[8].CLK
clk => RLPS[9].CLK
clk => RLPS[10].CLK
clk => state[0].CLK
clk => state[1].CLK
clk => state[2].CLK
clk => state[3].CLK
clk => state[4].CLK
clk => state[5].CLK
clk => R[0].CLK
clk => R[1].CLK
clk => R[2].CLK
clk => R[3].CLK
clk => R[4].CLK
clk => R[5].CLK
clk => R[6].CLK
clk => R[7].CLK
clk => R[8].CLK
clk => R[9].CLK
clk => R[10].CLK
clk => LPS.CLK
clk => step~1.DATAIN
rst_n => address[0].OUTPUTSELECT
rst_n => address[1].OUTPUTSELECT
rst_n => address[2].OUTPUTSELECT
rst_n => address[3].OUTPUTSELECT
rst_n => address[4].OUTPUTSELECT
rst_n => address[5].OUTPUTSELECT
rst_n => address[6].OUTPUTSELECT
rst_n => address[7].OUTPUTSELECT
rst_n => address[8].OUTPUTSELECT
rst_n => output_valid~reg0.ACLR
rst_n => rom_clk.ACLR
rst_n => first_bit.PRESET
rst_n => bits_outstanding[0].ACLR
rst_n => bits_outstanding[1].ACLR
rst_n => bits_outstanding[2].ACLR
rst_n => bits_outstanding[3].ACLR
rst_n => bits_outstanding[4].ACLR
rst_n => bits_outstanding[5].ACLR
rst_n => bits_outstanding[6].ACLR
rst_n => bits_outstanding[7].ACLR
rst_n => bits_outstanding[8].ACLR
rst_n => bits_outstanding[9].ACLR
rst_n => bits_outstanding[10].ACLR
rst_n => L[0].ACLR
rst_n => L[1].ACLR
rst_n => L[2].ACLR
rst_n => L[3].ACLR
rst_n => L[4].ACLR
rst_n => L[5].ACLR
rst_n => L[6].ACLR
rst_n => L[7].ACLR
rst_n => L[8].ACLR
rst_n => L[9].ACLR
rst_n => L[10].ACLR
rst_n => state[0].PRESET
rst_n => state[1].ACLR
rst_n => state[2].PRESET
rst_n => state[3].ACLR
rst_n => state[4].ACLR
rst_n => state[5].ACLR
rst_n => R[0].ACLR
rst_n => R[1].PRESET
rst_n => R[2].PRESET
rst_n => R[3].PRESET
rst_n => R[4].PRESET
rst_n => R[5].PRESET
rst_n => R[6].PRESET
rst_n => R[7].PRESET
rst_n => R[8].PRESET
rst_n => R[9].ACLR
rst_n => R[10].ACLR
rst_n => LPS.ACLR
rst_n => step~3.DATAIN
rst_n => bit_output~reg0.ENA
rst_n => RLPS[10].ENA
rst_n => RLPS[9].ENA
rst_n => RLPS[8].ENA
rst_n => RLPS[7].ENA
rst_n => RLPS[6].ENA
rst_n => RLPS[5].ENA
rst_n => RLPS[4].ENA
rst_n => RLPS[3].ENA
rst_n => RLPS[2].ENA
rst_n => RLPS[1].ENA
rst_n => RLPS[0].ENA
bit_input => always1.IN1
input_valid => step_next.0000001.DATAB
input_valid => Selector0.IN1
bit_output <= bit_output~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_valid <= output_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
code_ready <= code_ready.DB_MAX_OUTPUT_PORT_TYPE


|img_coding|context_encoder:context_encoder_inst2|coding_queue:context6_inst1|coder:coder_inst1|rom:rom_inst1
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a


|img_coding|context_encoder:context_encoder_inst2|coding_queue:context6_inst1|coder:coder_inst1|rom:rom_inst1|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_dca1:auto_generated.address_a[0]
address_a[1] => altsyncram_dca1:auto_generated.address_a[1]
address_a[2] => altsyncram_dca1:auto_generated.address_a[2]
address_a[3] => altsyncram_dca1:auto_generated.address_a[3]
address_a[4] => altsyncram_dca1:auto_generated.address_a[4]
address_a[5] => altsyncram_dca1:auto_generated.address_a[5]
address_a[6] => altsyncram_dca1:auto_generated.address_a[6]
address_a[7] => altsyncram_dca1:auto_generated.address_a[7]
address_a[8] => altsyncram_dca1:auto_generated.address_a[8]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_dca1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_dca1:auto_generated.q_a[0]
q_a[1] <= altsyncram_dca1:auto_generated.q_a[1]
q_a[2] <= altsyncram_dca1:auto_generated.q_a[2]
q_a[3] <= altsyncram_dca1:auto_generated.q_a[3]
q_a[4] <= altsyncram_dca1:auto_generated.q_a[4]
q_a[5] <= altsyncram_dca1:auto_generated.q_a[5]
q_a[6] <= altsyncram_dca1:auto_generated.q_a[6]
q_a[7] <= altsyncram_dca1:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|img_coding|context_encoder:context_encoder_inst2|coding_queue:context6_inst1|coder:coder_inst1|rom:rom_inst1|altsyncram:altsyncram_component|altsyncram_dca1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT


|img_coding|context_encoder:context_encoder_inst2|coding_queue:context7_inst1
clk => fifo_inst1_clock.IN2
rst_n => rst_n.IN1
bit_input => fifo_inst1_data.IN1
wrreq => fifo_inst1_wrreq.IN1
bit_output <= coder:coder_inst1.bit_output
fifo_full <= fifo:fifo_inst1.almost_full
space_used[0] <= <GND>
space_used[1] <= <GND>
space_used[2] <= <GND>
space_used[3] <= <GND>
space_used[4] <= <GND>
space_used[5] <= <GND>
space_used[6] <= <GND>
space_used[7] <= <GND>
space_used[8] <= <GND>
space_used[9] <= <GND>
space_used[10] <= <GND>
space_used[11] <= <GND>
fifo_empty <= fifo:fifo_inst1.empty


|img_coding|context_encoder:context_encoder_inst2|coding_queue:context7_inst1|fifo:fifo_inst1
aclr => aclr.IN1
clock => clock.IN1
data[0] => data[0].IN1
rdreq => rdreq.IN1
wrreq => wrreq.IN1
almost_full <= scfifo:scfifo_component.almost_full
empty <= scfifo:scfifo_component.empty
q[0] <= scfifo:scfifo_component.q


|img_coding|context_encoder:context_encoder_inst2|coding_queue:context7_inst1|fifo:fifo_inst1|scfifo:scfifo_component
data[0] => scfifo_fe61:auto_generated.data[0]
q[0] <= scfifo_fe61:auto_generated.q[0]
wrreq => scfifo_fe61:auto_generated.wrreq
rdreq => scfifo_fe61:auto_generated.rdreq
clock => scfifo_fe61:auto_generated.clock
aclr => scfifo_fe61:auto_generated.aclr
sclr => ~NO_FANOUT~
empty <= scfifo_fe61:auto_generated.empty
full <= <GND>
almost_full <= scfifo_fe61:auto_generated.almost_full
almost_empty <= <GND>
usedw[0] <= <GND>
usedw[1] <= <GND>
usedw[2] <= <GND>
usedw[3] <= <GND>
usedw[4] <= <GND>
usedw[5] <= <GND>
usedw[6] <= <GND>
usedw[7] <= <GND>
usedw[8] <= <GND>
usedw[9] <= <GND>
usedw[10] <= <GND>
usedw[11] <= <GND>


|img_coding|context_encoder:context_encoder_inst2|coding_queue:context7_inst1|fifo:fifo_inst1|scfifo:scfifo_component|scfifo_fe61:auto_generated
aclr => a_dpfifo_tu31:dpfifo.aclr
aclr => dffe_af.IN0
almost_full <= dffe_af.DB_MAX_OUTPUT_PORT_TYPE
clock => a_dpfifo_tu31:dpfifo.clock
clock => dffe_af.CLK
data[0] => a_dpfifo_tu31:dpfifo.data[0]
empty <= a_dpfifo_tu31:dpfifo.empty
q[0] <= a_dpfifo_tu31:dpfifo.q[0]
rdreq => a_dpfifo_tu31:dpfifo.rreq
rdreq => _.IN1
rdreq => _.IN0
wrreq => a_dpfifo_tu31:dpfifo.wreq
wrreq => _.IN0
wrreq => _.IN1


|img_coding|context_encoder:context_encoder_inst2|coding_queue:context7_inst1|fifo:fifo_inst1|scfifo:scfifo_component|scfifo_fe61:auto_generated|a_dpfifo_tu31:dpfifo
aclr => a_fefifo_1bf:fifo_state.aclr
aclr => cntr_epb:rd_ptr_count.aclr
aclr => cntr_epb:wr_ptr.aclr
clock => a_fefifo_1bf:fifo_state.clock
clock => dpram_8811:FIFOram.inclock
clock => dpram_8811:FIFOram.outclock
clock => cntr_epb:rd_ptr_count.clock
clock => cntr_epb:wr_ptr.clock
data[0] => dpram_8811:FIFOram.data[0]
empty <= a_fefifo_1bf:fifo_state.empty
q[0] <= dpram_8811:FIFOram.q[0]
rreq => a_fefifo_1bf:fifo_state.rreq
rreq => valid_rreq.IN0
sclr => a_fefifo_1bf:fifo_state.sclr
sclr => _.IN1
sclr => _.IN0
sclr => cntr_epb:rd_ptr_count.sclr
sclr => cntr_epb:wr_ptr.sclr
usedw[0] <= a_fefifo_1bf:fifo_state.usedw_out[0]
usedw[1] <= a_fefifo_1bf:fifo_state.usedw_out[1]
usedw[2] <= a_fefifo_1bf:fifo_state.usedw_out[2]
usedw[3] <= a_fefifo_1bf:fifo_state.usedw_out[3]
usedw[4] <= a_fefifo_1bf:fifo_state.usedw_out[4]
usedw[5] <= a_fefifo_1bf:fifo_state.usedw_out[5]
usedw[6] <= a_fefifo_1bf:fifo_state.usedw_out[6]
usedw[7] <= a_fefifo_1bf:fifo_state.usedw_out[7]
usedw[8] <= a_fefifo_1bf:fifo_state.usedw_out[8]
usedw[9] <= a_fefifo_1bf:fifo_state.usedw_out[9]
usedw[10] <= a_fefifo_1bf:fifo_state.usedw_out[10]
usedw[11] <= a_fefifo_1bf:fifo_state.usedw_out[11]
wreq => a_fefifo_1bf:fifo_state.wreq
wreq => valid_wreq.IN0


|img_coding|context_encoder:context_encoder_inst2|coding_queue:context7_inst1|fifo:fifo_inst1|scfifo:scfifo_component|scfifo_fe61:auto_generated|a_dpfifo_tu31:dpfifo|a_fefifo_1bf:fifo_state
aclr => b_full.IN0
aclr => b_non_empty.IN0
aclr => cntr_qp7:count_usedw.aclr
clock => cntr_qp7:count_usedw.clock
clock => b_full.CLK
clock => b_non_empty.CLK
empty <= empty.DB_MAX_OUTPUT_PORT_TYPE
full <= b_full.DB_MAX_OUTPUT_PORT_TYPE
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => valid_rreq.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_qp7:count_usedw.sclr
usedw_out[0] <= usedw[0].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[1] <= usedw[1].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[2] <= usedw[2].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[3] <= usedw[3].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[4] <= usedw[4].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[5] <= usedw[5].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[6] <= usedw[6].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[7] <= usedw[7].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[8] <= usedw[8].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[9] <= usedw[9].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[10] <= usedw[10].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[11] <= usedw[11].DB_MAX_OUTPUT_PORT_TYPE
wreq => _.IN1
wreq => _.IN1
wreq => _.IN0
wreq => valid_wreq.IN0


|img_coding|context_encoder:context_encoder_inst2|coding_queue:context7_inst1|fifo:fifo_inst1|scfifo:scfifo_component|scfifo_fe61:auto_generated|a_dpfifo_tu31:dpfifo|a_fefifo_1bf:fifo_state|cntr_qp7:count_usedw
aclr => counter_reg_bit[11].IN0
clock => counter_reg_bit[11].CLK
clock => counter_reg_bit[10].CLK
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter_reg_bit[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter_reg_bit[11].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB
updown => counter_comb_bita4.DATAB
updown => counter_comb_bita5.DATAB
updown => counter_comb_bita6.DATAB
updown => counter_comb_bita7.DATAB
updown => counter_comb_bita8.DATAB
updown => counter_comb_bita9.DATAB
updown => counter_comb_bita10.DATAB
updown => counter_comb_bita11.DATAB


|img_coding|context_encoder:context_encoder_inst2|coding_queue:context7_inst1|fifo:fifo_inst1|scfifo:scfifo_component|scfifo_fe61:auto_generated|a_dpfifo_tu31:dpfifo|dpram_8811:FIFOram
data[0] => altsyncram_23k1:altsyncram1.data_a[0]
inclock => altsyncram_23k1:altsyncram1.clock0
outclock => altsyncram_23k1:altsyncram1.clock1
outclocken => altsyncram_23k1:altsyncram1.clocken1
q[0] <= altsyncram_23k1:altsyncram1.q_b[0]
rdaddress[0] => altsyncram_23k1:altsyncram1.address_b[0]
rdaddress[1] => altsyncram_23k1:altsyncram1.address_b[1]
rdaddress[2] => altsyncram_23k1:altsyncram1.address_b[2]
rdaddress[3] => altsyncram_23k1:altsyncram1.address_b[3]
rdaddress[4] => altsyncram_23k1:altsyncram1.address_b[4]
rdaddress[5] => altsyncram_23k1:altsyncram1.address_b[5]
rdaddress[6] => altsyncram_23k1:altsyncram1.address_b[6]
rdaddress[7] => altsyncram_23k1:altsyncram1.address_b[7]
rdaddress[8] => altsyncram_23k1:altsyncram1.address_b[8]
rdaddress[9] => altsyncram_23k1:altsyncram1.address_b[9]
rdaddress[10] => altsyncram_23k1:altsyncram1.address_b[10]
rdaddress[11] => altsyncram_23k1:altsyncram1.address_b[11]
wraddress[0] => altsyncram_23k1:altsyncram1.address_a[0]
wraddress[1] => altsyncram_23k1:altsyncram1.address_a[1]
wraddress[2] => altsyncram_23k1:altsyncram1.address_a[2]
wraddress[3] => altsyncram_23k1:altsyncram1.address_a[3]
wraddress[4] => altsyncram_23k1:altsyncram1.address_a[4]
wraddress[5] => altsyncram_23k1:altsyncram1.address_a[5]
wraddress[6] => altsyncram_23k1:altsyncram1.address_a[6]
wraddress[7] => altsyncram_23k1:altsyncram1.address_a[7]
wraddress[8] => altsyncram_23k1:altsyncram1.address_a[8]
wraddress[9] => altsyncram_23k1:altsyncram1.address_a[9]
wraddress[10] => altsyncram_23k1:altsyncram1.address_a[10]
wraddress[11] => altsyncram_23k1:altsyncram1.address_a[11]
wren => altsyncram_23k1:altsyncram1.wren_a


|img_coding|context_encoder:context_encoder_inst2|coding_queue:context7_inst1|fifo:fifo_inst1|scfifo:scfifo_component|scfifo_fe61:auto_generated|a_dpfifo_tu31:dpfifo|dpram_8811:FIFOram|altsyncram_23k1:altsyncram1
address_a[0] => ram_block2a0.PORTAADDR
address_a[1] => ram_block2a0.PORTAADDR1
address_a[2] => ram_block2a0.PORTAADDR2
address_a[3] => ram_block2a0.PORTAADDR3
address_a[4] => ram_block2a0.PORTAADDR4
address_a[5] => ram_block2a0.PORTAADDR5
address_a[6] => ram_block2a0.PORTAADDR6
address_a[7] => ram_block2a0.PORTAADDR7
address_a[8] => ram_block2a0.PORTAADDR8
address_a[9] => ram_block2a0.PORTAADDR9
address_a[10] => ram_block2a0.PORTAADDR10
address_a[11] => ram_block2a0.PORTAADDR11
address_b[0] => ram_block2a0.PORTBADDR
address_b[1] => ram_block2a0.PORTBADDR1
address_b[2] => ram_block2a0.PORTBADDR2
address_b[3] => ram_block2a0.PORTBADDR3
address_b[4] => ram_block2a0.PORTBADDR4
address_b[5] => ram_block2a0.PORTBADDR5
address_b[6] => ram_block2a0.PORTBADDR6
address_b[7] => ram_block2a0.PORTBADDR7
address_b[8] => ram_block2a0.PORTBADDR8
address_b[9] => ram_block2a0.PORTBADDR9
address_b[10] => ram_block2a0.PORTBADDR10
address_b[11] => ram_block2a0.PORTBADDR11
clock0 => ram_block2a0.CLK0
clock1 => ram_block2a0.CLK1
clocken1 => ram_block2a0.ENA1
data_a[0] => ram_block2a0.PORTADATAIN
q_b[0] <= ram_block2a0.PORTBDATAOUT
wren_a => ram_block2a0.PORTAWE
wren_a => ram_block2a0.ENA0


|img_coding|context_encoder:context_encoder_inst2|coding_queue:context7_inst1|fifo:fifo_inst1|scfifo:scfifo_component|scfifo_fe61:auto_generated|a_dpfifo_tu31:dpfifo|cntr_epb:rd_ptr_count
aclr => counter_reg_bit[11].IN0
clock => counter_reg_bit[11].CLK
clock => counter_reg_bit[10].CLK
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter_reg_bit[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter_reg_bit[11].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|img_coding|context_encoder:context_encoder_inst2|coding_queue:context7_inst1|fifo:fifo_inst1|scfifo:scfifo_component|scfifo_fe61:auto_generated|a_dpfifo_tu31:dpfifo|cntr_epb:wr_ptr
aclr => counter_reg_bit[11].IN0
clock => counter_reg_bit[11].CLK
clock => counter_reg_bit[10].CLK
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter_reg_bit[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter_reg_bit[11].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|img_coding|context_encoder:context_encoder_inst2|coding_queue:context7_inst1|coder:coder_inst1
clk => bit_output~reg0.CLK
clk => address[0].CLK
clk => address[1].CLK
clk => address[2].CLK
clk => address[3].CLK
clk => address[4].CLK
clk => address[5].CLK
clk => address[6].CLK
clk => address[7].CLK
clk => address[8].CLK
clk => output_valid~reg0.CLK
clk => rom_clk.CLK
clk => first_bit.CLK
clk => bits_outstanding[0].CLK
clk => bits_outstanding[1].CLK
clk => bits_outstanding[2].CLK
clk => bits_outstanding[3].CLK
clk => bits_outstanding[4].CLK
clk => bits_outstanding[5].CLK
clk => bits_outstanding[6].CLK
clk => bits_outstanding[7].CLK
clk => bits_outstanding[8].CLK
clk => bits_outstanding[9].CLK
clk => bits_outstanding[10].CLK
clk => L[0].CLK
clk => L[1].CLK
clk => L[2].CLK
clk => L[3].CLK
clk => L[4].CLK
clk => L[5].CLK
clk => L[6].CLK
clk => L[7].CLK
clk => L[8].CLK
clk => L[9].CLK
clk => L[10].CLK
clk => RLPS[0].CLK
clk => RLPS[1].CLK
clk => RLPS[2].CLK
clk => RLPS[3].CLK
clk => RLPS[4].CLK
clk => RLPS[5].CLK
clk => RLPS[6].CLK
clk => RLPS[7].CLK
clk => RLPS[8].CLK
clk => RLPS[9].CLK
clk => RLPS[10].CLK
clk => state[0].CLK
clk => state[1].CLK
clk => state[2].CLK
clk => state[3].CLK
clk => state[4].CLK
clk => state[5].CLK
clk => R[0].CLK
clk => R[1].CLK
clk => R[2].CLK
clk => R[3].CLK
clk => R[4].CLK
clk => R[5].CLK
clk => R[6].CLK
clk => R[7].CLK
clk => R[8].CLK
clk => R[9].CLK
clk => R[10].CLK
clk => LPS.CLK
clk => step~1.DATAIN
rst_n => address[0].OUTPUTSELECT
rst_n => address[1].OUTPUTSELECT
rst_n => address[2].OUTPUTSELECT
rst_n => address[3].OUTPUTSELECT
rst_n => address[4].OUTPUTSELECT
rst_n => address[5].OUTPUTSELECT
rst_n => address[6].OUTPUTSELECT
rst_n => address[7].OUTPUTSELECT
rst_n => address[8].OUTPUTSELECT
rst_n => output_valid~reg0.ACLR
rst_n => rom_clk.ACLR
rst_n => first_bit.PRESET
rst_n => bits_outstanding[0].ACLR
rst_n => bits_outstanding[1].ACLR
rst_n => bits_outstanding[2].ACLR
rst_n => bits_outstanding[3].ACLR
rst_n => bits_outstanding[4].ACLR
rst_n => bits_outstanding[5].ACLR
rst_n => bits_outstanding[6].ACLR
rst_n => bits_outstanding[7].ACLR
rst_n => bits_outstanding[8].ACLR
rst_n => bits_outstanding[9].ACLR
rst_n => bits_outstanding[10].ACLR
rst_n => L[0].ACLR
rst_n => L[1].ACLR
rst_n => L[2].ACLR
rst_n => L[3].ACLR
rst_n => L[4].ACLR
rst_n => L[5].ACLR
rst_n => L[6].ACLR
rst_n => L[7].ACLR
rst_n => L[8].ACLR
rst_n => L[9].ACLR
rst_n => L[10].ACLR
rst_n => state[0].PRESET
rst_n => state[1].PRESET
rst_n => state[2].ACLR
rst_n => state[3].PRESET
rst_n => state[4].ACLR
rst_n => state[5].ACLR
rst_n => R[0].ACLR
rst_n => R[1].PRESET
rst_n => R[2].PRESET
rst_n => R[3].PRESET
rst_n => R[4].PRESET
rst_n => R[5].PRESET
rst_n => R[6].PRESET
rst_n => R[7].PRESET
rst_n => R[8].PRESET
rst_n => R[9].ACLR
rst_n => R[10].ACLR
rst_n => LPS.ACLR
rst_n => step~3.DATAIN
rst_n => bit_output~reg0.ENA
rst_n => RLPS[10].ENA
rst_n => RLPS[9].ENA
rst_n => RLPS[8].ENA
rst_n => RLPS[7].ENA
rst_n => RLPS[6].ENA
rst_n => RLPS[5].ENA
rst_n => RLPS[4].ENA
rst_n => RLPS[3].ENA
rst_n => RLPS[2].ENA
rst_n => RLPS[1].ENA
rst_n => RLPS[0].ENA
bit_input => always1.IN1
input_valid => step_next.0000001.DATAB
input_valid => Selector0.IN1
bit_output <= bit_output~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_valid <= output_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
code_ready <= code_ready.DB_MAX_OUTPUT_PORT_TYPE


|img_coding|context_encoder:context_encoder_inst2|coding_queue:context7_inst1|coder:coder_inst1|rom:rom_inst1
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a


|img_coding|context_encoder:context_encoder_inst2|coding_queue:context7_inst1|coder:coder_inst1|rom:rom_inst1|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_dca1:auto_generated.address_a[0]
address_a[1] => altsyncram_dca1:auto_generated.address_a[1]
address_a[2] => altsyncram_dca1:auto_generated.address_a[2]
address_a[3] => altsyncram_dca1:auto_generated.address_a[3]
address_a[4] => altsyncram_dca1:auto_generated.address_a[4]
address_a[5] => altsyncram_dca1:auto_generated.address_a[5]
address_a[6] => altsyncram_dca1:auto_generated.address_a[6]
address_a[7] => altsyncram_dca1:auto_generated.address_a[7]
address_a[8] => altsyncram_dca1:auto_generated.address_a[8]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_dca1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_dca1:auto_generated.q_a[0]
q_a[1] <= altsyncram_dca1:auto_generated.q_a[1]
q_a[2] <= altsyncram_dca1:auto_generated.q_a[2]
q_a[3] <= altsyncram_dca1:auto_generated.q_a[3]
q_a[4] <= altsyncram_dca1:auto_generated.q_a[4]
q_a[5] <= altsyncram_dca1:auto_generated.q_a[5]
q_a[6] <= altsyncram_dca1:auto_generated.q_a[6]
q_a[7] <= altsyncram_dca1:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|img_coding|context_encoder:context_encoder_inst2|coding_queue:context7_inst1|coder:coder_inst1|rom:rom_inst1|altsyncram:altsyncram_component|altsyncram_dca1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT


|img_coding|context_encoder:context_encoder_inst2|coding_queue:context8_inst1
clk => fifo_inst1_clock.IN2
rst_n => rst_n.IN1
bit_input => fifo_inst1_data.IN1
wrreq => fifo_inst1_wrreq.IN1
bit_output <= coder:coder_inst1.bit_output
fifo_full <= fifo:fifo_inst1.almost_full
space_used[0] <= <GND>
space_used[1] <= <GND>
space_used[2] <= <GND>
space_used[3] <= <GND>
space_used[4] <= <GND>
space_used[5] <= <GND>
space_used[6] <= <GND>
space_used[7] <= <GND>
space_used[8] <= <GND>
space_used[9] <= <GND>
space_used[10] <= <GND>
space_used[11] <= <GND>
fifo_empty <= fifo:fifo_inst1.empty


|img_coding|context_encoder:context_encoder_inst2|coding_queue:context8_inst1|fifo:fifo_inst1
aclr => aclr.IN1
clock => clock.IN1
data[0] => data[0].IN1
rdreq => rdreq.IN1
wrreq => wrreq.IN1
almost_full <= scfifo:scfifo_component.almost_full
empty <= scfifo:scfifo_component.empty
q[0] <= scfifo:scfifo_component.q


|img_coding|context_encoder:context_encoder_inst2|coding_queue:context8_inst1|fifo:fifo_inst1|scfifo:scfifo_component
data[0] => scfifo_fe61:auto_generated.data[0]
q[0] <= scfifo_fe61:auto_generated.q[0]
wrreq => scfifo_fe61:auto_generated.wrreq
rdreq => scfifo_fe61:auto_generated.rdreq
clock => scfifo_fe61:auto_generated.clock
aclr => scfifo_fe61:auto_generated.aclr
sclr => ~NO_FANOUT~
empty <= scfifo_fe61:auto_generated.empty
full <= <GND>
almost_full <= scfifo_fe61:auto_generated.almost_full
almost_empty <= <GND>
usedw[0] <= <GND>
usedw[1] <= <GND>
usedw[2] <= <GND>
usedw[3] <= <GND>
usedw[4] <= <GND>
usedw[5] <= <GND>
usedw[6] <= <GND>
usedw[7] <= <GND>
usedw[8] <= <GND>
usedw[9] <= <GND>
usedw[10] <= <GND>
usedw[11] <= <GND>


|img_coding|context_encoder:context_encoder_inst2|coding_queue:context8_inst1|fifo:fifo_inst1|scfifo:scfifo_component|scfifo_fe61:auto_generated
aclr => a_dpfifo_tu31:dpfifo.aclr
aclr => dffe_af.IN0
almost_full <= dffe_af.DB_MAX_OUTPUT_PORT_TYPE
clock => a_dpfifo_tu31:dpfifo.clock
clock => dffe_af.CLK
data[0] => a_dpfifo_tu31:dpfifo.data[0]
empty <= a_dpfifo_tu31:dpfifo.empty
q[0] <= a_dpfifo_tu31:dpfifo.q[0]
rdreq => a_dpfifo_tu31:dpfifo.rreq
rdreq => _.IN1
rdreq => _.IN0
wrreq => a_dpfifo_tu31:dpfifo.wreq
wrreq => _.IN0
wrreq => _.IN1


|img_coding|context_encoder:context_encoder_inst2|coding_queue:context8_inst1|fifo:fifo_inst1|scfifo:scfifo_component|scfifo_fe61:auto_generated|a_dpfifo_tu31:dpfifo
aclr => a_fefifo_1bf:fifo_state.aclr
aclr => cntr_epb:rd_ptr_count.aclr
aclr => cntr_epb:wr_ptr.aclr
clock => a_fefifo_1bf:fifo_state.clock
clock => dpram_8811:FIFOram.inclock
clock => dpram_8811:FIFOram.outclock
clock => cntr_epb:rd_ptr_count.clock
clock => cntr_epb:wr_ptr.clock
data[0] => dpram_8811:FIFOram.data[0]
empty <= a_fefifo_1bf:fifo_state.empty
q[0] <= dpram_8811:FIFOram.q[0]
rreq => a_fefifo_1bf:fifo_state.rreq
rreq => valid_rreq.IN0
sclr => a_fefifo_1bf:fifo_state.sclr
sclr => _.IN1
sclr => _.IN0
sclr => cntr_epb:rd_ptr_count.sclr
sclr => cntr_epb:wr_ptr.sclr
usedw[0] <= a_fefifo_1bf:fifo_state.usedw_out[0]
usedw[1] <= a_fefifo_1bf:fifo_state.usedw_out[1]
usedw[2] <= a_fefifo_1bf:fifo_state.usedw_out[2]
usedw[3] <= a_fefifo_1bf:fifo_state.usedw_out[3]
usedw[4] <= a_fefifo_1bf:fifo_state.usedw_out[4]
usedw[5] <= a_fefifo_1bf:fifo_state.usedw_out[5]
usedw[6] <= a_fefifo_1bf:fifo_state.usedw_out[6]
usedw[7] <= a_fefifo_1bf:fifo_state.usedw_out[7]
usedw[8] <= a_fefifo_1bf:fifo_state.usedw_out[8]
usedw[9] <= a_fefifo_1bf:fifo_state.usedw_out[9]
usedw[10] <= a_fefifo_1bf:fifo_state.usedw_out[10]
usedw[11] <= a_fefifo_1bf:fifo_state.usedw_out[11]
wreq => a_fefifo_1bf:fifo_state.wreq
wreq => valid_wreq.IN0


|img_coding|context_encoder:context_encoder_inst2|coding_queue:context8_inst1|fifo:fifo_inst1|scfifo:scfifo_component|scfifo_fe61:auto_generated|a_dpfifo_tu31:dpfifo|a_fefifo_1bf:fifo_state
aclr => b_full.IN0
aclr => b_non_empty.IN0
aclr => cntr_qp7:count_usedw.aclr
clock => cntr_qp7:count_usedw.clock
clock => b_full.CLK
clock => b_non_empty.CLK
empty <= empty.DB_MAX_OUTPUT_PORT_TYPE
full <= b_full.DB_MAX_OUTPUT_PORT_TYPE
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => valid_rreq.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_qp7:count_usedw.sclr
usedw_out[0] <= usedw[0].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[1] <= usedw[1].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[2] <= usedw[2].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[3] <= usedw[3].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[4] <= usedw[4].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[5] <= usedw[5].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[6] <= usedw[6].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[7] <= usedw[7].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[8] <= usedw[8].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[9] <= usedw[9].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[10] <= usedw[10].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[11] <= usedw[11].DB_MAX_OUTPUT_PORT_TYPE
wreq => _.IN1
wreq => _.IN1
wreq => _.IN0
wreq => valid_wreq.IN0


|img_coding|context_encoder:context_encoder_inst2|coding_queue:context8_inst1|fifo:fifo_inst1|scfifo:scfifo_component|scfifo_fe61:auto_generated|a_dpfifo_tu31:dpfifo|a_fefifo_1bf:fifo_state|cntr_qp7:count_usedw
aclr => counter_reg_bit[11].IN0
clock => counter_reg_bit[11].CLK
clock => counter_reg_bit[10].CLK
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter_reg_bit[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter_reg_bit[11].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB
updown => counter_comb_bita4.DATAB
updown => counter_comb_bita5.DATAB
updown => counter_comb_bita6.DATAB
updown => counter_comb_bita7.DATAB
updown => counter_comb_bita8.DATAB
updown => counter_comb_bita9.DATAB
updown => counter_comb_bita10.DATAB
updown => counter_comb_bita11.DATAB


|img_coding|context_encoder:context_encoder_inst2|coding_queue:context8_inst1|fifo:fifo_inst1|scfifo:scfifo_component|scfifo_fe61:auto_generated|a_dpfifo_tu31:dpfifo|dpram_8811:FIFOram
data[0] => altsyncram_23k1:altsyncram1.data_a[0]
inclock => altsyncram_23k1:altsyncram1.clock0
outclock => altsyncram_23k1:altsyncram1.clock1
outclocken => altsyncram_23k1:altsyncram1.clocken1
q[0] <= altsyncram_23k1:altsyncram1.q_b[0]
rdaddress[0] => altsyncram_23k1:altsyncram1.address_b[0]
rdaddress[1] => altsyncram_23k1:altsyncram1.address_b[1]
rdaddress[2] => altsyncram_23k1:altsyncram1.address_b[2]
rdaddress[3] => altsyncram_23k1:altsyncram1.address_b[3]
rdaddress[4] => altsyncram_23k1:altsyncram1.address_b[4]
rdaddress[5] => altsyncram_23k1:altsyncram1.address_b[5]
rdaddress[6] => altsyncram_23k1:altsyncram1.address_b[6]
rdaddress[7] => altsyncram_23k1:altsyncram1.address_b[7]
rdaddress[8] => altsyncram_23k1:altsyncram1.address_b[8]
rdaddress[9] => altsyncram_23k1:altsyncram1.address_b[9]
rdaddress[10] => altsyncram_23k1:altsyncram1.address_b[10]
rdaddress[11] => altsyncram_23k1:altsyncram1.address_b[11]
wraddress[0] => altsyncram_23k1:altsyncram1.address_a[0]
wraddress[1] => altsyncram_23k1:altsyncram1.address_a[1]
wraddress[2] => altsyncram_23k1:altsyncram1.address_a[2]
wraddress[3] => altsyncram_23k1:altsyncram1.address_a[3]
wraddress[4] => altsyncram_23k1:altsyncram1.address_a[4]
wraddress[5] => altsyncram_23k1:altsyncram1.address_a[5]
wraddress[6] => altsyncram_23k1:altsyncram1.address_a[6]
wraddress[7] => altsyncram_23k1:altsyncram1.address_a[7]
wraddress[8] => altsyncram_23k1:altsyncram1.address_a[8]
wraddress[9] => altsyncram_23k1:altsyncram1.address_a[9]
wraddress[10] => altsyncram_23k1:altsyncram1.address_a[10]
wraddress[11] => altsyncram_23k1:altsyncram1.address_a[11]
wren => altsyncram_23k1:altsyncram1.wren_a


|img_coding|context_encoder:context_encoder_inst2|coding_queue:context8_inst1|fifo:fifo_inst1|scfifo:scfifo_component|scfifo_fe61:auto_generated|a_dpfifo_tu31:dpfifo|dpram_8811:FIFOram|altsyncram_23k1:altsyncram1
address_a[0] => ram_block2a0.PORTAADDR
address_a[1] => ram_block2a0.PORTAADDR1
address_a[2] => ram_block2a0.PORTAADDR2
address_a[3] => ram_block2a0.PORTAADDR3
address_a[4] => ram_block2a0.PORTAADDR4
address_a[5] => ram_block2a0.PORTAADDR5
address_a[6] => ram_block2a0.PORTAADDR6
address_a[7] => ram_block2a0.PORTAADDR7
address_a[8] => ram_block2a0.PORTAADDR8
address_a[9] => ram_block2a0.PORTAADDR9
address_a[10] => ram_block2a0.PORTAADDR10
address_a[11] => ram_block2a0.PORTAADDR11
address_b[0] => ram_block2a0.PORTBADDR
address_b[1] => ram_block2a0.PORTBADDR1
address_b[2] => ram_block2a0.PORTBADDR2
address_b[3] => ram_block2a0.PORTBADDR3
address_b[4] => ram_block2a0.PORTBADDR4
address_b[5] => ram_block2a0.PORTBADDR5
address_b[6] => ram_block2a0.PORTBADDR6
address_b[7] => ram_block2a0.PORTBADDR7
address_b[8] => ram_block2a0.PORTBADDR8
address_b[9] => ram_block2a0.PORTBADDR9
address_b[10] => ram_block2a0.PORTBADDR10
address_b[11] => ram_block2a0.PORTBADDR11
clock0 => ram_block2a0.CLK0
clock1 => ram_block2a0.CLK1
clocken1 => ram_block2a0.ENA1
data_a[0] => ram_block2a0.PORTADATAIN
q_b[0] <= ram_block2a0.PORTBDATAOUT
wren_a => ram_block2a0.PORTAWE
wren_a => ram_block2a0.ENA0


|img_coding|context_encoder:context_encoder_inst2|coding_queue:context8_inst1|fifo:fifo_inst1|scfifo:scfifo_component|scfifo_fe61:auto_generated|a_dpfifo_tu31:dpfifo|cntr_epb:rd_ptr_count
aclr => counter_reg_bit[11].IN0
clock => counter_reg_bit[11].CLK
clock => counter_reg_bit[10].CLK
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter_reg_bit[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter_reg_bit[11].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|img_coding|context_encoder:context_encoder_inst2|coding_queue:context8_inst1|fifo:fifo_inst1|scfifo:scfifo_component|scfifo_fe61:auto_generated|a_dpfifo_tu31:dpfifo|cntr_epb:wr_ptr
aclr => counter_reg_bit[11].IN0
clock => counter_reg_bit[11].CLK
clock => counter_reg_bit[10].CLK
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter_reg_bit[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter_reg_bit[11].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|img_coding|context_encoder:context_encoder_inst2|coding_queue:context8_inst1|coder:coder_inst1
clk => bit_output~reg0.CLK
clk => address[0].CLK
clk => address[1].CLK
clk => address[2].CLK
clk => address[3].CLK
clk => address[4].CLK
clk => address[5].CLK
clk => address[6].CLK
clk => address[7].CLK
clk => address[8].CLK
clk => output_valid~reg0.CLK
clk => rom_clk.CLK
clk => first_bit.CLK
clk => bits_outstanding[0].CLK
clk => bits_outstanding[1].CLK
clk => bits_outstanding[2].CLK
clk => bits_outstanding[3].CLK
clk => bits_outstanding[4].CLK
clk => bits_outstanding[5].CLK
clk => bits_outstanding[6].CLK
clk => bits_outstanding[7].CLK
clk => bits_outstanding[8].CLK
clk => bits_outstanding[9].CLK
clk => bits_outstanding[10].CLK
clk => L[0].CLK
clk => L[1].CLK
clk => L[2].CLK
clk => L[3].CLK
clk => L[4].CLK
clk => L[5].CLK
clk => L[6].CLK
clk => L[7].CLK
clk => L[8].CLK
clk => L[9].CLK
clk => L[10].CLK
clk => RLPS[0].CLK
clk => RLPS[1].CLK
clk => RLPS[2].CLK
clk => RLPS[3].CLK
clk => RLPS[4].CLK
clk => RLPS[5].CLK
clk => RLPS[6].CLK
clk => RLPS[7].CLK
clk => RLPS[8].CLK
clk => RLPS[9].CLK
clk => RLPS[10].CLK
clk => state[0].CLK
clk => state[1].CLK
clk => state[2].CLK
clk => state[3].CLK
clk => state[4].CLK
clk => state[5].CLK
clk => R[0].CLK
clk => R[1].CLK
clk => R[2].CLK
clk => R[3].CLK
clk => R[4].CLK
clk => R[5].CLK
clk => R[6].CLK
clk => R[7].CLK
clk => R[8].CLK
clk => R[9].CLK
clk => R[10].CLK
clk => LPS.CLK
clk => step~1.DATAIN
rst_n => address[0].OUTPUTSELECT
rst_n => address[1].OUTPUTSELECT
rst_n => address[2].OUTPUTSELECT
rst_n => address[3].OUTPUTSELECT
rst_n => address[4].OUTPUTSELECT
rst_n => address[5].OUTPUTSELECT
rst_n => address[6].OUTPUTSELECT
rst_n => address[7].OUTPUTSELECT
rst_n => address[8].OUTPUTSELECT
rst_n => output_valid~reg0.ACLR
rst_n => rom_clk.ACLR
rst_n => first_bit.PRESET
rst_n => bits_outstanding[0].ACLR
rst_n => bits_outstanding[1].ACLR
rst_n => bits_outstanding[2].ACLR
rst_n => bits_outstanding[3].ACLR
rst_n => bits_outstanding[4].ACLR
rst_n => bits_outstanding[5].ACLR
rst_n => bits_outstanding[6].ACLR
rst_n => bits_outstanding[7].ACLR
rst_n => bits_outstanding[8].ACLR
rst_n => bits_outstanding[9].ACLR
rst_n => bits_outstanding[10].ACLR
rst_n => L[0].ACLR
rst_n => L[1].ACLR
rst_n => L[2].ACLR
rst_n => L[3].ACLR
rst_n => L[4].ACLR
rst_n => L[5].ACLR
rst_n => L[6].ACLR
rst_n => L[7].ACLR
rst_n => L[8].ACLR
rst_n => L[9].ACLR
rst_n => L[10].ACLR
rst_n => state[0].PRESET
rst_n => state[1].PRESET
rst_n => state[2].ACLR
rst_n => state[3].ACLR
rst_n => state[4].PRESET
rst_n => state[5].ACLR
rst_n => R[0].ACLR
rst_n => R[1].PRESET
rst_n => R[2].PRESET
rst_n => R[3].PRESET
rst_n => R[4].PRESET
rst_n => R[5].PRESET
rst_n => R[6].PRESET
rst_n => R[7].PRESET
rst_n => R[8].PRESET
rst_n => R[9].ACLR
rst_n => R[10].ACLR
rst_n => LPS.ACLR
rst_n => step~3.DATAIN
rst_n => bit_output~reg0.ENA
rst_n => RLPS[10].ENA
rst_n => RLPS[9].ENA
rst_n => RLPS[8].ENA
rst_n => RLPS[7].ENA
rst_n => RLPS[6].ENA
rst_n => RLPS[5].ENA
rst_n => RLPS[4].ENA
rst_n => RLPS[3].ENA
rst_n => RLPS[2].ENA
rst_n => RLPS[1].ENA
rst_n => RLPS[0].ENA
bit_input => always1.IN1
input_valid => step_next.0000001.DATAB
input_valid => Selector0.IN1
bit_output <= bit_output~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_valid <= output_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
code_ready <= code_ready.DB_MAX_OUTPUT_PORT_TYPE


|img_coding|context_encoder:context_encoder_inst2|coding_queue:context8_inst1|coder:coder_inst1|rom:rom_inst1
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a


|img_coding|context_encoder:context_encoder_inst2|coding_queue:context8_inst1|coder:coder_inst1|rom:rom_inst1|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_dca1:auto_generated.address_a[0]
address_a[1] => altsyncram_dca1:auto_generated.address_a[1]
address_a[2] => altsyncram_dca1:auto_generated.address_a[2]
address_a[3] => altsyncram_dca1:auto_generated.address_a[3]
address_a[4] => altsyncram_dca1:auto_generated.address_a[4]
address_a[5] => altsyncram_dca1:auto_generated.address_a[5]
address_a[6] => altsyncram_dca1:auto_generated.address_a[6]
address_a[7] => altsyncram_dca1:auto_generated.address_a[7]
address_a[8] => altsyncram_dca1:auto_generated.address_a[8]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_dca1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_dca1:auto_generated.q_a[0]
q_a[1] <= altsyncram_dca1:auto_generated.q_a[1]
q_a[2] <= altsyncram_dca1:auto_generated.q_a[2]
q_a[3] <= altsyncram_dca1:auto_generated.q_a[3]
q_a[4] <= altsyncram_dca1:auto_generated.q_a[4]
q_a[5] <= altsyncram_dca1:auto_generated.q_a[5]
q_a[6] <= altsyncram_dca1:auto_generated.q_a[6]
q_a[7] <= altsyncram_dca1:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|img_coding|context_encoder:context_encoder_inst2|coding_queue:context8_inst1|coder:coder_inst1|rom:rom_inst1|altsyncram:altsyncram_component|altsyncram_dca1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT


|img_coding|context_encoder:context_encoder_inst1
clk => coding_queue_clk.IN9
rst_n => coding_queue_rst_n.IN9
data_input_row0[0] => ~NO_FANOUT~
data_input_row0[1] => ~NO_FANOUT~
data_input_row0[2] => ~NO_FANOUT~
data_input_row0[3] => data_line2_row0[3].DATAIN
data_input_row0[4] => data_line2_row0[4].DATAIN
data_input_row0[5] => data_line2_row0[5].DATAIN
data_input_row0[6] => data_line2_row0[6].DATAIN
data_input_row0[7] => data_line2_row0[7].DATAIN
data_input_row0[8] => data_line2_row0[8].DATAIN
data_input_row0[9] => ~NO_FANOUT~
data_input_row0[10] => ~NO_FANOUT~
data_input_row0[11] => ~NO_FANOUT~
data_input_row0[12] => ~NO_FANOUT~
data_input_row0[13] => ~NO_FANOUT~
data_input_row0[14] => ~NO_FANOUT~
data_input_row0[15] => ~NO_FANOUT~
data_input_row1[0] => ~NO_FANOUT~
data_input_row1[1] => ~NO_FANOUT~
data_input_row1[2] => ~NO_FANOUT~
data_input_row1[3] => data_line2_row1[3].DATAIN
data_input_row1[4] => data_line2_row1[4].DATAIN
data_input_row1[5] => data_line2_row1[5].DATAIN
data_input_row1[6] => data_line2_row1[6].DATAIN
data_input_row1[7] => data_line2_row1[7].DATAIN
data_input_row1[8] => data_line2_row1[8].DATAIN
data_input_row1[9] => ~NO_FANOUT~
data_input_row1[10] => ~NO_FANOUT~
data_input_row1[11] => ~NO_FANOUT~
data_input_row1[12] => ~NO_FANOUT~
data_input_row1[13] => ~NO_FANOUT~
data_input_row1[14] => ~NO_FANOUT~
data_input_row1[15] => ~NO_FANOUT~
data_input_row2[0] => ~NO_FANOUT~
data_input_row2[1] => ~NO_FANOUT~
data_input_row2[2] => ~NO_FANOUT~
data_input_row2[3] => data_line2_row2[3].DATAIN
data_input_row2[4] => data_line2_row2[4].DATAIN
data_input_row2[5] => data_line2_row2[5].DATAIN
data_input_row2[6] => data_line2_row2[6].DATAIN
data_input_row2[7] => data_line2_row2[7].DATAIN
data_input_row2[8] => data_line2_row2[8].DATAIN
data_input_row2[9] => ~NO_FANOUT~
data_input_row2[10] => ~NO_FANOUT~
data_input_row2[11] => ~NO_FANOUT~
data_input_row2[12] => ~NO_FANOUT~
data_input_row2[13] => ~NO_FANOUT~
data_input_row2[14] => ~NO_FANOUT~
data_input_row2[15] => ~NO_FANOUT~
cal_flag => Selector1.IN3
cal_flag => Selector0.IN2
ram_update_flag <= Selector1.DB_MAX_OUTPUT_PORT_TYPE


|img_coding|context_encoder:context_encoder_inst1|coding_queue:context0_inst1
clk => fifo_inst1_clock.IN2
rst_n => rst_n.IN1
bit_input => fifo_inst1_data.IN1
wrreq => fifo_inst1_wrreq.IN1
bit_output <= coder:coder_inst1.bit_output
fifo_full <= fifo:fifo_inst1.almost_full
space_used[0] <= <GND>
space_used[1] <= <GND>
space_used[2] <= <GND>
space_used[3] <= <GND>
space_used[4] <= <GND>
space_used[5] <= <GND>
space_used[6] <= <GND>
space_used[7] <= <GND>
space_used[8] <= <GND>
space_used[9] <= <GND>
space_used[10] <= <GND>
space_used[11] <= <GND>
fifo_empty <= fifo:fifo_inst1.empty


|img_coding|context_encoder:context_encoder_inst1|coding_queue:context0_inst1|fifo:fifo_inst1
aclr => aclr.IN1
clock => clock.IN1
data[0] => data[0].IN1
rdreq => rdreq.IN1
wrreq => wrreq.IN1
almost_full <= scfifo:scfifo_component.almost_full
empty <= scfifo:scfifo_component.empty
q[0] <= scfifo:scfifo_component.q


|img_coding|context_encoder:context_encoder_inst1|coding_queue:context0_inst1|fifo:fifo_inst1|scfifo:scfifo_component
data[0] => scfifo_fe61:auto_generated.data[0]
q[0] <= scfifo_fe61:auto_generated.q[0]
wrreq => scfifo_fe61:auto_generated.wrreq
rdreq => scfifo_fe61:auto_generated.rdreq
clock => scfifo_fe61:auto_generated.clock
aclr => scfifo_fe61:auto_generated.aclr
sclr => ~NO_FANOUT~
empty <= scfifo_fe61:auto_generated.empty
full <= <GND>
almost_full <= scfifo_fe61:auto_generated.almost_full
almost_empty <= <GND>
usedw[0] <= <GND>
usedw[1] <= <GND>
usedw[2] <= <GND>
usedw[3] <= <GND>
usedw[4] <= <GND>
usedw[5] <= <GND>
usedw[6] <= <GND>
usedw[7] <= <GND>
usedw[8] <= <GND>
usedw[9] <= <GND>
usedw[10] <= <GND>
usedw[11] <= <GND>


|img_coding|context_encoder:context_encoder_inst1|coding_queue:context0_inst1|fifo:fifo_inst1|scfifo:scfifo_component|scfifo_fe61:auto_generated
aclr => a_dpfifo_tu31:dpfifo.aclr
aclr => dffe_af.IN0
almost_full <= dffe_af.DB_MAX_OUTPUT_PORT_TYPE
clock => a_dpfifo_tu31:dpfifo.clock
clock => dffe_af.CLK
data[0] => a_dpfifo_tu31:dpfifo.data[0]
empty <= a_dpfifo_tu31:dpfifo.empty
q[0] <= a_dpfifo_tu31:dpfifo.q[0]
rdreq => a_dpfifo_tu31:dpfifo.rreq
rdreq => _.IN1
rdreq => _.IN0
wrreq => a_dpfifo_tu31:dpfifo.wreq
wrreq => _.IN0
wrreq => _.IN1


|img_coding|context_encoder:context_encoder_inst1|coding_queue:context0_inst1|fifo:fifo_inst1|scfifo:scfifo_component|scfifo_fe61:auto_generated|a_dpfifo_tu31:dpfifo
aclr => a_fefifo_1bf:fifo_state.aclr
aclr => cntr_epb:rd_ptr_count.aclr
aclr => cntr_epb:wr_ptr.aclr
clock => a_fefifo_1bf:fifo_state.clock
clock => dpram_8811:FIFOram.inclock
clock => dpram_8811:FIFOram.outclock
clock => cntr_epb:rd_ptr_count.clock
clock => cntr_epb:wr_ptr.clock
data[0] => dpram_8811:FIFOram.data[0]
empty <= a_fefifo_1bf:fifo_state.empty
q[0] <= dpram_8811:FIFOram.q[0]
rreq => a_fefifo_1bf:fifo_state.rreq
rreq => valid_rreq.IN0
sclr => a_fefifo_1bf:fifo_state.sclr
sclr => _.IN1
sclr => _.IN0
sclr => cntr_epb:rd_ptr_count.sclr
sclr => cntr_epb:wr_ptr.sclr
usedw[0] <= a_fefifo_1bf:fifo_state.usedw_out[0]
usedw[1] <= a_fefifo_1bf:fifo_state.usedw_out[1]
usedw[2] <= a_fefifo_1bf:fifo_state.usedw_out[2]
usedw[3] <= a_fefifo_1bf:fifo_state.usedw_out[3]
usedw[4] <= a_fefifo_1bf:fifo_state.usedw_out[4]
usedw[5] <= a_fefifo_1bf:fifo_state.usedw_out[5]
usedw[6] <= a_fefifo_1bf:fifo_state.usedw_out[6]
usedw[7] <= a_fefifo_1bf:fifo_state.usedw_out[7]
usedw[8] <= a_fefifo_1bf:fifo_state.usedw_out[8]
usedw[9] <= a_fefifo_1bf:fifo_state.usedw_out[9]
usedw[10] <= a_fefifo_1bf:fifo_state.usedw_out[10]
usedw[11] <= a_fefifo_1bf:fifo_state.usedw_out[11]
wreq => a_fefifo_1bf:fifo_state.wreq
wreq => valid_wreq.IN0


|img_coding|context_encoder:context_encoder_inst1|coding_queue:context0_inst1|fifo:fifo_inst1|scfifo:scfifo_component|scfifo_fe61:auto_generated|a_dpfifo_tu31:dpfifo|a_fefifo_1bf:fifo_state
aclr => b_full.IN0
aclr => b_non_empty.IN0
aclr => cntr_qp7:count_usedw.aclr
clock => cntr_qp7:count_usedw.clock
clock => b_full.CLK
clock => b_non_empty.CLK
empty <= empty.DB_MAX_OUTPUT_PORT_TYPE
full <= b_full.DB_MAX_OUTPUT_PORT_TYPE
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => valid_rreq.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_qp7:count_usedw.sclr
usedw_out[0] <= usedw[0].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[1] <= usedw[1].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[2] <= usedw[2].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[3] <= usedw[3].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[4] <= usedw[4].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[5] <= usedw[5].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[6] <= usedw[6].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[7] <= usedw[7].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[8] <= usedw[8].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[9] <= usedw[9].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[10] <= usedw[10].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[11] <= usedw[11].DB_MAX_OUTPUT_PORT_TYPE
wreq => _.IN1
wreq => _.IN1
wreq => _.IN0
wreq => valid_wreq.IN0


|img_coding|context_encoder:context_encoder_inst1|coding_queue:context0_inst1|fifo:fifo_inst1|scfifo:scfifo_component|scfifo_fe61:auto_generated|a_dpfifo_tu31:dpfifo|a_fefifo_1bf:fifo_state|cntr_qp7:count_usedw
aclr => counter_reg_bit[11].IN0
clock => counter_reg_bit[11].CLK
clock => counter_reg_bit[10].CLK
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter_reg_bit[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter_reg_bit[11].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB
updown => counter_comb_bita4.DATAB
updown => counter_comb_bita5.DATAB
updown => counter_comb_bita6.DATAB
updown => counter_comb_bita7.DATAB
updown => counter_comb_bita8.DATAB
updown => counter_comb_bita9.DATAB
updown => counter_comb_bita10.DATAB
updown => counter_comb_bita11.DATAB


|img_coding|context_encoder:context_encoder_inst1|coding_queue:context0_inst1|fifo:fifo_inst1|scfifo:scfifo_component|scfifo_fe61:auto_generated|a_dpfifo_tu31:dpfifo|dpram_8811:FIFOram
data[0] => altsyncram_23k1:altsyncram1.data_a[0]
inclock => altsyncram_23k1:altsyncram1.clock0
outclock => altsyncram_23k1:altsyncram1.clock1
outclocken => altsyncram_23k1:altsyncram1.clocken1
q[0] <= altsyncram_23k1:altsyncram1.q_b[0]
rdaddress[0] => altsyncram_23k1:altsyncram1.address_b[0]
rdaddress[1] => altsyncram_23k1:altsyncram1.address_b[1]
rdaddress[2] => altsyncram_23k1:altsyncram1.address_b[2]
rdaddress[3] => altsyncram_23k1:altsyncram1.address_b[3]
rdaddress[4] => altsyncram_23k1:altsyncram1.address_b[4]
rdaddress[5] => altsyncram_23k1:altsyncram1.address_b[5]
rdaddress[6] => altsyncram_23k1:altsyncram1.address_b[6]
rdaddress[7] => altsyncram_23k1:altsyncram1.address_b[7]
rdaddress[8] => altsyncram_23k1:altsyncram1.address_b[8]
rdaddress[9] => altsyncram_23k1:altsyncram1.address_b[9]
rdaddress[10] => altsyncram_23k1:altsyncram1.address_b[10]
rdaddress[11] => altsyncram_23k1:altsyncram1.address_b[11]
wraddress[0] => altsyncram_23k1:altsyncram1.address_a[0]
wraddress[1] => altsyncram_23k1:altsyncram1.address_a[1]
wraddress[2] => altsyncram_23k1:altsyncram1.address_a[2]
wraddress[3] => altsyncram_23k1:altsyncram1.address_a[3]
wraddress[4] => altsyncram_23k1:altsyncram1.address_a[4]
wraddress[5] => altsyncram_23k1:altsyncram1.address_a[5]
wraddress[6] => altsyncram_23k1:altsyncram1.address_a[6]
wraddress[7] => altsyncram_23k1:altsyncram1.address_a[7]
wraddress[8] => altsyncram_23k1:altsyncram1.address_a[8]
wraddress[9] => altsyncram_23k1:altsyncram1.address_a[9]
wraddress[10] => altsyncram_23k1:altsyncram1.address_a[10]
wraddress[11] => altsyncram_23k1:altsyncram1.address_a[11]
wren => altsyncram_23k1:altsyncram1.wren_a


|img_coding|context_encoder:context_encoder_inst1|coding_queue:context0_inst1|fifo:fifo_inst1|scfifo:scfifo_component|scfifo_fe61:auto_generated|a_dpfifo_tu31:dpfifo|dpram_8811:FIFOram|altsyncram_23k1:altsyncram1
address_a[0] => ram_block2a0.PORTAADDR
address_a[1] => ram_block2a0.PORTAADDR1
address_a[2] => ram_block2a0.PORTAADDR2
address_a[3] => ram_block2a0.PORTAADDR3
address_a[4] => ram_block2a0.PORTAADDR4
address_a[5] => ram_block2a0.PORTAADDR5
address_a[6] => ram_block2a0.PORTAADDR6
address_a[7] => ram_block2a0.PORTAADDR7
address_a[8] => ram_block2a0.PORTAADDR8
address_a[9] => ram_block2a0.PORTAADDR9
address_a[10] => ram_block2a0.PORTAADDR10
address_a[11] => ram_block2a0.PORTAADDR11
address_b[0] => ram_block2a0.PORTBADDR
address_b[1] => ram_block2a0.PORTBADDR1
address_b[2] => ram_block2a0.PORTBADDR2
address_b[3] => ram_block2a0.PORTBADDR3
address_b[4] => ram_block2a0.PORTBADDR4
address_b[5] => ram_block2a0.PORTBADDR5
address_b[6] => ram_block2a0.PORTBADDR6
address_b[7] => ram_block2a0.PORTBADDR7
address_b[8] => ram_block2a0.PORTBADDR8
address_b[9] => ram_block2a0.PORTBADDR9
address_b[10] => ram_block2a0.PORTBADDR10
address_b[11] => ram_block2a0.PORTBADDR11
clock0 => ram_block2a0.CLK0
clock1 => ram_block2a0.CLK1
clocken1 => ram_block2a0.ENA1
data_a[0] => ram_block2a0.PORTADATAIN
q_b[0] <= ram_block2a0.PORTBDATAOUT
wren_a => ram_block2a0.PORTAWE
wren_a => ram_block2a0.ENA0


|img_coding|context_encoder:context_encoder_inst1|coding_queue:context0_inst1|fifo:fifo_inst1|scfifo:scfifo_component|scfifo_fe61:auto_generated|a_dpfifo_tu31:dpfifo|cntr_epb:rd_ptr_count
aclr => counter_reg_bit[11].IN0
clock => counter_reg_bit[11].CLK
clock => counter_reg_bit[10].CLK
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter_reg_bit[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter_reg_bit[11].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|img_coding|context_encoder:context_encoder_inst1|coding_queue:context0_inst1|fifo:fifo_inst1|scfifo:scfifo_component|scfifo_fe61:auto_generated|a_dpfifo_tu31:dpfifo|cntr_epb:wr_ptr
aclr => counter_reg_bit[11].IN0
clock => counter_reg_bit[11].CLK
clock => counter_reg_bit[10].CLK
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter_reg_bit[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter_reg_bit[11].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|img_coding|context_encoder:context_encoder_inst1|coding_queue:context0_inst1|coder:coder_inst1
clk => bit_output~reg0.CLK
clk => address[0].CLK
clk => address[1].CLK
clk => address[2].CLK
clk => address[3].CLK
clk => address[4].CLK
clk => address[5].CLK
clk => address[6].CLK
clk => address[7].CLK
clk => address[8].CLK
clk => output_valid~reg0.CLK
clk => rom_clk.CLK
clk => first_bit.CLK
clk => bits_outstanding[0].CLK
clk => bits_outstanding[1].CLK
clk => bits_outstanding[2].CLK
clk => bits_outstanding[3].CLK
clk => bits_outstanding[4].CLK
clk => bits_outstanding[5].CLK
clk => bits_outstanding[6].CLK
clk => bits_outstanding[7].CLK
clk => bits_outstanding[8].CLK
clk => bits_outstanding[9].CLK
clk => bits_outstanding[10].CLK
clk => L[0].CLK
clk => L[1].CLK
clk => L[2].CLK
clk => L[3].CLK
clk => L[4].CLK
clk => L[5].CLK
clk => L[6].CLK
clk => L[7].CLK
clk => L[8].CLK
clk => L[9].CLK
clk => L[10].CLK
clk => RLPS[0].CLK
clk => RLPS[1].CLK
clk => RLPS[2].CLK
clk => RLPS[3].CLK
clk => RLPS[4].CLK
clk => RLPS[5].CLK
clk => RLPS[6].CLK
clk => RLPS[7].CLK
clk => RLPS[8].CLK
clk => RLPS[9].CLK
clk => RLPS[10].CLK
clk => state[0].CLK
clk => state[1].CLK
clk => state[2].CLK
clk => state[3].CLK
clk => state[4].CLK
clk => state[5].CLK
clk => R[0].CLK
clk => R[1].CLK
clk => R[2].CLK
clk => R[3].CLK
clk => R[4].CLK
clk => R[5].CLK
clk => R[6].CLK
clk => R[7].CLK
clk => R[8].CLK
clk => R[9].CLK
clk => R[10].CLK
clk => LPS.CLK
clk => step~1.DATAIN
rst_n => address[0].OUTPUTSELECT
rst_n => address[1].OUTPUTSELECT
rst_n => address[2].OUTPUTSELECT
rst_n => address[3].OUTPUTSELECT
rst_n => address[4].OUTPUTSELECT
rst_n => address[5].OUTPUTSELECT
rst_n => address[6].OUTPUTSELECT
rst_n => address[7].OUTPUTSELECT
rst_n => address[8].OUTPUTSELECT
rst_n => output_valid~reg0.ACLR
rst_n => rom_clk.ACLR
rst_n => first_bit.PRESET
rst_n => bits_outstanding[0].ACLR
rst_n => bits_outstanding[1].ACLR
rst_n => bits_outstanding[2].ACLR
rst_n => bits_outstanding[3].ACLR
rst_n => bits_outstanding[4].ACLR
rst_n => bits_outstanding[5].ACLR
rst_n => bits_outstanding[6].ACLR
rst_n => bits_outstanding[7].ACLR
rst_n => bits_outstanding[8].ACLR
rst_n => bits_outstanding[9].ACLR
rst_n => bits_outstanding[10].ACLR
rst_n => L[0].ACLR
rst_n => L[1].ACLR
rst_n => L[2].ACLR
rst_n => L[3].ACLR
rst_n => L[4].ACLR
rst_n => L[5].ACLR
rst_n => L[6].ACLR
rst_n => L[7].ACLR
rst_n => L[8].ACLR
rst_n => L[9].ACLR
rst_n => L[10].ACLR
rst_n => state[0].ACLR
rst_n => state[1].ACLR
rst_n => state[2].ACLR
rst_n => state[3].ACLR
rst_n => state[4].ACLR
rst_n => state[5].PRESET
rst_n => R[0].ACLR
rst_n => R[1].PRESET
rst_n => R[2].PRESET
rst_n => R[3].PRESET
rst_n => R[4].PRESET
rst_n => R[5].PRESET
rst_n => R[6].PRESET
rst_n => R[7].PRESET
rst_n => R[8].PRESET
rst_n => R[9].ACLR
rst_n => R[10].ACLR
rst_n => LPS.PRESET
rst_n => step~3.DATAIN
rst_n => bit_output~reg0.ENA
rst_n => RLPS[10].ENA
rst_n => RLPS[9].ENA
rst_n => RLPS[8].ENA
rst_n => RLPS[7].ENA
rst_n => RLPS[6].ENA
rst_n => RLPS[5].ENA
rst_n => RLPS[4].ENA
rst_n => RLPS[3].ENA
rst_n => RLPS[2].ENA
rst_n => RLPS[1].ENA
rst_n => RLPS[0].ENA
bit_input => always1.IN1
input_valid => step_next.0000001.DATAB
input_valid => Selector0.IN1
bit_output <= bit_output~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_valid <= output_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
code_ready <= code_ready.DB_MAX_OUTPUT_PORT_TYPE


|img_coding|context_encoder:context_encoder_inst1|coding_queue:context0_inst1|coder:coder_inst1|rom:rom_inst1
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a


|img_coding|context_encoder:context_encoder_inst1|coding_queue:context0_inst1|coder:coder_inst1|rom:rom_inst1|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_dca1:auto_generated.address_a[0]
address_a[1] => altsyncram_dca1:auto_generated.address_a[1]
address_a[2] => altsyncram_dca1:auto_generated.address_a[2]
address_a[3] => altsyncram_dca1:auto_generated.address_a[3]
address_a[4] => altsyncram_dca1:auto_generated.address_a[4]
address_a[5] => altsyncram_dca1:auto_generated.address_a[5]
address_a[6] => altsyncram_dca1:auto_generated.address_a[6]
address_a[7] => altsyncram_dca1:auto_generated.address_a[7]
address_a[8] => altsyncram_dca1:auto_generated.address_a[8]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_dca1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_dca1:auto_generated.q_a[0]
q_a[1] <= altsyncram_dca1:auto_generated.q_a[1]
q_a[2] <= altsyncram_dca1:auto_generated.q_a[2]
q_a[3] <= altsyncram_dca1:auto_generated.q_a[3]
q_a[4] <= altsyncram_dca1:auto_generated.q_a[4]
q_a[5] <= altsyncram_dca1:auto_generated.q_a[5]
q_a[6] <= altsyncram_dca1:auto_generated.q_a[6]
q_a[7] <= altsyncram_dca1:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|img_coding|context_encoder:context_encoder_inst1|coding_queue:context0_inst1|coder:coder_inst1|rom:rom_inst1|altsyncram:altsyncram_component|altsyncram_dca1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT


|img_coding|context_encoder:context_encoder_inst1|coding_queue:context1_inst1
clk => fifo_inst1_clock.IN2
rst_n => rst_n.IN1
bit_input => fifo_inst1_data.IN1
wrreq => fifo_inst1_wrreq.IN1
bit_output <= coder:coder_inst1.bit_output
fifo_full <= fifo:fifo_inst1.almost_full
space_used[0] <= <GND>
space_used[1] <= <GND>
space_used[2] <= <GND>
space_used[3] <= <GND>
space_used[4] <= <GND>
space_used[5] <= <GND>
space_used[6] <= <GND>
space_used[7] <= <GND>
space_used[8] <= <GND>
space_used[9] <= <GND>
space_used[10] <= <GND>
space_used[11] <= <GND>
fifo_empty <= fifo:fifo_inst1.empty


|img_coding|context_encoder:context_encoder_inst1|coding_queue:context1_inst1|fifo:fifo_inst1
aclr => aclr.IN1
clock => clock.IN1
data[0] => data[0].IN1
rdreq => rdreq.IN1
wrreq => wrreq.IN1
almost_full <= scfifo:scfifo_component.almost_full
empty <= scfifo:scfifo_component.empty
q[0] <= scfifo:scfifo_component.q


|img_coding|context_encoder:context_encoder_inst1|coding_queue:context1_inst1|fifo:fifo_inst1|scfifo:scfifo_component
data[0] => scfifo_fe61:auto_generated.data[0]
q[0] <= scfifo_fe61:auto_generated.q[0]
wrreq => scfifo_fe61:auto_generated.wrreq
rdreq => scfifo_fe61:auto_generated.rdreq
clock => scfifo_fe61:auto_generated.clock
aclr => scfifo_fe61:auto_generated.aclr
sclr => ~NO_FANOUT~
empty <= scfifo_fe61:auto_generated.empty
full <= <GND>
almost_full <= scfifo_fe61:auto_generated.almost_full
almost_empty <= <GND>
usedw[0] <= <GND>
usedw[1] <= <GND>
usedw[2] <= <GND>
usedw[3] <= <GND>
usedw[4] <= <GND>
usedw[5] <= <GND>
usedw[6] <= <GND>
usedw[7] <= <GND>
usedw[8] <= <GND>
usedw[9] <= <GND>
usedw[10] <= <GND>
usedw[11] <= <GND>


|img_coding|context_encoder:context_encoder_inst1|coding_queue:context1_inst1|fifo:fifo_inst1|scfifo:scfifo_component|scfifo_fe61:auto_generated
aclr => a_dpfifo_tu31:dpfifo.aclr
aclr => dffe_af.IN0
almost_full <= dffe_af.DB_MAX_OUTPUT_PORT_TYPE
clock => a_dpfifo_tu31:dpfifo.clock
clock => dffe_af.CLK
data[0] => a_dpfifo_tu31:dpfifo.data[0]
empty <= a_dpfifo_tu31:dpfifo.empty
q[0] <= a_dpfifo_tu31:dpfifo.q[0]
rdreq => a_dpfifo_tu31:dpfifo.rreq
rdreq => _.IN1
rdreq => _.IN0
wrreq => a_dpfifo_tu31:dpfifo.wreq
wrreq => _.IN0
wrreq => _.IN1


|img_coding|context_encoder:context_encoder_inst1|coding_queue:context1_inst1|fifo:fifo_inst1|scfifo:scfifo_component|scfifo_fe61:auto_generated|a_dpfifo_tu31:dpfifo
aclr => a_fefifo_1bf:fifo_state.aclr
aclr => cntr_epb:rd_ptr_count.aclr
aclr => cntr_epb:wr_ptr.aclr
clock => a_fefifo_1bf:fifo_state.clock
clock => dpram_8811:FIFOram.inclock
clock => dpram_8811:FIFOram.outclock
clock => cntr_epb:rd_ptr_count.clock
clock => cntr_epb:wr_ptr.clock
data[0] => dpram_8811:FIFOram.data[0]
empty <= a_fefifo_1bf:fifo_state.empty
q[0] <= dpram_8811:FIFOram.q[0]
rreq => a_fefifo_1bf:fifo_state.rreq
rreq => valid_rreq.IN0
sclr => a_fefifo_1bf:fifo_state.sclr
sclr => _.IN1
sclr => _.IN0
sclr => cntr_epb:rd_ptr_count.sclr
sclr => cntr_epb:wr_ptr.sclr
usedw[0] <= a_fefifo_1bf:fifo_state.usedw_out[0]
usedw[1] <= a_fefifo_1bf:fifo_state.usedw_out[1]
usedw[2] <= a_fefifo_1bf:fifo_state.usedw_out[2]
usedw[3] <= a_fefifo_1bf:fifo_state.usedw_out[3]
usedw[4] <= a_fefifo_1bf:fifo_state.usedw_out[4]
usedw[5] <= a_fefifo_1bf:fifo_state.usedw_out[5]
usedw[6] <= a_fefifo_1bf:fifo_state.usedw_out[6]
usedw[7] <= a_fefifo_1bf:fifo_state.usedw_out[7]
usedw[8] <= a_fefifo_1bf:fifo_state.usedw_out[8]
usedw[9] <= a_fefifo_1bf:fifo_state.usedw_out[9]
usedw[10] <= a_fefifo_1bf:fifo_state.usedw_out[10]
usedw[11] <= a_fefifo_1bf:fifo_state.usedw_out[11]
wreq => a_fefifo_1bf:fifo_state.wreq
wreq => valid_wreq.IN0


|img_coding|context_encoder:context_encoder_inst1|coding_queue:context1_inst1|fifo:fifo_inst1|scfifo:scfifo_component|scfifo_fe61:auto_generated|a_dpfifo_tu31:dpfifo|a_fefifo_1bf:fifo_state
aclr => b_full.IN0
aclr => b_non_empty.IN0
aclr => cntr_qp7:count_usedw.aclr
clock => cntr_qp7:count_usedw.clock
clock => b_full.CLK
clock => b_non_empty.CLK
empty <= empty.DB_MAX_OUTPUT_PORT_TYPE
full <= b_full.DB_MAX_OUTPUT_PORT_TYPE
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => valid_rreq.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_qp7:count_usedw.sclr
usedw_out[0] <= usedw[0].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[1] <= usedw[1].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[2] <= usedw[2].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[3] <= usedw[3].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[4] <= usedw[4].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[5] <= usedw[5].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[6] <= usedw[6].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[7] <= usedw[7].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[8] <= usedw[8].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[9] <= usedw[9].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[10] <= usedw[10].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[11] <= usedw[11].DB_MAX_OUTPUT_PORT_TYPE
wreq => _.IN1
wreq => _.IN1
wreq => _.IN0
wreq => valid_wreq.IN0


|img_coding|context_encoder:context_encoder_inst1|coding_queue:context1_inst1|fifo:fifo_inst1|scfifo:scfifo_component|scfifo_fe61:auto_generated|a_dpfifo_tu31:dpfifo|a_fefifo_1bf:fifo_state|cntr_qp7:count_usedw
aclr => counter_reg_bit[11].IN0
clock => counter_reg_bit[11].CLK
clock => counter_reg_bit[10].CLK
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter_reg_bit[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter_reg_bit[11].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB
updown => counter_comb_bita4.DATAB
updown => counter_comb_bita5.DATAB
updown => counter_comb_bita6.DATAB
updown => counter_comb_bita7.DATAB
updown => counter_comb_bita8.DATAB
updown => counter_comb_bita9.DATAB
updown => counter_comb_bita10.DATAB
updown => counter_comb_bita11.DATAB


|img_coding|context_encoder:context_encoder_inst1|coding_queue:context1_inst1|fifo:fifo_inst1|scfifo:scfifo_component|scfifo_fe61:auto_generated|a_dpfifo_tu31:dpfifo|dpram_8811:FIFOram
data[0] => altsyncram_23k1:altsyncram1.data_a[0]
inclock => altsyncram_23k1:altsyncram1.clock0
outclock => altsyncram_23k1:altsyncram1.clock1
outclocken => altsyncram_23k1:altsyncram1.clocken1
q[0] <= altsyncram_23k1:altsyncram1.q_b[0]
rdaddress[0] => altsyncram_23k1:altsyncram1.address_b[0]
rdaddress[1] => altsyncram_23k1:altsyncram1.address_b[1]
rdaddress[2] => altsyncram_23k1:altsyncram1.address_b[2]
rdaddress[3] => altsyncram_23k1:altsyncram1.address_b[3]
rdaddress[4] => altsyncram_23k1:altsyncram1.address_b[4]
rdaddress[5] => altsyncram_23k1:altsyncram1.address_b[5]
rdaddress[6] => altsyncram_23k1:altsyncram1.address_b[6]
rdaddress[7] => altsyncram_23k1:altsyncram1.address_b[7]
rdaddress[8] => altsyncram_23k1:altsyncram1.address_b[8]
rdaddress[9] => altsyncram_23k1:altsyncram1.address_b[9]
rdaddress[10] => altsyncram_23k1:altsyncram1.address_b[10]
rdaddress[11] => altsyncram_23k1:altsyncram1.address_b[11]
wraddress[0] => altsyncram_23k1:altsyncram1.address_a[0]
wraddress[1] => altsyncram_23k1:altsyncram1.address_a[1]
wraddress[2] => altsyncram_23k1:altsyncram1.address_a[2]
wraddress[3] => altsyncram_23k1:altsyncram1.address_a[3]
wraddress[4] => altsyncram_23k1:altsyncram1.address_a[4]
wraddress[5] => altsyncram_23k1:altsyncram1.address_a[5]
wraddress[6] => altsyncram_23k1:altsyncram1.address_a[6]
wraddress[7] => altsyncram_23k1:altsyncram1.address_a[7]
wraddress[8] => altsyncram_23k1:altsyncram1.address_a[8]
wraddress[9] => altsyncram_23k1:altsyncram1.address_a[9]
wraddress[10] => altsyncram_23k1:altsyncram1.address_a[10]
wraddress[11] => altsyncram_23k1:altsyncram1.address_a[11]
wren => altsyncram_23k1:altsyncram1.wren_a


|img_coding|context_encoder:context_encoder_inst1|coding_queue:context1_inst1|fifo:fifo_inst1|scfifo:scfifo_component|scfifo_fe61:auto_generated|a_dpfifo_tu31:dpfifo|dpram_8811:FIFOram|altsyncram_23k1:altsyncram1
address_a[0] => ram_block2a0.PORTAADDR
address_a[1] => ram_block2a0.PORTAADDR1
address_a[2] => ram_block2a0.PORTAADDR2
address_a[3] => ram_block2a0.PORTAADDR3
address_a[4] => ram_block2a0.PORTAADDR4
address_a[5] => ram_block2a0.PORTAADDR5
address_a[6] => ram_block2a0.PORTAADDR6
address_a[7] => ram_block2a0.PORTAADDR7
address_a[8] => ram_block2a0.PORTAADDR8
address_a[9] => ram_block2a0.PORTAADDR9
address_a[10] => ram_block2a0.PORTAADDR10
address_a[11] => ram_block2a0.PORTAADDR11
address_b[0] => ram_block2a0.PORTBADDR
address_b[1] => ram_block2a0.PORTBADDR1
address_b[2] => ram_block2a0.PORTBADDR2
address_b[3] => ram_block2a0.PORTBADDR3
address_b[4] => ram_block2a0.PORTBADDR4
address_b[5] => ram_block2a0.PORTBADDR5
address_b[6] => ram_block2a0.PORTBADDR6
address_b[7] => ram_block2a0.PORTBADDR7
address_b[8] => ram_block2a0.PORTBADDR8
address_b[9] => ram_block2a0.PORTBADDR9
address_b[10] => ram_block2a0.PORTBADDR10
address_b[11] => ram_block2a0.PORTBADDR11
clock0 => ram_block2a0.CLK0
clock1 => ram_block2a0.CLK1
clocken1 => ram_block2a0.ENA1
data_a[0] => ram_block2a0.PORTADATAIN
q_b[0] <= ram_block2a0.PORTBDATAOUT
wren_a => ram_block2a0.PORTAWE
wren_a => ram_block2a0.ENA0


|img_coding|context_encoder:context_encoder_inst1|coding_queue:context1_inst1|fifo:fifo_inst1|scfifo:scfifo_component|scfifo_fe61:auto_generated|a_dpfifo_tu31:dpfifo|cntr_epb:rd_ptr_count
aclr => counter_reg_bit[11].IN0
clock => counter_reg_bit[11].CLK
clock => counter_reg_bit[10].CLK
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter_reg_bit[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter_reg_bit[11].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|img_coding|context_encoder:context_encoder_inst1|coding_queue:context1_inst1|fifo:fifo_inst1|scfifo:scfifo_component|scfifo_fe61:auto_generated|a_dpfifo_tu31:dpfifo|cntr_epb:wr_ptr
aclr => counter_reg_bit[11].IN0
clock => counter_reg_bit[11].CLK
clock => counter_reg_bit[10].CLK
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter_reg_bit[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter_reg_bit[11].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|img_coding|context_encoder:context_encoder_inst1|coding_queue:context1_inst1|coder:coder_inst1
clk => bit_output~reg0.CLK
clk => address[0].CLK
clk => address[1].CLK
clk => address[2].CLK
clk => address[3].CLK
clk => address[4].CLK
clk => address[5].CLK
clk => address[6].CLK
clk => address[7].CLK
clk => address[8].CLK
clk => output_valid~reg0.CLK
clk => rom_clk.CLK
clk => first_bit.CLK
clk => bits_outstanding[0].CLK
clk => bits_outstanding[1].CLK
clk => bits_outstanding[2].CLK
clk => bits_outstanding[3].CLK
clk => bits_outstanding[4].CLK
clk => bits_outstanding[5].CLK
clk => bits_outstanding[6].CLK
clk => bits_outstanding[7].CLK
clk => bits_outstanding[8].CLK
clk => bits_outstanding[9].CLK
clk => bits_outstanding[10].CLK
clk => L[0].CLK
clk => L[1].CLK
clk => L[2].CLK
clk => L[3].CLK
clk => L[4].CLK
clk => L[5].CLK
clk => L[6].CLK
clk => L[7].CLK
clk => L[8].CLK
clk => L[9].CLK
clk => L[10].CLK
clk => RLPS[0].CLK
clk => RLPS[1].CLK
clk => RLPS[2].CLK
clk => RLPS[3].CLK
clk => RLPS[4].CLK
clk => RLPS[5].CLK
clk => RLPS[6].CLK
clk => RLPS[7].CLK
clk => RLPS[8].CLK
clk => RLPS[9].CLK
clk => RLPS[10].CLK
clk => state[0].CLK
clk => state[1].CLK
clk => state[2].CLK
clk => state[3].CLK
clk => state[4].CLK
clk => state[5].CLK
clk => R[0].CLK
clk => R[1].CLK
clk => R[2].CLK
clk => R[3].CLK
clk => R[4].CLK
clk => R[5].CLK
clk => R[6].CLK
clk => R[7].CLK
clk => R[8].CLK
clk => R[9].CLK
clk => R[10].CLK
clk => LPS.CLK
clk => step~1.DATAIN
rst_n => address[0].OUTPUTSELECT
rst_n => address[1].OUTPUTSELECT
rst_n => address[2].OUTPUTSELECT
rst_n => address[3].OUTPUTSELECT
rst_n => address[4].OUTPUTSELECT
rst_n => address[5].OUTPUTSELECT
rst_n => address[6].OUTPUTSELECT
rst_n => address[7].OUTPUTSELECT
rst_n => address[8].OUTPUTSELECT
rst_n => output_valid~reg0.ACLR
rst_n => rom_clk.ACLR
rst_n => first_bit.PRESET
rst_n => bits_outstanding[0].ACLR
rst_n => bits_outstanding[1].ACLR
rst_n => bits_outstanding[2].ACLR
rst_n => bits_outstanding[3].ACLR
rst_n => bits_outstanding[4].ACLR
rst_n => bits_outstanding[5].ACLR
rst_n => bits_outstanding[6].ACLR
rst_n => bits_outstanding[7].ACLR
rst_n => bits_outstanding[8].ACLR
rst_n => bits_outstanding[9].ACLR
rst_n => bits_outstanding[10].ACLR
rst_n => L[0].ACLR
rst_n => L[1].ACLR
rst_n => L[2].ACLR
rst_n => L[3].ACLR
rst_n => L[4].ACLR
rst_n => L[5].ACLR
rst_n => L[6].ACLR
rst_n => L[7].ACLR
rst_n => L[8].ACLR
rst_n => L[9].ACLR
rst_n => L[10].ACLR
rst_n => state[0].PRESET
rst_n => state[1].ACLR
rst_n => state[2].ACLR
rst_n => state[3].ACLR
rst_n => state[4].PRESET
rst_n => state[5].ACLR
rst_n => R[0].ACLR
rst_n => R[1].PRESET
rst_n => R[2].PRESET
rst_n => R[3].PRESET
rst_n => R[4].PRESET
rst_n => R[5].PRESET
rst_n => R[6].PRESET
rst_n => R[7].PRESET
rst_n => R[8].PRESET
rst_n => R[9].ACLR
rst_n => R[10].ACLR
rst_n => LPS.PRESET
rst_n => step~3.DATAIN
rst_n => bit_output~reg0.ENA
rst_n => RLPS[10].ENA
rst_n => RLPS[9].ENA
rst_n => RLPS[8].ENA
rst_n => RLPS[7].ENA
rst_n => RLPS[6].ENA
rst_n => RLPS[5].ENA
rst_n => RLPS[4].ENA
rst_n => RLPS[3].ENA
rst_n => RLPS[2].ENA
rst_n => RLPS[1].ENA
rst_n => RLPS[0].ENA
bit_input => always1.IN1
input_valid => step_next.0000001.DATAB
input_valid => Selector0.IN1
bit_output <= bit_output~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_valid <= output_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
code_ready <= code_ready.DB_MAX_OUTPUT_PORT_TYPE


|img_coding|context_encoder:context_encoder_inst1|coding_queue:context1_inst1|coder:coder_inst1|rom:rom_inst1
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a


|img_coding|context_encoder:context_encoder_inst1|coding_queue:context1_inst1|coder:coder_inst1|rom:rom_inst1|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_dca1:auto_generated.address_a[0]
address_a[1] => altsyncram_dca1:auto_generated.address_a[1]
address_a[2] => altsyncram_dca1:auto_generated.address_a[2]
address_a[3] => altsyncram_dca1:auto_generated.address_a[3]
address_a[4] => altsyncram_dca1:auto_generated.address_a[4]
address_a[5] => altsyncram_dca1:auto_generated.address_a[5]
address_a[6] => altsyncram_dca1:auto_generated.address_a[6]
address_a[7] => altsyncram_dca1:auto_generated.address_a[7]
address_a[8] => altsyncram_dca1:auto_generated.address_a[8]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_dca1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_dca1:auto_generated.q_a[0]
q_a[1] <= altsyncram_dca1:auto_generated.q_a[1]
q_a[2] <= altsyncram_dca1:auto_generated.q_a[2]
q_a[3] <= altsyncram_dca1:auto_generated.q_a[3]
q_a[4] <= altsyncram_dca1:auto_generated.q_a[4]
q_a[5] <= altsyncram_dca1:auto_generated.q_a[5]
q_a[6] <= altsyncram_dca1:auto_generated.q_a[6]
q_a[7] <= altsyncram_dca1:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|img_coding|context_encoder:context_encoder_inst1|coding_queue:context1_inst1|coder:coder_inst1|rom:rom_inst1|altsyncram:altsyncram_component|altsyncram_dca1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT


|img_coding|context_encoder:context_encoder_inst1|coding_queue:context2_inst1
clk => fifo_inst1_clock.IN2
rst_n => rst_n.IN1
bit_input => fifo_inst1_data.IN1
wrreq => fifo_inst1_wrreq.IN1
bit_output <= coder:coder_inst1.bit_output
fifo_full <= fifo:fifo_inst1.almost_full
space_used[0] <= <GND>
space_used[1] <= <GND>
space_used[2] <= <GND>
space_used[3] <= <GND>
space_used[4] <= <GND>
space_used[5] <= <GND>
space_used[6] <= <GND>
space_used[7] <= <GND>
space_used[8] <= <GND>
space_used[9] <= <GND>
space_used[10] <= <GND>
space_used[11] <= <GND>
fifo_empty <= fifo:fifo_inst1.empty


|img_coding|context_encoder:context_encoder_inst1|coding_queue:context2_inst1|fifo:fifo_inst1
aclr => aclr.IN1
clock => clock.IN1
data[0] => data[0].IN1
rdreq => rdreq.IN1
wrreq => wrreq.IN1
almost_full <= scfifo:scfifo_component.almost_full
empty <= scfifo:scfifo_component.empty
q[0] <= scfifo:scfifo_component.q


|img_coding|context_encoder:context_encoder_inst1|coding_queue:context2_inst1|fifo:fifo_inst1|scfifo:scfifo_component
data[0] => scfifo_fe61:auto_generated.data[0]
q[0] <= scfifo_fe61:auto_generated.q[0]
wrreq => scfifo_fe61:auto_generated.wrreq
rdreq => scfifo_fe61:auto_generated.rdreq
clock => scfifo_fe61:auto_generated.clock
aclr => scfifo_fe61:auto_generated.aclr
sclr => ~NO_FANOUT~
empty <= scfifo_fe61:auto_generated.empty
full <= <GND>
almost_full <= scfifo_fe61:auto_generated.almost_full
almost_empty <= <GND>
usedw[0] <= <GND>
usedw[1] <= <GND>
usedw[2] <= <GND>
usedw[3] <= <GND>
usedw[4] <= <GND>
usedw[5] <= <GND>
usedw[6] <= <GND>
usedw[7] <= <GND>
usedw[8] <= <GND>
usedw[9] <= <GND>
usedw[10] <= <GND>
usedw[11] <= <GND>


|img_coding|context_encoder:context_encoder_inst1|coding_queue:context2_inst1|fifo:fifo_inst1|scfifo:scfifo_component|scfifo_fe61:auto_generated
aclr => a_dpfifo_tu31:dpfifo.aclr
aclr => dffe_af.IN0
almost_full <= dffe_af.DB_MAX_OUTPUT_PORT_TYPE
clock => a_dpfifo_tu31:dpfifo.clock
clock => dffe_af.CLK
data[0] => a_dpfifo_tu31:dpfifo.data[0]
empty <= a_dpfifo_tu31:dpfifo.empty
q[0] <= a_dpfifo_tu31:dpfifo.q[0]
rdreq => a_dpfifo_tu31:dpfifo.rreq
rdreq => _.IN1
rdreq => _.IN0
wrreq => a_dpfifo_tu31:dpfifo.wreq
wrreq => _.IN0
wrreq => _.IN1


|img_coding|context_encoder:context_encoder_inst1|coding_queue:context2_inst1|fifo:fifo_inst1|scfifo:scfifo_component|scfifo_fe61:auto_generated|a_dpfifo_tu31:dpfifo
aclr => a_fefifo_1bf:fifo_state.aclr
aclr => cntr_epb:rd_ptr_count.aclr
aclr => cntr_epb:wr_ptr.aclr
clock => a_fefifo_1bf:fifo_state.clock
clock => dpram_8811:FIFOram.inclock
clock => dpram_8811:FIFOram.outclock
clock => cntr_epb:rd_ptr_count.clock
clock => cntr_epb:wr_ptr.clock
data[0] => dpram_8811:FIFOram.data[0]
empty <= a_fefifo_1bf:fifo_state.empty
q[0] <= dpram_8811:FIFOram.q[0]
rreq => a_fefifo_1bf:fifo_state.rreq
rreq => valid_rreq.IN0
sclr => a_fefifo_1bf:fifo_state.sclr
sclr => _.IN1
sclr => _.IN0
sclr => cntr_epb:rd_ptr_count.sclr
sclr => cntr_epb:wr_ptr.sclr
usedw[0] <= a_fefifo_1bf:fifo_state.usedw_out[0]
usedw[1] <= a_fefifo_1bf:fifo_state.usedw_out[1]
usedw[2] <= a_fefifo_1bf:fifo_state.usedw_out[2]
usedw[3] <= a_fefifo_1bf:fifo_state.usedw_out[3]
usedw[4] <= a_fefifo_1bf:fifo_state.usedw_out[4]
usedw[5] <= a_fefifo_1bf:fifo_state.usedw_out[5]
usedw[6] <= a_fefifo_1bf:fifo_state.usedw_out[6]
usedw[7] <= a_fefifo_1bf:fifo_state.usedw_out[7]
usedw[8] <= a_fefifo_1bf:fifo_state.usedw_out[8]
usedw[9] <= a_fefifo_1bf:fifo_state.usedw_out[9]
usedw[10] <= a_fefifo_1bf:fifo_state.usedw_out[10]
usedw[11] <= a_fefifo_1bf:fifo_state.usedw_out[11]
wreq => a_fefifo_1bf:fifo_state.wreq
wreq => valid_wreq.IN0


|img_coding|context_encoder:context_encoder_inst1|coding_queue:context2_inst1|fifo:fifo_inst1|scfifo:scfifo_component|scfifo_fe61:auto_generated|a_dpfifo_tu31:dpfifo|a_fefifo_1bf:fifo_state
aclr => b_full.IN0
aclr => b_non_empty.IN0
aclr => cntr_qp7:count_usedw.aclr
clock => cntr_qp7:count_usedw.clock
clock => b_full.CLK
clock => b_non_empty.CLK
empty <= empty.DB_MAX_OUTPUT_PORT_TYPE
full <= b_full.DB_MAX_OUTPUT_PORT_TYPE
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => valid_rreq.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_qp7:count_usedw.sclr
usedw_out[0] <= usedw[0].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[1] <= usedw[1].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[2] <= usedw[2].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[3] <= usedw[3].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[4] <= usedw[4].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[5] <= usedw[5].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[6] <= usedw[6].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[7] <= usedw[7].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[8] <= usedw[8].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[9] <= usedw[9].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[10] <= usedw[10].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[11] <= usedw[11].DB_MAX_OUTPUT_PORT_TYPE
wreq => _.IN1
wreq => _.IN1
wreq => _.IN0
wreq => valid_wreq.IN0


|img_coding|context_encoder:context_encoder_inst1|coding_queue:context2_inst1|fifo:fifo_inst1|scfifo:scfifo_component|scfifo_fe61:auto_generated|a_dpfifo_tu31:dpfifo|a_fefifo_1bf:fifo_state|cntr_qp7:count_usedw
aclr => counter_reg_bit[11].IN0
clock => counter_reg_bit[11].CLK
clock => counter_reg_bit[10].CLK
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter_reg_bit[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter_reg_bit[11].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB
updown => counter_comb_bita4.DATAB
updown => counter_comb_bita5.DATAB
updown => counter_comb_bita6.DATAB
updown => counter_comb_bita7.DATAB
updown => counter_comb_bita8.DATAB
updown => counter_comb_bita9.DATAB
updown => counter_comb_bita10.DATAB
updown => counter_comb_bita11.DATAB


|img_coding|context_encoder:context_encoder_inst1|coding_queue:context2_inst1|fifo:fifo_inst1|scfifo:scfifo_component|scfifo_fe61:auto_generated|a_dpfifo_tu31:dpfifo|dpram_8811:FIFOram
data[0] => altsyncram_23k1:altsyncram1.data_a[0]
inclock => altsyncram_23k1:altsyncram1.clock0
outclock => altsyncram_23k1:altsyncram1.clock1
outclocken => altsyncram_23k1:altsyncram1.clocken1
q[0] <= altsyncram_23k1:altsyncram1.q_b[0]
rdaddress[0] => altsyncram_23k1:altsyncram1.address_b[0]
rdaddress[1] => altsyncram_23k1:altsyncram1.address_b[1]
rdaddress[2] => altsyncram_23k1:altsyncram1.address_b[2]
rdaddress[3] => altsyncram_23k1:altsyncram1.address_b[3]
rdaddress[4] => altsyncram_23k1:altsyncram1.address_b[4]
rdaddress[5] => altsyncram_23k1:altsyncram1.address_b[5]
rdaddress[6] => altsyncram_23k1:altsyncram1.address_b[6]
rdaddress[7] => altsyncram_23k1:altsyncram1.address_b[7]
rdaddress[8] => altsyncram_23k1:altsyncram1.address_b[8]
rdaddress[9] => altsyncram_23k1:altsyncram1.address_b[9]
rdaddress[10] => altsyncram_23k1:altsyncram1.address_b[10]
rdaddress[11] => altsyncram_23k1:altsyncram1.address_b[11]
wraddress[0] => altsyncram_23k1:altsyncram1.address_a[0]
wraddress[1] => altsyncram_23k1:altsyncram1.address_a[1]
wraddress[2] => altsyncram_23k1:altsyncram1.address_a[2]
wraddress[3] => altsyncram_23k1:altsyncram1.address_a[3]
wraddress[4] => altsyncram_23k1:altsyncram1.address_a[4]
wraddress[5] => altsyncram_23k1:altsyncram1.address_a[5]
wraddress[6] => altsyncram_23k1:altsyncram1.address_a[6]
wraddress[7] => altsyncram_23k1:altsyncram1.address_a[7]
wraddress[8] => altsyncram_23k1:altsyncram1.address_a[8]
wraddress[9] => altsyncram_23k1:altsyncram1.address_a[9]
wraddress[10] => altsyncram_23k1:altsyncram1.address_a[10]
wraddress[11] => altsyncram_23k1:altsyncram1.address_a[11]
wren => altsyncram_23k1:altsyncram1.wren_a


|img_coding|context_encoder:context_encoder_inst1|coding_queue:context2_inst1|fifo:fifo_inst1|scfifo:scfifo_component|scfifo_fe61:auto_generated|a_dpfifo_tu31:dpfifo|dpram_8811:FIFOram|altsyncram_23k1:altsyncram1
address_a[0] => ram_block2a0.PORTAADDR
address_a[1] => ram_block2a0.PORTAADDR1
address_a[2] => ram_block2a0.PORTAADDR2
address_a[3] => ram_block2a0.PORTAADDR3
address_a[4] => ram_block2a0.PORTAADDR4
address_a[5] => ram_block2a0.PORTAADDR5
address_a[6] => ram_block2a0.PORTAADDR6
address_a[7] => ram_block2a0.PORTAADDR7
address_a[8] => ram_block2a0.PORTAADDR8
address_a[9] => ram_block2a0.PORTAADDR9
address_a[10] => ram_block2a0.PORTAADDR10
address_a[11] => ram_block2a0.PORTAADDR11
address_b[0] => ram_block2a0.PORTBADDR
address_b[1] => ram_block2a0.PORTBADDR1
address_b[2] => ram_block2a0.PORTBADDR2
address_b[3] => ram_block2a0.PORTBADDR3
address_b[4] => ram_block2a0.PORTBADDR4
address_b[5] => ram_block2a0.PORTBADDR5
address_b[6] => ram_block2a0.PORTBADDR6
address_b[7] => ram_block2a0.PORTBADDR7
address_b[8] => ram_block2a0.PORTBADDR8
address_b[9] => ram_block2a0.PORTBADDR9
address_b[10] => ram_block2a0.PORTBADDR10
address_b[11] => ram_block2a0.PORTBADDR11
clock0 => ram_block2a0.CLK0
clock1 => ram_block2a0.CLK1
clocken1 => ram_block2a0.ENA1
data_a[0] => ram_block2a0.PORTADATAIN
q_b[0] <= ram_block2a0.PORTBDATAOUT
wren_a => ram_block2a0.PORTAWE
wren_a => ram_block2a0.ENA0


|img_coding|context_encoder:context_encoder_inst1|coding_queue:context2_inst1|fifo:fifo_inst1|scfifo:scfifo_component|scfifo_fe61:auto_generated|a_dpfifo_tu31:dpfifo|cntr_epb:rd_ptr_count
aclr => counter_reg_bit[11].IN0
clock => counter_reg_bit[11].CLK
clock => counter_reg_bit[10].CLK
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter_reg_bit[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter_reg_bit[11].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|img_coding|context_encoder:context_encoder_inst1|coding_queue:context2_inst1|fifo:fifo_inst1|scfifo:scfifo_component|scfifo_fe61:auto_generated|a_dpfifo_tu31:dpfifo|cntr_epb:wr_ptr
aclr => counter_reg_bit[11].IN0
clock => counter_reg_bit[11].CLK
clock => counter_reg_bit[10].CLK
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter_reg_bit[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter_reg_bit[11].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|img_coding|context_encoder:context_encoder_inst1|coding_queue:context2_inst1|coder:coder_inst1
clk => bit_output~reg0.CLK
clk => address[0].CLK
clk => address[1].CLK
clk => address[2].CLK
clk => address[3].CLK
clk => address[4].CLK
clk => address[5].CLK
clk => address[6].CLK
clk => address[7].CLK
clk => address[8].CLK
clk => output_valid~reg0.CLK
clk => rom_clk.CLK
clk => first_bit.CLK
clk => bits_outstanding[0].CLK
clk => bits_outstanding[1].CLK
clk => bits_outstanding[2].CLK
clk => bits_outstanding[3].CLK
clk => bits_outstanding[4].CLK
clk => bits_outstanding[5].CLK
clk => bits_outstanding[6].CLK
clk => bits_outstanding[7].CLK
clk => bits_outstanding[8].CLK
clk => bits_outstanding[9].CLK
clk => bits_outstanding[10].CLK
clk => L[0].CLK
clk => L[1].CLK
clk => L[2].CLK
clk => L[3].CLK
clk => L[4].CLK
clk => L[5].CLK
clk => L[6].CLK
clk => L[7].CLK
clk => L[8].CLK
clk => L[9].CLK
clk => L[10].CLK
clk => RLPS[0].CLK
clk => RLPS[1].CLK
clk => RLPS[2].CLK
clk => RLPS[3].CLK
clk => RLPS[4].CLK
clk => RLPS[5].CLK
clk => RLPS[6].CLK
clk => RLPS[7].CLK
clk => RLPS[8].CLK
clk => RLPS[9].CLK
clk => RLPS[10].CLK
clk => state[0].CLK
clk => state[1].CLK
clk => state[2].CLK
clk => state[3].CLK
clk => state[4].CLK
clk => state[5].CLK
clk => R[0].CLK
clk => R[1].CLK
clk => R[2].CLK
clk => R[3].CLK
clk => R[4].CLK
clk => R[5].CLK
clk => R[6].CLK
clk => R[7].CLK
clk => R[8].CLK
clk => R[9].CLK
clk => R[10].CLK
clk => LPS.CLK
clk => step~1.DATAIN
rst_n => address[0].OUTPUTSELECT
rst_n => address[1].OUTPUTSELECT
rst_n => address[2].OUTPUTSELECT
rst_n => address[3].OUTPUTSELECT
rst_n => address[4].OUTPUTSELECT
rst_n => address[5].OUTPUTSELECT
rst_n => address[6].OUTPUTSELECT
rst_n => address[7].OUTPUTSELECT
rst_n => address[8].OUTPUTSELECT
rst_n => output_valid~reg0.ACLR
rst_n => rom_clk.ACLR
rst_n => first_bit.PRESET
rst_n => bits_outstanding[0].ACLR
rst_n => bits_outstanding[1].ACLR
rst_n => bits_outstanding[2].ACLR
rst_n => bits_outstanding[3].ACLR
rst_n => bits_outstanding[4].ACLR
rst_n => bits_outstanding[5].ACLR
rst_n => bits_outstanding[6].ACLR
rst_n => bits_outstanding[7].ACLR
rst_n => bits_outstanding[8].ACLR
rst_n => bits_outstanding[9].ACLR
rst_n => bits_outstanding[10].ACLR
rst_n => L[0].ACLR
rst_n => L[1].ACLR
rst_n => L[2].ACLR
rst_n => L[3].ACLR
rst_n => L[4].ACLR
rst_n => L[5].ACLR
rst_n => L[6].ACLR
rst_n => L[7].ACLR
rst_n => L[8].ACLR
rst_n => L[9].ACLR
rst_n => L[10].ACLR
rst_n => state[0].ACLR
rst_n => state[1].PRESET
rst_n => state[2].ACLR
rst_n => state[3].PRESET
rst_n => state[4].ACLR
rst_n => state[5].ACLR
rst_n => R[0].ACLR
rst_n => R[1].PRESET
rst_n => R[2].PRESET
rst_n => R[3].PRESET
rst_n => R[4].PRESET
rst_n => R[5].PRESET
rst_n => R[6].PRESET
rst_n => R[7].PRESET
rst_n => R[8].PRESET
rst_n => R[9].ACLR
rst_n => R[10].ACLR
rst_n => LPS.PRESET
rst_n => step~3.DATAIN
rst_n => bit_output~reg0.ENA
rst_n => RLPS[10].ENA
rst_n => RLPS[9].ENA
rst_n => RLPS[8].ENA
rst_n => RLPS[7].ENA
rst_n => RLPS[6].ENA
rst_n => RLPS[5].ENA
rst_n => RLPS[4].ENA
rst_n => RLPS[3].ENA
rst_n => RLPS[2].ENA
rst_n => RLPS[1].ENA
rst_n => RLPS[0].ENA
bit_input => always1.IN1
input_valid => step_next.0000001.DATAB
input_valid => Selector0.IN1
bit_output <= bit_output~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_valid <= output_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
code_ready <= code_ready.DB_MAX_OUTPUT_PORT_TYPE


|img_coding|context_encoder:context_encoder_inst1|coding_queue:context2_inst1|coder:coder_inst1|rom:rom_inst1
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a


|img_coding|context_encoder:context_encoder_inst1|coding_queue:context2_inst1|coder:coder_inst1|rom:rom_inst1|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_dca1:auto_generated.address_a[0]
address_a[1] => altsyncram_dca1:auto_generated.address_a[1]
address_a[2] => altsyncram_dca1:auto_generated.address_a[2]
address_a[3] => altsyncram_dca1:auto_generated.address_a[3]
address_a[4] => altsyncram_dca1:auto_generated.address_a[4]
address_a[5] => altsyncram_dca1:auto_generated.address_a[5]
address_a[6] => altsyncram_dca1:auto_generated.address_a[6]
address_a[7] => altsyncram_dca1:auto_generated.address_a[7]
address_a[8] => altsyncram_dca1:auto_generated.address_a[8]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_dca1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_dca1:auto_generated.q_a[0]
q_a[1] <= altsyncram_dca1:auto_generated.q_a[1]
q_a[2] <= altsyncram_dca1:auto_generated.q_a[2]
q_a[3] <= altsyncram_dca1:auto_generated.q_a[3]
q_a[4] <= altsyncram_dca1:auto_generated.q_a[4]
q_a[5] <= altsyncram_dca1:auto_generated.q_a[5]
q_a[6] <= altsyncram_dca1:auto_generated.q_a[6]
q_a[7] <= altsyncram_dca1:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|img_coding|context_encoder:context_encoder_inst1|coding_queue:context2_inst1|coder:coder_inst1|rom:rom_inst1|altsyncram:altsyncram_component|altsyncram_dca1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT


|img_coding|context_encoder:context_encoder_inst1|coding_queue:context3_inst1
clk => fifo_inst1_clock.IN2
rst_n => rst_n.IN1
bit_input => fifo_inst1_data.IN1
wrreq => fifo_inst1_wrreq.IN1
bit_output <= coder:coder_inst1.bit_output
fifo_full <= fifo:fifo_inst1.almost_full
space_used[0] <= <GND>
space_used[1] <= <GND>
space_used[2] <= <GND>
space_used[3] <= <GND>
space_used[4] <= <GND>
space_used[5] <= <GND>
space_used[6] <= <GND>
space_used[7] <= <GND>
space_used[8] <= <GND>
space_used[9] <= <GND>
space_used[10] <= <GND>
space_used[11] <= <GND>
fifo_empty <= fifo:fifo_inst1.empty


|img_coding|context_encoder:context_encoder_inst1|coding_queue:context3_inst1|fifo:fifo_inst1
aclr => aclr.IN1
clock => clock.IN1
data[0] => data[0].IN1
rdreq => rdreq.IN1
wrreq => wrreq.IN1
almost_full <= scfifo:scfifo_component.almost_full
empty <= scfifo:scfifo_component.empty
q[0] <= scfifo:scfifo_component.q


|img_coding|context_encoder:context_encoder_inst1|coding_queue:context3_inst1|fifo:fifo_inst1|scfifo:scfifo_component
data[0] => scfifo_fe61:auto_generated.data[0]
q[0] <= scfifo_fe61:auto_generated.q[0]
wrreq => scfifo_fe61:auto_generated.wrreq
rdreq => scfifo_fe61:auto_generated.rdreq
clock => scfifo_fe61:auto_generated.clock
aclr => scfifo_fe61:auto_generated.aclr
sclr => ~NO_FANOUT~
empty <= scfifo_fe61:auto_generated.empty
full <= <GND>
almost_full <= scfifo_fe61:auto_generated.almost_full
almost_empty <= <GND>
usedw[0] <= <GND>
usedw[1] <= <GND>
usedw[2] <= <GND>
usedw[3] <= <GND>
usedw[4] <= <GND>
usedw[5] <= <GND>
usedw[6] <= <GND>
usedw[7] <= <GND>
usedw[8] <= <GND>
usedw[9] <= <GND>
usedw[10] <= <GND>
usedw[11] <= <GND>


|img_coding|context_encoder:context_encoder_inst1|coding_queue:context3_inst1|fifo:fifo_inst1|scfifo:scfifo_component|scfifo_fe61:auto_generated
aclr => a_dpfifo_tu31:dpfifo.aclr
aclr => dffe_af.IN0
almost_full <= dffe_af.DB_MAX_OUTPUT_PORT_TYPE
clock => a_dpfifo_tu31:dpfifo.clock
clock => dffe_af.CLK
data[0] => a_dpfifo_tu31:dpfifo.data[0]
empty <= a_dpfifo_tu31:dpfifo.empty
q[0] <= a_dpfifo_tu31:dpfifo.q[0]
rdreq => a_dpfifo_tu31:dpfifo.rreq
rdreq => _.IN1
rdreq => _.IN0
wrreq => a_dpfifo_tu31:dpfifo.wreq
wrreq => _.IN0
wrreq => _.IN1


|img_coding|context_encoder:context_encoder_inst1|coding_queue:context3_inst1|fifo:fifo_inst1|scfifo:scfifo_component|scfifo_fe61:auto_generated|a_dpfifo_tu31:dpfifo
aclr => a_fefifo_1bf:fifo_state.aclr
aclr => cntr_epb:rd_ptr_count.aclr
aclr => cntr_epb:wr_ptr.aclr
clock => a_fefifo_1bf:fifo_state.clock
clock => dpram_8811:FIFOram.inclock
clock => dpram_8811:FIFOram.outclock
clock => cntr_epb:rd_ptr_count.clock
clock => cntr_epb:wr_ptr.clock
data[0] => dpram_8811:FIFOram.data[0]
empty <= a_fefifo_1bf:fifo_state.empty
q[0] <= dpram_8811:FIFOram.q[0]
rreq => a_fefifo_1bf:fifo_state.rreq
rreq => valid_rreq.IN0
sclr => a_fefifo_1bf:fifo_state.sclr
sclr => _.IN1
sclr => _.IN0
sclr => cntr_epb:rd_ptr_count.sclr
sclr => cntr_epb:wr_ptr.sclr
usedw[0] <= a_fefifo_1bf:fifo_state.usedw_out[0]
usedw[1] <= a_fefifo_1bf:fifo_state.usedw_out[1]
usedw[2] <= a_fefifo_1bf:fifo_state.usedw_out[2]
usedw[3] <= a_fefifo_1bf:fifo_state.usedw_out[3]
usedw[4] <= a_fefifo_1bf:fifo_state.usedw_out[4]
usedw[5] <= a_fefifo_1bf:fifo_state.usedw_out[5]
usedw[6] <= a_fefifo_1bf:fifo_state.usedw_out[6]
usedw[7] <= a_fefifo_1bf:fifo_state.usedw_out[7]
usedw[8] <= a_fefifo_1bf:fifo_state.usedw_out[8]
usedw[9] <= a_fefifo_1bf:fifo_state.usedw_out[9]
usedw[10] <= a_fefifo_1bf:fifo_state.usedw_out[10]
usedw[11] <= a_fefifo_1bf:fifo_state.usedw_out[11]
wreq => a_fefifo_1bf:fifo_state.wreq
wreq => valid_wreq.IN0


|img_coding|context_encoder:context_encoder_inst1|coding_queue:context3_inst1|fifo:fifo_inst1|scfifo:scfifo_component|scfifo_fe61:auto_generated|a_dpfifo_tu31:dpfifo|a_fefifo_1bf:fifo_state
aclr => b_full.IN0
aclr => b_non_empty.IN0
aclr => cntr_qp7:count_usedw.aclr
clock => cntr_qp7:count_usedw.clock
clock => b_full.CLK
clock => b_non_empty.CLK
empty <= empty.DB_MAX_OUTPUT_PORT_TYPE
full <= b_full.DB_MAX_OUTPUT_PORT_TYPE
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => valid_rreq.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_qp7:count_usedw.sclr
usedw_out[0] <= usedw[0].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[1] <= usedw[1].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[2] <= usedw[2].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[3] <= usedw[3].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[4] <= usedw[4].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[5] <= usedw[5].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[6] <= usedw[6].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[7] <= usedw[7].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[8] <= usedw[8].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[9] <= usedw[9].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[10] <= usedw[10].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[11] <= usedw[11].DB_MAX_OUTPUT_PORT_TYPE
wreq => _.IN1
wreq => _.IN1
wreq => _.IN0
wreq => valid_wreq.IN0


|img_coding|context_encoder:context_encoder_inst1|coding_queue:context3_inst1|fifo:fifo_inst1|scfifo:scfifo_component|scfifo_fe61:auto_generated|a_dpfifo_tu31:dpfifo|a_fefifo_1bf:fifo_state|cntr_qp7:count_usedw
aclr => counter_reg_bit[11].IN0
clock => counter_reg_bit[11].CLK
clock => counter_reg_bit[10].CLK
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter_reg_bit[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter_reg_bit[11].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB
updown => counter_comb_bita4.DATAB
updown => counter_comb_bita5.DATAB
updown => counter_comb_bita6.DATAB
updown => counter_comb_bita7.DATAB
updown => counter_comb_bita8.DATAB
updown => counter_comb_bita9.DATAB
updown => counter_comb_bita10.DATAB
updown => counter_comb_bita11.DATAB


|img_coding|context_encoder:context_encoder_inst1|coding_queue:context3_inst1|fifo:fifo_inst1|scfifo:scfifo_component|scfifo_fe61:auto_generated|a_dpfifo_tu31:dpfifo|dpram_8811:FIFOram
data[0] => altsyncram_23k1:altsyncram1.data_a[0]
inclock => altsyncram_23k1:altsyncram1.clock0
outclock => altsyncram_23k1:altsyncram1.clock1
outclocken => altsyncram_23k1:altsyncram1.clocken1
q[0] <= altsyncram_23k1:altsyncram1.q_b[0]
rdaddress[0] => altsyncram_23k1:altsyncram1.address_b[0]
rdaddress[1] => altsyncram_23k1:altsyncram1.address_b[1]
rdaddress[2] => altsyncram_23k1:altsyncram1.address_b[2]
rdaddress[3] => altsyncram_23k1:altsyncram1.address_b[3]
rdaddress[4] => altsyncram_23k1:altsyncram1.address_b[4]
rdaddress[5] => altsyncram_23k1:altsyncram1.address_b[5]
rdaddress[6] => altsyncram_23k1:altsyncram1.address_b[6]
rdaddress[7] => altsyncram_23k1:altsyncram1.address_b[7]
rdaddress[8] => altsyncram_23k1:altsyncram1.address_b[8]
rdaddress[9] => altsyncram_23k1:altsyncram1.address_b[9]
rdaddress[10] => altsyncram_23k1:altsyncram1.address_b[10]
rdaddress[11] => altsyncram_23k1:altsyncram1.address_b[11]
wraddress[0] => altsyncram_23k1:altsyncram1.address_a[0]
wraddress[1] => altsyncram_23k1:altsyncram1.address_a[1]
wraddress[2] => altsyncram_23k1:altsyncram1.address_a[2]
wraddress[3] => altsyncram_23k1:altsyncram1.address_a[3]
wraddress[4] => altsyncram_23k1:altsyncram1.address_a[4]
wraddress[5] => altsyncram_23k1:altsyncram1.address_a[5]
wraddress[6] => altsyncram_23k1:altsyncram1.address_a[6]
wraddress[7] => altsyncram_23k1:altsyncram1.address_a[7]
wraddress[8] => altsyncram_23k1:altsyncram1.address_a[8]
wraddress[9] => altsyncram_23k1:altsyncram1.address_a[9]
wraddress[10] => altsyncram_23k1:altsyncram1.address_a[10]
wraddress[11] => altsyncram_23k1:altsyncram1.address_a[11]
wren => altsyncram_23k1:altsyncram1.wren_a


|img_coding|context_encoder:context_encoder_inst1|coding_queue:context3_inst1|fifo:fifo_inst1|scfifo:scfifo_component|scfifo_fe61:auto_generated|a_dpfifo_tu31:dpfifo|dpram_8811:FIFOram|altsyncram_23k1:altsyncram1
address_a[0] => ram_block2a0.PORTAADDR
address_a[1] => ram_block2a0.PORTAADDR1
address_a[2] => ram_block2a0.PORTAADDR2
address_a[3] => ram_block2a0.PORTAADDR3
address_a[4] => ram_block2a0.PORTAADDR4
address_a[5] => ram_block2a0.PORTAADDR5
address_a[6] => ram_block2a0.PORTAADDR6
address_a[7] => ram_block2a0.PORTAADDR7
address_a[8] => ram_block2a0.PORTAADDR8
address_a[9] => ram_block2a0.PORTAADDR9
address_a[10] => ram_block2a0.PORTAADDR10
address_a[11] => ram_block2a0.PORTAADDR11
address_b[0] => ram_block2a0.PORTBADDR
address_b[1] => ram_block2a0.PORTBADDR1
address_b[2] => ram_block2a0.PORTBADDR2
address_b[3] => ram_block2a0.PORTBADDR3
address_b[4] => ram_block2a0.PORTBADDR4
address_b[5] => ram_block2a0.PORTBADDR5
address_b[6] => ram_block2a0.PORTBADDR6
address_b[7] => ram_block2a0.PORTBADDR7
address_b[8] => ram_block2a0.PORTBADDR8
address_b[9] => ram_block2a0.PORTBADDR9
address_b[10] => ram_block2a0.PORTBADDR10
address_b[11] => ram_block2a0.PORTBADDR11
clock0 => ram_block2a0.CLK0
clock1 => ram_block2a0.CLK1
clocken1 => ram_block2a0.ENA1
data_a[0] => ram_block2a0.PORTADATAIN
q_b[0] <= ram_block2a0.PORTBDATAOUT
wren_a => ram_block2a0.PORTAWE
wren_a => ram_block2a0.ENA0


|img_coding|context_encoder:context_encoder_inst1|coding_queue:context3_inst1|fifo:fifo_inst1|scfifo:scfifo_component|scfifo_fe61:auto_generated|a_dpfifo_tu31:dpfifo|cntr_epb:rd_ptr_count
aclr => counter_reg_bit[11].IN0
clock => counter_reg_bit[11].CLK
clock => counter_reg_bit[10].CLK
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter_reg_bit[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter_reg_bit[11].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|img_coding|context_encoder:context_encoder_inst1|coding_queue:context3_inst1|fifo:fifo_inst1|scfifo:scfifo_component|scfifo_fe61:auto_generated|a_dpfifo_tu31:dpfifo|cntr_epb:wr_ptr
aclr => counter_reg_bit[11].IN0
clock => counter_reg_bit[11].CLK
clock => counter_reg_bit[10].CLK
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter_reg_bit[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter_reg_bit[11].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|img_coding|context_encoder:context_encoder_inst1|coding_queue:context3_inst1|coder:coder_inst1
clk => bit_output~reg0.CLK
clk => address[0].CLK
clk => address[1].CLK
clk => address[2].CLK
clk => address[3].CLK
clk => address[4].CLK
clk => address[5].CLK
clk => address[6].CLK
clk => address[7].CLK
clk => address[8].CLK
clk => output_valid~reg0.CLK
clk => rom_clk.CLK
clk => first_bit.CLK
clk => bits_outstanding[0].CLK
clk => bits_outstanding[1].CLK
clk => bits_outstanding[2].CLK
clk => bits_outstanding[3].CLK
clk => bits_outstanding[4].CLK
clk => bits_outstanding[5].CLK
clk => bits_outstanding[6].CLK
clk => bits_outstanding[7].CLK
clk => bits_outstanding[8].CLK
clk => bits_outstanding[9].CLK
clk => bits_outstanding[10].CLK
clk => L[0].CLK
clk => L[1].CLK
clk => L[2].CLK
clk => L[3].CLK
clk => L[4].CLK
clk => L[5].CLK
clk => L[6].CLK
clk => L[7].CLK
clk => L[8].CLK
clk => L[9].CLK
clk => L[10].CLK
clk => RLPS[0].CLK
clk => RLPS[1].CLK
clk => RLPS[2].CLK
clk => RLPS[3].CLK
clk => RLPS[4].CLK
clk => RLPS[5].CLK
clk => RLPS[6].CLK
clk => RLPS[7].CLK
clk => RLPS[8].CLK
clk => RLPS[9].CLK
clk => RLPS[10].CLK
clk => state[0].CLK
clk => state[1].CLK
clk => state[2].CLK
clk => state[3].CLK
clk => state[4].CLK
clk => state[5].CLK
clk => R[0].CLK
clk => R[1].CLK
clk => R[2].CLK
clk => R[3].CLK
clk => R[4].CLK
clk => R[5].CLK
clk => R[6].CLK
clk => R[7].CLK
clk => R[8].CLK
clk => R[9].CLK
clk => R[10].CLK
clk => LPS.CLK
clk => step~1.DATAIN
rst_n => address[0].OUTPUTSELECT
rst_n => address[1].OUTPUTSELECT
rst_n => address[2].OUTPUTSELECT
rst_n => address[3].OUTPUTSELECT
rst_n => address[4].OUTPUTSELECT
rst_n => address[5].OUTPUTSELECT
rst_n => address[6].OUTPUTSELECT
rst_n => address[7].OUTPUTSELECT
rst_n => address[8].OUTPUTSELECT
rst_n => output_valid~reg0.ACLR
rst_n => rom_clk.ACLR
rst_n => first_bit.PRESET
rst_n => bits_outstanding[0].ACLR
rst_n => bits_outstanding[1].ACLR
rst_n => bits_outstanding[2].ACLR
rst_n => bits_outstanding[3].ACLR
rst_n => bits_outstanding[4].ACLR
rst_n => bits_outstanding[5].ACLR
rst_n => bits_outstanding[6].ACLR
rst_n => bits_outstanding[7].ACLR
rst_n => bits_outstanding[8].ACLR
rst_n => bits_outstanding[9].ACLR
rst_n => bits_outstanding[10].ACLR
rst_n => L[0].ACLR
rst_n => L[1].ACLR
rst_n => L[2].ACLR
rst_n => L[3].ACLR
rst_n => L[4].ACLR
rst_n => L[5].ACLR
rst_n => L[6].ACLR
rst_n => L[7].ACLR
rst_n => L[8].ACLR
rst_n => L[9].ACLR
rst_n => L[10].ACLR
rst_n => state[0].PRESET
rst_n => state[1].ACLR
rst_n => state[2].PRESET
rst_n => state[3].ACLR
rst_n => state[4].ACLR
rst_n => state[5].ACLR
rst_n => R[0].ACLR
rst_n => R[1].PRESET
rst_n => R[2].PRESET
rst_n => R[3].PRESET
rst_n => R[4].PRESET
rst_n => R[5].PRESET
rst_n => R[6].PRESET
rst_n => R[7].PRESET
rst_n => R[8].PRESET
rst_n => R[9].ACLR
rst_n => R[10].ACLR
rst_n => LPS.PRESET
rst_n => step~3.DATAIN
rst_n => bit_output~reg0.ENA
rst_n => RLPS[10].ENA
rst_n => RLPS[9].ENA
rst_n => RLPS[8].ENA
rst_n => RLPS[7].ENA
rst_n => RLPS[6].ENA
rst_n => RLPS[5].ENA
rst_n => RLPS[4].ENA
rst_n => RLPS[3].ENA
rst_n => RLPS[2].ENA
rst_n => RLPS[1].ENA
rst_n => RLPS[0].ENA
bit_input => always1.IN1
input_valid => step_next.0000001.DATAB
input_valid => Selector0.IN1
bit_output <= bit_output~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_valid <= output_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
code_ready <= code_ready.DB_MAX_OUTPUT_PORT_TYPE


|img_coding|context_encoder:context_encoder_inst1|coding_queue:context3_inst1|coder:coder_inst1|rom:rom_inst1
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a


|img_coding|context_encoder:context_encoder_inst1|coding_queue:context3_inst1|coder:coder_inst1|rom:rom_inst1|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_dca1:auto_generated.address_a[0]
address_a[1] => altsyncram_dca1:auto_generated.address_a[1]
address_a[2] => altsyncram_dca1:auto_generated.address_a[2]
address_a[3] => altsyncram_dca1:auto_generated.address_a[3]
address_a[4] => altsyncram_dca1:auto_generated.address_a[4]
address_a[5] => altsyncram_dca1:auto_generated.address_a[5]
address_a[6] => altsyncram_dca1:auto_generated.address_a[6]
address_a[7] => altsyncram_dca1:auto_generated.address_a[7]
address_a[8] => altsyncram_dca1:auto_generated.address_a[8]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_dca1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_dca1:auto_generated.q_a[0]
q_a[1] <= altsyncram_dca1:auto_generated.q_a[1]
q_a[2] <= altsyncram_dca1:auto_generated.q_a[2]
q_a[3] <= altsyncram_dca1:auto_generated.q_a[3]
q_a[4] <= altsyncram_dca1:auto_generated.q_a[4]
q_a[5] <= altsyncram_dca1:auto_generated.q_a[5]
q_a[6] <= altsyncram_dca1:auto_generated.q_a[6]
q_a[7] <= altsyncram_dca1:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|img_coding|context_encoder:context_encoder_inst1|coding_queue:context3_inst1|coder:coder_inst1|rom:rom_inst1|altsyncram:altsyncram_component|altsyncram_dca1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT


|img_coding|context_encoder:context_encoder_inst1|coding_queue:context4_inst1
clk => fifo_inst1_clock.IN2
rst_n => rst_n.IN1
bit_input => fifo_inst1_data.IN1
wrreq => fifo_inst1_wrreq.IN1
bit_output <= coder:coder_inst1.bit_output
fifo_full <= fifo:fifo_inst1.almost_full
space_used[0] <= <GND>
space_used[1] <= <GND>
space_used[2] <= <GND>
space_used[3] <= <GND>
space_used[4] <= <GND>
space_used[5] <= <GND>
space_used[6] <= <GND>
space_used[7] <= <GND>
space_used[8] <= <GND>
space_used[9] <= <GND>
space_used[10] <= <GND>
space_used[11] <= <GND>
fifo_empty <= fifo:fifo_inst1.empty


|img_coding|context_encoder:context_encoder_inst1|coding_queue:context4_inst1|fifo:fifo_inst1
aclr => aclr.IN1
clock => clock.IN1
data[0] => data[0].IN1
rdreq => rdreq.IN1
wrreq => wrreq.IN1
almost_full <= scfifo:scfifo_component.almost_full
empty <= scfifo:scfifo_component.empty
q[0] <= scfifo:scfifo_component.q


|img_coding|context_encoder:context_encoder_inst1|coding_queue:context4_inst1|fifo:fifo_inst1|scfifo:scfifo_component
data[0] => scfifo_fe61:auto_generated.data[0]
q[0] <= scfifo_fe61:auto_generated.q[0]
wrreq => scfifo_fe61:auto_generated.wrreq
rdreq => scfifo_fe61:auto_generated.rdreq
clock => scfifo_fe61:auto_generated.clock
aclr => scfifo_fe61:auto_generated.aclr
sclr => ~NO_FANOUT~
empty <= scfifo_fe61:auto_generated.empty
full <= <GND>
almost_full <= scfifo_fe61:auto_generated.almost_full
almost_empty <= <GND>
usedw[0] <= <GND>
usedw[1] <= <GND>
usedw[2] <= <GND>
usedw[3] <= <GND>
usedw[4] <= <GND>
usedw[5] <= <GND>
usedw[6] <= <GND>
usedw[7] <= <GND>
usedw[8] <= <GND>
usedw[9] <= <GND>
usedw[10] <= <GND>
usedw[11] <= <GND>


|img_coding|context_encoder:context_encoder_inst1|coding_queue:context4_inst1|fifo:fifo_inst1|scfifo:scfifo_component|scfifo_fe61:auto_generated
aclr => a_dpfifo_tu31:dpfifo.aclr
aclr => dffe_af.IN0
almost_full <= dffe_af.DB_MAX_OUTPUT_PORT_TYPE
clock => a_dpfifo_tu31:dpfifo.clock
clock => dffe_af.CLK
data[0] => a_dpfifo_tu31:dpfifo.data[0]
empty <= a_dpfifo_tu31:dpfifo.empty
q[0] <= a_dpfifo_tu31:dpfifo.q[0]
rdreq => a_dpfifo_tu31:dpfifo.rreq
rdreq => _.IN1
rdreq => _.IN0
wrreq => a_dpfifo_tu31:dpfifo.wreq
wrreq => _.IN0
wrreq => _.IN1


|img_coding|context_encoder:context_encoder_inst1|coding_queue:context4_inst1|fifo:fifo_inst1|scfifo:scfifo_component|scfifo_fe61:auto_generated|a_dpfifo_tu31:dpfifo
aclr => a_fefifo_1bf:fifo_state.aclr
aclr => cntr_epb:rd_ptr_count.aclr
aclr => cntr_epb:wr_ptr.aclr
clock => a_fefifo_1bf:fifo_state.clock
clock => dpram_8811:FIFOram.inclock
clock => dpram_8811:FIFOram.outclock
clock => cntr_epb:rd_ptr_count.clock
clock => cntr_epb:wr_ptr.clock
data[0] => dpram_8811:FIFOram.data[0]
empty <= a_fefifo_1bf:fifo_state.empty
q[0] <= dpram_8811:FIFOram.q[0]
rreq => a_fefifo_1bf:fifo_state.rreq
rreq => valid_rreq.IN0
sclr => a_fefifo_1bf:fifo_state.sclr
sclr => _.IN1
sclr => _.IN0
sclr => cntr_epb:rd_ptr_count.sclr
sclr => cntr_epb:wr_ptr.sclr
usedw[0] <= a_fefifo_1bf:fifo_state.usedw_out[0]
usedw[1] <= a_fefifo_1bf:fifo_state.usedw_out[1]
usedw[2] <= a_fefifo_1bf:fifo_state.usedw_out[2]
usedw[3] <= a_fefifo_1bf:fifo_state.usedw_out[3]
usedw[4] <= a_fefifo_1bf:fifo_state.usedw_out[4]
usedw[5] <= a_fefifo_1bf:fifo_state.usedw_out[5]
usedw[6] <= a_fefifo_1bf:fifo_state.usedw_out[6]
usedw[7] <= a_fefifo_1bf:fifo_state.usedw_out[7]
usedw[8] <= a_fefifo_1bf:fifo_state.usedw_out[8]
usedw[9] <= a_fefifo_1bf:fifo_state.usedw_out[9]
usedw[10] <= a_fefifo_1bf:fifo_state.usedw_out[10]
usedw[11] <= a_fefifo_1bf:fifo_state.usedw_out[11]
wreq => a_fefifo_1bf:fifo_state.wreq
wreq => valid_wreq.IN0


|img_coding|context_encoder:context_encoder_inst1|coding_queue:context4_inst1|fifo:fifo_inst1|scfifo:scfifo_component|scfifo_fe61:auto_generated|a_dpfifo_tu31:dpfifo|a_fefifo_1bf:fifo_state
aclr => b_full.IN0
aclr => b_non_empty.IN0
aclr => cntr_qp7:count_usedw.aclr
clock => cntr_qp7:count_usedw.clock
clock => b_full.CLK
clock => b_non_empty.CLK
empty <= empty.DB_MAX_OUTPUT_PORT_TYPE
full <= b_full.DB_MAX_OUTPUT_PORT_TYPE
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => valid_rreq.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_qp7:count_usedw.sclr
usedw_out[0] <= usedw[0].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[1] <= usedw[1].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[2] <= usedw[2].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[3] <= usedw[3].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[4] <= usedw[4].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[5] <= usedw[5].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[6] <= usedw[6].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[7] <= usedw[7].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[8] <= usedw[8].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[9] <= usedw[9].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[10] <= usedw[10].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[11] <= usedw[11].DB_MAX_OUTPUT_PORT_TYPE
wreq => _.IN1
wreq => _.IN1
wreq => _.IN0
wreq => valid_wreq.IN0


|img_coding|context_encoder:context_encoder_inst1|coding_queue:context4_inst1|fifo:fifo_inst1|scfifo:scfifo_component|scfifo_fe61:auto_generated|a_dpfifo_tu31:dpfifo|a_fefifo_1bf:fifo_state|cntr_qp7:count_usedw
aclr => counter_reg_bit[11].IN0
clock => counter_reg_bit[11].CLK
clock => counter_reg_bit[10].CLK
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter_reg_bit[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter_reg_bit[11].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB
updown => counter_comb_bita4.DATAB
updown => counter_comb_bita5.DATAB
updown => counter_comb_bita6.DATAB
updown => counter_comb_bita7.DATAB
updown => counter_comb_bita8.DATAB
updown => counter_comb_bita9.DATAB
updown => counter_comb_bita10.DATAB
updown => counter_comb_bita11.DATAB


|img_coding|context_encoder:context_encoder_inst1|coding_queue:context4_inst1|fifo:fifo_inst1|scfifo:scfifo_component|scfifo_fe61:auto_generated|a_dpfifo_tu31:dpfifo|dpram_8811:FIFOram
data[0] => altsyncram_23k1:altsyncram1.data_a[0]
inclock => altsyncram_23k1:altsyncram1.clock0
outclock => altsyncram_23k1:altsyncram1.clock1
outclocken => altsyncram_23k1:altsyncram1.clocken1
q[0] <= altsyncram_23k1:altsyncram1.q_b[0]
rdaddress[0] => altsyncram_23k1:altsyncram1.address_b[0]
rdaddress[1] => altsyncram_23k1:altsyncram1.address_b[1]
rdaddress[2] => altsyncram_23k1:altsyncram1.address_b[2]
rdaddress[3] => altsyncram_23k1:altsyncram1.address_b[3]
rdaddress[4] => altsyncram_23k1:altsyncram1.address_b[4]
rdaddress[5] => altsyncram_23k1:altsyncram1.address_b[5]
rdaddress[6] => altsyncram_23k1:altsyncram1.address_b[6]
rdaddress[7] => altsyncram_23k1:altsyncram1.address_b[7]
rdaddress[8] => altsyncram_23k1:altsyncram1.address_b[8]
rdaddress[9] => altsyncram_23k1:altsyncram1.address_b[9]
rdaddress[10] => altsyncram_23k1:altsyncram1.address_b[10]
rdaddress[11] => altsyncram_23k1:altsyncram1.address_b[11]
wraddress[0] => altsyncram_23k1:altsyncram1.address_a[0]
wraddress[1] => altsyncram_23k1:altsyncram1.address_a[1]
wraddress[2] => altsyncram_23k1:altsyncram1.address_a[2]
wraddress[3] => altsyncram_23k1:altsyncram1.address_a[3]
wraddress[4] => altsyncram_23k1:altsyncram1.address_a[4]
wraddress[5] => altsyncram_23k1:altsyncram1.address_a[5]
wraddress[6] => altsyncram_23k1:altsyncram1.address_a[6]
wraddress[7] => altsyncram_23k1:altsyncram1.address_a[7]
wraddress[8] => altsyncram_23k1:altsyncram1.address_a[8]
wraddress[9] => altsyncram_23k1:altsyncram1.address_a[9]
wraddress[10] => altsyncram_23k1:altsyncram1.address_a[10]
wraddress[11] => altsyncram_23k1:altsyncram1.address_a[11]
wren => altsyncram_23k1:altsyncram1.wren_a


|img_coding|context_encoder:context_encoder_inst1|coding_queue:context4_inst1|fifo:fifo_inst1|scfifo:scfifo_component|scfifo_fe61:auto_generated|a_dpfifo_tu31:dpfifo|dpram_8811:FIFOram|altsyncram_23k1:altsyncram1
address_a[0] => ram_block2a0.PORTAADDR
address_a[1] => ram_block2a0.PORTAADDR1
address_a[2] => ram_block2a0.PORTAADDR2
address_a[3] => ram_block2a0.PORTAADDR3
address_a[4] => ram_block2a0.PORTAADDR4
address_a[5] => ram_block2a0.PORTAADDR5
address_a[6] => ram_block2a0.PORTAADDR6
address_a[7] => ram_block2a0.PORTAADDR7
address_a[8] => ram_block2a0.PORTAADDR8
address_a[9] => ram_block2a0.PORTAADDR9
address_a[10] => ram_block2a0.PORTAADDR10
address_a[11] => ram_block2a0.PORTAADDR11
address_b[0] => ram_block2a0.PORTBADDR
address_b[1] => ram_block2a0.PORTBADDR1
address_b[2] => ram_block2a0.PORTBADDR2
address_b[3] => ram_block2a0.PORTBADDR3
address_b[4] => ram_block2a0.PORTBADDR4
address_b[5] => ram_block2a0.PORTBADDR5
address_b[6] => ram_block2a0.PORTBADDR6
address_b[7] => ram_block2a0.PORTBADDR7
address_b[8] => ram_block2a0.PORTBADDR8
address_b[9] => ram_block2a0.PORTBADDR9
address_b[10] => ram_block2a0.PORTBADDR10
address_b[11] => ram_block2a0.PORTBADDR11
clock0 => ram_block2a0.CLK0
clock1 => ram_block2a0.CLK1
clocken1 => ram_block2a0.ENA1
data_a[0] => ram_block2a0.PORTADATAIN
q_b[0] <= ram_block2a0.PORTBDATAOUT
wren_a => ram_block2a0.PORTAWE
wren_a => ram_block2a0.ENA0


|img_coding|context_encoder:context_encoder_inst1|coding_queue:context4_inst1|fifo:fifo_inst1|scfifo:scfifo_component|scfifo_fe61:auto_generated|a_dpfifo_tu31:dpfifo|cntr_epb:rd_ptr_count
aclr => counter_reg_bit[11].IN0
clock => counter_reg_bit[11].CLK
clock => counter_reg_bit[10].CLK
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter_reg_bit[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter_reg_bit[11].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|img_coding|context_encoder:context_encoder_inst1|coding_queue:context4_inst1|fifo:fifo_inst1|scfifo:scfifo_component|scfifo_fe61:auto_generated|a_dpfifo_tu31:dpfifo|cntr_epb:wr_ptr
aclr => counter_reg_bit[11].IN0
clock => counter_reg_bit[11].CLK
clock => counter_reg_bit[10].CLK
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter_reg_bit[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter_reg_bit[11].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|img_coding|context_encoder:context_encoder_inst1|coding_queue:context4_inst1|coder:coder_inst1
clk => bit_output~reg0.CLK
clk => address[0].CLK
clk => address[1].CLK
clk => address[2].CLK
clk => address[3].CLK
clk => address[4].CLK
clk => address[5].CLK
clk => address[6].CLK
clk => address[7].CLK
clk => address[8].CLK
clk => output_valid~reg0.CLK
clk => rom_clk.CLK
clk => first_bit.CLK
clk => bits_outstanding[0].CLK
clk => bits_outstanding[1].CLK
clk => bits_outstanding[2].CLK
clk => bits_outstanding[3].CLK
clk => bits_outstanding[4].CLK
clk => bits_outstanding[5].CLK
clk => bits_outstanding[6].CLK
clk => bits_outstanding[7].CLK
clk => bits_outstanding[8].CLK
clk => bits_outstanding[9].CLK
clk => bits_outstanding[10].CLK
clk => L[0].CLK
clk => L[1].CLK
clk => L[2].CLK
clk => L[3].CLK
clk => L[4].CLK
clk => L[5].CLK
clk => L[6].CLK
clk => L[7].CLK
clk => L[8].CLK
clk => L[9].CLK
clk => L[10].CLK
clk => RLPS[0].CLK
clk => RLPS[1].CLK
clk => RLPS[2].CLK
clk => RLPS[3].CLK
clk => RLPS[4].CLK
clk => RLPS[5].CLK
clk => RLPS[6].CLK
clk => RLPS[7].CLK
clk => RLPS[8].CLK
clk => RLPS[9].CLK
clk => RLPS[10].CLK
clk => state[0].CLK
clk => state[1].CLK
clk => state[2].CLK
clk => state[3].CLK
clk => state[4].CLK
clk => state[5].CLK
clk => R[0].CLK
clk => R[1].CLK
clk => R[2].CLK
clk => R[3].CLK
clk => R[4].CLK
clk => R[5].CLK
clk => R[6].CLK
clk => R[7].CLK
clk => R[8].CLK
clk => R[9].CLK
clk => R[10].CLK
clk => LPS.CLK
clk => step~1.DATAIN
rst_n => address[0].OUTPUTSELECT
rst_n => address[1].OUTPUTSELECT
rst_n => address[2].OUTPUTSELECT
rst_n => address[3].OUTPUTSELECT
rst_n => address[4].OUTPUTSELECT
rst_n => address[5].OUTPUTSELECT
rst_n => address[6].OUTPUTSELECT
rst_n => address[7].OUTPUTSELECT
rst_n => address[8].OUTPUTSELECT
rst_n => output_valid~reg0.ACLR
rst_n => rom_clk.ACLR
rst_n => first_bit.PRESET
rst_n => bits_outstanding[0].ACLR
rst_n => bits_outstanding[1].ACLR
rst_n => bits_outstanding[2].ACLR
rst_n => bits_outstanding[3].ACLR
rst_n => bits_outstanding[4].ACLR
rst_n => bits_outstanding[5].ACLR
rst_n => bits_outstanding[6].ACLR
rst_n => bits_outstanding[7].ACLR
rst_n => bits_outstanding[8].ACLR
rst_n => bits_outstanding[9].ACLR
rst_n => bits_outstanding[10].ACLR
rst_n => L[0].ACLR
rst_n => L[1].ACLR
rst_n => L[2].ACLR
rst_n => L[3].ACLR
rst_n => L[4].ACLR
rst_n => L[5].ACLR
rst_n => L[6].ACLR
rst_n => L[7].ACLR
rst_n => L[8].ACLR
rst_n => L[9].ACLR
rst_n => L[10].ACLR
rst_n => state[0].ACLR
rst_n => state[1].PRESET
rst_n => state[2].ACLR
rst_n => state[3].ACLR
rst_n => state[4].ACLR
rst_n => state[5].ACLR
rst_n => R[0].ACLR
rst_n => R[1].PRESET
rst_n => R[2].PRESET
rst_n => R[3].PRESET
rst_n => R[4].PRESET
rst_n => R[5].PRESET
rst_n => R[6].PRESET
rst_n => R[7].PRESET
rst_n => R[8].PRESET
rst_n => R[9].ACLR
rst_n => R[10].ACLR
rst_n => LPS.PRESET
rst_n => step~3.DATAIN
rst_n => bit_output~reg0.ENA
rst_n => RLPS[10].ENA
rst_n => RLPS[9].ENA
rst_n => RLPS[8].ENA
rst_n => RLPS[7].ENA
rst_n => RLPS[6].ENA
rst_n => RLPS[5].ENA
rst_n => RLPS[4].ENA
rst_n => RLPS[3].ENA
rst_n => RLPS[2].ENA
rst_n => RLPS[1].ENA
rst_n => RLPS[0].ENA
bit_input => always1.IN1
input_valid => step_next.0000001.DATAB
input_valid => Selector0.IN1
bit_output <= bit_output~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_valid <= output_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
code_ready <= code_ready.DB_MAX_OUTPUT_PORT_TYPE


|img_coding|context_encoder:context_encoder_inst1|coding_queue:context4_inst1|coder:coder_inst1|rom:rom_inst1
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a


|img_coding|context_encoder:context_encoder_inst1|coding_queue:context4_inst1|coder:coder_inst1|rom:rom_inst1|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_dca1:auto_generated.address_a[0]
address_a[1] => altsyncram_dca1:auto_generated.address_a[1]
address_a[2] => altsyncram_dca1:auto_generated.address_a[2]
address_a[3] => altsyncram_dca1:auto_generated.address_a[3]
address_a[4] => altsyncram_dca1:auto_generated.address_a[4]
address_a[5] => altsyncram_dca1:auto_generated.address_a[5]
address_a[6] => altsyncram_dca1:auto_generated.address_a[6]
address_a[7] => altsyncram_dca1:auto_generated.address_a[7]
address_a[8] => altsyncram_dca1:auto_generated.address_a[8]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_dca1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_dca1:auto_generated.q_a[0]
q_a[1] <= altsyncram_dca1:auto_generated.q_a[1]
q_a[2] <= altsyncram_dca1:auto_generated.q_a[2]
q_a[3] <= altsyncram_dca1:auto_generated.q_a[3]
q_a[4] <= altsyncram_dca1:auto_generated.q_a[4]
q_a[5] <= altsyncram_dca1:auto_generated.q_a[5]
q_a[6] <= altsyncram_dca1:auto_generated.q_a[6]
q_a[7] <= altsyncram_dca1:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|img_coding|context_encoder:context_encoder_inst1|coding_queue:context4_inst1|coder:coder_inst1|rom:rom_inst1|altsyncram:altsyncram_component|altsyncram_dca1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT


|img_coding|context_encoder:context_encoder_inst1|coding_queue:context5_inst1
clk => fifo_inst1_clock.IN2
rst_n => rst_n.IN1
bit_input => fifo_inst1_data.IN1
wrreq => fifo_inst1_wrreq.IN1
bit_output <= coder:coder_inst1.bit_output
fifo_full <= fifo:fifo_inst1.almost_full
space_used[0] <= <GND>
space_used[1] <= <GND>
space_used[2] <= <GND>
space_used[3] <= <GND>
space_used[4] <= <GND>
space_used[5] <= <GND>
space_used[6] <= <GND>
space_used[7] <= <GND>
space_used[8] <= <GND>
space_used[9] <= <GND>
space_used[10] <= <GND>
space_used[11] <= <GND>
fifo_empty <= fifo:fifo_inst1.empty


|img_coding|context_encoder:context_encoder_inst1|coding_queue:context5_inst1|fifo:fifo_inst1
aclr => aclr.IN1
clock => clock.IN1
data[0] => data[0].IN1
rdreq => rdreq.IN1
wrreq => wrreq.IN1
almost_full <= scfifo:scfifo_component.almost_full
empty <= scfifo:scfifo_component.empty
q[0] <= scfifo:scfifo_component.q


|img_coding|context_encoder:context_encoder_inst1|coding_queue:context5_inst1|fifo:fifo_inst1|scfifo:scfifo_component
data[0] => scfifo_fe61:auto_generated.data[0]
q[0] <= scfifo_fe61:auto_generated.q[0]
wrreq => scfifo_fe61:auto_generated.wrreq
rdreq => scfifo_fe61:auto_generated.rdreq
clock => scfifo_fe61:auto_generated.clock
aclr => scfifo_fe61:auto_generated.aclr
sclr => ~NO_FANOUT~
empty <= scfifo_fe61:auto_generated.empty
full <= <GND>
almost_full <= scfifo_fe61:auto_generated.almost_full
almost_empty <= <GND>
usedw[0] <= <GND>
usedw[1] <= <GND>
usedw[2] <= <GND>
usedw[3] <= <GND>
usedw[4] <= <GND>
usedw[5] <= <GND>
usedw[6] <= <GND>
usedw[7] <= <GND>
usedw[8] <= <GND>
usedw[9] <= <GND>
usedw[10] <= <GND>
usedw[11] <= <GND>


|img_coding|context_encoder:context_encoder_inst1|coding_queue:context5_inst1|fifo:fifo_inst1|scfifo:scfifo_component|scfifo_fe61:auto_generated
aclr => a_dpfifo_tu31:dpfifo.aclr
aclr => dffe_af.IN0
almost_full <= dffe_af.DB_MAX_OUTPUT_PORT_TYPE
clock => a_dpfifo_tu31:dpfifo.clock
clock => dffe_af.CLK
data[0] => a_dpfifo_tu31:dpfifo.data[0]
empty <= a_dpfifo_tu31:dpfifo.empty
q[0] <= a_dpfifo_tu31:dpfifo.q[0]
rdreq => a_dpfifo_tu31:dpfifo.rreq
rdreq => _.IN1
rdreq => _.IN0
wrreq => a_dpfifo_tu31:dpfifo.wreq
wrreq => _.IN0
wrreq => _.IN1


|img_coding|context_encoder:context_encoder_inst1|coding_queue:context5_inst1|fifo:fifo_inst1|scfifo:scfifo_component|scfifo_fe61:auto_generated|a_dpfifo_tu31:dpfifo
aclr => a_fefifo_1bf:fifo_state.aclr
aclr => cntr_epb:rd_ptr_count.aclr
aclr => cntr_epb:wr_ptr.aclr
clock => a_fefifo_1bf:fifo_state.clock
clock => dpram_8811:FIFOram.inclock
clock => dpram_8811:FIFOram.outclock
clock => cntr_epb:rd_ptr_count.clock
clock => cntr_epb:wr_ptr.clock
data[0] => dpram_8811:FIFOram.data[0]
empty <= a_fefifo_1bf:fifo_state.empty
q[0] <= dpram_8811:FIFOram.q[0]
rreq => a_fefifo_1bf:fifo_state.rreq
rreq => valid_rreq.IN0
sclr => a_fefifo_1bf:fifo_state.sclr
sclr => _.IN1
sclr => _.IN0
sclr => cntr_epb:rd_ptr_count.sclr
sclr => cntr_epb:wr_ptr.sclr
usedw[0] <= a_fefifo_1bf:fifo_state.usedw_out[0]
usedw[1] <= a_fefifo_1bf:fifo_state.usedw_out[1]
usedw[2] <= a_fefifo_1bf:fifo_state.usedw_out[2]
usedw[3] <= a_fefifo_1bf:fifo_state.usedw_out[3]
usedw[4] <= a_fefifo_1bf:fifo_state.usedw_out[4]
usedw[5] <= a_fefifo_1bf:fifo_state.usedw_out[5]
usedw[6] <= a_fefifo_1bf:fifo_state.usedw_out[6]
usedw[7] <= a_fefifo_1bf:fifo_state.usedw_out[7]
usedw[8] <= a_fefifo_1bf:fifo_state.usedw_out[8]
usedw[9] <= a_fefifo_1bf:fifo_state.usedw_out[9]
usedw[10] <= a_fefifo_1bf:fifo_state.usedw_out[10]
usedw[11] <= a_fefifo_1bf:fifo_state.usedw_out[11]
wreq => a_fefifo_1bf:fifo_state.wreq
wreq => valid_wreq.IN0


|img_coding|context_encoder:context_encoder_inst1|coding_queue:context5_inst1|fifo:fifo_inst1|scfifo:scfifo_component|scfifo_fe61:auto_generated|a_dpfifo_tu31:dpfifo|a_fefifo_1bf:fifo_state
aclr => b_full.IN0
aclr => b_non_empty.IN0
aclr => cntr_qp7:count_usedw.aclr
clock => cntr_qp7:count_usedw.clock
clock => b_full.CLK
clock => b_non_empty.CLK
empty <= empty.DB_MAX_OUTPUT_PORT_TYPE
full <= b_full.DB_MAX_OUTPUT_PORT_TYPE
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => valid_rreq.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_qp7:count_usedw.sclr
usedw_out[0] <= usedw[0].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[1] <= usedw[1].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[2] <= usedw[2].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[3] <= usedw[3].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[4] <= usedw[4].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[5] <= usedw[5].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[6] <= usedw[6].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[7] <= usedw[7].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[8] <= usedw[8].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[9] <= usedw[9].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[10] <= usedw[10].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[11] <= usedw[11].DB_MAX_OUTPUT_PORT_TYPE
wreq => _.IN1
wreq => _.IN1
wreq => _.IN0
wreq => valid_wreq.IN0


|img_coding|context_encoder:context_encoder_inst1|coding_queue:context5_inst1|fifo:fifo_inst1|scfifo:scfifo_component|scfifo_fe61:auto_generated|a_dpfifo_tu31:dpfifo|a_fefifo_1bf:fifo_state|cntr_qp7:count_usedw
aclr => counter_reg_bit[11].IN0
clock => counter_reg_bit[11].CLK
clock => counter_reg_bit[10].CLK
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter_reg_bit[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter_reg_bit[11].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB
updown => counter_comb_bita4.DATAB
updown => counter_comb_bita5.DATAB
updown => counter_comb_bita6.DATAB
updown => counter_comb_bita7.DATAB
updown => counter_comb_bita8.DATAB
updown => counter_comb_bita9.DATAB
updown => counter_comb_bita10.DATAB
updown => counter_comb_bita11.DATAB


|img_coding|context_encoder:context_encoder_inst1|coding_queue:context5_inst1|fifo:fifo_inst1|scfifo:scfifo_component|scfifo_fe61:auto_generated|a_dpfifo_tu31:dpfifo|dpram_8811:FIFOram
data[0] => altsyncram_23k1:altsyncram1.data_a[0]
inclock => altsyncram_23k1:altsyncram1.clock0
outclock => altsyncram_23k1:altsyncram1.clock1
outclocken => altsyncram_23k1:altsyncram1.clocken1
q[0] <= altsyncram_23k1:altsyncram1.q_b[0]
rdaddress[0] => altsyncram_23k1:altsyncram1.address_b[0]
rdaddress[1] => altsyncram_23k1:altsyncram1.address_b[1]
rdaddress[2] => altsyncram_23k1:altsyncram1.address_b[2]
rdaddress[3] => altsyncram_23k1:altsyncram1.address_b[3]
rdaddress[4] => altsyncram_23k1:altsyncram1.address_b[4]
rdaddress[5] => altsyncram_23k1:altsyncram1.address_b[5]
rdaddress[6] => altsyncram_23k1:altsyncram1.address_b[6]
rdaddress[7] => altsyncram_23k1:altsyncram1.address_b[7]
rdaddress[8] => altsyncram_23k1:altsyncram1.address_b[8]
rdaddress[9] => altsyncram_23k1:altsyncram1.address_b[9]
rdaddress[10] => altsyncram_23k1:altsyncram1.address_b[10]
rdaddress[11] => altsyncram_23k1:altsyncram1.address_b[11]
wraddress[0] => altsyncram_23k1:altsyncram1.address_a[0]
wraddress[1] => altsyncram_23k1:altsyncram1.address_a[1]
wraddress[2] => altsyncram_23k1:altsyncram1.address_a[2]
wraddress[3] => altsyncram_23k1:altsyncram1.address_a[3]
wraddress[4] => altsyncram_23k1:altsyncram1.address_a[4]
wraddress[5] => altsyncram_23k1:altsyncram1.address_a[5]
wraddress[6] => altsyncram_23k1:altsyncram1.address_a[6]
wraddress[7] => altsyncram_23k1:altsyncram1.address_a[7]
wraddress[8] => altsyncram_23k1:altsyncram1.address_a[8]
wraddress[9] => altsyncram_23k1:altsyncram1.address_a[9]
wraddress[10] => altsyncram_23k1:altsyncram1.address_a[10]
wraddress[11] => altsyncram_23k1:altsyncram1.address_a[11]
wren => altsyncram_23k1:altsyncram1.wren_a


|img_coding|context_encoder:context_encoder_inst1|coding_queue:context5_inst1|fifo:fifo_inst1|scfifo:scfifo_component|scfifo_fe61:auto_generated|a_dpfifo_tu31:dpfifo|dpram_8811:FIFOram|altsyncram_23k1:altsyncram1
address_a[0] => ram_block2a0.PORTAADDR
address_a[1] => ram_block2a0.PORTAADDR1
address_a[2] => ram_block2a0.PORTAADDR2
address_a[3] => ram_block2a0.PORTAADDR3
address_a[4] => ram_block2a0.PORTAADDR4
address_a[5] => ram_block2a0.PORTAADDR5
address_a[6] => ram_block2a0.PORTAADDR6
address_a[7] => ram_block2a0.PORTAADDR7
address_a[8] => ram_block2a0.PORTAADDR8
address_a[9] => ram_block2a0.PORTAADDR9
address_a[10] => ram_block2a0.PORTAADDR10
address_a[11] => ram_block2a0.PORTAADDR11
address_b[0] => ram_block2a0.PORTBADDR
address_b[1] => ram_block2a0.PORTBADDR1
address_b[2] => ram_block2a0.PORTBADDR2
address_b[3] => ram_block2a0.PORTBADDR3
address_b[4] => ram_block2a0.PORTBADDR4
address_b[5] => ram_block2a0.PORTBADDR5
address_b[6] => ram_block2a0.PORTBADDR6
address_b[7] => ram_block2a0.PORTBADDR7
address_b[8] => ram_block2a0.PORTBADDR8
address_b[9] => ram_block2a0.PORTBADDR9
address_b[10] => ram_block2a0.PORTBADDR10
address_b[11] => ram_block2a0.PORTBADDR11
clock0 => ram_block2a0.CLK0
clock1 => ram_block2a0.CLK1
clocken1 => ram_block2a0.ENA1
data_a[0] => ram_block2a0.PORTADATAIN
q_b[0] <= ram_block2a0.PORTBDATAOUT
wren_a => ram_block2a0.PORTAWE
wren_a => ram_block2a0.ENA0


|img_coding|context_encoder:context_encoder_inst1|coding_queue:context5_inst1|fifo:fifo_inst1|scfifo:scfifo_component|scfifo_fe61:auto_generated|a_dpfifo_tu31:dpfifo|cntr_epb:rd_ptr_count
aclr => counter_reg_bit[11].IN0
clock => counter_reg_bit[11].CLK
clock => counter_reg_bit[10].CLK
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter_reg_bit[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter_reg_bit[11].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|img_coding|context_encoder:context_encoder_inst1|coding_queue:context5_inst1|fifo:fifo_inst1|scfifo:scfifo_component|scfifo_fe61:auto_generated|a_dpfifo_tu31:dpfifo|cntr_epb:wr_ptr
aclr => counter_reg_bit[11].IN0
clock => counter_reg_bit[11].CLK
clock => counter_reg_bit[10].CLK
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter_reg_bit[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter_reg_bit[11].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|img_coding|context_encoder:context_encoder_inst1|coding_queue:context5_inst1|coder:coder_inst1
clk => bit_output~reg0.CLK
clk => address[0].CLK
clk => address[1].CLK
clk => address[2].CLK
clk => address[3].CLK
clk => address[4].CLK
clk => address[5].CLK
clk => address[6].CLK
clk => address[7].CLK
clk => address[8].CLK
clk => output_valid~reg0.CLK
clk => rom_clk.CLK
clk => first_bit.CLK
clk => bits_outstanding[0].CLK
clk => bits_outstanding[1].CLK
clk => bits_outstanding[2].CLK
clk => bits_outstanding[3].CLK
clk => bits_outstanding[4].CLK
clk => bits_outstanding[5].CLK
clk => bits_outstanding[6].CLK
clk => bits_outstanding[7].CLK
clk => bits_outstanding[8].CLK
clk => bits_outstanding[9].CLK
clk => bits_outstanding[10].CLK
clk => L[0].CLK
clk => L[1].CLK
clk => L[2].CLK
clk => L[3].CLK
clk => L[4].CLK
clk => L[5].CLK
clk => L[6].CLK
clk => L[7].CLK
clk => L[8].CLK
clk => L[9].CLK
clk => L[10].CLK
clk => RLPS[0].CLK
clk => RLPS[1].CLK
clk => RLPS[2].CLK
clk => RLPS[3].CLK
clk => RLPS[4].CLK
clk => RLPS[5].CLK
clk => RLPS[6].CLK
clk => RLPS[7].CLK
clk => RLPS[8].CLK
clk => RLPS[9].CLK
clk => RLPS[10].CLK
clk => state[0].CLK
clk => state[1].CLK
clk => state[2].CLK
clk => state[3].CLK
clk => state[4].CLK
clk => state[5].CLK
clk => R[0].CLK
clk => R[1].CLK
clk => R[2].CLK
clk => R[3].CLK
clk => R[4].CLK
clk => R[5].CLK
clk => R[6].CLK
clk => R[7].CLK
clk => R[8].CLK
clk => R[9].CLK
clk => R[10].CLK
clk => LPS.CLK
clk => step~1.DATAIN
rst_n => address[0].OUTPUTSELECT
rst_n => address[1].OUTPUTSELECT
rst_n => address[2].OUTPUTSELECT
rst_n => address[3].OUTPUTSELECT
rst_n => address[4].OUTPUTSELECT
rst_n => address[5].OUTPUTSELECT
rst_n => address[6].OUTPUTSELECT
rst_n => address[7].OUTPUTSELECT
rst_n => address[8].OUTPUTSELECT
rst_n => output_valid~reg0.ACLR
rst_n => rom_clk.ACLR
rst_n => first_bit.PRESET
rst_n => bits_outstanding[0].ACLR
rst_n => bits_outstanding[1].ACLR
rst_n => bits_outstanding[2].ACLR
rst_n => bits_outstanding[3].ACLR
rst_n => bits_outstanding[4].ACLR
rst_n => bits_outstanding[5].ACLR
rst_n => bits_outstanding[6].ACLR
rst_n => bits_outstanding[7].ACLR
rst_n => bits_outstanding[8].ACLR
rst_n => bits_outstanding[9].ACLR
rst_n => bits_outstanding[10].ACLR
rst_n => L[0].ACLR
rst_n => L[1].ACLR
rst_n => L[2].ACLR
rst_n => L[3].ACLR
rst_n => L[4].ACLR
rst_n => L[5].ACLR
rst_n => L[6].ACLR
rst_n => L[7].ACLR
rst_n => L[8].ACLR
rst_n => L[9].ACLR
rst_n => L[10].ACLR
rst_n => state[0].PRESET
rst_n => state[1].ACLR
rst_n => state[2].ACLR
rst_n => state[3].ACLR
rst_n => state[4].ACLR
rst_n => state[5].ACLR
rst_n => R[0].ACLR
rst_n => R[1].PRESET
rst_n => R[2].PRESET
rst_n => R[3].PRESET
rst_n => R[4].PRESET
rst_n => R[5].PRESET
rst_n => R[6].PRESET
rst_n => R[7].PRESET
rst_n => R[8].PRESET
rst_n => R[9].ACLR
rst_n => R[10].ACLR
rst_n => LPS.ACLR
rst_n => step~3.DATAIN
rst_n => bit_output~reg0.ENA
rst_n => RLPS[10].ENA
rst_n => RLPS[9].ENA
rst_n => RLPS[8].ENA
rst_n => RLPS[7].ENA
rst_n => RLPS[6].ENA
rst_n => RLPS[5].ENA
rst_n => RLPS[4].ENA
rst_n => RLPS[3].ENA
rst_n => RLPS[2].ENA
rst_n => RLPS[1].ENA
rst_n => RLPS[0].ENA
bit_input => always1.IN1
input_valid => step_next.0000001.DATAB
input_valid => Selector0.IN1
bit_output <= bit_output~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_valid <= output_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
code_ready <= code_ready.DB_MAX_OUTPUT_PORT_TYPE


|img_coding|context_encoder:context_encoder_inst1|coding_queue:context5_inst1|coder:coder_inst1|rom:rom_inst1
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a


|img_coding|context_encoder:context_encoder_inst1|coding_queue:context5_inst1|coder:coder_inst1|rom:rom_inst1|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_dca1:auto_generated.address_a[0]
address_a[1] => altsyncram_dca1:auto_generated.address_a[1]
address_a[2] => altsyncram_dca1:auto_generated.address_a[2]
address_a[3] => altsyncram_dca1:auto_generated.address_a[3]
address_a[4] => altsyncram_dca1:auto_generated.address_a[4]
address_a[5] => altsyncram_dca1:auto_generated.address_a[5]
address_a[6] => altsyncram_dca1:auto_generated.address_a[6]
address_a[7] => altsyncram_dca1:auto_generated.address_a[7]
address_a[8] => altsyncram_dca1:auto_generated.address_a[8]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_dca1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_dca1:auto_generated.q_a[0]
q_a[1] <= altsyncram_dca1:auto_generated.q_a[1]
q_a[2] <= altsyncram_dca1:auto_generated.q_a[2]
q_a[3] <= altsyncram_dca1:auto_generated.q_a[3]
q_a[4] <= altsyncram_dca1:auto_generated.q_a[4]
q_a[5] <= altsyncram_dca1:auto_generated.q_a[5]
q_a[6] <= altsyncram_dca1:auto_generated.q_a[6]
q_a[7] <= altsyncram_dca1:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|img_coding|context_encoder:context_encoder_inst1|coding_queue:context5_inst1|coder:coder_inst1|rom:rom_inst1|altsyncram:altsyncram_component|altsyncram_dca1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT


|img_coding|context_encoder:context_encoder_inst1|coding_queue:context6_inst1
clk => fifo_inst1_clock.IN2
rst_n => rst_n.IN1
bit_input => fifo_inst1_data.IN1
wrreq => fifo_inst1_wrreq.IN1
bit_output <= coder:coder_inst1.bit_output
fifo_full <= fifo:fifo_inst1.almost_full
space_used[0] <= <GND>
space_used[1] <= <GND>
space_used[2] <= <GND>
space_used[3] <= <GND>
space_used[4] <= <GND>
space_used[5] <= <GND>
space_used[6] <= <GND>
space_used[7] <= <GND>
space_used[8] <= <GND>
space_used[9] <= <GND>
space_used[10] <= <GND>
space_used[11] <= <GND>
fifo_empty <= fifo:fifo_inst1.empty


|img_coding|context_encoder:context_encoder_inst1|coding_queue:context6_inst1|fifo:fifo_inst1
aclr => aclr.IN1
clock => clock.IN1
data[0] => data[0].IN1
rdreq => rdreq.IN1
wrreq => wrreq.IN1
almost_full <= scfifo:scfifo_component.almost_full
empty <= scfifo:scfifo_component.empty
q[0] <= scfifo:scfifo_component.q


|img_coding|context_encoder:context_encoder_inst1|coding_queue:context6_inst1|fifo:fifo_inst1|scfifo:scfifo_component
data[0] => scfifo_fe61:auto_generated.data[0]
q[0] <= scfifo_fe61:auto_generated.q[0]
wrreq => scfifo_fe61:auto_generated.wrreq
rdreq => scfifo_fe61:auto_generated.rdreq
clock => scfifo_fe61:auto_generated.clock
aclr => scfifo_fe61:auto_generated.aclr
sclr => ~NO_FANOUT~
empty <= scfifo_fe61:auto_generated.empty
full <= <GND>
almost_full <= scfifo_fe61:auto_generated.almost_full
almost_empty <= <GND>
usedw[0] <= <GND>
usedw[1] <= <GND>
usedw[2] <= <GND>
usedw[3] <= <GND>
usedw[4] <= <GND>
usedw[5] <= <GND>
usedw[6] <= <GND>
usedw[7] <= <GND>
usedw[8] <= <GND>
usedw[9] <= <GND>
usedw[10] <= <GND>
usedw[11] <= <GND>


|img_coding|context_encoder:context_encoder_inst1|coding_queue:context6_inst1|fifo:fifo_inst1|scfifo:scfifo_component|scfifo_fe61:auto_generated
aclr => a_dpfifo_tu31:dpfifo.aclr
aclr => dffe_af.IN0
almost_full <= dffe_af.DB_MAX_OUTPUT_PORT_TYPE
clock => a_dpfifo_tu31:dpfifo.clock
clock => dffe_af.CLK
data[0] => a_dpfifo_tu31:dpfifo.data[0]
empty <= a_dpfifo_tu31:dpfifo.empty
q[0] <= a_dpfifo_tu31:dpfifo.q[0]
rdreq => a_dpfifo_tu31:dpfifo.rreq
rdreq => _.IN1
rdreq => _.IN0
wrreq => a_dpfifo_tu31:dpfifo.wreq
wrreq => _.IN0
wrreq => _.IN1


|img_coding|context_encoder:context_encoder_inst1|coding_queue:context6_inst1|fifo:fifo_inst1|scfifo:scfifo_component|scfifo_fe61:auto_generated|a_dpfifo_tu31:dpfifo
aclr => a_fefifo_1bf:fifo_state.aclr
aclr => cntr_epb:rd_ptr_count.aclr
aclr => cntr_epb:wr_ptr.aclr
clock => a_fefifo_1bf:fifo_state.clock
clock => dpram_8811:FIFOram.inclock
clock => dpram_8811:FIFOram.outclock
clock => cntr_epb:rd_ptr_count.clock
clock => cntr_epb:wr_ptr.clock
data[0] => dpram_8811:FIFOram.data[0]
empty <= a_fefifo_1bf:fifo_state.empty
q[0] <= dpram_8811:FIFOram.q[0]
rreq => a_fefifo_1bf:fifo_state.rreq
rreq => valid_rreq.IN0
sclr => a_fefifo_1bf:fifo_state.sclr
sclr => _.IN1
sclr => _.IN0
sclr => cntr_epb:rd_ptr_count.sclr
sclr => cntr_epb:wr_ptr.sclr
usedw[0] <= a_fefifo_1bf:fifo_state.usedw_out[0]
usedw[1] <= a_fefifo_1bf:fifo_state.usedw_out[1]
usedw[2] <= a_fefifo_1bf:fifo_state.usedw_out[2]
usedw[3] <= a_fefifo_1bf:fifo_state.usedw_out[3]
usedw[4] <= a_fefifo_1bf:fifo_state.usedw_out[4]
usedw[5] <= a_fefifo_1bf:fifo_state.usedw_out[5]
usedw[6] <= a_fefifo_1bf:fifo_state.usedw_out[6]
usedw[7] <= a_fefifo_1bf:fifo_state.usedw_out[7]
usedw[8] <= a_fefifo_1bf:fifo_state.usedw_out[8]
usedw[9] <= a_fefifo_1bf:fifo_state.usedw_out[9]
usedw[10] <= a_fefifo_1bf:fifo_state.usedw_out[10]
usedw[11] <= a_fefifo_1bf:fifo_state.usedw_out[11]
wreq => a_fefifo_1bf:fifo_state.wreq
wreq => valid_wreq.IN0


|img_coding|context_encoder:context_encoder_inst1|coding_queue:context6_inst1|fifo:fifo_inst1|scfifo:scfifo_component|scfifo_fe61:auto_generated|a_dpfifo_tu31:dpfifo|a_fefifo_1bf:fifo_state
aclr => b_full.IN0
aclr => b_non_empty.IN0
aclr => cntr_qp7:count_usedw.aclr
clock => cntr_qp7:count_usedw.clock
clock => b_full.CLK
clock => b_non_empty.CLK
empty <= empty.DB_MAX_OUTPUT_PORT_TYPE
full <= b_full.DB_MAX_OUTPUT_PORT_TYPE
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => valid_rreq.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_qp7:count_usedw.sclr
usedw_out[0] <= usedw[0].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[1] <= usedw[1].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[2] <= usedw[2].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[3] <= usedw[3].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[4] <= usedw[4].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[5] <= usedw[5].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[6] <= usedw[6].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[7] <= usedw[7].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[8] <= usedw[8].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[9] <= usedw[9].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[10] <= usedw[10].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[11] <= usedw[11].DB_MAX_OUTPUT_PORT_TYPE
wreq => _.IN1
wreq => _.IN1
wreq => _.IN0
wreq => valid_wreq.IN0


|img_coding|context_encoder:context_encoder_inst1|coding_queue:context6_inst1|fifo:fifo_inst1|scfifo:scfifo_component|scfifo_fe61:auto_generated|a_dpfifo_tu31:dpfifo|a_fefifo_1bf:fifo_state|cntr_qp7:count_usedw
aclr => counter_reg_bit[11].IN0
clock => counter_reg_bit[11].CLK
clock => counter_reg_bit[10].CLK
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter_reg_bit[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter_reg_bit[11].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB
updown => counter_comb_bita4.DATAB
updown => counter_comb_bita5.DATAB
updown => counter_comb_bita6.DATAB
updown => counter_comb_bita7.DATAB
updown => counter_comb_bita8.DATAB
updown => counter_comb_bita9.DATAB
updown => counter_comb_bita10.DATAB
updown => counter_comb_bita11.DATAB


|img_coding|context_encoder:context_encoder_inst1|coding_queue:context6_inst1|fifo:fifo_inst1|scfifo:scfifo_component|scfifo_fe61:auto_generated|a_dpfifo_tu31:dpfifo|dpram_8811:FIFOram
data[0] => altsyncram_23k1:altsyncram1.data_a[0]
inclock => altsyncram_23k1:altsyncram1.clock0
outclock => altsyncram_23k1:altsyncram1.clock1
outclocken => altsyncram_23k1:altsyncram1.clocken1
q[0] <= altsyncram_23k1:altsyncram1.q_b[0]
rdaddress[0] => altsyncram_23k1:altsyncram1.address_b[0]
rdaddress[1] => altsyncram_23k1:altsyncram1.address_b[1]
rdaddress[2] => altsyncram_23k1:altsyncram1.address_b[2]
rdaddress[3] => altsyncram_23k1:altsyncram1.address_b[3]
rdaddress[4] => altsyncram_23k1:altsyncram1.address_b[4]
rdaddress[5] => altsyncram_23k1:altsyncram1.address_b[5]
rdaddress[6] => altsyncram_23k1:altsyncram1.address_b[6]
rdaddress[7] => altsyncram_23k1:altsyncram1.address_b[7]
rdaddress[8] => altsyncram_23k1:altsyncram1.address_b[8]
rdaddress[9] => altsyncram_23k1:altsyncram1.address_b[9]
rdaddress[10] => altsyncram_23k1:altsyncram1.address_b[10]
rdaddress[11] => altsyncram_23k1:altsyncram1.address_b[11]
wraddress[0] => altsyncram_23k1:altsyncram1.address_a[0]
wraddress[1] => altsyncram_23k1:altsyncram1.address_a[1]
wraddress[2] => altsyncram_23k1:altsyncram1.address_a[2]
wraddress[3] => altsyncram_23k1:altsyncram1.address_a[3]
wraddress[4] => altsyncram_23k1:altsyncram1.address_a[4]
wraddress[5] => altsyncram_23k1:altsyncram1.address_a[5]
wraddress[6] => altsyncram_23k1:altsyncram1.address_a[6]
wraddress[7] => altsyncram_23k1:altsyncram1.address_a[7]
wraddress[8] => altsyncram_23k1:altsyncram1.address_a[8]
wraddress[9] => altsyncram_23k1:altsyncram1.address_a[9]
wraddress[10] => altsyncram_23k1:altsyncram1.address_a[10]
wraddress[11] => altsyncram_23k1:altsyncram1.address_a[11]
wren => altsyncram_23k1:altsyncram1.wren_a


|img_coding|context_encoder:context_encoder_inst1|coding_queue:context6_inst1|fifo:fifo_inst1|scfifo:scfifo_component|scfifo_fe61:auto_generated|a_dpfifo_tu31:dpfifo|dpram_8811:FIFOram|altsyncram_23k1:altsyncram1
address_a[0] => ram_block2a0.PORTAADDR
address_a[1] => ram_block2a0.PORTAADDR1
address_a[2] => ram_block2a0.PORTAADDR2
address_a[3] => ram_block2a0.PORTAADDR3
address_a[4] => ram_block2a0.PORTAADDR4
address_a[5] => ram_block2a0.PORTAADDR5
address_a[6] => ram_block2a0.PORTAADDR6
address_a[7] => ram_block2a0.PORTAADDR7
address_a[8] => ram_block2a0.PORTAADDR8
address_a[9] => ram_block2a0.PORTAADDR9
address_a[10] => ram_block2a0.PORTAADDR10
address_a[11] => ram_block2a0.PORTAADDR11
address_b[0] => ram_block2a0.PORTBADDR
address_b[1] => ram_block2a0.PORTBADDR1
address_b[2] => ram_block2a0.PORTBADDR2
address_b[3] => ram_block2a0.PORTBADDR3
address_b[4] => ram_block2a0.PORTBADDR4
address_b[5] => ram_block2a0.PORTBADDR5
address_b[6] => ram_block2a0.PORTBADDR6
address_b[7] => ram_block2a0.PORTBADDR7
address_b[8] => ram_block2a0.PORTBADDR8
address_b[9] => ram_block2a0.PORTBADDR9
address_b[10] => ram_block2a0.PORTBADDR10
address_b[11] => ram_block2a0.PORTBADDR11
clock0 => ram_block2a0.CLK0
clock1 => ram_block2a0.CLK1
clocken1 => ram_block2a0.ENA1
data_a[0] => ram_block2a0.PORTADATAIN
q_b[0] <= ram_block2a0.PORTBDATAOUT
wren_a => ram_block2a0.PORTAWE
wren_a => ram_block2a0.ENA0


|img_coding|context_encoder:context_encoder_inst1|coding_queue:context6_inst1|fifo:fifo_inst1|scfifo:scfifo_component|scfifo_fe61:auto_generated|a_dpfifo_tu31:dpfifo|cntr_epb:rd_ptr_count
aclr => counter_reg_bit[11].IN0
clock => counter_reg_bit[11].CLK
clock => counter_reg_bit[10].CLK
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter_reg_bit[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter_reg_bit[11].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|img_coding|context_encoder:context_encoder_inst1|coding_queue:context6_inst1|fifo:fifo_inst1|scfifo:scfifo_component|scfifo_fe61:auto_generated|a_dpfifo_tu31:dpfifo|cntr_epb:wr_ptr
aclr => counter_reg_bit[11].IN0
clock => counter_reg_bit[11].CLK
clock => counter_reg_bit[10].CLK
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter_reg_bit[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter_reg_bit[11].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|img_coding|context_encoder:context_encoder_inst1|coding_queue:context6_inst1|coder:coder_inst1
clk => bit_output~reg0.CLK
clk => address[0].CLK
clk => address[1].CLK
clk => address[2].CLK
clk => address[3].CLK
clk => address[4].CLK
clk => address[5].CLK
clk => address[6].CLK
clk => address[7].CLK
clk => address[8].CLK
clk => output_valid~reg0.CLK
clk => rom_clk.CLK
clk => first_bit.CLK
clk => bits_outstanding[0].CLK
clk => bits_outstanding[1].CLK
clk => bits_outstanding[2].CLK
clk => bits_outstanding[3].CLK
clk => bits_outstanding[4].CLK
clk => bits_outstanding[5].CLK
clk => bits_outstanding[6].CLK
clk => bits_outstanding[7].CLK
clk => bits_outstanding[8].CLK
clk => bits_outstanding[9].CLK
clk => bits_outstanding[10].CLK
clk => L[0].CLK
clk => L[1].CLK
clk => L[2].CLK
clk => L[3].CLK
clk => L[4].CLK
clk => L[5].CLK
clk => L[6].CLK
clk => L[7].CLK
clk => L[8].CLK
clk => L[9].CLK
clk => L[10].CLK
clk => RLPS[0].CLK
clk => RLPS[1].CLK
clk => RLPS[2].CLK
clk => RLPS[3].CLK
clk => RLPS[4].CLK
clk => RLPS[5].CLK
clk => RLPS[6].CLK
clk => RLPS[7].CLK
clk => RLPS[8].CLK
clk => RLPS[9].CLK
clk => RLPS[10].CLK
clk => state[0].CLK
clk => state[1].CLK
clk => state[2].CLK
clk => state[3].CLK
clk => state[4].CLK
clk => state[5].CLK
clk => R[0].CLK
clk => R[1].CLK
clk => R[2].CLK
clk => R[3].CLK
clk => R[4].CLK
clk => R[5].CLK
clk => R[6].CLK
clk => R[7].CLK
clk => R[8].CLK
clk => R[9].CLK
clk => R[10].CLK
clk => LPS.CLK
clk => step~1.DATAIN
rst_n => address[0].OUTPUTSELECT
rst_n => address[1].OUTPUTSELECT
rst_n => address[2].OUTPUTSELECT
rst_n => address[3].OUTPUTSELECT
rst_n => address[4].OUTPUTSELECT
rst_n => address[5].OUTPUTSELECT
rst_n => address[6].OUTPUTSELECT
rst_n => address[7].OUTPUTSELECT
rst_n => address[8].OUTPUTSELECT
rst_n => output_valid~reg0.ACLR
rst_n => rom_clk.ACLR
rst_n => first_bit.PRESET
rst_n => bits_outstanding[0].ACLR
rst_n => bits_outstanding[1].ACLR
rst_n => bits_outstanding[2].ACLR
rst_n => bits_outstanding[3].ACLR
rst_n => bits_outstanding[4].ACLR
rst_n => bits_outstanding[5].ACLR
rst_n => bits_outstanding[6].ACLR
rst_n => bits_outstanding[7].ACLR
rst_n => bits_outstanding[8].ACLR
rst_n => bits_outstanding[9].ACLR
rst_n => bits_outstanding[10].ACLR
rst_n => L[0].ACLR
rst_n => L[1].ACLR
rst_n => L[2].ACLR
rst_n => L[3].ACLR
rst_n => L[4].ACLR
rst_n => L[5].ACLR
rst_n => L[6].ACLR
rst_n => L[7].ACLR
rst_n => L[8].ACLR
rst_n => L[9].ACLR
rst_n => L[10].ACLR
rst_n => state[0].PRESET
rst_n => state[1].ACLR
rst_n => state[2].PRESET
rst_n => state[3].ACLR
rst_n => state[4].ACLR
rst_n => state[5].ACLR
rst_n => R[0].ACLR
rst_n => R[1].PRESET
rst_n => R[2].PRESET
rst_n => R[3].PRESET
rst_n => R[4].PRESET
rst_n => R[5].PRESET
rst_n => R[6].PRESET
rst_n => R[7].PRESET
rst_n => R[8].PRESET
rst_n => R[9].ACLR
rst_n => R[10].ACLR
rst_n => LPS.ACLR
rst_n => step~3.DATAIN
rst_n => bit_output~reg0.ENA
rst_n => RLPS[10].ENA
rst_n => RLPS[9].ENA
rst_n => RLPS[8].ENA
rst_n => RLPS[7].ENA
rst_n => RLPS[6].ENA
rst_n => RLPS[5].ENA
rst_n => RLPS[4].ENA
rst_n => RLPS[3].ENA
rst_n => RLPS[2].ENA
rst_n => RLPS[1].ENA
rst_n => RLPS[0].ENA
bit_input => always1.IN1
input_valid => step_next.0000001.DATAB
input_valid => Selector0.IN1
bit_output <= bit_output~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_valid <= output_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
code_ready <= code_ready.DB_MAX_OUTPUT_PORT_TYPE


|img_coding|context_encoder:context_encoder_inst1|coding_queue:context6_inst1|coder:coder_inst1|rom:rom_inst1
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a


|img_coding|context_encoder:context_encoder_inst1|coding_queue:context6_inst1|coder:coder_inst1|rom:rom_inst1|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_dca1:auto_generated.address_a[0]
address_a[1] => altsyncram_dca1:auto_generated.address_a[1]
address_a[2] => altsyncram_dca1:auto_generated.address_a[2]
address_a[3] => altsyncram_dca1:auto_generated.address_a[3]
address_a[4] => altsyncram_dca1:auto_generated.address_a[4]
address_a[5] => altsyncram_dca1:auto_generated.address_a[5]
address_a[6] => altsyncram_dca1:auto_generated.address_a[6]
address_a[7] => altsyncram_dca1:auto_generated.address_a[7]
address_a[8] => altsyncram_dca1:auto_generated.address_a[8]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_dca1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_dca1:auto_generated.q_a[0]
q_a[1] <= altsyncram_dca1:auto_generated.q_a[1]
q_a[2] <= altsyncram_dca1:auto_generated.q_a[2]
q_a[3] <= altsyncram_dca1:auto_generated.q_a[3]
q_a[4] <= altsyncram_dca1:auto_generated.q_a[4]
q_a[5] <= altsyncram_dca1:auto_generated.q_a[5]
q_a[6] <= altsyncram_dca1:auto_generated.q_a[6]
q_a[7] <= altsyncram_dca1:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|img_coding|context_encoder:context_encoder_inst1|coding_queue:context6_inst1|coder:coder_inst1|rom:rom_inst1|altsyncram:altsyncram_component|altsyncram_dca1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT


|img_coding|context_encoder:context_encoder_inst1|coding_queue:context7_inst1
clk => fifo_inst1_clock.IN2
rst_n => rst_n.IN1
bit_input => fifo_inst1_data.IN1
wrreq => fifo_inst1_wrreq.IN1
bit_output <= coder:coder_inst1.bit_output
fifo_full <= fifo:fifo_inst1.almost_full
space_used[0] <= <GND>
space_used[1] <= <GND>
space_used[2] <= <GND>
space_used[3] <= <GND>
space_used[4] <= <GND>
space_used[5] <= <GND>
space_used[6] <= <GND>
space_used[7] <= <GND>
space_used[8] <= <GND>
space_used[9] <= <GND>
space_used[10] <= <GND>
space_used[11] <= <GND>
fifo_empty <= fifo:fifo_inst1.empty


|img_coding|context_encoder:context_encoder_inst1|coding_queue:context7_inst1|fifo:fifo_inst1
aclr => aclr.IN1
clock => clock.IN1
data[0] => data[0].IN1
rdreq => rdreq.IN1
wrreq => wrreq.IN1
almost_full <= scfifo:scfifo_component.almost_full
empty <= scfifo:scfifo_component.empty
q[0] <= scfifo:scfifo_component.q


|img_coding|context_encoder:context_encoder_inst1|coding_queue:context7_inst1|fifo:fifo_inst1|scfifo:scfifo_component
data[0] => scfifo_fe61:auto_generated.data[0]
q[0] <= scfifo_fe61:auto_generated.q[0]
wrreq => scfifo_fe61:auto_generated.wrreq
rdreq => scfifo_fe61:auto_generated.rdreq
clock => scfifo_fe61:auto_generated.clock
aclr => scfifo_fe61:auto_generated.aclr
sclr => ~NO_FANOUT~
empty <= scfifo_fe61:auto_generated.empty
full <= <GND>
almost_full <= scfifo_fe61:auto_generated.almost_full
almost_empty <= <GND>
usedw[0] <= <GND>
usedw[1] <= <GND>
usedw[2] <= <GND>
usedw[3] <= <GND>
usedw[4] <= <GND>
usedw[5] <= <GND>
usedw[6] <= <GND>
usedw[7] <= <GND>
usedw[8] <= <GND>
usedw[9] <= <GND>
usedw[10] <= <GND>
usedw[11] <= <GND>


|img_coding|context_encoder:context_encoder_inst1|coding_queue:context7_inst1|fifo:fifo_inst1|scfifo:scfifo_component|scfifo_fe61:auto_generated
aclr => a_dpfifo_tu31:dpfifo.aclr
aclr => dffe_af.IN0
almost_full <= dffe_af.DB_MAX_OUTPUT_PORT_TYPE
clock => a_dpfifo_tu31:dpfifo.clock
clock => dffe_af.CLK
data[0] => a_dpfifo_tu31:dpfifo.data[0]
empty <= a_dpfifo_tu31:dpfifo.empty
q[0] <= a_dpfifo_tu31:dpfifo.q[0]
rdreq => a_dpfifo_tu31:dpfifo.rreq
rdreq => _.IN1
rdreq => _.IN0
wrreq => a_dpfifo_tu31:dpfifo.wreq
wrreq => _.IN0
wrreq => _.IN1


|img_coding|context_encoder:context_encoder_inst1|coding_queue:context7_inst1|fifo:fifo_inst1|scfifo:scfifo_component|scfifo_fe61:auto_generated|a_dpfifo_tu31:dpfifo
aclr => a_fefifo_1bf:fifo_state.aclr
aclr => cntr_epb:rd_ptr_count.aclr
aclr => cntr_epb:wr_ptr.aclr
clock => a_fefifo_1bf:fifo_state.clock
clock => dpram_8811:FIFOram.inclock
clock => dpram_8811:FIFOram.outclock
clock => cntr_epb:rd_ptr_count.clock
clock => cntr_epb:wr_ptr.clock
data[0] => dpram_8811:FIFOram.data[0]
empty <= a_fefifo_1bf:fifo_state.empty
q[0] <= dpram_8811:FIFOram.q[0]
rreq => a_fefifo_1bf:fifo_state.rreq
rreq => valid_rreq.IN0
sclr => a_fefifo_1bf:fifo_state.sclr
sclr => _.IN1
sclr => _.IN0
sclr => cntr_epb:rd_ptr_count.sclr
sclr => cntr_epb:wr_ptr.sclr
usedw[0] <= a_fefifo_1bf:fifo_state.usedw_out[0]
usedw[1] <= a_fefifo_1bf:fifo_state.usedw_out[1]
usedw[2] <= a_fefifo_1bf:fifo_state.usedw_out[2]
usedw[3] <= a_fefifo_1bf:fifo_state.usedw_out[3]
usedw[4] <= a_fefifo_1bf:fifo_state.usedw_out[4]
usedw[5] <= a_fefifo_1bf:fifo_state.usedw_out[5]
usedw[6] <= a_fefifo_1bf:fifo_state.usedw_out[6]
usedw[7] <= a_fefifo_1bf:fifo_state.usedw_out[7]
usedw[8] <= a_fefifo_1bf:fifo_state.usedw_out[8]
usedw[9] <= a_fefifo_1bf:fifo_state.usedw_out[9]
usedw[10] <= a_fefifo_1bf:fifo_state.usedw_out[10]
usedw[11] <= a_fefifo_1bf:fifo_state.usedw_out[11]
wreq => a_fefifo_1bf:fifo_state.wreq
wreq => valid_wreq.IN0


|img_coding|context_encoder:context_encoder_inst1|coding_queue:context7_inst1|fifo:fifo_inst1|scfifo:scfifo_component|scfifo_fe61:auto_generated|a_dpfifo_tu31:dpfifo|a_fefifo_1bf:fifo_state
aclr => b_full.IN0
aclr => b_non_empty.IN0
aclr => cntr_qp7:count_usedw.aclr
clock => cntr_qp7:count_usedw.clock
clock => b_full.CLK
clock => b_non_empty.CLK
empty <= empty.DB_MAX_OUTPUT_PORT_TYPE
full <= b_full.DB_MAX_OUTPUT_PORT_TYPE
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => valid_rreq.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_qp7:count_usedw.sclr
usedw_out[0] <= usedw[0].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[1] <= usedw[1].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[2] <= usedw[2].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[3] <= usedw[3].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[4] <= usedw[4].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[5] <= usedw[5].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[6] <= usedw[6].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[7] <= usedw[7].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[8] <= usedw[8].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[9] <= usedw[9].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[10] <= usedw[10].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[11] <= usedw[11].DB_MAX_OUTPUT_PORT_TYPE
wreq => _.IN1
wreq => _.IN1
wreq => _.IN0
wreq => valid_wreq.IN0


|img_coding|context_encoder:context_encoder_inst1|coding_queue:context7_inst1|fifo:fifo_inst1|scfifo:scfifo_component|scfifo_fe61:auto_generated|a_dpfifo_tu31:dpfifo|a_fefifo_1bf:fifo_state|cntr_qp7:count_usedw
aclr => counter_reg_bit[11].IN0
clock => counter_reg_bit[11].CLK
clock => counter_reg_bit[10].CLK
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter_reg_bit[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter_reg_bit[11].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB
updown => counter_comb_bita4.DATAB
updown => counter_comb_bita5.DATAB
updown => counter_comb_bita6.DATAB
updown => counter_comb_bita7.DATAB
updown => counter_comb_bita8.DATAB
updown => counter_comb_bita9.DATAB
updown => counter_comb_bita10.DATAB
updown => counter_comb_bita11.DATAB


|img_coding|context_encoder:context_encoder_inst1|coding_queue:context7_inst1|fifo:fifo_inst1|scfifo:scfifo_component|scfifo_fe61:auto_generated|a_dpfifo_tu31:dpfifo|dpram_8811:FIFOram
data[0] => altsyncram_23k1:altsyncram1.data_a[0]
inclock => altsyncram_23k1:altsyncram1.clock0
outclock => altsyncram_23k1:altsyncram1.clock1
outclocken => altsyncram_23k1:altsyncram1.clocken1
q[0] <= altsyncram_23k1:altsyncram1.q_b[0]
rdaddress[0] => altsyncram_23k1:altsyncram1.address_b[0]
rdaddress[1] => altsyncram_23k1:altsyncram1.address_b[1]
rdaddress[2] => altsyncram_23k1:altsyncram1.address_b[2]
rdaddress[3] => altsyncram_23k1:altsyncram1.address_b[3]
rdaddress[4] => altsyncram_23k1:altsyncram1.address_b[4]
rdaddress[5] => altsyncram_23k1:altsyncram1.address_b[5]
rdaddress[6] => altsyncram_23k1:altsyncram1.address_b[6]
rdaddress[7] => altsyncram_23k1:altsyncram1.address_b[7]
rdaddress[8] => altsyncram_23k1:altsyncram1.address_b[8]
rdaddress[9] => altsyncram_23k1:altsyncram1.address_b[9]
rdaddress[10] => altsyncram_23k1:altsyncram1.address_b[10]
rdaddress[11] => altsyncram_23k1:altsyncram1.address_b[11]
wraddress[0] => altsyncram_23k1:altsyncram1.address_a[0]
wraddress[1] => altsyncram_23k1:altsyncram1.address_a[1]
wraddress[2] => altsyncram_23k1:altsyncram1.address_a[2]
wraddress[3] => altsyncram_23k1:altsyncram1.address_a[3]
wraddress[4] => altsyncram_23k1:altsyncram1.address_a[4]
wraddress[5] => altsyncram_23k1:altsyncram1.address_a[5]
wraddress[6] => altsyncram_23k1:altsyncram1.address_a[6]
wraddress[7] => altsyncram_23k1:altsyncram1.address_a[7]
wraddress[8] => altsyncram_23k1:altsyncram1.address_a[8]
wraddress[9] => altsyncram_23k1:altsyncram1.address_a[9]
wraddress[10] => altsyncram_23k1:altsyncram1.address_a[10]
wraddress[11] => altsyncram_23k1:altsyncram1.address_a[11]
wren => altsyncram_23k1:altsyncram1.wren_a


|img_coding|context_encoder:context_encoder_inst1|coding_queue:context7_inst1|fifo:fifo_inst1|scfifo:scfifo_component|scfifo_fe61:auto_generated|a_dpfifo_tu31:dpfifo|dpram_8811:FIFOram|altsyncram_23k1:altsyncram1
address_a[0] => ram_block2a0.PORTAADDR
address_a[1] => ram_block2a0.PORTAADDR1
address_a[2] => ram_block2a0.PORTAADDR2
address_a[3] => ram_block2a0.PORTAADDR3
address_a[4] => ram_block2a0.PORTAADDR4
address_a[5] => ram_block2a0.PORTAADDR5
address_a[6] => ram_block2a0.PORTAADDR6
address_a[7] => ram_block2a0.PORTAADDR7
address_a[8] => ram_block2a0.PORTAADDR8
address_a[9] => ram_block2a0.PORTAADDR9
address_a[10] => ram_block2a0.PORTAADDR10
address_a[11] => ram_block2a0.PORTAADDR11
address_b[0] => ram_block2a0.PORTBADDR
address_b[1] => ram_block2a0.PORTBADDR1
address_b[2] => ram_block2a0.PORTBADDR2
address_b[3] => ram_block2a0.PORTBADDR3
address_b[4] => ram_block2a0.PORTBADDR4
address_b[5] => ram_block2a0.PORTBADDR5
address_b[6] => ram_block2a0.PORTBADDR6
address_b[7] => ram_block2a0.PORTBADDR7
address_b[8] => ram_block2a0.PORTBADDR8
address_b[9] => ram_block2a0.PORTBADDR9
address_b[10] => ram_block2a0.PORTBADDR10
address_b[11] => ram_block2a0.PORTBADDR11
clock0 => ram_block2a0.CLK0
clock1 => ram_block2a0.CLK1
clocken1 => ram_block2a0.ENA1
data_a[0] => ram_block2a0.PORTADATAIN
q_b[0] <= ram_block2a0.PORTBDATAOUT
wren_a => ram_block2a0.PORTAWE
wren_a => ram_block2a0.ENA0


|img_coding|context_encoder:context_encoder_inst1|coding_queue:context7_inst1|fifo:fifo_inst1|scfifo:scfifo_component|scfifo_fe61:auto_generated|a_dpfifo_tu31:dpfifo|cntr_epb:rd_ptr_count
aclr => counter_reg_bit[11].IN0
clock => counter_reg_bit[11].CLK
clock => counter_reg_bit[10].CLK
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter_reg_bit[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter_reg_bit[11].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|img_coding|context_encoder:context_encoder_inst1|coding_queue:context7_inst1|fifo:fifo_inst1|scfifo:scfifo_component|scfifo_fe61:auto_generated|a_dpfifo_tu31:dpfifo|cntr_epb:wr_ptr
aclr => counter_reg_bit[11].IN0
clock => counter_reg_bit[11].CLK
clock => counter_reg_bit[10].CLK
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter_reg_bit[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter_reg_bit[11].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|img_coding|context_encoder:context_encoder_inst1|coding_queue:context7_inst1|coder:coder_inst1
clk => bit_output~reg0.CLK
clk => address[0].CLK
clk => address[1].CLK
clk => address[2].CLK
clk => address[3].CLK
clk => address[4].CLK
clk => address[5].CLK
clk => address[6].CLK
clk => address[7].CLK
clk => address[8].CLK
clk => output_valid~reg0.CLK
clk => rom_clk.CLK
clk => first_bit.CLK
clk => bits_outstanding[0].CLK
clk => bits_outstanding[1].CLK
clk => bits_outstanding[2].CLK
clk => bits_outstanding[3].CLK
clk => bits_outstanding[4].CLK
clk => bits_outstanding[5].CLK
clk => bits_outstanding[6].CLK
clk => bits_outstanding[7].CLK
clk => bits_outstanding[8].CLK
clk => bits_outstanding[9].CLK
clk => bits_outstanding[10].CLK
clk => L[0].CLK
clk => L[1].CLK
clk => L[2].CLK
clk => L[3].CLK
clk => L[4].CLK
clk => L[5].CLK
clk => L[6].CLK
clk => L[7].CLK
clk => L[8].CLK
clk => L[9].CLK
clk => L[10].CLK
clk => RLPS[0].CLK
clk => RLPS[1].CLK
clk => RLPS[2].CLK
clk => RLPS[3].CLK
clk => RLPS[4].CLK
clk => RLPS[5].CLK
clk => RLPS[6].CLK
clk => RLPS[7].CLK
clk => RLPS[8].CLK
clk => RLPS[9].CLK
clk => RLPS[10].CLK
clk => state[0].CLK
clk => state[1].CLK
clk => state[2].CLK
clk => state[3].CLK
clk => state[4].CLK
clk => state[5].CLK
clk => R[0].CLK
clk => R[1].CLK
clk => R[2].CLK
clk => R[3].CLK
clk => R[4].CLK
clk => R[5].CLK
clk => R[6].CLK
clk => R[7].CLK
clk => R[8].CLK
clk => R[9].CLK
clk => R[10].CLK
clk => LPS.CLK
clk => step~1.DATAIN
rst_n => address[0].OUTPUTSELECT
rst_n => address[1].OUTPUTSELECT
rst_n => address[2].OUTPUTSELECT
rst_n => address[3].OUTPUTSELECT
rst_n => address[4].OUTPUTSELECT
rst_n => address[5].OUTPUTSELECT
rst_n => address[6].OUTPUTSELECT
rst_n => address[7].OUTPUTSELECT
rst_n => address[8].OUTPUTSELECT
rst_n => output_valid~reg0.ACLR
rst_n => rom_clk.ACLR
rst_n => first_bit.PRESET
rst_n => bits_outstanding[0].ACLR
rst_n => bits_outstanding[1].ACLR
rst_n => bits_outstanding[2].ACLR
rst_n => bits_outstanding[3].ACLR
rst_n => bits_outstanding[4].ACLR
rst_n => bits_outstanding[5].ACLR
rst_n => bits_outstanding[6].ACLR
rst_n => bits_outstanding[7].ACLR
rst_n => bits_outstanding[8].ACLR
rst_n => bits_outstanding[9].ACLR
rst_n => bits_outstanding[10].ACLR
rst_n => L[0].ACLR
rst_n => L[1].ACLR
rst_n => L[2].ACLR
rst_n => L[3].ACLR
rst_n => L[4].ACLR
rst_n => L[5].ACLR
rst_n => L[6].ACLR
rst_n => L[7].ACLR
rst_n => L[8].ACLR
rst_n => L[9].ACLR
rst_n => L[10].ACLR
rst_n => state[0].PRESET
rst_n => state[1].PRESET
rst_n => state[2].ACLR
rst_n => state[3].PRESET
rst_n => state[4].ACLR
rst_n => state[5].ACLR
rst_n => R[0].ACLR
rst_n => R[1].PRESET
rst_n => R[2].PRESET
rst_n => R[3].PRESET
rst_n => R[4].PRESET
rst_n => R[5].PRESET
rst_n => R[6].PRESET
rst_n => R[7].PRESET
rst_n => R[8].PRESET
rst_n => R[9].ACLR
rst_n => R[10].ACLR
rst_n => LPS.ACLR
rst_n => step~3.DATAIN
rst_n => bit_output~reg0.ENA
rst_n => RLPS[10].ENA
rst_n => RLPS[9].ENA
rst_n => RLPS[8].ENA
rst_n => RLPS[7].ENA
rst_n => RLPS[6].ENA
rst_n => RLPS[5].ENA
rst_n => RLPS[4].ENA
rst_n => RLPS[3].ENA
rst_n => RLPS[2].ENA
rst_n => RLPS[1].ENA
rst_n => RLPS[0].ENA
bit_input => always1.IN1
input_valid => step_next.0000001.DATAB
input_valid => Selector0.IN1
bit_output <= bit_output~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_valid <= output_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
code_ready <= code_ready.DB_MAX_OUTPUT_PORT_TYPE


|img_coding|context_encoder:context_encoder_inst1|coding_queue:context7_inst1|coder:coder_inst1|rom:rom_inst1
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a


|img_coding|context_encoder:context_encoder_inst1|coding_queue:context7_inst1|coder:coder_inst1|rom:rom_inst1|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_dca1:auto_generated.address_a[0]
address_a[1] => altsyncram_dca1:auto_generated.address_a[1]
address_a[2] => altsyncram_dca1:auto_generated.address_a[2]
address_a[3] => altsyncram_dca1:auto_generated.address_a[3]
address_a[4] => altsyncram_dca1:auto_generated.address_a[4]
address_a[5] => altsyncram_dca1:auto_generated.address_a[5]
address_a[6] => altsyncram_dca1:auto_generated.address_a[6]
address_a[7] => altsyncram_dca1:auto_generated.address_a[7]
address_a[8] => altsyncram_dca1:auto_generated.address_a[8]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_dca1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_dca1:auto_generated.q_a[0]
q_a[1] <= altsyncram_dca1:auto_generated.q_a[1]
q_a[2] <= altsyncram_dca1:auto_generated.q_a[2]
q_a[3] <= altsyncram_dca1:auto_generated.q_a[3]
q_a[4] <= altsyncram_dca1:auto_generated.q_a[4]
q_a[5] <= altsyncram_dca1:auto_generated.q_a[5]
q_a[6] <= altsyncram_dca1:auto_generated.q_a[6]
q_a[7] <= altsyncram_dca1:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|img_coding|context_encoder:context_encoder_inst1|coding_queue:context7_inst1|coder:coder_inst1|rom:rom_inst1|altsyncram:altsyncram_component|altsyncram_dca1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT


|img_coding|context_encoder:context_encoder_inst1|coding_queue:context8_inst1
clk => fifo_inst1_clock.IN2
rst_n => rst_n.IN1
bit_input => fifo_inst1_data.IN1
wrreq => fifo_inst1_wrreq.IN1
bit_output <= coder:coder_inst1.bit_output
fifo_full <= fifo:fifo_inst1.almost_full
space_used[0] <= <GND>
space_used[1] <= <GND>
space_used[2] <= <GND>
space_used[3] <= <GND>
space_used[4] <= <GND>
space_used[5] <= <GND>
space_used[6] <= <GND>
space_used[7] <= <GND>
space_used[8] <= <GND>
space_used[9] <= <GND>
space_used[10] <= <GND>
space_used[11] <= <GND>
fifo_empty <= fifo:fifo_inst1.empty


|img_coding|context_encoder:context_encoder_inst1|coding_queue:context8_inst1|fifo:fifo_inst1
aclr => aclr.IN1
clock => clock.IN1
data[0] => data[0].IN1
rdreq => rdreq.IN1
wrreq => wrreq.IN1
almost_full <= scfifo:scfifo_component.almost_full
empty <= scfifo:scfifo_component.empty
q[0] <= scfifo:scfifo_component.q


|img_coding|context_encoder:context_encoder_inst1|coding_queue:context8_inst1|fifo:fifo_inst1|scfifo:scfifo_component
data[0] => scfifo_fe61:auto_generated.data[0]
q[0] <= scfifo_fe61:auto_generated.q[0]
wrreq => scfifo_fe61:auto_generated.wrreq
rdreq => scfifo_fe61:auto_generated.rdreq
clock => scfifo_fe61:auto_generated.clock
aclr => scfifo_fe61:auto_generated.aclr
sclr => ~NO_FANOUT~
empty <= scfifo_fe61:auto_generated.empty
full <= <GND>
almost_full <= scfifo_fe61:auto_generated.almost_full
almost_empty <= <GND>
usedw[0] <= <GND>
usedw[1] <= <GND>
usedw[2] <= <GND>
usedw[3] <= <GND>
usedw[4] <= <GND>
usedw[5] <= <GND>
usedw[6] <= <GND>
usedw[7] <= <GND>
usedw[8] <= <GND>
usedw[9] <= <GND>
usedw[10] <= <GND>
usedw[11] <= <GND>


|img_coding|context_encoder:context_encoder_inst1|coding_queue:context8_inst1|fifo:fifo_inst1|scfifo:scfifo_component|scfifo_fe61:auto_generated
aclr => a_dpfifo_tu31:dpfifo.aclr
aclr => dffe_af.IN0
almost_full <= dffe_af.DB_MAX_OUTPUT_PORT_TYPE
clock => a_dpfifo_tu31:dpfifo.clock
clock => dffe_af.CLK
data[0] => a_dpfifo_tu31:dpfifo.data[0]
empty <= a_dpfifo_tu31:dpfifo.empty
q[0] <= a_dpfifo_tu31:dpfifo.q[0]
rdreq => a_dpfifo_tu31:dpfifo.rreq
rdreq => _.IN1
rdreq => _.IN0
wrreq => a_dpfifo_tu31:dpfifo.wreq
wrreq => _.IN0
wrreq => _.IN1


|img_coding|context_encoder:context_encoder_inst1|coding_queue:context8_inst1|fifo:fifo_inst1|scfifo:scfifo_component|scfifo_fe61:auto_generated|a_dpfifo_tu31:dpfifo
aclr => a_fefifo_1bf:fifo_state.aclr
aclr => cntr_epb:rd_ptr_count.aclr
aclr => cntr_epb:wr_ptr.aclr
clock => a_fefifo_1bf:fifo_state.clock
clock => dpram_8811:FIFOram.inclock
clock => dpram_8811:FIFOram.outclock
clock => cntr_epb:rd_ptr_count.clock
clock => cntr_epb:wr_ptr.clock
data[0] => dpram_8811:FIFOram.data[0]
empty <= a_fefifo_1bf:fifo_state.empty
q[0] <= dpram_8811:FIFOram.q[0]
rreq => a_fefifo_1bf:fifo_state.rreq
rreq => valid_rreq.IN0
sclr => a_fefifo_1bf:fifo_state.sclr
sclr => _.IN1
sclr => _.IN0
sclr => cntr_epb:rd_ptr_count.sclr
sclr => cntr_epb:wr_ptr.sclr
usedw[0] <= a_fefifo_1bf:fifo_state.usedw_out[0]
usedw[1] <= a_fefifo_1bf:fifo_state.usedw_out[1]
usedw[2] <= a_fefifo_1bf:fifo_state.usedw_out[2]
usedw[3] <= a_fefifo_1bf:fifo_state.usedw_out[3]
usedw[4] <= a_fefifo_1bf:fifo_state.usedw_out[4]
usedw[5] <= a_fefifo_1bf:fifo_state.usedw_out[5]
usedw[6] <= a_fefifo_1bf:fifo_state.usedw_out[6]
usedw[7] <= a_fefifo_1bf:fifo_state.usedw_out[7]
usedw[8] <= a_fefifo_1bf:fifo_state.usedw_out[8]
usedw[9] <= a_fefifo_1bf:fifo_state.usedw_out[9]
usedw[10] <= a_fefifo_1bf:fifo_state.usedw_out[10]
usedw[11] <= a_fefifo_1bf:fifo_state.usedw_out[11]
wreq => a_fefifo_1bf:fifo_state.wreq
wreq => valid_wreq.IN0


|img_coding|context_encoder:context_encoder_inst1|coding_queue:context8_inst1|fifo:fifo_inst1|scfifo:scfifo_component|scfifo_fe61:auto_generated|a_dpfifo_tu31:dpfifo|a_fefifo_1bf:fifo_state
aclr => b_full.IN0
aclr => b_non_empty.IN0
aclr => cntr_qp7:count_usedw.aclr
clock => cntr_qp7:count_usedw.clock
clock => b_full.CLK
clock => b_non_empty.CLK
empty <= empty.DB_MAX_OUTPUT_PORT_TYPE
full <= b_full.DB_MAX_OUTPUT_PORT_TYPE
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => valid_rreq.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_qp7:count_usedw.sclr
usedw_out[0] <= usedw[0].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[1] <= usedw[1].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[2] <= usedw[2].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[3] <= usedw[3].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[4] <= usedw[4].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[5] <= usedw[5].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[6] <= usedw[6].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[7] <= usedw[7].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[8] <= usedw[8].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[9] <= usedw[9].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[10] <= usedw[10].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[11] <= usedw[11].DB_MAX_OUTPUT_PORT_TYPE
wreq => _.IN1
wreq => _.IN1
wreq => _.IN0
wreq => valid_wreq.IN0


|img_coding|context_encoder:context_encoder_inst1|coding_queue:context8_inst1|fifo:fifo_inst1|scfifo:scfifo_component|scfifo_fe61:auto_generated|a_dpfifo_tu31:dpfifo|a_fefifo_1bf:fifo_state|cntr_qp7:count_usedw
aclr => counter_reg_bit[11].IN0
clock => counter_reg_bit[11].CLK
clock => counter_reg_bit[10].CLK
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter_reg_bit[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter_reg_bit[11].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB
updown => counter_comb_bita4.DATAB
updown => counter_comb_bita5.DATAB
updown => counter_comb_bita6.DATAB
updown => counter_comb_bita7.DATAB
updown => counter_comb_bita8.DATAB
updown => counter_comb_bita9.DATAB
updown => counter_comb_bita10.DATAB
updown => counter_comb_bita11.DATAB


|img_coding|context_encoder:context_encoder_inst1|coding_queue:context8_inst1|fifo:fifo_inst1|scfifo:scfifo_component|scfifo_fe61:auto_generated|a_dpfifo_tu31:dpfifo|dpram_8811:FIFOram
data[0] => altsyncram_23k1:altsyncram1.data_a[0]
inclock => altsyncram_23k1:altsyncram1.clock0
outclock => altsyncram_23k1:altsyncram1.clock1
outclocken => altsyncram_23k1:altsyncram1.clocken1
q[0] <= altsyncram_23k1:altsyncram1.q_b[0]
rdaddress[0] => altsyncram_23k1:altsyncram1.address_b[0]
rdaddress[1] => altsyncram_23k1:altsyncram1.address_b[1]
rdaddress[2] => altsyncram_23k1:altsyncram1.address_b[2]
rdaddress[3] => altsyncram_23k1:altsyncram1.address_b[3]
rdaddress[4] => altsyncram_23k1:altsyncram1.address_b[4]
rdaddress[5] => altsyncram_23k1:altsyncram1.address_b[5]
rdaddress[6] => altsyncram_23k1:altsyncram1.address_b[6]
rdaddress[7] => altsyncram_23k1:altsyncram1.address_b[7]
rdaddress[8] => altsyncram_23k1:altsyncram1.address_b[8]
rdaddress[9] => altsyncram_23k1:altsyncram1.address_b[9]
rdaddress[10] => altsyncram_23k1:altsyncram1.address_b[10]
rdaddress[11] => altsyncram_23k1:altsyncram1.address_b[11]
wraddress[0] => altsyncram_23k1:altsyncram1.address_a[0]
wraddress[1] => altsyncram_23k1:altsyncram1.address_a[1]
wraddress[2] => altsyncram_23k1:altsyncram1.address_a[2]
wraddress[3] => altsyncram_23k1:altsyncram1.address_a[3]
wraddress[4] => altsyncram_23k1:altsyncram1.address_a[4]
wraddress[5] => altsyncram_23k1:altsyncram1.address_a[5]
wraddress[6] => altsyncram_23k1:altsyncram1.address_a[6]
wraddress[7] => altsyncram_23k1:altsyncram1.address_a[7]
wraddress[8] => altsyncram_23k1:altsyncram1.address_a[8]
wraddress[9] => altsyncram_23k1:altsyncram1.address_a[9]
wraddress[10] => altsyncram_23k1:altsyncram1.address_a[10]
wraddress[11] => altsyncram_23k1:altsyncram1.address_a[11]
wren => altsyncram_23k1:altsyncram1.wren_a


|img_coding|context_encoder:context_encoder_inst1|coding_queue:context8_inst1|fifo:fifo_inst1|scfifo:scfifo_component|scfifo_fe61:auto_generated|a_dpfifo_tu31:dpfifo|dpram_8811:FIFOram|altsyncram_23k1:altsyncram1
address_a[0] => ram_block2a0.PORTAADDR
address_a[1] => ram_block2a0.PORTAADDR1
address_a[2] => ram_block2a0.PORTAADDR2
address_a[3] => ram_block2a0.PORTAADDR3
address_a[4] => ram_block2a0.PORTAADDR4
address_a[5] => ram_block2a0.PORTAADDR5
address_a[6] => ram_block2a0.PORTAADDR6
address_a[7] => ram_block2a0.PORTAADDR7
address_a[8] => ram_block2a0.PORTAADDR8
address_a[9] => ram_block2a0.PORTAADDR9
address_a[10] => ram_block2a0.PORTAADDR10
address_a[11] => ram_block2a0.PORTAADDR11
address_b[0] => ram_block2a0.PORTBADDR
address_b[1] => ram_block2a0.PORTBADDR1
address_b[2] => ram_block2a0.PORTBADDR2
address_b[3] => ram_block2a0.PORTBADDR3
address_b[4] => ram_block2a0.PORTBADDR4
address_b[5] => ram_block2a0.PORTBADDR5
address_b[6] => ram_block2a0.PORTBADDR6
address_b[7] => ram_block2a0.PORTBADDR7
address_b[8] => ram_block2a0.PORTBADDR8
address_b[9] => ram_block2a0.PORTBADDR9
address_b[10] => ram_block2a0.PORTBADDR10
address_b[11] => ram_block2a0.PORTBADDR11
clock0 => ram_block2a0.CLK0
clock1 => ram_block2a0.CLK1
clocken1 => ram_block2a0.ENA1
data_a[0] => ram_block2a0.PORTADATAIN
q_b[0] <= ram_block2a0.PORTBDATAOUT
wren_a => ram_block2a0.PORTAWE
wren_a => ram_block2a0.ENA0


|img_coding|context_encoder:context_encoder_inst1|coding_queue:context8_inst1|fifo:fifo_inst1|scfifo:scfifo_component|scfifo_fe61:auto_generated|a_dpfifo_tu31:dpfifo|cntr_epb:rd_ptr_count
aclr => counter_reg_bit[11].IN0
clock => counter_reg_bit[11].CLK
clock => counter_reg_bit[10].CLK
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter_reg_bit[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter_reg_bit[11].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|img_coding|context_encoder:context_encoder_inst1|coding_queue:context8_inst1|fifo:fifo_inst1|scfifo:scfifo_component|scfifo_fe61:auto_generated|a_dpfifo_tu31:dpfifo|cntr_epb:wr_ptr
aclr => counter_reg_bit[11].IN0
clock => counter_reg_bit[11].CLK
clock => counter_reg_bit[10].CLK
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter_reg_bit[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter_reg_bit[11].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|img_coding|context_encoder:context_encoder_inst1|coding_queue:context8_inst1|coder:coder_inst1
clk => bit_output~reg0.CLK
clk => address[0].CLK
clk => address[1].CLK
clk => address[2].CLK
clk => address[3].CLK
clk => address[4].CLK
clk => address[5].CLK
clk => address[6].CLK
clk => address[7].CLK
clk => address[8].CLK
clk => output_valid~reg0.CLK
clk => rom_clk.CLK
clk => first_bit.CLK
clk => bits_outstanding[0].CLK
clk => bits_outstanding[1].CLK
clk => bits_outstanding[2].CLK
clk => bits_outstanding[3].CLK
clk => bits_outstanding[4].CLK
clk => bits_outstanding[5].CLK
clk => bits_outstanding[6].CLK
clk => bits_outstanding[7].CLK
clk => bits_outstanding[8].CLK
clk => bits_outstanding[9].CLK
clk => bits_outstanding[10].CLK
clk => L[0].CLK
clk => L[1].CLK
clk => L[2].CLK
clk => L[3].CLK
clk => L[4].CLK
clk => L[5].CLK
clk => L[6].CLK
clk => L[7].CLK
clk => L[8].CLK
clk => L[9].CLK
clk => L[10].CLK
clk => RLPS[0].CLK
clk => RLPS[1].CLK
clk => RLPS[2].CLK
clk => RLPS[3].CLK
clk => RLPS[4].CLK
clk => RLPS[5].CLK
clk => RLPS[6].CLK
clk => RLPS[7].CLK
clk => RLPS[8].CLK
clk => RLPS[9].CLK
clk => RLPS[10].CLK
clk => state[0].CLK
clk => state[1].CLK
clk => state[2].CLK
clk => state[3].CLK
clk => state[4].CLK
clk => state[5].CLK
clk => R[0].CLK
clk => R[1].CLK
clk => R[2].CLK
clk => R[3].CLK
clk => R[4].CLK
clk => R[5].CLK
clk => R[6].CLK
clk => R[7].CLK
clk => R[8].CLK
clk => R[9].CLK
clk => R[10].CLK
clk => LPS.CLK
clk => step~1.DATAIN
rst_n => address[0].OUTPUTSELECT
rst_n => address[1].OUTPUTSELECT
rst_n => address[2].OUTPUTSELECT
rst_n => address[3].OUTPUTSELECT
rst_n => address[4].OUTPUTSELECT
rst_n => address[5].OUTPUTSELECT
rst_n => address[6].OUTPUTSELECT
rst_n => address[7].OUTPUTSELECT
rst_n => address[8].OUTPUTSELECT
rst_n => output_valid~reg0.ACLR
rst_n => rom_clk.ACLR
rst_n => first_bit.PRESET
rst_n => bits_outstanding[0].ACLR
rst_n => bits_outstanding[1].ACLR
rst_n => bits_outstanding[2].ACLR
rst_n => bits_outstanding[3].ACLR
rst_n => bits_outstanding[4].ACLR
rst_n => bits_outstanding[5].ACLR
rst_n => bits_outstanding[6].ACLR
rst_n => bits_outstanding[7].ACLR
rst_n => bits_outstanding[8].ACLR
rst_n => bits_outstanding[9].ACLR
rst_n => bits_outstanding[10].ACLR
rst_n => L[0].ACLR
rst_n => L[1].ACLR
rst_n => L[2].ACLR
rst_n => L[3].ACLR
rst_n => L[4].ACLR
rst_n => L[5].ACLR
rst_n => L[6].ACLR
rst_n => L[7].ACLR
rst_n => L[8].ACLR
rst_n => L[9].ACLR
rst_n => L[10].ACLR
rst_n => state[0].PRESET
rst_n => state[1].PRESET
rst_n => state[2].ACLR
rst_n => state[3].ACLR
rst_n => state[4].PRESET
rst_n => state[5].ACLR
rst_n => R[0].ACLR
rst_n => R[1].PRESET
rst_n => R[2].PRESET
rst_n => R[3].PRESET
rst_n => R[4].PRESET
rst_n => R[5].PRESET
rst_n => R[6].PRESET
rst_n => R[7].PRESET
rst_n => R[8].PRESET
rst_n => R[9].ACLR
rst_n => R[10].ACLR
rst_n => LPS.ACLR
rst_n => step~3.DATAIN
rst_n => bit_output~reg0.ENA
rst_n => RLPS[10].ENA
rst_n => RLPS[9].ENA
rst_n => RLPS[8].ENA
rst_n => RLPS[7].ENA
rst_n => RLPS[6].ENA
rst_n => RLPS[5].ENA
rst_n => RLPS[4].ENA
rst_n => RLPS[3].ENA
rst_n => RLPS[2].ENA
rst_n => RLPS[1].ENA
rst_n => RLPS[0].ENA
bit_input => always1.IN1
input_valid => step_next.0000001.DATAB
input_valid => Selector0.IN1
bit_output <= bit_output~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_valid <= output_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
code_ready <= code_ready.DB_MAX_OUTPUT_PORT_TYPE


|img_coding|context_encoder:context_encoder_inst1|coding_queue:context8_inst1|coder:coder_inst1|rom:rom_inst1
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a


|img_coding|context_encoder:context_encoder_inst1|coding_queue:context8_inst1|coder:coder_inst1|rom:rom_inst1|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_dca1:auto_generated.address_a[0]
address_a[1] => altsyncram_dca1:auto_generated.address_a[1]
address_a[2] => altsyncram_dca1:auto_generated.address_a[2]
address_a[3] => altsyncram_dca1:auto_generated.address_a[3]
address_a[4] => altsyncram_dca1:auto_generated.address_a[4]
address_a[5] => altsyncram_dca1:auto_generated.address_a[5]
address_a[6] => altsyncram_dca1:auto_generated.address_a[6]
address_a[7] => altsyncram_dca1:auto_generated.address_a[7]
address_a[8] => altsyncram_dca1:auto_generated.address_a[8]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_dca1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_dca1:auto_generated.q_a[0]
q_a[1] <= altsyncram_dca1:auto_generated.q_a[1]
q_a[2] <= altsyncram_dca1:auto_generated.q_a[2]
q_a[3] <= altsyncram_dca1:auto_generated.q_a[3]
q_a[4] <= altsyncram_dca1:auto_generated.q_a[4]
q_a[5] <= altsyncram_dca1:auto_generated.q_a[5]
q_a[6] <= altsyncram_dca1:auto_generated.q_a[6]
q_a[7] <= altsyncram_dca1:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|img_coding|context_encoder:context_encoder_inst1|coding_queue:context8_inst1|coder:coder_inst1|rom:rom_inst1|altsyncram:altsyncram_component|altsyncram_dca1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT


|img_coding|encoder_shift_register:encoder_shift_register_inst1
aclr => aclr.IN1
clken => clken.IN1
clock => clock.IN1
shiftin[0] => shiftin[0].IN1
shiftin[1] => shiftin[1].IN1
shiftin[2] => shiftin[2].IN1
shiftin[3] => shiftin[3].IN1
shiftin[4] => shiftin[4].IN1
shiftin[5] => shiftin[5].IN1
shiftin[6] => shiftin[6].IN1
shiftin[7] => shiftin[7].IN1
shiftin[8] => shiftin[8].IN1
shiftin[9] => shiftin[9].IN1
shiftin[10] => shiftin[10].IN1
shiftin[11] => shiftin[11].IN1
shiftin[12] => shiftin[12].IN1
shiftin[13] => shiftin[13].IN1
shiftin[14] => shiftin[14].IN1
shiftin[15] => shiftin[15].IN1
shiftout[0] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[1] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[2] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[3] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[4] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[5] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[6] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[7] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[8] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[9] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[10] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[11] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[12] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[13] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[14] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[15] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
taps0x[0] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps0x[1] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps0x[2] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps0x[3] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps0x[4] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps0x[5] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps0x[6] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps0x[7] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps0x[8] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps0x[9] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps0x[10] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps0x[11] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps0x[12] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps0x[13] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps0x[14] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps0x[15] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps1x[0] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps1x[1] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps1x[2] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps1x[3] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps1x[4] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps1x[5] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps1x[6] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps1x[7] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps1x[8] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps1x[9] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps1x[10] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps1x[11] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps1x[12] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps1x[13] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps1x[14] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps1x[15] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps2x[0] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps2x[1] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps2x[2] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps2x[3] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps2x[4] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps2x[5] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps2x[6] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps2x[7] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps2x[8] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps2x[9] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps2x[10] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps2x[11] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps2x[12] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps2x[13] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps2x[14] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps2x[15] <= altshift_taps:ALTSHIFT_TAPS_component.taps


|img_coding|encoder_shift_register:encoder_shift_register_inst1|altshift_taps:ALTSHIFT_TAPS_component
shiftin[0] => shift_taps_6901:auto_generated.shiftin[0]
shiftin[1] => shift_taps_6901:auto_generated.shiftin[1]
shiftin[2] => shift_taps_6901:auto_generated.shiftin[2]
shiftin[3] => shift_taps_6901:auto_generated.shiftin[3]
shiftin[4] => shift_taps_6901:auto_generated.shiftin[4]
shiftin[5] => shift_taps_6901:auto_generated.shiftin[5]
shiftin[6] => shift_taps_6901:auto_generated.shiftin[6]
shiftin[7] => shift_taps_6901:auto_generated.shiftin[7]
shiftin[8] => shift_taps_6901:auto_generated.shiftin[8]
shiftin[9] => shift_taps_6901:auto_generated.shiftin[9]
shiftin[10] => shift_taps_6901:auto_generated.shiftin[10]
shiftin[11] => shift_taps_6901:auto_generated.shiftin[11]
shiftin[12] => shift_taps_6901:auto_generated.shiftin[12]
shiftin[13] => shift_taps_6901:auto_generated.shiftin[13]
shiftin[14] => shift_taps_6901:auto_generated.shiftin[14]
shiftin[15] => shift_taps_6901:auto_generated.shiftin[15]
clock => shift_taps_6901:auto_generated.clock
clken => shift_taps_6901:auto_generated.clken
shiftout[0] <= shift_taps_6901:auto_generated.shiftout[0]
shiftout[1] <= shift_taps_6901:auto_generated.shiftout[1]
shiftout[2] <= shift_taps_6901:auto_generated.shiftout[2]
shiftout[3] <= shift_taps_6901:auto_generated.shiftout[3]
shiftout[4] <= shift_taps_6901:auto_generated.shiftout[4]
shiftout[5] <= shift_taps_6901:auto_generated.shiftout[5]
shiftout[6] <= shift_taps_6901:auto_generated.shiftout[6]
shiftout[7] <= shift_taps_6901:auto_generated.shiftout[7]
shiftout[8] <= shift_taps_6901:auto_generated.shiftout[8]
shiftout[9] <= shift_taps_6901:auto_generated.shiftout[9]
shiftout[10] <= shift_taps_6901:auto_generated.shiftout[10]
shiftout[11] <= shift_taps_6901:auto_generated.shiftout[11]
shiftout[12] <= shift_taps_6901:auto_generated.shiftout[12]
shiftout[13] <= shift_taps_6901:auto_generated.shiftout[13]
shiftout[14] <= shift_taps_6901:auto_generated.shiftout[14]
shiftout[15] <= shift_taps_6901:auto_generated.shiftout[15]
taps[0] <= shift_taps_6901:auto_generated.taps[0]
taps[1] <= shift_taps_6901:auto_generated.taps[1]
taps[2] <= shift_taps_6901:auto_generated.taps[2]
taps[3] <= shift_taps_6901:auto_generated.taps[3]
taps[4] <= shift_taps_6901:auto_generated.taps[4]
taps[5] <= shift_taps_6901:auto_generated.taps[5]
taps[6] <= shift_taps_6901:auto_generated.taps[6]
taps[7] <= shift_taps_6901:auto_generated.taps[7]
taps[8] <= shift_taps_6901:auto_generated.taps[8]
taps[9] <= shift_taps_6901:auto_generated.taps[9]
taps[10] <= shift_taps_6901:auto_generated.taps[10]
taps[11] <= shift_taps_6901:auto_generated.taps[11]
taps[12] <= shift_taps_6901:auto_generated.taps[12]
taps[13] <= shift_taps_6901:auto_generated.taps[13]
taps[14] <= shift_taps_6901:auto_generated.taps[14]
taps[15] <= shift_taps_6901:auto_generated.taps[15]
taps[16] <= shift_taps_6901:auto_generated.taps[16]
taps[17] <= shift_taps_6901:auto_generated.taps[17]
taps[18] <= shift_taps_6901:auto_generated.taps[18]
taps[19] <= shift_taps_6901:auto_generated.taps[19]
taps[20] <= shift_taps_6901:auto_generated.taps[20]
taps[21] <= shift_taps_6901:auto_generated.taps[21]
taps[22] <= shift_taps_6901:auto_generated.taps[22]
taps[23] <= shift_taps_6901:auto_generated.taps[23]
taps[24] <= shift_taps_6901:auto_generated.taps[24]
taps[25] <= shift_taps_6901:auto_generated.taps[25]
taps[26] <= shift_taps_6901:auto_generated.taps[26]
taps[27] <= shift_taps_6901:auto_generated.taps[27]
taps[28] <= shift_taps_6901:auto_generated.taps[28]
taps[29] <= shift_taps_6901:auto_generated.taps[29]
taps[30] <= shift_taps_6901:auto_generated.taps[30]
taps[31] <= shift_taps_6901:auto_generated.taps[31]
taps[32] <= shift_taps_6901:auto_generated.taps[32]
taps[33] <= shift_taps_6901:auto_generated.taps[33]
taps[34] <= shift_taps_6901:auto_generated.taps[34]
taps[35] <= shift_taps_6901:auto_generated.taps[35]
taps[36] <= shift_taps_6901:auto_generated.taps[36]
taps[37] <= shift_taps_6901:auto_generated.taps[37]
taps[38] <= shift_taps_6901:auto_generated.taps[38]
taps[39] <= shift_taps_6901:auto_generated.taps[39]
taps[40] <= shift_taps_6901:auto_generated.taps[40]
taps[41] <= shift_taps_6901:auto_generated.taps[41]
taps[42] <= shift_taps_6901:auto_generated.taps[42]
taps[43] <= shift_taps_6901:auto_generated.taps[43]
taps[44] <= shift_taps_6901:auto_generated.taps[44]
taps[45] <= shift_taps_6901:auto_generated.taps[45]
taps[46] <= shift_taps_6901:auto_generated.taps[46]
taps[47] <= shift_taps_6901:auto_generated.taps[47]
aclr => shift_taps_6901:auto_generated.aclr


|img_coding|encoder_shift_register:encoder_shift_register_inst1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6901:auto_generated
aclr => dffe4.IN0
aclr => cntr_gah:cntr3.aset
clken => altsyncram_f1d1:altsyncram2.clocken0
clken => cntr_qqf:cntr1.clk_en
clken => cntr_gah:cntr3.clk_en
clken => dffe4.ENA
clock => altsyncram_f1d1:altsyncram2.clock0
clock => cntr_qqf:cntr1.clock
clock => cntr_gah:cntr3.clock
clock => dffe4.CLK
shiftin[0] => altsyncram_f1d1:altsyncram2.data_a[0]
shiftin[1] => altsyncram_f1d1:altsyncram2.data_a[1]
shiftin[2] => altsyncram_f1d1:altsyncram2.data_a[2]
shiftin[3] => altsyncram_f1d1:altsyncram2.data_a[3]
shiftin[4] => altsyncram_f1d1:altsyncram2.data_a[4]
shiftin[5] => altsyncram_f1d1:altsyncram2.data_a[5]
shiftin[6] => altsyncram_f1d1:altsyncram2.data_a[6]
shiftin[7] => altsyncram_f1d1:altsyncram2.data_a[7]
shiftin[8] => altsyncram_f1d1:altsyncram2.data_a[8]
shiftin[9] => altsyncram_f1d1:altsyncram2.data_a[9]
shiftin[10] => altsyncram_f1d1:altsyncram2.data_a[10]
shiftin[11] => altsyncram_f1d1:altsyncram2.data_a[11]
shiftin[12] => altsyncram_f1d1:altsyncram2.data_a[12]
shiftin[13] => altsyncram_f1d1:altsyncram2.data_a[13]
shiftin[14] => altsyncram_f1d1:altsyncram2.data_a[14]
shiftin[15] => altsyncram_f1d1:altsyncram2.data_a[15]
shiftout[0] <= altsyncram_f1d1:altsyncram2.q_b[32]
shiftout[1] <= altsyncram_f1d1:altsyncram2.q_b[33]
shiftout[2] <= altsyncram_f1d1:altsyncram2.q_b[34]
shiftout[3] <= altsyncram_f1d1:altsyncram2.q_b[35]
shiftout[4] <= altsyncram_f1d1:altsyncram2.q_b[36]
shiftout[5] <= altsyncram_f1d1:altsyncram2.q_b[37]
shiftout[6] <= altsyncram_f1d1:altsyncram2.q_b[38]
shiftout[7] <= altsyncram_f1d1:altsyncram2.q_b[39]
shiftout[8] <= altsyncram_f1d1:altsyncram2.q_b[40]
shiftout[9] <= altsyncram_f1d1:altsyncram2.q_b[41]
shiftout[10] <= altsyncram_f1d1:altsyncram2.q_b[42]
shiftout[11] <= altsyncram_f1d1:altsyncram2.q_b[43]
shiftout[12] <= altsyncram_f1d1:altsyncram2.q_b[44]
shiftout[13] <= altsyncram_f1d1:altsyncram2.q_b[45]
shiftout[14] <= altsyncram_f1d1:altsyncram2.q_b[46]
shiftout[15] <= altsyncram_f1d1:altsyncram2.q_b[47]
taps[0] <= altsyncram_f1d1:altsyncram2.q_b[0]
taps[1] <= altsyncram_f1d1:altsyncram2.q_b[1]
taps[2] <= altsyncram_f1d1:altsyncram2.q_b[2]
taps[3] <= altsyncram_f1d1:altsyncram2.q_b[3]
taps[4] <= altsyncram_f1d1:altsyncram2.q_b[4]
taps[5] <= altsyncram_f1d1:altsyncram2.q_b[5]
taps[6] <= altsyncram_f1d1:altsyncram2.q_b[6]
taps[7] <= altsyncram_f1d1:altsyncram2.q_b[7]
taps[8] <= altsyncram_f1d1:altsyncram2.q_b[8]
taps[9] <= altsyncram_f1d1:altsyncram2.q_b[9]
taps[10] <= altsyncram_f1d1:altsyncram2.q_b[10]
taps[11] <= altsyncram_f1d1:altsyncram2.q_b[11]
taps[12] <= altsyncram_f1d1:altsyncram2.q_b[12]
taps[13] <= altsyncram_f1d1:altsyncram2.q_b[13]
taps[14] <= altsyncram_f1d1:altsyncram2.q_b[14]
taps[15] <= altsyncram_f1d1:altsyncram2.q_b[15]
taps[16] <= altsyncram_f1d1:altsyncram2.q_b[16]
taps[17] <= altsyncram_f1d1:altsyncram2.q_b[17]
taps[18] <= altsyncram_f1d1:altsyncram2.q_b[18]
taps[19] <= altsyncram_f1d1:altsyncram2.q_b[19]
taps[20] <= altsyncram_f1d1:altsyncram2.q_b[20]
taps[21] <= altsyncram_f1d1:altsyncram2.q_b[21]
taps[22] <= altsyncram_f1d1:altsyncram2.q_b[22]
taps[23] <= altsyncram_f1d1:altsyncram2.q_b[23]
taps[24] <= altsyncram_f1d1:altsyncram2.q_b[24]
taps[25] <= altsyncram_f1d1:altsyncram2.q_b[25]
taps[26] <= altsyncram_f1d1:altsyncram2.q_b[26]
taps[27] <= altsyncram_f1d1:altsyncram2.q_b[27]
taps[28] <= altsyncram_f1d1:altsyncram2.q_b[28]
taps[29] <= altsyncram_f1d1:altsyncram2.q_b[29]
taps[30] <= altsyncram_f1d1:altsyncram2.q_b[30]
taps[31] <= altsyncram_f1d1:altsyncram2.q_b[31]
taps[32] <= altsyncram_f1d1:altsyncram2.q_b[32]
taps[33] <= altsyncram_f1d1:altsyncram2.q_b[33]
taps[34] <= altsyncram_f1d1:altsyncram2.q_b[34]
taps[35] <= altsyncram_f1d1:altsyncram2.q_b[35]
taps[36] <= altsyncram_f1d1:altsyncram2.q_b[36]
taps[37] <= altsyncram_f1d1:altsyncram2.q_b[37]
taps[38] <= altsyncram_f1d1:altsyncram2.q_b[38]
taps[39] <= altsyncram_f1d1:altsyncram2.q_b[39]
taps[40] <= altsyncram_f1d1:altsyncram2.q_b[40]
taps[41] <= altsyncram_f1d1:altsyncram2.q_b[41]
taps[42] <= altsyncram_f1d1:altsyncram2.q_b[42]
taps[43] <= altsyncram_f1d1:altsyncram2.q_b[43]
taps[44] <= altsyncram_f1d1:altsyncram2.q_b[44]
taps[45] <= altsyncram_f1d1:altsyncram2.q_b[45]
taps[46] <= altsyncram_f1d1:altsyncram2.q_b[46]
taps[47] <= altsyncram_f1d1:altsyncram2.q_b[47]


|img_coding|encoder_shift_register:encoder_shift_register_inst1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6901:auto_generated|altsyncram_f1d1:altsyncram2
aclr0 => ram_block5a0.CLR0
aclr0 => ram_block5a1.CLR0
aclr0 => ram_block5a2.CLR0
aclr0 => ram_block5a3.CLR0
aclr0 => ram_block5a4.CLR0
aclr0 => ram_block5a5.CLR0
aclr0 => ram_block5a6.CLR0
aclr0 => ram_block5a7.CLR0
aclr0 => ram_block5a8.CLR0
aclr0 => ram_block5a9.CLR0
aclr0 => ram_block5a10.CLR0
aclr0 => ram_block5a11.CLR0
aclr0 => ram_block5a12.CLR0
aclr0 => ram_block5a13.CLR0
aclr0 => ram_block5a14.CLR0
aclr0 => ram_block5a15.CLR0
aclr0 => ram_block5a16.CLR0
aclr0 => ram_block5a17.CLR0
aclr0 => ram_block5a18.CLR0
aclr0 => ram_block5a19.CLR0
aclr0 => ram_block5a20.CLR0
aclr0 => ram_block5a21.CLR0
aclr0 => ram_block5a22.CLR0
aclr0 => ram_block5a23.CLR0
aclr0 => ram_block5a24.CLR0
aclr0 => ram_block5a25.CLR0
aclr0 => ram_block5a26.CLR0
aclr0 => ram_block5a27.CLR0
aclr0 => ram_block5a28.CLR0
aclr0 => ram_block5a29.CLR0
aclr0 => ram_block5a30.CLR0
aclr0 => ram_block5a31.CLR0
aclr0 => ram_block5a32.CLR0
aclr0 => ram_block5a33.CLR0
aclr0 => ram_block5a34.CLR0
aclr0 => ram_block5a35.CLR0
aclr0 => ram_block5a36.CLR0
aclr0 => ram_block5a37.CLR0
aclr0 => ram_block5a38.CLR0
aclr0 => ram_block5a39.CLR0
aclr0 => ram_block5a40.CLR0
aclr0 => ram_block5a41.CLR0
aclr0 => ram_block5a42.CLR0
aclr0 => ram_block5a43.CLR0
aclr0 => ram_block5a44.CLR0
aclr0 => ram_block5a45.CLR0
aclr0 => ram_block5a46.CLR0
aclr0 => ram_block5a47.CLR0
address_a[0] => ram_block5a0.PORTAADDR
address_a[0] => ram_block5a1.PORTAADDR
address_a[0] => ram_block5a2.PORTAADDR
address_a[0] => ram_block5a3.PORTAADDR
address_a[0] => ram_block5a4.PORTAADDR
address_a[0] => ram_block5a5.PORTAADDR
address_a[0] => ram_block5a6.PORTAADDR
address_a[0] => ram_block5a7.PORTAADDR
address_a[0] => ram_block5a8.PORTAADDR
address_a[0] => ram_block5a9.PORTAADDR
address_a[0] => ram_block5a10.PORTAADDR
address_a[0] => ram_block5a11.PORTAADDR
address_a[0] => ram_block5a12.PORTAADDR
address_a[0] => ram_block5a13.PORTAADDR
address_a[0] => ram_block5a14.PORTAADDR
address_a[0] => ram_block5a15.PORTAADDR
address_a[0] => ram_block5a16.PORTAADDR
address_a[0] => ram_block5a17.PORTAADDR
address_a[0] => ram_block5a18.PORTAADDR
address_a[0] => ram_block5a19.PORTAADDR
address_a[0] => ram_block5a20.PORTAADDR
address_a[0] => ram_block5a21.PORTAADDR
address_a[0] => ram_block5a22.PORTAADDR
address_a[0] => ram_block5a23.PORTAADDR
address_a[0] => ram_block5a24.PORTAADDR
address_a[0] => ram_block5a25.PORTAADDR
address_a[0] => ram_block5a26.PORTAADDR
address_a[0] => ram_block5a27.PORTAADDR
address_a[0] => ram_block5a28.PORTAADDR
address_a[0] => ram_block5a29.PORTAADDR
address_a[0] => ram_block5a30.PORTAADDR
address_a[0] => ram_block5a31.PORTAADDR
address_a[0] => ram_block5a32.PORTAADDR
address_a[0] => ram_block5a33.PORTAADDR
address_a[0] => ram_block5a34.PORTAADDR
address_a[0] => ram_block5a35.PORTAADDR
address_a[0] => ram_block5a36.PORTAADDR
address_a[0] => ram_block5a37.PORTAADDR
address_a[0] => ram_block5a38.PORTAADDR
address_a[0] => ram_block5a39.PORTAADDR
address_a[0] => ram_block5a40.PORTAADDR
address_a[0] => ram_block5a41.PORTAADDR
address_a[0] => ram_block5a42.PORTAADDR
address_a[0] => ram_block5a43.PORTAADDR
address_a[0] => ram_block5a44.PORTAADDR
address_a[0] => ram_block5a45.PORTAADDR
address_a[0] => ram_block5a46.PORTAADDR
address_a[0] => ram_block5a47.PORTAADDR
address_a[1] => ram_block5a0.PORTAADDR1
address_a[1] => ram_block5a1.PORTAADDR1
address_a[1] => ram_block5a2.PORTAADDR1
address_a[1] => ram_block5a3.PORTAADDR1
address_a[1] => ram_block5a4.PORTAADDR1
address_a[1] => ram_block5a5.PORTAADDR1
address_a[1] => ram_block5a6.PORTAADDR1
address_a[1] => ram_block5a7.PORTAADDR1
address_a[1] => ram_block5a8.PORTAADDR1
address_a[1] => ram_block5a9.PORTAADDR1
address_a[1] => ram_block5a10.PORTAADDR1
address_a[1] => ram_block5a11.PORTAADDR1
address_a[1] => ram_block5a12.PORTAADDR1
address_a[1] => ram_block5a13.PORTAADDR1
address_a[1] => ram_block5a14.PORTAADDR1
address_a[1] => ram_block5a15.PORTAADDR1
address_a[1] => ram_block5a16.PORTAADDR1
address_a[1] => ram_block5a17.PORTAADDR1
address_a[1] => ram_block5a18.PORTAADDR1
address_a[1] => ram_block5a19.PORTAADDR1
address_a[1] => ram_block5a20.PORTAADDR1
address_a[1] => ram_block5a21.PORTAADDR1
address_a[1] => ram_block5a22.PORTAADDR1
address_a[1] => ram_block5a23.PORTAADDR1
address_a[1] => ram_block5a24.PORTAADDR1
address_a[1] => ram_block5a25.PORTAADDR1
address_a[1] => ram_block5a26.PORTAADDR1
address_a[1] => ram_block5a27.PORTAADDR1
address_a[1] => ram_block5a28.PORTAADDR1
address_a[1] => ram_block5a29.PORTAADDR1
address_a[1] => ram_block5a30.PORTAADDR1
address_a[1] => ram_block5a31.PORTAADDR1
address_a[1] => ram_block5a32.PORTAADDR1
address_a[1] => ram_block5a33.PORTAADDR1
address_a[1] => ram_block5a34.PORTAADDR1
address_a[1] => ram_block5a35.PORTAADDR1
address_a[1] => ram_block5a36.PORTAADDR1
address_a[1] => ram_block5a37.PORTAADDR1
address_a[1] => ram_block5a38.PORTAADDR1
address_a[1] => ram_block5a39.PORTAADDR1
address_a[1] => ram_block5a40.PORTAADDR1
address_a[1] => ram_block5a41.PORTAADDR1
address_a[1] => ram_block5a42.PORTAADDR1
address_a[1] => ram_block5a43.PORTAADDR1
address_a[1] => ram_block5a44.PORTAADDR1
address_a[1] => ram_block5a45.PORTAADDR1
address_a[1] => ram_block5a46.PORTAADDR1
address_a[1] => ram_block5a47.PORTAADDR1
address_a[2] => ram_block5a0.PORTAADDR2
address_a[2] => ram_block5a1.PORTAADDR2
address_a[2] => ram_block5a2.PORTAADDR2
address_a[2] => ram_block5a3.PORTAADDR2
address_a[2] => ram_block5a4.PORTAADDR2
address_a[2] => ram_block5a5.PORTAADDR2
address_a[2] => ram_block5a6.PORTAADDR2
address_a[2] => ram_block5a7.PORTAADDR2
address_a[2] => ram_block5a8.PORTAADDR2
address_a[2] => ram_block5a9.PORTAADDR2
address_a[2] => ram_block5a10.PORTAADDR2
address_a[2] => ram_block5a11.PORTAADDR2
address_a[2] => ram_block5a12.PORTAADDR2
address_a[2] => ram_block5a13.PORTAADDR2
address_a[2] => ram_block5a14.PORTAADDR2
address_a[2] => ram_block5a15.PORTAADDR2
address_a[2] => ram_block5a16.PORTAADDR2
address_a[2] => ram_block5a17.PORTAADDR2
address_a[2] => ram_block5a18.PORTAADDR2
address_a[2] => ram_block5a19.PORTAADDR2
address_a[2] => ram_block5a20.PORTAADDR2
address_a[2] => ram_block5a21.PORTAADDR2
address_a[2] => ram_block5a22.PORTAADDR2
address_a[2] => ram_block5a23.PORTAADDR2
address_a[2] => ram_block5a24.PORTAADDR2
address_a[2] => ram_block5a25.PORTAADDR2
address_a[2] => ram_block5a26.PORTAADDR2
address_a[2] => ram_block5a27.PORTAADDR2
address_a[2] => ram_block5a28.PORTAADDR2
address_a[2] => ram_block5a29.PORTAADDR2
address_a[2] => ram_block5a30.PORTAADDR2
address_a[2] => ram_block5a31.PORTAADDR2
address_a[2] => ram_block5a32.PORTAADDR2
address_a[2] => ram_block5a33.PORTAADDR2
address_a[2] => ram_block5a34.PORTAADDR2
address_a[2] => ram_block5a35.PORTAADDR2
address_a[2] => ram_block5a36.PORTAADDR2
address_a[2] => ram_block5a37.PORTAADDR2
address_a[2] => ram_block5a38.PORTAADDR2
address_a[2] => ram_block5a39.PORTAADDR2
address_a[2] => ram_block5a40.PORTAADDR2
address_a[2] => ram_block5a41.PORTAADDR2
address_a[2] => ram_block5a42.PORTAADDR2
address_a[2] => ram_block5a43.PORTAADDR2
address_a[2] => ram_block5a44.PORTAADDR2
address_a[2] => ram_block5a45.PORTAADDR2
address_a[2] => ram_block5a46.PORTAADDR2
address_a[2] => ram_block5a47.PORTAADDR2
address_a[3] => ram_block5a0.PORTAADDR3
address_a[3] => ram_block5a1.PORTAADDR3
address_a[3] => ram_block5a2.PORTAADDR3
address_a[3] => ram_block5a3.PORTAADDR3
address_a[3] => ram_block5a4.PORTAADDR3
address_a[3] => ram_block5a5.PORTAADDR3
address_a[3] => ram_block5a6.PORTAADDR3
address_a[3] => ram_block5a7.PORTAADDR3
address_a[3] => ram_block5a8.PORTAADDR3
address_a[3] => ram_block5a9.PORTAADDR3
address_a[3] => ram_block5a10.PORTAADDR3
address_a[3] => ram_block5a11.PORTAADDR3
address_a[3] => ram_block5a12.PORTAADDR3
address_a[3] => ram_block5a13.PORTAADDR3
address_a[3] => ram_block5a14.PORTAADDR3
address_a[3] => ram_block5a15.PORTAADDR3
address_a[3] => ram_block5a16.PORTAADDR3
address_a[3] => ram_block5a17.PORTAADDR3
address_a[3] => ram_block5a18.PORTAADDR3
address_a[3] => ram_block5a19.PORTAADDR3
address_a[3] => ram_block5a20.PORTAADDR3
address_a[3] => ram_block5a21.PORTAADDR3
address_a[3] => ram_block5a22.PORTAADDR3
address_a[3] => ram_block5a23.PORTAADDR3
address_a[3] => ram_block5a24.PORTAADDR3
address_a[3] => ram_block5a25.PORTAADDR3
address_a[3] => ram_block5a26.PORTAADDR3
address_a[3] => ram_block5a27.PORTAADDR3
address_a[3] => ram_block5a28.PORTAADDR3
address_a[3] => ram_block5a29.PORTAADDR3
address_a[3] => ram_block5a30.PORTAADDR3
address_a[3] => ram_block5a31.PORTAADDR3
address_a[3] => ram_block5a32.PORTAADDR3
address_a[3] => ram_block5a33.PORTAADDR3
address_a[3] => ram_block5a34.PORTAADDR3
address_a[3] => ram_block5a35.PORTAADDR3
address_a[3] => ram_block5a36.PORTAADDR3
address_a[3] => ram_block5a37.PORTAADDR3
address_a[3] => ram_block5a38.PORTAADDR3
address_a[3] => ram_block5a39.PORTAADDR3
address_a[3] => ram_block5a40.PORTAADDR3
address_a[3] => ram_block5a41.PORTAADDR3
address_a[3] => ram_block5a42.PORTAADDR3
address_a[3] => ram_block5a43.PORTAADDR3
address_a[3] => ram_block5a44.PORTAADDR3
address_a[3] => ram_block5a45.PORTAADDR3
address_a[3] => ram_block5a46.PORTAADDR3
address_a[3] => ram_block5a47.PORTAADDR3
address_b[0] => ram_block5a0.PORTBADDR
address_b[0] => ram_block5a1.PORTBADDR
address_b[0] => ram_block5a2.PORTBADDR
address_b[0] => ram_block5a3.PORTBADDR
address_b[0] => ram_block5a4.PORTBADDR
address_b[0] => ram_block5a5.PORTBADDR
address_b[0] => ram_block5a6.PORTBADDR
address_b[0] => ram_block5a7.PORTBADDR
address_b[0] => ram_block5a8.PORTBADDR
address_b[0] => ram_block5a9.PORTBADDR
address_b[0] => ram_block5a10.PORTBADDR
address_b[0] => ram_block5a11.PORTBADDR
address_b[0] => ram_block5a12.PORTBADDR
address_b[0] => ram_block5a13.PORTBADDR
address_b[0] => ram_block5a14.PORTBADDR
address_b[0] => ram_block5a15.PORTBADDR
address_b[0] => ram_block5a16.PORTBADDR
address_b[0] => ram_block5a17.PORTBADDR
address_b[0] => ram_block5a18.PORTBADDR
address_b[0] => ram_block5a19.PORTBADDR
address_b[0] => ram_block5a20.PORTBADDR
address_b[0] => ram_block5a21.PORTBADDR
address_b[0] => ram_block5a22.PORTBADDR
address_b[0] => ram_block5a23.PORTBADDR
address_b[0] => ram_block5a24.PORTBADDR
address_b[0] => ram_block5a25.PORTBADDR
address_b[0] => ram_block5a26.PORTBADDR
address_b[0] => ram_block5a27.PORTBADDR
address_b[0] => ram_block5a28.PORTBADDR
address_b[0] => ram_block5a29.PORTBADDR
address_b[0] => ram_block5a30.PORTBADDR
address_b[0] => ram_block5a31.PORTBADDR
address_b[0] => ram_block5a32.PORTBADDR
address_b[0] => ram_block5a33.PORTBADDR
address_b[0] => ram_block5a34.PORTBADDR
address_b[0] => ram_block5a35.PORTBADDR
address_b[0] => ram_block5a36.PORTBADDR
address_b[0] => ram_block5a37.PORTBADDR
address_b[0] => ram_block5a38.PORTBADDR
address_b[0] => ram_block5a39.PORTBADDR
address_b[0] => ram_block5a40.PORTBADDR
address_b[0] => ram_block5a41.PORTBADDR
address_b[0] => ram_block5a42.PORTBADDR
address_b[0] => ram_block5a43.PORTBADDR
address_b[0] => ram_block5a44.PORTBADDR
address_b[0] => ram_block5a45.PORTBADDR
address_b[0] => ram_block5a46.PORTBADDR
address_b[0] => ram_block5a47.PORTBADDR
address_b[1] => ram_block5a0.PORTBADDR1
address_b[1] => ram_block5a1.PORTBADDR1
address_b[1] => ram_block5a2.PORTBADDR1
address_b[1] => ram_block5a3.PORTBADDR1
address_b[1] => ram_block5a4.PORTBADDR1
address_b[1] => ram_block5a5.PORTBADDR1
address_b[1] => ram_block5a6.PORTBADDR1
address_b[1] => ram_block5a7.PORTBADDR1
address_b[1] => ram_block5a8.PORTBADDR1
address_b[1] => ram_block5a9.PORTBADDR1
address_b[1] => ram_block5a10.PORTBADDR1
address_b[1] => ram_block5a11.PORTBADDR1
address_b[1] => ram_block5a12.PORTBADDR1
address_b[1] => ram_block5a13.PORTBADDR1
address_b[1] => ram_block5a14.PORTBADDR1
address_b[1] => ram_block5a15.PORTBADDR1
address_b[1] => ram_block5a16.PORTBADDR1
address_b[1] => ram_block5a17.PORTBADDR1
address_b[1] => ram_block5a18.PORTBADDR1
address_b[1] => ram_block5a19.PORTBADDR1
address_b[1] => ram_block5a20.PORTBADDR1
address_b[1] => ram_block5a21.PORTBADDR1
address_b[1] => ram_block5a22.PORTBADDR1
address_b[1] => ram_block5a23.PORTBADDR1
address_b[1] => ram_block5a24.PORTBADDR1
address_b[1] => ram_block5a25.PORTBADDR1
address_b[1] => ram_block5a26.PORTBADDR1
address_b[1] => ram_block5a27.PORTBADDR1
address_b[1] => ram_block5a28.PORTBADDR1
address_b[1] => ram_block5a29.PORTBADDR1
address_b[1] => ram_block5a30.PORTBADDR1
address_b[1] => ram_block5a31.PORTBADDR1
address_b[1] => ram_block5a32.PORTBADDR1
address_b[1] => ram_block5a33.PORTBADDR1
address_b[1] => ram_block5a34.PORTBADDR1
address_b[1] => ram_block5a35.PORTBADDR1
address_b[1] => ram_block5a36.PORTBADDR1
address_b[1] => ram_block5a37.PORTBADDR1
address_b[1] => ram_block5a38.PORTBADDR1
address_b[1] => ram_block5a39.PORTBADDR1
address_b[1] => ram_block5a40.PORTBADDR1
address_b[1] => ram_block5a41.PORTBADDR1
address_b[1] => ram_block5a42.PORTBADDR1
address_b[1] => ram_block5a43.PORTBADDR1
address_b[1] => ram_block5a44.PORTBADDR1
address_b[1] => ram_block5a45.PORTBADDR1
address_b[1] => ram_block5a46.PORTBADDR1
address_b[1] => ram_block5a47.PORTBADDR1
address_b[2] => ram_block5a0.PORTBADDR2
address_b[2] => ram_block5a1.PORTBADDR2
address_b[2] => ram_block5a2.PORTBADDR2
address_b[2] => ram_block5a3.PORTBADDR2
address_b[2] => ram_block5a4.PORTBADDR2
address_b[2] => ram_block5a5.PORTBADDR2
address_b[2] => ram_block5a6.PORTBADDR2
address_b[2] => ram_block5a7.PORTBADDR2
address_b[2] => ram_block5a8.PORTBADDR2
address_b[2] => ram_block5a9.PORTBADDR2
address_b[2] => ram_block5a10.PORTBADDR2
address_b[2] => ram_block5a11.PORTBADDR2
address_b[2] => ram_block5a12.PORTBADDR2
address_b[2] => ram_block5a13.PORTBADDR2
address_b[2] => ram_block5a14.PORTBADDR2
address_b[2] => ram_block5a15.PORTBADDR2
address_b[2] => ram_block5a16.PORTBADDR2
address_b[2] => ram_block5a17.PORTBADDR2
address_b[2] => ram_block5a18.PORTBADDR2
address_b[2] => ram_block5a19.PORTBADDR2
address_b[2] => ram_block5a20.PORTBADDR2
address_b[2] => ram_block5a21.PORTBADDR2
address_b[2] => ram_block5a22.PORTBADDR2
address_b[2] => ram_block5a23.PORTBADDR2
address_b[2] => ram_block5a24.PORTBADDR2
address_b[2] => ram_block5a25.PORTBADDR2
address_b[2] => ram_block5a26.PORTBADDR2
address_b[2] => ram_block5a27.PORTBADDR2
address_b[2] => ram_block5a28.PORTBADDR2
address_b[2] => ram_block5a29.PORTBADDR2
address_b[2] => ram_block5a30.PORTBADDR2
address_b[2] => ram_block5a31.PORTBADDR2
address_b[2] => ram_block5a32.PORTBADDR2
address_b[2] => ram_block5a33.PORTBADDR2
address_b[2] => ram_block5a34.PORTBADDR2
address_b[2] => ram_block5a35.PORTBADDR2
address_b[2] => ram_block5a36.PORTBADDR2
address_b[2] => ram_block5a37.PORTBADDR2
address_b[2] => ram_block5a38.PORTBADDR2
address_b[2] => ram_block5a39.PORTBADDR2
address_b[2] => ram_block5a40.PORTBADDR2
address_b[2] => ram_block5a41.PORTBADDR2
address_b[2] => ram_block5a42.PORTBADDR2
address_b[2] => ram_block5a43.PORTBADDR2
address_b[2] => ram_block5a44.PORTBADDR2
address_b[2] => ram_block5a45.PORTBADDR2
address_b[2] => ram_block5a46.PORTBADDR2
address_b[2] => ram_block5a47.PORTBADDR2
address_b[3] => ram_block5a0.PORTBADDR3
address_b[3] => ram_block5a1.PORTBADDR3
address_b[3] => ram_block5a2.PORTBADDR3
address_b[3] => ram_block5a3.PORTBADDR3
address_b[3] => ram_block5a4.PORTBADDR3
address_b[3] => ram_block5a5.PORTBADDR3
address_b[3] => ram_block5a6.PORTBADDR3
address_b[3] => ram_block5a7.PORTBADDR3
address_b[3] => ram_block5a8.PORTBADDR3
address_b[3] => ram_block5a9.PORTBADDR3
address_b[3] => ram_block5a10.PORTBADDR3
address_b[3] => ram_block5a11.PORTBADDR3
address_b[3] => ram_block5a12.PORTBADDR3
address_b[3] => ram_block5a13.PORTBADDR3
address_b[3] => ram_block5a14.PORTBADDR3
address_b[3] => ram_block5a15.PORTBADDR3
address_b[3] => ram_block5a16.PORTBADDR3
address_b[3] => ram_block5a17.PORTBADDR3
address_b[3] => ram_block5a18.PORTBADDR3
address_b[3] => ram_block5a19.PORTBADDR3
address_b[3] => ram_block5a20.PORTBADDR3
address_b[3] => ram_block5a21.PORTBADDR3
address_b[3] => ram_block5a22.PORTBADDR3
address_b[3] => ram_block5a23.PORTBADDR3
address_b[3] => ram_block5a24.PORTBADDR3
address_b[3] => ram_block5a25.PORTBADDR3
address_b[3] => ram_block5a26.PORTBADDR3
address_b[3] => ram_block5a27.PORTBADDR3
address_b[3] => ram_block5a28.PORTBADDR3
address_b[3] => ram_block5a29.PORTBADDR3
address_b[3] => ram_block5a30.PORTBADDR3
address_b[3] => ram_block5a31.PORTBADDR3
address_b[3] => ram_block5a32.PORTBADDR3
address_b[3] => ram_block5a33.PORTBADDR3
address_b[3] => ram_block5a34.PORTBADDR3
address_b[3] => ram_block5a35.PORTBADDR3
address_b[3] => ram_block5a36.PORTBADDR3
address_b[3] => ram_block5a37.PORTBADDR3
address_b[3] => ram_block5a38.PORTBADDR3
address_b[3] => ram_block5a39.PORTBADDR3
address_b[3] => ram_block5a40.PORTBADDR3
address_b[3] => ram_block5a41.PORTBADDR3
address_b[3] => ram_block5a42.PORTBADDR3
address_b[3] => ram_block5a43.PORTBADDR3
address_b[3] => ram_block5a44.PORTBADDR3
address_b[3] => ram_block5a45.PORTBADDR3
address_b[3] => ram_block5a46.PORTBADDR3
address_b[3] => ram_block5a47.PORTBADDR3
clock0 => ram_block5a0.CLK0
clock0 => ram_block5a1.CLK0
clock0 => ram_block5a2.CLK0
clock0 => ram_block5a3.CLK0
clock0 => ram_block5a4.CLK0
clock0 => ram_block5a5.CLK0
clock0 => ram_block5a6.CLK0
clock0 => ram_block5a7.CLK0
clock0 => ram_block5a8.CLK0
clock0 => ram_block5a9.CLK0
clock0 => ram_block5a10.CLK0
clock0 => ram_block5a11.CLK0
clock0 => ram_block5a12.CLK0
clock0 => ram_block5a13.CLK0
clock0 => ram_block5a14.CLK0
clock0 => ram_block5a15.CLK0
clock0 => ram_block5a16.CLK0
clock0 => ram_block5a17.CLK0
clock0 => ram_block5a18.CLK0
clock0 => ram_block5a19.CLK0
clock0 => ram_block5a20.CLK0
clock0 => ram_block5a21.CLK0
clock0 => ram_block5a22.CLK0
clock0 => ram_block5a23.CLK0
clock0 => ram_block5a24.CLK0
clock0 => ram_block5a25.CLK0
clock0 => ram_block5a26.CLK0
clock0 => ram_block5a27.CLK0
clock0 => ram_block5a28.CLK0
clock0 => ram_block5a29.CLK0
clock0 => ram_block5a30.CLK0
clock0 => ram_block5a31.CLK0
clock0 => ram_block5a32.CLK0
clock0 => ram_block5a33.CLK0
clock0 => ram_block5a34.CLK0
clock0 => ram_block5a35.CLK0
clock0 => ram_block5a36.CLK0
clock0 => ram_block5a37.CLK0
clock0 => ram_block5a38.CLK0
clock0 => ram_block5a39.CLK0
clock0 => ram_block5a40.CLK0
clock0 => ram_block5a41.CLK0
clock0 => ram_block5a42.CLK0
clock0 => ram_block5a43.CLK0
clock0 => ram_block5a44.CLK0
clock0 => ram_block5a45.CLK0
clock0 => ram_block5a46.CLK0
clock0 => ram_block5a47.CLK0
clocken0 => ram_block5a0.ENA0
clocken0 => ram_block5a1.ENA0
clocken0 => ram_block5a2.ENA0
clocken0 => ram_block5a3.ENA0
clocken0 => ram_block5a4.ENA0
clocken0 => ram_block5a5.ENA0
clocken0 => ram_block5a6.ENA0
clocken0 => ram_block5a7.ENA0
clocken0 => ram_block5a8.ENA0
clocken0 => ram_block5a9.ENA0
clocken0 => ram_block5a10.ENA0
clocken0 => ram_block5a11.ENA0
clocken0 => ram_block5a12.ENA0
clocken0 => ram_block5a13.ENA0
clocken0 => ram_block5a14.ENA0
clocken0 => ram_block5a15.ENA0
clocken0 => ram_block5a16.ENA0
clocken0 => ram_block5a17.ENA0
clocken0 => ram_block5a18.ENA0
clocken0 => ram_block5a19.ENA0
clocken0 => ram_block5a20.ENA0
clocken0 => ram_block5a21.ENA0
clocken0 => ram_block5a22.ENA0
clocken0 => ram_block5a23.ENA0
clocken0 => ram_block5a24.ENA0
clocken0 => ram_block5a25.ENA0
clocken0 => ram_block5a26.ENA0
clocken0 => ram_block5a27.ENA0
clocken0 => ram_block5a28.ENA0
clocken0 => ram_block5a29.ENA0
clocken0 => ram_block5a30.ENA0
clocken0 => ram_block5a31.ENA0
clocken0 => ram_block5a32.ENA0
clocken0 => ram_block5a33.ENA0
clocken0 => ram_block5a34.ENA0
clocken0 => ram_block5a35.ENA0
clocken0 => ram_block5a36.ENA0
clocken0 => ram_block5a37.ENA0
clocken0 => ram_block5a38.ENA0
clocken0 => ram_block5a39.ENA0
clocken0 => ram_block5a40.ENA0
clocken0 => ram_block5a41.ENA0
clocken0 => ram_block5a42.ENA0
clocken0 => ram_block5a43.ENA0
clocken0 => ram_block5a44.ENA0
clocken0 => ram_block5a45.ENA0
clocken0 => ram_block5a46.ENA0
clocken0 => ram_block5a47.ENA0
data_a[0] => ram_block5a0.PORTADATAIN
data_a[1] => ram_block5a1.PORTADATAIN
data_a[2] => ram_block5a2.PORTADATAIN
data_a[3] => ram_block5a3.PORTADATAIN
data_a[4] => ram_block5a4.PORTADATAIN
data_a[5] => ram_block5a5.PORTADATAIN
data_a[6] => ram_block5a6.PORTADATAIN
data_a[7] => ram_block5a7.PORTADATAIN
data_a[8] => ram_block5a8.PORTADATAIN
data_a[9] => ram_block5a9.PORTADATAIN
data_a[10] => ram_block5a10.PORTADATAIN
data_a[11] => ram_block5a11.PORTADATAIN
data_a[12] => ram_block5a12.PORTADATAIN
data_a[13] => ram_block5a13.PORTADATAIN
data_a[14] => ram_block5a14.PORTADATAIN
data_a[15] => ram_block5a15.PORTADATAIN
data_a[16] => ram_block5a16.PORTADATAIN
data_a[17] => ram_block5a17.PORTADATAIN
data_a[18] => ram_block5a18.PORTADATAIN
data_a[19] => ram_block5a19.PORTADATAIN
data_a[20] => ram_block5a20.PORTADATAIN
data_a[21] => ram_block5a21.PORTADATAIN
data_a[22] => ram_block5a22.PORTADATAIN
data_a[23] => ram_block5a23.PORTADATAIN
data_a[24] => ram_block5a24.PORTADATAIN
data_a[25] => ram_block5a25.PORTADATAIN
data_a[26] => ram_block5a26.PORTADATAIN
data_a[27] => ram_block5a27.PORTADATAIN
data_a[28] => ram_block5a28.PORTADATAIN
data_a[29] => ram_block5a29.PORTADATAIN
data_a[30] => ram_block5a30.PORTADATAIN
data_a[31] => ram_block5a31.PORTADATAIN
data_a[32] => ram_block5a32.PORTADATAIN
data_a[33] => ram_block5a33.PORTADATAIN
data_a[34] => ram_block5a34.PORTADATAIN
data_a[35] => ram_block5a35.PORTADATAIN
data_a[36] => ram_block5a36.PORTADATAIN
data_a[37] => ram_block5a37.PORTADATAIN
data_a[38] => ram_block5a38.PORTADATAIN
data_a[39] => ram_block5a39.PORTADATAIN
data_a[40] => ram_block5a40.PORTADATAIN
data_a[41] => ram_block5a41.PORTADATAIN
data_a[42] => ram_block5a42.PORTADATAIN
data_a[43] => ram_block5a43.PORTADATAIN
data_a[44] => ram_block5a44.PORTADATAIN
data_a[45] => ram_block5a45.PORTADATAIN
data_a[46] => ram_block5a46.PORTADATAIN
data_a[47] => ram_block5a47.PORTADATAIN
q_b[0] <= ram_block5a0.PORTBDATAOUT
q_b[1] <= ram_block5a1.PORTBDATAOUT
q_b[2] <= ram_block5a2.PORTBDATAOUT
q_b[3] <= ram_block5a3.PORTBDATAOUT
q_b[4] <= ram_block5a4.PORTBDATAOUT
q_b[5] <= ram_block5a5.PORTBDATAOUT
q_b[6] <= ram_block5a6.PORTBDATAOUT
q_b[7] <= ram_block5a7.PORTBDATAOUT
q_b[8] <= ram_block5a8.PORTBDATAOUT
q_b[9] <= ram_block5a9.PORTBDATAOUT
q_b[10] <= ram_block5a10.PORTBDATAOUT
q_b[11] <= ram_block5a11.PORTBDATAOUT
q_b[12] <= ram_block5a12.PORTBDATAOUT
q_b[13] <= ram_block5a13.PORTBDATAOUT
q_b[14] <= ram_block5a14.PORTBDATAOUT
q_b[15] <= ram_block5a15.PORTBDATAOUT
q_b[16] <= ram_block5a16.PORTBDATAOUT
q_b[17] <= ram_block5a17.PORTBDATAOUT
q_b[18] <= ram_block5a18.PORTBDATAOUT
q_b[19] <= ram_block5a19.PORTBDATAOUT
q_b[20] <= ram_block5a20.PORTBDATAOUT
q_b[21] <= ram_block5a21.PORTBDATAOUT
q_b[22] <= ram_block5a22.PORTBDATAOUT
q_b[23] <= ram_block5a23.PORTBDATAOUT
q_b[24] <= ram_block5a24.PORTBDATAOUT
q_b[25] <= ram_block5a25.PORTBDATAOUT
q_b[26] <= ram_block5a26.PORTBDATAOUT
q_b[27] <= ram_block5a27.PORTBDATAOUT
q_b[28] <= ram_block5a28.PORTBDATAOUT
q_b[29] <= ram_block5a29.PORTBDATAOUT
q_b[30] <= ram_block5a30.PORTBDATAOUT
q_b[31] <= ram_block5a31.PORTBDATAOUT
q_b[32] <= ram_block5a32.PORTBDATAOUT
q_b[33] <= ram_block5a33.PORTBDATAOUT
q_b[34] <= ram_block5a34.PORTBDATAOUT
q_b[35] <= ram_block5a35.PORTBDATAOUT
q_b[36] <= ram_block5a36.PORTBDATAOUT
q_b[37] <= ram_block5a37.PORTBDATAOUT
q_b[38] <= ram_block5a38.PORTBDATAOUT
q_b[39] <= ram_block5a39.PORTBDATAOUT
q_b[40] <= ram_block5a40.PORTBDATAOUT
q_b[41] <= ram_block5a41.PORTBDATAOUT
q_b[42] <= ram_block5a42.PORTBDATAOUT
q_b[43] <= ram_block5a43.PORTBDATAOUT
q_b[44] <= ram_block5a44.PORTBDATAOUT
q_b[45] <= ram_block5a45.PORTBDATAOUT
q_b[46] <= ram_block5a46.PORTBDATAOUT
q_b[47] <= ram_block5a47.PORTBDATAOUT
wren_a => ram_block5a0.PORTAWE
wren_a => ram_block5a1.PORTAWE
wren_a => ram_block5a2.PORTAWE
wren_a => ram_block5a3.PORTAWE
wren_a => ram_block5a4.PORTAWE
wren_a => ram_block5a5.PORTAWE
wren_a => ram_block5a6.PORTAWE
wren_a => ram_block5a7.PORTAWE
wren_a => ram_block5a8.PORTAWE
wren_a => ram_block5a9.PORTAWE
wren_a => ram_block5a10.PORTAWE
wren_a => ram_block5a11.PORTAWE
wren_a => ram_block5a12.PORTAWE
wren_a => ram_block5a13.PORTAWE
wren_a => ram_block5a14.PORTAWE
wren_a => ram_block5a15.PORTAWE
wren_a => ram_block5a16.PORTAWE
wren_a => ram_block5a17.PORTAWE
wren_a => ram_block5a18.PORTAWE
wren_a => ram_block5a19.PORTAWE
wren_a => ram_block5a20.PORTAWE
wren_a => ram_block5a21.PORTAWE
wren_a => ram_block5a22.PORTAWE
wren_a => ram_block5a23.PORTAWE
wren_a => ram_block5a24.PORTAWE
wren_a => ram_block5a25.PORTAWE
wren_a => ram_block5a26.PORTAWE
wren_a => ram_block5a27.PORTAWE
wren_a => ram_block5a28.PORTAWE
wren_a => ram_block5a29.PORTAWE
wren_a => ram_block5a30.PORTAWE
wren_a => ram_block5a31.PORTAWE
wren_a => ram_block5a32.PORTAWE
wren_a => ram_block5a33.PORTAWE
wren_a => ram_block5a34.PORTAWE
wren_a => ram_block5a35.PORTAWE
wren_a => ram_block5a36.PORTAWE
wren_a => ram_block5a37.PORTAWE
wren_a => ram_block5a38.PORTAWE
wren_a => ram_block5a39.PORTAWE
wren_a => ram_block5a40.PORTAWE
wren_a => ram_block5a41.PORTAWE
wren_a => ram_block5a42.PORTAWE
wren_a => ram_block5a43.PORTAWE
wren_a => ram_block5a44.PORTAWE
wren_a => ram_block5a45.PORTAWE
wren_a => ram_block5a46.PORTAWE
wren_a => ram_block5a47.PORTAWE


|img_coding|encoder_shift_register:encoder_shift_register_inst1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6901:auto_generated|cntr_qqf:cntr1
clk_en => counter_reg_bit[3].IN0
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE


|img_coding|encoder_shift_register:encoder_shift_register_inst1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6901:auto_generated|cntr_qqf:cntr1|cmpr_qgc:cmpr6
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1


|img_coding|encoder_shift_register:encoder_shift_register_inst1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6901:auto_generated|cntr_gah:cntr3
aset => counter_reg_bit[3].IN0
clk_en => counter_reg_bit[3].IN0
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
cout <= cout_actual.DB_MAX_OUTPUT_PORT_TYPE


|img_coding|encoder_shift_register:encoder_shift_register_inst2
aclr => aclr.IN1
clken => clken.IN1
clock => clock.IN1
shiftin[0] => shiftin[0].IN1
shiftin[1] => shiftin[1].IN1
shiftin[2] => shiftin[2].IN1
shiftin[3] => shiftin[3].IN1
shiftin[4] => shiftin[4].IN1
shiftin[5] => shiftin[5].IN1
shiftin[6] => shiftin[6].IN1
shiftin[7] => shiftin[7].IN1
shiftin[8] => shiftin[8].IN1
shiftin[9] => shiftin[9].IN1
shiftin[10] => shiftin[10].IN1
shiftin[11] => shiftin[11].IN1
shiftin[12] => shiftin[12].IN1
shiftin[13] => shiftin[13].IN1
shiftin[14] => shiftin[14].IN1
shiftin[15] => shiftin[15].IN1
shiftout[0] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[1] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[2] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[3] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[4] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[5] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[6] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[7] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[8] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[9] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[10] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[11] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[12] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[13] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[14] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[15] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
taps0x[0] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps0x[1] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps0x[2] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps0x[3] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps0x[4] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps0x[5] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps0x[6] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps0x[7] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps0x[8] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps0x[9] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps0x[10] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps0x[11] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps0x[12] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps0x[13] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps0x[14] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps0x[15] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps1x[0] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps1x[1] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps1x[2] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps1x[3] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps1x[4] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps1x[5] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps1x[6] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps1x[7] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps1x[8] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps1x[9] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps1x[10] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps1x[11] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps1x[12] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps1x[13] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps1x[14] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps1x[15] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps2x[0] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps2x[1] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps2x[2] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps2x[3] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps2x[4] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps2x[5] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps2x[6] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps2x[7] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps2x[8] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps2x[9] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps2x[10] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps2x[11] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps2x[12] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps2x[13] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps2x[14] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps2x[15] <= altshift_taps:ALTSHIFT_TAPS_component.taps


|img_coding|encoder_shift_register:encoder_shift_register_inst2|altshift_taps:ALTSHIFT_TAPS_component
shiftin[0] => shift_taps_6901:auto_generated.shiftin[0]
shiftin[1] => shift_taps_6901:auto_generated.shiftin[1]
shiftin[2] => shift_taps_6901:auto_generated.shiftin[2]
shiftin[3] => shift_taps_6901:auto_generated.shiftin[3]
shiftin[4] => shift_taps_6901:auto_generated.shiftin[4]
shiftin[5] => shift_taps_6901:auto_generated.shiftin[5]
shiftin[6] => shift_taps_6901:auto_generated.shiftin[6]
shiftin[7] => shift_taps_6901:auto_generated.shiftin[7]
shiftin[8] => shift_taps_6901:auto_generated.shiftin[8]
shiftin[9] => shift_taps_6901:auto_generated.shiftin[9]
shiftin[10] => shift_taps_6901:auto_generated.shiftin[10]
shiftin[11] => shift_taps_6901:auto_generated.shiftin[11]
shiftin[12] => shift_taps_6901:auto_generated.shiftin[12]
shiftin[13] => shift_taps_6901:auto_generated.shiftin[13]
shiftin[14] => shift_taps_6901:auto_generated.shiftin[14]
shiftin[15] => shift_taps_6901:auto_generated.shiftin[15]
clock => shift_taps_6901:auto_generated.clock
clken => shift_taps_6901:auto_generated.clken
shiftout[0] <= shift_taps_6901:auto_generated.shiftout[0]
shiftout[1] <= shift_taps_6901:auto_generated.shiftout[1]
shiftout[2] <= shift_taps_6901:auto_generated.shiftout[2]
shiftout[3] <= shift_taps_6901:auto_generated.shiftout[3]
shiftout[4] <= shift_taps_6901:auto_generated.shiftout[4]
shiftout[5] <= shift_taps_6901:auto_generated.shiftout[5]
shiftout[6] <= shift_taps_6901:auto_generated.shiftout[6]
shiftout[7] <= shift_taps_6901:auto_generated.shiftout[7]
shiftout[8] <= shift_taps_6901:auto_generated.shiftout[8]
shiftout[9] <= shift_taps_6901:auto_generated.shiftout[9]
shiftout[10] <= shift_taps_6901:auto_generated.shiftout[10]
shiftout[11] <= shift_taps_6901:auto_generated.shiftout[11]
shiftout[12] <= shift_taps_6901:auto_generated.shiftout[12]
shiftout[13] <= shift_taps_6901:auto_generated.shiftout[13]
shiftout[14] <= shift_taps_6901:auto_generated.shiftout[14]
shiftout[15] <= shift_taps_6901:auto_generated.shiftout[15]
taps[0] <= shift_taps_6901:auto_generated.taps[0]
taps[1] <= shift_taps_6901:auto_generated.taps[1]
taps[2] <= shift_taps_6901:auto_generated.taps[2]
taps[3] <= shift_taps_6901:auto_generated.taps[3]
taps[4] <= shift_taps_6901:auto_generated.taps[4]
taps[5] <= shift_taps_6901:auto_generated.taps[5]
taps[6] <= shift_taps_6901:auto_generated.taps[6]
taps[7] <= shift_taps_6901:auto_generated.taps[7]
taps[8] <= shift_taps_6901:auto_generated.taps[8]
taps[9] <= shift_taps_6901:auto_generated.taps[9]
taps[10] <= shift_taps_6901:auto_generated.taps[10]
taps[11] <= shift_taps_6901:auto_generated.taps[11]
taps[12] <= shift_taps_6901:auto_generated.taps[12]
taps[13] <= shift_taps_6901:auto_generated.taps[13]
taps[14] <= shift_taps_6901:auto_generated.taps[14]
taps[15] <= shift_taps_6901:auto_generated.taps[15]
taps[16] <= shift_taps_6901:auto_generated.taps[16]
taps[17] <= shift_taps_6901:auto_generated.taps[17]
taps[18] <= shift_taps_6901:auto_generated.taps[18]
taps[19] <= shift_taps_6901:auto_generated.taps[19]
taps[20] <= shift_taps_6901:auto_generated.taps[20]
taps[21] <= shift_taps_6901:auto_generated.taps[21]
taps[22] <= shift_taps_6901:auto_generated.taps[22]
taps[23] <= shift_taps_6901:auto_generated.taps[23]
taps[24] <= shift_taps_6901:auto_generated.taps[24]
taps[25] <= shift_taps_6901:auto_generated.taps[25]
taps[26] <= shift_taps_6901:auto_generated.taps[26]
taps[27] <= shift_taps_6901:auto_generated.taps[27]
taps[28] <= shift_taps_6901:auto_generated.taps[28]
taps[29] <= shift_taps_6901:auto_generated.taps[29]
taps[30] <= shift_taps_6901:auto_generated.taps[30]
taps[31] <= shift_taps_6901:auto_generated.taps[31]
taps[32] <= shift_taps_6901:auto_generated.taps[32]
taps[33] <= shift_taps_6901:auto_generated.taps[33]
taps[34] <= shift_taps_6901:auto_generated.taps[34]
taps[35] <= shift_taps_6901:auto_generated.taps[35]
taps[36] <= shift_taps_6901:auto_generated.taps[36]
taps[37] <= shift_taps_6901:auto_generated.taps[37]
taps[38] <= shift_taps_6901:auto_generated.taps[38]
taps[39] <= shift_taps_6901:auto_generated.taps[39]
taps[40] <= shift_taps_6901:auto_generated.taps[40]
taps[41] <= shift_taps_6901:auto_generated.taps[41]
taps[42] <= shift_taps_6901:auto_generated.taps[42]
taps[43] <= shift_taps_6901:auto_generated.taps[43]
taps[44] <= shift_taps_6901:auto_generated.taps[44]
taps[45] <= shift_taps_6901:auto_generated.taps[45]
taps[46] <= shift_taps_6901:auto_generated.taps[46]
taps[47] <= shift_taps_6901:auto_generated.taps[47]
aclr => shift_taps_6901:auto_generated.aclr


|img_coding|encoder_shift_register:encoder_shift_register_inst2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6901:auto_generated
aclr => dffe4.IN0
aclr => cntr_gah:cntr3.aset
clken => altsyncram_f1d1:altsyncram2.clocken0
clken => cntr_qqf:cntr1.clk_en
clken => cntr_gah:cntr3.clk_en
clken => dffe4.ENA
clock => altsyncram_f1d1:altsyncram2.clock0
clock => cntr_qqf:cntr1.clock
clock => cntr_gah:cntr3.clock
clock => dffe4.CLK
shiftin[0] => altsyncram_f1d1:altsyncram2.data_a[0]
shiftin[1] => altsyncram_f1d1:altsyncram2.data_a[1]
shiftin[2] => altsyncram_f1d1:altsyncram2.data_a[2]
shiftin[3] => altsyncram_f1d1:altsyncram2.data_a[3]
shiftin[4] => altsyncram_f1d1:altsyncram2.data_a[4]
shiftin[5] => altsyncram_f1d1:altsyncram2.data_a[5]
shiftin[6] => altsyncram_f1d1:altsyncram2.data_a[6]
shiftin[7] => altsyncram_f1d1:altsyncram2.data_a[7]
shiftin[8] => altsyncram_f1d1:altsyncram2.data_a[8]
shiftin[9] => altsyncram_f1d1:altsyncram2.data_a[9]
shiftin[10] => altsyncram_f1d1:altsyncram2.data_a[10]
shiftin[11] => altsyncram_f1d1:altsyncram2.data_a[11]
shiftin[12] => altsyncram_f1d1:altsyncram2.data_a[12]
shiftin[13] => altsyncram_f1d1:altsyncram2.data_a[13]
shiftin[14] => altsyncram_f1d1:altsyncram2.data_a[14]
shiftin[15] => altsyncram_f1d1:altsyncram2.data_a[15]
shiftout[0] <= altsyncram_f1d1:altsyncram2.q_b[32]
shiftout[1] <= altsyncram_f1d1:altsyncram2.q_b[33]
shiftout[2] <= altsyncram_f1d1:altsyncram2.q_b[34]
shiftout[3] <= altsyncram_f1d1:altsyncram2.q_b[35]
shiftout[4] <= altsyncram_f1d1:altsyncram2.q_b[36]
shiftout[5] <= altsyncram_f1d1:altsyncram2.q_b[37]
shiftout[6] <= altsyncram_f1d1:altsyncram2.q_b[38]
shiftout[7] <= altsyncram_f1d1:altsyncram2.q_b[39]
shiftout[8] <= altsyncram_f1d1:altsyncram2.q_b[40]
shiftout[9] <= altsyncram_f1d1:altsyncram2.q_b[41]
shiftout[10] <= altsyncram_f1d1:altsyncram2.q_b[42]
shiftout[11] <= altsyncram_f1d1:altsyncram2.q_b[43]
shiftout[12] <= altsyncram_f1d1:altsyncram2.q_b[44]
shiftout[13] <= altsyncram_f1d1:altsyncram2.q_b[45]
shiftout[14] <= altsyncram_f1d1:altsyncram2.q_b[46]
shiftout[15] <= altsyncram_f1d1:altsyncram2.q_b[47]
taps[0] <= altsyncram_f1d1:altsyncram2.q_b[0]
taps[1] <= altsyncram_f1d1:altsyncram2.q_b[1]
taps[2] <= altsyncram_f1d1:altsyncram2.q_b[2]
taps[3] <= altsyncram_f1d1:altsyncram2.q_b[3]
taps[4] <= altsyncram_f1d1:altsyncram2.q_b[4]
taps[5] <= altsyncram_f1d1:altsyncram2.q_b[5]
taps[6] <= altsyncram_f1d1:altsyncram2.q_b[6]
taps[7] <= altsyncram_f1d1:altsyncram2.q_b[7]
taps[8] <= altsyncram_f1d1:altsyncram2.q_b[8]
taps[9] <= altsyncram_f1d1:altsyncram2.q_b[9]
taps[10] <= altsyncram_f1d1:altsyncram2.q_b[10]
taps[11] <= altsyncram_f1d1:altsyncram2.q_b[11]
taps[12] <= altsyncram_f1d1:altsyncram2.q_b[12]
taps[13] <= altsyncram_f1d1:altsyncram2.q_b[13]
taps[14] <= altsyncram_f1d1:altsyncram2.q_b[14]
taps[15] <= altsyncram_f1d1:altsyncram2.q_b[15]
taps[16] <= altsyncram_f1d1:altsyncram2.q_b[16]
taps[17] <= altsyncram_f1d1:altsyncram2.q_b[17]
taps[18] <= altsyncram_f1d1:altsyncram2.q_b[18]
taps[19] <= altsyncram_f1d1:altsyncram2.q_b[19]
taps[20] <= altsyncram_f1d1:altsyncram2.q_b[20]
taps[21] <= altsyncram_f1d1:altsyncram2.q_b[21]
taps[22] <= altsyncram_f1d1:altsyncram2.q_b[22]
taps[23] <= altsyncram_f1d1:altsyncram2.q_b[23]
taps[24] <= altsyncram_f1d1:altsyncram2.q_b[24]
taps[25] <= altsyncram_f1d1:altsyncram2.q_b[25]
taps[26] <= altsyncram_f1d1:altsyncram2.q_b[26]
taps[27] <= altsyncram_f1d1:altsyncram2.q_b[27]
taps[28] <= altsyncram_f1d1:altsyncram2.q_b[28]
taps[29] <= altsyncram_f1d1:altsyncram2.q_b[29]
taps[30] <= altsyncram_f1d1:altsyncram2.q_b[30]
taps[31] <= altsyncram_f1d1:altsyncram2.q_b[31]
taps[32] <= altsyncram_f1d1:altsyncram2.q_b[32]
taps[33] <= altsyncram_f1d1:altsyncram2.q_b[33]
taps[34] <= altsyncram_f1d1:altsyncram2.q_b[34]
taps[35] <= altsyncram_f1d1:altsyncram2.q_b[35]
taps[36] <= altsyncram_f1d1:altsyncram2.q_b[36]
taps[37] <= altsyncram_f1d1:altsyncram2.q_b[37]
taps[38] <= altsyncram_f1d1:altsyncram2.q_b[38]
taps[39] <= altsyncram_f1d1:altsyncram2.q_b[39]
taps[40] <= altsyncram_f1d1:altsyncram2.q_b[40]
taps[41] <= altsyncram_f1d1:altsyncram2.q_b[41]
taps[42] <= altsyncram_f1d1:altsyncram2.q_b[42]
taps[43] <= altsyncram_f1d1:altsyncram2.q_b[43]
taps[44] <= altsyncram_f1d1:altsyncram2.q_b[44]
taps[45] <= altsyncram_f1d1:altsyncram2.q_b[45]
taps[46] <= altsyncram_f1d1:altsyncram2.q_b[46]
taps[47] <= altsyncram_f1d1:altsyncram2.q_b[47]


|img_coding|encoder_shift_register:encoder_shift_register_inst2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6901:auto_generated|altsyncram_f1d1:altsyncram2
aclr0 => ram_block5a0.CLR0
aclr0 => ram_block5a1.CLR0
aclr0 => ram_block5a2.CLR0
aclr0 => ram_block5a3.CLR0
aclr0 => ram_block5a4.CLR0
aclr0 => ram_block5a5.CLR0
aclr0 => ram_block5a6.CLR0
aclr0 => ram_block5a7.CLR0
aclr0 => ram_block5a8.CLR0
aclr0 => ram_block5a9.CLR0
aclr0 => ram_block5a10.CLR0
aclr0 => ram_block5a11.CLR0
aclr0 => ram_block5a12.CLR0
aclr0 => ram_block5a13.CLR0
aclr0 => ram_block5a14.CLR0
aclr0 => ram_block5a15.CLR0
aclr0 => ram_block5a16.CLR0
aclr0 => ram_block5a17.CLR0
aclr0 => ram_block5a18.CLR0
aclr0 => ram_block5a19.CLR0
aclr0 => ram_block5a20.CLR0
aclr0 => ram_block5a21.CLR0
aclr0 => ram_block5a22.CLR0
aclr0 => ram_block5a23.CLR0
aclr0 => ram_block5a24.CLR0
aclr0 => ram_block5a25.CLR0
aclr0 => ram_block5a26.CLR0
aclr0 => ram_block5a27.CLR0
aclr0 => ram_block5a28.CLR0
aclr0 => ram_block5a29.CLR0
aclr0 => ram_block5a30.CLR0
aclr0 => ram_block5a31.CLR0
aclr0 => ram_block5a32.CLR0
aclr0 => ram_block5a33.CLR0
aclr0 => ram_block5a34.CLR0
aclr0 => ram_block5a35.CLR0
aclr0 => ram_block5a36.CLR0
aclr0 => ram_block5a37.CLR0
aclr0 => ram_block5a38.CLR0
aclr0 => ram_block5a39.CLR0
aclr0 => ram_block5a40.CLR0
aclr0 => ram_block5a41.CLR0
aclr0 => ram_block5a42.CLR0
aclr0 => ram_block5a43.CLR0
aclr0 => ram_block5a44.CLR0
aclr0 => ram_block5a45.CLR0
aclr0 => ram_block5a46.CLR0
aclr0 => ram_block5a47.CLR0
address_a[0] => ram_block5a0.PORTAADDR
address_a[0] => ram_block5a1.PORTAADDR
address_a[0] => ram_block5a2.PORTAADDR
address_a[0] => ram_block5a3.PORTAADDR
address_a[0] => ram_block5a4.PORTAADDR
address_a[0] => ram_block5a5.PORTAADDR
address_a[0] => ram_block5a6.PORTAADDR
address_a[0] => ram_block5a7.PORTAADDR
address_a[0] => ram_block5a8.PORTAADDR
address_a[0] => ram_block5a9.PORTAADDR
address_a[0] => ram_block5a10.PORTAADDR
address_a[0] => ram_block5a11.PORTAADDR
address_a[0] => ram_block5a12.PORTAADDR
address_a[0] => ram_block5a13.PORTAADDR
address_a[0] => ram_block5a14.PORTAADDR
address_a[0] => ram_block5a15.PORTAADDR
address_a[0] => ram_block5a16.PORTAADDR
address_a[0] => ram_block5a17.PORTAADDR
address_a[0] => ram_block5a18.PORTAADDR
address_a[0] => ram_block5a19.PORTAADDR
address_a[0] => ram_block5a20.PORTAADDR
address_a[0] => ram_block5a21.PORTAADDR
address_a[0] => ram_block5a22.PORTAADDR
address_a[0] => ram_block5a23.PORTAADDR
address_a[0] => ram_block5a24.PORTAADDR
address_a[0] => ram_block5a25.PORTAADDR
address_a[0] => ram_block5a26.PORTAADDR
address_a[0] => ram_block5a27.PORTAADDR
address_a[0] => ram_block5a28.PORTAADDR
address_a[0] => ram_block5a29.PORTAADDR
address_a[0] => ram_block5a30.PORTAADDR
address_a[0] => ram_block5a31.PORTAADDR
address_a[0] => ram_block5a32.PORTAADDR
address_a[0] => ram_block5a33.PORTAADDR
address_a[0] => ram_block5a34.PORTAADDR
address_a[0] => ram_block5a35.PORTAADDR
address_a[0] => ram_block5a36.PORTAADDR
address_a[0] => ram_block5a37.PORTAADDR
address_a[0] => ram_block5a38.PORTAADDR
address_a[0] => ram_block5a39.PORTAADDR
address_a[0] => ram_block5a40.PORTAADDR
address_a[0] => ram_block5a41.PORTAADDR
address_a[0] => ram_block5a42.PORTAADDR
address_a[0] => ram_block5a43.PORTAADDR
address_a[0] => ram_block5a44.PORTAADDR
address_a[0] => ram_block5a45.PORTAADDR
address_a[0] => ram_block5a46.PORTAADDR
address_a[0] => ram_block5a47.PORTAADDR
address_a[1] => ram_block5a0.PORTAADDR1
address_a[1] => ram_block5a1.PORTAADDR1
address_a[1] => ram_block5a2.PORTAADDR1
address_a[1] => ram_block5a3.PORTAADDR1
address_a[1] => ram_block5a4.PORTAADDR1
address_a[1] => ram_block5a5.PORTAADDR1
address_a[1] => ram_block5a6.PORTAADDR1
address_a[1] => ram_block5a7.PORTAADDR1
address_a[1] => ram_block5a8.PORTAADDR1
address_a[1] => ram_block5a9.PORTAADDR1
address_a[1] => ram_block5a10.PORTAADDR1
address_a[1] => ram_block5a11.PORTAADDR1
address_a[1] => ram_block5a12.PORTAADDR1
address_a[1] => ram_block5a13.PORTAADDR1
address_a[1] => ram_block5a14.PORTAADDR1
address_a[1] => ram_block5a15.PORTAADDR1
address_a[1] => ram_block5a16.PORTAADDR1
address_a[1] => ram_block5a17.PORTAADDR1
address_a[1] => ram_block5a18.PORTAADDR1
address_a[1] => ram_block5a19.PORTAADDR1
address_a[1] => ram_block5a20.PORTAADDR1
address_a[1] => ram_block5a21.PORTAADDR1
address_a[1] => ram_block5a22.PORTAADDR1
address_a[1] => ram_block5a23.PORTAADDR1
address_a[1] => ram_block5a24.PORTAADDR1
address_a[1] => ram_block5a25.PORTAADDR1
address_a[1] => ram_block5a26.PORTAADDR1
address_a[1] => ram_block5a27.PORTAADDR1
address_a[1] => ram_block5a28.PORTAADDR1
address_a[1] => ram_block5a29.PORTAADDR1
address_a[1] => ram_block5a30.PORTAADDR1
address_a[1] => ram_block5a31.PORTAADDR1
address_a[1] => ram_block5a32.PORTAADDR1
address_a[1] => ram_block5a33.PORTAADDR1
address_a[1] => ram_block5a34.PORTAADDR1
address_a[1] => ram_block5a35.PORTAADDR1
address_a[1] => ram_block5a36.PORTAADDR1
address_a[1] => ram_block5a37.PORTAADDR1
address_a[1] => ram_block5a38.PORTAADDR1
address_a[1] => ram_block5a39.PORTAADDR1
address_a[1] => ram_block5a40.PORTAADDR1
address_a[1] => ram_block5a41.PORTAADDR1
address_a[1] => ram_block5a42.PORTAADDR1
address_a[1] => ram_block5a43.PORTAADDR1
address_a[1] => ram_block5a44.PORTAADDR1
address_a[1] => ram_block5a45.PORTAADDR1
address_a[1] => ram_block5a46.PORTAADDR1
address_a[1] => ram_block5a47.PORTAADDR1
address_a[2] => ram_block5a0.PORTAADDR2
address_a[2] => ram_block5a1.PORTAADDR2
address_a[2] => ram_block5a2.PORTAADDR2
address_a[2] => ram_block5a3.PORTAADDR2
address_a[2] => ram_block5a4.PORTAADDR2
address_a[2] => ram_block5a5.PORTAADDR2
address_a[2] => ram_block5a6.PORTAADDR2
address_a[2] => ram_block5a7.PORTAADDR2
address_a[2] => ram_block5a8.PORTAADDR2
address_a[2] => ram_block5a9.PORTAADDR2
address_a[2] => ram_block5a10.PORTAADDR2
address_a[2] => ram_block5a11.PORTAADDR2
address_a[2] => ram_block5a12.PORTAADDR2
address_a[2] => ram_block5a13.PORTAADDR2
address_a[2] => ram_block5a14.PORTAADDR2
address_a[2] => ram_block5a15.PORTAADDR2
address_a[2] => ram_block5a16.PORTAADDR2
address_a[2] => ram_block5a17.PORTAADDR2
address_a[2] => ram_block5a18.PORTAADDR2
address_a[2] => ram_block5a19.PORTAADDR2
address_a[2] => ram_block5a20.PORTAADDR2
address_a[2] => ram_block5a21.PORTAADDR2
address_a[2] => ram_block5a22.PORTAADDR2
address_a[2] => ram_block5a23.PORTAADDR2
address_a[2] => ram_block5a24.PORTAADDR2
address_a[2] => ram_block5a25.PORTAADDR2
address_a[2] => ram_block5a26.PORTAADDR2
address_a[2] => ram_block5a27.PORTAADDR2
address_a[2] => ram_block5a28.PORTAADDR2
address_a[2] => ram_block5a29.PORTAADDR2
address_a[2] => ram_block5a30.PORTAADDR2
address_a[2] => ram_block5a31.PORTAADDR2
address_a[2] => ram_block5a32.PORTAADDR2
address_a[2] => ram_block5a33.PORTAADDR2
address_a[2] => ram_block5a34.PORTAADDR2
address_a[2] => ram_block5a35.PORTAADDR2
address_a[2] => ram_block5a36.PORTAADDR2
address_a[2] => ram_block5a37.PORTAADDR2
address_a[2] => ram_block5a38.PORTAADDR2
address_a[2] => ram_block5a39.PORTAADDR2
address_a[2] => ram_block5a40.PORTAADDR2
address_a[2] => ram_block5a41.PORTAADDR2
address_a[2] => ram_block5a42.PORTAADDR2
address_a[2] => ram_block5a43.PORTAADDR2
address_a[2] => ram_block5a44.PORTAADDR2
address_a[2] => ram_block5a45.PORTAADDR2
address_a[2] => ram_block5a46.PORTAADDR2
address_a[2] => ram_block5a47.PORTAADDR2
address_a[3] => ram_block5a0.PORTAADDR3
address_a[3] => ram_block5a1.PORTAADDR3
address_a[3] => ram_block5a2.PORTAADDR3
address_a[3] => ram_block5a3.PORTAADDR3
address_a[3] => ram_block5a4.PORTAADDR3
address_a[3] => ram_block5a5.PORTAADDR3
address_a[3] => ram_block5a6.PORTAADDR3
address_a[3] => ram_block5a7.PORTAADDR3
address_a[3] => ram_block5a8.PORTAADDR3
address_a[3] => ram_block5a9.PORTAADDR3
address_a[3] => ram_block5a10.PORTAADDR3
address_a[3] => ram_block5a11.PORTAADDR3
address_a[3] => ram_block5a12.PORTAADDR3
address_a[3] => ram_block5a13.PORTAADDR3
address_a[3] => ram_block5a14.PORTAADDR3
address_a[3] => ram_block5a15.PORTAADDR3
address_a[3] => ram_block5a16.PORTAADDR3
address_a[3] => ram_block5a17.PORTAADDR3
address_a[3] => ram_block5a18.PORTAADDR3
address_a[3] => ram_block5a19.PORTAADDR3
address_a[3] => ram_block5a20.PORTAADDR3
address_a[3] => ram_block5a21.PORTAADDR3
address_a[3] => ram_block5a22.PORTAADDR3
address_a[3] => ram_block5a23.PORTAADDR3
address_a[3] => ram_block5a24.PORTAADDR3
address_a[3] => ram_block5a25.PORTAADDR3
address_a[3] => ram_block5a26.PORTAADDR3
address_a[3] => ram_block5a27.PORTAADDR3
address_a[3] => ram_block5a28.PORTAADDR3
address_a[3] => ram_block5a29.PORTAADDR3
address_a[3] => ram_block5a30.PORTAADDR3
address_a[3] => ram_block5a31.PORTAADDR3
address_a[3] => ram_block5a32.PORTAADDR3
address_a[3] => ram_block5a33.PORTAADDR3
address_a[3] => ram_block5a34.PORTAADDR3
address_a[3] => ram_block5a35.PORTAADDR3
address_a[3] => ram_block5a36.PORTAADDR3
address_a[3] => ram_block5a37.PORTAADDR3
address_a[3] => ram_block5a38.PORTAADDR3
address_a[3] => ram_block5a39.PORTAADDR3
address_a[3] => ram_block5a40.PORTAADDR3
address_a[3] => ram_block5a41.PORTAADDR3
address_a[3] => ram_block5a42.PORTAADDR3
address_a[3] => ram_block5a43.PORTAADDR3
address_a[3] => ram_block5a44.PORTAADDR3
address_a[3] => ram_block5a45.PORTAADDR3
address_a[3] => ram_block5a46.PORTAADDR3
address_a[3] => ram_block5a47.PORTAADDR3
address_b[0] => ram_block5a0.PORTBADDR
address_b[0] => ram_block5a1.PORTBADDR
address_b[0] => ram_block5a2.PORTBADDR
address_b[0] => ram_block5a3.PORTBADDR
address_b[0] => ram_block5a4.PORTBADDR
address_b[0] => ram_block5a5.PORTBADDR
address_b[0] => ram_block5a6.PORTBADDR
address_b[0] => ram_block5a7.PORTBADDR
address_b[0] => ram_block5a8.PORTBADDR
address_b[0] => ram_block5a9.PORTBADDR
address_b[0] => ram_block5a10.PORTBADDR
address_b[0] => ram_block5a11.PORTBADDR
address_b[0] => ram_block5a12.PORTBADDR
address_b[0] => ram_block5a13.PORTBADDR
address_b[0] => ram_block5a14.PORTBADDR
address_b[0] => ram_block5a15.PORTBADDR
address_b[0] => ram_block5a16.PORTBADDR
address_b[0] => ram_block5a17.PORTBADDR
address_b[0] => ram_block5a18.PORTBADDR
address_b[0] => ram_block5a19.PORTBADDR
address_b[0] => ram_block5a20.PORTBADDR
address_b[0] => ram_block5a21.PORTBADDR
address_b[0] => ram_block5a22.PORTBADDR
address_b[0] => ram_block5a23.PORTBADDR
address_b[0] => ram_block5a24.PORTBADDR
address_b[0] => ram_block5a25.PORTBADDR
address_b[0] => ram_block5a26.PORTBADDR
address_b[0] => ram_block5a27.PORTBADDR
address_b[0] => ram_block5a28.PORTBADDR
address_b[0] => ram_block5a29.PORTBADDR
address_b[0] => ram_block5a30.PORTBADDR
address_b[0] => ram_block5a31.PORTBADDR
address_b[0] => ram_block5a32.PORTBADDR
address_b[0] => ram_block5a33.PORTBADDR
address_b[0] => ram_block5a34.PORTBADDR
address_b[0] => ram_block5a35.PORTBADDR
address_b[0] => ram_block5a36.PORTBADDR
address_b[0] => ram_block5a37.PORTBADDR
address_b[0] => ram_block5a38.PORTBADDR
address_b[0] => ram_block5a39.PORTBADDR
address_b[0] => ram_block5a40.PORTBADDR
address_b[0] => ram_block5a41.PORTBADDR
address_b[0] => ram_block5a42.PORTBADDR
address_b[0] => ram_block5a43.PORTBADDR
address_b[0] => ram_block5a44.PORTBADDR
address_b[0] => ram_block5a45.PORTBADDR
address_b[0] => ram_block5a46.PORTBADDR
address_b[0] => ram_block5a47.PORTBADDR
address_b[1] => ram_block5a0.PORTBADDR1
address_b[1] => ram_block5a1.PORTBADDR1
address_b[1] => ram_block5a2.PORTBADDR1
address_b[1] => ram_block5a3.PORTBADDR1
address_b[1] => ram_block5a4.PORTBADDR1
address_b[1] => ram_block5a5.PORTBADDR1
address_b[1] => ram_block5a6.PORTBADDR1
address_b[1] => ram_block5a7.PORTBADDR1
address_b[1] => ram_block5a8.PORTBADDR1
address_b[1] => ram_block5a9.PORTBADDR1
address_b[1] => ram_block5a10.PORTBADDR1
address_b[1] => ram_block5a11.PORTBADDR1
address_b[1] => ram_block5a12.PORTBADDR1
address_b[1] => ram_block5a13.PORTBADDR1
address_b[1] => ram_block5a14.PORTBADDR1
address_b[1] => ram_block5a15.PORTBADDR1
address_b[1] => ram_block5a16.PORTBADDR1
address_b[1] => ram_block5a17.PORTBADDR1
address_b[1] => ram_block5a18.PORTBADDR1
address_b[1] => ram_block5a19.PORTBADDR1
address_b[1] => ram_block5a20.PORTBADDR1
address_b[1] => ram_block5a21.PORTBADDR1
address_b[1] => ram_block5a22.PORTBADDR1
address_b[1] => ram_block5a23.PORTBADDR1
address_b[1] => ram_block5a24.PORTBADDR1
address_b[1] => ram_block5a25.PORTBADDR1
address_b[1] => ram_block5a26.PORTBADDR1
address_b[1] => ram_block5a27.PORTBADDR1
address_b[1] => ram_block5a28.PORTBADDR1
address_b[1] => ram_block5a29.PORTBADDR1
address_b[1] => ram_block5a30.PORTBADDR1
address_b[1] => ram_block5a31.PORTBADDR1
address_b[1] => ram_block5a32.PORTBADDR1
address_b[1] => ram_block5a33.PORTBADDR1
address_b[1] => ram_block5a34.PORTBADDR1
address_b[1] => ram_block5a35.PORTBADDR1
address_b[1] => ram_block5a36.PORTBADDR1
address_b[1] => ram_block5a37.PORTBADDR1
address_b[1] => ram_block5a38.PORTBADDR1
address_b[1] => ram_block5a39.PORTBADDR1
address_b[1] => ram_block5a40.PORTBADDR1
address_b[1] => ram_block5a41.PORTBADDR1
address_b[1] => ram_block5a42.PORTBADDR1
address_b[1] => ram_block5a43.PORTBADDR1
address_b[1] => ram_block5a44.PORTBADDR1
address_b[1] => ram_block5a45.PORTBADDR1
address_b[1] => ram_block5a46.PORTBADDR1
address_b[1] => ram_block5a47.PORTBADDR1
address_b[2] => ram_block5a0.PORTBADDR2
address_b[2] => ram_block5a1.PORTBADDR2
address_b[2] => ram_block5a2.PORTBADDR2
address_b[2] => ram_block5a3.PORTBADDR2
address_b[2] => ram_block5a4.PORTBADDR2
address_b[2] => ram_block5a5.PORTBADDR2
address_b[2] => ram_block5a6.PORTBADDR2
address_b[2] => ram_block5a7.PORTBADDR2
address_b[2] => ram_block5a8.PORTBADDR2
address_b[2] => ram_block5a9.PORTBADDR2
address_b[2] => ram_block5a10.PORTBADDR2
address_b[2] => ram_block5a11.PORTBADDR2
address_b[2] => ram_block5a12.PORTBADDR2
address_b[2] => ram_block5a13.PORTBADDR2
address_b[2] => ram_block5a14.PORTBADDR2
address_b[2] => ram_block5a15.PORTBADDR2
address_b[2] => ram_block5a16.PORTBADDR2
address_b[2] => ram_block5a17.PORTBADDR2
address_b[2] => ram_block5a18.PORTBADDR2
address_b[2] => ram_block5a19.PORTBADDR2
address_b[2] => ram_block5a20.PORTBADDR2
address_b[2] => ram_block5a21.PORTBADDR2
address_b[2] => ram_block5a22.PORTBADDR2
address_b[2] => ram_block5a23.PORTBADDR2
address_b[2] => ram_block5a24.PORTBADDR2
address_b[2] => ram_block5a25.PORTBADDR2
address_b[2] => ram_block5a26.PORTBADDR2
address_b[2] => ram_block5a27.PORTBADDR2
address_b[2] => ram_block5a28.PORTBADDR2
address_b[2] => ram_block5a29.PORTBADDR2
address_b[2] => ram_block5a30.PORTBADDR2
address_b[2] => ram_block5a31.PORTBADDR2
address_b[2] => ram_block5a32.PORTBADDR2
address_b[2] => ram_block5a33.PORTBADDR2
address_b[2] => ram_block5a34.PORTBADDR2
address_b[2] => ram_block5a35.PORTBADDR2
address_b[2] => ram_block5a36.PORTBADDR2
address_b[2] => ram_block5a37.PORTBADDR2
address_b[2] => ram_block5a38.PORTBADDR2
address_b[2] => ram_block5a39.PORTBADDR2
address_b[2] => ram_block5a40.PORTBADDR2
address_b[2] => ram_block5a41.PORTBADDR2
address_b[2] => ram_block5a42.PORTBADDR2
address_b[2] => ram_block5a43.PORTBADDR2
address_b[2] => ram_block5a44.PORTBADDR2
address_b[2] => ram_block5a45.PORTBADDR2
address_b[2] => ram_block5a46.PORTBADDR2
address_b[2] => ram_block5a47.PORTBADDR2
address_b[3] => ram_block5a0.PORTBADDR3
address_b[3] => ram_block5a1.PORTBADDR3
address_b[3] => ram_block5a2.PORTBADDR3
address_b[3] => ram_block5a3.PORTBADDR3
address_b[3] => ram_block5a4.PORTBADDR3
address_b[3] => ram_block5a5.PORTBADDR3
address_b[3] => ram_block5a6.PORTBADDR3
address_b[3] => ram_block5a7.PORTBADDR3
address_b[3] => ram_block5a8.PORTBADDR3
address_b[3] => ram_block5a9.PORTBADDR3
address_b[3] => ram_block5a10.PORTBADDR3
address_b[3] => ram_block5a11.PORTBADDR3
address_b[3] => ram_block5a12.PORTBADDR3
address_b[3] => ram_block5a13.PORTBADDR3
address_b[3] => ram_block5a14.PORTBADDR3
address_b[3] => ram_block5a15.PORTBADDR3
address_b[3] => ram_block5a16.PORTBADDR3
address_b[3] => ram_block5a17.PORTBADDR3
address_b[3] => ram_block5a18.PORTBADDR3
address_b[3] => ram_block5a19.PORTBADDR3
address_b[3] => ram_block5a20.PORTBADDR3
address_b[3] => ram_block5a21.PORTBADDR3
address_b[3] => ram_block5a22.PORTBADDR3
address_b[3] => ram_block5a23.PORTBADDR3
address_b[3] => ram_block5a24.PORTBADDR3
address_b[3] => ram_block5a25.PORTBADDR3
address_b[3] => ram_block5a26.PORTBADDR3
address_b[3] => ram_block5a27.PORTBADDR3
address_b[3] => ram_block5a28.PORTBADDR3
address_b[3] => ram_block5a29.PORTBADDR3
address_b[3] => ram_block5a30.PORTBADDR3
address_b[3] => ram_block5a31.PORTBADDR3
address_b[3] => ram_block5a32.PORTBADDR3
address_b[3] => ram_block5a33.PORTBADDR3
address_b[3] => ram_block5a34.PORTBADDR3
address_b[3] => ram_block5a35.PORTBADDR3
address_b[3] => ram_block5a36.PORTBADDR3
address_b[3] => ram_block5a37.PORTBADDR3
address_b[3] => ram_block5a38.PORTBADDR3
address_b[3] => ram_block5a39.PORTBADDR3
address_b[3] => ram_block5a40.PORTBADDR3
address_b[3] => ram_block5a41.PORTBADDR3
address_b[3] => ram_block5a42.PORTBADDR3
address_b[3] => ram_block5a43.PORTBADDR3
address_b[3] => ram_block5a44.PORTBADDR3
address_b[3] => ram_block5a45.PORTBADDR3
address_b[3] => ram_block5a46.PORTBADDR3
address_b[3] => ram_block5a47.PORTBADDR3
clock0 => ram_block5a0.CLK0
clock0 => ram_block5a1.CLK0
clock0 => ram_block5a2.CLK0
clock0 => ram_block5a3.CLK0
clock0 => ram_block5a4.CLK0
clock0 => ram_block5a5.CLK0
clock0 => ram_block5a6.CLK0
clock0 => ram_block5a7.CLK0
clock0 => ram_block5a8.CLK0
clock0 => ram_block5a9.CLK0
clock0 => ram_block5a10.CLK0
clock0 => ram_block5a11.CLK0
clock0 => ram_block5a12.CLK0
clock0 => ram_block5a13.CLK0
clock0 => ram_block5a14.CLK0
clock0 => ram_block5a15.CLK0
clock0 => ram_block5a16.CLK0
clock0 => ram_block5a17.CLK0
clock0 => ram_block5a18.CLK0
clock0 => ram_block5a19.CLK0
clock0 => ram_block5a20.CLK0
clock0 => ram_block5a21.CLK0
clock0 => ram_block5a22.CLK0
clock0 => ram_block5a23.CLK0
clock0 => ram_block5a24.CLK0
clock0 => ram_block5a25.CLK0
clock0 => ram_block5a26.CLK0
clock0 => ram_block5a27.CLK0
clock0 => ram_block5a28.CLK0
clock0 => ram_block5a29.CLK0
clock0 => ram_block5a30.CLK0
clock0 => ram_block5a31.CLK0
clock0 => ram_block5a32.CLK0
clock0 => ram_block5a33.CLK0
clock0 => ram_block5a34.CLK0
clock0 => ram_block5a35.CLK0
clock0 => ram_block5a36.CLK0
clock0 => ram_block5a37.CLK0
clock0 => ram_block5a38.CLK0
clock0 => ram_block5a39.CLK0
clock0 => ram_block5a40.CLK0
clock0 => ram_block5a41.CLK0
clock0 => ram_block5a42.CLK0
clock0 => ram_block5a43.CLK0
clock0 => ram_block5a44.CLK0
clock0 => ram_block5a45.CLK0
clock0 => ram_block5a46.CLK0
clock0 => ram_block5a47.CLK0
clocken0 => ram_block5a0.ENA0
clocken0 => ram_block5a1.ENA0
clocken0 => ram_block5a2.ENA0
clocken0 => ram_block5a3.ENA0
clocken0 => ram_block5a4.ENA0
clocken0 => ram_block5a5.ENA0
clocken0 => ram_block5a6.ENA0
clocken0 => ram_block5a7.ENA0
clocken0 => ram_block5a8.ENA0
clocken0 => ram_block5a9.ENA0
clocken0 => ram_block5a10.ENA0
clocken0 => ram_block5a11.ENA0
clocken0 => ram_block5a12.ENA0
clocken0 => ram_block5a13.ENA0
clocken0 => ram_block5a14.ENA0
clocken0 => ram_block5a15.ENA0
clocken0 => ram_block5a16.ENA0
clocken0 => ram_block5a17.ENA0
clocken0 => ram_block5a18.ENA0
clocken0 => ram_block5a19.ENA0
clocken0 => ram_block5a20.ENA0
clocken0 => ram_block5a21.ENA0
clocken0 => ram_block5a22.ENA0
clocken0 => ram_block5a23.ENA0
clocken0 => ram_block5a24.ENA0
clocken0 => ram_block5a25.ENA0
clocken0 => ram_block5a26.ENA0
clocken0 => ram_block5a27.ENA0
clocken0 => ram_block5a28.ENA0
clocken0 => ram_block5a29.ENA0
clocken0 => ram_block5a30.ENA0
clocken0 => ram_block5a31.ENA0
clocken0 => ram_block5a32.ENA0
clocken0 => ram_block5a33.ENA0
clocken0 => ram_block5a34.ENA0
clocken0 => ram_block5a35.ENA0
clocken0 => ram_block5a36.ENA0
clocken0 => ram_block5a37.ENA0
clocken0 => ram_block5a38.ENA0
clocken0 => ram_block5a39.ENA0
clocken0 => ram_block5a40.ENA0
clocken0 => ram_block5a41.ENA0
clocken0 => ram_block5a42.ENA0
clocken0 => ram_block5a43.ENA0
clocken0 => ram_block5a44.ENA0
clocken0 => ram_block5a45.ENA0
clocken0 => ram_block5a46.ENA0
clocken0 => ram_block5a47.ENA0
data_a[0] => ram_block5a0.PORTADATAIN
data_a[1] => ram_block5a1.PORTADATAIN
data_a[2] => ram_block5a2.PORTADATAIN
data_a[3] => ram_block5a3.PORTADATAIN
data_a[4] => ram_block5a4.PORTADATAIN
data_a[5] => ram_block5a5.PORTADATAIN
data_a[6] => ram_block5a6.PORTADATAIN
data_a[7] => ram_block5a7.PORTADATAIN
data_a[8] => ram_block5a8.PORTADATAIN
data_a[9] => ram_block5a9.PORTADATAIN
data_a[10] => ram_block5a10.PORTADATAIN
data_a[11] => ram_block5a11.PORTADATAIN
data_a[12] => ram_block5a12.PORTADATAIN
data_a[13] => ram_block5a13.PORTADATAIN
data_a[14] => ram_block5a14.PORTADATAIN
data_a[15] => ram_block5a15.PORTADATAIN
data_a[16] => ram_block5a16.PORTADATAIN
data_a[17] => ram_block5a17.PORTADATAIN
data_a[18] => ram_block5a18.PORTADATAIN
data_a[19] => ram_block5a19.PORTADATAIN
data_a[20] => ram_block5a20.PORTADATAIN
data_a[21] => ram_block5a21.PORTADATAIN
data_a[22] => ram_block5a22.PORTADATAIN
data_a[23] => ram_block5a23.PORTADATAIN
data_a[24] => ram_block5a24.PORTADATAIN
data_a[25] => ram_block5a25.PORTADATAIN
data_a[26] => ram_block5a26.PORTADATAIN
data_a[27] => ram_block5a27.PORTADATAIN
data_a[28] => ram_block5a28.PORTADATAIN
data_a[29] => ram_block5a29.PORTADATAIN
data_a[30] => ram_block5a30.PORTADATAIN
data_a[31] => ram_block5a31.PORTADATAIN
data_a[32] => ram_block5a32.PORTADATAIN
data_a[33] => ram_block5a33.PORTADATAIN
data_a[34] => ram_block5a34.PORTADATAIN
data_a[35] => ram_block5a35.PORTADATAIN
data_a[36] => ram_block5a36.PORTADATAIN
data_a[37] => ram_block5a37.PORTADATAIN
data_a[38] => ram_block5a38.PORTADATAIN
data_a[39] => ram_block5a39.PORTADATAIN
data_a[40] => ram_block5a40.PORTADATAIN
data_a[41] => ram_block5a41.PORTADATAIN
data_a[42] => ram_block5a42.PORTADATAIN
data_a[43] => ram_block5a43.PORTADATAIN
data_a[44] => ram_block5a44.PORTADATAIN
data_a[45] => ram_block5a45.PORTADATAIN
data_a[46] => ram_block5a46.PORTADATAIN
data_a[47] => ram_block5a47.PORTADATAIN
q_b[0] <= ram_block5a0.PORTBDATAOUT
q_b[1] <= ram_block5a1.PORTBDATAOUT
q_b[2] <= ram_block5a2.PORTBDATAOUT
q_b[3] <= ram_block5a3.PORTBDATAOUT
q_b[4] <= ram_block5a4.PORTBDATAOUT
q_b[5] <= ram_block5a5.PORTBDATAOUT
q_b[6] <= ram_block5a6.PORTBDATAOUT
q_b[7] <= ram_block5a7.PORTBDATAOUT
q_b[8] <= ram_block5a8.PORTBDATAOUT
q_b[9] <= ram_block5a9.PORTBDATAOUT
q_b[10] <= ram_block5a10.PORTBDATAOUT
q_b[11] <= ram_block5a11.PORTBDATAOUT
q_b[12] <= ram_block5a12.PORTBDATAOUT
q_b[13] <= ram_block5a13.PORTBDATAOUT
q_b[14] <= ram_block5a14.PORTBDATAOUT
q_b[15] <= ram_block5a15.PORTBDATAOUT
q_b[16] <= ram_block5a16.PORTBDATAOUT
q_b[17] <= ram_block5a17.PORTBDATAOUT
q_b[18] <= ram_block5a18.PORTBDATAOUT
q_b[19] <= ram_block5a19.PORTBDATAOUT
q_b[20] <= ram_block5a20.PORTBDATAOUT
q_b[21] <= ram_block5a21.PORTBDATAOUT
q_b[22] <= ram_block5a22.PORTBDATAOUT
q_b[23] <= ram_block5a23.PORTBDATAOUT
q_b[24] <= ram_block5a24.PORTBDATAOUT
q_b[25] <= ram_block5a25.PORTBDATAOUT
q_b[26] <= ram_block5a26.PORTBDATAOUT
q_b[27] <= ram_block5a27.PORTBDATAOUT
q_b[28] <= ram_block5a28.PORTBDATAOUT
q_b[29] <= ram_block5a29.PORTBDATAOUT
q_b[30] <= ram_block5a30.PORTBDATAOUT
q_b[31] <= ram_block5a31.PORTBDATAOUT
q_b[32] <= ram_block5a32.PORTBDATAOUT
q_b[33] <= ram_block5a33.PORTBDATAOUT
q_b[34] <= ram_block5a34.PORTBDATAOUT
q_b[35] <= ram_block5a35.PORTBDATAOUT
q_b[36] <= ram_block5a36.PORTBDATAOUT
q_b[37] <= ram_block5a37.PORTBDATAOUT
q_b[38] <= ram_block5a38.PORTBDATAOUT
q_b[39] <= ram_block5a39.PORTBDATAOUT
q_b[40] <= ram_block5a40.PORTBDATAOUT
q_b[41] <= ram_block5a41.PORTBDATAOUT
q_b[42] <= ram_block5a42.PORTBDATAOUT
q_b[43] <= ram_block5a43.PORTBDATAOUT
q_b[44] <= ram_block5a44.PORTBDATAOUT
q_b[45] <= ram_block5a45.PORTBDATAOUT
q_b[46] <= ram_block5a46.PORTBDATAOUT
q_b[47] <= ram_block5a47.PORTBDATAOUT
wren_a => ram_block5a0.PORTAWE
wren_a => ram_block5a1.PORTAWE
wren_a => ram_block5a2.PORTAWE
wren_a => ram_block5a3.PORTAWE
wren_a => ram_block5a4.PORTAWE
wren_a => ram_block5a5.PORTAWE
wren_a => ram_block5a6.PORTAWE
wren_a => ram_block5a7.PORTAWE
wren_a => ram_block5a8.PORTAWE
wren_a => ram_block5a9.PORTAWE
wren_a => ram_block5a10.PORTAWE
wren_a => ram_block5a11.PORTAWE
wren_a => ram_block5a12.PORTAWE
wren_a => ram_block5a13.PORTAWE
wren_a => ram_block5a14.PORTAWE
wren_a => ram_block5a15.PORTAWE
wren_a => ram_block5a16.PORTAWE
wren_a => ram_block5a17.PORTAWE
wren_a => ram_block5a18.PORTAWE
wren_a => ram_block5a19.PORTAWE
wren_a => ram_block5a20.PORTAWE
wren_a => ram_block5a21.PORTAWE
wren_a => ram_block5a22.PORTAWE
wren_a => ram_block5a23.PORTAWE
wren_a => ram_block5a24.PORTAWE
wren_a => ram_block5a25.PORTAWE
wren_a => ram_block5a26.PORTAWE
wren_a => ram_block5a27.PORTAWE
wren_a => ram_block5a28.PORTAWE
wren_a => ram_block5a29.PORTAWE
wren_a => ram_block5a30.PORTAWE
wren_a => ram_block5a31.PORTAWE
wren_a => ram_block5a32.PORTAWE
wren_a => ram_block5a33.PORTAWE
wren_a => ram_block5a34.PORTAWE
wren_a => ram_block5a35.PORTAWE
wren_a => ram_block5a36.PORTAWE
wren_a => ram_block5a37.PORTAWE
wren_a => ram_block5a38.PORTAWE
wren_a => ram_block5a39.PORTAWE
wren_a => ram_block5a40.PORTAWE
wren_a => ram_block5a41.PORTAWE
wren_a => ram_block5a42.PORTAWE
wren_a => ram_block5a43.PORTAWE
wren_a => ram_block5a44.PORTAWE
wren_a => ram_block5a45.PORTAWE
wren_a => ram_block5a46.PORTAWE
wren_a => ram_block5a47.PORTAWE


|img_coding|encoder_shift_register:encoder_shift_register_inst2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6901:auto_generated|cntr_qqf:cntr1
clk_en => counter_reg_bit[3].IN0
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE


|img_coding|encoder_shift_register:encoder_shift_register_inst2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6901:auto_generated|cntr_qqf:cntr1|cmpr_qgc:cmpr6
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1


|img_coding|encoder_shift_register:encoder_shift_register_inst2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6901:auto_generated|cntr_gah:cntr3
aset => counter_reg_bit[3].IN0
clk_en => counter_reg_bit[3].IN0
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
cout <= cout_actual.DB_MAX_OUTPUT_PORT_TYPE


|img_coding|encoder_shift_register:encoder_shift_register_inst3
aclr => aclr.IN1
clken => clken.IN1
clock => clock.IN1
shiftin[0] => shiftin[0].IN1
shiftin[1] => shiftin[1].IN1
shiftin[2] => shiftin[2].IN1
shiftin[3] => shiftin[3].IN1
shiftin[4] => shiftin[4].IN1
shiftin[5] => shiftin[5].IN1
shiftin[6] => shiftin[6].IN1
shiftin[7] => shiftin[7].IN1
shiftin[8] => shiftin[8].IN1
shiftin[9] => shiftin[9].IN1
shiftin[10] => shiftin[10].IN1
shiftin[11] => shiftin[11].IN1
shiftin[12] => shiftin[12].IN1
shiftin[13] => shiftin[13].IN1
shiftin[14] => shiftin[14].IN1
shiftin[15] => shiftin[15].IN1
shiftout[0] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[1] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[2] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[3] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[4] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[5] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[6] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[7] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[8] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[9] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[10] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[11] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[12] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[13] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[14] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[15] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
taps0x[0] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps0x[1] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps0x[2] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps0x[3] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps0x[4] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps0x[5] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps0x[6] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps0x[7] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps0x[8] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps0x[9] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps0x[10] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps0x[11] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps0x[12] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps0x[13] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps0x[14] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps0x[15] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps1x[0] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps1x[1] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps1x[2] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps1x[3] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps1x[4] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps1x[5] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps1x[6] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps1x[7] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps1x[8] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps1x[9] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps1x[10] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps1x[11] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps1x[12] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps1x[13] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps1x[14] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps1x[15] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps2x[0] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps2x[1] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps2x[2] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps2x[3] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps2x[4] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps2x[5] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps2x[6] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps2x[7] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps2x[8] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps2x[9] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps2x[10] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps2x[11] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps2x[12] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps2x[13] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps2x[14] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps2x[15] <= altshift_taps:ALTSHIFT_TAPS_component.taps


|img_coding|encoder_shift_register:encoder_shift_register_inst3|altshift_taps:ALTSHIFT_TAPS_component
shiftin[0] => shift_taps_6901:auto_generated.shiftin[0]
shiftin[1] => shift_taps_6901:auto_generated.shiftin[1]
shiftin[2] => shift_taps_6901:auto_generated.shiftin[2]
shiftin[3] => shift_taps_6901:auto_generated.shiftin[3]
shiftin[4] => shift_taps_6901:auto_generated.shiftin[4]
shiftin[5] => shift_taps_6901:auto_generated.shiftin[5]
shiftin[6] => shift_taps_6901:auto_generated.shiftin[6]
shiftin[7] => shift_taps_6901:auto_generated.shiftin[7]
shiftin[8] => shift_taps_6901:auto_generated.shiftin[8]
shiftin[9] => shift_taps_6901:auto_generated.shiftin[9]
shiftin[10] => shift_taps_6901:auto_generated.shiftin[10]
shiftin[11] => shift_taps_6901:auto_generated.shiftin[11]
shiftin[12] => shift_taps_6901:auto_generated.shiftin[12]
shiftin[13] => shift_taps_6901:auto_generated.shiftin[13]
shiftin[14] => shift_taps_6901:auto_generated.shiftin[14]
shiftin[15] => shift_taps_6901:auto_generated.shiftin[15]
clock => shift_taps_6901:auto_generated.clock
clken => shift_taps_6901:auto_generated.clken
shiftout[0] <= shift_taps_6901:auto_generated.shiftout[0]
shiftout[1] <= shift_taps_6901:auto_generated.shiftout[1]
shiftout[2] <= shift_taps_6901:auto_generated.shiftout[2]
shiftout[3] <= shift_taps_6901:auto_generated.shiftout[3]
shiftout[4] <= shift_taps_6901:auto_generated.shiftout[4]
shiftout[5] <= shift_taps_6901:auto_generated.shiftout[5]
shiftout[6] <= shift_taps_6901:auto_generated.shiftout[6]
shiftout[7] <= shift_taps_6901:auto_generated.shiftout[7]
shiftout[8] <= shift_taps_6901:auto_generated.shiftout[8]
shiftout[9] <= shift_taps_6901:auto_generated.shiftout[9]
shiftout[10] <= shift_taps_6901:auto_generated.shiftout[10]
shiftout[11] <= shift_taps_6901:auto_generated.shiftout[11]
shiftout[12] <= shift_taps_6901:auto_generated.shiftout[12]
shiftout[13] <= shift_taps_6901:auto_generated.shiftout[13]
shiftout[14] <= shift_taps_6901:auto_generated.shiftout[14]
shiftout[15] <= shift_taps_6901:auto_generated.shiftout[15]
taps[0] <= shift_taps_6901:auto_generated.taps[0]
taps[1] <= shift_taps_6901:auto_generated.taps[1]
taps[2] <= shift_taps_6901:auto_generated.taps[2]
taps[3] <= shift_taps_6901:auto_generated.taps[3]
taps[4] <= shift_taps_6901:auto_generated.taps[4]
taps[5] <= shift_taps_6901:auto_generated.taps[5]
taps[6] <= shift_taps_6901:auto_generated.taps[6]
taps[7] <= shift_taps_6901:auto_generated.taps[7]
taps[8] <= shift_taps_6901:auto_generated.taps[8]
taps[9] <= shift_taps_6901:auto_generated.taps[9]
taps[10] <= shift_taps_6901:auto_generated.taps[10]
taps[11] <= shift_taps_6901:auto_generated.taps[11]
taps[12] <= shift_taps_6901:auto_generated.taps[12]
taps[13] <= shift_taps_6901:auto_generated.taps[13]
taps[14] <= shift_taps_6901:auto_generated.taps[14]
taps[15] <= shift_taps_6901:auto_generated.taps[15]
taps[16] <= shift_taps_6901:auto_generated.taps[16]
taps[17] <= shift_taps_6901:auto_generated.taps[17]
taps[18] <= shift_taps_6901:auto_generated.taps[18]
taps[19] <= shift_taps_6901:auto_generated.taps[19]
taps[20] <= shift_taps_6901:auto_generated.taps[20]
taps[21] <= shift_taps_6901:auto_generated.taps[21]
taps[22] <= shift_taps_6901:auto_generated.taps[22]
taps[23] <= shift_taps_6901:auto_generated.taps[23]
taps[24] <= shift_taps_6901:auto_generated.taps[24]
taps[25] <= shift_taps_6901:auto_generated.taps[25]
taps[26] <= shift_taps_6901:auto_generated.taps[26]
taps[27] <= shift_taps_6901:auto_generated.taps[27]
taps[28] <= shift_taps_6901:auto_generated.taps[28]
taps[29] <= shift_taps_6901:auto_generated.taps[29]
taps[30] <= shift_taps_6901:auto_generated.taps[30]
taps[31] <= shift_taps_6901:auto_generated.taps[31]
taps[32] <= shift_taps_6901:auto_generated.taps[32]
taps[33] <= shift_taps_6901:auto_generated.taps[33]
taps[34] <= shift_taps_6901:auto_generated.taps[34]
taps[35] <= shift_taps_6901:auto_generated.taps[35]
taps[36] <= shift_taps_6901:auto_generated.taps[36]
taps[37] <= shift_taps_6901:auto_generated.taps[37]
taps[38] <= shift_taps_6901:auto_generated.taps[38]
taps[39] <= shift_taps_6901:auto_generated.taps[39]
taps[40] <= shift_taps_6901:auto_generated.taps[40]
taps[41] <= shift_taps_6901:auto_generated.taps[41]
taps[42] <= shift_taps_6901:auto_generated.taps[42]
taps[43] <= shift_taps_6901:auto_generated.taps[43]
taps[44] <= shift_taps_6901:auto_generated.taps[44]
taps[45] <= shift_taps_6901:auto_generated.taps[45]
taps[46] <= shift_taps_6901:auto_generated.taps[46]
taps[47] <= shift_taps_6901:auto_generated.taps[47]
aclr => shift_taps_6901:auto_generated.aclr


|img_coding|encoder_shift_register:encoder_shift_register_inst3|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6901:auto_generated
aclr => dffe4.IN0
aclr => cntr_gah:cntr3.aset
clken => altsyncram_f1d1:altsyncram2.clocken0
clken => cntr_qqf:cntr1.clk_en
clken => cntr_gah:cntr3.clk_en
clken => dffe4.ENA
clock => altsyncram_f1d1:altsyncram2.clock0
clock => cntr_qqf:cntr1.clock
clock => cntr_gah:cntr3.clock
clock => dffe4.CLK
shiftin[0] => altsyncram_f1d1:altsyncram2.data_a[0]
shiftin[1] => altsyncram_f1d1:altsyncram2.data_a[1]
shiftin[2] => altsyncram_f1d1:altsyncram2.data_a[2]
shiftin[3] => altsyncram_f1d1:altsyncram2.data_a[3]
shiftin[4] => altsyncram_f1d1:altsyncram2.data_a[4]
shiftin[5] => altsyncram_f1d1:altsyncram2.data_a[5]
shiftin[6] => altsyncram_f1d1:altsyncram2.data_a[6]
shiftin[7] => altsyncram_f1d1:altsyncram2.data_a[7]
shiftin[8] => altsyncram_f1d1:altsyncram2.data_a[8]
shiftin[9] => altsyncram_f1d1:altsyncram2.data_a[9]
shiftin[10] => altsyncram_f1d1:altsyncram2.data_a[10]
shiftin[11] => altsyncram_f1d1:altsyncram2.data_a[11]
shiftin[12] => altsyncram_f1d1:altsyncram2.data_a[12]
shiftin[13] => altsyncram_f1d1:altsyncram2.data_a[13]
shiftin[14] => altsyncram_f1d1:altsyncram2.data_a[14]
shiftin[15] => altsyncram_f1d1:altsyncram2.data_a[15]
shiftout[0] <= altsyncram_f1d1:altsyncram2.q_b[32]
shiftout[1] <= altsyncram_f1d1:altsyncram2.q_b[33]
shiftout[2] <= altsyncram_f1d1:altsyncram2.q_b[34]
shiftout[3] <= altsyncram_f1d1:altsyncram2.q_b[35]
shiftout[4] <= altsyncram_f1d1:altsyncram2.q_b[36]
shiftout[5] <= altsyncram_f1d1:altsyncram2.q_b[37]
shiftout[6] <= altsyncram_f1d1:altsyncram2.q_b[38]
shiftout[7] <= altsyncram_f1d1:altsyncram2.q_b[39]
shiftout[8] <= altsyncram_f1d1:altsyncram2.q_b[40]
shiftout[9] <= altsyncram_f1d1:altsyncram2.q_b[41]
shiftout[10] <= altsyncram_f1d1:altsyncram2.q_b[42]
shiftout[11] <= altsyncram_f1d1:altsyncram2.q_b[43]
shiftout[12] <= altsyncram_f1d1:altsyncram2.q_b[44]
shiftout[13] <= altsyncram_f1d1:altsyncram2.q_b[45]
shiftout[14] <= altsyncram_f1d1:altsyncram2.q_b[46]
shiftout[15] <= altsyncram_f1d1:altsyncram2.q_b[47]
taps[0] <= altsyncram_f1d1:altsyncram2.q_b[0]
taps[1] <= altsyncram_f1d1:altsyncram2.q_b[1]
taps[2] <= altsyncram_f1d1:altsyncram2.q_b[2]
taps[3] <= altsyncram_f1d1:altsyncram2.q_b[3]
taps[4] <= altsyncram_f1d1:altsyncram2.q_b[4]
taps[5] <= altsyncram_f1d1:altsyncram2.q_b[5]
taps[6] <= altsyncram_f1d1:altsyncram2.q_b[6]
taps[7] <= altsyncram_f1d1:altsyncram2.q_b[7]
taps[8] <= altsyncram_f1d1:altsyncram2.q_b[8]
taps[9] <= altsyncram_f1d1:altsyncram2.q_b[9]
taps[10] <= altsyncram_f1d1:altsyncram2.q_b[10]
taps[11] <= altsyncram_f1d1:altsyncram2.q_b[11]
taps[12] <= altsyncram_f1d1:altsyncram2.q_b[12]
taps[13] <= altsyncram_f1d1:altsyncram2.q_b[13]
taps[14] <= altsyncram_f1d1:altsyncram2.q_b[14]
taps[15] <= altsyncram_f1d1:altsyncram2.q_b[15]
taps[16] <= altsyncram_f1d1:altsyncram2.q_b[16]
taps[17] <= altsyncram_f1d1:altsyncram2.q_b[17]
taps[18] <= altsyncram_f1d1:altsyncram2.q_b[18]
taps[19] <= altsyncram_f1d1:altsyncram2.q_b[19]
taps[20] <= altsyncram_f1d1:altsyncram2.q_b[20]
taps[21] <= altsyncram_f1d1:altsyncram2.q_b[21]
taps[22] <= altsyncram_f1d1:altsyncram2.q_b[22]
taps[23] <= altsyncram_f1d1:altsyncram2.q_b[23]
taps[24] <= altsyncram_f1d1:altsyncram2.q_b[24]
taps[25] <= altsyncram_f1d1:altsyncram2.q_b[25]
taps[26] <= altsyncram_f1d1:altsyncram2.q_b[26]
taps[27] <= altsyncram_f1d1:altsyncram2.q_b[27]
taps[28] <= altsyncram_f1d1:altsyncram2.q_b[28]
taps[29] <= altsyncram_f1d1:altsyncram2.q_b[29]
taps[30] <= altsyncram_f1d1:altsyncram2.q_b[30]
taps[31] <= altsyncram_f1d1:altsyncram2.q_b[31]
taps[32] <= altsyncram_f1d1:altsyncram2.q_b[32]
taps[33] <= altsyncram_f1d1:altsyncram2.q_b[33]
taps[34] <= altsyncram_f1d1:altsyncram2.q_b[34]
taps[35] <= altsyncram_f1d1:altsyncram2.q_b[35]
taps[36] <= altsyncram_f1d1:altsyncram2.q_b[36]
taps[37] <= altsyncram_f1d1:altsyncram2.q_b[37]
taps[38] <= altsyncram_f1d1:altsyncram2.q_b[38]
taps[39] <= altsyncram_f1d1:altsyncram2.q_b[39]
taps[40] <= altsyncram_f1d1:altsyncram2.q_b[40]
taps[41] <= altsyncram_f1d1:altsyncram2.q_b[41]
taps[42] <= altsyncram_f1d1:altsyncram2.q_b[42]
taps[43] <= altsyncram_f1d1:altsyncram2.q_b[43]
taps[44] <= altsyncram_f1d1:altsyncram2.q_b[44]
taps[45] <= altsyncram_f1d1:altsyncram2.q_b[45]
taps[46] <= altsyncram_f1d1:altsyncram2.q_b[46]
taps[47] <= altsyncram_f1d1:altsyncram2.q_b[47]


|img_coding|encoder_shift_register:encoder_shift_register_inst3|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6901:auto_generated|altsyncram_f1d1:altsyncram2
aclr0 => ram_block5a0.CLR0
aclr0 => ram_block5a1.CLR0
aclr0 => ram_block5a2.CLR0
aclr0 => ram_block5a3.CLR0
aclr0 => ram_block5a4.CLR0
aclr0 => ram_block5a5.CLR0
aclr0 => ram_block5a6.CLR0
aclr0 => ram_block5a7.CLR0
aclr0 => ram_block5a8.CLR0
aclr0 => ram_block5a9.CLR0
aclr0 => ram_block5a10.CLR0
aclr0 => ram_block5a11.CLR0
aclr0 => ram_block5a12.CLR0
aclr0 => ram_block5a13.CLR0
aclr0 => ram_block5a14.CLR0
aclr0 => ram_block5a15.CLR0
aclr0 => ram_block5a16.CLR0
aclr0 => ram_block5a17.CLR0
aclr0 => ram_block5a18.CLR0
aclr0 => ram_block5a19.CLR0
aclr0 => ram_block5a20.CLR0
aclr0 => ram_block5a21.CLR0
aclr0 => ram_block5a22.CLR0
aclr0 => ram_block5a23.CLR0
aclr0 => ram_block5a24.CLR0
aclr0 => ram_block5a25.CLR0
aclr0 => ram_block5a26.CLR0
aclr0 => ram_block5a27.CLR0
aclr0 => ram_block5a28.CLR0
aclr0 => ram_block5a29.CLR0
aclr0 => ram_block5a30.CLR0
aclr0 => ram_block5a31.CLR0
aclr0 => ram_block5a32.CLR0
aclr0 => ram_block5a33.CLR0
aclr0 => ram_block5a34.CLR0
aclr0 => ram_block5a35.CLR0
aclr0 => ram_block5a36.CLR0
aclr0 => ram_block5a37.CLR0
aclr0 => ram_block5a38.CLR0
aclr0 => ram_block5a39.CLR0
aclr0 => ram_block5a40.CLR0
aclr0 => ram_block5a41.CLR0
aclr0 => ram_block5a42.CLR0
aclr0 => ram_block5a43.CLR0
aclr0 => ram_block5a44.CLR0
aclr0 => ram_block5a45.CLR0
aclr0 => ram_block5a46.CLR0
aclr0 => ram_block5a47.CLR0
address_a[0] => ram_block5a0.PORTAADDR
address_a[0] => ram_block5a1.PORTAADDR
address_a[0] => ram_block5a2.PORTAADDR
address_a[0] => ram_block5a3.PORTAADDR
address_a[0] => ram_block5a4.PORTAADDR
address_a[0] => ram_block5a5.PORTAADDR
address_a[0] => ram_block5a6.PORTAADDR
address_a[0] => ram_block5a7.PORTAADDR
address_a[0] => ram_block5a8.PORTAADDR
address_a[0] => ram_block5a9.PORTAADDR
address_a[0] => ram_block5a10.PORTAADDR
address_a[0] => ram_block5a11.PORTAADDR
address_a[0] => ram_block5a12.PORTAADDR
address_a[0] => ram_block5a13.PORTAADDR
address_a[0] => ram_block5a14.PORTAADDR
address_a[0] => ram_block5a15.PORTAADDR
address_a[0] => ram_block5a16.PORTAADDR
address_a[0] => ram_block5a17.PORTAADDR
address_a[0] => ram_block5a18.PORTAADDR
address_a[0] => ram_block5a19.PORTAADDR
address_a[0] => ram_block5a20.PORTAADDR
address_a[0] => ram_block5a21.PORTAADDR
address_a[0] => ram_block5a22.PORTAADDR
address_a[0] => ram_block5a23.PORTAADDR
address_a[0] => ram_block5a24.PORTAADDR
address_a[0] => ram_block5a25.PORTAADDR
address_a[0] => ram_block5a26.PORTAADDR
address_a[0] => ram_block5a27.PORTAADDR
address_a[0] => ram_block5a28.PORTAADDR
address_a[0] => ram_block5a29.PORTAADDR
address_a[0] => ram_block5a30.PORTAADDR
address_a[0] => ram_block5a31.PORTAADDR
address_a[0] => ram_block5a32.PORTAADDR
address_a[0] => ram_block5a33.PORTAADDR
address_a[0] => ram_block5a34.PORTAADDR
address_a[0] => ram_block5a35.PORTAADDR
address_a[0] => ram_block5a36.PORTAADDR
address_a[0] => ram_block5a37.PORTAADDR
address_a[0] => ram_block5a38.PORTAADDR
address_a[0] => ram_block5a39.PORTAADDR
address_a[0] => ram_block5a40.PORTAADDR
address_a[0] => ram_block5a41.PORTAADDR
address_a[0] => ram_block5a42.PORTAADDR
address_a[0] => ram_block5a43.PORTAADDR
address_a[0] => ram_block5a44.PORTAADDR
address_a[0] => ram_block5a45.PORTAADDR
address_a[0] => ram_block5a46.PORTAADDR
address_a[0] => ram_block5a47.PORTAADDR
address_a[1] => ram_block5a0.PORTAADDR1
address_a[1] => ram_block5a1.PORTAADDR1
address_a[1] => ram_block5a2.PORTAADDR1
address_a[1] => ram_block5a3.PORTAADDR1
address_a[1] => ram_block5a4.PORTAADDR1
address_a[1] => ram_block5a5.PORTAADDR1
address_a[1] => ram_block5a6.PORTAADDR1
address_a[1] => ram_block5a7.PORTAADDR1
address_a[1] => ram_block5a8.PORTAADDR1
address_a[1] => ram_block5a9.PORTAADDR1
address_a[1] => ram_block5a10.PORTAADDR1
address_a[1] => ram_block5a11.PORTAADDR1
address_a[1] => ram_block5a12.PORTAADDR1
address_a[1] => ram_block5a13.PORTAADDR1
address_a[1] => ram_block5a14.PORTAADDR1
address_a[1] => ram_block5a15.PORTAADDR1
address_a[1] => ram_block5a16.PORTAADDR1
address_a[1] => ram_block5a17.PORTAADDR1
address_a[1] => ram_block5a18.PORTAADDR1
address_a[1] => ram_block5a19.PORTAADDR1
address_a[1] => ram_block5a20.PORTAADDR1
address_a[1] => ram_block5a21.PORTAADDR1
address_a[1] => ram_block5a22.PORTAADDR1
address_a[1] => ram_block5a23.PORTAADDR1
address_a[1] => ram_block5a24.PORTAADDR1
address_a[1] => ram_block5a25.PORTAADDR1
address_a[1] => ram_block5a26.PORTAADDR1
address_a[1] => ram_block5a27.PORTAADDR1
address_a[1] => ram_block5a28.PORTAADDR1
address_a[1] => ram_block5a29.PORTAADDR1
address_a[1] => ram_block5a30.PORTAADDR1
address_a[1] => ram_block5a31.PORTAADDR1
address_a[1] => ram_block5a32.PORTAADDR1
address_a[1] => ram_block5a33.PORTAADDR1
address_a[1] => ram_block5a34.PORTAADDR1
address_a[1] => ram_block5a35.PORTAADDR1
address_a[1] => ram_block5a36.PORTAADDR1
address_a[1] => ram_block5a37.PORTAADDR1
address_a[1] => ram_block5a38.PORTAADDR1
address_a[1] => ram_block5a39.PORTAADDR1
address_a[1] => ram_block5a40.PORTAADDR1
address_a[1] => ram_block5a41.PORTAADDR1
address_a[1] => ram_block5a42.PORTAADDR1
address_a[1] => ram_block5a43.PORTAADDR1
address_a[1] => ram_block5a44.PORTAADDR1
address_a[1] => ram_block5a45.PORTAADDR1
address_a[1] => ram_block5a46.PORTAADDR1
address_a[1] => ram_block5a47.PORTAADDR1
address_a[2] => ram_block5a0.PORTAADDR2
address_a[2] => ram_block5a1.PORTAADDR2
address_a[2] => ram_block5a2.PORTAADDR2
address_a[2] => ram_block5a3.PORTAADDR2
address_a[2] => ram_block5a4.PORTAADDR2
address_a[2] => ram_block5a5.PORTAADDR2
address_a[2] => ram_block5a6.PORTAADDR2
address_a[2] => ram_block5a7.PORTAADDR2
address_a[2] => ram_block5a8.PORTAADDR2
address_a[2] => ram_block5a9.PORTAADDR2
address_a[2] => ram_block5a10.PORTAADDR2
address_a[2] => ram_block5a11.PORTAADDR2
address_a[2] => ram_block5a12.PORTAADDR2
address_a[2] => ram_block5a13.PORTAADDR2
address_a[2] => ram_block5a14.PORTAADDR2
address_a[2] => ram_block5a15.PORTAADDR2
address_a[2] => ram_block5a16.PORTAADDR2
address_a[2] => ram_block5a17.PORTAADDR2
address_a[2] => ram_block5a18.PORTAADDR2
address_a[2] => ram_block5a19.PORTAADDR2
address_a[2] => ram_block5a20.PORTAADDR2
address_a[2] => ram_block5a21.PORTAADDR2
address_a[2] => ram_block5a22.PORTAADDR2
address_a[2] => ram_block5a23.PORTAADDR2
address_a[2] => ram_block5a24.PORTAADDR2
address_a[2] => ram_block5a25.PORTAADDR2
address_a[2] => ram_block5a26.PORTAADDR2
address_a[2] => ram_block5a27.PORTAADDR2
address_a[2] => ram_block5a28.PORTAADDR2
address_a[2] => ram_block5a29.PORTAADDR2
address_a[2] => ram_block5a30.PORTAADDR2
address_a[2] => ram_block5a31.PORTAADDR2
address_a[2] => ram_block5a32.PORTAADDR2
address_a[2] => ram_block5a33.PORTAADDR2
address_a[2] => ram_block5a34.PORTAADDR2
address_a[2] => ram_block5a35.PORTAADDR2
address_a[2] => ram_block5a36.PORTAADDR2
address_a[2] => ram_block5a37.PORTAADDR2
address_a[2] => ram_block5a38.PORTAADDR2
address_a[2] => ram_block5a39.PORTAADDR2
address_a[2] => ram_block5a40.PORTAADDR2
address_a[2] => ram_block5a41.PORTAADDR2
address_a[2] => ram_block5a42.PORTAADDR2
address_a[2] => ram_block5a43.PORTAADDR2
address_a[2] => ram_block5a44.PORTAADDR2
address_a[2] => ram_block5a45.PORTAADDR2
address_a[2] => ram_block5a46.PORTAADDR2
address_a[2] => ram_block5a47.PORTAADDR2
address_a[3] => ram_block5a0.PORTAADDR3
address_a[3] => ram_block5a1.PORTAADDR3
address_a[3] => ram_block5a2.PORTAADDR3
address_a[3] => ram_block5a3.PORTAADDR3
address_a[3] => ram_block5a4.PORTAADDR3
address_a[3] => ram_block5a5.PORTAADDR3
address_a[3] => ram_block5a6.PORTAADDR3
address_a[3] => ram_block5a7.PORTAADDR3
address_a[3] => ram_block5a8.PORTAADDR3
address_a[3] => ram_block5a9.PORTAADDR3
address_a[3] => ram_block5a10.PORTAADDR3
address_a[3] => ram_block5a11.PORTAADDR3
address_a[3] => ram_block5a12.PORTAADDR3
address_a[3] => ram_block5a13.PORTAADDR3
address_a[3] => ram_block5a14.PORTAADDR3
address_a[3] => ram_block5a15.PORTAADDR3
address_a[3] => ram_block5a16.PORTAADDR3
address_a[3] => ram_block5a17.PORTAADDR3
address_a[3] => ram_block5a18.PORTAADDR3
address_a[3] => ram_block5a19.PORTAADDR3
address_a[3] => ram_block5a20.PORTAADDR3
address_a[3] => ram_block5a21.PORTAADDR3
address_a[3] => ram_block5a22.PORTAADDR3
address_a[3] => ram_block5a23.PORTAADDR3
address_a[3] => ram_block5a24.PORTAADDR3
address_a[3] => ram_block5a25.PORTAADDR3
address_a[3] => ram_block5a26.PORTAADDR3
address_a[3] => ram_block5a27.PORTAADDR3
address_a[3] => ram_block5a28.PORTAADDR3
address_a[3] => ram_block5a29.PORTAADDR3
address_a[3] => ram_block5a30.PORTAADDR3
address_a[3] => ram_block5a31.PORTAADDR3
address_a[3] => ram_block5a32.PORTAADDR3
address_a[3] => ram_block5a33.PORTAADDR3
address_a[3] => ram_block5a34.PORTAADDR3
address_a[3] => ram_block5a35.PORTAADDR3
address_a[3] => ram_block5a36.PORTAADDR3
address_a[3] => ram_block5a37.PORTAADDR3
address_a[3] => ram_block5a38.PORTAADDR3
address_a[3] => ram_block5a39.PORTAADDR3
address_a[3] => ram_block5a40.PORTAADDR3
address_a[3] => ram_block5a41.PORTAADDR3
address_a[3] => ram_block5a42.PORTAADDR3
address_a[3] => ram_block5a43.PORTAADDR3
address_a[3] => ram_block5a44.PORTAADDR3
address_a[3] => ram_block5a45.PORTAADDR3
address_a[3] => ram_block5a46.PORTAADDR3
address_a[3] => ram_block5a47.PORTAADDR3
address_b[0] => ram_block5a0.PORTBADDR
address_b[0] => ram_block5a1.PORTBADDR
address_b[0] => ram_block5a2.PORTBADDR
address_b[0] => ram_block5a3.PORTBADDR
address_b[0] => ram_block5a4.PORTBADDR
address_b[0] => ram_block5a5.PORTBADDR
address_b[0] => ram_block5a6.PORTBADDR
address_b[0] => ram_block5a7.PORTBADDR
address_b[0] => ram_block5a8.PORTBADDR
address_b[0] => ram_block5a9.PORTBADDR
address_b[0] => ram_block5a10.PORTBADDR
address_b[0] => ram_block5a11.PORTBADDR
address_b[0] => ram_block5a12.PORTBADDR
address_b[0] => ram_block5a13.PORTBADDR
address_b[0] => ram_block5a14.PORTBADDR
address_b[0] => ram_block5a15.PORTBADDR
address_b[0] => ram_block5a16.PORTBADDR
address_b[0] => ram_block5a17.PORTBADDR
address_b[0] => ram_block5a18.PORTBADDR
address_b[0] => ram_block5a19.PORTBADDR
address_b[0] => ram_block5a20.PORTBADDR
address_b[0] => ram_block5a21.PORTBADDR
address_b[0] => ram_block5a22.PORTBADDR
address_b[0] => ram_block5a23.PORTBADDR
address_b[0] => ram_block5a24.PORTBADDR
address_b[0] => ram_block5a25.PORTBADDR
address_b[0] => ram_block5a26.PORTBADDR
address_b[0] => ram_block5a27.PORTBADDR
address_b[0] => ram_block5a28.PORTBADDR
address_b[0] => ram_block5a29.PORTBADDR
address_b[0] => ram_block5a30.PORTBADDR
address_b[0] => ram_block5a31.PORTBADDR
address_b[0] => ram_block5a32.PORTBADDR
address_b[0] => ram_block5a33.PORTBADDR
address_b[0] => ram_block5a34.PORTBADDR
address_b[0] => ram_block5a35.PORTBADDR
address_b[0] => ram_block5a36.PORTBADDR
address_b[0] => ram_block5a37.PORTBADDR
address_b[0] => ram_block5a38.PORTBADDR
address_b[0] => ram_block5a39.PORTBADDR
address_b[0] => ram_block5a40.PORTBADDR
address_b[0] => ram_block5a41.PORTBADDR
address_b[0] => ram_block5a42.PORTBADDR
address_b[0] => ram_block5a43.PORTBADDR
address_b[0] => ram_block5a44.PORTBADDR
address_b[0] => ram_block5a45.PORTBADDR
address_b[0] => ram_block5a46.PORTBADDR
address_b[0] => ram_block5a47.PORTBADDR
address_b[1] => ram_block5a0.PORTBADDR1
address_b[1] => ram_block5a1.PORTBADDR1
address_b[1] => ram_block5a2.PORTBADDR1
address_b[1] => ram_block5a3.PORTBADDR1
address_b[1] => ram_block5a4.PORTBADDR1
address_b[1] => ram_block5a5.PORTBADDR1
address_b[1] => ram_block5a6.PORTBADDR1
address_b[1] => ram_block5a7.PORTBADDR1
address_b[1] => ram_block5a8.PORTBADDR1
address_b[1] => ram_block5a9.PORTBADDR1
address_b[1] => ram_block5a10.PORTBADDR1
address_b[1] => ram_block5a11.PORTBADDR1
address_b[1] => ram_block5a12.PORTBADDR1
address_b[1] => ram_block5a13.PORTBADDR1
address_b[1] => ram_block5a14.PORTBADDR1
address_b[1] => ram_block5a15.PORTBADDR1
address_b[1] => ram_block5a16.PORTBADDR1
address_b[1] => ram_block5a17.PORTBADDR1
address_b[1] => ram_block5a18.PORTBADDR1
address_b[1] => ram_block5a19.PORTBADDR1
address_b[1] => ram_block5a20.PORTBADDR1
address_b[1] => ram_block5a21.PORTBADDR1
address_b[1] => ram_block5a22.PORTBADDR1
address_b[1] => ram_block5a23.PORTBADDR1
address_b[1] => ram_block5a24.PORTBADDR1
address_b[1] => ram_block5a25.PORTBADDR1
address_b[1] => ram_block5a26.PORTBADDR1
address_b[1] => ram_block5a27.PORTBADDR1
address_b[1] => ram_block5a28.PORTBADDR1
address_b[1] => ram_block5a29.PORTBADDR1
address_b[1] => ram_block5a30.PORTBADDR1
address_b[1] => ram_block5a31.PORTBADDR1
address_b[1] => ram_block5a32.PORTBADDR1
address_b[1] => ram_block5a33.PORTBADDR1
address_b[1] => ram_block5a34.PORTBADDR1
address_b[1] => ram_block5a35.PORTBADDR1
address_b[1] => ram_block5a36.PORTBADDR1
address_b[1] => ram_block5a37.PORTBADDR1
address_b[1] => ram_block5a38.PORTBADDR1
address_b[1] => ram_block5a39.PORTBADDR1
address_b[1] => ram_block5a40.PORTBADDR1
address_b[1] => ram_block5a41.PORTBADDR1
address_b[1] => ram_block5a42.PORTBADDR1
address_b[1] => ram_block5a43.PORTBADDR1
address_b[1] => ram_block5a44.PORTBADDR1
address_b[1] => ram_block5a45.PORTBADDR1
address_b[1] => ram_block5a46.PORTBADDR1
address_b[1] => ram_block5a47.PORTBADDR1
address_b[2] => ram_block5a0.PORTBADDR2
address_b[2] => ram_block5a1.PORTBADDR2
address_b[2] => ram_block5a2.PORTBADDR2
address_b[2] => ram_block5a3.PORTBADDR2
address_b[2] => ram_block5a4.PORTBADDR2
address_b[2] => ram_block5a5.PORTBADDR2
address_b[2] => ram_block5a6.PORTBADDR2
address_b[2] => ram_block5a7.PORTBADDR2
address_b[2] => ram_block5a8.PORTBADDR2
address_b[2] => ram_block5a9.PORTBADDR2
address_b[2] => ram_block5a10.PORTBADDR2
address_b[2] => ram_block5a11.PORTBADDR2
address_b[2] => ram_block5a12.PORTBADDR2
address_b[2] => ram_block5a13.PORTBADDR2
address_b[2] => ram_block5a14.PORTBADDR2
address_b[2] => ram_block5a15.PORTBADDR2
address_b[2] => ram_block5a16.PORTBADDR2
address_b[2] => ram_block5a17.PORTBADDR2
address_b[2] => ram_block5a18.PORTBADDR2
address_b[2] => ram_block5a19.PORTBADDR2
address_b[2] => ram_block5a20.PORTBADDR2
address_b[2] => ram_block5a21.PORTBADDR2
address_b[2] => ram_block5a22.PORTBADDR2
address_b[2] => ram_block5a23.PORTBADDR2
address_b[2] => ram_block5a24.PORTBADDR2
address_b[2] => ram_block5a25.PORTBADDR2
address_b[2] => ram_block5a26.PORTBADDR2
address_b[2] => ram_block5a27.PORTBADDR2
address_b[2] => ram_block5a28.PORTBADDR2
address_b[2] => ram_block5a29.PORTBADDR2
address_b[2] => ram_block5a30.PORTBADDR2
address_b[2] => ram_block5a31.PORTBADDR2
address_b[2] => ram_block5a32.PORTBADDR2
address_b[2] => ram_block5a33.PORTBADDR2
address_b[2] => ram_block5a34.PORTBADDR2
address_b[2] => ram_block5a35.PORTBADDR2
address_b[2] => ram_block5a36.PORTBADDR2
address_b[2] => ram_block5a37.PORTBADDR2
address_b[2] => ram_block5a38.PORTBADDR2
address_b[2] => ram_block5a39.PORTBADDR2
address_b[2] => ram_block5a40.PORTBADDR2
address_b[2] => ram_block5a41.PORTBADDR2
address_b[2] => ram_block5a42.PORTBADDR2
address_b[2] => ram_block5a43.PORTBADDR2
address_b[2] => ram_block5a44.PORTBADDR2
address_b[2] => ram_block5a45.PORTBADDR2
address_b[2] => ram_block5a46.PORTBADDR2
address_b[2] => ram_block5a47.PORTBADDR2
address_b[3] => ram_block5a0.PORTBADDR3
address_b[3] => ram_block5a1.PORTBADDR3
address_b[3] => ram_block5a2.PORTBADDR3
address_b[3] => ram_block5a3.PORTBADDR3
address_b[3] => ram_block5a4.PORTBADDR3
address_b[3] => ram_block5a5.PORTBADDR3
address_b[3] => ram_block5a6.PORTBADDR3
address_b[3] => ram_block5a7.PORTBADDR3
address_b[3] => ram_block5a8.PORTBADDR3
address_b[3] => ram_block5a9.PORTBADDR3
address_b[3] => ram_block5a10.PORTBADDR3
address_b[3] => ram_block5a11.PORTBADDR3
address_b[3] => ram_block5a12.PORTBADDR3
address_b[3] => ram_block5a13.PORTBADDR3
address_b[3] => ram_block5a14.PORTBADDR3
address_b[3] => ram_block5a15.PORTBADDR3
address_b[3] => ram_block5a16.PORTBADDR3
address_b[3] => ram_block5a17.PORTBADDR3
address_b[3] => ram_block5a18.PORTBADDR3
address_b[3] => ram_block5a19.PORTBADDR3
address_b[3] => ram_block5a20.PORTBADDR3
address_b[3] => ram_block5a21.PORTBADDR3
address_b[3] => ram_block5a22.PORTBADDR3
address_b[3] => ram_block5a23.PORTBADDR3
address_b[3] => ram_block5a24.PORTBADDR3
address_b[3] => ram_block5a25.PORTBADDR3
address_b[3] => ram_block5a26.PORTBADDR3
address_b[3] => ram_block5a27.PORTBADDR3
address_b[3] => ram_block5a28.PORTBADDR3
address_b[3] => ram_block5a29.PORTBADDR3
address_b[3] => ram_block5a30.PORTBADDR3
address_b[3] => ram_block5a31.PORTBADDR3
address_b[3] => ram_block5a32.PORTBADDR3
address_b[3] => ram_block5a33.PORTBADDR3
address_b[3] => ram_block5a34.PORTBADDR3
address_b[3] => ram_block5a35.PORTBADDR3
address_b[3] => ram_block5a36.PORTBADDR3
address_b[3] => ram_block5a37.PORTBADDR3
address_b[3] => ram_block5a38.PORTBADDR3
address_b[3] => ram_block5a39.PORTBADDR3
address_b[3] => ram_block5a40.PORTBADDR3
address_b[3] => ram_block5a41.PORTBADDR3
address_b[3] => ram_block5a42.PORTBADDR3
address_b[3] => ram_block5a43.PORTBADDR3
address_b[3] => ram_block5a44.PORTBADDR3
address_b[3] => ram_block5a45.PORTBADDR3
address_b[3] => ram_block5a46.PORTBADDR3
address_b[3] => ram_block5a47.PORTBADDR3
clock0 => ram_block5a0.CLK0
clock0 => ram_block5a1.CLK0
clock0 => ram_block5a2.CLK0
clock0 => ram_block5a3.CLK0
clock0 => ram_block5a4.CLK0
clock0 => ram_block5a5.CLK0
clock0 => ram_block5a6.CLK0
clock0 => ram_block5a7.CLK0
clock0 => ram_block5a8.CLK0
clock0 => ram_block5a9.CLK0
clock0 => ram_block5a10.CLK0
clock0 => ram_block5a11.CLK0
clock0 => ram_block5a12.CLK0
clock0 => ram_block5a13.CLK0
clock0 => ram_block5a14.CLK0
clock0 => ram_block5a15.CLK0
clock0 => ram_block5a16.CLK0
clock0 => ram_block5a17.CLK0
clock0 => ram_block5a18.CLK0
clock0 => ram_block5a19.CLK0
clock0 => ram_block5a20.CLK0
clock0 => ram_block5a21.CLK0
clock0 => ram_block5a22.CLK0
clock0 => ram_block5a23.CLK0
clock0 => ram_block5a24.CLK0
clock0 => ram_block5a25.CLK0
clock0 => ram_block5a26.CLK0
clock0 => ram_block5a27.CLK0
clock0 => ram_block5a28.CLK0
clock0 => ram_block5a29.CLK0
clock0 => ram_block5a30.CLK0
clock0 => ram_block5a31.CLK0
clock0 => ram_block5a32.CLK0
clock0 => ram_block5a33.CLK0
clock0 => ram_block5a34.CLK0
clock0 => ram_block5a35.CLK0
clock0 => ram_block5a36.CLK0
clock0 => ram_block5a37.CLK0
clock0 => ram_block5a38.CLK0
clock0 => ram_block5a39.CLK0
clock0 => ram_block5a40.CLK0
clock0 => ram_block5a41.CLK0
clock0 => ram_block5a42.CLK0
clock0 => ram_block5a43.CLK0
clock0 => ram_block5a44.CLK0
clock0 => ram_block5a45.CLK0
clock0 => ram_block5a46.CLK0
clock0 => ram_block5a47.CLK0
clocken0 => ram_block5a0.ENA0
clocken0 => ram_block5a1.ENA0
clocken0 => ram_block5a2.ENA0
clocken0 => ram_block5a3.ENA0
clocken0 => ram_block5a4.ENA0
clocken0 => ram_block5a5.ENA0
clocken0 => ram_block5a6.ENA0
clocken0 => ram_block5a7.ENA0
clocken0 => ram_block5a8.ENA0
clocken0 => ram_block5a9.ENA0
clocken0 => ram_block5a10.ENA0
clocken0 => ram_block5a11.ENA0
clocken0 => ram_block5a12.ENA0
clocken0 => ram_block5a13.ENA0
clocken0 => ram_block5a14.ENA0
clocken0 => ram_block5a15.ENA0
clocken0 => ram_block5a16.ENA0
clocken0 => ram_block5a17.ENA0
clocken0 => ram_block5a18.ENA0
clocken0 => ram_block5a19.ENA0
clocken0 => ram_block5a20.ENA0
clocken0 => ram_block5a21.ENA0
clocken0 => ram_block5a22.ENA0
clocken0 => ram_block5a23.ENA0
clocken0 => ram_block5a24.ENA0
clocken0 => ram_block5a25.ENA0
clocken0 => ram_block5a26.ENA0
clocken0 => ram_block5a27.ENA0
clocken0 => ram_block5a28.ENA0
clocken0 => ram_block5a29.ENA0
clocken0 => ram_block5a30.ENA0
clocken0 => ram_block5a31.ENA0
clocken0 => ram_block5a32.ENA0
clocken0 => ram_block5a33.ENA0
clocken0 => ram_block5a34.ENA0
clocken0 => ram_block5a35.ENA0
clocken0 => ram_block5a36.ENA0
clocken0 => ram_block5a37.ENA0
clocken0 => ram_block5a38.ENA0
clocken0 => ram_block5a39.ENA0
clocken0 => ram_block5a40.ENA0
clocken0 => ram_block5a41.ENA0
clocken0 => ram_block5a42.ENA0
clocken0 => ram_block5a43.ENA0
clocken0 => ram_block5a44.ENA0
clocken0 => ram_block5a45.ENA0
clocken0 => ram_block5a46.ENA0
clocken0 => ram_block5a47.ENA0
data_a[0] => ram_block5a0.PORTADATAIN
data_a[1] => ram_block5a1.PORTADATAIN
data_a[2] => ram_block5a2.PORTADATAIN
data_a[3] => ram_block5a3.PORTADATAIN
data_a[4] => ram_block5a4.PORTADATAIN
data_a[5] => ram_block5a5.PORTADATAIN
data_a[6] => ram_block5a6.PORTADATAIN
data_a[7] => ram_block5a7.PORTADATAIN
data_a[8] => ram_block5a8.PORTADATAIN
data_a[9] => ram_block5a9.PORTADATAIN
data_a[10] => ram_block5a10.PORTADATAIN
data_a[11] => ram_block5a11.PORTADATAIN
data_a[12] => ram_block5a12.PORTADATAIN
data_a[13] => ram_block5a13.PORTADATAIN
data_a[14] => ram_block5a14.PORTADATAIN
data_a[15] => ram_block5a15.PORTADATAIN
data_a[16] => ram_block5a16.PORTADATAIN
data_a[17] => ram_block5a17.PORTADATAIN
data_a[18] => ram_block5a18.PORTADATAIN
data_a[19] => ram_block5a19.PORTADATAIN
data_a[20] => ram_block5a20.PORTADATAIN
data_a[21] => ram_block5a21.PORTADATAIN
data_a[22] => ram_block5a22.PORTADATAIN
data_a[23] => ram_block5a23.PORTADATAIN
data_a[24] => ram_block5a24.PORTADATAIN
data_a[25] => ram_block5a25.PORTADATAIN
data_a[26] => ram_block5a26.PORTADATAIN
data_a[27] => ram_block5a27.PORTADATAIN
data_a[28] => ram_block5a28.PORTADATAIN
data_a[29] => ram_block5a29.PORTADATAIN
data_a[30] => ram_block5a30.PORTADATAIN
data_a[31] => ram_block5a31.PORTADATAIN
data_a[32] => ram_block5a32.PORTADATAIN
data_a[33] => ram_block5a33.PORTADATAIN
data_a[34] => ram_block5a34.PORTADATAIN
data_a[35] => ram_block5a35.PORTADATAIN
data_a[36] => ram_block5a36.PORTADATAIN
data_a[37] => ram_block5a37.PORTADATAIN
data_a[38] => ram_block5a38.PORTADATAIN
data_a[39] => ram_block5a39.PORTADATAIN
data_a[40] => ram_block5a40.PORTADATAIN
data_a[41] => ram_block5a41.PORTADATAIN
data_a[42] => ram_block5a42.PORTADATAIN
data_a[43] => ram_block5a43.PORTADATAIN
data_a[44] => ram_block5a44.PORTADATAIN
data_a[45] => ram_block5a45.PORTADATAIN
data_a[46] => ram_block5a46.PORTADATAIN
data_a[47] => ram_block5a47.PORTADATAIN
q_b[0] <= ram_block5a0.PORTBDATAOUT
q_b[1] <= ram_block5a1.PORTBDATAOUT
q_b[2] <= ram_block5a2.PORTBDATAOUT
q_b[3] <= ram_block5a3.PORTBDATAOUT
q_b[4] <= ram_block5a4.PORTBDATAOUT
q_b[5] <= ram_block5a5.PORTBDATAOUT
q_b[6] <= ram_block5a6.PORTBDATAOUT
q_b[7] <= ram_block5a7.PORTBDATAOUT
q_b[8] <= ram_block5a8.PORTBDATAOUT
q_b[9] <= ram_block5a9.PORTBDATAOUT
q_b[10] <= ram_block5a10.PORTBDATAOUT
q_b[11] <= ram_block5a11.PORTBDATAOUT
q_b[12] <= ram_block5a12.PORTBDATAOUT
q_b[13] <= ram_block5a13.PORTBDATAOUT
q_b[14] <= ram_block5a14.PORTBDATAOUT
q_b[15] <= ram_block5a15.PORTBDATAOUT
q_b[16] <= ram_block5a16.PORTBDATAOUT
q_b[17] <= ram_block5a17.PORTBDATAOUT
q_b[18] <= ram_block5a18.PORTBDATAOUT
q_b[19] <= ram_block5a19.PORTBDATAOUT
q_b[20] <= ram_block5a20.PORTBDATAOUT
q_b[21] <= ram_block5a21.PORTBDATAOUT
q_b[22] <= ram_block5a22.PORTBDATAOUT
q_b[23] <= ram_block5a23.PORTBDATAOUT
q_b[24] <= ram_block5a24.PORTBDATAOUT
q_b[25] <= ram_block5a25.PORTBDATAOUT
q_b[26] <= ram_block5a26.PORTBDATAOUT
q_b[27] <= ram_block5a27.PORTBDATAOUT
q_b[28] <= ram_block5a28.PORTBDATAOUT
q_b[29] <= ram_block5a29.PORTBDATAOUT
q_b[30] <= ram_block5a30.PORTBDATAOUT
q_b[31] <= ram_block5a31.PORTBDATAOUT
q_b[32] <= ram_block5a32.PORTBDATAOUT
q_b[33] <= ram_block5a33.PORTBDATAOUT
q_b[34] <= ram_block5a34.PORTBDATAOUT
q_b[35] <= ram_block5a35.PORTBDATAOUT
q_b[36] <= ram_block5a36.PORTBDATAOUT
q_b[37] <= ram_block5a37.PORTBDATAOUT
q_b[38] <= ram_block5a38.PORTBDATAOUT
q_b[39] <= ram_block5a39.PORTBDATAOUT
q_b[40] <= ram_block5a40.PORTBDATAOUT
q_b[41] <= ram_block5a41.PORTBDATAOUT
q_b[42] <= ram_block5a42.PORTBDATAOUT
q_b[43] <= ram_block5a43.PORTBDATAOUT
q_b[44] <= ram_block5a44.PORTBDATAOUT
q_b[45] <= ram_block5a45.PORTBDATAOUT
q_b[46] <= ram_block5a46.PORTBDATAOUT
q_b[47] <= ram_block5a47.PORTBDATAOUT
wren_a => ram_block5a0.PORTAWE
wren_a => ram_block5a1.PORTAWE
wren_a => ram_block5a2.PORTAWE
wren_a => ram_block5a3.PORTAWE
wren_a => ram_block5a4.PORTAWE
wren_a => ram_block5a5.PORTAWE
wren_a => ram_block5a6.PORTAWE
wren_a => ram_block5a7.PORTAWE
wren_a => ram_block5a8.PORTAWE
wren_a => ram_block5a9.PORTAWE
wren_a => ram_block5a10.PORTAWE
wren_a => ram_block5a11.PORTAWE
wren_a => ram_block5a12.PORTAWE
wren_a => ram_block5a13.PORTAWE
wren_a => ram_block5a14.PORTAWE
wren_a => ram_block5a15.PORTAWE
wren_a => ram_block5a16.PORTAWE
wren_a => ram_block5a17.PORTAWE
wren_a => ram_block5a18.PORTAWE
wren_a => ram_block5a19.PORTAWE
wren_a => ram_block5a20.PORTAWE
wren_a => ram_block5a21.PORTAWE
wren_a => ram_block5a22.PORTAWE
wren_a => ram_block5a23.PORTAWE
wren_a => ram_block5a24.PORTAWE
wren_a => ram_block5a25.PORTAWE
wren_a => ram_block5a26.PORTAWE
wren_a => ram_block5a27.PORTAWE
wren_a => ram_block5a28.PORTAWE
wren_a => ram_block5a29.PORTAWE
wren_a => ram_block5a30.PORTAWE
wren_a => ram_block5a31.PORTAWE
wren_a => ram_block5a32.PORTAWE
wren_a => ram_block5a33.PORTAWE
wren_a => ram_block5a34.PORTAWE
wren_a => ram_block5a35.PORTAWE
wren_a => ram_block5a36.PORTAWE
wren_a => ram_block5a37.PORTAWE
wren_a => ram_block5a38.PORTAWE
wren_a => ram_block5a39.PORTAWE
wren_a => ram_block5a40.PORTAWE
wren_a => ram_block5a41.PORTAWE
wren_a => ram_block5a42.PORTAWE
wren_a => ram_block5a43.PORTAWE
wren_a => ram_block5a44.PORTAWE
wren_a => ram_block5a45.PORTAWE
wren_a => ram_block5a46.PORTAWE
wren_a => ram_block5a47.PORTAWE


|img_coding|encoder_shift_register:encoder_shift_register_inst3|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6901:auto_generated|cntr_qqf:cntr1
clk_en => counter_reg_bit[3].IN0
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE


|img_coding|encoder_shift_register:encoder_shift_register_inst3|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6901:auto_generated|cntr_qqf:cntr1|cmpr_qgc:cmpr6
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1


|img_coding|encoder_shift_register:encoder_shift_register_inst3|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6901:auto_generated|cntr_gah:cntr3
aset => counter_reg_bit[3].IN0
clk_en => counter_reg_bit[3].IN0
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
cout <= cout_actual.DB_MAX_OUTPUT_PORT_TYPE


|img_coding|wavelet_transform_2D:wavelet_transform_2D_inst1
clk => clk.IN2
rst_n => comb.IN1
rst_n => ram_inst2_read_address[0].ACLR
rst_n => ram_inst2_read_address[1].ACLR
rst_n => ram_inst2_read_address[2].ACLR
rst_n => ram_inst2_read_address[3].ACLR
rst_n => ram_inst2_read_address[4].ACLR
rst_n => ram_inst2_read_address[5].ACLR
rst_n => ram_inst2_read_address[6].ACLR
rst_n => ram_inst2_read_address[7].ACLR
rst_n => ram_inst2_read_address[8].ACLR
rst_n => ram_inst2_read_address[9].ACLR
rst_n => ram_inst2_read_address[10].ACLR
rst_n => ram_inst2_read_address[11].ACLR
rst_n => reset_counter[0].ACLR
rst_n => reset_counter[1].ACLR
rst_n => ram_inst1_read_address[0].ACLR
rst_n => ram_inst1_read_address[1].ACLR
rst_n => ram_inst1_read_address[2].ACLR
rst_n => ram_inst1_read_address[3].ACLR
rst_n => ram_inst1_read_address[4].ACLR
rst_n => ram_inst1_read_address[5].ACLR
rst_n => ram_inst1_read_address[6].ACLR
rst_n => ram_inst1_read_address[7].ACLR
rst_n => ram_inst1_read_address[8].ACLR
rst_n => ram_inst1_read_address[9].ACLR
rst_n => ram_inst1_read_address[10].ACLR
rst_n => ram_inst1_read_address[11].ACLR
rst_n => step~3.DATAIN
data_input[0] => wavlet_1D_input.DATAB
data_input[1] => wavlet_1D_input.DATAB
data_input[2] => wavlet_1D_input.DATAB
data_input[3] => wavlet_1D_input.DATAB
data_input[4] => wavlet_1D_input.DATAB
data_input[5] => wavlet_1D_input.DATAB
data_input[6] => wavlet_1D_input.DATAB
data_input[7] => wavlet_1D_input.DATAB
data_input[8] => wavlet_1D_input.DATAB
data_input[9] => wavlet_1D_input.DATAB
data_input[10] => wavlet_1D_input.DATAB
data_input[11] => wavlet_1D_input.DATAB
data_input[12] => wavlet_1D_input.DATAB
data_input[13] => wavlet_1D_input.DATAB
data_input[14] => wavlet_1D_input.DATAB
data_input[15] => wavlet_1D_input.DATAB
ram_inst2_qout[0] => wavlet_1D_input.DATAB
ram_inst2_qout[1] => wavlet_1D_input.DATAB
ram_inst2_qout[2] => wavlet_1D_input.DATAB
ram_inst2_qout[3] => wavlet_1D_input.DATAB
ram_inst2_qout[4] => wavlet_1D_input.DATAB
ram_inst2_qout[5] => wavlet_1D_input.DATAB
ram_inst2_qout[6] => wavlet_1D_input.DATAB
ram_inst2_qout[7] => wavlet_1D_input.DATAB
ram_inst2_qout[8] => wavlet_1D_input.DATAB
ram_inst2_qout[9] => wavlet_1D_input.DATAB
ram_inst2_qout[10] => wavlet_1D_input.DATAB
ram_inst2_qout[11] => wavlet_1D_input.DATAB
ram_inst2_qout[12] => wavlet_1D_input.DATAB
ram_inst2_qout[13] => wavlet_1D_input.DATAB
ram_inst2_qout[14] => wavlet_1D_input.DATAB
ram_inst2_qout[15] => wavlet_1D_input.DATAB
end_flag <= end_flag.DB_MAX_OUTPUT_PORT_TYPE
data_in_ready <= data_in_ready.DB_MAX_OUTPUT_PORT_TYPE
ram_inst2_address[0] <= ram_inst2_address.DB_MAX_OUTPUT_PORT_TYPE
ram_inst2_address[1] <= ram_inst2_address.DB_MAX_OUTPUT_PORT_TYPE
ram_inst2_address[2] <= ram_inst2_address.DB_MAX_OUTPUT_PORT_TYPE
ram_inst2_address[3] <= ram_inst2_address.DB_MAX_OUTPUT_PORT_TYPE
ram_inst2_address[4] <= ram_inst2_address.DB_MAX_OUTPUT_PORT_TYPE
ram_inst2_address[5] <= ram_inst2_address.DB_MAX_OUTPUT_PORT_TYPE
ram_inst2_address[6] <= ram_inst2_address.DB_MAX_OUTPUT_PORT_TYPE
ram_inst2_address[7] <= ram_inst2_address.DB_MAX_OUTPUT_PORT_TYPE
ram_inst2_address[8] <= ram_inst2_address.DB_MAX_OUTPUT_PORT_TYPE
ram_inst2_address[9] <= ram_inst2_address.DB_MAX_OUTPUT_PORT_TYPE
ram_inst2_address[10] <= ram_inst2_address.DB_MAX_OUTPUT_PORT_TYPE
ram_inst2_address[11] <= ram_inst2_address.DB_MAX_OUTPUT_PORT_TYPE
ram_inst2_data_in[0] <= ram_inst2_data_in.DB_MAX_OUTPUT_PORT_TYPE
ram_inst2_data_in[1] <= ram_inst2_data_in.DB_MAX_OUTPUT_PORT_TYPE
ram_inst2_data_in[2] <= ram_inst2_data_in.DB_MAX_OUTPUT_PORT_TYPE
ram_inst2_data_in[3] <= ram_inst2_data_in.DB_MAX_OUTPUT_PORT_TYPE
ram_inst2_data_in[4] <= ram_inst2_data_in.DB_MAX_OUTPUT_PORT_TYPE
ram_inst2_data_in[5] <= ram_inst2_data_in.DB_MAX_OUTPUT_PORT_TYPE
ram_inst2_data_in[6] <= ram_inst2_data_in.DB_MAX_OUTPUT_PORT_TYPE
ram_inst2_data_in[7] <= ram_inst2_data_in.DB_MAX_OUTPUT_PORT_TYPE
ram_inst2_data_in[8] <= ram_inst2_data_in.DB_MAX_OUTPUT_PORT_TYPE
ram_inst2_data_in[9] <= ram_inst2_data_in.DB_MAX_OUTPUT_PORT_TYPE
ram_inst2_data_in[10] <= ram_inst2_data_in.DB_MAX_OUTPUT_PORT_TYPE
ram_inst2_data_in[11] <= ram_inst2_data_in.DB_MAX_OUTPUT_PORT_TYPE
ram_inst2_data_in[12] <= ram_inst2_data_in.DB_MAX_OUTPUT_PORT_TYPE
ram_inst2_data_in[13] <= ram_inst2_data_in.DB_MAX_OUTPUT_PORT_TYPE
ram_inst2_data_in[14] <= ram_inst2_data_in.DB_MAX_OUTPUT_PORT_TYPE
ram_inst2_data_in[15] <= ram_inst2_data_in.DB_MAX_OUTPUT_PORT_TYPE
ram_inst2_wren <= ram_inst2_wren.DB_MAX_OUTPUT_PORT_TYPE


|img_coding|wavelet_transform_2D:wavelet_transform_2D_inst1|wavelet_transform_1D:wavelet_transform_1D_inst
clk => clk.IN17
rst_n => line_address15[4].ACLR
rst_n => line_address15[5].ACLR
rst_n => line_address15[6].ACLR
rst_n => line_address15[7].ACLR
rst_n => line_address14[4].ACLR
rst_n => line_address14[5].ACLR
rst_n => line_address14[6].ACLR
rst_n => line_address14[7].ACLR
rst_n => line_address13[4].ACLR
rst_n => line_address13[5].ACLR
rst_n => line_address13[6].ACLR
rst_n => line_address13[7].ACLR
rst_n => line_address12[4].ACLR
rst_n => line_address12[5].ACLR
rst_n => line_address12[6].ACLR
rst_n => line_address12[7].ACLR
rst_n => line_address11[4].ACLR
rst_n => line_address11[5].ACLR
rst_n => line_address11[6].ACLR
rst_n => line_address11[7].ACLR
rst_n => line_address10[4].ACLR
rst_n => line_address10[5].ACLR
rst_n => line_address10[6].ACLR
rst_n => line_address10[7].ACLR
rst_n => line_address9[4].ACLR
rst_n => line_address9[5].ACLR
rst_n => line_address9[6].ACLR
rst_n => line_address9[7].ACLR
rst_n => line_address8[4].ACLR
rst_n => line_address8[5].ACLR
rst_n => line_address8[6].ACLR
rst_n => line_address8[7].ACLR
rst_n => line_address7[4].ACLR
rst_n => line_address7[5].ACLR
rst_n => line_address7[6].ACLR
rst_n => line_address7[7].ACLR
rst_n => line_address6[4].ACLR
rst_n => line_address6[5].ACLR
rst_n => line_address6[6].ACLR
rst_n => line_address6[7].ACLR
rst_n => line_address5[4].ACLR
rst_n => line_address5[5].ACLR
rst_n => line_address5[6].ACLR
rst_n => line_address5[7].ACLR
rst_n => line_address4[4].ACLR
rst_n => line_address4[5].ACLR
rst_n => line_address4[6].ACLR
rst_n => line_address4[7].ACLR
rst_n => line_address3[4].ACLR
rst_n => line_address3[5].ACLR
rst_n => line_address3[6].ACLR
rst_n => line_address3[7].ACLR
rst_n => line_address2[4].ACLR
rst_n => line_address2[5].ACLR
rst_n => line_address2[6].ACLR
rst_n => line_address2[7].ACLR
rst_n => line_address1[4].ACLR
rst_n => line_address1[5].ACLR
rst_n => line_address1[6].ACLR
rst_n => line_address1[7].ACLR
rst_n => line_address0[4].ACLR
rst_n => line_address0[5].ACLR
rst_n => line_address0[6].ACLR
rst_n => line_address0[7].ACLR
rst_n => wavelet_time[0].ACLR
rst_n => wavelet_time[1].ACLR
rst_n => wavelet_time[2].ACLR
rst_n => wait_wavelet_counter[0].ACLR
rst_n => wait_wavelet_counter[1].ACLR
rst_n => wait_wavelet_counter[2].ACLR
rst_n => wait_wavelet_counter[3].ACLR
rst_n => wait_wavelet_counter[4].ACLR
rst_n => wavelet_counter[0].ACLR
rst_n => wavelet_counter[1].ACLR
rst_n => wavelet_counter[2].ACLR
rst_n => wavelet_counter[3].ACLR
rst_n => wavelet_counter[4].ACLR
rst_n => wavelet_counter[5].ACLR
rst_n => wavelet_counter[6].ACLR
rst_n => wavelet_counter[7].ACLR
rst_n => save_counter[0].ACLR
rst_n => save_counter[1].ACLR
rst_n => save_counter[2].ACLR
rst_n => save_counter[3].ACLR
rst_n => save_counter[4].ACLR
rst_n => fill_counter[0].ACLR
rst_n => fill_counter[1].ACLR
rst_n => fill_counter[2].ACLR
rst_n => fill_counter[3].ACLR
rst_n => fill_counter[4].ACLR
rst_n => fill_counter[5].ACLR
rst_n => fill_counter[6].ACLR
rst_n => fill_counter[7].ACLR
rst_n => fill_counter[8].ACLR
rst_n => fill_counter[9].ACLR
rst_n => fill_counter[10].ACLR
rst_n => fill_counter[11].ACLR
rst_n => step~3.DATAIN
rst_n => _.IN1
data_input[0] => data_input[0].IN1
data_input[1] => data_input[1].IN1
data_input[2] => data_input[2].IN1
data_input[3] => data_input[3].IN1
data_input[4] => data_input[4].IN1
data_input[5] => data_input[5].IN1
data_input[6] => data_input[6].IN1
data_input[7] => data_input[7].IN1
data_input[8] => data_input[8].IN1
data_input[9] => data_input[9].IN1
data_input[10] => data_input[10].IN1
data_input[11] => data_input[11].IN1
data_input[12] => data_input[12].IN1
data_input[13] => data_input[13].IN1
data_input[14] => data_input[14].IN1
data_input[15] => data_input[15].IN1
step_input => ~NO_FANOUT~
data_in_ready <= clken.DB_MAX_OUTPUT_PORT_TYPE
ram_address_in[0] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
ram_address_in[1] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
ram_address_in[2] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
ram_address_in[3] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
ram_address_in[4] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
ram_address_in[5] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
ram_address_in[6] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
ram_address_in[7] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
ram_address_in[8] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
ram_address_in[9] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
ram_address_in[10] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
ram_address_in[11] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_in[0] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
ram_data_in[1] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
ram_data_in[2] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
ram_data_in[3] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
ram_data_in[4] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
ram_data_in[5] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
ram_data_in[6] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
ram_data_in[7] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
ram_data_in[8] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
ram_data_in[9] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
ram_data_in[10] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
ram_data_in[11] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
ram_data_in[12] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
ram_data_in[13] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
ram_data_in[14] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
ram_data_in[15] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
ram_wren <= ram_wren.DB_MAX_OUTPUT_PORT_TYPE
end_flag <= end_flag.DB_MAX_OUTPUT_PORT_TYPE
update_flag <= lifted_wavelet_decomposition:lifted_wavelet_decomposition_inst0.update_flag


|img_coding|wavelet_transform_2D:wavelet_transform_2D_inst1|wavelet_transform_1D:wavelet_transform_1D_inst|lifted_wavelet_decomposition:lifted_wavelet_decomposition_inst0
clk => first_input[0].CLK
clk => first_input[1].CLK
clk => first_input[2].CLK
clk => first_input[3].CLK
clk => first_input[4].CLK
clk => first_input[5].CLK
clk => first_input[6].CLK
clk => first_input[7].CLK
clk => first_input[8].CLK
clk => first_input[9].CLK
clk => first_input[10].CLK
clk => first_input[11].CLK
clk => first_input[12].CLK
clk => first_input[13].CLK
clk => first_input[14].CLK
clk => first_input[15].CLK
clk => cal_counter[0].CLK
clk => cal_counter[1].CLK
clk => cal_counter[2].CLK
clk => cal_counter[3].CLK
clk => cal_counter[4].CLK
clk => cal_counter[5].CLK
clk => cal_counter[6].CLK
clk => cal_counter[7].CLK
clk => save_wait_counter[0].CLK
clk => save_wait_counter[1].CLK
clk => save_wait_counter[2].CLK
clk => save_wait_counter[3].CLK
clk => save_wait_counter[4].CLK
clk => save_wait_counter[5].CLK
clk => odd_offset[0].CLK
clk => odd_offset[1].CLK
clk => odd_offset[2].CLK
clk => odd_offset[3].CLK
clk => odd_offset[4].CLK
clk => odd_offset[5].CLK
clk => odd_offset[6].CLK
clk => odd_offset[7].CLK
clk => even_offset[0].CLK
clk => even_offset[1].CLK
clk => even_offset[2].CLK
clk => even_offset[3].CLK
clk => even_offset[4].CLK
clk => even_offset[5].CLK
clk => even_offset[6].CLK
clk => even_offset[7].CLK
clk => wait_counter[0].CLK
clk => wait_counter[1].CLK
clk => data_counter[0].CLK
clk => data_counter[1].CLK
clk => data_counter[2].CLK
clk => data_counter[3].CLK
clk => data_counter[4].CLK
clk => data_counter[5].CLK
clk => data_counter[6].CLK
clk => data_counter[7].CLK
clk => data_counter[8].CLK
clk => data_counter[9].CLK
clk => data_counter[10].CLK
clk => data_out_even[0]~reg0.CLK
clk => data_out_even[1]~reg0.CLK
clk => data_out_even[2]~reg0.CLK
clk => data_out_even[3]~reg0.CLK
clk => data_out_even[4]~reg0.CLK
clk => data_out_even[5]~reg0.CLK
clk => data_out_even[6]~reg0.CLK
clk => data_out_even[7]~reg0.CLK
clk => data_out_even[8]~reg0.CLK
clk => data_out_even[9]~reg0.CLK
clk => data_out_even[10]~reg0.CLK
clk => data_out_even[11]~reg0.CLK
clk => data_out_even[12]~reg0.CLK
clk => data_out_even[13]~reg0.CLK
clk => data_out_even[14]~reg0.CLK
clk => data_out_even[15]~reg0.CLK
clk => data_out_odd[0]~reg0.CLK
clk => data_out_odd[1]~reg0.CLK
clk => data_out_odd[2]~reg0.CLK
clk => data_out_odd[3]~reg0.CLK
clk => data_out_odd[4]~reg0.CLK
clk => data_out_odd[5]~reg0.CLK
clk => data_out_odd[6]~reg0.CLK
clk => data_out_odd[7]~reg0.CLK
clk => data_out_odd[8]~reg0.CLK
clk => data_out_odd[9]~reg0.CLK
clk => data_out_odd[10]~reg0.CLK
clk => data_out_odd[11]~reg0.CLK
clk => data_out_odd[12]~reg0.CLK
clk => data_out_odd[13]~reg0.CLK
clk => data_out_odd[14]~reg0.CLK
clk => data_out_odd[15]~reg0.CLK
clk => data_reg[0].CLK
clk => data_reg[1].CLK
clk => data_reg[2].CLK
clk => data_reg[3].CLK
clk => data_reg[4].CLK
clk => data_reg[5].CLK
clk => data_reg[6].CLK
clk => data_reg[7].CLK
clk => data_reg[8].CLK
clk => data_reg[9].CLK
clk => data_reg[10].CLK
clk => data_reg[11].CLK
clk => data_reg[12].CLK
clk => data_reg[13].CLK
clk => data_reg[14].CLK
clk => data_reg[15].CLK
clk => data_reg[16].CLK
clk => data_reg[17].CLK
clk => data_reg[18].CLK
clk => data_reg[19].CLK
clk => data_reg[20].CLK
clk => data_reg[21].CLK
clk => data_reg[22].CLK
clk => data_reg[23].CLK
clk => data_reg[24].CLK
clk => data_reg[25].CLK
clk => data_reg[26].CLK
clk => data_reg[27].CLK
clk => data_reg[28].CLK
clk => data_reg[29].CLK
clk => data_reg[30].CLK
clk => data_reg[31].CLK
clk => data_reg[32].CLK
clk => data_reg[33].CLK
clk => data_reg[34].CLK
clk => data_reg[35].CLK
clk => data_reg[36].CLK
clk => data_reg[37].CLK
clk => data_reg[38].CLK
clk => data_reg[39].CLK
clk => data_reg[40].CLK
clk => data_reg[41].CLK
clk => data_reg[42].CLK
clk => data_reg[43].CLK
clk => data_reg[44].CLK
clk => data_reg[45].CLK
clk => data_reg[46].CLK
clk => data_reg[47].CLK
clk => data_reg[48].CLK
clk => data_reg[49].CLK
clk => data_reg[50].CLK
clk => data_reg[51].CLK
clk => data_reg[52].CLK
clk => data_reg[53].CLK
clk => data_reg[54].CLK
clk => data_reg[55].CLK
clk => data_reg[56].CLK
clk => data_reg[57].CLK
clk => data_reg[58].CLK
clk => data_reg[59].CLK
clk => data_reg[60].CLK
clk => data_reg[61].CLK
clk => data_reg[62].CLK
clk => data_reg[63].CLK
clk => step~1.DATAIN
rst_n => cal_counter[0].ACLR
rst_n => cal_counter[1].ACLR
rst_n => cal_counter[2].ACLR
rst_n => cal_counter[3].ACLR
rst_n => cal_counter[4].ACLR
rst_n => cal_counter[5].ACLR
rst_n => cal_counter[6].ACLR
rst_n => cal_counter[7].ACLR
rst_n => save_wait_counter[0].ACLR
rst_n => save_wait_counter[1].ACLR
rst_n => save_wait_counter[2].ACLR
rst_n => save_wait_counter[3].ACLR
rst_n => save_wait_counter[4].ACLR
rst_n => save_wait_counter[5].ACLR
rst_n => odd_offset[0].ACLR
rst_n => odd_offset[1].ACLR
rst_n => odd_offset[2].ACLR
rst_n => odd_offset[3].ACLR
rst_n => odd_offset[4].ACLR
rst_n => odd_offset[5].PRESET
rst_n => odd_offset[6].ACLR
rst_n => odd_offset[7].ACLR
rst_n => even_offset[0].ACLR
rst_n => even_offset[1].ACLR
rst_n => even_offset[2].ACLR
rst_n => even_offset[3].ACLR
rst_n => even_offset[4].ACLR
rst_n => even_offset[5].ACLR
rst_n => even_offset[6].ACLR
rst_n => even_offset[7].ACLR
rst_n => wait_counter[0].ACLR
rst_n => wait_counter[1].ACLR
rst_n => data_counter[0].ACLR
rst_n => data_counter[1].ACLR
rst_n => data_counter[2].ACLR
rst_n => data_counter[3].ACLR
rst_n => data_counter[4].ACLR
rst_n => data_counter[5].ACLR
rst_n => data_counter[6].ACLR
rst_n => data_counter[7].ACLR
rst_n => data_counter[8].ACLR
rst_n => data_counter[9].ACLR
rst_n => data_counter[10].ACLR
rst_n => data_reg[0].ACLR
rst_n => data_reg[1].ACLR
rst_n => data_reg[2].ACLR
rst_n => data_reg[3].ACLR
rst_n => data_reg[4].ACLR
rst_n => data_reg[5].ACLR
rst_n => data_reg[6].ACLR
rst_n => data_reg[7].ACLR
rst_n => data_reg[8].ACLR
rst_n => data_reg[9].ACLR
rst_n => data_reg[10].ACLR
rst_n => data_reg[11].ACLR
rst_n => data_reg[12].ACLR
rst_n => data_reg[13].ACLR
rst_n => data_reg[14].ACLR
rst_n => data_reg[15].ACLR
rst_n => data_reg[16].ACLR
rst_n => data_reg[17].ACLR
rst_n => data_reg[18].ACLR
rst_n => data_reg[19].ACLR
rst_n => data_reg[20].ACLR
rst_n => data_reg[21].ACLR
rst_n => data_reg[22].ACLR
rst_n => data_reg[23].ACLR
rst_n => data_reg[24].ACLR
rst_n => data_reg[25].ACLR
rst_n => data_reg[26].ACLR
rst_n => data_reg[27].ACLR
rst_n => data_reg[28].ACLR
rst_n => data_reg[29].ACLR
rst_n => data_reg[30].ACLR
rst_n => data_reg[31].ACLR
rst_n => data_reg[32].ACLR
rst_n => data_reg[33].ACLR
rst_n => data_reg[34].ACLR
rst_n => data_reg[35].ACLR
rst_n => data_reg[36].ACLR
rst_n => data_reg[37].ACLR
rst_n => data_reg[38].ACLR
rst_n => data_reg[39].ACLR
rst_n => data_reg[40].ACLR
rst_n => data_reg[41].ACLR
rst_n => data_reg[42].ACLR
rst_n => data_reg[43].ACLR
rst_n => data_reg[44].ACLR
rst_n => data_reg[45].ACLR
rst_n => data_reg[46].ACLR
rst_n => data_reg[47].ACLR
rst_n => data_reg[48].ACLR
rst_n => data_reg[49].ACLR
rst_n => data_reg[50].ACLR
rst_n => data_reg[51].ACLR
rst_n => data_reg[52].ACLR
rst_n => data_reg[53].ACLR
rst_n => data_reg[54].ACLR
rst_n => data_reg[55].ACLR
rst_n => data_reg[56].ACLR
rst_n => data_reg[57].ACLR
rst_n => data_reg[58].ACLR
rst_n => data_reg[59].ACLR
rst_n => data_reg[60].ACLR
rst_n => data_reg[61].ACLR
rst_n => data_reg[62].ACLR
rst_n => data_reg[63].ACLR
rst_n => step~3.DATAIN
rst_n => first_input[0].ENA
rst_n => data_out_odd[15]~reg0.ENA
rst_n => data_out_odd[14]~reg0.ENA
rst_n => data_out_odd[13]~reg0.ENA
rst_n => data_out_odd[12]~reg0.ENA
rst_n => data_out_odd[11]~reg0.ENA
rst_n => data_out_odd[10]~reg0.ENA
rst_n => data_out_odd[9]~reg0.ENA
rst_n => data_out_odd[8]~reg0.ENA
rst_n => data_out_odd[7]~reg0.ENA
rst_n => data_out_odd[6]~reg0.ENA
rst_n => data_out_odd[5]~reg0.ENA
rst_n => data_out_odd[4]~reg0.ENA
rst_n => data_out_odd[3]~reg0.ENA
rst_n => data_out_odd[2]~reg0.ENA
rst_n => data_out_odd[1]~reg0.ENA
rst_n => data_out_odd[0]~reg0.ENA
rst_n => data_out_even[15]~reg0.ENA
rst_n => data_out_even[14]~reg0.ENA
rst_n => data_out_even[13]~reg0.ENA
rst_n => data_out_even[12]~reg0.ENA
rst_n => data_out_even[11]~reg0.ENA
rst_n => data_out_even[10]~reg0.ENA
rst_n => data_out_even[9]~reg0.ENA
rst_n => data_out_even[8]~reg0.ENA
rst_n => data_out_even[7]~reg0.ENA
rst_n => data_out_even[6]~reg0.ENA
rst_n => data_out_even[5]~reg0.ENA
rst_n => data_out_even[4]~reg0.ENA
rst_n => data_out_even[3]~reg0.ENA
rst_n => data_out_even[2]~reg0.ENA
rst_n => data_out_even[1]~reg0.ENA
rst_n => data_out_even[0]~reg0.ENA
rst_n => first_input[15].ENA
rst_n => first_input[14].ENA
rst_n => first_input[13].ENA
rst_n => first_input[12].ENA
rst_n => first_input[11].ENA
rst_n => first_input[10].ENA
rst_n => first_input[9].ENA
rst_n => first_input[8].ENA
rst_n => first_input[7].ENA
rst_n => first_input[6].ENA
rst_n => first_input[5].ENA
rst_n => first_input[4].ENA
rst_n => first_input[3].ENA
rst_n => first_input[2].ENA
rst_n => first_input[1].ENA
data_valid => step_next.0000000.OUTPUTSELECT
data_valid => step_next.0000001.OUTPUTSELECT
data_valid => step_next.0000010.OUTPUTSELECT
data_valid => step_next.0000011.OUTPUTSELECT
data_valid => step_next.0000100.OUTPUTSELECT
data_valid => step_next.0000101.OUTPUTSELECT
data_in[0] => data_reg[0].DATAIN
data_in[1] => data_reg[1].DATAIN
data_in[2] => data_reg[2].DATAIN
data_in[3] => data_reg[3].DATAIN
data_in[4] => data_reg[4].DATAIN
data_in[5] => data_reg[5].DATAIN
data_in[6] => data_reg[6].DATAIN
data_in[7] => data_reg[7].DATAIN
data_in[8] => data_reg[8].DATAIN
data_in[9] => data_reg[9].DATAIN
data_in[10] => data_reg[10].DATAIN
data_in[11] => data_reg[11].DATAIN
data_in[12] => data_reg[12].DATAIN
data_in[13] => data_reg[13].DATAIN
data_in[14] => data_reg[14].DATAIN
data_in[15] => data_reg[15].DATAIN
line_address[0] => Add6.IN14
line_address[0] => Add7.IN14
line_address[1] => Add6.IN13
line_address[1] => Add7.IN13
line_address[2] => Add6.IN12
line_address[2] => Add7.IN12
line_address[3] => Add6.IN11
line_address[3] => Add7.IN11
line_address[4] => Add6.IN10
line_address[4] => Add7.IN10
line_address[5] => Add6.IN9
line_address[5] => Add7.IN9
line_address[6] => Add6.IN8
line_address[6] => Add7.IN8
line_address[7] => Add6.IN7
line_address[7] => Add7.IN7
odd_address[0] <= odd_offset[0].DB_MAX_OUTPUT_PORT_TYPE
odd_address[1] <= odd_offset[1].DB_MAX_OUTPUT_PORT_TYPE
odd_address[2] <= odd_offset[2].DB_MAX_OUTPUT_PORT_TYPE
odd_address[3] <= odd_offset[3].DB_MAX_OUTPUT_PORT_TYPE
odd_address[4] <= odd_offset[4].DB_MAX_OUTPUT_PORT_TYPE
odd_address[5] <= odd_offset[5].DB_MAX_OUTPUT_PORT_TYPE
odd_address[6] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
odd_address[7] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
odd_address[8] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
odd_address[9] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
odd_address[10] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
odd_address[11] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
odd_address[12] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
odd_address[13] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
odd_address[14] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
odd_address[15] <= <GND>
even_address[0] <= even_offset[0].DB_MAX_OUTPUT_PORT_TYPE
even_address[1] <= even_offset[1].DB_MAX_OUTPUT_PORT_TYPE
even_address[2] <= even_offset[2].DB_MAX_OUTPUT_PORT_TYPE
even_address[3] <= even_offset[3].DB_MAX_OUTPUT_PORT_TYPE
even_address[4] <= even_offset[4].DB_MAX_OUTPUT_PORT_TYPE
even_address[5] <= even_offset[5].DB_MAX_OUTPUT_PORT_TYPE
even_address[6] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
even_address[7] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
even_address[8] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
even_address[9] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
even_address[10] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
even_address[11] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
even_address[12] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
even_address[13] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
even_address[14] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
even_address[15] <= <GND>
data_out_odd[0] <= data_out_odd[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_odd[1] <= data_out_odd[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_odd[2] <= data_out_odd[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_odd[3] <= data_out_odd[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_odd[4] <= data_out_odd[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_odd[5] <= data_out_odd[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_odd[6] <= data_out_odd[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_odd[7] <= data_out_odd[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_odd[8] <= data_out_odd[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_odd[9] <= data_out_odd[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_odd[10] <= data_out_odd[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_odd[11] <= data_out_odd[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_odd[12] <= data_out_odd[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_odd[13] <= data_out_odd[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_odd[14] <= data_out_odd[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_odd[15] <= data_out_odd[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_even[0] <= data_out_even[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_even[1] <= data_out_even[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_even[2] <= data_out_even[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_even[3] <= data_out_even[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_even[4] <= data_out_even[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_even[5] <= data_out_even[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_even[6] <= data_out_even[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_even[7] <= data_out_even[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_even[8] <= data_out_even[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_even[9] <= data_out_even[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_even[10] <= data_out_even[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_even[11] <= data_out_even[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_even[12] <= data_out_even[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_even[13] <= data_out_even[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_even[14] <= data_out_even[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_even[15] <= data_out_even[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_loading <= data_loading.DB_MAX_OUTPUT_PORT_TYPE
output_valid <= output_valid.DB_MAX_OUTPUT_PORT_TYPE
update_flag <= update_flag.DB_MAX_OUTPUT_PORT_TYPE


|img_coding|wavelet_transform_2D:wavelet_transform_2D_inst1|wavelet_transform_1D:wavelet_transform_1D_inst|lifted_wavelet_decomposition:lifted_wavelet_decomposition_inst1
clk => first_input[0].CLK
clk => first_input[1].CLK
clk => first_input[2].CLK
clk => first_input[3].CLK
clk => first_input[4].CLK
clk => first_input[5].CLK
clk => first_input[6].CLK
clk => first_input[7].CLK
clk => first_input[8].CLK
clk => first_input[9].CLK
clk => first_input[10].CLK
clk => first_input[11].CLK
clk => first_input[12].CLK
clk => first_input[13].CLK
clk => first_input[14].CLK
clk => first_input[15].CLK
clk => cal_counter[0].CLK
clk => cal_counter[1].CLK
clk => cal_counter[2].CLK
clk => cal_counter[3].CLK
clk => cal_counter[4].CLK
clk => cal_counter[5].CLK
clk => cal_counter[6].CLK
clk => cal_counter[7].CLK
clk => save_wait_counter[0].CLK
clk => save_wait_counter[1].CLK
clk => save_wait_counter[2].CLK
clk => save_wait_counter[3].CLK
clk => save_wait_counter[4].CLK
clk => save_wait_counter[5].CLK
clk => odd_offset[0].CLK
clk => odd_offset[1].CLK
clk => odd_offset[2].CLK
clk => odd_offset[3].CLK
clk => odd_offset[4].CLK
clk => odd_offset[5].CLK
clk => odd_offset[6].CLK
clk => odd_offset[7].CLK
clk => even_offset[0].CLK
clk => even_offset[1].CLK
clk => even_offset[2].CLK
clk => even_offset[3].CLK
clk => even_offset[4].CLK
clk => even_offset[5].CLK
clk => even_offset[6].CLK
clk => even_offset[7].CLK
clk => wait_counter[0].CLK
clk => wait_counter[1].CLK
clk => data_counter[0].CLK
clk => data_counter[1].CLK
clk => data_counter[2].CLK
clk => data_counter[3].CLK
clk => data_counter[4].CLK
clk => data_counter[5].CLK
clk => data_counter[6].CLK
clk => data_counter[7].CLK
clk => data_counter[8].CLK
clk => data_counter[9].CLK
clk => data_counter[10].CLK
clk => data_out_even[0]~reg0.CLK
clk => data_out_even[1]~reg0.CLK
clk => data_out_even[2]~reg0.CLK
clk => data_out_even[3]~reg0.CLK
clk => data_out_even[4]~reg0.CLK
clk => data_out_even[5]~reg0.CLK
clk => data_out_even[6]~reg0.CLK
clk => data_out_even[7]~reg0.CLK
clk => data_out_even[8]~reg0.CLK
clk => data_out_even[9]~reg0.CLK
clk => data_out_even[10]~reg0.CLK
clk => data_out_even[11]~reg0.CLK
clk => data_out_even[12]~reg0.CLK
clk => data_out_even[13]~reg0.CLK
clk => data_out_even[14]~reg0.CLK
clk => data_out_even[15]~reg0.CLK
clk => data_out_odd[0]~reg0.CLK
clk => data_out_odd[1]~reg0.CLK
clk => data_out_odd[2]~reg0.CLK
clk => data_out_odd[3]~reg0.CLK
clk => data_out_odd[4]~reg0.CLK
clk => data_out_odd[5]~reg0.CLK
clk => data_out_odd[6]~reg0.CLK
clk => data_out_odd[7]~reg0.CLK
clk => data_out_odd[8]~reg0.CLK
clk => data_out_odd[9]~reg0.CLK
clk => data_out_odd[10]~reg0.CLK
clk => data_out_odd[11]~reg0.CLK
clk => data_out_odd[12]~reg0.CLK
clk => data_out_odd[13]~reg0.CLK
clk => data_out_odd[14]~reg0.CLK
clk => data_out_odd[15]~reg0.CLK
clk => data_reg[0].CLK
clk => data_reg[1].CLK
clk => data_reg[2].CLK
clk => data_reg[3].CLK
clk => data_reg[4].CLK
clk => data_reg[5].CLK
clk => data_reg[6].CLK
clk => data_reg[7].CLK
clk => data_reg[8].CLK
clk => data_reg[9].CLK
clk => data_reg[10].CLK
clk => data_reg[11].CLK
clk => data_reg[12].CLK
clk => data_reg[13].CLK
clk => data_reg[14].CLK
clk => data_reg[15].CLK
clk => data_reg[16].CLK
clk => data_reg[17].CLK
clk => data_reg[18].CLK
clk => data_reg[19].CLK
clk => data_reg[20].CLK
clk => data_reg[21].CLK
clk => data_reg[22].CLK
clk => data_reg[23].CLK
clk => data_reg[24].CLK
clk => data_reg[25].CLK
clk => data_reg[26].CLK
clk => data_reg[27].CLK
clk => data_reg[28].CLK
clk => data_reg[29].CLK
clk => data_reg[30].CLK
clk => data_reg[31].CLK
clk => data_reg[32].CLK
clk => data_reg[33].CLK
clk => data_reg[34].CLK
clk => data_reg[35].CLK
clk => data_reg[36].CLK
clk => data_reg[37].CLK
clk => data_reg[38].CLK
clk => data_reg[39].CLK
clk => data_reg[40].CLK
clk => data_reg[41].CLK
clk => data_reg[42].CLK
clk => data_reg[43].CLK
clk => data_reg[44].CLK
clk => data_reg[45].CLK
clk => data_reg[46].CLK
clk => data_reg[47].CLK
clk => data_reg[48].CLK
clk => data_reg[49].CLK
clk => data_reg[50].CLK
clk => data_reg[51].CLK
clk => data_reg[52].CLK
clk => data_reg[53].CLK
clk => data_reg[54].CLK
clk => data_reg[55].CLK
clk => data_reg[56].CLK
clk => data_reg[57].CLK
clk => data_reg[58].CLK
clk => data_reg[59].CLK
clk => data_reg[60].CLK
clk => data_reg[61].CLK
clk => data_reg[62].CLK
clk => data_reg[63].CLK
clk => step~1.DATAIN
rst_n => cal_counter[0].ACLR
rst_n => cal_counter[1].ACLR
rst_n => cal_counter[2].ACLR
rst_n => cal_counter[3].ACLR
rst_n => cal_counter[4].ACLR
rst_n => cal_counter[5].ACLR
rst_n => cal_counter[6].ACLR
rst_n => cal_counter[7].ACLR
rst_n => save_wait_counter[0].ACLR
rst_n => save_wait_counter[1].ACLR
rst_n => save_wait_counter[2].ACLR
rst_n => save_wait_counter[3].ACLR
rst_n => save_wait_counter[4].ACLR
rst_n => save_wait_counter[5].ACLR
rst_n => odd_offset[0].ACLR
rst_n => odd_offset[1].ACLR
rst_n => odd_offset[2].ACLR
rst_n => odd_offset[3].ACLR
rst_n => odd_offset[4].ACLR
rst_n => odd_offset[5].PRESET
rst_n => odd_offset[6].ACLR
rst_n => odd_offset[7].ACLR
rst_n => even_offset[0].ACLR
rst_n => even_offset[1].ACLR
rst_n => even_offset[2].ACLR
rst_n => even_offset[3].ACLR
rst_n => even_offset[4].ACLR
rst_n => even_offset[5].ACLR
rst_n => even_offset[6].ACLR
rst_n => even_offset[7].ACLR
rst_n => wait_counter[0].ACLR
rst_n => wait_counter[1].ACLR
rst_n => data_counter[0].ACLR
rst_n => data_counter[1].ACLR
rst_n => data_counter[2].ACLR
rst_n => data_counter[3].ACLR
rst_n => data_counter[4].ACLR
rst_n => data_counter[5].ACLR
rst_n => data_counter[6].ACLR
rst_n => data_counter[7].ACLR
rst_n => data_counter[8].ACLR
rst_n => data_counter[9].ACLR
rst_n => data_counter[10].ACLR
rst_n => data_reg[0].ACLR
rst_n => data_reg[1].ACLR
rst_n => data_reg[2].ACLR
rst_n => data_reg[3].ACLR
rst_n => data_reg[4].ACLR
rst_n => data_reg[5].ACLR
rst_n => data_reg[6].ACLR
rst_n => data_reg[7].ACLR
rst_n => data_reg[8].ACLR
rst_n => data_reg[9].ACLR
rst_n => data_reg[10].ACLR
rst_n => data_reg[11].ACLR
rst_n => data_reg[12].ACLR
rst_n => data_reg[13].ACLR
rst_n => data_reg[14].ACLR
rst_n => data_reg[15].ACLR
rst_n => data_reg[16].ACLR
rst_n => data_reg[17].ACLR
rst_n => data_reg[18].ACLR
rst_n => data_reg[19].ACLR
rst_n => data_reg[20].ACLR
rst_n => data_reg[21].ACLR
rst_n => data_reg[22].ACLR
rst_n => data_reg[23].ACLR
rst_n => data_reg[24].ACLR
rst_n => data_reg[25].ACLR
rst_n => data_reg[26].ACLR
rst_n => data_reg[27].ACLR
rst_n => data_reg[28].ACLR
rst_n => data_reg[29].ACLR
rst_n => data_reg[30].ACLR
rst_n => data_reg[31].ACLR
rst_n => data_reg[32].ACLR
rst_n => data_reg[33].ACLR
rst_n => data_reg[34].ACLR
rst_n => data_reg[35].ACLR
rst_n => data_reg[36].ACLR
rst_n => data_reg[37].ACLR
rst_n => data_reg[38].ACLR
rst_n => data_reg[39].ACLR
rst_n => data_reg[40].ACLR
rst_n => data_reg[41].ACLR
rst_n => data_reg[42].ACLR
rst_n => data_reg[43].ACLR
rst_n => data_reg[44].ACLR
rst_n => data_reg[45].ACLR
rst_n => data_reg[46].ACLR
rst_n => data_reg[47].ACLR
rst_n => data_reg[48].ACLR
rst_n => data_reg[49].ACLR
rst_n => data_reg[50].ACLR
rst_n => data_reg[51].ACLR
rst_n => data_reg[52].ACLR
rst_n => data_reg[53].ACLR
rst_n => data_reg[54].ACLR
rst_n => data_reg[55].ACLR
rst_n => data_reg[56].ACLR
rst_n => data_reg[57].ACLR
rst_n => data_reg[58].ACLR
rst_n => data_reg[59].ACLR
rst_n => data_reg[60].ACLR
rst_n => data_reg[61].ACLR
rst_n => data_reg[62].ACLR
rst_n => data_reg[63].ACLR
rst_n => step~3.DATAIN
rst_n => first_input[0].ENA
rst_n => data_out_odd[15]~reg0.ENA
rst_n => data_out_odd[14]~reg0.ENA
rst_n => data_out_odd[13]~reg0.ENA
rst_n => data_out_odd[12]~reg0.ENA
rst_n => data_out_odd[11]~reg0.ENA
rst_n => data_out_odd[10]~reg0.ENA
rst_n => data_out_odd[9]~reg0.ENA
rst_n => data_out_odd[8]~reg0.ENA
rst_n => data_out_odd[7]~reg0.ENA
rst_n => data_out_odd[6]~reg0.ENA
rst_n => data_out_odd[5]~reg0.ENA
rst_n => data_out_odd[4]~reg0.ENA
rst_n => data_out_odd[3]~reg0.ENA
rst_n => data_out_odd[2]~reg0.ENA
rst_n => data_out_odd[1]~reg0.ENA
rst_n => data_out_odd[0]~reg0.ENA
rst_n => data_out_even[15]~reg0.ENA
rst_n => data_out_even[14]~reg0.ENA
rst_n => data_out_even[13]~reg0.ENA
rst_n => data_out_even[12]~reg0.ENA
rst_n => data_out_even[11]~reg0.ENA
rst_n => data_out_even[10]~reg0.ENA
rst_n => data_out_even[9]~reg0.ENA
rst_n => data_out_even[8]~reg0.ENA
rst_n => data_out_even[7]~reg0.ENA
rst_n => data_out_even[6]~reg0.ENA
rst_n => data_out_even[5]~reg0.ENA
rst_n => data_out_even[4]~reg0.ENA
rst_n => data_out_even[3]~reg0.ENA
rst_n => data_out_even[2]~reg0.ENA
rst_n => data_out_even[1]~reg0.ENA
rst_n => data_out_even[0]~reg0.ENA
rst_n => first_input[15].ENA
rst_n => first_input[14].ENA
rst_n => first_input[13].ENA
rst_n => first_input[12].ENA
rst_n => first_input[11].ENA
rst_n => first_input[10].ENA
rst_n => first_input[9].ENA
rst_n => first_input[8].ENA
rst_n => first_input[7].ENA
rst_n => first_input[6].ENA
rst_n => first_input[5].ENA
rst_n => first_input[4].ENA
rst_n => first_input[3].ENA
rst_n => first_input[2].ENA
rst_n => first_input[1].ENA
data_valid => step_next.0000000.OUTPUTSELECT
data_valid => step_next.0000001.OUTPUTSELECT
data_valid => step_next.0000010.OUTPUTSELECT
data_valid => step_next.0000011.OUTPUTSELECT
data_valid => step_next.0000100.OUTPUTSELECT
data_valid => step_next.0000101.OUTPUTSELECT
data_in[0] => data_reg[0].DATAIN
data_in[1] => data_reg[1].DATAIN
data_in[2] => data_reg[2].DATAIN
data_in[3] => data_reg[3].DATAIN
data_in[4] => data_reg[4].DATAIN
data_in[5] => data_reg[5].DATAIN
data_in[6] => data_reg[6].DATAIN
data_in[7] => data_reg[7].DATAIN
data_in[8] => data_reg[8].DATAIN
data_in[9] => data_reg[9].DATAIN
data_in[10] => data_reg[10].DATAIN
data_in[11] => data_reg[11].DATAIN
data_in[12] => data_reg[12].DATAIN
data_in[13] => data_reg[13].DATAIN
data_in[14] => data_reg[14].DATAIN
data_in[15] => data_reg[15].DATAIN
line_address[0] => Add6.IN14
line_address[0] => Add7.IN14
line_address[1] => Add6.IN13
line_address[1] => Add7.IN13
line_address[2] => Add6.IN12
line_address[2] => Add7.IN12
line_address[3] => Add6.IN11
line_address[3] => Add7.IN11
line_address[4] => Add6.IN10
line_address[4] => Add7.IN10
line_address[5] => Add6.IN9
line_address[5] => Add7.IN9
line_address[6] => Add6.IN8
line_address[6] => Add7.IN8
line_address[7] => Add6.IN7
line_address[7] => Add7.IN7
odd_address[0] <= odd_offset[0].DB_MAX_OUTPUT_PORT_TYPE
odd_address[1] <= odd_offset[1].DB_MAX_OUTPUT_PORT_TYPE
odd_address[2] <= odd_offset[2].DB_MAX_OUTPUT_PORT_TYPE
odd_address[3] <= odd_offset[3].DB_MAX_OUTPUT_PORT_TYPE
odd_address[4] <= odd_offset[4].DB_MAX_OUTPUT_PORT_TYPE
odd_address[5] <= odd_offset[5].DB_MAX_OUTPUT_PORT_TYPE
odd_address[6] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
odd_address[7] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
odd_address[8] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
odd_address[9] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
odd_address[10] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
odd_address[11] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
odd_address[12] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
odd_address[13] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
odd_address[14] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
odd_address[15] <= <GND>
even_address[0] <= even_offset[0].DB_MAX_OUTPUT_PORT_TYPE
even_address[1] <= even_offset[1].DB_MAX_OUTPUT_PORT_TYPE
even_address[2] <= even_offset[2].DB_MAX_OUTPUT_PORT_TYPE
even_address[3] <= even_offset[3].DB_MAX_OUTPUT_PORT_TYPE
even_address[4] <= even_offset[4].DB_MAX_OUTPUT_PORT_TYPE
even_address[5] <= even_offset[5].DB_MAX_OUTPUT_PORT_TYPE
even_address[6] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
even_address[7] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
even_address[8] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
even_address[9] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
even_address[10] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
even_address[11] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
even_address[12] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
even_address[13] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
even_address[14] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
even_address[15] <= <GND>
data_out_odd[0] <= data_out_odd[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_odd[1] <= data_out_odd[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_odd[2] <= data_out_odd[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_odd[3] <= data_out_odd[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_odd[4] <= data_out_odd[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_odd[5] <= data_out_odd[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_odd[6] <= data_out_odd[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_odd[7] <= data_out_odd[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_odd[8] <= data_out_odd[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_odd[9] <= data_out_odd[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_odd[10] <= data_out_odd[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_odd[11] <= data_out_odd[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_odd[12] <= data_out_odd[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_odd[13] <= data_out_odd[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_odd[14] <= data_out_odd[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_odd[15] <= data_out_odd[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_even[0] <= data_out_even[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_even[1] <= data_out_even[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_even[2] <= data_out_even[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_even[3] <= data_out_even[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_even[4] <= data_out_even[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_even[5] <= data_out_even[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_even[6] <= data_out_even[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_even[7] <= data_out_even[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_even[8] <= data_out_even[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_even[9] <= data_out_even[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_even[10] <= data_out_even[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_even[11] <= data_out_even[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_even[12] <= data_out_even[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_even[13] <= data_out_even[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_even[14] <= data_out_even[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_even[15] <= data_out_even[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_loading <= data_loading.DB_MAX_OUTPUT_PORT_TYPE
output_valid <= output_valid.DB_MAX_OUTPUT_PORT_TYPE
update_flag <= update_flag.DB_MAX_OUTPUT_PORT_TYPE


|img_coding|wavelet_transform_2D:wavelet_transform_2D_inst1|wavelet_transform_1D:wavelet_transform_1D_inst|lifted_wavelet_decomposition:lifted_wavelet_decomposition_inst2
clk => first_input[0].CLK
clk => first_input[1].CLK
clk => first_input[2].CLK
clk => first_input[3].CLK
clk => first_input[4].CLK
clk => first_input[5].CLK
clk => first_input[6].CLK
clk => first_input[7].CLK
clk => first_input[8].CLK
clk => first_input[9].CLK
clk => first_input[10].CLK
clk => first_input[11].CLK
clk => first_input[12].CLK
clk => first_input[13].CLK
clk => first_input[14].CLK
clk => first_input[15].CLK
clk => cal_counter[0].CLK
clk => cal_counter[1].CLK
clk => cal_counter[2].CLK
clk => cal_counter[3].CLK
clk => cal_counter[4].CLK
clk => cal_counter[5].CLK
clk => cal_counter[6].CLK
clk => cal_counter[7].CLK
clk => save_wait_counter[0].CLK
clk => save_wait_counter[1].CLK
clk => save_wait_counter[2].CLK
clk => save_wait_counter[3].CLK
clk => save_wait_counter[4].CLK
clk => save_wait_counter[5].CLK
clk => odd_offset[0].CLK
clk => odd_offset[1].CLK
clk => odd_offset[2].CLK
clk => odd_offset[3].CLK
clk => odd_offset[4].CLK
clk => odd_offset[5].CLK
clk => odd_offset[6].CLK
clk => odd_offset[7].CLK
clk => even_offset[0].CLK
clk => even_offset[1].CLK
clk => even_offset[2].CLK
clk => even_offset[3].CLK
clk => even_offset[4].CLK
clk => even_offset[5].CLK
clk => even_offset[6].CLK
clk => even_offset[7].CLK
clk => wait_counter[0].CLK
clk => wait_counter[1].CLK
clk => data_counter[0].CLK
clk => data_counter[1].CLK
clk => data_counter[2].CLK
clk => data_counter[3].CLK
clk => data_counter[4].CLK
clk => data_counter[5].CLK
clk => data_counter[6].CLK
clk => data_counter[7].CLK
clk => data_counter[8].CLK
clk => data_counter[9].CLK
clk => data_counter[10].CLK
clk => data_out_even[0]~reg0.CLK
clk => data_out_even[1]~reg0.CLK
clk => data_out_even[2]~reg0.CLK
clk => data_out_even[3]~reg0.CLK
clk => data_out_even[4]~reg0.CLK
clk => data_out_even[5]~reg0.CLK
clk => data_out_even[6]~reg0.CLK
clk => data_out_even[7]~reg0.CLK
clk => data_out_even[8]~reg0.CLK
clk => data_out_even[9]~reg0.CLK
clk => data_out_even[10]~reg0.CLK
clk => data_out_even[11]~reg0.CLK
clk => data_out_even[12]~reg0.CLK
clk => data_out_even[13]~reg0.CLK
clk => data_out_even[14]~reg0.CLK
clk => data_out_even[15]~reg0.CLK
clk => data_out_odd[0]~reg0.CLK
clk => data_out_odd[1]~reg0.CLK
clk => data_out_odd[2]~reg0.CLK
clk => data_out_odd[3]~reg0.CLK
clk => data_out_odd[4]~reg0.CLK
clk => data_out_odd[5]~reg0.CLK
clk => data_out_odd[6]~reg0.CLK
clk => data_out_odd[7]~reg0.CLK
clk => data_out_odd[8]~reg0.CLK
clk => data_out_odd[9]~reg0.CLK
clk => data_out_odd[10]~reg0.CLK
clk => data_out_odd[11]~reg0.CLK
clk => data_out_odd[12]~reg0.CLK
clk => data_out_odd[13]~reg0.CLK
clk => data_out_odd[14]~reg0.CLK
clk => data_out_odd[15]~reg0.CLK
clk => data_reg[0].CLK
clk => data_reg[1].CLK
clk => data_reg[2].CLK
clk => data_reg[3].CLK
clk => data_reg[4].CLK
clk => data_reg[5].CLK
clk => data_reg[6].CLK
clk => data_reg[7].CLK
clk => data_reg[8].CLK
clk => data_reg[9].CLK
clk => data_reg[10].CLK
clk => data_reg[11].CLK
clk => data_reg[12].CLK
clk => data_reg[13].CLK
clk => data_reg[14].CLK
clk => data_reg[15].CLK
clk => data_reg[16].CLK
clk => data_reg[17].CLK
clk => data_reg[18].CLK
clk => data_reg[19].CLK
clk => data_reg[20].CLK
clk => data_reg[21].CLK
clk => data_reg[22].CLK
clk => data_reg[23].CLK
clk => data_reg[24].CLK
clk => data_reg[25].CLK
clk => data_reg[26].CLK
clk => data_reg[27].CLK
clk => data_reg[28].CLK
clk => data_reg[29].CLK
clk => data_reg[30].CLK
clk => data_reg[31].CLK
clk => data_reg[32].CLK
clk => data_reg[33].CLK
clk => data_reg[34].CLK
clk => data_reg[35].CLK
clk => data_reg[36].CLK
clk => data_reg[37].CLK
clk => data_reg[38].CLK
clk => data_reg[39].CLK
clk => data_reg[40].CLK
clk => data_reg[41].CLK
clk => data_reg[42].CLK
clk => data_reg[43].CLK
clk => data_reg[44].CLK
clk => data_reg[45].CLK
clk => data_reg[46].CLK
clk => data_reg[47].CLK
clk => data_reg[48].CLK
clk => data_reg[49].CLK
clk => data_reg[50].CLK
clk => data_reg[51].CLK
clk => data_reg[52].CLK
clk => data_reg[53].CLK
clk => data_reg[54].CLK
clk => data_reg[55].CLK
clk => data_reg[56].CLK
clk => data_reg[57].CLK
clk => data_reg[58].CLK
clk => data_reg[59].CLK
clk => data_reg[60].CLK
clk => data_reg[61].CLK
clk => data_reg[62].CLK
clk => data_reg[63].CLK
clk => step~1.DATAIN
rst_n => cal_counter[0].ACLR
rst_n => cal_counter[1].ACLR
rst_n => cal_counter[2].ACLR
rst_n => cal_counter[3].ACLR
rst_n => cal_counter[4].ACLR
rst_n => cal_counter[5].ACLR
rst_n => cal_counter[6].ACLR
rst_n => cal_counter[7].ACLR
rst_n => save_wait_counter[0].ACLR
rst_n => save_wait_counter[1].ACLR
rst_n => save_wait_counter[2].ACLR
rst_n => save_wait_counter[3].ACLR
rst_n => save_wait_counter[4].ACLR
rst_n => save_wait_counter[5].ACLR
rst_n => odd_offset[0].ACLR
rst_n => odd_offset[1].ACLR
rst_n => odd_offset[2].ACLR
rst_n => odd_offset[3].ACLR
rst_n => odd_offset[4].ACLR
rst_n => odd_offset[5].PRESET
rst_n => odd_offset[6].ACLR
rst_n => odd_offset[7].ACLR
rst_n => even_offset[0].ACLR
rst_n => even_offset[1].ACLR
rst_n => even_offset[2].ACLR
rst_n => even_offset[3].ACLR
rst_n => even_offset[4].ACLR
rst_n => even_offset[5].ACLR
rst_n => even_offset[6].ACLR
rst_n => even_offset[7].ACLR
rst_n => wait_counter[0].ACLR
rst_n => wait_counter[1].ACLR
rst_n => data_counter[0].ACLR
rst_n => data_counter[1].ACLR
rst_n => data_counter[2].ACLR
rst_n => data_counter[3].ACLR
rst_n => data_counter[4].ACLR
rst_n => data_counter[5].ACLR
rst_n => data_counter[6].ACLR
rst_n => data_counter[7].ACLR
rst_n => data_counter[8].ACLR
rst_n => data_counter[9].ACLR
rst_n => data_counter[10].ACLR
rst_n => data_reg[0].ACLR
rst_n => data_reg[1].ACLR
rst_n => data_reg[2].ACLR
rst_n => data_reg[3].ACLR
rst_n => data_reg[4].ACLR
rst_n => data_reg[5].ACLR
rst_n => data_reg[6].ACLR
rst_n => data_reg[7].ACLR
rst_n => data_reg[8].ACLR
rst_n => data_reg[9].ACLR
rst_n => data_reg[10].ACLR
rst_n => data_reg[11].ACLR
rst_n => data_reg[12].ACLR
rst_n => data_reg[13].ACLR
rst_n => data_reg[14].ACLR
rst_n => data_reg[15].ACLR
rst_n => data_reg[16].ACLR
rst_n => data_reg[17].ACLR
rst_n => data_reg[18].ACLR
rst_n => data_reg[19].ACLR
rst_n => data_reg[20].ACLR
rst_n => data_reg[21].ACLR
rst_n => data_reg[22].ACLR
rst_n => data_reg[23].ACLR
rst_n => data_reg[24].ACLR
rst_n => data_reg[25].ACLR
rst_n => data_reg[26].ACLR
rst_n => data_reg[27].ACLR
rst_n => data_reg[28].ACLR
rst_n => data_reg[29].ACLR
rst_n => data_reg[30].ACLR
rst_n => data_reg[31].ACLR
rst_n => data_reg[32].ACLR
rst_n => data_reg[33].ACLR
rst_n => data_reg[34].ACLR
rst_n => data_reg[35].ACLR
rst_n => data_reg[36].ACLR
rst_n => data_reg[37].ACLR
rst_n => data_reg[38].ACLR
rst_n => data_reg[39].ACLR
rst_n => data_reg[40].ACLR
rst_n => data_reg[41].ACLR
rst_n => data_reg[42].ACLR
rst_n => data_reg[43].ACLR
rst_n => data_reg[44].ACLR
rst_n => data_reg[45].ACLR
rst_n => data_reg[46].ACLR
rst_n => data_reg[47].ACLR
rst_n => data_reg[48].ACLR
rst_n => data_reg[49].ACLR
rst_n => data_reg[50].ACLR
rst_n => data_reg[51].ACLR
rst_n => data_reg[52].ACLR
rst_n => data_reg[53].ACLR
rst_n => data_reg[54].ACLR
rst_n => data_reg[55].ACLR
rst_n => data_reg[56].ACLR
rst_n => data_reg[57].ACLR
rst_n => data_reg[58].ACLR
rst_n => data_reg[59].ACLR
rst_n => data_reg[60].ACLR
rst_n => data_reg[61].ACLR
rst_n => data_reg[62].ACLR
rst_n => data_reg[63].ACLR
rst_n => step~3.DATAIN
rst_n => first_input[0].ENA
rst_n => data_out_odd[15]~reg0.ENA
rst_n => data_out_odd[14]~reg0.ENA
rst_n => data_out_odd[13]~reg0.ENA
rst_n => data_out_odd[12]~reg0.ENA
rst_n => data_out_odd[11]~reg0.ENA
rst_n => data_out_odd[10]~reg0.ENA
rst_n => data_out_odd[9]~reg0.ENA
rst_n => data_out_odd[8]~reg0.ENA
rst_n => data_out_odd[7]~reg0.ENA
rst_n => data_out_odd[6]~reg0.ENA
rst_n => data_out_odd[5]~reg0.ENA
rst_n => data_out_odd[4]~reg0.ENA
rst_n => data_out_odd[3]~reg0.ENA
rst_n => data_out_odd[2]~reg0.ENA
rst_n => data_out_odd[1]~reg0.ENA
rst_n => data_out_odd[0]~reg0.ENA
rst_n => data_out_even[15]~reg0.ENA
rst_n => data_out_even[14]~reg0.ENA
rst_n => data_out_even[13]~reg0.ENA
rst_n => data_out_even[12]~reg0.ENA
rst_n => data_out_even[11]~reg0.ENA
rst_n => data_out_even[10]~reg0.ENA
rst_n => data_out_even[9]~reg0.ENA
rst_n => data_out_even[8]~reg0.ENA
rst_n => data_out_even[7]~reg0.ENA
rst_n => data_out_even[6]~reg0.ENA
rst_n => data_out_even[5]~reg0.ENA
rst_n => data_out_even[4]~reg0.ENA
rst_n => data_out_even[3]~reg0.ENA
rst_n => data_out_even[2]~reg0.ENA
rst_n => data_out_even[1]~reg0.ENA
rst_n => data_out_even[0]~reg0.ENA
rst_n => first_input[15].ENA
rst_n => first_input[14].ENA
rst_n => first_input[13].ENA
rst_n => first_input[12].ENA
rst_n => first_input[11].ENA
rst_n => first_input[10].ENA
rst_n => first_input[9].ENA
rst_n => first_input[8].ENA
rst_n => first_input[7].ENA
rst_n => first_input[6].ENA
rst_n => first_input[5].ENA
rst_n => first_input[4].ENA
rst_n => first_input[3].ENA
rst_n => first_input[2].ENA
rst_n => first_input[1].ENA
data_valid => step_next.0000000.OUTPUTSELECT
data_valid => step_next.0000001.OUTPUTSELECT
data_valid => step_next.0000010.OUTPUTSELECT
data_valid => step_next.0000011.OUTPUTSELECT
data_valid => step_next.0000100.OUTPUTSELECT
data_valid => step_next.0000101.OUTPUTSELECT
data_in[0] => data_reg[0].DATAIN
data_in[1] => data_reg[1].DATAIN
data_in[2] => data_reg[2].DATAIN
data_in[3] => data_reg[3].DATAIN
data_in[4] => data_reg[4].DATAIN
data_in[5] => data_reg[5].DATAIN
data_in[6] => data_reg[6].DATAIN
data_in[7] => data_reg[7].DATAIN
data_in[8] => data_reg[8].DATAIN
data_in[9] => data_reg[9].DATAIN
data_in[10] => data_reg[10].DATAIN
data_in[11] => data_reg[11].DATAIN
data_in[12] => data_reg[12].DATAIN
data_in[13] => data_reg[13].DATAIN
data_in[14] => data_reg[14].DATAIN
data_in[15] => data_reg[15].DATAIN
line_address[0] => Add6.IN14
line_address[0] => Add7.IN14
line_address[1] => Add6.IN13
line_address[1] => Add7.IN13
line_address[2] => Add6.IN12
line_address[2] => Add7.IN12
line_address[3] => Add6.IN11
line_address[3] => Add7.IN11
line_address[4] => Add6.IN10
line_address[4] => Add7.IN10
line_address[5] => Add6.IN9
line_address[5] => Add7.IN9
line_address[6] => Add6.IN8
line_address[6] => Add7.IN8
line_address[7] => Add6.IN7
line_address[7] => Add7.IN7
odd_address[0] <= odd_offset[0].DB_MAX_OUTPUT_PORT_TYPE
odd_address[1] <= odd_offset[1].DB_MAX_OUTPUT_PORT_TYPE
odd_address[2] <= odd_offset[2].DB_MAX_OUTPUT_PORT_TYPE
odd_address[3] <= odd_offset[3].DB_MAX_OUTPUT_PORT_TYPE
odd_address[4] <= odd_offset[4].DB_MAX_OUTPUT_PORT_TYPE
odd_address[5] <= odd_offset[5].DB_MAX_OUTPUT_PORT_TYPE
odd_address[6] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
odd_address[7] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
odd_address[8] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
odd_address[9] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
odd_address[10] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
odd_address[11] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
odd_address[12] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
odd_address[13] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
odd_address[14] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
odd_address[15] <= <GND>
even_address[0] <= even_offset[0].DB_MAX_OUTPUT_PORT_TYPE
even_address[1] <= even_offset[1].DB_MAX_OUTPUT_PORT_TYPE
even_address[2] <= even_offset[2].DB_MAX_OUTPUT_PORT_TYPE
even_address[3] <= even_offset[3].DB_MAX_OUTPUT_PORT_TYPE
even_address[4] <= even_offset[4].DB_MAX_OUTPUT_PORT_TYPE
even_address[5] <= even_offset[5].DB_MAX_OUTPUT_PORT_TYPE
even_address[6] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
even_address[7] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
even_address[8] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
even_address[9] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
even_address[10] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
even_address[11] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
even_address[12] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
even_address[13] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
even_address[14] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
even_address[15] <= <GND>
data_out_odd[0] <= data_out_odd[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_odd[1] <= data_out_odd[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_odd[2] <= data_out_odd[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_odd[3] <= data_out_odd[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_odd[4] <= data_out_odd[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_odd[5] <= data_out_odd[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_odd[6] <= data_out_odd[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_odd[7] <= data_out_odd[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_odd[8] <= data_out_odd[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_odd[9] <= data_out_odd[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_odd[10] <= data_out_odd[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_odd[11] <= data_out_odd[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_odd[12] <= data_out_odd[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_odd[13] <= data_out_odd[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_odd[14] <= data_out_odd[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_odd[15] <= data_out_odd[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_even[0] <= data_out_even[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_even[1] <= data_out_even[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_even[2] <= data_out_even[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_even[3] <= data_out_even[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_even[4] <= data_out_even[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_even[5] <= data_out_even[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_even[6] <= data_out_even[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_even[7] <= data_out_even[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_even[8] <= data_out_even[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_even[9] <= data_out_even[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_even[10] <= data_out_even[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_even[11] <= data_out_even[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_even[12] <= data_out_even[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_even[13] <= data_out_even[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_even[14] <= data_out_even[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_even[15] <= data_out_even[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_loading <= data_loading.DB_MAX_OUTPUT_PORT_TYPE
output_valid <= output_valid.DB_MAX_OUTPUT_PORT_TYPE
update_flag <= update_flag.DB_MAX_OUTPUT_PORT_TYPE


|img_coding|wavelet_transform_2D:wavelet_transform_2D_inst1|wavelet_transform_1D:wavelet_transform_1D_inst|lifted_wavelet_decomposition:lifted_wavelet_decomposition_inst3
clk => first_input[0].CLK
clk => first_input[1].CLK
clk => first_input[2].CLK
clk => first_input[3].CLK
clk => first_input[4].CLK
clk => first_input[5].CLK
clk => first_input[6].CLK
clk => first_input[7].CLK
clk => first_input[8].CLK
clk => first_input[9].CLK
clk => first_input[10].CLK
clk => first_input[11].CLK
clk => first_input[12].CLK
clk => first_input[13].CLK
clk => first_input[14].CLK
clk => first_input[15].CLK
clk => cal_counter[0].CLK
clk => cal_counter[1].CLK
clk => cal_counter[2].CLK
clk => cal_counter[3].CLK
clk => cal_counter[4].CLK
clk => cal_counter[5].CLK
clk => cal_counter[6].CLK
clk => cal_counter[7].CLK
clk => save_wait_counter[0].CLK
clk => save_wait_counter[1].CLK
clk => save_wait_counter[2].CLK
clk => save_wait_counter[3].CLK
clk => save_wait_counter[4].CLK
clk => save_wait_counter[5].CLK
clk => odd_offset[0].CLK
clk => odd_offset[1].CLK
clk => odd_offset[2].CLK
clk => odd_offset[3].CLK
clk => odd_offset[4].CLK
clk => odd_offset[5].CLK
clk => odd_offset[6].CLK
clk => odd_offset[7].CLK
clk => even_offset[0].CLK
clk => even_offset[1].CLK
clk => even_offset[2].CLK
clk => even_offset[3].CLK
clk => even_offset[4].CLK
clk => even_offset[5].CLK
clk => even_offset[6].CLK
clk => even_offset[7].CLK
clk => wait_counter[0].CLK
clk => wait_counter[1].CLK
clk => data_counter[0].CLK
clk => data_counter[1].CLK
clk => data_counter[2].CLK
clk => data_counter[3].CLK
clk => data_counter[4].CLK
clk => data_counter[5].CLK
clk => data_counter[6].CLK
clk => data_counter[7].CLK
clk => data_counter[8].CLK
clk => data_counter[9].CLK
clk => data_counter[10].CLK
clk => data_out_even[0]~reg0.CLK
clk => data_out_even[1]~reg0.CLK
clk => data_out_even[2]~reg0.CLK
clk => data_out_even[3]~reg0.CLK
clk => data_out_even[4]~reg0.CLK
clk => data_out_even[5]~reg0.CLK
clk => data_out_even[6]~reg0.CLK
clk => data_out_even[7]~reg0.CLK
clk => data_out_even[8]~reg0.CLK
clk => data_out_even[9]~reg0.CLK
clk => data_out_even[10]~reg0.CLK
clk => data_out_even[11]~reg0.CLK
clk => data_out_even[12]~reg0.CLK
clk => data_out_even[13]~reg0.CLK
clk => data_out_even[14]~reg0.CLK
clk => data_out_even[15]~reg0.CLK
clk => data_out_odd[0]~reg0.CLK
clk => data_out_odd[1]~reg0.CLK
clk => data_out_odd[2]~reg0.CLK
clk => data_out_odd[3]~reg0.CLK
clk => data_out_odd[4]~reg0.CLK
clk => data_out_odd[5]~reg0.CLK
clk => data_out_odd[6]~reg0.CLK
clk => data_out_odd[7]~reg0.CLK
clk => data_out_odd[8]~reg0.CLK
clk => data_out_odd[9]~reg0.CLK
clk => data_out_odd[10]~reg0.CLK
clk => data_out_odd[11]~reg0.CLK
clk => data_out_odd[12]~reg0.CLK
clk => data_out_odd[13]~reg0.CLK
clk => data_out_odd[14]~reg0.CLK
clk => data_out_odd[15]~reg0.CLK
clk => data_reg[0].CLK
clk => data_reg[1].CLK
clk => data_reg[2].CLK
clk => data_reg[3].CLK
clk => data_reg[4].CLK
clk => data_reg[5].CLK
clk => data_reg[6].CLK
clk => data_reg[7].CLK
clk => data_reg[8].CLK
clk => data_reg[9].CLK
clk => data_reg[10].CLK
clk => data_reg[11].CLK
clk => data_reg[12].CLK
clk => data_reg[13].CLK
clk => data_reg[14].CLK
clk => data_reg[15].CLK
clk => data_reg[16].CLK
clk => data_reg[17].CLK
clk => data_reg[18].CLK
clk => data_reg[19].CLK
clk => data_reg[20].CLK
clk => data_reg[21].CLK
clk => data_reg[22].CLK
clk => data_reg[23].CLK
clk => data_reg[24].CLK
clk => data_reg[25].CLK
clk => data_reg[26].CLK
clk => data_reg[27].CLK
clk => data_reg[28].CLK
clk => data_reg[29].CLK
clk => data_reg[30].CLK
clk => data_reg[31].CLK
clk => data_reg[32].CLK
clk => data_reg[33].CLK
clk => data_reg[34].CLK
clk => data_reg[35].CLK
clk => data_reg[36].CLK
clk => data_reg[37].CLK
clk => data_reg[38].CLK
clk => data_reg[39].CLK
clk => data_reg[40].CLK
clk => data_reg[41].CLK
clk => data_reg[42].CLK
clk => data_reg[43].CLK
clk => data_reg[44].CLK
clk => data_reg[45].CLK
clk => data_reg[46].CLK
clk => data_reg[47].CLK
clk => data_reg[48].CLK
clk => data_reg[49].CLK
clk => data_reg[50].CLK
clk => data_reg[51].CLK
clk => data_reg[52].CLK
clk => data_reg[53].CLK
clk => data_reg[54].CLK
clk => data_reg[55].CLK
clk => data_reg[56].CLK
clk => data_reg[57].CLK
clk => data_reg[58].CLK
clk => data_reg[59].CLK
clk => data_reg[60].CLK
clk => data_reg[61].CLK
clk => data_reg[62].CLK
clk => data_reg[63].CLK
clk => step~1.DATAIN
rst_n => cal_counter[0].ACLR
rst_n => cal_counter[1].ACLR
rst_n => cal_counter[2].ACLR
rst_n => cal_counter[3].ACLR
rst_n => cal_counter[4].ACLR
rst_n => cal_counter[5].ACLR
rst_n => cal_counter[6].ACLR
rst_n => cal_counter[7].ACLR
rst_n => save_wait_counter[0].ACLR
rst_n => save_wait_counter[1].ACLR
rst_n => save_wait_counter[2].ACLR
rst_n => save_wait_counter[3].ACLR
rst_n => save_wait_counter[4].ACLR
rst_n => save_wait_counter[5].ACLR
rst_n => odd_offset[0].ACLR
rst_n => odd_offset[1].ACLR
rst_n => odd_offset[2].ACLR
rst_n => odd_offset[3].ACLR
rst_n => odd_offset[4].ACLR
rst_n => odd_offset[5].PRESET
rst_n => odd_offset[6].ACLR
rst_n => odd_offset[7].ACLR
rst_n => even_offset[0].ACLR
rst_n => even_offset[1].ACLR
rst_n => even_offset[2].ACLR
rst_n => even_offset[3].ACLR
rst_n => even_offset[4].ACLR
rst_n => even_offset[5].ACLR
rst_n => even_offset[6].ACLR
rst_n => even_offset[7].ACLR
rst_n => wait_counter[0].ACLR
rst_n => wait_counter[1].ACLR
rst_n => data_counter[0].ACLR
rst_n => data_counter[1].ACLR
rst_n => data_counter[2].ACLR
rst_n => data_counter[3].ACLR
rst_n => data_counter[4].ACLR
rst_n => data_counter[5].ACLR
rst_n => data_counter[6].ACLR
rst_n => data_counter[7].ACLR
rst_n => data_counter[8].ACLR
rst_n => data_counter[9].ACLR
rst_n => data_counter[10].ACLR
rst_n => data_reg[0].ACLR
rst_n => data_reg[1].ACLR
rst_n => data_reg[2].ACLR
rst_n => data_reg[3].ACLR
rst_n => data_reg[4].ACLR
rst_n => data_reg[5].ACLR
rst_n => data_reg[6].ACLR
rst_n => data_reg[7].ACLR
rst_n => data_reg[8].ACLR
rst_n => data_reg[9].ACLR
rst_n => data_reg[10].ACLR
rst_n => data_reg[11].ACLR
rst_n => data_reg[12].ACLR
rst_n => data_reg[13].ACLR
rst_n => data_reg[14].ACLR
rst_n => data_reg[15].ACLR
rst_n => data_reg[16].ACLR
rst_n => data_reg[17].ACLR
rst_n => data_reg[18].ACLR
rst_n => data_reg[19].ACLR
rst_n => data_reg[20].ACLR
rst_n => data_reg[21].ACLR
rst_n => data_reg[22].ACLR
rst_n => data_reg[23].ACLR
rst_n => data_reg[24].ACLR
rst_n => data_reg[25].ACLR
rst_n => data_reg[26].ACLR
rst_n => data_reg[27].ACLR
rst_n => data_reg[28].ACLR
rst_n => data_reg[29].ACLR
rst_n => data_reg[30].ACLR
rst_n => data_reg[31].ACLR
rst_n => data_reg[32].ACLR
rst_n => data_reg[33].ACLR
rst_n => data_reg[34].ACLR
rst_n => data_reg[35].ACLR
rst_n => data_reg[36].ACLR
rst_n => data_reg[37].ACLR
rst_n => data_reg[38].ACLR
rst_n => data_reg[39].ACLR
rst_n => data_reg[40].ACLR
rst_n => data_reg[41].ACLR
rst_n => data_reg[42].ACLR
rst_n => data_reg[43].ACLR
rst_n => data_reg[44].ACLR
rst_n => data_reg[45].ACLR
rst_n => data_reg[46].ACLR
rst_n => data_reg[47].ACLR
rst_n => data_reg[48].ACLR
rst_n => data_reg[49].ACLR
rst_n => data_reg[50].ACLR
rst_n => data_reg[51].ACLR
rst_n => data_reg[52].ACLR
rst_n => data_reg[53].ACLR
rst_n => data_reg[54].ACLR
rst_n => data_reg[55].ACLR
rst_n => data_reg[56].ACLR
rst_n => data_reg[57].ACLR
rst_n => data_reg[58].ACLR
rst_n => data_reg[59].ACLR
rst_n => data_reg[60].ACLR
rst_n => data_reg[61].ACLR
rst_n => data_reg[62].ACLR
rst_n => data_reg[63].ACLR
rst_n => step~3.DATAIN
rst_n => first_input[0].ENA
rst_n => data_out_odd[15]~reg0.ENA
rst_n => data_out_odd[14]~reg0.ENA
rst_n => data_out_odd[13]~reg0.ENA
rst_n => data_out_odd[12]~reg0.ENA
rst_n => data_out_odd[11]~reg0.ENA
rst_n => data_out_odd[10]~reg0.ENA
rst_n => data_out_odd[9]~reg0.ENA
rst_n => data_out_odd[8]~reg0.ENA
rst_n => data_out_odd[7]~reg0.ENA
rst_n => data_out_odd[6]~reg0.ENA
rst_n => data_out_odd[5]~reg0.ENA
rst_n => data_out_odd[4]~reg0.ENA
rst_n => data_out_odd[3]~reg0.ENA
rst_n => data_out_odd[2]~reg0.ENA
rst_n => data_out_odd[1]~reg0.ENA
rst_n => data_out_odd[0]~reg0.ENA
rst_n => data_out_even[15]~reg0.ENA
rst_n => data_out_even[14]~reg0.ENA
rst_n => data_out_even[13]~reg0.ENA
rst_n => data_out_even[12]~reg0.ENA
rst_n => data_out_even[11]~reg0.ENA
rst_n => data_out_even[10]~reg0.ENA
rst_n => data_out_even[9]~reg0.ENA
rst_n => data_out_even[8]~reg0.ENA
rst_n => data_out_even[7]~reg0.ENA
rst_n => data_out_even[6]~reg0.ENA
rst_n => data_out_even[5]~reg0.ENA
rst_n => data_out_even[4]~reg0.ENA
rst_n => data_out_even[3]~reg0.ENA
rst_n => data_out_even[2]~reg0.ENA
rst_n => data_out_even[1]~reg0.ENA
rst_n => data_out_even[0]~reg0.ENA
rst_n => first_input[15].ENA
rst_n => first_input[14].ENA
rst_n => first_input[13].ENA
rst_n => first_input[12].ENA
rst_n => first_input[11].ENA
rst_n => first_input[10].ENA
rst_n => first_input[9].ENA
rst_n => first_input[8].ENA
rst_n => first_input[7].ENA
rst_n => first_input[6].ENA
rst_n => first_input[5].ENA
rst_n => first_input[4].ENA
rst_n => first_input[3].ENA
rst_n => first_input[2].ENA
rst_n => first_input[1].ENA
data_valid => step_next.0000000.OUTPUTSELECT
data_valid => step_next.0000001.OUTPUTSELECT
data_valid => step_next.0000010.OUTPUTSELECT
data_valid => step_next.0000011.OUTPUTSELECT
data_valid => step_next.0000100.OUTPUTSELECT
data_valid => step_next.0000101.OUTPUTSELECT
data_in[0] => data_reg[0].DATAIN
data_in[1] => data_reg[1].DATAIN
data_in[2] => data_reg[2].DATAIN
data_in[3] => data_reg[3].DATAIN
data_in[4] => data_reg[4].DATAIN
data_in[5] => data_reg[5].DATAIN
data_in[6] => data_reg[6].DATAIN
data_in[7] => data_reg[7].DATAIN
data_in[8] => data_reg[8].DATAIN
data_in[9] => data_reg[9].DATAIN
data_in[10] => data_reg[10].DATAIN
data_in[11] => data_reg[11].DATAIN
data_in[12] => data_reg[12].DATAIN
data_in[13] => data_reg[13].DATAIN
data_in[14] => data_reg[14].DATAIN
data_in[15] => data_reg[15].DATAIN
line_address[0] => Add6.IN14
line_address[0] => Add7.IN14
line_address[1] => Add6.IN13
line_address[1] => Add7.IN13
line_address[2] => Add6.IN12
line_address[2] => Add7.IN12
line_address[3] => Add6.IN11
line_address[3] => Add7.IN11
line_address[4] => Add6.IN10
line_address[4] => Add7.IN10
line_address[5] => Add6.IN9
line_address[5] => Add7.IN9
line_address[6] => Add6.IN8
line_address[6] => Add7.IN8
line_address[7] => Add6.IN7
line_address[7] => Add7.IN7
odd_address[0] <= odd_offset[0].DB_MAX_OUTPUT_PORT_TYPE
odd_address[1] <= odd_offset[1].DB_MAX_OUTPUT_PORT_TYPE
odd_address[2] <= odd_offset[2].DB_MAX_OUTPUT_PORT_TYPE
odd_address[3] <= odd_offset[3].DB_MAX_OUTPUT_PORT_TYPE
odd_address[4] <= odd_offset[4].DB_MAX_OUTPUT_PORT_TYPE
odd_address[5] <= odd_offset[5].DB_MAX_OUTPUT_PORT_TYPE
odd_address[6] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
odd_address[7] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
odd_address[8] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
odd_address[9] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
odd_address[10] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
odd_address[11] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
odd_address[12] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
odd_address[13] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
odd_address[14] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
odd_address[15] <= <GND>
even_address[0] <= even_offset[0].DB_MAX_OUTPUT_PORT_TYPE
even_address[1] <= even_offset[1].DB_MAX_OUTPUT_PORT_TYPE
even_address[2] <= even_offset[2].DB_MAX_OUTPUT_PORT_TYPE
even_address[3] <= even_offset[3].DB_MAX_OUTPUT_PORT_TYPE
even_address[4] <= even_offset[4].DB_MAX_OUTPUT_PORT_TYPE
even_address[5] <= even_offset[5].DB_MAX_OUTPUT_PORT_TYPE
even_address[6] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
even_address[7] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
even_address[8] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
even_address[9] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
even_address[10] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
even_address[11] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
even_address[12] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
even_address[13] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
even_address[14] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
even_address[15] <= <GND>
data_out_odd[0] <= data_out_odd[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_odd[1] <= data_out_odd[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_odd[2] <= data_out_odd[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_odd[3] <= data_out_odd[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_odd[4] <= data_out_odd[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_odd[5] <= data_out_odd[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_odd[6] <= data_out_odd[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_odd[7] <= data_out_odd[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_odd[8] <= data_out_odd[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_odd[9] <= data_out_odd[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_odd[10] <= data_out_odd[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_odd[11] <= data_out_odd[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_odd[12] <= data_out_odd[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_odd[13] <= data_out_odd[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_odd[14] <= data_out_odd[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_odd[15] <= data_out_odd[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_even[0] <= data_out_even[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_even[1] <= data_out_even[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_even[2] <= data_out_even[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_even[3] <= data_out_even[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_even[4] <= data_out_even[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_even[5] <= data_out_even[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_even[6] <= data_out_even[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_even[7] <= data_out_even[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_even[8] <= data_out_even[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_even[9] <= data_out_even[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_even[10] <= data_out_even[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_even[11] <= data_out_even[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_even[12] <= data_out_even[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_even[13] <= data_out_even[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_even[14] <= data_out_even[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_even[15] <= data_out_even[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_loading <= data_loading.DB_MAX_OUTPUT_PORT_TYPE
output_valid <= output_valid.DB_MAX_OUTPUT_PORT_TYPE
update_flag <= update_flag.DB_MAX_OUTPUT_PORT_TYPE


|img_coding|wavelet_transform_2D:wavelet_transform_2D_inst1|wavelet_transform_1D:wavelet_transform_1D_inst|lifted_wavelet_decomposition:lifted_wavelet_decomposition_inst4
clk => first_input[0].CLK
clk => first_input[1].CLK
clk => first_input[2].CLK
clk => first_input[3].CLK
clk => first_input[4].CLK
clk => first_input[5].CLK
clk => first_input[6].CLK
clk => first_input[7].CLK
clk => first_input[8].CLK
clk => first_input[9].CLK
clk => first_input[10].CLK
clk => first_input[11].CLK
clk => first_input[12].CLK
clk => first_input[13].CLK
clk => first_input[14].CLK
clk => first_input[15].CLK
clk => cal_counter[0].CLK
clk => cal_counter[1].CLK
clk => cal_counter[2].CLK
clk => cal_counter[3].CLK
clk => cal_counter[4].CLK
clk => cal_counter[5].CLK
clk => cal_counter[6].CLK
clk => cal_counter[7].CLK
clk => save_wait_counter[0].CLK
clk => save_wait_counter[1].CLK
clk => save_wait_counter[2].CLK
clk => save_wait_counter[3].CLK
clk => save_wait_counter[4].CLK
clk => save_wait_counter[5].CLK
clk => odd_offset[0].CLK
clk => odd_offset[1].CLK
clk => odd_offset[2].CLK
clk => odd_offset[3].CLK
clk => odd_offset[4].CLK
clk => odd_offset[5].CLK
clk => odd_offset[6].CLK
clk => odd_offset[7].CLK
clk => even_offset[0].CLK
clk => even_offset[1].CLK
clk => even_offset[2].CLK
clk => even_offset[3].CLK
clk => even_offset[4].CLK
clk => even_offset[5].CLK
clk => even_offset[6].CLK
clk => even_offset[7].CLK
clk => wait_counter[0].CLK
clk => wait_counter[1].CLK
clk => data_counter[0].CLK
clk => data_counter[1].CLK
clk => data_counter[2].CLK
clk => data_counter[3].CLK
clk => data_counter[4].CLK
clk => data_counter[5].CLK
clk => data_counter[6].CLK
clk => data_counter[7].CLK
clk => data_counter[8].CLK
clk => data_counter[9].CLK
clk => data_counter[10].CLK
clk => data_out_even[0]~reg0.CLK
clk => data_out_even[1]~reg0.CLK
clk => data_out_even[2]~reg0.CLK
clk => data_out_even[3]~reg0.CLK
clk => data_out_even[4]~reg0.CLK
clk => data_out_even[5]~reg0.CLK
clk => data_out_even[6]~reg0.CLK
clk => data_out_even[7]~reg0.CLK
clk => data_out_even[8]~reg0.CLK
clk => data_out_even[9]~reg0.CLK
clk => data_out_even[10]~reg0.CLK
clk => data_out_even[11]~reg0.CLK
clk => data_out_even[12]~reg0.CLK
clk => data_out_even[13]~reg0.CLK
clk => data_out_even[14]~reg0.CLK
clk => data_out_even[15]~reg0.CLK
clk => data_out_odd[0]~reg0.CLK
clk => data_out_odd[1]~reg0.CLK
clk => data_out_odd[2]~reg0.CLK
clk => data_out_odd[3]~reg0.CLK
clk => data_out_odd[4]~reg0.CLK
clk => data_out_odd[5]~reg0.CLK
clk => data_out_odd[6]~reg0.CLK
clk => data_out_odd[7]~reg0.CLK
clk => data_out_odd[8]~reg0.CLK
clk => data_out_odd[9]~reg0.CLK
clk => data_out_odd[10]~reg0.CLK
clk => data_out_odd[11]~reg0.CLK
clk => data_out_odd[12]~reg0.CLK
clk => data_out_odd[13]~reg0.CLK
clk => data_out_odd[14]~reg0.CLK
clk => data_out_odd[15]~reg0.CLK
clk => data_reg[0].CLK
clk => data_reg[1].CLK
clk => data_reg[2].CLK
clk => data_reg[3].CLK
clk => data_reg[4].CLK
clk => data_reg[5].CLK
clk => data_reg[6].CLK
clk => data_reg[7].CLK
clk => data_reg[8].CLK
clk => data_reg[9].CLK
clk => data_reg[10].CLK
clk => data_reg[11].CLK
clk => data_reg[12].CLK
clk => data_reg[13].CLK
clk => data_reg[14].CLK
clk => data_reg[15].CLK
clk => data_reg[16].CLK
clk => data_reg[17].CLK
clk => data_reg[18].CLK
clk => data_reg[19].CLK
clk => data_reg[20].CLK
clk => data_reg[21].CLK
clk => data_reg[22].CLK
clk => data_reg[23].CLK
clk => data_reg[24].CLK
clk => data_reg[25].CLK
clk => data_reg[26].CLK
clk => data_reg[27].CLK
clk => data_reg[28].CLK
clk => data_reg[29].CLK
clk => data_reg[30].CLK
clk => data_reg[31].CLK
clk => data_reg[32].CLK
clk => data_reg[33].CLK
clk => data_reg[34].CLK
clk => data_reg[35].CLK
clk => data_reg[36].CLK
clk => data_reg[37].CLK
clk => data_reg[38].CLK
clk => data_reg[39].CLK
clk => data_reg[40].CLK
clk => data_reg[41].CLK
clk => data_reg[42].CLK
clk => data_reg[43].CLK
clk => data_reg[44].CLK
clk => data_reg[45].CLK
clk => data_reg[46].CLK
clk => data_reg[47].CLK
clk => data_reg[48].CLK
clk => data_reg[49].CLK
clk => data_reg[50].CLK
clk => data_reg[51].CLK
clk => data_reg[52].CLK
clk => data_reg[53].CLK
clk => data_reg[54].CLK
clk => data_reg[55].CLK
clk => data_reg[56].CLK
clk => data_reg[57].CLK
clk => data_reg[58].CLK
clk => data_reg[59].CLK
clk => data_reg[60].CLK
clk => data_reg[61].CLK
clk => data_reg[62].CLK
clk => data_reg[63].CLK
clk => step~1.DATAIN
rst_n => cal_counter[0].ACLR
rst_n => cal_counter[1].ACLR
rst_n => cal_counter[2].ACLR
rst_n => cal_counter[3].ACLR
rst_n => cal_counter[4].ACLR
rst_n => cal_counter[5].ACLR
rst_n => cal_counter[6].ACLR
rst_n => cal_counter[7].ACLR
rst_n => save_wait_counter[0].ACLR
rst_n => save_wait_counter[1].ACLR
rst_n => save_wait_counter[2].ACLR
rst_n => save_wait_counter[3].ACLR
rst_n => save_wait_counter[4].ACLR
rst_n => save_wait_counter[5].ACLR
rst_n => odd_offset[0].ACLR
rst_n => odd_offset[1].ACLR
rst_n => odd_offset[2].ACLR
rst_n => odd_offset[3].ACLR
rst_n => odd_offset[4].ACLR
rst_n => odd_offset[5].PRESET
rst_n => odd_offset[6].ACLR
rst_n => odd_offset[7].ACLR
rst_n => even_offset[0].ACLR
rst_n => even_offset[1].ACLR
rst_n => even_offset[2].ACLR
rst_n => even_offset[3].ACLR
rst_n => even_offset[4].ACLR
rst_n => even_offset[5].ACLR
rst_n => even_offset[6].ACLR
rst_n => even_offset[7].ACLR
rst_n => wait_counter[0].ACLR
rst_n => wait_counter[1].ACLR
rst_n => data_counter[0].ACLR
rst_n => data_counter[1].ACLR
rst_n => data_counter[2].ACLR
rst_n => data_counter[3].ACLR
rst_n => data_counter[4].ACLR
rst_n => data_counter[5].ACLR
rst_n => data_counter[6].ACLR
rst_n => data_counter[7].ACLR
rst_n => data_counter[8].ACLR
rst_n => data_counter[9].ACLR
rst_n => data_counter[10].ACLR
rst_n => data_reg[0].ACLR
rst_n => data_reg[1].ACLR
rst_n => data_reg[2].ACLR
rst_n => data_reg[3].ACLR
rst_n => data_reg[4].ACLR
rst_n => data_reg[5].ACLR
rst_n => data_reg[6].ACLR
rst_n => data_reg[7].ACLR
rst_n => data_reg[8].ACLR
rst_n => data_reg[9].ACLR
rst_n => data_reg[10].ACLR
rst_n => data_reg[11].ACLR
rst_n => data_reg[12].ACLR
rst_n => data_reg[13].ACLR
rst_n => data_reg[14].ACLR
rst_n => data_reg[15].ACLR
rst_n => data_reg[16].ACLR
rst_n => data_reg[17].ACLR
rst_n => data_reg[18].ACLR
rst_n => data_reg[19].ACLR
rst_n => data_reg[20].ACLR
rst_n => data_reg[21].ACLR
rst_n => data_reg[22].ACLR
rst_n => data_reg[23].ACLR
rst_n => data_reg[24].ACLR
rst_n => data_reg[25].ACLR
rst_n => data_reg[26].ACLR
rst_n => data_reg[27].ACLR
rst_n => data_reg[28].ACLR
rst_n => data_reg[29].ACLR
rst_n => data_reg[30].ACLR
rst_n => data_reg[31].ACLR
rst_n => data_reg[32].ACLR
rst_n => data_reg[33].ACLR
rst_n => data_reg[34].ACLR
rst_n => data_reg[35].ACLR
rst_n => data_reg[36].ACLR
rst_n => data_reg[37].ACLR
rst_n => data_reg[38].ACLR
rst_n => data_reg[39].ACLR
rst_n => data_reg[40].ACLR
rst_n => data_reg[41].ACLR
rst_n => data_reg[42].ACLR
rst_n => data_reg[43].ACLR
rst_n => data_reg[44].ACLR
rst_n => data_reg[45].ACLR
rst_n => data_reg[46].ACLR
rst_n => data_reg[47].ACLR
rst_n => data_reg[48].ACLR
rst_n => data_reg[49].ACLR
rst_n => data_reg[50].ACLR
rst_n => data_reg[51].ACLR
rst_n => data_reg[52].ACLR
rst_n => data_reg[53].ACLR
rst_n => data_reg[54].ACLR
rst_n => data_reg[55].ACLR
rst_n => data_reg[56].ACLR
rst_n => data_reg[57].ACLR
rst_n => data_reg[58].ACLR
rst_n => data_reg[59].ACLR
rst_n => data_reg[60].ACLR
rst_n => data_reg[61].ACLR
rst_n => data_reg[62].ACLR
rst_n => data_reg[63].ACLR
rst_n => step~3.DATAIN
rst_n => first_input[0].ENA
rst_n => data_out_odd[15]~reg0.ENA
rst_n => data_out_odd[14]~reg0.ENA
rst_n => data_out_odd[13]~reg0.ENA
rst_n => data_out_odd[12]~reg0.ENA
rst_n => data_out_odd[11]~reg0.ENA
rst_n => data_out_odd[10]~reg0.ENA
rst_n => data_out_odd[9]~reg0.ENA
rst_n => data_out_odd[8]~reg0.ENA
rst_n => data_out_odd[7]~reg0.ENA
rst_n => data_out_odd[6]~reg0.ENA
rst_n => data_out_odd[5]~reg0.ENA
rst_n => data_out_odd[4]~reg0.ENA
rst_n => data_out_odd[3]~reg0.ENA
rst_n => data_out_odd[2]~reg0.ENA
rst_n => data_out_odd[1]~reg0.ENA
rst_n => data_out_odd[0]~reg0.ENA
rst_n => data_out_even[15]~reg0.ENA
rst_n => data_out_even[14]~reg0.ENA
rst_n => data_out_even[13]~reg0.ENA
rst_n => data_out_even[12]~reg0.ENA
rst_n => data_out_even[11]~reg0.ENA
rst_n => data_out_even[10]~reg0.ENA
rst_n => data_out_even[9]~reg0.ENA
rst_n => data_out_even[8]~reg0.ENA
rst_n => data_out_even[7]~reg0.ENA
rst_n => data_out_even[6]~reg0.ENA
rst_n => data_out_even[5]~reg0.ENA
rst_n => data_out_even[4]~reg0.ENA
rst_n => data_out_even[3]~reg0.ENA
rst_n => data_out_even[2]~reg0.ENA
rst_n => data_out_even[1]~reg0.ENA
rst_n => data_out_even[0]~reg0.ENA
rst_n => first_input[15].ENA
rst_n => first_input[14].ENA
rst_n => first_input[13].ENA
rst_n => first_input[12].ENA
rst_n => first_input[11].ENA
rst_n => first_input[10].ENA
rst_n => first_input[9].ENA
rst_n => first_input[8].ENA
rst_n => first_input[7].ENA
rst_n => first_input[6].ENA
rst_n => first_input[5].ENA
rst_n => first_input[4].ENA
rst_n => first_input[3].ENA
rst_n => first_input[2].ENA
rst_n => first_input[1].ENA
data_valid => step_next.0000000.OUTPUTSELECT
data_valid => step_next.0000001.OUTPUTSELECT
data_valid => step_next.0000010.OUTPUTSELECT
data_valid => step_next.0000011.OUTPUTSELECT
data_valid => step_next.0000100.OUTPUTSELECT
data_valid => step_next.0000101.OUTPUTSELECT
data_in[0] => data_reg[0].DATAIN
data_in[1] => data_reg[1].DATAIN
data_in[2] => data_reg[2].DATAIN
data_in[3] => data_reg[3].DATAIN
data_in[4] => data_reg[4].DATAIN
data_in[5] => data_reg[5].DATAIN
data_in[6] => data_reg[6].DATAIN
data_in[7] => data_reg[7].DATAIN
data_in[8] => data_reg[8].DATAIN
data_in[9] => data_reg[9].DATAIN
data_in[10] => data_reg[10].DATAIN
data_in[11] => data_reg[11].DATAIN
data_in[12] => data_reg[12].DATAIN
data_in[13] => data_reg[13].DATAIN
data_in[14] => data_reg[14].DATAIN
data_in[15] => data_reg[15].DATAIN
line_address[0] => Add6.IN14
line_address[0] => Add7.IN14
line_address[1] => Add6.IN13
line_address[1] => Add7.IN13
line_address[2] => Add6.IN12
line_address[2] => Add7.IN12
line_address[3] => Add6.IN11
line_address[3] => Add7.IN11
line_address[4] => Add6.IN10
line_address[4] => Add7.IN10
line_address[5] => Add6.IN9
line_address[5] => Add7.IN9
line_address[6] => Add6.IN8
line_address[6] => Add7.IN8
line_address[7] => Add6.IN7
line_address[7] => Add7.IN7
odd_address[0] <= odd_offset[0].DB_MAX_OUTPUT_PORT_TYPE
odd_address[1] <= odd_offset[1].DB_MAX_OUTPUT_PORT_TYPE
odd_address[2] <= odd_offset[2].DB_MAX_OUTPUT_PORT_TYPE
odd_address[3] <= odd_offset[3].DB_MAX_OUTPUT_PORT_TYPE
odd_address[4] <= odd_offset[4].DB_MAX_OUTPUT_PORT_TYPE
odd_address[5] <= odd_offset[5].DB_MAX_OUTPUT_PORT_TYPE
odd_address[6] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
odd_address[7] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
odd_address[8] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
odd_address[9] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
odd_address[10] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
odd_address[11] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
odd_address[12] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
odd_address[13] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
odd_address[14] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
odd_address[15] <= <GND>
even_address[0] <= even_offset[0].DB_MAX_OUTPUT_PORT_TYPE
even_address[1] <= even_offset[1].DB_MAX_OUTPUT_PORT_TYPE
even_address[2] <= even_offset[2].DB_MAX_OUTPUT_PORT_TYPE
even_address[3] <= even_offset[3].DB_MAX_OUTPUT_PORT_TYPE
even_address[4] <= even_offset[4].DB_MAX_OUTPUT_PORT_TYPE
even_address[5] <= even_offset[5].DB_MAX_OUTPUT_PORT_TYPE
even_address[6] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
even_address[7] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
even_address[8] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
even_address[9] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
even_address[10] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
even_address[11] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
even_address[12] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
even_address[13] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
even_address[14] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
even_address[15] <= <GND>
data_out_odd[0] <= data_out_odd[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_odd[1] <= data_out_odd[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_odd[2] <= data_out_odd[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_odd[3] <= data_out_odd[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_odd[4] <= data_out_odd[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_odd[5] <= data_out_odd[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_odd[6] <= data_out_odd[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_odd[7] <= data_out_odd[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_odd[8] <= data_out_odd[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_odd[9] <= data_out_odd[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_odd[10] <= data_out_odd[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_odd[11] <= data_out_odd[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_odd[12] <= data_out_odd[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_odd[13] <= data_out_odd[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_odd[14] <= data_out_odd[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_odd[15] <= data_out_odd[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_even[0] <= data_out_even[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_even[1] <= data_out_even[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_even[2] <= data_out_even[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_even[3] <= data_out_even[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_even[4] <= data_out_even[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_even[5] <= data_out_even[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_even[6] <= data_out_even[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_even[7] <= data_out_even[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_even[8] <= data_out_even[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_even[9] <= data_out_even[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_even[10] <= data_out_even[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_even[11] <= data_out_even[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_even[12] <= data_out_even[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_even[13] <= data_out_even[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_even[14] <= data_out_even[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_even[15] <= data_out_even[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_loading <= data_loading.DB_MAX_OUTPUT_PORT_TYPE
output_valid <= output_valid.DB_MAX_OUTPUT_PORT_TYPE
update_flag <= update_flag.DB_MAX_OUTPUT_PORT_TYPE


|img_coding|wavelet_transform_2D:wavelet_transform_2D_inst1|wavelet_transform_1D:wavelet_transform_1D_inst|lifted_wavelet_decomposition:lifted_wavelet_decomposition_inst5
clk => first_input[0].CLK
clk => first_input[1].CLK
clk => first_input[2].CLK
clk => first_input[3].CLK
clk => first_input[4].CLK
clk => first_input[5].CLK
clk => first_input[6].CLK
clk => first_input[7].CLK
clk => first_input[8].CLK
clk => first_input[9].CLK
clk => first_input[10].CLK
clk => first_input[11].CLK
clk => first_input[12].CLK
clk => first_input[13].CLK
clk => first_input[14].CLK
clk => first_input[15].CLK
clk => cal_counter[0].CLK
clk => cal_counter[1].CLK
clk => cal_counter[2].CLK
clk => cal_counter[3].CLK
clk => cal_counter[4].CLK
clk => cal_counter[5].CLK
clk => cal_counter[6].CLK
clk => cal_counter[7].CLK
clk => save_wait_counter[0].CLK
clk => save_wait_counter[1].CLK
clk => save_wait_counter[2].CLK
clk => save_wait_counter[3].CLK
clk => save_wait_counter[4].CLK
clk => save_wait_counter[5].CLK
clk => odd_offset[0].CLK
clk => odd_offset[1].CLK
clk => odd_offset[2].CLK
clk => odd_offset[3].CLK
clk => odd_offset[4].CLK
clk => odd_offset[5].CLK
clk => odd_offset[6].CLK
clk => odd_offset[7].CLK
clk => even_offset[0].CLK
clk => even_offset[1].CLK
clk => even_offset[2].CLK
clk => even_offset[3].CLK
clk => even_offset[4].CLK
clk => even_offset[5].CLK
clk => even_offset[6].CLK
clk => even_offset[7].CLK
clk => wait_counter[0].CLK
clk => wait_counter[1].CLK
clk => data_counter[0].CLK
clk => data_counter[1].CLK
clk => data_counter[2].CLK
clk => data_counter[3].CLK
clk => data_counter[4].CLK
clk => data_counter[5].CLK
clk => data_counter[6].CLK
clk => data_counter[7].CLK
clk => data_counter[8].CLK
clk => data_counter[9].CLK
clk => data_counter[10].CLK
clk => data_out_even[0]~reg0.CLK
clk => data_out_even[1]~reg0.CLK
clk => data_out_even[2]~reg0.CLK
clk => data_out_even[3]~reg0.CLK
clk => data_out_even[4]~reg0.CLK
clk => data_out_even[5]~reg0.CLK
clk => data_out_even[6]~reg0.CLK
clk => data_out_even[7]~reg0.CLK
clk => data_out_even[8]~reg0.CLK
clk => data_out_even[9]~reg0.CLK
clk => data_out_even[10]~reg0.CLK
clk => data_out_even[11]~reg0.CLK
clk => data_out_even[12]~reg0.CLK
clk => data_out_even[13]~reg0.CLK
clk => data_out_even[14]~reg0.CLK
clk => data_out_even[15]~reg0.CLK
clk => data_out_odd[0]~reg0.CLK
clk => data_out_odd[1]~reg0.CLK
clk => data_out_odd[2]~reg0.CLK
clk => data_out_odd[3]~reg0.CLK
clk => data_out_odd[4]~reg0.CLK
clk => data_out_odd[5]~reg0.CLK
clk => data_out_odd[6]~reg0.CLK
clk => data_out_odd[7]~reg0.CLK
clk => data_out_odd[8]~reg0.CLK
clk => data_out_odd[9]~reg0.CLK
clk => data_out_odd[10]~reg0.CLK
clk => data_out_odd[11]~reg0.CLK
clk => data_out_odd[12]~reg0.CLK
clk => data_out_odd[13]~reg0.CLK
clk => data_out_odd[14]~reg0.CLK
clk => data_out_odd[15]~reg0.CLK
clk => data_reg[0].CLK
clk => data_reg[1].CLK
clk => data_reg[2].CLK
clk => data_reg[3].CLK
clk => data_reg[4].CLK
clk => data_reg[5].CLK
clk => data_reg[6].CLK
clk => data_reg[7].CLK
clk => data_reg[8].CLK
clk => data_reg[9].CLK
clk => data_reg[10].CLK
clk => data_reg[11].CLK
clk => data_reg[12].CLK
clk => data_reg[13].CLK
clk => data_reg[14].CLK
clk => data_reg[15].CLK
clk => data_reg[16].CLK
clk => data_reg[17].CLK
clk => data_reg[18].CLK
clk => data_reg[19].CLK
clk => data_reg[20].CLK
clk => data_reg[21].CLK
clk => data_reg[22].CLK
clk => data_reg[23].CLK
clk => data_reg[24].CLK
clk => data_reg[25].CLK
clk => data_reg[26].CLK
clk => data_reg[27].CLK
clk => data_reg[28].CLK
clk => data_reg[29].CLK
clk => data_reg[30].CLK
clk => data_reg[31].CLK
clk => data_reg[32].CLK
clk => data_reg[33].CLK
clk => data_reg[34].CLK
clk => data_reg[35].CLK
clk => data_reg[36].CLK
clk => data_reg[37].CLK
clk => data_reg[38].CLK
clk => data_reg[39].CLK
clk => data_reg[40].CLK
clk => data_reg[41].CLK
clk => data_reg[42].CLK
clk => data_reg[43].CLK
clk => data_reg[44].CLK
clk => data_reg[45].CLK
clk => data_reg[46].CLK
clk => data_reg[47].CLK
clk => data_reg[48].CLK
clk => data_reg[49].CLK
clk => data_reg[50].CLK
clk => data_reg[51].CLK
clk => data_reg[52].CLK
clk => data_reg[53].CLK
clk => data_reg[54].CLK
clk => data_reg[55].CLK
clk => data_reg[56].CLK
clk => data_reg[57].CLK
clk => data_reg[58].CLK
clk => data_reg[59].CLK
clk => data_reg[60].CLK
clk => data_reg[61].CLK
clk => data_reg[62].CLK
clk => data_reg[63].CLK
clk => step~1.DATAIN
rst_n => cal_counter[0].ACLR
rst_n => cal_counter[1].ACLR
rst_n => cal_counter[2].ACLR
rst_n => cal_counter[3].ACLR
rst_n => cal_counter[4].ACLR
rst_n => cal_counter[5].ACLR
rst_n => cal_counter[6].ACLR
rst_n => cal_counter[7].ACLR
rst_n => save_wait_counter[0].ACLR
rst_n => save_wait_counter[1].ACLR
rst_n => save_wait_counter[2].ACLR
rst_n => save_wait_counter[3].ACLR
rst_n => save_wait_counter[4].ACLR
rst_n => save_wait_counter[5].ACLR
rst_n => odd_offset[0].ACLR
rst_n => odd_offset[1].ACLR
rst_n => odd_offset[2].ACLR
rst_n => odd_offset[3].ACLR
rst_n => odd_offset[4].ACLR
rst_n => odd_offset[5].PRESET
rst_n => odd_offset[6].ACLR
rst_n => odd_offset[7].ACLR
rst_n => even_offset[0].ACLR
rst_n => even_offset[1].ACLR
rst_n => even_offset[2].ACLR
rst_n => even_offset[3].ACLR
rst_n => even_offset[4].ACLR
rst_n => even_offset[5].ACLR
rst_n => even_offset[6].ACLR
rst_n => even_offset[7].ACLR
rst_n => wait_counter[0].ACLR
rst_n => wait_counter[1].ACLR
rst_n => data_counter[0].ACLR
rst_n => data_counter[1].ACLR
rst_n => data_counter[2].ACLR
rst_n => data_counter[3].ACLR
rst_n => data_counter[4].ACLR
rst_n => data_counter[5].ACLR
rst_n => data_counter[6].ACLR
rst_n => data_counter[7].ACLR
rst_n => data_counter[8].ACLR
rst_n => data_counter[9].ACLR
rst_n => data_counter[10].ACLR
rst_n => data_reg[0].ACLR
rst_n => data_reg[1].ACLR
rst_n => data_reg[2].ACLR
rst_n => data_reg[3].ACLR
rst_n => data_reg[4].ACLR
rst_n => data_reg[5].ACLR
rst_n => data_reg[6].ACLR
rst_n => data_reg[7].ACLR
rst_n => data_reg[8].ACLR
rst_n => data_reg[9].ACLR
rst_n => data_reg[10].ACLR
rst_n => data_reg[11].ACLR
rst_n => data_reg[12].ACLR
rst_n => data_reg[13].ACLR
rst_n => data_reg[14].ACLR
rst_n => data_reg[15].ACLR
rst_n => data_reg[16].ACLR
rst_n => data_reg[17].ACLR
rst_n => data_reg[18].ACLR
rst_n => data_reg[19].ACLR
rst_n => data_reg[20].ACLR
rst_n => data_reg[21].ACLR
rst_n => data_reg[22].ACLR
rst_n => data_reg[23].ACLR
rst_n => data_reg[24].ACLR
rst_n => data_reg[25].ACLR
rst_n => data_reg[26].ACLR
rst_n => data_reg[27].ACLR
rst_n => data_reg[28].ACLR
rst_n => data_reg[29].ACLR
rst_n => data_reg[30].ACLR
rst_n => data_reg[31].ACLR
rst_n => data_reg[32].ACLR
rst_n => data_reg[33].ACLR
rst_n => data_reg[34].ACLR
rst_n => data_reg[35].ACLR
rst_n => data_reg[36].ACLR
rst_n => data_reg[37].ACLR
rst_n => data_reg[38].ACLR
rst_n => data_reg[39].ACLR
rst_n => data_reg[40].ACLR
rst_n => data_reg[41].ACLR
rst_n => data_reg[42].ACLR
rst_n => data_reg[43].ACLR
rst_n => data_reg[44].ACLR
rst_n => data_reg[45].ACLR
rst_n => data_reg[46].ACLR
rst_n => data_reg[47].ACLR
rst_n => data_reg[48].ACLR
rst_n => data_reg[49].ACLR
rst_n => data_reg[50].ACLR
rst_n => data_reg[51].ACLR
rst_n => data_reg[52].ACLR
rst_n => data_reg[53].ACLR
rst_n => data_reg[54].ACLR
rst_n => data_reg[55].ACLR
rst_n => data_reg[56].ACLR
rst_n => data_reg[57].ACLR
rst_n => data_reg[58].ACLR
rst_n => data_reg[59].ACLR
rst_n => data_reg[60].ACLR
rst_n => data_reg[61].ACLR
rst_n => data_reg[62].ACLR
rst_n => data_reg[63].ACLR
rst_n => step~3.DATAIN
rst_n => first_input[0].ENA
rst_n => data_out_odd[15]~reg0.ENA
rst_n => data_out_odd[14]~reg0.ENA
rst_n => data_out_odd[13]~reg0.ENA
rst_n => data_out_odd[12]~reg0.ENA
rst_n => data_out_odd[11]~reg0.ENA
rst_n => data_out_odd[10]~reg0.ENA
rst_n => data_out_odd[9]~reg0.ENA
rst_n => data_out_odd[8]~reg0.ENA
rst_n => data_out_odd[7]~reg0.ENA
rst_n => data_out_odd[6]~reg0.ENA
rst_n => data_out_odd[5]~reg0.ENA
rst_n => data_out_odd[4]~reg0.ENA
rst_n => data_out_odd[3]~reg0.ENA
rst_n => data_out_odd[2]~reg0.ENA
rst_n => data_out_odd[1]~reg0.ENA
rst_n => data_out_odd[0]~reg0.ENA
rst_n => data_out_even[15]~reg0.ENA
rst_n => data_out_even[14]~reg0.ENA
rst_n => data_out_even[13]~reg0.ENA
rst_n => data_out_even[12]~reg0.ENA
rst_n => data_out_even[11]~reg0.ENA
rst_n => data_out_even[10]~reg0.ENA
rst_n => data_out_even[9]~reg0.ENA
rst_n => data_out_even[8]~reg0.ENA
rst_n => data_out_even[7]~reg0.ENA
rst_n => data_out_even[6]~reg0.ENA
rst_n => data_out_even[5]~reg0.ENA
rst_n => data_out_even[4]~reg0.ENA
rst_n => data_out_even[3]~reg0.ENA
rst_n => data_out_even[2]~reg0.ENA
rst_n => data_out_even[1]~reg0.ENA
rst_n => data_out_even[0]~reg0.ENA
rst_n => first_input[15].ENA
rst_n => first_input[14].ENA
rst_n => first_input[13].ENA
rst_n => first_input[12].ENA
rst_n => first_input[11].ENA
rst_n => first_input[10].ENA
rst_n => first_input[9].ENA
rst_n => first_input[8].ENA
rst_n => first_input[7].ENA
rst_n => first_input[6].ENA
rst_n => first_input[5].ENA
rst_n => first_input[4].ENA
rst_n => first_input[3].ENA
rst_n => first_input[2].ENA
rst_n => first_input[1].ENA
data_valid => step_next.0000000.OUTPUTSELECT
data_valid => step_next.0000001.OUTPUTSELECT
data_valid => step_next.0000010.OUTPUTSELECT
data_valid => step_next.0000011.OUTPUTSELECT
data_valid => step_next.0000100.OUTPUTSELECT
data_valid => step_next.0000101.OUTPUTSELECT
data_in[0] => data_reg[0].DATAIN
data_in[1] => data_reg[1].DATAIN
data_in[2] => data_reg[2].DATAIN
data_in[3] => data_reg[3].DATAIN
data_in[4] => data_reg[4].DATAIN
data_in[5] => data_reg[5].DATAIN
data_in[6] => data_reg[6].DATAIN
data_in[7] => data_reg[7].DATAIN
data_in[8] => data_reg[8].DATAIN
data_in[9] => data_reg[9].DATAIN
data_in[10] => data_reg[10].DATAIN
data_in[11] => data_reg[11].DATAIN
data_in[12] => data_reg[12].DATAIN
data_in[13] => data_reg[13].DATAIN
data_in[14] => data_reg[14].DATAIN
data_in[15] => data_reg[15].DATAIN
line_address[0] => Add6.IN14
line_address[0] => Add7.IN14
line_address[1] => Add6.IN13
line_address[1] => Add7.IN13
line_address[2] => Add6.IN12
line_address[2] => Add7.IN12
line_address[3] => Add6.IN11
line_address[3] => Add7.IN11
line_address[4] => Add6.IN10
line_address[4] => Add7.IN10
line_address[5] => Add6.IN9
line_address[5] => Add7.IN9
line_address[6] => Add6.IN8
line_address[6] => Add7.IN8
line_address[7] => Add6.IN7
line_address[7] => Add7.IN7
odd_address[0] <= odd_offset[0].DB_MAX_OUTPUT_PORT_TYPE
odd_address[1] <= odd_offset[1].DB_MAX_OUTPUT_PORT_TYPE
odd_address[2] <= odd_offset[2].DB_MAX_OUTPUT_PORT_TYPE
odd_address[3] <= odd_offset[3].DB_MAX_OUTPUT_PORT_TYPE
odd_address[4] <= odd_offset[4].DB_MAX_OUTPUT_PORT_TYPE
odd_address[5] <= odd_offset[5].DB_MAX_OUTPUT_PORT_TYPE
odd_address[6] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
odd_address[7] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
odd_address[8] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
odd_address[9] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
odd_address[10] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
odd_address[11] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
odd_address[12] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
odd_address[13] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
odd_address[14] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
odd_address[15] <= <GND>
even_address[0] <= even_offset[0].DB_MAX_OUTPUT_PORT_TYPE
even_address[1] <= even_offset[1].DB_MAX_OUTPUT_PORT_TYPE
even_address[2] <= even_offset[2].DB_MAX_OUTPUT_PORT_TYPE
even_address[3] <= even_offset[3].DB_MAX_OUTPUT_PORT_TYPE
even_address[4] <= even_offset[4].DB_MAX_OUTPUT_PORT_TYPE
even_address[5] <= even_offset[5].DB_MAX_OUTPUT_PORT_TYPE
even_address[6] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
even_address[7] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
even_address[8] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
even_address[9] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
even_address[10] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
even_address[11] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
even_address[12] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
even_address[13] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
even_address[14] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
even_address[15] <= <GND>
data_out_odd[0] <= data_out_odd[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_odd[1] <= data_out_odd[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_odd[2] <= data_out_odd[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_odd[3] <= data_out_odd[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_odd[4] <= data_out_odd[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_odd[5] <= data_out_odd[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_odd[6] <= data_out_odd[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_odd[7] <= data_out_odd[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_odd[8] <= data_out_odd[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_odd[9] <= data_out_odd[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_odd[10] <= data_out_odd[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_odd[11] <= data_out_odd[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_odd[12] <= data_out_odd[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_odd[13] <= data_out_odd[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_odd[14] <= data_out_odd[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_odd[15] <= data_out_odd[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_even[0] <= data_out_even[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_even[1] <= data_out_even[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_even[2] <= data_out_even[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_even[3] <= data_out_even[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_even[4] <= data_out_even[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_even[5] <= data_out_even[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_even[6] <= data_out_even[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_even[7] <= data_out_even[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_even[8] <= data_out_even[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_even[9] <= data_out_even[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_even[10] <= data_out_even[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_even[11] <= data_out_even[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_even[12] <= data_out_even[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_even[13] <= data_out_even[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_even[14] <= data_out_even[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_even[15] <= data_out_even[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_loading <= data_loading.DB_MAX_OUTPUT_PORT_TYPE
output_valid <= output_valid.DB_MAX_OUTPUT_PORT_TYPE
update_flag <= update_flag.DB_MAX_OUTPUT_PORT_TYPE


|img_coding|wavelet_transform_2D:wavelet_transform_2D_inst1|wavelet_transform_1D:wavelet_transform_1D_inst|lifted_wavelet_decomposition:lifted_wavelet_decomposition_inst6
clk => first_input[0].CLK
clk => first_input[1].CLK
clk => first_input[2].CLK
clk => first_input[3].CLK
clk => first_input[4].CLK
clk => first_input[5].CLK
clk => first_input[6].CLK
clk => first_input[7].CLK
clk => first_input[8].CLK
clk => first_input[9].CLK
clk => first_input[10].CLK
clk => first_input[11].CLK
clk => first_input[12].CLK
clk => first_input[13].CLK
clk => first_input[14].CLK
clk => first_input[15].CLK
clk => cal_counter[0].CLK
clk => cal_counter[1].CLK
clk => cal_counter[2].CLK
clk => cal_counter[3].CLK
clk => cal_counter[4].CLK
clk => cal_counter[5].CLK
clk => cal_counter[6].CLK
clk => cal_counter[7].CLK
clk => save_wait_counter[0].CLK
clk => save_wait_counter[1].CLK
clk => save_wait_counter[2].CLK
clk => save_wait_counter[3].CLK
clk => save_wait_counter[4].CLK
clk => save_wait_counter[5].CLK
clk => odd_offset[0].CLK
clk => odd_offset[1].CLK
clk => odd_offset[2].CLK
clk => odd_offset[3].CLK
clk => odd_offset[4].CLK
clk => odd_offset[5].CLK
clk => odd_offset[6].CLK
clk => odd_offset[7].CLK
clk => even_offset[0].CLK
clk => even_offset[1].CLK
clk => even_offset[2].CLK
clk => even_offset[3].CLK
clk => even_offset[4].CLK
clk => even_offset[5].CLK
clk => even_offset[6].CLK
clk => even_offset[7].CLK
clk => wait_counter[0].CLK
clk => wait_counter[1].CLK
clk => data_counter[0].CLK
clk => data_counter[1].CLK
clk => data_counter[2].CLK
clk => data_counter[3].CLK
clk => data_counter[4].CLK
clk => data_counter[5].CLK
clk => data_counter[6].CLK
clk => data_counter[7].CLK
clk => data_counter[8].CLK
clk => data_counter[9].CLK
clk => data_counter[10].CLK
clk => data_out_even[0]~reg0.CLK
clk => data_out_even[1]~reg0.CLK
clk => data_out_even[2]~reg0.CLK
clk => data_out_even[3]~reg0.CLK
clk => data_out_even[4]~reg0.CLK
clk => data_out_even[5]~reg0.CLK
clk => data_out_even[6]~reg0.CLK
clk => data_out_even[7]~reg0.CLK
clk => data_out_even[8]~reg0.CLK
clk => data_out_even[9]~reg0.CLK
clk => data_out_even[10]~reg0.CLK
clk => data_out_even[11]~reg0.CLK
clk => data_out_even[12]~reg0.CLK
clk => data_out_even[13]~reg0.CLK
clk => data_out_even[14]~reg0.CLK
clk => data_out_even[15]~reg0.CLK
clk => data_out_odd[0]~reg0.CLK
clk => data_out_odd[1]~reg0.CLK
clk => data_out_odd[2]~reg0.CLK
clk => data_out_odd[3]~reg0.CLK
clk => data_out_odd[4]~reg0.CLK
clk => data_out_odd[5]~reg0.CLK
clk => data_out_odd[6]~reg0.CLK
clk => data_out_odd[7]~reg0.CLK
clk => data_out_odd[8]~reg0.CLK
clk => data_out_odd[9]~reg0.CLK
clk => data_out_odd[10]~reg0.CLK
clk => data_out_odd[11]~reg0.CLK
clk => data_out_odd[12]~reg0.CLK
clk => data_out_odd[13]~reg0.CLK
clk => data_out_odd[14]~reg0.CLK
clk => data_out_odd[15]~reg0.CLK
clk => data_reg[0].CLK
clk => data_reg[1].CLK
clk => data_reg[2].CLK
clk => data_reg[3].CLK
clk => data_reg[4].CLK
clk => data_reg[5].CLK
clk => data_reg[6].CLK
clk => data_reg[7].CLK
clk => data_reg[8].CLK
clk => data_reg[9].CLK
clk => data_reg[10].CLK
clk => data_reg[11].CLK
clk => data_reg[12].CLK
clk => data_reg[13].CLK
clk => data_reg[14].CLK
clk => data_reg[15].CLK
clk => data_reg[16].CLK
clk => data_reg[17].CLK
clk => data_reg[18].CLK
clk => data_reg[19].CLK
clk => data_reg[20].CLK
clk => data_reg[21].CLK
clk => data_reg[22].CLK
clk => data_reg[23].CLK
clk => data_reg[24].CLK
clk => data_reg[25].CLK
clk => data_reg[26].CLK
clk => data_reg[27].CLK
clk => data_reg[28].CLK
clk => data_reg[29].CLK
clk => data_reg[30].CLK
clk => data_reg[31].CLK
clk => data_reg[32].CLK
clk => data_reg[33].CLK
clk => data_reg[34].CLK
clk => data_reg[35].CLK
clk => data_reg[36].CLK
clk => data_reg[37].CLK
clk => data_reg[38].CLK
clk => data_reg[39].CLK
clk => data_reg[40].CLK
clk => data_reg[41].CLK
clk => data_reg[42].CLK
clk => data_reg[43].CLK
clk => data_reg[44].CLK
clk => data_reg[45].CLK
clk => data_reg[46].CLK
clk => data_reg[47].CLK
clk => data_reg[48].CLK
clk => data_reg[49].CLK
clk => data_reg[50].CLK
clk => data_reg[51].CLK
clk => data_reg[52].CLK
clk => data_reg[53].CLK
clk => data_reg[54].CLK
clk => data_reg[55].CLK
clk => data_reg[56].CLK
clk => data_reg[57].CLK
clk => data_reg[58].CLK
clk => data_reg[59].CLK
clk => data_reg[60].CLK
clk => data_reg[61].CLK
clk => data_reg[62].CLK
clk => data_reg[63].CLK
clk => step~1.DATAIN
rst_n => cal_counter[0].ACLR
rst_n => cal_counter[1].ACLR
rst_n => cal_counter[2].ACLR
rst_n => cal_counter[3].ACLR
rst_n => cal_counter[4].ACLR
rst_n => cal_counter[5].ACLR
rst_n => cal_counter[6].ACLR
rst_n => cal_counter[7].ACLR
rst_n => save_wait_counter[0].ACLR
rst_n => save_wait_counter[1].ACLR
rst_n => save_wait_counter[2].ACLR
rst_n => save_wait_counter[3].ACLR
rst_n => save_wait_counter[4].ACLR
rst_n => save_wait_counter[5].ACLR
rst_n => odd_offset[0].ACLR
rst_n => odd_offset[1].ACLR
rst_n => odd_offset[2].ACLR
rst_n => odd_offset[3].ACLR
rst_n => odd_offset[4].ACLR
rst_n => odd_offset[5].PRESET
rst_n => odd_offset[6].ACLR
rst_n => odd_offset[7].ACLR
rst_n => even_offset[0].ACLR
rst_n => even_offset[1].ACLR
rst_n => even_offset[2].ACLR
rst_n => even_offset[3].ACLR
rst_n => even_offset[4].ACLR
rst_n => even_offset[5].ACLR
rst_n => even_offset[6].ACLR
rst_n => even_offset[7].ACLR
rst_n => wait_counter[0].ACLR
rst_n => wait_counter[1].ACLR
rst_n => data_counter[0].ACLR
rst_n => data_counter[1].ACLR
rst_n => data_counter[2].ACLR
rst_n => data_counter[3].ACLR
rst_n => data_counter[4].ACLR
rst_n => data_counter[5].ACLR
rst_n => data_counter[6].ACLR
rst_n => data_counter[7].ACLR
rst_n => data_counter[8].ACLR
rst_n => data_counter[9].ACLR
rst_n => data_counter[10].ACLR
rst_n => data_reg[0].ACLR
rst_n => data_reg[1].ACLR
rst_n => data_reg[2].ACLR
rst_n => data_reg[3].ACLR
rst_n => data_reg[4].ACLR
rst_n => data_reg[5].ACLR
rst_n => data_reg[6].ACLR
rst_n => data_reg[7].ACLR
rst_n => data_reg[8].ACLR
rst_n => data_reg[9].ACLR
rst_n => data_reg[10].ACLR
rst_n => data_reg[11].ACLR
rst_n => data_reg[12].ACLR
rst_n => data_reg[13].ACLR
rst_n => data_reg[14].ACLR
rst_n => data_reg[15].ACLR
rst_n => data_reg[16].ACLR
rst_n => data_reg[17].ACLR
rst_n => data_reg[18].ACLR
rst_n => data_reg[19].ACLR
rst_n => data_reg[20].ACLR
rst_n => data_reg[21].ACLR
rst_n => data_reg[22].ACLR
rst_n => data_reg[23].ACLR
rst_n => data_reg[24].ACLR
rst_n => data_reg[25].ACLR
rst_n => data_reg[26].ACLR
rst_n => data_reg[27].ACLR
rst_n => data_reg[28].ACLR
rst_n => data_reg[29].ACLR
rst_n => data_reg[30].ACLR
rst_n => data_reg[31].ACLR
rst_n => data_reg[32].ACLR
rst_n => data_reg[33].ACLR
rst_n => data_reg[34].ACLR
rst_n => data_reg[35].ACLR
rst_n => data_reg[36].ACLR
rst_n => data_reg[37].ACLR
rst_n => data_reg[38].ACLR
rst_n => data_reg[39].ACLR
rst_n => data_reg[40].ACLR
rst_n => data_reg[41].ACLR
rst_n => data_reg[42].ACLR
rst_n => data_reg[43].ACLR
rst_n => data_reg[44].ACLR
rst_n => data_reg[45].ACLR
rst_n => data_reg[46].ACLR
rst_n => data_reg[47].ACLR
rst_n => data_reg[48].ACLR
rst_n => data_reg[49].ACLR
rst_n => data_reg[50].ACLR
rst_n => data_reg[51].ACLR
rst_n => data_reg[52].ACLR
rst_n => data_reg[53].ACLR
rst_n => data_reg[54].ACLR
rst_n => data_reg[55].ACLR
rst_n => data_reg[56].ACLR
rst_n => data_reg[57].ACLR
rst_n => data_reg[58].ACLR
rst_n => data_reg[59].ACLR
rst_n => data_reg[60].ACLR
rst_n => data_reg[61].ACLR
rst_n => data_reg[62].ACLR
rst_n => data_reg[63].ACLR
rst_n => step~3.DATAIN
rst_n => first_input[0].ENA
rst_n => data_out_odd[15]~reg0.ENA
rst_n => data_out_odd[14]~reg0.ENA
rst_n => data_out_odd[13]~reg0.ENA
rst_n => data_out_odd[12]~reg0.ENA
rst_n => data_out_odd[11]~reg0.ENA
rst_n => data_out_odd[10]~reg0.ENA
rst_n => data_out_odd[9]~reg0.ENA
rst_n => data_out_odd[8]~reg0.ENA
rst_n => data_out_odd[7]~reg0.ENA
rst_n => data_out_odd[6]~reg0.ENA
rst_n => data_out_odd[5]~reg0.ENA
rst_n => data_out_odd[4]~reg0.ENA
rst_n => data_out_odd[3]~reg0.ENA
rst_n => data_out_odd[2]~reg0.ENA
rst_n => data_out_odd[1]~reg0.ENA
rst_n => data_out_odd[0]~reg0.ENA
rst_n => data_out_even[15]~reg0.ENA
rst_n => data_out_even[14]~reg0.ENA
rst_n => data_out_even[13]~reg0.ENA
rst_n => data_out_even[12]~reg0.ENA
rst_n => data_out_even[11]~reg0.ENA
rst_n => data_out_even[10]~reg0.ENA
rst_n => data_out_even[9]~reg0.ENA
rst_n => data_out_even[8]~reg0.ENA
rst_n => data_out_even[7]~reg0.ENA
rst_n => data_out_even[6]~reg0.ENA
rst_n => data_out_even[5]~reg0.ENA
rst_n => data_out_even[4]~reg0.ENA
rst_n => data_out_even[3]~reg0.ENA
rst_n => data_out_even[2]~reg0.ENA
rst_n => data_out_even[1]~reg0.ENA
rst_n => data_out_even[0]~reg0.ENA
rst_n => first_input[15].ENA
rst_n => first_input[14].ENA
rst_n => first_input[13].ENA
rst_n => first_input[12].ENA
rst_n => first_input[11].ENA
rst_n => first_input[10].ENA
rst_n => first_input[9].ENA
rst_n => first_input[8].ENA
rst_n => first_input[7].ENA
rst_n => first_input[6].ENA
rst_n => first_input[5].ENA
rst_n => first_input[4].ENA
rst_n => first_input[3].ENA
rst_n => first_input[2].ENA
rst_n => first_input[1].ENA
data_valid => step_next.0000000.OUTPUTSELECT
data_valid => step_next.0000001.OUTPUTSELECT
data_valid => step_next.0000010.OUTPUTSELECT
data_valid => step_next.0000011.OUTPUTSELECT
data_valid => step_next.0000100.OUTPUTSELECT
data_valid => step_next.0000101.OUTPUTSELECT
data_in[0] => data_reg[0].DATAIN
data_in[1] => data_reg[1].DATAIN
data_in[2] => data_reg[2].DATAIN
data_in[3] => data_reg[3].DATAIN
data_in[4] => data_reg[4].DATAIN
data_in[5] => data_reg[5].DATAIN
data_in[6] => data_reg[6].DATAIN
data_in[7] => data_reg[7].DATAIN
data_in[8] => data_reg[8].DATAIN
data_in[9] => data_reg[9].DATAIN
data_in[10] => data_reg[10].DATAIN
data_in[11] => data_reg[11].DATAIN
data_in[12] => data_reg[12].DATAIN
data_in[13] => data_reg[13].DATAIN
data_in[14] => data_reg[14].DATAIN
data_in[15] => data_reg[15].DATAIN
line_address[0] => Add6.IN14
line_address[0] => Add7.IN14
line_address[1] => Add6.IN13
line_address[1] => Add7.IN13
line_address[2] => Add6.IN12
line_address[2] => Add7.IN12
line_address[3] => Add6.IN11
line_address[3] => Add7.IN11
line_address[4] => Add6.IN10
line_address[4] => Add7.IN10
line_address[5] => Add6.IN9
line_address[5] => Add7.IN9
line_address[6] => Add6.IN8
line_address[6] => Add7.IN8
line_address[7] => Add6.IN7
line_address[7] => Add7.IN7
odd_address[0] <= odd_offset[0].DB_MAX_OUTPUT_PORT_TYPE
odd_address[1] <= odd_offset[1].DB_MAX_OUTPUT_PORT_TYPE
odd_address[2] <= odd_offset[2].DB_MAX_OUTPUT_PORT_TYPE
odd_address[3] <= odd_offset[3].DB_MAX_OUTPUT_PORT_TYPE
odd_address[4] <= odd_offset[4].DB_MAX_OUTPUT_PORT_TYPE
odd_address[5] <= odd_offset[5].DB_MAX_OUTPUT_PORT_TYPE
odd_address[6] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
odd_address[7] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
odd_address[8] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
odd_address[9] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
odd_address[10] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
odd_address[11] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
odd_address[12] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
odd_address[13] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
odd_address[14] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
odd_address[15] <= <GND>
even_address[0] <= even_offset[0].DB_MAX_OUTPUT_PORT_TYPE
even_address[1] <= even_offset[1].DB_MAX_OUTPUT_PORT_TYPE
even_address[2] <= even_offset[2].DB_MAX_OUTPUT_PORT_TYPE
even_address[3] <= even_offset[3].DB_MAX_OUTPUT_PORT_TYPE
even_address[4] <= even_offset[4].DB_MAX_OUTPUT_PORT_TYPE
even_address[5] <= even_offset[5].DB_MAX_OUTPUT_PORT_TYPE
even_address[6] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
even_address[7] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
even_address[8] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
even_address[9] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
even_address[10] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
even_address[11] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
even_address[12] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
even_address[13] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
even_address[14] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
even_address[15] <= <GND>
data_out_odd[0] <= data_out_odd[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_odd[1] <= data_out_odd[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_odd[2] <= data_out_odd[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_odd[3] <= data_out_odd[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_odd[4] <= data_out_odd[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_odd[5] <= data_out_odd[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_odd[6] <= data_out_odd[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_odd[7] <= data_out_odd[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_odd[8] <= data_out_odd[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_odd[9] <= data_out_odd[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_odd[10] <= data_out_odd[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_odd[11] <= data_out_odd[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_odd[12] <= data_out_odd[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_odd[13] <= data_out_odd[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_odd[14] <= data_out_odd[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_odd[15] <= data_out_odd[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_even[0] <= data_out_even[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_even[1] <= data_out_even[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_even[2] <= data_out_even[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_even[3] <= data_out_even[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_even[4] <= data_out_even[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_even[5] <= data_out_even[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_even[6] <= data_out_even[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_even[7] <= data_out_even[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_even[8] <= data_out_even[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_even[9] <= data_out_even[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_even[10] <= data_out_even[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_even[11] <= data_out_even[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_even[12] <= data_out_even[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_even[13] <= data_out_even[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_even[14] <= data_out_even[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_even[15] <= data_out_even[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_loading <= data_loading.DB_MAX_OUTPUT_PORT_TYPE
output_valid <= output_valid.DB_MAX_OUTPUT_PORT_TYPE
update_flag <= update_flag.DB_MAX_OUTPUT_PORT_TYPE


|img_coding|wavelet_transform_2D:wavelet_transform_2D_inst1|wavelet_transform_1D:wavelet_transform_1D_inst|lifted_wavelet_decomposition:lifted_wavelet_decomposition_inst7
clk => first_input[0].CLK
clk => first_input[1].CLK
clk => first_input[2].CLK
clk => first_input[3].CLK
clk => first_input[4].CLK
clk => first_input[5].CLK
clk => first_input[6].CLK
clk => first_input[7].CLK
clk => first_input[8].CLK
clk => first_input[9].CLK
clk => first_input[10].CLK
clk => first_input[11].CLK
clk => first_input[12].CLK
clk => first_input[13].CLK
clk => first_input[14].CLK
clk => first_input[15].CLK
clk => cal_counter[0].CLK
clk => cal_counter[1].CLK
clk => cal_counter[2].CLK
clk => cal_counter[3].CLK
clk => cal_counter[4].CLK
clk => cal_counter[5].CLK
clk => cal_counter[6].CLK
clk => cal_counter[7].CLK
clk => save_wait_counter[0].CLK
clk => save_wait_counter[1].CLK
clk => save_wait_counter[2].CLK
clk => save_wait_counter[3].CLK
clk => save_wait_counter[4].CLK
clk => save_wait_counter[5].CLK
clk => odd_offset[0].CLK
clk => odd_offset[1].CLK
clk => odd_offset[2].CLK
clk => odd_offset[3].CLK
clk => odd_offset[4].CLK
clk => odd_offset[5].CLK
clk => odd_offset[6].CLK
clk => odd_offset[7].CLK
clk => even_offset[0].CLK
clk => even_offset[1].CLK
clk => even_offset[2].CLK
clk => even_offset[3].CLK
clk => even_offset[4].CLK
clk => even_offset[5].CLK
clk => even_offset[6].CLK
clk => even_offset[7].CLK
clk => wait_counter[0].CLK
clk => wait_counter[1].CLK
clk => data_counter[0].CLK
clk => data_counter[1].CLK
clk => data_counter[2].CLK
clk => data_counter[3].CLK
clk => data_counter[4].CLK
clk => data_counter[5].CLK
clk => data_counter[6].CLK
clk => data_counter[7].CLK
clk => data_counter[8].CLK
clk => data_counter[9].CLK
clk => data_counter[10].CLK
clk => data_out_even[0]~reg0.CLK
clk => data_out_even[1]~reg0.CLK
clk => data_out_even[2]~reg0.CLK
clk => data_out_even[3]~reg0.CLK
clk => data_out_even[4]~reg0.CLK
clk => data_out_even[5]~reg0.CLK
clk => data_out_even[6]~reg0.CLK
clk => data_out_even[7]~reg0.CLK
clk => data_out_even[8]~reg0.CLK
clk => data_out_even[9]~reg0.CLK
clk => data_out_even[10]~reg0.CLK
clk => data_out_even[11]~reg0.CLK
clk => data_out_even[12]~reg0.CLK
clk => data_out_even[13]~reg0.CLK
clk => data_out_even[14]~reg0.CLK
clk => data_out_even[15]~reg0.CLK
clk => data_out_odd[0]~reg0.CLK
clk => data_out_odd[1]~reg0.CLK
clk => data_out_odd[2]~reg0.CLK
clk => data_out_odd[3]~reg0.CLK
clk => data_out_odd[4]~reg0.CLK
clk => data_out_odd[5]~reg0.CLK
clk => data_out_odd[6]~reg0.CLK
clk => data_out_odd[7]~reg0.CLK
clk => data_out_odd[8]~reg0.CLK
clk => data_out_odd[9]~reg0.CLK
clk => data_out_odd[10]~reg0.CLK
clk => data_out_odd[11]~reg0.CLK
clk => data_out_odd[12]~reg0.CLK
clk => data_out_odd[13]~reg0.CLK
clk => data_out_odd[14]~reg0.CLK
clk => data_out_odd[15]~reg0.CLK
clk => data_reg[0].CLK
clk => data_reg[1].CLK
clk => data_reg[2].CLK
clk => data_reg[3].CLK
clk => data_reg[4].CLK
clk => data_reg[5].CLK
clk => data_reg[6].CLK
clk => data_reg[7].CLK
clk => data_reg[8].CLK
clk => data_reg[9].CLK
clk => data_reg[10].CLK
clk => data_reg[11].CLK
clk => data_reg[12].CLK
clk => data_reg[13].CLK
clk => data_reg[14].CLK
clk => data_reg[15].CLK
clk => data_reg[16].CLK
clk => data_reg[17].CLK
clk => data_reg[18].CLK
clk => data_reg[19].CLK
clk => data_reg[20].CLK
clk => data_reg[21].CLK
clk => data_reg[22].CLK
clk => data_reg[23].CLK
clk => data_reg[24].CLK
clk => data_reg[25].CLK
clk => data_reg[26].CLK
clk => data_reg[27].CLK
clk => data_reg[28].CLK
clk => data_reg[29].CLK
clk => data_reg[30].CLK
clk => data_reg[31].CLK
clk => data_reg[32].CLK
clk => data_reg[33].CLK
clk => data_reg[34].CLK
clk => data_reg[35].CLK
clk => data_reg[36].CLK
clk => data_reg[37].CLK
clk => data_reg[38].CLK
clk => data_reg[39].CLK
clk => data_reg[40].CLK
clk => data_reg[41].CLK
clk => data_reg[42].CLK
clk => data_reg[43].CLK
clk => data_reg[44].CLK
clk => data_reg[45].CLK
clk => data_reg[46].CLK
clk => data_reg[47].CLK
clk => data_reg[48].CLK
clk => data_reg[49].CLK
clk => data_reg[50].CLK
clk => data_reg[51].CLK
clk => data_reg[52].CLK
clk => data_reg[53].CLK
clk => data_reg[54].CLK
clk => data_reg[55].CLK
clk => data_reg[56].CLK
clk => data_reg[57].CLK
clk => data_reg[58].CLK
clk => data_reg[59].CLK
clk => data_reg[60].CLK
clk => data_reg[61].CLK
clk => data_reg[62].CLK
clk => data_reg[63].CLK
clk => step~1.DATAIN
rst_n => cal_counter[0].ACLR
rst_n => cal_counter[1].ACLR
rst_n => cal_counter[2].ACLR
rst_n => cal_counter[3].ACLR
rst_n => cal_counter[4].ACLR
rst_n => cal_counter[5].ACLR
rst_n => cal_counter[6].ACLR
rst_n => cal_counter[7].ACLR
rst_n => save_wait_counter[0].ACLR
rst_n => save_wait_counter[1].ACLR
rst_n => save_wait_counter[2].ACLR
rst_n => save_wait_counter[3].ACLR
rst_n => save_wait_counter[4].ACLR
rst_n => save_wait_counter[5].ACLR
rst_n => odd_offset[0].ACLR
rst_n => odd_offset[1].ACLR
rst_n => odd_offset[2].ACLR
rst_n => odd_offset[3].ACLR
rst_n => odd_offset[4].ACLR
rst_n => odd_offset[5].PRESET
rst_n => odd_offset[6].ACLR
rst_n => odd_offset[7].ACLR
rst_n => even_offset[0].ACLR
rst_n => even_offset[1].ACLR
rst_n => even_offset[2].ACLR
rst_n => even_offset[3].ACLR
rst_n => even_offset[4].ACLR
rst_n => even_offset[5].ACLR
rst_n => even_offset[6].ACLR
rst_n => even_offset[7].ACLR
rst_n => wait_counter[0].ACLR
rst_n => wait_counter[1].ACLR
rst_n => data_counter[0].ACLR
rst_n => data_counter[1].ACLR
rst_n => data_counter[2].ACLR
rst_n => data_counter[3].ACLR
rst_n => data_counter[4].ACLR
rst_n => data_counter[5].ACLR
rst_n => data_counter[6].ACLR
rst_n => data_counter[7].ACLR
rst_n => data_counter[8].ACLR
rst_n => data_counter[9].ACLR
rst_n => data_counter[10].ACLR
rst_n => data_reg[0].ACLR
rst_n => data_reg[1].ACLR
rst_n => data_reg[2].ACLR
rst_n => data_reg[3].ACLR
rst_n => data_reg[4].ACLR
rst_n => data_reg[5].ACLR
rst_n => data_reg[6].ACLR
rst_n => data_reg[7].ACLR
rst_n => data_reg[8].ACLR
rst_n => data_reg[9].ACLR
rst_n => data_reg[10].ACLR
rst_n => data_reg[11].ACLR
rst_n => data_reg[12].ACLR
rst_n => data_reg[13].ACLR
rst_n => data_reg[14].ACLR
rst_n => data_reg[15].ACLR
rst_n => data_reg[16].ACLR
rst_n => data_reg[17].ACLR
rst_n => data_reg[18].ACLR
rst_n => data_reg[19].ACLR
rst_n => data_reg[20].ACLR
rst_n => data_reg[21].ACLR
rst_n => data_reg[22].ACLR
rst_n => data_reg[23].ACLR
rst_n => data_reg[24].ACLR
rst_n => data_reg[25].ACLR
rst_n => data_reg[26].ACLR
rst_n => data_reg[27].ACLR
rst_n => data_reg[28].ACLR
rst_n => data_reg[29].ACLR
rst_n => data_reg[30].ACLR
rst_n => data_reg[31].ACLR
rst_n => data_reg[32].ACLR
rst_n => data_reg[33].ACLR
rst_n => data_reg[34].ACLR
rst_n => data_reg[35].ACLR
rst_n => data_reg[36].ACLR
rst_n => data_reg[37].ACLR
rst_n => data_reg[38].ACLR
rst_n => data_reg[39].ACLR
rst_n => data_reg[40].ACLR
rst_n => data_reg[41].ACLR
rst_n => data_reg[42].ACLR
rst_n => data_reg[43].ACLR
rst_n => data_reg[44].ACLR
rst_n => data_reg[45].ACLR
rst_n => data_reg[46].ACLR
rst_n => data_reg[47].ACLR
rst_n => data_reg[48].ACLR
rst_n => data_reg[49].ACLR
rst_n => data_reg[50].ACLR
rst_n => data_reg[51].ACLR
rst_n => data_reg[52].ACLR
rst_n => data_reg[53].ACLR
rst_n => data_reg[54].ACLR
rst_n => data_reg[55].ACLR
rst_n => data_reg[56].ACLR
rst_n => data_reg[57].ACLR
rst_n => data_reg[58].ACLR
rst_n => data_reg[59].ACLR
rst_n => data_reg[60].ACLR
rst_n => data_reg[61].ACLR
rst_n => data_reg[62].ACLR
rst_n => data_reg[63].ACLR
rst_n => step~3.DATAIN
rst_n => first_input[0].ENA
rst_n => data_out_odd[15]~reg0.ENA
rst_n => data_out_odd[14]~reg0.ENA
rst_n => data_out_odd[13]~reg0.ENA
rst_n => data_out_odd[12]~reg0.ENA
rst_n => data_out_odd[11]~reg0.ENA
rst_n => data_out_odd[10]~reg0.ENA
rst_n => data_out_odd[9]~reg0.ENA
rst_n => data_out_odd[8]~reg0.ENA
rst_n => data_out_odd[7]~reg0.ENA
rst_n => data_out_odd[6]~reg0.ENA
rst_n => data_out_odd[5]~reg0.ENA
rst_n => data_out_odd[4]~reg0.ENA
rst_n => data_out_odd[3]~reg0.ENA
rst_n => data_out_odd[2]~reg0.ENA
rst_n => data_out_odd[1]~reg0.ENA
rst_n => data_out_odd[0]~reg0.ENA
rst_n => data_out_even[15]~reg0.ENA
rst_n => data_out_even[14]~reg0.ENA
rst_n => data_out_even[13]~reg0.ENA
rst_n => data_out_even[12]~reg0.ENA
rst_n => data_out_even[11]~reg0.ENA
rst_n => data_out_even[10]~reg0.ENA
rst_n => data_out_even[9]~reg0.ENA
rst_n => data_out_even[8]~reg0.ENA
rst_n => data_out_even[7]~reg0.ENA
rst_n => data_out_even[6]~reg0.ENA
rst_n => data_out_even[5]~reg0.ENA
rst_n => data_out_even[4]~reg0.ENA
rst_n => data_out_even[3]~reg0.ENA
rst_n => data_out_even[2]~reg0.ENA
rst_n => data_out_even[1]~reg0.ENA
rst_n => data_out_even[0]~reg0.ENA
rst_n => first_input[15].ENA
rst_n => first_input[14].ENA
rst_n => first_input[13].ENA
rst_n => first_input[12].ENA
rst_n => first_input[11].ENA
rst_n => first_input[10].ENA
rst_n => first_input[9].ENA
rst_n => first_input[8].ENA
rst_n => first_input[7].ENA
rst_n => first_input[6].ENA
rst_n => first_input[5].ENA
rst_n => first_input[4].ENA
rst_n => first_input[3].ENA
rst_n => first_input[2].ENA
rst_n => first_input[1].ENA
data_valid => step_next.0000000.OUTPUTSELECT
data_valid => step_next.0000001.OUTPUTSELECT
data_valid => step_next.0000010.OUTPUTSELECT
data_valid => step_next.0000011.OUTPUTSELECT
data_valid => step_next.0000100.OUTPUTSELECT
data_valid => step_next.0000101.OUTPUTSELECT
data_in[0] => data_reg[0].DATAIN
data_in[1] => data_reg[1].DATAIN
data_in[2] => data_reg[2].DATAIN
data_in[3] => data_reg[3].DATAIN
data_in[4] => data_reg[4].DATAIN
data_in[5] => data_reg[5].DATAIN
data_in[6] => data_reg[6].DATAIN
data_in[7] => data_reg[7].DATAIN
data_in[8] => data_reg[8].DATAIN
data_in[9] => data_reg[9].DATAIN
data_in[10] => data_reg[10].DATAIN
data_in[11] => data_reg[11].DATAIN
data_in[12] => data_reg[12].DATAIN
data_in[13] => data_reg[13].DATAIN
data_in[14] => data_reg[14].DATAIN
data_in[15] => data_reg[15].DATAIN
line_address[0] => Add6.IN14
line_address[0] => Add7.IN14
line_address[1] => Add6.IN13
line_address[1] => Add7.IN13
line_address[2] => Add6.IN12
line_address[2] => Add7.IN12
line_address[3] => Add6.IN11
line_address[3] => Add7.IN11
line_address[4] => Add6.IN10
line_address[4] => Add7.IN10
line_address[5] => Add6.IN9
line_address[5] => Add7.IN9
line_address[6] => Add6.IN8
line_address[6] => Add7.IN8
line_address[7] => Add6.IN7
line_address[7] => Add7.IN7
odd_address[0] <= odd_offset[0].DB_MAX_OUTPUT_PORT_TYPE
odd_address[1] <= odd_offset[1].DB_MAX_OUTPUT_PORT_TYPE
odd_address[2] <= odd_offset[2].DB_MAX_OUTPUT_PORT_TYPE
odd_address[3] <= odd_offset[3].DB_MAX_OUTPUT_PORT_TYPE
odd_address[4] <= odd_offset[4].DB_MAX_OUTPUT_PORT_TYPE
odd_address[5] <= odd_offset[5].DB_MAX_OUTPUT_PORT_TYPE
odd_address[6] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
odd_address[7] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
odd_address[8] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
odd_address[9] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
odd_address[10] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
odd_address[11] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
odd_address[12] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
odd_address[13] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
odd_address[14] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
odd_address[15] <= <GND>
even_address[0] <= even_offset[0].DB_MAX_OUTPUT_PORT_TYPE
even_address[1] <= even_offset[1].DB_MAX_OUTPUT_PORT_TYPE
even_address[2] <= even_offset[2].DB_MAX_OUTPUT_PORT_TYPE
even_address[3] <= even_offset[3].DB_MAX_OUTPUT_PORT_TYPE
even_address[4] <= even_offset[4].DB_MAX_OUTPUT_PORT_TYPE
even_address[5] <= even_offset[5].DB_MAX_OUTPUT_PORT_TYPE
even_address[6] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
even_address[7] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
even_address[8] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
even_address[9] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
even_address[10] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
even_address[11] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
even_address[12] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
even_address[13] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
even_address[14] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
even_address[15] <= <GND>
data_out_odd[0] <= data_out_odd[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_odd[1] <= data_out_odd[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_odd[2] <= data_out_odd[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_odd[3] <= data_out_odd[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_odd[4] <= data_out_odd[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_odd[5] <= data_out_odd[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_odd[6] <= data_out_odd[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_odd[7] <= data_out_odd[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_odd[8] <= data_out_odd[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_odd[9] <= data_out_odd[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_odd[10] <= data_out_odd[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_odd[11] <= data_out_odd[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_odd[12] <= data_out_odd[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_odd[13] <= data_out_odd[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_odd[14] <= data_out_odd[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_odd[15] <= data_out_odd[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_even[0] <= data_out_even[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_even[1] <= data_out_even[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_even[2] <= data_out_even[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_even[3] <= data_out_even[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_even[4] <= data_out_even[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_even[5] <= data_out_even[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_even[6] <= data_out_even[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_even[7] <= data_out_even[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_even[8] <= data_out_even[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_even[9] <= data_out_even[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_even[10] <= data_out_even[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_even[11] <= data_out_even[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_even[12] <= data_out_even[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_even[13] <= data_out_even[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_even[14] <= data_out_even[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_even[15] <= data_out_even[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_loading <= data_loading.DB_MAX_OUTPUT_PORT_TYPE
output_valid <= output_valid.DB_MAX_OUTPUT_PORT_TYPE
update_flag <= update_flag.DB_MAX_OUTPUT_PORT_TYPE


|img_coding|wavelet_transform_2D:wavelet_transform_2D_inst1|wavelet_transform_1D:wavelet_transform_1D_inst|lifted_wavelet_decomposition:lifted_wavelet_decomposition_inst8
clk => first_input[0].CLK
clk => first_input[1].CLK
clk => first_input[2].CLK
clk => first_input[3].CLK
clk => first_input[4].CLK
clk => first_input[5].CLK
clk => first_input[6].CLK
clk => first_input[7].CLK
clk => first_input[8].CLK
clk => first_input[9].CLK
clk => first_input[10].CLK
clk => first_input[11].CLK
clk => first_input[12].CLK
clk => first_input[13].CLK
clk => first_input[14].CLK
clk => first_input[15].CLK
clk => cal_counter[0].CLK
clk => cal_counter[1].CLK
clk => cal_counter[2].CLK
clk => cal_counter[3].CLK
clk => cal_counter[4].CLK
clk => cal_counter[5].CLK
clk => cal_counter[6].CLK
clk => cal_counter[7].CLK
clk => save_wait_counter[0].CLK
clk => save_wait_counter[1].CLK
clk => save_wait_counter[2].CLK
clk => save_wait_counter[3].CLK
clk => save_wait_counter[4].CLK
clk => save_wait_counter[5].CLK
clk => odd_offset[0].CLK
clk => odd_offset[1].CLK
clk => odd_offset[2].CLK
clk => odd_offset[3].CLK
clk => odd_offset[4].CLK
clk => odd_offset[5].CLK
clk => odd_offset[6].CLK
clk => odd_offset[7].CLK
clk => even_offset[0].CLK
clk => even_offset[1].CLK
clk => even_offset[2].CLK
clk => even_offset[3].CLK
clk => even_offset[4].CLK
clk => even_offset[5].CLK
clk => even_offset[6].CLK
clk => even_offset[7].CLK
clk => wait_counter[0].CLK
clk => wait_counter[1].CLK
clk => data_counter[0].CLK
clk => data_counter[1].CLK
clk => data_counter[2].CLK
clk => data_counter[3].CLK
clk => data_counter[4].CLK
clk => data_counter[5].CLK
clk => data_counter[6].CLK
clk => data_counter[7].CLK
clk => data_counter[8].CLK
clk => data_counter[9].CLK
clk => data_counter[10].CLK
clk => data_out_even[0]~reg0.CLK
clk => data_out_even[1]~reg0.CLK
clk => data_out_even[2]~reg0.CLK
clk => data_out_even[3]~reg0.CLK
clk => data_out_even[4]~reg0.CLK
clk => data_out_even[5]~reg0.CLK
clk => data_out_even[6]~reg0.CLK
clk => data_out_even[7]~reg0.CLK
clk => data_out_even[8]~reg0.CLK
clk => data_out_even[9]~reg0.CLK
clk => data_out_even[10]~reg0.CLK
clk => data_out_even[11]~reg0.CLK
clk => data_out_even[12]~reg0.CLK
clk => data_out_even[13]~reg0.CLK
clk => data_out_even[14]~reg0.CLK
clk => data_out_even[15]~reg0.CLK
clk => data_out_odd[0]~reg0.CLK
clk => data_out_odd[1]~reg0.CLK
clk => data_out_odd[2]~reg0.CLK
clk => data_out_odd[3]~reg0.CLK
clk => data_out_odd[4]~reg0.CLK
clk => data_out_odd[5]~reg0.CLK
clk => data_out_odd[6]~reg0.CLK
clk => data_out_odd[7]~reg0.CLK
clk => data_out_odd[8]~reg0.CLK
clk => data_out_odd[9]~reg0.CLK
clk => data_out_odd[10]~reg0.CLK
clk => data_out_odd[11]~reg0.CLK
clk => data_out_odd[12]~reg0.CLK
clk => data_out_odd[13]~reg0.CLK
clk => data_out_odd[14]~reg0.CLK
clk => data_out_odd[15]~reg0.CLK
clk => data_reg[0].CLK
clk => data_reg[1].CLK
clk => data_reg[2].CLK
clk => data_reg[3].CLK
clk => data_reg[4].CLK
clk => data_reg[5].CLK
clk => data_reg[6].CLK
clk => data_reg[7].CLK
clk => data_reg[8].CLK
clk => data_reg[9].CLK
clk => data_reg[10].CLK
clk => data_reg[11].CLK
clk => data_reg[12].CLK
clk => data_reg[13].CLK
clk => data_reg[14].CLK
clk => data_reg[15].CLK
clk => data_reg[16].CLK
clk => data_reg[17].CLK
clk => data_reg[18].CLK
clk => data_reg[19].CLK
clk => data_reg[20].CLK
clk => data_reg[21].CLK
clk => data_reg[22].CLK
clk => data_reg[23].CLK
clk => data_reg[24].CLK
clk => data_reg[25].CLK
clk => data_reg[26].CLK
clk => data_reg[27].CLK
clk => data_reg[28].CLK
clk => data_reg[29].CLK
clk => data_reg[30].CLK
clk => data_reg[31].CLK
clk => data_reg[32].CLK
clk => data_reg[33].CLK
clk => data_reg[34].CLK
clk => data_reg[35].CLK
clk => data_reg[36].CLK
clk => data_reg[37].CLK
clk => data_reg[38].CLK
clk => data_reg[39].CLK
clk => data_reg[40].CLK
clk => data_reg[41].CLK
clk => data_reg[42].CLK
clk => data_reg[43].CLK
clk => data_reg[44].CLK
clk => data_reg[45].CLK
clk => data_reg[46].CLK
clk => data_reg[47].CLK
clk => data_reg[48].CLK
clk => data_reg[49].CLK
clk => data_reg[50].CLK
clk => data_reg[51].CLK
clk => data_reg[52].CLK
clk => data_reg[53].CLK
clk => data_reg[54].CLK
clk => data_reg[55].CLK
clk => data_reg[56].CLK
clk => data_reg[57].CLK
clk => data_reg[58].CLK
clk => data_reg[59].CLK
clk => data_reg[60].CLK
clk => data_reg[61].CLK
clk => data_reg[62].CLK
clk => data_reg[63].CLK
clk => step~1.DATAIN
rst_n => cal_counter[0].ACLR
rst_n => cal_counter[1].ACLR
rst_n => cal_counter[2].ACLR
rst_n => cal_counter[3].ACLR
rst_n => cal_counter[4].ACLR
rst_n => cal_counter[5].ACLR
rst_n => cal_counter[6].ACLR
rst_n => cal_counter[7].ACLR
rst_n => save_wait_counter[0].ACLR
rst_n => save_wait_counter[1].ACLR
rst_n => save_wait_counter[2].ACLR
rst_n => save_wait_counter[3].ACLR
rst_n => save_wait_counter[4].ACLR
rst_n => save_wait_counter[5].ACLR
rst_n => odd_offset[0].ACLR
rst_n => odd_offset[1].ACLR
rst_n => odd_offset[2].ACLR
rst_n => odd_offset[3].ACLR
rst_n => odd_offset[4].ACLR
rst_n => odd_offset[5].PRESET
rst_n => odd_offset[6].ACLR
rst_n => odd_offset[7].ACLR
rst_n => even_offset[0].ACLR
rst_n => even_offset[1].ACLR
rst_n => even_offset[2].ACLR
rst_n => even_offset[3].ACLR
rst_n => even_offset[4].ACLR
rst_n => even_offset[5].ACLR
rst_n => even_offset[6].ACLR
rst_n => even_offset[7].ACLR
rst_n => wait_counter[0].ACLR
rst_n => wait_counter[1].ACLR
rst_n => data_counter[0].ACLR
rst_n => data_counter[1].ACLR
rst_n => data_counter[2].ACLR
rst_n => data_counter[3].ACLR
rst_n => data_counter[4].ACLR
rst_n => data_counter[5].ACLR
rst_n => data_counter[6].ACLR
rst_n => data_counter[7].ACLR
rst_n => data_counter[8].ACLR
rst_n => data_counter[9].ACLR
rst_n => data_counter[10].ACLR
rst_n => data_reg[0].ACLR
rst_n => data_reg[1].ACLR
rst_n => data_reg[2].ACLR
rst_n => data_reg[3].ACLR
rst_n => data_reg[4].ACLR
rst_n => data_reg[5].ACLR
rst_n => data_reg[6].ACLR
rst_n => data_reg[7].ACLR
rst_n => data_reg[8].ACLR
rst_n => data_reg[9].ACLR
rst_n => data_reg[10].ACLR
rst_n => data_reg[11].ACLR
rst_n => data_reg[12].ACLR
rst_n => data_reg[13].ACLR
rst_n => data_reg[14].ACLR
rst_n => data_reg[15].ACLR
rst_n => data_reg[16].ACLR
rst_n => data_reg[17].ACLR
rst_n => data_reg[18].ACLR
rst_n => data_reg[19].ACLR
rst_n => data_reg[20].ACLR
rst_n => data_reg[21].ACLR
rst_n => data_reg[22].ACLR
rst_n => data_reg[23].ACLR
rst_n => data_reg[24].ACLR
rst_n => data_reg[25].ACLR
rst_n => data_reg[26].ACLR
rst_n => data_reg[27].ACLR
rst_n => data_reg[28].ACLR
rst_n => data_reg[29].ACLR
rst_n => data_reg[30].ACLR
rst_n => data_reg[31].ACLR
rst_n => data_reg[32].ACLR
rst_n => data_reg[33].ACLR
rst_n => data_reg[34].ACLR
rst_n => data_reg[35].ACLR
rst_n => data_reg[36].ACLR
rst_n => data_reg[37].ACLR
rst_n => data_reg[38].ACLR
rst_n => data_reg[39].ACLR
rst_n => data_reg[40].ACLR
rst_n => data_reg[41].ACLR
rst_n => data_reg[42].ACLR
rst_n => data_reg[43].ACLR
rst_n => data_reg[44].ACLR
rst_n => data_reg[45].ACLR
rst_n => data_reg[46].ACLR
rst_n => data_reg[47].ACLR
rst_n => data_reg[48].ACLR
rst_n => data_reg[49].ACLR
rst_n => data_reg[50].ACLR
rst_n => data_reg[51].ACLR
rst_n => data_reg[52].ACLR
rst_n => data_reg[53].ACLR
rst_n => data_reg[54].ACLR
rst_n => data_reg[55].ACLR
rst_n => data_reg[56].ACLR
rst_n => data_reg[57].ACLR
rst_n => data_reg[58].ACLR
rst_n => data_reg[59].ACLR
rst_n => data_reg[60].ACLR
rst_n => data_reg[61].ACLR
rst_n => data_reg[62].ACLR
rst_n => data_reg[63].ACLR
rst_n => step~3.DATAIN
rst_n => first_input[0].ENA
rst_n => data_out_odd[15]~reg0.ENA
rst_n => data_out_odd[14]~reg0.ENA
rst_n => data_out_odd[13]~reg0.ENA
rst_n => data_out_odd[12]~reg0.ENA
rst_n => data_out_odd[11]~reg0.ENA
rst_n => data_out_odd[10]~reg0.ENA
rst_n => data_out_odd[9]~reg0.ENA
rst_n => data_out_odd[8]~reg0.ENA
rst_n => data_out_odd[7]~reg0.ENA
rst_n => data_out_odd[6]~reg0.ENA
rst_n => data_out_odd[5]~reg0.ENA
rst_n => data_out_odd[4]~reg0.ENA
rst_n => data_out_odd[3]~reg0.ENA
rst_n => data_out_odd[2]~reg0.ENA
rst_n => data_out_odd[1]~reg0.ENA
rst_n => data_out_odd[0]~reg0.ENA
rst_n => data_out_even[15]~reg0.ENA
rst_n => data_out_even[14]~reg0.ENA
rst_n => data_out_even[13]~reg0.ENA
rst_n => data_out_even[12]~reg0.ENA
rst_n => data_out_even[11]~reg0.ENA
rst_n => data_out_even[10]~reg0.ENA
rst_n => data_out_even[9]~reg0.ENA
rst_n => data_out_even[8]~reg0.ENA
rst_n => data_out_even[7]~reg0.ENA
rst_n => data_out_even[6]~reg0.ENA
rst_n => data_out_even[5]~reg0.ENA
rst_n => data_out_even[4]~reg0.ENA
rst_n => data_out_even[3]~reg0.ENA
rst_n => data_out_even[2]~reg0.ENA
rst_n => data_out_even[1]~reg0.ENA
rst_n => data_out_even[0]~reg0.ENA
rst_n => first_input[15].ENA
rst_n => first_input[14].ENA
rst_n => first_input[13].ENA
rst_n => first_input[12].ENA
rst_n => first_input[11].ENA
rst_n => first_input[10].ENA
rst_n => first_input[9].ENA
rst_n => first_input[8].ENA
rst_n => first_input[7].ENA
rst_n => first_input[6].ENA
rst_n => first_input[5].ENA
rst_n => first_input[4].ENA
rst_n => first_input[3].ENA
rst_n => first_input[2].ENA
rst_n => first_input[1].ENA
data_valid => step_next.0000000.OUTPUTSELECT
data_valid => step_next.0000001.OUTPUTSELECT
data_valid => step_next.0000010.OUTPUTSELECT
data_valid => step_next.0000011.OUTPUTSELECT
data_valid => step_next.0000100.OUTPUTSELECT
data_valid => step_next.0000101.OUTPUTSELECT
data_in[0] => data_reg[0].DATAIN
data_in[1] => data_reg[1].DATAIN
data_in[2] => data_reg[2].DATAIN
data_in[3] => data_reg[3].DATAIN
data_in[4] => data_reg[4].DATAIN
data_in[5] => data_reg[5].DATAIN
data_in[6] => data_reg[6].DATAIN
data_in[7] => data_reg[7].DATAIN
data_in[8] => data_reg[8].DATAIN
data_in[9] => data_reg[9].DATAIN
data_in[10] => data_reg[10].DATAIN
data_in[11] => data_reg[11].DATAIN
data_in[12] => data_reg[12].DATAIN
data_in[13] => data_reg[13].DATAIN
data_in[14] => data_reg[14].DATAIN
data_in[15] => data_reg[15].DATAIN
line_address[0] => Add6.IN14
line_address[0] => Add7.IN14
line_address[1] => Add6.IN13
line_address[1] => Add7.IN13
line_address[2] => Add6.IN12
line_address[2] => Add7.IN12
line_address[3] => Add6.IN11
line_address[3] => Add7.IN11
line_address[4] => Add6.IN10
line_address[4] => Add7.IN10
line_address[5] => Add6.IN9
line_address[5] => Add7.IN9
line_address[6] => Add6.IN8
line_address[6] => Add7.IN8
line_address[7] => Add6.IN7
line_address[7] => Add7.IN7
odd_address[0] <= odd_offset[0].DB_MAX_OUTPUT_PORT_TYPE
odd_address[1] <= odd_offset[1].DB_MAX_OUTPUT_PORT_TYPE
odd_address[2] <= odd_offset[2].DB_MAX_OUTPUT_PORT_TYPE
odd_address[3] <= odd_offset[3].DB_MAX_OUTPUT_PORT_TYPE
odd_address[4] <= odd_offset[4].DB_MAX_OUTPUT_PORT_TYPE
odd_address[5] <= odd_offset[5].DB_MAX_OUTPUT_PORT_TYPE
odd_address[6] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
odd_address[7] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
odd_address[8] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
odd_address[9] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
odd_address[10] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
odd_address[11] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
odd_address[12] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
odd_address[13] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
odd_address[14] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
odd_address[15] <= <GND>
even_address[0] <= even_offset[0].DB_MAX_OUTPUT_PORT_TYPE
even_address[1] <= even_offset[1].DB_MAX_OUTPUT_PORT_TYPE
even_address[2] <= even_offset[2].DB_MAX_OUTPUT_PORT_TYPE
even_address[3] <= even_offset[3].DB_MAX_OUTPUT_PORT_TYPE
even_address[4] <= even_offset[4].DB_MAX_OUTPUT_PORT_TYPE
even_address[5] <= even_offset[5].DB_MAX_OUTPUT_PORT_TYPE
even_address[6] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
even_address[7] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
even_address[8] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
even_address[9] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
even_address[10] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
even_address[11] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
even_address[12] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
even_address[13] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
even_address[14] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
even_address[15] <= <GND>
data_out_odd[0] <= data_out_odd[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_odd[1] <= data_out_odd[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_odd[2] <= data_out_odd[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_odd[3] <= data_out_odd[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_odd[4] <= data_out_odd[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_odd[5] <= data_out_odd[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_odd[6] <= data_out_odd[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_odd[7] <= data_out_odd[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_odd[8] <= data_out_odd[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_odd[9] <= data_out_odd[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_odd[10] <= data_out_odd[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_odd[11] <= data_out_odd[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_odd[12] <= data_out_odd[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_odd[13] <= data_out_odd[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_odd[14] <= data_out_odd[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_odd[15] <= data_out_odd[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_even[0] <= data_out_even[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_even[1] <= data_out_even[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_even[2] <= data_out_even[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_even[3] <= data_out_even[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_even[4] <= data_out_even[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_even[5] <= data_out_even[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_even[6] <= data_out_even[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_even[7] <= data_out_even[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_even[8] <= data_out_even[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_even[9] <= data_out_even[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_even[10] <= data_out_even[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_even[11] <= data_out_even[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_even[12] <= data_out_even[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_even[13] <= data_out_even[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_even[14] <= data_out_even[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_even[15] <= data_out_even[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_loading <= data_loading.DB_MAX_OUTPUT_PORT_TYPE
output_valid <= output_valid.DB_MAX_OUTPUT_PORT_TYPE
update_flag <= update_flag.DB_MAX_OUTPUT_PORT_TYPE


|img_coding|wavelet_transform_2D:wavelet_transform_2D_inst1|wavelet_transform_1D:wavelet_transform_1D_inst|lifted_wavelet_decomposition:lifted_wavelet_decomposition_inst9
clk => first_input[0].CLK
clk => first_input[1].CLK
clk => first_input[2].CLK
clk => first_input[3].CLK
clk => first_input[4].CLK
clk => first_input[5].CLK
clk => first_input[6].CLK
clk => first_input[7].CLK
clk => first_input[8].CLK
clk => first_input[9].CLK
clk => first_input[10].CLK
clk => first_input[11].CLK
clk => first_input[12].CLK
clk => first_input[13].CLK
clk => first_input[14].CLK
clk => first_input[15].CLK
clk => cal_counter[0].CLK
clk => cal_counter[1].CLK
clk => cal_counter[2].CLK
clk => cal_counter[3].CLK
clk => cal_counter[4].CLK
clk => cal_counter[5].CLK
clk => cal_counter[6].CLK
clk => cal_counter[7].CLK
clk => save_wait_counter[0].CLK
clk => save_wait_counter[1].CLK
clk => save_wait_counter[2].CLK
clk => save_wait_counter[3].CLK
clk => save_wait_counter[4].CLK
clk => save_wait_counter[5].CLK
clk => odd_offset[0].CLK
clk => odd_offset[1].CLK
clk => odd_offset[2].CLK
clk => odd_offset[3].CLK
clk => odd_offset[4].CLK
clk => odd_offset[5].CLK
clk => odd_offset[6].CLK
clk => odd_offset[7].CLK
clk => even_offset[0].CLK
clk => even_offset[1].CLK
clk => even_offset[2].CLK
clk => even_offset[3].CLK
clk => even_offset[4].CLK
clk => even_offset[5].CLK
clk => even_offset[6].CLK
clk => even_offset[7].CLK
clk => wait_counter[0].CLK
clk => wait_counter[1].CLK
clk => data_counter[0].CLK
clk => data_counter[1].CLK
clk => data_counter[2].CLK
clk => data_counter[3].CLK
clk => data_counter[4].CLK
clk => data_counter[5].CLK
clk => data_counter[6].CLK
clk => data_counter[7].CLK
clk => data_counter[8].CLK
clk => data_counter[9].CLK
clk => data_counter[10].CLK
clk => data_out_even[0]~reg0.CLK
clk => data_out_even[1]~reg0.CLK
clk => data_out_even[2]~reg0.CLK
clk => data_out_even[3]~reg0.CLK
clk => data_out_even[4]~reg0.CLK
clk => data_out_even[5]~reg0.CLK
clk => data_out_even[6]~reg0.CLK
clk => data_out_even[7]~reg0.CLK
clk => data_out_even[8]~reg0.CLK
clk => data_out_even[9]~reg0.CLK
clk => data_out_even[10]~reg0.CLK
clk => data_out_even[11]~reg0.CLK
clk => data_out_even[12]~reg0.CLK
clk => data_out_even[13]~reg0.CLK
clk => data_out_even[14]~reg0.CLK
clk => data_out_even[15]~reg0.CLK
clk => data_out_odd[0]~reg0.CLK
clk => data_out_odd[1]~reg0.CLK
clk => data_out_odd[2]~reg0.CLK
clk => data_out_odd[3]~reg0.CLK
clk => data_out_odd[4]~reg0.CLK
clk => data_out_odd[5]~reg0.CLK
clk => data_out_odd[6]~reg0.CLK
clk => data_out_odd[7]~reg0.CLK
clk => data_out_odd[8]~reg0.CLK
clk => data_out_odd[9]~reg0.CLK
clk => data_out_odd[10]~reg0.CLK
clk => data_out_odd[11]~reg0.CLK
clk => data_out_odd[12]~reg0.CLK
clk => data_out_odd[13]~reg0.CLK
clk => data_out_odd[14]~reg0.CLK
clk => data_out_odd[15]~reg0.CLK
clk => data_reg[0].CLK
clk => data_reg[1].CLK
clk => data_reg[2].CLK
clk => data_reg[3].CLK
clk => data_reg[4].CLK
clk => data_reg[5].CLK
clk => data_reg[6].CLK
clk => data_reg[7].CLK
clk => data_reg[8].CLK
clk => data_reg[9].CLK
clk => data_reg[10].CLK
clk => data_reg[11].CLK
clk => data_reg[12].CLK
clk => data_reg[13].CLK
clk => data_reg[14].CLK
clk => data_reg[15].CLK
clk => data_reg[16].CLK
clk => data_reg[17].CLK
clk => data_reg[18].CLK
clk => data_reg[19].CLK
clk => data_reg[20].CLK
clk => data_reg[21].CLK
clk => data_reg[22].CLK
clk => data_reg[23].CLK
clk => data_reg[24].CLK
clk => data_reg[25].CLK
clk => data_reg[26].CLK
clk => data_reg[27].CLK
clk => data_reg[28].CLK
clk => data_reg[29].CLK
clk => data_reg[30].CLK
clk => data_reg[31].CLK
clk => data_reg[32].CLK
clk => data_reg[33].CLK
clk => data_reg[34].CLK
clk => data_reg[35].CLK
clk => data_reg[36].CLK
clk => data_reg[37].CLK
clk => data_reg[38].CLK
clk => data_reg[39].CLK
clk => data_reg[40].CLK
clk => data_reg[41].CLK
clk => data_reg[42].CLK
clk => data_reg[43].CLK
clk => data_reg[44].CLK
clk => data_reg[45].CLK
clk => data_reg[46].CLK
clk => data_reg[47].CLK
clk => data_reg[48].CLK
clk => data_reg[49].CLK
clk => data_reg[50].CLK
clk => data_reg[51].CLK
clk => data_reg[52].CLK
clk => data_reg[53].CLK
clk => data_reg[54].CLK
clk => data_reg[55].CLK
clk => data_reg[56].CLK
clk => data_reg[57].CLK
clk => data_reg[58].CLK
clk => data_reg[59].CLK
clk => data_reg[60].CLK
clk => data_reg[61].CLK
clk => data_reg[62].CLK
clk => data_reg[63].CLK
clk => step~1.DATAIN
rst_n => cal_counter[0].ACLR
rst_n => cal_counter[1].ACLR
rst_n => cal_counter[2].ACLR
rst_n => cal_counter[3].ACLR
rst_n => cal_counter[4].ACLR
rst_n => cal_counter[5].ACLR
rst_n => cal_counter[6].ACLR
rst_n => cal_counter[7].ACLR
rst_n => save_wait_counter[0].ACLR
rst_n => save_wait_counter[1].ACLR
rst_n => save_wait_counter[2].ACLR
rst_n => save_wait_counter[3].ACLR
rst_n => save_wait_counter[4].ACLR
rst_n => save_wait_counter[5].ACLR
rst_n => odd_offset[0].ACLR
rst_n => odd_offset[1].ACLR
rst_n => odd_offset[2].ACLR
rst_n => odd_offset[3].ACLR
rst_n => odd_offset[4].ACLR
rst_n => odd_offset[5].PRESET
rst_n => odd_offset[6].ACLR
rst_n => odd_offset[7].ACLR
rst_n => even_offset[0].ACLR
rst_n => even_offset[1].ACLR
rst_n => even_offset[2].ACLR
rst_n => even_offset[3].ACLR
rst_n => even_offset[4].ACLR
rst_n => even_offset[5].ACLR
rst_n => even_offset[6].ACLR
rst_n => even_offset[7].ACLR
rst_n => wait_counter[0].ACLR
rst_n => wait_counter[1].ACLR
rst_n => data_counter[0].ACLR
rst_n => data_counter[1].ACLR
rst_n => data_counter[2].ACLR
rst_n => data_counter[3].ACLR
rst_n => data_counter[4].ACLR
rst_n => data_counter[5].ACLR
rst_n => data_counter[6].ACLR
rst_n => data_counter[7].ACLR
rst_n => data_counter[8].ACLR
rst_n => data_counter[9].ACLR
rst_n => data_counter[10].ACLR
rst_n => data_reg[0].ACLR
rst_n => data_reg[1].ACLR
rst_n => data_reg[2].ACLR
rst_n => data_reg[3].ACLR
rst_n => data_reg[4].ACLR
rst_n => data_reg[5].ACLR
rst_n => data_reg[6].ACLR
rst_n => data_reg[7].ACLR
rst_n => data_reg[8].ACLR
rst_n => data_reg[9].ACLR
rst_n => data_reg[10].ACLR
rst_n => data_reg[11].ACLR
rst_n => data_reg[12].ACLR
rst_n => data_reg[13].ACLR
rst_n => data_reg[14].ACLR
rst_n => data_reg[15].ACLR
rst_n => data_reg[16].ACLR
rst_n => data_reg[17].ACLR
rst_n => data_reg[18].ACLR
rst_n => data_reg[19].ACLR
rst_n => data_reg[20].ACLR
rst_n => data_reg[21].ACLR
rst_n => data_reg[22].ACLR
rst_n => data_reg[23].ACLR
rst_n => data_reg[24].ACLR
rst_n => data_reg[25].ACLR
rst_n => data_reg[26].ACLR
rst_n => data_reg[27].ACLR
rst_n => data_reg[28].ACLR
rst_n => data_reg[29].ACLR
rst_n => data_reg[30].ACLR
rst_n => data_reg[31].ACLR
rst_n => data_reg[32].ACLR
rst_n => data_reg[33].ACLR
rst_n => data_reg[34].ACLR
rst_n => data_reg[35].ACLR
rst_n => data_reg[36].ACLR
rst_n => data_reg[37].ACLR
rst_n => data_reg[38].ACLR
rst_n => data_reg[39].ACLR
rst_n => data_reg[40].ACLR
rst_n => data_reg[41].ACLR
rst_n => data_reg[42].ACLR
rst_n => data_reg[43].ACLR
rst_n => data_reg[44].ACLR
rst_n => data_reg[45].ACLR
rst_n => data_reg[46].ACLR
rst_n => data_reg[47].ACLR
rst_n => data_reg[48].ACLR
rst_n => data_reg[49].ACLR
rst_n => data_reg[50].ACLR
rst_n => data_reg[51].ACLR
rst_n => data_reg[52].ACLR
rst_n => data_reg[53].ACLR
rst_n => data_reg[54].ACLR
rst_n => data_reg[55].ACLR
rst_n => data_reg[56].ACLR
rst_n => data_reg[57].ACLR
rst_n => data_reg[58].ACLR
rst_n => data_reg[59].ACLR
rst_n => data_reg[60].ACLR
rst_n => data_reg[61].ACLR
rst_n => data_reg[62].ACLR
rst_n => data_reg[63].ACLR
rst_n => step~3.DATAIN
rst_n => first_input[0].ENA
rst_n => data_out_odd[15]~reg0.ENA
rst_n => data_out_odd[14]~reg0.ENA
rst_n => data_out_odd[13]~reg0.ENA
rst_n => data_out_odd[12]~reg0.ENA
rst_n => data_out_odd[11]~reg0.ENA
rst_n => data_out_odd[10]~reg0.ENA
rst_n => data_out_odd[9]~reg0.ENA
rst_n => data_out_odd[8]~reg0.ENA
rst_n => data_out_odd[7]~reg0.ENA
rst_n => data_out_odd[6]~reg0.ENA
rst_n => data_out_odd[5]~reg0.ENA
rst_n => data_out_odd[4]~reg0.ENA
rst_n => data_out_odd[3]~reg0.ENA
rst_n => data_out_odd[2]~reg0.ENA
rst_n => data_out_odd[1]~reg0.ENA
rst_n => data_out_odd[0]~reg0.ENA
rst_n => data_out_even[15]~reg0.ENA
rst_n => data_out_even[14]~reg0.ENA
rst_n => data_out_even[13]~reg0.ENA
rst_n => data_out_even[12]~reg0.ENA
rst_n => data_out_even[11]~reg0.ENA
rst_n => data_out_even[10]~reg0.ENA
rst_n => data_out_even[9]~reg0.ENA
rst_n => data_out_even[8]~reg0.ENA
rst_n => data_out_even[7]~reg0.ENA
rst_n => data_out_even[6]~reg0.ENA
rst_n => data_out_even[5]~reg0.ENA
rst_n => data_out_even[4]~reg0.ENA
rst_n => data_out_even[3]~reg0.ENA
rst_n => data_out_even[2]~reg0.ENA
rst_n => data_out_even[1]~reg0.ENA
rst_n => data_out_even[0]~reg0.ENA
rst_n => first_input[15].ENA
rst_n => first_input[14].ENA
rst_n => first_input[13].ENA
rst_n => first_input[12].ENA
rst_n => first_input[11].ENA
rst_n => first_input[10].ENA
rst_n => first_input[9].ENA
rst_n => first_input[8].ENA
rst_n => first_input[7].ENA
rst_n => first_input[6].ENA
rst_n => first_input[5].ENA
rst_n => first_input[4].ENA
rst_n => first_input[3].ENA
rst_n => first_input[2].ENA
rst_n => first_input[1].ENA
data_valid => step_next.0000000.OUTPUTSELECT
data_valid => step_next.0000001.OUTPUTSELECT
data_valid => step_next.0000010.OUTPUTSELECT
data_valid => step_next.0000011.OUTPUTSELECT
data_valid => step_next.0000100.OUTPUTSELECT
data_valid => step_next.0000101.OUTPUTSELECT
data_in[0] => data_reg[0].DATAIN
data_in[1] => data_reg[1].DATAIN
data_in[2] => data_reg[2].DATAIN
data_in[3] => data_reg[3].DATAIN
data_in[4] => data_reg[4].DATAIN
data_in[5] => data_reg[5].DATAIN
data_in[6] => data_reg[6].DATAIN
data_in[7] => data_reg[7].DATAIN
data_in[8] => data_reg[8].DATAIN
data_in[9] => data_reg[9].DATAIN
data_in[10] => data_reg[10].DATAIN
data_in[11] => data_reg[11].DATAIN
data_in[12] => data_reg[12].DATAIN
data_in[13] => data_reg[13].DATAIN
data_in[14] => data_reg[14].DATAIN
data_in[15] => data_reg[15].DATAIN
line_address[0] => Add6.IN14
line_address[0] => Add7.IN14
line_address[1] => Add6.IN13
line_address[1] => Add7.IN13
line_address[2] => Add6.IN12
line_address[2] => Add7.IN12
line_address[3] => Add6.IN11
line_address[3] => Add7.IN11
line_address[4] => Add6.IN10
line_address[4] => Add7.IN10
line_address[5] => Add6.IN9
line_address[5] => Add7.IN9
line_address[6] => Add6.IN8
line_address[6] => Add7.IN8
line_address[7] => Add6.IN7
line_address[7] => Add7.IN7
odd_address[0] <= odd_offset[0].DB_MAX_OUTPUT_PORT_TYPE
odd_address[1] <= odd_offset[1].DB_MAX_OUTPUT_PORT_TYPE
odd_address[2] <= odd_offset[2].DB_MAX_OUTPUT_PORT_TYPE
odd_address[3] <= odd_offset[3].DB_MAX_OUTPUT_PORT_TYPE
odd_address[4] <= odd_offset[4].DB_MAX_OUTPUT_PORT_TYPE
odd_address[5] <= odd_offset[5].DB_MAX_OUTPUT_PORT_TYPE
odd_address[6] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
odd_address[7] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
odd_address[8] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
odd_address[9] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
odd_address[10] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
odd_address[11] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
odd_address[12] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
odd_address[13] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
odd_address[14] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
odd_address[15] <= <GND>
even_address[0] <= even_offset[0].DB_MAX_OUTPUT_PORT_TYPE
even_address[1] <= even_offset[1].DB_MAX_OUTPUT_PORT_TYPE
even_address[2] <= even_offset[2].DB_MAX_OUTPUT_PORT_TYPE
even_address[3] <= even_offset[3].DB_MAX_OUTPUT_PORT_TYPE
even_address[4] <= even_offset[4].DB_MAX_OUTPUT_PORT_TYPE
even_address[5] <= even_offset[5].DB_MAX_OUTPUT_PORT_TYPE
even_address[6] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
even_address[7] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
even_address[8] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
even_address[9] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
even_address[10] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
even_address[11] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
even_address[12] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
even_address[13] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
even_address[14] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
even_address[15] <= <GND>
data_out_odd[0] <= data_out_odd[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_odd[1] <= data_out_odd[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_odd[2] <= data_out_odd[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_odd[3] <= data_out_odd[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_odd[4] <= data_out_odd[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_odd[5] <= data_out_odd[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_odd[6] <= data_out_odd[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_odd[7] <= data_out_odd[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_odd[8] <= data_out_odd[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_odd[9] <= data_out_odd[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_odd[10] <= data_out_odd[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_odd[11] <= data_out_odd[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_odd[12] <= data_out_odd[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_odd[13] <= data_out_odd[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_odd[14] <= data_out_odd[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_odd[15] <= data_out_odd[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_even[0] <= data_out_even[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_even[1] <= data_out_even[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_even[2] <= data_out_even[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_even[3] <= data_out_even[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_even[4] <= data_out_even[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_even[5] <= data_out_even[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_even[6] <= data_out_even[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_even[7] <= data_out_even[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_even[8] <= data_out_even[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_even[9] <= data_out_even[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_even[10] <= data_out_even[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_even[11] <= data_out_even[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_even[12] <= data_out_even[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_even[13] <= data_out_even[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_even[14] <= data_out_even[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_even[15] <= data_out_even[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_loading <= data_loading.DB_MAX_OUTPUT_PORT_TYPE
output_valid <= output_valid.DB_MAX_OUTPUT_PORT_TYPE
update_flag <= update_flag.DB_MAX_OUTPUT_PORT_TYPE


|img_coding|wavelet_transform_2D:wavelet_transform_2D_inst1|wavelet_transform_1D:wavelet_transform_1D_inst|lifted_wavelet_decomposition:lifted_wavelet_decomposition_inst10
clk => first_input[0].CLK
clk => first_input[1].CLK
clk => first_input[2].CLK
clk => first_input[3].CLK
clk => first_input[4].CLK
clk => first_input[5].CLK
clk => first_input[6].CLK
clk => first_input[7].CLK
clk => first_input[8].CLK
clk => first_input[9].CLK
clk => first_input[10].CLK
clk => first_input[11].CLK
clk => first_input[12].CLK
clk => first_input[13].CLK
clk => first_input[14].CLK
clk => first_input[15].CLK
clk => cal_counter[0].CLK
clk => cal_counter[1].CLK
clk => cal_counter[2].CLK
clk => cal_counter[3].CLK
clk => cal_counter[4].CLK
clk => cal_counter[5].CLK
clk => cal_counter[6].CLK
clk => cal_counter[7].CLK
clk => save_wait_counter[0].CLK
clk => save_wait_counter[1].CLK
clk => save_wait_counter[2].CLK
clk => save_wait_counter[3].CLK
clk => save_wait_counter[4].CLK
clk => save_wait_counter[5].CLK
clk => odd_offset[0].CLK
clk => odd_offset[1].CLK
clk => odd_offset[2].CLK
clk => odd_offset[3].CLK
clk => odd_offset[4].CLK
clk => odd_offset[5].CLK
clk => odd_offset[6].CLK
clk => odd_offset[7].CLK
clk => even_offset[0].CLK
clk => even_offset[1].CLK
clk => even_offset[2].CLK
clk => even_offset[3].CLK
clk => even_offset[4].CLK
clk => even_offset[5].CLK
clk => even_offset[6].CLK
clk => even_offset[7].CLK
clk => wait_counter[0].CLK
clk => wait_counter[1].CLK
clk => data_counter[0].CLK
clk => data_counter[1].CLK
clk => data_counter[2].CLK
clk => data_counter[3].CLK
clk => data_counter[4].CLK
clk => data_counter[5].CLK
clk => data_counter[6].CLK
clk => data_counter[7].CLK
clk => data_counter[8].CLK
clk => data_counter[9].CLK
clk => data_counter[10].CLK
clk => data_out_even[0]~reg0.CLK
clk => data_out_even[1]~reg0.CLK
clk => data_out_even[2]~reg0.CLK
clk => data_out_even[3]~reg0.CLK
clk => data_out_even[4]~reg0.CLK
clk => data_out_even[5]~reg0.CLK
clk => data_out_even[6]~reg0.CLK
clk => data_out_even[7]~reg0.CLK
clk => data_out_even[8]~reg0.CLK
clk => data_out_even[9]~reg0.CLK
clk => data_out_even[10]~reg0.CLK
clk => data_out_even[11]~reg0.CLK
clk => data_out_even[12]~reg0.CLK
clk => data_out_even[13]~reg0.CLK
clk => data_out_even[14]~reg0.CLK
clk => data_out_even[15]~reg0.CLK
clk => data_out_odd[0]~reg0.CLK
clk => data_out_odd[1]~reg0.CLK
clk => data_out_odd[2]~reg0.CLK
clk => data_out_odd[3]~reg0.CLK
clk => data_out_odd[4]~reg0.CLK
clk => data_out_odd[5]~reg0.CLK
clk => data_out_odd[6]~reg0.CLK
clk => data_out_odd[7]~reg0.CLK
clk => data_out_odd[8]~reg0.CLK
clk => data_out_odd[9]~reg0.CLK
clk => data_out_odd[10]~reg0.CLK
clk => data_out_odd[11]~reg0.CLK
clk => data_out_odd[12]~reg0.CLK
clk => data_out_odd[13]~reg0.CLK
clk => data_out_odd[14]~reg0.CLK
clk => data_out_odd[15]~reg0.CLK
clk => data_reg[0].CLK
clk => data_reg[1].CLK
clk => data_reg[2].CLK
clk => data_reg[3].CLK
clk => data_reg[4].CLK
clk => data_reg[5].CLK
clk => data_reg[6].CLK
clk => data_reg[7].CLK
clk => data_reg[8].CLK
clk => data_reg[9].CLK
clk => data_reg[10].CLK
clk => data_reg[11].CLK
clk => data_reg[12].CLK
clk => data_reg[13].CLK
clk => data_reg[14].CLK
clk => data_reg[15].CLK
clk => data_reg[16].CLK
clk => data_reg[17].CLK
clk => data_reg[18].CLK
clk => data_reg[19].CLK
clk => data_reg[20].CLK
clk => data_reg[21].CLK
clk => data_reg[22].CLK
clk => data_reg[23].CLK
clk => data_reg[24].CLK
clk => data_reg[25].CLK
clk => data_reg[26].CLK
clk => data_reg[27].CLK
clk => data_reg[28].CLK
clk => data_reg[29].CLK
clk => data_reg[30].CLK
clk => data_reg[31].CLK
clk => data_reg[32].CLK
clk => data_reg[33].CLK
clk => data_reg[34].CLK
clk => data_reg[35].CLK
clk => data_reg[36].CLK
clk => data_reg[37].CLK
clk => data_reg[38].CLK
clk => data_reg[39].CLK
clk => data_reg[40].CLK
clk => data_reg[41].CLK
clk => data_reg[42].CLK
clk => data_reg[43].CLK
clk => data_reg[44].CLK
clk => data_reg[45].CLK
clk => data_reg[46].CLK
clk => data_reg[47].CLK
clk => data_reg[48].CLK
clk => data_reg[49].CLK
clk => data_reg[50].CLK
clk => data_reg[51].CLK
clk => data_reg[52].CLK
clk => data_reg[53].CLK
clk => data_reg[54].CLK
clk => data_reg[55].CLK
clk => data_reg[56].CLK
clk => data_reg[57].CLK
clk => data_reg[58].CLK
clk => data_reg[59].CLK
clk => data_reg[60].CLK
clk => data_reg[61].CLK
clk => data_reg[62].CLK
clk => data_reg[63].CLK
clk => step~1.DATAIN
rst_n => cal_counter[0].ACLR
rst_n => cal_counter[1].ACLR
rst_n => cal_counter[2].ACLR
rst_n => cal_counter[3].ACLR
rst_n => cal_counter[4].ACLR
rst_n => cal_counter[5].ACLR
rst_n => cal_counter[6].ACLR
rst_n => cal_counter[7].ACLR
rst_n => save_wait_counter[0].ACLR
rst_n => save_wait_counter[1].ACLR
rst_n => save_wait_counter[2].ACLR
rst_n => save_wait_counter[3].ACLR
rst_n => save_wait_counter[4].ACLR
rst_n => save_wait_counter[5].ACLR
rst_n => odd_offset[0].ACLR
rst_n => odd_offset[1].ACLR
rst_n => odd_offset[2].ACLR
rst_n => odd_offset[3].ACLR
rst_n => odd_offset[4].ACLR
rst_n => odd_offset[5].PRESET
rst_n => odd_offset[6].ACLR
rst_n => odd_offset[7].ACLR
rst_n => even_offset[0].ACLR
rst_n => even_offset[1].ACLR
rst_n => even_offset[2].ACLR
rst_n => even_offset[3].ACLR
rst_n => even_offset[4].ACLR
rst_n => even_offset[5].ACLR
rst_n => even_offset[6].ACLR
rst_n => even_offset[7].ACLR
rst_n => wait_counter[0].ACLR
rst_n => wait_counter[1].ACLR
rst_n => data_counter[0].ACLR
rst_n => data_counter[1].ACLR
rst_n => data_counter[2].ACLR
rst_n => data_counter[3].ACLR
rst_n => data_counter[4].ACLR
rst_n => data_counter[5].ACLR
rst_n => data_counter[6].ACLR
rst_n => data_counter[7].ACLR
rst_n => data_counter[8].ACLR
rst_n => data_counter[9].ACLR
rst_n => data_counter[10].ACLR
rst_n => data_reg[0].ACLR
rst_n => data_reg[1].ACLR
rst_n => data_reg[2].ACLR
rst_n => data_reg[3].ACLR
rst_n => data_reg[4].ACLR
rst_n => data_reg[5].ACLR
rst_n => data_reg[6].ACLR
rst_n => data_reg[7].ACLR
rst_n => data_reg[8].ACLR
rst_n => data_reg[9].ACLR
rst_n => data_reg[10].ACLR
rst_n => data_reg[11].ACLR
rst_n => data_reg[12].ACLR
rst_n => data_reg[13].ACLR
rst_n => data_reg[14].ACLR
rst_n => data_reg[15].ACLR
rst_n => data_reg[16].ACLR
rst_n => data_reg[17].ACLR
rst_n => data_reg[18].ACLR
rst_n => data_reg[19].ACLR
rst_n => data_reg[20].ACLR
rst_n => data_reg[21].ACLR
rst_n => data_reg[22].ACLR
rst_n => data_reg[23].ACLR
rst_n => data_reg[24].ACLR
rst_n => data_reg[25].ACLR
rst_n => data_reg[26].ACLR
rst_n => data_reg[27].ACLR
rst_n => data_reg[28].ACLR
rst_n => data_reg[29].ACLR
rst_n => data_reg[30].ACLR
rst_n => data_reg[31].ACLR
rst_n => data_reg[32].ACLR
rst_n => data_reg[33].ACLR
rst_n => data_reg[34].ACLR
rst_n => data_reg[35].ACLR
rst_n => data_reg[36].ACLR
rst_n => data_reg[37].ACLR
rst_n => data_reg[38].ACLR
rst_n => data_reg[39].ACLR
rst_n => data_reg[40].ACLR
rst_n => data_reg[41].ACLR
rst_n => data_reg[42].ACLR
rst_n => data_reg[43].ACLR
rst_n => data_reg[44].ACLR
rst_n => data_reg[45].ACLR
rst_n => data_reg[46].ACLR
rst_n => data_reg[47].ACLR
rst_n => data_reg[48].ACLR
rst_n => data_reg[49].ACLR
rst_n => data_reg[50].ACLR
rst_n => data_reg[51].ACLR
rst_n => data_reg[52].ACLR
rst_n => data_reg[53].ACLR
rst_n => data_reg[54].ACLR
rst_n => data_reg[55].ACLR
rst_n => data_reg[56].ACLR
rst_n => data_reg[57].ACLR
rst_n => data_reg[58].ACLR
rst_n => data_reg[59].ACLR
rst_n => data_reg[60].ACLR
rst_n => data_reg[61].ACLR
rst_n => data_reg[62].ACLR
rst_n => data_reg[63].ACLR
rst_n => step~3.DATAIN
rst_n => first_input[0].ENA
rst_n => data_out_odd[15]~reg0.ENA
rst_n => data_out_odd[14]~reg0.ENA
rst_n => data_out_odd[13]~reg0.ENA
rst_n => data_out_odd[12]~reg0.ENA
rst_n => data_out_odd[11]~reg0.ENA
rst_n => data_out_odd[10]~reg0.ENA
rst_n => data_out_odd[9]~reg0.ENA
rst_n => data_out_odd[8]~reg0.ENA
rst_n => data_out_odd[7]~reg0.ENA
rst_n => data_out_odd[6]~reg0.ENA
rst_n => data_out_odd[5]~reg0.ENA
rst_n => data_out_odd[4]~reg0.ENA
rst_n => data_out_odd[3]~reg0.ENA
rst_n => data_out_odd[2]~reg0.ENA
rst_n => data_out_odd[1]~reg0.ENA
rst_n => data_out_odd[0]~reg0.ENA
rst_n => data_out_even[15]~reg0.ENA
rst_n => data_out_even[14]~reg0.ENA
rst_n => data_out_even[13]~reg0.ENA
rst_n => data_out_even[12]~reg0.ENA
rst_n => data_out_even[11]~reg0.ENA
rst_n => data_out_even[10]~reg0.ENA
rst_n => data_out_even[9]~reg0.ENA
rst_n => data_out_even[8]~reg0.ENA
rst_n => data_out_even[7]~reg0.ENA
rst_n => data_out_even[6]~reg0.ENA
rst_n => data_out_even[5]~reg0.ENA
rst_n => data_out_even[4]~reg0.ENA
rst_n => data_out_even[3]~reg0.ENA
rst_n => data_out_even[2]~reg0.ENA
rst_n => data_out_even[1]~reg0.ENA
rst_n => data_out_even[0]~reg0.ENA
rst_n => first_input[15].ENA
rst_n => first_input[14].ENA
rst_n => first_input[13].ENA
rst_n => first_input[12].ENA
rst_n => first_input[11].ENA
rst_n => first_input[10].ENA
rst_n => first_input[9].ENA
rst_n => first_input[8].ENA
rst_n => first_input[7].ENA
rst_n => first_input[6].ENA
rst_n => first_input[5].ENA
rst_n => first_input[4].ENA
rst_n => first_input[3].ENA
rst_n => first_input[2].ENA
rst_n => first_input[1].ENA
data_valid => step_next.0000000.OUTPUTSELECT
data_valid => step_next.0000001.OUTPUTSELECT
data_valid => step_next.0000010.OUTPUTSELECT
data_valid => step_next.0000011.OUTPUTSELECT
data_valid => step_next.0000100.OUTPUTSELECT
data_valid => step_next.0000101.OUTPUTSELECT
data_in[0] => data_reg[0].DATAIN
data_in[1] => data_reg[1].DATAIN
data_in[2] => data_reg[2].DATAIN
data_in[3] => data_reg[3].DATAIN
data_in[4] => data_reg[4].DATAIN
data_in[5] => data_reg[5].DATAIN
data_in[6] => data_reg[6].DATAIN
data_in[7] => data_reg[7].DATAIN
data_in[8] => data_reg[8].DATAIN
data_in[9] => data_reg[9].DATAIN
data_in[10] => data_reg[10].DATAIN
data_in[11] => data_reg[11].DATAIN
data_in[12] => data_reg[12].DATAIN
data_in[13] => data_reg[13].DATAIN
data_in[14] => data_reg[14].DATAIN
data_in[15] => data_reg[15].DATAIN
line_address[0] => Add6.IN14
line_address[0] => Add7.IN14
line_address[1] => Add6.IN13
line_address[1] => Add7.IN13
line_address[2] => Add6.IN12
line_address[2] => Add7.IN12
line_address[3] => Add6.IN11
line_address[3] => Add7.IN11
line_address[4] => Add6.IN10
line_address[4] => Add7.IN10
line_address[5] => Add6.IN9
line_address[5] => Add7.IN9
line_address[6] => Add6.IN8
line_address[6] => Add7.IN8
line_address[7] => Add6.IN7
line_address[7] => Add7.IN7
odd_address[0] <= odd_offset[0].DB_MAX_OUTPUT_PORT_TYPE
odd_address[1] <= odd_offset[1].DB_MAX_OUTPUT_PORT_TYPE
odd_address[2] <= odd_offset[2].DB_MAX_OUTPUT_PORT_TYPE
odd_address[3] <= odd_offset[3].DB_MAX_OUTPUT_PORT_TYPE
odd_address[4] <= odd_offset[4].DB_MAX_OUTPUT_PORT_TYPE
odd_address[5] <= odd_offset[5].DB_MAX_OUTPUT_PORT_TYPE
odd_address[6] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
odd_address[7] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
odd_address[8] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
odd_address[9] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
odd_address[10] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
odd_address[11] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
odd_address[12] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
odd_address[13] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
odd_address[14] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
odd_address[15] <= <GND>
even_address[0] <= even_offset[0].DB_MAX_OUTPUT_PORT_TYPE
even_address[1] <= even_offset[1].DB_MAX_OUTPUT_PORT_TYPE
even_address[2] <= even_offset[2].DB_MAX_OUTPUT_PORT_TYPE
even_address[3] <= even_offset[3].DB_MAX_OUTPUT_PORT_TYPE
even_address[4] <= even_offset[4].DB_MAX_OUTPUT_PORT_TYPE
even_address[5] <= even_offset[5].DB_MAX_OUTPUT_PORT_TYPE
even_address[6] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
even_address[7] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
even_address[8] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
even_address[9] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
even_address[10] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
even_address[11] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
even_address[12] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
even_address[13] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
even_address[14] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
even_address[15] <= <GND>
data_out_odd[0] <= data_out_odd[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_odd[1] <= data_out_odd[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_odd[2] <= data_out_odd[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_odd[3] <= data_out_odd[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_odd[4] <= data_out_odd[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_odd[5] <= data_out_odd[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_odd[6] <= data_out_odd[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_odd[7] <= data_out_odd[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_odd[8] <= data_out_odd[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_odd[9] <= data_out_odd[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_odd[10] <= data_out_odd[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_odd[11] <= data_out_odd[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_odd[12] <= data_out_odd[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_odd[13] <= data_out_odd[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_odd[14] <= data_out_odd[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_odd[15] <= data_out_odd[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_even[0] <= data_out_even[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_even[1] <= data_out_even[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_even[2] <= data_out_even[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_even[3] <= data_out_even[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_even[4] <= data_out_even[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_even[5] <= data_out_even[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_even[6] <= data_out_even[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_even[7] <= data_out_even[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_even[8] <= data_out_even[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_even[9] <= data_out_even[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_even[10] <= data_out_even[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_even[11] <= data_out_even[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_even[12] <= data_out_even[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_even[13] <= data_out_even[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_even[14] <= data_out_even[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_even[15] <= data_out_even[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_loading <= data_loading.DB_MAX_OUTPUT_PORT_TYPE
output_valid <= output_valid.DB_MAX_OUTPUT_PORT_TYPE
update_flag <= update_flag.DB_MAX_OUTPUT_PORT_TYPE


|img_coding|wavelet_transform_2D:wavelet_transform_2D_inst1|wavelet_transform_1D:wavelet_transform_1D_inst|lifted_wavelet_decomposition:lifted_wavelet_decomposition_inst11
clk => first_input[0].CLK
clk => first_input[1].CLK
clk => first_input[2].CLK
clk => first_input[3].CLK
clk => first_input[4].CLK
clk => first_input[5].CLK
clk => first_input[6].CLK
clk => first_input[7].CLK
clk => first_input[8].CLK
clk => first_input[9].CLK
clk => first_input[10].CLK
clk => first_input[11].CLK
clk => first_input[12].CLK
clk => first_input[13].CLK
clk => first_input[14].CLK
clk => first_input[15].CLK
clk => cal_counter[0].CLK
clk => cal_counter[1].CLK
clk => cal_counter[2].CLK
clk => cal_counter[3].CLK
clk => cal_counter[4].CLK
clk => cal_counter[5].CLK
clk => cal_counter[6].CLK
clk => cal_counter[7].CLK
clk => save_wait_counter[0].CLK
clk => save_wait_counter[1].CLK
clk => save_wait_counter[2].CLK
clk => save_wait_counter[3].CLK
clk => save_wait_counter[4].CLK
clk => save_wait_counter[5].CLK
clk => odd_offset[0].CLK
clk => odd_offset[1].CLK
clk => odd_offset[2].CLK
clk => odd_offset[3].CLK
clk => odd_offset[4].CLK
clk => odd_offset[5].CLK
clk => odd_offset[6].CLK
clk => odd_offset[7].CLK
clk => even_offset[0].CLK
clk => even_offset[1].CLK
clk => even_offset[2].CLK
clk => even_offset[3].CLK
clk => even_offset[4].CLK
clk => even_offset[5].CLK
clk => even_offset[6].CLK
clk => even_offset[7].CLK
clk => wait_counter[0].CLK
clk => wait_counter[1].CLK
clk => data_counter[0].CLK
clk => data_counter[1].CLK
clk => data_counter[2].CLK
clk => data_counter[3].CLK
clk => data_counter[4].CLK
clk => data_counter[5].CLK
clk => data_counter[6].CLK
clk => data_counter[7].CLK
clk => data_counter[8].CLK
clk => data_counter[9].CLK
clk => data_counter[10].CLK
clk => data_out_even[0]~reg0.CLK
clk => data_out_even[1]~reg0.CLK
clk => data_out_even[2]~reg0.CLK
clk => data_out_even[3]~reg0.CLK
clk => data_out_even[4]~reg0.CLK
clk => data_out_even[5]~reg0.CLK
clk => data_out_even[6]~reg0.CLK
clk => data_out_even[7]~reg0.CLK
clk => data_out_even[8]~reg0.CLK
clk => data_out_even[9]~reg0.CLK
clk => data_out_even[10]~reg0.CLK
clk => data_out_even[11]~reg0.CLK
clk => data_out_even[12]~reg0.CLK
clk => data_out_even[13]~reg0.CLK
clk => data_out_even[14]~reg0.CLK
clk => data_out_even[15]~reg0.CLK
clk => data_out_odd[0]~reg0.CLK
clk => data_out_odd[1]~reg0.CLK
clk => data_out_odd[2]~reg0.CLK
clk => data_out_odd[3]~reg0.CLK
clk => data_out_odd[4]~reg0.CLK
clk => data_out_odd[5]~reg0.CLK
clk => data_out_odd[6]~reg0.CLK
clk => data_out_odd[7]~reg0.CLK
clk => data_out_odd[8]~reg0.CLK
clk => data_out_odd[9]~reg0.CLK
clk => data_out_odd[10]~reg0.CLK
clk => data_out_odd[11]~reg0.CLK
clk => data_out_odd[12]~reg0.CLK
clk => data_out_odd[13]~reg0.CLK
clk => data_out_odd[14]~reg0.CLK
clk => data_out_odd[15]~reg0.CLK
clk => data_reg[0].CLK
clk => data_reg[1].CLK
clk => data_reg[2].CLK
clk => data_reg[3].CLK
clk => data_reg[4].CLK
clk => data_reg[5].CLK
clk => data_reg[6].CLK
clk => data_reg[7].CLK
clk => data_reg[8].CLK
clk => data_reg[9].CLK
clk => data_reg[10].CLK
clk => data_reg[11].CLK
clk => data_reg[12].CLK
clk => data_reg[13].CLK
clk => data_reg[14].CLK
clk => data_reg[15].CLK
clk => data_reg[16].CLK
clk => data_reg[17].CLK
clk => data_reg[18].CLK
clk => data_reg[19].CLK
clk => data_reg[20].CLK
clk => data_reg[21].CLK
clk => data_reg[22].CLK
clk => data_reg[23].CLK
clk => data_reg[24].CLK
clk => data_reg[25].CLK
clk => data_reg[26].CLK
clk => data_reg[27].CLK
clk => data_reg[28].CLK
clk => data_reg[29].CLK
clk => data_reg[30].CLK
clk => data_reg[31].CLK
clk => data_reg[32].CLK
clk => data_reg[33].CLK
clk => data_reg[34].CLK
clk => data_reg[35].CLK
clk => data_reg[36].CLK
clk => data_reg[37].CLK
clk => data_reg[38].CLK
clk => data_reg[39].CLK
clk => data_reg[40].CLK
clk => data_reg[41].CLK
clk => data_reg[42].CLK
clk => data_reg[43].CLK
clk => data_reg[44].CLK
clk => data_reg[45].CLK
clk => data_reg[46].CLK
clk => data_reg[47].CLK
clk => data_reg[48].CLK
clk => data_reg[49].CLK
clk => data_reg[50].CLK
clk => data_reg[51].CLK
clk => data_reg[52].CLK
clk => data_reg[53].CLK
clk => data_reg[54].CLK
clk => data_reg[55].CLK
clk => data_reg[56].CLK
clk => data_reg[57].CLK
clk => data_reg[58].CLK
clk => data_reg[59].CLK
clk => data_reg[60].CLK
clk => data_reg[61].CLK
clk => data_reg[62].CLK
clk => data_reg[63].CLK
clk => step~1.DATAIN
rst_n => cal_counter[0].ACLR
rst_n => cal_counter[1].ACLR
rst_n => cal_counter[2].ACLR
rst_n => cal_counter[3].ACLR
rst_n => cal_counter[4].ACLR
rst_n => cal_counter[5].ACLR
rst_n => cal_counter[6].ACLR
rst_n => cal_counter[7].ACLR
rst_n => save_wait_counter[0].ACLR
rst_n => save_wait_counter[1].ACLR
rst_n => save_wait_counter[2].ACLR
rst_n => save_wait_counter[3].ACLR
rst_n => save_wait_counter[4].ACLR
rst_n => save_wait_counter[5].ACLR
rst_n => odd_offset[0].ACLR
rst_n => odd_offset[1].ACLR
rst_n => odd_offset[2].ACLR
rst_n => odd_offset[3].ACLR
rst_n => odd_offset[4].ACLR
rst_n => odd_offset[5].PRESET
rst_n => odd_offset[6].ACLR
rst_n => odd_offset[7].ACLR
rst_n => even_offset[0].ACLR
rst_n => even_offset[1].ACLR
rst_n => even_offset[2].ACLR
rst_n => even_offset[3].ACLR
rst_n => even_offset[4].ACLR
rst_n => even_offset[5].ACLR
rst_n => even_offset[6].ACLR
rst_n => even_offset[7].ACLR
rst_n => wait_counter[0].ACLR
rst_n => wait_counter[1].ACLR
rst_n => data_counter[0].ACLR
rst_n => data_counter[1].ACLR
rst_n => data_counter[2].ACLR
rst_n => data_counter[3].ACLR
rst_n => data_counter[4].ACLR
rst_n => data_counter[5].ACLR
rst_n => data_counter[6].ACLR
rst_n => data_counter[7].ACLR
rst_n => data_counter[8].ACLR
rst_n => data_counter[9].ACLR
rst_n => data_counter[10].ACLR
rst_n => data_reg[0].ACLR
rst_n => data_reg[1].ACLR
rst_n => data_reg[2].ACLR
rst_n => data_reg[3].ACLR
rst_n => data_reg[4].ACLR
rst_n => data_reg[5].ACLR
rst_n => data_reg[6].ACLR
rst_n => data_reg[7].ACLR
rst_n => data_reg[8].ACLR
rst_n => data_reg[9].ACLR
rst_n => data_reg[10].ACLR
rst_n => data_reg[11].ACLR
rst_n => data_reg[12].ACLR
rst_n => data_reg[13].ACLR
rst_n => data_reg[14].ACLR
rst_n => data_reg[15].ACLR
rst_n => data_reg[16].ACLR
rst_n => data_reg[17].ACLR
rst_n => data_reg[18].ACLR
rst_n => data_reg[19].ACLR
rst_n => data_reg[20].ACLR
rst_n => data_reg[21].ACLR
rst_n => data_reg[22].ACLR
rst_n => data_reg[23].ACLR
rst_n => data_reg[24].ACLR
rst_n => data_reg[25].ACLR
rst_n => data_reg[26].ACLR
rst_n => data_reg[27].ACLR
rst_n => data_reg[28].ACLR
rst_n => data_reg[29].ACLR
rst_n => data_reg[30].ACLR
rst_n => data_reg[31].ACLR
rst_n => data_reg[32].ACLR
rst_n => data_reg[33].ACLR
rst_n => data_reg[34].ACLR
rst_n => data_reg[35].ACLR
rst_n => data_reg[36].ACLR
rst_n => data_reg[37].ACLR
rst_n => data_reg[38].ACLR
rst_n => data_reg[39].ACLR
rst_n => data_reg[40].ACLR
rst_n => data_reg[41].ACLR
rst_n => data_reg[42].ACLR
rst_n => data_reg[43].ACLR
rst_n => data_reg[44].ACLR
rst_n => data_reg[45].ACLR
rst_n => data_reg[46].ACLR
rst_n => data_reg[47].ACLR
rst_n => data_reg[48].ACLR
rst_n => data_reg[49].ACLR
rst_n => data_reg[50].ACLR
rst_n => data_reg[51].ACLR
rst_n => data_reg[52].ACLR
rst_n => data_reg[53].ACLR
rst_n => data_reg[54].ACLR
rst_n => data_reg[55].ACLR
rst_n => data_reg[56].ACLR
rst_n => data_reg[57].ACLR
rst_n => data_reg[58].ACLR
rst_n => data_reg[59].ACLR
rst_n => data_reg[60].ACLR
rst_n => data_reg[61].ACLR
rst_n => data_reg[62].ACLR
rst_n => data_reg[63].ACLR
rst_n => step~3.DATAIN
rst_n => first_input[0].ENA
rst_n => data_out_odd[15]~reg0.ENA
rst_n => data_out_odd[14]~reg0.ENA
rst_n => data_out_odd[13]~reg0.ENA
rst_n => data_out_odd[12]~reg0.ENA
rst_n => data_out_odd[11]~reg0.ENA
rst_n => data_out_odd[10]~reg0.ENA
rst_n => data_out_odd[9]~reg0.ENA
rst_n => data_out_odd[8]~reg0.ENA
rst_n => data_out_odd[7]~reg0.ENA
rst_n => data_out_odd[6]~reg0.ENA
rst_n => data_out_odd[5]~reg0.ENA
rst_n => data_out_odd[4]~reg0.ENA
rst_n => data_out_odd[3]~reg0.ENA
rst_n => data_out_odd[2]~reg0.ENA
rst_n => data_out_odd[1]~reg0.ENA
rst_n => data_out_odd[0]~reg0.ENA
rst_n => data_out_even[15]~reg0.ENA
rst_n => data_out_even[14]~reg0.ENA
rst_n => data_out_even[13]~reg0.ENA
rst_n => data_out_even[12]~reg0.ENA
rst_n => data_out_even[11]~reg0.ENA
rst_n => data_out_even[10]~reg0.ENA
rst_n => data_out_even[9]~reg0.ENA
rst_n => data_out_even[8]~reg0.ENA
rst_n => data_out_even[7]~reg0.ENA
rst_n => data_out_even[6]~reg0.ENA
rst_n => data_out_even[5]~reg0.ENA
rst_n => data_out_even[4]~reg0.ENA
rst_n => data_out_even[3]~reg0.ENA
rst_n => data_out_even[2]~reg0.ENA
rst_n => data_out_even[1]~reg0.ENA
rst_n => data_out_even[0]~reg0.ENA
rst_n => first_input[15].ENA
rst_n => first_input[14].ENA
rst_n => first_input[13].ENA
rst_n => first_input[12].ENA
rst_n => first_input[11].ENA
rst_n => first_input[10].ENA
rst_n => first_input[9].ENA
rst_n => first_input[8].ENA
rst_n => first_input[7].ENA
rst_n => first_input[6].ENA
rst_n => first_input[5].ENA
rst_n => first_input[4].ENA
rst_n => first_input[3].ENA
rst_n => first_input[2].ENA
rst_n => first_input[1].ENA
data_valid => step_next.0000000.OUTPUTSELECT
data_valid => step_next.0000001.OUTPUTSELECT
data_valid => step_next.0000010.OUTPUTSELECT
data_valid => step_next.0000011.OUTPUTSELECT
data_valid => step_next.0000100.OUTPUTSELECT
data_valid => step_next.0000101.OUTPUTSELECT
data_in[0] => data_reg[0].DATAIN
data_in[1] => data_reg[1].DATAIN
data_in[2] => data_reg[2].DATAIN
data_in[3] => data_reg[3].DATAIN
data_in[4] => data_reg[4].DATAIN
data_in[5] => data_reg[5].DATAIN
data_in[6] => data_reg[6].DATAIN
data_in[7] => data_reg[7].DATAIN
data_in[8] => data_reg[8].DATAIN
data_in[9] => data_reg[9].DATAIN
data_in[10] => data_reg[10].DATAIN
data_in[11] => data_reg[11].DATAIN
data_in[12] => data_reg[12].DATAIN
data_in[13] => data_reg[13].DATAIN
data_in[14] => data_reg[14].DATAIN
data_in[15] => data_reg[15].DATAIN
line_address[0] => Add6.IN14
line_address[0] => Add7.IN14
line_address[1] => Add6.IN13
line_address[1] => Add7.IN13
line_address[2] => Add6.IN12
line_address[2] => Add7.IN12
line_address[3] => Add6.IN11
line_address[3] => Add7.IN11
line_address[4] => Add6.IN10
line_address[4] => Add7.IN10
line_address[5] => Add6.IN9
line_address[5] => Add7.IN9
line_address[6] => Add6.IN8
line_address[6] => Add7.IN8
line_address[7] => Add6.IN7
line_address[7] => Add7.IN7
odd_address[0] <= odd_offset[0].DB_MAX_OUTPUT_PORT_TYPE
odd_address[1] <= odd_offset[1].DB_MAX_OUTPUT_PORT_TYPE
odd_address[2] <= odd_offset[2].DB_MAX_OUTPUT_PORT_TYPE
odd_address[3] <= odd_offset[3].DB_MAX_OUTPUT_PORT_TYPE
odd_address[4] <= odd_offset[4].DB_MAX_OUTPUT_PORT_TYPE
odd_address[5] <= odd_offset[5].DB_MAX_OUTPUT_PORT_TYPE
odd_address[6] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
odd_address[7] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
odd_address[8] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
odd_address[9] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
odd_address[10] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
odd_address[11] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
odd_address[12] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
odd_address[13] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
odd_address[14] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
odd_address[15] <= <GND>
even_address[0] <= even_offset[0].DB_MAX_OUTPUT_PORT_TYPE
even_address[1] <= even_offset[1].DB_MAX_OUTPUT_PORT_TYPE
even_address[2] <= even_offset[2].DB_MAX_OUTPUT_PORT_TYPE
even_address[3] <= even_offset[3].DB_MAX_OUTPUT_PORT_TYPE
even_address[4] <= even_offset[4].DB_MAX_OUTPUT_PORT_TYPE
even_address[5] <= even_offset[5].DB_MAX_OUTPUT_PORT_TYPE
even_address[6] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
even_address[7] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
even_address[8] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
even_address[9] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
even_address[10] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
even_address[11] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
even_address[12] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
even_address[13] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
even_address[14] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
even_address[15] <= <GND>
data_out_odd[0] <= data_out_odd[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_odd[1] <= data_out_odd[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_odd[2] <= data_out_odd[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_odd[3] <= data_out_odd[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_odd[4] <= data_out_odd[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_odd[5] <= data_out_odd[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_odd[6] <= data_out_odd[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_odd[7] <= data_out_odd[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_odd[8] <= data_out_odd[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_odd[9] <= data_out_odd[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_odd[10] <= data_out_odd[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_odd[11] <= data_out_odd[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_odd[12] <= data_out_odd[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_odd[13] <= data_out_odd[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_odd[14] <= data_out_odd[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_odd[15] <= data_out_odd[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_even[0] <= data_out_even[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_even[1] <= data_out_even[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_even[2] <= data_out_even[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_even[3] <= data_out_even[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_even[4] <= data_out_even[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_even[5] <= data_out_even[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_even[6] <= data_out_even[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_even[7] <= data_out_even[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_even[8] <= data_out_even[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_even[9] <= data_out_even[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_even[10] <= data_out_even[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_even[11] <= data_out_even[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_even[12] <= data_out_even[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_even[13] <= data_out_even[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_even[14] <= data_out_even[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_even[15] <= data_out_even[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_loading <= data_loading.DB_MAX_OUTPUT_PORT_TYPE
output_valid <= output_valid.DB_MAX_OUTPUT_PORT_TYPE
update_flag <= update_flag.DB_MAX_OUTPUT_PORT_TYPE


|img_coding|wavelet_transform_2D:wavelet_transform_2D_inst1|wavelet_transform_1D:wavelet_transform_1D_inst|lifted_wavelet_decomposition:lifted_wavelet_decomposition_inst12
clk => first_input[0].CLK
clk => first_input[1].CLK
clk => first_input[2].CLK
clk => first_input[3].CLK
clk => first_input[4].CLK
clk => first_input[5].CLK
clk => first_input[6].CLK
clk => first_input[7].CLK
clk => first_input[8].CLK
clk => first_input[9].CLK
clk => first_input[10].CLK
clk => first_input[11].CLK
clk => first_input[12].CLK
clk => first_input[13].CLK
clk => first_input[14].CLK
clk => first_input[15].CLK
clk => cal_counter[0].CLK
clk => cal_counter[1].CLK
clk => cal_counter[2].CLK
clk => cal_counter[3].CLK
clk => cal_counter[4].CLK
clk => cal_counter[5].CLK
clk => cal_counter[6].CLK
clk => cal_counter[7].CLK
clk => save_wait_counter[0].CLK
clk => save_wait_counter[1].CLK
clk => save_wait_counter[2].CLK
clk => save_wait_counter[3].CLK
clk => save_wait_counter[4].CLK
clk => save_wait_counter[5].CLK
clk => odd_offset[0].CLK
clk => odd_offset[1].CLK
clk => odd_offset[2].CLK
clk => odd_offset[3].CLK
clk => odd_offset[4].CLK
clk => odd_offset[5].CLK
clk => odd_offset[6].CLK
clk => odd_offset[7].CLK
clk => even_offset[0].CLK
clk => even_offset[1].CLK
clk => even_offset[2].CLK
clk => even_offset[3].CLK
clk => even_offset[4].CLK
clk => even_offset[5].CLK
clk => even_offset[6].CLK
clk => even_offset[7].CLK
clk => wait_counter[0].CLK
clk => wait_counter[1].CLK
clk => data_counter[0].CLK
clk => data_counter[1].CLK
clk => data_counter[2].CLK
clk => data_counter[3].CLK
clk => data_counter[4].CLK
clk => data_counter[5].CLK
clk => data_counter[6].CLK
clk => data_counter[7].CLK
clk => data_counter[8].CLK
clk => data_counter[9].CLK
clk => data_counter[10].CLK
clk => data_out_even[0]~reg0.CLK
clk => data_out_even[1]~reg0.CLK
clk => data_out_even[2]~reg0.CLK
clk => data_out_even[3]~reg0.CLK
clk => data_out_even[4]~reg0.CLK
clk => data_out_even[5]~reg0.CLK
clk => data_out_even[6]~reg0.CLK
clk => data_out_even[7]~reg0.CLK
clk => data_out_even[8]~reg0.CLK
clk => data_out_even[9]~reg0.CLK
clk => data_out_even[10]~reg0.CLK
clk => data_out_even[11]~reg0.CLK
clk => data_out_even[12]~reg0.CLK
clk => data_out_even[13]~reg0.CLK
clk => data_out_even[14]~reg0.CLK
clk => data_out_even[15]~reg0.CLK
clk => data_out_odd[0]~reg0.CLK
clk => data_out_odd[1]~reg0.CLK
clk => data_out_odd[2]~reg0.CLK
clk => data_out_odd[3]~reg0.CLK
clk => data_out_odd[4]~reg0.CLK
clk => data_out_odd[5]~reg0.CLK
clk => data_out_odd[6]~reg0.CLK
clk => data_out_odd[7]~reg0.CLK
clk => data_out_odd[8]~reg0.CLK
clk => data_out_odd[9]~reg0.CLK
clk => data_out_odd[10]~reg0.CLK
clk => data_out_odd[11]~reg0.CLK
clk => data_out_odd[12]~reg0.CLK
clk => data_out_odd[13]~reg0.CLK
clk => data_out_odd[14]~reg0.CLK
clk => data_out_odd[15]~reg0.CLK
clk => data_reg[0].CLK
clk => data_reg[1].CLK
clk => data_reg[2].CLK
clk => data_reg[3].CLK
clk => data_reg[4].CLK
clk => data_reg[5].CLK
clk => data_reg[6].CLK
clk => data_reg[7].CLK
clk => data_reg[8].CLK
clk => data_reg[9].CLK
clk => data_reg[10].CLK
clk => data_reg[11].CLK
clk => data_reg[12].CLK
clk => data_reg[13].CLK
clk => data_reg[14].CLK
clk => data_reg[15].CLK
clk => data_reg[16].CLK
clk => data_reg[17].CLK
clk => data_reg[18].CLK
clk => data_reg[19].CLK
clk => data_reg[20].CLK
clk => data_reg[21].CLK
clk => data_reg[22].CLK
clk => data_reg[23].CLK
clk => data_reg[24].CLK
clk => data_reg[25].CLK
clk => data_reg[26].CLK
clk => data_reg[27].CLK
clk => data_reg[28].CLK
clk => data_reg[29].CLK
clk => data_reg[30].CLK
clk => data_reg[31].CLK
clk => data_reg[32].CLK
clk => data_reg[33].CLK
clk => data_reg[34].CLK
clk => data_reg[35].CLK
clk => data_reg[36].CLK
clk => data_reg[37].CLK
clk => data_reg[38].CLK
clk => data_reg[39].CLK
clk => data_reg[40].CLK
clk => data_reg[41].CLK
clk => data_reg[42].CLK
clk => data_reg[43].CLK
clk => data_reg[44].CLK
clk => data_reg[45].CLK
clk => data_reg[46].CLK
clk => data_reg[47].CLK
clk => data_reg[48].CLK
clk => data_reg[49].CLK
clk => data_reg[50].CLK
clk => data_reg[51].CLK
clk => data_reg[52].CLK
clk => data_reg[53].CLK
clk => data_reg[54].CLK
clk => data_reg[55].CLK
clk => data_reg[56].CLK
clk => data_reg[57].CLK
clk => data_reg[58].CLK
clk => data_reg[59].CLK
clk => data_reg[60].CLK
clk => data_reg[61].CLK
clk => data_reg[62].CLK
clk => data_reg[63].CLK
clk => step~1.DATAIN
rst_n => cal_counter[0].ACLR
rst_n => cal_counter[1].ACLR
rst_n => cal_counter[2].ACLR
rst_n => cal_counter[3].ACLR
rst_n => cal_counter[4].ACLR
rst_n => cal_counter[5].ACLR
rst_n => cal_counter[6].ACLR
rst_n => cal_counter[7].ACLR
rst_n => save_wait_counter[0].ACLR
rst_n => save_wait_counter[1].ACLR
rst_n => save_wait_counter[2].ACLR
rst_n => save_wait_counter[3].ACLR
rst_n => save_wait_counter[4].ACLR
rst_n => save_wait_counter[5].ACLR
rst_n => odd_offset[0].ACLR
rst_n => odd_offset[1].ACLR
rst_n => odd_offset[2].ACLR
rst_n => odd_offset[3].ACLR
rst_n => odd_offset[4].ACLR
rst_n => odd_offset[5].PRESET
rst_n => odd_offset[6].ACLR
rst_n => odd_offset[7].ACLR
rst_n => even_offset[0].ACLR
rst_n => even_offset[1].ACLR
rst_n => even_offset[2].ACLR
rst_n => even_offset[3].ACLR
rst_n => even_offset[4].ACLR
rst_n => even_offset[5].ACLR
rst_n => even_offset[6].ACLR
rst_n => even_offset[7].ACLR
rst_n => wait_counter[0].ACLR
rst_n => wait_counter[1].ACLR
rst_n => data_counter[0].ACLR
rst_n => data_counter[1].ACLR
rst_n => data_counter[2].ACLR
rst_n => data_counter[3].ACLR
rst_n => data_counter[4].ACLR
rst_n => data_counter[5].ACLR
rst_n => data_counter[6].ACLR
rst_n => data_counter[7].ACLR
rst_n => data_counter[8].ACLR
rst_n => data_counter[9].ACLR
rst_n => data_counter[10].ACLR
rst_n => data_reg[0].ACLR
rst_n => data_reg[1].ACLR
rst_n => data_reg[2].ACLR
rst_n => data_reg[3].ACLR
rst_n => data_reg[4].ACLR
rst_n => data_reg[5].ACLR
rst_n => data_reg[6].ACLR
rst_n => data_reg[7].ACLR
rst_n => data_reg[8].ACLR
rst_n => data_reg[9].ACLR
rst_n => data_reg[10].ACLR
rst_n => data_reg[11].ACLR
rst_n => data_reg[12].ACLR
rst_n => data_reg[13].ACLR
rst_n => data_reg[14].ACLR
rst_n => data_reg[15].ACLR
rst_n => data_reg[16].ACLR
rst_n => data_reg[17].ACLR
rst_n => data_reg[18].ACLR
rst_n => data_reg[19].ACLR
rst_n => data_reg[20].ACLR
rst_n => data_reg[21].ACLR
rst_n => data_reg[22].ACLR
rst_n => data_reg[23].ACLR
rst_n => data_reg[24].ACLR
rst_n => data_reg[25].ACLR
rst_n => data_reg[26].ACLR
rst_n => data_reg[27].ACLR
rst_n => data_reg[28].ACLR
rst_n => data_reg[29].ACLR
rst_n => data_reg[30].ACLR
rst_n => data_reg[31].ACLR
rst_n => data_reg[32].ACLR
rst_n => data_reg[33].ACLR
rst_n => data_reg[34].ACLR
rst_n => data_reg[35].ACLR
rst_n => data_reg[36].ACLR
rst_n => data_reg[37].ACLR
rst_n => data_reg[38].ACLR
rst_n => data_reg[39].ACLR
rst_n => data_reg[40].ACLR
rst_n => data_reg[41].ACLR
rst_n => data_reg[42].ACLR
rst_n => data_reg[43].ACLR
rst_n => data_reg[44].ACLR
rst_n => data_reg[45].ACLR
rst_n => data_reg[46].ACLR
rst_n => data_reg[47].ACLR
rst_n => data_reg[48].ACLR
rst_n => data_reg[49].ACLR
rst_n => data_reg[50].ACLR
rst_n => data_reg[51].ACLR
rst_n => data_reg[52].ACLR
rst_n => data_reg[53].ACLR
rst_n => data_reg[54].ACLR
rst_n => data_reg[55].ACLR
rst_n => data_reg[56].ACLR
rst_n => data_reg[57].ACLR
rst_n => data_reg[58].ACLR
rst_n => data_reg[59].ACLR
rst_n => data_reg[60].ACLR
rst_n => data_reg[61].ACLR
rst_n => data_reg[62].ACLR
rst_n => data_reg[63].ACLR
rst_n => step~3.DATAIN
rst_n => first_input[0].ENA
rst_n => data_out_odd[15]~reg0.ENA
rst_n => data_out_odd[14]~reg0.ENA
rst_n => data_out_odd[13]~reg0.ENA
rst_n => data_out_odd[12]~reg0.ENA
rst_n => data_out_odd[11]~reg0.ENA
rst_n => data_out_odd[10]~reg0.ENA
rst_n => data_out_odd[9]~reg0.ENA
rst_n => data_out_odd[8]~reg0.ENA
rst_n => data_out_odd[7]~reg0.ENA
rst_n => data_out_odd[6]~reg0.ENA
rst_n => data_out_odd[5]~reg0.ENA
rst_n => data_out_odd[4]~reg0.ENA
rst_n => data_out_odd[3]~reg0.ENA
rst_n => data_out_odd[2]~reg0.ENA
rst_n => data_out_odd[1]~reg0.ENA
rst_n => data_out_odd[0]~reg0.ENA
rst_n => data_out_even[15]~reg0.ENA
rst_n => data_out_even[14]~reg0.ENA
rst_n => data_out_even[13]~reg0.ENA
rst_n => data_out_even[12]~reg0.ENA
rst_n => data_out_even[11]~reg0.ENA
rst_n => data_out_even[10]~reg0.ENA
rst_n => data_out_even[9]~reg0.ENA
rst_n => data_out_even[8]~reg0.ENA
rst_n => data_out_even[7]~reg0.ENA
rst_n => data_out_even[6]~reg0.ENA
rst_n => data_out_even[5]~reg0.ENA
rst_n => data_out_even[4]~reg0.ENA
rst_n => data_out_even[3]~reg0.ENA
rst_n => data_out_even[2]~reg0.ENA
rst_n => data_out_even[1]~reg0.ENA
rst_n => data_out_even[0]~reg0.ENA
rst_n => first_input[15].ENA
rst_n => first_input[14].ENA
rst_n => first_input[13].ENA
rst_n => first_input[12].ENA
rst_n => first_input[11].ENA
rst_n => first_input[10].ENA
rst_n => first_input[9].ENA
rst_n => first_input[8].ENA
rst_n => first_input[7].ENA
rst_n => first_input[6].ENA
rst_n => first_input[5].ENA
rst_n => first_input[4].ENA
rst_n => first_input[3].ENA
rst_n => first_input[2].ENA
rst_n => first_input[1].ENA
data_valid => step_next.0000000.OUTPUTSELECT
data_valid => step_next.0000001.OUTPUTSELECT
data_valid => step_next.0000010.OUTPUTSELECT
data_valid => step_next.0000011.OUTPUTSELECT
data_valid => step_next.0000100.OUTPUTSELECT
data_valid => step_next.0000101.OUTPUTSELECT
data_in[0] => data_reg[0].DATAIN
data_in[1] => data_reg[1].DATAIN
data_in[2] => data_reg[2].DATAIN
data_in[3] => data_reg[3].DATAIN
data_in[4] => data_reg[4].DATAIN
data_in[5] => data_reg[5].DATAIN
data_in[6] => data_reg[6].DATAIN
data_in[7] => data_reg[7].DATAIN
data_in[8] => data_reg[8].DATAIN
data_in[9] => data_reg[9].DATAIN
data_in[10] => data_reg[10].DATAIN
data_in[11] => data_reg[11].DATAIN
data_in[12] => data_reg[12].DATAIN
data_in[13] => data_reg[13].DATAIN
data_in[14] => data_reg[14].DATAIN
data_in[15] => data_reg[15].DATAIN
line_address[0] => Add6.IN14
line_address[0] => Add7.IN14
line_address[1] => Add6.IN13
line_address[1] => Add7.IN13
line_address[2] => Add6.IN12
line_address[2] => Add7.IN12
line_address[3] => Add6.IN11
line_address[3] => Add7.IN11
line_address[4] => Add6.IN10
line_address[4] => Add7.IN10
line_address[5] => Add6.IN9
line_address[5] => Add7.IN9
line_address[6] => Add6.IN8
line_address[6] => Add7.IN8
line_address[7] => Add6.IN7
line_address[7] => Add7.IN7
odd_address[0] <= odd_offset[0].DB_MAX_OUTPUT_PORT_TYPE
odd_address[1] <= odd_offset[1].DB_MAX_OUTPUT_PORT_TYPE
odd_address[2] <= odd_offset[2].DB_MAX_OUTPUT_PORT_TYPE
odd_address[3] <= odd_offset[3].DB_MAX_OUTPUT_PORT_TYPE
odd_address[4] <= odd_offset[4].DB_MAX_OUTPUT_PORT_TYPE
odd_address[5] <= odd_offset[5].DB_MAX_OUTPUT_PORT_TYPE
odd_address[6] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
odd_address[7] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
odd_address[8] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
odd_address[9] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
odd_address[10] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
odd_address[11] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
odd_address[12] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
odd_address[13] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
odd_address[14] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
odd_address[15] <= <GND>
even_address[0] <= even_offset[0].DB_MAX_OUTPUT_PORT_TYPE
even_address[1] <= even_offset[1].DB_MAX_OUTPUT_PORT_TYPE
even_address[2] <= even_offset[2].DB_MAX_OUTPUT_PORT_TYPE
even_address[3] <= even_offset[3].DB_MAX_OUTPUT_PORT_TYPE
even_address[4] <= even_offset[4].DB_MAX_OUTPUT_PORT_TYPE
even_address[5] <= even_offset[5].DB_MAX_OUTPUT_PORT_TYPE
even_address[6] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
even_address[7] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
even_address[8] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
even_address[9] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
even_address[10] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
even_address[11] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
even_address[12] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
even_address[13] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
even_address[14] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
even_address[15] <= <GND>
data_out_odd[0] <= data_out_odd[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_odd[1] <= data_out_odd[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_odd[2] <= data_out_odd[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_odd[3] <= data_out_odd[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_odd[4] <= data_out_odd[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_odd[5] <= data_out_odd[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_odd[6] <= data_out_odd[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_odd[7] <= data_out_odd[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_odd[8] <= data_out_odd[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_odd[9] <= data_out_odd[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_odd[10] <= data_out_odd[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_odd[11] <= data_out_odd[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_odd[12] <= data_out_odd[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_odd[13] <= data_out_odd[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_odd[14] <= data_out_odd[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_odd[15] <= data_out_odd[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_even[0] <= data_out_even[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_even[1] <= data_out_even[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_even[2] <= data_out_even[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_even[3] <= data_out_even[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_even[4] <= data_out_even[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_even[5] <= data_out_even[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_even[6] <= data_out_even[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_even[7] <= data_out_even[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_even[8] <= data_out_even[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_even[9] <= data_out_even[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_even[10] <= data_out_even[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_even[11] <= data_out_even[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_even[12] <= data_out_even[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_even[13] <= data_out_even[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_even[14] <= data_out_even[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_even[15] <= data_out_even[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_loading <= data_loading.DB_MAX_OUTPUT_PORT_TYPE
output_valid <= output_valid.DB_MAX_OUTPUT_PORT_TYPE
update_flag <= update_flag.DB_MAX_OUTPUT_PORT_TYPE


|img_coding|wavelet_transform_2D:wavelet_transform_2D_inst1|wavelet_transform_1D:wavelet_transform_1D_inst|lifted_wavelet_decomposition:lifted_wavelet_decomposition_inst13
clk => first_input[0].CLK
clk => first_input[1].CLK
clk => first_input[2].CLK
clk => first_input[3].CLK
clk => first_input[4].CLK
clk => first_input[5].CLK
clk => first_input[6].CLK
clk => first_input[7].CLK
clk => first_input[8].CLK
clk => first_input[9].CLK
clk => first_input[10].CLK
clk => first_input[11].CLK
clk => first_input[12].CLK
clk => first_input[13].CLK
clk => first_input[14].CLK
clk => first_input[15].CLK
clk => cal_counter[0].CLK
clk => cal_counter[1].CLK
clk => cal_counter[2].CLK
clk => cal_counter[3].CLK
clk => cal_counter[4].CLK
clk => cal_counter[5].CLK
clk => cal_counter[6].CLK
clk => cal_counter[7].CLK
clk => save_wait_counter[0].CLK
clk => save_wait_counter[1].CLK
clk => save_wait_counter[2].CLK
clk => save_wait_counter[3].CLK
clk => save_wait_counter[4].CLK
clk => save_wait_counter[5].CLK
clk => odd_offset[0].CLK
clk => odd_offset[1].CLK
clk => odd_offset[2].CLK
clk => odd_offset[3].CLK
clk => odd_offset[4].CLK
clk => odd_offset[5].CLK
clk => odd_offset[6].CLK
clk => odd_offset[7].CLK
clk => even_offset[0].CLK
clk => even_offset[1].CLK
clk => even_offset[2].CLK
clk => even_offset[3].CLK
clk => even_offset[4].CLK
clk => even_offset[5].CLK
clk => even_offset[6].CLK
clk => even_offset[7].CLK
clk => wait_counter[0].CLK
clk => wait_counter[1].CLK
clk => data_counter[0].CLK
clk => data_counter[1].CLK
clk => data_counter[2].CLK
clk => data_counter[3].CLK
clk => data_counter[4].CLK
clk => data_counter[5].CLK
clk => data_counter[6].CLK
clk => data_counter[7].CLK
clk => data_counter[8].CLK
clk => data_counter[9].CLK
clk => data_counter[10].CLK
clk => data_out_even[0]~reg0.CLK
clk => data_out_even[1]~reg0.CLK
clk => data_out_even[2]~reg0.CLK
clk => data_out_even[3]~reg0.CLK
clk => data_out_even[4]~reg0.CLK
clk => data_out_even[5]~reg0.CLK
clk => data_out_even[6]~reg0.CLK
clk => data_out_even[7]~reg0.CLK
clk => data_out_even[8]~reg0.CLK
clk => data_out_even[9]~reg0.CLK
clk => data_out_even[10]~reg0.CLK
clk => data_out_even[11]~reg0.CLK
clk => data_out_even[12]~reg0.CLK
clk => data_out_even[13]~reg0.CLK
clk => data_out_even[14]~reg0.CLK
clk => data_out_even[15]~reg0.CLK
clk => data_out_odd[0]~reg0.CLK
clk => data_out_odd[1]~reg0.CLK
clk => data_out_odd[2]~reg0.CLK
clk => data_out_odd[3]~reg0.CLK
clk => data_out_odd[4]~reg0.CLK
clk => data_out_odd[5]~reg0.CLK
clk => data_out_odd[6]~reg0.CLK
clk => data_out_odd[7]~reg0.CLK
clk => data_out_odd[8]~reg0.CLK
clk => data_out_odd[9]~reg0.CLK
clk => data_out_odd[10]~reg0.CLK
clk => data_out_odd[11]~reg0.CLK
clk => data_out_odd[12]~reg0.CLK
clk => data_out_odd[13]~reg0.CLK
clk => data_out_odd[14]~reg0.CLK
clk => data_out_odd[15]~reg0.CLK
clk => data_reg[0].CLK
clk => data_reg[1].CLK
clk => data_reg[2].CLK
clk => data_reg[3].CLK
clk => data_reg[4].CLK
clk => data_reg[5].CLK
clk => data_reg[6].CLK
clk => data_reg[7].CLK
clk => data_reg[8].CLK
clk => data_reg[9].CLK
clk => data_reg[10].CLK
clk => data_reg[11].CLK
clk => data_reg[12].CLK
clk => data_reg[13].CLK
clk => data_reg[14].CLK
clk => data_reg[15].CLK
clk => data_reg[16].CLK
clk => data_reg[17].CLK
clk => data_reg[18].CLK
clk => data_reg[19].CLK
clk => data_reg[20].CLK
clk => data_reg[21].CLK
clk => data_reg[22].CLK
clk => data_reg[23].CLK
clk => data_reg[24].CLK
clk => data_reg[25].CLK
clk => data_reg[26].CLK
clk => data_reg[27].CLK
clk => data_reg[28].CLK
clk => data_reg[29].CLK
clk => data_reg[30].CLK
clk => data_reg[31].CLK
clk => data_reg[32].CLK
clk => data_reg[33].CLK
clk => data_reg[34].CLK
clk => data_reg[35].CLK
clk => data_reg[36].CLK
clk => data_reg[37].CLK
clk => data_reg[38].CLK
clk => data_reg[39].CLK
clk => data_reg[40].CLK
clk => data_reg[41].CLK
clk => data_reg[42].CLK
clk => data_reg[43].CLK
clk => data_reg[44].CLK
clk => data_reg[45].CLK
clk => data_reg[46].CLK
clk => data_reg[47].CLK
clk => data_reg[48].CLK
clk => data_reg[49].CLK
clk => data_reg[50].CLK
clk => data_reg[51].CLK
clk => data_reg[52].CLK
clk => data_reg[53].CLK
clk => data_reg[54].CLK
clk => data_reg[55].CLK
clk => data_reg[56].CLK
clk => data_reg[57].CLK
clk => data_reg[58].CLK
clk => data_reg[59].CLK
clk => data_reg[60].CLK
clk => data_reg[61].CLK
clk => data_reg[62].CLK
clk => data_reg[63].CLK
clk => step~1.DATAIN
rst_n => cal_counter[0].ACLR
rst_n => cal_counter[1].ACLR
rst_n => cal_counter[2].ACLR
rst_n => cal_counter[3].ACLR
rst_n => cal_counter[4].ACLR
rst_n => cal_counter[5].ACLR
rst_n => cal_counter[6].ACLR
rst_n => cal_counter[7].ACLR
rst_n => save_wait_counter[0].ACLR
rst_n => save_wait_counter[1].ACLR
rst_n => save_wait_counter[2].ACLR
rst_n => save_wait_counter[3].ACLR
rst_n => save_wait_counter[4].ACLR
rst_n => save_wait_counter[5].ACLR
rst_n => odd_offset[0].ACLR
rst_n => odd_offset[1].ACLR
rst_n => odd_offset[2].ACLR
rst_n => odd_offset[3].ACLR
rst_n => odd_offset[4].ACLR
rst_n => odd_offset[5].PRESET
rst_n => odd_offset[6].ACLR
rst_n => odd_offset[7].ACLR
rst_n => even_offset[0].ACLR
rst_n => even_offset[1].ACLR
rst_n => even_offset[2].ACLR
rst_n => even_offset[3].ACLR
rst_n => even_offset[4].ACLR
rst_n => even_offset[5].ACLR
rst_n => even_offset[6].ACLR
rst_n => even_offset[7].ACLR
rst_n => wait_counter[0].ACLR
rst_n => wait_counter[1].ACLR
rst_n => data_counter[0].ACLR
rst_n => data_counter[1].ACLR
rst_n => data_counter[2].ACLR
rst_n => data_counter[3].ACLR
rst_n => data_counter[4].ACLR
rst_n => data_counter[5].ACLR
rst_n => data_counter[6].ACLR
rst_n => data_counter[7].ACLR
rst_n => data_counter[8].ACLR
rst_n => data_counter[9].ACLR
rst_n => data_counter[10].ACLR
rst_n => data_reg[0].ACLR
rst_n => data_reg[1].ACLR
rst_n => data_reg[2].ACLR
rst_n => data_reg[3].ACLR
rst_n => data_reg[4].ACLR
rst_n => data_reg[5].ACLR
rst_n => data_reg[6].ACLR
rst_n => data_reg[7].ACLR
rst_n => data_reg[8].ACLR
rst_n => data_reg[9].ACLR
rst_n => data_reg[10].ACLR
rst_n => data_reg[11].ACLR
rst_n => data_reg[12].ACLR
rst_n => data_reg[13].ACLR
rst_n => data_reg[14].ACLR
rst_n => data_reg[15].ACLR
rst_n => data_reg[16].ACLR
rst_n => data_reg[17].ACLR
rst_n => data_reg[18].ACLR
rst_n => data_reg[19].ACLR
rst_n => data_reg[20].ACLR
rst_n => data_reg[21].ACLR
rst_n => data_reg[22].ACLR
rst_n => data_reg[23].ACLR
rst_n => data_reg[24].ACLR
rst_n => data_reg[25].ACLR
rst_n => data_reg[26].ACLR
rst_n => data_reg[27].ACLR
rst_n => data_reg[28].ACLR
rst_n => data_reg[29].ACLR
rst_n => data_reg[30].ACLR
rst_n => data_reg[31].ACLR
rst_n => data_reg[32].ACLR
rst_n => data_reg[33].ACLR
rst_n => data_reg[34].ACLR
rst_n => data_reg[35].ACLR
rst_n => data_reg[36].ACLR
rst_n => data_reg[37].ACLR
rst_n => data_reg[38].ACLR
rst_n => data_reg[39].ACLR
rst_n => data_reg[40].ACLR
rst_n => data_reg[41].ACLR
rst_n => data_reg[42].ACLR
rst_n => data_reg[43].ACLR
rst_n => data_reg[44].ACLR
rst_n => data_reg[45].ACLR
rst_n => data_reg[46].ACLR
rst_n => data_reg[47].ACLR
rst_n => data_reg[48].ACLR
rst_n => data_reg[49].ACLR
rst_n => data_reg[50].ACLR
rst_n => data_reg[51].ACLR
rst_n => data_reg[52].ACLR
rst_n => data_reg[53].ACLR
rst_n => data_reg[54].ACLR
rst_n => data_reg[55].ACLR
rst_n => data_reg[56].ACLR
rst_n => data_reg[57].ACLR
rst_n => data_reg[58].ACLR
rst_n => data_reg[59].ACLR
rst_n => data_reg[60].ACLR
rst_n => data_reg[61].ACLR
rst_n => data_reg[62].ACLR
rst_n => data_reg[63].ACLR
rst_n => step~3.DATAIN
rst_n => first_input[0].ENA
rst_n => data_out_odd[15]~reg0.ENA
rst_n => data_out_odd[14]~reg0.ENA
rst_n => data_out_odd[13]~reg0.ENA
rst_n => data_out_odd[12]~reg0.ENA
rst_n => data_out_odd[11]~reg0.ENA
rst_n => data_out_odd[10]~reg0.ENA
rst_n => data_out_odd[9]~reg0.ENA
rst_n => data_out_odd[8]~reg0.ENA
rst_n => data_out_odd[7]~reg0.ENA
rst_n => data_out_odd[6]~reg0.ENA
rst_n => data_out_odd[5]~reg0.ENA
rst_n => data_out_odd[4]~reg0.ENA
rst_n => data_out_odd[3]~reg0.ENA
rst_n => data_out_odd[2]~reg0.ENA
rst_n => data_out_odd[1]~reg0.ENA
rst_n => data_out_odd[0]~reg0.ENA
rst_n => data_out_even[15]~reg0.ENA
rst_n => data_out_even[14]~reg0.ENA
rst_n => data_out_even[13]~reg0.ENA
rst_n => data_out_even[12]~reg0.ENA
rst_n => data_out_even[11]~reg0.ENA
rst_n => data_out_even[10]~reg0.ENA
rst_n => data_out_even[9]~reg0.ENA
rst_n => data_out_even[8]~reg0.ENA
rst_n => data_out_even[7]~reg0.ENA
rst_n => data_out_even[6]~reg0.ENA
rst_n => data_out_even[5]~reg0.ENA
rst_n => data_out_even[4]~reg0.ENA
rst_n => data_out_even[3]~reg0.ENA
rst_n => data_out_even[2]~reg0.ENA
rst_n => data_out_even[1]~reg0.ENA
rst_n => data_out_even[0]~reg0.ENA
rst_n => first_input[15].ENA
rst_n => first_input[14].ENA
rst_n => first_input[13].ENA
rst_n => first_input[12].ENA
rst_n => first_input[11].ENA
rst_n => first_input[10].ENA
rst_n => first_input[9].ENA
rst_n => first_input[8].ENA
rst_n => first_input[7].ENA
rst_n => first_input[6].ENA
rst_n => first_input[5].ENA
rst_n => first_input[4].ENA
rst_n => first_input[3].ENA
rst_n => first_input[2].ENA
rst_n => first_input[1].ENA
data_valid => step_next.0000000.OUTPUTSELECT
data_valid => step_next.0000001.OUTPUTSELECT
data_valid => step_next.0000010.OUTPUTSELECT
data_valid => step_next.0000011.OUTPUTSELECT
data_valid => step_next.0000100.OUTPUTSELECT
data_valid => step_next.0000101.OUTPUTSELECT
data_in[0] => data_reg[0].DATAIN
data_in[1] => data_reg[1].DATAIN
data_in[2] => data_reg[2].DATAIN
data_in[3] => data_reg[3].DATAIN
data_in[4] => data_reg[4].DATAIN
data_in[5] => data_reg[5].DATAIN
data_in[6] => data_reg[6].DATAIN
data_in[7] => data_reg[7].DATAIN
data_in[8] => data_reg[8].DATAIN
data_in[9] => data_reg[9].DATAIN
data_in[10] => data_reg[10].DATAIN
data_in[11] => data_reg[11].DATAIN
data_in[12] => data_reg[12].DATAIN
data_in[13] => data_reg[13].DATAIN
data_in[14] => data_reg[14].DATAIN
data_in[15] => data_reg[15].DATAIN
line_address[0] => Add6.IN14
line_address[0] => Add7.IN14
line_address[1] => Add6.IN13
line_address[1] => Add7.IN13
line_address[2] => Add6.IN12
line_address[2] => Add7.IN12
line_address[3] => Add6.IN11
line_address[3] => Add7.IN11
line_address[4] => Add6.IN10
line_address[4] => Add7.IN10
line_address[5] => Add6.IN9
line_address[5] => Add7.IN9
line_address[6] => Add6.IN8
line_address[6] => Add7.IN8
line_address[7] => Add6.IN7
line_address[7] => Add7.IN7
odd_address[0] <= odd_offset[0].DB_MAX_OUTPUT_PORT_TYPE
odd_address[1] <= odd_offset[1].DB_MAX_OUTPUT_PORT_TYPE
odd_address[2] <= odd_offset[2].DB_MAX_OUTPUT_PORT_TYPE
odd_address[3] <= odd_offset[3].DB_MAX_OUTPUT_PORT_TYPE
odd_address[4] <= odd_offset[4].DB_MAX_OUTPUT_PORT_TYPE
odd_address[5] <= odd_offset[5].DB_MAX_OUTPUT_PORT_TYPE
odd_address[6] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
odd_address[7] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
odd_address[8] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
odd_address[9] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
odd_address[10] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
odd_address[11] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
odd_address[12] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
odd_address[13] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
odd_address[14] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
odd_address[15] <= <GND>
even_address[0] <= even_offset[0].DB_MAX_OUTPUT_PORT_TYPE
even_address[1] <= even_offset[1].DB_MAX_OUTPUT_PORT_TYPE
even_address[2] <= even_offset[2].DB_MAX_OUTPUT_PORT_TYPE
even_address[3] <= even_offset[3].DB_MAX_OUTPUT_PORT_TYPE
even_address[4] <= even_offset[4].DB_MAX_OUTPUT_PORT_TYPE
even_address[5] <= even_offset[5].DB_MAX_OUTPUT_PORT_TYPE
even_address[6] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
even_address[7] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
even_address[8] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
even_address[9] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
even_address[10] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
even_address[11] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
even_address[12] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
even_address[13] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
even_address[14] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
even_address[15] <= <GND>
data_out_odd[0] <= data_out_odd[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_odd[1] <= data_out_odd[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_odd[2] <= data_out_odd[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_odd[3] <= data_out_odd[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_odd[4] <= data_out_odd[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_odd[5] <= data_out_odd[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_odd[6] <= data_out_odd[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_odd[7] <= data_out_odd[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_odd[8] <= data_out_odd[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_odd[9] <= data_out_odd[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_odd[10] <= data_out_odd[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_odd[11] <= data_out_odd[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_odd[12] <= data_out_odd[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_odd[13] <= data_out_odd[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_odd[14] <= data_out_odd[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_odd[15] <= data_out_odd[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_even[0] <= data_out_even[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_even[1] <= data_out_even[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_even[2] <= data_out_even[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_even[3] <= data_out_even[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_even[4] <= data_out_even[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_even[5] <= data_out_even[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_even[6] <= data_out_even[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_even[7] <= data_out_even[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_even[8] <= data_out_even[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_even[9] <= data_out_even[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_even[10] <= data_out_even[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_even[11] <= data_out_even[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_even[12] <= data_out_even[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_even[13] <= data_out_even[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_even[14] <= data_out_even[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_even[15] <= data_out_even[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_loading <= data_loading.DB_MAX_OUTPUT_PORT_TYPE
output_valid <= output_valid.DB_MAX_OUTPUT_PORT_TYPE
update_flag <= update_flag.DB_MAX_OUTPUT_PORT_TYPE


|img_coding|wavelet_transform_2D:wavelet_transform_2D_inst1|wavelet_transform_1D:wavelet_transform_1D_inst|lifted_wavelet_decomposition:lifted_wavelet_decomposition_inst14
clk => first_input[0].CLK
clk => first_input[1].CLK
clk => first_input[2].CLK
clk => first_input[3].CLK
clk => first_input[4].CLK
clk => first_input[5].CLK
clk => first_input[6].CLK
clk => first_input[7].CLK
clk => first_input[8].CLK
clk => first_input[9].CLK
clk => first_input[10].CLK
clk => first_input[11].CLK
clk => first_input[12].CLK
clk => first_input[13].CLK
clk => first_input[14].CLK
clk => first_input[15].CLK
clk => cal_counter[0].CLK
clk => cal_counter[1].CLK
clk => cal_counter[2].CLK
clk => cal_counter[3].CLK
clk => cal_counter[4].CLK
clk => cal_counter[5].CLK
clk => cal_counter[6].CLK
clk => cal_counter[7].CLK
clk => save_wait_counter[0].CLK
clk => save_wait_counter[1].CLK
clk => save_wait_counter[2].CLK
clk => save_wait_counter[3].CLK
clk => save_wait_counter[4].CLK
clk => save_wait_counter[5].CLK
clk => odd_offset[0].CLK
clk => odd_offset[1].CLK
clk => odd_offset[2].CLK
clk => odd_offset[3].CLK
clk => odd_offset[4].CLK
clk => odd_offset[5].CLK
clk => odd_offset[6].CLK
clk => odd_offset[7].CLK
clk => even_offset[0].CLK
clk => even_offset[1].CLK
clk => even_offset[2].CLK
clk => even_offset[3].CLK
clk => even_offset[4].CLK
clk => even_offset[5].CLK
clk => even_offset[6].CLK
clk => even_offset[7].CLK
clk => wait_counter[0].CLK
clk => wait_counter[1].CLK
clk => data_counter[0].CLK
clk => data_counter[1].CLK
clk => data_counter[2].CLK
clk => data_counter[3].CLK
clk => data_counter[4].CLK
clk => data_counter[5].CLK
clk => data_counter[6].CLK
clk => data_counter[7].CLK
clk => data_counter[8].CLK
clk => data_counter[9].CLK
clk => data_counter[10].CLK
clk => data_out_even[0]~reg0.CLK
clk => data_out_even[1]~reg0.CLK
clk => data_out_even[2]~reg0.CLK
clk => data_out_even[3]~reg0.CLK
clk => data_out_even[4]~reg0.CLK
clk => data_out_even[5]~reg0.CLK
clk => data_out_even[6]~reg0.CLK
clk => data_out_even[7]~reg0.CLK
clk => data_out_even[8]~reg0.CLK
clk => data_out_even[9]~reg0.CLK
clk => data_out_even[10]~reg0.CLK
clk => data_out_even[11]~reg0.CLK
clk => data_out_even[12]~reg0.CLK
clk => data_out_even[13]~reg0.CLK
clk => data_out_even[14]~reg0.CLK
clk => data_out_even[15]~reg0.CLK
clk => data_out_odd[0]~reg0.CLK
clk => data_out_odd[1]~reg0.CLK
clk => data_out_odd[2]~reg0.CLK
clk => data_out_odd[3]~reg0.CLK
clk => data_out_odd[4]~reg0.CLK
clk => data_out_odd[5]~reg0.CLK
clk => data_out_odd[6]~reg0.CLK
clk => data_out_odd[7]~reg0.CLK
clk => data_out_odd[8]~reg0.CLK
clk => data_out_odd[9]~reg0.CLK
clk => data_out_odd[10]~reg0.CLK
clk => data_out_odd[11]~reg0.CLK
clk => data_out_odd[12]~reg0.CLK
clk => data_out_odd[13]~reg0.CLK
clk => data_out_odd[14]~reg0.CLK
clk => data_out_odd[15]~reg0.CLK
clk => data_reg[0].CLK
clk => data_reg[1].CLK
clk => data_reg[2].CLK
clk => data_reg[3].CLK
clk => data_reg[4].CLK
clk => data_reg[5].CLK
clk => data_reg[6].CLK
clk => data_reg[7].CLK
clk => data_reg[8].CLK
clk => data_reg[9].CLK
clk => data_reg[10].CLK
clk => data_reg[11].CLK
clk => data_reg[12].CLK
clk => data_reg[13].CLK
clk => data_reg[14].CLK
clk => data_reg[15].CLK
clk => data_reg[16].CLK
clk => data_reg[17].CLK
clk => data_reg[18].CLK
clk => data_reg[19].CLK
clk => data_reg[20].CLK
clk => data_reg[21].CLK
clk => data_reg[22].CLK
clk => data_reg[23].CLK
clk => data_reg[24].CLK
clk => data_reg[25].CLK
clk => data_reg[26].CLK
clk => data_reg[27].CLK
clk => data_reg[28].CLK
clk => data_reg[29].CLK
clk => data_reg[30].CLK
clk => data_reg[31].CLK
clk => data_reg[32].CLK
clk => data_reg[33].CLK
clk => data_reg[34].CLK
clk => data_reg[35].CLK
clk => data_reg[36].CLK
clk => data_reg[37].CLK
clk => data_reg[38].CLK
clk => data_reg[39].CLK
clk => data_reg[40].CLK
clk => data_reg[41].CLK
clk => data_reg[42].CLK
clk => data_reg[43].CLK
clk => data_reg[44].CLK
clk => data_reg[45].CLK
clk => data_reg[46].CLK
clk => data_reg[47].CLK
clk => data_reg[48].CLK
clk => data_reg[49].CLK
clk => data_reg[50].CLK
clk => data_reg[51].CLK
clk => data_reg[52].CLK
clk => data_reg[53].CLK
clk => data_reg[54].CLK
clk => data_reg[55].CLK
clk => data_reg[56].CLK
clk => data_reg[57].CLK
clk => data_reg[58].CLK
clk => data_reg[59].CLK
clk => data_reg[60].CLK
clk => data_reg[61].CLK
clk => data_reg[62].CLK
clk => data_reg[63].CLK
clk => step~1.DATAIN
rst_n => cal_counter[0].ACLR
rst_n => cal_counter[1].ACLR
rst_n => cal_counter[2].ACLR
rst_n => cal_counter[3].ACLR
rst_n => cal_counter[4].ACLR
rst_n => cal_counter[5].ACLR
rst_n => cal_counter[6].ACLR
rst_n => cal_counter[7].ACLR
rst_n => save_wait_counter[0].ACLR
rst_n => save_wait_counter[1].ACLR
rst_n => save_wait_counter[2].ACLR
rst_n => save_wait_counter[3].ACLR
rst_n => save_wait_counter[4].ACLR
rst_n => save_wait_counter[5].ACLR
rst_n => odd_offset[0].ACLR
rst_n => odd_offset[1].ACLR
rst_n => odd_offset[2].ACLR
rst_n => odd_offset[3].ACLR
rst_n => odd_offset[4].ACLR
rst_n => odd_offset[5].PRESET
rst_n => odd_offset[6].ACLR
rst_n => odd_offset[7].ACLR
rst_n => even_offset[0].ACLR
rst_n => even_offset[1].ACLR
rst_n => even_offset[2].ACLR
rst_n => even_offset[3].ACLR
rst_n => even_offset[4].ACLR
rst_n => even_offset[5].ACLR
rst_n => even_offset[6].ACLR
rst_n => even_offset[7].ACLR
rst_n => wait_counter[0].ACLR
rst_n => wait_counter[1].ACLR
rst_n => data_counter[0].ACLR
rst_n => data_counter[1].ACLR
rst_n => data_counter[2].ACLR
rst_n => data_counter[3].ACLR
rst_n => data_counter[4].ACLR
rst_n => data_counter[5].ACLR
rst_n => data_counter[6].ACLR
rst_n => data_counter[7].ACLR
rst_n => data_counter[8].ACLR
rst_n => data_counter[9].ACLR
rst_n => data_counter[10].ACLR
rst_n => data_reg[0].ACLR
rst_n => data_reg[1].ACLR
rst_n => data_reg[2].ACLR
rst_n => data_reg[3].ACLR
rst_n => data_reg[4].ACLR
rst_n => data_reg[5].ACLR
rst_n => data_reg[6].ACLR
rst_n => data_reg[7].ACLR
rst_n => data_reg[8].ACLR
rst_n => data_reg[9].ACLR
rst_n => data_reg[10].ACLR
rst_n => data_reg[11].ACLR
rst_n => data_reg[12].ACLR
rst_n => data_reg[13].ACLR
rst_n => data_reg[14].ACLR
rst_n => data_reg[15].ACLR
rst_n => data_reg[16].ACLR
rst_n => data_reg[17].ACLR
rst_n => data_reg[18].ACLR
rst_n => data_reg[19].ACLR
rst_n => data_reg[20].ACLR
rst_n => data_reg[21].ACLR
rst_n => data_reg[22].ACLR
rst_n => data_reg[23].ACLR
rst_n => data_reg[24].ACLR
rst_n => data_reg[25].ACLR
rst_n => data_reg[26].ACLR
rst_n => data_reg[27].ACLR
rst_n => data_reg[28].ACLR
rst_n => data_reg[29].ACLR
rst_n => data_reg[30].ACLR
rst_n => data_reg[31].ACLR
rst_n => data_reg[32].ACLR
rst_n => data_reg[33].ACLR
rst_n => data_reg[34].ACLR
rst_n => data_reg[35].ACLR
rst_n => data_reg[36].ACLR
rst_n => data_reg[37].ACLR
rst_n => data_reg[38].ACLR
rst_n => data_reg[39].ACLR
rst_n => data_reg[40].ACLR
rst_n => data_reg[41].ACLR
rst_n => data_reg[42].ACLR
rst_n => data_reg[43].ACLR
rst_n => data_reg[44].ACLR
rst_n => data_reg[45].ACLR
rst_n => data_reg[46].ACLR
rst_n => data_reg[47].ACLR
rst_n => data_reg[48].ACLR
rst_n => data_reg[49].ACLR
rst_n => data_reg[50].ACLR
rst_n => data_reg[51].ACLR
rst_n => data_reg[52].ACLR
rst_n => data_reg[53].ACLR
rst_n => data_reg[54].ACLR
rst_n => data_reg[55].ACLR
rst_n => data_reg[56].ACLR
rst_n => data_reg[57].ACLR
rst_n => data_reg[58].ACLR
rst_n => data_reg[59].ACLR
rst_n => data_reg[60].ACLR
rst_n => data_reg[61].ACLR
rst_n => data_reg[62].ACLR
rst_n => data_reg[63].ACLR
rst_n => step~3.DATAIN
rst_n => first_input[0].ENA
rst_n => data_out_odd[15]~reg0.ENA
rst_n => data_out_odd[14]~reg0.ENA
rst_n => data_out_odd[13]~reg0.ENA
rst_n => data_out_odd[12]~reg0.ENA
rst_n => data_out_odd[11]~reg0.ENA
rst_n => data_out_odd[10]~reg0.ENA
rst_n => data_out_odd[9]~reg0.ENA
rst_n => data_out_odd[8]~reg0.ENA
rst_n => data_out_odd[7]~reg0.ENA
rst_n => data_out_odd[6]~reg0.ENA
rst_n => data_out_odd[5]~reg0.ENA
rst_n => data_out_odd[4]~reg0.ENA
rst_n => data_out_odd[3]~reg0.ENA
rst_n => data_out_odd[2]~reg0.ENA
rst_n => data_out_odd[1]~reg0.ENA
rst_n => data_out_odd[0]~reg0.ENA
rst_n => data_out_even[15]~reg0.ENA
rst_n => data_out_even[14]~reg0.ENA
rst_n => data_out_even[13]~reg0.ENA
rst_n => data_out_even[12]~reg0.ENA
rst_n => data_out_even[11]~reg0.ENA
rst_n => data_out_even[10]~reg0.ENA
rst_n => data_out_even[9]~reg0.ENA
rst_n => data_out_even[8]~reg0.ENA
rst_n => data_out_even[7]~reg0.ENA
rst_n => data_out_even[6]~reg0.ENA
rst_n => data_out_even[5]~reg0.ENA
rst_n => data_out_even[4]~reg0.ENA
rst_n => data_out_even[3]~reg0.ENA
rst_n => data_out_even[2]~reg0.ENA
rst_n => data_out_even[1]~reg0.ENA
rst_n => data_out_even[0]~reg0.ENA
rst_n => first_input[15].ENA
rst_n => first_input[14].ENA
rst_n => first_input[13].ENA
rst_n => first_input[12].ENA
rst_n => first_input[11].ENA
rst_n => first_input[10].ENA
rst_n => first_input[9].ENA
rst_n => first_input[8].ENA
rst_n => first_input[7].ENA
rst_n => first_input[6].ENA
rst_n => first_input[5].ENA
rst_n => first_input[4].ENA
rst_n => first_input[3].ENA
rst_n => first_input[2].ENA
rst_n => first_input[1].ENA
data_valid => step_next.0000000.OUTPUTSELECT
data_valid => step_next.0000001.OUTPUTSELECT
data_valid => step_next.0000010.OUTPUTSELECT
data_valid => step_next.0000011.OUTPUTSELECT
data_valid => step_next.0000100.OUTPUTSELECT
data_valid => step_next.0000101.OUTPUTSELECT
data_in[0] => data_reg[0].DATAIN
data_in[1] => data_reg[1].DATAIN
data_in[2] => data_reg[2].DATAIN
data_in[3] => data_reg[3].DATAIN
data_in[4] => data_reg[4].DATAIN
data_in[5] => data_reg[5].DATAIN
data_in[6] => data_reg[6].DATAIN
data_in[7] => data_reg[7].DATAIN
data_in[8] => data_reg[8].DATAIN
data_in[9] => data_reg[9].DATAIN
data_in[10] => data_reg[10].DATAIN
data_in[11] => data_reg[11].DATAIN
data_in[12] => data_reg[12].DATAIN
data_in[13] => data_reg[13].DATAIN
data_in[14] => data_reg[14].DATAIN
data_in[15] => data_reg[15].DATAIN
line_address[0] => Add6.IN14
line_address[0] => Add7.IN14
line_address[1] => Add6.IN13
line_address[1] => Add7.IN13
line_address[2] => Add6.IN12
line_address[2] => Add7.IN12
line_address[3] => Add6.IN11
line_address[3] => Add7.IN11
line_address[4] => Add6.IN10
line_address[4] => Add7.IN10
line_address[5] => Add6.IN9
line_address[5] => Add7.IN9
line_address[6] => Add6.IN8
line_address[6] => Add7.IN8
line_address[7] => Add6.IN7
line_address[7] => Add7.IN7
odd_address[0] <= odd_offset[0].DB_MAX_OUTPUT_PORT_TYPE
odd_address[1] <= odd_offset[1].DB_MAX_OUTPUT_PORT_TYPE
odd_address[2] <= odd_offset[2].DB_MAX_OUTPUT_PORT_TYPE
odd_address[3] <= odd_offset[3].DB_MAX_OUTPUT_PORT_TYPE
odd_address[4] <= odd_offset[4].DB_MAX_OUTPUT_PORT_TYPE
odd_address[5] <= odd_offset[5].DB_MAX_OUTPUT_PORT_TYPE
odd_address[6] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
odd_address[7] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
odd_address[8] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
odd_address[9] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
odd_address[10] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
odd_address[11] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
odd_address[12] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
odd_address[13] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
odd_address[14] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
odd_address[15] <= <GND>
even_address[0] <= even_offset[0].DB_MAX_OUTPUT_PORT_TYPE
even_address[1] <= even_offset[1].DB_MAX_OUTPUT_PORT_TYPE
even_address[2] <= even_offset[2].DB_MAX_OUTPUT_PORT_TYPE
even_address[3] <= even_offset[3].DB_MAX_OUTPUT_PORT_TYPE
even_address[4] <= even_offset[4].DB_MAX_OUTPUT_PORT_TYPE
even_address[5] <= even_offset[5].DB_MAX_OUTPUT_PORT_TYPE
even_address[6] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
even_address[7] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
even_address[8] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
even_address[9] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
even_address[10] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
even_address[11] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
even_address[12] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
even_address[13] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
even_address[14] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
even_address[15] <= <GND>
data_out_odd[0] <= data_out_odd[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_odd[1] <= data_out_odd[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_odd[2] <= data_out_odd[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_odd[3] <= data_out_odd[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_odd[4] <= data_out_odd[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_odd[5] <= data_out_odd[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_odd[6] <= data_out_odd[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_odd[7] <= data_out_odd[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_odd[8] <= data_out_odd[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_odd[9] <= data_out_odd[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_odd[10] <= data_out_odd[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_odd[11] <= data_out_odd[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_odd[12] <= data_out_odd[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_odd[13] <= data_out_odd[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_odd[14] <= data_out_odd[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_odd[15] <= data_out_odd[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_even[0] <= data_out_even[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_even[1] <= data_out_even[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_even[2] <= data_out_even[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_even[3] <= data_out_even[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_even[4] <= data_out_even[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_even[5] <= data_out_even[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_even[6] <= data_out_even[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_even[7] <= data_out_even[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_even[8] <= data_out_even[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_even[9] <= data_out_even[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_even[10] <= data_out_even[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_even[11] <= data_out_even[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_even[12] <= data_out_even[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_even[13] <= data_out_even[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_even[14] <= data_out_even[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_even[15] <= data_out_even[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_loading <= data_loading.DB_MAX_OUTPUT_PORT_TYPE
output_valid <= output_valid.DB_MAX_OUTPUT_PORT_TYPE
update_flag <= update_flag.DB_MAX_OUTPUT_PORT_TYPE


|img_coding|wavelet_transform_2D:wavelet_transform_2D_inst1|wavelet_transform_1D:wavelet_transform_1D_inst|lifted_wavelet_decomposition:lifted_wavelet_decomposition_inst15
clk => first_input[0].CLK
clk => first_input[1].CLK
clk => first_input[2].CLK
clk => first_input[3].CLK
clk => first_input[4].CLK
clk => first_input[5].CLK
clk => first_input[6].CLK
clk => first_input[7].CLK
clk => first_input[8].CLK
clk => first_input[9].CLK
clk => first_input[10].CLK
clk => first_input[11].CLK
clk => first_input[12].CLK
clk => first_input[13].CLK
clk => first_input[14].CLK
clk => first_input[15].CLK
clk => cal_counter[0].CLK
clk => cal_counter[1].CLK
clk => cal_counter[2].CLK
clk => cal_counter[3].CLK
clk => cal_counter[4].CLK
clk => cal_counter[5].CLK
clk => cal_counter[6].CLK
clk => cal_counter[7].CLK
clk => save_wait_counter[0].CLK
clk => save_wait_counter[1].CLK
clk => save_wait_counter[2].CLK
clk => save_wait_counter[3].CLK
clk => save_wait_counter[4].CLK
clk => save_wait_counter[5].CLK
clk => odd_offset[0].CLK
clk => odd_offset[1].CLK
clk => odd_offset[2].CLK
clk => odd_offset[3].CLK
clk => odd_offset[4].CLK
clk => odd_offset[5].CLK
clk => odd_offset[6].CLK
clk => odd_offset[7].CLK
clk => even_offset[0].CLK
clk => even_offset[1].CLK
clk => even_offset[2].CLK
clk => even_offset[3].CLK
clk => even_offset[4].CLK
clk => even_offset[5].CLK
clk => even_offset[6].CLK
clk => even_offset[7].CLK
clk => wait_counter[0].CLK
clk => wait_counter[1].CLK
clk => data_counter[0].CLK
clk => data_counter[1].CLK
clk => data_counter[2].CLK
clk => data_counter[3].CLK
clk => data_counter[4].CLK
clk => data_counter[5].CLK
clk => data_counter[6].CLK
clk => data_counter[7].CLK
clk => data_counter[8].CLK
clk => data_counter[9].CLK
clk => data_counter[10].CLK
clk => data_out_even[0]~reg0.CLK
clk => data_out_even[1]~reg0.CLK
clk => data_out_even[2]~reg0.CLK
clk => data_out_even[3]~reg0.CLK
clk => data_out_even[4]~reg0.CLK
clk => data_out_even[5]~reg0.CLK
clk => data_out_even[6]~reg0.CLK
clk => data_out_even[7]~reg0.CLK
clk => data_out_even[8]~reg0.CLK
clk => data_out_even[9]~reg0.CLK
clk => data_out_even[10]~reg0.CLK
clk => data_out_even[11]~reg0.CLK
clk => data_out_even[12]~reg0.CLK
clk => data_out_even[13]~reg0.CLK
clk => data_out_even[14]~reg0.CLK
clk => data_out_even[15]~reg0.CLK
clk => data_out_odd[0]~reg0.CLK
clk => data_out_odd[1]~reg0.CLK
clk => data_out_odd[2]~reg0.CLK
clk => data_out_odd[3]~reg0.CLK
clk => data_out_odd[4]~reg0.CLK
clk => data_out_odd[5]~reg0.CLK
clk => data_out_odd[6]~reg0.CLK
clk => data_out_odd[7]~reg0.CLK
clk => data_out_odd[8]~reg0.CLK
clk => data_out_odd[9]~reg0.CLK
clk => data_out_odd[10]~reg0.CLK
clk => data_out_odd[11]~reg0.CLK
clk => data_out_odd[12]~reg0.CLK
clk => data_out_odd[13]~reg0.CLK
clk => data_out_odd[14]~reg0.CLK
clk => data_out_odd[15]~reg0.CLK
clk => data_reg[0].CLK
clk => data_reg[1].CLK
clk => data_reg[2].CLK
clk => data_reg[3].CLK
clk => data_reg[4].CLK
clk => data_reg[5].CLK
clk => data_reg[6].CLK
clk => data_reg[7].CLK
clk => data_reg[8].CLK
clk => data_reg[9].CLK
clk => data_reg[10].CLK
clk => data_reg[11].CLK
clk => data_reg[12].CLK
clk => data_reg[13].CLK
clk => data_reg[14].CLK
clk => data_reg[15].CLK
clk => data_reg[16].CLK
clk => data_reg[17].CLK
clk => data_reg[18].CLK
clk => data_reg[19].CLK
clk => data_reg[20].CLK
clk => data_reg[21].CLK
clk => data_reg[22].CLK
clk => data_reg[23].CLK
clk => data_reg[24].CLK
clk => data_reg[25].CLK
clk => data_reg[26].CLK
clk => data_reg[27].CLK
clk => data_reg[28].CLK
clk => data_reg[29].CLK
clk => data_reg[30].CLK
clk => data_reg[31].CLK
clk => data_reg[32].CLK
clk => data_reg[33].CLK
clk => data_reg[34].CLK
clk => data_reg[35].CLK
clk => data_reg[36].CLK
clk => data_reg[37].CLK
clk => data_reg[38].CLK
clk => data_reg[39].CLK
clk => data_reg[40].CLK
clk => data_reg[41].CLK
clk => data_reg[42].CLK
clk => data_reg[43].CLK
clk => data_reg[44].CLK
clk => data_reg[45].CLK
clk => data_reg[46].CLK
clk => data_reg[47].CLK
clk => data_reg[48].CLK
clk => data_reg[49].CLK
clk => data_reg[50].CLK
clk => data_reg[51].CLK
clk => data_reg[52].CLK
clk => data_reg[53].CLK
clk => data_reg[54].CLK
clk => data_reg[55].CLK
clk => data_reg[56].CLK
clk => data_reg[57].CLK
clk => data_reg[58].CLK
clk => data_reg[59].CLK
clk => data_reg[60].CLK
clk => data_reg[61].CLK
clk => data_reg[62].CLK
clk => data_reg[63].CLK
clk => step~1.DATAIN
rst_n => cal_counter[0].ACLR
rst_n => cal_counter[1].ACLR
rst_n => cal_counter[2].ACLR
rst_n => cal_counter[3].ACLR
rst_n => cal_counter[4].ACLR
rst_n => cal_counter[5].ACLR
rst_n => cal_counter[6].ACLR
rst_n => cal_counter[7].ACLR
rst_n => save_wait_counter[0].ACLR
rst_n => save_wait_counter[1].ACLR
rst_n => save_wait_counter[2].ACLR
rst_n => save_wait_counter[3].ACLR
rst_n => save_wait_counter[4].ACLR
rst_n => save_wait_counter[5].ACLR
rst_n => odd_offset[0].ACLR
rst_n => odd_offset[1].ACLR
rst_n => odd_offset[2].ACLR
rst_n => odd_offset[3].ACLR
rst_n => odd_offset[4].ACLR
rst_n => odd_offset[5].PRESET
rst_n => odd_offset[6].ACLR
rst_n => odd_offset[7].ACLR
rst_n => even_offset[0].ACLR
rst_n => even_offset[1].ACLR
rst_n => even_offset[2].ACLR
rst_n => even_offset[3].ACLR
rst_n => even_offset[4].ACLR
rst_n => even_offset[5].ACLR
rst_n => even_offset[6].ACLR
rst_n => even_offset[7].ACLR
rst_n => wait_counter[0].ACLR
rst_n => wait_counter[1].ACLR
rst_n => data_counter[0].ACLR
rst_n => data_counter[1].ACLR
rst_n => data_counter[2].ACLR
rst_n => data_counter[3].ACLR
rst_n => data_counter[4].ACLR
rst_n => data_counter[5].ACLR
rst_n => data_counter[6].ACLR
rst_n => data_counter[7].ACLR
rst_n => data_counter[8].ACLR
rst_n => data_counter[9].ACLR
rst_n => data_counter[10].ACLR
rst_n => data_reg[0].ACLR
rst_n => data_reg[1].ACLR
rst_n => data_reg[2].ACLR
rst_n => data_reg[3].ACLR
rst_n => data_reg[4].ACLR
rst_n => data_reg[5].ACLR
rst_n => data_reg[6].ACLR
rst_n => data_reg[7].ACLR
rst_n => data_reg[8].ACLR
rst_n => data_reg[9].ACLR
rst_n => data_reg[10].ACLR
rst_n => data_reg[11].ACLR
rst_n => data_reg[12].ACLR
rst_n => data_reg[13].ACLR
rst_n => data_reg[14].ACLR
rst_n => data_reg[15].ACLR
rst_n => data_reg[16].ACLR
rst_n => data_reg[17].ACLR
rst_n => data_reg[18].ACLR
rst_n => data_reg[19].ACLR
rst_n => data_reg[20].ACLR
rst_n => data_reg[21].ACLR
rst_n => data_reg[22].ACLR
rst_n => data_reg[23].ACLR
rst_n => data_reg[24].ACLR
rst_n => data_reg[25].ACLR
rst_n => data_reg[26].ACLR
rst_n => data_reg[27].ACLR
rst_n => data_reg[28].ACLR
rst_n => data_reg[29].ACLR
rst_n => data_reg[30].ACLR
rst_n => data_reg[31].ACLR
rst_n => data_reg[32].ACLR
rst_n => data_reg[33].ACLR
rst_n => data_reg[34].ACLR
rst_n => data_reg[35].ACLR
rst_n => data_reg[36].ACLR
rst_n => data_reg[37].ACLR
rst_n => data_reg[38].ACLR
rst_n => data_reg[39].ACLR
rst_n => data_reg[40].ACLR
rst_n => data_reg[41].ACLR
rst_n => data_reg[42].ACLR
rst_n => data_reg[43].ACLR
rst_n => data_reg[44].ACLR
rst_n => data_reg[45].ACLR
rst_n => data_reg[46].ACLR
rst_n => data_reg[47].ACLR
rst_n => data_reg[48].ACLR
rst_n => data_reg[49].ACLR
rst_n => data_reg[50].ACLR
rst_n => data_reg[51].ACLR
rst_n => data_reg[52].ACLR
rst_n => data_reg[53].ACLR
rst_n => data_reg[54].ACLR
rst_n => data_reg[55].ACLR
rst_n => data_reg[56].ACLR
rst_n => data_reg[57].ACLR
rst_n => data_reg[58].ACLR
rst_n => data_reg[59].ACLR
rst_n => data_reg[60].ACLR
rst_n => data_reg[61].ACLR
rst_n => data_reg[62].ACLR
rst_n => data_reg[63].ACLR
rst_n => step~3.DATAIN
rst_n => first_input[0].ENA
rst_n => data_out_odd[15]~reg0.ENA
rst_n => data_out_odd[14]~reg0.ENA
rst_n => data_out_odd[13]~reg0.ENA
rst_n => data_out_odd[12]~reg0.ENA
rst_n => data_out_odd[11]~reg0.ENA
rst_n => data_out_odd[10]~reg0.ENA
rst_n => data_out_odd[9]~reg0.ENA
rst_n => data_out_odd[8]~reg0.ENA
rst_n => data_out_odd[7]~reg0.ENA
rst_n => data_out_odd[6]~reg0.ENA
rst_n => data_out_odd[5]~reg0.ENA
rst_n => data_out_odd[4]~reg0.ENA
rst_n => data_out_odd[3]~reg0.ENA
rst_n => data_out_odd[2]~reg0.ENA
rst_n => data_out_odd[1]~reg0.ENA
rst_n => data_out_odd[0]~reg0.ENA
rst_n => data_out_even[15]~reg0.ENA
rst_n => data_out_even[14]~reg0.ENA
rst_n => data_out_even[13]~reg0.ENA
rst_n => data_out_even[12]~reg0.ENA
rst_n => data_out_even[11]~reg0.ENA
rst_n => data_out_even[10]~reg0.ENA
rst_n => data_out_even[9]~reg0.ENA
rst_n => data_out_even[8]~reg0.ENA
rst_n => data_out_even[7]~reg0.ENA
rst_n => data_out_even[6]~reg0.ENA
rst_n => data_out_even[5]~reg0.ENA
rst_n => data_out_even[4]~reg0.ENA
rst_n => data_out_even[3]~reg0.ENA
rst_n => data_out_even[2]~reg0.ENA
rst_n => data_out_even[1]~reg0.ENA
rst_n => data_out_even[0]~reg0.ENA
rst_n => first_input[15].ENA
rst_n => first_input[14].ENA
rst_n => first_input[13].ENA
rst_n => first_input[12].ENA
rst_n => first_input[11].ENA
rst_n => first_input[10].ENA
rst_n => first_input[9].ENA
rst_n => first_input[8].ENA
rst_n => first_input[7].ENA
rst_n => first_input[6].ENA
rst_n => first_input[5].ENA
rst_n => first_input[4].ENA
rst_n => first_input[3].ENA
rst_n => first_input[2].ENA
rst_n => first_input[1].ENA
data_valid => step_next.0000000.OUTPUTSELECT
data_valid => step_next.0000001.OUTPUTSELECT
data_valid => step_next.0000010.OUTPUTSELECT
data_valid => step_next.0000011.OUTPUTSELECT
data_valid => step_next.0000100.OUTPUTSELECT
data_valid => step_next.0000101.OUTPUTSELECT
data_in[0] => data_reg[0].DATAIN
data_in[1] => data_reg[1].DATAIN
data_in[2] => data_reg[2].DATAIN
data_in[3] => data_reg[3].DATAIN
data_in[4] => data_reg[4].DATAIN
data_in[5] => data_reg[5].DATAIN
data_in[6] => data_reg[6].DATAIN
data_in[7] => data_reg[7].DATAIN
data_in[8] => data_reg[8].DATAIN
data_in[9] => data_reg[9].DATAIN
data_in[10] => data_reg[10].DATAIN
data_in[11] => data_reg[11].DATAIN
data_in[12] => data_reg[12].DATAIN
data_in[13] => data_reg[13].DATAIN
data_in[14] => data_reg[14].DATAIN
data_in[15] => data_reg[15].DATAIN
line_address[0] => Add6.IN14
line_address[0] => Add7.IN14
line_address[1] => Add6.IN13
line_address[1] => Add7.IN13
line_address[2] => Add6.IN12
line_address[2] => Add7.IN12
line_address[3] => Add6.IN11
line_address[3] => Add7.IN11
line_address[4] => Add6.IN10
line_address[4] => Add7.IN10
line_address[5] => Add6.IN9
line_address[5] => Add7.IN9
line_address[6] => Add6.IN8
line_address[6] => Add7.IN8
line_address[7] => Add6.IN7
line_address[7] => Add7.IN7
odd_address[0] <= odd_offset[0].DB_MAX_OUTPUT_PORT_TYPE
odd_address[1] <= odd_offset[1].DB_MAX_OUTPUT_PORT_TYPE
odd_address[2] <= odd_offset[2].DB_MAX_OUTPUT_PORT_TYPE
odd_address[3] <= odd_offset[3].DB_MAX_OUTPUT_PORT_TYPE
odd_address[4] <= odd_offset[4].DB_MAX_OUTPUT_PORT_TYPE
odd_address[5] <= odd_offset[5].DB_MAX_OUTPUT_PORT_TYPE
odd_address[6] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
odd_address[7] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
odd_address[8] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
odd_address[9] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
odd_address[10] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
odd_address[11] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
odd_address[12] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
odd_address[13] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
odd_address[14] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
odd_address[15] <= <GND>
even_address[0] <= even_offset[0].DB_MAX_OUTPUT_PORT_TYPE
even_address[1] <= even_offset[1].DB_MAX_OUTPUT_PORT_TYPE
even_address[2] <= even_offset[2].DB_MAX_OUTPUT_PORT_TYPE
even_address[3] <= even_offset[3].DB_MAX_OUTPUT_PORT_TYPE
even_address[4] <= even_offset[4].DB_MAX_OUTPUT_PORT_TYPE
even_address[5] <= even_offset[5].DB_MAX_OUTPUT_PORT_TYPE
even_address[6] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
even_address[7] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
even_address[8] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
even_address[9] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
even_address[10] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
even_address[11] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
even_address[12] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
even_address[13] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
even_address[14] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
even_address[15] <= <GND>
data_out_odd[0] <= data_out_odd[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_odd[1] <= data_out_odd[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_odd[2] <= data_out_odd[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_odd[3] <= data_out_odd[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_odd[4] <= data_out_odd[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_odd[5] <= data_out_odd[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_odd[6] <= data_out_odd[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_odd[7] <= data_out_odd[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_odd[8] <= data_out_odd[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_odd[9] <= data_out_odd[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_odd[10] <= data_out_odd[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_odd[11] <= data_out_odd[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_odd[12] <= data_out_odd[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_odd[13] <= data_out_odd[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_odd[14] <= data_out_odd[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_odd[15] <= data_out_odd[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_even[0] <= data_out_even[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_even[1] <= data_out_even[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_even[2] <= data_out_even[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_even[3] <= data_out_even[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_even[4] <= data_out_even[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_even[5] <= data_out_even[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_even[6] <= data_out_even[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_even[7] <= data_out_even[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_even[8] <= data_out_even[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_even[9] <= data_out_even[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_even[10] <= data_out_even[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_even[11] <= data_out_even[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_even[12] <= data_out_even[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_even[13] <= data_out_even[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_even[14] <= data_out_even[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_even[15] <= data_out_even[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_loading <= data_loading.DB_MAX_OUTPUT_PORT_TYPE
output_valid <= output_valid.DB_MAX_OUTPUT_PORT_TYPE
update_flag <= update_flag.DB_MAX_OUTPUT_PORT_TYPE


|img_coding|wavelet_transform_2D:wavelet_transform_2D_inst1|wavelet_transform_1D:wavelet_transform_1D_inst|shift_ram:shift_ram_inst1
aclr => aclr.IN1
clken => clken.IN1
clock => clock.IN1
shiftin[0] => shiftin[0].IN1
shiftin[1] => shiftin[1].IN1
shiftin[2] => shiftin[2].IN1
shiftin[3] => shiftin[3].IN1
shiftin[4] => shiftin[4].IN1
shiftin[5] => shiftin[5].IN1
shiftin[6] => shiftin[6].IN1
shiftin[7] => shiftin[7].IN1
shiftin[8] => shiftin[8].IN1
shiftin[9] => shiftin[9].IN1
shiftin[10] => shiftin[10].IN1
shiftin[11] => shiftin[11].IN1
shiftin[12] => shiftin[12].IN1
shiftin[13] => shiftin[13].IN1
shiftin[14] => shiftin[14].IN1
shiftin[15] => shiftin[15].IN1
shiftout[0] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[1] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[2] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[3] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[4] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[5] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[6] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[7] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[8] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[9] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[10] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[11] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[12] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[13] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[14] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[15] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
taps0x[0] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps0x[1] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps0x[2] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps0x[3] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps0x[4] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps0x[5] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps0x[6] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps0x[7] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps0x[8] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps0x[9] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps0x[10] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps0x[11] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps0x[12] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps0x[13] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps0x[14] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps0x[15] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps10x[0] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps10x[1] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps10x[2] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps10x[3] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps10x[4] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps10x[5] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps10x[6] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps10x[7] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps10x[8] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps10x[9] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps10x[10] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps10x[11] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps10x[12] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps10x[13] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps10x[14] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps10x[15] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps11x[0] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps11x[1] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps11x[2] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps11x[3] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps11x[4] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps11x[5] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps11x[6] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps11x[7] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps11x[8] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps11x[9] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps11x[10] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps11x[11] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps11x[12] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps11x[13] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps11x[14] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps11x[15] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps12x[0] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps12x[1] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps12x[2] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps12x[3] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps12x[4] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps12x[5] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps12x[6] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps12x[7] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps12x[8] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps12x[9] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps12x[10] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps12x[11] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps12x[12] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps12x[13] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps12x[14] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps12x[15] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps13x[0] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps13x[1] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps13x[2] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps13x[3] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps13x[4] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps13x[5] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps13x[6] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps13x[7] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps13x[8] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps13x[9] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps13x[10] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps13x[11] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps13x[12] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps13x[13] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps13x[14] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps13x[15] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps14x[0] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps14x[1] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps14x[2] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps14x[3] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps14x[4] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps14x[5] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps14x[6] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps14x[7] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps14x[8] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps14x[9] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps14x[10] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps14x[11] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps14x[12] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps14x[13] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps14x[14] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps14x[15] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps15x[0] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps15x[1] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps15x[2] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps15x[3] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps15x[4] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps15x[5] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps15x[6] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps15x[7] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps15x[8] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps15x[9] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps15x[10] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps15x[11] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps15x[12] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps15x[13] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps15x[14] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps15x[15] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps1x[0] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps1x[1] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps1x[2] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps1x[3] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps1x[4] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps1x[5] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps1x[6] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps1x[7] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps1x[8] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps1x[9] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps1x[10] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps1x[11] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps1x[12] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps1x[13] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps1x[14] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps1x[15] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps2x[0] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps2x[1] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps2x[2] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps2x[3] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps2x[4] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps2x[5] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps2x[6] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps2x[7] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps2x[8] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps2x[9] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps2x[10] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps2x[11] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps2x[12] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps2x[13] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps2x[14] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps2x[15] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps3x[0] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps3x[1] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps3x[2] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps3x[3] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps3x[4] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps3x[5] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps3x[6] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps3x[7] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps3x[8] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps3x[9] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps3x[10] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps3x[11] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps3x[12] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps3x[13] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps3x[14] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps3x[15] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps4x[0] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps4x[1] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps4x[2] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps4x[3] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps4x[4] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps4x[5] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps4x[6] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps4x[7] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps4x[8] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps4x[9] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps4x[10] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps4x[11] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps4x[12] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps4x[13] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps4x[14] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps4x[15] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps5x[0] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps5x[1] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps5x[2] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps5x[3] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps5x[4] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps5x[5] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps5x[6] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps5x[7] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps5x[8] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps5x[9] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps5x[10] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps5x[11] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps5x[12] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps5x[13] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps5x[14] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps5x[15] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps6x[0] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps6x[1] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps6x[2] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps6x[3] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps6x[4] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps6x[5] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps6x[6] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps6x[7] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps6x[8] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps6x[9] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps6x[10] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps6x[11] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps6x[12] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps6x[13] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps6x[14] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps6x[15] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps7x[0] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps7x[1] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps7x[2] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps7x[3] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps7x[4] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps7x[5] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps7x[6] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps7x[7] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps7x[8] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps7x[9] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps7x[10] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps7x[11] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps7x[12] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps7x[13] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps7x[14] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps7x[15] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps8x[0] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps8x[1] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps8x[2] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps8x[3] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps8x[4] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps8x[5] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps8x[6] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps8x[7] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps8x[8] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps8x[9] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps8x[10] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps8x[11] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps8x[12] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps8x[13] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps8x[14] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps8x[15] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps9x[0] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps9x[1] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps9x[2] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps9x[3] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps9x[4] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps9x[5] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps9x[6] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps9x[7] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps9x[8] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps9x[9] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps9x[10] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps9x[11] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps9x[12] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps9x[13] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps9x[14] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps9x[15] <= altshift_taps:ALTSHIFT_TAPS_component.taps


|img_coding|wavelet_transform_2D:wavelet_transform_2D_inst1|wavelet_transform_1D:wavelet_transform_1D_inst|shift_ram:shift_ram_inst1|altshift_taps:ALTSHIFT_TAPS_component
shiftin[0] => shift_taps_ta01:auto_generated.shiftin[0]
shiftin[1] => shift_taps_ta01:auto_generated.shiftin[1]
shiftin[2] => shift_taps_ta01:auto_generated.shiftin[2]
shiftin[3] => shift_taps_ta01:auto_generated.shiftin[3]
shiftin[4] => shift_taps_ta01:auto_generated.shiftin[4]
shiftin[5] => shift_taps_ta01:auto_generated.shiftin[5]
shiftin[6] => shift_taps_ta01:auto_generated.shiftin[6]
shiftin[7] => shift_taps_ta01:auto_generated.shiftin[7]
shiftin[8] => shift_taps_ta01:auto_generated.shiftin[8]
shiftin[9] => shift_taps_ta01:auto_generated.shiftin[9]
shiftin[10] => shift_taps_ta01:auto_generated.shiftin[10]
shiftin[11] => shift_taps_ta01:auto_generated.shiftin[11]
shiftin[12] => shift_taps_ta01:auto_generated.shiftin[12]
shiftin[13] => shift_taps_ta01:auto_generated.shiftin[13]
shiftin[14] => shift_taps_ta01:auto_generated.shiftin[14]
shiftin[15] => shift_taps_ta01:auto_generated.shiftin[15]
clock => shift_taps_ta01:auto_generated.clock
clken => shift_taps_ta01:auto_generated.clken
shiftout[0] <= shift_taps_ta01:auto_generated.shiftout[0]
shiftout[1] <= shift_taps_ta01:auto_generated.shiftout[1]
shiftout[2] <= shift_taps_ta01:auto_generated.shiftout[2]
shiftout[3] <= shift_taps_ta01:auto_generated.shiftout[3]
shiftout[4] <= shift_taps_ta01:auto_generated.shiftout[4]
shiftout[5] <= shift_taps_ta01:auto_generated.shiftout[5]
shiftout[6] <= shift_taps_ta01:auto_generated.shiftout[6]
shiftout[7] <= shift_taps_ta01:auto_generated.shiftout[7]
shiftout[8] <= shift_taps_ta01:auto_generated.shiftout[8]
shiftout[9] <= shift_taps_ta01:auto_generated.shiftout[9]
shiftout[10] <= shift_taps_ta01:auto_generated.shiftout[10]
shiftout[11] <= shift_taps_ta01:auto_generated.shiftout[11]
shiftout[12] <= shift_taps_ta01:auto_generated.shiftout[12]
shiftout[13] <= shift_taps_ta01:auto_generated.shiftout[13]
shiftout[14] <= shift_taps_ta01:auto_generated.shiftout[14]
shiftout[15] <= shift_taps_ta01:auto_generated.shiftout[15]
taps[0] <= shift_taps_ta01:auto_generated.taps[0]
taps[1] <= shift_taps_ta01:auto_generated.taps[1]
taps[2] <= shift_taps_ta01:auto_generated.taps[2]
taps[3] <= shift_taps_ta01:auto_generated.taps[3]
taps[4] <= shift_taps_ta01:auto_generated.taps[4]
taps[5] <= shift_taps_ta01:auto_generated.taps[5]
taps[6] <= shift_taps_ta01:auto_generated.taps[6]
taps[7] <= shift_taps_ta01:auto_generated.taps[7]
taps[8] <= shift_taps_ta01:auto_generated.taps[8]
taps[9] <= shift_taps_ta01:auto_generated.taps[9]
taps[10] <= shift_taps_ta01:auto_generated.taps[10]
taps[11] <= shift_taps_ta01:auto_generated.taps[11]
taps[12] <= shift_taps_ta01:auto_generated.taps[12]
taps[13] <= shift_taps_ta01:auto_generated.taps[13]
taps[14] <= shift_taps_ta01:auto_generated.taps[14]
taps[15] <= shift_taps_ta01:auto_generated.taps[15]
taps[16] <= shift_taps_ta01:auto_generated.taps[16]
taps[17] <= shift_taps_ta01:auto_generated.taps[17]
taps[18] <= shift_taps_ta01:auto_generated.taps[18]
taps[19] <= shift_taps_ta01:auto_generated.taps[19]
taps[20] <= shift_taps_ta01:auto_generated.taps[20]
taps[21] <= shift_taps_ta01:auto_generated.taps[21]
taps[22] <= shift_taps_ta01:auto_generated.taps[22]
taps[23] <= shift_taps_ta01:auto_generated.taps[23]
taps[24] <= shift_taps_ta01:auto_generated.taps[24]
taps[25] <= shift_taps_ta01:auto_generated.taps[25]
taps[26] <= shift_taps_ta01:auto_generated.taps[26]
taps[27] <= shift_taps_ta01:auto_generated.taps[27]
taps[28] <= shift_taps_ta01:auto_generated.taps[28]
taps[29] <= shift_taps_ta01:auto_generated.taps[29]
taps[30] <= shift_taps_ta01:auto_generated.taps[30]
taps[31] <= shift_taps_ta01:auto_generated.taps[31]
taps[32] <= shift_taps_ta01:auto_generated.taps[32]
taps[33] <= shift_taps_ta01:auto_generated.taps[33]
taps[34] <= shift_taps_ta01:auto_generated.taps[34]
taps[35] <= shift_taps_ta01:auto_generated.taps[35]
taps[36] <= shift_taps_ta01:auto_generated.taps[36]
taps[37] <= shift_taps_ta01:auto_generated.taps[37]
taps[38] <= shift_taps_ta01:auto_generated.taps[38]
taps[39] <= shift_taps_ta01:auto_generated.taps[39]
taps[40] <= shift_taps_ta01:auto_generated.taps[40]
taps[41] <= shift_taps_ta01:auto_generated.taps[41]
taps[42] <= shift_taps_ta01:auto_generated.taps[42]
taps[43] <= shift_taps_ta01:auto_generated.taps[43]
taps[44] <= shift_taps_ta01:auto_generated.taps[44]
taps[45] <= shift_taps_ta01:auto_generated.taps[45]
taps[46] <= shift_taps_ta01:auto_generated.taps[46]
taps[47] <= shift_taps_ta01:auto_generated.taps[47]
taps[48] <= shift_taps_ta01:auto_generated.taps[48]
taps[49] <= shift_taps_ta01:auto_generated.taps[49]
taps[50] <= shift_taps_ta01:auto_generated.taps[50]
taps[51] <= shift_taps_ta01:auto_generated.taps[51]
taps[52] <= shift_taps_ta01:auto_generated.taps[52]
taps[53] <= shift_taps_ta01:auto_generated.taps[53]
taps[54] <= shift_taps_ta01:auto_generated.taps[54]
taps[55] <= shift_taps_ta01:auto_generated.taps[55]
taps[56] <= shift_taps_ta01:auto_generated.taps[56]
taps[57] <= shift_taps_ta01:auto_generated.taps[57]
taps[58] <= shift_taps_ta01:auto_generated.taps[58]
taps[59] <= shift_taps_ta01:auto_generated.taps[59]
taps[60] <= shift_taps_ta01:auto_generated.taps[60]
taps[61] <= shift_taps_ta01:auto_generated.taps[61]
taps[62] <= shift_taps_ta01:auto_generated.taps[62]
taps[63] <= shift_taps_ta01:auto_generated.taps[63]
taps[64] <= shift_taps_ta01:auto_generated.taps[64]
taps[65] <= shift_taps_ta01:auto_generated.taps[65]
taps[66] <= shift_taps_ta01:auto_generated.taps[66]
taps[67] <= shift_taps_ta01:auto_generated.taps[67]
taps[68] <= shift_taps_ta01:auto_generated.taps[68]
taps[69] <= shift_taps_ta01:auto_generated.taps[69]
taps[70] <= shift_taps_ta01:auto_generated.taps[70]
taps[71] <= shift_taps_ta01:auto_generated.taps[71]
taps[72] <= shift_taps_ta01:auto_generated.taps[72]
taps[73] <= shift_taps_ta01:auto_generated.taps[73]
taps[74] <= shift_taps_ta01:auto_generated.taps[74]
taps[75] <= shift_taps_ta01:auto_generated.taps[75]
taps[76] <= shift_taps_ta01:auto_generated.taps[76]
taps[77] <= shift_taps_ta01:auto_generated.taps[77]
taps[78] <= shift_taps_ta01:auto_generated.taps[78]
taps[79] <= shift_taps_ta01:auto_generated.taps[79]
taps[80] <= shift_taps_ta01:auto_generated.taps[80]
taps[81] <= shift_taps_ta01:auto_generated.taps[81]
taps[82] <= shift_taps_ta01:auto_generated.taps[82]
taps[83] <= shift_taps_ta01:auto_generated.taps[83]
taps[84] <= shift_taps_ta01:auto_generated.taps[84]
taps[85] <= shift_taps_ta01:auto_generated.taps[85]
taps[86] <= shift_taps_ta01:auto_generated.taps[86]
taps[87] <= shift_taps_ta01:auto_generated.taps[87]
taps[88] <= shift_taps_ta01:auto_generated.taps[88]
taps[89] <= shift_taps_ta01:auto_generated.taps[89]
taps[90] <= shift_taps_ta01:auto_generated.taps[90]
taps[91] <= shift_taps_ta01:auto_generated.taps[91]
taps[92] <= shift_taps_ta01:auto_generated.taps[92]
taps[93] <= shift_taps_ta01:auto_generated.taps[93]
taps[94] <= shift_taps_ta01:auto_generated.taps[94]
taps[95] <= shift_taps_ta01:auto_generated.taps[95]
taps[96] <= shift_taps_ta01:auto_generated.taps[96]
taps[97] <= shift_taps_ta01:auto_generated.taps[97]
taps[98] <= shift_taps_ta01:auto_generated.taps[98]
taps[99] <= shift_taps_ta01:auto_generated.taps[99]
taps[100] <= shift_taps_ta01:auto_generated.taps[100]
taps[101] <= shift_taps_ta01:auto_generated.taps[101]
taps[102] <= shift_taps_ta01:auto_generated.taps[102]
taps[103] <= shift_taps_ta01:auto_generated.taps[103]
taps[104] <= shift_taps_ta01:auto_generated.taps[104]
taps[105] <= shift_taps_ta01:auto_generated.taps[105]
taps[106] <= shift_taps_ta01:auto_generated.taps[106]
taps[107] <= shift_taps_ta01:auto_generated.taps[107]
taps[108] <= shift_taps_ta01:auto_generated.taps[108]
taps[109] <= shift_taps_ta01:auto_generated.taps[109]
taps[110] <= shift_taps_ta01:auto_generated.taps[110]
taps[111] <= shift_taps_ta01:auto_generated.taps[111]
taps[112] <= shift_taps_ta01:auto_generated.taps[112]
taps[113] <= shift_taps_ta01:auto_generated.taps[113]
taps[114] <= shift_taps_ta01:auto_generated.taps[114]
taps[115] <= shift_taps_ta01:auto_generated.taps[115]
taps[116] <= shift_taps_ta01:auto_generated.taps[116]
taps[117] <= shift_taps_ta01:auto_generated.taps[117]
taps[118] <= shift_taps_ta01:auto_generated.taps[118]
taps[119] <= shift_taps_ta01:auto_generated.taps[119]
taps[120] <= shift_taps_ta01:auto_generated.taps[120]
taps[121] <= shift_taps_ta01:auto_generated.taps[121]
taps[122] <= shift_taps_ta01:auto_generated.taps[122]
taps[123] <= shift_taps_ta01:auto_generated.taps[123]
taps[124] <= shift_taps_ta01:auto_generated.taps[124]
taps[125] <= shift_taps_ta01:auto_generated.taps[125]
taps[126] <= shift_taps_ta01:auto_generated.taps[126]
taps[127] <= shift_taps_ta01:auto_generated.taps[127]
taps[128] <= shift_taps_ta01:auto_generated.taps[128]
taps[129] <= shift_taps_ta01:auto_generated.taps[129]
taps[130] <= shift_taps_ta01:auto_generated.taps[130]
taps[131] <= shift_taps_ta01:auto_generated.taps[131]
taps[132] <= shift_taps_ta01:auto_generated.taps[132]
taps[133] <= shift_taps_ta01:auto_generated.taps[133]
taps[134] <= shift_taps_ta01:auto_generated.taps[134]
taps[135] <= shift_taps_ta01:auto_generated.taps[135]
taps[136] <= shift_taps_ta01:auto_generated.taps[136]
taps[137] <= shift_taps_ta01:auto_generated.taps[137]
taps[138] <= shift_taps_ta01:auto_generated.taps[138]
taps[139] <= shift_taps_ta01:auto_generated.taps[139]
taps[140] <= shift_taps_ta01:auto_generated.taps[140]
taps[141] <= shift_taps_ta01:auto_generated.taps[141]
taps[142] <= shift_taps_ta01:auto_generated.taps[142]
taps[143] <= shift_taps_ta01:auto_generated.taps[143]
taps[144] <= shift_taps_ta01:auto_generated.taps[144]
taps[145] <= shift_taps_ta01:auto_generated.taps[145]
taps[146] <= shift_taps_ta01:auto_generated.taps[146]
taps[147] <= shift_taps_ta01:auto_generated.taps[147]
taps[148] <= shift_taps_ta01:auto_generated.taps[148]
taps[149] <= shift_taps_ta01:auto_generated.taps[149]
taps[150] <= shift_taps_ta01:auto_generated.taps[150]
taps[151] <= shift_taps_ta01:auto_generated.taps[151]
taps[152] <= shift_taps_ta01:auto_generated.taps[152]
taps[153] <= shift_taps_ta01:auto_generated.taps[153]
taps[154] <= shift_taps_ta01:auto_generated.taps[154]
taps[155] <= shift_taps_ta01:auto_generated.taps[155]
taps[156] <= shift_taps_ta01:auto_generated.taps[156]
taps[157] <= shift_taps_ta01:auto_generated.taps[157]
taps[158] <= shift_taps_ta01:auto_generated.taps[158]
taps[159] <= shift_taps_ta01:auto_generated.taps[159]
taps[160] <= shift_taps_ta01:auto_generated.taps[160]
taps[161] <= shift_taps_ta01:auto_generated.taps[161]
taps[162] <= shift_taps_ta01:auto_generated.taps[162]
taps[163] <= shift_taps_ta01:auto_generated.taps[163]
taps[164] <= shift_taps_ta01:auto_generated.taps[164]
taps[165] <= shift_taps_ta01:auto_generated.taps[165]
taps[166] <= shift_taps_ta01:auto_generated.taps[166]
taps[167] <= shift_taps_ta01:auto_generated.taps[167]
taps[168] <= shift_taps_ta01:auto_generated.taps[168]
taps[169] <= shift_taps_ta01:auto_generated.taps[169]
taps[170] <= shift_taps_ta01:auto_generated.taps[170]
taps[171] <= shift_taps_ta01:auto_generated.taps[171]
taps[172] <= shift_taps_ta01:auto_generated.taps[172]
taps[173] <= shift_taps_ta01:auto_generated.taps[173]
taps[174] <= shift_taps_ta01:auto_generated.taps[174]
taps[175] <= shift_taps_ta01:auto_generated.taps[175]
taps[176] <= shift_taps_ta01:auto_generated.taps[176]
taps[177] <= shift_taps_ta01:auto_generated.taps[177]
taps[178] <= shift_taps_ta01:auto_generated.taps[178]
taps[179] <= shift_taps_ta01:auto_generated.taps[179]
taps[180] <= shift_taps_ta01:auto_generated.taps[180]
taps[181] <= shift_taps_ta01:auto_generated.taps[181]
taps[182] <= shift_taps_ta01:auto_generated.taps[182]
taps[183] <= shift_taps_ta01:auto_generated.taps[183]
taps[184] <= shift_taps_ta01:auto_generated.taps[184]
taps[185] <= shift_taps_ta01:auto_generated.taps[185]
taps[186] <= shift_taps_ta01:auto_generated.taps[186]
taps[187] <= shift_taps_ta01:auto_generated.taps[187]
taps[188] <= shift_taps_ta01:auto_generated.taps[188]
taps[189] <= shift_taps_ta01:auto_generated.taps[189]
taps[190] <= shift_taps_ta01:auto_generated.taps[190]
taps[191] <= shift_taps_ta01:auto_generated.taps[191]
taps[192] <= shift_taps_ta01:auto_generated.taps[192]
taps[193] <= shift_taps_ta01:auto_generated.taps[193]
taps[194] <= shift_taps_ta01:auto_generated.taps[194]
taps[195] <= shift_taps_ta01:auto_generated.taps[195]
taps[196] <= shift_taps_ta01:auto_generated.taps[196]
taps[197] <= shift_taps_ta01:auto_generated.taps[197]
taps[198] <= shift_taps_ta01:auto_generated.taps[198]
taps[199] <= shift_taps_ta01:auto_generated.taps[199]
taps[200] <= shift_taps_ta01:auto_generated.taps[200]
taps[201] <= shift_taps_ta01:auto_generated.taps[201]
taps[202] <= shift_taps_ta01:auto_generated.taps[202]
taps[203] <= shift_taps_ta01:auto_generated.taps[203]
taps[204] <= shift_taps_ta01:auto_generated.taps[204]
taps[205] <= shift_taps_ta01:auto_generated.taps[205]
taps[206] <= shift_taps_ta01:auto_generated.taps[206]
taps[207] <= shift_taps_ta01:auto_generated.taps[207]
taps[208] <= shift_taps_ta01:auto_generated.taps[208]
taps[209] <= shift_taps_ta01:auto_generated.taps[209]
taps[210] <= shift_taps_ta01:auto_generated.taps[210]
taps[211] <= shift_taps_ta01:auto_generated.taps[211]
taps[212] <= shift_taps_ta01:auto_generated.taps[212]
taps[213] <= shift_taps_ta01:auto_generated.taps[213]
taps[214] <= shift_taps_ta01:auto_generated.taps[214]
taps[215] <= shift_taps_ta01:auto_generated.taps[215]
taps[216] <= shift_taps_ta01:auto_generated.taps[216]
taps[217] <= shift_taps_ta01:auto_generated.taps[217]
taps[218] <= shift_taps_ta01:auto_generated.taps[218]
taps[219] <= shift_taps_ta01:auto_generated.taps[219]
taps[220] <= shift_taps_ta01:auto_generated.taps[220]
taps[221] <= shift_taps_ta01:auto_generated.taps[221]
taps[222] <= shift_taps_ta01:auto_generated.taps[222]
taps[223] <= shift_taps_ta01:auto_generated.taps[223]
taps[224] <= shift_taps_ta01:auto_generated.taps[224]
taps[225] <= shift_taps_ta01:auto_generated.taps[225]
taps[226] <= shift_taps_ta01:auto_generated.taps[226]
taps[227] <= shift_taps_ta01:auto_generated.taps[227]
taps[228] <= shift_taps_ta01:auto_generated.taps[228]
taps[229] <= shift_taps_ta01:auto_generated.taps[229]
taps[230] <= shift_taps_ta01:auto_generated.taps[230]
taps[231] <= shift_taps_ta01:auto_generated.taps[231]
taps[232] <= shift_taps_ta01:auto_generated.taps[232]
taps[233] <= shift_taps_ta01:auto_generated.taps[233]
taps[234] <= shift_taps_ta01:auto_generated.taps[234]
taps[235] <= shift_taps_ta01:auto_generated.taps[235]
taps[236] <= shift_taps_ta01:auto_generated.taps[236]
taps[237] <= shift_taps_ta01:auto_generated.taps[237]
taps[238] <= shift_taps_ta01:auto_generated.taps[238]
taps[239] <= shift_taps_ta01:auto_generated.taps[239]
taps[240] <= shift_taps_ta01:auto_generated.taps[240]
taps[241] <= shift_taps_ta01:auto_generated.taps[241]
taps[242] <= shift_taps_ta01:auto_generated.taps[242]
taps[243] <= shift_taps_ta01:auto_generated.taps[243]
taps[244] <= shift_taps_ta01:auto_generated.taps[244]
taps[245] <= shift_taps_ta01:auto_generated.taps[245]
taps[246] <= shift_taps_ta01:auto_generated.taps[246]
taps[247] <= shift_taps_ta01:auto_generated.taps[247]
taps[248] <= shift_taps_ta01:auto_generated.taps[248]
taps[249] <= shift_taps_ta01:auto_generated.taps[249]
taps[250] <= shift_taps_ta01:auto_generated.taps[250]
taps[251] <= shift_taps_ta01:auto_generated.taps[251]
taps[252] <= shift_taps_ta01:auto_generated.taps[252]
taps[253] <= shift_taps_ta01:auto_generated.taps[253]
taps[254] <= shift_taps_ta01:auto_generated.taps[254]
taps[255] <= shift_taps_ta01:auto_generated.taps[255]
aclr => shift_taps_ta01:auto_generated.aclr


|img_coding|wavelet_transform_2D:wavelet_transform_2D_inst1|wavelet_transform_1D:wavelet_transform_1D_inst|shift_ram:shift_ram_inst1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ta01:auto_generated
aclr => dffe4.IN0
aclr => cntr_lah:cntr3.aset
clken => altsyncram_r4d1:altsyncram2.clocken0
clken => cntr_vqf:cntr1.clk_en
clken => cntr_lah:cntr3.clk_en
clken => dffe4.ENA
clock => altsyncram_r4d1:altsyncram2.clock0
clock => cntr_vqf:cntr1.clock
clock => cntr_lah:cntr3.clock
clock => dffe4.CLK
shiftin[0] => altsyncram_r4d1:altsyncram2.data_a[0]
shiftin[1] => altsyncram_r4d1:altsyncram2.data_a[1]
shiftin[2] => altsyncram_r4d1:altsyncram2.data_a[2]
shiftin[3] => altsyncram_r4d1:altsyncram2.data_a[3]
shiftin[4] => altsyncram_r4d1:altsyncram2.data_a[4]
shiftin[5] => altsyncram_r4d1:altsyncram2.data_a[5]
shiftin[6] => altsyncram_r4d1:altsyncram2.data_a[6]
shiftin[7] => altsyncram_r4d1:altsyncram2.data_a[7]
shiftin[8] => altsyncram_r4d1:altsyncram2.data_a[8]
shiftin[9] => altsyncram_r4d1:altsyncram2.data_a[9]
shiftin[10] => altsyncram_r4d1:altsyncram2.data_a[10]
shiftin[11] => altsyncram_r4d1:altsyncram2.data_a[11]
shiftin[12] => altsyncram_r4d1:altsyncram2.data_a[12]
shiftin[13] => altsyncram_r4d1:altsyncram2.data_a[13]
shiftin[14] => altsyncram_r4d1:altsyncram2.data_a[14]
shiftin[15] => altsyncram_r4d1:altsyncram2.data_a[15]
shiftout[0] <= altsyncram_r4d1:altsyncram2.q_b[240]
shiftout[1] <= altsyncram_r4d1:altsyncram2.q_b[241]
shiftout[2] <= altsyncram_r4d1:altsyncram2.q_b[242]
shiftout[3] <= altsyncram_r4d1:altsyncram2.q_b[243]
shiftout[4] <= altsyncram_r4d1:altsyncram2.q_b[244]
shiftout[5] <= altsyncram_r4d1:altsyncram2.q_b[245]
shiftout[6] <= altsyncram_r4d1:altsyncram2.q_b[246]
shiftout[7] <= altsyncram_r4d1:altsyncram2.q_b[247]
shiftout[8] <= altsyncram_r4d1:altsyncram2.q_b[248]
shiftout[9] <= altsyncram_r4d1:altsyncram2.q_b[249]
shiftout[10] <= altsyncram_r4d1:altsyncram2.q_b[250]
shiftout[11] <= altsyncram_r4d1:altsyncram2.q_b[251]
shiftout[12] <= altsyncram_r4d1:altsyncram2.q_b[252]
shiftout[13] <= altsyncram_r4d1:altsyncram2.q_b[253]
shiftout[14] <= altsyncram_r4d1:altsyncram2.q_b[254]
shiftout[15] <= altsyncram_r4d1:altsyncram2.q_b[255]
taps[0] <= altsyncram_r4d1:altsyncram2.q_b[0]
taps[1] <= altsyncram_r4d1:altsyncram2.q_b[1]
taps[2] <= altsyncram_r4d1:altsyncram2.q_b[2]
taps[3] <= altsyncram_r4d1:altsyncram2.q_b[3]
taps[4] <= altsyncram_r4d1:altsyncram2.q_b[4]
taps[5] <= altsyncram_r4d1:altsyncram2.q_b[5]
taps[6] <= altsyncram_r4d1:altsyncram2.q_b[6]
taps[7] <= altsyncram_r4d1:altsyncram2.q_b[7]
taps[8] <= altsyncram_r4d1:altsyncram2.q_b[8]
taps[9] <= altsyncram_r4d1:altsyncram2.q_b[9]
taps[10] <= altsyncram_r4d1:altsyncram2.q_b[10]
taps[11] <= altsyncram_r4d1:altsyncram2.q_b[11]
taps[12] <= altsyncram_r4d1:altsyncram2.q_b[12]
taps[13] <= altsyncram_r4d1:altsyncram2.q_b[13]
taps[14] <= altsyncram_r4d1:altsyncram2.q_b[14]
taps[15] <= altsyncram_r4d1:altsyncram2.q_b[15]
taps[16] <= altsyncram_r4d1:altsyncram2.q_b[16]
taps[17] <= altsyncram_r4d1:altsyncram2.q_b[17]
taps[18] <= altsyncram_r4d1:altsyncram2.q_b[18]
taps[19] <= altsyncram_r4d1:altsyncram2.q_b[19]
taps[20] <= altsyncram_r4d1:altsyncram2.q_b[20]
taps[21] <= altsyncram_r4d1:altsyncram2.q_b[21]
taps[22] <= altsyncram_r4d1:altsyncram2.q_b[22]
taps[23] <= altsyncram_r4d1:altsyncram2.q_b[23]
taps[24] <= altsyncram_r4d1:altsyncram2.q_b[24]
taps[25] <= altsyncram_r4d1:altsyncram2.q_b[25]
taps[26] <= altsyncram_r4d1:altsyncram2.q_b[26]
taps[27] <= altsyncram_r4d1:altsyncram2.q_b[27]
taps[28] <= altsyncram_r4d1:altsyncram2.q_b[28]
taps[29] <= altsyncram_r4d1:altsyncram2.q_b[29]
taps[30] <= altsyncram_r4d1:altsyncram2.q_b[30]
taps[31] <= altsyncram_r4d1:altsyncram2.q_b[31]
taps[32] <= altsyncram_r4d1:altsyncram2.q_b[32]
taps[33] <= altsyncram_r4d1:altsyncram2.q_b[33]
taps[34] <= altsyncram_r4d1:altsyncram2.q_b[34]
taps[35] <= altsyncram_r4d1:altsyncram2.q_b[35]
taps[36] <= altsyncram_r4d1:altsyncram2.q_b[36]
taps[37] <= altsyncram_r4d1:altsyncram2.q_b[37]
taps[38] <= altsyncram_r4d1:altsyncram2.q_b[38]
taps[39] <= altsyncram_r4d1:altsyncram2.q_b[39]
taps[40] <= altsyncram_r4d1:altsyncram2.q_b[40]
taps[41] <= altsyncram_r4d1:altsyncram2.q_b[41]
taps[42] <= altsyncram_r4d1:altsyncram2.q_b[42]
taps[43] <= altsyncram_r4d1:altsyncram2.q_b[43]
taps[44] <= altsyncram_r4d1:altsyncram2.q_b[44]
taps[45] <= altsyncram_r4d1:altsyncram2.q_b[45]
taps[46] <= altsyncram_r4d1:altsyncram2.q_b[46]
taps[47] <= altsyncram_r4d1:altsyncram2.q_b[47]
taps[48] <= altsyncram_r4d1:altsyncram2.q_b[48]
taps[49] <= altsyncram_r4d1:altsyncram2.q_b[49]
taps[50] <= altsyncram_r4d1:altsyncram2.q_b[50]
taps[51] <= altsyncram_r4d1:altsyncram2.q_b[51]
taps[52] <= altsyncram_r4d1:altsyncram2.q_b[52]
taps[53] <= altsyncram_r4d1:altsyncram2.q_b[53]
taps[54] <= altsyncram_r4d1:altsyncram2.q_b[54]
taps[55] <= altsyncram_r4d1:altsyncram2.q_b[55]
taps[56] <= altsyncram_r4d1:altsyncram2.q_b[56]
taps[57] <= altsyncram_r4d1:altsyncram2.q_b[57]
taps[58] <= altsyncram_r4d1:altsyncram2.q_b[58]
taps[59] <= altsyncram_r4d1:altsyncram2.q_b[59]
taps[60] <= altsyncram_r4d1:altsyncram2.q_b[60]
taps[61] <= altsyncram_r4d1:altsyncram2.q_b[61]
taps[62] <= altsyncram_r4d1:altsyncram2.q_b[62]
taps[63] <= altsyncram_r4d1:altsyncram2.q_b[63]
taps[64] <= altsyncram_r4d1:altsyncram2.q_b[64]
taps[65] <= altsyncram_r4d1:altsyncram2.q_b[65]
taps[66] <= altsyncram_r4d1:altsyncram2.q_b[66]
taps[67] <= altsyncram_r4d1:altsyncram2.q_b[67]
taps[68] <= altsyncram_r4d1:altsyncram2.q_b[68]
taps[69] <= altsyncram_r4d1:altsyncram2.q_b[69]
taps[70] <= altsyncram_r4d1:altsyncram2.q_b[70]
taps[71] <= altsyncram_r4d1:altsyncram2.q_b[71]
taps[72] <= altsyncram_r4d1:altsyncram2.q_b[72]
taps[73] <= altsyncram_r4d1:altsyncram2.q_b[73]
taps[74] <= altsyncram_r4d1:altsyncram2.q_b[74]
taps[75] <= altsyncram_r4d1:altsyncram2.q_b[75]
taps[76] <= altsyncram_r4d1:altsyncram2.q_b[76]
taps[77] <= altsyncram_r4d1:altsyncram2.q_b[77]
taps[78] <= altsyncram_r4d1:altsyncram2.q_b[78]
taps[79] <= altsyncram_r4d1:altsyncram2.q_b[79]
taps[80] <= altsyncram_r4d1:altsyncram2.q_b[80]
taps[81] <= altsyncram_r4d1:altsyncram2.q_b[81]
taps[82] <= altsyncram_r4d1:altsyncram2.q_b[82]
taps[83] <= altsyncram_r4d1:altsyncram2.q_b[83]
taps[84] <= altsyncram_r4d1:altsyncram2.q_b[84]
taps[85] <= altsyncram_r4d1:altsyncram2.q_b[85]
taps[86] <= altsyncram_r4d1:altsyncram2.q_b[86]
taps[87] <= altsyncram_r4d1:altsyncram2.q_b[87]
taps[88] <= altsyncram_r4d1:altsyncram2.q_b[88]
taps[89] <= altsyncram_r4d1:altsyncram2.q_b[89]
taps[90] <= altsyncram_r4d1:altsyncram2.q_b[90]
taps[91] <= altsyncram_r4d1:altsyncram2.q_b[91]
taps[92] <= altsyncram_r4d1:altsyncram2.q_b[92]
taps[93] <= altsyncram_r4d1:altsyncram2.q_b[93]
taps[94] <= altsyncram_r4d1:altsyncram2.q_b[94]
taps[95] <= altsyncram_r4d1:altsyncram2.q_b[95]
taps[96] <= altsyncram_r4d1:altsyncram2.q_b[96]
taps[97] <= altsyncram_r4d1:altsyncram2.q_b[97]
taps[98] <= altsyncram_r4d1:altsyncram2.q_b[98]
taps[99] <= altsyncram_r4d1:altsyncram2.q_b[99]
taps[100] <= altsyncram_r4d1:altsyncram2.q_b[100]
taps[101] <= altsyncram_r4d1:altsyncram2.q_b[101]
taps[102] <= altsyncram_r4d1:altsyncram2.q_b[102]
taps[103] <= altsyncram_r4d1:altsyncram2.q_b[103]
taps[104] <= altsyncram_r4d1:altsyncram2.q_b[104]
taps[105] <= altsyncram_r4d1:altsyncram2.q_b[105]
taps[106] <= altsyncram_r4d1:altsyncram2.q_b[106]
taps[107] <= altsyncram_r4d1:altsyncram2.q_b[107]
taps[108] <= altsyncram_r4d1:altsyncram2.q_b[108]
taps[109] <= altsyncram_r4d1:altsyncram2.q_b[109]
taps[110] <= altsyncram_r4d1:altsyncram2.q_b[110]
taps[111] <= altsyncram_r4d1:altsyncram2.q_b[111]
taps[112] <= altsyncram_r4d1:altsyncram2.q_b[112]
taps[113] <= altsyncram_r4d1:altsyncram2.q_b[113]
taps[114] <= altsyncram_r4d1:altsyncram2.q_b[114]
taps[115] <= altsyncram_r4d1:altsyncram2.q_b[115]
taps[116] <= altsyncram_r4d1:altsyncram2.q_b[116]
taps[117] <= altsyncram_r4d1:altsyncram2.q_b[117]
taps[118] <= altsyncram_r4d1:altsyncram2.q_b[118]
taps[119] <= altsyncram_r4d1:altsyncram2.q_b[119]
taps[120] <= altsyncram_r4d1:altsyncram2.q_b[120]
taps[121] <= altsyncram_r4d1:altsyncram2.q_b[121]
taps[122] <= altsyncram_r4d1:altsyncram2.q_b[122]
taps[123] <= altsyncram_r4d1:altsyncram2.q_b[123]
taps[124] <= altsyncram_r4d1:altsyncram2.q_b[124]
taps[125] <= altsyncram_r4d1:altsyncram2.q_b[125]
taps[126] <= altsyncram_r4d1:altsyncram2.q_b[126]
taps[127] <= altsyncram_r4d1:altsyncram2.q_b[127]
taps[128] <= altsyncram_r4d1:altsyncram2.q_b[128]
taps[129] <= altsyncram_r4d1:altsyncram2.q_b[129]
taps[130] <= altsyncram_r4d1:altsyncram2.q_b[130]
taps[131] <= altsyncram_r4d1:altsyncram2.q_b[131]
taps[132] <= altsyncram_r4d1:altsyncram2.q_b[132]
taps[133] <= altsyncram_r4d1:altsyncram2.q_b[133]
taps[134] <= altsyncram_r4d1:altsyncram2.q_b[134]
taps[135] <= altsyncram_r4d1:altsyncram2.q_b[135]
taps[136] <= altsyncram_r4d1:altsyncram2.q_b[136]
taps[137] <= altsyncram_r4d1:altsyncram2.q_b[137]
taps[138] <= altsyncram_r4d1:altsyncram2.q_b[138]
taps[139] <= altsyncram_r4d1:altsyncram2.q_b[139]
taps[140] <= altsyncram_r4d1:altsyncram2.q_b[140]
taps[141] <= altsyncram_r4d1:altsyncram2.q_b[141]
taps[142] <= altsyncram_r4d1:altsyncram2.q_b[142]
taps[143] <= altsyncram_r4d1:altsyncram2.q_b[143]
taps[144] <= altsyncram_r4d1:altsyncram2.q_b[144]
taps[145] <= altsyncram_r4d1:altsyncram2.q_b[145]
taps[146] <= altsyncram_r4d1:altsyncram2.q_b[146]
taps[147] <= altsyncram_r4d1:altsyncram2.q_b[147]
taps[148] <= altsyncram_r4d1:altsyncram2.q_b[148]
taps[149] <= altsyncram_r4d1:altsyncram2.q_b[149]
taps[150] <= altsyncram_r4d1:altsyncram2.q_b[150]
taps[151] <= altsyncram_r4d1:altsyncram2.q_b[151]
taps[152] <= altsyncram_r4d1:altsyncram2.q_b[152]
taps[153] <= altsyncram_r4d1:altsyncram2.q_b[153]
taps[154] <= altsyncram_r4d1:altsyncram2.q_b[154]
taps[155] <= altsyncram_r4d1:altsyncram2.q_b[155]
taps[156] <= altsyncram_r4d1:altsyncram2.q_b[156]
taps[157] <= altsyncram_r4d1:altsyncram2.q_b[157]
taps[158] <= altsyncram_r4d1:altsyncram2.q_b[158]
taps[159] <= altsyncram_r4d1:altsyncram2.q_b[159]
taps[160] <= altsyncram_r4d1:altsyncram2.q_b[160]
taps[161] <= altsyncram_r4d1:altsyncram2.q_b[161]
taps[162] <= altsyncram_r4d1:altsyncram2.q_b[162]
taps[163] <= altsyncram_r4d1:altsyncram2.q_b[163]
taps[164] <= altsyncram_r4d1:altsyncram2.q_b[164]
taps[165] <= altsyncram_r4d1:altsyncram2.q_b[165]
taps[166] <= altsyncram_r4d1:altsyncram2.q_b[166]
taps[167] <= altsyncram_r4d1:altsyncram2.q_b[167]
taps[168] <= altsyncram_r4d1:altsyncram2.q_b[168]
taps[169] <= altsyncram_r4d1:altsyncram2.q_b[169]
taps[170] <= altsyncram_r4d1:altsyncram2.q_b[170]
taps[171] <= altsyncram_r4d1:altsyncram2.q_b[171]
taps[172] <= altsyncram_r4d1:altsyncram2.q_b[172]
taps[173] <= altsyncram_r4d1:altsyncram2.q_b[173]
taps[174] <= altsyncram_r4d1:altsyncram2.q_b[174]
taps[175] <= altsyncram_r4d1:altsyncram2.q_b[175]
taps[176] <= altsyncram_r4d1:altsyncram2.q_b[176]
taps[177] <= altsyncram_r4d1:altsyncram2.q_b[177]
taps[178] <= altsyncram_r4d1:altsyncram2.q_b[178]
taps[179] <= altsyncram_r4d1:altsyncram2.q_b[179]
taps[180] <= altsyncram_r4d1:altsyncram2.q_b[180]
taps[181] <= altsyncram_r4d1:altsyncram2.q_b[181]
taps[182] <= altsyncram_r4d1:altsyncram2.q_b[182]
taps[183] <= altsyncram_r4d1:altsyncram2.q_b[183]
taps[184] <= altsyncram_r4d1:altsyncram2.q_b[184]
taps[185] <= altsyncram_r4d1:altsyncram2.q_b[185]
taps[186] <= altsyncram_r4d1:altsyncram2.q_b[186]
taps[187] <= altsyncram_r4d1:altsyncram2.q_b[187]
taps[188] <= altsyncram_r4d1:altsyncram2.q_b[188]
taps[189] <= altsyncram_r4d1:altsyncram2.q_b[189]
taps[190] <= altsyncram_r4d1:altsyncram2.q_b[190]
taps[191] <= altsyncram_r4d1:altsyncram2.q_b[191]
taps[192] <= altsyncram_r4d1:altsyncram2.q_b[192]
taps[193] <= altsyncram_r4d1:altsyncram2.q_b[193]
taps[194] <= altsyncram_r4d1:altsyncram2.q_b[194]
taps[195] <= altsyncram_r4d1:altsyncram2.q_b[195]
taps[196] <= altsyncram_r4d1:altsyncram2.q_b[196]
taps[197] <= altsyncram_r4d1:altsyncram2.q_b[197]
taps[198] <= altsyncram_r4d1:altsyncram2.q_b[198]
taps[199] <= altsyncram_r4d1:altsyncram2.q_b[199]
taps[200] <= altsyncram_r4d1:altsyncram2.q_b[200]
taps[201] <= altsyncram_r4d1:altsyncram2.q_b[201]
taps[202] <= altsyncram_r4d1:altsyncram2.q_b[202]
taps[203] <= altsyncram_r4d1:altsyncram2.q_b[203]
taps[204] <= altsyncram_r4d1:altsyncram2.q_b[204]
taps[205] <= altsyncram_r4d1:altsyncram2.q_b[205]
taps[206] <= altsyncram_r4d1:altsyncram2.q_b[206]
taps[207] <= altsyncram_r4d1:altsyncram2.q_b[207]
taps[208] <= altsyncram_r4d1:altsyncram2.q_b[208]
taps[209] <= altsyncram_r4d1:altsyncram2.q_b[209]
taps[210] <= altsyncram_r4d1:altsyncram2.q_b[210]
taps[211] <= altsyncram_r4d1:altsyncram2.q_b[211]
taps[212] <= altsyncram_r4d1:altsyncram2.q_b[212]
taps[213] <= altsyncram_r4d1:altsyncram2.q_b[213]
taps[214] <= altsyncram_r4d1:altsyncram2.q_b[214]
taps[215] <= altsyncram_r4d1:altsyncram2.q_b[215]
taps[216] <= altsyncram_r4d1:altsyncram2.q_b[216]
taps[217] <= altsyncram_r4d1:altsyncram2.q_b[217]
taps[218] <= altsyncram_r4d1:altsyncram2.q_b[218]
taps[219] <= altsyncram_r4d1:altsyncram2.q_b[219]
taps[220] <= altsyncram_r4d1:altsyncram2.q_b[220]
taps[221] <= altsyncram_r4d1:altsyncram2.q_b[221]
taps[222] <= altsyncram_r4d1:altsyncram2.q_b[222]
taps[223] <= altsyncram_r4d1:altsyncram2.q_b[223]
taps[224] <= altsyncram_r4d1:altsyncram2.q_b[224]
taps[225] <= altsyncram_r4d1:altsyncram2.q_b[225]
taps[226] <= altsyncram_r4d1:altsyncram2.q_b[226]
taps[227] <= altsyncram_r4d1:altsyncram2.q_b[227]
taps[228] <= altsyncram_r4d1:altsyncram2.q_b[228]
taps[229] <= altsyncram_r4d1:altsyncram2.q_b[229]
taps[230] <= altsyncram_r4d1:altsyncram2.q_b[230]
taps[231] <= altsyncram_r4d1:altsyncram2.q_b[231]
taps[232] <= altsyncram_r4d1:altsyncram2.q_b[232]
taps[233] <= altsyncram_r4d1:altsyncram2.q_b[233]
taps[234] <= altsyncram_r4d1:altsyncram2.q_b[234]
taps[235] <= altsyncram_r4d1:altsyncram2.q_b[235]
taps[236] <= altsyncram_r4d1:altsyncram2.q_b[236]
taps[237] <= altsyncram_r4d1:altsyncram2.q_b[237]
taps[238] <= altsyncram_r4d1:altsyncram2.q_b[238]
taps[239] <= altsyncram_r4d1:altsyncram2.q_b[239]
taps[240] <= altsyncram_r4d1:altsyncram2.q_b[240]
taps[241] <= altsyncram_r4d1:altsyncram2.q_b[241]
taps[242] <= altsyncram_r4d1:altsyncram2.q_b[242]
taps[243] <= altsyncram_r4d1:altsyncram2.q_b[243]
taps[244] <= altsyncram_r4d1:altsyncram2.q_b[244]
taps[245] <= altsyncram_r4d1:altsyncram2.q_b[245]
taps[246] <= altsyncram_r4d1:altsyncram2.q_b[246]
taps[247] <= altsyncram_r4d1:altsyncram2.q_b[247]
taps[248] <= altsyncram_r4d1:altsyncram2.q_b[248]
taps[249] <= altsyncram_r4d1:altsyncram2.q_b[249]
taps[250] <= altsyncram_r4d1:altsyncram2.q_b[250]
taps[251] <= altsyncram_r4d1:altsyncram2.q_b[251]
taps[252] <= altsyncram_r4d1:altsyncram2.q_b[252]
taps[253] <= altsyncram_r4d1:altsyncram2.q_b[253]
taps[254] <= altsyncram_r4d1:altsyncram2.q_b[254]
taps[255] <= altsyncram_r4d1:altsyncram2.q_b[255]


|img_coding|wavelet_transform_2D:wavelet_transform_2D_inst1|wavelet_transform_1D:wavelet_transform_1D_inst|shift_ram:shift_ram_inst1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ta01:auto_generated|altsyncram_r4d1:altsyncram2
aclr0 => ram_block5a0.CLR0
aclr0 => ram_block5a1.CLR0
aclr0 => ram_block5a2.CLR0
aclr0 => ram_block5a3.CLR0
aclr0 => ram_block5a4.CLR0
aclr0 => ram_block5a5.CLR0
aclr0 => ram_block5a6.CLR0
aclr0 => ram_block5a7.CLR0
aclr0 => ram_block5a8.CLR0
aclr0 => ram_block5a9.CLR0
aclr0 => ram_block5a10.CLR0
aclr0 => ram_block5a11.CLR0
aclr0 => ram_block5a12.CLR0
aclr0 => ram_block5a13.CLR0
aclr0 => ram_block5a14.CLR0
aclr0 => ram_block5a15.CLR0
aclr0 => ram_block5a16.CLR0
aclr0 => ram_block5a17.CLR0
aclr0 => ram_block5a18.CLR0
aclr0 => ram_block5a19.CLR0
aclr0 => ram_block5a20.CLR0
aclr0 => ram_block5a21.CLR0
aclr0 => ram_block5a22.CLR0
aclr0 => ram_block5a23.CLR0
aclr0 => ram_block5a24.CLR0
aclr0 => ram_block5a25.CLR0
aclr0 => ram_block5a26.CLR0
aclr0 => ram_block5a27.CLR0
aclr0 => ram_block5a28.CLR0
aclr0 => ram_block5a29.CLR0
aclr0 => ram_block5a30.CLR0
aclr0 => ram_block5a31.CLR0
aclr0 => ram_block5a32.CLR0
aclr0 => ram_block5a33.CLR0
aclr0 => ram_block5a34.CLR0
aclr0 => ram_block5a35.CLR0
aclr0 => ram_block5a36.CLR0
aclr0 => ram_block5a37.CLR0
aclr0 => ram_block5a38.CLR0
aclr0 => ram_block5a39.CLR0
aclr0 => ram_block5a40.CLR0
aclr0 => ram_block5a41.CLR0
aclr0 => ram_block5a42.CLR0
aclr0 => ram_block5a43.CLR0
aclr0 => ram_block5a44.CLR0
aclr0 => ram_block5a45.CLR0
aclr0 => ram_block5a46.CLR0
aclr0 => ram_block5a47.CLR0
aclr0 => ram_block5a48.CLR0
aclr0 => ram_block5a49.CLR0
aclr0 => ram_block5a50.CLR0
aclr0 => ram_block5a51.CLR0
aclr0 => ram_block5a52.CLR0
aclr0 => ram_block5a53.CLR0
aclr0 => ram_block5a54.CLR0
aclr0 => ram_block5a55.CLR0
aclr0 => ram_block5a56.CLR0
aclr0 => ram_block5a57.CLR0
aclr0 => ram_block5a58.CLR0
aclr0 => ram_block5a59.CLR0
aclr0 => ram_block5a60.CLR0
aclr0 => ram_block5a61.CLR0
aclr0 => ram_block5a62.CLR0
aclr0 => ram_block5a63.CLR0
aclr0 => ram_block5a64.CLR0
aclr0 => ram_block5a65.CLR0
aclr0 => ram_block5a66.CLR0
aclr0 => ram_block5a67.CLR0
aclr0 => ram_block5a68.CLR0
aclr0 => ram_block5a69.CLR0
aclr0 => ram_block5a70.CLR0
aclr0 => ram_block5a71.CLR0
aclr0 => ram_block5a72.CLR0
aclr0 => ram_block5a73.CLR0
aclr0 => ram_block5a74.CLR0
aclr0 => ram_block5a75.CLR0
aclr0 => ram_block5a76.CLR0
aclr0 => ram_block5a77.CLR0
aclr0 => ram_block5a78.CLR0
aclr0 => ram_block5a79.CLR0
aclr0 => ram_block5a80.CLR0
aclr0 => ram_block5a81.CLR0
aclr0 => ram_block5a82.CLR0
aclr0 => ram_block5a83.CLR0
aclr0 => ram_block5a84.CLR0
aclr0 => ram_block5a85.CLR0
aclr0 => ram_block5a86.CLR0
aclr0 => ram_block5a87.CLR0
aclr0 => ram_block5a88.CLR0
aclr0 => ram_block5a89.CLR0
aclr0 => ram_block5a90.CLR0
aclr0 => ram_block5a91.CLR0
aclr0 => ram_block5a92.CLR0
aclr0 => ram_block5a93.CLR0
aclr0 => ram_block5a94.CLR0
aclr0 => ram_block5a95.CLR0
aclr0 => ram_block5a96.CLR0
aclr0 => ram_block5a97.CLR0
aclr0 => ram_block5a98.CLR0
aclr0 => ram_block5a99.CLR0
aclr0 => ram_block5a100.CLR0
aclr0 => ram_block5a101.CLR0
aclr0 => ram_block5a102.CLR0
aclr0 => ram_block5a103.CLR0
aclr0 => ram_block5a104.CLR0
aclr0 => ram_block5a105.CLR0
aclr0 => ram_block5a106.CLR0
aclr0 => ram_block5a107.CLR0
aclr0 => ram_block5a108.CLR0
aclr0 => ram_block5a109.CLR0
aclr0 => ram_block5a110.CLR0
aclr0 => ram_block5a111.CLR0
aclr0 => ram_block5a112.CLR0
aclr0 => ram_block5a113.CLR0
aclr0 => ram_block5a114.CLR0
aclr0 => ram_block5a115.CLR0
aclr0 => ram_block5a116.CLR0
aclr0 => ram_block5a117.CLR0
aclr0 => ram_block5a118.CLR0
aclr0 => ram_block5a119.CLR0
aclr0 => ram_block5a120.CLR0
aclr0 => ram_block5a121.CLR0
aclr0 => ram_block5a122.CLR0
aclr0 => ram_block5a123.CLR0
aclr0 => ram_block5a124.CLR0
aclr0 => ram_block5a125.CLR0
aclr0 => ram_block5a126.CLR0
aclr0 => ram_block5a127.CLR0
aclr0 => ram_block5a128.CLR0
aclr0 => ram_block5a129.CLR0
aclr0 => ram_block5a130.CLR0
aclr0 => ram_block5a131.CLR0
aclr0 => ram_block5a132.CLR0
aclr0 => ram_block5a133.CLR0
aclr0 => ram_block5a134.CLR0
aclr0 => ram_block5a135.CLR0
aclr0 => ram_block5a136.CLR0
aclr0 => ram_block5a137.CLR0
aclr0 => ram_block5a138.CLR0
aclr0 => ram_block5a139.CLR0
aclr0 => ram_block5a140.CLR0
aclr0 => ram_block5a141.CLR0
aclr0 => ram_block5a142.CLR0
aclr0 => ram_block5a143.CLR0
aclr0 => ram_block5a144.CLR0
aclr0 => ram_block5a145.CLR0
aclr0 => ram_block5a146.CLR0
aclr0 => ram_block5a147.CLR0
aclr0 => ram_block5a148.CLR0
aclr0 => ram_block5a149.CLR0
aclr0 => ram_block5a150.CLR0
aclr0 => ram_block5a151.CLR0
aclr0 => ram_block5a152.CLR0
aclr0 => ram_block5a153.CLR0
aclr0 => ram_block5a154.CLR0
aclr0 => ram_block5a155.CLR0
aclr0 => ram_block5a156.CLR0
aclr0 => ram_block5a157.CLR0
aclr0 => ram_block5a158.CLR0
aclr0 => ram_block5a159.CLR0
aclr0 => ram_block5a160.CLR0
aclr0 => ram_block5a161.CLR0
aclr0 => ram_block5a162.CLR0
aclr0 => ram_block5a163.CLR0
aclr0 => ram_block5a164.CLR0
aclr0 => ram_block5a165.CLR0
aclr0 => ram_block5a166.CLR0
aclr0 => ram_block5a167.CLR0
aclr0 => ram_block5a168.CLR0
aclr0 => ram_block5a169.CLR0
aclr0 => ram_block5a170.CLR0
aclr0 => ram_block5a171.CLR0
aclr0 => ram_block5a172.CLR0
aclr0 => ram_block5a173.CLR0
aclr0 => ram_block5a174.CLR0
aclr0 => ram_block5a175.CLR0
aclr0 => ram_block5a176.CLR0
aclr0 => ram_block5a177.CLR0
aclr0 => ram_block5a178.CLR0
aclr0 => ram_block5a179.CLR0
aclr0 => ram_block5a180.CLR0
aclr0 => ram_block5a181.CLR0
aclr0 => ram_block5a182.CLR0
aclr0 => ram_block5a183.CLR0
aclr0 => ram_block5a184.CLR0
aclr0 => ram_block5a185.CLR0
aclr0 => ram_block5a186.CLR0
aclr0 => ram_block5a187.CLR0
aclr0 => ram_block5a188.CLR0
aclr0 => ram_block5a189.CLR0
aclr0 => ram_block5a190.CLR0
aclr0 => ram_block5a191.CLR0
aclr0 => ram_block5a192.CLR0
aclr0 => ram_block5a193.CLR0
aclr0 => ram_block5a194.CLR0
aclr0 => ram_block5a195.CLR0
aclr0 => ram_block5a196.CLR0
aclr0 => ram_block5a197.CLR0
aclr0 => ram_block5a198.CLR0
aclr0 => ram_block5a199.CLR0
aclr0 => ram_block5a200.CLR0
aclr0 => ram_block5a201.CLR0
aclr0 => ram_block5a202.CLR0
aclr0 => ram_block5a203.CLR0
aclr0 => ram_block5a204.CLR0
aclr0 => ram_block5a205.CLR0
aclr0 => ram_block5a206.CLR0
aclr0 => ram_block5a207.CLR0
aclr0 => ram_block5a208.CLR0
aclr0 => ram_block5a209.CLR0
aclr0 => ram_block5a210.CLR0
aclr0 => ram_block5a211.CLR0
aclr0 => ram_block5a212.CLR0
aclr0 => ram_block5a213.CLR0
aclr0 => ram_block5a214.CLR0
aclr0 => ram_block5a215.CLR0
aclr0 => ram_block5a216.CLR0
aclr0 => ram_block5a217.CLR0
aclr0 => ram_block5a218.CLR0
aclr0 => ram_block5a219.CLR0
aclr0 => ram_block5a220.CLR0
aclr0 => ram_block5a221.CLR0
aclr0 => ram_block5a222.CLR0
aclr0 => ram_block5a223.CLR0
aclr0 => ram_block5a224.CLR0
aclr0 => ram_block5a225.CLR0
aclr0 => ram_block5a226.CLR0
aclr0 => ram_block5a227.CLR0
aclr0 => ram_block5a228.CLR0
aclr0 => ram_block5a229.CLR0
aclr0 => ram_block5a230.CLR0
aclr0 => ram_block5a231.CLR0
aclr0 => ram_block5a232.CLR0
aclr0 => ram_block5a233.CLR0
aclr0 => ram_block5a234.CLR0
aclr0 => ram_block5a235.CLR0
aclr0 => ram_block5a236.CLR0
aclr0 => ram_block5a237.CLR0
aclr0 => ram_block5a238.CLR0
aclr0 => ram_block5a239.CLR0
aclr0 => ram_block5a240.CLR0
aclr0 => ram_block5a241.CLR0
aclr0 => ram_block5a242.CLR0
aclr0 => ram_block5a243.CLR0
aclr0 => ram_block5a244.CLR0
aclr0 => ram_block5a245.CLR0
aclr0 => ram_block5a246.CLR0
aclr0 => ram_block5a247.CLR0
aclr0 => ram_block5a248.CLR0
aclr0 => ram_block5a249.CLR0
aclr0 => ram_block5a250.CLR0
aclr0 => ram_block5a251.CLR0
aclr0 => ram_block5a252.CLR0
aclr0 => ram_block5a253.CLR0
aclr0 => ram_block5a254.CLR0
aclr0 => ram_block5a255.CLR0
address_a[0] => ram_block5a0.PORTAADDR
address_a[0] => ram_block5a1.PORTAADDR
address_a[0] => ram_block5a2.PORTAADDR
address_a[0] => ram_block5a3.PORTAADDR
address_a[0] => ram_block5a4.PORTAADDR
address_a[0] => ram_block5a5.PORTAADDR
address_a[0] => ram_block5a6.PORTAADDR
address_a[0] => ram_block5a7.PORTAADDR
address_a[0] => ram_block5a8.PORTAADDR
address_a[0] => ram_block5a9.PORTAADDR
address_a[0] => ram_block5a10.PORTAADDR
address_a[0] => ram_block5a11.PORTAADDR
address_a[0] => ram_block5a12.PORTAADDR
address_a[0] => ram_block5a13.PORTAADDR
address_a[0] => ram_block5a14.PORTAADDR
address_a[0] => ram_block5a15.PORTAADDR
address_a[0] => ram_block5a16.PORTAADDR
address_a[0] => ram_block5a17.PORTAADDR
address_a[0] => ram_block5a18.PORTAADDR
address_a[0] => ram_block5a19.PORTAADDR
address_a[0] => ram_block5a20.PORTAADDR
address_a[0] => ram_block5a21.PORTAADDR
address_a[0] => ram_block5a22.PORTAADDR
address_a[0] => ram_block5a23.PORTAADDR
address_a[0] => ram_block5a24.PORTAADDR
address_a[0] => ram_block5a25.PORTAADDR
address_a[0] => ram_block5a26.PORTAADDR
address_a[0] => ram_block5a27.PORTAADDR
address_a[0] => ram_block5a28.PORTAADDR
address_a[0] => ram_block5a29.PORTAADDR
address_a[0] => ram_block5a30.PORTAADDR
address_a[0] => ram_block5a31.PORTAADDR
address_a[0] => ram_block5a32.PORTAADDR
address_a[0] => ram_block5a33.PORTAADDR
address_a[0] => ram_block5a34.PORTAADDR
address_a[0] => ram_block5a35.PORTAADDR
address_a[0] => ram_block5a36.PORTAADDR
address_a[0] => ram_block5a37.PORTAADDR
address_a[0] => ram_block5a38.PORTAADDR
address_a[0] => ram_block5a39.PORTAADDR
address_a[0] => ram_block5a40.PORTAADDR
address_a[0] => ram_block5a41.PORTAADDR
address_a[0] => ram_block5a42.PORTAADDR
address_a[0] => ram_block5a43.PORTAADDR
address_a[0] => ram_block5a44.PORTAADDR
address_a[0] => ram_block5a45.PORTAADDR
address_a[0] => ram_block5a46.PORTAADDR
address_a[0] => ram_block5a47.PORTAADDR
address_a[0] => ram_block5a48.PORTAADDR
address_a[0] => ram_block5a49.PORTAADDR
address_a[0] => ram_block5a50.PORTAADDR
address_a[0] => ram_block5a51.PORTAADDR
address_a[0] => ram_block5a52.PORTAADDR
address_a[0] => ram_block5a53.PORTAADDR
address_a[0] => ram_block5a54.PORTAADDR
address_a[0] => ram_block5a55.PORTAADDR
address_a[0] => ram_block5a56.PORTAADDR
address_a[0] => ram_block5a57.PORTAADDR
address_a[0] => ram_block5a58.PORTAADDR
address_a[0] => ram_block5a59.PORTAADDR
address_a[0] => ram_block5a60.PORTAADDR
address_a[0] => ram_block5a61.PORTAADDR
address_a[0] => ram_block5a62.PORTAADDR
address_a[0] => ram_block5a63.PORTAADDR
address_a[0] => ram_block5a64.PORTAADDR
address_a[0] => ram_block5a65.PORTAADDR
address_a[0] => ram_block5a66.PORTAADDR
address_a[0] => ram_block5a67.PORTAADDR
address_a[0] => ram_block5a68.PORTAADDR
address_a[0] => ram_block5a69.PORTAADDR
address_a[0] => ram_block5a70.PORTAADDR
address_a[0] => ram_block5a71.PORTAADDR
address_a[0] => ram_block5a72.PORTAADDR
address_a[0] => ram_block5a73.PORTAADDR
address_a[0] => ram_block5a74.PORTAADDR
address_a[0] => ram_block5a75.PORTAADDR
address_a[0] => ram_block5a76.PORTAADDR
address_a[0] => ram_block5a77.PORTAADDR
address_a[0] => ram_block5a78.PORTAADDR
address_a[0] => ram_block5a79.PORTAADDR
address_a[0] => ram_block5a80.PORTAADDR
address_a[0] => ram_block5a81.PORTAADDR
address_a[0] => ram_block5a82.PORTAADDR
address_a[0] => ram_block5a83.PORTAADDR
address_a[0] => ram_block5a84.PORTAADDR
address_a[0] => ram_block5a85.PORTAADDR
address_a[0] => ram_block5a86.PORTAADDR
address_a[0] => ram_block5a87.PORTAADDR
address_a[0] => ram_block5a88.PORTAADDR
address_a[0] => ram_block5a89.PORTAADDR
address_a[0] => ram_block5a90.PORTAADDR
address_a[0] => ram_block5a91.PORTAADDR
address_a[0] => ram_block5a92.PORTAADDR
address_a[0] => ram_block5a93.PORTAADDR
address_a[0] => ram_block5a94.PORTAADDR
address_a[0] => ram_block5a95.PORTAADDR
address_a[0] => ram_block5a96.PORTAADDR
address_a[0] => ram_block5a97.PORTAADDR
address_a[0] => ram_block5a98.PORTAADDR
address_a[0] => ram_block5a99.PORTAADDR
address_a[0] => ram_block5a100.PORTAADDR
address_a[0] => ram_block5a101.PORTAADDR
address_a[0] => ram_block5a102.PORTAADDR
address_a[0] => ram_block5a103.PORTAADDR
address_a[0] => ram_block5a104.PORTAADDR
address_a[0] => ram_block5a105.PORTAADDR
address_a[0] => ram_block5a106.PORTAADDR
address_a[0] => ram_block5a107.PORTAADDR
address_a[0] => ram_block5a108.PORTAADDR
address_a[0] => ram_block5a109.PORTAADDR
address_a[0] => ram_block5a110.PORTAADDR
address_a[0] => ram_block5a111.PORTAADDR
address_a[0] => ram_block5a112.PORTAADDR
address_a[0] => ram_block5a113.PORTAADDR
address_a[0] => ram_block5a114.PORTAADDR
address_a[0] => ram_block5a115.PORTAADDR
address_a[0] => ram_block5a116.PORTAADDR
address_a[0] => ram_block5a117.PORTAADDR
address_a[0] => ram_block5a118.PORTAADDR
address_a[0] => ram_block5a119.PORTAADDR
address_a[0] => ram_block5a120.PORTAADDR
address_a[0] => ram_block5a121.PORTAADDR
address_a[0] => ram_block5a122.PORTAADDR
address_a[0] => ram_block5a123.PORTAADDR
address_a[0] => ram_block5a124.PORTAADDR
address_a[0] => ram_block5a125.PORTAADDR
address_a[0] => ram_block5a126.PORTAADDR
address_a[0] => ram_block5a127.PORTAADDR
address_a[0] => ram_block5a128.PORTAADDR
address_a[0] => ram_block5a129.PORTAADDR
address_a[0] => ram_block5a130.PORTAADDR
address_a[0] => ram_block5a131.PORTAADDR
address_a[0] => ram_block5a132.PORTAADDR
address_a[0] => ram_block5a133.PORTAADDR
address_a[0] => ram_block5a134.PORTAADDR
address_a[0] => ram_block5a135.PORTAADDR
address_a[0] => ram_block5a136.PORTAADDR
address_a[0] => ram_block5a137.PORTAADDR
address_a[0] => ram_block5a138.PORTAADDR
address_a[0] => ram_block5a139.PORTAADDR
address_a[0] => ram_block5a140.PORTAADDR
address_a[0] => ram_block5a141.PORTAADDR
address_a[0] => ram_block5a142.PORTAADDR
address_a[0] => ram_block5a143.PORTAADDR
address_a[0] => ram_block5a144.PORTAADDR
address_a[0] => ram_block5a145.PORTAADDR
address_a[0] => ram_block5a146.PORTAADDR
address_a[0] => ram_block5a147.PORTAADDR
address_a[0] => ram_block5a148.PORTAADDR
address_a[0] => ram_block5a149.PORTAADDR
address_a[0] => ram_block5a150.PORTAADDR
address_a[0] => ram_block5a151.PORTAADDR
address_a[0] => ram_block5a152.PORTAADDR
address_a[0] => ram_block5a153.PORTAADDR
address_a[0] => ram_block5a154.PORTAADDR
address_a[0] => ram_block5a155.PORTAADDR
address_a[0] => ram_block5a156.PORTAADDR
address_a[0] => ram_block5a157.PORTAADDR
address_a[0] => ram_block5a158.PORTAADDR
address_a[0] => ram_block5a159.PORTAADDR
address_a[0] => ram_block5a160.PORTAADDR
address_a[0] => ram_block5a161.PORTAADDR
address_a[0] => ram_block5a162.PORTAADDR
address_a[0] => ram_block5a163.PORTAADDR
address_a[0] => ram_block5a164.PORTAADDR
address_a[0] => ram_block5a165.PORTAADDR
address_a[0] => ram_block5a166.PORTAADDR
address_a[0] => ram_block5a167.PORTAADDR
address_a[0] => ram_block5a168.PORTAADDR
address_a[0] => ram_block5a169.PORTAADDR
address_a[0] => ram_block5a170.PORTAADDR
address_a[0] => ram_block5a171.PORTAADDR
address_a[0] => ram_block5a172.PORTAADDR
address_a[0] => ram_block5a173.PORTAADDR
address_a[0] => ram_block5a174.PORTAADDR
address_a[0] => ram_block5a175.PORTAADDR
address_a[0] => ram_block5a176.PORTAADDR
address_a[0] => ram_block5a177.PORTAADDR
address_a[0] => ram_block5a178.PORTAADDR
address_a[0] => ram_block5a179.PORTAADDR
address_a[0] => ram_block5a180.PORTAADDR
address_a[0] => ram_block5a181.PORTAADDR
address_a[0] => ram_block5a182.PORTAADDR
address_a[0] => ram_block5a183.PORTAADDR
address_a[0] => ram_block5a184.PORTAADDR
address_a[0] => ram_block5a185.PORTAADDR
address_a[0] => ram_block5a186.PORTAADDR
address_a[0] => ram_block5a187.PORTAADDR
address_a[0] => ram_block5a188.PORTAADDR
address_a[0] => ram_block5a189.PORTAADDR
address_a[0] => ram_block5a190.PORTAADDR
address_a[0] => ram_block5a191.PORTAADDR
address_a[0] => ram_block5a192.PORTAADDR
address_a[0] => ram_block5a193.PORTAADDR
address_a[0] => ram_block5a194.PORTAADDR
address_a[0] => ram_block5a195.PORTAADDR
address_a[0] => ram_block5a196.PORTAADDR
address_a[0] => ram_block5a197.PORTAADDR
address_a[0] => ram_block5a198.PORTAADDR
address_a[0] => ram_block5a199.PORTAADDR
address_a[0] => ram_block5a200.PORTAADDR
address_a[0] => ram_block5a201.PORTAADDR
address_a[0] => ram_block5a202.PORTAADDR
address_a[0] => ram_block5a203.PORTAADDR
address_a[0] => ram_block5a204.PORTAADDR
address_a[0] => ram_block5a205.PORTAADDR
address_a[0] => ram_block5a206.PORTAADDR
address_a[0] => ram_block5a207.PORTAADDR
address_a[0] => ram_block5a208.PORTAADDR
address_a[0] => ram_block5a209.PORTAADDR
address_a[0] => ram_block5a210.PORTAADDR
address_a[0] => ram_block5a211.PORTAADDR
address_a[0] => ram_block5a212.PORTAADDR
address_a[0] => ram_block5a213.PORTAADDR
address_a[0] => ram_block5a214.PORTAADDR
address_a[0] => ram_block5a215.PORTAADDR
address_a[0] => ram_block5a216.PORTAADDR
address_a[0] => ram_block5a217.PORTAADDR
address_a[0] => ram_block5a218.PORTAADDR
address_a[0] => ram_block5a219.PORTAADDR
address_a[0] => ram_block5a220.PORTAADDR
address_a[0] => ram_block5a221.PORTAADDR
address_a[0] => ram_block5a222.PORTAADDR
address_a[0] => ram_block5a223.PORTAADDR
address_a[0] => ram_block5a224.PORTAADDR
address_a[0] => ram_block5a225.PORTAADDR
address_a[0] => ram_block5a226.PORTAADDR
address_a[0] => ram_block5a227.PORTAADDR
address_a[0] => ram_block5a228.PORTAADDR
address_a[0] => ram_block5a229.PORTAADDR
address_a[0] => ram_block5a230.PORTAADDR
address_a[0] => ram_block5a231.PORTAADDR
address_a[0] => ram_block5a232.PORTAADDR
address_a[0] => ram_block5a233.PORTAADDR
address_a[0] => ram_block5a234.PORTAADDR
address_a[0] => ram_block5a235.PORTAADDR
address_a[0] => ram_block5a236.PORTAADDR
address_a[0] => ram_block5a237.PORTAADDR
address_a[0] => ram_block5a238.PORTAADDR
address_a[0] => ram_block5a239.PORTAADDR
address_a[0] => ram_block5a240.PORTAADDR
address_a[0] => ram_block5a241.PORTAADDR
address_a[0] => ram_block5a242.PORTAADDR
address_a[0] => ram_block5a243.PORTAADDR
address_a[0] => ram_block5a244.PORTAADDR
address_a[0] => ram_block5a245.PORTAADDR
address_a[0] => ram_block5a246.PORTAADDR
address_a[0] => ram_block5a247.PORTAADDR
address_a[0] => ram_block5a248.PORTAADDR
address_a[0] => ram_block5a249.PORTAADDR
address_a[0] => ram_block5a250.PORTAADDR
address_a[0] => ram_block5a251.PORTAADDR
address_a[0] => ram_block5a252.PORTAADDR
address_a[0] => ram_block5a253.PORTAADDR
address_a[0] => ram_block5a254.PORTAADDR
address_a[0] => ram_block5a255.PORTAADDR
address_a[1] => ram_block5a0.PORTAADDR1
address_a[1] => ram_block5a1.PORTAADDR1
address_a[1] => ram_block5a2.PORTAADDR1
address_a[1] => ram_block5a3.PORTAADDR1
address_a[1] => ram_block5a4.PORTAADDR1
address_a[1] => ram_block5a5.PORTAADDR1
address_a[1] => ram_block5a6.PORTAADDR1
address_a[1] => ram_block5a7.PORTAADDR1
address_a[1] => ram_block5a8.PORTAADDR1
address_a[1] => ram_block5a9.PORTAADDR1
address_a[1] => ram_block5a10.PORTAADDR1
address_a[1] => ram_block5a11.PORTAADDR1
address_a[1] => ram_block5a12.PORTAADDR1
address_a[1] => ram_block5a13.PORTAADDR1
address_a[1] => ram_block5a14.PORTAADDR1
address_a[1] => ram_block5a15.PORTAADDR1
address_a[1] => ram_block5a16.PORTAADDR1
address_a[1] => ram_block5a17.PORTAADDR1
address_a[1] => ram_block5a18.PORTAADDR1
address_a[1] => ram_block5a19.PORTAADDR1
address_a[1] => ram_block5a20.PORTAADDR1
address_a[1] => ram_block5a21.PORTAADDR1
address_a[1] => ram_block5a22.PORTAADDR1
address_a[1] => ram_block5a23.PORTAADDR1
address_a[1] => ram_block5a24.PORTAADDR1
address_a[1] => ram_block5a25.PORTAADDR1
address_a[1] => ram_block5a26.PORTAADDR1
address_a[1] => ram_block5a27.PORTAADDR1
address_a[1] => ram_block5a28.PORTAADDR1
address_a[1] => ram_block5a29.PORTAADDR1
address_a[1] => ram_block5a30.PORTAADDR1
address_a[1] => ram_block5a31.PORTAADDR1
address_a[1] => ram_block5a32.PORTAADDR1
address_a[1] => ram_block5a33.PORTAADDR1
address_a[1] => ram_block5a34.PORTAADDR1
address_a[1] => ram_block5a35.PORTAADDR1
address_a[1] => ram_block5a36.PORTAADDR1
address_a[1] => ram_block5a37.PORTAADDR1
address_a[1] => ram_block5a38.PORTAADDR1
address_a[1] => ram_block5a39.PORTAADDR1
address_a[1] => ram_block5a40.PORTAADDR1
address_a[1] => ram_block5a41.PORTAADDR1
address_a[1] => ram_block5a42.PORTAADDR1
address_a[1] => ram_block5a43.PORTAADDR1
address_a[1] => ram_block5a44.PORTAADDR1
address_a[1] => ram_block5a45.PORTAADDR1
address_a[1] => ram_block5a46.PORTAADDR1
address_a[1] => ram_block5a47.PORTAADDR1
address_a[1] => ram_block5a48.PORTAADDR1
address_a[1] => ram_block5a49.PORTAADDR1
address_a[1] => ram_block5a50.PORTAADDR1
address_a[1] => ram_block5a51.PORTAADDR1
address_a[1] => ram_block5a52.PORTAADDR1
address_a[1] => ram_block5a53.PORTAADDR1
address_a[1] => ram_block5a54.PORTAADDR1
address_a[1] => ram_block5a55.PORTAADDR1
address_a[1] => ram_block5a56.PORTAADDR1
address_a[1] => ram_block5a57.PORTAADDR1
address_a[1] => ram_block5a58.PORTAADDR1
address_a[1] => ram_block5a59.PORTAADDR1
address_a[1] => ram_block5a60.PORTAADDR1
address_a[1] => ram_block5a61.PORTAADDR1
address_a[1] => ram_block5a62.PORTAADDR1
address_a[1] => ram_block5a63.PORTAADDR1
address_a[1] => ram_block5a64.PORTAADDR1
address_a[1] => ram_block5a65.PORTAADDR1
address_a[1] => ram_block5a66.PORTAADDR1
address_a[1] => ram_block5a67.PORTAADDR1
address_a[1] => ram_block5a68.PORTAADDR1
address_a[1] => ram_block5a69.PORTAADDR1
address_a[1] => ram_block5a70.PORTAADDR1
address_a[1] => ram_block5a71.PORTAADDR1
address_a[1] => ram_block5a72.PORTAADDR1
address_a[1] => ram_block5a73.PORTAADDR1
address_a[1] => ram_block5a74.PORTAADDR1
address_a[1] => ram_block5a75.PORTAADDR1
address_a[1] => ram_block5a76.PORTAADDR1
address_a[1] => ram_block5a77.PORTAADDR1
address_a[1] => ram_block5a78.PORTAADDR1
address_a[1] => ram_block5a79.PORTAADDR1
address_a[1] => ram_block5a80.PORTAADDR1
address_a[1] => ram_block5a81.PORTAADDR1
address_a[1] => ram_block5a82.PORTAADDR1
address_a[1] => ram_block5a83.PORTAADDR1
address_a[1] => ram_block5a84.PORTAADDR1
address_a[1] => ram_block5a85.PORTAADDR1
address_a[1] => ram_block5a86.PORTAADDR1
address_a[1] => ram_block5a87.PORTAADDR1
address_a[1] => ram_block5a88.PORTAADDR1
address_a[1] => ram_block5a89.PORTAADDR1
address_a[1] => ram_block5a90.PORTAADDR1
address_a[1] => ram_block5a91.PORTAADDR1
address_a[1] => ram_block5a92.PORTAADDR1
address_a[1] => ram_block5a93.PORTAADDR1
address_a[1] => ram_block5a94.PORTAADDR1
address_a[1] => ram_block5a95.PORTAADDR1
address_a[1] => ram_block5a96.PORTAADDR1
address_a[1] => ram_block5a97.PORTAADDR1
address_a[1] => ram_block5a98.PORTAADDR1
address_a[1] => ram_block5a99.PORTAADDR1
address_a[1] => ram_block5a100.PORTAADDR1
address_a[1] => ram_block5a101.PORTAADDR1
address_a[1] => ram_block5a102.PORTAADDR1
address_a[1] => ram_block5a103.PORTAADDR1
address_a[1] => ram_block5a104.PORTAADDR1
address_a[1] => ram_block5a105.PORTAADDR1
address_a[1] => ram_block5a106.PORTAADDR1
address_a[1] => ram_block5a107.PORTAADDR1
address_a[1] => ram_block5a108.PORTAADDR1
address_a[1] => ram_block5a109.PORTAADDR1
address_a[1] => ram_block5a110.PORTAADDR1
address_a[1] => ram_block5a111.PORTAADDR1
address_a[1] => ram_block5a112.PORTAADDR1
address_a[1] => ram_block5a113.PORTAADDR1
address_a[1] => ram_block5a114.PORTAADDR1
address_a[1] => ram_block5a115.PORTAADDR1
address_a[1] => ram_block5a116.PORTAADDR1
address_a[1] => ram_block5a117.PORTAADDR1
address_a[1] => ram_block5a118.PORTAADDR1
address_a[1] => ram_block5a119.PORTAADDR1
address_a[1] => ram_block5a120.PORTAADDR1
address_a[1] => ram_block5a121.PORTAADDR1
address_a[1] => ram_block5a122.PORTAADDR1
address_a[1] => ram_block5a123.PORTAADDR1
address_a[1] => ram_block5a124.PORTAADDR1
address_a[1] => ram_block5a125.PORTAADDR1
address_a[1] => ram_block5a126.PORTAADDR1
address_a[1] => ram_block5a127.PORTAADDR1
address_a[1] => ram_block5a128.PORTAADDR1
address_a[1] => ram_block5a129.PORTAADDR1
address_a[1] => ram_block5a130.PORTAADDR1
address_a[1] => ram_block5a131.PORTAADDR1
address_a[1] => ram_block5a132.PORTAADDR1
address_a[1] => ram_block5a133.PORTAADDR1
address_a[1] => ram_block5a134.PORTAADDR1
address_a[1] => ram_block5a135.PORTAADDR1
address_a[1] => ram_block5a136.PORTAADDR1
address_a[1] => ram_block5a137.PORTAADDR1
address_a[1] => ram_block5a138.PORTAADDR1
address_a[1] => ram_block5a139.PORTAADDR1
address_a[1] => ram_block5a140.PORTAADDR1
address_a[1] => ram_block5a141.PORTAADDR1
address_a[1] => ram_block5a142.PORTAADDR1
address_a[1] => ram_block5a143.PORTAADDR1
address_a[1] => ram_block5a144.PORTAADDR1
address_a[1] => ram_block5a145.PORTAADDR1
address_a[1] => ram_block5a146.PORTAADDR1
address_a[1] => ram_block5a147.PORTAADDR1
address_a[1] => ram_block5a148.PORTAADDR1
address_a[1] => ram_block5a149.PORTAADDR1
address_a[1] => ram_block5a150.PORTAADDR1
address_a[1] => ram_block5a151.PORTAADDR1
address_a[1] => ram_block5a152.PORTAADDR1
address_a[1] => ram_block5a153.PORTAADDR1
address_a[1] => ram_block5a154.PORTAADDR1
address_a[1] => ram_block5a155.PORTAADDR1
address_a[1] => ram_block5a156.PORTAADDR1
address_a[1] => ram_block5a157.PORTAADDR1
address_a[1] => ram_block5a158.PORTAADDR1
address_a[1] => ram_block5a159.PORTAADDR1
address_a[1] => ram_block5a160.PORTAADDR1
address_a[1] => ram_block5a161.PORTAADDR1
address_a[1] => ram_block5a162.PORTAADDR1
address_a[1] => ram_block5a163.PORTAADDR1
address_a[1] => ram_block5a164.PORTAADDR1
address_a[1] => ram_block5a165.PORTAADDR1
address_a[1] => ram_block5a166.PORTAADDR1
address_a[1] => ram_block5a167.PORTAADDR1
address_a[1] => ram_block5a168.PORTAADDR1
address_a[1] => ram_block5a169.PORTAADDR1
address_a[1] => ram_block5a170.PORTAADDR1
address_a[1] => ram_block5a171.PORTAADDR1
address_a[1] => ram_block5a172.PORTAADDR1
address_a[1] => ram_block5a173.PORTAADDR1
address_a[1] => ram_block5a174.PORTAADDR1
address_a[1] => ram_block5a175.PORTAADDR1
address_a[1] => ram_block5a176.PORTAADDR1
address_a[1] => ram_block5a177.PORTAADDR1
address_a[1] => ram_block5a178.PORTAADDR1
address_a[1] => ram_block5a179.PORTAADDR1
address_a[1] => ram_block5a180.PORTAADDR1
address_a[1] => ram_block5a181.PORTAADDR1
address_a[1] => ram_block5a182.PORTAADDR1
address_a[1] => ram_block5a183.PORTAADDR1
address_a[1] => ram_block5a184.PORTAADDR1
address_a[1] => ram_block5a185.PORTAADDR1
address_a[1] => ram_block5a186.PORTAADDR1
address_a[1] => ram_block5a187.PORTAADDR1
address_a[1] => ram_block5a188.PORTAADDR1
address_a[1] => ram_block5a189.PORTAADDR1
address_a[1] => ram_block5a190.PORTAADDR1
address_a[1] => ram_block5a191.PORTAADDR1
address_a[1] => ram_block5a192.PORTAADDR1
address_a[1] => ram_block5a193.PORTAADDR1
address_a[1] => ram_block5a194.PORTAADDR1
address_a[1] => ram_block5a195.PORTAADDR1
address_a[1] => ram_block5a196.PORTAADDR1
address_a[1] => ram_block5a197.PORTAADDR1
address_a[1] => ram_block5a198.PORTAADDR1
address_a[1] => ram_block5a199.PORTAADDR1
address_a[1] => ram_block5a200.PORTAADDR1
address_a[1] => ram_block5a201.PORTAADDR1
address_a[1] => ram_block5a202.PORTAADDR1
address_a[1] => ram_block5a203.PORTAADDR1
address_a[1] => ram_block5a204.PORTAADDR1
address_a[1] => ram_block5a205.PORTAADDR1
address_a[1] => ram_block5a206.PORTAADDR1
address_a[1] => ram_block5a207.PORTAADDR1
address_a[1] => ram_block5a208.PORTAADDR1
address_a[1] => ram_block5a209.PORTAADDR1
address_a[1] => ram_block5a210.PORTAADDR1
address_a[1] => ram_block5a211.PORTAADDR1
address_a[1] => ram_block5a212.PORTAADDR1
address_a[1] => ram_block5a213.PORTAADDR1
address_a[1] => ram_block5a214.PORTAADDR1
address_a[1] => ram_block5a215.PORTAADDR1
address_a[1] => ram_block5a216.PORTAADDR1
address_a[1] => ram_block5a217.PORTAADDR1
address_a[1] => ram_block5a218.PORTAADDR1
address_a[1] => ram_block5a219.PORTAADDR1
address_a[1] => ram_block5a220.PORTAADDR1
address_a[1] => ram_block5a221.PORTAADDR1
address_a[1] => ram_block5a222.PORTAADDR1
address_a[1] => ram_block5a223.PORTAADDR1
address_a[1] => ram_block5a224.PORTAADDR1
address_a[1] => ram_block5a225.PORTAADDR1
address_a[1] => ram_block5a226.PORTAADDR1
address_a[1] => ram_block5a227.PORTAADDR1
address_a[1] => ram_block5a228.PORTAADDR1
address_a[1] => ram_block5a229.PORTAADDR1
address_a[1] => ram_block5a230.PORTAADDR1
address_a[1] => ram_block5a231.PORTAADDR1
address_a[1] => ram_block5a232.PORTAADDR1
address_a[1] => ram_block5a233.PORTAADDR1
address_a[1] => ram_block5a234.PORTAADDR1
address_a[1] => ram_block5a235.PORTAADDR1
address_a[1] => ram_block5a236.PORTAADDR1
address_a[1] => ram_block5a237.PORTAADDR1
address_a[1] => ram_block5a238.PORTAADDR1
address_a[1] => ram_block5a239.PORTAADDR1
address_a[1] => ram_block5a240.PORTAADDR1
address_a[1] => ram_block5a241.PORTAADDR1
address_a[1] => ram_block5a242.PORTAADDR1
address_a[1] => ram_block5a243.PORTAADDR1
address_a[1] => ram_block5a244.PORTAADDR1
address_a[1] => ram_block5a245.PORTAADDR1
address_a[1] => ram_block5a246.PORTAADDR1
address_a[1] => ram_block5a247.PORTAADDR1
address_a[1] => ram_block5a248.PORTAADDR1
address_a[1] => ram_block5a249.PORTAADDR1
address_a[1] => ram_block5a250.PORTAADDR1
address_a[1] => ram_block5a251.PORTAADDR1
address_a[1] => ram_block5a252.PORTAADDR1
address_a[1] => ram_block5a253.PORTAADDR1
address_a[1] => ram_block5a254.PORTAADDR1
address_a[1] => ram_block5a255.PORTAADDR1
address_a[2] => ram_block5a0.PORTAADDR2
address_a[2] => ram_block5a1.PORTAADDR2
address_a[2] => ram_block5a2.PORTAADDR2
address_a[2] => ram_block5a3.PORTAADDR2
address_a[2] => ram_block5a4.PORTAADDR2
address_a[2] => ram_block5a5.PORTAADDR2
address_a[2] => ram_block5a6.PORTAADDR2
address_a[2] => ram_block5a7.PORTAADDR2
address_a[2] => ram_block5a8.PORTAADDR2
address_a[2] => ram_block5a9.PORTAADDR2
address_a[2] => ram_block5a10.PORTAADDR2
address_a[2] => ram_block5a11.PORTAADDR2
address_a[2] => ram_block5a12.PORTAADDR2
address_a[2] => ram_block5a13.PORTAADDR2
address_a[2] => ram_block5a14.PORTAADDR2
address_a[2] => ram_block5a15.PORTAADDR2
address_a[2] => ram_block5a16.PORTAADDR2
address_a[2] => ram_block5a17.PORTAADDR2
address_a[2] => ram_block5a18.PORTAADDR2
address_a[2] => ram_block5a19.PORTAADDR2
address_a[2] => ram_block5a20.PORTAADDR2
address_a[2] => ram_block5a21.PORTAADDR2
address_a[2] => ram_block5a22.PORTAADDR2
address_a[2] => ram_block5a23.PORTAADDR2
address_a[2] => ram_block5a24.PORTAADDR2
address_a[2] => ram_block5a25.PORTAADDR2
address_a[2] => ram_block5a26.PORTAADDR2
address_a[2] => ram_block5a27.PORTAADDR2
address_a[2] => ram_block5a28.PORTAADDR2
address_a[2] => ram_block5a29.PORTAADDR2
address_a[2] => ram_block5a30.PORTAADDR2
address_a[2] => ram_block5a31.PORTAADDR2
address_a[2] => ram_block5a32.PORTAADDR2
address_a[2] => ram_block5a33.PORTAADDR2
address_a[2] => ram_block5a34.PORTAADDR2
address_a[2] => ram_block5a35.PORTAADDR2
address_a[2] => ram_block5a36.PORTAADDR2
address_a[2] => ram_block5a37.PORTAADDR2
address_a[2] => ram_block5a38.PORTAADDR2
address_a[2] => ram_block5a39.PORTAADDR2
address_a[2] => ram_block5a40.PORTAADDR2
address_a[2] => ram_block5a41.PORTAADDR2
address_a[2] => ram_block5a42.PORTAADDR2
address_a[2] => ram_block5a43.PORTAADDR2
address_a[2] => ram_block5a44.PORTAADDR2
address_a[2] => ram_block5a45.PORTAADDR2
address_a[2] => ram_block5a46.PORTAADDR2
address_a[2] => ram_block5a47.PORTAADDR2
address_a[2] => ram_block5a48.PORTAADDR2
address_a[2] => ram_block5a49.PORTAADDR2
address_a[2] => ram_block5a50.PORTAADDR2
address_a[2] => ram_block5a51.PORTAADDR2
address_a[2] => ram_block5a52.PORTAADDR2
address_a[2] => ram_block5a53.PORTAADDR2
address_a[2] => ram_block5a54.PORTAADDR2
address_a[2] => ram_block5a55.PORTAADDR2
address_a[2] => ram_block5a56.PORTAADDR2
address_a[2] => ram_block5a57.PORTAADDR2
address_a[2] => ram_block5a58.PORTAADDR2
address_a[2] => ram_block5a59.PORTAADDR2
address_a[2] => ram_block5a60.PORTAADDR2
address_a[2] => ram_block5a61.PORTAADDR2
address_a[2] => ram_block5a62.PORTAADDR2
address_a[2] => ram_block5a63.PORTAADDR2
address_a[2] => ram_block5a64.PORTAADDR2
address_a[2] => ram_block5a65.PORTAADDR2
address_a[2] => ram_block5a66.PORTAADDR2
address_a[2] => ram_block5a67.PORTAADDR2
address_a[2] => ram_block5a68.PORTAADDR2
address_a[2] => ram_block5a69.PORTAADDR2
address_a[2] => ram_block5a70.PORTAADDR2
address_a[2] => ram_block5a71.PORTAADDR2
address_a[2] => ram_block5a72.PORTAADDR2
address_a[2] => ram_block5a73.PORTAADDR2
address_a[2] => ram_block5a74.PORTAADDR2
address_a[2] => ram_block5a75.PORTAADDR2
address_a[2] => ram_block5a76.PORTAADDR2
address_a[2] => ram_block5a77.PORTAADDR2
address_a[2] => ram_block5a78.PORTAADDR2
address_a[2] => ram_block5a79.PORTAADDR2
address_a[2] => ram_block5a80.PORTAADDR2
address_a[2] => ram_block5a81.PORTAADDR2
address_a[2] => ram_block5a82.PORTAADDR2
address_a[2] => ram_block5a83.PORTAADDR2
address_a[2] => ram_block5a84.PORTAADDR2
address_a[2] => ram_block5a85.PORTAADDR2
address_a[2] => ram_block5a86.PORTAADDR2
address_a[2] => ram_block5a87.PORTAADDR2
address_a[2] => ram_block5a88.PORTAADDR2
address_a[2] => ram_block5a89.PORTAADDR2
address_a[2] => ram_block5a90.PORTAADDR2
address_a[2] => ram_block5a91.PORTAADDR2
address_a[2] => ram_block5a92.PORTAADDR2
address_a[2] => ram_block5a93.PORTAADDR2
address_a[2] => ram_block5a94.PORTAADDR2
address_a[2] => ram_block5a95.PORTAADDR2
address_a[2] => ram_block5a96.PORTAADDR2
address_a[2] => ram_block5a97.PORTAADDR2
address_a[2] => ram_block5a98.PORTAADDR2
address_a[2] => ram_block5a99.PORTAADDR2
address_a[2] => ram_block5a100.PORTAADDR2
address_a[2] => ram_block5a101.PORTAADDR2
address_a[2] => ram_block5a102.PORTAADDR2
address_a[2] => ram_block5a103.PORTAADDR2
address_a[2] => ram_block5a104.PORTAADDR2
address_a[2] => ram_block5a105.PORTAADDR2
address_a[2] => ram_block5a106.PORTAADDR2
address_a[2] => ram_block5a107.PORTAADDR2
address_a[2] => ram_block5a108.PORTAADDR2
address_a[2] => ram_block5a109.PORTAADDR2
address_a[2] => ram_block5a110.PORTAADDR2
address_a[2] => ram_block5a111.PORTAADDR2
address_a[2] => ram_block5a112.PORTAADDR2
address_a[2] => ram_block5a113.PORTAADDR2
address_a[2] => ram_block5a114.PORTAADDR2
address_a[2] => ram_block5a115.PORTAADDR2
address_a[2] => ram_block5a116.PORTAADDR2
address_a[2] => ram_block5a117.PORTAADDR2
address_a[2] => ram_block5a118.PORTAADDR2
address_a[2] => ram_block5a119.PORTAADDR2
address_a[2] => ram_block5a120.PORTAADDR2
address_a[2] => ram_block5a121.PORTAADDR2
address_a[2] => ram_block5a122.PORTAADDR2
address_a[2] => ram_block5a123.PORTAADDR2
address_a[2] => ram_block5a124.PORTAADDR2
address_a[2] => ram_block5a125.PORTAADDR2
address_a[2] => ram_block5a126.PORTAADDR2
address_a[2] => ram_block5a127.PORTAADDR2
address_a[2] => ram_block5a128.PORTAADDR2
address_a[2] => ram_block5a129.PORTAADDR2
address_a[2] => ram_block5a130.PORTAADDR2
address_a[2] => ram_block5a131.PORTAADDR2
address_a[2] => ram_block5a132.PORTAADDR2
address_a[2] => ram_block5a133.PORTAADDR2
address_a[2] => ram_block5a134.PORTAADDR2
address_a[2] => ram_block5a135.PORTAADDR2
address_a[2] => ram_block5a136.PORTAADDR2
address_a[2] => ram_block5a137.PORTAADDR2
address_a[2] => ram_block5a138.PORTAADDR2
address_a[2] => ram_block5a139.PORTAADDR2
address_a[2] => ram_block5a140.PORTAADDR2
address_a[2] => ram_block5a141.PORTAADDR2
address_a[2] => ram_block5a142.PORTAADDR2
address_a[2] => ram_block5a143.PORTAADDR2
address_a[2] => ram_block5a144.PORTAADDR2
address_a[2] => ram_block5a145.PORTAADDR2
address_a[2] => ram_block5a146.PORTAADDR2
address_a[2] => ram_block5a147.PORTAADDR2
address_a[2] => ram_block5a148.PORTAADDR2
address_a[2] => ram_block5a149.PORTAADDR2
address_a[2] => ram_block5a150.PORTAADDR2
address_a[2] => ram_block5a151.PORTAADDR2
address_a[2] => ram_block5a152.PORTAADDR2
address_a[2] => ram_block5a153.PORTAADDR2
address_a[2] => ram_block5a154.PORTAADDR2
address_a[2] => ram_block5a155.PORTAADDR2
address_a[2] => ram_block5a156.PORTAADDR2
address_a[2] => ram_block5a157.PORTAADDR2
address_a[2] => ram_block5a158.PORTAADDR2
address_a[2] => ram_block5a159.PORTAADDR2
address_a[2] => ram_block5a160.PORTAADDR2
address_a[2] => ram_block5a161.PORTAADDR2
address_a[2] => ram_block5a162.PORTAADDR2
address_a[2] => ram_block5a163.PORTAADDR2
address_a[2] => ram_block5a164.PORTAADDR2
address_a[2] => ram_block5a165.PORTAADDR2
address_a[2] => ram_block5a166.PORTAADDR2
address_a[2] => ram_block5a167.PORTAADDR2
address_a[2] => ram_block5a168.PORTAADDR2
address_a[2] => ram_block5a169.PORTAADDR2
address_a[2] => ram_block5a170.PORTAADDR2
address_a[2] => ram_block5a171.PORTAADDR2
address_a[2] => ram_block5a172.PORTAADDR2
address_a[2] => ram_block5a173.PORTAADDR2
address_a[2] => ram_block5a174.PORTAADDR2
address_a[2] => ram_block5a175.PORTAADDR2
address_a[2] => ram_block5a176.PORTAADDR2
address_a[2] => ram_block5a177.PORTAADDR2
address_a[2] => ram_block5a178.PORTAADDR2
address_a[2] => ram_block5a179.PORTAADDR2
address_a[2] => ram_block5a180.PORTAADDR2
address_a[2] => ram_block5a181.PORTAADDR2
address_a[2] => ram_block5a182.PORTAADDR2
address_a[2] => ram_block5a183.PORTAADDR2
address_a[2] => ram_block5a184.PORTAADDR2
address_a[2] => ram_block5a185.PORTAADDR2
address_a[2] => ram_block5a186.PORTAADDR2
address_a[2] => ram_block5a187.PORTAADDR2
address_a[2] => ram_block5a188.PORTAADDR2
address_a[2] => ram_block5a189.PORTAADDR2
address_a[2] => ram_block5a190.PORTAADDR2
address_a[2] => ram_block5a191.PORTAADDR2
address_a[2] => ram_block5a192.PORTAADDR2
address_a[2] => ram_block5a193.PORTAADDR2
address_a[2] => ram_block5a194.PORTAADDR2
address_a[2] => ram_block5a195.PORTAADDR2
address_a[2] => ram_block5a196.PORTAADDR2
address_a[2] => ram_block5a197.PORTAADDR2
address_a[2] => ram_block5a198.PORTAADDR2
address_a[2] => ram_block5a199.PORTAADDR2
address_a[2] => ram_block5a200.PORTAADDR2
address_a[2] => ram_block5a201.PORTAADDR2
address_a[2] => ram_block5a202.PORTAADDR2
address_a[2] => ram_block5a203.PORTAADDR2
address_a[2] => ram_block5a204.PORTAADDR2
address_a[2] => ram_block5a205.PORTAADDR2
address_a[2] => ram_block5a206.PORTAADDR2
address_a[2] => ram_block5a207.PORTAADDR2
address_a[2] => ram_block5a208.PORTAADDR2
address_a[2] => ram_block5a209.PORTAADDR2
address_a[2] => ram_block5a210.PORTAADDR2
address_a[2] => ram_block5a211.PORTAADDR2
address_a[2] => ram_block5a212.PORTAADDR2
address_a[2] => ram_block5a213.PORTAADDR2
address_a[2] => ram_block5a214.PORTAADDR2
address_a[2] => ram_block5a215.PORTAADDR2
address_a[2] => ram_block5a216.PORTAADDR2
address_a[2] => ram_block5a217.PORTAADDR2
address_a[2] => ram_block5a218.PORTAADDR2
address_a[2] => ram_block5a219.PORTAADDR2
address_a[2] => ram_block5a220.PORTAADDR2
address_a[2] => ram_block5a221.PORTAADDR2
address_a[2] => ram_block5a222.PORTAADDR2
address_a[2] => ram_block5a223.PORTAADDR2
address_a[2] => ram_block5a224.PORTAADDR2
address_a[2] => ram_block5a225.PORTAADDR2
address_a[2] => ram_block5a226.PORTAADDR2
address_a[2] => ram_block5a227.PORTAADDR2
address_a[2] => ram_block5a228.PORTAADDR2
address_a[2] => ram_block5a229.PORTAADDR2
address_a[2] => ram_block5a230.PORTAADDR2
address_a[2] => ram_block5a231.PORTAADDR2
address_a[2] => ram_block5a232.PORTAADDR2
address_a[2] => ram_block5a233.PORTAADDR2
address_a[2] => ram_block5a234.PORTAADDR2
address_a[2] => ram_block5a235.PORTAADDR2
address_a[2] => ram_block5a236.PORTAADDR2
address_a[2] => ram_block5a237.PORTAADDR2
address_a[2] => ram_block5a238.PORTAADDR2
address_a[2] => ram_block5a239.PORTAADDR2
address_a[2] => ram_block5a240.PORTAADDR2
address_a[2] => ram_block5a241.PORTAADDR2
address_a[2] => ram_block5a242.PORTAADDR2
address_a[2] => ram_block5a243.PORTAADDR2
address_a[2] => ram_block5a244.PORTAADDR2
address_a[2] => ram_block5a245.PORTAADDR2
address_a[2] => ram_block5a246.PORTAADDR2
address_a[2] => ram_block5a247.PORTAADDR2
address_a[2] => ram_block5a248.PORTAADDR2
address_a[2] => ram_block5a249.PORTAADDR2
address_a[2] => ram_block5a250.PORTAADDR2
address_a[2] => ram_block5a251.PORTAADDR2
address_a[2] => ram_block5a252.PORTAADDR2
address_a[2] => ram_block5a253.PORTAADDR2
address_a[2] => ram_block5a254.PORTAADDR2
address_a[2] => ram_block5a255.PORTAADDR2
address_a[3] => ram_block5a0.PORTAADDR3
address_a[3] => ram_block5a1.PORTAADDR3
address_a[3] => ram_block5a2.PORTAADDR3
address_a[3] => ram_block5a3.PORTAADDR3
address_a[3] => ram_block5a4.PORTAADDR3
address_a[3] => ram_block5a5.PORTAADDR3
address_a[3] => ram_block5a6.PORTAADDR3
address_a[3] => ram_block5a7.PORTAADDR3
address_a[3] => ram_block5a8.PORTAADDR3
address_a[3] => ram_block5a9.PORTAADDR3
address_a[3] => ram_block5a10.PORTAADDR3
address_a[3] => ram_block5a11.PORTAADDR3
address_a[3] => ram_block5a12.PORTAADDR3
address_a[3] => ram_block5a13.PORTAADDR3
address_a[3] => ram_block5a14.PORTAADDR3
address_a[3] => ram_block5a15.PORTAADDR3
address_a[3] => ram_block5a16.PORTAADDR3
address_a[3] => ram_block5a17.PORTAADDR3
address_a[3] => ram_block5a18.PORTAADDR3
address_a[3] => ram_block5a19.PORTAADDR3
address_a[3] => ram_block5a20.PORTAADDR3
address_a[3] => ram_block5a21.PORTAADDR3
address_a[3] => ram_block5a22.PORTAADDR3
address_a[3] => ram_block5a23.PORTAADDR3
address_a[3] => ram_block5a24.PORTAADDR3
address_a[3] => ram_block5a25.PORTAADDR3
address_a[3] => ram_block5a26.PORTAADDR3
address_a[3] => ram_block5a27.PORTAADDR3
address_a[3] => ram_block5a28.PORTAADDR3
address_a[3] => ram_block5a29.PORTAADDR3
address_a[3] => ram_block5a30.PORTAADDR3
address_a[3] => ram_block5a31.PORTAADDR3
address_a[3] => ram_block5a32.PORTAADDR3
address_a[3] => ram_block5a33.PORTAADDR3
address_a[3] => ram_block5a34.PORTAADDR3
address_a[3] => ram_block5a35.PORTAADDR3
address_a[3] => ram_block5a36.PORTAADDR3
address_a[3] => ram_block5a37.PORTAADDR3
address_a[3] => ram_block5a38.PORTAADDR3
address_a[3] => ram_block5a39.PORTAADDR3
address_a[3] => ram_block5a40.PORTAADDR3
address_a[3] => ram_block5a41.PORTAADDR3
address_a[3] => ram_block5a42.PORTAADDR3
address_a[3] => ram_block5a43.PORTAADDR3
address_a[3] => ram_block5a44.PORTAADDR3
address_a[3] => ram_block5a45.PORTAADDR3
address_a[3] => ram_block5a46.PORTAADDR3
address_a[3] => ram_block5a47.PORTAADDR3
address_a[3] => ram_block5a48.PORTAADDR3
address_a[3] => ram_block5a49.PORTAADDR3
address_a[3] => ram_block5a50.PORTAADDR3
address_a[3] => ram_block5a51.PORTAADDR3
address_a[3] => ram_block5a52.PORTAADDR3
address_a[3] => ram_block5a53.PORTAADDR3
address_a[3] => ram_block5a54.PORTAADDR3
address_a[3] => ram_block5a55.PORTAADDR3
address_a[3] => ram_block5a56.PORTAADDR3
address_a[3] => ram_block5a57.PORTAADDR3
address_a[3] => ram_block5a58.PORTAADDR3
address_a[3] => ram_block5a59.PORTAADDR3
address_a[3] => ram_block5a60.PORTAADDR3
address_a[3] => ram_block5a61.PORTAADDR3
address_a[3] => ram_block5a62.PORTAADDR3
address_a[3] => ram_block5a63.PORTAADDR3
address_a[3] => ram_block5a64.PORTAADDR3
address_a[3] => ram_block5a65.PORTAADDR3
address_a[3] => ram_block5a66.PORTAADDR3
address_a[3] => ram_block5a67.PORTAADDR3
address_a[3] => ram_block5a68.PORTAADDR3
address_a[3] => ram_block5a69.PORTAADDR3
address_a[3] => ram_block5a70.PORTAADDR3
address_a[3] => ram_block5a71.PORTAADDR3
address_a[3] => ram_block5a72.PORTAADDR3
address_a[3] => ram_block5a73.PORTAADDR3
address_a[3] => ram_block5a74.PORTAADDR3
address_a[3] => ram_block5a75.PORTAADDR3
address_a[3] => ram_block5a76.PORTAADDR3
address_a[3] => ram_block5a77.PORTAADDR3
address_a[3] => ram_block5a78.PORTAADDR3
address_a[3] => ram_block5a79.PORTAADDR3
address_a[3] => ram_block5a80.PORTAADDR3
address_a[3] => ram_block5a81.PORTAADDR3
address_a[3] => ram_block5a82.PORTAADDR3
address_a[3] => ram_block5a83.PORTAADDR3
address_a[3] => ram_block5a84.PORTAADDR3
address_a[3] => ram_block5a85.PORTAADDR3
address_a[3] => ram_block5a86.PORTAADDR3
address_a[3] => ram_block5a87.PORTAADDR3
address_a[3] => ram_block5a88.PORTAADDR3
address_a[3] => ram_block5a89.PORTAADDR3
address_a[3] => ram_block5a90.PORTAADDR3
address_a[3] => ram_block5a91.PORTAADDR3
address_a[3] => ram_block5a92.PORTAADDR3
address_a[3] => ram_block5a93.PORTAADDR3
address_a[3] => ram_block5a94.PORTAADDR3
address_a[3] => ram_block5a95.PORTAADDR3
address_a[3] => ram_block5a96.PORTAADDR3
address_a[3] => ram_block5a97.PORTAADDR3
address_a[3] => ram_block5a98.PORTAADDR3
address_a[3] => ram_block5a99.PORTAADDR3
address_a[3] => ram_block5a100.PORTAADDR3
address_a[3] => ram_block5a101.PORTAADDR3
address_a[3] => ram_block5a102.PORTAADDR3
address_a[3] => ram_block5a103.PORTAADDR3
address_a[3] => ram_block5a104.PORTAADDR3
address_a[3] => ram_block5a105.PORTAADDR3
address_a[3] => ram_block5a106.PORTAADDR3
address_a[3] => ram_block5a107.PORTAADDR3
address_a[3] => ram_block5a108.PORTAADDR3
address_a[3] => ram_block5a109.PORTAADDR3
address_a[3] => ram_block5a110.PORTAADDR3
address_a[3] => ram_block5a111.PORTAADDR3
address_a[3] => ram_block5a112.PORTAADDR3
address_a[3] => ram_block5a113.PORTAADDR3
address_a[3] => ram_block5a114.PORTAADDR3
address_a[3] => ram_block5a115.PORTAADDR3
address_a[3] => ram_block5a116.PORTAADDR3
address_a[3] => ram_block5a117.PORTAADDR3
address_a[3] => ram_block5a118.PORTAADDR3
address_a[3] => ram_block5a119.PORTAADDR3
address_a[3] => ram_block5a120.PORTAADDR3
address_a[3] => ram_block5a121.PORTAADDR3
address_a[3] => ram_block5a122.PORTAADDR3
address_a[3] => ram_block5a123.PORTAADDR3
address_a[3] => ram_block5a124.PORTAADDR3
address_a[3] => ram_block5a125.PORTAADDR3
address_a[3] => ram_block5a126.PORTAADDR3
address_a[3] => ram_block5a127.PORTAADDR3
address_a[3] => ram_block5a128.PORTAADDR3
address_a[3] => ram_block5a129.PORTAADDR3
address_a[3] => ram_block5a130.PORTAADDR3
address_a[3] => ram_block5a131.PORTAADDR3
address_a[3] => ram_block5a132.PORTAADDR3
address_a[3] => ram_block5a133.PORTAADDR3
address_a[3] => ram_block5a134.PORTAADDR3
address_a[3] => ram_block5a135.PORTAADDR3
address_a[3] => ram_block5a136.PORTAADDR3
address_a[3] => ram_block5a137.PORTAADDR3
address_a[3] => ram_block5a138.PORTAADDR3
address_a[3] => ram_block5a139.PORTAADDR3
address_a[3] => ram_block5a140.PORTAADDR3
address_a[3] => ram_block5a141.PORTAADDR3
address_a[3] => ram_block5a142.PORTAADDR3
address_a[3] => ram_block5a143.PORTAADDR3
address_a[3] => ram_block5a144.PORTAADDR3
address_a[3] => ram_block5a145.PORTAADDR3
address_a[3] => ram_block5a146.PORTAADDR3
address_a[3] => ram_block5a147.PORTAADDR3
address_a[3] => ram_block5a148.PORTAADDR3
address_a[3] => ram_block5a149.PORTAADDR3
address_a[3] => ram_block5a150.PORTAADDR3
address_a[3] => ram_block5a151.PORTAADDR3
address_a[3] => ram_block5a152.PORTAADDR3
address_a[3] => ram_block5a153.PORTAADDR3
address_a[3] => ram_block5a154.PORTAADDR3
address_a[3] => ram_block5a155.PORTAADDR3
address_a[3] => ram_block5a156.PORTAADDR3
address_a[3] => ram_block5a157.PORTAADDR3
address_a[3] => ram_block5a158.PORTAADDR3
address_a[3] => ram_block5a159.PORTAADDR3
address_a[3] => ram_block5a160.PORTAADDR3
address_a[3] => ram_block5a161.PORTAADDR3
address_a[3] => ram_block5a162.PORTAADDR3
address_a[3] => ram_block5a163.PORTAADDR3
address_a[3] => ram_block5a164.PORTAADDR3
address_a[3] => ram_block5a165.PORTAADDR3
address_a[3] => ram_block5a166.PORTAADDR3
address_a[3] => ram_block5a167.PORTAADDR3
address_a[3] => ram_block5a168.PORTAADDR3
address_a[3] => ram_block5a169.PORTAADDR3
address_a[3] => ram_block5a170.PORTAADDR3
address_a[3] => ram_block5a171.PORTAADDR3
address_a[3] => ram_block5a172.PORTAADDR3
address_a[3] => ram_block5a173.PORTAADDR3
address_a[3] => ram_block5a174.PORTAADDR3
address_a[3] => ram_block5a175.PORTAADDR3
address_a[3] => ram_block5a176.PORTAADDR3
address_a[3] => ram_block5a177.PORTAADDR3
address_a[3] => ram_block5a178.PORTAADDR3
address_a[3] => ram_block5a179.PORTAADDR3
address_a[3] => ram_block5a180.PORTAADDR3
address_a[3] => ram_block5a181.PORTAADDR3
address_a[3] => ram_block5a182.PORTAADDR3
address_a[3] => ram_block5a183.PORTAADDR3
address_a[3] => ram_block5a184.PORTAADDR3
address_a[3] => ram_block5a185.PORTAADDR3
address_a[3] => ram_block5a186.PORTAADDR3
address_a[3] => ram_block5a187.PORTAADDR3
address_a[3] => ram_block5a188.PORTAADDR3
address_a[3] => ram_block5a189.PORTAADDR3
address_a[3] => ram_block5a190.PORTAADDR3
address_a[3] => ram_block5a191.PORTAADDR3
address_a[3] => ram_block5a192.PORTAADDR3
address_a[3] => ram_block5a193.PORTAADDR3
address_a[3] => ram_block5a194.PORTAADDR3
address_a[3] => ram_block5a195.PORTAADDR3
address_a[3] => ram_block5a196.PORTAADDR3
address_a[3] => ram_block5a197.PORTAADDR3
address_a[3] => ram_block5a198.PORTAADDR3
address_a[3] => ram_block5a199.PORTAADDR3
address_a[3] => ram_block5a200.PORTAADDR3
address_a[3] => ram_block5a201.PORTAADDR3
address_a[3] => ram_block5a202.PORTAADDR3
address_a[3] => ram_block5a203.PORTAADDR3
address_a[3] => ram_block5a204.PORTAADDR3
address_a[3] => ram_block5a205.PORTAADDR3
address_a[3] => ram_block5a206.PORTAADDR3
address_a[3] => ram_block5a207.PORTAADDR3
address_a[3] => ram_block5a208.PORTAADDR3
address_a[3] => ram_block5a209.PORTAADDR3
address_a[3] => ram_block5a210.PORTAADDR3
address_a[3] => ram_block5a211.PORTAADDR3
address_a[3] => ram_block5a212.PORTAADDR3
address_a[3] => ram_block5a213.PORTAADDR3
address_a[3] => ram_block5a214.PORTAADDR3
address_a[3] => ram_block5a215.PORTAADDR3
address_a[3] => ram_block5a216.PORTAADDR3
address_a[3] => ram_block5a217.PORTAADDR3
address_a[3] => ram_block5a218.PORTAADDR3
address_a[3] => ram_block5a219.PORTAADDR3
address_a[3] => ram_block5a220.PORTAADDR3
address_a[3] => ram_block5a221.PORTAADDR3
address_a[3] => ram_block5a222.PORTAADDR3
address_a[3] => ram_block5a223.PORTAADDR3
address_a[3] => ram_block5a224.PORTAADDR3
address_a[3] => ram_block5a225.PORTAADDR3
address_a[3] => ram_block5a226.PORTAADDR3
address_a[3] => ram_block5a227.PORTAADDR3
address_a[3] => ram_block5a228.PORTAADDR3
address_a[3] => ram_block5a229.PORTAADDR3
address_a[3] => ram_block5a230.PORTAADDR3
address_a[3] => ram_block5a231.PORTAADDR3
address_a[3] => ram_block5a232.PORTAADDR3
address_a[3] => ram_block5a233.PORTAADDR3
address_a[3] => ram_block5a234.PORTAADDR3
address_a[3] => ram_block5a235.PORTAADDR3
address_a[3] => ram_block5a236.PORTAADDR3
address_a[3] => ram_block5a237.PORTAADDR3
address_a[3] => ram_block5a238.PORTAADDR3
address_a[3] => ram_block5a239.PORTAADDR3
address_a[3] => ram_block5a240.PORTAADDR3
address_a[3] => ram_block5a241.PORTAADDR3
address_a[3] => ram_block5a242.PORTAADDR3
address_a[3] => ram_block5a243.PORTAADDR3
address_a[3] => ram_block5a244.PORTAADDR3
address_a[3] => ram_block5a245.PORTAADDR3
address_a[3] => ram_block5a246.PORTAADDR3
address_a[3] => ram_block5a247.PORTAADDR3
address_a[3] => ram_block5a248.PORTAADDR3
address_a[3] => ram_block5a249.PORTAADDR3
address_a[3] => ram_block5a250.PORTAADDR3
address_a[3] => ram_block5a251.PORTAADDR3
address_a[3] => ram_block5a252.PORTAADDR3
address_a[3] => ram_block5a253.PORTAADDR3
address_a[3] => ram_block5a254.PORTAADDR3
address_a[3] => ram_block5a255.PORTAADDR3
address_a[4] => ram_block5a0.PORTAADDR4
address_a[4] => ram_block5a1.PORTAADDR4
address_a[4] => ram_block5a2.PORTAADDR4
address_a[4] => ram_block5a3.PORTAADDR4
address_a[4] => ram_block5a4.PORTAADDR4
address_a[4] => ram_block5a5.PORTAADDR4
address_a[4] => ram_block5a6.PORTAADDR4
address_a[4] => ram_block5a7.PORTAADDR4
address_a[4] => ram_block5a8.PORTAADDR4
address_a[4] => ram_block5a9.PORTAADDR4
address_a[4] => ram_block5a10.PORTAADDR4
address_a[4] => ram_block5a11.PORTAADDR4
address_a[4] => ram_block5a12.PORTAADDR4
address_a[4] => ram_block5a13.PORTAADDR4
address_a[4] => ram_block5a14.PORTAADDR4
address_a[4] => ram_block5a15.PORTAADDR4
address_a[4] => ram_block5a16.PORTAADDR4
address_a[4] => ram_block5a17.PORTAADDR4
address_a[4] => ram_block5a18.PORTAADDR4
address_a[4] => ram_block5a19.PORTAADDR4
address_a[4] => ram_block5a20.PORTAADDR4
address_a[4] => ram_block5a21.PORTAADDR4
address_a[4] => ram_block5a22.PORTAADDR4
address_a[4] => ram_block5a23.PORTAADDR4
address_a[4] => ram_block5a24.PORTAADDR4
address_a[4] => ram_block5a25.PORTAADDR4
address_a[4] => ram_block5a26.PORTAADDR4
address_a[4] => ram_block5a27.PORTAADDR4
address_a[4] => ram_block5a28.PORTAADDR4
address_a[4] => ram_block5a29.PORTAADDR4
address_a[4] => ram_block5a30.PORTAADDR4
address_a[4] => ram_block5a31.PORTAADDR4
address_a[4] => ram_block5a32.PORTAADDR4
address_a[4] => ram_block5a33.PORTAADDR4
address_a[4] => ram_block5a34.PORTAADDR4
address_a[4] => ram_block5a35.PORTAADDR4
address_a[4] => ram_block5a36.PORTAADDR4
address_a[4] => ram_block5a37.PORTAADDR4
address_a[4] => ram_block5a38.PORTAADDR4
address_a[4] => ram_block5a39.PORTAADDR4
address_a[4] => ram_block5a40.PORTAADDR4
address_a[4] => ram_block5a41.PORTAADDR4
address_a[4] => ram_block5a42.PORTAADDR4
address_a[4] => ram_block5a43.PORTAADDR4
address_a[4] => ram_block5a44.PORTAADDR4
address_a[4] => ram_block5a45.PORTAADDR4
address_a[4] => ram_block5a46.PORTAADDR4
address_a[4] => ram_block5a47.PORTAADDR4
address_a[4] => ram_block5a48.PORTAADDR4
address_a[4] => ram_block5a49.PORTAADDR4
address_a[4] => ram_block5a50.PORTAADDR4
address_a[4] => ram_block5a51.PORTAADDR4
address_a[4] => ram_block5a52.PORTAADDR4
address_a[4] => ram_block5a53.PORTAADDR4
address_a[4] => ram_block5a54.PORTAADDR4
address_a[4] => ram_block5a55.PORTAADDR4
address_a[4] => ram_block5a56.PORTAADDR4
address_a[4] => ram_block5a57.PORTAADDR4
address_a[4] => ram_block5a58.PORTAADDR4
address_a[4] => ram_block5a59.PORTAADDR4
address_a[4] => ram_block5a60.PORTAADDR4
address_a[4] => ram_block5a61.PORTAADDR4
address_a[4] => ram_block5a62.PORTAADDR4
address_a[4] => ram_block5a63.PORTAADDR4
address_a[4] => ram_block5a64.PORTAADDR4
address_a[4] => ram_block5a65.PORTAADDR4
address_a[4] => ram_block5a66.PORTAADDR4
address_a[4] => ram_block5a67.PORTAADDR4
address_a[4] => ram_block5a68.PORTAADDR4
address_a[4] => ram_block5a69.PORTAADDR4
address_a[4] => ram_block5a70.PORTAADDR4
address_a[4] => ram_block5a71.PORTAADDR4
address_a[4] => ram_block5a72.PORTAADDR4
address_a[4] => ram_block5a73.PORTAADDR4
address_a[4] => ram_block5a74.PORTAADDR4
address_a[4] => ram_block5a75.PORTAADDR4
address_a[4] => ram_block5a76.PORTAADDR4
address_a[4] => ram_block5a77.PORTAADDR4
address_a[4] => ram_block5a78.PORTAADDR4
address_a[4] => ram_block5a79.PORTAADDR4
address_a[4] => ram_block5a80.PORTAADDR4
address_a[4] => ram_block5a81.PORTAADDR4
address_a[4] => ram_block5a82.PORTAADDR4
address_a[4] => ram_block5a83.PORTAADDR4
address_a[4] => ram_block5a84.PORTAADDR4
address_a[4] => ram_block5a85.PORTAADDR4
address_a[4] => ram_block5a86.PORTAADDR4
address_a[4] => ram_block5a87.PORTAADDR4
address_a[4] => ram_block5a88.PORTAADDR4
address_a[4] => ram_block5a89.PORTAADDR4
address_a[4] => ram_block5a90.PORTAADDR4
address_a[4] => ram_block5a91.PORTAADDR4
address_a[4] => ram_block5a92.PORTAADDR4
address_a[4] => ram_block5a93.PORTAADDR4
address_a[4] => ram_block5a94.PORTAADDR4
address_a[4] => ram_block5a95.PORTAADDR4
address_a[4] => ram_block5a96.PORTAADDR4
address_a[4] => ram_block5a97.PORTAADDR4
address_a[4] => ram_block5a98.PORTAADDR4
address_a[4] => ram_block5a99.PORTAADDR4
address_a[4] => ram_block5a100.PORTAADDR4
address_a[4] => ram_block5a101.PORTAADDR4
address_a[4] => ram_block5a102.PORTAADDR4
address_a[4] => ram_block5a103.PORTAADDR4
address_a[4] => ram_block5a104.PORTAADDR4
address_a[4] => ram_block5a105.PORTAADDR4
address_a[4] => ram_block5a106.PORTAADDR4
address_a[4] => ram_block5a107.PORTAADDR4
address_a[4] => ram_block5a108.PORTAADDR4
address_a[4] => ram_block5a109.PORTAADDR4
address_a[4] => ram_block5a110.PORTAADDR4
address_a[4] => ram_block5a111.PORTAADDR4
address_a[4] => ram_block5a112.PORTAADDR4
address_a[4] => ram_block5a113.PORTAADDR4
address_a[4] => ram_block5a114.PORTAADDR4
address_a[4] => ram_block5a115.PORTAADDR4
address_a[4] => ram_block5a116.PORTAADDR4
address_a[4] => ram_block5a117.PORTAADDR4
address_a[4] => ram_block5a118.PORTAADDR4
address_a[4] => ram_block5a119.PORTAADDR4
address_a[4] => ram_block5a120.PORTAADDR4
address_a[4] => ram_block5a121.PORTAADDR4
address_a[4] => ram_block5a122.PORTAADDR4
address_a[4] => ram_block5a123.PORTAADDR4
address_a[4] => ram_block5a124.PORTAADDR4
address_a[4] => ram_block5a125.PORTAADDR4
address_a[4] => ram_block5a126.PORTAADDR4
address_a[4] => ram_block5a127.PORTAADDR4
address_a[4] => ram_block5a128.PORTAADDR4
address_a[4] => ram_block5a129.PORTAADDR4
address_a[4] => ram_block5a130.PORTAADDR4
address_a[4] => ram_block5a131.PORTAADDR4
address_a[4] => ram_block5a132.PORTAADDR4
address_a[4] => ram_block5a133.PORTAADDR4
address_a[4] => ram_block5a134.PORTAADDR4
address_a[4] => ram_block5a135.PORTAADDR4
address_a[4] => ram_block5a136.PORTAADDR4
address_a[4] => ram_block5a137.PORTAADDR4
address_a[4] => ram_block5a138.PORTAADDR4
address_a[4] => ram_block5a139.PORTAADDR4
address_a[4] => ram_block5a140.PORTAADDR4
address_a[4] => ram_block5a141.PORTAADDR4
address_a[4] => ram_block5a142.PORTAADDR4
address_a[4] => ram_block5a143.PORTAADDR4
address_a[4] => ram_block5a144.PORTAADDR4
address_a[4] => ram_block5a145.PORTAADDR4
address_a[4] => ram_block5a146.PORTAADDR4
address_a[4] => ram_block5a147.PORTAADDR4
address_a[4] => ram_block5a148.PORTAADDR4
address_a[4] => ram_block5a149.PORTAADDR4
address_a[4] => ram_block5a150.PORTAADDR4
address_a[4] => ram_block5a151.PORTAADDR4
address_a[4] => ram_block5a152.PORTAADDR4
address_a[4] => ram_block5a153.PORTAADDR4
address_a[4] => ram_block5a154.PORTAADDR4
address_a[4] => ram_block5a155.PORTAADDR4
address_a[4] => ram_block5a156.PORTAADDR4
address_a[4] => ram_block5a157.PORTAADDR4
address_a[4] => ram_block5a158.PORTAADDR4
address_a[4] => ram_block5a159.PORTAADDR4
address_a[4] => ram_block5a160.PORTAADDR4
address_a[4] => ram_block5a161.PORTAADDR4
address_a[4] => ram_block5a162.PORTAADDR4
address_a[4] => ram_block5a163.PORTAADDR4
address_a[4] => ram_block5a164.PORTAADDR4
address_a[4] => ram_block5a165.PORTAADDR4
address_a[4] => ram_block5a166.PORTAADDR4
address_a[4] => ram_block5a167.PORTAADDR4
address_a[4] => ram_block5a168.PORTAADDR4
address_a[4] => ram_block5a169.PORTAADDR4
address_a[4] => ram_block5a170.PORTAADDR4
address_a[4] => ram_block5a171.PORTAADDR4
address_a[4] => ram_block5a172.PORTAADDR4
address_a[4] => ram_block5a173.PORTAADDR4
address_a[4] => ram_block5a174.PORTAADDR4
address_a[4] => ram_block5a175.PORTAADDR4
address_a[4] => ram_block5a176.PORTAADDR4
address_a[4] => ram_block5a177.PORTAADDR4
address_a[4] => ram_block5a178.PORTAADDR4
address_a[4] => ram_block5a179.PORTAADDR4
address_a[4] => ram_block5a180.PORTAADDR4
address_a[4] => ram_block5a181.PORTAADDR4
address_a[4] => ram_block5a182.PORTAADDR4
address_a[4] => ram_block5a183.PORTAADDR4
address_a[4] => ram_block5a184.PORTAADDR4
address_a[4] => ram_block5a185.PORTAADDR4
address_a[4] => ram_block5a186.PORTAADDR4
address_a[4] => ram_block5a187.PORTAADDR4
address_a[4] => ram_block5a188.PORTAADDR4
address_a[4] => ram_block5a189.PORTAADDR4
address_a[4] => ram_block5a190.PORTAADDR4
address_a[4] => ram_block5a191.PORTAADDR4
address_a[4] => ram_block5a192.PORTAADDR4
address_a[4] => ram_block5a193.PORTAADDR4
address_a[4] => ram_block5a194.PORTAADDR4
address_a[4] => ram_block5a195.PORTAADDR4
address_a[4] => ram_block5a196.PORTAADDR4
address_a[4] => ram_block5a197.PORTAADDR4
address_a[4] => ram_block5a198.PORTAADDR4
address_a[4] => ram_block5a199.PORTAADDR4
address_a[4] => ram_block5a200.PORTAADDR4
address_a[4] => ram_block5a201.PORTAADDR4
address_a[4] => ram_block5a202.PORTAADDR4
address_a[4] => ram_block5a203.PORTAADDR4
address_a[4] => ram_block5a204.PORTAADDR4
address_a[4] => ram_block5a205.PORTAADDR4
address_a[4] => ram_block5a206.PORTAADDR4
address_a[4] => ram_block5a207.PORTAADDR4
address_a[4] => ram_block5a208.PORTAADDR4
address_a[4] => ram_block5a209.PORTAADDR4
address_a[4] => ram_block5a210.PORTAADDR4
address_a[4] => ram_block5a211.PORTAADDR4
address_a[4] => ram_block5a212.PORTAADDR4
address_a[4] => ram_block5a213.PORTAADDR4
address_a[4] => ram_block5a214.PORTAADDR4
address_a[4] => ram_block5a215.PORTAADDR4
address_a[4] => ram_block5a216.PORTAADDR4
address_a[4] => ram_block5a217.PORTAADDR4
address_a[4] => ram_block5a218.PORTAADDR4
address_a[4] => ram_block5a219.PORTAADDR4
address_a[4] => ram_block5a220.PORTAADDR4
address_a[4] => ram_block5a221.PORTAADDR4
address_a[4] => ram_block5a222.PORTAADDR4
address_a[4] => ram_block5a223.PORTAADDR4
address_a[4] => ram_block5a224.PORTAADDR4
address_a[4] => ram_block5a225.PORTAADDR4
address_a[4] => ram_block5a226.PORTAADDR4
address_a[4] => ram_block5a227.PORTAADDR4
address_a[4] => ram_block5a228.PORTAADDR4
address_a[4] => ram_block5a229.PORTAADDR4
address_a[4] => ram_block5a230.PORTAADDR4
address_a[4] => ram_block5a231.PORTAADDR4
address_a[4] => ram_block5a232.PORTAADDR4
address_a[4] => ram_block5a233.PORTAADDR4
address_a[4] => ram_block5a234.PORTAADDR4
address_a[4] => ram_block5a235.PORTAADDR4
address_a[4] => ram_block5a236.PORTAADDR4
address_a[4] => ram_block5a237.PORTAADDR4
address_a[4] => ram_block5a238.PORTAADDR4
address_a[4] => ram_block5a239.PORTAADDR4
address_a[4] => ram_block5a240.PORTAADDR4
address_a[4] => ram_block5a241.PORTAADDR4
address_a[4] => ram_block5a242.PORTAADDR4
address_a[4] => ram_block5a243.PORTAADDR4
address_a[4] => ram_block5a244.PORTAADDR4
address_a[4] => ram_block5a245.PORTAADDR4
address_a[4] => ram_block5a246.PORTAADDR4
address_a[4] => ram_block5a247.PORTAADDR4
address_a[4] => ram_block5a248.PORTAADDR4
address_a[4] => ram_block5a249.PORTAADDR4
address_a[4] => ram_block5a250.PORTAADDR4
address_a[4] => ram_block5a251.PORTAADDR4
address_a[4] => ram_block5a252.PORTAADDR4
address_a[4] => ram_block5a253.PORTAADDR4
address_a[4] => ram_block5a254.PORTAADDR4
address_a[4] => ram_block5a255.PORTAADDR4
address_a[5] => ram_block5a0.PORTAADDR5
address_a[5] => ram_block5a1.PORTAADDR5
address_a[5] => ram_block5a2.PORTAADDR5
address_a[5] => ram_block5a3.PORTAADDR5
address_a[5] => ram_block5a4.PORTAADDR5
address_a[5] => ram_block5a5.PORTAADDR5
address_a[5] => ram_block5a6.PORTAADDR5
address_a[5] => ram_block5a7.PORTAADDR5
address_a[5] => ram_block5a8.PORTAADDR5
address_a[5] => ram_block5a9.PORTAADDR5
address_a[5] => ram_block5a10.PORTAADDR5
address_a[5] => ram_block5a11.PORTAADDR5
address_a[5] => ram_block5a12.PORTAADDR5
address_a[5] => ram_block5a13.PORTAADDR5
address_a[5] => ram_block5a14.PORTAADDR5
address_a[5] => ram_block5a15.PORTAADDR5
address_a[5] => ram_block5a16.PORTAADDR5
address_a[5] => ram_block5a17.PORTAADDR5
address_a[5] => ram_block5a18.PORTAADDR5
address_a[5] => ram_block5a19.PORTAADDR5
address_a[5] => ram_block5a20.PORTAADDR5
address_a[5] => ram_block5a21.PORTAADDR5
address_a[5] => ram_block5a22.PORTAADDR5
address_a[5] => ram_block5a23.PORTAADDR5
address_a[5] => ram_block5a24.PORTAADDR5
address_a[5] => ram_block5a25.PORTAADDR5
address_a[5] => ram_block5a26.PORTAADDR5
address_a[5] => ram_block5a27.PORTAADDR5
address_a[5] => ram_block5a28.PORTAADDR5
address_a[5] => ram_block5a29.PORTAADDR5
address_a[5] => ram_block5a30.PORTAADDR5
address_a[5] => ram_block5a31.PORTAADDR5
address_a[5] => ram_block5a32.PORTAADDR5
address_a[5] => ram_block5a33.PORTAADDR5
address_a[5] => ram_block5a34.PORTAADDR5
address_a[5] => ram_block5a35.PORTAADDR5
address_a[5] => ram_block5a36.PORTAADDR5
address_a[5] => ram_block5a37.PORTAADDR5
address_a[5] => ram_block5a38.PORTAADDR5
address_a[5] => ram_block5a39.PORTAADDR5
address_a[5] => ram_block5a40.PORTAADDR5
address_a[5] => ram_block5a41.PORTAADDR5
address_a[5] => ram_block5a42.PORTAADDR5
address_a[5] => ram_block5a43.PORTAADDR5
address_a[5] => ram_block5a44.PORTAADDR5
address_a[5] => ram_block5a45.PORTAADDR5
address_a[5] => ram_block5a46.PORTAADDR5
address_a[5] => ram_block5a47.PORTAADDR5
address_a[5] => ram_block5a48.PORTAADDR5
address_a[5] => ram_block5a49.PORTAADDR5
address_a[5] => ram_block5a50.PORTAADDR5
address_a[5] => ram_block5a51.PORTAADDR5
address_a[5] => ram_block5a52.PORTAADDR5
address_a[5] => ram_block5a53.PORTAADDR5
address_a[5] => ram_block5a54.PORTAADDR5
address_a[5] => ram_block5a55.PORTAADDR5
address_a[5] => ram_block5a56.PORTAADDR5
address_a[5] => ram_block5a57.PORTAADDR5
address_a[5] => ram_block5a58.PORTAADDR5
address_a[5] => ram_block5a59.PORTAADDR5
address_a[5] => ram_block5a60.PORTAADDR5
address_a[5] => ram_block5a61.PORTAADDR5
address_a[5] => ram_block5a62.PORTAADDR5
address_a[5] => ram_block5a63.PORTAADDR5
address_a[5] => ram_block5a64.PORTAADDR5
address_a[5] => ram_block5a65.PORTAADDR5
address_a[5] => ram_block5a66.PORTAADDR5
address_a[5] => ram_block5a67.PORTAADDR5
address_a[5] => ram_block5a68.PORTAADDR5
address_a[5] => ram_block5a69.PORTAADDR5
address_a[5] => ram_block5a70.PORTAADDR5
address_a[5] => ram_block5a71.PORTAADDR5
address_a[5] => ram_block5a72.PORTAADDR5
address_a[5] => ram_block5a73.PORTAADDR5
address_a[5] => ram_block5a74.PORTAADDR5
address_a[5] => ram_block5a75.PORTAADDR5
address_a[5] => ram_block5a76.PORTAADDR5
address_a[5] => ram_block5a77.PORTAADDR5
address_a[5] => ram_block5a78.PORTAADDR5
address_a[5] => ram_block5a79.PORTAADDR5
address_a[5] => ram_block5a80.PORTAADDR5
address_a[5] => ram_block5a81.PORTAADDR5
address_a[5] => ram_block5a82.PORTAADDR5
address_a[5] => ram_block5a83.PORTAADDR5
address_a[5] => ram_block5a84.PORTAADDR5
address_a[5] => ram_block5a85.PORTAADDR5
address_a[5] => ram_block5a86.PORTAADDR5
address_a[5] => ram_block5a87.PORTAADDR5
address_a[5] => ram_block5a88.PORTAADDR5
address_a[5] => ram_block5a89.PORTAADDR5
address_a[5] => ram_block5a90.PORTAADDR5
address_a[5] => ram_block5a91.PORTAADDR5
address_a[5] => ram_block5a92.PORTAADDR5
address_a[5] => ram_block5a93.PORTAADDR5
address_a[5] => ram_block5a94.PORTAADDR5
address_a[5] => ram_block5a95.PORTAADDR5
address_a[5] => ram_block5a96.PORTAADDR5
address_a[5] => ram_block5a97.PORTAADDR5
address_a[5] => ram_block5a98.PORTAADDR5
address_a[5] => ram_block5a99.PORTAADDR5
address_a[5] => ram_block5a100.PORTAADDR5
address_a[5] => ram_block5a101.PORTAADDR5
address_a[5] => ram_block5a102.PORTAADDR5
address_a[5] => ram_block5a103.PORTAADDR5
address_a[5] => ram_block5a104.PORTAADDR5
address_a[5] => ram_block5a105.PORTAADDR5
address_a[5] => ram_block5a106.PORTAADDR5
address_a[5] => ram_block5a107.PORTAADDR5
address_a[5] => ram_block5a108.PORTAADDR5
address_a[5] => ram_block5a109.PORTAADDR5
address_a[5] => ram_block5a110.PORTAADDR5
address_a[5] => ram_block5a111.PORTAADDR5
address_a[5] => ram_block5a112.PORTAADDR5
address_a[5] => ram_block5a113.PORTAADDR5
address_a[5] => ram_block5a114.PORTAADDR5
address_a[5] => ram_block5a115.PORTAADDR5
address_a[5] => ram_block5a116.PORTAADDR5
address_a[5] => ram_block5a117.PORTAADDR5
address_a[5] => ram_block5a118.PORTAADDR5
address_a[5] => ram_block5a119.PORTAADDR5
address_a[5] => ram_block5a120.PORTAADDR5
address_a[5] => ram_block5a121.PORTAADDR5
address_a[5] => ram_block5a122.PORTAADDR5
address_a[5] => ram_block5a123.PORTAADDR5
address_a[5] => ram_block5a124.PORTAADDR5
address_a[5] => ram_block5a125.PORTAADDR5
address_a[5] => ram_block5a126.PORTAADDR5
address_a[5] => ram_block5a127.PORTAADDR5
address_a[5] => ram_block5a128.PORTAADDR5
address_a[5] => ram_block5a129.PORTAADDR5
address_a[5] => ram_block5a130.PORTAADDR5
address_a[5] => ram_block5a131.PORTAADDR5
address_a[5] => ram_block5a132.PORTAADDR5
address_a[5] => ram_block5a133.PORTAADDR5
address_a[5] => ram_block5a134.PORTAADDR5
address_a[5] => ram_block5a135.PORTAADDR5
address_a[5] => ram_block5a136.PORTAADDR5
address_a[5] => ram_block5a137.PORTAADDR5
address_a[5] => ram_block5a138.PORTAADDR5
address_a[5] => ram_block5a139.PORTAADDR5
address_a[5] => ram_block5a140.PORTAADDR5
address_a[5] => ram_block5a141.PORTAADDR5
address_a[5] => ram_block5a142.PORTAADDR5
address_a[5] => ram_block5a143.PORTAADDR5
address_a[5] => ram_block5a144.PORTAADDR5
address_a[5] => ram_block5a145.PORTAADDR5
address_a[5] => ram_block5a146.PORTAADDR5
address_a[5] => ram_block5a147.PORTAADDR5
address_a[5] => ram_block5a148.PORTAADDR5
address_a[5] => ram_block5a149.PORTAADDR5
address_a[5] => ram_block5a150.PORTAADDR5
address_a[5] => ram_block5a151.PORTAADDR5
address_a[5] => ram_block5a152.PORTAADDR5
address_a[5] => ram_block5a153.PORTAADDR5
address_a[5] => ram_block5a154.PORTAADDR5
address_a[5] => ram_block5a155.PORTAADDR5
address_a[5] => ram_block5a156.PORTAADDR5
address_a[5] => ram_block5a157.PORTAADDR5
address_a[5] => ram_block5a158.PORTAADDR5
address_a[5] => ram_block5a159.PORTAADDR5
address_a[5] => ram_block5a160.PORTAADDR5
address_a[5] => ram_block5a161.PORTAADDR5
address_a[5] => ram_block5a162.PORTAADDR5
address_a[5] => ram_block5a163.PORTAADDR5
address_a[5] => ram_block5a164.PORTAADDR5
address_a[5] => ram_block5a165.PORTAADDR5
address_a[5] => ram_block5a166.PORTAADDR5
address_a[5] => ram_block5a167.PORTAADDR5
address_a[5] => ram_block5a168.PORTAADDR5
address_a[5] => ram_block5a169.PORTAADDR5
address_a[5] => ram_block5a170.PORTAADDR5
address_a[5] => ram_block5a171.PORTAADDR5
address_a[5] => ram_block5a172.PORTAADDR5
address_a[5] => ram_block5a173.PORTAADDR5
address_a[5] => ram_block5a174.PORTAADDR5
address_a[5] => ram_block5a175.PORTAADDR5
address_a[5] => ram_block5a176.PORTAADDR5
address_a[5] => ram_block5a177.PORTAADDR5
address_a[5] => ram_block5a178.PORTAADDR5
address_a[5] => ram_block5a179.PORTAADDR5
address_a[5] => ram_block5a180.PORTAADDR5
address_a[5] => ram_block5a181.PORTAADDR5
address_a[5] => ram_block5a182.PORTAADDR5
address_a[5] => ram_block5a183.PORTAADDR5
address_a[5] => ram_block5a184.PORTAADDR5
address_a[5] => ram_block5a185.PORTAADDR5
address_a[5] => ram_block5a186.PORTAADDR5
address_a[5] => ram_block5a187.PORTAADDR5
address_a[5] => ram_block5a188.PORTAADDR5
address_a[5] => ram_block5a189.PORTAADDR5
address_a[5] => ram_block5a190.PORTAADDR5
address_a[5] => ram_block5a191.PORTAADDR5
address_a[5] => ram_block5a192.PORTAADDR5
address_a[5] => ram_block5a193.PORTAADDR5
address_a[5] => ram_block5a194.PORTAADDR5
address_a[5] => ram_block5a195.PORTAADDR5
address_a[5] => ram_block5a196.PORTAADDR5
address_a[5] => ram_block5a197.PORTAADDR5
address_a[5] => ram_block5a198.PORTAADDR5
address_a[5] => ram_block5a199.PORTAADDR5
address_a[5] => ram_block5a200.PORTAADDR5
address_a[5] => ram_block5a201.PORTAADDR5
address_a[5] => ram_block5a202.PORTAADDR5
address_a[5] => ram_block5a203.PORTAADDR5
address_a[5] => ram_block5a204.PORTAADDR5
address_a[5] => ram_block5a205.PORTAADDR5
address_a[5] => ram_block5a206.PORTAADDR5
address_a[5] => ram_block5a207.PORTAADDR5
address_a[5] => ram_block5a208.PORTAADDR5
address_a[5] => ram_block5a209.PORTAADDR5
address_a[5] => ram_block5a210.PORTAADDR5
address_a[5] => ram_block5a211.PORTAADDR5
address_a[5] => ram_block5a212.PORTAADDR5
address_a[5] => ram_block5a213.PORTAADDR5
address_a[5] => ram_block5a214.PORTAADDR5
address_a[5] => ram_block5a215.PORTAADDR5
address_a[5] => ram_block5a216.PORTAADDR5
address_a[5] => ram_block5a217.PORTAADDR5
address_a[5] => ram_block5a218.PORTAADDR5
address_a[5] => ram_block5a219.PORTAADDR5
address_a[5] => ram_block5a220.PORTAADDR5
address_a[5] => ram_block5a221.PORTAADDR5
address_a[5] => ram_block5a222.PORTAADDR5
address_a[5] => ram_block5a223.PORTAADDR5
address_a[5] => ram_block5a224.PORTAADDR5
address_a[5] => ram_block5a225.PORTAADDR5
address_a[5] => ram_block5a226.PORTAADDR5
address_a[5] => ram_block5a227.PORTAADDR5
address_a[5] => ram_block5a228.PORTAADDR5
address_a[5] => ram_block5a229.PORTAADDR5
address_a[5] => ram_block5a230.PORTAADDR5
address_a[5] => ram_block5a231.PORTAADDR5
address_a[5] => ram_block5a232.PORTAADDR5
address_a[5] => ram_block5a233.PORTAADDR5
address_a[5] => ram_block5a234.PORTAADDR5
address_a[5] => ram_block5a235.PORTAADDR5
address_a[5] => ram_block5a236.PORTAADDR5
address_a[5] => ram_block5a237.PORTAADDR5
address_a[5] => ram_block5a238.PORTAADDR5
address_a[5] => ram_block5a239.PORTAADDR5
address_a[5] => ram_block5a240.PORTAADDR5
address_a[5] => ram_block5a241.PORTAADDR5
address_a[5] => ram_block5a242.PORTAADDR5
address_a[5] => ram_block5a243.PORTAADDR5
address_a[5] => ram_block5a244.PORTAADDR5
address_a[5] => ram_block5a245.PORTAADDR5
address_a[5] => ram_block5a246.PORTAADDR5
address_a[5] => ram_block5a247.PORTAADDR5
address_a[5] => ram_block5a248.PORTAADDR5
address_a[5] => ram_block5a249.PORTAADDR5
address_a[5] => ram_block5a250.PORTAADDR5
address_a[5] => ram_block5a251.PORTAADDR5
address_a[5] => ram_block5a252.PORTAADDR5
address_a[5] => ram_block5a253.PORTAADDR5
address_a[5] => ram_block5a254.PORTAADDR5
address_a[5] => ram_block5a255.PORTAADDR5
address_b[0] => ram_block5a0.PORTBADDR
address_b[0] => ram_block5a1.PORTBADDR
address_b[0] => ram_block5a2.PORTBADDR
address_b[0] => ram_block5a3.PORTBADDR
address_b[0] => ram_block5a4.PORTBADDR
address_b[0] => ram_block5a5.PORTBADDR
address_b[0] => ram_block5a6.PORTBADDR
address_b[0] => ram_block5a7.PORTBADDR
address_b[0] => ram_block5a8.PORTBADDR
address_b[0] => ram_block5a9.PORTBADDR
address_b[0] => ram_block5a10.PORTBADDR
address_b[0] => ram_block5a11.PORTBADDR
address_b[0] => ram_block5a12.PORTBADDR
address_b[0] => ram_block5a13.PORTBADDR
address_b[0] => ram_block5a14.PORTBADDR
address_b[0] => ram_block5a15.PORTBADDR
address_b[0] => ram_block5a16.PORTBADDR
address_b[0] => ram_block5a17.PORTBADDR
address_b[0] => ram_block5a18.PORTBADDR
address_b[0] => ram_block5a19.PORTBADDR
address_b[0] => ram_block5a20.PORTBADDR
address_b[0] => ram_block5a21.PORTBADDR
address_b[0] => ram_block5a22.PORTBADDR
address_b[0] => ram_block5a23.PORTBADDR
address_b[0] => ram_block5a24.PORTBADDR
address_b[0] => ram_block5a25.PORTBADDR
address_b[0] => ram_block5a26.PORTBADDR
address_b[0] => ram_block5a27.PORTBADDR
address_b[0] => ram_block5a28.PORTBADDR
address_b[0] => ram_block5a29.PORTBADDR
address_b[0] => ram_block5a30.PORTBADDR
address_b[0] => ram_block5a31.PORTBADDR
address_b[0] => ram_block5a32.PORTBADDR
address_b[0] => ram_block5a33.PORTBADDR
address_b[0] => ram_block5a34.PORTBADDR
address_b[0] => ram_block5a35.PORTBADDR
address_b[0] => ram_block5a36.PORTBADDR
address_b[0] => ram_block5a37.PORTBADDR
address_b[0] => ram_block5a38.PORTBADDR
address_b[0] => ram_block5a39.PORTBADDR
address_b[0] => ram_block5a40.PORTBADDR
address_b[0] => ram_block5a41.PORTBADDR
address_b[0] => ram_block5a42.PORTBADDR
address_b[0] => ram_block5a43.PORTBADDR
address_b[0] => ram_block5a44.PORTBADDR
address_b[0] => ram_block5a45.PORTBADDR
address_b[0] => ram_block5a46.PORTBADDR
address_b[0] => ram_block5a47.PORTBADDR
address_b[0] => ram_block5a48.PORTBADDR
address_b[0] => ram_block5a49.PORTBADDR
address_b[0] => ram_block5a50.PORTBADDR
address_b[0] => ram_block5a51.PORTBADDR
address_b[0] => ram_block5a52.PORTBADDR
address_b[0] => ram_block5a53.PORTBADDR
address_b[0] => ram_block5a54.PORTBADDR
address_b[0] => ram_block5a55.PORTBADDR
address_b[0] => ram_block5a56.PORTBADDR
address_b[0] => ram_block5a57.PORTBADDR
address_b[0] => ram_block5a58.PORTBADDR
address_b[0] => ram_block5a59.PORTBADDR
address_b[0] => ram_block5a60.PORTBADDR
address_b[0] => ram_block5a61.PORTBADDR
address_b[0] => ram_block5a62.PORTBADDR
address_b[0] => ram_block5a63.PORTBADDR
address_b[0] => ram_block5a64.PORTBADDR
address_b[0] => ram_block5a65.PORTBADDR
address_b[0] => ram_block5a66.PORTBADDR
address_b[0] => ram_block5a67.PORTBADDR
address_b[0] => ram_block5a68.PORTBADDR
address_b[0] => ram_block5a69.PORTBADDR
address_b[0] => ram_block5a70.PORTBADDR
address_b[0] => ram_block5a71.PORTBADDR
address_b[0] => ram_block5a72.PORTBADDR
address_b[0] => ram_block5a73.PORTBADDR
address_b[0] => ram_block5a74.PORTBADDR
address_b[0] => ram_block5a75.PORTBADDR
address_b[0] => ram_block5a76.PORTBADDR
address_b[0] => ram_block5a77.PORTBADDR
address_b[0] => ram_block5a78.PORTBADDR
address_b[0] => ram_block5a79.PORTBADDR
address_b[0] => ram_block5a80.PORTBADDR
address_b[0] => ram_block5a81.PORTBADDR
address_b[0] => ram_block5a82.PORTBADDR
address_b[0] => ram_block5a83.PORTBADDR
address_b[0] => ram_block5a84.PORTBADDR
address_b[0] => ram_block5a85.PORTBADDR
address_b[0] => ram_block5a86.PORTBADDR
address_b[0] => ram_block5a87.PORTBADDR
address_b[0] => ram_block5a88.PORTBADDR
address_b[0] => ram_block5a89.PORTBADDR
address_b[0] => ram_block5a90.PORTBADDR
address_b[0] => ram_block5a91.PORTBADDR
address_b[0] => ram_block5a92.PORTBADDR
address_b[0] => ram_block5a93.PORTBADDR
address_b[0] => ram_block5a94.PORTBADDR
address_b[0] => ram_block5a95.PORTBADDR
address_b[0] => ram_block5a96.PORTBADDR
address_b[0] => ram_block5a97.PORTBADDR
address_b[0] => ram_block5a98.PORTBADDR
address_b[0] => ram_block5a99.PORTBADDR
address_b[0] => ram_block5a100.PORTBADDR
address_b[0] => ram_block5a101.PORTBADDR
address_b[0] => ram_block5a102.PORTBADDR
address_b[0] => ram_block5a103.PORTBADDR
address_b[0] => ram_block5a104.PORTBADDR
address_b[0] => ram_block5a105.PORTBADDR
address_b[0] => ram_block5a106.PORTBADDR
address_b[0] => ram_block5a107.PORTBADDR
address_b[0] => ram_block5a108.PORTBADDR
address_b[0] => ram_block5a109.PORTBADDR
address_b[0] => ram_block5a110.PORTBADDR
address_b[0] => ram_block5a111.PORTBADDR
address_b[0] => ram_block5a112.PORTBADDR
address_b[0] => ram_block5a113.PORTBADDR
address_b[0] => ram_block5a114.PORTBADDR
address_b[0] => ram_block5a115.PORTBADDR
address_b[0] => ram_block5a116.PORTBADDR
address_b[0] => ram_block5a117.PORTBADDR
address_b[0] => ram_block5a118.PORTBADDR
address_b[0] => ram_block5a119.PORTBADDR
address_b[0] => ram_block5a120.PORTBADDR
address_b[0] => ram_block5a121.PORTBADDR
address_b[0] => ram_block5a122.PORTBADDR
address_b[0] => ram_block5a123.PORTBADDR
address_b[0] => ram_block5a124.PORTBADDR
address_b[0] => ram_block5a125.PORTBADDR
address_b[0] => ram_block5a126.PORTBADDR
address_b[0] => ram_block5a127.PORTBADDR
address_b[0] => ram_block5a128.PORTBADDR
address_b[0] => ram_block5a129.PORTBADDR
address_b[0] => ram_block5a130.PORTBADDR
address_b[0] => ram_block5a131.PORTBADDR
address_b[0] => ram_block5a132.PORTBADDR
address_b[0] => ram_block5a133.PORTBADDR
address_b[0] => ram_block5a134.PORTBADDR
address_b[0] => ram_block5a135.PORTBADDR
address_b[0] => ram_block5a136.PORTBADDR
address_b[0] => ram_block5a137.PORTBADDR
address_b[0] => ram_block5a138.PORTBADDR
address_b[0] => ram_block5a139.PORTBADDR
address_b[0] => ram_block5a140.PORTBADDR
address_b[0] => ram_block5a141.PORTBADDR
address_b[0] => ram_block5a142.PORTBADDR
address_b[0] => ram_block5a143.PORTBADDR
address_b[0] => ram_block5a144.PORTBADDR
address_b[0] => ram_block5a145.PORTBADDR
address_b[0] => ram_block5a146.PORTBADDR
address_b[0] => ram_block5a147.PORTBADDR
address_b[0] => ram_block5a148.PORTBADDR
address_b[0] => ram_block5a149.PORTBADDR
address_b[0] => ram_block5a150.PORTBADDR
address_b[0] => ram_block5a151.PORTBADDR
address_b[0] => ram_block5a152.PORTBADDR
address_b[0] => ram_block5a153.PORTBADDR
address_b[0] => ram_block5a154.PORTBADDR
address_b[0] => ram_block5a155.PORTBADDR
address_b[0] => ram_block5a156.PORTBADDR
address_b[0] => ram_block5a157.PORTBADDR
address_b[0] => ram_block5a158.PORTBADDR
address_b[0] => ram_block5a159.PORTBADDR
address_b[0] => ram_block5a160.PORTBADDR
address_b[0] => ram_block5a161.PORTBADDR
address_b[0] => ram_block5a162.PORTBADDR
address_b[0] => ram_block5a163.PORTBADDR
address_b[0] => ram_block5a164.PORTBADDR
address_b[0] => ram_block5a165.PORTBADDR
address_b[0] => ram_block5a166.PORTBADDR
address_b[0] => ram_block5a167.PORTBADDR
address_b[0] => ram_block5a168.PORTBADDR
address_b[0] => ram_block5a169.PORTBADDR
address_b[0] => ram_block5a170.PORTBADDR
address_b[0] => ram_block5a171.PORTBADDR
address_b[0] => ram_block5a172.PORTBADDR
address_b[0] => ram_block5a173.PORTBADDR
address_b[0] => ram_block5a174.PORTBADDR
address_b[0] => ram_block5a175.PORTBADDR
address_b[0] => ram_block5a176.PORTBADDR
address_b[0] => ram_block5a177.PORTBADDR
address_b[0] => ram_block5a178.PORTBADDR
address_b[0] => ram_block5a179.PORTBADDR
address_b[0] => ram_block5a180.PORTBADDR
address_b[0] => ram_block5a181.PORTBADDR
address_b[0] => ram_block5a182.PORTBADDR
address_b[0] => ram_block5a183.PORTBADDR
address_b[0] => ram_block5a184.PORTBADDR
address_b[0] => ram_block5a185.PORTBADDR
address_b[0] => ram_block5a186.PORTBADDR
address_b[0] => ram_block5a187.PORTBADDR
address_b[0] => ram_block5a188.PORTBADDR
address_b[0] => ram_block5a189.PORTBADDR
address_b[0] => ram_block5a190.PORTBADDR
address_b[0] => ram_block5a191.PORTBADDR
address_b[0] => ram_block5a192.PORTBADDR
address_b[0] => ram_block5a193.PORTBADDR
address_b[0] => ram_block5a194.PORTBADDR
address_b[0] => ram_block5a195.PORTBADDR
address_b[0] => ram_block5a196.PORTBADDR
address_b[0] => ram_block5a197.PORTBADDR
address_b[0] => ram_block5a198.PORTBADDR
address_b[0] => ram_block5a199.PORTBADDR
address_b[0] => ram_block5a200.PORTBADDR
address_b[0] => ram_block5a201.PORTBADDR
address_b[0] => ram_block5a202.PORTBADDR
address_b[0] => ram_block5a203.PORTBADDR
address_b[0] => ram_block5a204.PORTBADDR
address_b[0] => ram_block5a205.PORTBADDR
address_b[0] => ram_block5a206.PORTBADDR
address_b[0] => ram_block5a207.PORTBADDR
address_b[0] => ram_block5a208.PORTBADDR
address_b[0] => ram_block5a209.PORTBADDR
address_b[0] => ram_block5a210.PORTBADDR
address_b[0] => ram_block5a211.PORTBADDR
address_b[0] => ram_block5a212.PORTBADDR
address_b[0] => ram_block5a213.PORTBADDR
address_b[0] => ram_block5a214.PORTBADDR
address_b[0] => ram_block5a215.PORTBADDR
address_b[0] => ram_block5a216.PORTBADDR
address_b[0] => ram_block5a217.PORTBADDR
address_b[0] => ram_block5a218.PORTBADDR
address_b[0] => ram_block5a219.PORTBADDR
address_b[0] => ram_block5a220.PORTBADDR
address_b[0] => ram_block5a221.PORTBADDR
address_b[0] => ram_block5a222.PORTBADDR
address_b[0] => ram_block5a223.PORTBADDR
address_b[0] => ram_block5a224.PORTBADDR
address_b[0] => ram_block5a225.PORTBADDR
address_b[0] => ram_block5a226.PORTBADDR
address_b[0] => ram_block5a227.PORTBADDR
address_b[0] => ram_block5a228.PORTBADDR
address_b[0] => ram_block5a229.PORTBADDR
address_b[0] => ram_block5a230.PORTBADDR
address_b[0] => ram_block5a231.PORTBADDR
address_b[0] => ram_block5a232.PORTBADDR
address_b[0] => ram_block5a233.PORTBADDR
address_b[0] => ram_block5a234.PORTBADDR
address_b[0] => ram_block5a235.PORTBADDR
address_b[0] => ram_block5a236.PORTBADDR
address_b[0] => ram_block5a237.PORTBADDR
address_b[0] => ram_block5a238.PORTBADDR
address_b[0] => ram_block5a239.PORTBADDR
address_b[0] => ram_block5a240.PORTBADDR
address_b[0] => ram_block5a241.PORTBADDR
address_b[0] => ram_block5a242.PORTBADDR
address_b[0] => ram_block5a243.PORTBADDR
address_b[0] => ram_block5a244.PORTBADDR
address_b[0] => ram_block5a245.PORTBADDR
address_b[0] => ram_block5a246.PORTBADDR
address_b[0] => ram_block5a247.PORTBADDR
address_b[0] => ram_block5a248.PORTBADDR
address_b[0] => ram_block5a249.PORTBADDR
address_b[0] => ram_block5a250.PORTBADDR
address_b[0] => ram_block5a251.PORTBADDR
address_b[0] => ram_block5a252.PORTBADDR
address_b[0] => ram_block5a253.PORTBADDR
address_b[0] => ram_block5a254.PORTBADDR
address_b[0] => ram_block5a255.PORTBADDR
address_b[1] => ram_block5a0.PORTBADDR1
address_b[1] => ram_block5a1.PORTBADDR1
address_b[1] => ram_block5a2.PORTBADDR1
address_b[1] => ram_block5a3.PORTBADDR1
address_b[1] => ram_block5a4.PORTBADDR1
address_b[1] => ram_block5a5.PORTBADDR1
address_b[1] => ram_block5a6.PORTBADDR1
address_b[1] => ram_block5a7.PORTBADDR1
address_b[1] => ram_block5a8.PORTBADDR1
address_b[1] => ram_block5a9.PORTBADDR1
address_b[1] => ram_block5a10.PORTBADDR1
address_b[1] => ram_block5a11.PORTBADDR1
address_b[1] => ram_block5a12.PORTBADDR1
address_b[1] => ram_block5a13.PORTBADDR1
address_b[1] => ram_block5a14.PORTBADDR1
address_b[1] => ram_block5a15.PORTBADDR1
address_b[1] => ram_block5a16.PORTBADDR1
address_b[1] => ram_block5a17.PORTBADDR1
address_b[1] => ram_block5a18.PORTBADDR1
address_b[1] => ram_block5a19.PORTBADDR1
address_b[1] => ram_block5a20.PORTBADDR1
address_b[1] => ram_block5a21.PORTBADDR1
address_b[1] => ram_block5a22.PORTBADDR1
address_b[1] => ram_block5a23.PORTBADDR1
address_b[1] => ram_block5a24.PORTBADDR1
address_b[1] => ram_block5a25.PORTBADDR1
address_b[1] => ram_block5a26.PORTBADDR1
address_b[1] => ram_block5a27.PORTBADDR1
address_b[1] => ram_block5a28.PORTBADDR1
address_b[1] => ram_block5a29.PORTBADDR1
address_b[1] => ram_block5a30.PORTBADDR1
address_b[1] => ram_block5a31.PORTBADDR1
address_b[1] => ram_block5a32.PORTBADDR1
address_b[1] => ram_block5a33.PORTBADDR1
address_b[1] => ram_block5a34.PORTBADDR1
address_b[1] => ram_block5a35.PORTBADDR1
address_b[1] => ram_block5a36.PORTBADDR1
address_b[1] => ram_block5a37.PORTBADDR1
address_b[1] => ram_block5a38.PORTBADDR1
address_b[1] => ram_block5a39.PORTBADDR1
address_b[1] => ram_block5a40.PORTBADDR1
address_b[1] => ram_block5a41.PORTBADDR1
address_b[1] => ram_block5a42.PORTBADDR1
address_b[1] => ram_block5a43.PORTBADDR1
address_b[1] => ram_block5a44.PORTBADDR1
address_b[1] => ram_block5a45.PORTBADDR1
address_b[1] => ram_block5a46.PORTBADDR1
address_b[1] => ram_block5a47.PORTBADDR1
address_b[1] => ram_block5a48.PORTBADDR1
address_b[1] => ram_block5a49.PORTBADDR1
address_b[1] => ram_block5a50.PORTBADDR1
address_b[1] => ram_block5a51.PORTBADDR1
address_b[1] => ram_block5a52.PORTBADDR1
address_b[1] => ram_block5a53.PORTBADDR1
address_b[1] => ram_block5a54.PORTBADDR1
address_b[1] => ram_block5a55.PORTBADDR1
address_b[1] => ram_block5a56.PORTBADDR1
address_b[1] => ram_block5a57.PORTBADDR1
address_b[1] => ram_block5a58.PORTBADDR1
address_b[1] => ram_block5a59.PORTBADDR1
address_b[1] => ram_block5a60.PORTBADDR1
address_b[1] => ram_block5a61.PORTBADDR1
address_b[1] => ram_block5a62.PORTBADDR1
address_b[1] => ram_block5a63.PORTBADDR1
address_b[1] => ram_block5a64.PORTBADDR1
address_b[1] => ram_block5a65.PORTBADDR1
address_b[1] => ram_block5a66.PORTBADDR1
address_b[1] => ram_block5a67.PORTBADDR1
address_b[1] => ram_block5a68.PORTBADDR1
address_b[1] => ram_block5a69.PORTBADDR1
address_b[1] => ram_block5a70.PORTBADDR1
address_b[1] => ram_block5a71.PORTBADDR1
address_b[1] => ram_block5a72.PORTBADDR1
address_b[1] => ram_block5a73.PORTBADDR1
address_b[1] => ram_block5a74.PORTBADDR1
address_b[1] => ram_block5a75.PORTBADDR1
address_b[1] => ram_block5a76.PORTBADDR1
address_b[1] => ram_block5a77.PORTBADDR1
address_b[1] => ram_block5a78.PORTBADDR1
address_b[1] => ram_block5a79.PORTBADDR1
address_b[1] => ram_block5a80.PORTBADDR1
address_b[1] => ram_block5a81.PORTBADDR1
address_b[1] => ram_block5a82.PORTBADDR1
address_b[1] => ram_block5a83.PORTBADDR1
address_b[1] => ram_block5a84.PORTBADDR1
address_b[1] => ram_block5a85.PORTBADDR1
address_b[1] => ram_block5a86.PORTBADDR1
address_b[1] => ram_block5a87.PORTBADDR1
address_b[1] => ram_block5a88.PORTBADDR1
address_b[1] => ram_block5a89.PORTBADDR1
address_b[1] => ram_block5a90.PORTBADDR1
address_b[1] => ram_block5a91.PORTBADDR1
address_b[1] => ram_block5a92.PORTBADDR1
address_b[1] => ram_block5a93.PORTBADDR1
address_b[1] => ram_block5a94.PORTBADDR1
address_b[1] => ram_block5a95.PORTBADDR1
address_b[1] => ram_block5a96.PORTBADDR1
address_b[1] => ram_block5a97.PORTBADDR1
address_b[1] => ram_block5a98.PORTBADDR1
address_b[1] => ram_block5a99.PORTBADDR1
address_b[1] => ram_block5a100.PORTBADDR1
address_b[1] => ram_block5a101.PORTBADDR1
address_b[1] => ram_block5a102.PORTBADDR1
address_b[1] => ram_block5a103.PORTBADDR1
address_b[1] => ram_block5a104.PORTBADDR1
address_b[1] => ram_block5a105.PORTBADDR1
address_b[1] => ram_block5a106.PORTBADDR1
address_b[1] => ram_block5a107.PORTBADDR1
address_b[1] => ram_block5a108.PORTBADDR1
address_b[1] => ram_block5a109.PORTBADDR1
address_b[1] => ram_block5a110.PORTBADDR1
address_b[1] => ram_block5a111.PORTBADDR1
address_b[1] => ram_block5a112.PORTBADDR1
address_b[1] => ram_block5a113.PORTBADDR1
address_b[1] => ram_block5a114.PORTBADDR1
address_b[1] => ram_block5a115.PORTBADDR1
address_b[1] => ram_block5a116.PORTBADDR1
address_b[1] => ram_block5a117.PORTBADDR1
address_b[1] => ram_block5a118.PORTBADDR1
address_b[1] => ram_block5a119.PORTBADDR1
address_b[1] => ram_block5a120.PORTBADDR1
address_b[1] => ram_block5a121.PORTBADDR1
address_b[1] => ram_block5a122.PORTBADDR1
address_b[1] => ram_block5a123.PORTBADDR1
address_b[1] => ram_block5a124.PORTBADDR1
address_b[1] => ram_block5a125.PORTBADDR1
address_b[1] => ram_block5a126.PORTBADDR1
address_b[1] => ram_block5a127.PORTBADDR1
address_b[1] => ram_block5a128.PORTBADDR1
address_b[1] => ram_block5a129.PORTBADDR1
address_b[1] => ram_block5a130.PORTBADDR1
address_b[1] => ram_block5a131.PORTBADDR1
address_b[1] => ram_block5a132.PORTBADDR1
address_b[1] => ram_block5a133.PORTBADDR1
address_b[1] => ram_block5a134.PORTBADDR1
address_b[1] => ram_block5a135.PORTBADDR1
address_b[1] => ram_block5a136.PORTBADDR1
address_b[1] => ram_block5a137.PORTBADDR1
address_b[1] => ram_block5a138.PORTBADDR1
address_b[1] => ram_block5a139.PORTBADDR1
address_b[1] => ram_block5a140.PORTBADDR1
address_b[1] => ram_block5a141.PORTBADDR1
address_b[1] => ram_block5a142.PORTBADDR1
address_b[1] => ram_block5a143.PORTBADDR1
address_b[1] => ram_block5a144.PORTBADDR1
address_b[1] => ram_block5a145.PORTBADDR1
address_b[1] => ram_block5a146.PORTBADDR1
address_b[1] => ram_block5a147.PORTBADDR1
address_b[1] => ram_block5a148.PORTBADDR1
address_b[1] => ram_block5a149.PORTBADDR1
address_b[1] => ram_block5a150.PORTBADDR1
address_b[1] => ram_block5a151.PORTBADDR1
address_b[1] => ram_block5a152.PORTBADDR1
address_b[1] => ram_block5a153.PORTBADDR1
address_b[1] => ram_block5a154.PORTBADDR1
address_b[1] => ram_block5a155.PORTBADDR1
address_b[1] => ram_block5a156.PORTBADDR1
address_b[1] => ram_block5a157.PORTBADDR1
address_b[1] => ram_block5a158.PORTBADDR1
address_b[1] => ram_block5a159.PORTBADDR1
address_b[1] => ram_block5a160.PORTBADDR1
address_b[1] => ram_block5a161.PORTBADDR1
address_b[1] => ram_block5a162.PORTBADDR1
address_b[1] => ram_block5a163.PORTBADDR1
address_b[1] => ram_block5a164.PORTBADDR1
address_b[1] => ram_block5a165.PORTBADDR1
address_b[1] => ram_block5a166.PORTBADDR1
address_b[1] => ram_block5a167.PORTBADDR1
address_b[1] => ram_block5a168.PORTBADDR1
address_b[1] => ram_block5a169.PORTBADDR1
address_b[1] => ram_block5a170.PORTBADDR1
address_b[1] => ram_block5a171.PORTBADDR1
address_b[1] => ram_block5a172.PORTBADDR1
address_b[1] => ram_block5a173.PORTBADDR1
address_b[1] => ram_block5a174.PORTBADDR1
address_b[1] => ram_block5a175.PORTBADDR1
address_b[1] => ram_block5a176.PORTBADDR1
address_b[1] => ram_block5a177.PORTBADDR1
address_b[1] => ram_block5a178.PORTBADDR1
address_b[1] => ram_block5a179.PORTBADDR1
address_b[1] => ram_block5a180.PORTBADDR1
address_b[1] => ram_block5a181.PORTBADDR1
address_b[1] => ram_block5a182.PORTBADDR1
address_b[1] => ram_block5a183.PORTBADDR1
address_b[1] => ram_block5a184.PORTBADDR1
address_b[1] => ram_block5a185.PORTBADDR1
address_b[1] => ram_block5a186.PORTBADDR1
address_b[1] => ram_block5a187.PORTBADDR1
address_b[1] => ram_block5a188.PORTBADDR1
address_b[1] => ram_block5a189.PORTBADDR1
address_b[1] => ram_block5a190.PORTBADDR1
address_b[1] => ram_block5a191.PORTBADDR1
address_b[1] => ram_block5a192.PORTBADDR1
address_b[1] => ram_block5a193.PORTBADDR1
address_b[1] => ram_block5a194.PORTBADDR1
address_b[1] => ram_block5a195.PORTBADDR1
address_b[1] => ram_block5a196.PORTBADDR1
address_b[1] => ram_block5a197.PORTBADDR1
address_b[1] => ram_block5a198.PORTBADDR1
address_b[1] => ram_block5a199.PORTBADDR1
address_b[1] => ram_block5a200.PORTBADDR1
address_b[1] => ram_block5a201.PORTBADDR1
address_b[1] => ram_block5a202.PORTBADDR1
address_b[1] => ram_block5a203.PORTBADDR1
address_b[1] => ram_block5a204.PORTBADDR1
address_b[1] => ram_block5a205.PORTBADDR1
address_b[1] => ram_block5a206.PORTBADDR1
address_b[1] => ram_block5a207.PORTBADDR1
address_b[1] => ram_block5a208.PORTBADDR1
address_b[1] => ram_block5a209.PORTBADDR1
address_b[1] => ram_block5a210.PORTBADDR1
address_b[1] => ram_block5a211.PORTBADDR1
address_b[1] => ram_block5a212.PORTBADDR1
address_b[1] => ram_block5a213.PORTBADDR1
address_b[1] => ram_block5a214.PORTBADDR1
address_b[1] => ram_block5a215.PORTBADDR1
address_b[1] => ram_block5a216.PORTBADDR1
address_b[1] => ram_block5a217.PORTBADDR1
address_b[1] => ram_block5a218.PORTBADDR1
address_b[1] => ram_block5a219.PORTBADDR1
address_b[1] => ram_block5a220.PORTBADDR1
address_b[1] => ram_block5a221.PORTBADDR1
address_b[1] => ram_block5a222.PORTBADDR1
address_b[1] => ram_block5a223.PORTBADDR1
address_b[1] => ram_block5a224.PORTBADDR1
address_b[1] => ram_block5a225.PORTBADDR1
address_b[1] => ram_block5a226.PORTBADDR1
address_b[1] => ram_block5a227.PORTBADDR1
address_b[1] => ram_block5a228.PORTBADDR1
address_b[1] => ram_block5a229.PORTBADDR1
address_b[1] => ram_block5a230.PORTBADDR1
address_b[1] => ram_block5a231.PORTBADDR1
address_b[1] => ram_block5a232.PORTBADDR1
address_b[1] => ram_block5a233.PORTBADDR1
address_b[1] => ram_block5a234.PORTBADDR1
address_b[1] => ram_block5a235.PORTBADDR1
address_b[1] => ram_block5a236.PORTBADDR1
address_b[1] => ram_block5a237.PORTBADDR1
address_b[1] => ram_block5a238.PORTBADDR1
address_b[1] => ram_block5a239.PORTBADDR1
address_b[1] => ram_block5a240.PORTBADDR1
address_b[1] => ram_block5a241.PORTBADDR1
address_b[1] => ram_block5a242.PORTBADDR1
address_b[1] => ram_block5a243.PORTBADDR1
address_b[1] => ram_block5a244.PORTBADDR1
address_b[1] => ram_block5a245.PORTBADDR1
address_b[1] => ram_block5a246.PORTBADDR1
address_b[1] => ram_block5a247.PORTBADDR1
address_b[1] => ram_block5a248.PORTBADDR1
address_b[1] => ram_block5a249.PORTBADDR1
address_b[1] => ram_block5a250.PORTBADDR1
address_b[1] => ram_block5a251.PORTBADDR1
address_b[1] => ram_block5a252.PORTBADDR1
address_b[1] => ram_block5a253.PORTBADDR1
address_b[1] => ram_block5a254.PORTBADDR1
address_b[1] => ram_block5a255.PORTBADDR1
address_b[2] => ram_block5a0.PORTBADDR2
address_b[2] => ram_block5a1.PORTBADDR2
address_b[2] => ram_block5a2.PORTBADDR2
address_b[2] => ram_block5a3.PORTBADDR2
address_b[2] => ram_block5a4.PORTBADDR2
address_b[2] => ram_block5a5.PORTBADDR2
address_b[2] => ram_block5a6.PORTBADDR2
address_b[2] => ram_block5a7.PORTBADDR2
address_b[2] => ram_block5a8.PORTBADDR2
address_b[2] => ram_block5a9.PORTBADDR2
address_b[2] => ram_block5a10.PORTBADDR2
address_b[2] => ram_block5a11.PORTBADDR2
address_b[2] => ram_block5a12.PORTBADDR2
address_b[2] => ram_block5a13.PORTBADDR2
address_b[2] => ram_block5a14.PORTBADDR2
address_b[2] => ram_block5a15.PORTBADDR2
address_b[2] => ram_block5a16.PORTBADDR2
address_b[2] => ram_block5a17.PORTBADDR2
address_b[2] => ram_block5a18.PORTBADDR2
address_b[2] => ram_block5a19.PORTBADDR2
address_b[2] => ram_block5a20.PORTBADDR2
address_b[2] => ram_block5a21.PORTBADDR2
address_b[2] => ram_block5a22.PORTBADDR2
address_b[2] => ram_block5a23.PORTBADDR2
address_b[2] => ram_block5a24.PORTBADDR2
address_b[2] => ram_block5a25.PORTBADDR2
address_b[2] => ram_block5a26.PORTBADDR2
address_b[2] => ram_block5a27.PORTBADDR2
address_b[2] => ram_block5a28.PORTBADDR2
address_b[2] => ram_block5a29.PORTBADDR2
address_b[2] => ram_block5a30.PORTBADDR2
address_b[2] => ram_block5a31.PORTBADDR2
address_b[2] => ram_block5a32.PORTBADDR2
address_b[2] => ram_block5a33.PORTBADDR2
address_b[2] => ram_block5a34.PORTBADDR2
address_b[2] => ram_block5a35.PORTBADDR2
address_b[2] => ram_block5a36.PORTBADDR2
address_b[2] => ram_block5a37.PORTBADDR2
address_b[2] => ram_block5a38.PORTBADDR2
address_b[2] => ram_block5a39.PORTBADDR2
address_b[2] => ram_block5a40.PORTBADDR2
address_b[2] => ram_block5a41.PORTBADDR2
address_b[2] => ram_block5a42.PORTBADDR2
address_b[2] => ram_block5a43.PORTBADDR2
address_b[2] => ram_block5a44.PORTBADDR2
address_b[2] => ram_block5a45.PORTBADDR2
address_b[2] => ram_block5a46.PORTBADDR2
address_b[2] => ram_block5a47.PORTBADDR2
address_b[2] => ram_block5a48.PORTBADDR2
address_b[2] => ram_block5a49.PORTBADDR2
address_b[2] => ram_block5a50.PORTBADDR2
address_b[2] => ram_block5a51.PORTBADDR2
address_b[2] => ram_block5a52.PORTBADDR2
address_b[2] => ram_block5a53.PORTBADDR2
address_b[2] => ram_block5a54.PORTBADDR2
address_b[2] => ram_block5a55.PORTBADDR2
address_b[2] => ram_block5a56.PORTBADDR2
address_b[2] => ram_block5a57.PORTBADDR2
address_b[2] => ram_block5a58.PORTBADDR2
address_b[2] => ram_block5a59.PORTBADDR2
address_b[2] => ram_block5a60.PORTBADDR2
address_b[2] => ram_block5a61.PORTBADDR2
address_b[2] => ram_block5a62.PORTBADDR2
address_b[2] => ram_block5a63.PORTBADDR2
address_b[2] => ram_block5a64.PORTBADDR2
address_b[2] => ram_block5a65.PORTBADDR2
address_b[2] => ram_block5a66.PORTBADDR2
address_b[2] => ram_block5a67.PORTBADDR2
address_b[2] => ram_block5a68.PORTBADDR2
address_b[2] => ram_block5a69.PORTBADDR2
address_b[2] => ram_block5a70.PORTBADDR2
address_b[2] => ram_block5a71.PORTBADDR2
address_b[2] => ram_block5a72.PORTBADDR2
address_b[2] => ram_block5a73.PORTBADDR2
address_b[2] => ram_block5a74.PORTBADDR2
address_b[2] => ram_block5a75.PORTBADDR2
address_b[2] => ram_block5a76.PORTBADDR2
address_b[2] => ram_block5a77.PORTBADDR2
address_b[2] => ram_block5a78.PORTBADDR2
address_b[2] => ram_block5a79.PORTBADDR2
address_b[2] => ram_block5a80.PORTBADDR2
address_b[2] => ram_block5a81.PORTBADDR2
address_b[2] => ram_block5a82.PORTBADDR2
address_b[2] => ram_block5a83.PORTBADDR2
address_b[2] => ram_block5a84.PORTBADDR2
address_b[2] => ram_block5a85.PORTBADDR2
address_b[2] => ram_block5a86.PORTBADDR2
address_b[2] => ram_block5a87.PORTBADDR2
address_b[2] => ram_block5a88.PORTBADDR2
address_b[2] => ram_block5a89.PORTBADDR2
address_b[2] => ram_block5a90.PORTBADDR2
address_b[2] => ram_block5a91.PORTBADDR2
address_b[2] => ram_block5a92.PORTBADDR2
address_b[2] => ram_block5a93.PORTBADDR2
address_b[2] => ram_block5a94.PORTBADDR2
address_b[2] => ram_block5a95.PORTBADDR2
address_b[2] => ram_block5a96.PORTBADDR2
address_b[2] => ram_block5a97.PORTBADDR2
address_b[2] => ram_block5a98.PORTBADDR2
address_b[2] => ram_block5a99.PORTBADDR2
address_b[2] => ram_block5a100.PORTBADDR2
address_b[2] => ram_block5a101.PORTBADDR2
address_b[2] => ram_block5a102.PORTBADDR2
address_b[2] => ram_block5a103.PORTBADDR2
address_b[2] => ram_block5a104.PORTBADDR2
address_b[2] => ram_block5a105.PORTBADDR2
address_b[2] => ram_block5a106.PORTBADDR2
address_b[2] => ram_block5a107.PORTBADDR2
address_b[2] => ram_block5a108.PORTBADDR2
address_b[2] => ram_block5a109.PORTBADDR2
address_b[2] => ram_block5a110.PORTBADDR2
address_b[2] => ram_block5a111.PORTBADDR2
address_b[2] => ram_block5a112.PORTBADDR2
address_b[2] => ram_block5a113.PORTBADDR2
address_b[2] => ram_block5a114.PORTBADDR2
address_b[2] => ram_block5a115.PORTBADDR2
address_b[2] => ram_block5a116.PORTBADDR2
address_b[2] => ram_block5a117.PORTBADDR2
address_b[2] => ram_block5a118.PORTBADDR2
address_b[2] => ram_block5a119.PORTBADDR2
address_b[2] => ram_block5a120.PORTBADDR2
address_b[2] => ram_block5a121.PORTBADDR2
address_b[2] => ram_block5a122.PORTBADDR2
address_b[2] => ram_block5a123.PORTBADDR2
address_b[2] => ram_block5a124.PORTBADDR2
address_b[2] => ram_block5a125.PORTBADDR2
address_b[2] => ram_block5a126.PORTBADDR2
address_b[2] => ram_block5a127.PORTBADDR2
address_b[2] => ram_block5a128.PORTBADDR2
address_b[2] => ram_block5a129.PORTBADDR2
address_b[2] => ram_block5a130.PORTBADDR2
address_b[2] => ram_block5a131.PORTBADDR2
address_b[2] => ram_block5a132.PORTBADDR2
address_b[2] => ram_block5a133.PORTBADDR2
address_b[2] => ram_block5a134.PORTBADDR2
address_b[2] => ram_block5a135.PORTBADDR2
address_b[2] => ram_block5a136.PORTBADDR2
address_b[2] => ram_block5a137.PORTBADDR2
address_b[2] => ram_block5a138.PORTBADDR2
address_b[2] => ram_block5a139.PORTBADDR2
address_b[2] => ram_block5a140.PORTBADDR2
address_b[2] => ram_block5a141.PORTBADDR2
address_b[2] => ram_block5a142.PORTBADDR2
address_b[2] => ram_block5a143.PORTBADDR2
address_b[2] => ram_block5a144.PORTBADDR2
address_b[2] => ram_block5a145.PORTBADDR2
address_b[2] => ram_block5a146.PORTBADDR2
address_b[2] => ram_block5a147.PORTBADDR2
address_b[2] => ram_block5a148.PORTBADDR2
address_b[2] => ram_block5a149.PORTBADDR2
address_b[2] => ram_block5a150.PORTBADDR2
address_b[2] => ram_block5a151.PORTBADDR2
address_b[2] => ram_block5a152.PORTBADDR2
address_b[2] => ram_block5a153.PORTBADDR2
address_b[2] => ram_block5a154.PORTBADDR2
address_b[2] => ram_block5a155.PORTBADDR2
address_b[2] => ram_block5a156.PORTBADDR2
address_b[2] => ram_block5a157.PORTBADDR2
address_b[2] => ram_block5a158.PORTBADDR2
address_b[2] => ram_block5a159.PORTBADDR2
address_b[2] => ram_block5a160.PORTBADDR2
address_b[2] => ram_block5a161.PORTBADDR2
address_b[2] => ram_block5a162.PORTBADDR2
address_b[2] => ram_block5a163.PORTBADDR2
address_b[2] => ram_block5a164.PORTBADDR2
address_b[2] => ram_block5a165.PORTBADDR2
address_b[2] => ram_block5a166.PORTBADDR2
address_b[2] => ram_block5a167.PORTBADDR2
address_b[2] => ram_block5a168.PORTBADDR2
address_b[2] => ram_block5a169.PORTBADDR2
address_b[2] => ram_block5a170.PORTBADDR2
address_b[2] => ram_block5a171.PORTBADDR2
address_b[2] => ram_block5a172.PORTBADDR2
address_b[2] => ram_block5a173.PORTBADDR2
address_b[2] => ram_block5a174.PORTBADDR2
address_b[2] => ram_block5a175.PORTBADDR2
address_b[2] => ram_block5a176.PORTBADDR2
address_b[2] => ram_block5a177.PORTBADDR2
address_b[2] => ram_block5a178.PORTBADDR2
address_b[2] => ram_block5a179.PORTBADDR2
address_b[2] => ram_block5a180.PORTBADDR2
address_b[2] => ram_block5a181.PORTBADDR2
address_b[2] => ram_block5a182.PORTBADDR2
address_b[2] => ram_block5a183.PORTBADDR2
address_b[2] => ram_block5a184.PORTBADDR2
address_b[2] => ram_block5a185.PORTBADDR2
address_b[2] => ram_block5a186.PORTBADDR2
address_b[2] => ram_block5a187.PORTBADDR2
address_b[2] => ram_block5a188.PORTBADDR2
address_b[2] => ram_block5a189.PORTBADDR2
address_b[2] => ram_block5a190.PORTBADDR2
address_b[2] => ram_block5a191.PORTBADDR2
address_b[2] => ram_block5a192.PORTBADDR2
address_b[2] => ram_block5a193.PORTBADDR2
address_b[2] => ram_block5a194.PORTBADDR2
address_b[2] => ram_block5a195.PORTBADDR2
address_b[2] => ram_block5a196.PORTBADDR2
address_b[2] => ram_block5a197.PORTBADDR2
address_b[2] => ram_block5a198.PORTBADDR2
address_b[2] => ram_block5a199.PORTBADDR2
address_b[2] => ram_block5a200.PORTBADDR2
address_b[2] => ram_block5a201.PORTBADDR2
address_b[2] => ram_block5a202.PORTBADDR2
address_b[2] => ram_block5a203.PORTBADDR2
address_b[2] => ram_block5a204.PORTBADDR2
address_b[2] => ram_block5a205.PORTBADDR2
address_b[2] => ram_block5a206.PORTBADDR2
address_b[2] => ram_block5a207.PORTBADDR2
address_b[2] => ram_block5a208.PORTBADDR2
address_b[2] => ram_block5a209.PORTBADDR2
address_b[2] => ram_block5a210.PORTBADDR2
address_b[2] => ram_block5a211.PORTBADDR2
address_b[2] => ram_block5a212.PORTBADDR2
address_b[2] => ram_block5a213.PORTBADDR2
address_b[2] => ram_block5a214.PORTBADDR2
address_b[2] => ram_block5a215.PORTBADDR2
address_b[2] => ram_block5a216.PORTBADDR2
address_b[2] => ram_block5a217.PORTBADDR2
address_b[2] => ram_block5a218.PORTBADDR2
address_b[2] => ram_block5a219.PORTBADDR2
address_b[2] => ram_block5a220.PORTBADDR2
address_b[2] => ram_block5a221.PORTBADDR2
address_b[2] => ram_block5a222.PORTBADDR2
address_b[2] => ram_block5a223.PORTBADDR2
address_b[2] => ram_block5a224.PORTBADDR2
address_b[2] => ram_block5a225.PORTBADDR2
address_b[2] => ram_block5a226.PORTBADDR2
address_b[2] => ram_block5a227.PORTBADDR2
address_b[2] => ram_block5a228.PORTBADDR2
address_b[2] => ram_block5a229.PORTBADDR2
address_b[2] => ram_block5a230.PORTBADDR2
address_b[2] => ram_block5a231.PORTBADDR2
address_b[2] => ram_block5a232.PORTBADDR2
address_b[2] => ram_block5a233.PORTBADDR2
address_b[2] => ram_block5a234.PORTBADDR2
address_b[2] => ram_block5a235.PORTBADDR2
address_b[2] => ram_block5a236.PORTBADDR2
address_b[2] => ram_block5a237.PORTBADDR2
address_b[2] => ram_block5a238.PORTBADDR2
address_b[2] => ram_block5a239.PORTBADDR2
address_b[2] => ram_block5a240.PORTBADDR2
address_b[2] => ram_block5a241.PORTBADDR2
address_b[2] => ram_block5a242.PORTBADDR2
address_b[2] => ram_block5a243.PORTBADDR2
address_b[2] => ram_block5a244.PORTBADDR2
address_b[2] => ram_block5a245.PORTBADDR2
address_b[2] => ram_block5a246.PORTBADDR2
address_b[2] => ram_block5a247.PORTBADDR2
address_b[2] => ram_block5a248.PORTBADDR2
address_b[2] => ram_block5a249.PORTBADDR2
address_b[2] => ram_block5a250.PORTBADDR2
address_b[2] => ram_block5a251.PORTBADDR2
address_b[2] => ram_block5a252.PORTBADDR2
address_b[2] => ram_block5a253.PORTBADDR2
address_b[2] => ram_block5a254.PORTBADDR2
address_b[2] => ram_block5a255.PORTBADDR2
address_b[3] => ram_block5a0.PORTBADDR3
address_b[3] => ram_block5a1.PORTBADDR3
address_b[3] => ram_block5a2.PORTBADDR3
address_b[3] => ram_block5a3.PORTBADDR3
address_b[3] => ram_block5a4.PORTBADDR3
address_b[3] => ram_block5a5.PORTBADDR3
address_b[3] => ram_block5a6.PORTBADDR3
address_b[3] => ram_block5a7.PORTBADDR3
address_b[3] => ram_block5a8.PORTBADDR3
address_b[3] => ram_block5a9.PORTBADDR3
address_b[3] => ram_block5a10.PORTBADDR3
address_b[3] => ram_block5a11.PORTBADDR3
address_b[3] => ram_block5a12.PORTBADDR3
address_b[3] => ram_block5a13.PORTBADDR3
address_b[3] => ram_block5a14.PORTBADDR3
address_b[3] => ram_block5a15.PORTBADDR3
address_b[3] => ram_block5a16.PORTBADDR3
address_b[3] => ram_block5a17.PORTBADDR3
address_b[3] => ram_block5a18.PORTBADDR3
address_b[3] => ram_block5a19.PORTBADDR3
address_b[3] => ram_block5a20.PORTBADDR3
address_b[3] => ram_block5a21.PORTBADDR3
address_b[3] => ram_block5a22.PORTBADDR3
address_b[3] => ram_block5a23.PORTBADDR3
address_b[3] => ram_block5a24.PORTBADDR3
address_b[3] => ram_block5a25.PORTBADDR3
address_b[3] => ram_block5a26.PORTBADDR3
address_b[3] => ram_block5a27.PORTBADDR3
address_b[3] => ram_block5a28.PORTBADDR3
address_b[3] => ram_block5a29.PORTBADDR3
address_b[3] => ram_block5a30.PORTBADDR3
address_b[3] => ram_block5a31.PORTBADDR3
address_b[3] => ram_block5a32.PORTBADDR3
address_b[3] => ram_block5a33.PORTBADDR3
address_b[3] => ram_block5a34.PORTBADDR3
address_b[3] => ram_block5a35.PORTBADDR3
address_b[3] => ram_block5a36.PORTBADDR3
address_b[3] => ram_block5a37.PORTBADDR3
address_b[3] => ram_block5a38.PORTBADDR3
address_b[3] => ram_block5a39.PORTBADDR3
address_b[3] => ram_block5a40.PORTBADDR3
address_b[3] => ram_block5a41.PORTBADDR3
address_b[3] => ram_block5a42.PORTBADDR3
address_b[3] => ram_block5a43.PORTBADDR3
address_b[3] => ram_block5a44.PORTBADDR3
address_b[3] => ram_block5a45.PORTBADDR3
address_b[3] => ram_block5a46.PORTBADDR3
address_b[3] => ram_block5a47.PORTBADDR3
address_b[3] => ram_block5a48.PORTBADDR3
address_b[3] => ram_block5a49.PORTBADDR3
address_b[3] => ram_block5a50.PORTBADDR3
address_b[3] => ram_block5a51.PORTBADDR3
address_b[3] => ram_block5a52.PORTBADDR3
address_b[3] => ram_block5a53.PORTBADDR3
address_b[3] => ram_block5a54.PORTBADDR3
address_b[3] => ram_block5a55.PORTBADDR3
address_b[3] => ram_block5a56.PORTBADDR3
address_b[3] => ram_block5a57.PORTBADDR3
address_b[3] => ram_block5a58.PORTBADDR3
address_b[3] => ram_block5a59.PORTBADDR3
address_b[3] => ram_block5a60.PORTBADDR3
address_b[3] => ram_block5a61.PORTBADDR3
address_b[3] => ram_block5a62.PORTBADDR3
address_b[3] => ram_block5a63.PORTBADDR3
address_b[3] => ram_block5a64.PORTBADDR3
address_b[3] => ram_block5a65.PORTBADDR3
address_b[3] => ram_block5a66.PORTBADDR3
address_b[3] => ram_block5a67.PORTBADDR3
address_b[3] => ram_block5a68.PORTBADDR3
address_b[3] => ram_block5a69.PORTBADDR3
address_b[3] => ram_block5a70.PORTBADDR3
address_b[3] => ram_block5a71.PORTBADDR3
address_b[3] => ram_block5a72.PORTBADDR3
address_b[3] => ram_block5a73.PORTBADDR3
address_b[3] => ram_block5a74.PORTBADDR3
address_b[3] => ram_block5a75.PORTBADDR3
address_b[3] => ram_block5a76.PORTBADDR3
address_b[3] => ram_block5a77.PORTBADDR3
address_b[3] => ram_block5a78.PORTBADDR3
address_b[3] => ram_block5a79.PORTBADDR3
address_b[3] => ram_block5a80.PORTBADDR3
address_b[3] => ram_block5a81.PORTBADDR3
address_b[3] => ram_block5a82.PORTBADDR3
address_b[3] => ram_block5a83.PORTBADDR3
address_b[3] => ram_block5a84.PORTBADDR3
address_b[3] => ram_block5a85.PORTBADDR3
address_b[3] => ram_block5a86.PORTBADDR3
address_b[3] => ram_block5a87.PORTBADDR3
address_b[3] => ram_block5a88.PORTBADDR3
address_b[3] => ram_block5a89.PORTBADDR3
address_b[3] => ram_block5a90.PORTBADDR3
address_b[3] => ram_block5a91.PORTBADDR3
address_b[3] => ram_block5a92.PORTBADDR3
address_b[3] => ram_block5a93.PORTBADDR3
address_b[3] => ram_block5a94.PORTBADDR3
address_b[3] => ram_block5a95.PORTBADDR3
address_b[3] => ram_block5a96.PORTBADDR3
address_b[3] => ram_block5a97.PORTBADDR3
address_b[3] => ram_block5a98.PORTBADDR3
address_b[3] => ram_block5a99.PORTBADDR3
address_b[3] => ram_block5a100.PORTBADDR3
address_b[3] => ram_block5a101.PORTBADDR3
address_b[3] => ram_block5a102.PORTBADDR3
address_b[3] => ram_block5a103.PORTBADDR3
address_b[3] => ram_block5a104.PORTBADDR3
address_b[3] => ram_block5a105.PORTBADDR3
address_b[3] => ram_block5a106.PORTBADDR3
address_b[3] => ram_block5a107.PORTBADDR3
address_b[3] => ram_block5a108.PORTBADDR3
address_b[3] => ram_block5a109.PORTBADDR3
address_b[3] => ram_block5a110.PORTBADDR3
address_b[3] => ram_block5a111.PORTBADDR3
address_b[3] => ram_block5a112.PORTBADDR3
address_b[3] => ram_block5a113.PORTBADDR3
address_b[3] => ram_block5a114.PORTBADDR3
address_b[3] => ram_block5a115.PORTBADDR3
address_b[3] => ram_block5a116.PORTBADDR3
address_b[3] => ram_block5a117.PORTBADDR3
address_b[3] => ram_block5a118.PORTBADDR3
address_b[3] => ram_block5a119.PORTBADDR3
address_b[3] => ram_block5a120.PORTBADDR3
address_b[3] => ram_block5a121.PORTBADDR3
address_b[3] => ram_block5a122.PORTBADDR3
address_b[3] => ram_block5a123.PORTBADDR3
address_b[3] => ram_block5a124.PORTBADDR3
address_b[3] => ram_block5a125.PORTBADDR3
address_b[3] => ram_block5a126.PORTBADDR3
address_b[3] => ram_block5a127.PORTBADDR3
address_b[3] => ram_block5a128.PORTBADDR3
address_b[3] => ram_block5a129.PORTBADDR3
address_b[3] => ram_block5a130.PORTBADDR3
address_b[3] => ram_block5a131.PORTBADDR3
address_b[3] => ram_block5a132.PORTBADDR3
address_b[3] => ram_block5a133.PORTBADDR3
address_b[3] => ram_block5a134.PORTBADDR3
address_b[3] => ram_block5a135.PORTBADDR3
address_b[3] => ram_block5a136.PORTBADDR3
address_b[3] => ram_block5a137.PORTBADDR3
address_b[3] => ram_block5a138.PORTBADDR3
address_b[3] => ram_block5a139.PORTBADDR3
address_b[3] => ram_block5a140.PORTBADDR3
address_b[3] => ram_block5a141.PORTBADDR3
address_b[3] => ram_block5a142.PORTBADDR3
address_b[3] => ram_block5a143.PORTBADDR3
address_b[3] => ram_block5a144.PORTBADDR3
address_b[3] => ram_block5a145.PORTBADDR3
address_b[3] => ram_block5a146.PORTBADDR3
address_b[3] => ram_block5a147.PORTBADDR3
address_b[3] => ram_block5a148.PORTBADDR3
address_b[3] => ram_block5a149.PORTBADDR3
address_b[3] => ram_block5a150.PORTBADDR3
address_b[3] => ram_block5a151.PORTBADDR3
address_b[3] => ram_block5a152.PORTBADDR3
address_b[3] => ram_block5a153.PORTBADDR3
address_b[3] => ram_block5a154.PORTBADDR3
address_b[3] => ram_block5a155.PORTBADDR3
address_b[3] => ram_block5a156.PORTBADDR3
address_b[3] => ram_block5a157.PORTBADDR3
address_b[3] => ram_block5a158.PORTBADDR3
address_b[3] => ram_block5a159.PORTBADDR3
address_b[3] => ram_block5a160.PORTBADDR3
address_b[3] => ram_block5a161.PORTBADDR3
address_b[3] => ram_block5a162.PORTBADDR3
address_b[3] => ram_block5a163.PORTBADDR3
address_b[3] => ram_block5a164.PORTBADDR3
address_b[3] => ram_block5a165.PORTBADDR3
address_b[3] => ram_block5a166.PORTBADDR3
address_b[3] => ram_block5a167.PORTBADDR3
address_b[3] => ram_block5a168.PORTBADDR3
address_b[3] => ram_block5a169.PORTBADDR3
address_b[3] => ram_block5a170.PORTBADDR3
address_b[3] => ram_block5a171.PORTBADDR3
address_b[3] => ram_block5a172.PORTBADDR3
address_b[3] => ram_block5a173.PORTBADDR3
address_b[3] => ram_block5a174.PORTBADDR3
address_b[3] => ram_block5a175.PORTBADDR3
address_b[3] => ram_block5a176.PORTBADDR3
address_b[3] => ram_block5a177.PORTBADDR3
address_b[3] => ram_block5a178.PORTBADDR3
address_b[3] => ram_block5a179.PORTBADDR3
address_b[3] => ram_block5a180.PORTBADDR3
address_b[3] => ram_block5a181.PORTBADDR3
address_b[3] => ram_block5a182.PORTBADDR3
address_b[3] => ram_block5a183.PORTBADDR3
address_b[3] => ram_block5a184.PORTBADDR3
address_b[3] => ram_block5a185.PORTBADDR3
address_b[3] => ram_block5a186.PORTBADDR3
address_b[3] => ram_block5a187.PORTBADDR3
address_b[3] => ram_block5a188.PORTBADDR3
address_b[3] => ram_block5a189.PORTBADDR3
address_b[3] => ram_block5a190.PORTBADDR3
address_b[3] => ram_block5a191.PORTBADDR3
address_b[3] => ram_block5a192.PORTBADDR3
address_b[3] => ram_block5a193.PORTBADDR3
address_b[3] => ram_block5a194.PORTBADDR3
address_b[3] => ram_block5a195.PORTBADDR3
address_b[3] => ram_block5a196.PORTBADDR3
address_b[3] => ram_block5a197.PORTBADDR3
address_b[3] => ram_block5a198.PORTBADDR3
address_b[3] => ram_block5a199.PORTBADDR3
address_b[3] => ram_block5a200.PORTBADDR3
address_b[3] => ram_block5a201.PORTBADDR3
address_b[3] => ram_block5a202.PORTBADDR3
address_b[3] => ram_block5a203.PORTBADDR3
address_b[3] => ram_block5a204.PORTBADDR3
address_b[3] => ram_block5a205.PORTBADDR3
address_b[3] => ram_block5a206.PORTBADDR3
address_b[3] => ram_block5a207.PORTBADDR3
address_b[3] => ram_block5a208.PORTBADDR3
address_b[3] => ram_block5a209.PORTBADDR3
address_b[3] => ram_block5a210.PORTBADDR3
address_b[3] => ram_block5a211.PORTBADDR3
address_b[3] => ram_block5a212.PORTBADDR3
address_b[3] => ram_block5a213.PORTBADDR3
address_b[3] => ram_block5a214.PORTBADDR3
address_b[3] => ram_block5a215.PORTBADDR3
address_b[3] => ram_block5a216.PORTBADDR3
address_b[3] => ram_block5a217.PORTBADDR3
address_b[3] => ram_block5a218.PORTBADDR3
address_b[3] => ram_block5a219.PORTBADDR3
address_b[3] => ram_block5a220.PORTBADDR3
address_b[3] => ram_block5a221.PORTBADDR3
address_b[3] => ram_block5a222.PORTBADDR3
address_b[3] => ram_block5a223.PORTBADDR3
address_b[3] => ram_block5a224.PORTBADDR3
address_b[3] => ram_block5a225.PORTBADDR3
address_b[3] => ram_block5a226.PORTBADDR3
address_b[3] => ram_block5a227.PORTBADDR3
address_b[3] => ram_block5a228.PORTBADDR3
address_b[3] => ram_block5a229.PORTBADDR3
address_b[3] => ram_block5a230.PORTBADDR3
address_b[3] => ram_block5a231.PORTBADDR3
address_b[3] => ram_block5a232.PORTBADDR3
address_b[3] => ram_block5a233.PORTBADDR3
address_b[3] => ram_block5a234.PORTBADDR3
address_b[3] => ram_block5a235.PORTBADDR3
address_b[3] => ram_block5a236.PORTBADDR3
address_b[3] => ram_block5a237.PORTBADDR3
address_b[3] => ram_block5a238.PORTBADDR3
address_b[3] => ram_block5a239.PORTBADDR3
address_b[3] => ram_block5a240.PORTBADDR3
address_b[3] => ram_block5a241.PORTBADDR3
address_b[3] => ram_block5a242.PORTBADDR3
address_b[3] => ram_block5a243.PORTBADDR3
address_b[3] => ram_block5a244.PORTBADDR3
address_b[3] => ram_block5a245.PORTBADDR3
address_b[3] => ram_block5a246.PORTBADDR3
address_b[3] => ram_block5a247.PORTBADDR3
address_b[3] => ram_block5a248.PORTBADDR3
address_b[3] => ram_block5a249.PORTBADDR3
address_b[3] => ram_block5a250.PORTBADDR3
address_b[3] => ram_block5a251.PORTBADDR3
address_b[3] => ram_block5a252.PORTBADDR3
address_b[3] => ram_block5a253.PORTBADDR3
address_b[3] => ram_block5a254.PORTBADDR3
address_b[3] => ram_block5a255.PORTBADDR3
address_b[4] => ram_block5a0.PORTBADDR4
address_b[4] => ram_block5a1.PORTBADDR4
address_b[4] => ram_block5a2.PORTBADDR4
address_b[4] => ram_block5a3.PORTBADDR4
address_b[4] => ram_block5a4.PORTBADDR4
address_b[4] => ram_block5a5.PORTBADDR4
address_b[4] => ram_block5a6.PORTBADDR4
address_b[4] => ram_block5a7.PORTBADDR4
address_b[4] => ram_block5a8.PORTBADDR4
address_b[4] => ram_block5a9.PORTBADDR4
address_b[4] => ram_block5a10.PORTBADDR4
address_b[4] => ram_block5a11.PORTBADDR4
address_b[4] => ram_block5a12.PORTBADDR4
address_b[4] => ram_block5a13.PORTBADDR4
address_b[4] => ram_block5a14.PORTBADDR4
address_b[4] => ram_block5a15.PORTBADDR4
address_b[4] => ram_block5a16.PORTBADDR4
address_b[4] => ram_block5a17.PORTBADDR4
address_b[4] => ram_block5a18.PORTBADDR4
address_b[4] => ram_block5a19.PORTBADDR4
address_b[4] => ram_block5a20.PORTBADDR4
address_b[4] => ram_block5a21.PORTBADDR4
address_b[4] => ram_block5a22.PORTBADDR4
address_b[4] => ram_block5a23.PORTBADDR4
address_b[4] => ram_block5a24.PORTBADDR4
address_b[4] => ram_block5a25.PORTBADDR4
address_b[4] => ram_block5a26.PORTBADDR4
address_b[4] => ram_block5a27.PORTBADDR4
address_b[4] => ram_block5a28.PORTBADDR4
address_b[4] => ram_block5a29.PORTBADDR4
address_b[4] => ram_block5a30.PORTBADDR4
address_b[4] => ram_block5a31.PORTBADDR4
address_b[4] => ram_block5a32.PORTBADDR4
address_b[4] => ram_block5a33.PORTBADDR4
address_b[4] => ram_block5a34.PORTBADDR4
address_b[4] => ram_block5a35.PORTBADDR4
address_b[4] => ram_block5a36.PORTBADDR4
address_b[4] => ram_block5a37.PORTBADDR4
address_b[4] => ram_block5a38.PORTBADDR4
address_b[4] => ram_block5a39.PORTBADDR4
address_b[4] => ram_block5a40.PORTBADDR4
address_b[4] => ram_block5a41.PORTBADDR4
address_b[4] => ram_block5a42.PORTBADDR4
address_b[4] => ram_block5a43.PORTBADDR4
address_b[4] => ram_block5a44.PORTBADDR4
address_b[4] => ram_block5a45.PORTBADDR4
address_b[4] => ram_block5a46.PORTBADDR4
address_b[4] => ram_block5a47.PORTBADDR4
address_b[4] => ram_block5a48.PORTBADDR4
address_b[4] => ram_block5a49.PORTBADDR4
address_b[4] => ram_block5a50.PORTBADDR4
address_b[4] => ram_block5a51.PORTBADDR4
address_b[4] => ram_block5a52.PORTBADDR4
address_b[4] => ram_block5a53.PORTBADDR4
address_b[4] => ram_block5a54.PORTBADDR4
address_b[4] => ram_block5a55.PORTBADDR4
address_b[4] => ram_block5a56.PORTBADDR4
address_b[4] => ram_block5a57.PORTBADDR4
address_b[4] => ram_block5a58.PORTBADDR4
address_b[4] => ram_block5a59.PORTBADDR4
address_b[4] => ram_block5a60.PORTBADDR4
address_b[4] => ram_block5a61.PORTBADDR4
address_b[4] => ram_block5a62.PORTBADDR4
address_b[4] => ram_block5a63.PORTBADDR4
address_b[4] => ram_block5a64.PORTBADDR4
address_b[4] => ram_block5a65.PORTBADDR4
address_b[4] => ram_block5a66.PORTBADDR4
address_b[4] => ram_block5a67.PORTBADDR4
address_b[4] => ram_block5a68.PORTBADDR4
address_b[4] => ram_block5a69.PORTBADDR4
address_b[4] => ram_block5a70.PORTBADDR4
address_b[4] => ram_block5a71.PORTBADDR4
address_b[4] => ram_block5a72.PORTBADDR4
address_b[4] => ram_block5a73.PORTBADDR4
address_b[4] => ram_block5a74.PORTBADDR4
address_b[4] => ram_block5a75.PORTBADDR4
address_b[4] => ram_block5a76.PORTBADDR4
address_b[4] => ram_block5a77.PORTBADDR4
address_b[4] => ram_block5a78.PORTBADDR4
address_b[4] => ram_block5a79.PORTBADDR4
address_b[4] => ram_block5a80.PORTBADDR4
address_b[4] => ram_block5a81.PORTBADDR4
address_b[4] => ram_block5a82.PORTBADDR4
address_b[4] => ram_block5a83.PORTBADDR4
address_b[4] => ram_block5a84.PORTBADDR4
address_b[4] => ram_block5a85.PORTBADDR4
address_b[4] => ram_block5a86.PORTBADDR4
address_b[4] => ram_block5a87.PORTBADDR4
address_b[4] => ram_block5a88.PORTBADDR4
address_b[4] => ram_block5a89.PORTBADDR4
address_b[4] => ram_block5a90.PORTBADDR4
address_b[4] => ram_block5a91.PORTBADDR4
address_b[4] => ram_block5a92.PORTBADDR4
address_b[4] => ram_block5a93.PORTBADDR4
address_b[4] => ram_block5a94.PORTBADDR4
address_b[4] => ram_block5a95.PORTBADDR4
address_b[4] => ram_block5a96.PORTBADDR4
address_b[4] => ram_block5a97.PORTBADDR4
address_b[4] => ram_block5a98.PORTBADDR4
address_b[4] => ram_block5a99.PORTBADDR4
address_b[4] => ram_block5a100.PORTBADDR4
address_b[4] => ram_block5a101.PORTBADDR4
address_b[4] => ram_block5a102.PORTBADDR4
address_b[4] => ram_block5a103.PORTBADDR4
address_b[4] => ram_block5a104.PORTBADDR4
address_b[4] => ram_block5a105.PORTBADDR4
address_b[4] => ram_block5a106.PORTBADDR4
address_b[4] => ram_block5a107.PORTBADDR4
address_b[4] => ram_block5a108.PORTBADDR4
address_b[4] => ram_block5a109.PORTBADDR4
address_b[4] => ram_block5a110.PORTBADDR4
address_b[4] => ram_block5a111.PORTBADDR4
address_b[4] => ram_block5a112.PORTBADDR4
address_b[4] => ram_block5a113.PORTBADDR4
address_b[4] => ram_block5a114.PORTBADDR4
address_b[4] => ram_block5a115.PORTBADDR4
address_b[4] => ram_block5a116.PORTBADDR4
address_b[4] => ram_block5a117.PORTBADDR4
address_b[4] => ram_block5a118.PORTBADDR4
address_b[4] => ram_block5a119.PORTBADDR4
address_b[4] => ram_block5a120.PORTBADDR4
address_b[4] => ram_block5a121.PORTBADDR4
address_b[4] => ram_block5a122.PORTBADDR4
address_b[4] => ram_block5a123.PORTBADDR4
address_b[4] => ram_block5a124.PORTBADDR4
address_b[4] => ram_block5a125.PORTBADDR4
address_b[4] => ram_block5a126.PORTBADDR4
address_b[4] => ram_block5a127.PORTBADDR4
address_b[4] => ram_block5a128.PORTBADDR4
address_b[4] => ram_block5a129.PORTBADDR4
address_b[4] => ram_block5a130.PORTBADDR4
address_b[4] => ram_block5a131.PORTBADDR4
address_b[4] => ram_block5a132.PORTBADDR4
address_b[4] => ram_block5a133.PORTBADDR4
address_b[4] => ram_block5a134.PORTBADDR4
address_b[4] => ram_block5a135.PORTBADDR4
address_b[4] => ram_block5a136.PORTBADDR4
address_b[4] => ram_block5a137.PORTBADDR4
address_b[4] => ram_block5a138.PORTBADDR4
address_b[4] => ram_block5a139.PORTBADDR4
address_b[4] => ram_block5a140.PORTBADDR4
address_b[4] => ram_block5a141.PORTBADDR4
address_b[4] => ram_block5a142.PORTBADDR4
address_b[4] => ram_block5a143.PORTBADDR4
address_b[4] => ram_block5a144.PORTBADDR4
address_b[4] => ram_block5a145.PORTBADDR4
address_b[4] => ram_block5a146.PORTBADDR4
address_b[4] => ram_block5a147.PORTBADDR4
address_b[4] => ram_block5a148.PORTBADDR4
address_b[4] => ram_block5a149.PORTBADDR4
address_b[4] => ram_block5a150.PORTBADDR4
address_b[4] => ram_block5a151.PORTBADDR4
address_b[4] => ram_block5a152.PORTBADDR4
address_b[4] => ram_block5a153.PORTBADDR4
address_b[4] => ram_block5a154.PORTBADDR4
address_b[4] => ram_block5a155.PORTBADDR4
address_b[4] => ram_block5a156.PORTBADDR4
address_b[4] => ram_block5a157.PORTBADDR4
address_b[4] => ram_block5a158.PORTBADDR4
address_b[4] => ram_block5a159.PORTBADDR4
address_b[4] => ram_block5a160.PORTBADDR4
address_b[4] => ram_block5a161.PORTBADDR4
address_b[4] => ram_block5a162.PORTBADDR4
address_b[4] => ram_block5a163.PORTBADDR4
address_b[4] => ram_block5a164.PORTBADDR4
address_b[4] => ram_block5a165.PORTBADDR4
address_b[4] => ram_block5a166.PORTBADDR4
address_b[4] => ram_block5a167.PORTBADDR4
address_b[4] => ram_block5a168.PORTBADDR4
address_b[4] => ram_block5a169.PORTBADDR4
address_b[4] => ram_block5a170.PORTBADDR4
address_b[4] => ram_block5a171.PORTBADDR4
address_b[4] => ram_block5a172.PORTBADDR4
address_b[4] => ram_block5a173.PORTBADDR4
address_b[4] => ram_block5a174.PORTBADDR4
address_b[4] => ram_block5a175.PORTBADDR4
address_b[4] => ram_block5a176.PORTBADDR4
address_b[4] => ram_block5a177.PORTBADDR4
address_b[4] => ram_block5a178.PORTBADDR4
address_b[4] => ram_block5a179.PORTBADDR4
address_b[4] => ram_block5a180.PORTBADDR4
address_b[4] => ram_block5a181.PORTBADDR4
address_b[4] => ram_block5a182.PORTBADDR4
address_b[4] => ram_block5a183.PORTBADDR4
address_b[4] => ram_block5a184.PORTBADDR4
address_b[4] => ram_block5a185.PORTBADDR4
address_b[4] => ram_block5a186.PORTBADDR4
address_b[4] => ram_block5a187.PORTBADDR4
address_b[4] => ram_block5a188.PORTBADDR4
address_b[4] => ram_block5a189.PORTBADDR4
address_b[4] => ram_block5a190.PORTBADDR4
address_b[4] => ram_block5a191.PORTBADDR4
address_b[4] => ram_block5a192.PORTBADDR4
address_b[4] => ram_block5a193.PORTBADDR4
address_b[4] => ram_block5a194.PORTBADDR4
address_b[4] => ram_block5a195.PORTBADDR4
address_b[4] => ram_block5a196.PORTBADDR4
address_b[4] => ram_block5a197.PORTBADDR4
address_b[4] => ram_block5a198.PORTBADDR4
address_b[4] => ram_block5a199.PORTBADDR4
address_b[4] => ram_block5a200.PORTBADDR4
address_b[4] => ram_block5a201.PORTBADDR4
address_b[4] => ram_block5a202.PORTBADDR4
address_b[4] => ram_block5a203.PORTBADDR4
address_b[4] => ram_block5a204.PORTBADDR4
address_b[4] => ram_block5a205.PORTBADDR4
address_b[4] => ram_block5a206.PORTBADDR4
address_b[4] => ram_block5a207.PORTBADDR4
address_b[4] => ram_block5a208.PORTBADDR4
address_b[4] => ram_block5a209.PORTBADDR4
address_b[4] => ram_block5a210.PORTBADDR4
address_b[4] => ram_block5a211.PORTBADDR4
address_b[4] => ram_block5a212.PORTBADDR4
address_b[4] => ram_block5a213.PORTBADDR4
address_b[4] => ram_block5a214.PORTBADDR4
address_b[4] => ram_block5a215.PORTBADDR4
address_b[4] => ram_block5a216.PORTBADDR4
address_b[4] => ram_block5a217.PORTBADDR4
address_b[4] => ram_block5a218.PORTBADDR4
address_b[4] => ram_block5a219.PORTBADDR4
address_b[4] => ram_block5a220.PORTBADDR4
address_b[4] => ram_block5a221.PORTBADDR4
address_b[4] => ram_block5a222.PORTBADDR4
address_b[4] => ram_block5a223.PORTBADDR4
address_b[4] => ram_block5a224.PORTBADDR4
address_b[4] => ram_block5a225.PORTBADDR4
address_b[4] => ram_block5a226.PORTBADDR4
address_b[4] => ram_block5a227.PORTBADDR4
address_b[4] => ram_block5a228.PORTBADDR4
address_b[4] => ram_block5a229.PORTBADDR4
address_b[4] => ram_block5a230.PORTBADDR4
address_b[4] => ram_block5a231.PORTBADDR4
address_b[4] => ram_block5a232.PORTBADDR4
address_b[4] => ram_block5a233.PORTBADDR4
address_b[4] => ram_block5a234.PORTBADDR4
address_b[4] => ram_block5a235.PORTBADDR4
address_b[4] => ram_block5a236.PORTBADDR4
address_b[4] => ram_block5a237.PORTBADDR4
address_b[4] => ram_block5a238.PORTBADDR4
address_b[4] => ram_block5a239.PORTBADDR4
address_b[4] => ram_block5a240.PORTBADDR4
address_b[4] => ram_block5a241.PORTBADDR4
address_b[4] => ram_block5a242.PORTBADDR4
address_b[4] => ram_block5a243.PORTBADDR4
address_b[4] => ram_block5a244.PORTBADDR4
address_b[4] => ram_block5a245.PORTBADDR4
address_b[4] => ram_block5a246.PORTBADDR4
address_b[4] => ram_block5a247.PORTBADDR4
address_b[4] => ram_block5a248.PORTBADDR4
address_b[4] => ram_block5a249.PORTBADDR4
address_b[4] => ram_block5a250.PORTBADDR4
address_b[4] => ram_block5a251.PORTBADDR4
address_b[4] => ram_block5a252.PORTBADDR4
address_b[4] => ram_block5a253.PORTBADDR4
address_b[4] => ram_block5a254.PORTBADDR4
address_b[4] => ram_block5a255.PORTBADDR4
address_b[5] => ram_block5a0.PORTBADDR5
address_b[5] => ram_block5a1.PORTBADDR5
address_b[5] => ram_block5a2.PORTBADDR5
address_b[5] => ram_block5a3.PORTBADDR5
address_b[5] => ram_block5a4.PORTBADDR5
address_b[5] => ram_block5a5.PORTBADDR5
address_b[5] => ram_block5a6.PORTBADDR5
address_b[5] => ram_block5a7.PORTBADDR5
address_b[5] => ram_block5a8.PORTBADDR5
address_b[5] => ram_block5a9.PORTBADDR5
address_b[5] => ram_block5a10.PORTBADDR5
address_b[5] => ram_block5a11.PORTBADDR5
address_b[5] => ram_block5a12.PORTBADDR5
address_b[5] => ram_block5a13.PORTBADDR5
address_b[5] => ram_block5a14.PORTBADDR5
address_b[5] => ram_block5a15.PORTBADDR5
address_b[5] => ram_block5a16.PORTBADDR5
address_b[5] => ram_block5a17.PORTBADDR5
address_b[5] => ram_block5a18.PORTBADDR5
address_b[5] => ram_block5a19.PORTBADDR5
address_b[5] => ram_block5a20.PORTBADDR5
address_b[5] => ram_block5a21.PORTBADDR5
address_b[5] => ram_block5a22.PORTBADDR5
address_b[5] => ram_block5a23.PORTBADDR5
address_b[5] => ram_block5a24.PORTBADDR5
address_b[5] => ram_block5a25.PORTBADDR5
address_b[5] => ram_block5a26.PORTBADDR5
address_b[5] => ram_block5a27.PORTBADDR5
address_b[5] => ram_block5a28.PORTBADDR5
address_b[5] => ram_block5a29.PORTBADDR5
address_b[5] => ram_block5a30.PORTBADDR5
address_b[5] => ram_block5a31.PORTBADDR5
address_b[5] => ram_block5a32.PORTBADDR5
address_b[5] => ram_block5a33.PORTBADDR5
address_b[5] => ram_block5a34.PORTBADDR5
address_b[5] => ram_block5a35.PORTBADDR5
address_b[5] => ram_block5a36.PORTBADDR5
address_b[5] => ram_block5a37.PORTBADDR5
address_b[5] => ram_block5a38.PORTBADDR5
address_b[5] => ram_block5a39.PORTBADDR5
address_b[5] => ram_block5a40.PORTBADDR5
address_b[5] => ram_block5a41.PORTBADDR5
address_b[5] => ram_block5a42.PORTBADDR5
address_b[5] => ram_block5a43.PORTBADDR5
address_b[5] => ram_block5a44.PORTBADDR5
address_b[5] => ram_block5a45.PORTBADDR5
address_b[5] => ram_block5a46.PORTBADDR5
address_b[5] => ram_block5a47.PORTBADDR5
address_b[5] => ram_block5a48.PORTBADDR5
address_b[5] => ram_block5a49.PORTBADDR5
address_b[5] => ram_block5a50.PORTBADDR5
address_b[5] => ram_block5a51.PORTBADDR5
address_b[5] => ram_block5a52.PORTBADDR5
address_b[5] => ram_block5a53.PORTBADDR5
address_b[5] => ram_block5a54.PORTBADDR5
address_b[5] => ram_block5a55.PORTBADDR5
address_b[5] => ram_block5a56.PORTBADDR5
address_b[5] => ram_block5a57.PORTBADDR5
address_b[5] => ram_block5a58.PORTBADDR5
address_b[5] => ram_block5a59.PORTBADDR5
address_b[5] => ram_block5a60.PORTBADDR5
address_b[5] => ram_block5a61.PORTBADDR5
address_b[5] => ram_block5a62.PORTBADDR5
address_b[5] => ram_block5a63.PORTBADDR5
address_b[5] => ram_block5a64.PORTBADDR5
address_b[5] => ram_block5a65.PORTBADDR5
address_b[5] => ram_block5a66.PORTBADDR5
address_b[5] => ram_block5a67.PORTBADDR5
address_b[5] => ram_block5a68.PORTBADDR5
address_b[5] => ram_block5a69.PORTBADDR5
address_b[5] => ram_block5a70.PORTBADDR5
address_b[5] => ram_block5a71.PORTBADDR5
address_b[5] => ram_block5a72.PORTBADDR5
address_b[5] => ram_block5a73.PORTBADDR5
address_b[5] => ram_block5a74.PORTBADDR5
address_b[5] => ram_block5a75.PORTBADDR5
address_b[5] => ram_block5a76.PORTBADDR5
address_b[5] => ram_block5a77.PORTBADDR5
address_b[5] => ram_block5a78.PORTBADDR5
address_b[5] => ram_block5a79.PORTBADDR5
address_b[5] => ram_block5a80.PORTBADDR5
address_b[5] => ram_block5a81.PORTBADDR5
address_b[5] => ram_block5a82.PORTBADDR5
address_b[5] => ram_block5a83.PORTBADDR5
address_b[5] => ram_block5a84.PORTBADDR5
address_b[5] => ram_block5a85.PORTBADDR5
address_b[5] => ram_block5a86.PORTBADDR5
address_b[5] => ram_block5a87.PORTBADDR5
address_b[5] => ram_block5a88.PORTBADDR5
address_b[5] => ram_block5a89.PORTBADDR5
address_b[5] => ram_block5a90.PORTBADDR5
address_b[5] => ram_block5a91.PORTBADDR5
address_b[5] => ram_block5a92.PORTBADDR5
address_b[5] => ram_block5a93.PORTBADDR5
address_b[5] => ram_block5a94.PORTBADDR5
address_b[5] => ram_block5a95.PORTBADDR5
address_b[5] => ram_block5a96.PORTBADDR5
address_b[5] => ram_block5a97.PORTBADDR5
address_b[5] => ram_block5a98.PORTBADDR5
address_b[5] => ram_block5a99.PORTBADDR5
address_b[5] => ram_block5a100.PORTBADDR5
address_b[5] => ram_block5a101.PORTBADDR5
address_b[5] => ram_block5a102.PORTBADDR5
address_b[5] => ram_block5a103.PORTBADDR5
address_b[5] => ram_block5a104.PORTBADDR5
address_b[5] => ram_block5a105.PORTBADDR5
address_b[5] => ram_block5a106.PORTBADDR5
address_b[5] => ram_block5a107.PORTBADDR5
address_b[5] => ram_block5a108.PORTBADDR5
address_b[5] => ram_block5a109.PORTBADDR5
address_b[5] => ram_block5a110.PORTBADDR5
address_b[5] => ram_block5a111.PORTBADDR5
address_b[5] => ram_block5a112.PORTBADDR5
address_b[5] => ram_block5a113.PORTBADDR5
address_b[5] => ram_block5a114.PORTBADDR5
address_b[5] => ram_block5a115.PORTBADDR5
address_b[5] => ram_block5a116.PORTBADDR5
address_b[5] => ram_block5a117.PORTBADDR5
address_b[5] => ram_block5a118.PORTBADDR5
address_b[5] => ram_block5a119.PORTBADDR5
address_b[5] => ram_block5a120.PORTBADDR5
address_b[5] => ram_block5a121.PORTBADDR5
address_b[5] => ram_block5a122.PORTBADDR5
address_b[5] => ram_block5a123.PORTBADDR5
address_b[5] => ram_block5a124.PORTBADDR5
address_b[5] => ram_block5a125.PORTBADDR5
address_b[5] => ram_block5a126.PORTBADDR5
address_b[5] => ram_block5a127.PORTBADDR5
address_b[5] => ram_block5a128.PORTBADDR5
address_b[5] => ram_block5a129.PORTBADDR5
address_b[5] => ram_block5a130.PORTBADDR5
address_b[5] => ram_block5a131.PORTBADDR5
address_b[5] => ram_block5a132.PORTBADDR5
address_b[5] => ram_block5a133.PORTBADDR5
address_b[5] => ram_block5a134.PORTBADDR5
address_b[5] => ram_block5a135.PORTBADDR5
address_b[5] => ram_block5a136.PORTBADDR5
address_b[5] => ram_block5a137.PORTBADDR5
address_b[5] => ram_block5a138.PORTBADDR5
address_b[5] => ram_block5a139.PORTBADDR5
address_b[5] => ram_block5a140.PORTBADDR5
address_b[5] => ram_block5a141.PORTBADDR5
address_b[5] => ram_block5a142.PORTBADDR5
address_b[5] => ram_block5a143.PORTBADDR5
address_b[5] => ram_block5a144.PORTBADDR5
address_b[5] => ram_block5a145.PORTBADDR5
address_b[5] => ram_block5a146.PORTBADDR5
address_b[5] => ram_block5a147.PORTBADDR5
address_b[5] => ram_block5a148.PORTBADDR5
address_b[5] => ram_block5a149.PORTBADDR5
address_b[5] => ram_block5a150.PORTBADDR5
address_b[5] => ram_block5a151.PORTBADDR5
address_b[5] => ram_block5a152.PORTBADDR5
address_b[5] => ram_block5a153.PORTBADDR5
address_b[5] => ram_block5a154.PORTBADDR5
address_b[5] => ram_block5a155.PORTBADDR5
address_b[5] => ram_block5a156.PORTBADDR5
address_b[5] => ram_block5a157.PORTBADDR5
address_b[5] => ram_block5a158.PORTBADDR5
address_b[5] => ram_block5a159.PORTBADDR5
address_b[5] => ram_block5a160.PORTBADDR5
address_b[5] => ram_block5a161.PORTBADDR5
address_b[5] => ram_block5a162.PORTBADDR5
address_b[5] => ram_block5a163.PORTBADDR5
address_b[5] => ram_block5a164.PORTBADDR5
address_b[5] => ram_block5a165.PORTBADDR5
address_b[5] => ram_block5a166.PORTBADDR5
address_b[5] => ram_block5a167.PORTBADDR5
address_b[5] => ram_block5a168.PORTBADDR5
address_b[5] => ram_block5a169.PORTBADDR5
address_b[5] => ram_block5a170.PORTBADDR5
address_b[5] => ram_block5a171.PORTBADDR5
address_b[5] => ram_block5a172.PORTBADDR5
address_b[5] => ram_block5a173.PORTBADDR5
address_b[5] => ram_block5a174.PORTBADDR5
address_b[5] => ram_block5a175.PORTBADDR5
address_b[5] => ram_block5a176.PORTBADDR5
address_b[5] => ram_block5a177.PORTBADDR5
address_b[5] => ram_block5a178.PORTBADDR5
address_b[5] => ram_block5a179.PORTBADDR5
address_b[5] => ram_block5a180.PORTBADDR5
address_b[5] => ram_block5a181.PORTBADDR5
address_b[5] => ram_block5a182.PORTBADDR5
address_b[5] => ram_block5a183.PORTBADDR5
address_b[5] => ram_block5a184.PORTBADDR5
address_b[5] => ram_block5a185.PORTBADDR5
address_b[5] => ram_block5a186.PORTBADDR5
address_b[5] => ram_block5a187.PORTBADDR5
address_b[5] => ram_block5a188.PORTBADDR5
address_b[5] => ram_block5a189.PORTBADDR5
address_b[5] => ram_block5a190.PORTBADDR5
address_b[5] => ram_block5a191.PORTBADDR5
address_b[5] => ram_block5a192.PORTBADDR5
address_b[5] => ram_block5a193.PORTBADDR5
address_b[5] => ram_block5a194.PORTBADDR5
address_b[5] => ram_block5a195.PORTBADDR5
address_b[5] => ram_block5a196.PORTBADDR5
address_b[5] => ram_block5a197.PORTBADDR5
address_b[5] => ram_block5a198.PORTBADDR5
address_b[5] => ram_block5a199.PORTBADDR5
address_b[5] => ram_block5a200.PORTBADDR5
address_b[5] => ram_block5a201.PORTBADDR5
address_b[5] => ram_block5a202.PORTBADDR5
address_b[5] => ram_block5a203.PORTBADDR5
address_b[5] => ram_block5a204.PORTBADDR5
address_b[5] => ram_block5a205.PORTBADDR5
address_b[5] => ram_block5a206.PORTBADDR5
address_b[5] => ram_block5a207.PORTBADDR5
address_b[5] => ram_block5a208.PORTBADDR5
address_b[5] => ram_block5a209.PORTBADDR5
address_b[5] => ram_block5a210.PORTBADDR5
address_b[5] => ram_block5a211.PORTBADDR5
address_b[5] => ram_block5a212.PORTBADDR5
address_b[5] => ram_block5a213.PORTBADDR5
address_b[5] => ram_block5a214.PORTBADDR5
address_b[5] => ram_block5a215.PORTBADDR5
address_b[5] => ram_block5a216.PORTBADDR5
address_b[5] => ram_block5a217.PORTBADDR5
address_b[5] => ram_block5a218.PORTBADDR5
address_b[5] => ram_block5a219.PORTBADDR5
address_b[5] => ram_block5a220.PORTBADDR5
address_b[5] => ram_block5a221.PORTBADDR5
address_b[5] => ram_block5a222.PORTBADDR5
address_b[5] => ram_block5a223.PORTBADDR5
address_b[5] => ram_block5a224.PORTBADDR5
address_b[5] => ram_block5a225.PORTBADDR5
address_b[5] => ram_block5a226.PORTBADDR5
address_b[5] => ram_block5a227.PORTBADDR5
address_b[5] => ram_block5a228.PORTBADDR5
address_b[5] => ram_block5a229.PORTBADDR5
address_b[5] => ram_block5a230.PORTBADDR5
address_b[5] => ram_block5a231.PORTBADDR5
address_b[5] => ram_block5a232.PORTBADDR5
address_b[5] => ram_block5a233.PORTBADDR5
address_b[5] => ram_block5a234.PORTBADDR5
address_b[5] => ram_block5a235.PORTBADDR5
address_b[5] => ram_block5a236.PORTBADDR5
address_b[5] => ram_block5a237.PORTBADDR5
address_b[5] => ram_block5a238.PORTBADDR5
address_b[5] => ram_block5a239.PORTBADDR5
address_b[5] => ram_block5a240.PORTBADDR5
address_b[5] => ram_block5a241.PORTBADDR5
address_b[5] => ram_block5a242.PORTBADDR5
address_b[5] => ram_block5a243.PORTBADDR5
address_b[5] => ram_block5a244.PORTBADDR5
address_b[5] => ram_block5a245.PORTBADDR5
address_b[5] => ram_block5a246.PORTBADDR5
address_b[5] => ram_block5a247.PORTBADDR5
address_b[5] => ram_block5a248.PORTBADDR5
address_b[5] => ram_block5a249.PORTBADDR5
address_b[5] => ram_block5a250.PORTBADDR5
address_b[5] => ram_block5a251.PORTBADDR5
address_b[5] => ram_block5a252.PORTBADDR5
address_b[5] => ram_block5a253.PORTBADDR5
address_b[5] => ram_block5a254.PORTBADDR5
address_b[5] => ram_block5a255.PORTBADDR5
clock0 => ram_block5a0.CLK0
clock0 => ram_block5a1.CLK0
clock0 => ram_block5a2.CLK0
clock0 => ram_block5a3.CLK0
clock0 => ram_block5a4.CLK0
clock0 => ram_block5a5.CLK0
clock0 => ram_block5a6.CLK0
clock0 => ram_block5a7.CLK0
clock0 => ram_block5a8.CLK0
clock0 => ram_block5a9.CLK0
clock0 => ram_block5a10.CLK0
clock0 => ram_block5a11.CLK0
clock0 => ram_block5a12.CLK0
clock0 => ram_block5a13.CLK0
clock0 => ram_block5a14.CLK0
clock0 => ram_block5a15.CLK0
clock0 => ram_block5a16.CLK0
clock0 => ram_block5a17.CLK0
clock0 => ram_block5a18.CLK0
clock0 => ram_block5a19.CLK0
clock0 => ram_block5a20.CLK0
clock0 => ram_block5a21.CLK0
clock0 => ram_block5a22.CLK0
clock0 => ram_block5a23.CLK0
clock0 => ram_block5a24.CLK0
clock0 => ram_block5a25.CLK0
clock0 => ram_block5a26.CLK0
clock0 => ram_block5a27.CLK0
clock0 => ram_block5a28.CLK0
clock0 => ram_block5a29.CLK0
clock0 => ram_block5a30.CLK0
clock0 => ram_block5a31.CLK0
clock0 => ram_block5a32.CLK0
clock0 => ram_block5a33.CLK0
clock0 => ram_block5a34.CLK0
clock0 => ram_block5a35.CLK0
clock0 => ram_block5a36.CLK0
clock0 => ram_block5a37.CLK0
clock0 => ram_block5a38.CLK0
clock0 => ram_block5a39.CLK0
clock0 => ram_block5a40.CLK0
clock0 => ram_block5a41.CLK0
clock0 => ram_block5a42.CLK0
clock0 => ram_block5a43.CLK0
clock0 => ram_block5a44.CLK0
clock0 => ram_block5a45.CLK0
clock0 => ram_block5a46.CLK0
clock0 => ram_block5a47.CLK0
clock0 => ram_block5a48.CLK0
clock0 => ram_block5a49.CLK0
clock0 => ram_block5a50.CLK0
clock0 => ram_block5a51.CLK0
clock0 => ram_block5a52.CLK0
clock0 => ram_block5a53.CLK0
clock0 => ram_block5a54.CLK0
clock0 => ram_block5a55.CLK0
clock0 => ram_block5a56.CLK0
clock0 => ram_block5a57.CLK0
clock0 => ram_block5a58.CLK0
clock0 => ram_block5a59.CLK0
clock0 => ram_block5a60.CLK0
clock0 => ram_block5a61.CLK0
clock0 => ram_block5a62.CLK0
clock0 => ram_block5a63.CLK0
clock0 => ram_block5a64.CLK0
clock0 => ram_block5a65.CLK0
clock0 => ram_block5a66.CLK0
clock0 => ram_block5a67.CLK0
clock0 => ram_block5a68.CLK0
clock0 => ram_block5a69.CLK0
clock0 => ram_block5a70.CLK0
clock0 => ram_block5a71.CLK0
clock0 => ram_block5a72.CLK0
clock0 => ram_block5a73.CLK0
clock0 => ram_block5a74.CLK0
clock0 => ram_block5a75.CLK0
clock0 => ram_block5a76.CLK0
clock0 => ram_block5a77.CLK0
clock0 => ram_block5a78.CLK0
clock0 => ram_block5a79.CLK0
clock0 => ram_block5a80.CLK0
clock0 => ram_block5a81.CLK0
clock0 => ram_block5a82.CLK0
clock0 => ram_block5a83.CLK0
clock0 => ram_block5a84.CLK0
clock0 => ram_block5a85.CLK0
clock0 => ram_block5a86.CLK0
clock0 => ram_block5a87.CLK0
clock0 => ram_block5a88.CLK0
clock0 => ram_block5a89.CLK0
clock0 => ram_block5a90.CLK0
clock0 => ram_block5a91.CLK0
clock0 => ram_block5a92.CLK0
clock0 => ram_block5a93.CLK0
clock0 => ram_block5a94.CLK0
clock0 => ram_block5a95.CLK0
clock0 => ram_block5a96.CLK0
clock0 => ram_block5a97.CLK0
clock0 => ram_block5a98.CLK0
clock0 => ram_block5a99.CLK0
clock0 => ram_block5a100.CLK0
clock0 => ram_block5a101.CLK0
clock0 => ram_block5a102.CLK0
clock0 => ram_block5a103.CLK0
clock0 => ram_block5a104.CLK0
clock0 => ram_block5a105.CLK0
clock0 => ram_block5a106.CLK0
clock0 => ram_block5a107.CLK0
clock0 => ram_block5a108.CLK0
clock0 => ram_block5a109.CLK0
clock0 => ram_block5a110.CLK0
clock0 => ram_block5a111.CLK0
clock0 => ram_block5a112.CLK0
clock0 => ram_block5a113.CLK0
clock0 => ram_block5a114.CLK0
clock0 => ram_block5a115.CLK0
clock0 => ram_block5a116.CLK0
clock0 => ram_block5a117.CLK0
clock0 => ram_block5a118.CLK0
clock0 => ram_block5a119.CLK0
clock0 => ram_block5a120.CLK0
clock0 => ram_block5a121.CLK0
clock0 => ram_block5a122.CLK0
clock0 => ram_block5a123.CLK0
clock0 => ram_block5a124.CLK0
clock0 => ram_block5a125.CLK0
clock0 => ram_block5a126.CLK0
clock0 => ram_block5a127.CLK0
clock0 => ram_block5a128.CLK0
clock0 => ram_block5a129.CLK0
clock0 => ram_block5a130.CLK0
clock0 => ram_block5a131.CLK0
clock0 => ram_block5a132.CLK0
clock0 => ram_block5a133.CLK0
clock0 => ram_block5a134.CLK0
clock0 => ram_block5a135.CLK0
clock0 => ram_block5a136.CLK0
clock0 => ram_block5a137.CLK0
clock0 => ram_block5a138.CLK0
clock0 => ram_block5a139.CLK0
clock0 => ram_block5a140.CLK0
clock0 => ram_block5a141.CLK0
clock0 => ram_block5a142.CLK0
clock0 => ram_block5a143.CLK0
clock0 => ram_block5a144.CLK0
clock0 => ram_block5a145.CLK0
clock0 => ram_block5a146.CLK0
clock0 => ram_block5a147.CLK0
clock0 => ram_block5a148.CLK0
clock0 => ram_block5a149.CLK0
clock0 => ram_block5a150.CLK0
clock0 => ram_block5a151.CLK0
clock0 => ram_block5a152.CLK0
clock0 => ram_block5a153.CLK0
clock0 => ram_block5a154.CLK0
clock0 => ram_block5a155.CLK0
clock0 => ram_block5a156.CLK0
clock0 => ram_block5a157.CLK0
clock0 => ram_block5a158.CLK0
clock0 => ram_block5a159.CLK0
clock0 => ram_block5a160.CLK0
clock0 => ram_block5a161.CLK0
clock0 => ram_block5a162.CLK0
clock0 => ram_block5a163.CLK0
clock0 => ram_block5a164.CLK0
clock0 => ram_block5a165.CLK0
clock0 => ram_block5a166.CLK0
clock0 => ram_block5a167.CLK0
clock0 => ram_block5a168.CLK0
clock0 => ram_block5a169.CLK0
clock0 => ram_block5a170.CLK0
clock0 => ram_block5a171.CLK0
clock0 => ram_block5a172.CLK0
clock0 => ram_block5a173.CLK0
clock0 => ram_block5a174.CLK0
clock0 => ram_block5a175.CLK0
clock0 => ram_block5a176.CLK0
clock0 => ram_block5a177.CLK0
clock0 => ram_block5a178.CLK0
clock0 => ram_block5a179.CLK0
clock0 => ram_block5a180.CLK0
clock0 => ram_block5a181.CLK0
clock0 => ram_block5a182.CLK0
clock0 => ram_block5a183.CLK0
clock0 => ram_block5a184.CLK0
clock0 => ram_block5a185.CLK0
clock0 => ram_block5a186.CLK0
clock0 => ram_block5a187.CLK0
clock0 => ram_block5a188.CLK0
clock0 => ram_block5a189.CLK0
clock0 => ram_block5a190.CLK0
clock0 => ram_block5a191.CLK0
clock0 => ram_block5a192.CLK0
clock0 => ram_block5a193.CLK0
clock0 => ram_block5a194.CLK0
clock0 => ram_block5a195.CLK0
clock0 => ram_block5a196.CLK0
clock0 => ram_block5a197.CLK0
clock0 => ram_block5a198.CLK0
clock0 => ram_block5a199.CLK0
clock0 => ram_block5a200.CLK0
clock0 => ram_block5a201.CLK0
clock0 => ram_block5a202.CLK0
clock0 => ram_block5a203.CLK0
clock0 => ram_block5a204.CLK0
clock0 => ram_block5a205.CLK0
clock0 => ram_block5a206.CLK0
clock0 => ram_block5a207.CLK0
clock0 => ram_block5a208.CLK0
clock0 => ram_block5a209.CLK0
clock0 => ram_block5a210.CLK0
clock0 => ram_block5a211.CLK0
clock0 => ram_block5a212.CLK0
clock0 => ram_block5a213.CLK0
clock0 => ram_block5a214.CLK0
clock0 => ram_block5a215.CLK0
clock0 => ram_block5a216.CLK0
clock0 => ram_block5a217.CLK0
clock0 => ram_block5a218.CLK0
clock0 => ram_block5a219.CLK0
clock0 => ram_block5a220.CLK0
clock0 => ram_block5a221.CLK0
clock0 => ram_block5a222.CLK0
clock0 => ram_block5a223.CLK0
clock0 => ram_block5a224.CLK0
clock0 => ram_block5a225.CLK0
clock0 => ram_block5a226.CLK0
clock0 => ram_block5a227.CLK0
clock0 => ram_block5a228.CLK0
clock0 => ram_block5a229.CLK0
clock0 => ram_block5a230.CLK0
clock0 => ram_block5a231.CLK0
clock0 => ram_block5a232.CLK0
clock0 => ram_block5a233.CLK0
clock0 => ram_block5a234.CLK0
clock0 => ram_block5a235.CLK0
clock0 => ram_block5a236.CLK0
clock0 => ram_block5a237.CLK0
clock0 => ram_block5a238.CLK0
clock0 => ram_block5a239.CLK0
clock0 => ram_block5a240.CLK0
clock0 => ram_block5a241.CLK0
clock0 => ram_block5a242.CLK0
clock0 => ram_block5a243.CLK0
clock0 => ram_block5a244.CLK0
clock0 => ram_block5a245.CLK0
clock0 => ram_block5a246.CLK0
clock0 => ram_block5a247.CLK0
clock0 => ram_block5a248.CLK0
clock0 => ram_block5a249.CLK0
clock0 => ram_block5a250.CLK0
clock0 => ram_block5a251.CLK0
clock0 => ram_block5a252.CLK0
clock0 => ram_block5a253.CLK0
clock0 => ram_block5a254.CLK0
clock0 => ram_block5a255.CLK0
clocken0 => ram_block5a0.ENA0
clocken0 => ram_block5a1.ENA0
clocken0 => ram_block5a2.ENA0
clocken0 => ram_block5a3.ENA0
clocken0 => ram_block5a4.ENA0
clocken0 => ram_block5a5.ENA0
clocken0 => ram_block5a6.ENA0
clocken0 => ram_block5a7.ENA0
clocken0 => ram_block5a8.ENA0
clocken0 => ram_block5a9.ENA0
clocken0 => ram_block5a10.ENA0
clocken0 => ram_block5a11.ENA0
clocken0 => ram_block5a12.ENA0
clocken0 => ram_block5a13.ENA0
clocken0 => ram_block5a14.ENA0
clocken0 => ram_block5a15.ENA0
clocken0 => ram_block5a16.ENA0
clocken0 => ram_block5a17.ENA0
clocken0 => ram_block5a18.ENA0
clocken0 => ram_block5a19.ENA0
clocken0 => ram_block5a20.ENA0
clocken0 => ram_block5a21.ENA0
clocken0 => ram_block5a22.ENA0
clocken0 => ram_block5a23.ENA0
clocken0 => ram_block5a24.ENA0
clocken0 => ram_block5a25.ENA0
clocken0 => ram_block5a26.ENA0
clocken0 => ram_block5a27.ENA0
clocken0 => ram_block5a28.ENA0
clocken0 => ram_block5a29.ENA0
clocken0 => ram_block5a30.ENA0
clocken0 => ram_block5a31.ENA0
clocken0 => ram_block5a32.ENA0
clocken0 => ram_block5a33.ENA0
clocken0 => ram_block5a34.ENA0
clocken0 => ram_block5a35.ENA0
clocken0 => ram_block5a36.ENA0
clocken0 => ram_block5a37.ENA0
clocken0 => ram_block5a38.ENA0
clocken0 => ram_block5a39.ENA0
clocken0 => ram_block5a40.ENA0
clocken0 => ram_block5a41.ENA0
clocken0 => ram_block5a42.ENA0
clocken0 => ram_block5a43.ENA0
clocken0 => ram_block5a44.ENA0
clocken0 => ram_block5a45.ENA0
clocken0 => ram_block5a46.ENA0
clocken0 => ram_block5a47.ENA0
clocken0 => ram_block5a48.ENA0
clocken0 => ram_block5a49.ENA0
clocken0 => ram_block5a50.ENA0
clocken0 => ram_block5a51.ENA0
clocken0 => ram_block5a52.ENA0
clocken0 => ram_block5a53.ENA0
clocken0 => ram_block5a54.ENA0
clocken0 => ram_block5a55.ENA0
clocken0 => ram_block5a56.ENA0
clocken0 => ram_block5a57.ENA0
clocken0 => ram_block5a58.ENA0
clocken0 => ram_block5a59.ENA0
clocken0 => ram_block5a60.ENA0
clocken0 => ram_block5a61.ENA0
clocken0 => ram_block5a62.ENA0
clocken0 => ram_block5a63.ENA0
clocken0 => ram_block5a64.ENA0
clocken0 => ram_block5a65.ENA0
clocken0 => ram_block5a66.ENA0
clocken0 => ram_block5a67.ENA0
clocken0 => ram_block5a68.ENA0
clocken0 => ram_block5a69.ENA0
clocken0 => ram_block5a70.ENA0
clocken0 => ram_block5a71.ENA0
clocken0 => ram_block5a72.ENA0
clocken0 => ram_block5a73.ENA0
clocken0 => ram_block5a74.ENA0
clocken0 => ram_block5a75.ENA0
clocken0 => ram_block5a76.ENA0
clocken0 => ram_block5a77.ENA0
clocken0 => ram_block5a78.ENA0
clocken0 => ram_block5a79.ENA0
clocken0 => ram_block5a80.ENA0
clocken0 => ram_block5a81.ENA0
clocken0 => ram_block5a82.ENA0
clocken0 => ram_block5a83.ENA0
clocken0 => ram_block5a84.ENA0
clocken0 => ram_block5a85.ENA0
clocken0 => ram_block5a86.ENA0
clocken0 => ram_block5a87.ENA0
clocken0 => ram_block5a88.ENA0
clocken0 => ram_block5a89.ENA0
clocken0 => ram_block5a90.ENA0
clocken0 => ram_block5a91.ENA0
clocken0 => ram_block5a92.ENA0
clocken0 => ram_block5a93.ENA0
clocken0 => ram_block5a94.ENA0
clocken0 => ram_block5a95.ENA0
clocken0 => ram_block5a96.ENA0
clocken0 => ram_block5a97.ENA0
clocken0 => ram_block5a98.ENA0
clocken0 => ram_block5a99.ENA0
clocken0 => ram_block5a100.ENA0
clocken0 => ram_block5a101.ENA0
clocken0 => ram_block5a102.ENA0
clocken0 => ram_block5a103.ENA0
clocken0 => ram_block5a104.ENA0
clocken0 => ram_block5a105.ENA0
clocken0 => ram_block5a106.ENA0
clocken0 => ram_block5a107.ENA0
clocken0 => ram_block5a108.ENA0
clocken0 => ram_block5a109.ENA0
clocken0 => ram_block5a110.ENA0
clocken0 => ram_block5a111.ENA0
clocken0 => ram_block5a112.ENA0
clocken0 => ram_block5a113.ENA0
clocken0 => ram_block5a114.ENA0
clocken0 => ram_block5a115.ENA0
clocken0 => ram_block5a116.ENA0
clocken0 => ram_block5a117.ENA0
clocken0 => ram_block5a118.ENA0
clocken0 => ram_block5a119.ENA0
clocken0 => ram_block5a120.ENA0
clocken0 => ram_block5a121.ENA0
clocken0 => ram_block5a122.ENA0
clocken0 => ram_block5a123.ENA0
clocken0 => ram_block5a124.ENA0
clocken0 => ram_block5a125.ENA0
clocken0 => ram_block5a126.ENA0
clocken0 => ram_block5a127.ENA0
clocken0 => ram_block5a128.ENA0
clocken0 => ram_block5a129.ENA0
clocken0 => ram_block5a130.ENA0
clocken0 => ram_block5a131.ENA0
clocken0 => ram_block5a132.ENA0
clocken0 => ram_block5a133.ENA0
clocken0 => ram_block5a134.ENA0
clocken0 => ram_block5a135.ENA0
clocken0 => ram_block5a136.ENA0
clocken0 => ram_block5a137.ENA0
clocken0 => ram_block5a138.ENA0
clocken0 => ram_block5a139.ENA0
clocken0 => ram_block5a140.ENA0
clocken0 => ram_block5a141.ENA0
clocken0 => ram_block5a142.ENA0
clocken0 => ram_block5a143.ENA0
clocken0 => ram_block5a144.ENA0
clocken0 => ram_block5a145.ENA0
clocken0 => ram_block5a146.ENA0
clocken0 => ram_block5a147.ENA0
clocken0 => ram_block5a148.ENA0
clocken0 => ram_block5a149.ENA0
clocken0 => ram_block5a150.ENA0
clocken0 => ram_block5a151.ENA0
clocken0 => ram_block5a152.ENA0
clocken0 => ram_block5a153.ENA0
clocken0 => ram_block5a154.ENA0
clocken0 => ram_block5a155.ENA0
clocken0 => ram_block5a156.ENA0
clocken0 => ram_block5a157.ENA0
clocken0 => ram_block5a158.ENA0
clocken0 => ram_block5a159.ENA0
clocken0 => ram_block5a160.ENA0
clocken0 => ram_block5a161.ENA0
clocken0 => ram_block5a162.ENA0
clocken0 => ram_block5a163.ENA0
clocken0 => ram_block5a164.ENA0
clocken0 => ram_block5a165.ENA0
clocken0 => ram_block5a166.ENA0
clocken0 => ram_block5a167.ENA0
clocken0 => ram_block5a168.ENA0
clocken0 => ram_block5a169.ENA0
clocken0 => ram_block5a170.ENA0
clocken0 => ram_block5a171.ENA0
clocken0 => ram_block5a172.ENA0
clocken0 => ram_block5a173.ENA0
clocken0 => ram_block5a174.ENA0
clocken0 => ram_block5a175.ENA0
clocken0 => ram_block5a176.ENA0
clocken0 => ram_block5a177.ENA0
clocken0 => ram_block5a178.ENA0
clocken0 => ram_block5a179.ENA0
clocken0 => ram_block5a180.ENA0
clocken0 => ram_block5a181.ENA0
clocken0 => ram_block5a182.ENA0
clocken0 => ram_block5a183.ENA0
clocken0 => ram_block5a184.ENA0
clocken0 => ram_block5a185.ENA0
clocken0 => ram_block5a186.ENA0
clocken0 => ram_block5a187.ENA0
clocken0 => ram_block5a188.ENA0
clocken0 => ram_block5a189.ENA0
clocken0 => ram_block5a190.ENA0
clocken0 => ram_block5a191.ENA0
clocken0 => ram_block5a192.ENA0
clocken0 => ram_block5a193.ENA0
clocken0 => ram_block5a194.ENA0
clocken0 => ram_block5a195.ENA0
clocken0 => ram_block5a196.ENA0
clocken0 => ram_block5a197.ENA0
clocken0 => ram_block5a198.ENA0
clocken0 => ram_block5a199.ENA0
clocken0 => ram_block5a200.ENA0
clocken0 => ram_block5a201.ENA0
clocken0 => ram_block5a202.ENA0
clocken0 => ram_block5a203.ENA0
clocken0 => ram_block5a204.ENA0
clocken0 => ram_block5a205.ENA0
clocken0 => ram_block5a206.ENA0
clocken0 => ram_block5a207.ENA0
clocken0 => ram_block5a208.ENA0
clocken0 => ram_block5a209.ENA0
clocken0 => ram_block5a210.ENA0
clocken0 => ram_block5a211.ENA0
clocken0 => ram_block5a212.ENA0
clocken0 => ram_block5a213.ENA0
clocken0 => ram_block5a214.ENA0
clocken0 => ram_block5a215.ENA0
clocken0 => ram_block5a216.ENA0
clocken0 => ram_block5a217.ENA0
clocken0 => ram_block5a218.ENA0
clocken0 => ram_block5a219.ENA0
clocken0 => ram_block5a220.ENA0
clocken0 => ram_block5a221.ENA0
clocken0 => ram_block5a222.ENA0
clocken0 => ram_block5a223.ENA0
clocken0 => ram_block5a224.ENA0
clocken0 => ram_block5a225.ENA0
clocken0 => ram_block5a226.ENA0
clocken0 => ram_block5a227.ENA0
clocken0 => ram_block5a228.ENA0
clocken0 => ram_block5a229.ENA0
clocken0 => ram_block5a230.ENA0
clocken0 => ram_block5a231.ENA0
clocken0 => ram_block5a232.ENA0
clocken0 => ram_block5a233.ENA0
clocken0 => ram_block5a234.ENA0
clocken0 => ram_block5a235.ENA0
clocken0 => ram_block5a236.ENA0
clocken0 => ram_block5a237.ENA0
clocken0 => ram_block5a238.ENA0
clocken0 => ram_block5a239.ENA0
clocken0 => ram_block5a240.ENA0
clocken0 => ram_block5a241.ENA0
clocken0 => ram_block5a242.ENA0
clocken0 => ram_block5a243.ENA0
clocken0 => ram_block5a244.ENA0
clocken0 => ram_block5a245.ENA0
clocken0 => ram_block5a246.ENA0
clocken0 => ram_block5a247.ENA0
clocken0 => ram_block5a248.ENA0
clocken0 => ram_block5a249.ENA0
clocken0 => ram_block5a250.ENA0
clocken0 => ram_block5a251.ENA0
clocken0 => ram_block5a252.ENA0
clocken0 => ram_block5a253.ENA0
clocken0 => ram_block5a254.ENA0
clocken0 => ram_block5a255.ENA0
data_a[0] => ram_block5a0.PORTADATAIN
data_a[1] => ram_block5a1.PORTADATAIN
data_a[2] => ram_block5a2.PORTADATAIN
data_a[3] => ram_block5a3.PORTADATAIN
data_a[4] => ram_block5a4.PORTADATAIN
data_a[5] => ram_block5a5.PORTADATAIN
data_a[6] => ram_block5a6.PORTADATAIN
data_a[7] => ram_block5a7.PORTADATAIN
data_a[8] => ram_block5a8.PORTADATAIN
data_a[9] => ram_block5a9.PORTADATAIN
data_a[10] => ram_block5a10.PORTADATAIN
data_a[11] => ram_block5a11.PORTADATAIN
data_a[12] => ram_block5a12.PORTADATAIN
data_a[13] => ram_block5a13.PORTADATAIN
data_a[14] => ram_block5a14.PORTADATAIN
data_a[15] => ram_block5a15.PORTADATAIN
data_a[16] => ram_block5a16.PORTADATAIN
data_a[17] => ram_block5a17.PORTADATAIN
data_a[18] => ram_block5a18.PORTADATAIN
data_a[19] => ram_block5a19.PORTADATAIN
data_a[20] => ram_block5a20.PORTADATAIN
data_a[21] => ram_block5a21.PORTADATAIN
data_a[22] => ram_block5a22.PORTADATAIN
data_a[23] => ram_block5a23.PORTADATAIN
data_a[24] => ram_block5a24.PORTADATAIN
data_a[25] => ram_block5a25.PORTADATAIN
data_a[26] => ram_block5a26.PORTADATAIN
data_a[27] => ram_block5a27.PORTADATAIN
data_a[28] => ram_block5a28.PORTADATAIN
data_a[29] => ram_block5a29.PORTADATAIN
data_a[30] => ram_block5a30.PORTADATAIN
data_a[31] => ram_block5a31.PORTADATAIN
data_a[32] => ram_block5a32.PORTADATAIN
data_a[33] => ram_block5a33.PORTADATAIN
data_a[34] => ram_block5a34.PORTADATAIN
data_a[35] => ram_block5a35.PORTADATAIN
data_a[36] => ram_block5a36.PORTADATAIN
data_a[37] => ram_block5a37.PORTADATAIN
data_a[38] => ram_block5a38.PORTADATAIN
data_a[39] => ram_block5a39.PORTADATAIN
data_a[40] => ram_block5a40.PORTADATAIN
data_a[41] => ram_block5a41.PORTADATAIN
data_a[42] => ram_block5a42.PORTADATAIN
data_a[43] => ram_block5a43.PORTADATAIN
data_a[44] => ram_block5a44.PORTADATAIN
data_a[45] => ram_block5a45.PORTADATAIN
data_a[46] => ram_block5a46.PORTADATAIN
data_a[47] => ram_block5a47.PORTADATAIN
data_a[48] => ram_block5a48.PORTADATAIN
data_a[49] => ram_block5a49.PORTADATAIN
data_a[50] => ram_block5a50.PORTADATAIN
data_a[51] => ram_block5a51.PORTADATAIN
data_a[52] => ram_block5a52.PORTADATAIN
data_a[53] => ram_block5a53.PORTADATAIN
data_a[54] => ram_block5a54.PORTADATAIN
data_a[55] => ram_block5a55.PORTADATAIN
data_a[56] => ram_block5a56.PORTADATAIN
data_a[57] => ram_block5a57.PORTADATAIN
data_a[58] => ram_block5a58.PORTADATAIN
data_a[59] => ram_block5a59.PORTADATAIN
data_a[60] => ram_block5a60.PORTADATAIN
data_a[61] => ram_block5a61.PORTADATAIN
data_a[62] => ram_block5a62.PORTADATAIN
data_a[63] => ram_block5a63.PORTADATAIN
data_a[64] => ram_block5a64.PORTADATAIN
data_a[65] => ram_block5a65.PORTADATAIN
data_a[66] => ram_block5a66.PORTADATAIN
data_a[67] => ram_block5a67.PORTADATAIN
data_a[68] => ram_block5a68.PORTADATAIN
data_a[69] => ram_block5a69.PORTADATAIN
data_a[70] => ram_block5a70.PORTADATAIN
data_a[71] => ram_block5a71.PORTADATAIN
data_a[72] => ram_block5a72.PORTADATAIN
data_a[73] => ram_block5a73.PORTADATAIN
data_a[74] => ram_block5a74.PORTADATAIN
data_a[75] => ram_block5a75.PORTADATAIN
data_a[76] => ram_block5a76.PORTADATAIN
data_a[77] => ram_block5a77.PORTADATAIN
data_a[78] => ram_block5a78.PORTADATAIN
data_a[79] => ram_block5a79.PORTADATAIN
data_a[80] => ram_block5a80.PORTADATAIN
data_a[81] => ram_block5a81.PORTADATAIN
data_a[82] => ram_block5a82.PORTADATAIN
data_a[83] => ram_block5a83.PORTADATAIN
data_a[84] => ram_block5a84.PORTADATAIN
data_a[85] => ram_block5a85.PORTADATAIN
data_a[86] => ram_block5a86.PORTADATAIN
data_a[87] => ram_block5a87.PORTADATAIN
data_a[88] => ram_block5a88.PORTADATAIN
data_a[89] => ram_block5a89.PORTADATAIN
data_a[90] => ram_block5a90.PORTADATAIN
data_a[91] => ram_block5a91.PORTADATAIN
data_a[92] => ram_block5a92.PORTADATAIN
data_a[93] => ram_block5a93.PORTADATAIN
data_a[94] => ram_block5a94.PORTADATAIN
data_a[95] => ram_block5a95.PORTADATAIN
data_a[96] => ram_block5a96.PORTADATAIN
data_a[97] => ram_block5a97.PORTADATAIN
data_a[98] => ram_block5a98.PORTADATAIN
data_a[99] => ram_block5a99.PORTADATAIN
data_a[100] => ram_block5a100.PORTADATAIN
data_a[101] => ram_block5a101.PORTADATAIN
data_a[102] => ram_block5a102.PORTADATAIN
data_a[103] => ram_block5a103.PORTADATAIN
data_a[104] => ram_block5a104.PORTADATAIN
data_a[105] => ram_block5a105.PORTADATAIN
data_a[106] => ram_block5a106.PORTADATAIN
data_a[107] => ram_block5a107.PORTADATAIN
data_a[108] => ram_block5a108.PORTADATAIN
data_a[109] => ram_block5a109.PORTADATAIN
data_a[110] => ram_block5a110.PORTADATAIN
data_a[111] => ram_block5a111.PORTADATAIN
data_a[112] => ram_block5a112.PORTADATAIN
data_a[113] => ram_block5a113.PORTADATAIN
data_a[114] => ram_block5a114.PORTADATAIN
data_a[115] => ram_block5a115.PORTADATAIN
data_a[116] => ram_block5a116.PORTADATAIN
data_a[117] => ram_block5a117.PORTADATAIN
data_a[118] => ram_block5a118.PORTADATAIN
data_a[119] => ram_block5a119.PORTADATAIN
data_a[120] => ram_block5a120.PORTADATAIN
data_a[121] => ram_block5a121.PORTADATAIN
data_a[122] => ram_block5a122.PORTADATAIN
data_a[123] => ram_block5a123.PORTADATAIN
data_a[124] => ram_block5a124.PORTADATAIN
data_a[125] => ram_block5a125.PORTADATAIN
data_a[126] => ram_block5a126.PORTADATAIN
data_a[127] => ram_block5a127.PORTADATAIN
data_a[128] => ram_block5a128.PORTADATAIN
data_a[129] => ram_block5a129.PORTADATAIN
data_a[130] => ram_block5a130.PORTADATAIN
data_a[131] => ram_block5a131.PORTADATAIN
data_a[132] => ram_block5a132.PORTADATAIN
data_a[133] => ram_block5a133.PORTADATAIN
data_a[134] => ram_block5a134.PORTADATAIN
data_a[135] => ram_block5a135.PORTADATAIN
data_a[136] => ram_block5a136.PORTADATAIN
data_a[137] => ram_block5a137.PORTADATAIN
data_a[138] => ram_block5a138.PORTADATAIN
data_a[139] => ram_block5a139.PORTADATAIN
data_a[140] => ram_block5a140.PORTADATAIN
data_a[141] => ram_block5a141.PORTADATAIN
data_a[142] => ram_block5a142.PORTADATAIN
data_a[143] => ram_block5a143.PORTADATAIN
data_a[144] => ram_block5a144.PORTADATAIN
data_a[145] => ram_block5a145.PORTADATAIN
data_a[146] => ram_block5a146.PORTADATAIN
data_a[147] => ram_block5a147.PORTADATAIN
data_a[148] => ram_block5a148.PORTADATAIN
data_a[149] => ram_block5a149.PORTADATAIN
data_a[150] => ram_block5a150.PORTADATAIN
data_a[151] => ram_block5a151.PORTADATAIN
data_a[152] => ram_block5a152.PORTADATAIN
data_a[153] => ram_block5a153.PORTADATAIN
data_a[154] => ram_block5a154.PORTADATAIN
data_a[155] => ram_block5a155.PORTADATAIN
data_a[156] => ram_block5a156.PORTADATAIN
data_a[157] => ram_block5a157.PORTADATAIN
data_a[158] => ram_block5a158.PORTADATAIN
data_a[159] => ram_block5a159.PORTADATAIN
data_a[160] => ram_block5a160.PORTADATAIN
data_a[161] => ram_block5a161.PORTADATAIN
data_a[162] => ram_block5a162.PORTADATAIN
data_a[163] => ram_block5a163.PORTADATAIN
data_a[164] => ram_block5a164.PORTADATAIN
data_a[165] => ram_block5a165.PORTADATAIN
data_a[166] => ram_block5a166.PORTADATAIN
data_a[167] => ram_block5a167.PORTADATAIN
data_a[168] => ram_block5a168.PORTADATAIN
data_a[169] => ram_block5a169.PORTADATAIN
data_a[170] => ram_block5a170.PORTADATAIN
data_a[171] => ram_block5a171.PORTADATAIN
data_a[172] => ram_block5a172.PORTADATAIN
data_a[173] => ram_block5a173.PORTADATAIN
data_a[174] => ram_block5a174.PORTADATAIN
data_a[175] => ram_block5a175.PORTADATAIN
data_a[176] => ram_block5a176.PORTADATAIN
data_a[177] => ram_block5a177.PORTADATAIN
data_a[178] => ram_block5a178.PORTADATAIN
data_a[179] => ram_block5a179.PORTADATAIN
data_a[180] => ram_block5a180.PORTADATAIN
data_a[181] => ram_block5a181.PORTADATAIN
data_a[182] => ram_block5a182.PORTADATAIN
data_a[183] => ram_block5a183.PORTADATAIN
data_a[184] => ram_block5a184.PORTADATAIN
data_a[185] => ram_block5a185.PORTADATAIN
data_a[186] => ram_block5a186.PORTADATAIN
data_a[187] => ram_block5a187.PORTADATAIN
data_a[188] => ram_block5a188.PORTADATAIN
data_a[189] => ram_block5a189.PORTADATAIN
data_a[190] => ram_block5a190.PORTADATAIN
data_a[191] => ram_block5a191.PORTADATAIN
data_a[192] => ram_block5a192.PORTADATAIN
data_a[193] => ram_block5a193.PORTADATAIN
data_a[194] => ram_block5a194.PORTADATAIN
data_a[195] => ram_block5a195.PORTADATAIN
data_a[196] => ram_block5a196.PORTADATAIN
data_a[197] => ram_block5a197.PORTADATAIN
data_a[198] => ram_block5a198.PORTADATAIN
data_a[199] => ram_block5a199.PORTADATAIN
data_a[200] => ram_block5a200.PORTADATAIN
data_a[201] => ram_block5a201.PORTADATAIN
data_a[202] => ram_block5a202.PORTADATAIN
data_a[203] => ram_block5a203.PORTADATAIN
data_a[204] => ram_block5a204.PORTADATAIN
data_a[205] => ram_block5a205.PORTADATAIN
data_a[206] => ram_block5a206.PORTADATAIN
data_a[207] => ram_block5a207.PORTADATAIN
data_a[208] => ram_block5a208.PORTADATAIN
data_a[209] => ram_block5a209.PORTADATAIN
data_a[210] => ram_block5a210.PORTADATAIN
data_a[211] => ram_block5a211.PORTADATAIN
data_a[212] => ram_block5a212.PORTADATAIN
data_a[213] => ram_block5a213.PORTADATAIN
data_a[214] => ram_block5a214.PORTADATAIN
data_a[215] => ram_block5a215.PORTADATAIN
data_a[216] => ram_block5a216.PORTADATAIN
data_a[217] => ram_block5a217.PORTADATAIN
data_a[218] => ram_block5a218.PORTADATAIN
data_a[219] => ram_block5a219.PORTADATAIN
data_a[220] => ram_block5a220.PORTADATAIN
data_a[221] => ram_block5a221.PORTADATAIN
data_a[222] => ram_block5a222.PORTADATAIN
data_a[223] => ram_block5a223.PORTADATAIN
data_a[224] => ram_block5a224.PORTADATAIN
data_a[225] => ram_block5a225.PORTADATAIN
data_a[226] => ram_block5a226.PORTADATAIN
data_a[227] => ram_block5a227.PORTADATAIN
data_a[228] => ram_block5a228.PORTADATAIN
data_a[229] => ram_block5a229.PORTADATAIN
data_a[230] => ram_block5a230.PORTADATAIN
data_a[231] => ram_block5a231.PORTADATAIN
data_a[232] => ram_block5a232.PORTADATAIN
data_a[233] => ram_block5a233.PORTADATAIN
data_a[234] => ram_block5a234.PORTADATAIN
data_a[235] => ram_block5a235.PORTADATAIN
data_a[236] => ram_block5a236.PORTADATAIN
data_a[237] => ram_block5a237.PORTADATAIN
data_a[238] => ram_block5a238.PORTADATAIN
data_a[239] => ram_block5a239.PORTADATAIN
data_a[240] => ram_block5a240.PORTADATAIN
data_a[241] => ram_block5a241.PORTADATAIN
data_a[242] => ram_block5a242.PORTADATAIN
data_a[243] => ram_block5a243.PORTADATAIN
data_a[244] => ram_block5a244.PORTADATAIN
data_a[245] => ram_block5a245.PORTADATAIN
data_a[246] => ram_block5a246.PORTADATAIN
data_a[247] => ram_block5a247.PORTADATAIN
data_a[248] => ram_block5a248.PORTADATAIN
data_a[249] => ram_block5a249.PORTADATAIN
data_a[250] => ram_block5a250.PORTADATAIN
data_a[251] => ram_block5a251.PORTADATAIN
data_a[252] => ram_block5a252.PORTADATAIN
data_a[253] => ram_block5a253.PORTADATAIN
data_a[254] => ram_block5a254.PORTADATAIN
data_a[255] => ram_block5a255.PORTADATAIN
q_b[0] <= ram_block5a0.PORTBDATAOUT
q_b[1] <= ram_block5a1.PORTBDATAOUT
q_b[2] <= ram_block5a2.PORTBDATAOUT
q_b[3] <= ram_block5a3.PORTBDATAOUT
q_b[4] <= ram_block5a4.PORTBDATAOUT
q_b[5] <= ram_block5a5.PORTBDATAOUT
q_b[6] <= ram_block5a6.PORTBDATAOUT
q_b[7] <= ram_block5a7.PORTBDATAOUT
q_b[8] <= ram_block5a8.PORTBDATAOUT
q_b[9] <= ram_block5a9.PORTBDATAOUT
q_b[10] <= ram_block5a10.PORTBDATAOUT
q_b[11] <= ram_block5a11.PORTBDATAOUT
q_b[12] <= ram_block5a12.PORTBDATAOUT
q_b[13] <= ram_block5a13.PORTBDATAOUT
q_b[14] <= ram_block5a14.PORTBDATAOUT
q_b[15] <= ram_block5a15.PORTBDATAOUT
q_b[16] <= ram_block5a16.PORTBDATAOUT
q_b[17] <= ram_block5a17.PORTBDATAOUT
q_b[18] <= ram_block5a18.PORTBDATAOUT
q_b[19] <= ram_block5a19.PORTBDATAOUT
q_b[20] <= ram_block5a20.PORTBDATAOUT
q_b[21] <= ram_block5a21.PORTBDATAOUT
q_b[22] <= ram_block5a22.PORTBDATAOUT
q_b[23] <= ram_block5a23.PORTBDATAOUT
q_b[24] <= ram_block5a24.PORTBDATAOUT
q_b[25] <= ram_block5a25.PORTBDATAOUT
q_b[26] <= ram_block5a26.PORTBDATAOUT
q_b[27] <= ram_block5a27.PORTBDATAOUT
q_b[28] <= ram_block5a28.PORTBDATAOUT
q_b[29] <= ram_block5a29.PORTBDATAOUT
q_b[30] <= ram_block5a30.PORTBDATAOUT
q_b[31] <= ram_block5a31.PORTBDATAOUT
q_b[32] <= ram_block5a32.PORTBDATAOUT
q_b[33] <= ram_block5a33.PORTBDATAOUT
q_b[34] <= ram_block5a34.PORTBDATAOUT
q_b[35] <= ram_block5a35.PORTBDATAOUT
q_b[36] <= ram_block5a36.PORTBDATAOUT
q_b[37] <= ram_block5a37.PORTBDATAOUT
q_b[38] <= ram_block5a38.PORTBDATAOUT
q_b[39] <= ram_block5a39.PORTBDATAOUT
q_b[40] <= ram_block5a40.PORTBDATAOUT
q_b[41] <= ram_block5a41.PORTBDATAOUT
q_b[42] <= ram_block5a42.PORTBDATAOUT
q_b[43] <= ram_block5a43.PORTBDATAOUT
q_b[44] <= ram_block5a44.PORTBDATAOUT
q_b[45] <= ram_block5a45.PORTBDATAOUT
q_b[46] <= ram_block5a46.PORTBDATAOUT
q_b[47] <= ram_block5a47.PORTBDATAOUT
q_b[48] <= ram_block5a48.PORTBDATAOUT
q_b[49] <= ram_block5a49.PORTBDATAOUT
q_b[50] <= ram_block5a50.PORTBDATAOUT
q_b[51] <= ram_block5a51.PORTBDATAOUT
q_b[52] <= ram_block5a52.PORTBDATAOUT
q_b[53] <= ram_block5a53.PORTBDATAOUT
q_b[54] <= ram_block5a54.PORTBDATAOUT
q_b[55] <= ram_block5a55.PORTBDATAOUT
q_b[56] <= ram_block5a56.PORTBDATAOUT
q_b[57] <= ram_block5a57.PORTBDATAOUT
q_b[58] <= ram_block5a58.PORTBDATAOUT
q_b[59] <= ram_block5a59.PORTBDATAOUT
q_b[60] <= ram_block5a60.PORTBDATAOUT
q_b[61] <= ram_block5a61.PORTBDATAOUT
q_b[62] <= ram_block5a62.PORTBDATAOUT
q_b[63] <= ram_block5a63.PORTBDATAOUT
q_b[64] <= ram_block5a64.PORTBDATAOUT
q_b[65] <= ram_block5a65.PORTBDATAOUT
q_b[66] <= ram_block5a66.PORTBDATAOUT
q_b[67] <= ram_block5a67.PORTBDATAOUT
q_b[68] <= ram_block5a68.PORTBDATAOUT
q_b[69] <= ram_block5a69.PORTBDATAOUT
q_b[70] <= ram_block5a70.PORTBDATAOUT
q_b[71] <= ram_block5a71.PORTBDATAOUT
q_b[72] <= ram_block5a72.PORTBDATAOUT
q_b[73] <= ram_block5a73.PORTBDATAOUT
q_b[74] <= ram_block5a74.PORTBDATAOUT
q_b[75] <= ram_block5a75.PORTBDATAOUT
q_b[76] <= ram_block5a76.PORTBDATAOUT
q_b[77] <= ram_block5a77.PORTBDATAOUT
q_b[78] <= ram_block5a78.PORTBDATAOUT
q_b[79] <= ram_block5a79.PORTBDATAOUT
q_b[80] <= ram_block5a80.PORTBDATAOUT
q_b[81] <= ram_block5a81.PORTBDATAOUT
q_b[82] <= ram_block5a82.PORTBDATAOUT
q_b[83] <= ram_block5a83.PORTBDATAOUT
q_b[84] <= ram_block5a84.PORTBDATAOUT
q_b[85] <= ram_block5a85.PORTBDATAOUT
q_b[86] <= ram_block5a86.PORTBDATAOUT
q_b[87] <= ram_block5a87.PORTBDATAOUT
q_b[88] <= ram_block5a88.PORTBDATAOUT
q_b[89] <= ram_block5a89.PORTBDATAOUT
q_b[90] <= ram_block5a90.PORTBDATAOUT
q_b[91] <= ram_block5a91.PORTBDATAOUT
q_b[92] <= ram_block5a92.PORTBDATAOUT
q_b[93] <= ram_block5a93.PORTBDATAOUT
q_b[94] <= ram_block5a94.PORTBDATAOUT
q_b[95] <= ram_block5a95.PORTBDATAOUT
q_b[96] <= ram_block5a96.PORTBDATAOUT
q_b[97] <= ram_block5a97.PORTBDATAOUT
q_b[98] <= ram_block5a98.PORTBDATAOUT
q_b[99] <= ram_block5a99.PORTBDATAOUT
q_b[100] <= ram_block5a100.PORTBDATAOUT
q_b[101] <= ram_block5a101.PORTBDATAOUT
q_b[102] <= ram_block5a102.PORTBDATAOUT
q_b[103] <= ram_block5a103.PORTBDATAOUT
q_b[104] <= ram_block5a104.PORTBDATAOUT
q_b[105] <= ram_block5a105.PORTBDATAOUT
q_b[106] <= ram_block5a106.PORTBDATAOUT
q_b[107] <= ram_block5a107.PORTBDATAOUT
q_b[108] <= ram_block5a108.PORTBDATAOUT
q_b[109] <= ram_block5a109.PORTBDATAOUT
q_b[110] <= ram_block5a110.PORTBDATAOUT
q_b[111] <= ram_block5a111.PORTBDATAOUT
q_b[112] <= ram_block5a112.PORTBDATAOUT
q_b[113] <= ram_block5a113.PORTBDATAOUT
q_b[114] <= ram_block5a114.PORTBDATAOUT
q_b[115] <= ram_block5a115.PORTBDATAOUT
q_b[116] <= ram_block5a116.PORTBDATAOUT
q_b[117] <= ram_block5a117.PORTBDATAOUT
q_b[118] <= ram_block5a118.PORTBDATAOUT
q_b[119] <= ram_block5a119.PORTBDATAOUT
q_b[120] <= ram_block5a120.PORTBDATAOUT
q_b[121] <= ram_block5a121.PORTBDATAOUT
q_b[122] <= ram_block5a122.PORTBDATAOUT
q_b[123] <= ram_block5a123.PORTBDATAOUT
q_b[124] <= ram_block5a124.PORTBDATAOUT
q_b[125] <= ram_block5a125.PORTBDATAOUT
q_b[126] <= ram_block5a126.PORTBDATAOUT
q_b[127] <= ram_block5a127.PORTBDATAOUT
q_b[128] <= ram_block5a128.PORTBDATAOUT
q_b[129] <= ram_block5a129.PORTBDATAOUT
q_b[130] <= ram_block5a130.PORTBDATAOUT
q_b[131] <= ram_block5a131.PORTBDATAOUT
q_b[132] <= ram_block5a132.PORTBDATAOUT
q_b[133] <= ram_block5a133.PORTBDATAOUT
q_b[134] <= ram_block5a134.PORTBDATAOUT
q_b[135] <= ram_block5a135.PORTBDATAOUT
q_b[136] <= ram_block5a136.PORTBDATAOUT
q_b[137] <= ram_block5a137.PORTBDATAOUT
q_b[138] <= ram_block5a138.PORTBDATAOUT
q_b[139] <= ram_block5a139.PORTBDATAOUT
q_b[140] <= ram_block5a140.PORTBDATAOUT
q_b[141] <= ram_block5a141.PORTBDATAOUT
q_b[142] <= ram_block5a142.PORTBDATAOUT
q_b[143] <= ram_block5a143.PORTBDATAOUT
q_b[144] <= ram_block5a144.PORTBDATAOUT
q_b[145] <= ram_block5a145.PORTBDATAOUT
q_b[146] <= ram_block5a146.PORTBDATAOUT
q_b[147] <= ram_block5a147.PORTBDATAOUT
q_b[148] <= ram_block5a148.PORTBDATAOUT
q_b[149] <= ram_block5a149.PORTBDATAOUT
q_b[150] <= ram_block5a150.PORTBDATAOUT
q_b[151] <= ram_block5a151.PORTBDATAOUT
q_b[152] <= ram_block5a152.PORTBDATAOUT
q_b[153] <= ram_block5a153.PORTBDATAOUT
q_b[154] <= ram_block5a154.PORTBDATAOUT
q_b[155] <= ram_block5a155.PORTBDATAOUT
q_b[156] <= ram_block5a156.PORTBDATAOUT
q_b[157] <= ram_block5a157.PORTBDATAOUT
q_b[158] <= ram_block5a158.PORTBDATAOUT
q_b[159] <= ram_block5a159.PORTBDATAOUT
q_b[160] <= ram_block5a160.PORTBDATAOUT
q_b[161] <= ram_block5a161.PORTBDATAOUT
q_b[162] <= ram_block5a162.PORTBDATAOUT
q_b[163] <= ram_block5a163.PORTBDATAOUT
q_b[164] <= ram_block5a164.PORTBDATAOUT
q_b[165] <= ram_block5a165.PORTBDATAOUT
q_b[166] <= ram_block5a166.PORTBDATAOUT
q_b[167] <= ram_block5a167.PORTBDATAOUT
q_b[168] <= ram_block5a168.PORTBDATAOUT
q_b[169] <= ram_block5a169.PORTBDATAOUT
q_b[170] <= ram_block5a170.PORTBDATAOUT
q_b[171] <= ram_block5a171.PORTBDATAOUT
q_b[172] <= ram_block5a172.PORTBDATAOUT
q_b[173] <= ram_block5a173.PORTBDATAOUT
q_b[174] <= ram_block5a174.PORTBDATAOUT
q_b[175] <= ram_block5a175.PORTBDATAOUT
q_b[176] <= ram_block5a176.PORTBDATAOUT
q_b[177] <= ram_block5a177.PORTBDATAOUT
q_b[178] <= ram_block5a178.PORTBDATAOUT
q_b[179] <= ram_block5a179.PORTBDATAOUT
q_b[180] <= ram_block5a180.PORTBDATAOUT
q_b[181] <= ram_block5a181.PORTBDATAOUT
q_b[182] <= ram_block5a182.PORTBDATAOUT
q_b[183] <= ram_block5a183.PORTBDATAOUT
q_b[184] <= ram_block5a184.PORTBDATAOUT
q_b[185] <= ram_block5a185.PORTBDATAOUT
q_b[186] <= ram_block5a186.PORTBDATAOUT
q_b[187] <= ram_block5a187.PORTBDATAOUT
q_b[188] <= ram_block5a188.PORTBDATAOUT
q_b[189] <= ram_block5a189.PORTBDATAOUT
q_b[190] <= ram_block5a190.PORTBDATAOUT
q_b[191] <= ram_block5a191.PORTBDATAOUT
q_b[192] <= ram_block5a192.PORTBDATAOUT
q_b[193] <= ram_block5a193.PORTBDATAOUT
q_b[194] <= ram_block5a194.PORTBDATAOUT
q_b[195] <= ram_block5a195.PORTBDATAOUT
q_b[196] <= ram_block5a196.PORTBDATAOUT
q_b[197] <= ram_block5a197.PORTBDATAOUT
q_b[198] <= ram_block5a198.PORTBDATAOUT
q_b[199] <= ram_block5a199.PORTBDATAOUT
q_b[200] <= ram_block5a200.PORTBDATAOUT
q_b[201] <= ram_block5a201.PORTBDATAOUT
q_b[202] <= ram_block5a202.PORTBDATAOUT
q_b[203] <= ram_block5a203.PORTBDATAOUT
q_b[204] <= ram_block5a204.PORTBDATAOUT
q_b[205] <= ram_block5a205.PORTBDATAOUT
q_b[206] <= ram_block5a206.PORTBDATAOUT
q_b[207] <= ram_block5a207.PORTBDATAOUT
q_b[208] <= ram_block5a208.PORTBDATAOUT
q_b[209] <= ram_block5a209.PORTBDATAOUT
q_b[210] <= ram_block5a210.PORTBDATAOUT
q_b[211] <= ram_block5a211.PORTBDATAOUT
q_b[212] <= ram_block5a212.PORTBDATAOUT
q_b[213] <= ram_block5a213.PORTBDATAOUT
q_b[214] <= ram_block5a214.PORTBDATAOUT
q_b[215] <= ram_block5a215.PORTBDATAOUT
q_b[216] <= ram_block5a216.PORTBDATAOUT
q_b[217] <= ram_block5a217.PORTBDATAOUT
q_b[218] <= ram_block5a218.PORTBDATAOUT
q_b[219] <= ram_block5a219.PORTBDATAOUT
q_b[220] <= ram_block5a220.PORTBDATAOUT
q_b[221] <= ram_block5a221.PORTBDATAOUT
q_b[222] <= ram_block5a222.PORTBDATAOUT
q_b[223] <= ram_block5a223.PORTBDATAOUT
q_b[224] <= ram_block5a224.PORTBDATAOUT
q_b[225] <= ram_block5a225.PORTBDATAOUT
q_b[226] <= ram_block5a226.PORTBDATAOUT
q_b[227] <= ram_block5a227.PORTBDATAOUT
q_b[228] <= ram_block5a228.PORTBDATAOUT
q_b[229] <= ram_block5a229.PORTBDATAOUT
q_b[230] <= ram_block5a230.PORTBDATAOUT
q_b[231] <= ram_block5a231.PORTBDATAOUT
q_b[232] <= ram_block5a232.PORTBDATAOUT
q_b[233] <= ram_block5a233.PORTBDATAOUT
q_b[234] <= ram_block5a234.PORTBDATAOUT
q_b[235] <= ram_block5a235.PORTBDATAOUT
q_b[236] <= ram_block5a236.PORTBDATAOUT
q_b[237] <= ram_block5a237.PORTBDATAOUT
q_b[238] <= ram_block5a238.PORTBDATAOUT
q_b[239] <= ram_block5a239.PORTBDATAOUT
q_b[240] <= ram_block5a240.PORTBDATAOUT
q_b[241] <= ram_block5a241.PORTBDATAOUT
q_b[242] <= ram_block5a242.PORTBDATAOUT
q_b[243] <= ram_block5a243.PORTBDATAOUT
q_b[244] <= ram_block5a244.PORTBDATAOUT
q_b[245] <= ram_block5a245.PORTBDATAOUT
q_b[246] <= ram_block5a246.PORTBDATAOUT
q_b[247] <= ram_block5a247.PORTBDATAOUT
q_b[248] <= ram_block5a248.PORTBDATAOUT
q_b[249] <= ram_block5a249.PORTBDATAOUT
q_b[250] <= ram_block5a250.PORTBDATAOUT
q_b[251] <= ram_block5a251.PORTBDATAOUT
q_b[252] <= ram_block5a252.PORTBDATAOUT
q_b[253] <= ram_block5a253.PORTBDATAOUT
q_b[254] <= ram_block5a254.PORTBDATAOUT
q_b[255] <= ram_block5a255.PORTBDATAOUT
wren_a => ram_block5a0.PORTAWE
wren_a => ram_block5a1.PORTAWE
wren_a => ram_block5a2.PORTAWE
wren_a => ram_block5a3.PORTAWE
wren_a => ram_block5a4.PORTAWE
wren_a => ram_block5a5.PORTAWE
wren_a => ram_block5a6.PORTAWE
wren_a => ram_block5a7.PORTAWE
wren_a => ram_block5a8.PORTAWE
wren_a => ram_block5a9.PORTAWE
wren_a => ram_block5a10.PORTAWE
wren_a => ram_block5a11.PORTAWE
wren_a => ram_block5a12.PORTAWE
wren_a => ram_block5a13.PORTAWE
wren_a => ram_block5a14.PORTAWE
wren_a => ram_block5a15.PORTAWE
wren_a => ram_block5a16.PORTAWE
wren_a => ram_block5a17.PORTAWE
wren_a => ram_block5a18.PORTAWE
wren_a => ram_block5a19.PORTAWE
wren_a => ram_block5a20.PORTAWE
wren_a => ram_block5a21.PORTAWE
wren_a => ram_block5a22.PORTAWE
wren_a => ram_block5a23.PORTAWE
wren_a => ram_block5a24.PORTAWE
wren_a => ram_block5a25.PORTAWE
wren_a => ram_block5a26.PORTAWE
wren_a => ram_block5a27.PORTAWE
wren_a => ram_block5a28.PORTAWE
wren_a => ram_block5a29.PORTAWE
wren_a => ram_block5a30.PORTAWE
wren_a => ram_block5a31.PORTAWE
wren_a => ram_block5a32.PORTAWE
wren_a => ram_block5a33.PORTAWE
wren_a => ram_block5a34.PORTAWE
wren_a => ram_block5a35.PORTAWE
wren_a => ram_block5a36.PORTAWE
wren_a => ram_block5a37.PORTAWE
wren_a => ram_block5a38.PORTAWE
wren_a => ram_block5a39.PORTAWE
wren_a => ram_block5a40.PORTAWE
wren_a => ram_block5a41.PORTAWE
wren_a => ram_block5a42.PORTAWE
wren_a => ram_block5a43.PORTAWE
wren_a => ram_block5a44.PORTAWE
wren_a => ram_block5a45.PORTAWE
wren_a => ram_block5a46.PORTAWE
wren_a => ram_block5a47.PORTAWE
wren_a => ram_block5a48.PORTAWE
wren_a => ram_block5a49.PORTAWE
wren_a => ram_block5a50.PORTAWE
wren_a => ram_block5a51.PORTAWE
wren_a => ram_block5a52.PORTAWE
wren_a => ram_block5a53.PORTAWE
wren_a => ram_block5a54.PORTAWE
wren_a => ram_block5a55.PORTAWE
wren_a => ram_block5a56.PORTAWE
wren_a => ram_block5a57.PORTAWE
wren_a => ram_block5a58.PORTAWE
wren_a => ram_block5a59.PORTAWE
wren_a => ram_block5a60.PORTAWE
wren_a => ram_block5a61.PORTAWE
wren_a => ram_block5a62.PORTAWE
wren_a => ram_block5a63.PORTAWE
wren_a => ram_block5a64.PORTAWE
wren_a => ram_block5a65.PORTAWE
wren_a => ram_block5a66.PORTAWE
wren_a => ram_block5a67.PORTAWE
wren_a => ram_block5a68.PORTAWE
wren_a => ram_block5a69.PORTAWE
wren_a => ram_block5a70.PORTAWE
wren_a => ram_block5a71.PORTAWE
wren_a => ram_block5a72.PORTAWE
wren_a => ram_block5a73.PORTAWE
wren_a => ram_block5a74.PORTAWE
wren_a => ram_block5a75.PORTAWE
wren_a => ram_block5a76.PORTAWE
wren_a => ram_block5a77.PORTAWE
wren_a => ram_block5a78.PORTAWE
wren_a => ram_block5a79.PORTAWE
wren_a => ram_block5a80.PORTAWE
wren_a => ram_block5a81.PORTAWE
wren_a => ram_block5a82.PORTAWE
wren_a => ram_block5a83.PORTAWE
wren_a => ram_block5a84.PORTAWE
wren_a => ram_block5a85.PORTAWE
wren_a => ram_block5a86.PORTAWE
wren_a => ram_block5a87.PORTAWE
wren_a => ram_block5a88.PORTAWE
wren_a => ram_block5a89.PORTAWE
wren_a => ram_block5a90.PORTAWE
wren_a => ram_block5a91.PORTAWE
wren_a => ram_block5a92.PORTAWE
wren_a => ram_block5a93.PORTAWE
wren_a => ram_block5a94.PORTAWE
wren_a => ram_block5a95.PORTAWE
wren_a => ram_block5a96.PORTAWE
wren_a => ram_block5a97.PORTAWE
wren_a => ram_block5a98.PORTAWE
wren_a => ram_block5a99.PORTAWE
wren_a => ram_block5a100.PORTAWE
wren_a => ram_block5a101.PORTAWE
wren_a => ram_block5a102.PORTAWE
wren_a => ram_block5a103.PORTAWE
wren_a => ram_block5a104.PORTAWE
wren_a => ram_block5a105.PORTAWE
wren_a => ram_block5a106.PORTAWE
wren_a => ram_block5a107.PORTAWE
wren_a => ram_block5a108.PORTAWE
wren_a => ram_block5a109.PORTAWE
wren_a => ram_block5a110.PORTAWE
wren_a => ram_block5a111.PORTAWE
wren_a => ram_block5a112.PORTAWE
wren_a => ram_block5a113.PORTAWE
wren_a => ram_block5a114.PORTAWE
wren_a => ram_block5a115.PORTAWE
wren_a => ram_block5a116.PORTAWE
wren_a => ram_block5a117.PORTAWE
wren_a => ram_block5a118.PORTAWE
wren_a => ram_block5a119.PORTAWE
wren_a => ram_block5a120.PORTAWE
wren_a => ram_block5a121.PORTAWE
wren_a => ram_block5a122.PORTAWE
wren_a => ram_block5a123.PORTAWE
wren_a => ram_block5a124.PORTAWE
wren_a => ram_block5a125.PORTAWE
wren_a => ram_block5a126.PORTAWE
wren_a => ram_block5a127.PORTAWE
wren_a => ram_block5a128.PORTAWE
wren_a => ram_block5a129.PORTAWE
wren_a => ram_block5a130.PORTAWE
wren_a => ram_block5a131.PORTAWE
wren_a => ram_block5a132.PORTAWE
wren_a => ram_block5a133.PORTAWE
wren_a => ram_block5a134.PORTAWE
wren_a => ram_block5a135.PORTAWE
wren_a => ram_block5a136.PORTAWE
wren_a => ram_block5a137.PORTAWE
wren_a => ram_block5a138.PORTAWE
wren_a => ram_block5a139.PORTAWE
wren_a => ram_block5a140.PORTAWE
wren_a => ram_block5a141.PORTAWE
wren_a => ram_block5a142.PORTAWE
wren_a => ram_block5a143.PORTAWE
wren_a => ram_block5a144.PORTAWE
wren_a => ram_block5a145.PORTAWE
wren_a => ram_block5a146.PORTAWE
wren_a => ram_block5a147.PORTAWE
wren_a => ram_block5a148.PORTAWE
wren_a => ram_block5a149.PORTAWE
wren_a => ram_block5a150.PORTAWE
wren_a => ram_block5a151.PORTAWE
wren_a => ram_block5a152.PORTAWE
wren_a => ram_block5a153.PORTAWE
wren_a => ram_block5a154.PORTAWE
wren_a => ram_block5a155.PORTAWE
wren_a => ram_block5a156.PORTAWE
wren_a => ram_block5a157.PORTAWE
wren_a => ram_block5a158.PORTAWE
wren_a => ram_block5a159.PORTAWE
wren_a => ram_block5a160.PORTAWE
wren_a => ram_block5a161.PORTAWE
wren_a => ram_block5a162.PORTAWE
wren_a => ram_block5a163.PORTAWE
wren_a => ram_block5a164.PORTAWE
wren_a => ram_block5a165.PORTAWE
wren_a => ram_block5a166.PORTAWE
wren_a => ram_block5a167.PORTAWE
wren_a => ram_block5a168.PORTAWE
wren_a => ram_block5a169.PORTAWE
wren_a => ram_block5a170.PORTAWE
wren_a => ram_block5a171.PORTAWE
wren_a => ram_block5a172.PORTAWE
wren_a => ram_block5a173.PORTAWE
wren_a => ram_block5a174.PORTAWE
wren_a => ram_block5a175.PORTAWE
wren_a => ram_block5a176.PORTAWE
wren_a => ram_block5a177.PORTAWE
wren_a => ram_block5a178.PORTAWE
wren_a => ram_block5a179.PORTAWE
wren_a => ram_block5a180.PORTAWE
wren_a => ram_block5a181.PORTAWE
wren_a => ram_block5a182.PORTAWE
wren_a => ram_block5a183.PORTAWE
wren_a => ram_block5a184.PORTAWE
wren_a => ram_block5a185.PORTAWE
wren_a => ram_block5a186.PORTAWE
wren_a => ram_block5a187.PORTAWE
wren_a => ram_block5a188.PORTAWE
wren_a => ram_block5a189.PORTAWE
wren_a => ram_block5a190.PORTAWE
wren_a => ram_block5a191.PORTAWE
wren_a => ram_block5a192.PORTAWE
wren_a => ram_block5a193.PORTAWE
wren_a => ram_block5a194.PORTAWE
wren_a => ram_block5a195.PORTAWE
wren_a => ram_block5a196.PORTAWE
wren_a => ram_block5a197.PORTAWE
wren_a => ram_block5a198.PORTAWE
wren_a => ram_block5a199.PORTAWE
wren_a => ram_block5a200.PORTAWE
wren_a => ram_block5a201.PORTAWE
wren_a => ram_block5a202.PORTAWE
wren_a => ram_block5a203.PORTAWE
wren_a => ram_block5a204.PORTAWE
wren_a => ram_block5a205.PORTAWE
wren_a => ram_block5a206.PORTAWE
wren_a => ram_block5a207.PORTAWE
wren_a => ram_block5a208.PORTAWE
wren_a => ram_block5a209.PORTAWE
wren_a => ram_block5a210.PORTAWE
wren_a => ram_block5a211.PORTAWE
wren_a => ram_block5a212.PORTAWE
wren_a => ram_block5a213.PORTAWE
wren_a => ram_block5a214.PORTAWE
wren_a => ram_block5a215.PORTAWE
wren_a => ram_block5a216.PORTAWE
wren_a => ram_block5a217.PORTAWE
wren_a => ram_block5a218.PORTAWE
wren_a => ram_block5a219.PORTAWE
wren_a => ram_block5a220.PORTAWE
wren_a => ram_block5a221.PORTAWE
wren_a => ram_block5a222.PORTAWE
wren_a => ram_block5a223.PORTAWE
wren_a => ram_block5a224.PORTAWE
wren_a => ram_block5a225.PORTAWE
wren_a => ram_block5a226.PORTAWE
wren_a => ram_block5a227.PORTAWE
wren_a => ram_block5a228.PORTAWE
wren_a => ram_block5a229.PORTAWE
wren_a => ram_block5a230.PORTAWE
wren_a => ram_block5a231.PORTAWE
wren_a => ram_block5a232.PORTAWE
wren_a => ram_block5a233.PORTAWE
wren_a => ram_block5a234.PORTAWE
wren_a => ram_block5a235.PORTAWE
wren_a => ram_block5a236.PORTAWE
wren_a => ram_block5a237.PORTAWE
wren_a => ram_block5a238.PORTAWE
wren_a => ram_block5a239.PORTAWE
wren_a => ram_block5a240.PORTAWE
wren_a => ram_block5a241.PORTAWE
wren_a => ram_block5a242.PORTAWE
wren_a => ram_block5a243.PORTAWE
wren_a => ram_block5a244.PORTAWE
wren_a => ram_block5a245.PORTAWE
wren_a => ram_block5a246.PORTAWE
wren_a => ram_block5a247.PORTAWE
wren_a => ram_block5a248.PORTAWE
wren_a => ram_block5a249.PORTAWE
wren_a => ram_block5a250.PORTAWE
wren_a => ram_block5a251.PORTAWE
wren_a => ram_block5a252.PORTAWE
wren_a => ram_block5a253.PORTAWE
wren_a => ram_block5a254.PORTAWE
wren_a => ram_block5a255.PORTAWE


|img_coding|wavelet_transform_2D:wavelet_transform_2D_inst1|wavelet_transform_1D:wavelet_transform_1D_inst|shift_ram:shift_ram_inst1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ta01:auto_generated|cntr_vqf:cntr1
clk_en => counter_reg_bit[5].IN0
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE


|img_coding|wavelet_transform_2D:wavelet_transform_2D_inst1|wavelet_transform_1D:wavelet_transform_1D_inst|shift_ram:shift_ram_inst1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ta01:auto_generated|cntr_vqf:cntr1|cmpr_sgc:cmpr4
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1


|img_coding|wavelet_transform_2D:wavelet_transform_2D_inst1|wavelet_transform_1D:wavelet_transform_1D_inst|shift_ram:shift_ram_inst1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ta01:auto_generated|cntr_lah:cntr3
aset => counter_reg_bit[5].IN0
clk_en => counter_reg_bit[5].IN0
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
cout <= cout_actual.DB_MAX_OUTPUT_PORT_TYPE


|img_coding|wavelet_transform_2D:wavelet_transform_2D_inst1|ram:ram_inst1
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a


|img_coding|wavelet_transform_2D:wavelet_transform_2D_inst1|ram:ram_inst1|altsyncram:altsyncram_component
wren_a => altsyncram_2jf1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_2jf1:auto_generated.data_a[0]
data_a[1] => altsyncram_2jf1:auto_generated.data_a[1]
data_a[2] => altsyncram_2jf1:auto_generated.data_a[2]
data_a[3] => altsyncram_2jf1:auto_generated.data_a[3]
data_a[4] => altsyncram_2jf1:auto_generated.data_a[4]
data_a[5] => altsyncram_2jf1:auto_generated.data_a[5]
data_a[6] => altsyncram_2jf1:auto_generated.data_a[6]
data_a[7] => altsyncram_2jf1:auto_generated.data_a[7]
data_a[8] => altsyncram_2jf1:auto_generated.data_a[8]
data_a[9] => altsyncram_2jf1:auto_generated.data_a[9]
data_a[10] => altsyncram_2jf1:auto_generated.data_a[10]
data_a[11] => altsyncram_2jf1:auto_generated.data_a[11]
data_a[12] => altsyncram_2jf1:auto_generated.data_a[12]
data_a[13] => altsyncram_2jf1:auto_generated.data_a[13]
data_a[14] => altsyncram_2jf1:auto_generated.data_a[14]
data_a[15] => altsyncram_2jf1:auto_generated.data_a[15]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_2jf1:auto_generated.address_a[0]
address_a[1] => altsyncram_2jf1:auto_generated.address_a[1]
address_a[2] => altsyncram_2jf1:auto_generated.address_a[2]
address_a[3] => altsyncram_2jf1:auto_generated.address_a[3]
address_a[4] => altsyncram_2jf1:auto_generated.address_a[4]
address_a[5] => altsyncram_2jf1:auto_generated.address_a[5]
address_a[6] => altsyncram_2jf1:auto_generated.address_a[6]
address_a[7] => altsyncram_2jf1:auto_generated.address_a[7]
address_a[8] => altsyncram_2jf1:auto_generated.address_a[8]
address_a[9] => altsyncram_2jf1:auto_generated.address_a[9]
address_a[10] => altsyncram_2jf1:auto_generated.address_a[10]
address_a[11] => altsyncram_2jf1:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_2jf1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_2jf1:auto_generated.q_a[0]
q_a[1] <= altsyncram_2jf1:auto_generated.q_a[1]
q_a[2] <= altsyncram_2jf1:auto_generated.q_a[2]
q_a[3] <= altsyncram_2jf1:auto_generated.q_a[3]
q_a[4] <= altsyncram_2jf1:auto_generated.q_a[4]
q_a[5] <= altsyncram_2jf1:auto_generated.q_a[5]
q_a[6] <= altsyncram_2jf1:auto_generated.q_a[6]
q_a[7] <= altsyncram_2jf1:auto_generated.q_a[7]
q_a[8] <= altsyncram_2jf1:auto_generated.q_a[8]
q_a[9] <= altsyncram_2jf1:auto_generated.q_a[9]
q_a[10] <= altsyncram_2jf1:auto_generated.q_a[10]
q_a[11] <= altsyncram_2jf1:auto_generated.q_a[11]
q_a[12] <= altsyncram_2jf1:auto_generated.q_a[12]
q_a[13] <= altsyncram_2jf1:auto_generated.q_a[13]
q_a[14] <= altsyncram_2jf1:auto_generated.q_a[14]
q_a[15] <= altsyncram_2jf1:auto_generated.q_a[15]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|img_coding|wavelet_transform_2D:wavelet_transform_2D_inst1|ram:ram_inst1|altsyncram:altsyncram_component|altsyncram_2jf1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE


|img_coding|ram:ram_inst2
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a


|img_coding|ram:ram_inst2|altsyncram:altsyncram_component
wren_a => altsyncram_2jf1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_2jf1:auto_generated.data_a[0]
data_a[1] => altsyncram_2jf1:auto_generated.data_a[1]
data_a[2] => altsyncram_2jf1:auto_generated.data_a[2]
data_a[3] => altsyncram_2jf1:auto_generated.data_a[3]
data_a[4] => altsyncram_2jf1:auto_generated.data_a[4]
data_a[5] => altsyncram_2jf1:auto_generated.data_a[5]
data_a[6] => altsyncram_2jf1:auto_generated.data_a[6]
data_a[7] => altsyncram_2jf1:auto_generated.data_a[7]
data_a[8] => altsyncram_2jf1:auto_generated.data_a[8]
data_a[9] => altsyncram_2jf1:auto_generated.data_a[9]
data_a[10] => altsyncram_2jf1:auto_generated.data_a[10]
data_a[11] => altsyncram_2jf1:auto_generated.data_a[11]
data_a[12] => altsyncram_2jf1:auto_generated.data_a[12]
data_a[13] => altsyncram_2jf1:auto_generated.data_a[13]
data_a[14] => altsyncram_2jf1:auto_generated.data_a[14]
data_a[15] => altsyncram_2jf1:auto_generated.data_a[15]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_2jf1:auto_generated.address_a[0]
address_a[1] => altsyncram_2jf1:auto_generated.address_a[1]
address_a[2] => altsyncram_2jf1:auto_generated.address_a[2]
address_a[3] => altsyncram_2jf1:auto_generated.address_a[3]
address_a[4] => altsyncram_2jf1:auto_generated.address_a[4]
address_a[5] => altsyncram_2jf1:auto_generated.address_a[5]
address_a[6] => altsyncram_2jf1:auto_generated.address_a[6]
address_a[7] => altsyncram_2jf1:auto_generated.address_a[7]
address_a[8] => altsyncram_2jf1:auto_generated.address_a[8]
address_a[9] => altsyncram_2jf1:auto_generated.address_a[9]
address_a[10] => altsyncram_2jf1:auto_generated.address_a[10]
address_a[11] => altsyncram_2jf1:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_2jf1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_2jf1:auto_generated.q_a[0]
q_a[1] <= altsyncram_2jf1:auto_generated.q_a[1]
q_a[2] <= altsyncram_2jf1:auto_generated.q_a[2]
q_a[3] <= altsyncram_2jf1:auto_generated.q_a[3]
q_a[4] <= altsyncram_2jf1:auto_generated.q_a[4]
q_a[5] <= altsyncram_2jf1:auto_generated.q_a[5]
q_a[6] <= altsyncram_2jf1:auto_generated.q_a[6]
q_a[7] <= altsyncram_2jf1:auto_generated.q_a[7]
q_a[8] <= altsyncram_2jf1:auto_generated.q_a[8]
q_a[9] <= altsyncram_2jf1:auto_generated.q_a[9]
q_a[10] <= altsyncram_2jf1:auto_generated.q_a[10]
q_a[11] <= altsyncram_2jf1:auto_generated.q_a[11]
q_a[12] <= altsyncram_2jf1:auto_generated.q_a[12]
q_a[13] <= altsyncram_2jf1:auto_generated.q_a[13]
q_a[14] <= altsyncram_2jf1:auto_generated.q_a[14]
q_a[15] <= altsyncram_2jf1:auto_generated.q_a[15]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|img_coding|ram:ram_inst2|altsyncram:altsyncram_component|altsyncram_2jf1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE


