--------------------------------------------------------------------------------------
Timing Analyzer Summary
--------------------------------------------------------------------------------------

Type           : Worst-case tsu
Slack          : N/A
Required Time  : None
Actual Time    : 7.732 ns
From           : FLAGB
To             : FD[13]~reg0
From Clock     : --
To Clock       : IFCLK
Failed Paths   : 0

Type           : Worst-case tco
Slack          : N/A
Required Time  : None
Actual Time    : 12.309 ns
From           : tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[6]
To             : GPIO2
From Clock     : ENC_CLK
To Clock       : --
Failed Paths   : 0

Type           : Worst-case tpd
Slack          : N/A
Required Time  : None
Actual Time    : 10.793 ns
From           : FLAGB
To             : GPIO6
From Clock     : --
To Clock       : --
Failed Paths   : 0

Type           : Worst-case th
Slack          : N/A
Required Time  : None
Actual Time    : -3.007 ns
From           : DA[3]
To             : ADC[3]
From Clock     : --
To Clock       : ENC_CLK
Failed Paths   : 0

Type           : Clock Setup: 'IFCLK'
Slack          : N/A
Required Time  : None
Actual Time    : 147.17 MHz ( period = 6.795 ns )
From           : tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[3]
To             : FD[13]~reg0
From Clock     : IFCLK
To Clock       : IFCLK
Failed Paths   : 0

Type           : Clock Setup: 'ENC_CLK'
Slack          : N/A
Required Time  : None
Actual Time    : 164.77 MHz ( period = 6.069 ns )
From           : phase_accumulator:rx_phase_accumulator|phase_out[3]
To             : phase_accumulator:rx_phase_accumulator|phase_out[23]
From Clock     : ENC_CLK
To Clock       : ENC_CLK
Failed Paths   : 0

Type           : Clock Setup: 'SCK'
Slack          : N/A
Required Time  : None
Actual Time    : 180.28 MHz ( period = 5.547 ns )
From           : SPI_REGS:spi_regs|BitCounter[24]
To             : SPI_REGS:spi_regs|saddr[5]
From Clock     : SCK
To Clock       : SCK
Failed Paths   : 0

Type           : Clock Setup: 'FX2_CLK'
Slack          : N/A
Required Time  : None
Actual Time    : Restricted to 380.08 MHz ( period = 2.631 ns )
From           : SPI_REGS:spi_regs|CS_ph1
To             : RegisterX:freqsetreg|OUT[16]
From Clock     : FX2_CLK
To Clock       : FX2_CLK
Failed Paths   : 0

Type           : Total number of failed paths
Slack          : 
Required Time  : 
Actual Time    : 
From           : 
To             : 
From Clock     : 
To Clock       : 
Failed Paths   : 0

--------------------------------------------------------------------------------------

