<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p536" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_536{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_536{left:110px;bottom:68px;letter-spacing:0.1px;}
#t3_536{left:69px;bottom:1141px;letter-spacing:-0.16px;word-spacing:0.01px;}
#t4_536{left:69px;bottom:1088px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t5_536{left:69px;bottom:1071px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#t6_536{left:69px;bottom:1046px;letter-spacing:-0.15px;word-spacing:-0.43px;}
#t7_536{left:69px;bottom:1022px;letter-spacing:-0.15px;word-spacing:-0.92px;}
#t8_536{left:69px;bottom:1005px;letter-spacing:-0.14px;word-spacing:-0.83px;}
#t9_536{left:69px;bottom:988px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#ta_536{left:69px;bottom:972px;letter-spacing:-0.21px;word-spacing:-0.37px;}
#tb_536{left:69px;bottom:947px;letter-spacing:-0.14px;word-spacing:-1.18px;}
#tc_536{left:69px;bottom:930px;letter-spacing:-0.14px;word-spacing:-0.75px;}
#td_536{left:69px;bottom:906px;letter-spacing:-0.16px;word-spacing:-0.5px;}
#te_536{left:69px;bottom:847px;letter-spacing:0.13px;}
#tf_536{left:151px;bottom:847px;letter-spacing:0.15px;word-spacing:0.01px;}
#tg_536{left:69px;bottom:823px;letter-spacing:-0.15px;word-spacing:-0.52px;}
#th_536{left:69px;bottom:807px;letter-spacing:-0.15px;word-spacing:-0.79px;}
#ti_536{left:69px;bottom:790px;letter-spacing:-0.18px;word-spacing:-0.43px;}
#tj_536{left:69px;bottom:773px;letter-spacing:-0.14px;word-spacing:-0.2px;}
#tk_536{left:69px;bottom:556px;letter-spacing:-0.16px;word-spacing:-0.87px;}
#tl_536{left:69px;bottom:539px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tm_536{left:69px;bottom:513px;}
#tn_536{left:95px;bottom:516px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#to_536{left:426px;bottom:516px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tp_536{left:95px;bottom:500px;letter-spacing:-0.18px;word-spacing:-0.42px;}
#tq_536{left:69px;bottom:473px;}
#tr_536{left:95px;bottom:477px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#ts_536{left:544px;bottom:477px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tt_536{left:95px;bottom:460px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#tu_536{left:69px;bottom:435px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tv_536{left:69px;bottom:419px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tw_536{left:300px;bottom:600px;letter-spacing:0.13px;word-spacing:-0.08px;}
#tx_536{left:401px;bottom:600px;letter-spacing:0.16px;word-spacing:-0.08px;}
#ty_536{left:222px;bottom:385px;letter-spacing:0.12px;word-spacing:0.02px;}
#tz_536{left:317px;bottom:385px;letter-spacing:0.13px;word-spacing:-0.01px;}
#t10_536{left:108px;bottom:362px;letter-spacing:-0.13px;word-spacing:0.06px;}
#t11_536{left:546px;bottom:362px;letter-spacing:-0.14px;word-spacing:-0.03px;}
#t12_536{left:171px;bottom:338px;letter-spacing:-0.18px;}
#t13_536{left:312px;bottom:338px;letter-spacing:-0.12px;}
#t14_536{left:171px;bottom:313px;letter-spacing:-0.18px;}
#t15_536{left:312px;bottom:313px;letter-spacing:-0.11px;}
#t16_536{left:171px;bottom:289px;letter-spacing:-0.18px;}
#t17_536{left:312px;bottom:289px;letter-spacing:-0.13px;}
#t18_536{left:171px;bottom:264px;letter-spacing:-0.18px;}
#t19_536{left:312px;bottom:264px;letter-spacing:-0.13px;}
#t1a_536{left:171px;bottom:240px;letter-spacing:-0.18px;}
#t1b_536{left:312px;bottom:240px;letter-spacing:-0.13px;}
#t1c_536{left:171px;bottom:215px;letter-spacing:-0.18px;}
#t1d_536{left:312px;bottom:215px;letter-spacing:-0.13px;}
#t1e_536{left:171px;bottom:191px;letter-spacing:-0.18px;}
#t1f_536{left:312px;bottom:191px;letter-spacing:-0.14px;}
#t1g_536{left:171px;bottom:167px;letter-spacing:-0.18px;}
#t1h_536{left:312px;bottom:167px;letter-spacing:-0.13px;}
#t1i_536{left:255px;bottom:728px;letter-spacing:-0.16px;}
#t1j_536{left:661px;bottom:728px;}
#t1k_536{left:428px;bottom:705px;letter-spacing:0.11px;}
#t1l_536{left:652px;bottom:728px;}
#t1m_536{left:634px;bottom:728px;}
#t1n_536{left:370px;bottom:652px;letter-spacing:0.06px;word-spacing:-0.01px;}
#t1o_536{left:372px;bottom:667px;letter-spacing:0.01px;word-spacing:0.02px;}
#t1p_536{left:624px;bottom:728px;}
#t1q_536{left:615px;bottom:728px;}
#t1r_536{left:287px;bottom:636px;letter-spacing:0.11px;}

.s1_536{font-size:12px;font-family:NeoSansIntel_1uk1;color:#000;}
.s2_536{font-size:14px;font-family:NeoSansIntel_1uk1;color:#0860A8;}
.s3_536{font-size:14px;font-family:Verdana_3e8;color:#000;}
.s4_536{font-size:18px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s5_536{font-size:21px;font-family:TimesNewRoman_3ec;color:#000;}
.s6_536{font-size:14px;font-family:Verdana-Bold_3e7;color:#000;}
.s7_536{font-size:15px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s8_536{font-size:14px;font-family:NeoSansIntelMedium_1uk0;color:#000;}
.s9_536{font-size:14px;font-family:NeoSansIntel_1uk1;color:#000;}
.sa_536{font-size:11px;font-family:Arial_3ed;color:#000;}
.sb_536{font-size:12px;font-family:Arial_3ed;color:#000;}
.t.v0_536{transform:scaleX(1.022);}
.t.v1_536{transform:scaleX(1.039);}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts536" type="text/css" >

@font-face {
	font-family: Arial_3ed;
	src: url("fonts/Arial_3ed.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntelMedium_1uk0;
	src: url("fonts/NeoSansIntelMedium_1uk0.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1uk1;
	src: url("fonts/NeoSansIntel_1uk1.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_3ec;
	src: url("fonts/TimesNewRoman_3ec.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_3e7;
	src: url("fonts/Verdana-Bold_3e7.woff") format("woff");
}

@font-face {
	font-family: Verdana_3e8;
	src: url("fonts/Verdana_3e8.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg536Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg536" style="-webkit-user-select: none;"><object width="935" height="1210" data="536/536.svg" type="image/svg+xml" id="pdf536" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_536" class="t s1_536">15-40 </span><span id="t2_536" class="t s1_536">Vol. 3B </span>
<span id="t3_536" class="t s2_536">POWER AND THERMAL MANAGEMENT </span>
<span id="t4_536" class="t s3_536">Similar to TM2, Adaptive TM is enable by BIOS. The BIOS is required to test the TM1 and TM2 feature flags and </span>
<span id="t5_536" class="t s3_536">enable all available thermal control mechanisms (including Adaptive TM) at platform initiation. </span>
<span id="t6_536" class="t s3_536">Adaptive TM is available only to a subset of processors that support TM2. </span>
<span id="t7_536" class="t s3_536">In each chip-multiprocessing (CMP) silicon die, each core has a unique thermal sensor that triggers independently. </span>
<span id="t8_536" class="t s3_536">These thermal sensor can trigger TM1 or TM2 transitions in the same manner as described in Section 15.8.2.1 and </span>
<span id="t9_536" class="t s3_536">Section 15.8.2.2. The trip point of the thermal sensor is not programmable by software since it is set during the </span>
<span id="ta_536" class="t s3_536">fabrication of the processor. </span>
<span id="tb_536" class="t s3_536">Each thermal sensor in a processor core may be triggered independently to engage thermal management features. </span>
<span id="tc_536" class="t s3_536">In Adaptive TM, both cores will transition to a lower frequency and/or lower voltage level if one sensor is triggered. </span>
<span id="td_536" class="t s3_536">Triggering of this sensor is visible to software via the thermal interrupt LVT entry in the local APIC of a given core. </span>
<span id="te_536" class="t s4_536">15.8.3 </span><span id="tf_536" class="t s4_536">Software Controlled Clock Modulation </span>
<span id="tg_536" class="t s3_536">Pentium 4, Intel Xeon and Pentium M processors also support software-controlled clock modulation. This provides </span>
<span id="th_536" class="t s3_536">a means for operating systems to implement a power management policy to reduce the power consumption of the </span>
<span id="ti_536" class="t s3_536">processor. Here, the stop-clock duty cycle is controlled by software through the IA32_CLOCK_MODULATION MSR </span>
<span id="tj_536" class="t s3_536">(see Figure 15-29). </span>
<span id="tk_536" class="t s3_536">The IA32_CLOCK_MODULATION MSR contains the following flag and field used to enable software-controlled clock </span>
<span id="tl_536" class="t s3_536">modulation and to select the clock modulation duty cycle: </span>
<span id="tm_536" class="t s5_536">• </span><span id="tn_536" class="t s6_536">On-Demand Clock Modulation Enable, bit 4 </span><span id="to_536" class="t s3_536">— Enables on-demand software controlled clock modulation </span>
<span id="tp_536" class="t s3_536">when set; disables software-controlled clock modulation when clear. </span>
<span id="tq_536" class="t s5_536">• </span><span id="tr_536" class="t s6_536">On-Demand Clock Modulation Duty Cycle, bits 1 through 3 </span><span id="ts_536" class="t s3_536">— Selects the on-demand clock modulation </span>
<span id="tt_536" class="t s3_536">duty cycle (see Table 15-11). This field is only active when the on-demand clock modulation enable flag is set. </span>
<span id="tu_536" class="t s3_536">Note that the on-demand clock modulation mechanism (like the thermal monitor) controls the processor’s stop- </span>
<span id="tv_536" class="t s3_536">clock circuitry internally to modulate the clock signal. The STPCLK# pin is not used in this mechanism. </span>
<span id="tw_536" class="t s7_536">Figure 15-29. </span><span id="tx_536" class="t s7_536">IA32_CLOCK_MODULATION MSR </span>
<span id="ty_536" class="t s7_536">Table 15-11. </span><span id="tz_536" class="t s7_536">On-Demand Clock Modulation Duty Cycle Field Encoding </span>
<span id="t10_536" class="t s8_536">Duty Cycle Field Encoding </span><span id="t11_536" class="t s8_536">Duty Cycle </span>
<span id="t12_536" class="t s9_536">000B </span><span id="t13_536" class="t s9_536">Reserved </span>
<span id="t14_536" class="t s9_536">001B </span><span id="t15_536" class="t s9_536">12.5% (Default) </span>
<span id="t16_536" class="t s9_536">010B </span><span id="t17_536" class="t s9_536">25.0% </span>
<span id="t18_536" class="t s9_536">011B </span><span id="t19_536" class="t s9_536">37.5% </span>
<span id="t1a_536" class="t s9_536">100B </span><span id="t1b_536" class="t s9_536">50.0% </span>
<span id="t1c_536" class="t s9_536">101B </span><span id="t1d_536" class="t s9_536">63.5% </span>
<span id="t1e_536" class="t s9_536">110B </span><span id="t1f_536" class="t s9_536">75% </span>
<span id="t1g_536" class="t s9_536">111B </span><span id="t1h_536" class="t s9_536">87.5% </span>
<span id="t1i_536" class="t sa_536">63 </span><span id="t1j_536" class="t sa_536">0 </span>
<span id="t1k_536" class="t sb_536">Reserved </span>
<span id="t1l_536" class="t sa_536">1 </span><span id="t1m_536" class="t sa_536">3 </span>
<span id="t1n_536" class="t v0_536 sb_536">On-Demand Clock Modulation Duty Cycle </span>
<span id="t1o_536" class="t v1_536 sb_536">On-Demand Clock Modulation Enable </span>
<span id="t1p_536" class="t sa_536">4 </span><span id="t1q_536" class="t sa_536">5 </span>
<span id="t1r_536" class="t sb_536">Reserved </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
