// Seed: 3165600312
module module_0 (
    output tri id_0,
    output supply0 id_1,
    input tri1 id_2
);
endmodule
module module_1 (
    input wor id_0,
    input uwire id_1,
    output supply0 id_2,
    output tri id_3,
    input tri0 id_4,
    output wor id_5,
    input wire id_6,
    output wire id_7,
    input tri id_8,
    input wire id_9,
    input tri id_10
);
  logic id_12;
  module_0 modCall_1 (
      id_5,
      id_3,
      id_8
  );
  logic id_13;
  ;
  logic id_14;
  ;
  logic [1 : 1] id_15;
endmodule
