

================================================================
== Vivado HLS Report for 'max_pool_2'
================================================================
* Date:           Mon Aug  5 19:56:30 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        cnn
* Solution:       mp_2_fp3
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|    15.286|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  805|  805|  805|  805|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                                 |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |            Loop Name            | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Filter_Loop_Row_Loop_Col_Loop  |  803|  803|         6|          2|          1|   400|    yes   |
        +---------------------------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      0|       0|    689|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      0|     132|    478|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    225|    -|
|Register         |        0|      -|     372|     32|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|     504|   1424|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |      2|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+----+-----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E| FF | LUT | URAM|
    +--------------------------+----------------------+---------+-------+----+-----+-----+
    |cnn_fcmp_32ns_32neOg_U21  |cnn_fcmp_32ns_32neOg  |        0|      0|  66|  239|    0|
    |cnn_fcmp_32ns_32neOg_U22  |cnn_fcmp_32ns_32neOg  |        0|      0|  66|  239|    0|
    +--------------------------+----------------------+---------+-------+----+-----+-----+
    |Total                     |                      |        0|      0| 132|  478|    0|
    +--------------------------+----------------------+---------+-------+----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |mul_ln29_1_fu_454_p2     |     *    |      0|  0|  13|           4|           4|
    |mul_ln29_fu_353_p2       |     *    |      0|  0|  13|           4|           4|
    |add_ln10_fu_233_p2       |     +    |      0|  0|  15|           9|           1|
    |add_ln13_fu_445_p2       |     +    |      0|  0|  15|           1|           6|
    |add_ln29_1_fu_399_p2     |     +    |      0|  0|  12|          12|          12|
    |add_ln29_2_fu_460_p2     |     +    |      0|  0|  15|           8|           8|
    |add_ln29_3_fu_473_p2     |     +    |      0|  0|  12|          12|          12|
    |add_ln29_4_fu_420_p2     |     +    |      0|  0|  15|           8|           8|
    |add_ln29_5_fu_434_p2     |     +    |      0|  0|  12|          12|          12|
    |add_ln29_6_fu_483_p2     |     +    |      0|  0|  15|           8|           8|
    |add_ln29_7_fu_496_p2     |     +    |      0|  0|  12|          12|          12|
    |add_ln29_fu_385_p2       |     +    |      0|  0|  15|           8|           8|
    |add_ln36_1_fu_589_p2     |     +    |      0|  0|  12|           6|           6|
    |add_ln36_2_fu_603_p2     |     +    |      0|  0|  14|          10|          10|
    |add_ln36_fu_529_p2       |     +    |      0|  0|  12|           6|           6|
    |c_fu_501_p2              |     +    |      0|  0|  12|           1|           3|
    |f_fu_239_p2              |     +    |      0|  0|  15|           1|           5|
    |r_fu_305_p2              |     +    |      0|  0|  12|           1|           3|
    |and_ln29_1_fu_683_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln29_2_fu_689_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln29_3_fu_772_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln29_4_fu_778_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln29_5_fu_862_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln29_6_fu_868_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln29_7_fu_299_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln29_fu_571_p2       |    and   |      0|  0|   2|           1|           1|
    |icmp_ln10_fu_227_p2      |   icmp   |      0|  0|  13|           9|           8|
    |icmp_ln13_fu_245_p2      |   icmp   |      0|  0|  11|           6|           5|
    |icmp_ln16_fu_293_p2      |   icmp   |      0|  0|   9|           3|           3|
    |icmp_ln29_10_fu_826_p2   |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln29_11_fu_832_p2   |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln29_12_fu_844_p2   |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln29_13_fu_850_p2   |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln29_1_fu_559_p2    |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln29_2_fu_647_p2    |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln29_3_fu_653_p2    |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln29_4_fu_665_p2    |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln29_5_fu_671_p2    |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln29_6_fu_736_p2    |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln29_7_fu_742_p2    |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln29_8_fu_754_p2    |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln29_9_fu_760_p2    |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln29_fu_553_p2      |   icmp   |      0|  0|  11|           8|           2|
    |or_ln13_fu_311_p2        |    or    |      0|  0|   2|           1|           1|
    |or_ln26_1_fu_359_p2      |    or    |      0|  0|   4|           4|           1|
    |or_ln26_fu_221_p2        |    or    |      0|  0|   4|           4|           1|
    |or_ln27_fu_410_p2        |    or    |      0|  0|   4|           4|           1|
    |or_ln29_1_fu_659_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln29_2_fu_677_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln29_3_fu_748_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln29_4_fu_766_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln29_5_fu_838_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln29_6_fu_856_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln29_fu_565_p2        |    or    |      0|  0|   2|           1|           1|
    |max_pool_out_d0          |  select  |      0|  0|  32|           1|          32|
    |select_ln13_1_fu_333_p3  |  select  |      0|  0|   3|           1|           3|
    |select_ln13_2_fu_341_p3  |  select  |      0|  0|   4|           1|           4|
    |select_ln13_3_fu_365_p3  |  select  |      0|  0|   4|           1|           4|
    |select_ln13_4_fu_506_p3  |  select  |      0|  0|   6|           1|           1|
    |select_ln13_fu_317_p3    |  select  |      0|  0|   3|           1|           1|
    |select_ln29_1_fu_695_p3  |  select  |      0|  0|  32|           1|          32|
    |select_ln29_2_fu_784_p3  |  select  |      0|  0|  32|           1|          32|
    |select_ln29_4_fu_251_p3  |  select  |      0|  0|   3|           1|           1|
    |select_ln29_5_fu_259_p3  |  select  |      0|  0|   5|           1|           5|
    |select_ln29_6_fu_271_p3  |  select  |      0|  0|   4|           1|           1|
    |select_ln29_7_fu_279_p3  |  select  |      0|  0|   4|           1|           1|
    |select_ln29_fu_577_p3    |  select  |      0|  0|  32|           1|          32|
    |ap_enable_pp0            |    xor   |      0|  0|   2|           1|           2|
    |xor_ln29_fu_287_p2       |    xor   |      0|  0|   2|           1|           2|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0| 689|         401|         337|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------+----+-----------+-----+-----------+
    |                    Name                   | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                  |  27|          5|    1|          5|
    |ap_enable_reg_pp0_iter2                    |   9|          2|    1|          2|
    |ap_phi_mux_c_0_phi_fu_188_p4               |   9|          2|    3|          6|
    |ap_phi_mux_f_0_phi_fu_155_p4               |   9|          2|    5|         10|
    |ap_phi_mux_indvar_flatten23_phi_fu_144_p4  |   9|          2|    9|         18|
    |ap_phi_mux_indvar_flatten_phi_fu_166_p4    |   9|          2|    6|         12|
    |ap_phi_mux_r_0_phi_fu_177_p4               |   9|          2|    3|          6|
    |c_0_reg_184                                |   9|          2|    3|          6|
    |conv_2_out_address0                        |  15|          3|   11|         33|
    |conv_2_out_address1                        |  15|          3|   11|         33|
    |f_0_reg_151                                |   9|          2|    5|         10|
    |grp_fu_195_p0                              |  15|          3|   32|         96|
    |grp_fu_195_p1                              |  15|          3|   32|         96|
    |grp_fu_201_p0                              |  15|          3|   32|         96|
    |grp_fu_201_p1                              |  15|          3|   32|         96|
    |indvar_flatten23_reg_140                   |   9|          2|    9|         18|
    |indvar_flatten_reg_162                     |   9|          2|    6|         12|
    |r_0_reg_173                                |   9|          2|    3|          6|
    |reg_206                                    |   9|          2|   32|         64|
    +-------------------------------------------+----+-----------+-----+-----------+
    |Total                                      | 225|         47|  236|        625|
    +-------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add_ln10_reg_890                  |   9|   0|    9|          0|
    |add_ln13_reg_950                  |   6|   0|    6|          0|
    |add_ln29_7_reg_960                |  12|   0|   12|          0|
    |add_ln36_2_reg_996                |  10|   0|   10|          0|
    |add_ln36_2_reg_996_pp0_iter2_reg  |  10|   0|   10|          0|
    |ap_CS_fsm                         |   4|   0|    4|          0|
    |ap_enable_reg_pp0_iter0           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |c_0_reg_184                       |   3|   0|    3|          0|
    |c_reg_972                         |   3|   0|    3|          0|
    |conv_2_out_load_1_reg_965         |  32|   0|   32|          0|
    |conv_2_out_load_2_reg_989         |  32|   0|   32|          0|
    |f_0_reg_151                       |   5|   0|    5|          0|
    |icmp_ln10_reg_886                 |   1|   0|    1|          0|
    |icmp_ln13_reg_895                 |   1|   0|    1|          0|
    |indvar_flatten23_reg_140          |   9|   0|    9|          0|
    |indvar_flatten_reg_162            |   6|   0|    6|          0|
    |r_0_reg_173                       |   3|   0|    3|          0|
    |reg_206                           |  32|   0|   32|          0|
    |select_ln13_1_reg_918             |   3|   0|    3|          0|
    |select_ln13_3_reg_925             |   3|   0|    4|          1|
    |select_ln13_4_reg_977             |   6|   0|    6|          0|
    |select_ln13_reg_912               |   3|   0|    3|          0|
    |select_ln29_1_reg_1006            |  32|   0|   32|          0|
    |select_ln29_2_reg_1013            |  32|   0|   32|          0|
    |select_ln29_5_reg_900             |   5|   0|    5|          0|
    |select_ln29_reg_982               |  32|   0|   32|          0|
    |zext_ln29_1_reg_906               |   5|   0|   12|          7|
    |zext_ln29_4_reg_930               |   3|   0|    8|          5|
    |zext_ln29_7_reg_940               |   3|   0|    8|          5|
    |icmp_ln10_reg_886                 |  64|  32|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 372|  32|  327|         18|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|ap_clk                 |  in |    1| ap_ctrl_hs |  max_pool_2  | return value |
|ap_rst                 |  in |    1| ap_ctrl_hs |  max_pool_2  | return value |
|ap_start               |  in |    1| ap_ctrl_hs |  max_pool_2  | return value |
|ap_done                | out |    1| ap_ctrl_hs |  max_pool_2  | return value |
|ap_idle                | out |    1| ap_ctrl_hs |  max_pool_2  | return value |
|ap_ready               | out |    1| ap_ctrl_hs |  max_pool_2  | return value |
|max_pool_out_address0  | out |    9|  ap_memory | max_pool_out |     array    |
|max_pool_out_ce0       | out |    1|  ap_memory | max_pool_out |     array    |
|max_pool_out_we0       | out |    1|  ap_memory | max_pool_out |     array    |
|max_pool_out_d0        | out |   32|  ap_memory | max_pool_out |     array    |
|conv_2_out_address0    | out |   11|  ap_memory |  conv_2_out  |     array    |
|conv_2_out_ce0         | out |    1|  ap_memory |  conv_2_out  |     array    |
|conv_2_out_q0          |  in |   32|  ap_memory |  conv_2_out  |     array    |
|conv_2_out_address1    | out |   11|  ap_memory |  conv_2_out  |     array    |
|conv_2_out_ce1         | out |    1|  ap_memory |  conv_2_out  |     array    |
|conv_2_out_q1          |  in |   32|  ap_memory |  conv_2_out  |     array    |
+-----------------------+-----+-----+------------+--------------+--------------+

