--------------------------------------------------------------------------------
Release 14.6 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 5
-n 3 -fastpaths -xml FRISoC_top.twx FRISoC_top.ncd -o FRISoC_top.twr
FRISoC_top.pcf -ucf uci.ucf

Design file:              FRISoC_top.ncd
Physical constraint file: FRISoC_top.pcf
Device,package,speed:     xc3s500e,fg320,-5 (PRODUCTION 1.27 2013-06-08)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk_i
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
kbdclk_i    |    0.046(R)|    1.085(R)|clk_i_BUFGP       |   0.000|
kbddata_i   |    0.141(R)|    1.008(R)|clk_i_BUFGP       |   0.000|
rst_i       |    5.239(R)|    0.447(R)|clk_i_BUFGP       |   0.000|
------------+------------+------------+------------------+--------+

Clock clk_i to Pad
----------------+------------+------------------+--------+
                | clk (edge) |                  | Clock  |
Destination     |   to PAD   |Internal Clock(s) | Phase  |
----------------+------------+------------------+--------+
anode_o<0>      |    7.028(R)|clk_i_BUFGP       |   0.000|
anode_o<1>      |    7.457(R)|clk_i_BUFGP       |   0.000|
anode_o<2>      |    7.887(R)|clk_i_BUFGP       |   0.000|
anode_o<3>      |    7.357(R)|clk_i_BUFGP       |   0.000|
cathode_o<0>    |    9.189(R)|clk_i_BUFGP       |   0.000|
cathode_o<1>    |    8.581(R)|clk_i_BUFGP       |   0.000|
cathode_o<2>    |    8.974(R)|clk_i_BUFGP       |   0.000|
cathode_o<3>    |    8.974(R)|clk_i_BUFGP       |   0.000|
cathode_o<4>    |    8.928(R)|clk_i_BUFGP       |   0.000|
cathode_o<5>    |    9.171(R)|clk_i_BUFGP       |   0.000|
cathode_o<6>    |    8.123(R)|clk_i_BUFGP       |   0.000|
color_blue_o<0> |   23.864(R)|clk_i_BUFGP       |   0.000|
color_blue_o<1> |   25.050(R)|clk_i_BUFGP       |   0.000|
color_green_o<0>|   23.129(R)|clk_i_BUFGP       |   0.000|
color_green_o<1>|   24.082(R)|clk_i_BUFGP       |   0.000|
color_green_o<2>|   23.623(R)|clk_i_BUFGP       |   0.000|
color_red_o<0>  |   23.730(R)|clk_i_BUFGP       |   0.000|
color_red_o<1>  |   23.799(R)|clk_i_BUFGP       |   0.000|
color_red_o<2>  |   23.378(R)|clk_i_BUFGP       |   0.000|
hsync_o         |   11.803(R)|clk_i_BUFGP       |   0.000|
kbd_data_o<0>   |    7.027(R)|clk_i_BUFGP       |   0.000|
kbd_data_o<1>   |    7.303(R)|clk_i_BUFGP       |   0.000|
kbd_data_o<2>   |    7.276(R)|clk_i_BUFGP       |   0.000|
kbd_data_o<3>   |    7.260(R)|clk_i_BUFGP       |   0.000|
kbd_data_o<4>   |    8.106(R)|clk_i_BUFGP       |   0.000|
kbd_data_o<5>   |    8.516(R)|clk_i_BUFGP       |   0.000|
kbd_data_o<6>   |    8.965(R)|clk_i_BUFGP       |   0.000|
kbd_data_o<7>   |    8.713(R)|clk_i_BUFGP       |   0.000|
led_o<0>        |    6.719(R)|clk_i_BUFGP       |   0.000|
led_o<1>        |    6.722(R)|clk_i_BUFGP       |   0.000|
led_o<2>        |    6.708(R)|clk_i_BUFGP       |   0.000|
led_o<3>        |    6.711(R)|clk_i_BUFGP       |   0.000|
led_o<4>        |    6.999(R)|clk_i_BUFGP       |   0.000|
led_o<5>        |    6.948(R)|clk_i_BUFGP       |   0.000|
led_o<6>        |    7.216(R)|clk_i_BUFGP       |   0.000|
led_o<7>        |    6.945(R)|clk_i_BUFGP       |   0.000|
vsync_o         |   12.179(R)|clk_i_BUFGP       |   0.000|
----------------+------------+------------------+--------+

Clock to Setup on destination clock clk_i
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_i          |   13.636|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Wed Feb 04 15:52:33 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 255 MB



