/*
 * To change this template, choose Tools | Templates
 * and open the template in the editor.
 */
package org.cellocad.BU.parseVerilog;

/**
 *
 * @author prashantvaidyanathan
 */
public enum VerilogKeywords {
        ALWAYS,
        AND,
        ASSIGN,
        AUTOMATIC,
        
        BEGIN,
        BUF,
        BUFIF0,
        BUFIF1,
        
        CASE,
        CASEX,
        CASEZ,
        CELL,
        CMOS,
        CONFIG,
        
        DEASSIGN,
        DEFAULT,
        DEFPARAM,
        DESIGN,
        DISABLE,
        
        EDGE,
        ELSE,
        END,
        ENDCASE,
        ENDCONFIG,
        ENDFUNCTION,
        ENDGENERATE,
        ENDMODULE,
        ENDPRIMITIVE,
        ENDSPECIFY,
        ENDTABLE,
        ENDTASK,
        EVENT,
        
        FOR,
        FORCE,
        FOREVER,
        FORK,
        FUNCTION,
        
        GENERATE,
        GENVAR,
        
        HIGHZ0,
        HIGHZ1,
        
        IF,
        IFNONE,
        INCDIR,
        INCLUDE,
        INITIAL,
        INOUT,
        INPUT,
        INSTANCE,
        INTEGER,
        
        JOIN,
        
        LARGE,
        LIBLIST,
        LIBRARY,
        LOCALPARAM,
        
        MACROMODULE,
        MEDIUM,
        MODULE,
        
        NAND,
        NEGEDGE,
        NMOS,
        NOR,
        NOSHOWCANCELLED,
        NOT,
        NOTIF0,
        NOTIF1,
        
        OR,
        OUTPUT,
        
        PARAMETER,
        PMOS,
        POSEDGE,
        PRIMITIVE,
        PULL0,
        PULL1,
        PULLDOWN,
        PULLUP,
        PULSESTYLE_ONEVENT,
        PULSESTYLE_ONDETECT,
        
        RCMOS,
        REAL,
        REALTIME,
        REG,
        RELEASE,
        REPEAT,
        RNMOS,
        RPMOS,
        RTRAN,
        RTRANIF0,
        RTRANIF1,
        
        SCALARED,
        SHOWCANCELLED,
        SIGNED,
        SMALL,
        SPECIFY,
        SPECPARAM,
        STRONG0,
        STRONG1,
        SUPPLY0,
        SUPPLY1,
        
        TABLE,
        TASK,
        TIME,
        TRAN,
        TRANIF0,
        TRANIF1,
        TRI,
        TRI0,
        TRI1,
        TRIAND,
        TRIOR,
        TRIREG,
        
        UNSIGNED,
        USE,
        UWIRE,
        
        VECTORED,
        
        WAIT,
        WAND,
        WEAK0,
        WEAK1,
        WHILE,
        WIRE,
        WOR,
        
        XNOR,
        XOR
}
