[2025-09-17 03:45:10] START suite=qualcomm_srv trace=srv275_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv275_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000002 cycles: 2497547 heartbeat IPC: 4.004 cumulative IPC: 4.004 (Simulation time: 00 hr 00 min 36 sec)
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 20000003 cycles: 4912028 heartbeat IPC: 4.142 cumulative IPC: 4.072 (Simulation time: 00 hr 01 min 12 sec)
Warmup finished CPU 0 instructions: 20000003 cycles: 4912028 cumulative IPC: 4.072 (Simulation time: 00 hr 01 min 12 sec)
Warmup complete CPU 0 instructions: 20000003 cycles: 4912028 cumulative IPC: 4.072 (Simulation time: 00 hr 01 min 12 sec)
Heartbeat CPU 0 instructions: 30000006 cycles: 11829333 heartbeat IPC: 1.446 cumulative IPC: 1.446 (Simulation time: 00 hr 02 min 11 sec)
Heartbeat CPU 0 instructions: 40000007 cycles: 18815028 heartbeat IPC: 1.431 cumulative IPC: 1.439 (Simulation time: 00 hr 03 min 12 sec)
Heartbeat CPU 0 instructions: 50000008 cycles: 25517845 heartbeat IPC: 1.492 cumulative IPC: 1.456 (Simulation time: 00 hr 04 min 11 sec)
Heartbeat CPU 0 instructions: 60000009 cycles: 32183454 heartbeat IPC: 1.5 cumulative IPC: 1.467 (Simulation time: 00 hr 05 min 11 sec)
Heartbeat CPU 0 instructions: 70000011 cycles: 39205275 heartbeat IPC: 1.424 cumulative IPC: 1.458 (Simulation time: 00 hr 06 min 09 sec)
Heartbeat CPU 0 instructions: 80000013 cycles: 46145159 heartbeat IPC: 1.441 cumulative IPC: 1.455 (Simulation time: 00 hr 07 min 09 sec)
Heartbeat CPU 0 instructions: 90000013 cycles: 52976607 heartbeat IPC: 1.464 cumulative IPC: 1.456 (Simulation time: 00 hr 08 min 10 sec)
Heartbeat CPU 0 instructions: 100000016 cycles: 59817516 heartbeat IPC: 1.462 cumulative IPC: 1.457 (Simulation time: 00 hr 09 min 10 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv275_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 110000018 cycles: 66595268 heartbeat IPC: 1.475 cumulative IPC: 1.459 (Simulation time: 00 hr 10 min 10 sec)
Simulation finished CPU 0 instructions: 100000004 cycles: 68583769 cumulative IPC: 1.458 (Simulation time: 00 hr 11 min 05 sec)
Simulation complete CPU 0 instructions: 100000004 cycles: 68583769 cumulative IPC: 1.458 (Simulation time: 00 hr 11 min 05 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv275_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.458 instructions: 100000004 cycles: 68583769
CPU 0 Branch Prediction Accuracy: 93.8% MPKI: 11.57 Average ROB Occupancy at Mispredict: 30.35
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00954
BRANCH_INDIRECT: 0.4248
BRANCH_CONDITIONAL: 10.91
BRANCH_DIRECT_CALL: 0.00478
BRANCH_INDIRECT_CALL: 0.2082
BRANCH_RETURN: 0.01401


====Backend Stall Breakdown====
ROB_STALL: 261197
LQ_STALL: 0
SQ_STALL: 8


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 454.56897
REPLAY_LOAD: 94.79661
NON_REPLAY_LOAD: 31.593027

== Total ==
ADDR_TRANS: 26365
REPLAY_LOAD: 5593
NON_REPLAY_LOAD: 229239

== Counts ==
ADDR_TRANS: 58
REPLAY_LOAD: 59
NON_REPLAY_LOAD: 7256

cpu0->cpu0_STLB TOTAL        ACCESS:    1748215 HIT:    1747416 MISS:        799 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    1748215 HIT:    1747416 MISS:        799 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 246.8 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    7940037 HIT:    7681172 MISS:     258865 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    7307518 HIT:    7081159 MISS:     226359 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     171267 HIT:     151932 MISS:      19335 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     460120 HIT:     447768 MISS:      12352 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       1132 HIT:        313 MISS:        819 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 31.74 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15678661 HIT:    7164242 MISS:    8514419 MSHR_MERGE:    2202251
cpu0->cpu0_L1I LOAD         ACCESS:   15678661 HIT:    7164242 MISS:    8514419 MSHR_MERGE:    2202251
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 11.88 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   27445528 HIT:   25677686 MISS:    1767842 MSHR_MERGE:     599951
cpu0->cpu0_L1D LOAD         ACCESS:   15061595 HIT:   13718864 MISS:    1342731 MSHR_MERGE:     347241
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   12382321 HIT:   11958356 MISS:     423965 MSHR_MERGE:     252696
cpu0->cpu0_L1D TRANSLATION  ACCESS:       1612 HIT:        466 MISS:       1146 MSHR_MERGE:         14
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 15.71 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   13044548 HIT:   11078517 MISS:    1966031 MSHR_MERGE:    1005895
cpu0->cpu0_ITLB LOAD         ACCESS:   13044548 HIT:   11078517 MISS:    1966031 MSHR_MERGE:    1005895
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.038 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   25858350 HIT:   24734322 MISS:    1124028 MSHR_MERGE:     335950
cpu0->cpu0_DTLB LOAD         ACCESS:   25858350 HIT:   24734322 MISS:    1124028 MSHR_MERGE:     335950
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 5.219 cycles
cpu0->LLC TOTAL        ACCESS:     320217 HIT:     309664 MISS:      10553 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     226359 HIT:     220338 MISS:       6021 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      19335 HIT:      15386 MISS:       3949 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:      73704 HIT:      73686 MISS:         18 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:        819 HIT:        254 MISS:        565 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 80.66 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:        959
  ROW_BUFFER_MISS:       9576
  AVG DBUS CONGESTED CYCLE: 5.04
Channel 0 WQ ROW_BUFFER_HIT:         86
  ROW_BUFFER_MISS:        828
  FULL:          0
Channel 0 REFRESHES ISSUED:       5715

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       597537       332078        34756          741
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            1          152           37          111
  STLB miss resolved @ L2C                0          119          106           35           43
  STLB miss resolved @ LLC                0           67           69           83           35
  STLB miss resolved @ MEM                0            0           26           88          420

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             155091        38952      1452981        28000          221
---------------------------------------------------------------
  STLB miss resolved @ L1D                0           19          184           35           16
  STLB miss resolved @ L2C                0          169          125           28            0
  STLB miss resolved @ LLC                0           67           68           18            5
  STLB miss resolved @ MEM                0            0           12           18           60
[2025-09-17 03:56:15] END   suite=qualcomm_srv trace=srv275_ap (rc=0)
