{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1604634573598 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1604634573608 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 05 21:49:33 2020 " "Processing started: Thu Nov 05 21:49:33 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1604634573608 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604634573608 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Protoboard -c Protoboard " "Command: quartus_map --read_settings_files=on --write_settings_files=off Protoboard -c Protoboard" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604634573608 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1604634574640 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1604634574640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "practica2/practica2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file practica2/practica2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Practica2-bdf_type " "Found design unit 1: Practica2-bdf_type" {  } { { "Practica2/Practica2.vhd" "" { Text "C:/Users/joceg/OneDrive - INSTITUTO TECNOLOGICO AUTONOMO DE MEXICO/Escuela/Tareas/Circuitos lógicos/Laboratorio/Protoboard/Practica2/Practica2.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604634588715 ""} { "Info" "ISGN_ENTITY_NAME" "1 Practica2 " "Found entity 1: Practica2" {  } { { "Practica2/Practica2.vhd" "" { Text "C:/Users/joceg/OneDrive - INSTITUTO TECNOLOGICO AUTONOMO DE MEXICO/Escuela/Tareas/Circuitos lógicos/Laboratorio/Protoboard/Practica2/Practica2.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604634588715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604634588715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "practica2/mux4a1/mux4a1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file practica2/mux4a1/mux4a1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux4a1-behavior " "Found design unit 1: mux4a1-behavior" {  } { { "Practica2/mux4a1/mux4a1.vhd" "" { Text "C:/Users/joceg/OneDrive - INSTITUTO TECNOLOGICO AUTONOMO DE MEXICO/Escuela/Tareas/Circuitos lógicos/Laboratorio/Protoboard/Practica2/mux4a1/mux4a1.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604634588727 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux4a1 " "Found entity 1: mux4a1" {  } { { "Practica2/mux4a1/mux4a1.vhd" "" { Text "C:/Users/joceg/OneDrive - INSTITUTO TECNOLOGICO AUTONOMO DE MEXICO/Escuela/Tareas/Circuitos lógicos/Laboratorio/Protoboard/Practica2/mux4a1/mux4a1.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604634588727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604634588727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "practica2/div_freq/div_freq.vhd 2 1 " "Found 2 design units, including 1 entities, in source file practica2/div_freq/div_freq.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 div_freq-Behavioral " "Found design unit 1: div_freq-Behavioral" {  } { { "Practica2/div_freq/div_freq.vhd" "" { Text "C:/Users/joceg/OneDrive - INSTITUTO TECNOLOGICO AUTONOMO DE MEXICO/Escuela/Tareas/Circuitos lógicos/Laboratorio/Protoboard/Practica2/div_freq/div_freq.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604634588740 ""} { "Info" "ISGN_ENTITY_NAME" "1 div_freq " "Found entity 1: div_freq" {  } { { "Practica2/div_freq/div_freq.vhd" "" { Text "C:/Users/joceg/OneDrive - INSTITUTO TECNOLOGICO AUTONOMO DE MEXICO/Escuela/Tareas/Circuitos lógicos/Laboratorio/Protoboard/Practica2/div_freq/div_freq.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604634588740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604634588740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "practica2/decobcda7/decobcda7.vhd 2 1 " "Found 2 design units, including 1 entities, in source file practica2/decobcda7/decobcda7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoBCDa7-behavior " "Found design unit 1: decoBCDa7-behavior" {  } { { "Practica2/decoBCDa7/decoBCDa7.vhd" "" { Text "C:/Users/joceg/OneDrive - INSTITUTO TECNOLOGICO AUTONOMO DE MEXICO/Escuela/Tareas/Circuitos lógicos/Laboratorio/Protoboard/Practica2/decoBCDa7/decoBCDa7.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604634588748 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoBCDa7 " "Found entity 1: decoBCDa7" {  } { { "Practica2/decoBCDa7/decoBCDa7.vhd" "" { Text "C:/Users/joceg/OneDrive - INSTITUTO TECNOLOGICO AUTONOMO DE MEXICO/Escuela/Tareas/Circuitos lógicos/Laboratorio/Protoboard/Practica2/decoBCDa7/decoBCDa7.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604634588748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604634588748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "practica2/deco2a4/deco2a4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file practica2/deco2a4/deco2a4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 deco2a4-behavior " "Found design unit 1: deco2a4-behavior" {  } { { "Practica2/deco2a4/deco2a4.vhd" "" { Text "C:/Users/joceg/OneDrive - INSTITUTO TECNOLOGICO AUTONOMO DE MEXICO/Escuela/Tareas/Circuitos lógicos/Laboratorio/Protoboard/Practica2/deco2a4/deco2a4.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604634588760 ""} { "Info" "ISGN_ENTITY_NAME" "1 deco2a4 " "Found entity 1: deco2a4" {  } { { "Practica2/deco2a4/deco2a4.vhd" "" { Text "C:/Users/joceg/OneDrive - INSTITUTO TECNOLOGICO AUTONOMO DE MEXICO/Escuela/Tareas/Circuitos lógicos/Laboratorio/Protoboard/Practica2/deco2a4/deco2a4.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604634588760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604634588760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "practica2/cont2/cont2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file practica2/cont2/cont2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cont2-Behavioral " "Found design unit 1: cont2-Behavioral" {  } { { "Practica2/cont2/cont2.vhd" "" { Text "C:/Users/joceg/OneDrive - INSTITUTO TECNOLOGICO AUTONOMO DE MEXICO/Escuela/Tareas/Circuitos lógicos/Laboratorio/Protoboard/Practica2/cont2/cont2.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604634588773 ""} { "Info" "ISGN_ENTITY_NAME" "1 cont2 " "Found entity 1: cont2" {  } { { "Practica2/cont2/cont2.vhd" "" { Text "C:/Users/joceg/OneDrive - INSTITUTO TECNOLOGICO AUTONOMO DE MEXICO/Escuela/Tareas/Circuitos lógicos/Laboratorio/Protoboard/Practica2/cont2/cont2.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604634588773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604634588773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inversor16todownto/inversor16todownto.vhd 2 1 " "Found 2 design units, including 1 entities, in source file inversor16todownto/inversor16todownto.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 inversor16todownto-behavior " "Found design unit 1: inversor16todownto-behavior" {  } { { "inversor16todownto/inversor16todownto.vhd" "" { Text "C:/Users/joceg/OneDrive - INSTITUTO TECNOLOGICO AUTONOMO DE MEXICO/Escuela/Tareas/Circuitos lógicos/Laboratorio/Protoboard/inversor16todownto/inversor16todownto.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604634588784 ""} { "Info" "ISGN_ENTITY_NAME" "1 inversor16todownto " "Found entity 1: inversor16todownto" {  } { { "inversor16todownto/inversor16todownto.vhd" "" { Text "C:/Users/joceg/OneDrive - INSTITUTO TECNOLOGICO AUTONOMO DE MEXICO/Escuela/Tareas/Circuitos lógicos/Laboratorio/Protoboard/inversor16todownto/inversor16todownto.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604634588784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604634588784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inversor4downtoto/inversor4downtoto.vhd 2 1 " "Found 2 design units, including 1 entities, in source file inversor4downtoto/inversor4downtoto.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 inversor4downtoto-behavior " "Found design unit 1: inversor4downtoto-behavior" {  } { { "inversor4downtoto/inversor4downtoto.vhd" "" { Text "C:/Users/joceg/OneDrive - INSTITUTO TECNOLOGICO AUTONOMO DE MEXICO/Escuela/Tareas/Circuitos lógicos/Laboratorio/Protoboard/inversor4downtoto/inversor4downtoto.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604634588797 ""} { "Info" "ISGN_ENTITY_NAME" "1 inversor4downtoto " "Found entity 1: inversor4downtoto" {  } { { "inversor4downtoto/inversor4downtoto.vhd" "" { Text "C:/Users/joceg/OneDrive - INSTITUTO TECNOLOGICO AUTONOMO DE MEXICO/Escuela/Tareas/Circuitos lógicos/Laboratorio/Protoboard/inversor4downtoto/inversor4downtoto.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604634588797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604634588797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "binarioabcd/binarioabcd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file binarioabcd/binarioabcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BinarioaBCD-behavior " "Found design unit 1: BinarioaBCD-behavior" {  } { { "BinarioaBCD/BinarioaBCD.vhd" "" { Text "C:/Users/joceg/OneDrive - INSTITUTO TECNOLOGICO AUTONOMO DE MEXICO/Escuela/Tareas/Circuitos lógicos/Laboratorio/Protoboard/BinarioaBCD/BinarioaBCD.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604634588811 ""} { "Info" "ISGN_ENTITY_NAME" "1 BinarioaBCD " "Found entity 1: BinarioaBCD" {  } { { "BinarioaBCD/BinarioaBCD.vhd" "" { Text "C:/Users/joceg/OneDrive - INSTITUTO TECNOLOGICO AUTONOMO DE MEXICO/Escuela/Tareas/Circuitos lógicos/Laboratorio/Protoboard/BinarioaBCD/BinarioaBCD.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604634588811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604634588811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "protoboard.bdf 1 1 " "Found 1 design units, including 1 entities, in source file protoboard.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Protoboard " "Found entity 1: Protoboard" {  } { { "Protoboard.bdf" "" { Schematic "C:/Users/joceg/OneDrive - INSTITUTO TECNOLOGICO AUTONOMO DE MEXICO/Escuela/Tareas/Circuitos lógicos/Laboratorio/Protoboard/Protoboard.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604634588818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604634588818 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Protoboard " "Elaborating entity \"Protoboard\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1604634588901 ""}
{ "Warning" "WGDFX_INCONSISTENT_DIMENSION" "G " "Found inconsistent dimensions for element \"G\"" {  } { { "Protoboard.bdf" "" { Schematic "C:/Users/joceg/OneDrive - INSTITUTO TECNOLOGICO AUTONOMO DE MEXICO/Escuela/Tareas/Circuitos lógicos/Laboratorio/Protoboard/Protoboard.bdf" { { 264 -56 112 280 "G\[0..15\]" "" } { 360 1504 1680 376 "G" "" } } } }  } 0 275085 "Found inconsistent dimensions for element \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604634588905 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "G " "Converted elements in bus name \"G\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "G\[0..15\] G0..15 " "Converted element name(s) from \"G\[0..15\]\" to \"G0..15\"" {  } { { "Protoboard.bdf" "" { Schematic "C:/Users/joceg/OneDrive - INSTITUTO TECNOLOGICO AUTONOMO DE MEXICO/Escuela/Tareas/Circuitos lógicos/Laboratorio/Protoboard/Protoboard.bdf" { { 264 -56 112 280 "G\[0..15\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1604634588905 ""}  } { { "Protoboard.bdf" "" { Schematic "C:/Users/joceg/OneDrive - INSTITUTO TECNOLOGICO AUTONOMO DE MEXICO/Escuela/Tareas/Circuitos lógicos/Laboratorio/Protoboard/Protoboard.bdf" { { 264 -56 112 280 "G\[0..15\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1604634588905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Practica2 Practica2:inst7 " "Elaborating entity \"Practica2\" for hierarchy \"Practica2:inst7\"" {  } { { "Protoboard.bdf" "inst7" { Schematic "C:/Users/joceg/OneDrive - INSTITUTO TECNOLOGICO AUTONOMO DE MEXICO/Escuela/Tareas/Circuitos lógicos/Laboratorio/Protoboard/Protoboard.bdf" { { 128 1120 1248 464 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604634588906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4a1 Practica2:inst7\|mux4a1:b2v_inst " "Elaborating entity \"mux4a1\" for hierarchy \"Practica2:inst7\|mux4a1:b2v_inst\"" {  } { { "Practica2/Practica2.vhd" "b2v_inst" { Text "C:/Users/joceg/OneDrive - INSTITUTO TECNOLOGICO AUTONOMO DE MEXICO/Escuela/Tareas/Circuitos lógicos/Laboratorio/Protoboard/Practica2/Practica2.vhd" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604634588911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoBCDa7 Practica2:inst7\|decoBCDa7:b2v_inst1 " "Elaborating entity \"decoBCDa7\" for hierarchy \"Practica2:inst7\|decoBCDa7:b2v_inst1\"" {  } { { "Practica2/Practica2.vhd" "b2v_inst1" { Text "C:/Users/joceg/OneDrive - INSTITUTO TECNOLOGICO AUTONOMO DE MEXICO/Escuela/Tareas/Circuitos lógicos/Laboratorio/Protoboard/Practica2/Practica2.vhd" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604634588912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cont2 Practica2:inst7\|cont2:b2v_inst2 " "Elaborating entity \"cont2\" for hierarchy \"Practica2:inst7\|cont2:b2v_inst2\"" {  } { { "Practica2/Practica2.vhd" "b2v_inst2" { Text "C:/Users/joceg/OneDrive - INSTITUTO TECNOLOGICO AUTONOMO DE MEXICO/Escuela/Tareas/Circuitos lógicos/Laboratorio/Protoboard/Practica2/Practica2.vhd" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604634588916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_freq Practica2:inst7\|div_freq:b2v_inst3 " "Elaborating entity \"div_freq\" for hierarchy \"Practica2:inst7\|div_freq:b2v_inst3\"" {  } { { "Practica2/Practica2.vhd" "b2v_inst3" { Text "C:/Users/joceg/OneDrive - INSTITUTO TECNOLOGICO AUTONOMO DE MEXICO/Escuela/Tareas/Circuitos lógicos/Laboratorio/Protoboard/Practica2/Practica2.vhd" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604634588920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "deco2a4 Practica2:inst7\|deco2a4:b2v_inst4 " "Elaborating entity \"deco2a4\" for hierarchy \"Practica2:inst7\|deco2a4:b2v_inst4\"" {  } { { "Practica2/Practica2.vhd" "b2v_inst4" { Text "C:/Users/joceg/OneDrive - INSTITUTO TECNOLOGICO AUTONOMO DE MEXICO/Escuela/Tareas/Circuitos lógicos/Laboratorio/Protoboard/Practica2/Practica2.vhd" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604634588930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inversor4downtoto inversor4downtoto:inst3 " "Elaborating entity \"inversor4downtoto\" for hierarchy \"inversor4downtoto:inst3\"" {  } { { "Protoboard.bdf" "inst3" { Schematic "C:/Users/joceg/OneDrive - INSTITUTO TECNOLOGICO AUTONOMO DE MEXICO/Escuela/Tareas/Circuitos lógicos/Laboratorio/Protoboard/Protoboard.bdf" { { 56 752 920 168 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604634588936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BinarioaBCD BinarioaBCD:inst2 " "Elaborating entity \"BinarioaBCD\" for hierarchy \"BinarioaBCD:inst2\"" {  } { { "Protoboard.bdf" "inst2" { Schematic "C:/Users/joceg/OneDrive - INSTITUTO TECNOLOGICO AUTONOMO DE MEXICO/Escuela/Tareas/Circuitos lógicos/Laboratorio/Protoboard/Protoboard.bdf" { { 208 400 608 352 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604634588941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inversor16todownto inversor16todownto:inst " "Elaborating entity \"inversor16todownto\" for hierarchy \"inversor16todownto:inst\"" {  } { { "Protoboard.bdf" "inst" { Schematic "C:/Users/joceg/OneDrive - INSTITUTO TECNOLOGICO AUTONOMO DE MEXICO/Escuela/Tareas/Circuitos lógicos/Laboratorio/Protoboard/Protoboard.bdf" { { 240 144 336 320 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604634588945 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1604634589839 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1604634590525 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604634590525 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "167 " "Implemented 167 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "17 " "Implemented 17 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1604634590596 ""} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Implemented 11 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1604634590596 ""} { "Info" "ICUT_CUT_TM_LCELLS" "139 " "Implemented 139 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1604634590596 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1604634590596 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4791 " "Peak virtual memory: 4791 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1604634590615 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 05 21:49:50 2020 " "Processing ended: Thu Nov 05 21:49:50 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1604634590615 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1604634590615 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:36 " "Total CPU time (on all processors): 00:00:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1604634590615 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1604634590615 ""}
