
---------- Begin Simulation Statistics ----------
final_tick                               114231479000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 319440                       # Simulator instruction rate (inst/s)
host_mem_usage                                 696256                       # Number of bytes of host memory used
host_op_rate                                   349569                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   313.05                       # Real time elapsed on the host
host_tick_rate                              364900698                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     109431937                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.114231                       # Number of seconds simulated
sim_ticks                                114231479000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             87.597131                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 8748096                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              9986738                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                348                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            155024                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          16528198                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             300026                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          540254                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           240228                       # Number of indirect misses.
system.cpu.branchPred.lookups                20635560                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 1050633                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1210                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     109431937                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.142315                       # CPI: cycles per instruction
system.cpu.discardedOps                        732321                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           49964315                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          17199306                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         10036362                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         3563013                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.875415                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        114231479                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                72955303     66.67%     66.67% # Class of committed instruction
system.cpu.op_class_0::IntMult                 568365      0.52%     67.19% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                 241252      0.22%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                 154720      0.14%     67.55% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                 120626      0.11%     67.66% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     67.66% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                 44544      0.04%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc           166465      0.15%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::MemRead               20646465     18.87%     86.72% # Class of committed instruction
system.cpu.op_class_0::MemWrite              14534197     13.28%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                109431937                       # Class of committed instruction
system.cpu.tickCycles                       110668466                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    86                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        37767                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         84346                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           18                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            4                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        48308                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         2894                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        99098                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           2898                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 114231479000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               7767                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        37367                       # Transaction distribution
system.membus.trans_dist::CleanEvict              400                       # Transaction distribution
system.membus.trans_dist::ReadExReq             38812                       # Transaction distribution
system.membus.trans_dist::ReadExResp            38812                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          7767                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       130925                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 130925                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      5372544                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 5372544                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             46579                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   46579    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               46579                       # Request fanout histogram
system.membus.respLayer1.occupancy          251590750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.2                       # Layer utilization (%)
system.membus.reqLayer0.occupancy           233814000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.2                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 114231479000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             11982                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        83967                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          758                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            4015                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            38812                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           38812                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1200                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        10782                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         3158                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       146734                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                149892                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       125312                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      6156416                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                6281728                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           40436                       # Total snoops (count)
system.tol2bus.snoopTraffic                   2391488                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            91230                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.032051                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.176385                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  88310     96.80%     96.80% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   2916      3.20%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      4      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              91230                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          193814000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         148786995                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           3600999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 114231479000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                  679                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                 3530                       # number of demand (read+write) hits
system.l2.demand_hits::total                     4209                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 679                       # number of overall hits
system.l2.overall_hits::.cpu.data                3530                       # number of overall hits
system.l2.overall_hits::total                    4209                       # number of overall hits
system.l2.demand_misses::.cpu.inst                521                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              46064                       # number of demand (read+write) misses
system.l2.demand_misses::total                  46585                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               521                       # number of overall misses
system.l2.overall_misses::.cpu.data             46064                       # number of overall misses
system.l2.overall_misses::total                 46585                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     50946000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   5059033000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       5109979000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     50946000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   5059033000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      5109979000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             1200                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            49594                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                50794                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            1200                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           49594                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               50794                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.434167                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.928822                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.917136                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.434167                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.928822                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.917136                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 97785.028791                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 109826.176624                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 109691.510143                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 97785.028791                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 109826.176624                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 109691.510143                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               37367                       # number of writebacks
system.l2.writebacks::total                     37367                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   6                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  6                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           520                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         46059                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             46579                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          520                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        46059                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            46579                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     40466000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   4137445000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   4177911000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     40466000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   4137445000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   4177911000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.433333                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.928721                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.917018                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.433333                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.928721                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.917018                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 77819.230769                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 89829.240756                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 89695.163056                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 77819.230769                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 89829.240756                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 89695.163056                       # average overall mshr miss latency
system.l2.replacements                          40436                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        46600                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            46600                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        46600                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        46600                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          755                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              755                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          755                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          755                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          229                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           229                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_misses::.cpu.data           38812                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               38812                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   4240459000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    4240459000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         38812                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             38812                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 109256.389776                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 109256.389776                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        38812                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          38812                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   3464219000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   3464219000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 89256.389776                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 89256.389776                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            679                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                679                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          521                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              521                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     50946000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     50946000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         1200                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1200                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.434167                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.434167                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 97785.028791                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 97785.028791                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          520                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          520                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     40466000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     40466000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.433333                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.433333                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 77819.230769                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 77819.230769                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data          3530                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              3530                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         7252                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            7252                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    818574000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    818574000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        10782                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         10782                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.672602                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.672602                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 112875.620518                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 112875.620518                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data         7247                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         7247                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    673226000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    673226000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.672139                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.672139                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 92897.198841                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 92897.198841                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 114231479000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  7977.600226                       # Cycle average of tags in use
system.l2.tags.total_refs                       98845                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     48628                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.032677                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     87000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     227.612830                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        20.820127                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      7729.167268                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.027785                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.002542                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.943502                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.973828                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           18                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          240                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2599                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         5332                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    246788                       # Number of tag accesses
system.l2.tags.data_accesses                   246788                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 114231479000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          33280                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        2947776                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            2981056                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        33280                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         33280                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2391488                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2391488                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             520                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           46059                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               46579                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        37367                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              37367                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            291338                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          25805286                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              26096624                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       291338                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           291338                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       20935455                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             20935455                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       20935455                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           291338                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         25805286                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             47032079                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     37367.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       520.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     46045.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001582624500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2093                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2093                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              159208                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              35287                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       46579                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      37367                       # Number of write requests accepted
system.mem_ctrls.readBursts                     46579                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    37367                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     14                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              2881                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              2755                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              2732                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              3077                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              3268                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              2850                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              2870                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              2888                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              2885                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              2906                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             2892                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             2933                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             2928                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             2875                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             2946                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             2879                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              2276                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              2211                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              2201                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              2336                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              2511                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              2338                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              2355                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              2348                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              2341                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              2337                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             2343                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             2360                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2362                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             2332                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2355                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             2331                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.06                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.08                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    910698500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  232825000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              1783792250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     19557.58                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                38307.58                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    19054                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   27572                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 40.92                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                73.79                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 46579                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                37367                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   44641                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1918                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1826                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1832                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2088                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2094                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2101                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   2107                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2113                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2120                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2118                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2109                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2113                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2104                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2117                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2125                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2104                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2095                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2093                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2093                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        37275                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    144.053655                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   104.748357                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   170.435713                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        20754     55.68%     55.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        11816     31.70%     87.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         2241      6.01%     93.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          716      1.92%     95.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          326      0.87%     96.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          275      0.74%     96.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          294      0.79%     97.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          391      1.05%     98.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          462      1.24%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        37275                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2093                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      22.240803                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     19.154415                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     91.140450                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          2090     99.86%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            2      0.10%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4351            1      0.05%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2093                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2093                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.838987                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.822213                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.756975                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              262     12.52%     12.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                6      0.29%     12.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1635     78.12%     90.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              187      8.93%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                3      0.14%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2093                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                2980160                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     896                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 2389568                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 2981056                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2391488                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        26.09                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        20.92                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     26.10                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     20.94                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.37                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.20                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.16                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  114230414000                       # Total gap between requests
system.mem_ctrls.avgGap                    1360760.66                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        33280                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      2946880                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      2389568                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 291338.257119125628                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 25797442.402019500732                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 20918647.127032294869                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          520                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        46059                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        37367                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     13779500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   1770012750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 2632176095000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     26499.04                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     38429.25                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  70441193.97                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    55.55                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            132789720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             70579410                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           165962160                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           97932420                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     9016768800.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      26716984140                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      21366375360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        57567392010                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        503.953836                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  55281917250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   3814200000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  55135361750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            133360920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             70879215                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           166511940                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           96966720                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     9016768800.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      26745967500                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      21341968320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        57572423415                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        503.997881                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  55220909250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   3814200000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  55196369750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    114231479000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 114231479000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     28669471                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         28669471                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     28669471                       # number of overall hits
system.cpu.icache.overall_hits::total        28669471                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1200                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1200                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1200                       # number of overall misses
system.cpu.icache.overall_misses::total          1200                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     71222000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     71222000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     71222000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     71222000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     28670671                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     28670671                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     28670671                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     28670671                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000042                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000042                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000042                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000042                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 59351.666667                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 59351.666667                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 59351.666667                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 59351.666667                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          758                       # number of writebacks
system.cpu.icache.writebacks::total               758                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst         1200                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1200                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1200                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1200                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     68822000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     68822000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     68822000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     68822000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000042                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000042                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000042                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000042                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 57351.666667                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 57351.666667                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 57351.666667                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 57351.666667                       # average overall mshr miss latency
system.cpu.icache.replacements                    758                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     28669471                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        28669471                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1200                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1200                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     71222000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     71222000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     28670671                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     28670671                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000042                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000042                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 59351.666667                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 59351.666667                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1200                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1200                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     68822000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     68822000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000042                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000042                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 57351.666667                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 57351.666667                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 114231479000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           441.589263                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            28670671                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1200                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          23892.225833                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   441.589263                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.431240                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.431240                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          442                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          437                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.431641                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          28671871                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         28671871                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 114231479000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 114231479000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 114231479000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     35670358                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         35670358                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     35673694                       # number of overall hits
system.cpu.dcache.overall_hits::total        35673694                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        67054                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          67054                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        67079                       # number of overall misses
system.cpu.dcache.overall_misses::total         67079                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6683144000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6683144000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6683144000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6683144000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     35737412                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     35737412                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     35740773                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     35740773                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.001876                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.001876                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.001877                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.001877                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 99668.088406                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 99668.088406                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 99630.942620                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 99630.942620                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        46600                       # number of writebacks
system.cpu.dcache.writebacks::total             46600                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        17480                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        17480                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        17480                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        17480                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        49574                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        49574                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        49594                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        49594                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   5279404000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   5279404000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   5281969000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   5281969000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001387                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001387                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001388                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001388                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 106495.420987                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 106495.420987                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 106504.194056                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 106504.194056                       # average overall mshr miss latency
system.cpu.dcache.replacements                  47546                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     21470940                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        21470940                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        11721                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         11721                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1004558000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1004558000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     21482661                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     21482661                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000546                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000546                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 85705.827148                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 85705.827148                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          959                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          959                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        10762                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        10762                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    922509000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    922509000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000501                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000501                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 85719.104256                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 85719.104256                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     14199418                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       14199418                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        55333                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        55333                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   5678586000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   5678586000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     14254751                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     14254751                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.003882                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.003882                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 102625.666420                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 102625.666420                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        16521                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        16521                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        38812                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        38812                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   4356895000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   4356895000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002723                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002723                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 112256.389776                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 112256.389776                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         3336                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          3336                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           25                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           25                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         3361                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         3361                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.007438                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.007438                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           20                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           20                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      2565000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      2565000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.005951                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.005951                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data       128250                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total       128250                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        89082                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        89082                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        89082                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        89082                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data        89082                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        89082                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        89082                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        89082                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 114231479000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          2035.924375                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            35901452                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             49594                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            723.907166                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            240000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  2035.924375                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.994104                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.994104                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         2048                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           17                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          243                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3         1588                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          197                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         143725342                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        143725342                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 114231479000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 114231479000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
