// =============================================================================
// ttl_74x48 - BCD to 7-segment decoder, internal pull-ups, active-high outputs
//
// Same decode and blanking priority as 74x47, but the segment outputs are
// active HIGH (for common-cathode displays). Real chip has internal pull-up
// resistors on the outputs.
// =============================================================================

module ttl_74x48 (
    input  logic [3:0] bcd,
    input  logic       lt_n,
    input  logic       bi_n,
    input  logic       rbi_n,
    output logic [6:0] seg,
    output logic       rbo_n
);

    logic [6:0] seg_ah;
    logic       blank;
    logic       lamp_test;

    always_comb begin
        case (bcd)
            4'h0: seg_ah = 7'b1111110;
            4'h1: seg_ah = 7'b0110000;
            4'h2: seg_ah = 7'b1101101;
            4'h3: seg_ah = 7'b1111001;
            4'h4: seg_ah = 7'b0110011;
            4'h5: seg_ah = 7'b1011011;
            4'h6: seg_ah = 7'b0011111;
            4'h7: seg_ah = 7'b1110000;
            4'h8: seg_ah = 7'b1111111;
            4'h9: seg_ah = 7'b1110011;
            4'hA: seg_ah = 7'b0001101;
            4'hB: seg_ah = 7'b0011001;
            4'hC: seg_ah = 7'b0100011;
            4'hD: seg_ah = 7'b1001011;
            4'hE: seg_ah = 7'b0001111;
            4'hF: seg_ah = 7'b0000000;
            default: seg_ah = 7'b0000000;
        endcase

        lamp_test = (bi_n == 1'b1) && (lt_n == 1'b0);
        blank     = (bi_n == 1'b0) ||
                    ((bi_n == 1'b1) && (lt_n == 1'b1) && (rbi_n == 1'b0) && (bcd == 4'h0));

        if (lamp_test) begin
            seg   = 7'b1111111;
            rbo_n = 1'b1;
        end else if (blank) begin
            seg   = 7'b0000000;
            rbo_n = 1'b0;
        end else begin
            seg   = seg_ah;
            rbo_n = 1'b1;
        end
    end

endmodule
