Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Tue Nov 18 19:45:25 2025
| Host         : DESKTOP-73FLU5D running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file tragaperrasASMBasys3_timing_summary_routed.rpt -pb tragaperrasASMBasys3_timing_summary_routed.pb -rpx tragaperrasASMBasys3_timing_summary_routed.rpx -warn_on_violation
| Design       : tragaperrasASMBasys3
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    8           
TIMING-18  Warning           Missing input or output delay  30          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (28)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (24)
5. checking no_input_delay (3)
6. checking no_output_delay (27)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (28)
-------------------------
 There are 8 register/latch pins with no clock driven by root clock pin: tragaperrasASM_i/divisor_i/cuenta_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: tragaperrasASM_i/divisor_i/cuenta_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: tragaperrasASM_i/divisor_i/cuenta_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: tragaperrasASM_i/divisor_i/cuenta_reg[3]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (24)
-------------------------------------------------
 There are 24 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (27)
--------------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.158        0.000                      0                  337        0.185        0.000                      0                  337        4.500        0.000                       0                   200  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.158        0.000                      0                  337        0.185        0.000                      0                  337        4.500        0.000                       0                   200  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.158ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.185ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.158ns  (required time - arrival time)
  Source:                 tragaperrasASM_i/divisor_i/cuenta_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tragaperrasASM_i/divisor_i/cuenta_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.891ns  (logic 2.311ns (47.247%)  route 2.580ns (52.753%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         1.620     5.141    tragaperrasASM_i/divisor_i/CLK
    SLICE_X64Y23         FDCE                                         r  tragaperrasASM_i/divisor_i/cuenta_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDCE (Prop_fdce_C_Q)         0.518     5.659 f  tragaperrasASM_i/divisor_i/cuenta_reg[22]/Q
                         net (fo=2, routed)           0.856     6.516    tragaperrasASM_i/divisor_i/cuenta_reg[22]
    SLICE_X65Y23         LUT6 (Prop_lut6_I3_O)        0.124     6.640 f  tragaperrasASM_i/divisor_i/FSM_onehot_estado_actual[2]_i_5/O
                         net (fo=1, routed)           0.941     7.581    tragaperrasASM_i/divisor_i/FSM_onehot_estado_actual[2]_i_5_n_0
    SLICE_X65Y20         LUT6 (Prop_lut6_I0_O)        0.124     7.705 f  tragaperrasASM_i/divisor_i/FSM_onehot_estado_actual[2]_i_3/O
                         net (fo=35, routed)          0.782     8.488    tragaperrasASM_i/divisor_i/cuenta_medio_segundo
    SLICE_X64Y18         LUT2 (Prop_lut2_I1_O)        0.124     8.612 r  tragaperrasASM_i/divisor_i/cuenta[0]_i_6/O
                         net (fo=1, routed)           0.000     8.612    tragaperrasASM_i/divisor_i/cuenta[0]_i_6_n_0
    SLICE_X64Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.125 r  tragaperrasASM_i/divisor_i/cuenta_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.125    tragaperrasASM_i/divisor_i/cuenta_reg[0]_i_1_n_0
    SLICE_X64Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.242 r  tragaperrasASM_i/divisor_i/cuenta_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.242    tragaperrasASM_i/divisor_i/cuenta_reg[4]_i_1_n_0
    SLICE_X64Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.359 r  tragaperrasASM_i/divisor_i/cuenta_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.359    tragaperrasASM_i/divisor_i/cuenta_reg[8]_i_1_n_0
    SLICE_X64Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.476 r  tragaperrasASM_i/divisor_i/cuenta_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.476    tragaperrasASM_i/divisor_i/cuenta_reg[12]_i_1_n_0
    SLICE_X64Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.593 r  tragaperrasASM_i/divisor_i/cuenta_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.593    tragaperrasASM_i/divisor_i/cuenta_reg[16]_i_1_n_0
    SLICE_X64Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.710 r  tragaperrasASM_i/divisor_i/cuenta_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.710    tragaperrasASM_i/divisor_i/cuenta_reg[20]_i_1_n_0
    SLICE_X64Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.033 r  tragaperrasASM_i/divisor_i/cuenta_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.033    tragaperrasASM_i/divisor_i/cuenta_reg[24]_i_1_n_6
    SLICE_X64Y24         FDCE                                         r  tragaperrasASM_i/divisor_i/cuenta_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         1.502    14.843    tragaperrasASM_i/divisor_i/CLK
    SLICE_X64Y24         FDCE                                         r  tragaperrasASM_i/divisor_i/cuenta_reg[25]/C
                         clock pessimism              0.274    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X64Y24         FDCE (Setup_fdce_C_D)        0.109    15.191    tragaperrasASM_i/divisor_i/cuenta_reg[25]
  -------------------------------------------------------------------
                         required time                         15.191    
                         arrival time                         -10.033    
  -------------------------------------------------------------------
                         slack                                  5.158    

Slack (MET) :             5.262ns  (required time - arrival time)
  Source:                 tragaperrasASM_i/divisor_i/cuenta_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tragaperrasASM_i/divisor_i/cuenta_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.787ns  (logic 2.207ns (46.101%)  route 2.580ns (53.899%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         1.620     5.141    tragaperrasASM_i/divisor_i/CLK
    SLICE_X64Y23         FDCE                                         r  tragaperrasASM_i/divisor_i/cuenta_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDCE (Prop_fdce_C_Q)         0.518     5.659 f  tragaperrasASM_i/divisor_i/cuenta_reg[22]/Q
                         net (fo=2, routed)           0.856     6.516    tragaperrasASM_i/divisor_i/cuenta_reg[22]
    SLICE_X65Y23         LUT6 (Prop_lut6_I3_O)        0.124     6.640 f  tragaperrasASM_i/divisor_i/FSM_onehot_estado_actual[2]_i_5/O
                         net (fo=1, routed)           0.941     7.581    tragaperrasASM_i/divisor_i/FSM_onehot_estado_actual[2]_i_5_n_0
    SLICE_X65Y20         LUT6 (Prop_lut6_I0_O)        0.124     7.705 f  tragaperrasASM_i/divisor_i/FSM_onehot_estado_actual[2]_i_3/O
                         net (fo=35, routed)          0.782     8.488    tragaperrasASM_i/divisor_i/cuenta_medio_segundo
    SLICE_X64Y18         LUT2 (Prop_lut2_I1_O)        0.124     8.612 r  tragaperrasASM_i/divisor_i/cuenta[0]_i_6/O
                         net (fo=1, routed)           0.000     8.612    tragaperrasASM_i/divisor_i/cuenta[0]_i_6_n_0
    SLICE_X64Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.125 r  tragaperrasASM_i/divisor_i/cuenta_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.125    tragaperrasASM_i/divisor_i/cuenta_reg[0]_i_1_n_0
    SLICE_X64Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.242 r  tragaperrasASM_i/divisor_i/cuenta_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.242    tragaperrasASM_i/divisor_i/cuenta_reg[4]_i_1_n_0
    SLICE_X64Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.359 r  tragaperrasASM_i/divisor_i/cuenta_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.359    tragaperrasASM_i/divisor_i/cuenta_reg[8]_i_1_n_0
    SLICE_X64Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.476 r  tragaperrasASM_i/divisor_i/cuenta_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.476    tragaperrasASM_i/divisor_i/cuenta_reg[12]_i_1_n_0
    SLICE_X64Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.593 r  tragaperrasASM_i/divisor_i/cuenta_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.593    tragaperrasASM_i/divisor_i/cuenta_reg[16]_i_1_n_0
    SLICE_X64Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.710 r  tragaperrasASM_i/divisor_i/cuenta_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.710    tragaperrasASM_i/divisor_i/cuenta_reg[20]_i_1_n_0
    SLICE_X64Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.929 r  tragaperrasASM_i/divisor_i/cuenta_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.929    tragaperrasASM_i/divisor_i/cuenta_reg[24]_i_1_n_7
    SLICE_X64Y24         FDCE                                         r  tragaperrasASM_i/divisor_i/cuenta_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         1.502    14.843    tragaperrasASM_i/divisor_i/CLK
    SLICE_X64Y24         FDCE                                         r  tragaperrasASM_i/divisor_i/cuenta_reg[24]/C
                         clock pessimism              0.274    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X64Y24         FDCE (Setup_fdce_C_D)        0.109    15.191    tragaperrasASM_i/divisor_i/cuenta_reg[24]
  -------------------------------------------------------------------
                         required time                         15.191    
                         arrival time                          -9.929    
  -------------------------------------------------------------------
                         slack                                  5.262    

Slack (MET) :             5.299ns  (required time - arrival time)
  Source:                 tragaperrasASM_i/divisor_i/cuenta_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tragaperrasASM_i/divisor_i/cuenta_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.774ns  (logic 2.194ns (45.954%)  route 2.580ns (54.046%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         1.620     5.141    tragaperrasASM_i/divisor_i/CLK
    SLICE_X64Y23         FDCE                                         r  tragaperrasASM_i/divisor_i/cuenta_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDCE (Prop_fdce_C_Q)         0.518     5.659 f  tragaperrasASM_i/divisor_i/cuenta_reg[22]/Q
                         net (fo=2, routed)           0.856     6.516    tragaperrasASM_i/divisor_i/cuenta_reg[22]
    SLICE_X65Y23         LUT6 (Prop_lut6_I3_O)        0.124     6.640 f  tragaperrasASM_i/divisor_i/FSM_onehot_estado_actual[2]_i_5/O
                         net (fo=1, routed)           0.941     7.581    tragaperrasASM_i/divisor_i/FSM_onehot_estado_actual[2]_i_5_n_0
    SLICE_X65Y20         LUT6 (Prop_lut6_I0_O)        0.124     7.705 f  tragaperrasASM_i/divisor_i/FSM_onehot_estado_actual[2]_i_3/O
                         net (fo=35, routed)          0.782     8.488    tragaperrasASM_i/divisor_i/cuenta_medio_segundo
    SLICE_X64Y18         LUT2 (Prop_lut2_I1_O)        0.124     8.612 r  tragaperrasASM_i/divisor_i/cuenta[0]_i_6/O
                         net (fo=1, routed)           0.000     8.612    tragaperrasASM_i/divisor_i/cuenta[0]_i_6_n_0
    SLICE_X64Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.125 r  tragaperrasASM_i/divisor_i/cuenta_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.125    tragaperrasASM_i/divisor_i/cuenta_reg[0]_i_1_n_0
    SLICE_X64Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.242 r  tragaperrasASM_i/divisor_i/cuenta_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.242    tragaperrasASM_i/divisor_i/cuenta_reg[4]_i_1_n_0
    SLICE_X64Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.359 r  tragaperrasASM_i/divisor_i/cuenta_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.359    tragaperrasASM_i/divisor_i/cuenta_reg[8]_i_1_n_0
    SLICE_X64Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.476 r  tragaperrasASM_i/divisor_i/cuenta_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.476    tragaperrasASM_i/divisor_i/cuenta_reg[12]_i_1_n_0
    SLICE_X64Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.593 r  tragaperrasASM_i/divisor_i/cuenta_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.593    tragaperrasASM_i/divisor_i/cuenta_reg[16]_i_1_n_0
    SLICE_X64Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.916 r  tragaperrasASM_i/divisor_i/cuenta_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.916    tragaperrasASM_i/divisor_i/cuenta_reg[20]_i_1_n_6
    SLICE_X64Y23         FDCE                                         r  tragaperrasASM_i/divisor_i/cuenta_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         1.504    14.845    tragaperrasASM_i/divisor_i/CLK
    SLICE_X64Y23         FDCE                                         r  tragaperrasASM_i/divisor_i/cuenta_reg[21]/C
                         clock pessimism              0.296    15.141    
                         clock uncertainty           -0.035    15.106    
    SLICE_X64Y23         FDCE (Setup_fdce_C_D)        0.109    15.215    tragaperrasASM_i/divisor_i/cuenta_reg[21]
  -------------------------------------------------------------------
                         required time                         15.215    
                         arrival time                          -9.916    
  -------------------------------------------------------------------
                         slack                                  5.299    

Slack (MET) :             5.307ns  (required time - arrival time)
  Source:                 tragaperrasASM_i/divisor_i/cuenta_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tragaperrasASM_i/divisor_i/cuenta_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.766ns  (logic 2.186ns (45.863%)  route 2.580ns (54.137%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         1.620     5.141    tragaperrasASM_i/divisor_i/CLK
    SLICE_X64Y23         FDCE                                         r  tragaperrasASM_i/divisor_i/cuenta_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDCE (Prop_fdce_C_Q)         0.518     5.659 f  tragaperrasASM_i/divisor_i/cuenta_reg[22]/Q
                         net (fo=2, routed)           0.856     6.516    tragaperrasASM_i/divisor_i/cuenta_reg[22]
    SLICE_X65Y23         LUT6 (Prop_lut6_I3_O)        0.124     6.640 f  tragaperrasASM_i/divisor_i/FSM_onehot_estado_actual[2]_i_5/O
                         net (fo=1, routed)           0.941     7.581    tragaperrasASM_i/divisor_i/FSM_onehot_estado_actual[2]_i_5_n_0
    SLICE_X65Y20         LUT6 (Prop_lut6_I0_O)        0.124     7.705 f  tragaperrasASM_i/divisor_i/FSM_onehot_estado_actual[2]_i_3/O
                         net (fo=35, routed)          0.782     8.488    tragaperrasASM_i/divisor_i/cuenta_medio_segundo
    SLICE_X64Y18         LUT2 (Prop_lut2_I1_O)        0.124     8.612 r  tragaperrasASM_i/divisor_i/cuenta[0]_i_6/O
                         net (fo=1, routed)           0.000     8.612    tragaperrasASM_i/divisor_i/cuenta[0]_i_6_n_0
    SLICE_X64Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.125 r  tragaperrasASM_i/divisor_i/cuenta_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.125    tragaperrasASM_i/divisor_i/cuenta_reg[0]_i_1_n_0
    SLICE_X64Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.242 r  tragaperrasASM_i/divisor_i/cuenta_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.242    tragaperrasASM_i/divisor_i/cuenta_reg[4]_i_1_n_0
    SLICE_X64Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.359 r  tragaperrasASM_i/divisor_i/cuenta_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.359    tragaperrasASM_i/divisor_i/cuenta_reg[8]_i_1_n_0
    SLICE_X64Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.476 r  tragaperrasASM_i/divisor_i/cuenta_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.476    tragaperrasASM_i/divisor_i/cuenta_reg[12]_i_1_n_0
    SLICE_X64Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.593 r  tragaperrasASM_i/divisor_i/cuenta_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.593    tragaperrasASM_i/divisor_i/cuenta_reg[16]_i_1_n_0
    SLICE_X64Y23         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.908 r  tragaperrasASM_i/divisor_i/cuenta_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.908    tragaperrasASM_i/divisor_i/cuenta_reg[20]_i_1_n_4
    SLICE_X64Y23         FDCE                                         r  tragaperrasASM_i/divisor_i/cuenta_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         1.504    14.845    tragaperrasASM_i/divisor_i/CLK
    SLICE_X64Y23         FDCE                                         r  tragaperrasASM_i/divisor_i/cuenta_reg[23]/C
                         clock pessimism              0.296    15.141    
                         clock uncertainty           -0.035    15.106    
    SLICE_X64Y23         FDCE (Setup_fdce_C_D)        0.109    15.215    tragaperrasASM_i/divisor_i/cuenta_reg[23]
  -------------------------------------------------------------------
                         required time                         15.215    
                         arrival time                          -9.908    
  -------------------------------------------------------------------
                         slack                                  5.307    

Slack (MET) :             5.383ns  (required time - arrival time)
  Source:                 tragaperrasASM_i/divisor_i/cuenta_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tragaperrasASM_i/divisor_i/cuenta_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.690ns  (logic 2.110ns (44.986%)  route 2.580ns (55.014%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         1.620     5.141    tragaperrasASM_i/divisor_i/CLK
    SLICE_X64Y23         FDCE                                         r  tragaperrasASM_i/divisor_i/cuenta_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDCE (Prop_fdce_C_Q)         0.518     5.659 f  tragaperrasASM_i/divisor_i/cuenta_reg[22]/Q
                         net (fo=2, routed)           0.856     6.516    tragaperrasASM_i/divisor_i/cuenta_reg[22]
    SLICE_X65Y23         LUT6 (Prop_lut6_I3_O)        0.124     6.640 f  tragaperrasASM_i/divisor_i/FSM_onehot_estado_actual[2]_i_5/O
                         net (fo=1, routed)           0.941     7.581    tragaperrasASM_i/divisor_i/FSM_onehot_estado_actual[2]_i_5_n_0
    SLICE_X65Y20         LUT6 (Prop_lut6_I0_O)        0.124     7.705 f  tragaperrasASM_i/divisor_i/FSM_onehot_estado_actual[2]_i_3/O
                         net (fo=35, routed)          0.782     8.488    tragaperrasASM_i/divisor_i/cuenta_medio_segundo
    SLICE_X64Y18         LUT2 (Prop_lut2_I1_O)        0.124     8.612 r  tragaperrasASM_i/divisor_i/cuenta[0]_i_6/O
                         net (fo=1, routed)           0.000     8.612    tragaperrasASM_i/divisor_i/cuenta[0]_i_6_n_0
    SLICE_X64Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.125 r  tragaperrasASM_i/divisor_i/cuenta_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.125    tragaperrasASM_i/divisor_i/cuenta_reg[0]_i_1_n_0
    SLICE_X64Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.242 r  tragaperrasASM_i/divisor_i/cuenta_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.242    tragaperrasASM_i/divisor_i/cuenta_reg[4]_i_1_n_0
    SLICE_X64Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.359 r  tragaperrasASM_i/divisor_i/cuenta_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.359    tragaperrasASM_i/divisor_i/cuenta_reg[8]_i_1_n_0
    SLICE_X64Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.476 r  tragaperrasASM_i/divisor_i/cuenta_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.476    tragaperrasASM_i/divisor_i/cuenta_reg[12]_i_1_n_0
    SLICE_X64Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.593 r  tragaperrasASM_i/divisor_i/cuenta_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.593    tragaperrasASM_i/divisor_i/cuenta_reg[16]_i_1_n_0
    SLICE_X64Y23         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.832 r  tragaperrasASM_i/divisor_i/cuenta_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.832    tragaperrasASM_i/divisor_i/cuenta_reg[20]_i_1_n_5
    SLICE_X64Y23         FDCE                                         r  tragaperrasASM_i/divisor_i/cuenta_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         1.504    14.845    tragaperrasASM_i/divisor_i/CLK
    SLICE_X64Y23         FDCE                                         r  tragaperrasASM_i/divisor_i/cuenta_reg[22]/C
                         clock pessimism              0.296    15.141    
                         clock uncertainty           -0.035    15.106    
    SLICE_X64Y23         FDCE (Setup_fdce_C_D)        0.109    15.215    tragaperrasASM_i/divisor_i/cuenta_reg[22]
  -------------------------------------------------------------------
                         required time                         15.215    
                         arrival time                          -9.832    
  -------------------------------------------------------------------
                         slack                                  5.383    

Slack (MET) :             5.395ns  (required time - arrival time)
  Source:                 tragaperrasASM_i/divisor_i/cuenta_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tragaperrasASM_i/divisor_i/cuenta_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.657ns  (logic 2.077ns (44.596%)  route 2.580ns (55.404%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         1.620     5.141    tragaperrasASM_i/divisor_i/CLK
    SLICE_X64Y23         FDCE                                         r  tragaperrasASM_i/divisor_i/cuenta_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDCE (Prop_fdce_C_Q)         0.518     5.659 f  tragaperrasASM_i/divisor_i/cuenta_reg[22]/Q
                         net (fo=2, routed)           0.856     6.516    tragaperrasASM_i/divisor_i/cuenta_reg[22]
    SLICE_X65Y23         LUT6 (Prop_lut6_I3_O)        0.124     6.640 f  tragaperrasASM_i/divisor_i/FSM_onehot_estado_actual[2]_i_5/O
                         net (fo=1, routed)           0.941     7.581    tragaperrasASM_i/divisor_i/FSM_onehot_estado_actual[2]_i_5_n_0
    SLICE_X65Y20         LUT6 (Prop_lut6_I0_O)        0.124     7.705 f  tragaperrasASM_i/divisor_i/FSM_onehot_estado_actual[2]_i_3/O
                         net (fo=35, routed)          0.782     8.488    tragaperrasASM_i/divisor_i/cuenta_medio_segundo
    SLICE_X64Y18         LUT2 (Prop_lut2_I1_O)        0.124     8.612 r  tragaperrasASM_i/divisor_i/cuenta[0]_i_6/O
                         net (fo=1, routed)           0.000     8.612    tragaperrasASM_i/divisor_i/cuenta[0]_i_6_n_0
    SLICE_X64Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.125 r  tragaperrasASM_i/divisor_i/cuenta_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.125    tragaperrasASM_i/divisor_i/cuenta_reg[0]_i_1_n_0
    SLICE_X64Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.242 r  tragaperrasASM_i/divisor_i/cuenta_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.242    tragaperrasASM_i/divisor_i/cuenta_reg[4]_i_1_n_0
    SLICE_X64Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.359 r  tragaperrasASM_i/divisor_i/cuenta_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.359    tragaperrasASM_i/divisor_i/cuenta_reg[8]_i_1_n_0
    SLICE_X64Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.476 r  tragaperrasASM_i/divisor_i/cuenta_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.476    tragaperrasASM_i/divisor_i/cuenta_reg[12]_i_1_n_0
    SLICE_X64Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.799 r  tragaperrasASM_i/divisor_i/cuenta_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.799    tragaperrasASM_i/divisor_i/cuenta_reg[16]_i_1_n_6
    SLICE_X64Y22         FDCE                                         r  tragaperrasASM_i/divisor_i/cuenta_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         1.505    14.846    tragaperrasASM_i/divisor_i/CLK
    SLICE_X64Y22         FDCE                                         r  tragaperrasASM_i/divisor_i/cuenta_reg[17]/C
                         clock pessimism              0.274    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X64Y22         FDCE (Setup_fdce_C_D)        0.109    15.194    tragaperrasASM_i/divisor_i/cuenta_reg[17]
  -------------------------------------------------------------------
                         required time                         15.194    
                         arrival time                          -9.799    
  -------------------------------------------------------------------
                         slack                                  5.395    

Slack (MET) :             5.403ns  (required time - arrival time)
  Source:                 tragaperrasASM_i/divisor_i/cuenta_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tragaperrasASM_i/divisor_i/cuenta_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.649ns  (logic 2.069ns (44.501%)  route 2.580ns (55.499%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         1.620     5.141    tragaperrasASM_i/divisor_i/CLK
    SLICE_X64Y23         FDCE                                         r  tragaperrasASM_i/divisor_i/cuenta_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDCE (Prop_fdce_C_Q)         0.518     5.659 f  tragaperrasASM_i/divisor_i/cuenta_reg[22]/Q
                         net (fo=2, routed)           0.856     6.516    tragaperrasASM_i/divisor_i/cuenta_reg[22]
    SLICE_X65Y23         LUT6 (Prop_lut6_I3_O)        0.124     6.640 f  tragaperrasASM_i/divisor_i/FSM_onehot_estado_actual[2]_i_5/O
                         net (fo=1, routed)           0.941     7.581    tragaperrasASM_i/divisor_i/FSM_onehot_estado_actual[2]_i_5_n_0
    SLICE_X65Y20         LUT6 (Prop_lut6_I0_O)        0.124     7.705 f  tragaperrasASM_i/divisor_i/FSM_onehot_estado_actual[2]_i_3/O
                         net (fo=35, routed)          0.782     8.488    tragaperrasASM_i/divisor_i/cuenta_medio_segundo
    SLICE_X64Y18         LUT2 (Prop_lut2_I1_O)        0.124     8.612 r  tragaperrasASM_i/divisor_i/cuenta[0]_i_6/O
                         net (fo=1, routed)           0.000     8.612    tragaperrasASM_i/divisor_i/cuenta[0]_i_6_n_0
    SLICE_X64Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.125 r  tragaperrasASM_i/divisor_i/cuenta_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.125    tragaperrasASM_i/divisor_i/cuenta_reg[0]_i_1_n_0
    SLICE_X64Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.242 r  tragaperrasASM_i/divisor_i/cuenta_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.242    tragaperrasASM_i/divisor_i/cuenta_reg[4]_i_1_n_0
    SLICE_X64Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.359 r  tragaperrasASM_i/divisor_i/cuenta_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.359    tragaperrasASM_i/divisor_i/cuenta_reg[8]_i_1_n_0
    SLICE_X64Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.476 r  tragaperrasASM_i/divisor_i/cuenta_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.476    tragaperrasASM_i/divisor_i/cuenta_reg[12]_i_1_n_0
    SLICE_X64Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.791 r  tragaperrasASM_i/divisor_i/cuenta_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.791    tragaperrasASM_i/divisor_i/cuenta_reg[16]_i_1_n_4
    SLICE_X64Y22         FDCE                                         r  tragaperrasASM_i/divisor_i/cuenta_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         1.505    14.846    tragaperrasASM_i/divisor_i/CLK
    SLICE_X64Y22         FDCE                                         r  tragaperrasASM_i/divisor_i/cuenta_reg[19]/C
                         clock pessimism              0.274    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X64Y22         FDCE (Setup_fdce_C_D)        0.109    15.194    tragaperrasASM_i/divisor_i/cuenta_reg[19]
  -------------------------------------------------------------------
                         required time                         15.194    
                         arrival time                          -9.791    
  -------------------------------------------------------------------
                         slack                                  5.403    

Slack (MET) :             5.403ns  (required time - arrival time)
  Source:                 tragaperrasASM_i/divisor_i/cuenta_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tragaperrasASM_i/divisor_i/cuenta_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.670ns  (logic 2.090ns (44.751%)  route 2.580ns (55.249%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         1.620     5.141    tragaperrasASM_i/divisor_i/CLK
    SLICE_X64Y23         FDCE                                         r  tragaperrasASM_i/divisor_i/cuenta_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDCE (Prop_fdce_C_Q)         0.518     5.659 f  tragaperrasASM_i/divisor_i/cuenta_reg[22]/Q
                         net (fo=2, routed)           0.856     6.516    tragaperrasASM_i/divisor_i/cuenta_reg[22]
    SLICE_X65Y23         LUT6 (Prop_lut6_I3_O)        0.124     6.640 f  tragaperrasASM_i/divisor_i/FSM_onehot_estado_actual[2]_i_5/O
                         net (fo=1, routed)           0.941     7.581    tragaperrasASM_i/divisor_i/FSM_onehot_estado_actual[2]_i_5_n_0
    SLICE_X65Y20         LUT6 (Prop_lut6_I0_O)        0.124     7.705 f  tragaperrasASM_i/divisor_i/FSM_onehot_estado_actual[2]_i_3/O
                         net (fo=35, routed)          0.782     8.488    tragaperrasASM_i/divisor_i/cuenta_medio_segundo
    SLICE_X64Y18         LUT2 (Prop_lut2_I1_O)        0.124     8.612 r  tragaperrasASM_i/divisor_i/cuenta[0]_i_6/O
                         net (fo=1, routed)           0.000     8.612    tragaperrasASM_i/divisor_i/cuenta[0]_i_6_n_0
    SLICE_X64Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.125 r  tragaperrasASM_i/divisor_i/cuenta_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.125    tragaperrasASM_i/divisor_i/cuenta_reg[0]_i_1_n_0
    SLICE_X64Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.242 r  tragaperrasASM_i/divisor_i/cuenta_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.242    tragaperrasASM_i/divisor_i/cuenta_reg[4]_i_1_n_0
    SLICE_X64Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.359 r  tragaperrasASM_i/divisor_i/cuenta_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.359    tragaperrasASM_i/divisor_i/cuenta_reg[8]_i_1_n_0
    SLICE_X64Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.476 r  tragaperrasASM_i/divisor_i/cuenta_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.476    tragaperrasASM_i/divisor_i/cuenta_reg[12]_i_1_n_0
    SLICE_X64Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.593 r  tragaperrasASM_i/divisor_i/cuenta_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.593    tragaperrasASM_i/divisor_i/cuenta_reg[16]_i_1_n_0
    SLICE_X64Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.812 r  tragaperrasASM_i/divisor_i/cuenta_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.812    tragaperrasASM_i/divisor_i/cuenta_reg[20]_i_1_n_7
    SLICE_X64Y23         FDCE                                         r  tragaperrasASM_i/divisor_i/cuenta_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         1.504    14.845    tragaperrasASM_i/divisor_i/CLK
    SLICE_X64Y23         FDCE                                         r  tragaperrasASM_i/divisor_i/cuenta_reg[20]/C
                         clock pessimism              0.296    15.141    
                         clock uncertainty           -0.035    15.106    
    SLICE_X64Y23         FDCE (Setup_fdce_C_D)        0.109    15.215    tragaperrasASM_i/divisor_i/cuenta_reg[20]
  -------------------------------------------------------------------
                         required time                         15.215    
                         arrival time                          -9.812    
  -------------------------------------------------------------------
                         slack                                  5.403    

Slack (MET) :             5.479ns  (required time - arrival time)
  Source:                 tragaperrasASM_i/divisor_i/cuenta_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tragaperrasASM_i/divisor_i/cuenta_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.573ns  (logic 1.993ns (43.579%)  route 2.580ns (56.421%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         1.620     5.141    tragaperrasASM_i/divisor_i/CLK
    SLICE_X64Y23         FDCE                                         r  tragaperrasASM_i/divisor_i/cuenta_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDCE (Prop_fdce_C_Q)         0.518     5.659 f  tragaperrasASM_i/divisor_i/cuenta_reg[22]/Q
                         net (fo=2, routed)           0.856     6.516    tragaperrasASM_i/divisor_i/cuenta_reg[22]
    SLICE_X65Y23         LUT6 (Prop_lut6_I3_O)        0.124     6.640 f  tragaperrasASM_i/divisor_i/FSM_onehot_estado_actual[2]_i_5/O
                         net (fo=1, routed)           0.941     7.581    tragaperrasASM_i/divisor_i/FSM_onehot_estado_actual[2]_i_5_n_0
    SLICE_X65Y20         LUT6 (Prop_lut6_I0_O)        0.124     7.705 f  tragaperrasASM_i/divisor_i/FSM_onehot_estado_actual[2]_i_3/O
                         net (fo=35, routed)          0.782     8.488    tragaperrasASM_i/divisor_i/cuenta_medio_segundo
    SLICE_X64Y18         LUT2 (Prop_lut2_I1_O)        0.124     8.612 r  tragaperrasASM_i/divisor_i/cuenta[0]_i_6/O
                         net (fo=1, routed)           0.000     8.612    tragaperrasASM_i/divisor_i/cuenta[0]_i_6_n_0
    SLICE_X64Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.125 r  tragaperrasASM_i/divisor_i/cuenta_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.125    tragaperrasASM_i/divisor_i/cuenta_reg[0]_i_1_n_0
    SLICE_X64Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.242 r  tragaperrasASM_i/divisor_i/cuenta_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.242    tragaperrasASM_i/divisor_i/cuenta_reg[4]_i_1_n_0
    SLICE_X64Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.359 r  tragaperrasASM_i/divisor_i/cuenta_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.359    tragaperrasASM_i/divisor_i/cuenta_reg[8]_i_1_n_0
    SLICE_X64Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.476 r  tragaperrasASM_i/divisor_i/cuenta_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.476    tragaperrasASM_i/divisor_i/cuenta_reg[12]_i_1_n_0
    SLICE_X64Y22         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.715 r  tragaperrasASM_i/divisor_i/cuenta_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.715    tragaperrasASM_i/divisor_i/cuenta_reg[16]_i_1_n_5
    SLICE_X64Y22         FDCE                                         r  tragaperrasASM_i/divisor_i/cuenta_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         1.505    14.846    tragaperrasASM_i/divisor_i/CLK
    SLICE_X64Y22         FDCE                                         r  tragaperrasASM_i/divisor_i/cuenta_reg[18]/C
                         clock pessimism              0.274    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X64Y22         FDCE (Setup_fdce_C_D)        0.109    15.194    tragaperrasASM_i/divisor_i/cuenta_reg[18]
  -------------------------------------------------------------------
                         required time                         15.194    
                         arrival time                          -9.715    
  -------------------------------------------------------------------
                         slack                                  5.479    

Slack (MET) :             5.499ns  (required time - arrival time)
  Source:                 tragaperrasASM_i/divisor_i/cuenta_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tragaperrasASM_i/divisor_i/cuenta_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.553ns  (logic 1.973ns (43.331%)  route 2.580ns (56.669%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         1.620     5.141    tragaperrasASM_i/divisor_i/CLK
    SLICE_X64Y23         FDCE                                         r  tragaperrasASM_i/divisor_i/cuenta_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDCE (Prop_fdce_C_Q)         0.518     5.659 f  tragaperrasASM_i/divisor_i/cuenta_reg[22]/Q
                         net (fo=2, routed)           0.856     6.516    tragaperrasASM_i/divisor_i/cuenta_reg[22]
    SLICE_X65Y23         LUT6 (Prop_lut6_I3_O)        0.124     6.640 f  tragaperrasASM_i/divisor_i/FSM_onehot_estado_actual[2]_i_5/O
                         net (fo=1, routed)           0.941     7.581    tragaperrasASM_i/divisor_i/FSM_onehot_estado_actual[2]_i_5_n_0
    SLICE_X65Y20         LUT6 (Prop_lut6_I0_O)        0.124     7.705 f  tragaperrasASM_i/divisor_i/FSM_onehot_estado_actual[2]_i_3/O
                         net (fo=35, routed)          0.782     8.488    tragaperrasASM_i/divisor_i/cuenta_medio_segundo
    SLICE_X64Y18         LUT2 (Prop_lut2_I1_O)        0.124     8.612 r  tragaperrasASM_i/divisor_i/cuenta[0]_i_6/O
                         net (fo=1, routed)           0.000     8.612    tragaperrasASM_i/divisor_i/cuenta[0]_i_6_n_0
    SLICE_X64Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.125 r  tragaperrasASM_i/divisor_i/cuenta_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.125    tragaperrasASM_i/divisor_i/cuenta_reg[0]_i_1_n_0
    SLICE_X64Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.242 r  tragaperrasASM_i/divisor_i/cuenta_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.242    tragaperrasASM_i/divisor_i/cuenta_reg[4]_i_1_n_0
    SLICE_X64Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.359 r  tragaperrasASM_i/divisor_i/cuenta_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.359    tragaperrasASM_i/divisor_i/cuenta_reg[8]_i_1_n_0
    SLICE_X64Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.476 r  tragaperrasASM_i/divisor_i/cuenta_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.476    tragaperrasASM_i/divisor_i/cuenta_reg[12]_i_1_n_0
    SLICE_X64Y22         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.695 r  tragaperrasASM_i/divisor_i/cuenta_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.695    tragaperrasASM_i/divisor_i/cuenta_reg[16]_i_1_n_7
    SLICE_X64Y22         FDCE                                         r  tragaperrasASM_i/divisor_i/cuenta_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         1.505    14.846    tragaperrasASM_i/divisor_i/CLK
    SLICE_X64Y22         FDCE                                         r  tragaperrasASM_i/divisor_i/cuenta_reg[16]/C
                         clock pessimism              0.274    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X64Y22         FDCE (Setup_fdce_C_D)        0.109    15.194    tragaperrasASM_i/divisor_i/cuenta_reg[16]
  -------------------------------------------------------------------
                         required time                         15.194    
                         arrival time                          -9.695    
  -------------------------------------------------------------------
                         slack                                  5.499    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 efectosLEDs_i/barraProgreso_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            efectosLEDs_i/barraProgreso_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.467%)  route 0.128ns (47.533%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         0.582     1.465    efectosLEDs_i/CLK
    SLICE_X63Y25         FDRE                                         r  efectosLEDs_i/barraProgreso_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y25         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  efectosLEDs_i/barraProgreso_reg[12]/Q
                         net (fo=2, routed)           0.128     1.734    efectosLEDs_i/barraProgreso[12]
    SLICE_X62Y26         FDRE                                         r  efectosLEDs_i/barraProgreso_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         0.851     1.978    efectosLEDs_i/CLK
    SLICE_X62Y26         FDRE                                         r  efectosLEDs_i/barraProgreso_reg[11]/C
                         clock pessimism             -0.499     1.479    
    SLICE_X62Y26         FDRE (Hold_fdre_C_D)         0.070     1.549    efectosLEDs_i/barraProgreso_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.734    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 efectosLEDs_i/barraProgreso_reg[25]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            efectosLEDs_i/barraProgreso_reg[24]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.141ns (57.277%)  route 0.105ns (42.723%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         0.585     1.468    efectosLEDs_i/CLK
    SLICE_X63Y21         FDSE                                         r  efectosLEDs_i/barraProgreso_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y21         FDSE (Prop_fdse_C_Q)         0.141     1.609 r  efectosLEDs_i/barraProgreso_reg[25]/Q
                         net (fo=1, routed)           0.105     1.714    efectosLEDs_i/barraProgreso[25]
    SLICE_X63Y21         FDSE                                         r  efectosLEDs_i/barraProgreso_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         0.854     1.981    efectosLEDs_i/CLK
    SLICE_X63Y21         FDSE                                         r  efectosLEDs_i/barraProgreso_reg[24]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X63Y21         FDSE (Hold_fdse_C_D)         0.047     1.515    efectosLEDs_i/barraProgreso_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.515    
                         arrival time                           1.714    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 tragaperrasASM_i/timer_5s_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tragaperrasASM_i/timer_5s_count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.227ns (73.472%)  route 0.082ns (26.528%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         0.587     1.470    tragaperrasASM_i/CLK
    SLICE_X63Y19         FDCE                                         r  tragaperrasASM_i/timer_5s_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y19         FDCE (Prop_fdce_C_Q)         0.128     1.598 r  tragaperrasASM_i/timer_5s_count_reg[2]/Q
                         net (fo=4, routed)           0.082     1.680    tragaperrasASM_i/divisor_i/Q[2]
    SLICE_X63Y19         LUT6 (Prop_lut6_I2_O)        0.099     1.779 r  tragaperrasASM_i/divisor_i/timer_5s_count[3]_i_2/O
                         net (fo=1, routed)           0.000     1.779    tragaperrasASM_i/divisor_i_n_0
    SLICE_X63Y19         FDCE                                         r  tragaperrasASM_i/timer_5s_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         0.856     1.983    tragaperrasASM_i/CLK
    SLICE_X63Y19         FDCE                                         r  tragaperrasASM_i/timer_5s_count_reg[3]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X63Y19         FDCE (Hold_fdce_C_D)         0.092     1.562    tragaperrasASM_i/timer_5s_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 efectosLEDs_i/barraProgreso_reg[22]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            efectosLEDs_i/barraProgreso_reg[21]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         0.585     1.468    efectosLEDs_i/CLK
    SLICE_X63Y21         FDSE                                         r  efectosLEDs_i/barraProgreso_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y21         FDSE (Prop_fdse_C_Q)         0.141     1.609 r  efectosLEDs_i/barraProgreso_reg[22]/Q
                         net (fo=1, routed)           0.170     1.779    efectosLEDs_i/barraProgreso[22]
    SLICE_X62Y21         FDSE                                         r  efectosLEDs_i/barraProgreso_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         0.854     1.981    efectosLEDs_i/CLK
    SLICE_X62Y21         FDSE                                         r  efectosLEDs_i/barraProgreso_reg[21]/C
                         clock pessimism             -0.500     1.481    
    SLICE_X62Y21         FDSE (Hold_fdse_C_D)         0.066     1.547    efectosLEDs_i/barraProgreso_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 efectosLEDs_i/barraProgreso_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            efectosLEDs_i/barraProgreso_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.141ns (43.923%)  route 0.180ns (56.077%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         0.583     1.466    efectosLEDs_i/CLK
    SLICE_X63Y23         FDRE                                         r  efectosLEDs_i/barraProgreso_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y23         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  efectosLEDs_i/barraProgreso_reg[7]/Q
                         net (fo=2, routed)           0.180     1.787    efectosLEDs_i/barraProgreso[7]
    SLICE_X63Y20         FDRE                                         r  efectosLEDs_i/barraProgreso_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         0.855     1.982    efectosLEDs_i/CLK
    SLICE_X63Y20         FDRE                                         r  efectosLEDs_i/barraProgreso_reg[6]/C
                         clock pessimism             -0.499     1.483    
    SLICE_X63Y20         FDRE (Hold_fdre_C_D)         0.071     1.554    efectosLEDs_i/barraProgreso_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 efectosLEDs_i/barraProgreso_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            efectosLEDs_i/barraProgreso_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.128ns (49.995%)  route 0.128ns (50.005%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         0.584     1.467    efectosLEDs_i/CLK
    SLICE_X58Y22         FDRE                                         r  efectosLEDs_i/barraProgreso_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y22         FDRE (Prop_fdre_C_Q)         0.128     1.595 r  efectosLEDs_i/barraProgreso_reg[2]/Q
                         net (fo=2, routed)           0.128     1.723    efectosLEDs_i/barraProgreso[2]
    SLICE_X58Y23         FDRE                                         r  efectosLEDs_i/barraProgreso_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         0.849     1.976    efectosLEDs_i/CLK
    SLICE_X58Y23         FDRE                                         r  efectosLEDs_i/barraProgreso_reg[1]/C
                         clock pessimism             -0.498     1.478    
    SLICE_X58Y23         FDRE (Hold_fdre_C_D)         0.012     1.490    efectosLEDs_i/barraProgreso_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.490    
                         arrival time                           1.723    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 efectosLEDs_i/barraProgreso_reg[31]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            efectosLEDs_i/barraProgreso_reg[30]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.128ns (43.369%)  route 0.167ns (56.631%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         0.584     1.467    efectosLEDs_i/CLK
    SLICE_X58Y22         FDSE                                         r  efectosLEDs_i/barraProgreso_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y22         FDSE (Prop_fdse_C_Q)         0.128     1.595 r  efectosLEDs_i/barraProgreso_reg[31]/Q
                         net (fo=1, routed)           0.167     1.762    efectosLEDs_i/barraProgreso[31]
    SLICE_X63Y21         FDSE                                         r  efectosLEDs_i/barraProgreso_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         0.854     1.981    efectosLEDs_i/CLK
    SLICE_X63Y21         FDSE                                         r  efectosLEDs_i/barraProgreso_reg[30]/C
                         clock pessimism             -0.478     1.503    
    SLICE_X63Y21         FDSE (Hold_fdse_C_D)         0.023     1.526    efectosLEDs_i/barraProgreso_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.526    
                         arrival time                           1.762    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 efectosLEDs_i/barraProgreso_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            efectosLEDs_i/barraProgreso_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.128ns (44.104%)  route 0.162ns (55.896%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         0.586     1.469    efectosLEDs_i/CLK
    SLICE_X63Y20         FDRE                                         r  efectosLEDs_i/barraProgreso_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y20         FDRE (Prop_fdre_C_Q)         0.128     1.597 r  efectosLEDs_i/barraProgreso_reg[5]/Q
                         net (fo=2, routed)           0.162     1.759    efectosLEDs_i/barraProgreso[5]
    SLICE_X58Y19         FDRE                                         r  efectosLEDs_i/barraProgreso_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         0.854     1.981    efectosLEDs_i/CLK
    SLICE_X58Y19         FDRE                                         r  efectosLEDs_i/barraProgreso_reg[4]/C
                         clock pessimism             -0.478     1.503    
    SLICE_X58Y19         FDRE (Hold_fdre_C_D)         0.012     1.515    efectosLEDs_i/barraProgreso_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.515    
                         arrival time                           1.759    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 efectosLEDs_i/barraProgreso_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            efectosLEDs_i/barraProgreso_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.128ns (47.636%)  route 0.141ns (52.364%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         0.582     1.465    efectosLEDs_i/CLK
    SLICE_X62Y25         FDRE                                         r  efectosLEDs_i/barraProgreso_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y25         FDRE (Prop_fdre_C_Q)         0.128     1.593 r  efectosLEDs_i/barraProgreso_reg[14]/Q
                         net (fo=2, routed)           0.141     1.734    efectosLEDs_i/barraProgreso[14]
    SLICE_X62Y25         FDRE                                         r  efectosLEDs_i/barraProgreso_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         0.850     1.977    efectosLEDs_i/CLK
    SLICE_X62Y25         FDRE                                         r  efectosLEDs_i/barraProgreso_reg[13]/C
                         clock pessimism             -0.512     1.465    
    SLICE_X62Y25         FDRE (Hold_fdre_C_D)         0.022     1.487    efectosLEDs_i/barraProgreso_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.487    
                         arrival time                           1.734    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 efectosLEDs_i/barraProgreso_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            efectosLEDs_i/barraProgreso_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.141ns (42.256%)  route 0.193ns (57.744%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         0.586     1.469    efectosLEDs_i/CLK
    SLICE_X58Y19         FDRE                                         r  efectosLEDs_i/barraProgreso_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y19         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  efectosLEDs_i/barraProgreso_reg[3]/Q
                         net (fo=2, routed)           0.193     1.803    efectosLEDs_i/barraProgreso[3]
    SLICE_X58Y22         FDRE                                         r  efectosLEDs_i/barraProgreso_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         0.851     1.978    efectosLEDs_i/CLK
    SLICE_X58Y22         FDRE                                         r  efectosLEDs_i/barraProgreso_reg[2]/C
                         clock pessimism             -0.498     1.480    
    SLICE_X58Y22         FDRE (Hold_fdre_C_D)         0.075     1.555    efectosLEDs_i/barraProgreso_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.248    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y20   debouncer_fin/FSM_sequential_state_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y22   debouncer_fin/FSM_sequential_state_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X58Y16   debouncer_fin/XSyncAnterior_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X58Y16   debouncer_fin/XSync_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y20   debouncer_fin/count_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y22   debouncer_fin/count_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y22   debouncer_fin/count_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y23   debouncer_fin/count_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y23   debouncer_fin/count_reg[13]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y20   debouncer_fin/FSM_sequential_state_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y20   debouncer_fin/FSM_sequential_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y22   debouncer_fin/FSM_sequential_state_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y22   debouncer_fin/FSM_sequential_state_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y16   debouncer_fin/XSyncAnterior_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y16   debouncer_fin/XSyncAnterior_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y16   debouncer_fin/XSync_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y16   debouncer_fin/XSync_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y20   debouncer_fin/count_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y20   debouncer_fin/count_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y20   debouncer_fin/FSM_sequential_state_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y20   debouncer_fin/FSM_sequential_state_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y22   debouncer_fin/FSM_sequential_state_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y22   debouncer_fin/FSM_sequential_state_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y16   debouncer_fin/XSyncAnterior_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y16   debouncer_fin/XSyncAnterior_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y16   debouncer_fin/XSync_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y16   debouncer_fin/XSync_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y20   debouncer_fin/count_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y20   debouncer_fin/count_reg[0]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            39 Endpoints
Min Delay            39 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tragaperrasASM_i/contador1_i/count_val_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            leds[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.594ns  (logic 4.687ns (40.430%)  route 6.906ns (59.570%))
  Logic Levels:           5  (FDCE=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y18         FDCE                         0.000     0.000 r  tragaperrasASM_i/contador1_i/count_val_reg[2]/C
    SLICE_X65Y18         FDCE (Prop_fdce_C_Q)         0.622     0.622 r  tragaperrasASM_i/contador1_i/count_val_reg[2]/Q
                         net (fo=11, routed)          0.854     1.476    tragaperrasASM_i/contador1_i/count_val[2]
    SLICE_X62Y18         LUT4 (Prop_lut4_I0_O)        0.296     1.772 f  tragaperrasASM_i/contador1_i/leds_OBUF[15]_inst_i_4/O
                         net (fo=1, routed)           0.582     2.355    tragaperrasASM_i/contador1_i/leds_OBUF[15]_inst_i_4_n_0
    SLICE_X61Y18         LUT5 (Prop_lut5_I3_O)        0.124     2.479 r  tragaperrasASM_i/contador1_i/leds_OBUF[15]_inst_i_2/O
                         net (fo=16, routed)          1.637     4.116    efectosLEDs_i/opCodeLeds[0]
    SLICE_X63Y27         LUT6 (Prop_lut6_I4_O)        0.124     4.240 r  efectosLEDs_i/leds_OBUF[15]_inst_i_1/O
                         net (fo=1, routed)           3.833     8.072    leds_OBUF[15]
    L1                   OBUF (Prop_obuf_I_O)         3.521    11.594 r  leds_OBUF[15]_inst/O
                         net (fo=0)                   0.000    11.594    leds[15]
    L1                                                                r  leds[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tragaperrasASM_i/contador1_i/count_val_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            leds[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.552ns  (logic 4.673ns (40.456%)  route 6.878ns (59.544%))
  Logic Levels:           5  (FDCE=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y18         FDCE                         0.000     0.000 r  tragaperrasASM_i/contador1_i/count_val_reg[2]/C
    SLICE_X65Y18         FDCE (Prop_fdce_C_Q)         0.622     0.622 r  tragaperrasASM_i/contador1_i/count_val_reg[2]/Q
                         net (fo=11, routed)          0.854     1.476    tragaperrasASM_i/contador1_i/count_val[2]
    SLICE_X62Y18         LUT4 (Prop_lut4_I0_O)        0.296     1.772 f  tragaperrasASM_i/contador1_i/leds_OBUF[15]_inst_i_4/O
                         net (fo=1, routed)           0.582     2.355    tragaperrasASM_i/contador1_i/leds_OBUF[15]_inst_i_4_n_0
    SLICE_X61Y18         LUT5 (Prop_lut5_I3_O)        0.124     2.479 r  tragaperrasASM_i/contador1_i/leds_OBUF[15]_inst_i_2/O
                         net (fo=16, routed)          1.942     4.420    efectosLEDs_i/opCodeLeds[0]
    SLICE_X64Y25         LUT6 (Prop_lut6_I4_O)        0.124     4.544 r  efectosLEDs_i/leds_OBUF[13]_inst_i_1/O
                         net (fo=1, routed)           3.500     8.044    leds_OBUF[13]
    N3                   OBUF (Prop_obuf_I_O)         3.507    11.552 r  leds_OBUF[13]_inst/O
                         net (fo=0)                   0.000    11.552    leds[13]
    N3                                                                r  leds[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tragaperrasASM_i/contador1_i/count_val_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            leds[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.526ns  (logic 4.671ns (40.523%)  route 6.855ns (59.477%))
  Logic Levels:           5  (FDCE=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y18         FDCE                         0.000     0.000 r  tragaperrasASM_i/contador1_i/count_val_reg[2]/C
    SLICE_X65Y18         FDCE (Prop_fdce_C_Q)         0.622     0.622 r  tragaperrasASM_i/contador1_i/count_val_reg[2]/Q
                         net (fo=11, routed)          0.854     1.476    tragaperrasASM_i/contador1_i/count_val[2]
    SLICE_X62Y18         LUT4 (Prop_lut4_I0_O)        0.296     1.772 f  tragaperrasASM_i/contador1_i/leds_OBUF[15]_inst_i_4/O
                         net (fo=1, routed)           0.582     2.355    tragaperrasASM_i/contador1_i/leds_OBUF[15]_inst_i_4_n_0
    SLICE_X61Y18         LUT5 (Prop_lut5_I3_O)        0.124     2.479 r  tragaperrasASM_i/contador1_i/leds_OBUF[15]_inst_i_2/O
                         net (fo=16, routed)          1.381     3.860    efectosLEDs_i/opCodeLeds[0]
    SLICE_X58Y27         LUT6 (Prop_lut6_I4_O)        0.124     3.984 r  efectosLEDs_i/leds_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.037     8.021    leds_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.505    11.526 r  leds_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.526    leds[0]
    U16                                                               r  leds[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tragaperrasASM_i/contador1_i/count_val_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            leds[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.429ns  (logic 4.696ns (41.088%)  route 6.733ns (58.912%))
  Logic Levels:           5  (FDCE=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y18         FDCE                         0.000     0.000 r  tragaperrasASM_i/contador1_i/count_val_reg[2]/C
    SLICE_X65Y18         FDCE (Prop_fdce_C_Q)         0.622     0.622 r  tragaperrasASM_i/contador1_i/count_val_reg[2]/Q
                         net (fo=11, routed)          0.854     1.476    tragaperrasASM_i/contador1_i/count_val[2]
    SLICE_X62Y18         LUT4 (Prop_lut4_I0_O)        0.296     1.772 f  tragaperrasASM_i/contador1_i/leds_OBUF[15]_inst_i_4/O
                         net (fo=1, routed)           0.582     2.355    tragaperrasASM_i/contador1_i/leds_OBUF[15]_inst_i_4_n_0
    SLICE_X61Y18         LUT5 (Prop_lut5_I3_O)        0.124     2.479 r  tragaperrasASM_i/contador1_i/leds_OBUF[15]_inst_i_2/O
                         net (fo=16, routed)          1.538     4.016    efectosLEDs_i/opCodeLeds[0]
    SLICE_X58Y27         LUT6 (Prop_lut6_I4_O)        0.124     4.140 r  efectosLEDs_i/leds_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.759     7.899    leds_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         3.530    11.429 r  leds_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.429    leds[1]
    E19                                                               r  leds[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tragaperrasASM_i/contador1_i/count_val_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            leds[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.300ns  (logic 4.670ns (41.329%)  route 6.630ns (58.671%))
  Logic Levels:           5  (FDCE=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y18         FDCE                         0.000     0.000 r  tragaperrasASM_i/contador1_i/count_val_reg[2]/C
    SLICE_X65Y18         FDCE (Prop_fdce_C_Q)         0.622     0.622 r  tragaperrasASM_i/contador1_i/count_val_reg[2]/Q
                         net (fo=11, routed)          0.854     1.476    tragaperrasASM_i/contador1_i/count_val[2]
    SLICE_X62Y18         LUT4 (Prop_lut4_I0_O)        0.296     1.772 f  tragaperrasASM_i/contador1_i/leds_OBUF[15]_inst_i_4/O
                         net (fo=1, routed)           0.582     2.355    tragaperrasASM_i/contador1_i/leds_OBUF[15]_inst_i_4_n_0
    SLICE_X61Y18         LUT5 (Prop_lut5_I3_O)        0.124     2.479 r  tragaperrasASM_i/contador1_i/leds_OBUF[15]_inst_i_2/O
                         net (fo=16, routed)          1.787     4.266    efectosLEDs_i/opCodeLeds[0]
    SLICE_X63Y26         LUT6 (Prop_lut6_I4_O)        0.124     4.390 r  efectosLEDs_i/leds_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           3.406     7.796    leds_OBUF[8]
    V13                  OBUF (Prop_obuf_I_O)         3.504    11.300 r  leds_OBUF[8]_inst/O
                         net (fo=0)                   0.000    11.300    leds[8]
    V13                                                               r  leds[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tragaperrasASM_i/contador1_i/count_val_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            leds[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.206ns  (logic 4.672ns (41.694%)  route 6.534ns (58.306%))
  Logic Levels:           5  (FDCE=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y18         FDCE                         0.000     0.000 r  tragaperrasASM_i/contador1_i/count_val_reg[2]/C
    SLICE_X65Y18         FDCE (Prop_fdce_C_Q)         0.622     0.622 r  tragaperrasASM_i/contador1_i/count_val_reg[2]/Q
                         net (fo=11, routed)          0.854     1.476    tragaperrasASM_i/contador1_i/count_val[2]
    SLICE_X62Y18         LUT4 (Prop_lut4_I0_O)        0.296     1.772 f  tragaperrasASM_i/contador1_i/leds_OBUF[15]_inst_i_4/O
                         net (fo=1, routed)           0.582     2.355    tragaperrasASM_i/contador1_i/leds_OBUF[15]_inst_i_4_n_0
    SLICE_X61Y18         LUT5 (Prop_lut5_I3_O)        0.124     2.479 r  tragaperrasASM_i/contador1_i/leds_OBUF[15]_inst_i_2/O
                         net (fo=16, routed)          1.130     3.608    efectosLEDs_i/opCodeLeds[0]
    SLICE_X63Y20         LUT6 (Prop_lut6_I4_O)        0.124     3.732 r  efectosLEDs_i/leds_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.967     7.700    leds_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         3.506    11.206 r  leds_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.206    leds[6]
    U14                                                               r  leds[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tragaperrasASM_i/contador1_i/count_val_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            leds[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.169ns  (logic 4.667ns (41.784%)  route 6.502ns (58.216%))
  Logic Levels:           5  (FDCE=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y18         FDCE                         0.000     0.000 r  tragaperrasASM_i/contador1_i/count_val_reg[2]/C
    SLICE_X65Y18         FDCE (Prop_fdce_C_Q)         0.622     0.622 r  tragaperrasASM_i/contador1_i/count_val_reg[2]/Q
                         net (fo=11, routed)          0.854     1.476    tragaperrasASM_i/contador1_i/count_val[2]
    SLICE_X62Y18         LUT4 (Prop_lut4_I0_O)        0.296     1.772 f  tragaperrasASM_i/contador1_i/leds_OBUF[15]_inst_i_4/O
                         net (fo=1, routed)           0.582     2.355    tragaperrasASM_i/contador1_i/leds_OBUF[15]_inst_i_4_n_0
    SLICE_X61Y18         LUT5 (Prop_lut5_I3_O)        0.124     2.479 r  tragaperrasASM_i/contador1_i/leds_OBUF[15]_inst_i_2/O
                         net (fo=16, routed)          1.138     3.616    efectosLEDs_i/opCodeLeds[0]
    SLICE_X61Y19         LUT6 (Prop_lut6_I4_O)        0.124     3.740 r  efectosLEDs_i/leds_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           3.928     7.668    leds_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         3.501    11.169 r  leds_OBUF[7]_inst/O
                         net (fo=0)                   0.000    11.169    leds[7]
    V14                                                               r  leds[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tragaperrasASM_i/contador1_i/count_val_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            leds[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.036ns  (logic 4.684ns (42.442%)  route 6.352ns (57.558%))
  Logic Levels:           5  (FDCE=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y18         FDCE                         0.000     0.000 r  tragaperrasASM_i/contador1_i/count_val_reg[2]/C
    SLICE_X65Y18         FDCE (Prop_fdce_C_Q)         0.622     0.622 r  tragaperrasASM_i/contador1_i/count_val_reg[2]/Q
                         net (fo=11, routed)          0.854     1.476    tragaperrasASM_i/contador1_i/count_val[2]
    SLICE_X62Y18         LUT4 (Prop_lut4_I0_O)        0.296     1.772 f  tragaperrasASM_i/contador1_i/leds_OBUF[15]_inst_i_4/O
                         net (fo=1, routed)           0.582     2.355    tragaperrasASM_i/contador1_i/leds_OBUF[15]_inst_i_4_n_0
    SLICE_X61Y18         LUT5 (Prop_lut5_I3_O)        0.124     2.479 r  tragaperrasASM_i/contador1_i/leds_OBUF[15]_inst_i_2/O
                         net (fo=16, routed)          1.623     4.102    efectosLEDs_i/opCodeLeds[0]
    SLICE_X62Y27         LUT6 (Prop_lut6_I4_O)        0.124     4.226 r  efectosLEDs_i/leds_OBUF[12]_inst_i_1/O
                         net (fo=1, routed)           3.293     7.518    leds_OBUF[12]
    P3                   OBUF (Prop_obuf_I_O)         3.518    11.036 r  leds_OBUF[12]_inst/O
                         net (fo=0)                   0.000    11.036    leds[12]
    P3                                                                r  leds[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tragaperrasASM_i/contador1_i/count_val_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            leds[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.763ns  (logic 4.681ns (43.495%)  route 6.082ns (56.505%))
  Logic Levels:           5  (FDCE=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y18         FDCE                         0.000     0.000 r  tragaperrasASM_i/contador1_i/count_val_reg[2]/C
    SLICE_X65Y18         FDCE (Prop_fdce_C_Q)         0.622     0.622 r  tragaperrasASM_i/contador1_i/count_val_reg[2]/Q
                         net (fo=11, routed)          0.854     1.476    tragaperrasASM_i/contador1_i/count_val[2]
    SLICE_X62Y18         LUT4 (Prop_lut4_I0_O)        0.296     1.772 f  tragaperrasASM_i/contador1_i/leds_OBUF[15]_inst_i_4/O
                         net (fo=1, routed)           0.582     2.355    tragaperrasASM_i/contador1_i/leds_OBUF[15]_inst_i_4_n_0
    SLICE_X61Y18         LUT5 (Prop_lut5_I3_O)        0.124     2.479 r  tragaperrasASM_i/contador1_i/leds_OBUF[15]_inst_i_2/O
                         net (fo=16, routed)          1.783     4.262    efectosLEDs_i/opCodeLeds[0]
    SLICE_X62Y25         LUT6 (Prop_lut6_I4_O)        0.124     4.386 r  efectosLEDs_i/leds_OBUF[14]_inst_i_1/O
                         net (fo=1, routed)           2.862     7.248    leds_OBUF[14]
    P1                   OBUF (Prop_obuf_I_O)         3.515    10.763 r  leds_OBUF[14]_inst/O
                         net (fo=0)                   0.000    10.763    leds[14]
    P1                                                                r  leds[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tragaperrasASM_i/contador1_i/count_val_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            leds[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.340ns  (logic 4.667ns (45.135%)  route 5.673ns (54.865%))
  Logic Levels:           5  (FDCE=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y18         FDCE                         0.000     0.000 r  tragaperrasASM_i/contador1_i/count_val_reg[2]/C
    SLICE_X65Y18         FDCE (Prop_fdce_C_Q)         0.622     0.622 r  tragaperrasASM_i/contador1_i/count_val_reg[2]/Q
                         net (fo=11, routed)          0.854     1.476    tragaperrasASM_i/contador1_i/count_val[2]
    SLICE_X62Y18         LUT4 (Prop_lut4_I0_O)        0.296     1.772 f  tragaperrasASM_i/contador1_i/leds_OBUF[15]_inst_i_4/O
                         net (fo=1, routed)           0.582     2.355    tragaperrasASM_i/contador1_i/leds_OBUF[15]_inst_i_4_n_0
    SLICE_X61Y18         LUT5 (Prop_lut5_I3_O)        0.124     2.479 r  tragaperrasASM_i/contador1_i/leds_OBUF[15]_inst_i_2/O
                         net (fo=16, routed)          0.643     3.121    efectosLEDs_i/opCodeLeds[0]
    SLICE_X58Y22         LUT6 (Prop_lut6_I4_O)        0.124     3.245 r  efectosLEDs_i/leds_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.594     6.839    leds_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         3.501    10.340 r  leds_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.340    leds[2]
    U19                                                               r  leds[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tragaperrasASM_i/contador2_i/count_val_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            tragaperrasASM_i/contador2_i/count_val_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.342ns  (logic 0.226ns (66.090%)  route 0.116ns (33.910%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y18         FDCE                         0.000     0.000 r  tragaperrasASM_i/contador2_i/count_val_reg[2]/C
    SLICE_X61Y18         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  tragaperrasASM_i/contador2_i/count_val_reg[2]/Q
                         net (fo=11, routed)          0.116     0.244    tragaperrasASM_i/contador2_i/Q[2]
    SLICE_X61Y18         LUT4 (Prop_lut4_I3_O)        0.098     0.342 r  tragaperrasASM_i/contador2_i/count_val[1]_i_1__0/O
                         net (fo=1, routed)           0.000     0.342    tragaperrasASM_i/contador2_i/count_val[1]_i_1__0_n_0
    SLICE_X61Y18         FDCE                                         r  tragaperrasASM_i/contador2_i/count_val_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tragaperrasASM_i/contador2_i/count_val_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            tragaperrasASM_i/contador2_i/count_val_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.348ns  (logic 0.232ns (66.675%)  route 0.116ns (33.325%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y18         FDCE                         0.000     0.000 r  tragaperrasASM_i/contador2_i/count_val_reg[2]/C
    SLICE_X61Y18         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  tragaperrasASM_i/contador2_i/count_val_reg[2]/Q
                         net (fo=11, routed)          0.116     0.244    tragaperrasASM_i/contador2_i/Q[2]
    SLICE_X61Y18         LUT4 (Prop_lut4_I0_O)        0.104     0.348 r  tragaperrasASM_i/contador2_i/count_val[3]_i_1/O
                         net (fo=1, routed)           0.000     0.348    tragaperrasASM_i/contador2_i/count_val[3]_i_1_n_0
    SLICE_X61Y18         FDCE                                         r  tragaperrasASM_i/contador2_i/count_val_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tragaperrasASM_i/contador2_i/count_val_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            tragaperrasASM_i/contador2_i/count_val_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.438ns  (logic 0.184ns (41.983%)  route 0.254ns (58.017%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y18         FDCE                         0.000     0.000 r  tragaperrasASM_i/contador2_i/count_val_reg[0]/C
    SLICE_X61Y18         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  tragaperrasASM_i/contador2_i/count_val_reg[0]/Q
                         net (fo=12, routed)          0.254     0.395    tragaperrasASM_i/contador2_i/Q[0]
    SLICE_X61Y18         LUT3 (Prop_lut3_I1_O)        0.043     0.438 r  tragaperrasASM_i/contador2_i/count_val[2]_i_1__0/O
                         net (fo=1, routed)           0.000     0.438    tragaperrasASM_i/contador2_i/count_val[2]_i_1__0_n_0
    SLICE_X61Y18         FDCE                                         r  tragaperrasASM_i/contador2_i/count_val_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tragaperrasASM_i/contador2_i/count_val_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            tragaperrasASM_i/contador2_i/count_val_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.440ns  (logic 0.186ns (42.247%)  route 0.254ns (57.753%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y18         FDCE                         0.000     0.000 r  tragaperrasASM_i/contador2_i/count_val_reg[0]/C
    SLICE_X61Y18         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  tragaperrasASM_i/contador2_i/count_val_reg[0]/Q
                         net (fo=12, routed)          0.254     0.395    tragaperrasASM_i/contador2_i/Q[0]
    SLICE_X61Y18         LUT1 (Prop_lut1_I0_O)        0.045     0.440 r  tragaperrasASM_i/contador2_i/count_val[0]_i_1__0/O
                         net (fo=1, routed)           0.000     0.440    tragaperrasASM_i/contador2_i/count_val[0]_i_1__0_n_0
    SLICE_X61Y18         FDCE                                         r  tragaperrasASM_i/contador2_i/count_val_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tragaperrasASM_i/contador1_i/count_val_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            tragaperrasASM_i/contador1_i/count_val_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.471ns  (logic 0.251ns (53.331%)  route 0.220ns (46.669%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y18         FDCE                         0.000     0.000 r  tragaperrasASM_i/contador1_i/count_val_reg[1]/C
    SLICE_X65Y18         FDCE (Prop_fdce_C_Q)         0.206     0.206 r  tragaperrasASM_i/contador1_i/count_val_reg[1]/Q
                         net (fo=11, routed)          0.220     0.426    tragaperrasASM_i/contador1_i/count_val[1]
    SLICE_X65Y18         LUT4 (Prop_lut4_I0_O)        0.045     0.471 r  tragaperrasASM_i/contador1_i/count_val[1]_i_1/O
                         net (fo=1, routed)           0.000     0.471    tragaperrasASM_i/contador1_i/p_0_in[1]
    SLICE_X65Y18         FDCE                                         r  tragaperrasASM_i/contador1_i/count_val_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tragaperrasASM_i/contador1_i/count_val_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            tragaperrasASM_i/contador1_i/count_val_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.472ns  (logic 0.252ns (53.430%)  route 0.220ns (46.570%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y18         FDCE                         0.000     0.000 r  tragaperrasASM_i/contador1_i/count_val_reg[1]/C
    SLICE_X65Y18         FDCE (Prop_fdce_C_Q)         0.206     0.206 r  tragaperrasASM_i/contador1_i/count_val_reg[1]/Q
                         net (fo=11, routed)          0.220     0.426    tragaperrasASM_i/contador1_i/count_val[1]
    SLICE_X65Y18         LUT4 (Prop_lut4_I3_O)        0.046     0.472 r  tragaperrasASM_i/contador1_i/count_val[3]_i_1__0/O
                         net (fo=1, routed)           0.000     0.472    tragaperrasASM_i/contador1_i/p_0_in[3]
    SLICE_X65Y18         FDCE                                         r  tragaperrasASM_i/contador1_i/count_val_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tragaperrasASM_i/contador1_i/count_val_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            tragaperrasASM_i/contador1_i/count_val_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.505ns  (logic 0.251ns (49.656%)  route 0.254ns (50.344%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y18         FDCE                         0.000     0.000 r  tragaperrasASM_i/contador1_i/count_val_reg[0]/C
    SLICE_X65Y18         FDCE (Prop_fdce_C_Q)         0.206     0.206 f  tragaperrasASM_i/contador1_i/count_val_reg[0]/Q
                         net (fo=12, routed)          0.254     0.460    tragaperrasASM_i/contador1_i/count_val[0]
    SLICE_X65Y18         LUT1 (Prop_lut1_I0_O)        0.045     0.505 r  tragaperrasASM_i/contador1_i/count_val[0]_i_1/O
                         net (fo=1, routed)           0.000     0.505    tragaperrasASM_i/contador1_i/p_0_in[0]
    SLICE_X65Y18         FDCE                                         r  tragaperrasASM_i/contador1_i/count_val_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tragaperrasASM_i/contador1_i/count_val_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            tragaperrasASM_i/contador1_i/count_val_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.540ns  (logic 0.255ns (47.202%)  route 0.285ns (52.798%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y18         FDCE                         0.000     0.000 r  tragaperrasASM_i/contador1_i/count_val_reg[0]/C
    SLICE_X65Y18         FDCE (Prop_fdce_C_Q)         0.206     0.206 r  tragaperrasASM_i/contador1_i/count_val_reg[0]/Q
                         net (fo=12, routed)          0.180     0.386    tragaperrasASM_i/contador1_i/count_val[0]
    SLICE_X63Y18         LUT3 (Prop_lut3_I1_O)        0.049     0.435 r  tragaperrasASM_i/contador1_i/count_val[2]_i_1/O
                         net (fo=1, routed)           0.105     0.540    tragaperrasASM_i/contador1_i/p_0_in[2]
    SLICE_X65Y18         FDCE                                         r  tragaperrasASM_i/contador1_i/count_val_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            tragaperrasASM_i/contador2_i/count_val_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.934ns  (logic 0.219ns (11.344%)  route 1.714ns (88.656%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  rst_IBUF_inst/O
                         net (fo=180, routed)         1.714     1.934    tragaperrasASM_i/contador2_i/SR[0]
    SLICE_X61Y18         FDCE                                         f  tragaperrasASM_i/contador2_i/count_val_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            tragaperrasASM_i/contador2_i/count_val_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.934ns  (logic 0.219ns (11.344%)  route 1.714ns (88.656%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  rst_IBUF_inst/O
                         net (fo=180, routed)         1.714     1.934    tragaperrasASM_i/contador2_i/SR[0]
    SLICE_X61Y18         FDCE                                         f  tragaperrasASM_i/contador2_i/count_val_reg[1]/CLR
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            35 Endpoints
Min Delay            35 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tragaperrasASM_i/FSM_onehot_estado_actual_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.140ns  (logic 4.577ns (41.084%)  route 6.563ns (58.916%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         1.627     5.148    tragaperrasASM_i/CLK
    SLICE_X63Y18         FDCE                                         r  tragaperrasASM_i/FSM_onehot_estado_actual_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y18         FDCE (Prop_fdce_C_Q)         0.419     5.567 r  tragaperrasASM_i/FSM_onehot_estado_actual_reg[2]/Q
                         net (fo=11, routed)          0.886     6.453    tragaperrasASM_i/timer_5s_en
    SLICE_X61Y18         LUT3 (Prop_lut3_I1_O)        0.327     6.780 r  tragaperrasASM_i/leds_OBUF[15]_inst_i_3/O
                         net (fo=16, routed)          1.640     8.420    efectosLEDs_i/opCodeLeds[1]
    SLICE_X58Y27         LUT6 (Prop_lut6_I5_O)        0.326     8.746 r  efectosLEDs_i/leds_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.037    12.784    leds_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.505    16.288 r  leds_OBUF[0]_inst/O
                         net (fo=0)                   0.000    16.288    leds[0]
    U16                                                               r  leds[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tragaperrasASM_i/FSM_onehot_estado_actual_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.881ns  (logic 4.602ns (42.289%)  route 6.280ns (57.711%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         1.627     5.148    tragaperrasASM_i/CLK
    SLICE_X63Y18         FDCE                                         r  tragaperrasASM_i/FSM_onehot_estado_actual_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y18         FDCE (Prop_fdce_C_Q)         0.419     5.567 r  tragaperrasASM_i/FSM_onehot_estado_actual_reg[2]/Q
                         net (fo=11, routed)          0.886     6.453    tragaperrasASM_i/timer_5s_en
    SLICE_X61Y18         LUT3 (Prop_lut3_I1_O)        0.327     6.780 r  tragaperrasASM_i/leds_OBUF[15]_inst_i_3/O
                         net (fo=16, routed)          1.635     8.415    efectosLEDs_i/opCodeLeds[1]
    SLICE_X58Y27         LUT6 (Prop_lut6_I5_O)        0.326     8.741 r  efectosLEDs_i/leds_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.759    12.500    leds_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         3.530    16.030 r  leds_OBUF[1]_inst/O
                         net (fo=0)                   0.000    16.030    leds[1]
    E19                                                               r  leds[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tragaperrasASM_i/FSM_onehot_estado_actual_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.560ns  (logic 4.225ns (40.014%)  route 6.335ns (59.986%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         1.627     5.148    tragaperrasASM_i/CLK
    SLICE_X63Y18         FDPE                                         r  tragaperrasASM_i/FSM_onehot_estado_actual_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y18         FDPE (Prop_fdpe_C_Q)         0.456     5.604 f  tragaperrasASM_i/FSM_onehot_estado_actual_reg[0]/Q
                         net (fo=21, routed)          0.865     6.469    tragaperrasASM_i/contador1_i/leds_OBUF[15]_inst_i_1
    SLICE_X61Y18         LUT5 (Prop_lut5_I1_O)        0.124     6.593 r  tragaperrasASM_i/contador1_i/leds_OBUF[15]_inst_i_2/O
                         net (fo=16, routed)          1.637     8.230    efectosLEDs_i/opCodeLeds[0]
    SLICE_X63Y27         LUT6 (Prop_lut6_I4_O)        0.124     8.354 r  efectosLEDs_i/leds_OBUF[15]_inst_i_1/O
                         net (fo=1, routed)           3.833    12.187    leds_OBUF[15]
    L1                   OBUF (Prop_obuf_I_O)         3.521    15.708 r  leds_OBUF[15]_inst/O
                         net (fo=0)                   0.000    15.708    leds[15]
    L1                                                                r  leds[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tragaperrasASM_i/FSM_onehot_estado_actual_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.518ns  (logic 4.211ns (40.040%)  route 6.306ns (59.960%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         1.627     5.148    tragaperrasASM_i/CLK
    SLICE_X63Y18         FDPE                                         r  tragaperrasASM_i/FSM_onehot_estado_actual_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y18         FDPE (Prop_fdpe_C_Q)         0.456     5.604 f  tragaperrasASM_i/FSM_onehot_estado_actual_reg[0]/Q
                         net (fo=21, routed)          0.865     6.469    tragaperrasASM_i/contador1_i/leds_OBUF[15]_inst_i_1
    SLICE_X61Y18         LUT5 (Prop_lut5_I1_O)        0.124     6.593 r  tragaperrasASM_i/contador1_i/leds_OBUF[15]_inst_i_2/O
                         net (fo=16, routed)          1.942     8.535    efectosLEDs_i/opCodeLeds[0]
    SLICE_X64Y25         LUT6 (Prop_lut6_I4_O)        0.124     8.659 r  efectosLEDs_i/leds_OBUF[13]_inst_i_1/O
                         net (fo=1, routed)           3.500    12.159    leds_OBUF[13]
    N3                   OBUF (Prop_obuf_I_O)         3.507    15.666 r  leds_OBUF[13]_inst/O
                         net (fo=0)                   0.000    15.666    leds[13]
    N3                                                                r  leds[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tragaperrasASM_i/FSM_onehot_estado_actual_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.397ns  (logic 4.576ns (44.011%)  route 5.821ns (55.989%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         1.627     5.148    tragaperrasASM_i/CLK
    SLICE_X63Y18         FDCE                                         r  tragaperrasASM_i/FSM_onehot_estado_actual_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y18         FDCE (Prop_fdce_C_Q)         0.419     5.567 r  tragaperrasASM_i/FSM_onehot_estado_actual_reg[2]/Q
                         net (fo=11, routed)          0.886     6.453    tragaperrasASM_i/timer_5s_en
    SLICE_X61Y18         LUT3 (Prop_lut3_I1_O)        0.327     6.780 r  tragaperrasASM_i/leds_OBUF[15]_inst_i_3/O
                         net (fo=16, routed)          1.529     8.310    efectosLEDs_i/opCodeLeds[1]
    SLICE_X63Y26         LUT6 (Prop_lut6_I5_O)        0.326     8.636 r  efectosLEDs_i/leds_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           3.406    12.042    leds_OBUF[8]
    V13                  OBUF (Prop_obuf_I_O)         3.504    15.546 r  leds_OBUF[8]_inst/O
                         net (fo=0)                   0.000    15.546    leds[8]
    V13                                                               r  leds[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tragaperrasASM_i/FSM_onehot_estado_actual_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.315ns  (logic 4.573ns (44.334%)  route 5.742ns (55.666%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         1.627     5.148    tragaperrasASM_i/CLK
    SLICE_X63Y18         FDCE                                         r  tragaperrasASM_i/FSM_onehot_estado_actual_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y18         FDCE (Prop_fdce_C_Q)         0.419     5.567 r  tragaperrasASM_i/FSM_onehot_estado_actual_reg[2]/Q
                         net (fo=11, routed)          0.886     6.453    tragaperrasASM_i/timer_5s_en
    SLICE_X61Y18         LUT3 (Prop_lut3_I1_O)        0.327     6.780 r  tragaperrasASM_i/leds_OBUF[15]_inst_i_3/O
                         net (fo=16, routed)          1.262     8.042    efectosLEDs_i/opCodeLeds[1]
    SLICE_X58Y22         LUT6 (Prop_lut6_I5_O)        0.326     8.368 r  efectosLEDs_i/leds_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.594    11.962    leds_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         3.501    15.463 r  leds_OBUF[2]_inst/O
                         net (fo=0)                   0.000    15.463    leds[2]
    U19                                                               r  leds[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tragaperrasASM_i/FSM_onehot_estado_actual_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.211ns  (logic 4.578ns (44.837%)  route 5.632ns (55.163%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         1.627     5.148    tragaperrasASM_i/CLK
    SLICE_X63Y18         FDCE                                         r  tragaperrasASM_i/FSM_onehot_estado_actual_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y18         FDCE (Prop_fdce_C_Q)         0.419     5.567 r  tragaperrasASM_i/FSM_onehot_estado_actual_reg[2]/Q
                         net (fo=11, routed)          0.886     6.453    tragaperrasASM_i/timer_5s_en
    SLICE_X61Y18         LUT3 (Prop_lut3_I1_O)        0.327     6.780 r  tragaperrasASM_i/leds_OBUF[15]_inst_i_3/O
                         net (fo=16, routed)          0.779     7.559    efectosLEDs_i/opCodeLeds[1]
    SLICE_X63Y20         LUT6 (Prop_lut6_I5_O)        0.326     7.885 r  efectosLEDs_i/leds_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.967    11.853    leds_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         3.506    15.359 r  leds_OBUF[6]_inst/O
                         net (fo=0)                   0.000    15.359    leds[6]
    U14                                                               r  leds[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tragaperrasASM_i/FSM_onehot_estado_actual_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.135ns  (logic 4.205ns (41.488%)  route 5.930ns (58.512%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         1.627     5.148    tragaperrasASM_i/CLK
    SLICE_X63Y18         FDPE                                         r  tragaperrasASM_i/FSM_onehot_estado_actual_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y18         FDPE (Prop_fdpe_C_Q)         0.456     5.604 f  tragaperrasASM_i/FSM_onehot_estado_actual_reg[0]/Q
                         net (fo=21, routed)          0.865     6.469    tragaperrasASM_i/contador1_i/leds_OBUF[15]_inst_i_1
    SLICE_X61Y18         LUT5 (Prop_lut5_I1_O)        0.124     6.593 r  tragaperrasASM_i/contador1_i/leds_OBUF[15]_inst_i_2/O
                         net (fo=16, routed)          1.138     7.731    efectosLEDs_i/opCodeLeds[0]
    SLICE_X61Y19         LUT6 (Prop_lut6_I4_O)        0.124     7.855 r  efectosLEDs_i/leds_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           3.928    11.782    leds_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         3.501    15.283 r  leds_OBUF[7]_inst/O
                         net (fo=0)                   0.000    15.283    leds[7]
    V14                                                               r  leds[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tragaperrasASM_i/FSM_onehot_estado_actual_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.003ns  (logic 4.222ns (42.210%)  route 5.780ns (57.790%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         1.627     5.148    tragaperrasASM_i/CLK
    SLICE_X63Y18         FDPE                                         r  tragaperrasASM_i/FSM_onehot_estado_actual_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y18         FDPE (Prop_fdpe_C_Q)         0.456     5.604 f  tragaperrasASM_i/FSM_onehot_estado_actual_reg[0]/Q
                         net (fo=21, routed)          0.865     6.469    tragaperrasASM_i/contador1_i/leds_OBUF[15]_inst_i_1
    SLICE_X61Y18         LUT5 (Prop_lut5_I1_O)        0.124     6.593 r  tragaperrasASM_i/contador1_i/leds_OBUF[15]_inst_i_2/O
                         net (fo=16, routed)          1.623     8.216    efectosLEDs_i/opCodeLeds[0]
    SLICE_X62Y27         LUT6 (Prop_lut6_I4_O)        0.124     8.340 r  efectosLEDs_i/leds_OBUF[12]_inst_i_1/O
                         net (fo=1, routed)           3.293    11.633    leds_OBUF[12]
    P3                   OBUF (Prop_obuf_I_O)         3.518    15.151 r  leds_OBUF[12]_inst/O
                         net (fo=0)                   0.000    15.151    leds[12]
    P3                                                                r  leds[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tragaperrasASM_i/FSM_onehot_estado_actual_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.888ns  (logic 4.581ns (46.328%)  route 5.307ns (53.672%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         1.627     5.148    tragaperrasASM_i/CLK
    SLICE_X63Y18         FDCE                                         r  tragaperrasASM_i/FSM_onehot_estado_actual_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y18         FDCE (Prop_fdce_C_Q)         0.419     5.567 r  tragaperrasASM_i/FSM_onehot_estado_actual_reg[2]/Q
                         net (fo=11, routed)          0.886     6.453    tragaperrasASM_i/timer_5s_en
    SLICE_X61Y18         LUT3 (Prop_lut3_I1_O)        0.327     6.780 r  tragaperrasASM_i/leds_OBUF[15]_inst_i_3/O
                         net (fo=16, routed)          0.972     7.752    efectosLEDs_i/opCodeLeds[1]
    SLICE_X59Y19         LUT6 (Prop_lut6_I5_O)        0.326     8.078 r  efectosLEDs_i/leds_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.450    11.527    leds_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         3.509    15.036 r  leds_OBUF[3]_inst/O
                         net (fo=0)                   0.000    15.036    leds[3]
    V19                                                               r  leds[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tragaperrasASM_i/FSM_onehot_estado_actual_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tragaperrasASM_i/contador1_i/count_val_reg[0]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.276ns  (logic 0.141ns (51.023%)  route 0.135ns (48.977%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         0.588     1.471    tragaperrasASM_i/CLK
    SLICE_X63Y18         FDCE                                         r  tragaperrasASM_i/FSM_onehot_estado_actual_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y18         FDCE (Prop_fdce_C_Q)         0.141     1.612 r  tragaperrasASM_i/FSM_onehot_estado_actual_reg[1]/Q
                         net (fo=13, routed)          0.135     1.747    tragaperrasASM_i/contador1_i/en_cont1
    SLICE_X65Y18         FDCE                                         r  tragaperrasASM_i/contador1_i/count_val_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tragaperrasASM_i/FSM_onehot_estado_actual_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tragaperrasASM_i/contador1_i/count_val_reg[1]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.276ns  (logic 0.141ns (51.023%)  route 0.135ns (48.977%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         0.588     1.471    tragaperrasASM_i/CLK
    SLICE_X63Y18         FDCE                                         r  tragaperrasASM_i/FSM_onehot_estado_actual_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y18         FDCE (Prop_fdce_C_Q)         0.141     1.612 r  tragaperrasASM_i/FSM_onehot_estado_actual_reg[1]/Q
                         net (fo=13, routed)          0.135     1.747    tragaperrasASM_i/contador1_i/en_cont1
    SLICE_X65Y18         FDCE                                         r  tragaperrasASM_i/contador1_i/count_val_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tragaperrasASM_i/FSM_onehot_estado_actual_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tragaperrasASM_i/contador1_i/count_val_reg[2]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.276ns  (logic 0.141ns (51.023%)  route 0.135ns (48.977%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         0.588     1.471    tragaperrasASM_i/CLK
    SLICE_X63Y18         FDCE                                         r  tragaperrasASM_i/FSM_onehot_estado_actual_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y18         FDCE (Prop_fdce_C_Q)         0.141     1.612 r  tragaperrasASM_i/FSM_onehot_estado_actual_reg[1]/Q
                         net (fo=13, routed)          0.135     1.747    tragaperrasASM_i/contador1_i/en_cont1
    SLICE_X65Y18         FDCE                                         r  tragaperrasASM_i/contador1_i/count_val_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tragaperrasASM_i/FSM_onehot_estado_actual_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tragaperrasASM_i/contador1_i/count_val_reg[3]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.276ns  (logic 0.141ns (51.023%)  route 0.135ns (48.977%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         0.588     1.471    tragaperrasASM_i/CLK
    SLICE_X63Y18         FDCE                                         r  tragaperrasASM_i/FSM_onehot_estado_actual_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y18         FDCE (Prop_fdce_C_Q)         0.141     1.612 r  tragaperrasASM_i/FSM_onehot_estado_actual_reg[1]/Q
                         net (fo=13, routed)          0.135     1.747    tragaperrasASM_i/contador1_i/en_cont1
    SLICE_X65Y18         FDCE                                         r  tragaperrasASM_i/contador1_i/count_val_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tragaperrasASM_i/FSM_onehot_estado_actual_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tragaperrasASM_i/contador2_i/count_val_reg[0]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.310ns  (logic 0.141ns (45.479%)  route 0.169ns (54.521%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         0.588     1.471    tragaperrasASM_i/CLK
    SLICE_X63Y18         FDCE                                         r  tragaperrasASM_i/FSM_onehot_estado_actual_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y18         FDCE (Prop_fdce_C_Q)         0.141     1.612 r  tragaperrasASM_i/FSM_onehot_estado_actual_reg[1]/Q
                         net (fo=13, routed)          0.169     1.781    tragaperrasASM_i/contador2_i/en_cont1
    SLICE_X61Y18         FDCE                                         r  tragaperrasASM_i/contador2_i/count_val_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tragaperrasASM_i/FSM_onehot_estado_actual_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tragaperrasASM_i/contador2_i/count_val_reg[1]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.310ns  (logic 0.141ns (45.479%)  route 0.169ns (54.521%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         0.588     1.471    tragaperrasASM_i/CLK
    SLICE_X63Y18         FDCE                                         r  tragaperrasASM_i/FSM_onehot_estado_actual_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y18         FDCE (Prop_fdce_C_Q)         0.141     1.612 r  tragaperrasASM_i/FSM_onehot_estado_actual_reg[1]/Q
                         net (fo=13, routed)          0.169     1.781    tragaperrasASM_i/contador2_i/en_cont1
    SLICE_X61Y18         FDCE                                         r  tragaperrasASM_i/contador2_i/count_val_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tragaperrasASM_i/FSM_onehot_estado_actual_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tragaperrasASM_i/contador2_i/count_val_reg[2]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.310ns  (logic 0.141ns (45.479%)  route 0.169ns (54.521%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         0.588     1.471    tragaperrasASM_i/CLK
    SLICE_X63Y18         FDCE                                         r  tragaperrasASM_i/FSM_onehot_estado_actual_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y18         FDCE (Prop_fdce_C_Q)         0.141     1.612 r  tragaperrasASM_i/FSM_onehot_estado_actual_reg[1]/Q
                         net (fo=13, routed)          0.169     1.781    tragaperrasASM_i/contador2_i/en_cont1
    SLICE_X61Y18         FDCE                                         r  tragaperrasASM_i/contador2_i/count_val_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tragaperrasASM_i/FSM_onehot_estado_actual_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tragaperrasASM_i/contador2_i/count_val_reg[3]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.310ns  (logic 0.141ns (45.479%)  route 0.169ns (54.521%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         0.588     1.471    tragaperrasASM_i/CLK
    SLICE_X63Y18         FDCE                                         r  tragaperrasASM_i/FSM_onehot_estado_actual_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y18         FDCE (Prop_fdce_C_Q)         0.141     1.612 r  tragaperrasASM_i/FSM_onehot_estado_actual_reg[1]/Q
                         net (fo=13, routed)          0.169     1.781    tragaperrasASM_i/contador2_i/en_cont1
    SLICE_X61Y18         FDCE                                         r  tragaperrasASM_i/contador2_i/count_val_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 efectosLEDs_i/alternar_reg[11]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.926ns  (logic 1.414ns (73.429%)  route 0.512ns (26.571%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         0.585     1.468    efectosLEDs_i/CLK
    SLICE_X64Y27         FDSE                                         r  efectosLEDs_i/alternar_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDSE (Prop_fdse_C_Q)         0.164     1.632 r  efectosLEDs_i/alternar_reg[11]/Q
                         net (fo=2, routed)           0.154     1.786    efectosLEDs_i/alternar[11]
    SLICE_X64Y27         LUT6 (Prop_lut6_I1_O)        0.045     1.831 r  efectosLEDs_i/leds_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           0.357     2.189    leds_OBUF[11]
    U3                   OBUF (Prop_obuf_I_O)         1.205     3.394 r  leds_OBUF[11]_inst/O
                         net (fo=0)                   0.000     3.394    leds[11]
    U3                                                                r  leds[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 efectosLEDs_i/alternar_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.050ns  (logic 1.412ns (68.905%)  route 0.637ns (31.095%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         0.583     1.466    efectosLEDs_i/CLK
    SLICE_X63Y26         FDRE                                         r  efectosLEDs_i/alternar_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y26         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  efectosLEDs_i/alternar_reg[10]/Q
                         net (fo=2, routed)           0.196     1.803    efectosLEDs_i/alternar[10]
    SLICE_X64Y26         LUT6 (Prop_lut6_I1_O)        0.045     1.848 r  efectosLEDs_i/leds_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           0.441     2.289    leds_OBUF[10]
    W3                   OBUF (Prop_obuf_I_O)         1.226     3.516 r  leds_OBUF[10]_inst/O
                         net (fo=0)                   0.000     3.516    leds[10]
    W3                                                                r  leds[10] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           199 Endpoints
Min Delay           199 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            efectosLEDs_i/cuenta_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.373ns  (logic 1.575ns (21.364%)  route 5.798ns (78.636%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  rst_IBUF_inst/O
                         net (fo=180, routed)         5.071     6.522    efectosLEDs_i/SR[0]
    SLICE_X62Y24         LUT2 (Prop_lut2_I0_O)        0.124     6.646 r  efectosLEDs_i/cuenta[0]_i_1/O
                         net (fo=26, routed)          0.728     7.373    efectosLEDs_i/cuenta[0]_i_1_n_0
    SLICE_X61Y27         FDRE                                         r  efectosLEDs_i/cuenta_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         1.504     4.845    efectosLEDs_i/CLK
    SLICE_X61Y27         FDRE                                         r  efectosLEDs_i/cuenta_reg[24]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            efectosLEDs_i/cuenta_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.373ns  (logic 1.575ns (21.364%)  route 5.798ns (78.636%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  rst_IBUF_inst/O
                         net (fo=180, routed)         5.071     6.522    efectosLEDs_i/SR[0]
    SLICE_X62Y24         LUT2 (Prop_lut2_I0_O)        0.124     6.646 r  efectosLEDs_i/cuenta[0]_i_1/O
                         net (fo=26, routed)          0.728     7.373    efectosLEDs_i/cuenta[0]_i_1_n_0
    SLICE_X61Y27         FDRE                                         r  efectosLEDs_i/cuenta_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         1.504     4.845    efectosLEDs_i/CLK
    SLICE_X61Y27         FDRE                                         r  efectosLEDs_i/cuenta_reg[25]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            efectosLEDs_i/cuenta_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.373ns  (logic 1.575ns (21.365%)  route 5.798ns (78.635%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  rst_IBUF_inst/O
                         net (fo=180, routed)         5.071     6.522    efectosLEDs_i/SR[0]
    SLICE_X62Y24         LUT2 (Prop_lut2_I0_O)        0.124     6.646 r  efectosLEDs_i/cuenta[0]_i_1/O
                         net (fo=26, routed)          0.727     7.373    efectosLEDs_i/cuenta[0]_i_1_n_0
    SLICE_X61Y26         FDRE                                         r  efectosLEDs_i/cuenta_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         1.503     4.844    efectosLEDs_i/CLK
    SLICE_X61Y26         FDRE                                         r  efectosLEDs_i/cuenta_reg[20]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            efectosLEDs_i/cuenta_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.373ns  (logic 1.575ns (21.365%)  route 5.798ns (78.635%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  rst_IBUF_inst/O
                         net (fo=180, routed)         5.071     6.522    efectosLEDs_i/SR[0]
    SLICE_X62Y24         LUT2 (Prop_lut2_I0_O)        0.124     6.646 r  efectosLEDs_i/cuenta[0]_i_1/O
                         net (fo=26, routed)          0.727     7.373    efectosLEDs_i/cuenta[0]_i_1_n_0
    SLICE_X61Y26         FDRE                                         r  efectosLEDs_i/cuenta_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         1.503     4.844    efectosLEDs_i/CLK
    SLICE_X61Y26         FDRE                                         r  efectosLEDs_i/cuenta_reg[21]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            efectosLEDs_i/cuenta_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.373ns  (logic 1.575ns (21.365%)  route 5.798ns (78.635%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  rst_IBUF_inst/O
                         net (fo=180, routed)         5.071     6.522    efectosLEDs_i/SR[0]
    SLICE_X62Y24         LUT2 (Prop_lut2_I0_O)        0.124     6.646 r  efectosLEDs_i/cuenta[0]_i_1/O
                         net (fo=26, routed)          0.727     7.373    efectosLEDs_i/cuenta[0]_i_1_n_0
    SLICE_X61Y26         FDRE                                         r  efectosLEDs_i/cuenta_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         1.503     4.844    efectosLEDs_i/CLK
    SLICE_X61Y26         FDRE                                         r  efectosLEDs_i/cuenta_reg[22]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            efectosLEDs_i/cuenta_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.373ns  (logic 1.575ns (21.365%)  route 5.798ns (78.635%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  rst_IBUF_inst/O
                         net (fo=180, routed)         5.071     6.522    efectosLEDs_i/SR[0]
    SLICE_X62Y24         LUT2 (Prop_lut2_I0_O)        0.124     6.646 r  efectosLEDs_i/cuenta[0]_i_1/O
                         net (fo=26, routed)          0.727     7.373    efectosLEDs_i/cuenta[0]_i_1_n_0
    SLICE_X61Y26         FDRE                                         r  efectosLEDs_i/cuenta_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         1.503     4.844    efectosLEDs_i/CLK
    SLICE_X61Y26         FDRE                                         r  efectosLEDs_i/cuenta_reg[23]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            efectosLEDs_i/cuenta_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.334ns  (logic 1.575ns (21.480%)  route 5.758ns (78.520%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  rst_IBUF_inst/O
                         net (fo=180, routed)         5.071     6.522    efectosLEDs_i/SR[0]
    SLICE_X62Y24         LUT2 (Prop_lut2_I0_O)        0.124     6.646 r  efectosLEDs_i/cuenta[0]_i_1/O
                         net (fo=26, routed)          0.688     7.334    efectosLEDs_i/cuenta[0]_i_1_n_0
    SLICE_X61Y21         FDRE                                         r  efectosLEDs_i/cuenta_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         1.506     4.847    efectosLEDs_i/CLK
    SLICE_X61Y21         FDRE                                         r  efectosLEDs_i/cuenta_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            efectosLEDs_i/cuenta_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.334ns  (logic 1.575ns (21.480%)  route 5.758ns (78.520%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  rst_IBUF_inst/O
                         net (fo=180, routed)         5.071     6.522    efectosLEDs_i/SR[0]
    SLICE_X62Y24         LUT2 (Prop_lut2_I0_O)        0.124     6.646 r  efectosLEDs_i/cuenta[0]_i_1/O
                         net (fo=26, routed)          0.688     7.334    efectosLEDs_i/cuenta[0]_i_1_n_0
    SLICE_X61Y21         FDRE                                         r  efectosLEDs_i/cuenta_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         1.506     4.847    efectosLEDs_i/CLK
    SLICE_X61Y21         FDRE                                         r  efectosLEDs_i/cuenta_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            efectosLEDs_i/cuenta_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.334ns  (logic 1.575ns (21.480%)  route 5.758ns (78.520%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  rst_IBUF_inst/O
                         net (fo=180, routed)         5.071     6.522    efectosLEDs_i/SR[0]
    SLICE_X62Y24         LUT2 (Prop_lut2_I0_O)        0.124     6.646 r  efectosLEDs_i/cuenta[0]_i_1/O
                         net (fo=26, routed)          0.688     7.334    efectosLEDs_i/cuenta[0]_i_1_n_0
    SLICE_X61Y21         FDRE                                         r  efectosLEDs_i/cuenta_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         1.506     4.847    efectosLEDs_i/CLK
    SLICE_X61Y21         FDRE                                         r  efectosLEDs_i/cuenta_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            efectosLEDs_i/cuenta_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.334ns  (logic 1.575ns (21.480%)  route 5.758ns (78.520%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  rst_IBUF_inst/O
                         net (fo=180, routed)         5.071     6.522    efectosLEDs_i/SR[0]
    SLICE_X62Y24         LUT2 (Prop_lut2_I0_O)        0.124     6.646 r  efectosLEDs_i/cuenta[0]_i_1/O
                         net (fo=26, routed)          0.688     7.334    efectosLEDs_i/cuenta[0]_i_1_n_0
    SLICE_X61Y21         FDRE                                         r  efectosLEDs_i/cuenta_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         1.506     4.847    efectosLEDs_i/CLK
    SLICE_X61Y21         FDRE                                         r  efectosLEDs_i/cuenta_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inicio
                            (input port)
  Destination:            debouncer_incio/XSyncAnterior_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.346ns  (logic 0.210ns (15.568%)  route 1.136ns (84.432%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  inicio (IN)
                         net (fo=0)                   0.000     0.000    inicio
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  inicio_IBUF_inst/O
                         net (fo=1, routed)           1.136     1.346    debouncer_incio/inicio_IBUF
    SLICE_X54Y15         FDCE                                         r  debouncer_incio/XSyncAnterior_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         0.831     1.958    debouncer_incio/CLK
    SLICE_X54Y15         FDCE                                         r  debouncer_incio/XSyncAnterior_reg/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            debouncer_incio/count_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.414ns  (logic 0.219ns (15.515%)  route 1.195ns (84.485%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.956ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  rst_IBUF_inst/O
                         net (fo=180, routed)         1.195     1.414    debouncer_incio/SR[0]
    SLICE_X56Y17         FDCE                                         f  debouncer_incio/count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         0.829     1.956    debouncer_incio/CLK
    SLICE_X56Y17         FDCE                                         r  debouncer_incio/count_reg[4]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            debouncer_incio/count_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.414ns  (logic 0.219ns (15.515%)  route 1.195ns (84.485%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.956ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  rst_IBUF_inst/O
                         net (fo=180, routed)         1.195     1.414    debouncer_incio/SR[0]
    SLICE_X56Y17         FDCE                                         f  debouncer_incio/count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         0.829     1.956    debouncer_incio/CLK
    SLICE_X56Y17         FDCE                                         r  debouncer_incio/count_reg[5]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            debouncer_incio/count_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.414ns  (logic 0.219ns (15.515%)  route 1.195ns (84.485%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.956ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  rst_IBUF_inst/O
                         net (fo=180, routed)         1.195     1.414    debouncer_incio/SR[0]
    SLICE_X56Y17         FDCE                                         f  debouncer_incio/count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         0.829     1.956    debouncer_incio/CLK
    SLICE_X56Y17         FDCE                                         r  debouncer_incio/count_reg[6]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            debouncer_incio/count_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.414ns  (logic 0.219ns (15.515%)  route 1.195ns (84.485%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.956ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  rst_IBUF_inst/O
                         net (fo=180, routed)         1.195     1.414    debouncer_incio/SR[0]
    SLICE_X56Y17         FDCE                                         f  debouncer_incio/count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         0.829     1.956    debouncer_incio/CLK
    SLICE_X56Y17         FDCE                                         r  debouncer_incio/count_reg[7]/C

Slack:                    inf
  Source:                 fin
                            (input port)
  Destination:            debouncer_fin/XSyncAnterior_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.438ns  (logic 0.219ns (15.249%)  route 1.219ns (84.751%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  fin (IN)
                         net (fo=0)                   0.000     0.000    fin
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  fin_IBUF_inst/O
                         net (fo=1, routed)           1.219     1.438    debouncer_fin/fin_IBUF
    SLICE_X58Y16         FDCE                                         r  debouncer_fin/XSyncAnterior_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         0.857     1.984    debouncer_fin/CLK
    SLICE_X58Y16         FDCE                                         r  debouncer_fin/XSyncAnterior_reg/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            debouncer_incio/XSyncAnterior_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.463ns  (logic 0.219ns (14.994%)  route 1.244ns (85.006%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  rst_IBUF_inst/O
                         net (fo=180, routed)         1.244     1.463    debouncer_incio/SR[0]
    SLICE_X54Y15         FDCE                                         f  debouncer_incio/XSyncAnterior_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         0.831     1.958    debouncer_incio/CLK
    SLICE_X54Y15         FDCE                                         r  debouncer_incio/XSyncAnterior_reg/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            debouncer_incio/XSync_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.463ns  (logic 0.219ns (14.994%)  route 1.244ns (85.006%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  rst_IBUF_inst/O
                         net (fo=180, routed)         1.244     1.463    debouncer_incio/SR[0]
    SLICE_X54Y15         FDCE                                         f  debouncer_incio/XSync_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         0.831     1.958    debouncer_incio/CLK
    SLICE_X54Y15         FDCE                                         r  debouncer_incio/XSync_reg/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            debouncer_incio/FSM_sequential_state_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.475ns  (logic 0.219ns (14.876%)  route 1.255ns (85.124%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.955ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  rst_IBUF_inst/O
                         net (fo=180, routed)         1.255     1.475    debouncer_incio/SR[0]
    SLICE_X57Y18         FDCE                                         f  debouncer_incio/FSM_sequential_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         0.828     1.955    debouncer_incio/CLK
    SLICE_X57Y18         FDCE                                         r  debouncer_incio/FSM_sequential_state_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            debouncer_incio/FSM_sequential_state_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.475ns  (logic 0.219ns (14.876%)  route 1.255ns (85.124%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.955ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  rst_IBUF_inst/O
                         net (fo=180, routed)         1.255     1.475    debouncer_incio/SR[0]
    SLICE_X57Y18         FDCE                                         f  debouncer_incio/FSM_sequential_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         0.828     1.955    debouncer_incio/CLK
    SLICE_X57Y18         FDCE                                         r  debouncer_incio/FSM_sequential_state_reg[1]/C





