{
  "design": {
    "design_info": {
      "boundary_crc": "0xEE1C0F96EDCFBC87",
      "device": "xc7a200tfbg676-2",
      "gen_directory": "../../../../Final TDC_StartStop.gen/sources_1/bd/blockdesign",
      "name": "blockdesign",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2023.2",
      "validated": "true"
    },
    "design_tree": {
      "axi_quad_spi_0": ""
    },
    "interface_ports": {
      "STARTUP_IO_0": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:display_startup_io:startup_io:1.0",
        "vlnv": "xilinx.com:display_startup_io:startup_io_rtl:1.0",
        "port_maps": {
          "cfgclk": {
            "physical_name": "STARTUP_IO_0_cfgclk",
            "direction": "O"
          },
          "cfgmclk": {
            "physical_name": "STARTUP_IO_0_cfgmclk",
            "direction": "O"
          },
          "eos": {
            "physical_name": "STARTUP_IO_0_eos",
            "direction": "O"
          },
          "preq": {
            "physical_name": "STARTUP_IO_0_preq",
            "direction": "O"
          }
        }
      },
      "AXI_LITE_0": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
        "parameters": {
          "ADDR_WIDTH": {
            "value": "7"
          },
          "ARUSER_WIDTH": {
            "value": "0"
          },
          "AWUSER_WIDTH": {
            "value": "0"
          },
          "BUSER_WIDTH": {
            "value": "0"
          },
          "CLK_DOMAIN": {
            "value": "blockdesign_s_axi_aclk_0",
            "value_src": "default"
          },
          "DATA_WIDTH": {
            "value": "32"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "HAS_BRESP": {
            "value": "1"
          },
          "HAS_BURST": {
            "value": "0"
          },
          "HAS_CACHE": {
            "value": "0"
          },
          "HAS_LOCK": {
            "value": "0"
          },
          "HAS_PROT": {
            "value": "0"
          },
          "HAS_QOS": {
            "value": "0"
          },
          "HAS_REGION": {
            "value": "0"
          },
          "HAS_RRESP": {
            "value": "1"
          },
          "HAS_WSTRB": {
            "value": "1"
          },
          "ID_WIDTH": {
            "value": "0"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "MAX_BURST_LENGTH": {
            "value": "1"
          },
          "NUM_READ_OUTSTANDING": {
            "value": "1"
          },
          "NUM_READ_THREADS": {
            "value": "1"
          },
          "NUM_WRITE_OUTSTANDING": {
            "value": "1"
          },
          "NUM_WRITE_THREADS": {
            "value": "1"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          },
          "PROTOCOL": {
            "value": "AXI4LITE"
          },
          "READ_WRITE_MODE": {
            "value": "READ_WRITE"
          },
          "RUSER_BITS_PER_BYTE": {
            "value": "0"
          },
          "RUSER_WIDTH": {
            "value": "0"
          },
          "SUPPORTS_NARROW_BURST": {
            "value": "0"
          },
          "WUSER_BITS_PER_BYTE": {
            "value": "0"
          },
          "WUSER_WIDTH": {
            "value": "0"
          }
        },
        "address_space_ref": "AXI_LITE_0",
        "base_address": {
          "minimum": "0x00000000",
          "maximum": "0x0000007F",
          "width": "7"
        },
        "port_maps": {
          "ARADDR": {
            "physical_name": "AXI_LITE_0_araddr",
            "direction": "I",
            "left": "6",
            "right": "0"
          },
          "ARREADY": {
            "physical_name": "AXI_LITE_0_arready",
            "direction": "O"
          },
          "ARVALID": {
            "physical_name": "AXI_LITE_0_arvalid",
            "direction": "I"
          },
          "AWADDR": {
            "physical_name": "AXI_LITE_0_awaddr",
            "direction": "I",
            "left": "6",
            "right": "0"
          },
          "AWREADY": {
            "physical_name": "AXI_LITE_0_awready",
            "direction": "O"
          },
          "AWVALID": {
            "physical_name": "AXI_LITE_0_awvalid",
            "direction": "I"
          },
          "BREADY": {
            "physical_name": "AXI_LITE_0_bready",
            "direction": "I"
          },
          "BRESP": {
            "physical_name": "AXI_LITE_0_bresp",
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "BVALID": {
            "physical_name": "AXI_LITE_0_bvalid",
            "direction": "O"
          },
          "RDATA": {
            "physical_name": "AXI_LITE_0_rdata",
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "RREADY": {
            "physical_name": "AXI_LITE_0_rready",
            "direction": "I"
          },
          "RRESP": {
            "physical_name": "AXI_LITE_0_rresp",
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "RVALID": {
            "physical_name": "AXI_LITE_0_rvalid",
            "direction": "O"
          },
          "WDATA": {
            "physical_name": "AXI_LITE_0_wdata",
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "WREADY": {
            "physical_name": "AXI_LITE_0_wready",
            "direction": "O"
          },
          "WSTRB": {
            "physical_name": "AXI_LITE_0_wstrb",
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "WVALID": {
            "physical_name": "AXI_LITE_0_wvalid",
            "direction": "I"
          }
        }
      },
      "SPI_0_0": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:spi:1.0",
        "vlnv": "xilinx.com:interface:spi_rtl:1.0",
        "port_maps": {
          "IO0_I": {
            "physical_name": "SPI_0_0_io0_i",
            "direction": "I"
          },
          "IO0_O": {
            "physical_name": "SPI_0_0_io0_o",
            "direction": "O"
          },
          "IO0_T": {
            "physical_name": "SPI_0_0_io0_t",
            "direction": "O"
          },
          "IO1_I": {
            "physical_name": "SPI_0_0_io1_i",
            "direction": "I"
          },
          "IO1_O": {
            "physical_name": "SPI_0_0_io1_o",
            "direction": "O"
          },
          "IO1_T": {
            "physical_name": "SPI_0_0_io1_t",
            "direction": "O"
          },
          "SS_I": {
            "physical_name": "SPI_0_0_ss_i",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "SS_O": {
            "physical_name": "SPI_0_0_ss_o",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "SS_T": {
            "physical_name": "SPI_0_0_ss_t",
            "direction": "O"
          }
        }
      }
    },
    "ports": {
      "ip2intc_irpt_0": {
        "type": "intr",
        "direction": "O",
        "parameters": {
          "PortWidth": {
            "value": "1",
            "value_src": "default"
          },
          "SENSITIVITY": {
            "value": "EDGE_RISING",
            "value_src": "const_prop"
          }
        }
      },
      "ext_spi_clk_0": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "blockdesign_ext_spi_clk_0",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "s_axi_aclk_0": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "ASSOCIATED_BUSIF": {
            "value": "AXI_LITE_0",
            "value_src": "default"
          },
          "ASSOCIATED_RESET": {
            "value": "s_axi_aresetn_0",
            "value_src": "default"
          },
          "CLK_DOMAIN": {
            "value": "blockdesign_s_axi_aclk_0",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "s_axi_aresetn_0": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default"
          }
        }
      }
    },
    "components": {
      "axi_quad_spi_0": {
        "vlnv": "xilinx.com:ip:axi_quad_spi:3.2",
        "ip_revision": "28",
        "xci_name": "blockdesign_axi_quad_spi_0_0",
        "xci_path": "ip\\blockdesign_axi_quad_spi_0_0\\blockdesign_axi_quad_spi_0_0.xci",
        "inst_hier_path": "axi_quad_spi_0",
        "parameters": {
          "C_NUM_TRANSFER_BITS": {
            "value": "32"
          },
          "C_SCK_RATIO": {
            "value": "2"
          },
          "C_SPI_MODE": {
            "value": "0"
          },
          "QSPI_BOARD_INTERFACE": {
            "value": "Custom"
          },
          "USE_BOARD_FLOW": {
            "value": "true"
          }
        }
      }
    },
    "interface_nets": {
      "AXI_LITE_0_1": {
        "interface_ports": [
          "AXI_LITE_0",
          "axi_quad_spi_0/AXI_LITE"
        ]
      },
      "axi_quad_spi_0_SPI_0": {
        "interface_ports": [
          "SPI_0_0",
          "axi_quad_spi_0/SPI_0"
        ]
      },
      "axi_quad_spi_0_STARTUP_IO": {
        "interface_ports": [
          "STARTUP_IO_0",
          "axi_quad_spi_0/STARTUP_IO"
        ]
      }
    },
    "nets": {
      "axi_quad_spi_0_ip2intc_irpt": {
        "ports": [
          "axi_quad_spi_0/ip2intc_irpt",
          "ip2intc_irpt_0"
        ]
      },
      "ext_spi_clk_0_1": {
        "ports": [
          "ext_spi_clk_0",
          "axi_quad_spi_0/ext_spi_clk"
        ]
      },
      "s_axi_aclk_0_1": {
        "ports": [
          "s_axi_aclk_0",
          "axi_quad_spi_0/s_axi_aclk"
        ]
      },
      "s_axi_aresetn_0_1": {
        "ports": [
          "s_axi_aresetn_0",
          "axi_quad_spi_0/s_axi_aresetn"
        ]
      }
    },
    "addressing": {
      "/": {
        "address_spaces": {
          "AXI_LITE_0": {
            "range": "64K",
            "width": "16"
          }
        }
      }
    }
  }
}