EESchema-LIBRARY Version 2.4
#encoding utf-8
#
# Rotary_Encoder_Switch
#
DEF Rotary_Encoder_Switch SW 0 40 Y Y 1 F N
F0 "SW" 0 260 50 H V C CNN
F1 "Rotary_Encoder_Switch" 0 -260 50 H V C CNN
F2 "" -100 160 50 H I C CNN
F3 "" 0 260 50 H I C CNN
DRAW
A 0 0 120 -899 899 0 1 10 N 0 -120 0 120
C 0 0 75 0 1 10 N
C 160 40 5 0 1 10 N
S -200 200 200 -200 0 1 10 f
P 2 0 1 10 -10 -70 -10 70 N
P 2 0 1 10 0 -120 20 -140 N
P 2 0 1 10 0 -120 20 -100 N
P 2 0 1 10 0 -70 0 70 N
P 2 0 1 10 0 120 20 100 N
P 2 0 1 10 10 70 10 -70 N
P 2 0 1 10 20 140 0 120 N
P 2 0 1 10 160 40 180 -35 N
P 3 0 1 10 200 -100 160 -100 160 -40 N
P 3 0 1 10 200 100 160 100 160 40 N
X A 1 -300 100 100 R 50 50 1 1 I
X C 2 -300 0 100 R 50 50 1 1 I
X B 3 -300 -100 100 R 50 50 1 1 I
X ~ 4 300 100 100 L 50 50 1 1 I
X ~ 5 300 -100 100 L 50 50 1 1 I
ENDDRAW
ENDDEF
#
# STM32F051R8Tx
#
DEF STM32F051R8Tx U 0 40 Y Y 1 L N
F0 "U" -2300 1925 50 H V L BNN
F1 "STM32F051R8Tx" 2300 1925 50 H V R BNN
F2 "LQFP64" 2300 1875 50 H I R TNN
F3 "" 0 0 50 H I C CNN
DRAW
S -2300 -1900 2300 1900 0 1 10 f
X VBAT 1 -2400 1200 100 R 50 50 1 1 W
X PC2/ADC_IN12 10 -2400 -300 100 R 50 50 1 1 B
X PC3/ADC_IN13 11 -2400 -400 100 R 50 50 1 1 B
X VSSA 12 100 -2000 100 U 50 50 1 1 W
X VDDA 13 100 2000 100 D 50 50 1 1 W
X ADC_IN0/COMP1_INM/COMP1_OUT/RTC_TAMP2/SYS_WKUP1/TIM2_CH1/TIM2_ETR/TSC_G1_IO1/USART2_CTS/PA0 14 2400 1600 100 L 50 50 1 1 B
X ADC_IN1/COMP1_INP/TIM2_CH2/TSC_G1_IO2/USART2_DE/USART2_RTS/PA1 15 2400 1500 100 L 50 50 1 1 B
X ADC_IN2/COMP2_INM/COMP2_OUT/TIM15_CH1/TIM2_CH3/TSC_G1_IO3/USART2_TX/PA2 16 2400 1400 100 L 50 50 1 1 B
X ADC_IN3/COMP2_INP/TIM15_CH2/TIM2_CH4/TSC_G1_IO4/USART2_RX/PA3 17 2400 1300 100 L 50 50 1 1 B
X PF4 18 -2400 600 100 R 50 50 1 1 B
X PF5 19 -2400 500 100 R 50 50 1 1 B
X PC13/RTC_OUT_ALARM/RTC_OUT_CALIB/RTC_TAMP1/RTC_TS/SYS_WKUP2 2 -2400 -1400 100 R 50 50 1 1 B
X ADC_IN4/COMP1_INM/COMP2_INM/DAC1_OUT1/I2S1_WS/SPI1_NSS/TIM14_CH1/TSC_G2_IO1/USART2_CK/PA4 20 2400 1200 100 L 50 50 1 1 B
X ADC_IN5/CEC/COMP1_INM/COMP2_INM/I2S1_CK/SPI1_SCK/TIM2_CH1/TIM2_ETR/TSC_G2_IO2/PA5 21 2400 1100 100 L 50 50 1 1 B
X ADC_IN6/COMP1_OUT/I2S1_MCK/SPI1_MISO/TIM16_CH1/TIM1_BKIN/TIM3_CH1/TSC_G2_IO3/PA6 22 2400 1000 100 L 50 50 1 1 B
X ADC_IN7/COMP2_OUT/I2S1_SD/SPI1_MOSI/TIM14_CH1/TIM17_CH1/TIM1_CH1N/TIM3_CH2/TSC_G2_IO4/PA7 23 2400 900 100 L 50 50 1 1 B
X PC4/ADC_IN14 24 -2400 -500 100 R 50 50 1 1 B
X PC5/ADC_IN15/TSC_G3_IO1 25 -2400 -600 100 R 50 50 1 1 B
X ADC_IN8/TIM1_CH2N/TIM3_CH3/TSC_G3_IO2/PB0 26 2400 -100 100 L 50 50 1 1 B
X ADC_IN9/TIM14_CH1/TIM1_CH3N/TIM3_CH4/TSC_G3_IO3/PB1 27 2400 -200 100 L 50 50 1 1 B
X TSC_G3_IO4/PB2 28 2400 -300 100 L 50 50 1 1 B
X CEC/I2C2_SCL/TIM2_CH3/TSC_SYNC/PB10 29 2400 -1100 100 L 50 50 1 1 B
X PC14/RCC_OSC32_IN 3 -2400 -1500 100 R 50 50 1 1 B
X I2C2_SDA/TIM2_CH4/TSC_G6_IO1/PB11 30 2400 -1200 100 L 50 50 1 1 B
X VSS 31 -100 -2000 100 U 50 50 1 1 W
X VDD 32 -100 2000 100 D 50 50 1 1 W
X SPI2_NSS/TIM1_BKIN/TSC_G6_IO2/PB12 33 2400 -1300 100 L 50 50 1 1 B
X SPI2_SCK/TIM1_CH1N/TSC_G6_IO3/PB13 34 2400 -1400 100 L 50 50 1 1 B
X SPI2_MISO/TIM15_CH1/TIM1_CH2N/TSC_G6_IO4/PB14 35 2400 -1500 100 L 50 50 1 1 B
X RTC_REFIN/SPI2_MOSI/TIM15_CH1N/TIM15_CH2/TIM1_CH3N/PB15 36 2400 -1600 100 L 50 50 1 1 B
X PC6/TIM3_CH1 37 -2400 -700 100 R 50 50 1 1 B
X PC7/TIM3_CH2 38 -2400 -800 100 R 50 50 1 1 B
X PC8/TIM3_CH3 39 -2400 -900 100 R 50 50 1 1 B
X PC15/RCC_OSC32_OUT 4 -2400 -1600 100 R 50 50 1 1 B
X PC9/DAC1_EXTI9/TIM3_CH4 40 -2400 -1000 100 R 50 50 1 1 B
X RCC_MCO/TIM1_CH1/USART1_CK/PA8 41 2400 800 100 L 50 50 1 1 B
X DAC1_EXTI9/TIM15_BKIN/TIM1_CH2/TSC_G4_IO1/USART1_TX/PA9 42 2400 700 100 L 50 50 1 1 B
X TIM17_BKIN/TIM1_CH3/TSC_G4_IO2/USART1_RX/PA10 43 2400 600 100 L 50 50 1 1 B
X COMP1_OUT/TIM1_CH4/TSC_G4_IO3/USART1_CTS/PA11 44 2400 500 100 L 50 50 1 1 B
X COMP2_OUT/TIM1_ETR/TSC_G4_IO4/USART1_DE/USART1_RTS/PA12 45 2400 400 100 L 50 50 1 1 B
X IR_OUT/SYS_SWDIO/PA13 46 2400 300 100 L 50 50 1 1 B
X PF6/I2C2_SCL 47 -2400 400 100 R 50 50 1 1 B
X PF7/I2C2_SDA 48 -2400 300 100 R 50 50 1 1 B
X SYS_SWCLK/USART2_TX/PA14 49 2400 200 100 L 50 50 1 1 B
X PF0/RCC_OSC_IN 5 -2400 800 100 R 50 50 1 1 I
X I2S1_WS/SPI1_NSS/TIM2_CH1/TIM2_ETR/USART2_RX/PA15 50 2400 100 100 L 50 50 1 1 B
X PC10 51 -2400 -1100 100 R 50 50 1 1 B
X PC11 52 -2400 -1200 100 R 50 50 1 1 B
X PC12 53 -2400 -1300 100 R 50 50 1 1 B
X PD2/TIM3_ETR 54 -2400 100 100 R 50 50 1 1 B
X I2S1_CK/SPI1_SCK/TIM2_CH2/TSC_G5_IO1/PB3 55 2400 -400 100 L 50 50 1 1 B
X I2S1_MCK/SPI1_MISO/TIM3_CH1/TSC_G5_IO2/PB4 56 2400 -500 100 L 50 50 1 1 B
X I2C1_SMBA/I2S1_SD/SPI1_MOSI/TIM16_BKIN/TIM3_CH2/PB5 57 2400 -600 100 L 50 50 1 1 B
X I2C1_SCL/TIM16_CH1N/TSC_G5_IO3/USART1_TX/PB6 58 2400 -700 100 L 50 50 1 1 B
X I2C1_SDA/TIM17_CH1N/TSC_G5_IO4/USART1_RX/PB7 59 2400 -800 100 L 50 50 1 1 B
X PF1/RCC_OSC_OUT 6 -2400 700 100 R 50 50 1 1 I
X BOOT0 60 -2400 1400 100 R 50 50 1 1 I
X CEC/I2C1_SCL/TIM16_CH1/TSC_SYNC/PB8 61 2400 -900 100 L 50 50 1 1 B
X DAC1_EXTI9/I2C1_SDA/IR_OUT/TIM17_CH1/PB9 62 2400 -1000 100 L 50 50 1 1 B
X VSS 63 0 -2000 100 U 50 50 1 1 W
X VDD 64 0 2000 100 D 50 50 1 1 W
X NRST 7 -2400 1600 100 R 50 50 1 1 I
X PC0/ADC_IN10 8 -2400 -100 100 R 50 50 1 1 B
X PC1/ADC_IN11 9 -2400 -200 100 R 50 50 1 1 B
ENDDRAW
ENDDEF
#
#End Library
