// Seed: 39964400
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  inout tri id_7;
  input wire id_6;
  output wire id_5;
  output wire id_4;
  inout tri id_3;
  input wire id_2;
  input wire id_1;
  logic id_9;
  assign id_3 = 1;
  assign id_3 = 1'b0;
  assign id_9 = -1 - -1'b0;
  assign id_7 = -1'b0;
endmodule
module module_1 #(
    parameter id_0 = 32'd82
) (
    input uwire _id_0,
    output wire id_1,
    input wor id_2,
    input supply1 id_3,
    output tri0 id_4,
    input wire id_5,
    input uwire id_6
);
  logic [-1 : id_0] id_8;
  ;
  module_0 modCall_1 (
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8
  );
endmodule
