-- Catapult University Version: Report                                              
-- ---------------------------- ---------------------------------------------------
-- Version:                     2011a.126 Production Release                        
-- Build Date:                  Wed Aug  8 00:52:07 PDT 2012                        
                                                                                    
-- Generated by:                cm2715@EEWS104A-004                                 
-- Generated date:              Thu May 05 15:22:40 +0100 2016                      

Solution Settings: Counter.v3
  Current state: extract
  Project: MemoryAccessCounter
  
  Design Input Files Specified
    $PROJECT_HOME/../../src/AccessCount.cpp
      $MGC_HOME/shared/include/ac_int.h
      $PROJECT_HOME/../../src/includes/definitions.h
  
  Processes/Blocks in Design
    Process       Real Operation(s) count Latency Throughput Reset Length II Comments 
    ------------- ----------------------- ------- ---------- ------------ -- --------
    /Counter/core                       4    4097       4161            0  0          
    Design Total:                       4    4097       4161            0  0          
    
  Bill Of Materials (Datapath)
    Component Name                          Area Score Area(LUTs) Delay Post Alloc Post Assign 
    --------------------------------------- ---------- ---------- ----- ---------- -----------
    [Lib: mgc_Altera-Cyclone-III-6_beh_psr]                                                    
    mgc_add(6,0,2,1,7)                           7.000      7.000 0.865          1           1 
    mgc_and(1,2)                                 0.730      0.730 0.263          0           1 
    mgc_and(5,2)                                 3.649      3.649 0.263          0           2 
    mgc_and(6,2)                                 4.379      4.379 0.263          0           2 
    mgc_mux(5,1,2)                               4.597      4.597 0.369          0           3 
    mgc_mux(6,1,2)                               5.517      5.517 0.369          0           2 
    mgc_nor(1,2)                                 0.730      0.730 0.263          0           3 
    mgc_not(1)                                   0.000      0.000 0.000          0           4 
    mgc_or(1,2)                                  0.730      0.730 0.268          0           1 
    mgc_reg_pos(5,1,0,0,0,1,1)                   0.000      0.000 0.000          0           2 
    mgc_reg_pos(6,1,0,0,0,1,1)                   0.000      0.000 0.000          0           2 
    [Lib: mgc_ioport]                                                                          
    mgc_out_stdreg(1,5)                          0.000      0.000 0.000          1           1 
    mgc_out_stdreg(2,5)                          0.000      0.000 0.000          1           1 
                                                                                               
    TOTAL AREA (After Assignment):              51.530     52.000                              
    
  Area Scores
                      Post-Scheduling Post-DP & FSM Post-Assignment 
    ----------------- --------------- ------------- ---------------
    Total Area Score:      7.0          73.0            52.5        
    Total Reg:             0.0           0.0             0.0        
                                                                    
    DataPath:              7.0 (100%)   72.0  (99%)     51.5  (98%) 
      MUX:                 0.0          41.2  (57%)     24.8  (48%) 
      FUNC:                7.0 (100%)   14.0  (19%)      7.0  (14%) 
      LOGIC:               0.0          16.8  (23%)     19.7  (38%) 
      BUFFER:              0.0           0.0             0.0        
      MEM:                 0.0           0.0             0.0        
      ROM:                 0.0           0.0             0.0        
      REG:                 0.0           0.0             0.0        
                                                                    
    
    FSM:                   0.0           1.0   (1%)      1.0   (2%) 
      FSM-REG:             0.0           0.0             0.0        
      FSM-COMB:            0.0           1.0 (100%)      1.0 (100%) 
                                                                    
    
  Register-to-Variable Mappings
    Register                       Size(bits) Gated Register CG Opt Done Variables                                             
    ------------------------------ ---------- -------------- ----------- -----------------------------------------------------
    for:for:j#1.sva#2                       6         Y                  for:for:j#1.sva#2                                     
    for:i#1.sva#2                           6         Y                  for:i#1.sva#2                                         
    col_count:rsc:mgc_out_stdreg.d          5         Y                  col_count:rsc:mgc_out_stdreg.d                        
    row_count:rsc:mgc_out_stdreg.d          5         Y                  row_count:rsc:mgc_out_stdreg.d                        
                                                                                                                               
    Total:                                 22             22           0 (Total Gating Ratio: 1.00, CG Opt Gating Ratio: 0.00) 
    
  Timing Report
    Critical Path
      Max Delay:  2.3901790000000003
      Slack:      17.609821
      
      Path                                                                   Startpoint                          Endpoint                                         Delay  Slack   
      ---------------------------------------------------------------------- ----------------------------------- ------------------------------------------------ ------ -------
      1                                                                      Counter:core/reg(for:i#1.sva#2)     Counter:core/reg(row_count:rsc:mgc_out_stdreg.d) 2.3902 17.6098 
                                                                                                                                                                                 
        Instance                                                             Component                                                                            Delta  Delay   
        --------                                                             ---------                                                                            -----  -----   
        Counter:core/reg(for:i#1.sva#2)                                      mgc_reg_pos_6_1_0_0_0_1_1                                                            0.0000 0.0000  
        Counter:core/for:i#1.sva#2                                                                                                                                0.0000 0.0000  
        Counter:core/mux#6                                                   mgc_mux_6_1_2                                                                        0.3690 0.3690  
        Counter:core/mux#6.itm                                                                                                                                    0.0000 0.3690  
        Counter:core/for:mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(6,0,2,1,7) mgc_add_6_0_2_1_7                                                                    0.8647 1.2337  
        Counter:core/z.out                                                                                                                                        0.0000 1.2337  
        Counter:core/slc(for:acc#1.tmp)#2                                                                                                                         0.0000 1.2337  
        Counter:core/slc(for:acc#1.tmp)#2.itm                                                                                                                     0.0000 1.2337  
        Counter:core/nor#1                                                   mgc_nor_1_2                                                                          0.2625 1.4962  
        Counter:core/nor#1.itm                                                                                                                                    0.0000 1.4962  
        Counter:core/nor                                                     mgc_nor_1_2                                                                          0.2625 1.7587  
        Counter:core/nor.itm                                                                                                                                      0.0000 1.7587  
        Counter:core/and#1                                                   mgc_and_1_2                                                                          0.2625 2.0212  
        Counter:core/and#1.cse                                                                                                                                    0.0000 2.0212  
        Counter:core/mux#1                                                   mgc_mux_5_1_2                                                                        0.3690 2.3902  
        Counter:core/mux#1.itm                                                                                                                                    0.0000 2.3902  
        Counter:core/reg(row_count:rsc:mgc_out_stdreg.d)                     mgc_reg_pos_5_1_0_0_0_1_1                                                            0.0000 2.3902  
                                                                                                                                                                                 
      2                                                                      Counter:core/reg(for:i#1.sva#2)     Counter:core/reg(col_count:rsc:mgc_out_stdreg.d) 2.3902 17.6098 
                                                                                                                                                                                 
        Instance                                                             Component                                                                            Delta  Delay   
        --------                                                             ---------                                                                            -----  -----   
        Counter:core/reg(for:i#1.sva#2)                                      mgc_reg_pos_6_1_0_0_0_1_1                                                            0.0000 0.0000  
        Counter:core/for:i#1.sva#2                                                                                                                                0.0000 0.0000  
        Counter:core/mux#6                                                   mgc_mux_6_1_2                                                                        0.3690 0.3690  
        Counter:core/mux#6.itm                                                                                                                                    0.0000 0.3690  
        Counter:core/for:mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(6,0,2,1,7) mgc_add_6_0_2_1_7                                                                    0.8647 1.2337  
        Counter:core/z.out                                                                                                                                        0.0000 1.2337  
        Counter:core/slc(for:acc#1.tmp)#2                                                                                                                         0.0000 1.2337  
        Counter:core/slc(for:acc#1.tmp)#2.itm                                                                                                                     0.0000 1.2337  
        Counter:core/nor#1                                                   mgc_nor_1_2                                                                          0.2625 1.4962  
        Counter:core/nor#1.itm                                                                                                                                    0.0000 1.4962  
        Counter:core/nor                                                     mgc_nor_1_2                                                                          0.2625 1.7587  
        Counter:core/nor.itm                                                                                                                                      0.0000 1.7587  
        Counter:core/and#1                                                   mgc_and_1_2                                                                          0.2625 2.0212  
        Counter:core/and#1.cse                                                                                                                                    0.0000 2.0212  
        Counter:core/mux                                                     mgc_mux_5_1_2                                                                        0.3690 2.3902  
        Counter:core/mux.itm                                                                                                                                      0.0000 2.3902  
        Counter:core/reg(col_count:rsc:mgc_out_stdreg.d)                     mgc_reg_pos_5_1_0_0_0_1_1                                                            0.0000 2.3902  
                                                                                                                                                                                 
      3                                                                      Counter:core/Counter:core:fsm:inst  Counter:core/reg(col_count:rsc:mgc_out_stdreg.d) 2.3902 17.6098 
                                                                                                                                                                                 
        Instance                                                             Component                                                                            Delta  Delay   
        --------                                                             ---------                                                                            -----  -----   
        Counter:core/Counter:core:fsm:inst                                   Counter:core:fsm                                                                     0.0000 0.0000  
        Counter:core/fsm_output                                                                                                                                   0.0000 0.0000  
        Counter:core/slc(fsm_output)#12                                                                                                                           0.0000 0.0000  
        Counter:core/slc(fsm_output)#12.itm                                                                                                                       0.0000 0.0000  
        Counter:core/mux#6                                                   mgc_mux_6_1_2                                                                        0.3690 0.3690  
        Counter:core/mux#6.itm                                                                                                                                    0.0000 0.3690  
        Counter:core/for:mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(6,0,2,1,7) mgc_add_6_0_2_1_7                                                                    0.8647 1.2337  
        Counter:core/z.out                                                                                                                                        0.0000 1.2337  
        Counter:core/slc(for:acc#1.tmp)#2                                                                                                                         0.0000 1.2337  
        Counter:core/slc(for:acc#1.tmp)#2.itm                                                                                                                     0.0000 1.2337  
        Counter:core/nor#1                                                   mgc_nor_1_2                                                                          0.2625 1.4962  
        Counter:core/nor#1.itm                                                                                                                                    0.0000 1.4962  
        Counter:core/nor                                                     mgc_nor_1_2                                                                          0.2625 1.7587  
        Counter:core/nor.itm                                                                                                                                      0.0000 1.7587  
        Counter:core/and#1                                                   mgc_and_1_2                                                                          0.2625 2.0212  
        Counter:core/and#1.cse                                                                                                                                    0.0000 2.0212  
        Counter:core/mux                                                     mgc_mux_5_1_2                                                                        0.3690 2.3902  
        Counter:core/mux.itm                                                                                                                                      0.0000 2.3902  
        Counter:core/reg(col_count:rsc:mgc_out_stdreg.d)                     mgc_reg_pos_5_1_0_0_0_1_1                                                            0.0000 2.3902  
                                                                                                                                                                                 
      4                                                                      Counter:core/reg(for:for:j#1.sva#2) Counter:core/reg(col_count:rsc:mgc_out_stdreg.d) 2.3902 17.6098 
                                                                                                                                                                                 
        Instance                                                             Component                                                                            Delta  Delay   
        --------                                                             ---------                                                                            -----  -----   
        Counter:core/reg(for:for:j#1.sva#2)                                  mgc_reg_pos_6_1_0_0_0_1_1                                                            0.0000 0.0000  
        Counter:core/for:for:j#1.sva#2                                                                                                                            0.0000 0.0000  
        Counter:core/mux#6                                                   mgc_mux_6_1_2                                                                        0.3690 0.3690  
        Counter:core/mux#6.itm                                                                                                                                    0.0000 0.3690  
        Counter:core/for:mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(6,0,2,1,7) mgc_add_6_0_2_1_7                                                                    0.8647 1.2337  
        Counter:core/z.out                                                                                                                                        0.0000 1.2337  
        Counter:core/slc(for:acc#1.tmp)#2                                                                                                                         0.0000 1.2337  
        Counter:core/slc(for:acc#1.tmp)#2.itm                                                                                                                     0.0000 1.2337  
        Counter:core/nor#1                                                   mgc_nor_1_2                                                                          0.2625 1.4962  
        Counter:core/nor#1.itm                                                                                                                                    0.0000 1.4962  
        Counter:core/nor                                                     mgc_nor_1_2                                                                          0.2625 1.7587  
        Counter:core/nor.itm                                                                                                                                      0.0000 1.7587  
        Counter:core/and#1                                                   mgc_and_1_2                                                                          0.2625 2.0212  
        Counter:core/and#1.cse                                                                                                                                    0.0000 2.0212  
        Counter:core/mux                                                     mgc_mux_5_1_2                                                                        0.3690 2.3902  
        Counter:core/mux.itm                                                                                                                                      0.0000 2.3902  
        Counter:core/reg(col_count:rsc:mgc_out_stdreg.d)                     mgc_reg_pos_5_1_0_0_0_1_1                                                            0.0000 2.3902  
                                                                                                                                                                                 
      5                                                                      Counter:core/reg(for:i#1.sva#2)     Counter:core/reg(row_count:rsc:mgc_out_stdreg.d) 2.2341 17.7659 
                                                                                                                                                                                 
        Instance                                                             Component                                                                            Delta  Delay   
        --------                                                             ---------                                                                            -----  -----   
        Counter:core/reg(for:i#1.sva#2)                                      mgc_reg_pos_6_1_0_0_0_1_1                                                            0.0000 0.0000  
        Counter:core/for:i#1.sva#2                                                                                                                                0.0000 0.0000  
        Counter:core/mux#6                                                   mgc_mux_6_1_2                                                                        0.3690 0.3690  
        Counter:core/mux#6.itm                                                                                                                                    0.0000 0.3690  
        Counter:core/for:mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(6,0,2,1,7) mgc_add_6_0_2_1_7                                                                    0.8647 1.2337  
        Counter:core/z.out                                                                                                                                        0.0000 1.2337  
        Counter:core/slc(for:for:j#1.sva#3)                                                                                                                       0.0000 1.2337  
        Counter:core/slc(for:for:j#1.sva#3).itm                                                                                                                   0.0000 1.2337  
        Counter:core/mux#4                                                   mgc_mux_5_1_2                                                                        0.3690 1.6027  
        Counter:core/mux#4.itm                                                                                                                                    0.0000 1.6027  
        Counter:core/and#6                                                   mgc_and_5_2                                                                          0.2625 1.8652  
        Counter:core/and#6.itm                                                                                                                                    0.0000 1.8652  
        Counter:core/mux#1                                                   mgc_mux_5_1_2                                                                        0.3690 2.2341  
        Counter:core/mux#1.itm                                                                                                                                    0.0000 2.2341  
        Counter:core/reg(row_count:rsc:mgc_out_stdreg.d)                     mgc_reg_pos_5_1_0_0_0_1_1                                                            0.0000 2.2341  
                                                                                                                                                                                 
      6                                                                      Counter:core/reg(for:for:j#1.sva#2) Counter:core/reg(row_count:rsc:mgc_out_stdreg.d) 2.2341 17.7659 
                                                                                                                                                                                 
        Instance                                                             Component                                                                            Delta  Delay   
        --------                                                             ---------                                                                            -----  -----   
        Counter:core/reg(for:for:j#1.sva#2)                                  mgc_reg_pos_6_1_0_0_0_1_1                                                            0.0000 0.0000  
        Counter:core/for:for:j#1.sva#2                                                                                                                            0.0000 0.0000  
        Counter:core/mux#6                                                   mgc_mux_6_1_2                                                                        0.3690 0.3690  
        Counter:core/mux#6.itm                                                                                                                                    0.0000 0.3690  
        Counter:core/for:mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(6,0,2,1,7) mgc_add_6_0_2_1_7                                                                    0.8647 1.2337  
        Counter:core/z.out                                                                                                                                        0.0000 1.2337  
        Counter:core/slc(for:for:j#1.sva#3)                                                                                                                       0.0000 1.2337  
        Counter:core/slc(for:for:j#1.sva#3).itm                                                                                                                   0.0000 1.2337  
        Counter:core/mux#4                                                   mgc_mux_5_1_2                                                                        0.3690 1.6027  
        Counter:core/mux#4.itm                                                                                                                                    0.0000 1.6027  
        Counter:core/and#6                                                   mgc_and_5_2                                                                          0.2625 1.8652  
        Counter:core/and#6.itm                                                                                                                                    0.0000 1.8652  
        Counter:core/mux#1                                                   mgc_mux_5_1_2                                                                        0.3690 2.2341  
        Counter:core/mux#1.itm                                                                                                                                    0.0000 2.2341  
        Counter:core/reg(row_count:rsc:mgc_out_stdreg.d)                     mgc_reg_pos_5_1_0_0_0_1_1                                                            0.0000 2.2341  
                                                                                                                                                                                 
      7                                                                      Counter:core/Counter:core:fsm:inst  Counter:core/reg(row_count:rsc:mgc_out_stdreg.d) 2.2341 17.7659 
                                                                                                                                                                                 
        Instance                                                             Component                                                                            Delta  Delay   
        --------                                                             ---------                                                                            -----  -----   
        Counter:core/Counter:core:fsm:inst                                   Counter:core:fsm                                                                     0.0000 0.0000  
        Counter:core/fsm_output                                                                                                                                   0.0000 0.0000  
        Counter:core/slc(fsm_output)#12                                                                                                                           0.0000 0.0000  
        Counter:core/slc(fsm_output)#12.itm                                                                                                                       0.0000 0.0000  
        Counter:core/mux#6                                                   mgc_mux_6_1_2                                                                        0.3690 0.3690  
        Counter:core/mux#6.itm                                                                                                                                    0.0000 0.3690  
        Counter:core/for:mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(6,0,2,1,7) mgc_add_6_0_2_1_7                                                                    0.8647 1.2337  
        Counter:core/z.out                                                                                                                                        0.0000 1.2337  
        Counter:core/slc(for:for:j#1.sva#3)                                                                                                                       0.0000 1.2337  
        Counter:core/slc(for:for:j#1.sva#3).itm                                                                                                                   0.0000 1.2337  
        Counter:core/mux#4                                                   mgc_mux_5_1_2                                                                        0.3690 1.6027  
        Counter:core/mux#4.itm                                                                                                                                    0.0000 1.6027  
        Counter:core/and#6                                                   mgc_and_5_2                                                                          0.2625 1.8652  
        Counter:core/and#6.itm                                                                                                                                    0.0000 1.8652  
        Counter:core/mux#1                                                   mgc_mux_5_1_2                                                                        0.3690 2.2341  
        Counter:core/mux#1.itm                                                                                                                                    0.0000 2.2341  
        Counter:core/reg(row_count:rsc:mgc_out_stdreg.d)                     mgc_reg_pos_5_1_0_0_0_1_1                                                            0.0000 2.2341  
                                                                                                                                                                                 
      8                                                                      Counter:core/reg(for:i#1.sva#2)     Counter:core/reg(col_count:rsc:mgc_out_stdreg.d) 2.1330 17.8670 
                                                                                                                                                                                 
        Instance                                                             Component                                                                            Delta  Delay   
        --------                                                             ---------                                                                            -----  -----   
        Counter:core/reg(for:i#1.sva#2)                                      mgc_reg_pos_6_1_0_0_0_1_1                                                            0.0000 0.0000  
        Counter:core/for:i#1.sva#2                                                                                                                                0.0000 0.0000  
        Counter:core/mux#6                                                   mgc_mux_6_1_2                                                                        0.3690 0.3690  
        Counter:core/mux#6.itm                                                                                                                                    0.0000 0.3690  
        Counter:core/for:mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(6,0,2,1,7) mgc_add_6_0_2_1_7                                                                    0.8647 1.2337  
        Counter:core/z.out                                                                                                                                        0.0000 1.2337  
        Counter:core/slc(for:for:acc#1.tmp)#2                                                                                                                     0.0000 1.2337  
        Counter:core/slc(for:for:acc#1.tmp)#2.itm                                                                                                                 0.0000 1.2337  
        Counter:core/or#1                                                    mgc_or_1_2                                                                           0.2679 1.5016  
        Counter:core/or#1.itm                                                                                                                                     0.0000 1.5016  
        Counter:core/and#1                                                   mgc_and_1_2                                                                          0.2625 1.7641  
        Counter:core/and#1.cse                                                                                                                                    0.0000 1.7641  
        Counter:core/mux                                                     mgc_mux_5_1_2                                                                        0.3690 2.1330  
        Counter:core/mux.itm                                                                                                                                      0.0000 2.1330  
        Counter:core/reg(col_count:rsc:mgc_out_stdreg.d)                     mgc_reg_pos_5_1_0_0_0_1_1                                                            0.0000 2.1330  
                                                                                                                                                                                 
      9                                                                      Counter:core/reg(for:for:j#1.sva#2) Counter:core/reg(col_count:rsc:mgc_out_stdreg.d) 2.1330 17.8670 
                                                                                                                                                                                 
        Instance                                                             Component                                                                            Delta  Delay   
        --------                                                             ---------                                                                            -----  -----   
        Counter:core/reg(for:for:j#1.sva#2)                                  mgc_reg_pos_6_1_0_0_0_1_1                                                            0.0000 0.0000  
        Counter:core/for:for:j#1.sva#2                                                                                                                            0.0000 0.0000  
        Counter:core/mux#6                                                   mgc_mux_6_1_2                                                                        0.3690 0.3690  
        Counter:core/mux#6.itm                                                                                                                                    0.0000 0.3690  
        Counter:core/for:mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(6,0,2,1,7) mgc_add_6_0_2_1_7                                                                    0.8647 1.2337  
        Counter:core/z.out                                                                                                                                        0.0000 1.2337  
        Counter:core/slc(for:for:acc#1.tmp)#2                                                                                                                     0.0000 1.2337  
        Counter:core/slc(for:for:acc#1.tmp)#2.itm                                                                                                                 0.0000 1.2337  
        Counter:core/or#1                                                    mgc_or_1_2                                                                           0.2679 1.5016  
        Counter:core/or#1.itm                                                                                                                                     0.0000 1.5016  
        Counter:core/and#1                                                   mgc_and_1_2                                                                          0.2625 1.7641  
        Counter:core/and#1.cse                                                                                                                                    0.0000 1.7641  
        Counter:core/mux                                                     mgc_mux_5_1_2                                                                        0.3690 2.1330  
        Counter:core/mux.itm                                                                                                                                      0.0000 2.1330  
        Counter:core/reg(col_count:rsc:mgc_out_stdreg.d)                     mgc_reg_pos_5_1_0_0_0_1_1                                                            0.0000 2.1330  
                                                                                                                                                                                 
      10                                                                     Counter:core/Counter:core:fsm:inst  Counter:core/reg(col_count:rsc:mgc_out_stdreg.d) 2.1330 17.8670 
                                                                                                                                                                                 
        Instance                                                             Component                                                                            Delta  Delay   
        --------                                                             ---------                                                                            -----  -----   
        Counter:core/Counter:core:fsm:inst                                   Counter:core:fsm                                                                     0.0000 0.0000  
        Counter:core/fsm_output                                                                                                                                   0.0000 0.0000  
        Counter:core/slc(fsm_output)#12                                                                                                                           0.0000 0.0000  
        Counter:core/slc(fsm_output)#12.itm                                                                                                                       0.0000 0.0000  
        Counter:core/mux#6                                                   mgc_mux_6_1_2                                                                        0.3690 0.3690  
        Counter:core/mux#6.itm                                                                                                                                    0.0000 0.3690  
        Counter:core/for:mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(6,0,2,1,7) mgc_add_6_0_2_1_7                                                                    0.8647 1.2337  
        Counter:core/z.out                                                                                                                                        0.0000 1.2337  
        Counter:core/slc(for:for:acc#1.tmp)#2                                                                                                                     0.0000 1.2337  
        Counter:core/slc(for:for:acc#1.tmp)#2.itm                                                                                                                 0.0000 1.2337  
        Counter:core/or#1                                                    mgc_or_1_2                                                                           0.2679 1.5016  
        Counter:core/or#1.itm                                                                                                                                     0.0000 1.5016  
        Counter:core/and#1                                                   mgc_and_1_2                                                                          0.2625 1.7641  
        Counter:core/and#1.cse                                                                                                                                    0.0000 1.7641  
        Counter:core/mux                                                     mgc_mux_5_1_2                                                                        0.3690 2.1330  
        Counter:core/mux.itm                                                                                                                                      0.0000 2.1330  
        Counter:core/reg(col_count:rsc:mgc_out_stdreg.d)                     mgc_reg_pos_5_1_0_0_0_1_1                                                            0.0000 2.1330  
                                                                                                                                                                                 
      
    Register Input and Register-to-Output Slack
      Clock period or pin-to-reg delay constraint (clk): 20.0
      Clock uncertainty constraint (clk)               : 0.0
      
      Instance                                         Port              Slack (Delay) Messages 
      ------------------------------------------------ --------------- ------- ------- --------
      Counter:core/reg(col_count:rsc:mgc_out_stdreg.d) mux.itm         17.6098  2.3902          
      Counter:core/reg(row_count:rsc:mgc_out_stdreg.d) mux#1.itm       17.6098  2.3902          
      Counter:core/reg(for:i#1.sva#2)                  and#7.itm       18.1348  1.8652          
      Counter:core/reg(for:for:j#1.sva#2)              and#8.itm       18.5038  1.4962          
      Counter                                          row_count:rsc.z 20.0000  0.0000          
      Counter                                          col_count:rsc.z 20.0000  0.0000          
      
  Operator Bitwidth Summary
    Operation  Size (bits) Count 
    ---------- ----------- -----
    add                          
    -                    7     1 
    and                          
    -                    2     5 
    mux                          
    -                    1     5 
    nor                          
    -                    2     3 
    not                          
    -                    1     4 
    or                           
    -                    2     1 
    reg                          
    -                    6     2 
    -                    5     2 
    write_port                   
    -                    5     2 
    
  End of Report
