#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Wed Jan  9 07:22:36 2019
# Process ID: 121500
# Current directory: C:/Xilinx/project/myCPU
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent120456 C:\Xilinx\project\myCPU\myCPU.xpr
# Log file: C:/Xilinx/project/myCPU/vivado.log
# Journal file: C:/Xilinx/project/myCPU\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Xilinx/project/myCPU/myCPU.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:22 ; elapsed = 00:00:11 . Memory (MB): peak = 814.766 ; gain = 194.398
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a200tfbg676-2
Top: mips_sopc
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 875.590 ; gain = 56.344
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'mips_sopc' [C:/Xilinx/project/myCPU/myCPU.srcs/sources_1/new/mips_sopc.v:23]
INFO: [Synth 8-6157] synthesizing module 'clk_pll' [C:/Xilinx/project/myCPU/myCPU.srcs/sources_1/new/clk_pll.v:23]
INFO: [Synth 8-6155] done synthesizing module 'clk_pll' (1#1) [C:/Xilinx/project/myCPU/myCPU.srcs/sources_1/new/clk_pll.v:23]
INFO: [Synth 8-6157] synthesizing module 'myCPU' [C:/Xilinx/project/myCPU/myCPU.srcs/sources_1/new/myCPU.v:23]
INFO: [Synth 8-6157] synthesizing module 'pc_reg' [C:/Xilinx/project/myCPU/myCPU.srcs/sources_1/new/pc_reg.v:24]
INFO: [Synth 8-6155] done synthesizing module 'pc_reg' (2#1) [C:/Xilinx/project/myCPU/myCPU.srcs/sources_1/new/pc_reg.v:24]
INFO: [Synth 8-6157] synthesizing module 'if_stage' [C:/Xilinx/project/myCPU/myCPU.srcs/sources_1/new/if_stage.v:23]
INFO: [Synth 8-6155] done synthesizing module 'if_stage' (3#1) [C:/Xilinx/project/myCPU/myCPU.srcs/sources_1/new/if_stage.v:23]
INFO: [Synth 8-6157] synthesizing module 'if_id' [C:/Xilinx/project/myCPU/myCPU.srcs/sources_1/new/if_id.v:23]
INFO: [Synth 8-6155] done synthesizing module 'if_id' (4#1) [C:/Xilinx/project/myCPU/myCPU.srcs/sources_1/new/if_id.v:23]
INFO: [Synth 8-6157] synthesizing module 'id_stage' [C:/Xilinx/project/myCPU/myCPU.srcs/sources_1/new/id_stage.v:23]
INFO: [Synth 8-6157] synthesizing module 'decoder' [C:/Xilinx/project/myCPU/myCPU.srcs/sources_1/new/decoder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'decoder' (5#1) [C:/Xilinx/project/myCPU/myCPU.srcs/sources_1/new/decoder.v:23]
INFO: [Synth 8-6157] synthesizing module 'regfile' [C:/Xilinx/project/myCPU/myCPU.srcs/sources_1/new/regfile.v:24]
INFO: [Synth 8-6155] done synthesizing module 'regfile' (6#1) [C:/Xilinx/project/myCPU/myCPU.srcs/sources_1/new/regfile.v:24]
INFO: [Synth 8-6157] synthesizing module 'reg_data_mux' [C:/Xilinx/project/myCPU/myCPU.srcs/sources_1/new/reg_data_mux.v:24]
INFO: [Synth 8-6155] done synthesizing module 'reg_data_mux' (7#1) [C:/Xilinx/project/myCPU/myCPU.srcs/sources_1/new/reg_data_mux.v:24]
INFO: [Synth 8-6157] synthesizing module 'ext' [C:/Xilinx/project/myCPU/myCPU.srcs/sources_1/new/ext.v:24]
INFO: [Synth 8-6155] done synthesizing module 'ext' (8#1) [C:/Xilinx/project/myCPU/myCPU.srcs/sources_1/new/ext.v:24]
INFO: [Synth 8-6157] synthesizing module 'operand_mux' [C:/Xilinx/project/myCPU/myCPU.srcs/sources_1/new/operand_mux.v:25]
INFO: [Synth 8-6155] done synthesizing module 'operand_mux' (9#1) [C:/Xilinx/project/myCPU/myCPU.srcs/sources_1/new/operand_mux.v:25]
INFO: [Synth 8-6157] synthesizing module 'jump_branch' [C:/Xilinx/project/myCPU/myCPU.srcs/sources_1/new/jump_branch.v:25]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Xilinx/project/myCPU/myCPU.srcs/sources_1/new/jump_branch.v:52]
INFO: [Synth 8-6155] done synthesizing module 'jump_branch' (10#1) [C:/Xilinx/project/myCPU/myCPU.srcs/sources_1/new/jump_branch.v:25]
INFO: [Synth 8-6155] done synthesizing module 'id_stage' (11#1) [C:/Xilinx/project/myCPU/myCPU.srcs/sources_1/new/id_stage.v:23]
INFO: [Synth 8-6157] synthesizing module 'id_ex' [C:/Xilinx/project/myCPU/myCPU.srcs/sources_1/new/id_ex.v:23]
INFO: [Synth 8-6155] done synthesizing module 'id_ex' (12#1) [C:/Xilinx/project/myCPU/myCPU.srcs/sources_1/new/id_ex.v:23]
INFO: [Synth 8-6157] synthesizing module 'ex_stage' [C:/Xilinx/project/myCPU/myCPU.srcs/sources_1/new/ex_stage.v:23]
INFO: [Synth 8-6157] synthesizing module 'add' [C:/Xilinx/project/myCPU/myCPU.srcs/sources_1/new/add.v:23]
INFO: [Synth 8-6155] done synthesizing module 'add' (13#1) [C:/Xilinx/project/myCPU/myCPU.srcs/sources_1/new/add.v:23]
WARNING: [Synth 8-350] instance 'add0' of module 'add' requires 4 connections, but only 3 given [C:/Xilinx/project/myCPU/myCPU.srcs/sources_1/new/ex_stage.v:81]
INFO: [Synth 8-6157] synthesizing module 'addu' [C:/Xilinx/project/myCPU/myCPU.srcs/sources_1/new/addu.v:23]
INFO: [Synth 8-6155] done synthesizing module 'addu' (14#1) [C:/Xilinx/project/myCPU/myCPU.srcs/sources_1/new/addu.v:23]
INFO: [Synth 8-6157] synthesizing module 'sub' [C:/Xilinx/project/myCPU/myCPU.srcs/sources_1/new/sub.v:23]
INFO: [Synth 8-6155] done synthesizing module 'sub' (15#1) [C:/Xilinx/project/myCPU/myCPU.srcs/sources_1/new/sub.v:23]
WARNING: [Synth 8-350] instance 'sub0' of module 'sub' requires 4 connections, but only 3 given [C:/Xilinx/project/myCPU/myCPU.srcs/sources_1/new/ex_stage.v:93]
INFO: [Synth 8-6157] synthesizing module 'subu' [C:/Xilinx/project/myCPU/myCPU.srcs/sources_1/new/subu.v:23]
INFO: [Synth 8-6155] done synthesizing module 'subu' (16#1) [C:/Xilinx/project/myCPU/myCPU.srcs/sources_1/new/subu.v:23]
INFO: [Synth 8-6157] synthesizing module 'and0' [C:/Xilinx/project/myCPU/myCPU.srcs/sources_1/new/and0.v:22]
INFO: [Synth 8-6155] done synthesizing module 'and0' (17#1) [C:/Xilinx/project/myCPU/myCPU.srcs/sources_1/new/and0.v:22]
INFO: [Synth 8-6157] synthesizing module 'or32' [C:/Xilinx/project/myCPU/myCPU.srcs/sources_1/new/or32.v:23]
INFO: [Synth 8-6155] done synthesizing module 'or32' (18#1) [C:/Xilinx/project/myCPU/myCPU.srcs/sources_1/new/or32.v:23]
INFO: [Synth 8-6157] synthesizing module 'nor32' [C:/Xilinx/project/myCPU/myCPU.srcs/sources_1/new/nor32.v:23]
INFO: [Synth 8-6155] done synthesizing module 'nor32' (19#1) [C:/Xilinx/project/myCPU/myCPU.srcs/sources_1/new/nor32.v:23]
INFO: [Synth 8-6157] synthesizing module 'xor32' [C:/Xilinx/project/myCPU/myCPU.srcs/sources_1/new/xor32.v:23]
INFO: [Synth 8-6155] done synthesizing module 'xor32' (20#1) [C:/Xilinx/project/myCPU/myCPU.srcs/sources_1/new/xor32.v:23]
INFO: [Synth 8-6157] synthesizing module 'lui' [C:/Xilinx/project/myCPU/myCPU.srcs/sources_1/new/lui.v:23]
INFO: [Synth 8-6155] done synthesizing module 'lui' (21#1) [C:/Xilinx/project/myCPU/myCPU.srcs/sources_1/new/lui.v:23]
INFO: [Synth 8-6157] synthesizing module 'branch' [C:/Xilinx/project/myCPU/myCPU.srcs/sources_1/new/branch.v:23]
INFO: [Synth 8-6155] done synthesizing module 'branch' (22#1) [C:/Xilinx/project/myCPU/myCPU.srcs/sources_1/new/branch.v:23]
INFO: [Synth 8-6157] synthesizing module 'sllv' [C:/Xilinx/project/myCPU/myCPU.srcs/sources_1/new/sllv.v:23]
INFO: [Synth 8-6155] done synthesizing module 'sllv' (23#1) [C:/Xilinx/project/myCPU/myCPU.srcs/sources_1/new/sllv.v:23]
INFO: [Synth 8-6157] synthesizing module 'slt' [C:/Xilinx/project/myCPU/myCPU.srcs/sources_1/new/slt.v:23]
INFO: [Synth 8-6155] done synthesizing module 'slt' (24#1) [C:/Xilinx/project/myCPU/myCPU.srcs/sources_1/new/slt.v:23]
INFO: [Synth 8-6157] synthesizing module 'sltu' [C:/Xilinx/project/myCPU/myCPU.srcs/sources_1/new/sltu.v:24]
INFO: [Synth 8-6155] done synthesizing module 'sltu' (25#1) [C:/Xilinx/project/myCPU/myCPU.srcs/sources_1/new/sltu.v:24]
INFO: [Synth 8-6157] synthesizing module 'srav' [C:/Xilinx/project/myCPU/myCPU.srcs/sources_1/new/srav.v:23]
INFO: [Synth 8-6155] done synthesizing module 'srav' (26#1) [C:/Xilinx/project/myCPU/myCPU.srcs/sources_1/new/srav.v:23]
INFO: [Synth 8-6157] synthesizing module 'srlv' [C:/Xilinx/project/myCPU/myCPU.srcs/sources_1/new/srlv.v:23]
INFO: [Synth 8-6155] done synthesizing module 'srlv' (27#1) [C:/Xilinx/project/myCPU/myCPU.srcs/sources_1/new/srlv.v:23]
INFO: [Synth 8-6157] synthesizing module 'mtc0' [C:/Xilinx/project/myCPU/myCPU.srcs/sources_1/new/mtc0.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mtc0' (28#1) [C:/Xilinx/project/myCPU/myCPU.srcs/sources_1/new/mtc0.v:23]
INFO: [Synth 8-6157] synthesizing module 'wdata_mux' [C:/Xilinx/project/myCPU/myCPU.srcs/sources_1/new/wdata_mux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'wdata_mux' (29#1) [C:/Xilinx/project/myCPU/myCPU.srcs/sources_1/new/wdata_mux.v:23]
INFO: [Synth 8-6157] synthesizing module 'wcp0_data_mux' [C:/Xilinx/project/myCPU/myCPU.srcs/sources_1/new/wcp0_data_mux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'wcp0_data_mux' (30#1) [C:/Xilinx/project/myCPU/myCPU.srcs/sources_1/new/wcp0_data_mux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ex_stage' (31#1) [C:/Xilinx/project/myCPU/myCPU.srcs/sources_1/new/ex_stage.v:23]
INFO: [Synth 8-6157] synthesizing module 'ex_mem' [C:/Xilinx/project/myCPU/myCPU.srcs/sources_1/new/ex_mem.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ex_mem' (32#1) [C:/Xilinx/project/myCPU/myCPU.srcs/sources_1/new/ex_mem.v:23]
INFO: [Synth 8-6157] synthesizing module 'mem_stage' [C:/Xilinx/project/myCPU/myCPU.srcs/sources_1/new/mem_stage.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mem_stage' (33#1) [C:/Xilinx/project/myCPU/myCPU.srcs/sources_1/new/mem_stage.v:23]
INFO: [Synth 8-6157] synthesizing module 'mem_wb' [C:/Xilinx/project/myCPU/myCPU.srcs/sources_1/new/mem_wb.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mem_wb' (34#1) [C:/Xilinx/project/myCPU/myCPU.srcs/sources_1/new/mem_wb.v:23]
INFO: [Synth 8-6157] synthesizing module 'cp0_reg' [C:/Xilinx/project/myCPU/myCPU.srcs/sources_1/new/cp0_reg.v:23]
INFO: [Synth 8-6155] done synthesizing module 'cp0_reg' (35#1) [C:/Xilinx/project/myCPU/myCPU.srcs/sources_1/new/cp0_reg.v:23]
WARNING: [Synth 8-350] instance 'cp0_reg0' of module 'cp0_reg' requires 8 connections, but only 6 given [C:/Xilinx/project/myCPU/myCPU.srcs/sources_1/new/myCPU.v:321]
INFO: [Synth 8-6155] done synthesizing module 'myCPU' (36#1) [C:/Xilinx/project/myCPU/myCPU.srcs/sources_1/new/myCPU.v:23]
INFO: [Synth 8-6157] synthesizing module 'inst_ram' [C:/Xilinx/project/myCPU/.Xil/Vivado-121500-DESKTOP-JBM26BO/realtime/inst_ram_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'inst_ram' (37#1) [C:/Xilinx/project/myCPU/.Xil/Vivado-121500-DESKTOP-JBM26BO/realtime/inst_ram_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'nixie_tube' [C:/Xilinx/project/myCPU/myCPU.srcs/sources_1/new/nixie_tube.v:23]
INFO: [Synth 8-226] default block is never used [C:/Xilinx/project/myCPU/myCPU.srcs/sources_1/new/nixie_tube.v:43]
INFO: [Synth 8-226] default block is never used [C:/Xilinx/project/myCPU/myCPU.srcs/sources_1/new/nixie_tube.v:99]
INFO: [Synth 8-226] default block is never used [C:/Xilinx/project/myCPU/myCPU.srcs/sources_1/new/nixie_tube.v:155]
INFO: [Synth 8-226] default block is never used [C:/Xilinx/project/myCPU/myCPU.srcs/sources_1/new/nixie_tube.v:211]
INFO: [Synth 8-226] default block is never used [C:/Xilinx/project/myCPU/myCPU.srcs/sources_1/new/nixie_tube.v:267]
INFO: [Synth 8-226] default block is never used [C:/Xilinx/project/myCPU/myCPU.srcs/sources_1/new/nixie_tube.v:323]
INFO: [Synth 8-226] default block is never used [C:/Xilinx/project/myCPU/myCPU.srcs/sources_1/new/nixie_tube.v:379]
INFO: [Synth 8-226] default block is never used [C:/Xilinx/project/myCPU/myCPU.srcs/sources_1/new/nixie_tube.v:435]
INFO: [Synth 8-226] default block is never used [C:/Xilinx/project/myCPU/myCPU.srcs/sources_1/new/nixie_tube.v:497]
INFO: [Synth 8-6155] done synthesizing module 'nixie_tube' (38#1) [C:/Xilinx/project/myCPU/myCPU.srcs/sources_1/new/nixie_tube.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mips_sopc' (39#1) [C:/Xilinx/project/myCPU/myCPU.srcs/sources_1/new/mips_sopc.v:23]
WARNING: [Synth 8-3331] design sllv has unconnected port operand1_i[31]
WARNING: [Synth 8-3331] design sllv has unconnected port operand1_i[30]
WARNING: [Synth 8-3331] design sllv has unconnected port operand1_i[29]
WARNING: [Synth 8-3331] design sllv has unconnected port operand1_i[28]
WARNING: [Synth 8-3331] design sllv has unconnected port operand1_i[27]
WARNING: [Synth 8-3331] design sllv has unconnected port operand1_i[26]
WARNING: [Synth 8-3331] design sllv has unconnected port operand1_i[25]
WARNING: [Synth 8-3331] design sllv has unconnected port operand1_i[24]
WARNING: [Synth 8-3331] design sllv has unconnected port operand1_i[23]
WARNING: [Synth 8-3331] design sllv has unconnected port operand1_i[22]
WARNING: [Synth 8-3331] design sllv has unconnected port operand1_i[21]
WARNING: [Synth 8-3331] design sllv has unconnected port operand1_i[20]
WARNING: [Synth 8-3331] design sllv has unconnected port operand1_i[19]
WARNING: [Synth 8-3331] design sllv has unconnected port operand1_i[18]
WARNING: [Synth 8-3331] design sllv has unconnected port operand1_i[17]
WARNING: [Synth 8-3331] design sllv has unconnected port operand1_i[16]
WARNING: [Synth 8-3331] design sllv has unconnected port operand1_i[15]
WARNING: [Synth 8-3331] design sllv has unconnected port operand1_i[14]
WARNING: [Synth 8-3331] design sllv has unconnected port operand1_i[13]
WARNING: [Synth 8-3331] design sllv has unconnected port operand1_i[12]
WARNING: [Synth 8-3331] design sllv has unconnected port operand1_i[11]
WARNING: [Synth 8-3331] design sllv has unconnected port operand1_i[10]
WARNING: [Synth 8-3331] design sllv has unconnected port operand1_i[9]
WARNING: [Synth 8-3331] design sllv has unconnected port operand1_i[8]
WARNING: [Synth 8-3331] design sllv has unconnected port operand1_i[7]
WARNING: [Synth 8-3331] design sllv has unconnected port operand1_i[6]
WARNING: [Synth 8-3331] design sllv has unconnected port operand1_i[5]
WARNING: [Synth 8-3331] design lui has unconnected port inst_i[31]
WARNING: [Synth 8-3331] design lui has unconnected port inst_i[30]
WARNING: [Synth 8-3331] design lui has unconnected port inst_i[29]
WARNING: [Synth 8-3331] design lui has unconnected port inst_i[28]
WARNING: [Synth 8-3331] design lui has unconnected port inst_i[27]
WARNING: [Synth 8-3331] design lui has unconnected port inst_i[26]
WARNING: [Synth 8-3331] design lui has unconnected port inst_i[25]
WARNING: [Synth 8-3331] design lui has unconnected port inst_i[24]
WARNING: [Synth 8-3331] design lui has unconnected port inst_i[23]
WARNING: [Synth 8-3331] design lui has unconnected port inst_i[22]
WARNING: [Synth 8-3331] design lui has unconnected port inst_i[21]
WARNING: [Synth 8-3331] design lui has unconnected port inst_i[20]
WARNING: [Synth 8-3331] design lui has unconnected port inst_i[19]
WARNING: [Synth 8-3331] design lui has unconnected port inst_i[18]
WARNING: [Synth 8-3331] design lui has unconnected port inst_i[17]
WARNING: [Synth 8-3331] design lui has unconnected port inst_i[16]
WARNING: [Synth 8-3331] design jump_branch has unconnected port inst_i[31]
WARNING: [Synth 8-3331] design jump_branch has unconnected port inst_i[30]
WARNING: [Synth 8-3331] design jump_branch has unconnected port inst_i[29]
WARNING: [Synth 8-3331] design jump_branch has unconnected port inst_i[28]
WARNING: [Synth 8-3331] design jump_branch has unconnected port inst_i[27]
WARNING: [Synth 8-3331] design jump_branch has unconnected port inst_i[26]
WARNING: [Synth 8-3331] design ext has unconnected port inst_i[31]
WARNING: [Synth 8-3331] design ext has unconnected port inst_i[30]
WARNING: [Synth 8-3331] design ext has unconnected port inst_i[29]
WARNING: [Synth 8-3331] design ext has unconnected port inst_i[28]
WARNING: [Synth 8-3331] design ext has unconnected port inst_i[27]
WARNING: [Synth 8-3331] design ext has unconnected port inst_i[26]
WARNING: [Synth 8-3331] design ext has unconnected port inst_i[25]
WARNING: [Synth 8-3331] design ext has unconnected port inst_i[24]
WARNING: [Synth 8-3331] design ext has unconnected port inst_i[23]
WARNING: [Synth 8-3331] design ext has unconnected port inst_i[22]
WARNING: [Synth 8-3331] design ext has unconnected port inst_i[21]
WARNING: [Synth 8-3331] design ext has unconnected port inst_i[20]
WARNING: [Synth 8-3331] design ext has unconnected port inst_i[19]
WARNING: [Synth 8-3331] design ext has unconnected port inst_i[18]
WARNING: [Synth 8-3331] design ext has unconnected port inst_i[17]
WARNING: [Synth 8-3331] design ext has unconnected port inst_i[16]
WARNING: [Synth 8-3331] design decoder has unconnected port pc_i[31]
WARNING: [Synth 8-3331] design decoder has unconnected port pc_i[30]
WARNING: [Synth 8-3331] design decoder has unconnected port pc_i[29]
WARNING: [Synth 8-3331] design decoder has unconnected port pc_i[28]
WARNING: [Synth 8-3331] design decoder has unconnected port pc_i[27]
WARNING: [Synth 8-3331] design decoder has unconnected port pc_i[26]
WARNING: [Synth 8-3331] design decoder has unconnected port pc_i[25]
WARNING: [Synth 8-3331] design decoder has unconnected port pc_i[24]
WARNING: [Synth 8-3331] design decoder has unconnected port pc_i[23]
WARNING: [Synth 8-3331] design decoder has unconnected port pc_i[22]
WARNING: [Synth 8-3331] design decoder has unconnected port pc_i[21]
WARNING: [Synth 8-3331] design decoder has unconnected port pc_i[20]
WARNING: [Synth 8-3331] design decoder has unconnected port pc_i[19]
WARNING: [Synth 8-3331] design decoder has unconnected port pc_i[18]
WARNING: [Synth 8-3331] design decoder has unconnected port pc_i[17]
WARNING: [Synth 8-3331] design decoder has unconnected port pc_i[16]
WARNING: [Synth 8-3331] design decoder has unconnected port pc_i[15]
WARNING: [Synth 8-3331] design decoder has unconnected port pc_i[14]
WARNING: [Synth 8-3331] design decoder has unconnected port pc_i[13]
WARNING: [Synth 8-3331] design decoder has unconnected port pc_i[12]
WARNING: [Synth 8-3331] design decoder has unconnected port pc_i[11]
WARNING: [Synth 8-3331] design decoder has unconnected port pc_i[10]
WARNING: [Synth 8-3331] design decoder has unconnected port pc_i[9]
WARNING: [Synth 8-3331] design decoder has unconnected port pc_i[8]
WARNING: [Synth 8-3331] design decoder has unconnected port pc_i[7]
WARNING: [Synth 8-3331] design decoder has unconnected port pc_i[6]
WARNING: [Synth 8-3331] design decoder has unconnected port pc_i[5]
WARNING: [Synth 8-3331] design decoder has unconnected port pc_i[4]
WARNING: [Synth 8-3331] design decoder has unconnected port pc_i[3]
WARNING: [Synth 8-3331] design decoder has unconnected port pc_i[2]
WARNING: [Synth 8-3331] design decoder has unconnected port pc_i[1]
WARNING: [Synth 8-3331] design decoder has unconnected port pc_i[0]
WARNING: [Synth 8-3331] design if_id has unconnected port clk
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 922.078 ; gain = 102.832
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 922.078 ; gain = 102.832
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 922.078 ; gain = 102.832
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Xilinx/project/myCPU/myCPU.srcs/sources_1/ip/inst_ram/inst_ram.dcp' for cell 'inst_ram0'
INFO: [Netlist 29-17] Analyzing 32 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.1
INFO: [Device 21-403] Loading part xc7a200tfbg676-2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Xilinx/project/myCPU/myCPU.srcs/constrs_1/new/mips_sopc.xdc]
Finished Parsing XDC File [C:/Xilinx/project/myCPU/myCPU.srcs/constrs_1/new/mips_sopc.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1316.910 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 32 instances were transformed.
  RAM256X1S => RAM256X1S (MUXF7, MUXF7, MUXF8, RAMS64E, RAMS64E, RAMS64E, RAMS64E): 32 instances

RTL Elaboration Complete:  : Time (s): cpu = 00:00:36 ; elapsed = 00:00:25 . Memory (MB): peak = 1392.246 ; gain = 573.000
97 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:37 ; elapsed = 00:00:25 . Memory (MB): peak = 1392.246 ; gain = 573.000
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/project/myCPU/myCPU.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Xilinx/project/myCPU/myCPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'mips_sopc_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Xilinx/project/myCPU/myCPU.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'C:/Xilinx/project/myCPU/myCPU.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'C:/Xilinx/project/myCPU/myCPU.sim/sim_1/behav/xsim/inst_rom.data'
INFO: [SIM-utils-43] Exported 'C:/Xilinx/project/myCPU/myCPU.sim/sim_1/behav/xsim/inst_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Xilinx/project/myCPU/myCPU.sim/sim_1/behav/xsim/inst_rom.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/project/myCPU/myCPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mips_sopc_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/project/myCPU/myCPU.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 1f126e29297942d6bc97bb6c1b054504 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_12 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot mips_sopc_tb_behav xil_defaultlib.mips_sopc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Xilinx/project/myCPU/myCPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mips_sopc_tb_behav -key {Behavioral:sim_1:Functional:mips_sopc_tb} -tclbatch {mips_sopc_tb.tcl} -view {C:/Xilinx/project/myCPU/mips_sopc_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Xilinx/project/myCPU/mips_sopc_tb_behav.wcfg
source mips_sopc_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mips_sopc_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1465.602 ; gain = 12.629
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/project/myCPU/myCPU.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Xilinx/project/myCPU/myCPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'mips_sopc_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Xilinx/project/myCPU/myCPU.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'C:/Xilinx/project/myCPU/myCPU.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'C:/Xilinx/project/myCPU/myCPU.sim/sim_1/behav/xsim/inst_rom.data'
INFO: [SIM-utils-43] Exported 'C:/Xilinx/project/myCPU/myCPU.sim/sim_1/behav/xsim/inst_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Xilinx/project/myCPU/myCPU.sim/sim_1/behav/xsim/inst_rom.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/project/myCPU/myCPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mips_sopc_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/project/myCPU/myCPU.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 1f126e29297942d6bc97bb6c1b054504 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_12 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot mips_sopc_tb_behav xil_defaultlib.mips_sopc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Xilinx/project/myCPU/myCPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mips_sopc_tb_behav -key {Behavioral:sim_1:Functional:mips_sopc_tb} -tclbatch {mips_sopc_tb.tcl} -view {C:/Xilinx/project/myCPU/mips_sopc_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Xilinx/project/myCPU/mips_sopc_tb_behav.wcfg
source mips_sopc_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mips_sopc_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1470.555 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed Jan  9 12:19:19 2019...
