// Design a module that assigns the output to the input
module wire_assign( input in, output out );
// assign out to in
void wire_assign( output out, input in );

// Design a module that converts the input to the output
module wire_convert( input in, output out );
// convert out to in
void wire_convert( output out, input in );

// Design a module that assigns the output to the input
module wire_assign_with_out( input in, output out );
// assign out to in
void wire_assign_with_out( output out, input in );

// Design a module that converts the input to the output
module wire_convert_with_out( input in, output out );
// convert out to in
void wire_convert_with_out( output out, input in );

// Design a module that assigns the output to the input
module wire_assign_with_in( output out, input in );
// assign out to in
endmodule
