{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1743091434620 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1743091434620 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 27 12:03:54 2025 " "Processing started: Thu Mar 27 12:03:54 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1743091434620 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743091434620 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SpiderOneLeg -c SpiderOneLeg " "Command: quartus_map --read_settings_files=on --write_settings_files=off SpiderOneLeg -c SpiderOneLeg" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743091434620 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1743091434987 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1743091434987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spideroneleg.bdf 1 1 " "Found 1 design units, including 1 entities, in source file spideroneleg.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SpiderOneLeg " "Found entity 1: SpiderOneLeg" {  } { { "SpiderOneLeg.bdf" "" { Schematic "C:/Users/rosenthal.andr/Documents/EECE2160/SpiderOneLeg/SpiderOneLeg.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743091441082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743091441082 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SpiderOneLeg " "Elaborating entity \"SpiderOneLeg\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1743091441145 ""}
{ "Warning" "WSGN_SEARCH_FILE" "pwm.bdf 1 1 " "Using design file pwm.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 PWM " "Found entity 1: PWM" {  } { { "pwm.bdf" "" { Schematic "C:/Users/rosenthal.andr/Documents/EECE2160/SpiderOneLeg/pwm.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743091441163 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1743091441163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pwm pwm:inst8 " "Elaborating entity \"pwm\" for hierarchy \"pwm:inst8\"" {  } { { "SpiderOneLeg.bdf" "inst8" { Schematic "C:/Users/rosenthal.andr/Documents/EECE2160/SpiderOneLeg/SpiderOneLeg.bdf" { { 16 1128 1352 144 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743091441163 ""}
{ "Warning" "WSGN_SEARCH_FILE" "pwm_out.v 1 1 " "Using design file pwm_out.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 PWM_OUT " "Found entity 1: PWM_OUT" {  } { { "pwm_out.v" "" { Text "C:/Users/rosenthal.andr/Documents/EECE2160/SpiderOneLeg/pwm_out.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743091441179 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1743091441179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PWM_OUT pwm:inst8\|PWM_OUT:inst5 " "Elaborating entity \"PWM_OUT\" for hierarchy \"pwm:inst8\|PWM_OUT:inst5\"" {  } { { "pwm.bdf" "inst5" { Schematic "C:/Users/rosenthal.andr/Documents/EECE2160/SpiderOneLeg/pwm.bdf" { { 120 592 720 216 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743091441179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare pwm:inst8\|PWM_OUT:inst5\|lpm_compare:LPM_COMPARE_component " "Elaborating entity \"lpm_compare\" for hierarchy \"pwm:inst8\|PWM_OUT:inst5\|lpm_compare:LPM_COMPARE_component\"" {  } { { "pwm_out.v" "LPM_COMPARE_component" { Text "C:/Users/rosenthal.andr/Documents/EECE2160/SpiderOneLeg/pwm_out.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743091441194 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pwm:inst8\|PWM_OUT:inst5\|lpm_compare:LPM_COMPARE_component " "Elaborated megafunction instantiation \"pwm:inst8\|PWM_OUT:inst5\|lpm_compare:LPM_COMPARE_component\"" {  } { { "pwm_out.v" "" { Text "C:/Users/rosenthal.andr/Documents/EECE2160/SpiderOneLeg/pwm_out.v" 62 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743091441194 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pwm:inst8\|PWM_OUT:inst5\|lpm_compare:LPM_COMPARE_component " "Instantiated megafunction \"pwm:inst8\|PWM_OUT:inst5\|lpm_compare:LPM_COMPARE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743091441194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COMPARE " "Parameter \"lpm_type\" = \"LPM_COMPARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743091441194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 20 " "Parameter \"lpm_width\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743091441194 ""}  } { { "pwm_out.v" "" { Text "C:/Users/rosenthal.andr/Documents/EECE2160/SpiderOneLeg/pwm_out.v" 62 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1743091441194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_2gg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_2gg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_2gg " "Found entity 1: cmpr_2gg" {  } { { "db/cmpr_2gg.tdf" "" { Text "C:/Users/rosenthal.andr/Documents/EECE2160/SpiderOneLeg/db/cmpr_2gg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743091441226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743091441226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_2gg pwm:inst8\|PWM_OUT:inst5\|lpm_compare:LPM_COMPARE_component\|cmpr_2gg:auto_generated " "Elaborating entity \"cmpr_2gg\" for hierarchy \"pwm:inst8\|PWM_OUT:inst5\|lpm_compare:LPM_COMPARE_component\|cmpr_2gg:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743091441226 ""}
{ "Warning" "WSGN_SEARCH_FILE" "en_register_32.v 1 1 " "Using design file en_register_32.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 en_register_32 " "Found entity 1: en_register_32" {  } { { "en_register_32.v" "" { Text "C:/Users/rosenthal.andr/Documents/EECE2160/SpiderOneLeg/en_register_32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743091441241 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1743091441241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "en_register_32 pwm:inst8\|en_register_32:inst " "Elaborating entity \"en_register_32\" for hierarchy \"pwm:inst8\|en_register_32:inst\"" {  } { { "pwm.bdf" "inst" { Schematic "C:/Users/rosenthal.andr/Documents/EECE2160/SpiderOneLeg/pwm.bdf" { { 80 336 496 192 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743091441241 ""}
{ "Warning" "WSGN_SEARCH_FILE" "pwm_period.v 1 1 " "Using design file pwm_period.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 PWM_PERIOD " "Found entity 1: PWM_PERIOD" {  } { { "pwm_period.v" "" { Text "C:/Users/rosenthal.andr/Documents/EECE2160/SpiderOneLeg/pwm_period.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743091441241 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1743091441241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PWM_PERIOD pwm:inst8\|PWM_PERIOD:inst2 " "Elaborating entity \"PWM_PERIOD\" for hierarchy \"pwm:inst8\|PWM_PERIOD:inst2\"" {  } { { "pwm.bdf" "inst2" { Schematic "C:/Users/rosenthal.andr/Documents/EECE2160/SpiderOneLeg/pwm.bdf" { { 232 352 496 312 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743091441241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter pwm:inst8\|PWM_PERIOD:inst2\|lpm_counter:LPM_COUNTER_component " "Elaborating entity \"lpm_counter\" for hierarchy \"pwm:inst8\|PWM_PERIOD:inst2\|lpm_counter:LPM_COUNTER_component\"" {  } { { "pwm_period.v" "LPM_COUNTER_component" { Text "C:/Users/rosenthal.andr/Documents/EECE2160/SpiderOneLeg/pwm_period.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743091441272 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pwm:inst8\|PWM_PERIOD:inst2\|lpm_counter:LPM_COUNTER_component " "Elaborated megafunction instantiation \"pwm:inst8\|PWM_PERIOD:inst2\|lpm_counter:LPM_COUNTER_component\"" {  } { { "pwm_period.v" "" { Text "C:/Users/rosenthal.andr/Documents/EECE2160/SpiderOneLeg/pwm_period.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743091441272 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pwm:inst8\|PWM_PERIOD:inst2\|lpm_counter:LPM_COUNTER_component " "Instantiated megafunction \"pwm:inst8\|PWM_PERIOD:inst2\|lpm_counter:LPM_COUNTER_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743091441272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_modulus 1000000 " "Parameter \"lpm_modulus\" = \"1000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743091441272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743091441272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743091441272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 20 " "Parameter \"lpm_width\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743091441272 ""}  } { { "pwm_period.v" "" { Text "C:/Users/rosenthal.andr/Documents/EECE2160/SpiderOneLeg/pwm_period.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1743091441272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_bkj.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_bkj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_bkj " "Found entity 1: cntr_bkj" {  } { { "db/cntr_bkj.tdf" "" { Text "C:/Users/rosenthal.andr/Documents/EECE2160/SpiderOneLeg/db/cntr_bkj.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743091441304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743091441304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_bkj pwm:inst8\|PWM_PERIOD:inst2\|lpm_counter:LPM_COUNTER_component\|cntr_bkj:auto_generated " "Elaborating entity \"cntr_bkj\" for hierarchy \"pwm:inst8\|PWM_PERIOD:inst2\|lpm_counter:LPM_COUNTER_component\|cntr_bkj:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743091441304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_qac.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_qac.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_qac " "Found entity 1: cmpr_qac" {  } { { "db/cmpr_qac.tdf" "" { Text "C:/Users/rosenthal.andr/Documents/EECE2160/SpiderOneLeg/db/cmpr_qac.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743091441335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743091441335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_qac pwm:inst8\|PWM_PERIOD:inst2\|lpm_counter:LPM_COUNTER_component\|cntr_bkj:auto_generated\|cmpr_qac:cmpr1 " "Elaborating entity \"cmpr_qac\" for hierarchy \"pwm:inst8\|PWM_PERIOD:inst2\|lpm_counter:LPM_COUNTER_component\|cntr_bkj:auto_generated\|cmpr_qac:cmpr1\"" {  } { { "db/cntr_bkj.tdf" "cmpr1" { Text "C:/Users/rosenthal.andr/Documents/EECE2160/SpiderOneLeg/db/cntr_bkj.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743091441335 ""}
{ "Warning" "WSGN_SEARCH_FILE" "press_detection.bdf 1 1 " "Using design file press_detection.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 press_detection " "Found entity 1: press_detection" {  } { { "press_detection.bdf" "" { Schematic "C:/Users/rosenthal.andr/Documents/EECE2160/SpiderOneLeg/press_detection.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743091441351 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1743091441351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "press_detection press_detection:inst200 " "Elaborating entity \"press_detection\" for hierarchy \"press_detection:inst200\"" {  } { { "SpiderOneLeg.bdf" "inst200" { Schematic "C:/Users/rosenthal.andr/Documents/EECE2160/SpiderOneLeg/SpiderOneLeg.bdf" { { 48 320 432 144 "inst200" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743091441351 ""}
{ "Warning" "WSGN_SEARCH_FILE" "dc_update.bdf 1 1 " "Using design file dc_update.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 dc_update " "Found entity 1: dc_update" {  } { { "dc_update.bdf" "" { Schematic "C:/Users/rosenthal.andr/Documents/EECE2160/SpiderOneLeg/dc_update.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743091441366 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1743091441366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dc_update dc_update:inst3 " "Elaborating entity \"dc_update\" for hierarchy \"dc_update:inst3\"" {  } { { "SpiderOneLeg.bdf" "inst3" { Schematic "C:/Users/rosenthal.andr/Documents/EECE2160/SpiderOneLeg/SpiderOneLeg.bdf" { { 72 672 912 168 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743091441366 ""}
{ "Warning" "WSGN_SEARCH_FILE" "dc_update_mux.v 1 1 " "Using design file dc_update_mux.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DC_UPDATE_MUX " "Found entity 1: DC_UPDATE_MUX" {  } { { "dc_update_mux.v" "" { Text "C:/Users/rosenthal.andr/Documents/EECE2160/SpiderOneLeg/dc_update_mux.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743091441366 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1743091441366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DC_UPDATE_MUX dc_update:inst3\|DC_UPDATE_MUX:inst5 " "Elaborating entity \"DC_UPDATE_MUX\" for hierarchy \"dc_update:inst3\|DC_UPDATE_MUX:inst5\"" {  } { { "dc_update.bdf" "inst5" { Schematic "C:/Users/rosenthal.andr/Documents/EECE2160/SpiderOneLeg/dc_update.bdf" { { 120 1016 1160 216 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743091441366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux dc_update:inst3\|DC_UPDATE_MUX:inst5\|lpm_mux:LPM_MUX_component " "Elaborating entity \"lpm_mux\" for hierarchy \"dc_update:inst3\|DC_UPDATE_MUX:inst5\|lpm_mux:LPM_MUX_component\"" {  } { { "dc_update_mux.v" "LPM_MUX_component" { Text "C:/Users/rosenthal.andr/Documents/EECE2160/SpiderOneLeg/dc_update_mux.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743091441382 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dc_update:inst3\|DC_UPDATE_MUX:inst5\|lpm_mux:LPM_MUX_component " "Elaborated megafunction instantiation \"dc_update:inst3\|DC_UPDATE_MUX:inst5\|lpm_mux:LPM_MUX_component\"" {  } { { "dc_update_mux.v" "" { Text "C:/Users/rosenthal.andr/Documents/EECE2160/SpiderOneLeg/dc_update_mux.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743091441382 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dc_update:inst3\|DC_UPDATE_MUX:inst5\|lpm_mux:LPM_MUX_component " "Instantiated megafunction \"dc_update:inst3\|DC_UPDATE_MUX:inst5\|lpm_mux:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_size 3 " "Parameter \"lpm_size\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743091441382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MUX " "Parameter \"lpm_type\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743091441382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743091441382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widths 2 " "Parameter \"lpm_widths\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743091441382 ""}  } { { "dc_update_mux.v" "" { Text "C:/Users/rosenthal.andr/Documents/EECE2160/SpiderOneLeg/dc_update_mux.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1743091441382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_flc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_flc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_flc " "Found entity 1: mux_flc" {  } { { "db/mux_flc.tdf" "" { Text "C:/Users/rosenthal.andr/Documents/EECE2160/SpiderOneLeg/db/mux_flc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743091441429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743091441429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_flc dc_update:inst3\|DC_UPDATE_MUX:inst5\|lpm_mux:LPM_MUX_component\|mux_flc:auto_generated " "Elaborating entity \"mux_flc\" for hierarchy \"dc_update:inst3\|DC_UPDATE_MUX:inst5\|lpm_mux:LPM_MUX_component\|mux_flc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743091441429 ""}
{ "Warning" "WSGN_SEARCH_FILE" "dc_upadte_add_sub.v 1 1 " "Using design file dc_upadte_add_sub.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DC_UPADTE_ADD_SUB " "Found entity 1: DC_UPADTE_ADD_SUB" {  } { { "dc_upadte_add_sub.v" "" { Text "C:/Users/rosenthal.andr/Documents/EECE2160/SpiderOneLeg/dc_upadte_add_sub.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743091441429 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1743091441429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DC_UPADTE_ADD_SUB dc_update:inst3\|DC_UPADTE_ADD_SUB:inst " "Elaborating entity \"DC_UPADTE_ADD_SUB\" for hierarchy \"dc_update:inst3\|DC_UPADTE_ADD_SUB:inst\"" {  } { { "dc_update.bdf" "inst" { Schematic "C:/Users/rosenthal.andr/Documents/EECE2160/SpiderOneLeg/dc_update.bdf" { { 176 424 584 288 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743091441429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub dc_update:inst3\|DC_UPADTE_ADD_SUB:inst\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborating entity \"lpm_add_sub\" for hierarchy \"dc_update:inst3\|DC_UPADTE_ADD_SUB:inst\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "dc_upadte_add_sub.v" "LPM_ADD_SUB_component" { Text "C:/Users/rosenthal.andr/Documents/EECE2160/SpiderOneLeg/dc_upadte_add_sub.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743091441460 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dc_update:inst3\|DC_UPADTE_ADD_SUB:inst\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborated megafunction instantiation \"dc_update:inst3\|DC_UPADTE_ADD_SUB:inst\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "dc_upadte_add_sub.v" "" { Text "C:/Users/rosenthal.andr/Documents/EECE2160/SpiderOneLeg/dc_upadte_add_sub.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743091441460 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dc_update:inst3\|DC_UPADTE_ADD_SUB:inst\|lpm_add_sub:LPM_ADD_SUB_component " "Instantiated megafunction \"dc_update:inst3\|DC_UPADTE_ADD_SUB:inst\|lpm_add_sub:LPM_ADD_SUB_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UNUSED " "Parameter \"lpm_direction\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743091441460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES,CIN_USED=NO " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES,CIN_USED=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743091441460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743091441460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_ADD_SUB " "Parameter \"lpm_type\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743091441460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743091441460 ""}  } { { "dc_upadte_add_sub.v" "" { Text "C:/Users/rosenthal.andr/Documents/EECE2160/SpiderOneLeg/dc_upadte_add_sub.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1743091441460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_gkg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_gkg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_gkg " "Found entity 1: add_sub_gkg" {  } { { "db/add_sub_gkg.tdf" "" { Text "C:/Users/rosenthal.andr/Documents/EECE2160/SpiderOneLeg/db/add_sub_gkg.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743091441491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743091441491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_gkg dc_update:inst3\|DC_UPADTE_ADD_SUB:inst\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_gkg:auto_generated " "Elaborating entity \"add_sub_gkg\" for hierarchy \"dc_update:inst3\|DC_UPADTE_ADD_SUB:inst\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_gkg:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743091441491 ""}
{ "Warning" "WSGN_SEARCH_FILE" "constant_75000.v 2 2 " "Using design file constant_75000.v, which is not specified as a design file for the current project, but contains definitions for 2 design units and 2 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 CONSTANT_75000_lpm_constant_039 " "Found entity 1: CONSTANT_75000_lpm_constant_039" {  } { { "constant_75000.v" "" { Text "C:/Users/rosenthal.andr/Documents/EECE2160/SpiderOneLeg/constant_75000.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743091441507 ""} { "Info" "ISGN_ENTITY_NAME" "2 CONSTANT_75000 " "Found entity 2: CONSTANT_75000" {  } { { "constant_75000.v" "" { Text "C:/Users/rosenthal.andr/Documents/EECE2160/SpiderOneLeg/constant_75000.v" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743091441507 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1743091441507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTANT_75000 dc_update:inst3\|CONSTANT_75000:inst6 " "Elaborating entity \"CONSTANT_75000\" for hierarchy \"dc_update:inst3\|CONSTANT_75000:inst6\"" {  } { { "dc_update.bdf" "inst6" { Schematic "C:/Users/rosenthal.andr/Documents/EECE2160/SpiderOneLeg/dc_update.bdf" { { 120 752 864 168 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743091441507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTANT_75000_lpm_constant_039 dc_update:inst3\|CONSTANT_75000:inst6\|CONSTANT_75000_lpm_constant_039:CONSTANT_75000_lpm_constant_039_component " "Elaborating entity \"CONSTANT_75000_lpm_constant_039\" for hierarchy \"dc_update:inst3\|CONSTANT_75000:inst6\|CONSTANT_75000_lpm_constant_039:CONSTANT_75000_lpm_constant_039_component\"" {  } { { "constant_75000.v" "CONSTANT_75000_lpm_constant_039_component" { Text "C:/Users/rosenthal.andr/Documents/EECE2160/SpiderOneLeg/constant_75000.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743091441507 ""}
{ "Warning" "WSGN_SEARCH_FILE" "dc_init_comp.v 1 1 " "Using design file dc_init_comp.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DC_INIT_COMP " "Found entity 1: DC_INIT_COMP" {  } { { "dc_init_comp.v" "" { Text "C:/Users/rosenthal.andr/Documents/EECE2160/SpiderOneLeg/dc_init_comp.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743091441522 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1743091441522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DC_INIT_COMP dc_update:inst3\|DC_INIT_COMP:inst4 " "Elaborating entity \"DC_INIT_COMP\" for hierarchy \"dc_update:inst3\|DC_INIT_COMP:inst4\"" {  } { { "dc_update.bdf" "inst4" { Schematic "C:/Users/rosenthal.andr/Documents/EECE2160/SpiderOneLeg/dc_update.bdf" { { 616 672 800 712 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743091441522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare dc_update:inst3\|DC_INIT_COMP:inst4\|lpm_compare:LPM_COMPARE_component " "Elaborating entity \"lpm_compare\" for hierarchy \"dc_update:inst3\|DC_INIT_COMP:inst4\|lpm_compare:LPM_COMPARE_component\"" {  } { { "dc_init_comp.v" "LPM_COMPARE_component" { Text "C:/Users/rosenthal.andr/Documents/EECE2160/SpiderOneLeg/dc_init_comp.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743091441522 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dc_update:inst3\|DC_INIT_COMP:inst4\|lpm_compare:LPM_COMPARE_component " "Elaborated megafunction instantiation \"dc_update:inst3\|DC_INIT_COMP:inst4\|lpm_compare:LPM_COMPARE_component\"" {  } { { "dc_init_comp.v" "" { Text "C:/Users/rosenthal.andr/Documents/EECE2160/SpiderOneLeg/dc_init_comp.v" 61 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743091441522 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dc_update:inst3\|DC_INIT_COMP:inst4\|lpm_compare:LPM_COMPARE_component " "Instantiated megafunction \"dc_update:inst3\|DC_INIT_COMP:inst4\|lpm_compare:LPM_COMPARE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743091441522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743091441522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COMPARE " "Parameter \"lpm_type\" = \"LPM_COMPARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743091441522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743091441522 ""}  } { { "dc_init_comp.v" "" { Text "C:/Users/rosenthal.andr/Documents/EECE2160/SpiderOneLeg/dc_init_comp.v" 61 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1743091441522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_9li.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_9li.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_9li " "Found entity 1: cmpr_9li" {  } { { "db/cmpr_9li.tdf" "" { Text "C:/Users/rosenthal.andr/Documents/EECE2160/SpiderOneLeg/db/cmpr_9li.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743091441554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743091441554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_9li dc_update:inst3\|DC_INIT_COMP:inst4\|lpm_compare:LPM_COMPARE_component\|cmpr_9li:auto_generated " "Elaborating entity \"cmpr_9li\" for hierarchy \"dc_update:inst3\|DC_INIT_COMP:inst4\|lpm_compare:LPM_COMPARE_component\|cmpr_9li:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743091441569 ""}
{ "Warning" "WSGN_SEARCH_FILE" "dc_max.v 1 1 " "Using design file dc_max.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DC_MAX " "Found entity 1: DC_MAX" {  } { { "dc_max.v" "" { Text "C:/Users/rosenthal.andr/Documents/EECE2160/SpiderOneLeg/dc_max.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743091441569 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1743091441569 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DC_MAX dc_update:inst3\|DC_MAX:inst3 " "Elaborating entity \"DC_MAX\" for hierarchy \"dc_update:inst3\|DC_MAX:inst3\"" {  } { { "dc_update.bdf" "inst3" { Schematic "C:/Users/rosenthal.andr/Documents/EECE2160/SpiderOneLeg/dc_update.bdf" { { 504 672 800 600 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743091441569 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare dc_update:inst3\|DC_MAX:inst3\|lpm_compare:LPM_COMPARE_component " "Elaborating entity \"lpm_compare\" for hierarchy \"dc_update:inst3\|DC_MAX:inst3\|lpm_compare:LPM_COMPARE_component\"" {  } { { "dc_max.v" "LPM_COMPARE_component" { Text "C:/Users/rosenthal.andr/Documents/EECE2160/SpiderOneLeg/dc_max.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743091441585 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dc_update:inst3\|DC_MAX:inst3\|lpm_compare:LPM_COMPARE_component " "Elaborated megafunction instantiation \"dc_update:inst3\|DC_MAX:inst3\|lpm_compare:LPM_COMPARE_component\"" {  } { { "dc_max.v" "" { Text "C:/Users/rosenthal.andr/Documents/EECE2160/SpiderOneLeg/dc_max.v" 61 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743091441585 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dc_update:inst3\|DC_MAX:inst3\|lpm_compare:LPM_COMPARE_component " "Instantiated megafunction \"dc_update:inst3\|DC_MAX:inst3\|lpm_compare:LPM_COMPARE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743091441585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743091441585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COMPARE " "Parameter \"lpm_type\" = \"LPM_COMPARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743091441585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743091441585 ""}  } { { "dc_max.v" "" { Text "C:/Users/rosenthal.andr/Documents/EECE2160/SpiderOneLeg/dc_max.v" 61 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1743091441585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_76j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_76j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_76j " "Found entity 1: cmpr_76j" {  } { { "db/cmpr_76j.tdf" "" { Text "C:/Users/rosenthal.andr/Documents/EECE2160/SpiderOneLeg/db/cmpr_76j.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743091441616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743091441616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_76j dc_update:inst3\|DC_MAX:inst3\|lpm_compare:LPM_COMPARE_component\|cmpr_76j:auto_generated " "Elaborating entity \"cmpr_76j\" for hierarchy \"dc_update:inst3\|DC_MAX:inst3\|lpm_compare:LPM_COMPARE_component\|cmpr_76j:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743091441616 ""}
{ "Warning" "WSGN_SEARCH_FILE" "dc_min.v 1 1 " "Using design file dc_min.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DC_MIN " "Found entity 1: DC_MIN" {  } { { "dc_min.v" "" { Text "C:/Users/rosenthal.andr/Documents/EECE2160/SpiderOneLeg/dc_min.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743091441616 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1743091441616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DC_MIN dc_update:inst3\|DC_MIN:inst2 " "Elaborating entity \"DC_MIN\" for hierarchy \"dc_update:inst3\|DC_MIN:inst2\"" {  } { { "dc_update.bdf" "inst2" { Schematic "C:/Users/rosenthal.andr/Documents/EECE2160/SpiderOneLeg/dc_update.bdf" { { 392 672 800 488 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743091441616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare dc_update:inst3\|DC_MIN:inst2\|lpm_compare:LPM_COMPARE_component " "Elaborating entity \"lpm_compare\" for hierarchy \"dc_update:inst3\|DC_MIN:inst2\|lpm_compare:LPM_COMPARE_component\"" {  } { { "dc_min.v" "LPM_COMPARE_component" { Text "C:/Users/rosenthal.andr/Documents/EECE2160/SpiderOneLeg/dc_min.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743091441632 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dc_update:inst3\|DC_MIN:inst2\|lpm_compare:LPM_COMPARE_component " "Elaborated megafunction instantiation \"dc_update:inst3\|DC_MIN:inst2\|lpm_compare:LPM_COMPARE_component\"" {  } { { "dc_min.v" "" { Text "C:/Users/rosenthal.andr/Documents/EECE2160/SpiderOneLeg/dc_min.v" 61 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743091441632 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dc_update:inst3\|DC_MIN:inst2\|lpm_compare:LPM_COMPARE_component " "Instantiated megafunction \"dc_update:inst3\|DC_MIN:inst2\|lpm_compare:LPM_COMPARE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743091441632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743091441632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COMPARE " "Parameter \"lpm_type\" = \"LPM_COMPARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743091441632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743091441632 ""}  } { { "dc_min.v" "" { Text "C:/Users/rosenthal.andr/Documents/EECE2160/SpiderOneLeg/dc_min.v" 61 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1743091441632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_c6j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_c6j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_c6j " "Found entity 1: cmpr_c6j" {  } { { "db/cmpr_c6j.tdf" "" { Text "C:/Users/rosenthal.andr/Documents/EECE2160/SpiderOneLeg/db/cmpr_c6j.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743091441663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743091441663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_c6j dc_update:inst3\|DC_MIN:inst2\|lpm_compare:LPM_COMPARE_component\|cmpr_c6j:auto_generated " "Elaborating entity \"cmpr_c6j\" for hierarchy \"dc_update:inst3\|DC_MIN:inst2\|lpm_compare:LPM_COMPARE_component\|cmpr_c6j:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743091441663 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1743091442436 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1743091442775 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743091442775 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "337 " "Implemented 337 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1743091442822 ""} { "Info" "ICUT_CUT_TM_OPINS" "3 " "Implemented 3 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1743091442822 ""} { "Info" "ICUT_CUT_TM_LCELLS" "327 " "Implemented 327 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1743091442822 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1743091442822 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 13 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4912 " "Peak virtual memory: 4912 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1743091442837 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 27 12:04:02 2025 " "Processing ended: Thu Mar 27 12:04:02 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1743091442837 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1743091442837 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1743091442837 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1743091442837 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1743091444026 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1743091444026 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 27 12:04:03 2025 " "Processing started: Thu Mar 27 12:04:03 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1743091444026 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1743091444026 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off SpiderOneLeg -c SpiderOneLeg " "Command: quartus_fit --read_settings_files=off --write_settings_files=off SpiderOneLeg -c SpiderOneLeg" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1743091444026 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1743091444104 ""}
{ "Info" "0" "" "Project  = SpiderOneLeg" {  } {  } 0 0 "Project  = SpiderOneLeg" 0 0 "Fitter" 0 0 1743091444104 ""}
{ "Info" "0" "" "Revision = SpiderOneLeg" {  } {  } 0 0 "Revision = SpiderOneLeg" 0 0 "Fitter" 0 0 1743091444104 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1743091444209 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1743091444209 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "SpiderOneLeg 5CSEBA6U23I7 " "Selected device 5CSEBA6U23I7 for design \"SpiderOneLeg\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1743091444209 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1743091444255 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1743091444255 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1743091444568 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1743091444583 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1743091444725 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1743091452894 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clk~inputCLKENA0 113 global CLKCTRL_G6 " "clk~inputCLKENA0 with 113 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1743091452956 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1743091452956 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1743091452956 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1743091452956 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1743091452956 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1743091452956 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1743091452956 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1743091452956 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1743091452956 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "SpiderOneLeg.sdc " "Synopsys Design Constraints File file not found: 'SpiderOneLeg.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1743091453378 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1743091453378 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1743091453378 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1743091453378 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1743091453378 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1743091453393 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1743091453393 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1743091453393 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:09 " "Fitter preparation operations ending: elapsed time is 00:00:09" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1743091453428 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1743091456896 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1743091456996 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:05 " "Fitter placement preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1743091462064 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1743091466521 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1743091468127 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1743091468127 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1743091468898 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X67_Y0 X77_Y10 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X67_Y0 to location X77_Y10" {  } { { "loc" "" { Generic "C:/Users/rosenthal.andr/Documents/EECE2160/SpiderOneLeg/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X67_Y0 to location X77_Y10"} { { 12 { 0 ""} 67 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1743091471474 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1743091471474 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1743091472309 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1743091472309 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1743091472309 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.40 " "Total time spent on timing analysis during the Fitter is 0.40 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1743091473316 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1743091473347 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1743091473597 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1743091473597 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1743091474352 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1743091476366 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/rosenthal.andr/Documents/EECE2160/SpiderOneLeg/output_files/SpiderOneLeg.fit.smsg " "Generated suppressed messages file C:/Users/rosenthal.andr/Documents/EECE2160/SpiderOneLeg/output_files/SpiderOneLeg.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1743091476585 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "7026 " "Peak virtual memory: 7026 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1743091477065 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 27 12:04:37 2025 " "Processing ended: Thu Mar 27 12:04:37 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1743091477065 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:34 " "Elapsed time: 00:00:34" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1743091477065 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:53 " "Total CPU time (on all processors): 00:01:53" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1743091477065 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1743091477065 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1743091478160 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1743091478160 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 27 12:04:37 2025 " "Processing started: Thu Mar 27 12:04:37 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1743091478160 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1743091478160 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off SpiderOneLeg -c SpiderOneLeg " "Command: quartus_asm --read_settings_files=off --write_settings_files=off SpiderOneLeg -c SpiderOneLeg" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1743091478160 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1743091478725 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1743091482721 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4856 " "Peak virtual memory: 4856 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1743091483176 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 27 12:04:43 2025 " "Processing ended: Thu Mar 27 12:04:43 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1743091483176 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1743091483176 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1743091483176 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1743091483176 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1743091483771 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1743091484402 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1743091484402 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 27 12:04:43 2025 " "Processing started: Thu Mar 27 12:04:43 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1743091484402 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1743091484402 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta SpiderOneLeg -c SpiderOneLeg " "Command: quartus_sta SpiderOneLeg -c SpiderOneLeg" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1743091484402 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1743091484480 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1743091485054 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1743091485054 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1743091485085 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1743091485085 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "SpiderOneLeg.sdc " "Synopsys Design Constraints File file not found: 'SpiderOneLeg.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1743091485505 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1743091485505 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1743091485505 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1743091485505 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1743091485505 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1743091485505 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1743091485505 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 100C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 100C Model" 0 0 "Timing Analyzer" 0 0 1743091485505 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1743091485536 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1743091485536 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.991 " "Worst-case setup slack is -4.991" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743091485536 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743091485536 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.991            -563.534 clk  " "   -4.991            -563.534 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743091485536 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1743091485536 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.435 " "Worst-case hold slack is 0.435" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743091485536 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743091485536 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.435               0.000 clk  " "    0.435               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743091485536 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1743091485536 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1743091485552 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1743091485552 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.538 " "Worst-case minimum pulse width slack is -0.538" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743091485552 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743091485552 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538            -113.379 clk  " "   -0.538            -113.379 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743091485552 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1743091485552 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV -40C Model" {  } {  } 0 0 "Analyzing Slow 1100mV -40C Model" 0 0 "Timing Analyzer" 0 0 1743091485567 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1743091485583 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1743091486629 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1743091486707 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1743091486723 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1743091486723 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.395 " "Worst-case setup slack is -5.395" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743091486723 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743091486723 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.395            -591.615 clk  " "   -5.395            -591.615 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743091486723 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1743091486723 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.462 " "Worst-case hold slack is 0.462" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743091486723 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743091486723 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.462               0.000 clk  " "    0.462               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743091486723 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1743091486723 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1743091486723 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1743091486739 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.538 " "Worst-case minimum pulse width slack is -0.538" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743091486739 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743091486739 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538            -121.398 clk  " "   -0.538            -121.398 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743091486739 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1743091486739 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 100C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 100C Model" 0 0 "Timing Analyzer" 0 0 1743091486739 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1743091486942 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1743091487458 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1743091487501 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1743091487501 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1743091487501 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.958 " "Worst-case setup slack is -1.958" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743091487501 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743091487501 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.958            -187.816 clk  " "   -1.958            -187.816 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743091487501 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1743091487501 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.180 " "Worst-case hold slack is 0.180" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743091487516 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743091487516 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.180               0.000 clk  " "    0.180               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743091487516 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1743091487516 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1743091487516 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1743091487516 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.092 " "Worst-case minimum pulse width slack is -0.092" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743091487532 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743091487532 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.092             -12.516 clk  " "   -0.092             -12.516 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743091487532 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1743091487532 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV -40C Model" {  } {  } 0 0 "Analyzing Fast 1100mV -40C Model" 0 0 "Timing Analyzer" 0 0 1743091487532 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1743091487657 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1743091487657 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1743091487657 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.636 " "Worst-case setup slack is -1.636" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743091487657 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743091487657 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.636            -160.936 clk  " "   -1.636            -160.936 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743091487657 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1743091487657 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.165 " "Worst-case hold slack is 0.165" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743091487672 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743091487672 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.165               0.000 clk  " "    0.165               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743091487672 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1743091487672 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1743091487672 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1743091487672 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.090 " "Worst-case minimum pulse width slack is -0.090" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743091487672 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743091487672 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.090             -12.530 clk  " "   -0.090             -12.530 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743091487672 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1743091487672 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1743091488610 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1743091488610 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5250 " "Peak virtual memory: 5250 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1743091488657 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 27 12:04:48 2025 " "Processing ended: Thu Mar 27 12:04:48 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1743091488657 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1743091488657 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1743091488657 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1743091488657 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 24 s " "Quartus Prime Full Compilation was successful. 0 errors, 24 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1743091489335 ""}
