TimeQuest Timing Analyzer report for FPALU
Sat Sep 24 20:15:40 2016
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'iclock'
 12. Slow Model Setup: 'icontrol[0]'
 13. Slow Model Hold: 'icontrol[0]'
 14. Slow Model Hold: 'iclock'
 15. Slow Model Minimum Pulse Width: 'iclock'
 16. Slow Model Minimum Pulse Width: 'icontrol[0]'
 17. Setup Times
 18. Hold Times
 19. Clock to Output Times
 20. Minimum Clock to Output Times
 21. Propagation Delay
 22. Minimum Propagation Delay
 23. Fast Model Setup Summary
 24. Fast Model Hold Summary
 25. Fast Model Recovery Summary
 26. Fast Model Removal Summary
 27. Fast Model Minimum Pulse Width Summary
 28. Fast Model Setup: 'iclock'
 29. Fast Model Setup: 'icontrol[0]'
 30. Fast Model Hold: 'icontrol[0]'
 31. Fast Model Hold: 'iclock'
 32. Fast Model Minimum Pulse Width: 'iclock'
 33. Fast Model Minimum Pulse Width: 'icontrol[0]'
 34. Setup Times
 35. Hold Times
 36. Clock to Output Times
 37. Minimum Clock to Output Times
 38. Propagation Delay
 39. Minimum Propagation Delay
 40. Multicorner Timing Analysis Summary
 41. Setup Times
 42. Hold Times
 43. Clock to Output Times
 44. Minimum Clock to Output Times
 45. Progagation Delay
 46. Minimum Progagation Delay
 47. Setup Transfers
 48. Hold Transfers
 49. Report TCCS
 50. Report RSKM
 51. Unconstrained Paths
 52. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; FPALU                                                             ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C70F896C6                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ; < 0.1%      ;
;     Processors 3-4         ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                   ;
+-------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------+
; Clock Name  ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets         ;
+-------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------+
; iclock      ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { iclock }      ;
; icontrol[0] ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { icontrol[0] } ;
+-------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------+


+-------------------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                                     ;
+-------------+-----------------+-------------+---------------------------------------------------------------+
; Fmax        ; Restricted Fmax ; Clock Name  ; Note                                                          ;
+-------------+-----------------+-------------+---------------------------------------------------------------+
; 115.18 MHz  ; 115.18 MHz      ; iclock      ;                                                               ;
; 1515.15 MHz ; 450.05 MHz      ; icontrol[0] ; limit due to minimum period restriction (max I/O toggle rate) ;
+-------------+-----------------+-------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------+
; Slow Model Setup Summary             ;
+-------------+--------+---------------+
; Clock       ; Slack  ; End Point TNS ;
+-------------+--------+---------------+
; iclock      ; -7.682 ; -5507.955     ;
; icontrol[0] ; -0.302 ; -0.595        ;
+-------------+--------+---------------+


+--------------------------------------+
; Slow Model Hold Summary              ;
+-------------+--------+---------------+
; Clock       ; Slack  ; End Point TNS ;
+-------------+--------+---------------+
; icontrol[0] ; -1.156 ; -3.471        ;
; iclock      ; 0.391  ; 0.000         ;
+-------------+--------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Slow Model Minimum Pulse Width Summary ;
+-------------+--------+-----------------+
; Clock       ; Slack  ; End Point TNS   ;
+-------------+--------+-----------------+
; iclock      ; -1.627 ; -3621.694       ;
; icontrol[0] ; -1.222 ; -1.222          ;
+-------------+--------+-----------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'iclock'                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                ; To Node                                                                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -7.682 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_l8s:auto_generated|mac_out2~DATAOUT18 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|lpm_mult:q_partial_1|mult_n8s:auto_generated|result[16] ; iclock       ; iclock      ; 1.000        ; 0.019      ; 8.654      ;
; -7.682 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_l8s:auto_generated|mac_out2~DATAOUT18 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|lpm_mult:q_partial_1|mult_n8s:auto_generated|result[17] ; iclock       ; iclock      ; 1.000        ; 0.019      ; 8.654      ;
; -7.682 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_l8s:auto_generated|mac_out2~DATAOUT18 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|lpm_mult:q_partial_1|mult_n8s:auto_generated|result[18] ; iclock       ; iclock      ; 1.000        ; 0.019      ; 8.654      ;
; -7.682 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_l8s:auto_generated|mac_out2~DATAOUT18 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|lpm_mult:q_partial_1|mult_n8s:auto_generated|result[19] ; iclock       ; iclock      ; 1.000        ; 0.019      ; 8.654      ;
; -7.682 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_l8s:auto_generated|mac_out2~DATAOUT18 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|lpm_mult:q_partial_1|mult_n8s:auto_generated|result[20] ; iclock       ; iclock      ; 1.000        ; 0.019      ; 8.654      ;
; -7.682 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_l8s:auto_generated|mac_out2~DATAOUT18 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|lpm_mult:q_partial_1|mult_n8s:auto_generated|result[21] ; iclock       ; iclock      ; 1.000        ; 0.019      ; 8.654      ;
; -7.682 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_l8s:auto_generated|mac_out2~DATAOUT18 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|lpm_mult:q_partial_1|mult_n8s:auto_generated|result[22] ; iclock       ; iclock      ; 1.000        ; 0.019      ; 8.654      ;
; -7.682 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_l8s:auto_generated|mac_out2~DATAOUT18 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|lpm_mult:q_partial_1|mult_n8s:auto_generated|result[23] ; iclock       ; iclock      ; 1.000        ; 0.019      ; 8.654      ;
; -7.682 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_l8s:auto_generated|mac_out2~DATAOUT18 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|lpm_mult:q_partial_1|mult_n8s:auto_generated|result[24] ; iclock       ; iclock      ; 1.000        ; 0.019      ; 8.654      ;
; -7.682 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_l8s:auto_generated|mac_out2~DATAOUT18 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|lpm_mult:q_partial_1|mult_n8s:auto_generated|result[25] ; iclock       ; iclock      ; 1.000        ; 0.019      ; 8.654      ;
; -7.682 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_l8s:auto_generated|mac_out2~DATAOUT18 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|lpm_mult:q_partial_1|mult_n8s:auto_generated|result[26] ; iclock       ; iclock      ; 1.000        ; 0.019      ; 8.654      ;
; -7.682 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_l8s:auto_generated|mac_out2~DATAOUT18 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|lpm_mult:q_partial_1|mult_n8s:auto_generated|result[27] ; iclock       ; iclock      ; 1.000        ; 0.019      ; 8.654      ;
; -7.682 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_l8s:auto_generated|mac_out2~DATAOUT18 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|lpm_mult:q_partial_1|mult_n8s:auto_generated|result[28] ; iclock       ; iclock      ; 1.000        ; 0.019      ; 8.654      ;
; -7.682 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_l8s:auto_generated|mac_out2~DATAOUT18 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|lpm_mult:q_partial_1|mult_n8s:auto_generated|result[29] ; iclock       ; iclock      ; 1.000        ; 0.019      ; 8.654      ;
; -7.682 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_l8s:auto_generated|mac_out2~DATAOUT18 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|lpm_mult:q_partial_1|mult_n8s:auto_generated|result[30] ; iclock       ; iclock      ; 1.000        ; 0.019      ; 8.654      ;
; -7.682 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_l8s:auto_generated|mac_out2~DATAOUT18 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|lpm_mult:q_partial_1|mult_n8s:auto_generated|result[31] ; iclock       ; iclock      ; 1.000        ; 0.019      ; 8.654      ;
; -7.682 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_l8s:auto_generated|mac_out2~DATAOUT18 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|lpm_mult:q_partial_1|mult_n8s:auto_generated|result[32] ; iclock       ; iclock      ; 1.000        ; 0.019      ; 8.654      ;
; -7.662 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_l8s:auto_generated|mac_out2~DATAOUT20 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|lpm_mult:q_partial_1|mult_n8s:auto_generated|result[16] ; iclock       ; iclock      ; 1.000        ; 0.019      ; 8.634      ;
; -7.662 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_l8s:auto_generated|mac_out2~DATAOUT20 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|lpm_mult:q_partial_1|mult_n8s:auto_generated|result[17] ; iclock       ; iclock      ; 1.000        ; 0.019      ; 8.634      ;
; -7.662 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_l8s:auto_generated|mac_out2~DATAOUT20 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|lpm_mult:q_partial_1|mult_n8s:auto_generated|result[18] ; iclock       ; iclock      ; 1.000        ; 0.019      ; 8.634      ;
; -7.662 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_l8s:auto_generated|mac_out2~DATAOUT20 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|lpm_mult:q_partial_1|mult_n8s:auto_generated|result[19] ; iclock       ; iclock      ; 1.000        ; 0.019      ; 8.634      ;
; -7.662 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_l8s:auto_generated|mac_out2~DATAOUT20 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|lpm_mult:q_partial_1|mult_n8s:auto_generated|result[20] ; iclock       ; iclock      ; 1.000        ; 0.019      ; 8.634      ;
; -7.662 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_l8s:auto_generated|mac_out2~DATAOUT20 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|lpm_mult:q_partial_1|mult_n8s:auto_generated|result[21] ; iclock       ; iclock      ; 1.000        ; 0.019      ; 8.634      ;
; -7.662 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_l8s:auto_generated|mac_out2~DATAOUT20 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|lpm_mult:q_partial_1|mult_n8s:auto_generated|result[22] ; iclock       ; iclock      ; 1.000        ; 0.019      ; 8.634      ;
; -7.662 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_l8s:auto_generated|mac_out2~DATAOUT20 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|lpm_mult:q_partial_1|mult_n8s:auto_generated|result[23] ; iclock       ; iclock      ; 1.000        ; 0.019      ; 8.634      ;
; -7.662 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_l8s:auto_generated|mac_out2~DATAOUT20 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|lpm_mult:q_partial_1|mult_n8s:auto_generated|result[24] ; iclock       ; iclock      ; 1.000        ; 0.019      ; 8.634      ;
; -7.662 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_l8s:auto_generated|mac_out2~DATAOUT20 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|lpm_mult:q_partial_1|mult_n8s:auto_generated|result[25] ; iclock       ; iclock      ; 1.000        ; 0.019      ; 8.634      ;
; -7.662 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_l8s:auto_generated|mac_out2~DATAOUT20 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|lpm_mult:q_partial_1|mult_n8s:auto_generated|result[26] ; iclock       ; iclock      ; 1.000        ; 0.019      ; 8.634      ;
; -7.662 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_l8s:auto_generated|mac_out2~DATAOUT20 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|lpm_mult:q_partial_1|mult_n8s:auto_generated|result[27] ; iclock       ; iclock      ; 1.000        ; 0.019      ; 8.634      ;
; -7.662 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_l8s:auto_generated|mac_out2~DATAOUT20 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|lpm_mult:q_partial_1|mult_n8s:auto_generated|result[28] ; iclock       ; iclock      ; 1.000        ; 0.019      ; 8.634      ;
; -7.662 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_l8s:auto_generated|mac_out2~DATAOUT20 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|lpm_mult:q_partial_1|mult_n8s:auto_generated|result[29] ; iclock       ; iclock      ; 1.000        ; 0.019      ; 8.634      ;
; -7.662 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_l8s:auto_generated|mac_out2~DATAOUT20 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|lpm_mult:q_partial_1|mult_n8s:auto_generated|result[30] ; iclock       ; iclock      ; 1.000        ; 0.019      ; 8.634      ;
; -7.662 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_l8s:auto_generated|mac_out2~DATAOUT20 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|lpm_mult:q_partial_1|mult_n8s:auto_generated|result[31] ; iclock       ; iclock      ; 1.000        ; 0.019      ; 8.634      ;
; -7.662 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_l8s:auto_generated|mac_out2~DATAOUT20 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|lpm_mult:q_partial_1|mult_n8s:auto_generated|result[32] ; iclock       ; iclock      ; 1.000        ; 0.019      ; 8.634      ;
; -7.612 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_l8s:auto_generated|mac_out4           ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|lpm_mult:q_partial_1|mult_n8s:auto_generated|result[16] ; iclock       ; iclock      ; 1.000        ; 0.009      ; 8.574      ;
; -7.612 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_l8s:auto_generated|mac_out4           ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|lpm_mult:q_partial_1|mult_n8s:auto_generated|result[17] ; iclock       ; iclock      ; 1.000        ; 0.009      ; 8.574      ;
; -7.612 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_l8s:auto_generated|mac_out4           ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|lpm_mult:q_partial_1|mult_n8s:auto_generated|result[18] ; iclock       ; iclock      ; 1.000        ; 0.009      ; 8.574      ;
; -7.612 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_l8s:auto_generated|mac_out4           ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|lpm_mult:q_partial_1|mult_n8s:auto_generated|result[19] ; iclock       ; iclock      ; 1.000        ; 0.009      ; 8.574      ;
; -7.612 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_l8s:auto_generated|mac_out4           ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|lpm_mult:q_partial_1|mult_n8s:auto_generated|result[20] ; iclock       ; iclock      ; 1.000        ; 0.009      ; 8.574      ;
; -7.612 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_l8s:auto_generated|mac_out4           ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|lpm_mult:q_partial_1|mult_n8s:auto_generated|result[21] ; iclock       ; iclock      ; 1.000        ; 0.009      ; 8.574      ;
; -7.612 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_l8s:auto_generated|mac_out4           ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|lpm_mult:q_partial_1|mult_n8s:auto_generated|result[22] ; iclock       ; iclock      ; 1.000        ; 0.009      ; 8.574      ;
; -7.612 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_l8s:auto_generated|mac_out4           ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|lpm_mult:q_partial_1|mult_n8s:auto_generated|result[23] ; iclock       ; iclock      ; 1.000        ; 0.009      ; 8.574      ;
; -7.612 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_l8s:auto_generated|mac_out4           ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|lpm_mult:q_partial_1|mult_n8s:auto_generated|result[24] ; iclock       ; iclock      ; 1.000        ; 0.009      ; 8.574      ;
; -7.612 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_l8s:auto_generated|mac_out4           ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|lpm_mult:q_partial_1|mult_n8s:auto_generated|result[25] ; iclock       ; iclock      ; 1.000        ; 0.009      ; 8.574      ;
; -7.612 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_l8s:auto_generated|mac_out4           ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|lpm_mult:q_partial_1|mult_n8s:auto_generated|result[26] ; iclock       ; iclock      ; 1.000        ; 0.009      ; 8.574      ;
; -7.612 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_l8s:auto_generated|mac_out4           ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|lpm_mult:q_partial_1|mult_n8s:auto_generated|result[27] ; iclock       ; iclock      ; 1.000        ; 0.009      ; 8.574      ;
; -7.612 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_l8s:auto_generated|mac_out4           ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|lpm_mult:q_partial_1|mult_n8s:auto_generated|result[28] ; iclock       ; iclock      ; 1.000        ; 0.009      ; 8.574      ;
; -7.612 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_l8s:auto_generated|mac_out4           ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|lpm_mult:q_partial_1|mult_n8s:auto_generated|result[29] ; iclock       ; iclock      ; 1.000        ; 0.009      ; 8.574      ;
; -7.612 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_l8s:auto_generated|mac_out4           ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|lpm_mult:q_partial_1|mult_n8s:auto_generated|result[30] ; iclock       ; iclock      ; 1.000        ; 0.009      ; 8.574      ;
; -7.612 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_l8s:auto_generated|mac_out4           ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|lpm_mult:q_partial_1|mult_n8s:auto_generated|result[31] ; iclock       ; iclock      ; 1.000        ; 0.009      ; 8.574      ;
; -7.612 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_l8s:auto_generated|mac_out4           ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|lpm_mult:q_partial_1|mult_n8s:auto_generated|result[32] ; iclock       ; iclock      ; 1.000        ; 0.009      ; 8.574      ;
; -7.582 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_l8s:auto_generated|mac_out2~DATAOUT21 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|lpm_mult:q_partial_1|mult_n8s:auto_generated|result[16] ; iclock       ; iclock      ; 1.000        ; 0.019      ; 8.554      ;
; -7.582 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_l8s:auto_generated|mac_out2~DATAOUT21 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|lpm_mult:q_partial_1|mult_n8s:auto_generated|result[17] ; iclock       ; iclock      ; 1.000        ; 0.019      ; 8.554      ;
; -7.582 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_l8s:auto_generated|mac_out2~DATAOUT21 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|lpm_mult:q_partial_1|mult_n8s:auto_generated|result[18] ; iclock       ; iclock      ; 1.000        ; 0.019      ; 8.554      ;
; -7.582 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_l8s:auto_generated|mac_out2~DATAOUT21 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|lpm_mult:q_partial_1|mult_n8s:auto_generated|result[19] ; iclock       ; iclock      ; 1.000        ; 0.019      ; 8.554      ;
; -7.582 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_l8s:auto_generated|mac_out2~DATAOUT21 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|lpm_mult:q_partial_1|mult_n8s:auto_generated|result[20] ; iclock       ; iclock      ; 1.000        ; 0.019      ; 8.554      ;
; -7.582 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_l8s:auto_generated|mac_out2~DATAOUT21 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|lpm_mult:q_partial_1|mult_n8s:auto_generated|result[21] ; iclock       ; iclock      ; 1.000        ; 0.019      ; 8.554      ;
; -7.582 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_l8s:auto_generated|mac_out2~DATAOUT21 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|lpm_mult:q_partial_1|mult_n8s:auto_generated|result[22] ; iclock       ; iclock      ; 1.000        ; 0.019      ; 8.554      ;
; -7.582 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_l8s:auto_generated|mac_out2~DATAOUT21 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|lpm_mult:q_partial_1|mult_n8s:auto_generated|result[23] ; iclock       ; iclock      ; 1.000        ; 0.019      ; 8.554      ;
; -7.582 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_l8s:auto_generated|mac_out2~DATAOUT21 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|lpm_mult:q_partial_1|mult_n8s:auto_generated|result[24] ; iclock       ; iclock      ; 1.000        ; 0.019      ; 8.554      ;
; -7.582 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_l8s:auto_generated|mac_out2~DATAOUT21 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|lpm_mult:q_partial_1|mult_n8s:auto_generated|result[25] ; iclock       ; iclock      ; 1.000        ; 0.019      ; 8.554      ;
; -7.582 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_l8s:auto_generated|mac_out2~DATAOUT21 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|lpm_mult:q_partial_1|mult_n8s:auto_generated|result[26] ; iclock       ; iclock      ; 1.000        ; 0.019      ; 8.554      ;
; -7.582 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_l8s:auto_generated|mac_out2~DATAOUT21 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|lpm_mult:q_partial_1|mult_n8s:auto_generated|result[27] ; iclock       ; iclock      ; 1.000        ; 0.019      ; 8.554      ;
; -7.582 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_l8s:auto_generated|mac_out2~DATAOUT21 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|lpm_mult:q_partial_1|mult_n8s:auto_generated|result[28] ; iclock       ; iclock      ; 1.000        ; 0.019      ; 8.554      ;
; -7.582 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_l8s:auto_generated|mac_out2~DATAOUT21 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|lpm_mult:q_partial_1|mult_n8s:auto_generated|result[29] ; iclock       ; iclock      ; 1.000        ; 0.019      ; 8.554      ;
; -7.582 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_l8s:auto_generated|mac_out2~DATAOUT21 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|lpm_mult:q_partial_1|mult_n8s:auto_generated|result[30] ; iclock       ; iclock      ; 1.000        ; 0.019      ; 8.554      ;
; -7.582 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_l8s:auto_generated|mac_out2~DATAOUT21 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|lpm_mult:q_partial_1|mult_n8s:auto_generated|result[31] ; iclock       ; iclock      ; 1.000        ; 0.019      ; 8.554      ;
; -7.582 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_l8s:auto_generated|mac_out2~DATAOUT21 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|lpm_mult:q_partial_1|mult_n8s:auto_generated|result[32] ; iclock       ; iclock      ; 1.000        ; 0.019      ; 8.554      ;
; -7.533 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_l8s:auto_generated|mac_out2~DATAOUT22 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|lpm_mult:q_partial_1|mult_n8s:auto_generated|result[16] ; iclock       ; iclock      ; 1.000        ; 0.019      ; 8.505      ;
; -7.533 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_l8s:auto_generated|mac_out2~DATAOUT22 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|lpm_mult:q_partial_1|mult_n8s:auto_generated|result[17] ; iclock       ; iclock      ; 1.000        ; 0.019      ; 8.505      ;
; -7.533 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_l8s:auto_generated|mac_out2~DATAOUT22 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|lpm_mult:q_partial_1|mult_n8s:auto_generated|result[18] ; iclock       ; iclock      ; 1.000        ; 0.019      ; 8.505      ;
; -7.533 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_l8s:auto_generated|mac_out2~DATAOUT22 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|lpm_mult:q_partial_1|mult_n8s:auto_generated|result[19] ; iclock       ; iclock      ; 1.000        ; 0.019      ; 8.505      ;
; -7.533 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_l8s:auto_generated|mac_out2~DATAOUT22 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|lpm_mult:q_partial_1|mult_n8s:auto_generated|result[20] ; iclock       ; iclock      ; 1.000        ; 0.019      ; 8.505      ;
; -7.533 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_l8s:auto_generated|mac_out2~DATAOUT22 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|lpm_mult:q_partial_1|mult_n8s:auto_generated|result[21] ; iclock       ; iclock      ; 1.000        ; 0.019      ; 8.505      ;
; -7.533 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_l8s:auto_generated|mac_out2~DATAOUT22 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|lpm_mult:q_partial_1|mult_n8s:auto_generated|result[22] ; iclock       ; iclock      ; 1.000        ; 0.019      ; 8.505      ;
; -7.533 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_l8s:auto_generated|mac_out2~DATAOUT22 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|lpm_mult:q_partial_1|mult_n8s:auto_generated|result[23] ; iclock       ; iclock      ; 1.000        ; 0.019      ; 8.505      ;
; -7.533 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_l8s:auto_generated|mac_out2~DATAOUT22 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|lpm_mult:q_partial_1|mult_n8s:auto_generated|result[24] ; iclock       ; iclock      ; 1.000        ; 0.019      ; 8.505      ;
; -7.533 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_l8s:auto_generated|mac_out2~DATAOUT22 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|lpm_mult:q_partial_1|mult_n8s:auto_generated|result[25] ; iclock       ; iclock      ; 1.000        ; 0.019      ; 8.505      ;
; -7.533 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_l8s:auto_generated|mac_out2~DATAOUT22 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|lpm_mult:q_partial_1|mult_n8s:auto_generated|result[26] ; iclock       ; iclock      ; 1.000        ; 0.019      ; 8.505      ;
; -7.533 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_l8s:auto_generated|mac_out2~DATAOUT22 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|lpm_mult:q_partial_1|mult_n8s:auto_generated|result[27] ; iclock       ; iclock      ; 1.000        ; 0.019      ; 8.505      ;
; -7.533 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_l8s:auto_generated|mac_out2~DATAOUT22 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|lpm_mult:q_partial_1|mult_n8s:auto_generated|result[28] ; iclock       ; iclock      ; 1.000        ; 0.019      ; 8.505      ;
; -7.533 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_l8s:auto_generated|mac_out2~DATAOUT22 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|lpm_mult:q_partial_1|mult_n8s:auto_generated|result[29] ; iclock       ; iclock      ; 1.000        ; 0.019      ; 8.505      ;
; -7.533 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_l8s:auto_generated|mac_out2~DATAOUT22 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|lpm_mult:q_partial_1|mult_n8s:auto_generated|result[30] ; iclock       ; iclock      ; 1.000        ; 0.019      ; 8.505      ;
; -7.533 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_l8s:auto_generated|mac_out2~DATAOUT22 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|lpm_mult:q_partial_1|mult_n8s:auto_generated|result[31] ; iclock       ; iclock      ; 1.000        ; 0.019      ; 8.505      ;
; -7.533 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_l8s:auto_generated|mac_out2~DATAOUT22 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|lpm_mult:q_partial_1|mult_n8s:auto_generated|result[32] ; iclock       ; iclock      ; 1.000        ; 0.019      ; 8.505      ;
; -7.532 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_l8s:auto_generated|mac_out2~DATAOUT19 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|lpm_mult:q_partial_1|mult_n8s:auto_generated|result[16] ; iclock       ; iclock      ; 1.000        ; 0.019      ; 8.504      ;
; -7.532 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_l8s:auto_generated|mac_out2~DATAOUT19 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|lpm_mult:q_partial_1|mult_n8s:auto_generated|result[17] ; iclock       ; iclock      ; 1.000        ; 0.019      ; 8.504      ;
; -7.532 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_l8s:auto_generated|mac_out2~DATAOUT19 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|lpm_mult:q_partial_1|mult_n8s:auto_generated|result[18] ; iclock       ; iclock      ; 1.000        ; 0.019      ; 8.504      ;
; -7.532 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_l8s:auto_generated|mac_out2~DATAOUT19 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|lpm_mult:q_partial_1|mult_n8s:auto_generated|result[19] ; iclock       ; iclock      ; 1.000        ; 0.019      ; 8.504      ;
; -7.532 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_l8s:auto_generated|mac_out2~DATAOUT19 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|lpm_mult:q_partial_1|mult_n8s:auto_generated|result[20] ; iclock       ; iclock      ; 1.000        ; 0.019      ; 8.504      ;
; -7.532 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_l8s:auto_generated|mac_out2~DATAOUT19 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|lpm_mult:q_partial_1|mult_n8s:auto_generated|result[21] ; iclock       ; iclock      ; 1.000        ; 0.019      ; 8.504      ;
; -7.532 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_l8s:auto_generated|mac_out2~DATAOUT19 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|lpm_mult:q_partial_1|mult_n8s:auto_generated|result[22] ; iclock       ; iclock      ; 1.000        ; 0.019      ; 8.504      ;
; -7.532 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_l8s:auto_generated|mac_out2~DATAOUT19 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|lpm_mult:q_partial_1|mult_n8s:auto_generated|result[23] ; iclock       ; iclock      ; 1.000        ; 0.019      ; 8.504      ;
; -7.532 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_l8s:auto_generated|mac_out2~DATAOUT19 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|lpm_mult:q_partial_1|mult_n8s:auto_generated|result[24] ; iclock       ; iclock      ; 1.000        ; 0.019      ; 8.504      ;
; -7.532 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_l8s:auto_generated|mac_out2~DATAOUT19 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|lpm_mult:q_partial_1|mult_n8s:auto_generated|result[25] ; iclock       ; iclock      ; 1.000        ; 0.019      ; 8.504      ;
; -7.532 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_l8s:auto_generated|mac_out2~DATAOUT19 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|lpm_mult:q_partial_1|mult_n8s:auto_generated|result[26] ; iclock       ; iclock      ; 1.000        ; 0.019      ; 8.504      ;
; -7.532 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_l8s:auto_generated|mac_out2~DATAOUT19 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|lpm_mult:q_partial_1|mult_n8s:auto_generated|result[27] ; iclock       ; iclock      ; 1.000        ; 0.019      ; 8.504      ;
; -7.532 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_l8s:auto_generated|mac_out2~DATAOUT19 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|lpm_mult:q_partial_1|mult_n8s:auto_generated|result[28] ; iclock       ; iclock      ; 1.000        ; 0.019      ; 8.504      ;
; -7.532 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_l8s:auto_generated|mac_out2~DATAOUT19 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|lpm_mult:q_partial_1|mult_n8s:auto_generated|result[29] ; iclock       ; iclock      ; 1.000        ; 0.019      ; 8.504      ;
; -7.532 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_l8s:auto_generated|mac_out2~DATAOUT19 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|lpm_mult:q_partial_1|mult_n8s:auto_generated|result[30] ; iclock       ; iclock      ; 1.000        ; 0.019      ; 8.504      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'icontrol[0]'                                                                                                                                                                                        ;
+--------+----------------------------------------------------------------------------------------------------------------------+------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                            ; To Node          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------+------------------+--------------+-------------+--------------+------------+------------+
; -0.302 ; add_sub:add1|add_sub_altfp_add_sub_9vm:add_sub_altfp_add_sub_9vm_component|nan_flag_dffe5                            ; onan$latch       ; iclock       ; icontrol[0] ; 1.000        ; 2.767      ; 2.939      ;
; -0.293 ; add_sub:add1|add_sub_altfp_add_sub_9vm:add_sub_altfp_add_sub_9vm_component|overflow_flag_dffe5                       ; ooverflow$latch  ; iclock       ; icontrol[0] ; 1.000        ; 2.800      ; 2.982      ;
; -0.178 ; add_sub:sub1|add_sub_altfp_add_sub_9vm:add_sub_altfp_add_sub_9vm_component|nan_flag_dffe5                            ; onan$latch       ; iclock       ; icontrol[0] ; 1.000        ; 2.767      ; 2.815      ;
; -0.160 ; mul_s:mul1|mul_s_altfp_mult_64m:mul_s_altfp_mult_64m_component|overflow_ff                                           ; ooverflow$latch  ; iclock       ; icontrol[0] ; 1.000        ; 2.803      ; 2.852      ;
; 0.095  ; mul_s:mul1|mul_s_altfp_mult_64m:mul_s_altfp_mult_64m_component|zero_ff                                               ; ozero$latch      ; iclock       ; icontrol[0] ; 1.000        ; 2.483      ; 2.709      ;
; 0.101  ; mul_s:mul1|mul_s_altfp_mult_64m:mul_s_altfp_mult_64m_component|nan_ff                                                ; onan$latch       ; iclock       ; icontrol[0] ; 1.000        ; 2.767      ; 2.536      ;
; 0.160  ; mul_s:mul1|mul_s_altfp_mult_64m:mul_s_altfp_mult_64m_component|underflow_ff                                          ; ounderflow$latch ; iclock       ; icontrol[0] ; 1.000        ; 2.484      ; 2.464      ;
; 0.170  ; icontrol[0]                                                                                                          ; ooverflow$latch  ; icontrol[0]  ; icontrol[0] ; 0.500        ; 5.687      ; 4.906      ;
; 0.185  ; icontrol[0]                                                                                                          ; ounderflow$latch ; icontrol[0]  ; icontrol[0] ; 0.500        ; 5.358      ; 4.813      ;
; 0.196  ; sqrt_s:sqrt1|sqrt_s_altfp_sqrt_ece:sqrt_s_altfp_sqrt_ece_component|zero_ff                                           ; ozero$latch      ; iclock       ; icontrol[0] ; 1.000        ; 2.483      ; 2.608      ;
; 0.222  ; icontrol[0]                                                                                                          ; onan$latch       ; icontrol[0]  ; icontrol[0] ; 0.500        ; 5.654      ; 4.802      ;
; 0.226  ; add_sub:add1|add_sub_altfp_add_sub_9vm:add_sub_altfp_add_sub_9vm_component|zero_flag_n_dffe5                         ; ozero$latch      ; iclock       ; icontrol[0] ; 1.000        ; 2.483      ; 2.578      ;
; 0.285  ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|nan_reg                               ; onan$latch       ; iclock       ; icontrol[0] ; 1.000        ; 2.767      ; 2.352      ;
; 0.293  ; add_sub:add1|add_sub_altfp_add_sub_9vm:add_sub_altfp_add_sub_9vm_component|underflow_flag_dffe5                      ; ounderflow$latch ; iclock       ; icontrol[0] ; 1.000        ; 2.484      ; 2.331      ;
; 0.321  ; add_sub:sub1|add_sub_altfp_add_sub_9vm:add_sub_altfp_add_sub_9vm_component|underflow_flag_dffe5                      ; ounderflow$latch ; iclock       ; icontrol[0] ; 1.000        ; 2.484      ; 2.303      ;
; 0.327  ; icontrol[0]                                                                                                          ; ozero$latch      ; icontrol[0]  ; icontrol[0] ; 0.500        ; 5.357      ; 4.851      ;
; 0.373  ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|overflow_reg                          ; ooverflow$latch  ; iclock       ; icontrol[0] ; 1.000        ; 2.800      ; 2.316      ;
; 0.463  ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|underflow_dffe_3 ; ounderflow$latch ; iclock       ; icontrol[0] ; 1.000        ; 2.484      ; 2.161      ;
; 0.469  ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|zero_dffe        ; ozero$latch      ; iclock       ; icontrol[0] ; 1.000        ; 2.483      ; 2.335      ;
; 0.470  ; sqrt_s:sqrt1|sqrt_s_altfp_sqrt_ece:sqrt_s_altfp_sqrt_ece_component|nan_man_ff13[0]                                   ; onan$latch       ; iclock       ; icontrol[0] ; 1.000        ; 2.767      ; 2.167      ;
; 0.490  ; sqrt_s:sqrt1|sqrt_s_altfp_sqrt_ece:sqrt_s_altfp_sqrt_ece_component|infinity_ff13[0]                                  ; ooverflow$latch  ; iclock       ; icontrol[0] ; 1.000        ; 2.800      ; 2.199      ;
; 0.635  ; add_sub:sub1|add_sub_altfp_add_sub_9vm:add_sub_altfp_add_sub_9vm_component|zero_flag_n_dffe5                         ; ozero$latch      ; iclock       ; icontrol[0] ; 1.000        ; 2.483      ; 2.169      ;
; 0.670  ; icontrol[0]                                                                                                          ; ooverflow$latch  ; icontrol[0]  ; icontrol[0] ; 1.000        ; 5.687      ; 4.906      ;
; 0.685  ; icontrol[0]                                                                                                          ; ounderflow$latch ; icontrol[0]  ; icontrol[0] ; 1.000        ; 5.358      ; 4.813      ;
; 0.722  ; icontrol[0]                                                                                                          ; onan$latch       ; icontrol[0]  ; icontrol[0] ; 1.000        ; 5.654      ; 4.802      ;
; 0.727  ; add_sub:sub1|add_sub_altfp_add_sub_9vm:add_sub_altfp_add_sub_9vm_component|overflow_flag_dffe5                       ; ooverflow$latch  ; iclock       ; icontrol[0] ; 1.000        ; 2.800      ; 1.962      ;
; 0.782  ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|underflow_reg                         ; ounderflow$latch ; iclock       ; icontrol[0] ; 1.000        ; 2.484      ; 1.842      ;
; 0.827  ; icontrol[0]                                                                                                          ; ozero$latch      ; icontrol[0]  ; icontrol[0] ; 1.000        ; 5.357      ; 4.851      ;
; 0.870  ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|nan_pipe_dffe_5  ; onan$latch       ; iclock       ; icontrol[0] ; 1.000        ; 2.767      ; 1.767      ;
; 1.045  ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|overflow_dffe_3  ; ooverflow$latch  ; iclock       ; icontrol[0] ; 1.000        ; 2.800      ; 1.644      ;
+--------+----------------------------------------------------------------------------------------------------------------------+------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'icontrol[0]'                                                                                                                                                                                         ;
+--------+----------------------------------------------------------------------------------------------------------------------+------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                            ; To Node          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------+------------------+--------------+-------------+--------------+------------+------------+
; -1.156 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|overflow_dffe_3  ; ooverflow$latch  ; iclock       ; icontrol[0] ; 0.000        ; 2.800      ; 1.644      ;
; -1.055 ; icontrol[0]                                                                                                          ; onan$latch       ; icontrol[0]  ; icontrol[0] ; 0.000        ; 5.654      ; 4.599      ;
; -1.000 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|nan_pipe_dffe_5  ; onan$latch       ; iclock       ; icontrol[0] ; 0.000        ; 2.767      ; 1.767      ;
; -0.964 ; icontrol[0]                                                                                                          ; ooverflow$latch  ; icontrol[0]  ; icontrol[0] ; 0.000        ; 5.687      ; 4.723      ;
; -0.838 ; add_sub:sub1|add_sub_altfp_add_sub_9vm:add_sub_altfp_add_sub_9vm_component|overflow_flag_dffe5                       ; ooverflow$latch  ; iclock       ; icontrol[0] ; 0.000        ; 2.800      ; 1.962      ;
; -0.642 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|underflow_reg                         ; ounderflow$latch ; iclock       ; icontrol[0] ; 0.000        ; 2.484      ; 1.842      ;
; -0.618 ; icontrol[0]                                                                                                          ; ozero$latch      ; icontrol[0]  ; icontrol[0] ; 0.000        ; 5.357      ; 4.739      ;
; -0.604 ; icontrol[0]                                                                                                          ; ounderflow$latch ; icontrol[0]  ; icontrol[0] ; 0.000        ; 5.358      ; 4.754      ;
; -0.601 ; sqrt_s:sqrt1|sqrt_s_altfp_sqrt_ece:sqrt_s_altfp_sqrt_ece_component|infinity_ff13[0]                                  ; ooverflow$latch  ; iclock       ; icontrol[0] ; 0.000        ; 2.800      ; 2.199      ;
; -0.600 ; sqrt_s:sqrt1|sqrt_s_altfp_sqrt_ece:sqrt_s_altfp_sqrt_ece_component|nan_man_ff13[0]                                   ; onan$latch       ; iclock       ; icontrol[0] ; 0.000        ; 2.767      ; 2.167      ;
; -0.555 ; icontrol[0]                                                                                                          ; onan$latch       ; icontrol[0]  ; icontrol[0] ; -0.500       ; 5.654      ; 4.599      ;
; -0.484 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|overflow_reg                          ; ooverflow$latch  ; iclock       ; icontrol[0] ; 0.000        ; 2.800      ; 2.316      ;
; -0.464 ; icontrol[0]                                                                                                          ; ooverflow$latch  ; icontrol[0]  ; icontrol[0] ; -0.500       ; 5.687      ; 4.723      ;
; -0.415 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|nan_reg                               ; onan$latch       ; iclock       ; icontrol[0] ; 0.000        ; 2.767      ; 2.352      ;
; -0.323 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|underflow_dffe_3 ; ounderflow$latch ; iclock       ; icontrol[0] ; 0.000        ; 2.484      ; 2.161      ;
; -0.314 ; add_sub:sub1|add_sub_altfp_add_sub_9vm:add_sub_altfp_add_sub_9vm_component|zero_flag_n_dffe5                         ; ozero$latch      ; iclock       ; icontrol[0] ; 0.000        ; 2.483      ; 2.169      ;
; -0.231 ; mul_s:mul1|mul_s_altfp_mult_64m:mul_s_altfp_mult_64m_component|nan_ff                                                ; onan$latch       ; iclock       ; icontrol[0] ; 0.000        ; 2.767      ; 2.536      ;
; -0.181 ; add_sub:sub1|add_sub_altfp_add_sub_9vm:add_sub_altfp_add_sub_9vm_component|underflow_flag_dffe5                      ; ounderflow$latch ; iclock       ; icontrol[0] ; 0.000        ; 2.484      ; 2.303      ;
; -0.153 ; add_sub:add1|add_sub_altfp_add_sub_9vm:add_sub_altfp_add_sub_9vm_component|underflow_flag_dffe5                      ; ounderflow$latch ; iclock       ; icontrol[0] ; 0.000        ; 2.484      ; 2.331      ;
; -0.148 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|zero_dffe        ; ozero$latch      ; iclock       ; icontrol[0] ; 0.000        ; 2.483      ; 2.335      ;
; -0.118 ; icontrol[0]                                                                                                          ; ozero$latch      ; icontrol[0]  ; icontrol[0] ; -0.500       ; 5.357      ; 4.739      ;
; -0.104 ; icontrol[0]                                                                                                          ; ounderflow$latch ; icontrol[0]  ; icontrol[0] ; -0.500       ; 5.358      ; 4.754      ;
; -0.020 ; mul_s:mul1|mul_s_altfp_mult_64m:mul_s_altfp_mult_64m_component|underflow_ff                                          ; ounderflow$latch ; iclock       ; icontrol[0] ; 0.000        ; 2.484      ; 2.464      ;
; 0.048  ; add_sub:sub1|add_sub_altfp_add_sub_9vm:add_sub_altfp_add_sub_9vm_component|nan_flag_dffe5                            ; onan$latch       ; iclock       ; icontrol[0] ; 0.000        ; 2.767      ; 2.815      ;
; 0.049  ; mul_s:mul1|mul_s_altfp_mult_64m:mul_s_altfp_mult_64m_component|overflow_ff                                           ; ooverflow$latch  ; iclock       ; icontrol[0] ; 0.000        ; 2.803      ; 2.852      ;
; 0.095  ; add_sub:add1|add_sub_altfp_add_sub_9vm:add_sub_altfp_add_sub_9vm_component|zero_flag_n_dffe5                         ; ozero$latch      ; iclock       ; icontrol[0] ; 0.000        ; 2.483      ; 2.578      ;
; 0.125  ; sqrt_s:sqrt1|sqrt_s_altfp_sqrt_ece:sqrt_s_altfp_sqrt_ece_component|zero_ff                                           ; ozero$latch      ; iclock       ; icontrol[0] ; 0.000        ; 2.483      ; 2.608      ;
; 0.172  ; add_sub:add1|add_sub_altfp_add_sub_9vm:add_sub_altfp_add_sub_9vm_component|nan_flag_dffe5                            ; onan$latch       ; iclock       ; icontrol[0] ; 0.000        ; 2.767      ; 2.939      ;
; 0.182  ; add_sub:add1|add_sub_altfp_add_sub_9vm:add_sub_altfp_add_sub_9vm_component|overflow_flag_dffe5                       ; ooverflow$latch  ; iclock       ; icontrol[0] ; 0.000        ; 2.800      ; 2.982      ;
; 0.226  ; mul_s:mul1|mul_s_altfp_mult_64m:mul_s_altfp_mult_64m_component|zero_ff                                               ; ozero$latch      ; iclock       ; icontrol[0] ; 0.000        ; 2.483      ; 2.709      ;
+--------+----------------------------------------------------------------------------------------------------------------------+------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'iclock'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                ; To Node                                                                                                                                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.391 ; add_sub:add1|add_sub_altfp_add_sub_9vm:add_sub_altfp_add_sub_9vm_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_q1m:auto_generated|cntr_kkf:cntr1|current_reg_q_w[0]                ; add_sub:add1|add_sub_altfp_add_sub_9vm:add_sub_altfp_add_sub_9vm_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_q1m:auto_generated|cntr_kkf:cntr1|current_reg_q_w[0]                          ; iclock       ; iclock      ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; add_sub:add1|add_sub_altfp_add_sub_9vm:add_sub_altfp_add_sub_9vm_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_q1m:auto_generated|cntr_kkf:cntr1|current_reg_q_w[1]                ; add_sub:add1|add_sub_altfp_add_sub_9vm:add_sub_altfp_add_sub_9vm_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_q1m:auto_generated|cntr_kkf:cntr1|current_reg_q_w[1]                          ; iclock       ; iclock      ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|altshift_taps:sign_pipe_dffe_0_rtl_0|shift_taps_c0m:auto_generated|cntr_kkf:cntr1|current_reg_q_w[0] ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|altshift_taps:sign_pipe_dffe_0_rtl_0|shift_taps_c0m:auto_generated|cntr_kkf:cntr1|current_reg_q_w[0]           ; iclock       ; iclock      ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|altshift_taps:sign_pipe_dffe_0_rtl_0|shift_taps_c0m:auto_generated|cntr_kkf:cntr1|current_reg_q_w[1] ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|altshift_taps:sign_pipe_dffe_0_rtl_0|shift_taps_c0m:auto_generated|cntr_kkf:cntr1|current_reg_q_w[1]           ; iclock       ; iclock      ; 0.000        ; 0.000      ; 0.657      ;
; 0.512 ; add_sub:add1|add_sub_altfp_add_sub_9vm:add_sub_altfp_add_sub_9vm_component|infinite_output_sign_dffe3                                                                                                    ; add_sub:add1|add_sub_altfp_add_sub_9vm:add_sub_altfp_add_sub_9vm_component|infinite_output_sign_dffe4                                                                                                              ; iclock       ; iclock      ; 0.000        ; 0.000      ; 0.778      ;
; 0.516 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|a_zero_b_not_dffe_0                                                                                  ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|a_zero_b_not_dffe_1                                                                                            ; iclock       ; iclock      ; 0.000        ; 0.000      ; 0.782      ;
; 0.517 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|divbyzero_pipe_dffe_0                                                                                ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|divbyzero_pipe_dffe_1                                                                                          ; iclock       ; iclock      ; 0.000        ; 0.000      ; 0.783      ;
; 0.518 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|added_power2_reg[5]                                                                                                       ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|max_shift_reg                                                                                                                       ; iclock       ; iclock      ; 0.000        ; 0.000      ; 0.784      ;
; 0.518 ; sqrt_s:sqrt1|sqrt_s_altfp_sqrt_ece:sqrt_s_altfp_sqrt_ece_component|zero_exp_ff9[0]                                                                                                                       ; sqrt_s:sqrt1|sqrt_s_altfp_sqrt_ece:sqrt_s_altfp_sqrt_ece_component|zero_exp_ff10[0]                                                                                                                                ; iclock       ; iclock      ; 0.000        ; 0.000      ; 0.784      ;
; 0.518 ; sqrt_s:sqrt1|sqrt_s_altfp_sqrt_ece:sqrt_s_altfp_sqrt_ece_component|zero_exp_ff11[0]                                                                                                                      ; sqrt_s:sqrt1|sqrt_s_altfp_sqrt_ece:sqrt_s_altfp_sqrt_ece_component|zero_exp_ff12[0]                                                                                                                                ; iclock       ; iclock      ; 0.000        ; 0.000      ; 0.784      ;
; 0.518 ; add_sub:sub1|add_sub_altfp_add_sub_9vm:add_sub_altfp_add_sub_9vm_component|man_res_dffe4[1]                                                                                                              ; add_sub:sub1|add_sub_altfp_add_sub_9vm:add_sub_altfp_add_sub_9vm_component|man_out_dffe5[1]                                                                                                                        ; iclock       ; iclock      ; 0.000        ; 0.000      ; 0.784      ;
; 0.518 ; sqrt_s:sqrt1|sqrt_s_altfp_sqrt_ece:sqrt_s_altfp_sqrt_ece_component|sign_node_ff8[0]                                                                                                                      ; sqrt_s:sqrt1|sqrt_s_altfp_sqrt_ece:sqrt_s_altfp_sqrt_ece_component|sign_node_ff9[0]                                                                                                                                ; iclock       ; iclock      ; 0.000        ; 0.000      ; 0.784      ;
; 0.518 ; add_sub:add1|add_sub_altfp_add_sub_9vm:add_sub_altfp_add_sub_9vm_component|infinite_output_sign_dffe31                                                                                                   ; add_sub:add1|add_sub_altfp_add_sub_9vm:add_sub_altfp_add_sub_9vm_component|infinite_output_sign_dffe3                                                                                                              ; iclock       ; iclock      ; 0.000        ; 0.000      ; 0.784      ;
; 0.519 ; sqrt_s:sqrt1|sqrt_s_altfp_sqrt_ece:sqrt_s_altfp_sqrt_ece_component|zero_exp_ff10[0]                                                                                                                      ; sqrt_s:sqrt1|sqrt_s_altfp_sqrt_ece:sqrt_s_altfp_sqrt_ece_component|zero_exp_ff11[0]                                                                                                                                ; iclock       ; iclock      ; 0.000        ; 0.000      ; 0.785      ;
; 0.519 ; add_sub:sub1|add_sub_altfp_add_sub_9vm:add_sub_altfp_add_sub_9vm_component|man_res_dffe4[5]                                                                                                              ; add_sub:sub1|add_sub_altfp_add_sub_9vm:add_sub_altfp_add_sub_9vm_component|man_out_dffe5[5]                                                                                                                        ; iclock       ; iclock      ; 0.000        ; 0.000      ; 0.785      ;
; 0.519 ; add_sub:sub1|add_sub_altfp_add_sub_9vm:add_sub_altfp_add_sub_9vm_component|man_res_dffe4[8]                                                                                                              ; add_sub:sub1|add_sub_altfp_add_sub_9vm:add_sub_altfp_add_sub_9vm_component|man_out_dffe5[8]                                                                                                                        ; iclock       ; iclock      ; 0.000        ; 0.000      ; 0.785      ;
; 0.519 ; cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_3tm:cvt_s_w_altfp_convert_3tm_component|result_reg[31]                                                                                                            ; sqrt_s:sqrt1|sqrt_s_altfp_sqrt_ece:sqrt_s_altfp_sqrt_ece_component|sign_node_ff6[0]                                                                                                                                ; iclock       ; iclock      ; 0.000        ; 0.000      ; 0.785      ;
; 0.519 ; sqrt_s:sqrt1|sqrt_s_altfp_sqrt_ece:sqrt_s_altfp_sqrt_ece_component|sign_node_ff6[0]                                                                                                                      ; sqrt_s:sqrt1|sqrt_s_altfp_sqrt_ece:sqrt_s_altfp_sqrt_ece_component|sign_node_ff7[0]                                                                                                                                ; iclock       ; iclock      ; 0.000        ; 0.000      ; 0.785      ;
; 0.519 ; sqrt_s:sqrt1|sqrt_s_altfp_sqrt_ece:sqrt_s_altfp_sqrt_ece_component|sign_node_ff12[0]                                                                                                                     ; sqrt_s:sqrt1|sqrt_s_altfp_sqrt_ece:sqrt_s_altfp_sqrt_ece_component|sign_node_ff13[0]                                                                                                                               ; iclock       ; iclock      ; 0.000        ; 0.000      ; 0.785      ;
; 0.520 ; sqrt_s:sqrt1|sqrt_s_altfp_sqrt_ece:sqrt_s_altfp_sqrt_ece_component|zero_exp_ff8[0]                                                                                                                       ; sqrt_s:sqrt1|sqrt_s_altfp_sqrt_ece:sqrt_s_altfp_sqrt_ece_component|zero_exp_ff9[0]                                                                                                                                 ; iclock       ; iclock      ; 0.000        ; 0.000      ; 0.786      ;
; 0.520 ; cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_3tm:cvt_s_w_altfp_convert_3tm_component|mantissa_pre_round_reg[10]                                                                                                ; cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_3tm:cvt_s_w_altfp_convert_3tm_component|result_reg[10]                                                                                                                      ; iclock       ; iclock      ; 0.000        ; 0.000      ; 0.786      ;
; 0.520 ; cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_3tm:cvt_s_w_altfp_convert_3tm_component|mantissa_pre_round_reg[11]                                                                                                ; cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_3tm:cvt_s_w_altfp_convert_3tm_component|result_reg[11]                                                                                                                      ; iclock       ; iclock      ; 0.000        ; 0.000      ; 0.786      ;
; 0.520 ; sqrt_s:sqrt1|sqrt_s_altfp_sqrt_ece:sqrt_s_altfp_sqrt_ece_component|sign_node_ff7[0]                                                                                                                      ; sqrt_s:sqrt1|sqrt_s_altfp_sqrt_ece:sqrt_s_altfp_sqrt_ece_component|sign_node_ff8[0]                                                                                                                                ; iclock       ; iclock      ; 0.000        ; 0.000      ; 0.786      ;
; 0.520 ; sqrt_s:sqrt1|sqrt_s_altfp_sqrt_ece:sqrt_s_altfp_sqrt_ece_component|sign_node_ff13[0]                                                                                                                     ; sqrt_s:sqrt1|sqrt_s_altfp_sqrt_ece:sqrt_s_altfp_sqrt_ece_component|sign_node_ff14[0]                                                                                                                               ; iclock       ; iclock      ; 0.000        ; 0.000      ; 0.786      ;
; 0.521 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|altshift_taps:exp_result_dffe_0_rtl_0|shift_taps_o1m:auto_generated|cntr_ikf:cntr1|safe_q[0]         ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|altshift_taps:exp_result_dffe_0_rtl_0|shift_taps_o1m:auto_generated|cntr_ikf:cntr1|safe_q[0]                   ; iclock       ; iclock      ; 0.000        ; 0.000      ; 0.787      ;
; 0.521 ; sqrt_s:sqrt1|sqrt_s_altfp_sqrt_ece:sqrt_s_altfp_sqrt_ece_component|sqrt_s_alt_sqrt_block_kfb:alt_sqrt_block2|rad_ff7c[0]                                                                                 ; sqrt_s:sqrt1|sqrt_s_altfp_sqrt_ece:sqrt_s_altfp_sqrt_ece_component|sqrt_s_alt_sqrt_block_kfb:alt_sqrt_block2|rad_ff9c[0]                                                                                           ; iclock       ; iclock      ; 0.000        ; 0.000      ; 0.787      ;
; 0.521 ; add_sub:add1|add_sub_altfp_add_sub_9vm:add_sub_altfp_add_sub_9vm_component|input_is_nan_dffe31                                                                                                           ; add_sub:add1|add_sub_altfp_add_sub_9vm:add_sub_altfp_add_sub_9vm_component|input_is_nan_dffe3                                                                                                                      ; iclock       ; iclock      ; 0.000        ; 0.000      ; 0.787      ;
; 0.521 ; sqrt_s:sqrt1|sqrt_s_altfp_sqrt_ece:sqrt_s_altfp_sqrt_ece_component|zero_exp_ff5[0]                                                                                                                       ; sqrt_s:sqrt1|sqrt_s_altfp_sqrt_ece:sqrt_s_altfp_sqrt_ece_component|zero_exp_ff6[0]                                                                                                                                 ; iclock       ; iclock      ; 0.000        ; 0.000      ; 0.787      ;
; 0.521 ; add_sub:sub1|add_sub_altfp_add_sub_9vm:add_sub_altfp_add_sub_9vm_component|man_res_dffe4[3]                                                                                                              ; add_sub:sub1|add_sub_altfp_add_sub_9vm:add_sub_altfp_add_sub_9vm_component|man_out_dffe5[3]                                                                                                                        ; iclock       ; iclock      ; 0.000        ; 0.000      ; 0.787      ;
; 0.521 ; cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_3tm:cvt_s_w_altfp_convert_3tm_component|mantissa_pre_round_reg[3]                                                                                                 ; cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_3tm:cvt_s_w_altfp_convert_3tm_component|result_reg[3]                                                                                                                       ; iclock       ; iclock      ; 0.000        ; 0.000      ; 0.787      ;
; 0.521 ; add_sub:sub1|add_sub_altfp_add_sub_9vm:add_sub_altfp_add_sub_9vm_component|man_res_dffe4[9]                                                                                                              ; add_sub:sub1|add_sub_altfp_add_sub_9vm:add_sub_altfp_add_sub_9vm_component|man_out_dffe5[9]                                                                                                                        ; iclock       ; iclock      ; 0.000        ; 0.000      ; 0.787      ;
; 0.521 ; sqrt_s:sqrt1|sqrt_s_altfp_sqrt_ece:sqrt_s_altfp_sqrt_ece_component|sign_node_ff10[0]                                                                                                                     ; sqrt_s:sqrt1|sqrt_s_altfp_sqrt_ece:sqrt_s_altfp_sqrt_ece_component|sign_node_ff11[0]                                                                                                                               ; iclock       ; iclock      ; 0.000        ; 0.000      ; 0.787      ;
; 0.522 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|a_is_infinity_dffe_0                                                                                 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|a_is_infinity_dffe_1                                                                                           ; iclock       ; iclock      ; 0.000        ; 0.000      ; 0.788      ;
; 0.522 ; sqrt_s:sqrt1|sqrt_s_altfp_sqrt_ece:sqrt_s_altfp_sqrt_ece_component|zero_exp_ff3[0]                                                                                                                       ; sqrt_s:sqrt1|sqrt_s_altfp_sqrt_ece:sqrt_s_altfp_sqrt_ece_component|zero_exp_ff4[0]                                                                                                                                 ; iclock       ; iclock      ; 0.000        ; 0.000      ; 0.788      ;
; 0.522 ; sqrt_s:sqrt1|sqrt_s_altfp_sqrt_ece:sqrt_s_altfp_sqrt_ece_component|zero_exp_ff7[0]                                                                                                                       ; sqrt_s:sqrt1|sqrt_s_altfp_sqrt_ece:sqrt_s_altfp_sqrt_ece_component|zero_exp_ff8[0]                                                                                                                                 ; iclock       ; iclock      ; 0.000        ; 0.000      ; 0.788      ;
; 0.522 ; cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_3tm:cvt_s_w_altfp_convert_3tm_component|mantissa_pre_round_reg[7]                                                                                                 ; cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_3tm:cvt_s_w_altfp_convert_3tm_component|result_reg[7]                                                                                                                       ; iclock       ; iclock      ; 0.000        ; 0.000      ; 0.788      ;
; 0.522 ; add_sub:sub1|add_sub_altfp_add_sub_9vm:add_sub_altfp_add_sub_9vm_component|man_res_dffe4[10]                                                                                                             ; add_sub:sub1|add_sub_altfp_add_sub_9vm:add_sub_altfp_add_sub_9vm_component|man_out_dffe5[10]                                                                                                                       ; iclock       ; iclock      ; 0.000        ; 0.000      ; 0.788      ;
; 0.522 ; add_sub:sub1|add_sub_altfp_add_sub_9vm:add_sub_altfp_add_sub_9vm_component|man_res_dffe4[12]                                                                                                             ; add_sub:sub1|add_sub_altfp_add_sub_9vm:add_sub_altfp_add_sub_9vm_component|man_out_dffe5[12]                                                                                                                       ; iclock       ; iclock      ; 0.000        ; 0.000      ; 0.788      ;
; 0.523 ; sqrt_s:sqrt1|sqrt_s_altfp_sqrt_ece:sqrt_s_altfp_sqrt_ece_component|sqrt_s_alt_sqrt_block_kfb:alt_sqrt_block2|rad_ff3c[13]                                                                                ; sqrt_s:sqrt1|sqrt_s_altfp_sqrt_ece:sqrt_s_altfp_sqrt_ece_component|sqrt_s_alt_sqrt_block_kfb:alt_sqrt_block2|rad_ff5c[13]                                                                                          ; iclock       ; iclock      ; 0.000        ; 0.000      ; 0.789      ;
; 0.523 ; cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_3tm:cvt_s_w_altfp_convert_3tm_component|cvt_s_w_altbarrel_shift_brf:altbarrel_shift5|sbit_piper2d[29]                                                             ; cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_3tm:cvt_s_w_altfp_convert_3tm_component|mantissa_pre_round_reg[22]                                                                                                          ; iclock       ; iclock      ; 0.000        ; 0.000      ; 0.789      ;
; 0.524 ; add_sub:add1|add_sub_altfp_add_sub_9vm:add_sub_altfp_add_sub_9vm_component|input_is_infinite_dffe21                                                                                                      ; add_sub:add1|add_sub_altfp_add_sub_9vm:add_sub_altfp_add_sub_9vm_component|input_is_infinite_dffe31                                                                                                                ; iclock       ; iclock      ; 0.000        ; 0.000      ; 0.790      ;
; 0.525 ; sqrt_s:sqrt1|sqrt_s_altfp_sqrt_ece:sqrt_s_altfp_sqrt_ece_component|sqrt_s_alt_sqrt_block_kfb:alt_sqrt_block2|q_ff23c[12]                                                                                 ; sqrt_s:sqrt1|sqrt_s_altfp_sqrt_ece:sqrt_s_altfp_sqrt_ece_component|man_rounding_ff[22]                                                                                                                             ; iclock       ; iclock      ; 0.000        ; 0.000      ; 0.791      ;
; 0.525 ; add_sub:add1|add_sub_altfp_add_sub_9vm:add_sub_altfp_add_sub_9vm_component|input_is_nan_dffe21                                                                                                           ; add_sub:add1|add_sub_altfp_add_sub_9vm:add_sub_altfp_add_sub_9vm_component|input_is_nan_dffe31                                                                                                                     ; iclock       ; iclock      ; 0.000        ; 0.000      ; 0.791      ;
; 0.526 ; add_sub:sub1|add_sub_altfp_add_sub_9vm:add_sub_altfp_add_sub_9vm_component|man_res_dffe4[11]                                                                                                             ; add_sub:sub1|add_sub_altfp_add_sub_9vm:add_sub_altfp_add_sub_9vm_component|man_out_dffe5[11]                                                                                                                       ; iclock       ; iclock      ; 0.000        ; 0.000      ; 0.792      ;
; 0.529 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|sign_input_reg3                                                                                                           ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|sign_input_reg4                                                                                                                     ; iclock       ; iclock      ; 0.000        ; 0.000      ; 0.795      ;
; 0.529 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sbit_piper1d[2]                                                              ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sbit_piper2d[2]                                                                        ; iclock       ; iclock      ; 0.000        ; 0.000      ; 0.795      ;
; 0.530 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|dataa_reg[28]                                                                                                             ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|power2_value_reg[5]                                                                                                                 ; iclock       ; iclock      ; 0.000        ; 0.000      ; 0.796      ;
; 0.619 ; sqrt_s:sqrt1|sqrt_s_altfp_sqrt_ece:sqrt_s_altfp_sqrt_ece_component|zero_exp_ff6[0]                                                                                                                       ; sqrt_s:sqrt1|sqrt_s_altfp_sqrt_ece:sqrt_s_altfp_sqrt_ece_component|zero_exp_ff7[0]                                                                                                                                 ; iclock       ; iclock      ; 0.000        ; 0.000      ; 0.885      ;
; 0.621 ; sqrt_s:sqrt1|sqrt_s_altfp_sqrt_ece:sqrt_s_altfp_sqrt_ece_component|zero_exp_ff4[0]                                                                                                                       ; sqrt_s:sqrt1|sqrt_s_altfp_sqrt_ece:sqrt_s_altfp_sqrt_ece_component|zero_exp_ff5[0]                                                                                                                                 ; iclock       ; iclock      ; 0.000        ; 0.000      ; 0.887      ;
; 0.629 ; cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_3tm:cvt_s_w_altfp_convert_3tm_component|cvt_s_w_altbarrel_shift_brf:altbarrel_shift5|sbit_piper2d[15]                                                             ; cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_3tm:cvt_s_w_altfp_convert_3tm_component|mantissa_pre_round_reg[8]                                                                                                           ; iclock       ; iclock      ; 0.000        ; 0.000      ; 0.895      ;
; 0.630 ; cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_3tm:cvt_s_w_altfp_convert_3tm_component|cvt_s_w_altbarrel_shift_brf:altbarrel_shift5|sbit_piper2d[21]                                                             ; cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_3tm:cvt_s_w_altfp_convert_3tm_component|mantissa_pre_round_reg[14]                                                                                                          ; iclock       ; iclock      ; 0.000        ; 0.000      ; 0.896      ;
; 0.633 ; sqrt_s:sqrt1|sqrt_s_altfp_sqrt_ece:sqrt_s_altfp_sqrt_ece_component|exp_ff1[4]                                                                                                                            ; sqrt_s:sqrt1|sqrt_s_altfp_sqrt_ece:sqrt_s_altfp_sqrt_ece_component|altshift_taps:nan_man_ff0_rtl_0|shift_taps_53m:auto_generated|altsyncram_6c81:altsyncram2|ram_block3a0~porta_datain_reg6                        ; iclock       ; iclock      ; 0.000        ; 0.058      ; 0.925      ;
; 0.634 ; sqrt_s:sqrt1|sqrt_s_altfp_sqrt_ece:sqrt_s_altfp_sqrt_ece_component|exp_ff1[6]                                                                                                                            ; sqrt_s:sqrt1|sqrt_s_altfp_sqrt_ece:sqrt_s_altfp_sqrt_ece_component|altshift_taps:nan_man_ff0_rtl_0|shift_taps_53m:auto_generated|altsyncram_6c81:altsyncram2|ram_block3a0~porta_datain_reg8                        ; iclock       ; iclock      ; 0.000        ; 0.058      ; 0.926      ;
; 0.634 ; sqrt_s:sqrt1|sqrt_s_altfp_sqrt_ece:sqrt_s_altfp_sqrt_ece_component|exp_ff1[2]                                                                                                                            ; sqrt_s:sqrt1|sqrt_s_altfp_sqrt_ece:sqrt_s_altfp_sqrt_ece_component|altshift_taps:nan_man_ff0_rtl_0|shift_taps_53m:auto_generated|altsyncram_6c81:altsyncram2|ram_block3a0~porta_datain_reg4                        ; iclock       ; iclock      ; 0.000        ; 0.058      ; 0.926      ;
; 0.637 ; sqrt_s:sqrt1|sqrt_s_altfp_sqrt_ece:sqrt_s_altfp_sqrt_ece_component|exp_ff1[5]                                                                                                                            ; sqrt_s:sqrt1|sqrt_s_altfp_sqrt_ece:sqrt_s_altfp_sqrt_ece_component|altshift_taps:nan_man_ff0_rtl_0|shift_taps_53m:auto_generated|altsyncram_6c81:altsyncram2|ram_block3a0~porta_datain_reg7                        ; iclock       ; iclock      ; 0.000        ; 0.058      ; 0.929      ;
; 0.637 ; sqrt_s:sqrt1|sqrt_s_altfp_sqrt_ece:sqrt_s_altfp_sqrt_ece_component|exp_ff1[3]                                                                                                                            ; sqrt_s:sqrt1|sqrt_s_altfp_sqrt_ece:sqrt_s_altfp_sqrt_ece_component|altshift_taps:nan_man_ff0_rtl_0|shift_taps_53m:auto_generated|altsyncram_6c81:altsyncram2|ram_block3a0~porta_datain_reg5                        ; iclock       ; iclock      ; 0.000        ; 0.058      ; 0.929      ;
; 0.638 ; sqrt_s:sqrt1|sqrt_s_altfp_sqrt_ece:sqrt_s_altfp_sqrt_ece_component|exp_ff1[7]                                                                                                                            ; sqrt_s:sqrt1|sqrt_s_altfp_sqrt_ece:sqrt_s_altfp_sqrt_ece_component|altshift_taps:nan_man_ff0_rtl_0|shift_taps_53m:auto_generated|altsyncram_6c81:altsyncram2|ram_block3a0~porta_datain_reg9                        ; iclock       ; iclock      ; 0.000        ; 0.058      ; 0.930      ;
; 0.638 ; sqrt_s:sqrt1|sqrt_s_altfp_sqrt_ece:sqrt_s_altfp_sqrt_ece_component|exp_ff1[1]                                                                                                                            ; sqrt_s:sqrt1|sqrt_s_altfp_sqrt_ece:sqrt_s_altfp_sqrt_ece_component|altshift_taps:nan_man_ff0_rtl_0|shift_taps_53m:auto_generated|altsyncram_6c81:altsyncram2|ram_block3a0~porta_datain_reg3                        ; iclock       ; iclock      ; 0.000        ; 0.058      ; 0.930      ;
; 0.646 ; cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_3tm:cvt_s_w_altfp_convert_3tm_component|add_1_adder1_reg[0]                                                                                                       ; cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_3tm:cvt_s_w_altfp_convert_3tm_component|result_reg[0]                                                                                                                       ; iclock       ; iclock      ; 0.000        ; 0.000      ; 0.912      ;
; 0.647 ; add_sub:add1|add_sub_altfp_add_sub_9vm:add_sub_altfp_add_sub_9vm_component|man_res_dffe4[6]                                                                                                              ; add_sub:add1|add_sub_altfp_add_sub_9vm:add_sub_altfp_add_sub_9vm_component|man_out_dffe5[6]                                                                                                                        ; iclock       ; iclock      ; 0.000        ; 0.000      ; 0.913      ;
; 0.649 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|divbyzero_pipe_dffe_1                                                                                ; add_sub:add1|add_sub_altfp_add_sub_9vm:add_sub_altfp_add_sub_9vm_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg8 ; iclock       ; iclock      ; 0.000        ; 0.058      ; 0.941      ;
; 0.649 ; cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_3tm:cvt_s_w_altfp_convert_3tm_component|mantissa_pre_round_reg[22]                                                                                                ; cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_3tm:cvt_s_w_altfp_convert_3tm_component|result_reg[22]                                                                                                                      ; iclock       ; iclock      ; 0.000        ; 0.000      ; 0.915      ;
; 0.649 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|added_power2_reg[4]                                                                                                       ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|max_shift_reg                                                                                                                       ; iclock       ; iclock      ; 0.000        ; 0.000      ; 0.915      ;
; 0.651 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|a_is_infinity_dffe_1                                                                                 ; add_sub:add1|add_sub_altfp_add_sub_9vm:add_sub_altfp_add_sub_9vm_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg5 ; iclock       ; iclock      ; 0.000        ; 0.058      ; 0.943      ;
; 0.651 ; add_sub:add1|add_sub_altfp_add_sub_9vm:add_sub_altfp_add_sub_9vm_component|man_res_dffe4[2]                                                                                                              ; add_sub:add1|add_sub_altfp_add_sub_9vm:add_sub_altfp_add_sub_9vm_component|man_out_dffe5[2]                                                                                                                        ; iclock       ; iclock      ; 0.000        ; 0.000      ; 0.917      ;
; 0.651 ; add_sub:add1|add_sub_altfp_add_sub_9vm:add_sub_altfp_add_sub_9vm_component|man_res_dffe4[3]                                                                                                              ; add_sub:add1|add_sub_altfp_add_sub_9vm:add_sub_altfp_add_sub_9vm_component|man_out_dffe5[3]                                                                                                                        ; iclock       ; iclock      ; 0.000        ; 0.000      ; 0.917      ;
; 0.655 ; add_sub:sub1|add_sub_altfp_add_sub_9vm:add_sub_altfp_add_sub_9vm_component|man_res_dffe4[17]                                                                                                             ; add_sub:sub1|add_sub_altfp_add_sub_9vm:add_sub_altfp_add_sub_9vm_component|man_out_dffe5[17]                                                                                                                       ; iclock       ; iclock      ; 0.000        ; 0.000      ; 0.921      ;
; 0.659 ; mul_s:mul1|mul_s_altfp_mult_64m:mul_s_altfp_mult_64m_component|exp_add_p1[0]                                                                                                                             ; mul_s:mul1|mul_s_altfp_mult_64m:mul_s_altfp_mult_64m_component|delay_exp_bias[0]                                                                                                                                   ; iclock       ; iclock      ; 0.000        ; 0.000      ; 0.925      ;
; 0.659 ; cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_3tm:cvt_s_w_altfp_convert_3tm_component|add_1_adder1_reg[1]                                                                                                       ; cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_3tm:cvt_s_w_altfp_convert_3tm_component|result_reg[1]                                                                                                                       ; iclock       ; iclock      ; 0.000        ; 0.000      ; 0.925      ;
; 0.659 ; add_sub:sub1|add_sub_altfp_add_sub_9vm:add_sub_altfp_add_sub_9vm_component|infinite_output_sign_dffe31                                                                                                   ; add_sub:sub1|add_sub_altfp_add_sub_9vm:add_sub_altfp_add_sub_9vm_component|infinite_output_sign_dffe3                                                                                                              ; iclock       ; iclock      ; 0.000        ; 0.000      ; 0.925      ;
; 0.660 ; add_sub:sub1|add_sub_altfp_add_sub_9vm:add_sub_altfp_add_sub_9vm_component|zero_man_sign_dffe2                                                                                                           ; add_sub:sub1|add_sub_altfp_add_sub_9vm:add_sub_altfp_add_sub_9vm_component|zero_man_sign_dffe21                                                                                                                    ; iclock       ; iclock      ; 0.000        ; 0.000      ; 0.926      ;
; 0.660 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|remainder_j_dffe_0[15]                                                                               ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|remainder_j_dffe_1[15]                                                                                         ; iclock       ; iclock      ; 0.000        ; 0.000      ; 0.926      ;
; 0.660 ; sqrt_s:sqrt1|sqrt_s_altfp_sqrt_ece:sqrt_s_altfp_sqrt_ece_component|sqrt_s_alt_sqrt_block_kfb:alt_sqrt_block2|rad_ff3c[0]                                                                                 ; sqrt_s:sqrt1|sqrt_s_altfp_sqrt_ece:sqrt_s_altfp_sqrt_ece_component|sqrt_s_alt_sqrt_block_kfb:alt_sqrt_block2|rad_ff5c[0]                                                                                           ; iclock       ; iclock      ; 0.000        ; 0.000      ; 0.926      ;
; 0.660 ; sqrt_s:sqrt1|sqrt_s_altfp_sqrt_ece:sqrt_s_altfp_sqrt_ece_component|sqrt_s_alt_sqrt_block_kfb:alt_sqrt_block2|rad_ff5c[0]                                                                                 ; sqrt_s:sqrt1|sqrt_s_altfp_sqrt_ece:sqrt_s_altfp_sqrt_ece_component|sqrt_s_alt_sqrt_block_kfb:alt_sqrt_block2|rad_ff7c[0]                                                                                           ; iclock       ; iclock      ; 0.000        ; 0.000      ; 0.926      ;
; 0.660 ; add_sub:add1|add_sub_altfp_add_sub_9vm:add_sub_altfp_add_sub_9vm_component|input_is_infinite_dffe31                                                                                                      ; add_sub:add1|add_sub_altfp_add_sub_9vm:add_sub_altfp_add_sub_9vm_component|input_is_infinite_dffe3                                                                                                                 ; iclock       ; iclock      ; 0.000        ; 0.000      ; 0.926      ;
; 0.660 ; sqrt_s:sqrt1|sqrt_s_altfp_sqrt_ece:sqrt_s_altfp_sqrt_ece_component|sign_node_ff11[0]                                                                                                                     ; sqrt_s:sqrt1|sqrt_s_altfp_sqrt_ece:sqrt_s_altfp_sqrt_ece_component|sign_node_ff12[0]                                                                                                                               ; iclock       ; iclock      ; 0.000        ; 0.000      ; 0.926      ;
; 0.660 ; add_sub:add1|add_sub_altfp_add_sub_9vm:add_sub_altfp_add_sub_9vm_component|infinite_output_sign_dffe21                                                                                                   ; add_sub:add1|add_sub_altfp_add_sub_9vm:add_sub_altfp_add_sub_9vm_component|infinite_output_sign_dffe31                                                                                                             ; iclock       ; iclock      ; 0.000        ; 0.000      ; 0.926      ;
; 0.661 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|a_zero_b_not_dffe_1                                                                                  ; add_sub:add1|add_sub_altfp_add_sub_9vm:add_sub_altfp_add_sub_9vm_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg6 ; iclock       ; iclock      ; 0.000        ; 0.058      ; 0.953      ;
; 0.661 ; add_sub:add1|add_sub_altfp_add_sub_9vm:add_sub_altfp_add_sub_9vm_component|zero_man_sign_dffe2                                                                                                           ; add_sub:add1|add_sub_altfp_add_sub_9vm:add_sub_altfp_add_sub_9vm_component|zero_man_sign_dffe21                                                                                                                    ; iclock       ; iclock      ; 0.000        ; 0.000      ; 0.927      ;
; 0.662 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|int_or_reg2                                                                                                               ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|int_or_reg3                                                                                                                         ; iclock       ; iclock      ; 0.000        ; 0.000      ; 0.928      ;
; 0.662 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|remainder_j_dffe_0[19]                                                                               ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|remainder_j_dffe_1[19]                                                                                         ; iclock       ; iclock      ; 0.000        ; 0.000      ; 0.928      ;
; 0.662 ; add_sub:sub1|add_sub_altfp_add_sub_9vm:add_sub_altfp_add_sub_9vm_component|denormal_res_dffe3                                                                                                            ; add_sub:sub1|add_sub_altfp_add_sub_9vm:add_sub_altfp_add_sub_9vm_component|denormal_res_dffe4                                                                                                                      ; iclock       ; iclock      ; 0.000        ; 0.000      ; 0.928      ;
; 0.662 ; sqrt_s:sqrt1|sqrt_s_altfp_sqrt_ece:sqrt_s_altfp_sqrt_ece_component|sign_node_ff9[0]                                                                                                                      ; sqrt_s:sqrt1|sqrt_s_altfp_sqrt_ece:sqrt_s_altfp_sqrt_ece_component|sign_node_ff10[0]                                                                                                                               ; iclock       ; iclock      ; 0.000        ; 0.000      ; 0.928      ;
; 0.663 ; sqrt_s:sqrt1|sqrt_s_altfp_sqrt_ece:sqrt_s_altfp_sqrt_ece_component|sqrt_s_alt_sqrt_block_kfb:alt_sqrt_block2|q_ff11c[10]                                                                                 ; sqrt_s:sqrt1|sqrt_s_altfp_sqrt_ece:sqrt_s_altfp_sqrt_ece_component|sqrt_s_alt_sqrt_block_kfb:alt_sqrt_block2|q_ff11c[12]                                                                                           ; iclock       ; iclock      ; 0.000        ; 0.000      ; 0.929      ;
; 0.665 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|sign_input_reg2                                                                                                           ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|sign_input_reg3                                                                                                                     ; iclock       ; iclock      ; 0.000        ; 0.000      ; 0.931      ;
; 0.667 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|remainder_j_dffe_0[26]                                                                               ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|remainder_j_dffe_1[26]                                                                                         ; iclock       ; iclock      ; 0.000        ; 0.000      ; 0.933      ;
; 0.667 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|remainder_j_dffe_0[29]                                                                               ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|remainder_j_dffe_1[29]                                                                                         ; iclock       ; iclock      ; 0.000        ; 0.000      ; 0.933      ;
; 0.667 ; sqrt_s:sqrt1|sqrt_s_altfp_sqrt_ece:sqrt_s_altfp_sqrt_ece_component|sqrt_s_alt_sqrt_block_kfb:alt_sqrt_block2|q_ff3c[2]                                                                                   ; sqrt_s:sqrt1|sqrt_s_altfp_sqrt_ece:sqrt_s_altfp_sqrt_ece_component|sqrt_s_alt_sqrt_block_kfb:alt_sqrt_block2|q_ff3c[4]                                                                                             ; iclock       ; iclock      ; 0.000        ; 0.000      ; 0.933      ;
; 0.670 ; cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_3tm:cvt_s_w_altfp_convert_3tm_component|mantissa_pre_round_reg[19]                                                                                                ; cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_3tm:cvt_s_w_altfp_convert_3tm_component|result_reg[19]                                                                                                                      ; iclock       ; iclock      ; 0.000        ; 0.000      ; 0.936      ;
; 0.671 ; sqrt_s:sqrt1|sqrt_s_altfp_sqrt_ece:sqrt_s_altfp_sqrt_ece_component|sqrt_s_alt_sqrt_block_kfb:alt_sqrt_block2|q_ff23c[2]                                                                                  ; sqrt_s:sqrt1|sqrt_s_altfp_sqrt_ece:sqrt_s_altfp_sqrt_ece_component|sqrt_s_alt_sqrt_block_kfb:alt_sqrt_block2|q_ff23c[3]                                                                                            ; iclock       ; iclock      ; 0.000        ; 0.000      ; 0.937      ;
; 0.671 ; add_sub:add1|add_sub_altfp_add_sub_9vm:add_sub_altfp_add_sub_9vm_component|infinite_output_sign_dffe2                                                                                                    ; add_sub:add1|add_sub_altfp_add_sub_9vm:add_sub_altfp_add_sub_9vm_component|infinite_output_sign_dffe21                                                                                                             ; iclock       ; iclock      ; 0.000        ; -0.002     ; 0.935      ;
; 0.673 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|b_is_infinity_dffe_0                                                                                 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|b_is_infinity_dffe_1                                                                                           ; iclock       ; iclock      ; 0.000        ; 0.000      ; 0.939      ;
; 0.673 ; cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_3tm:cvt_s_w_altfp_convert_3tm_component|cvt_s_w_altbarrel_shift_brf:altbarrel_shift5|sbit_piper1d[5]                                                              ; cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_3tm:cvt_s_w_altfp_convert_3tm_component|cvt_s_w_altbarrel_shift_brf:altbarrel_shift5|sbit_piper2d[5]                                                                        ; iclock       ; iclock      ; 0.000        ; 0.000      ; 0.939      ;
; 0.673 ; sqrt_s:sqrt1|sqrt_s_altfp_sqrt_ece:sqrt_s_altfp_sqrt_ece_component|sqrt_s_alt_sqrt_block_kfb:alt_sqrt_block2|q_ff23c[9]                                                                                  ; sqrt_s:sqrt1|sqrt_s_altfp_sqrt_ece:sqrt_s_altfp_sqrt_ece_component|sqrt_s_alt_sqrt_block_kfb:alt_sqrt_block2|q_ff23c[10]                                                                                           ; iclock       ; iclock      ; 0.000        ; 0.000      ; 0.939      ;
; 0.674 ; add_sub:add1|add_sub_altfp_add_sub_9vm:add_sub_altfp_add_sub_9vm_component|man_add_sub_res_mag_dffe21[20]                                                                                                ; add_sub:add1|add_sub_altfp_add_sub_9vm:add_sub_altfp_add_sub_9vm_component|man_dffe31[20]                                                                                                                          ; iclock       ; iclock      ; 0.000        ; 0.000      ; 0.940      ;
; 0.675 ; sqrt_s:sqrt1|sqrt_s_altfp_sqrt_ece:sqrt_s_altfp_sqrt_ece_component|sqrt_s_alt_sqrt_block_kfb:alt_sqrt_block2|q_ff21c[11]                                                                                 ; sqrt_s:sqrt1|sqrt_s_altfp_sqrt_ece:sqrt_s_altfp_sqrt_ece_component|sqrt_s_alt_sqrt_block_kfb:alt_sqrt_block2|q_ff21c[13]                                                                                           ; iclock       ; iclock      ; 0.000        ; 0.000      ; 0.941      ;
; 0.677 ; add_sub:sub1|add_sub_altfp_add_sub_9vm:add_sub_altfp_add_sub_9vm_component|sticky_bit_dffe1                                                                                                              ; add_sub:sub1|add_sub_altfp_add_sub_9vm:add_sub_altfp_add_sub_9vm_component|sticky_bit_dffe2                                                                                                                        ; iclock       ; iclock      ; 0.000        ; 0.000      ; 0.943      ;
; 0.682 ; cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_3tm:cvt_s_w_altfp_convert_3tm_component|cvt_s_w_altbarrel_shift_brf:altbarrel_shift5|sbit_piper1d[16]                                                             ; cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_3tm:cvt_s_w_altfp_convert_3tm_component|cvt_s_w_altbarrel_shift_brf:altbarrel_shift5|sbit_piper2d[24]                                                                       ; iclock       ; iclock      ; 0.000        ; -0.002     ; 0.946      ;
; 0.682 ; cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_3tm:cvt_s_w_altfp_convert_3tm_component|cvt_s_w_altbarrel_shift_brf:altbarrel_shift5|sbit_piper1d[7]                                                              ; cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_3tm:cvt_s_w_altfp_convert_3tm_component|cvt_s_w_altbarrel_shift_brf:altbarrel_shift5|sbit_piper2d[7]                                                                        ; iclock       ; iclock      ; 0.000        ; 0.000      ; 0.948      ;
; 0.682 ; cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_3tm:cvt_s_w_altfp_convert_3tm_component|cvt_s_w_altbarrel_shift_brf:altbarrel_shift5|sbit_piper1d[16]                                                             ; cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_3tm:cvt_s_w_altfp_convert_3tm_component|cvt_s_w_altbarrel_shift_brf:altbarrel_shift5|sbit_piper2d[16]                                                                       ; iclock       ; iclock      ; 0.000        ; -0.002     ; 0.946      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'iclock'                                                                                                                                                                                                                                                              ;
+--------+--------------+----------------+------------------+--------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                                                                                                                                                                                                              ;
+--------+--------------+----------------+------------------+--------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; iclock ; Rise       ; add_sub:add1|add_sub_altfp_add_sub_9vm:add_sub_altfp_add_sub_9vm_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0                    ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; iclock ; Rise       ; add_sub:add1|add_sub_altfp_add_sub_9vm:add_sub_altfp_add_sub_9vm_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0                    ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; iclock ; Rise       ; add_sub:add1|add_sub_altfp_add_sub_9vm:add_sub_altfp_add_sub_9vm_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; iclock ; Rise       ; add_sub:add1|add_sub_altfp_add_sub_9vm:add_sub_altfp_add_sub_9vm_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; iclock ; Rise       ; add_sub:add1|add_sub_altfp_add_sub_9vm:add_sub_altfp_add_sub_9vm_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; iclock ; Rise       ; add_sub:add1|add_sub_altfp_add_sub_9vm:add_sub_altfp_add_sub_9vm_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; iclock ; Rise       ; add_sub:add1|add_sub_altfp_add_sub_9vm:add_sub_altfp_add_sub_9vm_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; iclock ; Rise       ; add_sub:add1|add_sub_altfp_add_sub_9vm:add_sub_altfp_add_sub_9vm_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; iclock ; Rise       ; add_sub:add1|add_sub_altfp_add_sub_9vm:add_sub_altfp_add_sub_9vm_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; iclock ; Rise       ; add_sub:add1|add_sub_altfp_add_sub_9vm:add_sub_altfp_add_sub_9vm_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; iclock ; Rise       ; add_sub:add1|add_sub_altfp_add_sub_9vm:add_sub_altfp_add_sub_9vm_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg10 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; iclock ; Rise       ; add_sub:add1|add_sub_altfp_add_sub_9vm:add_sub_altfp_add_sub_9vm_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg10 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; iclock ; Rise       ; add_sub:add1|add_sub_altfp_add_sub_9vm:add_sub_altfp_add_sub_9vm_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg11 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; iclock ; Rise       ; add_sub:add1|add_sub_altfp_add_sub_9vm:add_sub_altfp_add_sub_9vm_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg11 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; iclock ; Rise       ; add_sub:add1|add_sub_altfp_add_sub_9vm:add_sub_altfp_add_sub_9vm_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg12 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; iclock ; Rise       ; add_sub:add1|add_sub_altfp_add_sub_9vm:add_sub_altfp_add_sub_9vm_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg12 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; iclock ; Rise       ; add_sub:add1|add_sub_altfp_add_sub_9vm:add_sub_altfp_add_sub_9vm_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg13 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; iclock ; Rise       ; add_sub:add1|add_sub_altfp_add_sub_9vm:add_sub_altfp_add_sub_9vm_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg13 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; iclock ; Rise       ; add_sub:add1|add_sub_altfp_add_sub_9vm:add_sub_altfp_add_sub_9vm_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg14 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; iclock ; Rise       ; add_sub:add1|add_sub_altfp_add_sub_9vm:add_sub_altfp_add_sub_9vm_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg14 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; iclock ; Rise       ; add_sub:add1|add_sub_altfp_add_sub_9vm:add_sub_altfp_add_sub_9vm_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg15 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; iclock ; Rise       ; add_sub:add1|add_sub_altfp_add_sub_9vm:add_sub_altfp_add_sub_9vm_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg15 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; iclock ; Rise       ; add_sub:add1|add_sub_altfp_add_sub_9vm:add_sub_altfp_add_sub_9vm_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg16 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; iclock ; Rise       ; add_sub:add1|add_sub_altfp_add_sub_9vm:add_sub_altfp_add_sub_9vm_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg16 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; iclock ; Rise       ; add_sub:add1|add_sub_altfp_add_sub_9vm:add_sub_altfp_add_sub_9vm_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg17 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; iclock ; Rise       ; add_sub:add1|add_sub_altfp_add_sub_9vm:add_sub_altfp_add_sub_9vm_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg17 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; iclock ; Rise       ; add_sub:add1|add_sub_altfp_add_sub_9vm:add_sub_altfp_add_sub_9vm_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg18 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; iclock ; Rise       ; add_sub:add1|add_sub_altfp_add_sub_9vm:add_sub_altfp_add_sub_9vm_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg18 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; iclock ; Rise       ; add_sub:add1|add_sub_altfp_add_sub_9vm:add_sub_altfp_add_sub_9vm_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg19 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; iclock ; Rise       ; add_sub:add1|add_sub_altfp_add_sub_9vm:add_sub_altfp_add_sub_9vm_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg19 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; iclock ; Rise       ; add_sub:add1|add_sub_altfp_add_sub_9vm:add_sub_altfp_add_sub_9vm_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; iclock ; Rise       ; add_sub:add1|add_sub_altfp_add_sub_9vm:add_sub_altfp_add_sub_9vm_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; iclock ; Rise       ; add_sub:add1|add_sub_altfp_add_sub_9vm:add_sub_altfp_add_sub_9vm_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg20 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; iclock ; Rise       ; add_sub:add1|add_sub_altfp_add_sub_9vm:add_sub_altfp_add_sub_9vm_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg20 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; iclock ; Rise       ; add_sub:add1|add_sub_altfp_add_sub_9vm:add_sub_altfp_add_sub_9vm_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg21 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; iclock ; Rise       ; add_sub:add1|add_sub_altfp_add_sub_9vm:add_sub_altfp_add_sub_9vm_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg21 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; iclock ; Rise       ; add_sub:add1|add_sub_altfp_add_sub_9vm:add_sub_altfp_add_sub_9vm_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg22 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; iclock ; Rise       ; add_sub:add1|add_sub_altfp_add_sub_9vm:add_sub_altfp_add_sub_9vm_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg22 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; iclock ; Rise       ; add_sub:add1|add_sub_altfp_add_sub_9vm:add_sub_altfp_add_sub_9vm_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg23 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; iclock ; Rise       ; add_sub:add1|add_sub_altfp_add_sub_9vm:add_sub_altfp_add_sub_9vm_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg23 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; iclock ; Rise       ; add_sub:add1|add_sub_altfp_add_sub_9vm:add_sub_altfp_add_sub_9vm_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg24 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; iclock ; Rise       ; add_sub:add1|add_sub_altfp_add_sub_9vm:add_sub_altfp_add_sub_9vm_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg24 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; iclock ; Rise       ; add_sub:add1|add_sub_altfp_add_sub_9vm:add_sub_altfp_add_sub_9vm_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg25 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; iclock ; Rise       ; add_sub:add1|add_sub_altfp_add_sub_9vm:add_sub_altfp_add_sub_9vm_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg25 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; iclock ; Rise       ; add_sub:add1|add_sub_altfp_add_sub_9vm:add_sub_altfp_add_sub_9vm_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg26 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; iclock ; Rise       ; add_sub:add1|add_sub_altfp_add_sub_9vm:add_sub_altfp_add_sub_9vm_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg26 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; iclock ; Rise       ; add_sub:add1|add_sub_altfp_add_sub_9vm:add_sub_altfp_add_sub_9vm_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg27 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; iclock ; Rise       ; add_sub:add1|add_sub_altfp_add_sub_9vm:add_sub_altfp_add_sub_9vm_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg27 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; iclock ; Rise       ; add_sub:add1|add_sub_altfp_add_sub_9vm:add_sub_altfp_add_sub_9vm_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg28 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; iclock ; Rise       ; add_sub:add1|add_sub_altfp_add_sub_9vm:add_sub_altfp_add_sub_9vm_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg28 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; iclock ; Rise       ; add_sub:add1|add_sub_altfp_add_sub_9vm:add_sub_altfp_add_sub_9vm_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg29 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; iclock ; Rise       ; add_sub:add1|add_sub_altfp_add_sub_9vm:add_sub_altfp_add_sub_9vm_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg29 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; iclock ; Rise       ; add_sub:add1|add_sub_altfp_add_sub_9vm:add_sub_altfp_add_sub_9vm_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; iclock ; Rise       ; add_sub:add1|add_sub_altfp_add_sub_9vm:add_sub_altfp_add_sub_9vm_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; iclock ; Rise       ; add_sub:add1|add_sub_altfp_add_sub_9vm:add_sub_altfp_add_sub_9vm_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg30 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; iclock ; Rise       ; add_sub:add1|add_sub_altfp_add_sub_9vm:add_sub_altfp_add_sub_9vm_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg30 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; iclock ; Rise       ; add_sub:add1|add_sub_altfp_add_sub_9vm:add_sub_altfp_add_sub_9vm_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg31 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; iclock ; Rise       ; add_sub:add1|add_sub_altfp_add_sub_9vm:add_sub_altfp_add_sub_9vm_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg31 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; iclock ; Rise       ; add_sub:add1|add_sub_altfp_add_sub_9vm:add_sub_altfp_add_sub_9vm_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg32 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; iclock ; Rise       ; add_sub:add1|add_sub_altfp_add_sub_9vm:add_sub_altfp_add_sub_9vm_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg32 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; iclock ; Rise       ; add_sub:add1|add_sub_altfp_add_sub_9vm:add_sub_altfp_add_sub_9vm_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg33 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; iclock ; Rise       ; add_sub:add1|add_sub_altfp_add_sub_9vm:add_sub_altfp_add_sub_9vm_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg33 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; iclock ; Rise       ; add_sub:add1|add_sub_altfp_add_sub_9vm:add_sub_altfp_add_sub_9vm_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg34 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; iclock ; Rise       ; add_sub:add1|add_sub_altfp_add_sub_9vm:add_sub_altfp_add_sub_9vm_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg34 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; iclock ; Rise       ; add_sub:add1|add_sub_altfp_add_sub_9vm:add_sub_altfp_add_sub_9vm_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg35 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; iclock ; Rise       ; add_sub:add1|add_sub_altfp_add_sub_9vm:add_sub_altfp_add_sub_9vm_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg35 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; iclock ; Rise       ; add_sub:add1|add_sub_altfp_add_sub_9vm:add_sub_altfp_add_sub_9vm_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; iclock ; Rise       ; add_sub:add1|add_sub_altfp_add_sub_9vm:add_sub_altfp_add_sub_9vm_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; iclock ; Rise       ; add_sub:add1|add_sub_altfp_add_sub_9vm:add_sub_altfp_add_sub_9vm_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; iclock ; Rise       ; add_sub:add1|add_sub_altfp_add_sub_9vm:add_sub_altfp_add_sub_9vm_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; iclock ; Rise       ; add_sub:add1|add_sub_altfp_add_sub_9vm:add_sub_altfp_add_sub_9vm_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg6  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; iclock ; Rise       ; add_sub:add1|add_sub_altfp_add_sub_9vm:add_sub_altfp_add_sub_9vm_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg6  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; iclock ; Rise       ; add_sub:add1|add_sub_altfp_add_sub_9vm:add_sub_altfp_add_sub_9vm_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg7  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; iclock ; Rise       ; add_sub:add1|add_sub_altfp_add_sub_9vm:add_sub_altfp_add_sub_9vm_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg7  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; iclock ; Rise       ; add_sub:add1|add_sub_altfp_add_sub_9vm:add_sub_altfp_add_sub_9vm_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg8  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; iclock ; Rise       ; add_sub:add1|add_sub_altfp_add_sub_9vm:add_sub_altfp_add_sub_9vm_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg8  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; iclock ; Rise       ; add_sub:add1|add_sub_altfp_add_sub_9vm:add_sub_altfp_add_sub_9vm_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg9  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; iclock ; Rise       ; add_sub:add1|add_sub_altfp_add_sub_9vm:add_sub_altfp_add_sub_9vm_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg9  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; iclock ; Rise       ; add_sub:add1|add_sub_altfp_add_sub_9vm:add_sub_altfp_add_sub_9vm_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; iclock ; Rise       ; add_sub:add1|add_sub_altfp_add_sub_9vm:add_sub_altfp_add_sub_9vm_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; iclock ; Rise       ; add_sub:add1|add_sub_altfp_add_sub_9vm:add_sub_altfp_add_sub_9vm_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~portb_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; iclock ; Rise       ; add_sub:add1|add_sub_altfp_add_sub_9vm:add_sub_altfp_add_sub_9vm_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~portb_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; iclock ; Rise       ; add_sub:add1|add_sub_altfp_add_sub_9vm:add_sub_altfp_add_sub_9vm_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~portb_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; iclock ; Rise       ; add_sub:add1|add_sub_altfp_add_sub_9vm:add_sub_altfp_add_sub_9vm_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~portb_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; iclock ; Rise       ; add_sub:add1|add_sub_altfp_add_sub_9vm:add_sub_altfp_add_sub_9vm_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a1                    ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; iclock ; Rise       ; add_sub:add1|add_sub_altfp_add_sub_9vm:add_sub_altfp_add_sub_9vm_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a1                    ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; iclock ; Rise       ; add_sub:add1|add_sub_altfp_add_sub_9vm:add_sub_altfp_add_sub_9vm_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a10                   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; iclock ; Rise       ; add_sub:add1|add_sub_altfp_add_sub_9vm:add_sub_altfp_add_sub_9vm_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a10                   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; iclock ; Rise       ; add_sub:add1|add_sub_altfp_add_sub_9vm:add_sub_altfp_add_sub_9vm_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a10~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; iclock ; Rise       ; add_sub:add1|add_sub_altfp_add_sub_9vm:add_sub_altfp_add_sub_9vm_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a10~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; iclock ; Rise       ; add_sub:add1|add_sub_altfp_add_sub_9vm:add_sub_altfp_add_sub_9vm_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a11                   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; iclock ; Rise       ; add_sub:add1|add_sub_altfp_add_sub_9vm:add_sub_altfp_add_sub_9vm_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a11                   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; iclock ; Rise       ; add_sub:add1|add_sub_altfp_add_sub_9vm:add_sub_altfp_add_sub_9vm_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a11~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; iclock ; Rise       ; add_sub:add1|add_sub_altfp_add_sub_9vm:add_sub_altfp_add_sub_9vm_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a11~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; iclock ; Rise       ; add_sub:add1|add_sub_altfp_add_sub_9vm:add_sub_altfp_add_sub_9vm_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a12                   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; iclock ; Rise       ; add_sub:add1|add_sub_altfp_add_sub_9vm:add_sub_altfp_add_sub_9vm_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a12                   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; iclock ; Rise       ; add_sub:add1|add_sub_altfp_add_sub_9vm:add_sub_altfp_add_sub_9vm_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a12~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; iclock ; Rise       ; add_sub:add1|add_sub_altfp_add_sub_9vm:add_sub_altfp_add_sub_9vm_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a12~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; iclock ; Rise       ; add_sub:add1|add_sub_altfp_add_sub_9vm:add_sub_altfp_add_sub_9vm_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a13                   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; iclock ; Rise       ; add_sub:add1|add_sub_altfp_add_sub_9vm:add_sub_altfp_add_sub_9vm_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a13                   ;
+--------+--------------+----------------+------------------+--------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'icontrol[0]'                                                                  ;
+--------+--------------+----------------+------------------+-------------+------------+-------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock       ; Clock Edge ; Target                  ;
+--------+--------------+----------------+------------------+-------------+------------+-------------------------+
; -1.222 ; 1.000        ; 2.222          ; Port Rate        ; icontrol[0] ; Rise       ; icontrol[0]             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; icontrol[0] ; Rise       ; Mux38~0clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; icontrol[0] ; Rise       ; Mux38~0clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; icontrol[0] ; Rise       ; Mux38~0clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; icontrol[0] ; Rise       ; Mux38~0clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; icontrol[0] ; Rise       ; Mux38~0|combout         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; icontrol[0] ; Rise       ; Mux38~0|combout         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; icontrol[0] ; Rise       ; Mux38~0|datad           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; icontrol[0] ; Rise       ; Mux38~0|datad           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; icontrol[0] ; Rise       ; icontrol[0]|combout     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; icontrol[0] ; Rise       ; icontrol[0]|combout     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; icontrol[0] ; Rise       ; onan$latch              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; icontrol[0] ; Rise       ; onan$latch              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; icontrol[0] ; Rise       ; onan$latch|datab        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; icontrol[0] ; Rise       ; onan$latch|datab        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; icontrol[0] ; Rise       ; ooverflow$latch         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; icontrol[0] ; Rise       ; ooverflow$latch         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; icontrol[0] ; Rise       ; ooverflow$latch|dataa   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; icontrol[0] ; Rise       ; ooverflow$latch|dataa   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; icontrol[0] ; Rise       ; ounderflow$latch        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; icontrol[0] ; Rise       ; ounderflow$latch        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; icontrol[0] ; Rise       ; ounderflow$latch|datad  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; icontrol[0] ; Rise       ; ounderflow$latch|datad  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; icontrol[0] ; Rise       ; ozero$latch             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; icontrol[0] ; Rise       ; ozero$latch             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; icontrol[0] ; Rise       ; ozero$latch|datad       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; icontrol[0] ; Rise       ; ozero$latch|datad       ;
+--------+--------------+----------------+------------------+-------------+------------+-------------------------+


+-----------------------------------------------------------------------------+
; Setup Times                                                                 ;
+--------------+-------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port  ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+-------------+--------+--------+------------+-----------------+
; idataa[*]    ; iclock      ; 16.615 ; 16.615 ; Rise       ; iclock          ;
;  idataa[0]   ; iclock      ; 15.334 ; 15.334 ; Rise       ; iclock          ;
;  idataa[1]   ; iclock      ; 15.215 ; 15.215 ; Rise       ; iclock          ;
;  idataa[2]   ; iclock      ; 15.098 ; 15.098 ; Rise       ; iclock          ;
;  idataa[3]   ; iclock      ; 14.834 ; 14.834 ; Rise       ; iclock          ;
;  idataa[4]   ; iclock      ; 14.995 ; 14.995 ; Rise       ; iclock          ;
;  idataa[5]   ; iclock      ; 14.666 ; 14.666 ; Rise       ; iclock          ;
;  idataa[6]   ; iclock      ; 14.203 ; 14.203 ; Rise       ; iclock          ;
;  idataa[7]   ; iclock      ; 14.419 ; 14.419 ; Rise       ; iclock          ;
;  idataa[8]   ; iclock      ; 14.723 ; 14.723 ; Rise       ; iclock          ;
;  idataa[9]   ; iclock      ; 14.935 ; 14.935 ; Rise       ; iclock          ;
;  idataa[10]  ; iclock      ; 14.420 ; 14.420 ; Rise       ; iclock          ;
;  idataa[11]  ; iclock      ; 15.972 ; 15.972 ; Rise       ; iclock          ;
;  idataa[12]  ; iclock      ; 16.055 ; 16.055 ; Rise       ; iclock          ;
;  idataa[13]  ; iclock      ; 15.533 ; 15.533 ; Rise       ; iclock          ;
;  idataa[14]  ; iclock      ; 16.092 ; 16.092 ; Rise       ; iclock          ;
;  idataa[15]  ; iclock      ; 15.529 ; 15.529 ; Rise       ; iclock          ;
;  idataa[16]  ; iclock      ; 14.686 ; 14.686 ; Rise       ; iclock          ;
;  idataa[17]  ; iclock      ; 14.501 ; 14.501 ; Rise       ; iclock          ;
;  idataa[18]  ; iclock      ; 14.400 ; 14.400 ; Rise       ; iclock          ;
;  idataa[19]  ; iclock      ; 16.204 ; 16.204 ; Rise       ; iclock          ;
;  idataa[20]  ; iclock      ; 15.014 ; 15.014 ; Rise       ; iclock          ;
;  idataa[21]  ; iclock      ; 15.883 ; 15.883 ; Rise       ; iclock          ;
;  idataa[22]  ; iclock      ; 14.671 ; 14.671 ; Rise       ; iclock          ;
;  idataa[23]  ; iclock      ; 16.076 ; 16.076 ; Rise       ; iclock          ;
;  idataa[24]  ; iclock      ; 15.518 ; 15.518 ; Rise       ; iclock          ;
;  idataa[25]  ; iclock      ; 16.615 ; 16.615 ; Rise       ; iclock          ;
;  idataa[26]  ; iclock      ; 15.181 ; 15.181 ; Rise       ; iclock          ;
;  idataa[27]  ; iclock      ; 16.373 ; 16.373 ; Rise       ; iclock          ;
;  idataa[28]  ; iclock      ; 15.654 ; 15.654 ; Rise       ; iclock          ;
;  idataa[29]  ; iclock      ; 15.335 ; 15.335 ; Rise       ; iclock          ;
;  idataa[30]  ; iclock      ; 15.198 ; 15.198 ; Rise       ; iclock          ;
;  idataa[31]  ; iclock      ; 7.633  ; 7.633  ; Rise       ; iclock          ;
; idatab[*]    ; iclock      ; 16.377 ; 16.377 ; Rise       ; iclock          ;
;  idatab[0]   ; iclock      ; 14.879 ; 14.879 ; Rise       ; iclock          ;
;  idatab[1]   ; iclock      ; 14.713 ; 14.713 ; Rise       ; iclock          ;
;  idatab[2]   ; iclock      ; 14.875 ; 14.875 ; Rise       ; iclock          ;
;  idatab[3]   ; iclock      ; 14.901 ; 14.901 ; Rise       ; iclock          ;
;  idatab[4]   ; iclock      ; 15.566 ; 15.566 ; Rise       ; iclock          ;
;  idatab[5]   ; iclock      ; 15.079 ; 15.079 ; Rise       ; iclock          ;
;  idatab[6]   ; iclock      ; 16.087 ; 16.087 ; Rise       ; iclock          ;
;  idatab[7]   ; iclock      ; 15.777 ; 15.777 ; Rise       ; iclock          ;
;  idatab[8]   ; iclock      ; 14.627 ; 14.627 ; Rise       ; iclock          ;
;  idatab[9]   ; iclock      ; 14.544 ; 14.544 ; Rise       ; iclock          ;
;  idatab[10]  ; iclock      ; 14.737 ; 14.737 ; Rise       ; iclock          ;
;  idatab[11]  ; iclock      ; 15.823 ; 15.823 ; Rise       ; iclock          ;
;  idatab[12]  ; iclock      ; 15.816 ; 15.816 ; Rise       ; iclock          ;
;  idatab[13]  ; iclock      ; 15.142 ; 15.142 ; Rise       ; iclock          ;
;  idatab[14]  ; iclock      ; 16.015 ; 16.015 ; Rise       ; iclock          ;
;  idatab[15]  ; iclock      ; 15.753 ; 15.753 ; Rise       ; iclock          ;
;  idatab[16]  ; iclock      ; 14.564 ; 14.564 ; Rise       ; iclock          ;
;  idatab[17]  ; iclock      ; 15.052 ; 15.052 ; Rise       ; iclock          ;
;  idatab[18]  ; iclock      ; 15.548 ; 15.548 ; Rise       ; iclock          ;
;  idatab[19]  ; iclock      ; 15.746 ; 15.746 ; Rise       ; iclock          ;
;  idatab[20]  ; iclock      ; 16.281 ; 16.281 ; Rise       ; iclock          ;
;  idatab[21]  ; iclock      ; 16.203 ; 16.203 ; Rise       ; iclock          ;
;  idatab[22]  ; iclock      ; 15.655 ; 15.655 ; Rise       ; iclock          ;
;  idatab[23]  ; iclock      ; 15.267 ; 15.267 ; Rise       ; iclock          ;
;  idatab[24]  ; iclock      ; 15.778 ; 15.778 ; Rise       ; iclock          ;
;  idatab[25]  ; iclock      ; 15.200 ; 15.200 ; Rise       ; iclock          ;
;  idatab[26]  ; iclock      ; 15.569 ; 15.569 ; Rise       ; iclock          ;
;  idatab[27]  ; iclock      ; 16.377 ; 16.377 ; Rise       ; iclock          ;
;  idatab[28]  ; iclock      ; 15.596 ; 15.596 ; Rise       ; iclock          ;
;  idatab[29]  ; iclock      ; 12.268 ; 12.268 ; Rise       ; iclock          ;
;  idatab[30]  ; iclock      ; 11.865 ; 11.865 ; Rise       ; iclock          ;
;  idatab[31]  ; iclock      ; 7.250  ; 7.250  ; Rise       ; iclock          ;
; icontrol[*]  ; icontrol[0] ; 5.809  ; 5.809  ; Rise       ; icontrol[0]     ;
;  icontrol[0] ; icontrol[0] ; 0.330  ; 0.330  ; Rise       ; icontrol[0]     ;
;  icontrol[1] ; icontrol[0] ; 5.610  ; 5.610  ; Rise       ; icontrol[0]     ;
;  icontrol[2] ; icontrol[0] ; 5.809  ; 5.809  ; Rise       ; icontrol[0]     ;
;  icontrol[3] ; icontrol[0] ; 4.457  ; 4.457  ; Rise       ; icontrol[0]     ;
+--------------+-------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------------+
; Hold Times                                                                  ;
+--------------+-------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port  ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+-------------+--------+--------+------------+-----------------+
; idataa[*]    ; iclock      ; -3.259 ; -3.259 ; Rise       ; iclock          ;
;  idataa[0]   ; iclock      ; -5.038 ; -5.038 ; Rise       ; iclock          ;
;  idataa[1]   ; iclock      ; -4.171 ; -4.171 ; Rise       ; iclock          ;
;  idataa[2]   ; iclock      ; -3.569 ; -3.569 ; Rise       ; iclock          ;
;  idataa[3]   ; iclock      ; -3.454 ; -3.454 ; Rise       ; iclock          ;
;  idataa[4]   ; iclock      ; -3.957 ; -3.957 ; Rise       ; iclock          ;
;  idataa[5]   ; iclock      ; -4.538 ; -4.538 ; Rise       ; iclock          ;
;  idataa[6]   ; iclock      ; -4.568 ; -4.568 ; Rise       ; iclock          ;
;  idataa[7]   ; iclock      ; -4.311 ; -4.311 ; Rise       ; iclock          ;
;  idataa[8]   ; iclock      ; -3.779 ; -3.779 ; Rise       ; iclock          ;
;  idataa[9]   ; iclock      ; -3.836 ; -3.836 ; Rise       ; iclock          ;
;  idataa[10]  ; iclock      ; -3.259 ; -3.259 ; Rise       ; iclock          ;
;  idataa[11]  ; iclock      ; -3.728 ; -3.728 ; Rise       ; iclock          ;
;  idataa[12]  ; iclock      ; -4.227 ; -4.227 ; Rise       ; iclock          ;
;  idataa[13]  ; iclock      ; -3.664 ; -3.664 ; Rise       ; iclock          ;
;  idataa[14]  ; iclock      ; -4.207 ; -4.207 ; Rise       ; iclock          ;
;  idataa[15]  ; iclock      ; -4.541 ; -4.541 ; Rise       ; iclock          ;
;  idataa[16]  ; iclock      ; -4.214 ; -4.214 ; Rise       ; iclock          ;
;  idataa[17]  ; iclock      ; -3.607 ; -3.607 ; Rise       ; iclock          ;
;  idataa[18]  ; iclock      ; -3.925 ; -3.925 ; Rise       ; iclock          ;
;  idataa[19]  ; iclock      ; -3.677 ; -3.677 ; Rise       ; iclock          ;
;  idataa[20]  ; iclock      ; -4.098 ; -4.098 ; Rise       ; iclock          ;
;  idataa[21]  ; iclock      ; -4.077 ; -4.077 ; Rise       ; iclock          ;
;  idataa[22]  ; iclock      ; -4.272 ; -4.272 ; Rise       ; iclock          ;
;  idataa[23]  ; iclock      ; -4.516 ; -4.516 ; Rise       ; iclock          ;
;  idataa[24]  ; iclock      ; -3.754 ; -3.754 ; Rise       ; iclock          ;
;  idataa[25]  ; iclock      ; -4.341 ; -4.341 ; Rise       ; iclock          ;
;  idataa[26]  ; iclock      ; -3.587 ; -3.587 ; Rise       ; iclock          ;
;  idataa[27]  ; iclock      ; -3.800 ; -3.800 ; Rise       ; iclock          ;
;  idataa[28]  ; iclock      ; -3.681 ; -3.681 ; Rise       ; iclock          ;
;  idataa[29]  ; iclock      ; -3.585 ; -3.585 ; Rise       ; iclock          ;
;  idataa[30]  ; iclock      ; -3.672 ; -3.672 ; Rise       ; iclock          ;
;  idataa[31]  ; iclock      ; -3.989 ; -3.989 ; Rise       ; iclock          ;
; idatab[*]    ; iclock      ; -0.464 ; -0.464 ; Rise       ; iclock          ;
;  idatab[0]   ; iclock      ; -3.894 ; -3.894 ; Rise       ; iclock          ;
;  idatab[1]   ; iclock      ; -4.215 ; -4.215 ; Rise       ; iclock          ;
;  idatab[2]   ; iclock      ; -4.394 ; -4.394 ; Rise       ; iclock          ;
;  idatab[3]   ; iclock      ; -4.243 ; -4.243 ; Rise       ; iclock          ;
;  idatab[4]   ; iclock      ; -4.088 ; -4.088 ; Rise       ; iclock          ;
;  idatab[5]   ; iclock      ; -4.605 ; -4.605 ; Rise       ; iclock          ;
;  idatab[6]   ; iclock      ; -4.457 ; -4.457 ; Rise       ; iclock          ;
;  idatab[7]   ; iclock      ; -4.244 ; -4.244 ; Rise       ; iclock          ;
;  idatab[8]   ; iclock      ; -3.782 ; -3.782 ; Rise       ; iclock          ;
;  idatab[9]   ; iclock      ; -4.232 ; -4.232 ; Rise       ; iclock          ;
;  idatab[10]  ; iclock      ; -3.828 ; -3.828 ; Rise       ; iclock          ;
;  idatab[11]  ; iclock      ; -4.040 ; -4.040 ; Rise       ; iclock          ;
;  idatab[12]  ; iclock      ; -3.691 ; -3.691 ; Rise       ; iclock          ;
;  idatab[13]  ; iclock      ; -4.600 ; -4.600 ; Rise       ; iclock          ;
;  idatab[14]  ; iclock      ; -4.774 ; -4.774 ; Rise       ; iclock          ;
;  idatab[15]  ; iclock      ; -3.492 ; -3.492 ; Rise       ; iclock          ;
;  idatab[16]  ; iclock      ; -3.541 ; -3.541 ; Rise       ; iclock          ;
;  idatab[17]  ; iclock      ; -3.858 ; -3.858 ; Rise       ; iclock          ;
;  idatab[18]  ; iclock      ; -3.630 ; -3.630 ; Rise       ; iclock          ;
;  idatab[19]  ; iclock      ; -3.316 ; -3.316 ; Rise       ; iclock          ;
;  idatab[20]  ; iclock      ; -3.482 ; -3.482 ; Rise       ; iclock          ;
;  idatab[21]  ; iclock      ; -3.274 ; -3.274 ; Rise       ; iclock          ;
;  idatab[22]  ; iclock      ; -3.602 ; -3.602 ; Rise       ; iclock          ;
;  idatab[23]  ; iclock      ; -4.305 ; -4.305 ; Rise       ; iclock          ;
;  idatab[24]  ; iclock      ; -4.137 ; -4.137 ; Rise       ; iclock          ;
;  idatab[25]  ; iclock      ; -3.840 ; -3.840 ; Rise       ; iclock          ;
;  idatab[26]  ; iclock      ; -4.424 ; -4.424 ; Rise       ; iclock          ;
;  idatab[27]  ; iclock      ; -4.303 ; -4.303 ; Rise       ; iclock          ;
;  idatab[28]  ; iclock      ; -3.891 ; -3.891 ; Rise       ; iclock          ;
;  idatab[29]  ; iclock      ; -1.093 ; -1.093 ; Rise       ; iclock          ;
;  idatab[30]  ; iclock      ; -0.464 ; -0.464 ; Rise       ; iclock          ;
;  idatab[31]  ; iclock      ; -3.712 ; -3.712 ; Rise       ; iclock          ;
; icontrol[*]  ; icontrol[0] ; 1.055  ; 1.055  ; Rise       ; icontrol[0]     ;
;  icontrol[0] ; icontrol[0] ; 1.055  ; 1.055  ; Rise       ; icontrol[0]     ;
;  icontrol[1] ; icontrol[0] ; -1.336 ; -1.336 ; Rise       ; icontrol[0]     ;
;  icontrol[2] ; icontrol[0] ; -1.623 ; -1.623 ; Rise       ; icontrol[0]     ;
;  icontrol[3] ; icontrol[0] ; -1.846 ; -1.846 ; Rise       ; icontrol[0]     ;
+--------------+-------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------------+
; Clock to Output Times                                                       ;
+--------------+-------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port  ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+-------------+--------+--------+------------+-----------------+
; oCompResult  ; iclock      ; 9.715  ; 9.715  ; Rise       ; iclock          ;
; oresult[*]   ; iclock      ; 14.305 ; 14.305 ; Rise       ; iclock          ;
;  oresult[0]  ; iclock      ; 14.019 ; 14.019 ; Rise       ; iclock          ;
;  oresult[1]  ; iclock      ; 13.052 ; 13.052 ; Rise       ; iclock          ;
;  oresult[2]  ; iclock      ; 13.543 ; 13.543 ; Rise       ; iclock          ;
;  oresult[3]  ; iclock      ; 12.934 ; 12.934 ; Rise       ; iclock          ;
;  oresult[4]  ; iclock      ; 13.136 ; 13.136 ; Rise       ; iclock          ;
;  oresult[5]  ; iclock      ; 12.568 ; 12.568 ; Rise       ; iclock          ;
;  oresult[6]  ; iclock      ; 12.923 ; 12.923 ; Rise       ; iclock          ;
;  oresult[7]  ; iclock      ; 13.302 ; 13.302 ; Rise       ; iclock          ;
;  oresult[8]  ; iclock      ; 14.305 ; 14.305 ; Rise       ; iclock          ;
;  oresult[9]  ; iclock      ; 12.328 ; 12.328 ; Rise       ; iclock          ;
;  oresult[10] ; iclock      ; 13.516 ; 13.516 ; Rise       ; iclock          ;
;  oresult[11] ; iclock      ; 13.057 ; 13.057 ; Rise       ; iclock          ;
;  oresult[12] ; iclock      ; 12.653 ; 12.653 ; Rise       ; iclock          ;
;  oresult[13] ; iclock      ; 13.470 ; 13.470 ; Rise       ; iclock          ;
;  oresult[14] ; iclock      ; 12.619 ; 12.619 ; Rise       ; iclock          ;
;  oresult[15] ; iclock      ; 12.698 ; 12.698 ; Rise       ; iclock          ;
;  oresult[16] ; iclock      ; 12.630 ; 12.630 ; Rise       ; iclock          ;
;  oresult[17] ; iclock      ; 11.820 ; 11.820 ; Rise       ; iclock          ;
;  oresult[18] ; iclock      ; 13.930 ; 13.930 ; Rise       ; iclock          ;
;  oresult[19] ; iclock      ; 13.769 ; 13.769 ; Rise       ; iclock          ;
;  oresult[20] ; iclock      ; 12.670 ; 12.670 ; Rise       ; iclock          ;
;  oresult[21] ; iclock      ; 12.412 ; 12.412 ; Rise       ; iclock          ;
;  oresult[22] ; iclock      ; 13.473 ; 13.473 ; Rise       ; iclock          ;
;  oresult[23] ; iclock      ; 13.560 ; 13.560 ; Rise       ; iclock          ;
;  oresult[24] ; iclock      ; 12.649 ; 12.649 ; Rise       ; iclock          ;
;  oresult[25] ; iclock      ; 13.278 ; 13.278 ; Rise       ; iclock          ;
;  oresult[26] ; iclock      ; 12.652 ; 12.652 ; Rise       ; iclock          ;
;  oresult[27] ; iclock      ; 13.223 ; 13.223 ; Rise       ; iclock          ;
;  oresult[28] ; iclock      ; 13.703 ; 13.703 ; Rise       ; iclock          ;
;  oresult[29] ; iclock      ; 13.882 ; 13.882 ; Rise       ; iclock          ;
;  oresult[30] ; iclock      ; 13.654 ; 13.654 ; Rise       ; iclock          ;
;  oresult[31] ; iclock      ; 10.288 ; 10.288 ; Rise       ; iclock          ;
; oCompResult  ; icontrol[0] ; 12.146 ; 12.146 ; Rise       ; icontrol[0]     ;
; onan         ; icontrol[0] ; 9.326  ; 9.326  ; Rise       ; icontrol[0]     ;
; ooverflow    ; icontrol[0] ; 9.334  ; 9.334  ; Rise       ; icontrol[0]     ;
; oresult[*]   ; icontrol[0] ; 18.853 ; 18.853 ; Rise       ; icontrol[0]     ;
;  oresult[0]  ; icontrol[0] ; 18.792 ; 18.792 ; Rise       ; icontrol[0]     ;
;  oresult[1]  ; icontrol[0] ; 17.180 ; 17.180 ; Rise       ; icontrol[0]     ;
;  oresult[2]  ; icontrol[0] ; 17.531 ; 17.531 ; Rise       ; icontrol[0]     ;
;  oresult[3]  ; icontrol[0] ; 16.901 ; 16.901 ; Rise       ; icontrol[0]     ;
;  oresult[4]  ; icontrol[0] ; 17.269 ; 17.269 ; Rise       ; icontrol[0]     ;
;  oresult[5]  ; icontrol[0] ; 17.204 ; 17.204 ; Rise       ; icontrol[0]     ;
;  oresult[6]  ; icontrol[0] ; 16.805 ; 16.805 ; Rise       ; icontrol[0]     ;
;  oresult[7]  ; icontrol[0] ; 16.824 ; 16.824 ; Rise       ; icontrol[0]     ;
;  oresult[8]  ; icontrol[0] ; 17.959 ; 17.959 ; Rise       ; icontrol[0]     ;
;  oresult[9]  ; icontrol[0] ; 16.594 ; 16.594 ; Rise       ; icontrol[0]     ;
;  oresult[10] ; icontrol[0] ; 17.658 ; 17.658 ; Rise       ; icontrol[0]     ;
;  oresult[11] ; icontrol[0] ; 16.840 ; 16.840 ; Rise       ; icontrol[0]     ;
;  oresult[12] ; icontrol[0] ; 16.819 ; 16.819 ; Rise       ; icontrol[0]     ;
;  oresult[13] ; icontrol[0] ; 18.137 ; 18.137 ; Rise       ; icontrol[0]     ;
;  oresult[14] ; icontrol[0] ; 16.838 ; 16.838 ; Rise       ; icontrol[0]     ;
;  oresult[15] ; icontrol[0] ; 16.843 ; 16.843 ; Rise       ; icontrol[0]     ;
;  oresult[16] ; icontrol[0] ; 17.243 ; 17.243 ; Rise       ; icontrol[0]     ;
;  oresult[17] ; icontrol[0] ; 16.742 ; 16.742 ; Rise       ; icontrol[0]     ;
;  oresult[18] ; icontrol[0] ; 18.696 ; 18.696 ; Rise       ; icontrol[0]     ;
;  oresult[19] ; icontrol[0] ; 18.058 ; 18.058 ; Rise       ; icontrol[0]     ;
;  oresult[20] ; icontrol[0] ; 17.629 ; 17.629 ; Rise       ; icontrol[0]     ;
;  oresult[21] ; icontrol[0] ; 16.141 ; 16.141 ; Rise       ; icontrol[0]     ;
;  oresult[22] ; icontrol[0] ; 17.372 ; 17.372 ; Rise       ; icontrol[0]     ;
;  oresult[23] ; icontrol[0] ; 18.399 ; 18.399 ; Rise       ; icontrol[0]     ;
;  oresult[24] ; icontrol[0] ; 17.589 ; 17.589 ; Rise       ; icontrol[0]     ;
;  oresult[25] ; icontrol[0] ; 18.290 ; 18.290 ; Rise       ; icontrol[0]     ;
;  oresult[26] ; icontrol[0] ; 17.112 ; 17.112 ; Rise       ; icontrol[0]     ;
;  oresult[27] ; icontrol[0] ; 18.017 ; 18.017 ; Rise       ; icontrol[0]     ;
;  oresult[28] ; icontrol[0] ; 18.853 ; 18.853 ; Rise       ; icontrol[0]     ;
;  oresult[29] ; icontrol[0] ; 18.680 ; 18.680 ; Rise       ; icontrol[0]     ;
;  oresult[30] ; icontrol[0] ; 17.514 ; 17.514 ; Rise       ; icontrol[0]     ;
;  oresult[31] ; icontrol[0] ; 12.785 ; 12.785 ; Rise       ; icontrol[0]     ;
; ounderflow   ; icontrol[0] ; 10.459 ; 10.459 ; Rise       ; icontrol[0]     ;
; ozero        ; icontrol[0] ; 10.445 ; 10.445 ; Rise       ; icontrol[0]     ;
; oCompResult  ; icontrol[0] ; 12.146 ; 12.146 ; Fall       ; icontrol[0]     ;
; oresult[*]   ; icontrol[0] ; 18.853 ; 18.853 ; Fall       ; icontrol[0]     ;
;  oresult[0]  ; icontrol[0] ; 18.792 ; 18.792 ; Fall       ; icontrol[0]     ;
;  oresult[1]  ; icontrol[0] ; 17.180 ; 17.180 ; Fall       ; icontrol[0]     ;
;  oresult[2]  ; icontrol[0] ; 17.531 ; 17.531 ; Fall       ; icontrol[0]     ;
;  oresult[3]  ; icontrol[0] ; 16.901 ; 16.901 ; Fall       ; icontrol[0]     ;
;  oresult[4]  ; icontrol[0] ; 17.269 ; 17.269 ; Fall       ; icontrol[0]     ;
;  oresult[5]  ; icontrol[0] ; 17.204 ; 17.204 ; Fall       ; icontrol[0]     ;
;  oresult[6]  ; icontrol[0] ; 16.805 ; 16.805 ; Fall       ; icontrol[0]     ;
;  oresult[7]  ; icontrol[0] ; 16.824 ; 16.824 ; Fall       ; icontrol[0]     ;
;  oresult[8]  ; icontrol[0] ; 17.959 ; 17.959 ; Fall       ; icontrol[0]     ;
;  oresult[9]  ; icontrol[0] ; 16.594 ; 16.594 ; Fall       ; icontrol[0]     ;
;  oresult[10] ; icontrol[0] ; 17.658 ; 17.658 ; Fall       ; icontrol[0]     ;
;  oresult[11] ; icontrol[0] ; 16.840 ; 16.840 ; Fall       ; icontrol[0]     ;
;  oresult[12] ; icontrol[0] ; 16.819 ; 16.819 ; Fall       ; icontrol[0]     ;
;  oresult[13] ; icontrol[0] ; 18.137 ; 18.137 ; Fall       ; icontrol[0]     ;
;  oresult[14] ; icontrol[0] ; 16.838 ; 16.838 ; Fall       ; icontrol[0]     ;
;  oresult[15] ; icontrol[0] ; 16.843 ; 16.843 ; Fall       ; icontrol[0]     ;
;  oresult[16] ; icontrol[0] ; 17.243 ; 17.243 ; Fall       ; icontrol[0]     ;
;  oresult[17] ; icontrol[0] ; 16.742 ; 16.742 ; Fall       ; icontrol[0]     ;
;  oresult[18] ; icontrol[0] ; 18.696 ; 18.696 ; Fall       ; icontrol[0]     ;
;  oresult[19] ; icontrol[0] ; 18.058 ; 18.058 ; Fall       ; icontrol[0]     ;
;  oresult[20] ; icontrol[0] ; 17.629 ; 17.629 ; Fall       ; icontrol[0]     ;
;  oresult[21] ; icontrol[0] ; 16.141 ; 16.141 ; Fall       ; icontrol[0]     ;
;  oresult[22] ; icontrol[0] ; 17.372 ; 17.372 ; Fall       ; icontrol[0]     ;
;  oresult[23] ; icontrol[0] ; 18.399 ; 18.399 ; Fall       ; icontrol[0]     ;
;  oresult[24] ; icontrol[0] ; 17.589 ; 17.589 ; Fall       ; icontrol[0]     ;
;  oresult[25] ; icontrol[0] ; 18.290 ; 18.290 ; Fall       ; icontrol[0]     ;
;  oresult[26] ; icontrol[0] ; 17.112 ; 17.112 ; Fall       ; icontrol[0]     ;
;  oresult[27] ; icontrol[0] ; 18.017 ; 18.017 ; Fall       ; icontrol[0]     ;
;  oresult[28] ; icontrol[0] ; 18.853 ; 18.853 ; Fall       ; icontrol[0]     ;
;  oresult[29] ; icontrol[0] ; 18.680 ; 18.680 ; Fall       ; icontrol[0]     ;
;  oresult[30] ; icontrol[0] ; 17.514 ; 17.514 ; Fall       ; icontrol[0]     ;
;  oresult[31] ; icontrol[0] ; 12.785 ; 12.785 ; Fall       ; icontrol[0]     ;
+--------------+-------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------------+
; Minimum Clock to Output Times                                               ;
+--------------+-------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port  ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+-------------+--------+--------+------------+-----------------+
; oCompResult  ; iclock      ; 9.409  ; 9.409  ; Rise       ; iclock          ;
; oresult[*]   ; iclock      ; 8.294  ; 8.294  ; Rise       ; iclock          ;
;  oresult[0]  ; iclock      ; 9.614  ; 9.614  ; Rise       ; iclock          ;
;  oresult[1]  ; iclock      ; 8.760  ; 8.760  ; Rise       ; iclock          ;
;  oresult[2]  ; iclock      ; 9.374  ; 9.374  ; Rise       ; iclock          ;
;  oresult[3]  ; iclock      ; 9.300  ; 9.300  ; Rise       ; iclock          ;
;  oresult[4]  ; iclock      ; 8.509  ; 8.509  ; Rise       ; iclock          ;
;  oresult[5]  ; iclock      ; 8.864  ; 8.864  ; Rise       ; iclock          ;
;  oresult[6]  ; iclock      ; 9.944  ; 9.944  ; Rise       ; iclock          ;
;  oresult[7]  ; iclock      ; 8.727  ; 8.727  ; Rise       ; iclock          ;
;  oresult[8]  ; iclock      ; 9.762  ; 9.762  ; Rise       ; iclock          ;
;  oresult[9]  ; iclock      ; 10.037 ; 10.037 ; Rise       ; iclock          ;
;  oresult[10] ; iclock      ; 8.673  ; 8.673  ; Rise       ; iclock          ;
;  oresult[11] ; iclock      ; 10.509 ; 10.509 ; Rise       ; iclock          ;
;  oresult[12] ; iclock      ; 8.837  ; 8.837  ; Rise       ; iclock          ;
;  oresult[13] ; iclock      ; 9.315  ; 9.315  ; Rise       ; iclock          ;
;  oresult[14] ; iclock      ; 9.310  ; 9.310  ; Rise       ; iclock          ;
;  oresult[15] ; iclock      ; 8.294  ; 8.294  ; Rise       ; iclock          ;
;  oresult[16] ; iclock      ; 9.830  ; 9.830  ; Rise       ; iclock          ;
;  oresult[17] ; iclock      ; 9.151  ; 9.151  ; Rise       ; iclock          ;
;  oresult[18] ; iclock      ; 9.325  ; 9.325  ; Rise       ; iclock          ;
;  oresult[19] ; iclock      ; 9.605  ; 9.605  ; Rise       ; iclock          ;
;  oresult[20] ; iclock      ; 9.411  ; 9.411  ; Rise       ; iclock          ;
;  oresult[21] ; iclock      ; 9.382  ; 9.382  ; Rise       ; iclock          ;
;  oresult[22] ; iclock      ; 9.976  ; 9.976  ; Rise       ; iclock          ;
;  oresult[23] ; iclock      ; 8.981  ; 8.981  ; Rise       ; iclock          ;
;  oresult[24] ; iclock      ; 9.303  ; 9.303  ; Rise       ; iclock          ;
;  oresult[25] ; iclock      ; 9.217  ; 9.217  ; Rise       ; iclock          ;
;  oresult[26] ; iclock      ; 9.006  ; 9.006  ; Rise       ; iclock          ;
;  oresult[27] ; iclock      ; 8.948  ; 8.948  ; Rise       ; iclock          ;
;  oresult[28] ; iclock      ; 9.207  ; 9.207  ; Rise       ; iclock          ;
;  oresult[29] ; iclock      ; 9.494  ; 9.494  ; Rise       ; iclock          ;
;  oresult[30] ; iclock      ; 9.960  ; 9.960  ; Rise       ; iclock          ;
;  oresult[31] ; iclock      ; 8.736  ; 8.736  ; Rise       ; iclock          ;
; oCompResult  ; icontrol[0] ; 11.629 ; 11.629 ; Rise       ; icontrol[0]     ;
; onan         ; icontrol[0] ; 9.326  ; 9.326  ; Rise       ; icontrol[0]     ;
; ooverflow    ; icontrol[0] ; 9.334  ; 9.334  ; Rise       ; icontrol[0]     ;
; oresult[*]   ; icontrol[0] ; 12.387 ; 12.387 ; Rise       ; icontrol[0]     ;
;  oresult[0]  ; icontrol[0] ; 13.856 ; 13.856 ; Rise       ; icontrol[0]     ;
;  oresult[1]  ; icontrol[0] ; 13.014 ; 13.014 ; Rise       ; icontrol[0]     ;
;  oresult[2]  ; icontrol[0] ; 13.483 ; 13.483 ; Rise       ; icontrol[0]     ;
;  oresult[3]  ; icontrol[0] ; 13.568 ; 13.568 ; Rise       ; icontrol[0]     ;
;  oresult[4]  ; icontrol[0] ; 12.819 ; 12.819 ; Rise       ; icontrol[0]     ;
;  oresult[5]  ; icontrol[0] ; 13.109 ; 13.109 ; Rise       ; icontrol[0]     ;
;  oresult[6]  ; icontrol[0] ; 13.767 ; 13.767 ; Rise       ; icontrol[0]     ;
;  oresult[7]  ; icontrol[0] ; 12.834 ; 12.834 ; Rise       ; icontrol[0]     ;
;  oresult[8]  ; icontrol[0] ; 14.016 ; 14.016 ; Rise       ; icontrol[0]     ;
;  oresult[9]  ; icontrol[0] ; 14.279 ; 14.279 ; Rise       ; icontrol[0]     ;
;  oresult[10] ; icontrol[0] ; 13.318 ; 13.318 ; Rise       ; icontrol[0]     ;
;  oresult[11] ; icontrol[0] ; 14.669 ; 14.669 ; Rise       ; icontrol[0]     ;
;  oresult[12] ; icontrol[0] ; 13.188 ; 13.188 ; Rise       ; icontrol[0]     ;
;  oresult[13] ; icontrol[0] ; 13.907 ; 13.907 ; Rise       ; icontrol[0]     ;
;  oresult[14] ; icontrol[0] ; 13.426 ; 13.426 ; Rise       ; icontrol[0]     ;
;  oresult[15] ; icontrol[0] ; 12.554 ; 12.554 ; Rise       ; icontrol[0]     ;
;  oresult[16] ; icontrol[0] ; 13.927 ; 13.927 ; Rise       ; icontrol[0]     ;
;  oresult[17] ; icontrol[0] ; 13.031 ; 13.031 ; Rise       ; icontrol[0]     ;
;  oresult[18] ; icontrol[0] ; 13.914 ; 13.914 ; Rise       ; icontrol[0]     ;
;  oresult[19] ; icontrol[0] ; 13.675 ; 13.675 ; Rise       ; icontrol[0]     ;
;  oresult[20] ; icontrol[0] ; 13.733 ; 13.733 ; Rise       ; icontrol[0]     ;
;  oresult[21] ; icontrol[0] ; 13.185 ; 13.185 ; Rise       ; icontrol[0]     ;
;  oresult[22] ; icontrol[0] ; 14.086 ; 14.086 ; Rise       ; icontrol[0]     ;
;  oresult[23] ; icontrol[0] ; 13.566 ; 13.566 ; Rise       ; icontrol[0]     ;
;  oresult[24] ; icontrol[0] ; 13.420 ; 13.420 ; Rise       ; icontrol[0]     ;
;  oresult[25] ; icontrol[0] ; 13.460 ; 13.460 ; Rise       ; icontrol[0]     ;
;  oresult[26] ; icontrol[0] ; 12.786 ; 12.786 ; Rise       ; icontrol[0]     ;
;  oresult[27] ; icontrol[0] ; 13.021 ; 13.021 ; Rise       ; icontrol[0]     ;
;  oresult[28] ; icontrol[0] ; 13.800 ; 13.800 ; Rise       ; icontrol[0]     ;
;  oresult[29] ; icontrol[0] ; 13.742 ; 13.742 ; Rise       ; icontrol[0]     ;
;  oresult[30] ; icontrol[0] ; 13.792 ; 13.792 ; Rise       ; icontrol[0]     ;
;  oresult[31] ; icontrol[0] ; 12.387 ; 12.387 ; Rise       ; icontrol[0]     ;
; ounderflow   ; icontrol[0] ; 10.459 ; 10.459 ; Rise       ; icontrol[0]     ;
; ozero        ; icontrol[0] ; 10.445 ; 10.445 ; Rise       ; icontrol[0]     ;
; oCompResult  ; icontrol[0] ; 11.629 ; 11.629 ; Fall       ; icontrol[0]     ;
; oresult[*]   ; icontrol[0] ; 12.387 ; 12.387 ; Fall       ; icontrol[0]     ;
;  oresult[0]  ; icontrol[0] ; 13.856 ; 13.856 ; Fall       ; icontrol[0]     ;
;  oresult[1]  ; icontrol[0] ; 13.014 ; 13.014 ; Fall       ; icontrol[0]     ;
;  oresult[2]  ; icontrol[0] ; 13.483 ; 13.483 ; Fall       ; icontrol[0]     ;
;  oresult[3]  ; icontrol[0] ; 13.568 ; 13.568 ; Fall       ; icontrol[0]     ;
;  oresult[4]  ; icontrol[0] ; 12.819 ; 12.819 ; Fall       ; icontrol[0]     ;
;  oresult[5]  ; icontrol[0] ; 13.109 ; 13.109 ; Fall       ; icontrol[0]     ;
;  oresult[6]  ; icontrol[0] ; 13.767 ; 13.767 ; Fall       ; icontrol[0]     ;
;  oresult[7]  ; icontrol[0] ; 12.834 ; 12.834 ; Fall       ; icontrol[0]     ;
;  oresult[8]  ; icontrol[0] ; 14.016 ; 14.016 ; Fall       ; icontrol[0]     ;
;  oresult[9]  ; icontrol[0] ; 14.279 ; 14.279 ; Fall       ; icontrol[0]     ;
;  oresult[10] ; icontrol[0] ; 13.318 ; 13.318 ; Fall       ; icontrol[0]     ;
;  oresult[11] ; icontrol[0] ; 14.669 ; 14.669 ; Fall       ; icontrol[0]     ;
;  oresult[12] ; icontrol[0] ; 13.188 ; 13.188 ; Fall       ; icontrol[0]     ;
;  oresult[13] ; icontrol[0] ; 13.907 ; 13.907 ; Fall       ; icontrol[0]     ;
;  oresult[14] ; icontrol[0] ; 13.426 ; 13.426 ; Fall       ; icontrol[0]     ;
;  oresult[15] ; icontrol[0] ; 12.554 ; 12.554 ; Fall       ; icontrol[0]     ;
;  oresult[16] ; icontrol[0] ; 13.927 ; 13.927 ; Fall       ; icontrol[0]     ;
;  oresult[17] ; icontrol[0] ; 13.031 ; 13.031 ; Fall       ; icontrol[0]     ;
;  oresult[18] ; icontrol[0] ; 13.914 ; 13.914 ; Fall       ; icontrol[0]     ;
;  oresult[19] ; icontrol[0] ; 13.675 ; 13.675 ; Fall       ; icontrol[0]     ;
;  oresult[20] ; icontrol[0] ; 13.733 ; 13.733 ; Fall       ; icontrol[0]     ;
;  oresult[21] ; icontrol[0] ; 13.185 ; 13.185 ; Fall       ; icontrol[0]     ;
;  oresult[22] ; icontrol[0] ; 14.086 ; 14.086 ; Fall       ; icontrol[0]     ;
;  oresult[23] ; icontrol[0] ; 13.566 ; 13.566 ; Fall       ; icontrol[0]     ;
;  oresult[24] ; icontrol[0] ; 13.420 ; 13.420 ; Fall       ; icontrol[0]     ;
;  oresult[25] ; icontrol[0] ; 13.460 ; 13.460 ; Fall       ; icontrol[0]     ;
;  oresult[26] ; icontrol[0] ; 12.786 ; 12.786 ; Fall       ; icontrol[0]     ;
;  oresult[27] ; icontrol[0] ; 13.021 ; 13.021 ; Fall       ; icontrol[0]     ;
;  oresult[28] ; icontrol[0] ; 13.800 ; 13.800 ; Fall       ; icontrol[0]     ;
;  oresult[29] ; icontrol[0] ; 13.742 ; 13.742 ; Fall       ; icontrol[0]     ;
;  oresult[30] ; icontrol[0] ; 13.792 ; 13.792 ; Fall       ; icontrol[0]     ;
;  oresult[31] ; icontrol[0] ; 12.387 ; 12.387 ; Fall       ; icontrol[0]     ;
+--------------+-------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------+
; Propagation Delay                                             ;
+-------------+-------------+--------+--------+--------+--------+
; Input Port  ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+-------------+-------------+--------+--------+--------+--------+
; icontrol[1] ; oCompResult ; 11.943 ; 12.217 ; 12.217 ; 11.943 ;
; icontrol[1] ; oresult[0]  ; 18.785 ; 18.785 ; 18.785 ; 18.785 ;
; icontrol[1] ; oresult[1]  ; 17.173 ; 17.173 ; 17.173 ; 17.173 ;
; icontrol[1] ; oresult[2]  ; 17.524 ; 17.524 ; 17.524 ; 17.524 ;
; icontrol[1] ; oresult[3]  ; 17.081 ; 17.081 ; 17.081 ; 17.081 ;
; icontrol[1] ; oresult[4]  ; 17.262 ; 17.262 ; 17.262 ; 17.262 ;
; icontrol[1] ; oresult[5]  ; 17.329 ; 17.329 ; 17.329 ; 17.329 ;
; icontrol[1] ; oresult[6]  ; 16.951 ; 16.951 ; 16.951 ; 16.951 ;
; icontrol[1] ; oresult[7]  ; 17.575 ; 17.575 ; 17.575 ; 17.575 ;
; icontrol[1] ; oresult[8]  ; 18.527 ; 18.527 ; 18.527 ; 18.527 ;
; icontrol[1] ; oresult[9]  ; 16.587 ; 16.587 ; 16.587 ; 16.587 ;
; icontrol[1] ; oresult[10] ; 17.651 ; 17.651 ; 17.651 ; 17.651 ;
; icontrol[1] ; oresult[11] ; 16.833 ; 16.833 ; 16.833 ; 16.833 ;
; icontrol[1] ; oresult[12] ; 16.812 ; 16.812 ; 16.812 ; 16.812 ;
; icontrol[1] ; oresult[13] ; 18.130 ; 18.130 ; 18.130 ; 18.130 ;
; icontrol[1] ; oresult[14] ; 16.826 ; 16.826 ; 16.826 ; 16.826 ;
; icontrol[1] ; oresult[15] ; 16.836 ; 16.836 ; 16.836 ; 16.836 ;
; icontrol[1] ; oresult[16] ; 17.231 ; 17.231 ; 17.231 ; 17.231 ;
; icontrol[1] ; oresult[17] ; 16.730 ; 16.730 ; 16.730 ; 16.730 ;
; icontrol[1] ; oresult[18] ; 18.684 ; 18.684 ; 18.684 ; 18.684 ;
; icontrol[1] ; oresult[19] ; 18.051 ; 18.051 ; 18.051 ; 18.051 ;
; icontrol[1] ; oresult[20] ; 17.617 ; 17.617 ; 17.617 ; 17.617 ;
; icontrol[1] ; oresult[21] ; 16.142 ; 16.142 ; 16.142 ; 16.142 ;
; icontrol[1] ; oresult[22] ; 17.365 ; 17.365 ; 17.365 ; 17.365 ;
; icontrol[1] ; oresult[23] ; 18.392 ; 18.392 ; 18.392 ; 18.392 ;
; icontrol[1] ; oresult[24] ; 17.577 ; 17.577 ; 17.577 ; 17.577 ;
; icontrol[1] ; oresult[25] ; 18.283 ; 18.283 ; 18.283 ; 18.283 ;
; icontrol[1] ; oresult[26] ; 17.436 ; 17.436 ; 17.436 ; 17.436 ;
; icontrol[1] ; oresult[27] ; 18.005 ; 18.005 ; 18.005 ; 18.005 ;
; icontrol[1] ; oresult[28] ; 18.846 ; 18.846 ; 18.846 ; 18.846 ;
; icontrol[1] ; oresult[29] ; 18.668 ; 18.668 ; 18.668 ; 18.668 ;
; icontrol[1] ; oresult[30] ; 17.867 ; 17.867 ; 17.867 ; 17.867 ;
; icontrol[1] ; oresult[31] ; 13.107 ; 13.107 ; 13.107 ; 13.107 ;
; icontrol[2] ; oCompResult ;        ; 11.444 ; 11.444 ;        ;
; icontrol[2] ; oresult[0]  ; 19.006 ; 19.006 ; 19.006 ; 19.006 ;
; icontrol[2] ; oresult[1]  ; 17.394 ; 17.394 ; 17.394 ; 17.394 ;
; icontrol[2] ; oresult[2]  ; 17.745 ; 17.745 ; 17.745 ; 17.745 ;
; icontrol[2] ; oresult[3]  ; 17.280 ; 17.280 ; 17.280 ; 17.280 ;
; icontrol[2] ; oresult[4]  ; 17.483 ; 17.483 ; 17.483 ; 17.483 ;
; icontrol[2] ; oresult[5]  ; 17.528 ; 17.528 ; 17.528 ; 17.528 ;
; icontrol[2] ; oresult[6]  ; 17.150 ; 17.150 ; 17.150 ; 17.150 ;
; icontrol[2] ; oresult[7]  ; 17.774 ; 17.774 ; 17.774 ; 17.774 ;
; icontrol[2] ; oresult[8]  ; 18.726 ; 18.726 ; 18.726 ; 18.726 ;
; icontrol[2] ; oresult[9]  ; 16.808 ; 16.808 ; 16.808 ; 16.808 ;
; icontrol[2] ; oresult[10] ; 17.872 ; 17.872 ; 17.872 ; 17.872 ;
; icontrol[2] ; oresult[11] ; 17.054 ; 17.054 ; 17.054 ; 17.054 ;
; icontrol[2] ; oresult[12] ; 17.033 ; 17.033 ; 17.033 ; 17.033 ;
; icontrol[2] ; oresult[13] ; 18.351 ; 18.351 ; 18.351 ; 18.351 ;
; icontrol[2] ; oresult[14] ; 17.043 ; 17.043 ; 17.043 ; 17.043 ;
; icontrol[2] ; oresult[15] ; 17.057 ; 17.057 ; 17.057 ; 17.057 ;
; icontrol[2] ; oresult[16] ; 17.448 ; 17.448 ; 17.448 ; 17.448 ;
; icontrol[2] ; oresult[17] ; 16.947 ; 16.947 ; 16.947 ; 16.947 ;
; icontrol[2] ; oresult[18] ; 18.901 ; 18.901 ; 18.901 ; 18.901 ;
; icontrol[2] ; oresult[19] ; 18.272 ; 18.272 ; 18.272 ; 18.272 ;
; icontrol[2] ; oresult[20] ; 17.834 ; 17.834 ; 17.834 ; 17.834 ;
; icontrol[2] ; oresult[21] ; 16.346 ; 16.346 ; 16.346 ; 16.346 ;
; icontrol[2] ; oresult[22] ; 17.586 ; 17.586 ; 17.586 ; 17.586 ;
; icontrol[2] ; oresult[23] ; 18.613 ; 18.613 ; 18.613 ; 18.613 ;
; icontrol[2] ; oresult[24] ; 17.794 ; 17.794 ; 17.794 ; 17.794 ;
; icontrol[2] ; oresult[25] ; 18.504 ; 18.504 ; 18.504 ; 18.504 ;
; icontrol[2] ; oresult[26] ; 17.635 ; 17.635 ; 17.635 ; 17.635 ;
; icontrol[2] ; oresult[27] ; 18.222 ; 18.222 ; 18.222 ; 18.222 ;
; icontrol[2] ; oresult[28] ; 19.067 ; 19.067 ; 19.067 ; 19.067 ;
; icontrol[2] ; oresult[29] ; 18.885 ; 18.885 ; 18.885 ; 18.885 ;
; icontrol[2] ; oresult[30] ; 18.066 ; 18.066 ; 18.066 ; 18.066 ;
; icontrol[2] ; oresult[31] ; 13.033 ; 13.033 ; 13.033 ; 13.033 ;
; icontrol[3] ; oCompResult ; 11.502 ;        ;        ; 11.502 ;
; icontrol[3] ; oresult[0]  ; 16.899 ; 16.899 ; 16.899 ; 16.899 ;
; icontrol[3] ; oresult[1]  ; 16.139 ; 16.139 ; 16.139 ; 16.139 ;
; icontrol[3] ; oresult[2]  ; 16.218 ; 16.218 ; 16.218 ; 16.218 ;
; icontrol[3] ; oresult[3]  ; 16.129 ; 16.129 ; 16.129 ; 16.129 ;
; icontrol[3] ; oresult[4]  ; 15.296 ; 15.296 ; 15.296 ; 15.296 ;
; icontrol[3] ; oresult[5]  ; 15.670 ; 15.670 ; 15.670 ; 15.670 ;
; icontrol[3] ; oresult[6]  ; 16.359 ; 16.359 ; 16.359 ; 16.359 ;
; icontrol[3] ; oresult[7]  ; 16.382 ; 16.382 ; 16.382 ; 16.382 ;
; icontrol[3] ; oresult[8]  ; 17.329 ; 17.329 ; 17.329 ; 17.329 ;
; icontrol[3] ; oresult[9]  ; 15.554 ; 15.554 ; 15.554 ; 15.554 ;
; icontrol[3] ; oresult[10] ; 15.772 ; 15.772 ; 15.772 ; 15.772 ;
; icontrol[3] ; oresult[11] ; 15.527 ; 15.527 ; 15.527 ; 15.527 ;
; icontrol[3] ; oresult[12] ; 16.119 ; 16.119 ; 16.119 ; 16.119 ;
; icontrol[3] ; oresult[13] ; 16.561 ; 16.561 ; 16.561 ; 16.561 ;
; icontrol[3] ; oresult[14] ; 15.678 ; 15.678 ; 15.678 ; 15.678 ;
; icontrol[3] ; oresult[15] ; 15.805 ; 15.805 ; 15.805 ; 15.805 ;
; icontrol[3] ; oresult[16] ; 15.217 ; 15.217 ; 15.217 ; 15.217 ;
; icontrol[3] ; oresult[17] ; 15.030 ; 15.030 ; 15.030 ; 15.030 ;
; icontrol[3] ; oresult[18] ; 17.245 ; 17.245 ; 17.245 ; 17.245 ;
; icontrol[3] ; oresult[19] ; 16.186 ; 16.186 ; 16.186 ; 16.186 ;
; icontrol[3] ; oresult[20] ; 15.910 ; 15.910 ; 15.910 ; 15.910 ;
; icontrol[3] ; oresult[21] ; 15.492 ; 15.492 ; 15.492 ; 15.492 ;
; icontrol[3] ; oresult[22] ; 15.500 ; 15.500 ; 15.500 ; 15.500 ;
; icontrol[3] ; oresult[23] ; 17.158 ; 17.158 ; 17.158 ; 17.158 ;
; icontrol[3] ; oresult[24] ; 16.016 ; 16.016 ; 16.016 ; 16.016 ;
; icontrol[3] ; oresult[25] ; 17.070 ; 17.070 ; 17.070 ; 17.070 ;
; icontrol[3] ; oresult[26] ; 15.711 ; 15.711 ; 15.711 ; 15.711 ;
; icontrol[3] ; oresult[27] ; 16.190 ; 16.190 ; 16.190 ; 16.190 ;
; icontrol[3] ; oresult[28] ; 16.964 ; 16.964 ; 16.964 ; 16.964 ;
; icontrol[3] ; oresult[29] ; 16.898 ; 16.898 ; 16.898 ; 16.898 ;
; icontrol[3] ; oresult[30] ; 16.990 ; 16.990 ; 16.990 ; 16.990 ;
; icontrol[3] ; oresult[31] ; 12.521 ; 12.521 ; 12.521 ; 12.521 ;
; idataa[0]   ; oresult[0]  ; 17.348 ; 17.348 ; 17.348 ; 17.348 ;
; idataa[1]   ; oresult[1]  ; 15.730 ; 15.730 ; 15.730 ; 15.730 ;
; idataa[2]   ; oresult[2]  ; 16.015 ; 16.015 ; 16.015 ; 16.015 ;
; idataa[3]   ; oresult[3]  ; 15.342 ; 15.342 ; 15.342 ; 15.342 ;
; idataa[4]   ; oresult[4]  ; 15.566 ; 15.566 ; 15.566 ; 15.566 ;
; idataa[5]   ; oresult[5]  ; 15.283 ; 15.283 ; 15.283 ; 15.283 ;
; idataa[6]   ; oresult[6]  ; 15.984 ; 15.984 ; 15.984 ; 15.984 ;
; idataa[7]   ; oresult[7]  ; 16.608 ; 16.608 ; 16.608 ; 16.608 ;
; idataa[8]   ; oresult[8]  ; 17.082 ; 17.082 ; 17.082 ; 17.082 ;
; idataa[9]   ; oresult[9]  ; 15.343 ; 15.343 ; 15.343 ; 15.343 ;
; idataa[10]  ; oresult[10] ; 16.754 ; 16.754 ; 16.754 ; 16.754 ;
; idataa[11]  ; oresult[11] ; 15.832 ; 15.832 ; 15.832 ; 15.832 ;
; idataa[12]  ; oresult[12] ; 16.016 ; 16.016 ; 16.016 ; 16.016 ;
; idataa[13]  ; oresult[13] ; 16.165 ; 16.165 ; 16.165 ; 16.165 ;
; idataa[14]  ; oresult[14] ; 16.032 ; 16.032 ; 16.032 ; 16.032 ;
; idataa[15]  ; oresult[15] ; 16.376 ; 16.376 ; 16.376 ; 16.376 ;
; idataa[16]  ; oresult[16] ; 16.063 ; 16.063 ; 16.063 ; 16.063 ;
; idataa[17]  ; oresult[17] ; 15.004 ; 15.004 ; 15.004 ; 15.004 ;
; idataa[18]  ; oresult[18] ; 16.573 ; 16.573 ; 16.573 ; 16.573 ;
; idataa[19]  ; oresult[19] ; 16.138 ; 16.138 ; 16.138 ; 16.138 ;
; idataa[20]  ; oresult[20] ; 16.239 ; 16.239 ; 16.239 ; 16.239 ;
; idataa[21]  ; oresult[21] ; 14.369 ; 14.369 ; 14.369 ; 14.369 ;
; idataa[22]  ; oresult[22] ; 15.817 ; 15.817 ; 15.817 ; 15.817 ;
; idataa[23]  ; oresult[23] ; 17.819 ; 17.819 ; 17.819 ; 17.819 ;
; idataa[24]  ; oresult[24] ; 15.877 ; 15.877 ; 15.877 ; 15.877 ;
; idataa[25]  ; oresult[25] ; 17.897 ; 17.897 ; 17.897 ; 17.897 ;
; idataa[26]  ; oresult[26] ; 15.408 ; 15.408 ; 15.408 ; 15.408 ;
; idataa[27]  ; oresult[27] ; 16.495 ; 16.495 ; 16.495 ; 16.495 ;
; idataa[28]  ; oresult[28] ; 16.903 ; 16.903 ; 16.903 ; 16.903 ;
; idataa[29]  ; oresult[29] ; 17.554 ; 17.554 ; 17.554 ; 17.554 ;
; idataa[30]  ; oresult[30] ; 16.371 ; 16.371 ; 16.371 ; 16.371 ;
; idataa[31]  ; oresult[31] ;        ; 12.717 ; 12.717 ;        ;
+-------------+-------------+--------+--------+--------+--------+


+---------------------------------------------------------------+
; Minimum Propagation Delay                                     ;
+-------------+-------------+--------+--------+--------+--------+
; Input Port  ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+-------------+-------------+--------+--------+--------+--------+
; icontrol[1] ; oCompResult ; 11.943 ; 11.943 ; 11.943 ; 11.943 ;
; icontrol[1] ; oresult[0]  ; 14.558 ; 13.849 ; 13.849 ; 14.558 ;
; icontrol[1] ; oresult[1]  ; 14.495 ; 13.007 ; 13.007 ; 14.495 ;
; icontrol[1] ; oresult[2]  ; 14.607 ; 13.476 ; 13.476 ; 14.607 ;
; icontrol[1] ; oresult[3]  ; 14.566 ; 13.561 ; 13.561 ; 14.566 ;
; icontrol[1] ; oresult[4]  ; 13.781 ; 12.812 ; 12.812 ; 13.781 ;
; icontrol[1] ; oresult[5]  ; 14.298 ; 13.102 ; 13.102 ; 14.298 ;
; icontrol[1] ; oresult[6]  ; 14.525 ; 13.760 ; 13.760 ; 14.525 ;
; icontrol[1] ; oresult[7]  ; 14.085 ; 12.827 ; 12.827 ; 14.085 ;
; icontrol[1] ; oresult[8]  ; 15.458 ; 14.009 ; 14.009 ; 15.458 ;
; icontrol[1] ; oresult[9]  ; 14.851 ; 14.272 ; 14.272 ; 14.851 ;
; icontrol[1] ; oresult[10] ; 14.717 ; 13.311 ; 13.311 ; 14.717 ;
; icontrol[1] ; oresult[11] ; 14.945 ; 14.662 ; 14.662 ; 14.945 ;
; icontrol[1] ; oresult[12] ; 14.041 ; 13.181 ; 13.181 ; 14.041 ;
; icontrol[1] ; oresult[13] ; 15.156 ; 13.900 ; 13.900 ; 15.156 ;
; icontrol[1] ; oresult[14] ; 13.594 ; 13.419 ; 13.419 ; 13.594 ;
; icontrol[1] ; oresult[15] ; 13.429 ; 12.547 ; 12.547 ; 13.429 ;
; icontrol[1] ; oresult[16] ; 14.628 ; 13.920 ; 13.920 ; 14.628 ;
; icontrol[1] ; oresult[17] ; 13.910 ; 13.024 ; 13.024 ; 13.910 ;
; icontrol[1] ; oresult[18] ; 14.915 ; 13.907 ; 13.907 ; 14.915 ;
; icontrol[1] ; oresult[19] ; 15.124 ; 13.668 ; 13.668 ; 15.124 ;
; icontrol[1] ; oresult[20] ; 14.273 ; 13.726 ; 13.726 ; 14.273 ;
; icontrol[1] ; oresult[21] ; 13.669 ; 13.178 ; 13.178 ; 13.669 ;
; icontrol[1] ; oresult[22] ; 14.474 ; 14.079 ; 14.079 ; 14.474 ;
; icontrol[1] ; oresult[23] ; 14.623 ; 13.559 ; 13.559 ; 14.623 ;
; icontrol[1] ; oresult[24] ; 13.768 ; 13.413 ; 13.413 ; 13.768 ;
; icontrol[1] ; oresult[25] ; 14.863 ; 13.453 ; 13.453 ; 14.863 ;
; icontrol[1] ; oresult[26] ; 13.740 ; 12.779 ; 12.779 ; 13.740 ;
; icontrol[1] ; oresult[27] ; 14.650 ; 13.014 ; 13.014 ; 14.650 ;
; icontrol[1] ; oresult[28] ; 15.388 ; 13.793 ; 13.793 ; 15.388 ;
; icontrol[1] ; oresult[29] ; 15.355 ; 13.735 ; 13.735 ; 15.355 ;
; icontrol[1] ; oresult[30] ; 14.551 ; 13.785 ; 13.785 ; 14.551 ;
; icontrol[1] ; oresult[31] ; 12.370 ; 12.370 ; 12.370 ; 12.370 ;
; icontrol[2] ; oCompResult ;        ; 11.444 ; 11.444 ;        ;
; icontrol[2] ; oresult[0]  ; 14.076 ; 13.712 ; 13.712 ; 14.076 ;
; icontrol[2] ; oresult[1]  ; 13.234 ; 13.299 ; 13.299 ; 13.234 ;
; icontrol[2] ; oresult[2]  ; 13.703 ; 13.760 ; 13.760 ; 13.703 ;
; icontrol[2] ; oresult[3]  ; 13.788 ; 13.600 ; 13.600 ; 13.788 ;
; icontrol[2] ; oresult[4]  ; 13.039 ; 12.676 ; 12.676 ; 13.039 ;
; icontrol[2] ; oresult[5]  ; 13.329 ; 13.101 ; 13.101 ; 13.329 ;
; icontrol[2] ; oresult[6]  ; 13.987 ; 13.765 ; 13.765 ; 13.987 ;
; icontrol[2] ; oresult[7]  ; 13.054 ; 12.700 ; 12.700 ; 13.054 ;
; icontrol[2] ; oresult[8]  ; 14.236 ; 13.996 ; 13.996 ; 14.236 ;
; icontrol[2] ; oresult[9]  ; 14.499 ; 14.117 ; 14.117 ; 14.499 ;
; icontrol[2] ; oresult[10] ; 13.538 ; 12.923 ; 12.923 ; 13.538 ;
; icontrol[2] ; oresult[11] ; 14.889 ; 14.078 ; 14.078 ; 14.889 ;
; icontrol[2] ; oresult[12] ; 13.408 ; 12.779 ; 12.779 ; 13.408 ;
; icontrol[2] ; oresult[13] ; 14.127 ; 13.926 ; 13.926 ; 14.127 ;
; icontrol[2] ; oresult[14] ; 13.646 ; 13.344 ; 13.344 ; 13.646 ;
; icontrol[2] ; oresult[15] ; 12.774 ; 12.831 ; 12.831 ; 12.774 ;
; icontrol[2] ; oresult[16] ; 14.147 ; 13.866 ; 13.866 ; 14.147 ;
; icontrol[2] ; oresult[17] ; 13.251 ; 12.971 ; 12.971 ; 13.251 ;
; icontrol[2] ; oresult[18] ; 14.134 ; 14.008 ; 14.008 ; 14.134 ;
; icontrol[2] ; oresult[19] ; 13.895 ; 13.531 ; 13.531 ; 13.895 ;
; icontrol[2] ; oresult[20] ; 13.953 ; 13.848 ; 13.848 ; 13.953 ;
; icontrol[2] ; oresult[21] ; 13.405 ; 13.182 ; 13.182 ; 13.405 ;
; icontrol[2] ; oresult[22] ; 14.306 ; 14.025 ; 14.025 ; 14.306 ;
; icontrol[2] ; oresult[23] ; 13.786 ; 13.658 ; 13.658 ; 13.786 ;
; icontrol[2] ; oresult[24] ; 13.640 ; 13.337 ; 13.337 ; 13.640 ;
; icontrol[2] ; oresult[25] ; 13.680 ; 13.748 ; 13.748 ; 13.680 ;
; icontrol[2] ; oresult[26] ; 13.006 ; 12.699 ; 12.699 ; 13.006 ;
; icontrol[2] ; oresult[27] ; 13.241 ; 13.298 ; 13.298 ; 13.241 ;
; icontrol[2] ; oresult[28] ; 14.020 ; 13.891 ; 13.891 ; 14.020 ;
; icontrol[2] ; oresult[29] ; 13.962 ; 14.023 ; 14.023 ; 13.962 ;
; icontrol[2] ; oresult[30] ; 14.012 ; 14.227 ; 14.227 ; 14.012 ;
; icontrol[2] ; oresult[31] ; 12.328 ; 12.328 ; 12.328 ; 12.328 ;
; icontrol[3] ; oCompResult ; 11.502 ;        ;        ; 11.502 ;
; icontrol[3] ; oresult[0]  ; 14.008 ; 13.742 ; 13.742 ; 14.008 ;
; icontrol[3] ; oresult[1]  ; 13.166 ; 13.329 ; 13.329 ; 13.166 ;
; icontrol[3] ; oresult[2]  ; 13.635 ; 13.790 ; 13.790 ; 13.635 ;
; icontrol[3] ; oresult[3]  ; 13.720 ; 13.630 ; 13.630 ; 13.720 ;
; icontrol[3] ; oresult[4]  ; 12.971 ; 12.706 ; 12.706 ; 12.971 ;
; icontrol[3] ; oresult[5]  ; 13.261 ; 13.131 ; 13.131 ; 13.261 ;
; icontrol[3] ; oresult[6]  ; 13.919 ; 13.795 ; 13.795 ; 13.919 ;
; icontrol[3] ; oresult[7]  ; 12.986 ; 12.730 ; 12.730 ; 12.986 ;
; icontrol[3] ; oresult[8]  ; 14.168 ; 14.026 ; 14.026 ; 14.168 ;
; icontrol[3] ; oresult[9]  ; 14.431 ; 14.147 ; 14.147 ; 14.431 ;
; icontrol[3] ; oresult[10] ; 13.470 ; 12.953 ; 12.953 ; 13.470 ;
; icontrol[3] ; oresult[11] ; 14.821 ; 14.108 ; 14.108 ; 14.821 ;
; icontrol[3] ; oresult[12] ; 13.340 ; 12.809 ; 12.809 ; 13.340 ;
; icontrol[3] ; oresult[13] ; 14.059 ; 13.956 ; 13.956 ; 14.059 ;
; icontrol[3] ; oresult[14] ; 13.578 ; 13.374 ; 13.374 ; 13.578 ;
; icontrol[3] ; oresult[15] ; 12.706 ; 12.861 ; 12.861 ; 12.706 ;
; icontrol[3] ; oresult[16] ; 14.079 ; 13.896 ; 13.896 ; 14.079 ;
; icontrol[3] ; oresult[17] ; 13.183 ; 13.001 ; 13.001 ; 13.183 ;
; icontrol[3] ; oresult[18] ; 14.066 ; 14.038 ; 14.038 ; 14.066 ;
; icontrol[3] ; oresult[19] ; 13.827 ; 13.561 ; 13.561 ; 13.827 ;
; icontrol[3] ; oresult[20] ; 13.885 ; 13.878 ; 13.878 ; 13.885 ;
; icontrol[3] ; oresult[21] ; 13.337 ; 13.212 ; 13.212 ; 13.337 ;
; icontrol[3] ; oresult[22] ; 14.238 ; 14.055 ; 14.055 ; 14.238 ;
; icontrol[3] ; oresult[23] ; 13.718 ; 13.688 ; 13.688 ; 13.718 ;
; icontrol[3] ; oresult[24] ; 13.572 ; 13.367 ; 13.367 ; 13.572 ;
; icontrol[3] ; oresult[25] ; 13.612 ; 13.778 ; 13.778 ; 13.612 ;
; icontrol[3] ; oresult[26] ; 12.938 ; 12.729 ; 12.729 ; 12.938 ;
; icontrol[3] ; oresult[27] ; 13.173 ; 13.328 ; 13.328 ; 13.173 ;
; icontrol[3] ; oresult[28] ; 13.952 ; 13.921 ; 13.921 ; 13.952 ;
; icontrol[3] ; oresult[29] ; 13.894 ; 14.053 ; 14.053 ; 13.894 ;
; icontrol[3] ; oresult[30] ; 13.944 ; 14.257 ; 14.257 ; 13.944 ;
; icontrol[3] ; oresult[31] ; 11.707 ; 11.707 ; 11.707 ; 11.707 ;
; idataa[0]   ; oresult[0]  ; 17.348 ; 17.348 ; 17.348 ; 17.348 ;
; idataa[1]   ; oresult[1]  ; 15.730 ; 15.730 ; 15.730 ; 15.730 ;
; idataa[2]   ; oresult[2]  ; 16.015 ; 16.015 ; 16.015 ; 16.015 ;
; idataa[3]   ; oresult[3]  ; 15.342 ; 15.342 ; 15.342 ; 15.342 ;
; idataa[4]   ; oresult[4]  ; 15.566 ; 15.566 ; 15.566 ; 15.566 ;
; idataa[5]   ; oresult[5]  ; 15.283 ; 15.283 ; 15.283 ; 15.283 ;
; idataa[6]   ; oresult[6]  ; 15.984 ; 15.984 ; 15.984 ; 15.984 ;
; idataa[7]   ; oresult[7]  ; 16.608 ; 16.608 ; 16.608 ; 16.608 ;
; idataa[8]   ; oresult[8]  ; 17.082 ; 17.082 ; 17.082 ; 17.082 ;
; idataa[9]   ; oresult[9]  ; 15.343 ; 15.343 ; 15.343 ; 15.343 ;
; idataa[10]  ; oresult[10] ; 16.754 ; 16.754 ; 16.754 ; 16.754 ;
; idataa[11]  ; oresult[11] ; 15.832 ; 15.832 ; 15.832 ; 15.832 ;
; idataa[12]  ; oresult[12] ; 16.016 ; 16.016 ; 16.016 ; 16.016 ;
; idataa[13]  ; oresult[13] ; 16.165 ; 16.165 ; 16.165 ; 16.165 ;
; idataa[14]  ; oresult[14] ; 16.032 ; 16.032 ; 16.032 ; 16.032 ;
; idataa[15]  ; oresult[15] ; 16.376 ; 16.376 ; 16.376 ; 16.376 ;
; idataa[16]  ; oresult[16] ; 16.063 ; 16.063 ; 16.063 ; 16.063 ;
; idataa[17]  ; oresult[17] ; 15.004 ; 15.004 ; 15.004 ; 15.004 ;
; idataa[18]  ; oresult[18] ; 16.573 ; 16.573 ; 16.573 ; 16.573 ;
; idataa[19]  ; oresult[19] ; 16.138 ; 16.138 ; 16.138 ; 16.138 ;
; idataa[20]  ; oresult[20] ; 16.239 ; 16.239 ; 16.239 ; 16.239 ;
; idataa[21]  ; oresult[21] ; 14.369 ; 14.369 ; 14.369 ; 14.369 ;
; idataa[22]  ; oresult[22] ; 15.817 ; 15.817 ; 15.817 ; 15.817 ;
; idataa[23]  ; oresult[23] ; 17.819 ; 17.819 ; 17.819 ; 17.819 ;
; idataa[24]  ; oresult[24] ; 15.877 ; 15.877 ; 15.877 ; 15.877 ;
; idataa[25]  ; oresult[25] ; 17.897 ; 17.897 ; 17.897 ; 17.897 ;
; idataa[26]  ; oresult[26] ; 15.408 ; 15.408 ; 15.408 ; 15.408 ;
; idataa[27]  ; oresult[27] ; 16.495 ; 16.495 ; 16.495 ; 16.495 ;
; idataa[28]  ; oresult[28] ; 16.903 ; 16.903 ; 16.903 ; 16.903 ;
; idataa[29]  ; oresult[29] ; 17.554 ; 17.554 ; 17.554 ; 17.554 ;
; idataa[30]  ; oresult[30] ; 16.371 ; 16.371 ; 16.371 ; 16.371 ;
; idataa[31]  ; oresult[31] ;        ; 12.717 ; 12.717 ;        ;
+-------------+-------------+--------+--------+--------+--------+


+--------------------------------------+
; Fast Model Setup Summary             ;
+-------------+--------+---------------+
; Clock       ; Slack  ; End Point TNS ;
+-------------+--------+---------------+
; iclock      ; -2.523 ; -1561.650     ;
; icontrol[0] ; 0.367  ; 0.000         ;
+-------------+--------+---------------+


+--------------------------------------+
; Fast Model Hold Summary              ;
+-------------+--------+---------------+
; Clock       ; Slack  ; End Point TNS ;
+-------------+--------+---------------+
; icontrol[0] ; -0.792 ; -2.702        ;
; iclock      ; 0.215  ; 0.000         ;
+-------------+--------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Fast Model Minimum Pulse Width Summary ;
+-------------+--------+-----------------+
; Clock       ; Slack  ; End Point TNS   ;
+-------------+--------+-----------------+
; iclock      ; -1.627 ; -3687.166       ;
; icontrol[0] ; -1.222 ; -1.222          ;
+-------------+--------+-----------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'iclock'                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                         ; To Node                                                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.523 ; sqrt_s:sqrt1|sqrt_s_altfp_sqrt_ece:sqrt_s_altfp_sqrt_ece_component|sqrt_s_alt_sqrt_block_kfb:alt_sqrt_block2|q_ff3c[0]                                                                            ; sqrt_s:sqrt1|sqrt_s_altfp_sqrt_ece:sqrt_s_altfp_sqrt_ece_component|sqrt_s_alt_sqrt_block_kfb:alt_sqrt_block2|q_ff1c[0]                                          ; iclock       ; iclock      ; 1.000        ; 0.026      ; 3.581      ;
; -2.494 ; add_sub:add1|add_sub_altfp_add_sub_9vm:add_sub_altfp_add_sub_9vm_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a26 ; add_sub:sub1|add_sub_altfp_add_sub_9vm:add_sub_altfp_add_sub_9vm_component|rounded_res_infinity_dffe4                                                           ; iclock       ; iclock      ; 1.000        ; -0.040     ; 3.486      ;
; -2.488 ; sqrt_s:sqrt1|sqrt_s_altfp_sqrt_ece:sqrt_s_altfp_sqrt_ece_component|sqrt_s_alt_sqrt_block_kfb:alt_sqrt_block2|q_ff3c[0]                                                                            ; sqrt_s:sqrt1|sqrt_s_altfp_sqrt_ece:sqrt_s_altfp_sqrt_ece_component|sqrt_s_alt_sqrt_block_kfb:alt_sqrt_block2|rad_ff23c[21]                                      ; iclock       ; iclock      ; 1.000        ; 0.026      ; 3.546      ;
; -2.453 ; sqrt_s:sqrt1|sqrt_s_altfp_sqrt_ece:sqrt_s_altfp_sqrt_ece_component|sqrt_s_alt_sqrt_block_kfb:alt_sqrt_block2|q_ff3c[0]                                                                            ; sqrt_s:sqrt1|sqrt_s_altfp_sqrt_ece:sqrt_s_altfp_sqrt_ece_component|sqrt_s_alt_sqrt_block_kfb:alt_sqrt_block2|rad_ff23c[20]                                      ; iclock       ; iclock      ; 1.000        ; 0.026      ; 3.511      ;
; -2.427 ; sqrt_s:sqrt1|sqrt_s_altfp_sqrt_ece:sqrt_s_altfp_sqrt_ece_component|sqrt_s_alt_sqrt_block_kfb:alt_sqrt_block2|q_ff5c[0]                                                                            ; sqrt_s:sqrt1|sqrt_s_altfp_sqrt_ece:sqrt_s_altfp_sqrt_ece_component|sqrt_s_alt_sqrt_block_kfb:alt_sqrt_block2|q_ff3c[0]                                          ; iclock       ; iclock      ; 1.000        ; 0.001      ; 3.460      ;
; -2.418 ; sqrt_s:sqrt1|sqrt_s_altfp_sqrt_ece:sqrt_s_altfp_sqrt_ece_component|sqrt_s_alt_sqrt_block_kfb:alt_sqrt_block2|q_ff3c[0]                                                                            ; sqrt_s:sqrt1|sqrt_s_altfp_sqrt_ece:sqrt_s_altfp_sqrt_ece_component|sqrt_s_alt_sqrt_block_kfb:alt_sqrt_block2|rad_ff23c[19]                                      ; iclock       ; iclock      ; 1.000        ; 0.026      ; 3.476      ;
; -2.392 ; sqrt_s:sqrt1|sqrt_s_altfp_sqrt_ece:sqrt_s_altfp_sqrt_ece_component|sqrt_s_alt_sqrt_block_kfb:alt_sqrt_block2|q_ff5c[0]                                                                            ; sqrt_s:sqrt1|sqrt_s_altfp_sqrt_ece:sqrt_s_altfp_sqrt_ece_component|sqrt_s_alt_sqrt_block_kfb:alt_sqrt_block2|rad_ff21c[19]                                      ; iclock       ; iclock      ; 1.000        ; 0.001      ; 3.425      ;
; -2.357 ; sqrt_s:sqrt1|sqrt_s_altfp_sqrt_ece:sqrt_s_altfp_sqrt_ece_component|sqrt_s_alt_sqrt_block_kfb:alt_sqrt_block2|q_ff5c[0]                                                                            ; sqrt_s:sqrt1|sqrt_s_altfp_sqrt_ece:sqrt_s_altfp_sqrt_ece_component|sqrt_s_alt_sqrt_block_kfb:alt_sqrt_block2|rad_ff21c[18]                                      ; iclock       ; iclock      ; 1.000        ; 0.001      ; 3.390      ;
; -2.330 ; add_sub:add1|add_sub_altfp_add_sub_9vm:add_sub_altfp_add_sub_9vm_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a25 ; add_sub:sub1|add_sub_altfp_add_sub_9vm:add_sub_altfp_add_sub_9vm_component|rounded_res_infinity_dffe4                                                           ; iclock       ; iclock      ; 1.000        ; -0.040     ; 3.322      ;
; -2.324 ; sqrt_s:sqrt1|sqrt_s_altfp_sqrt_ece:sqrt_s_altfp_sqrt_ece_component|sqrt_s_alt_sqrt_block_kfb:alt_sqrt_block2|q_ff3c[0]                                                                            ; sqrt_s:sqrt1|sqrt_s_altfp_sqrt_ece:sqrt_s_altfp_sqrt_ece_component|sqrt_s_alt_sqrt_block_kfb:alt_sqrt_block2|rad_ff23c[18]                                      ; iclock       ; iclock      ; 1.000        ; 0.026      ; 3.382      ;
; -2.289 ; sqrt_s:sqrt1|sqrt_s_altfp_sqrt_ece:sqrt_s_altfp_sqrt_ece_component|sqrt_s_alt_sqrt_block_kfb:alt_sqrt_block2|q_ff3c[0]                                                                            ; sqrt_s:sqrt1|sqrt_s_altfp_sqrt_ece:sqrt_s_altfp_sqrt_ece_component|sqrt_s_alt_sqrt_block_kfb:alt_sqrt_block2|rad_ff23c[17]                                      ; iclock       ; iclock      ; 1.000        ; 0.026      ; 3.347      ;
; -2.263 ; sqrt_s:sqrt1|sqrt_s_altfp_sqrt_ece:sqrt_s_altfp_sqrt_ece_component|sqrt_s_alt_sqrt_block_kfb:alt_sqrt_block2|q_ff5c[0]                                                                            ; sqrt_s:sqrt1|sqrt_s_altfp_sqrt_ece:sqrt_s_altfp_sqrt_ece_component|sqrt_s_alt_sqrt_block_kfb:alt_sqrt_block2|rad_ff21c[17]                                      ; iclock       ; iclock      ; 1.000        ; 0.001      ; 3.296      ;
; -2.258 ; sqrt_s:sqrt1|sqrt_s_altfp_sqrt_ece:sqrt_s_altfp_sqrt_ece_component|sqrt_s_alt_sqrt_block_kfb:alt_sqrt_block2|q_ff7c[5]                                                                            ; sqrt_s:sqrt1|sqrt_s_altfp_sqrt_ece:sqrt_s_altfp_sqrt_ece_component|sqrt_s_alt_sqrt_block_kfb:alt_sqrt_block2|q_ff1c[0]                                          ; iclock       ; iclock      ; 1.000        ; 0.011      ; 3.301      ;
; -2.254 ; sqrt_s:sqrt1|sqrt_s_altfp_sqrt_ece:sqrt_s_altfp_sqrt_ece_component|sqrt_s_alt_sqrt_block_kfb:alt_sqrt_block2|q_ff3c[0]                                                                            ; sqrt_s:sqrt1|sqrt_s_altfp_sqrt_ece:sqrt_s_altfp_sqrt_ece_component|sqrt_s_alt_sqrt_block_kfb:alt_sqrt_block2|rad_ff23c[16]                                      ; iclock       ; iclock      ; 1.000        ; 0.026      ; 3.312      ;
; -2.246 ; sqrt_s:sqrt1|sqrt_s_altfp_sqrt_ece:sqrt_s_altfp_sqrt_ece_component|sqrt_s_alt_sqrt_block_kfb:alt_sqrt_block2|q_ff9c[0]                                                                            ; sqrt_s:sqrt1|sqrt_s_altfp_sqrt_ece:sqrt_s_altfp_sqrt_ece_component|sqrt_s_alt_sqrt_block_kfb:alt_sqrt_block2|q_ff7c[0]                                          ; iclock       ; iclock      ; 1.000        ; -0.013     ; 3.265      ;
; -2.243 ; sqrt_s:sqrt1|sqrt_s_altfp_sqrt_ece:sqrt_s_altfp_sqrt_ece_component|sqrt_s_alt_sqrt_block_kfb:alt_sqrt_block2|q_ff3c[1]                                                                            ; sqrt_s:sqrt1|sqrt_s_altfp_sqrt_ece:sqrt_s_altfp_sqrt_ece_component|sqrt_s_alt_sqrt_block_kfb:alt_sqrt_block2|q_ff1c[0]                                          ; iclock       ; iclock      ; 1.000        ; 0.012      ; 3.287      ;
; -2.228 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|altsyncram:altsyncram3|altsyncram_noo:auto_generated|ram_block1a0~porta_address_reg0          ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|lpm_mult:a1_prod|mult_g8s:auto_generated|mac_out4~DATAOUT6  ; iclock       ; iclock      ; 1.000        ; -0.021     ; 3.182      ;
; -2.228 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|altsyncram:altsyncram3|altsyncram_noo:auto_generated|ram_block1a0~porta_address_reg0          ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|lpm_mult:a1_prod|mult_g8s:auto_generated|mac_out4~DATAOUT7  ; iclock       ; iclock      ; 1.000        ; -0.021     ; 3.182      ;
; -2.228 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|altsyncram:altsyncram3|altsyncram_noo:auto_generated|ram_block1a0~porta_address_reg0          ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|lpm_mult:a1_prod|mult_g8s:auto_generated|mac_out4~DATAOUT8  ; iclock       ; iclock      ; 1.000        ; -0.021     ; 3.182      ;
; -2.228 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|altsyncram:altsyncram3|altsyncram_noo:auto_generated|ram_block1a0~porta_address_reg0          ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|lpm_mult:a1_prod|mult_g8s:auto_generated|mac_out4~DATAOUT9  ; iclock       ; iclock      ; 1.000        ; -0.021     ; 3.182      ;
; -2.228 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|altsyncram:altsyncram3|altsyncram_noo:auto_generated|ram_block1a0~porta_address_reg0          ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|lpm_mult:a1_prod|mult_g8s:auto_generated|mac_out4~DATAOUT10 ; iclock       ; iclock      ; 1.000        ; -0.021     ; 3.182      ;
; -2.228 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|altsyncram:altsyncram3|altsyncram_noo:auto_generated|ram_block1a0~porta_address_reg0          ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|lpm_mult:a1_prod|mult_g8s:auto_generated|mac_out4~DATAOUT11 ; iclock       ; iclock      ; 1.000        ; -0.021     ; 3.182      ;
; -2.228 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|altsyncram:altsyncram3|altsyncram_noo:auto_generated|ram_block1a0~porta_address_reg0          ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|lpm_mult:a1_prod|mult_g8s:auto_generated|mac_out4~DATAOUT12 ; iclock       ; iclock      ; 1.000        ; -0.021     ; 3.182      ;
; -2.228 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|altsyncram:altsyncram3|altsyncram_noo:auto_generated|ram_block1a0~porta_address_reg0          ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|lpm_mult:a1_prod|mult_g8s:auto_generated|mac_out4~DATAOUT13 ; iclock       ; iclock      ; 1.000        ; -0.021     ; 3.182      ;
; -2.228 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|altsyncram:altsyncram3|altsyncram_noo:auto_generated|ram_block1a0~porta_address_reg0          ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|lpm_mult:a1_prod|mult_g8s:auto_generated|mac_out4~DATAOUT14 ; iclock       ; iclock      ; 1.000        ; -0.021     ; 3.182      ;
; -2.228 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|altsyncram:altsyncram3|altsyncram_noo:auto_generated|ram_block1a0~porta_address_reg0          ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|lpm_mult:a1_prod|mult_g8s:auto_generated|mac_out4~DATAOUT15 ; iclock       ; iclock      ; 1.000        ; -0.021     ; 3.182      ;
; -2.228 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|altsyncram:altsyncram3|altsyncram_noo:auto_generated|ram_block1a0~porta_address_reg0          ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|lpm_mult:a1_prod|mult_g8s:auto_generated|mac_out4~DATAOUT16 ; iclock       ; iclock      ; 1.000        ; -0.021     ; 3.182      ;
; -2.228 ; sqrt_s:sqrt1|sqrt_s_altfp_sqrt_ece:sqrt_s_altfp_sqrt_ece_component|sqrt_s_alt_sqrt_block_kfb:alt_sqrt_block2|q_ff5c[0]                                                                            ; sqrt_s:sqrt1|sqrt_s_altfp_sqrt_ece:sqrt_s_altfp_sqrt_ece_component|sqrt_s_alt_sqrt_block_kfb:alt_sqrt_block2|rad_ff21c[16]                                      ; iclock       ; iclock      ; 1.000        ; 0.001      ; 3.261      ;
; -2.228 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|altsyncram:altsyncram3|altsyncram_noo:auto_generated|ram_block1a0~porta_address_reg1          ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|lpm_mult:a1_prod|mult_g8s:auto_generated|mac_out4~DATAOUT6  ; iclock       ; iclock      ; 1.000        ; -0.021     ; 3.182      ;
; -2.228 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|altsyncram:altsyncram3|altsyncram_noo:auto_generated|ram_block1a0~porta_address_reg2          ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|lpm_mult:a1_prod|mult_g8s:auto_generated|mac_out4~DATAOUT6  ; iclock       ; iclock      ; 1.000        ; -0.021     ; 3.182      ;
; -2.228 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|altsyncram:altsyncram3|altsyncram_noo:auto_generated|ram_block1a0~porta_address_reg3          ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|lpm_mult:a1_prod|mult_g8s:auto_generated|mac_out4~DATAOUT6  ; iclock       ; iclock      ; 1.000        ; -0.021     ; 3.182      ;
; -2.228 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|altsyncram:altsyncram3|altsyncram_noo:auto_generated|ram_block1a0~porta_address_reg4          ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|lpm_mult:a1_prod|mult_g8s:auto_generated|mac_out4~DATAOUT6  ; iclock       ; iclock      ; 1.000        ; -0.021     ; 3.182      ;
; -2.228 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|altsyncram:altsyncram3|altsyncram_noo:auto_generated|ram_block1a0~porta_address_reg5          ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|lpm_mult:a1_prod|mult_g8s:auto_generated|mac_out4~DATAOUT6  ; iclock       ; iclock      ; 1.000        ; -0.021     ; 3.182      ;
; -2.228 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|altsyncram:altsyncram3|altsyncram_noo:auto_generated|ram_block1a0~porta_address_reg6          ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|lpm_mult:a1_prod|mult_g8s:auto_generated|mac_out4~DATAOUT6  ; iclock       ; iclock      ; 1.000        ; -0.021     ; 3.182      ;
; -2.228 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|altsyncram:altsyncram3|altsyncram_noo:auto_generated|ram_block1a0~porta_address_reg7          ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|lpm_mult:a1_prod|mult_g8s:auto_generated|mac_out4~DATAOUT6  ; iclock       ; iclock      ; 1.000        ; -0.021     ; 3.182      ;
; -2.228 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|altsyncram:altsyncram3|altsyncram_noo:auto_generated|ram_block1a0~porta_address_reg8          ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|lpm_mult:a1_prod|mult_g8s:auto_generated|mac_out4~DATAOUT6  ; iclock       ; iclock      ; 1.000        ; -0.021     ; 3.182      ;
; -2.228 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|altsyncram:altsyncram3|altsyncram_noo:auto_generated|ram_block1a0~porta_address_reg1          ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|lpm_mult:a1_prod|mult_g8s:auto_generated|mac_out4~DATAOUT7  ; iclock       ; iclock      ; 1.000        ; -0.021     ; 3.182      ;
; -2.228 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|altsyncram:altsyncram3|altsyncram_noo:auto_generated|ram_block1a0~porta_address_reg2          ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|lpm_mult:a1_prod|mult_g8s:auto_generated|mac_out4~DATAOUT7  ; iclock       ; iclock      ; 1.000        ; -0.021     ; 3.182      ;
; -2.228 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|altsyncram:altsyncram3|altsyncram_noo:auto_generated|ram_block1a0~porta_address_reg3          ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|lpm_mult:a1_prod|mult_g8s:auto_generated|mac_out4~DATAOUT7  ; iclock       ; iclock      ; 1.000        ; -0.021     ; 3.182      ;
; -2.228 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|altsyncram:altsyncram3|altsyncram_noo:auto_generated|ram_block1a0~porta_address_reg4          ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|lpm_mult:a1_prod|mult_g8s:auto_generated|mac_out4~DATAOUT7  ; iclock       ; iclock      ; 1.000        ; -0.021     ; 3.182      ;
; -2.228 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|altsyncram:altsyncram3|altsyncram_noo:auto_generated|ram_block1a0~porta_address_reg5          ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|lpm_mult:a1_prod|mult_g8s:auto_generated|mac_out4~DATAOUT7  ; iclock       ; iclock      ; 1.000        ; -0.021     ; 3.182      ;
; -2.228 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|altsyncram:altsyncram3|altsyncram_noo:auto_generated|ram_block1a0~porta_address_reg6          ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|lpm_mult:a1_prod|mult_g8s:auto_generated|mac_out4~DATAOUT7  ; iclock       ; iclock      ; 1.000        ; -0.021     ; 3.182      ;
; -2.228 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|altsyncram:altsyncram3|altsyncram_noo:auto_generated|ram_block1a0~porta_address_reg7          ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|lpm_mult:a1_prod|mult_g8s:auto_generated|mac_out4~DATAOUT7  ; iclock       ; iclock      ; 1.000        ; -0.021     ; 3.182      ;
; -2.228 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|altsyncram:altsyncram3|altsyncram_noo:auto_generated|ram_block1a0~porta_address_reg8          ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|lpm_mult:a1_prod|mult_g8s:auto_generated|mac_out4~DATAOUT7  ; iclock       ; iclock      ; 1.000        ; -0.021     ; 3.182      ;
; -2.228 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|altsyncram:altsyncram3|altsyncram_noo:auto_generated|ram_block1a0~porta_address_reg1          ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|lpm_mult:a1_prod|mult_g8s:auto_generated|mac_out4~DATAOUT8  ; iclock       ; iclock      ; 1.000        ; -0.021     ; 3.182      ;
; -2.228 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|altsyncram:altsyncram3|altsyncram_noo:auto_generated|ram_block1a0~porta_address_reg2          ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|lpm_mult:a1_prod|mult_g8s:auto_generated|mac_out4~DATAOUT8  ; iclock       ; iclock      ; 1.000        ; -0.021     ; 3.182      ;
; -2.228 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|altsyncram:altsyncram3|altsyncram_noo:auto_generated|ram_block1a0~porta_address_reg3          ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|lpm_mult:a1_prod|mult_g8s:auto_generated|mac_out4~DATAOUT8  ; iclock       ; iclock      ; 1.000        ; -0.021     ; 3.182      ;
; -2.228 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|altsyncram:altsyncram3|altsyncram_noo:auto_generated|ram_block1a0~porta_address_reg4          ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|lpm_mult:a1_prod|mult_g8s:auto_generated|mac_out4~DATAOUT8  ; iclock       ; iclock      ; 1.000        ; -0.021     ; 3.182      ;
; -2.228 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|altsyncram:altsyncram3|altsyncram_noo:auto_generated|ram_block1a0~porta_address_reg5          ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|lpm_mult:a1_prod|mult_g8s:auto_generated|mac_out4~DATAOUT8  ; iclock       ; iclock      ; 1.000        ; -0.021     ; 3.182      ;
; -2.228 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|altsyncram:altsyncram3|altsyncram_noo:auto_generated|ram_block1a0~porta_address_reg6          ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|lpm_mult:a1_prod|mult_g8s:auto_generated|mac_out4~DATAOUT8  ; iclock       ; iclock      ; 1.000        ; -0.021     ; 3.182      ;
; -2.228 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|altsyncram:altsyncram3|altsyncram_noo:auto_generated|ram_block1a0~porta_address_reg7          ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|lpm_mult:a1_prod|mult_g8s:auto_generated|mac_out4~DATAOUT8  ; iclock       ; iclock      ; 1.000        ; -0.021     ; 3.182      ;
; -2.228 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|altsyncram:altsyncram3|altsyncram_noo:auto_generated|ram_block1a0~porta_address_reg8          ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|lpm_mult:a1_prod|mult_g8s:auto_generated|mac_out4~DATAOUT8  ; iclock       ; iclock      ; 1.000        ; -0.021     ; 3.182      ;
; -2.228 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|altsyncram:altsyncram3|altsyncram_noo:auto_generated|ram_block1a0~porta_address_reg1          ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|lpm_mult:a1_prod|mult_g8s:auto_generated|mac_out4~DATAOUT9  ; iclock       ; iclock      ; 1.000        ; -0.021     ; 3.182      ;
; -2.228 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|altsyncram:altsyncram3|altsyncram_noo:auto_generated|ram_block1a0~porta_address_reg2          ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|lpm_mult:a1_prod|mult_g8s:auto_generated|mac_out4~DATAOUT9  ; iclock       ; iclock      ; 1.000        ; -0.021     ; 3.182      ;
; -2.228 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|altsyncram:altsyncram3|altsyncram_noo:auto_generated|ram_block1a0~porta_address_reg3          ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|lpm_mult:a1_prod|mult_g8s:auto_generated|mac_out4~DATAOUT9  ; iclock       ; iclock      ; 1.000        ; -0.021     ; 3.182      ;
; -2.228 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|altsyncram:altsyncram3|altsyncram_noo:auto_generated|ram_block1a0~porta_address_reg4          ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|lpm_mult:a1_prod|mult_g8s:auto_generated|mac_out4~DATAOUT9  ; iclock       ; iclock      ; 1.000        ; -0.021     ; 3.182      ;
; -2.228 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|altsyncram:altsyncram3|altsyncram_noo:auto_generated|ram_block1a0~porta_address_reg5          ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|lpm_mult:a1_prod|mult_g8s:auto_generated|mac_out4~DATAOUT9  ; iclock       ; iclock      ; 1.000        ; -0.021     ; 3.182      ;
; -2.228 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|altsyncram:altsyncram3|altsyncram_noo:auto_generated|ram_block1a0~porta_address_reg6          ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|lpm_mult:a1_prod|mult_g8s:auto_generated|mac_out4~DATAOUT9  ; iclock       ; iclock      ; 1.000        ; -0.021     ; 3.182      ;
; -2.228 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|altsyncram:altsyncram3|altsyncram_noo:auto_generated|ram_block1a0~porta_address_reg7          ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|lpm_mult:a1_prod|mult_g8s:auto_generated|mac_out4~DATAOUT9  ; iclock       ; iclock      ; 1.000        ; -0.021     ; 3.182      ;
; -2.228 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|altsyncram:altsyncram3|altsyncram_noo:auto_generated|ram_block1a0~porta_address_reg8          ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|lpm_mult:a1_prod|mult_g8s:auto_generated|mac_out4~DATAOUT9  ; iclock       ; iclock      ; 1.000        ; -0.021     ; 3.182      ;
; -2.228 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|altsyncram:altsyncram3|altsyncram_noo:auto_generated|ram_block1a0~porta_address_reg1          ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|lpm_mult:a1_prod|mult_g8s:auto_generated|mac_out4~DATAOUT10 ; iclock       ; iclock      ; 1.000        ; -0.021     ; 3.182      ;
; -2.228 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|altsyncram:altsyncram3|altsyncram_noo:auto_generated|ram_block1a0~porta_address_reg2          ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|lpm_mult:a1_prod|mult_g8s:auto_generated|mac_out4~DATAOUT10 ; iclock       ; iclock      ; 1.000        ; -0.021     ; 3.182      ;
; -2.228 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|altsyncram:altsyncram3|altsyncram_noo:auto_generated|ram_block1a0~porta_address_reg3          ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|lpm_mult:a1_prod|mult_g8s:auto_generated|mac_out4~DATAOUT10 ; iclock       ; iclock      ; 1.000        ; -0.021     ; 3.182      ;
; -2.228 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|altsyncram:altsyncram3|altsyncram_noo:auto_generated|ram_block1a0~porta_address_reg4          ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|lpm_mult:a1_prod|mult_g8s:auto_generated|mac_out4~DATAOUT10 ; iclock       ; iclock      ; 1.000        ; -0.021     ; 3.182      ;
; -2.228 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|altsyncram:altsyncram3|altsyncram_noo:auto_generated|ram_block1a0~porta_address_reg5          ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|lpm_mult:a1_prod|mult_g8s:auto_generated|mac_out4~DATAOUT10 ; iclock       ; iclock      ; 1.000        ; -0.021     ; 3.182      ;
; -2.228 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|altsyncram:altsyncram3|altsyncram_noo:auto_generated|ram_block1a0~porta_address_reg6          ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|lpm_mult:a1_prod|mult_g8s:auto_generated|mac_out4~DATAOUT10 ; iclock       ; iclock      ; 1.000        ; -0.021     ; 3.182      ;
; -2.228 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|altsyncram:altsyncram3|altsyncram_noo:auto_generated|ram_block1a0~porta_address_reg7          ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|lpm_mult:a1_prod|mult_g8s:auto_generated|mac_out4~DATAOUT10 ; iclock       ; iclock      ; 1.000        ; -0.021     ; 3.182      ;
; -2.228 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|altsyncram:altsyncram3|altsyncram_noo:auto_generated|ram_block1a0~porta_address_reg8          ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|lpm_mult:a1_prod|mult_g8s:auto_generated|mac_out4~DATAOUT10 ; iclock       ; iclock      ; 1.000        ; -0.021     ; 3.182      ;
; -2.228 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|altsyncram:altsyncram3|altsyncram_noo:auto_generated|ram_block1a0~porta_address_reg1          ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|lpm_mult:a1_prod|mult_g8s:auto_generated|mac_out4~DATAOUT11 ; iclock       ; iclock      ; 1.000        ; -0.021     ; 3.182      ;
; -2.228 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|altsyncram:altsyncram3|altsyncram_noo:auto_generated|ram_block1a0~porta_address_reg2          ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|lpm_mult:a1_prod|mult_g8s:auto_generated|mac_out4~DATAOUT11 ; iclock       ; iclock      ; 1.000        ; -0.021     ; 3.182      ;
; -2.228 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|altsyncram:altsyncram3|altsyncram_noo:auto_generated|ram_block1a0~porta_address_reg3          ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|lpm_mult:a1_prod|mult_g8s:auto_generated|mac_out4~DATAOUT11 ; iclock       ; iclock      ; 1.000        ; -0.021     ; 3.182      ;
; -2.228 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|altsyncram:altsyncram3|altsyncram_noo:auto_generated|ram_block1a0~porta_address_reg4          ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|lpm_mult:a1_prod|mult_g8s:auto_generated|mac_out4~DATAOUT11 ; iclock       ; iclock      ; 1.000        ; -0.021     ; 3.182      ;
; -2.228 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|altsyncram:altsyncram3|altsyncram_noo:auto_generated|ram_block1a0~porta_address_reg5          ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|lpm_mult:a1_prod|mult_g8s:auto_generated|mac_out4~DATAOUT11 ; iclock       ; iclock      ; 1.000        ; -0.021     ; 3.182      ;
; -2.228 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|altsyncram:altsyncram3|altsyncram_noo:auto_generated|ram_block1a0~porta_address_reg6          ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|lpm_mult:a1_prod|mult_g8s:auto_generated|mac_out4~DATAOUT11 ; iclock       ; iclock      ; 1.000        ; -0.021     ; 3.182      ;
; -2.228 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|altsyncram:altsyncram3|altsyncram_noo:auto_generated|ram_block1a0~porta_address_reg7          ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|lpm_mult:a1_prod|mult_g8s:auto_generated|mac_out4~DATAOUT11 ; iclock       ; iclock      ; 1.000        ; -0.021     ; 3.182      ;
; -2.228 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|altsyncram:altsyncram3|altsyncram_noo:auto_generated|ram_block1a0~porta_address_reg8          ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|lpm_mult:a1_prod|mult_g8s:auto_generated|mac_out4~DATAOUT11 ; iclock       ; iclock      ; 1.000        ; -0.021     ; 3.182      ;
; -2.228 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|altsyncram:altsyncram3|altsyncram_noo:auto_generated|ram_block1a0~porta_address_reg1          ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|lpm_mult:a1_prod|mult_g8s:auto_generated|mac_out4~DATAOUT12 ; iclock       ; iclock      ; 1.000        ; -0.021     ; 3.182      ;
; -2.228 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|altsyncram:altsyncram3|altsyncram_noo:auto_generated|ram_block1a0~porta_address_reg2          ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|lpm_mult:a1_prod|mult_g8s:auto_generated|mac_out4~DATAOUT12 ; iclock       ; iclock      ; 1.000        ; -0.021     ; 3.182      ;
; -2.228 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|altsyncram:altsyncram3|altsyncram_noo:auto_generated|ram_block1a0~porta_address_reg3          ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|lpm_mult:a1_prod|mult_g8s:auto_generated|mac_out4~DATAOUT12 ; iclock       ; iclock      ; 1.000        ; -0.021     ; 3.182      ;
; -2.228 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|altsyncram:altsyncram3|altsyncram_noo:auto_generated|ram_block1a0~porta_address_reg4          ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|lpm_mult:a1_prod|mult_g8s:auto_generated|mac_out4~DATAOUT12 ; iclock       ; iclock      ; 1.000        ; -0.021     ; 3.182      ;
; -2.228 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|altsyncram:altsyncram3|altsyncram_noo:auto_generated|ram_block1a0~porta_address_reg5          ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|lpm_mult:a1_prod|mult_g8s:auto_generated|mac_out4~DATAOUT12 ; iclock       ; iclock      ; 1.000        ; -0.021     ; 3.182      ;
; -2.228 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|altsyncram:altsyncram3|altsyncram_noo:auto_generated|ram_block1a0~porta_address_reg6          ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|lpm_mult:a1_prod|mult_g8s:auto_generated|mac_out4~DATAOUT12 ; iclock       ; iclock      ; 1.000        ; -0.021     ; 3.182      ;
; -2.228 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|altsyncram:altsyncram3|altsyncram_noo:auto_generated|ram_block1a0~porta_address_reg7          ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|lpm_mult:a1_prod|mult_g8s:auto_generated|mac_out4~DATAOUT12 ; iclock       ; iclock      ; 1.000        ; -0.021     ; 3.182      ;
; -2.228 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|altsyncram:altsyncram3|altsyncram_noo:auto_generated|ram_block1a0~porta_address_reg8          ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|lpm_mult:a1_prod|mult_g8s:auto_generated|mac_out4~DATAOUT12 ; iclock       ; iclock      ; 1.000        ; -0.021     ; 3.182      ;
; -2.228 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|altsyncram:altsyncram3|altsyncram_noo:auto_generated|ram_block1a0~porta_address_reg1          ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|lpm_mult:a1_prod|mult_g8s:auto_generated|mac_out4~DATAOUT13 ; iclock       ; iclock      ; 1.000        ; -0.021     ; 3.182      ;
; -2.228 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|altsyncram:altsyncram3|altsyncram_noo:auto_generated|ram_block1a0~porta_address_reg2          ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|lpm_mult:a1_prod|mult_g8s:auto_generated|mac_out4~DATAOUT13 ; iclock       ; iclock      ; 1.000        ; -0.021     ; 3.182      ;
; -2.228 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|altsyncram:altsyncram3|altsyncram_noo:auto_generated|ram_block1a0~porta_address_reg3          ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|lpm_mult:a1_prod|mult_g8s:auto_generated|mac_out4~DATAOUT13 ; iclock       ; iclock      ; 1.000        ; -0.021     ; 3.182      ;
; -2.228 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|altsyncram:altsyncram3|altsyncram_noo:auto_generated|ram_block1a0~porta_address_reg4          ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|lpm_mult:a1_prod|mult_g8s:auto_generated|mac_out4~DATAOUT13 ; iclock       ; iclock      ; 1.000        ; -0.021     ; 3.182      ;
; -2.228 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|altsyncram:altsyncram3|altsyncram_noo:auto_generated|ram_block1a0~porta_address_reg5          ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|lpm_mult:a1_prod|mult_g8s:auto_generated|mac_out4~DATAOUT13 ; iclock       ; iclock      ; 1.000        ; -0.021     ; 3.182      ;
; -2.228 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|altsyncram:altsyncram3|altsyncram_noo:auto_generated|ram_block1a0~porta_address_reg6          ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|lpm_mult:a1_prod|mult_g8s:auto_generated|mac_out4~DATAOUT13 ; iclock       ; iclock      ; 1.000        ; -0.021     ; 3.182      ;
; -2.228 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|altsyncram:altsyncram3|altsyncram_noo:auto_generated|ram_block1a0~porta_address_reg7          ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|lpm_mult:a1_prod|mult_g8s:auto_generated|mac_out4~DATAOUT13 ; iclock       ; iclock      ; 1.000        ; -0.021     ; 3.182      ;
; -2.228 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|altsyncram:altsyncram3|altsyncram_noo:auto_generated|ram_block1a0~porta_address_reg8          ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|lpm_mult:a1_prod|mult_g8s:auto_generated|mac_out4~DATAOUT13 ; iclock       ; iclock      ; 1.000        ; -0.021     ; 3.182      ;
; -2.228 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|altsyncram:altsyncram3|altsyncram_noo:auto_generated|ram_block1a0~porta_address_reg1          ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|lpm_mult:a1_prod|mult_g8s:auto_generated|mac_out4~DATAOUT14 ; iclock       ; iclock      ; 1.000        ; -0.021     ; 3.182      ;
; -2.228 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|altsyncram:altsyncram3|altsyncram_noo:auto_generated|ram_block1a0~porta_address_reg2          ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|lpm_mult:a1_prod|mult_g8s:auto_generated|mac_out4~DATAOUT14 ; iclock       ; iclock      ; 1.000        ; -0.021     ; 3.182      ;
; -2.228 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|altsyncram:altsyncram3|altsyncram_noo:auto_generated|ram_block1a0~porta_address_reg3          ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|lpm_mult:a1_prod|mult_g8s:auto_generated|mac_out4~DATAOUT14 ; iclock       ; iclock      ; 1.000        ; -0.021     ; 3.182      ;
; -2.228 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|altsyncram:altsyncram3|altsyncram_noo:auto_generated|ram_block1a0~porta_address_reg4          ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|lpm_mult:a1_prod|mult_g8s:auto_generated|mac_out4~DATAOUT14 ; iclock       ; iclock      ; 1.000        ; -0.021     ; 3.182      ;
; -2.228 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|altsyncram:altsyncram3|altsyncram_noo:auto_generated|ram_block1a0~porta_address_reg5          ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|lpm_mult:a1_prod|mult_g8s:auto_generated|mac_out4~DATAOUT14 ; iclock       ; iclock      ; 1.000        ; -0.021     ; 3.182      ;
; -2.228 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|altsyncram:altsyncram3|altsyncram_noo:auto_generated|ram_block1a0~porta_address_reg6          ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|lpm_mult:a1_prod|mult_g8s:auto_generated|mac_out4~DATAOUT14 ; iclock       ; iclock      ; 1.000        ; -0.021     ; 3.182      ;
; -2.228 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|altsyncram:altsyncram3|altsyncram_noo:auto_generated|ram_block1a0~porta_address_reg7          ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|lpm_mult:a1_prod|mult_g8s:auto_generated|mac_out4~DATAOUT14 ; iclock       ; iclock      ; 1.000        ; -0.021     ; 3.182      ;
; -2.228 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|altsyncram:altsyncram3|altsyncram_noo:auto_generated|ram_block1a0~porta_address_reg8          ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|lpm_mult:a1_prod|mult_g8s:auto_generated|mac_out4~DATAOUT14 ; iclock       ; iclock      ; 1.000        ; -0.021     ; 3.182      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'icontrol[0]'                                                                                                                                                                                       ;
+-------+----------------------------------------------------------------------------------------------------------------------+------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                            ; To Node          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------+------------------+--------------+-------------+--------------+------------+------------+
; 0.367 ; add_sub:add1|add_sub_altfp_add_sub_9vm:add_sub_altfp_add_sub_9vm_component|nan_flag_dffe5                            ; onan$latch       ; iclock       ; icontrol[0] ; 1.000        ; 1.173      ; 1.336      ;
; 0.371 ; mul_s:mul1|mul_s_altfp_mult_64m:mul_s_altfp_mult_64m_component|overflow_ff                                           ; ooverflow$latch  ; iclock       ; icontrol[0] ; 1.000        ; 1.191      ; 1.358      ;
; 0.379 ; add_sub:add1|add_sub_altfp_add_sub_9vm:add_sub_altfp_add_sub_9vm_component|overflow_flag_dffe5                       ; ooverflow$latch  ; iclock       ; icontrol[0] ; 1.000        ; 1.188      ; 1.347      ;
; 0.437 ; add_sub:sub1|add_sub_altfp_add_sub_9vm:add_sub_altfp_add_sub_9vm_component|nan_flag_dffe5                            ; onan$latch       ; iclock       ; icontrol[0] ; 1.000        ; 1.173      ; 1.266      ;
; 0.563 ; mul_s:mul1|mul_s_altfp_mult_64m:mul_s_altfp_mult_64m_component|nan_ff                                                ; onan$latch       ; iclock       ; icontrol[0] ; 1.000        ; 1.173      ; 1.140      ;
; 0.572 ; mul_s:mul1|mul_s_altfp_mult_64m:mul_s_altfp_mult_64m_component|zero_ff                                               ; ozero$latch      ; iclock       ; icontrol[0] ; 1.000        ; 1.053      ; 1.205      ;
; 0.586 ; mul_s:mul1|mul_s_altfp_mult_64m:mul_s_altfp_mult_64m_component|underflow_ff                                          ; ounderflow$latch ; iclock       ; icontrol[0] ; 1.000        ; 1.053      ; 1.106      ;
; 0.597 ; add_sub:add1|add_sub_altfp_add_sub_9vm:add_sub_altfp_add_sub_9vm_component|zero_flag_n_dffe5                         ; ozero$latch      ; iclock       ; icontrol[0] ; 1.000        ; 1.053      ; 1.180      ;
; 0.601 ; sqrt_s:sqrt1|sqrt_s_altfp_sqrt_ece:sqrt_s_altfp_sqrt_ece_component|zero_ff                                           ; ozero$latch      ; iclock       ; icontrol[0] ; 1.000        ; 1.053      ; 1.176      ;
; 0.613 ; add_sub:add1|add_sub_altfp_add_sub_9vm:add_sub_altfp_add_sub_9vm_component|underflow_flag_dffe5                      ; ounderflow$latch ; iclock       ; icontrol[0] ; 1.000        ; 1.053      ; 1.079      ;
; 0.617 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|nan_reg                               ; onan$latch       ; iclock       ; icontrol[0] ; 1.000        ; 1.173      ; 1.086      ;
; 0.625 ; add_sub:sub1|add_sub_altfp_add_sub_9vm:add_sub_altfp_add_sub_9vm_component|underflow_flag_dffe5                      ; ounderflow$latch ; iclock       ; icontrol[0] ; 1.000        ; 1.053      ; 1.067      ;
; 0.663 ; icontrol[0]                                                                                                          ; ounderflow$latch ; icontrol[0]  ; icontrol[0] ; 0.500        ; 2.844      ; 2.320      ;
; 0.664 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|overflow_reg                          ; ooverflow$latch  ; iclock       ; icontrol[0] ; 1.000        ; 1.188      ; 1.062      ;
; 0.679 ; icontrol[0]                                                                                                          ; ooverflow$latch  ; icontrol[0]  ; icontrol[0] ; 0.500        ; 2.991      ; 2.350      ;
; 0.713 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|underflow_dffe_3 ; ounderflow$latch ; iclock       ; icontrol[0] ; 1.000        ; 1.053      ; 0.979      ;
; 0.721 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|zero_dffe        ; ozero$latch      ; iclock       ; icontrol[0] ; 1.000        ; 1.053      ; 1.056      ;
; 0.724 ; sqrt_s:sqrt1|sqrt_s_altfp_sqrt_ece:sqrt_s_altfp_sqrt_ece_component|nan_man_ff13[0]                                   ; onan$latch       ; iclock       ; icontrol[0] ; 1.000        ; 1.173      ; 0.979      ;
; 0.734 ; sqrt_s:sqrt1|sqrt_s_altfp_sqrt_ece:sqrt_s_altfp_sqrt_ece_component|infinity_ff13[0]                                  ; ooverflow$latch  ; iclock       ; icontrol[0] ; 1.000        ; 1.188      ; 0.992      ;
; 0.746 ; icontrol[0]                                                                                                          ; ozero$latch      ; icontrol[0]  ; icontrol[0] ; 0.500        ; 2.844      ; 2.322      ;
; 0.781 ; icontrol[0]                                                                                                          ; onan$latch       ; icontrol[0]  ; icontrol[0] ; 0.500        ; 2.976      ; 2.225      ;
; 0.811 ; add_sub:sub1|add_sub_altfp_add_sub_9vm:add_sub_altfp_add_sub_9vm_component|zero_flag_n_dffe5                         ; ozero$latch      ; iclock       ; icontrol[0] ; 1.000        ; 1.053      ; 0.966      ;
; 0.823 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|underflow_reg                         ; ounderflow$latch ; iclock       ; icontrol[0] ; 1.000        ; 1.053      ; 0.869      ;
; 0.839 ; add_sub:sub1|add_sub_altfp_add_sub_9vm:add_sub_altfp_add_sub_9vm_component|overflow_flag_dffe5                       ; ooverflow$latch  ; iclock       ; icontrol[0] ; 1.000        ; 1.188      ; 0.887      ;
; 0.866 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|nan_pipe_dffe_5  ; onan$latch       ; iclock       ; icontrol[0] ; 1.000        ; 1.173      ; 0.837      ;
; 0.947 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|overflow_dffe_3  ; ooverflow$latch  ; iclock       ; icontrol[0] ; 1.000        ; 1.188      ; 0.779      ;
; 1.163 ; icontrol[0]                                                                                                          ; ounderflow$latch ; icontrol[0]  ; icontrol[0] ; 1.000        ; 2.844      ; 2.320      ;
; 1.179 ; icontrol[0]                                                                                                          ; ooverflow$latch  ; icontrol[0]  ; icontrol[0] ; 1.000        ; 2.991      ; 2.350      ;
; 1.246 ; icontrol[0]                                                                                                          ; ozero$latch      ; icontrol[0]  ; icontrol[0] ; 1.000        ; 2.844      ; 2.322      ;
; 1.281 ; icontrol[0]                                                                                                          ; onan$latch       ; icontrol[0]  ; icontrol[0] ; 1.000        ; 2.976      ; 2.225      ;
+-------+----------------------------------------------------------------------------------------------------------------------+------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'icontrol[0]'                                                                                                                                                                                         ;
+--------+----------------------------------------------------------------------------------------------------------------------+------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                            ; To Node          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------+------------------+--------------+-------------+--------------+------------+------------+
; -0.792 ; icontrol[0]                                                                                                          ; ooverflow$latch  ; icontrol[0]  ; icontrol[0] ; 0.000        ; 2.991      ; 2.199      ;
; -0.769 ; icontrol[0]                                                                                                          ; onan$latch       ; icontrol[0]  ; icontrol[0] ; 0.000        ; 2.976      ; 2.207      ;
; -0.575 ; icontrol[0]                                                                                                          ; ozero$latch      ; icontrol[0]  ; icontrol[0] ; 0.000        ; 2.844      ; 2.269      ;
; -0.566 ; icontrol[0]                                                                                                          ; ounderflow$latch ; icontrol[0]  ; icontrol[0] ; 0.000        ; 2.844      ; 2.278      ;
; -0.409 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|overflow_dffe_3  ; ooverflow$latch  ; iclock       ; icontrol[0] ; 0.000        ; 1.188      ; 0.779      ;
; -0.336 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|nan_pipe_dffe_5  ; onan$latch       ; iclock       ; icontrol[0] ; 0.000        ; 1.173      ; 0.837      ;
; -0.301 ; add_sub:sub1|add_sub_altfp_add_sub_9vm:add_sub_altfp_add_sub_9vm_component|overflow_flag_dffe5                       ; ooverflow$latch  ; iclock       ; icontrol[0] ; 0.000        ; 1.188      ; 0.887      ;
; -0.292 ; icontrol[0]                                                                                                          ; ooverflow$latch  ; icontrol[0]  ; icontrol[0] ; -0.500       ; 2.991      ; 2.199      ;
; -0.269 ; icontrol[0]                                                                                                          ; onan$latch       ; icontrol[0]  ; icontrol[0] ; -0.500       ; 2.976      ; 2.207      ;
; -0.196 ; sqrt_s:sqrt1|sqrt_s_altfp_sqrt_ece:sqrt_s_altfp_sqrt_ece_component|infinity_ff13[0]                                  ; ooverflow$latch  ; iclock       ; icontrol[0] ; 0.000        ; 1.188      ; 0.992      ;
; -0.194 ; sqrt_s:sqrt1|sqrt_s_altfp_sqrt_ece:sqrt_s_altfp_sqrt_ece_component|nan_man_ff13[0]                                   ; onan$latch       ; iclock       ; icontrol[0] ; 0.000        ; 1.173      ; 0.979      ;
; -0.184 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|underflow_reg                         ; ounderflow$latch ; iclock       ; icontrol[0] ; 0.000        ; 1.053      ; 0.869      ;
; -0.126 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|overflow_reg                          ; ooverflow$latch  ; iclock       ; icontrol[0] ; 0.000        ; 1.188      ; 1.062      ;
; -0.087 ; add_sub:sub1|add_sub_altfp_add_sub_9vm:add_sub_altfp_add_sub_9vm_component|zero_flag_n_dffe5                         ; ozero$latch      ; iclock       ; icontrol[0] ; 0.000        ; 1.053      ; 0.966      ;
; -0.087 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|nan_reg                               ; onan$latch       ; iclock       ; icontrol[0] ; 0.000        ; 1.173      ; 1.086      ;
; -0.075 ; icontrol[0]                                                                                                          ; ozero$latch      ; icontrol[0]  ; icontrol[0] ; -0.500       ; 2.844      ; 2.269      ;
; -0.074 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|underflow_dffe_3 ; ounderflow$latch ; iclock       ; icontrol[0] ; 0.000        ; 1.053      ; 0.979      ;
; -0.066 ; icontrol[0]                                                                                                          ; ounderflow$latch ; icontrol[0]  ; icontrol[0] ; -0.500       ; 2.844      ; 2.278      ;
; -0.033 ; mul_s:mul1|mul_s_altfp_mult_64m:mul_s_altfp_mult_64m_component|nan_ff                                                ; onan$latch       ; iclock       ; icontrol[0] ; 0.000        ; 1.173      ; 1.140      ;
; 0.003  ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|zero_dffe        ; ozero$latch      ; iclock       ; icontrol[0] ; 0.000        ; 1.053      ; 1.056      ;
; 0.014  ; add_sub:sub1|add_sub_altfp_add_sub_9vm:add_sub_altfp_add_sub_9vm_component|underflow_flag_dffe5                      ; ounderflow$latch ; iclock       ; icontrol[0] ; 0.000        ; 1.053      ; 1.067      ;
; 0.026  ; add_sub:add1|add_sub_altfp_add_sub_9vm:add_sub_altfp_add_sub_9vm_component|underflow_flag_dffe5                      ; ounderflow$latch ; iclock       ; icontrol[0] ; 0.000        ; 1.053      ; 1.079      ;
; 0.053  ; mul_s:mul1|mul_s_altfp_mult_64m:mul_s_altfp_mult_64m_component|underflow_ff                                          ; ounderflow$latch ; iclock       ; icontrol[0] ; 0.000        ; 1.053      ; 1.106      ;
; 0.093  ; add_sub:sub1|add_sub_altfp_add_sub_9vm:add_sub_altfp_add_sub_9vm_component|nan_flag_dffe5                            ; onan$latch       ; iclock       ; icontrol[0] ; 0.000        ; 1.173      ; 1.266      ;
; 0.123  ; sqrt_s:sqrt1|sqrt_s_altfp_sqrt_ece:sqrt_s_altfp_sqrt_ece_component|zero_ff                                           ; ozero$latch      ; iclock       ; icontrol[0] ; 0.000        ; 1.053      ; 1.176      ;
; 0.127  ; add_sub:add1|add_sub_altfp_add_sub_9vm:add_sub_altfp_add_sub_9vm_component|zero_flag_n_dffe5                         ; ozero$latch      ; iclock       ; icontrol[0] ; 0.000        ; 1.053      ; 1.180      ;
; 0.152  ; mul_s:mul1|mul_s_altfp_mult_64m:mul_s_altfp_mult_64m_component|zero_ff                                               ; ozero$latch      ; iclock       ; icontrol[0] ; 0.000        ; 1.053      ; 1.205      ;
; 0.159  ; add_sub:add1|add_sub_altfp_add_sub_9vm:add_sub_altfp_add_sub_9vm_component|overflow_flag_dffe5                       ; ooverflow$latch  ; iclock       ; icontrol[0] ; 0.000        ; 1.188      ; 1.347      ;
; 0.163  ; add_sub:add1|add_sub_altfp_add_sub_9vm:add_sub_altfp_add_sub_9vm_component|nan_flag_dffe5                            ; onan$latch       ; iclock       ; icontrol[0] ; 0.000        ; 1.173      ; 1.336      ;
; 0.167  ; mul_s:mul1|mul_s_altfp_mult_64m:mul_s_altfp_mult_64m_component|overflow_ff                                           ; ooverflow$latch  ; iclock       ; icontrol[0] ; 0.000        ; 1.191      ; 1.358      ;
+--------+----------------------------------------------------------------------------------------------------------------------+------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'iclock'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                ; To Node                                                                                                                                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.215 ; add_sub:add1|add_sub_altfp_add_sub_9vm:add_sub_altfp_add_sub_9vm_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_q1m:auto_generated|cntr_kkf:cntr1|current_reg_q_w[0]                ; add_sub:add1|add_sub_altfp_add_sub_9vm:add_sub_altfp_add_sub_9vm_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_q1m:auto_generated|cntr_kkf:cntr1|current_reg_q_w[0]                          ; iclock       ; iclock      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; add_sub:add1|add_sub_altfp_add_sub_9vm:add_sub_altfp_add_sub_9vm_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_q1m:auto_generated|cntr_kkf:cntr1|current_reg_q_w[1]                ; add_sub:add1|add_sub_altfp_add_sub_9vm:add_sub_altfp_add_sub_9vm_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_q1m:auto_generated|cntr_kkf:cntr1|current_reg_q_w[1]                          ; iclock       ; iclock      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|altshift_taps:sign_pipe_dffe_0_rtl_0|shift_taps_c0m:auto_generated|cntr_kkf:cntr1|current_reg_q_w[0] ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|altshift_taps:sign_pipe_dffe_0_rtl_0|shift_taps_c0m:auto_generated|cntr_kkf:cntr1|current_reg_q_w[0]           ; iclock       ; iclock      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|altshift_taps:sign_pipe_dffe_0_rtl_0|shift_taps_c0m:auto_generated|cntr_kkf:cntr1|current_reg_q_w[1] ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|altshift_taps:sign_pipe_dffe_0_rtl_0|shift_taps_c0m:auto_generated|cntr_kkf:cntr1|current_reg_q_w[1]           ; iclock       ; iclock      ; 0.000        ; 0.000      ; 0.367      ;
; 0.235 ; add_sub:add1|add_sub_altfp_add_sub_9vm:add_sub_altfp_add_sub_9vm_component|infinite_output_sign_dffe3                                                                                                    ; add_sub:add1|add_sub_altfp_add_sub_9vm:add_sub_altfp_add_sub_9vm_component|infinite_output_sign_dffe4                                                                                                              ; iclock       ; iclock      ; 0.000        ; 0.000      ; 0.387      ;
; 0.237 ; cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_3tm:cvt_s_w_altfp_convert_3tm_component|result_reg[31]                                                                                                            ; sqrt_s:sqrt1|sqrt_s_altfp_sqrt_ece:sqrt_s_altfp_sqrt_ece_component|sign_node_ff6[0]                                                                                                                                ; iclock       ; iclock      ; 0.000        ; 0.000      ; 0.389      ;
; 0.238 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|a_zero_b_not_dffe_0                                                                                  ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|a_zero_b_not_dffe_1                                                                                            ; iclock       ; iclock      ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|added_power2_reg[5]                                                                                                       ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|max_shift_reg                                                                                                                       ; iclock       ; iclock      ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; add_sub:sub1|add_sub_altfp_add_sub_9vm:add_sub_altfp_add_sub_9vm_component|man_res_dffe4[8]                                                                                                              ; add_sub:sub1|add_sub_altfp_add_sub_9vm:add_sub_altfp_add_sub_9vm_component|man_out_dffe5[8]                                                                                                                        ; iclock       ; iclock      ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; sqrt_s:sqrt1|sqrt_s_altfp_sqrt_ece:sqrt_s_altfp_sqrt_ece_component|sign_node_ff8[0]                                                                                                                      ; sqrt_s:sqrt1|sqrt_s_altfp_sqrt_ece:sqrt_s_altfp_sqrt_ece_component|sign_node_ff9[0]                                                                                                                                ; iclock       ; iclock      ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; sqrt_s:sqrt1|sqrt_s_altfp_sqrt_ece:sqrt_s_altfp_sqrt_ece_component|sign_node_ff12[0]                                                                                                                     ; sqrt_s:sqrt1|sqrt_s_altfp_sqrt_ece:sqrt_s_altfp_sqrt_ece_component|sign_node_ff13[0]                                                                                                                               ; iclock       ; iclock      ; 0.000        ; 0.000      ; 0.390      ;
; 0.239 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|divbyzero_pipe_dffe_0                                                                                ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|divbyzero_pipe_dffe_1                                                                                          ; iclock       ; iclock      ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; sqrt_s:sqrt1|sqrt_s_altfp_sqrt_ece:sqrt_s_altfp_sqrt_ece_component|zero_exp_ff9[0]                                                                                                                       ; sqrt_s:sqrt1|sqrt_s_altfp_sqrt_ece:sqrt_s_altfp_sqrt_ece_component|zero_exp_ff10[0]                                                                                                                                ; iclock       ; iclock      ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; sqrt_s:sqrt1|sqrt_s_altfp_sqrt_ece:sqrt_s_altfp_sqrt_ece_component|zero_exp_ff11[0]                                                                                                                      ; sqrt_s:sqrt1|sqrt_s_altfp_sqrt_ece:sqrt_s_altfp_sqrt_ece_component|zero_exp_ff12[0]                                                                                                                                ; iclock       ; iclock      ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; add_sub:sub1|add_sub_altfp_add_sub_9vm:add_sub_altfp_add_sub_9vm_component|man_res_dffe4[1]                                                                                                              ; add_sub:sub1|add_sub_altfp_add_sub_9vm:add_sub_altfp_add_sub_9vm_component|man_out_dffe5[1]                                                                                                                        ; iclock       ; iclock      ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; add_sub:sub1|add_sub_altfp_add_sub_9vm:add_sub_altfp_add_sub_9vm_component|man_res_dffe4[5]                                                                                                              ; add_sub:sub1|add_sub_altfp_add_sub_9vm:add_sub_altfp_add_sub_9vm_component|man_out_dffe5[5]                                                                                                                        ; iclock       ; iclock      ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_3tm:cvt_s_w_altfp_convert_3tm_component|mantissa_pre_round_reg[10]                                                                                                ; cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_3tm:cvt_s_w_altfp_convert_3tm_component|result_reg[10]                                                                                                                      ; iclock       ; iclock      ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_3tm:cvt_s_w_altfp_convert_3tm_component|mantissa_pre_round_reg[11]                                                                                                ; cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_3tm:cvt_s_w_altfp_convert_3tm_component|result_reg[11]                                                                                                                      ; iclock       ; iclock      ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_3tm:cvt_s_w_altfp_convert_3tm_component|cvt_s_w_altbarrel_shift_brf:altbarrel_shift5|sbit_piper2d[29]                                                             ; cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_3tm:cvt_s_w_altfp_convert_3tm_component|mantissa_pre_round_reg[22]                                                                                                          ; iclock       ; iclock      ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; add_sub:add1|add_sub_altfp_add_sub_9vm:add_sub_altfp_add_sub_9vm_component|infinite_output_sign_dffe31                                                                                                   ; add_sub:add1|add_sub_altfp_add_sub_9vm:add_sub_altfp_add_sub_9vm_component|infinite_output_sign_dffe3                                                                                                              ; iclock       ; iclock      ; 0.000        ; 0.000      ; 0.391      ;
; 0.240 ; sqrt_s:sqrt1|sqrt_s_altfp_sqrt_ece:sqrt_s_altfp_sqrt_ece_component|sqrt_s_alt_sqrt_block_kfb:alt_sqrt_block2|rad_ff7c[0]                                                                                 ; sqrt_s:sqrt1|sqrt_s_altfp_sqrt_ece:sqrt_s_altfp_sqrt_ece_component|sqrt_s_alt_sqrt_block_kfb:alt_sqrt_block2|rad_ff9c[0]                                                                                           ; iclock       ; iclock      ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; sqrt_s:sqrt1|sqrt_s_altfp_sqrt_ece:sqrt_s_altfp_sqrt_ece_component|zero_exp_ff3[0]                                                                                                                       ; sqrt_s:sqrt1|sqrt_s_altfp_sqrt_ece:sqrt_s_altfp_sqrt_ece_component|zero_exp_ff4[0]                                                                                                                                 ; iclock       ; iclock      ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; sqrt_s:sqrt1|sqrt_s_altfp_sqrt_ece:sqrt_s_altfp_sqrt_ece_component|zero_exp_ff5[0]                                                                                                                       ; sqrt_s:sqrt1|sqrt_s_altfp_sqrt_ece:sqrt_s_altfp_sqrt_ece_component|zero_exp_ff6[0]                                                                                                                                 ; iclock       ; iclock      ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; sqrt_s:sqrt1|sqrt_s_altfp_sqrt_ece:sqrt_s_altfp_sqrt_ece_component|zero_exp_ff8[0]                                                                                                                       ; sqrt_s:sqrt1|sqrt_s_altfp_sqrt_ece:sqrt_s_altfp_sqrt_ece_component|zero_exp_ff9[0]                                                                                                                                 ; iclock       ; iclock      ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; sqrt_s:sqrt1|sqrt_s_altfp_sqrt_ece:sqrt_s_altfp_sqrt_ece_component|zero_exp_ff10[0]                                                                                                                      ; sqrt_s:sqrt1|sqrt_s_altfp_sqrt_ece:sqrt_s_altfp_sqrt_ece_component|zero_exp_ff11[0]                                                                                                                                ; iclock       ; iclock      ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; add_sub:sub1|add_sub_altfp_add_sub_9vm:add_sub_altfp_add_sub_9vm_component|man_res_dffe4[3]                                                                                                              ; add_sub:sub1|add_sub_altfp_add_sub_9vm:add_sub_altfp_add_sub_9vm_component|man_out_dffe5[3]                                                                                                                        ; iclock       ; iclock      ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_3tm:cvt_s_w_altfp_convert_3tm_component|mantissa_pre_round_reg[3]                                                                                                 ; cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_3tm:cvt_s_w_altfp_convert_3tm_component|result_reg[3]                                                                                                                       ; iclock       ; iclock      ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; add_sub:sub1|add_sub_altfp_add_sub_9vm:add_sub_altfp_add_sub_9vm_component|man_res_dffe4[9]                                                                                                              ; add_sub:sub1|add_sub_altfp_add_sub_9vm:add_sub_altfp_add_sub_9vm_component|man_out_dffe5[9]                                                                                                                        ; iclock       ; iclock      ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; sqrt_s:sqrt1|sqrt_s_altfp_sqrt_ece:sqrt_s_altfp_sqrt_ece_component|sign_node_ff6[0]                                                                                                                      ; sqrt_s:sqrt1|sqrt_s_altfp_sqrt_ece:sqrt_s_altfp_sqrt_ece_component|sign_node_ff7[0]                                                                                                                                ; iclock       ; iclock      ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; sqrt_s:sqrt1|sqrt_s_altfp_sqrt_ece:sqrt_s_altfp_sqrt_ece_component|sign_node_ff7[0]                                                                                                                      ; sqrt_s:sqrt1|sqrt_s_altfp_sqrt_ece:sqrt_s_altfp_sqrt_ece_component|sign_node_ff8[0]                                                                                                                                ; iclock       ; iclock      ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; sqrt_s:sqrt1|sqrt_s_altfp_sqrt_ece:sqrt_s_altfp_sqrt_ece_component|sign_node_ff13[0]                                                                                                                     ; sqrt_s:sqrt1|sqrt_s_altfp_sqrt_ece:sqrt_s_altfp_sqrt_ece_component|sign_node_ff14[0]                                                                                                                               ; iclock       ; iclock      ; 0.000        ; 0.000      ; 0.392      ;
; 0.241 ; sqrt_s:sqrt1|sqrt_s_altfp_sqrt_ece:sqrt_s_altfp_sqrt_ece_component|zero_exp_ff7[0]                                                                                                                       ; sqrt_s:sqrt1|sqrt_s_altfp_sqrt_ece:sqrt_s_altfp_sqrt_ece_component|zero_exp_ff8[0]                                                                                                                                 ; iclock       ; iclock      ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_3tm:cvt_s_w_altfp_convert_3tm_component|mantissa_pre_round_reg[7]                                                                                                 ; cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_3tm:cvt_s_w_altfp_convert_3tm_component|result_reg[7]                                                                                                                       ; iclock       ; iclock      ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; add_sub:sub1|add_sub_altfp_add_sub_9vm:add_sub_altfp_add_sub_9vm_component|man_res_dffe4[10]                                                                                                             ; add_sub:sub1|add_sub_altfp_add_sub_9vm:add_sub_altfp_add_sub_9vm_component|man_out_dffe5[10]                                                                                                                       ; iclock       ; iclock      ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; add_sub:sub1|add_sub_altfp_add_sub_9vm:add_sub_altfp_add_sub_9vm_component|man_res_dffe4[12]                                                                                                             ; add_sub:sub1|add_sub_altfp_add_sub_9vm:add_sub_altfp_add_sub_9vm_component|man_out_dffe5[12]                                                                                                                       ; iclock       ; iclock      ; 0.000        ; 0.000      ; 0.393      ;
; 0.242 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|a_is_infinity_dffe_0                                                                                 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|a_is_infinity_dffe_1                                                                                           ; iclock       ; iclock      ; 0.000        ; 0.000      ; 0.394      ;
; 0.242 ; sqrt_s:sqrt1|sqrt_s_altfp_sqrt_ece:sqrt_s_altfp_sqrt_ece_component|sqrt_s_alt_sqrt_block_kfb:alt_sqrt_block2|q_ff23c[12]                                                                                 ; sqrt_s:sqrt1|sqrt_s_altfp_sqrt_ece:sqrt_s_altfp_sqrt_ece_component|man_rounding_ff[22]                                                                                                                             ; iclock       ; iclock      ; 0.000        ; 0.000      ; 0.394      ;
; 0.242 ; add_sub:add1|add_sub_altfp_add_sub_9vm:add_sub_altfp_add_sub_9vm_component|input_is_nan_dffe31                                                                                                           ; add_sub:add1|add_sub_altfp_add_sub_9vm:add_sub_altfp_add_sub_9vm_component|input_is_nan_dffe3                                                                                                                      ; iclock       ; iclock      ; 0.000        ; 0.000      ; 0.394      ;
; 0.242 ; sqrt_s:sqrt1|sqrt_s_altfp_sqrt_ece:sqrt_s_altfp_sqrt_ece_component|sign_node_ff10[0]                                                                                                                     ; sqrt_s:sqrt1|sqrt_s_altfp_sqrt_ece:sqrt_s_altfp_sqrt_ece_component|sign_node_ff11[0]                                                                                                                               ; iclock       ; iclock      ; 0.000        ; 0.000      ; 0.394      ;
; 0.243 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|sign_input_reg3                                                                                                           ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|sign_input_reg4                                                                                                                     ; iclock       ; iclock      ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|dataa_reg[28]                                                                                                             ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|power2_value_reg[5]                                                                                                                 ; iclock       ; iclock      ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sbit_piper1d[2]                                                              ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sbit_piper2d[2]                                                                        ; iclock       ; iclock      ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; add_sub:add1|add_sub_altfp_add_sub_9vm:add_sub_altfp_add_sub_9vm_component|input_is_infinite_dffe21                                                                                                      ; add_sub:add1|add_sub_altfp_add_sub_9vm:add_sub_altfp_add_sub_9vm_component|input_is_infinite_dffe31                                                                                                                ; iclock       ; iclock      ; 0.000        ; 0.000      ; 0.395      ;
; 0.244 ; add_sub:add1|add_sub_altfp_add_sub_9vm:add_sub_altfp_add_sub_9vm_component|input_is_nan_dffe21                                                                                                           ; add_sub:add1|add_sub_altfp_add_sub_9vm:add_sub_altfp_add_sub_9vm_component|input_is_nan_dffe31                                                                                                                     ; iclock       ; iclock      ; 0.000        ; 0.000      ; 0.396      ;
; 0.244 ; add_sub:sub1|add_sub_altfp_add_sub_9vm:add_sub_altfp_add_sub_9vm_component|man_res_dffe4[11]                                                                                                             ; add_sub:sub1|add_sub_altfp_add_sub_9vm:add_sub_altfp_add_sub_9vm_component|man_out_dffe5[11]                                                                                                                       ; iclock       ; iclock      ; 0.000        ; 0.000      ; 0.396      ;
; 0.254 ; sqrt_s:sqrt1|sqrt_s_altfp_sqrt_ece:sqrt_s_altfp_sqrt_ece_component|exp_ff1[4]                                                                                                                            ; sqrt_s:sqrt1|sqrt_s_altfp_sqrt_ece:sqrt_s_altfp_sqrt_ece_component|altshift_taps:nan_man_ff0_rtl_0|shift_taps_53m:auto_generated|altsyncram_6c81:altsyncram2|ram_block3a0~porta_datain_reg6                        ; iclock       ; iclock      ; 0.000        ; 0.060      ; 0.452      ;
; 0.255 ; sqrt_s:sqrt1|sqrt_s_altfp_sqrt_ece:sqrt_s_altfp_sqrt_ece_component|exp_ff1[6]                                                                                                                            ; sqrt_s:sqrt1|sqrt_s_altfp_sqrt_ece:sqrt_s_altfp_sqrt_ece_component|altshift_taps:nan_man_ff0_rtl_0|shift_taps_53m:auto_generated|altsyncram_6c81:altsyncram2|ram_block3a0~porta_datain_reg8                        ; iclock       ; iclock      ; 0.000        ; 0.060      ; 0.453      ;
; 0.255 ; sqrt_s:sqrt1|sqrt_s_altfp_sqrt_ece:sqrt_s_altfp_sqrt_ece_component|exp_ff1[2]                                                                                                                            ; sqrt_s:sqrt1|sqrt_s_altfp_sqrt_ece:sqrt_s_altfp_sqrt_ece_component|altshift_taps:nan_man_ff0_rtl_0|shift_taps_53m:auto_generated|altsyncram_6c81:altsyncram2|ram_block3a0~porta_datain_reg4                        ; iclock       ; iclock      ; 0.000        ; 0.060      ; 0.453      ;
; 0.256 ; sqrt_s:sqrt1|sqrt_s_altfp_sqrt_ece:sqrt_s_altfp_sqrt_ece_component|exp_ff1[5]                                                                                                                            ; sqrt_s:sqrt1|sqrt_s_altfp_sqrt_ece:sqrt_s_altfp_sqrt_ece_component|altshift_taps:nan_man_ff0_rtl_0|shift_taps_53m:auto_generated|altsyncram_6c81:altsyncram2|ram_block3a0~porta_datain_reg7                        ; iclock       ; iclock      ; 0.000        ; 0.060      ; 0.454      ;
; 0.256 ; sqrt_s:sqrt1|sqrt_s_altfp_sqrt_ece:sqrt_s_altfp_sqrt_ece_component|exp_ff1[3]                                                                                                                            ; sqrt_s:sqrt1|sqrt_s_altfp_sqrt_ece:sqrt_s_altfp_sqrt_ece_component|altshift_taps:nan_man_ff0_rtl_0|shift_taps_53m:auto_generated|altsyncram_6c81:altsyncram2|ram_block3a0~porta_datain_reg5                        ; iclock       ; iclock      ; 0.000        ; 0.060      ; 0.454      ;
; 0.257 ; sqrt_s:sqrt1|sqrt_s_altfp_sqrt_ece:sqrt_s_altfp_sqrt_ece_component|exp_ff1[7]                                                                                                                            ; sqrt_s:sqrt1|sqrt_s_altfp_sqrt_ece:sqrt_s_altfp_sqrt_ece_component|altshift_taps:nan_man_ff0_rtl_0|shift_taps_53m:auto_generated|altsyncram_6c81:altsyncram2|ram_block3a0~porta_datain_reg9                        ; iclock       ; iclock      ; 0.000        ; 0.060      ; 0.455      ;
; 0.257 ; sqrt_s:sqrt1|sqrt_s_altfp_sqrt_ece:sqrt_s_altfp_sqrt_ece_component|exp_ff1[1]                                                                                                                            ; sqrt_s:sqrt1|sqrt_s_altfp_sqrt_ece:sqrt_s_altfp_sqrt_ece_component|altshift_taps:nan_man_ff0_rtl_0|shift_taps_53m:auto_generated|altsyncram_6c81:altsyncram2|ram_block3a0~porta_datain_reg3                        ; iclock       ; iclock      ; 0.000        ; 0.060      ; 0.455      ;
; 0.258 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|altshift_taps:exp_result_dffe_0_rtl_0|shift_taps_o1m:auto_generated|cntr_ikf:cntr1|safe_q[0]         ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|altshift_taps:exp_result_dffe_0_rtl_0|shift_taps_o1m:auto_generated|cntr_ikf:cntr1|safe_q[0]                   ; iclock       ; iclock      ; 0.000        ; 0.000      ; 0.410      ;
; 0.261 ; sqrt_s:sqrt1|sqrt_s_altfp_sqrt_ece:sqrt_s_altfp_sqrt_ece_component|sqrt_s_alt_sqrt_block_kfb:alt_sqrt_block2|rad_ff3c[13]                                                                                ; sqrt_s:sqrt1|sqrt_s_altfp_sqrt_ece:sqrt_s_altfp_sqrt_ece_component|sqrt_s_alt_sqrt_block_kfb:alt_sqrt_block2|rad_ff5c[13]                                                                                          ; iclock       ; iclock      ; 0.000        ; 0.000      ; 0.413      ;
; 0.263 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|a_is_infinity_dffe_1                                                                                 ; add_sub:add1|add_sub_altfp_add_sub_9vm:add_sub_altfp_add_sub_9vm_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg5 ; iclock       ; iclock      ; 0.000        ; 0.059      ; 0.460      ;
; 0.264 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|divbyzero_pipe_dffe_1                                                                                ; add_sub:add1|add_sub_altfp_add_sub_9vm:add_sub_altfp_add_sub_9vm_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg8 ; iclock       ; iclock      ; 0.000        ; 0.059      ; 0.461      ;
; 0.266 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|b1_dffe_0[18]                                                                                        ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_l8s:auto_generated|mac_out4                                                     ; iclock       ; iclock      ; 0.000        ; 0.000      ; 0.309      ;
; 0.266 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|b1_dffe_0[18]                                                                                        ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_l8s:auto_generated|mac_out4~DATAOUT1                                            ; iclock       ; iclock      ; 0.000        ; 0.000      ; 0.309      ;
; 0.266 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|b1_dffe_0[18]                                                                                        ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_l8s:auto_generated|mac_out4~DATAOUT2                                            ; iclock       ; iclock      ; 0.000        ; 0.000      ; 0.309      ;
; 0.266 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|b1_dffe_0[18]                                                                                        ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_l8s:auto_generated|mac_out4~DATAOUT3                                            ; iclock       ; iclock      ; 0.000        ; 0.000      ; 0.309      ;
; 0.266 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|b1_dffe_0[18]                                                                                        ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_l8s:auto_generated|mac_out4~DATAOUT4                                            ; iclock       ; iclock      ; 0.000        ; 0.000      ; 0.309      ;
; 0.266 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|b1_dffe_0[18]                                                                                        ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_l8s:auto_generated|mac_out4~DATAOUT5                                            ; iclock       ; iclock      ; 0.000        ; 0.000      ; 0.309      ;
; 0.266 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|b1_dffe_0[18]                                                                                        ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_l8s:auto_generated|mac_out4~DATAOUT6                                            ; iclock       ; iclock      ; 0.000        ; 0.000      ; 0.309      ;
; 0.266 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|b1_dffe_0[18]                                                                                        ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_l8s:auto_generated|mac_out4~DATAOUT7                                            ; iclock       ; iclock      ; 0.000        ; 0.000      ; 0.309      ;
; 0.266 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|b1_dffe_0[18]                                                                                        ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_l8s:auto_generated|mac_out4~DATAOUT8                                            ; iclock       ; iclock      ; 0.000        ; 0.000      ; 0.309      ;
; 0.266 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|b1_dffe_0[18]                                                                                        ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_l8s:auto_generated|mac_out4~DATAOUT9                                            ; iclock       ; iclock      ; 0.000        ; 0.000      ; 0.309      ;
; 0.266 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|b1_dffe_0[18]                                                                                        ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_l8s:auto_generated|mac_out4~DATAOUT10                                           ; iclock       ; iclock      ; 0.000        ; 0.000      ; 0.309      ;
; 0.266 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|b1_dffe_0[18]                                                                                        ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_l8s:auto_generated|mac_out4~DATAOUT11                                           ; iclock       ; iclock      ; 0.000        ; 0.000      ; 0.309      ;
; 0.266 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|b1_dffe_0[18]                                                                                        ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_l8s:auto_generated|mac_out4~DATAOUT12                                           ; iclock       ; iclock      ; 0.000        ; 0.000      ; 0.309      ;
; 0.266 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|b1_dffe_0[18]                                                                                        ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_l8s:auto_generated|mac_out4~DATAOUT13                                           ; iclock       ; iclock      ; 0.000        ; 0.000      ; 0.309      ;
; 0.266 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|b1_dffe_0[18]                                                                                        ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_l8s:auto_generated|mac_out4~DATAOUT14                                           ; iclock       ; iclock      ; 0.000        ; 0.000      ; 0.309      ;
; 0.266 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|b1_dffe_0[18]                                                                                        ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_l8s:auto_generated|mac_out4~DATAOUT15                                           ; iclock       ; iclock      ; 0.000        ; 0.000      ; 0.309      ;
; 0.266 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|b1_dffe_0[18]                                                                                        ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_l8s:auto_generated|mac_out4~DATAOUT16                                           ; iclock       ; iclock      ; 0.000        ; 0.000      ; 0.309      ;
; 0.266 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|b1_dffe_0[18]                                                                                        ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_l8s:auto_generated|mac_out4~DATAOUT17                                           ; iclock       ; iclock      ; 0.000        ; 0.000      ; 0.309      ;
; 0.266 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|e1_dffe_1[0]                                                                                         ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|lpm_mult:q_partial_1|mult_n8s:auto_generated|result[16]                                                        ; iclock       ; iclock      ; 0.000        ; 0.000      ; 0.309      ;
; 0.266 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|e1_dffe_1[0]                                                                                         ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|lpm_mult:q_partial_1|mult_n8s:auto_generated|result[17]                                                        ; iclock       ; iclock      ; 0.000        ; 0.000      ; 0.309      ;
; 0.266 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|e1_dffe_1[0]                                                                                         ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|lpm_mult:q_partial_1|mult_n8s:auto_generated|result[18]                                                        ; iclock       ; iclock      ; 0.000        ; 0.000      ; 0.309      ;
; 0.266 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|e1_dffe_1[0]                                                                                         ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|lpm_mult:q_partial_1|mult_n8s:auto_generated|result[19]                                                        ; iclock       ; iclock      ; 0.000        ; 0.000      ; 0.309      ;
; 0.266 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|e1_dffe_1[0]                                                                                         ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|lpm_mult:q_partial_1|mult_n8s:auto_generated|result[20]                                                        ; iclock       ; iclock      ; 0.000        ; 0.000      ; 0.309      ;
; 0.266 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|e1_dffe_1[0]                                                                                         ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|lpm_mult:q_partial_1|mult_n8s:auto_generated|result[21]                                                        ; iclock       ; iclock      ; 0.000        ; 0.000      ; 0.309      ;
; 0.266 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|e1_dffe_1[0]                                                                                         ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|lpm_mult:q_partial_1|mult_n8s:auto_generated|result[22]                                                        ; iclock       ; iclock      ; 0.000        ; 0.000      ; 0.309      ;
; 0.266 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|e1_dffe_1[0]                                                                                         ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|lpm_mult:q_partial_1|mult_n8s:auto_generated|result[23]                                                        ; iclock       ; iclock      ; 0.000        ; 0.000      ; 0.309      ;
; 0.266 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|e1_dffe_1[0]                                                                                         ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|lpm_mult:q_partial_1|mult_n8s:auto_generated|result[24]                                                        ; iclock       ; iclock      ; 0.000        ; 0.000      ; 0.309      ;
; 0.266 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|e1_dffe_1[0]                                                                                         ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|lpm_mult:q_partial_1|mult_n8s:auto_generated|result[25]                                                        ; iclock       ; iclock      ; 0.000        ; 0.000      ; 0.309      ;
; 0.266 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|e1_dffe_1[0]                                                                                         ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|lpm_mult:q_partial_1|mult_n8s:auto_generated|result[26]                                                        ; iclock       ; iclock      ; 0.000        ; 0.000      ; 0.309      ;
; 0.266 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|e1_dffe_1[0]                                                                                         ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|lpm_mult:q_partial_1|mult_n8s:auto_generated|result[27]                                                        ; iclock       ; iclock      ; 0.000        ; 0.000      ; 0.309      ;
; 0.266 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|e1_dffe_1[0]                                                                                         ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|lpm_mult:q_partial_1|mult_n8s:auto_generated|result[28]                                                        ; iclock       ; iclock      ; 0.000        ; 0.000      ; 0.309      ;
; 0.266 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|e1_dffe_1[0]                                                                                         ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|lpm_mult:q_partial_1|mult_n8s:auto_generated|result[29]                                                        ; iclock       ; iclock      ; 0.000        ; 0.000      ; 0.309      ;
; 0.266 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|e1_dffe_1[0]                                                                                         ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|lpm_mult:q_partial_1|mult_n8s:auto_generated|result[30]                                                        ; iclock       ; iclock      ; 0.000        ; 0.000      ; 0.309      ;
; 0.266 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|e1_dffe_1[0]                                                                                         ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|lpm_mult:q_partial_1|mult_n8s:auto_generated|result[31]                                                        ; iclock       ; iclock      ; 0.000        ; 0.000      ; 0.309      ;
; 0.266 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|e1_dffe_1[0]                                                                                         ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|lpm_mult:q_partial_1|mult_n8s:auto_generated|result[32]                                                        ; iclock       ; iclock      ; 0.000        ; 0.000      ; 0.309      ;
; 0.266 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|b1_dffe_0[19]                                                                                        ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_l8s:auto_generated|mac_out4~DATAOUT1                                            ; iclock       ; iclock      ; 0.000        ; 0.000      ; 0.309      ;
; 0.266 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|b1_dffe_0[19]                                                                                        ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_l8s:auto_generated|mac_out4~DATAOUT2                                            ; iclock       ; iclock      ; 0.000        ; 0.000      ; 0.309      ;
; 0.266 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|b1_dffe_0[20]                                                                                        ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_l8s:auto_generated|mac_out4~DATAOUT2                                            ; iclock       ; iclock      ; 0.000        ; 0.000      ; 0.309      ;
; 0.266 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|b1_dffe_0[19]                                                                                        ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_l8s:auto_generated|mac_out4~DATAOUT3                                            ; iclock       ; iclock      ; 0.000        ; 0.000      ; 0.309      ;
; 0.266 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|b1_dffe_0[20]                                                                                        ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_l8s:auto_generated|mac_out4~DATAOUT3                                            ; iclock       ; iclock      ; 0.000        ; 0.000      ; 0.309      ;
; 0.266 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|b1_dffe_0[21]                                                                                        ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_l8s:auto_generated|mac_out4~DATAOUT3                                            ; iclock       ; iclock      ; 0.000        ; 0.000      ; 0.309      ;
; 0.266 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|b1_dffe_0[19]                                                                                        ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_l8s:auto_generated|mac_out4~DATAOUT4                                            ; iclock       ; iclock      ; 0.000        ; 0.000      ; 0.309      ;
; 0.266 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|b1_dffe_0[20]                                                                                        ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_l8s:auto_generated|mac_out4~DATAOUT4                                            ; iclock       ; iclock      ; 0.000        ; 0.000      ; 0.309      ;
; 0.266 ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|b1_dffe_0[21]                                                                                        ; div_s:div1|div_s_altfp_div_vtj:div_s_altfp_div_vtj_component|div_s_altfp_div_pst_75h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_l8s:auto_generated|mac_out4~DATAOUT4                                            ; iclock       ; iclock      ; 0.000        ; 0.000      ; 0.309      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'iclock'                                                                                                                                                                                                                                                              ;
+--------+--------------+----------------+------------------+--------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                                                                                                                                                                                                              ;
+--------+--------------+----------------+------------------+--------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; iclock ; Rise       ; add_sub:add1|add_sub_altfp_add_sub_9vm:add_sub_altfp_add_sub_9vm_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0                    ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; iclock ; Rise       ; add_sub:add1|add_sub_altfp_add_sub_9vm:add_sub_altfp_add_sub_9vm_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0                    ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; iclock ; Rise       ; add_sub:add1|add_sub_altfp_add_sub_9vm:add_sub_altfp_add_sub_9vm_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; iclock ; Rise       ; add_sub:add1|add_sub_altfp_add_sub_9vm:add_sub_altfp_add_sub_9vm_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; iclock ; Rise       ; add_sub:add1|add_sub_altfp_add_sub_9vm:add_sub_altfp_add_sub_9vm_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; iclock ; Rise       ; add_sub:add1|add_sub_altfp_add_sub_9vm:add_sub_altfp_add_sub_9vm_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; iclock ; Rise       ; add_sub:add1|add_sub_altfp_add_sub_9vm:add_sub_altfp_add_sub_9vm_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; iclock ; Rise       ; add_sub:add1|add_sub_altfp_add_sub_9vm:add_sub_altfp_add_sub_9vm_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; iclock ; Rise       ; add_sub:add1|add_sub_altfp_add_sub_9vm:add_sub_altfp_add_sub_9vm_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; iclock ; Rise       ; add_sub:add1|add_sub_altfp_add_sub_9vm:add_sub_altfp_add_sub_9vm_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; iclock ; Rise       ; add_sub:add1|add_sub_altfp_add_sub_9vm:add_sub_altfp_add_sub_9vm_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg10 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; iclock ; Rise       ; add_sub:add1|add_sub_altfp_add_sub_9vm:add_sub_altfp_add_sub_9vm_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg10 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; iclock ; Rise       ; add_sub:add1|add_sub_altfp_add_sub_9vm:add_sub_altfp_add_sub_9vm_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg11 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; iclock ; Rise       ; add_sub:add1|add_sub_altfp_add_sub_9vm:add_sub_altfp_add_sub_9vm_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg11 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; iclock ; Rise       ; add_sub:add1|add_sub_altfp_add_sub_9vm:add_sub_altfp_add_sub_9vm_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg12 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; iclock ; Rise       ; add_sub:add1|add_sub_altfp_add_sub_9vm:add_sub_altfp_add_sub_9vm_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg12 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; iclock ; Rise       ; add_sub:add1|add_sub_altfp_add_sub_9vm:add_sub_altfp_add_sub_9vm_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg13 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; iclock ; Rise       ; add_sub:add1|add_sub_altfp_add_sub_9vm:add_sub_altfp_add_sub_9vm_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg13 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; iclock ; Rise       ; add_sub:add1|add_sub_altfp_add_sub_9vm:add_sub_altfp_add_sub_9vm_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg14 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; iclock ; Rise       ; add_sub:add1|add_sub_altfp_add_sub_9vm:add_sub_altfp_add_sub_9vm_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg14 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; iclock ; Rise       ; add_sub:add1|add_sub_altfp_add_sub_9vm:add_sub_altfp_add_sub_9vm_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg15 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; iclock ; Rise       ; add_sub:add1|add_sub_altfp_add_sub_9vm:add_sub_altfp_add_sub_9vm_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg15 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; iclock ; Rise       ; add_sub:add1|add_sub_altfp_add_sub_9vm:add_sub_altfp_add_sub_9vm_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg16 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; iclock ; Rise       ; add_sub:add1|add_sub_altfp_add_sub_9vm:add_sub_altfp_add_sub_9vm_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg16 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; iclock ; Rise       ; add_sub:add1|add_sub_altfp_add_sub_9vm:add_sub_altfp_add_sub_9vm_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg17 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; iclock ; Rise       ; add_sub:add1|add_sub_altfp_add_sub_9vm:add_sub_altfp_add_sub_9vm_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg17 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; iclock ; Rise       ; add_sub:add1|add_sub_altfp_add_sub_9vm:add_sub_altfp_add_sub_9vm_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg18 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; iclock ; Rise       ; add_sub:add1|add_sub_altfp_add_sub_9vm:add_sub_altfp_add_sub_9vm_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg18 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; iclock ; Rise       ; add_sub:add1|add_sub_altfp_add_sub_9vm:add_sub_altfp_add_sub_9vm_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg19 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; iclock ; Rise       ; add_sub:add1|add_sub_altfp_add_sub_9vm:add_sub_altfp_add_sub_9vm_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg19 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; iclock ; Rise       ; add_sub:add1|add_sub_altfp_add_sub_9vm:add_sub_altfp_add_sub_9vm_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; iclock ; Rise       ; add_sub:add1|add_sub_altfp_add_sub_9vm:add_sub_altfp_add_sub_9vm_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; iclock ; Rise       ; add_sub:add1|add_sub_altfp_add_sub_9vm:add_sub_altfp_add_sub_9vm_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg20 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; iclock ; Rise       ; add_sub:add1|add_sub_altfp_add_sub_9vm:add_sub_altfp_add_sub_9vm_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg20 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; iclock ; Rise       ; add_sub:add1|add_sub_altfp_add_sub_9vm:add_sub_altfp_add_sub_9vm_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg21 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; iclock ; Rise       ; add_sub:add1|add_sub_altfp_add_sub_9vm:add_sub_altfp_add_sub_9vm_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg21 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; iclock ; Rise       ; add_sub:add1|add_sub_altfp_add_sub_9vm:add_sub_altfp_add_sub_9vm_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg22 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; iclock ; Rise       ; add_sub:add1|add_sub_altfp_add_sub_9vm:add_sub_altfp_add_sub_9vm_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg22 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; iclock ; Rise       ; add_sub:add1|add_sub_altfp_add_sub_9vm:add_sub_altfp_add_sub_9vm_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg23 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; iclock ; Rise       ; add_sub:add1|add_sub_altfp_add_sub_9vm:add_sub_altfp_add_sub_9vm_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg23 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; iclock ; Rise       ; add_sub:add1|add_sub_altfp_add_sub_9vm:add_sub_altfp_add_sub_9vm_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg24 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; iclock ; Rise       ; add_sub:add1|add_sub_altfp_add_sub_9vm:add_sub_altfp_add_sub_9vm_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg24 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; iclock ; Rise       ; add_sub:add1|add_sub_altfp_add_sub_9vm:add_sub_altfp_add_sub_9vm_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg25 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; iclock ; Rise       ; add_sub:add1|add_sub_altfp_add_sub_9vm:add_sub_altfp_add_sub_9vm_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg25 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; iclock ; Rise       ; add_sub:add1|add_sub_altfp_add_sub_9vm:add_sub_altfp_add_sub_9vm_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg26 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; iclock ; Rise       ; add_sub:add1|add_sub_altfp_add_sub_9vm:add_sub_altfp_add_sub_9vm_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg26 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; iclock ; Rise       ; add_sub:add1|add_sub_altfp_add_sub_9vm:add_sub_altfp_add_sub_9vm_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg27 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; iclock ; Rise       ; add_sub:add1|add_sub_altfp_add_sub_9vm:add_sub_altfp_add_sub_9vm_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg27 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; iclock ; Rise       ; add_sub:add1|add_sub_altfp_add_sub_9vm:add_sub_altfp_add_sub_9vm_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg28 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; iclock ; Rise       ; add_sub:add1|add_sub_altfp_add_sub_9vm:add_sub_altfp_add_sub_9vm_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg28 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; iclock ; Rise       ; add_sub:add1|add_sub_altfp_add_sub_9vm:add_sub_altfp_add_sub_9vm_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg29 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; iclock ; Rise       ; add_sub:add1|add_sub_altfp_add_sub_9vm:add_sub_altfp_add_sub_9vm_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg29 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; iclock ; Rise       ; add_sub:add1|add_sub_altfp_add_sub_9vm:add_sub_altfp_add_sub_9vm_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; iclock ; Rise       ; add_sub:add1|add_sub_altfp_add_sub_9vm:add_sub_altfp_add_sub_9vm_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; iclock ; Rise       ; add_sub:add1|add_sub_altfp_add_sub_9vm:add_sub_altfp_add_sub_9vm_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg30 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; iclock ; Rise       ; add_sub:add1|add_sub_altfp_add_sub_9vm:add_sub_altfp_add_sub_9vm_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg30 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; iclock ; Rise       ; add_sub:add1|add_sub_altfp_add_sub_9vm:add_sub_altfp_add_sub_9vm_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg31 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; iclock ; Rise       ; add_sub:add1|add_sub_altfp_add_sub_9vm:add_sub_altfp_add_sub_9vm_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg31 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; iclock ; Rise       ; add_sub:add1|add_sub_altfp_add_sub_9vm:add_sub_altfp_add_sub_9vm_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg32 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; iclock ; Rise       ; add_sub:add1|add_sub_altfp_add_sub_9vm:add_sub_altfp_add_sub_9vm_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg32 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; iclock ; Rise       ; add_sub:add1|add_sub_altfp_add_sub_9vm:add_sub_altfp_add_sub_9vm_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg33 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; iclock ; Rise       ; add_sub:add1|add_sub_altfp_add_sub_9vm:add_sub_altfp_add_sub_9vm_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg33 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; iclock ; Rise       ; add_sub:add1|add_sub_altfp_add_sub_9vm:add_sub_altfp_add_sub_9vm_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg34 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; iclock ; Rise       ; add_sub:add1|add_sub_altfp_add_sub_9vm:add_sub_altfp_add_sub_9vm_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg34 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; iclock ; Rise       ; add_sub:add1|add_sub_altfp_add_sub_9vm:add_sub_altfp_add_sub_9vm_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg35 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; iclock ; Rise       ; add_sub:add1|add_sub_altfp_add_sub_9vm:add_sub_altfp_add_sub_9vm_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg35 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; iclock ; Rise       ; add_sub:add1|add_sub_altfp_add_sub_9vm:add_sub_altfp_add_sub_9vm_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; iclock ; Rise       ; add_sub:add1|add_sub_altfp_add_sub_9vm:add_sub_altfp_add_sub_9vm_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; iclock ; Rise       ; add_sub:add1|add_sub_altfp_add_sub_9vm:add_sub_altfp_add_sub_9vm_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; iclock ; Rise       ; add_sub:add1|add_sub_altfp_add_sub_9vm:add_sub_altfp_add_sub_9vm_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; iclock ; Rise       ; add_sub:add1|add_sub_altfp_add_sub_9vm:add_sub_altfp_add_sub_9vm_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg6  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; iclock ; Rise       ; add_sub:add1|add_sub_altfp_add_sub_9vm:add_sub_altfp_add_sub_9vm_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg6  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; iclock ; Rise       ; add_sub:add1|add_sub_altfp_add_sub_9vm:add_sub_altfp_add_sub_9vm_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg7  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; iclock ; Rise       ; add_sub:add1|add_sub_altfp_add_sub_9vm:add_sub_altfp_add_sub_9vm_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg7  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; iclock ; Rise       ; add_sub:add1|add_sub_altfp_add_sub_9vm:add_sub_altfp_add_sub_9vm_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg8  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; iclock ; Rise       ; add_sub:add1|add_sub_altfp_add_sub_9vm:add_sub_altfp_add_sub_9vm_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg8  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; iclock ; Rise       ; add_sub:add1|add_sub_altfp_add_sub_9vm:add_sub_altfp_add_sub_9vm_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg9  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; iclock ; Rise       ; add_sub:add1|add_sub_altfp_add_sub_9vm:add_sub_altfp_add_sub_9vm_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg9  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; iclock ; Rise       ; add_sub:add1|add_sub_altfp_add_sub_9vm:add_sub_altfp_add_sub_9vm_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; iclock ; Rise       ; add_sub:add1|add_sub_altfp_add_sub_9vm:add_sub_altfp_add_sub_9vm_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; iclock ; Rise       ; add_sub:add1|add_sub_altfp_add_sub_9vm:add_sub_altfp_add_sub_9vm_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~portb_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; iclock ; Rise       ; add_sub:add1|add_sub_altfp_add_sub_9vm:add_sub_altfp_add_sub_9vm_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~portb_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; iclock ; Rise       ; add_sub:add1|add_sub_altfp_add_sub_9vm:add_sub_altfp_add_sub_9vm_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~portb_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; iclock ; Rise       ; add_sub:add1|add_sub_altfp_add_sub_9vm:add_sub_altfp_add_sub_9vm_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~portb_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; iclock ; Rise       ; add_sub:add1|add_sub_altfp_add_sub_9vm:add_sub_altfp_add_sub_9vm_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a1                    ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; iclock ; Rise       ; add_sub:add1|add_sub_altfp_add_sub_9vm:add_sub_altfp_add_sub_9vm_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a1                    ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; iclock ; Rise       ; add_sub:add1|add_sub_altfp_add_sub_9vm:add_sub_altfp_add_sub_9vm_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a10                   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; iclock ; Rise       ; add_sub:add1|add_sub_altfp_add_sub_9vm:add_sub_altfp_add_sub_9vm_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a10                   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; iclock ; Rise       ; add_sub:add1|add_sub_altfp_add_sub_9vm:add_sub_altfp_add_sub_9vm_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a10~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; iclock ; Rise       ; add_sub:add1|add_sub_altfp_add_sub_9vm:add_sub_altfp_add_sub_9vm_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a10~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; iclock ; Rise       ; add_sub:add1|add_sub_altfp_add_sub_9vm:add_sub_altfp_add_sub_9vm_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a11                   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; iclock ; Rise       ; add_sub:add1|add_sub_altfp_add_sub_9vm:add_sub_altfp_add_sub_9vm_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a11                   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; iclock ; Rise       ; add_sub:add1|add_sub_altfp_add_sub_9vm:add_sub_altfp_add_sub_9vm_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a11~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; iclock ; Rise       ; add_sub:add1|add_sub_altfp_add_sub_9vm:add_sub_altfp_add_sub_9vm_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a11~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; iclock ; Rise       ; add_sub:add1|add_sub_altfp_add_sub_9vm:add_sub_altfp_add_sub_9vm_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a12                   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; iclock ; Rise       ; add_sub:add1|add_sub_altfp_add_sub_9vm:add_sub_altfp_add_sub_9vm_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a12                   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; iclock ; Rise       ; add_sub:add1|add_sub_altfp_add_sub_9vm:add_sub_altfp_add_sub_9vm_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a12~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; iclock ; Rise       ; add_sub:add1|add_sub_altfp_add_sub_9vm:add_sub_altfp_add_sub_9vm_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a12~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; iclock ; Rise       ; add_sub:add1|add_sub_altfp_add_sub_9vm:add_sub_altfp_add_sub_9vm_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a13                   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; iclock ; Rise       ; add_sub:add1|add_sub_altfp_add_sub_9vm:add_sub_altfp_add_sub_9vm_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a13                   ;
+--------+--------------+----------------+------------------+--------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'icontrol[0]'                                                                  ;
+--------+--------------+----------------+------------------+-------------+------------+-------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock       ; Clock Edge ; Target                  ;
+--------+--------------+----------------+------------------+-------------+------------+-------------------------+
; -1.222 ; 1.000        ; 2.222          ; Port Rate        ; icontrol[0] ; Rise       ; icontrol[0]             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; icontrol[0] ; Rise       ; Mux38~0clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; icontrol[0] ; Rise       ; Mux38~0clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; icontrol[0] ; Rise       ; Mux38~0clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; icontrol[0] ; Rise       ; Mux38~0clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; icontrol[0] ; Rise       ; Mux38~0|combout         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; icontrol[0] ; Rise       ; Mux38~0|combout         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; icontrol[0] ; Rise       ; Mux38~0|datad           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; icontrol[0] ; Rise       ; Mux38~0|datad           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; icontrol[0] ; Rise       ; icontrol[0]|combout     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; icontrol[0] ; Rise       ; icontrol[0]|combout     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; icontrol[0] ; Rise       ; onan$latch              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; icontrol[0] ; Rise       ; onan$latch              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; icontrol[0] ; Rise       ; onan$latch|datab        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; icontrol[0] ; Rise       ; onan$latch|datab        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; icontrol[0] ; Rise       ; ooverflow$latch         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; icontrol[0] ; Rise       ; ooverflow$latch         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; icontrol[0] ; Rise       ; ooverflow$latch|dataa   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; icontrol[0] ; Rise       ; ooverflow$latch|dataa   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; icontrol[0] ; Rise       ; ounderflow$latch        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; icontrol[0] ; Rise       ; ounderflow$latch        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; icontrol[0] ; Rise       ; ounderflow$latch|datad  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; icontrol[0] ; Rise       ; ounderflow$latch|datad  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; icontrol[0] ; Rise       ; ozero$latch             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; icontrol[0] ; Rise       ; ozero$latch             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; icontrol[0] ; Rise       ; ozero$latch|datad       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; icontrol[0] ; Rise       ; ozero$latch|datad       ;
+--------+--------------+----------------+------------------+-------------+------------+-------------------------+


+-----------------------------------------------------------------------------+
; Setup Times                                                                 ;
+--------------+-------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port  ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+-------------+--------+--------+------------+-----------------+
; idataa[*]    ; iclock      ; 7.680  ; 7.680  ; Rise       ; iclock          ;
;  idataa[0]   ; iclock      ; 7.145  ; 7.145  ; Rise       ; iclock          ;
;  idataa[1]   ; iclock      ; 7.068  ; 7.068  ; Rise       ; iclock          ;
;  idataa[2]   ; iclock      ; 6.998  ; 6.998  ; Rise       ; iclock          ;
;  idataa[3]   ; iclock      ; 6.899  ; 6.899  ; Rise       ; iclock          ;
;  idataa[4]   ; iclock      ; 6.929  ; 6.929  ; Rise       ; iclock          ;
;  idataa[5]   ; iclock      ; 6.798  ; 6.798  ; Rise       ; iclock          ;
;  idataa[6]   ; iclock      ; 6.586  ; 6.586  ; Rise       ; iclock          ;
;  idataa[7]   ; iclock      ; 6.705  ; 6.705  ; Rise       ; iclock          ;
;  idataa[8]   ; iclock      ; 6.784  ; 6.784  ; Rise       ; iclock          ;
;  idataa[9]   ; iclock      ; 6.895  ; 6.895  ; Rise       ; iclock          ;
;  idataa[10]  ; iclock      ; 6.642  ; 6.642  ; Rise       ; iclock          ;
;  idataa[11]  ; iclock      ; 7.356  ; 7.356  ; Rise       ; iclock          ;
;  idataa[12]  ; iclock      ; 7.429  ; 7.429  ; Rise       ; iclock          ;
;  idataa[13]  ; iclock      ; 7.171  ; 7.171  ; Rise       ; iclock          ;
;  idataa[14]  ; iclock      ; 7.447  ; 7.447  ; Rise       ; iclock          ;
;  idataa[15]  ; iclock      ; 7.328  ; 7.328  ; Rise       ; iclock          ;
;  idataa[16]  ; iclock      ; 6.823  ; 6.823  ; Rise       ; iclock          ;
;  idataa[17]  ; iclock      ; 6.758  ; 6.758  ; Rise       ; iclock          ;
;  idataa[18]  ; iclock      ; 6.660  ; 6.660  ; Rise       ; iclock          ;
;  idataa[19]  ; iclock      ; 7.526  ; 7.526  ; Rise       ; iclock          ;
;  idataa[20]  ; iclock      ; 6.956  ; 6.956  ; Rise       ; iclock          ;
;  idataa[21]  ; iclock      ; 7.439  ; 7.439  ; Rise       ; iclock          ;
;  idataa[22]  ; iclock      ; 6.787  ; 6.787  ; Rise       ; iclock          ;
;  idataa[23]  ; iclock      ; 7.467  ; 7.467  ; Rise       ; iclock          ;
;  idataa[24]  ; iclock      ; 7.193  ; 7.193  ; Rise       ; iclock          ;
;  idataa[25]  ; iclock      ; 7.680  ; 7.680  ; Rise       ; iclock          ;
;  idataa[26]  ; iclock      ; 7.048  ; 7.048  ; Rise       ; iclock          ;
;  idataa[27]  ; iclock      ; 7.601  ; 7.601  ; Rise       ; iclock          ;
;  idataa[28]  ; iclock      ; 7.249  ; 7.249  ; Rise       ; iclock          ;
;  idataa[29]  ; iclock      ; 7.097  ; 7.097  ; Rise       ; iclock          ;
;  idataa[30]  ; iclock      ; 7.011  ; 7.011  ; Rise       ; iclock          ;
;  idataa[31]  ; iclock      ; 3.763  ; 3.763  ; Rise       ; iclock          ;
; idatab[*]    ; iclock      ; 7.696  ; 7.696  ; Rise       ; iclock          ;
;  idatab[0]   ; iclock      ; 6.997  ; 6.997  ; Rise       ; iclock          ;
;  idatab[1]   ; iclock      ; 6.911  ; 6.911  ; Rise       ; iclock          ;
;  idatab[2]   ; iclock      ; 6.985  ; 6.985  ; Rise       ; iclock          ;
;  idatab[3]   ; iclock      ; 6.984  ; 6.984  ; Rise       ; iclock          ;
;  idatab[4]   ; iclock      ; 7.242  ; 7.242  ; Rise       ; iclock          ;
;  idatab[5]   ; iclock      ; 7.061  ; 7.061  ; Rise       ; iclock          ;
;  idatab[6]   ; iclock      ; 7.547  ; 7.547  ; Rise       ; iclock          ;
;  idatab[7]   ; iclock      ; 7.364  ; 7.364  ; Rise       ; iclock          ;
;  idatab[8]   ; iclock      ; 6.820  ; 6.820  ; Rise       ; iclock          ;
;  idatab[9]   ; iclock      ; 6.767  ; 6.767  ; Rise       ; iclock          ;
;  idatab[10]  ; iclock      ; 6.884  ; 6.884  ; Rise       ; iclock          ;
;  idatab[11]  ; iclock      ; 7.390  ; 7.390  ; Rise       ; iclock          ;
;  idatab[12]  ; iclock      ; 7.390  ; 7.390  ; Rise       ; iclock          ;
;  idatab[13]  ; iclock      ; 7.057  ; 7.057  ; Rise       ; iclock          ;
;  idatab[14]  ; iclock      ; 7.581  ; 7.581  ; Rise       ; iclock          ;
;  idatab[15]  ; iclock      ; 7.370  ; 7.370  ; Rise       ; iclock          ;
;  idatab[16]  ; iclock      ; 6.792  ; 6.792  ; Rise       ; iclock          ;
;  idatab[17]  ; iclock      ; 7.047  ; 7.047  ; Rise       ; iclock          ;
;  idatab[18]  ; iclock      ; 7.298  ; 7.298  ; Rise       ; iclock          ;
;  idatab[19]  ; iclock      ; 7.328  ; 7.328  ; Rise       ; iclock          ;
;  idatab[20]  ; iclock      ; 7.696  ; 7.696  ; Rise       ; iclock          ;
;  idatab[21]  ; iclock      ; 7.568  ; 7.568  ; Rise       ; iclock          ;
;  idatab[22]  ; iclock      ; 7.347  ; 7.347  ; Rise       ; iclock          ;
;  idatab[23]  ; iclock      ; 7.045  ; 7.045  ; Rise       ; iclock          ;
;  idatab[24]  ; iclock      ; 7.299  ; 7.299  ; Rise       ; iclock          ;
;  idatab[25]  ; iclock      ; 7.116  ; 7.116  ; Rise       ; iclock          ;
;  idatab[26]  ; iclock      ; 7.229  ; 7.229  ; Rise       ; iclock          ;
;  idatab[27]  ; iclock      ; 7.619  ; 7.619  ; Rise       ; iclock          ;
;  idatab[28]  ; iclock      ; 7.293  ; 7.293  ; Rise       ; iclock          ;
;  idatab[29]  ; iclock      ; 5.152  ; 5.152  ; Rise       ; iclock          ;
;  idatab[30]  ; iclock      ; 5.012  ; 5.012  ; Rise       ; iclock          ;
;  idatab[31]  ; iclock      ; 3.556  ; 3.556  ; Rise       ; iclock          ;
; icontrol[*]  ; icontrol[0] ; 2.955  ; 2.955  ; Rise       ; icontrol[0]     ;
;  icontrol[0] ; icontrol[0] ; -0.163 ; -0.163 ; Rise       ; icontrol[0]     ;
;  icontrol[1] ; icontrol[0] ; 2.881  ; 2.881  ; Rise       ; icontrol[0]     ;
;  icontrol[2] ; icontrol[0] ; 2.955  ; 2.955  ; Rise       ; icontrol[0]     ;
;  icontrol[3] ; icontrol[0] ; 2.256  ; 2.256  ; Rise       ; icontrol[0]     ;
+--------------+-------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------------+
; Hold Times                                                                  ;
+--------------+-------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port  ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+-------------+--------+--------+------------+-----------------+
; idataa[*]    ; iclock      ; -1.776 ; -1.776 ; Rise       ; iclock          ;
;  idataa[0]   ; iclock      ; -2.673 ; -2.673 ; Rise       ; iclock          ;
;  idataa[1]   ; iclock      ; -2.243 ; -2.243 ; Rise       ; iclock          ;
;  idataa[2]   ; iclock      ; -1.910 ; -1.910 ; Rise       ; iclock          ;
;  idataa[3]   ; iclock      ; -1.896 ; -1.896 ; Rise       ; iclock          ;
;  idataa[4]   ; iclock      ; -2.089 ; -2.089 ; Rise       ; iclock          ;
;  idataa[5]   ; iclock      ; -2.430 ; -2.430 ; Rise       ; iclock          ;
;  idataa[6]   ; iclock      ; -2.437 ; -2.437 ; Rise       ; iclock          ;
;  idataa[7]   ; iclock      ; -2.319 ; -2.319 ; Rise       ; iclock          ;
;  idataa[8]   ; iclock      ; -2.057 ; -2.057 ; Rise       ; iclock          ;
;  idataa[9]   ; iclock      ; -2.045 ; -2.045 ; Rise       ; iclock          ;
;  idataa[10]  ; iclock      ; -1.776 ; -1.776 ; Rise       ; iclock          ;
;  idataa[11]  ; iclock      ; -1.996 ; -1.996 ; Rise       ; iclock          ;
;  idataa[12]  ; iclock      ; -2.311 ; -2.311 ; Rise       ; iclock          ;
;  idataa[13]  ; iclock      ; -1.962 ; -1.962 ; Rise       ; iclock          ;
;  idataa[14]  ; iclock      ; -2.252 ; -2.252 ; Rise       ; iclock          ;
;  idataa[15]  ; iclock      ; -2.484 ; -2.484 ; Rise       ; iclock          ;
;  idataa[16]  ; iclock      ; -2.278 ; -2.278 ; Rise       ; iclock          ;
;  idataa[17]  ; iclock      ; -1.917 ; -1.917 ; Rise       ; iclock          ;
;  idataa[18]  ; iclock      ; -2.056 ; -2.056 ; Rise       ; iclock          ;
;  idataa[19]  ; iclock      ; -2.005 ; -2.005 ; Rise       ; iclock          ;
;  idataa[20]  ; iclock      ; -2.150 ; -2.150 ; Rise       ; iclock          ;
;  idataa[21]  ; iclock      ; -2.211 ; -2.211 ; Rise       ; iclock          ;
;  idataa[22]  ; iclock      ; -2.276 ; -2.276 ; Rise       ; iclock          ;
;  idataa[23]  ; iclock      ; -2.410 ; -2.410 ; Rise       ; iclock          ;
;  idataa[24]  ; iclock      ; -2.032 ; -2.032 ; Rise       ; iclock          ;
;  idataa[25]  ; iclock      ; -2.296 ; -2.296 ; Rise       ; iclock          ;
;  idataa[26]  ; iclock      ; -1.947 ; -1.947 ; Rise       ; iclock          ;
;  idataa[27]  ; iclock      ; -2.052 ; -2.052 ; Rise       ; iclock          ;
;  idataa[28]  ; iclock      ; -1.991 ; -1.991 ; Rise       ; iclock          ;
;  idataa[29]  ; iclock      ; -1.927 ; -1.927 ; Rise       ; iclock          ;
;  idataa[30]  ; iclock      ; -1.964 ; -1.964 ; Rise       ; iclock          ;
;  idataa[31]  ; iclock      ; -2.155 ; -2.155 ; Rise       ; iclock          ;
; idatab[*]    ; iclock      ; 0.064  ; 0.064  ; Rise       ; iclock          ;
;  idatab[0]   ; iclock      ; -2.081 ; -2.081 ; Rise       ; iclock          ;
;  idatab[1]   ; iclock      ; -2.171 ; -2.171 ; Rise       ; iclock          ;
;  idatab[2]   ; iclock      ; -2.334 ; -2.334 ; Rise       ; iclock          ;
;  idatab[3]   ; iclock      ; -2.164 ; -2.164 ; Rise       ; iclock          ;
;  idatab[4]   ; iclock      ; -2.141 ; -2.141 ; Rise       ; iclock          ;
;  idatab[5]   ; iclock      ; -2.441 ; -2.441 ; Rise       ; iclock          ;
;  idatab[6]   ; iclock      ; -2.282 ; -2.282 ; Rise       ; iclock          ;
;  idatab[7]   ; iclock      ; -2.259 ; -2.259 ; Rise       ; iclock          ;
;  idatab[8]   ; iclock      ; -2.002 ; -2.002 ; Rise       ; iclock          ;
;  idatab[9]   ; iclock      ; -2.222 ; -2.222 ; Rise       ; iclock          ;
;  idatab[10]  ; iclock      ; -2.035 ; -2.035 ; Rise       ; iclock          ;
;  idatab[11]  ; iclock      ; -2.094 ; -2.094 ; Rise       ; iclock          ;
;  idatab[12]  ; iclock      ; -1.975 ; -1.975 ; Rise       ; iclock          ;
;  idatab[13]  ; iclock      ; -2.484 ; -2.484 ; Rise       ; iclock          ;
;  idatab[14]  ; iclock      ; -2.470 ; -2.470 ; Rise       ; iclock          ;
;  idatab[15]  ; iclock      ; -1.851 ; -1.851 ; Rise       ; iclock          ;
;  idatab[16]  ; iclock      ; -1.882 ; -1.882 ; Rise       ; iclock          ;
;  idatab[17]  ; iclock      ; -2.069 ; -2.069 ; Rise       ; iclock          ;
;  idatab[18]  ; iclock      ; -1.966 ; -1.966 ; Rise       ; iclock          ;
;  idatab[19]  ; iclock      ; -1.831 ; -1.831 ; Rise       ; iclock          ;
;  idatab[20]  ; iclock      ; -1.924 ; -1.924 ; Rise       ; iclock          ;
;  idatab[21]  ; iclock      ; -1.787 ; -1.787 ; Rise       ; iclock          ;
;  idatab[22]  ; iclock      ; -1.952 ; -1.952 ; Rise       ; iclock          ;
;  idatab[23]  ; iclock      ; -2.204 ; -2.204 ; Rise       ; iclock          ;
;  idatab[24]  ; iclock      ; -2.111 ; -2.111 ; Rise       ; iclock          ;
;  idatab[25]  ; iclock      ; -2.012 ; -2.012 ; Rise       ; iclock          ;
;  idatab[26]  ; iclock      ; -2.317 ; -2.317 ; Rise       ; iclock          ;
;  idatab[27]  ; iclock      ; -2.275 ; -2.275 ; Rise       ; iclock          ;
;  idatab[28]  ; iclock      ; -2.072 ; -2.072 ; Rise       ; iclock          ;
;  idatab[29]  ; iclock      ; -0.196 ; -0.196 ; Rise       ; iclock          ;
;  idatab[30]  ; iclock      ; 0.064  ; 0.064  ; Rise       ; iclock          ;
;  idatab[31]  ; iclock      ; -2.001 ; -2.001 ; Rise       ; iclock          ;
; icontrol[*]  ; icontrol[0] ; 0.792  ; 0.792  ; Rise       ; icontrol[0]     ;
;  icontrol[0] ; icontrol[0] ; 0.792  ; 0.792  ; Rise       ; icontrol[0]     ;
;  icontrol[1] ; icontrol[0] ; -0.933 ; -0.933 ; Rise       ; icontrol[0]     ;
;  icontrol[2] ; icontrol[0] ; -1.040 ; -1.040 ; Rise       ; icontrol[0]     ;
;  icontrol[3] ; icontrol[0] ; -1.117 ; -1.117 ; Rise       ; icontrol[0]     ;
+--------------+-------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------+
; Clock to Output Times                                                     ;
+--------------+-------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port  ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+-------------+-------+-------+------------+-----------------+
; oCompResult  ; iclock      ; 5.261 ; 5.261 ; Rise       ; iclock          ;
; oresult[*]   ; iclock      ; 7.227 ; 7.227 ; Rise       ; iclock          ;
;  oresult[0]  ; iclock      ; 7.150 ; 7.150 ; Rise       ; iclock          ;
;  oresult[1]  ; iclock      ; 6.729 ; 6.729 ; Rise       ; iclock          ;
;  oresult[2]  ; iclock      ; 6.908 ; 6.908 ; Rise       ; iclock          ;
;  oresult[3]  ; iclock      ; 6.661 ; 6.661 ; Rise       ; iclock          ;
;  oresult[4]  ; iclock      ; 6.644 ; 6.644 ; Rise       ; iclock          ;
;  oresult[5]  ; iclock      ; 6.485 ; 6.485 ; Rise       ; iclock          ;
;  oresult[6]  ; iclock      ; 6.702 ; 6.702 ; Rise       ; iclock          ;
;  oresult[7]  ; iclock      ; 6.737 ; 6.737 ; Rise       ; iclock          ;
;  oresult[8]  ; iclock      ; 7.227 ; 7.227 ; Rise       ; iclock          ;
;  oresult[9]  ; iclock      ; 6.360 ; 6.360 ; Rise       ; iclock          ;
;  oresult[10] ; iclock      ; 6.859 ; 6.859 ; Rise       ; iclock          ;
;  oresult[11] ; iclock      ; 6.691 ; 6.691 ; Rise       ; iclock          ;
;  oresult[12] ; iclock      ; 6.493 ; 6.493 ; Rise       ; iclock          ;
;  oresult[13] ; iclock      ; 6.830 ; 6.830 ; Rise       ; iclock          ;
;  oresult[14] ; iclock      ; 6.452 ; 6.452 ; Rise       ; iclock          ;
;  oresult[15] ; iclock      ; 6.474 ; 6.474 ; Rise       ; iclock          ;
;  oresult[16] ; iclock      ; 6.507 ; 6.507 ; Rise       ; iclock          ;
;  oresult[17] ; iclock      ; 6.143 ; 6.143 ; Rise       ; iclock          ;
;  oresult[18] ; iclock      ; 7.147 ; 7.147 ; Rise       ; iclock          ;
;  oresult[19] ; iclock      ; 6.940 ; 6.940 ; Rise       ; iclock          ;
;  oresult[20] ; iclock      ; 6.583 ; 6.583 ; Rise       ; iclock          ;
;  oresult[21] ; iclock      ; 6.421 ; 6.421 ; Rise       ; iclock          ;
;  oresult[22] ; iclock      ; 6.872 ; 6.872 ; Rise       ; iclock          ;
;  oresult[23] ; iclock      ; 6.913 ; 6.913 ; Rise       ; iclock          ;
;  oresult[24] ; iclock      ; 6.475 ; 6.475 ; Rise       ; iclock          ;
;  oresult[25] ; iclock      ; 6.774 ; 6.774 ; Rise       ; iclock          ;
;  oresult[26] ; iclock      ; 6.536 ; 6.536 ; Rise       ; iclock          ;
;  oresult[27] ; iclock      ; 6.748 ; 6.748 ; Rise       ; iclock          ;
;  oresult[28] ; iclock      ; 6.979 ; 6.979 ; Rise       ; iclock          ;
;  oresult[29] ; iclock      ; 7.066 ; 7.066 ; Rise       ; iclock          ;
;  oresult[30] ; iclock      ; 6.981 ; 6.981 ; Rise       ; iclock          ;
;  oresult[31] ; iclock      ; 5.452 ; 5.452 ; Rise       ; iclock          ;
; oCompResult  ; icontrol[0] ; 6.617 ; 6.617 ; Rise       ; icontrol[0]     ;
; onan         ; icontrol[0] ; 4.920 ; 4.920 ; Rise       ; icontrol[0]     ;
; ooverflow    ; icontrol[0] ; 4.908 ; 4.908 ; Rise       ; icontrol[0]     ;
; oresult[*]   ; icontrol[0] ; 9.637 ; 9.637 ; Rise       ; icontrol[0]     ;
;  oresult[0]  ; icontrol[0] ; 9.636 ; 9.636 ; Rise       ; icontrol[0]     ;
;  oresult[1]  ; icontrol[0] ; 8.899 ; 8.899 ; Rise       ; icontrol[0]     ;
;  oresult[2]  ; icontrol[0] ; 9.018 ; 9.018 ; Rise       ; icontrol[0]     ;
;  oresult[3]  ; icontrol[0] ; 8.757 ; 8.757 ; Rise       ; icontrol[0]     ;
;  oresult[4]  ; icontrol[0] ; 8.859 ; 8.859 ; Rise       ; icontrol[0]     ;
;  oresult[5]  ; icontrol[0] ; 8.886 ; 8.886 ; Rise       ; icontrol[0]     ;
;  oresult[6]  ; icontrol[0] ; 8.756 ; 8.756 ; Rise       ; icontrol[0]     ;
;  oresult[7]  ; icontrol[0] ; 8.616 ; 8.616 ; Rise       ; icontrol[0]     ;
;  oresult[8]  ; icontrol[0] ; 9.173 ; 9.173 ; Rise       ; icontrol[0]     ;
;  oresult[9]  ; icontrol[0] ; 8.625 ; 8.625 ; Rise       ; icontrol[0]     ;
;  oresult[10] ; icontrol[0] ; 9.035 ; 9.035 ; Rise       ; icontrol[0]     ;
;  oresult[11] ; icontrol[0] ; 8.734 ; 8.734 ; Rise       ; icontrol[0]     ;
;  oresult[12] ; icontrol[0] ; 8.675 ; 8.675 ; Rise       ; icontrol[0]     ;
;  oresult[13] ; icontrol[0] ; 9.285 ; 9.285 ; Rise       ; icontrol[0]     ;
;  oresult[14] ; icontrol[0] ; 8.666 ; 8.666 ; Rise       ; icontrol[0]     ;
;  oresult[15] ; icontrol[0] ; 8.640 ; 8.640 ; Rise       ; icontrol[0]     ;
;  oresult[16] ; icontrol[0] ; 8.900 ; 8.900 ; Rise       ; icontrol[0]     ;
;  oresult[17] ; icontrol[0] ; 8.636 ; 8.636 ; Rise       ; icontrol[0]     ;
;  oresult[18] ; icontrol[0] ; 9.553 ; 9.553 ; Rise       ; icontrol[0]     ;
;  oresult[19] ; icontrol[0] ; 9.190 ; 9.190 ; Rise       ; icontrol[0]     ;
;  oresult[20] ; icontrol[0] ; 9.104 ; 9.104 ; Rise       ; icontrol[0]     ;
;  oresult[21] ; icontrol[0] ; 8.401 ; 8.401 ; Rise       ; icontrol[0]     ;
;  oresult[22] ; icontrol[0] ; 8.924 ; 8.924 ; Rise       ; icontrol[0]     ;
;  oresult[23] ; icontrol[0] ; 9.414 ; 9.414 ; Rise       ; icontrol[0]     ;
;  oresult[24] ; icontrol[0] ; 9.026 ; 9.026 ; Rise       ; icontrol[0]     ;
;  oresult[25] ; icontrol[0] ; 9.382 ; 9.382 ; Rise       ; icontrol[0]     ;
;  oresult[26] ; icontrol[0] ; 8.850 ; 8.850 ; Rise       ; icontrol[0]     ;
;  oresult[27] ; icontrol[0] ; 9.230 ; 9.230 ; Rise       ; icontrol[0]     ;
;  oresult[28] ; icontrol[0] ; 9.637 ; 9.637 ; Rise       ; icontrol[0]     ;
;  oresult[29] ; icontrol[0] ; 9.550 ; 9.550 ; Rise       ; icontrol[0]     ;
;  oresult[30] ; icontrol[0] ; 9.021 ; 9.021 ; Rise       ; icontrol[0]     ;
;  oresult[31] ; icontrol[0] ; 6.886 ; 6.886 ; Rise       ; icontrol[0]     ;
; ounderflow   ; icontrol[0] ; 5.463 ; 5.463 ; Rise       ; icontrol[0]     ;
; ozero        ; icontrol[0] ; 5.444 ; 5.444 ; Rise       ; icontrol[0]     ;
; oCompResult  ; icontrol[0] ; 6.617 ; 6.617 ; Fall       ; icontrol[0]     ;
; oresult[*]   ; icontrol[0] ; 9.637 ; 9.637 ; Fall       ; icontrol[0]     ;
;  oresult[0]  ; icontrol[0] ; 9.636 ; 9.636 ; Fall       ; icontrol[0]     ;
;  oresult[1]  ; icontrol[0] ; 8.899 ; 8.899 ; Fall       ; icontrol[0]     ;
;  oresult[2]  ; icontrol[0] ; 9.018 ; 9.018 ; Fall       ; icontrol[0]     ;
;  oresult[3]  ; icontrol[0] ; 8.757 ; 8.757 ; Fall       ; icontrol[0]     ;
;  oresult[4]  ; icontrol[0] ; 8.859 ; 8.859 ; Fall       ; icontrol[0]     ;
;  oresult[5]  ; icontrol[0] ; 8.886 ; 8.886 ; Fall       ; icontrol[0]     ;
;  oresult[6]  ; icontrol[0] ; 8.756 ; 8.756 ; Fall       ; icontrol[0]     ;
;  oresult[7]  ; icontrol[0] ; 8.616 ; 8.616 ; Fall       ; icontrol[0]     ;
;  oresult[8]  ; icontrol[0] ; 9.173 ; 9.173 ; Fall       ; icontrol[0]     ;
;  oresult[9]  ; icontrol[0] ; 8.625 ; 8.625 ; Fall       ; icontrol[0]     ;
;  oresult[10] ; icontrol[0] ; 9.035 ; 9.035 ; Fall       ; icontrol[0]     ;
;  oresult[11] ; icontrol[0] ; 8.734 ; 8.734 ; Fall       ; icontrol[0]     ;
;  oresult[12] ; icontrol[0] ; 8.675 ; 8.675 ; Fall       ; icontrol[0]     ;
;  oresult[13] ; icontrol[0] ; 9.285 ; 9.285 ; Fall       ; icontrol[0]     ;
;  oresult[14] ; icontrol[0] ; 8.666 ; 8.666 ; Fall       ; icontrol[0]     ;
;  oresult[15] ; icontrol[0] ; 8.640 ; 8.640 ; Fall       ; icontrol[0]     ;
;  oresult[16] ; icontrol[0] ; 8.900 ; 8.900 ; Fall       ; icontrol[0]     ;
;  oresult[17] ; icontrol[0] ; 8.636 ; 8.636 ; Fall       ; icontrol[0]     ;
;  oresult[18] ; icontrol[0] ; 9.553 ; 9.553 ; Fall       ; icontrol[0]     ;
;  oresult[19] ; icontrol[0] ; 9.190 ; 9.190 ; Fall       ; icontrol[0]     ;
;  oresult[20] ; icontrol[0] ; 9.104 ; 9.104 ; Fall       ; icontrol[0]     ;
;  oresult[21] ; icontrol[0] ; 8.401 ; 8.401 ; Fall       ; icontrol[0]     ;
;  oresult[22] ; icontrol[0] ; 8.924 ; 8.924 ; Fall       ; icontrol[0]     ;
;  oresult[23] ; icontrol[0] ; 9.414 ; 9.414 ; Fall       ; icontrol[0]     ;
;  oresult[24] ; icontrol[0] ; 9.026 ; 9.026 ; Fall       ; icontrol[0]     ;
;  oresult[25] ; icontrol[0] ; 9.382 ; 9.382 ; Fall       ; icontrol[0]     ;
;  oresult[26] ; icontrol[0] ; 8.850 ; 8.850 ; Fall       ; icontrol[0]     ;
;  oresult[27] ; icontrol[0] ; 9.230 ; 9.230 ; Fall       ; icontrol[0]     ;
;  oresult[28] ; icontrol[0] ; 9.637 ; 9.637 ; Fall       ; icontrol[0]     ;
;  oresult[29] ; icontrol[0] ; 9.550 ; 9.550 ; Fall       ; icontrol[0]     ;
;  oresult[30] ; icontrol[0] ; 9.021 ; 9.021 ; Fall       ; icontrol[0]     ;
;  oresult[31] ; icontrol[0] ; 6.886 ; 6.886 ; Fall       ; icontrol[0]     ;
+--------------+-------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------+
; Minimum Clock to Output Times                                             ;
+--------------+-------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port  ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+-------------+-------+-------+------------+-----------------+
; oCompResult  ; iclock      ; 5.102 ; 5.102 ; Rise       ; iclock          ;
; oresult[*]   ; iclock      ; 4.537 ; 4.537 ; Rise       ; iclock          ;
;  oresult[0]  ; iclock      ; 5.221 ; 5.221 ; Rise       ; iclock          ;
;  oresult[1]  ; iclock      ; 4.789 ; 4.789 ; Rise       ; iclock          ;
;  oresult[2]  ; iclock      ; 5.093 ; 5.093 ; Rise       ; iclock          ;
;  oresult[3]  ; iclock      ; 5.046 ; 5.046 ; Rise       ; iclock          ;
;  oresult[4]  ; iclock      ; 4.626 ; 4.626 ; Rise       ; iclock          ;
;  oresult[5]  ; iclock      ; 4.855 ; 4.855 ; Rise       ; iclock          ;
;  oresult[6]  ; iclock      ; 5.440 ; 5.440 ; Rise       ; iclock          ;
;  oresult[7]  ; iclock      ; 4.771 ; 4.771 ; Rise       ; iclock          ;
;  oresult[8]  ; iclock      ; 5.257 ; 5.257 ; Rise       ; iclock          ;
;  oresult[9]  ; iclock      ; 5.408 ; 5.408 ; Rise       ; iclock          ;
;  oresult[10] ; iclock      ; 4.766 ; 4.766 ; Rise       ; iclock          ;
;  oresult[11] ; iclock      ; 5.605 ; 5.605 ; Rise       ; iclock          ;
;  oresult[12] ; iclock      ; 4.834 ; 4.834 ; Rise       ; iclock          ;
;  oresult[13] ; iclock      ; 5.034 ; 5.034 ; Rise       ; iclock          ;
;  oresult[14] ; iclock      ; 5.048 ; 5.048 ; Rise       ; iclock          ;
;  oresult[15] ; iclock      ; 4.537 ; 4.537 ; Rise       ; iclock          ;
;  oresult[16] ; iclock      ; 5.277 ; 5.277 ; Rise       ; iclock          ;
;  oresult[17] ; iclock      ; 4.990 ; 4.990 ; Rise       ; iclock          ;
;  oresult[18] ; iclock      ; 5.080 ; 5.080 ; Rise       ; iclock          ;
;  oresult[19] ; iclock      ; 5.121 ; 5.121 ; Rise       ; iclock          ;
;  oresult[20] ; iclock      ; 5.142 ; 5.142 ; Rise       ; iclock          ;
;  oresult[21] ; iclock      ; 5.127 ; 5.127 ; Rise       ; iclock          ;
;  oresult[22] ; iclock      ; 5.353 ; 5.353 ; Rise       ; iclock          ;
;  oresult[23] ; iclock      ; 4.905 ; 4.905 ; Rise       ; iclock          ;
;  oresult[24] ; iclock      ; 5.049 ; 5.049 ; Rise       ; iclock          ;
;  oresult[25] ; iclock      ; 5.012 ; 5.012 ; Rise       ; iclock          ;
;  oresult[26] ; iclock      ; 4.962 ; 4.962 ; Rise       ; iclock          ;
;  oresult[27] ; iclock      ; 4.901 ; 4.901 ; Rise       ; iclock          ;
;  oresult[28] ; iclock      ; 5.010 ; 5.010 ; Rise       ; iclock          ;
;  oresult[29] ; iclock      ; 5.138 ; 5.138 ; Rise       ; iclock          ;
;  oresult[30] ; iclock      ; 5.391 ; 5.391 ; Rise       ; iclock          ;
;  oresult[31] ; iclock      ; 4.810 ; 4.810 ; Rise       ; iclock          ;
; oCompResult  ; icontrol[0] ; 6.373 ; 6.373 ; Rise       ; icontrol[0]     ;
; onan         ; icontrol[0] ; 4.920 ; 4.920 ; Rise       ; icontrol[0]     ;
; ooverflow    ; icontrol[0] ; 4.908 ; 4.908 ; Rise       ; icontrol[0]     ;
; oresult[*]   ; icontrol[0] ; 6.719 ; 6.719 ; Rise       ; icontrol[0]     ;
;  oresult[0]  ; icontrol[0] ; 7.447 ; 7.447 ; Rise       ; icontrol[0]     ;
;  oresult[1]  ; icontrol[0] ; 7.026 ; 7.026 ; Rise       ; icontrol[0]     ;
;  oresult[2]  ; icontrol[0] ; 7.266 ; 7.266 ; Rise       ; icontrol[0]     ;
;  oresult[3]  ; icontrol[0] ; 7.300 ; 7.300 ; Rise       ; icontrol[0]     ;
;  oresult[4]  ; icontrol[0] ; 6.898 ; 6.898 ; Rise       ; icontrol[0]     ;
;  oresult[5]  ; icontrol[0] ; 7.061 ; 7.061 ; Rise       ; icontrol[0]     ;
;  oresult[6]  ; icontrol[0] ; 7.464 ; 7.464 ; Rise       ; icontrol[0]     ;
;  oresult[7]  ; icontrol[0] ; 6.915 ; 6.915 ; Rise       ; icontrol[0]     ;
;  oresult[8]  ; icontrol[0] ; 7.473 ; 7.473 ; Rise       ; icontrol[0]     ;
;  oresult[9]  ; icontrol[0] ; 7.588 ; 7.588 ; Rise       ; icontrol[0]     ;
;  oresult[10] ; icontrol[0] ; 7.142 ; 7.142 ; Rise       ; icontrol[0]     ;
;  oresult[11] ; icontrol[0] ; 7.773 ; 7.773 ; Rise       ; icontrol[0]     ;
;  oresult[12] ; icontrol[0] ; 7.088 ; 7.088 ; Rise       ; icontrol[0]     ;
;  oresult[13] ; icontrol[0] ; 7.415 ; 7.415 ; Rise       ; icontrol[0]     ;
;  oresult[14] ; icontrol[0] ; 7.200 ; 7.200 ; Rise       ; icontrol[0]     ;
;  oresult[15] ; icontrol[0] ; 6.784 ; 6.784 ; Rise       ; icontrol[0]     ;
;  oresult[16] ; icontrol[0] ; 7.429 ; 7.429 ; Rise       ; icontrol[0]     ;
;  oresult[17] ; icontrol[0] ; 7.017 ; 7.017 ; Rise       ; icontrol[0]     ;
;  oresult[18] ; icontrol[0] ; 7.458 ; 7.458 ; Rise       ; icontrol[0]     ;
;  oresult[19] ; icontrol[0] ; 7.274 ; 7.274 ; Rise       ; icontrol[0]     ;
;  oresult[20] ; icontrol[0] ; 7.404 ; 7.404 ; Rise       ; icontrol[0]     ;
;  oresult[21] ; icontrol[0] ; 7.139 ; 7.139 ; Rise       ; icontrol[0]     ;
;  oresult[22] ; icontrol[0] ; 7.496 ; 7.496 ; Rise       ; icontrol[0]     ;
;  oresult[23] ; icontrol[0] ; 7.279 ; 7.279 ; Rise       ; icontrol[0]     ;
;  oresult[24] ; icontrol[0] ; 7.194 ; 7.194 ; Rise       ; icontrol[0]     ;
;  oresult[25] ; icontrol[0] ; 7.245 ; 7.245 ; Rise       ; icontrol[0]     ;
;  oresult[26] ; icontrol[0] ; 6.946 ; 6.946 ; Rise       ; icontrol[0]     ;
;  oresult[27] ; icontrol[0] ; 7.061 ; 7.061 ; Rise       ; icontrol[0]     ;
;  oresult[28] ; icontrol[0] ; 7.389 ; 7.389 ; Rise       ; icontrol[0]     ;
;  oresult[29] ; icontrol[0] ; 7.375 ; 7.375 ; Rise       ; icontrol[0]     ;
;  oresult[30] ; icontrol[0] ; 7.420 ; 7.420 ; Rise       ; icontrol[0]     ;
;  oresult[31] ; icontrol[0] ; 6.719 ; 6.719 ; Rise       ; icontrol[0]     ;
; ounderflow   ; icontrol[0] ; 5.463 ; 5.463 ; Rise       ; icontrol[0]     ;
; ozero        ; icontrol[0] ; 5.444 ; 5.444 ; Rise       ; icontrol[0]     ;
; oCompResult  ; icontrol[0] ; 6.373 ; 6.373 ; Fall       ; icontrol[0]     ;
; oresult[*]   ; icontrol[0] ; 6.719 ; 6.719 ; Fall       ; icontrol[0]     ;
;  oresult[0]  ; icontrol[0] ; 7.447 ; 7.447 ; Fall       ; icontrol[0]     ;
;  oresult[1]  ; icontrol[0] ; 7.026 ; 7.026 ; Fall       ; icontrol[0]     ;
;  oresult[2]  ; icontrol[0] ; 7.266 ; 7.266 ; Fall       ; icontrol[0]     ;
;  oresult[3]  ; icontrol[0] ; 7.300 ; 7.300 ; Fall       ; icontrol[0]     ;
;  oresult[4]  ; icontrol[0] ; 6.898 ; 6.898 ; Fall       ; icontrol[0]     ;
;  oresult[5]  ; icontrol[0] ; 7.061 ; 7.061 ; Fall       ; icontrol[0]     ;
;  oresult[6]  ; icontrol[0] ; 7.464 ; 7.464 ; Fall       ; icontrol[0]     ;
;  oresult[7]  ; icontrol[0] ; 6.915 ; 6.915 ; Fall       ; icontrol[0]     ;
;  oresult[8]  ; icontrol[0] ; 7.473 ; 7.473 ; Fall       ; icontrol[0]     ;
;  oresult[9]  ; icontrol[0] ; 7.588 ; 7.588 ; Fall       ; icontrol[0]     ;
;  oresult[10] ; icontrol[0] ; 7.142 ; 7.142 ; Fall       ; icontrol[0]     ;
;  oresult[11] ; icontrol[0] ; 7.773 ; 7.773 ; Fall       ; icontrol[0]     ;
;  oresult[12] ; icontrol[0] ; 7.088 ; 7.088 ; Fall       ; icontrol[0]     ;
;  oresult[13] ; icontrol[0] ; 7.415 ; 7.415 ; Fall       ; icontrol[0]     ;
;  oresult[14] ; icontrol[0] ; 7.200 ; 7.200 ; Fall       ; icontrol[0]     ;
;  oresult[15] ; icontrol[0] ; 6.784 ; 6.784 ; Fall       ; icontrol[0]     ;
;  oresult[16] ; icontrol[0] ; 7.429 ; 7.429 ; Fall       ; icontrol[0]     ;
;  oresult[17] ; icontrol[0] ; 7.017 ; 7.017 ; Fall       ; icontrol[0]     ;
;  oresult[18] ; icontrol[0] ; 7.458 ; 7.458 ; Fall       ; icontrol[0]     ;
;  oresult[19] ; icontrol[0] ; 7.274 ; 7.274 ; Fall       ; icontrol[0]     ;
;  oresult[20] ; icontrol[0] ; 7.404 ; 7.404 ; Fall       ; icontrol[0]     ;
;  oresult[21] ; icontrol[0] ; 7.139 ; 7.139 ; Fall       ; icontrol[0]     ;
;  oresult[22] ; icontrol[0] ; 7.496 ; 7.496 ; Fall       ; icontrol[0]     ;
;  oresult[23] ; icontrol[0] ; 7.279 ; 7.279 ; Fall       ; icontrol[0]     ;
;  oresult[24] ; icontrol[0] ; 7.194 ; 7.194 ; Fall       ; icontrol[0]     ;
;  oresult[25] ; icontrol[0] ; 7.245 ; 7.245 ; Fall       ; icontrol[0]     ;
;  oresult[26] ; icontrol[0] ; 6.946 ; 6.946 ; Fall       ; icontrol[0]     ;
;  oresult[27] ; icontrol[0] ; 7.061 ; 7.061 ; Fall       ; icontrol[0]     ;
;  oresult[28] ; icontrol[0] ; 7.389 ; 7.389 ; Fall       ; icontrol[0]     ;
;  oresult[29] ; icontrol[0] ; 7.375 ; 7.375 ; Fall       ; icontrol[0]     ;
;  oresult[30] ; icontrol[0] ; 7.420 ; 7.420 ; Fall       ; icontrol[0]     ;
;  oresult[31] ; icontrol[0] ; 6.719 ; 6.719 ; Fall       ; icontrol[0]     ;
+--------------+-------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------+
; Propagation Delay                                         ;
+-------------+-------------+-------+-------+-------+-------+
; Input Port  ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+-------------+-------------+-------+-------+-------+-------+
; icontrol[1] ; oCompResult ; 6.551 ; 6.668 ; 6.668 ; 6.551 ;
; icontrol[1] ; oresult[0]  ; 9.659 ; 9.659 ; 9.659 ; 9.659 ;
; icontrol[1] ; oresult[1]  ; 8.922 ; 8.922 ; 8.922 ; 8.922 ;
; icontrol[1] ; oresult[2]  ; 9.041 ; 9.041 ; 9.041 ; 9.041 ;
; icontrol[1] ; oresult[3]  ; 8.854 ; 8.854 ; 8.854 ; 8.854 ;
; icontrol[1] ; oresult[4]  ; 8.882 ; 8.882 ; 8.882 ; 8.882 ;
; icontrol[1] ; oresult[5]  ; 8.923 ; 8.923 ; 8.923 ; 8.923 ;
; icontrol[1] ; oresult[6]  ; 8.838 ; 8.838 ; 8.838 ; 8.838 ;
; icontrol[1] ; oresult[7]  ; 9.010 ; 9.010 ; 9.010 ; 9.010 ;
; icontrol[1] ; oresult[8]  ; 9.471 ; 9.471 ; 9.471 ; 9.471 ;
; icontrol[1] ; oresult[9]  ; 8.648 ; 8.648 ; 8.648 ; 8.648 ;
; icontrol[1] ; oresult[10] ; 9.058 ; 9.058 ; 9.058 ; 9.058 ;
; icontrol[1] ; oresult[11] ; 8.757 ; 8.757 ; 8.757 ; 8.757 ;
; icontrol[1] ; oresult[12] ; 8.698 ; 8.698 ; 8.698 ; 8.698 ;
; icontrol[1] ; oresult[13] ; 9.308 ; 9.308 ; 9.308 ; 9.308 ;
; icontrol[1] ; oresult[14] ; 8.683 ; 8.683 ; 8.683 ; 8.683 ;
; icontrol[1] ; oresult[15] ; 8.663 ; 8.663 ; 8.663 ; 8.663 ;
; icontrol[1] ; oresult[16] ; 8.923 ; 8.923 ; 8.923 ; 8.923 ;
; icontrol[1] ; oresult[17] ; 8.653 ; 8.653 ; 8.653 ; 8.653 ;
; icontrol[1] ; oresult[18] ; 9.570 ; 9.570 ; 9.570 ; 9.570 ;
; icontrol[1] ; oresult[19] ; 9.213 ; 9.213 ; 9.213 ; 9.213 ;
; icontrol[1] ; oresult[20] ; 9.121 ; 9.121 ; 9.121 ; 9.121 ;
; icontrol[1] ; oresult[21] ; 8.418 ; 8.418 ; 8.418 ; 8.418 ;
; icontrol[1] ; oresult[22] ; 8.947 ; 8.947 ; 8.947 ; 8.947 ;
; icontrol[1] ; oresult[23] ; 9.437 ; 9.437 ; 9.437 ; 9.437 ;
; icontrol[1] ; oresult[24] ; 9.043 ; 9.043 ; 9.043 ; 9.043 ;
; icontrol[1] ; oresult[25] ; 9.405 ; 9.405 ; 9.405 ; 9.405 ;
; icontrol[1] ; oresult[26] ; 9.008 ; 9.008 ; 9.008 ; 9.008 ;
; icontrol[1] ; oresult[27] ; 9.247 ; 9.247 ; 9.247 ; 9.247 ;
; icontrol[1] ; oresult[28] ; 9.660 ; 9.660 ; 9.660 ; 9.660 ;
; icontrol[1] ; oresult[29] ; 9.567 ; 9.567 ; 9.567 ; 9.567 ;
; icontrol[1] ; oresult[30] ; 9.223 ; 9.223 ; 9.223 ; 9.223 ;
; icontrol[1] ; oresult[31] ; 7.046 ; 7.046 ; 7.046 ; 7.046 ;
; icontrol[2] ; oCompResult ;       ; 6.315 ; 6.315 ;       ;
; icontrol[2] ; oresult[0]  ; 9.741 ; 9.741 ; 9.741 ; 9.741 ;
; icontrol[2] ; oresult[1]  ; 9.004 ; 9.004 ; 9.004 ; 9.004 ;
; icontrol[2] ; oresult[2]  ; 9.123 ; 9.123 ; 9.123 ; 9.123 ;
; icontrol[2] ; oresult[3]  ; 8.928 ; 8.928 ; 8.928 ; 8.928 ;
; icontrol[2] ; oresult[4]  ; 8.964 ; 8.964 ; 8.964 ; 8.964 ;
; icontrol[2] ; oresult[5]  ; 8.997 ; 8.997 ; 8.997 ; 8.997 ;
; icontrol[2] ; oresult[6]  ; 8.912 ; 8.912 ; 8.912 ; 8.912 ;
; icontrol[2] ; oresult[7]  ; 9.084 ; 9.084 ; 9.084 ; 9.084 ;
; icontrol[2] ; oresult[8]  ; 9.545 ; 9.545 ; 9.545 ; 9.545 ;
; icontrol[2] ; oresult[9]  ; 8.730 ; 8.730 ; 8.730 ; 8.730 ;
; icontrol[2] ; oresult[10] ; 9.140 ; 9.140 ; 9.140 ; 9.140 ;
; icontrol[2] ; oresult[11] ; 8.839 ; 8.839 ; 8.839 ; 8.839 ;
; icontrol[2] ; oresult[12] ; 8.780 ; 8.780 ; 8.780 ; 8.780 ;
; icontrol[2] ; oresult[13] ; 9.390 ; 9.390 ; 9.390 ; 9.390 ;
; icontrol[2] ; oresult[14] ; 8.778 ; 8.778 ; 8.778 ; 8.778 ;
; icontrol[2] ; oresult[15] ; 8.745 ; 8.745 ; 8.745 ; 8.745 ;
; icontrol[2] ; oresult[16] ; 9.005 ; 9.005 ; 9.005 ; 9.005 ;
; icontrol[2] ; oresult[17] ; 8.748 ; 8.748 ; 8.748 ; 8.748 ;
; icontrol[2] ; oresult[18] ; 9.665 ; 9.665 ; 9.665 ; 9.665 ;
; icontrol[2] ; oresult[19] ; 9.295 ; 9.295 ; 9.295 ; 9.295 ;
; icontrol[2] ; oresult[20] ; 9.216 ; 9.216 ; 9.216 ; 9.216 ;
; icontrol[2] ; oresult[21] ; 8.513 ; 8.513 ; 8.513 ; 8.513 ;
; icontrol[2] ; oresult[22] ; 9.029 ; 9.029 ; 9.029 ; 9.029 ;
; icontrol[2] ; oresult[23] ; 9.519 ; 9.519 ; 9.519 ; 9.519 ;
; icontrol[2] ; oresult[24] ; 9.138 ; 9.138 ; 9.138 ; 9.138 ;
; icontrol[2] ; oresult[25] ; 9.487 ; 9.487 ; 9.487 ; 9.487 ;
; icontrol[2] ; oresult[26] ; 9.082 ; 9.082 ; 9.082 ; 9.082 ;
; icontrol[2] ; oresult[27] ; 9.342 ; 9.342 ; 9.342 ; 9.342 ;
; icontrol[2] ; oresult[28] ; 9.742 ; 9.742 ; 9.742 ; 9.742 ;
; icontrol[2] ; oresult[29] ; 9.662 ; 9.662 ; 9.662 ; 9.662 ;
; icontrol[2] ; oresult[30] ; 9.297 ; 9.297 ; 9.297 ; 9.297 ;
; icontrol[2] ; oresult[31] ; 7.002 ; 7.002 ; 7.002 ; 7.002 ;
; icontrol[3] ; oCompResult ; 6.327 ;       ;       ; 6.327 ;
; icontrol[3] ; oresult[0]  ; 8.765 ; 8.765 ; 8.765 ; 8.765 ;
; icontrol[3] ; oresult[1]  ; 8.406 ; 8.406 ; 8.406 ; 8.406 ;
; icontrol[3] ; oresult[2]  ; 8.433 ; 8.433 ; 8.433 ; 8.433 ;
; icontrol[3] ; oresult[3]  ; 8.422 ; 8.422 ; 8.422 ; 8.422 ;
; icontrol[3] ; oresult[4]  ; 7.953 ; 7.953 ; 7.953 ; 7.953 ;
; icontrol[3] ; oresult[5]  ; 8.168 ; 8.168 ; 8.168 ; 8.168 ;
; icontrol[3] ; oresult[6]  ; 8.572 ; 8.572 ; 8.572 ; 8.572 ;
; icontrol[3] ; oresult[7]  ; 8.442 ; 8.442 ; 8.442 ; 8.442 ;
; icontrol[3] ; oresult[8]  ; 8.899 ; 8.899 ; 8.899 ; 8.899 ;
; icontrol[3] ; oresult[9]  ; 8.129 ; 8.129 ; 8.129 ; 8.129 ;
; icontrol[3] ; oresult[10] ; 8.216 ; 8.216 ; 8.216 ; 8.216 ;
; icontrol[3] ; oresult[11] ; 8.116 ; 8.116 ; 8.116 ; 8.116 ;
; icontrol[3] ; oresult[12] ; 8.378 ; 8.378 ; 8.378 ; 8.378 ;
; icontrol[3] ; oresult[13] ; 8.557 ; 8.557 ; 8.557 ; 8.557 ;
; icontrol[3] ; oresult[14] ; 8.144 ; 8.144 ; 8.144 ; 8.144 ;
; icontrol[3] ; oresult[15] ; 8.164 ; 8.164 ; 8.164 ; 8.164 ;
; icontrol[3] ; oresult[16] ; 7.956 ; 7.956 ; 7.956 ; 7.956 ;
; icontrol[3] ; oresult[17] ; 7.866 ; 7.866 ; 7.866 ; 7.866 ;
; icontrol[3] ; oresult[18] ; 8.898 ; 8.898 ; 8.898 ; 8.898 ;
; icontrol[3] ; oresult[19] ; 8.352 ; 8.352 ; 8.352 ; 8.352 ;
; icontrol[3] ; oresult[20] ; 8.325 ; 8.325 ; 8.325 ; 8.325 ;
; icontrol[3] ; oresult[21] ; 8.114 ; 8.114 ; 8.114 ; 8.114 ;
; icontrol[3] ; oresult[22] ; 8.071 ; 8.071 ; 8.071 ; 8.071 ;
; icontrol[3] ; oresult[23] ; 8.849 ; 8.849 ; 8.849 ; 8.849 ;
; icontrol[3] ; oresult[24] ; 8.310 ; 8.310 ; 8.310 ; 8.310 ;
; icontrol[3] ; oresult[25] ; 8.811 ; 8.811 ; 8.811 ; 8.811 ;
; icontrol[3] ; oresult[26] ; 8.207 ; 8.207 ; 8.207 ; 8.207 ;
; icontrol[3] ; oresult[27] ; 8.406 ; 8.406 ; 8.406 ; 8.406 ;
; icontrol[3] ; oresult[28] ; 8.750 ; 8.750 ; 8.750 ; 8.750 ;
; icontrol[3] ; oresult[29] ; 8.739 ; 8.739 ; 8.739 ; 8.739 ;
; icontrol[3] ; oresult[30] ; 8.798 ; 8.798 ; 8.798 ; 8.798 ;
; icontrol[3] ; oresult[31] ; 6.775 ; 6.775 ; 6.775 ; 6.775 ;
; idataa[0]   ; oresult[0]  ; 8.999 ; 8.999 ; 8.999 ; 8.999 ;
; idataa[1]   ; oresult[1]  ; 8.221 ; 8.221 ; 8.221 ; 8.221 ;
; idataa[2]   ; oresult[2]  ; 8.357 ; 8.357 ; 8.357 ; 8.357 ;
; idataa[3]   ; oresult[3]  ; 8.102 ; 8.102 ; 8.102 ; 8.102 ;
; idataa[4]   ; oresult[4]  ; 8.066 ; 8.066 ; 8.066 ; 8.066 ;
; idataa[5]   ; oresult[5]  ; 7.998 ; 7.998 ; 7.998 ; 7.998 ;
; idataa[6]   ; oresult[6]  ; 8.402 ; 8.402 ; 8.402 ; 8.402 ;
; idataa[7]   ; oresult[7]  ; 8.605 ; 8.605 ; 8.605 ; 8.605 ;
; idataa[8]   ; oresult[8]  ; 8.833 ; 8.833 ; 8.833 ; 8.833 ;
; idataa[9]   ; oresult[9]  ; 8.046 ; 8.046 ; 8.046 ; 8.046 ;
; idataa[10]  ; oresult[10] ; 8.664 ; 8.664 ; 8.664 ; 8.664 ;
; idataa[11]  ; oresult[11] ; 8.288 ; 8.288 ; 8.288 ; 8.288 ;
; idataa[12]  ; oresult[12] ; 8.362 ; 8.362 ; 8.362 ; 8.362 ;
; idataa[13]  ; oresult[13] ; 8.381 ; 8.381 ; 8.381 ; 8.381 ;
; idataa[14]  ; oresult[14] ; 8.342 ; 8.342 ; 8.342 ; 8.342 ;
; idataa[15]  ; oresult[15] ; 8.542 ; 8.542 ; 8.542 ; 8.542 ;
; idataa[16]  ; oresult[16] ; 8.395 ; 8.395 ; 8.395 ; 8.395 ;
; idataa[17]  ; oresult[17] ; 7.873 ; 7.873 ; 7.873 ; 7.873 ;
; idataa[18]  ; oresult[18] ; 8.587 ; 8.587 ; 8.587 ; 8.587 ;
; idataa[19]  ; oresult[19] ; 8.336 ; 8.336 ; 8.336 ; 8.336 ;
; idataa[20]  ; oresult[20] ; 8.489 ; 8.489 ; 8.489 ; 8.489 ;
; idataa[21]  ; oresult[21] ; 7.592 ; 7.592 ; 7.592 ; 7.592 ;
; idataa[22]  ; oresult[22] ; 8.249 ; 8.249 ; 8.249 ; 8.249 ;
; idataa[23]  ; oresult[23] ; 9.168 ; 9.168 ; 9.168 ; 9.168 ;
; idataa[24]  ; oresult[24] ; 8.246 ; 8.246 ; 8.246 ; 8.246 ;
; idataa[25]  ; oresult[25] ; 9.187 ; 9.187 ; 9.187 ; 9.187 ;
; idataa[26]  ; oresult[26] ; 8.093 ; 8.093 ; 8.093 ; 8.093 ;
; idataa[27]  ; oresult[27] ; 8.531 ; 8.531 ; 8.531 ; 8.531 ;
; idataa[28]  ; oresult[28] ; 8.718 ; 8.718 ; 8.718 ; 8.718 ;
; idataa[29]  ; oresult[29] ; 9.024 ; 9.024 ; 9.024 ; 9.024 ;
; idataa[30]  ; oresult[30] ; 8.501 ; 8.501 ; 8.501 ; 8.501 ;
; idataa[31]  ; oresult[31] ;       ; 6.839 ; 6.839 ;       ;
+-------------+-------------+-------+-------+-------+-------+


+-----------------------------------------------------------+
; Minimum Propagation Delay                                 ;
+-------------+-------------+-------+-------+-------+-------+
; Input Port  ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+-------------+-------------+-------+-------+-------+-------+
; icontrol[1] ; oCompResult ; 6.551 ; 6.551 ; 6.551 ; 6.551 ;
; icontrol[1] ; oresult[0]  ; 7.764 ; 7.467 ; 7.467 ; 7.764 ;
; icontrol[1] ; oresult[1]  ; 7.712 ; 7.046 ; 7.046 ; 7.712 ;
; icontrol[1] ; oresult[2]  ; 7.761 ; 7.286 ; 7.286 ; 7.761 ;
; icontrol[1] ; oresult[3]  ; 7.749 ; 7.320 ; 7.320 ; 7.749 ;
; icontrol[1] ; oresult[4]  ; 7.327 ; 6.918 ; 6.918 ; 7.327 ;
; icontrol[1] ; oresult[5]  ; 7.593 ; 7.081 ; 7.081 ; 7.593 ;
; icontrol[1] ; oresult[6]  ; 7.811 ; 7.484 ; 7.484 ; 7.811 ;
; icontrol[1] ; oresult[7]  ; 7.469 ; 6.935 ; 6.935 ; 7.469 ;
; icontrol[1] ; oresult[8]  ; 8.128 ; 7.493 ; 7.493 ; 8.128 ;
; icontrol[1] ; oresult[9]  ; 7.870 ; 7.608 ; 7.608 ; 7.870 ;
; icontrol[1] ; oresult[10] ; 7.799 ; 7.162 ; 7.162 ; 7.799 ;
; icontrol[1] ; oresult[11] ; 7.902 ; 7.793 ; 7.793 ; 7.902 ;
; icontrol[1] ; oresult[12] ; 7.490 ; 7.108 ; 7.108 ; 7.490 ;
; icontrol[1] ; oresult[13] ; 7.979 ; 7.435 ; 7.435 ; 7.979 ;
; icontrol[1] ; oresult[14] ; 7.273 ; 7.220 ; 7.220 ; 7.273 ;
; icontrol[1] ; oresult[15] ; 7.147 ; 6.804 ; 6.804 ; 7.147 ;
; icontrol[1] ; oresult[16] ; 7.751 ; 7.449 ; 7.449 ; 7.751 ;
; icontrol[1] ; oresult[17] ; 7.404 ; 7.037 ; 7.037 ; 7.404 ;
; icontrol[1] ; oresult[18] ; 7.904 ; 7.478 ; 7.478 ; 7.904 ;
; icontrol[1] ; oresult[19] ; 7.944 ; 7.294 ; 7.294 ; 7.944 ;
; icontrol[1] ; oresult[20] ; 7.644 ; 7.424 ; 7.424 ; 7.644 ;
; icontrol[1] ; oresult[21] ; 7.363 ; 7.159 ; 7.159 ; 7.363 ;
; icontrol[1] ; oresult[22] ; 7.684 ; 7.516 ; 7.516 ; 7.684 ;
; icontrol[1] ; oresult[23] ; 7.748 ; 7.299 ; 7.299 ; 7.748 ;
; icontrol[1] ; oresult[24] ; 7.350 ; 7.214 ; 7.214 ; 7.350 ;
; icontrol[1] ; oresult[25] ; 7.864 ; 7.265 ; 7.265 ; 7.864 ;
; icontrol[1] ; oresult[26] ; 7.391 ; 6.966 ; 6.966 ; 7.391 ;
; icontrol[1] ; oresult[27] ; 7.763 ; 7.081 ; 7.081 ; 7.763 ;
; icontrol[1] ; oresult[28] ; 8.097 ; 7.409 ; 7.409 ; 8.097 ;
; icontrol[1] ; oresult[29] ; 8.093 ; 7.395 ; 7.395 ; 8.093 ;
; icontrol[1] ; oresult[30] ; 7.772 ; 7.440 ; 7.440 ; 7.772 ;
; icontrol[1] ; oresult[31] ; 6.743 ; 6.743 ; 6.743 ; 6.743 ;
; icontrol[2] ; oCompResult ;       ; 6.315 ; 6.315 ;       ;
; icontrol[2] ; oresult[0]  ; 7.555 ; 7.402 ; 7.402 ; 7.555 ;
; icontrol[2] ; oresult[1]  ; 7.134 ; 7.184 ; 7.184 ; 7.134 ;
; icontrol[2] ; oresult[2]  ; 7.374 ; 7.417 ; 7.417 ; 7.374 ;
; icontrol[2] ; oresult[3]  ; 7.408 ; 7.334 ; 7.334 ; 7.408 ;
; icontrol[2] ; oresult[4]  ; 7.006 ; 6.851 ; 6.851 ; 7.006 ;
; icontrol[2] ; oresult[5]  ; 7.169 ; 7.090 ; 7.090 ; 7.169 ;
; icontrol[2] ; oresult[6]  ; 7.572 ; 7.489 ; 7.489 ; 7.572 ;
; icontrol[2] ; oresult[7]  ; 7.023 ; 6.864 ; 6.864 ; 7.023 ;
; icontrol[2] ; oresult[8]  ; 7.581 ; 7.490 ; 7.490 ; 7.581 ;
; icontrol[2] ; oresult[9]  ; 7.696 ; 7.540 ; 7.540 ; 7.696 ;
; icontrol[2] ; oresult[10] ; 7.250 ; 6.981 ; 6.981 ; 7.250 ;
; icontrol[2] ; oresult[11] ; 7.881 ; 7.521 ; 7.521 ; 7.881 ;
; icontrol[2] ; oresult[12] ; 7.196 ; 6.917 ; 6.917 ; 7.196 ;
; icontrol[2] ; oresult[13] ; 7.523 ; 7.456 ; 7.456 ; 7.523 ;
; icontrol[2] ; oresult[14] ; 7.308 ; 7.175 ; 7.175 ; 7.308 ;
; icontrol[2] ; oresult[15] ; 6.892 ; 6.934 ; 6.934 ; 6.892 ;
; icontrol[2] ; oresult[16] ; 7.537 ; 7.417 ; 7.417 ; 7.537 ;
; icontrol[2] ; oresult[17] ; 7.125 ; 7.013 ; 7.013 ; 7.125 ;
; icontrol[2] ; oresult[18] ; 7.566 ; 7.519 ; 7.519 ; 7.566 ;
; icontrol[2] ; oresult[19] ; 7.382 ; 7.227 ; 7.227 ; 7.382 ;
; icontrol[2] ; oresult[20] ; 7.512 ; 7.466 ; 7.466 ; 7.512 ;
; icontrol[2] ; oresult[21] ; 7.247 ; 7.162 ; 7.162 ; 7.247 ;
; icontrol[2] ; oresult[22] ; 7.604 ; 7.486 ; 7.486 ; 7.604 ;
; icontrol[2] ; oresult[23] ; 7.387 ; 7.338 ; 7.338 ; 7.387 ;
; icontrol[2] ; oresult[24] ; 7.302 ; 7.171 ; 7.171 ; 7.302 ;
; icontrol[2] ; oresult[25] ; 7.353 ; 7.403 ; 7.403 ; 7.353 ;
; icontrol[2] ; oresult[26] ; 7.054 ; 6.941 ; 6.941 ; 7.054 ;
; icontrol[2] ; oresult[27] ; 7.169 ; 7.212 ; 7.212 ; 7.169 ;
; icontrol[2] ; oresult[28] ; 7.497 ; 7.447 ; 7.447 ; 7.497 ;
; icontrol[2] ; oresult[29] ; 7.483 ; 7.530 ; 7.530 ; 7.483 ;
; icontrol[2] ; oresult[30] ; 7.528 ; 7.635 ; 7.635 ; 7.528 ;
; icontrol[2] ; oresult[31] ; 6.713 ; 6.713 ; 6.713 ; 6.713 ;
; icontrol[3] ; oCompResult ; 6.327 ;       ;       ; 6.327 ;
; icontrol[3] ; oresult[0]  ; 7.503 ; 7.409 ; 7.409 ; 7.503 ;
; icontrol[3] ; oresult[1]  ; 7.082 ; 7.191 ; 7.191 ; 7.082 ;
; icontrol[3] ; oresult[2]  ; 7.322 ; 7.424 ; 7.424 ; 7.322 ;
; icontrol[3] ; oresult[3]  ; 7.356 ; 7.341 ; 7.341 ; 7.356 ;
; icontrol[3] ; oresult[4]  ; 6.954 ; 6.858 ; 6.858 ; 6.954 ;
; icontrol[3] ; oresult[5]  ; 7.117 ; 7.097 ; 7.097 ; 7.117 ;
; icontrol[3] ; oresult[6]  ; 7.520 ; 7.496 ; 7.496 ; 7.520 ;
; icontrol[3] ; oresult[7]  ; 6.971 ; 6.871 ; 6.871 ; 6.971 ;
; icontrol[3] ; oresult[8]  ; 7.529 ; 7.497 ; 7.497 ; 7.529 ;
; icontrol[3] ; oresult[9]  ; 7.644 ; 7.547 ; 7.547 ; 7.644 ;
; icontrol[3] ; oresult[10] ; 7.198 ; 6.988 ; 6.988 ; 7.198 ;
; icontrol[3] ; oresult[11] ; 7.829 ; 7.528 ; 7.528 ; 7.829 ;
; icontrol[3] ; oresult[12] ; 7.144 ; 6.924 ; 6.924 ; 7.144 ;
; icontrol[3] ; oresult[13] ; 7.471 ; 7.463 ; 7.463 ; 7.471 ;
; icontrol[3] ; oresult[14] ; 7.221 ; 7.182 ; 7.182 ; 7.221 ;
; icontrol[3] ; oresult[15] ; 6.840 ; 6.941 ; 6.941 ; 6.840 ;
; icontrol[3] ; oresult[16] ; 7.485 ; 7.424 ; 7.424 ; 7.485 ;
; icontrol[3] ; oresult[17] ; 7.073 ; 7.020 ; 7.020 ; 7.073 ;
; icontrol[3] ; oresult[18] ; 7.514 ; 7.526 ; 7.526 ; 7.514 ;
; icontrol[3] ; oresult[19] ; 7.330 ; 7.234 ; 7.234 ; 7.330 ;
; icontrol[3] ; oresult[20] ; 7.460 ; 7.473 ; 7.473 ; 7.460 ;
; icontrol[3] ; oresult[21] ; 7.195 ; 7.169 ; 7.169 ; 7.195 ;
; icontrol[3] ; oresult[22] ; 7.552 ; 7.493 ; 7.493 ; 7.552 ;
; icontrol[3] ; oresult[23] ; 7.335 ; 7.345 ; 7.345 ; 7.335 ;
; icontrol[3] ; oresult[24] ; 7.250 ; 7.178 ; 7.178 ; 7.250 ;
; icontrol[3] ; oresult[25] ; 7.301 ; 7.410 ; 7.410 ; 7.301 ;
; icontrol[3] ; oresult[26] ; 7.002 ; 6.948 ; 6.948 ; 7.002 ;
; icontrol[3] ; oresult[27] ; 7.117 ; 7.219 ; 7.219 ; 7.117 ;
; icontrol[3] ; oresult[28] ; 7.445 ; 7.454 ; 7.454 ; 7.445 ;
; icontrol[3] ; oresult[29] ; 7.431 ; 7.537 ; 7.537 ; 7.431 ;
; icontrol[3] ; oresult[30] ; 7.476 ; 7.642 ; 7.642 ; 7.476 ;
; icontrol[3] ; oresult[31] ; 6.416 ; 6.416 ; 6.416 ; 6.416 ;
; idataa[0]   ; oresult[0]  ; 8.999 ; 8.999 ; 8.999 ; 8.999 ;
; idataa[1]   ; oresult[1]  ; 8.221 ; 8.221 ; 8.221 ; 8.221 ;
; idataa[2]   ; oresult[2]  ; 8.357 ; 8.357 ; 8.357 ; 8.357 ;
; idataa[3]   ; oresult[3]  ; 8.102 ; 8.102 ; 8.102 ; 8.102 ;
; idataa[4]   ; oresult[4]  ; 8.066 ; 8.066 ; 8.066 ; 8.066 ;
; idataa[5]   ; oresult[5]  ; 7.998 ; 7.998 ; 7.998 ; 7.998 ;
; idataa[6]   ; oresult[6]  ; 8.402 ; 8.402 ; 8.402 ; 8.402 ;
; idataa[7]   ; oresult[7]  ; 8.605 ; 8.605 ; 8.605 ; 8.605 ;
; idataa[8]   ; oresult[8]  ; 8.833 ; 8.833 ; 8.833 ; 8.833 ;
; idataa[9]   ; oresult[9]  ; 8.046 ; 8.046 ; 8.046 ; 8.046 ;
; idataa[10]  ; oresult[10] ; 8.664 ; 8.664 ; 8.664 ; 8.664 ;
; idataa[11]  ; oresult[11] ; 8.288 ; 8.288 ; 8.288 ; 8.288 ;
; idataa[12]  ; oresult[12] ; 8.362 ; 8.362 ; 8.362 ; 8.362 ;
; idataa[13]  ; oresult[13] ; 8.381 ; 8.381 ; 8.381 ; 8.381 ;
; idataa[14]  ; oresult[14] ; 8.342 ; 8.342 ; 8.342 ; 8.342 ;
; idataa[15]  ; oresult[15] ; 8.542 ; 8.542 ; 8.542 ; 8.542 ;
; idataa[16]  ; oresult[16] ; 8.395 ; 8.395 ; 8.395 ; 8.395 ;
; idataa[17]  ; oresult[17] ; 7.873 ; 7.873 ; 7.873 ; 7.873 ;
; idataa[18]  ; oresult[18] ; 8.587 ; 8.587 ; 8.587 ; 8.587 ;
; idataa[19]  ; oresult[19] ; 8.336 ; 8.336 ; 8.336 ; 8.336 ;
; idataa[20]  ; oresult[20] ; 8.489 ; 8.489 ; 8.489 ; 8.489 ;
; idataa[21]  ; oresult[21] ; 7.592 ; 7.592 ; 7.592 ; 7.592 ;
; idataa[22]  ; oresult[22] ; 8.249 ; 8.249 ; 8.249 ; 8.249 ;
; idataa[23]  ; oresult[23] ; 9.168 ; 9.168 ; 9.168 ; 9.168 ;
; idataa[24]  ; oresult[24] ; 8.246 ; 8.246 ; 8.246 ; 8.246 ;
; idataa[25]  ; oresult[25] ; 9.187 ; 9.187 ; 9.187 ; 9.187 ;
; idataa[26]  ; oresult[26] ; 8.093 ; 8.093 ; 8.093 ; 8.093 ;
; idataa[27]  ; oresult[27] ; 8.531 ; 8.531 ; 8.531 ; 8.531 ;
; idataa[28]  ; oresult[28] ; 8.718 ; 8.718 ; 8.718 ; 8.718 ;
; idataa[29]  ; oresult[29] ; 9.024 ; 9.024 ; 9.024 ; 9.024 ;
; idataa[30]  ; oresult[30] ; 8.501 ; 8.501 ; 8.501 ; 8.501 ;
; idataa[31]  ; oresult[31] ;       ; 6.839 ; 6.839 ;       ;
+-------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                              ;
+------------------+-----------+--------+----------+---------+---------------------+
; Clock            ; Setup     ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+-----------+--------+----------+---------+---------------------+
; Worst-case Slack ; -7.682    ; -1.156 ; N/A      ; N/A     ; -1.627              ;
;  iclock          ; -7.682    ; 0.215  ; N/A      ; N/A     ; -1.627              ;
;  icontrol[0]     ; -0.302    ; -1.156 ; N/A      ; N/A     ; -1.222              ;
; Design-wide TNS  ; -5508.55  ; -3.471 ; 0.0      ; 0.0     ; -3688.388           ;
;  iclock          ; -5507.955 ; 0.000  ; N/A      ; N/A     ; -3687.166           ;
;  icontrol[0]     ; -0.595    ; -3.471 ; N/A      ; N/A     ; -1.222              ;
+------------------+-----------+--------+----------+---------+---------------------+


+-----------------------------------------------------------------------------+
; Setup Times                                                                 ;
+--------------+-------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port  ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+-------------+--------+--------+------------+-----------------+
; idataa[*]    ; iclock      ; 16.615 ; 16.615 ; Rise       ; iclock          ;
;  idataa[0]   ; iclock      ; 15.334 ; 15.334 ; Rise       ; iclock          ;
;  idataa[1]   ; iclock      ; 15.215 ; 15.215 ; Rise       ; iclock          ;
;  idataa[2]   ; iclock      ; 15.098 ; 15.098 ; Rise       ; iclock          ;
;  idataa[3]   ; iclock      ; 14.834 ; 14.834 ; Rise       ; iclock          ;
;  idataa[4]   ; iclock      ; 14.995 ; 14.995 ; Rise       ; iclock          ;
;  idataa[5]   ; iclock      ; 14.666 ; 14.666 ; Rise       ; iclock          ;
;  idataa[6]   ; iclock      ; 14.203 ; 14.203 ; Rise       ; iclock          ;
;  idataa[7]   ; iclock      ; 14.419 ; 14.419 ; Rise       ; iclock          ;
;  idataa[8]   ; iclock      ; 14.723 ; 14.723 ; Rise       ; iclock          ;
;  idataa[9]   ; iclock      ; 14.935 ; 14.935 ; Rise       ; iclock          ;
;  idataa[10]  ; iclock      ; 14.420 ; 14.420 ; Rise       ; iclock          ;
;  idataa[11]  ; iclock      ; 15.972 ; 15.972 ; Rise       ; iclock          ;
;  idataa[12]  ; iclock      ; 16.055 ; 16.055 ; Rise       ; iclock          ;
;  idataa[13]  ; iclock      ; 15.533 ; 15.533 ; Rise       ; iclock          ;
;  idataa[14]  ; iclock      ; 16.092 ; 16.092 ; Rise       ; iclock          ;
;  idataa[15]  ; iclock      ; 15.529 ; 15.529 ; Rise       ; iclock          ;
;  idataa[16]  ; iclock      ; 14.686 ; 14.686 ; Rise       ; iclock          ;
;  idataa[17]  ; iclock      ; 14.501 ; 14.501 ; Rise       ; iclock          ;
;  idataa[18]  ; iclock      ; 14.400 ; 14.400 ; Rise       ; iclock          ;
;  idataa[19]  ; iclock      ; 16.204 ; 16.204 ; Rise       ; iclock          ;
;  idataa[20]  ; iclock      ; 15.014 ; 15.014 ; Rise       ; iclock          ;
;  idataa[21]  ; iclock      ; 15.883 ; 15.883 ; Rise       ; iclock          ;
;  idataa[22]  ; iclock      ; 14.671 ; 14.671 ; Rise       ; iclock          ;
;  idataa[23]  ; iclock      ; 16.076 ; 16.076 ; Rise       ; iclock          ;
;  idataa[24]  ; iclock      ; 15.518 ; 15.518 ; Rise       ; iclock          ;
;  idataa[25]  ; iclock      ; 16.615 ; 16.615 ; Rise       ; iclock          ;
;  idataa[26]  ; iclock      ; 15.181 ; 15.181 ; Rise       ; iclock          ;
;  idataa[27]  ; iclock      ; 16.373 ; 16.373 ; Rise       ; iclock          ;
;  idataa[28]  ; iclock      ; 15.654 ; 15.654 ; Rise       ; iclock          ;
;  idataa[29]  ; iclock      ; 15.335 ; 15.335 ; Rise       ; iclock          ;
;  idataa[30]  ; iclock      ; 15.198 ; 15.198 ; Rise       ; iclock          ;
;  idataa[31]  ; iclock      ; 7.633  ; 7.633  ; Rise       ; iclock          ;
; idatab[*]    ; iclock      ; 16.377 ; 16.377 ; Rise       ; iclock          ;
;  idatab[0]   ; iclock      ; 14.879 ; 14.879 ; Rise       ; iclock          ;
;  idatab[1]   ; iclock      ; 14.713 ; 14.713 ; Rise       ; iclock          ;
;  idatab[2]   ; iclock      ; 14.875 ; 14.875 ; Rise       ; iclock          ;
;  idatab[3]   ; iclock      ; 14.901 ; 14.901 ; Rise       ; iclock          ;
;  idatab[4]   ; iclock      ; 15.566 ; 15.566 ; Rise       ; iclock          ;
;  idatab[5]   ; iclock      ; 15.079 ; 15.079 ; Rise       ; iclock          ;
;  idatab[6]   ; iclock      ; 16.087 ; 16.087 ; Rise       ; iclock          ;
;  idatab[7]   ; iclock      ; 15.777 ; 15.777 ; Rise       ; iclock          ;
;  idatab[8]   ; iclock      ; 14.627 ; 14.627 ; Rise       ; iclock          ;
;  idatab[9]   ; iclock      ; 14.544 ; 14.544 ; Rise       ; iclock          ;
;  idatab[10]  ; iclock      ; 14.737 ; 14.737 ; Rise       ; iclock          ;
;  idatab[11]  ; iclock      ; 15.823 ; 15.823 ; Rise       ; iclock          ;
;  idatab[12]  ; iclock      ; 15.816 ; 15.816 ; Rise       ; iclock          ;
;  idatab[13]  ; iclock      ; 15.142 ; 15.142 ; Rise       ; iclock          ;
;  idatab[14]  ; iclock      ; 16.015 ; 16.015 ; Rise       ; iclock          ;
;  idatab[15]  ; iclock      ; 15.753 ; 15.753 ; Rise       ; iclock          ;
;  idatab[16]  ; iclock      ; 14.564 ; 14.564 ; Rise       ; iclock          ;
;  idatab[17]  ; iclock      ; 15.052 ; 15.052 ; Rise       ; iclock          ;
;  idatab[18]  ; iclock      ; 15.548 ; 15.548 ; Rise       ; iclock          ;
;  idatab[19]  ; iclock      ; 15.746 ; 15.746 ; Rise       ; iclock          ;
;  idatab[20]  ; iclock      ; 16.281 ; 16.281 ; Rise       ; iclock          ;
;  idatab[21]  ; iclock      ; 16.203 ; 16.203 ; Rise       ; iclock          ;
;  idatab[22]  ; iclock      ; 15.655 ; 15.655 ; Rise       ; iclock          ;
;  idatab[23]  ; iclock      ; 15.267 ; 15.267 ; Rise       ; iclock          ;
;  idatab[24]  ; iclock      ; 15.778 ; 15.778 ; Rise       ; iclock          ;
;  idatab[25]  ; iclock      ; 15.200 ; 15.200 ; Rise       ; iclock          ;
;  idatab[26]  ; iclock      ; 15.569 ; 15.569 ; Rise       ; iclock          ;
;  idatab[27]  ; iclock      ; 16.377 ; 16.377 ; Rise       ; iclock          ;
;  idatab[28]  ; iclock      ; 15.596 ; 15.596 ; Rise       ; iclock          ;
;  idatab[29]  ; iclock      ; 12.268 ; 12.268 ; Rise       ; iclock          ;
;  idatab[30]  ; iclock      ; 11.865 ; 11.865 ; Rise       ; iclock          ;
;  idatab[31]  ; iclock      ; 7.250  ; 7.250  ; Rise       ; iclock          ;
; icontrol[*]  ; icontrol[0] ; 5.809  ; 5.809  ; Rise       ; icontrol[0]     ;
;  icontrol[0] ; icontrol[0] ; 0.330  ; 0.330  ; Rise       ; icontrol[0]     ;
;  icontrol[1] ; icontrol[0] ; 5.610  ; 5.610  ; Rise       ; icontrol[0]     ;
;  icontrol[2] ; icontrol[0] ; 5.809  ; 5.809  ; Rise       ; icontrol[0]     ;
;  icontrol[3] ; icontrol[0] ; 4.457  ; 4.457  ; Rise       ; icontrol[0]     ;
+--------------+-------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------------+
; Hold Times                                                                  ;
+--------------+-------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port  ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+-------------+--------+--------+------------+-----------------+
; idataa[*]    ; iclock      ; -1.776 ; -1.776 ; Rise       ; iclock          ;
;  idataa[0]   ; iclock      ; -2.673 ; -2.673 ; Rise       ; iclock          ;
;  idataa[1]   ; iclock      ; -2.243 ; -2.243 ; Rise       ; iclock          ;
;  idataa[2]   ; iclock      ; -1.910 ; -1.910 ; Rise       ; iclock          ;
;  idataa[3]   ; iclock      ; -1.896 ; -1.896 ; Rise       ; iclock          ;
;  idataa[4]   ; iclock      ; -2.089 ; -2.089 ; Rise       ; iclock          ;
;  idataa[5]   ; iclock      ; -2.430 ; -2.430 ; Rise       ; iclock          ;
;  idataa[6]   ; iclock      ; -2.437 ; -2.437 ; Rise       ; iclock          ;
;  idataa[7]   ; iclock      ; -2.319 ; -2.319 ; Rise       ; iclock          ;
;  idataa[8]   ; iclock      ; -2.057 ; -2.057 ; Rise       ; iclock          ;
;  idataa[9]   ; iclock      ; -2.045 ; -2.045 ; Rise       ; iclock          ;
;  idataa[10]  ; iclock      ; -1.776 ; -1.776 ; Rise       ; iclock          ;
;  idataa[11]  ; iclock      ; -1.996 ; -1.996 ; Rise       ; iclock          ;
;  idataa[12]  ; iclock      ; -2.311 ; -2.311 ; Rise       ; iclock          ;
;  idataa[13]  ; iclock      ; -1.962 ; -1.962 ; Rise       ; iclock          ;
;  idataa[14]  ; iclock      ; -2.252 ; -2.252 ; Rise       ; iclock          ;
;  idataa[15]  ; iclock      ; -2.484 ; -2.484 ; Rise       ; iclock          ;
;  idataa[16]  ; iclock      ; -2.278 ; -2.278 ; Rise       ; iclock          ;
;  idataa[17]  ; iclock      ; -1.917 ; -1.917 ; Rise       ; iclock          ;
;  idataa[18]  ; iclock      ; -2.056 ; -2.056 ; Rise       ; iclock          ;
;  idataa[19]  ; iclock      ; -2.005 ; -2.005 ; Rise       ; iclock          ;
;  idataa[20]  ; iclock      ; -2.150 ; -2.150 ; Rise       ; iclock          ;
;  idataa[21]  ; iclock      ; -2.211 ; -2.211 ; Rise       ; iclock          ;
;  idataa[22]  ; iclock      ; -2.276 ; -2.276 ; Rise       ; iclock          ;
;  idataa[23]  ; iclock      ; -2.410 ; -2.410 ; Rise       ; iclock          ;
;  idataa[24]  ; iclock      ; -2.032 ; -2.032 ; Rise       ; iclock          ;
;  idataa[25]  ; iclock      ; -2.296 ; -2.296 ; Rise       ; iclock          ;
;  idataa[26]  ; iclock      ; -1.947 ; -1.947 ; Rise       ; iclock          ;
;  idataa[27]  ; iclock      ; -2.052 ; -2.052 ; Rise       ; iclock          ;
;  idataa[28]  ; iclock      ; -1.991 ; -1.991 ; Rise       ; iclock          ;
;  idataa[29]  ; iclock      ; -1.927 ; -1.927 ; Rise       ; iclock          ;
;  idataa[30]  ; iclock      ; -1.964 ; -1.964 ; Rise       ; iclock          ;
;  idataa[31]  ; iclock      ; -2.155 ; -2.155 ; Rise       ; iclock          ;
; idatab[*]    ; iclock      ; 0.064  ; 0.064  ; Rise       ; iclock          ;
;  idatab[0]   ; iclock      ; -2.081 ; -2.081 ; Rise       ; iclock          ;
;  idatab[1]   ; iclock      ; -2.171 ; -2.171 ; Rise       ; iclock          ;
;  idatab[2]   ; iclock      ; -2.334 ; -2.334 ; Rise       ; iclock          ;
;  idatab[3]   ; iclock      ; -2.164 ; -2.164 ; Rise       ; iclock          ;
;  idatab[4]   ; iclock      ; -2.141 ; -2.141 ; Rise       ; iclock          ;
;  idatab[5]   ; iclock      ; -2.441 ; -2.441 ; Rise       ; iclock          ;
;  idatab[6]   ; iclock      ; -2.282 ; -2.282 ; Rise       ; iclock          ;
;  idatab[7]   ; iclock      ; -2.259 ; -2.259 ; Rise       ; iclock          ;
;  idatab[8]   ; iclock      ; -2.002 ; -2.002 ; Rise       ; iclock          ;
;  idatab[9]   ; iclock      ; -2.222 ; -2.222 ; Rise       ; iclock          ;
;  idatab[10]  ; iclock      ; -2.035 ; -2.035 ; Rise       ; iclock          ;
;  idatab[11]  ; iclock      ; -2.094 ; -2.094 ; Rise       ; iclock          ;
;  idatab[12]  ; iclock      ; -1.975 ; -1.975 ; Rise       ; iclock          ;
;  idatab[13]  ; iclock      ; -2.484 ; -2.484 ; Rise       ; iclock          ;
;  idatab[14]  ; iclock      ; -2.470 ; -2.470 ; Rise       ; iclock          ;
;  idatab[15]  ; iclock      ; -1.851 ; -1.851 ; Rise       ; iclock          ;
;  idatab[16]  ; iclock      ; -1.882 ; -1.882 ; Rise       ; iclock          ;
;  idatab[17]  ; iclock      ; -2.069 ; -2.069 ; Rise       ; iclock          ;
;  idatab[18]  ; iclock      ; -1.966 ; -1.966 ; Rise       ; iclock          ;
;  idatab[19]  ; iclock      ; -1.831 ; -1.831 ; Rise       ; iclock          ;
;  idatab[20]  ; iclock      ; -1.924 ; -1.924 ; Rise       ; iclock          ;
;  idatab[21]  ; iclock      ; -1.787 ; -1.787 ; Rise       ; iclock          ;
;  idatab[22]  ; iclock      ; -1.952 ; -1.952 ; Rise       ; iclock          ;
;  idatab[23]  ; iclock      ; -2.204 ; -2.204 ; Rise       ; iclock          ;
;  idatab[24]  ; iclock      ; -2.111 ; -2.111 ; Rise       ; iclock          ;
;  idatab[25]  ; iclock      ; -2.012 ; -2.012 ; Rise       ; iclock          ;
;  idatab[26]  ; iclock      ; -2.317 ; -2.317 ; Rise       ; iclock          ;
;  idatab[27]  ; iclock      ; -2.275 ; -2.275 ; Rise       ; iclock          ;
;  idatab[28]  ; iclock      ; -2.072 ; -2.072 ; Rise       ; iclock          ;
;  idatab[29]  ; iclock      ; -0.196 ; -0.196 ; Rise       ; iclock          ;
;  idatab[30]  ; iclock      ; 0.064  ; 0.064  ; Rise       ; iclock          ;
;  idatab[31]  ; iclock      ; -2.001 ; -2.001 ; Rise       ; iclock          ;
; icontrol[*]  ; icontrol[0] ; 1.055  ; 1.055  ; Rise       ; icontrol[0]     ;
;  icontrol[0] ; icontrol[0] ; 1.055  ; 1.055  ; Rise       ; icontrol[0]     ;
;  icontrol[1] ; icontrol[0] ; -0.933 ; -0.933 ; Rise       ; icontrol[0]     ;
;  icontrol[2] ; icontrol[0] ; -1.040 ; -1.040 ; Rise       ; icontrol[0]     ;
;  icontrol[3] ; icontrol[0] ; -1.117 ; -1.117 ; Rise       ; icontrol[0]     ;
+--------------+-------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------------+
; Clock to Output Times                                                       ;
+--------------+-------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port  ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+-------------+--------+--------+------------+-----------------+
; oCompResult  ; iclock      ; 9.715  ; 9.715  ; Rise       ; iclock          ;
; oresult[*]   ; iclock      ; 14.305 ; 14.305 ; Rise       ; iclock          ;
;  oresult[0]  ; iclock      ; 14.019 ; 14.019 ; Rise       ; iclock          ;
;  oresult[1]  ; iclock      ; 13.052 ; 13.052 ; Rise       ; iclock          ;
;  oresult[2]  ; iclock      ; 13.543 ; 13.543 ; Rise       ; iclock          ;
;  oresult[3]  ; iclock      ; 12.934 ; 12.934 ; Rise       ; iclock          ;
;  oresult[4]  ; iclock      ; 13.136 ; 13.136 ; Rise       ; iclock          ;
;  oresult[5]  ; iclock      ; 12.568 ; 12.568 ; Rise       ; iclock          ;
;  oresult[6]  ; iclock      ; 12.923 ; 12.923 ; Rise       ; iclock          ;
;  oresult[7]  ; iclock      ; 13.302 ; 13.302 ; Rise       ; iclock          ;
;  oresult[8]  ; iclock      ; 14.305 ; 14.305 ; Rise       ; iclock          ;
;  oresult[9]  ; iclock      ; 12.328 ; 12.328 ; Rise       ; iclock          ;
;  oresult[10] ; iclock      ; 13.516 ; 13.516 ; Rise       ; iclock          ;
;  oresult[11] ; iclock      ; 13.057 ; 13.057 ; Rise       ; iclock          ;
;  oresult[12] ; iclock      ; 12.653 ; 12.653 ; Rise       ; iclock          ;
;  oresult[13] ; iclock      ; 13.470 ; 13.470 ; Rise       ; iclock          ;
;  oresult[14] ; iclock      ; 12.619 ; 12.619 ; Rise       ; iclock          ;
;  oresult[15] ; iclock      ; 12.698 ; 12.698 ; Rise       ; iclock          ;
;  oresult[16] ; iclock      ; 12.630 ; 12.630 ; Rise       ; iclock          ;
;  oresult[17] ; iclock      ; 11.820 ; 11.820 ; Rise       ; iclock          ;
;  oresult[18] ; iclock      ; 13.930 ; 13.930 ; Rise       ; iclock          ;
;  oresult[19] ; iclock      ; 13.769 ; 13.769 ; Rise       ; iclock          ;
;  oresult[20] ; iclock      ; 12.670 ; 12.670 ; Rise       ; iclock          ;
;  oresult[21] ; iclock      ; 12.412 ; 12.412 ; Rise       ; iclock          ;
;  oresult[22] ; iclock      ; 13.473 ; 13.473 ; Rise       ; iclock          ;
;  oresult[23] ; iclock      ; 13.560 ; 13.560 ; Rise       ; iclock          ;
;  oresult[24] ; iclock      ; 12.649 ; 12.649 ; Rise       ; iclock          ;
;  oresult[25] ; iclock      ; 13.278 ; 13.278 ; Rise       ; iclock          ;
;  oresult[26] ; iclock      ; 12.652 ; 12.652 ; Rise       ; iclock          ;
;  oresult[27] ; iclock      ; 13.223 ; 13.223 ; Rise       ; iclock          ;
;  oresult[28] ; iclock      ; 13.703 ; 13.703 ; Rise       ; iclock          ;
;  oresult[29] ; iclock      ; 13.882 ; 13.882 ; Rise       ; iclock          ;
;  oresult[30] ; iclock      ; 13.654 ; 13.654 ; Rise       ; iclock          ;
;  oresult[31] ; iclock      ; 10.288 ; 10.288 ; Rise       ; iclock          ;
; oCompResult  ; icontrol[0] ; 12.146 ; 12.146 ; Rise       ; icontrol[0]     ;
; onan         ; icontrol[0] ; 9.326  ; 9.326  ; Rise       ; icontrol[0]     ;
; ooverflow    ; icontrol[0] ; 9.334  ; 9.334  ; Rise       ; icontrol[0]     ;
; oresult[*]   ; icontrol[0] ; 18.853 ; 18.853 ; Rise       ; icontrol[0]     ;
;  oresult[0]  ; icontrol[0] ; 18.792 ; 18.792 ; Rise       ; icontrol[0]     ;
;  oresult[1]  ; icontrol[0] ; 17.180 ; 17.180 ; Rise       ; icontrol[0]     ;
;  oresult[2]  ; icontrol[0] ; 17.531 ; 17.531 ; Rise       ; icontrol[0]     ;
;  oresult[3]  ; icontrol[0] ; 16.901 ; 16.901 ; Rise       ; icontrol[0]     ;
;  oresult[4]  ; icontrol[0] ; 17.269 ; 17.269 ; Rise       ; icontrol[0]     ;
;  oresult[5]  ; icontrol[0] ; 17.204 ; 17.204 ; Rise       ; icontrol[0]     ;
;  oresult[6]  ; icontrol[0] ; 16.805 ; 16.805 ; Rise       ; icontrol[0]     ;
;  oresult[7]  ; icontrol[0] ; 16.824 ; 16.824 ; Rise       ; icontrol[0]     ;
;  oresult[8]  ; icontrol[0] ; 17.959 ; 17.959 ; Rise       ; icontrol[0]     ;
;  oresult[9]  ; icontrol[0] ; 16.594 ; 16.594 ; Rise       ; icontrol[0]     ;
;  oresult[10] ; icontrol[0] ; 17.658 ; 17.658 ; Rise       ; icontrol[0]     ;
;  oresult[11] ; icontrol[0] ; 16.840 ; 16.840 ; Rise       ; icontrol[0]     ;
;  oresult[12] ; icontrol[0] ; 16.819 ; 16.819 ; Rise       ; icontrol[0]     ;
;  oresult[13] ; icontrol[0] ; 18.137 ; 18.137 ; Rise       ; icontrol[0]     ;
;  oresult[14] ; icontrol[0] ; 16.838 ; 16.838 ; Rise       ; icontrol[0]     ;
;  oresult[15] ; icontrol[0] ; 16.843 ; 16.843 ; Rise       ; icontrol[0]     ;
;  oresult[16] ; icontrol[0] ; 17.243 ; 17.243 ; Rise       ; icontrol[0]     ;
;  oresult[17] ; icontrol[0] ; 16.742 ; 16.742 ; Rise       ; icontrol[0]     ;
;  oresult[18] ; icontrol[0] ; 18.696 ; 18.696 ; Rise       ; icontrol[0]     ;
;  oresult[19] ; icontrol[0] ; 18.058 ; 18.058 ; Rise       ; icontrol[0]     ;
;  oresult[20] ; icontrol[0] ; 17.629 ; 17.629 ; Rise       ; icontrol[0]     ;
;  oresult[21] ; icontrol[0] ; 16.141 ; 16.141 ; Rise       ; icontrol[0]     ;
;  oresult[22] ; icontrol[0] ; 17.372 ; 17.372 ; Rise       ; icontrol[0]     ;
;  oresult[23] ; icontrol[0] ; 18.399 ; 18.399 ; Rise       ; icontrol[0]     ;
;  oresult[24] ; icontrol[0] ; 17.589 ; 17.589 ; Rise       ; icontrol[0]     ;
;  oresult[25] ; icontrol[0] ; 18.290 ; 18.290 ; Rise       ; icontrol[0]     ;
;  oresult[26] ; icontrol[0] ; 17.112 ; 17.112 ; Rise       ; icontrol[0]     ;
;  oresult[27] ; icontrol[0] ; 18.017 ; 18.017 ; Rise       ; icontrol[0]     ;
;  oresult[28] ; icontrol[0] ; 18.853 ; 18.853 ; Rise       ; icontrol[0]     ;
;  oresult[29] ; icontrol[0] ; 18.680 ; 18.680 ; Rise       ; icontrol[0]     ;
;  oresult[30] ; icontrol[0] ; 17.514 ; 17.514 ; Rise       ; icontrol[0]     ;
;  oresult[31] ; icontrol[0] ; 12.785 ; 12.785 ; Rise       ; icontrol[0]     ;
; ounderflow   ; icontrol[0] ; 10.459 ; 10.459 ; Rise       ; icontrol[0]     ;
; ozero        ; icontrol[0] ; 10.445 ; 10.445 ; Rise       ; icontrol[0]     ;
; oCompResult  ; icontrol[0] ; 12.146 ; 12.146 ; Fall       ; icontrol[0]     ;
; oresult[*]   ; icontrol[0] ; 18.853 ; 18.853 ; Fall       ; icontrol[0]     ;
;  oresult[0]  ; icontrol[0] ; 18.792 ; 18.792 ; Fall       ; icontrol[0]     ;
;  oresult[1]  ; icontrol[0] ; 17.180 ; 17.180 ; Fall       ; icontrol[0]     ;
;  oresult[2]  ; icontrol[0] ; 17.531 ; 17.531 ; Fall       ; icontrol[0]     ;
;  oresult[3]  ; icontrol[0] ; 16.901 ; 16.901 ; Fall       ; icontrol[0]     ;
;  oresult[4]  ; icontrol[0] ; 17.269 ; 17.269 ; Fall       ; icontrol[0]     ;
;  oresult[5]  ; icontrol[0] ; 17.204 ; 17.204 ; Fall       ; icontrol[0]     ;
;  oresult[6]  ; icontrol[0] ; 16.805 ; 16.805 ; Fall       ; icontrol[0]     ;
;  oresult[7]  ; icontrol[0] ; 16.824 ; 16.824 ; Fall       ; icontrol[0]     ;
;  oresult[8]  ; icontrol[0] ; 17.959 ; 17.959 ; Fall       ; icontrol[0]     ;
;  oresult[9]  ; icontrol[0] ; 16.594 ; 16.594 ; Fall       ; icontrol[0]     ;
;  oresult[10] ; icontrol[0] ; 17.658 ; 17.658 ; Fall       ; icontrol[0]     ;
;  oresult[11] ; icontrol[0] ; 16.840 ; 16.840 ; Fall       ; icontrol[0]     ;
;  oresult[12] ; icontrol[0] ; 16.819 ; 16.819 ; Fall       ; icontrol[0]     ;
;  oresult[13] ; icontrol[0] ; 18.137 ; 18.137 ; Fall       ; icontrol[0]     ;
;  oresult[14] ; icontrol[0] ; 16.838 ; 16.838 ; Fall       ; icontrol[0]     ;
;  oresult[15] ; icontrol[0] ; 16.843 ; 16.843 ; Fall       ; icontrol[0]     ;
;  oresult[16] ; icontrol[0] ; 17.243 ; 17.243 ; Fall       ; icontrol[0]     ;
;  oresult[17] ; icontrol[0] ; 16.742 ; 16.742 ; Fall       ; icontrol[0]     ;
;  oresult[18] ; icontrol[0] ; 18.696 ; 18.696 ; Fall       ; icontrol[0]     ;
;  oresult[19] ; icontrol[0] ; 18.058 ; 18.058 ; Fall       ; icontrol[0]     ;
;  oresult[20] ; icontrol[0] ; 17.629 ; 17.629 ; Fall       ; icontrol[0]     ;
;  oresult[21] ; icontrol[0] ; 16.141 ; 16.141 ; Fall       ; icontrol[0]     ;
;  oresult[22] ; icontrol[0] ; 17.372 ; 17.372 ; Fall       ; icontrol[0]     ;
;  oresult[23] ; icontrol[0] ; 18.399 ; 18.399 ; Fall       ; icontrol[0]     ;
;  oresult[24] ; icontrol[0] ; 17.589 ; 17.589 ; Fall       ; icontrol[0]     ;
;  oresult[25] ; icontrol[0] ; 18.290 ; 18.290 ; Fall       ; icontrol[0]     ;
;  oresult[26] ; icontrol[0] ; 17.112 ; 17.112 ; Fall       ; icontrol[0]     ;
;  oresult[27] ; icontrol[0] ; 18.017 ; 18.017 ; Fall       ; icontrol[0]     ;
;  oresult[28] ; icontrol[0] ; 18.853 ; 18.853 ; Fall       ; icontrol[0]     ;
;  oresult[29] ; icontrol[0] ; 18.680 ; 18.680 ; Fall       ; icontrol[0]     ;
;  oresult[30] ; icontrol[0] ; 17.514 ; 17.514 ; Fall       ; icontrol[0]     ;
;  oresult[31] ; icontrol[0] ; 12.785 ; 12.785 ; Fall       ; icontrol[0]     ;
+--------------+-------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------+
; Minimum Clock to Output Times                                             ;
+--------------+-------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port  ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+-------------+-------+-------+------------+-----------------+
; oCompResult  ; iclock      ; 5.102 ; 5.102 ; Rise       ; iclock          ;
; oresult[*]   ; iclock      ; 4.537 ; 4.537 ; Rise       ; iclock          ;
;  oresult[0]  ; iclock      ; 5.221 ; 5.221 ; Rise       ; iclock          ;
;  oresult[1]  ; iclock      ; 4.789 ; 4.789 ; Rise       ; iclock          ;
;  oresult[2]  ; iclock      ; 5.093 ; 5.093 ; Rise       ; iclock          ;
;  oresult[3]  ; iclock      ; 5.046 ; 5.046 ; Rise       ; iclock          ;
;  oresult[4]  ; iclock      ; 4.626 ; 4.626 ; Rise       ; iclock          ;
;  oresult[5]  ; iclock      ; 4.855 ; 4.855 ; Rise       ; iclock          ;
;  oresult[6]  ; iclock      ; 5.440 ; 5.440 ; Rise       ; iclock          ;
;  oresult[7]  ; iclock      ; 4.771 ; 4.771 ; Rise       ; iclock          ;
;  oresult[8]  ; iclock      ; 5.257 ; 5.257 ; Rise       ; iclock          ;
;  oresult[9]  ; iclock      ; 5.408 ; 5.408 ; Rise       ; iclock          ;
;  oresult[10] ; iclock      ; 4.766 ; 4.766 ; Rise       ; iclock          ;
;  oresult[11] ; iclock      ; 5.605 ; 5.605 ; Rise       ; iclock          ;
;  oresult[12] ; iclock      ; 4.834 ; 4.834 ; Rise       ; iclock          ;
;  oresult[13] ; iclock      ; 5.034 ; 5.034 ; Rise       ; iclock          ;
;  oresult[14] ; iclock      ; 5.048 ; 5.048 ; Rise       ; iclock          ;
;  oresult[15] ; iclock      ; 4.537 ; 4.537 ; Rise       ; iclock          ;
;  oresult[16] ; iclock      ; 5.277 ; 5.277 ; Rise       ; iclock          ;
;  oresult[17] ; iclock      ; 4.990 ; 4.990 ; Rise       ; iclock          ;
;  oresult[18] ; iclock      ; 5.080 ; 5.080 ; Rise       ; iclock          ;
;  oresult[19] ; iclock      ; 5.121 ; 5.121 ; Rise       ; iclock          ;
;  oresult[20] ; iclock      ; 5.142 ; 5.142 ; Rise       ; iclock          ;
;  oresult[21] ; iclock      ; 5.127 ; 5.127 ; Rise       ; iclock          ;
;  oresult[22] ; iclock      ; 5.353 ; 5.353 ; Rise       ; iclock          ;
;  oresult[23] ; iclock      ; 4.905 ; 4.905 ; Rise       ; iclock          ;
;  oresult[24] ; iclock      ; 5.049 ; 5.049 ; Rise       ; iclock          ;
;  oresult[25] ; iclock      ; 5.012 ; 5.012 ; Rise       ; iclock          ;
;  oresult[26] ; iclock      ; 4.962 ; 4.962 ; Rise       ; iclock          ;
;  oresult[27] ; iclock      ; 4.901 ; 4.901 ; Rise       ; iclock          ;
;  oresult[28] ; iclock      ; 5.010 ; 5.010 ; Rise       ; iclock          ;
;  oresult[29] ; iclock      ; 5.138 ; 5.138 ; Rise       ; iclock          ;
;  oresult[30] ; iclock      ; 5.391 ; 5.391 ; Rise       ; iclock          ;
;  oresult[31] ; iclock      ; 4.810 ; 4.810 ; Rise       ; iclock          ;
; oCompResult  ; icontrol[0] ; 6.373 ; 6.373 ; Rise       ; icontrol[0]     ;
; onan         ; icontrol[0] ; 4.920 ; 4.920 ; Rise       ; icontrol[0]     ;
; ooverflow    ; icontrol[0] ; 4.908 ; 4.908 ; Rise       ; icontrol[0]     ;
; oresult[*]   ; icontrol[0] ; 6.719 ; 6.719 ; Rise       ; icontrol[0]     ;
;  oresult[0]  ; icontrol[0] ; 7.447 ; 7.447 ; Rise       ; icontrol[0]     ;
;  oresult[1]  ; icontrol[0] ; 7.026 ; 7.026 ; Rise       ; icontrol[0]     ;
;  oresult[2]  ; icontrol[0] ; 7.266 ; 7.266 ; Rise       ; icontrol[0]     ;
;  oresult[3]  ; icontrol[0] ; 7.300 ; 7.300 ; Rise       ; icontrol[0]     ;
;  oresult[4]  ; icontrol[0] ; 6.898 ; 6.898 ; Rise       ; icontrol[0]     ;
;  oresult[5]  ; icontrol[0] ; 7.061 ; 7.061 ; Rise       ; icontrol[0]     ;
;  oresult[6]  ; icontrol[0] ; 7.464 ; 7.464 ; Rise       ; icontrol[0]     ;
;  oresult[7]  ; icontrol[0] ; 6.915 ; 6.915 ; Rise       ; icontrol[0]     ;
;  oresult[8]  ; icontrol[0] ; 7.473 ; 7.473 ; Rise       ; icontrol[0]     ;
;  oresult[9]  ; icontrol[0] ; 7.588 ; 7.588 ; Rise       ; icontrol[0]     ;
;  oresult[10] ; icontrol[0] ; 7.142 ; 7.142 ; Rise       ; icontrol[0]     ;
;  oresult[11] ; icontrol[0] ; 7.773 ; 7.773 ; Rise       ; icontrol[0]     ;
;  oresult[12] ; icontrol[0] ; 7.088 ; 7.088 ; Rise       ; icontrol[0]     ;
;  oresult[13] ; icontrol[0] ; 7.415 ; 7.415 ; Rise       ; icontrol[0]     ;
;  oresult[14] ; icontrol[0] ; 7.200 ; 7.200 ; Rise       ; icontrol[0]     ;
;  oresult[15] ; icontrol[0] ; 6.784 ; 6.784 ; Rise       ; icontrol[0]     ;
;  oresult[16] ; icontrol[0] ; 7.429 ; 7.429 ; Rise       ; icontrol[0]     ;
;  oresult[17] ; icontrol[0] ; 7.017 ; 7.017 ; Rise       ; icontrol[0]     ;
;  oresult[18] ; icontrol[0] ; 7.458 ; 7.458 ; Rise       ; icontrol[0]     ;
;  oresult[19] ; icontrol[0] ; 7.274 ; 7.274 ; Rise       ; icontrol[0]     ;
;  oresult[20] ; icontrol[0] ; 7.404 ; 7.404 ; Rise       ; icontrol[0]     ;
;  oresult[21] ; icontrol[0] ; 7.139 ; 7.139 ; Rise       ; icontrol[0]     ;
;  oresult[22] ; icontrol[0] ; 7.496 ; 7.496 ; Rise       ; icontrol[0]     ;
;  oresult[23] ; icontrol[0] ; 7.279 ; 7.279 ; Rise       ; icontrol[0]     ;
;  oresult[24] ; icontrol[0] ; 7.194 ; 7.194 ; Rise       ; icontrol[0]     ;
;  oresult[25] ; icontrol[0] ; 7.245 ; 7.245 ; Rise       ; icontrol[0]     ;
;  oresult[26] ; icontrol[0] ; 6.946 ; 6.946 ; Rise       ; icontrol[0]     ;
;  oresult[27] ; icontrol[0] ; 7.061 ; 7.061 ; Rise       ; icontrol[0]     ;
;  oresult[28] ; icontrol[0] ; 7.389 ; 7.389 ; Rise       ; icontrol[0]     ;
;  oresult[29] ; icontrol[0] ; 7.375 ; 7.375 ; Rise       ; icontrol[0]     ;
;  oresult[30] ; icontrol[0] ; 7.420 ; 7.420 ; Rise       ; icontrol[0]     ;
;  oresult[31] ; icontrol[0] ; 6.719 ; 6.719 ; Rise       ; icontrol[0]     ;
; ounderflow   ; icontrol[0] ; 5.463 ; 5.463 ; Rise       ; icontrol[0]     ;
; ozero        ; icontrol[0] ; 5.444 ; 5.444 ; Rise       ; icontrol[0]     ;
; oCompResult  ; icontrol[0] ; 6.373 ; 6.373 ; Fall       ; icontrol[0]     ;
; oresult[*]   ; icontrol[0] ; 6.719 ; 6.719 ; Fall       ; icontrol[0]     ;
;  oresult[0]  ; icontrol[0] ; 7.447 ; 7.447 ; Fall       ; icontrol[0]     ;
;  oresult[1]  ; icontrol[0] ; 7.026 ; 7.026 ; Fall       ; icontrol[0]     ;
;  oresult[2]  ; icontrol[0] ; 7.266 ; 7.266 ; Fall       ; icontrol[0]     ;
;  oresult[3]  ; icontrol[0] ; 7.300 ; 7.300 ; Fall       ; icontrol[0]     ;
;  oresult[4]  ; icontrol[0] ; 6.898 ; 6.898 ; Fall       ; icontrol[0]     ;
;  oresult[5]  ; icontrol[0] ; 7.061 ; 7.061 ; Fall       ; icontrol[0]     ;
;  oresult[6]  ; icontrol[0] ; 7.464 ; 7.464 ; Fall       ; icontrol[0]     ;
;  oresult[7]  ; icontrol[0] ; 6.915 ; 6.915 ; Fall       ; icontrol[0]     ;
;  oresult[8]  ; icontrol[0] ; 7.473 ; 7.473 ; Fall       ; icontrol[0]     ;
;  oresult[9]  ; icontrol[0] ; 7.588 ; 7.588 ; Fall       ; icontrol[0]     ;
;  oresult[10] ; icontrol[0] ; 7.142 ; 7.142 ; Fall       ; icontrol[0]     ;
;  oresult[11] ; icontrol[0] ; 7.773 ; 7.773 ; Fall       ; icontrol[0]     ;
;  oresult[12] ; icontrol[0] ; 7.088 ; 7.088 ; Fall       ; icontrol[0]     ;
;  oresult[13] ; icontrol[0] ; 7.415 ; 7.415 ; Fall       ; icontrol[0]     ;
;  oresult[14] ; icontrol[0] ; 7.200 ; 7.200 ; Fall       ; icontrol[0]     ;
;  oresult[15] ; icontrol[0] ; 6.784 ; 6.784 ; Fall       ; icontrol[0]     ;
;  oresult[16] ; icontrol[0] ; 7.429 ; 7.429 ; Fall       ; icontrol[0]     ;
;  oresult[17] ; icontrol[0] ; 7.017 ; 7.017 ; Fall       ; icontrol[0]     ;
;  oresult[18] ; icontrol[0] ; 7.458 ; 7.458 ; Fall       ; icontrol[0]     ;
;  oresult[19] ; icontrol[0] ; 7.274 ; 7.274 ; Fall       ; icontrol[0]     ;
;  oresult[20] ; icontrol[0] ; 7.404 ; 7.404 ; Fall       ; icontrol[0]     ;
;  oresult[21] ; icontrol[0] ; 7.139 ; 7.139 ; Fall       ; icontrol[0]     ;
;  oresult[22] ; icontrol[0] ; 7.496 ; 7.496 ; Fall       ; icontrol[0]     ;
;  oresult[23] ; icontrol[0] ; 7.279 ; 7.279 ; Fall       ; icontrol[0]     ;
;  oresult[24] ; icontrol[0] ; 7.194 ; 7.194 ; Fall       ; icontrol[0]     ;
;  oresult[25] ; icontrol[0] ; 7.245 ; 7.245 ; Fall       ; icontrol[0]     ;
;  oresult[26] ; icontrol[0] ; 6.946 ; 6.946 ; Fall       ; icontrol[0]     ;
;  oresult[27] ; icontrol[0] ; 7.061 ; 7.061 ; Fall       ; icontrol[0]     ;
;  oresult[28] ; icontrol[0] ; 7.389 ; 7.389 ; Fall       ; icontrol[0]     ;
;  oresult[29] ; icontrol[0] ; 7.375 ; 7.375 ; Fall       ; icontrol[0]     ;
;  oresult[30] ; icontrol[0] ; 7.420 ; 7.420 ; Fall       ; icontrol[0]     ;
;  oresult[31] ; icontrol[0] ; 6.719 ; 6.719 ; Fall       ; icontrol[0]     ;
+--------------+-------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------+
; Progagation Delay                                             ;
+-------------+-------------+--------+--------+--------+--------+
; Input Port  ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+-------------+-------------+--------+--------+--------+--------+
; icontrol[1] ; oCompResult ; 11.943 ; 12.217 ; 12.217 ; 11.943 ;
; icontrol[1] ; oresult[0]  ; 18.785 ; 18.785 ; 18.785 ; 18.785 ;
; icontrol[1] ; oresult[1]  ; 17.173 ; 17.173 ; 17.173 ; 17.173 ;
; icontrol[1] ; oresult[2]  ; 17.524 ; 17.524 ; 17.524 ; 17.524 ;
; icontrol[1] ; oresult[3]  ; 17.081 ; 17.081 ; 17.081 ; 17.081 ;
; icontrol[1] ; oresult[4]  ; 17.262 ; 17.262 ; 17.262 ; 17.262 ;
; icontrol[1] ; oresult[5]  ; 17.329 ; 17.329 ; 17.329 ; 17.329 ;
; icontrol[1] ; oresult[6]  ; 16.951 ; 16.951 ; 16.951 ; 16.951 ;
; icontrol[1] ; oresult[7]  ; 17.575 ; 17.575 ; 17.575 ; 17.575 ;
; icontrol[1] ; oresult[8]  ; 18.527 ; 18.527 ; 18.527 ; 18.527 ;
; icontrol[1] ; oresult[9]  ; 16.587 ; 16.587 ; 16.587 ; 16.587 ;
; icontrol[1] ; oresult[10] ; 17.651 ; 17.651 ; 17.651 ; 17.651 ;
; icontrol[1] ; oresult[11] ; 16.833 ; 16.833 ; 16.833 ; 16.833 ;
; icontrol[1] ; oresult[12] ; 16.812 ; 16.812 ; 16.812 ; 16.812 ;
; icontrol[1] ; oresult[13] ; 18.130 ; 18.130 ; 18.130 ; 18.130 ;
; icontrol[1] ; oresult[14] ; 16.826 ; 16.826 ; 16.826 ; 16.826 ;
; icontrol[1] ; oresult[15] ; 16.836 ; 16.836 ; 16.836 ; 16.836 ;
; icontrol[1] ; oresult[16] ; 17.231 ; 17.231 ; 17.231 ; 17.231 ;
; icontrol[1] ; oresult[17] ; 16.730 ; 16.730 ; 16.730 ; 16.730 ;
; icontrol[1] ; oresult[18] ; 18.684 ; 18.684 ; 18.684 ; 18.684 ;
; icontrol[1] ; oresult[19] ; 18.051 ; 18.051 ; 18.051 ; 18.051 ;
; icontrol[1] ; oresult[20] ; 17.617 ; 17.617 ; 17.617 ; 17.617 ;
; icontrol[1] ; oresult[21] ; 16.142 ; 16.142 ; 16.142 ; 16.142 ;
; icontrol[1] ; oresult[22] ; 17.365 ; 17.365 ; 17.365 ; 17.365 ;
; icontrol[1] ; oresult[23] ; 18.392 ; 18.392 ; 18.392 ; 18.392 ;
; icontrol[1] ; oresult[24] ; 17.577 ; 17.577 ; 17.577 ; 17.577 ;
; icontrol[1] ; oresult[25] ; 18.283 ; 18.283 ; 18.283 ; 18.283 ;
; icontrol[1] ; oresult[26] ; 17.436 ; 17.436 ; 17.436 ; 17.436 ;
; icontrol[1] ; oresult[27] ; 18.005 ; 18.005 ; 18.005 ; 18.005 ;
; icontrol[1] ; oresult[28] ; 18.846 ; 18.846 ; 18.846 ; 18.846 ;
; icontrol[1] ; oresult[29] ; 18.668 ; 18.668 ; 18.668 ; 18.668 ;
; icontrol[1] ; oresult[30] ; 17.867 ; 17.867 ; 17.867 ; 17.867 ;
; icontrol[1] ; oresult[31] ; 13.107 ; 13.107 ; 13.107 ; 13.107 ;
; icontrol[2] ; oCompResult ;        ; 11.444 ; 11.444 ;        ;
; icontrol[2] ; oresult[0]  ; 19.006 ; 19.006 ; 19.006 ; 19.006 ;
; icontrol[2] ; oresult[1]  ; 17.394 ; 17.394 ; 17.394 ; 17.394 ;
; icontrol[2] ; oresult[2]  ; 17.745 ; 17.745 ; 17.745 ; 17.745 ;
; icontrol[2] ; oresult[3]  ; 17.280 ; 17.280 ; 17.280 ; 17.280 ;
; icontrol[2] ; oresult[4]  ; 17.483 ; 17.483 ; 17.483 ; 17.483 ;
; icontrol[2] ; oresult[5]  ; 17.528 ; 17.528 ; 17.528 ; 17.528 ;
; icontrol[2] ; oresult[6]  ; 17.150 ; 17.150 ; 17.150 ; 17.150 ;
; icontrol[2] ; oresult[7]  ; 17.774 ; 17.774 ; 17.774 ; 17.774 ;
; icontrol[2] ; oresult[8]  ; 18.726 ; 18.726 ; 18.726 ; 18.726 ;
; icontrol[2] ; oresult[9]  ; 16.808 ; 16.808 ; 16.808 ; 16.808 ;
; icontrol[2] ; oresult[10] ; 17.872 ; 17.872 ; 17.872 ; 17.872 ;
; icontrol[2] ; oresult[11] ; 17.054 ; 17.054 ; 17.054 ; 17.054 ;
; icontrol[2] ; oresult[12] ; 17.033 ; 17.033 ; 17.033 ; 17.033 ;
; icontrol[2] ; oresult[13] ; 18.351 ; 18.351 ; 18.351 ; 18.351 ;
; icontrol[2] ; oresult[14] ; 17.043 ; 17.043 ; 17.043 ; 17.043 ;
; icontrol[2] ; oresult[15] ; 17.057 ; 17.057 ; 17.057 ; 17.057 ;
; icontrol[2] ; oresult[16] ; 17.448 ; 17.448 ; 17.448 ; 17.448 ;
; icontrol[2] ; oresult[17] ; 16.947 ; 16.947 ; 16.947 ; 16.947 ;
; icontrol[2] ; oresult[18] ; 18.901 ; 18.901 ; 18.901 ; 18.901 ;
; icontrol[2] ; oresult[19] ; 18.272 ; 18.272 ; 18.272 ; 18.272 ;
; icontrol[2] ; oresult[20] ; 17.834 ; 17.834 ; 17.834 ; 17.834 ;
; icontrol[2] ; oresult[21] ; 16.346 ; 16.346 ; 16.346 ; 16.346 ;
; icontrol[2] ; oresult[22] ; 17.586 ; 17.586 ; 17.586 ; 17.586 ;
; icontrol[2] ; oresult[23] ; 18.613 ; 18.613 ; 18.613 ; 18.613 ;
; icontrol[2] ; oresult[24] ; 17.794 ; 17.794 ; 17.794 ; 17.794 ;
; icontrol[2] ; oresult[25] ; 18.504 ; 18.504 ; 18.504 ; 18.504 ;
; icontrol[2] ; oresult[26] ; 17.635 ; 17.635 ; 17.635 ; 17.635 ;
; icontrol[2] ; oresult[27] ; 18.222 ; 18.222 ; 18.222 ; 18.222 ;
; icontrol[2] ; oresult[28] ; 19.067 ; 19.067 ; 19.067 ; 19.067 ;
; icontrol[2] ; oresult[29] ; 18.885 ; 18.885 ; 18.885 ; 18.885 ;
; icontrol[2] ; oresult[30] ; 18.066 ; 18.066 ; 18.066 ; 18.066 ;
; icontrol[2] ; oresult[31] ; 13.033 ; 13.033 ; 13.033 ; 13.033 ;
; icontrol[3] ; oCompResult ; 11.502 ;        ;        ; 11.502 ;
; icontrol[3] ; oresult[0]  ; 16.899 ; 16.899 ; 16.899 ; 16.899 ;
; icontrol[3] ; oresult[1]  ; 16.139 ; 16.139 ; 16.139 ; 16.139 ;
; icontrol[3] ; oresult[2]  ; 16.218 ; 16.218 ; 16.218 ; 16.218 ;
; icontrol[3] ; oresult[3]  ; 16.129 ; 16.129 ; 16.129 ; 16.129 ;
; icontrol[3] ; oresult[4]  ; 15.296 ; 15.296 ; 15.296 ; 15.296 ;
; icontrol[3] ; oresult[5]  ; 15.670 ; 15.670 ; 15.670 ; 15.670 ;
; icontrol[3] ; oresult[6]  ; 16.359 ; 16.359 ; 16.359 ; 16.359 ;
; icontrol[3] ; oresult[7]  ; 16.382 ; 16.382 ; 16.382 ; 16.382 ;
; icontrol[3] ; oresult[8]  ; 17.329 ; 17.329 ; 17.329 ; 17.329 ;
; icontrol[3] ; oresult[9]  ; 15.554 ; 15.554 ; 15.554 ; 15.554 ;
; icontrol[3] ; oresult[10] ; 15.772 ; 15.772 ; 15.772 ; 15.772 ;
; icontrol[3] ; oresult[11] ; 15.527 ; 15.527 ; 15.527 ; 15.527 ;
; icontrol[3] ; oresult[12] ; 16.119 ; 16.119 ; 16.119 ; 16.119 ;
; icontrol[3] ; oresult[13] ; 16.561 ; 16.561 ; 16.561 ; 16.561 ;
; icontrol[3] ; oresult[14] ; 15.678 ; 15.678 ; 15.678 ; 15.678 ;
; icontrol[3] ; oresult[15] ; 15.805 ; 15.805 ; 15.805 ; 15.805 ;
; icontrol[3] ; oresult[16] ; 15.217 ; 15.217 ; 15.217 ; 15.217 ;
; icontrol[3] ; oresult[17] ; 15.030 ; 15.030 ; 15.030 ; 15.030 ;
; icontrol[3] ; oresult[18] ; 17.245 ; 17.245 ; 17.245 ; 17.245 ;
; icontrol[3] ; oresult[19] ; 16.186 ; 16.186 ; 16.186 ; 16.186 ;
; icontrol[3] ; oresult[20] ; 15.910 ; 15.910 ; 15.910 ; 15.910 ;
; icontrol[3] ; oresult[21] ; 15.492 ; 15.492 ; 15.492 ; 15.492 ;
; icontrol[3] ; oresult[22] ; 15.500 ; 15.500 ; 15.500 ; 15.500 ;
; icontrol[3] ; oresult[23] ; 17.158 ; 17.158 ; 17.158 ; 17.158 ;
; icontrol[3] ; oresult[24] ; 16.016 ; 16.016 ; 16.016 ; 16.016 ;
; icontrol[3] ; oresult[25] ; 17.070 ; 17.070 ; 17.070 ; 17.070 ;
; icontrol[3] ; oresult[26] ; 15.711 ; 15.711 ; 15.711 ; 15.711 ;
; icontrol[3] ; oresult[27] ; 16.190 ; 16.190 ; 16.190 ; 16.190 ;
; icontrol[3] ; oresult[28] ; 16.964 ; 16.964 ; 16.964 ; 16.964 ;
; icontrol[3] ; oresult[29] ; 16.898 ; 16.898 ; 16.898 ; 16.898 ;
; icontrol[3] ; oresult[30] ; 16.990 ; 16.990 ; 16.990 ; 16.990 ;
; icontrol[3] ; oresult[31] ; 12.521 ; 12.521 ; 12.521 ; 12.521 ;
; idataa[0]   ; oresult[0]  ; 17.348 ; 17.348 ; 17.348 ; 17.348 ;
; idataa[1]   ; oresult[1]  ; 15.730 ; 15.730 ; 15.730 ; 15.730 ;
; idataa[2]   ; oresult[2]  ; 16.015 ; 16.015 ; 16.015 ; 16.015 ;
; idataa[3]   ; oresult[3]  ; 15.342 ; 15.342 ; 15.342 ; 15.342 ;
; idataa[4]   ; oresult[4]  ; 15.566 ; 15.566 ; 15.566 ; 15.566 ;
; idataa[5]   ; oresult[5]  ; 15.283 ; 15.283 ; 15.283 ; 15.283 ;
; idataa[6]   ; oresult[6]  ; 15.984 ; 15.984 ; 15.984 ; 15.984 ;
; idataa[7]   ; oresult[7]  ; 16.608 ; 16.608 ; 16.608 ; 16.608 ;
; idataa[8]   ; oresult[8]  ; 17.082 ; 17.082 ; 17.082 ; 17.082 ;
; idataa[9]   ; oresult[9]  ; 15.343 ; 15.343 ; 15.343 ; 15.343 ;
; idataa[10]  ; oresult[10] ; 16.754 ; 16.754 ; 16.754 ; 16.754 ;
; idataa[11]  ; oresult[11] ; 15.832 ; 15.832 ; 15.832 ; 15.832 ;
; idataa[12]  ; oresult[12] ; 16.016 ; 16.016 ; 16.016 ; 16.016 ;
; idataa[13]  ; oresult[13] ; 16.165 ; 16.165 ; 16.165 ; 16.165 ;
; idataa[14]  ; oresult[14] ; 16.032 ; 16.032 ; 16.032 ; 16.032 ;
; idataa[15]  ; oresult[15] ; 16.376 ; 16.376 ; 16.376 ; 16.376 ;
; idataa[16]  ; oresult[16] ; 16.063 ; 16.063 ; 16.063 ; 16.063 ;
; idataa[17]  ; oresult[17] ; 15.004 ; 15.004 ; 15.004 ; 15.004 ;
; idataa[18]  ; oresult[18] ; 16.573 ; 16.573 ; 16.573 ; 16.573 ;
; idataa[19]  ; oresult[19] ; 16.138 ; 16.138 ; 16.138 ; 16.138 ;
; idataa[20]  ; oresult[20] ; 16.239 ; 16.239 ; 16.239 ; 16.239 ;
; idataa[21]  ; oresult[21] ; 14.369 ; 14.369 ; 14.369 ; 14.369 ;
; idataa[22]  ; oresult[22] ; 15.817 ; 15.817 ; 15.817 ; 15.817 ;
; idataa[23]  ; oresult[23] ; 17.819 ; 17.819 ; 17.819 ; 17.819 ;
; idataa[24]  ; oresult[24] ; 15.877 ; 15.877 ; 15.877 ; 15.877 ;
; idataa[25]  ; oresult[25] ; 17.897 ; 17.897 ; 17.897 ; 17.897 ;
; idataa[26]  ; oresult[26] ; 15.408 ; 15.408 ; 15.408 ; 15.408 ;
; idataa[27]  ; oresult[27] ; 16.495 ; 16.495 ; 16.495 ; 16.495 ;
; idataa[28]  ; oresult[28] ; 16.903 ; 16.903 ; 16.903 ; 16.903 ;
; idataa[29]  ; oresult[29] ; 17.554 ; 17.554 ; 17.554 ; 17.554 ;
; idataa[30]  ; oresult[30] ; 16.371 ; 16.371 ; 16.371 ; 16.371 ;
; idataa[31]  ; oresult[31] ;        ; 12.717 ; 12.717 ;        ;
+-------------+-------------+--------+--------+--------+--------+


+-----------------------------------------------------------+
; Minimum Progagation Delay                                 ;
+-------------+-------------+-------+-------+-------+-------+
; Input Port  ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+-------------+-------------+-------+-------+-------+-------+
; icontrol[1] ; oCompResult ; 6.551 ; 6.551 ; 6.551 ; 6.551 ;
; icontrol[1] ; oresult[0]  ; 7.764 ; 7.467 ; 7.467 ; 7.764 ;
; icontrol[1] ; oresult[1]  ; 7.712 ; 7.046 ; 7.046 ; 7.712 ;
; icontrol[1] ; oresult[2]  ; 7.761 ; 7.286 ; 7.286 ; 7.761 ;
; icontrol[1] ; oresult[3]  ; 7.749 ; 7.320 ; 7.320 ; 7.749 ;
; icontrol[1] ; oresult[4]  ; 7.327 ; 6.918 ; 6.918 ; 7.327 ;
; icontrol[1] ; oresult[5]  ; 7.593 ; 7.081 ; 7.081 ; 7.593 ;
; icontrol[1] ; oresult[6]  ; 7.811 ; 7.484 ; 7.484 ; 7.811 ;
; icontrol[1] ; oresult[7]  ; 7.469 ; 6.935 ; 6.935 ; 7.469 ;
; icontrol[1] ; oresult[8]  ; 8.128 ; 7.493 ; 7.493 ; 8.128 ;
; icontrol[1] ; oresult[9]  ; 7.870 ; 7.608 ; 7.608 ; 7.870 ;
; icontrol[1] ; oresult[10] ; 7.799 ; 7.162 ; 7.162 ; 7.799 ;
; icontrol[1] ; oresult[11] ; 7.902 ; 7.793 ; 7.793 ; 7.902 ;
; icontrol[1] ; oresult[12] ; 7.490 ; 7.108 ; 7.108 ; 7.490 ;
; icontrol[1] ; oresult[13] ; 7.979 ; 7.435 ; 7.435 ; 7.979 ;
; icontrol[1] ; oresult[14] ; 7.273 ; 7.220 ; 7.220 ; 7.273 ;
; icontrol[1] ; oresult[15] ; 7.147 ; 6.804 ; 6.804 ; 7.147 ;
; icontrol[1] ; oresult[16] ; 7.751 ; 7.449 ; 7.449 ; 7.751 ;
; icontrol[1] ; oresult[17] ; 7.404 ; 7.037 ; 7.037 ; 7.404 ;
; icontrol[1] ; oresult[18] ; 7.904 ; 7.478 ; 7.478 ; 7.904 ;
; icontrol[1] ; oresult[19] ; 7.944 ; 7.294 ; 7.294 ; 7.944 ;
; icontrol[1] ; oresult[20] ; 7.644 ; 7.424 ; 7.424 ; 7.644 ;
; icontrol[1] ; oresult[21] ; 7.363 ; 7.159 ; 7.159 ; 7.363 ;
; icontrol[1] ; oresult[22] ; 7.684 ; 7.516 ; 7.516 ; 7.684 ;
; icontrol[1] ; oresult[23] ; 7.748 ; 7.299 ; 7.299 ; 7.748 ;
; icontrol[1] ; oresult[24] ; 7.350 ; 7.214 ; 7.214 ; 7.350 ;
; icontrol[1] ; oresult[25] ; 7.864 ; 7.265 ; 7.265 ; 7.864 ;
; icontrol[1] ; oresult[26] ; 7.391 ; 6.966 ; 6.966 ; 7.391 ;
; icontrol[1] ; oresult[27] ; 7.763 ; 7.081 ; 7.081 ; 7.763 ;
; icontrol[1] ; oresult[28] ; 8.097 ; 7.409 ; 7.409 ; 8.097 ;
; icontrol[1] ; oresult[29] ; 8.093 ; 7.395 ; 7.395 ; 8.093 ;
; icontrol[1] ; oresult[30] ; 7.772 ; 7.440 ; 7.440 ; 7.772 ;
; icontrol[1] ; oresult[31] ; 6.743 ; 6.743 ; 6.743 ; 6.743 ;
; icontrol[2] ; oCompResult ;       ; 6.315 ; 6.315 ;       ;
; icontrol[2] ; oresult[0]  ; 7.555 ; 7.402 ; 7.402 ; 7.555 ;
; icontrol[2] ; oresult[1]  ; 7.134 ; 7.184 ; 7.184 ; 7.134 ;
; icontrol[2] ; oresult[2]  ; 7.374 ; 7.417 ; 7.417 ; 7.374 ;
; icontrol[2] ; oresult[3]  ; 7.408 ; 7.334 ; 7.334 ; 7.408 ;
; icontrol[2] ; oresult[4]  ; 7.006 ; 6.851 ; 6.851 ; 7.006 ;
; icontrol[2] ; oresult[5]  ; 7.169 ; 7.090 ; 7.090 ; 7.169 ;
; icontrol[2] ; oresult[6]  ; 7.572 ; 7.489 ; 7.489 ; 7.572 ;
; icontrol[2] ; oresult[7]  ; 7.023 ; 6.864 ; 6.864 ; 7.023 ;
; icontrol[2] ; oresult[8]  ; 7.581 ; 7.490 ; 7.490 ; 7.581 ;
; icontrol[2] ; oresult[9]  ; 7.696 ; 7.540 ; 7.540 ; 7.696 ;
; icontrol[2] ; oresult[10] ; 7.250 ; 6.981 ; 6.981 ; 7.250 ;
; icontrol[2] ; oresult[11] ; 7.881 ; 7.521 ; 7.521 ; 7.881 ;
; icontrol[2] ; oresult[12] ; 7.196 ; 6.917 ; 6.917 ; 7.196 ;
; icontrol[2] ; oresult[13] ; 7.523 ; 7.456 ; 7.456 ; 7.523 ;
; icontrol[2] ; oresult[14] ; 7.308 ; 7.175 ; 7.175 ; 7.308 ;
; icontrol[2] ; oresult[15] ; 6.892 ; 6.934 ; 6.934 ; 6.892 ;
; icontrol[2] ; oresult[16] ; 7.537 ; 7.417 ; 7.417 ; 7.537 ;
; icontrol[2] ; oresult[17] ; 7.125 ; 7.013 ; 7.013 ; 7.125 ;
; icontrol[2] ; oresult[18] ; 7.566 ; 7.519 ; 7.519 ; 7.566 ;
; icontrol[2] ; oresult[19] ; 7.382 ; 7.227 ; 7.227 ; 7.382 ;
; icontrol[2] ; oresult[20] ; 7.512 ; 7.466 ; 7.466 ; 7.512 ;
; icontrol[2] ; oresult[21] ; 7.247 ; 7.162 ; 7.162 ; 7.247 ;
; icontrol[2] ; oresult[22] ; 7.604 ; 7.486 ; 7.486 ; 7.604 ;
; icontrol[2] ; oresult[23] ; 7.387 ; 7.338 ; 7.338 ; 7.387 ;
; icontrol[2] ; oresult[24] ; 7.302 ; 7.171 ; 7.171 ; 7.302 ;
; icontrol[2] ; oresult[25] ; 7.353 ; 7.403 ; 7.403 ; 7.353 ;
; icontrol[2] ; oresult[26] ; 7.054 ; 6.941 ; 6.941 ; 7.054 ;
; icontrol[2] ; oresult[27] ; 7.169 ; 7.212 ; 7.212 ; 7.169 ;
; icontrol[2] ; oresult[28] ; 7.497 ; 7.447 ; 7.447 ; 7.497 ;
; icontrol[2] ; oresult[29] ; 7.483 ; 7.530 ; 7.530 ; 7.483 ;
; icontrol[2] ; oresult[30] ; 7.528 ; 7.635 ; 7.635 ; 7.528 ;
; icontrol[2] ; oresult[31] ; 6.713 ; 6.713 ; 6.713 ; 6.713 ;
; icontrol[3] ; oCompResult ; 6.327 ;       ;       ; 6.327 ;
; icontrol[3] ; oresult[0]  ; 7.503 ; 7.409 ; 7.409 ; 7.503 ;
; icontrol[3] ; oresult[1]  ; 7.082 ; 7.191 ; 7.191 ; 7.082 ;
; icontrol[3] ; oresult[2]  ; 7.322 ; 7.424 ; 7.424 ; 7.322 ;
; icontrol[3] ; oresult[3]  ; 7.356 ; 7.341 ; 7.341 ; 7.356 ;
; icontrol[3] ; oresult[4]  ; 6.954 ; 6.858 ; 6.858 ; 6.954 ;
; icontrol[3] ; oresult[5]  ; 7.117 ; 7.097 ; 7.097 ; 7.117 ;
; icontrol[3] ; oresult[6]  ; 7.520 ; 7.496 ; 7.496 ; 7.520 ;
; icontrol[3] ; oresult[7]  ; 6.971 ; 6.871 ; 6.871 ; 6.971 ;
; icontrol[3] ; oresult[8]  ; 7.529 ; 7.497 ; 7.497 ; 7.529 ;
; icontrol[3] ; oresult[9]  ; 7.644 ; 7.547 ; 7.547 ; 7.644 ;
; icontrol[3] ; oresult[10] ; 7.198 ; 6.988 ; 6.988 ; 7.198 ;
; icontrol[3] ; oresult[11] ; 7.829 ; 7.528 ; 7.528 ; 7.829 ;
; icontrol[3] ; oresult[12] ; 7.144 ; 6.924 ; 6.924 ; 7.144 ;
; icontrol[3] ; oresult[13] ; 7.471 ; 7.463 ; 7.463 ; 7.471 ;
; icontrol[3] ; oresult[14] ; 7.221 ; 7.182 ; 7.182 ; 7.221 ;
; icontrol[3] ; oresult[15] ; 6.840 ; 6.941 ; 6.941 ; 6.840 ;
; icontrol[3] ; oresult[16] ; 7.485 ; 7.424 ; 7.424 ; 7.485 ;
; icontrol[3] ; oresult[17] ; 7.073 ; 7.020 ; 7.020 ; 7.073 ;
; icontrol[3] ; oresult[18] ; 7.514 ; 7.526 ; 7.526 ; 7.514 ;
; icontrol[3] ; oresult[19] ; 7.330 ; 7.234 ; 7.234 ; 7.330 ;
; icontrol[3] ; oresult[20] ; 7.460 ; 7.473 ; 7.473 ; 7.460 ;
; icontrol[3] ; oresult[21] ; 7.195 ; 7.169 ; 7.169 ; 7.195 ;
; icontrol[3] ; oresult[22] ; 7.552 ; 7.493 ; 7.493 ; 7.552 ;
; icontrol[3] ; oresult[23] ; 7.335 ; 7.345 ; 7.345 ; 7.335 ;
; icontrol[3] ; oresult[24] ; 7.250 ; 7.178 ; 7.178 ; 7.250 ;
; icontrol[3] ; oresult[25] ; 7.301 ; 7.410 ; 7.410 ; 7.301 ;
; icontrol[3] ; oresult[26] ; 7.002 ; 6.948 ; 6.948 ; 7.002 ;
; icontrol[3] ; oresult[27] ; 7.117 ; 7.219 ; 7.219 ; 7.117 ;
; icontrol[3] ; oresult[28] ; 7.445 ; 7.454 ; 7.454 ; 7.445 ;
; icontrol[3] ; oresult[29] ; 7.431 ; 7.537 ; 7.537 ; 7.431 ;
; icontrol[3] ; oresult[30] ; 7.476 ; 7.642 ; 7.642 ; 7.476 ;
; icontrol[3] ; oresult[31] ; 6.416 ; 6.416 ; 6.416 ; 6.416 ;
; idataa[0]   ; oresult[0]  ; 8.999 ; 8.999 ; 8.999 ; 8.999 ;
; idataa[1]   ; oresult[1]  ; 8.221 ; 8.221 ; 8.221 ; 8.221 ;
; idataa[2]   ; oresult[2]  ; 8.357 ; 8.357 ; 8.357 ; 8.357 ;
; idataa[3]   ; oresult[3]  ; 8.102 ; 8.102 ; 8.102 ; 8.102 ;
; idataa[4]   ; oresult[4]  ; 8.066 ; 8.066 ; 8.066 ; 8.066 ;
; idataa[5]   ; oresult[5]  ; 7.998 ; 7.998 ; 7.998 ; 7.998 ;
; idataa[6]   ; oresult[6]  ; 8.402 ; 8.402 ; 8.402 ; 8.402 ;
; idataa[7]   ; oresult[7]  ; 8.605 ; 8.605 ; 8.605 ; 8.605 ;
; idataa[8]   ; oresult[8]  ; 8.833 ; 8.833 ; 8.833 ; 8.833 ;
; idataa[9]   ; oresult[9]  ; 8.046 ; 8.046 ; 8.046 ; 8.046 ;
; idataa[10]  ; oresult[10] ; 8.664 ; 8.664 ; 8.664 ; 8.664 ;
; idataa[11]  ; oresult[11] ; 8.288 ; 8.288 ; 8.288 ; 8.288 ;
; idataa[12]  ; oresult[12] ; 8.362 ; 8.362 ; 8.362 ; 8.362 ;
; idataa[13]  ; oresult[13] ; 8.381 ; 8.381 ; 8.381 ; 8.381 ;
; idataa[14]  ; oresult[14] ; 8.342 ; 8.342 ; 8.342 ; 8.342 ;
; idataa[15]  ; oresult[15] ; 8.542 ; 8.542 ; 8.542 ; 8.542 ;
; idataa[16]  ; oresult[16] ; 8.395 ; 8.395 ; 8.395 ; 8.395 ;
; idataa[17]  ; oresult[17] ; 7.873 ; 7.873 ; 7.873 ; 7.873 ;
; idataa[18]  ; oresult[18] ; 8.587 ; 8.587 ; 8.587 ; 8.587 ;
; idataa[19]  ; oresult[19] ; 8.336 ; 8.336 ; 8.336 ; 8.336 ;
; idataa[20]  ; oresult[20] ; 8.489 ; 8.489 ; 8.489 ; 8.489 ;
; idataa[21]  ; oresult[21] ; 7.592 ; 7.592 ; 7.592 ; 7.592 ;
; idataa[22]  ; oresult[22] ; 8.249 ; 8.249 ; 8.249 ; 8.249 ;
; idataa[23]  ; oresult[23] ; 9.168 ; 9.168 ; 9.168 ; 9.168 ;
; idataa[24]  ; oresult[24] ; 8.246 ; 8.246 ; 8.246 ; 8.246 ;
; idataa[25]  ; oresult[25] ; 9.187 ; 9.187 ; 9.187 ; 9.187 ;
; idataa[26]  ; oresult[26] ; 8.093 ; 8.093 ; 8.093 ; 8.093 ;
; idataa[27]  ; oresult[27] ; 8.531 ; 8.531 ; 8.531 ; 8.531 ;
; idataa[28]  ; oresult[28] ; 8.718 ; 8.718 ; 8.718 ; 8.718 ;
; idataa[29]  ; oresult[29] ; 9.024 ; 9.024 ; 9.024 ; 9.024 ;
; idataa[30]  ; oresult[30] ; 8.501 ; 8.501 ; 8.501 ; 8.501 ;
; idataa[31]  ; oresult[31] ;       ; 6.839 ; 6.839 ;       ;
+-------------+-------------+-------+-------+-------+-------+


+-----------------------------------------------------------------------+
; Setup Transfers                                                       ;
+-------------+-------------+----------+----------+----------+----------+
; From Clock  ; To Clock    ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------+-------------+----------+----------+----------+----------+
; iclock      ; iclock      ; 184412   ; 0        ; 0        ; 0        ;
; iclock      ; icontrol[0] ; 22       ; 0        ; 0        ; 0        ;
; icontrol[0] ; icontrol[0] ; 13       ; 13       ; 0        ; 0        ;
+-------------+-------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------+
; Hold Transfers                                                        ;
+-------------+-------------+----------+----------+----------+----------+
; From Clock  ; To Clock    ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------+-------------+----------+----------+----------+----------+
; iclock      ; iclock      ; 184412   ; 0        ; 0        ; 0        ;
; iclock      ; icontrol[0] ; 22       ; 0        ; 0        ; 0        ;
; icontrol[0] ; icontrol[0] ; 13       ; 13       ; 0        ; 0        ;
+-------------+-------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 68    ; 68   ;
; Unconstrained Input Port Paths  ; 6966  ; 6966 ;
; Unconstrained Output Ports      ; 37    ; 37   ;
; Unconstrained Output Port Paths ; 395   ; 395  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Sat Sep 24 20:15:23 2016
Info: Command: quartus_sta FPALU -c FPALU
Info: qsta_default_script.tcl version: #1
Info (11104): Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 4 combinational loops as latches.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'FPALU.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name iclock iclock
    Info (332105): create_clock -period 1.000 -name icontrol[0] icontrol[0]
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -7.682
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -7.682     -5507.955 iclock 
    Info (332119):    -0.302        -0.595 icontrol[0] 
Info (332146): Worst-case hold slack is -1.156
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.156        -3.471 icontrol[0] 
    Info (332119):     0.391         0.000 iclock 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.627
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.627     -3621.694 iclock 
    Info (332119):    -1.222        -1.222 icontrol[0] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -2.523
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.523     -1561.650 iclock 
    Info (332119):     0.367         0.000 icontrol[0] 
Info (332146): Worst-case hold slack is -0.792
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.792        -2.702 icontrol[0] 
    Info (332119):     0.215         0.000 iclock 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.627
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.627     -3687.166 iclock 
    Info (332119):    -1.222        -1.222 icontrol[0] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 616 megabytes
    Info: Processing ended: Sat Sep 24 20:15:40 2016
    Info: Elapsed time: 00:00:17
    Info: Total CPU time (on all processors): 00:00:05


