 
****************************************
Report : area
Design : riscv_core
Version: O-2018.06-SP1
Date   : Sun Mar  3 02:10:16 2024
****************************************

Library(s) Used:

    saed14rvt_ss0p6vm40c (File: /mnt/hgfs/SAED14nm_EDK_CORE_RVT_v_062020/stdcell_rvt/db_nldm/saed14rvt_ss0p6vm40c.db)

Number of ports:                        10458
Number of nets:                         35474
Number of cells:                        24462
Number of combinational cells:          22186
Number of sequential cells:              2203
Number of macros/black boxes:               0
Number of buf/inv:                       5327
Number of references:                      20

Combinational area:               8538.119883
Buf/Inv area:                     1062.758397
Noncombinational area:            2347.916482
Macro/Black Box area:                0.000000
Net Interconnect area:           18414.019209

Total cell area:                 10886.036366
Total area:                      29300.055575

Hierarchical area distribution
------------------------------

                                  Global cell area           Local cell area
                                  -------------------  ---------------------------- 
Hierarchical cell                 Absolute    Percent  Combi-     Noncombi-  Black-
                                  Total       Total    national   national   boxes   Design
--------------------------------  ----------  -------  ---------  ---------  ------  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
riscv_core                        10886.0364    100.0    31.0800     1.0656  0.0000  riscv_core
core_clock_gate_i                     1.0212      0.0     0.0000     1.0212  0.0000  cluster_clock_gating
cs_registers_i                      370.8732      3.4   253.7016    93.8616  0.0000  riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE0
cs_registers_i/add_775               23.3100      0.2    23.3100     0.0000  0.0000  riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE0_DW01_inc_0
debug_unit_i                        185.3256      1.7   111.5772    73.7484  0.0000  riscv_debug_unit
ex_stage_i                         4239.8447     38.9    34.0548     7.4592  0.0000  riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5
ex_stage_i/alu_i                   1471.5048     13.5   715.9944     0.0000  0.0000  riscv_alu_SHARED_INT_DIV0_FPU0
ex_stage_i/alu_i/add_168             36.0084      0.3    36.0084     0.0000  0.0000  riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_2
ex_stage_i/alu_i/add_182             32.1900      0.3    32.1900     0.0000  0.0000  riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_1
ex_stage_i/alu_i/alu_ff_i            16.6500      0.2    16.6500     0.0000  0.0000  alu_ff
ex_stage_i/alu_i/alu_popcnt_i        42.1356      0.4    42.1356     0.0000  0.0000  alu_popcnt
ex_stage_i/alu_i/int_div_div_i      407.9028      3.7   159.5292   114.0192  0.0000  riscv_alu_div
ex_stage_i/alu_i/int_div_div_i/add_107
                                     32.4564      0.3    32.4564     0.0000  0.0000  riscv_alu_div_DW01_add_0
ex_stage_i/alu_i/int_div_div_i/r76
                                     33.4332      0.3    33.4332     0.0000  0.0000  riscv_alu_div_DW01_cmp6_0
ex_stage_i/alu_i/int_div_div_i/sub_100
                                     30.1476      0.3    30.1476     0.0000  0.0000  riscv_alu_div_DW01_sub_1
ex_stage_i/alu_i/int_div_div_i/sub_107
                                     38.3172      0.4    38.3172     0.0000  0.0000  riscv_alu_div_DW01_sub_0
ex_stage_i/alu_i/sll_881             19.6248      0.2    19.6248     0.0000  0.0000  riscv_alu_SHARED_INT_DIV0_FPU0_DW01_ash_1
ex_stage_i/alu_i/sll_882             74.9916      0.7    74.9916     0.0000  0.0000  riscv_alu_SHARED_INT_DIV0_FPU0_DW01_ash_0
ex_stage_i/alu_i/srl_283            126.0072      1.2   126.0072     0.0000  0.0000  riscv_alu_SHARED_INT_DIV0_FPU0_DW_rash_0
ex_stage_i/mult_i                  2726.8259     25.0   111.9768     4.2624  0.0000  riscv_mult_SHARED_DSP_MULT0
ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2
                                     34.7652      0.3    34.7652     0.0000  0.0000  riscv_mult_SHARED_DSP_MULT0_DW01_add_15
ex_stage_i/mult_i/add_0_root_add_0_root_add_230_2
                                     32.7228      0.3    32.7228     0.0000  0.0000  riscv_mult_SHARED_DSP_MULT0_DW01_add_12
ex_stage_i/mult_i/add_0_root_add_0_root_add_269_4
                                     32.4564      0.3    32.4564     0.0000  0.0000  riscv_mult_SHARED_DSP_MULT0_DW01_add_4
ex_stage_i/mult_i/add_0_root_add_0_root_add_283_2
                                     32.7228      0.3    32.7228     0.0000  0.0000  riscv_mult_SHARED_DSP_MULT0_DW01_add_0
ex_stage_i/mult_i/add_1_root_add_0_root_add_114_2
                                     33.7884      0.3    33.7884     0.0000  0.0000  riscv_mult_SHARED_DSP_MULT0_DW01_add_16
ex_stage_i/mult_i/add_1_root_add_0_root_add_230_2
                                     32.7228      0.3    32.7228     0.0000  0.0000  riscv_mult_SHARED_DSP_MULT0_DW01_add_14
ex_stage_i/mult_i/add_1_root_add_0_root_add_269_4
                                     32.4564      0.3    32.4564     0.0000  0.0000  riscv_mult_SHARED_DSP_MULT0_DW01_add_5
ex_stage_i/mult_i/add_1_root_add_0_root_add_283_2
                                     32.7228      0.3    32.7228     0.0000  0.0000  riscv_mult_SHARED_DSP_MULT0_DW01_add_1
ex_stage_i/mult_i/add_2_root_add_269_4
                                     20.4684      0.2    20.4684     0.0000  0.0000  riscv_mult_SHARED_DSP_MULT0_DW01_add_7
ex_stage_i/mult_i/add_3_root_add_269_4
                                     19.4472      0.2    19.4472     0.0000  0.0000  riscv_mult_SHARED_DSP_MULT0_DW01_add_6
ex_stage_i/mult_i/mult_113          374.8248      3.4   348.0960     0.0000  0.0000  riscv_mult_SHARED_DSP_MULT0_DW02_mult_7
ex_stage_i/mult_i/mult_113/FS_1      26.7288      0.2    26.7288     0.0000  0.0000  riscv_mult_SHARED_DSP_MULT0_DW01_add_17
ex_stage_i/mult_i/mult_230          645.9756      5.9   645.9756     0.0000  0.0000  riscv_mult_SHARED_DSP_MULT0_DW02_mult_6
ex_stage_i/mult_i/mult_264          109.8456      1.0    96.2592     0.0000  0.0000  riscv_mult_SHARED_DSP_MULT0_DW02_mult_2
ex_stage_i/mult_i/mult_264/FS_1      13.5864      0.1    13.5864     0.0000  0.0000  riscv_mult_SHARED_DSP_MULT0_DW01_add_8
ex_stage_i/mult_i/mult_265          109.8456      1.0    96.2592     0.0000  0.0000  riscv_mult_SHARED_DSP_MULT0_DW02_mult_3
ex_stage_i/mult_i/mult_265/FS_1      13.5864      0.1    13.5864     0.0000  0.0000  riscv_mult_SHARED_DSP_MULT0_DW01_add_9
ex_stage_i/mult_i/mult_266          109.8456      1.0    96.2592     0.0000  0.0000  riscv_mult_SHARED_DSP_MULT0_DW02_mult_4
ex_stage_i/mult_i/mult_266/FS_1      13.5864      0.1    13.5864     0.0000  0.0000  riscv_mult_SHARED_DSP_MULT0_DW01_add_10
ex_stage_i/mult_i/mult_267          109.8456      1.0    96.2592     0.0000  0.0000  riscv_mult_SHARED_DSP_MULT0_DW02_mult_5
ex_stage_i/mult_i/mult_267/FS_1      13.5864      0.1    13.5864     0.0000  0.0000  riscv_mult_SHARED_DSP_MULT0_DW01_add_11
ex_stage_i/mult_i/mult_280          371.8056      3.4   348.6288     0.0000  0.0000  riscv_mult_SHARED_DSP_MULT0_DW02_mult_0
ex_stage_i/mult_i/mult_280/FS_1      23.1768      0.2    23.1768     0.0000  0.0000  riscv_mult_SHARED_DSP_MULT0_DW01_add_2
ex_stage_i/mult_i/mult_281          371.8056      3.4   348.6288     0.0000  0.0000  riscv_mult_SHARED_DSP_MULT0_DW02_mult_1
ex_stage_i/mult_i/mult_281/FS_1      23.1768      0.2    23.1768     0.0000  0.0000  riscv_mult_SHARED_DSP_MULT0_DW01_add_3
ex_stage_i/mult_i/sll_101            23.0436      0.2    23.0436     0.0000  0.0000  riscv_mult_SHARED_DSP_MULT0_DW01_ash_0
ex_stage_i/mult_i/sra_117            79.4760      0.7    79.4760     0.0000  0.0000  riscv_mult_SHARED_DSP_MULT0_DW_rash_0
id_stage_i                         4820.0196     44.3   690.2868   403.9512  0.0000  riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5
id_stage_i/add_536                   27.1728      0.2    27.1728     0.0000  0.0000  riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DW01_add_3
id_stage_i/add_537                   25.6188      0.2    25.6188     0.0000  0.0000  riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DW01_add_2
id_stage_i/add_580                   31.4352      0.3    31.4352     0.0000  0.0000  riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DW01_add_1
id_stage_i/add_581                   31.4352      0.3    31.4352     0.0000  0.0000  riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DW01_add_0
id_stage_i/controller_i              77.9664      0.7    70.5072     7.4592  0.0000  riscv_controller_FPU0
id_stage_i/decoder_i                168.4536      1.5   168.4536     0.0000  0.0000  riscv_decoder_FPU0_PULP_SECURE0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_WOP_CPU6
id_stage_i/hwloop_regs_i            391.1640      3.6   145.0104   204.5952  0.0000  riscv_hwloop_regs_N_REGS2
id_stage_i/hwloop_regs_i/sub_103     20.7792      0.2    20.7792     0.0000  0.0000  riscv_hwloop_regs_N_REGS2_DW01_dec_1
id_stage_i/hwloop_regs_i/sub_103_G2
                                     20.7792      0.2    20.7792     0.0000  0.0000  riscv_hwloop_regs_N_REGS2_DW01_dec_0
id_stage_i/int_controller_i          14.7408      0.1     6.2160     8.5248  0.0000  riscv_int_controller_PULP_SECURE0
id_stage_i/r162                      32.4564      0.3    32.4564     0.0000  0.0000  riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DW01_add_4
id_stage_i/registers_i             2884.7568     26.5  1827.6816  1057.0752  0.0000  riscv_register_file_ADDR_WIDTH6_FPU0
id_stage_i/sll_468                   19.9800      0.2    19.9800     0.0000  0.0000  riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DW01_ash_0
id_stage_i/sub_468                   20.6016      0.2    20.6016     0.0000  0.0000  riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DW01_dec_0
if_stage_i                          983.6820      9.0   120.6348    77.8332  0.0000  riscv_if_stage_N_HWLP2_RDATA_WIDTH32_FPU0
if_stage_i/compressed_decoder_i      67.7988      0.6    67.7988     0.0000  0.0000  riscv_compressed_decoder_FPU0
if_stage_i/hwloop_controller_i       70.8180      0.7    29.3484     0.0000  0.0000  riscv_hwloop_controller_N_REGS2
if_stage_i/hwloop_controller_i/eq_64
                                     20.7348      0.2    20.7348     0.0000  0.0000  riscv_hwloop_controller_N_REGS2_DW01_cmp6_1
if_stage_i/hwloop_controller_i/eq_64_G2
                                     20.7348      0.2    20.7348     0.0000  0.0000  riscv_hwloop_controller_N_REGS2_DW01_cmp6_0
if_stage_i/prefetch_32_prefetch_buffer_i
                                    646.5972      5.9    92.9292    39.4272  0.0000  riscv_prefetch_buffer
if_stage_i/prefetch_32_prefetch_buffer_i/add_115
                                     23.1324      0.2    23.1324     0.0000  0.0000  riscv_prefetch_buffer_DW01_add_0
if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i
                                    491.1084      4.5   258.3192   210.9888  0.0000  riscv_fetch_fifo
if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i/add_182
                                     21.8004      0.2    21.8004     0.0000  0.0000  riscv_fetch_fifo_DW01_inc_0
load_store_unit_i                   253.1244      2.3   167.0328    42.6240  0.0000  riscv_load_store_unit
load_store_unit_i/add_463_aco        32.7228      0.3    32.7228     0.0000  0.0000  riscv_load_store_unit_DW01_add_0
load_store_unit_i/mult_add_463_aco
                                     10.7448      0.1    10.7448     0.0000  0.0000  riscv_load_store_unit_DW02_mult_0
--------------------------------  ----------  -------  ---------  ---------  ------  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Total                                                  8538.1199  2347.9165  0.0000

1
