#ChipScope Core Inserter Project File Version 3.0
#Thu Jul 07 17:38:42 PDT 2011
Project.device.designInputFile=/hpn/home/hyzeng/netfpga-10g-dev/projects/oped_test/hw/implementation/system.ngc
Project.device.designOutputFile=/hpn/home/hyzeng/netfpga-10g-dev/projects/oped_test/hw/implementation/system.ngo
Project.device.deviceFamily=14
Project.device.enableRPMs=true
Project.device.outputDirectory=/hpn/home/hyzeng/netfpga-10g-dev/projects/oped_test/hw/implementation
Project.device.useSRL16=true
Project.filter.dimension=11
Project.filter<0>=clk_100*
Project.filter<10>=clk_*
Project.filter<1>=*oped*
Project.filter<2>=
Project.filter<3>=clk_100_*
Project.filter<4>=clk_100_
Project.filter<5>=*clk*
Project.filter<6>=clk*
Project.filter<7>=*100M*
Project.filter<8>=*100*
Project.filter<9>=*100MHz*
Project.icon.boundaryScanChain=1
Project.icon.enableExtTriggerIn=false
Project.icon.enableExtTriggerOut=false
Project.icon.triggerInPinName=
Project.icon.triggerOutPinName=
Project.unit.dimension=1
Project.unit<0>.clockChannel=clk_100_0000MHz
Project.unit<0>.clockEdge=Rising
Project.unit<0>.dataDepth=1024
Project.unit<0>.dataEqualsTrigger=true
Project.unit<0>.dataPortWidth=7
Project.unit<0>.enableGaps=false
Project.unit<0>.enableStorageQualification=true
Project.unit<0>.enableTimestamps=false
Project.unit<0>.timestampDepth=0
Project.unit<0>.timestampWidth=0
Project.unit<0>.triggerChannel<0><0>=nf10_oped_0_M_AXIS_TSTRB<0>
Project.unit<0>.triggerChannel<0><1>=nf10_oped_0_M_AXIS_TSTRB<1>
Project.unit<0>.triggerChannel<0><2>=nf10_oped_0_M_AXIS_TSTRB<2>
Project.unit<0>.triggerChannel<0><3>=nf10_oped_0_M_AXIS_TSTRB<3>
Project.unit<0>.triggerChannel<0><4>=nf10_oped_0_M_AXIS_TLAST
Project.unit<0>.triggerChannel<0><5>=nf10_oped_0_M_AXIS_TREADY
Project.unit<0>.triggerChannel<0><6>=nf10_oped_0_M_AXIS_TVALID
Project.unit<0>.triggerChannel<0><7>=
Project.unit<0>.triggerConditionCountWidth=0
Project.unit<0>.triggerMatchCount<0>=1
Project.unit<0>.triggerMatchCountWidth<0><0>=0
Project.unit<0>.triggerMatchType<0><0>=1
Project.unit<0>.triggerPortCount=1
Project.unit<0>.triggerPortIsData<0>=true
Project.unit<0>.triggerPortWidth<0>=7
Project.unit<0>.triggerSequencerLevels=16
Project.unit<0>.triggerSequencerType=1
Project.unit<0>.type=ilapro
