/********************************************************************************
 * Broadcom Proprietary and Confidential. (c)2017 Broadcom. All rights reserved.
 *
 * This program is the proprietary software of Broadcom and/or its
 * licensors, and may only be used, duplicated, modified or distributed pursuant
 * to the terms and conditions of a separate, written license agreement executed
 * between you and Broadcom (an "Authorized License").  Except as set forth in
 * an Authorized License, Broadcom grants no license (express or implied), right
 * to use, or waiver of any kind with respect to the Software, and Broadcom
 * expressly reserves all rights in and to the Software and all intellectual
 * property rights therein.  IF YOU HAVE NO AUTHORIZED LICENSE, THEN YOU
 * HAVE NO RIGHT TO USE THIS SOFTWARE IN ANY WAY, AND SHOULD IMMEDIATELY
 * NOTIFY BROADCOM AND DISCONTINUE ALL USE OF THE SOFTWARE.
 *
 * Except as expressly set forth in the Authorized License,
 *
 * 1. This program, including its structure, sequence and organization,
 *    constitutes the valuable trade secrets of Broadcom, and you shall use all
 *    reasonable efforts to protect the confidentiality thereof, and to use
 *    this information only in connection with your use of Broadcom integrated
 *    circuit products.
 *
 * 2. TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS PROVIDED "AS IS"
 *    AND WITH ALL FAULTS AND BROADCOM MAKES NO PROMISES, REPRESENTATIONS OR
 *    WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY, OR OTHERWISE, WITH RESPECT
 *    TO THE SOFTWARE.  BROADCOM SPECIFICALLY DISCLAIMS ANY AND ALL IMPLIED
 *    WARRANTIES OF TITLE, MERCHANTABILITY, NONINFRINGEMENT, FITNESS FOR A
 *    PARTICULAR PURPOSE, LACK OF VIRUSES, ACCURACY OR COMPLETENESS, QUIET
 *    ENJOYMENT, QUIET POSSESSION OR CORRESPONDENCE TO DESCRIPTION. YOU ASSUME
 *    THE ENTIRE RISK ARISING OUT OF USE OR PERFORMANCE OF THE SOFTWARE.
 *
 * 3. TO THE MAXIMUM EXTENT PERMITTED BY LAW, IN NO EVENT SHALL BROADCOM OR ITS
 *    LICENSORS BE LIABLE FOR (i) CONSEQUENTIAL, INCIDENTAL, SPECIAL, INDIRECT,
 *    OR EXEMPLARY DAMAGES WHATSOEVER ARISING OUT OF OR IN ANY WAY RELATING TO
 *    YOUR USE OF OR INABILITY TO USE THE SOFTWARE EVEN IF BROADCOM HAS BEEN
 *    ADVISED OF THE POSSIBILITY OF SUCH DAMAGES; OR (ii) ANY AMOUNT IN EXCESS
 *    OF THE AMOUNT ACTUALLY PAID FOR THE SOFTWARE ITSELF OR U.S. $1, WHICHEVER
 *    IS GREATER. THESE LIMITATIONS SHALL APPLY NOTWITHSTANDING ANY FAILURE OF
 *    ESSENTIAL PURPOSE OF ANY LIMITED REMEDY.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 * The launch point for all information concerning RDB is found at:
 *   http://bcgbu.broadcom.com/RDB/SitePages/Home.aspx
 *
 * Date:           Generated on               Wed Jan  4 10:49:05 2017
 *                 Full Compile MD5 Checksum  6540e1f83e29b3686f4ffb8325914999
 *                     (minus title and desc)
 *                 MD5 Checksum               8f615544fbb5ace83745a675815727d5
 *
 * lock_release:   n/a
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     1139
 *                 unknown                    unknown
 *                 Perl Interpreter           5.008008
 *                 Operating System           linux
 *                 Script Source              /home/pntruong/sbin/combo_header.pl
 *                 DVTSWVER                   n/a
 *
 *
********************************************************************************/

#ifndef BCHP_T2_BICM_SYS_0_H__
#define BCHP_T2_BICM_SYS_0_H__

/***************************************************************************
 *T2_BICM_SYS_0 - BICM System Clock Domain Register Set
 ***************************************************************************/
#define BCHP_T2_BICM_SYS_0_REVID                 0x04400000 /* [RO][32] BICM Revision ID register */
#define BCHP_T2_BICM_SYS_0_RESET                 0x04400004 /* [RW][32] BICM core reset register */
#define BCHP_T2_BICM_SYS_0_CLKCTL                0x04400008 /* [RW][32] BICM Clock Control register */
#define BCHP_T2_BICM_SYS_0_TPSIG                 0x0440000c /* [RO][32] BICM Testport Signature Analyzer */
#define BCHP_T2_BICM_SYS_0_SW_SPARE0             0x04400010 /* [RW][32] BICM spare register for software use */
#define BCHP_T2_BICM_SYS_0_SW_SPARE1             0x04400014 /* [RW][32] BICM spare register for software use */
#define BCHP_T2_BICM_SYS_0_SW_SPARE2             0x04400018 /* [RW][32] BICM spare register for software use */
#define BCHP_T2_BICM_SYS_0_SW_SPARE3             0x0440001c /* [RW][32] BICM spare register for software use */

/***************************************************************************
 *REVID - BICM Revision ID register
 ***************************************************************************/
/* T2_BICM_SYS_0 :: REVID :: reserved0 [31:16] */
#define BCHP_T2_BICM_SYS_0_REVID_reserved0_MASK                    0xffff0000
#define BCHP_T2_BICM_SYS_0_REVID_reserved0_SHIFT                   16

/* T2_BICM_SYS_0 :: REVID :: MAJOR [15:08] */
#define BCHP_T2_BICM_SYS_0_REVID_MAJOR_MASK                        0x0000ff00
#define BCHP_T2_BICM_SYS_0_REVID_MAJOR_SHIFT                       8
#define BCHP_T2_BICM_SYS_0_REVID_MAJOR_DEFAULT                     0x00000001

/* T2_BICM_SYS_0 :: REVID :: MINOR [07:00] */
#define BCHP_T2_BICM_SYS_0_REVID_MINOR_MASK                        0x000000ff
#define BCHP_T2_BICM_SYS_0_REVID_MINOR_SHIFT                       0
#define BCHP_T2_BICM_SYS_0_REVID_MINOR_DEFAULT                     0x00000000

/***************************************************************************
 *RESET - BICM core reset register
 ***************************************************************************/
/* T2_BICM_SYS_0 :: RESET :: reserved0 [31:09] */
#define BCHP_T2_BICM_SYS_0_RESET_reserved0_MASK                    0xfffffe00
#define BCHP_T2_BICM_SYS_0_RESET_reserved0_SHIFT                   9

/* T2_BICM_SYS_0 :: RESET :: SOFT_INIT [08:08] */
#define BCHP_T2_BICM_SYS_0_RESET_SOFT_INIT_MASK                    0x00000100
#define BCHP_T2_BICM_SYS_0_RESET_SOFT_INIT_SHIFT                   8
#define BCHP_T2_BICM_SYS_0_RESET_SOFT_INIT_DEFAULT                 0x00000001

/* T2_BICM_SYS_0 :: RESET :: BCH_DP [07:07] */
#define BCHP_T2_BICM_SYS_0_RESET_BCH_DP_MASK                       0x00000080
#define BCHP_T2_BICM_SYS_0_RESET_BCH_DP_SHIFT                      7
#define BCHP_T2_BICM_SYS_0_RESET_BCH_DP_DEFAULT                    0x00000000

/* T2_BICM_SYS_0 :: RESET :: PSL_DP [06:06] */
#define BCHP_T2_BICM_SYS_0_RESET_PSL_DP_MASK                       0x00000040
#define BCHP_T2_BICM_SYS_0_RESET_PSL_DP_SHIFT                      6
#define BCHP_T2_BICM_SYS_0_RESET_PSL_DP_DEFAULT                    0x00000000

/* T2_BICM_SYS_0 :: RESET :: AFEC_CTRL_DP [05:05] */
#define BCHP_T2_BICM_SYS_0_RESET_AFEC_CTRL_DP_MASK                 0x00000020
#define BCHP_T2_BICM_SYS_0_RESET_AFEC_CTRL_DP_SHIFT                5
#define BCHP_T2_BICM_SYS_0_RESET_AFEC_CTRL_DP_DEFAULT              0x00000000

/* T2_BICM_SYS_0 :: RESET :: LDPC_DP [04:04] */
#define BCHP_T2_BICM_SYS_0_RESET_LDPC_DP_MASK                      0x00000010
#define BCHP_T2_BICM_SYS_0_RESET_LDPC_DP_SHIFT                     4
#define BCHP_T2_BICM_SYS_0_RESET_LDPC_DP_DEFAULT                   0x00000000

/* T2_BICM_SYS_0 :: RESET :: BMET_DP [03:03] */
#define BCHP_T2_BICM_SYS_0_RESET_BMET_DP_MASK                      0x00000008
#define BCHP_T2_BICM_SYS_0_RESET_BMET_DP_SHIFT                     3
#define BCHP_T2_BICM_SYS_0_RESET_BMET_DP_DEFAULT                   0x00000000

/* T2_BICM_SYS_0 :: RESET :: DMAP_DP [02:02] */
#define BCHP_T2_BICM_SYS_0_RESET_DMAP_DP_MASK                      0x00000004
#define BCHP_T2_BICM_SYS_0_RESET_DMAP_DP_SHIFT                     2
#define BCHP_T2_BICM_SYS_0_RESET_DMAP_DP_DEFAULT                   0x00000000

/* T2_BICM_SYS_0 :: RESET :: CDI_DP [01:01] */
#define BCHP_T2_BICM_SYS_0_RESET_CDI_DP_MASK                       0x00000002
#define BCHP_T2_BICM_SYS_0_RESET_CDI_DP_SHIFT                      1
#define BCHP_T2_BICM_SYS_0_RESET_CDI_DP_DEFAULT                    0x00000000

/* T2_BICM_SYS_0 :: RESET :: BICM_DP [00:00] */
#define BCHP_T2_BICM_SYS_0_RESET_BICM_DP_MASK                      0x00000001
#define BCHP_T2_BICM_SYS_0_RESET_BICM_DP_SHIFT                     0
#define BCHP_T2_BICM_SYS_0_RESET_BICM_DP_DEFAULT                   0x00000000

/***************************************************************************
 *CLKCTL - BICM Clock Control register
 ***************************************************************************/
/* T2_BICM_SYS_0 :: CLKCTL :: reserved0 [31:02] */
#define BCHP_T2_BICM_SYS_0_CLKCTL_reserved0_MASK                   0xfffffffc
#define BCHP_T2_BICM_SYS_0_CLKCTL_reserved0_SHIFT                  2

/* T2_BICM_SYS_0 :: CLKCTL :: EN_LDPC_GATING [01:01] */
#define BCHP_T2_BICM_SYS_0_CLKCTL_EN_LDPC_GATING_MASK              0x00000002
#define BCHP_T2_BICM_SYS_0_CLKCTL_EN_LDPC_GATING_SHIFT             1
#define BCHP_T2_BICM_SYS_0_CLKCTL_EN_LDPC_GATING_DEFAULT           0x00000000

/* T2_BICM_SYS_0 :: CLKCTL :: PWRDWN [00:00] */
#define BCHP_T2_BICM_SYS_0_CLKCTL_PWRDWN_MASK                      0x00000001
#define BCHP_T2_BICM_SYS_0_CLKCTL_PWRDWN_SHIFT                     0
#define BCHP_T2_BICM_SYS_0_CLKCTL_PWRDWN_DEFAULT                   0x00000001

/***************************************************************************
 *TPSIG - BICM Testport Signature Analyzer
 ***************************************************************************/
/* T2_BICM_SYS_0 :: TPSIG :: SIGVAL [31:00] */
#define BCHP_T2_BICM_SYS_0_TPSIG_SIGVAL_MASK                       0xffffffff
#define BCHP_T2_BICM_SYS_0_TPSIG_SIGVAL_SHIFT                      0
#define BCHP_T2_BICM_SYS_0_TPSIG_SIGVAL_DEFAULT                    0x88888888

/***************************************************************************
 *SW_SPARE0 - BICM spare register for software use
 ***************************************************************************/
/* T2_BICM_SYS_0 :: SW_SPARE0 :: VAL [31:00] */
#define BCHP_T2_BICM_SYS_0_SW_SPARE0_VAL_MASK                      0xffffffff
#define BCHP_T2_BICM_SYS_0_SW_SPARE0_VAL_SHIFT                     0
#define BCHP_T2_BICM_SYS_0_SW_SPARE0_VAL_DEFAULT                   0x00000000

/***************************************************************************
 *SW_SPARE1 - BICM spare register for software use
 ***************************************************************************/
/* T2_BICM_SYS_0 :: SW_SPARE1 :: VAL [31:00] */
#define BCHP_T2_BICM_SYS_0_SW_SPARE1_VAL_MASK                      0xffffffff
#define BCHP_T2_BICM_SYS_0_SW_SPARE1_VAL_SHIFT                     0
#define BCHP_T2_BICM_SYS_0_SW_SPARE1_VAL_DEFAULT                   0x00000000

/***************************************************************************
 *SW_SPARE2 - BICM spare register for software use
 ***************************************************************************/
/* T2_BICM_SYS_0 :: SW_SPARE2 :: VAL [31:00] */
#define BCHP_T2_BICM_SYS_0_SW_SPARE2_VAL_MASK                      0xffffffff
#define BCHP_T2_BICM_SYS_0_SW_SPARE2_VAL_SHIFT                     0
#define BCHP_T2_BICM_SYS_0_SW_SPARE2_VAL_DEFAULT                   0x00000000

/***************************************************************************
 *SW_SPARE3 - BICM spare register for software use
 ***************************************************************************/
/* T2_BICM_SYS_0 :: SW_SPARE3 :: VAL [31:00] */
#define BCHP_T2_BICM_SYS_0_SW_SPARE3_VAL_MASK                      0xffffffff
#define BCHP_T2_BICM_SYS_0_SW_SPARE3_VAL_SHIFT                     0
#define BCHP_T2_BICM_SYS_0_SW_SPARE3_VAL_DEFAULT                   0x00000000

#endif /* #ifndef BCHP_T2_BICM_SYS_0_H__ */

/* End of File */
