#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x55ee896952c0 .scope module, "escritura_tb" "escritura_tb" 2 47;
 .timescale 0 0;
v0x55ee896da000_0 .net "CLK", 0 0, v0x55ee896d92f0_0;  1 drivers
v0x55ee896da0c0_0 .net "DATA_RDY", 0 0, v0x55ee896d7a60_0;  1 drivers
v0x55ee896da180_0 .net "MDC", 0 0, v0x55ee896d7b20_0;  1 drivers
v0x55ee896da220_0 .net "MDIO_IN", 0 0, v0x55ee896d95e0_0;  1 drivers
v0x55ee896da2c0_0 .net "MDIO_OE", 0 0, v0x55ee896d7c80_0;  1 drivers
v0x55ee896da3b0_0 .net "MDIO_OUT", 0 0, v0x55ee896d7d90_0;  1 drivers
v0x55ee896da450_0 .net "MDIO_START", 0 0, v0x55ee896d9900_0;  1 drivers
v0x55ee896da4f0_0 .net "RD_DATA", 15 0, v0x55ee896d7f10_0;  1 drivers
v0x55ee896da590_0 .net "RESET", 0 0, v0x55ee896d9ae0_0;  1 drivers
v0x55ee896da6c0_0 .net "T_DATA", 31 0, v0x55ee896d9c10_0;  1 drivers
S_0x55ee896b20d0 .scope module, "MDIO" "DUT" 2 57, 3 3 0, S_0x55ee896952c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /OUTPUT 1 "MDC";
    .port_info 2 /INPUT 1 "RESET";
    .port_info 3 /INPUT 1 "MDIO_START";
    .port_info 4 /OUTPUT 1 "MDIO_OUT";
    .port_info 5 /OUTPUT 1 "MDIO_OE";
    .port_info 6 /INPUT 1 "MDIO_IN";
    .port_info 7 /INPUT 32 "T_DATA";
    .port_info 8 /OUTPUT 16 "RD_DATA";
    .port_info 9 /OUTPUT 1 "DATA_RDY";
v0x55ee896d87b0_0 .net "CLK", 0 0, v0x55ee896d92f0_0;  alias, 1 drivers
v0x55ee896d8870_0 .net "DATA_RDY", 0 0, v0x55ee896d7a60_0;  alias, 1 drivers
v0x55ee896d8910_0 .net "MDC", 0 0, v0x55ee896d7b20_0;  alias, 1 drivers
v0x55ee896d8a10_0 .net "MDIO_IN", 0 0, v0x55ee896d95e0_0;  alias, 1 drivers
v0x55ee896d8ae0_0 .net "MDIO_OE", 0 0, v0x55ee896d7c80_0;  alias, 1 drivers
v0x55ee896d8b80_0 .net "MDIO_OUT", 0 0, v0x55ee896d7d90_0;  alias, 1 drivers
v0x55ee896d8c50_0 .net "MDIO_START", 0 0, v0x55ee896d9900_0;  alias, 1 drivers
v0x55ee896d8d20_0 .net "RD_DATA", 15 0, v0x55ee896d7f10_0;  alias, 1 drivers
v0x55ee896d8df0_0 .net "RESET", 0 0, v0x55ee896d9ae0_0;  alias, 1 drivers
v0x55ee896d8f50_0 .net "T_DATA", 31 0, v0x55ee896d9c10_0;  alias, 1 drivers
S_0x55ee896af3b0 .scope module, "inst1" "mdio" 3 14, 4 1 0, S_0x55ee896b20d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /OUTPUT 1 "MDC";
    .port_info 2 /INPUT 1 "RESET";
    .port_info 3 /INPUT 1 "MDIO_START";
    .port_info 4 /OUTPUT 1 "MDIO_OUT";
    .port_info 5 /OUTPUT 1 "MDIO_OE";
    .port_info 6 /INPUT 1 "MDIO_IN";
    .port_info 7 /INPUT 32 "T_DATA";
    .port_info 8 /OUTPUT 16 "RD_DATA";
    .port_info 9 /OUTPUT 1 "DATA_RDY";
v0x55ee896af690_0 .net "CLK", 0 0, v0x55ee896d92f0_0;  alias, 1 drivers
v0x55ee896d7a60_0 .var "DATA_RDY", 0 0;
v0x55ee896d7b20_0 .var "MDC", 0 0;
v0x55ee896d7bc0_0 .net "MDIO_IN", 0 0, v0x55ee896d95e0_0;  alias, 1 drivers
v0x55ee896d7c80_0 .var "MDIO_OE", 0 0;
v0x55ee896d7d90_0 .var "MDIO_OUT", 0 0;
v0x55ee896d7e50_0 .net "MDIO_START", 0 0, v0x55ee896d9900_0;  alias, 1 drivers
v0x55ee896d7f10_0 .var "RD_DATA", 15 0;
v0x55ee896d7ff0_0 .net "RESET", 0 0, v0x55ee896d9ae0_0;  alias, 1 drivers
v0x55ee896d80b0_0 .net "T_DATA", 31 0, v0x55ee896d9c10_0;  alias, 1 drivers
v0x55ee896d8190_0 .var "count", 5 0;
v0x55ee896d8270_0 .var "nxt_DATA_RDY", 0 0;
v0x55ee896d8330_0 .var "nxt_MDIO_OE", 0 0;
v0x55ee896d83f0_0 .var "nxt_MDIO_OUT", 0 0;
v0x55ee896d84b0_0 .var "nxt_RD_DATA", 15 0;
v0x55ee896d8590_0 .var "nxt_count", 5 0;
E_0x55ee896ad8f0/0 .event edge, v0x55ee896d8190_0, v0x55ee896d7f10_0, v0x55ee896d7e50_0, v0x55ee896d80b0_0;
E_0x55ee896ad8f0/1 .event edge, v0x55ee896d7a60_0, v0x55ee896d7bc0_0;
E_0x55ee896ad8f0 .event/or E_0x55ee896ad8f0/0, E_0x55ee896ad8f0/1;
E_0x55ee896b3660 .event posedge, v0x55ee896d7e50_0;
E_0x55ee896b0a70 .event posedge, v0x55ee896d7b20_0;
E_0x55ee896adea0 .event posedge, v0x55ee896af690_0;
S_0x55ee896d9040 .scope module, "testescritura" "testerescritura" 2 70, 5 1 0, S_0x55ee896952c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "CLK";
    .port_info 1 /INPUT 1 "MDC";
    .port_info 2 /OUTPUT 1 "RESET";
    .port_info 3 /OUTPUT 1 "MDIO_START";
    .port_info 4 /INPUT 1 "MDIO_OUT";
    .port_info 5 /INPUT 1 "MDIO_OE";
    .port_info 6 /OUTPUT 1 "MDIO_IN";
    .port_info 7 /OUTPUT 32 "T_DATA";
    .port_info 8 /INPUT 16 "RD_DATA";
    .port_info 9 /INPUT 1 "DATA_RDY";
v0x55ee896d92f0_0 .var "CLK", 0 0;
v0x55ee896d93e0_0 .net "DATA_RDY", 0 0, v0x55ee896d7a60_0;  alias, 1 drivers
v0x55ee896d94f0_0 .net "MDC", 0 0, v0x55ee896d7b20_0;  alias, 1 drivers
v0x55ee896d95e0_0 .var "MDIO_IN", 0 0;
v0x55ee896d96d0_0 .net "MDIO_OE", 0 0, v0x55ee896d7c80_0;  alias, 1 drivers
v0x55ee896d9810_0 .net "MDIO_OUT", 0 0, v0x55ee896d7d90_0;  alias, 1 drivers
v0x55ee896d9900_0 .var "MDIO_START", 0 0;
v0x55ee896d99f0_0 .net "RD_DATA", 15 0, v0x55ee896d7f10_0;  alias, 1 drivers
v0x55ee896d9ae0_0 .var "RESET", 0 0;
v0x55ee896d9c10_0 .var "T_DATA", 31 0;
v0x55ee896d9d00_0 .var/i "i", 31 0;
v0x55ee896d9de0_0 .var/i "seed", 31 0;
S_0x55ee896b1f40 .scope module, "lectura_tb" "lectura_tb" 2 7;
 .timescale 0 0;
v0x55ee896dd430_0 .net "CLK", 0 0, v0x55ee896dc6c0_0;  1 drivers
v0x55ee896dd4f0_0 .net "DATA_RDY", 0 0, v0x55ee896dae90_0;  1 drivers
v0x55ee896dd5b0_0 .net "MDC", 0 0, v0x55ee896daf50_0;  1 drivers
v0x55ee896dd650_0 .net "MDIO_IN", 0 0, v0x55ee896dc9b0_0;  1 drivers
v0x55ee896dd6f0_0 .net "MDIO_OE", 0 0, v0x55ee896db0b0_0;  1 drivers
v0x55ee896dd7e0_0 .net "MDIO_OUT", 0 0, v0x55ee896db1c0_0;  1 drivers
v0x55ee896dd880_0 .net "MDIO_START", 0 0, v0x55ee896dccd0_0;  1 drivers
v0x55ee896dd920_0 .net "RD_DATA", 15 0, v0x55ee896db340_0;  1 drivers
v0x55ee896dd9c0_0 .net "RESET", 0 0, v0x55ee896dceb0_0;  1 drivers
v0x55ee896ddaf0_0 .net "T_DATA", 31 0, v0x55ee896dcfe0_0;  1 drivers
S_0x55ee896da760 .scope module, "MDIO" "DUT" 2 17, 3 3 0, S_0x55ee896b1f40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /OUTPUT 1 "MDC";
    .port_info 2 /INPUT 1 "RESET";
    .port_info 3 /INPUT 1 "MDIO_START";
    .port_info 4 /OUTPUT 1 "MDIO_OUT";
    .port_info 5 /OUTPUT 1 "MDIO_OE";
    .port_info 6 /INPUT 1 "MDIO_IN";
    .port_info 7 /INPUT 32 "T_DATA";
    .port_info 8 /OUTPUT 16 "RD_DATA";
    .port_info 9 /OUTPUT 1 "DATA_RDY";
v0x55ee896dbcd0_0 .net "CLK", 0 0, v0x55ee896dc6c0_0;  alias, 1 drivers
v0x55ee896dbd90_0 .net "DATA_RDY", 0 0, v0x55ee896dae90_0;  alias, 1 drivers
v0x55ee896dbe30_0 .net "MDC", 0 0, v0x55ee896daf50_0;  alias, 1 drivers
v0x55ee896dbed0_0 .net "MDIO_IN", 0 0, v0x55ee896dc9b0_0;  alias, 1 drivers
v0x55ee896dbf70_0 .net "MDIO_OE", 0 0, v0x55ee896db0b0_0;  alias, 1 drivers
v0x55ee896dc010_0 .net "MDIO_OUT", 0 0, v0x55ee896db1c0_0;  alias, 1 drivers
v0x55ee896dc0b0_0 .net "MDIO_START", 0 0, v0x55ee896dccd0_0;  alias, 1 drivers
v0x55ee896dc150_0 .net "RD_DATA", 15 0, v0x55ee896db340_0;  alias, 1 drivers
v0x55ee896dc1f0_0 .net "RESET", 0 0, v0x55ee896dceb0_0;  alias, 1 drivers
v0x55ee896dc320_0 .net "T_DATA", 31 0, v0x55ee896dcfe0_0;  alias, 1 drivers
S_0x55ee896daa10 .scope module, "inst1" "mdio" 3 14, 4 1 0, S_0x55ee896da760;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /OUTPUT 1 "MDC";
    .port_info 2 /INPUT 1 "RESET";
    .port_info 3 /INPUT 1 "MDIO_START";
    .port_info 4 /OUTPUT 1 "MDIO_OUT";
    .port_info 5 /OUTPUT 1 "MDIO_OE";
    .port_info 6 /INPUT 1 "MDIO_IN";
    .port_info 7 /INPUT 32 "T_DATA";
    .port_info 8 /OUTPUT 16 "RD_DATA";
    .port_info 9 /OUTPUT 1 "DATA_RDY";
v0x55ee896dadd0_0 .net "CLK", 0 0, v0x55ee896dc6c0_0;  alias, 1 drivers
v0x55ee896dae90_0 .var "DATA_RDY", 0 0;
v0x55ee896daf50_0 .var "MDC", 0 0;
v0x55ee896daff0_0 .net "MDIO_IN", 0 0, v0x55ee896dc9b0_0;  alias, 1 drivers
v0x55ee896db0b0_0 .var "MDIO_OE", 0 0;
v0x55ee896db1c0_0 .var "MDIO_OUT", 0 0;
v0x55ee896db280_0 .net "MDIO_START", 0 0, v0x55ee896dccd0_0;  alias, 1 drivers
v0x55ee896db340_0 .var "RD_DATA", 15 0;
v0x55ee896db420_0 .net "RESET", 0 0, v0x55ee896dceb0_0;  alias, 1 drivers
v0x55ee896db570_0 .net "T_DATA", 31 0, v0x55ee896dcfe0_0;  alias, 1 drivers
v0x55ee896db650_0 .var "count", 5 0;
v0x55ee896db730_0 .var "nxt_DATA_RDY", 0 0;
v0x55ee896db7f0_0 .var "nxt_MDIO_OE", 0 0;
v0x55ee896db8b0_0 .var "nxt_MDIO_OUT", 0 0;
v0x55ee896db970_0 .var "nxt_RD_DATA", 15 0;
v0x55ee896dba50_0 .var "nxt_count", 5 0;
E_0x55ee896830c0/0 .event edge, v0x55ee896db650_0, v0x55ee896db340_0, v0x55ee896db280_0, v0x55ee896db570_0;
E_0x55ee896830c0/1 .event edge, v0x55ee896dae90_0, v0x55ee896daff0_0;
E_0x55ee896830c0 .event/or E_0x55ee896830c0/0, E_0x55ee896830c0/1;
E_0x55ee896baa10 .event posedge, v0x55ee896db280_0;
E_0x55ee896baa50 .event posedge, v0x55ee896daf50_0;
E_0x55ee896bad50 .event posedge, v0x55ee896dadd0_0;
S_0x55ee896dc410 .scope module, "testlectura" "testerlectura" 2 30, 6 1 0, S_0x55ee896b1f40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "CLK";
    .port_info 1 /INPUT 1 "MDC";
    .port_info 2 /OUTPUT 1 "RESET";
    .port_info 3 /OUTPUT 1 "MDIO_START";
    .port_info 4 /INPUT 1 "MDIO_OUT";
    .port_info 5 /INPUT 1 "MDIO_OE";
    .port_info 6 /OUTPUT 1 "MDIO_IN";
    .port_info 7 /OUTPUT 32 "T_DATA";
    .port_info 8 /INPUT 16 "RD_DATA";
    .port_info 9 /INPUT 1 "DATA_RDY";
v0x55ee896dc6c0_0 .var "CLK", 0 0;
v0x55ee896dc7b0_0 .net "DATA_RDY", 0 0, v0x55ee896dae90_0;  alias, 1 drivers
v0x55ee896dc8c0_0 .net "MDC", 0 0, v0x55ee896daf50_0;  alias, 1 drivers
v0x55ee896dc9b0_0 .var "MDIO_IN", 0 0;
v0x55ee896dcaa0_0 .net "MDIO_OE", 0 0, v0x55ee896db0b0_0;  alias, 1 drivers
v0x55ee896dcbe0_0 .net "MDIO_OUT", 0 0, v0x55ee896db1c0_0;  alias, 1 drivers
v0x55ee896dccd0_0 .var "MDIO_START", 0 0;
v0x55ee896dcdc0_0 .net "RD_DATA", 15 0, v0x55ee896db340_0;  alias, 1 drivers
v0x55ee896dceb0_0 .var "RESET", 0 0;
v0x55ee896dcfe0_0 .var "T_DATA", 31 0;
v0x55ee896dd0d0_0 .var/i "i", 31 0;
v0x55ee896dd1b0_0 .var/i "seed", 31 0;
    .scope S_0x55ee896af3b0;
T_0 ;
    %wait E_0x55ee896adea0;
    %load/vec4 v0x55ee896d7ff0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ee896d7b20_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x55ee896d7b20_0;
    %nor/r;
    %assign/vec4 v0x55ee896d7b20_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x55ee896af3b0;
T_1 ;
    %wait E_0x55ee896b0a70;
    %load/vec4 v0x55ee896d8590_0;
    %assign/vec4 v0x55ee896d8190_0, 0;
    %load/vec4 v0x55ee896d8270_0;
    %assign/vec4 v0x55ee896d7a60_0, 0;
    %load/vec4 v0x55ee896d8330_0;
    %assign/vec4 v0x55ee896d7c80_0, 0;
    %load/vec4 v0x55ee896d83f0_0;
    %assign/vec4 v0x55ee896d7d90_0, 0;
    %load/vec4 v0x55ee896d84b0_0;
    %assign/vec4 v0x55ee896d7f10_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0x55ee896af3b0;
T_2 ;
    %wait E_0x55ee896b3660;
    %pushi/vec4 31, 0, 6;
    %assign/vec4 v0x55ee896d8190_0, 0;
    %jmp T_2;
    .thread T_2;
    .scope S_0x55ee896af3b0;
T_3 ;
    %wait E_0x55ee896ad8f0;
    %load/vec4 v0x55ee896d8190_0;
    %store/vec4 v0x55ee896d8590_0, 0, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ee896d8270_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ee896d8330_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ee896d83f0_0, 0, 1;
    %load/vec4 v0x55ee896d7f10_0;
    %store/vec4 v0x55ee896d84b0_0, 0, 16;
    %load/vec4 v0x55ee896d7e50_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x55ee896d8190_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x55ee896d80b0_0;
    %load/vec4 v0x55ee896d8190_0;
    %part/u 1;
    %store/vec4 v0x55ee896d83f0_0, 0, 1;
    %load/vec4 v0x55ee896d8190_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_3.2, 4;
    %load/vec4 v0x55ee896d8190_0;
    %subi 1, 0, 6;
    %store/vec4 v0x55ee896d8590_0, 0, 6;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0x55ee896d8190_0;
    %store/vec4 v0x55ee896d8590_0, 0, 6;
T_3.3 ;
    %load/vec4 v0x55ee896d80b0_0;
    %parti/s 2, 28, 6;
    %pushi/vec4 2, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %pushi/vec4 15, 0, 32;
    %load/vec4 v0x55ee896d8190_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ee896d8330_0, 0, 1;
    %jmp T_3.5;
T_3.4 ;
    %load/vec4 v0x55ee896d80b0_0;
    %parti/s 2, 28, 6;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_3.6, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ee896d8330_0, 0, 1;
    %jmp T_3.7;
T_3.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ee896d8330_0, 0, 1;
T_3.7 ;
T_3.5 ;
    %load/vec4 v0x55ee896d80b0_0;
    %parti/s 2, 28, 6;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_3.8, 4;
    %load/vec4 v0x55ee896d8190_0;
    %pad/u 32;
    %cmpi/u 15, 0, 32;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x55ee896d7a60_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.10, 8;
    %load/vec4 v0x55ee896d7f10_0;
    %parti/s 15, 0, 2;
    %load/vec4 v0x55ee896d7bc0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55ee896d84b0_0, 0, 16;
T_3.10 ;
    %load/vec4 v0x55ee896d8190_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.12, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ee896d8270_0, 0, 1;
T_3.12 ;
T_3.8 ;
    %load/vec4 v0x55ee896d8190_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.14, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ee896d8330_0, 0, 1;
T_3.14 ;
T_3.0 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x55ee896d9040;
T_4 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55ee896d9d00_0, 0, 32;
    %end;
    .thread T_4;
    .scope S_0x55ee896d9040;
T_5 ;
    %delay 2, 0;
    %load/vec4 v0x55ee896d92f0_0;
    %inv;
    %store/vec4 v0x55ee896d92f0_0, 0, 1;
    %jmp T_5;
    .thread T_5;
    .scope S_0x55ee896d9040;
T_6 ;
    %vpi_call 5 17 "$dumpfile", "testMDIO.vcd" {0 0 0};
    %vpi_call 5 18 "$dumpvars" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55ee896d92f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ee896d9ae0_0, 0;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55ee896d9ae0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55ee896d9900_0, 0;
    %pushi/vec4 1360092959, 0, 32;
    %assign/vec4 v0x55ee896d9c10_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55ee896d9d00_0, 0, 32;
T_6.0 ;
    %load/vec4 v0x55ee896d9d00_0;
    %cmpi/s 70, 0, 32;
    %jmp/0xz T_6.1, 5;
    %delay 3, 0;
    %vpi_func 5 27 "$urandom" 32 {0 0 0};
    %pushi/vec4 2, 0, 32;
    %mod;
    %store/vec4 v0x55ee896d9de0_0, 0, 32;
    %load/vec4 v0x55ee896d9de0_0;
    %pad/s 1;
    %store/vec4 v0x55ee896d95e0_0, 0, 1;
    %load/vec4 v0x55ee896d9d00_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55ee896d9d00_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %delay 100, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ee896d9ae0_0, 0;
    %delay 20, 0;
    %vpi_call 5 34 "$finish" {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x55ee896daa10;
T_7 ;
    %wait E_0x55ee896bad50;
    %load/vec4 v0x55ee896db420_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ee896daf50_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x55ee896daf50_0;
    %nor/r;
    %assign/vec4 v0x55ee896daf50_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x55ee896daa10;
T_8 ;
    %wait E_0x55ee896baa50;
    %load/vec4 v0x55ee896dba50_0;
    %assign/vec4 v0x55ee896db650_0, 0;
    %load/vec4 v0x55ee896db730_0;
    %assign/vec4 v0x55ee896dae90_0, 0;
    %load/vec4 v0x55ee896db7f0_0;
    %assign/vec4 v0x55ee896db0b0_0, 0;
    %load/vec4 v0x55ee896db8b0_0;
    %assign/vec4 v0x55ee896db1c0_0, 0;
    %load/vec4 v0x55ee896db970_0;
    %assign/vec4 v0x55ee896db340_0, 0;
    %jmp T_8;
    .thread T_8;
    .scope S_0x55ee896daa10;
T_9 ;
    %wait E_0x55ee896baa10;
    %pushi/vec4 31, 0, 6;
    %assign/vec4 v0x55ee896db650_0, 0;
    %jmp T_9;
    .thread T_9;
    .scope S_0x55ee896daa10;
T_10 ;
    %wait E_0x55ee896830c0;
    %load/vec4 v0x55ee896db650_0;
    %store/vec4 v0x55ee896dba50_0, 0, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ee896db730_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ee896db7f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ee896db8b0_0, 0, 1;
    %load/vec4 v0x55ee896db340_0;
    %store/vec4 v0x55ee896db970_0, 0, 16;
    %load/vec4 v0x55ee896db280_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x55ee896db650_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x55ee896db570_0;
    %load/vec4 v0x55ee896db650_0;
    %part/u 1;
    %store/vec4 v0x55ee896db8b0_0, 0, 1;
    %load/vec4 v0x55ee896db650_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %load/vec4 v0x55ee896db650_0;
    %subi 1, 0, 6;
    %store/vec4 v0x55ee896dba50_0, 0, 6;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v0x55ee896db650_0;
    %store/vec4 v0x55ee896dba50_0, 0, 6;
T_10.3 ;
    %load/vec4 v0x55ee896db570_0;
    %parti/s 2, 28, 6;
    %pushi/vec4 2, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %pushi/vec4 15, 0, 32;
    %load/vec4 v0x55ee896db650_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ee896db7f0_0, 0, 1;
    %jmp T_10.5;
T_10.4 ;
    %load/vec4 v0x55ee896db570_0;
    %parti/s 2, 28, 6;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_10.6, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ee896db7f0_0, 0, 1;
    %jmp T_10.7;
T_10.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ee896db7f0_0, 0, 1;
T_10.7 ;
T_10.5 ;
    %load/vec4 v0x55ee896db570_0;
    %parti/s 2, 28, 6;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_10.8, 4;
    %load/vec4 v0x55ee896db650_0;
    %pad/u 32;
    %cmpi/u 15, 0, 32;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x55ee896dae90_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.10, 8;
    %load/vec4 v0x55ee896db340_0;
    %parti/s 15, 0, 2;
    %load/vec4 v0x55ee896daff0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55ee896db970_0, 0, 16;
T_10.10 ;
    %load/vec4 v0x55ee896db650_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.12, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ee896db730_0, 0, 1;
T_10.12 ;
T_10.8 ;
    %load/vec4 v0x55ee896db650_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.14, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ee896db7f0_0, 0, 1;
T_10.14 ;
T_10.0 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x55ee896dc410;
T_11 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55ee896dd0d0_0, 0, 32;
    %end;
    .thread T_11;
    .scope S_0x55ee896dc410;
T_12 ;
    %delay 2, 0;
    %load/vec4 v0x55ee896dc6c0_0;
    %inv;
    %store/vec4 v0x55ee896dc6c0_0, 0, 1;
    %jmp T_12;
    .thread T_12;
    .scope S_0x55ee896dc410;
T_13 ;
    %vpi_call 6 17 "$dumpfile", "testMDIO.vcd" {0 0 0};
    %vpi_call 6 18 "$dumpvars" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55ee896dc6c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ee896dceb0_0, 0;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55ee896dceb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55ee896dccd0_0, 0;
    %pushi/vec4 1628528415, 0, 32;
    %assign/vec4 v0x55ee896dcfe0_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55ee896dd0d0_0, 0, 32;
T_13.0 ;
    %load/vec4 v0x55ee896dd0d0_0;
    %cmpi/s 70, 0, 32;
    %jmp/0xz T_13.1, 5;
    %delay 3, 0;
    %vpi_func 6 27 "$urandom" 32 {0 0 0};
    %pushi/vec4 2, 0, 32;
    %mod;
    %store/vec4 v0x55ee896dd1b0_0, 0, 32;
    %load/vec4 v0x55ee896dd1b0_0;
    %pad/s 1;
    %store/vec4 v0x55ee896dc9b0_0, 0, 1;
    %load/vec4 v0x55ee896dd0d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55ee896dd0d0_0, 0, 32;
    %jmp T_13.0;
T_13.1 ;
    %delay 100, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ee896dceb0_0, 0;
    %delay 20, 0;
    %vpi_call 6 34 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "testbench.v";
    "./DUT.v";
    "./generadortrans_MDIO.v";
    "./testescritura.v";
    "./testlectura.v";
