
####################################################
# Sites
sites - SLICE_X32Y78 SLICE_X32Y79 SLICE_X32Y80 SLICE_X32Y81 SLICE_X32Y82 SLICE_X32Y83 SLICE_X32Y84 SLICE_X32Y85 SLICE_X32Y86 SLICE_X32Y87 SLICE_X32Y88 SLICE_X32Y89 SLICE_X32Y90 SLICE_X32Y91 SLICE_X32Y92 SLICE_X32Y93 SLICE_X32Y94 SLICE_X32Y95 SLICE_X33Y78 SLICE_X33Y79 SLICE_X33Y80 SLICE_X33Y81 SLICE_X33Y82 SLICE_X33Y83 SLICE_X33Y84 SLICE_X33Y85 SLICE_X33Y86 SLICE_X33Y87 SLICE_X33Y88 SLICE_X33Y89 SLICE_X33Y90 SLICE_X33Y91 SLICE_X33Y92 SLICE_X33Y93 SLICE_X33Y94 SLICE_X33Y95 SLICE_X34Y78 SLICE_X34Y79 SLICE_X34Y80 SLICE_X34Y81 SLICE_X34Y82 SLICE_X34Y83 SLICE_X34Y84 SLICE_X34Y85 SLICE_X34Y86 SLICE_X34Y87 SLICE_X34Y88 SLICE_X34Y89 SLICE_X34Y90 SLICE_X34Y91 SLICE_X34Y92 SLICE_X34Y93 SLICE_X34Y94 SLICE_X34Y95 SLICE_X35Y78 SLICE_X35Y79 SLICE_X35Y80 SLICE_X35Y81 SLICE_X35Y82 SLICE_X35Y83 SLICE_X35Y84 SLICE_X35Y85 SLICE_X35Y86 SLICE_X35Y87 SLICE_X35Y88 SLICE_X35Y89 SLICE_X35Y90 SLICE_X35Y91 SLICE_X35Y92 SLICE_X35Y93 SLICE_X35Y94 SLICE_X35Y95 SLICE_X36Y78 SLICE_X36Y79 SLICE_X36Y80 SLICE_X36Y81 SLICE_X36Y82 SLICE_X36Y83 SLICE_X36Y84 SLICE_X36Y85 SLICE_X36Y86 SLICE_X36Y87 SLICE_X36Y88 SLICE_X36Y89 SLICE_X36Y90 SLICE_X36Y91 SLICE_X36Y92 SLICE_X36Y93 SLICE_X36Y94 SLICE_X36Y95 SLICE_X37Y78 SLICE_X37Y79 SLICE_X37Y80 SLICE_X37Y81 SLICE_X37Y82 SLICE_X37Y83 SLICE_X37Y84 SLICE_X37Y85 SLICE_X37Y86 SLICE_X37Y87 SLICE_X37Y88 SLICE_X37Y89 SLICE_X37Y90 SLICE_X37Y91 SLICE_X37Y92 SLICE_X37Y93 SLICE_X37Y94 SLICE_X37Y95 SLICE_X38Y78 SLICE_X38Y79 SLICE_X38Y80 SLICE_X38Y81 SLICE_X38Y82 SLICE_X38Y83 SLICE_X38Y84 SLICE_X38Y85 SLICE_X38Y86 SLICE_X38Y87 SLICE_X38Y88 SLICE_X38Y89 SLICE_X38Y90 SLICE_X38Y91 SLICE_X38Y92 SLICE_X38Y93 SLICE_X38Y94 SLICE_X38Y95 SLICE_X39Y78 SLICE_X39Y79 SLICE_X39Y80 SLICE_X39Y81 SLICE_X39Y82 SLICE_X39Y83 SLICE_X39Y84 SLICE_X39Y85 SLICE_X39Y86 SLICE_X39Y87 SLICE_X39Y88 SLICE_X39Y89 SLICE_X39Y90 SLICE_X39Y91 SLICE_X39Y92 SLICE_X39Y93 SLICE_X39Y94 SLICE_X39Y95 SLICE_X40Y78 SLICE_X40Y79 SLICE_X40Y80 SLICE_X40Y81 SLICE_X40Y82 SLICE_X40Y83 SLICE_X40Y84 SLICE_X40Y85 SLICE_X40Y86 SLICE_X40Y87 SLICE_X40Y88 SLICE_X40Y89 SLICE_X40Y90 SLICE_X40Y91 SLICE_X40Y92 SLICE_X40Y93 SLICE_X40Y94 SLICE_X40Y95 SLICE_X41Y78 SLICE_X41Y79 SLICE_X41Y80 SLICE_X41Y81 SLICE_X41Y82 SLICE_X41Y83 SLICE_X41Y84 SLICE_X41Y85 SLICE_X41Y86 SLICE_X41Y87 SLICE_X41Y88 SLICE_X41Y89 SLICE_X41Y90 SLICE_X41Y91 SLICE_X41Y92 SLICE_X41Y93 SLICE_X41Y94 SLICE_X41Y95 SLICE_X42Y78 SLICE_X42Y79 SLICE_X42Y80 SLICE_X42Y81 SLICE_X42Y82 SLICE_X42Y83 SLICE_X42Y84 SLICE_X42Y85 SLICE_X42Y86 SLICE_X42Y87 SLICE_X42Y88 SLICE_X42Y89 SLICE_X42Y90 SLICE_X42Y91 SLICE_X42Y92 SLICE_X42Y93 SLICE_X42Y94 SLICE_X42Y95 SLICE_X43Y78 SLICE_X43Y79 SLICE_X43Y80 SLICE_X43Y81 SLICE_X43Y82 SLICE_X43Y83 SLICE_X43Y84 SLICE_X43Y85 SLICE_X43Y86 SLICE_X43Y87 SLICE_X43Y88 SLICE_X43Y89 SLICE_X43Y90 SLICE_X43Y91 SLICE_X43Y92 SLICE_X43Y93 SLICE_X43Y94 SLICE_X43Y95 SLICE_X44Y78 SLICE_X44Y79 SLICE_X44Y80 SLICE_X44Y81 SLICE_X44Y82 SLICE_X44Y83 SLICE_X44Y84 SLICE_X44Y85 SLICE_X44Y86 SLICE_X44Y87 SLICE_X44Y88 SLICE_X44Y89 SLICE_X44Y90 SLICE_X44Y91 SLICE_X44Y92 SLICE_X44Y93 SLICE_X44Y94 SLICE_X44Y95 SLICE_X45Y78 SLICE_X45Y79 SLICE_X45Y80 SLICE_X45Y81 SLICE_X45Y82 SLICE_X45Y83 SLICE_X45Y84 SLICE_X45Y85 SLICE_X45Y86 SLICE_X45Y87 SLICE_X45Y88 SLICE_X45Y89 SLICE_X45Y90 SLICE_X45Y91 SLICE_X45Y92 SLICE_X45Y93 SLICE_X45Y94 SLICE_X45Y95 SLICE_X46Y78 SLICE_X46Y79 SLICE_X46Y80 SLICE_X46Y81 SLICE_X46Y82 SLICE_X46Y83 SLICE_X46Y84 SLICE_X46Y85 SLICE_X46Y86 SLICE_X46Y87 SLICE_X46Y88 SLICE_X46Y89 SLICE_X46Y90 SLICE_X46Y91 SLICE_X46Y92 SLICE_X46Y93 SLICE_X46Y94 SLICE_X46Y95 SLICE_X47Y78 SLICE_X47Y79 SLICE_X47Y80 SLICE_X47Y81 SLICE_X47Y82 SLICE_X47Y83 SLICE_X47Y84 SLICE_X47Y85 SLICE_X47Y86 SLICE_X47Y87 SLICE_X47Y88 SLICE_X47Y89 SLICE_X47Y90 SLICE_X47Y91 SLICE_X47Y92 SLICE_X47Y93 SLICE_X47Y94 SLICE_X47Y95

####################################################
# Cells
FSM_sequential_display_state[0]_i_1 - 
nets: {FSM_sequential_display_state[0]_i_1_n_0 FSM_sequential_display_state[0]_i_1/O}, {lcd/display_state[0] FSM_sequential_display_state[0]_i_1/I0}, {lcd/display_state[2] FSM_sequential_display_state[0]_i_1/I1}, {lcd/display_state[3] FSM_sequential_display_state[0]_i_1/I2}, {lcd_we FSM_sequential_display_state[0]_i_1/I3}, {lcd/display_state[1] FSM_sequential_display_state[0]_i_1/I4}, {lcd/display_state[4] FSM_sequential_display_state[0]_i_1/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'h0000010055555555, 
LOC: SLICE_X37Y91, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

FSM_sequential_display_state[0]_i_2 - 
nets: {lcd_we FSM_sequential_display_state[0]_i_2/O}, {wb_we_i FSM_sequential_display_state[0]_i_2/I0}, {wb_cyc_i FSM_sequential_display_state[0]_i_2/I1}, {wb_stb_i FSM_sequential_display_state[0]_i_2/I2}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 8'h80, 
LOC: SLICE_X34Y90, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

FSM_sequential_display_state[1]_i_1 - 
nets: {FSM_sequential_display_state[1]_i_1_n_0 FSM_sequential_display_state[1]_i_1/O}, {lcd/display_state[3] FSM_sequential_display_state[1]_i_1/I0}, {lcd/display_state[2] FSM_sequential_display_state[1]_i_1/I1}, {lcd/display_state[1] FSM_sequential_display_state[1]_i_1/I2}, {lcd/display_state[4] FSM_sequential_display_state[1]_i_1/I3}, {lcd/display_state[0] FSM_sequential_display_state[1]_i_1/I4}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 32'h010F00F0, 
LOC: SLICE_X37Y91, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

FSM_sequential_display_state[2]_i_1 - 
nets: {FSM_sequential_display_state[2]_i_1_n_0 FSM_sequential_display_state[2]_i_1/O}, {lcd/display_state[2] FSM_sequential_display_state[2]_i_1/I0}, {lcd/display_state[0] FSM_sequential_display_state[2]_i_1/I1}, {lcd/display_state[1] FSM_sequential_display_state[2]_i_1/I2}, {lcd/display_state[4] FSM_sequential_display_state[2]_i_1/I3}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 16'h006A, 
LOC: SLICE_X36Y91, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

FSM_sequential_display_state[3]_i_1 - 
nets: {FSM_sequential_display_state[3]_i_1_n_0 FSM_sequential_display_state[3]_i_1/O}, {lcd/display_state[3] FSM_sequential_display_state[3]_i_1/I0}, {lcd/display_state[0] FSM_sequential_display_state[3]_i_1/I1}, {lcd/display_state[1] FSM_sequential_display_state[3]_i_1/I2}, {lcd/display_state[2] FSM_sequential_display_state[3]_i_1/I3}, {lcd/display_state[4] FSM_sequential_display_state[3]_i_1/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'h00006AAA, 
LOC: SLICE_X37Y91, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

FSM_sequential_display_state[4]_i_2 - 
nets: {FSM_sequential_display_state[4]_i_2_n_0 FSM_sequential_display_state[4]_i_2/O}, {lcd/display_state[4] FSM_sequential_display_state[4]_i_2/I0}, {lcd/display_state[3] FSM_sequential_display_state[4]_i_2/I1}, {lcd/display_state[2] FSM_sequential_display_state[4]_i_2/I2}, {lcd/display_state[1] FSM_sequential_display_state[4]_i_2/I3}, {lcd/display_state[0] FSM_sequential_display_state[4]_i_2/I4}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 32'h40020202, 
LOC: SLICE_X37Y91, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

FSM_sequential_display_state[4]_i_3 - 
nets: {FSM_sequential_display_state[4]_i_3_n_0 FSM_sequential_display_state[4]_i_3/O}, {lcd/display_state[3] FSM_sequential_display_state[4]_i_3/I0}, {lcd/delay_done FSM_sequential_display_state[4]_i_3/I1}, {lcd/display_state[4] FSM_sequential_display_state[4]_i_3/I2}, {lcd/tx_done_reg_n_0 FSM_sequential_display_state[4]_i_3/I3}, {lcd/display_state[1] FSM_sequential_display_state[4]_i_3/I4}, {lcd/display_state[0] FSM_sequential_display_state[4]_i_3/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'h0E045C0C5E045D5D, 
LOC: SLICE_X39Y91, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

FSM_sequential_display_state[4]_i_4 - 
nets: {FSM_sequential_display_state[4]_i_4_n_0 FSM_sequential_display_state[4]_i_4/O}, {lcd/tx_done_reg_n_0 FSM_sequential_display_state[4]_i_4/I0}, {lcd/display_state[3] FSM_sequential_display_state[4]_i_4/I1}, {lcd/display_state[1] FSM_sequential_display_state[4]_i_4/I2}, {lcd/display_state[0] FSM_sequential_display_state[4]_i_4/I3}, {lcd/delay_done FSM_sequential_display_state[4]_i_4/I4}, {lcd/display_state[4] FSM_sequential_display_state[4]_i_4/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'h00000000FBFB08C8, 
LOC: SLICE_X39Y91, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

FSM_sequential_display_state_reg[4]_i_1 - 
nets: {FSM_sequential_display_state_reg[4]_i_1_n_0 FSM_sequential_display_state_reg[4]_i_1/O}, {FSM_sequential_display_state[4]_i_3_n_0 FSM_sequential_display_state_reg[4]_i_1/I0}, {FSM_sequential_display_state[4]_i_4_n_0 FSM_sequential_display_state_reg[4]_i_1/I1}, {lcd/display_state[2] FSM_sequential_display_state_reg[4]_i_1/S}, 
BEL: SLICEL.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X39Y91, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

FSM_sequential_tx_state[0]_i_1 - 
nets: {FSM_sequential_tx_state[0]_i_1_n_0 FSM_sequential_tx_state[0]_i_1/O}, {lcd/tx_init__0 FSM_sequential_tx_state[0]_i_1/I0}, {lcd/tx_state[2] FSM_sequential_tx_state[0]_i_1/I1}, {lcd/tx_state[1] FSM_sequential_tx_state[0]_i_1/I2}, {lcd/delay_done FSM_sequential_tx_state[0]_i_1/I3}, {lcd/tx_state[0] FSM_sequential_tx_state[0]_i_1/I4}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 32'hC0FF3E02, 
LOC: SLICE_X38Y89, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

FSM_sequential_tx_state[1]_i_1 - 
nets: {FSM_sequential_tx_state[1]_i_1_n_0 FSM_sequential_tx_state[1]_i_1/O}, {lcd/tx_state[2] FSM_sequential_tx_state[1]_i_1/I0}, {lcd/tx_state[1] FSM_sequential_tx_state[1]_i_1/I1}, {lcd/delay_done FSM_sequential_tx_state[1]_i_1/I2}, {lcd/tx_state[0] FSM_sequential_tx_state[1]_i_1/I3}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 16'hBC4C, 
LOC: SLICE_X41Y91, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

FSM_sequential_tx_state[2]_i_1 - 
nets: {FSM_sequential_tx_state[2]_i_1_n_0 FSM_sequential_tx_state[2]_i_1/O}, {lcd/tx_state[2] FSM_sequential_tx_state[2]_i_1/I0}, {lcd/tx_state[1] FSM_sequential_tx_state[2]_i_1/I1}, {lcd/delay_done FSM_sequential_tx_state[2]_i_1/I2}, {lcd/tx_state[0] FSM_sequential_tx_state[2]_i_1/I3}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 16'hEA2A, 
LOC: SLICE_X38Y89, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

FSM_sequential_tx_state[2]_i_2 - 
nets: {lcd/delay_done FSM_sequential_tx_state[2]_i_2/O}, {FSM_sequential_tx_state[2]_i_3_n_0 FSM_sequential_tx_state[2]_i_2/I0}, {FSM_sequential_tx_state[2]_i_4_n_0 FSM_sequential_tx_state[2]_i_2/I1}, {FSM_sequential_tx_state[2]_i_5_n_0 FSM_sequential_tx_state[2]_i_2/I2}, {lcd/delay_counter/counter_reg[0] FSM_sequential_tx_state[2]_i_2/I3}, {lcd/delay_counter/counter_reg[1] FSM_sequential_tx_state[2]_i_2/I4}, 
BEL: SLICEL.C5LUT, 
CLASS: cell, 
INIT: 32'h00000080, 
LOC: SLICE_X41Y88, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

FSM_sequential_tx_state[2]_i_3 - 
nets: {FSM_sequential_tx_state[2]_i_3_n_0 FSM_sequential_tx_state[2]_i_3/O}, {lcd/delay_counter/counter_reg[16] FSM_sequential_tx_state[2]_i_3/I0}, {lcd/delay_counter/counter_reg[17] FSM_sequential_tx_state[2]_i_3/I1}, {lcd/delay_counter/counter_reg[14] FSM_sequential_tx_state[2]_i_3/I2}, {lcd/delay_counter/counter_reg[15] FSM_sequential_tx_state[2]_i_3/I3}, {lcd/delay_counter/counter_reg[19] FSM_sequential_tx_state[2]_i_3/I4}, {lcd/delay_counter/counter_reg[18] FSM_sequential_tx_state[2]_i_3/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'h0000000000000001, 
LOC: SLICE_X41Y92, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

FSM_sequential_tx_state[2]_i_4 - 
nets: {FSM_sequential_tx_state[2]_i_4_n_0 FSM_sequential_tx_state[2]_i_4/O}, {lcd/delay_counter/counter_reg[4] FSM_sequential_tx_state[2]_i_4/I0}, {lcd/delay_counter/counter_reg[5] FSM_sequential_tx_state[2]_i_4/I1}, {lcd/delay_counter/counter_reg[2] FSM_sequential_tx_state[2]_i_4/I2}, {lcd/delay_counter/counter_reg[3] FSM_sequential_tx_state[2]_i_4/I3}, {lcd/delay_counter/counter_reg[7] FSM_sequential_tx_state[2]_i_4/I4}, {lcd/delay_counter/counter_reg[6] FSM_sequential_tx_state[2]_i_4/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'h0000000000000001, 
LOC: SLICE_X41Y88, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

FSM_sequential_tx_state[2]_i_5 - 
nets: {FSM_sequential_tx_state[2]_i_5_n_0 FSM_sequential_tx_state[2]_i_5/O}, {lcd/delay_counter/counter_reg[10] FSM_sequential_tx_state[2]_i_5/I0}, {lcd/delay_counter/counter_reg[11] FSM_sequential_tx_state[2]_i_5/I1}, {lcd/delay_counter/counter_reg[8] FSM_sequential_tx_state[2]_i_5/I2}, {lcd/delay_counter/counter_reg[9] FSM_sequential_tx_state[2]_i_5/I3}, {lcd/delay_counter/counter_reg[13] FSM_sequential_tx_state[2]_i_5/I4}, {lcd/delay_counter/counter_reg[12] FSM_sequential_tx_state[2]_i_5/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'h0000000000000001, 
LOC: SLICE_X41Y90, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

LCD_E0_i_1 - 
nets: {LCD_E0_i_1_n_0 LCD_E0_i_1/O}, {lcd/tx_state[2] LCD_E0_i_1/I0}, {lcd/tx_state[0] LCD_E0_i_1/I1}, {lcd/tx_state[1] LCD_E0_i_1/I2}, {wb_rst_i LCD_E0_i_1/I3}, {lcd/LCD_E0_reg_n_0 LCD_E0_i_1/I4}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 32'hFF980018, 
LOC: SLICE_X42Y90, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

LCD_E1_i_1 - 
nets: {LCD_E1_i_1_n_0 LCD_E1_i_1/O}, {lcd/display_state[0] LCD_E1_i_1/I0}, {lcd/display_state[4] LCD_E1_i_1/I1}, {LCD_E1_i_2_n_0 LCD_E1_i_1/I2}, {lcd/LCD_E1_reg_n_0 LCD_E1_i_1/I3}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 16'h1F10, 
LOC: SLICE_X42Y89, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

LCD_E1_i_2 - 
nets: {LCD_E1_i_2_n_0 LCD_E1_i_2/O}, {lcd/display_state[1] LCD_E1_i_2/I0}, {lcd/display_state[3] LCD_E1_i_2/I1}, {lcd/display_state[2] LCD_E1_i_2/I2}, {lcd/display_state[4] LCD_E1_i_2/I3}, {wb_rst_i LCD_E1_i_2/I4}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 32'h00000036, 
LOC: SLICE_X42Y89, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

LCD_E_INST_0 - 
nets: {LCD_E LCD_E_INST_0/O}, {lcd/LCD_E0_reg_n_0 LCD_E_INST_0/I0}, {lcd/output_selector LCD_E_INST_0/I1}, {lcd/LCD_E1_reg_n_0 LCD_E_INST_0/I2}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X42Y91, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

LCD_RS_INST_0 - 
nets: {LCD_RS LCD_RS_INST_0/O}, {lcd/display_state[0] LCD_RS_INST_0/I0}, {lcd/display_state[2] LCD_RS_INST_0/I1}, {lcd/display_state[1] LCD_RS_INST_0/I2}, {lcd/display_state[4] LCD_RS_INST_0/I3}, {lcd/display_state[3] LCD_RS_INST_0/I4}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 32'hFFC3FDFF, 
LOC: SLICE_X38Y91, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

SF_D0[3]_i_1 - 
nets: {SF_D0[3]_i_1_n_0 SF_D0[3]_i_1/O}, {lcd/tx_state[2] SF_D0[3]_i_1/I0}, {lcd/tx_state[1] SF_D0[3]_i_1/I1}, {lcd/tx_state[0] SF_D0[3]_i_1/I2}, {wb_rst_i SF_D0[3]_i_1/I3}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 16'h0036, 
LOC: SLICE_X44Y91, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

SF_D1[1]_i_2 - 
nets: {SF_D1[1]_i_2_n_0 SF_D1[1]_i_2/O}, {lcd/display_state[1] SF_D1[1]_i_2/I0}, {lcd/display_state[2] SF_D1[1]_i_2/I1}, {lcd/display_state[3] SF_D1[1]_i_2/I2}, {lcd/display_state[4] SF_D1[1]_i_2/I3}, {lcd/display_state[0] SF_D1[1]_i_2/I4}, {wb_rst_i SF_D1[1]_i_2/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'h000000000000001E, 
LOC: SLICE_X43Y90, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

SF_D[1]_INST_0_i_1 - 
nets: {lcd/output_selector SF_D[1]_INST_0_i_1/O}, {lcd/display_state[3] SF_D[1]_INST_0_i_1/I0}, {lcd/display_state[2] SF_D[1]_INST_0_i_1/I1}, {lcd/display_state[0] SF_D[1]_INST_0_i_1/I2}, {lcd/display_state[1] SF_D[1]_INST_0_i_1/I3}, {lcd/display_state[4] SF_D[1]_INST_0_i_1/I4}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 32'h0111AA88, 
LOC: SLICE_X41Y91, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

counter[0]_i_2 - 
nets: {counter[0]_i_2_n_0 counter[0]_i_2/O}, {lcd/main_delay_load_reg_n_0 counter[0]_i_2/I0}, {lcd/tx_delay_load_reg_n_0 counter[0]_i_2/I1}, 
BEL: SLICEL.D5LUT, 
CLASS: cell, 
INIT: 4'h1, 
LOC: SLICE_X40Y88, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

counter[0]_i_3 - 
nets: {counter[0]_i_3_n_0 counter[0]_i_3/O}, {lcd/main_delay_load_reg_n_0 counter[0]_i_3/I0}, {lcd/tx_delay_load_reg_n_0 counter[0]_i_3/I1}, 
BEL: SLICEL.C5LUT, 
CLASS: cell, 
INIT: 4'h1, 
LOC: SLICE_X40Y88, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

counter[0]_i_4 - 
nets: {counter[0]_i_4_n_0 counter[0]_i_4/O}, {lcd/main_delay_load_reg_n_0 counter[0]_i_4/I0}, {lcd/tx_delay_load_reg_n_0 counter[0]_i_4/I1}, 
BEL: SLICEL.B5LUT, 
CLASS: cell, 
INIT: 4'h1, 
LOC: SLICE_X40Y88, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

counter[0]_i_5 - 
nets: {counter[0]_i_5_n_0 counter[0]_i_5/O}, {lcd/main_delay_load_reg_n_0 counter[0]_i_5/I0}, {lcd/tx_delay_load_reg_n_0 counter[0]_i_5/I1}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 4'h1, 
LOC: SLICE_X40Y88, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

counter[0]_i_6 - 
nets: {counter[0]_i_6_n_0 counter[0]_i_6/O}, {lcd/main_delay_value_reg_n_0_[3] counter[0]_i_6/I0}, {tx_delay_value[3] counter[0]_i_6/I1}, {lcd/delay_counter/counter_reg[3] counter[0]_i_6/I2}, {lcd/tx_delay_load_reg_n_0 counter[0]_i_6/I3}, {lcd/main_delay_load_reg_n_0 counter[0]_i_6/I4}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 32'hAAAACC0F, 
LOC: SLICE_X40Y88, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

counter[0]_i_7 - 
nets: {counter[0]_i_7_n_0 counter[0]_i_7/O}, {lcd/delay_counter/counter_reg[2] counter[0]_i_7/I0}, {tx_delay_value[3] counter[0]_i_7/I1}, {lcd/tx_delay_load_reg_n_0 counter[0]_i_7/I2}, {lcd/main_delay_load_reg_n_0 counter[0]_i_7/I3}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 16'h00C5, 
LOC: SLICE_X40Y88, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

counter[0]_i_8 - 
nets: {counter[0]_i_8_n_0 counter[0]_i_8/O}, {lcd/main_delay_value_reg_n_0_[1] counter[0]_i_8/I0}, {tx_delay_value[1] counter[0]_i_8/I1}, {lcd/delay_counter/counter_reg[1] counter[0]_i_8/I2}, {lcd/tx_delay_load_reg_n_0 counter[0]_i_8/I3}, {lcd/main_delay_load_reg_n_0 counter[0]_i_8/I4}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 32'hAAAACC0F, 
LOC: SLICE_X40Y88, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

counter[0]_i_9 - 
nets: {counter[0]_i_9_n_0 counter[0]_i_9/O}, {lcd/delay_counter/counter_reg[0] counter[0]_i_9/I0}, {lcd/main_delay_value_reg_n_0_[1] counter[0]_i_9/I1}, {lcd/tx_delay_load_reg_n_0 counter[0]_i_9/I2}, {lcd/main_delay_load_reg_n_0 counter[0]_i_9/I3}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 16'hCC05, 
LOC: SLICE_X40Y88, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

counter[12]_i_2 - 
nets: {counter[12]_i_2_n_0 counter[12]_i_2/O}, {lcd/main_delay_load_reg_n_0 counter[12]_i_2/I0}, {lcd/tx_delay_load_reg_n_0 counter[12]_i_2/I1}, 
BEL: SLICEL.D5LUT, 
CLASS: cell, 
INIT: 4'h1, 
LOC: SLICE_X40Y91, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

counter[12]_i_3 - 
nets: {counter[12]_i_3_n_0 counter[12]_i_3/O}, {lcd/main_delay_load_reg_n_0 counter[12]_i_3/I0}, {lcd/tx_delay_load_reg_n_0 counter[12]_i_3/I1}, 
BEL: SLICEL.C5LUT, 
CLASS: cell, 
INIT: 4'h1, 
LOC: SLICE_X40Y91, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

counter[12]_i_4 - 
nets: {counter[12]_i_4_n_0 counter[12]_i_4/O}, {lcd/main_delay_load_reg_n_0 counter[12]_i_4/I0}, {lcd/tx_delay_load_reg_n_0 counter[12]_i_4/I1}, 
BEL: SLICEL.B5LUT, 
CLASS: cell, 
INIT: 4'h1, 
LOC: SLICE_X40Y91, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

counter[12]_i_5 - 
nets: {counter[12]_i_5_n_0 counter[12]_i_5/O}, {lcd/main_delay_load_reg_n_0 counter[12]_i_5/I0}, {lcd/tx_delay_load_reg_n_0 counter[12]_i_5/I1}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 4'h1, 
LOC: SLICE_X40Y91, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

counter[12]_i_6 - 
nets: {counter[12]_i_6_n_0 counter[12]_i_6/O}, {lcd/delay_counter/counter_reg[15] counter[12]_i_6/I0}, {lcd/tx_delay_load_reg_n_0 counter[12]_i_6/I1}, {lcd/main_delay_load_reg_n_0 counter[12]_i_6/I2}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 8'h01, 
LOC: SLICE_X40Y91, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

counter[12]_i_7 - 
nets: {counter[12]_i_7_n_0 counter[12]_i_7/O}, {lcd/delay_counter/counter_reg[14] counter[12]_i_7/I0}, {lcd/main_delay_value_reg_n_0_[14] counter[12]_i_7/I1}, {lcd/tx_delay_load_reg_n_0 counter[12]_i_7/I2}, {lcd/main_delay_load_reg_n_0 counter[12]_i_7/I3}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 16'hCC05, 
LOC: SLICE_X40Y91, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

counter[12]_i_8 - 
nets: {counter[12]_i_8_n_0 counter[12]_i_8/O}, {lcd/delay_counter/counter_reg[13] counter[12]_i_8/I0}, {lcd/main_delay_value_reg_n_0_[13] counter[12]_i_8/I1}, {lcd/tx_delay_load_reg_n_0 counter[12]_i_8/I2}, {lcd/main_delay_load_reg_n_0 counter[12]_i_8/I3}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 16'hCC05, 
LOC: SLICE_X40Y91, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

counter[12]_i_9 - 
nets: {counter[12]_i_9_n_0 counter[12]_i_9/O}, {lcd/delay_counter/counter_reg[12] counter[12]_i_9/I0}, {lcd/main_delay_value_reg_n_0_[12] counter[12]_i_9/I1}, {lcd/tx_delay_load_reg_n_0 counter[12]_i_9/I2}, {lcd/main_delay_load_reg_n_0 counter[12]_i_9/I3}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 16'hCC05, 
LOC: SLICE_X40Y91, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

counter[16]_i_2 - 
nets: {counter[16]_i_2_n_0 counter[16]_i_2/O}, {lcd/main_delay_load_reg_n_0 counter[16]_i_2/I0}, {lcd/tx_delay_load_reg_n_0 counter[16]_i_2/I1}, 
BEL: SLICEL.C5LUT, 
CLASS: cell, 
INIT: 4'h1, 
LOC: SLICE_X40Y92, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

counter[16]_i_3 - 
nets: {counter[16]_i_3_n_0 counter[16]_i_3/O}, {lcd/main_delay_load_reg_n_0 counter[16]_i_3/I0}, {lcd/tx_delay_load_reg_n_0 counter[16]_i_3/I1}, 
BEL: SLICEL.B5LUT, 
CLASS: cell, 
INIT: 4'h1, 
LOC: SLICE_X40Y92, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

counter[16]_i_4 - 
nets: {counter[16]_i_4_n_0 counter[16]_i_4/O}, {lcd/main_delay_load_reg_n_0 counter[16]_i_4/I0}, {lcd/tx_delay_load_reg_n_0 counter[16]_i_4/I1}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 4'h1, 
LOC: SLICE_X40Y92, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

counter[16]_i_5 - 
nets: {counter[16]_i_5_n_0 counter[16]_i_5/O}, {lcd/main_delay_value_reg_n_0_[5] counter[16]_i_5/I0}, {lcd/delay_counter/counter_reg[19] counter[16]_i_5/I1}, {lcd/main_delay_load_reg_n_0 counter[16]_i_5/I2}, {lcd/tx_delay_load_reg_n_0 counter[16]_i_5/I3}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 16'hA0A3, 
LOC: SLICE_X40Y92, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

counter[16]_i_6 - 
nets: {counter[16]_i_6_n_0 counter[16]_i_6/O}, {lcd/delay_counter/counter_reg[18] counter[16]_i_6/I0}, {lcd/tx_delay_load_reg_n_0 counter[16]_i_6/I1}, {lcd/main_delay_load_reg_n_0 counter[16]_i_6/I2}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 8'h01, 
LOC: SLICE_X40Y92, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

counter[16]_i_7 - 
nets: {counter[16]_i_7_n_0 counter[16]_i_7/O}, {lcd/delay_counter/counter_reg[17] counter[16]_i_7/I0}, {lcd/main_delay_value_reg_n_0_[13] counter[16]_i_7/I1}, {lcd/tx_delay_load_reg_n_0 counter[16]_i_7/I2}, {lcd/main_delay_load_reg_n_0 counter[16]_i_7/I3}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 16'hCC05, 
LOC: SLICE_X40Y92, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

counter[16]_i_8 - 
nets: {counter[16]_i_8_n_0 counter[16]_i_8/O}, {lcd/delay_counter/counter_reg[16] counter[16]_i_8/I0}, {lcd/main_delay_value_reg_n_0_[16] counter[16]_i_8/I1}, {lcd/tx_delay_load_reg_n_0 counter[16]_i_8/I2}, {lcd/main_delay_load_reg_n_0 counter[16]_i_8/I3}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 16'hCC05, 
LOC: SLICE_X40Y92, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

counter[4]_i_2 - 
nets: {counter[4]_i_2_n_0 counter[4]_i_2/O}, {lcd/main_delay_load_reg_n_0 counter[4]_i_2/I0}, {lcd/tx_delay_load_reg_n_0 counter[4]_i_2/I1}, 
BEL: SLICEL.D5LUT, 
CLASS: cell, 
INIT: 4'h1, 
LOC: SLICE_X40Y89, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

counter[4]_i_3 - 
nets: {counter[4]_i_3_n_0 counter[4]_i_3/O}, {lcd/main_delay_load_reg_n_0 counter[4]_i_3/I0}, {lcd/tx_delay_load_reg_n_0 counter[4]_i_3/I1}, 
BEL: SLICEL.C5LUT, 
CLASS: cell, 
INIT: 4'h1, 
LOC: SLICE_X40Y89, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

counter[4]_i_4 - 
nets: {counter[4]_i_4_n_0 counter[4]_i_4/O}, {lcd/main_delay_load_reg_n_0 counter[4]_i_4/I0}, {lcd/tx_delay_load_reg_n_0 counter[4]_i_4/I1}, 
BEL: SLICEL.B5LUT, 
CLASS: cell, 
INIT: 4'h1, 
LOC: SLICE_X40Y89, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

counter[4]_i_5 - 
nets: {counter[4]_i_5_n_0 counter[4]_i_5/O}, {lcd/main_delay_load_reg_n_0 counter[4]_i_5/I0}, {lcd/tx_delay_load_reg_n_0 counter[4]_i_5/I1}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 4'h1, 
LOC: SLICE_X40Y89, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

counter[4]_i_6 - 
nets: {counter[4]_i_6_n_0 counter[4]_i_6/O}, {lcd/main_delay_value_reg_n_0_[7] counter[4]_i_6/I0}, {lcd/delay_counter/counter_reg[7] counter[4]_i_6/I1}, {tx_delay_value[6] counter[4]_i_6/I2}, {lcd/tx_delay_load_reg_n_0 counter[4]_i_6/I3}, {lcd/main_delay_load_reg_n_0 counter[4]_i_6/I4}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 32'hAAAAF033, 
LOC: SLICE_X40Y89, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

counter[4]_i_7 - 
nets: {counter[4]_i_7_n_0 counter[4]_i_7/O}, {lcd/main_delay_value_reg_n_0_[6] counter[4]_i_7/I0}, {lcd/delay_counter/counter_reg[6] counter[4]_i_7/I1}, {tx_delay_value[6] counter[4]_i_7/I2}, {lcd/tx_delay_load_reg_n_0 counter[4]_i_7/I3}, {lcd/main_delay_load_reg_n_0 counter[4]_i_7/I4}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 32'hAAAAF033, 
LOC: SLICE_X40Y89, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

counter[4]_i_8 - 
nets: {counter[4]_i_8_n_0 counter[4]_i_8/O}, {lcd/main_delay_value_reg_n_0_[5] counter[4]_i_8/I0}, {tx_delay_value[5] counter[4]_i_8/I1}, {lcd/delay_counter/counter_reg[5] counter[4]_i_8/I2}, {lcd/tx_delay_load_reg_n_0 counter[4]_i_8/I3}, {lcd/main_delay_load_reg_n_0 counter[4]_i_8/I4}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 32'hAAAACC0F, 
LOC: SLICE_X40Y89, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

counter[4]_i_9 - 
nets: {counter[4]_i_9_n_0 counter[4]_i_9/O}, {lcd/main_delay_value_reg_n_0_[4] counter[4]_i_9/I0}, {tx_delay_value[4] counter[4]_i_9/I1}, {lcd/delay_counter/counter_reg[4] counter[4]_i_9/I2}, {lcd/tx_delay_load_reg_n_0 counter[4]_i_9/I3}, {lcd/main_delay_load_reg_n_0 counter[4]_i_9/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'hAAAACC0F, 
LOC: SLICE_X40Y89, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

counter[8]_i_2 - 
nets: {counter[8]_i_2_n_0 counter[8]_i_2/O}, {lcd/main_delay_load_reg_n_0 counter[8]_i_2/I0}, {lcd/tx_delay_load_reg_n_0 counter[8]_i_2/I1}, 
BEL: SLICEL.D5LUT, 
CLASS: cell, 
INIT: 4'h1, 
LOC: SLICE_X40Y90, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

counter[8]_i_3 - 
nets: {counter[8]_i_3_n_0 counter[8]_i_3/O}, {lcd/main_delay_load_reg_n_0 counter[8]_i_3/I0}, {lcd/tx_delay_load_reg_n_0 counter[8]_i_3/I1}, 
BEL: SLICEL.C5LUT, 
CLASS: cell, 
INIT: 4'h1, 
LOC: SLICE_X40Y90, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

counter[8]_i_4 - 
nets: {counter[8]_i_4_n_0 counter[8]_i_4/O}, {lcd/main_delay_load_reg_n_0 counter[8]_i_4/I0}, {lcd/tx_delay_load_reg_n_0 counter[8]_i_4/I1}, 
BEL: SLICEL.B5LUT, 
CLASS: cell, 
INIT: 4'h1, 
LOC: SLICE_X40Y90, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

counter[8]_i_5 - 
nets: {counter[8]_i_5_n_0 counter[8]_i_5/O}, {lcd/main_delay_load_reg_n_0 counter[8]_i_5/I0}, {lcd/tx_delay_load_reg_n_0 counter[8]_i_5/I1}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 4'h1, 
LOC: SLICE_X40Y90, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

counter[8]_i_6 - 
nets: {counter[8]_i_6_n_0 counter[8]_i_6/O}, {lcd/delay_counter/counter_reg[11] counter[8]_i_6/I0}, {lcd/tx_delay_load_reg_n_0 counter[8]_i_6/I1}, {lcd/main_delay_load_reg_n_0 counter[8]_i_6/I2}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 8'h01, 
LOC: SLICE_X40Y90, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

counter[8]_i_7 - 
nets: {counter[8]_i_7_n_0 counter[8]_i_7/O}, {lcd/main_delay_value_reg_n_0_[10] counter[8]_i_7/I0}, {lcd/delay_counter/counter_reg[10] counter[8]_i_7/I1}, {tx_delay_value[6] counter[8]_i_7/I2}, {lcd/tx_delay_load_reg_n_0 counter[8]_i_7/I3}, {lcd/main_delay_load_reg_n_0 counter[8]_i_7/I4}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 32'hAAAAF033, 
LOC: SLICE_X40Y90, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

counter[8]_i_8 - 
nets: {counter[8]_i_8_n_0 counter[8]_i_8/O}, {lcd/main_delay_value_reg_n_0_[9] counter[8]_i_8/I0}, {lcd/delay_counter/counter_reg[9] counter[8]_i_8/I1}, {tx_delay_value[6] counter[8]_i_8/I2}, {lcd/tx_delay_load_reg_n_0 counter[8]_i_8/I3}, {lcd/main_delay_load_reg_n_0 counter[8]_i_8/I4}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 32'hAAAAF033, 
LOC: SLICE_X40Y90, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

counter[8]_i_9 - 
nets: {counter[8]_i_9_n_0 counter[8]_i_9/O}, {lcd/main_delay_value_reg_n_0_[8] counter[8]_i_9/I0}, {lcd/delay_counter/counter_reg[8] counter[8]_i_9/I1}, {tx_delay_value[6] counter[8]_i_9/I2}, {lcd/tx_delay_load_reg_n_0 counter[8]_i_9/I3}, {lcd/main_delay_load_reg_n_0 counter[8]_i_9/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'hAAAAF033, 
LOC: SLICE_X40Y90, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

counter_reg[0]_i_1 - 
nets: {counter_reg[0]_i_1_n_0 counter_reg[0]_i_1/CO[3]}, { counter_reg[0]_i_1/CO[2]}, { counter_reg[0]_i_1/CO[1]}, { counter_reg[0]_i_1/CO[0]}, {counter_reg[0]_i_1_n_4 counter_reg[0]_i_1/O[3]}, {counter_reg[0]_i_1_n_5 counter_reg[0]_i_1/O[2]}, {counter_reg[0]_i_1_n_6 counter_reg[0]_i_1/O[1]}, {counter_reg[0]_i_1_n_7 counter_reg[0]_i_1/O[0]}, {<const0> counter_reg[0]_i_1/CI}, {<const0> counter_reg[0]_i_1/CYINIT}, {counter[0]_i_2_n_0 counter_reg[0]_i_1/DI[3]}, {counter[0]_i_3_n_0 counter_reg[0]_i_1/DI[2]}, {counter[0]_i_4_n_0 counter_reg[0]_i_1/DI[1]}, {counter[0]_i_5_n_0 counter_reg[0]_i_1/DI[0]}, {counter[0]_i_6_n_0 counter_reg[0]_i_1/S[3]}, {counter[0]_i_7_n_0 counter_reg[0]_i_1/S[2]}, {counter[0]_i_8_n_0 counter_reg[0]_i_1/S[1]}, {counter[0]_i_9_n_0 counter_reg[0]_i_1/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X40Y88, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

counter_reg[12]_i_1 - 
nets: {counter_reg[12]_i_1_n_0 counter_reg[12]_i_1/CO[3]}, { counter_reg[12]_i_1/CO[2]}, { counter_reg[12]_i_1/CO[1]}, { counter_reg[12]_i_1/CO[0]}, {counter_reg[12]_i_1_n_4 counter_reg[12]_i_1/O[3]}, {counter_reg[12]_i_1_n_5 counter_reg[12]_i_1/O[2]}, {counter_reg[12]_i_1_n_6 counter_reg[12]_i_1/O[1]}, {counter_reg[12]_i_1_n_7 counter_reg[12]_i_1/O[0]}, {counter_reg[8]_i_1_n_0 counter_reg[12]_i_1/CI}, {<const0> counter_reg[12]_i_1/CYINIT}, {counter[12]_i_2_n_0 counter_reg[12]_i_1/DI[3]}, {counter[12]_i_3_n_0 counter_reg[12]_i_1/DI[2]}, {counter[12]_i_4_n_0 counter_reg[12]_i_1/DI[1]}, {counter[12]_i_5_n_0 counter_reg[12]_i_1/DI[0]}, {counter[12]_i_6_n_0 counter_reg[12]_i_1/S[3]}, {counter[12]_i_7_n_0 counter_reg[12]_i_1/S[2]}, {counter[12]_i_8_n_0 counter_reg[12]_i_1/S[1]}, {counter[12]_i_9_n_0 counter_reg[12]_i_1/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X40Y91, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

counter_reg[16]_i_1 - 
nets: { counter_reg[16]_i_1/CO[3]}, { counter_reg[16]_i_1/CO[2]}, { counter_reg[16]_i_1/CO[1]}, { counter_reg[16]_i_1/CO[0]}, {counter_reg[16]_i_1_n_4 counter_reg[16]_i_1/O[3]}, {counter_reg[16]_i_1_n_5 counter_reg[16]_i_1/O[2]}, {counter_reg[16]_i_1_n_6 counter_reg[16]_i_1/O[1]}, {counter_reg[16]_i_1_n_7 counter_reg[16]_i_1/O[0]}, {counter_reg[12]_i_1_n_0 counter_reg[16]_i_1/CI}, {<const0> counter_reg[16]_i_1/CYINIT}, {<const0> counter_reg[16]_i_1/DI[3]}, {counter[16]_i_2_n_0 counter_reg[16]_i_1/DI[2]}, {counter[16]_i_3_n_0 counter_reg[16]_i_1/DI[1]}, {counter[16]_i_4_n_0 counter_reg[16]_i_1/DI[0]}, {counter[16]_i_5_n_0 counter_reg[16]_i_1/S[3]}, {counter[16]_i_6_n_0 counter_reg[16]_i_1/S[2]}, {counter[16]_i_7_n_0 counter_reg[16]_i_1/S[1]}, {counter[16]_i_8_n_0 counter_reg[16]_i_1/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X40Y92, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

counter_reg[4]_i_1 - 
nets: {counter_reg[4]_i_1_n_0 counter_reg[4]_i_1/CO[3]}, { counter_reg[4]_i_1/CO[2]}, { counter_reg[4]_i_1/CO[1]}, { counter_reg[4]_i_1/CO[0]}, {counter_reg[4]_i_1_n_4 counter_reg[4]_i_1/O[3]}, {counter_reg[4]_i_1_n_5 counter_reg[4]_i_1/O[2]}, {counter_reg[4]_i_1_n_6 counter_reg[4]_i_1/O[1]}, {counter_reg[4]_i_1_n_7 counter_reg[4]_i_1/O[0]}, {counter_reg[0]_i_1_n_0 counter_reg[4]_i_1/CI}, {<const0> counter_reg[4]_i_1/CYINIT}, {counter[4]_i_2_n_0 counter_reg[4]_i_1/DI[3]}, {counter[4]_i_3_n_0 counter_reg[4]_i_1/DI[2]}, {counter[4]_i_4_n_0 counter_reg[4]_i_1/DI[1]}, {counter[4]_i_5_n_0 counter_reg[4]_i_1/DI[0]}, {counter[4]_i_6_n_0 counter_reg[4]_i_1/S[3]}, {counter[4]_i_7_n_0 counter_reg[4]_i_1/S[2]}, {counter[4]_i_8_n_0 counter_reg[4]_i_1/S[1]}, {counter[4]_i_9_n_0 counter_reg[4]_i_1/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X40Y89, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

counter_reg[8]_i_1 - 
nets: {counter_reg[8]_i_1_n_0 counter_reg[8]_i_1/CO[3]}, { counter_reg[8]_i_1/CO[2]}, { counter_reg[8]_i_1/CO[1]}, { counter_reg[8]_i_1/CO[0]}, {counter_reg[8]_i_1_n_4 counter_reg[8]_i_1/O[3]}, {counter_reg[8]_i_1_n_5 counter_reg[8]_i_1/O[2]}, {counter_reg[8]_i_1_n_6 counter_reg[8]_i_1/O[1]}, {counter_reg[8]_i_1_n_7 counter_reg[8]_i_1/O[0]}, {counter_reg[4]_i_1_n_0 counter_reg[8]_i_1/CI}, {<const0> counter_reg[8]_i_1/CYINIT}, {counter[8]_i_2_n_0 counter_reg[8]_i_1/DI[3]}, {counter[8]_i_3_n_0 counter_reg[8]_i_1/DI[2]}, {counter[8]_i_4_n_0 counter_reg[8]_i_1/DI[1]}, {counter[8]_i_5_n_0 counter_reg[8]_i_1/DI[0]}, {counter[8]_i_6_n_0 counter_reg[8]_i_1/S[3]}, {counter[8]_i_7_n_0 counter_reg[8]_i_1/S[2]}, {counter[8]_i_8_n_0 counter_reg[8]_i_1/S[1]}, {counter[8]_i_9_n_0 counter_reg[8]_i_1/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X40Y90, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

lcd/FSM_sequential_display_state_reg[0] - 
nets: {lcd/display_state[0] lcd/FSM_sequential_display_state_reg[0]/Q}, {wb_clk_i lcd/FSM_sequential_display_state_reg[0]/C}, {FSM_sequential_display_state_reg[4]_i_1_n_0 lcd/FSM_sequential_display_state_reg[0]/CE}, {wb_rst_i lcd/FSM_sequential_display_state_reg[0]/CLR}, {FSM_sequential_display_state[0]_i_1_n_0 lcd/FSM_sequential_display_state_reg[0]/D}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
KEEP: yes, 
LOC: SLICE_X37Y91, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

lcd/FSM_sequential_display_state_reg[1] - 
nets: {lcd/display_state[1] lcd/FSM_sequential_display_state_reg[1]/Q}, {wb_clk_i lcd/FSM_sequential_display_state_reg[1]/C}, {FSM_sequential_display_state_reg[4]_i_1_n_0 lcd/FSM_sequential_display_state_reg[1]/CE}, {wb_rst_i lcd/FSM_sequential_display_state_reg[1]/CLR}, {FSM_sequential_display_state[1]_i_1_n_0 lcd/FSM_sequential_display_state_reg[1]/D}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
KEEP: yes, 
LOC: SLICE_X37Y91, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

lcd/FSM_sequential_display_state_reg[2] - 
nets: {lcd/display_state[2] lcd/FSM_sequential_display_state_reg[2]/Q}, {wb_clk_i lcd/FSM_sequential_display_state_reg[2]/C}, {FSM_sequential_display_state_reg[4]_i_1_n_0 lcd/FSM_sequential_display_state_reg[2]/CE}, {wb_rst_i lcd/FSM_sequential_display_state_reg[2]/CLR}, {FSM_sequential_display_state[2]_i_1_n_0 lcd/FSM_sequential_display_state_reg[2]/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
KEEP: yes, 
LOC: SLICE_X36Y91, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

lcd/FSM_sequential_display_state_reg[3] - 
nets: {lcd/display_state[3] lcd/FSM_sequential_display_state_reg[3]/Q}, {wb_clk_i lcd/FSM_sequential_display_state_reg[3]/C}, {FSM_sequential_display_state_reg[4]_i_1_n_0 lcd/FSM_sequential_display_state_reg[3]/CE}, {wb_rst_i lcd/FSM_sequential_display_state_reg[3]/CLR}, {FSM_sequential_display_state[3]_i_1_n_0 lcd/FSM_sequential_display_state_reg[3]/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
KEEP: yes, 
LOC: SLICE_X37Y91, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

lcd/FSM_sequential_display_state_reg[4] - 
nets: {lcd/display_state[4] lcd/FSM_sequential_display_state_reg[4]/Q}, {wb_clk_i lcd/FSM_sequential_display_state_reg[4]/C}, {FSM_sequential_display_state_reg[4]_i_1_n_0 lcd/FSM_sequential_display_state_reg[4]/CE}, {wb_rst_i lcd/FSM_sequential_display_state_reg[4]/CLR}, {FSM_sequential_display_state[4]_i_2_n_0 lcd/FSM_sequential_display_state_reg[4]/D}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
KEEP: yes, 
LOC: SLICE_X37Y91, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

lcd/FSM_sequential_tx_state_reg[0] - 
nets: {lcd/tx_state[0] lcd/FSM_sequential_tx_state_reg[0]/Q}, {wb_clk_i lcd/FSM_sequential_tx_state_reg[0]/C}, {<const1> lcd/FSM_sequential_tx_state_reg[0]/CE}, {wb_rst_i lcd/FSM_sequential_tx_state_reg[0]/CLR}, {FSM_sequential_tx_state[0]_i_1_n_0 lcd/FSM_sequential_tx_state_reg[0]/D}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
KEEP: yes, 
LOC: SLICE_X38Y89, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

lcd/FSM_sequential_tx_state_reg[1] - 
nets: {lcd/tx_state[1] lcd/FSM_sequential_tx_state_reg[1]/Q}, {wb_clk_i lcd/FSM_sequential_tx_state_reg[1]/C}, {<const1> lcd/FSM_sequential_tx_state_reg[1]/CE}, {wb_rst_i lcd/FSM_sequential_tx_state_reg[1]/CLR}, {FSM_sequential_tx_state[1]_i_1_n_0 lcd/FSM_sequential_tx_state_reg[1]/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
KEEP: yes, 
LOC: SLICE_X41Y91, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

lcd/FSM_sequential_tx_state_reg[2] - 
nets: {lcd/tx_state[2] lcd/FSM_sequential_tx_state_reg[2]/Q}, {wb_clk_i lcd/FSM_sequential_tx_state_reg[2]/C}, {<const1> lcd/FSM_sequential_tx_state_reg[2]/CE}, {wb_rst_i lcd/FSM_sequential_tx_state_reg[2]/CLR}, {FSM_sequential_tx_state[2]_i_1_n_0 lcd/FSM_sequential_tx_state_reg[2]/D}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
KEEP: yes, 
LOC: SLICE_X38Y89, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

lcd/LCD_E0_reg - 
nets: {lcd/LCD_E0_reg_n_0 lcd/LCD_E0_reg/Q}, {wb_clk_i lcd/LCD_E0_reg/C}, {<const1> lcd/LCD_E0_reg/CE}, {LCD_E0_i_1_n_0 lcd/LCD_E0_reg/D}, {<const0> lcd/LCD_E0_reg/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X42Y90, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

lcd/LCD_E1_reg - 
nets: {lcd/LCD_E1_reg_n_0 lcd/LCD_E1_reg/Q}, {wb_clk_i lcd/LCD_E1_reg/C}, {<const1> lcd/LCD_E1_reg/CE}, {LCD_E1_i_1_n_0 lcd/LCD_E1_reg/D}, {<const0> lcd/LCD_E1_reg/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X42Y89, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

lcd/SF_D0[0]_i_1 - 
nets: {lcd/SF_D0[0] lcd/SF_D0[0]_i_1/O}, {lcd/tx_byte_reg_n_0_[0] lcd/SF_D0[0]_i_1/I0}, {lcd/tx_state[1] lcd/SF_D0[0]_i_1/I1}, {lcd/tx_state[2] lcd/SF_D0[0]_i_1/I2}, {lcd/tx_byte_reg_n_0_[4] lcd/SF_D0[0]_i_1/I3}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 16'h2F20, 
LOC: SLICE_X43Y91, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

lcd/SF_D0[1]_i_1 - 
nets: {lcd/SF_D0[1] lcd/SF_D0[1]_i_1/O}, {lcd/tx_byte_reg_n_0_[1] lcd/SF_D0[1]_i_1/I0}, {lcd/tx_state[1] lcd/SF_D0[1]_i_1/I1}, {lcd/tx_state[2] lcd/SF_D0[1]_i_1/I2}, {lcd/tx_byte_reg_n_0_[5] lcd/SF_D0[1]_i_1/I3}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 16'h2F20, 
LOC: SLICE_X43Y91, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

lcd/SF_D0[2]_i_1 - 
nets: {lcd/SF_D0[2] lcd/SF_D0[2]_i_1/O}, {lcd/tx_byte_reg_n_0_[2] lcd/SF_D0[2]_i_1/I0}, {lcd/tx_state[1] lcd/SF_D0[2]_i_1/I1}, {lcd/tx_state[2] lcd/SF_D0[2]_i_1/I2}, {lcd/tx_byte_reg_n_0_[6] lcd/SF_D0[2]_i_1/I3}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 16'h2F20, 
LOC: SLICE_X43Y91, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

lcd/SF_D0[3]_i_2 - 
nets: {lcd/SF_D0[3] lcd/SF_D0[3]_i_2/O}, {lcd/tx_byte_reg_n_0_[3] lcd/SF_D0[3]_i_2/I0}, {lcd/tx_state[1] lcd/SF_D0[3]_i_2/I1}, {lcd/tx_state[2] lcd/SF_D0[3]_i_2/I2}, {lcd/tx_byte_reg_n_0_[7] lcd/SF_D0[3]_i_2/I3}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 16'h2F20, 
LOC: SLICE_X43Y91, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

lcd/SF_D0_reg[0] - 
nets: {lcd/SF_D0_reg_n_0_[0] lcd/SF_D0_reg[0]/Q}, {wb_clk_i lcd/SF_D0_reg[0]/C}, {SF_D0[3]_i_1_n_0 lcd/SF_D0_reg[0]/CE}, {lcd/SF_D0[0] lcd/SF_D0_reg[0]/D}, {<const0> lcd/SF_D0_reg[0]/R}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X43Y91, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

lcd/SF_D0_reg[1] - 
nets: {lcd/SF_D0_reg_n_0_[1] lcd/SF_D0_reg[1]/Q}, {wb_clk_i lcd/SF_D0_reg[1]/C}, {SF_D0[3]_i_1_n_0 lcd/SF_D0_reg[1]/CE}, {lcd/SF_D0[1] lcd/SF_D0_reg[1]/D}, {<const0> lcd/SF_D0_reg[1]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X43Y91, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

lcd/SF_D0_reg[2] - 
nets: {lcd/SF_D0_reg_n_0_[2] lcd/SF_D0_reg[2]/Q}, {wb_clk_i lcd/SF_D0_reg[2]/C}, {SF_D0[3]_i_1_n_0 lcd/SF_D0_reg[2]/CE}, {lcd/SF_D0[2] lcd/SF_D0_reg[2]/D}, {<const0> lcd/SF_D0_reg[2]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X43Y91, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

lcd/SF_D0_reg[3] - 
nets: {lcd/SF_D0_reg_n_0_[3] lcd/SF_D0_reg[3]/Q}, {wb_clk_i lcd/SF_D0_reg[3]/C}, {SF_D0[3]_i_1_n_0 lcd/SF_D0_reg[3]/CE}, {lcd/SF_D0[3] lcd/SF_D0_reg[3]/D}, {<const0> lcd/SF_D0_reg[3]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X43Y91, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

lcd/SF_D1[0]_i_1 - 
nets: {lcd/SF_D1[0]_i_1_n_0 lcd/SF_D1[0]_i_1/O}, {lcd/display_state[3] lcd/SF_D1[0]_i_1/I0}, {lcd/display_state[4] lcd/SF_D1[0]_i_1/I1}, {SF_D1[1]_i_2_n_0 lcd/SF_D1[0]_i_1/I2}, {lcd/SF_D1_reg_n_0_[0] lcd/SF_D1[0]_i_1/I3}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 16'h1F10, 
LOC: SLICE_X42Y90, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

lcd/SF_D1[1]_i_1 - 
nets: {lcd/SF_D1[1]_i_1_n_0 lcd/SF_D1[1]_i_1/O}, {lcd/display_state[4] lcd/SF_D1[1]_i_1/I0}, {SF_D1[1]_i_2_n_0 lcd/SF_D1[1]_i_1/I1}, {lcd/SF_D1_reg_n_0_[1] lcd/SF_D1[1]_i_1/I2}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 8'h74, 
LOC: SLICE_X42Y90, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

lcd/SF_D1_reg[0] - 
nets: {lcd/SF_D1_reg_n_0_[0] lcd/SF_D1_reg[0]/Q}, {wb_clk_i lcd/SF_D1_reg[0]/C}, {<const1> lcd/SF_D1_reg[0]/CE}, {lcd/SF_D1[0]_i_1_n_0 lcd/SF_D1_reg[0]/D}, {<const0> lcd/SF_D1_reg[0]/R}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X42Y90, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

lcd/SF_D1_reg[1] - 
nets: {lcd/SF_D1_reg_n_0_[1] lcd/SF_D1_reg[1]/Q}, {wb_clk_i lcd/SF_D1_reg[1]/C}, {<const1> lcd/SF_D1_reg[1]/CE}, {lcd/SF_D1[1]_i_1_n_0 lcd/SF_D1_reg[1]/D}, {<const0> lcd/SF_D1_reg[1]/R}, 
BEL: SLICEM.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X42Y90, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

lcd/SF_D[0]_INST_0 - 
nets: {SF_D[0] lcd/SF_D[0]_INST_0/O}, {lcd/SF_D0_reg_n_0_[0] lcd/SF_D[0]_INST_0/I0}, {lcd/output_selector lcd/SF_D[0]_INST_0/I1}, {lcd/SF_D1_reg_n_0_[0] lcd/SF_D[0]_INST_0/I2}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X42Y91, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

lcd/SF_D[1]_INST_0 - 
nets: {SF_D[1] lcd/SF_D[1]_INST_0/O}, {lcd/SF_D0_reg_n_0_[1] lcd/SF_D[1]_INST_0/I0}, {lcd/output_selector lcd/SF_D[1]_INST_0/I1}, {lcd/SF_D1_reg_n_0_[1] lcd/SF_D[1]_INST_0/I2}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X42Y91, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

lcd/SF_D[2]_INST_0 - 
nets: {SF_D[2] lcd/SF_D[2]_INST_0/O}, {lcd/display_state[4] lcd/SF_D[2]_INST_0/I0}, {lcd/display_state[1] lcd/SF_D[2]_INST_0/I1}, {lcd/display_state[0] lcd/SF_D[2]_INST_0/I2}, {lcd/display_state[2] lcd/SF_D[2]_INST_0/I3}, {lcd/display_state[3] lcd/SF_D[2]_INST_0/I4}, {lcd/SF_D0_reg_n_0_[2] lcd/SF_D[2]_INST_0/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'h5544002A00000000, 
LOC: SLICE_X43Y90, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

lcd/SF_D[3]_INST_0 - 
nets: {SF_D[3] lcd/SF_D[3]_INST_0/O}, {lcd/display_state[4] lcd/SF_D[3]_INST_0/I0}, {lcd/display_state[1] lcd/SF_D[3]_INST_0/I1}, {lcd/display_state[0] lcd/SF_D[3]_INST_0/I2}, {lcd/display_state[2] lcd/SF_D[3]_INST_0/I3}, {lcd/display_state[3] lcd/SF_D[3]_INST_0/I4}, {lcd/SF_D0_reg_n_0_[3] lcd/SF_D[3]_INST_0/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'h5544002A00000000, 
LOC: SLICE_X42Y92, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

lcd/delay_counter/counter_reg[0] - 
nets: {lcd/delay_counter/counter_reg[0] lcd/delay_counter/counter_reg[0]/Q}, {wb_clk_i lcd/delay_counter/counter_reg[0]/C}, {<const1> lcd/delay_counter/counter_reg[0]/CE}, {counter_reg[0]_i_1_n_7 lcd/delay_counter/counter_reg[0]/D}, {wb_rst_i lcd/delay_counter/counter_reg[0]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X40Y88, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

lcd/delay_counter/counter_reg[10] - 
nets: {lcd/delay_counter/counter_reg[10] lcd/delay_counter/counter_reg[10]/Q}, {wb_clk_i lcd/delay_counter/counter_reg[10]/C}, {<const1> lcd/delay_counter/counter_reg[10]/CE}, {counter_reg[8]_i_1_n_5 lcd/delay_counter/counter_reg[10]/D}, {wb_rst_i lcd/delay_counter/counter_reg[10]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X40Y90, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

lcd/delay_counter/counter_reg[11] - 
nets: {lcd/delay_counter/counter_reg[11] lcd/delay_counter/counter_reg[11]/Q}, {wb_clk_i lcd/delay_counter/counter_reg[11]/C}, {<const1> lcd/delay_counter/counter_reg[11]/CE}, {counter_reg[8]_i_1_n_4 lcd/delay_counter/counter_reg[11]/D}, {wb_rst_i lcd/delay_counter/counter_reg[11]/R}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X40Y90, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

lcd/delay_counter/counter_reg[12] - 
nets: {lcd/delay_counter/counter_reg[12] lcd/delay_counter/counter_reg[12]/Q}, {wb_clk_i lcd/delay_counter/counter_reg[12]/C}, {<const1> lcd/delay_counter/counter_reg[12]/CE}, {counter_reg[12]_i_1_n_7 lcd/delay_counter/counter_reg[12]/D}, {wb_rst_i lcd/delay_counter/counter_reg[12]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X40Y91, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

lcd/delay_counter/counter_reg[13] - 
nets: {lcd/delay_counter/counter_reg[13] lcd/delay_counter/counter_reg[13]/Q}, {wb_clk_i lcd/delay_counter/counter_reg[13]/C}, {<const1> lcd/delay_counter/counter_reg[13]/CE}, {counter_reg[12]_i_1_n_6 lcd/delay_counter/counter_reg[13]/D}, {wb_rst_i lcd/delay_counter/counter_reg[13]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X40Y91, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

lcd/delay_counter/counter_reg[14] - 
nets: {lcd/delay_counter/counter_reg[14] lcd/delay_counter/counter_reg[14]/Q}, {wb_clk_i lcd/delay_counter/counter_reg[14]/C}, {<const1> lcd/delay_counter/counter_reg[14]/CE}, {counter_reg[12]_i_1_n_5 lcd/delay_counter/counter_reg[14]/D}, {wb_rst_i lcd/delay_counter/counter_reg[14]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X40Y91, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

lcd/delay_counter/counter_reg[15] - 
nets: {lcd/delay_counter/counter_reg[15] lcd/delay_counter/counter_reg[15]/Q}, {wb_clk_i lcd/delay_counter/counter_reg[15]/C}, {<const1> lcd/delay_counter/counter_reg[15]/CE}, {counter_reg[12]_i_1_n_4 lcd/delay_counter/counter_reg[15]/D}, {wb_rst_i lcd/delay_counter/counter_reg[15]/R}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X40Y91, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

lcd/delay_counter/counter_reg[16] - 
nets: {lcd/delay_counter/counter_reg[16] lcd/delay_counter/counter_reg[16]/Q}, {wb_clk_i lcd/delay_counter/counter_reg[16]/C}, {<const1> lcd/delay_counter/counter_reg[16]/CE}, {counter_reg[16]_i_1_n_7 lcd/delay_counter/counter_reg[16]/D}, {wb_rst_i lcd/delay_counter/counter_reg[16]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X40Y92, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

lcd/delay_counter/counter_reg[17] - 
nets: {lcd/delay_counter/counter_reg[17] lcd/delay_counter/counter_reg[17]/Q}, {wb_clk_i lcd/delay_counter/counter_reg[17]/C}, {<const1> lcd/delay_counter/counter_reg[17]/CE}, {counter_reg[16]_i_1_n_6 lcd/delay_counter/counter_reg[17]/D}, {wb_rst_i lcd/delay_counter/counter_reg[17]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X40Y92, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

lcd/delay_counter/counter_reg[18] - 
nets: {lcd/delay_counter/counter_reg[18] lcd/delay_counter/counter_reg[18]/Q}, {wb_clk_i lcd/delay_counter/counter_reg[18]/C}, {<const1> lcd/delay_counter/counter_reg[18]/CE}, {counter_reg[16]_i_1_n_5 lcd/delay_counter/counter_reg[18]/D}, {wb_rst_i lcd/delay_counter/counter_reg[18]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X40Y92, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

lcd/delay_counter/counter_reg[19] - 
nets: {lcd/delay_counter/counter_reg[19] lcd/delay_counter/counter_reg[19]/Q}, {wb_clk_i lcd/delay_counter/counter_reg[19]/C}, {<const1> lcd/delay_counter/counter_reg[19]/CE}, {counter_reg[16]_i_1_n_4 lcd/delay_counter/counter_reg[19]/D}, {wb_rst_i lcd/delay_counter/counter_reg[19]/R}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X40Y92, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

lcd/delay_counter/counter_reg[1] - 
nets: {lcd/delay_counter/counter_reg[1] lcd/delay_counter/counter_reg[1]/Q}, {wb_clk_i lcd/delay_counter/counter_reg[1]/C}, {<const1> lcd/delay_counter/counter_reg[1]/CE}, {counter_reg[0]_i_1_n_6 lcd/delay_counter/counter_reg[1]/D}, {wb_rst_i lcd/delay_counter/counter_reg[1]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X40Y88, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

lcd/delay_counter/counter_reg[2] - 
nets: {lcd/delay_counter/counter_reg[2] lcd/delay_counter/counter_reg[2]/Q}, {wb_clk_i lcd/delay_counter/counter_reg[2]/C}, {<const1> lcd/delay_counter/counter_reg[2]/CE}, {counter_reg[0]_i_1_n_5 lcd/delay_counter/counter_reg[2]/D}, {wb_rst_i lcd/delay_counter/counter_reg[2]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X40Y88, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

lcd/delay_counter/counter_reg[3] - 
nets: {lcd/delay_counter/counter_reg[3] lcd/delay_counter/counter_reg[3]/Q}, {wb_clk_i lcd/delay_counter/counter_reg[3]/C}, {<const1> lcd/delay_counter/counter_reg[3]/CE}, {counter_reg[0]_i_1_n_4 lcd/delay_counter/counter_reg[3]/D}, {wb_rst_i lcd/delay_counter/counter_reg[3]/R}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X40Y88, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

lcd/delay_counter/counter_reg[4] - 
nets: {lcd/delay_counter/counter_reg[4] lcd/delay_counter/counter_reg[4]/Q}, {wb_clk_i lcd/delay_counter/counter_reg[4]/C}, {<const1> lcd/delay_counter/counter_reg[4]/CE}, {counter_reg[4]_i_1_n_7 lcd/delay_counter/counter_reg[4]/D}, {wb_rst_i lcd/delay_counter/counter_reg[4]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X40Y89, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

lcd/delay_counter/counter_reg[5] - 
nets: {lcd/delay_counter/counter_reg[5] lcd/delay_counter/counter_reg[5]/Q}, {wb_clk_i lcd/delay_counter/counter_reg[5]/C}, {<const1> lcd/delay_counter/counter_reg[5]/CE}, {counter_reg[4]_i_1_n_6 lcd/delay_counter/counter_reg[5]/D}, {wb_rst_i lcd/delay_counter/counter_reg[5]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X40Y89, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

lcd/delay_counter/counter_reg[6] - 
nets: {lcd/delay_counter/counter_reg[6] lcd/delay_counter/counter_reg[6]/Q}, {wb_clk_i lcd/delay_counter/counter_reg[6]/C}, {<const1> lcd/delay_counter/counter_reg[6]/CE}, {counter_reg[4]_i_1_n_5 lcd/delay_counter/counter_reg[6]/D}, {wb_rst_i lcd/delay_counter/counter_reg[6]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X40Y89, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

lcd/delay_counter/counter_reg[7] - 
nets: {lcd/delay_counter/counter_reg[7] lcd/delay_counter/counter_reg[7]/Q}, {wb_clk_i lcd/delay_counter/counter_reg[7]/C}, {<const1> lcd/delay_counter/counter_reg[7]/CE}, {counter_reg[4]_i_1_n_4 lcd/delay_counter/counter_reg[7]/D}, {wb_rst_i lcd/delay_counter/counter_reg[7]/R}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X40Y89, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

lcd/delay_counter/counter_reg[8] - 
nets: {lcd/delay_counter/counter_reg[8] lcd/delay_counter/counter_reg[8]/Q}, {wb_clk_i lcd/delay_counter/counter_reg[8]/C}, {<const1> lcd/delay_counter/counter_reg[8]/CE}, {counter_reg[8]_i_1_n_7 lcd/delay_counter/counter_reg[8]/D}, {wb_rst_i lcd/delay_counter/counter_reg[8]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X40Y90, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

lcd/delay_counter/counter_reg[9] - 
nets: {lcd/delay_counter/counter_reg[9] lcd/delay_counter/counter_reg[9]/Q}, {wb_clk_i lcd/delay_counter/counter_reg[9]/C}, {<const1> lcd/delay_counter/counter_reg[9]/CE}, {counter_reg[8]_i_1_n_6 lcd/delay_counter/counter_reg[9]/D}, {wb_rst_i lcd/delay_counter/counter_reg[9]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X40Y90, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

lcd/main_delay_load_reg - 
nets: {lcd/main_delay_load_reg_n_0 lcd/main_delay_load_reg/Q}, {wb_clk_i lcd/main_delay_load_reg/C}, {<const1> lcd/main_delay_load_reg/CE}, {wb_rst_i lcd/main_delay_load_reg/CLR}, {lcd/main_delay_load lcd/main_delay_load_reg/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X40Y93, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

lcd/main_delay_value_reg[10] - 
nets: {lcd/main_delay_value_reg_n_0_[10] lcd/main_delay_value_reg[10]/Q}, {wb_clk_i lcd/main_delay_value_reg[10]/C}, {<const1> lcd/main_delay_value_reg[10]/CE}, {wb_rst_i lcd/main_delay_value_reg[10]/CLR}, {lcd/main_delay_value[10] lcd/main_delay_value_reg[10]/D}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X41Y91, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

lcd/main_delay_value_reg[12] - 
nets: {lcd/main_delay_value_reg_n_0_[12] lcd/main_delay_value_reg[12]/Q}, {wb_clk_i lcd/main_delay_value_reg[12]/C}, {<const1> lcd/main_delay_value_reg[12]/CE}, {wb_rst_i lcd/main_delay_value_reg[12]/CLR}, {lcd/main_delay_value[12] lcd/main_delay_value_reg[12]/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X41Y93, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

lcd/main_delay_value_reg[13] - 
nets: {lcd/main_delay_value_reg_n_0_[13] lcd/main_delay_value_reg[13]/Q}, {wb_clk_i lcd/main_delay_value_reg[13]/C}, {<const1> lcd/main_delay_value_reg[13]/CE}, {wb_rst_i lcd/main_delay_value_reg[13]/CLR}, {lcd/main_delay_value[13] lcd/main_delay_value_reg[13]/D}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X41Y93, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

lcd/main_delay_value_reg[14] - 
nets: {lcd/main_delay_value_reg_n_0_[14] lcd/main_delay_value_reg[14]/Q}, {wb_clk_i lcd/main_delay_value_reg[14]/C}, {<const1> lcd/main_delay_value_reg[14]/CE}, {wb_rst_i lcd/main_delay_value_reg[14]/CLR}, {lcd/main_delay_value[14] lcd/main_delay_value_reg[14]/D}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X41Y91, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

lcd/main_delay_value_reg[16] - 
nets: {lcd/main_delay_value_reg_n_0_[16] lcd/main_delay_value_reg[16]/Q}, {wb_clk_i lcd/main_delay_value_reg[16]/C}, {<const1> lcd/main_delay_value_reg[16]/CE}, {wb_rst_i lcd/main_delay_value_reg[16]/CLR}, {lcd/main_delay_value[16] lcd/main_delay_value_reg[16]/D}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X41Y93, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

lcd/main_delay_value_reg[1] - 
nets: {lcd/main_delay_value_reg_n_0_[1] lcd/main_delay_value_reg[1]/Q}, {wb_clk_i lcd/main_delay_value_reg[1]/C}, {<const1> lcd/main_delay_value_reg[1]/CE}, {wb_rst_i lcd/main_delay_value_reg[1]/CLR}, {lcd/main_delay_value[1] lcd/main_delay_value_reg[1]/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X41Y89, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

lcd/main_delay_value_reg[3] - 
nets: {lcd/main_delay_value_reg_n_0_[3] lcd/main_delay_value_reg[3]/Q}, {wb_clk_i lcd/main_delay_value_reg[3]/C}, {<const1> lcd/main_delay_value_reg[3]/CE}, {wb_rst_i lcd/main_delay_value_reg[3]/CLR}, {lcd/main_delay_value[3] lcd/main_delay_value_reg[3]/D}, 
BEL: SLICEM.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X38Y89, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

lcd/main_delay_value_reg[4] - 
nets: {lcd/main_delay_value_reg_n_0_[4] lcd/main_delay_value_reg[4]/Q}, {wb_clk_i lcd/main_delay_value_reg[4]/C}, {<const1> lcd/main_delay_value_reg[4]/CE}, {wb_rst_i lcd/main_delay_value_reg[4]/CLR}, {lcd/main_delay_value[4] lcd/main_delay_value_reg[4]/D}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X41Y89, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

lcd/main_delay_value_reg[5] - 
nets: {lcd/main_delay_value_reg_n_0_[5] lcd/main_delay_value_reg[5]/Q}, {wb_clk_i lcd/main_delay_value_reg[5]/C}, {<const1> lcd/main_delay_value_reg[5]/CE}, {wb_rst_i lcd/main_delay_value_reg[5]/CLR}, {lcd/main_delay_value[5] lcd/main_delay_value_reg[5]/D}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X38Y91, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

lcd/main_delay_value_reg[6] - 
nets: {lcd/main_delay_value_reg_n_0_[6] lcd/main_delay_value_reg[6]/Q}, {wb_clk_i lcd/main_delay_value_reg[6]/C}, {<const1> lcd/main_delay_value_reg[6]/CE}, {wb_rst_i lcd/main_delay_value_reg[6]/CLR}, {lcd/main_delay_value[6] lcd/main_delay_value_reg[6]/D}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X41Y89, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

lcd/main_delay_value_reg[7] - 
nets: {lcd/main_delay_value_reg_n_0_[7] lcd/main_delay_value_reg[7]/Q}, {wb_clk_i lcd/main_delay_value_reg[7]/C}, {<const1> lcd/main_delay_value_reg[7]/CE}, {wb_rst_i lcd/main_delay_value_reg[7]/CLR}, {lcd/main_delay_value[7] lcd/main_delay_value_reg[7]/D}, 
BEL: SLICEM.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X38Y89, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

lcd/main_delay_value_reg[8] - 
nets: {lcd/main_delay_value_reg_n_0_[8] lcd/main_delay_value_reg[8]/Q}, {wb_clk_i lcd/main_delay_value_reg[8]/C}, {<const1> lcd/main_delay_value_reg[8]/CE}, {wb_rst_i lcd/main_delay_value_reg[8]/CLR}, {lcd/main_delay_value[8] lcd/main_delay_value_reg[8]/D}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X38Y90, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

lcd/main_delay_value_reg[9] - 
nets: {lcd/main_delay_value_reg_n_0_[9] lcd/main_delay_value_reg[9]/Q}, {wb_clk_i lcd/main_delay_value_reg[9]/C}, {<const1> lcd/main_delay_value_reg[9]/CE}, {wb_rst_i lcd/main_delay_value_reg[9]/CLR}, {lcd/main_delay_value[9] lcd/main_delay_value_reg[9]/D}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X38Y90, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

lcd/tx_byte_reg[0] - 
nets: {lcd/tx_byte_reg_n_0_[0] lcd/tx_byte_reg[0]/Q}, {wb_clk_i lcd/tx_byte_reg[0]/C}, {tx_byte[7]_i_1_n_0 lcd/tx_byte_reg[0]/CE}, {lcd/tx_byte[0] lcd/tx_byte_reg[0]/D}, {<const0> lcd/tx_byte_reg[0]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X41Y92, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

lcd/tx_byte_reg[1] - 
nets: {lcd/tx_byte_reg_n_0_[1] lcd/tx_byte_reg[1]/Q}, {wb_clk_i lcd/tx_byte_reg[1]/C}, {tx_byte[7]_i_1_n_0 lcd/tx_byte_reg[1]/CE}, {lcd/tx_byte[1] lcd/tx_byte_reg[1]/D}, {<const0> lcd/tx_byte_reg[1]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X42Y91, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

lcd/tx_byte_reg[2] - 
nets: {lcd/tx_byte_reg_n_0_[2] lcd/tx_byte_reg[2]/Q}, {wb_clk_i lcd/tx_byte_reg[2]/C}, {tx_byte[7]_i_1_n_0 lcd/tx_byte_reg[2]/CE}, {lcd/tx_byte[2] lcd/tx_byte_reg[2]/D}, {<const0> lcd/tx_byte_reg[2]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X43Y89, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

lcd/tx_byte_reg[3] - 
nets: {lcd/tx_byte_reg_n_0_[3] lcd/tx_byte_reg[3]/Q}, {wb_clk_i lcd/tx_byte_reg[3]/C}, {tx_byte[7]_i_1_n_0 lcd/tx_byte_reg[3]/CE}, {lcd/tx_byte[3] lcd/tx_byte_reg[3]/D}, {<const0> lcd/tx_byte_reg[3]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X43Y92, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

lcd/tx_byte_reg[4] - 
nets: {lcd/tx_byte_reg_n_0_[4] lcd/tx_byte_reg[4]/Q}, {wb_clk_i lcd/tx_byte_reg[4]/C}, {tx_byte[7]_i_1_n_0 lcd/tx_byte_reg[4]/CE}, {lcd/tx_byte[4] lcd/tx_byte_reg[4]/D}, {<const0> lcd/tx_byte_reg[4]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X41Y92, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

lcd/tx_byte_reg[5] - 
nets: {lcd/tx_byte_reg_n_0_[5] lcd/tx_byte_reg[5]/Q}, {wb_clk_i lcd/tx_byte_reg[5]/C}, {tx_byte[7]_i_1_n_0 lcd/tx_byte_reg[5]/CE}, {lcd/tx_byte[5] lcd/tx_byte_reg[5]/D}, {<const0> lcd/tx_byte_reg[5]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X43Y92, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

lcd/tx_byte_reg[6] - 
nets: {lcd/tx_byte_reg_n_0_[6] lcd/tx_byte_reg[6]/Q}, {wb_clk_i lcd/tx_byte_reg[6]/C}, {tx_byte[7]_i_1_n_0 lcd/tx_byte_reg[6]/CE}, {lcd/tx_byte[6] lcd/tx_byte_reg[6]/D}, {<const0> lcd/tx_byte_reg[6]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X41Y92, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

lcd/tx_byte_reg[7] - 
nets: {lcd/tx_byte_reg_n_0_[7] lcd/tx_byte_reg[7]/Q}, {wb_clk_i lcd/tx_byte_reg[7]/C}, {tx_byte[7]_i_1_n_0 lcd/tx_byte_reg[7]/CE}, {lcd/tx_byte[7] lcd/tx_byte_reg[7]/D}, {<const0> lcd/tx_byte_reg[7]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X43Y92, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

lcd/tx_delay_load_reg - 
nets: {lcd/tx_delay_load_reg_n_0 lcd/tx_delay_load_reg/Q}, {wb_clk_i lcd/tx_delay_load_reg/C}, {<const1> lcd/tx_delay_load_reg/CE}, {tx_delay_load_i_1_n_0 lcd/tx_delay_load_reg/D}, {<const0> lcd/tx_delay_load_reg/R}, 
BEL: SLICEM.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X42Y90, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

lcd/tx_delay_value[1]_i_1 - 
nets: {lcd/tx_delay_value[1] lcd/tx_delay_value[1]_i_1/O}, {lcd/tx_state[0] lcd/tx_delay_value[1]_i_1/I0}, {lcd/tx_state[1] lcd/tx_delay_value[1]_i_1/I1}, {lcd/tx_state[2] lcd/tx_delay_value[1]_i_1/I2}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 8'h0D, 
LOC: SLICE_X41Y88, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

lcd/tx_delay_value[3]_i_1 - 
nets: {lcd/tx_delay_value[3] lcd/tx_delay_value[3]_i_1/O}, {lcd/tx_state[2] lcd/tx_delay_value[3]_i_1/I0}, {lcd/tx_state[0] lcd/tx_delay_value[3]_i_1/I1}, {lcd/tx_state[1] lcd/tx_delay_value[3]_i_1/I2}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 8'h06, 
LOC: SLICE_X41Y88, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

lcd/tx_delay_value[4]_i_1 - 
nets: {lcd/tx_delay_value[4] lcd/tx_delay_value[4]_i_1/O}, {lcd/tx_state[2] lcd/tx_delay_value[4]_i_1/I0}, {lcd/tx_state[0] lcd/tx_delay_value[4]_i_1/I1}, {lcd/tx_state[1] lcd/tx_delay_value[4]_i_1/I2}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 8'h38, 
LOC: SLICE_X39Y89, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

lcd/tx_delay_value[5]_i_1 - 
nets: {lcd/tx_delay_value[5] lcd/tx_delay_value[5]_i_1/O}, {lcd/tx_state[1] lcd/tx_delay_value[5]_i_1/I0}, {lcd/tx_state[0] lcd/tx_delay_value[5]_i_1/I1}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 4'h2, 
LOC: SLICE_X41Y90, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

lcd/tx_delay_value_reg[1] - 
nets: {tx_delay_value[1] lcd/tx_delay_value_reg[1]/Q}, {wb_clk_i lcd/tx_delay_value_reg[1]/C}, {tx_delay_value[6]_i_1_n_0 lcd/tx_delay_value_reg[1]/CE}, {lcd/tx_delay_value[1] lcd/tx_delay_value_reg[1]/D}, {<const0> lcd/tx_delay_value_reg[1]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X41Y88, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

lcd/tx_delay_value_reg[3] - 
nets: {tx_delay_value[3] lcd/tx_delay_value_reg[3]/Q}, {wb_clk_i lcd/tx_delay_value_reg[3]/C}, {tx_delay_value[6]_i_1_n_0 lcd/tx_delay_value_reg[3]/CE}, {lcd/tx_delay_value[3] lcd/tx_delay_value_reg[3]/D}, {<const0> lcd/tx_delay_value_reg[3]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X41Y88, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

lcd/tx_delay_value_reg[4] - 
nets: {tx_delay_value[4] lcd/tx_delay_value_reg[4]/Q}, {wb_clk_i lcd/tx_delay_value_reg[4]/C}, {tx_delay_value[6]_i_1_n_0 lcd/tx_delay_value_reg[4]/CE}, {lcd/tx_delay_value[4] lcd/tx_delay_value_reg[4]/D}, {<const0> lcd/tx_delay_value_reg[4]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X39Y89, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

lcd/tx_delay_value_reg[5] - 
nets: {tx_delay_value[5] lcd/tx_delay_value_reg[5]/Q}, {wb_clk_i lcd/tx_delay_value_reg[5]/C}, {tx_delay_value[6]_i_1_n_0 lcd/tx_delay_value_reg[5]/CE}, {lcd/tx_delay_value[5] lcd/tx_delay_value_reg[5]/D}, {<const0> lcd/tx_delay_value_reg[5]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X41Y90, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

lcd/tx_delay_value_reg[6] - 
nets: {tx_delay_value[6] lcd/tx_delay_value_reg[6]/Q}, {wb_clk_i lcd/tx_delay_value_reg[6]/C}, {tx_delay_value[6]_i_1_n_0 lcd/tx_delay_value_reg[6]/CE}, {tx_delay_value[6]_i_2_n_0 lcd/tx_delay_value_reg[6]/D}, {<const0> lcd/tx_delay_value_reg[6]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X41Y90, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

lcd/tx_done_reg - 
nets: {lcd/tx_done_reg_n_0 lcd/tx_done_reg/Q}, {wb_clk_i lcd/tx_done_reg/C}, {<const1> lcd/tx_done_reg/CE}, {tx_done_i_1_n_0 lcd/tx_done_reg/D}, {<const0> lcd/tx_done_reg/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X39Y90, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

lcd/tx_init - 
nets: {lcd/tx_init__0 lcd/tx_init/O}, {lcd/tx_done_reg_n_0 lcd/tx_init/I0}, {lcd/display_state[3] lcd/tx_init/I1}, {lcd/display_state[2] lcd/tx_init/I2}, {lcd/display_state[0] lcd/tx_init/I3}, {lcd/display_state[1] lcd/tx_init/I4}, {lcd/display_state[4] lcd/tx_init/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'h0001010004044040, 
LOC: SLICE_X39Y90, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

lcd/wr_addr_reg[0] - 
nets: {lcd/wr_addr_reg_n_0_[0] lcd/wr_addr_reg[0]/Q}, {wb_clk_i lcd/wr_addr_reg[0]/C}, {wr_addr[6]_i_1_n_0 lcd/wr_addr_reg[0]/CE}, {wb_adr_i[0] lcd/wr_addr_reg[0]/D}, {<const0> lcd/wr_addr_reg[0]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X39Y91, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

lcd/wr_addr_reg[1] - 
nets: {lcd/wr_addr_reg_n_0_[1] lcd/wr_addr_reg[1]/Q}, {wb_clk_i lcd/wr_addr_reg[1]/C}, {wr_addr[6]_i_1_n_0 lcd/wr_addr_reg[1]/CE}, {wb_adr_i[1] lcd/wr_addr_reg[1]/D}, {<const0> lcd/wr_addr_reg[1]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X42Y92, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

lcd/wr_addr_reg[2] - 
nets: {lcd/wr_addr_reg_n_0_[2] lcd/wr_addr_reg[2]/Q}, {wb_clk_i lcd/wr_addr_reg[2]/C}, {wr_addr[6]_i_1_n_0 lcd/wr_addr_reg[2]/CE}, {wb_adr_i[2] lcd/wr_addr_reg[2]/D}, {<const0> lcd/wr_addr_reg[2]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X43Y90, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

lcd/wr_addr_reg[3] - 
nets: {lcd/wr_addr_reg_n_0_[3] lcd/wr_addr_reg[3]/Q}, {wb_clk_i lcd/wr_addr_reg[3]/C}, {wr_addr[6]_i_1_n_0 lcd/wr_addr_reg[3]/CE}, {wb_adr_i[3] lcd/wr_addr_reg[3]/D}, {<const0> lcd/wr_addr_reg[3]/R}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X42Y92, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

lcd/wr_addr_reg[4] - 
nets: {lcd/wr_addr_reg_n_0_[4] lcd/wr_addr_reg[4]/Q}, {wb_clk_i lcd/wr_addr_reg[4]/C}, {wr_addr[6]_i_1_n_0 lcd/wr_addr_reg[4]/CE}, {wb_adr_i[4] lcd/wr_addr_reg[4]/D}, {<const0> lcd/wr_addr_reg[4]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X38Y92, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

lcd/wr_addr_reg[5] - 
nets: {lcd/wr_addr_reg_n_0_[5] lcd/wr_addr_reg[5]/Q}, {wb_clk_i lcd/wr_addr_reg[5]/C}, {wr_addr[6]_i_1_n_0 lcd/wr_addr_reg[5]/CE}, {wb_adr_i[5] lcd/wr_addr_reg[5]/D}, {<const0> lcd/wr_addr_reg[5]/R}, 
BEL: SLICEM.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X42Y92, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

lcd/wr_addr_reg[6] - 
nets: {lcd/wr_addr_reg_n_0_[6] lcd/wr_addr_reg[6]/Q}, {wb_clk_i lcd/wr_addr_reg[6]/C}, {wr_addr[6]_i_1_n_0 lcd/wr_addr_reg[6]/CE}, {wb_adr_i[6] lcd/wr_addr_reg[6]/D}, {<const0> lcd/wr_addr_reg[6]/R}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X38Y92, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

lcd/wr_dat_reg[0] - 
nets: {lcd/wr_dat[0] lcd/wr_dat_reg[0]/Q}, {wb_clk_i lcd/wr_dat_reg[0]/C}, {wr_addr[6]_i_1_n_0 lcd/wr_dat_reg[0]/CE}, {wb_dat_i[0] lcd/wr_dat_reg[0]/D}, {<const0> lcd/wr_dat_reg[0]/R}, 
BEL: SLICEM.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X38Y92, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

lcd/wr_dat_reg[1] - 
nets: {lcd/wr_dat[1] lcd/wr_dat_reg[1]/Q}, {wb_clk_i lcd/wr_dat_reg[1]/C}, {wr_addr[6]_i_1_n_0 lcd/wr_dat_reg[1]/CE}, {wb_dat_i[1] lcd/wr_dat_reg[1]/D}, {<const0> lcd/wr_dat_reg[1]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X39Y92, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

lcd/wr_dat_reg[2] - 
nets: {lcd/wr_dat[2] lcd/wr_dat_reg[2]/Q}, {wb_clk_i lcd/wr_dat_reg[2]/C}, {wr_addr[6]_i_1_n_0 lcd/wr_dat_reg[2]/CE}, {wb_dat_i[2] lcd/wr_dat_reg[2]/D}, {<const0> lcd/wr_dat_reg[2]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X43Y90, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

lcd/wr_dat_reg[3] - 
nets: {lcd/wr_dat[3] lcd/wr_dat_reg[3]/Q}, {wb_clk_i lcd/wr_dat_reg[3]/C}, {wr_addr[6]_i_1_n_0 lcd/wr_dat_reg[3]/CE}, {wb_dat_i[3] lcd/wr_dat_reg[3]/D}, {<const0> lcd/wr_dat_reg[3]/R}, 
BEL: SLICEM.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X42Y92, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

lcd/wr_dat_reg[4] - 
nets: {lcd/wr_dat[4] lcd/wr_dat_reg[4]/Q}, {wb_clk_i lcd/wr_dat_reg[4]/C}, {wr_addr[6]_i_1_n_0 lcd/wr_dat_reg[4]/CE}, {wb_dat_i[4] lcd/wr_dat_reg[4]/D}, {<const0> lcd/wr_dat_reg[4]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X39Y92, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

lcd/wr_dat_reg[5] - 
nets: {lcd/wr_dat[5] lcd/wr_dat_reg[5]/Q}, {wb_clk_i lcd/wr_dat_reg[5]/C}, {wr_addr[6]_i_1_n_0 lcd/wr_dat_reg[5]/CE}, {wb_dat_i[5] lcd/wr_dat_reg[5]/D}, {<const0> lcd/wr_dat_reg[5]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X43Y90, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

lcd/wr_dat_reg[6] - 
nets: {lcd/wr_dat[6] lcd/wr_dat_reg[6]/Q}, {wb_clk_i lcd/wr_dat_reg[6]/C}, {wr_addr[6]_i_1_n_0 lcd/wr_dat_reg[6]/CE}, {wb_dat_i[6] lcd/wr_dat_reg[6]/D}, {<const0> lcd/wr_dat_reg[6]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X39Y92, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

lcd/wr_dat_reg[7] - 
nets: {lcd/wr_dat[7] lcd/wr_dat_reg[7]/Q}, {wb_clk_i lcd/wr_dat_reg[7]/C}, {wr_addr[6]_i_1_n_0 lcd/wr_dat_reg[7]/CE}, {wb_dat_i[7] lcd/wr_dat_reg[7]/D}, {<const0> lcd/wr_dat_reg[7]/R}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X39Y92, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

main_delay_load_i_1 - 
nets: {lcd/main_delay_load main_delay_load_i_1/O}, {lcd/display_state[4] main_delay_load_i_1/I0}, {main_delay_load_i_2_n_0 main_delay_load_i_1/I1}, {lcd/display_state[0] main_delay_load_i_1/I2}, {lcd/display_state[3] main_delay_load_i_1/I3}, {lcd/delay_done main_delay_load_i_1/I4}, {main_delay_load_i_3_n_0 main_delay_load_i_1/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'h4555404540554040, 
LOC: SLICE_X40Y93, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

main_delay_load_i_2 - 
nets: {main_delay_load_i_2_n_0 main_delay_load_i_2/O}, {lcd/display_state[3] main_delay_load_i_2/I0}, {lcd/display_state[1] main_delay_load_i_2/I1}, {lcd/tx_done_reg_n_0 main_delay_load_i_2/I2}, {lcd/display_state[2] main_delay_load_i_2/I3}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 16'h2000, 
LOC: SLICE_X40Y93, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

main_delay_load_i_3 - 
nets: {main_delay_load_i_3_n_0 main_delay_load_i_3/O}, {lcd/display_state[2] main_delay_load_i_3/I0}, {lcd/display_state[1] main_delay_load_i_3/I1}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 4'h1, 
LOC: SLICE_X40Y93, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

main_delay_value[10]_i_1 - 
nets: {lcd/main_delay_value[10] main_delay_value[10]_i_1/O}, {lcd/display_state[4] main_delay_value[10]_i_1/I0}, {lcd/display_state[0] main_delay_value[10]_i_1/I1}, {lcd/delay_done main_delay_value[10]_i_1/I2}, {lcd/display_state[2] main_delay_value[10]_i_1/I3}, {lcd/display_state[3] main_delay_value[10]_i_1/I4}, {lcd/display_state[1] main_delay_value[10]_i_1/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'h0000100000100000, 
LOC: SLICE_X41Y91, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

main_delay_value[12]_i_1 - 
nets: {lcd/main_delay_value[12] main_delay_value[12]_i_1/O}, {lcd/display_state[2] main_delay_value[12]_i_1/I0}, {lcd/delay_done main_delay_value[12]_i_1/I1}, {lcd/display_state[0] main_delay_value[12]_i_1/I2}, {lcd/display_state[1] main_delay_value[12]_i_1/I3}, {lcd/display_state[3] main_delay_value[12]_i_1/I4}, {lcd/display_state[4] main_delay_value[12]_i_1/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'h000000000000000D, 
LOC: SLICE_X41Y93, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

main_delay_value[13]_i_1 - 
nets: {lcd/main_delay_value[13] main_delay_value[13]_i_1/O}, {lcd/display_state[1] main_delay_value[13]_i_1/I0}, {lcd/delay_done main_delay_value[13]_i_1/I1}, {lcd/display_state[2] main_delay_value[13]_i_1/I2}, {lcd/display_state[0] main_delay_value[13]_i_1/I3}, {lcd/display_state[3] main_delay_value[13]_i_1/I4}, {lcd/display_state[4] main_delay_value[13]_i_1/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'h000000000000000D, 
LOC: SLICE_X41Y93, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

main_delay_value[14]_i_1 - 
nets: {lcd/main_delay_value[14] main_delay_value[14]_i_1/O}, {lcd/display_state[1] main_delay_value[14]_i_1/I0}, {lcd/display_state[4] main_delay_value[14]_i_1/I1}, {lcd/tx_done_reg_n_0 main_delay_value[14]_i_1/I2}, {lcd/display_state[3] main_delay_value[14]_i_1/I3}, {lcd/display_state[2] main_delay_value[14]_i_1/I4}, {lcd/display_state[0] main_delay_value[14]_i_1/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'h1000000000000011, 
LOC: SLICE_X41Y91, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

main_delay_value[16]_i_1 - 
nets: {lcd/main_delay_value[16] main_delay_value[16]_i_1/O}, {main_delay_value[16]_i_2_n_0 main_delay_value[16]_i_1/I0}, {lcd/display_state[3] main_delay_value[16]_i_1/I1}, {lcd/display_state[2] main_delay_value[16]_i_1/I2}, {lcd/delay_done main_delay_value[16]_i_1/I3}, {lcd/display_state[1] main_delay_value[16]_i_1/I4}, {lcd/display_state[0] main_delay_value[16]_i_1/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'h0000808002000202, 
LOC: SLICE_X41Y93, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

main_delay_value[16]_i_2 - 
nets: {main_delay_value[16]_i_2_n_0 main_delay_value[16]_i_2/O}, {lcd/display_state[3] main_delay_value[16]_i_2/I0}, {lcd/tx_done_reg_n_0 main_delay_value[16]_i_2/I1}, {lcd/display_state[4] main_delay_value[16]_i_2/I2}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 8'h0D, 
LOC: SLICE_X41Y93, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

main_delay_value[1]_i_1 - 
nets: {lcd/main_delay_value[1] main_delay_value[1]_i_1/O}, {lcd/display_state[3] main_delay_value[1]_i_1/I0}, {lcd/display_state[4] main_delay_value[1]_i_1/I1}, {lcd/display_state[0] main_delay_value[1]_i_1/I2}, {lcd/delay_done main_delay_value[1]_i_1/I3}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 16'h1000, 
LOC: SLICE_X41Y89, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

main_delay_value[3]_i_1 - 
nets: {lcd/main_delay_value[3] main_delay_value[3]_i_1/O}, {lcd/display_state[4] main_delay_value[3]_i_1/I0}, {lcd/display_state[3] main_delay_value[3]_i_1/I1}, {lcd/delay_done main_delay_value[3]_i_1/I2}, {lcd/display_state[2] main_delay_value[3]_i_1/I3}, {lcd/display_state[1] main_delay_value[3]_i_1/I4}, {lcd/display_state[0] main_delay_value[3]_i_1/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'h1010101000101000, 
LOC: SLICE_X38Y89, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

main_delay_value[4]_i_1 - 
nets: {lcd/main_delay_value[4] main_delay_value[4]_i_1/O}, {main_delay_value[6]_i_2_n_0 main_delay_value[4]_i_1/I0}, {lcd/display_state[0] main_delay_value[4]_i_1/I1}, {main_delay_value[4]_i_2_n_0 main_delay_value[4]_i_1/I2}, {lcd/display_state[2] main_delay_value[4]_i_1/I3}, {lcd/display_state[1] main_delay_value[4]_i_1/I4}, {main_delay_value[4]_i_3_n_0 main_delay_value[4]_i_1/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'h8888888B8B8B888B, 
LOC: SLICE_X41Y89, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

main_delay_value[4]_i_2 - 
nets: {main_delay_value[4]_i_2_n_0 main_delay_value[4]_i_2/O}, {lcd/display_state[4] main_delay_value[4]_i_2/I0}, {lcd/display_state[3] main_delay_value[4]_i_2/I1}, {FSM_sequential_tx_state[2]_i_3_n_0 main_delay_value[4]_i_2/I2}, {FSM_sequential_tx_state[2]_i_4_n_0 main_delay_value[4]_i_2/I3}, {FSM_sequential_tx_state[2]_i_5_n_0 main_delay_value[4]_i_2/I4}, {main_delay_value[6]_i_6_n_0 main_delay_value[4]_i_2/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hAEEEEEEEEEEEEEEE, 
LOC: SLICE_X42Y89, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

main_delay_value[4]_i_3 - 
nets: {main_delay_value[4]_i_3_n_0 main_delay_value[4]_i_3/O}, {lcd/display_state[3] main_delay_value[4]_i_3/I0}, {lcd/display_state[2] main_delay_value[4]_i_3/I1}, {FSM_sequential_tx_state[2]_i_3_n_0 main_delay_value[4]_i_3/I2}, {FSM_sequential_tx_state[2]_i_4_n_0 main_delay_value[4]_i_3/I3}, {FSM_sequential_tx_state[2]_i_5_n_0 main_delay_value[4]_i_3/I4}, {main_delay_value[6]_i_6_n_0 main_delay_value[4]_i_3/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hBFFFFFFFFFFFFFFF, 
LOC: SLICE_X43Y89, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

main_delay_value[5]_i_1 - 
nets: {lcd/main_delay_value[5] main_delay_value[5]_i_1/O}, {lcd/display_state[3] main_delay_value[5]_i_1/I0}, {lcd/display_state[1] main_delay_value[5]_i_1/I1}, {lcd/display_state[0] main_delay_value[5]_i_1/I2}, {lcd/display_state[4] main_delay_value[5]_i_1/I3}, {lcd/display_state[2] main_delay_value[5]_i_1/I4}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 32'h00000001, 
LOC: SLICE_X38Y91, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

main_delay_value[6]_i_1 - 
nets: {lcd/main_delay_value[6] main_delay_value[6]_i_1/O}, {main_delay_value[6]_i_2_n_0 main_delay_value[6]_i_1/I0}, {lcd/display_state[0] main_delay_value[6]_i_1/I1}, {lcd/SF_D1[0] main_delay_value[6]_i_1/I2}, {lcd/delay_done main_delay_value[6]_i_1/I3}, {lcd/display_state[1] main_delay_value[6]_i_1/I4}, {main_delay_value[6]_i_4_n_0 main_delay_value[6]_i_1/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hB888BBBBB8888888, 
LOC: SLICE_X41Y89, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

main_delay_value[6]_i_2 - 
nets: {main_delay_value[6]_i_2_n_0 main_delay_value[6]_i_2/O}, {lcd/display_state[4] main_delay_value[6]_i_2/I0}, {lcd/display_state[2] main_delay_value[6]_i_2/I1}, {lcd/display_state[3] main_delay_value[6]_i_2/I2}, {lcd/display_state[1] main_delay_value[6]_i_2/I3}, {lcd/tx_done_reg_n_0 main_delay_value[6]_i_2/I4}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 32'h00400000, 
LOC: SLICE_X41Y90, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

main_delay_value[6]_i_3 - 
nets: {lcd/SF_D1[0] main_delay_value[6]_i_3/O}, {lcd/display_state[3] main_delay_value[6]_i_3/I0}, {lcd/display_state[4] main_delay_value[6]_i_3/I1}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 4'h1, 
LOC: SLICE_X41Y89, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

main_delay_value[6]_i_4 - 
nets: {main_delay_value[6]_i_4_n_0 main_delay_value[6]_i_4/O}, {main_delay_value[6]_i_5_n_0 main_delay_value[6]_i_4/I0}, {lcd/display_state[3] main_delay_value[6]_i_4/I1}, {FSM_sequential_tx_state[2]_i_3_n_0 main_delay_value[6]_i_4/I2}, {FSM_sequential_tx_state[2]_i_4_n_0 main_delay_value[6]_i_4/I3}, {FSM_sequential_tx_state[2]_i_5_n_0 main_delay_value[6]_i_4/I4}, {main_delay_value[6]_i_6_n_0 main_delay_value[6]_i_4/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'h4000000000000000, 
LOC: SLICE_X43Y89, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

main_delay_value[6]_i_5 - 
nets: {main_delay_value[6]_i_5_n_0 main_delay_value[6]_i_5/O}, {lcd/display_state[4] main_delay_value[6]_i_5/I0}, {lcd/display_state[2] main_delay_value[6]_i_5/I1}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 4'hE, 
LOC: SLICE_X44Y89, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

main_delay_value[6]_i_6 - 
nets: {main_delay_value[6]_i_6_n_0 main_delay_value[6]_i_6/O}, {lcd/delay_counter/counter_reg[0] main_delay_value[6]_i_6/I0}, {lcd/delay_counter/counter_reg[1] main_delay_value[6]_i_6/I1}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 4'h1, 
LOC: SLICE_X41Y88, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

main_delay_value[7]_i_1 - 
nets: {lcd/main_delay_value[7] main_delay_value[7]_i_1/O}, {lcd/display_state[0] main_delay_value[7]_i_1/I0}, {lcd/display_state[4] main_delay_value[7]_i_1/I1}, {lcd/display_state[1] main_delay_value[7]_i_1/I2}, {lcd/delay_done main_delay_value[7]_i_1/I3}, {lcd/display_state[2] main_delay_value[7]_i_1/I4}, {lcd/display_state[3] main_delay_value[7]_i_1/I5}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 64'h0000010011001101, 
LOC: SLICE_X38Y89, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

main_delay_value[8]_i_1 - 
nets: {lcd/main_delay_value[8] main_delay_value[8]_i_1/O}, {lcd/display_state[0] main_delay_value[8]_i_1/I0}, {lcd/display_state[4] main_delay_value[8]_i_1/I1}, {lcd/display_state[3] main_delay_value[8]_i_1/I2}, {lcd/delay_done main_delay_value[8]_i_1/I3}, {lcd/display_state[2] main_delay_value[8]_i_1/I4}, {lcd/display_state[1] main_delay_value[8]_i_1/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'h0100000001001101, 
LOC: SLICE_X38Y90, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

main_delay_value[9]_i_1 - 
nets: {lcd/main_delay_value[9] main_delay_value[9]_i_1/O}, {lcd/display_state[0] main_delay_value[9]_i_1/I0}, {lcd/display_state[4] main_delay_value[9]_i_1/I1}, {lcd/delay_done main_delay_value[9]_i_1/I2}, {lcd/display_state[3] main_delay_value[9]_i_1/I3}, {lcd/display_state[2] main_delay_value[9]_i_1/I4}, {lcd/display_state[1] main_delay_value[9]_i_1/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'h0010000000101000, 
LOC: SLICE_X38Y90, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

tx_byte[0]_i_1 - 
nets: {lcd/tx_byte[0] tx_byte[0]_i_1/O}, {tx_byte[0]_i_2_n_0 tx_byte[0]_i_1/I0}, {lcd/display_state[0] tx_byte[0]_i_1/I1}, {lcd/display_state[2] tx_byte[0]_i_1/I2}, {lcd/display_state[3] tx_byte[0]_i_1/I3}, {lcd/display_state[1] tx_byte[0]_i_1/I4}, {lcd/wr_dat[0] tx_byte[0]_i_1/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'h888B888888888888, 
LOC: SLICE_X41Y92, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

tx_byte[0]_i_2 - 
nets: {tx_byte[0]_i_2_n_0 tx_byte[0]_i_2/O}, {lcd/display_state[1] tx_byte[0]_i_2/I0}, {lcd/display_state[3] tx_byte[0]_i_2/I1}, {lcd/display_state[2] tx_byte[0]_i_2/I2}, {lcd/wr_addr_reg_n_0_[0] tx_byte[0]_i_2/I3}, {lcd/display_state[4] tx_byte[0]_i_2/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'h01005555, 
LOC: SLICE_X39Y92, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

tx_byte[1]_i_1 - 
nets: {lcd/tx_byte[1] tx_byte[1]_i_1/O}, {tx_byte[1]_i_2_n_0 tx_byte[1]_i_1/I0}, {lcd/display_state[0] tx_byte[1]_i_1/I1}, {lcd/display_state[2] tx_byte[1]_i_1/I2}, {lcd/display_state[3] tx_byte[1]_i_1/I3}, {lcd/display_state[1] tx_byte[1]_i_1/I4}, {lcd/wr_dat[1] tx_byte[1]_i_1/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'h888B888888888888, 
LOC: SLICE_X42Y91, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

tx_byte[1]_i_2 - 
nets: {tx_byte[1]_i_2_n_0 tx_byte[1]_i_2/O}, {lcd/display_state[2] tx_byte[1]_i_2/I0}, {lcd/display_state[1] tx_byte[1]_i_2/I1}, {lcd/display_state[3] tx_byte[1]_i_2/I2}, {lcd/wr_addr_reg_n_0_[1] tx_byte[1]_i_2/I3}, {lcd/display_state[4] tx_byte[1]_i_2/I4}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 32'h01005555, 
LOC: SLICE_X42Y92, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

tx_byte[2]_i_2 - 
nets: {tx_byte[2]_i_2_n_0 tx_byte[2]_i_2/O}, {lcd/display_state[4] tx_byte[2]_i_2/I0}, {lcd/display_state[2] tx_byte[2]_i_2/I1}, {lcd/display_state[3] tx_byte[2]_i_2/I2}, {lcd/display_state[1] tx_byte[2]_i_2/I3}, {lcd/wr_dat[2] tx_byte[2]_i_2/I4}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 32'h47444444, 
LOC: SLICE_X43Y89, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

tx_byte[2]_i_3 - 
nets: {tx_byte[2]_i_3_n_0 tx_byte[2]_i_3/O}, {lcd/display_state[2] tx_byte[2]_i_3/I0}, {lcd/display_state[1] tx_byte[2]_i_3/I1}, {lcd/display_state[3] tx_byte[2]_i_3/I2}, {lcd/wr_addr_reg_n_0_[2] tx_byte[2]_i_3/I3}, {lcd/display_state[4] tx_byte[2]_i_3/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'h01005555, 
LOC: SLICE_X43Y89, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

tx_byte[3]_i_1 - 
nets: {lcd/tx_byte[3] tx_byte[3]_i_1/O}, {lcd/display_state[1] tx_byte[3]_i_1/I0}, {lcd/display_state[3] tx_byte[3]_i_1/I1}, {lcd/wr_addr_reg_n_0_[3] tx_byte[3]_i_1/I2}, {lcd/display_state[2] tx_byte[3]_i_1/I3}, {lcd/display_state[0] tx_byte[3]_i_1/I4}, {tx_byte[3]_i_2_n_0 tx_byte[3]_i_1/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'h0010FFFF00100000, 
LOC: SLICE_X43Y92, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

tx_byte[3]_i_2 - 
nets: {tx_byte[3]_i_2_n_0 tx_byte[3]_i_2/O}, {lcd/display_state[1] tx_byte[3]_i_2/I0}, {lcd/display_state[2] tx_byte[3]_i_2/I1}, {lcd/display_state[3] tx_byte[3]_i_2/I2}, {lcd/wr_dat[3] tx_byte[3]_i_2/I3}, {lcd/display_state[4] tx_byte[3]_i_2/I4}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 32'h0200F2F2, 
LOC: SLICE_X42Y92, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

tx_byte[4]_i_1 - 
nets: {lcd/tx_byte[4] tx_byte[4]_i_1/O}, {lcd/wr_addr_reg_n_0_[4] tx_byte[4]_i_1/I0}, {lcd/display_state[0] tx_byte[4]_i_1/I1}, {lcd/display_state[2] tx_byte[4]_i_1/I2}, {lcd/display_state[3] tx_byte[4]_i_1/I3}, {lcd/display_state[1] tx_byte[4]_i_1/I4}, {lcd/wr_dat[4] tx_byte[4]_i_1/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'h0003000800000008, 
LOC: SLICE_X41Y92, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

tx_byte[5]_i_1 - 
nets: {lcd/tx_byte[5] tx_byte[5]_i_1/O}, {lcd/display_state[1] tx_byte[5]_i_1/I0}, {lcd/display_state[3] tx_byte[5]_i_1/I1}, {lcd/wr_addr_reg_n_0_[5] tx_byte[5]_i_1/I2}, {lcd/display_state[2] tx_byte[5]_i_1/I3}, {lcd/display_state[0] tx_byte[5]_i_1/I4}, {tx_byte[5]_i_2_n_0 tx_byte[5]_i_1/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'h0010FFFF00100000, 
LOC: SLICE_X43Y92, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

tx_byte[5]_i_2 - 
nets: {tx_byte[5]_i_2_n_0 tx_byte[5]_i_2/O}, {lcd/display_state[2] tx_byte[5]_i_2/I0}, {lcd/display_state[4] tx_byte[5]_i_2/I1}, {lcd/wr_dat[5] tx_byte[5]_i_2/I2}, {lcd/display_state[3] tx_byte[5]_i_2/I3}, {lcd/display_state[1] tx_byte[5]_i_2/I4}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 32'h11510000, 
LOC: SLICE_X43Y92, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

tx_byte[6]_i_1 - 
nets: {lcd/tx_byte[6] tx_byte[6]_i_1/O}, {lcd/wr_addr_reg_n_0_[6] tx_byte[6]_i_1/I0}, {lcd/display_state[0] tx_byte[6]_i_1/I1}, {lcd/display_state[2] tx_byte[6]_i_1/I2}, {lcd/display_state[3] tx_byte[6]_i_1/I3}, {lcd/display_state[1] tx_byte[6]_i_1/I4}, {lcd/wr_dat[6] tx_byte[6]_i_1/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'h0003000800000008, 
LOC: SLICE_X41Y92, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

tx_byte[7]_i_1 - 
nets: {tx_byte[7]_i_1_n_0 tx_byte[7]_i_1/O}, {lcd/display_state[3] tx_byte[7]_i_1/I0}, {lcd/display_state[2] tx_byte[7]_i_1/I1}, {lcd/display_state[0] tx_byte[7]_i_1/I2}, {lcd/display_state[4] tx_byte[7]_i_1/I3}, {lcd/display_state[1] tx_byte[7]_i_1/I4}, {wb_rst_i tx_byte[7]_i_1/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'h0000000001A21189, 
LOC: SLICE_X43Y90, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

tx_byte[7]_i_2 - 
nets: {lcd/tx_byte[7] tx_byte[7]_i_2/O}, {lcd/display_state[3] tx_byte[7]_i_2/I0}, {lcd/display_state[2] tx_byte[7]_i_2/I1}, {lcd/wr_dat[7] tx_byte[7]_i_2/I2}, {lcd/display_state[1] tx_byte[7]_i_2/I3}, {lcd/display_state[0] tx_byte[7]_i_2/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'h00111000, 
LOC: SLICE_X43Y92, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

tx_byte_reg[2]_i_1 - 
nets: {lcd/tx_byte[2] tx_byte_reg[2]_i_1/O}, {tx_byte[2]_i_2_n_0 tx_byte_reg[2]_i_1/I0}, {tx_byte[2]_i_3_n_0 tx_byte_reg[2]_i_1/I1}, {lcd/display_state[0] tx_byte_reg[2]_i_1/S}, 
BEL: SLICEL.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X43Y89, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

tx_delay_load_i_1 - 
nets: {tx_delay_load_i_1_n_0 tx_delay_load_i_1/O}, {lcd/delay_done tx_delay_load_i_1/I0}, {lcd/tx_state[2] tx_delay_load_i_1/I1}, {lcd/tx_state[1] tx_delay_load_i_1/I2}, {tx_delay_load_i_2_n_0 tx_delay_load_i_1/I3}, {tx_delay_load_i_3_n_0 tx_delay_load_i_1/I4}, {lcd/tx_delay_load_reg_n_0 tx_delay_load_i_1/I5}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 64'h2F20FFFF2F200000, 
LOC: SLICE_X42Y90, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

tx_delay_load_i_2 - 
nets: {tx_delay_load_i_2_n_0 tx_delay_load_i_2/O}, {FSM_sequential_tx_state[2]_i_3_n_0 tx_delay_load_i_2/I0}, {FSM_sequential_tx_state[2]_i_4_n_0 tx_delay_load_i_2/I1}, {FSM_sequential_tx_state[2]_i_5_n_0 tx_delay_load_i_2/I2}, {main_delay_value[6]_i_6_n_0 tx_delay_load_i_2/I3}, {tx_delay_load_i_4_n_0 tx_delay_load_i_2/I4}, {lcd/tx_init__0 tx_delay_load_i_2/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'h8000FFFF80000000, 
LOC: SLICE_X42Y89, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

tx_delay_load_i_3 - 
nets: {tx_delay_load_i_3_n_0 tx_delay_load_i_3/O}, {lcd/tx_state[2] tx_delay_load_i_3/I0}, {lcd/tx_state[0] tx_delay_load_i_3/I1}, {lcd/tx_state[1] tx_delay_load_i_3/I2}, {wb_rst_i tx_delay_load_i_3/I3}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 16'h007F, 
LOC: SLICE_X43Y90, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

tx_delay_load_i_4 - 
nets: {tx_delay_load_i_4_n_0 tx_delay_load_i_4/O}, {lcd/tx_state[0] tx_delay_load_i_4/I0}, {lcd/tx_state[2] tx_delay_load_i_4/I1}, 
BEL: SLICEL.D5LUT, 
CLASS: cell, 
INIT: 4'hE, 
LOC: SLICE_X41Y89, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

tx_delay_value[6]_i_1 - 
nets: {tx_delay_value[6]_i_1_n_0 tx_delay_value[6]_i_1/O}, {lcd/tx_init__0 tx_delay_value[6]_i_1/I0}, {lcd/tx_state[2] tx_delay_value[6]_i_1/I1}, {lcd/tx_state[0] tx_delay_value[6]_i_1/I2}, {lcd/delay_done tx_delay_value[6]_i_1/I3}, {lcd/tx_state[1] tx_delay_value[6]_i_1/I4}, {wb_rst_i tx_delay_value[6]_i_1/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'h000000003300FE02, 
LOC: SLICE_X39Y89, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

tx_delay_value[6]_i_2 - 
nets: {tx_delay_value[6]_i_2_n_0 tx_delay_value[6]_i_2/O}, {lcd/tx_state[0] tx_delay_value[6]_i_2/I0}, {lcd/tx_state[2] tx_delay_value[6]_i_2/I1}, {lcd/tx_state[1] tx_delay_value[6]_i_2/I2}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 8'h08, 
LOC: SLICE_X41Y90, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

tx_done_i_1 - 
nets: {tx_done_i_1_n_0 tx_done_i_1/O}, {lcd/delay_done tx_done_i_1/I0}, {lcd/tx_state[1] tx_done_i_1/I1}, {lcd/tx_state[2] tx_done_i_1/I2}, {lcd/tx_state[0] tx_done_i_1/I3}, {wb_rst_i tx_done_i_1/I4}, {lcd/tx_done_reg_n_0 tx_done_i_1/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFC00000080, 
LOC: SLICE_X39Y90, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

wb_ack_o_INST_0 - 
nets: {wb_ack_o wb_ack_o_INST_0/O}, {wb_stb_i wb_ack_o_INST_0/I0}, {wb_cyc_i wb_ack_o_INST_0/I1}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 4'h8, 
LOC: SLICE_X34Y90, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

wb_dat_o[0]_INST_0 - 
nets: {wb_dat_o[0] wb_dat_o[0]_INST_0/O}, {lcd/display_state[4] wb_dat_o[0]_INST_0/I0}, {lcd/display_state[1] wb_dat_o[0]_INST_0/I1}, {lcd/display_state[0] wb_dat_o[0]_INST_0/I2}, {lcd/display_state[3] wb_dat_o[0]_INST_0/I3}, {lcd/display_state[2] wb_dat_o[0]_INST_0/I4}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 32'hFFFFFFFD, 
LOC: SLICE_X38Y92, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

wr_addr[6]_i_1 - 
nets: {wr_addr[6]_i_1_n_0 wr_addr[6]_i_1/O}, {wr_addr[6]_i_2_n_0 wr_addr[6]_i_1/I0}, {lcd_we wr_addr[6]_i_1/I1}, {lcd/display_state[4] wr_addr[6]_i_1/I2}, {lcd/display_state[1] wr_addr[6]_i_1/I3}, {lcd/display_state[0] wr_addr[6]_i_1/I4}, {wb_rst_i wr_addr[6]_i_1/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'h0000000000000040, 
LOC: SLICE_X39Y91, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

wr_addr[6]_i_2 - 
nets: {wr_addr[6]_i_2_n_0 wr_addr[6]_i_2/O}, {lcd/display_state[3] wr_addr[6]_i_2/I0}, {lcd/display_state[2] wr_addr[6]_i_2/I1}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 4'hE, 
LOC: SLICE_X39Y91, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 


####################################################
# Nets
Boundary Nets - 
<const0>, 
LCD_E, 
LCD_RS, 
SF_D[0], 
SF_D[1], 
SF_D[2], 
SF_D[3], 
wb_ack_o, 
wb_adr_i[0], 
wb_adr_i[1], 
wb_adr_i[2], 
wb_adr_i[3], 
wb_adr_i[4], 
wb_adr_i[5], 
wb_adr_i[6], 
wb_clk_i, 
wb_cyc_i, 
wb_dat_i[0], 
wb_dat_i[1], 
wb_dat_i[2], 
wb_dat_i[3], 
wb_dat_i[4], 
wb_dat_i[5], 
wb_dat_i[6], 
wb_dat_i[7], 
wb_dat_o[0], 
wb_rst_i, 
wb_stb_i, 
wb_we_i, 

FSM_sequential_display_state[0]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

lcd/display_state[0] - 
wires: CLBLL_R_X23Y91/CLBLL_EL1BEG1 CLBLL_R_X23Y91/CLBLL_ER1BEG3 CLBLL_R_X23Y91/CLBLL_IMUX14 CLBLL_R_X23Y91/CLBLL_IMUX21 CLBLL_R_X23Y91/CLBLL_IMUX36 CLBLL_R_X23Y91/CLBLL_IMUX4 CLBLL_R_X23Y91/CLBLL_IMUX6 CLBLL_R_X23Y91/CLBLL_LL_A6 CLBLL_R_X23Y91/CLBLL_LOGIC_OUTS2 CLBLL_R_X23Y91/CLBLL_L_A1 CLBLL_R_X23Y91/CLBLL_L_B1 CLBLL_R_X23Y91/CLBLL_L_C4 CLBLL_R_X23Y91/CLBLL_L_CQ CLBLL_R_X23Y91/CLBLL_L_D2 CLBLL_R_X23Y91/CLBLL_NW2A3 CLBLL_R_X25Y89/CLBLL_IMUX14 CLBLL_R_X25Y89/CLBLL_IMUX23 CLBLL_R_X25Y89/CLBLL_IMUX5 CLBLL_R_X25Y89/CLBLL_L_A6 CLBLL_R_X25Y89/CLBLL_L_B1 CLBLL_R_X25Y89/CLBLL_L_C3 CLBLL_R_X25Y89/CLBLL_SW2A2 CLBLL_R_X25Y90/CLBLL_WW2A2 CLBLL_R_X25Y91/CLBLL_ER1BEG3 CLBLL_R_X25Y91/CLBLL_IMUX13 CLBLL_R_X25Y91/CLBLL_IMUX21 CLBLL_R_X25Y91/CLBLL_IMUX37 CLBLL_R_X25Y91/CLBLL_L_B6 CLBLL_R_X25Y91/CLBLL_L_C4 CLBLL_R_X25Y91/CLBLL_L_D4 CLBLL_R_X25Y92/CLBLL_EL1BEG2 CLBLL_R_X25Y92/CLBLL_IMUX14 CLBLL_R_X25Y92/CLBLL_IMUX20 CLBLL_R_X25Y92/CLBLL_IMUX6 CLBLL_R_X25Y92/CLBLL_L_A1 CLBLL_R_X25Y92/CLBLL_L_B1 CLBLL_R_X25Y92/CLBLL_L_C2 CLBLL_R_X25Y93/CLBLL_IMUX14 CLBLL_R_X25Y93/CLBLL_IMUX23 CLBLL_R_X25Y93/CLBLL_IMUX6 CLBLL_R_X25Y93/CLBLL_IMUX7 CLBLL_R_X25Y93/CLBLL_LL_A1 CLBLL_R_X25Y93/CLBLL_L_A1 CLBLL_R_X25Y93/CLBLL_L_B1 CLBLL_R_X25Y93/CLBLL_L_C3 CLBLM_L_X24Y89/CLBLM_IMUX35 CLBLM_L_X24Y89/CLBLM_IMUX43 CLBLM_L_X24Y89/CLBLM_M_C6 CLBLM_L_X24Y89/CLBLM_M_D6 CLBLM_L_X24Y90/CLBLM_IMUX13 CLBLM_L_X24Y90/CLBLM_IMUX24 CLBLM_L_X24Y90/CLBLM_IMUX8 CLBLM_L_X24Y90/CLBLM_L_B6 CLBLM_L_X24Y90/CLBLM_M_A5 CLBLM_L_X24Y90/CLBLM_M_B5 CLBLM_L_X24Y91/CLBLM_EL1BEG1 CLBLM_L_X24Y91/CLBLM_ER1BEG3 CLBLM_L_X24Y91/CLBLM_IMUX10 CLBLM_L_X24Y91/CLBLM_IMUX15 CLBLM_L_X24Y91/CLBLM_IMUX23 CLBLM_L_X24Y91/CLBLM_IMUX26 CLBLM_L_X24Y91/CLBLM_IMUX7 CLBLM_L_X24Y91/CLBLM_L_A4 CLBLM_L_X24Y91/CLBLM_L_B4 CLBLM_L_X24Y91/CLBLM_L_C3 CLBLM_L_X24Y91/CLBLM_M_A1 CLBLM_L_X24Y91/CLBLM_M_B1 CLBLM_L_X24Y91/CLBLM_NW2A3 CLBLM_L_X24Y92/CLBLM_IMUX8 CLBLM_L_X24Y92/CLBLM_M_A5 CLBLM_L_X26Y89/CLBLM_BYP0 CLBLM_L_X26Y89/CLBLM_IMUX2 CLBLM_L_X26Y89/CLBLM_L_AX CLBLM_L_X26Y89/CLBLM_M_A2 CLBLM_L_X26Y89/CLBLM_SW2A2 CLBLM_L_X26Y90/CLBLM_IMUX13 CLBLM_L_X26Y90/CLBLM_IMUX21 CLBLM_L_X26Y90/CLBLM_IMUX5 CLBLM_L_X26Y90/CLBLM_L_A6 CLBLM_L_X26Y90/CLBLM_L_B6 CLBLM_L_X26Y90/CLBLM_L_C4 CLBLM_L_X26Y90/CLBLM_WW2A2 CLBLM_L_X26Y91/CLBLM_ER1BEG3 CLBLM_L_X26Y91/CLBLM_IMUX7 CLBLM_L_X26Y91/CLBLM_M_A1 CLBLM_L_X26Y92/CLBLM_EL1BEG2 CLBLM_L_X26Y92/CLBLM_IMUX13 CLBLM_L_X26Y92/CLBLM_IMUX23 CLBLM_L_X26Y92/CLBLM_IMUX5 CLBLM_L_X26Y92/CLBLM_IMUX8 CLBLM_L_X26Y92/CLBLM_L_A6 CLBLM_L_X26Y92/CLBLM_L_B6 CLBLM_L_X26Y92/CLBLM_L_C3 CLBLM_L_X26Y92/CLBLM_M_A5 INT_L_X24Y89/IMUX_L35 INT_L_X24Y89/IMUX_L43 INT_L_X24Y89/NR1BEG1 INT_L_X24Y89/SS2END1 INT_L_X24Y90/GFAN0 INT_L_X24Y90/IMUX_L13 INT_L_X24Y90/IMUX_L24 INT_L_X24Y90/IMUX_L8 INT_L_X24Y90/NR1END1 INT_L_X24Y90/NW2BEG3 INT_L_X24Y90/SS2A1 INT_L_X24Y90/WW2END2 INT_L_X24Y91/EL1END1 INT_L_X24Y91/ER1BEG2 INT_L_X24Y91/ER1END3 INT_L_X24Y91/IMUX_L10 INT_L_X24Y91/IMUX_L15 INT_L_X24Y91/IMUX_L23 INT_L_X24Y91/IMUX_L26 INT_L_X24Y91/IMUX_L7 INT_L_X24Y91/NE2BEG3 INT_L_X24Y91/NW2A3 INT_L_X24Y91/SS2BEG1 INT_L_X24Y92/ER1END_N3_3 INT_L_X24Y92/IMUX_L8 INT_L_X24Y92/NE2A3 INT_L_X26Y89/BYP_ALT0 INT_L_X26Y89/BYP_L0 INT_L_X26Y89/FAN_ALT7 INT_L_X26Y89/FAN_BOUNCE7 INT_L_X26Y89/IMUX_L2 INT_L_X26Y89/SL1END2 INT_L_X26Y89/SW2A2 INT_L_X26Y90/IMUX_L13 INT_L_X26Y90/IMUX_L21 INT_L_X26Y90/IMUX_L5 INT_L_X26Y90/SL1BEG2 INT_L_X26Y90/SS2END2 INT_L_X26Y90/SW2BEG2 INT_L_X26Y90/WW2BEG2 INT_L_X26Y91/ER1END3 INT_L_X26Y91/IMUX_L7 INT_L_X26Y91/NR1BEG3 INT_L_X26Y91/SS2A2 INT_L_X26Y92/EL1END2 INT_L_X26Y92/ER1END_N3_3 INT_L_X26Y92/IMUX_L13 INT_L_X26Y92/IMUX_L23 INT_L_X26Y92/IMUX_L5 INT_L_X26Y92/IMUX_L8 INT_L_X26Y92/NR1END3 INT_L_X26Y92/SS2BEG2 INT_R_X23Y91/BYP_ALT2 INT_R_X23Y91/BYP_BOUNCE2 INT_R_X23Y91/EL1BEG1 INT_R_X23Y91/ER1BEG3 INT_R_X23Y91/IMUX14 INT_R_X23Y91/IMUX21 INT_R_X23Y91/IMUX36 INT_R_X23Y91/IMUX4 INT_R_X23Y91/IMUX6 INT_R_X23Y91/LOGIC_OUTS2 INT_R_X23Y91/NW2END3 INT_R_X23Y92/BYP_BOUNCE_N3_2 INT_R_X25Y89/BYP_ALT3 INT_R_X25Y89/BYP_BOUNCE3 INT_R_X25Y89/IMUX14 INT_R_X25Y89/IMUX23 INT_R_X25Y89/IMUX5 INT_R_X25Y89/SW2END2 INT_R_X25Y90/BYP_BOUNCE_N3_3 INT_R_X25Y90/WW2A2 INT_R_X25Y91/ER1BEG3 INT_R_X25Y91/ER1END2 INT_R_X25Y91/IMUX13 INT_R_X25Y91/IMUX21 INT_R_X25Y91/IMUX37 INT_R_X25Y91/NR1BEG2 INT_R_X25Y92/EL1BEG2 INT_R_X25Y92/IMUX14 INT_R_X25Y92/IMUX20 INT_R_X25Y92/IMUX6 INT_R_X25Y92/NE2END3 INT_R_X25Y92/NR1BEG3 INT_R_X25Y92/NR1END2 INT_R_X25Y93/IMUX14 INT_R_X25Y93/IMUX23 INT_R_X25Y93/IMUX6 INT_R_X25Y93/IMUX7 INT_R_X25Y93/NR1END3 VBRK_X60Y95/VBRK_EL1BEG1 VBRK_X60Y95/VBRK_ER1BEG3 VBRK_X60Y95/VBRK_NW2A3 
pips: CLBLL_R_X23Y91/CLBLL_R.CLBLL_IMUX14->CLBLL_L_B1 CLBLL_R_X23Y91/CLBLL_R.CLBLL_IMUX21->CLBLL_L_C4 CLBLL_R_X23Y91/CLBLL_R.CLBLL_IMUX36->CLBLL_L_D2 CLBLL_R_X23Y91/CLBLL_R.CLBLL_IMUX4->CLBLL_LL_A6 CLBLL_R_X23Y91/CLBLL_R.CLBLL_IMUX6->CLBLL_L_A1 CLBLL_R_X23Y91/CLBLL_R.CLBLL_L_CQ->CLBLL_LOGIC_OUTS2 CLBLL_R_X25Y89/CLBLL_R.CLBLL_IMUX14->CLBLL_L_B1 CLBLL_R_X25Y89/CLBLL_R.CLBLL_IMUX23->CLBLL_L_C3 CLBLL_R_X25Y89/CLBLL_R.CLBLL_IMUX5->CLBLL_L_A6 CLBLL_R_X25Y91/CLBLL_R.CLBLL_IMUX13->CLBLL_L_B6 CLBLL_R_X25Y91/CLBLL_R.CLBLL_IMUX21->CLBLL_L_C4 CLBLL_R_X25Y91/CLBLL_R.CLBLL_IMUX37->CLBLL_L_D4 CLBLL_R_X25Y92/CLBLL_R.CLBLL_IMUX14->CLBLL_L_B1 CLBLL_R_X25Y92/CLBLL_R.CLBLL_IMUX20->CLBLL_L_C2 CLBLL_R_X25Y92/CLBLL_R.CLBLL_IMUX6->CLBLL_L_A1 CLBLL_R_X25Y93/CLBLL_R.CLBLL_IMUX14->CLBLL_L_B1 CLBLL_R_X25Y93/CLBLL_R.CLBLL_IMUX23->CLBLL_L_C3 CLBLL_R_X25Y93/CLBLL_R.CLBLL_IMUX6->CLBLL_L_A1 CLBLL_R_X25Y93/CLBLL_R.CLBLL_IMUX7->CLBLL_LL_A1 CLBLM_L_X24Y89/CLBLM_L.CLBLM_IMUX35->CLBLM_M_C6 CLBLM_L_X24Y89/CLBLM_L.CLBLM_IMUX43->CLBLM_M_D6 CLBLM_L_X24Y90/CLBLM_L.CLBLM_IMUX13->CLBLM_L_B6 CLBLM_L_X24Y90/CLBLM_L.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_L_X24Y90/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_L_X24Y91/CLBLM_L.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_L_X24Y91/CLBLM_L.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_L_X24Y91/CLBLM_L.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_L_X24Y91/CLBLM_L.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_L_X24Y91/CLBLM_L.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_L_X24Y92/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_L_X26Y89/CLBLM_L.CLBLM_BYP0->CLBLM_L_AX CLBLM_L_X26Y89/CLBLM_L.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_L_X26Y90/CLBLM_L.CLBLM_IMUX13->CLBLM_L_B6 CLBLM_L_X26Y90/CLBLM_L.CLBLM_IMUX21->CLBLM_L_C4 CLBLM_L_X26Y90/CLBLM_L.CLBLM_IMUX5->CLBLM_L_A6 CLBLM_L_X26Y91/CLBLM_L.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_L_X26Y92/CLBLM_L.CLBLM_IMUX13->CLBLM_L_B6 CLBLM_L_X26Y92/CLBLM_L.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_L_X26Y92/CLBLM_L.CLBLM_IMUX5->CLBLM_L_A6 CLBLM_L_X26Y92/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 INT_L_X24Y89/INT_L.SS2END1->>IMUX_L35 INT_L_X24Y89/INT_L.SS2END1->>IMUX_L43 INT_L_X24Y89/INT_L.SS2END1->>NR1BEG1 INT_L_X24Y90/INT_L.GFAN0->>IMUX_L24 INT_L_X24Y90/INT_L.GFAN0->>IMUX_L8 INT_L_X24Y90/INT_L.NR1END1->>GFAN0 INT_L_X24Y90/INT_L.WW2END2->>IMUX_L13 INT_L_X24Y90/INT_L.WW2END2->>NW2BEG3 INT_L_X24Y91/INT_L.EL1END1->>ER1BEG2 INT_L_X24Y91/INT_L.EL1END1->>IMUX_L10 INT_L_X24Y91/INT_L.EL1END1->>IMUX_L26 INT_L_X24Y91/INT_L.EL1END1->>SS2BEG1 INT_L_X24Y91/INT_L.ER1END3->>IMUX_L15 INT_L_X24Y91/INT_L.ER1END3->>IMUX_L23 INT_L_X24Y91/INT_L.ER1END3->>IMUX_L7 INT_L_X24Y91/INT_L.ER1END3->>NE2BEG3 INT_L_X24Y92/INT_L.ER1END_N3_3->>IMUX_L8 INT_L_X26Y89/INT_L.BYP_ALT0->>BYP_L0 INT_L_X26Y89/INT_L.FAN_ALT7->>FAN_BOUNCE7 INT_L_X26Y89/INT_L.FAN_BOUNCE7->>BYP_ALT0 INT_L_X26Y89/INT_L.FAN_BOUNCE7->>IMUX_L2 INT_L_X26Y89/INT_L.SL1END2->>FAN_ALT7 INT_L_X26Y90/INT_L.SS2END2->>IMUX_L13 INT_L_X26Y90/INT_L.SS2END2->>IMUX_L21 INT_L_X26Y90/INT_L.SS2END2->>IMUX_L5 INT_L_X26Y90/INT_L.SS2END2->>SL1BEG2 INT_L_X26Y90/INT_L.SS2END2->>SW2BEG2 INT_L_X26Y90/INT_L.SS2END2->>WW2BEG2 INT_L_X26Y91/INT_L.ER1END3->>IMUX_L7 INT_L_X26Y91/INT_L.ER1END3->>NR1BEG3 INT_L_X26Y92/INT_L.EL1END2->>IMUX_L13 INT_L_X26Y92/INT_L.EL1END2->>IMUX_L5 INT_L_X26Y92/INT_L.EL1END2->>SS2BEG2 INT_L_X26Y92/INT_L.ER1END_N3_3->>IMUX_L8 INT_L_X26Y92/INT_L.NR1END3->>IMUX_L23 INT_R_X23Y91/INT_R.BYP_ALT2->>BYP_BOUNCE2 INT_R_X23Y91/INT_R.BYP_BOUNCE2->>IMUX14 INT_R_X23Y91/INT_R.BYP_BOUNCE2->>IMUX6 INT_R_X23Y91/INT_R.LOGIC_OUTS2->>BYP_ALT2 INT_R_X23Y91/INT_R.LOGIC_OUTS2->>EL1BEG1 INT_R_X23Y91/INT_R.LOGIC_OUTS2->>ER1BEG3 INT_R_X23Y91/INT_R.LOGIC_OUTS2->>IMUX36 INT_R_X23Y91/INT_R.LOGIC_OUTS2->>IMUX4 INT_R_X23Y91/INT_R.NW2END3->>IMUX21 INT_R_X25Y89/INT_R.BYP_ALT3->>BYP_BOUNCE3 INT_R_X25Y89/INT_R.BYP_BOUNCE3->>IMUX23 INT_R_X25Y89/INT_R.SW2END2->>BYP_ALT3 INT_R_X25Y89/INT_R.SW2END2->>IMUX14 INT_R_X25Y89/INT_R.SW2END2->>IMUX5 INT_R_X25Y91/INT_R.ER1END2->>ER1BEG3 INT_R_X25Y91/INT_R.ER1END2->>IMUX13 INT_R_X25Y91/INT_R.ER1END2->>IMUX21 INT_R_X25Y91/INT_R.ER1END2->>IMUX37 INT_R_X25Y91/INT_R.ER1END2->>NR1BEG2 INT_R_X25Y92/INT_R.NE2END3->>EL1BEG2 INT_R_X25Y92/INT_R.NE2END3->>IMUX14 INT_R_X25Y92/INT_R.NE2END3->>IMUX6 INT_R_X25Y92/INT_R.NE2END3->>NR1BEG3 INT_R_X25Y92/INT_R.NR1END2->>IMUX20 INT_R_X25Y93/INT_R.NR1END3->>IMUX14 INT_R_X25Y93/INT_R.NR1END3->>IMUX23 INT_R_X25Y93/INT_R.NR1END3->>IMUX6 INT_R_X25Y93/INT_R.NR1END3->>IMUX7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 40, 

lcd/display_state[2] - 
wires: CLBLL_R_X23Y91/CLBLL_ER1BEG1 CLBLL_R_X23Y91/CLBLL_IMUX1 CLBLL_R_X23Y91/CLBLL_IMUX25 CLBLL_R_X23Y91/CLBLL_IMUX33 CLBLL_R_X23Y91/CLBLL_IMUX41 CLBLL_R_X23Y91/CLBLL_IMUX9 CLBLL_R_X23Y91/CLBLL_LL_A3 CLBLL_R_X23Y91/CLBLL_LL_AQ CLBLL_R_X23Y91/CLBLL_LOGIC_OUTS4 CLBLL_R_X23Y91/CLBLL_L_A5 CLBLL_R_X23Y91/CLBLL_L_B5 CLBLL_R_X23Y91/CLBLL_L_C1 CLBLL_R_X23Y91/CLBLL_L_D1 CLBLL_R_X25Y89/CLBLL_EL1BEG0 CLBLL_R_X25Y89/CLBLL_ER1BEG2 CLBLL_R_X25Y89/CLBLL_IMUX26 CLBLL_R_X25Y89/CLBLL_L_B4 CLBLL_R_X25Y90/CLBLL_IMUX39 CLBLL_R_X25Y90/CLBLL_L_D3 CLBLL_R_X25Y91/CLBLL_IMUX14 CLBLL_R_X25Y91/CLBLL_IMUX30 CLBLL_R_X25Y91/CLBLL_IMUX39 CLBLL_R_X25Y91/CLBLL_L_B1 CLBLL_R_X25Y91/CLBLL_L_C5 CLBLL_R_X25Y91/CLBLL_L_D3 CLBLL_R_X25Y91/CLBLL_SE2A0 CLBLL_R_X25Y92/CLBLL_ER1BEG1 CLBLL_R_X25Y92/CLBLL_IMUX0 CLBLL_R_X25Y92/CLBLL_IMUX16 CLBLL_R_X25Y92/CLBLL_IMUX34 CLBLL_R_X25Y92/CLBLL_L_A3 CLBLL_R_X25Y92/CLBLL_L_B3 CLBLL_R_X25Y92/CLBLL_L_C6 CLBLL_R_X25Y93/CLBLL_IMUX0 CLBLL_R_X25Y93/CLBLL_IMUX16 CLBLL_R_X25Y93/CLBLL_IMUX17 CLBLL_R_X25Y93/CLBLL_IMUX32 CLBLL_R_X25Y93/CLBLL_IMUX33 CLBLL_R_X25Y93/CLBLL_LL_B3 CLBLL_R_X25Y93/CLBLL_LL_C1 CLBLL_R_X25Y93/CLBLL_L_A3 CLBLL_R_X25Y93/CLBLL_L_B3 CLBLL_R_X25Y93/CLBLL_L_C1 CLBLL_R_X27Y89/CLBLL_IMUX11 CLBLL_R_X27Y89/CLBLL_LL_A4 CLBLM_L_X24Y89/CLBLM_IMUX29 CLBLM_L_X24Y89/CLBLM_IMUX45 CLBLM_L_X24Y89/CLBLM_M_C2 CLBLM_L_X24Y89/CLBLM_M_D2 CLBLM_L_X24Y90/CLBLM_IMUX11 CLBLM_L_X24Y90/CLBLM_IMUX26 CLBLM_L_X24Y90/CLBLM_IMUX27 CLBLM_L_X24Y90/CLBLM_L_B4 CLBLM_L_X24Y90/CLBLM_M_A4 CLBLM_L_X24Y90/CLBLM_M_B4 CLBLM_L_X24Y91/CLBLM_BYP0 CLBLM_L_X24Y91/CLBLM_ER1BEG1 CLBLM_L_X24Y91/CLBLM_IMUX12 CLBLM_L_X24Y91/CLBLM_IMUX4 CLBLM_L_X24Y91/CLBLM_IMUX42 CLBLM_L_X24Y91/CLBLM_L_AX CLBLM_L_X24Y91/CLBLM_L_D6 CLBLM_L_X24Y91/CLBLM_M_A6 CLBLM_L_X24Y91/CLBLM_M_B6 CLBLM_L_X24Y92/CLBLM_IMUX4 CLBLM_L_X24Y92/CLBLM_IMUX5 CLBLM_L_X24Y92/CLBLM_L_A6 CLBLM_L_X24Y92/CLBLM_M_A6 CLBLM_L_X26Y89/CLBLM_EL1BEG0 CLBLM_L_X26Y89/CLBLM_ER1BEG2 CLBLM_L_X26Y89/CLBLM_IMUX0 CLBLM_L_X26Y89/CLBLM_IMUX16 CLBLM_L_X26Y89/CLBLM_IMUX34 CLBLM_L_X26Y89/CLBLM_IMUX44 CLBLM_L_X26Y89/CLBLM_L_A3 CLBLM_L_X26Y89/CLBLM_L_B3 CLBLM_L_X26Y89/CLBLM_L_C6 CLBLM_L_X26Y89/CLBLM_M_D4 CLBLM_L_X26Y90/CLBLM_IMUX16 CLBLM_L_X26Y90/CLBLM_IMUX33 CLBLM_L_X26Y90/CLBLM_IMUX9 CLBLM_L_X26Y90/CLBLM_L_A5 CLBLM_L_X26Y90/CLBLM_L_B3 CLBLM_L_X26Y90/CLBLM_L_C1 CLBLM_L_X26Y91/CLBLM_IMUX1 CLBLM_L_X26Y91/CLBLM_M_A3 CLBLM_L_X26Y91/CLBLM_SE2A0 CLBLM_L_X26Y92/CLBLM_ER1BEG1 CLBLM_L_X26Y92/CLBLM_IMUX11 CLBLM_L_X26Y92/CLBLM_IMUX12 CLBLM_L_X26Y92/CLBLM_IMUX19 CLBLM_L_X26Y92/CLBLM_IMUX3 CLBLM_L_X26Y92/CLBLM_IMUX31 CLBLM_L_X26Y92/CLBLM_IMUX34 CLBLM_L_X26Y92/CLBLM_IMUX37 CLBLM_L_X26Y92/CLBLM_L_A2 CLBLM_L_X26Y92/CLBLM_L_B2 CLBLM_L_X26Y92/CLBLM_L_C6 CLBLM_L_X26Y92/CLBLM_L_D4 CLBLM_L_X26Y92/CLBLM_M_A4 CLBLM_L_X26Y92/CLBLM_M_B6 CLBLM_L_X26Y92/CLBLM_M_C5 INT_L_X24Y89/IMUX_L29 INT_L_X24Y89/IMUX_L45 INT_L_X24Y89/SE2A1 INT_L_X24Y89/SR1END2 INT_L_X24Y90/IMUX_L11 INT_L_X24Y90/IMUX_L26 INT_L_X24Y90/IMUX_L27 INT_L_X24Y90/SE2BEG1 INT_L_X24Y90/SL1END1 INT_L_X24Y90/SR1BEG2 INT_L_X24Y91/BYP_ALT0 INT_L_X24Y91/BYP_L0 INT_L_X24Y91/EL1BEG0 INT_L_X24Y91/ER1END1 INT_L_X24Y91/FAN_ALT7 INT_L_X24Y91/FAN_BOUNCE7 INT_L_X24Y91/IMUX_L12 INT_L_X24Y91/IMUX_L4 INT_L_X24Y91/IMUX_L42 INT_L_X24Y91/NE2BEG1 INT_L_X24Y91/NR1BEG1 INT_L_X24Y91/SL1BEG1 INT_L_X24Y92/EL1BEG0 INT_L_X24Y92/GFAN1 INT_L_X24Y92/IMUX_L4 INT_L_X24Y92/IMUX_L5 INT_L_X24Y92/NE2A1 INT_L_X24Y92/NR1END1 INT_L_X26Y88/EL1END_S3_0 INT_L_X26Y89/EL1BEG1 INT_L_X26Y89/EL1END0 INT_L_X26Y89/ER1END2 INT_L_X26Y89/FAN_ALT1 INT_L_X26Y89/FAN_BOUNCE1 INT_L_X26Y89/IMUX_L0 INT_L_X26Y89/IMUX_L16 INT_L_X26Y89/IMUX_L34 INT_L_X26Y89/IMUX_L44 INT_L_X26Y89/NR1BEG0 INT_L_X26Y90/IMUX_L16 INT_L_X26Y90/IMUX_L33 INT_L_X26Y90/IMUX_L9 INT_L_X26Y90/NR1END0 INT_L_X26Y91/IMUX_L1 INT_L_X26Y91/SE2END0 INT_L_X26Y92/BYP_ALT5 INT_L_X26Y92/BYP_BOUNCE5 INT_L_X26Y92/ER1END1 INT_L_X26Y92/IMUX_L11 INT_L_X26Y92/IMUX_L12 INT_L_X26Y92/IMUX_L19 INT_L_X26Y92/IMUX_L3 INT_L_X26Y92/IMUX_L31 INT_L_X26Y92/IMUX_L34 INT_L_X26Y92/IMUX_L37 INT_R_X23Y91/ER1BEG1 INT_R_X23Y91/IMUX1 INT_R_X23Y91/IMUX25 INT_R_X23Y91/IMUX33 INT_R_X23Y91/IMUX41 INT_R_X23Y91/IMUX9 INT_R_X23Y91/LOGIC_OUTS4 INT_R_X25Y89/EL1BEG0 INT_R_X25Y89/ER1BEG2 INT_R_X25Y89/IMUX26 INT_R_X25Y89/SE2END1 INT_R_X25Y90/EL1END_S3_0 INT_R_X25Y90/IMUX39 INT_R_X25Y91/EL1END0 INT_R_X25Y91/EL1END_S3_0 INT_R_X25Y91/FAN_BOUNCE_S3_0 INT_R_X25Y91/IMUX14 INT_R_X25Y91/IMUX30 INT_R_X25Y91/IMUX39 INT_R_X25Y91/SE2A0 INT_R_X25Y92/EL1END0 INT_R_X25Y92/ER1BEG1 INT_R_X25Y92/FAN_ALT0 INT_R_X25Y92/FAN_BOUNCE0 INT_R_X25Y92/IMUX0 INT_R_X25Y92/IMUX16 INT_R_X25Y92/IMUX34 INT_R_X25Y92/NE2END1 INT_R_X25Y92/NR1BEG0 INT_R_X25Y92/SE2BEG0 INT_R_X25Y93/IMUX0 INT_R_X25Y93/IMUX16 INT_R_X25Y93/IMUX17 INT_R_X25Y93/IMUX32 INT_R_X25Y93/IMUX33 INT_R_X25Y93/NR1END0 INT_R_X27Y89/EL1END1 INT_R_X27Y89/IMUX11 VBRK_X60Y95/VBRK_ER1BEG1 
pips: CLBLL_R_X23Y91/CLBLL_R.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_R_X23Y91/CLBLL_R.CLBLL_IMUX25->CLBLL_L_B5 CLBLL_R_X23Y91/CLBLL_R.CLBLL_IMUX33->CLBLL_L_C1 CLBLL_R_X23Y91/CLBLL_R.CLBLL_IMUX41->CLBLL_L_D1 CLBLL_R_X23Y91/CLBLL_R.CLBLL_IMUX9->CLBLL_L_A5 CLBLL_R_X23Y91/CLBLL_R.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 CLBLL_R_X25Y89/CLBLL_R.CLBLL_IMUX26->CLBLL_L_B4 CLBLL_R_X25Y90/CLBLL_R.CLBLL_IMUX39->CLBLL_L_D3 CLBLL_R_X25Y91/CLBLL_R.CLBLL_IMUX14->CLBLL_L_B1 CLBLL_R_X25Y91/CLBLL_R.CLBLL_IMUX30->CLBLL_L_C5 CLBLL_R_X25Y91/CLBLL_R.CLBLL_IMUX39->CLBLL_L_D3 CLBLL_R_X25Y92/CLBLL_R.CLBLL_IMUX0->CLBLL_L_A3 CLBLL_R_X25Y92/CLBLL_R.CLBLL_IMUX16->CLBLL_L_B3 CLBLL_R_X25Y92/CLBLL_R.CLBLL_IMUX34->CLBLL_L_C6 CLBLL_R_X25Y93/CLBLL_R.CLBLL_IMUX0->CLBLL_L_A3 CLBLL_R_X25Y93/CLBLL_R.CLBLL_IMUX16->CLBLL_L_B3 CLBLL_R_X25Y93/CLBLL_R.CLBLL_IMUX17->CLBLL_LL_B3 CLBLL_R_X25Y93/CLBLL_R.CLBLL_IMUX32->CLBLL_LL_C1 CLBLL_R_X25Y93/CLBLL_R.CLBLL_IMUX33->CLBLL_L_C1 CLBLL_R_X27Y89/CLBLL_R.CLBLL_IMUX11->CLBLL_LL_A4 CLBLM_L_X24Y89/CLBLM_L.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_L_X24Y89/CLBLM_L.CLBLM_IMUX45->CLBLM_M_D2 CLBLM_L_X24Y90/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_L_X24Y90/CLBLM_L.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_L_X24Y90/CLBLM_L.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_L_X24Y91/CLBLM_L.CLBLM_BYP0->CLBLM_L_AX CLBLM_L_X24Y91/CLBLM_L.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_L_X24Y91/CLBLM_L.CLBLM_IMUX4->CLBLM_M_A6 CLBLM_L_X24Y91/CLBLM_L.CLBLM_IMUX42->CLBLM_L_D6 CLBLM_L_X24Y92/CLBLM_L.CLBLM_IMUX4->CLBLM_M_A6 CLBLM_L_X24Y92/CLBLM_L.CLBLM_IMUX5->CLBLM_L_A6 CLBLM_L_X26Y89/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_L_X26Y89/CLBLM_L.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_L_X26Y89/CLBLM_L.CLBLM_IMUX34->CLBLM_L_C6 CLBLM_L_X26Y89/CLBLM_L.CLBLM_IMUX44->CLBLM_M_D4 CLBLM_L_X26Y90/CLBLM_L.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_L_X26Y90/CLBLM_L.CLBLM_IMUX33->CLBLM_L_C1 CLBLM_L_X26Y90/CLBLM_L.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_L_X26Y91/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X26Y92/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_L_X26Y92/CLBLM_L.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_L_X26Y92/CLBLM_L.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_L_X26Y92/CLBLM_L.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_L_X26Y92/CLBLM_L.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_L_X26Y92/CLBLM_L.CLBLM_IMUX34->CLBLM_L_C6 CLBLM_L_X26Y92/CLBLM_L.CLBLM_IMUX37->CLBLM_L_D4 INT_L_X24Y89/INT_L.SR1END2->>IMUX_L29 INT_L_X24Y89/INT_L.SR1END2->>IMUX_L45 INT_L_X24Y90/INT_L.SL1END1->>IMUX_L11 INT_L_X24Y90/INT_L.SL1END1->>IMUX_L26 INT_L_X24Y90/INT_L.SL1END1->>IMUX_L27 INT_L_X24Y90/INT_L.SL1END1->>SE2BEG1 INT_L_X24Y90/INT_L.SL1END1->>SR1BEG2 INT_L_X24Y91/INT_L.BYP_ALT0->>BYP_L0 INT_L_X24Y91/INT_L.ER1END1->>EL1BEG0 INT_L_X24Y91/INT_L.ER1END1->>FAN_ALT7 INT_L_X24Y91/INT_L.ER1END1->>IMUX_L12 INT_L_X24Y91/INT_L.ER1END1->>IMUX_L4 INT_L_X24Y91/INT_L.ER1END1->>IMUX_L42 INT_L_X24Y91/INT_L.ER1END1->>NE2BEG1 INT_L_X24Y91/INT_L.ER1END1->>NR1BEG1 INT_L_X24Y91/INT_L.ER1END1->>SL1BEG1 INT_L_X24Y91/INT_L.FAN_ALT7->>FAN_BOUNCE7 INT_L_X24Y91/INT_L.FAN_BOUNCE7->>BYP_ALT0 INT_L_X24Y92/INT_L.GFAN1->>IMUX_L4 INT_L_X24Y92/INT_L.GFAN1->>IMUX_L5 INT_L_X24Y92/INT_L.NR1END1->>EL1BEG0 INT_L_X24Y92/INT_L.NR1END1->>GFAN1 INT_L_X26Y89/INT_L.EL1END0->>IMUX_L0 INT_L_X26Y89/INT_L.EL1END0->>IMUX_L16 INT_L_X26Y89/INT_L.EL1END0->>NR1BEG0 INT_L_X26Y89/INT_L.ER1END2->>EL1BEG1 INT_L_X26Y89/INT_L.ER1END2->>FAN_ALT1 INT_L_X26Y89/INT_L.ER1END2->>IMUX_L44 INT_L_X26Y89/INT_L.FAN_ALT1->>FAN_BOUNCE1 INT_L_X26Y89/INT_L.FAN_BOUNCE1->>IMUX_L34 INT_L_X26Y90/INT_L.NR1END0->>IMUX_L16 INT_L_X26Y90/INT_L.NR1END0->>IMUX_L33 INT_L_X26Y90/INT_L.NR1END0->>IMUX_L9 INT_L_X26Y91/INT_L.SE2END0->>IMUX_L1 INT_L_X26Y92/INT_L.BYP_ALT5->>BYP_BOUNCE5 INT_L_X26Y92/INT_L.BYP_BOUNCE5->>IMUX_L31 INT_L_X26Y92/INT_L.BYP_BOUNCE5->>IMUX_L37 INT_L_X26Y92/INT_L.ER1END1->>BYP_ALT5 INT_L_X26Y92/INT_L.ER1END1->>IMUX_L11 INT_L_X26Y92/INT_L.ER1END1->>IMUX_L12 INT_L_X26Y92/INT_L.ER1END1->>IMUX_L19 INT_L_X26Y92/INT_L.ER1END1->>IMUX_L3 INT_L_X26Y92/INT_L.ER1END1->>IMUX_L34 INT_R_X23Y91/INT_R.LOGIC_OUTS4->>ER1BEG1 INT_R_X23Y91/INT_R.LOGIC_OUTS4->>IMUX1 INT_R_X23Y91/INT_R.LOGIC_OUTS4->>IMUX25 INT_R_X23Y91/INT_R.LOGIC_OUTS4->>IMUX33 INT_R_X23Y91/INT_R.LOGIC_OUTS4->>IMUX41 INT_R_X23Y91/INT_R.LOGIC_OUTS4->>IMUX9 INT_R_X25Y89/INT_R.SE2END1->>EL1BEG0 INT_R_X25Y89/INT_R.SE2END1->>ER1BEG2 INT_R_X25Y89/INT_R.SE2END1->>IMUX26 INT_R_X25Y90/INT_R.EL1END_S3_0->>IMUX39 INT_R_X25Y91/INT_R.EL1END_S3_0->>IMUX39 INT_R_X25Y91/INT_R.FAN_BOUNCE_S3_0->>IMUX14 INT_R_X25Y91/INT_R.FAN_BOUNCE_S3_0->>IMUX30 INT_R_X25Y92/INT_R.EL1END0->>ER1BEG1 INT_R_X25Y92/INT_R.EL1END0->>FAN_ALT0 INT_R_X25Y92/INT_R.EL1END0->>IMUX0 INT_R_X25Y92/INT_R.EL1END0->>IMUX16 INT_R_X25Y92/INT_R.EL1END0->>NR1BEG0 INT_R_X25Y92/INT_R.EL1END0->>SE2BEG0 INT_R_X25Y92/INT_R.FAN_ALT0->>FAN_BOUNCE0 INT_R_X25Y92/INT_R.NE2END1->>IMUX34 INT_R_X25Y93/INT_R.NR1END0->>IMUX0 INT_R_X25Y93/INT_R.NR1END0->>IMUX16 INT_R_X25Y93/INT_R.NR1END0->>IMUX17 INT_R_X25Y93/INT_R.NR1END0->>IMUX32 INT_R_X25Y93/INT_R.NR1END0->>IMUX33 INT_R_X27Y89/INT_R.EL1END1->>IMUX11 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 46, 

lcd/display_state[3] - 
wires: CLBLL_R_X23Y90/CLBLL_EL1BEG3 CLBLL_R_X23Y91/CLBLL_EE2BEG0 CLBLL_R_X23Y91/CLBLL_IMUX0 CLBLL_R_X23Y91/CLBLL_IMUX16 CLBLL_R_X23Y91/CLBLL_IMUX20 CLBLL_R_X23Y91/CLBLL_IMUX42 CLBLL_R_X23Y91/CLBLL_LOGIC_OUTS0 CLBLL_R_X23Y91/CLBLL_L_A3 CLBLL_R_X23Y91/CLBLL_L_AQ CLBLL_R_X23Y91/CLBLL_L_B3 CLBLL_R_X23Y91/CLBLL_L_C2 CLBLL_R_X23Y91/CLBLL_L_D6 CLBLL_R_X23Y92/CLBLL_NE2A0 CLBLL_R_X25Y89/CLBLL_IMUX10 CLBLL_R_X25Y89/CLBLL_IMUX41 CLBLL_R_X25Y89/CLBLL_L_A4 CLBLL_R_X25Y89/CLBLL_L_D1 CLBLL_R_X25Y89/CLBLL_SE2A0 CLBLL_R_X25Y89/CLBLL_WL1END0 CLBLL_R_X25Y90/CLBLL_ER1BEG3 CLBLL_R_X25Y90/CLBLL_IMUX36 CLBLL_R_X25Y90/CLBLL_L_D2 CLBLL_R_X25Y91/CLBLL_IMUX25 CLBLL_R_X25Y91/CLBLL_IMUX33 CLBLL_R_X25Y91/CLBLL_IMUX41 CLBLL_R_X25Y91/CLBLL_L_B5 CLBLL_R_X25Y91/CLBLL_L_C1 CLBLL_R_X25Y91/CLBLL_L_D1 CLBLL_R_X25Y92/CLBLL_EE2A0 CLBLL_R_X25Y92/CLBLL_IMUX25 CLBLL_R_X25Y92/CLBLL_IMUX33 CLBLL_R_X25Y92/CLBLL_IMUX9 CLBLL_R_X25Y92/CLBLL_L_A5 CLBLL_R_X25Y92/CLBLL_L_B5 CLBLL_R_X25Y92/CLBLL_L_C1 CLBLL_R_X25Y93/CLBLL_IMUX1 CLBLL_R_X25Y93/CLBLL_IMUX13 CLBLL_R_X25Y93/CLBLL_IMUX21 CLBLL_R_X25Y93/CLBLL_IMUX24 CLBLL_R_X25Y93/CLBLL_IMUX46 CLBLL_R_X25Y93/CLBLL_IMUX5 CLBLL_R_X25Y93/CLBLL_LL_A3 CLBLL_R_X25Y93/CLBLL_LL_B5 CLBLL_R_X25Y93/CLBLL_L_A6 CLBLL_R_X25Y93/CLBLL_L_B6 CLBLL_R_X25Y93/CLBLL_L_C4 CLBLL_R_X25Y93/CLBLL_L_D5 CLBLM_L_X24Y89/CLBLM_IMUX22 CLBLM_L_X24Y89/CLBLM_IMUX38 CLBLM_L_X24Y89/CLBLM_M_C3 CLBLM_L_X24Y89/CLBLM_M_D3 CLBLM_L_X24Y90/CLBLM_EL1BEG3 CLBLM_L_X24Y90/CLBLM_IMUX14 CLBLM_L_X24Y90/CLBLM_IMUX15 CLBLM_L_X24Y90/CLBLM_IMUX7 CLBLM_L_X24Y90/CLBLM_L_B1 CLBLM_L_X24Y90/CLBLM_M_A1 CLBLM_L_X24Y90/CLBLM_M_B1 CLBLM_L_X24Y91/CLBLM_EE2BEG0 CLBLM_L_X24Y91/CLBLM_IMUX11 CLBLM_L_X24Y91/CLBLM_IMUX18 CLBLM_L_X24Y91/CLBLM_IMUX19 CLBLM_L_X24Y91/CLBLM_IMUX3 CLBLM_L_X24Y91/CLBLM_IMUX39 CLBLM_L_X24Y91/CLBLM_L_A2 CLBLM_L_X24Y91/CLBLM_L_B2 CLBLM_L_X24Y91/CLBLM_L_D3 CLBLM_L_X24Y91/CLBLM_M_A4 CLBLM_L_X24Y91/CLBLM_M_B2 CLBLM_L_X24Y92/CLBLM_IMUX1 CLBLM_L_X24Y92/CLBLM_IMUX9 CLBLM_L_X24Y92/CLBLM_L_A5 CLBLM_L_X24Y92/CLBLM_M_A3 CLBLM_L_X24Y92/CLBLM_NE2A0 CLBLM_L_X26Y89/CLBLM_IMUX19 CLBLM_L_X26Y89/CLBLM_IMUX24 CLBLM_L_X26Y89/CLBLM_IMUX3 CLBLM_L_X26Y89/CLBLM_IMUX30 CLBLM_L_X26Y89/CLBLM_IMUX39 CLBLM_L_X26Y89/CLBLM_IMUX43 CLBLM_L_X26Y89/CLBLM_L_A2 CLBLM_L_X26Y89/CLBLM_L_B2 CLBLM_L_X26Y89/CLBLM_L_C5 CLBLM_L_X26Y89/CLBLM_L_D3 CLBLM_L_X26Y89/CLBLM_M_B5 CLBLM_L_X26Y89/CLBLM_M_D6 CLBLM_L_X26Y89/CLBLM_SE2A0 CLBLM_L_X26Y89/CLBLM_WL1END0 CLBLM_L_X26Y90/CLBLM_ER1BEG3 CLBLM_L_X26Y90/CLBLM_IMUX10 CLBLM_L_X26Y90/CLBLM_IMUX15 CLBLM_L_X26Y90/CLBLM_IMUX25 CLBLM_L_X26Y90/CLBLM_IMUX30 CLBLM_L_X26Y90/CLBLM_L_A4 CLBLM_L_X26Y90/CLBLM_L_B5 CLBLM_L_X26Y90/CLBLM_L_C5 CLBLM_L_X26Y90/CLBLM_M_B1 CLBLM_L_X26Y91/CLBLM_IMUX8 CLBLM_L_X26Y91/CLBLM_M_A5 CLBLM_L_X26Y92/CLBLM_EE2A0 CLBLM_L_X26Y92/CLBLM_IMUX1 CLBLM_L_X26Y92/CLBLM_IMUX16 CLBLM_L_X26Y92/CLBLM_IMUX24 CLBLM_L_X26Y92/CLBLM_IMUX32 CLBLM_L_X26Y92/CLBLM_IMUX33 CLBLM_L_X26Y92/CLBLM_IMUX41 CLBLM_L_X26Y92/CLBLM_IMUX9 CLBLM_L_X26Y92/CLBLM_L_A5 CLBLM_L_X26Y92/CLBLM_L_B3 CLBLM_L_X26Y92/CLBLM_L_C1 CLBLM_L_X26Y92/CLBLM_L_D1 CLBLM_L_X26Y92/CLBLM_M_A3 CLBLM_L_X26Y92/CLBLM_M_B5 CLBLM_L_X26Y92/CLBLM_M_C1 INT_L_X24Y89/ER1BEG_S0 INT_L_X24Y89/IMUX_L22 INT_L_X24Y89/IMUX_L38 INT_L_X24Y89/SL1END3 INT_L_X24Y90/EL1BEG2 INT_L_X24Y90/EL1END3 INT_L_X24Y90/ER1BEG0 INT_L_X24Y90/IMUX_L14 INT_L_X24Y90/IMUX_L15 INT_L_X24Y90/IMUX_L7 INT_L_X24Y90/SL1BEG3 INT_L_X24Y91/EE2A0 INT_L_X24Y91/IMUX_L11 INT_L_X24Y91/IMUX_L18 INT_L_X24Y91/IMUX_L19 INT_L_X24Y91/IMUX_L3 INT_L_X24Y91/IMUX_L39 INT_L_X24Y91/NE2END_S3_0 INT_L_X24Y91/WR1END1 INT_L_X24Y92/EE2BEG0 INT_L_X24Y92/IMUX_L1 INT_L_X24Y92/IMUX_L9 INT_L_X24Y92/NE2END0 INT_L_X26Y89/BYP_ALT2 INT_L_X26Y89/BYP_ALT3 INT_L_X26Y89/BYP_BOUNCE2 INT_L_X26Y89/BYP_BOUNCE3 INT_L_X26Y89/IMUX_L19 INT_L_X26Y89/IMUX_L24 INT_L_X26Y89/IMUX_L3 INT_L_X26Y89/IMUX_L30 INT_L_X26Y89/IMUX_L39 INT_L_X26Y89/IMUX_L43 INT_L_X26Y89/SE2END0 INT_L_X26Y89/SR1END1 INT_L_X26Y89/WL1BEG0 INT_L_X26Y90/BYP_BOUNCE_N3_2 INT_L_X26Y90/BYP_BOUNCE_N3_3 INT_L_X26Y90/ER1END3 INT_L_X26Y90/IMUX_L10 INT_L_X26Y90/IMUX_L15 INT_L_X26Y90/IMUX_L25 INT_L_X26Y90/IMUX_L30 INT_L_X26Y90/SR1BEG1 INT_L_X26Y90/SS2END0 INT_L_X26Y91/ER1END_N3_3 INT_L_X26Y91/IMUX_L8 INT_L_X26Y91/SS2A0 INT_L_X26Y92/EE2END0 INT_L_X26Y92/IMUX_L1 INT_L_X26Y92/IMUX_L16 INT_L_X26Y92/IMUX_L24 INT_L_X26Y92/IMUX_L32 INT_L_X26Y92/IMUX_L33 INT_L_X26Y92/IMUX_L41 INT_L_X26Y92/IMUX_L9 INT_L_X26Y92/SS2BEG0 INT_R_X23Y90/EL1BEG3 INT_R_X23Y91/BYP_ALT0 INT_R_X23Y91/BYP_BOUNCE0 INT_R_X23Y91/EE2BEG0 INT_R_X23Y91/EL1BEG_N3 INT_R_X23Y91/IMUX0 INT_R_X23Y91/IMUX16 INT_R_X23Y91/IMUX20 INT_R_X23Y91/IMUX42 INT_R_X23Y91/LOGIC_OUTS0 INT_R_X23Y91/NE2BEG0 INT_R_X23Y92/NE2A0 INT_R_X25Y89/IMUX10 INT_R_X25Y89/IMUX41 INT_R_X25Y89/SE2A0 INT_R_X25Y89/WL1END0 INT_R_X25Y90/EL1END2 INT_R_X25Y90/ER1BEG3 INT_R_X25Y90/ER1END0 INT_R_X25Y90/IMUX36 INT_R_X25Y90/SE2BEG0 INT_R_X25Y91/EE2END0 INT_R_X25Y91/IMUX25 INT_R_X25Y91/IMUX33 INT_R_X25Y91/IMUX41 INT_R_X25Y91/NN2BEG0 INT_R_X25Y91/NR1BEG0 INT_R_X25Y91/WR1BEG1 INT_R_X25Y92/EE2A0 INT_R_X25Y92/IMUX25 INT_R_X25Y92/IMUX33 INT_R_X25Y92/IMUX9 INT_R_X25Y92/NN2A0 INT_R_X25Y92/NN2END_S2_0 INT_R_X25Y92/NR1END0 INT_R_X25Y93/IMUX1 INT_R_X25Y93/IMUX13 INT_R_X25Y93/IMUX21 INT_R_X25Y93/IMUX24 INT_R_X25Y93/IMUX46 INT_R_X25Y93/IMUX5 INT_R_X25Y93/NL1BEG_N3 INT_R_X25Y93/NN2END0 VBRK_X60Y94/VBRK_EL1BEG3 VBRK_X60Y95/VBRK_EE2BEG0 VBRK_X60Y96/VBRK_NE2A0 
pips: CLBLL_R_X23Y91/CLBLL_R.CLBLL_IMUX0->CLBLL_L_A3 CLBLL_R_X23Y91/CLBLL_R.CLBLL_IMUX16->CLBLL_L_B3 CLBLL_R_X23Y91/CLBLL_R.CLBLL_IMUX20->CLBLL_L_C2 CLBLL_R_X23Y91/CLBLL_R.CLBLL_IMUX42->CLBLL_L_D6 CLBLL_R_X23Y91/CLBLL_R.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 CLBLL_R_X25Y89/CLBLL_R.CLBLL_IMUX10->CLBLL_L_A4 CLBLL_R_X25Y89/CLBLL_R.CLBLL_IMUX41->CLBLL_L_D1 CLBLL_R_X25Y90/CLBLL_R.CLBLL_IMUX36->CLBLL_L_D2 CLBLL_R_X25Y91/CLBLL_R.CLBLL_IMUX25->CLBLL_L_B5 CLBLL_R_X25Y91/CLBLL_R.CLBLL_IMUX33->CLBLL_L_C1 CLBLL_R_X25Y91/CLBLL_R.CLBLL_IMUX41->CLBLL_L_D1 CLBLL_R_X25Y92/CLBLL_R.CLBLL_IMUX25->CLBLL_L_B5 CLBLL_R_X25Y92/CLBLL_R.CLBLL_IMUX33->CLBLL_L_C1 CLBLL_R_X25Y92/CLBLL_R.CLBLL_IMUX9->CLBLL_L_A5 CLBLL_R_X25Y93/CLBLL_R.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_R_X25Y93/CLBLL_R.CLBLL_IMUX13->CLBLL_L_B6 CLBLL_R_X25Y93/CLBLL_R.CLBLL_IMUX21->CLBLL_L_C4 CLBLL_R_X25Y93/CLBLL_R.CLBLL_IMUX24->CLBLL_LL_B5 CLBLL_R_X25Y93/CLBLL_R.CLBLL_IMUX46->CLBLL_L_D5 CLBLL_R_X25Y93/CLBLL_R.CLBLL_IMUX5->CLBLL_L_A6 CLBLM_L_X24Y89/CLBLM_L.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_L_X24Y89/CLBLM_L.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_L_X24Y90/CLBLM_L.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_L_X24Y90/CLBLM_L.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_L_X24Y90/CLBLM_L.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_L_X24Y91/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_L_X24Y91/CLBLM_L.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_L_X24Y91/CLBLM_L.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_L_X24Y91/CLBLM_L.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_L_X24Y91/CLBLM_L.CLBLM_IMUX39->CLBLM_L_D3 CLBLM_L_X24Y92/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X24Y92/CLBLM_L.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_L_X26Y89/CLBLM_L.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_L_X26Y89/CLBLM_L.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_L_X26Y89/CLBLM_L.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_L_X26Y89/CLBLM_L.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_L_X26Y89/CLBLM_L.CLBLM_IMUX39->CLBLM_L_D3 CLBLM_L_X26Y89/CLBLM_L.CLBLM_IMUX43->CLBLM_M_D6 CLBLM_L_X26Y90/CLBLM_L.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_L_X26Y90/CLBLM_L.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_L_X26Y90/CLBLM_L.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_L_X26Y90/CLBLM_L.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_L_X26Y91/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_L_X26Y92/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X26Y92/CLBLM_L.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_L_X26Y92/CLBLM_L.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_L_X26Y92/CLBLM_L.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_L_X26Y92/CLBLM_L.CLBLM_IMUX33->CLBLM_L_C1 CLBLM_L_X26Y92/CLBLM_L.CLBLM_IMUX41->CLBLM_L_D1 CLBLM_L_X26Y92/CLBLM_L.CLBLM_IMUX9->CLBLM_L_A5 INT_L_X24Y89/INT_L.SL1END3->>ER1BEG_S0 INT_L_X24Y89/INT_L.SL1END3->>IMUX_L22 INT_L_X24Y89/INT_L.SL1END3->>IMUX_L38 INT_L_X24Y90/INT_L.EL1END3->>EL1BEG2 INT_L_X24Y90/INT_L.EL1END3->>IMUX_L14 INT_L_X24Y90/INT_L.EL1END3->>IMUX_L15 INT_L_X24Y90/INT_L.EL1END3->>IMUX_L7 INT_L_X24Y90/INT_L.EL1END3->>SL1BEG3 INT_L_X24Y91/INT_L.NE2END_S3_0->>IMUX_L39 INT_L_X24Y91/INT_L.WR1END1->>IMUX_L11 INT_L_X24Y91/INT_L.WR1END1->>IMUX_L18 INT_L_X24Y91/INT_L.WR1END1->>IMUX_L19 INT_L_X24Y91/INT_L.WR1END1->>IMUX_L3 INT_L_X24Y92/INT_L.NE2END0->>EE2BEG0 INT_L_X24Y92/INT_L.NE2END0->>IMUX_L1 INT_L_X24Y92/INT_L.NE2END0->>IMUX_L9 INT_L_X26Y89/INT_L.BYP_ALT2->>BYP_BOUNCE2 INT_L_X26Y89/INT_L.BYP_ALT3->>BYP_BOUNCE3 INT_L_X26Y89/INT_L.BYP_BOUNCE2->>BYP_ALT3 INT_L_X26Y89/INT_L.BYP_BOUNCE2->>IMUX_L30 INT_L_X26Y89/INT_L.BYP_BOUNCE3->>IMUX_L39 INT_L_X26Y89/INT_L.SE2END0->>IMUX_L24 INT_L_X26Y89/INT_L.SR1END1->>BYP_ALT2 INT_L_X26Y89/INT_L.SR1END1->>IMUX_L19 INT_L_X26Y89/INT_L.SR1END1->>IMUX_L3 INT_L_X26Y89/INT_L.SR1END1->>IMUX_L43 INT_L_X26Y89/INT_L.SR1END1->>WL1BEG0 INT_L_X26Y90/INT_L.ER1END3->>IMUX_L15 INT_L_X26Y90/INT_L.ER1END3->>IMUX_L30 INT_L_X26Y90/INT_L.SS2END0->>IMUX_L10 INT_L_X26Y90/INT_L.SS2END0->>IMUX_L25 INT_L_X26Y90/INT_L.SS2END0->>SR1BEG1 INT_L_X26Y91/INT_L.ER1END_N3_3->>IMUX_L8 INT_L_X26Y92/INT_L.EE2END0->>IMUX_L1 INT_L_X26Y92/INT_L.EE2END0->>IMUX_L16 INT_L_X26Y92/INT_L.EE2END0->>IMUX_L24 INT_L_X26Y92/INT_L.EE2END0->>IMUX_L32 INT_L_X26Y92/INT_L.EE2END0->>IMUX_L33 INT_L_X26Y92/INT_L.EE2END0->>IMUX_L41 INT_L_X26Y92/INT_L.EE2END0->>IMUX_L9 INT_L_X26Y92/INT_L.EE2END0->>SS2BEG0 INT_R_X23Y91/INT_R.BYP_ALT0->>BYP_BOUNCE0 INT_R_X23Y91/INT_R.BYP_BOUNCE0->>IMUX20 INT_R_X23Y91/INT_R.BYP_BOUNCE0->>IMUX42 INT_R_X23Y91/INT_R.LOGIC_OUTS0->>BYP_ALT0 INT_R_X23Y91/INT_R.LOGIC_OUTS0->>EE2BEG0 INT_R_X23Y91/INT_R.LOGIC_OUTS0->>EL1BEG_N3 INT_R_X23Y91/INT_R.LOGIC_OUTS0->>IMUX0 INT_R_X23Y91/INT_R.LOGIC_OUTS0->>IMUX16 INT_R_X23Y91/INT_R.LOGIC_OUTS0->>NE2BEG0 INT_R_X25Y89/INT_R.WL1END0->>IMUX10 INT_R_X25Y89/INT_R.WL1END0->>IMUX41 INT_R_X25Y90/INT_R.EL1END2->>ER1BEG3 INT_R_X25Y90/INT_R.EL1END2->>IMUX36 INT_R_X25Y90/INT_R.ER1END0->>SE2BEG0 INT_R_X25Y91/INT_R.EE2END0->>IMUX25 INT_R_X25Y91/INT_R.EE2END0->>IMUX33 INT_R_X25Y91/INT_R.EE2END0->>IMUX41 INT_R_X25Y91/INT_R.EE2END0->>NN2BEG0 INT_R_X25Y91/INT_R.EE2END0->>NR1BEG0 INT_R_X25Y91/INT_R.EE2END0->>WR1BEG1 INT_R_X25Y92/INT_R.NR1END0->>IMUX25 INT_R_X25Y92/INT_R.NR1END0->>IMUX33 INT_R_X25Y92/INT_R.NR1END0->>IMUX9 INT_R_X25Y93/INT_R.NL1BEG_N3->>IMUX13 INT_R_X25Y93/INT_R.NL1BEG_N3->>IMUX21 INT_R_X25Y93/INT_R.NL1BEG_N3->>IMUX46 INT_R_X25Y93/INT_R.NL1BEG_N3->>IMUX5 INT_R_X25Y93/INT_R.NN2END0->>IMUX1 INT_R_X25Y93/INT_R.NN2END0->>IMUX24 INT_R_X25Y93/INT_R.NN2END0->>NL1BEG_N3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 50, 

lcd_we - 
wires: CLBLL_R_X23Y91/CLBLL_EL1BEG2 CLBLL_R_X23Y91/CLBLL_IMUX30 CLBLL_R_X23Y91/CLBLL_L_C5 CLBLM_L_X22Y90/CLBLM_LOGIC_OUTS12 CLBLM_L_X22Y90/CLBLM_M_A CLBLM_L_X24Y91/CLBLM_EL1BEG2 CLBLM_L_X24Y91/CLBLM_IMUX20 CLBLM_L_X24Y91/CLBLM_L_C2 INT_L_X22Y90/LOGIC_OUTS_L12 INT_L_X22Y90/NE2BEG0 INT_L_X22Y91/NE2A0 INT_L_X24Y91/EL1END2 INT_L_X24Y91/IMUX_L20 INT_R_X23Y90/NE2END_S3_0 INT_R_X23Y91/EL1BEG2 INT_R_X23Y91/IMUX30 INT_R_X23Y91/NE2END0 INT_R_X23Y91/NL1BEG_N3 VBRK_X60Y95/VBRK_EL1BEG2 
pips: CLBLL_R_X23Y91/CLBLL_R.CLBLL_IMUX30->CLBLL_L_C5 CLBLM_L_X22Y90/CLBLM_L.CLBLM_M_A->CLBLM_LOGIC_OUTS12 CLBLM_L_X24Y91/CLBLM_L.CLBLM_IMUX20->CLBLM_L_C2 INT_L_X22Y90/INT_L.LOGIC_OUTS_L12->>NE2BEG0 INT_L_X24Y91/INT_L.EL1END2->>IMUX_L20 INT_R_X23Y91/INT_R.NE2END0->>NL1BEG_N3 INT_R_X23Y91/INT_R.NL1BEG_N3->>EL1BEG2 INT_R_X23Y91/INT_R.NL1BEG_N3->>IMUX30 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

lcd/display_state[1] - 
wires: CLBLL_R_X23Y90/CLBLL_SE2A0 CLBLL_R_X23Y91/CLBLL_EE2BEG3 CLBLL_R_X23Y91/CLBLL_IMUX10 CLBLL_R_X23Y91/CLBLL_IMUX26 CLBLL_R_X23Y91/CLBLL_IMUX34 CLBLL_R_X23Y91/CLBLL_IMUX39 CLBLL_R_X23Y91/CLBLL_IMUX7 CLBLL_R_X23Y91/CLBLL_LL_A1 CLBLL_R_X23Y91/CLBLL_LOGIC_OUTS3 CLBLL_R_X23Y91/CLBLL_L_A4 CLBLL_R_X23Y91/CLBLL_L_B4 CLBLL_R_X23Y91/CLBLL_L_C6 CLBLL_R_X23Y91/CLBLL_L_D3 CLBLL_R_X23Y91/CLBLL_L_DQ CLBLL_R_X23Y92/CLBLL_ER1BEG0 CLBLL_R_X25Y89/CLBLL_IMUX25 CLBLL_R_X25Y89/CLBLL_IMUX33 CLBLL_R_X25Y89/CLBLL_L_B5 CLBLL_R_X25Y89/CLBLL_L_C1 CLBLL_R_X25Y89/CLBLL_SW2A0 CLBLL_R_X25Y90/CLBLL_IMUX46 CLBLL_R_X25Y90/CLBLL_L_D5 CLBLL_R_X25Y90/CLBLL_SE2A3 CLBLL_R_X25Y90/CLBLL_WL1END3 CLBLL_R_X25Y91/CLBLL_IMUX23 CLBLL_R_X25Y91/CLBLL_IMUX26 CLBLL_R_X25Y91/CLBLL_IMUX46 CLBLL_R_X25Y91/CLBLL_L_B4 CLBLL_R_X25Y91/CLBLL_L_C3 CLBLL_R_X25Y91/CLBLL_L_D5 CLBLL_R_X25Y92/CLBLL_ER1BEG0 CLBLL_R_X25Y92/CLBLL_IMUX10 CLBLL_R_X25Y92/CLBLL_IMUX23 CLBLL_R_X25Y92/CLBLL_IMUX26 CLBLL_R_X25Y92/CLBLL_L_A4 CLBLL_R_X25Y92/CLBLL_L_B4 CLBLL_R_X25Y92/CLBLL_L_C3 CLBLL_R_X25Y92/CLBLL_NE2A3 CLBLL_R_X25Y93/CLBLL_IMUX15 CLBLL_R_X25Y93/CLBLL_IMUX19 CLBLL_R_X25Y93/CLBLL_IMUX20 CLBLL_R_X25Y93/CLBLL_IMUX22 CLBLL_R_X25Y93/CLBLL_IMUX3 CLBLL_R_X25Y93/CLBLL_LL_B1 CLBLL_R_X25Y93/CLBLL_LL_C3 CLBLL_R_X25Y93/CLBLL_L_A2 CLBLL_R_X25Y93/CLBLL_L_B2 CLBLL_R_X25Y93/CLBLL_L_C2 CLBLM_L_X24Y89/CLBLM_IMUX32 CLBLM_L_X24Y89/CLBLM_IMUX40 CLBLM_L_X24Y89/CLBLM_M_C1 CLBLM_L_X24Y89/CLBLM_M_D1 CLBLM_L_X24Y90/CLBLM_IMUX1 CLBLM_L_X24Y90/CLBLM_IMUX17 CLBLM_L_X24Y90/CLBLM_IMUX25 CLBLM_L_X24Y90/CLBLM_L_B5 CLBLM_L_X24Y90/CLBLM_M_A3 CLBLM_L_X24Y90/CLBLM_M_B3 CLBLM_L_X24Y90/CLBLM_SE2A0 CLBLM_L_X24Y91/CLBLM_EE2BEG3 CLBLM_L_X24Y91/CLBLM_IMUX1 CLBLM_L_X24Y91/CLBLM_IMUX16 CLBLM_L_X24Y91/CLBLM_IMUX17 CLBLM_L_X24Y91/CLBLM_IMUX33 CLBLM_L_X24Y91/CLBLM_IMUX9 CLBLM_L_X24Y91/CLBLM_L_A5 CLBLM_L_X24Y91/CLBLM_L_B3 CLBLM_L_X24Y91/CLBLM_L_C1 CLBLM_L_X24Y91/CLBLM_M_A3 CLBLM_L_X24Y91/CLBLM_M_B3 CLBLM_L_X24Y92/CLBLM_ER1BEG0 CLBLM_L_X24Y92/CLBLM_IMUX10 CLBLM_L_X24Y92/CLBLM_IMUX2 CLBLM_L_X24Y92/CLBLM_L_A4 CLBLM_L_X24Y92/CLBLM_M_A2 CLBLM_L_X26Y89/CLBLM_IMUX10 CLBLM_L_X26Y89/CLBLM_IMUX25 CLBLM_L_X26Y89/CLBLM_IMUX40 CLBLM_L_X26Y89/CLBLM_L_A4 CLBLM_L_X26Y89/CLBLM_L_B5 CLBLM_L_X26Y89/CLBLM_M_D1 CLBLM_L_X26Y89/CLBLM_SW2A0 CLBLM_L_X26Y90/CLBLM_IMUX14 CLBLM_L_X26Y90/CLBLM_IMUX23 CLBLM_L_X26Y90/CLBLM_IMUX6 CLBLM_L_X26Y90/CLBLM_L_A1 CLBLM_L_X26Y90/CLBLM_L_B1 CLBLM_L_X26Y90/CLBLM_L_C3 CLBLM_L_X26Y90/CLBLM_SE2A3 CLBLM_L_X26Y90/CLBLM_WL1END3 CLBLM_L_X26Y91/CLBLM_IMUX2 CLBLM_L_X26Y91/CLBLM_M_A2 CLBLM_L_X26Y92/CLBLM_ER1BEG0 CLBLM_L_X26Y92/CLBLM_IMUX10 CLBLM_L_X26Y92/CLBLM_IMUX18 CLBLM_L_X26Y92/CLBLM_IMUX20 CLBLM_L_X26Y92/CLBLM_IMUX25 CLBLM_L_X26Y92/CLBLM_IMUX29 CLBLM_L_X26Y92/CLBLM_IMUX46 CLBLM_L_X26Y92/CLBLM_IMUX7 CLBLM_L_X26Y92/CLBLM_L_A4 CLBLM_L_X26Y92/CLBLM_L_B5 CLBLM_L_X26Y92/CLBLM_L_C2 CLBLM_L_X26Y92/CLBLM_L_D5 CLBLM_L_X26Y92/CLBLM_M_A1 CLBLM_L_X26Y92/CLBLM_M_B2 CLBLM_L_X26Y92/CLBLM_M_C2 CLBLM_L_X26Y92/CLBLM_NE2A3 INT_L_X24Y89/IMUX_L32 INT_L_X24Y89/IMUX_L40 INT_L_X24Y89/SS2END0 INT_L_X24Y90/IMUX_L1 INT_L_X24Y90/IMUX_L17 INT_L_X24Y90/IMUX_L25 INT_L_X24Y90/SE2END0 INT_L_X24Y90/SS2A0 INT_L_X24Y91/EE2A3 INT_L_X24Y91/IMUX_L1 INT_L_X24Y91/IMUX_L16 INT_L_X24Y91/IMUX_L17 INT_L_X24Y91/IMUX_L33 INT_L_X24Y91/IMUX_L9 INT_L_X24Y91/SL1END0 INT_L_X24Y91/SS2BEG0 INT_L_X24Y92/ER1END0 INT_L_X24Y92/IMUX_L10 INT_L_X24Y92/IMUX_L2 INT_L_X24Y92/SL1BEG0 INT_L_X26Y89/IMUX_L10 INT_L_X26Y89/IMUX_L25 INT_L_X26Y89/IMUX_L40 INT_L_X26Y89/SS2END0 INT_L_X26Y89/SW2A0 INT_L_X26Y90/IMUX_L14 INT_L_X26Y90/IMUX_L23 INT_L_X26Y90/IMUX_L6 INT_L_X26Y90/SE2END3 INT_L_X26Y90/SL1END0 INT_L_X26Y90/SS2A0 INT_L_X26Y90/SW2BEG0 INT_L_X26Y90/WL1BEG3 INT_L_X26Y91/BYP_ALT0 INT_L_X26Y91/BYP_BOUNCE0 INT_L_X26Y91/IMUX_L2 INT_L_X26Y91/SL1BEG0 INT_L_X26Y91/SL1END0 INT_L_X26Y91/SS2BEG0 INT_L_X26Y91/WL1BEG_N3 INT_L_X26Y92/ER1END0 INT_L_X26Y92/FAN_ALT1 INT_L_X26Y92/FAN_BOUNCE1 INT_L_X26Y92/IMUX_L10 INT_L_X26Y92/IMUX_L18 INT_L_X26Y92/IMUX_L20 INT_L_X26Y92/IMUX_L25 INT_L_X26Y92/IMUX_L29 INT_L_X26Y92/IMUX_L46 INT_L_X26Y92/IMUX_L7 INT_L_X26Y92/NE2END3 INT_L_X26Y92/SL1BEG0 INT_R_X23Y90/SE2A0 INT_R_X23Y91/EE2BEG3 INT_R_X23Y91/ER1BEG_S0 INT_R_X23Y91/IMUX10 INT_R_X23Y91/IMUX26 INT_R_X23Y91/IMUX34 INT_R_X23Y91/IMUX39 INT_R_X23Y91/IMUX7 INT_R_X23Y91/LOGIC_OUTS3 INT_R_X23Y91/SE2BEG0 INT_R_X23Y91/SR1BEG_S0 INT_R_X23Y92/ER1BEG0 INT_R_X25Y89/IMUX25 INT_R_X25Y89/IMUX33 INT_R_X25Y89/SW2END0 INT_R_X25Y90/IMUX46 INT_R_X25Y90/SE2A3 INT_R_X25Y90/WL1END3 INT_R_X25Y91/EE2END3 INT_R_X25Y91/ER1BEG_S0 INT_R_X25Y91/FAN_ALT1 INT_R_X25Y91/FAN_BOUNCE1 INT_R_X25Y91/IMUX23 INT_R_X25Y91/IMUX26 INT_R_X25Y91/IMUX46 INT_R_X25Y91/NE2BEG3 INT_R_X25Y91/NN2BEG3 INT_R_X25Y91/NR1BEG3 INT_R_X25Y91/SE2BEG3 INT_R_X25Y91/WL1END_N1_3 INT_R_X25Y92/ER1BEG0 INT_R_X25Y92/FAN_ALT1 INT_R_X25Y92/FAN_BOUNCE1 INT_R_X25Y92/IMUX10 INT_R_X25Y92/IMUX23 INT_R_X25Y92/IMUX26 INT_R_X25Y92/NE2A3 INT_R_X25Y92/NL1BEG2 INT_R_X25Y92/NN2A3 INT_R_X25Y92/NR1END3 INT_R_X25Y93/IMUX15 INT_R_X25Y93/IMUX19 INT_R_X25Y93/IMUX20 INT_R_X25Y93/IMUX22 INT_R_X25Y93/IMUX3 INT_R_X25Y93/NL1END2 INT_R_X25Y93/NN2END3 VBRK_X60Y94/VBRK_SE2A0 VBRK_X60Y95/VBRK_EE2BEG3 VBRK_X60Y96/VBRK_ER1BEG0 
pips: CLBLL_R_X23Y91/CLBLL_R.CLBLL_IMUX10->CLBLL_L_A4 CLBLL_R_X23Y91/CLBLL_R.CLBLL_IMUX26->CLBLL_L_B4 CLBLL_R_X23Y91/CLBLL_R.CLBLL_IMUX34->CLBLL_L_C6 CLBLL_R_X23Y91/CLBLL_R.CLBLL_IMUX39->CLBLL_L_D3 CLBLL_R_X23Y91/CLBLL_R.CLBLL_IMUX7->CLBLL_LL_A1 CLBLL_R_X23Y91/CLBLL_R.CLBLL_L_DQ->CLBLL_LOGIC_OUTS3 CLBLL_R_X25Y89/CLBLL_R.CLBLL_IMUX25->CLBLL_L_B5 CLBLL_R_X25Y89/CLBLL_R.CLBLL_IMUX33->CLBLL_L_C1 CLBLL_R_X25Y90/CLBLL_R.CLBLL_IMUX46->CLBLL_L_D5 CLBLL_R_X25Y91/CLBLL_R.CLBLL_IMUX23->CLBLL_L_C3 CLBLL_R_X25Y91/CLBLL_R.CLBLL_IMUX26->CLBLL_L_B4 CLBLL_R_X25Y91/CLBLL_R.CLBLL_IMUX46->CLBLL_L_D5 CLBLL_R_X25Y92/CLBLL_R.CLBLL_IMUX10->CLBLL_L_A4 CLBLL_R_X25Y92/CLBLL_R.CLBLL_IMUX23->CLBLL_L_C3 CLBLL_R_X25Y92/CLBLL_R.CLBLL_IMUX26->CLBLL_L_B4 CLBLL_R_X25Y93/CLBLL_R.CLBLL_IMUX15->CLBLL_LL_B1 CLBLL_R_X25Y93/CLBLL_R.CLBLL_IMUX19->CLBLL_L_B2 CLBLL_R_X25Y93/CLBLL_R.CLBLL_IMUX20->CLBLL_L_C2 CLBLL_R_X25Y93/CLBLL_R.CLBLL_IMUX22->CLBLL_LL_C3 CLBLL_R_X25Y93/CLBLL_R.CLBLL_IMUX3->CLBLL_L_A2 CLBLM_L_X24Y89/CLBLM_L.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_L_X24Y89/CLBLM_L.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_L_X24Y90/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X24Y90/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_L_X24Y90/CLBLM_L.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_L_X24Y91/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X24Y91/CLBLM_L.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_L_X24Y91/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_L_X24Y91/CLBLM_L.CLBLM_IMUX33->CLBLM_L_C1 CLBLM_L_X24Y91/CLBLM_L.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_L_X24Y92/CLBLM_L.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_L_X24Y92/CLBLM_L.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_L_X26Y89/CLBLM_L.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_L_X26Y89/CLBLM_L.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_L_X26Y89/CLBLM_L.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_L_X26Y90/CLBLM_L.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_L_X26Y90/CLBLM_L.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_L_X26Y90/CLBLM_L.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_L_X26Y91/CLBLM_L.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_L_X26Y92/CLBLM_L.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_L_X26Y92/CLBLM_L.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_L_X26Y92/CLBLM_L.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_L_X26Y92/CLBLM_L.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_L_X26Y92/CLBLM_L.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_L_X26Y92/CLBLM_L.CLBLM_IMUX46->CLBLM_L_D5 CLBLM_L_X26Y92/CLBLM_L.CLBLM_IMUX7->CLBLM_M_A1 INT_L_X24Y89/INT_L.SS2END0->>IMUX_L32 INT_L_X24Y89/INT_L.SS2END0->>IMUX_L40 INT_L_X24Y90/INT_L.SE2END0->>IMUX_L1 INT_L_X24Y90/INT_L.SE2END0->>IMUX_L17 INT_L_X24Y90/INT_L.SE2END0->>IMUX_L25 INT_L_X24Y91/INT_L.SL1END0->>IMUX_L1 INT_L_X24Y91/INT_L.SL1END0->>IMUX_L16 INT_L_X24Y91/INT_L.SL1END0->>IMUX_L17 INT_L_X24Y91/INT_L.SL1END0->>IMUX_L33 INT_L_X24Y91/INT_L.SL1END0->>IMUX_L9 INT_L_X24Y91/INT_L.SL1END0->>SS2BEG0 INT_L_X24Y92/INT_L.ER1END0->>IMUX_L10 INT_L_X24Y92/INT_L.ER1END0->>IMUX_L2 INT_L_X24Y92/INT_L.ER1END0->>SL1BEG0 INT_L_X26Y89/INT_L.SS2END0->>IMUX_L10 INT_L_X26Y89/INT_L.SS2END0->>IMUX_L25 INT_L_X26Y89/INT_L.SS2END0->>IMUX_L40 INT_L_X26Y90/INT_L.SE2END3->>IMUX_L14 INT_L_X26Y90/INT_L.SE2END3->>IMUX_L23 INT_L_X26Y90/INT_L.SE2END3->>IMUX_L6 INT_L_X26Y90/INT_L.SL1END0->>SW2BEG0 INT_L_X26Y91/INT_L.BYP_ALT0->>BYP_BOUNCE0 INT_L_X26Y91/INT_L.BYP_BOUNCE0->>IMUX_L2 INT_L_X26Y91/INT_L.SL1END0->>BYP_ALT0 INT_L_X26Y91/INT_L.SL1END0->>SL1BEG0 INT_L_X26Y91/INT_L.SL1END0->>SS2BEG0 INT_L_X26Y91/INT_L.SL1END0->>WL1BEG_N3 INT_L_X26Y92/INT_L.ER1END0->>IMUX_L10 INT_L_X26Y92/INT_L.ER1END0->>IMUX_L18 INT_L_X26Y92/INT_L.ER1END0->>IMUX_L25 INT_L_X26Y92/INT_L.ER1END0->>SL1BEG0 INT_L_X26Y92/INT_L.FAN_ALT1->>FAN_BOUNCE1 INT_L_X26Y92/INT_L.FAN_BOUNCE1->>IMUX_L20 INT_L_X26Y92/INT_L.NE2END3->>FAN_ALT1 INT_L_X26Y92/INT_L.NE2END3->>IMUX_L29 INT_L_X26Y92/INT_L.NE2END3->>IMUX_L46 INT_L_X26Y92/INT_L.NE2END3->>IMUX_L7 INT_R_X23Y91/INT_R.LOGIC_OUTS3->>EE2BEG3 INT_R_X23Y91/INT_R.LOGIC_OUTS3->>ER1BEG_S0 INT_R_X23Y91/INT_R.LOGIC_OUTS3->>IMUX39 INT_R_X23Y91/INT_R.LOGIC_OUTS3->>IMUX7 INT_R_X23Y91/INT_R.LOGIC_OUTS3->>SR1BEG_S0 INT_R_X23Y91/INT_R.SR1BEG_S0->>IMUX10 INT_R_X23Y91/INT_R.SR1BEG_S0->>IMUX26 INT_R_X23Y91/INT_R.SR1BEG_S0->>IMUX34 INT_R_X23Y91/INT_R.SR1BEG_S0->>SE2BEG0 INT_R_X25Y89/INT_R.SW2END0->>IMUX25 INT_R_X25Y89/INT_R.SW2END0->>IMUX33 INT_R_X25Y90/INT_R.WL1END3->>IMUX46 INT_R_X25Y91/INT_R.EE2END3->>ER1BEG_S0 INT_R_X25Y91/INT_R.EE2END3->>FAN_ALT1 INT_R_X25Y91/INT_R.EE2END3->>IMUX23 INT_R_X25Y91/INT_R.EE2END3->>IMUX46 INT_R_X25Y91/INT_R.EE2END3->>NE2BEG3 INT_R_X25Y91/INT_R.EE2END3->>NN2BEG3 INT_R_X25Y91/INT_R.EE2END3->>NR1BEG3 INT_R_X25Y91/INT_R.EE2END3->>SE2BEG3 INT_R_X25Y91/INT_R.FAN_ALT1->>FAN_BOUNCE1 INT_R_X25Y91/INT_R.FAN_BOUNCE1->>IMUX26 INT_R_X25Y92/INT_R.FAN_ALT1->>FAN_BOUNCE1 INT_R_X25Y92/INT_R.FAN_BOUNCE1->>IMUX10 INT_R_X25Y92/INT_R.FAN_BOUNCE1->>IMUX26 INT_R_X25Y92/INT_R.NR1END3->>FAN_ALT1 INT_R_X25Y92/INT_R.NR1END3->>IMUX23 INT_R_X25Y92/INT_R.NR1END3->>NL1BEG2 INT_R_X25Y93/INT_R.NL1END2->>IMUX19 INT_R_X25Y93/INT_R.NL1END2->>IMUX20 INT_R_X25Y93/INT_R.NL1END2->>IMUX3 INT_R_X25Y93/INT_R.NN2END3->>IMUX15 INT_R_X25Y93/INT_R.NN2END3->>IMUX22 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 46, 

lcd/display_state[4] - 
wires: CLBLL_R_X23Y90/CLBLL_SE2A1 CLBLL_R_X23Y91/CLBLL_EL1BEG0 CLBLL_R_X23Y91/CLBLL_ER1BEG2 CLBLL_R_X23Y91/CLBLL_IMUX11 CLBLL_R_X23Y91/CLBLL_IMUX19 CLBLL_R_X23Y91/CLBLL_IMUX23 CLBLL_R_X23Y91/CLBLL_IMUX3 CLBLL_R_X23Y91/CLBLL_IMUX37 CLBLL_R_X23Y91/CLBLL_LL_A4 CLBLL_R_X23Y91/CLBLL_LOGIC_OUTS1 CLBLL_R_X23Y91/CLBLL_L_A2 CLBLL_R_X23Y91/CLBLL_L_B2 CLBLL_R_X23Y91/CLBLL_L_BQ CLBLL_R_X23Y91/CLBLL_L_C3 CLBLL_R_X23Y91/CLBLL_L_D4 CLBLL_R_X23Y92/CLBLL_NE2A1 CLBLL_R_X25Y89/CLBLL_EE2A2 CLBLL_R_X25Y89/CLBLL_IMUX46 CLBLL_R_X25Y89/CLBLL_IMUX6 CLBLL_R_X25Y89/CLBLL_L_A1 CLBLL_R_X25Y89/CLBLL_L_D5 CLBLL_R_X25Y89/CLBLL_SE2A3 CLBLL_R_X25Y90/CLBLL_IMUX37 CLBLL_R_X25Y90/CLBLL_L_D4 CLBLL_R_X25Y91/CLBLL_IMUX19 CLBLL_R_X25Y91/CLBLL_IMUX20 CLBLL_R_X25Y91/CLBLL_IMUX42 CLBLL_R_X25Y91/CLBLL_L_B2 CLBLL_R_X25Y91/CLBLL_L_C2 CLBLL_R_X25Y91/CLBLL_L_D6 CLBLL_R_X25Y92/CLBLL_SE2A1 CLBLL_R_X25Y93/CLBLL_IMUX10 CLBLL_R_X25Y93/CLBLL_IMUX2 CLBLL_R_X25Y93/CLBLL_IMUX26 CLBLL_R_X25Y93/CLBLL_IMUX41 CLBLL_R_X25Y93/CLBLL_LL_A2 CLBLL_R_X25Y93/CLBLL_L_A4 CLBLL_R_X25Y93/CLBLL_L_B4 CLBLL_R_X25Y93/CLBLL_L_D1 CLBLL_R_X27Y89/CLBLL_IMUX4 CLBLL_R_X27Y89/CLBLL_LL_A6 CLBLM_L_X24Y89/CLBLM_IMUX28 CLBLM_L_X24Y89/CLBLM_IMUX44 CLBLM_L_X24Y89/CLBLM_M_C4 CLBLM_L_X24Y89/CLBLM_M_D4 CLBLM_L_X24Y90/CLBLM_IMUX18 CLBLM_L_X24Y90/CLBLM_IMUX19 CLBLM_L_X24Y90/CLBLM_IMUX2 CLBLM_L_X24Y90/CLBLM_L_B2 CLBLM_L_X24Y90/CLBLM_M_A2 CLBLM_L_X24Y90/CLBLM_M_B2 CLBLM_L_X24Y90/CLBLM_SE2A1 CLBLM_L_X24Y91/CLBLM_EL1BEG0 CLBLM_L_X24Y91/CLBLM_ER1BEG2 CLBLM_L_X24Y91/CLBLM_IMUX14 CLBLM_L_X24Y91/CLBLM_IMUX21 CLBLM_L_X24Y91/CLBLM_IMUX24 CLBLM_L_X24Y91/CLBLM_IMUX6 CLBLM_L_X24Y91/CLBLM_IMUX8 CLBLM_L_X24Y91/CLBLM_L_A1 CLBLM_L_X24Y91/CLBLM_L_B1 CLBLM_L_X24Y91/CLBLM_L_C4 CLBLM_L_X24Y91/CLBLM_M_A5 CLBLM_L_X24Y91/CLBLM_M_B5 CLBLM_L_X24Y92/CLBLM_IMUX11 CLBLM_L_X24Y92/CLBLM_IMUX3 CLBLM_L_X24Y92/CLBLM_L_A2 CLBLM_L_X24Y92/CLBLM_M_A4 CLBLM_L_X24Y92/CLBLM_NE2A1 CLBLM_L_X26Y89/CLBLM_EE2A2 CLBLM_L_X26Y89/CLBLM_IMUX14 CLBLM_L_X26Y89/CLBLM_IMUX17 CLBLM_L_X26Y89/CLBLM_IMUX38 CLBLM_L_X26Y89/CLBLM_IMUX4 CLBLM_L_X26Y89/CLBLM_IMUX6 CLBLM_L_X26Y89/CLBLM_L_A1 CLBLM_L_X26Y89/CLBLM_L_B1 CLBLM_L_X26Y89/CLBLM_M_A6 CLBLM_L_X26Y89/CLBLM_M_B3 CLBLM_L_X26Y89/CLBLM_M_D3 CLBLM_L_X26Y89/CLBLM_SE2A3 CLBLM_L_X26Y90/CLBLM_IMUX12 CLBLM_L_X26Y90/CLBLM_IMUX19 CLBLM_L_X26Y90/CLBLM_IMUX3 CLBLM_L_X26Y90/CLBLM_IMUX34 CLBLM_L_X26Y90/CLBLM_IMUX35 CLBLM_L_X26Y90/CLBLM_L_A2 CLBLM_L_X26Y90/CLBLM_L_B2 CLBLM_L_X26Y90/CLBLM_L_C6 CLBLM_L_X26Y90/CLBLM_M_B6 CLBLM_L_X26Y90/CLBLM_M_C6 CLBLM_L_X26Y92/CLBLM_IMUX2 CLBLM_L_X26Y92/CLBLM_IMUX27 CLBLM_L_X26Y92/CLBLM_IMUX35 CLBLM_L_X26Y92/CLBLM_IMUX42 CLBLM_L_X26Y92/CLBLM_L_D6 CLBLM_L_X26Y92/CLBLM_M_A2 CLBLM_L_X26Y92/CLBLM_M_B4 CLBLM_L_X26Y92/CLBLM_M_C6 CLBLM_L_X26Y92/CLBLM_SE2A1 INT_L_X24Y89/EE2BEG2 INT_L_X24Y89/IMUX_L28 INT_L_X24Y89/IMUX_L44 INT_L_X24Y89/SS2END2 INT_L_X24Y90/EL1BEG3 INT_L_X24Y90/EL1END_S3_0 INT_L_X24Y90/IMUX_L18 INT_L_X24Y90/IMUX_L19 INT_L_X24Y90/IMUX_L2 INT_L_X24Y90/SE2END1 INT_L_X24Y90/SS2A2 INT_L_X24Y91/EL1BEG_N3 INT_L_X24Y91/EL1END0 INT_L_X24Y91/ER1BEG1 INT_L_X24Y91/ER1END2 INT_L_X24Y91/IMUX_L14 INT_L_X24Y91/IMUX_L21 INT_L_X24Y91/IMUX_L24 INT_L_X24Y91/IMUX_L6 INT_L_X24Y91/IMUX_L8 INT_L_X24Y91/SS2BEG2 INT_L_X24Y92/IMUX_L11 INT_L_X24Y92/IMUX_L3 INT_L_X24Y92/NE2BEG1 INT_L_X24Y92/NE2END1 INT_L_X24Y93/NE2A1 INT_L_X26Y89/EE2END2 INT_L_X26Y89/EL1BEG2 INT_L_X26Y89/FAN_ALT5 INT_L_X26Y89/FAN_BOUNCE5 INT_L_X26Y89/IMUX_L14 INT_L_X26Y89/IMUX_L17 INT_L_X26Y89/IMUX_L38 INT_L_X26Y89/IMUX_L4 INT_L_X26Y89/IMUX_L6 INT_L_X26Y89/SE2END3 INT_L_X26Y90/IMUX_L12 INT_L_X26Y90/IMUX_L19 INT_L_X26Y90/IMUX_L3 INT_L_X26Y90/IMUX_L34 INT_L_X26Y90/IMUX_L35 INT_L_X26Y90/SS2END1 INT_L_X26Y91/SS2A1 INT_L_X26Y92/IMUX_L2 INT_L_X26Y92/IMUX_L27 INT_L_X26Y92/IMUX_L35 INT_L_X26Y92/IMUX_L42 INT_L_X26Y92/SE2END1 INT_L_X26Y92/SS2BEG1 INT_R_X23Y90/SE2A1 INT_R_X23Y91/BYP_ALT5 INT_R_X23Y91/BYP_BOUNCE5 INT_R_X23Y91/EL1BEG0 INT_R_X23Y91/ER1BEG2 INT_R_X23Y91/IMUX11 INT_R_X23Y91/IMUX19 INT_R_X23Y91/IMUX23 INT_R_X23Y91/IMUX3 INT_R_X23Y91/IMUX37 INT_R_X23Y91/LOGIC_OUTS1 INT_R_X23Y91/NE2BEG1 INT_R_X23Y91/SE2BEG1 INT_R_X23Y92/NE2A1 INT_R_X25Y89/EE2A2 INT_R_X25Y89/IMUX46 INT_R_X25Y89/IMUX6 INT_R_X25Y89/SE2A3 INT_R_X25Y89/SL1END3 INT_R_X25Y90/EL1END3 INT_R_X25Y90/IMUX37 INT_R_X25Y90/SE2BEG3 INT_R_X25Y90/SL1BEG3 INT_R_X25Y91/ER1END1 INT_R_X25Y91/IMUX19 INT_R_X25Y91/IMUX20 INT_R_X25Y91/IMUX42 INT_R_X25Y92/SE2A1 INT_R_X25Y93/IMUX10 INT_R_X25Y93/IMUX2 INT_R_X25Y93/IMUX26 INT_R_X25Y93/IMUX41 INT_R_X25Y93/NE2END1 INT_R_X25Y93/SE2BEG1 INT_R_X27Y89/EL1END2 INT_R_X27Y89/IMUX4 VBRK_X60Y94/VBRK_SE2A1 VBRK_X60Y95/VBRK_EL1BEG0 VBRK_X60Y95/VBRK_ER1BEG2 VBRK_X60Y96/VBRK_NE2A1 
pips: CLBLL_R_X23Y91/CLBLL_R.CLBLL_IMUX11->CLBLL_LL_A4 CLBLL_R_X23Y91/CLBLL_R.CLBLL_IMUX19->CLBLL_L_B2 CLBLL_R_X23Y91/CLBLL_R.CLBLL_IMUX23->CLBLL_L_C3 CLBLL_R_X23Y91/CLBLL_R.CLBLL_IMUX3->CLBLL_L_A2 CLBLL_R_X23Y91/CLBLL_R.CLBLL_IMUX37->CLBLL_L_D4 CLBLL_R_X23Y91/CLBLL_R.CLBLL_L_BQ->CLBLL_LOGIC_OUTS1 CLBLL_R_X25Y89/CLBLL_R.CLBLL_IMUX46->CLBLL_L_D5 CLBLL_R_X25Y89/CLBLL_R.CLBLL_IMUX6->CLBLL_L_A1 CLBLL_R_X25Y90/CLBLL_R.CLBLL_IMUX37->CLBLL_L_D4 CLBLL_R_X25Y91/CLBLL_R.CLBLL_IMUX19->CLBLL_L_B2 CLBLL_R_X25Y91/CLBLL_R.CLBLL_IMUX20->CLBLL_L_C2 CLBLL_R_X25Y91/CLBLL_R.CLBLL_IMUX42->CLBLL_L_D6 CLBLL_R_X25Y93/CLBLL_R.CLBLL_IMUX10->CLBLL_L_A4 CLBLL_R_X25Y93/CLBLL_R.CLBLL_IMUX2->CLBLL_LL_A2 CLBLL_R_X25Y93/CLBLL_R.CLBLL_IMUX26->CLBLL_L_B4 CLBLL_R_X25Y93/CLBLL_R.CLBLL_IMUX41->CLBLL_L_D1 CLBLL_R_X27Y89/CLBLL_R.CLBLL_IMUX4->CLBLL_LL_A6 CLBLM_L_X24Y89/CLBLM_L.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_L_X24Y89/CLBLM_L.CLBLM_IMUX44->CLBLM_M_D4 CLBLM_L_X24Y90/CLBLM_L.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_L_X24Y90/CLBLM_L.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_L_X24Y90/CLBLM_L.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_L_X24Y91/CLBLM_L.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_L_X24Y91/CLBLM_L.CLBLM_IMUX21->CLBLM_L_C4 CLBLM_L_X24Y91/CLBLM_L.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_L_X24Y91/CLBLM_L.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_L_X24Y91/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_L_X24Y92/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_L_X24Y92/CLBLM_L.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_L_X26Y89/CLBLM_L.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_L_X26Y89/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_L_X26Y89/CLBLM_L.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_L_X26Y89/CLBLM_L.CLBLM_IMUX4->CLBLM_M_A6 CLBLM_L_X26Y89/CLBLM_L.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_L_X26Y90/CLBLM_L.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_L_X26Y90/CLBLM_L.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_L_X26Y90/CLBLM_L.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_L_X26Y90/CLBLM_L.CLBLM_IMUX34->CLBLM_L_C6 CLBLM_L_X26Y90/CLBLM_L.CLBLM_IMUX35->CLBLM_M_C6 CLBLM_L_X26Y92/CLBLM_L.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_L_X26Y92/CLBLM_L.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_L_X26Y92/CLBLM_L.CLBLM_IMUX35->CLBLM_M_C6 CLBLM_L_X26Y92/CLBLM_L.CLBLM_IMUX42->CLBLM_L_D6 INT_L_X24Y89/INT_L.SS2END2->>EE2BEG2 INT_L_X24Y89/INT_L.SS2END2->>IMUX_L28 INT_L_X24Y89/INT_L.SS2END2->>IMUX_L44 INT_L_X24Y90/INT_L.SE2END1->>IMUX_L18 INT_L_X24Y90/INT_L.SE2END1->>IMUX_L19 INT_L_X24Y90/INT_L.SE2END1->>IMUX_L2 INT_L_X24Y91/INT_L.EL1END0->>EL1BEG_N3 INT_L_X24Y91/INT_L.EL1END0->>ER1BEG1 INT_L_X24Y91/INT_L.EL1END0->>IMUX_L24 INT_L_X24Y91/INT_L.EL1END0->>IMUX_L8 INT_L_X24Y91/INT_L.ER1END2->>IMUX_L14 INT_L_X24Y91/INT_L.ER1END2->>IMUX_L21 INT_L_X24Y91/INT_L.ER1END2->>IMUX_L6 INT_L_X24Y91/INT_L.ER1END2->>SS2BEG2 INT_L_X24Y92/INT_L.NE2END1->>IMUX_L11 INT_L_X24Y92/INT_L.NE2END1->>IMUX_L3 INT_L_X24Y92/INT_L.NE2END1->>NE2BEG1 INT_L_X26Y89/INT_L.EE2END2->>FAN_ALT5 INT_L_X26Y89/INT_L.EE2END2->>IMUX_L4 INT_L_X26Y89/INT_L.FAN_ALT5->>FAN_BOUNCE5 INT_L_X26Y89/INT_L.FAN_BOUNCE5->>IMUX_L17 INT_L_X26Y89/INT_L.SE2END3->>EL1BEG2 INT_L_X26Y89/INT_L.SE2END3->>IMUX_L14 INT_L_X26Y89/INT_L.SE2END3->>IMUX_L38 INT_L_X26Y89/INT_L.SE2END3->>IMUX_L6 INT_L_X26Y90/INT_L.SS2END1->>IMUX_L12 INT_L_X26Y90/INT_L.SS2END1->>IMUX_L19 INT_L_X26Y90/INT_L.SS2END1->>IMUX_L3 INT_L_X26Y90/INT_L.SS2END1->>IMUX_L34 INT_L_X26Y90/INT_L.SS2END1->>IMUX_L35 INT_L_X26Y92/INT_L.SE2END1->>IMUX_L2 INT_L_X26Y92/INT_L.SE2END1->>IMUX_L27 INT_L_X26Y92/INT_L.SE2END1->>IMUX_L35 INT_L_X26Y92/INT_L.SE2END1->>IMUX_L42 INT_L_X26Y92/INT_L.SE2END1->>SS2BEG1 INT_R_X23Y91/INT_R.BYP_ALT5->>BYP_BOUNCE5 INT_R_X23Y91/INT_R.BYP_BOUNCE5->>IMUX23 INT_R_X23Y91/INT_R.BYP_BOUNCE5->>IMUX37 INT_R_X23Y91/INT_R.LOGIC_OUTS1->>BYP_ALT5 INT_R_X23Y91/INT_R.LOGIC_OUTS1->>EL1BEG0 INT_R_X23Y91/INT_R.LOGIC_OUTS1->>ER1BEG2 INT_R_X23Y91/INT_R.LOGIC_OUTS1->>IMUX11 INT_R_X23Y91/INT_R.LOGIC_OUTS1->>IMUX19 INT_R_X23Y91/INT_R.LOGIC_OUTS1->>IMUX3 INT_R_X23Y91/INT_R.LOGIC_OUTS1->>NE2BEG1 INT_R_X23Y91/INT_R.LOGIC_OUTS1->>SE2BEG1 INT_R_X25Y89/INT_R.SL1END3->>IMUX46 INT_R_X25Y89/INT_R.SL1END3->>IMUX6 INT_R_X25Y90/INT_R.EL1END3->>IMUX37 INT_R_X25Y90/INT_R.EL1END3->>SE2BEG3 INT_R_X25Y90/INT_R.EL1END3->>SL1BEG3 INT_R_X25Y91/INT_R.ER1END1->>IMUX19 INT_R_X25Y91/INT_R.ER1END1->>IMUX20 INT_R_X25Y91/INT_R.ER1END1->>IMUX42 INT_R_X25Y93/INT_R.NE2END1->>IMUX10 INT_R_X25Y93/INT_R.NE2END1->>IMUX2 INT_R_X25Y93/INT_R.NE2END1->>IMUX26 INT_R_X25Y93/INT_R.NE2END1->>IMUX41 INT_R_X25Y93/INT_R.NE2END1->>SE2BEG1 INT_R_X27Y89/INT_R.EL1END2->>IMUX4 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 43, 

FSM_sequential_display_state[1]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

FSM_sequential_display_state[2]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

FSM_sequential_display_state[3]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

FSM_sequential_display_state[4]_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

FSM_sequential_display_state[4]_i_3_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

lcd/delay_done - 
wires: CLBLL_R_X25Y88/CLBLL_LOGIC_OUTS18 CLBLL_R_X25Y88/CLBLL_L_CMUX CLBLL_R_X25Y89/CLBLL_IMUX30 CLBLL_R_X25Y89/CLBLL_IMUX9 CLBLL_R_X25Y89/CLBLL_L_A5 CLBLL_R_X25Y89/CLBLL_L_C5 CLBLL_R_X25Y90/CLBLL_EL1BEG2 CLBLL_R_X25Y91/CLBLL_IMUX16 CLBLL_R_X25Y91/CLBLL_IMUX9 CLBLL_R_X25Y91/CLBLL_L_A5 CLBLL_R_X25Y91/CLBLL_L_B3 CLBLL_R_X25Y93/CLBLL_IMUX25 CLBLL_R_X25Y93/CLBLL_IMUX34 CLBLL_R_X25Y93/CLBLL_IMUX8 CLBLL_R_X25Y93/CLBLL_IMUX9 CLBLL_R_X25Y93/CLBLL_LL_A5 CLBLL_R_X25Y93/CLBLL_L_A5 CLBLL_R_X25Y93/CLBLL_L_B5 CLBLL_R_X25Y93/CLBLL_L_C6 CLBLM_L_X24Y89/CLBLM_IMUX13 CLBLM_L_X24Y89/CLBLM_IMUX24 CLBLM_L_X24Y89/CLBLM_IMUX31 CLBLM_L_X24Y89/CLBLM_IMUX47 CLBLM_L_X24Y89/CLBLM_IMUX8 CLBLM_L_X24Y89/CLBLM_L_B6 CLBLM_L_X24Y89/CLBLM_M_A5 CLBLM_L_X24Y89/CLBLM_M_B5 CLBLM_L_X24Y89/CLBLM_M_C5 CLBLM_L_X24Y89/CLBLM_M_D5 CLBLM_L_X24Y90/CLBLM_IMUX12 CLBLM_L_X24Y90/CLBLM_IMUX4 CLBLM_L_X24Y90/CLBLM_IMUX9 CLBLM_L_X24Y90/CLBLM_L_A5 CLBLM_L_X24Y90/CLBLM_M_A6 CLBLM_L_X24Y90/CLBLM_M_B6 CLBLM_L_X24Y91/CLBLM_IMUX13 CLBLM_L_X24Y91/CLBLM_IMUX5 CLBLM_L_X24Y91/CLBLM_L_A6 CLBLM_L_X24Y91/CLBLM_L_B6 CLBLM_L_X26Y90/CLBLM_EL1BEG2 CLBLM_L_X26Y90/CLBLM_IMUX43 CLBLM_L_X26Y90/CLBLM_M_D6 INT_L_X24Y88/NW2END_S0_0 INT_L_X24Y89/IMUX_L13 INT_L_X24Y89/IMUX_L24 INT_L_X24Y89/IMUX_L31 INT_L_X24Y89/IMUX_L47 INT_L_X24Y89/IMUX_L8 INT_L_X24Y89/NL1BEG2 INT_L_X24Y89/NL1BEG_N3 INT_L_X24Y89/NN2BEG0 INT_L_X24Y89/NW2END0 INT_L_X24Y89/NW2END_S0_0 INT_L_X24Y90/IMUX_L12 INT_L_X24Y90/IMUX_L4 INT_L_X24Y90/IMUX_L9 INT_L_X24Y90/NL1END2 INT_L_X24Y90/NN2A0 INT_L_X24Y90/NN2END_S2_0 INT_L_X24Y90/NW2END0 INT_L_X24Y90/SR1BEG_S0 INT_L_X24Y91/IMUX_L13 INT_L_X24Y91/IMUX_L5 INT_L_X24Y91/NL1BEG_N3 INT_L_X24Y91/NN2END0 INT_L_X24Y91/NR1BEG0 INT_L_X24Y92/NE2BEG0 INT_L_X24Y92/NR1END0 INT_L_X24Y93/NE2A0 INT_L_X26Y90/EL1END2 INT_L_X26Y90/IMUX_L43 INT_R_X25Y88/LOGIC_OUTS18 INT_R_X25Y88/NN6BEG0 INT_R_X25Y88/NR1BEG0 INT_R_X25Y88/NW2BEG0 INT_R_X25Y89/IMUX30 INT_R_X25Y89/IMUX9 INT_R_X25Y89/NL1BEG_N3 INT_R_X25Y89/NN2BEG0 INT_R_X25Y89/NN6A0 INT_R_X25Y89/NR1BEG3 INT_R_X25Y89/NR1END0 INT_R_X25Y89/NW2A0 INT_R_X25Y89/NW2BEG0 INT_R_X25Y90/EL1BEG2 INT_R_X25Y90/NN2A0 INT_R_X25Y90/NN2END_S2_0 INT_R_X25Y90/NN6B0 INT_R_X25Y90/NR1END3 INT_R_X25Y90/NW2A0 INT_R_X25Y91/IMUX16 INT_R_X25Y91/IMUX9 INT_R_X25Y91/NN2END0 INT_R_X25Y91/NN6C0 INT_R_X25Y92/NE2END_S3_0 INT_R_X25Y92/NN6D0 INT_R_X25Y93/IMUX25 INT_R_X25Y93/IMUX34 INT_R_X25Y93/IMUX8 INT_R_X25Y93/IMUX9 INT_R_X25Y93/NE2END0 INT_R_X25Y93/NN6E0 INT_R_X25Y93/NN6END_S1_0 INT_R_X25Y93/SR1BEG_S0 INT_R_X25Y94/NN6END0 
pips: CLBLL_R_X25Y88/CLBLL_R.CLBLL_L_CMUX->CLBLL_LOGIC_OUTS18 CLBLL_R_X25Y89/CLBLL_R.CLBLL_IMUX30->CLBLL_L_C5 CLBLL_R_X25Y89/CLBLL_R.CLBLL_IMUX9->CLBLL_L_A5 CLBLL_R_X25Y91/CLBLL_R.CLBLL_IMUX16->CLBLL_L_B3 CLBLL_R_X25Y91/CLBLL_R.CLBLL_IMUX9->CLBLL_L_A5 CLBLL_R_X25Y93/CLBLL_R.CLBLL_IMUX25->CLBLL_L_B5 CLBLL_R_X25Y93/CLBLL_R.CLBLL_IMUX34->CLBLL_L_C6 CLBLL_R_X25Y93/CLBLL_R.CLBLL_IMUX8->CLBLL_LL_A5 CLBLL_R_X25Y93/CLBLL_R.CLBLL_IMUX9->CLBLL_L_A5 CLBLM_L_X24Y89/CLBLM_L.CLBLM_IMUX13->CLBLM_L_B6 CLBLM_L_X24Y89/CLBLM_L.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_L_X24Y89/CLBLM_L.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_L_X24Y89/CLBLM_L.CLBLM_IMUX47->CLBLM_M_D5 CLBLM_L_X24Y89/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_L_X24Y90/CLBLM_L.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_L_X24Y90/CLBLM_L.CLBLM_IMUX4->CLBLM_M_A6 CLBLM_L_X24Y90/CLBLM_L.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_L_X24Y91/CLBLM_L.CLBLM_IMUX13->CLBLM_L_B6 CLBLM_L_X24Y91/CLBLM_L.CLBLM_IMUX5->CLBLM_L_A6 CLBLM_L_X26Y90/CLBLM_L.CLBLM_IMUX43->CLBLM_M_D6 INT_L_X24Y89/INT_L.NL1BEG_N3->>IMUX_L13 INT_L_X24Y89/INT_L.NL1BEG_N3->>NL1BEG2 INT_L_X24Y89/INT_L.NW2END0->>IMUX_L24 INT_L_X24Y89/INT_L.NW2END0->>IMUX_L8 INT_L_X24Y89/INT_L.NW2END0->>NL1BEG_N3 INT_L_X24Y89/INT_L.NW2END0->>NN2BEG0 INT_L_X24Y89/INT_L.NW2END_S0_0->>IMUX_L31 INT_L_X24Y89/INT_L.NW2END_S0_0->>IMUX_L47 INT_L_X24Y90/INT_L.NL1END2->>IMUX_L12 INT_L_X24Y90/INT_L.NL1END2->>IMUX_L4 INT_L_X24Y90/INT_L.NN2END_S2_0->>SR1BEG_S0 INT_L_X24Y90/INT_L.SR1BEG_S0->>IMUX_L9 INT_L_X24Y91/INT_L.NL1BEG_N3->>IMUX_L13 INT_L_X24Y91/INT_L.NL1BEG_N3->>IMUX_L5 INT_L_X24Y91/INT_L.NN2END0->>NL1BEG_N3 INT_L_X24Y91/INT_L.NN2END0->>NR1BEG0 INT_L_X24Y92/INT_L.NR1END0->>NE2BEG0 INT_L_X26Y90/INT_L.EL1END2->>IMUX_L43 INT_R_X25Y88/INT_R.LOGIC_OUTS18->>NN6BEG0 INT_R_X25Y88/INT_R.LOGIC_OUTS18->>NR1BEG0 INT_R_X25Y88/INT_R.LOGIC_OUTS18->>NW2BEG0 INT_R_X25Y89/INT_R.NL1BEG_N3->>IMUX30 INT_R_X25Y89/INT_R.NL1BEG_N3->>NR1BEG3 INT_R_X25Y89/INT_R.NR1END0->>IMUX9 INT_R_X25Y89/INT_R.NR1END0->>NL1BEG_N3 INT_R_X25Y89/INT_R.NR1END0->>NN2BEG0 INT_R_X25Y89/INT_R.NR1END0->>NW2BEG0 INT_R_X25Y90/INT_R.NR1END3->>EL1BEG2 INT_R_X25Y91/INT_R.NN2END0->>IMUX16 INT_R_X25Y91/INT_R.NN2END0->>IMUX9 INT_R_X25Y93/INT_R.NE2END0->>IMUX8 INT_R_X25Y93/INT_R.NE2END0->>IMUX9 INT_R_X25Y93/INT_R.NN6END_S1_0->>SR1BEG_S0 INT_R_X25Y93/INT_R.SR1BEG_S0->>IMUX25 INT_R_X25Y93/INT_R.SR1BEG_S0->>IMUX34 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 20, 

lcd/tx_done_reg_n_0 - 
wires: CLBLL_R_X25Y90/CLBLL_IMUX42 CLBLL_R_X25Y90/CLBLL_L_D6 CLBLL_R_X25Y91/CLBLL_IMUX34 CLBLL_R_X25Y91/CLBLL_L_C6 CLBLL_R_X25Y93/CLBLL_IMUX18 CLBLL_R_X25Y93/CLBLL_IMUX42 CLBLL_R_X25Y93/CLBLL_LL_B2 CLBLL_R_X25Y93/CLBLL_L_D6 CLBLM_L_X24Y90/CLBLM_IMUX0 CLBLM_L_X24Y90/CLBLM_IMUX16 CLBLM_L_X24Y90/CLBLM_LOGIC_OUTS0 CLBLM_L_X24Y90/CLBLM_L_A3 CLBLM_L_X24Y90/CLBLM_L_AQ CLBLM_L_X24Y90/CLBLM_L_B3 CLBLM_L_X24Y91/CLBLM_IMUX0 CLBLM_L_X24Y91/CLBLM_IMUX25 CLBLM_L_X24Y91/CLBLM_L_A3 CLBLM_L_X24Y91/CLBLM_L_B5 INT_L_X24Y90/ER1BEG1 INT_L_X24Y90/IMUX_L0 INT_L_X24Y90/IMUX_L16 INT_L_X24Y90/LOGIC_OUTS_L0 INT_L_X24Y90/NR1BEG0 INT_L_X24Y91/IMUX_L0 INT_L_X24Y91/IMUX_L25 INT_L_X24Y91/NR1END0 INT_R_X25Y90/ER1END1 INT_R_X25Y90/IMUX42 INT_R_X25Y90/NR1BEG1 INT_R_X25Y91/IMUX34 INT_R_X25Y91/NN2BEG1 INT_R_X25Y91/NR1END1 INT_R_X25Y92/NN2A1 INT_R_X25Y93/IMUX18 INT_R_X25Y93/IMUX42 INT_R_X25Y93/NN2END1 
pips: CLBLL_R_X25Y90/CLBLL_R.CLBLL_IMUX42->CLBLL_L_D6 CLBLL_R_X25Y91/CLBLL_R.CLBLL_IMUX34->CLBLL_L_C6 CLBLL_R_X25Y93/CLBLL_R.CLBLL_IMUX18->CLBLL_LL_B2 CLBLL_R_X25Y93/CLBLL_R.CLBLL_IMUX42->CLBLL_L_D6 CLBLM_L_X24Y90/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_L_X24Y90/CLBLM_L.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_L_X24Y90/CLBLM_L.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 CLBLM_L_X24Y91/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_L_X24Y91/CLBLM_L.CLBLM_IMUX25->CLBLM_L_B5 INT_L_X24Y90/INT_L.LOGIC_OUTS_L0->>ER1BEG1 INT_L_X24Y90/INT_L.LOGIC_OUTS_L0->>IMUX_L0 INT_L_X24Y90/INT_L.LOGIC_OUTS_L0->>IMUX_L16 INT_L_X24Y90/INT_L.LOGIC_OUTS_L0->>NR1BEG0 INT_L_X24Y91/INT_L.NR1END0->>IMUX_L0 INT_L_X24Y91/INT_L.NR1END0->>IMUX_L25 INT_R_X25Y90/INT_R.ER1END1->>IMUX42 INT_R_X25Y90/INT_R.ER1END1->>NR1BEG1 INT_R_X25Y91/INT_R.NR1END1->>IMUX34 INT_R_X25Y91/INT_R.NR1END1->>NN2BEG1 INT_R_X25Y93/INT_R.NN2END1->>IMUX18 INT_R_X25Y93/INT_R.NN2END1->>IMUX42 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 9, 

FSM_sequential_display_state[4]_i_4_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

FSM_sequential_display_state_reg[4]_i_1_n_0 - 
wires: CLBLL_R_X23Y91/CLBLL_FAN6 CLBLL_R_X23Y91/CLBLL_FAN7 CLBLL_R_X23Y91/CLBLL_LL_CE CLBLL_R_X23Y91/CLBLL_L_CE CLBLL_R_X23Y91/CLBLL_WL1END1 CLBLM_L_X24Y91/CLBLM_LOGIC_OUTS16 CLBLM_L_X24Y91/CLBLM_L_AMUX CLBLM_L_X24Y91/CLBLM_WL1END1 INT_L_X24Y91/LOGIC_OUTS_L16 INT_L_X24Y91/WL1BEG1 INT_R_X23Y91/FAN6 INT_R_X23Y91/FAN7 INT_R_X23Y91/FAN_ALT6 INT_R_X23Y91/FAN_ALT7 INT_R_X23Y91/WL1END1 VBRK_X60Y95/VBRK_WL1END1 
pips: CLBLL_R_X23Y91/CLBLL_R.CLBLL_FAN6->CLBLL_L_CE CLBLL_R_X23Y91/CLBLL_R.CLBLL_FAN7->CLBLL_LL_CE CLBLM_L_X24Y91/CLBLM_L.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 INT_L_X24Y91/INT_L.LOGIC_OUTS_L16->>WL1BEG1 INT_R_X23Y91/INT_R.FAN_ALT6->>FAN6 INT_R_X23Y91/INT_R.FAN_ALT7->>FAN7 INT_R_X23Y91/INT_R.WL1END1->>FAN_ALT6 INT_R_X23Y91/INT_R.WL1END1->>FAN_ALT7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

FSM_sequential_tx_state[0]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

lcd/tx_init__0 - 
wires: CLBLL_R_X25Y89/CLBLL_ER1BEG3 CLBLM_L_X24Y89/CLBLM_IMUX16 CLBLM_L_X24Y89/CLBLM_IMUX27 CLBLM_L_X24Y89/CLBLM_L_B3 CLBLM_L_X24Y89/CLBLM_M_B4 CLBLM_L_X24Y90/CLBLM_LOGIC_OUTS9 CLBLM_L_X24Y90/CLBLM_L_B CLBLM_L_X26Y89/CLBLM_ER1BEG3 CLBLM_L_X26Y89/CLBLM_IMUX31 CLBLM_L_X26Y89/CLBLM_M_C5 INT_L_X24Y88/FAN_BOUNCE_S3_2 INT_L_X24Y89/FAN_ALT2 INT_L_X24Y89/FAN_BOUNCE2 INT_L_X24Y89/IMUX_L16 INT_L_X24Y89/IMUX_L27 INT_L_X24Y89/SL1END1 INT_L_X24Y90/ER1BEG2 INT_L_X24Y90/LOGIC_OUTS_L9 INT_L_X24Y90/SL1BEG1 INT_L_X26Y89/ER1END3 INT_L_X26Y89/IMUX_L31 INT_L_X26Y90/ER1END_N3_3 INT_R_X25Y89/ER1BEG3 INT_R_X25Y89/SL1END2 INT_R_X25Y90/ER1END2 INT_R_X25Y90/SL1BEG2 
pips: CLBLM_L_X24Y89/CLBLM_L.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_L_X24Y89/CLBLM_L.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_L_X24Y90/CLBLM_L.CLBLM_L_B->CLBLM_LOGIC_OUTS9 CLBLM_L_X26Y89/CLBLM_L.CLBLM_IMUX31->CLBLM_M_C5 INT_L_X24Y89/INT_L.FAN_ALT2->>FAN_BOUNCE2 INT_L_X24Y89/INT_L.FAN_BOUNCE2->>IMUX_L16 INT_L_X24Y89/INT_L.SL1END1->>FAN_ALT2 INT_L_X24Y89/INT_L.SL1END1->>IMUX_L27 INT_L_X24Y90/INT_L.LOGIC_OUTS_L9->>ER1BEG2 INT_L_X24Y90/INT_L.LOGIC_OUTS_L9->>SL1BEG1 INT_L_X26Y89/INT_L.ER1END3->>IMUX_L31 INT_R_X25Y89/INT_R.SL1END2->>ER1BEG3 INT_R_X25Y90/INT_R.ER1END2->>SL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

lcd/tx_state[2] - 
wires: CLBLL_R_X25Y88/CLBLL_IMUX14 CLBLL_R_X25Y88/CLBLL_IMUX6 CLBLL_R_X25Y88/CLBLL_L_A1 CLBLL_R_X25Y88/CLBLL_L_B1 CLBLL_R_X25Y89/CLBLL_IMUX39 CLBLL_R_X25Y89/CLBLL_L_D3 CLBLL_R_X25Y90/CLBLL_IMUX16 CLBLL_R_X25Y90/CLBLL_L_B3 CLBLL_R_X25Y90/CLBLL_NE2A3 CLBLL_R_X25Y91/CLBLL_IMUX6 CLBLL_R_X25Y91/CLBLL_L_A1 CLBLL_R_X27Y91/CLBLL_IMUX2 CLBLL_R_X27Y91/CLBLL_LL_A2 CLBLM_L_X24Y89/CLBLM_IMUX1 CLBLM_L_X24Y89/CLBLM_IMUX17 CLBLM_L_X24Y89/CLBLM_IMUX25 CLBLM_L_X24Y89/CLBLM_IMUX9 CLBLM_L_X24Y89/CLBLM_LOGIC_OUTS4 CLBLM_L_X24Y89/CLBLM_L_A5 CLBLM_L_X24Y89/CLBLM_L_B5 CLBLM_L_X24Y89/CLBLM_M_A3 CLBLM_L_X24Y89/CLBLM_M_AQ CLBLM_L_X24Y89/CLBLM_M_B3 CLBLM_L_X24Y90/CLBLM_IMUX5 CLBLM_L_X24Y90/CLBLM_L_A6 CLBLM_L_X26Y90/CLBLM_IMUX2 CLBLM_L_X26Y90/CLBLM_IMUX37 CLBLM_L_X26Y90/CLBLM_IMUX47 CLBLM_L_X26Y90/CLBLM_L_D4 CLBLM_L_X26Y90/CLBLM_M_A2 CLBLM_L_X26Y90/CLBLM_M_D5 CLBLM_L_X26Y90/CLBLM_NE2A3 CLBLM_L_X26Y91/CLBLM_IMUX19 CLBLM_L_X26Y91/CLBLM_IMUX23 CLBLM_L_X26Y91/CLBLM_IMUX36 CLBLM_L_X26Y91/CLBLM_IMUX6 CLBLM_L_X26Y91/CLBLM_L_A1 CLBLM_L_X26Y91/CLBLM_L_B2 CLBLM_L_X26Y91/CLBLM_L_C3 CLBLM_L_X26Y91/CLBLM_L_D2 INT_L_X24Y88/EL1BEG3 INT_L_X24Y89/EL1BEG_N3 INT_L_X24Y89/IMUX_L1 INT_L_X24Y89/IMUX_L17 INT_L_X24Y89/IMUX_L25 INT_L_X24Y89/IMUX_L9 INT_L_X24Y89/LOGIC_OUTS_L4 INT_L_X24Y89/NE2BEG0 INT_L_X24Y90/IMUX_L5 INT_L_X24Y90/NE2A0 INT_L_X24Y90/NW2END3 INT_L_X26Y90/BYP_ALT3 INT_L_X26Y90/BYP_BOUNCE3 INT_L_X26Y90/FAN_ALT1 INT_L_X26Y90/FAN_BOUNCE1 INT_L_X26Y90/IMUX_L2 INT_L_X26Y90/IMUX_L37 INT_L_X26Y90/IMUX_L47 INT_L_X26Y90/NE2END3 INT_L_X26Y90/NL1BEG2 INT_L_X26Y90/NR1BEG3 INT_L_X26Y91/BYP_BOUNCE_N3_3 INT_L_X26Y91/EL1BEG1 INT_L_X26Y91/IMUX_L19 INT_L_X26Y91/IMUX_L23 INT_L_X26Y91/IMUX_L36 INT_L_X26Y91/IMUX_L6 INT_L_X26Y91/NL1END2 INT_L_X26Y91/NR1END3 INT_R_X25Y88/EL1END3 INT_R_X25Y88/IMUX14 INT_R_X25Y88/IMUX6 INT_R_X25Y88/NR1BEG3 INT_R_X25Y89/IMUX39 INT_R_X25Y89/NE2BEG3 INT_R_X25Y89/NE2END_S3_0 INT_R_X25Y89/NN2BEG3 INT_R_X25Y89/NR1END3 INT_R_X25Y89/NW2BEG3 INT_R_X25Y90/IMUX16 INT_R_X25Y90/NE2A3 INT_R_X25Y90/NE2END0 INT_R_X25Y90/NN2A3 INT_R_X25Y90/NW2A3 INT_R_X25Y91/IMUX6 INT_R_X25Y91/NN2END3 INT_R_X27Y91/EL1END1 INT_R_X27Y91/IMUX2 
pips: CLBLL_R_X25Y88/CLBLL_R.CLBLL_IMUX14->CLBLL_L_B1 CLBLL_R_X25Y88/CLBLL_R.CLBLL_IMUX6->CLBLL_L_A1 CLBLL_R_X25Y89/CLBLL_R.CLBLL_IMUX39->CLBLL_L_D3 CLBLL_R_X25Y90/CLBLL_R.CLBLL_IMUX16->CLBLL_L_B3 CLBLL_R_X25Y91/CLBLL_R.CLBLL_IMUX6->CLBLL_L_A1 CLBLL_R_X27Y91/CLBLL_R.CLBLL_IMUX2->CLBLL_LL_A2 CLBLM_L_X24Y89/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X24Y89/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_L_X24Y89/CLBLM_L.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_L_X24Y89/CLBLM_L.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_L_X24Y89/CLBLM_L.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 CLBLM_L_X24Y90/CLBLM_L.CLBLM_IMUX5->CLBLM_L_A6 CLBLM_L_X26Y90/CLBLM_L.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_L_X26Y90/CLBLM_L.CLBLM_IMUX37->CLBLM_L_D4 CLBLM_L_X26Y90/CLBLM_L.CLBLM_IMUX47->CLBLM_M_D5 CLBLM_L_X26Y91/CLBLM_L.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_L_X26Y91/CLBLM_L.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_L_X26Y91/CLBLM_L.CLBLM_IMUX36->CLBLM_L_D2 CLBLM_L_X26Y91/CLBLM_L.CLBLM_IMUX6->CLBLM_L_A1 INT_L_X24Y89/INT_L.LOGIC_OUTS_L4->>EL1BEG_N3 INT_L_X24Y89/INT_L.LOGIC_OUTS_L4->>IMUX_L1 INT_L_X24Y89/INT_L.LOGIC_OUTS_L4->>IMUX_L17 INT_L_X24Y89/INT_L.LOGIC_OUTS_L4->>IMUX_L25 INT_L_X24Y89/INT_L.LOGIC_OUTS_L4->>IMUX_L9 INT_L_X24Y89/INT_L.LOGIC_OUTS_L4->>NE2BEG0 INT_L_X24Y90/INT_L.NW2END3->>IMUX_L5 INT_L_X26Y90/INT_L.BYP_ALT3->>BYP_BOUNCE3 INT_L_X26Y90/INT_L.BYP_BOUNCE3->>IMUX_L47 INT_L_X26Y90/INT_L.FAN_ALT1->>FAN_BOUNCE1 INT_L_X26Y90/INT_L.FAN_BOUNCE1->>IMUX_L2 INT_L_X26Y90/INT_L.NE2END3->>BYP_ALT3 INT_L_X26Y90/INT_L.NE2END3->>FAN_ALT1 INT_L_X26Y90/INT_L.NE2END3->>IMUX_L37 INT_L_X26Y90/INT_L.NE2END3->>NL1BEG2 INT_L_X26Y90/INT_L.NE2END3->>NR1BEG3 INT_L_X26Y91/INT_L.NL1END2->>EL1BEG1 INT_L_X26Y91/INT_L.NL1END2->>IMUX_L19 INT_L_X26Y91/INT_L.NL1END2->>IMUX_L36 INT_L_X26Y91/INT_L.NR1END3->>IMUX_L23 INT_L_X26Y91/INT_L.NR1END3->>IMUX_L6 INT_R_X25Y88/INT_R.EL1END3->>IMUX14 INT_R_X25Y88/INT_R.EL1END3->>IMUX6 INT_R_X25Y88/INT_R.EL1END3->>NR1BEG3 INT_R_X25Y89/INT_R.NR1END3->>IMUX39 INT_R_X25Y89/INT_R.NR1END3->>NE2BEG3 INT_R_X25Y89/INT_R.NR1END3->>NN2BEG3 INT_R_X25Y89/INT_R.NR1END3->>NW2BEG3 INT_R_X25Y90/INT_R.NE2END0->>IMUX16 INT_R_X25Y91/INT_R.NN2END3->>IMUX6 INT_R_X27Y91/INT_R.EL1END1->>IMUX2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 19, 

lcd/tx_state[1] - 
wires: CLBLL_R_X25Y88/CLBLL_IMUX19 CLBLL_R_X25Y88/CLBLL_IMUX3 CLBLL_R_X25Y88/CLBLL_L_A2 CLBLL_R_X25Y88/CLBLL_L_B2 CLBLL_R_X25Y90/CLBLL_EL1BEG3 CLBLL_R_X25Y90/CLBLL_IMUX19 CLBLL_R_X25Y90/CLBLL_IMUX3 CLBLL_R_X25Y90/CLBLL_L_A2 CLBLL_R_X25Y90/CLBLL_L_B2 CLBLL_R_X25Y91/CLBLL_EE2A0 CLBLL_R_X25Y91/CLBLL_EE2BEG0 CLBLL_R_X25Y91/CLBLL_IMUX0 CLBLL_R_X25Y91/CLBLL_LOGIC_OUTS0 CLBLL_R_X25Y91/CLBLL_L_A3 CLBLL_R_X25Y91/CLBLL_L_AQ CLBLL_R_X25Y92/CLBLL_NE2A0 CLBLL_R_X27Y91/CLBLL_IMUX8 CLBLL_R_X27Y91/CLBLL_LL_A5 CLBLM_L_X24Y89/CLBLM_IMUX11 CLBLM_L_X24Y89/CLBLM_IMUX12 CLBLM_L_X24Y89/CLBLM_IMUX19 CLBLM_L_X24Y89/CLBLM_IMUX3 CLBLM_L_X24Y89/CLBLM_L_A2 CLBLM_L_X24Y89/CLBLM_L_B2 CLBLM_L_X24Y89/CLBLM_M_A4 CLBLM_L_X24Y89/CLBLM_M_B6 CLBLM_L_X24Y90/CLBLM_IMUX10 CLBLM_L_X24Y90/CLBLM_L_A4 CLBLM_L_X26Y90/CLBLM_EL1BEG3 CLBLM_L_X26Y90/CLBLM_IMUX45 CLBLM_L_X26Y90/CLBLM_IMUX46 CLBLM_L_X26Y90/CLBLM_IMUX7 CLBLM_L_X26Y90/CLBLM_L_D5 CLBLM_L_X26Y90/CLBLM_M_A1 CLBLM_L_X26Y90/CLBLM_M_D2 CLBLM_L_X26Y91/CLBLM_EE2A0 CLBLM_L_X26Y91/CLBLM_EE2BEG0 CLBLM_L_X26Y91/CLBLM_IMUX0 CLBLM_L_X26Y91/CLBLM_IMUX25 CLBLM_L_X26Y91/CLBLM_IMUX33 CLBLM_L_X26Y91/CLBLM_IMUX39 CLBLM_L_X26Y91/CLBLM_L_A3 CLBLM_L_X26Y91/CLBLM_L_B5 CLBLM_L_X26Y91/CLBLM_L_C1 CLBLM_L_X26Y91/CLBLM_L_D3 CLBLM_L_X26Y92/CLBLM_NE2A0 INT_L_X24Y89/IMUX_L11 INT_L_X24Y89/IMUX_L12 INT_L_X24Y89/IMUX_L19 INT_L_X24Y89/IMUX_L3 INT_L_X24Y89/SR1END1 INT_L_X24Y90/IMUX_L10 INT_L_X24Y90/NL1BEG0 INT_L_X24Y90/NL1END_S3_0 INT_L_X24Y90/SR1BEG1 INT_L_X24Y90/WL1END0 INT_L_X24Y91/EE2BEG0 INT_L_X24Y91/NL1END0 INT_L_X26Y90/EL1END3 INT_L_X26Y90/IMUX_L45 INT_L_X26Y90/IMUX_L46 INT_L_X26Y90/IMUX_L7 INT_L_X26Y91/EE2A0 INT_L_X26Y91/EE2END0 INT_L_X26Y91/IMUX_L0 INT_L_X26Y91/IMUX_L25 INT_L_X26Y91/IMUX_L33 INT_L_X26Y91/IMUX_L39 INT_L_X26Y91/NE2END_S3_0 INT_L_X26Y92/NE2END0 INT_R_X25Y88/IMUX19 INT_R_X25Y88/IMUX3 INT_R_X25Y88/SS2END1 INT_R_X25Y89/SS2A1 INT_R_X25Y90/EL1BEG3 INT_R_X25Y90/IMUX19 INT_R_X25Y90/IMUX3 INT_R_X25Y90/SR1END1 INT_R_X25Y90/SS2BEG1 INT_R_X25Y90/WL1BEG0 INT_R_X25Y91/EE2A0 INT_R_X25Y91/EE2BEG0 INT_R_X25Y91/EL1BEG_N3 INT_R_X25Y91/IMUX0 INT_R_X25Y91/LOGIC_OUTS0 INT_R_X25Y91/NE2BEG0 INT_R_X25Y91/SR1BEG1 INT_R_X25Y92/NE2A0 INT_R_X27Y91/EE2END0 INT_R_X27Y91/IMUX8 
pips: CLBLL_R_X25Y88/CLBLL_R.CLBLL_IMUX19->CLBLL_L_B2 CLBLL_R_X25Y88/CLBLL_R.CLBLL_IMUX3->CLBLL_L_A2 CLBLL_R_X25Y90/CLBLL_R.CLBLL_IMUX19->CLBLL_L_B2 CLBLL_R_X25Y90/CLBLL_R.CLBLL_IMUX3->CLBLL_L_A2 CLBLL_R_X25Y91/CLBLL_R.CLBLL_IMUX0->CLBLL_L_A3 CLBLL_R_X25Y91/CLBLL_R.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 CLBLL_R_X27Y91/CLBLL_R.CLBLL_IMUX8->CLBLL_LL_A5 CLBLM_L_X24Y89/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_L_X24Y89/CLBLM_L.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_L_X24Y89/CLBLM_L.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_L_X24Y89/CLBLM_L.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_L_X24Y90/CLBLM_L.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_L_X26Y90/CLBLM_L.CLBLM_IMUX45->CLBLM_M_D2 CLBLM_L_X26Y90/CLBLM_L.CLBLM_IMUX46->CLBLM_L_D5 CLBLM_L_X26Y90/CLBLM_L.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_L_X26Y91/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_L_X26Y91/CLBLM_L.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_L_X26Y91/CLBLM_L.CLBLM_IMUX33->CLBLM_L_C1 CLBLM_L_X26Y91/CLBLM_L.CLBLM_IMUX39->CLBLM_L_D3 INT_L_X24Y89/INT_L.SR1END1->>IMUX_L11 INT_L_X24Y89/INT_L.SR1END1->>IMUX_L12 INT_L_X24Y89/INT_L.SR1END1->>IMUX_L19 INT_L_X24Y89/INT_L.SR1END1->>IMUX_L3 INT_L_X24Y90/INT_L.WL1END0->>IMUX_L10 INT_L_X24Y90/INT_L.WL1END0->>NL1BEG0 INT_L_X24Y90/INT_L.WL1END0->>SR1BEG1 INT_L_X24Y91/INT_L.NL1END0->>EE2BEG0 INT_L_X26Y90/INT_L.EL1END3->>IMUX_L45 INT_L_X26Y90/INT_L.EL1END3->>IMUX_L46 INT_L_X26Y90/INT_L.EL1END3->>IMUX_L7 INT_L_X26Y91/INT_L.EE2END0->>IMUX_L0 INT_L_X26Y91/INT_L.EE2END0->>IMUX_L25 INT_L_X26Y91/INT_L.EE2END0->>IMUX_L33 INT_L_X26Y91/INT_L.NE2END_S3_0->>IMUX_L39 INT_R_X25Y88/INT_R.SS2END1->>IMUX19 INT_R_X25Y88/INT_R.SS2END1->>IMUX3 INT_R_X25Y90/INT_R.SR1END1->>IMUX19 INT_R_X25Y90/INT_R.SR1END1->>IMUX3 INT_R_X25Y90/INT_R.SR1END1->>SS2BEG1 INT_R_X25Y90/INT_R.SR1END1->>WL1BEG0 INT_R_X25Y91/INT_R.LOGIC_OUTS0->>EE2BEG0 INT_R_X25Y91/INT_R.LOGIC_OUTS0->>EL1BEG_N3 INT_R_X25Y91/INT_R.LOGIC_OUTS0->>IMUX0 INT_R_X25Y91/INT_R.LOGIC_OUTS0->>NE2BEG0 INT_R_X25Y91/INT_R.LOGIC_OUTS0->>SR1BEG1 INT_R_X27Y91/INT_R.EE2END0->>IMUX8 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 19, 

lcd/tx_state[0] - 
wires: CLBLL_R_X25Y88/CLBLL_IMUX13 CLBLL_R_X25Y88/CLBLL_IMUX5 CLBLL_R_X25Y88/CLBLL_L_A6 CLBLL_R_X25Y88/CLBLL_L_B6 CLBLL_R_X25Y89/CLBLL_IMUX36 CLBLL_R_X25Y89/CLBLL_L_D2 CLBLL_R_X25Y90/CLBLL_IMUX13 CLBLL_R_X25Y90/CLBLL_IMUX5 CLBLL_R_X25Y90/CLBLL_L_A6 CLBLL_R_X25Y90/CLBLL_L_B6 CLBLL_R_X25Y90/CLBLL_NE2A2 CLBLL_R_X25Y91/CLBLL_EE2BEG1 CLBLL_R_X25Y91/CLBLL_IMUX10 CLBLL_R_X25Y91/CLBLL_L_A4 CLBLL_R_X27Y91/CLBLL_IMUX11 CLBLL_R_X27Y91/CLBLL_LL_A4 CLBLM_L_X24Y89/CLBLM_IMUX10 CLBLM_L_X24Y89/CLBLM_IMUX18 CLBLM_L_X24Y89/CLBLM_IMUX2 CLBLM_L_X24Y89/CLBLM_IMUX26 CLBLM_L_X24Y89/CLBLM_LOGIC_OUTS5 CLBLM_L_X24Y89/CLBLM_L_A4 CLBLM_L_X24Y89/CLBLM_L_B4 CLBLM_L_X24Y89/CLBLM_M_A2 CLBLM_L_X24Y89/CLBLM_M_B2 CLBLM_L_X24Y89/CLBLM_M_BQ CLBLM_L_X24Y90/CLBLM_IMUX6 CLBLM_L_X24Y90/CLBLM_L_A1 CLBLM_L_X26Y90/CLBLM_IMUX36 CLBLM_L_X26Y90/CLBLM_IMUX4 CLBLM_L_X26Y90/CLBLM_L_D2 CLBLM_L_X26Y90/CLBLM_M_A6 CLBLM_L_X26Y90/CLBLM_NE2A2 CLBLM_L_X26Y91/CLBLM_EE2BEG1 INT_L_X24Y89/ER1BEG2 INT_L_X24Y89/IMUX_L10 INT_L_X24Y89/IMUX_L18 INT_L_X24Y89/IMUX_L2 INT_L_X24Y89/IMUX_L26 INT_L_X24Y89/LOGIC_OUTS_L5 INT_L_X24Y90/IMUX_L6 INT_L_X24Y90/WR1END3 INT_L_X26Y90/IMUX_L36 INT_L_X26Y90/IMUX_L4 INT_L_X26Y90/NE2END2 INT_L_X26Y91/EE2A1 INT_R_X25Y88/IMUX13 INT_R_X25Y88/IMUX5 INT_R_X25Y88/SL1END2 INT_R_X25Y89/ER1END2 INT_R_X25Y89/IMUX36 INT_R_X25Y89/NE2BEG2 INT_R_X25Y89/NR1BEG2 INT_R_X25Y89/SL1BEG2 INT_R_X25Y90/IMUX13 INT_R_X25Y90/IMUX5 INT_R_X25Y90/NE2A2 INT_R_X25Y90/NL1BEG1 INT_R_X25Y90/NR1END2 INT_R_X25Y90/WR1BEG3 INT_R_X25Y91/EE2BEG1 INT_R_X25Y91/IMUX10 INT_R_X25Y91/NL1END1 INT_R_X27Y91/EE2END1 INT_R_X27Y91/IMUX11 
pips: CLBLL_R_X25Y88/CLBLL_R.CLBLL_IMUX13->CLBLL_L_B6 CLBLL_R_X25Y88/CLBLL_R.CLBLL_IMUX5->CLBLL_L_A6 CLBLL_R_X25Y89/CLBLL_R.CLBLL_IMUX36->CLBLL_L_D2 CLBLL_R_X25Y90/CLBLL_R.CLBLL_IMUX13->CLBLL_L_B6 CLBLL_R_X25Y90/CLBLL_R.CLBLL_IMUX5->CLBLL_L_A6 CLBLL_R_X25Y91/CLBLL_R.CLBLL_IMUX10->CLBLL_L_A4 CLBLL_R_X27Y91/CLBLL_R.CLBLL_IMUX11->CLBLL_LL_A4 CLBLM_L_X24Y89/CLBLM_L.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_L_X24Y89/CLBLM_L.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_L_X24Y89/CLBLM_L.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_L_X24Y89/CLBLM_L.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_L_X24Y89/CLBLM_L.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 CLBLM_L_X24Y90/CLBLM_L.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_L_X26Y90/CLBLM_L.CLBLM_IMUX36->CLBLM_L_D2 CLBLM_L_X26Y90/CLBLM_L.CLBLM_IMUX4->CLBLM_M_A6 INT_L_X24Y89/INT_L.LOGIC_OUTS_L5->>ER1BEG2 INT_L_X24Y89/INT_L.LOGIC_OUTS_L5->>IMUX_L10 INT_L_X24Y89/INT_L.LOGIC_OUTS_L5->>IMUX_L18 INT_L_X24Y89/INT_L.LOGIC_OUTS_L5->>IMUX_L2 INT_L_X24Y89/INT_L.LOGIC_OUTS_L5->>IMUX_L26 INT_L_X24Y90/INT_L.WR1END3->>IMUX_L6 INT_L_X26Y90/INT_L.NE2END2->>IMUX_L36 INT_L_X26Y90/INT_L.NE2END2->>IMUX_L4 INT_R_X25Y88/INT_R.SL1END2->>IMUX13 INT_R_X25Y88/INT_R.SL1END2->>IMUX5 INT_R_X25Y89/INT_R.ER1END2->>IMUX36 INT_R_X25Y89/INT_R.ER1END2->>NE2BEG2 INT_R_X25Y89/INT_R.ER1END2->>NR1BEG2 INT_R_X25Y89/INT_R.ER1END2->>SL1BEG2 INT_R_X25Y90/INT_R.NR1END2->>IMUX13 INT_R_X25Y90/INT_R.NR1END2->>IMUX5 INT_R_X25Y90/INT_R.NR1END2->>NL1BEG1 INT_R_X25Y90/INT_R.NR1END2->>WR1BEG3 INT_R_X25Y91/INT_R.NL1END1->>EE2BEG1 INT_R_X25Y91/INT_R.NL1END1->>IMUX10 INT_R_X27Y91/INT_R.EE2END1->>IMUX11 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 15, 

FSM_sequential_tx_state[1]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

FSM_sequential_tx_state[2]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

FSM_sequential_tx_state[2]_i_3_n_0 - 
wires: CLBLL_R_X25Y88/CLBLL_IMUX23 CLBLL_R_X25Y88/CLBLL_L_C3 CLBLL_R_X25Y89/CLBLL_NE2A3 CLBLL_R_X25Y92/CLBLL_LOGIC_OUTS11 CLBLL_R_X25Y92/CLBLL_L_D CLBLM_L_X26Y89/CLBLM_IMUX15 CLBLM_L_X26Y89/CLBLM_IMUX22 CLBLM_L_X26Y89/CLBLM_IMUX23 CLBLM_L_X26Y89/CLBLM_IMUX46 CLBLM_L_X26Y89/CLBLM_L_C3 CLBLM_L_X26Y89/CLBLM_L_D5 CLBLM_L_X26Y89/CLBLM_M_B1 CLBLM_L_X26Y89/CLBLM_M_C3 CLBLM_L_X26Y89/CLBLM_NE2A3 INT_L_X26Y89/IMUX_L15 INT_L_X26Y89/IMUX_L22 INT_L_X26Y89/IMUX_L23 INT_L_X26Y89/IMUX_L46 INT_L_X26Y89/NE2END3 INT_R_X25Y86/NR1BEG3 INT_R_X25Y86/SS6END3 INT_R_X25Y87/NR1BEG3 INT_R_X25Y87/NR1END3 INT_R_X25Y87/SS6E3 INT_R_X25Y87/SS6END_N0_3 INT_R_X25Y88/IMUX23 INT_R_X25Y88/NE2BEG3 INT_R_X25Y88/NR1END3 INT_R_X25Y88/SS6D3 INT_R_X25Y89/NE2A3 INT_R_X25Y89/SS6C3 INT_R_X25Y90/SS6B3 INT_R_X25Y91/SS6A3 INT_R_X25Y92/LOGIC_OUTS11 INT_R_X25Y92/SS6BEG3 
pips: CLBLL_R_X25Y88/CLBLL_R.CLBLL_IMUX23->CLBLL_L_C3 CLBLL_R_X25Y92/CLBLL_R.CLBLL_L_D->CLBLL_LOGIC_OUTS11 CLBLM_L_X26Y89/CLBLM_L.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_L_X26Y89/CLBLM_L.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_L_X26Y89/CLBLM_L.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_L_X26Y89/CLBLM_L.CLBLM_IMUX46->CLBLM_L_D5 INT_L_X26Y89/INT_L.NE2END3->>IMUX_L15 INT_L_X26Y89/INT_L.NE2END3->>IMUX_L22 INT_L_X26Y89/INT_L.NE2END3->>IMUX_L23 INT_L_X26Y89/INT_L.NE2END3->>IMUX_L46 INT_R_X25Y86/INT_R.SS6END3->>NR1BEG3 INT_R_X25Y87/INT_R.NR1END3->>NR1BEG3 INT_R_X25Y88/INT_R.NR1END3->>IMUX23 INT_R_X25Y88/INT_R.NR1END3->>NE2BEG3 INT_R_X25Y92/INT_R.LOGIC_OUTS11->>SS6BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

FSM_sequential_tx_state[2]_i_4_n_0 - 
wires: CLBLL_R_X25Y88/CLBLL_IMUX30 CLBLL_R_X25Y88/CLBLL_LOGIC_OUTS11 CLBLL_R_X25Y88/CLBLL_L_C5 CLBLL_R_X25Y88/CLBLL_L_D CLBLL_R_X25Y89/CLBLL_ER1BEG0 CLBLM_L_X26Y89/CLBLM_ER1BEG0 CLBLM_L_X26Y89/CLBLM_IMUX18 CLBLM_L_X26Y89/CLBLM_IMUX32 CLBLM_L_X26Y89/CLBLM_IMUX33 CLBLM_L_X26Y89/CLBLM_IMUX41 CLBLM_L_X26Y89/CLBLM_L_C1 CLBLM_L_X26Y89/CLBLM_L_D1 CLBLM_L_X26Y89/CLBLM_M_B2 CLBLM_L_X26Y89/CLBLM_M_C1 INT_L_X26Y89/ER1END0 INT_L_X26Y89/IMUX_L18 INT_L_X26Y89/IMUX_L32 INT_L_X26Y89/IMUX_L33 INT_L_X26Y89/IMUX_L41 INT_R_X25Y88/ER1BEG_S0 INT_R_X25Y88/IMUX30 INT_R_X25Y88/LOGIC_OUTS11 INT_R_X25Y89/ER1BEG0 
pips: CLBLL_R_X25Y88/CLBLL_R.CLBLL_IMUX30->CLBLL_L_C5 CLBLL_R_X25Y88/CLBLL_R.CLBLL_L_D->CLBLL_LOGIC_OUTS11 CLBLM_L_X26Y89/CLBLM_L.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_L_X26Y89/CLBLM_L.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_L_X26Y89/CLBLM_L.CLBLM_IMUX33->CLBLM_L_C1 CLBLM_L_X26Y89/CLBLM_L.CLBLM_IMUX41->CLBLM_L_D1 INT_L_X26Y89/INT_L.ER1END0->>IMUX_L18 INT_L_X26Y89/INT_L.ER1END0->>IMUX_L32 INT_L_X26Y89/INT_L.ER1END0->>IMUX_L33 INT_L_X26Y89/INT_L.ER1END0->>IMUX_L41 INT_R_X25Y88/INT_R.LOGIC_OUTS11->>ER1BEG_S0 INT_R_X25Y88/INT_R.LOGIC_OUTS11->>IMUX30 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

FSM_sequential_tx_state[2]_i_5_n_0 - 
wires: CLBLL_R_X25Y88/CLBLL_IMUX21 CLBLL_R_X25Y88/CLBLL_L_C4 CLBLL_R_X25Y88/CLBLL_SW2A2 CLBLL_R_X25Y89/CLBLL_SE2A2 CLBLL_R_X25Y90/CLBLL_LOGIC_OUTS10 CLBLL_R_X25Y90/CLBLL_L_C CLBLM_L_X26Y88/CLBLM_SW2A2 CLBLM_L_X26Y89/CLBLM_IMUX12 CLBLM_L_X26Y89/CLBLM_IMUX21 CLBLM_L_X26Y89/CLBLM_IMUX28 CLBLM_L_X26Y89/CLBLM_IMUX37 CLBLM_L_X26Y89/CLBLM_L_C4 CLBLM_L_X26Y89/CLBLM_L_D4 CLBLM_L_X26Y89/CLBLM_M_B6 CLBLM_L_X26Y89/CLBLM_M_C4 CLBLM_L_X26Y89/CLBLM_SE2A2 INT_L_X26Y88/SW2A2 INT_L_X26Y89/IMUX_L12 INT_L_X26Y89/IMUX_L21 INT_L_X26Y89/IMUX_L28 INT_L_X26Y89/IMUX_L37 INT_L_X26Y89/SE2END2 INT_L_X26Y89/SW2BEG2 INT_R_X25Y88/IMUX21 INT_R_X25Y88/SW2END2 INT_R_X25Y89/SE2A2 INT_R_X25Y90/LOGIC_OUTS10 INT_R_X25Y90/SE2BEG2 
pips: CLBLL_R_X25Y88/CLBLL_R.CLBLL_IMUX21->CLBLL_L_C4 CLBLL_R_X25Y90/CLBLL_R.CLBLL_L_C->CLBLL_LOGIC_OUTS10 CLBLM_L_X26Y89/CLBLM_L.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_L_X26Y89/CLBLM_L.CLBLM_IMUX21->CLBLM_L_C4 CLBLM_L_X26Y89/CLBLM_L.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_L_X26Y89/CLBLM_L.CLBLM_IMUX37->CLBLM_L_D4 INT_L_X26Y89/INT_L.SE2END2->>IMUX_L12 INT_L_X26Y89/INT_L.SE2END2->>IMUX_L21 INT_L_X26Y89/INT_L.SE2END2->>IMUX_L28 INT_L_X26Y89/INT_L.SE2END2->>IMUX_L37 INT_L_X26Y89/INT_L.SE2END2->>SW2BEG2 INT_R_X25Y88/INT_R.SW2END2->>IMUX21 INT_R_X25Y90/INT_R.LOGIC_OUTS10->>SE2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

lcd/delay_counter/counter_reg[0] - 
wires: CLBLL_R_X25Y88/CLBLL_IMUX1 CLBLL_R_X25Y88/CLBLL_IMUX33 CLBLL_R_X25Y88/CLBLL_LL_A3 CLBLL_R_X25Y88/CLBLL_LL_AQ CLBLL_R_X25Y88/CLBLL_LOGIC_OUTS4 CLBLL_R_X25Y88/CLBLL_L_C1 INT_R_X25Y88/IMUX1 INT_R_X25Y88/IMUX33 INT_R_X25Y88/LOGIC_OUTS4 
pips: CLBLL_R_X25Y88/CLBLL_R.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_R_X25Y88/CLBLL_R.CLBLL_IMUX33->CLBLL_L_C1 CLBLL_R_X25Y88/CLBLL_R.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 INT_R_X25Y88/INT_R.LOGIC_OUTS4->>IMUX1 INT_R_X25Y88/INT_R.LOGIC_OUTS4->>IMUX33 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

lcd/delay_counter/counter_reg[1] - 
wires: CLBLL_R_X25Y88/CLBLL_IMUX18 CLBLL_R_X25Y88/CLBLL_IMUX20 CLBLL_R_X25Y88/CLBLL_LL_B2 CLBLL_R_X25Y88/CLBLL_LL_BQ CLBLL_R_X25Y88/CLBLL_LOGIC_OUTS5 CLBLL_R_X25Y88/CLBLL_L_C2 INT_R_X25Y88/BYP_ALT4 INT_R_X25Y88/BYP_BOUNCE4 INT_R_X25Y88/IMUX18 INT_R_X25Y88/IMUX20 INT_R_X25Y88/LOGIC_OUTS5 
pips: CLBLL_R_X25Y88/CLBLL_R.CLBLL_IMUX18->CLBLL_LL_B2 CLBLL_R_X25Y88/CLBLL_R.CLBLL_IMUX20->CLBLL_L_C2 CLBLL_R_X25Y88/CLBLL_R.CLBLL_LL_BQ->CLBLL_LOGIC_OUTS5 INT_R_X25Y88/INT_R.BYP_ALT4->>BYP_BOUNCE4 INT_R_X25Y88/INT_R.BYP_BOUNCE4->>IMUX20 INT_R_X25Y88/INT_R.LOGIC_OUTS5->>BYP_ALT4 INT_R_X25Y88/INT_R.LOGIC_OUTS5->>IMUX18 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

lcd/delay_counter/counter_reg[16] - 
wires: CLBLL_R_X25Y92/CLBLL_IMUX1 CLBLL_R_X25Y92/CLBLL_IMUX41 CLBLL_R_X25Y92/CLBLL_LL_A3 CLBLL_R_X25Y92/CLBLL_LL_AQ CLBLL_R_X25Y92/CLBLL_LOGIC_OUTS4 CLBLL_R_X25Y92/CLBLL_L_D1 INT_R_X25Y92/IMUX1 INT_R_X25Y92/IMUX41 INT_R_X25Y92/LOGIC_OUTS4 
pips: CLBLL_R_X25Y92/CLBLL_R.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_R_X25Y92/CLBLL_R.CLBLL_IMUX41->CLBLL_L_D1 CLBLL_R_X25Y92/CLBLL_R.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 INT_R_X25Y92/INT_R.LOGIC_OUTS4->>IMUX1 INT_R_X25Y92/INT_R.LOGIC_OUTS4->>IMUX41 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

lcd/delay_counter/counter_reg[17] - 
wires: CLBLL_R_X25Y92/CLBLL_IMUX18 CLBLL_R_X25Y92/CLBLL_IMUX42 CLBLL_R_X25Y92/CLBLL_LL_B2 CLBLL_R_X25Y92/CLBLL_LL_BQ CLBLL_R_X25Y92/CLBLL_LOGIC_OUTS5 CLBLL_R_X25Y92/CLBLL_L_D6 INT_R_X25Y92/IMUX18 INT_R_X25Y92/IMUX42 INT_R_X25Y92/LOGIC_OUTS5 
pips: CLBLL_R_X25Y92/CLBLL_R.CLBLL_IMUX18->CLBLL_LL_B2 CLBLL_R_X25Y92/CLBLL_R.CLBLL_IMUX42->CLBLL_L_D6 CLBLL_R_X25Y92/CLBLL_R.CLBLL_LL_BQ->CLBLL_LOGIC_OUTS5 INT_R_X25Y92/INT_R.LOGIC_OUTS5->>IMUX18 INT_R_X25Y92/INT_R.LOGIC_OUTS5->>IMUX42 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

lcd/delay_counter/counter_reg[14] - 
wires: CLBLL_R_X25Y91/CLBLL_IMUX29 CLBLL_R_X25Y91/CLBLL_LL_C2 CLBLL_R_X25Y91/CLBLL_LL_CQ CLBLL_R_X25Y91/CLBLL_LOGIC_OUTS6 CLBLL_R_X25Y92/CLBLL_IMUX39 CLBLL_R_X25Y92/CLBLL_L_D3 INT_R_X25Y91/IMUX29 INT_R_X25Y91/LOGIC_OUTS6 INT_R_X25Y91/NL1BEG1 INT_R_X25Y92/IMUX39 INT_R_X25Y92/NL1BEG0 INT_R_X25Y92/NL1END1 INT_R_X25Y92/NL1END_S3_0 INT_R_X25Y93/NL1END0 
pips: CLBLL_R_X25Y91/CLBLL_R.CLBLL_IMUX29->CLBLL_LL_C2 CLBLL_R_X25Y91/CLBLL_R.CLBLL_LL_CQ->CLBLL_LOGIC_OUTS6 CLBLL_R_X25Y92/CLBLL_R.CLBLL_IMUX39->CLBLL_L_D3 INT_R_X25Y91/INT_R.LOGIC_OUTS6->>IMUX29 INT_R_X25Y91/INT_R.LOGIC_OUTS6->>NL1BEG1 INT_R_X25Y92/INT_R.NL1END1->>NL1BEG0 INT_R_X25Y92/INT_R.NL1END_S3_0->>IMUX39 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

lcd/delay_counter/counter_reg[15] - 
wires: CLBLL_R_X25Y91/CLBLL_IMUX38 CLBLL_R_X25Y91/CLBLL_LL_D3 CLBLL_R_X25Y91/CLBLL_LL_DQ CLBLL_R_X25Y91/CLBLL_LOGIC_OUTS7 CLBLL_R_X25Y92/CLBLL_IMUX36 CLBLL_R_X25Y92/CLBLL_L_D2 INT_R_X25Y91/IMUX38 INT_R_X25Y91/LOGIC_OUTS7 INT_R_X25Y91/NL1BEG2 INT_R_X25Y92/IMUX36 INT_R_X25Y92/NL1END2 
pips: CLBLL_R_X25Y91/CLBLL_R.CLBLL_IMUX38->CLBLL_LL_D3 CLBLL_R_X25Y91/CLBLL_R.CLBLL_LL_DQ->CLBLL_LOGIC_OUTS7 CLBLL_R_X25Y92/CLBLL_R.CLBLL_IMUX36->CLBLL_L_D2 INT_R_X25Y91/INT_R.LOGIC_OUTS7->>IMUX38 INT_R_X25Y91/INT_R.LOGIC_OUTS7->>NL1BEG2 INT_R_X25Y92/INT_R.NL1END2->>IMUX36 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

lcd/delay_counter/counter_reg[19] - 
wires: CLBLL_R_X25Y92/CLBLL_IMUX38 CLBLL_R_X25Y92/CLBLL_IMUX46 CLBLL_R_X25Y92/CLBLL_LL_D3 CLBLL_R_X25Y92/CLBLL_LL_DQ CLBLL_R_X25Y92/CLBLL_LOGIC_OUTS7 CLBLL_R_X25Y92/CLBLL_L_D5 INT_R_X25Y92/IMUX38 INT_R_X25Y92/IMUX46 INT_R_X25Y92/LOGIC_OUTS7 
pips: CLBLL_R_X25Y92/CLBLL_R.CLBLL_IMUX38->CLBLL_LL_D3 CLBLL_R_X25Y92/CLBLL_R.CLBLL_IMUX46->CLBLL_L_D5 CLBLL_R_X25Y92/CLBLL_R.CLBLL_LL_DQ->CLBLL_LOGIC_OUTS7 INT_R_X25Y92/INT_R.LOGIC_OUTS7->>IMUX38 INT_R_X25Y92/INT_R.LOGIC_OUTS7->>IMUX46 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

lcd/delay_counter/counter_reg[18] - 
wires: CLBLL_R_X25Y92/CLBLL_IMUX29 CLBLL_R_X25Y92/CLBLL_IMUX37 CLBLL_R_X25Y92/CLBLL_LL_C2 CLBLL_R_X25Y92/CLBLL_LL_CQ CLBLL_R_X25Y92/CLBLL_LOGIC_OUTS6 CLBLL_R_X25Y92/CLBLL_L_D4 INT_R_X25Y92/IMUX29 INT_R_X25Y92/IMUX37 INT_R_X25Y92/LOGIC_OUTS6 
pips: CLBLL_R_X25Y92/CLBLL_R.CLBLL_IMUX29->CLBLL_LL_C2 CLBLL_R_X25Y92/CLBLL_R.CLBLL_IMUX37->CLBLL_L_D4 CLBLL_R_X25Y92/CLBLL_R.CLBLL_LL_CQ->CLBLL_LOGIC_OUTS6 INT_R_X25Y92/INT_R.LOGIC_OUTS6->>IMUX29 INT_R_X25Y92/INT_R.LOGIC_OUTS6->>IMUX37 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

lcd/delay_counter/counter_reg[4] - 
wires: CLBLL_R_X25Y88/CLBLL_IMUX41 CLBLL_R_X25Y88/CLBLL_L_D1 CLBLL_R_X25Y89/CLBLL_IMUX1 CLBLL_R_X25Y89/CLBLL_LL_A3 CLBLL_R_X25Y89/CLBLL_LL_AQ CLBLL_R_X25Y89/CLBLL_LOGIC_OUTS4 INT_R_X25Y88/IMUX41 INT_R_X25Y88/SL1END0 INT_R_X25Y89/IMUX1 INT_R_X25Y89/LOGIC_OUTS4 INT_R_X25Y89/SL1BEG0 
pips: CLBLL_R_X25Y88/CLBLL_R.CLBLL_IMUX41->CLBLL_L_D1 CLBLL_R_X25Y89/CLBLL_R.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_R_X25Y89/CLBLL_R.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 INT_R_X25Y88/INT_R.SL1END0->>IMUX41 INT_R_X25Y89/INT_R.LOGIC_OUTS4->>IMUX1 INT_R_X25Y89/INT_R.LOGIC_OUTS4->>SL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

lcd/delay_counter/counter_reg[5] - 
wires: CLBLL_R_X25Y88/CLBLL_IMUX36 CLBLL_R_X25Y88/CLBLL_L_D2 CLBLL_R_X25Y89/CLBLL_IMUX18 CLBLL_R_X25Y89/CLBLL_LL_B2 CLBLL_R_X25Y89/CLBLL_LL_BQ CLBLL_R_X25Y89/CLBLL_LOGIC_OUTS5 INT_R_X25Y88/FAN_ALT1 INT_R_X25Y88/FAN_BOUNCE1 INT_R_X25Y88/IMUX36 INT_R_X25Y88/SR1END2 INT_R_X25Y89/IMUX18 INT_R_X25Y89/LOGIC_OUTS5 INT_R_X25Y89/SR1BEG2 
pips: CLBLL_R_X25Y88/CLBLL_R.CLBLL_IMUX36->CLBLL_L_D2 CLBLL_R_X25Y89/CLBLL_R.CLBLL_IMUX18->CLBLL_LL_B2 CLBLL_R_X25Y89/CLBLL_R.CLBLL_LL_BQ->CLBLL_LOGIC_OUTS5 INT_R_X25Y88/INT_R.FAN_ALT1->>FAN_BOUNCE1 INT_R_X25Y88/INT_R.FAN_BOUNCE1->>IMUX36 INT_R_X25Y88/INT_R.SR1END2->>FAN_ALT1 INT_R_X25Y89/INT_R.LOGIC_OUTS5->>IMUX18 INT_R_X25Y89/INT_R.LOGIC_OUTS5->>SR1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

lcd/delay_counter/counter_reg[2] - 
wires: CLBLL_R_X25Y88/CLBLL_IMUX29 CLBLL_R_X25Y88/CLBLL_IMUX37 CLBLL_R_X25Y88/CLBLL_LL_C2 CLBLL_R_X25Y88/CLBLL_LL_CQ CLBLL_R_X25Y88/CLBLL_LOGIC_OUTS6 CLBLL_R_X25Y88/CLBLL_L_D4 INT_R_X25Y88/IMUX29 INT_R_X25Y88/IMUX37 INT_R_X25Y88/LOGIC_OUTS6 
pips: CLBLL_R_X25Y88/CLBLL_R.CLBLL_IMUX29->CLBLL_LL_C2 CLBLL_R_X25Y88/CLBLL_R.CLBLL_IMUX37->CLBLL_L_D4 CLBLL_R_X25Y88/CLBLL_R.CLBLL_LL_CQ->CLBLL_LOGIC_OUTS6 INT_R_X25Y88/INT_R.LOGIC_OUTS6->>IMUX29 INT_R_X25Y88/INT_R.LOGIC_OUTS6->>IMUX37 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

lcd/delay_counter/counter_reg[3] - 
wires: CLBLL_R_X25Y88/CLBLL_IMUX38 CLBLL_R_X25Y88/CLBLL_IMUX42 CLBLL_R_X25Y88/CLBLL_LL_D3 CLBLL_R_X25Y88/CLBLL_LL_DQ CLBLL_R_X25Y88/CLBLL_LOGIC_OUTS7 CLBLL_R_X25Y88/CLBLL_L_D6 INT_R_X25Y88/IMUX38 INT_R_X25Y88/IMUX42 INT_R_X25Y88/LOGIC_OUTS7 INT_R_X25Y88/SR1BEG_S0 
pips: CLBLL_R_X25Y88/CLBLL_R.CLBLL_IMUX38->CLBLL_LL_D3 CLBLL_R_X25Y88/CLBLL_R.CLBLL_IMUX42->CLBLL_L_D6 CLBLL_R_X25Y88/CLBLL_R.CLBLL_LL_DQ->CLBLL_LOGIC_OUTS7 INT_R_X25Y88/INT_R.LOGIC_OUTS7->>IMUX38 INT_R_X25Y88/INT_R.LOGIC_OUTS7->>SR1BEG_S0 INT_R_X25Y88/INT_R.SR1BEG_S0->>IMUX42 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

lcd/delay_counter/counter_reg[7] - 
wires: CLBLL_R_X25Y88/CLBLL_IMUX46 CLBLL_R_X25Y88/CLBLL_L_D5 CLBLL_R_X25Y89/CLBLL_IMUX38 CLBLL_R_X25Y89/CLBLL_LL_D3 CLBLL_R_X25Y89/CLBLL_LL_DQ CLBLL_R_X25Y89/CLBLL_LOGIC_OUTS7 INT_R_X25Y88/IMUX46 INT_R_X25Y88/SL1END3 INT_R_X25Y89/IMUX38 INT_R_X25Y89/LOGIC_OUTS7 INT_R_X25Y89/SL1BEG3 
pips: CLBLL_R_X25Y88/CLBLL_R.CLBLL_IMUX46->CLBLL_L_D5 CLBLL_R_X25Y89/CLBLL_R.CLBLL_IMUX38->CLBLL_LL_D3 CLBLL_R_X25Y89/CLBLL_R.CLBLL_LL_DQ->CLBLL_LOGIC_OUTS7 INT_R_X25Y88/INT_R.SL1END3->>IMUX46 INT_R_X25Y89/INT_R.LOGIC_OUTS7->>IMUX38 INT_R_X25Y89/INT_R.LOGIC_OUTS7->>SL1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

lcd/delay_counter/counter_reg[6] - 
wires: CLBLL_R_X25Y88/CLBLL_IMUX39 CLBLL_R_X25Y88/CLBLL_L_D3 CLBLL_R_X25Y89/CLBLL_IMUX29 CLBLL_R_X25Y89/CLBLL_LL_C2 CLBLL_R_X25Y89/CLBLL_LL_CQ CLBLL_R_X25Y89/CLBLL_LOGIC_OUTS6 INT_R_X25Y88/IMUX39 INT_R_X25Y88/SR1END3 INT_R_X25Y89/IMUX29 INT_R_X25Y89/LOGIC_OUTS6 INT_R_X25Y89/SR1BEG3 INT_R_X25Y89/SR1END_N3_3 
pips: CLBLL_R_X25Y88/CLBLL_R.CLBLL_IMUX39->CLBLL_L_D3 CLBLL_R_X25Y89/CLBLL_R.CLBLL_IMUX29->CLBLL_LL_C2 CLBLL_R_X25Y89/CLBLL_R.CLBLL_LL_CQ->CLBLL_LOGIC_OUTS6 INT_R_X25Y88/INT_R.SR1END3->>IMUX39 INT_R_X25Y89/INT_R.LOGIC_OUTS6->>IMUX29 INT_R_X25Y89/INT_R.LOGIC_OUTS6->>SR1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

lcd/delay_counter/counter_reg[10] - 
wires: CLBLL_R_X25Y90/CLBLL_IMUX21 CLBLL_R_X25Y90/CLBLL_IMUX29 CLBLL_R_X25Y90/CLBLL_LL_C2 CLBLL_R_X25Y90/CLBLL_LL_CQ CLBLL_R_X25Y90/CLBLL_LOGIC_OUTS6 CLBLL_R_X25Y90/CLBLL_L_C4 INT_R_X25Y90/IMUX21 INT_R_X25Y90/IMUX29 INT_R_X25Y90/LOGIC_OUTS6 
pips: CLBLL_R_X25Y90/CLBLL_R.CLBLL_IMUX21->CLBLL_L_C4 CLBLL_R_X25Y90/CLBLL_R.CLBLL_IMUX29->CLBLL_LL_C2 CLBLL_R_X25Y90/CLBLL_R.CLBLL_LL_CQ->CLBLL_LOGIC_OUTS6 INT_R_X25Y90/INT_R.LOGIC_OUTS6->>IMUX21 INT_R_X25Y90/INT_R.LOGIC_OUTS6->>IMUX29 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

lcd/delay_counter/counter_reg[11] - 
wires: CLBLL_R_X25Y90/CLBLL_IMUX30 CLBLL_R_X25Y90/CLBLL_IMUX38 CLBLL_R_X25Y90/CLBLL_LL_D3 CLBLL_R_X25Y90/CLBLL_LL_DQ CLBLL_R_X25Y90/CLBLL_LOGIC_OUTS7 CLBLL_R_X25Y90/CLBLL_L_C5 INT_R_X25Y90/IMUX30 INT_R_X25Y90/IMUX38 INT_R_X25Y90/LOGIC_OUTS7 
pips: CLBLL_R_X25Y90/CLBLL_R.CLBLL_IMUX30->CLBLL_L_C5 CLBLL_R_X25Y90/CLBLL_R.CLBLL_IMUX38->CLBLL_LL_D3 CLBLL_R_X25Y90/CLBLL_R.CLBLL_LL_DQ->CLBLL_LOGIC_OUTS7 INT_R_X25Y90/INT_R.LOGIC_OUTS7->>IMUX30 INT_R_X25Y90/INT_R.LOGIC_OUTS7->>IMUX38 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

lcd/delay_counter/counter_reg[8] - 
wires: CLBLL_R_X25Y90/CLBLL_IMUX1 CLBLL_R_X25Y90/CLBLL_IMUX33 CLBLL_R_X25Y90/CLBLL_LL_A3 CLBLL_R_X25Y90/CLBLL_LL_AQ CLBLL_R_X25Y90/CLBLL_LOGIC_OUTS4 CLBLL_R_X25Y90/CLBLL_L_C1 INT_R_X25Y90/IMUX1 INT_R_X25Y90/IMUX33 INT_R_X25Y90/LOGIC_OUTS4 
pips: CLBLL_R_X25Y90/CLBLL_R.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_R_X25Y90/CLBLL_R.CLBLL_IMUX33->CLBLL_L_C1 CLBLL_R_X25Y90/CLBLL_R.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 INT_R_X25Y90/INT_R.LOGIC_OUTS4->>IMUX1 INT_R_X25Y90/INT_R.LOGIC_OUTS4->>IMUX33 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

lcd/delay_counter/counter_reg[9] - 
wires: CLBLL_R_X25Y90/CLBLL_IMUX18 CLBLL_R_X25Y90/CLBLL_IMUX20 CLBLL_R_X25Y90/CLBLL_LL_B2 CLBLL_R_X25Y90/CLBLL_LL_BQ CLBLL_R_X25Y90/CLBLL_LOGIC_OUTS5 CLBLL_R_X25Y90/CLBLL_L_C2 INT_R_X25Y90/BYP_ALT4 INT_R_X25Y90/BYP_BOUNCE4 INT_R_X25Y90/IMUX18 INT_R_X25Y90/IMUX20 INT_R_X25Y90/LOGIC_OUTS5 
pips: CLBLL_R_X25Y90/CLBLL_R.CLBLL_IMUX18->CLBLL_LL_B2 CLBLL_R_X25Y90/CLBLL_R.CLBLL_IMUX20->CLBLL_L_C2 CLBLL_R_X25Y90/CLBLL_R.CLBLL_LL_BQ->CLBLL_LOGIC_OUTS5 INT_R_X25Y90/INT_R.BYP_ALT4->>BYP_BOUNCE4 INT_R_X25Y90/INT_R.BYP_BOUNCE4->>IMUX20 INT_R_X25Y90/INT_R.LOGIC_OUTS5->>BYP_ALT4 INT_R_X25Y90/INT_R.LOGIC_OUTS5->>IMUX18 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

lcd/delay_counter/counter_reg[13] - 
wires: CLBLL_R_X25Y90/CLBLL_IMUX34 CLBLL_R_X25Y90/CLBLL_L_C6 CLBLL_R_X25Y91/CLBLL_IMUX18 CLBLL_R_X25Y91/CLBLL_LL_B2 CLBLL_R_X25Y91/CLBLL_LL_BQ CLBLL_R_X25Y91/CLBLL_LOGIC_OUTS5 INT_R_X25Y90/IMUX34 INT_R_X25Y90/SL1END1 INT_R_X25Y91/IMUX18 INT_R_X25Y91/LOGIC_OUTS5 INT_R_X25Y91/SL1BEG1 
pips: CLBLL_R_X25Y90/CLBLL_R.CLBLL_IMUX34->CLBLL_L_C6 CLBLL_R_X25Y91/CLBLL_R.CLBLL_IMUX18->CLBLL_LL_B2 CLBLL_R_X25Y91/CLBLL_R.CLBLL_LL_BQ->CLBLL_LOGIC_OUTS5 INT_R_X25Y90/INT_R.SL1END1->>IMUX34 INT_R_X25Y91/INT_R.LOGIC_OUTS5->>IMUX18 INT_R_X25Y91/INT_R.LOGIC_OUTS5->>SL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

lcd/delay_counter/counter_reg[12] - 
wires: CLBLL_R_X25Y90/CLBLL_IMUX23 CLBLL_R_X25Y90/CLBLL_L_C3 CLBLL_R_X25Y91/CLBLL_IMUX1 CLBLL_R_X25Y91/CLBLL_LL_A3 CLBLL_R_X25Y91/CLBLL_LL_AQ CLBLL_R_X25Y91/CLBLL_LOGIC_OUTS4 INT_R_X25Y90/FAN_BOUNCE_S3_4 INT_R_X25Y90/IMUX23 INT_R_X25Y91/FAN_ALT4 INT_R_X25Y91/FAN_BOUNCE4 INT_R_X25Y91/IMUX1 INT_R_X25Y91/LOGIC_OUTS4 
pips: CLBLL_R_X25Y90/CLBLL_R.CLBLL_IMUX23->CLBLL_L_C3 CLBLL_R_X25Y91/CLBLL_R.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_R_X25Y91/CLBLL_R.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 INT_R_X25Y90/INT_R.FAN_BOUNCE_S3_4->>IMUX23 INT_R_X25Y91/INT_R.FAN_ALT4->>FAN_BOUNCE4 INT_R_X25Y91/INT_R.LOGIC_OUTS4->>FAN_ALT4 INT_R_X25Y91/INT_R.LOGIC_OUTS4->>IMUX1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

LCD_E0_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

lcd/LCD_E0_reg_n_0 - 
wires: CLBLM_L_X26Y90/CLBLM_IMUX1 CLBLM_L_X26Y90/CLBLM_LOGIC_OUTS4 CLBLM_L_X26Y90/CLBLM_M_A3 CLBLM_L_X26Y90/CLBLM_M_AQ CLBLM_L_X26Y91/CLBLM_IMUX24 CLBLM_L_X26Y91/CLBLM_M_B5 INT_L_X26Y90/IMUX_L1 INT_L_X26Y90/LOGIC_OUTS_L4 INT_L_X26Y90/NR1BEG0 INT_L_X26Y91/IMUX_L24 INT_L_X26Y91/NR1END0 
pips: CLBLM_L_X26Y90/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X26Y90/CLBLM_L.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 CLBLM_L_X26Y91/CLBLM_L.CLBLM_IMUX24->CLBLM_M_B5 INT_L_X26Y90/INT_L.LOGIC_OUTS_L4->>IMUX_L1 INT_L_X26Y90/INT_L.LOGIC_OUTS_L4->>NR1BEG0 INT_L_X26Y91/INT_L.NR1END0->>IMUX_L24 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

LCD_E1_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

LCD_E1_i_2_n_0 - 
wires: CLBLM_L_X26Y89/CLBLM_IMUX7 CLBLM_L_X26Y89/CLBLM_LOGIC_OUTS15 CLBLM_L_X26Y89/CLBLM_M_A1 CLBLM_L_X26Y89/CLBLM_M_D INT_L_X26Y89/IMUX_L7 INT_L_X26Y89/LOGIC_OUTS_L15 
pips: CLBLM_L_X26Y89/CLBLM_L.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_L_X26Y89/CLBLM_L.CLBLM_M_D->CLBLM_LOGIC_OUTS15 INT_L_X26Y89/INT_L.LOGIC_OUTS_L15->>IMUX_L7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

lcd/LCD_E1_reg_n_0 - 
wires: CLBLM_L_X26Y89/CLBLM_IMUX1 CLBLM_L_X26Y89/CLBLM_LOGIC_OUTS4 CLBLM_L_X26Y89/CLBLM_M_A3 CLBLM_L_X26Y89/CLBLM_M_AQ CLBLM_L_X26Y91/CLBLM_IMUX15 CLBLM_L_X26Y91/CLBLM_M_B1 INT_L_X26Y89/IMUX_L1 INT_L_X26Y89/LOGIC_OUTS_L4 INT_L_X26Y89/NL1BEG_N3 INT_L_X26Y89/NN2BEG3 INT_L_X26Y90/NN2A3 INT_L_X26Y91/IMUX_L15 INT_L_X26Y91/NN2END3 
pips: CLBLM_L_X26Y89/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X26Y89/CLBLM_L.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 CLBLM_L_X26Y91/CLBLM_L.CLBLM_IMUX15->CLBLM_M_B1 INT_L_X26Y89/INT_L.LOGIC_OUTS_L4->>IMUX_L1 INT_L_X26Y89/INT_L.LOGIC_OUTS_L4->>NL1BEG_N3 INT_L_X26Y89/INT_L.NL1BEG_N3->>NN2BEG3 INT_L_X26Y91/INT_L.NN2END3->>IMUX_L15 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

lcd/output_selector - 
wires: CLBLL_R_X25Y91/CLBLL_EL1BEG2 CLBLL_R_X25Y91/CLBLL_LOGIC_OUTS11 CLBLL_R_X25Y91/CLBLL_L_D CLBLM_L_X26Y91/CLBLM_EL1BEG2 CLBLM_L_X26Y91/CLBLM_IMUX12 CLBLM_L_X26Y91/CLBLM_IMUX28 CLBLM_L_X26Y91/CLBLM_IMUX43 CLBLM_L_X26Y91/CLBLM_M_B6 CLBLM_L_X26Y91/CLBLM_M_C4 CLBLM_L_X26Y91/CLBLM_M_D6 INT_L_X26Y91/EL1END2 INT_L_X26Y91/IMUX_L12 INT_L_X26Y91/IMUX_L28 INT_L_X26Y91/IMUX_L43 INT_R_X25Y91/EL1BEG2 INT_R_X25Y91/LOGIC_OUTS11 
pips: CLBLL_R_X25Y91/CLBLL_R.CLBLL_L_D->CLBLL_LOGIC_OUTS11 CLBLM_L_X26Y91/CLBLM_L.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_L_X26Y91/CLBLM_L.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_L_X26Y91/CLBLM_L.CLBLM_IMUX43->CLBLM_M_D6 INT_L_X26Y91/INT_L.EL1END2->>IMUX_L12 INT_L_X26Y91/INT_L.EL1END2->>IMUX_L28 INT_L_X26Y91/INT_L.EL1END2->>IMUX_L43 INT_R_X25Y91/INT_R.LOGIC_OUTS11->>EL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

SF_D0[3]_i_1_n_0 - 
wires: CLBLL_R_X27Y91/CLBLL_LL_A CLBLL_R_X27Y91/CLBLL_LOGIC_OUTS12 CLBLM_L_X26Y91/CLBLM_FAN6 CLBLM_L_X26Y91/CLBLM_L_CE INT_L_X26Y91/FAN_ALT6 INT_L_X26Y91/FAN_L6 INT_L_X26Y91/WR1END1 INT_R_X27Y91/LOGIC_OUTS12 INT_R_X27Y91/WR1BEG1 
pips: CLBLL_R_X27Y91/CLBLL_R.CLBLL_LL_A->CLBLL_LOGIC_OUTS12 CLBLM_L_X26Y91/CLBLM_L.CLBLM_FAN6->CLBLM_L_CE INT_L_X26Y91/INT_L.FAN_ALT6->>FAN_L6 INT_L_X26Y91/INT_L.WR1END1->>FAN_ALT6 INT_R_X27Y91/INT_R.LOGIC_OUTS12->>WR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

SF_D1[1]_i_2_n_0 - 
wires: CLBLM_L_X26Y90/CLBLM_IMUX17 CLBLM_L_X26Y90/CLBLM_IMUX22 CLBLM_L_X26Y90/CLBLM_LOGIC_OUTS8 CLBLM_L_X26Y90/CLBLM_L_A CLBLM_L_X26Y90/CLBLM_M_B3 CLBLM_L_X26Y90/CLBLM_M_C3 INT_L_X26Y90/IMUX_L17 INT_L_X26Y90/IMUX_L22 INT_L_X26Y90/LOGIC_OUTS_L8 INT_L_X26Y90/NL1BEG_N3 
pips: CLBLM_L_X26Y90/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_L_X26Y90/CLBLM_L.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_L_X26Y90/CLBLM_L.CLBLM_L_A->CLBLM_LOGIC_OUTS8 INT_L_X26Y90/INT_L.LOGIC_OUTS_L8->>IMUX_L17 INT_L_X26Y90/INT_L.LOGIC_OUTS_L8->>NL1BEG_N3 INT_L_X26Y90/INT_L.NL1BEG_N3->>IMUX_L22 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

counter[0]_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

lcd/main_delay_load_reg_n_0 - 
wires: CLBLL_R_X25Y88/CLBLL_IMUX17 CLBLL_R_X25Y88/CLBLL_IMUX2 CLBLL_R_X25Y88/CLBLL_IMUX22 CLBLL_R_X25Y88/CLBLL_IMUX45 CLBLL_R_X25Y88/CLBLL_LL_A2 CLBLL_R_X25Y88/CLBLL_LL_B3 CLBLL_R_X25Y88/CLBLL_LL_C3 CLBLL_R_X25Y88/CLBLL_LL_D2 CLBLL_R_X25Y89/CLBLL_IMUX24 CLBLL_R_X25Y89/CLBLL_IMUX32 CLBLL_R_X25Y89/CLBLL_IMUX40 CLBLL_R_X25Y89/CLBLL_IMUX8 CLBLL_R_X25Y89/CLBLL_LL_A5 CLBLL_R_X25Y89/CLBLL_LL_B5 CLBLL_R_X25Y89/CLBLL_LL_C1 CLBLL_R_X25Y89/CLBLL_LL_D1 CLBLL_R_X25Y90/CLBLL_IMUX15 CLBLL_R_X25Y90/CLBLL_IMUX32 CLBLL_R_X25Y90/CLBLL_IMUX40 CLBLL_R_X25Y90/CLBLL_IMUX7 CLBLL_R_X25Y90/CLBLL_LL_A1 CLBLL_R_X25Y90/CLBLL_LL_B1 CLBLL_R_X25Y90/CLBLL_LL_C1 CLBLL_R_X25Y90/CLBLL_LL_D1 CLBLL_R_X25Y91/CLBLL_IMUX11 CLBLL_R_X25Y91/CLBLL_IMUX22 CLBLL_R_X25Y91/CLBLL_IMUX24 CLBLL_R_X25Y91/CLBLL_IMUX44 CLBLL_R_X25Y91/CLBLL_LL_A4 CLBLL_R_X25Y91/CLBLL_LL_B5 CLBLL_R_X25Y91/CLBLL_LL_C3 CLBLL_R_X25Y91/CLBLL_LL_D4 CLBLL_R_X25Y92/CLBLL_IMUX24 CLBLL_R_X25Y92/CLBLL_IMUX32 CLBLL_R_X25Y92/CLBLL_IMUX43 CLBLL_R_X25Y92/CLBLL_IMUX8 CLBLL_R_X25Y92/CLBLL_LL_A5 CLBLL_R_X25Y92/CLBLL_LL_B5 CLBLL_R_X25Y92/CLBLL_LL_C1 CLBLL_R_X25Y92/CLBLL_LL_D6 CLBLL_R_X25Y93/CLBLL_LL_AQ CLBLL_R_X25Y93/CLBLL_LOGIC_OUTS4 INT_R_X25Y88/BYP_ALT1 INT_R_X25Y88/BYP_BOUNCE1 INT_R_X25Y88/GFAN1 INT_R_X25Y88/IMUX17 INT_R_X25Y88/IMUX2 INT_R_X25Y88/IMUX22 INT_R_X25Y88/IMUX45 INT_R_X25Y88/SS2END0 INT_R_X25Y89/IMUX24 INT_R_X25Y89/IMUX32 INT_R_X25Y89/IMUX40 INT_R_X25Y89/IMUX8 INT_R_X25Y89/SL1END0 INT_R_X25Y89/SS2A0 INT_R_X25Y90/IMUX15 INT_R_X25Y90/IMUX32 INT_R_X25Y90/IMUX40 INT_R_X25Y90/IMUX7 INT_R_X25Y90/SL1BEG0 INT_R_X25Y90/SL1END0 INT_R_X25Y90/SR1END3 INT_R_X25Y90/SS2BEG0 INT_R_X25Y91/IMUX11 INT_R_X25Y91/IMUX22 INT_R_X25Y91/IMUX24 INT_R_X25Y91/IMUX44 INT_R_X25Y91/SL1BEG0 INT_R_X25Y91/SL1END0 INT_R_X25Y91/SR1BEG3 INT_R_X25Y91/SR1END1 INT_R_X25Y91/SR1END2 INT_R_X25Y91/SR1END_N3_3 INT_R_X25Y92/IMUX24 INT_R_X25Y92/IMUX32 INT_R_X25Y92/IMUX43 INT_R_X25Y92/IMUX8 INT_R_X25Y92/SL1BEG0 INT_R_X25Y92/SL1END0 INT_R_X25Y92/SR1BEG1 INT_R_X25Y92/SR1BEG2 INT_R_X25Y92/SR1END1 INT_R_X25Y93/LOGIC_OUTS4 INT_R_X25Y93/SL1BEG0 INT_R_X25Y93/SR1BEG1 
pips: CLBLL_R_X25Y88/CLBLL_R.CLBLL_IMUX17->CLBLL_LL_B3 CLBLL_R_X25Y88/CLBLL_R.CLBLL_IMUX2->CLBLL_LL_A2 CLBLL_R_X25Y88/CLBLL_R.CLBLL_IMUX22->CLBLL_LL_C3 CLBLL_R_X25Y88/CLBLL_R.CLBLL_IMUX45->CLBLL_LL_D2 CLBLL_R_X25Y89/CLBLL_R.CLBLL_IMUX24->CLBLL_LL_B5 CLBLL_R_X25Y89/CLBLL_R.CLBLL_IMUX32->CLBLL_LL_C1 CLBLL_R_X25Y89/CLBLL_R.CLBLL_IMUX40->CLBLL_LL_D1 CLBLL_R_X25Y89/CLBLL_R.CLBLL_IMUX8->CLBLL_LL_A5 CLBLL_R_X25Y90/CLBLL_R.CLBLL_IMUX15->CLBLL_LL_B1 CLBLL_R_X25Y90/CLBLL_R.CLBLL_IMUX32->CLBLL_LL_C1 CLBLL_R_X25Y90/CLBLL_R.CLBLL_IMUX40->CLBLL_LL_D1 CLBLL_R_X25Y90/CLBLL_R.CLBLL_IMUX7->CLBLL_LL_A1 CLBLL_R_X25Y91/CLBLL_R.CLBLL_IMUX11->CLBLL_LL_A4 CLBLL_R_X25Y91/CLBLL_R.CLBLL_IMUX22->CLBLL_LL_C3 CLBLL_R_X25Y91/CLBLL_R.CLBLL_IMUX24->CLBLL_LL_B5 CLBLL_R_X25Y91/CLBLL_R.CLBLL_IMUX44->CLBLL_LL_D4 CLBLL_R_X25Y92/CLBLL_R.CLBLL_IMUX24->CLBLL_LL_B5 CLBLL_R_X25Y92/CLBLL_R.CLBLL_IMUX32->CLBLL_LL_C1 CLBLL_R_X25Y92/CLBLL_R.CLBLL_IMUX43->CLBLL_LL_D6 CLBLL_R_X25Y92/CLBLL_R.CLBLL_IMUX8->CLBLL_LL_A5 CLBLL_R_X25Y93/CLBLL_R.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 INT_R_X25Y88/INT_R.BYP_ALT1->>BYP_BOUNCE1 INT_R_X25Y88/INT_R.BYP_BOUNCE1->>GFAN1 INT_R_X25Y88/INT_R.BYP_BOUNCE1->>IMUX45 INT_R_X25Y88/INT_R.GFAN1->>IMUX22 INT_R_X25Y88/INT_R.SS2END0->>BYP_ALT1 INT_R_X25Y88/INT_R.SS2END0->>IMUX17 INT_R_X25Y88/INT_R.SS2END0->>IMUX2 INT_R_X25Y89/INT_R.SL1END0->>IMUX24 INT_R_X25Y89/INT_R.SL1END0->>IMUX32 INT_R_X25Y89/INT_R.SL1END0->>IMUX40 INT_R_X25Y89/INT_R.SL1END0->>IMUX8 INT_R_X25Y90/INT_R.SL1END0->>IMUX32 INT_R_X25Y90/INT_R.SL1END0->>IMUX40 INT_R_X25Y90/INT_R.SL1END0->>SL1BEG0 INT_R_X25Y90/INT_R.SL1END0->>SS2BEG0 INT_R_X25Y90/INT_R.SR1END3->>IMUX15 INT_R_X25Y90/INT_R.SR1END3->>IMUX7 INT_R_X25Y91/INT_R.SL1END0->>IMUX24 INT_R_X25Y91/INT_R.SL1END0->>SL1BEG0 INT_R_X25Y91/INT_R.SR1END1->>IMUX11 INT_R_X25Y91/INT_R.SR1END1->>IMUX44 INT_R_X25Y91/INT_R.SR1END2->>IMUX22 INT_R_X25Y91/INT_R.SR1END2->>SR1BEG3 INT_R_X25Y92/INT_R.SL1END0->>IMUX24 INT_R_X25Y92/INT_R.SL1END0->>IMUX32 INT_R_X25Y92/INT_R.SL1END0->>IMUX8 INT_R_X25Y92/INT_R.SL1END0->>SL1BEG0 INT_R_X25Y92/INT_R.SL1END0->>SR1BEG1 INT_R_X25Y92/INT_R.SR1END1->>IMUX43 INT_R_X25Y92/INT_R.SR1END1->>SR1BEG2 INT_R_X25Y93/INT_R.LOGIC_OUTS4->>SL1BEG0 INT_R_X25Y93/INT_R.LOGIC_OUTS4->>SR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 40, 

lcd/tx_delay_load_reg_n_0 - 
wires: CLBLL_R_X25Y88/CLBLL_IMUX15 CLBLL_R_X25Y88/CLBLL_IMUX31 CLBLL_R_X25Y88/CLBLL_IMUX47 CLBLL_R_X25Y88/CLBLL_IMUX7 CLBLL_R_X25Y88/CLBLL_LL_A1 CLBLL_R_X25Y88/CLBLL_LL_B1 CLBLL_R_X25Y88/CLBLL_LL_C5 CLBLL_R_X25Y88/CLBLL_LL_D5 CLBLL_R_X25Y88/CLBLL_SW2A3 CLBLL_R_X25Y89/CLBLL_IMUX15 CLBLL_R_X25Y89/CLBLL_IMUX31 CLBLL_R_X25Y89/CLBLL_IMUX47 CLBLL_R_X25Y89/CLBLL_IMUX7 CLBLL_R_X25Y89/CLBLL_LL_A1 CLBLL_R_X25Y89/CLBLL_LL_B1 CLBLL_R_X25Y89/CLBLL_LL_C5 CLBLL_R_X25Y89/CLBLL_LL_D5 CLBLL_R_X25Y90/CLBLL_ER1BEG0 CLBLL_R_X25Y90/CLBLL_IMUX24 CLBLL_R_X25Y90/CLBLL_IMUX28 CLBLL_R_X25Y90/CLBLL_IMUX44 CLBLL_R_X25Y90/CLBLL_IMUX8 CLBLL_R_X25Y90/CLBLL_LL_A5 CLBLL_R_X25Y90/CLBLL_LL_B5 CLBLL_R_X25Y90/CLBLL_LL_C4 CLBLL_R_X25Y90/CLBLL_LL_D4 CLBLL_R_X25Y90/CLBLL_WL1END2 CLBLL_R_X25Y91/CLBLL_IMUX17 CLBLL_R_X25Y91/CLBLL_IMUX32 CLBLL_R_X25Y91/CLBLL_IMUX40 CLBLL_R_X25Y91/CLBLL_IMUX8 CLBLL_R_X25Y91/CLBLL_LL_A5 CLBLL_R_X25Y91/CLBLL_LL_B3 CLBLL_R_X25Y91/CLBLL_LL_C1 CLBLL_R_X25Y91/CLBLL_LL_D1 CLBLL_R_X25Y91/CLBLL_WR1END0 CLBLL_R_X25Y92/CLBLL_IMUX11 CLBLL_R_X25Y92/CLBLL_IMUX15 CLBLL_R_X25Y92/CLBLL_IMUX22 CLBLL_R_X25Y92/CLBLL_IMUX45 CLBLL_R_X25Y92/CLBLL_LL_A4 CLBLL_R_X25Y92/CLBLL_LL_B1 CLBLL_R_X25Y92/CLBLL_LL_C3 CLBLL_R_X25Y92/CLBLL_LL_D2 CLBLM_L_X26Y88/CLBLM_SW2A3 CLBLM_L_X26Y90/CLBLM_ER1BEG0 CLBLM_L_X26Y90/CLBLM_IMUX40 CLBLM_L_X26Y90/CLBLM_LOGIC_OUTS7 CLBLM_L_X26Y90/CLBLM_M_D1 CLBLM_L_X26Y90/CLBLM_M_DQ CLBLM_L_X26Y90/CLBLM_WL1END2 CLBLM_L_X26Y91/CLBLM_WR1END0 INT_L_X26Y88/SW2A3 INT_L_X26Y89/SL1END3 INT_L_X26Y89/SW2BEG3 INT_L_X26Y90/ER1END0 INT_L_X26Y90/IMUX_L40 INT_L_X26Y90/LOGIC_OUTS_L7 INT_L_X26Y90/SL1BEG3 INT_L_X26Y90/WL1BEG2 INT_L_X26Y90/WR1BEG_S0 INT_L_X26Y91/WR1BEG0 INT_R_X25Y88/IMUX15 INT_R_X25Y88/IMUX31 INT_R_X25Y88/IMUX47 INT_R_X25Y88/IMUX7 INT_R_X25Y88/SW2END3 INT_R_X25Y89/ER1BEG_S0 INT_R_X25Y89/IMUX15 INT_R_X25Y89/IMUX31 INT_R_X25Y89/IMUX47 INT_R_X25Y89/IMUX7 INT_R_X25Y89/SR1END3 INT_R_X25Y89/SW2END_N0_3 INT_R_X25Y90/ER1BEG0 INT_R_X25Y90/IMUX24 INT_R_X25Y90/IMUX28 INT_R_X25Y90/IMUX44 INT_R_X25Y90/IMUX8 INT_R_X25Y90/NN2BEG3 INT_R_X25Y90/SR1BEG3 INT_R_X25Y90/SR1END_N3_3 INT_R_X25Y90/WL1END2 INT_R_X25Y90/WR1END_S1_0 INT_R_X25Y91/IMUX17 INT_R_X25Y91/IMUX32 INT_R_X25Y91/IMUX40 INT_R_X25Y91/IMUX8 INT_R_X25Y91/NN2A3 INT_R_X25Y91/WR1END0 INT_R_X25Y92/FAN_ALT3 INT_R_X25Y92/FAN_BOUNCE3 INT_R_X25Y92/IMUX11 INT_R_X25Y92/IMUX15 INT_R_X25Y92/IMUX22 INT_R_X25Y92/IMUX45 INT_R_X25Y92/NN2END3 
pips: CLBLL_R_X25Y88/CLBLL_R.CLBLL_IMUX15->CLBLL_LL_B1 CLBLL_R_X25Y88/CLBLL_R.CLBLL_IMUX31->CLBLL_LL_C5 CLBLL_R_X25Y88/CLBLL_R.CLBLL_IMUX47->CLBLL_LL_D5 CLBLL_R_X25Y88/CLBLL_R.CLBLL_IMUX7->CLBLL_LL_A1 CLBLL_R_X25Y89/CLBLL_R.CLBLL_IMUX15->CLBLL_LL_B1 CLBLL_R_X25Y89/CLBLL_R.CLBLL_IMUX31->CLBLL_LL_C5 CLBLL_R_X25Y89/CLBLL_R.CLBLL_IMUX47->CLBLL_LL_D5 CLBLL_R_X25Y89/CLBLL_R.CLBLL_IMUX7->CLBLL_LL_A1 CLBLL_R_X25Y90/CLBLL_R.CLBLL_IMUX24->CLBLL_LL_B5 CLBLL_R_X25Y90/CLBLL_R.CLBLL_IMUX28->CLBLL_LL_C4 CLBLL_R_X25Y90/CLBLL_R.CLBLL_IMUX44->CLBLL_LL_D4 CLBLL_R_X25Y90/CLBLL_R.CLBLL_IMUX8->CLBLL_LL_A5 CLBLL_R_X25Y91/CLBLL_R.CLBLL_IMUX17->CLBLL_LL_B3 CLBLL_R_X25Y91/CLBLL_R.CLBLL_IMUX32->CLBLL_LL_C1 CLBLL_R_X25Y91/CLBLL_R.CLBLL_IMUX40->CLBLL_LL_D1 CLBLL_R_X25Y91/CLBLL_R.CLBLL_IMUX8->CLBLL_LL_A5 CLBLL_R_X25Y92/CLBLL_R.CLBLL_IMUX11->CLBLL_LL_A4 CLBLL_R_X25Y92/CLBLL_R.CLBLL_IMUX15->CLBLL_LL_B1 CLBLL_R_X25Y92/CLBLL_R.CLBLL_IMUX22->CLBLL_LL_C3 CLBLL_R_X25Y92/CLBLL_R.CLBLL_IMUX45->CLBLL_LL_D2 CLBLM_L_X26Y90/CLBLM_L.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_L_X26Y90/CLBLM_L.CLBLM_M_DQ->CLBLM_LOGIC_OUTS7 INT_L_X26Y89/INT_L.SL1END3->>SW2BEG3 INT_L_X26Y90/INT_L.ER1END0->>IMUX_L40 INT_L_X26Y90/INT_L.LOGIC_OUTS_L7->>SL1BEG3 INT_L_X26Y90/INT_L.LOGIC_OUTS_L7->>WL1BEG2 INT_L_X26Y90/INT_L.LOGIC_OUTS_L7->>WR1BEG_S0 INT_R_X25Y88/INT_R.SW2END3->>IMUX15 INT_R_X25Y88/INT_R.SW2END3->>IMUX31 INT_R_X25Y88/INT_R.SW2END3->>IMUX47 INT_R_X25Y88/INT_R.SW2END3->>IMUX7 INT_R_X25Y89/INT_R.SR1END3->>ER1BEG_S0 INT_R_X25Y89/INT_R.SR1END3->>IMUX15 INT_R_X25Y89/INT_R.SR1END3->>IMUX31 INT_R_X25Y89/INT_R.SR1END3->>IMUX47 INT_R_X25Y89/INT_R.SR1END3->>IMUX7 INT_R_X25Y90/INT_R.SR1END_N3_3->>IMUX24 INT_R_X25Y90/INT_R.SR1END_N3_3->>IMUX8 INT_R_X25Y90/INT_R.WL1END2->>IMUX28 INT_R_X25Y90/INT_R.WL1END2->>IMUX44 INT_R_X25Y90/INT_R.WL1END2->>NN2BEG3 INT_R_X25Y90/INT_R.WL1END2->>SR1BEG3 INT_R_X25Y91/INT_R.WR1END0->>IMUX17 INT_R_X25Y91/INT_R.WR1END0->>IMUX32 INT_R_X25Y91/INT_R.WR1END0->>IMUX40 INT_R_X25Y91/INT_R.WR1END0->>IMUX8 INT_R_X25Y92/INT_R.FAN_ALT3->>FAN_BOUNCE3 INT_R_X25Y92/INT_R.FAN_BOUNCE3->>IMUX11 INT_R_X25Y92/INT_R.NN2END3->>FAN_ALT3 INT_R_X25Y92/INT_R.NN2END3->>IMUX15 INT_R_X25Y92/INT_R.NN2END3->>IMUX22 INT_R_X25Y92/INT_R.NN2END3->>IMUX45 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 41, 

counter[0]_i_3_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

counter[0]_i_4_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

counter[0]_i_5_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

counter[0]_i_6_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

lcd/main_delay_value_reg_n_0_[3] - 
wires: CLBLL_R_X25Y88/CLBLL_IMUX44 CLBLL_R_X25Y88/CLBLL_LL_D4 CLBLM_L_X24Y89/CLBLM_LOGIC_OUTS6 CLBLM_L_X24Y89/CLBLM_M_CQ INT_L_X24Y88/SE2A2 INT_L_X24Y89/LOGIC_OUTS_L6 INT_L_X24Y89/SE2BEG2 INT_R_X25Y88/IMUX44 INT_R_X25Y88/SE2END2 
pips: CLBLL_R_X25Y88/CLBLL_R.CLBLL_IMUX44->CLBLL_LL_D4 CLBLM_L_X24Y89/CLBLM_L.CLBLM_M_CQ->CLBLM_LOGIC_OUTS6 INT_L_X24Y89/INT_L.LOGIC_OUTS_L6->>SE2BEG2 INT_R_X25Y88/INT_R.SE2END2->>IMUX44 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

tx_delay_value[3] - 
wires: CLBLL_R_X25Y88/CLBLL_IMUX32 CLBLL_R_X25Y88/CLBLL_IMUX40 CLBLL_R_X25Y88/CLBLL_LL_C1 CLBLL_R_X25Y88/CLBLL_LL_D1 CLBLL_R_X25Y88/CLBLL_LOGIC_OUTS0 CLBLL_R_X25Y88/CLBLL_L_AQ INT_R_X25Y88/IMUX32 INT_R_X25Y88/IMUX40 INT_R_X25Y88/LOGIC_OUTS0 
pips: CLBLL_R_X25Y88/CLBLL_R.CLBLL_IMUX32->CLBLL_LL_C1 CLBLL_R_X25Y88/CLBLL_R.CLBLL_IMUX40->CLBLL_LL_D1 CLBLL_R_X25Y88/CLBLL_R.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 INT_R_X25Y88/INT_R.LOGIC_OUTS0->>IMUX32 INT_R_X25Y88/INT_R.LOGIC_OUTS0->>IMUX40 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

counter[0]_i_7_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

counter[0]_i_8_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

lcd/main_delay_value_reg_n_0_[1] - 
wires: CLBLL_R_X25Y88/CLBLL_IMUX11 CLBLL_R_X25Y88/CLBLL_IMUX24 CLBLL_R_X25Y88/CLBLL_LL_A4 CLBLL_R_X25Y88/CLBLL_LL_B5 CLBLL_R_X25Y89/CLBLL_LOGIC_OUTS0 CLBLL_R_X25Y89/CLBLL_L_AQ INT_R_X25Y88/FAN_ALT7 INT_R_X25Y88/FAN_BOUNCE7 INT_R_X25Y88/IMUX11 INT_R_X25Y88/IMUX24 INT_R_X25Y88/SR1END1 INT_R_X25Y89/LOGIC_OUTS0 INT_R_X25Y89/SR1BEG1 
pips: CLBLL_R_X25Y88/CLBLL_R.CLBLL_IMUX11->CLBLL_LL_A4 CLBLL_R_X25Y88/CLBLL_R.CLBLL_IMUX24->CLBLL_LL_B5 CLBLL_R_X25Y89/CLBLL_R.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 INT_R_X25Y88/INT_R.FAN_ALT7->>FAN_BOUNCE7 INT_R_X25Y88/INT_R.FAN_BOUNCE7->>IMUX24 INT_R_X25Y88/INT_R.SR1END1->>FAN_ALT7 INT_R_X25Y88/INT_R.SR1END1->>IMUX11 INT_R_X25Y89/INT_R.LOGIC_OUTS0->>SR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

tx_delay_value[1] - 
wires: CLBLL_R_X25Y88/CLBLL_IMUX27 CLBLL_R_X25Y88/CLBLL_LL_B4 CLBLL_R_X25Y88/CLBLL_LOGIC_OUTS1 CLBLL_R_X25Y88/CLBLL_L_BQ INT_R_X25Y88/IMUX27 INT_R_X25Y88/LOGIC_OUTS1 
pips: CLBLL_R_X25Y88/CLBLL_R.CLBLL_IMUX27->CLBLL_LL_B4 CLBLL_R_X25Y88/CLBLL_R.CLBLL_L_BQ->CLBLL_LOGIC_OUTS1 INT_R_X25Y88/INT_R.LOGIC_OUTS1->>IMUX27 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

counter[0]_i_9_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

counter[12]_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

counter[12]_i_3_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

counter[12]_i_4_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

counter[12]_i_5_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

counter[12]_i_6_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

counter[12]_i_7_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

lcd/main_delay_value_reg_n_0_[14] - 
wires: CLBLL_R_X25Y91/CLBLL_IMUX28 CLBLL_R_X25Y91/CLBLL_LL_C4 CLBLL_R_X25Y91/CLBLL_LOGIC_OUTS2 CLBLL_R_X25Y91/CLBLL_L_CQ INT_R_X25Y91/IMUX28 INT_R_X25Y91/LOGIC_OUTS2 
pips: CLBLL_R_X25Y91/CLBLL_R.CLBLL_IMUX28->CLBLL_LL_C4 CLBLL_R_X25Y91/CLBLL_R.CLBLL_L_CQ->CLBLL_LOGIC_OUTS2 INT_R_X25Y91/INT_R.LOGIC_OUTS2->>IMUX28 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

counter[12]_i_8_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

lcd/main_delay_value_reg_n_0_[13] - 
wires: CLBLL_R_X25Y91/CLBLL_IMUX27 CLBLL_R_X25Y91/CLBLL_LL_B4 CLBLL_R_X25Y92/CLBLL_IMUX27 CLBLL_R_X25Y92/CLBLL_LL_B4 CLBLL_R_X25Y93/CLBLL_LOGIC_OUTS1 CLBLL_R_X25Y93/CLBLL_L_BQ INT_R_X25Y91/IMUX27 INT_R_X25Y91/SL1END1 INT_R_X25Y92/IMUX27 INT_R_X25Y92/SL1BEG1 INT_R_X25Y92/SL1END1 INT_R_X25Y93/LOGIC_OUTS1 INT_R_X25Y93/SL1BEG1 
pips: CLBLL_R_X25Y91/CLBLL_R.CLBLL_IMUX27->CLBLL_LL_B4 CLBLL_R_X25Y92/CLBLL_R.CLBLL_IMUX27->CLBLL_LL_B4 CLBLL_R_X25Y93/CLBLL_R.CLBLL_L_BQ->CLBLL_LOGIC_OUTS1 INT_R_X25Y91/INT_R.SL1END1->>IMUX27 INT_R_X25Y92/INT_R.SL1END1->>IMUX27 INT_R_X25Y92/INT_R.SL1END1->>SL1BEG1 INT_R_X25Y93/INT_R.LOGIC_OUTS1->>SL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

counter[12]_i_9_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

lcd/main_delay_value_reg_n_0_[12] - 
wires: CLBLL_R_X25Y91/CLBLL_IMUX2 CLBLL_R_X25Y91/CLBLL_LL_A2 CLBLL_R_X25Y93/CLBLL_LOGIC_OUTS0 CLBLL_R_X25Y93/CLBLL_L_AQ INT_R_X25Y91/IMUX2 INT_R_X25Y91/SS2END0 INT_R_X25Y92/SS2A0 INT_R_X25Y93/LOGIC_OUTS0 INT_R_X25Y93/SS2BEG0 
pips: CLBLL_R_X25Y91/CLBLL_R.CLBLL_IMUX2->CLBLL_LL_A2 CLBLL_R_X25Y93/CLBLL_R.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 INT_R_X25Y91/INT_R.SS2END0->>IMUX2 INT_R_X25Y93/INT_R.LOGIC_OUTS0->>SS2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

counter[16]_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

counter[16]_i_3_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

counter[16]_i_4_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

counter[16]_i_5_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

lcd/main_delay_value_reg_n_0_[5] - 
wires: CLBLL_R_X25Y89/CLBLL_IMUX17 CLBLL_R_X25Y89/CLBLL_LL_B3 CLBLL_R_X25Y92/CLBLL_IMUX40 CLBLL_R_X25Y92/CLBLL_LL_D1 CLBLM_L_X24Y91/CLBLM_LOGIC_OUTS4 CLBLM_L_X24Y91/CLBLM_M_AQ INT_L_X24Y89/SE2A0 INT_L_X24Y90/SE2BEG0 INT_L_X24Y90/SL1END0 INT_L_X24Y91/LOGIC_OUTS_L4 INT_L_X24Y91/NE2BEG0 INT_L_X24Y91/SL1BEG0 INT_L_X24Y92/NE2A0 INT_R_X25Y89/IMUX17 INT_R_X25Y89/SE2END0 INT_R_X25Y91/NE2END_S3_0 INT_R_X25Y92/IMUX40 INT_R_X25Y92/NE2END0 
pips: CLBLL_R_X25Y89/CLBLL_R.CLBLL_IMUX17->CLBLL_LL_B3 CLBLL_R_X25Y92/CLBLL_R.CLBLL_IMUX40->CLBLL_LL_D1 CLBLM_L_X24Y91/CLBLM_L.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_L_X24Y90/INT_L.SL1END0->>SE2BEG0 INT_L_X24Y91/INT_L.LOGIC_OUTS_L4->>NE2BEG0 INT_L_X24Y91/INT_L.LOGIC_OUTS_L4->>SL1BEG0 INT_R_X25Y89/INT_R.SE2END0->>IMUX17 INT_R_X25Y92/INT_R.NE2END0->>IMUX40 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

counter[16]_i_6_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

counter[16]_i_7_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

counter[16]_i_8_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

lcd/main_delay_value_reg_n_0_[16] - 
wires: CLBLL_R_X25Y92/CLBLL_IMUX7 CLBLL_R_X25Y92/CLBLL_LL_A1 CLBLL_R_X25Y93/CLBLL_LOGIC_OUTS2 CLBLL_R_X25Y93/CLBLL_L_CQ INT_R_X25Y92/IMUX7 INT_R_X25Y92/SR1END3 INT_R_X25Y93/LOGIC_OUTS2 INT_R_X25Y93/SR1BEG3 INT_R_X25Y93/SR1END_N3_3 
pips: CLBLL_R_X25Y92/CLBLL_R.CLBLL_IMUX7->CLBLL_LL_A1 CLBLL_R_X25Y93/CLBLL_R.CLBLL_L_CQ->CLBLL_LOGIC_OUTS2 INT_R_X25Y92/INT_R.SR1END3->>IMUX7 INT_R_X25Y93/INT_R.LOGIC_OUTS2->>SR1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

counter[4]_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

counter[4]_i_3_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

counter[4]_i_4_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

counter[4]_i_5_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

counter[4]_i_6_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

lcd/main_delay_value_reg_n_0_[7] - 
wires: CLBLL_R_X25Y89/CLBLL_IMUX44 CLBLL_R_X25Y89/CLBLL_LL_D4 CLBLM_L_X24Y89/CLBLM_LOGIC_OUTS7 CLBLM_L_X24Y89/CLBLM_M_DQ INT_L_X24Y89/EL1BEG2 INT_L_X24Y89/LOGIC_OUTS_L7 INT_R_X25Y89/EL1END2 INT_R_X25Y89/IMUX44 
pips: CLBLL_R_X25Y89/CLBLL_R.CLBLL_IMUX44->CLBLL_LL_D4 CLBLM_L_X24Y89/CLBLM_L.CLBLM_M_DQ->CLBLM_LOGIC_OUTS7 INT_L_X24Y89/INT_L.LOGIC_OUTS_L7->>EL1BEG2 INT_R_X25Y89/INT_R.EL1END2->>IMUX44 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

tx_delay_value[6] - 
wires: CLBLL_R_X25Y89/CLBLL_IMUX22 CLBLL_R_X25Y89/CLBLL_IMUX45 CLBLL_R_X25Y89/CLBLL_LL_C3 CLBLL_R_X25Y89/CLBLL_LL_D2 CLBLL_R_X25Y90/CLBLL_IMUX11 CLBLL_R_X25Y90/CLBLL_IMUX27 CLBLL_R_X25Y90/CLBLL_IMUX31 CLBLL_R_X25Y90/CLBLL_LL_A4 CLBLL_R_X25Y90/CLBLL_LL_B4 CLBLL_R_X25Y90/CLBLL_LL_C5 CLBLL_R_X25Y90/CLBLL_LOGIC_OUTS1 CLBLL_R_X25Y90/CLBLL_L_BQ INT_R_X25Y89/IMUX22 INT_R_X25Y89/IMUX45 INT_R_X25Y89/SR1END2 INT_R_X25Y90/BYP_ALT5 INT_R_X25Y90/BYP_BOUNCE5 INT_R_X25Y90/IMUX11 INT_R_X25Y90/IMUX27 INT_R_X25Y90/IMUX31 INT_R_X25Y90/LOGIC_OUTS1 INT_R_X25Y90/SR1BEG2 
pips: CLBLL_R_X25Y89/CLBLL_R.CLBLL_IMUX22->CLBLL_LL_C3 CLBLL_R_X25Y89/CLBLL_R.CLBLL_IMUX45->CLBLL_LL_D2 CLBLL_R_X25Y90/CLBLL_R.CLBLL_IMUX11->CLBLL_LL_A4 CLBLL_R_X25Y90/CLBLL_R.CLBLL_IMUX27->CLBLL_LL_B4 CLBLL_R_X25Y90/CLBLL_R.CLBLL_IMUX31->CLBLL_LL_C5 CLBLL_R_X25Y90/CLBLL_R.CLBLL_L_BQ->CLBLL_LOGIC_OUTS1 INT_R_X25Y89/INT_R.SR1END2->>IMUX22 INT_R_X25Y89/INT_R.SR1END2->>IMUX45 INT_R_X25Y90/INT_R.BYP_ALT5->>BYP_BOUNCE5 INT_R_X25Y90/INT_R.BYP_BOUNCE5->>IMUX31 INT_R_X25Y90/INT_R.LOGIC_OUTS1->>BYP_ALT5 INT_R_X25Y90/INT_R.LOGIC_OUTS1->>IMUX11 INT_R_X25Y90/INT_R.LOGIC_OUTS1->>IMUX27 INT_R_X25Y90/INT_R.LOGIC_OUTS1->>SR1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

counter[4]_i_7_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

lcd/main_delay_value_reg_n_0_[6] - 
wires: CLBLL_R_X25Y89/CLBLL_IMUX28 CLBLL_R_X25Y89/CLBLL_LL_C4 CLBLL_R_X25Y89/CLBLL_LOGIC_OUTS2 CLBLL_R_X25Y89/CLBLL_L_CQ INT_R_X25Y89/IMUX28 INT_R_X25Y89/LOGIC_OUTS2 
pips: CLBLL_R_X25Y89/CLBLL_R.CLBLL_IMUX28->CLBLL_LL_C4 CLBLL_R_X25Y89/CLBLL_R.CLBLL_L_CQ->CLBLL_LOGIC_OUTS2 INT_R_X25Y89/INT_R.LOGIC_OUTS2->>IMUX28 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

counter[4]_i_8_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

tx_delay_value[5] - 
wires: CLBLL_R_X25Y89/CLBLL_IMUX27 CLBLL_R_X25Y89/CLBLL_LL_B4 CLBLL_R_X25Y90/CLBLL_LOGIC_OUTS0 CLBLL_R_X25Y90/CLBLL_L_AQ INT_R_X25Y89/IMUX27 INT_R_X25Y89/SR1END1 INT_R_X25Y90/LOGIC_OUTS0 INT_R_X25Y90/SR1BEG1 
pips: CLBLL_R_X25Y89/CLBLL_R.CLBLL_IMUX27->CLBLL_LL_B4 CLBLL_R_X25Y90/CLBLL_R.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 INT_R_X25Y89/INT_R.SR1END1->>IMUX27 INT_R_X25Y90/INT_R.LOGIC_OUTS0->>SR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

counter[4]_i_9_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

lcd/main_delay_value_reg_n_0_[4] - 
wires: CLBLL_R_X25Y89/CLBLL_IMUX11 CLBLL_R_X25Y89/CLBLL_LL_A4 CLBLL_R_X25Y89/CLBLL_LOGIC_OUTS1 CLBLL_R_X25Y89/CLBLL_L_BQ INT_R_X25Y89/IMUX11 INT_R_X25Y89/LOGIC_OUTS1 
pips: CLBLL_R_X25Y89/CLBLL_R.CLBLL_IMUX11->CLBLL_LL_A4 CLBLL_R_X25Y89/CLBLL_R.CLBLL_L_BQ->CLBLL_LOGIC_OUTS1 INT_R_X25Y89/INT_R.LOGIC_OUTS1->>IMUX11 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

tx_delay_value[4] - 
wires: CLBLL_R_X25Y89/CLBLL_EE2A0 CLBLL_R_X25Y89/CLBLL_IMUX2 CLBLL_R_X25Y89/CLBLL_LL_A2 CLBLL_R_X25Y89/CLBLL_WR1END1 CLBLM_L_X24Y89/CLBLM_LOGIC_OUTS0 CLBLM_L_X24Y89/CLBLM_L_AQ CLBLM_L_X26Y89/CLBLM_EE2A0 CLBLM_L_X26Y89/CLBLM_WR1END1 INT_L_X24Y89/EE2BEG0 INT_L_X24Y89/LOGIC_OUTS_L0 INT_L_X26Y89/EE2END0 INT_L_X26Y89/WR1BEG1 INT_R_X25Y89/EE2A0 INT_R_X25Y89/IMUX2 INT_R_X25Y89/WR1END1 
pips: CLBLL_R_X25Y89/CLBLL_R.CLBLL_IMUX2->CLBLL_LL_A2 CLBLM_L_X24Y89/CLBLM_L.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 INT_L_X24Y89/INT_L.LOGIC_OUTS_L0->>EE2BEG0 INT_L_X26Y89/INT_L.EE2END0->>WR1BEG1 INT_R_X25Y89/INT_R.WR1END1->>IMUX2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

counter[8]_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

counter[8]_i_3_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

counter[8]_i_4_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

counter[8]_i_5_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

counter[8]_i_6_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

counter[8]_i_7_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

lcd/main_delay_value_reg_n_0_[10] - 
wires: CLBLL_R_X25Y90/CLBLL_IMUX22 CLBLL_R_X25Y90/CLBLL_LL_C3 CLBLL_R_X25Y91/CLBLL_LOGIC_OUTS1 CLBLL_R_X25Y91/CLBLL_L_BQ INT_R_X25Y90/IMUX22 INT_R_X25Y90/SR1END2 INT_R_X25Y91/LOGIC_OUTS1 INT_R_X25Y91/SR1BEG2 
pips: CLBLL_R_X25Y90/CLBLL_R.CLBLL_IMUX22->CLBLL_LL_C3 CLBLL_R_X25Y91/CLBLL_R.CLBLL_L_BQ->CLBLL_LOGIC_OUTS1 INT_R_X25Y90/INT_R.SR1END2->>IMUX22 INT_R_X25Y91/INT_R.LOGIC_OUTS1->>SR1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

counter[8]_i_8_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

lcd/main_delay_value_reg_n_0_[9] - 
wires: CLBLL_R_X25Y90/CLBLL_IMUX17 CLBLL_R_X25Y90/CLBLL_LL_B3 CLBLM_L_X24Y90/CLBLM_LOGIC_OUTS5 CLBLM_L_X24Y90/CLBLM_M_BQ INT_L_X24Y90/EL1BEG0 INT_L_X24Y90/LOGIC_OUTS_L5 INT_R_X25Y89/EL1END_S3_0 INT_R_X25Y90/EL1END0 INT_R_X25Y90/IMUX17 
pips: CLBLL_R_X25Y90/CLBLL_R.CLBLL_IMUX17->CLBLL_LL_B3 CLBLM_L_X24Y90/CLBLM_L.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 INT_L_X24Y90/INT_L.LOGIC_OUTS_L5->>EL1BEG0 INT_R_X25Y90/INT_R.EL1END0->>IMUX17 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

counter[8]_i_9_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

lcd/main_delay_value_reg_n_0_[8] - 
wires: CLBLL_R_X25Y90/CLBLL_EE2A0 CLBLL_R_X25Y90/CLBLL_IMUX2 CLBLL_R_X25Y90/CLBLL_LL_A2 CLBLL_R_X25Y90/CLBLL_WR1END1 CLBLM_L_X24Y90/CLBLM_LOGIC_OUTS4 CLBLM_L_X24Y90/CLBLM_M_AQ CLBLM_L_X26Y90/CLBLM_EE2A0 CLBLM_L_X26Y90/CLBLM_WR1END1 INT_L_X24Y90/EE2BEG0 INT_L_X24Y90/LOGIC_OUTS_L4 INT_L_X26Y90/EE2END0 INT_L_X26Y90/WR1BEG1 INT_R_X25Y90/EE2A0 INT_R_X25Y90/IMUX2 INT_R_X25Y90/WR1END1 
pips: CLBLL_R_X25Y90/CLBLL_R.CLBLL_IMUX2->CLBLL_LL_A2 CLBLM_L_X24Y90/CLBLM_L.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_L_X24Y90/INT_L.LOGIC_OUTS_L4->>EE2BEG0 INT_L_X26Y90/INT_L.EE2END0->>WR1BEG1 INT_R_X25Y90/INT_R.WR1END1->>IMUX2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

counter_reg[0]_i_1_n_0 - 
wires: CLBLL_R_X25Y88/CLBLL_LL_COUT CLBLL_R_X25Y88/CLBLL_LL_COUT_N CLBLL_R_X25Y89/CLBLL_LL_CIN 
pips: CLBLL_R_X25Y88/CLBLL_R.CLBLL_LL_COUT->CLBLL_LL_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

counter_reg[0]_i_1_n_4 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

counter_reg[0]_i_1_n_5 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

counter_reg[0]_i_1_n_6 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

counter_reg[0]_i_1_n_7 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

counter_reg[12]_i_1_n_0 - 
wires: CLBLL_R_X25Y91/CLBLL_LL_COUT CLBLL_R_X25Y91/CLBLL_LL_COUT_N CLBLL_R_X25Y92/CLBLL_LL_CIN 
pips: CLBLL_R_X25Y91/CLBLL_R.CLBLL_LL_COUT->CLBLL_LL_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

counter_reg[12]_i_1_n_4 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

counter_reg[12]_i_1_n_5 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

counter_reg[12]_i_1_n_6 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

counter_reg[12]_i_1_n_7 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

counter_reg[8]_i_1_n_0 - 
wires: CLBLL_R_X25Y90/CLBLL_LL_COUT CLBLL_R_X25Y90/CLBLL_LL_COUT_N CLBLL_R_X25Y91/CLBLL_LL_CIN 
pips: CLBLL_R_X25Y90/CLBLL_R.CLBLL_LL_COUT->CLBLL_LL_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

counter_reg[16]_i_1_n_4 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

counter_reg[16]_i_1_n_5 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

counter_reg[16]_i_1_n_6 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

counter_reg[16]_i_1_n_7 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

counter_reg[4]_i_1_n_0 - 
wires: CLBLL_R_X25Y89/CLBLL_LL_COUT CLBLL_R_X25Y89/CLBLL_LL_COUT_N CLBLL_R_X25Y90/CLBLL_LL_CIN 
pips: CLBLL_R_X25Y89/CLBLL_R.CLBLL_LL_COUT->CLBLL_LL_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

counter_reg[4]_i_1_n_4 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

counter_reg[4]_i_1_n_5 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

counter_reg[4]_i_1_n_6 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

counter_reg[4]_i_1_n_7 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

counter_reg[8]_i_1_n_4 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

counter_reg[8]_i_1_n_5 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

counter_reg[8]_i_1_n_6 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

counter_reg[8]_i_1_n_7 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

<const1> - 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 44, 

lcd/SF_D0[0] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

lcd/tx_byte_reg_n_0_[0] - 
wires: CLBLL_R_X25Y91/CLBLL_EL1BEG3 CLBLL_R_X25Y92/CLBLL_LOGIC_OUTS0 CLBLL_R_X25Y92/CLBLL_L_AQ CLBLM_L_X26Y91/CLBLM_EL1BEG3 CLBLM_L_X26Y91/CLBLM_IMUX37 CLBLM_L_X26Y91/CLBLM_L_D4 INT_L_X26Y91/EL1END3 INT_L_X26Y91/IMUX_L37 INT_R_X25Y91/EL1BEG3 INT_R_X25Y92/EL1BEG_N3 INT_R_X25Y92/LOGIC_OUTS0 
pips: CLBLL_R_X25Y92/CLBLL_R.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 CLBLM_L_X26Y91/CLBLM_L.CLBLM_IMUX37->CLBLM_L_D4 INT_L_X26Y91/INT_L.EL1END3->>IMUX_L37 INT_R_X25Y92/INT_R.LOGIC_OUTS0->>EL1BEG_N3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

lcd/tx_byte_reg_n_0_[4] - 
wires: CLBLL_R_X25Y91/CLBLL_SE2A1 CLBLL_R_X25Y92/CLBLL_LOGIC_OUTS1 CLBLL_R_X25Y92/CLBLL_L_BQ CLBLM_L_X26Y91/CLBLM_IMUX42 CLBLM_L_X26Y91/CLBLM_L_D6 CLBLM_L_X26Y91/CLBLM_SE2A1 INT_L_X26Y91/IMUX_L42 INT_L_X26Y91/SE2END1 INT_R_X25Y91/SE2A1 INT_R_X25Y92/LOGIC_OUTS1 INT_R_X25Y92/SE2BEG1 
pips: CLBLL_R_X25Y92/CLBLL_R.CLBLL_L_BQ->CLBLL_LOGIC_OUTS1 CLBLM_L_X26Y91/CLBLM_L.CLBLM_IMUX42->CLBLM_L_D6 INT_L_X26Y91/INT_L.SE2END1->>IMUX_L42 INT_R_X25Y92/INT_R.LOGIC_OUTS1->>SE2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

lcd/SF_D0[1] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

lcd/tx_byte_reg_n_0_[1] - 
wires: CLBLM_L_X26Y91/CLBLM_IMUX9 CLBLM_L_X26Y91/CLBLM_LOGIC_OUTS4 CLBLM_L_X26Y91/CLBLM_L_A5 CLBLM_L_X26Y91/CLBLM_M_AQ INT_L_X26Y91/IMUX_L9 INT_L_X26Y91/LOGIC_OUTS_L4 
pips: CLBLM_L_X26Y91/CLBLM_L.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_L_X26Y91/CLBLM_L.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_L_X26Y91/INT_L.LOGIC_OUTS_L4->>IMUX_L9 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

lcd/tx_byte_reg_n_0_[5] - 
wires: CLBLM_L_X26Y91/CLBLM_IMUX5 CLBLM_L_X26Y91/CLBLM_L_A6 CLBLM_L_X26Y92/CLBLM_LOGIC_OUTS2 CLBLM_L_X26Y92/CLBLM_L_CQ INT_L_X26Y91/IMUX_L5 INT_L_X26Y91/SL1END2 INT_L_X26Y92/LOGIC_OUTS_L2 INT_L_X26Y92/SL1BEG2 
pips: CLBLM_L_X26Y91/CLBLM_L.CLBLM_IMUX5->CLBLM_L_A6 CLBLM_L_X26Y92/CLBLM_L.CLBLM_L_CQ->CLBLM_LOGIC_OUTS2 INT_L_X26Y91/INT_L.SL1END2->>IMUX_L5 INT_L_X26Y92/INT_L.LOGIC_OUTS_L2->>SL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

lcd/SF_D0[2] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

lcd/tx_byte_reg_n_0_[2] - 
wires: CLBLM_L_X26Y89/CLBLM_LOGIC_OUTS0 CLBLM_L_X26Y89/CLBLM_L_AQ CLBLM_L_X26Y91/CLBLM_IMUX16 CLBLM_L_X26Y91/CLBLM_L_B3 INT_L_X26Y89/LOGIC_OUTS_L0 INT_L_X26Y89/NN2BEG0 INT_L_X26Y90/NN2A0 INT_L_X26Y90/NN2END_S2_0 INT_L_X26Y91/IMUX_L16 INT_L_X26Y91/NN2END0 
pips: CLBLM_L_X26Y89/CLBLM_L.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 CLBLM_L_X26Y91/CLBLM_L.CLBLM_IMUX16->CLBLM_L_B3 INT_L_X26Y89/INT_L.LOGIC_OUTS_L0->>NN2BEG0 INT_L_X26Y91/INT_L.NN2END0->>IMUX_L16 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

lcd/tx_byte_reg_n_0_[6] - 
wires: CLBLL_R_X25Y91/CLBLL_SE2A2 CLBLL_R_X25Y92/CLBLL_LOGIC_OUTS2 CLBLL_R_X25Y92/CLBLL_L_CQ CLBLM_L_X26Y91/CLBLM_IMUX13 CLBLM_L_X26Y91/CLBLM_L_B6 CLBLM_L_X26Y91/CLBLM_SE2A2 INT_L_X26Y91/IMUX_L13 INT_L_X26Y91/SE2END2 INT_R_X25Y91/SE2A2 INT_R_X25Y92/LOGIC_OUTS2 INT_R_X25Y92/SE2BEG2 
pips: CLBLL_R_X25Y92/CLBLL_R.CLBLL_L_CQ->CLBLL_LOGIC_OUTS2 CLBLM_L_X26Y91/CLBLM_L.CLBLM_IMUX13->CLBLM_L_B6 INT_L_X26Y91/INT_L.SE2END2->>IMUX_L13 INT_R_X25Y92/INT_R.LOGIC_OUTS2->>SE2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

lcd/SF_D0[3] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

lcd/tx_byte_reg_n_0_[3] - 
wires: CLBLM_L_X26Y91/CLBLM_IMUX21 CLBLM_L_X26Y91/CLBLM_L_C4 CLBLM_L_X26Y92/CLBLM_LOGIC_OUTS1 CLBLM_L_X26Y92/CLBLM_L_BQ INT_L_X26Y91/IMUX_L21 INT_L_X26Y91/SR1END2 INT_L_X26Y92/LOGIC_OUTS_L1 INT_L_X26Y92/SR1BEG2 
pips: CLBLM_L_X26Y91/CLBLM_L.CLBLM_IMUX21->CLBLM_L_C4 CLBLM_L_X26Y92/CLBLM_L.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 INT_L_X26Y91/INT_L.SR1END2->>IMUX_L21 INT_L_X26Y92/INT_L.LOGIC_OUTS_L1->>SR1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

lcd/tx_byte_reg_n_0_[7] - 
wires: CLBLM_L_X26Y91/CLBLM_IMUX20 CLBLM_L_X26Y91/CLBLM_L_C2 CLBLM_L_X26Y92/CLBLM_LOGIC_OUTS0 CLBLM_L_X26Y92/CLBLM_L_AQ INT_L_X26Y91/IMUX_L20 INT_L_X26Y91/SR1END1 INT_L_X26Y92/LOGIC_OUTS_L0 INT_L_X26Y92/SR1BEG1 
pips: CLBLM_L_X26Y91/CLBLM_L.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_L_X26Y92/CLBLM_L.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 INT_L_X26Y91/INT_L.SR1END1->>IMUX_L20 INT_L_X26Y92/INT_L.LOGIC_OUTS_L0->>SR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

lcd/SF_D0_reg_n_0_[0] - 
wires: CLBLM_L_X26Y91/CLBLM_IMUX31 CLBLM_L_X26Y91/CLBLM_LOGIC_OUTS3 CLBLM_L_X26Y91/CLBLM_L_DQ CLBLM_L_X26Y91/CLBLM_M_C5 INT_L_X26Y91/IMUX_L31 INT_L_X26Y91/LOGIC_OUTS_L3 
pips: CLBLM_L_X26Y91/CLBLM_L.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_L_X26Y91/CLBLM_L.CLBLM_L_DQ->CLBLM_LOGIC_OUTS3 INT_L_X26Y91/INT_L.LOGIC_OUTS_L3->>IMUX_L31 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

lcd/SF_D0_reg_n_0_[1] - 
wires: CLBLM_L_X26Y91/CLBLM_IMUX40 CLBLM_L_X26Y91/CLBLM_LOGIC_OUTS0 CLBLM_L_X26Y91/CLBLM_L_AQ CLBLM_L_X26Y91/CLBLM_M_D1 INT_L_X26Y91/IMUX_L40 INT_L_X26Y91/LOGIC_OUTS_L0 
pips: CLBLM_L_X26Y91/CLBLM_L.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_L_X26Y91/CLBLM_L.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 INT_L_X26Y91/INT_L.LOGIC_OUTS_L0->>IMUX_L40 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

lcd/SF_D0_reg_n_0_[2] - 
wires: CLBLM_L_X26Y90/CLBLM_IMUX26 CLBLM_L_X26Y90/CLBLM_L_B4 CLBLM_L_X26Y91/CLBLM_LOGIC_OUTS1 CLBLM_L_X26Y91/CLBLM_L_BQ INT_L_X26Y90/IMUX_L26 INT_L_X26Y90/SL1END1 INT_L_X26Y91/LOGIC_OUTS_L1 INT_L_X26Y91/SL1BEG1 
pips: CLBLM_L_X26Y90/CLBLM_L.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_L_X26Y91/CLBLM_L.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 INT_L_X26Y90/INT_L.SL1END1->>IMUX_L26 INT_L_X26Y91/INT_L.LOGIC_OUTS_L1->>SL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

lcd/SF_D0_reg_n_0_[3] - 
wires: CLBLM_L_X26Y91/CLBLM_LOGIC_OUTS2 CLBLM_L_X26Y91/CLBLM_L_CQ CLBLM_L_X26Y92/CLBLM_IMUX4 CLBLM_L_X26Y92/CLBLM_M_A6 INT_L_X26Y91/LOGIC_OUTS_L2 INT_L_X26Y91/NR1BEG2 INT_L_X26Y92/IMUX_L4 INT_L_X26Y92/NR1END2 
pips: CLBLM_L_X26Y91/CLBLM_L.CLBLM_L_CQ->CLBLM_LOGIC_OUTS2 CLBLM_L_X26Y92/CLBLM_L.CLBLM_IMUX4->CLBLM_M_A6 INT_L_X26Y91/INT_L.LOGIC_OUTS_L2->>NR1BEG2 INT_L_X26Y92/INT_L.NR1END2->>IMUX_L4 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

lcd/SF_D1[0]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

lcd/SF_D1_reg_n_0_[0] - 
wires: CLBLM_L_X26Y90/CLBLM_IMUX18 CLBLM_L_X26Y90/CLBLM_LOGIC_OUTS5 CLBLM_L_X26Y90/CLBLM_M_B2 CLBLM_L_X26Y90/CLBLM_M_BQ CLBLM_L_X26Y91/CLBLM_IMUX32 CLBLM_L_X26Y91/CLBLM_M_C1 INT_L_X26Y90/IMUX_L18 INT_L_X26Y90/LOGIC_OUTS_L5 INT_L_X26Y90/NL1BEG0 INT_L_X26Y90/NL1END_S3_0 INT_L_X26Y91/IMUX_L32 INT_L_X26Y91/NL1END0 
pips: CLBLM_L_X26Y90/CLBLM_L.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_L_X26Y90/CLBLM_L.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 CLBLM_L_X26Y91/CLBLM_L.CLBLM_IMUX32->CLBLM_M_C1 INT_L_X26Y90/INT_L.LOGIC_OUTS_L5->>IMUX_L18 INT_L_X26Y90/INT_L.LOGIC_OUTS_L5->>NL1BEG0 INT_L_X26Y91/INT_L.NL1END0->>IMUX_L32 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

lcd/SF_D1[1]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

lcd/SF_D1_reg_n_0_[1] - 
wires: CLBLM_L_X26Y90/CLBLM_IMUX29 CLBLM_L_X26Y90/CLBLM_LOGIC_OUTS6 CLBLM_L_X26Y90/CLBLM_M_C2 CLBLM_L_X26Y90/CLBLM_M_CQ CLBLM_L_X26Y91/CLBLM_IMUX38 CLBLM_L_X26Y91/CLBLM_M_D3 INT_L_X26Y90/IMUX_L29 INT_L_X26Y90/LOGIC_OUTS_L6 INT_L_X26Y90/NE2BEG2 INT_L_X26Y91/IMUX_L38 INT_L_X26Y91/NE2A2 INT_L_X26Y91/WR1END3 INT_R_X27Y91/NE2END2 INT_R_X27Y91/WR1BEG3 
pips: CLBLM_L_X26Y90/CLBLM_L.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_L_X26Y90/CLBLM_L.CLBLM_M_CQ->CLBLM_LOGIC_OUTS6 CLBLM_L_X26Y91/CLBLM_L.CLBLM_IMUX38->CLBLM_M_D3 INT_L_X26Y90/INT_L.LOGIC_OUTS_L6->>IMUX_L29 INT_L_X26Y90/INT_L.LOGIC_OUTS_L6->>NE2BEG2 INT_L_X26Y91/INT_L.WR1END3->>IMUX_L38 INT_R_X27Y91/INT_R.NE2END2->>WR1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

lcd/main_delay_load - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

lcd/main_delay_value[10] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

lcd/main_delay_value[12] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

lcd/main_delay_value[13] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

lcd/main_delay_value[14] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

lcd/main_delay_value[16] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

lcd/main_delay_value[1] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

lcd/main_delay_value[3] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

lcd/main_delay_value[4] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

lcd/main_delay_value[5] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

lcd/main_delay_value[6] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

lcd/main_delay_value[7] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

lcd/main_delay_value[8] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

lcd/main_delay_value[9] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

tx_byte[7]_i_1_n_0 - 
wires: CLBLL_R_X25Y92/CLBLL_FAN6 CLBLL_R_X25Y92/CLBLL_L_CE CLBLL_R_X25Y92/CLBLL_NW2A2 CLBLM_L_X26Y89/CLBLM_FAN6 CLBLM_L_X26Y89/CLBLM_L_CE CLBLM_L_X26Y90/CLBLM_LOGIC_OUTS10 CLBLM_L_X26Y90/CLBLM_L_C CLBLM_L_X26Y91/CLBLM_FAN7 CLBLM_L_X26Y91/CLBLM_M_CE CLBLM_L_X26Y92/CLBLM_FAN6 CLBLM_L_X26Y92/CLBLM_L_CE CLBLM_L_X26Y92/CLBLM_NW2A2 INT_L_X26Y89/FAN_ALT6 INT_L_X26Y89/FAN_L6 INT_L_X26Y89/NL1BEG1 INT_L_X26Y89/SE2A2 INT_L_X26Y89/WL1END1 INT_L_X26Y90/LOGIC_OUTS_L10 INT_L_X26Y90/NL1END1 INT_L_X26Y90/NN2BEG1 INT_L_X26Y90/NR1BEG2 INT_L_X26Y90/SE2BEG2 INT_L_X26Y91/FAN_ALT7 INT_L_X26Y91/FAN_L7 INT_L_X26Y91/NN2A1 INT_L_X26Y91/NR1END2 INT_L_X26Y91/NW2BEG2 INT_L_X26Y92/FAN_ALT6 INT_L_X26Y92/FAN_L6 INT_L_X26Y92/NN2END1 INT_L_X26Y92/NW2A2 INT_R_X25Y92/FAN6 INT_R_X25Y92/FAN_ALT6 INT_R_X25Y92/NW2END2 INT_R_X27Y89/SE2END2 INT_R_X27Y89/WL1BEG1 
pips: CLBLL_R_X25Y92/CLBLL_R.CLBLL_FAN6->CLBLL_L_CE CLBLM_L_X26Y89/CLBLM_L.CLBLM_FAN6->CLBLM_L_CE CLBLM_L_X26Y90/CLBLM_L.CLBLM_L_C->CLBLM_LOGIC_OUTS10 CLBLM_L_X26Y91/CLBLM_L.CLBLM_FAN7->CLBLM_M_CE CLBLM_L_X26Y92/CLBLM_L.CLBLM_FAN6->CLBLM_L_CE INT_L_X26Y89/INT_L.FAN_ALT6->>FAN_L6 INT_L_X26Y89/INT_L.WL1END1->>FAN_ALT6 INT_L_X26Y89/INT_L.WL1END1->>NL1BEG1 INT_L_X26Y90/INT_L.LOGIC_OUTS_L10->>NR1BEG2 INT_L_X26Y90/INT_L.LOGIC_OUTS_L10->>SE2BEG2 INT_L_X26Y90/INT_L.NL1END1->>NN2BEG1 INT_L_X26Y91/INT_L.FAN_ALT7->>FAN_L7 INT_L_X26Y91/INT_L.NR1END2->>FAN_ALT7 INT_L_X26Y91/INT_L.NR1END2->>NW2BEG2 INT_L_X26Y92/INT_L.FAN_ALT6->>FAN_L6 INT_L_X26Y92/INT_L.NN2END1->>FAN_ALT6 INT_R_X25Y92/INT_R.FAN_ALT6->>FAN6 INT_R_X25Y92/INT_R.NW2END2->>FAN_ALT6 INT_R_X27Y89/INT_R.SE2END2->>WL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 9, 

lcd/tx_byte[0] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

lcd/tx_byte[1] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

lcd/tx_byte[2] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

lcd/tx_byte[3] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

lcd/tx_byte[4] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

lcd/tx_byte[5] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

lcd/tx_byte[6] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

lcd/tx_byte[7] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

tx_delay_load_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

lcd/tx_delay_value[1] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

lcd/tx_delay_value[3] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

lcd/tx_delay_value[4] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

lcd/tx_delay_value[5] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

tx_delay_value[6]_i_1_n_0 - 
wires: CLBLL_R_X25Y88/CLBLL_FAN6 CLBLL_R_X25Y88/CLBLL_L_CE CLBLL_R_X25Y90/CLBLL_FAN6 CLBLL_R_X25Y90/CLBLL_L_CE CLBLM_L_X24Y89/CLBLM_FAN6 CLBLM_L_X24Y89/CLBLM_LOGIC_OUTS9 CLBLM_L_X24Y89/CLBLM_L_B CLBLM_L_X24Y89/CLBLM_L_CE INT_L_X24Y88/SE2A1 INT_L_X24Y89/BYP_ALT4 INT_L_X24Y89/BYP_BOUNCE4 INT_L_X24Y89/FAN_ALT6 INT_L_X24Y89/FAN_ALT7 INT_L_X24Y89/FAN_BOUNCE7 INT_L_X24Y89/FAN_L6 INT_L_X24Y89/LOGIC_OUTS_L9 INT_L_X24Y89/NE2BEG1 INT_L_X24Y89/SE2BEG1 INT_L_X24Y90/NE2A1 INT_R_X25Y88/FAN6 INT_R_X25Y88/FAN_ALT6 INT_R_X25Y88/SE2END1 INT_R_X25Y90/FAN6 INT_R_X25Y90/FAN_ALT6 INT_R_X25Y90/NE2END1 
pips: CLBLL_R_X25Y88/CLBLL_R.CLBLL_FAN6->CLBLL_L_CE CLBLL_R_X25Y90/CLBLL_R.CLBLL_FAN6->CLBLL_L_CE CLBLM_L_X24Y89/CLBLM_L.CLBLM_FAN6->CLBLM_L_CE CLBLM_L_X24Y89/CLBLM_L.CLBLM_L_B->CLBLM_LOGIC_OUTS9 INT_L_X24Y89/INT_L.BYP_ALT4->>BYP_BOUNCE4 INT_L_X24Y89/INT_L.BYP_BOUNCE4->>FAN_ALT7 INT_L_X24Y89/INT_L.FAN_ALT6->>FAN_L6 INT_L_X24Y89/INT_L.FAN_ALT7->>FAN_BOUNCE7 INT_L_X24Y89/INT_L.FAN_BOUNCE7->>FAN_ALT6 INT_L_X24Y89/INT_L.LOGIC_OUTS_L9->>BYP_ALT4 INT_L_X24Y89/INT_L.LOGIC_OUTS_L9->>NE2BEG1 INT_L_X24Y89/INT_L.LOGIC_OUTS_L9->>SE2BEG1 INT_R_X25Y88/INT_R.FAN_ALT6->>FAN6 INT_R_X25Y88/INT_R.SE2END1->>FAN_ALT6 INT_R_X25Y90/INT_R.FAN_ALT6->>FAN6 INT_R_X25Y90/INT_R.NE2END1->>FAN_ALT6 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

tx_delay_value[6]_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

tx_done_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

lcd/wr_addr_reg_n_0_[0] - 
wires: CLBLM_L_X24Y91/CLBLM_LOGIC_OUTS1 CLBLM_L_X24Y91/CLBLM_L_BQ CLBLM_L_X24Y92/CLBLM_IMUX0 CLBLM_L_X24Y92/CLBLM_L_A3 INT_L_X24Y91/LOGIC_OUTS_L1 INT_L_X24Y91/NL1BEG0 INT_L_X24Y91/NL1END_S3_0 INT_L_X24Y92/IMUX_L0 INT_L_X24Y92/NL1END0 
pips: CLBLM_L_X24Y91/CLBLM_L.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 CLBLM_L_X24Y92/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 INT_L_X24Y91/INT_L.LOGIC_OUTS_L1->>NL1BEG0 INT_L_X24Y92/INT_L.NL1END0->>IMUX_L0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

wr_addr[6]_i_1_n_0 - 
wires: CLBLL_R_X25Y90/CLBLL_ER1BEG1 CLBLL_R_X25Y92/CLBLL_EE2A2 CLBLM_L_X24Y91/CLBLM_FAN6 CLBLM_L_X24Y91/CLBLM_LOGIC_OUTS10 CLBLM_L_X24Y91/CLBLM_LOGIC_OUTS18 CLBLM_L_X24Y91/CLBLM_L_C CLBLM_L_X24Y91/CLBLM_L_CE CLBLM_L_X24Y91/CLBLM_L_CMUX CLBLM_L_X24Y92/CLBLM_FAN6 CLBLM_L_X24Y92/CLBLM_FAN7 CLBLM_L_X24Y92/CLBLM_L_CE CLBLM_L_X24Y92/CLBLM_M_CE CLBLM_L_X26Y90/CLBLM_ER1BEG1 CLBLM_L_X26Y90/CLBLM_FAN6 CLBLM_L_X26Y90/CLBLM_L_CE CLBLM_L_X26Y92/CLBLM_EE2A2 CLBLM_L_X26Y92/CLBLM_FAN7 CLBLM_L_X26Y92/CLBLM_M_CE INT_L_X24Y90/SE2A0 INT_L_X24Y91/BYP_ALT1 INT_L_X24Y91/BYP_BOUNCE1 INT_L_X24Y91/FAN_ALT6 INT_L_X24Y91/FAN_L6 INT_L_X24Y91/LOGIC_OUTS_L10 INT_L_X24Y91/LOGIC_OUTS_L18 INT_L_X24Y91/NR1BEG2 INT_L_X24Y91/SE2BEG0 INT_L_X24Y92/EE2BEG2 INT_L_X24Y92/FAN_ALT6 INT_L_X24Y92/FAN_ALT7 INT_L_X24Y92/FAN_BOUNCE7 INT_L_X24Y92/FAN_L6 INT_L_X24Y92/FAN_L7 INT_L_X24Y92/NR1END2 INT_L_X26Y90/ER1END1 INT_L_X26Y90/FAN_ALT6 INT_L_X26Y90/FAN_L6 INT_L_X26Y92/EE2END2 INT_L_X26Y92/FAN_ALT7 INT_L_X26Y92/FAN_L7 INT_R_X25Y90/ER1BEG1 INT_R_X25Y90/SE2END0 INT_R_X25Y92/EE2A2 
pips: CLBLM_L_X24Y91/CLBLM_L.CLBLM_FAN6->CLBLM_L_CE CLBLM_L_X24Y91/CLBLM_L.CLBLM_L_C->>CLBLM_L_CMUX CLBLM_L_X24Y91/CLBLM_L.CLBLM_L_C->CLBLM_LOGIC_OUTS10 CLBLM_L_X24Y91/CLBLM_L.CLBLM_L_CMUX->CLBLM_LOGIC_OUTS18 CLBLM_L_X24Y92/CLBLM_L.CLBLM_FAN6->CLBLM_L_CE CLBLM_L_X24Y92/CLBLM_L.CLBLM_FAN7->CLBLM_M_CE CLBLM_L_X26Y90/CLBLM_L.CLBLM_FAN6->CLBLM_L_CE CLBLM_L_X26Y92/CLBLM_L.CLBLM_FAN7->CLBLM_M_CE INT_L_X24Y91/INT_L.BYP_ALT1->>BYP_BOUNCE1 INT_L_X24Y91/INT_L.BYP_BOUNCE1->>FAN_ALT6 INT_L_X24Y91/INT_L.FAN_ALT6->>FAN_L6 INT_L_X24Y91/INT_L.LOGIC_OUTS_L10->>NR1BEG2 INT_L_X24Y91/INT_L.LOGIC_OUTS_L18->>BYP_ALT1 INT_L_X24Y91/INT_L.LOGIC_OUTS_L18->>SE2BEG0 INT_L_X24Y92/INT_L.FAN_ALT6->>FAN_L6 INT_L_X24Y92/INT_L.FAN_ALT7->>FAN_BOUNCE7 INT_L_X24Y92/INT_L.FAN_ALT7->>FAN_L7 INT_L_X24Y92/INT_L.FAN_BOUNCE7->>FAN_ALT6 INT_L_X24Y92/INT_L.NR1END2->>EE2BEG2 INT_L_X24Y92/INT_L.NR1END2->>FAN_ALT7 INT_L_X26Y90/INT_L.ER1END1->>FAN_ALT6 INT_L_X26Y90/INT_L.FAN_ALT6->>FAN_L6 INT_L_X26Y92/INT_L.EE2END2->>FAN_ALT7 INT_L_X26Y92/INT_L.FAN_ALT7->>FAN_L7 INT_R_X25Y90/INT_R.SE2END0->>ER1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 16, 

lcd/wr_addr_reg_n_0_[1] - 
wires: CLBLM_L_X26Y92/CLBLM_IMUX17 CLBLM_L_X26Y92/CLBLM_LOGIC_OUTS4 CLBLM_L_X26Y92/CLBLM_M_AQ CLBLM_L_X26Y92/CLBLM_M_B3 INT_L_X26Y92/IMUX_L17 INT_L_X26Y92/LOGIC_OUTS_L4 
pips: CLBLM_L_X26Y92/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_L_X26Y92/CLBLM_L.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_L_X26Y92/INT_L.LOGIC_OUTS_L4->>IMUX_L17 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

lcd/wr_addr_reg_n_0_[2] - 
wires: CLBLM_L_X26Y89/CLBLM_IMUX9 CLBLM_L_X26Y89/CLBLM_L_A5 CLBLM_L_X26Y90/CLBLM_LOGIC_OUTS0 CLBLM_L_X26Y90/CLBLM_L_AQ INT_L_X26Y89/IMUX_L9 INT_L_X26Y89/SL1END0 INT_L_X26Y90/LOGIC_OUTS_L0 INT_L_X26Y90/SL1BEG0 
pips: CLBLM_L_X26Y89/CLBLM_L.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_L_X26Y90/CLBLM_L.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 INT_L_X26Y89/INT_L.SL1END0->>IMUX_L9 INT_L_X26Y90/INT_L.LOGIC_OUTS_L0->>SL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

lcd/wr_addr_reg_n_0_[3] - 
wires: CLBLM_L_X26Y92/CLBLM_IMUX26 CLBLM_L_X26Y92/CLBLM_LOGIC_OUTS5 CLBLM_L_X26Y92/CLBLM_L_B4 CLBLM_L_X26Y92/CLBLM_M_BQ INT_L_X26Y92/IMUX_L26 INT_L_X26Y92/LOGIC_OUTS_L5 
pips: CLBLM_L_X26Y92/CLBLM_L.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_L_X26Y92/CLBLM_L.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 INT_L_X26Y92/INT_L.LOGIC_OUTS_L5->>IMUX_L26 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

lcd/wr_addr_reg_n_0_[4] - 
wires: CLBLL_R_X25Y92/CLBLL_IMUX13 CLBLL_R_X25Y92/CLBLL_L_B6 CLBLM_L_X24Y92/CLBLM_LOGIC_OUTS4 CLBLM_L_X24Y92/CLBLM_M_AQ INT_L_X24Y92/EL1BEG2 INT_L_X24Y92/LOGIC_OUTS_L4 INT_L_X24Y92/NL1BEG_N3 INT_R_X25Y92/EL1END2 INT_R_X25Y92/IMUX13 
pips: CLBLL_R_X25Y92/CLBLL_R.CLBLL_IMUX13->CLBLL_L_B6 CLBLM_L_X24Y92/CLBLM_L.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_L_X24Y92/INT_L.LOGIC_OUTS_L4->>NL1BEG_N3 INT_L_X24Y92/INT_L.NL1BEG_N3->>EL1BEG2 INT_R_X25Y92/INT_R.EL1END2->>IMUX13 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

lcd/wr_addr_reg_n_0_[5] - 
wires: CLBLM_L_X26Y92/CLBLM_IMUX21 CLBLM_L_X26Y92/CLBLM_LOGIC_OUTS6 CLBLM_L_X26Y92/CLBLM_L_C4 CLBLM_L_X26Y92/CLBLM_M_CQ INT_L_X26Y92/IMUX_L21 INT_L_X26Y92/LOGIC_OUTS_L6 
pips: CLBLM_L_X26Y92/CLBLM_L.CLBLM_IMUX21->CLBLM_L_C4 CLBLM_L_X26Y92/CLBLM_L.CLBLM_M_CQ->CLBLM_LOGIC_OUTS6 INT_L_X26Y92/INT_L.LOGIC_OUTS_L6->>IMUX_L21 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

lcd/wr_addr_reg_n_0_[6] - 
wires: CLBLL_R_X25Y92/CLBLL_IMUX21 CLBLL_R_X25Y92/CLBLL_L_C4 CLBLM_L_X24Y92/CLBLM_LOGIC_OUTS5 CLBLM_L_X24Y92/CLBLM_M_BQ INT_L_X24Y92/ER1BEG2 INT_L_X24Y92/LOGIC_OUTS_L5 INT_R_X25Y92/ER1END2 INT_R_X25Y92/IMUX21 
pips: CLBLL_R_X25Y92/CLBLL_R.CLBLL_IMUX21->CLBLL_L_C4 CLBLM_L_X24Y92/CLBLM_L.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 INT_L_X24Y92/INT_L.LOGIC_OUTS_L5->>ER1BEG2 INT_R_X25Y92/INT_R.ER1END2->>IMUX21 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

lcd/wr_dat[0] - 
wires: CLBLL_R_X25Y92/CLBLL_IMUX5 CLBLL_R_X25Y92/CLBLL_L_A6 CLBLM_L_X24Y92/CLBLM_LOGIC_OUTS6 CLBLM_L_X24Y92/CLBLM_M_CQ INT_L_X24Y92/LOGIC_OUTS_L6 INT_L_X24Y92/NE2BEG2 INT_L_X24Y93/NE2A2 INT_R_X25Y92/IMUX5 INT_R_X25Y92/SL1END2 INT_R_X25Y93/NE2END2 INT_R_X25Y93/SL1BEG2 
pips: CLBLL_R_X25Y92/CLBLL_R.CLBLL_IMUX5->CLBLL_L_A6 CLBLM_L_X24Y92/CLBLM_L.CLBLM_M_CQ->CLBLM_LOGIC_OUTS6 INT_L_X24Y92/INT_L.LOGIC_OUTS_L6->>NE2BEG2 INT_R_X25Y92/INT_R.SL1END2->>IMUX5 INT_R_X25Y93/INT_R.NE2END2->>SL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

lcd/wr_dat[1] - 
wires: CLBLL_R_X25Y91/CLBLL_ER1BEG1 CLBLM_L_X24Y92/CLBLM_LOGIC_OUTS0 CLBLM_L_X24Y92/CLBLM_L_AQ CLBLM_L_X26Y91/CLBLM_ER1BEG1 CLBLM_L_X26Y91/CLBLM_IMUX4 CLBLM_L_X26Y91/CLBLM_M_A6 INT_L_X24Y91/SE2A0 INT_L_X24Y92/LOGIC_OUTS_L0 INT_L_X24Y92/SE2BEG0 INT_L_X26Y91/ER1END1 INT_L_X26Y91/IMUX_L4 INT_R_X25Y91/ER1BEG1 INT_R_X25Y91/SE2END0 
pips: CLBLM_L_X24Y92/CLBLM_L.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 CLBLM_L_X26Y91/CLBLM_L.CLBLM_IMUX4->CLBLM_M_A6 INT_L_X24Y92/INT_L.LOGIC_OUTS_L0->>SE2BEG0 INT_L_X26Y91/INT_L.ER1END1->>IMUX_L4 INT_R_X25Y91/INT_R.SE2END0->>ER1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

lcd/wr_dat[2] - 
wires: CLBLM_L_X26Y89/CLBLM_IMUX13 CLBLM_L_X26Y89/CLBLM_L_B6 CLBLM_L_X26Y90/CLBLM_LOGIC_OUTS1 CLBLM_L_X26Y90/CLBLM_L_BQ INT_L_X26Y89/IMUX_L13 INT_L_X26Y89/SR1END2 INT_L_X26Y90/LOGIC_OUTS_L1 INT_L_X26Y90/SR1BEG2 
pips: CLBLM_L_X26Y89/CLBLM_L.CLBLM_IMUX13->CLBLM_L_B6 CLBLM_L_X26Y90/CLBLM_L.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 INT_L_X26Y89/INT_L.SR1END2->>IMUX_L13 INT_L_X26Y90/INT_L.LOGIC_OUTS_L1->>SR1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

lcd/wr_dat[3] - 
wires: CLBLM_L_X26Y92/CLBLM_IMUX22 CLBLM_L_X26Y92/CLBLM_LOGIC_OUTS7 CLBLM_L_X26Y92/CLBLM_M_C3 CLBLM_L_X26Y92/CLBLM_M_DQ INT_L_X26Y92/IMUX_L22 INT_L_X26Y92/LOGIC_OUTS_L7 
pips: CLBLM_L_X26Y92/CLBLM_L.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_L_X26Y92/CLBLM_L.CLBLM_M_DQ->CLBLM_LOGIC_OUTS7 INT_L_X26Y92/INT_L.LOGIC_OUTS_L7->>IMUX_L22 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

lcd/wr_dat[4] - 
wires: CLBLL_R_X25Y92/CLBLL_IMUX19 CLBLL_R_X25Y92/CLBLL_L_B2 CLBLM_L_X24Y92/CLBLM_LOGIC_OUTS1 CLBLM_L_X24Y92/CLBLM_L_BQ INT_L_X24Y91/SE2A1 INT_L_X24Y92/LOGIC_OUTS_L1 INT_L_X24Y92/SE2BEG1 INT_R_X25Y91/NR1BEG1 INT_R_X25Y91/SE2END1 INT_R_X25Y92/IMUX19 INT_R_X25Y92/NR1END1 
pips: CLBLL_R_X25Y92/CLBLL_R.CLBLL_IMUX19->CLBLL_L_B2 CLBLM_L_X24Y92/CLBLM_L.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 INT_L_X24Y92/INT_L.LOGIC_OUTS_L1->>SE2BEG1 INT_R_X25Y91/INT_R.SE2END1->>NR1BEG1 INT_R_X25Y92/INT_R.NR1END1->>IMUX19 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

lcd/wr_dat[5] - 
wires: CLBLM_L_X26Y90/CLBLM_LOGIC_OUTS2 CLBLM_L_X26Y90/CLBLM_L_CQ CLBLM_L_X26Y92/CLBLM_IMUX36 CLBLM_L_X26Y92/CLBLM_L_D2 INT_L_X26Y90/LOGIC_OUTS_L2 INT_L_X26Y90/NN2BEG2 INT_L_X26Y91/NN2A2 INT_L_X26Y92/IMUX_L36 INT_L_X26Y92/NN2END2 
pips: CLBLM_L_X26Y90/CLBLM_L.CLBLM_L_CQ->CLBLM_LOGIC_OUTS2 CLBLM_L_X26Y92/CLBLM_L.CLBLM_IMUX36->CLBLM_L_D2 INT_L_X26Y90/INT_L.LOGIC_OUTS_L2->>NN2BEG2 INT_L_X26Y92/INT_L.NN2END2->>IMUX_L36 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

lcd/wr_dat[6] - 
wires: CLBLL_R_X25Y92/CLBLL_IMUX30 CLBLL_R_X25Y92/CLBLL_L_C5 CLBLM_L_X24Y92/CLBLM_LOGIC_OUTS2 CLBLM_L_X24Y92/CLBLM_L_CQ INT_L_X24Y92/ER1BEG3 INT_L_X24Y92/LOGIC_OUTS_L2 INT_R_X25Y92/ER1END3 INT_R_X25Y92/IMUX30 INT_R_X25Y93/ER1END_N3_3 
pips: CLBLL_R_X25Y92/CLBLL_R.CLBLL_IMUX30->CLBLL_L_C5 CLBLM_L_X24Y92/CLBLM_L.CLBLM_L_CQ->CLBLM_LOGIC_OUTS2 INT_L_X24Y92/INT_L.LOGIC_OUTS_L2->>ER1BEG3 INT_R_X25Y92/INT_R.ER1END3->>IMUX30 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

lcd/wr_dat[7] - 
wires: CLBLL_R_X25Y92/CLBLL_EE2A3 CLBLM_L_X24Y92/CLBLM_LOGIC_OUTS3 CLBLM_L_X24Y92/CLBLM_L_DQ CLBLM_L_X26Y92/CLBLM_EE2A3 CLBLM_L_X26Y92/CLBLM_IMUX6 CLBLM_L_X26Y92/CLBLM_L_A1 INT_L_X24Y92/EE2BEG3 INT_L_X24Y92/LOGIC_OUTS_L3 INT_L_X26Y92/EE2END3 INT_L_X26Y92/IMUX_L6 INT_R_X25Y92/EE2A3 
pips: CLBLM_L_X24Y92/CLBLM_L.CLBLM_L_DQ->CLBLM_LOGIC_OUTS3 CLBLM_L_X26Y92/CLBLM_L.CLBLM_IMUX6->CLBLM_L_A1 INT_L_X24Y92/INT_L.LOGIC_OUTS_L3->>EE2BEG3 INT_L_X26Y92/INT_L.EE2END3->>IMUX_L6 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

main_delay_load_i_2_n_0 - 
wires: CLBLL_R_X25Y93/CLBLL_IMUX11 CLBLL_R_X25Y93/CLBLL_LL_A4 CLBLL_R_X25Y93/CLBLL_LL_B CLBLL_R_X25Y93/CLBLL_LOGIC_OUTS13 INT_R_X25Y93/IMUX11 INT_R_X25Y93/LOGIC_OUTS13 
pips: CLBLL_R_X25Y93/CLBLL_R.CLBLL_IMUX11->CLBLL_LL_A4 CLBLL_R_X25Y93/CLBLL_R.CLBLL_LL_B->CLBLL_LOGIC_OUTS13 INT_R_X25Y93/INT_R.LOGIC_OUTS13->>IMUX11 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

main_delay_load_i_3_n_0 - 
wires: CLBLL_R_X25Y93/CLBLL_IMUX4 CLBLL_R_X25Y93/CLBLL_LL_A6 CLBLL_R_X25Y93/CLBLL_LL_C CLBLL_R_X25Y93/CLBLL_LOGIC_OUTS14 INT_R_X25Y93/IMUX4 INT_R_X25Y93/LOGIC_OUTS14 
pips: CLBLL_R_X25Y93/CLBLL_R.CLBLL_IMUX4->CLBLL_LL_A6 CLBLL_R_X25Y93/CLBLL_R.CLBLL_LL_C->CLBLL_LOGIC_OUTS14 INT_R_X25Y93/INT_R.LOGIC_OUTS14->>IMUX4 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

main_delay_value[16]_i_2_n_0 - 
wires: CLBLL_R_X25Y93/CLBLL_IMUX30 CLBLL_R_X25Y93/CLBLL_LOGIC_OUTS11 CLBLL_R_X25Y93/CLBLL_L_C5 CLBLL_R_X25Y93/CLBLL_L_D INT_R_X25Y93/IMUX30 INT_R_X25Y93/LOGIC_OUTS11 
pips: CLBLL_R_X25Y93/CLBLL_R.CLBLL_IMUX30->CLBLL_L_C5 CLBLL_R_X25Y93/CLBLL_R.CLBLL_L_D->CLBLL_LOGIC_OUTS11 INT_R_X25Y93/INT_R.LOGIC_OUTS11->>IMUX30 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

main_delay_value[6]_i_2_n_0 - 
wires: CLBLL_R_X25Y89/CLBLL_IMUX16 CLBLL_R_X25Y89/CLBLL_IMUX34 CLBLL_R_X25Y89/CLBLL_L_B3 CLBLL_R_X25Y89/CLBLL_L_C6 CLBLL_R_X25Y90/CLBLL_LOGIC_OUTS19 CLBLL_R_X25Y90/CLBLL_L_D CLBLL_R_X25Y90/CLBLL_L_DMUX INT_R_X25Y88/FAN_BOUNCE_S3_2 INT_R_X25Y89/FAN_ALT2 INT_R_X25Y89/FAN_BOUNCE2 INT_R_X25Y89/IMUX16 INT_R_X25Y89/IMUX34 INT_R_X25Y89/SL1END1 INT_R_X25Y90/LOGIC_OUTS19 INT_R_X25Y90/SL1BEG1 
pips: CLBLL_R_X25Y89/CLBLL_R.CLBLL_IMUX16->CLBLL_L_B3 CLBLL_R_X25Y89/CLBLL_R.CLBLL_IMUX34->CLBLL_L_C6 CLBLL_R_X25Y90/CLBLL_R.CLBLL_L_D->>CLBLL_L_DMUX CLBLL_R_X25Y90/CLBLL_R.CLBLL_L_DMUX->CLBLL_LOGIC_OUTS19 INT_R_X25Y89/INT_R.FAN_ALT2->>FAN_BOUNCE2 INT_R_X25Y89/INT_R.FAN_BOUNCE2->>IMUX16 INT_R_X25Y89/INT_R.SL1END1->>FAN_ALT2 INT_R_X25Y89/INT_R.SL1END1->>IMUX34 INT_R_X25Y90/INT_R.LOGIC_OUTS19->>SL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

main_delay_value[4]_i_2_n_0 - 
wires: CLBLL_R_X25Y89/CLBLL_IMUX13 CLBLL_R_X25Y89/CLBLL_L_B6 CLBLL_R_X25Y89/CLBLL_WR1END2 CLBLM_L_X26Y89/CLBLM_LOGIC_OUTS13 CLBLM_L_X26Y89/CLBLM_M_B CLBLM_L_X26Y89/CLBLM_WR1END2 INT_L_X26Y89/LOGIC_OUTS_L13 INT_L_X26Y89/WR1BEG2 INT_R_X25Y89/IMUX13 INT_R_X25Y89/WR1END2 
pips: CLBLL_R_X25Y89/CLBLL_R.CLBLL_IMUX13->CLBLL_L_B6 CLBLM_L_X26Y89/CLBLM_L.CLBLM_M_B->CLBLM_LOGIC_OUTS13 INT_L_X26Y89/INT_L.LOGIC_OUTS_L13->>WR1BEG2 INT_R_X25Y89/INT_R.WR1END2->>IMUX13 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

main_delay_value[4]_i_3_n_0 - 
wires: CLBLL_R_X25Y89/CLBLL_IMUX19 CLBLL_R_X25Y89/CLBLL_L_B2 CLBLL_R_X25Y89/CLBLL_WL1END1 CLBLM_L_X26Y89/CLBLM_LOGIC_OUTS10 CLBLM_L_X26Y89/CLBLM_L_C CLBLM_L_X26Y89/CLBLM_WL1END1 INT_L_X26Y89/LOGIC_OUTS_L10 INT_L_X26Y89/WL1BEG1 INT_R_X25Y89/IMUX19 INT_R_X25Y89/WL1END1 
pips: CLBLL_R_X25Y89/CLBLL_R.CLBLL_IMUX19->CLBLL_L_B2 CLBLM_L_X26Y89/CLBLM_L.CLBLM_L_C->CLBLM_LOGIC_OUTS10 INT_L_X26Y89/INT_L.LOGIC_OUTS_L10->>WL1BEG1 INT_R_X25Y89/INT_R.WL1END1->>IMUX19 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

main_delay_value[6]_i_6_n_0 - 
wires: CLBLL_R_X25Y88/CLBLL_LOGIC_OUTS10 CLBLL_R_X25Y88/CLBLL_L_C CLBLL_R_X25Y89/CLBLL_NE2A2 CLBLM_L_X26Y89/CLBLM_IMUX20 CLBLM_L_X26Y89/CLBLM_IMUX27 CLBLM_L_X26Y89/CLBLM_IMUX35 CLBLM_L_X26Y89/CLBLM_IMUX36 CLBLM_L_X26Y89/CLBLM_L_C2 CLBLM_L_X26Y89/CLBLM_L_D2 CLBLM_L_X26Y89/CLBLM_M_B4 CLBLM_L_X26Y89/CLBLM_M_C6 CLBLM_L_X26Y89/CLBLM_NE2A2 INT_L_X26Y89/IMUX_L20 INT_L_X26Y89/IMUX_L27 INT_L_X26Y89/IMUX_L35 INT_L_X26Y89/IMUX_L36 INT_L_X26Y89/NE2END2 INT_R_X25Y88/LOGIC_OUTS10 INT_R_X25Y88/NE2BEG2 INT_R_X25Y89/NE2A2 
pips: CLBLL_R_X25Y88/CLBLL_R.CLBLL_L_C->CLBLL_LOGIC_OUTS10 CLBLM_L_X26Y89/CLBLM_L.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_L_X26Y89/CLBLM_L.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_L_X26Y89/CLBLM_L.CLBLM_IMUX35->CLBLM_M_C6 CLBLM_L_X26Y89/CLBLM_L.CLBLM_IMUX36->CLBLM_L_D2 INT_L_X26Y89/INT_L.NE2END2->>IMUX_L20 INT_L_X26Y89/INT_L.NE2END2->>IMUX_L27 INT_L_X26Y89/INT_L.NE2END2->>IMUX_L35 INT_L_X26Y89/INT_L.NE2END2->>IMUX_L36 INT_R_X25Y88/INT_R.LOGIC_OUTS10->>NE2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

lcd/SF_D1[0] - 
wires: CLBLL_R_X25Y89/CLBLL_IMUX20 CLBLL_R_X25Y89/CLBLL_LOGIC_OUTS11 CLBLL_R_X25Y89/CLBLL_L_C2 CLBLL_R_X25Y89/CLBLL_L_D INT_R_X25Y89/FAN_ALT1 INT_R_X25Y89/FAN_BOUNCE1 INT_R_X25Y89/IMUX20 INT_R_X25Y89/LOGIC_OUTS11 
pips: CLBLL_R_X25Y89/CLBLL_R.CLBLL_IMUX20->CLBLL_L_C2 CLBLL_R_X25Y89/CLBLL_R.CLBLL_L_D->CLBLL_LOGIC_OUTS11 INT_R_X25Y89/INT_R.FAN_ALT1->>FAN_BOUNCE1 INT_R_X25Y89/INT_R.FAN_BOUNCE1->>IMUX20 INT_R_X25Y89/INT_R.LOGIC_OUTS11->>FAN_ALT1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

main_delay_value[6]_i_4_n_0 - 
wires: CLBLL_R_X25Y89/CLBLL_IMUX21 CLBLL_R_X25Y89/CLBLL_L_C4 CLBLL_R_X25Y89/CLBLL_WL1END2 CLBLM_L_X26Y89/CLBLM_LOGIC_OUTS11 CLBLM_L_X26Y89/CLBLM_L_D CLBLM_L_X26Y89/CLBLM_WL1END2 INT_L_X26Y89/LOGIC_OUTS_L11 INT_L_X26Y89/WL1BEG2 INT_R_X25Y89/IMUX21 INT_R_X25Y89/WL1END2 
pips: CLBLL_R_X25Y89/CLBLL_R.CLBLL_IMUX21->CLBLL_L_C4 CLBLM_L_X26Y89/CLBLM_L.CLBLM_L_D->CLBLM_LOGIC_OUTS11 INT_L_X26Y89/INT_L.LOGIC_OUTS_L11->>WL1BEG2 INT_R_X25Y89/INT_R.WL1END2->>IMUX21 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

main_delay_value[6]_i_5_n_0 - 
wires: CLBLL_R_X27Y89/CLBLL_LL_A CLBLL_R_X27Y89/CLBLL_LOGIC_OUTS12 CLBLM_L_X26Y89/CLBLM_IMUX42 CLBLM_L_X26Y89/CLBLM_L_D6 INT_L_X26Y89/IMUX_L42 INT_L_X26Y89/WR1END1 INT_R_X27Y89/LOGIC_OUTS12 INT_R_X27Y89/WR1BEG1 
pips: CLBLL_R_X27Y89/CLBLL_R.CLBLL_LL_A->CLBLL_LOGIC_OUTS12 CLBLM_L_X26Y89/CLBLM_L.CLBLM_IMUX42->CLBLM_L_D6 INT_L_X26Y89/INT_L.WR1END1->>IMUX_L42 INT_R_X27Y89/INT_R.LOGIC_OUTS12->>WR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

tx_byte[0]_i_2_n_0 - 
wires: CLBLL_R_X25Y92/CLBLL_IMUX3 CLBLL_R_X25Y92/CLBLL_L_A2 CLBLM_L_X24Y92/CLBLM_LOGIC_OUTS8 CLBLM_L_X24Y92/CLBLM_L_A INT_L_X24Y92/ER1BEG1 INT_L_X24Y92/LOGIC_OUTS_L8 INT_R_X25Y92/ER1END1 INT_R_X25Y92/IMUX3 
pips: CLBLL_R_X25Y92/CLBLL_R.CLBLL_IMUX3->CLBLL_L_A2 CLBLM_L_X24Y92/CLBLM_L.CLBLM_L_A->CLBLM_LOGIC_OUTS8 INT_L_X24Y92/INT_L.LOGIC_OUTS_L8->>ER1BEG1 INT_R_X25Y92/INT_R.ER1END1->>IMUX3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

tx_byte[1]_i_2_n_0 - 
wires: CLBLM_L_X26Y91/CLBLM_IMUX11 CLBLM_L_X26Y91/CLBLM_M_A4 CLBLM_L_X26Y92/CLBLM_LOGIC_OUTS13 CLBLM_L_X26Y92/CLBLM_M_B INT_L_X26Y91/IMUX_L11 INT_L_X26Y91/SL1END1 INT_L_X26Y92/LOGIC_OUTS_L13 INT_L_X26Y92/SL1BEG1 
pips: CLBLM_L_X26Y91/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_L_X26Y92/CLBLM_L.CLBLM_M_B->CLBLM_LOGIC_OUTS13 INT_L_X26Y91/INT_L.SL1END1->>IMUX_L11 INT_L_X26Y92/INT_L.LOGIC_OUTS_L13->>SL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

tx_byte[2]_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

tx_byte[2]_i_3_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

tx_byte[3]_i_2_n_0 - 
wires: CLBLM_L_X26Y92/CLBLM_IMUX14 CLBLM_L_X26Y92/CLBLM_LOGIC_OUTS14 CLBLM_L_X26Y92/CLBLM_L_B1 CLBLM_L_X26Y92/CLBLM_M_C INT_L_X26Y92/BYP_ALT2 INT_L_X26Y92/BYP_BOUNCE2 INT_L_X26Y92/IMUX_L14 INT_L_X26Y92/LOGIC_OUTS_L14 INT_L_X26Y93/BYP_BOUNCE_N3_2 
pips: CLBLM_L_X26Y92/CLBLM_L.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_L_X26Y92/CLBLM_L.CLBLM_M_C->CLBLM_LOGIC_OUTS14 INT_L_X26Y92/INT_L.BYP_ALT2->>BYP_BOUNCE2 INT_L_X26Y92/INT_L.BYP_BOUNCE2->>IMUX_L14 INT_L_X26Y92/INT_L.LOGIC_OUTS_L14->>BYP_ALT2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

tx_byte[5]_i_2_n_0 - 
wires: CLBLM_L_X26Y92/CLBLM_IMUX30 CLBLM_L_X26Y92/CLBLM_LOGIC_OUTS11 CLBLM_L_X26Y92/CLBLM_L_C5 CLBLM_L_X26Y92/CLBLM_L_D INT_L_X26Y92/IMUX_L30 INT_L_X26Y92/LOGIC_OUTS_L11 
pips: CLBLM_L_X26Y92/CLBLM_L.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_L_X26Y92/CLBLM_L.CLBLM_L_D->CLBLM_LOGIC_OUTS11 INT_L_X26Y92/INT_L.LOGIC_OUTS_L11->>IMUX_L30 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

tx_delay_load_i_2_n_0 - 
wires: CLBLM_L_X26Y89/CLBLM_LOGIC_OUTS14 CLBLM_L_X26Y89/CLBLM_M_C CLBLM_L_X26Y90/CLBLM_IMUX44 CLBLM_L_X26Y90/CLBLM_M_D4 INT_L_X26Y89/LOGIC_OUTS_L14 INT_L_X26Y89/NR1BEG2 INT_L_X26Y90/IMUX_L44 INT_L_X26Y90/NR1END2 
pips: CLBLM_L_X26Y89/CLBLM_L.CLBLM_M_C->CLBLM_LOGIC_OUTS14 CLBLM_L_X26Y90/CLBLM_L.CLBLM_IMUX44->CLBLM_M_D4 INT_L_X26Y89/INT_L.LOGIC_OUTS_L14->>NR1BEG2 INT_L_X26Y90/INT_L.NR1END2->>IMUX_L44 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

tx_delay_load_i_3_n_0 - 
wires: CLBLM_L_X26Y90/CLBLM_IMUX38 CLBLM_L_X26Y90/CLBLM_LOGIC_OUTS11 CLBLM_L_X26Y90/CLBLM_L_D CLBLM_L_X26Y90/CLBLM_M_D3 INT_L_X26Y90/IMUX_L38 INT_L_X26Y90/LOGIC_OUTS_L11 
pips: CLBLM_L_X26Y90/CLBLM_L.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_L_X26Y90/CLBLM_L.CLBLM_L_D->CLBLM_LOGIC_OUTS11 INT_L_X26Y90/INT_L.LOGIC_OUTS_L11->>IMUX_L38 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

tx_delay_load_i_4_n_0 - 
wires: CLBLL_R_X25Y89/CLBLL_EL1BEG3 CLBLL_R_X25Y89/CLBLL_LOGIC_OUTS19 CLBLL_R_X25Y89/CLBLL_L_DMUX CLBLM_L_X26Y89/CLBLM_EL1BEG3 CLBLM_L_X26Y89/CLBLM_IMUX29 CLBLM_L_X26Y89/CLBLM_M_C2 INT_L_X26Y89/EL1END3 INT_L_X26Y89/IMUX_L29 INT_R_X25Y89/EL1BEG3 INT_R_X25Y89/LOGIC_OUTS19 INT_R_X25Y89/NL1BEG0 INT_R_X25Y89/NL1END_S3_0 INT_R_X25Y90/EL1BEG_N3 INT_R_X25Y90/NL1END0 
pips: CLBLL_R_X25Y89/CLBLL_R.CLBLL_L_DMUX->CLBLL_LOGIC_OUTS19 CLBLM_L_X26Y89/CLBLM_L.CLBLM_IMUX29->CLBLM_M_C2 INT_L_X26Y89/INT_L.EL1END3->>IMUX_L29 INT_R_X25Y89/INT_R.LOGIC_OUTS19->>NL1BEG0 INT_R_X25Y90/INT_R.NL1END0->>EL1BEG_N3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

wr_addr[6]_i_2_n_0 - 
wires: CLBLM_L_X24Y91/CLBLM_IMUX30 CLBLM_L_X24Y91/CLBLM_LOGIC_OUTS11 CLBLM_L_X24Y91/CLBLM_L_C5 CLBLM_L_X24Y91/CLBLM_L_D INT_L_X24Y91/IMUX_L30 INT_L_X24Y91/LOGIC_OUTS_L11 
pips: CLBLM_L_X24Y91/CLBLM_L.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_L_X24Y91/CLBLM_L.CLBLM_L_D->CLBLM_LOGIC_OUTS11 INT_L_X24Y91/INT_L.LOGIC_OUTS_L11->>IMUX_L30 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 


####################################################
# Bels
SLICE_X37Y91/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A4)*A1*(~A3))+((~A4)*(~A1)*A2*(~A3))+((~A4)*(~A1)*(~A2)*A5*A6*(~A3))+((~A4)*(~A1)*(~A2)*A5*(~A6))+((~A4)*(~A1)*(~A2)*(~A5)*(~A3)) , 
NAME: SLICE_X37Y91/C6LUT, 
TYPE: LUT6, 

SLICE_X34Y90/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A6*A3) , 
NAME: SLICE_X34Y90/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X37Y91/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A3*(~A4)*(~A2))+(A6*(~A3)*(~A4)*A2)+((~A6)*A1*A3*(~A4)*(~A2))+((~A6)*A1*(~A3)*(~A4)*A2)+((~A6)*(~A1)*A3*(~A4)*(~A2))+((~A6)*(~A1)*(~A3)*A2) , 
NAME: SLICE_X37Y91/D6LUT, 
TYPE: LUT6, 

SLICE_X36Y91/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A6*(~A1)*(~A4))+(A3*(~A6)*(~A4))+((~A3)*A6*A1*(~A4)) , 
NAME: SLICE_X36Y91/A6LUT, 
TYPE: LUT6, 

SLICE_X37Y91/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A1*A4*(~A5)*(~A2))+(A3*A1*(~A4)*(~A2))+(A3*(~A1)*(~A2))+((~A3)*A1*A4*A5*(~A2)) , 
NAME: SLICE_X37Y91/A6LUT, 
TYPE: LUT6, 

SLICE_X37Y91/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*(~A3)*(~A5)*A4*(~A1))+(A2*(~A3)*(~A5)*(~A4))+((~A2)*A3*A5*A4*A1) , 
NAME: SLICE_X37Y91/B6LUT, 
TYPE: LUT6, 

SLICE_X39Y91/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A6*(~A1)*A5)+(A2*A6*(~A1)*(~A5)*(~A3))+(A2*(~A6)*(~A1)*A5*A3)+((~A2)*A6*A1*A5*A3*(~A4))+((~A2)*A6*A1*A5*(~A3))+((~A2)*A6*A1*(~A5)*(~A3)*(~A4))+((~A2)*A6*(~A1))+((~A2)*(~A6)*A1*A5*A3*(~A4))+((~A2)*(~A6)*A1*A5*(~A3))+((~A2)*(~A6)*A1*(~A5)*(~A3)*(~A4))+((~A2)*(~A6)*(~A1)*(~A3)*(~A4)) , 
NAME: SLICE_X39Y91/B6LUT, 
TYPE: LUT6, 

SLICE_X39Y91/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A2*A5*A4*A6*(~A1))+(A3*A2*A5*(~A4)*(~A1))+(A3*A2*(~A5)*(~A1))+(A3*(~A2)*A6*(~A1))+((~A3)*A2*A5*A4*A6*(~A1))+((~A3)*A2*A5*(~A4)*(~A1))+((~A3)*(~A2)*A6*(~A1)) , 
NAME: SLICE_X39Y91/A6LUT, 
TYPE: LUT6, 

SLICE_X39Y91/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X39Y91/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X38Y89/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A3*A6*A2)+(A4*A3*(~A6)*A5*(~A2))+(A4*A3*(~A6)*(~A5)*A2)+(A4*(~A3)*A6*A5*(~A2))+(A4*(~A3)*A6*(~A5)*A2)+(A4*(~A3)*(~A6)*A5*(~A2))+(A4*(~A3)*(~A6)*(~A5))+((~A4)*A3*A6*A2)+((~A4)*A3*(~A6)*A5*(~A2))+((~A4)*A3*(~A6)*(~A5)*A2)+((~A4)*(~A3)*A6*A5*(~A2))+((~A4)*(~A3)*A6*(~A5)*A2)+((~A4)*(~A3)*(~A6)*(~A5)*A2) , 
NAME: SLICE_X38Y89/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X41Y91/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A3*A5*A4)+(A1*A3*(~A5))+(A1*(~A3)*A5*A4)+((~A1)*A3*A5*(~A4))+((~A1)*A3*(~A5))+((~A1)*(~A3)*A5*A4) , 
NAME: SLICE_X41Y91/A6LUT, 
TYPE: LUT6, 

SLICE_X38Y89/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A5*A2)+(A3*A4*(~A5))+(A3*(~A4))+((~A3)*A4*A5*A2) , 
NAME: SLICE_X38Y89/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X41Y88/C5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A3*A5*A4*(~A1)*(~A2)) , 
NAME: SLICE_X41Y88/C5LUT, 
TYPE: LUT5, 

SLICE_X41Y92/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A1)*(~A6)*(~A3)*(~A2)*(~A5)*(~A4)) , 
NAME: SLICE_X41Y92/D6LUT, 
TYPE: LUT6, 

SLICE_X41Y88/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A1)*(~A2)*(~A4)*(~A6)*(~A5)*(~A3)) , 
NAME: SLICE_X41Y88/D6LUT, 
TYPE: LUT6, 

SLICE_X41Y90/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A4)*(~A5)*(~A1)*(~A2)*(~A6)*(~A3)) , 
NAME: SLICE_X41Y90/C6LUT, 
TYPE: LUT6, 

SLICE_X42Y90/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A6*A1*A3)+(A2*A6*(~A1)*A4*A3)+(A2*A6*(~A1)*(~A4))+(A2*(~A6)*A4*A3)+((~A2)*A6*A4*A3)+((~A2)*(~A6)*A1*A4*A3)+((~A2)*(~A6)*A1*(~A4))+((~A2)*(~A6)*(~A1)*A4*A3) , 
NAME: SLICE_X42Y90/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X42Y89/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*(~A1)*A3)+((~A2)*A6*(~A1)*A3)+((~A2)*(~A6)*A1)+((~A2)*(~A6)*(~A1)*A3) , 
NAME: SLICE_X42Y89/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X42Y89/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*(~A6)*(~A3)*(~A2))+((~A1)*A6*(~A4)*(~A3)*(~A2))+((~A1)*(~A6)*A4*(~A3)*(~A2)) , 
NAME: SLICE_X42Y89/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X42Y91/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A6)+(A5*(~A6)*A1)+((~A5)*(~A6)*A1) , 
NAME: SLICE_X42Y91/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X38Y91/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A6*A3)+(A1*A6*(~A3)*A5)+(A1*A6*(~A3)*(~A5)*(~A2))+(A1*(~A6)*A3*A5)+(A1*(~A6)*A3*(~A5)*(~A2))+(A1*(~A6)*(~A3)*A5*A2)+(A1*(~A6)*(~A3)*(~A5))+((~A1)*A6*A3)+((~A1)*A6*(~A3)*A5)+((~A1)*A6*(~A3)*(~A5)*(~A2))+((~A1)*(~A6)*A3*A5)+((~A1)*(~A6)*A3*(~A5)*(~A2))+((~A1)*(~A6)*(~A3)) , 
NAME: SLICE_X38Y91/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X44Y91/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*(~A5)*(~A3))+((~A2)*A5*(~A4)*(~A3))+((~A2)*(~A5)*A4*(~A3)) , 
NAME: SLICE_X44Y91/A6LUT, 
TYPE: LUT6, 

SLICE_X43Y90/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*(~A4)*(~A2)*(~A6)*(~A3))+((~A1)*A5*(~A4)*(~A2)*(~A6)*(~A3))+((~A1)*(~A5)*A4*(~A2)*(~A6)*(~A3)) , 
NAME: SLICE_X43Y90/A6LUT, 
TYPE: LUT6, 

SLICE_X41Y91/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A3*(~A6))+(A1*(~A3)*A5*(~A6))+((~A1)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A3)*(~A4)*A6) , 
NAME: SLICE_X41Y91/D6LUT, 
TYPE: LUT6, 

SLICE_X40Y88/D5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=((~A2)*(~A5)) , 
NAME: SLICE_X40Y88/D5LUT, 
TYPE: LUT5, 

SLICE_X40Y88/C5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=((~A3)*(~A5)) , 
NAME: SLICE_X40Y88/C5LUT, 
TYPE: LUT5, 

SLICE_X40Y88/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=((~A3)*(~A1)) , 
NAME: SLICE_X40Y88/B5LUT, 
TYPE: LUT5, 

SLICE_X40Y88/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=((~A2)*(~A1)) , 
NAME: SLICE_X40Y88/A5LUT, 
TYPE: LUT5, 

SLICE_X40Y88/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*A1*A3*A5)+(A4*A1*A3*(~A5)*A2)+(A4*A1*(~A3))+(A4*(~A1)*A3*A2)+(A4*(~A1)*(~A3)*A5*A2)+(A4*(~A1)*(~A3)*(~A5))+((~A4)*A1*A3*A5*(~A2))+((~A4)*A1*(~A3)*(~A2))+((~A4)*(~A1)*(~A3)*(~A5)*(~A2))) , 
NAME: SLICE_X40Y88/D6LUT, 
TYPE: LUT6, 

SLICE_X40Y88/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A2*A1*A5*(~A3))+((~A2)*A1*(~A3))+((~A2)*(~A1)*(~A5)*(~A3))) , 
NAME: SLICE_X40Y88/C6LUT, 
TYPE: LUT6, 

SLICE_X40Y88/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5*A4*A2*A1)+(A5*A4*A2*(~A1)*A3)+(A5*A4*(~A2))+(A5*(~A4)*A2*A3)+(A5*(~A4)*(~A2)*A1*A3)+(A5*(~A4)*(~A2)*(~A1))+((~A5)*A4*A2*A1*(~A3))+((~A5)*A4*(~A2)*(~A3))+((~A5)*(~A4)*(~A2)*(~A1)*(~A3))) , 
NAME: SLICE_X40Y88/B6LUT, 
TYPE: LUT6, 

SLICE_X40Y88/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A3*A4*A2)+((~A3)*A4*A1*A2)+((~A3)*A4*(~A1))+((~A3)*(~A4)*(~A1)*(~A2))) , 
NAME: SLICE_X40Y88/A6LUT, 
TYPE: LUT6, 

SLICE_X40Y91/D5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=((~A4)*(~A1)) , 
NAME: SLICE_X40Y91/D5LUT, 
TYPE: LUT5, 

SLICE_X40Y91/C5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=((~A3)*(~A1)) , 
NAME: SLICE_X40Y91/C5LUT, 
TYPE: LUT5, 

SLICE_X40Y91/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=((~A5)*(~A3)) , 
NAME: SLICE_X40Y91/B5LUT, 
TYPE: LUT5, 

SLICE_X40Y91/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=((~A4)*(~A5)) , 
NAME: SLICE_X40Y91/A5LUT, 
TYPE: LUT5, 

SLICE_X40Y91/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*(((~A3)*(~A1)*(~A4))) , 
NAME: SLICE_X40Y91/D6LUT, 
TYPE: LUT6, 

SLICE_X40Y91/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A2*A4*A3)+((~A2)*A4*A1*A3)+((~A2)*A4*(~A1))+((~A2)*(~A4)*(~A1)*(~A3))) , 
NAME: SLICE_X40Y91/C6LUT, 
TYPE: LUT6, 

SLICE_X40Y91/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A2*A4*A5)+((~A2)*A4*A3*A5)+((~A2)*A4*(~A3))+((~A2)*(~A4)*(~A3)*(~A5))) , 
NAME: SLICE_X40Y91/B6LUT, 
TYPE: LUT6, 

SLICE_X40Y91/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A3*A2*A4)+((~A3)*A2*A5*A4)+((~A3)*A2*(~A5))+((~A3)*(~A2)*(~A5)*(~A4))) , 
NAME: SLICE_X40Y91/A6LUT, 
TYPE: LUT6, 

SLICE_X40Y92/C5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=((~A1)*(~A3)) , 
NAME: SLICE_X40Y92/C5LUT, 
TYPE: LUT5, 

SLICE_X40Y92/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=((~A5)*(~A1)) , 
NAME: SLICE_X40Y92/B5LUT, 
TYPE: LUT5, 

SLICE_X40Y92/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=((~A5)*(~A4)) , 
NAME: SLICE_X40Y92/A5LUT, 
TYPE: LUT5, 

SLICE_X40Y92/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A3*A6)+(A1*(~A3)*A6)+(A1*(~A3)*(~A6)*(~A2))+((~A1)*(~A3)*(~A6)*(~A2)) , 
NAME: SLICE_X40Y92/D6LUT, 
TYPE: LUT6, 

SLICE_X40Y92/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*(((~A2)*(~A3)*(~A1))) , 
NAME: SLICE_X40Y92/C6LUT, 
TYPE: LUT6, 

SLICE_X40Y92/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A2*A4*A5)+((~A2)*A4*A1*A5)+((~A2)*A4*(~A1))+((~A2)*(~A4)*(~A1)*(~A5))) , 
NAME: SLICE_X40Y92/B6LUT, 
TYPE: LUT6, 

SLICE_X40Y92/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A3*A1*A5)+((~A3)*A1*A4*A5)+((~A3)*A1*(~A4))+((~A3)*(~A1)*(~A4)*(~A5))) , 
NAME: SLICE_X40Y92/A6LUT, 
TYPE: LUT6, 

SLICE_X40Y89/D5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=((~A1)*(~A5)) , 
NAME: SLICE_X40Y89/D5LUT, 
TYPE: LUT5, 

SLICE_X40Y89/C5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=((~A1)*(~A5)) , 
NAME: SLICE_X40Y89/C5LUT, 
TYPE: LUT5, 

SLICE_X40Y89/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=((~A5)*(~A1)) , 
NAME: SLICE_X40Y89/B5LUT, 
TYPE: LUT5, 

SLICE_X40Y89/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=((~A5)*(~A1)) , 
NAME: SLICE_X40Y89/A5LUT, 
TYPE: LUT5, 

SLICE_X40Y89/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*A3*A2*A5)+(A4*A3*A2*(~A5)*A1)+(A4*A3*(~A2)*A1)+(A4*(~A3)*A2)+(A4*(~A3)*(~A2)*A5*A1)+(A4*(~A3)*(~A2)*(~A5))+((~A4)*A3*A2*A5*(~A1))+((~A4)*(~A3)*A2*(~A1))+((~A4)*(~A3)*(~A2)*(~A5)*(~A1))) , 
NAME: SLICE_X40Y89/D6LUT, 
TYPE: LUT6, 

SLICE_X40Y89/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*A2*A3*A5)+(A4*A2*A3*(~A5)*A1)+(A4*A2*(~A3)*A1)+(A4*(~A2)*A3)+(A4*(~A2)*(~A3)*A5*A1)+(A4*(~A2)*(~A3)*(~A5))+((~A4)*A2*A3*A5*(~A1))+((~A4)*(~A2)*A3*(~A1))+((~A4)*(~A2)*(~A3)*(~A5)*(~A1))) , 
NAME: SLICE_X40Y89/C6LUT, 
TYPE: LUT6, 

SLICE_X40Y89/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A3*A4*A2*A1)+(A3*A4*A2*(~A1)*A5)+(A3*A4*(~A2))+(A3*(~A4)*A2*A5)+(A3*(~A4)*(~A2)*A1*A5)+(A3*(~A4)*(~A2)*(~A1))+((~A3)*A4*A2*A1*(~A5))+((~A3)*A4*(~A2)*(~A5))+((~A3)*(~A4)*(~A2)*(~A1)*(~A5))) , 
NAME: SLICE_X40Y89/B6LUT, 
TYPE: LUT6, 

SLICE_X40Y89/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*A2*A3*A1)+(A4*A2*A3*(~A1)*A5)+(A4*A2*(~A3))+(A4*(~A2)*A3*A5)+(A4*(~A2)*(~A3)*A1*A5)+(A4*(~A2)*(~A3)*(~A1))+((~A4)*A2*A3*A1*(~A5))+((~A4)*A2*(~A3)*(~A5))+((~A4)*(~A2)*(~A3)*(~A1)*(~A5))) , 
NAME: SLICE_X40Y89/A6LUT, 
TYPE: LUT6, 

SLICE_X40Y90/D5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=((~A1)*(~A4)) , 
NAME: SLICE_X40Y90/D5LUT, 
TYPE: LUT5, 

SLICE_X40Y90/C5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=((~A1)*(~A4)) , 
NAME: SLICE_X40Y90/C5LUT, 
TYPE: LUT5, 

SLICE_X40Y90/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=((~A1)*(~A5)) , 
NAME: SLICE_X40Y90/B5LUT, 
TYPE: LUT5, 

SLICE_X40Y90/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=((~A1)*(~A5)) , 
NAME: SLICE_X40Y90/A5LUT, 
TYPE: LUT5, 

SLICE_X40Y90/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*(((~A3)*(~A4)*(~A1))) , 
NAME: SLICE_X40Y90/D6LUT, 
TYPE: LUT6, 

SLICE_X40Y90/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A3*A2*A5*A4)+(A3*A2*A5*(~A4)*A1)+(A3*A2*(~A5)*A1)+(A3*(~A2)*A5)+(A3*(~A2)*(~A5)*A4*A1)+(A3*(~A2)*(~A5)*(~A4))+((~A3)*A2*A5*A4*(~A1))+((~A3)*(~A2)*A5*(~A1))+((~A3)*(~A2)*(~A5)*(~A4)*(~A1))) , 
NAME: SLICE_X40Y90/C6LUT, 
TYPE: LUT6, 

SLICE_X40Y90/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A3*A2*A4*A5)+(A3*A2*A4*(~A5)*A1)+(A3*A2*(~A4)*A1)+(A3*(~A2)*A4)+(A3*(~A2)*(~A4)*A5*A1)+(A3*(~A2)*(~A4)*(~A5))+((~A3)*A2*A4*A5*(~A1))+((~A3)*(~A2)*A4*(~A1))+((~A3)*(~A2)*(~A4)*(~A5)*(~A1))) , 
NAME: SLICE_X40Y90/B6LUT, 
TYPE: LUT6, 

SLICE_X40Y90/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A2*A3*A4*A5)+(A2*A3*A4*(~A5)*A1)+(A2*A3*(~A4)*A1)+(A2*(~A3)*A4)+(A2*(~A3)*(~A4)*A5*A1)+(A2*(~A3)*(~A4)*(~A5))+((~A2)*A3*A4*A5*(~A1))+((~A2)*(~A3)*A4*(~A1))+((~A2)*(~A3)*(~A4)*(~A5)*(~A1))) , 
NAME: SLICE_X40Y90/A6LUT, 
TYPE: LUT6, 

SLICE_X40Y88/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X40Y88/CARRY4, 
TYPE: CARRY4, 

SLICE_X40Y91/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X40Y91/CARRY4, 
TYPE: CARRY4, 

SLICE_X40Y92/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X40Y92/CARRY4, 
TYPE: CARRY4, 

SLICE_X40Y89/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X40Y89/CARRY4, 
TYPE: CARRY4, 

SLICE_X40Y90/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X40Y90/CARRY4, 
TYPE: CARRY4, 

SLICE_X37Y91/CFF - 
CLASS: bel, 
NAME: SLICE_X37Y91/CFF, 
TYPE: REG_INIT, 

SLICE_X37Y91/DFF - 
CLASS: bel, 
NAME: SLICE_X37Y91/DFF, 
TYPE: REG_INIT, 

SLICE_X36Y91/AFF - 
CLASS: bel, 
NAME: SLICE_X36Y91/AFF, 
TYPE: REG_INIT, 

SLICE_X37Y91/AFF - 
CLASS: bel, 
NAME: SLICE_X37Y91/AFF, 
TYPE: REG_INIT, 

SLICE_X37Y91/BFF - 
CLASS: bel, 
NAME: SLICE_X37Y91/BFF, 
TYPE: REG_INIT, 

SLICE_X38Y89/BFF - 
CLASS: bel, 
NAME: SLICE_X38Y89/BFF, 
TYPE: REG_INIT, 

SLICE_X41Y91/AFF - 
CLASS: bel, 
NAME: SLICE_X41Y91/AFF, 
TYPE: REG_INIT, 

SLICE_X38Y89/AFF - 
CLASS: bel, 
NAME: SLICE_X38Y89/AFF, 
TYPE: REG_INIT, 

SLICE_X42Y90/AFF - 
CLASS: bel, 
NAME: SLICE_X42Y90/AFF, 
TYPE: REG_INIT, 

SLICE_X42Y89/AFF - 
CLASS: bel, 
NAME: SLICE_X42Y89/AFF, 
TYPE: REG_INIT, 

SLICE_X43Y91/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A3*(~A2)*A6)+(A4*(~A3)*A2)+(A4*(~A3)*(~A2)*A6)+((~A4)*(~A2)*A6) , 
NAME: SLICE_X43Y91/D6LUT, 
TYPE: LUT6, 

SLICE_X43Y91/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A3*(~A1)*A6)+(A5*(~A3)*A1)+(A5*(~A3)*(~A1)*A6)+((~A5)*(~A1)*A6) , 
NAME: SLICE_X43Y91/A6LUT, 
TYPE: LUT6, 

SLICE_X43Y91/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A5*(~A2)*A6)+(A3*(~A5)*A2)+(A3*(~A5)*(~A2)*A6)+((~A3)*(~A2)*A6) , 
NAME: SLICE_X43Y91/B6LUT, 
TYPE: LUT6, 

SLICE_X43Y91/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A1*(~A3)*A2)+(A4*(~A1)*A3)+(A4*(~A1)*(~A3)*A2)+((~A4)*(~A3)*A2) , 
NAME: SLICE_X43Y91/C6LUT, 
TYPE: LUT6, 

SLICE_X43Y91/DFF - 
CLASS: bel, 
NAME: SLICE_X43Y91/DFF, 
TYPE: REG_INIT, 

SLICE_X43Y91/AFF - 
CLASS: bel, 
NAME: SLICE_X43Y91/AFF, 
TYPE: REG_INIT, 

SLICE_X43Y91/BFF - 
CLASS: bel, 
NAME: SLICE_X43Y91/BFF, 
TYPE: REG_INIT, 

SLICE_X43Y91/CFF - 
CLASS: bel, 
NAME: SLICE_X43Y91/CFF, 
TYPE: REG_INIT, 

SLICE_X42Y90/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*(~A3)*A2)+((~A1)*A6*(~A3)*A2)+((~A1)*(~A6)*A3)+((~A1)*(~A6)*(~A3)*A2) , 
NAME: SLICE_X42Y90/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X42Y90/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*(~A3)*A2)+((~A6)*A3)+((~A6)*(~A3)*A2) , 
NAME: SLICE_X42Y90/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X42Y90/BFF - 
CLASS: bel, 
NAME: SLICE_X42Y90/BFF, 
TYPE: REG_INIT, 

SLICE_X42Y90/CFF - 
CLASS: bel, 
NAME: SLICE_X42Y90/CFF, 
TYPE: REG_INIT, 

SLICE_X42Y91/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A4)+(A5*(~A4)*A1)+((~A5)*(~A4)*A1) , 
NAME: SLICE_X42Y91/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X42Y91/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A6)+(A1*(~A6)*A3)+((~A1)*(~A6)*A3) , 
NAME: SLICE_X42Y91/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X43Y90/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A1*(~A6)*(~A3)*(~A5)*A4)+(A2*(~A1)*(~A3)*(~A5)*A4)+((~A2)*A1*A5*A4)+((~A2)*(~A1)*A3*A5*A4) , 
NAME: SLICE_X43Y90/B6LUT, 
TYPE: LUT6, 

SLICE_X42Y92/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A1*(~A5)*(~A4)*(~A3)*A6)+(A2*(~A1)*(~A4)*(~A3)*A6)+((~A2)*A1*A3*A6)+((~A2)*(~A1)*A4*A3*A6) , 
NAME: SLICE_X42Y92/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X40Y88/AFF - 
CLASS: bel, 
NAME: SLICE_X40Y88/AFF, 
TYPE: REG_INIT, 

SLICE_X40Y90/CFF - 
CLASS: bel, 
NAME: SLICE_X40Y90/CFF, 
TYPE: REG_INIT, 

SLICE_X40Y90/DFF - 
CLASS: bel, 
NAME: SLICE_X40Y90/DFF, 
TYPE: REG_INIT, 

SLICE_X40Y91/AFF - 
CLASS: bel, 
NAME: SLICE_X40Y91/AFF, 
TYPE: REG_INIT, 

SLICE_X40Y91/BFF - 
CLASS: bel, 
NAME: SLICE_X40Y91/BFF, 
TYPE: REG_INIT, 

SLICE_X40Y91/CFF - 
CLASS: bel, 
NAME: SLICE_X40Y91/CFF, 
TYPE: REG_INIT, 

SLICE_X40Y91/DFF - 
CLASS: bel, 
NAME: SLICE_X40Y91/DFF, 
TYPE: REG_INIT, 

SLICE_X40Y92/AFF - 
CLASS: bel, 
NAME: SLICE_X40Y92/AFF, 
TYPE: REG_INIT, 

SLICE_X40Y92/BFF - 
CLASS: bel, 
NAME: SLICE_X40Y92/BFF, 
TYPE: REG_INIT, 

SLICE_X40Y92/CFF - 
CLASS: bel, 
NAME: SLICE_X40Y92/CFF, 
TYPE: REG_INIT, 

SLICE_X40Y92/DFF - 
CLASS: bel, 
NAME: SLICE_X40Y92/DFF, 
TYPE: REG_INIT, 

SLICE_X40Y88/BFF - 
CLASS: bel, 
NAME: SLICE_X40Y88/BFF, 
TYPE: REG_INIT, 

SLICE_X40Y88/CFF - 
CLASS: bel, 
NAME: SLICE_X40Y88/CFF, 
TYPE: REG_INIT, 

SLICE_X40Y88/DFF - 
CLASS: bel, 
NAME: SLICE_X40Y88/DFF, 
TYPE: REG_INIT, 

SLICE_X40Y89/AFF - 
CLASS: bel, 
NAME: SLICE_X40Y89/AFF, 
TYPE: REG_INIT, 

SLICE_X40Y89/BFF - 
CLASS: bel, 
NAME: SLICE_X40Y89/BFF, 
TYPE: REG_INIT, 

SLICE_X40Y89/CFF - 
CLASS: bel, 
NAME: SLICE_X40Y89/CFF, 
TYPE: REG_INIT, 

SLICE_X40Y89/DFF - 
CLASS: bel, 
NAME: SLICE_X40Y89/DFF, 
TYPE: REG_INIT, 

SLICE_X40Y90/AFF - 
CLASS: bel, 
NAME: SLICE_X40Y90/AFF, 
TYPE: REG_INIT, 

SLICE_X40Y90/BFF - 
CLASS: bel, 
NAME: SLICE_X40Y90/BFF, 
TYPE: REG_INIT, 

SLICE_X40Y93/AFF - 
CLASS: bel, 
NAME: SLICE_X40Y93/AFF, 
TYPE: REG_INIT, 

SLICE_X41Y91/BFF - 
CLASS: bel, 
NAME: SLICE_X41Y91/BFF, 
TYPE: REG_INIT, 

SLICE_X41Y93/AFF - 
CLASS: bel, 
NAME: SLICE_X41Y93/AFF, 
TYPE: REG_INIT, 

SLICE_X41Y93/BFF - 
CLASS: bel, 
NAME: SLICE_X41Y93/BFF, 
TYPE: REG_INIT, 

SLICE_X41Y91/CFF - 
CLASS: bel, 
NAME: SLICE_X41Y91/CFF, 
TYPE: REG_INIT, 

SLICE_X41Y93/CFF - 
CLASS: bel, 
NAME: SLICE_X41Y93/CFF, 
TYPE: REG_INIT, 

SLICE_X41Y89/AFF - 
CLASS: bel, 
NAME: SLICE_X41Y89/AFF, 
TYPE: REG_INIT, 

SLICE_X38Y89/CFF - 
CLASS: bel, 
NAME: SLICE_X38Y89/CFF, 
TYPE: REG_INIT, 

SLICE_X41Y89/BFF - 
CLASS: bel, 
NAME: SLICE_X41Y89/BFF, 
TYPE: REG_INIT, 

SLICE_X38Y91/AFF - 
CLASS: bel, 
NAME: SLICE_X38Y91/AFF, 
TYPE: REG_INIT, 

SLICE_X41Y89/CFF - 
CLASS: bel, 
NAME: SLICE_X41Y89/CFF, 
TYPE: REG_INIT, 

SLICE_X38Y89/DFF - 
CLASS: bel, 
NAME: SLICE_X38Y89/DFF, 
TYPE: REG_INIT, 

SLICE_X38Y90/AFF - 
CLASS: bel, 
NAME: SLICE_X38Y90/AFF, 
TYPE: REG_INIT, 

SLICE_X38Y90/BFF - 
CLASS: bel, 
NAME: SLICE_X38Y90/BFF, 
TYPE: REG_INIT, 

SLICE_X41Y92/AFF - 
CLASS: bel, 
NAME: SLICE_X41Y92/AFF, 
TYPE: REG_INIT, 

SLICE_X42Y91/AFF - 
CLASS: bel, 
NAME: SLICE_X42Y91/AFF, 
TYPE: REG_INIT, 

SLICE_X43Y89/AFF - 
CLASS: bel, 
NAME: SLICE_X43Y89/AFF, 
TYPE: REG_INIT, 

SLICE_X43Y92/BFF - 
CLASS: bel, 
NAME: SLICE_X43Y92/BFF, 
TYPE: REG_INIT, 

SLICE_X41Y92/BFF - 
CLASS: bel, 
NAME: SLICE_X41Y92/BFF, 
TYPE: REG_INIT, 

SLICE_X43Y92/CFF - 
CLASS: bel, 
NAME: SLICE_X43Y92/CFF, 
TYPE: REG_INIT, 

SLICE_X41Y92/CFF - 
CLASS: bel, 
NAME: SLICE_X41Y92/CFF, 
TYPE: REG_INIT, 

SLICE_X43Y92/AFF - 
CLASS: bel, 
NAME: SLICE_X43Y92/AFF, 
TYPE: REG_INIT, 

SLICE_X42Y90/DFF - 
CLASS: bel, 
NAME: SLICE_X42Y90/DFF, 
TYPE: REG_INIT, 

SLICE_X41Y88/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A2*(~A1))+((~A6)*(~A1)) , 
NAME: SLICE_X41Y88/B6LUT, 
TYPE: LUT6, 

SLICE_X41Y88/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*(~A6)*(~A2))+((~A1)*A6*(~A2)) , 
NAME: SLICE_X41Y88/A6LUT, 
TYPE: LUT6, 

SLICE_X39Y89/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A4*(~A2))+(A5*(~A4)*A2)+((~A5)*(~A4)*A2) , 
NAME: SLICE_X39Y89/A6LUT, 
TYPE: LUT6, 

SLICE_X41Y90/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*(~A6)) , 
NAME: SLICE_X41Y90/A6LUT, 
TYPE: LUT6, 

SLICE_X41Y88/BFF - 
CLASS: bel, 
NAME: SLICE_X41Y88/BFF, 
TYPE: REG_INIT, 

SLICE_X41Y88/AFF - 
CLASS: bel, 
NAME: SLICE_X41Y88/AFF, 
TYPE: REG_INIT, 

SLICE_X39Y89/AFF - 
CLASS: bel, 
NAME: SLICE_X39Y89/AFF, 
TYPE: REG_INIT, 

SLICE_X41Y90/AFF - 
CLASS: bel, 
NAME: SLICE_X41Y90/AFF, 
TYPE: REG_INIT, 

SLICE_X41Y90/BFF - 
CLASS: bel, 
NAME: SLICE_X41Y90/BFF, 
TYPE: REG_INIT, 

SLICE_X39Y90/AFF - 
CLASS: bel, 
NAME: SLICE_X39Y90/AFF, 
TYPE: REG_INIT, 

SLICE_X39Y90/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A3)*A1*A4*(~A5)*(~A2))+((~A3)*A1*(~A4)*A5*(~A2))+((~A3)*(~A1)*(~A4)*A6*(~A5)*A2)+((~A3)*(~A1)*(~A4)*(~A6)*A5*A2) , 
NAME: SLICE_X39Y90/B6LUT, 
TYPE: LUT6, 

SLICE_X39Y91/BFF - 
CLASS: bel, 
NAME: SLICE_X39Y91/BFF, 
TYPE: REG_INIT, 

SLICE_X42Y92/AFF - 
CLASS: bel, 
NAME: SLICE_X42Y92/AFF, 
TYPE: REG_INIT, 

SLICE_X43Y90/AFF - 
CLASS: bel, 
NAME: SLICE_X43Y90/AFF, 
TYPE: REG_INIT, 

SLICE_X42Y92/BFF - 
CLASS: bel, 
NAME: SLICE_X42Y92/BFF, 
TYPE: REG_INIT, 

SLICE_X38Y92/AFF - 
CLASS: bel, 
NAME: SLICE_X38Y92/AFF, 
TYPE: REG_INIT, 

SLICE_X42Y92/CFF - 
CLASS: bel, 
NAME: SLICE_X42Y92/CFF, 
TYPE: REG_INIT, 

SLICE_X38Y92/BFF - 
CLASS: bel, 
NAME: SLICE_X38Y92/BFF, 
TYPE: REG_INIT, 

SLICE_X38Y92/CFF - 
CLASS: bel, 
NAME: SLICE_X38Y92/CFF, 
TYPE: REG_INIT, 

SLICE_X39Y92/AFF - 
CLASS: bel, 
NAME: SLICE_X39Y92/AFF, 
TYPE: REG_INIT, 

SLICE_X43Y90/BFF - 
CLASS: bel, 
NAME: SLICE_X43Y90/BFF, 
TYPE: REG_INIT, 

SLICE_X42Y92/DFF - 
CLASS: bel, 
NAME: SLICE_X42Y92/DFF, 
TYPE: REG_INIT, 

SLICE_X39Y92/BFF - 
CLASS: bel, 
NAME: SLICE_X39Y92/BFF, 
TYPE: REG_INIT, 

SLICE_X43Y90/CFF - 
CLASS: bel, 
NAME: SLICE_X43Y90/CFF, 
TYPE: REG_INIT, 

SLICE_X39Y92/CFF - 
CLASS: bel, 
NAME: SLICE_X39Y92/CFF, 
TYPE: REG_INIT, 

SLICE_X39Y92/DFF - 
CLASS: bel, 
NAME: SLICE_X39Y92/DFF, 
TYPE: REG_INIT, 

SLICE_X40Y93/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A2)*A4*A1)+((~A2)*A4*(~A1)*A3*A5*A6)+((~A2)*A4*(~A1)*(~A3)*A5)+((~A2)*A4*(~A1)*(~A3)*(~A5)*A6)+((~A2)*(~A4)*A1*(~A3)*A5)+((~A2)*(~A4)*(~A1)*A3*A5*A6)+((~A2)*(~A4)*(~A1)*(~A3)*A5)+((~A2)*(~A4)*(~A1)*(~A3)*(~A5)*A6) , 
NAME: SLICE_X40Y93/A6LUT, 
TYPE: LUT6, 

SLICE_X40Y93/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*(~A1)*A2*A3) , 
NAME: SLICE_X40Y93/B6LUT, 
TYPE: LUT6, 

SLICE_X40Y93/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A1)*(~A3)) , 
NAME: SLICE_X40Y93/C6LUT, 
TYPE: LUT6, 

SLICE_X41Y91/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A2)*(~A6)*A3*A1*(~A5)*A4)+((~A2)*(~A6)*A3*(~A1)*A5*(~A4)) , 
NAME: SLICE_X41Y91/B6LUT, 
TYPE: LUT6, 

SLICE_X41Y93/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A5*(~A1)*(~A2)*(~A6)*(~A4))+((~A3)*(~A1)*(~A2)*(~A6)*(~A4)) , 
NAME: SLICE_X41Y93/A6LUT, 
TYPE: LUT6, 

SLICE_X41Y93/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A5*(~A3)*(~A1)*(~A6)*(~A4))+((~A2)*(~A3)*(~A1)*(~A6)*(~A4)) , 
NAME: SLICE_X41Y93/B6LUT, 
TYPE: LUT6, 

SLICE_X41Y91/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A3)*(~A2)*A6*A1*A5*A4)+((~A3)*(~A2)*A6*(~A1)*(~A5)*(~A4))+((~A3)*(~A2)*(~A6)*(~A1)*(~A5)*(~A4)) , 
NAME: SLICE_X41Y91/C6LUT, 
TYPE: LUT6, 

SLICE_X41Y93/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A4*A1*(~A2)*A3)+(A5*(~A4)*(~A1)*A6*(~A3))+(A5*(~A4)*(~A1)*(~A6)*(~A2)*(~A3)) , 
NAME: SLICE_X41Y93/C6LUT, 
TYPE: LUT6, 

SLICE_X41Y93/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A6*(~A1))+((~A5)*(~A1)) , 
NAME: SLICE_X41Y93/D6LUT, 
TYPE: LUT6, 

SLICE_X41Y89/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A4)*(~A1)*A6*A5) , 
NAME: SLICE_X41Y89/A6LUT, 
TYPE: LUT6, 

SLICE_X38Y89/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A4)*(~A3)*A5*A2*A1*A6)+((~A4)*(~A3)*A5*A2*(~A1))+((~A4)*(~A3)*A5*(~A2)*A1)+((~A4)*(~A3)*A5*(~A2)*(~A1)*A6) , 
NAME: SLICE_X38Y89/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X41Y89/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A1)+(A3*(~A1)*(~A6)*A4*A5*(~A2))+(A3*(~A1)*(~A6)*(~A4)*A5*(~A2))+(A3*(~A1)*(~A6)*(~A4)*(~A5))+((~A3)*(~A1)*(~A6)*A4*A5*(~A2))+((~A3)*(~A1)*(~A6)*(~A4)*A5*(~A2))+((~A3)*(~A1)*(~A6)*(~A4)*(~A5)) , 
NAME: SLICE_X41Y89/B6LUT, 
TYPE: LUT6, 

SLICE_X42Y89/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3)+((~A3)*A5*A1*A2*A6*(~A4))+((~A3)*A5*A1*A2*(~A6))+((~A3)*A5*A1*(~A2))+((~A3)*A5*(~A1)) , 
NAME: SLICE_X42Y89/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X43Y89/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5)+((~A5)*A6*A3*A1*A4*(~A2))+((~A5)*A6*A3*A1*(~A4))+((~A5)*A6*A3*(~A1))+((~A5)*A6*(~A3))+((~A5)*(~A6)) , 
NAME: SLICE_X43Y89/C6LUT, 
TYPE: LUT6, 

SLICE_X38Y91/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A4)*(~A3)*(~A1)*(~A5)*(~A6)) , 
NAME: SLICE_X38Y91/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X41Y89/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A3)+(A6*(~A3)*A2*A5*A1)+(A6*(~A3)*A2*A5*(~A1)*A4)+(A6*(~A3)*A2*(~A5)*(~A1)*A4)+(A6*(~A3)*(~A2)*(~A1)*A4)+((~A6)*(~A3)*A2*A5*A1)+((~A6)*(~A3)*A2*A5*(~A1)*A4)+((~A6)*(~A3)*A2*(~A5)*(~A1)*A4)+((~A6)*(~A3)*(~A2)*(~A1)*A4) , 
NAME: SLICE_X41Y89/C6LUT, 
TYPE: LUT6, 

SLICE_X41Y90/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A4)*A3*A2*(~A5)*A6) , 
NAME: SLICE_X41Y90/D6LUT, 
TYPE: LUT6, 

SLICE_X41Y89/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*(((~A1)*(~A5))) , 
NAME: SLICE_X41Y89/D6LUT, 
TYPE: LUT6, 

SLICE_X43Y89/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A6)*A3*A5*A1*A4*A2) , 
NAME: SLICE_X43Y89/D6LUT, 
TYPE: LUT6, 

SLICE_X44Y89/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6)+((~A6)*A4) , 
NAME: SLICE_X44Y89/A6LUT, 
TYPE: LUT6, 

SLICE_X41Y88/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*(((~A1)*(~A2))) , 
NAME: SLICE_X41Y88/C6LUT, 
TYPE: LUT6, 

SLICE_X38Y89/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A6)*(~A4)*A1*A5*(~A3))+((~A6)*(~A4)*(~A1)*A5*A2*(~A3))+((~A6)*(~A4)*(~A1)*A5*(~A2))+((~A6)*(~A4)*(~A1)*(~A5)*(~A2)*(~A3)) , 
NAME: SLICE_X38Y89/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X38Y90/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A5)*(~A2)*A1*A6*(~A4)*(~A3))+((~A5)*(~A2)*(~A1)*A6*A4)+((~A5)*(~A2)*(~A1)*A6*(~A4)*(~A3))+((~A5)*(~A2)*(~A1)*(~A6)*(~A4)*(~A3)) , 
NAME: SLICE_X38Y90/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X38Y90/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A5)*(~A2)*A6*A1*(~A4)*(~A3))+((~A5)*(~A2)*A6*(~A1)*A4) , 
NAME: SLICE_X38Y90/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X41Y92/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A1)+(A2*(~A1)*(~A3)*(~A5)*A4*A6)+((~A2)*(~A1)*(~A3)*(~A5)*A4*A6) , 
NAME: SLICE_X41Y92/A6LUT, 
TYPE: LUT6, 

SLICE_X39Y92/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A4)*A5*(~A2))+((~A4)*(~A5)*A6*(~A2))+((~A4)*(~A5)*(~A6)*A3)+((~A4)*(~A5)*(~A6)*(~A3)*(~A2)) , 
NAME: SLICE_X39Y92/A6LUT, 
TYPE: LUT6, 

SLICE_X42Y91/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A1)+(A4*(~A1)*(~A3)*(~A5)*A2*A6)+((~A4)*(~A1)*(~A3)*(~A5)*A2*A6) , 
NAME: SLICE_X42Y91/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X42Y92/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A6)*A2*(~A4))+((~A6)*(~A2)*A5*(~A4))+((~A6)*(~A2)*(~A5)*A3)+((~A6)*(~A2)*(~A5)*(~A3)*(~A4)) , 
NAME: SLICE_X42Y92/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X43Y89/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*(~A3)*(~A2)*A5*A6)+((~A1)*A3)+((~A1)*(~A3)*(~A2)*A5*A6) , 
NAME: SLICE_X43Y89/B6LUT, 
TYPE: LUT6, 

SLICE_X43Y89/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A3)*A4*(~A1))+((~A3)*(~A4)*A2*(~A1))+((~A3)*(~A4)*(~A2)*A5)+((~A3)*(~A4)*(~A2)*(~A5)*(~A1)) , 
NAME: SLICE_X43Y89/A6LUT, 
TYPE: LUT6, 

SLICE_X43Y92/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*(~A6)*A1)+((~A5)*A3*(~A6)*A1)+((~A5)*(~A3)*A4*A2*(~A6)*A1)+((~A5)*(~A3)*A4*(~A2)*A6)+((~A5)*(~A3)*A4*(~A2)*(~A6)*A1)+((~A5)*(~A3)*(~A4)*(~A6)*A1) , 
NAME: SLICE_X43Y92/B6LUT, 
TYPE: LUT6, 

SLICE_X42Y92/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A5*A1*(~A6))+(A2*(~A5)*A1*(~A6))+(A2*(~A5)*(~A1)*A3)+(A2*(~A5)*(~A1)*(~A3)*(~A6))+((~A2)*A1*(~A6)) , 
NAME: SLICE_X42Y92/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X41Y92/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A1*(~A3)*(~A5)*(~A4))+(A6*(~A1)*(~A3)*(~A5)*A4*A2)+((~A6)*(~A1)*(~A3)*(~A5)*A4*A2) , 
NAME: SLICE_X41Y92/B6LUT, 
TYPE: LUT6, 

SLICE_X43Y92/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*(~A3)*A5)+((~A2)*A1*(~A3)*A5)+((~A2)*(~A1)*A4*A6*(~A3)*A5)+((~A2)*(~A1)*A4*(~A6)*A3)+((~A2)*(~A1)*A4*(~A6)*(~A3)*A5)+((~A2)*(~A1)*(~A4)*(~A3)*A5) , 
NAME: SLICE_X43Y92/C6LUT, 
TYPE: LUT6, 

SLICE_X43Y92/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A4)*A6*A2*(~A1)*A5)+((~A4)*(~A6)*A5) , 
NAME: SLICE_X43Y92/D6LUT, 
TYPE: LUT6, 

SLICE_X41Y92/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A2*(~A6)*(~A1)*(~A3))+(A4*(~A2)*(~A6)*(~A1)*A3*A5)+((~A4)*(~A2)*(~A6)*(~A1)*A3*A5) , 
NAME: SLICE_X41Y92/C6LUT, 
TYPE: LUT6, 

SLICE_X43Y90/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A1*A4*(~A6)*(~A2))+(A5*A1*(~A4)*(~A6)*(~A3)*(~A2))+(A5*(~A1)*(~A6)*A3*(~A2))+((~A5)*(~A1)*A4*A6*(~A3)*(~A2))+((~A5)*(~A1)*(~A4)*A6*(~A2))+((~A5)*(~A1)*(~A4)*(~A6)*(~A3)*(~A2)) , 
NAME: SLICE_X43Y90/C6LUT, 
TYPE: LUT6, 

SLICE_X43Y92/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A5)*(~A2)*A1*A4*(~A6))+((~A5)*(~A2)*A1*(~A4)*A6)+((~A5)*(~A2)*(~A1)*(~A4)*A6) , 
NAME: SLICE_X43Y92/A6LUT, 
TYPE: LUT6, 

SLICE_X43Y89/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X43Y89/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X42Y90/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A5*A2*(~A3)*A1)+(A6*A5*(~A2)*A4*A3)+(A6*A5*(~A2)*A4*(~A3)*A1)+(A6*A5*(~A2)*(~A4)*(~A3)*A1)+(A6*(~A5)*A2*A3)+(A6*(~A5)*A2*(~A3)*A1)+(A6*(~A5)*(~A2)*A4*A3)+(A6*(~A5)*(~A2)*A4*(~A3)*A1)+(A6*(~A5)*(~A2)*(~A4)*(~A3)*A1)+((~A6)*A2*(~A3)*A1)+((~A6)*(~A2)*A4*A3)+((~A6)*(~A2)*A4*(~A3)*A1)+((~A6)*(~A2)*(~A4)*(~A3)*A1) , 
NAME: SLICE_X42Y90/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X42Y89/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A1*A4*A6*A2)+(A3*A1*A4*A6*(~A2)*A5)+(A3*A1*A4*(~A6)*(~A2)*A5)+(A3*A1*(~A4)*(~A2)*A5)+(A3*(~A1)*(~A2)*A5)+((~A3)*(~A2)*A5) , 
NAME: SLICE_X42Y89/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X43Y90/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A2*(~A5)*(~A6))+(A4*(~A2)*(~A6))+((~A4)*(~A6)) , 
NAME: SLICE_X43Y90/D6LUT, 
TYPE: LUT6, 

SLICE_X41Y89/D5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A2)+((~A2)*A3) , 
NAME: SLICE_X41Y89/D5LUT, 
TYPE: LUT5, 

SLICE_X39Y89/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A5*A6*(~A2)*(~A1))+(A3*(~A5)*A4*A6*(~A1))+(A3*(~A5)*(~A4)*A6*(~A1))+(A3*(~A5)*(~A4)*(~A6)*(~A2)*(~A1))+((~A3)*A5*A6*(~A2)*(~A1))+((~A3)*(~A5)*A4*A6*(~A1))+((~A3)*(~A5)*(~A4)*A6*A2*(~A1)) , 
NAME: SLICE_X39Y89/B6LUT, 
TYPE: LUT6, 

SLICE_X41Y90/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A3*(~A2)) , 
NAME: SLICE_X41Y90/B6LUT, 
TYPE: LUT6, 

SLICE_X39Y90/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A4*A6*A1*A3)+(A5*A4*A6*(~A1)*A2*A3)+(A5*A4*A6*(~A1)*(~A2))+(A5*A4*(~A6)*A3)+(A5*(~A4)*A6*A3)+(A5*(~A4)*(~A6)*A1*A3)+(A5*(~A4)*(~A6)*(~A1)*A2*A3)+((~A5)*A4*A3)+((~A5)*(~A4)*A6*A3)+((~A5)*(~A4)*(~A6)*A1*A3)+((~A5)*(~A4)*(~A6)*(~A1)*A2*A3) , 
NAME: SLICE_X39Y90/A6LUT, 
TYPE: LUT6, 

SLICE_X34Y90/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A6) , 
NAME: SLICE_X34Y90/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X38Y92/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A2)+(A4*(~A2)*A5)+(A4*(~A2)*(~A5)*A3)+(A4*(~A2)*(~A5)*(~A3)*A6)+((~A4)) , 
NAME: SLICE_X38Y92/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X39Y91/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A5)*A2*A4*(~A1)*(~A3)*(~A6)) , 
NAME: SLICE_X39Y91/C6LUT, 
TYPE: LUT6, 

SLICE_X39Y91/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3)+((~A3)*A6) , 
NAME: SLICE_X39Y91/D6LUT, 
TYPE: LUT6, 

