--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 5 -n
3 -fastpaths -xml musicplayer_top.twx musicplayer_top.ncd -o
musicplayer_top.twr musicplayer_top.pcf -ucf pins.ucf

Design file:              musicplayer_top.ncd
Physical constraint file: musicplayer_top.pcf
Device,package,speed:     xc3s400,ft256,-5 (PRODUCTION 1.39 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
astb        |    3.260(R)|    0.435(R)|clk_BUFGP         |   0.000|
dstb        |    1.001(R)|    0.653(R)|clk_BUFGP         |   0.000|
pdb<0>      |    1.259(R)|    0.525(R)|clk_BUFGP         |   0.000|
pdb<1>      |    0.598(R)|    0.815(R)|clk_BUFGP         |   0.000|
pdb<2>      |    0.931(R)|    1.016(R)|clk_BUFGP         |   0.000|
pdb<3>      |    0.854(R)|    1.076(R)|clk_BUFGP         |   0.000|
pdb<4>      |    0.752(R)|    0.770(R)|clk_BUFGP         |   0.000|
pdb<5>      |    0.856(R)|    1.076(R)|clk_BUFGP         |   0.000|
pdb<6>      |    0.970(R)|    0.769(R)|clk_BUFGP         |   0.000|
pdb<7>      |    0.930(R)|    1.059(R)|clk_BUFGP         |   0.000|
play        |    3.369(R)|   -1.287(R)|clk_BUFGP         |   0.000|
pulse       |    4.686(R)|    0.171(R)|clk_BUFGP         |   0.000|
pwr         |    2.076(R)|    0.491(R)|clk_BUFGP         |   0.000|
reset       |    3.237(R)|   -1.281(R)|clk_BUFGP         |   0.000|
tempo_mode  |   18.915(R)|   -2.424(R)|clk_BUFGP         |   0.000|
            |   18.901(F)|   -6.166(F)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Setup/Hold to clock reset_sense
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
tempo_mode  |    1.500(R)|    3.220(R)|reset_sense_IBUF  |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
loaddone    |    9.071(R)|clk_BUFGP         |   0.000|
pdb<0>      |   10.870(R)|clk_BUFGP         |   0.000|
pdb<1>      |   11.191(R)|clk_BUFGP         |   0.000|
pdb<2>      |   10.544(R)|clk_BUFGP         |   0.000|
pdb<3>      |   10.861(R)|clk_BUFGP         |   0.000|
pdb<4>      |   10.546(R)|clk_BUFGP         |   0.000|
pdb<5>      |   11.057(R)|clk_BUFGP         |   0.000|
pdb<6>      |   10.940(R)|clk_BUFGP         |   0.000|
pdb<7>      |   10.822(R)|clk_BUFGP         |   0.000|
pwait       |    9.072(R)|clk_BUFGP         |   0.000|
trig        |    8.727(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   26.996|    5.316|   17.701|    7.785|
reset_sense    |   24.036|         |   24.156|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock reset_sense
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    6.431|         |         |         |
reset_sense    |    3.983|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
astb           |pdb<0>         |   10.378|
astb           |pdb<1>         |    9.493|
astb           |pdb<2>         |    8.140|
astb           |pdb<3>         |    8.366|
astb           |pdb<4>         |   10.054|
astb           |pdb<5>         |   10.565|
astb           |pdb<6>         |   10.448|
astb           |pdb<7>         |   10.330|
pwr            |pdb<0>         |    7.928|
pwr            |pdb<1>         |    8.858|
pwr            |pdb<2>         |    8.541|
pwr            |pdb<3>         |    8.858|
pwr            |pdb<4>         |    7.825|
pwr            |pdb<5>         |    8.138|
pwr            |pdb<6>         |    8.437|
pwr            |pdb<7>         |    7.793|
---------------+---------------+---------+


Analysis completed Thu Oct 19 09:50:24 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 145 MB



