// Seed: 2919822684
module module_0 (
    input wand id_0,
    output supply1 id_1,
    input supply0 id_2,
    input supply0 id_3,
    output wor id_4,
    output wire id_5,
    output wand id_6,
    input tri id_7,
    output supply1 id_8
);
  wire id_10;
  wire id_11;
  wire id_12, id_13, id_14, id_15;
endmodule
module module_1 (
    output tri id_0,
    output uwire id_1,
    input supply1 id_2,
    output wor id_3,
    output uwire id_4,
    input wor id_5,
    input tri id_6,
    output tri id_7,
    input tri id_8,
    input tri1 id_9,
    inout tri id_10,
    input wire id_11,
    input tri1 id_12,
    input uwire id_13,
    input tri0 id_14,
    output tri1 id_15,
    input tri0 id_16,
    output tri0 id_17,
    input supply0 id_18,
    input uwire id_19,
    input wand id_20,
    input supply0 id_21,
    output supply0 id_22,
    input supply1 id_23,
    input supply0 id_24,
    output tri0 id_25,
    output tri id_26,
    output supply0 id_27,
    input tri0 id_28,
    input wor id_29,
    output wor id_30,
    output supply0 id_31,
    input wand id_32,
    output wand id_33,
    output tri0 id_34,
    output tri0 id_35,
    output wand id_36,
    input tri1 id_37,
    output tri1 id_38,
    output uwire id_39,
    input wor id_40,
    input supply1 id_41,
    input tri0 id_42,
    input tri0 id_43,
    input wand id_44,
    output wand id_45,
    input tri0 id_46,
    input wire id_47,
    output supply0 id_48,
    input uwire id_49,
    input uwire id_50,
    input wire id_51,
    input wand id_52,
    output tri0 id_53,
    input wor id_54,
    input wand id_55,
    input uwire id_56,
    output supply1 id_57
);
  id_59(
      id_41
  );
  wire id_60;
  module_0(
      id_43, id_30, id_19, id_19, id_53, id_4, id_33, id_46, id_30
  );
endmodule
