{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1732672100221 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1732672100221 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 26 22:48:20 2024 " "Processing started: Tue Nov 26 22:48:20 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1732672100221 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1732672100221 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ADC_tutorial -c ADC_tutorial " "Command: quartus_map --read_settings_files=on --write_settings_files=off ADC_tutorial -c ADC_tutorial" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1732672100221 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1732672100504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cte1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cte1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cte1-Behavioral " "Found design unit 1: cte1-Behavioral" {  } { { "cte1.vhd" "" { Text "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/cte1.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732672100904 ""} { "Info" "ISGN_ENTITY_NAME" "1 cte1 " "Found entity 1: cte1" {  } { { "cte1.vhd" "" { Text "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/cte1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732672100904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732672100904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_prueba.vhd 2 1 " "Found 2 design units, including 1 entities, in source file control_prueba.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control_prueba-BEHAVIOR " "Found design unit 1: control_prueba-BEHAVIOR" {  } { { "control_prueba.vhd" "" { Text "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/control_prueba.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732672100904 ""} { "Info" "ISGN_ENTITY_NAME" "1 control_prueba " "Found entity 1: control_prueba" {  } { { "control_prueba.vhd" "" { Text "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/control_prueba.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732672100904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732672100904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "giro_nuevo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file giro_nuevo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 giro_nuevo-BEHAVIOR " "Found design unit 1: giro_nuevo-BEHAVIOR" {  } { { "giro_nuevo.vhd" "" { Text "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/giro_nuevo.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732672100904 ""} { "Info" "ISGN_ENTITY_NAME" "1 giro_nuevo " "Found entity 1: giro_nuevo" {  } { { "giro_nuevo.vhd" "" { Text "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/giro_nuevo.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732672100904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732672100904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "floodfill_1celda_sim.bdf 1 1 " "Found 1 design units, including 1 entities, in source file floodfill_1celda_sim.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 floodfill_1celda_sim " "Found entity 1: floodfill_1celda_sim" {  } { { "floodfill_1celda_sim.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/floodfill_1celda_sim.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732672100920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732672100920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sumador_4bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sumador_4bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sumador_4bits-Behavioral " "Found design unit 1: sumador_4bits-Behavioral" {  } { { "sumador_4bits.vhd" "" { Text "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/sumador_4bits.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732672100920 ""} { "Info" "ISGN_ENTITY_NAME" "1 sumador_4bits " "Found entity 1: sumador_4bits" {  } { { "sumador_4bits.vhd" "" { Text "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/sumador_4bits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732672100920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732672100920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sistema_de_orientacion.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sistema_de_orientacion.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Sistema_De_Orientacion-BEHAVIOR " "Found design unit 1: Sistema_De_Orientacion-BEHAVIOR" {  } { { "Sistema_De_Orientacion.vhd" "" { Text "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/Sistema_De_Orientacion.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732672100920 ""} { "Info" "ISGN_ENTITY_NAME" "1 Sistema_De_Orientacion " "Found entity 1: Sistema_De_Orientacion" {  } { { "Sistema_De_Orientacion.vhd" "" { Text "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/Sistema_De_Orientacion.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732672100920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732672100920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bloque_adc_controller/prueba_de_linea.bdf 1 1 " "Found 1 design units, including 1 entities, in source file bloque_adc_controller/prueba_de_linea.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Prueba_de_Linea " "Found entity 1: Prueba_de_Linea" {  } { { "Bloque_ADC_Controller/Prueba_de_Linea.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/Bloque_ADC_Controller/Prueba_de_Linea.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732672100920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732672100920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "detector_cambio_casilla.vhd 2 1 " "Found 2 design units, including 1 entities, in source file detector_cambio_casilla.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Detector_Cambio_Casilla-BEHAVIOR " "Found design unit 1: Detector_Cambio_Casilla-BEHAVIOR" {  } { { "Detector_Cambio_Casilla.vhd" "" { Text "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/Detector_Cambio_Casilla.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732672100920 ""} { "Info" "ISGN_ENTITY_NAME" "1 Detector_Cambio_Casilla " "Found entity 1: Detector_Cambio_Casilla" {  } { { "Detector_Cambio_Casilla.vhd" "" { Text "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/Detector_Cambio_Casilla.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732672100920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732672100920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sistema_de_control_prueba.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sistema_de_control_prueba.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Sistema_De_Control_Prueba-BEHAVIOR " "Found design unit 1: Sistema_De_Control_Prueba-BEHAVIOR" {  } { { "Sistema_De_Control_Prueba.vhd" "" { Text "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/Sistema_De_Control_Prueba.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732672100920 ""} { "Info" "ISGN_ENTITY_NAME" "1 Sistema_De_Control_Prueba " "Found entity 1: Sistema_De_Control_Prueba" {  } { { "Sistema_De_Control_Prueba.vhd" "" { Text "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/Sistema_De_Control_Prueba.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732672100920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732672100920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "giro.vhd 2 1 " "Found 2 design units, including 1 entities, in source file giro.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 giro-BEHAVIOR " "Found design unit 1: giro-BEHAVIOR" {  } { { "giro.vhd" "" { Text "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/giro.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732672100920 ""} { "Info" "ISGN_ENTITY_NAME" "1 giro " "Found entity 1: giro" {  } { { "giro.vhd" "" { Text "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/giro.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732672100920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732672100920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bloque_adc_controller/prueba_motores.bdf 1 1 " "Found 1 design units, including 1 entities, in source file bloque_adc_controller/prueba_motores.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 prueba_motores " "Found entity 1: prueba_motores" {  } { { "Bloque_ADC_Controller/prueba_motores.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/Bloque_ADC_Controller/prueba_motores.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732672100920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732672100920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bloque_adc_controller/main_esquematico.bdf 1 1 " "Found 1 design units, including 1 entities, in source file bloque_adc_controller/main_esquematico.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Main_Esquematico " "Found entity 1: Main_Esquematico" {  } { { "Bloque_ADC_Controller/Main_Esquematico.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/Bloque_ADC_Controller/Main_Esquematico.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732672100920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732672100920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subsistema_3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file subsistema_3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 subsistema_3-BEHAVIOR " "Found design unit 1: subsistema_3-BEHAVIOR" {  } { { "subsistema_3.vhd" "" { Text "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/subsistema_3.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732672100937 ""} { "Info" "ISGN_ENTITY_NAME" "1 subsistema_3 " "Found entity 1: subsistema_3" {  } { { "subsistema_3.vhd" "" { Text "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/subsistema_3.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732672100937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732672100937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subsistema_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file subsistema_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 subsistema_1-BEHAVIOR " "Found design unit 1: subsistema_1-BEHAVIOR" {  } { { "subsistema_1.vhd" "" { Text "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/subsistema_1.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732672100937 ""} { "Info" "ISGN_ENTITY_NAME" "1 subsistema_1 " "Found entity 1: subsistema_1" {  } { { "subsistema_1.vhd" "" { Text "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/subsistema_1.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732672100937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732672100937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comparador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparador-Behavioral " "Found design unit 1: comparador-Behavioral" {  } { { "Comparador.vhd" "" { Text "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/Comparador.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732672100937 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparador " "Found entity 1: comparador" {  } { { "Comparador.vhd" "" { Text "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/Comparador.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732672100937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732672100937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bloque_adc_controller/altera_up_avalon_adv_adc.v 1 1 " "Found 1 design units, including 1 entities, in source file bloque_adc_controller/altera_up_avalon_adv_adc.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_adv_adc " "Found entity 1: altera_up_avalon_adv_adc" {  } { { "Bloque_ADC_Controller/altera_up_avalon_adv_adc.v" "" { Text "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/Bloque_ADC_Controller/altera_up_avalon_adv_adc.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732672100937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732672100937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bloque_adc_controller/adc_adc_mega_0.v 1 1 " "Found 1 design units, including 1 entities, in source file bloque_adc_controller/adc_adc_mega_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 adc_adc_mega_0 " "Found entity 1: adc_adc_mega_0" {  } { { "Bloque_ADC_Controller/adc_adc_mega_0.v" "" { Text "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/Bloque_ADC_Controller/adc_adc_mega_0.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732672100946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732672100946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bloque_adc_controller/adc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bloque_adc_controller/adc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adc-rtl " "Found design unit 1: adc-rtl" {  } { { "Bloque_ADC_Controller/adc.vhd" "" { Text "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/Bloque_ADC_Controller/adc.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732672100946 ""} { "Info" "ISGN_ENTITY_NAME" "1 adc " "Found entity 1: adc" {  } { { "Bloque_ADC_Controller/adc.vhd" "" { Text "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/Bloque_ADC_Controller/adc.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732672100946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732672100946 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Bloque_ADC_Controller/ADC_tutorial.bdf " "Can't analyze file -- file Bloque_ADC_Controller/ADC_tutorial.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1732672100946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll-SYN " "Found design unit 1: pll-SYN" {  } { { "PLL.vhd" "" { Text "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/PLL.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732672100953 ""} { "Info" "ISGN_ENTITY_NAME" "1 PLL " "Found entity 1: PLL" {  } { { "PLL.vhd" "" { Text "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/PLL.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732672100953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732672100953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contador_7-Behavioral " "Found design unit 1: contador_7-Behavioral" {  } { { "contador.vhd" "" { Text "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/contador.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732672100953 ""} { "Info" "ISGN_ENTITY_NAME" "1 contador_7 " "Found entity 1: contador_7" {  } { { "contador.vhd" "" { Text "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/contador.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732672100953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732672100953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pllauto.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pllauto.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pllauto-SYN " "Found design unit 1: pllauto-SYN" {  } { { "pllauto.vhd" "" { Text "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/pllauto.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732672100953 ""} { "Info" "ISGN_ENTITY_NAME" "1 pllauto " "Found entity 1: pllauto" {  } { { "pllauto.vhd" "" { Text "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/pllauto.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732672100953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732672100953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockgeneral.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clockgeneral.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clockgeneral-SYN " "Found design unit 1: clockgeneral-SYN" {  } { { "clockgeneral.vhd" "" { Text "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/clockgeneral.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732672100953 ""} { "Info" "ISGN_ENTITY_NAME" "1 clockgeneral " "Found entity 1: clockgeneral" {  } { { "clockgeneral.vhd" "" { Text "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/clockgeneral.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732672100953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732672100953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_7600.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contador_7600.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contador_7600-Behavioral " "Found design unit 1: contador_7600-Behavioral" {  } { { "contador_7600.vhd" "" { Text "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/contador_7600.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732672100953 ""} { "Info" "ISGN_ENTITY_NAME" "1 contador_7600 " "Found entity 1: contador_7600" {  } { { "contador_7600.vhd" "" { Text "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/contador_7600.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732672100953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732672100953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "delay_5000.vhd 2 1 " "Found 2 design units, including 1 entities, in source file delay_5000.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 delay_5000-Behavioral " "Found design unit 1: delay_5000-Behavioral" {  } { { "delay_5000.vhd" "" { Text "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/delay_5000.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732672100953 ""} { "Info" "ISGN_ENTITY_NAME" "1 delay_5000 " "Found entity 1: delay_5000" {  } { { "delay_5000.vhd" "" { Text "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/delay_5000.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732672100953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732672100953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_10.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contador_10.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contador_10-Behavioral " "Found design unit 1: contador_10-Behavioral" {  } { { "contador_10.vhd" "" { Text "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/contador_10.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732672100953 ""} { "Info" "ISGN_ENTITY_NAME" "1 contador_10 " "Found entity 1: contador_10" {  } { { "contador_10.vhd" "" { Text "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/contador_10.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732672100953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732672100953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_6bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contador_6bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contador_6bits-Behavioral " "Found design unit 1: contador_6bits-Behavioral" {  } { { "contador_6bits.vhd" "" { Text "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/contador_6bits.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732672100953 ""} { "Info" "ISGN_ENTITY_NAME" "1 contador_6bits " "Found entity 1: contador_6bits" {  } { { "contador_6bits.vhd" "" { Text "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/contador_6bits.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732672100953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732672100953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/contador_15200.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_files/contador_15200.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contador_15200-Behavioral " "Found design unit 1: contador_15200-Behavioral" {  } { { "output_files/contador_15200.vhd" "" { Text "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/output_files/contador_15200.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732672100970 ""} { "Info" "ISGN_ENTITY_NAME" "1 contador_15200 " "Found entity 1: contador_15200" {  } { { "output_files/contador_15200.vhd" "" { Text "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/output_files/contador_15200.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732672100970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732672100970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparador_paredes.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comparador_paredes.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparador_paredes-Behavioral " "Found design unit 1: comparador_paredes-Behavioral" {  } { { "comparador_paredes.vhd" "" { Text "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/comparador_paredes.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732672100970 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparador_paredes " "Found entity 1: comparador_paredes" {  } { { "comparador_paredes.vhd" "" { Text "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/comparador_paredes.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732672100970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732672100970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "floodfill.bdf 1 1 " "Found 1 design units, including 1 entities, in source file floodfill.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 floodfill " "Found entity 1: floodfill" {  } { { "floodfill.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/floodfill.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732672100970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732672100970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2x1_4bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_2x1_4bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_2x1_4bit-Behavioral " "Found design unit 1: mux_2x1_4bit-Behavioral" {  } { { "mux_2x1_4bit.vhd" "" { Text "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/mux_2x1_4bit.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732672100970 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_2x1_4bit " "Found entity 1: mux_2x1_4bit" {  } { { "mux_2x1_4bit.vhd" "" { Text "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/mux_2x1_4bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732672100970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732672100970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparador_celda.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comparador_celda.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Comparador_Celda-Behavioral " "Found design unit 1: Comparador_Celda-Behavioral" {  } { { "Comparador_Celda.vhd" "" { Text "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/Comparador_Celda.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732672100970 ""} { "Info" "ISGN_ENTITY_NAME" "1 Comparador_Celda " "Found entity 1: Comparador_Celda" {  } { { "Comparador_Celda.vhd" "" { Text "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/Comparador_Celda.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732672100970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732672100970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sumador_completo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sumador_completo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sumador_completo-Behavioral " "Found design unit 1: sumador_completo-Behavioral" {  } { { "sumador_completo.vhd" "" { Text "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/sumador_completo.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732672100970 ""} { "Info" "ISGN_ENTITY_NAME" "1 sumador_completo " "Found entity 1: sumador_completo" {  } { { "sumador_completo.vhd" "" { Text "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/sumador_completo.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732672100970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732672100970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "floodfill_para_simular.bdf 1 1 " "Found 1 design units, including 1 entities, in source file floodfill_para_simular.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 floodfill_para_simular " "Found entity 1: floodfill_para_simular" {  } { { "floodfill_para_simular.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/floodfill_para_simular.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732672100970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732672100970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ffd_4bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ffd_4bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FFD_4bits-Behavioral " "Found design unit 1: FFD_4bits-Behavioral" {  } { { "FFD_4bits.vhd" "" { Text "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/FFD_4bits.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732672100970 ""} { "Info" "ISGN_ENTITY_NAME" "1 FFD_4bits " "Found entity 1: FFD_4bits" {  } { { "FFD_4bits.vhd" "" { Text "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/FFD_4bits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732672100970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732672100970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main_prueba.bdf 1 1 " "Found 1 design units, including 1 entities, in source file main_prueba.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Main_prueba " "Found entity 1: Main_prueba" {  } { { "Main_prueba.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/Main_prueba.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732672100970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732672100970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pared.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pared.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pared-Behavioral " "Found design unit 1: pared-Behavioral" {  } { { "pared.vhd" "" { Text "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/pared.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732672100987 ""} { "Info" "ISGN_ENTITY_NAME" "1 pared " "Found entity 1: pared" {  } { { "pared.vhd" "" { Text "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/pared.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732672100987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732672100987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file block1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Block1 " "Found entity 1: Block1" {  } { { "Block1.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/Block1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732672100987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732672100987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "generate_constant.vhd 2 1 " "Found 2 design units, including 1 entities, in source file generate_constant.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 generate_constant-Behavioral " "Found design unit 1: generate_constant-Behavioral" {  } { { "generate_constant.vhd" "" { Text "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/generate_constant.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732672100987 ""} { "Info" "ISGN_ENTITY_NAME" "1 generate_constant " "Found entity 1: generate_constant" {  } { { "generate_constant.vhd" "" { Text "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/generate_constant.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732672100987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732672100987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cte_cero.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cte_cero.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cte_cero-Behavioral " "Found design unit 1: cte_cero-Behavioral" {  } { { "cte_cero.vhd" "" { Text "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/cte_cero.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732672100987 ""} { "Info" "ISGN_ENTITY_NAME" "1 cte_cero " "Found entity 1: cte_cero" {  } { { "cte_cero.vhd" "" { Text "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/cte_cero.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732672100987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732672100987 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "floodfill_para_simular " "Elaborating entity \"floodfill_para_simular\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1732672101720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Comparador_Celda Comparador_Celda:inst168 " "Elaborating entity \"Comparador_Celda\" for hierarchy \"Comparador_Celda:inst168\"" {  } { { "floodfill_para_simular.bdf" "inst168" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/floodfill_para_simular.bdf" { { 7200 -6504 -6312 7312 "inst168" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732672101720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2x1_4bit mux_2x1_4bit:inst158 " "Elaborating entity \"mux_2x1_4bit\" for hierarchy \"mux_2x1_4bit:inst158\"" {  } { { "floodfill_para_simular.bdf" "inst158" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/floodfill_para_simular.bdf" { { 7328 -6864 -6704 7440 "inst158" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732672101720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "generate_constant generate_constant:inst3 " "Elaborating entity \"generate_constant\" for hierarchy \"generate_constant:inst3\"" {  } { { "floodfill_para_simular.bdf" "inst3" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/floodfill_para_simular.bdf" { { 2544 -5672 -5488 2624 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732672101736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FFD_4bits FFD_4bits:inst260 " "Elaborating entity \"FFD_4bits\" for hierarchy \"FFD_4bits:inst260\"" {  } { { "floodfill_para_simular.bdf" "inst260" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/floodfill_para_simular.bdf" { { 5872 -5928 -5768 5984 "inst260" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732672101736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sumador_4bits sumador_4bits:inst226 " "Elaborating entity \"sumador_4bits\" for hierarchy \"sumador_4bits:inst226\"" {  } { { "floodfill_para_simular.bdf" "inst226" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/floodfill_para_simular.bdf" { { 5872 -6192 -6040 5984 "inst226" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732672101736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cte1 cte1:inst " "Elaborating entity \"cte1\" for hierarchy \"cte1:inst\"" {  } { { "floodfill_para_simular.bdf" "inst" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/floodfill_para_simular.bdf" { { 3488 -6504 -6320 3568 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732672101746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cte_cero cte_cero:inst6 " "Elaborating entity \"cte_cero\" for hierarchy \"cte_cero:inst6\"" {  } { { "floodfill_para_simular.bdf" "inst6" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/floodfill_para_simular.bdf" { { 2928 -5936 -5752 3008 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732672101753 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Dir_Min12\[1\] GND " "Pin \"Dir_Min12\[1\]\" is stuck at GND" {  } { { "floodfill_para_simular.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/floodfill_para_simular.bdf" { { 7144 -6288 -6112 7160 "Dir_Min12\[1..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1732672102569 "|floodfill_para_simular|Dir_Min12[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Dir_Min3\[1\] VCC " "Pin \"Dir_Min3\[1\]\" is stuck at VCC" {  } { { "floodfill_para_simular.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/floodfill_para_simular.bdf" { { 2912 -1144 -968 2928 "Dir_Min3\[1..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1732672102569 "|floodfill_para_simular|Dir_Min3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Dir_Min4\[1\] GND " "Pin \"Dir_Min4\[1\]\" is stuck at GND" {  } { { "floodfill_para_simular.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/floodfill_para_simular.bdf" { { 4416 -6312 -6136 4432 "Dir_Min4\[1..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1732672102569 "|floodfill_para_simular|Dir_Min4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Dir_Min4\[0\] GND " "Pin \"Dir_Min4\[0\]\" is stuck at GND" {  } { { "floodfill_para_simular.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/floodfill_para_simular.bdf" { { 4416 -6312 -6136 4432 "Dir_Min4\[1..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1732672102569 "|floodfill_para_simular|Dir_Min4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Dir_Min_1_\[1\] VCC " "Pin \"Dir_Min_1_\[1\]\" is stuck at VCC" {  } { { "floodfill_para_simular.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/floodfill_para_simular.bdf" { { 2880 -4616 -4440 2896 "Dir_Min_1_\[1..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1732672102569 "|floodfill_para_simular|Dir_Min_1_[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Mi_Peso115\[3\] GND " "Pin \"Mi_Peso115\[3\]\" is stuck at GND" {  } { { "floodfill_para_simular.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/floodfill_para_simular.bdf" { { 2952 -5704 -5524 2968 "Mi_Peso115\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1732672102569 "|floodfill_para_simular|Mi_Peso115[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Mi_Peso115\[2\] GND " "Pin \"Mi_Peso115\[2\]\" is stuck at GND" {  } { { "floodfill_para_simular.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/floodfill_para_simular.bdf" { { 2952 -5704 -5524 2968 "Mi_Peso115\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1732672102569 "|floodfill_para_simular|Mi_Peso115[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Mi_Peso115\[1\] GND " "Pin \"Mi_Peso115\[1\]\" is stuck at GND" {  } { { "floodfill_para_simular.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/floodfill_para_simular.bdf" { { 2952 -5704 -5524 2968 "Mi_Peso115\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1732672102569 "|floodfill_para_simular|Mi_Peso115[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Mi_Peso115\[0\] GND " "Pin \"Mi_Peso115\[0\]\" is stuck at GND" {  } { { "floodfill_para_simular.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/floodfill_para_simular.bdf" { { 2952 -5704 -5524 2968 "Mi_Peso115\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1732672102569 "|floodfill_para_simular|Mi_Peso115[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Mi_Peso12\[3\] GND " "Pin \"Mi_Peso12\[3\]\" is stuck at GND" {  } { { "floodfill_para_simular.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/floodfill_para_simular.bdf" { { 7224 -5688 -5512 7240 "Mi_Peso12\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1732672102569 "|floodfill_para_simular|Mi_Peso12[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Mi_Peso2\[3\] GND " "Pin \"Mi_Peso2\[3\]\" is stuck at GND" {  } { { "floodfill_para_simular.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/floodfill_para_simular.bdf" { { 2984 -2224 -2048 3000 "Mi_Peso2\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1732672102569 "|floodfill_para_simular|Mi_Peso2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Mi_Peso2\[2\] GND " "Pin \"Mi_Peso2\[2\]\" is stuck at GND" {  } { { "floodfill_para_simular.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/floodfill_para_simular.bdf" { { 2984 -2224 -2048 3000 "Mi_Peso2\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1732672102569 "|floodfill_para_simular|Mi_Peso2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Mi_Peso3\[3\] GND " "Pin \"Mi_Peso3\[3\]\" is stuck at GND" {  } { { "floodfill_para_simular.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/floodfill_para_simular.bdf" { { 2992 -496 -320 3008 "Mi_Peso3\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1732672102569 "|floodfill_para_simular|Mi_Peso3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Mi_Peso4\[3\] GND " "Pin \"Mi_Peso4\[3\]\" is stuck at GND" {  } { { "floodfill_para_simular.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/floodfill_para_simular.bdf" { { 4488 -5592 -5416 4504 "Mi_Peso4\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1732672102569 "|floodfill_para_simular|Mi_Peso4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Mi_Peso4\[2\] GND " "Pin \"Mi_Peso4\[2\]\" is stuck at GND" {  } { { "floodfill_para_simular.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/floodfill_para_simular.bdf" { { 4488 -5592 -5416 4504 "Mi_Peso4\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1732672102569 "|floodfill_para_simular|Mi_Peso4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Mi_Peso4\[1\] GND " "Pin \"Mi_Peso4\[1\]\" is stuck at GND" {  } { { "floodfill_para_simular.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/floodfill_para_simular.bdf" { { 4488 -5592 -5416 4504 "Mi_Peso4\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1732672102569 "|floodfill_para_simular|Mi_Peso4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Mi_Peso5\[3\] GND " "Pin \"Mi_Peso5\[3\]\" is stuck at GND" {  } { { "floodfill_para_simular.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/floodfill_para_simular.bdf" { { 4504 -3984 -3808 4520 "Mi_Peso5\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1732672102569 "|floodfill_para_simular|Mi_Peso5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Mi_Peso5\[2\] GND " "Pin \"Mi_Peso5\[2\]\" is stuck at GND" {  } { { "floodfill_para_simular.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/floodfill_para_simular.bdf" { { 4504 -3984 -3808 4520 "Mi_Peso5\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1732672102569 "|floodfill_para_simular|Mi_Peso5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Mi_Peso6\[3\] GND " "Pin \"Mi_Peso6\[3\]\" is stuck at GND" {  } { { "floodfill_para_simular.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/floodfill_para_simular.bdf" { { 4528 -2232 -2056 4544 "Mi_Peso6\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1732672102569 "|floodfill_para_simular|Mi_Peso6[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Mi_Peso8\[3\] GND " "Pin \"Mi_Peso8\[3\]\" is stuck at GND" {  } { { "floodfill_para_simular.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/floodfill_para_simular.bdf" { { 5896 -5712 -5536 5912 "Mi_Peso8\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1732672102569 "|floodfill_para_simular|Mi_Peso8[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Mi_Peso8\[2\] GND " "Pin \"Mi_Peso8\[2\]\" is stuck at GND" {  } { { "floodfill_para_simular.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/floodfill_para_simular.bdf" { { 5896 -5712 -5536 5912 "Mi_Peso8\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1732672102569 "|floodfill_para_simular|Mi_Peso8[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Mi_Peso9\[3\] GND " "Pin \"Mi_Peso9\[3\]\" is stuck at GND" {  } { { "floodfill_para_simular.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/floodfill_para_simular.bdf" { { 5904 -3984 -3808 5920 "Mi_Peso9\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1732672102569 "|floodfill_para_simular|Mi_Peso9[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Mi_Peso_1_\[3\] GND " "Pin \"Mi_Peso_1_\[3\]\" is stuck at GND" {  } { { "floodfill_para_simular.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/floodfill_para_simular.bdf" { { 2960 -3976 -3796 2976 "Mi_Peso_1_\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1732672102569 "|floodfill_para_simular|Mi_Peso_1_[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Mi_Peso_1_\[2\] GND " "Pin \"Mi_Peso_1_\[2\]\" is stuck at GND" {  } { { "floodfill_para_simular.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/floodfill_para_simular.bdf" { { 2960 -3976 -3796 2976 "Mi_Peso_1_\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1732672102569 "|floodfill_para_simular|Mi_Peso_1_[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Mi_Peso_1_\[1\] GND " "Pin \"Mi_Peso_1_\[1\]\" is stuck at GND" {  } { { "floodfill_para_simular.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/floodfill_para_simular.bdf" { { 2960 -3976 -3796 2976 "Mi_Peso_1_\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1732672102569 "|floodfill_para_simular|Mi_Peso_1_[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1732672102569 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1732672102652 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1732672103102 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1732672103102 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "261 " "Implemented 261 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1732672103152 ""} { "Info" "ICUT_CUT_TM_OPINS" "94 " "Implemented 94 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1732672103152 ""} { "Info" "ICUT_CUT_TM_LCELLS" "165 " "Implemented 165 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1732672103152 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1732672103152 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 28 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 28 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4634 " "Peak virtual memory: 4634 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1732672103184 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 26 22:48:23 2024 " "Processing ended: Tue Nov 26 22:48:23 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1732672103184 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1732672103184 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1732672103184 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1732672103184 ""}
