
Micro-lab.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005468  08000200  08000200  00010200  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001e8  08005668  08005668  00015668  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005850  08005850  00020070  2**0
                  CONTENTS
  4 .ARM          00000008  08005850  08005850  00015850  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08005858  08005858  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005858  08005858  00015858  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800585c  0800585c  0001585c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08005860  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000210  20000070  080058d0  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000280  080058d0  00020280  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000b798  00000000  00000000  0002009e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001a40  00000000  00000000  0002b836  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000800  00000000  00000000  0002d278  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000768  00000000  00000000  0002da78  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002703c  00000000  00000000  0002e1e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000ad22  00000000  00000000  0005521c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000f21a9  00000000  00000000  0005ff3e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  001520e7  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002494  00000000  00000000  00152138  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000200 <__do_global_dtors_aux>:
 8000200:	b510      	push	{r4, lr}
 8000202:	4c05      	ldr	r4, [pc, #20]	; (8000218 <__do_global_dtors_aux+0x18>)
 8000204:	7823      	ldrb	r3, [r4, #0]
 8000206:	b933      	cbnz	r3, 8000216 <__do_global_dtors_aux+0x16>
 8000208:	4b04      	ldr	r3, [pc, #16]	; (800021c <__do_global_dtors_aux+0x1c>)
 800020a:	b113      	cbz	r3, 8000212 <__do_global_dtors_aux+0x12>
 800020c:	4804      	ldr	r0, [pc, #16]	; (8000220 <__do_global_dtors_aux+0x20>)
 800020e:	f3af 8000 	nop.w
 8000212:	2301      	movs	r3, #1
 8000214:	7023      	strb	r3, [r4, #0]
 8000216:	bd10      	pop	{r4, pc}
 8000218:	20000070 	.word	0x20000070
 800021c:	00000000 	.word	0x00000000
 8000220:	08005650 	.word	0x08005650

08000224 <frame_dummy>:
 8000224:	b508      	push	{r3, lr}
 8000226:	4b03      	ldr	r3, [pc, #12]	; (8000234 <frame_dummy+0x10>)
 8000228:	b11b      	cbz	r3, 8000232 <frame_dummy+0xe>
 800022a:	4903      	ldr	r1, [pc, #12]	; (8000238 <frame_dummy+0x14>)
 800022c:	4803      	ldr	r0, [pc, #12]	; (800023c <frame_dummy+0x18>)
 800022e:	f3af 8000 	nop.w
 8000232:	bd08      	pop	{r3, pc}
 8000234:	00000000 	.word	0x00000000
 8000238:	20000074 	.word	0x20000074
 800023c:	08005650 	.word	0x08005650

08000240 <strlen>:
 8000240:	4603      	mov	r3, r0
 8000242:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000246:	2a00      	cmp	r2, #0
 8000248:	d1fb      	bne.n	8000242 <strlen+0x2>
 800024a:	1a18      	subs	r0, r3, r0
 800024c:	3801      	subs	r0, #1
 800024e:	4770      	bx	lr

08000250 <memchr>:
 8000250:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000254:	2a10      	cmp	r2, #16
 8000256:	db2b      	blt.n	80002b0 <memchr+0x60>
 8000258:	f010 0f07 	tst.w	r0, #7
 800025c:	d008      	beq.n	8000270 <memchr+0x20>
 800025e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000262:	3a01      	subs	r2, #1
 8000264:	428b      	cmp	r3, r1
 8000266:	d02d      	beq.n	80002c4 <memchr+0x74>
 8000268:	f010 0f07 	tst.w	r0, #7
 800026c:	b342      	cbz	r2, 80002c0 <memchr+0x70>
 800026e:	d1f6      	bne.n	800025e <memchr+0xe>
 8000270:	b4f0      	push	{r4, r5, r6, r7}
 8000272:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000276:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800027a:	f022 0407 	bic.w	r4, r2, #7
 800027e:	f07f 0700 	mvns.w	r7, #0
 8000282:	2300      	movs	r3, #0
 8000284:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000288:	3c08      	subs	r4, #8
 800028a:	ea85 0501 	eor.w	r5, r5, r1
 800028e:	ea86 0601 	eor.w	r6, r6, r1
 8000292:	fa85 f547 	uadd8	r5, r5, r7
 8000296:	faa3 f587 	sel	r5, r3, r7
 800029a:	fa86 f647 	uadd8	r6, r6, r7
 800029e:	faa5 f687 	sel	r6, r5, r7
 80002a2:	b98e      	cbnz	r6, 80002c8 <memchr+0x78>
 80002a4:	d1ee      	bne.n	8000284 <memchr+0x34>
 80002a6:	bcf0      	pop	{r4, r5, r6, r7}
 80002a8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80002ac:	f002 0207 	and.w	r2, r2, #7
 80002b0:	b132      	cbz	r2, 80002c0 <memchr+0x70>
 80002b2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002b6:	3a01      	subs	r2, #1
 80002b8:	ea83 0301 	eor.w	r3, r3, r1
 80002bc:	b113      	cbz	r3, 80002c4 <memchr+0x74>
 80002be:	d1f8      	bne.n	80002b2 <memchr+0x62>
 80002c0:	2000      	movs	r0, #0
 80002c2:	4770      	bx	lr
 80002c4:	3801      	subs	r0, #1
 80002c6:	4770      	bx	lr
 80002c8:	2d00      	cmp	r5, #0
 80002ca:	bf06      	itte	eq
 80002cc:	4635      	moveq	r5, r6
 80002ce:	3803      	subeq	r0, #3
 80002d0:	3807      	subne	r0, #7
 80002d2:	f015 0f01 	tst.w	r5, #1
 80002d6:	d107      	bne.n	80002e8 <memchr+0x98>
 80002d8:	3001      	adds	r0, #1
 80002da:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002de:	bf02      	ittt	eq
 80002e0:	3001      	addeq	r0, #1
 80002e2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002e6:	3001      	addeq	r0, #1
 80002e8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ea:	3801      	subs	r0, #1
 80002ec:	4770      	bx	lr
 80002ee:	bf00      	nop

080002f0 <__aeabi_uldivmod>:
 80002f0:	b953      	cbnz	r3, 8000308 <__aeabi_uldivmod+0x18>
 80002f2:	b94a      	cbnz	r2, 8000308 <__aeabi_uldivmod+0x18>
 80002f4:	2900      	cmp	r1, #0
 80002f6:	bf08      	it	eq
 80002f8:	2800      	cmpeq	r0, #0
 80002fa:	bf1c      	itt	ne
 80002fc:	f04f 31ff 	movne.w	r1, #4294967295
 8000300:	f04f 30ff 	movne.w	r0, #4294967295
 8000304:	f000 b974 	b.w	80005f0 <__aeabi_idiv0>
 8000308:	f1ad 0c08 	sub.w	ip, sp, #8
 800030c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000310:	f000 f806 	bl	8000320 <__udivmoddi4>
 8000314:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000318:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800031c:	b004      	add	sp, #16
 800031e:	4770      	bx	lr

08000320 <__udivmoddi4>:
 8000320:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000324:	9d08      	ldr	r5, [sp, #32]
 8000326:	4604      	mov	r4, r0
 8000328:	468e      	mov	lr, r1
 800032a:	2b00      	cmp	r3, #0
 800032c:	d14d      	bne.n	80003ca <__udivmoddi4+0xaa>
 800032e:	428a      	cmp	r2, r1
 8000330:	4694      	mov	ip, r2
 8000332:	d969      	bls.n	8000408 <__udivmoddi4+0xe8>
 8000334:	fab2 f282 	clz	r2, r2
 8000338:	b152      	cbz	r2, 8000350 <__udivmoddi4+0x30>
 800033a:	fa01 f302 	lsl.w	r3, r1, r2
 800033e:	f1c2 0120 	rsb	r1, r2, #32
 8000342:	fa20 f101 	lsr.w	r1, r0, r1
 8000346:	fa0c fc02 	lsl.w	ip, ip, r2
 800034a:	ea41 0e03 	orr.w	lr, r1, r3
 800034e:	4094      	lsls	r4, r2
 8000350:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000354:	0c21      	lsrs	r1, r4, #16
 8000356:	fbbe f6f8 	udiv	r6, lr, r8
 800035a:	fa1f f78c 	uxth.w	r7, ip
 800035e:	fb08 e316 	mls	r3, r8, r6, lr
 8000362:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000366:	fb06 f107 	mul.w	r1, r6, r7
 800036a:	4299      	cmp	r1, r3
 800036c:	d90a      	bls.n	8000384 <__udivmoddi4+0x64>
 800036e:	eb1c 0303 	adds.w	r3, ip, r3
 8000372:	f106 30ff 	add.w	r0, r6, #4294967295
 8000376:	f080 811f 	bcs.w	80005b8 <__udivmoddi4+0x298>
 800037a:	4299      	cmp	r1, r3
 800037c:	f240 811c 	bls.w	80005b8 <__udivmoddi4+0x298>
 8000380:	3e02      	subs	r6, #2
 8000382:	4463      	add	r3, ip
 8000384:	1a5b      	subs	r3, r3, r1
 8000386:	b2a4      	uxth	r4, r4
 8000388:	fbb3 f0f8 	udiv	r0, r3, r8
 800038c:	fb08 3310 	mls	r3, r8, r0, r3
 8000390:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000394:	fb00 f707 	mul.w	r7, r0, r7
 8000398:	42a7      	cmp	r7, r4
 800039a:	d90a      	bls.n	80003b2 <__udivmoddi4+0x92>
 800039c:	eb1c 0404 	adds.w	r4, ip, r4
 80003a0:	f100 33ff 	add.w	r3, r0, #4294967295
 80003a4:	f080 810a 	bcs.w	80005bc <__udivmoddi4+0x29c>
 80003a8:	42a7      	cmp	r7, r4
 80003aa:	f240 8107 	bls.w	80005bc <__udivmoddi4+0x29c>
 80003ae:	4464      	add	r4, ip
 80003b0:	3802      	subs	r0, #2
 80003b2:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80003b6:	1be4      	subs	r4, r4, r7
 80003b8:	2600      	movs	r6, #0
 80003ba:	b11d      	cbz	r5, 80003c4 <__udivmoddi4+0xa4>
 80003bc:	40d4      	lsrs	r4, r2
 80003be:	2300      	movs	r3, #0
 80003c0:	e9c5 4300 	strd	r4, r3, [r5]
 80003c4:	4631      	mov	r1, r6
 80003c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003ca:	428b      	cmp	r3, r1
 80003cc:	d909      	bls.n	80003e2 <__udivmoddi4+0xc2>
 80003ce:	2d00      	cmp	r5, #0
 80003d0:	f000 80ef 	beq.w	80005b2 <__udivmoddi4+0x292>
 80003d4:	2600      	movs	r6, #0
 80003d6:	e9c5 0100 	strd	r0, r1, [r5]
 80003da:	4630      	mov	r0, r6
 80003dc:	4631      	mov	r1, r6
 80003de:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003e2:	fab3 f683 	clz	r6, r3
 80003e6:	2e00      	cmp	r6, #0
 80003e8:	d14a      	bne.n	8000480 <__udivmoddi4+0x160>
 80003ea:	428b      	cmp	r3, r1
 80003ec:	d302      	bcc.n	80003f4 <__udivmoddi4+0xd4>
 80003ee:	4282      	cmp	r2, r0
 80003f0:	f200 80f9 	bhi.w	80005e6 <__udivmoddi4+0x2c6>
 80003f4:	1a84      	subs	r4, r0, r2
 80003f6:	eb61 0303 	sbc.w	r3, r1, r3
 80003fa:	2001      	movs	r0, #1
 80003fc:	469e      	mov	lr, r3
 80003fe:	2d00      	cmp	r5, #0
 8000400:	d0e0      	beq.n	80003c4 <__udivmoddi4+0xa4>
 8000402:	e9c5 4e00 	strd	r4, lr, [r5]
 8000406:	e7dd      	b.n	80003c4 <__udivmoddi4+0xa4>
 8000408:	b902      	cbnz	r2, 800040c <__udivmoddi4+0xec>
 800040a:	deff      	udf	#255	; 0xff
 800040c:	fab2 f282 	clz	r2, r2
 8000410:	2a00      	cmp	r2, #0
 8000412:	f040 8092 	bne.w	800053a <__udivmoddi4+0x21a>
 8000416:	eba1 010c 	sub.w	r1, r1, ip
 800041a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800041e:	fa1f fe8c 	uxth.w	lr, ip
 8000422:	2601      	movs	r6, #1
 8000424:	0c20      	lsrs	r0, r4, #16
 8000426:	fbb1 f3f7 	udiv	r3, r1, r7
 800042a:	fb07 1113 	mls	r1, r7, r3, r1
 800042e:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000432:	fb0e f003 	mul.w	r0, lr, r3
 8000436:	4288      	cmp	r0, r1
 8000438:	d908      	bls.n	800044c <__udivmoddi4+0x12c>
 800043a:	eb1c 0101 	adds.w	r1, ip, r1
 800043e:	f103 38ff 	add.w	r8, r3, #4294967295
 8000442:	d202      	bcs.n	800044a <__udivmoddi4+0x12a>
 8000444:	4288      	cmp	r0, r1
 8000446:	f200 80cb 	bhi.w	80005e0 <__udivmoddi4+0x2c0>
 800044a:	4643      	mov	r3, r8
 800044c:	1a09      	subs	r1, r1, r0
 800044e:	b2a4      	uxth	r4, r4
 8000450:	fbb1 f0f7 	udiv	r0, r1, r7
 8000454:	fb07 1110 	mls	r1, r7, r0, r1
 8000458:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 800045c:	fb0e fe00 	mul.w	lr, lr, r0
 8000460:	45a6      	cmp	lr, r4
 8000462:	d908      	bls.n	8000476 <__udivmoddi4+0x156>
 8000464:	eb1c 0404 	adds.w	r4, ip, r4
 8000468:	f100 31ff 	add.w	r1, r0, #4294967295
 800046c:	d202      	bcs.n	8000474 <__udivmoddi4+0x154>
 800046e:	45a6      	cmp	lr, r4
 8000470:	f200 80bb 	bhi.w	80005ea <__udivmoddi4+0x2ca>
 8000474:	4608      	mov	r0, r1
 8000476:	eba4 040e 	sub.w	r4, r4, lr
 800047a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800047e:	e79c      	b.n	80003ba <__udivmoddi4+0x9a>
 8000480:	f1c6 0720 	rsb	r7, r6, #32
 8000484:	40b3      	lsls	r3, r6
 8000486:	fa22 fc07 	lsr.w	ip, r2, r7
 800048a:	ea4c 0c03 	orr.w	ip, ip, r3
 800048e:	fa20 f407 	lsr.w	r4, r0, r7
 8000492:	fa01 f306 	lsl.w	r3, r1, r6
 8000496:	431c      	orrs	r4, r3
 8000498:	40f9      	lsrs	r1, r7
 800049a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800049e:	fa00 f306 	lsl.w	r3, r0, r6
 80004a2:	fbb1 f8f9 	udiv	r8, r1, r9
 80004a6:	0c20      	lsrs	r0, r4, #16
 80004a8:	fa1f fe8c 	uxth.w	lr, ip
 80004ac:	fb09 1118 	mls	r1, r9, r8, r1
 80004b0:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80004b4:	fb08 f00e 	mul.w	r0, r8, lr
 80004b8:	4288      	cmp	r0, r1
 80004ba:	fa02 f206 	lsl.w	r2, r2, r6
 80004be:	d90b      	bls.n	80004d8 <__udivmoddi4+0x1b8>
 80004c0:	eb1c 0101 	adds.w	r1, ip, r1
 80004c4:	f108 3aff 	add.w	sl, r8, #4294967295
 80004c8:	f080 8088 	bcs.w	80005dc <__udivmoddi4+0x2bc>
 80004cc:	4288      	cmp	r0, r1
 80004ce:	f240 8085 	bls.w	80005dc <__udivmoddi4+0x2bc>
 80004d2:	f1a8 0802 	sub.w	r8, r8, #2
 80004d6:	4461      	add	r1, ip
 80004d8:	1a09      	subs	r1, r1, r0
 80004da:	b2a4      	uxth	r4, r4
 80004dc:	fbb1 f0f9 	udiv	r0, r1, r9
 80004e0:	fb09 1110 	mls	r1, r9, r0, r1
 80004e4:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 80004e8:	fb00 fe0e 	mul.w	lr, r0, lr
 80004ec:	458e      	cmp	lr, r1
 80004ee:	d908      	bls.n	8000502 <__udivmoddi4+0x1e2>
 80004f0:	eb1c 0101 	adds.w	r1, ip, r1
 80004f4:	f100 34ff 	add.w	r4, r0, #4294967295
 80004f8:	d26c      	bcs.n	80005d4 <__udivmoddi4+0x2b4>
 80004fa:	458e      	cmp	lr, r1
 80004fc:	d96a      	bls.n	80005d4 <__udivmoddi4+0x2b4>
 80004fe:	3802      	subs	r0, #2
 8000500:	4461      	add	r1, ip
 8000502:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000506:	fba0 9402 	umull	r9, r4, r0, r2
 800050a:	eba1 010e 	sub.w	r1, r1, lr
 800050e:	42a1      	cmp	r1, r4
 8000510:	46c8      	mov	r8, r9
 8000512:	46a6      	mov	lr, r4
 8000514:	d356      	bcc.n	80005c4 <__udivmoddi4+0x2a4>
 8000516:	d053      	beq.n	80005c0 <__udivmoddi4+0x2a0>
 8000518:	b15d      	cbz	r5, 8000532 <__udivmoddi4+0x212>
 800051a:	ebb3 0208 	subs.w	r2, r3, r8
 800051e:	eb61 010e 	sbc.w	r1, r1, lr
 8000522:	fa01 f707 	lsl.w	r7, r1, r7
 8000526:	fa22 f306 	lsr.w	r3, r2, r6
 800052a:	40f1      	lsrs	r1, r6
 800052c:	431f      	orrs	r7, r3
 800052e:	e9c5 7100 	strd	r7, r1, [r5]
 8000532:	2600      	movs	r6, #0
 8000534:	4631      	mov	r1, r6
 8000536:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800053a:	f1c2 0320 	rsb	r3, r2, #32
 800053e:	40d8      	lsrs	r0, r3
 8000540:	fa0c fc02 	lsl.w	ip, ip, r2
 8000544:	fa21 f303 	lsr.w	r3, r1, r3
 8000548:	4091      	lsls	r1, r2
 800054a:	4301      	orrs	r1, r0
 800054c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000550:	fa1f fe8c 	uxth.w	lr, ip
 8000554:	fbb3 f0f7 	udiv	r0, r3, r7
 8000558:	fb07 3610 	mls	r6, r7, r0, r3
 800055c:	0c0b      	lsrs	r3, r1, #16
 800055e:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000562:	fb00 f60e 	mul.w	r6, r0, lr
 8000566:	429e      	cmp	r6, r3
 8000568:	fa04 f402 	lsl.w	r4, r4, r2
 800056c:	d908      	bls.n	8000580 <__udivmoddi4+0x260>
 800056e:	eb1c 0303 	adds.w	r3, ip, r3
 8000572:	f100 38ff 	add.w	r8, r0, #4294967295
 8000576:	d22f      	bcs.n	80005d8 <__udivmoddi4+0x2b8>
 8000578:	429e      	cmp	r6, r3
 800057a:	d92d      	bls.n	80005d8 <__udivmoddi4+0x2b8>
 800057c:	3802      	subs	r0, #2
 800057e:	4463      	add	r3, ip
 8000580:	1b9b      	subs	r3, r3, r6
 8000582:	b289      	uxth	r1, r1
 8000584:	fbb3 f6f7 	udiv	r6, r3, r7
 8000588:	fb07 3316 	mls	r3, r7, r6, r3
 800058c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000590:	fb06 f30e 	mul.w	r3, r6, lr
 8000594:	428b      	cmp	r3, r1
 8000596:	d908      	bls.n	80005aa <__udivmoddi4+0x28a>
 8000598:	eb1c 0101 	adds.w	r1, ip, r1
 800059c:	f106 38ff 	add.w	r8, r6, #4294967295
 80005a0:	d216      	bcs.n	80005d0 <__udivmoddi4+0x2b0>
 80005a2:	428b      	cmp	r3, r1
 80005a4:	d914      	bls.n	80005d0 <__udivmoddi4+0x2b0>
 80005a6:	3e02      	subs	r6, #2
 80005a8:	4461      	add	r1, ip
 80005aa:	1ac9      	subs	r1, r1, r3
 80005ac:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 80005b0:	e738      	b.n	8000424 <__udivmoddi4+0x104>
 80005b2:	462e      	mov	r6, r5
 80005b4:	4628      	mov	r0, r5
 80005b6:	e705      	b.n	80003c4 <__udivmoddi4+0xa4>
 80005b8:	4606      	mov	r6, r0
 80005ba:	e6e3      	b.n	8000384 <__udivmoddi4+0x64>
 80005bc:	4618      	mov	r0, r3
 80005be:	e6f8      	b.n	80003b2 <__udivmoddi4+0x92>
 80005c0:	454b      	cmp	r3, r9
 80005c2:	d2a9      	bcs.n	8000518 <__udivmoddi4+0x1f8>
 80005c4:	ebb9 0802 	subs.w	r8, r9, r2
 80005c8:	eb64 0e0c 	sbc.w	lr, r4, ip
 80005cc:	3801      	subs	r0, #1
 80005ce:	e7a3      	b.n	8000518 <__udivmoddi4+0x1f8>
 80005d0:	4646      	mov	r6, r8
 80005d2:	e7ea      	b.n	80005aa <__udivmoddi4+0x28a>
 80005d4:	4620      	mov	r0, r4
 80005d6:	e794      	b.n	8000502 <__udivmoddi4+0x1e2>
 80005d8:	4640      	mov	r0, r8
 80005da:	e7d1      	b.n	8000580 <__udivmoddi4+0x260>
 80005dc:	46d0      	mov	r8, sl
 80005de:	e77b      	b.n	80004d8 <__udivmoddi4+0x1b8>
 80005e0:	3b02      	subs	r3, #2
 80005e2:	4461      	add	r1, ip
 80005e4:	e732      	b.n	800044c <__udivmoddi4+0x12c>
 80005e6:	4630      	mov	r0, r6
 80005e8:	e709      	b.n	80003fe <__udivmoddi4+0xde>
 80005ea:	4464      	add	r4, ip
 80005ec:	3802      	subs	r0, #2
 80005ee:	e742      	b.n	8000476 <__udivmoddi4+0x156>

080005f0 <__aeabi_idiv0>:
 80005f0:	4770      	bx	lr
 80005f2:	bf00      	nop

080005f4 <SCB_EnableICache>:
/**
  \brief   Enable I-Cache
  \details Turns on I-Cache
  */
__STATIC_INLINE void SCB_EnableICache (void)
{
 80005f4:	b480      	push	{r7}
 80005f6:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 80005f8:	f3bf 8f4f 	dsb	sy
}
 80005fc:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80005fe:	f3bf 8f6f 	isb	sy
}
 8000602:	bf00      	nop
  #if defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U)
    __DSB();
    __ISB();
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 8000604:	4b0d      	ldr	r3, [pc, #52]	; (800063c <SCB_EnableICache+0x48>)
 8000606:	2200      	movs	r2, #0
 8000608:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 800060c:	f3bf 8f4f 	dsb	sy
}
 8000610:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8000612:	f3bf 8f6f 	isb	sy
}
 8000616:	bf00      	nop
    __DSB();
    __ISB();
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
 8000618:	4b08      	ldr	r3, [pc, #32]	; (800063c <SCB_EnableICache+0x48>)
 800061a:	695b      	ldr	r3, [r3, #20]
 800061c:	4a07      	ldr	r2, [pc, #28]	; (800063c <SCB_EnableICache+0x48>)
 800061e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000622:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 8000624:	f3bf 8f4f 	dsb	sy
}
 8000628:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800062a:	f3bf 8f6f 	isb	sy
}
 800062e:	bf00      	nop
    __DSB();
    __ISB();
  #endif
}
 8000630:	bf00      	nop
 8000632:	46bd      	mov	sp, r7
 8000634:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000638:	4770      	bx	lr
 800063a:	bf00      	nop
 800063c:	e000ed00 	.word	0xe000ed00

08000640 <SCB_EnableDCache>:
/**
  \brief   Enable D-Cache
  \details Turns on D-Cache
  */
__STATIC_INLINE void SCB_EnableDCache (void)
{
 8000640:	b480      	push	{r7}
 8000642:	b085      	sub	sp, #20
 8000644:	af00      	add	r7, sp, #0
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
    uint32_t ccsidr;
    uint32_t sets;
    uint32_t ways;

    SCB->CSSELR = 0U; /*(0U << 1U) | 0U;*/  /* Level 1 data cache */
 8000646:	4b1f      	ldr	r3, [pc, #124]	; (80006c4 <SCB_EnableDCache+0x84>)
 8000648:	2200      	movs	r2, #0
 800064a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  __ASM volatile ("dsb 0xF":::"memory");
 800064e:	f3bf 8f4f 	dsb	sy
}
 8000652:	bf00      	nop
    __DSB();

    ccsidr = SCB->CCSIDR;
 8000654:	4b1b      	ldr	r3, [pc, #108]	; (80006c4 <SCB_EnableDCache+0x84>)
 8000656:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800065a:	607b      	str	r3, [r7, #4]

                                            /* invalidate D-Cache */
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
 800065c:	687b      	ldr	r3, [r7, #4]
 800065e:	0b5b      	lsrs	r3, r3, #13
 8000660:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8000664:	60fb      	str	r3, [r7, #12]
    do {
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 8000666:	687b      	ldr	r3, [r7, #4]
 8000668:	08db      	lsrs	r3, r3, #3
 800066a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800066e:	60bb      	str	r3, [r7, #8]
      do {
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 8000670:	68fb      	ldr	r3, [r7, #12]
 8000672:	015a      	lsls	r2, r3, #5
 8000674:	f643 73e0 	movw	r3, #16352	; 0x3fe0
 8000678:	4013      	ands	r3, r2
                      ((ways << SCB_DCISW_WAY_Pos) & SCB_DCISW_WAY_Msk)  );
 800067a:	68ba      	ldr	r2, [r7, #8]
 800067c:	0792      	lsls	r2, r2, #30
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 800067e:	4911      	ldr	r1, [pc, #68]	; (80006c4 <SCB_EnableDCache+0x84>)
 8000680:	4313      	orrs	r3, r2
 8000682:	f8c1 3260 	str.w	r3, [r1, #608]	; 0x260
        #if defined ( __CC_ARM )
          __schedule_barrier();
        #endif
      } while (ways-- != 0U);
 8000686:	68bb      	ldr	r3, [r7, #8]
 8000688:	1e5a      	subs	r2, r3, #1
 800068a:	60ba      	str	r2, [r7, #8]
 800068c:	2b00      	cmp	r3, #0
 800068e:	d1ef      	bne.n	8000670 <SCB_EnableDCache+0x30>
    } while(sets-- != 0U);
 8000690:	68fb      	ldr	r3, [r7, #12]
 8000692:	1e5a      	subs	r2, r3, #1
 8000694:	60fa      	str	r2, [r7, #12]
 8000696:	2b00      	cmp	r3, #0
 8000698:	d1e5      	bne.n	8000666 <SCB_EnableDCache+0x26>
  __ASM volatile ("dsb 0xF":::"memory");
 800069a:	f3bf 8f4f 	dsb	sy
}
 800069e:	bf00      	nop
    __DSB();

    SCB->CCR |=  (uint32_t)SCB_CCR_DC_Msk;  /* enable D-Cache */
 80006a0:	4b08      	ldr	r3, [pc, #32]	; (80006c4 <SCB_EnableDCache+0x84>)
 80006a2:	695b      	ldr	r3, [r3, #20]
 80006a4:	4a07      	ldr	r2, [pc, #28]	; (80006c4 <SCB_EnableDCache+0x84>)
 80006a6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80006aa:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 80006ac:	f3bf 8f4f 	dsb	sy
}
 80006b0:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80006b2:	f3bf 8f6f 	isb	sy
}
 80006b6:	bf00      	nop

    __DSB();
    __ISB();
  #endif
}
 80006b8:	bf00      	nop
 80006ba:	3714      	adds	r7, #20
 80006bc:	46bd      	mov	sp, r7
 80006be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006c2:	4770      	bx	lr
 80006c4:	e000ed00 	.word	0xe000ed00

080006c8 <uart_print>:
static void MX_GPIO_Init(void);
static void MX_USART3_UART_Init(void);
/* USER CODE BEGIN PFP */
// Print character to terminal
void uart_print(unsigned char x)
{
 80006c8:	b480      	push	{r7}
 80006ca:	b083      	sub	sp, #12
 80006cc:	af00      	add	r7, sp, #0
 80006ce:	4603      	mov	r3, r0
 80006d0:	71fb      	strb	r3, [r7, #7]
	USART3->TDR =(x);
 80006d2:	4a08      	ldr	r2, [pc, #32]	; (80006f4 <uart_print+0x2c>)
 80006d4:	79fb      	ldrb	r3, [r7, #7]
 80006d6:	6293      	str	r3, [r2, #40]	; 0x28
	while(!((USART3->ISR)&USART_ISR_TC)){;}
 80006d8:	bf00      	nop
 80006da:	4b06      	ldr	r3, [pc, #24]	; (80006f4 <uart_print+0x2c>)
 80006dc:	69db      	ldr	r3, [r3, #28]
 80006de:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80006e2:	2b00      	cmp	r3, #0
 80006e4:	d0f9      	beq.n	80006da <uart_print+0x12>
}
 80006e6:	bf00      	nop
 80006e8:	bf00      	nop
 80006ea:	370c      	adds	r7, #12
 80006ec:	46bd      	mov	sp, r7
 80006ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006f2:	4770      	bx	lr
 80006f4:	40004800 	.word	0x40004800

080006f8 <char_is_endmessage>:

uint8_t char_is_endmessage(char c)
{
 80006f8:	b480      	push	{r7}
 80006fa:	b083      	sub	sp, #12
 80006fc:	af00      	add	r7, sp, #0
 80006fe:	4603      	mov	r3, r0
 8000700:	71fb      	strb	r3, [r7, #7]
	if (c == '\r' || c == '\n')
 8000702:	79fb      	ldrb	r3, [r7, #7]
 8000704:	2b0d      	cmp	r3, #13
 8000706:	d002      	beq.n	800070e <char_is_endmessage+0x16>
 8000708:	79fb      	ldrb	r3, [r7, #7]
 800070a:	2b0a      	cmp	r3, #10
 800070c:	d101      	bne.n	8000712 <char_is_endmessage+0x1a>
	{
		return 1;
 800070e:	2301      	movs	r3, #1
 8000710:	e000      	b.n	8000714 <char_is_endmessage+0x1c>
	}
	else return 0;
 8000712:	2300      	movs	r3, #0
}
 8000714:	4618      	mov	r0, r3
 8000716:	370c      	adds	r7, #12
 8000718:	46bd      	mov	sp, r7
 800071a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800071e:	4770      	bx	lr

08000720 <rx_has_data>:

// Reception
uint8_t rx_has_data()
{
 8000720:	b480      	push	{r7}
 8000722:	af00      	add	r7, sp, #0
	if(rx_empty == rx_busy)
 8000724:	4b07      	ldr	r3, [pc, #28]	; (8000744 <rx_has_data+0x24>)
 8000726:	781b      	ldrb	r3, [r3, #0]
 8000728:	b2da      	uxtb	r2, r3
 800072a:	4b07      	ldr	r3, [pc, #28]	; (8000748 <rx_has_data+0x28>)
 800072c:	781b      	ldrb	r3, [r3, #0]
 800072e:	b2db      	uxtb	r3, r3
 8000730:	429a      	cmp	r2, r3
 8000732:	d101      	bne.n	8000738 <rx_has_data+0x18>
	{
		return 0;
 8000734:	2300      	movs	r3, #0
 8000736:	e000      	b.n	800073a <rx_has_data+0x1a>
	}
	else return 1;
 8000738:	2301      	movs	r3, #1
}
 800073a:	4618      	mov	r0, r3
 800073c:	46bd      	mov	sp, r7
 800073e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000742:	4770      	bx	lr
 8000744:	2000014a 	.word	0x2000014a
 8000748:	2000014b 	.word	0x2000014b

0800074c <increase_rx_empty>:

void increase_rx_empty()
{
 800074c:	b480      	push	{r7}
 800074e:	af00      	add	r7, sp, #0
	rx_empty++;
 8000750:	4b09      	ldr	r3, [pc, #36]	; (8000778 <increase_rx_empty+0x2c>)
 8000752:	781b      	ldrb	r3, [r3, #0]
 8000754:	b2db      	uxtb	r3, r3
 8000756:	3301      	adds	r3, #1
 8000758:	b2da      	uxtb	r2, r3
 800075a:	4b07      	ldr	r3, [pc, #28]	; (8000778 <increase_rx_empty+0x2c>)
 800075c:	701a      	strb	r2, [r3, #0]
	if(rx_empty >= BUFFER_LENGTH)
 800075e:	4b06      	ldr	r3, [pc, #24]	; (8000778 <increase_rx_empty+0x2c>)
 8000760:	781b      	ldrb	r3, [r3, #0]
 8000762:	b2db      	uxtb	r3, r3
 8000764:	2b31      	cmp	r3, #49	; 0x31
 8000766:	d902      	bls.n	800076e <increase_rx_empty+0x22>
	{
		rx_empty = 0;
 8000768:	4b03      	ldr	r3, [pc, #12]	; (8000778 <increase_rx_empty+0x2c>)
 800076a:	2200      	movs	r2, #0
 800076c:	701a      	strb	r2, [r3, #0]
	}
}
 800076e:	bf00      	nop
 8000770:	46bd      	mov	sp, r7
 8000772:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000776:	4770      	bx	lr
 8000778:	2000014a 	.word	0x2000014a

0800077c <increase_rx_busy>:

void increase_rx_busy()
{
 800077c:	b480      	push	{r7}
 800077e:	af00      	add	r7, sp, #0
	rx_busy++;
 8000780:	4b09      	ldr	r3, [pc, #36]	; (80007a8 <increase_rx_busy+0x2c>)
 8000782:	781b      	ldrb	r3, [r3, #0]
 8000784:	b2db      	uxtb	r3, r3
 8000786:	3301      	adds	r3, #1
 8000788:	b2da      	uxtb	r2, r3
 800078a:	4b07      	ldr	r3, [pc, #28]	; (80007a8 <increase_rx_busy+0x2c>)
 800078c:	701a      	strb	r2, [r3, #0]
	if(rx_busy >= BUFFER_LENGTH)
 800078e:	4b06      	ldr	r3, [pc, #24]	; (80007a8 <increase_rx_busy+0x2c>)
 8000790:	781b      	ldrb	r3, [r3, #0]
 8000792:	b2db      	uxtb	r3, r3
 8000794:	2b31      	cmp	r3, #49	; 0x31
 8000796:	d902      	bls.n	800079e <increase_rx_busy+0x22>
	{
		rx_busy = 0;
 8000798:	4b03      	ldr	r3, [pc, #12]	; (80007a8 <increase_rx_busy+0x2c>)
 800079a:	2200      	movs	r2, #0
 800079c:	701a      	strb	r2, [r3, #0]
	}
}
 800079e:	bf00      	nop
 80007a0:	46bd      	mov	sp, r7
 80007a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007a6:	4770      	bx	lr
 80007a8:	2000014b 	.word	0x2000014b

080007ac <tx_has_data>:

// Transmission
uint8_t tx_has_data()
{
 80007ac:	b480      	push	{r7}
 80007ae:	af00      	add	r7, sp, #0
	if(tx_empty == tx_busy)
 80007b0:	4b07      	ldr	r3, [pc, #28]	; (80007d0 <tx_has_data+0x24>)
 80007b2:	781b      	ldrb	r3, [r3, #0]
 80007b4:	b2da      	uxtb	r2, r3
 80007b6:	4b07      	ldr	r3, [pc, #28]	; (80007d4 <tx_has_data+0x28>)
 80007b8:	781b      	ldrb	r3, [r3, #0]
 80007ba:	b2db      	uxtb	r3, r3
 80007bc:	429a      	cmp	r2, r3
 80007be:	d101      	bne.n	80007c4 <tx_has_data+0x18>
	{
		return 0;
 80007c0:	2300      	movs	r3, #0
 80007c2:	e000      	b.n	80007c6 <tx_has_data+0x1a>
	}
	else return 1;
 80007c4:	2301      	movs	r3, #1
}
 80007c6:	4618      	mov	r0, r3
 80007c8:	46bd      	mov	sp, r7
 80007ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007ce:	4770      	bx	lr
 80007d0:	2000017e 	.word	0x2000017e
 80007d4:	2000017f 	.word	0x2000017f

080007d8 <increase_tx_busy>:
		tx_empty = 0;
	}
}

void increase_tx_busy()
{
 80007d8:	b480      	push	{r7}
 80007da:	af00      	add	r7, sp, #0
	tx_busy++;
 80007dc:	4b09      	ldr	r3, [pc, #36]	; (8000804 <increase_tx_busy+0x2c>)
 80007de:	781b      	ldrb	r3, [r3, #0]
 80007e0:	b2db      	uxtb	r3, r3
 80007e2:	3301      	adds	r3, #1
 80007e4:	b2da      	uxtb	r2, r3
 80007e6:	4b07      	ldr	r3, [pc, #28]	; (8000804 <increase_tx_busy+0x2c>)
 80007e8:	701a      	strb	r2, [r3, #0]
	if(tx_busy >= BUFFER_LENGTH)
 80007ea:	4b06      	ldr	r3, [pc, #24]	; (8000804 <increase_tx_busy+0x2c>)
 80007ec:	781b      	ldrb	r3, [r3, #0]
 80007ee:	b2db      	uxtb	r3, r3
 80007f0:	2b31      	cmp	r3, #49	; 0x31
 80007f2:	d902      	bls.n	80007fa <increase_tx_busy+0x22>
	{
		tx_busy = 0;
 80007f4:	4b03      	ldr	r3, [pc, #12]	; (8000804 <increase_tx_busy+0x2c>)
 80007f6:	2200      	movs	r2, #0
 80007f8:	701a      	strb	r2, [r3, #0]
	}
}
 80007fa:	bf00      	nop
 80007fc:	46bd      	mov	sp, r7
 80007fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000802:	4770      	bx	lr
 8000804:	2000017f 	.word	0x2000017f

08000808 <get_char>:

// Get single character from the reception buffer
uint8_t get_char()
{
 8000808:	b580      	push	{r7, lr}
 800080a:	b082      	sub	sp, #8
 800080c:	af00      	add	r7, sp, #0
	uint8_t tmp;

	tmp = rx_buffer[rx_busy];
 800080e:	4b07      	ldr	r3, [pc, #28]	; (800082c <get_char+0x24>)
 8000810:	781b      	ldrb	r3, [r3, #0]
 8000812:	b2db      	uxtb	r3, r3
 8000814:	461a      	mov	r2, r3
 8000816:	4b06      	ldr	r3, [pc, #24]	; (8000830 <get_char+0x28>)
 8000818:	5c9b      	ldrb	r3, [r3, r2]
 800081a:	71fb      	strb	r3, [r7, #7]
	increase_rx_busy();
 800081c:	f7ff ffae 	bl	800077c <increase_rx_busy>
	return tmp;
 8000820:	79fb      	ldrb	r3, [r7, #7]
}
 8000822:	4618      	mov	r0, r3
 8000824:	3708      	adds	r7, #8
 8000826:	46bd      	mov	sp, r7
 8000828:	bd80      	pop	{r7, pc}
 800082a:	bf00      	nop
 800082c:	2000014b 	.word	0x2000014b
 8000830:	20000118 	.word	0x20000118

08000834 <get_message>:

// Get message from the reception buffer
uint16_t get_message(char *array)
{
 8000834:	b590      	push	{r4, r7, lr}
 8000836:	b085      	sub	sp, #20
 8000838:	af00      	add	r7, sp, #0
 800083a:	6078      	str	r0, [r7, #4]
	static uint8_t tmp_arr[BUFFER_LENGTH];
	static uint16_t idx = 0;
	__IO uint16_t message_length = 0;
 800083c:	2300      	movs	r3, #0
 800083e:	81bb      	strh	r3, [r7, #12]

	// Collect data from the reception buffer
	while(rx_has_data() == 1)
 8000840:	e041      	b.n	80008c6 <get_message+0x92>
	{
		tmp_arr[idx] = get_char();
 8000842:	4b26      	ldr	r3, [pc, #152]	; (80008dc <get_message+0xa8>)
 8000844:	881b      	ldrh	r3, [r3, #0]
 8000846:	461c      	mov	r4, r3
 8000848:	f7ff ffde 	bl	8000808 <get_char>
 800084c:	4603      	mov	r3, r0
 800084e:	461a      	mov	r2, r3
 8000850:	4b23      	ldr	r3, [pc, #140]	; (80008e0 <get_message+0xac>)
 8000852:	551a      	strb	r2, [r3, r4]

		if (char_is_endmessage(tmp_arr[idx]))
 8000854:	4b21      	ldr	r3, [pc, #132]	; (80008dc <get_message+0xa8>)
 8000856:	881b      	ldrh	r3, [r3, #0]
 8000858:	461a      	mov	r2, r3
 800085a:	4b21      	ldr	r3, [pc, #132]	; (80008e0 <get_message+0xac>)
 800085c:	5c9b      	ldrb	r3, [r3, r2]
 800085e:	4618      	mov	r0, r3
 8000860:	f7ff ff4a 	bl	80006f8 <char_is_endmessage>
 8000864:	4603      	mov	r3, r0
 8000866:	2b00      	cmp	r3, #0
 8000868:	d021      	beq.n	80008ae <get_message+0x7a>
		{
			// Set character at endmessage index to null
			tmp_arr[idx] = '\0';
 800086a:	4b1c      	ldr	r3, [pc, #112]	; (80008dc <get_message+0xa8>)
 800086c:	881b      	ldrh	r3, [r3, #0]
 800086e:	461a      	mov	r2, r3
 8000870:	4b1b      	ldr	r3, [pc, #108]	; (80008e0 <get_message+0xac>)
 8000872:	2100      	movs	r1, #0
 8000874:	5499      	strb	r1, [r3, r2]

			// Assign collected data to passed array
			for (uint8_t i=0; i<idx; i++)
 8000876:	2300      	movs	r3, #0
 8000878:	73fb      	strb	r3, [r7, #15]
 800087a:	e009      	b.n	8000890 <get_message+0x5c>
			{
				array[i] = tmp_arr[i];
 800087c:	7bfa      	ldrb	r2, [r7, #15]
 800087e:	7bfb      	ldrb	r3, [r7, #15]
 8000880:	6879      	ldr	r1, [r7, #4]
 8000882:	440b      	add	r3, r1
 8000884:	4916      	ldr	r1, [pc, #88]	; (80008e0 <get_message+0xac>)
 8000886:	5c8a      	ldrb	r2, [r1, r2]
 8000888:	701a      	strb	r2, [r3, #0]
			for (uint8_t i=0; i<idx; i++)
 800088a:	7bfb      	ldrb	r3, [r7, #15]
 800088c:	3301      	adds	r3, #1
 800088e:	73fb      	strb	r3, [r7, #15]
 8000890:	7bfb      	ldrb	r3, [r7, #15]
 8000892:	b29a      	uxth	r2, r3
 8000894:	4b11      	ldr	r3, [pc, #68]	; (80008dc <get_message+0xa8>)
 8000896:	881b      	ldrh	r3, [r3, #0]
 8000898:	429a      	cmp	r2, r3
 800089a:	d3ef      	bcc.n	800087c <get_message+0x48>
			}

			message_length = idx;
 800089c:	4b0f      	ldr	r3, [pc, #60]	; (80008dc <get_message+0xa8>)
 800089e:	881b      	ldrh	r3, [r3, #0]
 80008a0:	81bb      	strh	r3, [r7, #12]
			idx = 0;
 80008a2:	4b0e      	ldr	r3, [pc, #56]	; (80008dc <get_message+0xa8>)
 80008a4:	2200      	movs	r2, #0
 80008a6:	801a      	strh	r2, [r3, #0]
			return message_length;
 80008a8:	89bb      	ldrh	r3, [r7, #12]
 80008aa:	b29b      	uxth	r3, r3
 80008ac:	e011      	b.n	80008d2 <get_message+0x9e>
		}
		else
		{
			idx++;
 80008ae:	4b0b      	ldr	r3, [pc, #44]	; (80008dc <get_message+0xa8>)
 80008b0:	881b      	ldrh	r3, [r3, #0]
 80008b2:	3301      	adds	r3, #1
 80008b4:	b29a      	uxth	r2, r3
 80008b6:	4b09      	ldr	r3, [pc, #36]	; (80008dc <get_message+0xa8>)
 80008b8:	801a      	strh	r2, [r3, #0]
			if(idx>BUFFER_LENGTH) return 0;
 80008ba:	4b08      	ldr	r3, [pc, #32]	; (80008dc <get_message+0xa8>)
 80008bc:	881b      	ldrh	r3, [r3, #0]
 80008be:	2b32      	cmp	r3, #50	; 0x32
 80008c0:	d901      	bls.n	80008c6 <get_message+0x92>
 80008c2:	2300      	movs	r3, #0
 80008c4:	e005      	b.n	80008d2 <get_message+0x9e>
	while(rx_has_data() == 1)
 80008c6:	f7ff ff2b 	bl	8000720 <rx_has_data>
 80008ca:	4603      	mov	r3, r0
 80008cc:	2b01      	cmp	r3, #1
 80008ce:	d0b8      	beq.n	8000842 <get_message+0xe>
		}
	}
	return 0;
 80008d0:	2300      	movs	r3, #0
}
 80008d2:	4618      	mov	r0, r3
 80008d4:	3714      	adds	r7, #20
 80008d6:	46bd      	mov	sp, r7
 80008d8:	bd90      	pop	{r4, r7, pc}
 80008da:	bf00      	nop
 80008dc:	2000022e 	.word	0x2000022e
 80008e0:	20000230 	.word	0x20000230

080008e4 <send_response>:

// Send response from STM
void send_response(char *message, ...)
{
 80008e4:	b40f      	push	{r0, r1, r2, r3}
 80008e6:	b590      	push	{r4, r7, lr}
 80008e8:	b091      	sub	sp, #68	; 0x44
 80008ea:	af00      	add	r7, sp, #0
	// Store STM return message
	char response[BUFFER_LENGTH];
	uint16_t idx;

	va_list arglist;
	va_start(arglist, message);
 80008ec:	f107 0354 	add.w	r3, r7, #84	; 0x54
 80008f0:	607b      	str	r3, [r7, #4]
	vsprintf(response, message, arglist);
 80008f2:	f107 0308 	add.w	r3, r7, #8
 80008f6:	687a      	ldr	r2, [r7, #4]
 80008f8:	6d39      	ldr	r1, [r7, #80]	; 0x50
 80008fa:	4618      	mov	r0, r3
 80008fc:	f004 f9d6 	bl	8004cac <vsiprintf>
	va_end(arglist);

	// Set index to the first empty space in transmission buffer
	idx = tx_empty;
 8000900:	4b27      	ldr	r3, [pc, #156]	; (80009a0 <send_response+0xbc>)
 8000902:	781b      	ldrb	r3, [r3, #0]
 8000904:	b2db      	uxtb	r3, r3
 8000906:	87fb      	strh	r3, [r7, #62]	; 0x3e

	// Send response to the transmission buffer
	for (uint16_t i=0; i<strlen(response); i++)
 8000908:	2300      	movs	r3, #0
 800090a:	87bb      	strh	r3, [r7, #60]	; 0x3c
 800090c:	e012      	b.n	8000934 <send_response+0x50>
	{
		tx_buffer[idx] = response[i];
 800090e:	8fba      	ldrh	r2, [r7, #60]	; 0x3c
 8000910:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 8000912:	3240      	adds	r2, #64	; 0x40
 8000914:	443a      	add	r2, r7
 8000916:	f812 1c38 	ldrb.w	r1, [r2, #-56]
 800091a:	4a22      	ldr	r2, [pc, #136]	; (80009a4 <send_response+0xc0>)
 800091c:	54d1      	strb	r1, [r2, r3]
		idx++;
 800091e:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 8000920:	3301      	adds	r3, #1
 8000922:	87fb      	strh	r3, [r7, #62]	; 0x3e

		if (idx >= BUFFER_LENGTH)
 8000924:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 8000926:	2b31      	cmp	r3, #49	; 0x31
 8000928:	d901      	bls.n	800092e <send_response+0x4a>
			idx = 0;
 800092a:	2300      	movs	r3, #0
 800092c:	87fb      	strh	r3, [r7, #62]	; 0x3e
	for (uint16_t i=0; i<strlen(response); i++)
 800092e:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8000930:	3301      	adds	r3, #1
 8000932:	87bb      	strh	r3, [r7, #60]	; 0x3c
 8000934:	8fbc      	ldrh	r4, [r7, #60]	; 0x3c
 8000936:	f107 0308 	add.w	r3, r7, #8
 800093a:	4618      	mov	r0, r3
 800093c:	f7ff fc80 	bl	8000240 <strlen>
 8000940:	4603      	mov	r3, r0
 8000942:	429c      	cmp	r4, r3
 8000944:	d3e3      	bcc.n	800090e <send_response+0x2a>
  __ASM volatile ("cpsid i" : : : "memory");
 8000946:	b672      	cpsid	i
}
 8000948:	bf00      	nop
	}
	__disable_irq();

	// Check if there is no more data to transmit
	if (tx_has_data() == 0 && (__HAL_UART_GET_FLAG(&huart3, UART_FLAG_TXE) == SET))
 800094a:	f7ff ff2f 	bl	80007ac <tx_has_data>
 800094e:	4603      	mov	r3, r0
 8000950:	2b00      	cmp	r3, #0
 8000952:	d118      	bne.n	8000986 <send_response+0xa2>
 8000954:	4b14      	ldr	r3, [pc, #80]	; (80009a8 <send_response+0xc4>)
 8000956:	681b      	ldr	r3, [r3, #0]
 8000958:	69db      	ldr	r3, [r3, #28]
 800095a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800095e:	2b80      	cmp	r3, #128	; 0x80
 8000960:	d111      	bne.n	8000986 <send_response+0xa2>
	{
		tx_empty = idx;
 8000962:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 8000964:	b2da      	uxtb	r2, r3
 8000966:	4b0e      	ldr	r3, [pc, #56]	; (80009a0 <send_response+0xbc>)
 8000968:	701a      	strb	r2, [r3, #0]
		HAL_UART_Transmit_IT(&huart3, &tx_buffer[tx_busy], 1);
 800096a:	4b10      	ldr	r3, [pc, #64]	; (80009ac <send_response+0xc8>)
 800096c:	781b      	ldrb	r3, [r3, #0]
 800096e:	b2db      	uxtb	r3, r3
 8000970:	461a      	mov	r2, r3
 8000972:	4b0c      	ldr	r3, [pc, #48]	; (80009a4 <send_response+0xc0>)
 8000974:	4413      	add	r3, r2
 8000976:	2201      	movs	r2, #1
 8000978:	4619      	mov	r1, r3
 800097a:	480b      	ldr	r0, [pc, #44]	; (80009a8 <send_response+0xc4>)
 800097c:	f002 fd4c 	bl	8003418 <HAL_UART_Transmit_IT>
		increase_tx_busy();
 8000980:	f7ff ff2a 	bl	80007d8 <increase_tx_busy>
 8000984:	e003      	b.n	800098e <send_response+0xaa>
	}
	else
		tx_empty = idx;
 8000986:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 8000988:	b2da      	uxtb	r2, r3
 800098a:	4b05      	ldr	r3, [pc, #20]	; (80009a0 <send_response+0xbc>)
 800098c:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 800098e:	b662      	cpsie	i
}
 8000990:	bf00      	nop

	__enable_irq();
}
 8000992:	bf00      	nop
 8000994:	3744      	adds	r7, #68	; 0x44
 8000996:	46bd      	mov	sp, r7
 8000998:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
 800099c:	b004      	add	sp, #16
 800099e:	4770      	bx	lr
 80009a0:	2000017e 	.word	0x2000017e
 80009a4:	2000014c 	.word	0x2000014c
 80009a8:	2000008c 	.word	0x2000008c
 80009ac:	2000017f 	.word	0x2000017f

080009b0 <turn_on_led>:

void turn_on_led()
{
 80009b0:	b580      	push	{r7, lr}
 80009b2:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LED_Blue_GPIO_Port, LED_Blue_Pin, GPIO_PIN_SET);
 80009b4:	2201      	movs	r2, #1
 80009b6:	2180      	movs	r1, #128	; 0x80
 80009b8:	4802      	ldr	r0, [pc, #8]	; (80009c4 <turn_on_led+0x14>)
 80009ba:	f001 fbef 	bl	800219c <HAL_GPIO_WritePin>
}
 80009be:	bf00      	nop
 80009c0:	bd80      	pop	{r7, pc}
 80009c2:	bf00      	nop
 80009c4:	40020400 	.word	0x40020400

080009c8 <turn_off_led>:

void turn_off_led()
{
 80009c8:	b580      	push	{r7, lr}
 80009ca:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LED_Blue_GPIO_Port, LED_Blue_Pin, GPIO_PIN_RESET);
 80009cc:	2200      	movs	r2, #0
 80009ce:	2180      	movs	r1, #128	; 0x80
 80009d0:	4802      	ldr	r0, [pc, #8]	; (80009dc <turn_off_led+0x14>)
 80009d2:	f001 fbe3 	bl	800219c <HAL_GPIO_WritePin>
}
 80009d6:	bf00      	nop
 80009d8:	bd80      	pop	{r7, pc}
 80009da:	bf00      	nop
 80009dc:	40020400 	.word	0x40020400

080009e0 <calculate_delay>:

uint16_t calculate_delay(uint8_t blink_hz)
{
 80009e0:	b580      	push	{r7, lr}
 80009e2:	b084      	sub	sp, #16
 80009e4:	af00      	add	r7, sp, #0
 80009e6:	4603      	mov	r3, r0
 80009e8:	71fb      	strb	r3, [r7, #7]
	float delay_f = 1000.0;
 80009ea:	4b13      	ldr	r3, [pc, #76]	; (8000a38 <calculate_delay+0x58>)
 80009ec:	60fb      	str	r3, [r7, #12]
	delay_f = delay_f / blink_hz;
 80009ee:	79fb      	ldrb	r3, [r7, #7]
 80009f0:	ee07 3a90 	vmov	s15, r3
 80009f4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80009f8:	edd7 6a03 	vldr	s13, [r7, #12]
 80009fc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000a00:	edc7 7a03 	vstr	s15, [r7, #12]
	delay_f = ceil(delay_f);
 8000a04:	edd7 7a03 	vldr	s15, [r7, #12]
 8000a08:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8000a0c:	eeb0 0b47 	vmov.f64	d0, d7
 8000a10:	f004 fda6 	bl	8005560 <ceil>
 8000a14:	eeb0 7b40 	vmov.f64	d7, d0
 8000a18:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8000a1c:	edc7 7a03 	vstr	s15, [r7, #12]
	uint16_t delay_ms = (uint16_t)delay_f;
 8000a20:	edd7 7a03 	vldr	s15, [r7, #12]
 8000a24:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000a28:	ee17 3a90 	vmov	r3, s15
 8000a2c:	817b      	strh	r3, [r7, #10]
	return delay_ms;
 8000a2e:	897b      	ldrh	r3, [r7, #10]
}
 8000a30:	4618      	mov	r0, r3
 8000a32:	3710      	adds	r7, #16
 8000a34:	46bd      	mov	sp, r7
 8000a36:	bd80      	pop	{r7, pc}
 8000a38:	447a0000 	.word	0x447a0000

08000a3c <validate_command>:

uint8_t validate_command(char *single_command_message)
{
 8000a3c:	b5b0      	push	{r4, r5, r7, lr}
 8000a3e:	b092      	sub	sp, #72	; 0x48
 8000a40:	af00      	add	r7, sp, #0
 8000a42:	6078      	str	r0, [r7, #4]
	uint8_t command_valid = 0;
 8000a44:	2300      	movs	r3, #0
 8000a46:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47

	// Command template arrays
	char led_on[] = "LED[ON]";
 8000a4a:	4a46      	ldr	r2, [pc, #280]	; (8000b64 <validate_command+0x128>)
 8000a4c:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8000a50:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000a54:	e883 0003 	stmia.w	r3, {r0, r1}
	char led_off[] = "LED[OFF]";
 8000a58:	4a43      	ldr	r2, [pc, #268]	; (8000b68 <validate_command+0x12c>)
 8000a5a:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8000a5e:	ca07      	ldmia	r2, {r0, r1, r2}
 8000a60:	c303      	stmia	r3!, {r0, r1}
 8000a62:	701a      	strb	r2, [r3, #0]
	char led_blink[] = "LED[BLINK,X]";
 8000a64:	4b41      	ldr	r3, [pc, #260]	; (8000b6c <validate_command+0x130>)
 8000a66:	f107 0420 	add.w	r4, r7, #32
 8000a6a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000a6c:	c407      	stmia	r4!, {r0, r1, r2}
 8000a6e:	7023      	strb	r3, [r4, #0]
	char insert_delay[] = "INSERT[DELAY,XXXX]";
 8000a70:	4b3f      	ldr	r3, [pc, #252]	; (8000b70 <validate_command+0x134>)
 8000a72:	f107 040c 	add.w	r4, r7, #12
 8000a76:	461d      	mov	r5, r3
 8000a78:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000a7a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000a7c:	682b      	ldr	r3, [r5, #0]
 8000a7e:	461a      	mov	r2, r3
 8000a80:	8022      	strh	r2, [r4, #0]
 8000a82:	3402      	adds	r4, #2
 8000a84:	0c1b      	lsrs	r3, r3, #16
 8000a86:	7023      	strb	r3, [r4, #0]

	// Compare command with templates
	if (strncmp(single_command_message, led_on, sizeof(led_on)) == 0)
 8000a88:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8000a8c:	2208      	movs	r2, #8
 8000a8e:	4619      	mov	r1, r3
 8000a90:	6878      	ldr	r0, [r7, #4]
 8000a92:	f004 f854 	bl	8004b3e <strncmp>
 8000a96:	4603      	mov	r3, r0
 8000a98:	2b00      	cmp	r3, #0
 8000a9a:	d103      	bne.n	8000aa4 <validate_command+0x68>
	{
		command_valid = 1;
 8000a9c:	2301      	movs	r3, #1
 8000a9e:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 8000aa2:	e059      	b.n	8000b58 <validate_command+0x11c>
	}
	else if (strncmp(single_command_message, led_off, sizeof(led_off)) == 0)
 8000aa4:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8000aa8:	2209      	movs	r2, #9
 8000aaa:	4619      	mov	r1, r3
 8000aac:	6878      	ldr	r0, [r7, #4]
 8000aae:	f004 f846 	bl	8004b3e <strncmp>
 8000ab2:	4603      	mov	r3, r0
 8000ab4:	2b00      	cmp	r3, #0
 8000ab6:	d103      	bne.n	8000ac0 <validate_command+0x84>
	{
		command_valid = 1;
 8000ab8:	2301      	movs	r3, #1
 8000aba:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 8000abe:	e04b      	b.n	8000b58 <validate_command+0x11c>
	}
	else if (strncmp(single_command_message, led_blink, sizeof(led_blink)-3) == 0)
 8000ac0:	f107 0320 	add.w	r3, r7, #32
 8000ac4:	220a      	movs	r2, #10
 8000ac6:	4619      	mov	r1, r3
 8000ac8:	6878      	ldr	r0, [r7, #4]
 8000aca:	f004 f838 	bl	8004b3e <strncmp>
 8000ace:	4603      	mov	r3, r0
 8000ad0:	2b00      	cmp	r3, #0
 8000ad2:	d111      	bne.n	8000af8 <validate_command+0xbc>
	{
		if ((single_command_message[10] >= 0x30 && single_command_message[10] <= 0x39) && single_command[11] == ']')
 8000ad4:	687b      	ldr	r3, [r7, #4]
 8000ad6:	330a      	adds	r3, #10
 8000ad8:	781b      	ldrb	r3, [r3, #0]
 8000ada:	2b2f      	cmp	r3, #47	; 0x2f
 8000adc:	d93c      	bls.n	8000b58 <validate_command+0x11c>
 8000ade:	687b      	ldr	r3, [r7, #4]
 8000ae0:	330a      	adds	r3, #10
 8000ae2:	781b      	ldrb	r3, [r3, #0]
 8000ae4:	2b39      	cmp	r3, #57	; 0x39
 8000ae6:	d837      	bhi.n	8000b58 <validate_command+0x11c>
 8000ae8:	4b22      	ldr	r3, [pc, #136]	; (8000b74 <validate_command+0x138>)
 8000aea:	7adb      	ldrb	r3, [r3, #11]
 8000aec:	2b5d      	cmp	r3, #93	; 0x5d
 8000aee:	d133      	bne.n	8000b58 <validate_command+0x11c>
			command_valid = 1;
 8000af0:	2301      	movs	r3, #1
 8000af2:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 8000af6:	e02f      	b.n	8000b58 <validate_command+0x11c>
	}
	else if (strncmp(single_command_message, insert_delay, sizeof(insert_delay)-6) == 0)
 8000af8:	f107 030c 	add.w	r3, r7, #12
 8000afc:	220d      	movs	r2, #13
 8000afe:	4619      	mov	r1, r3
 8000b00:	6878      	ldr	r0, [r7, #4]
 8000b02:	f004 f81c 	bl	8004b3e <strncmp>
 8000b06:	4603      	mov	r3, r0
 8000b08:	2b00      	cmp	r3, #0
 8000b0a:	d125      	bne.n	8000b58 <validate_command+0x11c>
	{
		for (uint8_t y=0; y<4; y++)
 8000b0c:	2300      	movs	r3, #0
 8000b0e:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
 8000b12:	e01d      	b.n	8000b50 <validate_command+0x114>
			if ((single_command_message[12+y] >= 0x30 && single_command_message[12+y] <= 0x39) && single_command[17] == ']')
 8000b14:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 8000b18:	330c      	adds	r3, #12
 8000b1a:	461a      	mov	r2, r3
 8000b1c:	687b      	ldr	r3, [r7, #4]
 8000b1e:	4413      	add	r3, r2
 8000b20:	781b      	ldrb	r3, [r3, #0]
 8000b22:	2b2f      	cmp	r3, #47	; 0x2f
 8000b24:	d90f      	bls.n	8000b46 <validate_command+0x10a>
 8000b26:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 8000b2a:	330c      	adds	r3, #12
 8000b2c:	461a      	mov	r2, r3
 8000b2e:	687b      	ldr	r3, [r7, #4]
 8000b30:	4413      	add	r3, r2
 8000b32:	781b      	ldrb	r3, [r3, #0]
 8000b34:	2b39      	cmp	r3, #57	; 0x39
 8000b36:	d806      	bhi.n	8000b46 <validate_command+0x10a>
 8000b38:	4b0e      	ldr	r3, [pc, #56]	; (8000b74 <validate_command+0x138>)
 8000b3a:	7c5b      	ldrb	r3, [r3, #17]
 8000b3c:	2b5d      	cmp	r3, #93	; 0x5d
 8000b3e:	d102      	bne.n	8000b46 <validate_command+0x10a>
				command_valid = 1;
 8000b40:	2301      	movs	r3, #1
 8000b42:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
		for (uint8_t y=0; y<4; y++)
 8000b46:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 8000b4a:	3301      	adds	r3, #1
 8000b4c:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
 8000b50:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 8000b54:	2b03      	cmp	r3, #3
 8000b56:	d9dd      	bls.n	8000b14 <validate_command+0xd8>
	}

	return command_valid;
 8000b58:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
}
 8000b5c:	4618      	mov	r0, r3
 8000b5e:	3748      	adds	r7, #72	; 0x48
 8000b60:	46bd      	mov	sp, r7
 8000b62:	bdb0      	pop	{r4, r5, r7, pc}
 8000b64:	08005668 	.word	0x08005668
 8000b68:	08005670 	.word	0x08005670
 8000b6c:	0800567c 	.word	0x0800567c
 8000b70:	0800568c 	.word	0x0800568c
 8000b74:	200001f4 	.word	0x200001f4

08000b78 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000b78:	b5b0      	push	{r4, r5, r7, lr}
 8000b7a:	b0b0      	sub	sp, #192	; 0xc0
 8000b7c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */

  /* USER CODE END 1 */

  /* MPU Configuration--------------------------------------------------------*/
  MPU_Config();
 8000b7e:	f000 fd5d 	bl	800163c <MPU_Config>

  /* Enable I-Cache---------------------------------------------------------*/
  SCB_EnableICache();
 8000b82:	f7ff fd37 	bl	80005f4 <SCB_EnableICache>

  /* Enable D-Cache---------------------------------------------------------*/
  SCB_EnableDCache();
 8000b86:	f7ff fd5b 	bl	8000640 <SCB_EnableDCache>

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000b8a:	f000 feba 	bl	8001902 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000b8e:	f000 fc29 	bl	80013e4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000b92:	f000 fcb3 	bl	80014fc <MX_GPIO_Init>
  MX_USART3_UART_Init();
 8000b96:	f000 fc81 	bl	800149c <MX_USART3_UART_Init>
  /* USER CODE BEGIN 2 */
  HAL_UART_Receive_IT(&huart3, &character, 1);
 8000b9a:	2201      	movs	r2, #1
 8000b9c:	49ae      	ldr	r1, [pc, #696]	; (8000e58 <main+0x2e0>)
 8000b9e:	48af      	ldr	r0, [pc, #700]	; (8000e5c <main+0x2e4>)
 8000ba0:	f002 fc98 	bl	80034d4 <HAL_UART_Receive_IT>
  __IO uint16_t param_length;
  static uint16_t command_length;

  // LED command parameters
  __IO uint8_t led_action;
  char on_cmd[] = "ON";
 8000ba4:	4aae      	ldr	r2, [pc, #696]	; (8000e60 <main+0x2e8>)
 8000ba6:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 8000baa:	6812      	ldr	r2, [r2, #0]
 8000bac:	4611      	mov	r1, r2
 8000bae:	8019      	strh	r1, [r3, #0]
 8000bb0:	3302      	adds	r3, #2
 8000bb2:	0c12      	lsrs	r2, r2, #16
 8000bb4:	701a      	strb	r2, [r3, #0]
  char off_cmd[] = "OFF";
 8000bb6:	4bab      	ldr	r3, [pc, #684]	; (8000e64 <main+0x2ec>)
 8000bb8:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  char blink_cmd[] = "BLINK,";
 8000bbc:	4aaa      	ldr	r2, [pc, #680]	; (8000e68 <main+0x2f0>)
 8000bbe:	f107 0394 	add.w	r3, r7, #148	; 0x94
 8000bc2:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000bc6:	6018      	str	r0, [r3, #0]
 8000bc8:	3304      	adds	r3, #4
 8000bca:	8019      	strh	r1, [r3, #0]
 8000bcc:	3302      	adds	r3, #2
 8000bce:	0c0a      	lsrs	r2, r1, #16
 8000bd0:	701a      	strb	r2, [r3, #0]

  // INSERT command parameters
  char delay_cmd[] = "DELAY,";
 8000bd2:	4aa6      	ldr	r2, [pc, #664]	; (8000e6c <main+0x2f4>)
 8000bd4:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 8000bd8:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000bdc:	6018      	str	r0, [r3, #0]
 8000bde:	3304      	adds	r3, #4
 8000be0:	8019      	strh	r1, [r3, #0]
 8000be2:	3302      	adds	r3, #2
 8000be4:	0c0a      	lsrs	r2, r1, #16
 8000be6:	701a      	strb	r2, [r3, #0]

  // Error messages
  char invalid_command[] = "Error: Command not found\r\n";
 8000be8:	4ba1      	ldr	r3, [pc, #644]	; (8000e70 <main+0x2f8>)
 8000bea:	f107 0470 	add.w	r4, r7, #112	; 0x70
 8000bee:	461d      	mov	r5, r3
 8000bf0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000bf2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000bf4:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000bf8:	c403      	stmia	r4!, {r0, r1}
 8000bfa:	8022      	strh	r2, [r4, #0]
 8000bfc:	3402      	adds	r4, #2
 8000bfe:	0c13      	lsrs	r3, r2, #16
 8000c00:	7023      	strb	r3, [r4, #0]
  char missing_separator[] = "Error: No command separator found\r\n";
 8000c02:	4b9c      	ldr	r3, [pc, #624]	; (8000e74 <main+0x2fc>)
 8000c04:	f107 044c 	add.w	r4, r7, #76	; 0x4c
 8000c08:	461d      	mov	r5, r3
 8000c0a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000c0c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000c0e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000c10:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000c12:	682b      	ldr	r3, [r5, #0]
 8000c14:	6023      	str	r3, [r4, #0]

  while (1)
  {
	if (character == '\n' || character == '\r')
 8000c16:	4b90      	ldr	r3, [pc, #576]	; (8000e58 <main+0x2e0>)
 8000c18:	781b      	ldrb	r3, [r3, #0]
 8000c1a:	2b0a      	cmp	r3, #10
 8000c1c:	d003      	beq.n	8000c26 <main+0xae>
 8000c1e:	4b8e      	ldr	r3, [pc, #568]	; (8000e58 <main+0x2e0>)
 8000c20:	781b      	ldrb	r3, [r3, #0]
 8000c22:	2b0d      	cmp	r3, #13
 8000c24:	d106      	bne.n	8000c34 <main+0xbc>
	{
		message_length = get_message(message);
 8000c26:	4894      	ldr	r0, [pc, #592]	; (8000e78 <main+0x300>)
 8000c28:	f7ff fe04 	bl	8000834 <get_message>
 8000c2c:	4603      	mov	r3, r0
 8000c2e:	b2da      	uxtb	r2, r3
 8000c30:	4b92      	ldr	r3, [pc, #584]	; (8000e7c <main+0x304>)
 8000c32:	701a      	strb	r2, [r3, #0]
	}

	if (message_length > 0)
 8000c34:	4b91      	ldr	r3, [pc, #580]	; (8000e7c <main+0x304>)
 8000c36:	781b      	ldrb	r3, [r3, #0]
 8000c38:	b2db      	uxtb	r3, r3
 8000c3a:	2b00      	cmp	r3, #0
 8000c3c:	f000 839b 	beq.w	8001376 <main+0x7fe>
	{
		for (uint8_t i=0; i<message_length; i++)
 8000c40:	2300      	movs	r3, #0
 8000c42:	f887 30bb 	strb.w	r3, [r7, #187]	; 0xbb
 8000c46:	e38e      	b.n	8001366 <main+0x7ee>
		{
			// Check for command separator character
			command_separator = strchr(message, ';');
 8000c48:	213b      	movs	r1, #59	; 0x3b
 8000c4a:	488b      	ldr	r0, [pc, #556]	; (8000e78 <main+0x300>)
 8000c4c:	f003 ff6a 	bl	8004b24 <strchr>
 8000c50:	4603      	mov	r3, r0
 8000c52:	4a8b      	ldr	r2, [pc, #556]	; (8000e80 <main+0x308>)
 8000c54:	6013      	str	r3, [r2, #0]

			// If separator char was not found
			if (command_separator == NULL)
 8000c56:	4b8a      	ldr	r3, [pc, #552]	; (8000e80 <main+0x308>)
 8000c58:	681b      	ldr	r3, [r3, #0]
 8000c5a:	2b00      	cmp	r3, #0
 8000c5c:	d111      	bne.n	8000c82 <main+0x10a>
			{
				while (i < message_length)
 8000c5e:	e004      	b.n	8000c6a <main+0xf2>
					i++;
 8000c60:	f897 30bb 	ldrb.w	r3, [r7, #187]	; 0xbb
 8000c64:	3301      	adds	r3, #1
 8000c66:	f887 30bb 	strb.w	r3, [r7, #187]	; 0xbb
				while (i < message_length)
 8000c6a:	4b84      	ldr	r3, [pc, #528]	; (8000e7c <main+0x304>)
 8000c6c:	781b      	ldrb	r3, [r3, #0]
 8000c6e:	b2db      	uxtb	r3, r3
 8000c70:	f897 20bb 	ldrb.w	r2, [r7, #187]	; 0xbb
 8000c74:	429a      	cmp	r2, r3
 8000c76:	d3f3      	bcc.n	8000c60 <main+0xe8>
				send_response(missing_separator);
 8000c78:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8000c7c:	4618      	mov	r0, r3
 8000c7e:	f7ff fe31 	bl	80008e4 <send_response>
			}

			// Enter the switch statement when first character is found
			if ((sw_state == 0 && message[i] == 'L') || (sw_state == 0 && message[i] == 'I'))
 8000c82:	4b80      	ldr	r3, [pc, #512]	; (8000e84 <main+0x30c>)
 8000c84:	781b      	ldrb	r3, [r3, #0]
 8000c86:	b2db      	uxtb	r3, r3
 8000c88:	2b00      	cmp	r3, #0
 8000c8a:	d105      	bne.n	8000c98 <main+0x120>
 8000c8c:	f897 30bb 	ldrb.w	r3, [r7, #187]	; 0xbb
 8000c90:	4a79      	ldr	r2, [pc, #484]	; (8000e78 <main+0x300>)
 8000c92:	5cd3      	ldrb	r3, [r2, r3]
 8000c94:	2b4c      	cmp	r3, #76	; 0x4c
 8000c96:	d00a      	beq.n	8000cae <main+0x136>
 8000c98:	4b7a      	ldr	r3, [pc, #488]	; (8000e84 <main+0x30c>)
 8000c9a:	781b      	ldrb	r3, [r3, #0]
 8000c9c:	b2db      	uxtb	r3, r3
 8000c9e:	2b00      	cmp	r3, #0
 8000ca0:	d109      	bne.n	8000cb6 <main+0x13e>
 8000ca2:	f897 30bb 	ldrb.w	r3, [r7, #187]	; 0xbb
 8000ca6:	4a74      	ldr	r2, [pc, #464]	; (8000e78 <main+0x300>)
 8000ca8:	5cd3      	ldrb	r3, [r2, r3]
 8000caa:	2b49      	cmp	r3, #73	; 0x49
 8000cac:	d103      	bne.n	8000cb6 <main+0x13e>
				sw_state = 1;
 8000cae:	4b75      	ldr	r3, [pc, #468]	; (8000e84 <main+0x30c>)
 8000cb0:	2201      	movs	r2, #1
 8000cb2:	701a      	strb	r2, [r3, #0]
 8000cb4:	e019      	b.n	8000cea <main+0x172>
			else if (sw_state == 0 && (message[i] != ';' && message[i] != '#' && message[i] != ','))
 8000cb6:	4b73      	ldr	r3, [pc, #460]	; (8000e84 <main+0x30c>)
 8000cb8:	781b      	ldrb	r3, [r3, #0]
 8000cba:	b2db      	uxtb	r3, r3
 8000cbc:	2b00      	cmp	r3, #0
 8000cbe:	d114      	bne.n	8000cea <main+0x172>
 8000cc0:	f897 30bb 	ldrb.w	r3, [r7, #187]	; 0xbb
 8000cc4:	4a6c      	ldr	r2, [pc, #432]	; (8000e78 <main+0x300>)
 8000cc6:	5cd3      	ldrb	r3, [r2, r3]
 8000cc8:	2b3b      	cmp	r3, #59	; 0x3b
 8000cca:	d00e      	beq.n	8000cea <main+0x172>
 8000ccc:	f897 30bb 	ldrb.w	r3, [r7, #187]	; 0xbb
 8000cd0:	4a69      	ldr	r2, [pc, #420]	; (8000e78 <main+0x300>)
 8000cd2:	5cd3      	ldrb	r3, [r2, r3]
 8000cd4:	2b23      	cmp	r3, #35	; 0x23
 8000cd6:	d008      	beq.n	8000cea <main+0x172>
 8000cd8:	f897 30bb 	ldrb.w	r3, [r7, #187]	; 0xbb
 8000cdc:	4a66      	ldr	r2, [pc, #408]	; (8000e78 <main+0x300>)
 8000cde:	5cd3      	ldrb	r3, [r2, r3]
 8000ce0:	2b2c      	cmp	r3, #44	; 0x2c
 8000ce2:	d002      	beq.n	8000cea <main+0x172>
				error_found = 1;
 8000ce4:	4b68      	ldr	r3, [pc, #416]	; (8000e88 <main+0x310>)
 8000ce6:	2201      	movs	r2, #1
 8000ce8:	701a      	strb	r2, [r3, #0]

			switch (sw_state)
 8000cea:	4b66      	ldr	r3, [pc, #408]	; (8000e84 <main+0x30c>)
 8000cec:	781b      	ldrb	r3, [r3, #0]
 8000cee:	b2db      	uxtb	r3, r3
 8000cf0:	3b01      	subs	r3, #1
 8000cf2:	2b04      	cmp	r3, #4
 8000cf4:	f200 82ce 	bhi.w	8001294 <main+0x71c>
 8000cf8:	a201      	add	r2, pc, #4	; (adr r2, 8000d00 <main+0x188>)
 8000cfa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000cfe:	bf00      	nop
 8000d00:	08000d15 	.word	0x08000d15
 8000d04:	08000dab 	.word	0x08000dab
 8000d08:	08000deb 	.word	0x08000deb
 8000d0c:	08000e2b 	.word	0x08000e2b
 8000d10:	08000f01 	.word	0x08000f01
			{
			case 1:
				// Check for remaining command characters
				if (message[i+1] == 'E' && message[i+2] == 'D')
 8000d14:	f897 30bb 	ldrb.w	r3, [r7, #187]	; 0xbb
 8000d18:	3301      	adds	r3, #1
 8000d1a:	4a57      	ldr	r2, [pc, #348]	; (8000e78 <main+0x300>)
 8000d1c:	5cd3      	ldrb	r3, [r2, r3]
 8000d1e:	2b45      	cmp	r3, #69	; 0x45
 8000d20:	d10f      	bne.n	8000d42 <main+0x1ca>
 8000d22:	f897 30bb 	ldrb.w	r3, [r7, #187]	; 0xbb
 8000d26:	3302      	adds	r3, #2
 8000d28:	4a53      	ldr	r2, [pc, #332]	; (8000e78 <main+0x300>)
 8000d2a:	5cd3      	ldrb	r3, [r2, r3]
 8000d2c:	2b44      	cmp	r3, #68	; 0x44
 8000d2e:	d108      	bne.n	8000d42 <main+0x1ca>
				{
					i = i+2;
 8000d30:	f897 30bb 	ldrb.w	r3, [r7, #187]	; 0xbb
 8000d34:	3302      	adds	r3, #2
 8000d36:	f887 30bb 	strb.w	r3, [r7, #187]	; 0xbb
					sw_state = 2;
 8000d3a:	4b52      	ldr	r3, [pc, #328]	; (8000e84 <main+0x30c>)
 8000d3c:	2202      	movs	r2, #2
 8000d3e:	701a      	strb	r2, [r3, #0]
 8000d40:	e032      	b.n	8000da8 <main+0x230>
				}
				else if (message[i+1] == 'N' && message[i+2] == 'S' && message[i+3] == 'E' && message[i+4] == 'R' && message[i+5] == 'T')
 8000d42:	f897 30bb 	ldrb.w	r3, [r7, #187]	; 0xbb
 8000d46:	3301      	adds	r3, #1
 8000d48:	4a4b      	ldr	r2, [pc, #300]	; (8000e78 <main+0x300>)
 8000d4a:	5cd3      	ldrb	r3, [r2, r3]
 8000d4c:	2b4e      	cmp	r3, #78	; 0x4e
 8000d4e:	d124      	bne.n	8000d9a <main+0x222>
 8000d50:	f897 30bb 	ldrb.w	r3, [r7, #187]	; 0xbb
 8000d54:	3302      	adds	r3, #2
 8000d56:	4a48      	ldr	r2, [pc, #288]	; (8000e78 <main+0x300>)
 8000d58:	5cd3      	ldrb	r3, [r2, r3]
 8000d5a:	2b53      	cmp	r3, #83	; 0x53
 8000d5c:	d11d      	bne.n	8000d9a <main+0x222>
 8000d5e:	f897 30bb 	ldrb.w	r3, [r7, #187]	; 0xbb
 8000d62:	3303      	adds	r3, #3
 8000d64:	4a44      	ldr	r2, [pc, #272]	; (8000e78 <main+0x300>)
 8000d66:	5cd3      	ldrb	r3, [r2, r3]
 8000d68:	2b45      	cmp	r3, #69	; 0x45
 8000d6a:	d116      	bne.n	8000d9a <main+0x222>
 8000d6c:	f897 30bb 	ldrb.w	r3, [r7, #187]	; 0xbb
 8000d70:	3304      	adds	r3, #4
 8000d72:	4a41      	ldr	r2, [pc, #260]	; (8000e78 <main+0x300>)
 8000d74:	5cd3      	ldrb	r3, [r2, r3]
 8000d76:	2b52      	cmp	r3, #82	; 0x52
 8000d78:	d10f      	bne.n	8000d9a <main+0x222>
 8000d7a:	f897 30bb 	ldrb.w	r3, [r7, #187]	; 0xbb
 8000d7e:	3305      	adds	r3, #5
 8000d80:	4a3d      	ldr	r2, [pc, #244]	; (8000e78 <main+0x300>)
 8000d82:	5cd3      	ldrb	r3, [r2, r3]
 8000d84:	2b54      	cmp	r3, #84	; 0x54
 8000d86:	d108      	bne.n	8000d9a <main+0x222>
				{
					i = i+5;
 8000d88:	f897 30bb 	ldrb.w	r3, [r7, #187]	; 0xbb
 8000d8c:	3305      	adds	r3, #5
 8000d8e:	f887 30bb 	strb.w	r3, [r7, #187]	; 0xbb
					sw_state = 2;
 8000d92:	4b3c      	ldr	r3, [pc, #240]	; (8000e84 <main+0x30c>)
 8000d94:	2202      	movs	r2, #2
 8000d96:	701a      	strb	r2, [r3, #0]
 8000d98:	e006      	b.n	8000da8 <main+0x230>
				}
				else
				{
					error_found = 1;
 8000d9a:	4b3b      	ldr	r3, [pc, #236]	; (8000e88 <main+0x310>)
 8000d9c:	2201      	movs	r2, #1
 8000d9e:	701a      	strb	r2, [r3, #0]
					sw_state = 0;
 8000da0:	4b38      	ldr	r3, [pc, #224]	; (8000e84 <main+0x30c>)
 8000da2:	2200      	movs	r2, #0
 8000da4:	701a      	strb	r2, [r3, #0]
				}
				break;
 8000da6:	e275      	b.n	8001294 <main+0x71c>
 8000da8:	e274      	b.n	8001294 <main+0x71c>

			case 2:
				// Get opening bracket index
				open_bracket = strchr(message, '[');
 8000daa:	215b      	movs	r1, #91	; 0x5b
 8000dac:	4832      	ldr	r0, [pc, #200]	; (8000e78 <main+0x300>)
 8000dae:	f003 feb9 	bl	8004b24 <strchr>
 8000db2:	f8c7 00a8 	str.w	r0, [r7, #168]	; 0xa8

				// Reset sw_state if opening bracket was not found
				if (open_bracket == NULL)
 8000db6:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8000dba:	2b00      	cmp	r3, #0
 8000dbc:	d10b      	bne.n	8000dd6 <main+0x25e>
				{
					i = i+1;
 8000dbe:	f897 30bb 	ldrb.w	r3, [r7, #187]	; 0xbb
 8000dc2:	3301      	adds	r3, #1
 8000dc4:	f887 30bb 	strb.w	r3, [r7, #187]	; 0xbb
					error_found = 1;
 8000dc8:	4b2f      	ldr	r3, [pc, #188]	; (8000e88 <main+0x310>)
 8000dca:	2201      	movs	r2, #1
 8000dcc:	701a      	strb	r2, [r3, #0]
					sw_state = 0;
 8000dce:	4b2d      	ldr	r3, [pc, #180]	; (8000e84 <main+0x30c>)
 8000dd0:	2200      	movs	r2, #0
 8000dd2:	701a      	strb	r2, [r3, #0]
				{
					// Get index of the opening bracket
					open_idx = (uint16_t)(open_bracket - message);
					sw_state = 3;
				}
				break;
 8000dd4:	e25e      	b.n	8001294 <main+0x71c>
					open_idx = (uint16_t)(open_bracket - message);
 8000dd6:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8000dda:	4a27      	ldr	r2, [pc, #156]	; (8000e78 <main+0x300>)
 8000ddc:	1a9b      	subs	r3, r3, r2
 8000dde:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
					sw_state = 3;
 8000de2:	4b28      	ldr	r3, [pc, #160]	; (8000e84 <main+0x30c>)
 8000de4:	2203      	movs	r2, #3
 8000de6:	701a      	strb	r2, [r3, #0]
				break;
 8000de8:	e254      	b.n	8001294 <main+0x71c>

			case 3:
				// Get closing bracket index
				close_bracket = strchr(message, ']');
 8000dea:	215d      	movs	r1, #93	; 0x5d
 8000dec:	4822      	ldr	r0, [pc, #136]	; (8000e78 <main+0x300>)
 8000dee:	f003 fe99 	bl	8004b24 <strchr>
 8000df2:	f8c7 00ac 	str.w	r0, [r7, #172]	; 0xac

				// Reset sw_state if closing bracket was not found
				if (close_bracket == NULL)
 8000df6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8000dfa:	2b00      	cmp	r3, #0
 8000dfc:	d10b      	bne.n	8000e16 <main+0x29e>
				{
					i = i+1;
 8000dfe:	f897 30bb 	ldrb.w	r3, [r7, #187]	; 0xbb
 8000e02:	3301      	adds	r3, #1
 8000e04:	f887 30bb 	strb.w	r3, [r7, #187]	; 0xbb
					error_found = 1;
 8000e08:	4b1f      	ldr	r3, [pc, #124]	; (8000e88 <main+0x310>)
 8000e0a:	2201      	movs	r2, #1
 8000e0c:	701a      	strb	r2, [r3, #0]
					sw_state = 0;
 8000e0e:	4b1d      	ldr	r3, [pc, #116]	; (8000e84 <main+0x30c>)
 8000e10:	2200      	movs	r2, #0
 8000e12:	701a      	strb	r2, [r3, #0]
				{
					// Get index of closing bracket
					close_idx = (uint16_t)(close_bracket - message);
					sw_state = 4;
				}
				break;
 8000e14:	e23e      	b.n	8001294 <main+0x71c>
					close_idx = (uint16_t)(close_bracket - message);
 8000e16:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8000e1a:	4a17      	ldr	r2, [pc, #92]	; (8000e78 <main+0x300>)
 8000e1c:	1a9b      	subs	r3, r3, r2
 8000e1e:	f8a7 30bc 	strh.w	r3, [r7, #188]	; 0xbc
					sw_state = 4;
 8000e22:	4b18      	ldr	r3, [pc, #96]	; (8000e84 <main+0x30c>)
 8000e24:	2204      	movs	r2, #4
 8000e26:	701a      	strb	r2, [r3, #0]
				break;
 8000e28:	e234      	b.n	8001294 <main+0x71c>

			case 4:
				// Calculate parameter length in chars - basic CRC
				param_length = (close_idx - open_idx) - 1;
 8000e2a:	f8b7 20bc 	ldrh.w	r2, [r7, #188]	; 0xbc
 8000e2e:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8000e32:	1ad3      	subs	r3, r2, r3
 8000e34:	b29b      	uxth	r3, r3
 8000e36:	3b01      	subs	r3, #1
 8000e38:	b29b      	uxth	r3, r3
 8000e3a:	f8a7 30a6 	strh.w	r3, [r7, #166]	; 0xa6

				// Place chars between the brackets into temporary command array
				char command[BUFFER_LENGTH];
				command_length = 0;
 8000e3e:	4b13      	ldr	r3, [pc, #76]	; (8000e8c <main+0x314>)
 8000e40:	2200      	movs	r2, #0
 8000e42:	801a      	strh	r2, [r3, #0]
				uint8_t j = 0;
 8000e44:	2300      	movs	r3, #0
 8000e46:	f887 30ba 	strb.w	r3, [r7, #186]	; 0xba
				for (uint16_t y=open_idx+1; y<close_idx; y++)
 8000e4a:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8000e4e:	3301      	adds	r3, #1
 8000e50:	f8a7 30b8 	strh.w	r3, [r7, #184]	; 0xb8
 8000e54:	e03f      	b.n	8000ed6 <main+0x35e>
 8000e56:	bf00      	nop
 8000e58:	20000114 	.word	0x20000114
 8000e5c:	2000008c 	.word	0x2000008c
 8000e60:	080056a0 	.word	0x080056a0
 8000e64:	0046464f 	.word	0x0046464f
 8000e68:	080056a4 	.word	0x080056a4
 8000e6c:	080056ac 	.word	0x080056ac
 8000e70:	080056b4 	.word	0x080056b4
 8000e74:	080056d0 	.word	0x080056d0
 8000e78:	20000180 	.word	0x20000180
 8000e7c:	200001b2 	.word	0x200001b2
 8000e80:	20000228 	.word	0x20000228
 8000e84:	200001b3 	.word	0x200001b3
 8000e88:	2000022c 	.word	0x2000022c
 8000e8c:	20000262 	.word	0x20000262
				{
					command[j] = message[y];
 8000e90:	f8b7 20b8 	ldrh.w	r2, [r7, #184]	; 0xb8
 8000e94:	f897 30ba 	ldrb.w	r3, [r7, #186]	; 0xba
 8000e98:	49af      	ldr	r1, [pc, #700]	; (8001158 <main+0x5e0>)
 8000e9a:	5c8a      	ldrb	r2, [r1, r2]
 8000e9c:	33c0      	adds	r3, #192	; 0xc0
 8000e9e:	443b      	add	r3, r7
 8000ea0:	f803 2cbc 	strb.w	r2, [r3, #-188]
					temp_command[j] = command[j];
 8000ea4:	f897 20ba 	ldrb.w	r2, [r7, #186]	; 0xba
 8000ea8:	f897 30ba 	ldrb.w	r3, [r7, #186]	; 0xba
 8000eac:	32c0      	adds	r2, #192	; 0xc0
 8000eae:	443a      	add	r2, r7
 8000eb0:	f812 1cbc 	ldrb.w	r1, [r2, #-188]
 8000eb4:	4aa9      	ldr	r2, [pc, #676]	; (800115c <main+0x5e4>)
 8000eb6:	54d1      	strb	r1, [r2, r3]
					j++;
 8000eb8:	f897 30ba 	ldrb.w	r3, [r7, #186]	; 0xba
 8000ebc:	3301      	adds	r3, #1
 8000ebe:	f887 30ba 	strb.w	r3, [r7, #186]	; 0xba
					command_length = j;
 8000ec2:	f897 30ba 	ldrb.w	r3, [r7, #186]	; 0xba
 8000ec6:	b29a      	uxth	r2, r3
 8000ec8:	4ba5      	ldr	r3, [pc, #660]	; (8001160 <main+0x5e8>)
 8000eca:	801a      	strh	r2, [r3, #0]
				for (uint16_t y=open_idx+1; y<close_idx; y++)
 8000ecc:	f8b7 30b8 	ldrh.w	r3, [r7, #184]	; 0xb8
 8000ed0:	3301      	adds	r3, #1
 8000ed2:	f8a7 30b8 	strh.w	r3, [r7, #184]	; 0xb8
 8000ed6:	f8b7 20b8 	ldrh.w	r2, [r7, #184]	; 0xb8
 8000eda:	f8b7 30bc 	ldrh.w	r3, [r7, #188]	; 0xbc
 8000ede:	429a      	cmp	r2, r3
 8000ee0:	d3d6      	bcc.n	8000e90 <main+0x318>
				}

				if (command_length == param_length)
 8000ee2:	4b9f      	ldr	r3, [pc, #636]	; (8001160 <main+0x5e8>)
 8000ee4:	881a      	ldrh	r2, [r3, #0]
 8000ee6:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	; 0xa6
 8000eea:	b29b      	uxth	r3, r3
 8000eec:	429a      	cmp	r2, r3
 8000eee:	d103      	bne.n	8000ef8 <main+0x380>
					sw_state = 5;
 8000ef0:	4b9c      	ldr	r3, [pc, #624]	; (8001164 <main+0x5ec>)
 8000ef2:	2205      	movs	r2, #5
 8000ef4:	701a      	strb	r2, [r3, #0]
				else
					sw_state = 0;
				break;
 8000ef6:	e1cd      	b.n	8001294 <main+0x71c>
					sw_state = 0;
 8000ef8:	4b9a      	ldr	r3, [pc, #616]	; (8001164 <main+0x5ec>)
 8000efa:	2200      	movs	r2, #0
 8000efc:	701a      	strb	r2, [r3, #0]
				break;
 8000efe:	e1c9      	b.n	8001294 <main+0x71c>

			case 5:
				// Check for command separator
				if (message[close_idx+1] != ';')
 8000f00:	f8b7 30bc 	ldrh.w	r3, [r7, #188]	; 0xbc
 8000f04:	3301      	adds	r3, #1
 8000f06:	4a94      	ldr	r2, [pc, #592]	; (8001158 <main+0x5e0>)
 8000f08:	5cd3      	ldrb	r3, [r2, r3]
 8000f0a:	2b3b      	cmp	r3, #59	; 0x3b
 8000f0c:	d008      	beq.n	8000f20 <main+0x3a8>
				{
					send_response(missing_separator);
 8000f0e:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8000f12:	4618      	mov	r0, r3
 8000f14:	f7ff fce6 	bl	80008e4 <send_response>
					sw_state = 0;
 8000f18:	4b92      	ldr	r3, [pc, #584]	; (8001164 <main+0x5ec>)
 8000f1a:	2200      	movs	r2, #0
 8000f1c:	701a      	strb	r2, [r3, #0]
					break;
 8000f1e:	e1b9      	b.n	8001294 <main+0x71c>
				}

				// Test CRC validation
				char CMD[] = "COMMAND: ";
 8000f20:	4a91      	ldr	r2, [pc, #580]	; (8001168 <main+0x5f0>)
 8000f22:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8000f26:	ca07      	ldmia	r2, {r0, r1, r2}
 8000f28:	c303      	stmia	r3!, {r0, r1}
 8000f2a:	801a      	strh	r2, [r3, #0]
				char NEWLINE[] = "\r\n";
 8000f2c:	4a8f      	ldr	r2, [pc, #572]	; (800116c <main+0x5f4>)
 8000f2e:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8000f32:	6812      	ldr	r2, [r2, #0]
 8000f34:	4611      	mov	r1, r2
 8000f36:	8019      	strh	r1, [r3, #0]
 8000f38:	3302      	adds	r3, #2
 8000f3a:	0c12      	lsrs	r2, r2, #16
 8000f3c:	701a      	strb	r2, [r3, #0]

				send_response(CMD);
 8000f3e:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8000f42:	4618      	mov	r0, r3
 8000f44:	f7ff fcce 	bl	80008e4 <send_response>
				send_response(temp_command);
 8000f48:	4884      	ldr	r0, [pc, #528]	; (800115c <main+0x5e4>)
 8000f4a:	f7ff fccb 	bl	80008e4 <send_response>
				send_response(NEWLINE);
 8000f4e:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8000f52:	4618      	mov	r0, r3
 8000f54:	f7ff fcc6 	bl	80008e4 <send_response>

				for (uint8_t y=0; y<command_length; y++)
 8000f58:	2300      	movs	r3, #0
 8000f5a:	f887 30b7 	strb.w	r3, [r7, #183]	; 0xb7
 8000f5e:	e009      	b.n	8000f74 <main+0x3fc>
					temp_command[y] = '\0';
 8000f60:	f897 30b7 	ldrb.w	r3, [r7, #183]	; 0xb7
 8000f64:	4a7d      	ldr	r2, [pc, #500]	; (800115c <main+0x5e4>)
 8000f66:	2100      	movs	r1, #0
 8000f68:	54d1      	strb	r1, [r2, r3]
				for (uint8_t y=0; y<command_length; y++)
 8000f6a:	f897 30b7 	ldrb.w	r3, [r7, #183]	; 0xb7
 8000f6e:	3301      	adds	r3, #1
 8000f70:	f887 30b7 	strb.w	r3, [r7, #183]	; 0xb7
 8000f74:	f897 30b7 	ldrb.w	r3, [r7, #183]	; 0xb7
 8000f78:	b29a      	uxth	r2, r3
 8000f7a:	4b79      	ldr	r3, [pc, #484]	; (8001160 <main+0x5e8>)
 8000f7c:	881b      	ldrh	r3, [r3, #0]
 8000f7e:	429a      	cmp	r2, r3
 8000f80:	d3ee      	bcc.n	8000f60 <main+0x3e8>

				// Compare char arrays and execute the command
				__IO size_t len = param_length;
 8000f82:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	; 0xa6
 8000f86:	b29b      	uxth	r3, r3
 8000f88:	63bb      	str	r3, [r7, #56]	; 0x38
				if (strncmp(command, on_cmd, len) == 0)
 8000f8a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8000f8c:	f107 01a0 	add.w	r1, r7, #160	; 0xa0
 8000f90:	1d3b      	adds	r3, r7, #4
 8000f92:	4618      	mov	r0, r3
 8000f94:	f003 fdd3 	bl	8004b3e <strncmp>
 8000f98:	4603      	mov	r3, r0
 8000f9a:	2b00      	cmp	r3, #0
 8000f9c:	d13b      	bne.n	8001016 <main+0x49e>
				{
					// Store last command in a separate array
					for (uint8_t y=0; y<7; y++)
 8000f9e:	2300      	movs	r3, #0
 8000fa0:	f887 30b6 	strb.w	r3, [r7, #182]	; 0xb6
 8000fa4:	e010      	b.n	8000fc8 <main+0x450>
						single_command[y] = message[close_idx-6+y];
 8000fa6:	f8b7 30bc 	ldrh.w	r3, [r7, #188]	; 0xbc
 8000faa:	1f9a      	subs	r2, r3, #6
 8000fac:	f897 30b6 	ldrb.w	r3, [r7, #182]	; 0xb6
 8000fb0:	441a      	add	r2, r3
 8000fb2:	f897 30b6 	ldrb.w	r3, [r7, #182]	; 0xb6
 8000fb6:	4968      	ldr	r1, [pc, #416]	; (8001158 <main+0x5e0>)
 8000fb8:	5c89      	ldrb	r1, [r1, r2]
 8000fba:	4a6d      	ldr	r2, [pc, #436]	; (8001170 <main+0x5f8>)
 8000fbc:	54d1      	strb	r1, [r2, r3]
					for (uint8_t y=0; y<7; y++)
 8000fbe:	f897 30b6 	ldrb.w	r3, [r7, #182]	; 0xb6
 8000fc2:	3301      	adds	r3, #1
 8000fc4:	f887 30b6 	strb.w	r3, [r7, #182]	; 0xb6
 8000fc8:	f897 30b6 	ldrb.w	r3, [r7, #182]	; 0xb6
 8000fcc:	2b06      	cmp	r3, #6
 8000fce:	d9ea      	bls.n	8000fa6 <main+0x42e>

					// Validate last command
					temp_check = validate_command(single_command);
 8000fd0:	4867      	ldr	r0, [pc, #412]	; (8001170 <main+0x5f8>)
 8000fd2:	f7ff fd33 	bl	8000a3c <validate_command>
 8000fd6:	4603      	mov	r3, r0
 8000fd8:	461a      	mov	r2, r3
 8000fda:	4b66      	ldr	r3, [pc, #408]	; (8001174 <main+0x5fc>)
 8000fdc:	701a      	strb	r2, [r3, #0]
					if (temp_check == 1)
 8000fde:	4b65      	ldr	r3, [pc, #404]	; (8001174 <main+0x5fc>)
 8000fe0:	781b      	ldrb	r3, [r3, #0]
 8000fe2:	b2db      	uxtb	r3, r3
 8000fe4:	2b01      	cmp	r3, #1
 8000fe6:	d10f      	bne.n	8001008 <main+0x490>
					{
						i = i+param_length;
 8000fe8:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	; 0xa6
 8000fec:	b29b      	uxth	r3, r3
 8000fee:	b2da      	uxtb	r2, r3
 8000ff0:	f897 30bb 	ldrb.w	r3, [r7, #187]	; 0xbb
 8000ff4:	4413      	add	r3, r2
 8000ff6:	f887 30bb 	strb.w	r3, [r7, #187]	; 0xbb
						error_found = 0;
 8000ffa:	4b5f      	ldr	r3, [pc, #380]	; (8001178 <main+0x600>)
 8000ffc:	2200      	movs	r2, #0
 8000ffe:	701a      	strb	r2, [r3, #0]

						// Turn on LED
						led_action = 1;
 8001000:	2301      	movs	r3, #1
 8001002:	f887 30a5 	strb.w	r3, [r7, #165]	; 0xa5
 8001006:	e120      	b.n	800124a <main+0x6d2>
					}
					else
					{
						error_found = 1;
 8001008:	4b5b      	ldr	r3, [pc, #364]	; (8001178 <main+0x600>)
 800100a:	2201      	movs	r2, #1
 800100c:	701a      	strb	r2, [r3, #0]
						sw_state = 0;
 800100e:	4b55      	ldr	r3, [pc, #340]	; (8001164 <main+0x5ec>)
 8001010:	2200      	movs	r2, #0
 8001012:	701a      	strb	r2, [r3, #0]
 8001014:	e119      	b.n	800124a <main+0x6d2>
					}
				}
				else if (strncmp(command, off_cmd, len) == 0)
 8001016:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8001018:	f107 019c 	add.w	r1, r7, #156	; 0x9c
 800101c:	1d3b      	adds	r3, r7, #4
 800101e:	4618      	mov	r0, r3
 8001020:	f003 fd8d 	bl	8004b3e <strncmp>
 8001024:	4603      	mov	r3, r0
 8001026:	2b00      	cmp	r3, #0
 8001028:	d13b      	bne.n	80010a2 <main+0x52a>
				{
					// Store last command in a separate array
					for (uint8_t y=0; y<8; y++)
 800102a:	2300      	movs	r3, #0
 800102c:	f887 30b5 	strb.w	r3, [r7, #181]	; 0xb5
 8001030:	e010      	b.n	8001054 <main+0x4dc>
						single_command[y] = message[close_idx-7+y];
 8001032:	f8b7 30bc 	ldrh.w	r3, [r7, #188]	; 0xbc
 8001036:	1fda      	subs	r2, r3, #7
 8001038:	f897 30b5 	ldrb.w	r3, [r7, #181]	; 0xb5
 800103c:	441a      	add	r2, r3
 800103e:	f897 30b5 	ldrb.w	r3, [r7, #181]	; 0xb5
 8001042:	4945      	ldr	r1, [pc, #276]	; (8001158 <main+0x5e0>)
 8001044:	5c89      	ldrb	r1, [r1, r2]
 8001046:	4a4a      	ldr	r2, [pc, #296]	; (8001170 <main+0x5f8>)
 8001048:	54d1      	strb	r1, [r2, r3]
					for (uint8_t y=0; y<8; y++)
 800104a:	f897 30b5 	ldrb.w	r3, [r7, #181]	; 0xb5
 800104e:	3301      	adds	r3, #1
 8001050:	f887 30b5 	strb.w	r3, [r7, #181]	; 0xb5
 8001054:	f897 30b5 	ldrb.w	r3, [r7, #181]	; 0xb5
 8001058:	2b07      	cmp	r3, #7
 800105a:	d9ea      	bls.n	8001032 <main+0x4ba>

					// Validate last command
					temp_check = validate_command(single_command);
 800105c:	4844      	ldr	r0, [pc, #272]	; (8001170 <main+0x5f8>)
 800105e:	f7ff fced 	bl	8000a3c <validate_command>
 8001062:	4603      	mov	r3, r0
 8001064:	461a      	mov	r2, r3
 8001066:	4b43      	ldr	r3, [pc, #268]	; (8001174 <main+0x5fc>)
 8001068:	701a      	strb	r2, [r3, #0]
					if (temp_check == 1)
 800106a:	4b42      	ldr	r3, [pc, #264]	; (8001174 <main+0x5fc>)
 800106c:	781b      	ldrb	r3, [r3, #0]
 800106e:	b2db      	uxtb	r3, r3
 8001070:	2b01      	cmp	r3, #1
 8001072:	d10f      	bne.n	8001094 <main+0x51c>
					{
						i = i+param_length;
 8001074:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	; 0xa6
 8001078:	b29b      	uxth	r3, r3
 800107a:	b2da      	uxtb	r2, r3
 800107c:	f897 30bb 	ldrb.w	r3, [r7, #187]	; 0xbb
 8001080:	4413      	add	r3, r2
 8001082:	f887 30bb 	strb.w	r3, [r7, #187]	; 0xbb
						error_found = 0;
 8001086:	4b3c      	ldr	r3, [pc, #240]	; (8001178 <main+0x600>)
 8001088:	2200      	movs	r2, #0
 800108a:	701a      	strb	r2, [r3, #0]

						// Turn off LED
						led_action = 0;
 800108c:	2300      	movs	r3, #0
 800108e:	f887 30a5 	strb.w	r3, [r7, #165]	; 0xa5
 8001092:	e0da      	b.n	800124a <main+0x6d2>
					}
					else
					{
						error_found = 1;
 8001094:	4b38      	ldr	r3, [pc, #224]	; (8001178 <main+0x600>)
 8001096:	2201      	movs	r2, #1
 8001098:	701a      	strb	r2, [r3, #0]
						sw_state = 0;
 800109a:	4b32      	ldr	r3, [pc, #200]	; (8001164 <main+0x5ec>)
 800109c:	2200      	movs	r2, #0
 800109e:	701a      	strb	r2, [r3, #0]
 80010a0:	e0d3      	b.n	800124a <main+0x6d2>
					}
				}
				else if (strncmp(command, blink_cmd, len-1) == 0)
 80010a2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80010a4:	1e5a      	subs	r2, r3, #1
 80010a6:	f107 0194 	add.w	r1, r7, #148	; 0x94
 80010aa:	1d3b      	adds	r3, r7, #4
 80010ac:	4618      	mov	r0, r3
 80010ae:	f003 fd46 	bl	8004b3e <strncmp>
 80010b2:	4603      	mov	r3, r0
 80010b4:	2b00      	cmp	r3, #0
 80010b6:	d13f      	bne.n	8001138 <main+0x5c0>
				{
					// Store last command in a separate array
					for (uint8_t y=0; y<12; y++)
 80010b8:	2300      	movs	r3, #0
 80010ba:	f887 30b4 	strb.w	r3, [r7, #180]	; 0xb4
 80010be:	e011      	b.n	80010e4 <main+0x56c>
						single_command[y] = message[close_idx-11+y];
 80010c0:	f8b7 30bc 	ldrh.w	r3, [r7, #188]	; 0xbc
 80010c4:	f1a3 020b 	sub.w	r2, r3, #11
 80010c8:	f897 30b4 	ldrb.w	r3, [r7, #180]	; 0xb4
 80010cc:	441a      	add	r2, r3
 80010ce:	f897 30b4 	ldrb.w	r3, [r7, #180]	; 0xb4
 80010d2:	4921      	ldr	r1, [pc, #132]	; (8001158 <main+0x5e0>)
 80010d4:	5c89      	ldrb	r1, [r1, r2]
 80010d6:	4a26      	ldr	r2, [pc, #152]	; (8001170 <main+0x5f8>)
 80010d8:	54d1      	strb	r1, [r2, r3]
					for (uint8_t y=0; y<12; y++)
 80010da:	f897 30b4 	ldrb.w	r3, [r7, #180]	; 0xb4
 80010de:	3301      	adds	r3, #1
 80010e0:	f887 30b4 	strb.w	r3, [r7, #180]	; 0xb4
 80010e4:	f897 30b4 	ldrb.w	r3, [r7, #180]	; 0xb4
 80010e8:	2b0b      	cmp	r3, #11
 80010ea:	d9e9      	bls.n	80010c0 <main+0x548>

					// Validate last command
					temp_check = validate_command(single_command);
 80010ec:	4820      	ldr	r0, [pc, #128]	; (8001170 <main+0x5f8>)
 80010ee:	f7ff fca5 	bl	8000a3c <validate_command>
 80010f2:	4603      	mov	r3, r0
 80010f4:	461a      	mov	r2, r3
 80010f6:	4b1f      	ldr	r3, [pc, #124]	; (8001174 <main+0x5fc>)
 80010f8:	701a      	strb	r2, [r3, #0]
					if (temp_check == 1)
 80010fa:	4b1e      	ldr	r3, [pc, #120]	; (8001174 <main+0x5fc>)
 80010fc:	781b      	ldrb	r3, [r3, #0]
 80010fe:	b2db      	uxtb	r3, r3
 8001100:	2b01      	cmp	r3, #1
 8001102:	d112      	bne.n	800112a <main+0x5b2>
					{
						i = i+param_length;
 8001104:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	; 0xa6
 8001108:	b29b      	uxth	r3, r3
 800110a:	b2da      	uxtb	r2, r3
 800110c:	f897 30bb 	ldrb.w	r3, [r7, #187]	; 0xbb
 8001110:	4413      	add	r3, r2
 8001112:	f887 30bb 	strb.w	r3, [r7, #187]	; 0xbb
						error_found = 0;
 8001116:	4b18      	ldr	r3, [pc, #96]	; (8001178 <main+0x600>)
 8001118:	2200      	movs	r2, #0
 800111a:	701a      	strb	r2, [r3, #0]

						// Enable LED blink
						blink_setup = 1;
 800111c:	4b17      	ldr	r3, [pc, #92]	; (800117c <main+0x604>)
 800111e:	2201      	movs	r2, #1
 8001120:	701a      	strb	r2, [r3, #0]
						led_action = 2;
 8001122:	2302      	movs	r3, #2
 8001124:	f887 30a5 	strb.w	r3, [r7, #165]	; 0xa5
 8001128:	e08f      	b.n	800124a <main+0x6d2>
					}
					else
					{
						error_found = 1;
 800112a:	4b13      	ldr	r3, [pc, #76]	; (8001178 <main+0x600>)
 800112c:	2201      	movs	r2, #1
 800112e:	701a      	strb	r2, [r3, #0]
						sw_state = 0;
 8001130:	4b0c      	ldr	r3, [pc, #48]	; (8001164 <main+0x5ec>)
 8001132:	2200      	movs	r2, #0
 8001134:	701a      	strb	r2, [r3, #0]
 8001136:	e088      	b.n	800124a <main+0x6d2>
					}
				}
				else if (strncmp(command, delay_cmd, len-4) == 0)
 8001138:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800113a:	1f1a      	subs	r2, r3, #4
 800113c:	f107 018c 	add.w	r1, r7, #140	; 0x8c
 8001140:	1d3b      	adds	r3, r7, #4
 8001142:	4618      	mov	r0, r3
 8001144:	f003 fcfb 	bl	8004b3e <strncmp>
 8001148:	4603      	mov	r3, r0
 800114a:	2b00      	cmp	r3, #0
 800114c:	d17d      	bne.n	800124a <main+0x6d2>
				{
					// Check if delay is a digit
					for (uint8_t y=0; y<4; y++)
 800114e:	2300      	movs	r3, #0
 8001150:	f887 30b3 	strb.w	r3, [r7, #179]	; 0xb3
 8001154:	e039      	b.n	80011ca <main+0x652>
 8001156:	bf00      	nop
 8001158:	20000180 	.word	0x20000180
 800115c:	200001c0 	.word	0x200001c0
 8001160:	20000262 	.word	0x20000262
 8001164:	200001b3 	.word	0x200001b3
 8001168:	080056f4 	.word	0x080056f4
 800116c:	08005700 	.word	0x08005700
 8001170:	200001f4 	.word	0x200001f4
 8001174:	2000022d 	.word	0x2000022d
 8001178:	2000022c 	.word	0x2000022c
 800117c:	200001b4 	.word	0x200001b4
						if (message[close_idx-4+y] >= 0x30 && message[close_idx-4+y] <= 0x39)
 8001180:	f8b7 30bc 	ldrh.w	r3, [r7, #188]	; 0xbc
 8001184:	1f1a      	subs	r2, r3, #4
 8001186:	f897 30b3 	ldrb.w	r3, [r7, #179]	; 0xb3
 800118a:	4413      	add	r3, r2
 800118c:	4a89      	ldr	r2, [pc, #548]	; (80013b4 <main+0x83c>)
 800118e:	5cd3      	ldrb	r3, [r2, r3]
 8001190:	2b2f      	cmp	r3, #47	; 0x2f
 8001192:	d91e      	bls.n	80011d2 <main+0x65a>
 8001194:	f8b7 30bc 	ldrh.w	r3, [r7, #188]	; 0xbc
 8001198:	1f1a      	subs	r2, r3, #4
 800119a:	f897 30b3 	ldrb.w	r3, [r7, #179]	; 0xb3
 800119e:	4413      	add	r3, r2
 80011a0:	4a84      	ldr	r2, [pc, #528]	; (80013b4 <main+0x83c>)
 80011a2:	5cd3      	ldrb	r3, [r2, r3]
 80011a4:	2b39      	cmp	r3, #57	; 0x39
 80011a6:	d814      	bhi.n	80011d2 <main+0x65a>
							// Assign delay to temporary array
							temp[y] = message[close_idx-4+y];
 80011a8:	f8b7 30bc 	ldrh.w	r3, [r7, #188]	; 0xbc
 80011ac:	1f1a      	subs	r2, r3, #4
 80011ae:	f897 30b3 	ldrb.w	r3, [r7, #179]	; 0xb3
 80011b2:	441a      	add	r2, r3
 80011b4:	f897 30b3 	ldrb.w	r3, [r7, #179]	; 0xb3
 80011b8:	497e      	ldr	r1, [pc, #504]	; (80013b4 <main+0x83c>)
 80011ba:	5c89      	ldrb	r1, [r1, r2]
 80011bc:	4a7e      	ldr	r2, [pc, #504]	; (80013b8 <main+0x840>)
 80011be:	54d1      	strb	r1, [r2, r3]
					for (uint8_t y=0; y<4; y++)
 80011c0:	f897 30b3 	ldrb.w	r3, [r7, #179]	; 0xb3
 80011c4:	3301      	adds	r3, #1
 80011c6:	f887 30b3 	strb.w	r3, [r7, #179]	; 0xb3
 80011ca:	f897 30b3 	ldrb.w	r3, [r7, #179]	; 0xb3
 80011ce:	2b03      	cmp	r3, #3
 80011d0:	d9d6      	bls.n	8001180 <main+0x608>
						else
							break;

					// Store last command in a separate array
					for (uint8_t y=0; y<18; y++)
 80011d2:	2300      	movs	r3, #0
 80011d4:	f887 30b2 	strb.w	r3, [r7, #178]	; 0xb2
 80011d8:	e011      	b.n	80011fe <main+0x686>
						single_command[y] = message[close_idx-17+y];
 80011da:	f8b7 30bc 	ldrh.w	r3, [r7, #188]	; 0xbc
 80011de:	f1a3 0211 	sub.w	r2, r3, #17
 80011e2:	f897 30b2 	ldrb.w	r3, [r7, #178]	; 0xb2
 80011e6:	441a      	add	r2, r3
 80011e8:	f897 30b2 	ldrb.w	r3, [r7, #178]	; 0xb2
 80011ec:	4971      	ldr	r1, [pc, #452]	; (80013b4 <main+0x83c>)
 80011ee:	5c89      	ldrb	r1, [r1, r2]
 80011f0:	4a72      	ldr	r2, [pc, #456]	; (80013bc <main+0x844>)
 80011f2:	54d1      	strb	r1, [r2, r3]
					for (uint8_t y=0; y<18; y++)
 80011f4:	f897 30b2 	ldrb.w	r3, [r7, #178]	; 0xb2
 80011f8:	3301      	adds	r3, #1
 80011fa:	f887 30b2 	strb.w	r3, [r7, #178]	; 0xb2
 80011fe:	f897 30b2 	ldrb.w	r3, [r7, #178]	; 0xb2
 8001202:	2b11      	cmp	r3, #17
 8001204:	d9e9      	bls.n	80011da <main+0x662>

					// Validate last command
					temp_check = validate_command(single_command);
 8001206:	486d      	ldr	r0, [pc, #436]	; (80013bc <main+0x844>)
 8001208:	f7ff fc18 	bl	8000a3c <validate_command>
 800120c:	4603      	mov	r3, r0
 800120e:	461a      	mov	r2, r3
 8001210:	4b6b      	ldr	r3, [pc, #428]	; (80013c0 <main+0x848>)
 8001212:	701a      	strb	r2, [r3, #0]
					if (temp_check == 1)
 8001214:	4b6a      	ldr	r3, [pc, #424]	; (80013c0 <main+0x848>)
 8001216:	781b      	ldrb	r3, [r3, #0]
 8001218:	b2db      	uxtb	r3, r3
 800121a:	2b01      	cmp	r3, #1
 800121c:	d10f      	bne.n	800123e <main+0x6c6>
					{
						i = i+param_length;
 800121e:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	; 0xa6
 8001222:	b29b      	uxth	r3, r3
 8001224:	b2da      	uxtb	r2, r3
 8001226:	f897 30bb 	ldrb.w	r3, [r7, #187]	; 0xbb
 800122a:	4413      	add	r3, r2
 800122c:	f887 30bb 	strb.w	r3, [r7, #187]	; 0xbb
						error_found = 0;
 8001230:	4b64      	ldr	r3, [pc, #400]	; (80013c4 <main+0x84c>)
 8001232:	2200      	movs	r2, #0
 8001234:	701a      	strb	r2, [r3, #0]

						// Enable the delay
						led_action = 3;
 8001236:	2303      	movs	r3, #3
 8001238:	f887 30a5 	strb.w	r3, [r7, #165]	; 0xa5
 800123c:	e005      	b.n	800124a <main+0x6d2>
					}
					else
					{
						error_found = 1;
 800123e:	4b61      	ldr	r3, [pc, #388]	; (80013c4 <main+0x84c>)
 8001240:	2201      	movs	r2, #1
 8001242:	701a      	strb	r2, [r3, #0]
						sw_state = 0;
 8001244:	4b60      	ldr	r3, [pc, #384]	; (80013c8 <main+0x850>)
 8001246:	2200      	movs	r2, #0
 8001248:	701a      	strb	r2, [r3, #0]
					}
				}

				// Replace bracket chars at the current opening and closing indexes
				message[open_idx] = '#';
 800124a:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 800124e:	4a59      	ldr	r2, [pc, #356]	; (80013b4 <main+0x83c>)
 8001250:	2123      	movs	r1, #35	; 0x23
 8001252:	54d1      	strb	r1, [r2, r3]
				message[close_idx] = '#';
 8001254:	f8b7 30bc 	ldrh.w	r3, [r7, #188]	; 0xbc
 8001258:	4a56      	ldr	r2, [pc, #344]	; (80013b4 <main+0x83c>)
 800125a:	2123      	movs	r1, #35	; 0x23
 800125c:	54d1      	strb	r1, [r2, r3]

				// Clear the single_command array
				for (uint8_t y=0; y<BUFFER_LENGTH; y++)
 800125e:	2300      	movs	r3, #0
 8001260:	f887 30b1 	strb.w	r3, [r7, #177]	; 0xb1
 8001264:	e009      	b.n	800127a <main+0x702>
					single_command[y] = '\0';
 8001266:	f897 30b1 	ldrb.w	r3, [r7, #177]	; 0xb1
 800126a:	4a54      	ldr	r2, [pc, #336]	; (80013bc <main+0x844>)
 800126c:	2100      	movs	r1, #0
 800126e:	54d1      	strb	r1, [r2, r3]
				for (uint8_t y=0; y<BUFFER_LENGTH; y++)
 8001270:	f897 30b1 	ldrb.w	r3, [r7, #177]	; 0xb1
 8001274:	3301      	adds	r3, #1
 8001276:	f887 30b1 	strb.w	r3, [r7, #177]	; 0xb1
 800127a:	f897 30b1 	ldrb.w	r3, [r7, #177]	; 0xb1
 800127e:	2b31      	cmp	r3, #49	; 0x31
 8001280:	d9f1      	bls.n	8001266 <main+0x6ee>

				// Reset sw_state
				i = i-1;
 8001282:	f897 30bb 	ldrb.w	r3, [r7, #187]	; 0xbb
 8001286:	3b01      	subs	r3, #1
 8001288:	f887 30bb 	strb.w	r3, [r7, #187]	; 0xbb
				sw_state = 0;
 800128c:	4b4e      	ldr	r3, [pc, #312]	; (80013c8 <main+0x850>)
 800128e:	2200      	movs	r2, #0
 8001290:	701a      	strb	r2, [r3, #0]
				break;
 8001292:	bf00      	nop
			} /* sw_state switch end */

			// Display error alert
			if (error_found == 1)
 8001294:	4b4b      	ldr	r3, [pc, #300]	; (80013c4 <main+0x84c>)
 8001296:	781b      	ldrb	r3, [r3, #0]
 8001298:	b2db      	uxtb	r3, r3
 800129a:	2b01      	cmp	r3, #1
 800129c:	d119      	bne.n	80012d2 <main+0x75a>
			{
				while (message[i] != ';')
 800129e:	e004      	b.n	80012aa <main+0x732>
					i++;
 80012a0:	f897 30bb 	ldrb.w	r3, [r7, #187]	; 0xbb
 80012a4:	3301      	adds	r3, #1
 80012a6:	f887 30bb 	strb.w	r3, [r7, #187]	; 0xbb
				while (message[i] != ';')
 80012aa:	f897 30bb 	ldrb.w	r3, [r7, #187]	; 0xbb
 80012ae:	4a41      	ldr	r2, [pc, #260]	; (80013b4 <main+0x83c>)
 80012b0:	5cd3      	ldrb	r3, [r2, r3]
 80012b2:	2b3b      	cmp	r3, #59	; 0x3b
 80012b4:	d1f4      	bne.n	80012a0 <main+0x728>
				if (message[i] == ';')
 80012b6:	f897 30bb 	ldrb.w	r3, [r7, #187]	; 0xbb
 80012ba:	4a3e      	ldr	r2, [pc, #248]	; (80013b4 <main+0x83c>)
 80012bc:	5cd3      	ldrb	r3, [r2, r3]
 80012be:	2b3b      	cmp	r3, #59	; 0x3b
 80012c0:	d104      	bne.n	80012cc <main+0x754>
					send_response(invalid_command);
 80012c2:	f107 0370 	add.w	r3, r7, #112	; 0x70
 80012c6:	4618      	mov	r0, r3
 80012c8:	f7ff fb0c 	bl	80008e4 <send_response>
				error_found = 0;
 80012cc:	4b3d      	ldr	r3, [pc, #244]	; (80013c4 <main+0x84c>)
 80012ce:	2200      	movs	r2, #0
 80012d0:	701a      	strb	r2, [r3, #0]
			}

			// Diode control switch
			switch (led_action)
 80012d2:	f897 30a5 	ldrb.w	r3, [r7, #165]	; 0xa5
 80012d6:	b2db      	uxtb	r3, r3
 80012d8:	2b03      	cmp	r3, #3
 80012da:	d83f      	bhi.n	800135c <main+0x7e4>
 80012dc:	a201      	add	r2, pc, #4	; (adr r2, 80012e4 <main+0x76c>)
 80012de:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80012e2:	bf00      	nop
 80012e4:	080012f5 	.word	0x080012f5
 80012e8:	080012fb 	.word	0x080012fb
 80012ec:	08001301 	.word	0x08001301
 80012f0:	0800134b 	.word	0x0800134b
			{
			case 0:
				// Turn off LED
				turn_off_led();
 80012f4:	f7ff fb68 	bl	80009c8 <turn_off_led>
				break;
 80012f8:	e030      	b.n	800135c <main+0x7e4>

			case 1:
				// Turn on LED
				turn_on_led();
 80012fa:	f7ff fb59 	bl	80009b0 <turn_on_led>
				break;
 80012fe:	e02d      	b.n	800135c <main+0x7e4>

			case 2:
				// Set blink interval
				if (blink_setup == 1)
 8001300:	4b32      	ldr	r3, [pc, #200]	; (80013cc <main+0x854>)
 8001302:	781b      	ldrb	r3, [r3, #0]
 8001304:	b2db      	uxtb	r3, r3
 8001306:	2b01      	cmp	r3, #1
 8001308:	d127      	bne.n	800135a <main+0x7e2>
				{
					delay = message[close_idx-1] - '0';
 800130a:	f8b7 30bc 	ldrh.w	r3, [r7, #188]	; 0xbc
 800130e:	3b01      	subs	r3, #1
 8001310:	4a28      	ldr	r2, [pc, #160]	; (80013b4 <main+0x83c>)
 8001312:	5cd3      	ldrb	r3, [r2, r3]
 8001314:	3b30      	subs	r3, #48	; 0x30
 8001316:	b2da      	uxtb	r2, r3
 8001318:	4b2d      	ldr	r3, [pc, #180]	; (80013d0 <main+0x858>)
 800131a:	701a      	strb	r2, [r3, #0]
					if (delay == 0)
 800131c:	4b2c      	ldr	r3, [pc, #176]	; (80013d0 <main+0x858>)
 800131e:	781b      	ldrb	r3, [r3, #0]
 8001320:	b2db      	uxtb	r3, r3
 8001322:	2b00      	cmp	r3, #0
 8001324:	d103      	bne.n	800132e <main+0x7b6>
						blink_ms = 0;
 8001326:	4b2b      	ldr	r3, [pc, #172]	; (80013d4 <main+0x85c>)
 8001328:	2200      	movs	r2, #0
 800132a:	801a      	strh	r2, [r3, #0]
 800132c:	e009      	b.n	8001342 <main+0x7ca>
					else
						blink_ms = calculate_delay(delay);
 800132e:	4b28      	ldr	r3, [pc, #160]	; (80013d0 <main+0x858>)
 8001330:	781b      	ldrb	r3, [r3, #0]
 8001332:	b2db      	uxtb	r3, r3
 8001334:	4618      	mov	r0, r3
 8001336:	f7ff fb53 	bl	80009e0 <calculate_delay>
 800133a:	4603      	mov	r3, r0
 800133c:	461a      	mov	r2, r3
 800133e:	4b25      	ldr	r3, [pc, #148]	; (80013d4 <main+0x85c>)
 8001340:	801a      	strh	r2, [r3, #0]
					blink_setup = 0;
 8001342:	4b22      	ldr	r3, [pc, #136]	; (80013cc <main+0x854>)
 8001344:	2200      	movs	r2, #0
 8001346:	701a      	strb	r2, [r3, #0]
				}
				break;
 8001348:	e007      	b.n	800135a <main+0x7e2>

			case 3:
				// Set delay interval
				loop_delay = atoi(temp);
 800134a:	481b      	ldr	r0, [pc, #108]	; (80013b8 <main+0x840>)
 800134c:	f003 fbb3 	bl	8004ab6 <atoi>
 8001350:	4603      	mov	r3, r0
 8001352:	b29a      	uxth	r2, r3
 8001354:	4b20      	ldr	r3, [pc, #128]	; (80013d8 <main+0x860>)
 8001356:	801a      	strh	r2, [r3, #0]
				break;
 8001358:	e000      	b.n	800135c <main+0x7e4>
				break;
 800135a:	bf00      	nop
		for (uint8_t i=0; i<message_length; i++)
 800135c:	f897 30bb 	ldrb.w	r3, [r7, #187]	; 0xbb
 8001360:	3301      	adds	r3, #1
 8001362:	f887 30bb 	strb.w	r3, [r7, #187]	; 0xbb
 8001366:	4b1d      	ldr	r3, [pc, #116]	; (80013dc <main+0x864>)
 8001368:	781b      	ldrb	r3, [r3, #0]
 800136a:	b2db      	uxtb	r3, r3
 800136c:	f897 20bb 	ldrb.w	r2, [r7, #187]	; 0xbb
 8001370:	429a      	cmp	r2, r3
 8001372:	f4ff ac69 	bcc.w	8000c48 <main+0xd0>
		} /* for loop end */
	} /* if statement end */
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	if (blink_ms != 0 && (led_action == 2 || led_action == 3))
 8001376:	4b17      	ldr	r3, [pc, #92]	; (80013d4 <main+0x85c>)
 8001378:	881b      	ldrh	r3, [r3, #0]
 800137a:	b29b      	uxth	r3, r3
 800137c:	2b00      	cmp	r3, #0
 800137e:	d013      	beq.n	80013a8 <main+0x830>
 8001380:	f897 30a5 	ldrb.w	r3, [r7, #165]	; 0xa5
 8001384:	b2db      	uxtb	r3, r3
 8001386:	2b02      	cmp	r3, #2
 8001388:	d004      	beq.n	8001394 <main+0x81c>
 800138a:	f897 30a5 	ldrb.w	r3, [r7, #165]	; 0xa5
 800138e:	b2db      	uxtb	r3, r3
 8001390:	2b03      	cmp	r3, #3
 8001392:	d109      	bne.n	80013a8 <main+0x830>
	{
		// Blink LED with delay
		HAL_GPIO_TogglePin(LED_Blue_GPIO_Port, LED_Blue_Pin);
 8001394:	2180      	movs	r1, #128	; 0x80
 8001396:	4812      	ldr	r0, [pc, #72]	; (80013e0 <main+0x868>)
 8001398:	f000 ff19 	bl	80021ce <HAL_GPIO_TogglePin>
		HAL_Delay(blink_ms);
 800139c:	4b0d      	ldr	r3, [pc, #52]	; (80013d4 <main+0x85c>)
 800139e:	881b      	ldrh	r3, [r3, #0]
 80013a0:	b29b      	uxth	r3, r3
 80013a2:	4618      	mov	r0, r3
 80013a4:	f000 fb0a 	bl	80019bc <HAL_Delay>
	}

	// Start the delay
	HAL_Delay(loop_delay);
 80013a8:	4b0b      	ldr	r3, [pc, #44]	; (80013d8 <main+0x860>)
 80013aa:	881b      	ldrh	r3, [r3, #0]
 80013ac:	4618      	mov	r0, r3
 80013ae:	f000 fb05 	bl	80019bc <HAL_Delay>
	if (character == '\n' || character == '\r')
 80013b2:	e430      	b.n	8000c16 <main+0x9e>
 80013b4:	20000180 	.word	0x20000180
 80013b8:	200001bc 	.word	0x200001bc
 80013bc:	200001f4 	.word	0x200001f4
 80013c0:	2000022d 	.word	0x2000022d
 80013c4:	2000022c 	.word	0x2000022c
 80013c8:	200001b3 	.word	0x200001b3
 80013cc:	200001b4 	.word	0x200001b4
 80013d0:	200001b5 	.word	0x200001b5
 80013d4:	200001b6 	.word	0x200001b6
 80013d8:	200001b8 	.word	0x200001b8
 80013dc:	200001b2 	.word	0x200001b2
 80013e0:	40020400 	.word	0x40020400

080013e4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80013e4:	b580      	push	{r7, lr}
 80013e6:	b094      	sub	sp, #80	; 0x50
 80013e8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80013ea:	f107 031c 	add.w	r3, r7, #28
 80013ee:	2234      	movs	r2, #52	; 0x34
 80013f0:	2100      	movs	r1, #0
 80013f2:	4618      	mov	r0, r3
 80013f4:	f003 fb8e 	bl	8004b14 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80013f8:	f107 0308 	add.w	r3, r7, #8
 80013fc:	2200      	movs	r2, #0
 80013fe:	601a      	str	r2, [r3, #0]
 8001400:	605a      	str	r2, [r3, #4]
 8001402:	609a      	str	r2, [r3, #8]
 8001404:	60da      	str	r2, [r3, #12]
 8001406:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001408:	4b22      	ldr	r3, [pc, #136]	; (8001494 <SystemClock_Config+0xb0>)
 800140a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800140c:	4a21      	ldr	r2, [pc, #132]	; (8001494 <SystemClock_Config+0xb0>)
 800140e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001412:	6413      	str	r3, [r2, #64]	; 0x40
 8001414:	4b1f      	ldr	r3, [pc, #124]	; (8001494 <SystemClock_Config+0xb0>)
 8001416:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001418:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800141c:	607b      	str	r3, [r7, #4]
 800141e:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8001420:	4b1d      	ldr	r3, [pc, #116]	; (8001498 <SystemClock_Config+0xb4>)
 8001422:	681b      	ldr	r3, [r3, #0]
 8001424:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8001428:	4a1b      	ldr	r2, [pc, #108]	; (8001498 <SystemClock_Config+0xb4>)
 800142a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800142e:	6013      	str	r3, [r2, #0]
 8001430:	4b19      	ldr	r3, [pc, #100]	; (8001498 <SystemClock_Config+0xb4>)
 8001432:	681b      	ldr	r3, [r3, #0]
 8001434:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001438:	603b      	str	r3, [r7, #0]
 800143a:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800143c:	2302      	movs	r3, #2
 800143e:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001440:	2301      	movs	r3, #1
 8001442:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001444:	2310      	movs	r3, #16
 8001446:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001448:	2300      	movs	r3, #0
 800144a:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800144c:	f107 031c 	add.w	r3, r7, #28
 8001450:	4618      	mov	r0, r3
 8001452:	f000 fed7 	bl	8002204 <HAL_RCC_OscConfig>
 8001456:	4603      	mov	r3, r0
 8001458:	2b00      	cmp	r3, #0
 800145a:	d001      	beq.n	8001460 <SystemClock_Config+0x7c>
  {
    Error_Handler();
 800145c:	f000 f91a 	bl	8001694 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001460:	230f      	movs	r3, #15
 8001462:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8001464:	2300      	movs	r3, #0
 8001466:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001468:	2300      	movs	r3, #0
 800146a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800146c:	2300      	movs	r3, #0
 800146e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001470:	2300      	movs	r3, #0
 8001472:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001474:	f107 0308 	add.w	r3, r7, #8
 8001478:	2100      	movs	r1, #0
 800147a:	4618      	mov	r0, r3
 800147c:	f001 f970 	bl	8002760 <HAL_RCC_ClockConfig>
 8001480:	4603      	mov	r3, r0
 8001482:	2b00      	cmp	r3, #0
 8001484:	d001      	beq.n	800148a <SystemClock_Config+0xa6>
  {
    Error_Handler();
 8001486:	f000 f905 	bl	8001694 <Error_Handler>
  }
}
 800148a:	bf00      	nop
 800148c:	3750      	adds	r7, #80	; 0x50
 800148e:	46bd      	mov	sp, r7
 8001490:	bd80      	pop	{r7, pc}
 8001492:	bf00      	nop
 8001494:	40023800 	.word	0x40023800
 8001498:	40007000 	.word	0x40007000

0800149c <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 800149c:	b580      	push	{r7, lr}
 800149e:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80014a0:	4b14      	ldr	r3, [pc, #80]	; (80014f4 <MX_USART3_UART_Init+0x58>)
 80014a2:	4a15      	ldr	r2, [pc, #84]	; (80014f8 <MX_USART3_UART_Init+0x5c>)
 80014a4:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 80014a6:	4b13      	ldr	r3, [pc, #76]	; (80014f4 <MX_USART3_UART_Init+0x58>)
 80014a8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80014ac:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80014ae:	4b11      	ldr	r3, [pc, #68]	; (80014f4 <MX_USART3_UART_Init+0x58>)
 80014b0:	2200      	movs	r2, #0
 80014b2:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80014b4:	4b0f      	ldr	r3, [pc, #60]	; (80014f4 <MX_USART3_UART_Init+0x58>)
 80014b6:	2200      	movs	r2, #0
 80014b8:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80014ba:	4b0e      	ldr	r3, [pc, #56]	; (80014f4 <MX_USART3_UART_Init+0x58>)
 80014bc:	2200      	movs	r2, #0
 80014be:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80014c0:	4b0c      	ldr	r3, [pc, #48]	; (80014f4 <MX_USART3_UART_Init+0x58>)
 80014c2:	220c      	movs	r2, #12
 80014c4:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80014c6:	4b0b      	ldr	r3, [pc, #44]	; (80014f4 <MX_USART3_UART_Init+0x58>)
 80014c8:	2200      	movs	r2, #0
 80014ca:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80014cc:	4b09      	ldr	r3, [pc, #36]	; (80014f4 <MX_USART3_UART_Init+0x58>)
 80014ce:	2200      	movs	r2, #0
 80014d0:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80014d2:	4b08      	ldr	r3, [pc, #32]	; (80014f4 <MX_USART3_UART_Init+0x58>)
 80014d4:	2200      	movs	r2, #0
 80014d6:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80014d8:	4b06      	ldr	r3, [pc, #24]	; (80014f4 <MX_USART3_UART_Init+0x58>)
 80014da:	2200      	movs	r2, #0
 80014dc:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80014de:	4805      	ldr	r0, [pc, #20]	; (80014f4 <MX_USART3_UART_Init+0x58>)
 80014e0:	f001 ff4c 	bl	800337c <HAL_UART_Init>
 80014e4:	4603      	mov	r3, r0
 80014e6:	2b00      	cmp	r3, #0
 80014e8:	d001      	beq.n	80014ee <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 80014ea:	f000 f8d3 	bl	8001694 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80014ee:	bf00      	nop
 80014f0:	bd80      	pop	{r7, pc}
 80014f2:	bf00      	nop
 80014f4:	2000008c 	.word	0x2000008c
 80014f8:	40004800 	.word	0x40004800

080014fc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80014fc:	b580      	push	{r7, lr}
 80014fe:	b088      	sub	sp, #32
 8001500:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001502:	f107 030c 	add.w	r3, r7, #12
 8001506:	2200      	movs	r2, #0
 8001508:	601a      	str	r2, [r3, #0]
 800150a:	605a      	str	r2, [r3, #4]
 800150c:	609a      	str	r2, [r3, #8]
 800150e:	60da      	str	r2, [r3, #12]
 8001510:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001512:	4b1d      	ldr	r3, [pc, #116]	; (8001588 <MX_GPIO_Init+0x8c>)
 8001514:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001516:	4a1c      	ldr	r2, [pc, #112]	; (8001588 <MX_GPIO_Init+0x8c>)
 8001518:	f043 0301 	orr.w	r3, r3, #1
 800151c:	6313      	str	r3, [r2, #48]	; 0x30
 800151e:	4b1a      	ldr	r3, [pc, #104]	; (8001588 <MX_GPIO_Init+0x8c>)
 8001520:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001522:	f003 0301 	and.w	r3, r3, #1
 8001526:	60bb      	str	r3, [r7, #8]
 8001528:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800152a:	4b17      	ldr	r3, [pc, #92]	; (8001588 <MX_GPIO_Init+0x8c>)
 800152c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800152e:	4a16      	ldr	r2, [pc, #88]	; (8001588 <MX_GPIO_Init+0x8c>)
 8001530:	f043 0308 	orr.w	r3, r3, #8
 8001534:	6313      	str	r3, [r2, #48]	; 0x30
 8001536:	4b14      	ldr	r3, [pc, #80]	; (8001588 <MX_GPIO_Init+0x8c>)
 8001538:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800153a:	f003 0308 	and.w	r3, r3, #8
 800153e:	607b      	str	r3, [r7, #4]
 8001540:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001542:	4b11      	ldr	r3, [pc, #68]	; (8001588 <MX_GPIO_Init+0x8c>)
 8001544:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001546:	4a10      	ldr	r2, [pc, #64]	; (8001588 <MX_GPIO_Init+0x8c>)
 8001548:	f043 0302 	orr.w	r3, r3, #2
 800154c:	6313      	str	r3, [r2, #48]	; 0x30
 800154e:	4b0e      	ldr	r3, [pc, #56]	; (8001588 <MX_GPIO_Init+0x8c>)
 8001550:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001552:	f003 0302 	and.w	r3, r3, #2
 8001556:	603b      	str	r3, [r7, #0]
 8001558:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_Blue_GPIO_Port, LED_Blue_Pin, GPIO_PIN_RESET);
 800155a:	2200      	movs	r2, #0
 800155c:	2180      	movs	r1, #128	; 0x80
 800155e:	480b      	ldr	r0, [pc, #44]	; (800158c <MX_GPIO_Init+0x90>)
 8001560:	f000 fe1c 	bl	800219c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LED_Blue_Pin */
  GPIO_InitStruct.Pin = LED_Blue_Pin;
 8001564:	2380      	movs	r3, #128	; 0x80
 8001566:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001568:	2301      	movs	r3, #1
 800156a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800156c:	2300      	movs	r3, #0
 800156e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001570:	2300      	movs	r3, #0
 8001572:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(LED_Blue_GPIO_Port, &GPIO_InitStruct);
 8001574:	f107 030c 	add.w	r3, r7, #12
 8001578:	4619      	mov	r1, r3
 800157a:	4804      	ldr	r0, [pc, #16]	; (800158c <MX_GPIO_Init+0x90>)
 800157c:	f000 fc62 	bl	8001e44 <HAL_GPIO_Init>

}
 8001580:	bf00      	nop
 8001582:	3720      	adds	r7, #32
 8001584:	46bd      	mov	sp, r7
 8001586:	bd80      	pop	{r7, pc}
 8001588:	40023800 	.word	0x40023800
 800158c:	40020400 	.word	0x40020400

08001590 <HAL_UART_RxCpltCallback>:

/* USER CODE BEGIN 4 */
// Reception callback
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8001590:	b580      	push	{r7, lr}
 8001592:	b082      	sub	sp, #8
 8001594:	af00      	add	r7, sp, #0
 8001596:	6078      	str	r0, [r7, #4]
	// Send character to terminal
	uart_print(character);
 8001598:	4b0e      	ldr	r3, [pc, #56]	; (80015d4 <HAL_UART_RxCpltCallback+0x44>)
 800159a:	781b      	ldrb	r3, [r3, #0]
 800159c:	4618      	mov	r0, r3
 800159e:	f7ff f893 	bl	80006c8 <uart_print>

	// Handle USART3 reception callback
	if(huart->Instance == USART3)
 80015a2:	687b      	ldr	r3, [r7, #4]
 80015a4:	681b      	ldr	r3, [r3, #0]
 80015a6:	4a0c      	ldr	r2, [pc, #48]	; (80015d8 <HAL_UART_RxCpltCallback+0x48>)
 80015a8:	4293      	cmp	r3, r2
 80015aa:	d10e      	bne.n	80015ca <HAL_UART_RxCpltCallback+0x3a>
	{
		// Store character in reception buffer
		rx_buffer[rx_empty] = character;
 80015ac:	4b0b      	ldr	r3, [pc, #44]	; (80015dc <HAL_UART_RxCpltCallback+0x4c>)
 80015ae:	781b      	ldrb	r3, [r3, #0]
 80015b0:	b2db      	uxtb	r3, r3
 80015b2:	461a      	mov	r2, r3
 80015b4:	4b07      	ldr	r3, [pc, #28]	; (80015d4 <HAL_UART_RxCpltCallback+0x44>)
 80015b6:	7819      	ldrb	r1, [r3, #0]
 80015b8:	4b09      	ldr	r3, [pc, #36]	; (80015e0 <HAL_UART_RxCpltCallback+0x50>)
 80015ba:	5499      	strb	r1, [r3, r2]

		// Increase empty index
		increase_rx_empty();
 80015bc:	f7ff f8c6 	bl	800074c <increase_rx_empty>

		// Await next character
		HAL_UART_Receive_IT(&huart3, &character, 1);
 80015c0:	2201      	movs	r2, #1
 80015c2:	4904      	ldr	r1, [pc, #16]	; (80015d4 <HAL_UART_RxCpltCallback+0x44>)
 80015c4:	4807      	ldr	r0, [pc, #28]	; (80015e4 <HAL_UART_RxCpltCallback+0x54>)
 80015c6:	f001 ff85 	bl	80034d4 <HAL_UART_Receive_IT>
	}
}
 80015ca:	bf00      	nop
 80015cc:	3708      	adds	r7, #8
 80015ce:	46bd      	mov	sp, r7
 80015d0:	bd80      	pop	{r7, pc}
 80015d2:	bf00      	nop
 80015d4:	20000114 	.word	0x20000114
 80015d8:	40004800 	.word	0x40004800
 80015dc:	2000014a 	.word	0x2000014a
 80015e0:	20000118 	.word	0x20000118
 80015e4:	2000008c 	.word	0x2000008c

080015e8 <HAL_UART_TxCpltCallback>:

// Transmission callback
void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80015e8:	b580      	push	{r7, lr}
 80015ea:	b082      	sub	sp, #8
 80015ec:	af00      	add	r7, sp, #0
 80015ee:	6078      	str	r0, [r7, #4]
	if(huart->Instance == USART3)
 80015f0:	687b      	ldr	r3, [r7, #4]
 80015f2:	681b      	ldr	r3, [r3, #0]
 80015f4:	4a0d      	ldr	r2, [pc, #52]	; (800162c <HAL_UART_TxCpltCallback+0x44>)
 80015f6:	4293      	cmp	r3, r2
 80015f8:	d113      	bne.n	8001622 <HAL_UART_TxCpltCallback+0x3a>
	{
		if(tx_has_data() == 1)
 80015fa:	f7ff f8d7 	bl	80007ac <tx_has_data>
 80015fe:	4603      	mov	r3, r0
 8001600:	2b01      	cmp	r3, #1
 8001602:	d10e      	bne.n	8001622 <HAL_UART_TxCpltCallback+0x3a>
		{
			static uint8_t tmp;
			tmp = tx_buffer[tx_busy];
 8001604:	4b0a      	ldr	r3, [pc, #40]	; (8001630 <HAL_UART_TxCpltCallback+0x48>)
 8001606:	781b      	ldrb	r3, [r3, #0]
 8001608:	b2db      	uxtb	r3, r3
 800160a:	461a      	mov	r2, r3
 800160c:	4b09      	ldr	r3, [pc, #36]	; (8001634 <HAL_UART_TxCpltCallback+0x4c>)
 800160e:	5c9a      	ldrb	r2, [r3, r2]
 8001610:	4b09      	ldr	r3, [pc, #36]	; (8001638 <HAL_UART_TxCpltCallback+0x50>)
 8001612:	701a      	strb	r2, [r3, #0]

			increase_tx_busy();
 8001614:	f7ff f8e0 	bl	80007d8 <increase_tx_busy>
			HAL_UART_Transmit_IT(huart, &tmp, 1);
 8001618:	2201      	movs	r2, #1
 800161a:	4907      	ldr	r1, [pc, #28]	; (8001638 <HAL_UART_TxCpltCallback+0x50>)
 800161c:	6878      	ldr	r0, [r7, #4]
 800161e:	f001 fefb 	bl	8003418 <HAL_UART_Transmit_IT>
		}
	}
}
 8001622:	bf00      	nop
 8001624:	3708      	adds	r7, #8
 8001626:	46bd      	mov	sp, r7
 8001628:	bd80      	pop	{r7, pc}
 800162a:	bf00      	nop
 800162c:	40004800 	.word	0x40004800
 8001630:	2000017f 	.word	0x2000017f
 8001634:	2000014c 	.word	0x2000014c
 8001638:	20000264 	.word	0x20000264

0800163c <MPU_Config>:
/* USER CODE END 4 */

/* MPU Configuration */

void MPU_Config(void)
{
 800163c:	b580      	push	{r7, lr}
 800163e:	b084      	sub	sp, #16
 8001640:	af00      	add	r7, sp, #0
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 8001642:	463b      	mov	r3, r7
 8001644:	2200      	movs	r2, #0
 8001646:	601a      	str	r2, [r3, #0]
 8001648:	605a      	str	r2, [r3, #4]
 800164a:	609a      	str	r2, [r3, #8]
 800164c:	60da      	str	r2, [r3, #12]

  /* Disables the MPU */
  HAL_MPU_Disable();
 800164e:	f000 faeb 	bl	8001c28 <HAL_MPU_Disable>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 8001652:	2301      	movs	r3, #1
 8001654:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 8001656:	2300      	movs	r3, #0
 8001658:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x0;
 800165a:	2300      	movs	r3, #0
 800165c:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
 800165e:	231f      	movs	r3, #31
 8001660:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x87;
 8001662:	2387      	movs	r3, #135	; 0x87
 8001664:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 8001666:	2300      	movs	r3, #0
 8001668:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_NO_ACCESS;
 800166a:	2300      	movs	r3, #0
 800166c:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 800166e:	2301      	movs	r3, #1
 8001670:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 8001672:	2301      	movs	r3, #1
 8001674:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 8001676:	2300      	movs	r3, #0
 8001678:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 800167a:	2300      	movs	r3, #0
 800167c:	73fb      	strb	r3, [r7, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 800167e:	463b      	mov	r3, r7
 8001680:	4618      	mov	r0, r3
 8001682:	f000 fb09 	bl	8001c98 <HAL_MPU_ConfigRegion>
  /* Enables the MPU */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 8001686:	2004      	movs	r0, #4
 8001688:	f000 fae6 	bl	8001c58 <HAL_MPU_Enable>

}
 800168c:	bf00      	nop
 800168e:	3710      	adds	r7, #16
 8001690:	46bd      	mov	sp, r7
 8001692:	bd80      	pop	{r7, pc}

08001694 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001694:	b480      	push	{r7}
 8001696:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8001698:	b672      	cpsid	i
}
 800169a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800169c:	e7fe      	b.n	800169c <Error_Handler+0x8>
	...

080016a0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80016a0:	b480      	push	{r7}
 80016a2:	b083      	sub	sp, #12
 80016a4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 80016a6:	4b0f      	ldr	r3, [pc, #60]	; (80016e4 <HAL_MspInit+0x44>)
 80016a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016aa:	4a0e      	ldr	r2, [pc, #56]	; (80016e4 <HAL_MspInit+0x44>)
 80016ac:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80016b0:	6413      	str	r3, [r2, #64]	; 0x40
 80016b2:	4b0c      	ldr	r3, [pc, #48]	; (80016e4 <HAL_MspInit+0x44>)
 80016b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016b6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80016ba:	607b      	str	r3, [r7, #4]
 80016bc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80016be:	4b09      	ldr	r3, [pc, #36]	; (80016e4 <HAL_MspInit+0x44>)
 80016c0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80016c2:	4a08      	ldr	r2, [pc, #32]	; (80016e4 <HAL_MspInit+0x44>)
 80016c4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80016c8:	6453      	str	r3, [r2, #68]	; 0x44
 80016ca:	4b06      	ldr	r3, [pc, #24]	; (80016e4 <HAL_MspInit+0x44>)
 80016cc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80016ce:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80016d2:	603b      	str	r3, [r7, #0]
 80016d4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80016d6:	bf00      	nop
 80016d8:	370c      	adds	r7, #12
 80016da:	46bd      	mov	sp, r7
 80016dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016e0:	4770      	bx	lr
 80016e2:	bf00      	nop
 80016e4:	40023800 	.word	0x40023800

080016e8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80016e8:	b580      	push	{r7, lr}
 80016ea:	b0ae      	sub	sp, #184	; 0xb8
 80016ec:	af00      	add	r7, sp, #0
 80016ee:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016f0:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 80016f4:	2200      	movs	r2, #0
 80016f6:	601a      	str	r2, [r3, #0]
 80016f8:	605a      	str	r2, [r3, #4]
 80016fa:	609a      	str	r2, [r3, #8]
 80016fc:	60da      	str	r2, [r3, #12]
 80016fe:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001700:	f107 0314 	add.w	r3, r7, #20
 8001704:	2290      	movs	r2, #144	; 0x90
 8001706:	2100      	movs	r1, #0
 8001708:	4618      	mov	r0, r3
 800170a:	f003 fa03 	bl	8004b14 <memset>
  if(huart->Instance==USART3)
 800170e:	687b      	ldr	r3, [r7, #4]
 8001710:	681b      	ldr	r3, [r3, #0]
 8001712:	4a26      	ldr	r2, [pc, #152]	; (80017ac <HAL_UART_MspInit+0xc4>)
 8001714:	4293      	cmp	r3, r2
 8001716:	d144      	bne.n	80017a2 <HAL_UART_MspInit+0xba>

  /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8001718:	f44f 7380 	mov.w	r3, #256	; 0x100
 800171c:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 800171e:	2300      	movs	r3, #0
 8001720:	663b      	str	r3, [r7, #96]	; 0x60
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001722:	f107 0314 	add.w	r3, r7, #20
 8001726:	4618      	mov	r0, r3
 8001728:	f001 fa00 	bl	8002b2c <HAL_RCCEx_PeriphCLKConfig>
 800172c:	4603      	mov	r3, r0
 800172e:	2b00      	cmp	r3, #0
 8001730:	d001      	beq.n	8001736 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8001732:	f7ff ffaf 	bl	8001694 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8001736:	4b1e      	ldr	r3, [pc, #120]	; (80017b0 <HAL_UART_MspInit+0xc8>)
 8001738:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800173a:	4a1d      	ldr	r2, [pc, #116]	; (80017b0 <HAL_UART_MspInit+0xc8>)
 800173c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001740:	6413      	str	r3, [r2, #64]	; 0x40
 8001742:	4b1b      	ldr	r3, [pc, #108]	; (80017b0 <HAL_UART_MspInit+0xc8>)
 8001744:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001746:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800174a:	613b      	str	r3, [r7, #16]
 800174c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 800174e:	4b18      	ldr	r3, [pc, #96]	; (80017b0 <HAL_UART_MspInit+0xc8>)
 8001750:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001752:	4a17      	ldr	r2, [pc, #92]	; (80017b0 <HAL_UART_MspInit+0xc8>)
 8001754:	f043 0308 	orr.w	r3, r3, #8
 8001758:	6313      	str	r3, [r2, #48]	; 0x30
 800175a:	4b15      	ldr	r3, [pc, #84]	; (80017b0 <HAL_UART_MspInit+0xc8>)
 800175c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800175e:	f003 0308 	and.w	r3, r3, #8
 8001762:	60fb      	str	r3, [r7, #12]
 8001764:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001766:	f44f 7340 	mov.w	r3, #768	; 0x300
 800176a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800176e:	2302      	movs	r3, #2
 8001770:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001774:	2300      	movs	r3, #0
 8001776:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800177a:	2303      	movs	r3, #3
 800177c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001780:	2307      	movs	r3, #7
 8001782:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001786:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 800178a:	4619      	mov	r1, r3
 800178c:	4809      	ldr	r0, [pc, #36]	; (80017b4 <HAL_UART_MspInit+0xcc>)
 800178e:	f000 fb59 	bl	8001e44 <HAL_GPIO_Init>

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8001792:	2200      	movs	r2, #0
 8001794:	2100      	movs	r1, #0
 8001796:	2027      	movs	r0, #39	; 0x27
 8001798:	f000 fa0f 	bl	8001bba <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 800179c:	2027      	movs	r0, #39	; 0x27
 800179e:	f000 fa28 	bl	8001bf2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 80017a2:	bf00      	nop
 80017a4:	37b8      	adds	r7, #184	; 0xb8
 80017a6:	46bd      	mov	sp, r7
 80017a8:	bd80      	pop	{r7, pc}
 80017aa:	bf00      	nop
 80017ac:	40004800 	.word	0x40004800
 80017b0:	40023800 	.word	0x40023800
 80017b4:	40020c00 	.word	0x40020c00

080017b8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80017b8:	b480      	push	{r7}
 80017ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80017bc:	e7fe      	b.n	80017bc <NMI_Handler+0x4>

080017be <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80017be:	b480      	push	{r7}
 80017c0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80017c2:	e7fe      	b.n	80017c2 <HardFault_Handler+0x4>

080017c4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80017c4:	b480      	push	{r7}
 80017c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80017c8:	e7fe      	b.n	80017c8 <MemManage_Handler+0x4>

080017ca <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80017ca:	b480      	push	{r7}
 80017cc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80017ce:	e7fe      	b.n	80017ce <BusFault_Handler+0x4>

080017d0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80017d0:	b480      	push	{r7}
 80017d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80017d4:	e7fe      	b.n	80017d4 <UsageFault_Handler+0x4>

080017d6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80017d6:	b480      	push	{r7}
 80017d8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80017da:	bf00      	nop
 80017dc:	46bd      	mov	sp, r7
 80017de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017e2:	4770      	bx	lr

080017e4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80017e4:	b480      	push	{r7}
 80017e6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80017e8:	bf00      	nop
 80017ea:	46bd      	mov	sp, r7
 80017ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017f0:	4770      	bx	lr

080017f2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80017f2:	b480      	push	{r7}
 80017f4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80017f6:	bf00      	nop
 80017f8:	46bd      	mov	sp, r7
 80017fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017fe:	4770      	bx	lr

08001800 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001800:	b580      	push	{r7, lr}
 8001802:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001804:	f000 f8ba 	bl	800197c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001808:	bf00      	nop
 800180a:	bd80      	pop	{r7, pc}

0800180c <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 800180c:	b580      	push	{r7, lr}
 800180e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8001810:	4802      	ldr	r0, [pc, #8]	; (800181c <USART3_IRQHandler+0x10>)
 8001812:	f001 fea3 	bl	800355c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8001816:	bf00      	nop
 8001818:	bd80      	pop	{r7, pc}
 800181a:	bf00      	nop
 800181c:	2000008c 	.word	0x2000008c

08001820 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001820:	b580      	push	{r7, lr}
 8001822:	b086      	sub	sp, #24
 8001824:	af00      	add	r7, sp, #0
 8001826:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001828:	4a14      	ldr	r2, [pc, #80]	; (800187c <_sbrk+0x5c>)
 800182a:	4b15      	ldr	r3, [pc, #84]	; (8001880 <_sbrk+0x60>)
 800182c:	1ad3      	subs	r3, r2, r3
 800182e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001830:	697b      	ldr	r3, [r7, #20]
 8001832:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001834:	4b13      	ldr	r3, [pc, #76]	; (8001884 <_sbrk+0x64>)
 8001836:	681b      	ldr	r3, [r3, #0]
 8001838:	2b00      	cmp	r3, #0
 800183a:	d102      	bne.n	8001842 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800183c:	4b11      	ldr	r3, [pc, #68]	; (8001884 <_sbrk+0x64>)
 800183e:	4a12      	ldr	r2, [pc, #72]	; (8001888 <_sbrk+0x68>)
 8001840:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001842:	4b10      	ldr	r3, [pc, #64]	; (8001884 <_sbrk+0x64>)
 8001844:	681a      	ldr	r2, [r3, #0]
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	4413      	add	r3, r2
 800184a:	693a      	ldr	r2, [r7, #16]
 800184c:	429a      	cmp	r2, r3
 800184e:	d207      	bcs.n	8001860 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001850:	f003 f936 	bl	8004ac0 <__errno>
 8001854:	4603      	mov	r3, r0
 8001856:	220c      	movs	r2, #12
 8001858:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800185a:	f04f 33ff 	mov.w	r3, #4294967295
 800185e:	e009      	b.n	8001874 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001860:	4b08      	ldr	r3, [pc, #32]	; (8001884 <_sbrk+0x64>)
 8001862:	681b      	ldr	r3, [r3, #0]
 8001864:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001866:	4b07      	ldr	r3, [pc, #28]	; (8001884 <_sbrk+0x64>)
 8001868:	681a      	ldr	r2, [r3, #0]
 800186a:	687b      	ldr	r3, [r7, #4]
 800186c:	4413      	add	r3, r2
 800186e:	4a05      	ldr	r2, [pc, #20]	; (8001884 <_sbrk+0x64>)
 8001870:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001872:	68fb      	ldr	r3, [r7, #12]
}
 8001874:	4618      	mov	r0, r3
 8001876:	3718      	adds	r7, #24
 8001878:	46bd      	mov	sp, r7
 800187a:	bd80      	pop	{r7, pc}
 800187c:	20080000 	.word	0x20080000
 8001880:	00000400 	.word	0x00000400
 8001884:	20000268 	.word	0x20000268
 8001888:	20000280 	.word	0x20000280

0800188c <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800188c:	b480      	push	{r7}
 800188e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001890:	4b06      	ldr	r3, [pc, #24]	; (80018ac <SystemInit+0x20>)
 8001892:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001896:	4a05      	ldr	r2, [pc, #20]	; (80018ac <SystemInit+0x20>)
 8001898:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800189c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80018a0:	bf00      	nop
 80018a2:	46bd      	mov	sp, r7
 80018a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018a8:	4770      	bx	lr
 80018aa:	bf00      	nop
 80018ac:	e000ed00 	.word	0xe000ed00

080018b0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80018b0:	f8df d034 	ldr.w	sp, [pc, #52]	; 80018e8 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80018b4:	480d      	ldr	r0, [pc, #52]	; (80018ec <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80018b6:	490e      	ldr	r1, [pc, #56]	; (80018f0 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80018b8:	4a0e      	ldr	r2, [pc, #56]	; (80018f4 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80018ba:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80018bc:	e002      	b.n	80018c4 <LoopCopyDataInit>

080018be <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80018be:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80018c0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80018c2:	3304      	adds	r3, #4

080018c4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80018c4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80018c6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80018c8:	d3f9      	bcc.n	80018be <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80018ca:	4a0b      	ldr	r2, [pc, #44]	; (80018f8 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80018cc:	4c0b      	ldr	r4, [pc, #44]	; (80018fc <LoopFillZerobss+0x26>)
  movs r3, #0
 80018ce:	2300      	movs	r3, #0
  b LoopFillZerobss
 80018d0:	e001      	b.n	80018d6 <LoopFillZerobss>

080018d2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80018d2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80018d4:	3204      	adds	r2, #4

080018d6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80018d6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80018d8:	d3fb      	bcc.n	80018d2 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80018da:	f7ff ffd7 	bl	800188c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80018de:	f003 f8f5 	bl	8004acc <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80018e2:	f7ff f949 	bl	8000b78 <main>
  bx  lr    
 80018e6:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80018e8:	20080000 	.word	0x20080000
  ldr r0, =_sdata
 80018ec:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80018f0:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 80018f4:	08005860 	.word	0x08005860
  ldr r2, =_sbss
 80018f8:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 80018fc:	20000280 	.word	0x20000280

08001900 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001900:	e7fe      	b.n	8001900 <ADC_IRQHandler>

08001902 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001902:	b580      	push	{r7, lr}
 8001904:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001906:	2003      	movs	r0, #3
 8001908:	f000 f94c 	bl	8001ba4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800190c:	200f      	movs	r0, #15
 800190e:	f000 f805 	bl	800191c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001912:	f7ff fec5 	bl	80016a0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001916:	2300      	movs	r3, #0
}
 8001918:	4618      	mov	r0, r3
 800191a:	bd80      	pop	{r7, pc}

0800191c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800191c:	b580      	push	{r7, lr}
 800191e:	b082      	sub	sp, #8
 8001920:	af00      	add	r7, sp, #0
 8001922:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001924:	4b12      	ldr	r3, [pc, #72]	; (8001970 <HAL_InitTick+0x54>)
 8001926:	681a      	ldr	r2, [r3, #0]
 8001928:	4b12      	ldr	r3, [pc, #72]	; (8001974 <HAL_InitTick+0x58>)
 800192a:	781b      	ldrb	r3, [r3, #0]
 800192c:	4619      	mov	r1, r3
 800192e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001932:	fbb3 f3f1 	udiv	r3, r3, r1
 8001936:	fbb2 f3f3 	udiv	r3, r2, r3
 800193a:	4618      	mov	r0, r3
 800193c:	f000 f967 	bl	8001c0e <HAL_SYSTICK_Config>
 8001940:	4603      	mov	r3, r0
 8001942:	2b00      	cmp	r3, #0
 8001944:	d001      	beq.n	800194a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001946:	2301      	movs	r3, #1
 8001948:	e00e      	b.n	8001968 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	2b0f      	cmp	r3, #15
 800194e:	d80a      	bhi.n	8001966 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001950:	2200      	movs	r2, #0
 8001952:	6879      	ldr	r1, [r7, #4]
 8001954:	f04f 30ff 	mov.w	r0, #4294967295
 8001958:	f000 f92f 	bl	8001bba <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800195c:	4a06      	ldr	r2, [pc, #24]	; (8001978 <HAL_InitTick+0x5c>)
 800195e:	687b      	ldr	r3, [r7, #4]
 8001960:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001962:	2300      	movs	r3, #0
 8001964:	e000      	b.n	8001968 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001966:	2301      	movs	r3, #1
}
 8001968:	4618      	mov	r0, r3
 800196a:	3708      	adds	r7, #8
 800196c:	46bd      	mov	sp, r7
 800196e:	bd80      	pop	{r7, pc}
 8001970:	20000000 	.word	0x20000000
 8001974:	20000008 	.word	0x20000008
 8001978:	20000004 	.word	0x20000004

0800197c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800197c:	b480      	push	{r7}
 800197e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001980:	4b06      	ldr	r3, [pc, #24]	; (800199c <HAL_IncTick+0x20>)
 8001982:	781b      	ldrb	r3, [r3, #0]
 8001984:	461a      	mov	r2, r3
 8001986:	4b06      	ldr	r3, [pc, #24]	; (80019a0 <HAL_IncTick+0x24>)
 8001988:	681b      	ldr	r3, [r3, #0]
 800198a:	4413      	add	r3, r2
 800198c:	4a04      	ldr	r2, [pc, #16]	; (80019a0 <HAL_IncTick+0x24>)
 800198e:	6013      	str	r3, [r2, #0]
}
 8001990:	bf00      	nop
 8001992:	46bd      	mov	sp, r7
 8001994:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001998:	4770      	bx	lr
 800199a:	bf00      	nop
 800199c:	20000008 	.word	0x20000008
 80019a0:	2000026c 	.word	0x2000026c

080019a4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80019a4:	b480      	push	{r7}
 80019a6:	af00      	add	r7, sp, #0
  return uwTick;
 80019a8:	4b03      	ldr	r3, [pc, #12]	; (80019b8 <HAL_GetTick+0x14>)
 80019aa:	681b      	ldr	r3, [r3, #0]
}
 80019ac:	4618      	mov	r0, r3
 80019ae:	46bd      	mov	sp, r7
 80019b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019b4:	4770      	bx	lr
 80019b6:	bf00      	nop
 80019b8:	2000026c 	.word	0x2000026c

080019bc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80019bc:	b580      	push	{r7, lr}
 80019be:	b084      	sub	sp, #16
 80019c0:	af00      	add	r7, sp, #0
 80019c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80019c4:	f7ff ffee 	bl	80019a4 <HAL_GetTick>
 80019c8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80019ca:	687b      	ldr	r3, [r7, #4]
 80019cc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80019ce:	68fb      	ldr	r3, [r7, #12]
 80019d0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80019d4:	d005      	beq.n	80019e2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80019d6:	4b0a      	ldr	r3, [pc, #40]	; (8001a00 <HAL_Delay+0x44>)
 80019d8:	781b      	ldrb	r3, [r3, #0]
 80019da:	461a      	mov	r2, r3
 80019dc:	68fb      	ldr	r3, [r7, #12]
 80019de:	4413      	add	r3, r2
 80019e0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80019e2:	bf00      	nop
 80019e4:	f7ff ffde 	bl	80019a4 <HAL_GetTick>
 80019e8:	4602      	mov	r2, r0
 80019ea:	68bb      	ldr	r3, [r7, #8]
 80019ec:	1ad3      	subs	r3, r2, r3
 80019ee:	68fa      	ldr	r2, [r7, #12]
 80019f0:	429a      	cmp	r2, r3
 80019f2:	d8f7      	bhi.n	80019e4 <HAL_Delay+0x28>
  {
  }
}
 80019f4:	bf00      	nop
 80019f6:	bf00      	nop
 80019f8:	3710      	adds	r7, #16
 80019fa:	46bd      	mov	sp, r7
 80019fc:	bd80      	pop	{r7, pc}
 80019fe:	bf00      	nop
 8001a00:	20000008 	.word	0x20000008

08001a04 <__NVIC_SetPriorityGrouping>:
{
 8001a04:	b480      	push	{r7}
 8001a06:	b085      	sub	sp, #20
 8001a08:	af00      	add	r7, sp, #0
 8001a0a:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001a0c:	687b      	ldr	r3, [r7, #4]
 8001a0e:	f003 0307 	and.w	r3, r3, #7
 8001a12:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001a14:	4b0b      	ldr	r3, [pc, #44]	; (8001a44 <__NVIC_SetPriorityGrouping+0x40>)
 8001a16:	68db      	ldr	r3, [r3, #12]
 8001a18:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001a1a:	68ba      	ldr	r2, [r7, #8]
 8001a1c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001a20:	4013      	ands	r3, r2
 8001a22:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001a24:	68fb      	ldr	r3, [r7, #12]
 8001a26:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001a28:	68bb      	ldr	r3, [r7, #8]
 8001a2a:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8001a2c:	4b06      	ldr	r3, [pc, #24]	; (8001a48 <__NVIC_SetPriorityGrouping+0x44>)
 8001a2e:	4313      	orrs	r3, r2
 8001a30:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001a32:	4a04      	ldr	r2, [pc, #16]	; (8001a44 <__NVIC_SetPriorityGrouping+0x40>)
 8001a34:	68bb      	ldr	r3, [r7, #8]
 8001a36:	60d3      	str	r3, [r2, #12]
}
 8001a38:	bf00      	nop
 8001a3a:	3714      	adds	r7, #20
 8001a3c:	46bd      	mov	sp, r7
 8001a3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a42:	4770      	bx	lr
 8001a44:	e000ed00 	.word	0xe000ed00
 8001a48:	05fa0000 	.word	0x05fa0000

08001a4c <__NVIC_GetPriorityGrouping>:
{
 8001a4c:	b480      	push	{r7}
 8001a4e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001a50:	4b04      	ldr	r3, [pc, #16]	; (8001a64 <__NVIC_GetPriorityGrouping+0x18>)
 8001a52:	68db      	ldr	r3, [r3, #12]
 8001a54:	0a1b      	lsrs	r3, r3, #8
 8001a56:	f003 0307 	and.w	r3, r3, #7
}
 8001a5a:	4618      	mov	r0, r3
 8001a5c:	46bd      	mov	sp, r7
 8001a5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a62:	4770      	bx	lr
 8001a64:	e000ed00 	.word	0xe000ed00

08001a68 <__NVIC_EnableIRQ>:
{
 8001a68:	b480      	push	{r7}
 8001a6a:	b083      	sub	sp, #12
 8001a6c:	af00      	add	r7, sp, #0
 8001a6e:	4603      	mov	r3, r0
 8001a70:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001a72:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a76:	2b00      	cmp	r3, #0
 8001a78:	db0b      	blt.n	8001a92 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001a7a:	79fb      	ldrb	r3, [r7, #7]
 8001a7c:	f003 021f 	and.w	r2, r3, #31
 8001a80:	4907      	ldr	r1, [pc, #28]	; (8001aa0 <__NVIC_EnableIRQ+0x38>)
 8001a82:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a86:	095b      	lsrs	r3, r3, #5
 8001a88:	2001      	movs	r0, #1
 8001a8a:	fa00 f202 	lsl.w	r2, r0, r2
 8001a8e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8001a92:	bf00      	nop
 8001a94:	370c      	adds	r7, #12
 8001a96:	46bd      	mov	sp, r7
 8001a98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a9c:	4770      	bx	lr
 8001a9e:	bf00      	nop
 8001aa0:	e000e100 	.word	0xe000e100

08001aa4 <__NVIC_SetPriority>:
{
 8001aa4:	b480      	push	{r7}
 8001aa6:	b083      	sub	sp, #12
 8001aa8:	af00      	add	r7, sp, #0
 8001aaa:	4603      	mov	r3, r0
 8001aac:	6039      	str	r1, [r7, #0]
 8001aae:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001ab0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ab4:	2b00      	cmp	r3, #0
 8001ab6:	db0a      	blt.n	8001ace <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001ab8:	683b      	ldr	r3, [r7, #0]
 8001aba:	b2da      	uxtb	r2, r3
 8001abc:	490c      	ldr	r1, [pc, #48]	; (8001af0 <__NVIC_SetPriority+0x4c>)
 8001abe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ac2:	0112      	lsls	r2, r2, #4
 8001ac4:	b2d2      	uxtb	r2, r2
 8001ac6:	440b      	add	r3, r1
 8001ac8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8001acc:	e00a      	b.n	8001ae4 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001ace:	683b      	ldr	r3, [r7, #0]
 8001ad0:	b2da      	uxtb	r2, r3
 8001ad2:	4908      	ldr	r1, [pc, #32]	; (8001af4 <__NVIC_SetPriority+0x50>)
 8001ad4:	79fb      	ldrb	r3, [r7, #7]
 8001ad6:	f003 030f 	and.w	r3, r3, #15
 8001ada:	3b04      	subs	r3, #4
 8001adc:	0112      	lsls	r2, r2, #4
 8001ade:	b2d2      	uxtb	r2, r2
 8001ae0:	440b      	add	r3, r1
 8001ae2:	761a      	strb	r2, [r3, #24]
}
 8001ae4:	bf00      	nop
 8001ae6:	370c      	adds	r7, #12
 8001ae8:	46bd      	mov	sp, r7
 8001aea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aee:	4770      	bx	lr
 8001af0:	e000e100 	.word	0xe000e100
 8001af4:	e000ed00 	.word	0xe000ed00

08001af8 <NVIC_EncodePriority>:
{
 8001af8:	b480      	push	{r7}
 8001afa:	b089      	sub	sp, #36	; 0x24
 8001afc:	af00      	add	r7, sp, #0
 8001afe:	60f8      	str	r0, [r7, #12]
 8001b00:	60b9      	str	r1, [r7, #8]
 8001b02:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001b04:	68fb      	ldr	r3, [r7, #12]
 8001b06:	f003 0307 	and.w	r3, r3, #7
 8001b0a:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001b0c:	69fb      	ldr	r3, [r7, #28]
 8001b0e:	f1c3 0307 	rsb	r3, r3, #7
 8001b12:	2b04      	cmp	r3, #4
 8001b14:	bf28      	it	cs
 8001b16:	2304      	movcs	r3, #4
 8001b18:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001b1a:	69fb      	ldr	r3, [r7, #28]
 8001b1c:	3304      	adds	r3, #4
 8001b1e:	2b06      	cmp	r3, #6
 8001b20:	d902      	bls.n	8001b28 <NVIC_EncodePriority+0x30>
 8001b22:	69fb      	ldr	r3, [r7, #28]
 8001b24:	3b03      	subs	r3, #3
 8001b26:	e000      	b.n	8001b2a <NVIC_EncodePriority+0x32>
 8001b28:	2300      	movs	r3, #0
 8001b2a:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001b2c:	f04f 32ff 	mov.w	r2, #4294967295
 8001b30:	69bb      	ldr	r3, [r7, #24]
 8001b32:	fa02 f303 	lsl.w	r3, r2, r3
 8001b36:	43da      	mvns	r2, r3
 8001b38:	68bb      	ldr	r3, [r7, #8]
 8001b3a:	401a      	ands	r2, r3
 8001b3c:	697b      	ldr	r3, [r7, #20]
 8001b3e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001b40:	f04f 31ff 	mov.w	r1, #4294967295
 8001b44:	697b      	ldr	r3, [r7, #20]
 8001b46:	fa01 f303 	lsl.w	r3, r1, r3
 8001b4a:	43d9      	mvns	r1, r3
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001b50:	4313      	orrs	r3, r2
}
 8001b52:	4618      	mov	r0, r3
 8001b54:	3724      	adds	r7, #36	; 0x24
 8001b56:	46bd      	mov	sp, r7
 8001b58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b5c:	4770      	bx	lr
	...

08001b60 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001b60:	b580      	push	{r7, lr}
 8001b62:	b082      	sub	sp, #8
 8001b64:	af00      	add	r7, sp, #0
 8001b66:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	3b01      	subs	r3, #1
 8001b6c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001b70:	d301      	bcc.n	8001b76 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001b72:	2301      	movs	r3, #1
 8001b74:	e00f      	b.n	8001b96 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001b76:	4a0a      	ldr	r2, [pc, #40]	; (8001ba0 <SysTick_Config+0x40>)
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	3b01      	subs	r3, #1
 8001b7c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001b7e:	210f      	movs	r1, #15
 8001b80:	f04f 30ff 	mov.w	r0, #4294967295
 8001b84:	f7ff ff8e 	bl	8001aa4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001b88:	4b05      	ldr	r3, [pc, #20]	; (8001ba0 <SysTick_Config+0x40>)
 8001b8a:	2200      	movs	r2, #0
 8001b8c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001b8e:	4b04      	ldr	r3, [pc, #16]	; (8001ba0 <SysTick_Config+0x40>)
 8001b90:	2207      	movs	r2, #7
 8001b92:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001b94:	2300      	movs	r3, #0
}
 8001b96:	4618      	mov	r0, r3
 8001b98:	3708      	adds	r7, #8
 8001b9a:	46bd      	mov	sp, r7
 8001b9c:	bd80      	pop	{r7, pc}
 8001b9e:	bf00      	nop
 8001ba0:	e000e010 	.word	0xe000e010

08001ba4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001ba4:	b580      	push	{r7, lr}
 8001ba6:	b082      	sub	sp, #8
 8001ba8:	af00      	add	r7, sp, #0
 8001baa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001bac:	6878      	ldr	r0, [r7, #4]
 8001bae:	f7ff ff29 	bl	8001a04 <__NVIC_SetPriorityGrouping>
}
 8001bb2:	bf00      	nop
 8001bb4:	3708      	adds	r7, #8
 8001bb6:	46bd      	mov	sp, r7
 8001bb8:	bd80      	pop	{r7, pc}

08001bba <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001bba:	b580      	push	{r7, lr}
 8001bbc:	b086      	sub	sp, #24
 8001bbe:	af00      	add	r7, sp, #0
 8001bc0:	4603      	mov	r3, r0
 8001bc2:	60b9      	str	r1, [r7, #8]
 8001bc4:	607a      	str	r2, [r7, #4]
 8001bc6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001bc8:	2300      	movs	r3, #0
 8001bca:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001bcc:	f7ff ff3e 	bl	8001a4c <__NVIC_GetPriorityGrouping>
 8001bd0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001bd2:	687a      	ldr	r2, [r7, #4]
 8001bd4:	68b9      	ldr	r1, [r7, #8]
 8001bd6:	6978      	ldr	r0, [r7, #20]
 8001bd8:	f7ff ff8e 	bl	8001af8 <NVIC_EncodePriority>
 8001bdc:	4602      	mov	r2, r0
 8001bde:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001be2:	4611      	mov	r1, r2
 8001be4:	4618      	mov	r0, r3
 8001be6:	f7ff ff5d 	bl	8001aa4 <__NVIC_SetPriority>
}
 8001bea:	bf00      	nop
 8001bec:	3718      	adds	r7, #24
 8001bee:	46bd      	mov	sp, r7
 8001bf0:	bd80      	pop	{r7, pc}

08001bf2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001bf2:	b580      	push	{r7, lr}
 8001bf4:	b082      	sub	sp, #8
 8001bf6:	af00      	add	r7, sp, #0
 8001bf8:	4603      	mov	r3, r0
 8001bfa:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001bfc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c00:	4618      	mov	r0, r3
 8001c02:	f7ff ff31 	bl	8001a68 <__NVIC_EnableIRQ>
}
 8001c06:	bf00      	nop
 8001c08:	3708      	adds	r7, #8
 8001c0a:	46bd      	mov	sp, r7
 8001c0c:	bd80      	pop	{r7, pc}

08001c0e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001c0e:	b580      	push	{r7, lr}
 8001c10:	b082      	sub	sp, #8
 8001c12:	af00      	add	r7, sp, #0
 8001c14:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001c16:	6878      	ldr	r0, [r7, #4]
 8001c18:	f7ff ffa2 	bl	8001b60 <SysTick_Config>
 8001c1c:	4603      	mov	r3, r0
}
 8001c1e:	4618      	mov	r0, r3
 8001c20:	3708      	adds	r7, #8
 8001c22:	46bd      	mov	sp, r7
 8001c24:	bd80      	pop	{r7, pc}
	...

08001c28 <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 8001c28:	b480      	push	{r7}
 8001c2a:	af00      	add	r7, sp, #0
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 8001c2c:	f3bf 8f5f 	dmb	sy
}
 8001c30:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 8001c32:	4b07      	ldr	r3, [pc, #28]	; (8001c50 <HAL_MPU_Disable+0x28>)
 8001c34:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c36:	4a06      	ldr	r2, [pc, #24]	; (8001c50 <HAL_MPU_Disable+0x28>)
 8001c38:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001c3c:	6253      	str	r3, [r2, #36]	; 0x24
  
  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 8001c3e:	4b05      	ldr	r3, [pc, #20]	; (8001c54 <HAL_MPU_Disable+0x2c>)
 8001c40:	2200      	movs	r2, #0
 8001c42:	605a      	str	r2, [r3, #4]
}
 8001c44:	bf00      	nop
 8001c46:	46bd      	mov	sp, r7
 8001c48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c4c:	4770      	bx	lr
 8001c4e:	bf00      	nop
 8001c50:	e000ed00 	.word	0xe000ed00
 8001c54:	e000ed90 	.word	0xe000ed90

08001c58 <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 8001c58:	b480      	push	{r7}
 8001c5a:	b083      	sub	sp, #12
 8001c5c:	af00      	add	r7, sp, #0
 8001c5e:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 8001c60:	4a0b      	ldr	r2, [pc, #44]	; (8001c90 <HAL_MPU_Enable+0x38>)
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	f043 0301 	orr.w	r3, r3, #1
 8001c68:	6053      	str	r3, [r2, #4]
  
  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 8001c6a:	4b0a      	ldr	r3, [pc, #40]	; (8001c94 <HAL_MPU_Enable+0x3c>)
 8001c6c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c6e:	4a09      	ldr	r2, [pc, #36]	; (8001c94 <HAL_MPU_Enable+0x3c>)
 8001c70:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001c74:	6253      	str	r3, [r2, #36]	; 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 8001c76:	f3bf 8f4f 	dsb	sy
}
 8001c7a:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8001c7c:	f3bf 8f6f 	isb	sy
}
 8001c80:	bf00      	nop
  
  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 8001c82:	bf00      	nop
 8001c84:	370c      	adds	r7, #12
 8001c86:	46bd      	mov	sp, r7
 8001c88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c8c:	4770      	bx	lr
 8001c8e:	bf00      	nop
 8001c90:	e000ed90 	.word	0xe000ed90
 8001c94:	e000ed00 	.word	0xe000ed00

08001c98 <HAL_MPU_ConfigRegion>:
  * @param  MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(MPU_Region_InitTypeDef *MPU_Init)
{
 8001c98:	b480      	push	{r7}
 8001c9a:	b083      	sub	sp, #12
 8001c9c:	af00      	add	r7, sp, #0
 8001c9e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_MPU_REGION_NUMBER(MPU_Init->Number));
  assert_param(IS_MPU_REGION_ENABLE(MPU_Init->Enable));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	785a      	ldrb	r2, [r3, #1]
 8001ca4:	4b1d      	ldr	r3, [pc, #116]	; (8001d1c <HAL_MPU_ConfigRegion+0x84>)
 8001ca6:	609a      	str	r2, [r3, #8]

  if ((MPU_Init->Enable) != RESET)
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	781b      	ldrb	r3, [r3, #0]
 8001cac:	2b00      	cmp	r3, #0
 8001cae:	d029      	beq.n	8001d04 <HAL_MPU_ConfigRegion+0x6c>
    assert_param(IS_MPU_ACCESS_CACHEABLE(MPU_Init->IsCacheable));
    assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
    assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
    assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));
    
    MPU->RBAR = MPU_Init->BaseAddress;
 8001cb0:	4a1a      	ldr	r2, [pc, #104]	; (8001d1c <HAL_MPU_ConfigRegion+0x84>)
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	685b      	ldr	r3, [r3, #4]
 8001cb6:	60d3      	str	r3, [r2, #12]
    MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	7b1b      	ldrb	r3, [r3, #12]
 8001cbc:	071a      	lsls	r2, r3, #28
                ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	7adb      	ldrb	r3, [r3, #11]
 8001cc2:	061b      	lsls	r3, r3, #24
    MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8001cc4:	431a      	orrs	r2, r3
                ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	7a9b      	ldrb	r3, [r3, #10]
 8001cca:	04db      	lsls	r3, r3, #19
                ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8001ccc:	431a      	orrs	r2, r3
                ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	7b5b      	ldrb	r3, [r3, #13]
 8001cd2:	049b      	lsls	r3, r3, #18
                ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8001cd4:	431a      	orrs	r2, r3
                ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	7b9b      	ldrb	r3, [r3, #14]
 8001cda:	045b      	lsls	r3, r3, #17
                ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8001cdc:	431a      	orrs	r2, r3
                ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	7bdb      	ldrb	r3, [r3, #15]
 8001ce2:	041b      	lsls	r3, r3, #16
                ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8001ce4:	431a      	orrs	r2, r3
                ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	7a5b      	ldrb	r3, [r3, #9]
 8001cea:	021b      	lsls	r3, r3, #8
                ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8001cec:	431a      	orrs	r2, r3
                ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	7a1b      	ldrb	r3, [r3, #8]
 8001cf2:	005b      	lsls	r3, r3, #1
                ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8001cf4:	4313      	orrs	r3, r2
                ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 8001cf6:	687a      	ldr	r2, [r7, #4]
 8001cf8:	7812      	ldrb	r2, [r2, #0]
 8001cfa:	4611      	mov	r1, r2
    MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8001cfc:	4a07      	ldr	r2, [pc, #28]	; (8001d1c <HAL_MPU_ConfigRegion+0x84>)
                ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8001cfe:	430b      	orrs	r3, r1
    MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8001d00:	6113      	str	r3, [r2, #16]
  else
  {
    MPU->RBAR = 0x00;
    MPU->RASR = 0x00;
  }
}
 8001d02:	e005      	b.n	8001d10 <HAL_MPU_ConfigRegion+0x78>
    MPU->RBAR = 0x00;
 8001d04:	4b05      	ldr	r3, [pc, #20]	; (8001d1c <HAL_MPU_ConfigRegion+0x84>)
 8001d06:	2200      	movs	r2, #0
 8001d08:	60da      	str	r2, [r3, #12]
    MPU->RASR = 0x00;
 8001d0a:	4b04      	ldr	r3, [pc, #16]	; (8001d1c <HAL_MPU_ConfigRegion+0x84>)
 8001d0c:	2200      	movs	r2, #0
 8001d0e:	611a      	str	r2, [r3, #16]
}
 8001d10:	bf00      	nop
 8001d12:	370c      	adds	r7, #12
 8001d14:	46bd      	mov	sp, r7
 8001d16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d1a:	4770      	bx	lr
 8001d1c:	e000ed90 	.word	0xe000ed90

08001d20 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001d20:	b580      	push	{r7, lr}
 8001d22:	b084      	sub	sp, #16
 8001d24:	af00      	add	r7, sp, #0
 8001d26:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001d2c:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8001d2e:	f7ff fe39 	bl	80019a4 <HAL_GetTick>
 8001d32:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001d3a:	b2db      	uxtb	r3, r3
 8001d3c:	2b02      	cmp	r3, #2
 8001d3e:	d008      	beq.n	8001d52 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	2280      	movs	r2, #128	; 0x80
 8001d44:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	2200      	movs	r2, #0
 8001d4a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8001d4e:	2301      	movs	r3, #1
 8001d50:	e052      	b.n	8001df8 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	681b      	ldr	r3, [r3, #0]
 8001d56:	681a      	ldr	r2, [r3, #0]
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	681b      	ldr	r3, [r3, #0]
 8001d5c:	f022 0216 	bic.w	r2, r2, #22
 8001d60:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	681b      	ldr	r3, [r3, #0]
 8001d66:	695a      	ldr	r2, [r3, #20]
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	681b      	ldr	r3, [r3, #0]
 8001d6c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001d70:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d76:	2b00      	cmp	r3, #0
 8001d78:	d103      	bne.n	8001d82 <HAL_DMA_Abort+0x62>
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001d7e:	2b00      	cmp	r3, #0
 8001d80:	d007      	beq.n	8001d92 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	681b      	ldr	r3, [r3, #0]
 8001d86:	681a      	ldr	r2, [r3, #0]
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	681b      	ldr	r3, [r3, #0]
 8001d8c:	f022 0208 	bic.w	r2, r2, #8
 8001d90:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	681b      	ldr	r3, [r3, #0]
 8001d96:	681a      	ldr	r2, [r3, #0]
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	681b      	ldr	r3, [r3, #0]
 8001d9c:	f022 0201 	bic.w	r2, r2, #1
 8001da0:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001da2:	e013      	b.n	8001dcc <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001da4:	f7ff fdfe 	bl	80019a4 <HAL_GetTick>
 8001da8:	4602      	mov	r2, r0
 8001daa:	68bb      	ldr	r3, [r7, #8]
 8001dac:	1ad3      	subs	r3, r2, r3
 8001dae:	2b05      	cmp	r3, #5
 8001db0:	d90c      	bls.n	8001dcc <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	2220      	movs	r2, #32
 8001db6:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	2203      	movs	r2, #3
 8001dbc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	2200      	movs	r2, #0
 8001dc4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        return HAL_TIMEOUT;
 8001dc8:	2303      	movs	r3, #3
 8001dca:	e015      	b.n	8001df8 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	681b      	ldr	r3, [r3, #0]
 8001dd0:	681b      	ldr	r3, [r3, #0]
 8001dd2:	f003 0301 	and.w	r3, r3, #1
 8001dd6:	2b00      	cmp	r3, #0
 8001dd8:	d1e4      	bne.n	8001da4 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001dde:	223f      	movs	r2, #63	; 0x3f
 8001de0:	409a      	lsls	r2, r3
 8001de2:	68fb      	ldr	r3, [r7, #12]
 8001de4:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	2201      	movs	r2, #1
 8001dea:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	2200      	movs	r2, #0
 8001df2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
  }
  return HAL_OK;
 8001df6:	2300      	movs	r3, #0
}
 8001df8:	4618      	mov	r0, r3
 8001dfa:	3710      	adds	r7, #16
 8001dfc:	46bd      	mov	sp, r7
 8001dfe:	bd80      	pop	{r7, pc}

08001e00 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001e00:	b480      	push	{r7}
 8001e02:	b083      	sub	sp, #12
 8001e04:	af00      	add	r7, sp, #0
 8001e06:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001e0e:	b2db      	uxtb	r3, r3
 8001e10:	2b02      	cmp	r3, #2
 8001e12:	d004      	beq.n	8001e1e <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	2280      	movs	r2, #128	; 0x80
 8001e18:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8001e1a:	2301      	movs	r3, #1
 8001e1c:	e00c      	b.n	8001e38 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	2205      	movs	r2, #5
 8001e22:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	681b      	ldr	r3, [r3, #0]
 8001e2a:	681a      	ldr	r2, [r3, #0]
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	681b      	ldr	r3, [r3, #0]
 8001e30:	f022 0201 	bic.w	r2, r2, #1
 8001e34:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8001e36:	2300      	movs	r3, #0
}
 8001e38:	4618      	mov	r0, r3
 8001e3a:	370c      	adds	r7, #12
 8001e3c:	46bd      	mov	sp, r7
 8001e3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e42:	4770      	bx	lr

08001e44 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001e44:	b480      	push	{r7}
 8001e46:	b089      	sub	sp, #36	; 0x24
 8001e48:	af00      	add	r7, sp, #0
 8001e4a:	6078      	str	r0, [r7, #4]
 8001e4c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8001e4e:	2300      	movs	r3, #0
 8001e50:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 8001e52:	2300      	movs	r3, #0
 8001e54:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8001e56:	2300      	movs	r3, #0
 8001e58:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 8001e5a:	2300      	movs	r3, #0
 8001e5c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 8001e5e:	2300      	movs	r3, #0
 8001e60:	61fb      	str	r3, [r7, #28]
 8001e62:	e175      	b.n	8002150 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8001e64:	2201      	movs	r2, #1
 8001e66:	69fb      	ldr	r3, [r7, #28]
 8001e68:	fa02 f303 	lsl.w	r3, r2, r3
 8001e6c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001e6e:	683b      	ldr	r3, [r7, #0]
 8001e70:	681b      	ldr	r3, [r3, #0]
 8001e72:	697a      	ldr	r2, [r7, #20]
 8001e74:	4013      	ands	r3, r2
 8001e76:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001e78:	693a      	ldr	r2, [r7, #16]
 8001e7a:	697b      	ldr	r3, [r7, #20]
 8001e7c:	429a      	cmp	r2, r3
 8001e7e:	f040 8164 	bne.w	800214a <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001e82:	683b      	ldr	r3, [r7, #0]
 8001e84:	685b      	ldr	r3, [r3, #4]
 8001e86:	f003 0303 	and.w	r3, r3, #3
 8001e8a:	2b01      	cmp	r3, #1
 8001e8c:	d005      	beq.n	8001e9a <HAL_GPIO_Init+0x56>
 8001e8e:	683b      	ldr	r3, [r7, #0]
 8001e90:	685b      	ldr	r3, [r3, #4]
 8001e92:	f003 0303 	and.w	r3, r3, #3
 8001e96:	2b02      	cmp	r3, #2
 8001e98:	d130      	bne.n	8001efc <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	689b      	ldr	r3, [r3, #8]
 8001e9e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8001ea0:	69fb      	ldr	r3, [r7, #28]
 8001ea2:	005b      	lsls	r3, r3, #1
 8001ea4:	2203      	movs	r2, #3
 8001ea6:	fa02 f303 	lsl.w	r3, r2, r3
 8001eaa:	43db      	mvns	r3, r3
 8001eac:	69ba      	ldr	r2, [r7, #24]
 8001eae:	4013      	ands	r3, r2
 8001eb0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 8001eb2:	683b      	ldr	r3, [r7, #0]
 8001eb4:	68da      	ldr	r2, [r3, #12]
 8001eb6:	69fb      	ldr	r3, [r7, #28]
 8001eb8:	005b      	lsls	r3, r3, #1
 8001eba:	fa02 f303 	lsl.w	r3, r2, r3
 8001ebe:	69ba      	ldr	r2, [r7, #24]
 8001ec0:	4313      	orrs	r3, r2
 8001ec2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	69ba      	ldr	r2, [r7, #24]
 8001ec8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	685b      	ldr	r3, [r3, #4]
 8001ece:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001ed0:	2201      	movs	r2, #1
 8001ed2:	69fb      	ldr	r3, [r7, #28]
 8001ed4:	fa02 f303 	lsl.w	r3, r2, r3
 8001ed8:	43db      	mvns	r3, r3
 8001eda:	69ba      	ldr	r2, [r7, #24]
 8001edc:	4013      	ands	r3, r2
 8001ede:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001ee0:	683b      	ldr	r3, [r7, #0]
 8001ee2:	685b      	ldr	r3, [r3, #4]
 8001ee4:	091b      	lsrs	r3, r3, #4
 8001ee6:	f003 0201 	and.w	r2, r3, #1
 8001eea:	69fb      	ldr	r3, [r7, #28]
 8001eec:	fa02 f303 	lsl.w	r3, r2, r3
 8001ef0:	69ba      	ldr	r2, [r7, #24]
 8001ef2:	4313      	orrs	r3, r2
 8001ef4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	69ba      	ldr	r2, [r7, #24]
 8001efa:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001efc:	683b      	ldr	r3, [r7, #0]
 8001efe:	685b      	ldr	r3, [r3, #4]
 8001f00:	f003 0303 	and.w	r3, r3, #3
 8001f04:	2b03      	cmp	r3, #3
 8001f06:	d017      	beq.n	8001f38 <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	68db      	ldr	r3, [r3, #12]
 8001f0c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8001f0e:	69fb      	ldr	r3, [r7, #28]
 8001f10:	005b      	lsls	r3, r3, #1
 8001f12:	2203      	movs	r2, #3
 8001f14:	fa02 f303 	lsl.w	r3, r2, r3
 8001f18:	43db      	mvns	r3, r3
 8001f1a:	69ba      	ldr	r2, [r7, #24]
 8001f1c:	4013      	ands	r3, r2
 8001f1e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 8001f20:	683b      	ldr	r3, [r7, #0]
 8001f22:	689a      	ldr	r2, [r3, #8]
 8001f24:	69fb      	ldr	r3, [r7, #28]
 8001f26:	005b      	lsls	r3, r3, #1
 8001f28:	fa02 f303 	lsl.w	r3, r2, r3
 8001f2c:	69ba      	ldr	r2, [r7, #24]
 8001f2e:	4313      	orrs	r3, r2
 8001f30:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	69ba      	ldr	r2, [r7, #24]
 8001f36:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001f38:	683b      	ldr	r3, [r7, #0]
 8001f3a:	685b      	ldr	r3, [r3, #4]
 8001f3c:	f003 0303 	and.w	r3, r3, #3
 8001f40:	2b02      	cmp	r3, #2
 8001f42:	d123      	bne.n	8001f8c <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8001f44:	69fb      	ldr	r3, [r7, #28]
 8001f46:	08da      	lsrs	r2, r3, #3
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	3208      	adds	r2, #8
 8001f4c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001f50:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8001f52:	69fb      	ldr	r3, [r7, #28]
 8001f54:	f003 0307 	and.w	r3, r3, #7
 8001f58:	009b      	lsls	r3, r3, #2
 8001f5a:	220f      	movs	r2, #15
 8001f5c:	fa02 f303 	lsl.w	r3, r2, r3
 8001f60:	43db      	mvns	r3, r3
 8001f62:	69ba      	ldr	r2, [r7, #24]
 8001f64:	4013      	ands	r3, r2
 8001f66:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8001f68:	683b      	ldr	r3, [r7, #0]
 8001f6a:	691a      	ldr	r2, [r3, #16]
 8001f6c:	69fb      	ldr	r3, [r7, #28]
 8001f6e:	f003 0307 	and.w	r3, r3, #7
 8001f72:	009b      	lsls	r3, r3, #2
 8001f74:	fa02 f303 	lsl.w	r3, r2, r3
 8001f78:	69ba      	ldr	r2, [r7, #24]
 8001f7a:	4313      	orrs	r3, r2
 8001f7c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 8001f7e:	69fb      	ldr	r3, [r7, #28]
 8001f80:	08da      	lsrs	r2, r3, #3
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	3208      	adds	r2, #8
 8001f86:	69b9      	ldr	r1, [r7, #24]
 8001f88:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }
      
      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	681b      	ldr	r3, [r3, #0]
 8001f90:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8001f92:	69fb      	ldr	r3, [r7, #28]
 8001f94:	005b      	lsls	r3, r3, #1
 8001f96:	2203      	movs	r2, #3
 8001f98:	fa02 f303 	lsl.w	r3, r2, r3
 8001f9c:	43db      	mvns	r3, r3
 8001f9e:	69ba      	ldr	r2, [r7, #24]
 8001fa0:	4013      	ands	r3, r2
 8001fa2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8001fa4:	683b      	ldr	r3, [r7, #0]
 8001fa6:	685b      	ldr	r3, [r3, #4]
 8001fa8:	f003 0203 	and.w	r2, r3, #3
 8001fac:	69fb      	ldr	r3, [r7, #28]
 8001fae:	005b      	lsls	r3, r3, #1
 8001fb0:	fa02 f303 	lsl.w	r3, r2, r3
 8001fb4:	69ba      	ldr	r2, [r7, #24]
 8001fb6:	4313      	orrs	r3, r2
 8001fb8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	69ba      	ldr	r2, [r7, #24]
 8001fbe:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001fc0:	683b      	ldr	r3, [r7, #0]
 8001fc2:	685b      	ldr	r3, [r3, #4]
 8001fc4:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001fc8:	2b00      	cmp	r3, #0
 8001fca:	f000 80be 	beq.w	800214a <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001fce:	4b66      	ldr	r3, [pc, #408]	; (8002168 <HAL_GPIO_Init+0x324>)
 8001fd0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001fd2:	4a65      	ldr	r2, [pc, #404]	; (8002168 <HAL_GPIO_Init+0x324>)
 8001fd4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001fd8:	6453      	str	r3, [r2, #68]	; 0x44
 8001fda:	4b63      	ldr	r3, [pc, #396]	; (8002168 <HAL_GPIO_Init+0x324>)
 8001fdc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001fde:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001fe2:	60fb      	str	r3, [r7, #12]
 8001fe4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 8001fe6:	4a61      	ldr	r2, [pc, #388]	; (800216c <HAL_GPIO_Init+0x328>)
 8001fe8:	69fb      	ldr	r3, [r7, #28]
 8001fea:	089b      	lsrs	r3, r3, #2
 8001fec:	3302      	adds	r3, #2
 8001fee:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001ff2:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8001ff4:	69fb      	ldr	r3, [r7, #28]
 8001ff6:	f003 0303 	and.w	r3, r3, #3
 8001ffa:	009b      	lsls	r3, r3, #2
 8001ffc:	220f      	movs	r2, #15
 8001ffe:	fa02 f303 	lsl.w	r3, r2, r3
 8002002:	43db      	mvns	r3, r3
 8002004:	69ba      	ldr	r2, [r7, #24]
 8002006:	4013      	ands	r3, r2
 8002008:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	4a58      	ldr	r2, [pc, #352]	; (8002170 <HAL_GPIO_Init+0x32c>)
 800200e:	4293      	cmp	r3, r2
 8002010:	d037      	beq.n	8002082 <HAL_GPIO_Init+0x23e>
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	4a57      	ldr	r2, [pc, #348]	; (8002174 <HAL_GPIO_Init+0x330>)
 8002016:	4293      	cmp	r3, r2
 8002018:	d031      	beq.n	800207e <HAL_GPIO_Init+0x23a>
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	4a56      	ldr	r2, [pc, #344]	; (8002178 <HAL_GPIO_Init+0x334>)
 800201e:	4293      	cmp	r3, r2
 8002020:	d02b      	beq.n	800207a <HAL_GPIO_Init+0x236>
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	4a55      	ldr	r2, [pc, #340]	; (800217c <HAL_GPIO_Init+0x338>)
 8002026:	4293      	cmp	r3, r2
 8002028:	d025      	beq.n	8002076 <HAL_GPIO_Init+0x232>
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	4a54      	ldr	r2, [pc, #336]	; (8002180 <HAL_GPIO_Init+0x33c>)
 800202e:	4293      	cmp	r3, r2
 8002030:	d01f      	beq.n	8002072 <HAL_GPIO_Init+0x22e>
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	4a53      	ldr	r2, [pc, #332]	; (8002184 <HAL_GPIO_Init+0x340>)
 8002036:	4293      	cmp	r3, r2
 8002038:	d019      	beq.n	800206e <HAL_GPIO_Init+0x22a>
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	4a52      	ldr	r2, [pc, #328]	; (8002188 <HAL_GPIO_Init+0x344>)
 800203e:	4293      	cmp	r3, r2
 8002040:	d013      	beq.n	800206a <HAL_GPIO_Init+0x226>
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	4a51      	ldr	r2, [pc, #324]	; (800218c <HAL_GPIO_Init+0x348>)
 8002046:	4293      	cmp	r3, r2
 8002048:	d00d      	beq.n	8002066 <HAL_GPIO_Init+0x222>
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	4a50      	ldr	r2, [pc, #320]	; (8002190 <HAL_GPIO_Init+0x34c>)
 800204e:	4293      	cmp	r3, r2
 8002050:	d007      	beq.n	8002062 <HAL_GPIO_Init+0x21e>
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	4a4f      	ldr	r2, [pc, #316]	; (8002194 <HAL_GPIO_Init+0x350>)
 8002056:	4293      	cmp	r3, r2
 8002058:	d101      	bne.n	800205e <HAL_GPIO_Init+0x21a>
 800205a:	2309      	movs	r3, #9
 800205c:	e012      	b.n	8002084 <HAL_GPIO_Init+0x240>
 800205e:	230a      	movs	r3, #10
 8002060:	e010      	b.n	8002084 <HAL_GPIO_Init+0x240>
 8002062:	2308      	movs	r3, #8
 8002064:	e00e      	b.n	8002084 <HAL_GPIO_Init+0x240>
 8002066:	2307      	movs	r3, #7
 8002068:	e00c      	b.n	8002084 <HAL_GPIO_Init+0x240>
 800206a:	2306      	movs	r3, #6
 800206c:	e00a      	b.n	8002084 <HAL_GPIO_Init+0x240>
 800206e:	2305      	movs	r3, #5
 8002070:	e008      	b.n	8002084 <HAL_GPIO_Init+0x240>
 8002072:	2304      	movs	r3, #4
 8002074:	e006      	b.n	8002084 <HAL_GPIO_Init+0x240>
 8002076:	2303      	movs	r3, #3
 8002078:	e004      	b.n	8002084 <HAL_GPIO_Init+0x240>
 800207a:	2302      	movs	r3, #2
 800207c:	e002      	b.n	8002084 <HAL_GPIO_Init+0x240>
 800207e:	2301      	movs	r3, #1
 8002080:	e000      	b.n	8002084 <HAL_GPIO_Init+0x240>
 8002082:	2300      	movs	r3, #0
 8002084:	69fa      	ldr	r2, [r7, #28]
 8002086:	f002 0203 	and.w	r2, r2, #3
 800208a:	0092      	lsls	r2, r2, #2
 800208c:	4093      	lsls	r3, r2
 800208e:	69ba      	ldr	r2, [r7, #24]
 8002090:	4313      	orrs	r3, r2
 8002092:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8002094:	4935      	ldr	r1, [pc, #212]	; (800216c <HAL_GPIO_Init+0x328>)
 8002096:	69fb      	ldr	r3, [r7, #28]
 8002098:	089b      	lsrs	r3, r3, #2
 800209a:	3302      	adds	r3, #2
 800209c:	69ba      	ldr	r2, [r7, #24]
 800209e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80020a2:	4b3d      	ldr	r3, [pc, #244]	; (8002198 <HAL_GPIO_Init+0x354>)
 80020a4:	689b      	ldr	r3, [r3, #8]
 80020a6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80020a8:	693b      	ldr	r3, [r7, #16]
 80020aa:	43db      	mvns	r3, r3
 80020ac:	69ba      	ldr	r2, [r7, #24]
 80020ae:	4013      	ands	r3, r2
 80020b0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80020b2:	683b      	ldr	r3, [r7, #0]
 80020b4:	685b      	ldr	r3, [r3, #4]
 80020b6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80020ba:	2b00      	cmp	r3, #0
 80020bc:	d003      	beq.n	80020c6 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 80020be:	69ba      	ldr	r2, [r7, #24]
 80020c0:	693b      	ldr	r3, [r7, #16]
 80020c2:	4313      	orrs	r3, r2
 80020c4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80020c6:	4a34      	ldr	r2, [pc, #208]	; (8002198 <HAL_GPIO_Init+0x354>)
 80020c8:	69bb      	ldr	r3, [r7, #24]
 80020ca:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80020cc:	4b32      	ldr	r3, [pc, #200]	; (8002198 <HAL_GPIO_Init+0x354>)
 80020ce:	68db      	ldr	r3, [r3, #12]
 80020d0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80020d2:	693b      	ldr	r3, [r7, #16]
 80020d4:	43db      	mvns	r3, r3
 80020d6:	69ba      	ldr	r2, [r7, #24]
 80020d8:	4013      	ands	r3, r2
 80020da:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80020dc:	683b      	ldr	r3, [r7, #0]
 80020de:	685b      	ldr	r3, [r3, #4]
 80020e0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80020e4:	2b00      	cmp	r3, #0
 80020e6:	d003      	beq.n	80020f0 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 80020e8:	69ba      	ldr	r2, [r7, #24]
 80020ea:	693b      	ldr	r3, [r7, #16]
 80020ec:	4313      	orrs	r3, r2
 80020ee:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80020f0:	4a29      	ldr	r2, [pc, #164]	; (8002198 <HAL_GPIO_Init+0x354>)
 80020f2:	69bb      	ldr	r3, [r7, #24]
 80020f4:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80020f6:	4b28      	ldr	r3, [pc, #160]	; (8002198 <HAL_GPIO_Init+0x354>)
 80020f8:	685b      	ldr	r3, [r3, #4]
 80020fa:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80020fc:	693b      	ldr	r3, [r7, #16]
 80020fe:	43db      	mvns	r3, r3
 8002100:	69ba      	ldr	r2, [r7, #24]
 8002102:	4013      	ands	r3, r2
 8002104:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002106:	683b      	ldr	r3, [r7, #0]
 8002108:	685b      	ldr	r3, [r3, #4]
 800210a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800210e:	2b00      	cmp	r3, #0
 8002110:	d003      	beq.n	800211a <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8002112:	69ba      	ldr	r2, [r7, #24]
 8002114:	693b      	ldr	r3, [r7, #16]
 8002116:	4313      	orrs	r3, r2
 8002118:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800211a:	4a1f      	ldr	r2, [pc, #124]	; (8002198 <HAL_GPIO_Init+0x354>)
 800211c:	69bb      	ldr	r3, [r7, #24]
 800211e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002120:	4b1d      	ldr	r3, [pc, #116]	; (8002198 <HAL_GPIO_Init+0x354>)
 8002122:	681b      	ldr	r3, [r3, #0]
 8002124:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002126:	693b      	ldr	r3, [r7, #16]
 8002128:	43db      	mvns	r3, r3
 800212a:	69ba      	ldr	r2, [r7, #24]
 800212c:	4013      	ands	r3, r2
 800212e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002130:	683b      	ldr	r3, [r7, #0]
 8002132:	685b      	ldr	r3, [r3, #4]
 8002134:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002138:	2b00      	cmp	r3, #0
 800213a:	d003      	beq.n	8002144 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 800213c:	69ba      	ldr	r2, [r7, #24]
 800213e:	693b      	ldr	r3, [r7, #16]
 8002140:	4313      	orrs	r3, r2
 8002142:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002144:	4a14      	ldr	r2, [pc, #80]	; (8002198 <HAL_GPIO_Init+0x354>)
 8002146:	69bb      	ldr	r3, [r7, #24]
 8002148:	6013      	str	r3, [r2, #0]
  for(position = 0; position < GPIO_NUMBER; position++)
 800214a:	69fb      	ldr	r3, [r7, #28]
 800214c:	3301      	adds	r3, #1
 800214e:	61fb      	str	r3, [r7, #28]
 8002150:	69fb      	ldr	r3, [r7, #28]
 8002152:	2b0f      	cmp	r3, #15
 8002154:	f67f ae86 	bls.w	8001e64 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8002158:	bf00      	nop
 800215a:	bf00      	nop
 800215c:	3724      	adds	r7, #36	; 0x24
 800215e:	46bd      	mov	sp, r7
 8002160:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002164:	4770      	bx	lr
 8002166:	bf00      	nop
 8002168:	40023800 	.word	0x40023800
 800216c:	40013800 	.word	0x40013800
 8002170:	40020000 	.word	0x40020000
 8002174:	40020400 	.word	0x40020400
 8002178:	40020800 	.word	0x40020800
 800217c:	40020c00 	.word	0x40020c00
 8002180:	40021000 	.word	0x40021000
 8002184:	40021400 	.word	0x40021400
 8002188:	40021800 	.word	0x40021800
 800218c:	40021c00 	.word	0x40021c00
 8002190:	40022000 	.word	0x40022000
 8002194:	40022400 	.word	0x40022400
 8002198:	40013c00 	.word	0x40013c00

0800219c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800219c:	b480      	push	{r7}
 800219e:	b083      	sub	sp, #12
 80021a0:	af00      	add	r7, sp, #0
 80021a2:	6078      	str	r0, [r7, #4]
 80021a4:	460b      	mov	r3, r1
 80021a6:	807b      	strh	r3, [r7, #2]
 80021a8:	4613      	mov	r3, r2
 80021aa:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80021ac:	787b      	ldrb	r3, [r7, #1]
 80021ae:	2b00      	cmp	r3, #0
 80021b0:	d003      	beq.n	80021ba <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80021b2:	887a      	ldrh	r2, [r7, #2]
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 80021b8:	e003      	b.n	80021c2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 80021ba:	887b      	ldrh	r3, [r7, #2]
 80021bc:	041a      	lsls	r2, r3, #16
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	619a      	str	r2, [r3, #24]
}
 80021c2:	bf00      	nop
 80021c4:	370c      	adds	r7, #12
 80021c6:	46bd      	mov	sp, r7
 80021c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021cc:	4770      	bx	lr

080021ce <HAL_GPIO_TogglePin>:
  * @param  GPIOx Where x can be (A..I) to select the GPIO peripheral.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80021ce:	b480      	push	{r7}
 80021d0:	b085      	sub	sp, #20
 80021d2:	af00      	add	r7, sp, #0
 80021d4:	6078      	str	r0, [r7, #4]
 80021d6:	460b      	mov	r3, r1
 80021d8:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	695b      	ldr	r3, [r3, #20]
 80021de:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80021e0:	887a      	ldrh	r2, [r7, #2]
 80021e2:	68fb      	ldr	r3, [r7, #12]
 80021e4:	4013      	ands	r3, r2
 80021e6:	041a      	lsls	r2, r3, #16
 80021e8:	68fb      	ldr	r3, [r7, #12]
 80021ea:	43d9      	mvns	r1, r3
 80021ec:	887b      	ldrh	r3, [r7, #2]
 80021ee:	400b      	ands	r3, r1
 80021f0:	431a      	orrs	r2, r3
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	619a      	str	r2, [r3, #24]
}
 80021f6:	bf00      	nop
 80021f8:	3714      	adds	r7, #20
 80021fa:	46bd      	mov	sp, r7
 80021fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002200:	4770      	bx	lr
	...

08002204 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002204:	b580      	push	{r7, lr}
 8002206:	b086      	sub	sp, #24
 8002208:	af00      	add	r7, sp, #0
 800220a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 800220c:	2300      	movs	r3, #0
 800220e:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	2b00      	cmp	r3, #0
 8002214:	d101      	bne.n	800221a <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 8002216:	2301      	movs	r3, #1
 8002218:	e29b      	b.n	8002752 <HAL_RCC_OscConfig+0x54e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	681b      	ldr	r3, [r3, #0]
 800221e:	f003 0301 	and.w	r3, r3, #1
 8002222:	2b00      	cmp	r3, #0
 8002224:	f000 8087 	beq.w	8002336 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002228:	4b96      	ldr	r3, [pc, #600]	; (8002484 <HAL_RCC_OscConfig+0x280>)
 800222a:	689b      	ldr	r3, [r3, #8]
 800222c:	f003 030c 	and.w	r3, r3, #12
 8002230:	2b04      	cmp	r3, #4
 8002232:	d00c      	beq.n	800224e <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002234:	4b93      	ldr	r3, [pc, #588]	; (8002484 <HAL_RCC_OscConfig+0x280>)
 8002236:	689b      	ldr	r3, [r3, #8]
 8002238:	f003 030c 	and.w	r3, r3, #12
 800223c:	2b08      	cmp	r3, #8
 800223e:	d112      	bne.n	8002266 <HAL_RCC_OscConfig+0x62>
 8002240:	4b90      	ldr	r3, [pc, #576]	; (8002484 <HAL_RCC_OscConfig+0x280>)
 8002242:	685b      	ldr	r3, [r3, #4]
 8002244:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002248:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800224c:	d10b      	bne.n	8002266 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800224e:	4b8d      	ldr	r3, [pc, #564]	; (8002484 <HAL_RCC_OscConfig+0x280>)
 8002250:	681b      	ldr	r3, [r3, #0]
 8002252:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002256:	2b00      	cmp	r3, #0
 8002258:	d06c      	beq.n	8002334 <HAL_RCC_OscConfig+0x130>
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	685b      	ldr	r3, [r3, #4]
 800225e:	2b00      	cmp	r3, #0
 8002260:	d168      	bne.n	8002334 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8002262:	2301      	movs	r3, #1
 8002264:	e275      	b.n	8002752 <HAL_RCC_OscConfig+0x54e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	685b      	ldr	r3, [r3, #4]
 800226a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800226e:	d106      	bne.n	800227e <HAL_RCC_OscConfig+0x7a>
 8002270:	4b84      	ldr	r3, [pc, #528]	; (8002484 <HAL_RCC_OscConfig+0x280>)
 8002272:	681b      	ldr	r3, [r3, #0]
 8002274:	4a83      	ldr	r2, [pc, #524]	; (8002484 <HAL_RCC_OscConfig+0x280>)
 8002276:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800227a:	6013      	str	r3, [r2, #0]
 800227c:	e02e      	b.n	80022dc <HAL_RCC_OscConfig+0xd8>
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	685b      	ldr	r3, [r3, #4]
 8002282:	2b00      	cmp	r3, #0
 8002284:	d10c      	bne.n	80022a0 <HAL_RCC_OscConfig+0x9c>
 8002286:	4b7f      	ldr	r3, [pc, #508]	; (8002484 <HAL_RCC_OscConfig+0x280>)
 8002288:	681b      	ldr	r3, [r3, #0]
 800228a:	4a7e      	ldr	r2, [pc, #504]	; (8002484 <HAL_RCC_OscConfig+0x280>)
 800228c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002290:	6013      	str	r3, [r2, #0]
 8002292:	4b7c      	ldr	r3, [pc, #496]	; (8002484 <HAL_RCC_OscConfig+0x280>)
 8002294:	681b      	ldr	r3, [r3, #0]
 8002296:	4a7b      	ldr	r2, [pc, #492]	; (8002484 <HAL_RCC_OscConfig+0x280>)
 8002298:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800229c:	6013      	str	r3, [r2, #0]
 800229e:	e01d      	b.n	80022dc <HAL_RCC_OscConfig+0xd8>
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	685b      	ldr	r3, [r3, #4]
 80022a4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80022a8:	d10c      	bne.n	80022c4 <HAL_RCC_OscConfig+0xc0>
 80022aa:	4b76      	ldr	r3, [pc, #472]	; (8002484 <HAL_RCC_OscConfig+0x280>)
 80022ac:	681b      	ldr	r3, [r3, #0]
 80022ae:	4a75      	ldr	r2, [pc, #468]	; (8002484 <HAL_RCC_OscConfig+0x280>)
 80022b0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80022b4:	6013      	str	r3, [r2, #0]
 80022b6:	4b73      	ldr	r3, [pc, #460]	; (8002484 <HAL_RCC_OscConfig+0x280>)
 80022b8:	681b      	ldr	r3, [r3, #0]
 80022ba:	4a72      	ldr	r2, [pc, #456]	; (8002484 <HAL_RCC_OscConfig+0x280>)
 80022bc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80022c0:	6013      	str	r3, [r2, #0]
 80022c2:	e00b      	b.n	80022dc <HAL_RCC_OscConfig+0xd8>
 80022c4:	4b6f      	ldr	r3, [pc, #444]	; (8002484 <HAL_RCC_OscConfig+0x280>)
 80022c6:	681b      	ldr	r3, [r3, #0]
 80022c8:	4a6e      	ldr	r2, [pc, #440]	; (8002484 <HAL_RCC_OscConfig+0x280>)
 80022ca:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80022ce:	6013      	str	r3, [r2, #0]
 80022d0:	4b6c      	ldr	r3, [pc, #432]	; (8002484 <HAL_RCC_OscConfig+0x280>)
 80022d2:	681b      	ldr	r3, [r3, #0]
 80022d4:	4a6b      	ldr	r2, [pc, #428]	; (8002484 <HAL_RCC_OscConfig+0x280>)
 80022d6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80022da:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	685b      	ldr	r3, [r3, #4]
 80022e0:	2b00      	cmp	r3, #0
 80022e2:	d013      	beq.n	800230c <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80022e4:	f7ff fb5e 	bl	80019a4 <HAL_GetTick>
 80022e8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80022ea:	e008      	b.n	80022fe <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80022ec:	f7ff fb5a 	bl	80019a4 <HAL_GetTick>
 80022f0:	4602      	mov	r2, r0
 80022f2:	693b      	ldr	r3, [r7, #16]
 80022f4:	1ad3      	subs	r3, r2, r3
 80022f6:	2b64      	cmp	r3, #100	; 0x64
 80022f8:	d901      	bls.n	80022fe <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80022fa:	2303      	movs	r3, #3
 80022fc:	e229      	b.n	8002752 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80022fe:	4b61      	ldr	r3, [pc, #388]	; (8002484 <HAL_RCC_OscConfig+0x280>)
 8002300:	681b      	ldr	r3, [r3, #0]
 8002302:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002306:	2b00      	cmp	r3, #0
 8002308:	d0f0      	beq.n	80022ec <HAL_RCC_OscConfig+0xe8>
 800230a:	e014      	b.n	8002336 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800230c:	f7ff fb4a 	bl	80019a4 <HAL_GetTick>
 8002310:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002312:	e008      	b.n	8002326 <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002314:	f7ff fb46 	bl	80019a4 <HAL_GetTick>
 8002318:	4602      	mov	r2, r0
 800231a:	693b      	ldr	r3, [r7, #16]
 800231c:	1ad3      	subs	r3, r2, r3
 800231e:	2b64      	cmp	r3, #100	; 0x64
 8002320:	d901      	bls.n	8002326 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8002322:	2303      	movs	r3, #3
 8002324:	e215      	b.n	8002752 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002326:	4b57      	ldr	r3, [pc, #348]	; (8002484 <HAL_RCC_OscConfig+0x280>)
 8002328:	681b      	ldr	r3, [r3, #0]
 800232a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800232e:	2b00      	cmp	r3, #0
 8002330:	d1f0      	bne.n	8002314 <HAL_RCC_OscConfig+0x110>
 8002332:	e000      	b.n	8002336 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002334:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	681b      	ldr	r3, [r3, #0]
 800233a:	f003 0302 	and.w	r3, r3, #2
 800233e:	2b00      	cmp	r3, #0
 8002340:	d069      	beq.n	8002416 <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002342:	4b50      	ldr	r3, [pc, #320]	; (8002484 <HAL_RCC_OscConfig+0x280>)
 8002344:	689b      	ldr	r3, [r3, #8]
 8002346:	f003 030c 	and.w	r3, r3, #12
 800234a:	2b00      	cmp	r3, #0
 800234c:	d00b      	beq.n	8002366 <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800234e:	4b4d      	ldr	r3, [pc, #308]	; (8002484 <HAL_RCC_OscConfig+0x280>)
 8002350:	689b      	ldr	r3, [r3, #8]
 8002352:	f003 030c 	and.w	r3, r3, #12
 8002356:	2b08      	cmp	r3, #8
 8002358:	d11c      	bne.n	8002394 <HAL_RCC_OscConfig+0x190>
 800235a:	4b4a      	ldr	r3, [pc, #296]	; (8002484 <HAL_RCC_OscConfig+0x280>)
 800235c:	685b      	ldr	r3, [r3, #4]
 800235e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002362:	2b00      	cmp	r3, #0
 8002364:	d116      	bne.n	8002394 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002366:	4b47      	ldr	r3, [pc, #284]	; (8002484 <HAL_RCC_OscConfig+0x280>)
 8002368:	681b      	ldr	r3, [r3, #0]
 800236a:	f003 0302 	and.w	r3, r3, #2
 800236e:	2b00      	cmp	r3, #0
 8002370:	d005      	beq.n	800237e <HAL_RCC_OscConfig+0x17a>
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	68db      	ldr	r3, [r3, #12]
 8002376:	2b01      	cmp	r3, #1
 8002378:	d001      	beq.n	800237e <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 800237a:	2301      	movs	r3, #1
 800237c:	e1e9      	b.n	8002752 <HAL_RCC_OscConfig+0x54e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800237e:	4b41      	ldr	r3, [pc, #260]	; (8002484 <HAL_RCC_OscConfig+0x280>)
 8002380:	681b      	ldr	r3, [r3, #0]
 8002382:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	691b      	ldr	r3, [r3, #16]
 800238a:	00db      	lsls	r3, r3, #3
 800238c:	493d      	ldr	r1, [pc, #244]	; (8002484 <HAL_RCC_OscConfig+0x280>)
 800238e:	4313      	orrs	r3, r2
 8002390:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002392:	e040      	b.n	8002416 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	68db      	ldr	r3, [r3, #12]
 8002398:	2b00      	cmp	r3, #0
 800239a:	d023      	beq.n	80023e4 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800239c:	4b39      	ldr	r3, [pc, #228]	; (8002484 <HAL_RCC_OscConfig+0x280>)
 800239e:	681b      	ldr	r3, [r3, #0]
 80023a0:	4a38      	ldr	r2, [pc, #224]	; (8002484 <HAL_RCC_OscConfig+0x280>)
 80023a2:	f043 0301 	orr.w	r3, r3, #1
 80023a6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80023a8:	f7ff fafc 	bl	80019a4 <HAL_GetTick>
 80023ac:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80023ae:	e008      	b.n	80023c2 <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80023b0:	f7ff faf8 	bl	80019a4 <HAL_GetTick>
 80023b4:	4602      	mov	r2, r0
 80023b6:	693b      	ldr	r3, [r7, #16]
 80023b8:	1ad3      	subs	r3, r2, r3
 80023ba:	2b02      	cmp	r3, #2
 80023bc:	d901      	bls.n	80023c2 <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 80023be:	2303      	movs	r3, #3
 80023c0:	e1c7      	b.n	8002752 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80023c2:	4b30      	ldr	r3, [pc, #192]	; (8002484 <HAL_RCC_OscConfig+0x280>)
 80023c4:	681b      	ldr	r3, [r3, #0]
 80023c6:	f003 0302 	and.w	r3, r3, #2
 80023ca:	2b00      	cmp	r3, #0
 80023cc:	d0f0      	beq.n	80023b0 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80023ce:	4b2d      	ldr	r3, [pc, #180]	; (8002484 <HAL_RCC_OscConfig+0x280>)
 80023d0:	681b      	ldr	r3, [r3, #0]
 80023d2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	691b      	ldr	r3, [r3, #16]
 80023da:	00db      	lsls	r3, r3, #3
 80023dc:	4929      	ldr	r1, [pc, #164]	; (8002484 <HAL_RCC_OscConfig+0x280>)
 80023de:	4313      	orrs	r3, r2
 80023e0:	600b      	str	r3, [r1, #0]
 80023e2:	e018      	b.n	8002416 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80023e4:	4b27      	ldr	r3, [pc, #156]	; (8002484 <HAL_RCC_OscConfig+0x280>)
 80023e6:	681b      	ldr	r3, [r3, #0]
 80023e8:	4a26      	ldr	r2, [pc, #152]	; (8002484 <HAL_RCC_OscConfig+0x280>)
 80023ea:	f023 0301 	bic.w	r3, r3, #1
 80023ee:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80023f0:	f7ff fad8 	bl	80019a4 <HAL_GetTick>
 80023f4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80023f6:	e008      	b.n	800240a <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80023f8:	f7ff fad4 	bl	80019a4 <HAL_GetTick>
 80023fc:	4602      	mov	r2, r0
 80023fe:	693b      	ldr	r3, [r7, #16]
 8002400:	1ad3      	subs	r3, r2, r3
 8002402:	2b02      	cmp	r3, #2
 8002404:	d901      	bls.n	800240a <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8002406:	2303      	movs	r3, #3
 8002408:	e1a3      	b.n	8002752 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800240a:	4b1e      	ldr	r3, [pc, #120]	; (8002484 <HAL_RCC_OscConfig+0x280>)
 800240c:	681b      	ldr	r3, [r3, #0]
 800240e:	f003 0302 	and.w	r3, r3, #2
 8002412:	2b00      	cmp	r3, #0
 8002414:	d1f0      	bne.n	80023f8 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	681b      	ldr	r3, [r3, #0]
 800241a:	f003 0308 	and.w	r3, r3, #8
 800241e:	2b00      	cmp	r3, #0
 8002420:	d038      	beq.n	8002494 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	695b      	ldr	r3, [r3, #20]
 8002426:	2b00      	cmp	r3, #0
 8002428:	d019      	beq.n	800245e <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800242a:	4b16      	ldr	r3, [pc, #88]	; (8002484 <HAL_RCC_OscConfig+0x280>)
 800242c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800242e:	4a15      	ldr	r2, [pc, #84]	; (8002484 <HAL_RCC_OscConfig+0x280>)
 8002430:	f043 0301 	orr.w	r3, r3, #1
 8002434:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002436:	f7ff fab5 	bl	80019a4 <HAL_GetTick>
 800243a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800243c:	e008      	b.n	8002450 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800243e:	f7ff fab1 	bl	80019a4 <HAL_GetTick>
 8002442:	4602      	mov	r2, r0
 8002444:	693b      	ldr	r3, [r7, #16]
 8002446:	1ad3      	subs	r3, r2, r3
 8002448:	2b02      	cmp	r3, #2
 800244a:	d901      	bls.n	8002450 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 800244c:	2303      	movs	r3, #3
 800244e:	e180      	b.n	8002752 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002450:	4b0c      	ldr	r3, [pc, #48]	; (8002484 <HAL_RCC_OscConfig+0x280>)
 8002452:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002454:	f003 0302 	and.w	r3, r3, #2
 8002458:	2b00      	cmp	r3, #0
 800245a:	d0f0      	beq.n	800243e <HAL_RCC_OscConfig+0x23a>
 800245c:	e01a      	b.n	8002494 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800245e:	4b09      	ldr	r3, [pc, #36]	; (8002484 <HAL_RCC_OscConfig+0x280>)
 8002460:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002462:	4a08      	ldr	r2, [pc, #32]	; (8002484 <HAL_RCC_OscConfig+0x280>)
 8002464:	f023 0301 	bic.w	r3, r3, #1
 8002468:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800246a:	f7ff fa9b 	bl	80019a4 <HAL_GetTick>
 800246e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002470:	e00a      	b.n	8002488 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002472:	f7ff fa97 	bl	80019a4 <HAL_GetTick>
 8002476:	4602      	mov	r2, r0
 8002478:	693b      	ldr	r3, [r7, #16]
 800247a:	1ad3      	subs	r3, r2, r3
 800247c:	2b02      	cmp	r3, #2
 800247e:	d903      	bls.n	8002488 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8002480:	2303      	movs	r3, #3
 8002482:	e166      	b.n	8002752 <HAL_RCC_OscConfig+0x54e>
 8002484:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002488:	4b92      	ldr	r3, [pc, #584]	; (80026d4 <HAL_RCC_OscConfig+0x4d0>)
 800248a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800248c:	f003 0302 	and.w	r3, r3, #2
 8002490:	2b00      	cmp	r3, #0
 8002492:	d1ee      	bne.n	8002472 <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	681b      	ldr	r3, [r3, #0]
 8002498:	f003 0304 	and.w	r3, r3, #4
 800249c:	2b00      	cmp	r3, #0
 800249e:	f000 80a4 	beq.w	80025ea <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80024a2:	4b8c      	ldr	r3, [pc, #560]	; (80026d4 <HAL_RCC_OscConfig+0x4d0>)
 80024a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024a6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80024aa:	2b00      	cmp	r3, #0
 80024ac:	d10d      	bne.n	80024ca <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 80024ae:	4b89      	ldr	r3, [pc, #548]	; (80026d4 <HAL_RCC_OscConfig+0x4d0>)
 80024b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024b2:	4a88      	ldr	r2, [pc, #544]	; (80026d4 <HAL_RCC_OscConfig+0x4d0>)
 80024b4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80024b8:	6413      	str	r3, [r2, #64]	; 0x40
 80024ba:	4b86      	ldr	r3, [pc, #536]	; (80026d4 <HAL_RCC_OscConfig+0x4d0>)
 80024bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024be:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80024c2:	60bb      	str	r3, [r7, #8]
 80024c4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80024c6:	2301      	movs	r3, #1
 80024c8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80024ca:	4b83      	ldr	r3, [pc, #524]	; (80026d8 <HAL_RCC_OscConfig+0x4d4>)
 80024cc:	681b      	ldr	r3, [r3, #0]
 80024ce:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80024d2:	2b00      	cmp	r3, #0
 80024d4:	d118      	bne.n	8002508 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 80024d6:	4b80      	ldr	r3, [pc, #512]	; (80026d8 <HAL_RCC_OscConfig+0x4d4>)
 80024d8:	681b      	ldr	r3, [r3, #0]
 80024da:	4a7f      	ldr	r2, [pc, #508]	; (80026d8 <HAL_RCC_OscConfig+0x4d4>)
 80024dc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80024e0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80024e2:	f7ff fa5f 	bl	80019a4 <HAL_GetTick>
 80024e6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80024e8:	e008      	b.n	80024fc <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80024ea:	f7ff fa5b 	bl	80019a4 <HAL_GetTick>
 80024ee:	4602      	mov	r2, r0
 80024f0:	693b      	ldr	r3, [r7, #16]
 80024f2:	1ad3      	subs	r3, r2, r3
 80024f4:	2b64      	cmp	r3, #100	; 0x64
 80024f6:	d901      	bls.n	80024fc <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 80024f8:	2303      	movs	r3, #3
 80024fa:	e12a      	b.n	8002752 <HAL_RCC_OscConfig+0x54e>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80024fc:	4b76      	ldr	r3, [pc, #472]	; (80026d8 <HAL_RCC_OscConfig+0x4d4>)
 80024fe:	681b      	ldr	r3, [r3, #0]
 8002500:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002504:	2b00      	cmp	r3, #0
 8002506:	d0f0      	beq.n	80024ea <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	689b      	ldr	r3, [r3, #8]
 800250c:	2b01      	cmp	r3, #1
 800250e:	d106      	bne.n	800251e <HAL_RCC_OscConfig+0x31a>
 8002510:	4b70      	ldr	r3, [pc, #448]	; (80026d4 <HAL_RCC_OscConfig+0x4d0>)
 8002512:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002514:	4a6f      	ldr	r2, [pc, #444]	; (80026d4 <HAL_RCC_OscConfig+0x4d0>)
 8002516:	f043 0301 	orr.w	r3, r3, #1
 800251a:	6713      	str	r3, [r2, #112]	; 0x70
 800251c:	e02d      	b.n	800257a <HAL_RCC_OscConfig+0x376>
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	689b      	ldr	r3, [r3, #8]
 8002522:	2b00      	cmp	r3, #0
 8002524:	d10c      	bne.n	8002540 <HAL_RCC_OscConfig+0x33c>
 8002526:	4b6b      	ldr	r3, [pc, #428]	; (80026d4 <HAL_RCC_OscConfig+0x4d0>)
 8002528:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800252a:	4a6a      	ldr	r2, [pc, #424]	; (80026d4 <HAL_RCC_OscConfig+0x4d0>)
 800252c:	f023 0301 	bic.w	r3, r3, #1
 8002530:	6713      	str	r3, [r2, #112]	; 0x70
 8002532:	4b68      	ldr	r3, [pc, #416]	; (80026d4 <HAL_RCC_OscConfig+0x4d0>)
 8002534:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002536:	4a67      	ldr	r2, [pc, #412]	; (80026d4 <HAL_RCC_OscConfig+0x4d0>)
 8002538:	f023 0304 	bic.w	r3, r3, #4
 800253c:	6713      	str	r3, [r2, #112]	; 0x70
 800253e:	e01c      	b.n	800257a <HAL_RCC_OscConfig+0x376>
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	689b      	ldr	r3, [r3, #8]
 8002544:	2b05      	cmp	r3, #5
 8002546:	d10c      	bne.n	8002562 <HAL_RCC_OscConfig+0x35e>
 8002548:	4b62      	ldr	r3, [pc, #392]	; (80026d4 <HAL_RCC_OscConfig+0x4d0>)
 800254a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800254c:	4a61      	ldr	r2, [pc, #388]	; (80026d4 <HAL_RCC_OscConfig+0x4d0>)
 800254e:	f043 0304 	orr.w	r3, r3, #4
 8002552:	6713      	str	r3, [r2, #112]	; 0x70
 8002554:	4b5f      	ldr	r3, [pc, #380]	; (80026d4 <HAL_RCC_OscConfig+0x4d0>)
 8002556:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002558:	4a5e      	ldr	r2, [pc, #376]	; (80026d4 <HAL_RCC_OscConfig+0x4d0>)
 800255a:	f043 0301 	orr.w	r3, r3, #1
 800255e:	6713      	str	r3, [r2, #112]	; 0x70
 8002560:	e00b      	b.n	800257a <HAL_RCC_OscConfig+0x376>
 8002562:	4b5c      	ldr	r3, [pc, #368]	; (80026d4 <HAL_RCC_OscConfig+0x4d0>)
 8002564:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002566:	4a5b      	ldr	r2, [pc, #364]	; (80026d4 <HAL_RCC_OscConfig+0x4d0>)
 8002568:	f023 0301 	bic.w	r3, r3, #1
 800256c:	6713      	str	r3, [r2, #112]	; 0x70
 800256e:	4b59      	ldr	r3, [pc, #356]	; (80026d4 <HAL_RCC_OscConfig+0x4d0>)
 8002570:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002572:	4a58      	ldr	r2, [pc, #352]	; (80026d4 <HAL_RCC_OscConfig+0x4d0>)
 8002574:	f023 0304 	bic.w	r3, r3, #4
 8002578:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	689b      	ldr	r3, [r3, #8]
 800257e:	2b00      	cmp	r3, #0
 8002580:	d015      	beq.n	80025ae <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002582:	f7ff fa0f 	bl	80019a4 <HAL_GetTick>
 8002586:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002588:	e00a      	b.n	80025a0 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800258a:	f7ff fa0b 	bl	80019a4 <HAL_GetTick>
 800258e:	4602      	mov	r2, r0
 8002590:	693b      	ldr	r3, [r7, #16]
 8002592:	1ad3      	subs	r3, r2, r3
 8002594:	f241 3288 	movw	r2, #5000	; 0x1388
 8002598:	4293      	cmp	r3, r2
 800259a:	d901      	bls.n	80025a0 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 800259c:	2303      	movs	r3, #3
 800259e:	e0d8      	b.n	8002752 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80025a0:	4b4c      	ldr	r3, [pc, #304]	; (80026d4 <HAL_RCC_OscConfig+0x4d0>)
 80025a2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80025a4:	f003 0302 	and.w	r3, r3, #2
 80025a8:	2b00      	cmp	r3, #0
 80025aa:	d0ee      	beq.n	800258a <HAL_RCC_OscConfig+0x386>
 80025ac:	e014      	b.n	80025d8 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80025ae:	f7ff f9f9 	bl	80019a4 <HAL_GetTick>
 80025b2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80025b4:	e00a      	b.n	80025cc <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80025b6:	f7ff f9f5 	bl	80019a4 <HAL_GetTick>
 80025ba:	4602      	mov	r2, r0
 80025bc:	693b      	ldr	r3, [r7, #16]
 80025be:	1ad3      	subs	r3, r2, r3
 80025c0:	f241 3288 	movw	r2, #5000	; 0x1388
 80025c4:	4293      	cmp	r3, r2
 80025c6:	d901      	bls.n	80025cc <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 80025c8:	2303      	movs	r3, #3
 80025ca:	e0c2      	b.n	8002752 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80025cc:	4b41      	ldr	r3, [pc, #260]	; (80026d4 <HAL_RCC_OscConfig+0x4d0>)
 80025ce:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80025d0:	f003 0302 	and.w	r3, r3, #2
 80025d4:	2b00      	cmp	r3, #0
 80025d6:	d1ee      	bne.n	80025b6 <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80025d8:	7dfb      	ldrb	r3, [r7, #23]
 80025da:	2b01      	cmp	r3, #1
 80025dc:	d105      	bne.n	80025ea <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80025de:	4b3d      	ldr	r3, [pc, #244]	; (80026d4 <HAL_RCC_OscConfig+0x4d0>)
 80025e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025e2:	4a3c      	ldr	r2, [pc, #240]	; (80026d4 <HAL_RCC_OscConfig+0x4d0>)
 80025e4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80025e8:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	699b      	ldr	r3, [r3, #24]
 80025ee:	2b00      	cmp	r3, #0
 80025f0:	f000 80ae 	beq.w	8002750 <HAL_RCC_OscConfig+0x54c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80025f4:	4b37      	ldr	r3, [pc, #220]	; (80026d4 <HAL_RCC_OscConfig+0x4d0>)
 80025f6:	689b      	ldr	r3, [r3, #8]
 80025f8:	f003 030c 	and.w	r3, r3, #12
 80025fc:	2b08      	cmp	r3, #8
 80025fe:	d06d      	beq.n	80026dc <HAL_RCC_OscConfig+0x4d8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	699b      	ldr	r3, [r3, #24]
 8002604:	2b02      	cmp	r3, #2
 8002606:	d14b      	bne.n	80026a0 <HAL_RCC_OscConfig+0x49c>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002608:	4b32      	ldr	r3, [pc, #200]	; (80026d4 <HAL_RCC_OscConfig+0x4d0>)
 800260a:	681b      	ldr	r3, [r3, #0]
 800260c:	4a31      	ldr	r2, [pc, #196]	; (80026d4 <HAL_RCC_OscConfig+0x4d0>)
 800260e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002612:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002614:	f7ff f9c6 	bl	80019a4 <HAL_GetTick>
 8002618:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800261a:	e008      	b.n	800262e <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800261c:	f7ff f9c2 	bl	80019a4 <HAL_GetTick>
 8002620:	4602      	mov	r2, r0
 8002622:	693b      	ldr	r3, [r7, #16]
 8002624:	1ad3      	subs	r3, r2, r3
 8002626:	2b02      	cmp	r3, #2
 8002628:	d901      	bls.n	800262e <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 800262a:	2303      	movs	r3, #3
 800262c:	e091      	b.n	8002752 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800262e:	4b29      	ldr	r3, [pc, #164]	; (80026d4 <HAL_RCC_OscConfig+0x4d0>)
 8002630:	681b      	ldr	r3, [r3, #0]
 8002632:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002636:	2b00      	cmp	r3, #0
 8002638:	d1f0      	bne.n	800261c <HAL_RCC_OscConfig+0x418>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined (RCC_PLLCFGR_PLLR)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	69da      	ldr	r2, [r3, #28]
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	6a1b      	ldr	r3, [r3, #32]
 8002642:	431a      	orrs	r2, r3
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002648:	019b      	lsls	r3, r3, #6
 800264a:	431a      	orrs	r2, r3
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002650:	085b      	lsrs	r3, r3, #1
 8002652:	3b01      	subs	r3, #1
 8002654:	041b      	lsls	r3, r3, #16
 8002656:	431a      	orrs	r2, r3
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800265c:	061b      	lsls	r3, r3, #24
 800265e:	431a      	orrs	r2, r3
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002664:	071b      	lsls	r3, r3, #28
 8002666:	491b      	ldr	r1, [pc, #108]	; (80026d4 <HAL_RCC_OscConfig+0x4d0>)
 8002668:	4313      	orrs	r3, r2
 800266a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800266c:	4b19      	ldr	r3, [pc, #100]	; (80026d4 <HAL_RCC_OscConfig+0x4d0>)
 800266e:	681b      	ldr	r3, [r3, #0]
 8002670:	4a18      	ldr	r2, [pc, #96]	; (80026d4 <HAL_RCC_OscConfig+0x4d0>)
 8002672:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002676:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002678:	f7ff f994 	bl	80019a4 <HAL_GetTick>
 800267c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800267e:	e008      	b.n	8002692 <HAL_RCC_OscConfig+0x48e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002680:	f7ff f990 	bl	80019a4 <HAL_GetTick>
 8002684:	4602      	mov	r2, r0
 8002686:	693b      	ldr	r3, [r7, #16]
 8002688:	1ad3      	subs	r3, r2, r3
 800268a:	2b02      	cmp	r3, #2
 800268c:	d901      	bls.n	8002692 <HAL_RCC_OscConfig+0x48e>
          {
            return HAL_TIMEOUT;
 800268e:	2303      	movs	r3, #3
 8002690:	e05f      	b.n	8002752 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002692:	4b10      	ldr	r3, [pc, #64]	; (80026d4 <HAL_RCC_OscConfig+0x4d0>)
 8002694:	681b      	ldr	r3, [r3, #0]
 8002696:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800269a:	2b00      	cmp	r3, #0
 800269c:	d0f0      	beq.n	8002680 <HAL_RCC_OscConfig+0x47c>
 800269e:	e057      	b.n	8002750 <HAL_RCC_OscConfig+0x54c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80026a0:	4b0c      	ldr	r3, [pc, #48]	; (80026d4 <HAL_RCC_OscConfig+0x4d0>)
 80026a2:	681b      	ldr	r3, [r3, #0]
 80026a4:	4a0b      	ldr	r2, [pc, #44]	; (80026d4 <HAL_RCC_OscConfig+0x4d0>)
 80026a6:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80026aa:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80026ac:	f7ff f97a 	bl	80019a4 <HAL_GetTick>
 80026b0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80026b2:	e008      	b.n	80026c6 <HAL_RCC_OscConfig+0x4c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80026b4:	f7ff f976 	bl	80019a4 <HAL_GetTick>
 80026b8:	4602      	mov	r2, r0
 80026ba:	693b      	ldr	r3, [r7, #16]
 80026bc:	1ad3      	subs	r3, r2, r3
 80026be:	2b02      	cmp	r3, #2
 80026c0:	d901      	bls.n	80026c6 <HAL_RCC_OscConfig+0x4c2>
          {
            return HAL_TIMEOUT;
 80026c2:	2303      	movs	r3, #3
 80026c4:	e045      	b.n	8002752 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80026c6:	4b03      	ldr	r3, [pc, #12]	; (80026d4 <HAL_RCC_OscConfig+0x4d0>)
 80026c8:	681b      	ldr	r3, [r3, #0]
 80026ca:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80026ce:	2b00      	cmp	r3, #0
 80026d0:	d1f0      	bne.n	80026b4 <HAL_RCC_OscConfig+0x4b0>
 80026d2:	e03d      	b.n	8002750 <HAL_RCC_OscConfig+0x54c>
 80026d4:	40023800 	.word	0x40023800
 80026d8:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 80026dc:	4b1f      	ldr	r3, [pc, #124]	; (800275c <HAL_RCC_OscConfig+0x558>)
 80026de:	685b      	ldr	r3, [r3, #4]
 80026e0:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	699b      	ldr	r3, [r3, #24]
 80026e6:	2b01      	cmp	r3, #1
 80026e8:	d030      	beq.n	800274c <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80026ea:	68fb      	ldr	r3, [r7, #12]
 80026ec:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80026f4:	429a      	cmp	r2, r3
 80026f6:	d129      	bne.n	800274c <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80026f8:	68fb      	ldr	r3, [r7, #12]
 80026fa:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002702:	429a      	cmp	r2, r3
 8002704:	d122      	bne.n	800274c <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002706:	68fa      	ldr	r2, [r7, #12]
 8002708:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800270c:	4013      	ands	r3, r2
 800270e:	687a      	ldr	r2, [r7, #4]
 8002710:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8002712:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8002714:	4293      	cmp	r3, r2
 8002716:	d119      	bne.n	800274c <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8002718:	68fb      	ldr	r3, [r7, #12]
 800271a:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002722:	085b      	lsrs	r3, r3, #1
 8002724:	3b01      	subs	r3, #1
 8002726:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002728:	429a      	cmp	r2, r3
 800272a:	d10f      	bne.n	800274c <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 800272c:	68fb      	ldr	r3, [r7, #12]
 800272e:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002736:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8002738:	429a      	cmp	r2, r3
 800273a:	d107      	bne.n	800274c <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 800273c:	68fb      	ldr	r3, [r7, #12]
 800273e:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002746:	071b      	lsls	r3, r3, #28
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002748:	429a      	cmp	r2, r3
 800274a:	d001      	beq.n	8002750 <HAL_RCC_OscConfig+0x54c>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
      {
        return HAL_ERROR;
 800274c:	2301      	movs	r3, #1
 800274e:	e000      	b.n	8002752 <HAL_RCC_OscConfig+0x54e>
      }
    }
  }
  return HAL_OK;
 8002750:	2300      	movs	r3, #0
}
 8002752:	4618      	mov	r0, r3
 8002754:	3718      	adds	r7, #24
 8002756:	46bd      	mov	sp, r7
 8002758:	bd80      	pop	{r7, pc}
 800275a:	bf00      	nop
 800275c:	40023800 	.word	0x40023800

08002760 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002760:	b580      	push	{r7, lr}
 8002762:	b084      	sub	sp, #16
 8002764:	af00      	add	r7, sp, #0
 8002766:	6078      	str	r0, [r7, #4]
 8002768:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 800276a:	2300      	movs	r3, #0
 800276c:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	2b00      	cmp	r3, #0
 8002772:	d101      	bne.n	8002778 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8002774:	2301      	movs	r3, #1
 8002776:	e0d0      	b.n	800291a <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002778:	4b6a      	ldr	r3, [pc, #424]	; (8002924 <HAL_RCC_ClockConfig+0x1c4>)
 800277a:	681b      	ldr	r3, [r3, #0]
 800277c:	f003 030f 	and.w	r3, r3, #15
 8002780:	683a      	ldr	r2, [r7, #0]
 8002782:	429a      	cmp	r2, r3
 8002784:	d910      	bls.n	80027a8 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002786:	4b67      	ldr	r3, [pc, #412]	; (8002924 <HAL_RCC_ClockConfig+0x1c4>)
 8002788:	681b      	ldr	r3, [r3, #0]
 800278a:	f023 020f 	bic.w	r2, r3, #15
 800278e:	4965      	ldr	r1, [pc, #404]	; (8002924 <HAL_RCC_ClockConfig+0x1c4>)
 8002790:	683b      	ldr	r3, [r7, #0]
 8002792:	4313      	orrs	r3, r2
 8002794:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002796:	4b63      	ldr	r3, [pc, #396]	; (8002924 <HAL_RCC_ClockConfig+0x1c4>)
 8002798:	681b      	ldr	r3, [r3, #0]
 800279a:	f003 030f 	and.w	r3, r3, #15
 800279e:	683a      	ldr	r2, [r7, #0]
 80027a0:	429a      	cmp	r2, r3
 80027a2:	d001      	beq.n	80027a8 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80027a4:	2301      	movs	r3, #1
 80027a6:	e0b8      	b.n	800291a <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	681b      	ldr	r3, [r3, #0]
 80027ac:	f003 0302 	and.w	r3, r3, #2
 80027b0:	2b00      	cmp	r3, #0
 80027b2:	d020      	beq.n	80027f6 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	681b      	ldr	r3, [r3, #0]
 80027b8:	f003 0304 	and.w	r3, r3, #4
 80027bc:	2b00      	cmp	r3, #0
 80027be:	d005      	beq.n	80027cc <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80027c0:	4b59      	ldr	r3, [pc, #356]	; (8002928 <HAL_RCC_ClockConfig+0x1c8>)
 80027c2:	689b      	ldr	r3, [r3, #8]
 80027c4:	4a58      	ldr	r2, [pc, #352]	; (8002928 <HAL_RCC_ClockConfig+0x1c8>)
 80027c6:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80027ca:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	681b      	ldr	r3, [r3, #0]
 80027d0:	f003 0308 	and.w	r3, r3, #8
 80027d4:	2b00      	cmp	r3, #0
 80027d6:	d005      	beq.n	80027e4 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80027d8:	4b53      	ldr	r3, [pc, #332]	; (8002928 <HAL_RCC_ClockConfig+0x1c8>)
 80027da:	689b      	ldr	r3, [r3, #8]
 80027dc:	4a52      	ldr	r2, [pc, #328]	; (8002928 <HAL_RCC_ClockConfig+0x1c8>)
 80027de:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80027e2:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80027e4:	4b50      	ldr	r3, [pc, #320]	; (8002928 <HAL_RCC_ClockConfig+0x1c8>)
 80027e6:	689b      	ldr	r3, [r3, #8]
 80027e8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	689b      	ldr	r3, [r3, #8]
 80027f0:	494d      	ldr	r1, [pc, #308]	; (8002928 <HAL_RCC_ClockConfig+0x1c8>)
 80027f2:	4313      	orrs	r3, r2
 80027f4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	681b      	ldr	r3, [r3, #0]
 80027fa:	f003 0301 	and.w	r3, r3, #1
 80027fe:	2b00      	cmp	r3, #0
 8002800:	d040      	beq.n	8002884 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	685b      	ldr	r3, [r3, #4]
 8002806:	2b01      	cmp	r3, #1
 8002808:	d107      	bne.n	800281a <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800280a:	4b47      	ldr	r3, [pc, #284]	; (8002928 <HAL_RCC_ClockConfig+0x1c8>)
 800280c:	681b      	ldr	r3, [r3, #0]
 800280e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002812:	2b00      	cmp	r3, #0
 8002814:	d115      	bne.n	8002842 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8002816:	2301      	movs	r3, #1
 8002818:	e07f      	b.n	800291a <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	685b      	ldr	r3, [r3, #4]
 800281e:	2b02      	cmp	r3, #2
 8002820:	d107      	bne.n	8002832 <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002822:	4b41      	ldr	r3, [pc, #260]	; (8002928 <HAL_RCC_ClockConfig+0x1c8>)
 8002824:	681b      	ldr	r3, [r3, #0]
 8002826:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800282a:	2b00      	cmp	r3, #0
 800282c:	d109      	bne.n	8002842 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800282e:	2301      	movs	r3, #1
 8002830:	e073      	b.n	800291a <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002832:	4b3d      	ldr	r3, [pc, #244]	; (8002928 <HAL_RCC_ClockConfig+0x1c8>)
 8002834:	681b      	ldr	r3, [r3, #0]
 8002836:	f003 0302 	and.w	r3, r3, #2
 800283a:	2b00      	cmp	r3, #0
 800283c:	d101      	bne.n	8002842 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800283e:	2301      	movs	r3, #1
 8002840:	e06b      	b.n	800291a <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002842:	4b39      	ldr	r3, [pc, #228]	; (8002928 <HAL_RCC_ClockConfig+0x1c8>)
 8002844:	689b      	ldr	r3, [r3, #8]
 8002846:	f023 0203 	bic.w	r2, r3, #3
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	685b      	ldr	r3, [r3, #4]
 800284e:	4936      	ldr	r1, [pc, #216]	; (8002928 <HAL_RCC_ClockConfig+0x1c8>)
 8002850:	4313      	orrs	r3, r2
 8002852:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002854:	f7ff f8a6 	bl	80019a4 <HAL_GetTick>
 8002858:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800285a:	e00a      	b.n	8002872 <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800285c:	f7ff f8a2 	bl	80019a4 <HAL_GetTick>
 8002860:	4602      	mov	r2, r0
 8002862:	68fb      	ldr	r3, [r7, #12]
 8002864:	1ad3      	subs	r3, r2, r3
 8002866:	f241 3288 	movw	r2, #5000	; 0x1388
 800286a:	4293      	cmp	r3, r2
 800286c:	d901      	bls.n	8002872 <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 800286e:	2303      	movs	r3, #3
 8002870:	e053      	b.n	800291a <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002872:	4b2d      	ldr	r3, [pc, #180]	; (8002928 <HAL_RCC_ClockConfig+0x1c8>)
 8002874:	689b      	ldr	r3, [r3, #8]
 8002876:	f003 020c 	and.w	r2, r3, #12
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	685b      	ldr	r3, [r3, #4]
 800287e:	009b      	lsls	r3, r3, #2
 8002880:	429a      	cmp	r2, r3
 8002882:	d1eb      	bne.n	800285c <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002884:	4b27      	ldr	r3, [pc, #156]	; (8002924 <HAL_RCC_ClockConfig+0x1c4>)
 8002886:	681b      	ldr	r3, [r3, #0]
 8002888:	f003 030f 	and.w	r3, r3, #15
 800288c:	683a      	ldr	r2, [r7, #0]
 800288e:	429a      	cmp	r2, r3
 8002890:	d210      	bcs.n	80028b4 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002892:	4b24      	ldr	r3, [pc, #144]	; (8002924 <HAL_RCC_ClockConfig+0x1c4>)
 8002894:	681b      	ldr	r3, [r3, #0]
 8002896:	f023 020f 	bic.w	r2, r3, #15
 800289a:	4922      	ldr	r1, [pc, #136]	; (8002924 <HAL_RCC_ClockConfig+0x1c4>)
 800289c:	683b      	ldr	r3, [r7, #0]
 800289e:	4313      	orrs	r3, r2
 80028a0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80028a2:	4b20      	ldr	r3, [pc, #128]	; (8002924 <HAL_RCC_ClockConfig+0x1c4>)
 80028a4:	681b      	ldr	r3, [r3, #0]
 80028a6:	f003 030f 	and.w	r3, r3, #15
 80028aa:	683a      	ldr	r2, [r7, #0]
 80028ac:	429a      	cmp	r2, r3
 80028ae:	d001      	beq.n	80028b4 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 80028b0:	2301      	movs	r3, #1
 80028b2:	e032      	b.n	800291a <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	681b      	ldr	r3, [r3, #0]
 80028b8:	f003 0304 	and.w	r3, r3, #4
 80028bc:	2b00      	cmp	r3, #0
 80028be:	d008      	beq.n	80028d2 <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80028c0:	4b19      	ldr	r3, [pc, #100]	; (8002928 <HAL_RCC_ClockConfig+0x1c8>)
 80028c2:	689b      	ldr	r3, [r3, #8]
 80028c4:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	68db      	ldr	r3, [r3, #12]
 80028cc:	4916      	ldr	r1, [pc, #88]	; (8002928 <HAL_RCC_ClockConfig+0x1c8>)
 80028ce:	4313      	orrs	r3, r2
 80028d0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	681b      	ldr	r3, [r3, #0]
 80028d6:	f003 0308 	and.w	r3, r3, #8
 80028da:	2b00      	cmp	r3, #0
 80028dc:	d009      	beq.n	80028f2 <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80028de:	4b12      	ldr	r3, [pc, #72]	; (8002928 <HAL_RCC_ClockConfig+0x1c8>)
 80028e0:	689b      	ldr	r3, [r3, #8]
 80028e2:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	691b      	ldr	r3, [r3, #16]
 80028ea:	00db      	lsls	r3, r3, #3
 80028ec:	490e      	ldr	r1, [pc, #56]	; (8002928 <HAL_RCC_ClockConfig+0x1c8>)
 80028ee:	4313      	orrs	r3, r2
 80028f0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80028f2:	f000 f821 	bl	8002938 <HAL_RCC_GetSysClockFreq>
 80028f6:	4602      	mov	r2, r0
 80028f8:	4b0b      	ldr	r3, [pc, #44]	; (8002928 <HAL_RCC_ClockConfig+0x1c8>)
 80028fa:	689b      	ldr	r3, [r3, #8]
 80028fc:	091b      	lsrs	r3, r3, #4
 80028fe:	f003 030f 	and.w	r3, r3, #15
 8002902:	490a      	ldr	r1, [pc, #40]	; (800292c <HAL_RCC_ClockConfig+0x1cc>)
 8002904:	5ccb      	ldrb	r3, [r1, r3]
 8002906:	fa22 f303 	lsr.w	r3, r2, r3
 800290a:	4a09      	ldr	r2, [pc, #36]	; (8002930 <HAL_RCC_ClockConfig+0x1d0>)
 800290c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800290e:	4b09      	ldr	r3, [pc, #36]	; (8002934 <HAL_RCC_ClockConfig+0x1d4>)
 8002910:	681b      	ldr	r3, [r3, #0]
 8002912:	4618      	mov	r0, r3
 8002914:	f7ff f802 	bl	800191c <HAL_InitTick>

  return HAL_OK;
 8002918:	2300      	movs	r3, #0
}
 800291a:	4618      	mov	r0, r3
 800291c:	3710      	adds	r7, #16
 800291e:	46bd      	mov	sp, r7
 8002920:	bd80      	pop	{r7, pc}
 8002922:	bf00      	nop
 8002924:	40023c00 	.word	0x40023c00
 8002928:	40023800 	.word	0x40023800
 800292c:	08005704 	.word	0x08005704
 8002930:	20000000 	.word	0x20000000
 8002934:	20000004 	.word	0x20000004

08002938 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002938:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800293c:	b090      	sub	sp, #64	; 0x40
 800293e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8002940:	2300      	movs	r3, #0
 8002942:	637b      	str	r3, [r7, #52]	; 0x34
 8002944:	2300      	movs	r3, #0
 8002946:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002948:	2300      	movs	r3, #0
 800294a:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0;
 800294c:	2300      	movs	r3, #0
 800294e:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002950:	4b59      	ldr	r3, [pc, #356]	; (8002ab8 <HAL_RCC_GetSysClockFreq+0x180>)
 8002952:	689b      	ldr	r3, [r3, #8]
 8002954:	f003 030c 	and.w	r3, r3, #12
 8002958:	2b08      	cmp	r3, #8
 800295a:	d00d      	beq.n	8002978 <HAL_RCC_GetSysClockFreq+0x40>
 800295c:	2b08      	cmp	r3, #8
 800295e:	f200 80a1 	bhi.w	8002aa4 <HAL_RCC_GetSysClockFreq+0x16c>
 8002962:	2b00      	cmp	r3, #0
 8002964:	d002      	beq.n	800296c <HAL_RCC_GetSysClockFreq+0x34>
 8002966:	2b04      	cmp	r3, #4
 8002968:	d003      	beq.n	8002972 <HAL_RCC_GetSysClockFreq+0x3a>
 800296a:	e09b      	b.n	8002aa4 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800296c:	4b53      	ldr	r3, [pc, #332]	; (8002abc <HAL_RCC_GetSysClockFreq+0x184>)
 800296e:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8002970:	e09b      	b.n	8002aaa <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002972:	4b53      	ldr	r3, [pc, #332]	; (8002ac0 <HAL_RCC_GetSysClockFreq+0x188>)
 8002974:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8002976:	e098      	b.n	8002aaa <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002978:	4b4f      	ldr	r3, [pc, #316]	; (8002ab8 <HAL_RCC_GetSysClockFreq+0x180>)
 800297a:	685b      	ldr	r3, [r3, #4]
 800297c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002980:	637b      	str	r3, [r7, #52]	; 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8002982:	4b4d      	ldr	r3, [pc, #308]	; (8002ab8 <HAL_RCC_GetSysClockFreq+0x180>)
 8002984:	685b      	ldr	r3, [r3, #4]
 8002986:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800298a:	2b00      	cmp	r3, #0
 800298c:	d028      	beq.n	80029e0 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800298e:	4b4a      	ldr	r3, [pc, #296]	; (8002ab8 <HAL_RCC_GetSysClockFreq+0x180>)
 8002990:	685b      	ldr	r3, [r3, #4]
 8002992:	099b      	lsrs	r3, r3, #6
 8002994:	2200      	movs	r2, #0
 8002996:	623b      	str	r3, [r7, #32]
 8002998:	627a      	str	r2, [r7, #36]	; 0x24
 800299a:	6a3b      	ldr	r3, [r7, #32]
 800299c:	f3c3 0008 	ubfx	r0, r3, #0, #9
 80029a0:	2100      	movs	r1, #0
 80029a2:	4b47      	ldr	r3, [pc, #284]	; (8002ac0 <HAL_RCC_GetSysClockFreq+0x188>)
 80029a4:	fb03 f201 	mul.w	r2, r3, r1
 80029a8:	2300      	movs	r3, #0
 80029aa:	fb00 f303 	mul.w	r3, r0, r3
 80029ae:	4413      	add	r3, r2
 80029b0:	4a43      	ldr	r2, [pc, #268]	; (8002ac0 <HAL_RCC_GetSysClockFreq+0x188>)
 80029b2:	fba0 1202 	umull	r1, r2, r0, r2
 80029b6:	62fa      	str	r2, [r7, #44]	; 0x2c
 80029b8:	460a      	mov	r2, r1
 80029ba:	62ba      	str	r2, [r7, #40]	; 0x28
 80029bc:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80029be:	4413      	add	r3, r2
 80029c0:	62fb      	str	r3, [r7, #44]	; 0x2c
 80029c2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80029c4:	2200      	movs	r2, #0
 80029c6:	61bb      	str	r3, [r7, #24]
 80029c8:	61fa      	str	r2, [r7, #28]
 80029ca:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80029ce:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 80029d2:	f7fd fc8d 	bl	80002f0 <__aeabi_uldivmod>
 80029d6:	4602      	mov	r2, r0
 80029d8:	460b      	mov	r3, r1
 80029da:	4613      	mov	r3, r2
 80029dc:	63fb      	str	r3, [r7, #60]	; 0x3c
 80029de:	e053      	b.n	8002a88 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80029e0:	4b35      	ldr	r3, [pc, #212]	; (8002ab8 <HAL_RCC_GetSysClockFreq+0x180>)
 80029e2:	685b      	ldr	r3, [r3, #4]
 80029e4:	099b      	lsrs	r3, r3, #6
 80029e6:	2200      	movs	r2, #0
 80029e8:	613b      	str	r3, [r7, #16]
 80029ea:	617a      	str	r2, [r7, #20]
 80029ec:	693b      	ldr	r3, [r7, #16]
 80029ee:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 80029f2:	f04f 0b00 	mov.w	fp, #0
 80029f6:	4652      	mov	r2, sl
 80029f8:	465b      	mov	r3, fp
 80029fa:	f04f 0000 	mov.w	r0, #0
 80029fe:	f04f 0100 	mov.w	r1, #0
 8002a02:	0159      	lsls	r1, r3, #5
 8002a04:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002a08:	0150      	lsls	r0, r2, #5
 8002a0a:	4602      	mov	r2, r0
 8002a0c:	460b      	mov	r3, r1
 8002a0e:	ebb2 080a 	subs.w	r8, r2, sl
 8002a12:	eb63 090b 	sbc.w	r9, r3, fp
 8002a16:	f04f 0200 	mov.w	r2, #0
 8002a1a:	f04f 0300 	mov.w	r3, #0
 8002a1e:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8002a22:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8002a26:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8002a2a:	ebb2 0408 	subs.w	r4, r2, r8
 8002a2e:	eb63 0509 	sbc.w	r5, r3, r9
 8002a32:	f04f 0200 	mov.w	r2, #0
 8002a36:	f04f 0300 	mov.w	r3, #0
 8002a3a:	00eb      	lsls	r3, r5, #3
 8002a3c:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002a40:	00e2      	lsls	r2, r4, #3
 8002a42:	4614      	mov	r4, r2
 8002a44:	461d      	mov	r5, r3
 8002a46:	eb14 030a 	adds.w	r3, r4, sl
 8002a4a:	603b      	str	r3, [r7, #0]
 8002a4c:	eb45 030b 	adc.w	r3, r5, fp
 8002a50:	607b      	str	r3, [r7, #4]
 8002a52:	f04f 0200 	mov.w	r2, #0
 8002a56:	f04f 0300 	mov.w	r3, #0
 8002a5a:	e9d7 4500 	ldrd	r4, r5, [r7]
 8002a5e:	4629      	mov	r1, r5
 8002a60:	028b      	lsls	r3, r1, #10
 8002a62:	4621      	mov	r1, r4
 8002a64:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002a68:	4621      	mov	r1, r4
 8002a6a:	028a      	lsls	r2, r1, #10
 8002a6c:	4610      	mov	r0, r2
 8002a6e:	4619      	mov	r1, r3
 8002a70:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002a72:	2200      	movs	r2, #0
 8002a74:	60bb      	str	r3, [r7, #8]
 8002a76:	60fa      	str	r2, [r7, #12]
 8002a78:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002a7c:	f7fd fc38 	bl	80002f0 <__aeabi_uldivmod>
 8002a80:	4602      	mov	r2, r0
 8002a82:	460b      	mov	r3, r1
 8002a84:	4613      	mov	r3, r2
 8002a86:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8002a88:	4b0b      	ldr	r3, [pc, #44]	; (8002ab8 <HAL_RCC_GetSysClockFreq+0x180>)
 8002a8a:	685b      	ldr	r3, [r3, #4]
 8002a8c:	0c1b      	lsrs	r3, r3, #16
 8002a8e:	f003 0303 	and.w	r3, r3, #3
 8002a92:	3301      	adds	r3, #1
 8002a94:	005b      	lsls	r3, r3, #1
 8002a96:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco / pllp;
 8002a98:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8002a9a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002a9c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002aa0:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8002aa2:	e002      	b.n	8002aaa <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002aa4:	4b05      	ldr	r3, [pc, #20]	; (8002abc <HAL_RCC_GetSysClockFreq+0x184>)
 8002aa6:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8002aa8:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002aaa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 8002aac:	4618      	mov	r0, r3
 8002aae:	3740      	adds	r7, #64	; 0x40
 8002ab0:	46bd      	mov	sp, r7
 8002ab2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002ab6:	bf00      	nop
 8002ab8:	40023800 	.word	0x40023800
 8002abc:	00f42400 	.word	0x00f42400
 8002ac0:	017d7840 	.word	0x017d7840

08002ac4 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002ac4:	b480      	push	{r7}
 8002ac6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002ac8:	4b03      	ldr	r3, [pc, #12]	; (8002ad8 <HAL_RCC_GetHCLKFreq+0x14>)
 8002aca:	681b      	ldr	r3, [r3, #0]
}
 8002acc:	4618      	mov	r0, r3
 8002ace:	46bd      	mov	sp, r7
 8002ad0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ad4:	4770      	bx	lr
 8002ad6:	bf00      	nop
 8002ad8:	20000000 	.word	0x20000000

08002adc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002adc:	b580      	push	{r7, lr}
 8002ade:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002ae0:	f7ff fff0 	bl	8002ac4 <HAL_RCC_GetHCLKFreq>
 8002ae4:	4602      	mov	r2, r0
 8002ae6:	4b05      	ldr	r3, [pc, #20]	; (8002afc <HAL_RCC_GetPCLK1Freq+0x20>)
 8002ae8:	689b      	ldr	r3, [r3, #8]
 8002aea:	0a9b      	lsrs	r3, r3, #10
 8002aec:	f003 0307 	and.w	r3, r3, #7
 8002af0:	4903      	ldr	r1, [pc, #12]	; (8002b00 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002af2:	5ccb      	ldrb	r3, [r1, r3]
 8002af4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002af8:	4618      	mov	r0, r3
 8002afa:	bd80      	pop	{r7, pc}
 8002afc:	40023800 	.word	0x40023800
 8002b00:	08005714 	.word	0x08005714

08002b04 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002b04:	b580      	push	{r7, lr}
 8002b06:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002b08:	f7ff ffdc 	bl	8002ac4 <HAL_RCC_GetHCLKFreq>
 8002b0c:	4602      	mov	r2, r0
 8002b0e:	4b05      	ldr	r3, [pc, #20]	; (8002b24 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002b10:	689b      	ldr	r3, [r3, #8]
 8002b12:	0b5b      	lsrs	r3, r3, #13
 8002b14:	f003 0307 	and.w	r3, r3, #7
 8002b18:	4903      	ldr	r1, [pc, #12]	; (8002b28 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002b1a:	5ccb      	ldrb	r3, [r1, r3]
 8002b1c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002b20:	4618      	mov	r0, r3
 8002b22:	bd80      	pop	{r7, pc}
 8002b24:	40023800 	.word	0x40023800
 8002b28:	08005714 	.word	0x08005714

08002b2c <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002b2c:	b580      	push	{r7, lr}
 8002b2e:	b088      	sub	sp, #32
 8002b30:	af00      	add	r7, sp, #0
 8002b32:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8002b34:	2300      	movs	r3, #0
 8002b36:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8002b38:	2300      	movs	r3, #0
 8002b3a:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 8002b3c:	2300      	movs	r3, #0
 8002b3e:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 8002b40:	2300      	movs	r3, #0
 8002b42:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8002b44:	2300      	movs	r3, #0
 8002b46:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	681b      	ldr	r3, [r3, #0]
 8002b4c:	f003 0301 	and.w	r3, r3, #1
 8002b50:	2b00      	cmp	r3, #0
 8002b52:	d012      	beq.n	8002b7a <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8002b54:	4b69      	ldr	r3, [pc, #420]	; (8002cfc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002b56:	689b      	ldr	r3, [r3, #8]
 8002b58:	4a68      	ldr	r2, [pc, #416]	; (8002cfc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002b5a:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8002b5e:	6093      	str	r3, [r2, #8]
 8002b60:	4b66      	ldr	r3, [pc, #408]	; (8002cfc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002b62:	689a      	ldr	r2, [r3, #8]
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002b68:	4964      	ldr	r1, [pc, #400]	; (8002cfc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002b6a:	4313      	orrs	r3, r2
 8002b6c:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002b72:	2b00      	cmp	r3, #0
 8002b74:	d101      	bne.n	8002b7a <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 8002b76:	2301      	movs	r3, #1
 8002b78:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	681b      	ldr	r3, [r3, #0]
 8002b7e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002b82:	2b00      	cmp	r3, #0
 8002b84:	d017      	beq.n	8002bb6 <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002b86:	4b5d      	ldr	r3, [pc, #372]	; (8002cfc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002b88:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002b8c:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002b94:	4959      	ldr	r1, [pc, #356]	; (8002cfc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002b96:	4313      	orrs	r3, r2
 8002b98:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002ba0:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8002ba4:	d101      	bne.n	8002baa <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 8002ba6:	2301      	movs	r3, #1
 8002ba8:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002bae:	2b00      	cmp	r3, #0
 8002bb0:	d101      	bne.n	8002bb6 <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 8002bb2:	2301      	movs	r3, #1
 8002bb4:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	681b      	ldr	r3, [r3, #0]
 8002bba:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002bbe:	2b00      	cmp	r3, #0
 8002bc0:	d017      	beq.n	8002bf2 <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8002bc2:	4b4e      	ldr	r3, [pc, #312]	; (8002cfc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002bc4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002bc8:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bd0:	494a      	ldr	r1, [pc, #296]	; (8002cfc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002bd2:	4313      	orrs	r3, r2
 8002bd4:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bdc:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002be0:	d101      	bne.n	8002be6 <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 8002be2:	2301      	movs	r3, #1
 8002be4:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bea:	2b00      	cmp	r3, #0
 8002bec:	d101      	bne.n	8002bf2 <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 8002bee:	2301      	movs	r3, #1
 8002bf0:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	681b      	ldr	r3, [r3, #0]
 8002bf6:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002bfa:	2b00      	cmp	r3, #0
 8002bfc:	d001      	beq.n	8002c02 <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 8002bfe:	2301      	movs	r3, #1
 8002c00:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	681b      	ldr	r3, [r3, #0]
 8002c06:	f003 0320 	and.w	r3, r3, #32
 8002c0a:	2b00      	cmp	r3, #0
 8002c0c:	f000 808b 	beq.w	8002d26 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8002c10:	4b3a      	ldr	r3, [pc, #232]	; (8002cfc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002c12:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c14:	4a39      	ldr	r2, [pc, #228]	; (8002cfc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002c16:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002c1a:	6413      	str	r3, [r2, #64]	; 0x40
 8002c1c:	4b37      	ldr	r3, [pc, #220]	; (8002cfc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002c1e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c20:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002c24:	60bb      	str	r3, [r7, #8]
 8002c26:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8002c28:	4b35      	ldr	r3, [pc, #212]	; (8002d00 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8002c2a:	681b      	ldr	r3, [r3, #0]
 8002c2c:	4a34      	ldr	r2, [pc, #208]	; (8002d00 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8002c2e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002c32:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002c34:	f7fe feb6 	bl	80019a4 <HAL_GetTick>
 8002c38:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8002c3a:	e008      	b.n	8002c4e <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002c3c:	f7fe feb2 	bl	80019a4 <HAL_GetTick>
 8002c40:	4602      	mov	r2, r0
 8002c42:	697b      	ldr	r3, [r7, #20]
 8002c44:	1ad3      	subs	r3, r2, r3
 8002c46:	2b64      	cmp	r3, #100	; 0x64
 8002c48:	d901      	bls.n	8002c4e <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 8002c4a:	2303      	movs	r3, #3
 8002c4c:	e38f      	b.n	800336e <HAL_RCCEx_PeriphCLKConfig+0x842>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8002c4e:	4b2c      	ldr	r3, [pc, #176]	; (8002d00 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8002c50:	681b      	ldr	r3, [r3, #0]
 8002c52:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002c56:	2b00      	cmp	r3, #0
 8002c58:	d0f0      	beq.n	8002c3c <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8002c5a:	4b28      	ldr	r3, [pc, #160]	; (8002cfc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002c5c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002c5e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002c62:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8002c64:	693b      	ldr	r3, [r7, #16]
 8002c66:	2b00      	cmp	r3, #0
 8002c68:	d035      	beq.n	8002cd6 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c6e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002c72:	693a      	ldr	r2, [r7, #16]
 8002c74:	429a      	cmp	r2, r3
 8002c76:	d02e      	beq.n	8002cd6 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002c78:	4b20      	ldr	r3, [pc, #128]	; (8002cfc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002c7a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002c7c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002c80:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8002c82:	4b1e      	ldr	r3, [pc, #120]	; (8002cfc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002c84:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002c86:	4a1d      	ldr	r2, [pc, #116]	; (8002cfc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002c88:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002c8c:	6713      	str	r3, [r2, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002c8e:	4b1b      	ldr	r3, [pc, #108]	; (8002cfc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002c90:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002c92:	4a1a      	ldr	r2, [pc, #104]	; (8002cfc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002c94:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002c98:	6713      	str	r3, [r2, #112]	; 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 8002c9a:	4a18      	ldr	r2, [pc, #96]	; (8002cfc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002c9c:	693b      	ldr	r3, [r7, #16]
 8002c9e:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8002ca0:	4b16      	ldr	r3, [pc, #88]	; (8002cfc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002ca2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002ca4:	f003 0301 	and.w	r3, r3, #1
 8002ca8:	2b01      	cmp	r3, #1
 8002caa:	d114      	bne.n	8002cd6 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002cac:	f7fe fe7a 	bl	80019a4 <HAL_GetTick>
 8002cb0:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002cb2:	e00a      	b.n	8002cca <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002cb4:	f7fe fe76 	bl	80019a4 <HAL_GetTick>
 8002cb8:	4602      	mov	r2, r0
 8002cba:	697b      	ldr	r3, [r7, #20]
 8002cbc:	1ad3      	subs	r3, r2, r3
 8002cbe:	f241 3288 	movw	r2, #5000	; 0x1388
 8002cc2:	4293      	cmp	r3, r2
 8002cc4:	d901      	bls.n	8002cca <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 8002cc6:	2303      	movs	r3, #3
 8002cc8:	e351      	b.n	800336e <HAL_RCCEx_PeriphCLKConfig+0x842>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002cca:	4b0c      	ldr	r3, [pc, #48]	; (8002cfc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002ccc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002cce:	f003 0302 	and.w	r3, r3, #2
 8002cd2:	2b00      	cmp	r3, #0
 8002cd4:	d0ee      	beq.n	8002cb4 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002cda:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002cde:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8002ce2:	d111      	bne.n	8002d08 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 8002ce4:	4b05      	ldr	r3, [pc, #20]	; (8002cfc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002ce6:	689b      	ldr	r3, [r3, #8]
 8002ce8:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002cf0:	4b04      	ldr	r3, [pc, #16]	; (8002d04 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8002cf2:	400b      	ands	r3, r1
 8002cf4:	4901      	ldr	r1, [pc, #4]	; (8002cfc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002cf6:	4313      	orrs	r3, r2
 8002cf8:	608b      	str	r3, [r1, #8]
 8002cfa:	e00b      	b.n	8002d14 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8002cfc:	40023800 	.word	0x40023800
 8002d00:	40007000 	.word	0x40007000
 8002d04:	0ffffcff 	.word	0x0ffffcff
 8002d08:	4bac      	ldr	r3, [pc, #688]	; (8002fbc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002d0a:	689b      	ldr	r3, [r3, #8]
 8002d0c:	4aab      	ldr	r2, [pc, #684]	; (8002fbc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002d0e:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8002d12:	6093      	str	r3, [r2, #8]
 8002d14:	4ba9      	ldr	r3, [pc, #676]	; (8002fbc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002d16:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d1c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002d20:	49a6      	ldr	r1, [pc, #664]	; (8002fbc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002d22:	4313      	orrs	r3, r2
 8002d24:	670b      	str	r3, [r1, #112]	; 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	681b      	ldr	r3, [r3, #0]
 8002d2a:	f003 0310 	and.w	r3, r3, #16
 8002d2e:	2b00      	cmp	r3, #0
 8002d30:	d010      	beq.n	8002d54 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8002d32:	4ba2      	ldr	r3, [pc, #648]	; (8002fbc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002d34:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002d38:	4aa0      	ldr	r2, [pc, #640]	; (8002fbc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002d3a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002d3e:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 8002d42:	4b9e      	ldr	r3, [pc, #632]	; (8002fbc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002d44:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002d4c:	499b      	ldr	r1, [pc, #620]	; (8002fbc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002d4e:	4313      	orrs	r3, r2
 8002d50:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	681b      	ldr	r3, [r3, #0]
 8002d58:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002d5c:	2b00      	cmp	r3, #0
 8002d5e:	d00a      	beq.n	8002d76 <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002d60:	4b96      	ldr	r3, [pc, #600]	; (8002fbc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002d62:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002d66:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8002d6e:	4993      	ldr	r1, [pc, #588]	; (8002fbc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002d70:	4313      	orrs	r3, r2
 8002d72:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	681b      	ldr	r3, [r3, #0]
 8002d7a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002d7e:	2b00      	cmp	r3, #0
 8002d80:	d00a      	beq.n	8002d98 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8002d82:	4b8e      	ldr	r3, [pc, #568]	; (8002fbc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002d84:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002d88:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8002d90:	498a      	ldr	r1, [pc, #552]	; (8002fbc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002d92:	4313      	orrs	r3, r2
 8002d94:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	681b      	ldr	r3, [r3, #0]
 8002d9c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002da0:	2b00      	cmp	r3, #0
 8002da2:	d00a      	beq.n	8002dba <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8002da4:	4b85      	ldr	r3, [pc, #532]	; (8002fbc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002da6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002daa:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002db2:	4982      	ldr	r1, [pc, #520]	; (8002fbc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002db4:	4313      	orrs	r3, r2
 8002db6:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	681b      	ldr	r3, [r3, #0]
 8002dbe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002dc2:	2b00      	cmp	r3, #0
 8002dc4:	d00a      	beq.n	8002ddc <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8002dc6:	4b7d      	ldr	r3, [pc, #500]	; (8002fbc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002dc8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002dcc:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002dd4:	4979      	ldr	r1, [pc, #484]	; (8002fbc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002dd6:	4313      	orrs	r3, r2
 8002dd8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	681b      	ldr	r3, [r3, #0]
 8002de0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002de4:	2b00      	cmp	r3, #0
 8002de6:	d00a      	beq.n	8002dfe <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002de8:	4b74      	ldr	r3, [pc, #464]	; (8002fbc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002dea:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002dee:	f023 0203 	bic.w	r2, r3, #3
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002df6:	4971      	ldr	r1, [pc, #452]	; (8002fbc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002df8:	4313      	orrs	r3, r2
 8002dfa:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	681b      	ldr	r3, [r3, #0]
 8002e02:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002e06:	2b00      	cmp	r3, #0
 8002e08:	d00a      	beq.n	8002e20 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002e0a:	4b6c      	ldr	r3, [pc, #432]	; (8002fbc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002e0c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002e10:	f023 020c 	bic.w	r2, r3, #12
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002e18:	4968      	ldr	r1, [pc, #416]	; (8002fbc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002e1a:	4313      	orrs	r3, r2
 8002e1c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	681b      	ldr	r3, [r3, #0]
 8002e24:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002e28:	2b00      	cmp	r3, #0
 8002e2a:	d00a      	beq.n	8002e42 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8002e2c:	4b63      	ldr	r3, [pc, #396]	; (8002fbc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002e2e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002e32:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002e3a:	4960      	ldr	r1, [pc, #384]	; (8002fbc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002e3c:	4313      	orrs	r3, r2
 8002e3e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	681b      	ldr	r3, [r3, #0]
 8002e46:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002e4a:	2b00      	cmp	r3, #0
 8002e4c:	d00a      	beq.n	8002e64 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8002e4e:	4b5b      	ldr	r3, [pc, #364]	; (8002fbc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002e50:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002e54:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002e5c:	4957      	ldr	r1, [pc, #348]	; (8002fbc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002e5e:	4313      	orrs	r3, r2
 8002e60:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002e6c:	2b00      	cmp	r3, #0
 8002e6e:	d00a      	beq.n	8002e86 <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8002e70:	4b52      	ldr	r3, [pc, #328]	; (8002fbc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002e72:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002e76:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002e7e:	494f      	ldr	r1, [pc, #316]	; (8002fbc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002e80:	4313      	orrs	r3, r2
 8002e82:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	681b      	ldr	r3, [r3, #0]
 8002e8a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002e8e:	2b00      	cmp	r3, #0
 8002e90:	d00a      	beq.n	8002ea8 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 8002e92:	4b4a      	ldr	r3, [pc, #296]	; (8002fbc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002e94:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002e98:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002ea0:	4946      	ldr	r1, [pc, #280]	; (8002fbc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002ea2:	4313      	orrs	r3, r2
 8002ea4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	681b      	ldr	r3, [r3, #0]
 8002eac:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002eb0:	2b00      	cmp	r3, #0
 8002eb2:	d00a      	beq.n	8002eca <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8002eb4:	4b41      	ldr	r3, [pc, #260]	; (8002fbc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002eb6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002eba:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002ec2:	493e      	ldr	r1, [pc, #248]	; (8002fbc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002ec4:	4313      	orrs	r3, r2
 8002ec6:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002ed2:	2b00      	cmp	r3, #0
 8002ed4:	d00a      	beq.n	8002eec <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 8002ed6:	4b39      	ldr	r3, [pc, #228]	; (8002fbc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002ed8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002edc:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002ee4:	4935      	ldr	r1, [pc, #212]	; (8002fbc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002ee6:	4313      	orrs	r3, r2
 8002ee8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	681b      	ldr	r3, [r3, #0]
 8002ef0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002ef4:	2b00      	cmp	r3, #0
 8002ef6:	d00a      	beq.n	8002f0e <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8002ef8:	4b30      	ldr	r3, [pc, #192]	; (8002fbc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002efa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002efe:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002f06:	492d      	ldr	r1, [pc, #180]	; (8002fbc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002f08:	4313      	orrs	r3, r2
 8002f0a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	681b      	ldr	r3, [r3, #0]
 8002f12:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002f16:	2b00      	cmp	r3, #0
 8002f18:	d011      	beq.n	8002f3e <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8002f1a:	4b28      	ldr	r3, [pc, #160]	; (8002fbc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002f1c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002f20:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002f28:	4924      	ldr	r1, [pc, #144]	; (8002fbc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002f2a:	4313      	orrs	r3, r2
 8002f2c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002f34:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002f38:	d101      	bne.n	8002f3e <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 8002f3a:	2301      	movs	r3, #1
 8002f3c:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	681b      	ldr	r3, [r3, #0]
 8002f42:	f003 0308 	and.w	r3, r3, #8
 8002f46:	2b00      	cmp	r3, #0
 8002f48:	d001      	beq.n	8002f4e <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 8002f4a:	2301      	movs	r3, #1
 8002f4c:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	681b      	ldr	r3, [r3, #0]
 8002f52:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002f56:	2b00      	cmp	r3, #0
 8002f58:	d00a      	beq.n	8002f70 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8002f5a:	4b18      	ldr	r3, [pc, #96]	; (8002fbc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002f5c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002f60:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002f68:	4914      	ldr	r1, [pc, #80]	; (8002fbc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002f6a:	4313      	orrs	r3, r2
 8002f6c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	681b      	ldr	r3, [r3, #0]
 8002f74:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002f78:	2b00      	cmp	r3, #0
 8002f7a:	d00b      	beq.n	8002f94 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8002f7c:	4b0f      	ldr	r3, [pc, #60]	; (8002fbc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002f7e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002f82:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002f8c:	490b      	ldr	r1, [pc, #44]	; (8002fbc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002f8e:	4313      	orrs	r3, r2
 8002f90:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)
  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	681b      	ldr	r3, [r3, #0]
 8002f98:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8002f9c:	2b00      	cmp	r3, #0
 8002f9e:	d00f      	beq.n	8002fc0 <HAL_RCCEx_PeriphCLKConfig+0x494>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 8002fa0:	4b06      	ldr	r3, [pc, #24]	; (8002fbc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002fa2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002fa6:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002fb0:	4902      	ldr	r1, [pc, #8]	; (8002fbc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002fb2:	4313      	orrs	r3, r2
 8002fb4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8002fb8:	e002      	b.n	8002fc0 <HAL_RCCEx_PeriphCLKConfig+0x494>
 8002fba:	bf00      	nop
 8002fbc:	40023800 	.word	0x40023800
  }

  /*------------------------------------- DFSDM1 Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	681b      	ldr	r3, [r3, #0]
 8002fc4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8002fc8:	2b00      	cmp	r3, #0
 8002fca:	d00b      	beq.n	8002fe4 <HAL_RCCEx_PeriphCLKConfig+0x4b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8002fcc:	4b8a      	ldr	r3, [pc, #552]	; (80031f8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002fce:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002fd2:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002fdc:	4986      	ldr	r1, [pc, #536]	; (80031f8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002fde:	4313      	orrs	r3, r2
 8002fe0:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*------------------------------------- DFSDM AUDIO Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002fec:	2b00      	cmp	r3, #0
 8002fee:	d00b      	beq.n	8003008 <HAL_RCCEx_PeriphCLKConfig+0x4dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM interface clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8002ff0:	4b81      	ldr	r3, [pc, #516]	; (80031f8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002ff2:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002ff6:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003000:	497d      	ldr	r1, [pc, #500]	; (80031f8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003002:	4313      	orrs	r3, r2
 8003004:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8003008:	69fb      	ldr	r3, [r7, #28]
 800300a:	2b01      	cmp	r3, #1
 800300c:	d006      	beq.n	800301c <HAL_RCCEx_PeriphCLKConfig+0x4f0>
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	681b      	ldr	r3, [r3, #0]
 8003012:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003016:	2b00      	cmp	r3, #0
 8003018:	f000 80d6 	beq.w	80031c8 <HAL_RCCEx_PeriphCLKConfig+0x69c>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 800301c:	4b76      	ldr	r3, [pc, #472]	; (80031f8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	4a75      	ldr	r2, [pc, #468]	; (80031f8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003022:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8003026:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003028:	f7fe fcbc 	bl	80019a4 <HAL_GetTick>
 800302c:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800302e:	e008      	b.n	8003042 <HAL_RCCEx_PeriphCLKConfig+0x516>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8003030:	f7fe fcb8 	bl	80019a4 <HAL_GetTick>
 8003034:	4602      	mov	r2, r0
 8003036:	697b      	ldr	r3, [r7, #20]
 8003038:	1ad3      	subs	r3, r2, r3
 800303a:	2b64      	cmp	r3, #100	; 0x64
 800303c:	d901      	bls.n	8003042 <HAL_RCCEx_PeriphCLKConfig+0x516>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800303e:	2303      	movs	r3, #3
 8003040:	e195      	b.n	800336e <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8003042:	4b6d      	ldr	r3, [pc, #436]	; (80031f8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003044:	681b      	ldr	r3, [r3, #0]
 8003046:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800304a:	2b00      	cmp	r3, #0
 800304c:	d1f0      	bne.n	8003030 <HAL_RCCEx_PeriphCLKConfig+0x504>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	681b      	ldr	r3, [r3, #0]
 8003052:	f003 0301 	and.w	r3, r3, #1
 8003056:	2b00      	cmp	r3, #0
 8003058:	d021      	beq.n	800309e <HAL_RCCEx_PeriphCLKConfig+0x572>
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800305e:	2b00      	cmp	r3, #0
 8003060:	d11d      	bne.n	800309e <HAL_RCCEx_PeriphCLKConfig+0x572>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8003062:	4b65      	ldr	r3, [pc, #404]	; (80031f8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003064:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003068:	0c1b      	lsrs	r3, r3, #16
 800306a:	f003 0303 	and.w	r3, r3, #3
 800306e:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8003070:	4b61      	ldr	r3, [pc, #388]	; (80031f8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003072:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003076:	0e1b      	lsrs	r3, r3, #24
 8003078:	f003 030f 	and.w	r3, r3, #15
 800307c:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	685b      	ldr	r3, [r3, #4]
 8003082:	019a      	lsls	r2, r3, #6
 8003084:	693b      	ldr	r3, [r7, #16]
 8003086:	041b      	lsls	r3, r3, #16
 8003088:	431a      	orrs	r2, r3
 800308a:	68fb      	ldr	r3, [r7, #12]
 800308c:	061b      	lsls	r3, r3, #24
 800308e:	431a      	orrs	r2, r3
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	689b      	ldr	r3, [r3, #8]
 8003094:	071b      	lsls	r3, r3, #28
 8003096:	4958      	ldr	r1, [pc, #352]	; (80031f8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003098:	4313      	orrs	r3, r2
 800309a:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	681b      	ldr	r3, [r3, #0]
 80030a2:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80030a6:	2b00      	cmp	r3, #0
 80030a8:	d004      	beq.n	80030b4 <HAL_RCCEx_PeriphCLKConfig+0x588>
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80030ae:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80030b2:	d00a      	beq.n	80030ca <HAL_RCCEx_PeriphCLKConfig+0x59e>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	681b      	ldr	r3, [r3, #0]
 80030b8:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 80030bc:	2b00      	cmp	r3, #0
 80030be:	d02e      	beq.n	800311e <HAL_RCCEx_PeriphCLKConfig+0x5f2>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030c4:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80030c8:	d129      	bne.n	800311e <HAL_RCCEx_PeriphCLKConfig+0x5f2>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 80030ca:	4b4b      	ldr	r3, [pc, #300]	; (80031f8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80030cc:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80030d0:	0c1b      	lsrs	r3, r3, #16
 80030d2:	f003 0303 	and.w	r3, r3, #3
 80030d6:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80030d8:	4b47      	ldr	r3, [pc, #284]	; (80031f8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80030da:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80030de:	0f1b      	lsrs	r3, r3, #28
 80030e0:	f003 0307 	and.w	r3, r3, #7
 80030e4:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	685b      	ldr	r3, [r3, #4]
 80030ea:	019a      	lsls	r2, r3, #6
 80030ec:	693b      	ldr	r3, [r7, #16]
 80030ee:	041b      	lsls	r3, r3, #16
 80030f0:	431a      	orrs	r2, r3
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	68db      	ldr	r3, [r3, #12]
 80030f6:	061b      	lsls	r3, r3, #24
 80030f8:	431a      	orrs	r2, r3
 80030fa:	68fb      	ldr	r3, [r7, #12]
 80030fc:	071b      	lsls	r3, r3, #28
 80030fe:	493e      	ldr	r1, [pc, #248]	; (80031f8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003100:	4313      	orrs	r3, r2
 8003102:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8003106:	4b3c      	ldr	r3, [pc, #240]	; (80031f8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003108:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800310c:	f023 021f 	bic.w	r2, r3, #31
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003114:	3b01      	subs	r3, #1
 8003116:	4938      	ldr	r1, [pc, #224]	; (80031f8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003118:	4313      	orrs	r3, r2
 800311a:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003126:	2b00      	cmp	r3, #0
 8003128:	d01d      	beq.n	8003166 <HAL_RCCEx_PeriphCLKConfig+0x63a>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 800312a:	4b33      	ldr	r3, [pc, #204]	; (80031f8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800312c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003130:	0e1b      	lsrs	r3, r3, #24
 8003132:	f003 030f 	and.w	r3, r3, #15
 8003136:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8003138:	4b2f      	ldr	r3, [pc, #188]	; (80031f8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800313a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800313e:	0f1b      	lsrs	r3, r3, #28
 8003140:	f003 0307 	and.w	r3, r3, #7
 8003144:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	685b      	ldr	r3, [r3, #4]
 800314a:	019a      	lsls	r2, r3, #6
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	691b      	ldr	r3, [r3, #16]
 8003150:	041b      	lsls	r3, r3, #16
 8003152:	431a      	orrs	r2, r3
 8003154:	693b      	ldr	r3, [r7, #16]
 8003156:	061b      	lsls	r3, r3, #24
 8003158:	431a      	orrs	r2, r3
 800315a:	68fb      	ldr	r3, [r7, #12]
 800315c:	071b      	lsls	r3, r3, #28
 800315e:	4926      	ldr	r1, [pc, #152]	; (80031f8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003160:	4313      	orrs	r3, r2
 8003162:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	681b      	ldr	r3, [r3, #0]
 800316a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800316e:	2b00      	cmp	r3, #0
 8003170:	d011      	beq.n	8003196 <HAL_RCCEx_PeriphCLKConfig+0x66a>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	685b      	ldr	r3, [r3, #4]
 8003176:	019a      	lsls	r2, r3, #6
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	691b      	ldr	r3, [r3, #16]
 800317c:	041b      	lsls	r3, r3, #16
 800317e:	431a      	orrs	r2, r3
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	68db      	ldr	r3, [r3, #12]
 8003184:	061b      	lsls	r3, r3, #24
 8003186:	431a      	orrs	r2, r3
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	689b      	ldr	r3, [r3, #8]
 800318c:	071b      	lsls	r3, r3, #28
 800318e:	491a      	ldr	r1, [pc, #104]	; (80031f8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003190:	4313      	orrs	r3, r2
 8003192:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8003196:	4b18      	ldr	r3, [pc, #96]	; (80031f8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003198:	681b      	ldr	r3, [r3, #0]
 800319a:	4a17      	ldr	r2, [pc, #92]	; (80031f8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800319c:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80031a0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80031a2:	f7fe fbff 	bl	80019a4 <HAL_GetTick>
 80031a6:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80031a8:	e008      	b.n	80031bc <HAL_RCCEx_PeriphCLKConfig+0x690>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80031aa:	f7fe fbfb 	bl	80019a4 <HAL_GetTick>
 80031ae:	4602      	mov	r2, r0
 80031b0:	697b      	ldr	r3, [r7, #20]
 80031b2:	1ad3      	subs	r3, r2, r3
 80031b4:	2b64      	cmp	r3, #100	; 0x64
 80031b6:	d901      	bls.n	80031bc <HAL_RCCEx_PeriphCLKConfig+0x690>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80031b8:	2303      	movs	r3, #3
 80031ba:	e0d8      	b.n	800336e <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80031bc:	4b0e      	ldr	r3, [pc, #56]	; (80031f8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80031c4:	2b00      	cmp	r3, #0
 80031c6:	d0f0      	beq.n	80031aa <HAL_RCCEx_PeriphCLKConfig+0x67e>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 80031c8:	69bb      	ldr	r3, [r7, #24]
 80031ca:	2b01      	cmp	r3, #1
 80031cc:	f040 80ce 	bne.w	800336c <HAL_RCCEx_PeriphCLKConfig+0x840>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 80031d0:	4b09      	ldr	r3, [pc, #36]	; (80031f8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80031d2:	681b      	ldr	r3, [r3, #0]
 80031d4:	4a08      	ldr	r2, [pc, #32]	; (80031f8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80031d6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80031da:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80031dc:	f7fe fbe2 	bl	80019a4 <HAL_GetTick>
 80031e0:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80031e2:	e00b      	b.n	80031fc <HAL_RCCEx_PeriphCLKConfig+0x6d0>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 80031e4:	f7fe fbde 	bl	80019a4 <HAL_GetTick>
 80031e8:	4602      	mov	r2, r0
 80031ea:	697b      	ldr	r3, [r7, #20]
 80031ec:	1ad3      	subs	r3, r2, r3
 80031ee:	2b64      	cmp	r3, #100	; 0x64
 80031f0:	d904      	bls.n	80031fc <HAL_RCCEx_PeriphCLKConfig+0x6d0>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80031f2:	2303      	movs	r3, #3
 80031f4:	e0bb      	b.n	800336e <HAL_RCCEx_PeriphCLKConfig+0x842>
 80031f6:	bf00      	nop
 80031f8:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80031fc:	4b5e      	ldr	r3, [pc, #376]	; (8003378 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003204:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003208:	d0ec      	beq.n	80031e4 <HAL_RCCEx_PeriphCLKConfig+0x6b8>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	681b      	ldr	r3, [r3, #0]
 800320e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003212:	2b00      	cmp	r3, #0
 8003214:	d003      	beq.n	800321e <HAL_RCCEx_PeriphCLKConfig+0x6f2>
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800321a:	2b00      	cmp	r3, #0
 800321c:	d009      	beq.n	8003232 <HAL_RCCEx_PeriphCLKConfig+0x706>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	681b      	ldr	r3, [r3, #0]
 8003222:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8003226:	2b00      	cmp	r3, #0
 8003228:	d02e      	beq.n	8003288 <HAL_RCCEx_PeriphCLKConfig+0x75c>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800322e:	2b00      	cmp	r3, #0
 8003230:	d12a      	bne.n	8003288 <HAL_RCCEx_PeriphCLKConfig+0x75c>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8003232:	4b51      	ldr	r3, [pc, #324]	; (8003378 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003234:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003238:	0c1b      	lsrs	r3, r3, #16
 800323a:	f003 0303 	and.w	r3, r3, #3
 800323e:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8003240:	4b4d      	ldr	r3, [pc, #308]	; (8003378 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003242:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003246:	0f1b      	lsrs	r3, r3, #28
 8003248:	f003 0307 	and.w	r3, r3, #7
 800324c:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	695b      	ldr	r3, [r3, #20]
 8003252:	019a      	lsls	r2, r3, #6
 8003254:	693b      	ldr	r3, [r7, #16]
 8003256:	041b      	lsls	r3, r3, #16
 8003258:	431a      	orrs	r2, r3
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	699b      	ldr	r3, [r3, #24]
 800325e:	061b      	lsls	r3, r3, #24
 8003260:	431a      	orrs	r2, r3
 8003262:	68fb      	ldr	r3, [r7, #12]
 8003264:	071b      	lsls	r3, r3, #28
 8003266:	4944      	ldr	r1, [pc, #272]	; (8003378 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003268:	4313      	orrs	r3, r2
 800326a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 800326e:	4b42      	ldr	r3, [pc, #264]	; (8003378 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003270:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003274:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800327c:	3b01      	subs	r3, #1
 800327e:	021b      	lsls	r3, r3, #8
 8003280:	493d      	ldr	r1, [pc, #244]	; (8003378 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003282:	4313      	orrs	r3, r2
 8003284:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	681b      	ldr	r3, [r3, #0]
 800328c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003290:	2b00      	cmp	r3, #0
 8003292:	d022      	beq.n	80032da <HAL_RCCEx_PeriphCLKConfig+0x7ae>
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003298:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800329c:	d11d      	bne.n	80032da <HAL_RCCEx_PeriphCLKConfig+0x7ae>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800329e:	4b36      	ldr	r3, [pc, #216]	; (8003378 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80032a0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80032a4:	0e1b      	lsrs	r3, r3, #24
 80032a6:	f003 030f 	and.w	r3, r3, #15
 80032aa:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 80032ac:	4b32      	ldr	r3, [pc, #200]	; (8003378 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80032ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80032b2:	0f1b      	lsrs	r3, r3, #28
 80032b4:	f003 0307 	and.w	r3, r3, #7
 80032b8:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	695b      	ldr	r3, [r3, #20]
 80032be:	019a      	lsls	r2, r3, #6
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	6a1b      	ldr	r3, [r3, #32]
 80032c4:	041b      	lsls	r3, r3, #16
 80032c6:	431a      	orrs	r2, r3
 80032c8:	693b      	ldr	r3, [r7, #16]
 80032ca:	061b      	lsls	r3, r3, #24
 80032cc:	431a      	orrs	r2, r3
 80032ce:	68fb      	ldr	r3, [r7, #12]
 80032d0:	071b      	lsls	r3, r3, #28
 80032d2:	4929      	ldr	r1, [pc, #164]	; (8003378 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80032d4:	4313      	orrs	r3, r2
 80032d6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	681b      	ldr	r3, [r3, #0]
 80032de:	f003 0308 	and.w	r3, r3, #8
 80032e2:	2b00      	cmp	r3, #0
 80032e4:	d028      	beq.n	8003338 <HAL_RCCEx_PeriphCLKConfig+0x80c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 80032e6:	4b24      	ldr	r3, [pc, #144]	; (8003378 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80032e8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80032ec:	0e1b      	lsrs	r3, r3, #24
 80032ee:	f003 030f 	and.w	r3, r3, #15
 80032f2:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 80032f4:	4b20      	ldr	r3, [pc, #128]	; (8003378 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80032f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80032fa:	0c1b      	lsrs	r3, r3, #16
 80032fc:	f003 0303 	and.w	r3, r3, #3
 8003300:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	695b      	ldr	r3, [r3, #20]
 8003306:	019a      	lsls	r2, r3, #6
 8003308:	68fb      	ldr	r3, [r7, #12]
 800330a:	041b      	lsls	r3, r3, #16
 800330c:	431a      	orrs	r2, r3
 800330e:	693b      	ldr	r3, [r7, #16]
 8003310:	061b      	lsls	r3, r3, #24
 8003312:	431a      	orrs	r2, r3
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	69db      	ldr	r3, [r3, #28]
 8003318:	071b      	lsls	r3, r3, #28
 800331a:	4917      	ldr	r1, [pc, #92]	; (8003378 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800331c:	4313      	orrs	r3, r2
 800331e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8003322:	4b15      	ldr	r3, [pc, #84]	; (8003378 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003324:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003328:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003330:	4911      	ldr	r1, [pc, #68]	; (8003378 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003332:	4313      	orrs	r3, r2
 8003334:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8003338:	4b0f      	ldr	r3, [pc, #60]	; (8003378 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800333a:	681b      	ldr	r3, [r3, #0]
 800333c:	4a0e      	ldr	r2, [pc, #56]	; (8003378 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800333e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003342:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003344:	f7fe fb2e 	bl	80019a4 <HAL_GetTick>
 8003348:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800334a:	e008      	b.n	800335e <HAL_RCCEx_PeriphCLKConfig+0x832>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 800334c:	f7fe fb2a 	bl	80019a4 <HAL_GetTick>
 8003350:	4602      	mov	r2, r0
 8003352:	697b      	ldr	r3, [r7, #20]
 8003354:	1ad3      	subs	r3, r2, r3
 8003356:	2b64      	cmp	r3, #100	; 0x64
 8003358:	d901      	bls.n	800335e <HAL_RCCEx_PeriphCLKConfig+0x832>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800335a:	2303      	movs	r3, #3
 800335c:	e007      	b.n	800336e <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800335e:	4b06      	ldr	r3, [pc, #24]	; (8003378 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003366:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800336a:	d1ef      	bne.n	800334c <HAL_RCCEx_PeriphCLKConfig+0x820>
      }
    }
  }
  return HAL_OK;
 800336c:	2300      	movs	r3, #0
}
 800336e:	4618      	mov	r0, r3
 8003370:	3720      	adds	r7, #32
 8003372:	46bd      	mov	sp, r7
 8003374:	bd80      	pop	{r7, pc}
 8003376:	bf00      	nop
 8003378:	40023800 	.word	0x40023800

0800337c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800337c:	b580      	push	{r7, lr}
 800337e:	b082      	sub	sp, #8
 8003380:	af00      	add	r7, sp, #0
 8003382:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	2b00      	cmp	r3, #0
 8003388:	d101      	bne.n	800338e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800338a:	2301      	movs	r3, #1
 800338c:	e040      	b.n	8003410 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003392:	2b00      	cmp	r3, #0
 8003394:	d106      	bne.n	80033a4 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	2200      	movs	r2, #0
 800339a:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800339e:	6878      	ldr	r0, [r7, #4]
 80033a0:	f7fe f9a2 	bl	80016e8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	2224      	movs	r2, #36	; 0x24
 80033a8:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	681b      	ldr	r3, [r3, #0]
 80033ae:	681a      	ldr	r2, [r3, #0]
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	681b      	ldr	r3, [r3, #0]
 80033b4:	f022 0201 	bic.w	r2, r2, #1
 80033b8:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80033ba:	6878      	ldr	r0, [r7, #4]
 80033bc:	f000 fbd6 	bl	8003b6c <UART_SetConfig>
 80033c0:	4603      	mov	r3, r0
 80033c2:	2b01      	cmp	r3, #1
 80033c4:	d101      	bne.n	80033ca <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 80033c6:	2301      	movs	r3, #1
 80033c8:	e022      	b.n	8003410 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80033ce:	2b00      	cmp	r3, #0
 80033d0:	d002      	beq.n	80033d8 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 80033d2:	6878      	ldr	r0, [r7, #4]
 80033d4:	f000 fe2e 	bl	8004034 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	681b      	ldr	r3, [r3, #0]
 80033dc:	685a      	ldr	r2, [r3, #4]
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	681b      	ldr	r3, [r3, #0]
 80033e2:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80033e6:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	681b      	ldr	r3, [r3, #0]
 80033ec:	689a      	ldr	r2, [r3, #8]
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	681b      	ldr	r3, [r3, #0]
 80033f2:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80033f6:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	681a      	ldr	r2, [r3, #0]
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	681b      	ldr	r3, [r3, #0]
 8003402:	f042 0201 	orr.w	r2, r2, #1
 8003406:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8003408:	6878      	ldr	r0, [r7, #4]
 800340a:	f000 feb5 	bl	8004178 <UART_CheckIdleState>
 800340e:	4603      	mov	r3, r0
}
 8003410:	4618      	mov	r0, r3
 8003412:	3708      	adds	r7, #8
 8003414:	46bd      	mov	sp, r7
 8003416:	bd80      	pop	{r7, pc}

08003418 <HAL_UART_Transmit_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8003418:	b480      	push	{r7}
 800341a:	b08b      	sub	sp, #44	; 0x2c
 800341c:	af00      	add	r7, sp, #0
 800341e:	60f8      	str	r0, [r7, #12]
 8003420:	60b9      	str	r1, [r7, #8]
 8003422:	4613      	mov	r3, r2
 8003424:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003426:	68fb      	ldr	r3, [r7, #12]
 8003428:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800342a:	2b20      	cmp	r3, #32
 800342c:	d147      	bne.n	80034be <HAL_UART_Transmit_IT+0xa6>
  {
    if ((pData == NULL) || (Size == 0U))
 800342e:	68bb      	ldr	r3, [r7, #8]
 8003430:	2b00      	cmp	r3, #0
 8003432:	d002      	beq.n	800343a <HAL_UART_Transmit_IT+0x22>
 8003434:	88fb      	ldrh	r3, [r7, #6]
 8003436:	2b00      	cmp	r3, #0
 8003438:	d101      	bne.n	800343e <HAL_UART_Transmit_IT+0x26>
    {
      return HAL_ERROR;
 800343a:	2301      	movs	r3, #1
 800343c:	e040      	b.n	80034c0 <HAL_UART_Transmit_IT+0xa8>
    }

    huart->pTxBuffPtr  = pData;
 800343e:	68fb      	ldr	r3, [r7, #12]
 8003440:	68ba      	ldr	r2, [r7, #8]
 8003442:	64da      	str	r2, [r3, #76]	; 0x4c
    huart->TxXferSize  = Size;
 8003444:	68fb      	ldr	r3, [r7, #12]
 8003446:	88fa      	ldrh	r2, [r7, #6]
 8003448:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 800344c:	68fb      	ldr	r3, [r7, #12]
 800344e:	88fa      	ldrh	r2, [r7, #6]
 8003450:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    huart->TxISR       = NULL;
 8003454:	68fb      	ldr	r3, [r7, #12]
 8003456:	2200      	movs	r2, #0
 8003458:	66da      	str	r2, [r3, #108]	; 0x6c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800345a:	68fb      	ldr	r3, [r7, #12]
 800345c:	2200      	movs	r2, #0
 800345e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003462:	68fb      	ldr	r3, [r7, #12]
 8003464:	2221      	movs	r2, #33	; 0x21
 8003466:	67da      	str	r2, [r3, #124]	; 0x7c

    /* Set the Tx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003468:	68fb      	ldr	r3, [r7, #12]
 800346a:	689b      	ldr	r3, [r3, #8]
 800346c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003470:	d107      	bne.n	8003482 <HAL_UART_Transmit_IT+0x6a>
 8003472:	68fb      	ldr	r3, [r7, #12]
 8003474:	691b      	ldr	r3, [r3, #16]
 8003476:	2b00      	cmp	r3, #0
 8003478:	d103      	bne.n	8003482 <HAL_UART_Transmit_IT+0x6a>
    {
      huart->TxISR = UART_TxISR_16BIT;
 800347a:	68fb      	ldr	r3, [r7, #12]
 800347c:	4a13      	ldr	r2, [pc, #76]	; (80034cc <HAL_UART_Transmit_IT+0xb4>)
 800347e:	66da      	str	r2, [r3, #108]	; 0x6c
 8003480:	e002      	b.n	8003488 <HAL_UART_Transmit_IT+0x70>
    }
    else
    {
      huart->TxISR = UART_TxISR_8BIT;
 8003482:	68fb      	ldr	r3, [r7, #12]
 8003484:	4a12      	ldr	r2, [pc, #72]	; (80034d0 <HAL_UART_Transmit_IT+0xb8>)
 8003486:	66da      	str	r2, [r3, #108]	; 0x6c
    }

    /* Enable the Transmit Data Register Empty interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 8003488:	68fb      	ldr	r3, [r7, #12]
 800348a:	681b      	ldr	r3, [r3, #0]
 800348c:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800348e:	697b      	ldr	r3, [r7, #20]
 8003490:	e853 3f00 	ldrex	r3, [r3]
 8003494:	613b      	str	r3, [r7, #16]
   return(result);
 8003496:	693b      	ldr	r3, [r7, #16]
 8003498:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800349c:	627b      	str	r3, [r7, #36]	; 0x24
 800349e:	68fb      	ldr	r3, [r7, #12]
 80034a0:	681b      	ldr	r3, [r3, #0]
 80034a2:	461a      	mov	r2, r3
 80034a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80034a6:	623b      	str	r3, [r7, #32]
 80034a8:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80034aa:	69f9      	ldr	r1, [r7, #28]
 80034ac:	6a3a      	ldr	r2, [r7, #32]
 80034ae:	e841 2300 	strex	r3, r2, [r1]
 80034b2:	61bb      	str	r3, [r7, #24]
   return(result);
 80034b4:	69bb      	ldr	r3, [r7, #24]
 80034b6:	2b00      	cmp	r3, #0
 80034b8:	d1e6      	bne.n	8003488 <HAL_UART_Transmit_IT+0x70>

    return HAL_OK;
 80034ba:	2300      	movs	r3, #0
 80034bc:	e000      	b.n	80034c0 <HAL_UART_Transmit_IT+0xa8>
  }
  else
  {
    return HAL_BUSY;
 80034be:	2302      	movs	r3, #2
  }
}
 80034c0:	4618      	mov	r0, r3
 80034c2:	372c      	adds	r7, #44	; 0x2c
 80034c4:	46bd      	mov	sp, r7
 80034c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034ca:	4770      	bx	lr
 80034cc:	080046d7 	.word	0x080046d7
 80034d0:	08004621 	.word	0x08004621

080034d4 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80034d4:	b580      	push	{r7, lr}
 80034d6:	b08a      	sub	sp, #40	; 0x28
 80034d8:	af00      	add	r7, sp, #0
 80034da:	60f8      	str	r0, [r7, #12]
 80034dc:	60b9      	str	r1, [r7, #8]
 80034de:	4613      	mov	r3, r2
 80034e0:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80034e2:	68fb      	ldr	r3, [r7, #12]
 80034e4:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80034e8:	2b20      	cmp	r3, #32
 80034ea:	d132      	bne.n	8003552 <HAL_UART_Receive_IT+0x7e>
  {
    if ((pData == NULL) || (Size == 0U))
 80034ec:	68bb      	ldr	r3, [r7, #8]
 80034ee:	2b00      	cmp	r3, #0
 80034f0:	d002      	beq.n	80034f8 <HAL_UART_Receive_IT+0x24>
 80034f2:	88fb      	ldrh	r3, [r7, #6]
 80034f4:	2b00      	cmp	r3, #0
 80034f6:	d101      	bne.n	80034fc <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 80034f8:	2301      	movs	r3, #1
 80034fa:	e02b      	b.n	8003554 <HAL_UART_Receive_IT+0x80>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80034fc:	68fb      	ldr	r3, [r7, #12]
 80034fe:	2200      	movs	r2, #0
 8003500:	661a      	str	r2, [r3, #96]	; 0x60

    /* Check that USART RTOEN bit is set */
    if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8003502:	68fb      	ldr	r3, [r7, #12]
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	685b      	ldr	r3, [r3, #4]
 8003508:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800350c:	2b00      	cmp	r3, #0
 800350e:	d018      	beq.n	8003542 <HAL_UART_Receive_IT+0x6e>
    {
      /* Enable the UART Receiver Timeout Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8003510:	68fb      	ldr	r3, [r7, #12]
 8003512:	681b      	ldr	r3, [r3, #0]
 8003514:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003516:	697b      	ldr	r3, [r7, #20]
 8003518:	e853 3f00 	ldrex	r3, [r3]
 800351c:	613b      	str	r3, [r7, #16]
   return(result);
 800351e:	693b      	ldr	r3, [r7, #16]
 8003520:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8003524:	627b      	str	r3, [r7, #36]	; 0x24
 8003526:	68fb      	ldr	r3, [r7, #12]
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	461a      	mov	r2, r3
 800352c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800352e:	623b      	str	r3, [r7, #32]
 8003530:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003532:	69f9      	ldr	r1, [r7, #28]
 8003534:	6a3a      	ldr	r2, [r7, #32]
 8003536:	e841 2300 	strex	r3, r2, [r1]
 800353a:	61bb      	str	r3, [r7, #24]
   return(result);
 800353c:	69bb      	ldr	r3, [r7, #24]
 800353e:	2b00      	cmp	r3, #0
 8003540:	d1e6      	bne.n	8003510 <HAL_UART_Receive_IT+0x3c>
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 8003542:	88fb      	ldrh	r3, [r7, #6]
 8003544:	461a      	mov	r2, r3
 8003546:	68b9      	ldr	r1, [r7, #8]
 8003548:	68f8      	ldr	r0, [r7, #12]
 800354a:	f000 ff29 	bl	80043a0 <UART_Start_Receive_IT>
 800354e:	4603      	mov	r3, r0
 8003550:	e000      	b.n	8003554 <HAL_UART_Receive_IT+0x80>
  }
  else
  {
    return HAL_BUSY;
 8003552:	2302      	movs	r3, #2
  }
}
 8003554:	4618      	mov	r0, r3
 8003556:	3728      	adds	r7, #40	; 0x28
 8003558:	46bd      	mov	sp, r7
 800355a:	bd80      	pop	{r7, pc}

0800355c <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800355c:	b580      	push	{r7, lr}
 800355e:	b0ba      	sub	sp, #232	; 0xe8
 8003560:	af00      	add	r7, sp, #0
 8003562:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	681b      	ldr	r3, [r3, #0]
 8003568:	69db      	ldr	r3, [r3, #28]
 800356a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	681b      	ldr	r3, [r3, #0]
 8003572:	681b      	ldr	r3, [r3, #0]
 8003574:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	681b      	ldr	r3, [r3, #0]
 800357c:	689b      	ldr	r3, [r3, #8]
 800357e:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8003582:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 8003586:	f640 030f 	movw	r3, #2063	; 0x80f
 800358a:	4013      	ands	r3, r2
 800358c:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 8003590:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8003594:	2b00      	cmp	r3, #0
 8003596:	d115      	bne.n	80035c4 <HAL_UART_IRQHandler+0x68>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8003598:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800359c:	f003 0320 	and.w	r3, r3, #32
 80035a0:	2b00      	cmp	r3, #0
 80035a2:	d00f      	beq.n	80035c4 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80035a4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80035a8:	f003 0320 	and.w	r3, r3, #32
 80035ac:	2b00      	cmp	r3, #0
 80035ae:	d009      	beq.n	80035c4 <HAL_UART_IRQHandler+0x68>
    {
      if (huart->RxISR != NULL)
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80035b4:	2b00      	cmp	r3, #0
 80035b6:	f000 82ac 	beq.w	8003b12 <HAL_UART_IRQHandler+0x5b6>
      {
        huart->RxISR(huart);
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80035be:	6878      	ldr	r0, [r7, #4]
 80035c0:	4798      	blx	r3
      }
      return;
 80035c2:	e2a6      	b.n	8003b12 <HAL_UART_IRQHandler+0x5b6>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 80035c4:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80035c8:	2b00      	cmp	r3, #0
 80035ca:	f000 8117 	beq.w	80037fc <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 80035ce:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80035d2:	f003 0301 	and.w	r3, r3, #1
 80035d6:	2b00      	cmp	r3, #0
 80035d8:	d106      	bne.n	80035e8 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 80035da:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 80035de:	4b85      	ldr	r3, [pc, #532]	; (80037f4 <HAL_UART_IRQHandler+0x298>)
 80035e0:	4013      	ands	r3, r2
 80035e2:	2b00      	cmp	r3, #0
 80035e4:	f000 810a 	beq.w	80037fc <HAL_UART_IRQHandler+0x2a0>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80035e8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80035ec:	f003 0301 	and.w	r3, r3, #1
 80035f0:	2b00      	cmp	r3, #0
 80035f2:	d011      	beq.n	8003618 <HAL_UART_IRQHandler+0xbc>
 80035f4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80035f8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80035fc:	2b00      	cmp	r3, #0
 80035fe:	d00b      	beq.n	8003618 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	2201      	movs	r2, #1
 8003606:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800360e:	f043 0201 	orr.w	r2, r3, #1
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8003618:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800361c:	f003 0302 	and.w	r3, r3, #2
 8003620:	2b00      	cmp	r3, #0
 8003622:	d011      	beq.n	8003648 <HAL_UART_IRQHandler+0xec>
 8003624:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8003628:	f003 0301 	and.w	r3, r3, #1
 800362c:	2b00      	cmp	r3, #0
 800362e:	d00b      	beq.n	8003648 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	681b      	ldr	r3, [r3, #0]
 8003634:	2202      	movs	r2, #2
 8003636:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800363e:	f043 0204 	orr.w	r2, r3, #4
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8003648:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800364c:	f003 0304 	and.w	r3, r3, #4
 8003650:	2b00      	cmp	r3, #0
 8003652:	d011      	beq.n	8003678 <HAL_UART_IRQHandler+0x11c>
 8003654:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8003658:	f003 0301 	and.w	r3, r3, #1
 800365c:	2b00      	cmp	r3, #0
 800365e:	d00b      	beq.n	8003678 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	681b      	ldr	r3, [r3, #0]
 8003664:	2204      	movs	r2, #4
 8003666:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800366e:	f043 0202 	orr.w	r2, r3, #2
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8003678:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800367c:	f003 0308 	and.w	r3, r3, #8
 8003680:	2b00      	cmp	r3, #0
 8003682:	d017      	beq.n	80036b4 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8003684:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003688:	f003 0320 	and.w	r3, r3, #32
 800368c:	2b00      	cmp	r3, #0
 800368e:	d105      	bne.n	800369c <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8003690:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8003694:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8003698:	2b00      	cmp	r3, #0
 800369a:	d00b      	beq.n	80036b4 <HAL_UART_IRQHandler+0x158>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	681b      	ldr	r3, [r3, #0]
 80036a0:	2208      	movs	r2, #8
 80036a2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80036aa:	f043 0208 	orr.w	r2, r3, #8
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 80036b4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80036b8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80036bc:	2b00      	cmp	r3, #0
 80036be:	d012      	beq.n	80036e6 <HAL_UART_IRQHandler+0x18a>
 80036c0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80036c4:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80036c8:	2b00      	cmp	r3, #0
 80036ca:	d00c      	beq.n	80036e6 <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	681b      	ldr	r3, [r3, #0]
 80036d0:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80036d4:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80036dc:	f043 0220 	orr.w	r2, r3, #32
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80036ec:	2b00      	cmp	r3, #0
 80036ee:	f000 8212 	beq.w	8003b16 <HAL_UART_IRQHandler+0x5ba>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 80036f2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80036f6:	f003 0320 	and.w	r3, r3, #32
 80036fa:	2b00      	cmp	r3, #0
 80036fc:	d00d      	beq.n	800371a <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80036fe:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003702:	f003 0320 	and.w	r3, r3, #32
 8003706:	2b00      	cmp	r3, #0
 8003708:	d007      	beq.n	800371a <HAL_UART_IRQHandler+0x1be>
      {
        if (huart->RxISR != NULL)
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800370e:	2b00      	cmp	r3, #0
 8003710:	d003      	beq.n	800371a <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003716:	6878      	ldr	r0, [r7, #4]
 8003718:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003720:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	689b      	ldr	r3, [r3, #8]
 800372a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800372e:	2b40      	cmp	r3, #64	; 0x40
 8003730:	d005      	beq.n	800373e <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8003732:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8003736:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800373a:	2b00      	cmp	r3, #0
 800373c:	d04f      	beq.n	80037de <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800373e:	6878      	ldr	r0, [r7, #4]
 8003740:	f000 fef4 	bl	800452c <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	681b      	ldr	r3, [r3, #0]
 8003748:	689b      	ldr	r3, [r3, #8]
 800374a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800374e:	2b40      	cmp	r3, #64	; 0x40
 8003750:	d141      	bne.n	80037d6 <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	681b      	ldr	r3, [r3, #0]
 8003756:	3308      	adds	r3, #8
 8003758:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800375c:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8003760:	e853 3f00 	ldrex	r3, [r3]
 8003764:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8003768:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800376c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003770:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	681b      	ldr	r3, [r3, #0]
 8003778:	3308      	adds	r3, #8
 800377a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 800377e:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8003782:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003786:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 800378a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800378e:	e841 2300 	strex	r3, r2, [r1]
 8003792:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8003796:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800379a:	2b00      	cmp	r3, #0
 800379c:	d1d9      	bne.n	8003752 <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80037a2:	2b00      	cmp	r3, #0
 80037a4:	d013      	beq.n	80037ce <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80037aa:	4a13      	ldr	r2, [pc, #76]	; (80037f8 <HAL_UART_IRQHandler+0x29c>)
 80037ac:	651a      	str	r2, [r3, #80]	; 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80037b2:	4618      	mov	r0, r3
 80037b4:	f7fe fb24 	bl	8001e00 <HAL_DMA_Abort_IT>
 80037b8:	4603      	mov	r3, r0
 80037ba:	2b00      	cmp	r3, #0
 80037bc:	d017      	beq.n	80037ee <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80037c2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80037c4:	687a      	ldr	r2, [r7, #4]
 80037c6:	6f52      	ldr	r2, [r2, #116]	; 0x74
 80037c8:	4610      	mov	r0, r2
 80037ca:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80037cc:	e00f      	b.n	80037ee <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80037ce:	6878      	ldr	r0, [r7, #4]
 80037d0:	f000 f9ac 	bl	8003b2c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80037d4:	e00b      	b.n	80037ee <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80037d6:	6878      	ldr	r0, [r7, #4]
 80037d8:	f000 f9a8 	bl	8003b2c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80037dc:	e007      	b.n	80037ee <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80037de:	6878      	ldr	r0, [r7, #4]
 80037e0:	f000 f9a4 	bl	8003b2c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	2200      	movs	r2, #0
 80037e8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      }
    }
    return;
 80037ec:	e193      	b.n	8003b16 <HAL_UART_IRQHandler+0x5ba>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80037ee:	bf00      	nop
    return;
 80037f0:	e191      	b.n	8003b16 <HAL_UART_IRQHandler+0x5ba>
 80037f2:	bf00      	nop
 80037f4:	04000120 	.word	0x04000120
 80037f8:	080045f5 	.word	0x080045f5

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003800:	2b01      	cmp	r3, #1
 8003802:	f040 814c 	bne.w	8003a9e <HAL_UART_IRQHandler+0x542>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8003806:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800380a:	f003 0310 	and.w	r3, r3, #16
 800380e:	2b00      	cmp	r3, #0
 8003810:	f000 8145 	beq.w	8003a9e <HAL_UART_IRQHandler+0x542>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8003814:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003818:	f003 0310 	and.w	r3, r3, #16
 800381c:	2b00      	cmp	r3, #0
 800381e:	f000 813e 	beq.w	8003a9e <HAL_UART_IRQHandler+0x542>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	681b      	ldr	r3, [r3, #0]
 8003826:	2210      	movs	r2, #16
 8003828:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	689b      	ldr	r3, [r3, #8]
 8003830:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003834:	2b40      	cmp	r3, #64	; 0x40
 8003836:	f040 80b6 	bne.w	80039a6 <HAL_UART_IRQHandler+0x44a>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800383e:	681b      	ldr	r3, [r3, #0]
 8003840:	685b      	ldr	r3, [r3, #4]
 8003842:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8003846:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 800384a:	2b00      	cmp	r3, #0
 800384c:	f000 8165 	beq.w	8003b1a <HAL_UART_IRQHandler+0x5be>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8003856:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800385a:	429a      	cmp	r2, r3
 800385c:	f080 815d 	bcs.w	8003b1a <HAL_UART_IRQHandler+0x5be>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8003866:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800386e:	69db      	ldr	r3, [r3, #28]
 8003870:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003874:	f000 8086 	beq.w	8003984 <HAL_UART_IRQHandler+0x428>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003880:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8003884:	e853 3f00 	ldrex	r3, [r3]
 8003888:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 800388c:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8003890:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003894:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	681b      	ldr	r3, [r3, #0]
 800389c:	461a      	mov	r2, r3
 800389e:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 80038a2:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 80038a6:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80038aa:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 80038ae:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 80038b2:	e841 2300 	strex	r3, r2, [r1]
 80038b6:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 80038ba:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80038be:	2b00      	cmp	r3, #0
 80038c0:	d1da      	bne.n	8003878 <HAL_UART_IRQHandler+0x31c>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	681b      	ldr	r3, [r3, #0]
 80038c6:	3308      	adds	r3, #8
 80038c8:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80038ca:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80038cc:	e853 3f00 	ldrex	r3, [r3]
 80038d0:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 80038d2:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80038d4:	f023 0301 	bic.w	r3, r3, #1
 80038d8:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	681b      	ldr	r3, [r3, #0]
 80038e0:	3308      	adds	r3, #8
 80038e2:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 80038e6:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 80038ea:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80038ec:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 80038ee:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 80038f2:	e841 2300 	strex	r3, r2, [r1]
 80038f6:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 80038f8:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80038fa:	2b00      	cmp	r3, #0
 80038fc:	d1e1      	bne.n	80038c2 <HAL_UART_IRQHandler+0x366>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	681b      	ldr	r3, [r3, #0]
 8003902:	3308      	adds	r3, #8
 8003904:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003906:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8003908:	e853 3f00 	ldrex	r3, [r3]
 800390c:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 800390e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003910:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003914:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	681b      	ldr	r3, [r3, #0]
 800391c:	3308      	adds	r3, #8
 800391e:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8003922:	66fa      	str	r2, [r7, #108]	; 0x6c
 8003924:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003926:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8003928:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800392a:	e841 2300 	strex	r3, r2, [r1]
 800392e:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8003930:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8003932:	2b00      	cmp	r3, #0
 8003934:	d1e3      	bne.n	80038fe <HAL_UART_IRQHandler+0x3a2>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	2220      	movs	r2, #32
 800393a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	2200      	movs	r2, #0
 8003942:	661a      	str	r2, [r3, #96]	; 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	681b      	ldr	r3, [r3, #0]
 8003948:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800394a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800394c:	e853 3f00 	ldrex	r3, [r3]
 8003950:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8003952:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003954:	f023 0310 	bic.w	r3, r3, #16
 8003958:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	681b      	ldr	r3, [r3, #0]
 8003960:	461a      	mov	r2, r3
 8003962:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8003966:	65bb      	str	r3, [r7, #88]	; 0x58
 8003968:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800396a:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800396c:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800396e:	e841 2300 	strex	r3, r2, [r1]
 8003972:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8003974:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003976:	2b00      	cmp	r3, #0
 8003978:	d1e4      	bne.n	8003944 <HAL_UART_IRQHandler+0x3e8>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800397e:	4618      	mov	r0, r3
 8003980:	f7fe f9ce 	bl	8001d20 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	2202      	movs	r2, #2
 8003988:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8003996:	b29b      	uxth	r3, r3
 8003998:	1ad3      	subs	r3, r2, r3
 800399a:	b29b      	uxth	r3, r3
 800399c:	4619      	mov	r1, r3
 800399e:	6878      	ldr	r0, [r7, #4]
 80039a0:	f000 f8ce 	bl	8003b40 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80039a4:	e0b9      	b.n	8003b1a <HAL_UART_IRQHandler+0x5be>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80039b2:	b29b      	uxth	r3, r3
 80039b4:	1ad3      	subs	r3, r2, r3
 80039b6:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80039c0:	b29b      	uxth	r3, r3
 80039c2:	2b00      	cmp	r3, #0
 80039c4:	f000 80ab 	beq.w	8003b1e <HAL_UART_IRQHandler+0x5c2>
          && (nb_rx_data > 0U))
 80039c8:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80039cc:	2b00      	cmp	r3, #0
 80039ce:	f000 80a6 	beq.w	8003b1e <HAL_UART_IRQHandler+0x5c2>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	681b      	ldr	r3, [r3, #0]
 80039d6:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80039d8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80039da:	e853 3f00 	ldrex	r3, [r3]
 80039de:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80039e0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80039e2:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80039e6:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	681b      	ldr	r3, [r3, #0]
 80039ee:	461a      	mov	r2, r3
 80039f0:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 80039f4:	647b      	str	r3, [r7, #68]	; 0x44
 80039f6:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80039f8:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80039fa:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80039fc:	e841 2300 	strex	r3, r2, [r1]
 8003a00:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8003a02:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003a04:	2b00      	cmp	r3, #0
 8003a06:	d1e4      	bne.n	80039d2 <HAL_UART_IRQHandler+0x476>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	681b      	ldr	r3, [r3, #0]
 8003a0c:	3308      	adds	r3, #8
 8003a0e:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003a10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a12:	e853 3f00 	ldrex	r3, [r3]
 8003a16:	623b      	str	r3, [r7, #32]
   return(result);
 8003a18:	6a3b      	ldr	r3, [r7, #32]
 8003a1a:	f023 0301 	bic.w	r3, r3, #1
 8003a1e:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	681b      	ldr	r3, [r3, #0]
 8003a26:	3308      	adds	r3, #8
 8003a28:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8003a2c:	633a      	str	r2, [r7, #48]	; 0x30
 8003a2e:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003a30:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8003a32:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003a34:	e841 2300 	strex	r3, r2, [r1]
 8003a38:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8003a3a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003a3c:	2b00      	cmp	r3, #0
 8003a3e:	d1e3      	bne.n	8003a08 <HAL_UART_IRQHandler+0x4ac>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	2220      	movs	r2, #32
 8003a44:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	2200      	movs	r2, #0
 8003a4c:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	2200      	movs	r2, #0
 8003a52:	669a      	str	r2, [r3, #104]	; 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	681b      	ldr	r3, [r3, #0]
 8003a58:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003a5a:	693b      	ldr	r3, [r7, #16]
 8003a5c:	e853 3f00 	ldrex	r3, [r3]
 8003a60:	60fb      	str	r3, [r7, #12]
   return(result);
 8003a62:	68fb      	ldr	r3, [r7, #12]
 8003a64:	f023 0310 	bic.w	r3, r3, #16
 8003a68:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	681b      	ldr	r3, [r3, #0]
 8003a70:	461a      	mov	r2, r3
 8003a72:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8003a76:	61fb      	str	r3, [r7, #28]
 8003a78:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003a7a:	69b9      	ldr	r1, [r7, #24]
 8003a7c:	69fa      	ldr	r2, [r7, #28]
 8003a7e:	e841 2300 	strex	r3, r2, [r1]
 8003a82:	617b      	str	r3, [r7, #20]
   return(result);
 8003a84:	697b      	ldr	r3, [r7, #20]
 8003a86:	2b00      	cmp	r3, #0
 8003a88:	d1e4      	bne.n	8003a54 <HAL_UART_IRQHandler+0x4f8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	2202      	movs	r2, #2
 8003a8e:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8003a90:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8003a94:	4619      	mov	r1, r3
 8003a96:	6878      	ldr	r0, [r7, #4]
 8003a98:	f000 f852 	bl	8003b40 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8003a9c:	e03f      	b.n	8003b1e <HAL_UART_IRQHandler+0x5c2>
  }
#if defined(USART_CR1_UESM)
#if defined(USART_CR3_WUFIE)

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8003a9e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003aa2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003aa6:	2b00      	cmp	r3, #0
 8003aa8:	d00e      	beq.n	8003ac8 <HAL_UART_IRQHandler+0x56c>
 8003aaa:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8003aae:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003ab2:	2b00      	cmp	r3, #0
 8003ab4:	d008      	beq.n	8003ac8 <HAL_UART_IRQHandler+0x56c>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	681b      	ldr	r3, [r3, #0]
 8003aba:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8003abe:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8003ac0:	6878      	ldr	r0, [r7, #4]
 8003ac2:	f000 f849 	bl	8003b58 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8003ac6:	e02d      	b.n	8003b24 <HAL_UART_IRQHandler+0x5c8>
  }
#endif /* USART_CR3_WUFIE */
#endif /* USART_CR1_UESM */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 8003ac8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003acc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003ad0:	2b00      	cmp	r3, #0
 8003ad2:	d00e      	beq.n	8003af2 <HAL_UART_IRQHandler+0x596>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8003ad4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003ad8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003adc:	2b00      	cmp	r3, #0
 8003ade:	d008      	beq.n	8003af2 <HAL_UART_IRQHandler+0x596>
  {
    if (huart->TxISR != NULL)
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003ae4:	2b00      	cmp	r3, #0
 8003ae6:	d01c      	beq.n	8003b22 <HAL_UART_IRQHandler+0x5c6>
    {
      huart->TxISR(huart);
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003aec:	6878      	ldr	r0, [r7, #4]
 8003aee:	4798      	blx	r3
    }
    return;
 8003af0:	e017      	b.n	8003b22 <HAL_UART_IRQHandler+0x5c6>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8003af2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003af6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003afa:	2b00      	cmp	r3, #0
 8003afc:	d012      	beq.n	8003b24 <HAL_UART_IRQHandler+0x5c8>
 8003afe:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003b02:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003b06:	2b00      	cmp	r3, #0
 8003b08:	d00c      	beq.n	8003b24 <HAL_UART_IRQHandler+0x5c8>
  {
    UART_EndTransmit_IT(huart);
 8003b0a:	6878      	ldr	r0, [r7, #4]
 8003b0c:	f000 fe43 	bl	8004796 <UART_EndTransmit_IT>
    return;
 8003b10:	e008      	b.n	8003b24 <HAL_UART_IRQHandler+0x5c8>
      return;
 8003b12:	bf00      	nop
 8003b14:	e006      	b.n	8003b24 <HAL_UART_IRQHandler+0x5c8>
    return;
 8003b16:	bf00      	nop
 8003b18:	e004      	b.n	8003b24 <HAL_UART_IRQHandler+0x5c8>
      return;
 8003b1a:	bf00      	nop
 8003b1c:	e002      	b.n	8003b24 <HAL_UART_IRQHandler+0x5c8>
      return;
 8003b1e:	bf00      	nop
 8003b20:	e000      	b.n	8003b24 <HAL_UART_IRQHandler+0x5c8>
    return;
 8003b22:	bf00      	nop
  }

}
 8003b24:	37e8      	adds	r7, #232	; 0xe8
 8003b26:	46bd      	mov	sp, r7
 8003b28:	bd80      	pop	{r7, pc}
 8003b2a:	bf00      	nop

08003b2c <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8003b2c:	b480      	push	{r7}
 8003b2e:	b083      	sub	sp, #12
 8003b30:	af00      	add	r7, sp, #0
 8003b32:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8003b34:	bf00      	nop
 8003b36:	370c      	adds	r7, #12
 8003b38:	46bd      	mov	sp, r7
 8003b3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b3e:	4770      	bx	lr

08003b40 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8003b40:	b480      	push	{r7}
 8003b42:	b083      	sub	sp, #12
 8003b44:	af00      	add	r7, sp, #0
 8003b46:	6078      	str	r0, [r7, #4]
 8003b48:	460b      	mov	r3, r1
 8003b4a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8003b4c:	bf00      	nop
 8003b4e:	370c      	adds	r7, #12
 8003b50:	46bd      	mov	sp, r7
 8003b52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b56:	4770      	bx	lr

08003b58 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8003b58:	b480      	push	{r7}
 8003b5a:	b083      	sub	sp, #12
 8003b5c:	af00      	add	r7, sp, #0
 8003b5e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8003b60:	bf00      	nop
 8003b62:	370c      	adds	r7, #12
 8003b64:	46bd      	mov	sp, r7
 8003b66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b6a:	4770      	bx	lr

08003b6c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003b6c:	b580      	push	{r7, lr}
 8003b6e:	b088      	sub	sp, #32
 8003b70:	af00      	add	r7, sp, #0
 8003b72:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8003b74:	2300      	movs	r3, #0
 8003b76:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	689a      	ldr	r2, [r3, #8]
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	691b      	ldr	r3, [r3, #16]
 8003b80:	431a      	orrs	r2, r3
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	695b      	ldr	r3, [r3, #20]
 8003b86:	431a      	orrs	r2, r3
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	69db      	ldr	r3, [r3, #28]
 8003b8c:	4313      	orrs	r3, r2
 8003b8e:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	681b      	ldr	r3, [r3, #0]
 8003b94:	681a      	ldr	r2, [r3, #0]
 8003b96:	4ba6      	ldr	r3, [pc, #664]	; (8003e30 <UART_SetConfig+0x2c4>)
 8003b98:	4013      	ands	r3, r2
 8003b9a:	687a      	ldr	r2, [r7, #4]
 8003b9c:	6812      	ldr	r2, [r2, #0]
 8003b9e:	6979      	ldr	r1, [r7, #20]
 8003ba0:	430b      	orrs	r3, r1
 8003ba2:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	681b      	ldr	r3, [r3, #0]
 8003ba8:	685b      	ldr	r3, [r3, #4]
 8003baa:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	68da      	ldr	r2, [r3, #12]
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	681b      	ldr	r3, [r3, #0]
 8003bb6:	430a      	orrs	r2, r1
 8003bb8:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	699b      	ldr	r3, [r3, #24]
 8003bbe:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	6a1b      	ldr	r3, [r3, #32]
 8003bc4:	697a      	ldr	r2, [r7, #20]
 8003bc6:	4313      	orrs	r3, r2
 8003bc8:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	681b      	ldr	r3, [r3, #0]
 8003bce:	689b      	ldr	r3, [r3, #8]
 8003bd0:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	681b      	ldr	r3, [r3, #0]
 8003bd8:	697a      	ldr	r2, [r7, #20]
 8003bda:	430a      	orrs	r2, r1
 8003bdc:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	681b      	ldr	r3, [r3, #0]
 8003be2:	4a94      	ldr	r2, [pc, #592]	; (8003e34 <UART_SetConfig+0x2c8>)
 8003be4:	4293      	cmp	r3, r2
 8003be6:	d120      	bne.n	8003c2a <UART_SetConfig+0xbe>
 8003be8:	4b93      	ldr	r3, [pc, #588]	; (8003e38 <UART_SetConfig+0x2cc>)
 8003bea:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003bee:	f003 0303 	and.w	r3, r3, #3
 8003bf2:	2b03      	cmp	r3, #3
 8003bf4:	d816      	bhi.n	8003c24 <UART_SetConfig+0xb8>
 8003bf6:	a201      	add	r2, pc, #4	; (adr r2, 8003bfc <UART_SetConfig+0x90>)
 8003bf8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003bfc:	08003c0d 	.word	0x08003c0d
 8003c00:	08003c19 	.word	0x08003c19
 8003c04:	08003c13 	.word	0x08003c13
 8003c08:	08003c1f 	.word	0x08003c1f
 8003c0c:	2301      	movs	r3, #1
 8003c0e:	77fb      	strb	r3, [r7, #31]
 8003c10:	e150      	b.n	8003eb4 <UART_SetConfig+0x348>
 8003c12:	2302      	movs	r3, #2
 8003c14:	77fb      	strb	r3, [r7, #31]
 8003c16:	e14d      	b.n	8003eb4 <UART_SetConfig+0x348>
 8003c18:	2304      	movs	r3, #4
 8003c1a:	77fb      	strb	r3, [r7, #31]
 8003c1c:	e14a      	b.n	8003eb4 <UART_SetConfig+0x348>
 8003c1e:	2308      	movs	r3, #8
 8003c20:	77fb      	strb	r3, [r7, #31]
 8003c22:	e147      	b.n	8003eb4 <UART_SetConfig+0x348>
 8003c24:	2310      	movs	r3, #16
 8003c26:	77fb      	strb	r3, [r7, #31]
 8003c28:	e144      	b.n	8003eb4 <UART_SetConfig+0x348>
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	681b      	ldr	r3, [r3, #0]
 8003c2e:	4a83      	ldr	r2, [pc, #524]	; (8003e3c <UART_SetConfig+0x2d0>)
 8003c30:	4293      	cmp	r3, r2
 8003c32:	d132      	bne.n	8003c9a <UART_SetConfig+0x12e>
 8003c34:	4b80      	ldr	r3, [pc, #512]	; (8003e38 <UART_SetConfig+0x2cc>)
 8003c36:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003c3a:	f003 030c 	and.w	r3, r3, #12
 8003c3e:	2b0c      	cmp	r3, #12
 8003c40:	d828      	bhi.n	8003c94 <UART_SetConfig+0x128>
 8003c42:	a201      	add	r2, pc, #4	; (adr r2, 8003c48 <UART_SetConfig+0xdc>)
 8003c44:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003c48:	08003c7d 	.word	0x08003c7d
 8003c4c:	08003c95 	.word	0x08003c95
 8003c50:	08003c95 	.word	0x08003c95
 8003c54:	08003c95 	.word	0x08003c95
 8003c58:	08003c89 	.word	0x08003c89
 8003c5c:	08003c95 	.word	0x08003c95
 8003c60:	08003c95 	.word	0x08003c95
 8003c64:	08003c95 	.word	0x08003c95
 8003c68:	08003c83 	.word	0x08003c83
 8003c6c:	08003c95 	.word	0x08003c95
 8003c70:	08003c95 	.word	0x08003c95
 8003c74:	08003c95 	.word	0x08003c95
 8003c78:	08003c8f 	.word	0x08003c8f
 8003c7c:	2300      	movs	r3, #0
 8003c7e:	77fb      	strb	r3, [r7, #31]
 8003c80:	e118      	b.n	8003eb4 <UART_SetConfig+0x348>
 8003c82:	2302      	movs	r3, #2
 8003c84:	77fb      	strb	r3, [r7, #31]
 8003c86:	e115      	b.n	8003eb4 <UART_SetConfig+0x348>
 8003c88:	2304      	movs	r3, #4
 8003c8a:	77fb      	strb	r3, [r7, #31]
 8003c8c:	e112      	b.n	8003eb4 <UART_SetConfig+0x348>
 8003c8e:	2308      	movs	r3, #8
 8003c90:	77fb      	strb	r3, [r7, #31]
 8003c92:	e10f      	b.n	8003eb4 <UART_SetConfig+0x348>
 8003c94:	2310      	movs	r3, #16
 8003c96:	77fb      	strb	r3, [r7, #31]
 8003c98:	e10c      	b.n	8003eb4 <UART_SetConfig+0x348>
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	681b      	ldr	r3, [r3, #0]
 8003c9e:	4a68      	ldr	r2, [pc, #416]	; (8003e40 <UART_SetConfig+0x2d4>)
 8003ca0:	4293      	cmp	r3, r2
 8003ca2:	d120      	bne.n	8003ce6 <UART_SetConfig+0x17a>
 8003ca4:	4b64      	ldr	r3, [pc, #400]	; (8003e38 <UART_SetConfig+0x2cc>)
 8003ca6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003caa:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8003cae:	2b30      	cmp	r3, #48	; 0x30
 8003cb0:	d013      	beq.n	8003cda <UART_SetConfig+0x16e>
 8003cb2:	2b30      	cmp	r3, #48	; 0x30
 8003cb4:	d814      	bhi.n	8003ce0 <UART_SetConfig+0x174>
 8003cb6:	2b20      	cmp	r3, #32
 8003cb8:	d009      	beq.n	8003cce <UART_SetConfig+0x162>
 8003cba:	2b20      	cmp	r3, #32
 8003cbc:	d810      	bhi.n	8003ce0 <UART_SetConfig+0x174>
 8003cbe:	2b00      	cmp	r3, #0
 8003cc0:	d002      	beq.n	8003cc8 <UART_SetConfig+0x15c>
 8003cc2:	2b10      	cmp	r3, #16
 8003cc4:	d006      	beq.n	8003cd4 <UART_SetConfig+0x168>
 8003cc6:	e00b      	b.n	8003ce0 <UART_SetConfig+0x174>
 8003cc8:	2300      	movs	r3, #0
 8003cca:	77fb      	strb	r3, [r7, #31]
 8003ccc:	e0f2      	b.n	8003eb4 <UART_SetConfig+0x348>
 8003cce:	2302      	movs	r3, #2
 8003cd0:	77fb      	strb	r3, [r7, #31]
 8003cd2:	e0ef      	b.n	8003eb4 <UART_SetConfig+0x348>
 8003cd4:	2304      	movs	r3, #4
 8003cd6:	77fb      	strb	r3, [r7, #31]
 8003cd8:	e0ec      	b.n	8003eb4 <UART_SetConfig+0x348>
 8003cda:	2308      	movs	r3, #8
 8003cdc:	77fb      	strb	r3, [r7, #31]
 8003cde:	e0e9      	b.n	8003eb4 <UART_SetConfig+0x348>
 8003ce0:	2310      	movs	r3, #16
 8003ce2:	77fb      	strb	r3, [r7, #31]
 8003ce4:	e0e6      	b.n	8003eb4 <UART_SetConfig+0x348>
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	681b      	ldr	r3, [r3, #0]
 8003cea:	4a56      	ldr	r2, [pc, #344]	; (8003e44 <UART_SetConfig+0x2d8>)
 8003cec:	4293      	cmp	r3, r2
 8003cee:	d120      	bne.n	8003d32 <UART_SetConfig+0x1c6>
 8003cf0:	4b51      	ldr	r3, [pc, #324]	; (8003e38 <UART_SetConfig+0x2cc>)
 8003cf2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003cf6:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8003cfa:	2bc0      	cmp	r3, #192	; 0xc0
 8003cfc:	d013      	beq.n	8003d26 <UART_SetConfig+0x1ba>
 8003cfe:	2bc0      	cmp	r3, #192	; 0xc0
 8003d00:	d814      	bhi.n	8003d2c <UART_SetConfig+0x1c0>
 8003d02:	2b80      	cmp	r3, #128	; 0x80
 8003d04:	d009      	beq.n	8003d1a <UART_SetConfig+0x1ae>
 8003d06:	2b80      	cmp	r3, #128	; 0x80
 8003d08:	d810      	bhi.n	8003d2c <UART_SetConfig+0x1c0>
 8003d0a:	2b00      	cmp	r3, #0
 8003d0c:	d002      	beq.n	8003d14 <UART_SetConfig+0x1a8>
 8003d0e:	2b40      	cmp	r3, #64	; 0x40
 8003d10:	d006      	beq.n	8003d20 <UART_SetConfig+0x1b4>
 8003d12:	e00b      	b.n	8003d2c <UART_SetConfig+0x1c0>
 8003d14:	2300      	movs	r3, #0
 8003d16:	77fb      	strb	r3, [r7, #31]
 8003d18:	e0cc      	b.n	8003eb4 <UART_SetConfig+0x348>
 8003d1a:	2302      	movs	r3, #2
 8003d1c:	77fb      	strb	r3, [r7, #31]
 8003d1e:	e0c9      	b.n	8003eb4 <UART_SetConfig+0x348>
 8003d20:	2304      	movs	r3, #4
 8003d22:	77fb      	strb	r3, [r7, #31]
 8003d24:	e0c6      	b.n	8003eb4 <UART_SetConfig+0x348>
 8003d26:	2308      	movs	r3, #8
 8003d28:	77fb      	strb	r3, [r7, #31]
 8003d2a:	e0c3      	b.n	8003eb4 <UART_SetConfig+0x348>
 8003d2c:	2310      	movs	r3, #16
 8003d2e:	77fb      	strb	r3, [r7, #31]
 8003d30:	e0c0      	b.n	8003eb4 <UART_SetConfig+0x348>
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	681b      	ldr	r3, [r3, #0]
 8003d36:	4a44      	ldr	r2, [pc, #272]	; (8003e48 <UART_SetConfig+0x2dc>)
 8003d38:	4293      	cmp	r3, r2
 8003d3a:	d125      	bne.n	8003d88 <UART_SetConfig+0x21c>
 8003d3c:	4b3e      	ldr	r3, [pc, #248]	; (8003e38 <UART_SetConfig+0x2cc>)
 8003d3e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003d42:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003d46:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003d4a:	d017      	beq.n	8003d7c <UART_SetConfig+0x210>
 8003d4c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003d50:	d817      	bhi.n	8003d82 <UART_SetConfig+0x216>
 8003d52:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003d56:	d00b      	beq.n	8003d70 <UART_SetConfig+0x204>
 8003d58:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003d5c:	d811      	bhi.n	8003d82 <UART_SetConfig+0x216>
 8003d5e:	2b00      	cmp	r3, #0
 8003d60:	d003      	beq.n	8003d6a <UART_SetConfig+0x1fe>
 8003d62:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003d66:	d006      	beq.n	8003d76 <UART_SetConfig+0x20a>
 8003d68:	e00b      	b.n	8003d82 <UART_SetConfig+0x216>
 8003d6a:	2300      	movs	r3, #0
 8003d6c:	77fb      	strb	r3, [r7, #31]
 8003d6e:	e0a1      	b.n	8003eb4 <UART_SetConfig+0x348>
 8003d70:	2302      	movs	r3, #2
 8003d72:	77fb      	strb	r3, [r7, #31]
 8003d74:	e09e      	b.n	8003eb4 <UART_SetConfig+0x348>
 8003d76:	2304      	movs	r3, #4
 8003d78:	77fb      	strb	r3, [r7, #31]
 8003d7a:	e09b      	b.n	8003eb4 <UART_SetConfig+0x348>
 8003d7c:	2308      	movs	r3, #8
 8003d7e:	77fb      	strb	r3, [r7, #31]
 8003d80:	e098      	b.n	8003eb4 <UART_SetConfig+0x348>
 8003d82:	2310      	movs	r3, #16
 8003d84:	77fb      	strb	r3, [r7, #31]
 8003d86:	e095      	b.n	8003eb4 <UART_SetConfig+0x348>
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	681b      	ldr	r3, [r3, #0]
 8003d8c:	4a2f      	ldr	r2, [pc, #188]	; (8003e4c <UART_SetConfig+0x2e0>)
 8003d8e:	4293      	cmp	r3, r2
 8003d90:	d125      	bne.n	8003dde <UART_SetConfig+0x272>
 8003d92:	4b29      	ldr	r3, [pc, #164]	; (8003e38 <UART_SetConfig+0x2cc>)
 8003d94:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003d98:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8003d9c:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8003da0:	d017      	beq.n	8003dd2 <UART_SetConfig+0x266>
 8003da2:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8003da6:	d817      	bhi.n	8003dd8 <UART_SetConfig+0x26c>
 8003da8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003dac:	d00b      	beq.n	8003dc6 <UART_SetConfig+0x25a>
 8003dae:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003db2:	d811      	bhi.n	8003dd8 <UART_SetConfig+0x26c>
 8003db4:	2b00      	cmp	r3, #0
 8003db6:	d003      	beq.n	8003dc0 <UART_SetConfig+0x254>
 8003db8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003dbc:	d006      	beq.n	8003dcc <UART_SetConfig+0x260>
 8003dbe:	e00b      	b.n	8003dd8 <UART_SetConfig+0x26c>
 8003dc0:	2301      	movs	r3, #1
 8003dc2:	77fb      	strb	r3, [r7, #31]
 8003dc4:	e076      	b.n	8003eb4 <UART_SetConfig+0x348>
 8003dc6:	2302      	movs	r3, #2
 8003dc8:	77fb      	strb	r3, [r7, #31]
 8003dca:	e073      	b.n	8003eb4 <UART_SetConfig+0x348>
 8003dcc:	2304      	movs	r3, #4
 8003dce:	77fb      	strb	r3, [r7, #31]
 8003dd0:	e070      	b.n	8003eb4 <UART_SetConfig+0x348>
 8003dd2:	2308      	movs	r3, #8
 8003dd4:	77fb      	strb	r3, [r7, #31]
 8003dd6:	e06d      	b.n	8003eb4 <UART_SetConfig+0x348>
 8003dd8:	2310      	movs	r3, #16
 8003dda:	77fb      	strb	r3, [r7, #31]
 8003ddc:	e06a      	b.n	8003eb4 <UART_SetConfig+0x348>
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	681b      	ldr	r3, [r3, #0]
 8003de2:	4a1b      	ldr	r2, [pc, #108]	; (8003e50 <UART_SetConfig+0x2e4>)
 8003de4:	4293      	cmp	r3, r2
 8003de6:	d138      	bne.n	8003e5a <UART_SetConfig+0x2ee>
 8003de8:	4b13      	ldr	r3, [pc, #76]	; (8003e38 <UART_SetConfig+0x2cc>)
 8003dea:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003dee:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 8003df2:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8003df6:	d017      	beq.n	8003e28 <UART_SetConfig+0x2bc>
 8003df8:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8003dfc:	d82a      	bhi.n	8003e54 <UART_SetConfig+0x2e8>
 8003dfe:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003e02:	d00b      	beq.n	8003e1c <UART_SetConfig+0x2b0>
 8003e04:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003e08:	d824      	bhi.n	8003e54 <UART_SetConfig+0x2e8>
 8003e0a:	2b00      	cmp	r3, #0
 8003e0c:	d003      	beq.n	8003e16 <UART_SetConfig+0x2aa>
 8003e0e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003e12:	d006      	beq.n	8003e22 <UART_SetConfig+0x2b6>
 8003e14:	e01e      	b.n	8003e54 <UART_SetConfig+0x2e8>
 8003e16:	2300      	movs	r3, #0
 8003e18:	77fb      	strb	r3, [r7, #31]
 8003e1a:	e04b      	b.n	8003eb4 <UART_SetConfig+0x348>
 8003e1c:	2302      	movs	r3, #2
 8003e1e:	77fb      	strb	r3, [r7, #31]
 8003e20:	e048      	b.n	8003eb4 <UART_SetConfig+0x348>
 8003e22:	2304      	movs	r3, #4
 8003e24:	77fb      	strb	r3, [r7, #31]
 8003e26:	e045      	b.n	8003eb4 <UART_SetConfig+0x348>
 8003e28:	2308      	movs	r3, #8
 8003e2a:	77fb      	strb	r3, [r7, #31]
 8003e2c:	e042      	b.n	8003eb4 <UART_SetConfig+0x348>
 8003e2e:	bf00      	nop
 8003e30:	efff69f3 	.word	0xefff69f3
 8003e34:	40011000 	.word	0x40011000
 8003e38:	40023800 	.word	0x40023800
 8003e3c:	40004400 	.word	0x40004400
 8003e40:	40004800 	.word	0x40004800
 8003e44:	40004c00 	.word	0x40004c00
 8003e48:	40005000 	.word	0x40005000
 8003e4c:	40011400 	.word	0x40011400
 8003e50:	40007800 	.word	0x40007800
 8003e54:	2310      	movs	r3, #16
 8003e56:	77fb      	strb	r3, [r7, #31]
 8003e58:	e02c      	b.n	8003eb4 <UART_SetConfig+0x348>
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	681b      	ldr	r3, [r3, #0]
 8003e5e:	4a72      	ldr	r2, [pc, #456]	; (8004028 <UART_SetConfig+0x4bc>)
 8003e60:	4293      	cmp	r3, r2
 8003e62:	d125      	bne.n	8003eb0 <UART_SetConfig+0x344>
 8003e64:	4b71      	ldr	r3, [pc, #452]	; (800402c <UART_SetConfig+0x4c0>)
 8003e66:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003e6a:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8003e6e:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8003e72:	d017      	beq.n	8003ea4 <UART_SetConfig+0x338>
 8003e74:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8003e78:	d817      	bhi.n	8003eaa <UART_SetConfig+0x33e>
 8003e7a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003e7e:	d00b      	beq.n	8003e98 <UART_SetConfig+0x32c>
 8003e80:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003e84:	d811      	bhi.n	8003eaa <UART_SetConfig+0x33e>
 8003e86:	2b00      	cmp	r3, #0
 8003e88:	d003      	beq.n	8003e92 <UART_SetConfig+0x326>
 8003e8a:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003e8e:	d006      	beq.n	8003e9e <UART_SetConfig+0x332>
 8003e90:	e00b      	b.n	8003eaa <UART_SetConfig+0x33e>
 8003e92:	2300      	movs	r3, #0
 8003e94:	77fb      	strb	r3, [r7, #31]
 8003e96:	e00d      	b.n	8003eb4 <UART_SetConfig+0x348>
 8003e98:	2302      	movs	r3, #2
 8003e9a:	77fb      	strb	r3, [r7, #31]
 8003e9c:	e00a      	b.n	8003eb4 <UART_SetConfig+0x348>
 8003e9e:	2304      	movs	r3, #4
 8003ea0:	77fb      	strb	r3, [r7, #31]
 8003ea2:	e007      	b.n	8003eb4 <UART_SetConfig+0x348>
 8003ea4:	2308      	movs	r3, #8
 8003ea6:	77fb      	strb	r3, [r7, #31]
 8003ea8:	e004      	b.n	8003eb4 <UART_SetConfig+0x348>
 8003eaa:	2310      	movs	r3, #16
 8003eac:	77fb      	strb	r3, [r7, #31]
 8003eae:	e001      	b.n	8003eb4 <UART_SetConfig+0x348>
 8003eb0:	2310      	movs	r3, #16
 8003eb2:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	69db      	ldr	r3, [r3, #28]
 8003eb8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003ebc:	d15b      	bne.n	8003f76 <UART_SetConfig+0x40a>
  {
    switch (clocksource)
 8003ebe:	7ffb      	ldrb	r3, [r7, #31]
 8003ec0:	2b08      	cmp	r3, #8
 8003ec2:	d828      	bhi.n	8003f16 <UART_SetConfig+0x3aa>
 8003ec4:	a201      	add	r2, pc, #4	; (adr r2, 8003ecc <UART_SetConfig+0x360>)
 8003ec6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003eca:	bf00      	nop
 8003ecc:	08003ef1 	.word	0x08003ef1
 8003ed0:	08003ef9 	.word	0x08003ef9
 8003ed4:	08003f01 	.word	0x08003f01
 8003ed8:	08003f17 	.word	0x08003f17
 8003edc:	08003f07 	.word	0x08003f07
 8003ee0:	08003f17 	.word	0x08003f17
 8003ee4:	08003f17 	.word	0x08003f17
 8003ee8:	08003f17 	.word	0x08003f17
 8003eec:	08003f0f 	.word	0x08003f0f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003ef0:	f7fe fdf4 	bl	8002adc <HAL_RCC_GetPCLK1Freq>
 8003ef4:	61b8      	str	r0, [r7, #24]
        break;
 8003ef6:	e013      	b.n	8003f20 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003ef8:	f7fe fe04 	bl	8002b04 <HAL_RCC_GetPCLK2Freq>
 8003efc:	61b8      	str	r0, [r7, #24]
        break;
 8003efe:	e00f      	b.n	8003f20 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003f00:	4b4b      	ldr	r3, [pc, #300]	; (8004030 <UART_SetConfig+0x4c4>)
 8003f02:	61bb      	str	r3, [r7, #24]
        break;
 8003f04:	e00c      	b.n	8003f20 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003f06:	f7fe fd17 	bl	8002938 <HAL_RCC_GetSysClockFreq>
 8003f0a:	61b8      	str	r0, [r7, #24]
        break;
 8003f0c:	e008      	b.n	8003f20 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003f0e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003f12:	61bb      	str	r3, [r7, #24]
        break;
 8003f14:	e004      	b.n	8003f20 <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 8003f16:	2300      	movs	r3, #0
 8003f18:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8003f1a:	2301      	movs	r3, #1
 8003f1c:	77bb      	strb	r3, [r7, #30]
        break;
 8003f1e:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8003f20:	69bb      	ldr	r3, [r7, #24]
 8003f22:	2b00      	cmp	r3, #0
 8003f24:	d074      	beq.n	8004010 <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8003f26:	69bb      	ldr	r3, [r7, #24]
 8003f28:	005a      	lsls	r2, r3, #1
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	685b      	ldr	r3, [r3, #4]
 8003f2e:	085b      	lsrs	r3, r3, #1
 8003f30:	441a      	add	r2, r3
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	685b      	ldr	r3, [r3, #4]
 8003f36:	fbb2 f3f3 	udiv	r3, r2, r3
 8003f3a:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003f3c:	693b      	ldr	r3, [r7, #16]
 8003f3e:	2b0f      	cmp	r3, #15
 8003f40:	d916      	bls.n	8003f70 <UART_SetConfig+0x404>
 8003f42:	693b      	ldr	r3, [r7, #16]
 8003f44:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003f48:	d212      	bcs.n	8003f70 <UART_SetConfig+0x404>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8003f4a:	693b      	ldr	r3, [r7, #16]
 8003f4c:	b29b      	uxth	r3, r3
 8003f4e:	f023 030f 	bic.w	r3, r3, #15
 8003f52:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003f54:	693b      	ldr	r3, [r7, #16]
 8003f56:	085b      	lsrs	r3, r3, #1
 8003f58:	b29b      	uxth	r3, r3
 8003f5a:	f003 0307 	and.w	r3, r3, #7
 8003f5e:	b29a      	uxth	r2, r3
 8003f60:	89fb      	ldrh	r3, [r7, #14]
 8003f62:	4313      	orrs	r3, r2
 8003f64:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	681b      	ldr	r3, [r3, #0]
 8003f6a:	89fa      	ldrh	r2, [r7, #14]
 8003f6c:	60da      	str	r2, [r3, #12]
 8003f6e:	e04f      	b.n	8004010 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8003f70:	2301      	movs	r3, #1
 8003f72:	77bb      	strb	r3, [r7, #30]
 8003f74:	e04c      	b.n	8004010 <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 8003f76:	7ffb      	ldrb	r3, [r7, #31]
 8003f78:	2b08      	cmp	r3, #8
 8003f7a:	d828      	bhi.n	8003fce <UART_SetConfig+0x462>
 8003f7c:	a201      	add	r2, pc, #4	; (adr r2, 8003f84 <UART_SetConfig+0x418>)
 8003f7e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003f82:	bf00      	nop
 8003f84:	08003fa9 	.word	0x08003fa9
 8003f88:	08003fb1 	.word	0x08003fb1
 8003f8c:	08003fb9 	.word	0x08003fb9
 8003f90:	08003fcf 	.word	0x08003fcf
 8003f94:	08003fbf 	.word	0x08003fbf
 8003f98:	08003fcf 	.word	0x08003fcf
 8003f9c:	08003fcf 	.word	0x08003fcf
 8003fa0:	08003fcf 	.word	0x08003fcf
 8003fa4:	08003fc7 	.word	0x08003fc7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003fa8:	f7fe fd98 	bl	8002adc <HAL_RCC_GetPCLK1Freq>
 8003fac:	61b8      	str	r0, [r7, #24]
        break;
 8003fae:	e013      	b.n	8003fd8 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003fb0:	f7fe fda8 	bl	8002b04 <HAL_RCC_GetPCLK2Freq>
 8003fb4:	61b8      	str	r0, [r7, #24]
        break;
 8003fb6:	e00f      	b.n	8003fd8 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003fb8:	4b1d      	ldr	r3, [pc, #116]	; (8004030 <UART_SetConfig+0x4c4>)
 8003fba:	61bb      	str	r3, [r7, #24]
        break;
 8003fbc:	e00c      	b.n	8003fd8 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003fbe:	f7fe fcbb 	bl	8002938 <HAL_RCC_GetSysClockFreq>
 8003fc2:	61b8      	str	r0, [r7, #24]
        break;
 8003fc4:	e008      	b.n	8003fd8 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003fc6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003fca:	61bb      	str	r3, [r7, #24]
        break;
 8003fcc:	e004      	b.n	8003fd8 <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 8003fce:	2300      	movs	r3, #0
 8003fd0:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8003fd2:	2301      	movs	r3, #1
 8003fd4:	77bb      	strb	r3, [r7, #30]
        break;
 8003fd6:	bf00      	nop
    }

    if (pclk != 0U)
 8003fd8:	69bb      	ldr	r3, [r7, #24]
 8003fda:	2b00      	cmp	r3, #0
 8003fdc:	d018      	beq.n	8004010 <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	685b      	ldr	r3, [r3, #4]
 8003fe2:	085a      	lsrs	r2, r3, #1
 8003fe4:	69bb      	ldr	r3, [r7, #24]
 8003fe6:	441a      	add	r2, r3
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	685b      	ldr	r3, [r3, #4]
 8003fec:	fbb2 f3f3 	udiv	r3, r2, r3
 8003ff0:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003ff2:	693b      	ldr	r3, [r7, #16]
 8003ff4:	2b0f      	cmp	r3, #15
 8003ff6:	d909      	bls.n	800400c <UART_SetConfig+0x4a0>
 8003ff8:	693b      	ldr	r3, [r7, #16]
 8003ffa:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003ffe:	d205      	bcs.n	800400c <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8004000:	693b      	ldr	r3, [r7, #16]
 8004002:	b29a      	uxth	r2, r3
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	681b      	ldr	r3, [r3, #0]
 8004008:	60da      	str	r2, [r3, #12]
 800400a:	e001      	b.n	8004010 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 800400c:	2301      	movs	r3, #1
 800400e:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	2200      	movs	r2, #0
 8004014:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	2200      	movs	r2, #0
 800401a:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 800401c:	7fbb      	ldrb	r3, [r7, #30]
}
 800401e:	4618      	mov	r0, r3
 8004020:	3720      	adds	r7, #32
 8004022:	46bd      	mov	sp, r7
 8004024:	bd80      	pop	{r7, pc}
 8004026:	bf00      	nop
 8004028:	40007c00 	.word	0x40007c00
 800402c:	40023800 	.word	0x40023800
 8004030:	00f42400 	.word	0x00f42400

08004034 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004034:	b480      	push	{r7}
 8004036:	b083      	sub	sp, #12
 8004038:	af00      	add	r7, sp, #0
 800403a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004040:	f003 0301 	and.w	r3, r3, #1
 8004044:	2b00      	cmp	r3, #0
 8004046:	d00a      	beq.n	800405e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	681b      	ldr	r3, [r3, #0]
 800404c:	685b      	ldr	r3, [r3, #4]
 800404e:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	681b      	ldr	r3, [r3, #0]
 800405a:	430a      	orrs	r2, r1
 800405c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004062:	f003 0302 	and.w	r3, r3, #2
 8004066:	2b00      	cmp	r3, #0
 8004068:	d00a      	beq.n	8004080 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	681b      	ldr	r3, [r3, #0]
 800406e:	685b      	ldr	r3, [r3, #4]
 8004070:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	681b      	ldr	r3, [r3, #0]
 800407c:	430a      	orrs	r2, r1
 800407e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004084:	f003 0304 	and.w	r3, r3, #4
 8004088:	2b00      	cmp	r3, #0
 800408a:	d00a      	beq.n	80040a2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	681b      	ldr	r3, [r3, #0]
 8004090:	685b      	ldr	r3, [r3, #4]
 8004092:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	681b      	ldr	r3, [r3, #0]
 800409e:	430a      	orrs	r2, r1
 80040a0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80040a6:	f003 0308 	and.w	r3, r3, #8
 80040aa:	2b00      	cmp	r3, #0
 80040ac:	d00a      	beq.n	80040c4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	681b      	ldr	r3, [r3, #0]
 80040b2:	685b      	ldr	r3, [r3, #4]
 80040b4:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	681b      	ldr	r3, [r3, #0]
 80040c0:	430a      	orrs	r2, r1
 80040c2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80040c8:	f003 0310 	and.w	r3, r3, #16
 80040cc:	2b00      	cmp	r3, #0
 80040ce:	d00a      	beq.n	80040e6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	681b      	ldr	r3, [r3, #0]
 80040d4:	689b      	ldr	r3, [r3, #8]
 80040d6:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	681b      	ldr	r3, [r3, #0]
 80040e2:	430a      	orrs	r2, r1
 80040e4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80040ea:	f003 0320 	and.w	r3, r3, #32
 80040ee:	2b00      	cmp	r3, #0
 80040f0:	d00a      	beq.n	8004108 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	681b      	ldr	r3, [r3, #0]
 80040f6:	689b      	ldr	r3, [r3, #8]
 80040f8:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	681b      	ldr	r3, [r3, #0]
 8004104:	430a      	orrs	r2, r1
 8004106:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800410c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004110:	2b00      	cmp	r3, #0
 8004112:	d01a      	beq.n	800414a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	681b      	ldr	r3, [r3, #0]
 8004118:	685b      	ldr	r3, [r3, #4]
 800411a:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	681b      	ldr	r3, [r3, #0]
 8004126:	430a      	orrs	r2, r1
 8004128:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800412e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004132:	d10a      	bne.n	800414a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	681b      	ldr	r3, [r3, #0]
 8004138:	685b      	ldr	r3, [r3, #4]
 800413a:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	681b      	ldr	r3, [r3, #0]
 8004146:	430a      	orrs	r2, r1
 8004148:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800414e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004152:	2b00      	cmp	r3, #0
 8004154:	d00a      	beq.n	800416c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	681b      	ldr	r3, [r3, #0]
 800415a:	685b      	ldr	r3, [r3, #4]
 800415c:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	681b      	ldr	r3, [r3, #0]
 8004168:	430a      	orrs	r2, r1
 800416a:	605a      	str	r2, [r3, #4]
  }
}
 800416c:	bf00      	nop
 800416e:	370c      	adds	r7, #12
 8004170:	46bd      	mov	sp, r7
 8004172:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004176:	4770      	bx	lr

08004178 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004178:	b580      	push	{r7, lr}
 800417a:	b086      	sub	sp, #24
 800417c:	af02      	add	r7, sp, #8
 800417e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	2200      	movs	r2, #0
 8004184:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8004188:	f7fd fc0c 	bl	80019a4 <HAL_GetTick>
 800418c:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	681b      	ldr	r3, [r3, #0]
 8004192:	681b      	ldr	r3, [r3, #0]
 8004194:	f003 0308 	and.w	r3, r3, #8
 8004198:	2b08      	cmp	r3, #8
 800419a:	d10e      	bne.n	80041ba <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800419c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80041a0:	9300      	str	r3, [sp, #0]
 80041a2:	68fb      	ldr	r3, [r7, #12]
 80041a4:	2200      	movs	r2, #0
 80041a6:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 80041aa:	6878      	ldr	r0, [r7, #4]
 80041ac:	f000 f831 	bl	8004212 <UART_WaitOnFlagUntilTimeout>
 80041b0:	4603      	mov	r3, r0
 80041b2:	2b00      	cmp	r3, #0
 80041b4:	d001      	beq.n	80041ba <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80041b6:	2303      	movs	r3, #3
 80041b8:	e027      	b.n	800420a <UART_CheckIdleState+0x92>
    }
  }
#if defined(USART_ISR_REACK)

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	681b      	ldr	r3, [r3, #0]
 80041be:	681b      	ldr	r3, [r3, #0]
 80041c0:	f003 0304 	and.w	r3, r3, #4
 80041c4:	2b04      	cmp	r3, #4
 80041c6:	d10e      	bne.n	80041e6 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80041c8:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80041cc:	9300      	str	r3, [sp, #0]
 80041ce:	68fb      	ldr	r3, [r7, #12]
 80041d0:	2200      	movs	r2, #0
 80041d2:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 80041d6:	6878      	ldr	r0, [r7, #4]
 80041d8:	f000 f81b 	bl	8004212 <UART_WaitOnFlagUntilTimeout>
 80041dc:	4603      	mov	r3, r0
 80041de:	2b00      	cmp	r3, #0
 80041e0:	d001      	beq.n	80041e6 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80041e2:	2303      	movs	r3, #3
 80041e4:	e011      	b.n	800420a <UART_CheckIdleState+0x92>
    }
  }
#endif /* USART_ISR_REACK */

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	2220      	movs	r2, #32
 80041ea:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	2220      	movs	r2, #32
 80041f0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	2200      	movs	r2, #0
 80041f8:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	2200      	movs	r2, #0
 80041fe:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	2200      	movs	r2, #0
 8004204:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

  return HAL_OK;
 8004208:	2300      	movs	r3, #0
}
 800420a:	4618      	mov	r0, r3
 800420c:	3710      	adds	r7, #16
 800420e:	46bd      	mov	sp, r7
 8004210:	bd80      	pop	{r7, pc}

08004212 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8004212:	b580      	push	{r7, lr}
 8004214:	b09c      	sub	sp, #112	; 0x70
 8004216:	af00      	add	r7, sp, #0
 8004218:	60f8      	str	r0, [r7, #12]
 800421a:	60b9      	str	r1, [r7, #8]
 800421c:	603b      	str	r3, [r7, #0]
 800421e:	4613      	mov	r3, r2
 8004220:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004222:	e0a7      	b.n	8004374 <UART_WaitOnFlagUntilTimeout+0x162>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004224:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8004226:	f1b3 3fff 	cmp.w	r3, #4294967295
 800422a:	f000 80a3 	beq.w	8004374 <UART_WaitOnFlagUntilTimeout+0x162>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800422e:	f7fd fbb9 	bl	80019a4 <HAL_GetTick>
 8004232:	4602      	mov	r2, r0
 8004234:	683b      	ldr	r3, [r7, #0]
 8004236:	1ad3      	subs	r3, r2, r3
 8004238:	6fba      	ldr	r2, [r7, #120]	; 0x78
 800423a:	429a      	cmp	r2, r3
 800423c:	d302      	bcc.n	8004244 <UART_WaitOnFlagUntilTimeout+0x32>
 800423e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8004240:	2b00      	cmp	r3, #0
 8004242:	d13f      	bne.n	80042c4 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004244:	68fb      	ldr	r3, [r7, #12]
 8004246:	681b      	ldr	r3, [r3, #0]
 8004248:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800424a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800424c:	e853 3f00 	ldrex	r3, [r3]
 8004250:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8004252:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004254:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8004258:	667b      	str	r3, [r7, #100]	; 0x64
 800425a:	68fb      	ldr	r3, [r7, #12]
 800425c:	681b      	ldr	r3, [r3, #0]
 800425e:	461a      	mov	r2, r3
 8004260:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8004262:	65fb      	str	r3, [r7, #92]	; 0x5c
 8004264:	65ba      	str	r2, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004266:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8004268:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800426a:	e841 2300 	strex	r3, r2, [r1]
 800426e:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8004270:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004272:	2b00      	cmp	r3, #0
 8004274:	d1e6      	bne.n	8004244 <UART_WaitOnFlagUntilTimeout+0x32>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004276:	68fb      	ldr	r3, [r7, #12]
 8004278:	681b      	ldr	r3, [r3, #0]
 800427a:	3308      	adds	r3, #8
 800427c:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800427e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004280:	e853 3f00 	ldrex	r3, [r3]
 8004284:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8004286:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004288:	f023 0301 	bic.w	r3, r3, #1
 800428c:	663b      	str	r3, [r7, #96]	; 0x60
 800428e:	68fb      	ldr	r3, [r7, #12]
 8004290:	681b      	ldr	r3, [r3, #0]
 8004292:	3308      	adds	r3, #8
 8004294:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8004296:	64ba      	str	r2, [r7, #72]	; 0x48
 8004298:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800429a:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800429c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800429e:	e841 2300 	strex	r3, r2, [r1]
 80042a2:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 80042a4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80042a6:	2b00      	cmp	r3, #0
 80042a8:	d1e5      	bne.n	8004276 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 80042aa:	68fb      	ldr	r3, [r7, #12]
 80042ac:	2220      	movs	r2, #32
 80042ae:	67da      	str	r2, [r3, #124]	; 0x7c
        huart->RxState = HAL_UART_STATE_READY;
 80042b0:	68fb      	ldr	r3, [r7, #12]
 80042b2:	2220      	movs	r2, #32
 80042b4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

        __HAL_UNLOCK(huart);
 80042b8:	68fb      	ldr	r3, [r7, #12]
 80042ba:	2200      	movs	r2, #0
 80042bc:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

        return HAL_TIMEOUT;
 80042c0:	2303      	movs	r3, #3
 80042c2:	e068      	b.n	8004396 <UART_WaitOnFlagUntilTimeout+0x184>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80042c4:	68fb      	ldr	r3, [r7, #12]
 80042c6:	681b      	ldr	r3, [r3, #0]
 80042c8:	681b      	ldr	r3, [r3, #0]
 80042ca:	f003 0304 	and.w	r3, r3, #4
 80042ce:	2b00      	cmp	r3, #0
 80042d0:	d050      	beq.n	8004374 <UART_WaitOnFlagUntilTimeout+0x162>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80042d2:	68fb      	ldr	r3, [r7, #12]
 80042d4:	681b      	ldr	r3, [r3, #0]
 80042d6:	69db      	ldr	r3, [r3, #28]
 80042d8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80042dc:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80042e0:	d148      	bne.n	8004374 <UART_WaitOnFlagUntilTimeout+0x162>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80042e2:	68fb      	ldr	r3, [r7, #12]
 80042e4:	681b      	ldr	r3, [r3, #0]
 80042e6:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80042ea:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80042ec:	68fb      	ldr	r3, [r7, #12]
 80042ee:	681b      	ldr	r3, [r3, #0]
 80042f0:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80042f2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80042f4:	e853 3f00 	ldrex	r3, [r3]
 80042f8:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80042fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80042fc:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8004300:	66fb      	str	r3, [r7, #108]	; 0x6c
 8004302:	68fb      	ldr	r3, [r7, #12]
 8004304:	681b      	ldr	r3, [r3, #0]
 8004306:	461a      	mov	r2, r3
 8004308:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800430a:	637b      	str	r3, [r7, #52]	; 0x34
 800430c:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800430e:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8004310:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004312:	e841 2300 	strex	r3, r2, [r1]
 8004316:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8004318:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800431a:	2b00      	cmp	r3, #0
 800431c:	d1e6      	bne.n	80042ec <UART_WaitOnFlagUntilTimeout+0xda>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800431e:	68fb      	ldr	r3, [r7, #12]
 8004320:	681b      	ldr	r3, [r3, #0]
 8004322:	3308      	adds	r3, #8
 8004324:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004326:	697b      	ldr	r3, [r7, #20]
 8004328:	e853 3f00 	ldrex	r3, [r3]
 800432c:	613b      	str	r3, [r7, #16]
   return(result);
 800432e:	693b      	ldr	r3, [r7, #16]
 8004330:	f023 0301 	bic.w	r3, r3, #1
 8004334:	66bb      	str	r3, [r7, #104]	; 0x68
 8004336:	68fb      	ldr	r3, [r7, #12]
 8004338:	681b      	ldr	r3, [r3, #0]
 800433a:	3308      	adds	r3, #8
 800433c:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800433e:	623a      	str	r2, [r7, #32]
 8004340:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004342:	69f9      	ldr	r1, [r7, #28]
 8004344:	6a3a      	ldr	r2, [r7, #32]
 8004346:	e841 2300 	strex	r3, r2, [r1]
 800434a:	61bb      	str	r3, [r7, #24]
   return(result);
 800434c:	69bb      	ldr	r3, [r7, #24]
 800434e:	2b00      	cmp	r3, #0
 8004350:	d1e5      	bne.n	800431e <UART_WaitOnFlagUntilTimeout+0x10c>

          huart->gState = HAL_UART_STATE_READY;
 8004352:	68fb      	ldr	r3, [r7, #12]
 8004354:	2220      	movs	r2, #32
 8004356:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->RxState = HAL_UART_STATE_READY;
 8004358:	68fb      	ldr	r3, [r7, #12]
 800435a:	2220      	movs	r2, #32
 800435c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8004360:	68fb      	ldr	r3, [r7, #12]
 8004362:	2220      	movs	r2, #32
 8004364:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004368:	68fb      	ldr	r3, [r7, #12]
 800436a:	2200      	movs	r2, #0
 800436c:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_TIMEOUT;
 8004370:	2303      	movs	r3, #3
 8004372:	e010      	b.n	8004396 <UART_WaitOnFlagUntilTimeout+0x184>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004374:	68fb      	ldr	r3, [r7, #12]
 8004376:	681b      	ldr	r3, [r3, #0]
 8004378:	69da      	ldr	r2, [r3, #28]
 800437a:	68bb      	ldr	r3, [r7, #8]
 800437c:	4013      	ands	r3, r2
 800437e:	68ba      	ldr	r2, [r7, #8]
 8004380:	429a      	cmp	r2, r3
 8004382:	bf0c      	ite	eq
 8004384:	2301      	moveq	r3, #1
 8004386:	2300      	movne	r3, #0
 8004388:	b2db      	uxtb	r3, r3
 800438a:	461a      	mov	r2, r3
 800438c:	79fb      	ldrb	r3, [r7, #7]
 800438e:	429a      	cmp	r2, r3
 8004390:	f43f af48 	beq.w	8004224 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004394:	2300      	movs	r3, #0
}
 8004396:	4618      	mov	r0, r3
 8004398:	3770      	adds	r7, #112	; 0x70
 800439a:	46bd      	mov	sp, r7
 800439c:	bd80      	pop	{r7, pc}
	...

080043a0 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80043a0:	b480      	push	{r7}
 80043a2:	b097      	sub	sp, #92	; 0x5c
 80043a4:	af00      	add	r7, sp, #0
 80043a6:	60f8      	str	r0, [r7, #12]
 80043a8:	60b9      	str	r1, [r7, #8]
 80043aa:	4613      	mov	r3, r2
 80043ac:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 80043ae:	68fb      	ldr	r3, [r7, #12]
 80043b0:	68ba      	ldr	r2, [r7, #8]
 80043b2:	655a      	str	r2, [r3, #84]	; 0x54
  huart->RxXferSize  = Size;
 80043b4:	68fb      	ldr	r3, [r7, #12]
 80043b6:	88fa      	ldrh	r2, [r7, #6]
 80043b8:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
  huart->RxXferCount = Size;
 80043bc:	68fb      	ldr	r3, [r7, #12]
 80043be:	88fa      	ldrh	r2, [r7, #6]
 80043c0:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->RxISR       = NULL;
 80043c4:	68fb      	ldr	r3, [r7, #12]
 80043c6:	2200      	movs	r2, #0
 80043c8:	669a      	str	r2, [r3, #104]	; 0x68

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 80043ca:	68fb      	ldr	r3, [r7, #12]
 80043cc:	689b      	ldr	r3, [r3, #8]
 80043ce:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80043d2:	d10e      	bne.n	80043f2 <UART_Start_Receive_IT+0x52>
 80043d4:	68fb      	ldr	r3, [r7, #12]
 80043d6:	691b      	ldr	r3, [r3, #16]
 80043d8:	2b00      	cmp	r3, #0
 80043da:	d105      	bne.n	80043e8 <UART_Start_Receive_IT+0x48>
 80043dc:	68fb      	ldr	r3, [r7, #12]
 80043de:	f240 12ff 	movw	r2, #511	; 0x1ff
 80043e2:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80043e6:	e02d      	b.n	8004444 <UART_Start_Receive_IT+0xa4>
 80043e8:	68fb      	ldr	r3, [r7, #12]
 80043ea:	22ff      	movs	r2, #255	; 0xff
 80043ec:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80043f0:	e028      	b.n	8004444 <UART_Start_Receive_IT+0xa4>
 80043f2:	68fb      	ldr	r3, [r7, #12]
 80043f4:	689b      	ldr	r3, [r3, #8]
 80043f6:	2b00      	cmp	r3, #0
 80043f8:	d10d      	bne.n	8004416 <UART_Start_Receive_IT+0x76>
 80043fa:	68fb      	ldr	r3, [r7, #12]
 80043fc:	691b      	ldr	r3, [r3, #16]
 80043fe:	2b00      	cmp	r3, #0
 8004400:	d104      	bne.n	800440c <UART_Start_Receive_IT+0x6c>
 8004402:	68fb      	ldr	r3, [r7, #12]
 8004404:	22ff      	movs	r2, #255	; 0xff
 8004406:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800440a:	e01b      	b.n	8004444 <UART_Start_Receive_IT+0xa4>
 800440c:	68fb      	ldr	r3, [r7, #12]
 800440e:	227f      	movs	r2, #127	; 0x7f
 8004410:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8004414:	e016      	b.n	8004444 <UART_Start_Receive_IT+0xa4>
 8004416:	68fb      	ldr	r3, [r7, #12]
 8004418:	689b      	ldr	r3, [r3, #8]
 800441a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800441e:	d10d      	bne.n	800443c <UART_Start_Receive_IT+0x9c>
 8004420:	68fb      	ldr	r3, [r7, #12]
 8004422:	691b      	ldr	r3, [r3, #16]
 8004424:	2b00      	cmp	r3, #0
 8004426:	d104      	bne.n	8004432 <UART_Start_Receive_IT+0x92>
 8004428:	68fb      	ldr	r3, [r7, #12]
 800442a:	227f      	movs	r2, #127	; 0x7f
 800442c:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8004430:	e008      	b.n	8004444 <UART_Start_Receive_IT+0xa4>
 8004432:	68fb      	ldr	r3, [r7, #12]
 8004434:	223f      	movs	r2, #63	; 0x3f
 8004436:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800443a:	e003      	b.n	8004444 <UART_Start_Receive_IT+0xa4>
 800443c:	68fb      	ldr	r3, [r7, #12]
 800443e:	2200      	movs	r2, #0
 8004440:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004444:	68fb      	ldr	r3, [r7, #12]
 8004446:	2200      	movs	r2, #0
 8004448:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800444c:	68fb      	ldr	r3, [r7, #12]
 800444e:	2222      	movs	r2, #34	; 0x22
 8004450:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004454:	68fb      	ldr	r3, [r7, #12]
 8004456:	681b      	ldr	r3, [r3, #0]
 8004458:	3308      	adds	r3, #8
 800445a:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800445c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800445e:	e853 3f00 	ldrex	r3, [r3]
 8004462:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8004464:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004466:	f043 0301 	orr.w	r3, r3, #1
 800446a:	657b      	str	r3, [r7, #84]	; 0x54
 800446c:	68fb      	ldr	r3, [r7, #12]
 800446e:	681b      	ldr	r3, [r3, #0]
 8004470:	3308      	adds	r3, #8
 8004472:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8004474:	64ba      	str	r2, [r7, #72]	; 0x48
 8004476:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004478:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800447a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800447c:	e841 2300 	strex	r3, r2, [r1]
 8004480:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8004482:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004484:	2b00      	cmp	r3, #0
 8004486:	d1e5      	bne.n	8004454 <UART_Start_Receive_IT+0xb4>

  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004488:	68fb      	ldr	r3, [r7, #12]
 800448a:	689b      	ldr	r3, [r3, #8]
 800448c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004490:	d107      	bne.n	80044a2 <UART_Start_Receive_IT+0x102>
 8004492:	68fb      	ldr	r3, [r7, #12]
 8004494:	691b      	ldr	r3, [r3, #16]
 8004496:	2b00      	cmp	r3, #0
 8004498:	d103      	bne.n	80044a2 <UART_Start_Receive_IT+0x102>
  {
    huart->RxISR = UART_RxISR_16BIT;
 800449a:	68fb      	ldr	r3, [r7, #12]
 800449c:	4a21      	ldr	r2, [pc, #132]	; (8004524 <UART_Start_Receive_IT+0x184>)
 800449e:	669a      	str	r2, [r3, #104]	; 0x68
 80044a0:	e002      	b.n	80044a8 <UART_Start_Receive_IT+0x108>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 80044a2:	68fb      	ldr	r3, [r7, #12]
 80044a4:	4a20      	ldr	r2, [pc, #128]	; (8004528 <UART_Start_Receive_IT+0x188>)
 80044a6:	669a      	str	r2, [r3, #104]	; 0x68
  }

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 80044a8:	68fb      	ldr	r3, [r7, #12]
 80044aa:	691b      	ldr	r3, [r3, #16]
 80044ac:	2b00      	cmp	r3, #0
 80044ae:	d019      	beq.n	80044e4 <UART_Start_Receive_IT+0x144>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 80044b0:	68fb      	ldr	r3, [r7, #12]
 80044b2:	681b      	ldr	r3, [r3, #0]
 80044b4:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80044b6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80044b8:	e853 3f00 	ldrex	r3, [r3]
 80044bc:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80044be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80044c0:	f443 7390 	orr.w	r3, r3, #288	; 0x120
 80044c4:	64fb      	str	r3, [r7, #76]	; 0x4c
 80044c6:	68fb      	ldr	r3, [r7, #12]
 80044c8:	681b      	ldr	r3, [r3, #0]
 80044ca:	461a      	mov	r2, r3
 80044cc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80044ce:	637b      	str	r3, [r7, #52]	; 0x34
 80044d0:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80044d2:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80044d4:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80044d6:	e841 2300 	strex	r3, r2, [r1]
 80044da:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 80044dc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80044de:	2b00      	cmp	r3, #0
 80044e0:	d1e6      	bne.n	80044b0 <UART_Start_Receive_IT+0x110>
 80044e2:	e018      	b.n	8004516 <UART_Start_Receive_IT+0x176>
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 80044e4:	68fb      	ldr	r3, [r7, #12]
 80044e6:	681b      	ldr	r3, [r3, #0]
 80044e8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80044ea:	697b      	ldr	r3, [r7, #20]
 80044ec:	e853 3f00 	ldrex	r3, [r3]
 80044f0:	613b      	str	r3, [r7, #16]
   return(result);
 80044f2:	693b      	ldr	r3, [r7, #16]
 80044f4:	f043 0320 	orr.w	r3, r3, #32
 80044f8:	653b      	str	r3, [r7, #80]	; 0x50
 80044fa:	68fb      	ldr	r3, [r7, #12]
 80044fc:	681b      	ldr	r3, [r3, #0]
 80044fe:	461a      	mov	r2, r3
 8004500:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004502:	623b      	str	r3, [r7, #32]
 8004504:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004506:	69f9      	ldr	r1, [r7, #28]
 8004508:	6a3a      	ldr	r2, [r7, #32]
 800450a:	e841 2300 	strex	r3, r2, [r1]
 800450e:	61bb      	str	r3, [r7, #24]
   return(result);
 8004510:	69bb      	ldr	r3, [r7, #24]
 8004512:	2b00      	cmp	r3, #0
 8004514:	d1e6      	bne.n	80044e4 <UART_Start_Receive_IT+0x144>
  }
  return HAL_OK;
 8004516:	2300      	movs	r3, #0
}
 8004518:	4618      	mov	r0, r3
 800451a:	375c      	adds	r7, #92	; 0x5c
 800451c:	46bd      	mov	sp, r7
 800451e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004522:	4770      	bx	lr
 8004524:	08004951 	.word	0x08004951
 8004528:	080047eb 	.word	0x080047eb

0800452c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800452c:	b480      	push	{r7}
 800452e:	b095      	sub	sp, #84	; 0x54
 8004530:	af00      	add	r7, sp, #0
 8004532:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	681b      	ldr	r3, [r3, #0]
 8004538:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800453a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800453c:	e853 3f00 	ldrex	r3, [r3]
 8004540:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8004542:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004544:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8004548:	64fb      	str	r3, [r7, #76]	; 0x4c
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	681b      	ldr	r3, [r3, #0]
 800454e:	461a      	mov	r2, r3
 8004550:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004552:	643b      	str	r3, [r7, #64]	; 0x40
 8004554:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004556:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8004558:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800455a:	e841 2300 	strex	r3, r2, [r1]
 800455e:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8004560:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004562:	2b00      	cmp	r3, #0
 8004564:	d1e6      	bne.n	8004534 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	681b      	ldr	r3, [r3, #0]
 800456a:	3308      	adds	r3, #8
 800456c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800456e:	6a3b      	ldr	r3, [r7, #32]
 8004570:	e853 3f00 	ldrex	r3, [r3]
 8004574:	61fb      	str	r3, [r7, #28]
   return(result);
 8004576:	69fb      	ldr	r3, [r7, #28]
 8004578:	f023 0301 	bic.w	r3, r3, #1
 800457c:	64bb      	str	r3, [r7, #72]	; 0x48
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	681b      	ldr	r3, [r3, #0]
 8004582:	3308      	adds	r3, #8
 8004584:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8004586:	62fa      	str	r2, [r7, #44]	; 0x2c
 8004588:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800458a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800458c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800458e:	e841 2300 	strex	r3, r2, [r1]
 8004592:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8004594:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004596:	2b00      	cmp	r3, #0
 8004598:	d1e5      	bne.n	8004566 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800459e:	2b01      	cmp	r3, #1
 80045a0:	d118      	bne.n	80045d4 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	681b      	ldr	r3, [r3, #0]
 80045a6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80045a8:	68fb      	ldr	r3, [r7, #12]
 80045aa:	e853 3f00 	ldrex	r3, [r3]
 80045ae:	60bb      	str	r3, [r7, #8]
   return(result);
 80045b0:	68bb      	ldr	r3, [r7, #8]
 80045b2:	f023 0310 	bic.w	r3, r3, #16
 80045b6:	647b      	str	r3, [r7, #68]	; 0x44
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	681b      	ldr	r3, [r3, #0]
 80045bc:	461a      	mov	r2, r3
 80045be:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80045c0:	61bb      	str	r3, [r7, #24]
 80045c2:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80045c4:	6979      	ldr	r1, [r7, #20]
 80045c6:	69ba      	ldr	r2, [r7, #24]
 80045c8:	e841 2300 	strex	r3, r2, [r1]
 80045cc:	613b      	str	r3, [r7, #16]
   return(result);
 80045ce:	693b      	ldr	r3, [r7, #16]
 80045d0:	2b00      	cmp	r3, #0
 80045d2:	d1e6      	bne.n	80045a2 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	2220      	movs	r2, #32
 80045d8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	2200      	movs	r2, #0
 80045e0:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	2200      	movs	r2, #0
 80045e6:	669a      	str	r2, [r3, #104]	; 0x68
}
 80045e8:	bf00      	nop
 80045ea:	3754      	adds	r7, #84	; 0x54
 80045ec:	46bd      	mov	sp, r7
 80045ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045f2:	4770      	bx	lr

080045f4 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80045f4:	b580      	push	{r7, lr}
 80045f6:	b084      	sub	sp, #16
 80045f8:	af00      	add	r7, sp, #0
 80045fa:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004600:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8004602:	68fb      	ldr	r3, [r7, #12]
 8004604:	2200      	movs	r2, #0
 8004606:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 800460a:	68fb      	ldr	r3, [r7, #12]
 800460c:	2200      	movs	r2, #0
 800460e:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004612:	68f8      	ldr	r0, [r7, #12]
 8004614:	f7ff fa8a 	bl	8003b2c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004618:	bf00      	nop
 800461a:	3710      	adds	r7, #16
 800461c:	46bd      	mov	sp, r7
 800461e:	bd80      	pop	{r7, pc}

08004620 <UART_TxISR_8BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_8BIT(UART_HandleTypeDef *huart)
{
 8004620:	b480      	push	{r7}
 8004622:	b08f      	sub	sp, #60	; 0x3c
 8004624:	af00      	add	r7, sp, #0
 8004626:	6078      	str	r0, [r7, #4]
  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800462c:	2b21      	cmp	r3, #33	; 0x21
 800462e:	d14c      	bne.n	80046ca <UART_TxISR_8BIT+0xaa>
  {
    if (huart->TxXferCount == 0U)
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8004636:	b29b      	uxth	r3, r3
 8004638:	2b00      	cmp	r3, #0
 800463a:	d132      	bne.n	80046a2 <UART_TxISR_8BIT+0x82>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	681b      	ldr	r3, [r3, #0]
 8004640:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004642:	6a3b      	ldr	r3, [r7, #32]
 8004644:	e853 3f00 	ldrex	r3, [r3]
 8004648:	61fb      	str	r3, [r7, #28]
   return(result);
 800464a:	69fb      	ldr	r3, [r7, #28]
 800464c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004650:	637b      	str	r3, [r7, #52]	; 0x34
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	681b      	ldr	r3, [r3, #0]
 8004656:	461a      	mov	r2, r3
 8004658:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800465a:	62fb      	str	r3, [r7, #44]	; 0x2c
 800465c:	62ba      	str	r2, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800465e:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004660:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004662:	e841 2300 	strex	r3, r2, [r1]
 8004666:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8004668:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800466a:	2b00      	cmp	r3, #0
 800466c:	d1e6      	bne.n	800463c <UART_TxISR_8BIT+0x1c>

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	681b      	ldr	r3, [r3, #0]
 8004672:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004674:	68fb      	ldr	r3, [r7, #12]
 8004676:	e853 3f00 	ldrex	r3, [r3]
 800467a:	60bb      	str	r3, [r7, #8]
   return(result);
 800467c:	68bb      	ldr	r3, [r7, #8]
 800467e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004682:	633b      	str	r3, [r7, #48]	; 0x30
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	681b      	ldr	r3, [r3, #0]
 8004688:	461a      	mov	r2, r3
 800468a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800468c:	61bb      	str	r3, [r7, #24]
 800468e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004690:	6979      	ldr	r1, [r7, #20]
 8004692:	69ba      	ldr	r2, [r7, #24]
 8004694:	e841 2300 	strex	r3, r2, [r1]
 8004698:	613b      	str	r3, [r7, #16]
   return(result);
 800469a:	693b      	ldr	r3, [r7, #16]
 800469c:	2b00      	cmp	r3, #0
 800469e:	d1e6      	bne.n	800466e <UART_TxISR_8BIT+0x4e>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
      huart->pTxBuffPtr++;
      huart->TxXferCount--;
    }
  }
}
 80046a0:	e013      	b.n	80046ca <UART_TxISR_8BIT+0xaa>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80046a6:	781a      	ldrb	r2, [r3, #0]
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	681b      	ldr	r3, [r3, #0]
 80046ac:	629a      	str	r2, [r3, #40]	; 0x28
      huart->pTxBuffPtr++;
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80046b2:	1c5a      	adds	r2, r3, #1
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	64da      	str	r2, [r3, #76]	; 0x4c
      huart->TxXferCount--;
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80046be:	b29b      	uxth	r3, r3
 80046c0:	3b01      	subs	r3, #1
 80046c2:	b29a      	uxth	r2, r3
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
}
 80046ca:	bf00      	nop
 80046cc:	373c      	adds	r7, #60	; 0x3c
 80046ce:	46bd      	mov	sp, r7
 80046d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046d4:	4770      	bx	lr

080046d6 <UART_TxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_16BIT(UART_HandleTypeDef *huart)
{
 80046d6:	b480      	push	{r7}
 80046d8:	b091      	sub	sp, #68	; 0x44
 80046da:	af00      	add	r7, sp, #0
 80046dc:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80046e2:	2b21      	cmp	r3, #33	; 0x21
 80046e4:	d151      	bne.n	800478a <UART_TxISR_16BIT+0xb4>
  {
    if (huart->TxXferCount == 0U)
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80046ec:	b29b      	uxth	r3, r3
 80046ee:	2b00      	cmp	r3, #0
 80046f0:	d132      	bne.n	8004758 <UART_TxISR_16BIT+0x82>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	681b      	ldr	r3, [r3, #0]
 80046f6:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80046f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80046fa:	e853 3f00 	ldrex	r3, [r3]
 80046fe:	623b      	str	r3, [r7, #32]
   return(result);
 8004700:	6a3b      	ldr	r3, [r7, #32]
 8004702:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004706:	63bb      	str	r3, [r7, #56]	; 0x38
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	681b      	ldr	r3, [r3, #0]
 800470c:	461a      	mov	r2, r3
 800470e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004710:	633b      	str	r3, [r7, #48]	; 0x30
 8004712:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004714:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8004716:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004718:	e841 2300 	strex	r3, r2, [r1]
 800471c:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800471e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004720:	2b00      	cmp	r3, #0
 8004722:	d1e6      	bne.n	80046f2 <UART_TxISR_16BIT+0x1c>

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	681b      	ldr	r3, [r3, #0]
 8004728:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800472a:	693b      	ldr	r3, [r7, #16]
 800472c:	e853 3f00 	ldrex	r3, [r3]
 8004730:	60fb      	str	r3, [r7, #12]
   return(result);
 8004732:	68fb      	ldr	r3, [r7, #12]
 8004734:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004738:	637b      	str	r3, [r7, #52]	; 0x34
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	681b      	ldr	r3, [r3, #0]
 800473e:	461a      	mov	r2, r3
 8004740:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004742:	61fb      	str	r3, [r7, #28]
 8004744:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004746:	69b9      	ldr	r1, [r7, #24]
 8004748:	69fa      	ldr	r2, [r7, #28]
 800474a:	e841 2300 	strex	r3, r2, [r1]
 800474e:	617b      	str	r3, [r7, #20]
   return(result);
 8004750:	697b      	ldr	r3, [r7, #20]
 8004752:	2b00      	cmp	r3, #0
 8004754:	d1e6      	bne.n	8004724 <UART_TxISR_16BIT+0x4e>
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
      huart->pTxBuffPtr += 2U;
      huart->TxXferCount--;
    }
  }
}
 8004756:	e018      	b.n	800478a <UART_TxISR_16BIT+0xb4>
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800475c:	63fb      	str	r3, [r7, #60]	; 0x3c
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 800475e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004760:	881b      	ldrh	r3, [r3, #0]
 8004762:	461a      	mov	r2, r3
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	681b      	ldr	r3, [r3, #0]
 8004768:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800476c:	629a      	str	r2, [r3, #40]	; 0x28
      huart->pTxBuffPtr += 2U;
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004772:	1c9a      	adds	r2, r3, #2
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	64da      	str	r2, [r3, #76]	; 0x4c
      huart->TxXferCount--;
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800477e:	b29b      	uxth	r3, r3
 8004780:	3b01      	subs	r3, #1
 8004782:	b29a      	uxth	r2, r3
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
}
 800478a:	bf00      	nop
 800478c:	3744      	adds	r7, #68	; 0x44
 800478e:	46bd      	mov	sp, r7
 8004790:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004794:	4770      	bx	lr

08004796 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8004796:	b580      	push	{r7, lr}
 8004798:	b088      	sub	sp, #32
 800479a:	af00      	add	r7, sp, #0
 800479c:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	681b      	ldr	r3, [r3, #0]
 80047a2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80047a4:	68fb      	ldr	r3, [r7, #12]
 80047a6:	e853 3f00 	ldrex	r3, [r3]
 80047aa:	60bb      	str	r3, [r7, #8]
   return(result);
 80047ac:	68bb      	ldr	r3, [r7, #8]
 80047ae:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80047b2:	61fb      	str	r3, [r7, #28]
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	681b      	ldr	r3, [r3, #0]
 80047b8:	461a      	mov	r2, r3
 80047ba:	69fb      	ldr	r3, [r7, #28]
 80047bc:	61bb      	str	r3, [r7, #24]
 80047be:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80047c0:	6979      	ldr	r1, [r7, #20]
 80047c2:	69ba      	ldr	r2, [r7, #24]
 80047c4:	e841 2300 	strex	r3, r2, [r1]
 80047c8:	613b      	str	r3, [r7, #16]
   return(result);
 80047ca:	693b      	ldr	r3, [r7, #16]
 80047cc:	2b00      	cmp	r3, #0
 80047ce:	d1e6      	bne.n	800479e <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	2220      	movs	r2, #32
 80047d4:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	2200      	movs	r2, #0
 80047da:	66da      	str	r2, [r3, #108]	; 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80047dc:	6878      	ldr	r0, [r7, #4]
 80047de:	f7fc ff03 	bl	80015e8 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80047e2:	bf00      	nop
 80047e4:	3720      	adds	r7, #32
 80047e6:	46bd      	mov	sp, r7
 80047e8:	bd80      	pop	{r7, pc}

080047ea <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 80047ea:	b580      	push	{r7, lr}
 80047ec:	b096      	sub	sp, #88	; 0x58
 80047ee:	af00      	add	r7, sp, #0
 80047f0:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 80047f8:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004802:	2b22      	cmp	r3, #34	; 0x22
 8004804:	f040 8098 	bne.w	8004938 <UART_RxISR_8BIT+0x14e>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	681b      	ldr	r3, [r3, #0]
 800480c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800480e:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8004812:	f8b7 3054 	ldrh.w	r3, [r7, #84]	; 0x54
 8004816:	b2d9      	uxtb	r1, r3
 8004818:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 800481c:	b2da      	uxtb	r2, r3
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004822:	400a      	ands	r2, r1
 8004824:	b2d2      	uxtb	r2, r2
 8004826:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800482c:	1c5a      	adds	r2, r3, #1
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8004838:	b29b      	uxth	r3, r3
 800483a:	3b01      	subs	r3, #1
 800483c:	b29a      	uxth	r2, r3
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800484a:	b29b      	uxth	r3, r3
 800484c:	2b00      	cmp	r3, #0
 800484e:	d17b      	bne.n	8004948 <UART_RxISR_8BIT+0x15e>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	681b      	ldr	r3, [r3, #0]
 8004854:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004856:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004858:	e853 3f00 	ldrex	r3, [r3]
 800485c:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800485e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004860:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8004864:	653b      	str	r3, [r7, #80]	; 0x50
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	681b      	ldr	r3, [r3, #0]
 800486a:	461a      	mov	r2, r3
 800486c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800486e:	647b      	str	r3, [r7, #68]	; 0x44
 8004870:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004872:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8004874:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8004876:	e841 2300 	strex	r3, r2, [r1]
 800487a:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800487c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800487e:	2b00      	cmp	r3, #0
 8004880:	d1e6      	bne.n	8004850 <UART_RxISR_8BIT+0x66>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	681b      	ldr	r3, [r3, #0]
 8004886:	3308      	adds	r3, #8
 8004888:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800488a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800488c:	e853 3f00 	ldrex	r3, [r3]
 8004890:	623b      	str	r3, [r7, #32]
   return(result);
 8004892:	6a3b      	ldr	r3, [r7, #32]
 8004894:	f023 0301 	bic.w	r3, r3, #1
 8004898:	64fb      	str	r3, [r7, #76]	; 0x4c
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	681b      	ldr	r3, [r3, #0]
 800489e:	3308      	adds	r3, #8
 80048a0:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80048a2:	633a      	str	r2, [r7, #48]	; 0x30
 80048a4:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80048a6:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80048a8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80048aa:	e841 2300 	strex	r3, r2, [r1]
 80048ae:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80048b0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80048b2:	2b00      	cmp	r3, #0
 80048b4:	d1e5      	bne.n	8004882 <UART_RxISR_8BIT+0x98>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	2220      	movs	r2, #32
 80048ba:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	2200      	movs	r2, #0
 80048c2:	669a      	str	r2, [r3, #104]	; 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	2200      	movs	r2, #0
 80048c8:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80048ce:	2b01      	cmp	r3, #1
 80048d0:	d12e      	bne.n	8004930 <UART_RxISR_8BIT+0x146>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	2200      	movs	r2, #0
 80048d6:	661a      	str	r2, [r3, #96]	; 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	681b      	ldr	r3, [r3, #0]
 80048dc:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80048de:	693b      	ldr	r3, [r7, #16]
 80048e0:	e853 3f00 	ldrex	r3, [r3]
 80048e4:	60fb      	str	r3, [r7, #12]
   return(result);
 80048e6:	68fb      	ldr	r3, [r7, #12]
 80048e8:	f023 0310 	bic.w	r3, r3, #16
 80048ec:	64bb      	str	r3, [r7, #72]	; 0x48
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	681b      	ldr	r3, [r3, #0]
 80048f2:	461a      	mov	r2, r3
 80048f4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80048f6:	61fb      	str	r3, [r7, #28]
 80048f8:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80048fa:	69b9      	ldr	r1, [r7, #24]
 80048fc:	69fa      	ldr	r2, [r7, #28]
 80048fe:	e841 2300 	strex	r3, r2, [r1]
 8004902:	617b      	str	r3, [r7, #20]
   return(result);
 8004904:	697b      	ldr	r3, [r7, #20]
 8004906:	2b00      	cmp	r3, #0
 8004908:	d1e6      	bne.n	80048d8 <UART_RxISR_8BIT+0xee>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	681b      	ldr	r3, [r3, #0]
 800490e:	69db      	ldr	r3, [r3, #28]
 8004910:	f003 0310 	and.w	r3, r3, #16
 8004914:	2b10      	cmp	r3, #16
 8004916:	d103      	bne.n	8004920 <UART_RxISR_8BIT+0x136>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	681b      	ldr	r3, [r3, #0]
 800491c:	2210      	movs	r2, #16
 800491e:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8004926:	4619      	mov	r1, r3
 8004928:	6878      	ldr	r0, [r7, #4]
 800492a:	f7ff f909 	bl	8003b40 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800492e:	e00b      	b.n	8004948 <UART_RxISR_8BIT+0x15e>
        HAL_UART_RxCpltCallback(huart);
 8004930:	6878      	ldr	r0, [r7, #4]
 8004932:	f7fc fe2d 	bl	8001590 <HAL_UART_RxCpltCallback>
}
 8004936:	e007      	b.n	8004948 <UART_RxISR_8BIT+0x15e>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	681b      	ldr	r3, [r3, #0]
 800493c:	699a      	ldr	r2, [r3, #24]
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	681b      	ldr	r3, [r3, #0]
 8004942:	f042 0208 	orr.w	r2, r2, #8
 8004946:	619a      	str	r2, [r3, #24]
}
 8004948:	bf00      	nop
 800494a:	3758      	adds	r7, #88	; 0x58
 800494c:	46bd      	mov	sp, r7
 800494e:	bd80      	pop	{r7, pc}

08004950 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8004950:	b580      	push	{r7, lr}
 8004952:	b096      	sub	sp, #88	; 0x58
 8004954:	af00      	add	r7, sp, #0
 8004956:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800495e:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004968:	2b22      	cmp	r3, #34	; 0x22
 800496a:	f040 8098 	bne.w	8004a9e <UART_RxISR_16BIT+0x14e>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	681b      	ldr	r3, [r3, #0]
 8004972:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004974:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800497c:	653b      	str	r3, [r7, #80]	; 0x50
    *tmp = (uint16_t)(uhdata & uhMask);
 800497e:	f8b7 2054 	ldrh.w	r2, [r7, #84]	; 0x54
 8004982:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 8004986:	4013      	ands	r3, r2
 8004988:	b29a      	uxth	r2, r3
 800498a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800498c:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004992:	1c9a      	adds	r2, r3, #2
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800499e:	b29b      	uxth	r3, r3
 80049a0:	3b01      	subs	r3, #1
 80049a2:	b29a      	uxth	r2, r3
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80049b0:	b29b      	uxth	r3, r3
 80049b2:	2b00      	cmp	r3, #0
 80049b4:	d17b      	bne.n	8004aae <UART_RxISR_16BIT+0x15e>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	681b      	ldr	r3, [r3, #0]
 80049ba:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80049bc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80049be:	e853 3f00 	ldrex	r3, [r3]
 80049c2:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 80049c4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80049c6:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80049ca:	64fb      	str	r3, [r7, #76]	; 0x4c
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	681b      	ldr	r3, [r3, #0]
 80049d0:	461a      	mov	r2, r3
 80049d2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80049d4:	643b      	str	r3, [r7, #64]	; 0x40
 80049d6:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80049d8:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80049da:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80049dc:	e841 2300 	strex	r3, r2, [r1]
 80049e0:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80049e2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80049e4:	2b00      	cmp	r3, #0
 80049e6:	d1e6      	bne.n	80049b6 <UART_RxISR_16BIT+0x66>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	681b      	ldr	r3, [r3, #0]
 80049ec:	3308      	adds	r3, #8
 80049ee:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80049f0:	6a3b      	ldr	r3, [r7, #32]
 80049f2:	e853 3f00 	ldrex	r3, [r3]
 80049f6:	61fb      	str	r3, [r7, #28]
   return(result);
 80049f8:	69fb      	ldr	r3, [r7, #28]
 80049fa:	f023 0301 	bic.w	r3, r3, #1
 80049fe:	64bb      	str	r3, [r7, #72]	; 0x48
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	681b      	ldr	r3, [r3, #0]
 8004a04:	3308      	adds	r3, #8
 8004a06:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8004a08:	62fa      	str	r2, [r7, #44]	; 0x2c
 8004a0a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004a0c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004a0e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004a10:	e841 2300 	strex	r3, r2, [r1]
 8004a14:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8004a16:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a18:	2b00      	cmp	r3, #0
 8004a1a:	d1e5      	bne.n	80049e8 <UART_RxISR_16BIT+0x98>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	2220      	movs	r2, #32
 8004a20:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	2200      	movs	r2, #0
 8004a28:	669a      	str	r2, [r3, #104]	; 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	2200      	movs	r2, #0
 8004a2e:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004a34:	2b01      	cmp	r3, #1
 8004a36:	d12e      	bne.n	8004a96 <UART_RxISR_16BIT+0x146>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	2200      	movs	r2, #0
 8004a3c:	661a      	str	r2, [r3, #96]	; 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	681b      	ldr	r3, [r3, #0]
 8004a42:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004a44:	68fb      	ldr	r3, [r7, #12]
 8004a46:	e853 3f00 	ldrex	r3, [r3]
 8004a4a:	60bb      	str	r3, [r7, #8]
   return(result);
 8004a4c:	68bb      	ldr	r3, [r7, #8]
 8004a4e:	f023 0310 	bic.w	r3, r3, #16
 8004a52:	647b      	str	r3, [r7, #68]	; 0x44
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	681b      	ldr	r3, [r3, #0]
 8004a58:	461a      	mov	r2, r3
 8004a5a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004a5c:	61bb      	str	r3, [r7, #24]
 8004a5e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004a60:	6979      	ldr	r1, [r7, #20]
 8004a62:	69ba      	ldr	r2, [r7, #24]
 8004a64:	e841 2300 	strex	r3, r2, [r1]
 8004a68:	613b      	str	r3, [r7, #16]
   return(result);
 8004a6a:	693b      	ldr	r3, [r7, #16]
 8004a6c:	2b00      	cmp	r3, #0
 8004a6e:	d1e6      	bne.n	8004a3e <UART_RxISR_16BIT+0xee>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	681b      	ldr	r3, [r3, #0]
 8004a74:	69db      	ldr	r3, [r3, #28]
 8004a76:	f003 0310 	and.w	r3, r3, #16
 8004a7a:	2b10      	cmp	r3, #16
 8004a7c:	d103      	bne.n	8004a86 <UART_RxISR_16BIT+0x136>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	681b      	ldr	r3, [r3, #0]
 8004a82:	2210      	movs	r2, #16
 8004a84:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8004a8c:	4619      	mov	r1, r3
 8004a8e:	6878      	ldr	r0, [r7, #4]
 8004a90:	f7ff f856 	bl	8003b40 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8004a94:	e00b      	b.n	8004aae <UART_RxISR_16BIT+0x15e>
        HAL_UART_RxCpltCallback(huart);
 8004a96:	6878      	ldr	r0, [r7, #4]
 8004a98:	f7fc fd7a 	bl	8001590 <HAL_UART_RxCpltCallback>
}
 8004a9c:	e007      	b.n	8004aae <UART_RxISR_16BIT+0x15e>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	681b      	ldr	r3, [r3, #0]
 8004aa2:	699a      	ldr	r2, [r3, #24]
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	681b      	ldr	r3, [r3, #0]
 8004aa8:	f042 0208 	orr.w	r2, r2, #8
 8004aac:	619a      	str	r2, [r3, #24]
}
 8004aae:	bf00      	nop
 8004ab0:	3758      	adds	r7, #88	; 0x58
 8004ab2:	46bd      	mov	sp, r7
 8004ab4:	bd80      	pop	{r7, pc}

08004ab6 <atoi>:
 8004ab6:	220a      	movs	r2, #10
 8004ab8:	2100      	movs	r1, #0
 8004aba:	f000 b8d7 	b.w	8004c6c <strtol>
	...

08004ac0 <__errno>:
 8004ac0:	4b01      	ldr	r3, [pc, #4]	; (8004ac8 <__errno+0x8>)
 8004ac2:	6818      	ldr	r0, [r3, #0]
 8004ac4:	4770      	bx	lr
 8004ac6:	bf00      	nop
 8004ac8:	2000000c 	.word	0x2000000c

08004acc <__libc_init_array>:
 8004acc:	b570      	push	{r4, r5, r6, lr}
 8004ace:	4d0d      	ldr	r5, [pc, #52]	; (8004b04 <__libc_init_array+0x38>)
 8004ad0:	4c0d      	ldr	r4, [pc, #52]	; (8004b08 <__libc_init_array+0x3c>)
 8004ad2:	1b64      	subs	r4, r4, r5
 8004ad4:	10a4      	asrs	r4, r4, #2
 8004ad6:	2600      	movs	r6, #0
 8004ad8:	42a6      	cmp	r6, r4
 8004ada:	d109      	bne.n	8004af0 <__libc_init_array+0x24>
 8004adc:	4d0b      	ldr	r5, [pc, #44]	; (8004b0c <__libc_init_array+0x40>)
 8004ade:	4c0c      	ldr	r4, [pc, #48]	; (8004b10 <__libc_init_array+0x44>)
 8004ae0:	f000 fdb6 	bl	8005650 <_init>
 8004ae4:	1b64      	subs	r4, r4, r5
 8004ae6:	10a4      	asrs	r4, r4, #2
 8004ae8:	2600      	movs	r6, #0
 8004aea:	42a6      	cmp	r6, r4
 8004aec:	d105      	bne.n	8004afa <__libc_init_array+0x2e>
 8004aee:	bd70      	pop	{r4, r5, r6, pc}
 8004af0:	f855 3b04 	ldr.w	r3, [r5], #4
 8004af4:	4798      	blx	r3
 8004af6:	3601      	adds	r6, #1
 8004af8:	e7ee      	b.n	8004ad8 <__libc_init_array+0xc>
 8004afa:	f855 3b04 	ldr.w	r3, [r5], #4
 8004afe:	4798      	blx	r3
 8004b00:	3601      	adds	r6, #1
 8004b02:	e7f2      	b.n	8004aea <__libc_init_array+0x1e>
 8004b04:	08005858 	.word	0x08005858
 8004b08:	08005858 	.word	0x08005858
 8004b0c:	08005858 	.word	0x08005858
 8004b10:	0800585c 	.word	0x0800585c

08004b14 <memset>:
 8004b14:	4402      	add	r2, r0
 8004b16:	4603      	mov	r3, r0
 8004b18:	4293      	cmp	r3, r2
 8004b1a:	d100      	bne.n	8004b1e <memset+0xa>
 8004b1c:	4770      	bx	lr
 8004b1e:	f803 1b01 	strb.w	r1, [r3], #1
 8004b22:	e7f9      	b.n	8004b18 <memset+0x4>

08004b24 <strchr>:
 8004b24:	b2c9      	uxtb	r1, r1
 8004b26:	4603      	mov	r3, r0
 8004b28:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004b2c:	b11a      	cbz	r2, 8004b36 <strchr+0x12>
 8004b2e:	428a      	cmp	r2, r1
 8004b30:	d1f9      	bne.n	8004b26 <strchr+0x2>
 8004b32:	4618      	mov	r0, r3
 8004b34:	4770      	bx	lr
 8004b36:	2900      	cmp	r1, #0
 8004b38:	bf18      	it	ne
 8004b3a:	2300      	movne	r3, #0
 8004b3c:	e7f9      	b.n	8004b32 <strchr+0xe>

08004b3e <strncmp>:
 8004b3e:	b510      	push	{r4, lr}
 8004b40:	b17a      	cbz	r2, 8004b62 <strncmp+0x24>
 8004b42:	4603      	mov	r3, r0
 8004b44:	3901      	subs	r1, #1
 8004b46:	1884      	adds	r4, r0, r2
 8004b48:	f813 0b01 	ldrb.w	r0, [r3], #1
 8004b4c:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 8004b50:	4290      	cmp	r0, r2
 8004b52:	d101      	bne.n	8004b58 <strncmp+0x1a>
 8004b54:	42a3      	cmp	r3, r4
 8004b56:	d101      	bne.n	8004b5c <strncmp+0x1e>
 8004b58:	1a80      	subs	r0, r0, r2
 8004b5a:	bd10      	pop	{r4, pc}
 8004b5c:	2800      	cmp	r0, #0
 8004b5e:	d1f3      	bne.n	8004b48 <strncmp+0xa>
 8004b60:	e7fa      	b.n	8004b58 <strncmp+0x1a>
 8004b62:	4610      	mov	r0, r2
 8004b64:	e7f9      	b.n	8004b5a <strncmp+0x1c>
	...

08004b68 <_strtol_l.constprop.0>:
 8004b68:	2b01      	cmp	r3, #1
 8004b6a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004b6e:	d001      	beq.n	8004b74 <_strtol_l.constprop.0+0xc>
 8004b70:	2b24      	cmp	r3, #36	; 0x24
 8004b72:	d906      	bls.n	8004b82 <_strtol_l.constprop.0+0x1a>
 8004b74:	f7ff ffa4 	bl	8004ac0 <__errno>
 8004b78:	2316      	movs	r3, #22
 8004b7a:	6003      	str	r3, [r0, #0]
 8004b7c:	2000      	movs	r0, #0
 8004b7e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004b82:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 8004c68 <_strtol_l.constprop.0+0x100>
 8004b86:	460d      	mov	r5, r1
 8004b88:	462e      	mov	r6, r5
 8004b8a:	f815 4b01 	ldrb.w	r4, [r5], #1
 8004b8e:	f814 700c 	ldrb.w	r7, [r4, ip]
 8004b92:	f017 0708 	ands.w	r7, r7, #8
 8004b96:	d1f7      	bne.n	8004b88 <_strtol_l.constprop.0+0x20>
 8004b98:	2c2d      	cmp	r4, #45	; 0x2d
 8004b9a:	d132      	bne.n	8004c02 <_strtol_l.constprop.0+0x9a>
 8004b9c:	782c      	ldrb	r4, [r5, #0]
 8004b9e:	2701      	movs	r7, #1
 8004ba0:	1cb5      	adds	r5, r6, #2
 8004ba2:	2b00      	cmp	r3, #0
 8004ba4:	d05b      	beq.n	8004c5e <_strtol_l.constprop.0+0xf6>
 8004ba6:	2b10      	cmp	r3, #16
 8004ba8:	d109      	bne.n	8004bbe <_strtol_l.constprop.0+0x56>
 8004baa:	2c30      	cmp	r4, #48	; 0x30
 8004bac:	d107      	bne.n	8004bbe <_strtol_l.constprop.0+0x56>
 8004bae:	782c      	ldrb	r4, [r5, #0]
 8004bb0:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 8004bb4:	2c58      	cmp	r4, #88	; 0x58
 8004bb6:	d14d      	bne.n	8004c54 <_strtol_l.constprop.0+0xec>
 8004bb8:	786c      	ldrb	r4, [r5, #1]
 8004bba:	2310      	movs	r3, #16
 8004bbc:	3502      	adds	r5, #2
 8004bbe:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 8004bc2:	f108 38ff 	add.w	r8, r8, #4294967295
 8004bc6:	f04f 0c00 	mov.w	ip, #0
 8004bca:	fbb8 f9f3 	udiv	r9, r8, r3
 8004bce:	4666      	mov	r6, ip
 8004bd0:	fb03 8a19 	mls	sl, r3, r9, r8
 8004bd4:	f1a4 0e30 	sub.w	lr, r4, #48	; 0x30
 8004bd8:	f1be 0f09 	cmp.w	lr, #9
 8004bdc:	d816      	bhi.n	8004c0c <_strtol_l.constprop.0+0xa4>
 8004bde:	4674      	mov	r4, lr
 8004be0:	42a3      	cmp	r3, r4
 8004be2:	dd24      	ble.n	8004c2e <_strtol_l.constprop.0+0xc6>
 8004be4:	f1bc 0f00 	cmp.w	ip, #0
 8004be8:	db1e      	blt.n	8004c28 <_strtol_l.constprop.0+0xc0>
 8004bea:	45b1      	cmp	r9, r6
 8004bec:	d31c      	bcc.n	8004c28 <_strtol_l.constprop.0+0xc0>
 8004bee:	d101      	bne.n	8004bf4 <_strtol_l.constprop.0+0x8c>
 8004bf0:	45a2      	cmp	sl, r4
 8004bf2:	db19      	blt.n	8004c28 <_strtol_l.constprop.0+0xc0>
 8004bf4:	fb06 4603 	mla	r6, r6, r3, r4
 8004bf8:	f04f 0c01 	mov.w	ip, #1
 8004bfc:	f815 4b01 	ldrb.w	r4, [r5], #1
 8004c00:	e7e8      	b.n	8004bd4 <_strtol_l.constprop.0+0x6c>
 8004c02:	2c2b      	cmp	r4, #43	; 0x2b
 8004c04:	bf04      	itt	eq
 8004c06:	782c      	ldrbeq	r4, [r5, #0]
 8004c08:	1cb5      	addeq	r5, r6, #2
 8004c0a:	e7ca      	b.n	8004ba2 <_strtol_l.constprop.0+0x3a>
 8004c0c:	f1a4 0e41 	sub.w	lr, r4, #65	; 0x41
 8004c10:	f1be 0f19 	cmp.w	lr, #25
 8004c14:	d801      	bhi.n	8004c1a <_strtol_l.constprop.0+0xb2>
 8004c16:	3c37      	subs	r4, #55	; 0x37
 8004c18:	e7e2      	b.n	8004be0 <_strtol_l.constprop.0+0x78>
 8004c1a:	f1a4 0e61 	sub.w	lr, r4, #97	; 0x61
 8004c1e:	f1be 0f19 	cmp.w	lr, #25
 8004c22:	d804      	bhi.n	8004c2e <_strtol_l.constprop.0+0xc6>
 8004c24:	3c57      	subs	r4, #87	; 0x57
 8004c26:	e7db      	b.n	8004be0 <_strtol_l.constprop.0+0x78>
 8004c28:	f04f 3cff 	mov.w	ip, #4294967295
 8004c2c:	e7e6      	b.n	8004bfc <_strtol_l.constprop.0+0x94>
 8004c2e:	f1bc 0f00 	cmp.w	ip, #0
 8004c32:	da05      	bge.n	8004c40 <_strtol_l.constprop.0+0xd8>
 8004c34:	2322      	movs	r3, #34	; 0x22
 8004c36:	6003      	str	r3, [r0, #0]
 8004c38:	4646      	mov	r6, r8
 8004c3a:	b942      	cbnz	r2, 8004c4e <_strtol_l.constprop.0+0xe6>
 8004c3c:	4630      	mov	r0, r6
 8004c3e:	e79e      	b.n	8004b7e <_strtol_l.constprop.0+0x16>
 8004c40:	b107      	cbz	r7, 8004c44 <_strtol_l.constprop.0+0xdc>
 8004c42:	4276      	negs	r6, r6
 8004c44:	2a00      	cmp	r2, #0
 8004c46:	d0f9      	beq.n	8004c3c <_strtol_l.constprop.0+0xd4>
 8004c48:	f1bc 0f00 	cmp.w	ip, #0
 8004c4c:	d000      	beq.n	8004c50 <_strtol_l.constprop.0+0xe8>
 8004c4e:	1e69      	subs	r1, r5, #1
 8004c50:	6011      	str	r1, [r2, #0]
 8004c52:	e7f3      	b.n	8004c3c <_strtol_l.constprop.0+0xd4>
 8004c54:	2430      	movs	r4, #48	; 0x30
 8004c56:	2b00      	cmp	r3, #0
 8004c58:	d1b1      	bne.n	8004bbe <_strtol_l.constprop.0+0x56>
 8004c5a:	2308      	movs	r3, #8
 8004c5c:	e7af      	b.n	8004bbe <_strtol_l.constprop.0+0x56>
 8004c5e:	2c30      	cmp	r4, #48	; 0x30
 8004c60:	d0a5      	beq.n	8004bae <_strtol_l.constprop.0+0x46>
 8004c62:	230a      	movs	r3, #10
 8004c64:	e7ab      	b.n	8004bbe <_strtol_l.constprop.0+0x56>
 8004c66:	bf00      	nop
 8004c68:	0800571d 	.word	0x0800571d

08004c6c <strtol>:
 8004c6c:	4613      	mov	r3, r2
 8004c6e:	460a      	mov	r2, r1
 8004c70:	4601      	mov	r1, r0
 8004c72:	4802      	ldr	r0, [pc, #8]	; (8004c7c <strtol+0x10>)
 8004c74:	6800      	ldr	r0, [r0, #0]
 8004c76:	f7ff bf77 	b.w	8004b68 <_strtol_l.constprop.0>
 8004c7a:	bf00      	nop
 8004c7c:	2000000c 	.word	0x2000000c

08004c80 <_vsiprintf_r>:
 8004c80:	b500      	push	{lr}
 8004c82:	b09b      	sub	sp, #108	; 0x6c
 8004c84:	9100      	str	r1, [sp, #0]
 8004c86:	9104      	str	r1, [sp, #16]
 8004c88:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8004c8c:	9105      	str	r1, [sp, #20]
 8004c8e:	9102      	str	r1, [sp, #8]
 8004c90:	4905      	ldr	r1, [pc, #20]	; (8004ca8 <_vsiprintf_r+0x28>)
 8004c92:	9103      	str	r1, [sp, #12]
 8004c94:	4669      	mov	r1, sp
 8004c96:	f000 f86f 	bl	8004d78 <_svfiprintf_r>
 8004c9a:	9b00      	ldr	r3, [sp, #0]
 8004c9c:	2200      	movs	r2, #0
 8004c9e:	701a      	strb	r2, [r3, #0]
 8004ca0:	b01b      	add	sp, #108	; 0x6c
 8004ca2:	f85d fb04 	ldr.w	pc, [sp], #4
 8004ca6:	bf00      	nop
 8004ca8:	ffff0208 	.word	0xffff0208

08004cac <vsiprintf>:
 8004cac:	4613      	mov	r3, r2
 8004cae:	460a      	mov	r2, r1
 8004cb0:	4601      	mov	r1, r0
 8004cb2:	4802      	ldr	r0, [pc, #8]	; (8004cbc <vsiprintf+0x10>)
 8004cb4:	6800      	ldr	r0, [r0, #0]
 8004cb6:	f7ff bfe3 	b.w	8004c80 <_vsiprintf_r>
 8004cba:	bf00      	nop
 8004cbc:	2000000c 	.word	0x2000000c

08004cc0 <__ssputs_r>:
 8004cc0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004cc4:	688e      	ldr	r6, [r1, #8]
 8004cc6:	429e      	cmp	r6, r3
 8004cc8:	4682      	mov	sl, r0
 8004cca:	460c      	mov	r4, r1
 8004ccc:	4690      	mov	r8, r2
 8004cce:	461f      	mov	r7, r3
 8004cd0:	d838      	bhi.n	8004d44 <__ssputs_r+0x84>
 8004cd2:	898a      	ldrh	r2, [r1, #12]
 8004cd4:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8004cd8:	d032      	beq.n	8004d40 <__ssputs_r+0x80>
 8004cda:	6825      	ldr	r5, [r4, #0]
 8004cdc:	6909      	ldr	r1, [r1, #16]
 8004cde:	eba5 0901 	sub.w	r9, r5, r1
 8004ce2:	6965      	ldr	r5, [r4, #20]
 8004ce4:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8004ce8:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8004cec:	3301      	adds	r3, #1
 8004cee:	444b      	add	r3, r9
 8004cf0:	106d      	asrs	r5, r5, #1
 8004cf2:	429d      	cmp	r5, r3
 8004cf4:	bf38      	it	cc
 8004cf6:	461d      	movcc	r5, r3
 8004cf8:	0553      	lsls	r3, r2, #21
 8004cfa:	d531      	bpl.n	8004d60 <__ssputs_r+0xa0>
 8004cfc:	4629      	mov	r1, r5
 8004cfe:	f000 fb63 	bl	80053c8 <_malloc_r>
 8004d02:	4606      	mov	r6, r0
 8004d04:	b950      	cbnz	r0, 8004d1c <__ssputs_r+0x5c>
 8004d06:	230c      	movs	r3, #12
 8004d08:	f8ca 3000 	str.w	r3, [sl]
 8004d0c:	89a3      	ldrh	r3, [r4, #12]
 8004d0e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004d12:	81a3      	strh	r3, [r4, #12]
 8004d14:	f04f 30ff 	mov.w	r0, #4294967295
 8004d18:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004d1c:	6921      	ldr	r1, [r4, #16]
 8004d1e:	464a      	mov	r2, r9
 8004d20:	f000 fabe 	bl	80052a0 <memcpy>
 8004d24:	89a3      	ldrh	r3, [r4, #12]
 8004d26:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8004d2a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004d2e:	81a3      	strh	r3, [r4, #12]
 8004d30:	6126      	str	r6, [r4, #16]
 8004d32:	6165      	str	r5, [r4, #20]
 8004d34:	444e      	add	r6, r9
 8004d36:	eba5 0509 	sub.w	r5, r5, r9
 8004d3a:	6026      	str	r6, [r4, #0]
 8004d3c:	60a5      	str	r5, [r4, #8]
 8004d3e:	463e      	mov	r6, r7
 8004d40:	42be      	cmp	r6, r7
 8004d42:	d900      	bls.n	8004d46 <__ssputs_r+0x86>
 8004d44:	463e      	mov	r6, r7
 8004d46:	6820      	ldr	r0, [r4, #0]
 8004d48:	4632      	mov	r2, r6
 8004d4a:	4641      	mov	r1, r8
 8004d4c:	f000 fab6 	bl	80052bc <memmove>
 8004d50:	68a3      	ldr	r3, [r4, #8]
 8004d52:	1b9b      	subs	r3, r3, r6
 8004d54:	60a3      	str	r3, [r4, #8]
 8004d56:	6823      	ldr	r3, [r4, #0]
 8004d58:	4433      	add	r3, r6
 8004d5a:	6023      	str	r3, [r4, #0]
 8004d5c:	2000      	movs	r0, #0
 8004d5e:	e7db      	b.n	8004d18 <__ssputs_r+0x58>
 8004d60:	462a      	mov	r2, r5
 8004d62:	f000 fba5 	bl	80054b0 <_realloc_r>
 8004d66:	4606      	mov	r6, r0
 8004d68:	2800      	cmp	r0, #0
 8004d6a:	d1e1      	bne.n	8004d30 <__ssputs_r+0x70>
 8004d6c:	6921      	ldr	r1, [r4, #16]
 8004d6e:	4650      	mov	r0, sl
 8004d70:	f000 fabe 	bl	80052f0 <_free_r>
 8004d74:	e7c7      	b.n	8004d06 <__ssputs_r+0x46>
	...

08004d78 <_svfiprintf_r>:
 8004d78:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004d7c:	4698      	mov	r8, r3
 8004d7e:	898b      	ldrh	r3, [r1, #12]
 8004d80:	061b      	lsls	r3, r3, #24
 8004d82:	b09d      	sub	sp, #116	; 0x74
 8004d84:	4607      	mov	r7, r0
 8004d86:	460d      	mov	r5, r1
 8004d88:	4614      	mov	r4, r2
 8004d8a:	d50e      	bpl.n	8004daa <_svfiprintf_r+0x32>
 8004d8c:	690b      	ldr	r3, [r1, #16]
 8004d8e:	b963      	cbnz	r3, 8004daa <_svfiprintf_r+0x32>
 8004d90:	2140      	movs	r1, #64	; 0x40
 8004d92:	f000 fb19 	bl	80053c8 <_malloc_r>
 8004d96:	6028      	str	r0, [r5, #0]
 8004d98:	6128      	str	r0, [r5, #16]
 8004d9a:	b920      	cbnz	r0, 8004da6 <_svfiprintf_r+0x2e>
 8004d9c:	230c      	movs	r3, #12
 8004d9e:	603b      	str	r3, [r7, #0]
 8004da0:	f04f 30ff 	mov.w	r0, #4294967295
 8004da4:	e0d1      	b.n	8004f4a <_svfiprintf_r+0x1d2>
 8004da6:	2340      	movs	r3, #64	; 0x40
 8004da8:	616b      	str	r3, [r5, #20]
 8004daa:	2300      	movs	r3, #0
 8004dac:	9309      	str	r3, [sp, #36]	; 0x24
 8004dae:	2320      	movs	r3, #32
 8004db0:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8004db4:	f8cd 800c 	str.w	r8, [sp, #12]
 8004db8:	2330      	movs	r3, #48	; 0x30
 8004dba:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8004f64 <_svfiprintf_r+0x1ec>
 8004dbe:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8004dc2:	f04f 0901 	mov.w	r9, #1
 8004dc6:	4623      	mov	r3, r4
 8004dc8:	469a      	mov	sl, r3
 8004dca:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004dce:	b10a      	cbz	r2, 8004dd4 <_svfiprintf_r+0x5c>
 8004dd0:	2a25      	cmp	r2, #37	; 0x25
 8004dd2:	d1f9      	bne.n	8004dc8 <_svfiprintf_r+0x50>
 8004dd4:	ebba 0b04 	subs.w	fp, sl, r4
 8004dd8:	d00b      	beq.n	8004df2 <_svfiprintf_r+0x7a>
 8004dda:	465b      	mov	r3, fp
 8004ddc:	4622      	mov	r2, r4
 8004dde:	4629      	mov	r1, r5
 8004de0:	4638      	mov	r0, r7
 8004de2:	f7ff ff6d 	bl	8004cc0 <__ssputs_r>
 8004de6:	3001      	adds	r0, #1
 8004de8:	f000 80aa 	beq.w	8004f40 <_svfiprintf_r+0x1c8>
 8004dec:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8004dee:	445a      	add	r2, fp
 8004df0:	9209      	str	r2, [sp, #36]	; 0x24
 8004df2:	f89a 3000 	ldrb.w	r3, [sl]
 8004df6:	2b00      	cmp	r3, #0
 8004df8:	f000 80a2 	beq.w	8004f40 <_svfiprintf_r+0x1c8>
 8004dfc:	2300      	movs	r3, #0
 8004dfe:	f04f 32ff 	mov.w	r2, #4294967295
 8004e02:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8004e06:	f10a 0a01 	add.w	sl, sl, #1
 8004e0a:	9304      	str	r3, [sp, #16]
 8004e0c:	9307      	str	r3, [sp, #28]
 8004e0e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8004e12:	931a      	str	r3, [sp, #104]	; 0x68
 8004e14:	4654      	mov	r4, sl
 8004e16:	2205      	movs	r2, #5
 8004e18:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004e1c:	4851      	ldr	r0, [pc, #324]	; (8004f64 <_svfiprintf_r+0x1ec>)
 8004e1e:	f7fb fa17 	bl	8000250 <memchr>
 8004e22:	9a04      	ldr	r2, [sp, #16]
 8004e24:	b9d8      	cbnz	r0, 8004e5e <_svfiprintf_r+0xe6>
 8004e26:	06d0      	lsls	r0, r2, #27
 8004e28:	bf44      	itt	mi
 8004e2a:	2320      	movmi	r3, #32
 8004e2c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8004e30:	0711      	lsls	r1, r2, #28
 8004e32:	bf44      	itt	mi
 8004e34:	232b      	movmi	r3, #43	; 0x2b
 8004e36:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8004e3a:	f89a 3000 	ldrb.w	r3, [sl]
 8004e3e:	2b2a      	cmp	r3, #42	; 0x2a
 8004e40:	d015      	beq.n	8004e6e <_svfiprintf_r+0xf6>
 8004e42:	9a07      	ldr	r2, [sp, #28]
 8004e44:	4654      	mov	r4, sl
 8004e46:	2000      	movs	r0, #0
 8004e48:	f04f 0c0a 	mov.w	ip, #10
 8004e4c:	4621      	mov	r1, r4
 8004e4e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8004e52:	3b30      	subs	r3, #48	; 0x30
 8004e54:	2b09      	cmp	r3, #9
 8004e56:	d94e      	bls.n	8004ef6 <_svfiprintf_r+0x17e>
 8004e58:	b1b0      	cbz	r0, 8004e88 <_svfiprintf_r+0x110>
 8004e5a:	9207      	str	r2, [sp, #28]
 8004e5c:	e014      	b.n	8004e88 <_svfiprintf_r+0x110>
 8004e5e:	eba0 0308 	sub.w	r3, r0, r8
 8004e62:	fa09 f303 	lsl.w	r3, r9, r3
 8004e66:	4313      	orrs	r3, r2
 8004e68:	9304      	str	r3, [sp, #16]
 8004e6a:	46a2      	mov	sl, r4
 8004e6c:	e7d2      	b.n	8004e14 <_svfiprintf_r+0x9c>
 8004e6e:	9b03      	ldr	r3, [sp, #12]
 8004e70:	1d19      	adds	r1, r3, #4
 8004e72:	681b      	ldr	r3, [r3, #0]
 8004e74:	9103      	str	r1, [sp, #12]
 8004e76:	2b00      	cmp	r3, #0
 8004e78:	bfbb      	ittet	lt
 8004e7a:	425b      	neglt	r3, r3
 8004e7c:	f042 0202 	orrlt.w	r2, r2, #2
 8004e80:	9307      	strge	r3, [sp, #28]
 8004e82:	9307      	strlt	r3, [sp, #28]
 8004e84:	bfb8      	it	lt
 8004e86:	9204      	strlt	r2, [sp, #16]
 8004e88:	7823      	ldrb	r3, [r4, #0]
 8004e8a:	2b2e      	cmp	r3, #46	; 0x2e
 8004e8c:	d10c      	bne.n	8004ea8 <_svfiprintf_r+0x130>
 8004e8e:	7863      	ldrb	r3, [r4, #1]
 8004e90:	2b2a      	cmp	r3, #42	; 0x2a
 8004e92:	d135      	bne.n	8004f00 <_svfiprintf_r+0x188>
 8004e94:	9b03      	ldr	r3, [sp, #12]
 8004e96:	1d1a      	adds	r2, r3, #4
 8004e98:	681b      	ldr	r3, [r3, #0]
 8004e9a:	9203      	str	r2, [sp, #12]
 8004e9c:	2b00      	cmp	r3, #0
 8004e9e:	bfb8      	it	lt
 8004ea0:	f04f 33ff 	movlt.w	r3, #4294967295
 8004ea4:	3402      	adds	r4, #2
 8004ea6:	9305      	str	r3, [sp, #20]
 8004ea8:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8004f74 <_svfiprintf_r+0x1fc>
 8004eac:	7821      	ldrb	r1, [r4, #0]
 8004eae:	2203      	movs	r2, #3
 8004eb0:	4650      	mov	r0, sl
 8004eb2:	f7fb f9cd 	bl	8000250 <memchr>
 8004eb6:	b140      	cbz	r0, 8004eca <_svfiprintf_r+0x152>
 8004eb8:	2340      	movs	r3, #64	; 0x40
 8004eba:	eba0 000a 	sub.w	r0, r0, sl
 8004ebe:	fa03 f000 	lsl.w	r0, r3, r0
 8004ec2:	9b04      	ldr	r3, [sp, #16]
 8004ec4:	4303      	orrs	r3, r0
 8004ec6:	3401      	adds	r4, #1
 8004ec8:	9304      	str	r3, [sp, #16]
 8004eca:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004ece:	4826      	ldr	r0, [pc, #152]	; (8004f68 <_svfiprintf_r+0x1f0>)
 8004ed0:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8004ed4:	2206      	movs	r2, #6
 8004ed6:	f7fb f9bb 	bl	8000250 <memchr>
 8004eda:	2800      	cmp	r0, #0
 8004edc:	d038      	beq.n	8004f50 <_svfiprintf_r+0x1d8>
 8004ede:	4b23      	ldr	r3, [pc, #140]	; (8004f6c <_svfiprintf_r+0x1f4>)
 8004ee0:	bb1b      	cbnz	r3, 8004f2a <_svfiprintf_r+0x1b2>
 8004ee2:	9b03      	ldr	r3, [sp, #12]
 8004ee4:	3307      	adds	r3, #7
 8004ee6:	f023 0307 	bic.w	r3, r3, #7
 8004eea:	3308      	adds	r3, #8
 8004eec:	9303      	str	r3, [sp, #12]
 8004eee:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004ef0:	4433      	add	r3, r6
 8004ef2:	9309      	str	r3, [sp, #36]	; 0x24
 8004ef4:	e767      	b.n	8004dc6 <_svfiprintf_r+0x4e>
 8004ef6:	fb0c 3202 	mla	r2, ip, r2, r3
 8004efa:	460c      	mov	r4, r1
 8004efc:	2001      	movs	r0, #1
 8004efe:	e7a5      	b.n	8004e4c <_svfiprintf_r+0xd4>
 8004f00:	2300      	movs	r3, #0
 8004f02:	3401      	adds	r4, #1
 8004f04:	9305      	str	r3, [sp, #20]
 8004f06:	4619      	mov	r1, r3
 8004f08:	f04f 0c0a 	mov.w	ip, #10
 8004f0c:	4620      	mov	r0, r4
 8004f0e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004f12:	3a30      	subs	r2, #48	; 0x30
 8004f14:	2a09      	cmp	r2, #9
 8004f16:	d903      	bls.n	8004f20 <_svfiprintf_r+0x1a8>
 8004f18:	2b00      	cmp	r3, #0
 8004f1a:	d0c5      	beq.n	8004ea8 <_svfiprintf_r+0x130>
 8004f1c:	9105      	str	r1, [sp, #20]
 8004f1e:	e7c3      	b.n	8004ea8 <_svfiprintf_r+0x130>
 8004f20:	fb0c 2101 	mla	r1, ip, r1, r2
 8004f24:	4604      	mov	r4, r0
 8004f26:	2301      	movs	r3, #1
 8004f28:	e7f0      	b.n	8004f0c <_svfiprintf_r+0x194>
 8004f2a:	ab03      	add	r3, sp, #12
 8004f2c:	9300      	str	r3, [sp, #0]
 8004f2e:	462a      	mov	r2, r5
 8004f30:	4b0f      	ldr	r3, [pc, #60]	; (8004f70 <_svfiprintf_r+0x1f8>)
 8004f32:	a904      	add	r1, sp, #16
 8004f34:	4638      	mov	r0, r7
 8004f36:	f3af 8000 	nop.w
 8004f3a:	1c42      	adds	r2, r0, #1
 8004f3c:	4606      	mov	r6, r0
 8004f3e:	d1d6      	bne.n	8004eee <_svfiprintf_r+0x176>
 8004f40:	89ab      	ldrh	r3, [r5, #12]
 8004f42:	065b      	lsls	r3, r3, #25
 8004f44:	f53f af2c 	bmi.w	8004da0 <_svfiprintf_r+0x28>
 8004f48:	9809      	ldr	r0, [sp, #36]	; 0x24
 8004f4a:	b01d      	add	sp, #116	; 0x74
 8004f4c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004f50:	ab03      	add	r3, sp, #12
 8004f52:	9300      	str	r3, [sp, #0]
 8004f54:	462a      	mov	r2, r5
 8004f56:	4b06      	ldr	r3, [pc, #24]	; (8004f70 <_svfiprintf_r+0x1f8>)
 8004f58:	a904      	add	r1, sp, #16
 8004f5a:	4638      	mov	r0, r7
 8004f5c:	f000 f87a 	bl	8005054 <_printf_i>
 8004f60:	e7eb      	b.n	8004f3a <_svfiprintf_r+0x1c2>
 8004f62:	bf00      	nop
 8004f64:	0800581d 	.word	0x0800581d
 8004f68:	08005827 	.word	0x08005827
 8004f6c:	00000000 	.word	0x00000000
 8004f70:	08004cc1 	.word	0x08004cc1
 8004f74:	08005823 	.word	0x08005823

08004f78 <_printf_common>:
 8004f78:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004f7c:	4616      	mov	r6, r2
 8004f7e:	4699      	mov	r9, r3
 8004f80:	688a      	ldr	r2, [r1, #8]
 8004f82:	690b      	ldr	r3, [r1, #16]
 8004f84:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8004f88:	4293      	cmp	r3, r2
 8004f8a:	bfb8      	it	lt
 8004f8c:	4613      	movlt	r3, r2
 8004f8e:	6033      	str	r3, [r6, #0]
 8004f90:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8004f94:	4607      	mov	r7, r0
 8004f96:	460c      	mov	r4, r1
 8004f98:	b10a      	cbz	r2, 8004f9e <_printf_common+0x26>
 8004f9a:	3301      	adds	r3, #1
 8004f9c:	6033      	str	r3, [r6, #0]
 8004f9e:	6823      	ldr	r3, [r4, #0]
 8004fa0:	0699      	lsls	r1, r3, #26
 8004fa2:	bf42      	ittt	mi
 8004fa4:	6833      	ldrmi	r3, [r6, #0]
 8004fa6:	3302      	addmi	r3, #2
 8004fa8:	6033      	strmi	r3, [r6, #0]
 8004faa:	6825      	ldr	r5, [r4, #0]
 8004fac:	f015 0506 	ands.w	r5, r5, #6
 8004fb0:	d106      	bne.n	8004fc0 <_printf_common+0x48>
 8004fb2:	f104 0a19 	add.w	sl, r4, #25
 8004fb6:	68e3      	ldr	r3, [r4, #12]
 8004fb8:	6832      	ldr	r2, [r6, #0]
 8004fba:	1a9b      	subs	r3, r3, r2
 8004fbc:	42ab      	cmp	r3, r5
 8004fbe:	dc26      	bgt.n	800500e <_printf_common+0x96>
 8004fc0:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8004fc4:	1e13      	subs	r3, r2, #0
 8004fc6:	6822      	ldr	r2, [r4, #0]
 8004fc8:	bf18      	it	ne
 8004fca:	2301      	movne	r3, #1
 8004fcc:	0692      	lsls	r2, r2, #26
 8004fce:	d42b      	bmi.n	8005028 <_printf_common+0xb0>
 8004fd0:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004fd4:	4649      	mov	r1, r9
 8004fd6:	4638      	mov	r0, r7
 8004fd8:	47c0      	blx	r8
 8004fda:	3001      	adds	r0, #1
 8004fdc:	d01e      	beq.n	800501c <_printf_common+0xa4>
 8004fde:	6823      	ldr	r3, [r4, #0]
 8004fe0:	68e5      	ldr	r5, [r4, #12]
 8004fe2:	6832      	ldr	r2, [r6, #0]
 8004fe4:	f003 0306 	and.w	r3, r3, #6
 8004fe8:	2b04      	cmp	r3, #4
 8004fea:	bf08      	it	eq
 8004fec:	1aad      	subeq	r5, r5, r2
 8004fee:	68a3      	ldr	r3, [r4, #8]
 8004ff0:	6922      	ldr	r2, [r4, #16]
 8004ff2:	bf0c      	ite	eq
 8004ff4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004ff8:	2500      	movne	r5, #0
 8004ffa:	4293      	cmp	r3, r2
 8004ffc:	bfc4      	itt	gt
 8004ffe:	1a9b      	subgt	r3, r3, r2
 8005000:	18ed      	addgt	r5, r5, r3
 8005002:	2600      	movs	r6, #0
 8005004:	341a      	adds	r4, #26
 8005006:	42b5      	cmp	r5, r6
 8005008:	d11a      	bne.n	8005040 <_printf_common+0xc8>
 800500a:	2000      	movs	r0, #0
 800500c:	e008      	b.n	8005020 <_printf_common+0xa8>
 800500e:	2301      	movs	r3, #1
 8005010:	4652      	mov	r2, sl
 8005012:	4649      	mov	r1, r9
 8005014:	4638      	mov	r0, r7
 8005016:	47c0      	blx	r8
 8005018:	3001      	adds	r0, #1
 800501a:	d103      	bne.n	8005024 <_printf_common+0xac>
 800501c:	f04f 30ff 	mov.w	r0, #4294967295
 8005020:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005024:	3501      	adds	r5, #1
 8005026:	e7c6      	b.n	8004fb6 <_printf_common+0x3e>
 8005028:	18e1      	adds	r1, r4, r3
 800502a:	1c5a      	adds	r2, r3, #1
 800502c:	2030      	movs	r0, #48	; 0x30
 800502e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8005032:	4422      	add	r2, r4
 8005034:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8005038:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800503c:	3302      	adds	r3, #2
 800503e:	e7c7      	b.n	8004fd0 <_printf_common+0x58>
 8005040:	2301      	movs	r3, #1
 8005042:	4622      	mov	r2, r4
 8005044:	4649      	mov	r1, r9
 8005046:	4638      	mov	r0, r7
 8005048:	47c0      	blx	r8
 800504a:	3001      	adds	r0, #1
 800504c:	d0e6      	beq.n	800501c <_printf_common+0xa4>
 800504e:	3601      	adds	r6, #1
 8005050:	e7d9      	b.n	8005006 <_printf_common+0x8e>
	...

08005054 <_printf_i>:
 8005054:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005058:	7e0f      	ldrb	r7, [r1, #24]
 800505a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800505c:	2f78      	cmp	r7, #120	; 0x78
 800505e:	4691      	mov	r9, r2
 8005060:	4680      	mov	r8, r0
 8005062:	460c      	mov	r4, r1
 8005064:	469a      	mov	sl, r3
 8005066:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800506a:	d807      	bhi.n	800507c <_printf_i+0x28>
 800506c:	2f62      	cmp	r7, #98	; 0x62
 800506e:	d80a      	bhi.n	8005086 <_printf_i+0x32>
 8005070:	2f00      	cmp	r7, #0
 8005072:	f000 80d8 	beq.w	8005226 <_printf_i+0x1d2>
 8005076:	2f58      	cmp	r7, #88	; 0x58
 8005078:	f000 80a3 	beq.w	80051c2 <_printf_i+0x16e>
 800507c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005080:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8005084:	e03a      	b.n	80050fc <_printf_i+0xa8>
 8005086:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800508a:	2b15      	cmp	r3, #21
 800508c:	d8f6      	bhi.n	800507c <_printf_i+0x28>
 800508e:	a101      	add	r1, pc, #4	; (adr r1, 8005094 <_printf_i+0x40>)
 8005090:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005094:	080050ed 	.word	0x080050ed
 8005098:	08005101 	.word	0x08005101
 800509c:	0800507d 	.word	0x0800507d
 80050a0:	0800507d 	.word	0x0800507d
 80050a4:	0800507d 	.word	0x0800507d
 80050a8:	0800507d 	.word	0x0800507d
 80050ac:	08005101 	.word	0x08005101
 80050b0:	0800507d 	.word	0x0800507d
 80050b4:	0800507d 	.word	0x0800507d
 80050b8:	0800507d 	.word	0x0800507d
 80050bc:	0800507d 	.word	0x0800507d
 80050c0:	0800520d 	.word	0x0800520d
 80050c4:	08005131 	.word	0x08005131
 80050c8:	080051ef 	.word	0x080051ef
 80050cc:	0800507d 	.word	0x0800507d
 80050d0:	0800507d 	.word	0x0800507d
 80050d4:	0800522f 	.word	0x0800522f
 80050d8:	0800507d 	.word	0x0800507d
 80050dc:	08005131 	.word	0x08005131
 80050e0:	0800507d 	.word	0x0800507d
 80050e4:	0800507d 	.word	0x0800507d
 80050e8:	080051f7 	.word	0x080051f7
 80050ec:	682b      	ldr	r3, [r5, #0]
 80050ee:	1d1a      	adds	r2, r3, #4
 80050f0:	681b      	ldr	r3, [r3, #0]
 80050f2:	602a      	str	r2, [r5, #0]
 80050f4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80050f8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80050fc:	2301      	movs	r3, #1
 80050fe:	e0a3      	b.n	8005248 <_printf_i+0x1f4>
 8005100:	6820      	ldr	r0, [r4, #0]
 8005102:	6829      	ldr	r1, [r5, #0]
 8005104:	0606      	lsls	r6, r0, #24
 8005106:	f101 0304 	add.w	r3, r1, #4
 800510a:	d50a      	bpl.n	8005122 <_printf_i+0xce>
 800510c:	680e      	ldr	r6, [r1, #0]
 800510e:	602b      	str	r3, [r5, #0]
 8005110:	2e00      	cmp	r6, #0
 8005112:	da03      	bge.n	800511c <_printf_i+0xc8>
 8005114:	232d      	movs	r3, #45	; 0x2d
 8005116:	4276      	negs	r6, r6
 8005118:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800511c:	485e      	ldr	r0, [pc, #376]	; (8005298 <_printf_i+0x244>)
 800511e:	230a      	movs	r3, #10
 8005120:	e019      	b.n	8005156 <_printf_i+0x102>
 8005122:	680e      	ldr	r6, [r1, #0]
 8005124:	602b      	str	r3, [r5, #0]
 8005126:	f010 0f40 	tst.w	r0, #64	; 0x40
 800512a:	bf18      	it	ne
 800512c:	b236      	sxthne	r6, r6
 800512e:	e7ef      	b.n	8005110 <_printf_i+0xbc>
 8005130:	682b      	ldr	r3, [r5, #0]
 8005132:	6820      	ldr	r0, [r4, #0]
 8005134:	1d19      	adds	r1, r3, #4
 8005136:	6029      	str	r1, [r5, #0]
 8005138:	0601      	lsls	r1, r0, #24
 800513a:	d501      	bpl.n	8005140 <_printf_i+0xec>
 800513c:	681e      	ldr	r6, [r3, #0]
 800513e:	e002      	b.n	8005146 <_printf_i+0xf2>
 8005140:	0646      	lsls	r6, r0, #25
 8005142:	d5fb      	bpl.n	800513c <_printf_i+0xe8>
 8005144:	881e      	ldrh	r6, [r3, #0]
 8005146:	4854      	ldr	r0, [pc, #336]	; (8005298 <_printf_i+0x244>)
 8005148:	2f6f      	cmp	r7, #111	; 0x6f
 800514a:	bf0c      	ite	eq
 800514c:	2308      	moveq	r3, #8
 800514e:	230a      	movne	r3, #10
 8005150:	2100      	movs	r1, #0
 8005152:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8005156:	6865      	ldr	r5, [r4, #4]
 8005158:	60a5      	str	r5, [r4, #8]
 800515a:	2d00      	cmp	r5, #0
 800515c:	bfa2      	ittt	ge
 800515e:	6821      	ldrge	r1, [r4, #0]
 8005160:	f021 0104 	bicge.w	r1, r1, #4
 8005164:	6021      	strge	r1, [r4, #0]
 8005166:	b90e      	cbnz	r6, 800516c <_printf_i+0x118>
 8005168:	2d00      	cmp	r5, #0
 800516a:	d04d      	beq.n	8005208 <_printf_i+0x1b4>
 800516c:	4615      	mov	r5, r2
 800516e:	fbb6 f1f3 	udiv	r1, r6, r3
 8005172:	fb03 6711 	mls	r7, r3, r1, r6
 8005176:	5dc7      	ldrb	r7, [r0, r7]
 8005178:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800517c:	4637      	mov	r7, r6
 800517e:	42bb      	cmp	r3, r7
 8005180:	460e      	mov	r6, r1
 8005182:	d9f4      	bls.n	800516e <_printf_i+0x11a>
 8005184:	2b08      	cmp	r3, #8
 8005186:	d10b      	bne.n	80051a0 <_printf_i+0x14c>
 8005188:	6823      	ldr	r3, [r4, #0]
 800518a:	07de      	lsls	r6, r3, #31
 800518c:	d508      	bpl.n	80051a0 <_printf_i+0x14c>
 800518e:	6923      	ldr	r3, [r4, #16]
 8005190:	6861      	ldr	r1, [r4, #4]
 8005192:	4299      	cmp	r1, r3
 8005194:	bfde      	ittt	le
 8005196:	2330      	movle	r3, #48	; 0x30
 8005198:	f805 3c01 	strble.w	r3, [r5, #-1]
 800519c:	f105 35ff 	addle.w	r5, r5, #4294967295
 80051a0:	1b52      	subs	r2, r2, r5
 80051a2:	6122      	str	r2, [r4, #16]
 80051a4:	f8cd a000 	str.w	sl, [sp]
 80051a8:	464b      	mov	r3, r9
 80051aa:	aa03      	add	r2, sp, #12
 80051ac:	4621      	mov	r1, r4
 80051ae:	4640      	mov	r0, r8
 80051b0:	f7ff fee2 	bl	8004f78 <_printf_common>
 80051b4:	3001      	adds	r0, #1
 80051b6:	d14c      	bne.n	8005252 <_printf_i+0x1fe>
 80051b8:	f04f 30ff 	mov.w	r0, #4294967295
 80051bc:	b004      	add	sp, #16
 80051be:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80051c2:	4835      	ldr	r0, [pc, #212]	; (8005298 <_printf_i+0x244>)
 80051c4:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 80051c8:	6829      	ldr	r1, [r5, #0]
 80051ca:	6823      	ldr	r3, [r4, #0]
 80051cc:	f851 6b04 	ldr.w	r6, [r1], #4
 80051d0:	6029      	str	r1, [r5, #0]
 80051d2:	061d      	lsls	r5, r3, #24
 80051d4:	d514      	bpl.n	8005200 <_printf_i+0x1ac>
 80051d6:	07df      	lsls	r7, r3, #31
 80051d8:	bf44      	itt	mi
 80051da:	f043 0320 	orrmi.w	r3, r3, #32
 80051de:	6023      	strmi	r3, [r4, #0]
 80051e0:	b91e      	cbnz	r6, 80051ea <_printf_i+0x196>
 80051e2:	6823      	ldr	r3, [r4, #0]
 80051e4:	f023 0320 	bic.w	r3, r3, #32
 80051e8:	6023      	str	r3, [r4, #0]
 80051ea:	2310      	movs	r3, #16
 80051ec:	e7b0      	b.n	8005150 <_printf_i+0xfc>
 80051ee:	6823      	ldr	r3, [r4, #0]
 80051f0:	f043 0320 	orr.w	r3, r3, #32
 80051f4:	6023      	str	r3, [r4, #0]
 80051f6:	2378      	movs	r3, #120	; 0x78
 80051f8:	4828      	ldr	r0, [pc, #160]	; (800529c <_printf_i+0x248>)
 80051fa:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80051fe:	e7e3      	b.n	80051c8 <_printf_i+0x174>
 8005200:	0659      	lsls	r1, r3, #25
 8005202:	bf48      	it	mi
 8005204:	b2b6      	uxthmi	r6, r6
 8005206:	e7e6      	b.n	80051d6 <_printf_i+0x182>
 8005208:	4615      	mov	r5, r2
 800520a:	e7bb      	b.n	8005184 <_printf_i+0x130>
 800520c:	682b      	ldr	r3, [r5, #0]
 800520e:	6826      	ldr	r6, [r4, #0]
 8005210:	6961      	ldr	r1, [r4, #20]
 8005212:	1d18      	adds	r0, r3, #4
 8005214:	6028      	str	r0, [r5, #0]
 8005216:	0635      	lsls	r5, r6, #24
 8005218:	681b      	ldr	r3, [r3, #0]
 800521a:	d501      	bpl.n	8005220 <_printf_i+0x1cc>
 800521c:	6019      	str	r1, [r3, #0]
 800521e:	e002      	b.n	8005226 <_printf_i+0x1d2>
 8005220:	0670      	lsls	r0, r6, #25
 8005222:	d5fb      	bpl.n	800521c <_printf_i+0x1c8>
 8005224:	8019      	strh	r1, [r3, #0]
 8005226:	2300      	movs	r3, #0
 8005228:	6123      	str	r3, [r4, #16]
 800522a:	4615      	mov	r5, r2
 800522c:	e7ba      	b.n	80051a4 <_printf_i+0x150>
 800522e:	682b      	ldr	r3, [r5, #0]
 8005230:	1d1a      	adds	r2, r3, #4
 8005232:	602a      	str	r2, [r5, #0]
 8005234:	681d      	ldr	r5, [r3, #0]
 8005236:	6862      	ldr	r2, [r4, #4]
 8005238:	2100      	movs	r1, #0
 800523a:	4628      	mov	r0, r5
 800523c:	f7fb f808 	bl	8000250 <memchr>
 8005240:	b108      	cbz	r0, 8005246 <_printf_i+0x1f2>
 8005242:	1b40      	subs	r0, r0, r5
 8005244:	6060      	str	r0, [r4, #4]
 8005246:	6863      	ldr	r3, [r4, #4]
 8005248:	6123      	str	r3, [r4, #16]
 800524a:	2300      	movs	r3, #0
 800524c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005250:	e7a8      	b.n	80051a4 <_printf_i+0x150>
 8005252:	6923      	ldr	r3, [r4, #16]
 8005254:	462a      	mov	r2, r5
 8005256:	4649      	mov	r1, r9
 8005258:	4640      	mov	r0, r8
 800525a:	47d0      	blx	sl
 800525c:	3001      	adds	r0, #1
 800525e:	d0ab      	beq.n	80051b8 <_printf_i+0x164>
 8005260:	6823      	ldr	r3, [r4, #0]
 8005262:	079b      	lsls	r3, r3, #30
 8005264:	d413      	bmi.n	800528e <_printf_i+0x23a>
 8005266:	68e0      	ldr	r0, [r4, #12]
 8005268:	9b03      	ldr	r3, [sp, #12]
 800526a:	4298      	cmp	r0, r3
 800526c:	bfb8      	it	lt
 800526e:	4618      	movlt	r0, r3
 8005270:	e7a4      	b.n	80051bc <_printf_i+0x168>
 8005272:	2301      	movs	r3, #1
 8005274:	4632      	mov	r2, r6
 8005276:	4649      	mov	r1, r9
 8005278:	4640      	mov	r0, r8
 800527a:	47d0      	blx	sl
 800527c:	3001      	adds	r0, #1
 800527e:	d09b      	beq.n	80051b8 <_printf_i+0x164>
 8005280:	3501      	adds	r5, #1
 8005282:	68e3      	ldr	r3, [r4, #12]
 8005284:	9903      	ldr	r1, [sp, #12]
 8005286:	1a5b      	subs	r3, r3, r1
 8005288:	42ab      	cmp	r3, r5
 800528a:	dcf2      	bgt.n	8005272 <_printf_i+0x21e>
 800528c:	e7eb      	b.n	8005266 <_printf_i+0x212>
 800528e:	2500      	movs	r5, #0
 8005290:	f104 0619 	add.w	r6, r4, #25
 8005294:	e7f5      	b.n	8005282 <_printf_i+0x22e>
 8005296:	bf00      	nop
 8005298:	0800582e 	.word	0x0800582e
 800529c:	0800583f 	.word	0x0800583f

080052a0 <memcpy>:
 80052a0:	440a      	add	r2, r1
 80052a2:	4291      	cmp	r1, r2
 80052a4:	f100 33ff 	add.w	r3, r0, #4294967295
 80052a8:	d100      	bne.n	80052ac <memcpy+0xc>
 80052aa:	4770      	bx	lr
 80052ac:	b510      	push	{r4, lr}
 80052ae:	f811 4b01 	ldrb.w	r4, [r1], #1
 80052b2:	f803 4f01 	strb.w	r4, [r3, #1]!
 80052b6:	4291      	cmp	r1, r2
 80052b8:	d1f9      	bne.n	80052ae <memcpy+0xe>
 80052ba:	bd10      	pop	{r4, pc}

080052bc <memmove>:
 80052bc:	4288      	cmp	r0, r1
 80052be:	b510      	push	{r4, lr}
 80052c0:	eb01 0402 	add.w	r4, r1, r2
 80052c4:	d902      	bls.n	80052cc <memmove+0x10>
 80052c6:	4284      	cmp	r4, r0
 80052c8:	4623      	mov	r3, r4
 80052ca:	d807      	bhi.n	80052dc <memmove+0x20>
 80052cc:	1e43      	subs	r3, r0, #1
 80052ce:	42a1      	cmp	r1, r4
 80052d0:	d008      	beq.n	80052e4 <memmove+0x28>
 80052d2:	f811 2b01 	ldrb.w	r2, [r1], #1
 80052d6:	f803 2f01 	strb.w	r2, [r3, #1]!
 80052da:	e7f8      	b.n	80052ce <memmove+0x12>
 80052dc:	4402      	add	r2, r0
 80052de:	4601      	mov	r1, r0
 80052e0:	428a      	cmp	r2, r1
 80052e2:	d100      	bne.n	80052e6 <memmove+0x2a>
 80052e4:	bd10      	pop	{r4, pc}
 80052e6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80052ea:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80052ee:	e7f7      	b.n	80052e0 <memmove+0x24>

080052f0 <_free_r>:
 80052f0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80052f2:	2900      	cmp	r1, #0
 80052f4:	d044      	beq.n	8005380 <_free_r+0x90>
 80052f6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80052fa:	9001      	str	r0, [sp, #4]
 80052fc:	2b00      	cmp	r3, #0
 80052fe:	f1a1 0404 	sub.w	r4, r1, #4
 8005302:	bfb8      	it	lt
 8005304:	18e4      	addlt	r4, r4, r3
 8005306:	f000 f913 	bl	8005530 <__malloc_lock>
 800530a:	4a1e      	ldr	r2, [pc, #120]	; (8005384 <_free_r+0x94>)
 800530c:	9801      	ldr	r0, [sp, #4]
 800530e:	6813      	ldr	r3, [r2, #0]
 8005310:	b933      	cbnz	r3, 8005320 <_free_r+0x30>
 8005312:	6063      	str	r3, [r4, #4]
 8005314:	6014      	str	r4, [r2, #0]
 8005316:	b003      	add	sp, #12
 8005318:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800531c:	f000 b90e 	b.w	800553c <__malloc_unlock>
 8005320:	42a3      	cmp	r3, r4
 8005322:	d908      	bls.n	8005336 <_free_r+0x46>
 8005324:	6825      	ldr	r5, [r4, #0]
 8005326:	1961      	adds	r1, r4, r5
 8005328:	428b      	cmp	r3, r1
 800532a:	bf01      	itttt	eq
 800532c:	6819      	ldreq	r1, [r3, #0]
 800532e:	685b      	ldreq	r3, [r3, #4]
 8005330:	1949      	addeq	r1, r1, r5
 8005332:	6021      	streq	r1, [r4, #0]
 8005334:	e7ed      	b.n	8005312 <_free_r+0x22>
 8005336:	461a      	mov	r2, r3
 8005338:	685b      	ldr	r3, [r3, #4]
 800533a:	b10b      	cbz	r3, 8005340 <_free_r+0x50>
 800533c:	42a3      	cmp	r3, r4
 800533e:	d9fa      	bls.n	8005336 <_free_r+0x46>
 8005340:	6811      	ldr	r1, [r2, #0]
 8005342:	1855      	adds	r5, r2, r1
 8005344:	42a5      	cmp	r5, r4
 8005346:	d10b      	bne.n	8005360 <_free_r+0x70>
 8005348:	6824      	ldr	r4, [r4, #0]
 800534a:	4421      	add	r1, r4
 800534c:	1854      	adds	r4, r2, r1
 800534e:	42a3      	cmp	r3, r4
 8005350:	6011      	str	r1, [r2, #0]
 8005352:	d1e0      	bne.n	8005316 <_free_r+0x26>
 8005354:	681c      	ldr	r4, [r3, #0]
 8005356:	685b      	ldr	r3, [r3, #4]
 8005358:	6053      	str	r3, [r2, #4]
 800535a:	4421      	add	r1, r4
 800535c:	6011      	str	r1, [r2, #0]
 800535e:	e7da      	b.n	8005316 <_free_r+0x26>
 8005360:	d902      	bls.n	8005368 <_free_r+0x78>
 8005362:	230c      	movs	r3, #12
 8005364:	6003      	str	r3, [r0, #0]
 8005366:	e7d6      	b.n	8005316 <_free_r+0x26>
 8005368:	6825      	ldr	r5, [r4, #0]
 800536a:	1961      	adds	r1, r4, r5
 800536c:	428b      	cmp	r3, r1
 800536e:	bf04      	itt	eq
 8005370:	6819      	ldreq	r1, [r3, #0]
 8005372:	685b      	ldreq	r3, [r3, #4]
 8005374:	6063      	str	r3, [r4, #4]
 8005376:	bf04      	itt	eq
 8005378:	1949      	addeq	r1, r1, r5
 800537a:	6021      	streq	r1, [r4, #0]
 800537c:	6054      	str	r4, [r2, #4]
 800537e:	e7ca      	b.n	8005316 <_free_r+0x26>
 8005380:	b003      	add	sp, #12
 8005382:	bd30      	pop	{r4, r5, pc}
 8005384:	20000270 	.word	0x20000270

08005388 <sbrk_aligned>:
 8005388:	b570      	push	{r4, r5, r6, lr}
 800538a:	4e0e      	ldr	r6, [pc, #56]	; (80053c4 <sbrk_aligned+0x3c>)
 800538c:	460c      	mov	r4, r1
 800538e:	6831      	ldr	r1, [r6, #0]
 8005390:	4605      	mov	r5, r0
 8005392:	b911      	cbnz	r1, 800539a <sbrk_aligned+0x12>
 8005394:	f000 f8bc 	bl	8005510 <_sbrk_r>
 8005398:	6030      	str	r0, [r6, #0]
 800539a:	4621      	mov	r1, r4
 800539c:	4628      	mov	r0, r5
 800539e:	f000 f8b7 	bl	8005510 <_sbrk_r>
 80053a2:	1c43      	adds	r3, r0, #1
 80053a4:	d00a      	beq.n	80053bc <sbrk_aligned+0x34>
 80053a6:	1cc4      	adds	r4, r0, #3
 80053a8:	f024 0403 	bic.w	r4, r4, #3
 80053ac:	42a0      	cmp	r0, r4
 80053ae:	d007      	beq.n	80053c0 <sbrk_aligned+0x38>
 80053b0:	1a21      	subs	r1, r4, r0
 80053b2:	4628      	mov	r0, r5
 80053b4:	f000 f8ac 	bl	8005510 <_sbrk_r>
 80053b8:	3001      	adds	r0, #1
 80053ba:	d101      	bne.n	80053c0 <sbrk_aligned+0x38>
 80053bc:	f04f 34ff 	mov.w	r4, #4294967295
 80053c0:	4620      	mov	r0, r4
 80053c2:	bd70      	pop	{r4, r5, r6, pc}
 80053c4:	20000274 	.word	0x20000274

080053c8 <_malloc_r>:
 80053c8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80053cc:	1ccd      	adds	r5, r1, #3
 80053ce:	f025 0503 	bic.w	r5, r5, #3
 80053d2:	3508      	adds	r5, #8
 80053d4:	2d0c      	cmp	r5, #12
 80053d6:	bf38      	it	cc
 80053d8:	250c      	movcc	r5, #12
 80053da:	2d00      	cmp	r5, #0
 80053dc:	4607      	mov	r7, r0
 80053de:	db01      	blt.n	80053e4 <_malloc_r+0x1c>
 80053e0:	42a9      	cmp	r1, r5
 80053e2:	d905      	bls.n	80053f0 <_malloc_r+0x28>
 80053e4:	230c      	movs	r3, #12
 80053e6:	603b      	str	r3, [r7, #0]
 80053e8:	2600      	movs	r6, #0
 80053ea:	4630      	mov	r0, r6
 80053ec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80053f0:	4e2e      	ldr	r6, [pc, #184]	; (80054ac <_malloc_r+0xe4>)
 80053f2:	f000 f89d 	bl	8005530 <__malloc_lock>
 80053f6:	6833      	ldr	r3, [r6, #0]
 80053f8:	461c      	mov	r4, r3
 80053fa:	bb34      	cbnz	r4, 800544a <_malloc_r+0x82>
 80053fc:	4629      	mov	r1, r5
 80053fe:	4638      	mov	r0, r7
 8005400:	f7ff ffc2 	bl	8005388 <sbrk_aligned>
 8005404:	1c43      	adds	r3, r0, #1
 8005406:	4604      	mov	r4, r0
 8005408:	d14d      	bne.n	80054a6 <_malloc_r+0xde>
 800540a:	6834      	ldr	r4, [r6, #0]
 800540c:	4626      	mov	r6, r4
 800540e:	2e00      	cmp	r6, #0
 8005410:	d140      	bne.n	8005494 <_malloc_r+0xcc>
 8005412:	6823      	ldr	r3, [r4, #0]
 8005414:	4631      	mov	r1, r6
 8005416:	4638      	mov	r0, r7
 8005418:	eb04 0803 	add.w	r8, r4, r3
 800541c:	f000 f878 	bl	8005510 <_sbrk_r>
 8005420:	4580      	cmp	r8, r0
 8005422:	d13a      	bne.n	800549a <_malloc_r+0xd2>
 8005424:	6821      	ldr	r1, [r4, #0]
 8005426:	3503      	adds	r5, #3
 8005428:	1a6d      	subs	r5, r5, r1
 800542a:	f025 0503 	bic.w	r5, r5, #3
 800542e:	3508      	adds	r5, #8
 8005430:	2d0c      	cmp	r5, #12
 8005432:	bf38      	it	cc
 8005434:	250c      	movcc	r5, #12
 8005436:	4629      	mov	r1, r5
 8005438:	4638      	mov	r0, r7
 800543a:	f7ff ffa5 	bl	8005388 <sbrk_aligned>
 800543e:	3001      	adds	r0, #1
 8005440:	d02b      	beq.n	800549a <_malloc_r+0xd2>
 8005442:	6823      	ldr	r3, [r4, #0]
 8005444:	442b      	add	r3, r5
 8005446:	6023      	str	r3, [r4, #0]
 8005448:	e00e      	b.n	8005468 <_malloc_r+0xa0>
 800544a:	6822      	ldr	r2, [r4, #0]
 800544c:	1b52      	subs	r2, r2, r5
 800544e:	d41e      	bmi.n	800548e <_malloc_r+0xc6>
 8005450:	2a0b      	cmp	r2, #11
 8005452:	d916      	bls.n	8005482 <_malloc_r+0xba>
 8005454:	1961      	adds	r1, r4, r5
 8005456:	42a3      	cmp	r3, r4
 8005458:	6025      	str	r5, [r4, #0]
 800545a:	bf18      	it	ne
 800545c:	6059      	strne	r1, [r3, #4]
 800545e:	6863      	ldr	r3, [r4, #4]
 8005460:	bf08      	it	eq
 8005462:	6031      	streq	r1, [r6, #0]
 8005464:	5162      	str	r2, [r4, r5]
 8005466:	604b      	str	r3, [r1, #4]
 8005468:	4638      	mov	r0, r7
 800546a:	f104 060b 	add.w	r6, r4, #11
 800546e:	f000 f865 	bl	800553c <__malloc_unlock>
 8005472:	f026 0607 	bic.w	r6, r6, #7
 8005476:	1d23      	adds	r3, r4, #4
 8005478:	1af2      	subs	r2, r6, r3
 800547a:	d0b6      	beq.n	80053ea <_malloc_r+0x22>
 800547c:	1b9b      	subs	r3, r3, r6
 800547e:	50a3      	str	r3, [r4, r2]
 8005480:	e7b3      	b.n	80053ea <_malloc_r+0x22>
 8005482:	6862      	ldr	r2, [r4, #4]
 8005484:	42a3      	cmp	r3, r4
 8005486:	bf0c      	ite	eq
 8005488:	6032      	streq	r2, [r6, #0]
 800548a:	605a      	strne	r2, [r3, #4]
 800548c:	e7ec      	b.n	8005468 <_malloc_r+0xa0>
 800548e:	4623      	mov	r3, r4
 8005490:	6864      	ldr	r4, [r4, #4]
 8005492:	e7b2      	b.n	80053fa <_malloc_r+0x32>
 8005494:	4634      	mov	r4, r6
 8005496:	6876      	ldr	r6, [r6, #4]
 8005498:	e7b9      	b.n	800540e <_malloc_r+0x46>
 800549a:	230c      	movs	r3, #12
 800549c:	603b      	str	r3, [r7, #0]
 800549e:	4638      	mov	r0, r7
 80054a0:	f000 f84c 	bl	800553c <__malloc_unlock>
 80054a4:	e7a1      	b.n	80053ea <_malloc_r+0x22>
 80054a6:	6025      	str	r5, [r4, #0]
 80054a8:	e7de      	b.n	8005468 <_malloc_r+0xa0>
 80054aa:	bf00      	nop
 80054ac:	20000270 	.word	0x20000270

080054b0 <_realloc_r>:
 80054b0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80054b4:	4680      	mov	r8, r0
 80054b6:	4614      	mov	r4, r2
 80054b8:	460e      	mov	r6, r1
 80054ba:	b921      	cbnz	r1, 80054c6 <_realloc_r+0x16>
 80054bc:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80054c0:	4611      	mov	r1, r2
 80054c2:	f7ff bf81 	b.w	80053c8 <_malloc_r>
 80054c6:	b92a      	cbnz	r2, 80054d4 <_realloc_r+0x24>
 80054c8:	f7ff ff12 	bl	80052f0 <_free_r>
 80054cc:	4625      	mov	r5, r4
 80054ce:	4628      	mov	r0, r5
 80054d0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80054d4:	f000 f838 	bl	8005548 <_malloc_usable_size_r>
 80054d8:	4284      	cmp	r4, r0
 80054da:	4607      	mov	r7, r0
 80054dc:	d802      	bhi.n	80054e4 <_realloc_r+0x34>
 80054de:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80054e2:	d812      	bhi.n	800550a <_realloc_r+0x5a>
 80054e4:	4621      	mov	r1, r4
 80054e6:	4640      	mov	r0, r8
 80054e8:	f7ff ff6e 	bl	80053c8 <_malloc_r>
 80054ec:	4605      	mov	r5, r0
 80054ee:	2800      	cmp	r0, #0
 80054f0:	d0ed      	beq.n	80054ce <_realloc_r+0x1e>
 80054f2:	42bc      	cmp	r4, r7
 80054f4:	4622      	mov	r2, r4
 80054f6:	4631      	mov	r1, r6
 80054f8:	bf28      	it	cs
 80054fa:	463a      	movcs	r2, r7
 80054fc:	f7ff fed0 	bl	80052a0 <memcpy>
 8005500:	4631      	mov	r1, r6
 8005502:	4640      	mov	r0, r8
 8005504:	f7ff fef4 	bl	80052f0 <_free_r>
 8005508:	e7e1      	b.n	80054ce <_realloc_r+0x1e>
 800550a:	4635      	mov	r5, r6
 800550c:	e7df      	b.n	80054ce <_realloc_r+0x1e>
	...

08005510 <_sbrk_r>:
 8005510:	b538      	push	{r3, r4, r5, lr}
 8005512:	4d06      	ldr	r5, [pc, #24]	; (800552c <_sbrk_r+0x1c>)
 8005514:	2300      	movs	r3, #0
 8005516:	4604      	mov	r4, r0
 8005518:	4608      	mov	r0, r1
 800551a:	602b      	str	r3, [r5, #0]
 800551c:	f7fc f980 	bl	8001820 <_sbrk>
 8005520:	1c43      	adds	r3, r0, #1
 8005522:	d102      	bne.n	800552a <_sbrk_r+0x1a>
 8005524:	682b      	ldr	r3, [r5, #0]
 8005526:	b103      	cbz	r3, 800552a <_sbrk_r+0x1a>
 8005528:	6023      	str	r3, [r4, #0]
 800552a:	bd38      	pop	{r3, r4, r5, pc}
 800552c:	20000278 	.word	0x20000278

08005530 <__malloc_lock>:
 8005530:	4801      	ldr	r0, [pc, #4]	; (8005538 <__malloc_lock+0x8>)
 8005532:	f000 b811 	b.w	8005558 <__retarget_lock_acquire_recursive>
 8005536:	bf00      	nop
 8005538:	2000027c 	.word	0x2000027c

0800553c <__malloc_unlock>:
 800553c:	4801      	ldr	r0, [pc, #4]	; (8005544 <__malloc_unlock+0x8>)
 800553e:	f000 b80c 	b.w	800555a <__retarget_lock_release_recursive>
 8005542:	bf00      	nop
 8005544:	2000027c 	.word	0x2000027c

08005548 <_malloc_usable_size_r>:
 8005548:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800554c:	1f18      	subs	r0, r3, #4
 800554e:	2b00      	cmp	r3, #0
 8005550:	bfbc      	itt	lt
 8005552:	580b      	ldrlt	r3, [r1, r0]
 8005554:	18c0      	addlt	r0, r0, r3
 8005556:	4770      	bx	lr

08005558 <__retarget_lock_acquire_recursive>:
 8005558:	4770      	bx	lr

0800555a <__retarget_lock_release_recursive>:
 800555a:	4770      	bx	lr
 800555c:	0000      	movs	r0, r0
	...

08005560 <ceil>:
 8005560:	ee10 1a90 	vmov	r1, s1
 8005564:	f3c1 520a 	ubfx	r2, r1, #20, #11
 8005568:	f2a2 33ff 	subw	r3, r2, #1023	; 0x3ff
 800556c:	2b13      	cmp	r3, #19
 800556e:	b530      	push	{r4, r5, lr}
 8005570:	ee10 0a10 	vmov	r0, s0
 8005574:	ee10 5a10 	vmov	r5, s0
 8005578:	dc2f      	bgt.n	80055da <ceil+0x7a>
 800557a:	2b00      	cmp	r3, #0
 800557c:	da13      	bge.n	80055a6 <ceil+0x46>
 800557e:	ed9f 7b30 	vldr	d7, [pc, #192]	; 8005640 <ceil+0xe0>
 8005582:	ee30 0b07 	vadd.f64	d0, d0, d7
 8005586:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 800558a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800558e:	dd05      	ble.n	800559c <ceil+0x3c>
 8005590:	2900      	cmp	r1, #0
 8005592:	db4c      	blt.n	800562e <ceil+0xce>
 8005594:	4301      	orrs	r1, r0
 8005596:	d04e      	beq.n	8005636 <ceil+0xd6>
 8005598:	492b      	ldr	r1, [pc, #172]	; (8005648 <ceil+0xe8>)
 800559a:	2000      	movs	r0, #0
 800559c:	460b      	mov	r3, r1
 800559e:	4602      	mov	r2, r0
 80055a0:	ec43 2b10 	vmov	d0, r2, r3
 80055a4:	e020      	b.n	80055e8 <ceil+0x88>
 80055a6:	4a29      	ldr	r2, [pc, #164]	; (800564c <ceil+0xec>)
 80055a8:	411a      	asrs	r2, r3
 80055aa:	ea01 0402 	and.w	r4, r1, r2
 80055ae:	4304      	orrs	r4, r0
 80055b0:	d01a      	beq.n	80055e8 <ceil+0x88>
 80055b2:	ed9f 7b23 	vldr	d7, [pc, #140]	; 8005640 <ceil+0xe0>
 80055b6:	ee30 0b07 	vadd.f64	d0, d0, d7
 80055ba:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 80055be:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80055c2:	ddeb      	ble.n	800559c <ceil+0x3c>
 80055c4:	2900      	cmp	r1, #0
 80055c6:	bfc2      	ittt	gt
 80055c8:	f44f 1080 	movgt.w	r0, #1048576	; 0x100000
 80055cc:	fa40 f303 	asrgt.w	r3, r0, r3
 80055d0:	18c9      	addgt	r1, r1, r3
 80055d2:	ea21 0102 	bic.w	r1, r1, r2
 80055d6:	2000      	movs	r0, #0
 80055d8:	e7e0      	b.n	800559c <ceil+0x3c>
 80055da:	2b33      	cmp	r3, #51	; 0x33
 80055dc:	dd05      	ble.n	80055ea <ceil+0x8a>
 80055de:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80055e2:	d101      	bne.n	80055e8 <ceil+0x88>
 80055e4:	ee30 0b00 	vadd.f64	d0, d0, d0
 80055e8:	bd30      	pop	{r4, r5, pc}
 80055ea:	f2a2 4413 	subw	r4, r2, #1043	; 0x413
 80055ee:	f04f 32ff 	mov.w	r2, #4294967295
 80055f2:	40e2      	lsrs	r2, r4
 80055f4:	4202      	tst	r2, r0
 80055f6:	d0f7      	beq.n	80055e8 <ceil+0x88>
 80055f8:	ed9f 7b11 	vldr	d7, [pc, #68]	; 8005640 <ceil+0xe0>
 80055fc:	ee30 0b07 	vadd.f64	d0, d0, d7
 8005600:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 8005604:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005608:	ddc8      	ble.n	800559c <ceil+0x3c>
 800560a:	2900      	cmp	r1, #0
 800560c:	dd02      	ble.n	8005614 <ceil+0xb4>
 800560e:	2b14      	cmp	r3, #20
 8005610:	d103      	bne.n	800561a <ceil+0xba>
 8005612:	3101      	adds	r1, #1
 8005614:	ea20 0002 	bic.w	r0, r0, r2
 8005618:	e7c0      	b.n	800559c <ceil+0x3c>
 800561a:	2401      	movs	r4, #1
 800561c:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 8005620:	fa04 f303 	lsl.w	r3, r4, r3
 8005624:	4418      	add	r0, r3
 8005626:	42a8      	cmp	r0, r5
 8005628:	bf38      	it	cc
 800562a:	1909      	addcc	r1, r1, r4
 800562c:	e7f2      	b.n	8005614 <ceil+0xb4>
 800562e:	2000      	movs	r0, #0
 8005630:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 8005634:	e7b2      	b.n	800559c <ceil+0x3c>
 8005636:	4608      	mov	r0, r1
 8005638:	e7b0      	b.n	800559c <ceil+0x3c>
 800563a:	bf00      	nop
 800563c:	f3af 8000 	nop.w
 8005640:	8800759c 	.word	0x8800759c
 8005644:	7e37e43c 	.word	0x7e37e43c
 8005648:	3ff00000 	.word	0x3ff00000
 800564c:	000fffff 	.word	0x000fffff

08005650 <_init>:
 8005650:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005652:	bf00      	nop
 8005654:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005656:	bc08      	pop	{r3}
 8005658:	469e      	mov	lr, r3
 800565a:	4770      	bx	lr

0800565c <_fini>:
 800565c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800565e:	bf00      	nop
 8005660:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005662:	bc08      	pop	{r3}
 8005664:	469e      	mov	lr, r3
 8005666:	4770      	bx	lr
