#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x59879efcea50 .scope module, "cpu_tb" "cpu_tb" 2 1;
 .timescale 0 0;
v0x59879efefde0_0 .net "carry_out", 0 0, L_0x59879eff0b30;  1 drivers
v0x59879efefea0_0 .var "clk", 0 0;
v0x59879efeff40 .array "instruction_memory", 0 255, 7 0;
v0x59879efeffe0_0 .net "read_data1", 7 0, v0x59879efb1290_0;  1 drivers
v0x59879eff0080_0 .net "read_data2", 7 0, v0x59879efb0e10_0;  1 drivers
v0x59879eff0170_0 .var "reg_write_addr", 2 0;
v0x59879eff0210_0 .var "reg_write_data", 7 0;
v0x59879eff02b0_0 .var "reg_write_enable", 0 0;
v0x59879eff0350_0 .var "reset", 0 0;
v0x59879eff03f0_0 .net "result", 7 0, L_0x59879eff07d0;  1 drivers
S_0x59879efcebe0 .scope module, "reg_file" "register" 2 25, 3 1 0, S_0x59879efcea50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "write_enable";
    .port_info 2 /INPUT 3 "read_reg1";
    .port_info 3 /INPUT 3 "read_reg2";
    .port_info 4 /INPUT 3 "write_reg";
    .port_info 5 /INPUT 8 "write_data";
    .port_info 6 /OUTPUT 8 "read_data1";
    .port_info 7 /OUTPUT 8 "read_data2";
v0x59879efb0c90_0 .net "clk", 0 0, v0x59879efefea0_0;  1 drivers
v0x59879efb1290_0 .var "read_data1", 7 0;
v0x59879efb0e10_0 .var "read_data2", 7 0;
v0x59879efb0f90_0 .net "read_reg1", 2 0, v0x59879efec730_0;  1 drivers
v0x59879efb1110_0 .net "read_reg2", 2 0, v0x59879efec820_0;  1 drivers
v0x59879ef98b30 .array "reg_file", 0 7, 7 0;
v0x59879ef95b20_0 .net "write_data", 7 0, v0x59879eff0210_0;  1 drivers
v0x59879efea540_0 .net "write_enable", 0 0, v0x59879eff02b0_0;  1 drivers
v0x59879efea600_0 .net "write_reg", 2 0, v0x59879eff0170_0;  1 drivers
E_0x59879ef9cd80 .event posedge, v0x59879efb0c90_0;
S_0x59879efea7e0 .scope module, "uut" "cpu" 2 17, 4 1 0, S_0x59879efcea50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 8 "result";
    .port_info 3 /OUTPUT 1 "carry_out";
L_0x59879eff07d0 .functor BUFZ 8, v0x59879efeac30_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x59879eff0b30 .functor BUFZ 1, L_0x59879eff08e0, C4<0>, C4<0>, C4<0>;
RS_0x710ebbf7a6a8 .resolv tri, v0x59879efebd50_0, v0x59879efec910_0;
L_0x59879eff0ba0 .functor BUFZ 1, RS_0x710ebbf7a6a8, C4<0>, C4<0>, C4<0>;
v0x59879efeeb40_0 .net "alu_carry_out", 0 0, L_0x59879eff08e0;  1 drivers
RS_0x710ebbf7a4c8 .resolv tri, v0x59879efeb910_0, v0x59879efec690_0;
v0x59879efeec00_0 .net8 "alu_op", 2 0, RS_0x710ebbf7a4c8;  2 drivers
v0x59879efeed30_0 .net "alu_result", 7 0, v0x59879efeac30_0;  1 drivers
v0x59879efeedd0_0 .net "alu_src", 0 0, v0x59879efeb9f0_0;  1 drivers
v0x59879efeee70_0 .net "carry_out", 0 0, L_0x59879eff0b30;  alias, 1 drivers
v0x59879efeef10_0 .net "clk", 0 0, v0x59879efefea0_0;  alias, 1 drivers
L_0x710ebbf310a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x59879efeefb0_0 .net "increment_pc", 0 0, L_0x710ebbf310a8;  1 drivers
v0x59879efef050_0 .net "instruction", 7 0, v0x59879efed2f0_0;  1 drivers
v0x59879efef140_0 .net "load_pc", 0 0, L_0x59879eff0ba0;  1 drivers
v0x59879efef270_0 .net "mem_read", 0 0, v0x59879efeba90_0;  1 drivers
v0x59879efef340_0 .net "mem_write", 0 0, v0x59879efebb30_0;  1 drivers
v0x59879efef3e0_0 .net "pc_value", 7 0, v0x59879efedc10_0;  1 drivers
v0x59879efef4d0_0 .net "read_reg1", 2 0, v0x59879efec730_0;  alias, 1 drivers
v0x59879efef570_0 .net "read_reg2", 2 0, v0x59879efec820_0;  alias, 1 drivers
v0x59879efef630_0 .net "reg_data1", 7 0, v0x59879efee2f0_0;  1 drivers
v0x59879efef740_0 .net "reg_data2", 7 0, v0x59879efee3e0_0;  1 drivers
v0x59879efef850_0 .net8 "reg_write", 0 0, RS_0x710ebbf7a6a8;  2 drivers
v0x59879efef940_0 .net "reset", 0 0, v0x59879eff0350_0;  1 drivers
v0x59879efef9e0_0 .net "result", 7 0, L_0x59879eff07d0;  alias, 1 drivers
v0x59879efefaa0_0 .net "write_data", 7 0, v0x59879efec9e0_0;  1 drivers
v0x59879efefb60_0 .net "write_enable", 0 0, v0x59879efeca80_0;  1 drivers
v0x59879efefc50_0 .net "write_reg", 2 0, v0x59879efecb40_0;  1 drivers
S_0x59879efea990 .scope module, "arithmetic_logic_unit" "alu" 4 67, 5 1 0, S_0x59879efea7e0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "operand1";
    .port_info 1 /INPUT 8 "operand2";
    .port_info 2 /INPUT 3 "operation";
    .port_info 3 /OUTPUT 8 "result";
    .port_info 4 /OUTPUT 1 "carry_out";
v0x59879efeac30_0 .var "ALU_Result", 7 0;
L_0x710ebbf31018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x59879efead30_0 .net/2u *"_ivl_2", 0 0, L_0x710ebbf31018;  1 drivers
v0x59879efeae10_0 .net *"_ivl_4", 8 0, L_0x59879eff04f0;  1 drivers
L_0x710ebbf31060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x59879efeaed0_0 .net/2u *"_ivl_6", 0 0, L_0x710ebbf31060;  1 drivers
v0x59879efeafb0_0 .net *"_ivl_8", 8 0, L_0x59879eff0610;  1 drivers
v0x59879efeb0e0_0 .net "carry_out", 0 0, L_0x59879eff08e0;  alias, 1 drivers
v0x59879efeb1a0_0 .net "extended_result", 8 0, L_0x59879eff0730;  1 drivers
v0x59879efeb280_0 .net "operand1", 7 0, v0x59879efee2f0_0;  alias, 1 drivers
v0x59879efeb360_0 .net "operand2", 7 0, v0x59879efee3e0_0;  alias, 1 drivers
v0x59879efeb440_0 .net8 "operation", 2 0, RS_0x710ebbf7a4c8;  alias, 2 drivers
v0x59879efeb520_0 .net "result", 7 0, v0x59879efeac30_0;  alias, 1 drivers
E_0x59879ef9d1d0 .event edge, v0x59879efeb440_0, v0x59879efeb280_0, v0x59879efeb360_0;
L_0x59879eff04f0 .concat [ 8 1 0 0], v0x59879efee2f0_0, L_0x710ebbf31018;
L_0x59879eff0610 .concat [ 8 1 0 0], v0x59879efee3e0_0, L_0x710ebbf31060;
L_0x59879eff0730 .arith/sum 9, L_0x59879eff04f0, L_0x59879eff0610;
L_0x59879eff08e0 .part L_0x59879eff0730, 8, 1;
S_0x59879efeb6a0 .scope module, "ctrl_unit" "control_unit" 4 76, 6 1 0, S_0x59879efea7e0;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "operation";
    .port_info 1 /OUTPUT 1 "alu_src";
    .port_info 2 /OUTPUT 1 "reg_write";
    .port_info 3 /OUTPUT 1 "mem_read";
    .port_info 4 /OUTPUT 1 "mem_write";
    .port_info 5 /OUTPUT 3 "alu_op";
v0x59879efeb910_0 .var "alu_op", 2 0;
v0x59879efeb9f0_0 .var "alu_src", 0 0;
v0x59879efeba90_0 .var "mem_read", 0 0;
v0x59879efebb30_0 .var "mem_write", 0 0;
v0x59879efebbf0_0 .net8 "operation", 2 0, RS_0x710ebbf7a4c8;  alias, 2 drivers
v0x59879efebd50_0 .var "reg_write", 0 0;
E_0x59879efce040 .event edge, v0x59879efeb440_0;
S_0x59879efebed0 .scope module, "decoder" "instruction_decoder" 4 42, 7 1 0, S_0x59879efea7e0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "instruction";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 3 "read_reg1";
    .port_info 3 /OUTPUT 3 "read_reg2";
    .port_info 4 /OUTPUT 3 "write_reg";
    .port_info 5 /OUTPUT 8 "write_data";
    .port_info 6 /OUTPUT 3 "operation";
    .port_info 7 /OUTPUT 1 "write_enable";
    .port_info 8 /OUTPUT 1 "reg_write";
P_0x59879ef65c40 .param/l "ADD" 0 7 14, C4<0001>;
P_0x59879ef65c80 .param/l "AND" 0 7 18, C4<0101>;
P_0x59879ef65cc0 .param/l "DIV" 0 7 17, C4<0100>;
P_0x59879ef65d00 .param/l "MUL" 0 7 16, C4<0011>;
P_0x59879ef65d40 .param/l "OR" 0 7 19, C4<0110>;
P_0x59879ef65d80 .param/l "SUB" 0 7 15, C4<0010>;
P_0x59879ef65dc0 .param/l "XOR" 0 7 20, C4<0111>;
v0x59879efec510_0 .net "clk", 0 0, v0x59879efefea0_0;  alias, 1 drivers
v0x59879efec5d0_0 .net "instruction", 7 0, v0x59879efed2f0_0;  alias, 1 drivers
v0x59879efec690_0 .var "operation", 2 0;
v0x59879efec730_0 .var "read_reg1", 2 0;
v0x59879efec820_0 .var "read_reg2", 2 0;
v0x59879efec910_0 .var "reg_write", 0 0;
v0x59879efec9e0_0 .var "write_data", 7 0;
v0x59879efeca80_0 .var "write_enable", 0 0;
v0x59879efecb40_0 .var "write_reg", 2 0;
E_0x59879ef87b30 .event edge, v0x59879efec5d0_0;
S_0x59879efecdd0 .scope module, "mem" "memory" 4 33, 8 1 0, S_0x59879efea7e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /INPUT 8 "addr";
    .port_info 3 /INPUT 8 "data_in";
    .port_info 4 /OUTPUT 8 "data_out";
v0x59879efed010_0 .net "addr", 7 0, v0x59879efedc10_0;  alias, 1 drivers
v0x59879efed110_0 .net "clk", 0 0, v0x59879efefea0_0;  alias, 1 drivers
v0x59879efed220_0 .net "data_in", 7 0, v0x59879efeac30_0;  alias, 1 drivers
v0x59879efed2f0_0 .var "data_out", 7 0;
v0x59879efed3c0 .array "mem", 0 255, 7 0;
v0x59879efed4b0_0 .net "we", 0 0, v0x59879efebb30_0;  alias, 1 drivers
S_0x59879efed5e0 .scope module, "pc" "program_counter" 4 23, 9 1 0, S_0x59879efea7e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 8 "new_addr";
    .port_info 3 /INPUT 1 "load";
    .port_info 4 /INPUT 1 "increment";
    .port_info 5 /OUTPUT 8 "pc";
v0x59879efed930_0 .net "clk", 0 0, v0x59879efefea0_0;  alias, 1 drivers
v0x59879efed9f0_0 .net "increment", 0 0, L_0x710ebbf310a8;  alias, 1 drivers
v0x59879efedab0_0 .net "load", 0 0, L_0x59879eff0ba0;  alias, 1 drivers
v0x59879efedb50_0 .net "new_addr", 7 0, v0x59879efec9e0_0;  alias, 1 drivers
v0x59879efedc10_0 .var "pc", 7 0;
v0x59879efedd00_0 .net "reset", 0 0, v0x59879eff0350_0;  alias, 1 drivers
E_0x59879efed8b0 .event posedge, v0x59879efedd00_0, v0x59879efb0c90_0;
S_0x59879efedea0 .scope module, "reg_file" "register" 4 55, 3 1 0, S_0x59879efea7e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "write_enable";
    .port_info 2 /INPUT 3 "read_reg1";
    .port_info 3 /INPUT 3 "read_reg2";
    .port_info 4 /INPUT 3 "write_reg";
    .port_info 5 /INPUT 8 "write_data";
    .port_info 6 /OUTPUT 8 "read_data1";
    .port_info 7 /OUTPUT 8 "read_data2";
v0x59879efee1a0_0 .net "clk", 0 0, v0x59879efefea0_0;  alias, 1 drivers
v0x59879efee2f0_0 .var "read_data1", 7 0;
v0x59879efee3e0_0 .var "read_data2", 7 0;
v0x59879efee4e0_0 .net "read_reg1", 2 0, v0x59879efec730_0;  alias, 1 drivers
v0x59879efee580_0 .net "read_reg2", 2 0, v0x59879efec820_0;  alias, 1 drivers
v0x59879efee6c0 .array "reg_file", 0 7, 7 0;
v0x59879efee780_0 .net "write_data", 7 0, v0x59879efec9e0_0;  alias, 1 drivers
v0x59879efee890_0 .net "write_enable", 0 0, v0x59879efeca80_0;  alias, 1 drivers
v0x59879efee930_0 .net "write_reg", 2 0, v0x59879efecb40_0;  alias, 1 drivers
    .scope S_0x59879efed5e0;
T_0 ;
    %wait E_0x59879efed8b0;
    %load/vec4 v0x59879efedd00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x59879efedc10_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x59879efedab0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x59879efedb50_0;
    %assign/vec4 v0x59879efedc10_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x59879efed9f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x59879efedc10_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x59879efedc10_0, 0;
T_0.4 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x59879efecdd0;
T_1 ;
    %wait E_0x59879ef9cd80;
    %load/vec4 v0x59879efed010_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x59879efed3c0, 4;
    %assign/vec4 v0x59879efed2f0_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0x59879efebed0;
T_2 ;
    %wait E_0x59879ef87b30;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x59879efec690_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x59879efeca80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x59879efec910_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x59879efec9e0_0, 0, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x59879efec730_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x59879efec820_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x59879efecb40_0, 0, 3;
    %load/vec4 v0x59879efec5d0_0;
    %parti/s 4, 4, 4;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x59879efec690_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x59879efeca80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x59879efec910_0, 0, 1;
    %jmp T_2.8;
T_2.0 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x59879efec690_0, 0, 3;
    %jmp T_2.8;
T_2.1 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x59879efec690_0, 0, 3;
    %jmp T_2.8;
T_2.2 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x59879efec690_0, 0, 3;
    %jmp T_2.8;
T_2.3 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x59879efec690_0, 0, 3;
    %jmp T_2.8;
T_2.4 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x59879efec690_0, 0, 3;
    %jmp T_2.8;
T_2.5 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x59879efec690_0, 0, 3;
    %jmp T_2.8;
T_2.6 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x59879efec690_0, 0, 3;
    %jmp T_2.8;
T_2.8 ;
    %pop/vec4 1;
    %load/vec4 v0x59879efec5d0_0;
    %parti/s 3, 0, 2;
    %store/vec4 v0x59879efec730_0, 0, 3;
    %load/vec4 v0x59879efec5d0_0;
    %parti/s 3, 3, 3;
    %store/vec4 v0x59879efec820_0, 0, 3;
    %load/vec4 v0x59879efec5d0_0;
    %parti/s 3, 1, 2;
    %store/vec4 v0x59879efecb40_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x59879efeca80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x59879efec910_0, 0, 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x59879efedea0;
T_3 ;
    %wait E_0x59879ef9cd80;
    %load/vec4 v0x59879efee890_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x59879efee780_0;
    %load/vec4 v0x59879efee930_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x59879efee6c0, 0, 4;
T_3.0 ;
    %load/vec4 v0x59879efee4e0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x59879efee6c0, 4;
    %assign/vec4 v0x59879efee2f0_0, 0;
    %load/vec4 v0x59879efee580_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x59879efee6c0, 4;
    %assign/vec4 v0x59879efee3e0_0, 0;
    %jmp T_3;
    .thread T_3;
    .scope S_0x59879efea990;
T_4 ;
    %wait E_0x59879ef9d1d0;
    %load/vec4 v0x59879efeb440_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x59879efeac30_0, 0, 8;
    %jmp T_4.8;
T_4.0 ;
    %load/vec4 v0x59879efeb280_0;
    %load/vec4 v0x59879efeb360_0;
    %add;
    %store/vec4 v0x59879efeac30_0, 0, 8;
    %jmp T_4.8;
T_4.1 ;
    %load/vec4 v0x59879efeb280_0;
    %load/vec4 v0x59879efeb360_0;
    %sub;
    %store/vec4 v0x59879efeac30_0, 0, 8;
    %jmp T_4.8;
T_4.2 ;
    %load/vec4 v0x59879efeb280_0;
    %load/vec4 v0x59879efeb360_0;
    %mul;
    %store/vec4 v0x59879efeac30_0, 0, 8;
    %jmp T_4.8;
T_4.3 ;
    %load/vec4 v0x59879efeb280_0;
    %load/vec4 v0x59879efeb360_0;
    %div;
    %store/vec4 v0x59879efeac30_0, 0, 8;
    %jmp T_4.8;
T_4.4 ;
    %load/vec4 v0x59879efeb280_0;
    %load/vec4 v0x59879efeb360_0;
    %and;
    %store/vec4 v0x59879efeac30_0, 0, 8;
    %jmp T_4.8;
T_4.5 ;
    %load/vec4 v0x59879efeb280_0;
    %load/vec4 v0x59879efeb360_0;
    %or;
    %store/vec4 v0x59879efeac30_0, 0, 8;
    %jmp T_4.8;
T_4.6 ;
    %load/vec4 v0x59879efeb280_0;
    %load/vec4 v0x59879efeb360_0;
    %xor;
    %store/vec4 v0x59879efeac30_0, 0, 8;
    %jmp T_4.8;
T_4.8 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x59879efeb6a0;
T_5 ;
    %wait E_0x59879efce040;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x59879efeb9f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x59879efebd50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x59879efeba90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x59879efebb30_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x59879efeb910_0, 0, 3;
    %load/vec4 v0x59879efebbf0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x59879efeb9f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x59879efebd50_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x59879efeb910_0, 0, 3;
    %jmp T_5.8;
T_5.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x59879efeb9f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x59879efebd50_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x59879efeb910_0, 0, 3;
    %jmp T_5.8;
T_5.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x59879efeb9f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x59879efebd50_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x59879efeb910_0, 0, 3;
    %jmp T_5.8;
T_5.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x59879efeb9f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x59879efebd50_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x59879efeb910_0, 0, 3;
    %jmp T_5.8;
T_5.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x59879efeb9f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x59879efebd50_0, 0, 1;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x59879efeb910_0, 0, 3;
    %jmp T_5.8;
T_5.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x59879efeb9f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x59879efebd50_0, 0, 1;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x59879efeb910_0, 0, 3;
    %jmp T_5.8;
T_5.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x59879efeb9f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x59879efebd50_0, 0, 1;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x59879efeb910_0, 0, 3;
    %jmp T_5.8;
T_5.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x59879efeb9f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x59879efebd50_0, 0, 1;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x59879efeb910_0, 0, 3;
    %jmp T_5.8;
T_5.8 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x59879efcebe0;
T_6 ;
    %wait E_0x59879ef9cd80;
    %load/vec4 v0x59879efea540_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x59879ef95b20_0;
    %load/vec4 v0x59879efea600_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x59879ef98b30, 0, 4;
T_6.0 ;
    %load/vec4 v0x59879efb0f90_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x59879ef98b30, 4;
    %assign/vec4 v0x59879efb1290_0, 0;
    %load/vec4 v0x59879efb1110_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x59879ef98b30, 4;
    %assign/vec4 v0x59879efb0e10_0, 0;
    %jmp T_6;
    .thread T_6;
    .scope S_0x59879efcea50;
T_7 ;
    %delay 5, 0;
    %load/vec4 v0x59879efefea0_0;
    %inv;
    %store/vec4 v0x59879efefea0_0, 0, 1;
    %jmp T_7;
    .thread T_7;
    .scope S_0x59879efcea50;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x59879efefea0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x59879eff0350_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x59879eff02b0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x59879eff0170_0, 0, 3;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x59879eff0210_0, 0, 8;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x59879eff0350_0, 0, 1;
    %pushi/vec4 18, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59879efeff40, 4, 0;
    %pushi/vec4 21, 0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59879efeff40, 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x59879eff02b0_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x59879eff0170_0, 0, 3;
    %pushi/vec4 13, 0, 8;
    %store/vec4 v0x59879eff0210_0, 0, 8;
    %delay 10, 0;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x59879eff0170_0, 0, 3;
    %pushi/vec4 3, 0, 8;
    %store/vec4 v0x59879eff0210_0, 0, 8;
    %delay 10, 0;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x59879eff0170_0, 0, 3;
    %pushi/vec4 10, 0, 8;
    %store/vec4 v0x59879eff0210_0, 0, 8;
    %delay 10, 0;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x59879eff0170_0, 0, 3;
    %pushi/vec4 4, 0, 8;
    %store/vec4 v0x59879eff0210_0, 0, 8;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x59879eff02b0_0, 0, 1;
    %delay 20, 0;
    %vpi_call 2 78 "$display", "Test Case 1: Addition" {0 0 0};
    %vpi_call 2 79 "$monitor", "Time = %0t, Result = %b, Carry Out = %b", $time, v0x59879eff03f0_0, v0x59879efefde0_0 {0 0 0};
    %delay 20, 0;
    %vpi_call 2 82 "$display", "Test Case 2: Subtraction" {0 0 0};
    %vpi_call 2 83 "$monitor", "Time = %0t, Result = %b, Carry Out = %b", $time, v0x59879eff03f0_0, v0x59879efefde0_0 {0 0 0};
    %vpi_call 2 86 "$monitor", "Register Read 1: %b, Register Read 2: %b", v0x59879efeffe0_0, v0x59879eff0080_0 {0 0 0};
    %delay 100, 0;
    %vpi_call 2 89 "$finish" {0 0 0};
    %end;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 10;
    "N/A";
    "<interactive>";
    "/home/nirdesh/vicharak/github-work/8-bit-cpu/testbench/cpu_tb.v";
    "/home/nirdesh/vicharak/github-work/8-bit-cpu/src/register.v";
    "/home/nirdesh/vicharak/github-work/8-bit-cpu/src/cpu_module.v";
    "/home/nirdesh/vicharak/github-work/8-bit-cpu/src/alu.v";
    "/home/nirdesh/vicharak/github-work/8-bit-cpu/src/control_unit.v";
    "/home/nirdesh/vicharak/github-work/8-bit-cpu/src/instruction_decoder.v";
    "/home/nirdesh/vicharak/github-work/8-bit-cpu/src/memory.v";
    "/home/nirdesh/vicharak/github-work/8-bit-cpu/src/program_counter.v";
