Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sun Jul 11 18:50:05 2021
| Host         : Nick running 64-bit major release  (build 9200)
| Command      : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
| Design       : design_1_wrapper
| Device       : xc7vx485tffg1157-1
| Speed File   : -1
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 53
+-----------+----------+-------------------------------+------------+
| Rule      | Severity | Description                   | Violations |
+-----------+----------+-------------------------------+------------+
| LUTAR-1   | Warning  | LUT drives async reset alert  | 4          |
| TIMING-9  | Warning  | Unknown CDC Logic             | 1          |
| TIMING-16 | Warning  | Large setup violation         | 47         |
| TIMING-18 | Warning  | Missing input or output delay | 1          |
+-----------+----------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_UART.execute_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2 Warning
LUT drives async reset alert  
LUT cell design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3 Warning
LUT drives async reset alert  
LUT cell design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.completion_status[15]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[0]/CLR, design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[10]/CLR, design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]/CLR, design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[3]/CLR, design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c/CLR, design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_0/CLR, design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_1/CLR, design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_10/CLR, design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_11/CLR, design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_12/CLR, design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_2/CLR, design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_3/CLR, design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_4/CLR, design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_5/CLR, design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_6/CLR (the first 15 of 23 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4 Warning
LUT drives async reset alert  
LUT cell design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.completion_status[15]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/CLR, design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/CLR, design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/CLR, design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/CLR, design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/CLR, design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/CLR, design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/CLR, design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/CLR, design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[0]/CLR, design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[1]/CLR, design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[2]/CLR, design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[3]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

TIMING-9#1 Warning
Unknown CDC Logic  
One or more asynchronous Clock Domain Crossing has been detected between 2 clock domains through a set_false_path or a set_clock_groups or set_max_delay -datapath_only constraint but no double-registers logic synchronizer has been found on the side of the capture clock. It is recommended to run report_cdc for a complete and detailed CDC coverage. Please consider using XPM_CDC to avoid Critical severities
Related violations: <none>

TIMING-16#1 Warning
Large setup violation  
There is a large setup violation of -1.007 ns between design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/slv_reg1_reg[4]/C (clocked by clk_out1_design_1_clk_wiz_1_0) and design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/mm0_i_18_psdsp_3/D (clocked by clk_out1_design_1_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#2 Warning
Large setup violation  
There is a large setup violation of -1.008 ns between design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/slv_reg1_reg[4]/C (clocked by clk_out1_design_1_clk_wiz_1_0) and design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/mm0_i_26_psdsp/D (clocked by clk_out1_design_1_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#3 Warning
Large setup violation  
There is a large setup violation of -1.014 ns between design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/slv_reg1_reg[4]/C (clocked by clk_out1_design_1_clk_wiz_1_0) and design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/mm0_i_18_psdsp_2/D (clocked by clk_out1_design_1_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#4 Warning
Large setup violation  
There is a large setup violation of -1.015 ns between design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/slv_reg1_reg[4]/C (clocked by clk_out1_design_1_clk_wiz_1_0) and design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/mm0_i_18_psdsp/D (clocked by clk_out1_design_1_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#5 Warning
Large setup violation  
There is a large setup violation of -1.031 ns between design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/slv_reg1_reg[4]/C (clocked by clk_out1_design_1_clk_wiz_1_0) and design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f_reg[14]/D (clocked by clk_out1_design_1_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#6 Warning
Large setup violation  
There is a large setup violation of -1.039 ns between design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/slv_reg1_reg[4]/C (clocked by clk_out1_design_1_clk_wiz_1_0) and design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/mm0_i_4_psdsp_1/D (clocked by clk_out1_design_1_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#7 Warning
Large setup violation  
There is a large setup violation of -1.043 ns between design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/slv_reg1_reg[4]/C (clocked by clk_out1_design_1_clk_wiz_1_0) and design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/mm0_i_18_psdsp_1/D (clocked by clk_out1_design_1_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#8 Warning
Large setup violation  
There is a large setup violation of -1.058 ns between design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/slv_reg1_reg[4]/C (clocked by clk_out1_design_1_clk_wiz_1_0) and design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/mm0_i_9_psdsp/D (clocked by clk_out1_design_1_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#9 Warning
Large setup violation  
There is a large setup violation of -1.072 ns between design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/slv_reg1_reg[4]/C (clocked by clk_out1_design_1_clk_wiz_1_0) and design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/mm0_i_26_psdsp_3/D (clocked by clk_out1_design_1_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#10 Warning
Large setup violation  
There is a large setup violation of -1.083 ns between design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/slv_reg1_reg[4]/C (clocked by clk_out1_design_1_clk_wiz_1_0) and design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/mm0_i_26_psdsp_2/D (clocked by clk_out1_design_1_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#11 Warning
Large setup violation  
There is a large setup violation of -1.098 ns between design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/slv_reg1_reg[2]/C (clocked by clk_out1_design_1_clk_wiz_1_0) and design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f_reg[17]/D (clocked by clk_out1_design_1_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#12 Warning
Large setup violation  
There is a large setup violation of -1.112 ns between design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/slv_reg1_reg[4]/C (clocked by clk_out1_design_1_clk_wiz_1_0) and design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/mm0_i_10_psdsp_1/D (clocked by clk_out1_design_1_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#13 Warning
Large setup violation  
There is a large setup violation of -1.165 ns between design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/slv_reg1_reg[2]/C (clocked by clk_out1_design_1_clk_wiz_1_0) and design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f_reg[18]/D (clocked by clk_out1_design_1_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#14 Warning
Large setup violation  
There is a large setup violation of -1.179 ns between design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/slv_reg1_reg[4]/C (clocked by clk_out1_design_1_clk_wiz_1_0) and design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/mm0_i_5_psdsp/D (clocked by clk_out1_design_1_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#15 Warning
Large setup violation  
There is a large setup violation of -1.204 ns between design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/slv_reg1_reg[2]/C (clocked by clk_out1_design_1_clk_wiz_1_0) and design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/mm0_i_12_psdsp/D (clocked by clk_out1_design_1_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#16 Warning
Large setup violation  
There is a large setup violation of -1.211 ns between design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/slv_reg1_reg[2]/C (clocked by clk_out1_design_1_clk_wiz_1_0) and design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/mm0_i_12_psdsp_1/D (clocked by clk_out1_design_1_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#17 Warning
Large setup violation  
There is a large setup violation of -1.228 ns between design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/slv_reg1_reg[2]/C (clocked by clk_out1_design_1_clk_wiz_1_0) and design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/mm0_i_15_psdsp_1/D (clocked by clk_out1_design_1_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#18 Warning
Large setup violation  
There is a large setup violation of -1.234 ns between design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/slv_reg1_reg[4]/C (clocked by clk_out1_design_1_clk_wiz_1_0) and design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/mm0_i_4_psdsp/D (clocked by clk_out1_design_1_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#19 Warning
Large setup violation  
There is a large setup violation of -1.246 ns between design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/slv_reg1_reg[4]/C (clocked by clk_out1_design_1_clk_wiz_1_0) and design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f_reg[24]/D (clocked by clk_out1_design_1_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#20 Warning
Large setup violation  
There is a large setup violation of -1.250 ns between design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/slv_reg1_reg[2]/C (clocked by clk_out1_design_1_clk_wiz_1_0) and design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/mm0_i_15_psdsp/D (clocked by clk_out1_design_1_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#21 Warning
Large setup violation  
There is a large setup violation of -1.269 ns between design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/slv_reg1_reg[4]/C (clocked by clk_out1_design_1_clk_wiz_1_0) and design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f_reg[30]/D (clocked by clk_out1_design_1_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#22 Warning
Large setup violation  
There is a large setup violation of -1.271 ns between design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/slv_reg1_reg[4]/C (clocked by clk_out1_design_1_clk_wiz_1_0) and design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f_reg[27]/D (clocked by clk_out1_design_1_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#23 Warning
Large setup violation  
There is a large setup violation of -1.296 ns between design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/slv_reg1_reg[4]/C (clocked by clk_out1_design_1_clk_wiz_1_0) and design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/mm0_i_6_psdsp_1/D (clocked by clk_out1_design_1_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#24 Warning
Large setup violation  
There is a large setup violation of -1.300 ns between design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/slv_reg1_reg[2]/C (clocked by clk_out1_design_1_clk_wiz_1_0) and design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/mm0_i_14_psdsp_1/D (clocked by clk_out1_design_1_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#25 Warning
Large setup violation  
There is a large setup violation of -1.326 ns between design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/slv_reg1_reg[2]/C (clocked by clk_out1_design_1_clk_wiz_1_0) and design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f_reg[21]/D (clocked by clk_out1_design_1_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#26 Warning
Large setup violation  
There is a large setup violation of -1.326 ns between design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/slv_reg1_reg[2]/C (clocked by clk_out1_design_1_clk_wiz_1_0) and design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/mm0_i_11_psdsp/D (clocked by clk_out1_design_1_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#27 Warning
Large setup violation  
There is a large setup violation of -1.327 ns between design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/slv_reg1_reg[4]/C (clocked by clk_out1_design_1_clk_wiz_1_0) and design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/mm0_i_6_psdsp/D (clocked by clk_out1_design_1_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#28 Warning
Large setup violation  
There is a large setup violation of -1.343 ns between design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/slv_reg1_reg[4]/C (clocked by clk_out1_design_1_clk_wiz_1_0) and design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f_reg[25]/D (clocked by clk_out1_design_1_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#29 Warning
Large setup violation  
There is a large setup violation of -1.344 ns between design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/slv_reg1_reg[4]/C (clocked by clk_out1_design_1_clk_wiz_1_0) and design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f_reg[28]/D (clocked by clk_out1_design_1_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#30 Warning
Large setup violation  
There is a large setup violation of -1.344 ns between design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/slv_reg1_reg[4]/C (clocked by clk_out1_design_1_clk_wiz_1_0) and design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/mm0_i_7_psdsp_1/D (clocked by clk_out1_design_1_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#31 Warning
Large setup violation  
There is a large setup violation of -1.347 ns between design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/slv_reg1_reg[4]/C (clocked by clk_out1_design_1_clk_wiz_1_0) and design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/mm0_i_7_psdsp/D (clocked by clk_out1_design_1_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#32 Warning
Large setup violation  
There is a large setup violation of -1.363 ns between design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/slv_reg1_reg[2]/C (clocked by clk_out1_design_1_clk_wiz_1_0) and design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/mm0_i_13_psdsp_1/D (clocked by clk_out1_design_1_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#33 Warning
Large setup violation  
There is a large setup violation of -1.370 ns between design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/slv_reg1_reg[4]/C (clocked by clk_out1_design_1_clk_wiz_1_0) and design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/mm0_i_8_psdsp/D (clocked by clk_out1_design_1_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#34 Warning
Large setup violation  
There is a large setup violation of -1.371 ns between design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/slv_reg1_reg[4]/C (clocked by clk_out1_design_1_clk_wiz_1_0) and design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/mm0_i_10_psdsp/D (clocked by clk_out1_design_1_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#35 Warning
Large setup violation  
There is a large setup violation of -1.376 ns between design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/slv_reg1_reg[2]/C (clocked by clk_out1_design_1_clk_wiz_1_0) and design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/mm0_i_13_psdsp/D (clocked by clk_out1_design_1_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#36 Warning
Large setup violation  
There is a large setup violation of -1.382 ns between design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/slv_reg1_reg[4]/C (clocked by clk_out1_design_1_clk_wiz_1_0) and design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f_reg[23]/D (clocked by clk_out1_design_1_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#37 Warning
Large setup violation  
There is a large setup violation of -1.385 ns between design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/slv_reg1_reg[2]/C (clocked by clk_out1_design_1_clk_wiz_1_0) and design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/mm0_i_11_psdsp_1/D (clocked by clk_out1_design_1_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#38 Warning
Large setup violation  
There is a large setup violation of -1.423 ns between design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/slv_reg1_reg[4]/C (clocked by clk_out1_design_1_clk_wiz_1_0) and design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/mm0_i_9_psdsp_1/D (clocked by clk_out1_design_1_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#39 Warning
Large setup violation  
There is a large setup violation of -1.436 ns between design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/slv_reg1_reg[4]/C (clocked by clk_out1_design_1_clk_wiz_1_0) and design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f_reg[22]/D (clocked by clk_out1_design_1_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#40 Warning
Large setup violation  
There is a large setup violation of -1.526 ns between design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/slv_reg1_reg[4]/C (clocked by clk_out1_design_1_clk_wiz_1_0) and design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/mm0_i_3_psdsp_1/D (clocked by clk_out1_design_1_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#41 Warning
Large setup violation  
There is a large setup violation of -1.539 ns between design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/slv_reg1_reg[4]/C (clocked by clk_out1_design_1_clk_wiz_1_0) and design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f_reg[29]/D (clocked by clk_out1_design_1_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#42 Warning
Large setup violation  
There is a large setup violation of -1.539 ns between design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/slv_reg1_reg[4]/C (clocked by clk_out1_design_1_clk_wiz_1_0) and design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/mm0_i_3_psdsp/D (clocked by clk_out1_design_1_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#43 Warning
Large setup violation  
There is a large setup violation of -1.569 ns between design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/slv_reg1_reg[4]/C (clocked by clk_out1_design_1_clk_wiz_1_0) and design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/mm0_i_1_psdsp_1/D (clocked by clk_out1_design_1_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#44 Warning
Large setup violation  
There is a large setup violation of -1.574 ns between design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/slv_reg1_reg[4]/C (clocked by clk_out1_design_1_clk_wiz_1_0) and design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/mm0_i_2_psdsp_1/D (clocked by clk_out1_design_1_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#45 Warning
Large setup violation  
There is a large setup violation of -1.582 ns between design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/slv_reg1_reg[4]/C (clocked by clk_out1_design_1_clk_wiz_1_0) and design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/mm0_i_1_psdsp/D (clocked by clk_out1_design_1_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#46 Warning
Large setup violation  
There is a large setup violation of -1.587 ns between design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/slv_reg1_reg[4]/C (clocked by clk_out1_design_1_clk_wiz_1_0) and design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/f_reg[31]/D (clocked by clk_out1_design_1_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#47 Warning
Large setup violation  
There is a large setup violation of -1.847 ns between design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/slv_reg1_reg[4]/C (clocked by clk_out1_design_1_clk_wiz_1_0) and design_1_i/edgeDetection4_0/U0/edgeDetection4_v1_0_S00_AXI_inst/filter/f1/mm0_i_2_psdsp/D (clocked by clk_out1_design_1_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on reset_rtl_0 relative to clock(s) diff_clock_rtl_0_clk_p
Related violations: <none>


