# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../lab7_1.gen/sources_1/bd/mb_usb/ipshared/7698" --include "../../../../lab7_1.gen/sources_1/bd/mb_usb/ip/mb_usb_hdmi_text_controller_0_4/src/clk_wiz_0_3" --include "../../../../lab7_1.gen/sources_1/bd/mb_usb/ipshared/ec67/hdl" \
"../../../../lab7_1.ip_user_files/bd/mb_usb/sim/mb_usb.v" \
"../../../../lab7_1.ip_user_files/bd/mb_usb/ip/mb_usb_lmb_bram_2/sim/mb_usb_lmb_bram_2.v" \
"../../../../lab7_1.ip_user_files/bd/mb_usb/ip/mb_usb_microblaze_0_xlconcat_1/sim/mb_usb_microblaze_0_xlconcat_1.v" \
"../../../../lab7_1.ip_user_files/bd/mb_usb/ip/mb_usb_clk_wiz_1_2/mb_usb_clk_wiz_1_2_clk_wiz.v" \
"../../../../lab7_1.ip_user_files/bd/mb_usb/ip/mb_usb_clk_wiz_1_2/mb_usb_clk_wiz_1_2.v" \
"../../../../lab7_1.ip_user_files/bd/mb_usb/ip/mb_usb_hdmi_text_controller_0_4/src/hdmi_tx_0_2/hdl/encode.v" \
"../../../../lab7_1.ip_user_files/bd/mb_usb/ip/mb_usb_hdmi_text_controller_0_4/src/hdmi_tx_0_2/hdl/serdes_10_to_1.v" \
"../../../../lab7_1.ip_user_files/bd/mb_usb/ip/mb_usb_hdmi_text_controller_0_4/src/hdmi_tx_0_2/hdl/srldelay.v" \
"../../../../lab7_1.ip_user_files/bd/mb_usb/ip/mb_usb_hdmi_text_controller_0_4/src/hdmi_tx_0_2/hdl/hdmi_tx_v1_0.v" \
"../../../../lab7_1.ip_user_files/bd/mb_usb/ip/mb_usb_hdmi_text_controller_0_4/src/hdmi_tx_0_2/sim/hdmi_tx_0.v" \
"../../../../lab7_1.ip_user_files/bd/mb_usb/ip/mb_usb_hdmi_text_controller_0_4/src/clk_wiz_0_3/clk_wiz_0_clk_wiz.v" \
"../../../../lab7_1.ip_user_files/bd/mb_usb/ip/mb_usb_hdmi_text_controller_0_4/src/clk_wiz_0_3/clk_wiz_0.v" \

sv xil_defaultlib  --include "../../../../lab7_1.gen/sources_1/bd/mb_usb/ipshared/7698" --include "../../../../lab7_1.gen/sources_1/bd/mb_usb/ip/mb_usb_hdmi_text_controller_0_4/src/clk_wiz_0_3" --include "../../../../lab7_1.gen/sources_1/bd/mb_usb/ipshared/ec67/hdl" \
"../../../../lab7_1.ip_user_files/bd/mb_usb/ipshared/edf3/src/VGA_controller.sv" \
"../../../../lab7_1.ip_user_files/bd/mb_usb/ipshared/edf3/src/color_mapper.sv" \
"../../../../lab7_1.ip_user_files/bd/mb_usb/ipshared/edf3/src/font_rom.sv" \
"../../../../lab7_1.ip_user_files/bd/mb_usb/ipshared/edf3/src/hdmi_text_controller_v1_0_AXI.sv" \
"../../../../lab7_1.ip_user_files/bd/mb_usb/ipshared/edf3/src/hdmi_text_controller_v1_0.sv" \
"../../../../lab7_1.ip_user_files/bd/mb_usb/ip/mb_usb_hdmi_text_controller_0_4/sim/mb_usb_hdmi_text_controller_0_4.sv" \

verilog xil_defaultlib  --include "../../../../lab7_1.gen/sources_1/bd/mb_usb/ipshared/7698" --include "../../../../lab7_1.gen/sources_1/bd/mb_usb/ip/mb_usb_hdmi_text_controller_0_4/src/clk_wiz_0_3" --include "../../../../lab7_1.gen/sources_1/bd/mb_usb/ipshared/ec67/hdl" \
"../../../../lab7_1.ip_user_files/bd/mb_usb/ip/mb_usb_xbar_0/sim/mb_usb_xbar_0.v" \

sv xil_defaultlib  --include "../../../../lab7_1.gen/sources_1/bd/mb_usb/ipshared/7698" --include "../../../../lab7_1.gen/sources_1/bd/mb_usb/ip/mb_usb_hdmi_text_controller_0_4/src/clk_wiz_0_3" --include "../../../../lab7_1.gen/sources_1/bd/mb_usb/ipshared/ec67/hdl" \
"../../../../lab7_1.srcs/sources_1/new/lab7_1_top.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
