module or_gate(a,b,y);

//DIrections

	input a;
	input b;
	output y;

//INTERNAL SIGNALS 
	wire w1;
	wire w2;
	supply1 vdd;
	supply0 GND;
	pmos p1(w1,VDD,a);
	pmos p2(w2, w1,b);
	pmos p3(y,VDD,w2);
	nmos n1(w2,gnd,a); 
	nmos n2(w2,GND,b);
	nmos n3(y,GND,w2);
endmodule