<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.6 Trace  (nt64)</twExecVer><twCopyright>Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml main.twx main.ncd -o main.twr main.pcf

</twCmdLine><twDesign>main.ncd</twDesign><twDesignPath>main.ncd</twDesignPath><twPCF>main.pcf</twPCF><twPcfPath>main.pcf</twPcfPath><twDevInfo arch="artix7" pkg="csg324"><twDevName>xc7a100t</twDevName><twDevRange>C</twDevRange><twSpeedGrade>-2</twSpeedGrade><twSpeedVer>PRODUCTION 1.09 2013-06-08</twSpeedVer><twQuadDly>1</twQuadDly></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="3">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="4">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="5" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="" ScopeName="">NET &quot;gen/clk_t&quot; PERIOD = 10 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>4.000</twMinPer></twConstHead><twPinLimitRpt anchorID="6"><twPinLimitBanner>Component Switching Limit Checks: NET &quot;gen/clk_t&quot; PERIOD = 10 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="7" type="MINLOWPULSE" name="Tmmcmpw_CLKIN1_100_150" slack="6.000" period="10.000" constraintValue="5.000" deviceLimit="2.000" physResource="gen/clkgen2/dcm/CLKIN1" logResource="gen/clkgen2/dcm/CLKIN1" locationPin="MMCME2_ADV_X1Y2.CLKIN1" clockNet="gen/clk_t"/><twPinLimit anchorID="8" type="MINHIGHPULSE" name="Tmmcmpw_CLKIN1_100_150" slack="6.000" period="10.000" constraintValue="5.000" deviceLimit="2.000" physResource="gen/clkgen2/dcm/CLKIN1" logResource="gen/clkgen2/dcm/CLKIN1" locationPin="MMCME2_ADV_X1Y2.CLKIN1" clockNet="gen/clk_t"/><twPinLimit anchorID="9" type="MINLOWPULSE" name="Tmmcmpw_CLKIN1_100_150" slack="6.000" period="10.000" constraintValue="5.000" deviceLimit="2.000" physResource="gen/clkgen1/dcm/CLKIN1" logResource="gen/clkgen1/dcm/CLKIN1" locationPin="MMCME2_ADV_X1Y1.CLKIN1" clockNet="gen/clk_t"/></twPinLimitRpt></twConst><twConst anchorID="10" twConstType="PERIOD" ><twConstHead uID="5"><twConstName UCFConstName="" ScopeName="">PERIOD analysis for net &quot;gen/clkgen1/CLK_OBUF&quot; derived from  NET &quot;gen/clk_t&quot; PERIOD = 10 ns HIGH 50%;  multiplied by 1.25 to 12.500 nS   </twConstName><twItemCnt>132352</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>7237</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>11.376</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Tx_data_11 (SLICE_X58Y37.C4), 1 path
</twPathRptBanner><twPathRpt anchorID="11"><twConstPath anchorID="12" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.562</twSlack><twSrc BELType="FF">afifo_test/read_side2/sum_11</twSrc><twDest BELType="FF">Tx_data_11</twDest><twTotPathDel>5.204</twTotPathDel><twClkSkew dest = "-2.127" src = "-1.948">0.179</twClkSkew><twDelConst>6.250</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.278" fPhaseErr="0.161" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.305</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>afifo_test/read_side2/sum_11</twSrc><twDest BELType='FF'>Tx_data_11</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X62Y31.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.250">CLK2</twSrcClk><twPathDel><twSite>SLICE_X62Y31.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>afifo_test/read_side2/sum&lt;11&gt;</twComp><twBEL>afifo_test/read_side2/sum_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y37.C4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">4.740</twDelInfo><twComp>afifo_test/read_side2/sum&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y37.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.031</twDelInfo><twComp>Tx_data&lt;11&gt;</twComp><twBEL>Mmux__n01033</twBEL><twBEL>Tx_data_11</twBEL></twPathDel><twLogDel>0.464</twLogDel><twRouteDel>4.740</twRouteDel><twTotDel>5.204</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.500">CLK1</twDestClk><twPctLog>8.9</twPctLog><twPctRoute>91.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1800" iCriticalPaths="0" sType="EndPoint">Paths for end point afifo_test/read_side1/sum_61 (SLICE_X48Y46.CIN), 1800 paths
</twPathRptBanner><twPathRpt anchorID="13"><twConstPath anchorID="14" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.867</twSlack><twSrc BELType="FF">afifo_test/AFIFO1/mem_FF_144</twSrc><twDest BELType="FF">afifo_test/read_side1/sum_61</twDest><twTotPathDel>4.899</twTotPathDel><twClkSkew dest = "-2.118" src = "-1.939">0.179</twClkSkew><twDelConst>6.250</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.278" fPhaseErr="0.161" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.305</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>afifo_test/AFIFO1/mem_FF_144</twSrc><twDest BELType='FF'>afifo_test/read_side1/sum_61</twDest><twLogLvls>13</twLogLvls><twSrcSite>SLICE_X30Y32.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.250">CLK2</twSrcClk><twPathDel><twSite>SLICE_X30Y32.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>afifo_test/AFIFO1/mem_ff_151</twComp><twBEL>afifo_test/AFIFO1/mem_FF_144</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y30.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.718</twDelInfo><twComp>afifo_test/AFIFO1/mem_ff_144</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y30.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.449</twDelInfo><twComp>afifo_test/AFIFO1/inst_LPM_MUX16_4_f7</twComp><twBEL>afifo_test/AFIFO1/inst_LPM_MUX16_4_f7_F</twBEL><twBEL>afifo_test/AFIFO1/inst_LPM_MUX16_4_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y35.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.476</twDelInfo><twComp>afifo_test/AFIFO1/inst_LPM_MUX16_4_f7</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y35.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.545</twDelInfo><twComp>afifo_test/read_side1/sum&lt;19&gt;</twComp><twBEL>afifo_test/read_side1/Maccum_sum_lut&lt;16&gt;</twBEL><twBEL>afifo_test/read_side1/Maccum_sum_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y36.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>afifo_test/read_side1/Maccum_sum_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y36.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.098</twDelInfo><twComp>afifo_test/read_side1/sum&lt;23&gt;</twComp><twBEL>afifo_test/read_side1/Maccum_sum_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y37.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>afifo_test/read_side1/Maccum_sum_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y37.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.098</twDelInfo><twComp>afifo_test/read_side1/sum&lt;27&gt;</twComp><twBEL>afifo_test/read_side1/Maccum_sum_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y38.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>afifo_test/read_side1/Maccum_sum_cy&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y38.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.098</twDelInfo><twComp>afifo_test/read_side1/sum&lt;31&gt;</twComp><twBEL>afifo_test/read_side1/Maccum_sum_cy&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y39.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>afifo_test/read_side1/Maccum_sum_cy&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y39.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.098</twDelInfo><twComp>afifo_test/read_side1/sum&lt;35&gt;</twComp><twBEL>afifo_test/read_side1/Maccum_sum_cy&lt;35&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y40.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>afifo_test/read_side1/Maccum_sum_cy&lt;35&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y40.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.098</twDelInfo><twComp>afifo_test/read_side1/sum&lt;39&gt;</twComp><twBEL>afifo_test/read_side1/Maccum_sum_cy&lt;39&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y41.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>afifo_test/read_side1/Maccum_sum_cy&lt;39&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y41.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.098</twDelInfo><twComp>afifo_test/read_side1/sum&lt;43&gt;</twComp><twBEL>afifo_test/read_side1/Maccum_sum_cy&lt;43&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y42.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>afifo_test/read_side1/Maccum_sum_cy&lt;43&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y42.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.098</twDelInfo><twComp>afifo_test/read_side1/sum&lt;47&gt;</twComp><twBEL>afifo_test/read_side1/Maccum_sum_cy&lt;47&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y43.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>afifo_test/read_side1/Maccum_sum_cy&lt;47&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y43.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.098</twDelInfo><twComp>afifo_test/read_side1/sum&lt;51&gt;</twComp><twBEL>afifo_test/read_side1/Maccum_sum_cy&lt;51&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y44.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>afifo_test/read_side1/Maccum_sum_cy&lt;51&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y44.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.098</twDelInfo><twComp>afifo_test/read_side1/sum&lt;55&gt;</twComp><twBEL>afifo_test/read_side1/Maccum_sum_cy&lt;55&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y45.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>afifo_test/read_side1/Maccum_sum_cy&lt;55&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y45.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.098</twDelInfo><twComp>afifo_test/read_side1/sum&lt;59&gt;</twComp><twBEL>afifo_test/read_side1/Maccum_sum_cy&lt;59&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y46.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>afifo_test/read_side1/Maccum_sum_cy&lt;59&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y46.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.206</twDelInfo><twComp>afifo_test/read_side1/sum&lt;63&gt;</twComp><twBEL>afifo_test/read_side1/Maccum_sum_xor&lt;63&gt;</twBEL><twBEL>afifo_test/read_side1/sum_61</twBEL></twPathDel><twLogDel>2.705</twLogDel><twRouteDel>2.194</twRouteDel><twTotDel>4.899</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.500">CLK1</twDestClk><twPctLog>55.2</twPctLog><twPctRoute>44.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="15"><twConstPath anchorID="16" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.916</twSlack><twSrc BELType="FF">afifo_test/AFIFO1/mem_FF_80</twSrc><twDest BELType="FF">afifo_test/read_side1/sum_61</twDest><twTotPathDel>4.852</twTotPathDel><twClkSkew dest = "-2.118" src = "-1.941">0.177</twClkSkew><twDelConst>6.250</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.278" fPhaseErr="0.161" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.305</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>afifo_test/AFIFO1/mem_FF_80</twSrc><twDest BELType='FF'>afifo_test/read_side1/sum_61</twDest><twLogLvls>13</twLogLvls><twSrcSite>SLICE_X31Y30.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.250">CLK2</twSrcClk><twPathDel><twSite>SLICE_X31Y30.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.379</twDelInfo><twComp>afifo_test/AFIFO1/mem_ff_83</twComp><twBEL>afifo_test/AFIFO1/mem_FF_80</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y30.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.810</twDelInfo><twComp>afifo_test/AFIFO1/mem_ff_80</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y30.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>afifo_test/AFIFO1/inst_LPM_MUX16_4_f7</twComp><twBEL>afifo_test/AFIFO1/inst_LPM_MUX16_4_f7_G</twBEL><twBEL>afifo_test/AFIFO1/inst_LPM_MUX16_4_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y35.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.476</twDelInfo><twComp>afifo_test/AFIFO1/inst_LPM_MUX16_4_f7</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y35.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.545</twDelInfo><twComp>afifo_test/read_side1/sum&lt;19&gt;</twComp><twBEL>afifo_test/read_side1/Maccum_sum_lut&lt;16&gt;</twBEL><twBEL>afifo_test/read_side1/Maccum_sum_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y36.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>afifo_test/read_side1/Maccum_sum_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y36.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.098</twDelInfo><twComp>afifo_test/read_side1/sum&lt;23&gt;</twComp><twBEL>afifo_test/read_side1/Maccum_sum_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y37.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>afifo_test/read_side1/Maccum_sum_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y37.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.098</twDelInfo><twComp>afifo_test/read_side1/sum&lt;27&gt;</twComp><twBEL>afifo_test/read_side1/Maccum_sum_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y38.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>afifo_test/read_side1/Maccum_sum_cy&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y38.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.098</twDelInfo><twComp>afifo_test/read_side1/sum&lt;31&gt;</twComp><twBEL>afifo_test/read_side1/Maccum_sum_cy&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y39.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>afifo_test/read_side1/Maccum_sum_cy&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y39.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.098</twDelInfo><twComp>afifo_test/read_side1/sum&lt;35&gt;</twComp><twBEL>afifo_test/read_side1/Maccum_sum_cy&lt;35&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y40.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>afifo_test/read_side1/Maccum_sum_cy&lt;35&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y40.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.098</twDelInfo><twComp>afifo_test/read_side1/sum&lt;39&gt;</twComp><twBEL>afifo_test/read_side1/Maccum_sum_cy&lt;39&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y41.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>afifo_test/read_side1/Maccum_sum_cy&lt;39&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y41.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.098</twDelInfo><twComp>afifo_test/read_side1/sum&lt;43&gt;</twComp><twBEL>afifo_test/read_side1/Maccum_sum_cy&lt;43&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y42.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>afifo_test/read_side1/Maccum_sum_cy&lt;43&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y42.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.098</twDelInfo><twComp>afifo_test/read_side1/sum&lt;47&gt;</twComp><twBEL>afifo_test/read_side1/Maccum_sum_cy&lt;47&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y43.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>afifo_test/read_side1/Maccum_sum_cy&lt;47&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y43.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.098</twDelInfo><twComp>afifo_test/read_side1/sum&lt;51&gt;</twComp><twBEL>afifo_test/read_side1/Maccum_sum_cy&lt;51&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y44.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>afifo_test/read_side1/Maccum_sum_cy&lt;51&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y44.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.098</twDelInfo><twComp>afifo_test/read_side1/sum&lt;55&gt;</twComp><twBEL>afifo_test/read_side1/Maccum_sum_cy&lt;55&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y45.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>afifo_test/read_side1/Maccum_sum_cy&lt;55&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y45.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.098</twDelInfo><twComp>afifo_test/read_side1/sum&lt;59&gt;</twComp><twBEL>afifo_test/read_side1/Maccum_sum_cy&lt;59&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y46.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>afifo_test/read_side1/Maccum_sum_cy&lt;59&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y46.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.206</twDelInfo><twComp>afifo_test/read_side1/sum&lt;63&gt;</twComp><twBEL>afifo_test/read_side1/Maccum_sum_xor&lt;63&gt;</twBEL><twBEL>afifo_test/read_side1/sum_61</twBEL></twPathDel><twLogDel>2.566</twLogDel><twRouteDel>2.286</twRouteDel><twTotDel>4.852</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.500">CLK1</twDestClk><twPctLog>52.9</twPctLog><twPctRoute>47.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="17"><twConstPath anchorID="18" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.927</twSlack><twSrc BELType="FF">afifo_test/AFIFO1/mem_FF_400</twSrc><twDest BELType="FF">afifo_test/read_side1/sum_61</twDest><twTotPathDel>4.841</twTotPathDel><twClkSkew dest = "-2.118" src = "-1.941">0.177</twClkSkew><twDelConst>6.250</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.278" fPhaseErr="0.161" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.305</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>afifo_test/AFIFO1/mem_FF_400</twSrc><twDest BELType='FF'>afifo_test/read_side1/sum_61</twDest><twLogLvls>13</twLogLvls><twSrcSite>SLICE_X32Y30.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.250">CLK2</twSrcClk><twPathDel><twSite>SLICE_X32Y30.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.379</twDelInfo><twComp>afifo_test/AFIFO1/mem_ff_403</twComp><twBEL>afifo_test/AFIFO1/mem_FF_400</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y30.D2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.806</twDelInfo><twComp>afifo_test/AFIFO1/mem_ff_400</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y30.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.449</twDelInfo><twComp>afifo_test/AFIFO1/inst_LPM_MUX16_4_f7</twComp><twBEL>afifo_test/AFIFO1/inst_LPM_MUX16_4_f7_F</twBEL><twBEL>afifo_test/AFIFO1/inst_LPM_MUX16_4_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y35.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.476</twDelInfo><twComp>afifo_test/AFIFO1/inst_LPM_MUX16_4_f7</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y35.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.545</twDelInfo><twComp>afifo_test/read_side1/sum&lt;19&gt;</twComp><twBEL>afifo_test/read_side1/Maccum_sum_lut&lt;16&gt;</twBEL><twBEL>afifo_test/read_side1/Maccum_sum_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y36.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>afifo_test/read_side1/Maccum_sum_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y36.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.098</twDelInfo><twComp>afifo_test/read_side1/sum&lt;23&gt;</twComp><twBEL>afifo_test/read_side1/Maccum_sum_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y37.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>afifo_test/read_side1/Maccum_sum_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y37.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.098</twDelInfo><twComp>afifo_test/read_side1/sum&lt;27&gt;</twComp><twBEL>afifo_test/read_side1/Maccum_sum_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y38.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>afifo_test/read_side1/Maccum_sum_cy&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y38.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.098</twDelInfo><twComp>afifo_test/read_side1/sum&lt;31&gt;</twComp><twBEL>afifo_test/read_side1/Maccum_sum_cy&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y39.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>afifo_test/read_side1/Maccum_sum_cy&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y39.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.098</twDelInfo><twComp>afifo_test/read_side1/sum&lt;35&gt;</twComp><twBEL>afifo_test/read_side1/Maccum_sum_cy&lt;35&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y40.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>afifo_test/read_side1/Maccum_sum_cy&lt;35&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y40.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.098</twDelInfo><twComp>afifo_test/read_side1/sum&lt;39&gt;</twComp><twBEL>afifo_test/read_side1/Maccum_sum_cy&lt;39&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y41.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>afifo_test/read_side1/Maccum_sum_cy&lt;39&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y41.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.098</twDelInfo><twComp>afifo_test/read_side1/sum&lt;43&gt;</twComp><twBEL>afifo_test/read_side1/Maccum_sum_cy&lt;43&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y42.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>afifo_test/read_side1/Maccum_sum_cy&lt;43&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y42.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.098</twDelInfo><twComp>afifo_test/read_side1/sum&lt;47&gt;</twComp><twBEL>afifo_test/read_side1/Maccum_sum_cy&lt;47&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y43.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>afifo_test/read_side1/Maccum_sum_cy&lt;47&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y43.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.098</twDelInfo><twComp>afifo_test/read_side1/sum&lt;51&gt;</twComp><twBEL>afifo_test/read_side1/Maccum_sum_cy&lt;51&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y44.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>afifo_test/read_side1/Maccum_sum_cy&lt;51&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y44.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.098</twDelInfo><twComp>afifo_test/read_side1/sum&lt;55&gt;</twComp><twBEL>afifo_test/read_side1/Maccum_sum_cy&lt;55&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y45.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>afifo_test/read_side1/Maccum_sum_cy&lt;55&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y45.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.098</twDelInfo><twComp>afifo_test/read_side1/sum&lt;59&gt;</twComp><twBEL>afifo_test/read_side1/Maccum_sum_cy&lt;59&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y46.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>afifo_test/read_side1/Maccum_sum_cy&lt;59&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y46.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.206</twDelInfo><twComp>afifo_test/read_side1/sum&lt;63&gt;</twComp><twBEL>afifo_test/read_side1/Maccum_sum_xor&lt;63&gt;</twBEL><twBEL>afifo_test/read_side1/sum_61</twBEL></twPathDel><twLogDel>2.559</twLogDel><twRouteDel>2.282</twRouteDel><twTotDel>4.841</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.500">CLK1</twDestClk><twPctLog>52.9</twPctLog><twPctRoute>47.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1800" iCriticalPaths="0" sType="EndPoint">Paths for end point afifo_test/read_side1/sum_63 (SLICE_X48Y46.CIN), 1800 paths
</twPathRptBanner><twPathRpt anchorID="19"><twConstPath anchorID="20" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.873</twSlack><twSrc BELType="FF">afifo_test/AFIFO1/mem_FF_144</twSrc><twDest BELType="FF">afifo_test/read_side1/sum_63</twDest><twTotPathDel>4.893</twTotPathDel><twClkSkew dest = "-2.118" src = "-1.939">0.179</twClkSkew><twDelConst>6.250</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.278" fPhaseErr="0.161" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.305</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>afifo_test/AFIFO1/mem_FF_144</twSrc><twDest BELType='FF'>afifo_test/read_side1/sum_63</twDest><twLogLvls>13</twLogLvls><twSrcSite>SLICE_X30Y32.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.250">CLK2</twSrcClk><twPathDel><twSite>SLICE_X30Y32.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>afifo_test/AFIFO1/mem_ff_151</twComp><twBEL>afifo_test/AFIFO1/mem_FF_144</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y30.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.718</twDelInfo><twComp>afifo_test/AFIFO1/mem_ff_144</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y30.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.449</twDelInfo><twComp>afifo_test/AFIFO1/inst_LPM_MUX16_4_f7</twComp><twBEL>afifo_test/AFIFO1/inst_LPM_MUX16_4_f7_F</twBEL><twBEL>afifo_test/AFIFO1/inst_LPM_MUX16_4_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y35.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.476</twDelInfo><twComp>afifo_test/AFIFO1/inst_LPM_MUX16_4_f7</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y35.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.545</twDelInfo><twComp>afifo_test/read_side1/sum&lt;19&gt;</twComp><twBEL>afifo_test/read_side1/Maccum_sum_lut&lt;16&gt;</twBEL><twBEL>afifo_test/read_side1/Maccum_sum_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y36.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>afifo_test/read_side1/Maccum_sum_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y36.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.098</twDelInfo><twComp>afifo_test/read_side1/sum&lt;23&gt;</twComp><twBEL>afifo_test/read_side1/Maccum_sum_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y37.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>afifo_test/read_side1/Maccum_sum_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y37.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.098</twDelInfo><twComp>afifo_test/read_side1/sum&lt;27&gt;</twComp><twBEL>afifo_test/read_side1/Maccum_sum_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y38.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>afifo_test/read_side1/Maccum_sum_cy&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y38.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.098</twDelInfo><twComp>afifo_test/read_side1/sum&lt;31&gt;</twComp><twBEL>afifo_test/read_side1/Maccum_sum_cy&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y39.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>afifo_test/read_side1/Maccum_sum_cy&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y39.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.098</twDelInfo><twComp>afifo_test/read_side1/sum&lt;35&gt;</twComp><twBEL>afifo_test/read_side1/Maccum_sum_cy&lt;35&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y40.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>afifo_test/read_side1/Maccum_sum_cy&lt;35&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y40.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.098</twDelInfo><twComp>afifo_test/read_side1/sum&lt;39&gt;</twComp><twBEL>afifo_test/read_side1/Maccum_sum_cy&lt;39&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y41.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>afifo_test/read_side1/Maccum_sum_cy&lt;39&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y41.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.098</twDelInfo><twComp>afifo_test/read_side1/sum&lt;43&gt;</twComp><twBEL>afifo_test/read_side1/Maccum_sum_cy&lt;43&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y42.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>afifo_test/read_side1/Maccum_sum_cy&lt;43&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y42.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.098</twDelInfo><twComp>afifo_test/read_side1/sum&lt;47&gt;</twComp><twBEL>afifo_test/read_side1/Maccum_sum_cy&lt;47&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y43.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>afifo_test/read_side1/Maccum_sum_cy&lt;47&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y43.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.098</twDelInfo><twComp>afifo_test/read_side1/sum&lt;51&gt;</twComp><twBEL>afifo_test/read_side1/Maccum_sum_cy&lt;51&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y44.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>afifo_test/read_side1/Maccum_sum_cy&lt;51&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y44.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.098</twDelInfo><twComp>afifo_test/read_side1/sum&lt;55&gt;</twComp><twBEL>afifo_test/read_side1/Maccum_sum_cy&lt;55&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y45.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>afifo_test/read_side1/Maccum_sum_cy&lt;55&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y45.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.098</twDelInfo><twComp>afifo_test/read_side1/sum&lt;59&gt;</twComp><twBEL>afifo_test/read_side1/Maccum_sum_cy&lt;59&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y46.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>afifo_test/read_side1/Maccum_sum_cy&lt;59&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y46.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>afifo_test/read_side1/sum&lt;63&gt;</twComp><twBEL>afifo_test/read_side1/Maccum_sum_xor&lt;63&gt;</twBEL><twBEL>afifo_test/read_side1/sum_63</twBEL></twPathDel><twLogDel>2.699</twLogDel><twRouteDel>2.194</twRouteDel><twTotDel>4.893</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.500">CLK1</twDestClk><twPctLog>55.2</twPctLog><twPctRoute>44.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="21"><twConstPath anchorID="22" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.922</twSlack><twSrc BELType="FF">afifo_test/AFIFO1/mem_FF_80</twSrc><twDest BELType="FF">afifo_test/read_side1/sum_63</twDest><twTotPathDel>4.846</twTotPathDel><twClkSkew dest = "-2.118" src = "-1.941">0.177</twClkSkew><twDelConst>6.250</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.278" fPhaseErr="0.161" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.305</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>afifo_test/AFIFO1/mem_FF_80</twSrc><twDest BELType='FF'>afifo_test/read_side1/sum_63</twDest><twLogLvls>13</twLogLvls><twSrcSite>SLICE_X31Y30.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.250">CLK2</twSrcClk><twPathDel><twSite>SLICE_X31Y30.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.379</twDelInfo><twComp>afifo_test/AFIFO1/mem_ff_83</twComp><twBEL>afifo_test/AFIFO1/mem_FF_80</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y30.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.810</twDelInfo><twComp>afifo_test/AFIFO1/mem_ff_80</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y30.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>afifo_test/AFIFO1/inst_LPM_MUX16_4_f7</twComp><twBEL>afifo_test/AFIFO1/inst_LPM_MUX16_4_f7_G</twBEL><twBEL>afifo_test/AFIFO1/inst_LPM_MUX16_4_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y35.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.476</twDelInfo><twComp>afifo_test/AFIFO1/inst_LPM_MUX16_4_f7</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y35.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.545</twDelInfo><twComp>afifo_test/read_side1/sum&lt;19&gt;</twComp><twBEL>afifo_test/read_side1/Maccum_sum_lut&lt;16&gt;</twBEL><twBEL>afifo_test/read_side1/Maccum_sum_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y36.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>afifo_test/read_side1/Maccum_sum_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y36.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.098</twDelInfo><twComp>afifo_test/read_side1/sum&lt;23&gt;</twComp><twBEL>afifo_test/read_side1/Maccum_sum_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y37.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>afifo_test/read_side1/Maccum_sum_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y37.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.098</twDelInfo><twComp>afifo_test/read_side1/sum&lt;27&gt;</twComp><twBEL>afifo_test/read_side1/Maccum_sum_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y38.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>afifo_test/read_side1/Maccum_sum_cy&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y38.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.098</twDelInfo><twComp>afifo_test/read_side1/sum&lt;31&gt;</twComp><twBEL>afifo_test/read_side1/Maccum_sum_cy&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y39.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>afifo_test/read_side1/Maccum_sum_cy&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y39.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.098</twDelInfo><twComp>afifo_test/read_side1/sum&lt;35&gt;</twComp><twBEL>afifo_test/read_side1/Maccum_sum_cy&lt;35&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y40.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>afifo_test/read_side1/Maccum_sum_cy&lt;35&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y40.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.098</twDelInfo><twComp>afifo_test/read_side1/sum&lt;39&gt;</twComp><twBEL>afifo_test/read_side1/Maccum_sum_cy&lt;39&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y41.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>afifo_test/read_side1/Maccum_sum_cy&lt;39&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y41.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.098</twDelInfo><twComp>afifo_test/read_side1/sum&lt;43&gt;</twComp><twBEL>afifo_test/read_side1/Maccum_sum_cy&lt;43&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y42.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>afifo_test/read_side1/Maccum_sum_cy&lt;43&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y42.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.098</twDelInfo><twComp>afifo_test/read_side1/sum&lt;47&gt;</twComp><twBEL>afifo_test/read_side1/Maccum_sum_cy&lt;47&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y43.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>afifo_test/read_side1/Maccum_sum_cy&lt;47&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y43.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.098</twDelInfo><twComp>afifo_test/read_side1/sum&lt;51&gt;</twComp><twBEL>afifo_test/read_side1/Maccum_sum_cy&lt;51&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y44.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>afifo_test/read_side1/Maccum_sum_cy&lt;51&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y44.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.098</twDelInfo><twComp>afifo_test/read_side1/sum&lt;55&gt;</twComp><twBEL>afifo_test/read_side1/Maccum_sum_cy&lt;55&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y45.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>afifo_test/read_side1/Maccum_sum_cy&lt;55&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y45.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.098</twDelInfo><twComp>afifo_test/read_side1/sum&lt;59&gt;</twComp><twBEL>afifo_test/read_side1/Maccum_sum_cy&lt;59&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y46.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>afifo_test/read_side1/Maccum_sum_cy&lt;59&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y46.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>afifo_test/read_side1/sum&lt;63&gt;</twComp><twBEL>afifo_test/read_side1/Maccum_sum_xor&lt;63&gt;</twBEL><twBEL>afifo_test/read_side1/sum_63</twBEL></twPathDel><twLogDel>2.560</twLogDel><twRouteDel>2.286</twRouteDel><twTotDel>4.846</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.500">CLK1</twDestClk><twPctLog>52.8</twPctLog><twPctRoute>47.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="23"><twConstPath anchorID="24" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.933</twSlack><twSrc BELType="FF">afifo_test/AFIFO1/mem_FF_400</twSrc><twDest BELType="FF">afifo_test/read_side1/sum_63</twDest><twTotPathDel>4.835</twTotPathDel><twClkSkew dest = "-2.118" src = "-1.941">0.177</twClkSkew><twDelConst>6.250</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.278" fPhaseErr="0.161" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.305</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>afifo_test/AFIFO1/mem_FF_400</twSrc><twDest BELType='FF'>afifo_test/read_side1/sum_63</twDest><twLogLvls>13</twLogLvls><twSrcSite>SLICE_X32Y30.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.250">CLK2</twSrcClk><twPathDel><twSite>SLICE_X32Y30.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.379</twDelInfo><twComp>afifo_test/AFIFO1/mem_ff_403</twComp><twBEL>afifo_test/AFIFO1/mem_FF_400</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y30.D2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.806</twDelInfo><twComp>afifo_test/AFIFO1/mem_ff_400</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y30.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.449</twDelInfo><twComp>afifo_test/AFIFO1/inst_LPM_MUX16_4_f7</twComp><twBEL>afifo_test/AFIFO1/inst_LPM_MUX16_4_f7_F</twBEL><twBEL>afifo_test/AFIFO1/inst_LPM_MUX16_4_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y35.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.476</twDelInfo><twComp>afifo_test/AFIFO1/inst_LPM_MUX16_4_f7</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y35.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.545</twDelInfo><twComp>afifo_test/read_side1/sum&lt;19&gt;</twComp><twBEL>afifo_test/read_side1/Maccum_sum_lut&lt;16&gt;</twBEL><twBEL>afifo_test/read_side1/Maccum_sum_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y36.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>afifo_test/read_side1/Maccum_sum_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y36.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.098</twDelInfo><twComp>afifo_test/read_side1/sum&lt;23&gt;</twComp><twBEL>afifo_test/read_side1/Maccum_sum_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y37.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>afifo_test/read_side1/Maccum_sum_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y37.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.098</twDelInfo><twComp>afifo_test/read_side1/sum&lt;27&gt;</twComp><twBEL>afifo_test/read_side1/Maccum_sum_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y38.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>afifo_test/read_side1/Maccum_sum_cy&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y38.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.098</twDelInfo><twComp>afifo_test/read_side1/sum&lt;31&gt;</twComp><twBEL>afifo_test/read_side1/Maccum_sum_cy&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y39.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>afifo_test/read_side1/Maccum_sum_cy&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y39.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.098</twDelInfo><twComp>afifo_test/read_side1/sum&lt;35&gt;</twComp><twBEL>afifo_test/read_side1/Maccum_sum_cy&lt;35&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y40.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>afifo_test/read_side1/Maccum_sum_cy&lt;35&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y40.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.098</twDelInfo><twComp>afifo_test/read_side1/sum&lt;39&gt;</twComp><twBEL>afifo_test/read_side1/Maccum_sum_cy&lt;39&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y41.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>afifo_test/read_side1/Maccum_sum_cy&lt;39&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y41.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.098</twDelInfo><twComp>afifo_test/read_side1/sum&lt;43&gt;</twComp><twBEL>afifo_test/read_side1/Maccum_sum_cy&lt;43&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y42.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>afifo_test/read_side1/Maccum_sum_cy&lt;43&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y42.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.098</twDelInfo><twComp>afifo_test/read_side1/sum&lt;47&gt;</twComp><twBEL>afifo_test/read_side1/Maccum_sum_cy&lt;47&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y43.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>afifo_test/read_side1/Maccum_sum_cy&lt;47&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y43.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.098</twDelInfo><twComp>afifo_test/read_side1/sum&lt;51&gt;</twComp><twBEL>afifo_test/read_side1/Maccum_sum_cy&lt;51&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y44.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>afifo_test/read_side1/Maccum_sum_cy&lt;51&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y44.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.098</twDelInfo><twComp>afifo_test/read_side1/sum&lt;55&gt;</twComp><twBEL>afifo_test/read_side1/Maccum_sum_cy&lt;55&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y45.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>afifo_test/read_side1/Maccum_sum_cy&lt;55&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y45.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.098</twDelInfo><twComp>afifo_test/read_side1/sum&lt;59&gt;</twComp><twBEL>afifo_test/read_side1/Maccum_sum_cy&lt;59&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y46.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>afifo_test/read_side1/Maccum_sum_cy&lt;59&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y46.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>afifo_test/read_side1/sum&lt;63&gt;</twComp><twBEL>afifo_test/read_side1/Maccum_sum_xor&lt;63&gt;</twBEL><twBEL>afifo_test/read_side1/sum_63</twBEL></twPathDel><twLogDel>2.553</twLogDel><twRouteDel>2.282</twRouteDel><twTotDel>4.835</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.500">CLK1</twDestClk><twPctLog>52.8</twPctLog><twPctRoute>47.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: PERIOD analysis for net &quot;gen/clkgen1/CLK_OBUF&quot; derived from
 NET &quot;gen/clk_t&quot; PERIOD = 10 ns HIGH 50%;
 multiplied by 1.25 to 12.500 nS  

</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point afifo_test/AFIFO2/Rp_wclk_1 (SLICE_X73Y36.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="25"><twConstPath anchorID="26" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.004</twSlack><twSrc BELType="FF">afifo_test/AFIFO2/Rp_1</twSrc><twDest BELType="FF">afifo_test/AFIFO2/Rp_wclk_1</twDest><twTotPathDel>0.948</twTotPathDel><twClkSkew dest = "-1.690" src = "-2.329">-0.639</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.278" fPhaseErr="0.161" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.305</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>afifo_test/AFIFO2/Rp_1</twSrc><twDest BELType='FF'>afifo_test/AFIFO2/Rp_wclk_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X61Y35.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="12.500">CLK2</twSrcClk><twPathDel><twSite>SLICE_X61Y35.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.304</twDelInfo><twComp>afifo_test/AFIFO2/Rp&lt;3&gt;</twComp><twBEL>afifo_test/AFIFO2/Rp_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y36.BX</twSite><twDelType>net</twDelType><twFanCnt>259</twFanCnt><twDelInfo twEdge="twFalling">0.790</twDelInfo><twComp>afifo_test/AFIFO2/Rp&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X73Y36.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.146</twDelInfo><twComp>afifo_test/write_side2/all_done</twComp><twBEL>afifo_test/AFIFO2/Rp_wclk_1</twBEL></twPathDel><twLogDel>0.158</twLogDel><twRouteDel>0.790</twRouteDel><twTotDel>0.948</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.500">CLK1</twDestClk><twPctLog>16.7</twPctLog><twPctRoute>83.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Tx_data_1 (SLICE_X56Y34.D5), 1 path
</twPathRptBanner><twPathRpt anchorID="27"><twConstPath anchorID="28" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.016</twSlack><twSrc BELType="FF">afifo_test/read_side2/sum_1</twSrc><twDest BELType="FF">Tx_data_1</twDest><twTotPathDel>0.910</twTotPathDel><twClkSkew dest = "-1.742" src = "-2.331">-0.589</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.278" fPhaseErr="0.161" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.305</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>afifo_test/read_side2/sum_1</twSrc><twDest BELType='FF'>Tx_data_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X62Y29.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="12.500">CLK2</twSrcClk><twPathDel><twSite>SLICE_X62Y29.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.347</twDelInfo><twComp>afifo_test/read_side2/sum&lt;3&gt;</twComp><twBEL>afifo_test/read_side2/sum_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y34.D5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.614</twDelInfo><twComp>afifo_test/read_side2/sum&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X56Y34.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.051</twDelInfo><twComp>Tx_data&lt;1&gt;</twComp><twBEL>Mmux__n010312_F</twBEL><twBEL>Mmux__n010312</twBEL><twBEL>Tx_data_1</twBEL></twPathDel><twLogDel>0.296</twLogDel><twRouteDel>0.614</twRouteDel><twTotDel>0.910</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.500">CLK1</twDestClk><twPctLog>32.5</twPctLog><twPctRoute>67.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Tx_data_9 (SLICE_X59Y37.C4), 1 path
</twPathRptBanner><twPathRpt anchorID="29"><twConstPath anchorID="30" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.028</twSlack><twSrc BELType="FF">afifo_test/read_side2/sum_9</twSrc><twDest BELType="FF">Tx_data_9</twDest><twTotPathDel>0.926</twTotPathDel><twClkSkew dest = "-1.736" src = "-2.329">-0.593</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.278" fPhaseErr="0.161" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.305</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>afifo_test/read_side2/sum_9</twSrc><twDest BELType='FF'>Tx_data_9</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X62Y31.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="12.500">CLK2</twSrcClk><twPathDel><twSite>SLICE_X62Y31.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.347</twDelInfo><twComp>afifo_test/read_side2/sum&lt;11&gt;</twComp><twBEL>afifo_test/read_side2/sum_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y37.C4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.717</twDelInfo><twComp>afifo_test/read_side2/sum&lt;9&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X59Y37.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.138</twDelInfo><twComp>Tx_data&lt;9&gt;</twComp><twBEL>Mmux__n010332</twBEL><twBEL>Tx_data_9</twBEL></twPathDel><twLogDel>0.209</twLogDel><twRouteDel>0.717</twRouteDel><twTotDel>0.926</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.500">CLK1</twDestClk><twPctLog>22.6</twPctLog><twPctRoute>77.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="31"><twPinLimitBanner>Component Switching Limit Checks: PERIOD analysis for net &quot;gen/clkgen1/CLK_OBUF&quot; derived from
 NET &quot;gen/clk_t&quot; PERIOD = 10 ns HIGH 50%;
 multiplied by 1.25 to 12.500 nS  
</twPinLimitBanner><twPinLimit anchorID="32" type="MINPERIOD" name="Tbcper_I(Fmax)" slack="10.908" period="12.500" constraintValue="12.500" deviceLimit="1.592" freqLimit="628.141" physResource="gen/clkgen1/obuf/I0" logResource="gen/clkgen1/obuf/I0" locationPin="BUFGCTRL_X0Y1.I0" clockNet="gen/clkgen1/CLK_OBUF"/><twPinLimit anchorID="33" type="MINPERIOD" name="Tmmcmper_CLKOUT(Foutmax)" slack="11.251" period="12.500" constraintValue="12.500" deviceLimit="1.249" freqLimit="800.641" physResource="gen/clkgen1/dcm/CLKOUT0" logResource="gen/clkgen1/dcm/CLKOUT0" locationPin="MMCME2_ADV_X1Y1.CLKOUT0" clockNet="gen/clkgen1/CLK_OBUF"/><twPinLimit anchorID="34" type="MINLOWPULSE" name="Tcl" slack="11.500" period="12.500" constraintValue="6.250" deviceLimit="0.500" physResource="afifo_test/write_side2/write_data&lt;3&gt;/CLK" logResource="afifo_test/write_side2/write_data_0/CK" locationPin="SLICE_X72Y29.CLK" clockNet="CLK1"/></twPinLimitRpt></twConst><twConst anchorID="35" twConstType="PERIOD" ><twConstHead uID="4"><twConstName UCFConstName="" ScopeName="">PERIOD analysis for net &quot;gen/clkgen2/CLK_OBUF&quot; derived from  NET &quot;gen/clk_t&quot; PERIOD = 10 ns HIGH 50%;  divided by 1.60 to 6.250 nS   </twConstName><twItemCnt>129347</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>7014</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>6.206</twMinPer></twConstHead><twPathRptBanner iPaths="16" iCriticalPaths="0" sType="EndPoint">Paths for end point afifo_test/AFIFO1/mem_FF_572 (SLICE_X46Y60.A2), 16 paths
</twPathRptBanner><twPathRpt anchorID="36"><twConstPath anchorID="37" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.044</twSlack><twSrc BELType="FF">afifo_test/AFIFO1/Wp_0</twSrc><twDest BELType="FF">afifo_test/AFIFO1/mem_FF_572</twDest><twTotPathDel>5.882</twTotPathDel><twClkSkew dest = "1.142" src = "1.392">0.250</twClkSkew><twDelConst>6.250</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.130" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.074</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>afifo_test/AFIFO1/Wp_0</twSrc><twDest BELType='FF'>afifo_test/AFIFO1/mem_FF_572</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X38Y35.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLK2</twSrcClk><twPathDel><twSite>SLICE_X38Y35.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>afifo_test/AFIFO1/W_bin&lt;4&gt;</twComp><twBEL>afifo_test/AFIFO1/Wp_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y38.B4</twSite><twDelType>net</twDelType><twFanCnt>900</twFanCnt><twDelInfo twEdge="twRising">0.883</twDelInfo><twComp>afifo_test/AFIFO1/Wp&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y38.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>afifo_test/AFIFO1/Rp_wclk&lt;3&gt;</twComp><twBEL>afifo_test/AFIFO1/full5_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y38.A4</twSite><twDelType>net</twDelType><twFanCnt>23</twFanCnt><twDelInfo twEdge="twRising">0.419</twDelInfo><twComp>N64</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y38.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>afifo_test/AFIFO1/Rp_wclk&lt;3&gt;</twComp><twBEL>afifo_test/AFIFO1/enq_full_AND_3_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y24.B4</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.194</twDelInfo><twComp>afifo_test/AFIFO1/enq_full_AND_3_o</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y24.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>afifo_test/AFIFO1/mem_ff_578</twComp><twBEL>afifo_test/AFIFO1/mem_ClockEnableEqn_51211</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y60.A2</twSite><twDelType>net</twDelType><twFanCnt>161</twFanCnt><twDelInfo twEdge="twRising">2.513</twDelInfo><twComp>afifo_test/AFIFO1/mem_ClockEnableEqn_5121</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y60.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.033</twDelInfo><twComp>afifo_test/AFIFO1/mem_ff_575</twComp><twBEL>afifo_test/AFIFO1/mem_FF_572_dpot</twBEL><twBEL>afifo_test/AFIFO1/mem_FF_572</twBEL></twPathDel><twLogDel>0.873</twLogDel><twRouteDel>5.009</twRouteDel><twTotDel>5.882</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">CLK2</twDestClk><twPctLog>14.8</twPctLog><twPctRoute>85.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="38"><twConstPath anchorID="39" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.214</twSlack><twSrc BELType="FF">afifo_test/AFIFO1/Rp_wclk_2</twSrc><twDest BELType="FF">afifo_test/AFIFO1/mem_FF_572</twDest><twTotPathDel>5.709</twTotPathDel><twClkSkew dest = "1.142" src = "1.395">0.253</twClkSkew><twDelConst>6.250</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.130" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.074</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>afifo_test/AFIFO1/Rp_wclk_2</twSrc><twDest BELType='FF'>afifo_test/AFIFO1/mem_FF_572</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X38Y38.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLK2</twSrcClk><twPathDel><twSite>SLICE_X38Y38.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>afifo_test/AFIFO1/Rp_wclk&lt;3&gt;</twComp><twBEL>afifo_test/AFIFO1/Rp_wclk_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y38.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.802</twDelInfo><twComp>afifo_test/AFIFO1/Rp_wclk&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y38.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>afifo_test/AFIFO1/Rp_wclk&lt;3&gt;</twComp><twBEL>afifo_test/AFIFO1/full5_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y38.A4</twSite><twDelType>net</twDelType><twFanCnt>23</twFanCnt><twDelInfo twEdge="twRising">0.419</twDelInfo><twComp>N64</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y38.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>afifo_test/AFIFO1/Rp_wclk&lt;3&gt;</twComp><twBEL>afifo_test/AFIFO1/enq_full_AND_3_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y24.B4</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.194</twDelInfo><twComp>afifo_test/AFIFO1/enq_full_AND_3_o</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y24.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>afifo_test/AFIFO1/mem_ff_578</twComp><twBEL>afifo_test/AFIFO1/mem_ClockEnableEqn_51211</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y60.A2</twSite><twDelType>net</twDelType><twFanCnt>161</twFanCnt><twDelInfo twEdge="twRising">2.513</twDelInfo><twComp>afifo_test/AFIFO1/mem_ClockEnableEqn_5121</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y60.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.033</twDelInfo><twComp>afifo_test/AFIFO1/mem_ff_575</twComp><twBEL>afifo_test/AFIFO1/mem_FF_572_dpot</twBEL><twBEL>afifo_test/AFIFO1/mem_FF_572</twBEL></twPathDel><twLogDel>0.781</twLogDel><twRouteDel>4.928</twRouteDel><twTotDel>5.709</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">CLK2</twDestClk><twPctLog>13.7</twPctLog><twPctRoute>86.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="40"><twConstPath anchorID="41" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.441</twSlack><twSrc BELType="FF">afifo_test/AFIFO1/Wp_2</twSrc><twDest BELType="FF">afifo_test/AFIFO1/mem_FF_572</twDest><twTotPathDel>5.486</twTotPathDel><twClkSkew dest = "1.142" src = "1.391">0.249</twClkSkew><twDelConst>6.250</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.130" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.074</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>afifo_test/AFIFO1/Wp_2</twSrc><twDest BELType='FF'>afifo_test/AFIFO1/mem_FF_572</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X38Y34.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLK2</twSrcClk><twPathDel><twSite>SLICE_X38Y34.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>afifo_test/AFIFO1/Wp&lt;4&gt;</twComp><twBEL>afifo_test/AFIFO1/Wp_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y38.B6</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.579</twDelInfo><twComp>afifo_test/AFIFO1/Wp&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y38.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>afifo_test/AFIFO1/Rp_wclk&lt;3&gt;</twComp><twBEL>afifo_test/AFIFO1/full5_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y38.A4</twSite><twDelType>net</twDelType><twFanCnt>23</twFanCnt><twDelInfo twEdge="twRising">0.419</twDelInfo><twComp>N64</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y38.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>afifo_test/AFIFO1/Rp_wclk&lt;3&gt;</twComp><twBEL>afifo_test/AFIFO1/enq_full_AND_3_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y24.B4</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.194</twDelInfo><twComp>afifo_test/AFIFO1/enq_full_AND_3_o</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y24.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>afifo_test/AFIFO1/mem_ff_578</twComp><twBEL>afifo_test/AFIFO1/mem_ClockEnableEqn_51211</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y60.A2</twSite><twDelType>net</twDelType><twFanCnt>161</twFanCnt><twDelInfo twEdge="twRising">2.513</twDelInfo><twComp>afifo_test/AFIFO1/mem_ClockEnableEqn_5121</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y60.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.033</twDelInfo><twComp>afifo_test/AFIFO1/mem_ff_575</twComp><twBEL>afifo_test/AFIFO1/mem_FF_572_dpot</twBEL><twBEL>afifo_test/AFIFO1/mem_FF_572</twBEL></twPathDel><twLogDel>0.781</twLogDel><twRouteDel>4.705</twRouteDel><twTotDel>5.486</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">CLK2</twDestClk><twPctLog>14.2</twPctLog><twPctRoute>85.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="16" iCriticalPaths="0" sType="EndPoint">Paths for end point afifo_test/AFIFO1/mem_FF_632 (SLICE_X38Y55.B1), 16 paths
</twPathRptBanner><twPathRpt anchorID="42"><twConstPath anchorID="43" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.065</twSlack><twSrc BELType="FF">afifo_test/AFIFO1/Wp_0</twSrc><twDest BELType="FF">afifo_test/AFIFO1/mem_FF_632</twDest><twTotPathDel>5.868</twTotPathDel><twClkSkew dest = "1.149" src = "1.392">0.243</twClkSkew><twDelConst>6.250</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.130" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.074</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>afifo_test/AFIFO1/Wp_0</twSrc><twDest BELType='FF'>afifo_test/AFIFO1/mem_FF_632</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X38Y35.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLK2</twSrcClk><twPathDel><twSite>SLICE_X38Y35.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>afifo_test/AFIFO1/W_bin&lt;4&gt;</twComp><twBEL>afifo_test/AFIFO1/Wp_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y38.B4</twSite><twDelType>net</twDelType><twFanCnt>900</twFanCnt><twDelInfo twEdge="twRising">0.883</twDelInfo><twComp>afifo_test/AFIFO1/Wp&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y38.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>afifo_test/AFIFO1/Rp_wclk&lt;3&gt;</twComp><twBEL>afifo_test/AFIFO1/full5_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y38.A4</twSite><twDelType>net</twDelType><twFanCnt>23</twFanCnt><twDelInfo twEdge="twRising">0.419</twDelInfo><twComp>N64</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y38.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>afifo_test/AFIFO1/Rp_wclk&lt;3&gt;</twComp><twBEL>afifo_test/AFIFO1/enq_full_AND_3_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y24.B4</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.194</twDelInfo><twComp>afifo_test/AFIFO1/enq_full_AND_3_o</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y24.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>afifo_test/AFIFO1/mem_ff_578</twComp><twBEL>afifo_test/AFIFO1/mem_ClockEnableEqn_51211</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y55.B1</twSite><twDelType>net</twDelType><twFanCnt>161</twFanCnt><twDelInfo twEdge="twRising">2.503</twDelInfo><twComp>afifo_test/AFIFO1/mem_ClockEnableEqn_5121</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y55.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.029</twDelInfo><twComp>afifo_test/AFIFO1/mem_ff_634</twComp><twBEL>afifo_test/AFIFO1/mem_FF_632_dpot</twBEL><twBEL>afifo_test/AFIFO1/mem_FF_632</twBEL></twPathDel><twLogDel>0.869</twLogDel><twRouteDel>4.999</twRouteDel><twTotDel>5.868</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">CLK2</twDestClk><twPctLog>14.8</twPctLog><twPctRoute>85.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="44"><twConstPath anchorID="45" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.235</twSlack><twSrc BELType="FF">afifo_test/AFIFO1/Rp_wclk_2</twSrc><twDest BELType="FF">afifo_test/AFIFO1/mem_FF_632</twDest><twTotPathDel>5.695</twTotPathDel><twClkSkew dest = "1.149" src = "1.395">0.246</twClkSkew><twDelConst>6.250</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.130" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.074</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>afifo_test/AFIFO1/Rp_wclk_2</twSrc><twDest BELType='FF'>afifo_test/AFIFO1/mem_FF_632</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X38Y38.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLK2</twSrcClk><twPathDel><twSite>SLICE_X38Y38.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>afifo_test/AFIFO1/Rp_wclk&lt;3&gt;</twComp><twBEL>afifo_test/AFIFO1/Rp_wclk_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y38.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.802</twDelInfo><twComp>afifo_test/AFIFO1/Rp_wclk&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y38.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>afifo_test/AFIFO1/Rp_wclk&lt;3&gt;</twComp><twBEL>afifo_test/AFIFO1/full5_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y38.A4</twSite><twDelType>net</twDelType><twFanCnt>23</twFanCnt><twDelInfo twEdge="twRising">0.419</twDelInfo><twComp>N64</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y38.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>afifo_test/AFIFO1/Rp_wclk&lt;3&gt;</twComp><twBEL>afifo_test/AFIFO1/enq_full_AND_3_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y24.B4</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.194</twDelInfo><twComp>afifo_test/AFIFO1/enq_full_AND_3_o</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y24.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>afifo_test/AFIFO1/mem_ff_578</twComp><twBEL>afifo_test/AFIFO1/mem_ClockEnableEqn_51211</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y55.B1</twSite><twDelType>net</twDelType><twFanCnt>161</twFanCnt><twDelInfo twEdge="twRising">2.503</twDelInfo><twComp>afifo_test/AFIFO1/mem_ClockEnableEqn_5121</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y55.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.029</twDelInfo><twComp>afifo_test/AFIFO1/mem_ff_634</twComp><twBEL>afifo_test/AFIFO1/mem_FF_632_dpot</twBEL><twBEL>afifo_test/AFIFO1/mem_FF_632</twBEL></twPathDel><twLogDel>0.777</twLogDel><twRouteDel>4.918</twRouteDel><twTotDel>5.695</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">CLK2</twDestClk><twPctLog>13.6</twPctLog><twPctRoute>86.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="46"><twConstPath anchorID="47" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.462</twSlack><twSrc BELType="FF">afifo_test/AFIFO1/Wp_2</twSrc><twDest BELType="FF">afifo_test/AFIFO1/mem_FF_632</twDest><twTotPathDel>5.472</twTotPathDel><twClkSkew dest = "1.149" src = "1.391">0.242</twClkSkew><twDelConst>6.250</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.130" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.074</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>afifo_test/AFIFO1/Wp_2</twSrc><twDest BELType='FF'>afifo_test/AFIFO1/mem_FF_632</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X38Y34.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLK2</twSrcClk><twPathDel><twSite>SLICE_X38Y34.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>afifo_test/AFIFO1/Wp&lt;4&gt;</twComp><twBEL>afifo_test/AFIFO1/Wp_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y38.B6</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.579</twDelInfo><twComp>afifo_test/AFIFO1/Wp&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y38.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>afifo_test/AFIFO1/Rp_wclk&lt;3&gt;</twComp><twBEL>afifo_test/AFIFO1/full5_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y38.A4</twSite><twDelType>net</twDelType><twFanCnt>23</twFanCnt><twDelInfo twEdge="twRising">0.419</twDelInfo><twComp>N64</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y38.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>afifo_test/AFIFO1/Rp_wclk&lt;3&gt;</twComp><twBEL>afifo_test/AFIFO1/enq_full_AND_3_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y24.B4</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.194</twDelInfo><twComp>afifo_test/AFIFO1/enq_full_AND_3_o</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y24.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>afifo_test/AFIFO1/mem_ff_578</twComp><twBEL>afifo_test/AFIFO1/mem_ClockEnableEqn_51211</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y55.B1</twSite><twDelType>net</twDelType><twFanCnt>161</twFanCnt><twDelInfo twEdge="twRising">2.503</twDelInfo><twComp>afifo_test/AFIFO1/mem_ClockEnableEqn_5121</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y55.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.029</twDelInfo><twComp>afifo_test/AFIFO1/mem_ff_634</twComp><twBEL>afifo_test/AFIFO1/mem_FF_632_dpot</twBEL><twBEL>afifo_test/AFIFO1/mem_FF_632</twBEL></twPathDel><twLogDel>0.777</twLogDel><twRouteDel>4.695</twRouteDel><twTotDel>5.472</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">CLK2</twDestClk><twPctLog>14.2</twPctLog><twPctRoute>85.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="16" iCriticalPaths="0" sType="EndPoint">Paths for end point afifo_test/AFIFO1/mem_FF_639 (SLICE_X45Y63.A2), 16 paths
</twPathRptBanner><twPathRpt anchorID="48"><twConstPath anchorID="49" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.185</twSlack><twSrc BELType="FF">afifo_test/AFIFO1/Wp_0</twSrc><twDest BELType="FF">afifo_test/AFIFO1/mem_FF_639</twDest><twTotPathDel>5.743</twTotPathDel><twClkSkew dest = "1.144" src = "1.392">0.248</twClkSkew><twDelConst>6.250</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.130" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.074</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>afifo_test/AFIFO1/Wp_0</twSrc><twDest BELType='FF'>afifo_test/AFIFO1/mem_FF_639</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X38Y35.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLK2</twSrcClk><twPathDel><twSite>SLICE_X38Y35.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>afifo_test/AFIFO1/W_bin&lt;4&gt;</twComp><twBEL>afifo_test/AFIFO1/Wp_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y38.B4</twSite><twDelType>net</twDelType><twFanCnt>900</twFanCnt><twDelInfo twEdge="twRising">0.883</twDelInfo><twComp>afifo_test/AFIFO1/Wp&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y38.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>afifo_test/AFIFO1/Rp_wclk&lt;3&gt;</twComp><twBEL>afifo_test/AFIFO1/full5_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y38.A4</twSite><twDelType>net</twDelType><twFanCnt>23</twFanCnt><twDelInfo twEdge="twRising">0.419</twDelInfo><twComp>N64</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y38.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>afifo_test/AFIFO1/Rp_wclk&lt;3&gt;</twComp><twBEL>afifo_test/AFIFO1/enq_full_AND_3_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y24.B4</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.194</twDelInfo><twComp>afifo_test/AFIFO1/enq_full_AND_3_o</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y24.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>afifo_test/AFIFO1/mem_ff_578</twComp><twBEL>afifo_test/AFIFO1/mem_ClockEnableEqn_51211</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y63.A2</twSite><twDelType>net</twDelType><twFanCnt>161</twFanCnt><twDelInfo twEdge="twRising">2.332</twDelInfo><twComp>afifo_test/AFIFO1/mem_ClockEnableEqn_5121</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y63.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.075</twDelInfo><twComp>afifo_test/AFIFO1/mem_ff_639</twComp><twBEL>afifo_test/AFIFO1/mem_FF_639_dpot</twBEL><twBEL>afifo_test/AFIFO1/mem_FF_639</twBEL></twPathDel><twLogDel>0.915</twLogDel><twRouteDel>4.828</twRouteDel><twTotDel>5.743</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">CLK2</twDestClk><twPctLog>15.9</twPctLog><twPctRoute>84.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="50"><twConstPath anchorID="51" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.355</twSlack><twSrc BELType="FF">afifo_test/AFIFO1/Rp_wclk_2</twSrc><twDest BELType="FF">afifo_test/AFIFO1/mem_FF_639</twDest><twTotPathDel>5.570</twTotPathDel><twClkSkew dest = "1.144" src = "1.395">0.251</twClkSkew><twDelConst>6.250</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.130" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.074</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>afifo_test/AFIFO1/Rp_wclk_2</twSrc><twDest BELType='FF'>afifo_test/AFIFO1/mem_FF_639</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X38Y38.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLK2</twSrcClk><twPathDel><twSite>SLICE_X38Y38.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>afifo_test/AFIFO1/Rp_wclk&lt;3&gt;</twComp><twBEL>afifo_test/AFIFO1/Rp_wclk_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y38.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.802</twDelInfo><twComp>afifo_test/AFIFO1/Rp_wclk&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y38.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>afifo_test/AFIFO1/Rp_wclk&lt;3&gt;</twComp><twBEL>afifo_test/AFIFO1/full5_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y38.A4</twSite><twDelType>net</twDelType><twFanCnt>23</twFanCnt><twDelInfo twEdge="twRising">0.419</twDelInfo><twComp>N64</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y38.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>afifo_test/AFIFO1/Rp_wclk&lt;3&gt;</twComp><twBEL>afifo_test/AFIFO1/enq_full_AND_3_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y24.B4</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.194</twDelInfo><twComp>afifo_test/AFIFO1/enq_full_AND_3_o</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y24.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>afifo_test/AFIFO1/mem_ff_578</twComp><twBEL>afifo_test/AFIFO1/mem_ClockEnableEqn_51211</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y63.A2</twSite><twDelType>net</twDelType><twFanCnt>161</twFanCnt><twDelInfo twEdge="twRising">2.332</twDelInfo><twComp>afifo_test/AFIFO1/mem_ClockEnableEqn_5121</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y63.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.075</twDelInfo><twComp>afifo_test/AFIFO1/mem_ff_639</twComp><twBEL>afifo_test/AFIFO1/mem_FF_639_dpot</twBEL><twBEL>afifo_test/AFIFO1/mem_FF_639</twBEL></twPathDel><twLogDel>0.823</twLogDel><twRouteDel>4.747</twRouteDel><twTotDel>5.570</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">CLK2</twDestClk><twPctLog>14.8</twPctLog><twPctRoute>85.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="52"><twConstPath anchorID="53" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.582</twSlack><twSrc BELType="FF">afifo_test/AFIFO1/Wp_2</twSrc><twDest BELType="FF">afifo_test/AFIFO1/mem_FF_639</twDest><twTotPathDel>5.347</twTotPathDel><twClkSkew dest = "1.144" src = "1.391">0.247</twClkSkew><twDelConst>6.250</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.130" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.074</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>afifo_test/AFIFO1/Wp_2</twSrc><twDest BELType='FF'>afifo_test/AFIFO1/mem_FF_639</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X38Y34.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLK2</twSrcClk><twPathDel><twSite>SLICE_X38Y34.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>afifo_test/AFIFO1/Wp&lt;4&gt;</twComp><twBEL>afifo_test/AFIFO1/Wp_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y38.B6</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.579</twDelInfo><twComp>afifo_test/AFIFO1/Wp&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y38.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>afifo_test/AFIFO1/Rp_wclk&lt;3&gt;</twComp><twBEL>afifo_test/AFIFO1/full5_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y38.A4</twSite><twDelType>net</twDelType><twFanCnt>23</twFanCnt><twDelInfo twEdge="twRising">0.419</twDelInfo><twComp>N64</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y38.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>afifo_test/AFIFO1/Rp_wclk&lt;3&gt;</twComp><twBEL>afifo_test/AFIFO1/enq_full_AND_3_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y24.B4</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.194</twDelInfo><twComp>afifo_test/AFIFO1/enq_full_AND_3_o</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y24.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>afifo_test/AFIFO1/mem_ff_578</twComp><twBEL>afifo_test/AFIFO1/mem_ClockEnableEqn_51211</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y63.A2</twSite><twDelType>net</twDelType><twFanCnt>161</twFanCnt><twDelInfo twEdge="twRising">2.332</twDelInfo><twComp>afifo_test/AFIFO1/mem_ClockEnableEqn_5121</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y63.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.075</twDelInfo><twComp>afifo_test/AFIFO1/mem_ff_639</twComp><twBEL>afifo_test/AFIFO1/mem_FF_639_dpot</twBEL><twBEL>afifo_test/AFIFO1/mem_FF_639</twBEL></twPathDel><twLogDel>0.823</twLogDel><twRouteDel>4.524</twRouteDel><twTotDel>5.347</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">CLK2</twDestClk><twPctLog>15.4</twPctLog><twPctRoute>84.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: PERIOD analysis for net &quot;gen/clkgen2/CLK_OBUF&quot; derived from
 NET &quot;gen/clk_t&quot; PERIOD = 10 ns HIGH 50%;
 divided by 1.60 to 6.250 nS  

</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point afifo_test/AFIFO1/mem_FF_499 (SLICE_X34Y52.A5), 1 path
</twPathRptBanner><twPathRpt anchorID="54"><twConstPath anchorID="55" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.144</twSlack><twSrc BELType="FF">afifo_test/write_side1/write_data_51</twSrc><twDest BELType="FF">afifo_test/AFIFO1/mem_FF_499</twDest><twTotPathDel>0.344</twTotPathDel><twClkSkew dest = "0.785" src = "0.585">-0.200</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>afifo_test/write_side1/write_data_51</twSrc><twDest BELType='FF'>afifo_test/AFIFO1/mem_FF_499</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X36Y45.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.250">CLK2</twSrcClk><twPathDel><twSite>SLICE_X36Y45.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.141</twDelInfo><twComp>afifo_test/write_side1/write_data&lt;51&gt;</twComp><twBEL>afifo_test/write_side1/write_data_51</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y52.A5</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twFalling">0.278</twDelInfo><twComp>afifo_test/write_side1/write_data&lt;51&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X34Y52.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.075</twDelInfo><twComp>afifo_test/AFIFO1/mem_ff_502</twComp><twBEL>afifo_test/AFIFO1/mem_FF_499_dpot</twBEL><twBEL>afifo_test/AFIFO1/mem_FF_499</twBEL></twPathDel><twLogDel>0.066</twLogDel><twRouteDel>0.278</twRouteDel><twTotDel>0.344</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">CLK2</twDestClk><twPctLog>19.2</twPctLog><twPctRoute>80.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point afifo_test/AFIFO1/mem_FF_1008 (SLICE_X30Y50.B5), 1 path
</twPathRptBanner><twPathRpt anchorID="56"><twConstPath anchorID="57" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.145</twSlack><twSrc BELType="FF">afifo_test/write_side1/write_data_48</twSrc><twDest BELType="FF">afifo_test/AFIFO1/mem_FF_1008</twDest><twTotPathDel>0.346</twTotPathDel><twClkSkew dest = "0.786" src = "0.585">-0.201</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>afifo_test/write_side1/write_data_48</twSrc><twDest BELType='FF'>afifo_test/AFIFO1/mem_FF_1008</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X36Y45.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.250">CLK2</twSrcClk><twPathDel><twSite>SLICE_X36Y45.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.141</twDelInfo><twComp>afifo_test/write_side1/write_data&lt;51&gt;</twComp><twBEL>afifo_test/write_side1/write_data_48</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y50.B5</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twFalling">0.281</twDelInfo><twComp>afifo_test/write_side1/write_data&lt;48&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X30Y50.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.076</twDelInfo><twComp>afifo_test/AFIFO1/mem_ff_1010</twComp><twBEL>afifo_test/AFIFO1/mem_FF_1008_dpot</twBEL><twBEL>afifo_test/AFIFO1/mem_FF_1008</twBEL></twPathDel><twLogDel>0.065</twLogDel><twRouteDel>0.281</twRouteDel><twTotDel>0.346</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">CLK2</twDestClk><twPctLog>18.8</twPctLog><twPctRoute>81.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point afifo_test/AFIFO1/mem_FF_885 (SLICE_X35Y53.C6), 1 path
</twPathRptBanner><twPathRpt anchorID="58"><twConstPath anchorID="59" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.149</twSlack><twSrc BELType="FF">afifo_test/write_side1/write_data_53</twSrc><twDest BELType="FF">afifo_test/AFIFO1/mem_FF_885</twDest><twTotPathDel>0.348</twTotPathDel><twClkSkew dest = "0.784" src = "0.585">-0.199</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>afifo_test/write_side1/write_data_53</twSrc><twDest BELType='FF'>afifo_test/AFIFO1/mem_FF_885</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X36Y46.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.250">CLK2</twSrcClk><twPathDel><twSite>SLICE_X36Y46.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.141</twDelInfo><twComp>afifo_test/write_side1/write_data&lt;55&gt;</twComp><twBEL>afifo_test/write_side1/write_data_53</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y53.C6</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twFalling">0.254</twDelInfo><twComp>afifo_test/write_side1/write_data&lt;53&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X35Y53.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.047</twDelInfo><twComp>afifo_test/AFIFO1/mem_ff_886</twComp><twBEL>afifo_test/AFIFO1/mem_FF_885_dpot</twBEL><twBEL>afifo_test/AFIFO1/mem_FF_885</twBEL></twPathDel><twLogDel>0.094</twLogDel><twRouteDel>0.254</twRouteDel><twTotDel>0.348</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">CLK2</twDestClk><twPctLog>27.0</twPctLog><twPctRoute>73.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="60"><twPinLimitBanner>Component Switching Limit Checks: PERIOD analysis for net &quot;gen/clkgen2/CLK_OBUF&quot; derived from
 NET &quot;gen/clk_t&quot; PERIOD = 10 ns HIGH 50%;
 divided by 1.60 to 6.250 nS  
</twPinLimitBanner><twPinLimit anchorID="61" type="MINPERIOD" name="Tbcper_I(Fmax)" slack="4.658" period="6.250" constraintValue="6.250" deviceLimit="1.592" freqLimit="628.141" physResource="gen/clkgen2/obuf/I0" logResource="gen/clkgen2/obuf/I0" locationPin="BUFGCTRL_X0Y30.I0" clockNet="gen/clkgen2/CLK_OBUF"/><twPinLimit anchorID="62" type="MINPERIOD" name="Tmmcmper_CLKOUT(Foutmax)" slack="5.001" period="6.250" constraintValue="6.250" deviceLimit="1.249" freqLimit="800.641" physResource="gen/clkgen2/dcm/CLKOUT0" logResource="gen/clkgen2/dcm/CLKOUT0" locationPin="MMCME2_ADV_X1Y2.CLKOUT0" clockNet="gen/clkgen2/CLK_OBUF"/><twPinLimit anchorID="63" type="MINLOWPULSE" name="Tcl" slack="5.250" period="6.250" constraintValue="3.125" deviceLimit="0.500" physResource="afifo_test/write_side1/write_data&lt;55&gt;/CLK" logResource="afifo_test/write_side1/write_data_52/CK" locationPin="SLICE_X36Y46.CLK" clockNet="CLK2"/></twPinLimitRpt></twConst><twConst anchorID="64" twConstType="PERIOD" ><twConstHead uID="3"><twConstName UCFConstName="" ScopeName="">PERIOD analysis for net &quot;gen/clkgen1/CLK0&quot; derived from  NET &quot;gen/clk_t&quot; PERIOD = 10 ns HIGH 50%;  duty cycle corrected to 10 nS  HIGH 5 nS  </twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.592</twMinPer></twConstHead><twPinLimitRpt anchorID="65"><twPinLimitBanner>Component Switching Limit Checks: PERIOD analysis for net &quot;gen/clkgen1/CLK0&quot; derived from
 NET &quot;gen/clk_t&quot; PERIOD = 10 ns HIGH 50%;
 duty cycle corrected to 10 nS  HIGH 5 nS 
</twPinLimitBanner><twPinLimit anchorID="66" type="MINPERIOD" name="Tbcper_I(Fmax)" slack="8.408" period="10.000" constraintValue="10.000" deviceLimit="1.592" freqLimit="628.141" physResource="gen/clkgen1/fbuf/I0" logResource="gen/clkgen1/fbuf/I0" locationPin="BUFGCTRL_X0Y0.I0" clockNet="gen/clkgen1/CLK0"/><twPinLimit anchorID="67" type="MINPERIOD" name="Tmmcmper_CLKFBOUT(Foutmax)" slack="8.751" period="10.000" constraintValue="10.000" deviceLimit="1.249" freqLimit="800.641" physResource="gen/clkgen1/dcm/CLKFBOUT" logResource="gen/clkgen1/dcm/CLKFBOUT" locationPin="MMCME2_ADV_X1Y1.CLKFBOUT" clockNet="gen/clkgen1/CLK0"/><twPinLimit anchorID="68" type="MAXPERIOD" name="Tmmcmper_CLKFBOUT(Foutmin)" slack="203.360" period="10.000" constraintValue="10.000" deviceLimit="213.360" freqLimit="4.687" physResource="gen/clkgen1/dcm/CLKFBOUT" logResource="gen/clkgen1/dcm/CLKFBOUT" locationPin="MMCME2_ADV_X1Y1.CLKFBOUT" clockNet="gen/clkgen1/CLK0"/></twPinLimitRpt></twConst><twConst anchorID="69" twConstType="PERIOD" ><twConstHead uID="2"><twConstName UCFConstName="" ScopeName="">PERIOD analysis for net &quot;gen/clkgen2/CLK0&quot; derived from  NET &quot;gen/clk_t&quot; PERIOD = 10 ns HIGH 50%;  duty cycle corrected to 10 nS  HIGH 5 nS  </twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.592</twMinPer></twConstHead><twPinLimitRpt anchorID="70"><twPinLimitBanner>Component Switching Limit Checks: PERIOD analysis for net &quot;gen/clkgen2/CLK0&quot; derived from
 NET &quot;gen/clk_t&quot; PERIOD = 10 ns HIGH 50%;
 duty cycle corrected to 10 nS  HIGH 5 nS 
</twPinLimitBanner><twPinLimit anchorID="71" type="MINPERIOD" name="Tbcper_I(Fmax)" slack="8.408" period="10.000" constraintValue="10.000" deviceLimit="1.592" freqLimit="628.141" physResource="gen/clkgen2/fbuf/I0" logResource="gen/clkgen2/fbuf/I0" locationPin="BUFGCTRL_X0Y31.I0" clockNet="gen/clkgen2/CLK0"/><twPinLimit anchorID="72" type="MINPERIOD" name="Tmmcmper_CLKFBOUT(Foutmax)" slack="8.751" period="10.000" constraintValue="10.000" deviceLimit="1.249" freqLimit="800.641" physResource="gen/clkgen2/dcm/CLKFBOUT" logResource="gen/clkgen2/dcm/CLKFBOUT" locationPin="MMCME2_ADV_X1Y2.CLKFBOUT" clockNet="gen/clkgen2/CLK0"/><twPinLimit anchorID="73" type="MAXPERIOD" name="Tmmcmper_CLKFBOUT(Foutmin)" slack="203.360" period="10.000" constraintValue="10.000" deviceLimit="213.360" freqLimit="4.687" physResource="gen/clkgen2/dcm/CLKFBOUT" logResource="gen/clkgen2/dcm/CLKFBOUT" locationPin="MMCME2_ADV_X1Y2.CLKFBOUT" clockNet="gen/clkgen2/CLK0"/></twPinLimitRpt></twConst><twConstRollupTable uID="1" anchorID="74"><twConstRollup name="gen/clk_t" fullName="NET &quot;gen/clk_t&quot; PERIOD = 10 ns HIGH 50%;" type="origin" depth="0" requirement="10.000" prefType="period" actual="4.000" actualRollup="9.930" errors="0" errorRollup="0" items="0" itemsRollup="261699"/><twConstRollup name="gen/clkgen1/CLK_OBUF" fullName="PERIOD analysis for net &quot;gen/clkgen1/CLK_OBUF&quot; derived from  NET &quot;gen/clk_t&quot; PERIOD = 10 ns HIGH 50%;  multiplied by 1.25 to 12.500 nS   " type="child" depth="1" requirement="12.500" prefType="period" actual="11.376" actualRollup="N/A" errors="0" errorRollup="0" items="132352" itemsRollup="0"/><twConstRollup name="gen/clkgen2/CLK_OBUF" fullName="PERIOD analysis for net &quot;gen/clkgen2/CLK_OBUF&quot; derived from  NET &quot;gen/clk_t&quot; PERIOD = 10 ns HIGH 50%;  divided by 1.60 to 6.250 nS   " type="child" depth="1" requirement="6.250" prefType="period" actual="6.206" actualRollup="N/A" errors="0" errorRollup="0" items="129347" itemsRollup="0"/><twConstRollup name="gen/clkgen1/CLK0" fullName="PERIOD analysis for net &quot;gen/clkgen1/CLK0&quot; derived from  NET &quot;gen/clk_t&quot; PERIOD = 10 ns HIGH 50%;  duty cycle corrected to 10 nS  HIGH 5 nS  " type="child" depth="1" requirement="10.000" prefType="period" actual="1.592" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="gen/clkgen2/CLK0" fullName="PERIOD analysis for net &quot;gen/clkgen2/CLK0&quot; derived from  NET &quot;gen/clk_t&quot; PERIOD = 10 ns HIGH 50%;  duty cycle corrected to 10 nS  HIGH 5 nS  " type="child" depth="1" requirement="10.000" prefType="period" actual="1.592" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="75">0</twUnmetConstCnt><twDataSheet anchorID="76" twNameLen="15"><twClk2SUList anchorID="77" twDestWidth="6"><twDest>CLK_IN</twDest><twClk2SU><twSrc>CLK_IN</twSrc><twRiseRise>7.729</twRiseRise></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="78"><twErrCnt>0</twErrCnt><twScore>0</twScore><twSetupScore>0</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>261699</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>13128</twConnCnt></twConstCov><twStats anchorID="79"><twMinPer>11.376</twMinPer><twFootnote number="1" /><twMaxFreq>87.904</twMaxFreq></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>WED 12 NOV 22:4:6 2014 </twTimestamp></twFoot><twClientInfo anchorID="80"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 639 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
