# Design and synthesis of AND Gate using _verilog_ and _YOSYS_
<p>
The output of the AND gate, a main logic gate, is equal to the product of its inputs. Only when both inputs are high does this gate's output become high; otherwise, it becomes low. 
</p>
Look at the schematic. So simple and elegant.
<p> img src="https://github.com/Kanishk-K-U/AND/blob/main/AND.png">
</p>
