$date
	Thu Sep  6 16:18:46 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module full_adder_tb $end
$scope module full_adder_tb $end
$var wire 1 ! a $end
$var wire 1 " b $end
$var wire 1 # carry $end
$var wire 1 $ cin $end
$var wire 1 % half_adder_carry1 $end
$var wire 1 & half_adder_carry2 $end
$var wire 1 ' half_adder_sum $end
$var wire 1 ( sum $end
$scope module h1 $end
$var wire 1 ! a $end
$var wire 1 " b $end
$var wire 1 % carry $end
$var wire 1 ' sum $end
$scope module h1 $end
$var wire 1 ! A $end
$var wire 1 " B $end
$var wire 1 % res $end
$var wire 1 ) temp $end
$scope module nand_temp $end
$var wire 1 ! a $end
$var wire 1 " b $end
$var wire 1 * c $end
$var wire 1 ) f $end
$var wire 1 + gnd $end
$var wire 1 , vdd $end
$upscope $end
$scope module not_temp $end
$var wire 1 ) a $end
$var wire 1 % f $end
$var wire 1 - gnd $end
$var wire 1 . vdd $end
$upscope $end
$upscope $end
$scope module h2 $end
$var wire 1 / Gnd $end
$var wire 1 0 Vdd $end
$var wire 1 ! a $end
$var wire 1 1 a_comp $end
$var wire 1 " b $end
$var wire 1 2 b_comp $end
$var wire 1 ' f $end
$var wire 1 3 m $end
$var wire 1 4 temp $end
$var wire 1 5 x $end
$var wire 1 6 y $end
$scope module not_temp1 $end
$var wire 1 ! a $end
$var wire 1 1 f $end
$var wire 1 7 gnd $end
$var wire 1 8 vdd $end
$upscope $end
$scope module not_temp2 $end
$var wire 1 " a $end
$var wire 1 2 f $end
$var wire 1 9 gnd $end
$var wire 1 : vdd $end
$upscope $end
$scope module not_temp3 $end
$var wire 1 4 a $end
$var wire 1 ' f $end
$var wire 1 ; gnd $end
$var wire 1 < vdd $end
$upscope $end
$upscope $end
$upscope $end
$scope module h2 $end
$var wire 1 $ a $end
$var wire 1 ' b $end
$var wire 1 & carry $end
$var wire 1 ( sum $end
$scope module h1 $end
$var wire 1 $ A $end
$var wire 1 ' B $end
$var wire 1 & res $end
$var wire 1 = temp $end
$scope module nand_temp $end
$var wire 1 $ a $end
$var wire 1 ' b $end
$var wire 1 > c $end
$var wire 1 = f $end
$var wire 1 ? gnd $end
$var wire 1 @ vdd $end
$upscope $end
$scope module not_temp $end
$var wire 1 = a $end
$var wire 1 & f $end
$var wire 1 A gnd $end
$var wire 1 B vdd $end
$upscope $end
$upscope $end
$scope module h2 $end
$var wire 1 C Gnd $end
$var wire 1 D Vdd $end
$var wire 1 $ a $end
$var wire 1 E a_comp $end
$var wire 1 ' b $end
$var wire 1 F b_comp $end
$var wire 1 ( f $end
$var wire 1 G m $end
$var wire 1 H temp $end
$var wire 1 I x $end
$var wire 1 J y $end
$scope module not_temp1 $end
$var wire 1 $ a $end
$var wire 1 E f $end
$var wire 1 K gnd $end
$var wire 1 L vdd $end
$upscope $end
$scope module not_temp2 $end
$var wire 1 ' a $end
$var wire 1 F f $end
$var wire 1 M gnd $end
$var wire 1 N vdd $end
$upscope $end
$scope module not_temp3 $end
$var wire 1 H a $end
$var wire 1 ( f $end
$var wire 1 O gnd $end
$var wire 1 P vdd $end
$upscope $end
$upscope $end
$upscope $end
$scope module o $end
$var wire 1 & A $end
$var wire 1 % B $end
$var wire 1 # res $end
$var wire 1 Q temp $end
$scope module nand_temp $end
$var wire 1 & a $end
$var wire 1 % b $end
$var wire 1 R c $end
$var wire 1 Q f $end
$var wire 1 S gnd $end
$var wire 1 T vdd $end
$upscope $end
$scope module not_temp $end
$var wire 1 Q a $end
$var wire 1 # f $end
$var wire 1 U gnd $end
$var wire 1 V vdd $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1V
0U
1T
0S
1R
1Q
1P
0O
1N
0M
1L
0K
0J
zI
1H
1G
1F
1E
1D
0C
1B
0A
1@
0?
z>
1=
1<
0;
1:
09
18
07
06
z5
14
13
12
11
10
0/
1.
0-
1,
0+
z*
1)
0(
0'
0&
0%
0$
0#
0"
0!
$end
#10
0>
0I
1(
0H
zJ
0F
1'
04
z3
01
1!
#20
0*
05
z6
02
1"
0>
0I
1(
0H
zJ
0F
1'
04
13
11
0!
#30
zG
0E
1$
z*
z5
z>
zI
1(
0H
0J
1F
0'
14
06
12
0"
#40
0*
05
1#
0Q
1&
0=
0>
0I
zJ
0(
1H
1G
0F
1'
04
z6
02
1"
#50
z*
z5
06
z3
12
0"
1R
0%
1)
1#
0Q
1&
0=
0>
0I
zJ
0(
1H
1G
0F
1'
04
01
1!
#60
1E
0$
zR
1%
0)
0*
05
z6
1#
0Q
0&
1=
z>
zI
0J
0(
1H
1G
1F
0'
14
13
02
1"
#70
1(
0H
zG
0E
1$
