<session jtag_chain="USB-Blaster [USB-0]" jtag_device="@1: 10M50DA(.|ES)/10M50DC (0x031050DD)" sof_file="output_files/FP-ZUOFU-BASIC.sof">
  <display_tree gui_logging_enabled="0">
    <display_branch instance="auto_signaltap_0" signal_set="USE_GLOBAL_TEMP" trigger="USE_GLOBAL_TEMP"/>
  </display_tree>
  <instance enabled="true" entity_name="sld_signaltap" is_auto_node="yes" is_expanded="true" name="auto_signaltap_0" source_file="sld_signaltap.vhd">
    <node_ip_info instance_id="0" mfg_id="110" node_id="0" version="6"/>
    <position_info>
      <single attribute="active tab" value="1"/>
      <single attribute="data horizontal scroll position" value="322"/>
      <single attribute="data vertical scroll position" value="0"/>
      <single attribute="setup horizontal scroll position" value="0"/>
      <single attribute="setup vertical scroll position" value="9"/>
      <single attribute="zoom level denominator" value="1"/>
      <single attribute="zoom level numerator" value="256"/>
      <single attribute="zoom offset denominator" value="1"/>
      <single attribute="zoom offset numerator" value="0"/>
    </position_info>
    <signal_set global_temp="1" name="signal_set: 2023/04/25 23:34:04  #0">
      <clock name="MAX10_CLK1_50" polarity="posedge" tap_mode="probeonly"/>
      <config pipeline_level="0" ram_type="AUTO" reserved_data_nodes="0" reserved_storage_qualifier_nodes="0" reserved_trigger_nodes="0" sample_depth="4096" trigger_in_enable="no" trigger_out_enable="no"/>
      <top_entity/>
      <signal_vec>
        <trigger_input_vec>
          <wire name="I2S_interface:audasic|ADDR_PRGM[0]" tap_mode="classic"/>
          <wire name="I2S_interface:audasic|ADDR_PRGM[10]" tap_mode="classic"/>
          <wire name="I2S_interface:audasic|ADDR_PRGM[11]" tap_mode="classic"/>
          <wire name="I2S_interface:audasic|ADDR_PRGM[12]" tap_mode="classic"/>
          <wire name="I2S_interface:audasic|ADDR_PRGM[13]" tap_mode="classic"/>
          <wire name="I2S_interface:audasic|ADDR_PRGM[14]" tap_mode="classic"/>
          <wire name="I2S_interface:audasic|ADDR_PRGM[15]" tap_mode="classic"/>
          <wire name="I2S_interface:audasic|ADDR_PRGM[16]" tap_mode="classic"/>
          <wire name="I2S_interface:audasic|ADDR_PRGM[17]" tap_mode="classic"/>
          <wire name="I2S_interface:audasic|ADDR_PRGM[18]" tap_mode="classic"/>
          <wire name="I2S_interface:audasic|ADDR_PRGM[19]" tap_mode="classic"/>
          <wire name="I2S_interface:audasic|ADDR_PRGM[1]" tap_mode="classic"/>
          <wire name="I2S_interface:audasic|ADDR_PRGM[20]" tap_mode="classic"/>
          <wire name="I2S_interface:audasic|ADDR_PRGM[21]" tap_mode="classic"/>
          <wire name="I2S_interface:audasic|ADDR_PRGM[22]" tap_mode="classic"/>
          <wire name="I2S_interface:audasic|ADDR_PRGM[23]" tap_mode="classic"/>
          <wire name="I2S_interface:audasic|ADDR_PRGM[24]" tap_mode="classic"/>
          <wire name="I2S_interface:audasic|ADDR_PRGM[2]" tap_mode="classic"/>
          <wire name="I2S_interface:audasic|ADDR_PRGM[3]" tap_mode="classic"/>
          <wire name="I2S_interface:audasic|ADDR_PRGM[4]" tap_mode="classic"/>
          <wire name="I2S_interface:audasic|ADDR_PRGM[5]" tap_mode="classic"/>
          <wire name="I2S_interface:audasic|ADDR_PRGM[6]" tap_mode="classic"/>
          <wire name="I2S_interface:audasic|ADDR_PRGM[7]" tap_mode="classic"/>
          <wire name="I2S_interface:audasic|ADDR_PRGM[8]" tap_mode="classic"/>
          <wire name="I2S_interface:audasic|ADDR_PRGM[9]" tap_mode="classic"/>
          <wire name="I2S_interface:audasic|I2S_DIN" tap_mode="classic"/>
          <wire name="I2S_interface:audasic|I2S_LRCLK" tap_mode="classic"/>
          <wire name="I2S_interface:audasic|I2S_SCLK" tap_mode="classic"/>
          <wire name="I2S_interface:audasic|I2S_enable" tap_mode="classic"/>
          <wire name="I2S_interface:audasic|RDdata_PRGM[0]" tap_mode="classic"/>
          <wire name="I2S_interface:audasic|RDdata_PRGM[10]" tap_mode="classic"/>
          <wire name="I2S_interface:audasic|RDdata_PRGM[11]" tap_mode="classic"/>
          <wire name="I2S_interface:audasic|RDdata_PRGM[12]" tap_mode="classic"/>
          <wire name="I2S_interface:audasic|RDdata_PRGM[13]" tap_mode="classic"/>
          <wire name="I2S_interface:audasic|RDdata_PRGM[14]" tap_mode="classic"/>
          <wire name="I2S_interface:audasic|RDdata_PRGM[15]" tap_mode="classic"/>
          <wire name="I2S_interface:audasic|RDdata_PRGM[1]" tap_mode="classic"/>
          <wire name="I2S_interface:audasic|RDdata_PRGM[2]" tap_mode="classic"/>
          <wire name="I2S_interface:audasic|RDdata_PRGM[3]" tap_mode="classic"/>
          <wire name="I2S_interface:audasic|RDdata_PRGM[4]" tap_mode="classic"/>
          <wire name="I2S_interface:audasic|RDdata_PRGM[5]" tap_mode="classic"/>
          <wire name="I2S_interface:audasic|RDdata_PRGM[6]" tap_mode="classic"/>
          <wire name="I2S_interface:audasic|RDdata_PRGM[7]" tap_mode="classic"/>
          <wire name="I2S_interface:audasic|RDdata_PRGM[8]" tap_mode="classic"/>
          <wire name="I2S_interface:audasic|RDdata_PRGM[9]" tap_mode="classic"/>
          <wire name="I2S_interface_R2:audasic|BITQUEUE[0]" tap_mode="classic"/>
          <wire name="I2S_interface_R2:audasic|BITQUEUE[10]" tap_mode="classic"/>
          <wire name="I2S_interface_R2:audasic|BITQUEUE[11]" tap_mode="classic"/>
          <wire name="I2S_interface_R2:audasic|BITQUEUE[12]" tap_mode="classic"/>
          <wire name="I2S_interface_R2:audasic|BITQUEUE[13]" tap_mode="classic"/>
          <wire name="I2S_interface_R2:audasic|BITQUEUE[14]" tap_mode="classic"/>
          <wire name="I2S_interface_R2:audasic|BITQUEUE[15]" tap_mode="classic"/>
          <wire name="I2S_interface_R2:audasic|BITQUEUE[16]" tap_mode="classic"/>
          <wire name="I2S_interface_R2:audasic|BITQUEUE[17]" tap_mode="classic"/>
          <wire name="I2S_interface_R2:audasic|BITQUEUE[18]" tap_mode="classic"/>
          <wire name="I2S_interface_R2:audasic|BITQUEUE[19]" tap_mode="classic"/>
          <wire name="I2S_interface_R2:audasic|BITQUEUE[1]" tap_mode="classic"/>
          <wire name="I2S_interface_R2:audasic|BITQUEUE[20]" tap_mode="classic"/>
          <wire name="I2S_interface_R2:audasic|BITQUEUE[21]" tap_mode="classic"/>
          <wire name="I2S_interface_R2:audasic|BITQUEUE[22]" tap_mode="classic"/>
          <wire name="I2S_interface_R2:audasic|BITQUEUE[23]" tap_mode="classic"/>
          <wire name="I2S_interface_R2:audasic|BITQUEUE[24]" tap_mode="classic"/>
          <wire name="I2S_interface_R2:audasic|BITQUEUE[25]" tap_mode="classic"/>
          <wire name="I2S_interface_R2:audasic|BITQUEUE[26]" tap_mode="classic"/>
          <wire name="I2S_interface_R2:audasic|BITQUEUE[27]" tap_mode="classic"/>
          <wire name="I2S_interface_R2:audasic|BITQUEUE[28]" tap_mode="classic"/>
          <wire name="I2S_interface_R2:audasic|BITQUEUE[29]" tap_mode="classic"/>
          <wire name="I2S_interface_R2:audasic|BITQUEUE[2]" tap_mode="classic"/>
          <wire name="I2S_interface_R2:audasic|BITQUEUE[30]" tap_mode="classic"/>
          <wire name="I2S_interface_R2:audasic|BITQUEUE[31]" tap_mode="classic"/>
          <wire name="I2S_interface_R2:audasic|BITQUEUE[32]" tap_mode="classic"/>
          <wire name="I2S_interface_R2:audasic|BITQUEUE[33]" tap_mode="classic"/>
          <wire name="I2S_interface_R2:audasic|BITQUEUE[34]" tap_mode="classic"/>
          <wire name="I2S_interface_R2:audasic|BITQUEUE[35]" tap_mode="classic"/>
          <wire name="I2S_interface_R2:audasic|BITQUEUE[36]" tap_mode="classic"/>
          <wire name="I2S_interface_R2:audasic|BITQUEUE[37]" tap_mode="classic"/>
          <wire name="I2S_interface_R2:audasic|BITQUEUE[38]" tap_mode="classic"/>
          <wire name="I2S_interface_R2:audasic|BITQUEUE[39]" tap_mode="classic"/>
          <wire name="I2S_interface_R2:audasic|BITQUEUE[3]" tap_mode="classic"/>
          <wire name="I2S_interface_R2:audasic|BITQUEUE[40]" tap_mode="classic"/>
          <wire name="I2S_interface_R2:audasic|BITQUEUE[41]" tap_mode="classic"/>
          <wire name="I2S_interface_R2:audasic|BITQUEUE[42]" tap_mode="classic"/>
          <wire name="I2S_interface_R2:audasic|BITQUEUE[43]" tap_mode="classic"/>
          <wire name="I2S_interface_R2:audasic|BITQUEUE[44]" tap_mode="classic"/>
          <wire name="I2S_interface_R2:audasic|BITQUEUE[45]" tap_mode="classic"/>
          <wire name="I2S_interface_R2:audasic|BITQUEUE[46]" tap_mode="classic"/>
          <wire name="I2S_interface_R2:audasic|BITQUEUE[47]" tap_mode="classic"/>
          <wire name="I2S_interface_R2:audasic|BITQUEUE[4]" tap_mode="classic"/>
          <wire name="I2S_interface_R2:audasic|BITQUEUE[5]" tap_mode="classic"/>
          <wire name="I2S_interface_R2:audasic|BITQUEUE[6]" tap_mode="classic"/>
          <wire name="I2S_interface_R2:audasic|BITQUEUE[7]" tap_mode="classic"/>
          <wire name="I2S_interface_R2:audasic|BITQUEUE[8]" tap_mode="classic"/>
          <wire name="I2S_interface_R2:audasic|BITQUEUE[9]" tap_mode="classic"/>
          <wire name="I2S_interface_R2:audasic|I2S_STATE.left_data" tap_mode="classic"/>
          <wire name="I2S_interface_R2:audasic|I2S_STATE.left_pad" tap_mode="classic"/>
          <wire name="I2S_interface_R2:audasic|I2S_STATE.start_wait" tap_mode="classic"/>
          <wire name="I2S_interface_R2:audasic|I2S_counter[0]" tap_mode="classic"/>
          <wire name="I2S_interface_R2:audasic|I2S_counter[1]" tap_mode="classic"/>
          <wire name="I2S_interface_R2:audasic|I2S_counter[2]" tap_mode="classic"/>
          <wire name="I2S_interface_R2:audasic|I2S_counter[3]" tap_mode="classic"/>
          <wire name="I2S_interface_R2:audasic|I2S_counter[4]" tap_mode="classic"/>
          <wire name="I2S_interface_R2:audasic|I2S_counter[5]" tap_mode="classic"/>
          <wire name="I2S_interface_R2:audasic|RAM_DATA_BUFFER_STATE" tap_mode="classic"/>
          <wire name="sdcard_init:sdtest|ram_init_half" tap_mode="classic"/>
          <wire name="sdram_access_ctl:sdram_bus_arbit|addr_in_2[0]" tap_mode="classic"/>
          <wire name="sdram_access_ctl:sdram_bus_arbit|addr_in_2[10]" tap_mode="classic"/>
          <wire name="sdram_access_ctl:sdram_bus_arbit|addr_in_2[11]" tap_mode="classic"/>
          <wire name="sdram_access_ctl:sdram_bus_arbit|addr_in_2[12]" tap_mode="classic"/>
          <wire name="sdram_access_ctl:sdram_bus_arbit|addr_in_2[13]" tap_mode="classic"/>
          <wire name="sdram_access_ctl:sdram_bus_arbit|addr_in_2[14]" tap_mode="classic"/>
          <wire name="sdram_access_ctl:sdram_bus_arbit|addr_in_2[15]" tap_mode="classic"/>
          <wire name="sdram_access_ctl:sdram_bus_arbit|addr_in_2[16]" tap_mode="classic"/>
          <wire name="sdram_access_ctl:sdram_bus_arbit|addr_in_2[17]" tap_mode="classic"/>
          <wire name="sdram_access_ctl:sdram_bus_arbit|addr_in_2[18]" tap_mode="classic"/>
          <wire name="sdram_access_ctl:sdram_bus_arbit|addr_in_2[19]" tap_mode="classic"/>
          <wire name="sdram_access_ctl:sdram_bus_arbit|addr_in_2[1]" tap_mode="classic"/>
          <wire name="sdram_access_ctl:sdram_bus_arbit|addr_in_2[20]" tap_mode="classic"/>
          <wire name="sdram_access_ctl:sdram_bus_arbit|addr_in_2[21]" tap_mode="classic"/>
          <wire name="sdram_access_ctl:sdram_bus_arbit|addr_in_2[22]" tap_mode="classic"/>
          <wire name="sdram_access_ctl:sdram_bus_arbit|addr_in_2[23]" tap_mode="classic"/>
          <wire name="sdram_access_ctl:sdram_bus_arbit|addr_in_2[24]" tap_mode="classic"/>
          <wire name="sdram_access_ctl:sdram_bus_arbit|addr_in_2[25]" tap_mode="classic"/>
          <wire name="sdram_access_ctl:sdram_bus_arbit|addr_in_2[2]" tap_mode="classic"/>
          <wire name="sdram_access_ctl:sdram_bus_arbit|addr_in_2[3]" tap_mode="classic"/>
          <wire name="sdram_access_ctl:sdram_bus_arbit|addr_in_2[4]" tap_mode="classic"/>
          <wire name="sdram_access_ctl:sdram_bus_arbit|addr_in_2[5]" tap_mode="classic"/>
          <wire name="sdram_access_ctl:sdram_bus_arbit|addr_in_2[6]" tap_mode="classic"/>
          <wire name="sdram_access_ctl:sdram_bus_arbit|addr_in_2[7]" tap_mode="classic"/>
          <wire name="sdram_access_ctl:sdram_bus_arbit|addr_in_2[8]" tap_mode="classic"/>
          <wire name="sdram_access_ctl:sdram_bus_arbit|addr_in_2[9]" tap_mode="classic"/>
          <wire name="sdram_access_ctl:sdram_bus_arbit|addr_out_toavl[0]" tap_mode="classic"/>
          <wire name="sdram_access_ctl:sdram_bus_arbit|addr_out_toavl[10]" tap_mode="classic"/>
          <wire name="sdram_access_ctl:sdram_bus_arbit|addr_out_toavl[11]" tap_mode="classic"/>
          <wire name="sdram_access_ctl:sdram_bus_arbit|addr_out_toavl[12]" tap_mode="classic"/>
          <wire name="sdram_access_ctl:sdram_bus_arbit|addr_out_toavl[13]" tap_mode="classic"/>
          <wire name="sdram_access_ctl:sdram_bus_arbit|addr_out_toavl[14]" tap_mode="classic"/>
          <wire name="sdram_access_ctl:sdram_bus_arbit|addr_out_toavl[15]" tap_mode="classic"/>
          <wire name="sdram_access_ctl:sdram_bus_arbit|addr_out_toavl[16]" tap_mode="classic"/>
          <wire name="sdram_access_ctl:sdram_bus_arbit|addr_out_toavl[17]" tap_mode="classic"/>
          <wire name="sdram_access_ctl:sdram_bus_arbit|addr_out_toavl[18]" tap_mode="classic"/>
          <wire name="sdram_access_ctl:sdram_bus_arbit|addr_out_toavl[19]" tap_mode="classic"/>
          <wire name="sdram_access_ctl:sdram_bus_arbit|addr_out_toavl[1]" tap_mode="classic"/>
          <wire name="sdram_access_ctl:sdram_bus_arbit|addr_out_toavl[20]" tap_mode="classic"/>
          <wire name="sdram_access_ctl:sdram_bus_arbit|addr_out_toavl[21]" tap_mode="classic"/>
          <wire name="sdram_access_ctl:sdram_bus_arbit|addr_out_toavl[22]" tap_mode="classic"/>
          <wire name="sdram_access_ctl:sdram_bus_arbit|addr_out_toavl[23]" tap_mode="classic"/>
          <wire name="sdram_access_ctl:sdram_bus_arbit|addr_out_toavl[24]" tap_mode="classic"/>
          <wire name="sdram_access_ctl:sdram_bus_arbit|addr_out_toavl[25]" tap_mode="classic"/>
          <wire name="sdram_access_ctl:sdram_bus_arbit|addr_out_toavl[2]" tap_mode="classic"/>
          <wire name="sdram_access_ctl:sdram_bus_arbit|addr_out_toavl[3]" tap_mode="classic"/>
          <wire name="sdram_access_ctl:sdram_bus_arbit|addr_out_toavl[4]" tap_mode="classic"/>
          <wire name="sdram_access_ctl:sdram_bus_arbit|addr_out_toavl[5]" tap_mode="classic"/>
          <wire name="sdram_access_ctl:sdram_bus_arbit|addr_out_toavl[6]" tap_mode="classic"/>
          <wire name="sdram_access_ctl:sdram_bus_arbit|addr_out_toavl[7]" tap_mode="classic"/>
          <wire name="sdram_access_ctl:sdram_bus_arbit|addr_out_toavl[8]" tap_mode="classic"/>
          <wire name="sdram_access_ctl:sdram_bus_arbit|addr_out_toavl[9]" tap_mode="classic"/>
          <wire name="sdram_access_ctl:sdram_bus_arbit|sd_write_resume" tap_mode="classic"/>
          <wire name="sdram_access_ctl_contload:sdram_bus_arbit|ack_out_2" tap_mode="classic"/>
          <wire name="sdram_access_ctl_contload:sdram_bus_arbit|ack_out_write_o" tap_mode="classic"/>
          <wire name="sdram_access_ctl_contload:sdram_bus_arbit|ctl_state.read_2" tap_mode="classic"/>
          <wire name="sdram_access_ctl_contload:sdram_bus_arbit|read_in_2" tap_mode="classic"/>
          <wire name="sdram_access_ctl_contload:sdram_bus_arbit|read_out_toavl" tap_mode="classic"/>
          <wire name="sdram_access_ctl_contload:sdram_bus_arbit|write_in" tap_mode="classic"/>
          <wire name="sdram_access_ctl_contload:sdram_bus_arbit|write_out_toavl" tap_mode="classic"/>
          <wire name="sdcard_init:sdtest|ram_addr_r[0]" tap_mode="probeonly"/>
          <wire name="sdcard_init:sdtest|ram_addr_r[10]" tap_mode="probeonly"/>
          <wire name="sdcard_init:sdtest|ram_addr_r[11]" tap_mode="probeonly"/>
          <wire name="sdcard_init:sdtest|ram_addr_r[12]" tap_mode="probeonly"/>
          <wire name="sdcard_init:sdtest|ram_addr_r[13]" tap_mode="probeonly"/>
          <wire name="sdcard_init:sdtest|ram_addr_r[14]" tap_mode="probeonly"/>
          <wire name="sdcard_init:sdtest|ram_addr_r[15]" tap_mode="probeonly"/>
          <wire name="sdcard_init:sdtest|ram_addr_r[16]" tap_mode="probeonly"/>
          <wire name="sdcard_init:sdtest|ram_addr_r[17]" tap_mode="probeonly"/>
          <wire name="sdcard_init:sdtest|ram_addr_r[18]" tap_mode="probeonly"/>
          <wire name="sdcard_init:sdtest|ram_addr_r[19]" tap_mode="probeonly"/>
          <wire name="sdcard_init:sdtest|ram_addr_r[1]" tap_mode="probeonly"/>
          <wire name="sdcard_init:sdtest|ram_addr_r[20]" tap_mode="probeonly"/>
          <wire name="sdcard_init:sdtest|ram_addr_r[21]" tap_mode="probeonly"/>
          <wire name="sdcard_init:sdtest|ram_addr_r[22]" tap_mode="probeonly"/>
          <wire name="sdcard_init:sdtest|ram_addr_r[23]" tap_mode="probeonly"/>
          <wire name="sdcard_init:sdtest|ram_addr_r[24]" tap_mode="probeonly"/>
          <wire name="sdcard_init:sdtest|ram_addr_r[25]" tap_mode="probeonly"/>
          <wire name="sdcard_init:sdtest|ram_addr_r[26]" tap_mode="probeonly"/>
          <wire name="sdcard_init:sdtest|ram_addr_r[27]" tap_mode="probeonly"/>
          <wire name="sdcard_init:sdtest|ram_addr_r[28]" tap_mode="probeonly"/>
          <wire name="sdcard_init:sdtest|ram_addr_r[29]" tap_mode="probeonly"/>
          <wire name="sdcard_init:sdtest|ram_addr_r[2]" tap_mode="probeonly"/>
          <wire name="sdcard_init:sdtest|ram_addr_r[30]" tap_mode="probeonly"/>
          <wire name="sdcard_init:sdtest|ram_addr_r[31]" tap_mode="probeonly"/>
          <wire name="sdcard_init:sdtest|ram_addr_r[32]" tap_mode="probeonly"/>
          <wire name="sdcard_init:sdtest|ram_addr_r[33]" tap_mode="probeonly"/>
          <wire name="sdcard_init:sdtest|ram_addr_r[34]" tap_mode="probeonly"/>
          <wire name="sdcard_init:sdtest|ram_addr_r[35]" tap_mode="probeonly"/>
          <wire name="sdcard_init:sdtest|ram_addr_r[36]" tap_mode="probeonly"/>
          <wire name="sdcard_init:sdtest|ram_addr_r[3]" tap_mode="probeonly"/>
          <wire name="sdcard_init:sdtest|ram_addr_r[4]" tap_mode="probeonly"/>
          <wire name="sdcard_init:sdtest|ram_addr_r[5]" tap_mode="probeonly"/>
          <wire name="sdcard_init:sdtest|ram_addr_r[6]" tap_mode="probeonly"/>
          <wire name="sdcard_init:sdtest|ram_addr_r[7]" tap_mode="probeonly"/>
          <wire name="sdcard_init:sdtest|ram_addr_r[8]" tap_mode="probeonly"/>
          <wire name="sdcard_init:sdtest|ram_addr_r[9]" tap_mode="probeonly"/>
          <wire name="sdcard_init:sdtest|state_r.DONE" tap_mode="probeonly"/>
          <wire name="sdcard_init:sdtest|state_r.ERROR" tap_mode="probeonly"/>
          <wire name="sdcard_init:sdtest|state_r.READBLOCK" tap_mode="probeonly"/>
          <wire name="sdcard_init:sdtest|state_r.READH_0" tap_mode="probeonly"/>
          <wire name="sdcard_init:sdtest|state_r.READH_1" tap_mode="probeonly"/>
          <wire name="sdcard_init:sdtest|state_r.READL_0" tap_mode="probeonly"/>
          <wire name="sdcard_init:sdtest|state_r.READL_1" tap_mode="probeonly"/>
          <wire name="sdcard_init:sdtest|state_r.RESET" tap_mode="probeonly"/>
          <wire name="sdcard_init:sdtest|state_r.WRITE" tap_mode="probeonly"/>
          <wire name="sdram_access_ctl_contload:sdram_bus_arbit|ctl_state.first_load" tap_mode="probeonly"/>
          <wire name="sdram_access_ctl_contload:sdram_bus_arbit|ctl_state.interleave_deassert" tap_mode="probeonly"/>
          <wire name="sdram_access_ctl_contload:sdram_bus_arbit|ctl_state.write_interleave" tap_mode="probeonly"/>
        </trigger_input_vec>
        <data_input_vec>
          <wire name="I2S_interface:audasic|ADDR_PRGM[0]" tap_mode="classic"/>
          <wire name="I2S_interface:audasic|ADDR_PRGM[10]" tap_mode="classic"/>
          <wire name="I2S_interface:audasic|ADDR_PRGM[11]" tap_mode="classic"/>
          <wire name="I2S_interface:audasic|ADDR_PRGM[12]" tap_mode="classic"/>
          <wire name="I2S_interface:audasic|ADDR_PRGM[13]" tap_mode="classic"/>
          <wire name="I2S_interface:audasic|ADDR_PRGM[14]" tap_mode="classic"/>
          <wire name="I2S_interface:audasic|ADDR_PRGM[15]" tap_mode="classic"/>
          <wire name="I2S_interface:audasic|ADDR_PRGM[16]" tap_mode="classic"/>
          <wire name="I2S_interface:audasic|ADDR_PRGM[17]" tap_mode="classic"/>
          <wire name="I2S_interface:audasic|ADDR_PRGM[18]" tap_mode="classic"/>
          <wire name="I2S_interface:audasic|ADDR_PRGM[19]" tap_mode="classic"/>
          <wire name="I2S_interface:audasic|ADDR_PRGM[1]" tap_mode="classic"/>
          <wire name="I2S_interface:audasic|ADDR_PRGM[20]" tap_mode="classic"/>
          <wire name="I2S_interface:audasic|ADDR_PRGM[21]" tap_mode="classic"/>
          <wire name="I2S_interface:audasic|ADDR_PRGM[22]" tap_mode="classic"/>
          <wire name="I2S_interface:audasic|ADDR_PRGM[23]" tap_mode="classic"/>
          <wire name="I2S_interface:audasic|ADDR_PRGM[24]" tap_mode="classic"/>
          <wire name="I2S_interface:audasic|ADDR_PRGM[2]" tap_mode="classic"/>
          <wire name="I2S_interface:audasic|ADDR_PRGM[3]" tap_mode="classic"/>
          <wire name="I2S_interface:audasic|ADDR_PRGM[4]" tap_mode="classic"/>
          <wire name="I2S_interface:audasic|ADDR_PRGM[5]" tap_mode="classic"/>
          <wire name="I2S_interface:audasic|ADDR_PRGM[6]" tap_mode="classic"/>
          <wire name="I2S_interface:audasic|ADDR_PRGM[7]" tap_mode="classic"/>
          <wire name="I2S_interface:audasic|ADDR_PRGM[8]" tap_mode="classic"/>
          <wire name="I2S_interface:audasic|ADDR_PRGM[9]" tap_mode="classic"/>
          <wire name="I2S_interface:audasic|I2S_DIN" tap_mode="classic"/>
          <wire name="I2S_interface:audasic|I2S_LRCLK" tap_mode="classic"/>
          <wire name="I2S_interface:audasic|I2S_SCLK" tap_mode="classic"/>
          <wire name="I2S_interface:audasic|I2S_enable" tap_mode="classic"/>
          <wire name="I2S_interface:audasic|RDdata_PRGM[0]" tap_mode="classic"/>
          <wire name="I2S_interface:audasic|RDdata_PRGM[10]" tap_mode="classic"/>
          <wire name="I2S_interface:audasic|RDdata_PRGM[11]" tap_mode="classic"/>
          <wire name="I2S_interface:audasic|RDdata_PRGM[12]" tap_mode="classic"/>
          <wire name="I2S_interface:audasic|RDdata_PRGM[13]" tap_mode="classic"/>
          <wire name="I2S_interface:audasic|RDdata_PRGM[14]" tap_mode="classic"/>
          <wire name="I2S_interface:audasic|RDdata_PRGM[15]" tap_mode="classic"/>
          <wire name="I2S_interface:audasic|RDdata_PRGM[1]" tap_mode="classic"/>
          <wire name="I2S_interface:audasic|RDdata_PRGM[2]" tap_mode="classic"/>
          <wire name="I2S_interface:audasic|RDdata_PRGM[3]" tap_mode="classic"/>
          <wire name="I2S_interface:audasic|RDdata_PRGM[4]" tap_mode="classic"/>
          <wire name="I2S_interface:audasic|RDdata_PRGM[5]" tap_mode="classic"/>
          <wire name="I2S_interface:audasic|RDdata_PRGM[6]" tap_mode="classic"/>
          <wire name="I2S_interface:audasic|RDdata_PRGM[7]" tap_mode="classic"/>
          <wire name="I2S_interface:audasic|RDdata_PRGM[8]" tap_mode="classic"/>
          <wire name="I2S_interface:audasic|RDdata_PRGM[9]" tap_mode="classic"/>
          <wire name="I2S_interface_R2:audasic|BITQUEUE[0]" tap_mode="classic"/>
          <wire name="I2S_interface_R2:audasic|BITQUEUE[10]" tap_mode="classic"/>
          <wire name="I2S_interface_R2:audasic|BITQUEUE[11]" tap_mode="classic"/>
          <wire name="I2S_interface_R2:audasic|BITQUEUE[12]" tap_mode="classic"/>
          <wire name="I2S_interface_R2:audasic|BITQUEUE[13]" tap_mode="classic"/>
          <wire name="I2S_interface_R2:audasic|BITQUEUE[14]" tap_mode="classic"/>
          <wire name="I2S_interface_R2:audasic|BITQUEUE[15]" tap_mode="classic"/>
          <wire name="I2S_interface_R2:audasic|BITQUEUE[16]" tap_mode="classic"/>
          <wire name="I2S_interface_R2:audasic|BITQUEUE[17]" tap_mode="classic"/>
          <wire name="I2S_interface_R2:audasic|BITQUEUE[18]" tap_mode="classic"/>
          <wire name="I2S_interface_R2:audasic|BITQUEUE[19]" tap_mode="classic"/>
          <wire name="I2S_interface_R2:audasic|BITQUEUE[1]" tap_mode="classic"/>
          <wire name="I2S_interface_R2:audasic|BITQUEUE[20]" tap_mode="classic"/>
          <wire name="I2S_interface_R2:audasic|BITQUEUE[21]" tap_mode="classic"/>
          <wire name="I2S_interface_R2:audasic|BITQUEUE[22]" tap_mode="classic"/>
          <wire name="I2S_interface_R2:audasic|BITQUEUE[23]" tap_mode="classic"/>
          <wire name="I2S_interface_R2:audasic|BITQUEUE[24]" tap_mode="classic"/>
          <wire name="I2S_interface_R2:audasic|BITQUEUE[25]" tap_mode="classic"/>
          <wire name="I2S_interface_R2:audasic|BITQUEUE[26]" tap_mode="classic"/>
          <wire name="I2S_interface_R2:audasic|BITQUEUE[27]" tap_mode="classic"/>
          <wire name="I2S_interface_R2:audasic|BITQUEUE[28]" tap_mode="classic"/>
          <wire name="I2S_interface_R2:audasic|BITQUEUE[29]" tap_mode="classic"/>
          <wire name="I2S_interface_R2:audasic|BITQUEUE[2]" tap_mode="classic"/>
          <wire name="I2S_interface_R2:audasic|BITQUEUE[30]" tap_mode="classic"/>
          <wire name="I2S_interface_R2:audasic|BITQUEUE[31]" tap_mode="classic"/>
          <wire name="I2S_interface_R2:audasic|BITQUEUE[32]" tap_mode="classic"/>
          <wire name="I2S_interface_R2:audasic|BITQUEUE[33]" tap_mode="classic"/>
          <wire name="I2S_interface_R2:audasic|BITQUEUE[34]" tap_mode="classic"/>
          <wire name="I2S_interface_R2:audasic|BITQUEUE[35]" tap_mode="classic"/>
          <wire name="I2S_interface_R2:audasic|BITQUEUE[36]" tap_mode="classic"/>
          <wire name="I2S_interface_R2:audasic|BITQUEUE[37]" tap_mode="classic"/>
          <wire name="I2S_interface_R2:audasic|BITQUEUE[38]" tap_mode="classic"/>
          <wire name="I2S_interface_R2:audasic|BITQUEUE[39]" tap_mode="classic"/>
          <wire name="I2S_interface_R2:audasic|BITQUEUE[3]" tap_mode="classic"/>
          <wire name="I2S_interface_R2:audasic|BITQUEUE[40]" tap_mode="classic"/>
          <wire name="I2S_interface_R2:audasic|BITQUEUE[41]" tap_mode="classic"/>
          <wire name="I2S_interface_R2:audasic|BITQUEUE[42]" tap_mode="classic"/>
          <wire name="I2S_interface_R2:audasic|BITQUEUE[43]" tap_mode="classic"/>
          <wire name="I2S_interface_R2:audasic|BITQUEUE[44]" tap_mode="classic"/>
          <wire name="I2S_interface_R2:audasic|BITQUEUE[45]" tap_mode="classic"/>
          <wire name="I2S_interface_R2:audasic|BITQUEUE[46]" tap_mode="classic"/>
          <wire name="I2S_interface_R2:audasic|BITQUEUE[47]" tap_mode="classic"/>
          <wire name="I2S_interface_R2:audasic|BITQUEUE[4]" tap_mode="classic"/>
          <wire name="I2S_interface_R2:audasic|BITQUEUE[5]" tap_mode="classic"/>
          <wire name="I2S_interface_R2:audasic|BITQUEUE[6]" tap_mode="classic"/>
          <wire name="I2S_interface_R2:audasic|BITQUEUE[7]" tap_mode="classic"/>
          <wire name="I2S_interface_R2:audasic|BITQUEUE[8]" tap_mode="classic"/>
          <wire name="I2S_interface_R2:audasic|BITQUEUE[9]" tap_mode="classic"/>
          <wire name="I2S_interface_R2:audasic|I2S_STATE.left_data" tap_mode="classic"/>
          <wire name="I2S_interface_R2:audasic|I2S_STATE.left_pad" tap_mode="classic"/>
          <wire name="I2S_interface_R2:audasic|I2S_STATE.start_wait" tap_mode="classic"/>
          <wire name="I2S_interface_R2:audasic|I2S_counter[0]" tap_mode="classic"/>
          <wire name="I2S_interface_R2:audasic|I2S_counter[1]" tap_mode="classic"/>
          <wire name="I2S_interface_R2:audasic|I2S_counter[2]" tap_mode="classic"/>
          <wire name="I2S_interface_R2:audasic|I2S_counter[3]" tap_mode="classic"/>
          <wire name="I2S_interface_R2:audasic|I2S_counter[4]" tap_mode="classic"/>
          <wire name="I2S_interface_R2:audasic|I2S_counter[5]" tap_mode="classic"/>
          <wire name="I2S_interface_R2:audasic|RAM_DATA_BUFFER_STATE" tap_mode="classic"/>
          <wire name="sdcard_init:sdtest|ram_init_half" tap_mode="classic"/>
          <wire name="sdram_access_ctl:sdram_bus_arbit|addr_in_2[0]" tap_mode="classic"/>
          <wire name="sdram_access_ctl:sdram_bus_arbit|addr_in_2[10]" tap_mode="classic"/>
          <wire name="sdram_access_ctl:sdram_bus_arbit|addr_in_2[11]" tap_mode="classic"/>
          <wire name="sdram_access_ctl:sdram_bus_arbit|addr_in_2[12]" tap_mode="classic"/>
          <wire name="sdram_access_ctl:sdram_bus_arbit|addr_in_2[13]" tap_mode="classic"/>
          <wire name="sdram_access_ctl:sdram_bus_arbit|addr_in_2[14]" tap_mode="classic"/>
          <wire name="sdram_access_ctl:sdram_bus_arbit|addr_in_2[15]" tap_mode="classic"/>
          <wire name="sdram_access_ctl:sdram_bus_arbit|addr_in_2[16]" tap_mode="classic"/>
          <wire name="sdram_access_ctl:sdram_bus_arbit|addr_in_2[17]" tap_mode="classic"/>
          <wire name="sdram_access_ctl:sdram_bus_arbit|addr_in_2[18]" tap_mode="classic"/>
          <wire name="sdram_access_ctl:sdram_bus_arbit|addr_in_2[19]" tap_mode="classic"/>
          <wire name="sdram_access_ctl:sdram_bus_arbit|addr_in_2[1]" tap_mode="classic"/>
          <wire name="sdram_access_ctl:sdram_bus_arbit|addr_in_2[20]" tap_mode="classic"/>
          <wire name="sdram_access_ctl:sdram_bus_arbit|addr_in_2[21]" tap_mode="classic"/>
          <wire name="sdram_access_ctl:sdram_bus_arbit|addr_in_2[22]" tap_mode="classic"/>
          <wire name="sdram_access_ctl:sdram_bus_arbit|addr_in_2[23]" tap_mode="classic"/>
          <wire name="sdram_access_ctl:sdram_bus_arbit|addr_in_2[24]" tap_mode="classic"/>
          <wire name="sdram_access_ctl:sdram_bus_arbit|addr_in_2[25]" tap_mode="classic"/>
          <wire name="sdram_access_ctl:sdram_bus_arbit|addr_in_2[2]" tap_mode="classic"/>
          <wire name="sdram_access_ctl:sdram_bus_arbit|addr_in_2[3]" tap_mode="classic"/>
          <wire name="sdram_access_ctl:sdram_bus_arbit|addr_in_2[4]" tap_mode="classic"/>
          <wire name="sdram_access_ctl:sdram_bus_arbit|addr_in_2[5]" tap_mode="classic"/>
          <wire name="sdram_access_ctl:sdram_bus_arbit|addr_in_2[6]" tap_mode="classic"/>
          <wire name="sdram_access_ctl:sdram_bus_arbit|addr_in_2[7]" tap_mode="classic"/>
          <wire name="sdram_access_ctl:sdram_bus_arbit|addr_in_2[8]" tap_mode="classic"/>
          <wire name="sdram_access_ctl:sdram_bus_arbit|addr_in_2[9]" tap_mode="classic"/>
          <wire name="sdram_access_ctl:sdram_bus_arbit|addr_out_toavl[0]" tap_mode="classic"/>
          <wire name="sdram_access_ctl:sdram_bus_arbit|addr_out_toavl[10]" tap_mode="classic"/>
          <wire name="sdram_access_ctl:sdram_bus_arbit|addr_out_toavl[11]" tap_mode="classic"/>
          <wire name="sdram_access_ctl:sdram_bus_arbit|addr_out_toavl[12]" tap_mode="classic"/>
          <wire name="sdram_access_ctl:sdram_bus_arbit|addr_out_toavl[13]" tap_mode="classic"/>
          <wire name="sdram_access_ctl:sdram_bus_arbit|addr_out_toavl[14]" tap_mode="classic"/>
          <wire name="sdram_access_ctl:sdram_bus_arbit|addr_out_toavl[15]" tap_mode="classic"/>
          <wire name="sdram_access_ctl:sdram_bus_arbit|addr_out_toavl[16]" tap_mode="classic"/>
          <wire name="sdram_access_ctl:sdram_bus_arbit|addr_out_toavl[17]" tap_mode="classic"/>
          <wire name="sdram_access_ctl:sdram_bus_arbit|addr_out_toavl[18]" tap_mode="classic"/>
          <wire name="sdram_access_ctl:sdram_bus_arbit|addr_out_toavl[19]" tap_mode="classic"/>
          <wire name="sdram_access_ctl:sdram_bus_arbit|addr_out_toavl[1]" tap_mode="classic"/>
          <wire name="sdram_access_ctl:sdram_bus_arbit|addr_out_toavl[20]" tap_mode="classic"/>
          <wire name="sdram_access_ctl:sdram_bus_arbit|addr_out_toavl[21]" tap_mode="classic"/>
          <wire name="sdram_access_ctl:sdram_bus_arbit|addr_out_toavl[22]" tap_mode="classic"/>
          <wire name="sdram_access_ctl:sdram_bus_arbit|addr_out_toavl[23]" tap_mode="classic"/>
          <wire name="sdram_access_ctl:sdram_bus_arbit|addr_out_toavl[24]" tap_mode="classic"/>
          <wire name="sdram_access_ctl:sdram_bus_arbit|addr_out_toavl[25]" tap_mode="classic"/>
          <wire name="sdram_access_ctl:sdram_bus_arbit|addr_out_toavl[2]" tap_mode="classic"/>
          <wire name="sdram_access_ctl:sdram_bus_arbit|addr_out_toavl[3]" tap_mode="classic"/>
          <wire name="sdram_access_ctl:sdram_bus_arbit|addr_out_toavl[4]" tap_mode="classic"/>
          <wire name="sdram_access_ctl:sdram_bus_arbit|addr_out_toavl[5]" tap_mode="classic"/>
          <wire name="sdram_access_ctl:sdram_bus_arbit|addr_out_toavl[6]" tap_mode="classic"/>
          <wire name="sdram_access_ctl:sdram_bus_arbit|addr_out_toavl[7]" tap_mode="classic"/>
          <wire name="sdram_access_ctl:sdram_bus_arbit|addr_out_toavl[8]" tap_mode="classic"/>
          <wire name="sdram_access_ctl:sdram_bus_arbit|addr_out_toavl[9]" tap_mode="classic"/>
          <wire name="sdram_access_ctl:sdram_bus_arbit|sd_write_resume" tap_mode="classic"/>
          <wire name="sdram_access_ctl_contload:sdram_bus_arbit|ack_out_2" tap_mode="classic"/>
          <wire name="sdram_access_ctl_contload:sdram_bus_arbit|ack_out_write_o" tap_mode="classic"/>
          <wire name="sdram_access_ctl_contload:sdram_bus_arbit|ctl_state.read_2" tap_mode="classic"/>
          <wire name="sdram_access_ctl_contload:sdram_bus_arbit|read_in_2" tap_mode="classic"/>
          <wire name="sdram_access_ctl_contload:sdram_bus_arbit|read_out_toavl" tap_mode="classic"/>
          <wire name="sdram_access_ctl_contload:sdram_bus_arbit|write_in" tap_mode="classic"/>
          <wire name="sdram_access_ctl_contload:sdram_bus_arbit|write_out_toavl" tap_mode="classic"/>
          <wire name="sdcard_init:sdtest|ram_addr_r[0]" tap_mode="probeonly"/>
          <wire name="sdcard_init:sdtest|ram_addr_r[10]" tap_mode="probeonly"/>
          <wire name="sdcard_init:sdtest|ram_addr_r[11]" tap_mode="probeonly"/>
          <wire name="sdcard_init:sdtest|ram_addr_r[12]" tap_mode="probeonly"/>
          <wire name="sdcard_init:sdtest|ram_addr_r[13]" tap_mode="probeonly"/>
          <wire name="sdcard_init:sdtest|ram_addr_r[14]" tap_mode="probeonly"/>
          <wire name="sdcard_init:sdtest|ram_addr_r[15]" tap_mode="probeonly"/>
          <wire name="sdcard_init:sdtest|ram_addr_r[16]" tap_mode="probeonly"/>
          <wire name="sdcard_init:sdtest|ram_addr_r[17]" tap_mode="probeonly"/>
          <wire name="sdcard_init:sdtest|ram_addr_r[18]" tap_mode="probeonly"/>
          <wire name="sdcard_init:sdtest|ram_addr_r[19]" tap_mode="probeonly"/>
          <wire name="sdcard_init:sdtest|ram_addr_r[1]" tap_mode="probeonly"/>
          <wire name="sdcard_init:sdtest|ram_addr_r[20]" tap_mode="probeonly"/>
          <wire name="sdcard_init:sdtest|ram_addr_r[21]" tap_mode="probeonly"/>
          <wire name="sdcard_init:sdtest|ram_addr_r[22]" tap_mode="probeonly"/>
          <wire name="sdcard_init:sdtest|ram_addr_r[23]" tap_mode="probeonly"/>
          <wire name="sdcard_init:sdtest|ram_addr_r[24]" tap_mode="probeonly"/>
          <wire name="sdcard_init:sdtest|ram_addr_r[25]" tap_mode="probeonly"/>
          <wire name="sdcard_init:sdtest|ram_addr_r[26]" tap_mode="probeonly"/>
          <wire name="sdcard_init:sdtest|ram_addr_r[27]" tap_mode="probeonly"/>
          <wire name="sdcard_init:sdtest|ram_addr_r[28]" tap_mode="probeonly"/>
          <wire name="sdcard_init:sdtest|ram_addr_r[29]" tap_mode="probeonly"/>
          <wire name="sdcard_init:sdtest|ram_addr_r[2]" tap_mode="probeonly"/>
          <wire name="sdcard_init:sdtest|ram_addr_r[30]" tap_mode="probeonly"/>
          <wire name="sdcard_init:sdtest|ram_addr_r[31]" tap_mode="probeonly"/>
          <wire name="sdcard_init:sdtest|ram_addr_r[32]" tap_mode="probeonly"/>
          <wire name="sdcard_init:sdtest|ram_addr_r[33]" tap_mode="probeonly"/>
          <wire name="sdcard_init:sdtest|ram_addr_r[34]" tap_mode="probeonly"/>
          <wire name="sdcard_init:sdtest|ram_addr_r[35]" tap_mode="probeonly"/>
          <wire name="sdcard_init:sdtest|ram_addr_r[36]" tap_mode="probeonly"/>
          <wire name="sdcard_init:sdtest|ram_addr_r[3]" tap_mode="probeonly"/>
          <wire name="sdcard_init:sdtest|ram_addr_r[4]" tap_mode="probeonly"/>
          <wire name="sdcard_init:sdtest|ram_addr_r[5]" tap_mode="probeonly"/>
          <wire name="sdcard_init:sdtest|ram_addr_r[6]" tap_mode="probeonly"/>
          <wire name="sdcard_init:sdtest|ram_addr_r[7]" tap_mode="probeonly"/>
          <wire name="sdcard_init:sdtest|ram_addr_r[8]" tap_mode="probeonly"/>
          <wire name="sdcard_init:sdtest|ram_addr_r[9]" tap_mode="probeonly"/>
          <wire name="sdcard_init:sdtest|state_r.DONE" tap_mode="probeonly"/>
          <wire name="sdcard_init:sdtest|state_r.ERROR" tap_mode="probeonly"/>
          <wire name="sdcard_init:sdtest|state_r.READBLOCK" tap_mode="probeonly"/>
          <wire name="sdcard_init:sdtest|state_r.READH_0" tap_mode="probeonly"/>
          <wire name="sdcard_init:sdtest|state_r.READH_1" tap_mode="probeonly"/>
          <wire name="sdcard_init:sdtest|state_r.READL_0" tap_mode="probeonly"/>
          <wire name="sdcard_init:sdtest|state_r.READL_1" tap_mode="probeonly"/>
          <wire name="sdcard_init:sdtest|state_r.RESET" tap_mode="probeonly"/>
          <wire name="sdcard_init:sdtest|state_r.WRITE" tap_mode="probeonly"/>
          <wire name="sdram_access_ctl_contload:sdram_bus_arbit|ctl_state.first_load" tap_mode="probeonly"/>
          <wire name="sdram_access_ctl_contload:sdram_bus_arbit|ctl_state.interleave_deassert" tap_mode="probeonly"/>
          <wire name="sdram_access_ctl_contload:sdram_bus_arbit|ctl_state.write_interleave" tap_mode="probeonly"/>
        </data_input_vec>
        <storage_qualifier_input_vec>
          <wire name="I2S_interface:audasic|ADDR_PRGM[0]" tap_mode="classic"/>
          <wire name="I2S_interface:audasic|ADDR_PRGM[10]" tap_mode="classic"/>
          <wire name="I2S_interface:audasic|ADDR_PRGM[11]" tap_mode="classic"/>
          <wire name="I2S_interface:audasic|ADDR_PRGM[12]" tap_mode="classic"/>
          <wire name="I2S_interface:audasic|ADDR_PRGM[13]" tap_mode="classic"/>
          <wire name="I2S_interface:audasic|ADDR_PRGM[14]" tap_mode="classic"/>
          <wire name="I2S_interface:audasic|ADDR_PRGM[15]" tap_mode="classic"/>
          <wire name="I2S_interface:audasic|ADDR_PRGM[16]" tap_mode="classic"/>
          <wire name="I2S_interface:audasic|ADDR_PRGM[17]" tap_mode="classic"/>
          <wire name="I2S_interface:audasic|ADDR_PRGM[18]" tap_mode="classic"/>
          <wire name="I2S_interface:audasic|ADDR_PRGM[19]" tap_mode="classic"/>
          <wire name="I2S_interface:audasic|ADDR_PRGM[1]" tap_mode="classic"/>
          <wire name="I2S_interface:audasic|ADDR_PRGM[20]" tap_mode="classic"/>
          <wire name="I2S_interface:audasic|ADDR_PRGM[21]" tap_mode="classic"/>
          <wire name="I2S_interface:audasic|ADDR_PRGM[22]" tap_mode="classic"/>
          <wire name="I2S_interface:audasic|ADDR_PRGM[23]" tap_mode="classic"/>
          <wire name="I2S_interface:audasic|ADDR_PRGM[24]" tap_mode="classic"/>
          <wire name="I2S_interface:audasic|ADDR_PRGM[2]" tap_mode="classic"/>
          <wire name="I2S_interface:audasic|ADDR_PRGM[3]" tap_mode="classic"/>
          <wire name="I2S_interface:audasic|ADDR_PRGM[4]" tap_mode="classic"/>
          <wire name="I2S_interface:audasic|ADDR_PRGM[5]" tap_mode="classic"/>
          <wire name="I2S_interface:audasic|ADDR_PRGM[6]" tap_mode="classic"/>
          <wire name="I2S_interface:audasic|ADDR_PRGM[7]" tap_mode="classic"/>
          <wire name="I2S_interface:audasic|ADDR_PRGM[8]" tap_mode="classic"/>
          <wire name="I2S_interface:audasic|ADDR_PRGM[9]" tap_mode="classic"/>
          <wire name="I2S_interface:audasic|I2S_DIN" tap_mode="classic"/>
          <wire name="I2S_interface:audasic|I2S_LRCLK" tap_mode="classic"/>
          <wire name="I2S_interface:audasic|I2S_SCLK" tap_mode="classic"/>
          <wire name="I2S_interface:audasic|I2S_enable" tap_mode="classic"/>
          <wire name="I2S_interface:audasic|RDdata_PRGM[0]" tap_mode="classic"/>
          <wire name="I2S_interface:audasic|RDdata_PRGM[10]" tap_mode="classic"/>
          <wire name="I2S_interface:audasic|RDdata_PRGM[11]" tap_mode="classic"/>
          <wire name="I2S_interface:audasic|RDdata_PRGM[12]" tap_mode="classic"/>
          <wire name="I2S_interface:audasic|RDdata_PRGM[13]" tap_mode="classic"/>
          <wire name="I2S_interface:audasic|RDdata_PRGM[14]" tap_mode="classic"/>
          <wire name="I2S_interface:audasic|RDdata_PRGM[15]" tap_mode="classic"/>
          <wire name="I2S_interface:audasic|RDdata_PRGM[1]" tap_mode="classic"/>
          <wire name="I2S_interface:audasic|RDdata_PRGM[2]" tap_mode="classic"/>
          <wire name="I2S_interface:audasic|RDdata_PRGM[3]" tap_mode="classic"/>
          <wire name="I2S_interface:audasic|RDdata_PRGM[4]" tap_mode="classic"/>
          <wire name="I2S_interface:audasic|RDdata_PRGM[5]" tap_mode="classic"/>
          <wire name="I2S_interface:audasic|RDdata_PRGM[6]" tap_mode="classic"/>
          <wire name="I2S_interface:audasic|RDdata_PRGM[7]" tap_mode="classic"/>
          <wire name="I2S_interface:audasic|RDdata_PRGM[8]" tap_mode="classic"/>
          <wire name="I2S_interface:audasic|RDdata_PRGM[9]" tap_mode="classic"/>
          <wire name="I2S_interface_R2:audasic|BITQUEUE[0]" tap_mode="classic"/>
          <wire name="I2S_interface_R2:audasic|BITQUEUE[10]" tap_mode="classic"/>
          <wire name="I2S_interface_R2:audasic|BITQUEUE[11]" tap_mode="classic"/>
          <wire name="I2S_interface_R2:audasic|BITQUEUE[12]" tap_mode="classic"/>
          <wire name="I2S_interface_R2:audasic|BITQUEUE[13]" tap_mode="classic"/>
          <wire name="I2S_interface_R2:audasic|BITQUEUE[14]" tap_mode="classic"/>
          <wire name="I2S_interface_R2:audasic|BITQUEUE[15]" tap_mode="classic"/>
          <wire name="I2S_interface_R2:audasic|BITQUEUE[16]" tap_mode="classic"/>
          <wire name="I2S_interface_R2:audasic|BITQUEUE[17]" tap_mode="classic"/>
          <wire name="I2S_interface_R2:audasic|BITQUEUE[18]" tap_mode="classic"/>
          <wire name="I2S_interface_R2:audasic|BITQUEUE[19]" tap_mode="classic"/>
          <wire name="I2S_interface_R2:audasic|BITQUEUE[1]" tap_mode="classic"/>
          <wire name="I2S_interface_R2:audasic|BITQUEUE[20]" tap_mode="classic"/>
          <wire name="I2S_interface_R2:audasic|BITQUEUE[21]" tap_mode="classic"/>
          <wire name="I2S_interface_R2:audasic|BITQUEUE[22]" tap_mode="classic"/>
          <wire name="I2S_interface_R2:audasic|BITQUEUE[23]" tap_mode="classic"/>
          <wire name="I2S_interface_R2:audasic|BITQUEUE[24]" tap_mode="classic"/>
          <wire name="I2S_interface_R2:audasic|BITQUEUE[25]" tap_mode="classic"/>
          <wire name="I2S_interface_R2:audasic|BITQUEUE[26]" tap_mode="classic"/>
          <wire name="I2S_interface_R2:audasic|BITQUEUE[27]" tap_mode="classic"/>
          <wire name="I2S_interface_R2:audasic|BITQUEUE[28]" tap_mode="classic"/>
          <wire name="I2S_interface_R2:audasic|BITQUEUE[29]" tap_mode="classic"/>
          <wire name="I2S_interface_R2:audasic|BITQUEUE[2]" tap_mode="classic"/>
          <wire name="I2S_interface_R2:audasic|BITQUEUE[30]" tap_mode="classic"/>
          <wire name="I2S_interface_R2:audasic|BITQUEUE[31]" tap_mode="classic"/>
          <wire name="I2S_interface_R2:audasic|BITQUEUE[32]" tap_mode="classic"/>
          <wire name="I2S_interface_R2:audasic|BITQUEUE[33]" tap_mode="classic"/>
          <wire name="I2S_interface_R2:audasic|BITQUEUE[34]" tap_mode="classic"/>
          <wire name="I2S_interface_R2:audasic|BITQUEUE[35]" tap_mode="classic"/>
          <wire name="I2S_interface_R2:audasic|BITQUEUE[36]" tap_mode="classic"/>
          <wire name="I2S_interface_R2:audasic|BITQUEUE[37]" tap_mode="classic"/>
          <wire name="I2S_interface_R2:audasic|BITQUEUE[38]" tap_mode="classic"/>
          <wire name="I2S_interface_R2:audasic|BITQUEUE[39]" tap_mode="classic"/>
          <wire name="I2S_interface_R2:audasic|BITQUEUE[3]" tap_mode="classic"/>
          <wire name="I2S_interface_R2:audasic|BITQUEUE[40]" tap_mode="classic"/>
          <wire name="I2S_interface_R2:audasic|BITQUEUE[41]" tap_mode="classic"/>
          <wire name="I2S_interface_R2:audasic|BITQUEUE[42]" tap_mode="classic"/>
          <wire name="I2S_interface_R2:audasic|BITQUEUE[43]" tap_mode="classic"/>
          <wire name="I2S_interface_R2:audasic|BITQUEUE[44]" tap_mode="classic"/>
          <wire name="I2S_interface_R2:audasic|BITQUEUE[45]" tap_mode="classic"/>
          <wire name="I2S_interface_R2:audasic|BITQUEUE[46]" tap_mode="classic"/>
          <wire name="I2S_interface_R2:audasic|BITQUEUE[47]" tap_mode="classic"/>
          <wire name="I2S_interface_R2:audasic|BITQUEUE[4]" tap_mode="classic"/>
          <wire name="I2S_interface_R2:audasic|BITQUEUE[5]" tap_mode="classic"/>
          <wire name="I2S_interface_R2:audasic|BITQUEUE[6]" tap_mode="classic"/>
          <wire name="I2S_interface_R2:audasic|BITQUEUE[7]" tap_mode="classic"/>
          <wire name="I2S_interface_R2:audasic|BITQUEUE[8]" tap_mode="classic"/>
          <wire name="I2S_interface_R2:audasic|BITQUEUE[9]" tap_mode="classic"/>
          <wire name="I2S_interface_R2:audasic|I2S_STATE.left_data" tap_mode="classic"/>
          <wire name="I2S_interface_R2:audasic|I2S_STATE.left_pad" tap_mode="classic"/>
          <wire name="I2S_interface_R2:audasic|I2S_STATE.start_wait" tap_mode="classic"/>
          <wire name="I2S_interface_R2:audasic|I2S_counter[0]" tap_mode="classic"/>
          <wire name="I2S_interface_R2:audasic|I2S_counter[1]" tap_mode="classic"/>
          <wire name="I2S_interface_R2:audasic|I2S_counter[2]" tap_mode="classic"/>
          <wire name="I2S_interface_R2:audasic|I2S_counter[3]" tap_mode="classic"/>
          <wire name="I2S_interface_R2:audasic|I2S_counter[4]" tap_mode="classic"/>
          <wire name="I2S_interface_R2:audasic|I2S_counter[5]" tap_mode="classic"/>
          <wire name="I2S_interface_R2:audasic|RAM_DATA_BUFFER_STATE" tap_mode="classic"/>
          <wire name="sdcard_init:sdtest|ram_init_half" tap_mode="classic"/>
          <wire name="sdram_access_ctl:sdram_bus_arbit|addr_in_2[0]" tap_mode="classic"/>
          <wire name="sdram_access_ctl:sdram_bus_arbit|addr_in_2[10]" tap_mode="classic"/>
          <wire name="sdram_access_ctl:sdram_bus_arbit|addr_in_2[11]" tap_mode="classic"/>
          <wire name="sdram_access_ctl:sdram_bus_arbit|addr_in_2[12]" tap_mode="classic"/>
          <wire name="sdram_access_ctl:sdram_bus_arbit|addr_in_2[13]" tap_mode="classic"/>
          <wire name="sdram_access_ctl:sdram_bus_arbit|addr_in_2[14]" tap_mode="classic"/>
          <wire name="sdram_access_ctl:sdram_bus_arbit|addr_in_2[15]" tap_mode="classic"/>
          <wire name="sdram_access_ctl:sdram_bus_arbit|addr_in_2[16]" tap_mode="classic"/>
          <wire name="sdram_access_ctl:sdram_bus_arbit|addr_in_2[17]" tap_mode="classic"/>
          <wire name="sdram_access_ctl:sdram_bus_arbit|addr_in_2[18]" tap_mode="classic"/>
          <wire name="sdram_access_ctl:sdram_bus_arbit|addr_in_2[19]" tap_mode="classic"/>
          <wire name="sdram_access_ctl:sdram_bus_arbit|addr_in_2[1]" tap_mode="classic"/>
          <wire name="sdram_access_ctl:sdram_bus_arbit|addr_in_2[20]" tap_mode="classic"/>
          <wire name="sdram_access_ctl:sdram_bus_arbit|addr_in_2[21]" tap_mode="classic"/>
          <wire name="sdram_access_ctl:sdram_bus_arbit|addr_in_2[22]" tap_mode="classic"/>
          <wire name="sdram_access_ctl:sdram_bus_arbit|addr_in_2[23]" tap_mode="classic"/>
          <wire name="sdram_access_ctl:sdram_bus_arbit|addr_in_2[24]" tap_mode="classic"/>
          <wire name="sdram_access_ctl:sdram_bus_arbit|addr_in_2[25]" tap_mode="classic"/>
          <wire name="sdram_access_ctl:sdram_bus_arbit|addr_in_2[2]" tap_mode="classic"/>
          <wire name="sdram_access_ctl:sdram_bus_arbit|addr_in_2[3]" tap_mode="classic"/>
          <wire name="sdram_access_ctl:sdram_bus_arbit|addr_in_2[4]" tap_mode="classic"/>
          <wire name="sdram_access_ctl:sdram_bus_arbit|addr_in_2[5]" tap_mode="classic"/>
          <wire name="sdram_access_ctl:sdram_bus_arbit|addr_in_2[6]" tap_mode="classic"/>
          <wire name="sdram_access_ctl:sdram_bus_arbit|addr_in_2[7]" tap_mode="classic"/>
          <wire name="sdram_access_ctl:sdram_bus_arbit|addr_in_2[8]" tap_mode="classic"/>
          <wire name="sdram_access_ctl:sdram_bus_arbit|addr_in_2[9]" tap_mode="classic"/>
          <wire name="sdram_access_ctl:sdram_bus_arbit|addr_out_toavl[0]" tap_mode="classic"/>
          <wire name="sdram_access_ctl:sdram_bus_arbit|addr_out_toavl[10]" tap_mode="classic"/>
          <wire name="sdram_access_ctl:sdram_bus_arbit|addr_out_toavl[11]" tap_mode="classic"/>
          <wire name="sdram_access_ctl:sdram_bus_arbit|addr_out_toavl[12]" tap_mode="classic"/>
          <wire name="sdram_access_ctl:sdram_bus_arbit|addr_out_toavl[13]" tap_mode="classic"/>
          <wire name="sdram_access_ctl:sdram_bus_arbit|addr_out_toavl[14]" tap_mode="classic"/>
          <wire name="sdram_access_ctl:sdram_bus_arbit|addr_out_toavl[15]" tap_mode="classic"/>
          <wire name="sdram_access_ctl:sdram_bus_arbit|addr_out_toavl[16]" tap_mode="classic"/>
          <wire name="sdram_access_ctl:sdram_bus_arbit|addr_out_toavl[17]" tap_mode="classic"/>
          <wire name="sdram_access_ctl:sdram_bus_arbit|addr_out_toavl[18]" tap_mode="classic"/>
          <wire name="sdram_access_ctl:sdram_bus_arbit|addr_out_toavl[19]" tap_mode="classic"/>
          <wire name="sdram_access_ctl:sdram_bus_arbit|addr_out_toavl[1]" tap_mode="classic"/>
          <wire name="sdram_access_ctl:sdram_bus_arbit|addr_out_toavl[20]" tap_mode="classic"/>
          <wire name="sdram_access_ctl:sdram_bus_arbit|addr_out_toavl[21]" tap_mode="classic"/>
          <wire name="sdram_access_ctl:sdram_bus_arbit|addr_out_toavl[22]" tap_mode="classic"/>
          <wire name="sdram_access_ctl:sdram_bus_arbit|addr_out_toavl[23]" tap_mode="classic"/>
          <wire name="sdram_access_ctl:sdram_bus_arbit|addr_out_toavl[24]" tap_mode="classic"/>
          <wire name="sdram_access_ctl:sdram_bus_arbit|addr_out_toavl[25]" tap_mode="classic"/>
          <wire name="sdram_access_ctl:sdram_bus_arbit|addr_out_toavl[2]" tap_mode="classic"/>
          <wire name="sdram_access_ctl:sdram_bus_arbit|addr_out_toavl[3]" tap_mode="classic"/>
          <wire name="sdram_access_ctl:sdram_bus_arbit|addr_out_toavl[4]" tap_mode="classic"/>
          <wire name="sdram_access_ctl:sdram_bus_arbit|addr_out_toavl[5]" tap_mode="classic"/>
          <wire name="sdram_access_ctl:sdram_bus_arbit|addr_out_toavl[6]" tap_mode="classic"/>
          <wire name="sdram_access_ctl:sdram_bus_arbit|addr_out_toavl[7]" tap_mode="classic"/>
          <wire name="sdram_access_ctl:sdram_bus_arbit|addr_out_toavl[8]" tap_mode="classic"/>
          <wire name="sdram_access_ctl:sdram_bus_arbit|addr_out_toavl[9]" tap_mode="classic"/>
          <wire name="sdram_access_ctl:sdram_bus_arbit|sd_write_resume" tap_mode="classic"/>
          <wire name="sdram_access_ctl_contload:sdram_bus_arbit|ack_out_2" tap_mode="classic"/>
          <wire name="sdram_access_ctl_contload:sdram_bus_arbit|ack_out_write_o" tap_mode="classic"/>
          <wire name="sdram_access_ctl_contload:sdram_bus_arbit|ctl_state.read_2" tap_mode="classic"/>
          <wire name="sdram_access_ctl_contload:sdram_bus_arbit|read_in_2" tap_mode="classic"/>
          <wire name="sdram_access_ctl_contload:sdram_bus_arbit|read_out_toavl" tap_mode="classic"/>
          <wire name="sdram_access_ctl_contload:sdram_bus_arbit|write_in" tap_mode="classic"/>
          <wire name="sdram_access_ctl_contload:sdram_bus_arbit|write_out_toavl" tap_mode="classic"/>
          <wire name="sdcard_init:sdtest|ram_addr_r[0]" tap_mode="probeonly"/>
          <wire name="sdcard_init:sdtest|ram_addr_r[10]" tap_mode="probeonly"/>
          <wire name="sdcard_init:sdtest|ram_addr_r[11]" tap_mode="probeonly"/>
          <wire name="sdcard_init:sdtest|ram_addr_r[12]" tap_mode="probeonly"/>
          <wire name="sdcard_init:sdtest|ram_addr_r[13]" tap_mode="probeonly"/>
          <wire name="sdcard_init:sdtest|ram_addr_r[14]" tap_mode="probeonly"/>
          <wire name="sdcard_init:sdtest|ram_addr_r[15]" tap_mode="probeonly"/>
          <wire name="sdcard_init:sdtest|ram_addr_r[16]" tap_mode="probeonly"/>
          <wire name="sdcard_init:sdtest|ram_addr_r[17]" tap_mode="probeonly"/>
          <wire name="sdcard_init:sdtest|ram_addr_r[18]" tap_mode="probeonly"/>
          <wire name="sdcard_init:sdtest|ram_addr_r[19]" tap_mode="probeonly"/>
          <wire name="sdcard_init:sdtest|ram_addr_r[1]" tap_mode="probeonly"/>
          <wire name="sdcard_init:sdtest|ram_addr_r[20]" tap_mode="probeonly"/>
          <wire name="sdcard_init:sdtest|ram_addr_r[21]" tap_mode="probeonly"/>
          <wire name="sdcard_init:sdtest|ram_addr_r[22]" tap_mode="probeonly"/>
          <wire name="sdcard_init:sdtest|ram_addr_r[23]" tap_mode="probeonly"/>
          <wire name="sdcard_init:sdtest|ram_addr_r[24]" tap_mode="probeonly"/>
          <wire name="sdcard_init:sdtest|ram_addr_r[25]" tap_mode="probeonly"/>
          <wire name="sdcard_init:sdtest|ram_addr_r[26]" tap_mode="probeonly"/>
          <wire name="sdcard_init:sdtest|ram_addr_r[27]" tap_mode="probeonly"/>
          <wire name="sdcard_init:sdtest|ram_addr_r[28]" tap_mode="probeonly"/>
          <wire name="sdcard_init:sdtest|ram_addr_r[29]" tap_mode="probeonly"/>
          <wire name="sdcard_init:sdtest|ram_addr_r[2]" tap_mode="probeonly"/>
          <wire name="sdcard_init:sdtest|ram_addr_r[30]" tap_mode="probeonly"/>
          <wire name="sdcard_init:sdtest|ram_addr_r[31]" tap_mode="probeonly"/>
          <wire name="sdcard_init:sdtest|ram_addr_r[32]" tap_mode="probeonly"/>
          <wire name="sdcard_init:sdtest|ram_addr_r[33]" tap_mode="probeonly"/>
          <wire name="sdcard_init:sdtest|ram_addr_r[34]" tap_mode="probeonly"/>
          <wire name="sdcard_init:sdtest|ram_addr_r[35]" tap_mode="probeonly"/>
          <wire name="sdcard_init:sdtest|ram_addr_r[36]" tap_mode="probeonly"/>
          <wire name="sdcard_init:sdtest|ram_addr_r[3]" tap_mode="probeonly"/>
          <wire name="sdcard_init:sdtest|ram_addr_r[4]" tap_mode="probeonly"/>
          <wire name="sdcard_init:sdtest|ram_addr_r[5]" tap_mode="probeonly"/>
          <wire name="sdcard_init:sdtest|ram_addr_r[6]" tap_mode="probeonly"/>
          <wire name="sdcard_init:sdtest|ram_addr_r[7]" tap_mode="probeonly"/>
          <wire name="sdcard_init:sdtest|ram_addr_r[8]" tap_mode="probeonly"/>
          <wire name="sdcard_init:sdtest|ram_addr_r[9]" tap_mode="probeonly"/>
          <wire name="sdcard_init:sdtest|state_r.DONE" tap_mode="probeonly"/>
          <wire name="sdcard_init:sdtest|state_r.ERROR" tap_mode="probeonly"/>
          <wire name="sdcard_init:sdtest|state_r.READBLOCK" tap_mode="probeonly"/>
          <wire name="sdcard_init:sdtest|state_r.READH_0" tap_mode="probeonly"/>
          <wire name="sdcard_init:sdtest|state_r.READH_1" tap_mode="probeonly"/>
          <wire name="sdcard_init:sdtest|state_r.READL_0" tap_mode="probeonly"/>
          <wire name="sdcard_init:sdtest|state_r.READL_1" tap_mode="probeonly"/>
          <wire name="sdcard_init:sdtest|state_r.RESET" tap_mode="probeonly"/>
          <wire name="sdcard_init:sdtest|state_r.WRITE" tap_mode="probeonly"/>
          <wire name="sdram_access_ctl_contload:sdram_bus_arbit|ctl_state.first_load" tap_mode="probeonly"/>
          <wire name="sdram_access_ctl_contload:sdram_bus_arbit|ctl_state.interleave_deassert" tap_mode="probeonly"/>
          <wire name="sdram_access_ctl_contload:sdram_bus_arbit|ctl_state.write_interleave" tap_mode="probeonly"/>
        </storage_qualifier_input_vec>
      </signal_vec>
      <presentation>
        <unified_setup_data_view>
          <node data_index="28" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="high" name="I2S_interface:audasic|I2S_enable" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="28" tap_mode="classic" trigger_index="28" type="unknown"/>
          <node data_index="27" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2S_interface:audasic|I2S_SCLK" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="27" tap_mode="classic" trigger_index="27" type="unknown"/>
          <node data_index="26" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2S_interface:audasic|I2S_LRCLK" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="26" tap_mode="classic" trigger_index="26" type="unknown"/>
          <node is_selected="false" level-0="alt_or" name="I2S_interface:audasic|ADDR_PRGM[24..0]" order="msb_to_lsb" storage-0="alt_or" storage-1="alt_or" storage-2="alt_or" type="combinatorial">
            <node data_index="16" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2S_interface:audasic|ADDR_PRGM[24]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="16" tap_mode="classic" trigger_index="16" type="unknown"/>
            <node data_index="15" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2S_interface:audasic|ADDR_PRGM[23]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="15" tap_mode="classic" trigger_index="15" type="unknown"/>
            <node data_index="14" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2S_interface:audasic|ADDR_PRGM[22]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="14" tap_mode="classic" trigger_index="14" type="unknown"/>
            <node data_index="13" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2S_interface:audasic|ADDR_PRGM[21]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="13" tap_mode="classic" trigger_index="13" type="unknown"/>
            <node data_index="12" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2S_interface:audasic|ADDR_PRGM[20]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="12" tap_mode="classic" trigger_index="12" type="unknown"/>
            <node data_index="10" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2S_interface:audasic|ADDR_PRGM[19]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="10" tap_mode="classic" trigger_index="10" type="unknown"/>
            <node data_index="9" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2S_interface:audasic|ADDR_PRGM[18]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="9" tap_mode="classic" trigger_index="9" type="unknown"/>
            <node data_index="8" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2S_interface:audasic|ADDR_PRGM[17]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="8" tap_mode="classic" trigger_index="8" type="unknown"/>
            <node data_index="7" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2S_interface:audasic|ADDR_PRGM[16]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="7" tap_mode="classic" trigger_index="7" type="unknown"/>
            <node data_index="6" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2S_interface:audasic|ADDR_PRGM[15]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="6" tap_mode="classic" trigger_index="6" type="unknown"/>
            <node data_index="5" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2S_interface:audasic|ADDR_PRGM[14]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="5" tap_mode="classic" trigger_index="5" type="unknown"/>
            <node data_index="4" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2S_interface:audasic|ADDR_PRGM[13]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="4" tap_mode="classic" trigger_index="4" type="unknown"/>
            <node data_index="3" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2S_interface:audasic|ADDR_PRGM[12]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="3" tap_mode="classic" trigger_index="3" type="unknown"/>
            <node data_index="2" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2S_interface:audasic|ADDR_PRGM[11]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="2" tap_mode="classic" trigger_index="2" type="unknown"/>
            <node data_index="1" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2S_interface:audasic|ADDR_PRGM[10]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="1" tap_mode="classic" trigger_index="1" type="unknown"/>
            <node data_index="24" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2S_interface:audasic|ADDR_PRGM[9]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="24" tap_mode="classic" trigger_index="24" type="unknown"/>
            <node data_index="23" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2S_interface:audasic|ADDR_PRGM[8]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="23" tap_mode="classic" trigger_index="23" type="unknown"/>
            <node data_index="22" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2S_interface:audasic|ADDR_PRGM[7]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="22" tap_mode="classic" trigger_index="22" type="unknown"/>
            <node data_index="21" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2S_interface:audasic|ADDR_PRGM[6]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="21" tap_mode="classic" trigger_index="21" type="unknown"/>
            <node data_index="20" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2S_interface:audasic|ADDR_PRGM[5]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="20" tap_mode="classic" trigger_index="20" type="unknown"/>
            <node data_index="19" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2S_interface:audasic|ADDR_PRGM[4]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="19" tap_mode="classic" trigger_index="19" type="unknown"/>
            <node data_index="18" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2S_interface:audasic|ADDR_PRGM[3]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="18" tap_mode="classic" trigger_index="18" type="unknown"/>
            <node data_index="17" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2S_interface:audasic|ADDR_PRGM[2]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="17" tap_mode="classic" trigger_index="17" type="unknown"/>
            <node data_index="11" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2S_interface:audasic|ADDR_PRGM[1]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="11" tap_mode="classic" trigger_index="11" type="unknown"/>
            <node data_index="0" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2S_interface:audasic|ADDR_PRGM[0]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="0" tap_mode="classic" trigger_index="0" type="unknown"/>
          </node>
          <node is_selected="false" level-0="alt_or" name="I2S_interface:audasic|RDdata_PRGM[15..0]" order="msb_to_lsb" state="collapse" storage-0="alt_or" storage-1="alt_or" storage-2="alt_or" type="combinatorial">
            <node data_index="35" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2S_interface:audasic|RDdata_PRGM[15]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="35" tap_mode="classic" trigger_index="35" type="unknown"/>
            <node data_index="34" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2S_interface:audasic|RDdata_PRGM[14]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="34" tap_mode="classic" trigger_index="34" type="unknown"/>
            <node data_index="33" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2S_interface:audasic|RDdata_PRGM[13]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="33" tap_mode="classic" trigger_index="33" type="unknown"/>
            <node data_index="32" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2S_interface:audasic|RDdata_PRGM[12]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="32" tap_mode="classic" trigger_index="32" type="unknown"/>
            <node data_index="31" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2S_interface:audasic|RDdata_PRGM[11]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="31" tap_mode="classic" trigger_index="31" type="unknown"/>
            <node data_index="30" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2S_interface:audasic|RDdata_PRGM[10]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="30" tap_mode="classic" trigger_index="30" type="unknown"/>
            <node data_index="44" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2S_interface:audasic|RDdata_PRGM[9]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="44" tap_mode="classic" trigger_index="44" type="unknown"/>
            <node data_index="43" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2S_interface:audasic|RDdata_PRGM[8]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="43" tap_mode="classic" trigger_index="43" type="unknown"/>
            <node data_index="42" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2S_interface:audasic|RDdata_PRGM[7]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="42" tap_mode="classic" trigger_index="42" type="unknown"/>
            <node data_index="41" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2S_interface:audasic|RDdata_PRGM[6]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="41" tap_mode="classic" trigger_index="41" type="unknown"/>
            <node data_index="40" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2S_interface:audasic|RDdata_PRGM[5]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="40" tap_mode="classic" trigger_index="40" type="unknown"/>
            <node data_index="39" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2S_interface:audasic|RDdata_PRGM[4]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="39" tap_mode="classic" trigger_index="39" type="unknown"/>
            <node data_index="38" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2S_interface:audasic|RDdata_PRGM[3]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="38" tap_mode="classic" trigger_index="38" type="unknown"/>
            <node data_index="37" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2S_interface:audasic|RDdata_PRGM[2]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="37" tap_mode="classic" trigger_index="37" type="unknown"/>
            <node data_index="36" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2S_interface:audasic|RDdata_PRGM[1]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="36" tap_mode="classic" trigger_index="36" type="unknown"/>
            <node data_index="29" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2S_interface:audasic|RDdata_PRGM[0]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="29" tap_mode="classic" trigger_index="29" type="unknown"/>
          </node>
          <node is_selected="false" level-0="alt_or" name="sdram_access_ctl:sdram_bus_arbit|addr_out_toavl[25..0]" order="msb_to_lsb" storage-0="alt_or" storage-1="alt_or" storage-2="alt_or" type="combinatorial">
            <node data_index="146" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdram_access_ctl:sdram_bus_arbit|addr_out_toavl[25]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="146" tap_mode="classic" trigger_index="146" type="unknown"/>
            <node data_index="145" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdram_access_ctl:sdram_bus_arbit|addr_out_toavl[24]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="145" tap_mode="classic" trigger_index="145" type="unknown"/>
            <node data_index="144" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdram_access_ctl:sdram_bus_arbit|addr_out_toavl[23]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="144" tap_mode="classic" trigger_index="144" type="unknown"/>
            <node data_index="143" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdram_access_ctl:sdram_bus_arbit|addr_out_toavl[22]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="143" tap_mode="classic" trigger_index="143" type="unknown"/>
            <node data_index="142" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdram_access_ctl:sdram_bus_arbit|addr_out_toavl[21]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="142" tap_mode="classic" trigger_index="142" type="unknown"/>
            <node data_index="141" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdram_access_ctl:sdram_bus_arbit|addr_out_toavl[20]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="141" tap_mode="classic" trigger_index="141" type="unknown"/>
            <node data_index="139" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdram_access_ctl:sdram_bus_arbit|addr_out_toavl[19]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="139" tap_mode="classic" trigger_index="139" type="unknown"/>
            <node data_index="138" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdram_access_ctl:sdram_bus_arbit|addr_out_toavl[18]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="138" tap_mode="classic" trigger_index="138" type="unknown"/>
            <node data_index="137" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdram_access_ctl:sdram_bus_arbit|addr_out_toavl[17]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="137" tap_mode="classic" trigger_index="137" type="unknown"/>
            <node data_index="136" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdram_access_ctl:sdram_bus_arbit|addr_out_toavl[16]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="136" tap_mode="classic" trigger_index="136" type="unknown"/>
            <node data_index="135" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdram_access_ctl:sdram_bus_arbit|addr_out_toavl[15]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="135" tap_mode="classic" trigger_index="135" type="unknown"/>
            <node data_index="134" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdram_access_ctl:sdram_bus_arbit|addr_out_toavl[14]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="134" tap_mode="classic" trigger_index="134" type="unknown"/>
            <node data_index="133" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdram_access_ctl:sdram_bus_arbit|addr_out_toavl[13]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="133" tap_mode="classic" trigger_index="133" type="unknown"/>
            <node data_index="132" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdram_access_ctl:sdram_bus_arbit|addr_out_toavl[12]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="132" tap_mode="classic" trigger_index="132" type="unknown"/>
            <node data_index="131" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdram_access_ctl:sdram_bus_arbit|addr_out_toavl[11]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="131" tap_mode="classic" trigger_index="131" type="unknown"/>
            <node data_index="130" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdram_access_ctl:sdram_bus_arbit|addr_out_toavl[10]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="130" tap_mode="classic" trigger_index="130" type="unknown"/>
            <node data_index="154" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdram_access_ctl:sdram_bus_arbit|addr_out_toavl[9]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="154" tap_mode="classic" trigger_index="154" type="unknown"/>
            <node data_index="153" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdram_access_ctl:sdram_bus_arbit|addr_out_toavl[8]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="153" tap_mode="classic" trigger_index="153" type="unknown"/>
            <node data_index="152" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdram_access_ctl:sdram_bus_arbit|addr_out_toavl[7]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="152" tap_mode="classic" trigger_index="152" type="unknown"/>
            <node data_index="151" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdram_access_ctl:sdram_bus_arbit|addr_out_toavl[6]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="151" tap_mode="classic" trigger_index="151" type="unknown"/>
            <node data_index="150" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdram_access_ctl:sdram_bus_arbit|addr_out_toavl[5]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="150" tap_mode="classic" trigger_index="150" type="unknown"/>
            <node data_index="149" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdram_access_ctl:sdram_bus_arbit|addr_out_toavl[4]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="149" tap_mode="classic" trigger_index="149" type="unknown"/>
            <node data_index="148" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdram_access_ctl:sdram_bus_arbit|addr_out_toavl[3]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="148" tap_mode="classic" trigger_index="148" type="unknown"/>
            <node data_index="147" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdram_access_ctl:sdram_bus_arbit|addr_out_toavl[2]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="147" tap_mode="classic" trigger_index="147" type="unknown"/>
            <node data_index="140" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdram_access_ctl:sdram_bus_arbit|addr_out_toavl[1]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="140" tap_mode="classic" trigger_index="140" type="unknown"/>
            <node data_index="129" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdram_access_ctl:sdram_bus_arbit|addr_out_toavl[0]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="129" tap_mode="classic" trigger_index="129" type="unknown"/>
          </node>
          <node is_selected="false" level-0="alt_or" name="sdram_access_ctl:sdram_bus_arbit|addr_in_2[25..0]" order="msb_to_lsb" storage-0="alt_or" storage-1="alt_or" storage-2="alt_or" type="combinatorial">
            <node data_index="120" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdram_access_ctl:sdram_bus_arbit|addr_in_2[25]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="120" tap_mode="classic" trigger_index="120" type="unknown"/>
            <node data_index="119" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdram_access_ctl:sdram_bus_arbit|addr_in_2[24]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="119" tap_mode="classic" trigger_index="119" type="unknown"/>
            <node data_index="118" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdram_access_ctl:sdram_bus_arbit|addr_in_2[23]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="118" tap_mode="classic" trigger_index="118" type="unknown"/>
            <node data_index="117" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdram_access_ctl:sdram_bus_arbit|addr_in_2[22]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="117" tap_mode="classic" trigger_index="117" type="unknown"/>
            <node data_index="116" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdram_access_ctl:sdram_bus_arbit|addr_in_2[21]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="116" tap_mode="classic" trigger_index="116" type="unknown"/>
            <node data_index="115" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdram_access_ctl:sdram_bus_arbit|addr_in_2[20]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="115" tap_mode="classic" trigger_index="115" type="unknown"/>
            <node data_index="113" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdram_access_ctl:sdram_bus_arbit|addr_in_2[19]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="113" tap_mode="classic" trigger_index="113" type="unknown"/>
            <node data_index="112" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdram_access_ctl:sdram_bus_arbit|addr_in_2[18]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="112" tap_mode="classic" trigger_index="112" type="unknown"/>
            <node data_index="111" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdram_access_ctl:sdram_bus_arbit|addr_in_2[17]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="111" tap_mode="classic" trigger_index="111" type="unknown"/>
            <node data_index="110" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdram_access_ctl:sdram_bus_arbit|addr_in_2[16]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="110" tap_mode="classic" trigger_index="110" type="unknown"/>
            <node data_index="109" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdram_access_ctl:sdram_bus_arbit|addr_in_2[15]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="109" tap_mode="classic" trigger_index="109" type="unknown"/>
            <node data_index="108" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdram_access_ctl:sdram_bus_arbit|addr_in_2[14]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="108" tap_mode="classic" trigger_index="108" type="unknown"/>
            <node data_index="107" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdram_access_ctl:sdram_bus_arbit|addr_in_2[13]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="107" tap_mode="classic" trigger_index="107" type="unknown"/>
            <node data_index="106" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdram_access_ctl:sdram_bus_arbit|addr_in_2[12]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="106" tap_mode="classic" trigger_index="106" type="unknown"/>
            <node data_index="105" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdram_access_ctl:sdram_bus_arbit|addr_in_2[11]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="105" tap_mode="classic" trigger_index="105" type="unknown"/>
            <node data_index="104" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdram_access_ctl:sdram_bus_arbit|addr_in_2[10]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="104" tap_mode="classic" trigger_index="104" type="unknown"/>
            <node data_index="128" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdram_access_ctl:sdram_bus_arbit|addr_in_2[9]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="128" tap_mode="classic" trigger_index="128" type="unknown"/>
            <node data_index="127" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdram_access_ctl:sdram_bus_arbit|addr_in_2[8]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="127" tap_mode="classic" trigger_index="127" type="unknown"/>
            <node data_index="126" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdram_access_ctl:sdram_bus_arbit|addr_in_2[7]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="126" tap_mode="classic" trigger_index="126" type="unknown"/>
            <node data_index="125" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdram_access_ctl:sdram_bus_arbit|addr_in_2[6]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="125" tap_mode="classic" trigger_index="125" type="unknown"/>
            <node data_index="124" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdram_access_ctl:sdram_bus_arbit|addr_in_2[5]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="124" tap_mode="classic" trigger_index="124" type="unknown"/>
            <node data_index="123" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdram_access_ctl:sdram_bus_arbit|addr_in_2[4]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="123" tap_mode="classic" trigger_index="123" type="unknown"/>
            <node data_index="122" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdram_access_ctl:sdram_bus_arbit|addr_in_2[3]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="122" tap_mode="classic" trigger_index="122" type="unknown"/>
            <node data_index="121" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdram_access_ctl:sdram_bus_arbit|addr_in_2[2]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="121" tap_mode="classic" trigger_index="121" type="unknown"/>
            <node data_index="114" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdram_access_ctl:sdram_bus_arbit|addr_in_2[1]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="114" tap_mode="classic" trigger_index="114" type="unknown"/>
            <node data_index="103" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdram_access_ctl:sdram_bus_arbit|addr_in_2[0]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="103" tap_mode="classic" trigger_index="103" type="unknown"/>
          </node>
          <node data_index="25" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2S_interface:audasic|I2S_DIN" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="25" tap_mode="classic" trigger_index="25" type="unknown"/>
          <node data_index="95" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2S_interface_R2:audasic|I2S_STATE.start_wait" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="95" tap_mode="classic" trigger_index="95" type="unknown"/>
          <node data_index="93" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2S_interface_R2:audasic|I2S_STATE.left_data" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="93" tap_mode="classic" trigger_index="93" type="unknown"/>
          <node data_index="94" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2S_interface_R2:audasic|I2S_STATE.left_pad" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="94" tap_mode="classic" trigger_index="94" type="unknown"/>
          <node data_index="102" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2S_interface_R2:audasic|RAM_DATA_BUFFER_STATE" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="102" tap_mode="classic" trigger_index="102" type="unknown"/>
          <node is_selected="false" level-0="alt_or" name="I2S_interface_R2:audasic|BITQUEUE[47..0]" order="msb_to_lsb" state="collapse" storage-0="alt_or" storage-1="alt_or" storage-2="alt_or" type="register">
            <node data_index="86" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2S_interface_R2:audasic|BITQUEUE[47]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="86" tap_mode="classic" trigger_index="86" type="unknown"/>
            <node data_index="85" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2S_interface_R2:audasic|BITQUEUE[46]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="85" tap_mode="classic" trigger_index="85" type="unknown"/>
            <node data_index="84" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2S_interface_R2:audasic|BITQUEUE[45]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="84" tap_mode="classic" trigger_index="84" type="unknown"/>
            <node data_index="83" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2S_interface_R2:audasic|BITQUEUE[44]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="83" tap_mode="classic" trigger_index="83" type="unknown"/>
            <node data_index="82" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2S_interface_R2:audasic|BITQUEUE[43]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="82" tap_mode="classic" trigger_index="82" type="unknown"/>
            <node data_index="81" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2S_interface_R2:audasic|BITQUEUE[42]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="81" tap_mode="classic" trigger_index="81" type="unknown"/>
            <node data_index="80" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2S_interface_R2:audasic|BITQUEUE[41]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="80" tap_mode="classic" trigger_index="80" type="unknown"/>
            <node data_index="79" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2S_interface_R2:audasic|BITQUEUE[40]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="79" tap_mode="classic" trigger_index="79" type="unknown"/>
            <node data_index="77" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2S_interface_R2:audasic|BITQUEUE[39]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="77" tap_mode="classic" trigger_index="77" type="unknown"/>
            <node data_index="76" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2S_interface_R2:audasic|BITQUEUE[38]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="76" tap_mode="classic" trigger_index="76" type="unknown"/>
            <node data_index="75" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2S_interface_R2:audasic|BITQUEUE[37]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="75" tap_mode="classic" trigger_index="75" type="unknown"/>
            <node data_index="74" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2S_interface_R2:audasic|BITQUEUE[36]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="74" tap_mode="classic" trigger_index="74" type="unknown"/>
            <node data_index="73" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2S_interface_R2:audasic|BITQUEUE[35]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="73" tap_mode="classic" trigger_index="73" type="unknown"/>
            <node data_index="72" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2S_interface_R2:audasic|BITQUEUE[34]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="72" tap_mode="classic" trigger_index="72" type="unknown"/>
            <node data_index="71" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2S_interface_R2:audasic|BITQUEUE[33]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="71" tap_mode="classic" trigger_index="71" type="unknown"/>
            <node data_index="70" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2S_interface_R2:audasic|BITQUEUE[32]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="70" tap_mode="classic" trigger_index="70" type="unknown"/>
            <node data_index="69" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2S_interface_R2:audasic|BITQUEUE[31]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="69" tap_mode="classic" trigger_index="69" type="unknown"/>
            <node data_index="68" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2S_interface_R2:audasic|BITQUEUE[30]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="68" tap_mode="classic" trigger_index="68" type="unknown"/>
            <node data_index="66" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2S_interface_R2:audasic|BITQUEUE[29]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="66" tap_mode="classic" trigger_index="66" type="unknown"/>
            <node data_index="65" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2S_interface_R2:audasic|BITQUEUE[28]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="65" tap_mode="classic" trigger_index="65" type="unknown"/>
            <node data_index="64" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2S_interface_R2:audasic|BITQUEUE[27]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="64" tap_mode="classic" trigger_index="64" type="unknown"/>
            <node data_index="63" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2S_interface_R2:audasic|BITQUEUE[26]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="63" tap_mode="classic" trigger_index="63" type="unknown"/>
            <node data_index="62" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2S_interface_R2:audasic|BITQUEUE[25]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="62" tap_mode="classic" trigger_index="62" type="unknown"/>
            <node data_index="61" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2S_interface_R2:audasic|BITQUEUE[24]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="61" tap_mode="classic" trigger_index="61" type="unknown"/>
            <node data_index="60" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2S_interface_R2:audasic|BITQUEUE[23]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="60" tap_mode="classic" trigger_index="60" type="unknown"/>
            <node data_index="59" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2S_interface_R2:audasic|BITQUEUE[22]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="59" tap_mode="classic" trigger_index="59" type="unknown"/>
            <node data_index="58" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2S_interface_R2:audasic|BITQUEUE[21]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="58" tap_mode="classic" trigger_index="58" type="unknown"/>
            <node data_index="57" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2S_interface_R2:audasic|BITQUEUE[20]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="57" tap_mode="classic" trigger_index="57" type="unknown"/>
            <node data_index="55" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2S_interface_R2:audasic|BITQUEUE[19]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="55" tap_mode="classic" trigger_index="55" type="unknown"/>
            <node data_index="54" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2S_interface_R2:audasic|BITQUEUE[18]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="54" tap_mode="classic" trigger_index="54" type="unknown"/>
            <node data_index="53" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2S_interface_R2:audasic|BITQUEUE[17]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="53" tap_mode="classic" trigger_index="53" type="unknown"/>
            <node data_index="52" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2S_interface_R2:audasic|BITQUEUE[16]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="52" tap_mode="classic" trigger_index="52" type="unknown"/>
            <node data_index="51" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2S_interface_R2:audasic|BITQUEUE[15]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="51" tap_mode="classic" trigger_index="51" type="unknown"/>
            <node data_index="50" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2S_interface_R2:audasic|BITQUEUE[14]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="50" tap_mode="classic" trigger_index="50" type="unknown"/>
            <node data_index="49" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2S_interface_R2:audasic|BITQUEUE[13]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="49" tap_mode="classic" trigger_index="49" type="unknown"/>
            <node data_index="48" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2S_interface_R2:audasic|BITQUEUE[12]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="48" tap_mode="classic" trigger_index="48" type="unknown"/>
            <node data_index="47" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2S_interface_R2:audasic|BITQUEUE[11]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="47" tap_mode="classic" trigger_index="47" type="unknown"/>
            <node data_index="46" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2S_interface_R2:audasic|BITQUEUE[10]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="46" tap_mode="classic" trigger_index="46" type="unknown"/>
            <node data_index="92" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2S_interface_R2:audasic|BITQUEUE[9]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="92" tap_mode="classic" trigger_index="92" type="unknown"/>
            <node data_index="91" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2S_interface_R2:audasic|BITQUEUE[8]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="91" tap_mode="classic" trigger_index="91" type="unknown"/>
            <node data_index="90" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2S_interface_R2:audasic|BITQUEUE[7]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="90" tap_mode="classic" trigger_index="90" type="unknown"/>
            <node data_index="89" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2S_interface_R2:audasic|BITQUEUE[6]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="89" tap_mode="classic" trigger_index="89" type="unknown"/>
            <node data_index="88" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2S_interface_R2:audasic|BITQUEUE[5]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="88" tap_mode="classic" trigger_index="88" type="unknown"/>
            <node data_index="87" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2S_interface_R2:audasic|BITQUEUE[4]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="87" tap_mode="classic" trigger_index="87" type="unknown"/>
            <node data_index="78" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2S_interface_R2:audasic|BITQUEUE[3]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="78" tap_mode="classic" trigger_index="78" type="unknown"/>
            <node data_index="67" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2S_interface_R2:audasic|BITQUEUE[2]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="67" tap_mode="classic" trigger_index="67" type="unknown"/>
            <node data_index="56" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2S_interface_R2:audasic|BITQUEUE[1]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="56" tap_mode="classic" trigger_index="56" type="unknown"/>
            <node data_index="45" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2S_interface_R2:audasic|BITQUEUE[0]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="45" tap_mode="classic" trigger_index="45" type="unknown"/>
          </node>
          <node is_selected="false" level-0="alt_or" name="I2S_interface_R2:audasic|I2S_counter[5..0]" order="msb_to_lsb" storage-0="alt_or" storage-1="alt_or" storage-2="alt_or" type="register">
            <node data_index="101" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2S_interface_R2:audasic|I2S_counter[5]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="101" tap_mode="classic" trigger_index="101" type="unknown"/>
            <node data_index="100" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2S_interface_R2:audasic|I2S_counter[4]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="100" tap_mode="classic" trigger_index="100" type="unknown"/>
            <node data_index="99" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2S_interface_R2:audasic|I2S_counter[3]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="99" tap_mode="classic" trigger_index="99" type="unknown"/>
            <node data_index="98" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2S_interface_R2:audasic|I2S_counter[2]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="98" tap_mode="classic" trigger_index="98" type="unknown"/>
            <node data_index="97" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2S_interface_R2:audasic|I2S_counter[1]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="97" tap_mode="classic" trigger_index="97" type="unknown"/>
            <node data_index="96" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2S_interface_R2:audasic|I2S_counter[0]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="96" tap_mode="classic" trigger_index="96" type="unknown"/>
          </node>
          <node data_index="155" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdram_access_ctl:sdram_bus_arbit|sd_write_resume" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="155" tap_mode="classic" trigger_index="155" type="unknown"/>
          <node is_selected="false" level-0="alt_or" name="sdcard_init:sdtest|ram_addr_r[0..36]" order="lsb_to_msb" state="collapse" storage-0="alt_or" storage-1="alt_or" storage-2="alt_or" type="register">
            <node data_index="163" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_signal_inverted="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdcard_init:sdtest|ram_addr_r[0]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="163" tap_mode="probeonly" trigger_index="163" type="unknown"/>
            <node data_index="174" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_signal_inverted="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdcard_init:sdtest|ram_addr_r[1]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="174" tap_mode="probeonly" trigger_index="174" type="unknown"/>
            <node data_index="185" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_signal_inverted="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdcard_init:sdtest|ram_addr_r[2]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="185" tap_mode="probeonly" trigger_index="185" type="unknown"/>
            <node data_index="193" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_signal_inverted="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdcard_init:sdtest|ram_addr_r[3]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="193" tap_mode="probeonly" trigger_index="193" type="unknown"/>
            <node data_index="194" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_signal_inverted="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdcard_init:sdtest|ram_addr_r[4]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="194" tap_mode="probeonly" trigger_index="194" type="unknown"/>
            <node data_index="195" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_signal_inverted="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdcard_init:sdtest|ram_addr_r[5]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="195" tap_mode="probeonly" trigger_index="195" type="unknown"/>
            <node data_index="196" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_signal_inverted="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdcard_init:sdtest|ram_addr_r[6]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="196" tap_mode="probeonly" trigger_index="196" type="unknown"/>
            <node data_index="197" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_signal_inverted="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdcard_init:sdtest|ram_addr_r[7]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="197" tap_mode="probeonly" trigger_index="197" type="unknown"/>
            <node data_index="198" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_signal_inverted="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdcard_init:sdtest|ram_addr_r[8]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="198" tap_mode="probeonly" trigger_index="198" type="unknown"/>
            <node data_index="199" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_signal_inverted="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdcard_init:sdtest|ram_addr_r[9]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="199" tap_mode="probeonly" trigger_index="199" type="unknown"/>
            <node data_index="164" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_signal_inverted="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdcard_init:sdtest|ram_addr_r[10]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="164" tap_mode="probeonly" trigger_index="164" type="unknown"/>
            <node data_index="165" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_signal_inverted="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdcard_init:sdtest|ram_addr_r[11]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="165" tap_mode="probeonly" trigger_index="165" type="unknown"/>
            <node data_index="166" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_signal_inverted="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdcard_init:sdtest|ram_addr_r[12]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="166" tap_mode="probeonly" trigger_index="166" type="unknown"/>
            <node data_index="167" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_signal_inverted="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdcard_init:sdtest|ram_addr_r[13]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="167" tap_mode="probeonly" trigger_index="167" type="unknown"/>
            <node data_index="168" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_signal_inverted="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdcard_init:sdtest|ram_addr_r[14]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="168" tap_mode="probeonly" trigger_index="168" type="unknown"/>
            <node data_index="169" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_signal_inverted="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdcard_init:sdtest|ram_addr_r[15]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="169" tap_mode="probeonly" trigger_index="169" type="unknown"/>
            <node data_index="170" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_signal_inverted="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdcard_init:sdtest|ram_addr_r[16]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="170" tap_mode="probeonly" trigger_index="170" type="unknown"/>
            <node data_index="171" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_signal_inverted="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdcard_init:sdtest|ram_addr_r[17]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="171" tap_mode="probeonly" trigger_index="171" type="unknown"/>
            <node data_index="172" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_signal_inverted="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdcard_init:sdtest|ram_addr_r[18]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="172" tap_mode="probeonly" trigger_index="172" type="unknown"/>
            <node data_index="173" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_signal_inverted="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdcard_init:sdtest|ram_addr_r[19]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="173" tap_mode="probeonly" trigger_index="173" type="unknown"/>
            <node data_index="175" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_signal_inverted="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdcard_init:sdtest|ram_addr_r[20]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="175" tap_mode="probeonly" trigger_index="175" type="unknown"/>
            <node data_index="176" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_signal_inverted="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdcard_init:sdtest|ram_addr_r[21]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="176" tap_mode="probeonly" trigger_index="176" type="unknown"/>
            <node data_index="177" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_signal_inverted="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdcard_init:sdtest|ram_addr_r[22]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="177" tap_mode="probeonly" trigger_index="177" type="unknown"/>
            <node data_index="178" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_signal_inverted="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdcard_init:sdtest|ram_addr_r[23]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="178" tap_mode="probeonly" trigger_index="178" type="unknown"/>
            <node data_index="179" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_signal_inverted="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdcard_init:sdtest|ram_addr_r[24]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="179" tap_mode="probeonly" trigger_index="179" type="unknown"/>
            <node data_index="180" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_signal_inverted="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdcard_init:sdtest|ram_addr_r[25]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="180" tap_mode="probeonly" trigger_index="180" type="unknown"/>
            <node data_index="181" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_signal_inverted="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdcard_init:sdtest|ram_addr_r[26]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="181" tap_mode="probeonly" trigger_index="181" type="unknown"/>
            <node data_index="182" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_signal_inverted="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdcard_init:sdtest|ram_addr_r[27]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="182" tap_mode="probeonly" trigger_index="182" type="unknown"/>
            <node data_index="183" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_signal_inverted="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdcard_init:sdtest|ram_addr_r[28]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="183" tap_mode="probeonly" trigger_index="183" type="unknown"/>
            <node data_index="184" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_signal_inverted="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdcard_init:sdtest|ram_addr_r[29]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="184" tap_mode="probeonly" trigger_index="184" type="unknown"/>
            <node data_index="186" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_signal_inverted="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdcard_init:sdtest|ram_addr_r[30]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="186" tap_mode="probeonly" trigger_index="186" type="unknown"/>
            <node data_index="187" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_signal_inverted="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdcard_init:sdtest|ram_addr_r[31]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="187" tap_mode="probeonly" trigger_index="187" type="unknown"/>
            <node data_index="188" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_signal_inverted="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdcard_init:sdtest|ram_addr_r[32]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="188" tap_mode="probeonly" trigger_index="188" type="unknown"/>
            <node data_index="189" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_signal_inverted="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdcard_init:sdtest|ram_addr_r[33]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="189" tap_mode="probeonly" trigger_index="189" type="unknown"/>
            <node data_index="190" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_signal_inverted="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdcard_init:sdtest|ram_addr_r[34]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="190" tap_mode="probeonly" trigger_index="190" type="unknown"/>
            <node data_index="191" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_signal_inverted="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdcard_init:sdtest|ram_addr_r[35]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="191" tap_mode="probeonly" trigger_index="191" type="unknown"/>
            <node data_index="192" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_signal_inverted="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdcard_init:sdtest|ram_addr_r[36]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="192" tap_mode="probeonly" trigger_index="192" type="unknown"/>
          </node>
          <node is_selected="false" level-0="alt_or" name="Group" order="lsb_to_msb" state="expand" storage-0="alt_or" storage-1="alt_or" storage-2="alt_or" type="unknown">
            <node data_index="202" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdcard_init:sdtest|state_r.READBLOCK" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="202" tap_mode="probeonly" trigger_index="202" type="unknown"/>
            <node data_index="207" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdcard_init:sdtest|state_r.RESET" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="207" tap_mode="probeonly" trigger_index="207" type="unknown"/>
            <node data_index="200" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdcard_init:sdtest|state_r.DONE" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="200" tap_mode="probeonly" trigger_index="200" type="unknown"/>
            <node data_index="208" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdcard_init:sdtest|state_r.WRITE" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="208" tap_mode="probeonly" trigger_index="208" type="unknown"/>
            <node data_index="203" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdcard_init:sdtest|state_r.READH_0" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="203" tap_mode="probeonly" trigger_index="203" type="unknown"/>
            <node data_index="204" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdcard_init:sdtest|state_r.READH_1" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="204" tap_mode="probeonly" trigger_index="204" type="unknown"/>
            <node data_index="205" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdcard_init:sdtest|state_r.READL_0" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="205" tap_mode="probeonly" trigger_index="205" type="unknown"/>
            <node data_index="206" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdcard_init:sdtest|state_r.READL_1" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="206" tap_mode="probeonly" trigger_index="206" type="unknown"/>
            <node data_index="201" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdcard_init:sdtest|state_r.ERROR" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="201" tap_mode="probeonly" trigger_index="201" type="unknown"/>
          </node>
          <node is_selected="false" level-0="alt_or" name="Group (1)" order="lsb_to_msb" state="expand" type="register">
            <node data_index="209" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="sdram_access_ctl_contload:sdram_bus_arbit|ctl_state.first_load" storage_index="209" tap_mode="probeonly" trigger_index="209" type="unknown"/>
            <node data_index="158" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="sdram_access_ctl_contload:sdram_bus_arbit|ctl_state.read_2" storage_index="158" tap_mode="classic" trigger_index="158" type="unknown"/>
            <node data_index="211" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="either edge" name="sdram_access_ctl_contload:sdram_bus_arbit|ctl_state.write_interleave" storage_index="211" tap_mode="probeonly" trigger_index="211" type="unknown"/>
            <node data_index="210" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="sdram_access_ctl_contload:sdram_bus_arbit|ctl_state.interleave_deassert" storage_index="210" tap_mode="probeonly" trigger_index="210" type="unknown"/>
          </node>
          <node data_index="156" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="sdram_access_ctl_contload:sdram_bus_arbit|ack_out_2" storage_index="156" tap_mode="classic" trigger_index="156" type="unknown"/>
          <node data_index="157" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="sdram_access_ctl_contload:sdram_bus_arbit|ack_out_write_o" storage_index="157" tap_mode="classic" trigger_index="157" type="unknown"/>
          <node data_index="159" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="sdram_access_ctl_contload:sdram_bus_arbit|read_in_2" storage_index="159" tap_mode="classic" trigger_index="159" type="unknown"/>
          <node data_index="160" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="sdram_access_ctl_contload:sdram_bus_arbit|read_out_toavl" storage_index="160" tap_mode="classic" trigger_index="160" type="unknown"/>
          <node data_index="161" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="sdram_access_ctl_contload:sdram_bus_arbit|write_in" storage_index="161" tap_mode="classic" trigger_index="161" type="unknown"/>
          <node data_index="162" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="sdram_access_ctl_contload:sdram_bus_arbit|write_out_toavl" storage_index="162" tap_mode="classic" trigger_index="162" type="unknown"/>
          <node duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="sdcard_init:sdtest|ram_init_half" tap_mode="classic" type="combinatorial"/>
        </unified_setup_data_view>
        <data_view>
          <net data_index="28" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="high" name="I2S_interface:audasic|I2S_enable" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="28" tap_mode="classic" trigger_index="28" type="unknown"/>
          <net data_index="27" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2S_interface:audasic|I2S_SCLK" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="27" tap_mode="classic" trigger_index="27" type="unknown"/>
          <net data_index="26" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2S_interface:audasic|I2S_LRCLK" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="26" tap_mode="classic" trigger_index="26" type="unknown"/>
          <bus is_selected="false" level-0="alt_or" name="I2S_interface:audasic|ADDR_PRGM[24..0]" order="msb_to_lsb" storage-0="alt_or" storage-1="alt_or" storage-2="alt_or" type="combinatorial">
            <net data_index="16" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2S_interface:audasic|ADDR_PRGM[24]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="16" tap_mode="classic" trigger_index="16" type="unknown"/>
            <net data_index="15" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2S_interface:audasic|ADDR_PRGM[23]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="15" tap_mode="classic" trigger_index="15" type="unknown"/>
            <net data_index="14" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2S_interface:audasic|ADDR_PRGM[22]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="14" tap_mode="classic" trigger_index="14" type="unknown"/>
            <net data_index="13" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2S_interface:audasic|ADDR_PRGM[21]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="13" tap_mode="classic" trigger_index="13" type="unknown"/>
            <net data_index="12" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2S_interface:audasic|ADDR_PRGM[20]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="12" tap_mode="classic" trigger_index="12" type="unknown"/>
            <net data_index="10" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2S_interface:audasic|ADDR_PRGM[19]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="10" tap_mode="classic" trigger_index="10" type="unknown"/>
            <net data_index="9" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2S_interface:audasic|ADDR_PRGM[18]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="9" tap_mode="classic" trigger_index="9" type="unknown"/>
            <net data_index="8" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2S_interface:audasic|ADDR_PRGM[17]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="8" tap_mode="classic" trigger_index="8" type="unknown"/>
            <net data_index="7" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2S_interface:audasic|ADDR_PRGM[16]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="7" tap_mode="classic" trigger_index="7" type="unknown"/>
            <net data_index="6" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2S_interface:audasic|ADDR_PRGM[15]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="6" tap_mode="classic" trigger_index="6" type="unknown"/>
            <net data_index="5" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2S_interface:audasic|ADDR_PRGM[14]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="5" tap_mode="classic" trigger_index="5" type="unknown"/>
            <net data_index="4" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2S_interface:audasic|ADDR_PRGM[13]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="4" tap_mode="classic" trigger_index="4" type="unknown"/>
            <net data_index="3" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2S_interface:audasic|ADDR_PRGM[12]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="3" tap_mode="classic" trigger_index="3" type="unknown"/>
            <net data_index="2" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2S_interface:audasic|ADDR_PRGM[11]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="2" tap_mode="classic" trigger_index="2" type="unknown"/>
            <net data_index="1" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2S_interface:audasic|ADDR_PRGM[10]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="1" tap_mode="classic" trigger_index="1" type="unknown"/>
            <net data_index="24" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2S_interface:audasic|ADDR_PRGM[9]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="24" tap_mode="classic" trigger_index="24" type="unknown"/>
            <net data_index="23" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2S_interface:audasic|ADDR_PRGM[8]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="23" tap_mode="classic" trigger_index="23" type="unknown"/>
            <net data_index="22" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2S_interface:audasic|ADDR_PRGM[7]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="22" tap_mode="classic" trigger_index="22" type="unknown"/>
            <net data_index="21" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2S_interface:audasic|ADDR_PRGM[6]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="21" tap_mode="classic" trigger_index="21" type="unknown"/>
            <net data_index="20" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2S_interface:audasic|ADDR_PRGM[5]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="20" tap_mode="classic" trigger_index="20" type="unknown"/>
            <net data_index="19" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2S_interface:audasic|ADDR_PRGM[4]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="19" tap_mode="classic" trigger_index="19" type="unknown"/>
            <net data_index="18" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2S_interface:audasic|ADDR_PRGM[3]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="18" tap_mode="classic" trigger_index="18" type="unknown"/>
            <net data_index="17" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2S_interface:audasic|ADDR_PRGM[2]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="17" tap_mode="classic" trigger_index="17" type="unknown"/>
            <net data_index="11" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2S_interface:audasic|ADDR_PRGM[1]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="11" tap_mode="classic" trigger_index="11" type="unknown"/>
            <net data_index="0" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2S_interface:audasic|ADDR_PRGM[0]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="0" tap_mode="classic" trigger_index="0" type="unknown"/>
          </bus>
          <bus is_selected="false" level-0="alt_or" name="I2S_interface:audasic|RDdata_PRGM[15..0]" order="msb_to_lsb" state="collapse" storage-0="alt_or" storage-1="alt_or" storage-2="alt_or" type="combinatorial">
            <net data_index="35" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2S_interface:audasic|RDdata_PRGM[15]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="35" tap_mode="classic" trigger_index="35" type="unknown"/>
            <net data_index="34" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2S_interface:audasic|RDdata_PRGM[14]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="34" tap_mode="classic" trigger_index="34" type="unknown"/>
            <net data_index="33" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2S_interface:audasic|RDdata_PRGM[13]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="33" tap_mode="classic" trigger_index="33" type="unknown"/>
            <net data_index="32" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2S_interface:audasic|RDdata_PRGM[12]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="32" tap_mode="classic" trigger_index="32" type="unknown"/>
            <net data_index="31" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2S_interface:audasic|RDdata_PRGM[11]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="31" tap_mode="classic" trigger_index="31" type="unknown"/>
            <net data_index="30" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2S_interface:audasic|RDdata_PRGM[10]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="30" tap_mode="classic" trigger_index="30" type="unknown"/>
            <net data_index="44" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2S_interface:audasic|RDdata_PRGM[9]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="44" tap_mode="classic" trigger_index="44" type="unknown"/>
            <net data_index="43" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2S_interface:audasic|RDdata_PRGM[8]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="43" tap_mode="classic" trigger_index="43" type="unknown"/>
            <net data_index="42" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2S_interface:audasic|RDdata_PRGM[7]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="42" tap_mode="classic" trigger_index="42" type="unknown"/>
            <net data_index="41" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2S_interface:audasic|RDdata_PRGM[6]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="41" tap_mode="classic" trigger_index="41" type="unknown"/>
            <net data_index="40" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2S_interface:audasic|RDdata_PRGM[5]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="40" tap_mode="classic" trigger_index="40" type="unknown"/>
            <net data_index="39" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2S_interface:audasic|RDdata_PRGM[4]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="39" tap_mode="classic" trigger_index="39" type="unknown"/>
            <net data_index="38" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2S_interface:audasic|RDdata_PRGM[3]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="38" tap_mode="classic" trigger_index="38" type="unknown"/>
            <net data_index="37" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2S_interface:audasic|RDdata_PRGM[2]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="37" tap_mode="classic" trigger_index="37" type="unknown"/>
            <net data_index="36" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2S_interface:audasic|RDdata_PRGM[1]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="36" tap_mode="classic" trigger_index="36" type="unknown"/>
            <net data_index="29" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2S_interface:audasic|RDdata_PRGM[0]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="29" tap_mode="classic" trigger_index="29" type="unknown"/>
          </bus>
          <bus is_selected="false" level-0="alt_or" name="sdram_access_ctl:sdram_bus_arbit|addr_out_toavl[25..0]" order="msb_to_lsb" storage-0="alt_or" storage-1="alt_or" storage-2="alt_or" type="combinatorial">
            <net data_index="147" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdram_access_ctl:sdram_bus_arbit|addr_out_toavl[25]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="147" tap_mode="classic" trigger_index="147" type="unknown"/>
            <net data_index="146" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdram_access_ctl:sdram_bus_arbit|addr_out_toavl[24]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="146" tap_mode="classic" trigger_index="146" type="unknown"/>
            <net data_index="145" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdram_access_ctl:sdram_bus_arbit|addr_out_toavl[23]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="145" tap_mode="classic" trigger_index="145" type="unknown"/>
            <net data_index="144" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdram_access_ctl:sdram_bus_arbit|addr_out_toavl[22]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="144" tap_mode="classic" trigger_index="144" type="unknown"/>
            <net data_index="143" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdram_access_ctl:sdram_bus_arbit|addr_out_toavl[21]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="143" tap_mode="classic" trigger_index="143" type="unknown"/>
            <net data_index="142" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdram_access_ctl:sdram_bus_arbit|addr_out_toavl[20]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="142" tap_mode="classic" trigger_index="142" type="unknown"/>
            <net data_index="140" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdram_access_ctl:sdram_bus_arbit|addr_out_toavl[19]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="140" tap_mode="classic" trigger_index="140" type="unknown"/>
            <net data_index="139" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdram_access_ctl:sdram_bus_arbit|addr_out_toavl[18]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="139" tap_mode="classic" trigger_index="139" type="unknown"/>
            <net data_index="138" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdram_access_ctl:sdram_bus_arbit|addr_out_toavl[17]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="138" tap_mode="classic" trigger_index="138" type="unknown"/>
            <net data_index="137" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdram_access_ctl:sdram_bus_arbit|addr_out_toavl[16]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="137" tap_mode="classic" trigger_index="137" type="unknown"/>
            <net data_index="136" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdram_access_ctl:sdram_bus_arbit|addr_out_toavl[15]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="136" tap_mode="classic" trigger_index="136" type="unknown"/>
            <net data_index="135" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdram_access_ctl:sdram_bus_arbit|addr_out_toavl[14]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="135" tap_mode="classic" trigger_index="135" type="unknown"/>
            <net data_index="134" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdram_access_ctl:sdram_bus_arbit|addr_out_toavl[13]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="134" tap_mode="classic" trigger_index="134" type="unknown"/>
            <net data_index="133" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdram_access_ctl:sdram_bus_arbit|addr_out_toavl[12]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="133" tap_mode="classic" trigger_index="133" type="unknown"/>
            <net data_index="132" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdram_access_ctl:sdram_bus_arbit|addr_out_toavl[11]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="132" tap_mode="classic" trigger_index="132" type="unknown"/>
            <net data_index="131" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdram_access_ctl:sdram_bus_arbit|addr_out_toavl[10]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="131" tap_mode="classic" trigger_index="131" type="unknown"/>
            <net data_index="155" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdram_access_ctl:sdram_bus_arbit|addr_out_toavl[9]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="155" tap_mode="classic" trigger_index="155" type="unknown"/>
            <net data_index="154" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdram_access_ctl:sdram_bus_arbit|addr_out_toavl[8]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="154" tap_mode="classic" trigger_index="154" type="unknown"/>
            <net data_index="153" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdram_access_ctl:sdram_bus_arbit|addr_out_toavl[7]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="153" tap_mode="classic" trigger_index="153" type="unknown"/>
            <net data_index="152" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdram_access_ctl:sdram_bus_arbit|addr_out_toavl[6]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="152" tap_mode="classic" trigger_index="152" type="unknown"/>
            <net data_index="151" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdram_access_ctl:sdram_bus_arbit|addr_out_toavl[5]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="151" tap_mode="classic" trigger_index="151" type="unknown"/>
            <net data_index="150" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdram_access_ctl:sdram_bus_arbit|addr_out_toavl[4]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="150" tap_mode="classic" trigger_index="150" type="unknown"/>
            <net data_index="149" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdram_access_ctl:sdram_bus_arbit|addr_out_toavl[3]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="149" tap_mode="classic" trigger_index="149" type="unknown"/>
            <net data_index="148" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdram_access_ctl:sdram_bus_arbit|addr_out_toavl[2]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="148" tap_mode="classic" trigger_index="148" type="unknown"/>
            <net data_index="141" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdram_access_ctl:sdram_bus_arbit|addr_out_toavl[1]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="141" tap_mode="classic" trigger_index="141" type="unknown"/>
            <net data_index="130" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdram_access_ctl:sdram_bus_arbit|addr_out_toavl[0]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="130" tap_mode="classic" trigger_index="130" type="unknown"/>
          </bus>
          <bus is_selected="false" level-0="alt_or" name="sdram_access_ctl:sdram_bus_arbit|addr_in_2[25..0]" order="msb_to_lsb" storage-0="alt_or" storage-1="alt_or" storage-2="alt_or" type="combinatorial">
            <net data_index="121" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdram_access_ctl:sdram_bus_arbit|addr_in_2[25]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="121" tap_mode="classic" trigger_index="121" type="unknown"/>
            <net data_index="120" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdram_access_ctl:sdram_bus_arbit|addr_in_2[24]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="120" tap_mode="classic" trigger_index="120" type="unknown"/>
            <net data_index="119" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdram_access_ctl:sdram_bus_arbit|addr_in_2[23]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="119" tap_mode="classic" trigger_index="119" type="unknown"/>
            <net data_index="118" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdram_access_ctl:sdram_bus_arbit|addr_in_2[22]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="118" tap_mode="classic" trigger_index="118" type="unknown"/>
            <net data_index="117" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdram_access_ctl:sdram_bus_arbit|addr_in_2[21]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="117" tap_mode="classic" trigger_index="117" type="unknown"/>
            <net data_index="116" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdram_access_ctl:sdram_bus_arbit|addr_in_2[20]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="116" tap_mode="classic" trigger_index="116" type="unknown"/>
            <net data_index="114" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdram_access_ctl:sdram_bus_arbit|addr_in_2[19]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="114" tap_mode="classic" trigger_index="114" type="unknown"/>
            <net data_index="113" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdram_access_ctl:sdram_bus_arbit|addr_in_2[18]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="113" tap_mode="classic" trigger_index="113" type="unknown"/>
            <net data_index="112" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdram_access_ctl:sdram_bus_arbit|addr_in_2[17]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="112" tap_mode="classic" trigger_index="112" type="unknown"/>
            <net data_index="111" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdram_access_ctl:sdram_bus_arbit|addr_in_2[16]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="111" tap_mode="classic" trigger_index="111" type="unknown"/>
            <net data_index="110" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdram_access_ctl:sdram_bus_arbit|addr_in_2[15]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="110" tap_mode="classic" trigger_index="110" type="unknown"/>
            <net data_index="109" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdram_access_ctl:sdram_bus_arbit|addr_in_2[14]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="109" tap_mode="classic" trigger_index="109" type="unknown"/>
            <net data_index="108" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdram_access_ctl:sdram_bus_arbit|addr_in_2[13]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="108" tap_mode="classic" trigger_index="108" type="unknown"/>
            <net data_index="107" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdram_access_ctl:sdram_bus_arbit|addr_in_2[12]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="107" tap_mode="classic" trigger_index="107" type="unknown"/>
            <net data_index="106" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdram_access_ctl:sdram_bus_arbit|addr_in_2[11]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="106" tap_mode="classic" trigger_index="106" type="unknown"/>
            <net data_index="105" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdram_access_ctl:sdram_bus_arbit|addr_in_2[10]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="105" tap_mode="classic" trigger_index="105" type="unknown"/>
            <net data_index="129" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdram_access_ctl:sdram_bus_arbit|addr_in_2[9]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="129" tap_mode="classic" trigger_index="129" type="unknown"/>
            <net data_index="128" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdram_access_ctl:sdram_bus_arbit|addr_in_2[8]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="128" tap_mode="classic" trigger_index="128" type="unknown"/>
            <net data_index="127" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdram_access_ctl:sdram_bus_arbit|addr_in_2[7]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="127" tap_mode="classic" trigger_index="127" type="unknown"/>
            <net data_index="126" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdram_access_ctl:sdram_bus_arbit|addr_in_2[6]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="126" tap_mode="classic" trigger_index="126" type="unknown"/>
            <net data_index="125" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdram_access_ctl:sdram_bus_arbit|addr_in_2[5]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="125" tap_mode="classic" trigger_index="125" type="unknown"/>
            <net data_index="124" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdram_access_ctl:sdram_bus_arbit|addr_in_2[4]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="124" tap_mode="classic" trigger_index="124" type="unknown"/>
            <net data_index="123" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdram_access_ctl:sdram_bus_arbit|addr_in_2[3]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="123" tap_mode="classic" trigger_index="123" type="unknown"/>
            <net data_index="122" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdram_access_ctl:sdram_bus_arbit|addr_in_2[2]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="122" tap_mode="classic" trigger_index="122" type="unknown"/>
            <net data_index="115" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdram_access_ctl:sdram_bus_arbit|addr_in_2[1]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="115" tap_mode="classic" trigger_index="115" type="unknown"/>
            <net data_index="104" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdram_access_ctl:sdram_bus_arbit|addr_in_2[0]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="104" tap_mode="classic" trigger_index="104" type="unknown"/>
          </bus>
          <net data_index="25" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2S_interface:audasic|I2S_DIN" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="25" tap_mode="classic" trigger_index="25" type="unknown"/>
          <net data_index="95" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2S_interface_R2:audasic|I2S_STATE.start_wait" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="95" tap_mode="classic" trigger_index="95" type="unknown"/>
          <net data_index="93" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2S_interface_R2:audasic|I2S_STATE.left_data" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="93" tap_mode="classic" trigger_index="93" type="unknown"/>
          <net data_index="94" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2S_interface_R2:audasic|I2S_STATE.left_pad" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="94" tap_mode="classic" trigger_index="94" type="unknown"/>
          <net data_index="102" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2S_interface_R2:audasic|RAM_DATA_BUFFER_STATE" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="102" tap_mode="classic" trigger_index="102" type="unknown"/>
          <bus is_selected="false" level-0="alt_or" name="I2S_interface_R2:audasic|BITQUEUE[47..0]" order="msb_to_lsb" state="collapse" storage-0="alt_or" storage-1="alt_or" storage-2="alt_or" type="register">
            <net data_index="86" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2S_interface_R2:audasic|BITQUEUE[47]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="86" tap_mode="classic" trigger_index="86" type="unknown"/>
            <net data_index="85" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2S_interface_R2:audasic|BITQUEUE[46]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="85" tap_mode="classic" trigger_index="85" type="unknown"/>
            <net data_index="84" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2S_interface_R2:audasic|BITQUEUE[45]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="84" tap_mode="classic" trigger_index="84" type="unknown"/>
            <net data_index="83" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2S_interface_R2:audasic|BITQUEUE[44]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="83" tap_mode="classic" trigger_index="83" type="unknown"/>
            <net data_index="82" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2S_interface_R2:audasic|BITQUEUE[43]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="82" tap_mode="classic" trigger_index="82" type="unknown"/>
            <net data_index="81" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2S_interface_R2:audasic|BITQUEUE[42]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="81" tap_mode="classic" trigger_index="81" type="unknown"/>
            <net data_index="80" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2S_interface_R2:audasic|BITQUEUE[41]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="80" tap_mode="classic" trigger_index="80" type="unknown"/>
            <net data_index="79" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2S_interface_R2:audasic|BITQUEUE[40]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="79" tap_mode="classic" trigger_index="79" type="unknown"/>
            <net data_index="77" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2S_interface_R2:audasic|BITQUEUE[39]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="77" tap_mode="classic" trigger_index="77" type="unknown"/>
            <net data_index="76" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2S_interface_R2:audasic|BITQUEUE[38]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="76" tap_mode="classic" trigger_index="76" type="unknown"/>
            <net data_index="75" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2S_interface_R2:audasic|BITQUEUE[37]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="75" tap_mode="classic" trigger_index="75" type="unknown"/>
            <net data_index="74" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2S_interface_R2:audasic|BITQUEUE[36]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="74" tap_mode="classic" trigger_index="74" type="unknown"/>
            <net data_index="73" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2S_interface_R2:audasic|BITQUEUE[35]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="73" tap_mode="classic" trigger_index="73" type="unknown"/>
            <net data_index="72" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2S_interface_R2:audasic|BITQUEUE[34]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="72" tap_mode="classic" trigger_index="72" type="unknown"/>
            <net data_index="71" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2S_interface_R2:audasic|BITQUEUE[33]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="71" tap_mode="classic" trigger_index="71" type="unknown"/>
            <net data_index="70" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2S_interface_R2:audasic|BITQUEUE[32]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="70" tap_mode="classic" trigger_index="70" type="unknown"/>
            <net data_index="69" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2S_interface_R2:audasic|BITQUEUE[31]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="69" tap_mode="classic" trigger_index="69" type="unknown"/>
            <net data_index="68" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2S_interface_R2:audasic|BITQUEUE[30]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="68" tap_mode="classic" trigger_index="68" type="unknown"/>
            <net data_index="66" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2S_interface_R2:audasic|BITQUEUE[29]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="66" tap_mode="classic" trigger_index="66" type="unknown"/>
            <net data_index="65" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2S_interface_R2:audasic|BITQUEUE[28]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="65" tap_mode="classic" trigger_index="65" type="unknown"/>
            <net data_index="64" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2S_interface_R2:audasic|BITQUEUE[27]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="64" tap_mode="classic" trigger_index="64" type="unknown"/>
            <net data_index="63" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2S_interface_R2:audasic|BITQUEUE[26]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="63" tap_mode="classic" trigger_index="63" type="unknown"/>
            <net data_index="62" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2S_interface_R2:audasic|BITQUEUE[25]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="62" tap_mode="classic" trigger_index="62" type="unknown"/>
            <net data_index="61" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2S_interface_R2:audasic|BITQUEUE[24]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="61" tap_mode="classic" trigger_index="61" type="unknown"/>
            <net data_index="60" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2S_interface_R2:audasic|BITQUEUE[23]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="60" tap_mode="classic" trigger_index="60" type="unknown"/>
            <net data_index="59" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2S_interface_R2:audasic|BITQUEUE[22]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="59" tap_mode="classic" trigger_index="59" type="unknown"/>
            <net data_index="58" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2S_interface_R2:audasic|BITQUEUE[21]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="58" tap_mode="classic" trigger_index="58" type="unknown"/>
            <net data_index="57" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2S_interface_R2:audasic|BITQUEUE[20]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="57" tap_mode="classic" trigger_index="57" type="unknown"/>
            <net data_index="55" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2S_interface_R2:audasic|BITQUEUE[19]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="55" tap_mode="classic" trigger_index="55" type="unknown"/>
            <net data_index="54" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2S_interface_R2:audasic|BITQUEUE[18]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="54" tap_mode="classic" trigger_index="54" type="unknown"/>
            <net data_index="53" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2S_interface_R2:audasic|BITQUEUE[17]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="53" tap_mode="classic" trigger_index="53" type="unknown"/>
            <net data_index="52" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2S_interface_R2:audasic|BITQUEUE[16]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="52" tap_mode="classic" trigger_index="52" type="unknown"/>
            <net data_index="51" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2S_interface_R2:audasic|BITQUEUE[15]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="51" tap_mode="classic" trigger_index="51" type="unknown"/>
            <net data_index="50" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2S_interface_R2:audasic|BITQUEUE[14]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="50" tap_mode="classic" trigger_index="50" type="unknown"/>
            <net data_index="49" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2S_interface_R2:audasic|BITQUEUE[13]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="49" tap_mode="classic" trigger_index="49" type="unknown"/>
            <net data_index="48" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2S_interface_R2:audasic|BITQUEUE[12]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="48" tap_mode="classic" trigger_index="48" type="unknown"/>
            <net data_index="47" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2S_interface_R2:audasic|BITQUEUE[11]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="47" tap_mode="classic" trigger_index="47" type="unknown"/>
            <net data_index="46" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2S_interface_R2:audasic|BITQUEUE[10]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="46" tap_mode="classic" trigger_index="46" type="unknown"/>
            <net data_index="92" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2S_interface_R2:audasic|BITQUEUE[9]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="92" tap_mode="classic" trigger_index="92" type="unknown"/>
            <net data_index="91" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2S_interface_R2:audasic|BITQUEUE[8]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="91" tap_mode="classic" trigger_index="91" type="unknown"/>
            <net data_index="90" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2S_interface_R2:audasic|BITQUEUE[7]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="90" tap_mode="classic" trigger_index="90" type="unknown"/>
            <net data_index="89" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2S_interface_R2:audasic|BITQUEUE[6]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="89" tap_mode="classic" trigger_index="89" type="unknown"/>
            <net data_index="88" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2S_interface_R2:audasic|BITQUEUE[5]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="88" tap_mode="classic" trigger_index="88" type="unknown"/>
            <net data_index="87" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2S_interface_R2:audasic|BITQUEUE[4]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="87" tap_mode="classic" trigger_index="87" type="unknown"/>
            <net data_index="78" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2S_interface_R2:audasic|BITQUEUE[3]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="78" tap_mode="classic" trigger_index="78" type="unknown"/>
            <net data_index="67" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2S_interface_R2:audasic|BITQUEUE[2]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="67" tap_mode="classic" trigger_index="67" type="unknown"/>
            <net data_index="56" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2S_interface_R2:audasic|BITQUEUE[1]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="56" tap_mode="classic" trigger_index="56" type="unknown"/>
            <net data_index="45" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2S_interface_R2:audasic|BITQUEUE[0]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="45" tap_mode="classic" trigger_index="45" type="unknown"/>
          </bus>
          <bus is_selected="false" level-0="alt_or" name="I2S_interface_R2:audasic|I2S_counter[5..0]" order="msb_to_lsb" storage-0="alt_or" storage-1="alt_or" storage-2="alt_or" type="register">
            <net data_index="101" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2S_interface_R2:audasic|I2S_counter[5]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="101" tap_mode="classic" trigger_index="101" type="unknown"/>
            <net data_index="100" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2S_interface_R2:audasic|I2S_counter[4]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="100" tap_mode="classic" trigger_index="100" type="unknown"/>
            <net data_index="99" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2S_interface_R2:audasic|I2S_counter[3]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="99" tap_mode="classic" trigger_index="99" type="unknown"/>
            <net data_index="98" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2S_interface_R2:audasic|I2S_counter[2]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="98" tap_mode="classic" trigger_index="98" type="unknown"/>
            <net data_index="97" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2S_interface_R2:audasic|I2S_counter[1]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="97" tap_mode="classic" trigger_index="97" type="unknown"/>
            <net data_index="96" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2S_interface_R2:audasic|I2S_counter[0]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="96" tap_mode="classic" trigger_index="96" type="unknown"/>
          </bus>
          <net data_index="156" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdram_access_ctl:sdram_bus_arbit|sd_write_resume" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="156" tap_mode="classic" trigger_index="156" type="unknown"/>
          <bus is_selected="false" level-0="alt_or" name="sdcard_init:sdtest|ram_addr_r[0..36]" order="lsb_to_msb" state="collapse" storage-0="alt_or" storage-1="alt_or" storage-2="alt_or" type="register">
            <net data_index="164" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_signal_inverted="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdcard_init:sdtest|ram_addr_r[0]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="164" tap_mode="probeonly" trigger_index="164" type="unknown"/>
            <net data_index="175" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_signal_inverted="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdcard_init:sdtest|ram_addr_r[1]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="175" tap_mode="probeonly" trigger_index="175" type="unknown"/>
            <net data_index="186" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_signal_inverted="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdcard_init:sdtest|ram_addr_r[2]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="186" tap_mode="probeonly" trigger_index="186" type="unknown"/>
            <net data_index="194" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_signal_inverted="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdcard_init:sdtest|ram_addr_r[3]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="194" tap_mode="probeonly" trigger_index="194" type="unknown"/>
            <net data_index="195" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_signal_inverted="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdcard_init:sdtest|ram_addr_r[4]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="195" tap_mode="probeonly" trigger_index="195" type="unknown"/>
            <net data_index="196" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_signal_inverted="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdcard_init:sdtest|ram_addr_r[5]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="196" tap_mode="probeonly" trigger_index="196" type="unknown"/>
            <net data_index="197" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_signal_inverted="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdcard_init:sdtest|ram_addr_r[6]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="197" tap_mode="probeonly" trigger_index="197" type="unknown"/>
            <net data_index="198" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_signal_inverted="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdcard_init:sdtest|ram_addr_r[7]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="198" tap_mode="probeonly" trigger_index="198" type="unknown"/>
            <net data_index="199" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_signal_inverted="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdcard_init:sdtest|ram_addr_r[8]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="199" tap_mode="probeonly" trigger_index="199" type="unknown"/>
            <net data_index="200" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_signal_inverted="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdcard_init:sdtest|ram_addr_r[9]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="200" tap_mode="probeonly" trigger_index="200" type="unknown"/>
            <net data_index="165" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_signal_inverted="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdcard_init:sdtest|ram_addr_r[10]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="165" tap_mode="probeonly" trigger_index="165" type="unknown"/>
            <net data_index="166" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_signal_inverted="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdcard_init:sdtest|ram_addr_r[11]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="166" tap_mode="probeonly" trigger_index="166" type="unknown"/>
            <net data_index="167" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_signal_inverted="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdcard_init:sdtest|ram_addr_r[12]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="167" tap_mode="probeonly" trigger_index="167" type="unknown"/>
            <net data_index="168" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_signal_inverted="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdcard_init:sdtest|ram_addr_r[13]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="168" tap_mode="probeonly" trigger_index="168" type="unknown"/>
            <net data_index="169" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_signal_inverted="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdcard_init:sdtest|ram_addr_r[14]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="169" tap_mode="probeonly" trigger_index="169" type="unknown"/>
            <net data_index="170" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_signal_inverted="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdcard_init:sdtest|ram_addr_r[15]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="170" tap_mode="probeonly" trigger_index="170" type="unknown"/>
            <net data_index="171" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_signal_inverted="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdcard_init:sdtest|ram_addr_r[16]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="171" tap_mode="probeonly" trigger_index="171" type="unknown"/>
            <net data_index="172" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_signal_inverted="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdcard_init:sdtest|ram_addr_r[17]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="172" tap_mode="probeonly" trigger_index="172" type="unknown"/>
            <net data_index="173" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_signal_inverted="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdcard_init:sdtest|ram_addr_r[18]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="173" tap_mode="probeonly" trigger_index="173" type="unknown"/>
            <net data_index="174" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_signal_inverted="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdcard_init:sdtest|ram_addr_r[19]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="174" tap_mode="probeonly" trigger_index="174" type="unknown"/>
            <net data_index="176" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_signal_inverted="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdcard_init:sdtest|ram_addr_r[20]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="176" tap_mode="probeonly" trigger_index="176" type="unknown"/>
            <net data_index="177" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_signal_inverted="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdcard_init:sdtest|ram_addr_r[21]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="177" tap_mode="probeonly" trigger_index="177" type="unknown"/>
            <net data_index="178" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_signal_inverted="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdcard_init:sdtest|ram_addr_r[22]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="178" tap_mode="probeonly" trigger_index="178" type="unknown"/>
            <net data_index="179" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_signal_inverted="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdcard_init:sdtest|ram_addr_r[23]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="179" tap_mode="probeonly" trigger_index="179" type="unknown"/>
            <net data_index="180" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_signal_inverted="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdcard_init:sdtest|ram_addr_r[24]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="180" tap_mode="probeonly" trigger_index="180" type="unknown"/>
            <net data_index="181" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_signal_inverted="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdcard_init:sdtest|ram_addr_r[25]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="181" tap_mode="probeonly" trigger_index="181" type="unknown"/>
            <net data_index="182" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_signal_inverted="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdcard_init:sdtest|ram_addr_r[26]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="182" tap_mode="probeonly" trigger_index="182" type="unknown"/>
            <net data_index="183" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_signal_inverted="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdcard_init:sdtest|ram_addr_r[27]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="183" tap_mode="probeonly" trigger_index="183" type="unknown"/>
            <net data_index="184" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_signal_inverted="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdcard_init:sdtest|ram_addr_r[28]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="184" tap_mode="probeonly" trigger_index="184" type="unknown"/>
            <net data_index="185" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_signal_inverted="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdcard_init:sdtest|ram_addr_r[29]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="185" tap_mode="probeonly" trigger_index="185" type="unknown"/>
            <net data_index="187" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_signal_inverted="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdcard_init:sdtest|ram_addr_r[30]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="187" tap_mode="probeonly" trigger_index="187" type="unknown"/>
            <net data_index="188" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_signal_inverted="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdcard_init:sdtest|ram_addr_r[31]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="188" tap_mode="probeonly" trigger_index="188" type="unknown"/>
            <net data_index="189" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_signal_inverted="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdcard_init:sdtest|ram_addr_r[32]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="189" tap_mode="probeonly" trigger_index="189" type="unknown"/>
            <net data_index="190" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_signal_inverted="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdcard_init:sdtest|ram_addr_r[33]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="190" tap_mode="probeonly" trigger_index="190" type="unknown"/>
            <net data_index="191" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_signal_inverted="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdcard_init:sdtest|ram_addr_r[34]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="191" tap_mode="probeonly" trigger_index="191" type="unknown"/>
            <net data_index="192" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_signal_inverted="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdcard_init:sdtest|ram_addr_r[35]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="192" tap_mode="probeonly" trigger_index="192" type="unknown"/>
            <net data_index="193" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_signal_inverted="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdcard_init:sdtest|ram_addr_r[36]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="193" tap_mode="probeonly" trigger_index="193" type="unknown"/>
          </bus>
          <bus is_selected="false" level-0="alt_or" name="Group" order="lsb_to_msb" state="expand" storage-0="alt_or" storage-1="alt_or" storage-2="alt_or" type="unknown">
            <net data_index="203" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdcard_init:sdtest|state_r.READBLOCK" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="203" tap_mode="probeonly" trigger_index="203" type="unknown"/>
            <net data_index="208" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdcard_init:sdtest|state_r.RESET" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="208" tap_mode="probeonly" trigger_index="208" type="unknown"/>
            <net data_index="201" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdcard_init:sdtest|state_r.DONE" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="201" tap_mode="probeonly" trigger_index="201" type="unknown"/>
            <net data_index="209" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdcard_init:sdtest|state_r.WRITE" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="209" tap_mode="probeonly" trigger_index="209" type="unknown"/>
            <net data_index="204" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdcard_init:sdtest|state_r.READH_0" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="204" tap_mode="probeonly" trigger_index="204" type="unknown"/>
            <net data_index="205" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdcard_init:sdtest|state_r.READH_1" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="205" tap_mode="probeonly" trigger_index="205" type="unknown"/>
            <net data_index="206" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdcard_init:sdtest|state_r.READL_0" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="206" tap_mode="probeonly" trigger_index="206" type="unknown"/>
            <net data_index="207" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdcard_init:sdtest|state_r.READL_1" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="207" tap_mode="probeonly" trigger_index="207" type="unknown"/>
            <net data_index="202" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdcard_init:sdtest|state_r.ERROR" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="202" tap_mode="probeonly" trigger_index="202" type="unknown"/>
          </bus>
          <bus is_selected="false" level-0="alt_or" name="Group (1)" order="lsb_to_msb" state="expand" type="register">
            <net data_index="210" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="sdram_access_ctl_contload:sdram_bus_arbit|ctl_state.first_load" storage_index="210" tap_mode="probeonly" trigger_index="210" type="unknown"/>
            <net data_index="159" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="sdram_access_ctl_contload:sdram_bus_arbit|ctl_state.read_2" storage_index="159" tap_mode="classic" trigger_index="159" type="unknown"/>
            <net data_index="212" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="either edge" name="sdram_access_ctl_contload:sdram_bus_arbit|ctl_state.write_interleave" storage_index="212" tap_mode="probeonly" trigger_index="212" type="unknown"/>
            <net data_index="211" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="sdram_access_ctl_contload:sdram_bus_arbit|ctl_state.interleave_deassert" storage_index="211" tap_mode="probeonly" trigger_index="211" type="unknown"/>
          </bus>
          <net data_index="157" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="sdram_access_ctl_contload:sdram_bus_arbit|ack_out_2" storage_index="157" tap_mode="classic" trigger_index="157" type="unknown"/>
          <net data_index="158" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="sdram_access_ctl_contload:sdram_bus_arbit|ack_out_write_o" storage_index="158" tap_mode="classic" trigger_index="158" type="unknown"/>
          <net data_index="160" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="sdram_access_ctl_contload:sdram_bus_arbit|read_in_2" storage_index="160" tap_mode="classic" trigger_index="160" type="unknown"/>
          <net data_index="161" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="sdram_access_ctl_contload:sdram_bus_arbit|read_out_toavl" storage_index="161" tap_mode="classic" trigger_index="161" type="unknown"/>
          <net data_index="162" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="sdram_access_ctl_contload:sdram_bus_arbit|write_in" storage_index="162" tap_mode="classic" trigger_index="162" type="unknown"/>
          <net data_index="163" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="sdram_access_ctl_contload:sdram_bus_arbit|write_out_toavl" storage_index="163" tap_mode="classic" trigger_index="163" type="unknown"/>
          <net data_index="103" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="sdcard_init:sdtest|ram_init_half" storage_index="103" tap_mode="classic" trigger_index="103" type="unknown"/>
        </data_view>
        <setup_view>
          <net data_index="28" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="high" name="I2S_interface:audasic|I2S_enable" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="28" tap_mode="classic" trigger_index="28" type="unknown"/>
          <net data_index="27" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2S_interface:audasic|I2S_SCLK" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="27" tap_mode="classic" trigger_index="27" type="unknown"/>
          <net data_index="26" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2S_interface:audasic|I2S_LRCLK" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="26" tap_mode="classic" trigger_index="26" type="unknown"/>
          <bus is_selected="false" level-0="alt_or" name="I2S_interface:audasic|ADDR_PRGM[24..0]" order="msb_to_lsb" storage-0="alt_or" storage-1="alt_or" storage-2="alt_or" type="combinatorial">
            <net data_index="16" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2S_interface:audasic|ADDR_PRGM[24]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="16" tap_mode="classic" trigger_index="16" type="unknown"/>
            <net data_index="15" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2S_interface:audasic|ADDR_PRGM[23]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="15" tap_mode="classic" trigger_index="15" type="unknown"/>
            <net data_index="14" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2S_interface:audasic|ADDR_PRGM[22]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="14" tap_mode="classic" trigger_index="14" type="unknown"/>
            <net data_index="13" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2S_interface:audasic|ADDR_PRGM[21]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="13" tap_mode="classic" trigger_index="13" type="unknown"/>
            <net data_index="12" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2S_interface:audasic|ADDR_PRGM[20]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="12" tap_mode="classic" trigger_index="12" type="unknown"/>
            <net data_index="10" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2S_interface:audasic|ADDR_PRGM[19]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="10" tap_mode="classic" trigger_index="10" type="unknown"/>
            <net data_index="9" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2S_interface:audasic|ADDR_PRGM[18]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="9" tap_mode="classic" trigger_index="9" type="unknown"/>
            <net data_index="8" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2S_interface:audasic|ADDR_PRGM[17]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="8" tap_mode="classic" trigger_index="8" type="unknown"/>
            <net data_index="7" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2S_interface:audasic|ADDR_PRGM[16]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="7" tap_mode="classic" trigger_index="7" type="unknown"/>
            <net data_index="6" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2S_interface:audasic|ADDR_PRGM[15]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="6" tap_mode="classic" trigger_index="6" type="unknown"/>
            <net data_index="5" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2S_interface:audasic|ADDR_PRGM[14]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="5" tap_mode="classic" trigger_index="5" type="unknown"/>
            <net data_index="4" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2S_interface:audasic|ADDR_PRGM[13]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="4" tap_mode="classic" trigger_index="4" type="unknown"/>
            <net data_index="3" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2S_interface:audasic|ADDR_PRGM[12]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="3" tap_mode="classic" trigger_index="3" type="unknown"/>
            <net data_index="2" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2S_interface:audasic|ADDR_PRGM[11]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="2" tap_mode="classic" trigger_index="2" type="unknown"/>
            <net data_index="1" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2S_interface:audasic|ADDR_PRGM[10]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="1" tap_mode="classic" trigger_index="1" type="unknown"/>
            <net data_index="24" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2S_interface:audasic|ADDR_PRGM[9]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="24" tap_mode="classic" trigger_index="24" type="unknown"/>
            <net data_index="23" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2S_interface:audasic|ADDR_PRGM[8]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="23" tap_mode="classic" trigger_index="23" type="unknown"/>
            <net data_index="22" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2S_interface:audasic|ADDR_PRGM[7]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="22" tap_mode="classic" trigger_index="22" type="unknown"/>
            <net data_index="21" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2S_interface:audasic|ADDR_PRGM[6]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="21" tap_mode="classic" trigger_index="21" type="unknown"/>
            <net data_index="20" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2S_interface:audasic|ADDR_PRGM[5]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="20" tap_mode="classic" trigger_index="20" type="unknown"/>
            <net data_index="19" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2S_interface:audasic|ADDR_PRGM[4]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="19" tap_mode="classic" trigger_index="19" type="unknown"/>
            <net data_index="18" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2S_interface:audasic|ADDR_PRGM[3]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="18" tap_mode="classic" trigger_index="18" type="unknown"/>
            <net data_index="17" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2S_interface:audasic|ADDR_PRGM[2]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="17" tap_mode="classic" trigger_index="17" type="unknown"/>
            <net data_index="11" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2S_interface:audasic|ADDR_PRGM[1]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="11" tap_mode="classic" trigger_index="11" type="unknown"/>
            <net data_index="0" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2S_interface:audasic|ADDR_PRGM[0]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="0" tap_mode="classic" trigger_index="0" type="unknown"/>
          </bus>
          <bus is_selected="false" level-0="alt_or" name="I2S_interface:audasic|RDdata_PRGM[15..0]" order="msb_to_lsb" state="collapse" storage-0="alt_or" storage-1="alt_or" storage-2="alt_or" type="combinatorial">
            <net data_index="35" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2S_interface:audasic|RDdata_PRGM[15]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="35" tap_mode="classic" trigger_index="35" type="unknown"/>
            <net data_index="34" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2S_interface:audasic|RDdata_PRGM[14]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="34" tap_mode="classic" trigger_index="34" type="unknown"/>
            <net data_index="33" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2S_interface:audasic|RDdata_PRGM[13]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="33" tap_mode="classic" trigger_index="33" type="unknown"/>
            <net data_index="32" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2S_interface:audasic|RDdata_PRGM[12]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="32" tap_mode="classic" trigger_index="32" type="unknown"/>
            <net data_index="31" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2S_interface:audasic|RDdata_PRGM[11]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="31" tap_mode="classic" trigger_index="31" type="unknown"/>
            <net data_index="30" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2S_interface:audasic|RDdata_PRGM[10]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="30" tap_mode="classic" trigger_index="30" type="unknown"/>
            <net data_index="44" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2S_interface:audasic|RDdata_PRGM[9]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="44" tap_mode="classic" trigger_index="44" type="unknown"/>
            <net data_index="43" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2S_interface:audasic|RDdata_PRGM[8]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="43" tap_mode="classic" trigger_index="43" type="unknown"/>
            <net data_index="42" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2S_interface:audasic|RDdata_PRGM[7]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="42" tap_mode="classic" trigger_index="42" type="unknown"/>
            <net data_index="41" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2S_interface:audasic|RDdata_PRGM[6]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="41" tap_mode="classic" trigger_index="41" type="unknown"/>
            <net data_index="40" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2S_interface:audasic|RDdata_PRGM[5]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="40" tap_mode="classic" trigger_index="40" type="unknown"/>
            <net data_index="39" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2S_interface:audasic|RDdata_PRGM[4]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="39" tap_mode="classic" trigger_index="39" type="unknown"/>
            <net data_index="38" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2S_interface:audasic|RDdata_PRGM[3]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="38" tap_mode="classic" trigger_index="38" type="unknown"/>
            <net data_index="37" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2S_interface:audasic|RDdata_PRGM[2]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="37" tap_mode="classic" trigger_index="37" type="unknown"/>
            <net data_index="36" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2S_interface:audasic|RDdata_PRGM[1]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="36" tap_mode="classic" trigger_index="36" type="unknown"/>
            <net data_index="29" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2S_interface:audasic|RDdata_PRGM[0]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="29" tap_mode="classic" trigger_index="29" type="unknown"/>
          </bus>
          <bus is_selected="false" level-0="alt_or" name="sdram_access_ctl:sdram_bus_arbit|addr_out_toavl[25..0]" order="msb_to_lsb" storage-0="alt_or" storage-1="alt_or" storage-2="alt_or" type="combinatorial">
            <net data_index="147" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdram_access_ctl:sdram_bus_arbit|addr_out_toavl[25]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="147" tap_mode="classic" trigger_index="147" type="unknown"/>
            <net data_index="146" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdram_access_ctl:sdram_bus_arbit|addr_out_toavl[24]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="146" tap_mode="classic" trigger_index="146" type="unknown"/>
            <net data_index="145" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdram_access_ctl:sdram_bus_arbit|addr_out_toavl[23]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="145" tap_mode="classic" trigger_index="145" type="unknown"/>
            <net data_index="144" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdram_access_ctl:sdram_bus_arbit|addr_out_toavl[22]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="144" tap_mode="classic" trigger_index="144" type="unknown"/>
            <net data_index="143" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdram_access_ctl:sdram_bus_arbit|addr_out_toavl[21]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="143" tap_mode="classic" trigger_index="143" type="unknown"/>
            <net data_index="142" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdram_access_ctl:sdram_bus_arbit|addr_out_toavl[20]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="142" tap_mode="classic" trigger_index="142" type="unknown"/>
            <net data_index="140" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdram_access_ctl:sdram_bus_arbit|addr_out_toavl[19]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="140" tap_mode="classic" trigger_index="140" type="unknown"/>
            <net data_index="139" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdram_access_ctl:sdram_bus_arbit|addr_out_toavl[18]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="139" tap_mode="classic" trigger_index="139" type="unknown"/>
            <net data_index="138" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdram_access_ctl:sdram_bus_arbit|addr_out_toavl[17]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="138" tap_mode="classic" trigger_index="138" type="unknown"/>
            <net data_index="137" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdram_access_ctl:sdram_bus_arbit|addr_out_toavl[16]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="137" tap_mode="classic" trigger_index="137" type="unknown"/>
            <net data_index="136" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdram_access_ctl:sdram_bus_arbit|addr_out_toavl[15]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="136" tap_mode="classic" trigger_index="136" type="unknown"/>
            <net data_index="135" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdram_access_ctl:sdram_bus_arbit|addr_out_toavl[14]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="135" tap_mode="classic" trigger_index="135" type="unknown"/>
            <net data_index="134" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdram_access_ctl:sdram_bus_arbit|addr_out_toavl[13]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="134" tap_mode="classic" trigger_index="134" type="unknown"/>
            <net data_index="133" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdram_access_ctl:sdram_bus_arbit|addr_out_toavl[12]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="133" tap_mode="classic" trigger_index="133" type="unknown"/>
            <net data_index="132" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdram_access_ctl:sdram_bus_arbit|addr_out_toavl[11]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="132" tap_mode="classic" trigger_index="132" type="unknown"/>
            <net data_index="131" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdram_access_ctl:sdram_bus_arbit|addr_out_toavl[10]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="131" tap_mode="classic" trigger_index="131" type="unknown"/>
            <net data_index="155" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdram_access_ctl:sdram_bus_arbit|addr_out_toavl[9]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="155" tap_mode="classic" trigger_index="155" type="unknown"/>
            <net data_index="154" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdram_access_ctl:sdram_bus_arbit|addr_out_toavl[8]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="154" tap_mode="classic" trigger_index="154" type="unknown"/>
            <net data_index="153" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdram_access_ctl:sdram_bus_arbit|addr_out_toavl[7]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="153" tap_mode="classic" trigger_index="153" type="unknown"/>
            <net data_index="152" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdram_access_ctl:sdram_bus_arbit|addr_out_toavl[6]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="152" tap_mode="classic" trigger_index="152" type="unknown"/>
            <net data_index="151" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdram_access_ctl:sdram_bus_arbit|addr_out_toavl[5]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="151" tap_mode="classic" trigger_index="151" type="unknown"/>
            <net data_index="150" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdram_access_ctl:sdram_bus_arbit|addr_out_toavl[4]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="150" tap_mode="classic" trigger_index="150" type="unknown"/>
            <net data_index="149" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdram_access_ctl:sdram_bus_arbit|addr_out_toavl[3]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="149" tap_mode="classic" trigger_index="149" type="unknown"/>
            <net data_index="148" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdram_access_ctl:sdram_bus_arbit|addr_out_toavl[2]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="148" tap_mode="classic" trigger_index="148" type="unknown"/>
            <net data_index="141" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdram_access_ctl:sdram_bus_arbit|addr_out_toavl[1]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="141" tap_mode="classic" trigger_index="141" type="unknown"/>
            <net data_index="130" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdram_access_ctl:sdram_bus_arbit|addr_out_toavl[0]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="130" tap_mode="classic" trigger_index="130" type="unknown"/>
          </bus>
          <bus is_selected="false" level-0="alt_or" name="sdram_access_ctl:sdram_bus_arbit|addr_in_2[25..0]" order="msb_to_lsb" storage-0="alt_or" storage-1="alt_or" storage-2="alt_or" type="combinatorial">
            <net data_index="121" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdram_access_ctl:sdram_bus_arbit|addr_in_2[25]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="121" tap_mode="classic" trigger_index="121" type="unknown"/>
            <net data_index="120" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdram_access_ctl:sdram_bus_arbit|addr_in_2[24]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="120" tap_mode="classic" trigger_index="120" type="unknown"/>
            <net data_index="119" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdram_access_ctl:sdram_bus_arbit|addr_in_2[23]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="119" tap_mode="classic" trigger_index="119" type="unknown"/>
            <net data_index="118" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdram_access_ctl:sdram_bus_arbit|addr_in_2[22]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="118" tap_mode="classic" trigger_index="118" type="unknown"/>
            <net data_index="117" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdram_access_ctl:sdram_bus_arbit|addr_in_2[21]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="117" tap_mode="classic" trigger_index="117" type="unknown"/>
            <net data_index="116" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdram_access_ctl:sdram_bus_arbit|addr_in_2[20]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="116" tap_mode="classic" trigger_index="116" type="unknown"/>
            <net data_index="114" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdram_access_ctl:sdram_bus_arbit|addr_in_2[19]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="114" tap_mode="classic" trigger_index="114" type="unknown"/>
            <net data_index="113" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdram_access_ctl:sdram_bus_arbit|addr_in_2[18]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="113" tap_mode="classic" trigger_index="113" type="unknown"/>
            <net data_index="112" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdram_access_ctl:sdram_bus_arbit|addr_in_2[17]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="112" tap_mode="classic" trigger_index="112" type="unknown"/>
            <net data_index="111" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdram_access_ctl:sdram_bus_arbit|addr_in_2[16]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="111" tap_mode="classic" trigger_index="111" type="unknown"/>
            <net data_index="110" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdram_access_ctl:sdram_bus_arbit|addr_in_2[15]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="110" tap_mode="classic" trigger_index="110" type="unknown"/>
            <net data_index="109" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdram_access_ctl:sdram_bus_arbit|addr_in_2[14]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="109" tap_mode="classic" trigger_index="109" type="unknown"/>
            <net data_index="108" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdram_access_ctl:sdram_bus_arbit|addr_in_2[13]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="108" tap_mode="classic" trigger_index="108" type="unknown"/>
            <net data_index="107" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdram_access_ctl:sdram_bus_arbit|addr_in_2[12]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="107" tap_mode="classic" trigger_index="107" type="unknown"/>
            <net data_index="106" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdram_access_ctl:sdram_bus_arbit|addr_in_2[11]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="106" tap_mode="classic" trigger_index="106" type="unknown"/>
            <net data_index="105" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdram_access_ctl:sdram_bus_arbit|addr_in_2[10]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="105" tap_mode="classic" trigger_index="105" type="unknown"/>
            <net data_index="129" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdram_access_ctl:sdram_bus_arbit|addr_in_2[9]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="129" tap_mode="classic" trigger_index="129" type="unknown"/>
            <net data_index="128" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdram_access_ctl:sdram_bus_arbit|addr_in_2[8]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="128" tap_mode="classic" trigger_index="128" type="unknown"/>
            <net data_index="127" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdram_access_ctl:sdram_bus_arbit|addr_in_2[7]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="127" tap_mode="classic" trigger_index="127" type="unknown"/>
            <net data_index="126" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdram_access_ctl:sdram_bus_arbit|addr_in_2[6]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="126" tap_mode="classic" trigger_index="126" type="unknown"/>
            <net data_index="125" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdram_access_ctl:sdram_bus_arbit|addr_in_2[5]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="125" tap_mode="classic" trigger_index="125" type="unknown"/>
            <net data_index="124" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdram_access_ctl:sdram_bus_arbit|addr_in_2[4]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="124" tap_mode="classic" trigger_index="124" type="unknown"/>
            <net data_index="123" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdram_access_ctl:sdram_bus_arbit|addr_in_2[3]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="123" tap_mode="classic" trigger_index="123" type="unknown"/>
            <net data_index="122" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdram_access_ctl:sdram_bus_arbit|addr_in_2[2]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="122" tap_mode="classic" trigger_index="122" type="unknown"/>
            <net data_index="115" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdram_access_ctl:sdram_bus_arbit|addr_in_2[1]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="115" tap_mode="classic" trigger_index="115" type="unknown"/>
            <net data_index="104" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdram_access_ctl:sdram_bus_arbit|addr_in_2[0]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="104" tap_mode="classic" trigger_index="104" type="unknown"/>
          </bus>
          <net data_index="25" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2S_interface:audasic|I2S_DIN" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="25" tap_mode="classic" trigger_index="25" type="unknown"/>
          <net data_index="95" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2S_interface_R2:audasic|I2S_STATE.start_wait" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="95" tap_mode="classic" trigger_index="95" type="unknown"/>
          <net data_index="93" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2S_interface_R2:audasic|I2S_STATE.left_data" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="93" tap_mode="classic" trigger_index="93" type="unknown"/>
          <net data_index="94" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2S_interface_R2:audasic|I2S_STATE.left_pad" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="94" tap_mode="classic" trigger_index="94" type="unknown"/>
          <net data_index="102" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2S_interface_R2:audasic|RAM_DATA_BUFFER_STATE" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="102" tap_mode="classic" trigger_index="102" type="unknown"/>
          <bus is_selected="false" level-0="alt_or" name="I2S_interface_R2:audasic|BITQUEUE[47..0]" order="msb_to_lsb" state="collapse" storage-0="alt_or" storage-1="alt_or" storage-2="alt_or" type="register">
            <net data_index="86" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2S_interface_R2:audasic|BITQUEUE[47]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="86" tap_mode="classic" trigger_index="86" type="unknown"/>
            <net data_index="85" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2S_interface_R2:audasic|BITQUEUE[46]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="85" tap_mode="classic" trigger_index="85" type="unknown"/>
            <net data_index="84" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2S_interface_R2:audasic|BITQUEUE[45]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="84" tap_mode="classic" trigger_index="84" type="unknown"/>
            <net data_index="83" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2S_interface_R2:audasic|BITQUEUE[44]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="83" tap_mode="classic" trigger_index="83" type="unknown"/>
            <net data_index="82" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2S_interface_R2:audasic|BITQUEUE[43]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="82" tap_mode="classic" trigger_index="82" type="unknown"/>
            <net data_index="81" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2S_interface_R2:audasic|BITQUEUE[42]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="81" tap_mode="classic" trigger_index="81" type="unknown"/>
            <net data_index="80" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2S_interface_R2:audasic|BITQUEUE[41]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="80" tap_mode="classic" trigger_index="80" type="unknown"/>
            <net data_index="79" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2S_interface_R2:audasic|BITQUEUE[40]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="79" tap_mode="classic" trigger_index="79" type="unknown"/>
            <net data_index="77" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2S_interface_R2:audasic|BITQUEUE[39]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="77" tap_mode="classic" trigger_index="77" type="unknown"/>
            <net data_index="76" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2S_interface_R2:audasic|BITQUEUE[38]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="76" tap_mode="classic" trigger_index="76" type="unknown"/>
            <net data_index="75" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2S_interface_R2:audasic|BITQUEUE[37]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="75" tap_mode="classic" trigger_index="75" type="unknown"/>
            <net data_index="74" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2S_interface_R2:audasic|BITQUEUE[36]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="74" tap_mode="classic" trigger_index="74" type="unknown"/>
            <net data_index="73" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2S_interface_R2:audasic|BITQUEUE[35]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="73" tap_mode="classic" trigger_index="73" type="unknown"/>
            <net data_index="72" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2S_interface_R2:audasic|BITQUEUE[34]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="72" tap_mode="classic" trigger_index="72" type="unknown"/>
            <net data_index="71" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2S_interface_R2:audasic|BITQUEUE[33]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="71" tap_mode="classic" trigger_index="71" type="unknown"/>
            <net data_index="70" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2S_interface_R2:audasic|BITQUEUE[32]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="70" tap_mode="classic" trigger_index="70" type="unknown"/>
            <net data_index="69" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2S_interface_R2:audasic|BITQUEUE[31]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="69" tap_mode="classic" trigger_index="69" type="unknown"/>
            <net data_index="68" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2S_interface_R2:audasic|BITQUEUE[30]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="68" tap_mode="classic" trigger_index="68" type="unknown"/>
            <net data_index="66" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2S_interface_R2:audasic|BITQUEUE[29]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="66" tap_mode="classic" trigger_index="66" type="unknown"/>
            <net data_index="65" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2S_interface_R2:audasic|BITQUEUE[28]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="65" tap_mode="classic" trigger_index="65" type="unknown"/>
            <net data_index="64" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2S_interface_R2:audasic|BITQUEUE[27]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="64" tap_mode="classic" trigger_index="64" type="unknown"/>
            <net data_index="63" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2S_interface_R2:audasic|BITQUEUE[26]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="63" tap_mode="classic" trigger_index="63" type="unknown"/>
            <net data_index="62" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2S_interface_R2:audasic|BITQUEUE[25]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="62" tap_mode="classic" trigger_index="62" type="unknown"/>
            <net data_index="61" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2S_interface_R2:audasic|BITQUEUE[24]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="61" tap_mode="classic" trigger_index="61" type="unknown"/>
            <net data_index="60" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2S_interface_R2:audasic|BITQUEUE[23]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="60" tap_mode="classic" trigger_index="60" type="unknown"/>
            <net data_index="59" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2S_interface_R2:audasic|BITQUEUE[22]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="59" tap_mode="classic" trigger_index="59" type="unknown"/>
            <net data_index="58" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2S_interface_R2:audasic|BITQUEUE[21]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="58" tap_mode="classic" trigger_index="58" type="unknown"/>
            <net data_index="57" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2S_interface_R2:audasic|BITQUEUE[20]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="57" tap_mode="classic" trigger_index="57" type="unknown"/>
            <net data_index="55" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2S_interface_R2:audasic|BITQUEUE[19]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="55" tap_mode="classic" trigger_index="55" type="unknown"/>
            <net data_index="54" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2S_interface_R2:audasic|BITQUEUE[18]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="54" tap_mode="classic" trigger_index="54" type="unknown"/>
            <net data_index="53" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2S_interface_R2:audasic|BITQUEUE[17]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="53" tap_mode="classic" trigger_index="53" type="unknown"/>
            <net data_index="52" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2S_interface_R2:audasic|BITQUEUE[16]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="52" tap_mode="classic" trigger_index="52" type="unknown"/>
            <net data_index="51" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2S_interface_R2:audasic|BITQUEUE[15]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="51" tap_mode="classic" trigger_index="51" type="unknown"/>
            <net data_index="50" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2S_interface_R2:audasic|BITQUEUE[14]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="50" tap_mode="classic" trigger_index="50" type="unknown"/>
            <net data_index="49" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2S_interface_R2:audasic|BITQUEUE[13]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="49" tap_mode="classic" trigger_index="49" type="unknown"/>
            <net data_index="48" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2S_interface_R2:audasic|BITQUEUE[12]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="48" tap_mode="classic" trigger_index="48" type="unknown"/>
            <net data_index="47" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2S_interface_R2:audasic|BITQUEUE[11]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="47" tap_mode="classic" trigger_index="47" type="unknown"/>
            <net data_index="46" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2S_interface_R2:audasic|BITQUEUE[10]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="46" tap_mode="classic" trigger_index="46" type="unknown"/>
            <net data_index="92" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2S_interface_R2:audasic|BITQUEUE[9]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="92" tap_mode="classic" trigger_index="92" type="unknown"/>
            <net data_index="91" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2S_interface_R2:audasic|BITQUEUE[8]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="91" tap_mode="classic" trigger_index="91" type="unknown"/>
            <net data_index="90" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2S_interface_R2:audasic|BITQUEUE[7]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="90" tap_mode="classic" trigger_index="90" type="unknown"/>
            <net data_index="89" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2S_interface_R2:audasic|BITQUEUE[6]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="89" tap_mode="classic" trigger_index="89" type="unknown"/>
            <net data_index="88" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2S_interface_R2:audasic|BITQUEUE[5]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="88" tap_mode="classic" trigger_index="88" type="unknown"/>
            <net data_index="87" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2S_interface_R2:audasic|BITQUEUE[4]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="87" tap_mode="classic" trigger_index="87" type="unknown"/>
            <net data_index="78" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2S_interface_R2:audasic|BITQUEUE[3]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="78" tap_mode="classic" trigger_index="78" type="unknown"/>
            <net data_index="67" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2S_interface_R2:audasic|BITQUEUE[2]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="67" tap_mode="classic" trigger_index="67" type="unknown"/>
            <net data_index="56" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2S_interface_R2:audasic|BITQUEUE[1]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="56" tap_mode="classic" trigger_index="56" type="unknown"/>
            <net data_index="45" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2S_interface_R2:audasic|BITQUEUE[0]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="45" tap_mode="classic" trigger_index="45" type="unknown"/>
          </bus>
          <bus is_selected="false" level-0="alt_or" name="I2S_interface_R2:audasic|I2S_counter[5..0]" order="msb_to_lsb" storage-0="alt_or" storage-1="alt_or" storage-2="alt_or" type="register">
            <net data_index="101" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2S_interface_R2:audasic|I2S_counter[5]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="101" tap_mode="classic" trigger_index="101" type="unknown"/>
            <net data_index="100" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2S_interface_R2:audasic|I2S_counter[4]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="100" tap_mode="classic" trigger_index="100" type="unknown"/>
            <net data_index="99" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2S_interface_R2:audasic|I2S_counter[3]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="99" tap_mode="classic" trigger_index="99" type="unknown"/>
            <net data_index="98" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2S_interface_R2:audasic|I2S_counter[2]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="98" tap_mode="classic" trigger_index="98" type="unknown"/>
            <net data_index="97" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2S_interface_R2:audasic|I2S_counter[1]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="97" tap_mode="classic" trigger_index="97" type="unknown"/>
            <net data_index="96" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="I2S_interface_R2:audasic|I2S_counter[0]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="96" tap_mode="classic" trigger_index="96" type="unknown"/>
          </bus>
          <net data_index="156" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdram_access_ctl:sdram_bus_arbit|sd_write_resume" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="156" tap_mode="classic" trigger_index="156" type="unknown"/>
          <bus is_selected="false" level-0="alt_or" name="sdcard_init:sdtest|ram_addr_r[0..36]" order="lsb_to_msb" state="collapse" storage-0="alt_or" storage-1="alt_or" storage-2="alt_or" type="register">
            <net data_index="164" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_signal_inverted="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdcard_init:sdtest|ram_addr_r[0]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="164" tap_mode="probeonly" trigger_index="164" type="unknown"/>
            <net data_index="175" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_signal_inverted="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdcard_init:sdtest|ram_addr_r[1]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="175" tap_mode="probeonly" trigger_index="175" type="unknown"/>
            <net data_index="186" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_signal_inverted="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdcard_init:sdtest|ram_addr_r[2]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="186" tap_mode="probeonly" trigger_index="186" type="unknown"/>
            <net data_index="194" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_signal_inverted="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdcard_init:sdtest|ram_addr_r[3]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="194" tap_mode="probeonly" trigger_index="194" type="unknown"/>
            <net data_index="195" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_signal_inverted="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdcard_init:sdtest|ram_addr_r[4]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="195" tap_mode="probeonly" trigger_index="195" type="unknown"/>
            <net data_index="196" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_signal_inverted="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdcard_init:sdtest|ram_addr_r[5]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="196" tap_mode="probeonly" trigger_index="196" type="unknown"/>
            <net data_index="197" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_signal_inverted="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdcard_init:sdtest|ram_addr_r[6]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="197" tap_mode="probeonly" trigger_index="197" type="unknown"/>
            <net data_index="198" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_signal_inverted="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdcard_init:sdtest|ram_addr_r[7]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="198" tap_mode="probeonly" trigger_index="198" type="unknown"/>
            <net data_index="199" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_signal_inverted="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdcard_init:sdtest|ram_addr_r[8]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="199" tap_mode="probeonly" trigger_index="199" type="unknown"/>
            <net data_index="200" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_signal_inverted="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdcard_init:sdtest|ram_addr_r[9]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="200" tap_mode="probeonly" trigger_index="200" type="unknown"/>
            <net data_index="165" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_signal_inverted="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdcard_init:sdtest|ram_addr_r[10]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="165" tap_mode="probeonly" trigger_index="165" type="unknown"/>
            <net data_index="166" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_signal_inverted="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdcard_init:sdtest|ram_addr_r[11]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="166" tap_mode="probeonly" trigger_index="166" type="unknown"/>
            <net data_index="167" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_signal_inverted="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdcard_init:sdtest|ram_addr_r[12]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="167" tap_mode="probeonly" trigger_index="167" type="unknown"/>
            <net data_index="168" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_signal_inverted="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdcard_init:sdtest|ram_addr_r[13]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="168" tap_mode="probeonly" trigger_index="168" type="unknown"/>
            <net data_index="169" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_signal_inverted="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdcard_init:sdtest|ram_addr_r[14]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="169" tap_mode="probeonly" trigger_index="169" type="unknown"/>
            <net data_index="170" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_signal_inverted="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdcard_init:sdtest|ram_addr_r[15]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="170" tap_mode="probeonly" trigger_index="170" type="unknown"/>
            <net data_index="171" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_signal_inverted="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdcard_init:sdtest|ram_addr_r[16]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="171" tap_mode="probeonly" trigger_index="171" type="unknown"/>
            <net data_index="172" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_signal_inverted="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdcard_init:sdtest|ram_addr_r[17]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="172" tap_mode="probeonly" trigger_index="172" type="unknown"/>
            <net data_index="173" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_signal_inverted="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdcard_init:sdtest|ram_addr_r[18]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="173" tap_mode="probeonly" trigger_index="173" type="unknown"/>
            <net data_index="174" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_signal_inverted="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdcard_init:sdtest|ram_addr_r[19]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="174" tap_mode="probeonly" trigger_index="174" type="unknown"/>
            <net data_index="176" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_signal_inverted="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdcard_init:sdtest|ram_addr_r[20]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="176" tap_mode="probeonly" trigger_index="176" type="unknown"/>
            <net data_index="177" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_signal_inverted="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdcard_init:sdtest|ram_addr_r[21]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="177" tap_mode="probeonly" trigger_index="177" type="unknown"/>
            <net data_index="178" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_signal_inverted="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdcard_init:sdtest|ram_addr_r[22]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="178" tap_mode="probeonly" trigger_index="178" type="unknown"/>
            <net data_index="179" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_signal_inverted="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdcard_init:sdtest|ram_addr_r[23]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="179" tap_mode="probeonly" trigger_index="179" type="unknown"/>
            <net data_index="180" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_signal_inverted="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdcard_init:sdtest|ram_addr_r[24]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="180" tap_mode="probeonly" trigger_index="180" type="unknown"/>
            <net data_index="181" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_signal_inverted="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdcard_init:sdtest|ram_addr_r[25]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="181" tap_mode="probeonly" trigger_index="181" type="unknown"/>
            <net data_index="182" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_signal_inverted="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdcard_init:sdtest|ram_addr_r[26]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="182" tap_mode="probeonly" trigger_index="182" type="unknown"/>
            <net data_index="183" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_signal_inverted="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdcard_init:sdtest|ram_addr_r[27]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="183" tap_mode="probeonly" trigger_index="183" type="unknown"/>
            <net data_index="184" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_signal_inverted="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdcard_init:sdtest|ram_addr_r[28]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="184" tap_mode="probeonly" trigger_index="184" type="unknown"/>
            <net data_index="185" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_signal_inverted="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdcard_init:sdtest|ram_addr_r[29]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="185" tap_mode="probeonly" trigger_index="185" type="unknown"/>
            <net data_index="187" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_signal_inverted="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdcard_init:sdtest|ram_addr_r[30]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="187" tap_mode="probeonly" trigger_index="187" type="unknown"/>
            <net data_index="188" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_signal_inverted="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdcard_init:sdtest|ram_addr_r[31]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="188" tap_mode="probeonly" trigger_index="188" type="unknown"/>
            <net data_index="189" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_signal_inverted="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdcard_init:sdtest|ram_addr_r[32]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="189" tap_mode="probeonly" trigger_index="189" type="unknown"/>
            <net data_index="190" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_signal_inverted="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdcard_init:sdtest|ram_addr_r[33]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="190" tap_mode="probeonly" trigger_index="190" type="unknown"/>
            <net data_index="191" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_signal_inverted="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdcard_init:sdtest|ram_addr_r[34]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="191" tap_mode="probeonly" trigger_index="191" type="unknown"/>
            <net data_index="192" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_signal_inverted="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdcard_init:sdtest|ram_addr_r[35]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="192" tap_mode="probeonly" trigger_index="192" type="unknown"/>
            <net data_index="193" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_signal_inverted="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdcard_init:sdtest|ram_addr_r[36]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="193" tap_mode="probeonly" trigger_index="193" type="unknown"/>
          </bus>
          <bus is_selected="false" level-0="alt_or" name="Group" order="lsb_to_msb" state="expand" storage-0="alt_or" storage-1="alt_or" storage-2="alt_or" type="unknown">
            <net data_index="203" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdcard_init:sdtest|state_r.READBLOCK" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="203" tap_mode="probeonly" trigger_index="203" type="unknown"/>
            <net data_index="208" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdcard_init:sdtest|state_r.RESET" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="208" tap_mode="probeonly" trigger_index="208" type="unknown"/>
            <net data_index="201" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdcard_init:sdtest|state_r.DONE" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="201" tap_mode="probeonly" trigger_index="201" type="unknown"/>
            <net data_index="209" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdcard_init:sdtest|state_r.WRITE" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="209" tap_mode="probeonly" trigger_index="209" type="unknown"/>
            <net data_index="204" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdcard_init:sdtest|state_r.READH_0" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="204" tap_mode="probeonly" trigger_index="204" type="unknown"/>
            <net data_index="205" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdcard_init:sdtest|state_r.READH_1" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="205" tap_mode="probeonly" trigger_index="205" type="unknown"/>
            <net data_index="206" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdcard_init:sdtest|state_r.READL_0" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="206" tap_mode="probeonly" trigger_index="206" type="unknown"/>
            <net data_index="207" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdcard_init:sdtest|state_r.READL_1" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="207" tap_mode="probeonly" trigger_index="207" type="unknown"/>
            <net data_index="202" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="sdcard_init:sdtest|state_r.ERROR" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="202" tap_mode="probeonly" trigger_index="202" type="unknown"/>
          </bus>
          <bus is_selected="false" level-0="alt_or" name="Group (1)" order="lsb_to_msb" state="expand" type="register">
            <net data_index="210" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="sdram_access_ctl_contload:sdram_bus_arbit|ctl_state.first_load" storage_index="210" tap_mode="probeonly" trigger_index="210" type="unknown"/>
            <net data_index="159" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="sdram_access_ctl_contload:sdram_bus_arbit|ctl_state.read_2" storage_index="159" tap_mode="classic" trigger_index="159" type="unknown"/>
            <net data_index="212" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="either edge" name="sdram_access_ctl_contload:sdram_bus_arbit|ctl_state.write_interleave" storage_index="212" tap_mode="probeonly" trigger_index="212" type="unknown"/>
            <net data_index="211" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="sdram_access_ctl_contload:sdram_bus_arbit|ctl_state.interleave_deassert" storage_index="211" tap_mode="probeonly" trigger_index="211" type="unknown"/>
          </bus>
          <net data_index="157" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="sdram_access_ctl_contload:sdram_bus_arbit|ack_out_2" storage_index="157" tap_mode="classic" trigger_index="157" type="unknown"/>
          <net data_index="158" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="sdram_access_ctl_contload:sdram_bus_arbit|ack_out_write_o" storage_index="158" tap_mode="classic" trigger_index="158" type="unknown"/>
          <net data_index="160" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="sdram_access_ctl_contload:sdram_bus_arbit|read_in_2" storage_index="160" tap_mode="classic" trigger_index="160" type="unknown"/>
          <net data_index="161" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="sdram_access_ctl_contload:sdram_bus_arbit|read_out_toavl" storage_index="161" tap_mode="classic" trigger_index="161" type="unknown"/>
          <net data_index="162" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="sdram_access_ctl_contload:sdram_bus_arbit|write_in" storage_index="162" tap_mode="classic" trigger_index="162" type="unknown"/>
          <net data_index="163" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="sdram_access_ctl_contload:sdram_bus_arbit|write_out_toavl" storage_index="163" tap_mode="classic" trigger_index="163" type="unknown"/>
          <net data_index="103" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="sdcard_init:sdtest|ram_init_half" storage_index="103" tap_mode="classic" trigger_index="103" type="unknown"/>
        </setup_view>
        <trigger_in_editor/>
        <trigger_out_editor/>
      </presentation>
      <trigger attribute_mem_mode="false" gap_record="true" global_temp="1" name="trigger: 2023/04/25 23:34:04  #1" position="pre" power_up_trigger_mode="false" record_data_gap="true" segment_size="4096" storage_mode="off" storage_qualifier_disabled="no" storage_qualifier_port_is_pin="true" storage_qualifier_port_name="auto_stp_external_storage_qualifier" storage_qualifier_port_tap_mode="classic" trigger_type="circular">
        <power_up_trigger position="pre" storage_qualifier_disabled="no"/>
        <events use_custom_flow_control="no">
          <level enabled="yes" name="condition1" type="basic">'I2S_interface:audasic|I2S_enable' == high &amp;&amp; 'sdram_access_ctl_contload:sdram_bus_arbit|ctl_state.write_interleave' == either edge
            <power_up enabled="yes">
            </power_up>
            <op_node/>
          </level>
        </events>
        <storage_qualifier_events>
          <transitional>111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
            <pwr_up_transitional>111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111</pwr_up_transitional>
          </transitional>
          <storage_qualifier_level type="basic">
            <power_up>
            </power_up>
            <op_node/>
          </storage_qualifier_level>
          <storage_qualifier_level type="basic">
            <power_up>
            </power_up>
            <op_node/>
          </storage_qualifier_level>
          <storage_qualifier_level type="basic">
            <power_up>
            </power_up>
            <op_node/>
          </storage_qualifier_level>
        </storage_qualifier_events>
      </trigger>
    </signal_set>
  </instance>
  <mnemonics/>
  <static_plugin_mnemonics/>
  <global_info>
    <single attribute="active instance" value="0"/>
    <single attribute="config widget visible" value="1"/>
    <single attribute="data log widget visible" value="1"/>
    <single attribute="hierarchy widget visible" value="1"/>
    <single attribute="instance widget visible" value="1"/>
    <single attribute="jtag widget visible" value="1"/>
    <single attribute="lock mode" value="0"/>
    <multi attribute="column width" size="23" value="34,34,595,74,68,78,95,96,98,98,88,88,389,101,101,101,101,101,101,101,101,107,78"/>
    <multi attribute="frame size" size="2" value="1920,1106"/>
    <multi attribute="jtag widget size" size="2" value="479,164"/>
  </global_info>
</session>
