#-----------------------------------------------------------
# PlanAhead v14.7 (64-bit)
# Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
# Start of session at: Fri Jun 28 19:04:18 2024
# Process ID: 6652
# Log file: C:/Users/ASUS/Desktop/FPGA-LAB_LAB04_Wed-G_Report/Lab4/Lab4/planAhead_run_1/planAhead.log
# Journal file: C:/Users/ASUS/Desktop/FPGA-LAB_LAB04_Wed-G_Report/Lab4/Lab4/planAhead_run_1/planAhead.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from F:/SoftWare/XilinxISE/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [F:/SoftWare/XilinxISE/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [F:/SoftWare/XilinxISE/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
INFO: [Common 17-81] Feature available: PartialReconfiguration
source C:/Users/ASUS/Desktop/FPGA-LAB_LAB04_Wed-G_Report/Lab4/Lab4/pa.fromHdl.tcl
# create_project -name Lab4 -dir "C:/Users/ASUS/Desktop/FPGA-LAB_LAB04_Wed-G_Report/Lab4/Lab4/planAhead_run_1" -part xc6slx45csg324-3
# set_param project.pinAheadLayout yes
# set srcset [get_property srcset [current_run -impl]]
# set_property target_constrs_file "DUT.ucf" [current_fileset -constrset]
Adding file 'C:/Users/ASUS/Desktop/FPGA-LAB_LAB04_Wed-G_Report/Lab4/Lab4/DUT.ucf' to fileset 'constrs_1'
# set hdlfile [add_files [list {ComplexMultiplier.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set_property top ComplexMultiplier $srcset
# add_files [list {DUT.ucf}] -fileset [get_property constrset [current_run]]
# add_files [list {ipcore_dir/CORDIC.ncf}] -fileset [get_property constrset [current_run]]
# add_files [list {ipcore_dir/MultAdd1.ncf}] -fileset [get_property constrset [current_run]]
# add_files [list {ipcore_dir/MultAdd2.ncf}] -fileset [get_property constrset [current_run]]
# add_files [list {ipcore_dir/MultAdd3.ncf}] -fileset [get_property constrset [current_run]]
# open_rtl_design -part xc6slx45csg324-3
Using Verific elaboration
Parsing VHDL file "F:/SoftWare/XilinxISE/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Analyzing Verilog file "C:/Users/ASUS/Desktop/FPGA-LAB_LAB04_Wed-G_Report/Lab4/Lab4/ComplexMultiplier.v" into library work
Loading clock regions from F:/SoftWare/XilinxISE/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx45/ClockRegion.xml
Loading clock buffers from F:/SoftWare/XilinxISE/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx45/ClockBuffers.xml
Loading package pin functions from F:/SoftWare/XilinxISE/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/PinFunctions.xml...
Loading package from F:/SoftWare/XilinxISE/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx45/csg324/Package.xml
Loading io standards from F:/SoftWare/XilinxISE/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/IOStandards.xml
Loading device configuration modes from F:/SoftWare/XilinxISE/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/ConfigModes.xml
Loading list of drcs for the architecture : F:/SoftWare/XilinxISE/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/drc.xml
Parsing UCF File [C:/Users/ASUS/Desktop/FPGA-LAB_LAB04_Wed-G_Report/Lab4/Lab4/DUT.ucf]
CRITICAL WARNING: [Constraints 18-11] Could not find net 'Control<0>' [C:/Users/ASUS/Desktop/FPGA-LAB_LAB04_Wed-G_Report/Lab4/Lab4/DUT.ucf:6]
CRITICAL WARNING: [Constraints 18-11] Could not find cell or net 'Output1<0>' [C:/Users/ASUS/Desktop/FPGA-LAB_LAB04_Wed-G_Report/Lab4/Lab4/DUT.ucf:8]
CRITICAL WARNING: [Constraints 18-11] Could not find cell or net 'Output1<1>' [C:/Users/ASUS/Desktop/FPGA-LAB_LAB04_Wed-G_Report/Lab4/Lab4/DUT.ucf:9]
CRITICAL WARNING: [Constraints 18-11] Could not find cell or net 'Output1<2>' [C:/Users/ASUS/Desktop/FPGA-LAB_LAB04_Wed-G_Report/Lab4/Lab4/DUT.ucf:10]
CRITICAL WARNING: [Constraints 18-11] Could not find cell or net 'Output1<3>' [C:/Users/ASUS/Desktop/FPGA-LAB_LAB04_Wed-G_Report/Lab4/Lab4/DUT.ucf:11]
CRITICAL WARNING: [Constraints 18-11] Could not find cell or net 'Output1<4>' [C:/Users/ASUS/Desktop/FPGA-LAB_LAB04_Wed-G_Report/Lab4/Lab4/DUT.ucf:12]
CRITICAL WARNING: [Constraints 18-11] Could not find cell or net 'Output1<5>' [C:/Users/ASUS/Desktop/FPGA-LAB_LAB04_Wed-G_Report/Lab4/Lab4/DUT.ucf:13]
CRITICAL WARNING: [Constraints 18-11] Could not find cell or net 'Output1<6>' [C:/Users/ASUS/Desktop/FPGA-LAB_LAB04_Wed-G_Report/Lab4/Lab4/DUT.ucf:14]
CRITICAL WARNING: [Constraints 18-11] Could not find cell or net 'Output1<7>' [C:/Users/ASUS/Desktop/FPGA-LAB_LAB04_Wed-G_Report/Lab4/Lab4/DUT.ucf:15]
CRITICAL WARNING: [Constraints 18-11] Could not find cell or net 'Output1<8>' [C:/Users/ASUS/Desktop/FPGA-LAB_LAB04_Wed-G_Report/Lab4/Lab4/DUT.ucf:16]
CRITICAL WARNING: [Constraints 18-11] Could not find cell or net 'Output1<9>' [C:/Users/ASUS/Desktop/FPGA-LAB_LAB04_Wed-G_Report/Lab4/Lab4/DUT.ucf:17]
CRITICAL WARNING: [Constraints 18-11] Could not find cell or net 'Output1<10>' [C:/Users/ASUS/Desktop/FPGA-LAB_LAB04_Wed-G_Report/Lab4/Lab4/DUT.ucf:18]
CRITICAL WARNING: [Constraints 18-11] Could not find cell or net 'Output1<11>' [C:/Users/ASUS/Desktop/FPGA-LAB_LAB04_Wed-G_Report/Lab4/Lab4/DUT.ucf:19]
CRITICAL WARNING: [Constraints 18-11] Could not find cell or net 'Output1<12>' [C:/Users/ASUS/Desktop/FPGA-LAB_LAB04_Wed-G_Report/Lab4/Lab4/DUT.ucf:20]
CRITICAL WARNING: [Constraints 18-11] Could not find cell or net 'Output1<13>' [C:/Users/ASUS/Desktop/FPGA-LAB_LAB04_Wed-G_Report/Lab4/Lab4/DUT.ucf:21]
CRITICAL WARNING: [Constraints 18-11] Could not find cell or net 'Output1<14>' [C:/Users/ASUS/Desktop/FPGA-LAB_LAB04_Wed-G_Report/Lab4/Lab4/DUT.ucf:22]
CRITICAL WARNING: [Constraints 18-11] Could not find cell or net 'Output1<15>' [C:/Users/ASUS/Desktop/FPGA-LAB_LAB04_Wed-G_Report/Lab4/Lab4/DUT.ucf:23]
CRITICAL WARNING: [Constraints 18-11] Could not find cell or net 'Output1<16>' [C:/Users/ASUS/Desktop/FPGA-LAB_LAB04_Wed-G_Report/Lab4/Lab4/DUT.ucf:24]
CRITICAL WARNING: [Constraints 18-11] Could not find cell or net 'Output1<17>' [C:/Users/ASUS/Desktop/FPGA-LAB_LAB04_Wed-G_Report/Lab4/Lab4/DUT.ucf:25]
CRITICAL WARNING: [Constraints 18-11] Could not find cell or net 'Output1<18>' [C:/Users/ASUS/Desktop/FPGA-LAB_LAB04_Wed-G_Report/Lab4/Lab4/DUT.ucf:26]
CRITICAL WARNING: [Constraints 18-11] Could not find cell or net 'Output1<19>' [C:/Users/ASUS/Desktop/FPGA-LAB_LAB04_Wed-G_Report/Lab4/Lab4/DUT.ucf:27]
CRITICAL WARNING: [Constraints 18-11] Could not find cell or net 'Output1<20>' [C:/Users/ASUS/Desktop/FPGA-LAB_LAB04_Wed-G_Report/Lab4/Lab4/DUT.ucf:28]
CRITICAL WARNING: [Constraints 18-11] Could not find cell or net 'Output1<21>' [C:/Users/ASUS/Desktop/FPGA-LAB_LAB04_Wed-G_Report/Lab4/Lab4/DUT.ucf:29]
CRITICAL WARNING: [Constraints 18-11] Could not find cell or net 'Output1<22>' [C:/Users/ASUS/Desktop/FPGA-LAB_LAB04_Wed-G_Report/Lab4/Lab4/DUT.ucf:30]
CRITICAL WARNING: [Constraints 18-11] Could not find cell or net 'Output1<23>' [C:/Users/ASUS/Desktop/FPGA-LAB_LAB04_Wed-G_Report/Lab4/Lab4/DUT.ucf:31]
CRITICAL WARNING: [Constraints 18-11] Could not find cell or net 'Output1<24>' [C:/Users/ASUS/Desktop/FPGA-LAB_LAB04_Wed-G_Report/Lab4/Lab4/DUT.ucf:32]
CRITICAL WARNING: [Constraints 18-11] Could not find cell or net 'Output1<25>' [C:/Users/ASUS/Desktop/FPGA-LAB_LAB04_Wed-G_Report/Lab4/Lab4/DUT.ucf:33]
CRITICAL WARNING: [Constraints 18-11] Could not find cell or net 'Output1<26>' [C:/Users/ASUS/Desktop/FPGA-LAB_LAB04_Wed-G_Report/Lab4/Lab4/DUT.ucf:34]
CRITICAL WARNING: [Constraints 18-11] Could not find cell or net 'Output1<27>' [C:/Users/ASUS/Desktop/FPGA-LAB_LAB04_Wed-G_Report/Lab4/Lab4/DUT.ucf:35]
CRITICAL WARNING: [Constraints 18-11] Could not find cell or net 'Output1<28>' [C:/Users/ASUS/Desktop/FPGA-LAB_LAB04_Wed-G_Report/Lab4/Lab4/DUT.ucf:36]
CRITICAL WARNING: [Constraints 18-11] Could not find cell or net 'Output1<29>' [C:/Users/ASUS/Desktop/FPGA-LAB_LAB04_Wed-G_Report/Lab4/Lab4/DUT.ucf:37]
CRITICAL WARNING: [Constraints 18-11] Could not find cell or net 'Output1<30>' [C:/Users/ASUS/Desktop/FPGA-LAB_LAB04_Wed-G_Report/Lab4/Lab4/DUT.ucf:38]
CRITICAL WARNING: [Constraints 18-11] Could not find cell or net 'Output1<31>' [C:/Users/ASUS/Desktop/FPGA-LAB_LAB04_Wed-G_Report/Lab4/Lab4/DUT.ucf:39]
CRITICAL WARNING: [Constraints 18-11] Could not find cell or net 'Output1<32>' [C:/Users/ASUS/Desktop/FPGA-LAB_LAB04_Wed-G_Report/Lab4/Lab4/DUT.ucf:40]
CRITICAL WARNING: [Constraints 18-11] Could not find cell or net 'Output1<33>' [C:/Users/ASUS/Desktop/FPGA-LAB_LAB04_Wed-G_Report/Lab4/Lab4/DUT.ucf:41]
CRITICAL WARNING: [Constraints 18-11] Could not find cell or net 'Output1<34>' [C:/Users/ASUS/Desktop/FPGA-LAB_LAB04_Wed-G_Report/Lab4/Lab4/DUT.ucf:42]
CRITICAL WARNING: [Constraints 18-11] Could not find cell or net 'Output1<35>' [C:/Users/ASUS/Desktop/FPGA-LAB_LAB04_Wed-G_Report/Lab4/Lab4/DUT.ucf:43]
CRITICAL WARNING: [Constraints 18-11] Could not find cell or net 'Output1<36>' [C:/Users/ASUS/Desktop/FPGA-LAB_LAB04_Wed-G_Report/Lab4/Lab4/DUT.ucf:44]
CRITICAL WARNING: [Constraints 18-11] Could not find cell or net 'Output1<37>' [C:/Users/ASUS/Desktop/FPGA-LAB_LAB04_Wed-G_Report/Lab4/Lab4/DUT.ucf:45]
Finished Parsing UCF File [C:/Users/ASUS/Desktop/FPGA-LAB_LAB04_Wed-G_Report/Lab4/Lab4/DUT.ucf]
CRITICAL WARNING: [Constraints 18-329] No definition for group 'Output1_Group', timing constraint is ignored [C:/Users/ASUS/Desktop/FPGA-LAB_LAB04_Wed-G_Report/Lab4/Lab4/DUT.ucf:46]
INFO: [Designutils 20-20] Invalid constraints found, use command 'write_ucf -constraints invalid <file>' to save all the invalid constraints to a file
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: 6f2d1662
open_rtl_design: Time (s): elapsed = 00:00:17 . Memory (MB): peak = 640.098 ; gain = 192.016
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-344] 'source' was cancelled
update_compile_order -fileset sim_1
exit
ERROR: [PlanAhead 12-106] *** Exception: ui.h.b: Found deleted key in HTclEventBroker. Verify if the classes listed here call cleanup()
HTclEvent: SIGNAL_MODIFY   Classes: ui.views.aR 
HTclEvent: DEBUG_PORT_CONFIG_CHANGE   Classes: ui.views.aR 
HTclEvent: DEBUG_CORE_CONFIG_CHANGE   Classes: ui.views.aR 
HTclEvent: SIGNAL_BUS_MODIFY   Classes: ui.views.aR 
 (See C:/Users/ASUS/Desktop/FPGA-LAB_LAB04_Wed-G_Report/Lab4/Lab4\planAhead_pid6652.debug)
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Fri Jun 28 19:05:11 2024...
INFO: [Common 17-83] Releasing license: PlanAhead
