{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1699378180409 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1699378180409 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 07 09:29:40 2023 " "Processing started: Tue Nov 07 09:29:40 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1699378180409 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699378180409 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off task4 -c task4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off task4 -c task4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699378180409 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1699378181176 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1699378181176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_pll.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_pll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_pll " "Found entity 1: vga_pll" {  } { { "vga_pll.sv" "" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/Lab4/CPEN311-lab4/task4/vga_pll.sv" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699378189383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699378189383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_demo.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_demo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_demo " "Found entity 1: vga_demo" {  } { { "vga_demo.sv" "" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/Lab4/CPEN311-lab4/task4/vga_demo.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699378189383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699378189383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "vga_controller.sv" "" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/Lab4/CPEN311-lab4/task4/vga_controller.sv" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699378189383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699378189383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_address_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_address_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_address_translator " "Found entity 1: vga_address_translator" {  } { { "vga_address_translator.sv" "" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/Lab4/CPEN311-lab4/task4/vga_address_translator.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699378189399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699378189399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_adapter " "Found entity 1: vga_adapter" {  } { { "vga_adapter.sv" "" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/Lab4/CPEN311-lab4/task4/vga_adapter.sv" 82 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699378189399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699378189399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "task4.sv 1 1 " "Found 1 design units, including 1 entities, in source file task4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 task4 " "Found entity 1: task4" {  } { { "task4.sv" "" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/Lab4/CPEN311-lab4/task4/task4.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699378189399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699378189399 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "centre_x CENTRE_X reuleaux.sv(2) " "Verilog HDL Declaration information at reuleaux.sv(2): object \"centre_x\" differs only in case from object \"CENTRE_X\" in the same scope" {  } { { "reuleaux.sv" "" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/Lab4/CPEN311-lab4/task4/reuleaux.sv" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1699378189414 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "centre_y CENTRE_Y reuleaux.sv(2) " "Verilog HDL Declaration information at reuleaux.sv(2): object \"centre_y\" differs only in case from object \"CENTRE_Y\" in the same scope" {  } { { "reuleaux.sv" "" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/Lab4/CPEN311-lab4/task4/reuleaux.sv" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1699378189414 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "done DONE reuleaux.sv(3) " "Verilog HDL Declaration information at reuleaux.sv(3): object \"done\" differs only in case from object \"DONE\" in the same scope" {  } { { "reuleaux.sv" "" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/Lab4/CPEN311-lab4/task4/reuleaux.sv" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1699378189414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reuleaux.sv 1 1 " "Found 1 design units, including 1 entities, in source file reuleaux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reuleaux " "Found entity 1: reuleaux" {  } { { "reuleaux.sv" "" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/Lab4/CPEN311-lab4/task4/reuleaux.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699378189414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699378189414 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "vga_x VGA_X fillscreenb.sv(3) " "Verilog HDL Declaration information at fillscreenb.sv(3): object \"vga_x\" differs only in case from object \"VGA_X\" in the same scope" {  } { { "fillscreenb.sv" "" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/Lab4/CPEN311-lab4/task4/fillscreenb.sv" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1699378189414 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "vga_y VGA_Y fillscreenb.sv(3) " "Verilog HDL Declaration information at fillscreenb.sv(3): object \"vga_y\" differs only in case from object \"VGA_Y\" in the same scope" {  } { { "fillscreenb.sv" "" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/Lab4/CPEN311-lab4/task4/fillscreenb.sv" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1699378189414 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "done DONE fillscreenb.sv(2) " "Verilog HDL Declaration information at fillscreenb.sv(2): object \"done\" differs only in case from object \"DONE\" in the same scope" {  } { { "fillscreenb.sv" "" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/Lab4/CPEN311-lab4/task4/fillscreenb.sv" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1699378189414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fillscreenb.sv 1 1 " "Found 1 design units, including 1 entities, in source file fillscreenb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fillscreenb " "Found entity 1: fillscreenb" {  } { { "fillscreenb.sv" "" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/Lab4/CPEN311-lab4/task4/fillscreenb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699378189430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699378189430 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "task4 " "Elaborating entity \"task4\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1699378189461 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR task4.sv(2) " "Output port \"LEDR\" at task4.sv(2) has no driver" {  } { { "task4.sv" "" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/Lab4/CPEN311-lab4/task4/task4.sv" 2 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1699378189477 "|task4"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX0 task4.sv(3) " "Output port \"HEX0\" at task4.sv(3) has no driver" {  } { { "task4.sv" "" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/Lab4/CPEN311-lab4/task4/task4.sv" 3 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1699378189477 "|task4"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1 task4.sv(3) " "Output port \"HEX1\" at task4.sv(3) has no driver" {  } { { "task4.sv" "" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/Lab4/CPEN311-lab4/task4/task4.sv" 3 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1699378189477 "|task4"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2 task4.sv(3) " "Output port \"HEX2\" at task4.sv(3) has no driver" {  } { { "task4.sv" "" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/Lab4/CPEN311-lab4/task4/task4.sv" 3 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1699378189477 "|task4"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3 task4.sv(4) " "Output port \"HEX3\" at task4.sv(4) has no driver" {  } { { "task4.sv" "" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/Lab4/CPEN311-lab4/task4/task4.sv" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1699378189477 "|task4"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX4 task4.sv(4) " "Output port \"HEX4\" at task4.sv(4) has no driver" {  } { { "task4.sv" "" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/Lab4/CPEN311-lab4/task4/task4.sv" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1699378189477 "|task4"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX5 task4.sv(4) " "Output port \"HEX5\" at task4.sv(4) has no driver" {  } { { "task4.sv" "" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/Lab4/CPEN311-lab4/task4/task4.sv" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1699378189477 "|task4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fillscreenb fillscreenb:fsb " "Elaborating entity \"fillscreenb\" for hierarchy \"fillscreenb:fsb\"" {  } { { "task4.sv" "fsb" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/Lab4/CPEN311-lab4/task4/task4.sv" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699378189477 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 fillscreenb.sv(19) " "Verilog HDL assignment warning at fillscreenb.sv(19): truncated value with size 32 to match size of target (3)" {  } { { "fillscreenb.sv" "" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/Lab4/CPEN311-lab4/task4/fillscreenb.sv" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699378189477 "|task4|fillscreenb:fsb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 fillscreenb.sv(21) " "Verilog HDL assignment warning at fillscreenb.sv(21): truncated value with size 32 to match size of target (8)" {  } { { "fillscreenb.sv" "" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/Lab4/CPEN311-lab4/task4/fillscreenb.sv" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699378189477 "|task4|fillscreenb:fsb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 fillscreenb.sv(22) " "Verilog HDL assignment warning at fillscreenb.sv(22): truncated value with size 32 to match size of target (7)" {  } { { "fillscreenb.sv" "" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/Lab4/CPEN311-lab4/task4/fillscreenb.sv" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699378189477 "|task4|fillscreenb:fsb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 fillscreenb.sv(37) " "Verilog HDL assignment warning at fillscreenb.sv(37): truncated value with size 32 to match size of target (8)" {  } { { "fillscreenb.sv" "" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/Lab4/CPEN311-lab4/task4/fillscreenb.sv" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699378189477 "|task4|fillscreenb:fsb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 fillscreenb.sv(41) " "Verilog HDL assignment warning at fillscreenb.sv(41): truncated value with size 32 to match size of target (7)" {  } { { "fillscreenb.sv" "" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/Lab4/CPEN311-lab4/task4/fillscreenb.sv" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699378189477 "|task4|fillscreenb:fsb"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reuleaux reuleaux:joe " "Elaborating entity \"reuleaux\" for hierarchy \"reuleaux:joe\"" {  } { { "task4.sv" "joe" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/Lab4/CPEN311-lab4/task4/task4.sv" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699378189492 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 reuleaux.sv(13) " "Verilog HDL assignment warning at reuleaux.sv(13): truncated value with size 32 to match size of target (8)" {  } { { "reuleaux.sv" "" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/Lab4/CPEN311-lab4/task4/reuleaux.sv" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699378189492 "|task4|reuleaux:joe"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 reuleaux.sv(15) " "Verilog HDL assignment warning at reuleaux.sv(15): truncated value with size 32 to match size of target (8)" {  } { { "reuleaux.sv" "" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/Lab4/CPEN311-lab4/task4/reuleaux.sv" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699378189492 "|task4|reuleaux:joe"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 reuleaux.sv(17) " "Verilog HDL assignment warning at reuleaux.sv(17): truncated value with size 32 to match size of target (8)" {  } { { "reuleaux.sv" "" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/Lab4/CPEN311-lab4/task4/reuleaux.sv" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699378189492 "|task4|reuleaux:joe"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_adapter vga_adapter:vga_u0 " "Elaborating entity \"vga_adapter\" for hierarchy \"vga_adapter:vga_u0\"" {  } { { "task4.sv" "vga_u0" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/Lab4/CPEN311-lab4/task4/task4.sv" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699378189524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_address_translator vga_adapter:vga_u0\|vga_address_translator:user_input_translator " "Elaborating entity \"vga_address_translator\" for hierarchy \"vga_adapter:vga_u0\|vga_address_translator:user_input_translator\"" {  } { { "vga_adapter.sv" "user_input_translator" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/Lab4/CPEN311-lab4/task4/vga_adapter.sv" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699378189524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_adapter:vga_u0\|altsyncram:VideoMemory " "Elaborating entity \"altsyncram\" for hierarchy \"vga_adapter:vga_u0\|altsyncram:VideoMemory\"" {  } { { "vga_adapter.sv" "VideoMemory" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/Lab4/CPEN311-lab4/task4/vga_adapter.sv" 221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699378189644 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_adapter:vga_u0\|altsyncram:VideoMemory " "Elaborated megafunction instantiation \"vga_adapter:vga_u0\|altsyncram:VideoMemory\"" {  } { { "vga_adapter.sv" "" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/Lab4/CPEN311-lab4/task4/vga_adapter.sv" 221 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699378189660 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_adapter:vga_u0\|altsyncram:VideoMemory " "Instantiated megafunction \"vga_adapter:vga_u0\|altsyncram:VideoMemory\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 3 " "Parameter \"width_a\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699378189660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 3 " "Parameter \"width_b\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699378189660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699378189660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699378189660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699378189660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 19200 " "Parameter \"numwords_a\" = \"19200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699378189660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 15 " "Parameter \"widthad_b\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699378189660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 19200 " "Parameter \"numwords_b\" = \"19200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699378189660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699378189660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699378189660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699378189660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699378189660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699378189660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized TRUE " "Parameter \"power_up_uninitialized\" = \"TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699378189660 ""}  } { { "vga_adapter.sv" "" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/Lab4/CPEN311-lab4/task4/vga_adapter.sv" 221 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1699378189660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_g6k1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_g6k1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_g6k1 " "Found entity 1: altsyncram_g6k1" {  } { { "db/altsyncram_g6k1.tdf" "" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/Lab4/CPEN311-lab4/task4/db/altsyncram_g6k1.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699378189724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699378189724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_g6k1 vga_adapter:vga_u0\|altsyncram:VideoMemory\|altsyncram_g6k1:auto_generated " "Elaborating entity \"altsyncram_g6k1\" for hierarchy \"vga_adapter:vga_u0\|altsyncram:VideoMemory\|altsyncram_g6k1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699378189724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_7la.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_7la.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_7la " "Found entity 1: decode_7la" {  } { { "db/decode_7la.tdf" "" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/Lab4/CPEN311-lab4/task4/db/decode_7la.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699378189806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699378189806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_7la vga_adapter:vga_u0\|altsyncram:VideoMemory\|altsyncram_g6k1:auto_generated\|decode_7la:decode2 " "Elaborating entity \"decode_7la\" for hierarchy \"vga_adapter:vga_u0\|altsyncram:VideoMemory\|altsyncram_g6k1:auto_generated\|decode_7la:decode2\"" {  } { { "db/altsyncram_g6k1.tdf" "decode2" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/Lab4/CPEN311-lab4/task4/db/altsyncram_g6k1.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699378189806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_01a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_01a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_01a " "Found entity 1: decode_01a" {  } { { "db/decode_01a.tdf" "" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/Lab4/CPEN311-lab4/task4/db/decode_01a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699378189873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699378189873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_01a vga_adapter:vga_u0\|altsyncram:VideoMemory\|altsyncram_g6k1:auto_generated\|decode_01a:rden_decode_b " "Elaborating entity \"decode_01a\" for hierarchy \"vga_adapter:vga_u0\|altsyncram:VideoMemory\|altsyncram_g6k1:auto_generated\|decode_01a:rden_decode_b\"" {  } { { "db/altsyncram_g6k1.tdf" "rden_decode_b" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/Lab4/CPEN311-lab4/task4/db/altsyncram_g6k1.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699378189873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ifb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_ifb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ifb " "Found entity 1: mux_ifb" {  } { { "db/mux_ifb.tdf" "" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/Lab4/CPEN311-lab4/task4/db/mux_ifb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699378189940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699378189940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_ifb vga_adapter:vga_u0\|altsyncram:VideoMemory\|altsyncram_g6k1:auto_generated\|mux_ifb:mux3 " "Elaborating entity \"mux_ifb\" for hierarchy \"vga_adapter:vga_u0\|altsyncram:VideoMemory\|altsyncram_g6k1:auto_generated\|mux_ifb:mux3\"" {  } { { "db/altsyncram_g6k1.tdf" "mux3" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/Lab4/CPEN311-lab4/task4/db/altsyncram_g6k1.tdf" 49 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699378189940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_pll vga_adapter:vga_u0\|vga_pll:mypll " "Elaborating entity \"vga_pll\" for hierarchy \"vga_adapter:vga_u0\|vga_pll:mypll\"" {  } { { "vga_adapter.sv" "mypll" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/Lab4/CPEN311-lab4/task4/vga_adapter.sv" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699378189957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll vga_adapter:vga_u0\|vga_pll:mypll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"vga_adapter:vga_u0\|vga_pll:mypll\|altpll:altpll_component\"" {  } { { "vga_pll.sv" "altpll_component" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/Lab4/CPEN311-lab4/task4/vga_pll.sv" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699378190035 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_adapter:vga_u0\|vga_pll:mypll\|altpll:altpll_component " "Elaborated megafunction instantiation \"vga_adapter:vga_u0\|vga_pll:mypll\|altpll:altpll_component\"" {  } { { "vga_pll.sv" "" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/Lab4/CPEN311-lab4/task4/vga_pll.sv" 53 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699378190051 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_adapter:vga_u0\|vga_pll:mypll\|altpll:altpll_component " "Instantiated megafunction \"vga_adapter:vga_u0\|vga_pll:mypll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699378190051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699378190051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699378190051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type FAST " "Parameter \"pll_type\" = \"FAST\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699378190051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699378190051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "primary_clock INCLK0 " "Parameter \"primary_clock\" = \"INCLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699378190051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699378190051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699378190051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699378190051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699378190051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699378190051 ""}  } { { "vga_pll.sv" "" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/Lab4/CPEN311-lab4/task4/vga_pll.sv" 53 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1699378190051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll_80u.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll_80u.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_80u " "Found entity 1: altpll_80u" {  } { { "db/altpll_80u.tdf" "" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/Lab4/CPEN311-lab4/task4/db/altpll_80u.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699378190126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699378190126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_80u vga_adapter:vga_u0\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated " "Elaborating entity \"altpll_80u\" for hierarchy \"vga_adapter:vga_u0\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699378190128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller vga_adapter:vga_u0\|vga_controller:controller " "Elaborating entity \"vga_controller\" for hierarchy \"vga_adapter:vga_u0\|vga_controller:controller\"" {  } { { "vga_adapter.sv" "controller" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/Lab4/CPEN311-lab4/task4/vga_adapter.sv" 259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699378190145 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "cir circle " "Node instance \"cir\" instantiates undefined entity \"circle\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "reuleaux.sv" "cir" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/Lab4/CPEN311-lab4/task4/reuleaux.sv" 26 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1699378190163 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/Lab4/CPEN311-lab4/task4/output_files/task4.map.smsg " "Generated suppressed messages file C:/Users/Administrator/Documents/Verilog/311/CPEN-311/Lab4/CPEN311-lab4/task4/output_files/task4.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699378190220 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  16 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 16 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4788 " "Peak virtual memory: 4788 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1699378190275 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Nov 07 09:29:50 2023 " "Processing ended: Tue Nov 07 09:29:50 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1699378190275 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1699378190275 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1699378190275 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1699378190275 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 16 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 16 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1699378190868 ""}
