==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2017.3
Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg225-1'
WARNING: [HLS 200-40] Cannot find source file Z:/Documents/workspace/zysh101/src/tcl/../../hls/phasegen.cpp; skipping it.
WARNING: [HLS 200-40] Cannot find source file Z:/Documents/workspace/zysh101/src/tcl/../../hls/define.h; skipping it.
WARNING: [HLS 200-40] Cannot find source file Z:/Documents/workspace/zysh101/src/tcl/../../hls/typedef.h; skipping it.
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 105.598 ; gain = 49.973
ERROR: [HLS 200-70] Cannot find any design unit to elaborate.
Error in linking the design.
    while executing
"source ./hls.build.zybe.tcl"
    invoked from within
"hls::main ./hls.build.zybe.tcl"
    ("uplevel" body line 1)
    invoked from within
"uplevel 1 hls::main {*}$args"
    (procedure "hls_proc" line 5)
    invoked from within
"hls_proc $argv"
