****************************************
Report : qor
Design : img2_jtag_tap_wrap
Version: P-2019.03-SP4
Date   : Wed Nov 13 13:51:40 2024
****************************************
Information: The stitching and editing of coupling caps is turned OFF for design 'img2_jtag_tap_wrap.nlib:img2_jtag_tap_wrap.design'. (TIM-125)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 441, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 0, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Information: Timer using 'Zero-interconnect Delay Calculation'. (TIM-050)


Scenario           'norm.tt0p8v85c.typical_CCworst'
Timing Path Group  'clock'
----------------------------------------
Levels of Logic:                      8
Critical Path Length:            0.1988
Critical Path Slack:             0.3964
Critical Path Clk Period:        1.2800
Total Negative Slack:            0.0000
No. of Violating Paths:               0
Worst Hold Violation:           -0.0084
Total Hold Violation:           -0.0322
No. of Hold Violations:               8
----------------------------------------

Scenario           'norm.tt0p8v85c.typical_CCworst'
Timing Path Group  'FEEDTHROUGH'
----------------------------------------
Levels of Logic:                      4
Critical Path Length:            0.6644
Critical Path Slack:             0.0786
Critical Path Clk Period:        1.2800
Total Negative Slack:            0.0000
No. of Violating Paths:               0
Worst Hold Violation:            0.0000
Total Hold Violation:            0.0000
No. of Hold Violations:               0
----------------------------------------

Scenario           'norm.tt0p8v85c.typical_CCworst'
Timing Path Group  'REGIN'
----------------------------------------
Levels of Logic:                      4
Critical Path Length:            0.5534
Critical Path Slack:             0.0381
Critical Path Clk Period:        1.2800
Total Negative Slack:            0.0000
No. of Violating Paths:               0
Worst Hold Violation:            0.0000
Total Hold Violation:            0.0000
No. of Hold Violations:               0
----------------------------------------

Scenario           'norm.tt0p8v85c.typical_CCworst'
Timing Path Group  'REGOUT'
----------------------------------------
Levels of Logic:                      1
Critical Path Length:            0.0620
Critical Path Slack:             0.0390
Critical Path Clk Period:        1.2800
Total Negative Slack:            0.0000
No. of Violating Paths:               0
Worst Hold Violation:            0.0000
Total Hold Violation:            0.0000
No. of Hold Violations:               0
----------------------------------------


Cell Count
----------------------------------------
Hierarchical Cell Count:              0
Hierarchical Port Count:              0
Leaf Cell Count:                    431
Buf/Inv Cell Count:                  75
Buf Cell Count:                      21
Inv Cell Count:                      54
CT Buf/Inv Cell Count:                0
Combinational Cell Count:           287
Sequential Cell Count:              144
   Integrated Clock-Gating Cell Count:                     5
   Sequential Macro Cell Count:                            0
   Single-bit Sequential Cell Count:                       139
   Multi-bit Sequential Cell Count:                        0
   Sequential Cell Banking Ratio:                          0.00%
   BitsPerflop:                                            1.00
Macro Count:                          0
----------------------------------------


Area
----------------------------------------
Combinational Area:             56.3501
Noncombinational Area:         151.8912
Buf/Inv Area:                   10.4717
Total Buffer Area:               4.7174
Total Inverter Area:             5.7542
Macro/Black Box Area:            0.0000
Net Area:                             0
Net XLength:                  1313.0985
Net YLength:                  1245.5050
----------------------------------------
Cell Area (netlist):                          208.2413
Cell Area (netlist and physical only):        331.4650
Net Length:                   2558.6035


Design Rules
----------------------------------------
Total Number of Nets:               443
Nets with Violations:                21
Max Trans Violations:                21
Max Cap Violations:                  12
----------------------------------------

1
****************************************
Report : qor
        -summary
Design : img2_jtag_tap_wrap
Version: P-2019.03-SP4
Date   : Wed Nov 13 13:51:40 2024
****************************************
Information: Timer using 'Zero-interconnect Delay Calculation'. (TIM-050)

Timing
---------------------------------------------------------------------------
Context                                 WNS            TNS            NVE
---------------------------------------------------------------------------
norm.tt0p8v85c.typical_CCworst (Setup)         0.0381         0.0000              0
Design             (Setup)           0.0381         0.0000              0

norm.tt0p8v85c.typical_CCworst (Hold)        -0.0084        -0.0322              8
Design             (Hold)           -0.0084        -0.0322              8
---------------------------------------------------------------------------

Miscellaneous
---------------------------------------------------------------------------
Cell Area (netlist):                          208.2413
Cell Area (netlist and physical only):        331.4650
Nets with DRC Violations:       21
1
