Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Sun Dec  8 03:17:41 2024
| Host         : Puntakant running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     8 |
|    Minimum number of control sets                        |     8 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    37 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     8 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     3 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              62 |           24 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              93 |           39 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------+--------------------------+------------------+------------------+----------------+--------------+
|      Clock Signal     |       Enable Signal      | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------+--------------------------+------------------+------------------+----------------+--------------+
|  clk_100MHz_IBUF_BUFG | game_logic/current_score | reset_IBUF       |                3 |              8 |         2.67 |
|  clk_100MHz_IBUF_BUFG | game_logic/circle_y      | reset_IBUF       |                3 |              9 |         3.00 |
|  clk_100MHz_IBUF_BUFG | game_logic/char_x        | reset_IBUF       |                4 |             10 |         2.50 |
|  vga/w_25MHz          |                          | reset_IBUF       |                4 |             10 |         2.50 |
|  vga/w_25MHz          | vga/v_count_next_1       | reset_IBUF       |                5 |             10 |         2.00 |
|  clk_100MHz_IBUF_BUFG | game_logic/p_2_in        | reset_IBUF       |                5 |             20 |         4.00 |
|  clk_100MHz_IBUF_BUFG | game_logic/circle_x      | reset_IBUF       |               19 |             36 |         1.89 |
|  clk_100MHz_IBUF_BUFG |                          | reset_IBUF       |               20 |             52 |         2.60 |
+-----------------------+--------------------------+------------------+------------------+----------------+--------------+


