Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.4 (win64) Build 1071353 Tue Nov 18 18:24:04 MST 2014
| Date         : Wed Mar 04 15:48:09 2015
| Host         : PCPSB375 running 64-bit Service Pack 1  (build 7601)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7vx690t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |   396 |
| Minimum Number of register sites lost to control set restrictions |  1060 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            3153 |          886 |
| No           | No                    | Yes                    |             445 |          117 |
| No           | Yes                   | No                     |            1241 |          436 |
| Yes          | No                    | No                     |            1420 |          503 |
| Yes          | No                    | Yes                    |             336 |           89 |
| Yes          | Yes                   | No                     |            2545 |          740 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                                                  Clock Signal                                                 |                                                                                                             Enable Signal                                                                                                             |                                                                                                             Set/Reset Signal                                                                                                             | Slice Load Count | Bel Load Count |
+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/sync_clk     | slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/wr_rst_asreg_d1                            | slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/inverted_reset                                |                1 |              1 |
|  eth/phy/inst/core_clocking_i/userclk2                                                                        | ipbus/udp_if/rx_packet_parser/next_pkt_id_int0                                                                                                                                                                                        | ipbus/udp_if/rx_packet_parser/O26                                                                                                                                                                                                        |                1 |              1 |
|  eth/phy/inst/core_clocking_i/userclk2                                                                        |                                                                                                                                                                                                                                       | eth/phy/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RESET_INT                                                                                                                                                         |                1 |              1 |
|  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/sync_clk    |                                                                                                                                                                                                                                       | slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rst_d2                                       |                1 |              1 |
|  slaves/slave6/trigger_top/trigger_clock_synth/inst/proc_clk                                                  | slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_asreg_d1                            | slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/inverted_reset                                |                1 |              1 |
|  slaves/slave6/trigger_top/trigger_clock_synth/inst/proc_clk                                                  | slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/wr_rst_asreg_d1                            | slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/inverted_reset                                |                1 |              1 |
|  clocks/ipb_clk                                                                                               |                                                                                                                                                                                                                                       | ipbus/trans/iface/n_0_FSM_onehot_state_reg[5]                                                                                                                                                                                            |                1 |              1 |
|  eth/phy/inst/core_clocking_i/userclk2                                                                        |                                                                                                                                                                                                                                       | slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtrxreset_seq_i/gtrxreset_in_cdc_sync/s_level_out_d3                  |                1 |              1 |
|  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/sync_clk     | slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_asreg_d1                            | slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/inverted_reset                                |                1 |              1 |
|  clocks/ipb_clk                                                                                               | ipbus/trans/sm/n_0_FSM_onehot_state_reg[5]                                                                                                                                                                                            | ipbus/trans/sm/out[0]                                                                                                                                                                                                                    |                1 |              1 |
|  eth/phy/inst/core_clocking_i/userclk2                                                                        |                                                                                                                                                                                                                                       | eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/gtrxreset_ss                                                                                                                  |                1 |              1 |
|  slaves/slave6/trigger_top/trigger_clock_synth/inst/proc_clk                                                  |                                                                                                                                                                                                                                       | slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rst_d2                                       |                1 |              1 |
|  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/sync_clk     |                                                                                                                                                                                                                                       | slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rst_d2                                        |                1 |              1 |
|  slaves/slave6/trigger_top/trigger_clock_synth/inst/proc_clk                                                  | slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/wr_rst_asreg_d1                           | slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/inverted_reset                               |                1 |              1 |
|  slaves/slave6/trigger_top/trigger_clock_synth/inst/proc_clk                                                  | slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_asreg_d1                           | slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/inverted_reset                               |                1 |              1 |
|  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/sync_clk    | slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_asreg_d1                           | slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/inverted_reset                               |                1 |              1 |
|  slaves/slave6/trigger_top/trigger_clock_synth/inst/proc_clk                                                  |                                                                                                                                                                                                                                       | slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rst_d2                                        |                1 |              1 |
|  eth/phy/inst/core_clocking_i/userclk2                                                                        |                                                                                                                                                                                                                                       | slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gtrxreset_seq_i/gtrxreset_in_cdc_sync/s_level_out_d3                 |                1 |              1 |
|  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/sync_clk    | slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/wr_rst_asreg_d1                           | slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/inverted_reset                               |                1 |              1 |
|  eth/phy/inst/core_clocking_i/userclk2                                                                        |                                                                                                                                                                                                                                       | eth/phy/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/n_0_MGT_RESET.RESET_INT_PIPE_i_1                                                                                                                                  |                1 |              2 |
|  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/sync_clk    |                                                                                                                                                                                                                                       | slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/core_reset_logic_i/tx_resetdone_cdc_sync/O6                                                                                      |                1 |              2 |
|  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/sync_clk     | slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_global_logic_i/channel_init_sm_i/n_0_verify_watchdog_r_reg[14]_srl15_i_1                                        |                                                                                                                                                                                                                                          |                2 |              2 |
|  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/sync_clk     | slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_global_logic_i/channel_init_sm_i/n_0_rxver_count_r_reg[1]_srl2_i_1                                              |                                                                                                                                                                                                                                          |                2 |              2 |
|  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/sync_clk     | slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_lane_init_sm_4byte_i/counter5_r0                                           |                                                                                                                                                                                                                                          |                2 |              2 |
|  slaves/slave6/trigger_top/trigger_clock_synth/inst/proc_clk                                                  |                                                                                                                                                                                                                                       | slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1 |                1 |              2 |
|  clocks/ipb_clk                                                                                               |                                                                                                                                                                                                                                       | ipbus/trans/sm/n_0_FSM_onehot_state_reg[1]                                                                                                                                                                                               |                2 |              2 |
|  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/sync_clk    | slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_lane_init_sm_4byte_i/counter5_r0                                          |                                                                                                                                                                                                                                          |                2 |              2 |
|  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/sync_clk    |                                                                                                                                                                                                                                       | slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/O4                                                                                                                  |                1 |              2 |
|  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/sync_clk     |                                                                                                                                                                                                                                       | slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/O4                                                                                                                   |                1 |              2 |
|  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/sync_clk    | slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/counter4_r0                                               |                                                                                                                                                                                                                                          |                2 |              2 |
|  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/sync_clk     | slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_dec_4byte_i/counter4_r0                                                |                                                                                                                                                                                                                                          |                2 |              2 |
|  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/sync_clk     | slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_dec_4byte_i/counter3_r0                                                |                                                                                                                                                                                                                                          |                2 |              2 |
|  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/sync_clk     |                                                                                                                                                                                                                                       | slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/core_reset_logic_i/tx_resetdone_cdc_sync/O6                                                                                       |                1 |              2 |
|  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/sync_clk     |                                                                                                                                                                                                                                       | slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1  |                1 |              2 |
|  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/sync_clk    | slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/counter3_r0                                               |                                                                                                                                                                                                                                          |                2 |              2 |
|  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/sync_clk     | slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_global_logic_i/idle_and_ver_gen_i/txver_count_r0                                                                |                                                                                                                                                                                                                                          |                2 |              2 |
|  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/sync_clk    |                                                                                                                                                                                                                                       | slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1 |                2 |              2 |
|  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/sync_clk    | slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_global_logic_i/idle_and_ver_gen_i/txver_count_r0                                                               |                                                                                                                                                                                                                                          |                2 |              2 |
|  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/sync_clk    | slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_global_logic_i/channel_init_sm_i/n_0_verify_watchdog_r_reg[14]_srl15_i_1                                       |                                                                                                                                                                                                                                          |                2 |              2 |
|  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/sync_clk    | slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_global_logic_i/channel_init_sm_i/n_0_rxver_count_r_reg[1]_srl2_i_1                                             |                                                                                                                                                                                                                                          |                2 |              2 |
|  slaves/slave6/trigger_top/trigger_clock_synth/inst/proc_clk                                                  |                                                                                                                                                                                                                                       | slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1  |                1 |              2 |
|  slaves/slave6/trigger_top/trigger_clock_synth/inst/proc_clk                                                  |                                                                                                                                                                                                                                       | slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1  |                1 |              3 |
|  eth/phy/inst/core_clocking_i/userclk2                                                                        | ipbus/udp_if/rx_packet_parser/n_0_pkt_data[14]__4_i_1                                                                                                                                                                                 | ipbus/udp_if/rx_reset_block/O1                                                                                                                                                                                                           |                1 |              3 |
|  slaves/slave6/trigger_top/trigger_clock_synth/inst/proc_clk                                                  |                                                                                                                                                                                                                                       | slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1 |                1 |              3 |
|  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/sync_clk    |                                                                                                                                                                                                                                       | slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1 |                1 |              3 |
|  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/sync_clk     |                                                                                                                                                                                                                                       | slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1  |                2 |              3 |
|  clk200                                                                                                       | eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/sync_cplllock/E[0]                                                                                                                                  | eth/phy/inst/core_resets_i/pma_reset_pipe[3]                                                                                                                                                                                             |                3 |              4 |
|  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/sync_clk     |                                                                                                                                                                                                                                       | slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_rx_ll_i/rx_ll_pdu_datapath_i/sideband_output_i/SR[0]                                                               |                1 |              4 |
|  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/sync_clk     |                                                                                                                                                                                                                                       | slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_err_detect_4byte_i/n_0_good_cnt_r[3]_i_1                                      |                1 |              4 |
|  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/sync_clk     |                                                                                                                                                                                                                                       | slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/inverted_reset                                |                1 |              4 |
|  eth/phy/inst/core_clocking_i/userclk2                                                                        | ipbus/udp_if/tx_ram_selector/write_i_reg0                                                                                                                                                                                             | clocks/rsto_125                                                                                                                                                                                                                          |                2 |              4 |
|  eth/phy/inst/core_clocking_i/userclk2                                                                        | ipbus/udp_if/rx_ram_selector/send_i_reg0                                                                                                                                                                                              | clocks/rsto_125                                                                                                                                                                                                                          |                1 |              4 |
|  eth/phy/inst/core_clocking_i/userclk2                                                                        |                                                                                                                                                                                                                                       | ipbus/udp_if/RARP_block/n_0_address[5]_i_1                                                                                                                                                                                               |                1 |              4 |
|  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/sync_clk     |                                                                                                                                                                                                                                       | slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_tx_ll_i/tx_ll_control_i/do_cc_r                                                                                    |                2 |              4 |
|  clk200                                                                                                       | eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/sync_cplllock/E[0]                                                                                                                                  | eth/phy/inst/core_resets_i/pma_reset_pipe[3]                                                                                                                                                                                             |                2 |              4 |
|  eth/phy/inst/core_clocking_i/userclk2                                                                        |                                                                                                                                                                                                                                       | slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/gt_rxresetfsm_i/n_0_reset_time_out_reg                                                                               |                2 |              4 |
|  eth/phy/inst/core_clocking_i/userclk2                                                                        | slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/gt_txresetfsm_i/sync_cplllock_cdc_sync/E[0]                                                                       | slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/local_gt_reset                                                                                                                            |                2 |              4 |
|  slaves/slave6/trigger_top/trigger_clock_synth/inst/proc_clk                                                  |                                                                                                                                                                                                                                       | slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/inverted_reset                               |                1 |              4 |
|  eth/phy/inst/core_clocking_i/userclk2                                                                        |                                                                                                                                                                                                                                       | slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/gt_rxresetfsm_i/n_0_reset_time_out_reg                                                                              |                4 |              4 |
|  slaves/slave6/trigger_top/trigger_clock_synth/inst/proc_clk                                                  |                                                                                                                                                                                                                                       | slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/inverted_reset                                |                1 |              4 |
|  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/sync_clk    |                                                                                                                                                                                                                                       | slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_err_detect_4byte_i/n_0_good_cnt_r[3]_i_1                                     |                1 |              4 |
|  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/sync_clk    |                                                                                                                                                                                                                                       | slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/reset_logic/gt_rst_r_cdc_sync/s_level_out_d5                                                                                                         |                1 |              4 |
|  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/sync_clk    |                                                                                                                                                                                                                                       | slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_global_logic_i/channel_init_sm_i/reset_i                                                                          |                2 |              4 |
|  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/sync_clk    |                                                                                                                                                                                                                                       | slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_rx_ll_i/rx_ll_pdu_datapath_i/sideband_output_i/SR[0]                                                              |                2 |              4 |
|  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/sync_clk    |                                                                                                                                                                                                                                       | slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_tx_ll_i/tx_ll_control_i/do_cc_r                                                                                   |                2 |              4 |
|  clk200                                                                                                       |                                                                                                                                                                                                                                       | eth/phy/inst/core_clocking_i/AS[0]                                                                                                                                                                                                       |                1 |              4 |
|  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/sync_clk    |                                                                                                                                                                                                                                       | slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/inverted_reset                               |                1 |              4 |
|  eth/phy/inst/core_clocking_i/userclk2                                                                        |                                                                                                                                                                                                                                       | eth/phy/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/n_0_USE_ROCKET_IO.NO_1588.RXCLKCORCNT_INT[2]_i_1                                                                                                                  |                3 |              4 |
|  eth/phy/inst/core_clocking_i/userclk2                                                                        |                                                                                                                                                                                                                                       | eth/phy/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/TRANSMITTER/O10                                                                                                                                                   |                3 |              4 |
|  eth/phy/inst/core_clocking_i/userclk2                                                                        |                                                                                                                                                                                                                                       | eth/phy/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/SYNCHRONISATION/n_0_FSM_sequential_STATE[3]_i_1                                                                                                                   |                2 |              4 |
|  eth/phy/inst/core_clocking_i/userclk2                                                                        |                                                                                                                                                                                                                                       | ipbus/udp_if/rx_reset_block/O3[0]                                                                                                                                                                                                        |                2 |              4 |
|  eth/phy/inst/core_clocking_i/userclk2                                                                        |                                                                                                                                                                                                                                       | ipbus/udp_if/resend/O1                                                                                                                                                                                                                   |                2 |              4 |
|  eth/phy/inst/core_clocking_i/userclk2                                                                        | slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/gt_txresetfsm_i/sync_cplllock_cdc_sync/E[0]                                                                      | slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/reset_logic/local_gt_reset                                                                                                                           |                2 |              4 |
|  eth/phy/inst/core_clocking_i/userclk2                                                                        | slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/gt_rxresetfsm_i/sync_RXRESETDONE_cdc_sync/E[0]                                                                   | slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/rxfsm_soft_reset_r                                                                                                  |                3 |              4 |
|  eth/phy/inst/core_clocking_i/userclk2                                                                        | ipbus/udp_if/tx_ram_selector/send_i_reg0                                                                                                                                                                                              | clocks/rsto_125                                                                                                                                                                                                                          |                1 |              4 |
|  eth/phy/inst/core_clocking_i/userclk2                                                                        | ipbus/udp_if/tx_main/n_0_int_data_int[5]_i_1__0                                                                                                                                                                                       | ipbus/udp_if/tx_main/n_0_int_data_int[7]_i_1__0                                                                                                                                                                                          |                2 |              4 |
|  eth/phy/inst/core_clocking_i/userclk2                                                                        | ipbus/udp_if/tx_main/n_0_int_data_int[5]_i_1__0                                                                                                                                                                                       |                                                                                                                                                                                                                                          |                3 |              4 |
|  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/sync_clk     |                                                                                                                                                                                                                                       | slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_global_logic_i/channel_init_sm_i/reset_i                                                                           |                2 |              4 |
|  eth/phy/inst/core_clocking_i/userclk2                                                                        | slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/gt_rxresetfsm_i/sync_RXRESETDONE_cdc_sync/E[0]                                                                    | slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/rxfsm_soft_reset_r                                                                                                   |                3 |              4 |
|  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/sync_clk     |                                                                                                                                                                                                                                       | slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/gt_rst_r_cdc_sync/s_level_out_d5                                                                                                          |                1 |              4 |
|  eth/phy/inst/core_clocking_i/userclk2                                                                        | ipbus/udp_if/rx_ram_selector/write_i_reg0                                                                                                                                                                                             | clocks/rsto_125                                                                                                                                                                                                                          |                1 |              4 |
|  eth/phy/inst/core_clocking_i/userclk2                                                                        | ipbus/udp_if/ARP/set_addr                                                                                                                                                                                                             |                                                                                                                                                                                                                                          |                3 |              5 |
|  eth/phy/inst/core_clocking_i/userclk2                                                                        |                                                                                                                                                                                                                                       | eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/gt0_cpllreset_t                                                                                                                                        |                1 |              5 |
|  eth/phy/inst/core_clocking_i/userclk2                                                                        | ipbus/udp_if/RARP_block/n_0_req_end[5]_i_2                                                                                                                                                                                            | ipbus/udp_if/clock_crossing_if/O8                                                                                                                                                                                                        |                2 |              5 |
|  clocks/ipb_clk                                                                                               | ipbus/trans/sm/O12                                                                                                                                                                                                                    | ipbus/trans/sm/O45                                                                                                                                                                                                                       |                2 |              5 |
|  eth/phy/inst/core_clocking_i/userclk2                                                                        | ipbus/udp_if/status/set_addr                                                                                                                                                                                                          |                                                                                                                                                                                                                                          |                2 |              5 |
|  eth/phy/inst/core_clocking_i/userclk2                                                                        | ipbus/udp_if/tx_main/counting_reg__0                                                                                                                                                                                                  | ipbus/udp_if/tx_main/n_0_counter[4]_i_1                                                                                                                                                                                                  |                2 |              5 |
|  eth/phy/inst/core_clocking_i/userclk2                                                                        |                                                                                                                                                                                                                                       | eth/phy/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/p_1_out                                                                                                                                                           |                2 |              5 |
|  eth/phy/inst/core_clocking_i/userclk2                                                                        |                                                                                                                                                                                                                                       | eth/phy/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/p_0_out                                                                                                                                                           |                2 |              5 |
|  slaves/slave6/trigger_top/trigger_clock_synth/inst/proc_clk                                                  |                                                                                                                                                                                                                                       | slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/O1[2]                                         |                2 |              5 |
|  eth/phy/inst/core_clocking_i/userclk                                                                         |                                                                                                                                                                                                                                       | eth/phy/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RX_RESET                                                                                                                                                      |                1 |              5 |
|  eth/phy/inst/core_clocking_i/userclk                                                                         |                                                                                                                                                                                                                                       | eth/phy/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_TX_RESET                                                                                                                                                      |                1 |              5 |
|  eth/phy/inst/core_clocking_i/userclk                                                                         |                                                                                                                                                                                                                                       | eth/phy/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/SYNCHRONISATION/enablealign                                                                                                                                       |                1 |              5 |
|  eth/phy/inst/core_clocking_i/userclk2                                                                        |                                                                                                                                                                                                                                       | eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/data_in                                                                                                                                                |                1 |              5 |
|  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/sync_clk    |                                                                                                                                                                                                                                       | slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/O1[2]                                        |                1 |              5 |
|  slaves/slave6/trigger_top/trigger_clock_synth/inst/proc_clk                                                  |                                                                                                                                                                                                                                       | slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/O1[2]                                        |                2 |              5 |
|  eth/phy/inst/core_clocking_i/userclk2                                                                        | ipbus/udp_if/ping/set_addr                                                                                                                                                                                                            |                                                                                                                                                                                                                                          |                2 |              5 |
|  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/sync_clk     |                                                                                                                                                                                                                                       | slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/O1[2]                                         |                3 |              5 |
|  eth/phy/inst/core_clocking_i/userclk2                                                                        | ipbus/udp_if/payload/set_addr                                                                                                                                                                                                         |                                                                                                                                                                                                                                          |                2 |              5 |
|  eth/phy/inst/core_clocking_i/userclk2                                                                        | clocks/O3                                                                                                                                                                                                                             | ipbus/udp_if/tx_main/n_0_udpram_end_addr_int[12]_i_1                                                                                                                                                                                     |                2 |              5 |
|  eth/phy/inst/core_clocking_i/userclk2                                                                        | ipbus/udp_if/tx_main/n_0_udpram_end_addr_int[4]_i_2                                                                                                                                                                                   | ipbus/udp_if/tx_main/n_0_udpram_end_addr_int[4]_i_1                                                                                                                                                                                      |                2 |              5 |
|  eth/phy/inst/core_clocking_i/userclk2                                                                        | eth/mac/n_0_gap_cnt[4]_i_2                                                                                                                                                                                                            | eth/mac/gap_cnt0                                                                                                                                                                                                                         |                1 |              5 |
|  eth/phy/inst/core_clocking_i/userclk2                                                                        |                                                                                                                                                                                                                                       | ipbus/udp_if/rx_ram_mux/n_0_addra[10]_i_1                                                                                                                                                                                                |                2 |              5 |
|  slaves/slave6/trigger_top/trigger_clock_synth/inst/proc_clk                                                  | slaves/slave6/trigger_top/tracklet_processing_phi0/R1VMRouteL2/O1                                                                                                                                                                     |                                                                                                                                                                                                                                          |                1 |              6 |
|  slaves/slave6/trigger_top/trigger_clock_synth/inst/proc_clk                                                  | slaves/slave6/trigger_top/tracklet_processing_phi0/R1VMRouteL1/O2                                                                                                                                                                     |                                                                                                                                                                                                                                          |                2 |              6 |
|  eth/phy/inst/core_clocking_i/userclk2                                                                        | ipbus/udp_if/RARP_block/tick                                                                                                                                                                                                          | ipbus/udp_if/RARP_block/n_0_req_end[5]_i_2                                                                                                                                                                                               |                1 |              6 |
|  clk200                                                                                                       |                                                                                                                                                                                                                                       | eth/phy/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/n_0_counter_stg1[5]_i_1                                                                                                                                                    |                2 |              6 |
|  slaves/slave6/trigger_top/trigger_clock_synth/inst/proc_clk                                                  | slaves/slave6/trigger_top/tracklet_processing_phi0/R1VMRouteL1/O1                                                                                                                                                                     |                                                                                                                                                                                                                                          |                1 |              6 |
|  slaves/slave6/trigger_top/trigger_clock_synth/inst/proc_clk                                                  | slaves/slave6/trigger_top/tracklet_processing_phi0/R1Link1L3/StubsMemory/O1                                                                                                                                                           |                                                                                                                                                                                                                                          |                2 |              6 |
|  slaves/slave6/trigger_top/trigger_clock_synth/inst/proc_clk                                                  | slaves/slave6/trigger_top/tracklet_processing_phi0/R1Link1L2/StubsMemory/O1                                                                                                                                                           |                                                                                                                                                                                                                                          |                1 |              6 |
|  clocks/ipb_clk                                                                                               | ipbus/trans/sm/n_0_FSM_onehot_state[6]_i_1__0                                                                                                                                                                                         | clocks/rsto_ipb                                                                                                                                                                                                                          |                2 |              6 |
|  eth/phy/inst/core_clocking_i/userclk2                                                                        | ipbus/udp_if/rx_packet_parser/n_0_pkt_data[22]__0_i_1                                                                                                                                                                                 | ipbus/udp_if/rx_reset_block/O1                                                                                                                                                                                                           |                2 |              6 |
|  eth/phy/inst/core_clocking_i/userclk2                                                                        |                                                                                                                                                                                                                                       | eth/mac/set_addr_int1                                                                                                                                                                                                                    |                1 |              6 |
|  slaves/slave6/trigger_top/trigger_clock_synth/inst/proc_clk                                                  | slaves/slave6/trigger_top/tracklet_processing_phi0/TE_L1PHI1Z2_L2PHI2Z2/O1                                                                                                                                                            |                                                                                                                                                                                                                                          |                1 |              6 |
|  slaves/slave6/trigger_top/trigger_clock_synth/inst/proc_clk                                                  | slaves/slave6/trigger_top/tracklet_processing_phi0/Proj_L1L2_L3/Projection/O1                                                                                                                                                         |                                                                                                                                                                                                                                          |                1 |              6 |
|  eth/phy/inst/core_clocking_i/userclk2                                                                        | ipbus/udp_if/payload/n_0_len[5]__0_i_1                                                                                                                                                                                                | ipbus/udp_if/rx_reset_block/O1                                                                                                                                                                                                           |                2 |              6 |
|  slaves/slave6/trigger_top/trigger_clock_synth/inst/proc_clk                                                  | slaves/slave6/trigger_top/tracklet_processing_phi0/ProjCombL3_L1L2/n_0_read_add8[5]_i_1                                                                                                                                               |                                                                                                                                                                                                                                          |                1 |              6 |
|  slaves/slave6/trigger_top/trigger_clock_synth/inst/proc_clk                                                  | slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/projection1/CO[0]                                                                                                                                                          |                                                                                                                                                                                                                                          |                1 |              6 |
|  eth/phy/inst/core_clocking_i/userclk2                                                                        | eth/mac/O10[0]                                                                                                                                                                                                                        | ipbus/udp_if/rx_reset_block/O1                                                                                                                                                                                                           |                1 |              6 |
|  slaves/slave6/trigger_top/trigger_clock_synth/inst/proc_clk                                                  | slaves/slave6/trigger_top/tracklet_processing_phi0/ProjCombL3_L1L2/O6                                                                                                                                                                 |                                                                                                                                                                                                                                          |                2 |              6 |
|  clocks/ipb_clk                                                                                               |                                                                                                                                                                                                                                       | ipbus/trans/sm/out[0]                                                                                                                                                                                                                    |                3 |              7 |
|  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/sync_clk    | slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_tx_ll_i/tx_ll_control_i/E[0]                                                                                   | slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_global_logic_i/channel_init_sm_i/reset_i                                                                          |                3 |              7 |
|  eth/phy/inst/core_clocking_i/userclk2                                                                        | ipbus/udp_if/ARP/n_0_buf_to_load_int[47]_i_2                                                                                                                                                                                          | ipbus/udp_if/ARP/n_0_buf_to_load_int[35]_i_1                                                                                                                                                                                             |                2 |              7 |
|  eth/phy/inst/core_clocking_i/userclk2                                                                        |                                                                                                                                                                                                                                       | slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gtrxreset_seq_i/rst_cdc_sync/s_level_out_d3                          |                1 |              7 |
|  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/sync_clk     | slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_tx_ll_i/tx_ll_control_i/E[0]                                                                                    | slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_global_logic_i/channel_init_sm_i/reset_i                                                                           |                2 |              7 |
|  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/sync_clk     |                                                                                                                                                                                                                                       | slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_err_detect_4byte_i/ready_r0                                                   |                2 |              7 |
|  eth/phy/inst/core_clocking_i/userclk2                                                                        |                                                                                                                                                                                                                                       | eth/mac/n_0_emacphytxd[6]_i_1                                                                                                                                                                                                            |                2 |              7 |
|  eth/phy/inst/core_clocking_i/userclk2                                                                        |                                                                                                                                                                                                                                       | slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtrxreset_seq_i/rst_cdc_sync/s_level_out_d3                           |                2 |              7 |
|  clocks/ipb_clk                                                                                               | ipbus/trans/iface/n_0_FSM_onehot_state[7]_i_1                                                                                                                                                                                         | clocks/rsto_ipb                                                                                                                                                                                                                          |                2 |              7 |
|  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/sync_clk    |                                                                                                                                                                                                                                       | slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_err_detect_4byte_i/ready_r0                                                  |                2 |              7 |
|  eth/phy/inst/core_clocking_i/userclk2                                                                        | ipbus/udp_if/tx_main/n_0_udp_len_int[7]_i_1                                                                                                                                                                                           |                                                                                                                                                                                                                                          |                2 |              8 |
|  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/sync_clk    | slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_gen_4byte_i/n_0_TX_DATA[15]_i_1                                       |                                                                                                                                                                                                                                          |                4 |              8 |
|  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/sync_clk    | slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_gen_4byte_i/n_0_TX_DATA[23]_i_1                                       |                                                                                                                                                                                                                                          |                3 |              8 |
|  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/sync_clk    | slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_gen_4byte_i/n_0_TX_DATA[31]_i_1                                       |                                                                                                                                                                                                                                          |                3 |              8 |
|  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/sync_clk    | slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_gen_4byte_i/n_0_TX_DATA[7]_i_1                                        |                                                                                                                                                                                                                                          |                3 |              8 |
|  eth/phy/inst/core_clocking_i/userclk2                                                                        | eth/phy/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/TRANSMITTER/CONFIG_K28p5_1                                                                                                                                     | eth/phy/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_TX_RESET                                                                                                                                                      |                2 |              8 |
|  eth/phy/inst/core_clocking_i/userclk2                                                                        | slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/gt_rxresetfsm_i/n_0_init_wait_count[7]_i_1__0                                                                    | slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/rxfsm_soft_reset_r                                                                                                  |                2 |              8 |
|  clocks/ipb_clk                                                                                               | ipbus/trans/sm/ipb_master_out[ipb_strobe]                                                                                                                                                                                             | ipbus/trans/sm/timer0                                                                                                                                                                                                                    |                3 |              8 |
|  eth/phy/inst/core_clocking_i/userclk2                                                                        | slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/gt_txresetfsm_i/n_0_init_wait_count[7]_i_1                                                                       | slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/reset_logic/local_gt_reset                                                                                                                           |                2 |              8 |
|  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/sync_clk     | slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/n_0_TX_DATA[7]_i_1                                         |                                                                                                                                                                                                                                          |                3 |              8 |
|  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/sync_clk     | slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/n_0_TX_DATA[31]_i_1                                        |                                                                                                                                                                                                                                          |                3 |              8 |
|  clocks/ipb_clk                                                                                               | ipbus/trans/sm/n_0_words_todo[7]_i_1                                                                                                                                                                                                  |                                                                                                                                                                                                                                          |                4 |              8 |
|  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/sync_clk     | slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/n_0_TX_DATA[23]_i_1                                        |                                                                                                                                                                                                                                          |                5 |              8 |
|  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/sync_clk     | slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/n_0_TX_DATA[15]_i_1                                        |                                                                                                                                                                                                                                          |                3 |              8 |
|  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/sync_clk     | slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_lane_init_sm_4byte_i/consecutive_commas_r0                                 | slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_lane_init_sm_4byte_i/counter1_r0                                              |                2 |              8 |
|  slaves/slave6/trigger_top/trigger_clock_synth/inst/proc_clk                                                  | slaves/slave6/trigger_top/tracklet_processing_phi0/FML3_L1L2/FullMatch/CEB1                                                                                                                                                           |                                                                                                                                                                                                                                          |                5 |              8 |
|  clk200                                                                                                       | eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/n_0_init_wait_count[7]_i_1__0                                                                                                                       | eth/phy/inst/core_resets_i/pma_reset_pipe[3]                                                                                                                                                                                             |                3 |              8 |
|  eth/phy/inst/core_clocking_i/userclk2                                                                        | ipbus/udp_if/payload/n_0_buf_to_load_int[7]_i_1                                                                                                                                                                                       | ipbus/udp_if/rx_reset_block/O1                                                                                                                                                                                                           |                3 |              8 |
|  eth/phy/inst/core_clocking_i/userclk2                                                                        |                                                                                                                                                                                                                                       | eth/mac/n_0_tx_d[7]_i_1                                                                                                                                                                                                                  |                3 |              8 |
|  eth/phy/inst/core_clocking_i/userclk2                                                                        |                                                                                                                                                                                                                                       | eth/mac/status_we0                                                                                                                                                                                                                       |                4 |              8 |
|  eth/phy/inst/core_clocking_i/userclk2                                                                        |                                                                                                                                                                                                                                       | ipbus/udp_if/rx_packet_parser/O37                                                                                                                                                                                                        |                3 |              8 |
|  eth/phy/inst/core_clocking_i/userclk2                                                                        |                                                                                                                                                                                                                                       | eth/phy/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/Q[1]                                                                                                                                                              |                2 |              8 |
|  eth/phy/inst/core_clocking_i/userclk2                                                                        |                                                                                                                                                                                                                                       | slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/reset_logic/local_gt_reset                                                                                                                           |                5 |              8 |
|  eth/phy/inst/core_clocking_i/userclk2                                                                        |                                                                                                                                                                                                                                       | slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/local_gt_reset                                                                                                                            |                7 |              8 |
|  clk200                                                                                                       | eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/n_0_init_wait_count[7]_i_1                                                                                                                          | eth/phy/inst/core_resets_i/pma_reset_pipe[3]                                                                                                                                                                                             |                2 |              8 |
|  eth/phy/inst/core_clocking_i/userclk2                                                                        | slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/gt_rxresetfsm_i/n_0_init_wait_count[7]_i_1__0                                                                     | slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/rxfsm_soft_reset_r                                                                                                   |                2 |              8 |
|  eth/phy/inst/core_clocking_i/userclk2                                                                        | slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/gt_txresetfsm_i/n_0_init_wait_count[7]_i_1                                                                        | slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/local_gt_reset                                                                                                                            |                2 |              8 |
|  eth/phy/inst/core_clocking_i/userclk2                                                                        | ipbus/udp_if/payload/O23                                                                                                                                                                                                              |                                                                                                                                                                                                                                          |                3 |              8 |
|  eth/phy/inst/core_clocking_i/userclk2                                                                        | ipbus/udp_if/payload/load_buf_int                                                                                                                                                                                                     | ipbus/udp_if/rx_packet_parser/O31                                                                                                                                                                                                        |                3 |              8 |
|  eth/phy/inst/core_clocking_i/userclk2                                                                        | ipbus/udp_if/payload/n_0_buf_to_load_int[15]_i_1__1                                                                                                                                                                                   | ipbus/udp_if/rx_reset_block/O1                                                                                                                                                                                                           |                3 |              8 |
|  eth/phy/inst/core_clocking_i/userclk2                                                                        | ipbus/udp_if/payload/n_0_int_data_int[7]_i_2                                                                                                                                                                                          | ipbus/udp_if/rx_packet_parser/SR[0]                                                                                                                                                                                                      |                3 |              8 |
|  eth/phy/inst/core_clocking_i/userclk2                                                                        | ipbus/udp_if/payload/n_0_len[13]__0_i_1                                                                                                                                                                                               | ipbus/udp_if/rx_reset_block/O1                                                                                                                                                                                                           |                2 |              8 |
|  eth/phy/inst/core_clocking_i/userclk2                                                                        | ipbus/udp_if/payload/n_0_len[15]_i_1                                                                                                                                                                                                  | ipbus/udp_if/rx_reset_block/O1                                                                                                                                                                                                           |                2 |              8 |
|  eth/phy/inst/core_clocking_i/userclk2                                                                        | ipbus/udp_if/payload/n_0_len[7]_i_1                                                                                                                                                                                                   | ipbus/udp_if/rx_reset_block/O1                                                                                                                                                                                                           |                4 |              8 |
|  eth/phy/inst/core_clocking_i/userclk2                                                                        | ipbus/udp_if/ping/load_buf_int                                                                                                                                                                                                        | ipbus/udp_if/ping/shift_buf1                                                                                                                                                                                                             |                3 |              8 |
|  eth/phy/inst/core_clocking_i/userclk2                                                                        | ipbus/udp_if/ping/n_0_buf_to_load_int[15]_i_1__0                                                                                                                                                                                      | ipbus/udp_if/rx_reset_block/O1                                                                                                                                                                                                           |                4 |              8 |
|  eth/phy/inst/core_clocking_i/userclk2                                                                        | ipbus/udp_if/ping/n_0_buf_to_load_int[7]_i_1__0                                                                                                                                                                                       | ipbus/udp_if/rx_reset_block/O1                                                                                                                                                                                                           |                4 |              8 |
|  eth/phy/inst/core_clocking_i/userclk2                                                                        | ipbus/udp_if/rx_reset_block/O5                                                                                                                                                                                                        | ipbus/udp_if/rx_reset_block/O10                                                                                                                                                                                                          |                3 |              8 |
|  eth/phy/inst/core_clocking_i/userclk2                                                                        | ipbus/udp_if/rx_reset_block/O6                                                                                                                                                                                                        | ipbus/udp_if/rx_packet_parser/n_0_pkt_data[7]__1_i_1                                                                                                                                                                                     |                6 |              8 |
|  eth/phy/inst/core_clocking_i/userclk2                                                                        | ipbus/udp_if/status_buffer/n_0_history[7]_i_1                                                                                                                                                                                         |                                                                                                                                                                                                                                          |                4 |              8 |
|  eth/phy/inst/core_clocking_i/userclk2                                                                        | ipbus/udp_if/tx_main/O24                                                                                                                                                                                                              |                                                                                                                                                                                                                                          |                3 |              8 |
|  eth/phy/inst/core_clocking_i/userclk2                                                                        | ipbus/udp_if/tx_main/n_0_hdr_int[15]_i_1                                                                                                                                                                                              | clocks/rsto_125                                                                                                                                                                                                                          |                2 |              8 |
|  eth/phy/inst/core_clocking_i/userclk2                                                                        | ipbus/udp_if/tx_main/n_0_hdr_int[23]_i_1                                                                                                                                                                                              | clocks/rsto_125                                                                                                                                                                                                                          |                1 |              8 |
|  eth/phy/inst/core_clocking_i/userclk2                                                                        | ipbus/udp_if/tx_main/n_0_hdr_int[7]_i_1                                                                                                                                                                                               | clocks/rsto_125                                                                                                                                                                                                                          |                2 |              8 |
|  eth/phy/inst/core_clocking_i/userclk2                                                                        | ipbus/udp_if/tx_main/n_0_ip_cksum_int[15]_i_1                                                                                                                                                                                         |                                                                                                                                                                                                                                          |                2 |              8 |
|  eth/phy/inst/core_clocking_i/userclk2                                                                        | ipbus/udp_if/tx_main/n_0_ip_cksum_int[7]_i_1                                                                                                                                                                                          |                                                                                                                                                                                                                                          |                1 |              8 |
|  eth/phy/inst/core_clocking_i/userclk2                                                                        | ipbus/udp_if/tx_main/n_0_ip_len_int[15]_i_1                                                                                                                                                                                           |                                                                                                                                                                                                                                          |                2 |              8 |
|  eth/phy/inst/core_clocking_i/userclk2                                                                        | ipbus/udp_if/tx_main/n_0_ip_len_int[7]_i_1                                                                                                                                                                                            |                                                                                                                                                                                                                                          |                2 |              8 |
|  eth/phy/inst/core_clocking_i/userclk2                                                                        | ipbus/udp_if/tx_main/n_0_mac_tx_data_int[7]_i_2                                                                                                                                                                                       | ipbus/udp_if/tx_main/n_0_mac_tx_data_int[7]_i_1                                                                                                                                                                                          |                2 |              8 |
|  eth/phy/inst/core_clocking_i/userclk2                                                                        | ipbus/udp_if/tx_main/n_0_pay_len[9]_i_1                                                                                                                                                                                               |                                                                                                                                                                                                                                          |                3 |              8 |
|  eth/phy/inst/core_clocking_i/userclk2                                                                        | ipbus/udp_if/tx_main/n_0_special_int[7]_i_2                                                                                                                                                                                           | ipbus/udp_if/tx_main/n_0_special_int[7]_i_1                                                                                                                                                                                              |                3 |              8 |
|  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/sync_clk    | slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_lane_init_sm_4byte_i/consecutive_commas_r0                                | slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_lane_init_sm_4byte_i/counter1_r0                                             |                2 |              8 |
|  eth/phy/inst/core_clocking_i/userclk2                                                                        | ipbus/udp_if/tx_main/n_0_udp_len_int[15]_i_1                                                                                                                                                                                          |                                                                                                                                                                                                                                          |                2 |              8 |
|  eth/phy/inst/core_clocking_i/userclk2                                                                        |                                                                                                                                                                                                                                       | eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst/reset_out                                                                                                            |                4 |              9 |
|  eth/phy/inst/core_clocking_i/userclk2                                                                        | ipbus/udp_if/tx_main/clr_sum_buf1                                                                                                                                                                                                     | ipbus/udp_if/tx_main/O19                                                                                                                                                                                                                 |                2 |              9 |
|  eth/phy/inst/core_clocking_i/userclk2                                                                        |                                                                                                                                                                                                                                       | slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/rxfsm_soft_reset_r                                                                                                   |                7 |              9 |
|  clocks/ipb_clk                                                                                               | ipbus/trans/sm/O24                                                                                                                                                                                                                    |                                                                                                                                                                                                                                          |                5 |              9 |
|  eth/phy/inst/core_clocking_i/userclk2                                                                        | eth/phy/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/PULSE4096                                                                                                                        | eth/phy/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/n_0_LINK_TIMER[8]_i_1                                                                                                               |                2 |              9 |
|  eth/phy/inst/core_clocking_i/userclk2                                                                        | eth/mac/E[0]                                                                                                                                                                                                                          | ipbus/udp_if/rx_reset_block/O1                                                                                                                                                                                                           |                2 |              9 |
|  eth/phy/inst/core_clocking_i/userclk2                                                                        | eth/mac/O1                                                                                                                                                                                                                            | ipbus/udp_if/payload/O19                                                                                                                                                                                                                 |                2 |              9 |
|  clocks/ipb_clk                                                                                               | ipbus/trans/sm/waddr03_out                                                                                                                                                                                                            | ipbus/trans/iface/n_0_waddr[0]_i_1                                                                                                                                                                                                       |                3 |              9 |
|  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/sync_clk     |                                                                                                                                                                                                                                       | slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_global_logic_i/channel_init_sm_i/SR[0]                                                                             |                2 |              9 |
|  clocks/ipb_clk                                                                                               | ipbus/trans/iface/raddr0                                                                                                                                                                                                              | ipbus/udp_if/clock_crossing_if/dinit                                                                                                                                                                                                     |                3 |              9 |
|  clocks/ipb_clk                                                                                               | ipbus/trans/sm/p_1_out[0]                                                                                                                                                                                                             |                                                                                                                                                                                                                                          |                6 |              9 |
|  eth/phy/inst/core_clocking_i/userclk2                                                                        | ipbus/udp_if/tx_main/byteswap_int9_out                                                                                                                                                                                                | clocks/rsto_125                                                                                                                                                                                                                          |                3 |              9 |
|  eth/phy/inst/core_clocking_i/userclk2                                                                        |                                                                                                                                                                                                                                       | ipbus/udp_if/ARP/O1                                                                                                                                                                                                                      |                3 |              9 |
|  eth/phy/inst/core_clocking_i/userclk2                                                                        | ipbus/udp_if/rx_packet_parser/n_0_unreliable_data[30]_i_1                                                                                                                                                                             | ipbus/udp_if/rx_reset_block/O1                                                                                                                                                                                                           |                2 |              9 |
|  eth/phy/inst/core_clocking_i/userclk2                                                                        |                                                                                                                                                                                                                                       | slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/rxfsm_soft_reset_r                                                                                                  |                5 |              9 |
|  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/sync_clk    |                                                                                                                                                                                                                                       | slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_global_logic_i/channel_init_sm_i/SR[0]                                                                            |                3 |              9 |
|  eth/phy/inst/core_clocking_i/userclk2                                                                        | slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/gt_txresetfsm_i/n_0_mmcm_lock_count[9]_i_2                                                                       | slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/gt_txresetfsm_i/sync_mmcm_lock_reclocked_cdc_sync/SR[0]                                                             |                3 |             10 |
|  eth/phy/inst/core_clocking_i/userclk2                                                                        | slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/gt_rxresetfsm_i/n_0_mmcm_lock_count[9]_i_2__0                                                                     | slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/gt_rxresetfsm_i/sync_mmcm_lock_reclocked_cdc_sync/SR[0]                                                              |                2 |             10 |
|  clk200                                                                                                       | eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/n_0_mmcm_lock_count[9]_i_2                                                                                                                          | eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/SR[0]                                                                                                                         |                4 |             10 |
|  clocks/ipb_clk                                                                                               | ipbus/trans/sm/O31[0]                                                                                                                                                                                                                 | clocks/rsto_ipb                                                                                                                                                                                                                          |                4 |             10 |
|  eth/phy/inst/core_clocking_i/userclk2                                                                        | slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/gt_rxresetfsm_i/n_0_mmcm_lock_count[9]_i_2__0                                                                    | slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/gt_rxresetfsm_i/sync_mmcm_lock_reclocked_cdc_sync/SR[0]                                                             |                3 |             10 |
|  eth/phy/inst/core_clocking_i/userclk2                                                                        | slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/gt_txresetfsm_i/n_0_mmcm_lock_count[9]_i_2                                                                        | slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/gt_txresetfsm_i/sync_mmcm_lock_reclocked_cdc_sync/SR[0]                                                              |                2 |             10 |
|  clk200                                                                                                       | eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/n_0_mmcm_lock_count[9]_i_2__0                                                                                                                       | eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/sync_mmcm_lock_reclocked/SR[0]                                                                                                                         |                4 |             10 |
|  eth/phy/inst/core_clocking_i/userclk2                                                                        | ipbus/udp_if/rx_packet_parser/n_0_pkt_data[46]__2_i_1                                                                                                                                                                                 | ipbus/udp_if/rx_reset_block/O1                                                                                                                                                                                                           |                2 |             11 |
|  eth/phy/inst/core_clocking_i/userclk2                                                                        | ipbus/udp_if/payload/n_0_addr_int[10]__0_i_1                                                                                                                                                                                          |                                                                                                                                                                                                                                          |                4 |             11 |
|  eth/phy/inst/core_clocking_i/userclk2                                                                        |                                                                                                                                                                                                                                       | ipbus/udp_if/clock_crossing_if/O9                                                                                                                                                                                                        |                5 |             11 |
|  eth/phy/inst/core_clocking_i/userclk2                                                                        | ipbus/udp_if/rx_packet_parser/n_0_reliable_data[23]_i_1                                                                                                                                                                               | ipbus/udp_if/rx_packet_parser/n_0_reliable_data[11]_i_1                                                                                                                                                                                  |                2 |             11 |
|  eth/phy/inst/core_clocking_i/userclk2                                                                        | ipbus/udp_if/tx_main/clr_sum_buf1                                                                                                                                                                                                     | ipbus/udp_if/tx_main/SR[0]                                                                                                                                                                                                               |                4 |             11 |
|  eth/phy/inst/core_clocking_i/userclk2                                                                        |                                                                                                                                                                                                                                       | eth/mac/n_0_tx_byte_cnt[10]_i_1                                                                                                                                                                                                          |                3 |             11 |
|  eth/phy/inst/core_clocking_i/userclk2                                                                        | eth/mac/O1                                                                                                                                                                                                                            | ipbus/udp_if/payload/O21[0]                                                                                                                                                                                                              |                3 |             11 |
|  clk200                                                                                                       | eth/phy/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg1_roll                                                                                                                                                       | eth/phy/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/n_0_counter_stg1[5]_i_1                                                                                                                                                    |                3 |             12 |
|  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/sync_clk    |                                                                                                                                                                                                                                       | slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_lane_init_sm_4byte_i/O2                                                      |                3 |             12 |
|  slaves/slave6/trigger_top/trigger_clock_synth/inst/proc_clk                                                  | slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/n_0_read_add_innerall[5]_i_1                                                                                                                                               |                                                                                                                                                                                                                                          |                5 |             12 |
|  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/sync_clk     |                                                                                                                                                                                                                                       | slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_lane_init_sm_4byte_i/O2                                                       |                4 |             12 |
|  slaves/slave6/trigger_top/trigger_clock_synth/inst/proc_clk                                                  |                                                                                                                                                                                                                                       | slaves/slave6/trigger_top/tracklet_processing_phi0/TE_L1PHI1Z2_L2PHI2Z2/lookup_phi/O1                                                                                                                                                    |                3 |             12 |
|  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/sync_clk    |                                                                                                                                                                                                                                       | slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/core_reset_logic_i/O181                                                                                                          |                5 |             12 |
|  clk200                                                                                                       | eth/phy/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg30                                                                                                                                                           | eth/phy/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/n_0_counter_stg1[5]_i_1                                                                                                                                                    |                3 |             12 |
|  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/sync_clk     |                                                                                                                                                                                                                                       | slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/core_reset_logic_i/O181                                                                                                           |                5 |             12 |
|  slaves/slave6/trigger_top/trigger_clock_synth/inst/proc_clk                                                  | slaves/slave6/trigger_top/tracklet_processing_phi0/ProjCombL3_L1L2/n_0_read_add_allstub[5]_i_2                                                                                                                                        | slaves/slave6/trigger_top/tracklet_processing_phi0/ProjCombL3_L1L2/n_0_read_add_allstub[5]_i_1                                                                                                                                           |                2 |             12 |
|  eth/phy/inst/core_clocking_i/userclk2                                                                        | ipbus/udp_if/tx_main/n_0_rxram_end_addr_int[12]_i_1                                                                                                                                                                                   | clocks/rsto_125                                                                                                                                                                                                                          |                3 |             13 |
|  eth/phy/inst/core_clocking_i/userclk2                                                                        |                                                                                                                                                                                                                                       | ipbus/n_0_rxram_end_addr_x[12]_i_1                                                                                                                                                                                                       |                3 |             13 |
|  eth/phy/inst/core_clocking_i/userclk2                                                                        | ipbus/internal_ram_selector/free_i[1]                                                                                                                                                                                                 | clocks/rsto_125                                                                                                                                                                                                                          |                3 |             13 |
|  eth/phy/inst/core_clocking_i/userclk2                                                                        |                                                                                                                                                                                                                                       | eth/phy/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/SYNCHRONISATION/SYNC_STATUS_REG0                                                                                                                                  |                4 |             13 |
|  eth/phy/inst/core_clocking_i/userclk2                                                                        | ipbus/udp_if/rx_ram_mux/E[0]                                                                                                                                                                                                          | clocks/rsto_125                                                                                                                                                                                                                          |                2 |             13 |
|  eth/phy/inst/core_clocking_i/userclk2                                                                        | ipbus/udp_if/rx_reset_block/O11                                                                                                                                                                                                       | ipbus/udp_if/ping/n_0_end_addr_i[12]_i_1                                                                                                                                                                                                 |                4 |             13 |
|  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/sync_clk     | slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/gt_rxresetfsm_i/sync_rx_fsm_reset_done_int_cdc_sync/O2                                                            | slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/gt_rxresetfsm_i/sync_run_phase_alignment_int_cdc_sync/O2                                                             |                4 |             13 |
|  eth/phy/inst/core_clocking_i/userclk2                                                                        | ipbus/udp_if/tx_main/n_0_end_addr_int[12]_i_1                                                                                                                                                                                         |                                                                                                                                                                                                                                          |                5 |             13 |
|  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/sync_clk    | slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/gt_rxresetfsm_i/sync_rx_fsm_reset_done_int_cdc_sync/O2                                                           | slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/gt_rxresetfsm_i/sync_run_phase_alignment_int_cdc_sync/O2                                                            |                4 |             13 |
|  eth/phy/inst/core_clocking_i/userclk                                                                         | eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/n_0_wait_bypass_count[0]_i_2__0                                                                                                                     | eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/n_0_wait_bypass_count[0]_i_1__0                                                                                                                        |                4 |             13 |
|  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/sync_clk    | slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/standard_cc_module/n_0_count_16d_srl_r[0]_i_1__0                                                                                                  | slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/standard_cc_module/rst_cc_module_i                                                                                                                   |                5 |             15 |
|  eth/phy/inst/core_clocking_i/userclk2                                                                        | eth/phy/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/RX_CONFIG_SNAPSHOT                                                                                                               | eth/phy/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/n_0_MGT_RESET.SRESET_reg                                                                                                                                          |                4 |             15 |
|  eth/phy/inst/core_clocking_i/userclk2                                                                        |                                                                                                                                                                                                                                       | eth/mac/n_0_length_OK[1]_i_1                                                                                                                                                                                                             |                4 |             15 |
|  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrefclk0_in_bufg |                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                          |                5 |             15 |
|  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/sync_clk     | slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/standard_cc_module/n_0_count_16d_srl_r[0]_i_1                                                                                                      | slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/standard_cc_module/rst_cc_module_i                                                                                                                    |                5 |             15 |
|  eth/phy/inst/core_clocking_i/userclk2                                                                        | eth/mac/O22[0]                                                                                                                                                                                                                        | ipbus/udp_if/rx_reset_block/O9[0]                                                                                                                                                                                                        |                5 |             16 |
|  clocks/ipb_clk                                                                                               | ipbus/trans/sm/rctr01_out                                                                                                                                                                                                             | ipbus/trans/iface/rctr0                                                                                                                                                                                                                  |                4 |             16 |
|  clocks/ipb_clk                                                                                               | ipbus/trans/sm/wctr0                                                                                                                                                                                                                  | ipbus/trans/iface/n_0_FSM_onehot_state_reg[5]                                                                                                                                                                                            |                4 |             16 |
|  eth/phy/inst/core_clocking_i/userclk2                                                                        | slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtrxreset_seq_i/n_0_rd_data[15]_i_1                                | slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtrxreset_seq_i/rst_cdc_sync/s_level_out_d3                           |                6 |             16 |
|  eth/phy/inst/core_clocking_i/userclk2                                                                        | slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtrxreset_seq_i/original_rd_data0                                  |                                                                                                                                                                                                                                          |                3 |             16 |
|  eth/phy/inst/core_clocking_i/userclk2                                                                        | slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/gt_rxresetfsm_i/n_0_wait_time_cnt[0]_i_2__0                                                                       | slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/gt_rxresetfsm_i/n_0_wait_time_cnt[0]_i_1__0                                                                          |                4 |             16 |
|  eth/phy/inst/core_clocking_i/userclk2                                                                        | ipbus/udp_if/RARP_block/n_0_x[15]_i_1                                                                                                                                                                                                 | clocks/rsto_125                                                                                                                                                                                                                          |                4 |             16 |
|  eth/phy/inst/core_clocking_i/userclk2                                                                        | ipbus/udp_if/rx_packet_parser/n_0_reliable_data[23]_i_1                                                                                                                                                                               | ipbus/udp_if/rx_reset_block/O1                                                                                                                                                                                                           |                4 |             16 |
|  eth/phy/inst/core_clocking_i/userclk2                                                                        | ipbus/udp_if/rx_packet_parser/next_pkt_id_int0                                                                                                                                                                                        | clocks/rsto_125                                                                                                                                                                                                                          |                3 |             16 |
|  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/sync_clk    |                                                                                                                                                                                                                                       | slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_global_logic_i/channel_err_detect_i/wait_for_lane_up_r0                                                           |                5 |             16 |
|  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/sync_clk    |                                                                                                                                                                                                                                       | slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_global_logic_i/channel_init_sm_i/O2[0]                                                                            |                6 |             16 |
|  clk200                                                                                                       | eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/n_0_wait_time_cnt[0]_i_2                                                                                                                            | eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/clear                                                                                                                                                  |                4 |             16 |
|  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/sync_clk     | slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_rx_ll_i/rx_ll_pdu_datapath_i/stage_3_storage_ce_control_i/Q[1]                                                  |                                                                                                                                                                                                                                          |                5 |             16 |
|  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/sync_clk     | slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_rx_ll_i/rx_ll_pdu_datapath_i/stage_3_storage_ce_control_i/Q[0]                                                  |                                                                                                                                                                                                                                          |                5 |             16 |
|  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/sync_clk    | slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_rx_ll_i/rx_ll_pdu_datapath_i/stage_3_storage_ce_control_i/Q[1]                                                 |                                                                                                                                                                                                                                          |                7 |             16 |
|  eth/phy/inst/core_clocking_i/userclk2                                                                        | ipbus/udp_if/rx_reset_block/O8                                                                                                                                                                                                        |                                                                                                                                                                                                                                          |                4 |             16 |
|  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/sync_clk     |                                                                                                                                                                                                                                       | slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_global_logic_i/channel_err_detect_i/wait_for_lane_up_r0                                                            |                5 |             16 |
|  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/sync_clk    | slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_rx_ll_i/rx_ll_pdu_datapath_i/stage_3_storage_ce_control_i/Q[0]                                                 |                                                                                                                                                                                                                                          |                5 |             16 |
|  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/sync_clk     |                                                                                                                                                                                                                                       | slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_global_logic_i/channel_init_sm_i/O2[0]                                                                             |                6 |             16 |
|  eth/phy/inst/core_clocking_i/userclk2                                                                        | ipbus/udp_if/tx_ram_selector/E[0]                                                                                                                                                                                                     | clocks/rsto_125                                                                                                                                                                                                                          |                4 |             16 |
|  eth/phy/inst/core_clocking_i/userclk2                                                                        | ipbus/udp_if/tx_ram_selector/O19[0]                                                                                                                                                                                                   | clocks/rsto_125                                                                                                                                                                                                                          |                3 |             16 |
|  eth/phy/inst/core_clocking_i/userclk2                                                                        | ipbus/udp_if/tx_ram_selector/O20[0]                                                                                                                                                                                                   | clocks/rsto_125                                                                                                                                                                                                                          |                4 |             16 |
|  eth/phy/inst/core_clocking_i/userclk2                                                                        | ipbus/udp_if/tx_ram_selector/O21[0]                                                                                                                                                                                                   | clocks/rsto_125                                                                                                                                                                                                                          |                4 |             16 |
|  eth/phy/inst/core_clocking_i/userclk2                                                                        | ipbus/udp_if/tx_ram_selector/O22[0]                                                                                                                                                                                                   | clocks/rsto_125                                                                                                                                                                                                                          |                4 |             16 |
|  eth/phy/inst/core_clocking_i/userclk2                                                                        | ipbus/udp_if/tx_ram_selector/O24[0]                                                                                                                                                                                                   | clocks/rsto_125                                                                                                                                                                                                                          |                3 |             16 |
|  eth/phy/inst/core_clocking_i/userclk2                                                                        | ipbus/udp_if/tx_ram_selector/O25[0]                                                                                                                                                                                                   | clocks/rsto_125                                                                                                                                                                                                                          |                3 |             16 |
|  eth/phy/inst/core_clocking_i/userclk2                                                                        | ipbus/udp_if/tx_ram_selector/O26[0]                                                                                                                                                                                                   | clocks/rsto_125                                                                                                                                                                                                                          |                3 |             16 |
|  eth/phy/inst/core_clocking_i/userclk2                                                                        | ipbus/udp_if/tx_ram_selector/O27[0]                                                                                                                                                                                                   | clocks/rsto_125                                                                                                                                                                                                                          |                3 |             16 |
|  eth/phy/inst/core_clocking_i/userclk2                                                                        | ipbus/udp_if/tx_ram_selector/O28[0]                                                                                                                                                                                                   | clocks/rsto_125                                                                                                                                                                                                                          |                4 |             16 |
|  eth/phy/inst/core_clocking_i/userclk2                                                                        | ipbus/udp_if/tx_ram_selector/O29[0]                                                                                                                                                                                                   | clocks/rsto_125                                                                                                                                                                                                                          |                4 |             16 |
|  eth/phy/inst/core_clocking_i/userclk2                                                                        | ipbus/udp_if/tx_ram_selector/O30[0]                                                                                                                                                                                                   | clocks/rsto_125                                                                                                                                                                                                                          |                4 |             16 |
|  eth/phy/inst/core_clocking_i/userclk2                                                                        | ipbus/udp_if/tx_ram_selector/O31[0]                                                                                                                                                                                                   | clocks/rsto_125                                                                                                                                                                                                                          |                4 |             16 |
|  eth/phy/inst/core_clocking_i/userclk2                                                                        | ipbus/udp_if/tx_ram_selector/O32[0]                                                                                                                                                                                                   | clocks/rsto_125                                                                                                                                                                                                                          |                4 |             16 |
|  eth/phy/inst/core_clocking_i/userclk2                                                                        | ipbus/udp_if/tx_ram_selector/O33[0]                                                                                                                                                                                                   | clocks/rsto_125                                                                                                                                                                                                                          |                3 |             16 |
|  eth/phy/inst/core_clocking_i/userclk2                                                                        | slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/gt_txresetfsm_i/sel                                                                                               | slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/gt_txresetfsm_i/clear                                                                                                |                4 |             16 |
|  eth/phy/inst/core_clocking_i/userclk2                                                                        | eth/phy/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RECEIVER/RX_CONFIG_VALID                                                                                                                                       | eth/phy/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RECEIVER/I21[0]                                                                                                                                                   |                4 |             16 |
|  eth/phy/inst/core_clocking_i/userclk2                                                                        | slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gtrxreset_seq_i/n_0_rd_data[15]_i_1                               | slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gtrxreset_seq_i/rst_cdc_sync/s_level_out_d3                          |                5 |             16 |
|  eth/phy/inst/core_clocking_i/userclk2                                                                        | slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gtrxreset_seq_i/original_rd_data0                                 |                                                                                                                                                                                                                                          |                3 |             16 |
|  eth/phy/inst/core_clocking_i/userclk2                                                                        | ipbus/udp_if/tx_ram_selector/O23[0]                                                                                                                                                                                                   | clocks/rsto_125                                                                                                                                                                                                                          |                4 |             16 |
|  eth/phy/inst/core_clocking_i/userclk2                                                                        | slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/gt_rxresetfsm_i/n_0_wait_time_cnt[0]_i_2__0                                                                      | slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/gt_rxresetfsm_i/n_0_wait_time_cnt[0]_i_1__0                                                                         |                4 |             16 |
|  eth/phy/inst/core_clocking_i/userclk2                                                                        | slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/gt_txresetfsm_i/sel                                                                                              | slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/gt_txresetfsm_i/clear                                                                                               |                4 |             16 |
|  eth/phy/inst/core_clocking_i/userclk2                                                                        | eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/n_0_rd_data[15]_i_1                                                                                                        | eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst/reset_out                                                                                                            |                5 |             16 |
|  eth/phy/inst/core_clocking_i/userclk2                                                                        | eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data0                                                                                                          |                                                                                                                                                                                                                                          |                3 |             16 |
|  clk200                                                                                                       | eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/n_0_wait_time_cnt[0]_i_2__0                                                                                                                         | eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/n_0_wait_time_cnt[0]_i_1__0                                                                                                                            |                4 |             16 |
|  eth/phy/inst/core_clocking_i/userclk2                                                                        | eth/mac/tx_buf_a0                                                                                                                                                                                                                     |                                                                                                                                                                                                                                          |                5 |             16 |
|  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/sync_clk     | slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/gt_txresetfsm_i/sync_tx_fsm_reset_done_int_cdc_sync/O3                                                            | slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/gt_txresetfsm_i/sync_run_phase_alignment_int_cdc_sync/O2                                                             |                5 |             17 |
|  clk200                                                                                                       |                                                                                                                                                                                                                                       | eth/phy/inst/core_resets_i/pma_reset_pipe[3]                                                                                                                                                                                             |               14 |             17 |
|  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/sync_clk    | slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/gt_txresetfsm_i/sync_tx_fsm_reset_done_int_cdc_sync/O3                                                           | slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/gt_txresetfsm_i/sync_run_phase_alignment_int_cdc_sync/O2                                                            |                5 |             17 |
|  eth/phy/inst/core_clocking_i/userclk                                                                         | eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/n_0_wait_bypass_count[0]_i_2                                                                                                                        | eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/n_0_wait_bypass_count[0]_i_1                                                                                                                           |                5 |             17 |
|  eth/phy/inst/core_clocking_i/userclk2                                                                        | slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/gt_txresetfsm_i/n_0_time_out_counter[0]_i_1__0                                                                    | slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/gt_txresetfsm_i/reset_time_out                                                                                       |                5 |             18 |
|  slaves/slave6/trigger_top/trigger_clock_synth/inst/proc_clk                                                  |                                                                                                                                                                                                                                       | slaves/slave6/trigger_top/tracklet_processing_phi0/R1VMRouteL1/n_0_vmstuboutPHI1Z2_n1[17]_i_1                                                                                                                                            |                6 |             18 |
|  slaves/slave6/trigger_top/trigger_clock_synth/inst/proc_clk                                                  |                                                                                                                                                                                                                                       | slaves/slave6/trigger_top/tracklet_processing_phi0/R1Link1L2/StubsMemory/SR[0]                                                                                                                                                           |                4 |             18 |
|  eth/phy/inst/core_clocking_i/userclk2                                                                        | slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/gt_txresetfsm_i/n_0_time_out_counter[0]_i_1__0                                                                   | slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/gt_txresetfsm_i/reset_time_out                                                                                      |                5 |             18 |
|  clk200                                                                                                       | eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/n_0_time_out_counter[0]_i_1                                                                                                                         | eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/reset_time_out                                                                                                                                         |                5 |             19 |
|  eth/phy/inst/core_clocking_i/userclk2                                                                        | slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/gt_rxresetfsm_i/n_0_time_out_counter[0]_i_1                                                                      | slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/gt_rxresetfsm_i/n_0_reset_time_out_reg                                                                              |                5 |             19 |
|  eth/phy/inst/core_clocking_i/userclk2                                                                        | slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/gt_rxresetfsm_i/n_0_time_out_counter[0]_i_1                                                                       | slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/gt_rxresetfsm_i/n_0_reset_time_out_reg                                                                               |                5 |             19 |
|  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/sync_clk     | slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]           | slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/O1[2]                                         |                3 |             20 |
|  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/sync_clk    | slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]          | slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/O1[2]                                        |                3 |             20 |
|  slaves/slave6/trigger_top/trigger_clock_synth/inst/proc_clk                                                  | slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]          | slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/O1[2]                                        |                5 |             20 |
|  slaves/slave6/trigger_top/trigger_clock_synth/inst/proc_clk                                                  | slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]           | slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/O1[2]                                         |                4 |             20 |
|  eth/phy/inst/core_clocking_i/userclk2                                                                        | ipbus/udp_if/rx_packet_parser/n_0_reliable_data[23]_i_1                                                                                                                                                                               |                                                                                                                                                                                                                                          |                4 |             22 |
|  clk200                                                                                                       |                                                                                                                                                                                                                                       | eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/n_0_reset_time_out_reg                                                                                                                                 |                7 |             22 |
|  eth/phy/inst/core_clocking_i/userclk2                                                                        | eth/phy/inst/pcs_pma_block_i/transceiver_inst/n_0_toggle_i_1                                                                                                                                                                          | eth/phy/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_TX_RESET                                                                                                                                                      |                5 |             22 |
|  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/sync_clk     |                                                                                                                                                                                                                                       | slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/standard_cc_module/rst_cc_module_i                                                                                                                    |                4 |             23 |
|  clocks/ipb_clk                                                                                               | ipbus/trans/sm/p_1_out[0]                                                                                                                                                                                                             | ipbus/trans/sm/O89                                                                                                                                                                                                                       |                8 |             23 |
|  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/sync_clk     | slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/standard_cc_module/n_0_count_24d_srl_r[0]_i_1                                                                                                      | slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/standard_cc_module/rst_cc_module_i                                                                                                                    |                4 |             23 |
|  clocks/ipb_clk                                                                                               | ipbus/trans/sm/O24                                                                                                                                                                                                                    | ipbus/trans/sm/O86                                                                                                                                                                                                                       |               10 |             23 |
|  clocks/ipb_clk                                                                                               | ipbus/trans/sm/O12                                                                                                                                                                                                                    | ipbus/trans/sm/O10                                                                                                                                                                                                                       |               10 |             23 |
|  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/sync_clk    | slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/standard_cc_module/n_0_count_24d_srl_r[0]_i_1__0                                                                                                  | slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/standard_cc_module/rst_cc_module_i                                                                                                                   |                5 |             23 |
|  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/sync_clk    |                                                                                                                                                                                                                                       | slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/standard_cc_module/rst_cc_module_i                                                                                                                   |                7 |             23 |
|  eth/phy/inst/core_clocking_i/userclk2                                                                        | ipbus/udp_if/ARP/n_0_buf_to_load_int[47]_i_2                                                                                                                                                                                          | ipbus/udp_if/ARP/n_0_buf_to_load_int[47]_i_1                                                                                                                                                                                             |                8 |             24 |
|  eth/phy/inst/core_clocking_i/userclk2                                                                        | eth/phy/inst/pcs_pma_block_i/transceiver_inst/toggle                                                                                                                                                                                  | eth/phy/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RX_RESET                                                                                                                                                      |                4 |             24 |
|  eth/phy/inst/core_clocking_i/userclk2                                                                        |                                                                                                                                                                                                                                       | clocks/SR[0]                                                                                                                                                                                                                             |               10 |             25 |
|  eth/phy/inst/core_clocking_i/userclk2                                                                        |                                                                                                                                                                                                                                       | slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_hotplug_i/rx_cc_cdc_sync/s_level_out_d3                                       |                7 |             26 |
|  eth/phy/inst/core_clocking_i/userclk2                                                                        |                                                                                                                                                                                                                                       | slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_hotplug_i/rx_cc_cdc_sync/s_level_out_d3                                      |                7 |             26 |
|  eth/phy/inst/core_clocking_i/userclk2                                                                        |                                                                                                                                                                                                                                       | ipbus/udp_if/rx_reset_block/O1                                                                                                                                                                                                           |               20 |             28 |
|  clocks/ipb_clk                                                                                               | ipbus/trans/sm/out[0]                                                                                                                                                                                                                 |                                                                                                                                                                                                                                          |               19 |             29 |
|  clocks/ipb_clk                                                                                               |                                                                                                                                                                                                                                       | clocks/rsto_ipb                                                                                                                                                                                                                          |               12 |             29 |
|  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/sync_clk     | slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]           | slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/Q[1]                                          |                6 |             30 |
|  slaves/slave6/trigger_top/trigger_clock_synth/inst/proc_clk                                                  | slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]          | slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/Q[1]                                         |                5 |             30 |
|  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/sync_clk    | slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]          | slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/Q[1]                                         |                6 |             30 |
|  slaves/slave6/trigger_top/trigger_clock_synth/inst/proc_clk                                                  | slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]           | slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/Q[1]                                          |                7 |             30 |
|  eth/phy/inst/core_clocking_i/gtrefclk                                                                        |                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                          |               10 |             30 |
|  eth/phy/inst/core_clocking_i/userclk2                                                                        | slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/gt_rxresetfsm_i/n_0_adapt_count[0]_i_1                                                                            | slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/gt_rxresetfsm_i/recclk_mon_count_reset                                                                               |                8 |             32 |
|  eth/phy/inst/core_clocking_i/userclk2                                                                        | ipbus/udp_if/IPADDR/IP_addr_rx_vld                                                                                                                                                                                                    | clocks/rsto_125                                                                                                                                                                                                                          |               11 |             32 |
|  clocks/ipb_clk                                                                                               |                                                                                                                                                                                                                                       | ipbus/trans/sm/Q[0]                                                                                                                                                                                                                      |               22 |             32 |
|  eth/phy/inst/core_clocking_i/userclk2                                                                        | ipbus/udp_if/payload/ipbus_hdr_int0                                                                                                                                                                                                   | ipbus/udp_if/rx_reset_block/O1                                                                                                                                                                                                           |               16 |             32 |
|  clk200                                                                                                       | eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/n_0_adapt_count[0]_i_1                                                                                                                              | eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/recclk_mon_count_reset                                                                                                                                 |                8 |             32 |
|  clocks/ipb_clk                                                                                               |                                                                                                                                                                                                                                       | ipbus/trans/sm/Q[1]                                                                                                                                                                                                                      |               10 |             32 |
|  clocks/ipb_clk                                                                                               | ipbus/trans/sm/ack                                                                                                                                                                                                                    |                                                                                                                                                                                                                                          |               21 |             32 |
|  clocks/ipb_clk                                                                                               | ipbus/trans/sm/n_0_FSM_onehot_state_reg[5]                                                                                                                                                                                            |                                                                                                                                                                                                                                          |               15 |             32 |
|  clocks/ipb_clk                                                                                               | ipbus/trans/sm/n_0_addr[31]_i_1                                                                                                                                                                                                       |                                                                                                                                                                                                                                          |               11 |             32 |
|  clocks/ipb_clk                                                                                               | ipbus/trans/sm/n_0_rmw_result[31]_i_1                                                                                                                                                                                                 |                                                                                                                                                                                                                                          |               16 |             32 |
|  clocks/ipb_clk                                                                                               | ipbus/trans/sm/E[0]                                                                                                                                                                                                                   |                                                                                                                                                                                                                                          |               10 |             32 |
|  clocks/ipb_clk                                                                                               | ipbus/trans/sm/O19[0]                                                                                                                                                                                                                 |                                                                                                                                                                                                                                          |               14 |             32 |
|  clocks/ipb_clk                                                                                               | ipbus/trans/sm/O20[0]                                                                                                                                                                                                                 |                                                                                                                                                                                                                                          |                9 |             32 |
|  clocks/ipb_clk                                                                                               | ipbus/trans/sm/O21[0]                                                                                                                                                                                                                 |                                                                                                                                                                                                                                          |                9 |             32 |
|  clocks/ipb_clk                                                                                               | ipbus/trans/sm/O22[0]                                                                                                                                                                                                                 |                                                                                                                                                                                                                                          |               12 |             32 |
|  eth/phy/inst/core_clocking_i/userclk2                                                                        | slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/gt_rxresetfsm_i/n_0_adapt_count[0]_i_1                                                                           | slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/gt_rxresetfsm_i/recclk_mon_count_reset                                                                              |                8 |             32 |
|  clocks/ipb_clk                                                                                               | ipbus/trans/sm/O23[0]                                                                                                                                                                                                                 |                                                                                                                                                                                                                                          |                9 |             32 |
|  clocks/ipb_clk                                                                                               | ipbus/trans/sm/O27[0]                                                                                                                                                                                                                 |                                                                                                                                                                                                                                          |               15 |             32 |
|  clocks/ipb_clk                                                                                               | ipbus/trans/sm/O34[0]                                                                                                                                                                                                                 | clocks/rsto_ipb                                                                                                                                                                                                                          |               10 |             32 |
|  clocks/ipb_clk                                                                                               | ipbus/trans/sm/O35[0]                                                                                                                                                                                                                 | clocks/rsto_ipb                                                                                                                                                                                                                          |               19 |             32 |
|  clocks/ipb_clk                                                                                               | ipbus/trans/sm/O36[0]                                                                                                                                                                                                                 | clocks/rsto_ipb                                                                                                                                                                                                                          |               19 |             32 |
|  clocks/ipb_clk                                                                                               | ipbus/trans/sm/O37[0]                                                                                                                                                                                                                 | clocks/rsto_ipb                                                                                                                                                                                                                          |                9 |             32 |
|  clocks/ipb_clk                                                                                               | ipbus/trans/sm/O85[0]                                                                                                                                                                                                                 |                                                                                                                                                                                                                                          |                9 |             32 |
|  clocks/ipb_clk                                                                                               | ipbus/trans/sm/O9[0]                                                                                                                                                                                                                  |                                                                                                                                                                                                                                          |               12 |             32 |
|  clocks/ipb_clk                                                                                               | ipbus/trans/sm/O90[0]                                                                                                                                                                                                                 | clocks/rsto_ipb                                                                                                                                                                                                                          |               13 |             32 |
|  clocks/ipb_clk                                                                                               | ipbus/trans/iface/pkt_rx                                                                                                                                                                                                              | ipbus/trans/sm/O38                                                                                                                                                                                                                       |                8 |             32 |
|  clocks/ipb_clk                                                                                               | ipbus/trans/iface/rxf0                                                                                                                                                                                                                |                                                                                                                                                                                                                                          |               14 |             32 |
|  clocks/ipb_clk                                                                                               | ipbus/trans/iface/out[2]                                                                                                                                                                                                              | ipbus/trans/sm/O38                                                                                                                                                                                                                       |                8 |             32 |
|  clocks/ipb_clk                                                                                               | ipbus/udp_if/clock_crossing_if/O26[0]                                                                                                                                                                                                 |                                                                                                                                                                                                                                          |               11 |             32 |
|  clocks/ipb_clk                                                                                               | slaves/slave6/trigger_top/tracklet_processing_phi0/E[0]                                                                                                                                                                               |                                                                                                                                                                                                                                          |               17 |             32 |
|  clocks/ipb_clk                                                                                               | ipbus/trans/sm/O87[0]                                                                                                                                                                                                                 | clocks/rsto_ipb                                                                                                                                                                                                                          |               11 |             32 |
|  eth/phy/inst/core_clocking_i/userclk2                                                                        | eth/mac/ce                                                                                                                                                                                                                            | eth/mac/init                                                                                                                                                                                                                             |                8 |             32 |
|  eth/phy/inst/core_clocking_i/userclk2                                                                        | eth/mac/n_0_ce_rx_crc_reg                                                                                                                                                                                                             | eth/mac/i_rx_CRC32D8/init_rx_crc                                                                                                                                                                                                         |               10 |             32 |
|  eth/phy/inst/core_clocking_i/userclk2                                                                        | eth/mac/O21[0]                                                                                                                                                                                                                        | ipbus/udp_if/rx_reset_block/SR[0]                                                                                                                                                                                                        |                7 |             32 |
|  clk200                                                                                                       |                                                                                                                                                                                                                                       | eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/sync_block_gtrxreset/data_out                                                                                                                                           |                8 |             33 |
|  eth/phy/inst/core_clocking_i/userclk2                                                                        |                                                                                                                                                                                                                                       | slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/gt_rx_reset_i                                                                                                        |                7 |             33 |
|  eth/phy/inst/core_clocking_i/userclk2                                                                        |                                                                                                                                                                                                                                       | slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/gt_rx_reset_i                                                                                                       |                6 |             33 |
|  eth/phy/inst/core_clocking_i/userclk2                                                                        |                                                                                                                                                                                                                                       | eth/phy/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RX_RESET                                                                                                                                                      |               12 |             34 |
|  eth/phy/inst/core_clocking_i/userclk2                                                                        | eth/mac/O1                                                                                                                                                                                                                            |                                                                                                                                                                                                                                          |               12 |             35 |
|  eth/clk125_fr                                                                                                |                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                          |               12 |             36 |
|  slaves/slave6/trigger_top/trigger_clock_synth/inst/proc_clk                                                  | slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/O3[0]         |                                                                                                                                                                                                                                          |                7 |             36 |
|  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/sync_clk     | slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/O3[0]          |                                                                                                                                                                                                                                          |               10 |             37 |
|  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/sync_clk    | slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/O3[0]         |                                                                                                                                                                                                                                          |               12 |             37 |
|  slaves/slave6/trigger_top/trigger_clock_synth/inst/proc_clk                                                  | slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/O3[0]          |                                                                                                                                                                                                                                          |               11 |             37 |
|  clocks/ipb_clk                                                                                               | slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/m_axis_tvalid |                                                                                                                                                                                                                                          |               11 |             38 |
|  clocks/ipb_clk                                                                                               | slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/m_axis_tvalid  |                                                                                                                                                                                                                                          |               10 |             38 |
|  eth/phy/inst/core_clocking_i/userclk2                                                                        | ipbus/udp_if/rx_reset_block/O5                                                                                                                                                                                                        |                                                                                                                                                                                                                                          |               12 |             38 |
|  eth/phy/inst/core_clocking_i/userclk2                                                                        | ipbus/udp_if/rx_reset_block/O6                                                                                                                                                                                                        | ipbus/udp_if/rx_reset_block/O1                                                                                                                                                                                                           |                9 |             39 |
|  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/sync_clk     |                                                                                                                                                                                                                                       | slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/Q[0]                                          |                9 |             40 |
|  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/sync_clk    |                                                                                                                                                                                                                                       | slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/Q[0]                                         |                9 |             40 |
|  slaves/slave6/trigger_top/trigger_clock_synth/inst/proc_clk                                                  |                                                                                                                                                                                                                                       | slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/O1[1]                                        |                9 |             40 |
|  slaves/slave6/trigger_top/trigger_clock_synth/inst/proc_clk                                                  |                                                                                                                                                                                                                                       | slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/Q[0]                                         |                7 |             40 |
|  slaves/slave6/trigger_top/trigger_clock_synth/inst/proc_clk                                                  |                                                                                                                                                                                                                                       | slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/Q[0]                                          |               10 |             40 |
|  eth/phy/inst/core_clocking_i/userclk2                                                                        | ipbus/udp_if/rx_reset_block/O6                                                                                                                                                                                                        |                                                                                                                                                                                                                                          |               17 |             40 |
|  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/sync_clk    |                                                                                                                                                                                                                                       | slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/O1[1]                                        |                7 |             40 |
|  slaves/slave6/trigger_top/trigger_clock_synth/inst/proc_clk                                                  |                                                                                                                                                                                                                                       | slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/O1[1]                                         |                7 |             40 |
|  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/sync_clk     |                                                                                                                                                                                                                                       | slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/O1[1]                                         |                7 |             40 |
|  eth/phy/inst/core_clocking_i/userclk2                                                                        |                                                                                                                                                                                                                                       | eth/phy/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_TX_RESET                                                                                                                                                      |               14 |             42 |
|  eth/phy/inst/core_clocking_i/userclk2                                                                        | ipbus/udp_if/rx_reset_block/O8                                                                                                                                                                                                        | ipbus/udp_if/rx_reset_block/O1                                                                                                                                                                                                           |               12 |             47 |
|  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/sync_clk    | slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_tx_ll_i/tx_ll_control_i/E[0]                                                                                   |                                                                                                                                                                                                                                          |               12 |             54 |
|  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/sync_clk     | slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_tx_ll_i/tx_ll_control_i/E[0]                                                                                    |                                                                                                                                                                                                                                          |               14 |             54 |
|  eth/phy/inst/core_clocking_i/userclk2                                                                        | ipbus/udp_if/rx_reset_block/O5                                                                                                                                                                                                        | ipbus/udp_if/rx_reset_block/O1                                                                                                                                                                                                           |               17 |             69 |
|  eth/phy/inst/core_clocking_i/userclk2                                                                        |                                                                                                                                                                                                                                       | eth/phy/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/n_0_MGT_RESET.SRESET_reg                                                                                                                                          |               26 |             69 |
|  eth/phy/inst/core_clocking_i/userclk2                                                                        | eth/mac/O1                                                                                                                                                                                                                            | ipbus/udp_if/rx_reset_block/O1                                                                                                                                                                                                           |               24 |             78 |
|  eth/phy/inst/core_clocking_i/userclk                                                                         |                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                          |               23 |             83 |
|  clk200                                                                                                       |                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                          |               21 |             86 |
|  clocks/ipb_clk                                                                                               |                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                          |               56 |             94 |
|  eth/phy/inst/core_clocking_i/userclk2                                                                        |                                                                                                                                                                                                                                       | clocks/rsto_125                                                                                                                                                                                                                          |               45 |            106 |
|  eth/phy/inst/core_clocking_i/userclk2                                                                        | ipbus/udp_if/status_buffer/n_0_history[7]_i_1                                                                                                                                                                                         | ipbus/udp_if/status_buffer/n_0_history[127]_i_1                                                                                                                                                                                          |               34 |            120 |
|  eth/phy/inst/core_clocking_i/userclk2                                                                        | ipbus/udp_if/tx_main/ipbus_out_valid                                                                                                                                                                                                  | clocks/rsto_125                                                                                                                                                                                                                          |               33 |            128 |
|  eth/phy/inst/core_clocking_i/userclk2                                                                        | clocks/O1                                                                                                                                                                                                                             | clocks/O5                                                                                                                                                                                                                                |               37 |            128 |
|  eth/phy/inst/core_clocking_i/userclk2                                                                        |                                                                                                                                                                                                                                       | ipbus/udp_if/RARP_block/data_buffer0_out[61]                                                                                                                                                                                             |               32 |            161 |
|  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/sync_clk    |                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                          |              103 |            472 |
|  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/sync_clk     |                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                          |              101 |            472 |
|  eth/phy/inst/core_clocking_i/userclk2                                                                        |                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                          |              354 |           1063 |
|  slaves/slave6/trigger_top/trigger_clock_synth/inst/proc_clk                                                  |                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                          |              257 |           1071 |
+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


