{
  "name": "ostd::arch::irq::ipi::send_ipi",
  "span": "ostd/src/arch/x86/irq/ipi.rs:35:1: 35:70",
  "mir": "fn ostd::arch::irq::ipi::send_ipi(_1: arch::irq::ipi::HwCpuId, _2: &dyn cpu::id::current::PinCurrentCpu) -> () {\n    let mut _0: ();\n    let  _3: u8;\n    let  _4: &irq::top_half::IrqLine;\n    let mut _5: core::option::Option<&irq::top_half::IrqLine>;\n    let mut _6: &spin::once::Once<irq::top_half::IrqLine>;\n    let  _7: arch::kernel::apic::Icr;\n    let mut _8: arch::kernel::apic::ApicId;\n    let mut _9: u32;\n    let mut _10: arch::kernel::apic::DestinationShorthand;\n    let mut _11: arch::kernel::apic::TriggerMode;\n    let mut _12: arch::kernel::apic::Level;\n    let mut _13: arch::kernel::apic::DeliveryStatus;\n    let mut _14: arch::kernel::apic::DestinationMode;\n    let mut _15: arch::kernel::apic::DeliveryMode;\n    let  _16: &dyn arch::kernel::apic::Apic;\n    let  _17: ();\n    debug hw_cpu_id => _1;\n    debug guard => _2;\n    debug irq_num => _3;\n    debug icr => _7;\n    debug apic => _16;\n    bb0: {\n        StorageLive(_5);\n        StorageLive(_6);\n        _6 = {alloc278: &spin::once::Once<irq::top_half::IrqLine>};\n        _5 = spin::once::Once::<irq::top_half::IrqLine>::get(move _6) -> [return: bb1, unwind unreachable];\n    }\n    bb1: {\n        StorageDead(_6);\n        _4 = core::option::Option::<&irq::top_half::IrqLine>::unwrap(move _5) -> [return: bb2, unwind unreachable];\n    }\n    bb2: {\n        StorageDead(_5);\n        _3 = irq::top_half::IrqLine::num(_4) -> [return: bb3, unwind unreachable];\n    }\n    bb3: {\n        StorageLive(_8);\n        StorageLive(_9);\n        _9 = (_1.0: u32);\n        _8 = <arch::kernel::apic::ApicId as core::convert::From<u32>>::from(move _9) -> [return: bb4, unwind unreachable];\n    }\n    bb4: {\n        StorageDead(_9);\n        StorageLive(_10);\n        _10 = arch::kernel::apic::DestinationShorthand::NoShorthand;\n        StorageLive(_11);\n        _11 = arch::kernel::apic::TriggerMode::Edge;\n        StorageLive(_12);\n        _12 = arch::kernel::apic::Level::Assert;\n        StorageLive(_13);\n        _13 = arch::kernel::apic::DeliveryStatus::Idle;\n        StorageLive(_14);\n        _14 = arch::kernel::apic::DestinationMode::Physical;\n        StorageLive(_15);\n        _15 = arch::kernel::apic::DeliveryMode::Fixed;\n        _7 = arch::kernel::apic::Icr::new(move _8, move _10, move _11, move _12, move _13, move _14, move _15, _3) -> [return: bb5, unwind unreachable];\n    }\n    bb5: {\n        StorageDead(_15);\n        StorageDead(_14);\n        StorageDead(_13);\n        StorageDead(_12);\n        StorageDead(_11);\n        StorageDead(_10);\n        StorageDead(_8);\n        _16 = arch::kernel::apic::get_or_init(_2) -> [return: bb6, unwind unreachable];\n    }\n    bb6: {\n        _17 = <dyn arch::kernel::apic::Apic as arch::kernel::apic::Apic>::send_ipi(_16, _7) -> [return: bb7, unwind unreachable];\n    }\n    bb7: {\n        return;\n    }\n}\n"
}