--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml optohybrid_top.twx optohybrid_top.ncd -o optohybrid_top.twr
optohybrid_top.pcf

Design file:              optohybrid_top.ncd
Physical constraint file: optohybrid_top.pcf
Device,package,speed:     xc6slx150t,fgg676,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_fpga_clk = PERIOD TIMEGRP "fpga_clk" 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   5.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_fpga_clk = PERIOD TIMEGRP "fpga_clk" 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 2.500ns (Tdcmpw_CLKIN_50_100)
  Physical resource: fpga_clk_pll_inst/pll_base_inst/PLL_ADV/CLKIN1
  Logical resource: fpga_clk_pll_inst/pll_base_inst/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y5.CLKIN2
  Clock network: fpga_clk_pll_inst/clkin1
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 2.500ns (Tdcmpw_CLKIN_50_100)
  Physical resource: fpga_clk_pll_inst/pll_base_inst/PLL_ADV/CLKIN1
  Logical resource: fpga_clk_pll_inst/pll_base_inst/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y5.CLKIN2
  Clock network: fpga_clk_pll_inst/clkin1
--------------------------------------------------------------------------------
Slack: 18.148ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.852ns (539.957MHz) (Tpllper_CLKIN(Finmax))
  Physical resource: fpga_clk_pll_inst/pll_base_inst/PLL_ADV/CLKIN1
  Logical resource: fpga_clk_pll_inst/pll_base_inst/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y5.CLKIN2
  Clock network: fpga_clk_pll_inst/clkin1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk40MHz = PERIOD TIMEGRP "clk40MHz" 25 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.124ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk40MHz = PERIOD TIMEGRP "clk40MHz" 25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 21.876ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: link_tracking_1_inst/tracking_core_inst/tracking_buffer_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Logical resource: link_tracking_1_inst/tracking_core_inst/tracking_buffer_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X3Y32.CLKAWRCLK
  Clock network: vfat2_clk
--------------------------------------------------------------------------------
Slack: 21.876ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: link_tracking_1_inst/tracking_core_inst/tracking_buffer_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Logical resource: link_tracking_1_inst/tracking_core_inst/tracking_buffer_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X3Y31.CLKAWRCLK
  Clock network: vfat2_clk
--------------------------------------------------------------------------------
Slack: 21.876ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: link_tracking_1_inst/tracking_core_inst/tracking_buffer_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Logical resource: link_tracking_1_inst/tracking_core_inst/tracking_buffer_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X3Y37.CLKAWRCLK
  Clock network: vfat2_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_gtp_userclk00 = PERIOD TIMEGRP "gtp_userclk00" 3.125 ns 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.125ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_gtp_userclk00 = PERIOD TIMEGRP "gtp_userclk00" 3.125 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 3.125ns (320.000MHz) (Tgtpcper_RXUSRCLK)
  Physical resource: gtp_wrapper_inst/gtp_inst/tile0_s6_gtpwizard_v1_11_i/gtpa1_dual_i/RXUSRCLK0
  Logical resource: gtp_wrapper_inst/gtp_inst/tile0_s6_gtpwizard_v1_11_i/gtpa1_dual_i/RXUSRCLK0
  Location pin: GTPA1_DUAL_X0Y1.RXUSRCLK0
  Clock network: gtp_wrapper_inst/gtp_userclk<0>
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 3.125ns (320.000MHz) (Tgtpcper_RXUSRCLK)
  Physical resource: gtp_wrapper_inst/gtp_inst/tile0_s6_gtpwizard_v1_11_i/gtpa1_dual_i/RXUSRCLK1
  Logical resource: gtp_wrapper_inst/gtp_inst/tile0_s6_gtpwizard_v1_11_i/gtpa1_dual_i/RXUSRCLK1
  Location pin: GTPA1_DUAL_X0Y1.RXUSRCLK1
  Clock network: gtp_wrapper_inst/gtp_userclk<0>
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 3.125ns (320.000MHz) (Tgtpcper_TXUSRCLK)
  Physical resource: gtp_wrapper_inst/gtp_inst/tile0_s6_gtpwizard_v1_11_i/gtpa1_dual_i/TXUSRCLK0
  Logical resource: gtp_wrapper_inst/gtp_inst/tile0_s6_gtpwizard_v1_11_i/gtpa1_dual_i/TXUSRCLK0
  Location pin: GTPA1_DUAL_X0Y1.TXUSRCLK0
  Clock network: gtp_wrapper_inst/gtp_userclk<0>
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_gtp_userclk01 = PERIOD TIMEGRP "gtp_userclk01" 3.125 ns 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.125ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_gtp_userclk01 = PERIOD TIMEGRP "gtp_userclk01" 3.125 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 3.125ns (320.000MHz) (Tgtpcper_RXUSRCLK)
  Physical resource: gtp_wrapper_inst/gtp_inst/tile1_s6_gtpwizard_v1_11_i/gtpa1_dual_i/RXUSRCLK0
  Logical resource: gtp_wrapper_inst/gtp_inst/tile1_s6_gtpwizard_v1_11_i/gtpa1_dual_i/RXUSRCLK0
  Location pin: GTPA1_DUAL_X1Y1.RXUSRCLK0
  Clock network: gtp_wrapper_inst/gtp_userclk<1>
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 3.125ns (320.000MHz) (Tgtpcper_RXUSRCLK)
  Physical resource: gtp_wrapper_inst/gtp_inst/tile1_s6_gtpwizard_v1_11_i/gtpa1_dual_i/RXUSRCLK1
  Logical resource: gtp_wrapper_inst/gtp_inst/tile1_s6_gtpwizard_v1_11_i/gtpa1_dual_i/RXUSRCLK1
  Location pin: GTPA1_DUAL_X1Y1.RXUSRCLK1
  Clock network: gtp_wrapper_inst/gtp_userclk<1>
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 3.125ns (320.000MHz) (Tgtpcper_TXUSRCLK)
  Physical resource: gtp_wrapper_inst/gtp_inst/tile1_s6_gtpwizard_v1_11_i/gtpa1_dual_i/TXUSRCLK0
  Logical resource: gtp_wrapper_inst/gtp_inst/tile1_s6_gtpwizard_v1_11_i/gtpa1_dual_i/TXUSRCLK0
  Location pin: GTPA1_DUAL_X1Y1.TXUSRCLK0
  Clock network: gtp_wrapper_inst/gtp_userclk<1>
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk40MHz_0 = PERIOD TIMEGRP "clk40MHz_0" TS_fpga_clk / 
0.8 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 43029 paths analyzed, 15639 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.446ns.
--------------------------------------------------------------------------------

Paths for end point link_tracking_1_inst/tracking_core_inst/track_2_inst/data_94 (SLICE_X80Y95.D1), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.554ns (requirement - (data path - clock path skew + uncertainty))
  Source:               link_tracking_1_inst/tracking_core_inst/track_2_inst/data_cnt_1 (FF)
  Destination:          link_tracking_1_inst/tracking_core_inst/track_2_inst/data_94 (FF)
  Requirement:          25.000ns
  Data Path Delay:      9.307ns (Levels of Logic = 2)
  Clock Path Skew:      -0.010ns (0.247 - 0.257)
  Source Clock:         vfat2_clk rising at 0.000ns
  Destination Clock:    vfat2_clk rising at 25.000ns
  Clock Uncertainty:    0.129ns

  Clock Uncertainty:          0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.247ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: link_tracking_1_inst/tracking_core_inst/track_2_inst/data_cnt_1 to link_tracking_1_inst/tracking_core_inst/track_2_inst/data_94
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y84.BQ     Tcko                  0.391   link_tracking_1_inst/tracking_core_inst/track_2_inst/data_cnt<3>
                                                       link_tracking_1_inst/tracking_core_inst/track_2_inst/data_cnt_1
    SLICE_X93Y71.C2      net (fanout=11)       2.967   link_tracking_1_inst/tracking_core_inst/track_2_inst/data_cnt<1>
    SLICE_X93Y71.C       Tilo                  0.259   link_tracking_1_inst/tracking_core_inst/track_2_inst/data<178>
                                                       link_tracking_1_inst/tracking_core_inst/track_2_inst/_n0259<110>21
    SLICE_X80Y95.D1      net (fanout=23)       5.401   link_tracking_1_inst/tracking_core_inst/track_2_inst/_n0259<110>2
    SLICE_X80Y95.CLK     Tas                   0.289   link_tracking_1_inst/tracking_core_inst/track_2_inst/data<94>
                                                       link_tracking_1_inst/tracking_core_inst/track_2_inst/_n0259<94>1
                                                       link_tracking_1_inst/tracking_core_inst/track_2_inst/data_94
    -------------------------------------------------  ---------------------------
    Total                                      9.307ns (0.939ns logic, 8.368ns route)
                                                       (10.1% logic, 89.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.931ns (requirement - (data path - clock path skew + uncertainty))
  Source:               link_tracking_1_inst/tracking_core_inst/track_2_inst/data_cnt_3 (FF)
  Destination:          link_tracking_1_inst/tracking_core_inst/track_2_inst/data_94 (FF)
  Requirement:          25.000ns
  Data Path Delay:      8.930ns (Levels of Logic = 2)
  Clock Path Skew:      -0.010ns (0.247 - 0.257)
  Source Clock:         vfat2_clk rising at 0.000ns
  Destination Clock:    vfat2_clk rising at 25.000ns
  Clock Uncertainty:    0.129ns

  Clock Uncertainty:          0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.247ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: link_tracking_1_inst/tracking_core_inst/track_2_inst/data_cnt_3 to link_tracking_1_inst/tracking_core_inst/track_2_inst/data_94
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y84.DQ     Tcko                  0.391   link_tracking_1_inst/tracking_core_inst/track_2_inst/data_cnt<3>
                                                       link_tracking_1_inst/tracking_core_inst/track_2_inst/data_cnt_3
    SLICE_X93Y71.C3      net (fanout=11)       2.590   link_tracking_1_inst/tracking_core_inst/track_2_inst/data_cnt<3>
    SLICE_X93Y71.C       Tilo                  0.259   link_tracking_1_inst/tracking_core_inst/track_2_inst/data<178>
                                                       link_tracking_1_inst/tracking_core_inst/track_2_inst/_n0259<110>21
    SLICE_X80Y95.D1      net (fanout=23)       5.401   link_tracking_1_inst/tracking_core_inst/track_2_inst/_n0259<110>2
    SLICE_X80Y95.CLK     Tas                   0.289   link_tracking_1_inst/tracking_core_inst/track_2_inst/data<94>
                                                       link_tracking_1_inst/tracking_core_inst/track_2_inst/_n0259<94>1
                                                       link_tracking_1_inst/tracking_core_inst/track_2_inst/data_94
    -------------------------------------------------  ---------------------------
    Total                                      8.930ns (0.939ns logic, 7.991ns route)
                                                       (10.5% logic, 89.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.119ns (requirement - (data path - clock path skew + uncertainty))
  Source:               link_tracking_1_inst/tracking_core_inst/track_2_inst/state_FSM_FFd2 (FF)
  Destination:          link_tracking_1_inst/tracking_core_inst/track_2_inst/data_94 (FF)
  Requirement:          25.000ns
  Data Path Delay:      8.746ns (Levels of Logic = 2)
  Clock Path Skew:      -0.006ns (0.247 - 0.253)
  Source Clock:         vfat2_clk rising at 0.000ns
  Destination Clock:    vfat2_clk rising at 25.000ns
  Clock Uncertainty:    0.129ns

  Clock Uncertainty:          0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.247ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: link_tracking_1_inst/tracking_core_inst/track_2_inst/state_FSM_FFd2 to link_tracking_1_inst/tracking_core_inst/track_2_inst/data_94
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y85.CQ     Tcko                  0.447   link_tracking_1_inst/tracking_core_inst/track_2_inst/state_FSM_FFd2
                                                       link_tracking_1_inst/tracking_core_inst/track_2_inst/state_FSM_FFd2
    SLICE_X93Y71.C5      net (fanout=206)      2.350   link_tracking_1_inst/tracking_core_inst/track_2_inst/state_FSM_FFd2
    SLICE_X93Y71.C       Tilo                  0.259   link_tracking_1_inst/tracking_core_inst/track_2_inst/data<178>
                                                       link_tracking_1_inst/tracking_core_inst/track_2_inst/_n0259<110>21
    SLICE_X80Y95.D1      net (fanout=23)       5.401   link_tracking_1_inst/tracking_core_inst/track_2_inst/_n0259<110>2
    SLICE_X80Y95.CLK     Tas                   0.289   link_tracking_1_inst/tracking_core_inst/track_2_inst/data<94>
                                                       link_tracking_1_inst/tracking_core_inst/track_2_inst/_n0259<94>1
                                                       link_tracking_1_inst/tracking_core_inst/track_2_inst/data_94
    -------------------------------------------------  ---------------------------
    Total                                      8.746ns (0.995ns logic, 7.751ns route)
                                                       (11.4% logic, 88.6% route)

--------------------------------------------------------------------------------

Paths for end point link_tracking_1_inst/tracking_core_inst/track_2_inst/data_79 (SLICE_X68Y93.A5), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.488ns (requirement - (data path - clock path skew + uncertainty))
  Source:               link_tracking_1_inst/tracking_core_inst/track_2_inst/data_cnt_1 (FF)
  Destination:          link_tracking_1_inst/tracking_core_inst/track_2_inst/data_79 (FF)
  Requirement:          25.000ns
  Data Path Delay:      8.370ns (Levels of Logic = 2)
  Clock Path Skew:      -0.013ns (0.244 - 0.257)
  Source Clock:         vfat2_clk rising at 0.000ns
  Destination Clock:    vfat2_clk rising at 25.000ns
  Clock Uncertainty:    0.129ns

  Clock Uncertainty:          0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.247ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: link_tracking_1_inst/tracking_core_inst/track_2_inst/data_cnt_1 to link_tracking_1_inst/tracking_core_inst/track_2_inst/data_79
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y84.BQ     Tcko                  0.391   link_tracking_1_inst/tracking_core_inst/track_2_inst/data_cnt<3>
                                                       link_tracking_1_inst/tracking_core_inst/track_2_inst/data_cnt_1
    SLICE_X93Y71.C2      net (fanout=11)       2.967   link_tracking_1_inst/tracking_core_inst/track_2_inst/data_cnt<1>
    SLICE_X93Y71.C       Tilo                  0.259   link_tracking_1_inst/tracking_core_inst/track_2_inst/data<178>
                                                       link_tracking_1_inst/tracking_core_inst/track_2_inst/_n0259<110>21
    SLICE_X68Y93.A5      net (fanout=23)       4.464   link_tracking_1_inst/tracking_core_inst/track_2_inst/_n0259<110>2
    SLICE_X68Y93.CLK     Tas                   0.289   link_tracking_1_inst/tracking_core_inst/track_2_inst/data<82>
                                                       link_tracking_1_inst/tracking_core_inst/track_2_inst/_n0259<79>1
                                                       link_tracking_1_inst/tracking_core_inst/track_2_inst/data_79
    -------------------------------------------------  ---------------------------
    Total                                      8.370ns (0.939ns logic, 7.431ns route)
                                                       (11.2% logic, 88.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.865ns (requirement - (data path - clock path skew + uncertainty))
  Source:               link_tracking_1_inst/tracking_core_inst/track_2_inst/data_cnt_3 (FF)
  Destination:          link_tracking_1_inst/tracking_core_inst/track_2_inst/data_79 (FF)
  Requirement:          25.000ns
  Data Path Delay:      7.993ns (Levels of Logic = 2)
  Clock Path Skew:      -0.013ns (0.244 - 0.257)
  Source Clock:         vfat2_clk rising at 0.000ns
  Destination Clock:    vfat2_clk rising at 25.000ns
  Clock Uncertainty:    0.129ns

  Clock Uncertainty:          0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.247ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: link_tracking_1_inst/tracking_core_inst/track_2_inst/data_cnt_3 to link_tracking_1_inst/tracking_core_inst/track_2_inst/data_79
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y84.DQ     Tcko                  0.391   link_tracking_1_inst/tracking_core_inst/track_2_inst/data_cnt<3>
                                                       link_tracking_1_inst/tracking_core_inst/track_2_inst/data_cnt_3
    SLICE_X93Y71.C3      net (fanout=11)       2.590   link_tracking_1_inst/tracking_core_inst/track_2_inst/data_cnt<3>
    SLICE_X93Y71.C       Tilo                  0.259   link_tracking_1_inst/tracking_core_inst/track_2_inst/data<178>
                                                       link_tracking_1_inst/tracking_core_inst/track_2_inst/_n0259<110>21
    SLICE_X68Y93.A5      net (fanout=23)       4.464   link_tracking_1_inst/tracking_core_inst/track_2_inst/_n0259<110>2
    SLICE_X68Y93.CLK     Tas                   0.289   link_tracking_1_inst/tracking_core_inst/track_2_inst/data<82>
                                                       link_tracking_1_inst/tracking_core_inst/track_2_inst/_n0259<79>1
                                                       link_tracking_1_inst/tracking_core_inst/track_2_inst/data_79
    -------------------------------------------------  ---------------------------
    Total                                      7.993ns (0.939ns logic, 7.054ns route)
                                                       (11.7% logic, 88.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.053ns (requirement - (data path - clock path skew + uncertainty))
  Source:               link_tracking_1_inst/tracking_core_inst/track_2_inst/state_FSM_FFd2 (FF)
  Destination:          link_tracking_1_inst/tracking_core_inst/track_2_inst/data_79 (FF)
  Requirement:          25.000ns
  Data Path Delay:      7.809ns (Levels of Logic = 2)
  Clock Path Skew:      -0.009ns (0.244 - 0.253)
  Source Clock:         vfat2_clk rising at 0.000ns
  Destination Clock:    vfat2_clk rising at 25.000ns
  Clock Uncertainty:    0.129ns

  Clock Uncertainty:          0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.247ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: link_tracking_1_inst/tracking_core_inst/track_2_inst/state_FSM_FFd2 to link_tracking_1_inst/tracking_core_inst/track_2_inst/data_79
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y85.CQ     Tcko                  0.447   link_tracking_1_inst/tracking_core_inst/track_2_inst/state_FSM_FFd2
                                                       link_tracking_1_inst/tracking_core_inst/track_2_inst/state_FSM_FFd2
    SLICE_X93Y71.C5      net (fanout=206)      2.350   link_tracking_1_inst/tracking_core_inst/track_2_inst/state_FSM_FFd2
    SLICE_X93Y71.C       Tilo                  0.259   link_tracking_1_inst/tracking_core_inst/track_2_inst/data<178>
                                                       link_tracking_1_inst/tracking_core_inst/track_2_inst/_n0259<110>21
    SLICE_X68Y93.A5      net (fanout=23)       4.464   link_tracking_1_inst/tracking_core_inst/track_2_inst/_n0259<110>2
    SLICE_X68Y93.CLK     Tas                   0.289   link_tracking_1_inst/tracking_core_inst/track_2_inst/data<82>
                                                       link_tracking_1_inst/tracking_core_inst/track_2_inst/_n0259<79>1
                                                       link_tracking_1_inst/tracking_core_inst/track_2_inst/data_79
    -------------------------------------------------  ---------------------------
    Total                                      7.809ns (0.995ns logic, 6.814ns route)
                                                       (12.7% logic, 87.3% route)

--------------------------------------------------------------------------------

Paths for end point link_tracking_1_inst/tracking_core_inst/track_2_inst/data_97 (SLICE_X87Y92.C3), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.762ns (requirement - (data path - clock path skew + uncertainty))
  Source:               link_tracking_1_inst/tracking_core_inst/track_2_inst/data_cnt_1 (FF)
  Destination:          link_tracking_1_inst/tracking_core_inst/track_2_inst/data_97 (FF)
  Requirement:          25.000ns
  Data Path Delay:      8.096ns (Levels of Logic = 2)
  Clock Path Skew:      -0.013ns (0.244 - 0.257)
  Source Clock:         vfat2_clk rising at 0.000ns
  Destination Clock:    vfat2_clk rising at 25.000ns
  Clock Uncertainty:    0.129ns

  Clock Uncertainty:          0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.247ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: link_tracking_1_inst/tracking_core_inst/track_2_inst/data_cnt_1 to link_tracking_1_inst/tracking_core_inst/track_2_inst/data_97
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y84.BQ     Tcko                  0.391   link_tracking_1_inst/tracking_core_inst/track_2_inst/data_cnt<3>
                                                       link_tracking_1_inst/tracking_core_inst/track_2_inst/data_cnt_1
    SLICE_X93Y71.C2      net (fanout=11)       2.967   link_tracking_1_inst/tracking_core_inst/track_2_inst/data_cnt<1>
    SLICE_X93Y71.CMUX    Tilo                  0.313   link_tracking_1_inst/tracking_core_inst/track_2_inst/data<178>
                                                       link_tracking_1_inst/tracking_core_inst/track_2_inst/_n0259<112>21
    SLICE_X87Y92.C3      net (fanout=23)       4.103   link_tracking_1_inst/tracking_core_inst/track_2_inst/_n0259<112>2
    SLICE_X87Y92.CLK     Tas                   0.322   link_tracking_1_inst/tracking_core_inst/track_2_inst/data<98>
                                                       link_tracking_1_inst/tracking_core_inst/track_2_inst/_n0259<97>1
                                                       link_tracking_1_inst/tracking_core_inst/track_2_inst/data_97
    -------------------------------------------------  ---------------------------
    Total                                      8.096ns (1.026ns logic, 7.070ns route)
                                                       (12.7% logic, 87.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.139ns (requirement - (data path - clock path skew + uncertainty))
  Source:               link_tracking_1_inst/tracking_core_inst/track_2_inst/data_cnt_3 (FF)
  Destination:          link_tracking_1_inst/tracking_core_inst/track_2_inst/data_97 (FF)
  Requirement:          25.000ns
  Data Path Delay:      7.719ns (Levels of Logic = 2)
  Clock Path Skew:      -0.013ns (0.244 - 0.257)
  Source Clock:         vfat2_clk rising at 0.000ns
  Destination Clock:    vfat2_clk rising at 25.000ns
  Clock Uncertainty:    0.129ns

  Clock Uncertainty:          0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.247ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: link_tracking_1_inst/tracking_core_inst/track_2_inst/data_cnt_3 to link_tracking_1_inst/tracking_core_inst/track_2_inst/data_97
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y84.DQ     Tcko                  0.391   link_tracking_1_inst/tracking_core_inst/track_2_inst/data_cnt<3>
                                                       link_tracking_1_inst/tracking_core_inst/track_2_inst/data_cnt_3
    SLICE_X93Y71.C3      net (fanout=11)       2.590   link_tracking_1_inst/tracking_core_inst/track_2_inst/data_cnt<3>
    SLICE_X93Y71.CMUX    Tilo                  0.313   link_tracking_1_inst/tracking_core_inst/track_2_inst/data<178>
                                                       link_tracking_1_inst/tracking_core_inst/track_2_inst/_n0259<112>21
    SLICE_X87Y92.C3      net (fanout=23)       4.103   link_tracking_1_inst/tracking_core_inst/track_2_inst/_n0259<112>2
    SLICE_X87Y92.CLK     Tas                   0.322   link_tracking_1_inst/tracking_core_inst/track_2_inst/data<98>
                                                       link_tracking_1_inst/tracking_core_inst/track_2_inst/_n0259<97>1
                                                       link_tracking_1_inst/tracking_core_inst/track_2_inst/data_97
    -------------------------------------------------  ---------------------------
    Total                                      7.719ns (1.026ns logic, 6.693ns route)
                                                       (13.3% logic, 86.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.327ns (requirement - (data path - clock path skew + uncertainty))
  Source:               link_tracking_1_inst/tracking_core_inst/track_2_inst/state_FSM_FFd2 (FF)
  Destination:          link_tracking_1_inst/tracking_core_inst/track_2_inst/data_97 (FF)
  Requirement:          25.000ns
  Data Path Delay:      7.535ns (Levels of Logic = 2)
  Clock Path Skew:      -0.009ns (0.244 - 0.253)
  Source Clock:         vfat2_clk rising at 0.000ns
  Destination Clock:    vfat2_clk rising at 25.000ns
  Clock Uncertainty:    0.129ns

  Clock Uncertainty:          0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.247ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: link_tracking_1_inst/tracking_core_inst/track_2_inst/state_FSM_FFd2 to link_tracking_1_inst/tracking_core_inst/track_2_inst/data_97
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y85.CQ     Tcko                  0.447   link_tracking_1_inst/tracking_core_inst/track_2_inst/state_FSM_FFd2
                                                       link_tracking_1_inst/tracking_core_inst/track_2_inst/state_FSM_FFd2
    SLICE_X93Y71.C5      net (fanout=206)      2.350   link_tracking_1_inst/tracking_core_inst/track_2_inst/state_FSM_FFd2
    SLICE_X93Y71.CMUX    Tilo                  0.313   link_tracking_1_inst/tracking_core_inst/track_2_inst/data<178>
                                                       link_tracking_1_inst/tracking_core_inst/track_2_inst/_n0259<112>21
    SLICE_X87Y92.C3      net (fanout=23)       4.103   link_tracking_1_inst/tracking_core_inst/track_2_inst/_n0259<112>2
    SLICE_X87Y92.CLK     Tas                   0.322   link_tracking_1_inst/tracking_core_inst/track_2_inst/data<98>
                                                       link_tracking_1_inst/tracking_core_inst/track_2_inst/_n0259<97>1
                                                       link_tracking_1_inst/tracking_core_inst/track_2_inst/data_97
    -------------------------------------------------  ---------------------------
    Total                                      7.535ns (1.082ns logic, 6.453ns route)
                                                       (14.4% logic, 85.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk40MHz_0 = PERIOD TIMEGRP "clk40MHz_0" TS_fpga_clk / 0.8 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point link_tracking_1_inst/tracking_core_inst/tracking_buffer_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram (RAMB8_X3Y47.DIBDI9), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.296ns (requirement - (clock path skew + uncertainty - data path))
  Source:               link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_100 (FF)
  Destination:          link_tracking_1_inst/tracking_core_inst/tracking_buffer_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.297ns (Levels of Logic = 0)
  Clock Path Skew:      0.001ns (0.078 - 0.077)
  Source Clock:         vfat2_clk rising at 25.000ns
  Destination Clock:    vfat2_clk rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_100 to link_tracking_1_inst/tracking_core_inst/tracking_buffer_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X86Y94.CQ      Tcko                  0.200   link_tracking_1_inst/tracking_core_inst/fifo_din<100>
                                                       link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_100
    RAMB8_X3Y47.DIBDI9   net (fanout=1)        0.150   link_tracking_1_inst/tracking_core_inst/fifo_din<100>
    RAMB8_X3Y47.CLKAWRCLKTrckd_DIB   (-Th)     0.053   link_tracking_1_inst/tracking_core_inst/tracking_buffer_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
                                                       link_tracking_1_inst/tracking_core_inst/tracking_buffer_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.297ns (0.147ns logic, 0.150ns route)
                                                       (49.5% logic, 50.5% route)

--------------------------------------------------------------------------------

Paths for end point link_tracking_1_inst/tracking_core_inst/track_6_inst/data_o_136 (SLICE_X106Y61.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.370ns (requirement - (clock path skew + uncertainty - data path))
  Source:               link_tracking_1_inst/tracking_core_inst/track_6_inst/data_136 (FF)
  Destination:          link_tracking_1_inst/tracking_core_inst/track_6_inst/data_o_136 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.372ns (Levels of Logic = 1)
  Clock Path Skew:      0.002ns (0.044 - 0.042)
  Source Clock:         vfat2_clk rising at 25.000ns
  Destination Clock:    vfat2_clk rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: link_tracking_1_inst/tracking_core_inst/track_6_inst/data_136 to link_tracking_1_inst/tracking_core_inst/track_6_inst/data_o_136
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y61.BQ     Tcko                  0.198   link_tracking_1_inst/tracking_core_inst/track_6_inst/data<138>
                                                       link_tracking_1_inst/tracking_core_inst/track_6_inst/data_136
    SLICE_X106Y61.A5     net (fanout=2)        0.053   link_tracking_1_inst/tracking_core_inst/track_6_inst/data<136>
    SLICE_X106Y61.CLK    Tah         (-Th)    -0.121   link_tracking_1_inst/tracking_core_inst/track_data<6><135>
                                                       link_tracking_1_inst/tracking_core_inst/track_6_inst/data<136>_rt
                                                       link_tracking_1_inst/tracking_core_inst/track_6_inst/data_o_136
    -------------------------------------------------  ---------------------------
    Total                                      0.372ns (0.319ns logic, 0.053ns route)
                                                       (85.8% logic, 14.2% route)

--------------------------------------------------------------------------------

Paths for end point link_tracking_1_inst/tracking_core_inst/track_7_inst/data_o_43 (SLICE_X58Y64.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.382ns (requirement - (clock path skew + uncertainty - data path))
  Source:               link_tracking_1_inst/tracking_core_inst/track_7_inst/data_43 (FF)
  Destination:          link_tracking_1_inst/tracking_core_inst/track_7_inst/data_o_43 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.475ns (Levels of Logic = 0)
  Clock Path Skew:      0.093ns (0.611 - 0.518)
  Source Clock:         vfat2_clk rising at 25.000ns
  Destination Clock:    vfat2_clk rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: link_tracking_1_inst/tracking_core_inst/track_7_inst/data_43 to link_tracking_1_inst/tracking_core_inst/track_7_inst/data_o_43
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y63.DQ      Tcko                  0.198   link_tracking_1_inst/tracking_core_inst/track_7_inst/data<43>
                                                       link_tracking_1_inst/tracking_core_inst/track_7_inst/data_43
    SLICE_X58Y64.DX      net (fanout=2)        0.229   link_tracking_1_inst/tracking_core_inst/track_7_inst/data<43>
    SLICE_X58Y64.CLK     Tckdi       (-Th)    -0.048   link_tracking_1_inst/tracking_core_inst/track_data<7><43>
                                                       link_tracking_1_inst/tracking_core_inst/track_7_inst/data_o_43
    -------------------------------------------------  ---------------------------
    Total                                      0.475ns (0.246ns logic, 0.229ns route)
                                                       (51.8% logic, 48.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk40MHz_0 = PERIOD TIMEGRP "clk40MHz_0" TS_fpga_clk / 0.8 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 21.876ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: link_tracking_1_inst/tracking_core_inst/tracking_buffer_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Logical resource: link_tracking_1_inst/tracking_core_inst/tracking_buffer_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X3Y32.CLKAWRCLK
  Clock network: vfat2_clk
--------------------------------------------------------------------------------
Slack: 21.876ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: link_tracking_1_inst/tracking_core_inst/tracking_buffer_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Logical resource: link_tracking_1_inst/tracking_core_inst/tracking_buffer_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X3Y31.CLKAWRCLK
  Clock network: vfat2_clk
--------------------------------------------------------------------------------
Slack: 21.876ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: link_tracking_1_inst/tracking_core_inst/tracking_buffer_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Logical resource: link_tracking_1_inst/tracking_core_inst/tracking_buffer_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X3Y37.CLKAWRCLK
  Clock network: vfat2_clk
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_fpga_clk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_fpga_clk                    |     20.000ns|      5.000ns|      7.557ns|            0|            0|            0|        43029|
| TS_clk40MHz_0                 |     25.000ns|      9.446ns|          N/A|            0|            0|        43029|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock fpga_clk_i
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
fpga_clk_i     |    9.446|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 43029 paths, 0 nets, and 15173 connections

Design statistics:
   Minimum period:   9.446ns{1}   (Maximum frequency: 105.865MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Nov 10 15:32:08 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 383 MB



