C:/Users/krish/Documents/CPEN211_Labs/Simple-Risc-Machine/cpu.sv {1 {vlog -work work -sv -stats=none C:/Users/krish/Documents/CPEN211_Labs/Simple-Risc-Machine/cpu.sv
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module cpu
-- Compiling module register
-- Compiling module branchlogic
-- Compiling module EXEC
-- Compiling module PR_IF_ID
-- Compiling module PR_ID_EX
-- Compiling module PR_EX_MEM
-- Compiling module PR_MEM_WB

Top level modules:
	cpu

} {} {}} C:/Users/krish/Documents/CPEN211_Labs/Simple-Risc-Machine/regfile.sv {1 {vlog -work work -sv -stats=none C:/Users/krish/Documents/CPEN211_Labs/Simple-Risc-Machine/regfile.sv
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module regfile

Top level modules:
	regfile

} {} {}} C:/Users/krish/Documents/CPEN211_Labs/Simple-Risc-Machine/alu.sv {1 {vlog -work work -sv -stats=none C:/Users/krish/Documents/CPEN211_Labs/Simple-Risc-Machine/alu.sv
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module ALU
-- Compiling module shifter

Top level modules:
	ALU
	shifter

} {} {}} C:/Users/krish/Documents/CPEN211_Labs/Simple-Risc-Machine/lab7bonus_top.sv {1 {vlog -work work -sv -stats=none C:/Users/krish/Documents/CPEN211_Labs/Simple-Risc-Machine/lab7bonus_top.sv
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module lab7bonus_top
-- Compiling module ram
-- Compiling module disp

Top level modules:
	lab7bonus_top

} {} {}}
