Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Mon Jan 03 01:07:37 2022
| Host         : Mei running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file top_timing_summary_routed.rpt -rpx top_timing_summary_routed.rpx
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 31 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -15.519     -614.242                     49                 2493        0.107        0.000                      0                 2493        3.000        0.000                       0                  1015  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                    Waveform(ns)       Period(ns)      Frequency(MHz)
-----                    ------------       ----------      --------------
sys_clk_pin              {0.000 5.000}      10.000          100.000         
  clk_out1_my_clk_wiz_1  {0.000 7.692}      15.385          65.000          
  clkfbout_my_clk_wiz_1  {0.000 20.000}     40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                  -15.519     -567.356                     39                 2380        0.107        0.000                      0                 2380        3.000        0.000                       0                   974  
  clk_out1_my_clk_wiz_1       -0.995       -6.480                      7                   80        0.250        0.000                      0                   80        7.192        0.000                       0                    38  
  clkfbout_my_clk_wiz_1                                                                                                                                                   12.633        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock             To Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------             --------                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
sys_clk_pin            clk_out1_my_clk_wiz_1       -5.092      -46.886                     10                   10        0.141        0.000                      0                   10  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              5.029        0.000                      0                   33        1.382        0.000                      0                   33  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           39  Failing Endpoints,  Worst Slack      -15.519ns,  Total Violation     -567.356ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.107ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -15.519ns  (required time - arrival time)
  Source:                 nolabel_line119/total_time_10ns_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line119/total_time_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        25.149ns  (logic 11.268ns (44.805%)  route 13.881ns (55.195%))
  Logic Levels:           48  (CARRY4=36 LUT2=1 LUT3=4 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 14.919 - 10.000 ) 
    Source Clock Delay      (SCD):    5.229ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=973, routed)         1.626     5.229    nolabel_line119/CLK100MHZ_IBUF_BUFG
    SLICE_X41Y70         FDRE                                         r  nolabel_line119/total_time_10ns_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y70         FDRE (Prop_fdre_C_Q)         0.456     5.685 r  nolabel_line119/total_time_10ns_reg[12]/Q
                         net (fo=126, routed)         1.103     6.788    nolabel_line119/total_time_10ns_reg[12]
    SLICE_X50Y69         LUT3 (Prop_lut3_I1_O)        0.124     6.912 r  nolabel_line119/total_time[0]_i_5191/O
                         net (fo=1, routed)           0.888     7.799    nolabel_line119/total_time[0]_i_5191_n_3
    SLICE_X54Y69         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     8.319 r  nolabel_line119/total_time_reg[0]_i_5129/CO[3]
                         net (fo=1, routed)           0.000     8.319    nolabel_line119/total_time_reg[0]_i_5129_n_3
    SLICE_X54Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.436 r  nolabel_line119/total_time_reg[0]_i_5079/CO[3]
                         net (fo=1, routed)           0.000     8.436    nolabel_line119/total_time_reg[0]_i_5079_n_3
    SLICE_X54Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.553 r  nolabel_line119/total_time_reg[0]_i_5029/CO[3]
                         net (fo=1, routed)           0.000     8.553    nolabel_line119/total_time_reg[0]_i_5029_n_3
    SLICE_X54Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.670 r  nolabel_line119/total_time_reg[0]_i_4979/CO[3]
                         net (fo=1, routed)           0.000     8.670    nolabel_line119/total_time_reg[0]_i_4979_n_3
    SLICE_X54Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.787 r  nolabel_line119/total_time_reg[0]_i_4869/CO[3]
                         net (fo=1, routed)           0.000     8.787    nolabel_line119/total_time_reg[0]_i_4869_n_3
    SLICE_X54Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.904 r  nolabel_line119/total_time_reg[0]_i_4767/CO[3]
                         net (fo=1, routed)           0.009     8.913    nolabel_line119/total_time_reg[0]_i_4767_n_3
    SLICE_X54Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.030 r  nolabel_line119/total_time_reg[0]_i_4637/CO[3]
                         net (fo=1, routed)           0.000     9.030    nolabel_line119/total_time_reg[0]_i_4637_n_3
    SLICE_X54Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.147 r  nolabel_line119/total_time_reg[0]_i_4512/CO[3]
                         net (fo=1, routed)           0.000     9.147    nolabel_line119/total_time_reg[0]_i_4512_n_3
    SLICE_X54Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.264 r  nolabel_line119/total_time_reg[0]_i_4388/CO[3]
                         net (fo=1, routed)           0.000     9.264    nolabel_line119/total_time_reg[0]_i_4388_n_3
    SLICE_X54Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.381 r  nolabel_line119/total_time_reg[0]_i_4251/CO[3]
                         net (fo=1, routed)           0.000     9.381    nolabel_line119/total_time_reg[0]_i_4251_n_3
    SLICE_X54Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.498 r  nolabel_line119/total_time_reg[0]_i_4091/CO[3]
                         net (fo=1, routed)           0.000     9.498    nolabel_line119/total_time_reg[0]_i_4091_n_3
    SLICE_X54Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.615 r  nolabel_line119/total_time_reg[0]_i_3937/CO[3]
                         net (fo=1, routed)           0.000     9.615    nolabel_line119/total_time_reg[0]_i_3937_n_3
    SLICE_X54Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.732 r  nolabel_line119/total_time_reg[0]_i_3784/CO[3]
                         net (fo=1, routed)           0.000     9.732    nolabel_line119/total_time_reg[0]_i_3784_n_3
    SLICE_X54Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.849 r  nolabel_line119/total_time_reg[0]_i_3628/CO[3]
                         net (fo=1, routed)           0.000     9.849    nolabel_line119/total_time_reg[0]_i_3628_n_3
    SLICE_X54Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.966 r  nolabel_line119/total_time_reg[0]_i_3472/CO[3]
                         net (fo=1, routed)           0.000     9.966    nolabel_line119/total_time_reg[0]_i_3472_n_3
    SLICE_X54Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.083 r  nolabel_line119/total_time_reg[0]_i_3311/CO[3]
                         net (fo=1, routed)           0.000    10.083    nolabel_line119/total_time_reg[0]_i_3311_n_3
    SLICE_X54Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.200 r  nolabel_line119/total_time_reg[0]_i_3139/CO[3]
                         net (fo=1, routed)           0.000    10.200    nolabel_line119/total_time_reg[0]_i_3139_n_3
    SLICE_X54Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.317 r  nolabel_line119/total_time_reg[0]_i_2951/CO[3]
                         net (fo=1, routed)           0.000    10.317    nolabel_line119/total_time_reg[0]_i_2951_n_3
    SLICE_X54Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.434 r  nolabel_line119/total_time_reg[0]_i_2754/CO[3]
                         net (fo=1, routed)           0.000    10.434    nolabel_line119/total_time_reg[0]_i_2754_n_3
    SLICE_X54Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.757 r  nolabel_line119/total_time_reg[0]_i_2552/O[1]
                         net (fo=3, routed)           0.937    11.694    nolabel_line119/total_time_reg[0]_i_2552_n_9
    SLICE_X59Y92         LUT3 (Prop_lut3_I2_O)        0.306    12.000 r  nolabel_line119/total_time[0]_i_2521/O
                         net (fo=1, routed)           0.849    12.849    nolabel_line119/total_time[0]_i_2521_n_3
    SLICE_X51Y92         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    13.234 r  nolabel_line119/total_time_reg[0]_i_2170/CO[3]
                         net (fo=1, routed)           0.000    13.234    nolabel_line119/total_time_reg[0]_i_2170_n_3
    SLICE_X51Y93         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.473 r  nolabel_line119/total_time_reg[0]_i_1869/O[2]
                         net (fo=3, routed)           0.949    14.423    nolabel_line119/total_time_reg[0]_i_1869_n_8
    SLICE_X58Y94         LUT3 (Prop_lut3_I0_O)        0.302    14.725 r  nolabel_line119/total_time[0]_i_1509/O
                         net (fo=1, routed)           0.704    15.429    nolabel_line119/total_time[0]_i_1509_n_3
    SLICE_X49Y94         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    15.936 r  nolabel_line119/total_time_reg[0]_i_905/CO[3]
                         net (fo=1, routed)           0.000    15.936    nolabel_line119/total_time_reg[0]_i_905_n_3
    SLICE_X49Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.050 r  nolabel_line119/total_time_reg[0]_i_674/CO[3]
                         net (fo=1, routed)           0.000    16.050    nolabel_line119/total_time_reg[0]_i_674_n_3
    SLICE_X49Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.164 r  nolabel_line119/total_time_reg[0]_i_381/CO[3]
                         net (fo=1, routed)           0.000    16.164    nolabel_line119/total_time_reg[0]_i_381_n_3
    SLICE_X49Y97         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.477 r  nolabel_line119/total_time_reg[0]_i_294/O[3]
                         net (fo=3, routed)           0.763    17.240    nolabel_line119/total_time_reg[0]_i_294_n_7
    SLICE_X35Y97         LUT3 (Prop_lut3_I2_O)        0.306    17.546 r  nolabel_line119/total_time[0]_i_213/O
                         net (fo=1, routed)           0.485    18.031    nolabel_line119/total_time[0]_i_213_n_3
    SLICE_X41Y98         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    18.538 r  nolabel_line119/total_time_reg[0]_i_142/CO[3]
                         net (fo=1, routed)           0.000    18.538    nolabel_line119/total_time_reg[0]_i_142_n_3
    SLICE_X41Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.652 r  nolabel_line119/total_time_reg[0]_i_99/CO[3]
                         net (fo=1, routed)           0.001    18.653    nolabel_line119/total_time_reg[0]_i_99_n_3
    SLICE_X41Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.767 r  nolabel_line119/total_time_reg[0]_i_83/CO[3]
                         net (fo=1, routed)           0.000    18.767    nolabel_line119/total_time_reg[0]_i_83_n_3
    SLICE_X41Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.101 r  nolabel_line119/total_time_reg[0]_i_151/O[1]
                         net (fo=17, routed)          1.490    20.591    nolabel_line119/total_time_reg[0]_i_151_n_9
    SLICE_X54Y102        LUT6 (Prop_lut6_I0_O)        0.303    20.894 r  nolabel_line119/total_time[0]_i_206/O
                         net (fo=1, routed)           0.000    20.894    nolabel_line119/total_time[0]_i_206_n_3
    SLICE_X54Y102        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    21.270 r  nolabel_line119/total_time_reg[0]_i_140/CO[3]
                         net (fo=1, routed)           0.000    21.270    nolabel_line119/total_time_reg[0]_i_140_n_3
    SLICE_X54Y103        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    21.489 r  nolabel_line119/total_time_reg[0]_i_134/O[0]
                         net (fo=2, routed)           0.757    22.245    nolabel_line119/total_time_reg[0]_i_134_n_10
    SLICE_X45Y104        LUT5 (Prop_lut5_I0_O)        0.295    22.540 r  nolabel_line119/total_time[0]_i_92/O
                         net (fo=2, routed)           0.599    23.140    nolabel_line119/total_time[0]_i_92_n_3
    SLICE_X46Y104        LUT6 (Prop_lut6_I0_O)        0.124    23.264 r  nolabel_line119/total_time[0]_i_96/O
                         net (fo=1, routed)           0.000    23.264    nolabel_line119/total_time[0]_i_96_n_3
    SLICE_X46Y104        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    23.644 r  nolabel_line119/total_time_reg[0]_i_71/CO[3]
                         net (fo=1, routed)           0.000    23.644    nolabel_line119/total_time_reg[0]_i_71_n_3
    SLICE_X46Y105        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    23.967 r  nolabel_line119/total_time_reg[0]_i_70/O[1]
                         net (fo=1, routed)           0.578    24.545    nolabel_line119/total_time_reg[0]_i_70_n_9
    SLICE_X47Y102        LUT2 (Prop_lut2_I1_O)        0.306    24.851 r  nolabel_line119/total_time[0]_i_31/O
                         net (fo=1, routed)           0.000    24.851    nolabel_line119/total_time[0]_i_31_n_3
    SLICE_X47Y102        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    25.431 r  nolabel_line119/total_time_reg[0]_i_12/O[2]
                         net (fo=2, routed)           0.513    25.944    nolabel_line119/total_time_reg[0]_i_12_n_8
    SLICE_X46Y102        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.682    26.626 r  nolabel_line119/total_time_reg[0]_i_11/CO[3]
                         net (fo=10, routed)          1.127    27.753    nolabel_line119/total_time_reg[0]_i_11_n_3
    SLICE_X51Y104        LUT5 (Prop_lut5_I3_O)        0.124    27.877 r  nolabel_line119/total_time[0]_i_41/O
                         net (fo=1, routed)           0.154    28.031    nolabel_line119/total_time[0]_i_41_n_3
    SLICE_X51Y104        LUT6 (Prop_lut6_I5_O)        0.124    28.155 r  nolabel_line119/total_time[0]_i_16/O
                         net (fo=1, routed)           0.518    28.674    nolabel_line119/total_time[0]_i_16_n_3
    SLICE_X50Y104        LUT6 (Prop_lut6_I0_O)        0.124    28.798 r  nolabel_line119/total_time[0]_i_4/O
                         net (fo=1, routed)           0.773    29.571    nolabel_line119/total_time[0]_i_4_n_3
    SLICE_X42Y103        LUT6 (Prop_lut6_I3_O)        0.124    29.695 r  nolabel_line119/total_time[0]_i_1/O
                         net (fo=32, routed)          0.683    30.378    nolabel_line119/total_time0
    SLICE_X43Y109        FDRE                                         r  nolabel_line119/total_time_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=973, routed)         1.497    14.919    nolabel_line119/CLK100MHZ_IBUF_BUFG
    SLICE_X43Y109        FDRE                                         r  nolabel_line119/total_time_reg[28]/C
                         clock pessimism              0.180    15.099    
                         clock uncertainty           -0.035    15.064    
    SLICE_X43Y109        FDRE (Setup_fdre_C_CE)      -0.205    14.859    nolabel_line119/total_time_reg[28]
  -------------------------------------------------------------------
                         required time                         14.859    
                         arrival time                         -30.378    
  -------------------------------------------------------------------
                         slack                                -15.519    

Slack (VIOLATED) :        -15.519ns  (required time - arrival time)
  Source:                 nolabel_line119/total_time_10ns_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line119/total_time_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        25.149ns  (logic 11.268ns (44.805%)  route 13.881ns (55.195%))
  Logic Levels:           48  (CARRY4=36 LUT2=1 LUT3=4 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 14.919 - 10.000 ) 
    Source Clock Delay      (SCD):    5.229ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=973, routed)         1.626     5.229    nolabel_line119/CLK100MHZ_IBUF_BUFG
    SLICE_X41Y70         FDRE                                         r  nolabel_line119/total_time_10ns_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y70         FDRE (Prop_fdre_C_Q)         0.456     5.685 r  nolabel_line119/total_time_10ns_reg[12]/Q
                         net (fo=126, routed)         1.103     6.788    nolabel_line119/total_time_10ns_reg[12]
    SLICE_X50Y69         LUT3 (Prop_lut3_I1_O)        0.124     6.912 r  nolabel_line119/total_time[0]_i_5191/O
                         net (fo=1, routed)           0.888     7.799    nolabel_line119/total_time[0]_i_5191_n_3
    SLICE_X54Y69         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     8.319 r  nolabel_line119/total_time_reg[0]_i_5129/CO[3]
                         net (fo=1, routed)           0.000     8.319    nolabel_line119/total_time_reg[0]_i_5129_n_3
    SLICE_X54Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.436 r  nolabel_line119/total_time_reg[0]_i_5079/CO[3]
                         net (fo=1, routed)           0.000     8.436    nolabel_line119/total_time_reg[0]_i_5079_n_3
    SLICE_X54Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.553 r  nolabel_line119/total_time_reg[0]_i_5029/CO[3]
                         net (fo=1, routed)           0.000     8.553    nolabel_line119/total_time_reg[0]_i_5029_n_3
    SLICE_X54Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.670 r  nolabel_line119/total_time_reg[0]_i_4979/CO[3]
                         net (fo=1, routed)           0.000     8.670    nolabel_line119/total_time_reg[0]_i_4979_n_3
    SLICE_X54Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.787 r  nolabel_line119/total_time_reg[0]_i_4869/CO[3]
                         net (fo=1, routed)           0.000     8.787    nolabel_line119/total_time_reg[0]_i_4869_n_3
    SLICE_X54Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.904 r  nolabel_line119/total_time_reg[0]_i_4767/CO[3]
                         net (fo=1, routed)           0.009     8.913    nolabel_line119/total_time_reg[0]_i_4767_n_3
    SLICE_X54Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.030 r  nolabel_line119/total_time_reg[0]_i_4637/CO[3]
                         net (fo=1, routed)           0.000     9.030    nolabel_line119/total_time_reg[0]_i_4637_n_3
    SLICE_X54Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.147 r  nolabel_line119/total_time_reg[0]_i_4512/CO[3]
                         net (fo=1, routed)           0.000     9.147    nolabel_line119/total_time_reg[0]_i_4512_n_3
    SLICE_X54Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.264 r  nolabel_line119/total_time_reg[0]_i_4388/CO[3]
                         net (fo=1, routed)           0.000     9.264    nolabel_line119/total_time_reg[0]_i_4388_n_3
    SLICE_X54Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.381 r  nolabel_line119/total_time_reg[0]_i_4251/CO[3]
                         net (fo=1, routed)           0.000     9.381    nolabel_line119/total_time_reg[0]_i_4251_n_3
    SLICE_X54Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.498 r  nolabel_line119/total_time_reg[0]_i_4091/CO[3]
                         net (fo=1, routed)           0.000     9.498    nolabel_line119/total_time_reg[0]_i_4091_n_3
    SLICE_X54Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.615 r  nolabel_line119/total_time_reg[0]_i_3937/CO[3]
                         net (fo=1, routed)           0.000     9.615    nolabel_line119/total_time_reg[0]_i_3937_n_3
    SLICE_X54Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.732 r  nolabel_line119/total_time_reg[0]_i_3784/CO[3]
                         net (fo=1, routed)           0.000     9.732    nolabel_line119/total_time_reg[0]_i_3784_n_3
    SLICE_X54Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.849 r  nolabel_line119/total_time_reg[0]_i_3628/CO[3]
                         net (fo=1, routed)           0.000     9.849    nolabel_line119/total_time_reg[0]_i_3628_n_3
    SLICE_X54Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.966 r  nolabel_line119/total_time_reg[0]_i_3472/CO[3]
                         net (fo=1, routed)           0.000     9.966    nolabel_line119/total_time_reg[0]_i_3472_n_3
    SLICE_X54Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.083 r  nolabel_line119/total_time_reg[0]_i_3311/CO[3]
                         net (fo=1, routed)           0.000    10.083    nolabel_line119/total_time_reg[0]_i_3311_n_3
    SLICE_X54Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.200 r  nolabel_line119/total_time_reg[0]_i_3139/CO[3]
                         net (fo=1, routed)           0.000    10.200    nolabel_line119/total_time_reg[0]_i_3139_n_3
    SLICE_X54Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.317 r  nolabel_line119/total_time_reg[0]_i_2951/CO[3]
                         net (fo=1, routed)           0.000    10.317    nolabel_line119/total_time_reg[0]_i_2951_n_3
    SLICE_X54Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.434 r  nolabel_line119/total_time_reg[0]_i_2754/CO[3]
                         net (fo=1, routed)           0.000    10.434    nolabel_line119/total_time_reg[0]_i_2754_n_3
    SLICE_X54Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.757 r  nolabel_line119/total_time_reg[0]_i_2552/O[1]
                         net (fo=3, routed)           0.937    11.694    nolabel_line119/total_time_reg[0]_i_2552_n_9
    SLICE_X59Y92         LUT3 (Prop_lut3_I2_O)        0.306    12.000 r  nolabel_line119/total_time[0]_i_2521/O
                         net (fo=1, routed)           0.849    12.849    nolabel_line119/total_time[0]_i_2521_n_3
    SLICE_X51Y92         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    13.234 r  nolabel_line119/total_time_reg[0]_i_2170/CO[3]
                         net (fo=1, routed)           0.000    13.234    nolabel_line119/total_time_reg[0]_i_2170_n_3
    SLICE_X51Y93         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.473 r  nolabel_line119/total_time_reg[0]_i_1869/O[2]
                         net (fo=3, routed)           0.949    14.423    nolabel_line119/total_time_reg[0]_i_1869_n_8
    SLICE_X58Y94         LUT3 (Prop_lut3_I0_O)        0.302    14.725 r  nolabel_line119/total_time[0]_i_1509/O
                         net (fo=1, routed)           0.704    15.429    nolabel_line119/total_time[0]_i_1509_n_3
    SLICE_X49Y94         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    15.936 r  nolabel_line119/total_time_reg[0]_i_905/CO[3]
                         net (fo=1, routed)           0.000    15.936    nolabel_line119/total_time_reg[0]_i_905_n_3
    SLICE_X49Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.050 r  nolabel_line119/total_time_reg[0]_i_674/CO[3]
                         net (fo=1, routed)           0.000    16.050    nolabel_line119/total_time_reg[0]_i_674_n_3
    SLICE_X49Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.164 r  nolabel_line119/total_time_reg[0]_i_381/CO[3]
                         net (fo=1, routed)           0.000    16.164    nolabel_line119/total_time_reg[0]_i_381_n_3
    SLICE_X49Y97         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.477 r  nolabel_line119/total_time_reg[0]_i_294/O[3]
                         net (fo=3, routed)           0.763    17.240    nolabel_line119/total_time_reg[0]_i_294_n_7
    SLICE_X35Y97         LUT3 (Prop_lut3_I2_O)        0.306    17.546 r  nolabel_line119/total_time[0]_i_213/O
                         net (fo=1, routed)           0.485    18.031    nolabel_line119/total_time[0]_i_213_n_3
    SLICE_X41Y98         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    18.538 r  nolabel_line119/total_time_reg[0]_i_142/CO[3]
                         net (fo=1, routed)           0.000    18.538    nolabel_line119/total_time_reg[0]_i_142_n_3
    SLICE_X41Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.652 r  nolabel_line119/total_time_reg[0]_i_99/CO[3]
                         net (fo=1, routed)           0.001    18.653    nolabel_line119/total_time_reg[0]_i_99_n_3
    SLICE_X41Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.767 r  nolabel_line119/total_time_reg[0]_i_83/CO[3]
                         net (fo=1, routed)           0.000    18.767    nolabel_line119/total_time_reg[0]_i_83_n_3
    SLICE_X41Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.101 r  nolabel_line119/total_time_reg[0]_i_151/O[1]
                         net (fo=17, routed)          1.490    20.591    nolabel_line119/total_time_reg[0]_i_151_n_9
    SLICE_X54Y102        LUT6 (Prop_lut6_I0_O)        0.303    20.894 r  nolabel_line119/total_time[0]_i_206/O
                         net (fo=1, routed)           0.000    20.894    nolabel_line119/total_time[0]_i_206_n_3
    SLICE_X54Y102        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    21.270 r  nolabel_line119/total_time_reg[0]_i_140/CO[3]
                         net (fo=1, routed)           0.000    21.270    nolabel_line119/total_time_reg[0]_i_140_n_3
    SLICE_X54Y103        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    21.489 r  nolabel_line119/total_time_reg[0]_i_134/O[0]
                         net (fo=2, routed)           0.757    22.245    nolabel_line119/total_time_reg[0]_i_134_n_10
    SLICE_X45Y104        LUT5 (Prop_lut5_I0_O)        0.295    22.540 r  nolabel_line119/total_time[0]_i_92/O
                         net (fo=2, routed)           0.599    23.140    nolabel_line119/total_time[0]_i_92_n_3
    SLICE_X46Y104        LUT6 (Prop_lut6_I0_O)        0.124    23.264 r  nolabel_line119/total_time[0]_i_96/O
                         net (fo=1, routed)           0.000    23.264    nolabel_line119/total_time[0]_i_96_n_3
    SLICE_X46Y104        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    23.644 r  nolabel_line119/total_time_reg[0]_i_71/CO[3]
                         net (fo=1, routed)           0.000    23.644    nolabel_line119/total_time_reg[0]_i_71_n_3
    SLICE_X46Y105        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    23.967 r  nolabel_line119/total_time_reg[0]_i_70/O[1]
                         net (fo=1, routed)           0.578    24.545    nolabel_line119/total_time_reg[0]_i_70_n_9
    SLICE_X47Y102        LUT2 (Prop_lut2_I1_O)        0.306    24.851 r  nolabel_line119/total_time[0]_i_31/O
                         net (fo=1, routed)           0.000    24.851    nolabel_line119/total_time[0]_i_31_n_3
    SLICE_X47Y102        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    25.431 r  nolabel_line119/total_time_reg[0]_i_12/O[2]
                         net (fo=2, routed)           0.513    25.944    nolabel_line119/total_time_reg[0]_i_12_n_8
    SLICE_X46Y102        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.682    26.626 r  nolabel_line119/total_time_reg[0]_i_11/CO[3]
                         net (fo=10, routed)          1.127    27.753    nolabel_line119/total_time_reg[0]_i_11_n_3
    SLICE_X51Y104        LUT5 (Prop_lut5_I3_O)        0.124    27.877 r  nolabel_line119/total_time[0]_i_41/O
                         net (fo=1, routed)           0.154    28.031    nolabel_line119/total_time[0]_i_41_n_3
    SLICE_X51Y104        LUT6 (Prop_lut6_I5_O)        0.124    28.155 r  nolabel_line119/total_time[0]_i_16/O
                         net (fo=1, routed)           0.518    28.674    nolabel_line119/total_time[0]_i_16_n_3
    SLICE_X50Y104        LUT6 (Prop_lut6_I0_O)        0.124    28.798 r  nolabel_line119/total_time[0]_i_4/O
                         net (fo=1, routed)           0.773    29.571    nolabel_line119/total_time[0]_i_4_n_3
    SLICE_X42Y103        LUT6 (Prop_lut6_I3_O)        0.124    29.695 r  nolabel_line119/total_time[0]_i_1/O
                         net (fo=32, routed)          0.683    30.378    nolabel_line119/total_time0
    SLICE_X43Y109        FDRE                                         r  nolabel_line119/total_time_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=973, routed)         1.497    14.919    nolabel_line119/CLK100MHZ_IBUF_BUFG
    SLICE_X43Y109        FDRE                                         r  nolabel_line119/total_time_reg[29]/C
                         clock pessimism              0.180    15.099    
                         clock uncertainty           -0.035    15.064    
    SLICE_X43Y109        FDRE (Setup_fdre_C_CE)      -0.205    14.859    nolabel_line119/total_time_reg[29]
  -------------------------------------------------------------------
                         required time                         14.859    
                         arrival time                         -30.378    
  -------------------------------------------------------------------
                         slack                                -15.519    

Slack (VIOLATED) :        -15.519ns  (required time - arrival time)
  Source:                 nolabel_line119/total_time_10ns_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line119/total_time_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        25.149ns  (logic 11.268ns (44.805%)  route 13.881ns (55.195%))
  Logic Levels:           48  (CARRY4=36 LUT2=1 LUT3=4 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 14.919 - 10.000 ) 
    Source Clock Delay      (SCD):    5.229ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=973, routed)         1.626     5.229    nolabel_line119/CLK100MHZ_IBUF_BUFG
    SLICE_X41Y70         FDRE                                         r  nolabel_line119/total_time_10ns_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y70         FDRE (Prop_fdre_C_Q)         0.456     5.685 r  nolabel_line119/total_time_10ns_reg[12]/Q
                         net (fo=126, routed)         1.103     6.788    nolabel_line119/total_time_10ns_reg[12]
    SLICE_X50Y69         LUT3 (Prop_lut3_I1_O)        0.124     6.912 r  nolabel_line119/total_time[0]_i_5191/O
                         net (fo=1, routed)           0.888     7.799    nolabel_line119/total_time[0]_i_5191_n_3
    SLICE_X54Y69         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     8.319 r  nolabel_line119/total_time_reg[0]_i_5129/CO[3]
                         net (fo=1, routed)           0.000     8.319    nolabel_line119/total_time_reg[0]_i_5129_n_3
    SLICE_X54Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.436 r  nolabel_line119/total_time_reg[0]_i_5079/CO[3]
                         net (fo=1, routed)           0.000     8.436    nolabel_line119/total_time_reg[0]_i_5079_n_3
    SLICE_X54Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.553 r  nolabel_line119/total_time_reg[0]_i_5029/CO[3]
                         net (fo=1, routed)           0.000     8.553    nolabel_line119/total_time_reg[0]_i_5029_n_3
    SLICE_X54Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.670 r  nolabel_line119/total_time_reg[0]_i_4979/CO[3]
                         net (fo=1, routed)           0.000     8.670    nolabel_line119/total_time_reg[0]_i_4979_n_3
    SLICE_X54Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.787 r  nolabel_line119/total_time_reg[0]_i_4869/CO[3]
                         net (fo=1, routed)           0.000     8.787    nolabel_line119/total_time_reg[0]_i_4869_n_3
    SLICE_X54Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.904 r  nolabel_line119/total_time_reg[0]_i_4767/CO[3]
                         net (fo=1, routed)           0.009     8.913    nolabel_line119/total_time_reg[0]_i_4767_n_3
    SLICE_X54Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.030 r  nolabel_line119/total_time_reg[0]_i_4637/CO[3]
                         net (fo=1, routed)           0.000     9.030    nolabel_line119/total_time_reg[0]_i_4637_n_3
    SLICE_X54Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.147 r  nolabel_line119/total_time_reg[0]_i_4512/CO[3]
                         net (fo=1, routed)           0.000     9.147    nolabel_line119/total_time_reg[0]_i_4512_n_3
    SLICE_X54Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.264 r  nolabel_line119/total_time_reg[0]_i_4388/CO[3]
                         net (fo=1, routed)           0.000     9.264    nolabel_line119/total_time_reg[0]_i_4388_n_3
    SLICE_X54Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.381 r  nolabel_line119/total_time_reg[0]_i_4251/CO[3]
                         net (fo=1, routed)           0.000     9.381    nolabel_line119/total_time_reg[0]_i_4251_n_3
    SLICE_X54Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.498 r  nolabel_line119/total_time_reg[0]_i_4091/CO[3]
                         net (fo=1, routed)           0.000     9.498    nolabel_line119/total_time_reg[0]_i_4091_n_3
    SLICE_X54Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.615 r  nolabel_line119/total_time_reg[0]_i_3937/CO[3]
                         net (fo=1, routed)           0.000     9.615    nolabel_line119/total_time_reg[0]_i_3937_n_3
    SLICE_X54Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.732 r  nolabel_line119/total_time_reg[0]_i_3784/CO[3]
                         net (fo=1, routed)           0.000     9.732    nolabel_line119/total_time_reg[0]_i_3784_n_3
    SLICE_X54Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.849 r  nolabel_line119/total_time_reg[0]_i_3628/CO[3]
                         net (fo=1, routed)           0.000     9.849    nolabel_line119/total_time_reg[0]_i_3628_n_3
    SLICE_X54Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.966 r  nolabel_line119/total_time_reg[0]_i_3472/CO[3]
                         net (fo=1, routed)           0.000     9.966    nolabel_line119/total_time_reg[0]_i_3472_n_3
    SLICE_X54Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.083 r  nolabel_line119/total_time_reg[0]_i_3311/CO[3]
                         net (fo=1, routed)           0.000    10.083    nolabel_line119/total_time_reg[0]_i_3311_n_3
    SLICE_X54Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.200 r  nolabel_line119/total_time_reg[0]_i_3139/CO[3]
                         net (fo=1, routed)           0.000    10.200    nolabel_line119/total_time_reg[0]_i_3139_n_3
    SLICE_X54Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.317 r  nolabel_line119/total_time_reg[0]_i_2951/CO[3]
                         net (fo=1, routed)           0.000    10.317    nolabel_line119/total_time_reg[0]_i_2951_n_3
    SLICE_X54Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.434 r  nolabel_line119/total_time_reg[0]_i_2754/CO[3]
                         net (fo=1, routed)           0.000    10.434    nolabel_line119/total_time_reg[0]_i_2754_n_3
    SLICE_X54Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.757 r  nolabel_line119/total_time_reg[0]_i_2552/O[1]
                         net (fo=3, routed)           0.937    11.694    nolabel_line119/total_time_reg[0]_i_2552_n_9
    SLICE_X59Y92         LUT3 (Prop_lut3_I2_O)        0.306    12.000 r  nolabel_line119/total_time[0]_i_2521/O
                         net (fo=1, routed)           0.849    12.849    nolabel_line119/total_time[0]_i_2521_n_3
    SLICE_X51Y92         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    13.234 r  nolabel_line119/total_time_reg[0]_i_2170/CO[3]
                         net (fo=1, routed)           0.000    13.234    nolabel_line119/total_time_reg[0]_i_2170_n_3
    SLICE_X51Y93         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.473 r  nolabel_line119/total_time_reg[0]_i_1869/O[2]
                         net (fo=3, routed)           0.949    14.423    nolabel_line119/total_time_reg[0]_i_1869_n_8
    SLICE_X58Y94         LUT3 (Prop_lut3_I0_O)        0.302    14.725 r  nolabel_line119/total_time[0]_i_1509/O
                         net (fo=1, routed)           0.704    15.429    nolabel_line119/total_time[0]_i_1509_n_3
    SLICE_X49Y94         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    15.936 r  nolabel_line119/total_time_reg[0]_i_905/CO[3]
                         net (fo=1, routed)           0.000    15.936    nolabel_line119/total_time_reg[0]_i_905_n_3
    SLICE_X49Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.050 r  nolabel_line119/total_time_reg[0]_i_674/CO[3]
                         net (fo=1, routed)           0.000    16.050    nolabel_line119/total_time_reg[0]_i_674_n_3
    SLICE_X49Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.164 r  nolabel_line119/total_time_reg[0]_i_381/CO[3]
                         net (fo=1, routed)           0.000    16.164    nolabel_line119/total_time_reg[0]_i_381_n_3
    SLICE_X49Y97         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.477 r  nolabel_line119/total_time_reg[0]_i_294/O[3]
                         net (fo=3, routed)           0.763    17.240    nolabel_line119/total_time_reg[0]_i_294_n_7
    SLICE_X35Y97         LUT3 (Prop_lut3_I2_O)        0.306    17.546 r  nolabel_line119/total_time[0]_i_213/O
                         net (fo=1, routed)           0.485    18.031    nolabel_line119/total_time[0]_i_213_n_3
    SLICE_X41Y98         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    18.538 r  nolabel_line119/total_time_reg[0]_i_142/CO[3]
                         net (fo=1, routed)           0.000    18.538    nolabel_line119/total_time_reg[0]_i_142_n_3
    SLICE_X41Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.652 r  nolabel_line119/total_time_reg[0]_i_99/CO[3]
                         net (fo=1, routed)           0.001    18.653    nolabel_line119/total_time_reg[0]_i_99_n_3
    SLICE_X41Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.767 r  nolabel_line119/total_time_reg[0]_i_83/CO[3]
                         net (fo=1, routed)           0.000    18.767    nolabel_line119/total_time_reg[0]_i_83_n_3
    SLICE_X41Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.101 r  nolabel_line119/total_time_reg[0]_i_151/O[1]
                         net (fo=17, routed)          1.490    20.591    nolabel_line119/total_time_reg[0]_i_151_n_9
    SLICE_X54Y102        LUT6 (Prop_lut6_I0_O)        0.303    20.894 r  nolabel_line119/total_time[0]_i_206/O
                         net (fo=1, routed)           0.000    20.894    nolabel_line119/total_time[0]_i_206_n_3
    SLICE_X54Y102        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    21.270 r  nolabel_line119/total_time_reg[0]_i_140/CO[3]
                         net (fo=1, routed)           0.000    21.270    nolabel_line119/total_time_reg[0]_i_140_n_3
    SLICE_X54Y103        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    21.489 r  nolabel_line119/total_time_reg[0]_i_134/O[0]
                         net (fo=2, routed)           0.757    22.245    nolabel_line119/total_time_reg[0]_i_134_n_10
    SLICE_X45Y104        LUT5 (Prop_lut5_I0_O)        0.295    22.540 r  nolabel_line119/total_time[0]_i_92/O
                         net (fo=2, routed)           0.599    23.140    nolabel_line119/total_time[0]_i_92_n_3
    SLICE_X46Y104        LUT6 (Prop_lut6_I0_O)        0.124    23.264 r  nolabel_line119/total_time[0]_i_96/O
                         net (fo=1, routed)           0.000    23.264    nolabel_line119/total_time[0]_i_96_n_3
    SLICE_X46Y104        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    23.644 r  nolabel_line119/total_time_reg[0]_i_71/CO[3]
                         net (fo=1, routed)           0.000    23.644    nolabel_line119/total_time_reg[0]_i_71_n_3
    SLICE_X46Y105        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    23.967 r  nolabel_line119/total_time_reg[0]_i_70/O[1]
                         net (fo=1, routed)           0.578    24.545    nolabel_line119/total_time_reg[0]_i_70_n_9
    SLICE_X47Y102        LUT2 (Prop_lut2_I1_O)        0.306    24.851 r  nolabel_line119/total_time[0]_i_31/O
                         net (fo=1, routed)           0.000    24.851    nolabel_line119/total_time[0]_i_31_n_3
    SLICE_X47Y102        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    25.431 r  nolabel_line119/total_time_reg[0]_i_12/O[2]
                         net (fo=2, routed)           0.513    25.944    nolabel_line119/total_time_reg[0]_i_12_n_8
    SLICE_X46Y102        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.682    26.626 r  nolabel_line119/total_time_reg[0]_i_11/CO[3]
                         net (fo=10, routed)          1.127    27.753    nolabel_line119/total_time_reg[0]_i_11_n_3
    SLICE_X51Y104        LUT5 (Prop_lut5_I3_O)        0.124    27.877 r  nolabel_line119/total_time[0]_i_41/O
                         net (fo=1, routed)           0.154    28.031    nolabel_line119/total_time[0]_i_41_n_3
    SLICE_X51Y104        LUT6 (Prop_lut6_I5_O)        0.124    28.155 r  nolabel_line119/total_time[0]_i_16/O
                         net (fo=1, routed)           0.518    28.674    nolabel_line119/total_time[0]_i_16_n_3
    SLICE_X50Y104        LUT6 (Prop_lut6_I0_O)        0.124    28.798 r  nolabel_line119/total_time[0]_i_4/O
                         net (fo=1, routed)           0.773    29.571    nolabel_line119/total_time[0]_i_4_n_3
    SLICE_X42Y103        LUT6 (Prop_lut6_I3_O)        0.124    29.695 r  nolabel_line119/total_time[0]_i_1/O
                         net (fo=32, routed)          0.683    30.378    nolabel_line119/total_time0
    SLICE_X43Y109        FDRE                                         r  nolabel_line119/total_time_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=973, routed)         1.497    14.919    nolabel_line119/CLK100MHZ_IBUF_BUFG
    SLICE_X43Y109        FDRE                                         r  nolabel_line119/total_time_reg[30]/C
                         clock pessimism              0.180    15.099    
                         clock uncertainty           -0.035    15.064    
    SLICE_X43Y109        FDRE (Setup_fdre_C_CE)      -0.205    14.859    nolabel_line119/total_time_reg[30]
  -------------------------------------------------------------------
                         required time                         14.859    
                         arrival time                         -30.378    
  -------------------------------------------------------------------
                         slack                                -15.519    

Slack (VIOLATED) :        -15.519ns  (required time - arrival time)
  Source:                 nolabel_line119/total_time_10ns_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line119/total_time_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        25.149ns  (logic 11.268ns (44.805%)  route 13.881ns (55.195%))
  Logic Levels:           48  (CARRY4=36 LUT2=1 LUT3=4 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 14.919 - 10.000 ) 
    Source Clock Delay      (SCD):    5.229ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=973, routed)         1.626     5.229    nolabel_line119/CLK100MHZ_IBUF_BUFG
    SLICE_X41Y70         FDRE                                         r  nolabel_line119/total_time_10ns_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y70         FDRE (Prop_fdre_C_Q)         0.456     5.685 r  nolabel_line119/total_time_10ns_reg[12]/Q
                         net (fo=126, routed)         1.103     6.788    nolabel_line119/total_time_10ns_reg[12]
    SLICE_X50Y69         LUT3 (Prop_lut3_I1_O)        0.124     6.912 r  nolabel_line119/total_time[0]_i_5191/O
                         net (fo=1, routed)           0.888     7.799    nolabel_line119/total_time[0]_i_5191_n_3
    SLICE_X54Y69         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     8.319 r  nolabel_line119/total_time_reg[0]_i_5129/CO[3]
                         net (fo=1, routed)           0.000     8.319    nolabel_line119/total_time_reg[0]_i_5129_n_3
    SLICE_X54Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.436 r  nolabel_line119/total_time_reg[0]_i_5079/CO[3]
                         net (fo=1, routed)           0.000     8.436    nolabel_line119/total_time_reg[0]_i_5079_n_3
    SLICE_X54Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.553 r  nolabel_line119/total_time_reg[0]_i_5029/CO[3]
                         net (fo=1, routed)           0.000     8.553    nolabel_line119/total_time_reg[0]_i_5029_n_3
    SLICE_X54Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.670 r  nolabel_line119/total_time_reg[0]_i_4979/CO[3]
                         net (fo=1, routed)           0.000     8.670    nolabel_line119/total_time_reg[0]_i_4979_n_3
    SLICE_X54Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.787 r  nolabel_line119/total_time_reg[0]_i_4869/CO[3]
                         net (fo=1, routed)           0.000     8.787    nolabel_line119/total_time_reg[0]_i_4869_n_3
    SLICE_X54Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.904 r  nolabel_line119/total_time_reg[0]_i_4767/CO[3]
                         net (fo=1, routed)           0.009     8.913    nolabel_line119/total_time_reg[0]_i_4767_n_3
    SLICE_X54Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.030 r  nolabel_line119/total_time_reg[0]_i_4637/CO[3]
                         net (fo=1, routed)           0.000     9.030    nolabel_line119/total_time_reg[0]_i_4637_n_3
    SLICE_X54Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.147 r  nolabel_line119/total_time_reg[0]_i_4512/CO[3]
                         net (fo=1, routed)           0.000     9.147    nolabel_line119/total_time_reg[0]_i_4512_n_3
    SLICE_X54Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.264 r  nolabel_line119/total_time_reg[0]_i_4388/CO[3]
                         net (fo=1, routed)           0.000     9.264    nolabel_line119/total_time_reg[0]_i_4388_n_3
    SLICE_X54Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.381 r  nolabel_line119/total_time_reg[0]_i_4251/CO[3]
                         net (fo=1, routed)           0.000     9.381    nolabel_line119/total_time_reg[0]_i_4251_n_3
    SLICE_X54Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.498 r  nolabel_line119/total_time_reg[0]_i_4091/CO[3]
                         net (fo=1, routed)           0.000     9.498    nolabel_line119/total_time_reg[0]_i_4091_n_3
    SLICE_X54Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.615 r  nolabel_line119/total_time_reg[0]_i_3937/CO[3]
                         net (fo=1, routed)           0.000     9.615    nolabel_line119/total_time_reg[0]_i_3937_n_3
    SLICE_X54Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.732 r  nolabel_line119/total_time_reg[0]_i_3784/CO[3]
                         net (fo=1, routed)           0.000     9.732    nolabel_line119/total_time_reg[0]_i_3784_n_3
    SLICE_X54Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.849 r  nolabel_line119/total_time_reg[0]_i_3628/CO[3]
                         net (fo=1, routed)           0.000     9.849    nolabel_line119/total_time_reg[0]_i_3628_n_3
    SLICE_X54Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.966 r  nolabel_line119/total_time_reg[0]_i_3472/CO[3]
                         net (fo=1, routed)           0.000     9.966    nolabel_line119/total_time_reg[0]_i_3472_n_3
    SLICE_X54Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.083 r  nolabel_line119/total_time_reg[0]_i_3311/CO[3]
                         net (fo=1, routed)           0.000    10.083    nolabel_line119/total_time_reg[0]_i_3311_n_3
    SLICE_X54Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.200 r  nolabel_line119/total_time_reg[0]_i_3139/CO[3]
                         net (fo=1, routed)           0.000    10.200    nolabel_line119/total_time_reg[0]_i_3139_n_3
    SLICE_X54Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.317 r  nolabel_line119/total_time_reg[0]_i_2951/CO[3]
                         net (fo=1, routed)           0.000    10.317    nolabel_line119/total_time_reg[0]_i_2951_n_3
    SLICE_X54Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.434 r  nolabel_line119/total_time_reg[0]_i_2754/CO[3]
                         net (fo=1, routed)           0.000    10.434    nolabel_line119/total_time_reg[0]_i_2754_n_3
    SLICE_X54Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.757 r  nolabel_line119/total_time_reg[0]_i_2552/O[1]
                         net (fo=3, routed)           0.937    11.694    nolabel_line119/total_time_reg[0]_i_2552_n_9
    SLICE_X59Y92         LUT3 (Prop_lut3_I2_O)        0.306    12.000 r  nolabel_line119/total_time[0]_i_2521/O
                         net (fo=1, routed)           0.849    12.849    nolabel_line119/total_time[0]_i_2521_n_3
    SLICE_X51Y92         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    13.234 r  nolabel_line119/total_time_reg[0]_i_2170/CO[3]
                         net (fo=1, routed)           0.000    13.234    nolabel_line119/total_time_reg[0]_i_2170_n_3
    SLICE_X51Y93         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.473 r  nolabel_line119/total_time_reg[0]_i_1869/O[2]
                         net (fo=3, routed)           0.949    14.423    nolabel_line119/total_time_reg[0]_i_1869_n_8
    SLICE_X58Y94         LUT3 (Prop_lut3_I0_O)        0.302    14.725 r  nolabel_line119/total_time[0]_i_1509/O
                         net (fo=1, routed)           0.704    15.429    nolabel_line119/total_time[0]_i_1509_n_3
    SLICE_X49Y94         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    15.936 r  nolabel_line119/total_time_reg[0]_i_905/CO[3]
                         net (fo=1, routed)           0.000    15.936    nolabel_line119/total_time_reg[0]_i_905_n_3
    SLICE_X49Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.050 r  nolabel_line119/total_time_reg[0]_i_674/CO[3]
                         net (fo=1, routed)           0.000    16.050    nolabel_line119/total_time_reg[0]_i_674_n_3
    SLICE_X49Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.164 r  nolabel_line119/total_time_reg[0]_i_381/CO[3]
                         net (fo=1, routed)           0.000    16.164    nolabel_line119/total_time_reg[0]_i_381_n_3
    SLICE_X49Y97         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.477 r  nolabel_line119/total_time_reg[0]_i_294/O[3]
                         net (fo=3, routed)           0.763    17.240    nolabel_line119/total_time_reg[0]_i_294_n_7
    SLICE_X35Y97         LUT3 (Prop_lut3_I2_O)        0.306    17.546 r  nolabel_line119/total_time[0]_i_213/O
                         net (fo=1, routed)           0.485    18.031    nolabel_line119/total_time[0]_i_213_n_3
    SLICE_X41Y98         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    18.538 r  nolabel_line119/total_time_reg[0]_i_142/CO[3]
                         net (fo=1, routed)           0.000    18.538    nolabel_line119/total_time_reg[0]_i_142_n_3
    SLICE_X41Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.652 r  nolabel_line119/total_time_reg[0]_i_99/CO[3]
                         net (fo=1, routed)           0.001    18.653    nolabel_line119/total_time_reg[0]_i_99_n_3
    SLICE_X41Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.767 r  nolabel_line119/total_time_reg[0]_i_83/CO[3]
                         net (fo=1, routed)           0.000    18.767    nolabel_line119/total_time_reg[0]_i_83_n_3
    SLICE_X41Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.101 r  nolabel_line119/total_time_reg[0]_i_151/O[1]
                         net (fo=17, routed)          1.490    20.591    nolabel_line119/total_time_reg[0]_i_151_n_9
    SLICE_X54Y102        LUT6 (Prop_lut6_I0_O)        0.303    20.894 r  nolabel_line119/total_time[0]_i_206/O
                         net (fo=1, routed)           0.000    20.894    nolabel_line119/total_time[0]_i_206_n_3
    SLICE_X54Y102        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    21.270 r  nolabel_line119/total_time_reg[0]_i_140/CO[3]
                         net (fo=1, routed)           0.000    21.270    nolabel_line119/total_time_reg[0]_i_140_n_3
    SLICE_X54Y103        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    21.489 r  nolabel_line119/total_time_reg[0]_i_134/O[0]
                         net (fo=2, routed)           0.757    22.245    nolabel_line119/total_time_reg[0]_i_134_n_10
    SLICE_X45Y104        LUT5 (Prop_lut5_I0_O)        0.295    22.540 r  nolabel_line119/total_time[0]_i_92/O
                         net (fo=2, routed)           0.599    23.140    nolabel_line119/total_time[0]_i_92_n_3
    SLICE_X46Y104        LUT6 (Prop_lut6_I0_O)        0.124    23.264 r  nolabel_line119/total_time[0]_i_96/O
                         net (fo=1, routed)           0.000    23.264    nolabel_line119/total_time[0]_i_96_n_3
    SLICE_X46Y104        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    23.644 r  nolabel_line119/total_time_reg[0]_i_71/CO[3]
                         net (fo=1, routed)           0.000    23.644    nolabel_line119/total_time_reg[0]_i_71_n_3
    SLICE_X46Y105        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    23.967 r  nolabel_line119/total_time_reg[0]_i_70/O[1]
                         net (fo=1, routed)           0.578    24.545    nolabel_line119/total_time_reg[0]_i_70_n_9
    SLICE_X47Y102        LUT2 (Prop_lut2_I1_O)        0.306    24.851 r  nolabel_line119/total_time[0]_i_31/O
                         net (fo=1, routed)           0.000    24.851    nolabel_line119/total_time[0]_i_31_n_3
    SLICE_X47Y102        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    25.431 r  nolabel_line119/total_time_reg[0]_i_12/O[2]
                         net (fo=2, routed)           0.513    25.944    nolabel_line119/total_time_reg[0]_i_12_n_8
    SLICE_X46Y102        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.682    26.626 r  nolabel_line119/total_time_reg[0]_i_11/CO[3]
                         net (fo=10, routed)          1.127    27.753    nolabel_line119/total_time_reg[0]_i_11_n_3
    SLICE_X51Y104        LUT5 (Prop_lut5_I3_O)        0.124    27.877 r  nolabel_line119/total_time[0]_i_41/O
                         net (fo=1, routed)           0.154    28.031    nolabel_line119/total_time[0]_i_41_n_3
    SLICE_X51Y104        LUT6 (Prop_lut6_I5_O)        0.124    28.155 r  nolabel_line119/total_time[0]_i_16/O
                         net (fo=1, routed)           0.518    28.674    nolabel_line119/total_time[0]_i_16_n_3
    SLICE_X50Y104        LUT6 (Prop_lut6_I0_O)        0.124    28.798 r  nolabel_line119/total_time[0]_i_4/O
                         net (fo=1, routed)           0.773    29.571    nolabel_line119/total_time[0]_i_4_n_3
    SLICE_X42Y103        LUT6 (Prop_lut6_I3_O)        0.124    29.695 r  nolabel_line119/total_time[0]_i_1/O
                         net (fo=32, routed)          0.683    30.378    nolabel_line119/total_time0
    SLICE_X43Y109        FDRE                                         r  nolabel_line119/total_time_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=973, routed)         1.497    14.919    nolabel_line119/CLK100MHZ_IBUF_BUFG
    SLICE_X43Y109        FDRE                                         r  nolabel_line119/total_time_reg[31]/C
                         clock pessimism              0.180    15.099    
                         clock uncertainty           -0.035    15.064    
    SLICE_X43Y109        FDRE (Setup_fdre_C_CE)      -0.205    14.859    nolabel_line119/total_time_reg[31]
  -------------------------------------------------------------------
                         required time                         14.859    
                         arrival time                         -30.378    
  -------------------------------------------------------------------
                         slack                                -15.519    

Slack (VIOLATED) :        -15.409ns  (required time - arrival time)
  Source:                 nolabel_line119/total_time_10ns_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line119/total_time_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        25.040ns  (logic 11.268ns (45.000%)  route 13.772ns (55.000%))
  Logic Levels:           48  (CARRY4=36 LUT2=1 LUT3=4 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 14.920 - 10.000 ) 
    Source Clock Delay      (SCD):    5.229ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=973, routed)         1.626     5.229    nolabel_line119/CLK100MHZ_IBUF_BUFG
    SLICE_X41Y70         FDRE                                         r  nolabel_line119/total_time_10ns_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y70         FDRE (Prop_fdre_C_Q)         0.456     5.685 r  nolabel_line119/total_time_10ns_reg[12]/Q
                         net (fo=126, routed)         1.103     6.788    nolabel_line119/total_time_10ns_reg[12]
    SLICE_X50Y69         LUT3 (Prop_lut3_I1_O)        0.124     6.912 r  nolabel_line119/total_time[0]_i_5191/O
                         net (fo=1, routed)           0.888     7.799    nolabel_line119/total_time[0]_i_5191_n_3
    SLICE_X54Y69         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     8.319 r  nolabel_line119/total_time_reg[0]_i_5129/CO[3]
                         net (fo=1, routed)           0.000     8.319    nolabel_line119/total_time_reg[0]_i_5129_n_3
    SLICE_X54Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.436 r  nolabel_line119/total_time_reg[0]_i_5079/CO[3]
                         net (fo=1, routed)           0.000     8.436    nolabel_line119/total_time_reg[0]_i_5079_n_3
    SLICE_X54Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.553 r  nolabel_line119/total_time_reg[0]_i_5029/CO[3]
                         net (fo=1, routed)           0.000     8.553    nolabel_line119/total_time_reg[0]_i_5029_n_3
    SLICE_X54Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.670 r  nolabel_line119/total_time_reg[0]_i_4979/CO[3]
                         net (fo=1, routed)           0.000     8.670    nolabel_line119/total_time_reg[0]_i_4979_n_3
    SLICE_X54Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.787 r  nolabel_line119/total_time_reg[0]_i_4869/CO[3]
                         net (fo=1, routed)           0.000     8.787    nolabel_line119/total_time_reg[0]_i_4869_n_3
    SLICE_X54Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.904 r  nolabel_line119/total_time_reg[0]_i_4767/CO[3]
                         net (fo=1, routed)           0.009     8.913    nolabel_line119/total_time_reg[0]_i_4767_n_3
    SLICE_X54Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.030 r  nolabel_line119/total_time_reg[0]_i_4637/CO[3]
                         net (fo=1, routed)           0.000     9.030    nolabel_line119/total_time_reg[0]_i_4637_n_3
    SLICE_X54Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.147 r  nolabel_line119/total_time_reg[0]_i_4512/CO[3]
                         net (fo=1, routed)           0.000     9.147    nolabel_line119/total_time_reg[0]_i_4512_n_3
    SLICE_X54Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.264 r  nolabel_line119/total_time_reg[0]_i_4388/CO[3]
                         net (fo=1, routed)           0.000     9.264    nolabel_line119/total_time_reg[0]_i_4388_n_3
    SLICE_X54Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.381 r  nolabel_line119/total_time_reg[0]_i_4251/CO[3]
                         net (fo=1, routed)           0.000     9.381    nolabel_line119/total_time_reg[0]_i_4251_n_3
    SLICE_X54Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.498 r  nolabel_line119/total_time_reg[0]_i_4091/CO[3]
                         net (fo=1, routed)           0.000     9.498    nolabel_line119/total_time_reg[0]_i_4091_n_3
    SLICE_X54Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.615 r  nolabel_line119/total_time_reg[0]_i_3937/CO[3]
                         net (fo=1, routed)           0.000     9.615    nolabel_line119/total_time_reg[0]_i_3937_n_3
    SLICE_X54Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.732 r  nolabel_line119/total_time_reg[0]_i_3784/CO[3]
                         net (fo=1, routed)           0.000     9.732    nolabel_line119/total_time_reg[0]_i_3784_n_3
    SLICE_X54Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.849 r  nolabel_line119/total_time_reg[0]_i_3628/CO[3]
                         net (fo=1, routed)           0.000     9.849    nolabel_line119/total_time_reg[0]_i_3628_n_3
    SLICE_X54Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.966 r  nolabel_line119/total_time_reg[0]_i_3472/CO[3]
                         net (fo=1, routed)           0.000     9.966    nolabel_line119/total_time_reg[0]_i_3472_n_3
    SLICE_X54Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.083 r  nolabel_line119/total_time_reg[0]_i_3311/CO[3]
                         net (fo=1, routed)           0.000    10.083    nolabel_line119/total_time_reg[0]_i_3311_n_3
    SLICE_X54Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.200 r  nolabel_line119/total_time_reg[0]_i_3139/CO[3]
                         net (fo=1, routed)           0.000    10.200    nolabel_line119/total_time_reg[0]_i_3139_n_3
    SLICE_X54Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.317 r  nolabel_line119/total_time_reg[0]_i_2951/CO[3]
                         net (fo=1, routed)           0.000    10.317    nolabel_line119/total_time_reg[0]_i_2951_n_3
    SLICE_X54Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.434 r  nolabel_line119/total_time_reg[0]_i_2754/CO[3]
                         net (fo=1, routed)           0.000    10.434    nolabel_line119/total_time_reg[0]_i_2754_n_3
    SLICE_X54Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.757 r  nolabel_line119/total_time_reg[0]_i_2552/O[1]
                         net (fo=3, routed)           0.937    11.694    nolabel_line119/total_time_reg[0]_i_2552_n_9
    SLICE_X59Y92         LUT3 (Prop_lut3_I2_O)        0.306    12.000 r  nolabel_line119/total_time[0]_i_2521/O
                         net (fo=1, routed)           0.849    12.849    nolabel_line119/total_time[0]_i_2521_n_3
    SLICE_X51Y92         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    13.234 r  nolabel_line119/total_time_reg[0]_i_2170/CO[3]
                         net (fo=1, routed)           0.000    13.234    nolabel_line119/total_time_reg[0]_i_2170_n_3
    SLICE_X51Y93         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.473 r  nolabel_line119/total_time_reg[0]_i_1869/O[2]
                         net (fo=3, routed)           0.949    14.423    nolabel_line119/total_time_reg[0]_i_1869_n_8
    SLICE_X58Y94         LUT3 (Prop_lut3_I0_O)        0.302    14.725 r  nolabel_line119/total_time[0]_i_1509/O
                         net (fo=1, routed)           0.704    15.429    nolabel_line119/total_time[0]_i_1509_n_3
    SLICE_X49Y94         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    15.936 r  nolabel_line119/total_time_reg[0]_i_905/CO[3]
                         net (fo=1, routed)           0.000    15.936    nolabel_line119/total_time_reg[0]_i_905_n_3
    SLICE_X49Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.050 r  nolabel_line119/total_time_reg[0]_i_674/CO[3]
                         net (fo=1, routed)           0.000    16.050    nolabel_line119/total_time_reg[0]_i_674_n_3
    SLICE_X49Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.164 r  nolabel_line119/total_time_reg[0]_i_381/CO[3]
                         net (fo=1, routed)           0.000    16.164    nolabel_line119/total_time_reg[0]_i_381_n_3
    SLICE_X49Y97         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.477 r  nolabel_line119/total_time_reg[0]_i_294/O[3]
                         net (fo=3, routed)           0.763    17.240    nolabel_line119/total_time_reg[0]_i_294_n_7
    SLICE_X35Y97         LUT3 (Prop_lut3_I2_O)        0.306    17.546 r  nolabel_line119/total_time[0]_i_213/O
                         net (fo=1, routed)           0.485    18.031    nolabel_line119/total_time[0]_i_213_n_3
    SLICE_X41Y98         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    18.538 r  nolabel_line119/total_time_reg[0]_i_142/CO[3]
                         net (fo=1, routed)           0.000    18.538    nolabel_line119/total_time_reg[0]_i_142_n_3
    SLICE_X41Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.652 r  nolabel_line119/total_time_reg[0]_i_99/CO[3]
                         net (fo=1, routed)           0.001    18.653    nolabel_line119/total_time_reg[0]_i_99_n_3
    SLICE_X41Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.767 r  nolabel_line119/total_time_reg[0]_i_83/CO[3]
                         net (fo=1, routed)           0.000    18.767    nolabel_line119/total_time_reg[0]_i_83_n_3
    SLICE_X41Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.101 r  nolabel_line119/total_time_reg[0]_i_151/O[1]
                         net (fo=17, routed)          1.490    20.591    nolabel_line119/total_time_reg[0]_i_151_n_9
    SLICE_X54Y102        LUT6 (Prop_lut6_I0_O)        0.303    20.894 r  nolabel_line119/total_time[0]_i_206/O
                         net (fo=1, routed)           0.000    20.894    nolabel_line119/total_time[0]_i_206_n_3
    SLICE_X54Y102        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    21.270 r  nolabel_line119/total_time_reg[0]_i_140/CO[3]
                         net (fo=1, routed)           0.000    21.270    nolabel_line119/total_time_reg[0]_i_140_n_3
    SLICE_X54Y103        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    21.489 r  nolabel_line119/total_time_reg[0]_i_134/O[0]
                         net (fo=2, routed)           0.757    22.245    nolabel_line119/total_time_reg[0]_i_134_n_10
    SLICE_X45Y104        LUT5 (Prop_lut5_I0_O)        0.295    22.540 r  nolabel_line119/total_time[0]_i_92/O
                         net (fo=2, routed)           0.599    23.140    nolabel_line119/total_time[0]_i_92_n_3
    SLICE_X46Y104        LUT6 (Prop_lut6_I0_O)        0.124    23.264 r  nolabel_line119/total_time[0]_i_96/O
                         net (fo=1, routed)           0.000    23.264    nolabel_line119/total_time[0]_i_96_n_3
    SLICE_X46Y104        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    23.644 r  nolabel_line119/total_time_reg[0]_i_71/CO[3]
                         net (fo=1, routed)           0.000    23.644    nolabel_line119/total_time_reg[0]_i_71_n_3
    SLICE_X46Y105        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    23.967 r  nolabel_line119/total_time_reg[0]_i_70/O[1]
                         net (fo=1, routed)           0.578    24.545    nolabel_line119/total_time_reg[0]_i_70_n_9
    SLICE_X47Y102        LUT2 (Prop_lut2_I1_O)        0.306    24.851 r  nolabel_line119/total_time[0]_i_31/O
                         net (fo=1, routed)           0.000    24.851    nolabel_line119/total_time[0]_i_31_n_3
    SLICE_X47Y102        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    25.431 r  nolabel_line119/total_time_reg[0]_i_12/O[2]
                         net (fo=2, routed)           0.513    25.944    nolabel_line119/total_time_reg[0]_i_12_n_8
    SLICE_X46Y102        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.682    26.626 r  nolabel_line119/total_time_reg[0]_i_11/CO[3]
                         net (fo=10, routed)          1.127    27.753    nolabel_line119/total_time_reg[0]_i_11_n_3
    SLICE_X51Y104        LUT5 (Prop_lut5_I3_O)        0.124    27.877 r  nolabel_line119/total_time[0]_i_41/O
                         net (fo=1, routed)           0.154    28.031    nolabel_line119/total_time[0]_i_41_n_3
    SLICE_X51Y104        LUT6 (Prop_lut6_I5_O)        0.124    28.155 r  nolabel_line119/total_time[0]_i_16/O
                         net (fo=1, routed)           0.518    28.674    nolabel_line119/total_time[0]_i_16_n_3
    SLICE_X50Y104        LUT6 (Prop_lut6_I0_O)        0.124    28.798 r  nolabel_line119/total_time[0]_i_4/O
                         net (fo=1, routed)           0.773    29.571    nolabel_line119/total_time[0]_i_4_n_3
    SLICE_X42Y103        LUT6 (Prop_lut6_I3_O)        0.124    29.695 r  nolabel_line119/total_time[0]_i_1/O
                         net (fo=32, routed)          0.574    30.269    nolabel_line119/total_time0
    SLICE_X43Y108        FDRE                                         r  nolabel_line119/total_time_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=973, routed)         1.498    14.920    nolabel_line119/CLK100MHZ_IBUF_BUFG
    SLICE_X43Y108        FDRE                                         r  nolabel_line119/total_time_reg[24]/C
                         clock pessimism              0.180    15.100    
                         clock uncertainty           -0.035    15.065    
    SLICE_X43Y108        FDRE (Setup_fdre_C_CE)      -0.205    14.860    nolabel_line119/total_time_reg[24]
  -------------------------------------------------------------------
                         required time                         14.860    
                         arrival time                         -30.269    
  -------------------------------------------------------------------
                         slack                                -15.409    

Slack (VIOLATED) :        -15.409ns  (required time - arrival time)
  Source:                 nolabel_line119/total_time_10ns_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line119/total_time_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        25.040ns  (logic 11.268ns (45.000%)  route 13.772ns (55.000%))
  Logic Levels:           48  (CARRY4=36 LUT2=1 LUT3=4 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 14.920 - 10.000 ) 
    Source Clock Delay      (SCD):    5.229ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=973, routed)         1.626     5.229    nolabel_line119/CLK100MHZ_IBUF_BUFG
    SLICE_X41Y70         FDRE                                         r  nolabel_line119/total_time_10ns_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y70         FDRE (Prop_fdre_C_Q)         0.456     5.685 r  nolabel_line119/total_time_10ns_reg[12]/Q
                         net (fo=126, routed)         1.103     6.788    nolabel_line119/total_time_10ns_reg[12]
    SLICE_X50Y69         LUT3 (Prop_lut3_I1_O)        0.124     6.912 r  nolabel_line119/total_time[0]_i_5191/O
                         net (fo=1, routed)           0.888     7.799    nolabel_line119/total_time[0]_i_5191_n_3
    SLICE_X54Y69         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     8.319 r  nolabel_line119/total_time_reg[0]_i_5129/CO[3]
                         net (fo=1, routed)           0.000     8.319    nolabel_line119/total_time_reg[0]_i_5129_n_3
    SLICE_X54Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.436 r  nolabel_line119/total_time_reg[0]_i_5079/CO[3]
                         net (fo=1, routed)           0.000     8.436    nolabel_line119/total_time_reg[0]_i_5079_n_3
    SLICE_X54Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.553 r  nolabel_line119/total_time_reg[0]_i_5029/CO[3]
                         net (fo=1, routed)           0.000     8.553    nolabel_line119/total_time_reg[0]_i_5029_n_3
    SLICE_X54Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.670 r  nolabel_line119/total_time_reg[0]_i_4979/CO[3]
                         net (fo=1, routed)           0.000     8.670    nolabel_line119/total_time_reg[0]_i_4979_n_3
    SLICE_X54Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.787 r  nolabel_line119/total_time_reg[0]_i_4869/CO[3]
                         net (fo=1, routed)           0.000     8.787    nolabel_line119/total_time_reg[0]_i_4869_n_3
    SLICE_X54Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.904 r  nolabel_line119/total_time_reg[0]_i_4767/CO[3]
                         net (fo=1, routed)           0.009     8.913    nolabel_line119/total_time_reg[0]_i_4767_n_3
    SLICE_X54Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.030 r  nolabel_line119/total_time_reg[0]_i_4637/CO[3]
                         net (fo=1, routed)           0.000     9.030    nolabel_line119/total_time_reg[0]_i_4637_n_3
    SLICE_X54Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.147 r  nolabel_line119/total_time_reg[0]_i_4512/CO[3]
                         net (fo=1, routed)           0.000     9.147    nolabel_line119/total_time_reg[0]_i_4512_n_3
    SLICE_X54Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.264 r  nolabel_line119/total_time_reg[0]_i_4388/CO[3]
                         net (fo=1, routed)           0.000     9.264    nolabel_line119/total_time_reg[0]_i_4388_n_3
    SLICE_X54Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.381 r  nolabel_line119/total_time_reg[0]_i_4251/CO[3]
                         net (fo=1, routed)           0.000     9.381    nolabel_line119/total_time_reg[0]_i_4251_n_3
    SLICE_X54Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.498 r  nolabel_line119/total_time_reg[0]_i_4091/CO[3]
                         net (fo=1, routed)           0.000     9.498    nolabel_line119/total_time_reg[0]_i_4091_n_3
    SLICE_X54Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.615 r  nolabel_line119/total_time_reg[0]_i_3937/CO[3]
                         net (fo=1, routed)           0.000     9.615    nolabel_line119/total_time_reg[0]_i_3937_n_3
    SLICE_X54Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.732 r  nolabel_line119/total_time_reg[0]_i_3784/CO[3]
                         net (fo=1, routed)           0.000     9.732    nolabel_line119/total_time_reg[0]_i_3784_n_3
    SLICE_X54Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.849 r  nolabel_line119/total_time_reg[0]_i_3628/CO[3]
                         net (fo=1, routed)           0.000     9.849    nolabel_line119/total_time_reg[0]_i_3628_n_3
    SLICE_X54Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.966 r  nolabel_line119/total_time_reg[0]_i_3472/CO[3]
                         net (fo=1, routed)           0.000     9.966    nolabel_line119/total_time_reg[0]_i_3472_n_3
    SLICE_X54Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.083 r  nolabel_line119/total_time_reg[0]_i_3311/CO[3]
                         net (fo=1, routed)           0.000    10.083    nolabel_line119/total_time_reg[0]_i_3311_n_3
    SLICE_X54Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.200 r  nolabel_line119/total_time_reg[0]_i_3139/CO[3]
                         net (fo=1, routed)           0.000    10.200    nolabel_line119/total_time_reg[0]_i_3139_n_3
    SLICE_X54Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.317 r  nolabel_line119/total_time_reg[0]_i_2951/CO[3]
                         net (fo=1, routed)           0.000    10.317    nolabel_line119/total_time_reg[0]_i_2951_n_3
    SLICE_X54Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.434 r  nolabel_line119/total_time_reg[0]_i_2754/CO[3]
                         net (fo=1, routed)           0.000    10.434    nolabel_line119/total_time_reg[0]_i_2754_n_3
    SLICE_X54Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.757 r  nolabel_line119/total_time_reg[0]_i_2552/O[1]
                         net (fo=3, routed)           0.937    11.694    nolabel_line119/total_time_reg[0]_i_2552_n_9
    SLICE_X59Y92         LUT3 (Prop_lut3_I2_O)        0.306    12.000 r  nolabel_line119/total_time[0]_i_2521/O
                         net (fo=1, routed)           0.849    12.849    nolabel_line119/total_time[0]_i_2521_n_3
    SLICE_X51Y92         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    13.234 r  nolabel_line119/total_time_reg[0]_i_2170/CO[3]
                         net (fo=1, routed)           0.000    13.234    nolabel_line119/total_time_reg[0]_i_2170_n_3
    SLICE_X51Y93         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.473 r  nolabel_line119/total_time_reg[0]_i_1869/O[2]
                         net (fo=3, routed)           0.949    14.423    nolabel_line119/total_time_reg[0]_i_1869_n_8
    SLICE_X58Y94         LUT3 (Prop_lut3_I0_O)        0.302    14.725 r  nolabel_line119/total_time[0]_i_1509/O
                         net (fo=1, routed)           0.704    15.429    nolabel_line119/total_time[0]_i_1509_n_3
    SLICE_X49Y94         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    15.936 r  nolabel_line119/total_time_reg[0]_i_905/CO[3]
                         net (fo=1, routed)           0.000    15.936    nolabel_line119/total_time_reg[0]_i_905_n_3
    SLICE_X49Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.050 r  nolabel_line119/total_time_reg[0]_i_674/CO[3]
                         net (fo=1, routed)           0.000    16.050    nolabel_line119/total_time_reg[0]_i_674_n_3
    SLICE_X49Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.164 r  nolabel_line119/total_time_reg[0]_i_381/CO[3]
                         net (fo=1, routed)           0.000    16.164    nolabel_line119/total_time_reg[0]_i_381_n_3
    SLICE_X49Y97         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.477 r  nolabel_line119/total_time_reg[0]_i_294/O[3]
                         net (fo=3, routed)           0.763    17.240    nolabel_line119/total_time_reg[0]_i_294_n_7
    SLICE_X35Y97         LUT3 (Prop_lut3_I2_O)        0.306    17.546 r  nolabel_line119/total_time[0]_i_213/O
                         net (fo=1, routed)           0.485    18.031    nolabel_line119/total_time[0]_i_213_n_3
    SLICE_X41Y98         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    18.538 r  nolabel_line119/total_time_reg[0]_i_142/CO[3]
                         net (fo=1, routed)           0.000    18.538    nolabel_line119/total_time_reg[0]_i_142_n_3
    SLICE_X41Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.652 r  nolabel_line119/total_time_reg[0]_i_99/CO[3]
                         net (fo=1, routed)           0.001    18.653    nolabel_line119/total_time_reg[0]_i_99_n_3
    SLICE_X41Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.767 r  nolabel_line119/total_time_reg[0]_i_83/CO[3]
                         net (fo=1, routed)           0.000    18.767    nolabel_line119/total_time_reg[0]_i_83_n_3
    SLICE_X41Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.101 r  nolabel_line119/total_time_reg[0]_i_151/O[1]
                         net (fo=17, routed)          1.490    20.591    nolabel_line119/total_time_reg[0]_i_151_n_9
    SLICE_X54Y102        LUT6 (Prop_lut6_I0_O)        0.303    20.894 r  nolabel_line119/total_time[0]_i_206/O
                         net (fo=1, routed)           0.000    20.894    nolabel_line119/total_time[0]_i_206_n_3
    SLICE_X54Y102        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    21.270 r  nolabel_line119/total_time_reg[0]_i_140/CO[3]
                         net (fo=1, routed)           0.000    21.270    nolabel_line119/total_time_reg[0]_i_140_n_3
    SLICE_X54Y103        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    21.489 r  nolabel_line119/total_time_reg[0]_i_134/O[0]
                         net (fo=2, routed)           0.757    22.245    nolabel_line119/total_time_reg[0]_i_134_n_10
    SLICE_X45Y104        LUT5 (Prop_lut5_I0_O)        0.295    22.540 r  nolabel_line119/total_time[0]_i_92/O
                         net (fo=2, routed)           0.599    23.140    nolabel_line119/total_time[0]_i_92_n_3
    SLICE_X46Y104        LUT6 (Prop_lut6_I0_O)        0.124    23.264 r  nolabel_line119/total_time[0]_i_96/O
                         net (fo=1, routed)           0.000    23.264    nolabel_line119/total_time[0]_i_96_n_3
    SLICE_X46Y104        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    23.644 r  nolabel_line119/total_time_reg[0]_i_71/CO[3]
                         net (fo=1, routed)           0.000    23.644    nolabel_line119/total_time_reg[0]_i_71_n_3
    SLICE_X46Y105        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    23.967 r  nolabel_line119/total_time_reg[0]_i_70/O[1]
                         net (fo=1, routed)           0.578    24.545    nolabel_line119/total_time_reg[0]_i_70_n_9
    SLICE_X47Y102        LUT2 (Prop_lut2_I1_O)        0.306    24.851 r  nolabel_line119/total_time[0]_i_31/O
                         net (fo=1, routed)           0.000    24.851    nolabel_line119/total_time[0]_i_31_n_3
    SLICE_X47Y102        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    25.431 r  nolabel_line119/total_time_reg[0]_i_12/O[2]
                         net (fo=2, routed)           0.513    25.944    nolabel_line119/total_time_reg[0]_i_12_n_8
    SLICE_X46Y102        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.682    26.626 r  nolabel_line119/total_time_reg[0]_i_11/CO[3]
                         net (fo=10, routed)          1.127    27.753    nolabel_line119/total_time_reg[0]_i_11_n_3
    SLICE_X51Y104        LUT5 (Prop_lut5_I3_O)        0.124    27.877 r  nolabel_line119/total_time[0]_i_41/O
                         net (fo=1, routed)           0.154    28.031    nolabel_line119/total_time[0]_i_41_n_3
    SLICE_X51Y104        LUT6 (Prop_lut6_I5_O)        0.124    28.155 r  nolabel_line119/total_time[0]_i_16/O
                         net (fo=1, routed)           0.518    28.674    nolabel_line119/total_time[0]_i_16_n_3
    SLICE_X50Y104        LUT6 (Prop_lut6_I0_O)        0.124    28.798 r  nolabel_line119/total_time[0]_i_4/O
                         net (fo=1, routed)           0.773    29.571    nolabel_line119/total_time[0]_i_4_n_3
    SLICE_X42Y103        LUT6 (Prop_lut6_I3_O)        0.124    29.695 r  nolabel_line119/total_time[0]_i_1/O
                         net (fo=32, routed)          0.574    30.269    nolabel_line119/total_time0
    SLICE_X43Y108        FDRE                                         r  nolabel_line119/total_time_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=973, routed)         1.498    14.920    nolabel_line119/CLK100MHZ_IBUF_BUFG
    SLICE_X43Y108        FDRE                                         r  nolabel_line119/total_time_reg[25]/C
                         clock pessimism              0.180    15.100    
                         clock uncertainty           -0.035    15.065    
    SLICE_X43Y108        FDRE (Setup_fdre_C_CE)      -0.205    14.860    nolabel_line119/total_time_reg[25]
  -------------------------------------------------------------------
                         required time                         14.860    
                         arrival time                         -30.269    
  -------------------------------------------------------------------
                         slack                                -15.409    

Slack (VIOLATED) :        -15.409ns  (required time - arrival time)
  Source:                 nolabel_line119/total_time_10ns_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line119/total_time_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        25.040ns  (logic 11.268ns (45.000%)  route 13.772ns (55.000%))
  Logic Levels:           48  (CARRY4=36 LUT2=1 LUT3=4 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 14.920 - 10.000 ) 
    Source Clock Delay      (SCD):    5.229ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=973, routed)         1.626     5.229    nolabel_line119/CLK100MHZ_IBUF_BUFG
    SLICE_X41Y70         FDRE                                         r  nolabel_line119/total_time_10ns_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y70         FDRE (Prop_fdre_C_Q)         0.456     5.685 r  nolabel_line119/total_time_10ns_reg[12]/Q
                         net (fo=126, routed)         1.103     6.788    nolabel_line119/total_time_10ns_reg[12]
    SLICE_X50Y69         LUT3 (Prop_lut3_I1_O)        0.124     6.912 r  nolabel_line119/total_time[0]_i_5191/O
                         net (fo=1, routed)           0.888     7.799    nolabel_line119/total_time[0]_i_5191_n_3
    SLICE_X54Y69         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     8.319 r  nolabel_line119/total_time_reg[0]_i_5129/CO[3]
                         net (fo=1, routed)           0.000     8.319    nolabel_line119/total_time_reg[0]_i_5129_n_3
    SLICE_X54Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.436 r  nolabel_line119/total_time_reg[0]_i_5079/CO[3]
                         net (fo=1, routed)           0.000     8.436    nolabel_line119/total_time_reg[0]_i_5079_n_3
    SLICE_X54Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.553 r  nolabel_line119/total_time_reg[0]_i_5029/CO[3]
                         net (fo=1, routed)           0.000     8.553    nolabel_line119/total_time_reg[0]_i_5029_n_3
    SLICE_X54Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.670 r  nolabel_line119/total_time_reg[0]_i_4979/CO[3]
                         net (fo=1, routed)           0.000     8.670    nolabel_line119/total_time_reg[0]_i_4979_n_3
    SLICE_X54Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.787 r  nolabel_line119/total_time_reg[0]_i_4869/CO[3]
                         net (fo=1, routed)           0.000     8.787    nolabel_line119/total_time_reg[0]_i_4869_n_3
    SLICE_X54Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.904 r  nolabel_line119/total_time_reg[0]_i_4767/CO[3]
                         net (fo=1, routed)           0.009     8.913    nolabel_line119/total_time_reg[0]_i_4767_n_3
    SLICE_X54Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.030 r  nolabel_line119/total_time_reg[0]_i_4637/CO[3]
                         net (fo=1, routed)           0.000     9.030    nolabel_line119/total_time_reg[0]_i_4637_n_3
    SLICE_X54Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.147 r  nolabel_line119/total_time_reg[0]_i_4512/CO[3]
                         net (fo=1, routed)           0.000     9.147    nolabel_line119/total_time_reg[0]_i_4512_n_3
    SLICE_X54Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.264 r  nolabel_line119/total_time_reg[0]_i_4388/CO[3]
                         net (fo=1, routed)           0.000     9.264    nolabel_line119/total_time_reg[0]_i_4388_n_3
    SLICE_X54Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.381 r  nolabel_line119/total_time_reg[0]_i_4251/CO[3]
                         net (fo=1, routed)           0.000     9.381    nolabel_line119/total_time_reg[0]_i_4251_n_3
    SLICE_X54Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.498 r  nolabel_line119/total_time_reg[0]_i_4091/CO[3]
                         net (fo=1, routed)           0.000     9.498    nolabel_line119/total_time_reg[0]_i_4091_n_3
    SLICE_X54Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.615 r  nolabel_line119/total_time_reg[0]_i_3937/CO[3]
                         net (fo=1, routed)           0.000     9.615    nolabel_line119/total_time_reg[0]_i_3937_n_3
    SLICE_X54Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.732 r  nolabel_line119/total_time_reg[0]_i_3784/CO[3]
                         net (fo=1, routed)           0.000     9.732    nolabel_line119/total_time_reg[0]_i_3784_n_3
    SLICE_X54Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.849 r  nolabel_line119/total_time_reg[0]_i_3628/CO[3]
                         net (fo=1, routed)           0.000     9.849    nolabel_line119/total_time_reg[0]_i_3628_n_3
    SLICE_X54Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.966 r  nolabel_line119/total_time_reg[0]_i_3472/CO[3]
                         net (fo=1, routed)           0.000     9.966    nolabel_line119/total_time_reg[0]_i_3472_n_3
    SLICE_X54Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.083 r  nolabel_line119/total_time_reg[0]_i_3311/CO[3]
                         net (fo=1, routed)           0.000    10.083    nolabel_line119/total_time_reg[0]_i_3311_n_3
    SLICE_X54Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.200 r  nolabel_line119/total_time_reg[0]_i_3139/CO[3]
                         net (fo=1, routed)           0.000    10.200    nolabel_line119/total_time_reg[0]_i_3139_n_3
    SLICE_X54Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.317 r  nolabel_line119/total_time_reg[0]_i_2951/CO[3]
                         net (fo=1, routed)           0.000    10.317    nolabel_line119/total_time_reg[0]_i_2951_n_3
    SLICE_X54Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.434 r  nolabel_line119/total_time_reg[0]_i_2754/CO[3]
                         net (fo=1, routed)           0.000    10.434    nolabel_line119/total_time_reg[0]_i_2754_n_3
    SLICE_X54Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.757 r  nolabel_line119/total_time_reg[0]_i_2552/O[1]
                         net (fo=3, routed)           0.937    11.694    nolabel_line119/total_time_reg[0]_i_2552_n_9
    SLICE_X59Y92         LUT3 (Prop_lut3_I2_O)        0.306    12.000 r  nolabel_line119/total_time[0]_i_2521/O
                         net (fo=1, routed)           0.849    12.849    nolabel_line119/total_time[0]_i_2521_n_3
    SLICE_X51Y92         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    13.234 r  nolabel_line119/total_time_reg[0]_i_2170/CO[3]
                         net (fo=1, routed)           0.000    13.234    nolabel_line119/total_time_reg[0]_i_2170_n_3
    SLICE_X51Y93         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.473 r  nolabel_line119/total_time_reg[0]_i_1869/O[2]
                         net (fo=3, routed)           0.949    14.423    nolabel_line119/total_time_reg[0]_i_1869_n_8
    SLICE_X58Y94         LUT3 (Prop_lut3_I0_O)        0.302    14.725 r  nolabel_line119/total_time[0]_i_1509/O
                         net (fo=1, routed)           0.704    15.429    nolabel_line119/total_time[0]_i_1509_n_3
    SLICE_X49Y94         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    15.936 r  nolabel_line119/total_time_reg[0]_i_905/CO[3]
                         net (fo=1, routed)           0.000    15.936    nolabel_line119/total_time_reg[0]_i_905_n_3
    SLICE_X49Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.050 r  nolabel_line119/total_time_reg[0]_i_674/CO[3]
                         net (fo=1, routed)           0.000    16.050    nolabel_line119/total_time_reg[0]_i_674_n_3
    SLICE_X49Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.164 r  nolabel_line119/total_time_reg[0]_i_381/CO[3]
                         net (fo=1, routed)           0.000    16.164    nolabel_line119/total_time_reg[0]_i_381_n_3
    SLICE_X49Y97         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.477 r  nolabel_line119/total_time_reg[0]_i_294/O[3]
                         net (fo=3, routed)           0.763    17.240    nolabel_line119/total_time_reg[0]_i_294_n_7
    SLICE_X35Y97         LUT3 (Prop_lut3_I2_O)        0.306    17.546 r  nolabel_line119/total_time[0]_i_213/O
                         net (fo=1, routed)           0.485    18.031    nolabel_line119/total_time[0]_i_213_n_3
    SLICE_X41Y98         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    18.538 r  nolabel_line119/total_time_reg[0]_i_142/CO[3]
                         net (fo=1, routed)           0.000    18.538    nolabel_line119/total_time_reg[0]_i_142_n_3
    SLICE_X41Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.652 r  nolabel_line119/total_time_reg[0]_i_99/CO[3]
                         net (fo=1, routed)           0.001    18.653    nolabel_line119/total_time_reg[0]_i_99_n_3
    SLICE_X41Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.767 r  nolabel_line119/total_time_reg[0]_i_83/CO[3]
                         net (fo=1, routed)           0.000    18.767    nolabel_line119/total_time_reg[0]_i_83_n_3
    SLICE_X41Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.101 r  nolabel_line119/total_time_reg[0]_i_151/O[1]
                         net (fo=17, routed)          1.490    20.591    nolabel_line119/total_time_reg[0]_i_151_n_9
    SLICE_X54Y102        LUT6 (Prop_lut6_I0_O)        0.303    20.894 r  nolabel_line119/total_time[0]_i_206/O
                         net (fo=1, routed)           0.000    20.894    nolabel_line119/total_time[0]_i_206_n_3
    SLICE_X54Y102        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    21.270 r  nolabel_line119/total_time_reg[0]_i_140/CO[3]
                         net (fo=1, routed)           0.000    21.270    nolabel_line119/total_time_reg[0]_i_140_n_3
    SLICE_X54Y103        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    21.489 r  nolabel_line119/total_time_reg[0]_i_134/O[0]
                         net (fo=2, routed)           0.757    22.245    nolabel_line119/total_time_reg[0]_i_134_n_10
    SLICE_X45Y104        LUT5 (Prop_lut5_I0_O)        0.295    22.540 r  nolabel_line119/total_time[0]_i_92/O
                         net (fo=2, routed)           0.599    23.140    nolabel_line119/total_time[0]_i_92_n_3
    SLICE_X46Y104        LUT6 (Prop_lut6_I0_O)        0.124    23.264 r  nolabel_line119/total_time[0]_i_96/O
                         net (fo=1, routed)           0.000    23.264    nolabel_line119/total_time[0]_i_96_n_3
    SLICE_X46Y104        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    23.644 r  nolabel_line119/total_time_reg[0]_i_71/CO[3]
                         net (fo=1, routed)           0.000    23.644    nolabel_line119/total_time_reg[0]_i_71_n_3
    SLICE_X46Y105        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    23.967 r  nolabel_line119/total_time_reg[0]_i_70/O[1]
                         net (fo=1, routed)           0.578    24.545    nolabel_line119/total_time_reg[0]_i_70_n_9
    SLICE_X47Y102        LUT2 (Prop_lut2_I1_O)        0.306    24.851 r  nolabel_line119/total_time[0]_i_31/O
                         net (fo=1, routed)           0.000    24.851    nolabel_line119/total_time[0]_i_31_n_3
    SLICE_X47Y102        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    25.431 r  nolabel_line119/total_time_reg[0]_i_12/O[2]
                         net (fo=2, routed)           0.513    25.944    nolabel_line119/total_time_reg[0]_i_12_n_8
    SLICE_X46Y102        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.682    26.626 r  nolabel_line119/total_time_reg[0]_i_11/CO[3]
                         net (fo=10, routed)          1.127    27.753    nolabel_line119/total_time_reg[0]_i_11_n_3
    SLICE_X51Y104        LUT5 (Prop_lut5_I3_O)        0.124    27.877 r  nolabel_line119/total_time[0]_i_41/O
                         net (fo=1, routed)           0.154    28.031    nolabel_line119/total_time[0]_i_41_n_3
    SLICE_X51Y104        LUT6 (Prop_lut6_I5_O)        0.124    28.155 r  nolabel_line119/total_time[0]_i_16/O
                         net (fo=1, routed)           0.518    28.674    nolabel_line119/total_time[0]_i_16_n_3
    SLICE_X50Y104        LUT6 (Prop_lut6_I0_O)        0.124    28.798 r  nolabel_line119/total_time[0]_i_4/O
                         net (fo=1, routed)           0.773    29.571    nolabel_line119/total_time[0]_i_4_n_3
    SLICE_X42Y103        LUT6 (Prop_lut6_I3_O)        0.124    29.695 r  nolabel_line119/total_time[0]_i_1/O
                         net (fo=32, routed)          0.574    30.269    nolabel_line119/total_time0
    SLICE_X43Y108        FDRE                                         r  nolabel_line119/total_time_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=973, routed)         1.498    14.920    nolabel_line119/CLK100MHZ_IBUF_BUFG
    SLICE_X43Y108        FDRE                                         r  nolabel_line119/total_time_reg[26]/C
                         clock pessimism              0.180    15.100    
                         clock uncertainty           -0.035    15.065    
    SLICE_X43Y108        FDRE (Setup_fdre_C_CE)      -0.205    14.860    nolabel_line119/total_time_reg[26]
  -------------------------------------------------------------------
                         required time                         14.860    
                         arrival time                         -30.269    
  -------------------------------------------------------------------
                         slack                                -15.409    

Slack (VIOLATED) :        -15.409ns  (required time - arrival time)
  Source:                 nolabel_line119/total_time_10ns_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line119/total_time_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        25.040ns  (logic 11.268ns (45.000%)  route 13.772ns (55.000%))
  Logic Levels:           48  (CARRY4=36 LUT2=1 LUT3=4 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 14.920 - 10.000 ) 
    Source Clock Delay      (SCD):    5.229ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=973, routed)         1.626     5.229    nolabel_line119/CLK100MHZ_IBUF_BUFG
    SLICE_X41Y70         FDRE                                         r  nolabel_line119/total_time_10ns_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y70         FDRE (Prop_fdre_C_Q)         0.456     5.685 r  nolabel_line119/total_time_10ns_reg[12]/Q
                         net (fo=126, routed)         1.103     6.788    nolabel_line119/total_time_10ns_reg[12]
    SLICE_X50Y69         LUT3 (Prop_lut3_I1_O)        0.124     6.912 r  nolabel_line119/total_time[0]_i_5191/O
                         net (fo=1, routed)           0.888     7.799    nolabel_line119/total_time[0]_i_5191_n_3
    SLICE_X54Y69         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     8.319 r  nolabel_line119/total_time_reg[0]_i_5129/CO[3]
                         net (fo=1, routed)           0.000     8.319    nolabel_line119/total_time_reg[0]_i_5129_n_3
    SLICE_X54Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.436 r  nolabel_line119/total_time_reg[0]_i_5079/CO[3]
                         net (fo=1, routed)           0.000     8.436    nolabel_line119/total_time_reg[0]_i_5079_n_3
    SLICE_X54Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.553 r  nolabel_line119/total_time_reg[0]_i_5029/CO[3]
                         net (fo=1, routed)           0.000     8.553    nolabel_line119/total_time_reg[0]_i_5029_n_3
    SLICE_X54Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.670 r  nolabel_line119/total_time_reg[0]_i_4979/CO[3]
                         net (fo=1, routed)           0.000     8.670    nolabel_line119/total_time_reg[0]_i_4979_n_3
    SLICE_X54Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.787 r  nolabel_line119/total_time_reg[0]_i_4869/CO[3]
                         net (fo=1, routed)           0.000     8.787    nolabel_line119/total_time_reg[0]_i_4869_n_3
    SLICE_X54Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.904 r  nolabel_line119/total_time_reg[0]_i_4767/CO[3]
                         net (fo=1, routed)           0.009     8.913    nolabel_line119/total_time_reg[0]_i_4767_n_3
    SLICE_X54Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.030 r  nolabel_line119/total_time_reg[0]_i_4637/CO[3]
                         net (fo=1, routed)           0.000     9.030    nolabel_line119/total_time_reg[0]_i_4637_n_3
    SLICE_X54Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.147 r  nolabel_line119/total_time_reg[0]_i_4512/CO[3]
                         net (fo=1, routed)           0.000     9.147    nolabel_line119/total_time_reg[0]_i_4512_n_3
    SLICE_X54Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.264 r  nolabel_line119/total_time_reg[0]_i_4388/CO[3]
                         net (fo=1, routed)           0.000     9.264    nolabel_line119/total_time_reg[0]_i_4388_n_3
    SLICE_X54Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.381 r  nolabel_line119/total_time_reg[0]_i_4251/CO[3]
                         net (fo=1, routed)           0.000     9.381    nolabel_line119/total_time_reg[0]_i_4251_n_3
    SLICE_X54Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.498 r  nolabel_line119/total_time_reg[0]_i_4091/CO[3]
                         net (fo=1, routed)           0.000     9.498    nolabel_line119/total_time_reg[0]_i_4091_n_3
    SLICE_X54Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.615 r  nolabel_line119/total_time_reg[0]_i_3937/CO[3]
                         net (fo=1, routed)           0.000     9.615    nolabel_line119/total_time_reg[0]_i_3937_n_3
    SLICE_X54Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.732 r  nolabel_line119/total_time_reg[0]_i_3784/CO[3]
                         net (fo=1, routed)           0.000     9.732    nolabel_line119/total_time_reg[0]_i_3784_n_3
    SLICE_X54Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.849 r  nolabel_line119/total_time_reg[0]_i_3628/CO[3]
                         net (fo=1, routed)           0.000     9.849    nolabel_line119/total_time_reg[0]_i_3628_n_3
    SLICE_X54Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.966 r  nolabel_line119/total_time_reg[0]_i_3472/CO[3]
                         net (fo=1, routed)           0.000     9.966    nolabel_line119/total_time_reg[0]_i_3472_n_3
    SLICE_X54Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.083 r  nolabel_line119/total_time_reg[0]_i_3311/CO[3]
                         net (fo=1, routed)           0.000    10.083    nolabel_line119/total_time_reg[0]_i_3311_n_3
    SLICE_X54Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.200 r  nolabel_line119/total_time_reg[0]_i_3139/CO[3]
                         net (fo=1, routed)           0.000    10.200    nolabel_line119/total_time_reg[0]_i_3139_n_3
    SLICE_X54Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.317 r  nolabel_line119/total_time_reg[0]_i_2951/CO[3]
                         net (fo=1, routed)           0.000    10.317    nolabel_line119/total_time_reg[0]_i_2951_n_3
    SLICE_X54Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.434 r  nolabel_line119/total_time_reg[0]_i_2754/CO[3]
                         net (fo=1, routed)           0.000    10.434    nolabel_line119/total_time_reg[0]_i_2754_n_3
    SLICE_X54Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.757 r  nolabel_line119/total_time_reg[0]_i_2552/O[1]
                         net (fo=3, routed)           0.937    11.694    nolabel_line119/total_time_reg[0]_i_2552_n_9
    SLICE_X59Y92         LUT3 (Prop_lut3_I2_O)        0.306    12.000 r  nolabel_line119/total_time[0]_i_2521/O
                         net (fo=1, routed)           0.849    12.849    nolabel_line119/total_time[0]_i_2521_n_3
    SLICE_X51Y92         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    13.234 r  nolabel_line119/total_time_reg[0]_i_2170/CO[3]
                         net (fo=1, routed)           0.000    13.234    nolabel_line119/total_time_reg[0]_i_2170_n_3
    SLICE_X51Y93         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.473 r  nolabel_line119/total_time_reg[0]_i_1869/O[2]
                         net (fo=3, routed)           0.949    14.423    nolabel_line119/total_time_reg[0]_i_1869_n_8
    SLICE_X58Y94         LUT3 (Prop_lut3_I0_O)        0.302    14.725 r  nolabel_line119/total_time[0]_i_1509/O
                         net (fo=1, routed)           0.704    15.429    nolabel_line119/total_time[0]_i_1509_n_3
    SLICE_X49Y94         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    15.936 r  nolabel_line119/total_time_reg[0]_i_905/CO[3]
                         net (fo=1, routed)           0.000    15.936    nolabel_line119/total_time_reg[0]_i_905_n_3
    SLICE_X49Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.050 r  nolabel_line119/total_time_reg[0]_i_674/CO[3]
                         net (fo=1, routed)           0.000    16.050    nolabel_line119/total_time_reg[0]_i_674_n_3
    SLICE_X49Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.164 r  nolabel_line119/total_time_reg[0]_i_381/CO[3]
                         net (fo=1, routed)           0.000    16.164    nolabel_line119/total_time_reg[0]_i_381_n_3
    SLICE_X49Y97         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.477 r  nolabel_line119/total_time_reg[0]_i_294/O[3]
                         net (fo=3, routed)           0.763    17.240    nolabel_line119/total_time_reg[0]_i_294_n_7
    SLICE_X35Y97         LUT3 (Prop_lut3_I2_O)        0.306    17.546 r  nolabel_line119/total_time[0]_i_213/O
                         net (fo=1, routed)           0.485    18.031    nolabel_line119/total_time[0]_i_213_n_3
    SLICE_X41Y98         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    18.538 r  nolabel_line119/total_time_reg[0]_i_142/CO[3]
                         net (fo=1, routed)           0.000    18.538    nolabel_line119/total_time_reg[0]_i_142_n_3
    SLICE_X41Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.652 r  nolabel_line119/total_time_reg[0]_i_99/CO[3]
                         net (fo=1, routed)           0.001    18.653    nolabel_line119/total_time_reg[0]_i_99_n_3
    SLICE_X41Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.767 r  nolabel_line119/total_time_reg[0]_i_83/CO[3]
                         net (fo=1, routed)           0.000    18.767    nolabel_line119/total_time_reg[0]_i_83_n_3
    SLICE_X41Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.101 r  nolabel_line119/total_time_reg[0]_i_151/O[1]
                         net (fo=17, routed)          1.490    20.591    nolabel_line119/total_time_reg[0]_i_151_n_9
    SLICE_X54Y102        LUT6 (Prop_lut6_I0_O)        0.303    20.894 r  nolabel_line119/total_time[0]_i_206/O
                         net (fo=1, routed)           0.000    20.894    nolabel_line119/total_time[0]_i_206_n_3
    SLICE_X54Y102        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    21.270 r  nolabel_line119/total_time_reg[0]_i_140/CO[3]
                         net (fo=1, routed)           0.000    21.270    nolabel_line119/total_time_reg[0]_i_140_n_3
    SLICE_X54Y103        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    21.489 r  nolabel_line119/total_time_reg[0]_i_134/O[0]
                         net (fo=2, routed)           0.757    22.245    nolabel_line119/total_time_reg[0]_i_134_n_10
    SLICE_X45Y104        LUT5 (Prop_lut5_I0_O)        0.295    22.540 r  nolabel_line119/total_time[0]_i_92/O
                         net (fo=2, routed)           0.599    23.140    nolabel_line119/total_time[0]_i_92_n_3
    SLICE_X46Y104        LUT6 (Prop_lut6_I0_O)        0.124    23.264 r  nolabel_line119/total_time[0]_i_96/O
                         net (fo=1, routed)           0.000    23.264    nolabel_line119/total_time[0]_i_96_n_3
    SLICE_X46Y104        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    23.644 r  nolabel_line119/total_time_reg[0]_i_71/CO[3]
                         net (fo=1, routed)           0.000    23.644    nolabel_line119/total_time_reg[0]_i_71_n_3
    SLICE_X46Y105        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    23.967 r  nolabel_line119/total_time_reg[0]_i_70/O[1]
                         net (fo=1, routed)           0.578    24.545    nolabel_line119/total_time_reg[0]_i_70_n_9
    SLICE_X47Y102        LUT2 (Prop_lut2_I1_O)        0.306    24.851 r  nolabel_line119/total_time[0]_i_31/O
                         net (fo=1, routed)           0.000    24.851    nolabel_line119/total_time[0]_i_31_n_3
    SLICE_X47Y102        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    25.431 r  nolabel_line119/total_time_reg[0]_i_12/O[2]
                         net (fo=2, routed)           0.513    25.944    nolabel_line119/total_time_reg[0]_i_12_n_8
    SLICE_X46Y102        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.682    26.626 r  nolabel_line119/total_time_reg[0]_i_11/CO[3]
                         net (fo=10, routed)          1.127    27.753    nolabel_line119/total_time_reg[0]_i_11_n_3
    SLICE_X51Y104        LUT5 (Prop_lut5_I3_O)        0.124    27.877 r  nolabel_line119/total_time[0]_i_41/O
                         net (fo=1, routed)           0.154    28.031    nolabel_line119/total_time[0]_i_41_n_3
    SLICE_X51Y104        LUT6 (Prop_lut6_I5_O)        0.124    28.155 r  nolabel_line119/total_time[0]_i_16/O
                         net (fo=1, routed)           0.518    28.674    nolabel_line119/total_time[0]_i_16_n_3
    SLICE_X50Y104        LUT6 (Prop_lut6_I0_O)        0.124    28.798 r  nolabel_line119/total_time[0]_i_4/O
                         net (fo=1, routed)           0.773    29.571    nolabel_line119/total_time[0]_i_4_n_3
    SLICE_X42Y103        LUT6 (Prop_lut6_I3_O)        0.124    29.695 r  nolabel_line119/total_time[0]_i_1/O
                         net (fo=32, routed)          0.574    30.269    nolabel_line119/total_time0
    SLICE_X43Y108        FDRE                                         r  nolabel_line119/total_time_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=973, routed)         1.498    14.920    nolabel_line119/CLK100MHZ_IBUF_BUFG
    SLICE_X43Y108        FDRE                                         r  nolabel_line119/total_time_reg[27]/C
                         clock pessimism              0.180    15.100    
                         clock uncertainty           -0.035    15.065    
    SLICE_X43Y108        FDRE (Setup_fdre_C_CE)      -0.205    14.860    nolabel_line119/total_time_reg[27]
  -------------------------------------------------------------------
                         required time                         14.860    
                         arrival time                         -30.269    
  -------------------------------------------------------------------
                         slack                                -15.409    

Slack (VIOLATED) :        -15.377ns  (required time - arrival time)
  Source:                 nolabel_line119/total_time_10ns_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line119/total_time_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        25.008ns  (logic 11.268ns (45.057%)  route 13.740ns (54.943%))
  Logic Levels:           48  (CARRY4=36 LUT2=1 LUT3=4 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 14.920 - 10.000 ) 
    Source Clock Delay      (SCD):    5.229ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=973, routed)         1.626     5.229    nolabel_line119/CLK100MHZ_IBUF_BUFG
    SLICE_X41Y70         FDRE                                         r  nolabel_line119/total_time_10ns_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y70         FDRE (Prop_fdre_C_Q)         0.456     5.685 r  nolabel_line119/total_time_10ns_reg[12]/Q
                         net (fo=126, routed)         1.103     6.788    nolabel_line119/total_time_10ns_reg[12]
    SLICE_X50Y69         LUT3 (Prop_lut3_I1_O)        0.124     6.912 r  nolabel_line119/total_time[0]_i_5191/O
                         net (fo=1, routed)           0.888     7.799    nolabel_line119/total_time[0]_i_5191_n_3
    SLICE_X54Y69         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     8.319 r  nolabel_line119/total_time_reg[0]_i_5129/CO[3]
                         net (fo=1, routed)           0.000     8.319    nolabel_line119/total_time_reg[0]_i_5129_n_3
    SLICE_X54Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.436 r  nolabel_line119/total_time_reg[0]_i_5079/CO[3]
                         net (fo=1, routed)           0.000     8.436    nolabel_line119/total_time_reg[0]_i_5079_n_3
    SLICE_X54Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.553 r  nolabel_line119/total_time_reg[0]_i_5029/CO[3]
                         net (fo=1, routed)           0.000     8.553    nolabel_line119/total_time_reg[0]_i_5029_n_3
    SLICE_X54Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.670 r  nolabel_line119/total_time_reg[0]_i_4979/CO[3]
                         net (fo=1, routed)           0.000     8.670    nolabel_line119/total_time_reg[0]_i_4979_n_3
    SLICE_X54Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.787 r  nolabel_line119/total_time_reg[0]_i_4869/CO[3]
                         net (fo=1, routed)           0.000     8.787    nolabel_line119/total_time_reg[0]_i_4869_n_3
    SLICE_X54Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.904 r  nolabel_line119/total_time_reg[0]_i_4767/CO[3]
                         net (fo=1, routed)           0.009     8.913    nolabel_line119/total_time_reg[0]_i_4767_n_3
    SLICE_X54Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.030 r  nolabel_line119/total_time_reg[0]_i_4637/CO[3]
                         net (fo=1, routed)           0.000     9.030    nolabel_line119/total_time_reg[0]_i_4637_n_3
    SLICE_X54Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.147 r  nolabel_line119/total_time_reg[0]_i_4512/CO[3]
                         net (fo=1, routed)           0.000     9.147    nolabel_line119/total_time_reg[0]_i_4512_n_3
    SLICE_X54Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.264 r  nolabel_line119/total_time_reg[0]_i_4388/CO[3]
                         net (fo=1, routed)           0.000     9.264    nolabel_line119/total_time_reg[0]_i_4388_n_3
    SLICE_X54Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.381 r  nolabel_line119/total_time_reg[0]_i_4251/CO[3]
                         net (fo=1, routed)           0.000     9.381    nolabel_line119/total_time_reg[0]_i_4251_n_3
    SLICE_X54Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.498 r  nolabel_line119/total_time_reg[0]_i_4091/CO[3]
                         net (fo=1, routed)           0.000     9.498    nolabel_line119/total_time_reg[0]_i_4091_n_3
    SLICE_X54Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.615 r  nolabel_line119/total_time_reg[0]_i_3937/CO[3]
                         net (fo=1, routed)           0.000     9.615    nolabel_line119/total_time_reg[0]_i_3937_n_3
    SLICE_X54Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.732 r  nolabel_line119/total_time_reg[0]_i_3784/CO[3]
                         net (fo=1, routed)           0.000     9.732    nolabel_line119/total_time_reg[0]_i_3784_n_3
    SLICE_X54Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.849 r  nolabel_line119/total_time_reg[0]_i_3628/CO[3]
                         net (fo=1, routed)           0.000     9.849    nolabel_line119/total_time_reg[0]_i_3628_n_3
    SLICE_X54Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.966 r  nolabel_line119/total_time_reg[0]_i_3472/CO[3]
                         net (fo=1, routed)           0.000     9.966    nolabel_line119/total_time_reg[0]_i_3472_n_3
    SLICE_X54Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.083 r  nolabel_line119/total_time_reg[0]_i_3311/CO[3]
                         net (fo=1, routed)           0.000    10.083    nolabel_line119/total_time_reg[0]_i_3311_n_3
    SLICE_X54Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.200 r  nolabel_line119/total_time_reg[0]_i_3139/CO[3]
                         net (fo=1, routed)           0.000    10.200    nolabel_line119/total_time_reg[0]_i_3139_n_3
    SLICE_X54Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.317 r  nolabel_line119/total_time_reg[0]_i_2951/CO[3]
                         net (fo=1, routed)           0.000    10.317    nolabel_line119/total_time_reg[0]_i_2951_n_3
    SLICE_X54Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.434 r  nolabel_line119/total_time_reg[0]_i_2754/CO[3]
                         net (fo=1, routed)           0.000    10.434    nolabel_line119/total_time_reg[0]_i_2754_n_3
    SLICE_X54Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.757 r  nolabel_line119/total_time_reg[0]_i_2552/O[1]
                         net (fo=3, routed)           0.937    11.694    nolabel_line119/total_time_reg[0]_i_2552_n_9
    SLICE_X59Y92         LUT3 (Prop_lut3_I2_O)        0.306    12.000 r  nolabel_line119/total_time[0]_i_2521/O
                         net (fo=1, routed)           0.849    12.849    nolabel_line119/total_time[0]_i_2521_n_3
    SLICE_X51Y92         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    13.234 r  nolabel_line119/total_time_reg[0]_i_2170/CO[3]
                         net (fo=1, routed)           0.000    13.234    nolabel_line119/total_time_reg[0]_i_2170_n_3
    SLICE_X51Y93         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.473 r  nolabel_line119/total_time_reg[0]_i_1869/O[2]
                         net (fo=3, routed)           0.949    14.423    nolabel_line119/total_time_reg[0]_i_1869_n_8
    SLICE_X58Y94         LUT3 (Prop_lut3_I0_O)        0.302    14.725 r  nolabel_line119/total_time[0]_i_1509/O
                         net (fo=1, routed)           0.704    15.429    nolabel_line119/total_time[0]_i_1509_n_3
    SLICE_X49Y94         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    15.936 r  nolabel_line119/total_time_reg[0]_i_905/CO[3]
                         net (fo=1, routed)           0.000    15.936    nolabel_line119/total_time_reg[0]_i_905_n_3
    SLICE_X49Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.050 r  nolabel_line119/total_time_reg[0]_i_674/CO[3]
                         net (fo=1, routed)           0.000    16.050    nolabel_line119/total_time_reg[0]_i_674_n_3
    SLICE_X49Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.164 r  nolabel_line119/total_time_reg[0]_i_381/CO[3]
                         net (fo=1, routed)           0.000    16.164    nolabel_line119/total_time_reg[0]_i_381_n_3
    SLICE_X49Y97         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.477 r  nolabel_line119/total_time_reg[0]_i_294/O[3]
                         net (fo=3, routed)           0.763    17.240    nolabel_line119/total_time_reg[0]_i_294_n_7
    SLICE_X35Y97         LUT3 (Prop_lut3_I2_O)        0.306    17.546 r  nolabel_line119/total_time[0]_i_213/O
                         net (fo=1, routed)           0.485    18.031    nolabel_line119/total_time[0]_i_213_n_3
    SLICE_X41Y98         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    18.538 r  nolabel_line119/total_time_reg[0]_i_142/CO[3]
                         net (fo=1, routed)           0.000    18.538    nolabel_line119/total_time_reg[0]_i_142_n_3
    SLICE_X41Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.652 r  nolabel_line119/total_time_reg[0]_i_99/CO[3]
                         net (fo=1, routed)           0.001    18.653    nolabel_line119/total_time_reg[0]_i_99_n_3
    SLICE_X41Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.767 r  nolabel_line119/total_time_reg[0]_i_83/CO[3]
                         net (fo=1, routed)           0.000    18.767    nolabel_line119/total_time_reg[0]_i_83_n_3
    SLICE_X41Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.101 r  nolabel_line119/total_time_reg[0]_i_151/O[1]
                         net (fo=17, routed)          1.490    20.591    nolabel_line119/total_time_reg[0]_i_151_n_9
    SLICE_X54Y102        LUT6 (Prop_lut6_I0_O)        0.303    20.894 r  nolabel_line119/total_time[0]_i_206/O
                         net (fo=1, routed)           0.000    20.894    nolabel_line119/total_time[0]_i_206_n_3
    SLICE_X54Y102        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    21.270 r  nolabel_line119/total_time_reg[0]_i_140/CO[3]
                         net (fo=1, routed)           0.000    21.270    nolabel_line119/total_time_reg[0]_i_140_n_3
    SLICE_X54Y103        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    21.489 r  nolabel_line119/total_time_reg[0]_i_134/O[0]
                         net (fo=2, routed)           0.757    22.245    nolabel_line119/total_time_reg[0]_i_134_n_10
    SLICE_X45Y104        LUT5 (Prop_lut5_I0_O)        0.295    22.540 r  nolabel_line119/total_time[0]_i_92/O
                         net (fo=2, routed)           0.599    23.140    nolabel_line119/total_time[0]_i_92_n_3
    SLICE_X46Y104        LUT6 (Prop_lut6_I0_O)        0.124    23.264 r  nolabel_line119/total_time[0]_i_96/O
                         net (fo=1, routed)           0.000    23.264    nolabel_line119/total_time[0]_i_96_n_3
    SLICE_X46Y104        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    23.644 r  nolabel_line119/total_time_reg[0]_i_71/CO[3]
                         net (fo=1, routed)           0.000    23.644    nolabel_line119/total_time_reg[0]_i_71_n_3
    SLICE_X46Y105        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    23.967 r  nolabel_line119/total_time_reg[0]_i_70/O[1]
                         net (fo=1, routed)           0.578    24.545    nolabel_line119/total_time_reg[0]_i_70_n_9
    SLICE_X47Y102        LUT2 (Prop_lut2_I1_O)        0.306    24.851 r  nolabel_line119/total_time[0]_i_31/O
                         net (fo=1, routed)           0.000    24.851    nolabel_line119/total_time[0]_i_31_n_3
    SLICE_X47Y102        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    25.431 r  nolabel_line119/total_time_reg[0]_i_12/O[2]
                         net (fo=2, routed)           0.513    25.944    nolabel_line119/total_time_reg[0]_i_12_n_8
    SLICE_X46Y102        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.682    26.626 r  nolabel_line119/total_time_reg[0]_i_11/CO[3]
                         net (fo=10, routed)          1.127    27.753    nolabel_line119/total_time_reg[0]_i_11_n_3
    SLICE_X51Y104        LUT5 (Prop_lut5_I3_O)        0.124    27.877 r  nolabel_line119/total_time[0]_i_41/O
                         net (fo=1, routed)           0.154    28.031    nolabel_line119/total_time[0]_i_41_n_3
    SLICE_X51Y104        LUT6 (Prop_lut6_I5_O)        0.124    28.155 r  nolabel_line119/total_time[0]_i_16/O
                         net (fo=1, routed)           0.518    28.674    nolabel_line119/total_time[0]_i_16_n_3
    SLICE_X50Y104        LUT6 (Prop_lut6_I0_O)        0.124    28.798 r  nolabel_line119/total_time[0]_i_4/O
                         net (fo=1, routed)           0.773    29.571    nolabel_line119/total_time[0]_i_4_n_3
    SLICE_X42Y103        LUT6 (Prop_lut6_I3_O)        0.124    29.695 r  nolabel_line119/total_time[0]_i_1/O
                         net (fo=32, routed)          0.542    30.237    nolabel_line119/total_time0
    SLICE_X43Y107        FDRE                                         r  nolabel_line119/total_time_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=973, routed)         1.498    14.920    nolabel_line119/CLK100MHZ_IBUF_BUFG
    SLICE_X43Y107        FDRE                                         r  nolabel_line119/total_time_reg[20]/C
                         clock pessimism              0.180    15.100    
                         clock uncertainty           -0.035    15.065    
    SLICE_X43Y107        FDRE (Setup_fdre_C_CE)      -0.205    14.860    nolabel_line119/total_time_reg[20]
  -------------------------------------------------------------------
                         required time                         14.860    
                         arrival time                         -30.237    
  -------------------------------------------------------------------
                         slack                                -15.377    

Slack (VIOLATED) :        -15.377ns  (required time - arrival time)
  Source:                 nolabel_line119/total_time_10ns_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line119/total_time_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        25.008ns  (logic 11.268ns (45.057%)  route 13.740ns (54.943%))
  Logic Levels:           48  (CARRY4=36 LUT2=1 LUT3=4 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 14.920 - 10.000 ) 
    Source Clock Delay      (SCD):    5.229ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=973, routed)         1.626     5.229    nolabel_line119/CLK100MHZ_IBUF_BUFG
    SLICE_X41Y70         FDRE                                         r  nolabel_line119/total_time_10ns_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y70         FDRE (Prop_fdre_C_Q)         0.456     5.685 r  nolabel_line119/total_time_10ns_reg[12]/Q
                         net (fo=126, routed)         1.103     6.788    nolabel_line119/total_time_10ns_reg[12]
    SLICE_X50Y69         LUT3 (Prop_lut3_I1_O)        0.124     6.912 r  nolabel_line119/total_time[0]_i_5191/O
                         net (fo=1, routed)           0.888     7.799    nolabel_line119/total_time[0]_i_5191_n_3
    SLICE_X54Y69         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     8.319 r  nolabel_line119/total_time_reg[0]_i_5129/CO[3]
                         net (fo=1, routed)           0.000     8.319    nolabel_line119/total_time_reg[0]_i_5129_n_3
    SLICE_X54Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.436 r  nolabel_line119/total_time_reg[0]_i_5079/CO[3]
                         net (fo=1, routed)           0.000     8.436    nolabel_line119/total_time_reg[0]_i_5079_n_3
    SLICE_X54Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.553 r  nolabel_line119/total_time_reg[0]_i_5029/CO[3]
                         net (fo=1, routed)           0.000     8.553    nolabel_line119/total_time_reg[0]_i_5029_n_3
    SLICE_X54Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.670 r  nolabel_line119/total_time_reg[0]_i_4979/CO[3]
                         net (fo=1, routed)           0.000     8.670    nolabel_line119/total_time_reg[0]_i_4979_n_3
    SLICE_X54Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.787 r  nolabel_line119/total_time_reg[0]_i_4869/CO[3]
                         net (fo=1, routed)           0.000     8.787    nolabel_line119/total_time_reg[0]_i_4869_n_3
    SLICE_X54Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.904 r  nolabel_line119/total_time_reg[0]_i_4767/CO[3]
                         net (fo=1, routed)           0.009     8.913    nolabel_line119/total_time_reg[0]_i_4767_n_3
    SLICE_X54Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.030 r  nolabel_line119/total_time_reg[0]_i_4637/CO[3]
                         net (fo=1, routed)           0.000     9.030    nolabel_line119/total_time_reg[0]_i_4637_n_3
    SLICE_X54Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.147 r  nolabel_line119/total_time_reg[0]_i_4512/CO[3]
                         net (fo=1, routed)           0.000     9.147    nolabel_line119/total_time_reg[0]_i_4512_n_3
    SLICE_X54Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.264 r  nolabel_line119/total_time_reg[0]_i_4388/CO[3]
                         net (fo=1, routed)           0.000     9.264    nolabel_line119/total_time_reg[0]_i_4388_n_3
    SLICE_X54Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.381 r  nolabel_line119/total_time_reg[0]_i_4251/CO[3]
                         net (fo=1, routed)           0.000     9.381    nolabel_line119/total_time_reg[0]_i_4251_n_3
    SLICE_X54Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.498 r  nolabel_line119/total_time_reg[0]_i_4091/CO[3]
                         net (fo=1, routed)           0.000     9.498    nolabel_line119/total_time_reg[0]_i_4091_n_3
    SLICE_X54Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.615 r  nolabel_line119/total_time_reg[0]_i_3937/CO[3]
                         net (fo=1, routed)           0.000     9.615    nolabel_line119/total_time_reg[0]_i_3937_n_3
    SLICE_X54Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.732 r  nolabel_line119/total_time_reg[0]_i_3784/CO[3]
                         net (fo=1, routed)           0.000     9.732    nolabel_line119/total_time_reg[0]_i_3784_n_3
    SLICE_X54Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.849 r  nolabel_line119/total_time_reg[0]_i_3628/CO[3]
                         net (fo=1, routed)           0.000     9.849    nolabel_line119/total_time_reg[0]_i_3628_n_3
    SLICE_X54Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.966 r  nolabel_line119/total_time_reg[0]_i_3472/CO[3]
                         net (fo=1, routed)           0.000     9.966    nolabel_line119/total_time_reg[0]_i_3472_n_3
    SLICE_X54Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.083 r  nolabel_line119/total_time_reg[0]_i_3311/CO[3]
                         net (fo=1, routed)           0.000    10.083    nolabel_line119/total_time_reg[0]_i_3311_n_3
    SLICE_X54Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.200 r  nolabel_line119/total_time_reg[0]_i_3139/CO[3]
                         net (fo=1, routed)           0.000    10.200    nolabel_line119/total_time_reg[0]_i_3139_n_3
    SLICE_X54Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.317 r  nolabel_line119/total_time_reg[0]_i_2951/CO[3]
                         net (fo=1, routed)           0.000    10.317    nolabel_line119/total_time_reg[0]_i_2951_n_3
    SLICE_X54Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.434 r  nolabel_line119/total_time_reg[0]_i_2754/CO[3]
                         net (fo=1, routed)           0.000    10.434    nolabel_line119/total_time_reg[0]_i_2754_n_3
    SLICE_X54Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.757 r  nolabel_line119/total_time_reg[0]_i_2552/O[1]
                         net (fo=3, routed)           0.937    11.694    nolabel_line119/total_time_reg[0]_i_2552_n_9
    SLICE_X59Y92         LUT3 (Prop_lut3_I2_O)        0.306    12.000 r  nolabel_line119/total_time[0]_i_2521/O
                         net (fo=1, routed)           0.849    12.849    nolabel_line119/total_time[0]_i_2521_n_3
    SLICE_X51Y92         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    13.234 r  nolabel_line119/total_time_reg[0]_i_2170/CO[3]
                         net (fo=1, routed)           0.000    13.234    nolabel_line119/total_time_reg[0]_i_2170_n_3
    SLICE_X51Y93         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.473 r  nolabel_line119/total_time_reg[0]_i_1869/O[2]
                         net (fo=3, routed)           0.949    14.423    nolabel_line119/total_time_reg[0]_i_1869_n_8
    SLICE_X58Y94         LUT3 (Prop_lut3_I0_O)        0.302    14.725 r  nolabel_line119/total_time[0]_i_1509/O
                         net (fo=1, routed)           0.704    15.429    nolabel_line119/total_time[0]_i_1509_n_3
    SLICE_X49Y94         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    15.936 r  nolabel_line119/total_time_reg[0]_i_905/CO[3]
                         net (fo=1, routed)           0.000    15.936    nolabel_line119/total_time_reg[0]_i_905_n_3
    SLICE_X49Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.050 r  nolabel_line119/total_time_reg[0]_i_674/CO[3]
                         net (fo=1, routed)           0.000    16.050    nolabel_line119/total_time_reg[0]_i_674_n_3
    SLICE_X49Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.164 r  nolabel_line119/total_time_reg[0]_i_381/CO[3]
                         net (fo=1, routed)           0.000    16.164    nolabel_line119/total_time_reg[0]_i_381_n_3
    SLICE_X49Y97         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.477 r  nolabel_line119/total_time_reg[0]_i_294/O[3]
                         net (fo=3, routed)           0.763    17.240    nolabel_line119/total_time_reg[0]_i_294_n_7
    SLICE_X35Y97         LUT3 (Prop_lut3_I2_O)        0.306    17.546 r  nolabel_line119/total_time[0]_i_213/O
                         net (fo=1, routed)           0.485    18.031    nolabel_line119/total_time[0]_i_213_n_3
    SLICE_X41Y98         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    18.538 r  nolabel_line119/total_time_reg[0]_i_142/CO[3]
                         net (fo=1, routed)           0.000    18.538    nolabel_line119/total_time_reg[0]_i_142_n_3
    SLICE_X41Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.652 r  nolabel_line119/total_time_reg[0]_i_99/CO[3]
                         net (fo=1, routed)           0.001    18.653    nolabel_line119/total_time_reg[0]_i_99_n_3
    SLICE_X41Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.767 r  nolabel_line119/total_time_reg[0]_i_83/CO[3]
                         net (fo=1, routed)           0.000    18.767    nolabel_line119/total_time_reg[0]_i_83_n_3
    SLICE_X41Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.101 r  nolabel_line119/total_time_reg[0]_i_151/O[1]
                         net (fo=17, routed)          1.490    20.591    nolabel_line119/total_time_reg[0]_i_151_n_9
    SLICE_X54Y102        LUT6 (Prop_lut6_I0_O)        0.303    20.894 r  nolabel_line119/total_time[0]_i_206/O
                         net (fo=1, routed)           0.000    20.894    nolabel_line119/total_time[0]_i_206_n_3
    SLICE_X54Y102        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    21.270 r  nolabel_line119/total_time_reg[0]_i_140/CO[3]
                         net (fo=1, routed)           0.000    21.270    nolabel_line119/total_time_reg[0]_i_140_n_3
    SLICE_X54Y103        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    21.489 r  nolabel_line119/total_time_reg[0]_i_134/O[0]
                         net (fo=2, routed)           0.757    22.245    nolabel_line119/total_time_reg[0]_i_134_n_10
    SLICE_X45Y104        LUT5 (Prop_lut5_I0_O)        0.295    22.540 r  nolabel_line119/total_time[0]_i_92/O
                         net (fo=2, routed)           0.599    23.140    nolabel_line119/total_time[0]_i_92_n_3
    SLICE_X46Y104        LUT6 (Prop_lut6_I0_O)        0.124    23.264 r  nolabel_line119/total_time[0]_i_96/O
                         net (fo=1, routed)           0.000    23.264    nolabel_line119/total_time[0]_i_96_n_3
    SLICE_X46Y104        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    23.644 r  nolabel_line119/total_time_reg[0]_i_71/CO[3]
                         net (fo=1, routed)           0.000    23.644    nolabel_line119/total_time_reg[0]_i_71_n_3
    SLICE_X46Y105        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    23.967 r  nolabel_line119/total_time_reg[0]_i_70/O[1]
                         net (fo=1, routed)           0.578    24.545    nolabel_line119/total_time_reg[0]_i_70_n_9
    SLICE_X47Y102        LUT2 (Prop_lut2_I1_O)        0.306    24.851 r  nolabel_line119/total_time[0]_i_31/O
                         net (fo=1, routed)           0.000    24.851    nolabel_line119/total_time[0]_i_31_n_3
    SLICE_X47Y102        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    25.431 r  nolabel_line119/total_time_reg[0]_i_12/O[2]
                         net (fo=2, routed)           0.513    25.944    nolabel_line119/total_time_reg[0]_i_12_n_8
    SLICE_X46Y102        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.682    26.626 r  nolabel_line119/total_time_reg[0]_i_11/CO[3]
                         net (fo=10, routed)          1.127    27.753    nolabel_line119/total_time_reg[0]_i_11_n_3
    SLICE_X51Y104        LUT5 (Prop_lut5_I3_O)        0.124    27.877 r  nolabel_line119/total_time[0]_i_41/O
                         net (fo=1, routed)           0.154    28.031    nolabel_line119/total_time[0]_i_41_n_3
    SLICE_X51Y104        LUT6 (Prop_lut6_I5_O)        0.124    28.155 r  nolabel_line119/total_time[0]_i_16/O
                         net (fo=1, routed)           0.518    28.674    nolabel_line119/total_time[0]_i_16_n_3
    SLICE_X50Y104        LUT6 (Prop_lut6_I0_O)        0.124    28.798 r  nolabel_line119/total_time[0]_i_4/O
                         net (fo=1, routed)           0.773    29.571    nolabel_line119/total_time[0]_i_4_n_3
    SLICE_X42Y103        LUT6 (Prop_lut6_I3_O)        0.124    29.695 r  nolabel_line119/total_time[0]_i_1/O
                         net (fo=32, routed)          0.542    30.237    nolabel_line119/total_time0
    SLICE_X43Y107        FDRE                                         r  nolabel_line119/total_time_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=973, routed)         1.498    14.920    nolabel_line119/CLK100MHZ_IBUF_BUFG
    SLICE_X43Y107        FDRE                                         r  nolabel_line119/total_time_reg[21]/C
                         clock pessimism              0.180    15.100    
                         clock uncertainty           -0.035    15.065    
    SLICE_X43Y107        FDRE (Setup_fdre_C_CE)      -0.205    14.860    nolabel_line119/total_time_reg[21]
  -------------------------------------------------------------------
                         required time                         14.860    
                         arrival time                         -30.237    
  -------------------------------------------------------------------
                         slack                                -15.377    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 nolabel_line119/total_time_10ns_reg[119]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line119/total_time_10ns_reg[120]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.355ns (74.361%)  route 0.122ns (25.639%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=973, routed)         0.569     1.488    nolabel_line119/CLK100MHZ_IBUF_BUFG
    SLICE_X39Y99         FDRE                                         r  nolabel_line119/total_time_10ns_reg[119]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y99         FDRE (Prop_fdre_C_Q)         0.141     1.629 r  nolabel_line119/total_time_10ns_reg[119]/Q
                         net (fo=30, routed)          0.122     1.751    nolabel_line119/total_time_10ns_reg[119]
    SLICE_X39Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.911 r  nolabel_line119/total_time_10ns_reg[116]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.912    nolabel_line119/total_time_10ns_reg[116]_i_1_n_3
    SLICE_X39Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.966 r  nolabel_line119/total_time_10ns_reg[120]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.966    nolabel_line119/total_time_10ns_reg[120]_i_1_n_10
    SLICE_X39Y100        FDRE                                         r  nolabel_line119/total_time_10ns_reg[120]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=973, routed)         0.835     2.000    nolabel_line119/CLK100MHZ_IBUF_BUFG
    SLICE_X39Y100        FDRE                                         r  nolabel_line119/total_time_10ns_reg[120]/C
                         clock pessimism             -0.245     1.754    
    SLICE_X39Y100        FDRE (Hold_fdre_C_D)         0.105     1.859    nolabel_line119/total_time_10ns_reg[120]
  -------------------------------------------------------------------
                         required time                         -1.859    
                         arrival time                           1.966    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 nolabel_line72/snake_piece_is_display_origin_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line72/snake_piece_is_display_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.827%)  route 0.056ns (23.174%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=973, routed)         0.564     1.483    nolabel_line72/CLK100MHZ_IBUF_BUFG
    SLICE_X13Y133        FDRE                                         r  nolabel_line72/snake_piece_is_display_origin_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y133        FDRE (Prop_fdre_C_Q)         0.141     1.624 r  nolabel_line72/snake_piece_is_display_origin_reg[30]/Q
                         net (fo=1, routed)           0.056     1.681    nolabel_line72/snake_piece_is_display_origin[30]
    SLICE_X12Y133        LUT4 (Prop_lut4_I3_O)        0.045     1.726 r  nolabel_line72/snake_piece_is_display[30]_i_1/O
                         net (fo=1, routed)           0.000     1.726    nolabel_line72/p_3_in[30]
    SLICE_X12Y133        FDRE                                         r  nolabel_line72/snake_piece_is_display_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=973, routed)         0.833     1.998    nolabel_line72/CLK100MHZ_IBUF_BUFG
    SLICE_X12Y133        FDRE                                         r  nolabel_line72/snake_piece_is_display_reg[30]/C
                         clock pessimism             -0.501     1.496    
    SLICE_X12Y133        FDRE (Hold_fdre_C_D)         0.120     1.616    nolabel_line72/snake_piece_is_display_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.726    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 nolabel_line119/total_time_10ns_reg[119]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line119/total_time_10ns_reg[122]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.366ns (74.938%)  route 0.122ns (25.062%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=973, routed)         0.569     1.488    nolabel_line119/CLK100MHZ_IBUF_BUFG
    SLICE_X39Y99         FDRE                                         r  nolabel_line119/total_time_10ns_reg[119]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y99         FDRE (Prop_fdre_C_Q)         0.141     1.629 r  nolabel_line119/total_time_10ns_reg[119]/Q
                         net (fo=30, routed)          0.122     1.751    nolabel_line119/total_time_10ns_reg[119]
    SLICE_X39Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.911 r  nolabel_line119/total_time_10ns_reg[116]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.912    nolabel_line119/total_time_10ns_reg[116]_i_1_n_3
    SLICE_X39Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.977 r  nolabel_line119/total_time_10ns_reg[120]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.977    nolabel_line119/total_time_10ns_reg[120]_i_1_n_8
    SLICE_X39Y100        FDRE                                         r  nolabel_line119/total_time_10ns_reg[122]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=973, routed)         0.835     2.000    nolabel_line119/CLK100MHZ_IBUF_BUFG
    SLICE_X39Y100        FDRE                                         r  nolabel_line119/total_time_10ns_reg[122]/C
                         clock pessimism             -0.245     1.754    
    SLICE_X39Y100        FDRE (Hold_fdre_C_D)         0.105     1.859    nolabel_line119/total_time_10ns_reg[122]
  -------------------------------------------------------------------
                         required time                         -1.859    
                         arrival time                           1.977    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 nolabel_line72/snake_piece_is_display_origin_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line72/snake_piece_is_display_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=973, routed)         0.557     1.476    nolabel_line72/CLK100MHZ_IBUF_BUFG
    SLICE_X15Y126        FDRE                                         r  nolabel_line72/snake_piece_is_display_origin_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y126        FDRE (Prop_fdre_C_Q)         0.141     1.617 r  nolabel_line72/snake_piece_is_display_origin_reg[3]/Q
                         net (fo=1, routed)           0.087     1.705    nolabel_line72/snake_piece_is_display_origin[3]
    SLICE_X14Y126        LUT4 (Prop_lut4_I3_O)        0.045     1.750 r  nolabel_line72/snake_piece_is_display[3]_i_1/O
                         net (fo=1, routed)           0.000     1.750    nolabel_line72/p_3_in[3]
    SLICE_X14Y126        FDRE                                         r  nolabel_line72/snake_piece_is_display_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=973, routed)         0.825     1.990    nolabel_line72/CLK100MHZ_IBUF_BUFG
    SLICE_X14Y126        FDRE                                         r  nolabel_line72/snake_piece_is_display_reg[3]/C
                         clock pessimism             -0.500     1.489    
    SLICE_X14Y126        FDRE (Hold_fdre_C_D)         0.120     1.609    nolabel_line72/snake_piece_is_display_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.750    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 nolabel_line72/snake_piece_is_display_origin_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line72/snake_piece_is_display_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=973, routed)         0.568     1.487    nolabel_line72/CLK100MHZ_IBUF_BUFG
    SLICE_X13Y140        FDRE                                         r  nolabel_line72/snake_piece_is_display_origin_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y140        FDRE (Prop_fdre_C_Q)         0.141     1.628 r  nolabel_line72/snake_piece_is_display_origin_reg[22]/Q
                         net (fo=1, routed)           0.087     1.716    nolabel_line72/snake_piece_is_display_origin[22]
    SLICE_X12Y140        LUT4 (Prop_lut4_I3_O)        0.045     1.761 r  nolabel_line72/snake_piece_is_display[22]_i_1/O
                         net (fo=1, routed)           0.000     1.761    nolabel_line72/p_3_in[22]
    SLICE_X12Y140        FDRE                                         r  nolabel_line72/snake_piece_is_display_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=973, routed)         0.839     2.004    nolabel_line72/CLK100MHZ_IBUF_BUFG
    SLICE_X12Y140        FDRE                                         r  nolabel_line72/snake_piece_is_display_reg[22]/C
                         clock pessimism             -0.503     1.500    
    SLICE_X12Y140        FDRE (Hold_fdre_C_D)         0.120     1.620    nolabel_line72/snake_piece_is_display_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.761    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 nolabel_line72/snake_piece_is_display_origin_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line72/snake_piece_is_display_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=973, routed)         0.559     1.478    nolabel_line72/CLK100MHZ_IBUF_BUFG
    SLICE_X13Y127        FDRE                                         r  nolabel_line72/snake_piece_is_display_origin_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y127        FDRE (Prop_fdre_C_Q)         0.141     1.619 r  nolabel_line72/snake_piece_is_display_origin_reg[6]/Q
                         net (fo=1, routed)           0.087     1.707    nolabel_line72/snake_piece_is_display_origin[6]
    SLICE_X12Y127        LUT4 (Prop_lut4_I3_O)        0.045     1.752 r  nolabel_line72/snake_piece_is_display[6]_i_1/O
                         net (fo=1, routed)           0.000     1.752    nolabel_line72/p_3_in[6]
    SLICE_X12Y127        FDRE                                         r  nolabel_line72/snake_piece_is_display_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=973, routed)         0.827     1.992    nolabel_line72/CLK100MHZ_IBUF_BUFG
    SLICE_X12Y127        FDRE                                         r  nolabel_line72/snake_piece_is_display_reg[6]/C
                         clock pessimism             -0.500     1.491    
    SLICE_X12Y127        FDRE (Hold_fdre_C_D)         0.120     1.611    nolabel_line72/snake_piece_is_display_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.752    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 nolabel_line72/snake_piece_is_display_origin_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line72/snake_piece_is_display_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=973, routed)         0.567     1.486    nolabel_line72/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y139         FDRE                                         r  nolabel_line72/snake_piece_is_display_origin_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y139         FDRE (Prop_fdre_C_Q)         0.141     1.627 r  nolabel_line72/snake_piece_is_display_origin_reg[17]/Q
                         net (fo=1, routed)           0.087     1.715    nolabel_line72/snake_piece_is_display_origin[17]
    SLICE_X8Y139         LUT4 (Prop_lut4_I3_O)        0.045     1.760 r  nolabel_line72/snake_piece_is_display[17]_i_1/O
                         net (fo=1, routed)           0.000     1.760    nolabel_line72/p_3_in[17]
    SLICE_X8Y139         FDRE                                         r  nolabel_line72/snake_piece_is_display_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=973, routed)         0.838     2.003    nolabel_line72/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y139         FDRE                                         r  nolabel_line72/snake_piece_is_display_reg[17]/C
                         clock pessimism             -0.503     1.499    
    SLICE_X8Y139         FDRE (Hold_fdre_C_D)         0.120     1.619    nolabel_line72/snake_piece_is_display_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.760    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 nolabel_line119/total_time_10ns_reg[119]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line119/total_time_10ns_reg[121]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.391ns (76.158%)  route 0.122ns (23.842%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=973, routed)         0.569     1.488    nolabel_line119/CLK100MHZ_IBUF_BUFG
    SLICE_X39Y99         FDRE                                         r  nolabel_line119/total_time_10ns_reg[119]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y99         FDRE (Prop_fdre_C_Q)         0.141     1.629 r  nolabel_line119/total_time_10ns_reg[119]/Q
                         net (fo=30, routed)          0.122     1.751    nolabel_line119/total_time_10ns_reg[119]
    SLICE_X39Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.911 r  nolabel_line119/total_time_10ns_reg[116]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.912    nolabel_line119/total_time_10ns_reg[116]_i_1_n_3
    SLICE_X39Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.002 r  nolabel_line119/total_time_10ns_reg[120]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.002    nolabel_line119/total_time_10ns_reg[120]_i_1_n_9
    SLICE_X39Y100        FDRE                                         r  nolabel_line119/total_time_10ns_reg[121]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=973, routed)         0.835     2.000    nolabel_line119/CLK100MHZ_IBUF_BUFG
    SLICE_X39Y100        FDRE                                         r  nolabel_line119/total_time_10ns_reg[121]/C
                         clock pessimism             -0.245     1.754    
    SLICE_X39Y100        FDRE (Hold_fdre_C_D)         0.105     1.859    nolabel_line119/total_time_10ns_reg[121]
  -------------------------------------------------------------------
                         required time                         -1.859    
                         arrival time                           2.002    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 nolabel_line119/total_time_10ns_reg[119]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line119/total_time_10ns_reg[123]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.391ns (76.158%)  route 0.122ns (23.842%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=973, routed)         0.569     1.488    nolabel_line119/CLK100MHZ_IBUF_BUFG
    SLICE_X39Y99         FDRE                                         r  nolabel_line119/total_time_10ns_reg[119]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y99         FDRE (Prop_fdre_C_Q)         0.141     1.629 r  nolabel_line119/total_time_10ns_reg[119]/Q
                         net (fo=30, routed)          0.122     1.751    nolabel_line119/total_time_10ns_reg[119]
    SLICE_X39Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.911 r  nolabel_line119/total_time_10ns_reg[116]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.912    nolabel_line119/total_time_10ns_reg[116]_i_1_n_3
    SLICE_X39Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.002 r  nolabel_line119/total_time_10ns_reg[120]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.002    nolabel_line119/total_time_10ns_reg[120]_i_1_n_7
    SLICE_X39Y100        FDRE                                         r  nolabel_line119/total_time_10ns_reg[123]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=973, routed)         0.835     2.000    nolabel_line119/CLK100MHZ_IBUF_BUFG
    SLICE_X39Y100        FDRE                                         r  nolabel_line119/total_time_10ns_reg[123]/C
                         clock pessimism             -0.245     1.754    
    SLICE_X39Y100        FDRE (Hold_fdre_C_D)         0.105     1.859    nolabel_line119/total_time_10ns_reg[123]
  -------------------------------------------------------------------
                         required time                         -1.859    
                         arrival time                           2.002    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 nolabel_line111/random_for_y_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line111/apple_y_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.189ns (65.806%)  route 0.098ns (34.194%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=973, routed)         0.556     1.475    nolabel_line111/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y125         FDRE                                         r  nolabel_line111/random_for_y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y125         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  nolabel_line111/random_for_y_reg[1]/Q
                         net (fo=4, routed)           0.098     1.715    nolabel_line111/random_for_y[1]
    SLICE_X8Y125         LUT5 (Prop_lut5_I3_O)        0.048     1.763 r  nolabel_line111/apple_y[4]_i_1/O
                         net (fo=1, routed)           0.000     1.763    nolabel_line111/apple_y[4]_i_1_n_3
    SLICE_X8Y125         FDRE                                         r  nolabel_line111/apple_y_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=973, routed)         0.824     1.989    nolabel_line111/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y125         FDRE                                         r  nolabel_line111/apple_y_reg[4]/C
                         clock pessimism             -0.500     1.488    
    SLICE_X8Y125         FDRE (Hold_fdre_C_D)         0.131     1.619    nolabel_line111/apple_y_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.763    
  -------------------------------------------------------------------
                         slack                                  0.143    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I            n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y0  nolabel_line58/nolabel_line18/inst/plle2_adv_inst/CLKIN1
Min Period        n/a     FDCE/C            n/a            1.000         10.000      9.000      SLICE_X2Y134    AUD/Audio/clk_out_reg/C
Min Period        n/a     FDCE/C            n/a            1.000         10.000      9.000      SLICE_X6Y113    nolabel_line119/nolabel_line56/count_reg[0]/C
Min Period        n/a     FDCE/C            n/a            1.000         10.000      9.000      SLICE_X5Y113    nolabel_line119/nolabel_line56/count_reg[10]/C
Min Period        n/a     FDCE/C            n/a            1.000         10.000      9.000      SLICE_X5Y117    nolabel_line119/nolabel_line56/count_reg[11]/C
Min Period        n/a     FDCE/C            n/a            1.000         10.000      9.000      SLICE_X3Y114    nolabel_line119/nolabel_line56/count_reg[12]/C
Min Period        n/a     FDCE/C            n/a            1.000         10.000      9.000      SLICE_X6Y115    nolabel_line119/nolabel_line56/count_reg[13]/C
Min Period        n/a     FDCE/C            n/a            1.000         10.000      9.000      SLICE_X7Y118    nolabel_line119/nolabel_line56/count_reg[14]/C
Min Period        n/a     FDCE/C            n/a            1.000         10.000      9.000      SLICE_X6Y116    nolabel_line119/nolabel_line56/count_reg[15]/C
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y0  nolabel_line58/nolabel_line18/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  nolabel_line58/nolabel_line18/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  nolabel_line58/nolabel_line18/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X6Y113    nolabel_line119/nolabel_line56/count_reg[0]/C
Low Pulse Width   Slow    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X5Y113    nolabel_line119/nolabel_line56/count_reg[10]/C
Low Pulse Width   Slow    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X3Y114    nolabel_line119/nolabel_line56/count_reg[12]/C
Low Pulse Width   Slow    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X5Y114    nolabel_line119/nolabel_line56/count_reg[17]/C
Low Pulse Width   Slow    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X5Y114    nolabel_line119/nolabel_line56/count_reg[18]/C
Low Pulse Width   Slow    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X5Y114    nolabel_line119/nolabel_line56/count_reg[1]/C
Low Pulse Width   Slow    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X5Y114    nolabel_line119/nolabel_line56/count_reg[2]/C
Low Pulse Width   Slow    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X5Y114    nolabel_line119/nolabel_line56/count_reg[3]/C
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  nolabel_line58/nolabel_line18/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  nolabel_line58/nolabel_line18/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X11Y126   nolabel_line72/snake_piece_is_display_origin_reg[0]/C
High Pulse Width  Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X11Y126   nolabel_line72/snake_piece_is_display_origin_reg[1]/C
High Pulse Width  Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X11Y126   nolabel_line72/snake_piece_is_display_origin_reg[2]/C
High Pulse Width  Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X15Y126   nolabel_line72/snake_piece_is_display_origin_reg[3]/C
High Pulse Width  Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X15Y126   nolabel_line72/snake_piece_is_display_origin_reg[5]/C
High Pulse Width  Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X13Y127   nolabel_line72/snake_piece_is_display_origin_reg[6]/C
High Pulse Width  Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X13Y127   nolabel_line72/snake_piece_is_display_origin_reg[7]/C
High Pulse Width  Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X13Y127   nolabel_line72/snake_piece_is_display_origin_reg[8]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_my_clk_wiz_1
  To Clock:  clk_out1_my_clk_wiz_1

Setup :            7  Failing Endpoints,  Worst Slack       -0.995ns,  Total Violation       -6.480ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.250ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.192ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.995ns  (required time - arrival time)
  Source:                 nolabel_line58/nolabel_line44/x_counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_my_clk_wiz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            nolabel_line58/vga_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_my_clk_wiz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_my_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_my_clk_wiz_1 rise@15.385ns - clk_out1_my_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        16.169ns  (logic 4.732ns (29.267%)  route 11.437ns (70.733%))
  Logic Levels:           16  (CARRY4=4 LUT3=2 LUT4=3 LUT5=4 LUT6=3)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 20.319 - 15.385 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_my_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=973, routed)         1.832     5.435    nolabel_line58/nolabel_line18/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939     1.496 r  nolabel_line58/nolabel_line18/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.508    nolabel_line58/nolabel_line18/inst/clk_out1_my_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.604 r  nolabel_line58/nolabel_line18/inst/clkout1_buf/O
                         net (fo=36, routed)          1.708     5.312    nolabel_line58/nolabel_line44/clk_out1
    SLICE_X2Y138         FDRE                                         r  nolabel_line58/nolabel_line44/x_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y138         FDRE (Prop_fdre_C_Q)         0.518     5.830 r  nolabel_line58/nolabel_line44/x_counter_reg[11]/Q
                         net (fo=20, routed)          1.506     7.336    nolabel_line58/nolabel_line44/x_counter[11]
    SLICE_X4Y138         LUT3 (Prop_lut3_I0_O)        0.152     7.488 r  nolabel_line58/nolabel_line44/vga5__1_carry__1_i_11/O
                         net (fo=2, routed)           0.594     8.081    nolabel_line58/nolabel_line44/vga5__1_carry__1_i_11_n_3
    SLICE_X4Y139         LUT5 (Prop_lut5_I1_O)        0.326     8.407 r  nolabel_line58/nolabel_line44/vga5__1_carry__2_i_4/O
                         net (fo=2, routed)           0.636     9.043    nolabel_line58/nolabel_line44/vga_reg[7]_0[0]
    SLICE_X3Y139         LUT5 (Prop_lut5_I0_O)        0.124     9.167 r  nolabel_line58/nolabel_line44/vga5__1_carry__2_i_8/O
                         net (fo=1, routed)           0.000     9.167    nolabel_line58/nolabel_line44_n_93
    SLICE_X3Y139         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     9.773 r  nolabel_line58/vga5__1_carry__2/O[3]
                         net (fo=17, routed)          1.019    10.792    nolabel_line58/vga5__1_carry__2_n_7
    SLICE_X4Y141         LUT3 (Prop_lut3_I1_O)        0.332    11.124 r  nolabel_line58/vga5__48_carry__0_i_3/O
                         net (fo=2, routed)           0.448    11.572    nolabel_line58/vga5__48_carry__0_i_3_n_3
    SLICE_X4Y141         LUT4 (Prop_lut4_I3_O)        0.326    11.898 r  nolabel_line58/vga5__48_carry__0_i_7/O
                         net (fo=1, routed)           0.000    11.898    nolabel_line58/vga5__48_carry__0_i_7_n_3
    SLICE_X4Y141         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.448 r  nolabel_line58/vga5__48_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.448    nolabel_line58/vga5__48_carry__0_n_3
    SLICE_X4Y142         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.670 r  nolabel_line58/vga5__48_carry__1/O[0]
                         net (fo=3, routed)           0.758    13.428    nolabel_line58/nolabel_line44/x_counter_reg[11]_0[0]
    SLICE_X2Y141         LUT4 (Prop_lut4_I2_O)        0.299    13.727 r  nolabel_line58/nolabel_line44/vga5__77_carry__1_i_7/O
                         net (fo=1, routed)           0.000    13.727    nolabel_line58/nolabel_line44_n_113
    SLICE_X2Y141         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.260 r  nolabel_line58/vga5__77_carry__1/CO[3]
                         net (fo=6, routed)           0.939    15.199    nolabel_line58/nolabel_line44/x_counter_reg[10]_0[0]
    SLICE_X6Y140         LUT6 (Prop_lut6_I0_O)        0.124    15.323 r  nolabel_line58/nolabel_line44/vga[11]_i_12/O
                         net (fo=34, routed)          2.623    17.946    nolabel_line72/vga5__189[1]
    SLICE_X12Y125        LUT6 (Prop_lut6_I1_O)        0.124    18.070 r  nolabel_line72/vga[10]_i_57/O
                         net (fo=1, routed)           0.495    18.565    nolabel_line72/vga[10]_i_57_n_3
    SLICE_X13Y125        LUT5 (Prop_lut5_I1_O)        0.124    18.689 r  nolabel_line72/vga[10]_i_14/O
                         net (fo=1, routed)           1.154    19.843    nolabel_line72/nolabel_line58/vga2942_out
    SLICE_X13Y135        LUT4 (Prop_lut4_I1_O)        0.124    19.967 r  nolabel_line72/vga[10]_i_4/O
                         net (fo=1, routed)           0.827    20.794    nolabel_line72/vga[10]_i_4_n_3
    SLICE_X11Y135        LUT6 (Prop_lut6_I1_O)        0.124    20.918 r  nolabel_line72/vga[10]_i_2/O
                         net (fo=7, routed)           0.439    21.357    nolabel_line72/vga[10]_i_2_n_3
    SLICE_X11Y135        LUT5 (Prop_lut5_I2_O)        0.124    21.481 r  nolabel_line72/vga[10]_i_1/O
                         net (fo=1, routed)           0.000    21.481    nolabel_line58/snake_piece_is_display_reg[0]_0
    SLICE_X11Y135        FDRE                                         r  nolabel_line58/vga_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_my_clk_wiz_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    18.716    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.807 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=973, routed)         1.705    20.512    nolabel_line58/nolabel_line18/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711    16.801 r  nolabel_line58/nolabel_line18/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    18.719    nolabel_line58/nolabel_line18/inst/clk_out1_my_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.810 r  nolabel_line58/nolabel_line18/inst/clkout1_buf/O
                         net (fo=36, routed)          1.509    20.319    nolabel_line58/VGA_CLK[1]_0
    SLICE_X11Y135        FDRE                                         r  nolabel_line58/vga_reg[10]/C
                         clock pessimism              0.257    20.576    
                         clock uncertainty           -0.121    20.455    
    SLICE_X11Y135        FDRE (Setup_fdre_C_D)        0.031    20.486    nolabel_line58/vga_reg[10]
  -------------------------------------------------------------------
                         required time                         20.486    
                         arrival time                         -21.481    
  -------------------------------------------------------------------
                         slack                                 -0.995    

Slack (VIOLATED) :        -0.993ns  (required time - arrival time)
  Source:                 nolabel_line58/nolabel_line44/x_counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_my_clk_wiz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            nolabel_line58/vga_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_my_clk_wiz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_my_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_my_clk_wiz_1 rise@15.385ns - clk_out1_my_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        16.165ns  (logic 4.732ns (29.274%)  route 11.433ns (70.726%))
  Logic Levels:           16  (CARRY4=4 LUT3=2 LUT4=3 LUT5=4 LUT6=3)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 20.319 - 15.385 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_my_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=973, routed)         1.832     5.435    nolabel_line58/nolabel_line18/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939     1.496 r  nolabel_line58/nolabel_line18/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.508    nolabel_line58/nolabel_line18/inst/clk_out1_my_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.604 r  nolabel_line58/nolabel_line18/inst/clkout1_buf/O
                         net (fo=36, routed)          1.708     5.312    nolabel_line58/nolabel_line44/clk_out1
    SLICE_X2Y138         FDRE                                         r  nolabel_line58/nolabel_line44/x_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y138         FDRE (Prop_fdre_C_Q)         0.518     5.830 r  nolabel_line58/nolabel_line44/x_counter_reg[11]/Q
                         net (fo=20, routed)          1.506     7.336    nolabel_line58/nolabel_line44/x_counter[11]
    SLICE_X4Y138         LUT3 (Prop_lut3_I0_O)        0.152     7.488 r  nolabel_line58/nolabel_line44/vga5__1_carry__1_i_11/O
                         net (fo=2, routed)           0.594     8.081    nolabel_line58/nolabel_line44/vga5__1_carry__1_i_11_n_3
    SLICE_X4Y139         LUT5 (Prop_lut5_I1_O)        0.326     8.407 r  nolabel_line58/nolabel_line44/vga5__1_carry__2_i_4/O
                         net (fo=2, routed)           0.636     9.043    nolabel_line58/nolabel_line44/vga_reg[7]_0[0]
    SLICE_X3Y139         LUT5 (Prop_lut5_I0_O)        0.124     9.167 r  nolabel_line58/nolabel_line44/vga5__1_carry__2_i_8/O
                         net (fo=1, routed)           0.000     9.167    nolabel_line58/nolabel_line44_n_93
    SLICE_X3Y139         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     9.773 r  nolabel_line58/vga5__1_carry__2/O[3]
                         net (fo=17, routed)          1.019    10.792    nolabel_line58/vga5__1_carry__2_n_7
    SLICE_X4Y141         LUT3 (Prop_lut3_I1_O)        0.332    11.124 r  nolabel_line58/vga5__48_carry__0_i_3/O
                         net (fo=2, routed)           0.448    11.572    nolabel_line58/vga5__48_carry__0_i_3_n_3
    SLICE_X4Y141         LUT4 (Prop_lut4_I3_O)        0.326    11.898 r  nolabel_line58/vga5__48_carry__0_i_7/O
                         net (fo=1, routed)           0.000    11.898    nolabel_line58/vga5__48_carry__0_i_7_n_3
    SLICE_X4Y141         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.448 r  nolabel_line58/vga5__48_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.448    nolabel_line58/vga5__48_carry__0_n_3
    SLICE_X4Y142         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.670 r  nolabel_line58/vga5__48_carry__1/O[0]
                         net (fo=3, routed)           0.758    13.428    nolabel_line58/nolabel_line44/x_counter_reg[11]_0[0]
    SLICE_X2Y141         LUT4 (Prop_lut4_I2_O)        0.299    13.727 r  nolabel_line58/nolabel_line44/vga5__77_carry__1_i_7/O
                         net (fo=1, routed)           0.000    13.727    nolabel_line58/nolabel_line44_n_113
    SLICE_X2Y141         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.260 r  nolabel_line58/vga5__77_carry__1/CO[3]
                         net (fo=6, routed)           0.939    15.199    nolabel_line58/nolabel_line44/x_counter_reg[10]_0[0]
    SLICE_X6Y140         LUT6 (Prop_lut6_I0_O)        0.124    15.323 r  nolabel_line58/nolabel_line44/vga[11]_i_12/O
                         net (fo=34, routed)          2.623    17.946    nolabel_line72/vga5__189[1]
    SLICE_X12Y125        LUT6 (Prop_lut6_I1_O)        0.124    18.070 r  nolabel_line72/vga[10]_i_57/O
                         net (fo=1, routed)           0.495    18.565    nolabel_line72/vga[10]_i_57_n_3
    SLICE_X13Y125        LUT5 (Prop_lut5_I1_O)        0.124    18.689 r  nolabel_line72/vga[10]_i_14/O
                         net (fo=1, routed)           1.154    19.843    nolabel_line72/nolabel_line58/vga2942_out
    SLICE_X13Y135        LUT4 (Prop_lut4_I1_O)        0.124    19.967 r  nolabel_line72/vga[10]_i_4/O
                         net (fo=1, routed)           0.827    20.794    nolabel_line72/vga[10]_i_4_n_3
    SLICE_X11Y135        LUT6 (Prop_lut6_I1_O)        0.124    20.918 r  nolabel_line72/vga[10]_i_2/O
                         net (fo=7, routed)           0.435    21.353    nolabel_line72/vga[10]_i_2_n_3
    SLICE_X11Y135        LUT5 (Prop_lut5_I2_O)        0.124    21.477 r  nolabel_line72/vga[0]_i_1/O
                         net (fo=1, routed)           0.000    21.477    nolabel_line58/snake_piece_is_display_reg[0]_7
    SLICE_X11Y135        FDRE                                         r  nolabel_line58/vga_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_my_clk_wiz_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    18.716    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.807 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=973, routed)         1.705    20.512    nolabel_line58/nolabel_line18/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711    16.801 r  nolabel_line58/nolabel_line18/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    18.719    nolabel_line58/nolabel_line18/inst/clk_out1_my_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.810 r  nolabel_line58/nolabel_line18/inst/clkout1_buf/O
                         net (fo=36, routed)          1.509    20.319    nolabel_line58/VGA_CLK[1]_0
    SLICE_X11Y135        FDRE                                         r  nolabel_line58/vga_reg[0]/C
                         clock pessimism              0.257    20.576    
                         clock uncertainty           -0.121    20.455    
    SLICE_X11Y135        FDRE (Setup_fdre_C_D)        0.029    20.484    nolabel_line58/vga_reg[0]
  -------------------------------------------------------------------
                         required time                         20.484    
                         arrival time                         -21.477    
  -------------------------------------------------------------------
                         slack                                 -0.993    

Slack (VIOLATED) :        -0.976ns  (required time - arrival time)
  Source:                 nolabel_line58/nolabel_line44/x_counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_my_clk_wiz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            nolabel_line58/vga_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_my_clk_wiz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_my_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_my_clk_wiz_1 rise@15.385ns - clk_out1_my_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        16.194ns  (logic 4.732ns (29.220%)  route 11.462ns (70.780%))
  Logic Levels:           16  (CARRY4=4 LUT3=2 LUT4=3 LUT5=4 LUT6=3)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns = ( 20.316 - 15.385 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_my_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=973, routed)         1.832     5.435    nolabel_line58/nolabel_line18/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939     1.496 r  nolabel_line58/nolabel_line18/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.508    nolabel_line58/nolabel_line18/inst/clk_out1_my_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.604 r  nolabel_line58/nolabel_line18/inst/clkout1_buf/O
                         net (fo=36, routed)          1.708     5.312    nolabel_line58/nolabel_line44/clk_out1
    SLICE_X2Y138         FDRE                                         r  nolabel_line58/nolabel_line44/x_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y138         FDRE (Prop_fdre_C_Q)         0.518     5.830 r  nolabel_line58/nolabel_line44/x_counter_reg[11]/Q
                         net (fo=20, routed)          1.506     7.336    nolabel_line58/nolabel_line44/x_counter[11]
    SLICE_X4Y138         LUT3 (Prop_lut3_I0_O)        0.152     7.488 r  nolabel_line58/nolabel_line44/vga5__1_carry__1_i_11/O
                         net (fo=2, routed)           0.594     8.081    nolabel_line58/nolabel_line44/vga5__1_carry__1_i_11_n_3
    SLICE_X4Y139         LUT5 (Prop_lut5_I1_O)        0.326     8.407 r  nolabel_line58/nolabel_line44/vga5__1_carry__2_i_4/O
                         net (fo=2, routed)           0.636     9.043    nolabel_line58/nolabel_line44/vga_reg[7]_0[0]
    SLICE_X3Y139         LUT5 (Prop_lut5_I0_O)        0.124     9.167 r  nolabel_line58/nolabel_line44/vga5__1_carry__2_i_8/O
                         net (fo=1, routed)           0.000     9.167    nolabel_line58/nolabel_line44_n_93
    SLICE_X3Y139         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     9.773 r  nolabel_line58/vga5__1_carry__2/O[3]
                         net (fo=17, routed)          1.019    10.792    nolabel_line58/vga5__1_carry__2_n_7
    SLICE_X4Y141         LUT3 (Prop_lut3_I1_O)        0.332    11.124 r  nolabel_line58/vga5__48_carry__0_i_3/O
                         net (fo=2, routed)           0.448    11.572    nolabel_line58/vga5__48_carry__0_i_3_n_3
    SLICE_X4Y141         LUT4 (Prop_lut4_I3_O)        0.326    11.898 r  nolabel_line58/vga5__48_carry__0_i_7/O
                         net (fo=1, routed)           0.000    11.898    nolabel_line58/vga5__48_carry__0_i_7_n_3
    SLICE_X4Y141         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.448 r  nolabel_line58/vga5__48_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.448    nolabel_line58/vga5__48_carry__0_n_3
    SLICE_X4Y142         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.670 r  nolabel_line58/vga5__48_carry__1/O[0]
                         net (fo=3, routed)           0.758    13.428    nolabel_line58/nolabel_line44/x_counter_reg[11]_0[0]
    SLICE_X2Y141         LUT4 (Prop_lut4_I2_O)        0.299    13.727 r  nolabel_line58/nolabel_line44/vga5__77_carry__1_i_7/O
                         net (fo=1, routed)           0.000    13.727    nolabel_line58/nolabel_line44_n_113
    SLICE_X2Y141         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.260 r  nolabel_line58/vga5__77_carry__1/CO[3]
                         net (fo=6, routed)           0.939    15.199    nolabel_line58/nolabel_line44/x_counter_reg[10]_0[0]
    SLICE_X6Y140         LUT6 (Prop_lut6_I0_O)        0.124    15.323 r  nolabel_line58/nolabel_line44/vga[11]_i_12/O
                         net (fo=34, routed)          2.623    17.946    nolabel_line72/vga5__189[1]
    SLICE_X12Y125        LUT6 (Prop_lut6_I1_O)        0.124    18.070 r  nolabel_line72/vga[10]_i_57/O
                         net (fo=1, routed)           0.495    18.565    nolabel_line72/vga[10]_i_57_n_3
    SLICE_X13Y125        LUT5 (Prop_lut5_I1_O)        0.124    18.689 r  nolabel_line72/vga[10]_i_14/O
                         net (fo=1, routed)           1.154    19.843    nolabel_line72/nolabel_line58/vga2942_out
    SLICE_X13Y135        LUT4 (Prop_lut4_I1_O)        0.124    19.967 r  nolabel_line72/vga[10]_i_4/O
                         net (fo=1, routed)           0.827    20.794    nolabel_line72/vga[10]_i_4_n_3
    SLICE_X11Y135        LUT6 (Prop_lut6_I1_O)        0.124    20.918 r  nolabel_line72/vga[10]_i_2/O
                         net (fo=7, routed)           0.465    21.383    nolabel_line72/vga[10]_i_2_n_3
    SLICE_X12Y135        LUT5 (Prop_lut5_I1_O)        0.124    21.507 r  nolabel_line72/vga[1]_i_1/O
                         net (fo=1, routed)           0.000    21.507    nolabel_line58/snake_piece_is_display_reg[0]_6
    SLICE_X12Y135        FDRE                                         r  nolabel_line58/vga_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_my_clk_wiz_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    18.716    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.807 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=973, routed)         1.705    20.512    nolabel_line58/nolabel_line18/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711    16.801 r  nolabel_line58/nolabel_line18/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    18.719    nolabel_line58/nolabel_line18/inst/clk_out1_my_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.810 r  nolabel_line58/nolabel_line18/inst/clkout1_buf/O
                         net (fo=36, routed)          1.506    20.316    nolabel_line58/VGA_CLK[1]_0
    SLICE_X12Y135        FDRE                                         r  nolabel_line58/vga_reg[1]/C
                         clock pessimism              0.257    20.573    
                         clock uncertainty           -0.121    20.452    
    SLICE_X12Y135        FDRE (Setup_fdre_C_D)        0.079    20.531    nolabel_line58/vga_reg[1]
  -------------------------------------------------------------------
                         required time                         20.531    
                         arrival time                         -21.507    
  -------------------------------------------------------------------
                         slack                                 -0.976    

Slack (VIOLATED) :        -0.946ns  (required time - arrival time)
  Source:                 nolabel_line58/nolabel_line44/x_counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_my_clk_wiz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            nolabel_line58/vga_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_my_clk_wiz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_my_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_my_clk_wiz_1 rise@15.385ns - clk_out1_my_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        16.164ns  (logic 4.727ns (29.245%)  route 11.437ns (70.755%))
  Logic Levels:           16  (CARRY4=4 LUT3=2 LUT4=3 LUT5=4 LUT6=3)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 20.319 - 15.385 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_my_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=973, routed)         1.832     5.435    nolabel_line58/nolabel_line18/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939     1.496 r  nolabel_line58/nolabel_line18/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.508    nolabel_line58/nolabel_line18/inst/clk_out1_my_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.604 r  nolabel_line58/nolabel_line18/inst/clkout1_buf/O
                         net (fo=36, routed)          1.708     5.312    nolabel_line58/nolabel_line44/clk_out1
    SLICE_X2Y138         FDRE                                         r  nolabel_line58/nolabel_line44/x_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y138         FDRE (Prop_fdre_C_Q)         0.518     5.830 r  nolabel_line58/nolabel_line44/x_counter_reg[11]/Q
                         net (fo=20, routed)          1.506     7.336    nolabel_line58/nolabel_line44/x_counter[11]
    SLICE_X4Y138         LUT3 (Prop_lut3_I0_O)        0.152     7.488 r  nolabel_line58/nolabel_line44/vga5__1_carry__1_i_11/O
                         net (fo=2, routed)           0.594     8.081    nolabel_line58/nolabel_line44/vga5__1_carry__1_i_11_n_3
    SLICE_X4Y139         LUT5 (Prop_lut5_I1_O)        0.326     8.407 r  nolabel_line58/nolabel_line44/vga5__1_carry__2_i_4/O
                         net (fo=2, routed)           0.636     9.043    nolabel_line58/nolabel_line44/vga_reg[7]_0[0]
    SLICE_X3Y139         LUT5 (Prop_lut5_I0_O)        0.124     9.167 r  nolabel_line58/nolabel_line44/vga5__1_carry__2_i_8/O
                         net (fo=1, routed)           0.000     9.167    nolabel_line58/nolabel_line44_n_93
    SLICE_X3Y139         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     9.773 r  nolabel_line58/vga5__1_carry__2/O[3]
                         net (fo=17, routed)          1.019    10.792    nolabel_line58/vga5__1_carry__2_n_7
    SLICE_X4Y141         LUT3 (Prop_lut3_I1_O)        0.332    11.124 r  nolabel_line58/vga5__48_carry__0_i_3/O
                         net (fo=2, routed)           0.448    11.572    nolabel_line58/vga5__48_carry__0_i_3_n_3
    SLICE_X4Y141         LUT4 (Prop_lut4_I3_O)        0.326    11.898 r  nolabel_line58/vga5__48_carry__0_i_7/O
                         net (fo=1, routed)           0.000    11.898    nolabel_line58/vga5__48_carry__0_i_7_n_3
    SLICE_X4Y141         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.448 r  nolabel_line58/vga5__48_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.448    nolabel_line58/vga5__48_carry__0_n_3
    SLICE_X4Y142         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.670 r  nolabel_line58/vga5__48_carry__1/O[0]
                         net (fo=3, routed)           0.758    13.428    nolabel_line58/nolabel_line44/x_counter_reg[11]_0[0]
    SLICE_X2Y141         LUT4 (Prop_lut4_I2_O)        0.299    13.727 r  nolabel_line58/nolabel_line44/vga5__77_carry__1_i_7/O
                         net (fo=1, routed)           0.000    13.727    nolabel_line58/nolabel_line44_n_113
    SLICE_X2Y141         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.260 r  nolabel_line58/vga5__77_carry__1/CO[3]
                         net (fo=6, routed)           0.939    15.199    nolabel_line58/nolabel_line44/x_counter_reg[10]_0[0]
    SLICE_X6Y140         LUT6 (Prop_lut6_I0_O)        0.124    15.323 r  nolabel_line58/nolabel_line44/vga[11]_i_12/O
                         net (fo=34, routed)          2.623    17.946    nolabel_line72/vga5__189[1]
    SLICE_X12Y125        LUT6 (Prop_lut6_I1_O)        0.124    18.070 r  nolabel_line72/vga[10]_i_57/O
                         net (fo=1, routed)           0.495    18.565    nolabel_line72/vga[10]_i_57_n_3
    SLICE_X13Y125        LUT5 (Prop_lut5_I1_O)        0.124    18.689 r  nolabel_line72/vga[10]_i_14/O
                         net (fo=1, routed)           1.154    19.843    nolabel_line72/nolabel_line58/vga2942_out
    SLICE_X13Y135        LUT4 (Prop_lut4_I1_O)        0.124    19.967 r  nolabel_line72/vga[10]_i_4/O
                         net (fo=1, routed)           0.827    20.794    nolabel_line72/vga[10]_i_4_n_3
    SLICE_X11Y135        LUT6 (Prop_lut6_I1_O)        0.124    20.918 r  nolabel_line72/vga[10]_i_2/O
                         net (fo=7, routed)           0.439    21.357    nolabel_line72/vga[10]_i_2_n_3
    SLICE_X11Y135        LUT5 (Prop_lut5_I2_O)        0.119    21.476 r  nolabel_line72/vga[9]_i_1/O
                         net (fo=1, routed)           0.000    21.476    nolabel_line58/snake_piece_is_display_reg[0]_1
    SLICE_X11Y135        FDRE                                         r  nolabel_line58/vga_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_my_clk_wiz_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    18.716    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.807 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=973, routed)         1.705    20.512    nolabel_line58/nolabel_line18/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711    16.801 r  nolabel_line58/nolabel_line18/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    18.719    nolabel_line58/nolabel_line18/inst/clk_out1_my_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.810 r  nolabel_line58/nolabel_line18/inst/clkout1_buf/O
                         net (fo=36, routed)          1.509    20.319    nolabel_line58/VGA_CLK[1]_0
    SLICE_X11Y135        FDRE                                         r  nolabel_line58/vga_reg[9]/C
                         clock pessimism              0.257    20.576    
                         clock uncertainty           -0.121    20.455    
    SLICE_X11Y135        FDRE (Setup_fdre_C_D)        0.075    20.530    nolabel_line58/vga_reg[9]
  -------------------------------------------------------------------
                         required time                         20.530    
                         arrival time                         -21.476    
  -------------------------------------------------------------------
                         slack                                 -0.946    

Slack (VIOLATED) :        -0.930ns  (required time - arrival time)
  Source:                 nolabel_line58/nolabel_line44/x_counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_my_clk_wiz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            nolabel_line58/vga_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_my_clk_wiz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_my_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_my_clk_wiz_1 rise@15.385ns - clk_out1_my_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        16.187ns  (logic 4.725ns (29.189%)  route 11.462ns (70.811%))
  Logic Levels:           16  (CARRY4=4 LUT3=2 LUT4=3 LUT5=4 LUT6=3)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns = ( 20.316 - 15.385 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_my_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=973, routed)         1.832     5.435    nolabel_line58/nolabel_line18/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939     1.496 r  nolabel_line58/nolabel_line18/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.508    nolabel_line58/nolabel_line18/inst/clk_out1_my_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.604 r  nolabel_line58/nolabel_line18/inst/clkout1_buf/O
                         net (fo=36, routed)          1.708     5.312    nolabel_line58/nolabel_line44/clk_out1
    SLICE_X2Y138         FDRE                                         r  nolabel_line58/nolabel_line44/x_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y138         FDRE (Prop_fdre_C_Q)         0.518     5.830 r  nolabel_line58/nolabel_line44/x_counter_reg[11]/Q
                         net (fo=20, routed)          1.506     7.336    nolabel_line58/nolabel_line44/x_counter[11]
    SLICE_X4Y138         LUT3 (Prop_lut3_I0_O)        0.152     7.488 r  nolabel_line58/nolabel_line44/vga5__1_carry__1_i_11/O
                         net (fo=2, routed)           0.594     8.081    nolabel_line58/nolabel_line44/vga5__1_carry__1_i_11_n_3
    SLICE_X4Y139         LUT5 (Prop_lut5_I1_O)        0.326     8.407 r  nolabel_line58/nolabel_line44/vga5__1_carry__2_i_4/O
                         net (fo=2, routed)           0.636     9.043    nolabel_line58/nolabel_line44/vga_reg[7]_0[0]
    SLICE_X3Y139         LUT5 (Prop_lut5_I0_O)        0.124     9.167 r  nolabel_line58/nolabel_line44/vga5__1_carry__2_i_8/O
                         net (fo=1, routed)           0.000     9.167    nolabel_line58/nolabel_line44_n_93
    SLICE_X3Y139         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     9.773 r  nolabel_line58/vga5__1_carry__2/O[3]
                         net (fo=17, routed)          1.019    10.792    nolabel_line58/vga5__1_carry__2_n_7
    SLICE_X4Y141         LUT3 (Prop_lut3_I1_O)        0.332    11.124 r  nolabel_line58/vga5__48_carry__0_i_3/O
                         net (fo=2, routed)           0.448    11.572    nolabel_line58/vga5__48_carry__0_i_3_n_3
    SLICE_X4Y141         LUT4 (Prop_lut4_I3_O)        0.326    11.898 r  nolabel_line58/vga5__48_carry__0_i_7/O
                         net (fo=1, routed)           0.000    11.898    nolabel_line58/vga5__48_carry__0_i_7_n_3
    SLICE_X4Y141         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.448 r  nolabel_line58/vga5__48_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.448    nolabel_line58/vga5__48_carry__0_n_3
    SLICE_X4Y142         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.670 r  nolabel_line58/vga5__48_carry__1/O[0]
                         net (fo=3, routed)           0.758    13.428    nolabel_line58/nolabel_line44/x_counter_reg[11]_0[0]
    SLICE_X2Y141         LUT4 (Prop_lut4_I2_O)        0.299    13.727 r  nolabel_line58/nolabel_line44/vga5__77_carry__1_i_7/O
                         net (fo=1, routed)           0.000    13.727    nolabel_line58/nolabel_line44_n_113
    SLICE_X2Y141         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.260 r  nolabel_line58/vga5__77_carry__1/CO[3]
                         net (fo=6, routed)           0.939    15.199    nolabel_line58/nolabel_line44/x_counter_reg[10]_0[0]
    SLICE_X6Y140         LUT6 (Prop_lut6_I0_O)        0.124    15.323 r  nolabel_line58/nolabel_line44/vga[11]_i_12/O
                         net (fo=34, routed)          2.623    17.946    nolabel_line72/vga5__189[1]
    SLICE_X12Y125        LUT6 (Prop_lut6_I1_O)        0.124    18.070 r  nolabel_line72/vga[10]_i_57/O
                         net (fo=1, routed)           0.495    18.565    nolabel_line72/vga[10]_i_57_n_3
    SLICE_X13Y125        LUT5 (Prop_lut5_I1_O)        0.124    18.689 r  nolabel_line72/vga[10]_i_14/O
                         net (fo=1, routed)           1.154    19.843    nolabel_line72/nolabel_line58/vga2942_out
    SLICE_X13Y135        LUT4 (Prop_lut4_I1_O)        0.124    19.967 r  nolabel_line72/vga[10]_i_4/O
                         net (fo=1, routed)           0.827    20.794    nolabel_line72/vga[10]_i_4_n_3
    SLICE_X11Y135        LUT6 (Prop_lut6_I1_O)        0.124    20.918 r  nolabel_line72/vga[10]_i_2/O
                         net (fo=7, routed)           0.465    21.383    nolabel_line72/vga[10]_i_2_n_3
    SLICE_X12Y135        LUT5 (Prop_lut5_I2_O)        0.117    21.500 r  nolabel_line72/vga[2]_i_1/O
                         net (fo=1, routed)           0.000    21.500    nolabel_line58/snake_piece_is_display_reg[0]_5
    SLICE_X12Y135        FDRE                                         r  nolabel_line58/vga_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_my_clk_wiz_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    18.716    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.807 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=973, routed)         1.705    20.512    nolabel_line58/nolabel_line18/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711    16.801 r  nolabel_line58/nolabel_line18/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    18.719    nolabel_line58/nolabel_line18/inst/clk_out1_my_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.810 r  nolabel_line58/nolabel_line18/inst/clkout1_buf/O
                         net (fo=36, routed)          1.506    20.316    nolabel_line58/VGA_CLK[1]_0
    SLICE_X12Y135        FDRE                                         r  nolabel_line58/vga_reg[2]/C
                         clock pessimism              0.257    20.573    
                         clock uncertainty           -0.121    20.452    
    SLICE_X12Y135        FDRE (Setup_fdre_C_D)        0.118    20.570    nolabel_line58/vga_reg[2]
  -------------------------------------------------------------------
                         required time                         20.570    
                         arrival time                         -21.500    
  -------------------------------------------------------------------
                         slack                                 -0.930    

Slack (VIOLATED) :        -0.843ns  (required time - arrival time)
  Source:                 nolabel_line58/nolabel_line44/x_counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_my_clk_wiz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            nolabel_line58/vga_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_my_clk_wiz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_my_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_my_clk_wiz_1 rise@15.385ns - clk_out1_my_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        16.016ns  (logic 4.732ns (29.545%)  route 11.284ns (70.455%))
  Logic Levels:           16  (CARRY4=4 LUT3=2 LUT4=3 LUT5=4 LUT6=3)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 20.319 - 15.385 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_my_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=973, routed)         1.832     5.435    nolabel_line58/nolabel_line18/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939     1.496 r  nolabel_line58/nolabel_line18/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.508    nolabel_line58/nolabel_line18/inst/clk_out1_my_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.604 r  nolabel_line58/nolabel_line18/inst/clkout1_buf/O
                         net (fo=36, routed)          1.708     5.312    nolabel_line58/nolabel_line44/clk_out1
    SLICE_X2Y138         FDRE                                         r  nolabel_line58/nolabel_line44/x_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y138         FDRE (Prop_fdre_C_Q)         0.518     5.830 r  nolabel_line58/nolabel_line44/x_counter_reg[11]/Q
                         net (fo=20, routed)          1.506     7.336    nolabel_line58/nolabel_line44/x_counter[11]
    SLICE_X4Y138         LUT3 (Prop_lut3_I0_O)        0.152     7.488 r  nolabel_line58/nolabel_line44/vga5__1_carry__1_i_11/O
                         net (fo=2, routed)           0.594     8.081    nolabel_line58/nolabel_line44/vga5__1_carry__1_i_11_n_3
    SLICE_X4Y139         LUT5 (Prop_lut5_I1_O)        0.326     8.407 r  nolabel_line58/nolabel_line44/vga5__1_carry__2_i_4/O
                         net (fo=2, routed)           0.636     9.043    nolabel_line58/nolabel_line44/vga_reg[7]_0[0]
    SLICE_X3Y139         LUT5 (Prop_lut5_I0_O)        0.124     9.167 r  nolabel_line58/nolabel_line44/vga5__1_carry__2_i_8/O
                         net (fo=1, routed)           0.000     9.167    nolabel_line58/nolabel_line44_n_93
    SLICE_X3Y139         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     9.773 r  nolabel_line58/vga5__1_carry__2/O[3]
                         net (fo=17, routed)          1.019    10.792    nolabel_line58/vga5__1_carry__2_n_7
    SLICE_X4Y141         LUT3 (Prop_lut3_I1_O)        0.332    11.124 r  nolabel_line58/vga5__48_carry__0_i_3/O
                         net (fo=2, routed)           0.448    11.572    nolabel_line58/vga5__48_carry__0_i_3_n_3
    SLICE_X4Y141         LUT4 (Prop_lut4_I3_O)        0.326    11.898 r  nolabel_line58/vga5__48_carry__0_i_7/O
                         net (fo=1, routed)           0.000    11.898    nolabel_line58/vga5__48_carry__0_i_7_n_3
    SLICE_X4Y141         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.448 r  nolabel_line58/vga5__48_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.448    nolabel_line58/vga5__48_carry__0_n_3
    SLICE_X4Y142         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.670 r  nolabel_line58/vga5__48_carry__1/O[0]
                         net (fo=3, routed)           0.758    13.428    nolabel_line58/nolabel_line44/x_counter_reg[11]_0[0]
    SLICE_X2Y141         LUT4 (Prop_lut4_I2_O)        0.299    13.727 r  nolabel_line58/nolabel_line44/vga5__77_carry__1_i_7/O
                         net (fo=1, routed)           0.000    13.727    nolabel_line58/nolabel_line44_n_113
    SLICE_X2Y141         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.260 r  nolabel_line58/vga5__77_carry__1/CO[3]
                         net (fo=6, routed)           0.939    15.199    nolabel_line58/nolabel_line44/x_counter_reg[10]_0[0]
    SLICE_X6Y140         LUT6 (Prop_lut6_I0_O)        0.124    15.323 r  nolabel_line58/nolabel_line44/vga[11]_i_12/O
                         net (fo=34, routed)          2.623    17.946    nolabel_line72/vga5__189[1]
    SLICE_X12Y125        LUT6 (Prop_lut6_I1_O)        0.124    18.070 r  nolabel_line72/vga[10]_i_57/O
                         net (fo=1, routed)           0.495    18.565    nolabel_line72/vga[10]_i_57_n_3
    SLICE_X13Y125        LUT5 (Prop_lut5_I1_O)        0.124    18.689 r  nolabel_line72/vga[10]_i_14/O
                         net (fo=1, routed)           1.154    19.843    nolabel_line72/nolabel_line58/vga2942_out
    SLICE_X13Y135        LUT4 (Prop_lut4_I1_O)        0.124    19.967 r  nolabel_line72/vga[10]_i_4/O
                         net (fo=1, routed)           0.827    20.794    nolabel_line72/vga[10]_i_4_n_3
    SLICE_X11Y135        LUT6 (Prop_lut6_I1_O)        0.124    20.918 r  nolabel_line72/vga[10]_i_2/O
                         net (fo=7, routed)           0.287    21.205    nolabel_line72/vga[10]_i_2_n_3
    SLICE_X11Y135        LUT5 (Prop_lut5_I1_O)        0.124    21.329 r  nolabel_line72/vga[5]_i_1/O
                         net (fo=1, routed)           0.000    21.329    nolabel_line58/snake_piece_is_display_reg[0]_3
    SLICE_X11Y135        FDRE                                         r  nolabel_line58/vga_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_my_clk_wiz_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    18.716    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.807 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=973, routed)         1.705    20.512    nolabel_line58/nolabel_line18/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711    16.801 r  nolabel_line58/nolabel_line18/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    18.719    nolabel_line58/nolabel_line18/inst/clk_out1_my_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.810 r  nolabel_line58/nolabel_line18/inst/clkout1_buf/O
                         net (fo=36, routed)          1.509    20.319    nolabel_line58/VGA_CLK[1]_0
    SLICE_X11Y135        FDRE                                         r  nolabel_line58/vga_reg[5]/C
                         clock pessimism              0.257    20.576    
                         clock uncertainty           -0.121    20.455    
    SLICE_X11Y135        FDRE (Setup_fdre_C_D)        0.031    20.486    nolabel_line58/vga_reg[5]
  -------------------------------------------------------------------
                         required time                         20.486    
                         arrival time                         -21.329    
  -------------------------------------------------------------------
                         slack                                 -0.843    

Slack (VIOLATED) :        -0.795ns  (required time - arrival time)
  Source:                 nolabel_line58/nolabel_line44/x_counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_my_clk_wiz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            nolabel_line58/vga_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_my_clk_wiz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_my_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_my_clk_wiz_1 rise@15.385ns - clk_out1_my_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        16.012ns  (logic 4.728ns (29.527%)  route 11.284ns (70.473%))
  Logic Levels:           16  (CARRY4=4 LUT3=2 LUT4=3 LUT5=4 LUT6=3)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 20.319 - 15.385 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_my_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=973, routed)         1.832     5.435    nolabel_line58/nolabel_line18/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939     1.496 r  nolabel_line58/nolabel_line18/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.508    nolabel_line58/nolabel_line18/inst/clk_out1_my_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.604 r  nolabel_line58/nolabel_line18/inst/clkout1_buf/O
                         net (fo=36, routed)          1.708     5.312    nolabel_line58/nolabel_line44/clk_out1
    SLICE_X2Y138         FDRE                                         r  nolabel_line58/nolabel_line44/x_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y138         FDRE (Prop_fdre_C_Q)         0.518     5.830 r  nolabel_line58/nolabel_line44/x_counter_reg[11]/Q
                         net (fo=20, routed)          1.506     7.336    nolabel_line58/nolabel_line44/x_counter[11]
    SLICE_X4Y138         LUT3 (Prop_lut3_I0_O)        0.152     7.488 r  nolabel_line58/nolabel_line44/vga5__1_carry__1_i_11/O
                         net (fo=2, routed)           0.594     8.081    nolabel_line58/nolabel_line44/vga5__1_carry__1_i_11_n_3
    SLICE_X4Y139         LUT5 (Prop_lut5_I1_O)        0.326     8.407 r  nolabel_line58/nolabel_line44/vga5__1_carry__2_i_4/O
                         net (fo=2, routed)           0.636     9.043    nolabel_line58/nolabel_line44/vga_reg[7]_0[0]
    SLICE_X3Y139         LUT5 (Prop_lut5_I0_O)        0.124     9.167 r  nolabel_line58/nolabel_line44/vga5__1_carry__2_i_8/O
                         net (fo=1, routed)           0.000     9.167    nolabel_line58/nolabel_line44_n_93
    SLICE_X3Y139         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     9.773 r  nolabel_line58/vga5__1_carry__2/O[3]
                         net (fo=17, routed)          1.019    10.792    nolabel_line58/vga5__1_carry__2_n_7
    SLICE_X4Y141         LUT3 (Prop_lut3_I1_O)        0.332    11.124 r  nolabel_line58/vga5__48_carry__0_i_3/O
                         net (fo=2, routed)           0.448    11.572    nolabel_line58/vga5__48_carry__0_i_3_n_3
    SLICE_X4Y141         LUT4 (Prop_lut4_I3_O)        0.326    11.898 r  nolabel_line58/vga5__48_carry__0_i_7/O
                         net (fo=1, routed)           0.000    11.898    nolabel_line58/vga5__48_carry__0_i_7_n_3
    SLICE_X4Y141         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.448 r  nolabel_line58/vga5__48_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.448    nolabel_line58/vga5__48_carry__0_n_3
    SLICE_X4Y142         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.670 r  nolabel_line58/vga5__48_carry__1/O[0]
                         net (fo=3, routed)           0.758    13.428    nolabel_line58/nolabel_line44/x_counter_reg[11]_0[0]
    SLICE_X2Y141         LUT4 (Prop_lut4_I2_O)        0.299    13.727 r  nolabel_line58/nolabel_line44/vga5__77_carry__1_i_7/O
                         net (fo=1, routed)           0.000    13.727    nolabel_line58/nolabel_line44_n_113
    SLICE_X2Y141         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.260 r  nolabel_line58/vga5__77_carry__1/CO[3]
                         net (fo=6, routed)           0.939    15.199    nolabel_line58/nolabel_line44/x_counter_reg[10]_0[0]
    SLICE_X6Y140         LUT6 (Prop_lut6_I0_O)        0.124    15.323 r  nolabel_line58/nolabel_line44/vga[11]_i_12/O
                         net (fo=34, routed)          2.623    17.946    nolabel_line72/vga5__189[1]
    SLICE_X12Y125        LUT6 (Prop_lut6_I1_O)        0.124    18.070 r  nolabel_line72/vga[10]_i_57/O
                         net (fo=1, routed)           0.495    18.565    nolabel_line72/vga[10]_i_57_n_3
    SLICE_X13Y125        LUT5 (Prop_lut5_I1_O)        0.124    18.689 r  nolabel_line72/vga[10]_i_14/O
                         net (fo=1, routed)           1.154    19.843    nolabel_line72/nolabel_line58/vga2942_out
    SLICE_X13Y135        LUT4 (Prop_lut4_I1_O)        0.124    19.967 r  nolabel_line72/vga[10]_i_4/O
                         net (fo=1, routed)           0.827    20.794    nolabel_line72/vga[10]_i_4_n_3
    SLICE_X11Y135        LUT6 (Prop_lut6_I1_O)        0.124    20.918 r  nolabel_line72/vga[10]_i_2/O
                         net (fo=7, routed)           0.287    21.205    nolabel_line72/vga[10]_i_2_n_3
    SLICE_X11Y135        LUT5 (Prop_lut5_I4_O)        0.120    21.325 r  nolabel_line72/vga[6]_i_1/O
                         net (fo=1, routed)           0.000    21.325    nolabel_line58/snake_piece_is_display_reg[0]_2
    SLICE_X11Y135        FDRE                                         r  nolabel_line58/vga_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_my_clk_wiz_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    18.716    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.807 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=973, routed)         1.705    20.512    nolabel_line58/nolabel_line18/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711    16.801 r  nolabel_line58/nolabel_line18/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    18.719    nolabel_line58/nolabel_line18/inst/clk_out1_my_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.810 r  nolabel_line58/nolabel_line18/inst/clkout1_buf/O
                         net (fo=36, routed)          1.509    20.319    nolabel_line58/VGA_CLK[1]_0
    SLICE_X11Y135        FDRE                                         r  nolabel_line58/vga_reg[6]/C
                         clock pessimism              0.257    20.576    
                         clock uncertainty           -0.121    20.455    
    SLICE_X11Y135        FDRE (Setup_fdre_C_D)        0.075    20.530    nolabel_line58/vga_reg[6]
  -------------------------------------------------------------------
                         required time                         20.530    
                         arrival time                         -21.325    
  -------------------------------------------------------------------
                         slack                                 -0.795    

Slack (MET) :             0.401ns  (required time - arrival time)
  Source:                 nolabel_line58/nolabel_line44/x_counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_my_clk_wiz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            nolabel_line58/vga_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_my_clk_wiz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_my_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_my_clk_wiz_1 rise@15.385ns - clk_out1_my_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        14.815ns  (logic 4.811ns (32.473%)  route 10.004ns (67.527%))
  Logic Levels:           15  (CARRY4=4 LUT3=3 LUT4=4 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns = ( 20.316 - 15.385 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_my_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=973, routed)         1.832     5.435    nolabel_line58/nolabel_line18/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939     1.496 r  nolabel_line58/nolabel_line18/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.508    nolabel_line58/nolabel_line18/inst/clk_out1_my_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.604 r  nolabel_line58/nolabel_line18/inst/clkout1_buf/O
                         net (fo=36, routed)          1.708     5.312    nolabel_line58/nolabel_line44/clk_out1
    SLICE_X2Y138         FDRE                                         r  nolabel_line58/nolabel_line44/x_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y138         FDRE (Prop_fdre_C_Q)         0.518     5.830 r  nolabel_line58/nolabel_line44/x_counter_reg[11]/Q
                         net (fo=20, routed)          1.506     7.336    nolabel_line58/nolabel_line44/x_counter[11]
    SLICE_X4Y138         LUT3 (Prop_lut3_I0_O)        0.152     7.488 r  nolabel_line58/nolabel_line44/vga5__1_carry__1_i_11/O
                         net (fo=2, routed)           0.594     8.081    nolabel_line58/nolabel_line44/vga5__1_carry__1_i_11_n_3
    SLICE_X4Y139         LUT5 (Prop_lut5_I1_O)        0.326     8.407 r  nolabel_line58/nolabel_line44/vga5__1_carry__2_i_4/O
                         net (fo=2, routed)           0.636     9.043    nolabel_line58/nolabel_line44/vga_reg[7]_0[0]
    SLICE_X3Y139         LUT5 (Prop_lut5_I0_O)        0.124     9.167 r  nolabel_line58/nolabel_line44/vga5__1_carry__2_i_8/O
                         net (fo=1, routed)           0.000     9.167    nolabel_line58/nolabel_line44_n_93
    SLICE_X3Y139         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     9.773 r  nolabel_line58/vga5__1_carry__2/O[3]
                         net (fo=17, routed)          1.019    10.792    nolabel_line58/vga5__1_carry__2_n_7
    SLICE_X4Y141         LUT3 (Prop_lut3_I1_O)        0.332    11.124 r  nolabel_line58/vga5__48_carry__0_i_3/O
                         net (fo=2, routed)           0.448    11.572    nolabel_line58/vga5__48_carry__0_i_3_n_3
    SLICE_X4Y141         LUT4 (Prop_lut4_I3_O)        0.326    11.898 r  nolabel_line58/vga5__48_carry__0_i_7/O
                         net (fo=1, routed)           0.000    11.898    nolabel_line58/vga5__48_carry__0_i_7_n_3
    SLICE_X4Y141         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.448 r  nolabel_line58/vga5__48_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.448    nolabel_line58/vga5__48_carry__0_n_3
    SLICE_X4Y142         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.670 r  nolabel_line58/vga5__48_carry__1/O[0]
                         net (fo=3, routed)           0.758    13.428    nolabel_line58/nolabel_line44/x_counter_reg[11]_0[0]
    SLICE_X2Y141         LUT4 (Prop_lut4_I2_O)        0.299    13.727 r  nolabel_line58/nolabel_line44/vga5__77_carry__1_i_7/O
                         net (fo=1, routed)           0.000    13.727    nolabel_line58/nolabel_line44_n_113
    SLICE_X2Y141         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.260 r  nolabel_line58/vga5__77_carry__1/CO[3]
                         net (fo=6, routed)           0.789    15.049    nolabel_line58/nolabel_line44/x_counter_reg[10]_0[0]
    SLICE_X3Y141         LUT3 (Prop_lut3_I0_O)        0.119    15.168 r  nolabel_line58/nolabel_line44/vga[11]_i_28/O
                         net (fo=8, routed)           0.367    15.535    nolabel_line58/nolabel_line44/vga[11]_i_28_n_3
    SLICE_X5Y141         LUT6 (Prop_lut6_I0_O)        0.332    15.867 r  nolabel_line58/nolabel_line44/vga[11]_i_14/O
                         net (fo=34, routed)          2.239    18.106    nolabel_line111/vga5__189[3]
    SLICE_X8Y127         LUT6 (Prop_lut6_I3_O)        0.124    18.230 r  nolabel_line111/vga[11]_i_5/O
                         net (fo=1, routed)           0.427    18.658    nolabel_line111/vga[11]_i_5_n_3
    SLICE_X8Y126         LUT4 (Prop_lut4_I0_O)        0.124    18.782 r  nolabel_line111/vga[11]_i_2/O
                         net (fo=10, routed)          1.222    20.004    nolabel_line111/vga168_out
    SLICE_X12Y135        LUT4 (Prop_lut4_I0_O)        0.124    20.128 r  nolabel_line111/vga[11]_i_1/O
                         net (fo=1, routed)           0.000    20.128    nolabel_line58/snake_piece_is_display_reg[0]
    SLICE_X12Y135        FDRE                                         r  nolabel_line58/vga_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_my_clk_wiz_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    18.716    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.807 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=973, routed)         1.705    20.512    nolabel_line58/nolabel_line18/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711    16.801 r  nolabel_line58/nolabel_line18/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    18.719    nolabel_line58/nolabel_line18/inst/clk_out1_my_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.810 r  nolabel_line58/nolabel_line18/inst/clkout1_buf/O
                         net (fo=36, routed)          1.506    20.316    nolabel_line58/VGA_CLK[1]_0
    SLICE_X12Y135        FDRE                                         r  nolabel_line58/vga_reg[11]/C
                         clock pessimism              0.257    20.573    
                         clock uncertainty           -0.121    20.452    
    SLICE_X12Y135        FDRE (Setup_fdre_C_D)        0.077    20.529    nolabel_line58/vga_reg[11]
  -------------------------------------------------------------------
                         required time                         20.529    
                         arrival time                         -20.128    
  -------------------------------------------------------------------
                         slack                                  0.401    

Slack (MET) :             0.418ns  (required time - arrival time)
  Source:                 nolabel_line58/nolabel_line44/x_counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_my_clk_wiz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            nolabel_line58/vga_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_my_clk_wiz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_my_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_my_clk_wiz_1 rise@15.385ns - clk_out1_my_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        14.839ns  (logic 4.835ns (32.582%)  route 10.004ns (67.418%))
  Logic Levels:           15  (CARRY4=4 LUT3=3 LUT4=4 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns = ( 20.316 - 15.385 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_my_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=973, routed)         1.832     5.435    nolabel_line58/nolabel_line18/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939     1.496 r  nolabel_line58/nolabel_line18/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.508    nolabel_line58/nolabel_line18/inst/clk_out1_my_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.604 r  nolabel_line58/nolabel_line18/inst/clkout1_buf/O
                         net (fo=36, routed)          1.708     5.312    nolabel_line58/nolabel_line44/clk_out1
    SLICE_X2Y138         FDRE                                         r  nolabel_line58/nolabel_line44/x_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y138         FDRE (Prop_fdre_C_Q)         0.518     5.830 r  nolabel_line58/nolabel_line44/x_counter_reg[11]/Q
                         net (fo=20, routed)          1.506     7.336    nolabel_line58/nolabel_line44/x_counter[11]
    SLICE_X4Y138         LUT3 (Prop_lut3_I0_O)        0.152     7.488 r  nolabel_line58/nolabel_line44/vga5__1_carry__1_i_11/O
                         net (fo=2, routed)           0.594     8.081    nolabel_line58/nolabel_line44/vga5__1_carry__1_i_11_n_3
    SLICE_X4Y139         LUT5 (Prop_lut5_I1_O)        0.326     8.407 r  nolabel_line58/nolabel_line44/vga5__1_carry__2_i_4/O
                         net (fo=2, routed)           0.636     9.043    nolabel_line58/nolabel_line44/vga_reg[7]_0[0]
    SLICE_X3Y139         LUT5 (Prop_lut5_I0_O)        0.124     9.167 r  nolabel_line58/nolabel_line44/vga5__1_carry__2_i_8/O
                         net (fo=1, routed)           0.000     9.167    nolabel_line58/nolabel_line44_n_93
    SLICE_X3Y139         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     9.773 r  nolabel_line58/vga5__1_carry__2/O[3]
                         net (fo=17, routed)          1.019    10.792    nolabel_line58/vga5__1_carry__2_n_7
    SLICE_X4Y141         LUT3 (Prop_lut3_I1_O)        0.332    11.124 r  nolabel_line58/vga5__48_carry__0_i_3/O
                         net (fo=2, routed)           0.448    11.572    nolabel_line58/vga5__48_carry__0_i_3_n_3
    SLICE_X4Y141         LUT4 (Prop_lut4_I3_O)        0.326    11.898 r  nolabel_line58/vga5__48_carry__0_i_7/O
                         net (fo=1, routed)           0.000    11.898    nolabel_line58/vga5__48_carry__0_i_7_n_3
    SLICE_X4Y141         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.448 r  nolabel_line58/vga5__48_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.448    nolabel_line58/vga5__48_carry__0_n_3
    SLICE_X4Y142         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.670 r  nolabel_line58/vga5__48_carry__1/O[0]
                         net (fo=3, routed)           0.758    13.428    nolabel_line58/nolabel_line44/x_counter_reg[11]_0[0]
    SLICE_X2Y141         LUT4 (Prop_lut4_I2_O)        0.299    13.727 r  nolabel_line58/nolabel_line44/vga5__77_carry__1_i_7/O
                         net (fo=1, routed)           0.000    13.727    nolabel_line58/nolabel_line44_n_113
    SLICE_X2Y141         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.260 r  nolabel_line58/vga5__77_carry__1/CO[3]
                         net (fo=6, routed)           0.789    15.049    nolabel_line58/nolabel_line44/x_counter_reg[10]_0[0]
    SLICE_X3Y141         LUT3 (Prop_lut3_I0_O)        0.119    15.168 r  nolabel_line58/nolabel_line44/vga[11]_i_28/O
                         net (fo=8, routed)           0.367    15.535    nolabel_line58/nolabel_line44/vga[11]_i_28_n_3
    SLICE_X5Y141         LUT6 (Prop_lut6_I0_O)        0.332    15.867 r  nolabel_line58/nolabel_line44/vga[11]_i_14/O
                         net (fo=34, routed)          2.239    18.106    nolabel_line111/vga5__189[3]
    SLICE_X8Y127         LUT6 (Prop_lut6_I3_O)        0.124    18.230 r  nolabel_line111/vga[11]_i_5/O
                         net (fo=1, routed)           0.427    18.658    nolabel_line111/vga[11]_i_5_n_3
    SLICE_X8Y126         LUT4 (Prop_lut4_I0_O)        0.124    18.782 r  nolabel_line111/vga[11]_i_2/O
                         net (fo=10, routed)          1.222    20.004    nolabel_line111/vga168_out
    SLICE_X12Y135        LUT4 (Prop_lut4_I0_O)        0.148    20.152 r  nolabel_line111/vga[3]_i_1/O
                         net (fo=1, routed)           0.000    20.152    nolabel_line58/snake_piece_is_display_reg[0]_4
    SLICE_X12Y135        FDRE                                         r  nolabel_line58/vga_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_my_clk_wiz_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    18.716    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.807 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=973, routed)         1.705    20.512    nolabel_line58/nolabel_line18/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711    16.801 r  nolabel_line58/nolabel_line18/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    18.719    nolabel_line58/nolabel_line18/inst/clk_out1_my_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.810 r  nolabel_line58/nolabel_line18/inst/clkout1_buf/O
                         net (fo=36, routed)          1.506    20.316    nolabel_line58/VGA_CLK[1]_0
    SLICE_X12Y135        FDRE                                         r  nolabel_line58/vga_reg[3]/C
                         clock pessimism              0.257    20.573    
                         clock uncertainty           -0.121    20.452    
    SLICE_X12Y135        FDRE (Setup_fdre_C_D)        0.118    20.570    nolabel_line58/vga_reg[3]
  -------------------------------------------------------------------
                         required time                         20.570    
                         arrival time                         -20.152    
  -------------------------------------------------------------------
                         slack                                  0.418    

Slack (MET) :             0.640ns  (required time - arrival time)
  Source:                 nolabel_line58/nolabel_line44/x_counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_my_clk_wiz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            nolabel_line58/vga_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_my_clk_wiz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_my_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_my_clk_wiz_1 rise@15.385ns - clk_out1_my_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        14.580ns  (logic 4.811ns (32.996%)  route 9.769ns (67.004%))
  Logic Levels:           15  (CARRY4=4 LUT3=3 LUT4=4 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns = ( 20.316 - 15.385 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_my_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=973, routed)         1.832     5.435    nolabel_line58/nolabel_line18/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939     1.496 r  nolabel_line58/nolabel_line18/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.508    nolabel_line58/nolabel_line18/inst/clk_out1_my_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.604 r  nolabel_line58/nolabel_line18/inst/clkout1_buf/O
                         net (fo=36, routed)          1.708     5.312    nolabel_line58/nolabel_line44/clk_out1
    SLICE_X2Y138         FDRE                                         r  nolabel_line58/nolabel_line44/x_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y138         FDRE (Prop_fdre_C_Q)         0.518     5.830 r  nolabel_line58/nolabel_line44/x_counter_reg[11]/Q
                         net (fo=20, routed)          1.506     7.336    nolabel_line58/nolabel_line44/x_counter[11]
    SLICE_X4Y138         LUT3 (Prop_lut3_I0_O)        0.152     7.488 r  nolabel_line58/nolabel_line44/vga5__1_carry__1_i_11/O
                         net (fo=2, routed)           0.594     8.081    nolabel_line58/nolabel_line44/vga5__1_carry__1_i_11_n_3
    SLICE_X4Y139         LUT5 (Prop_lut5_I1_O)        0.326     8.407 r  nolabel_line58/nolabel_line44/vga5__1_carry__2_i_4/O
                         net (fo=2, routed)           0.636     9.043    nolabel_line58/nolabel_line44/vga_reg[7]_0[0]
    SLICE_X3Y139         LUT5 (Prop_lut5_I0_O)        0.124     9.167 r  nolabel_line58/nolabel_line44/vga5__1_carry__2_i_8/O
                         net (fo=1, routed)           0.000     9.167    nolabel_line58/nolabel_line44_n_93
    SLICE_X3Y139         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     9.773 r  nolabel_line58/vga5__1_carry__2/O[3]
                         net (fo=17, routed)          1.019    10.792    nolabel_line58/vga5__1_carry__2_n_7
    SLICE_X4Y141         LUT3 (Prop_lut3_I1_O)        0.332    11.124 r  nolabel_line58/vga5__48_carry__0_i_3/O
                         net (fo=2, routed)           0.448    11.572    nolabel_line58/vga5__48_carry__0_i_3_n_3
    SLICE_X4Y141         LUT4 (Prop_lut4_I3_O)        0.326    11.898 r  nolabel_line58/vga5__48_carry__0_i_7/O
                         net (fo=1, routed)           0.000    11.898    nolabel_line58/vga5__48_carry__0_i_7_n_3
    SLICE_X4Y141         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.448 r  nolabel_line58/vga5__48_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.448    nolabel_line58/vga5__48_carry__0_n_3
    SLICE_X4Y142         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.670 r  nolabel_line58/vga5__48_carry__1/O[0]
                         net (fo=3, routed)           0.758    13.428    nolabel_line58/nolabel_line44/x_counter_reg[11]_0[0]
    SLICE_X2Y141         LUT4 (Prop_lut4_I2_O)        0.299    13.727 r  nolabel_line58/nolabel_line44/vga5__77_carry__1_i_7/O
                         net (fo=1, routed)           0.000    13.727    nolabel_line58/nolabel_line44_n_113
    SLICE_X2Y141         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.260 r  nolabel_line58/vga5__77_carry__1/CO[3]
                         net (fo=6, routed)           0.789    15.049    nolabel_line58/nolabel_line44/x_counter_reg[10]_0[0]
    SLICE_X3Y141         LUT3 (Prop_lut3_I0_O)        0.119    15.168 r  nolabel_line58/nolabel_line44/vga[11]_i_28/O
                         net (fo=8, routed)           0.367    15.535    nolabel_line58/nolabel_line44/vga[11]_i_28_n_3
    SLICE_X5Y141         LUT6 (Prop_lut6_I0_O)        0.332    15.867 r  nolabel_line58/nolabel_line44/vga[11]_i_14/O
                         net (fo=34, routed)          2.239    18.106    nolabel_line111/vga5__189[3]
    SLICE_X8Y127         LUT6 (Prop_lut6_I3_O)        0.124    18.230 f  nolabel_line111/vga[11]_i_5/O
                         net (fo=1, routed)           0.427    18.658    nolabel_line111/vga[11]_i_5_n_3
    SLICE_X8Y126         LUT4 (Prop_lut4_I0_O)        0.124    18.782 f  nolabel_line111/vga[11]_i_2/O
                         net (fo=10, routed)          0.987    19.769    nolabel_line58/nolabel_line44/vga168_out
    SLICE_X12Y135        LUT4 (Prop_lut4_I1_O)        0.124    19.893 r  nolabel_line58/nolabel_line44/vga[7]_i_1/O
                         net (fo=1, routed)           0.000    19.893    nolabel_line58/nolabel_line44_n_115
    SLICE_X12Y135        FDRE                                         r  nolabel_line58/vga_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_my_clk_wiz_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    18.716    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.807 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=973, routed)         1.705    20.512    nolabel_line58/nolabel_line18/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711    16.801 r  nolabel_line58/nolabel_line18/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    18.719    nolabel_line58/nolabel_line18/inst/clk_out1_my_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.810 r  nolabel_line58/nolabel_line18/inst/clkout1_buf/O
                         net (fo=36, routed)          1.506    20.316    nolabel_line58/VGA_CLK[1]_0
    SLICE_X12Y135        FDRE                                         r  nolabel_line58/vga_reg[7]/C
                         clock pessimism              0.257    20.573    
                         clock uncertainty           -0.121    20.452    
    SLICE_X12Y135        FDRE (Setup_fdre_C_D)        0.081    20.533    nolabel_line58/vga_reg[7]
  -------------------------------------------------------------------
                         required time                         20.533    
                         arrival time                         -19.893    
  -------------------------------------------------------------------
                         slack                                  0.640    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 nolabel_line58/nolabel_line44/y_counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_my_clk_wiz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            nolabel_line58/nolabel_line44/y_counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_my_clk_wiz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_my_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_my_clk_wiz_1 rise@0.000ns - clk_out1_my_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.226ns (66.090%)  route 0.116ns (33.910%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_my_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=973, routed)         0.629     1.549    nolabel_line58/nolabel_line18/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.233 r  nolabel_line58/nolabel_line18/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.896    nolabel_line58/nolabel_line18/inst/clk_out1_my_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  nolabel_line58/nolabel_line18/inst/clkout1_buf/O
                         net (fo=36, routed)          0.595     1.516    nolabel_line58/nolabel_line44/clk_out1
    SLICE_X5Y136         FDRE                                         r  nolabel_line58/nolabel_line44/y_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y136         FDRE (Prop_fdre_C_Q)         0.128     1.644 r  nolabel_line58/nolabel_line44/y_counter_reg[9]/Q
                         net (fo=14, routed)          0.116     1.760    nolabel_line58/nolabel_line44/y_counter[9]
    SLICE_X5Y136         LUT6 (Prop_lut6_I4_O)        0.098     1.858 r  nolabel_line58/nolabel_line44/y_counter[10]_i_2/O
                         net (fo=1, routed)           0.000     1.858    nolabel_line58/nolabel_line44/p_0_in[10]
    SLICE_X5Y136         FDRE                                         r  nolabel_line58/nolabel_line44/y_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_my_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=973, routed)         0.903     2.068    nolabel_line58/nolabel_line18/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.422 r  nolabel_line58/nolabel_line18/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.138    nolabel_line58/nolabel_line18/inst/clk_out1_my_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  nolabel_line58/nolabel_line18/inst/clkout1_buf/O
                         net (fo=36, routed)          0.864     2.032    nolabel_line58/nolabel_line44/clk_out1
    SLICE_X5Y136         FDRE                                         r  nolabel_line58/nolabel_line44/y_counter_reg[10]/C
                         clock pessimism             -0.515     1.516    
    SLICE_X5Y136         FDRE (Hold_fdre_C_D)         0.092     1.608    nolabel_line58/nolabel_line44/y_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 nolabel_line58/nolabel_line44/y_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_my_clk_wiz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            nolabel_line58/nolabel_line44/y_counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_my_clk_wiz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_my_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_my_clk_wiz_1 rise@0.000ns - clk_out1_my_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.186ns (49.917%)  route 0.187ns (50.083%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_my_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=973, routed)         0.629     1.549    nolabel_line58/nolabel_line18/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.233 r  nolabel_line58/nolabel_line18/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.896    nolabel_line58/nolabel_line18/inst/clk_out1_my_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  nolabel_line58/nolabel_line18/inst/clkout1_buf/O
                         net (fo=36, routed)          0.595     1.516    nolabel_line58/nolabel_line44/clk_out1
    SLICE_X5Y134         FDRE                                         r  nolabel_line58/nolabel_line44/y_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y134         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  nolabel_line58/nolabel_line44/y_counter_reg[0]/Q
                         net (fo=12, routed)          0.187     1.844    nolabel_line58/nolabel_line44/y_counter[0]
    SLICE_X5Y136         LUT2 (Prop_lut2_I0_O)        0.045     1.889 r  nolabel_line58/nolabel_line44/y_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     1.889    nolabel_line58/nolabel_line44/p_0_in[1]
    SLICE_X5Y136         FDRE                                         r  nolabel_line58/nolabel_line44/y_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_my_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=973, routed)         0.903     2.068    nolabel_line58/nolabel_line18/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.422 r  nolabel_line58/nolabel_line18/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.138    nolabel_line58/nolabel_line18/inst/clk_out1_my_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  nolabel_line58/nolabel_line18/inst/clkout1_buf/O
                         net (fo=36, routed)          0.864     2.032    nolabel_line58/nolabel_line44/clk_out1
    SLICE_X5Y136         FDRE                                         r  nolabel_line58/nolabel_line44/y_counter_reg[1]/C
                         clock pessimism             -0.500     1.531    
    SLICE_X5Y136         FDRE (Hold_fdre_C_D)         0.091     1.622    nolabel_line58/nolabel_line44/y_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 nolabel_line58/nolabel_line44/y_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_my_clk_wiz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            nolabel_line58/nolabel_line44/v_sync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_my_clk_wiz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_my_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_my_clk_wiz_1 rise@0.000ns - clk_out1_my_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.186ns (45.636%)  route 0.222ns (54.364%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_my_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=973, routed)         0.629     1.549    nolabel_line58/nolabel_line18/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.233 r  nolabel_line58/nolabel_line18/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.896    nolabel_line58/nolabel_line18/inst/clk_out1_my_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  nolabel_line58/nolabel_line18/inst/clkout1_buf/O
                         net (fo=36, routed)          0.595     1.516    nolabel_line58/nolabel_line44/clk_out1
    SLICE_X5Y136         FDRE                                         r  nolabel_line58/nolabel_line44/y_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y136         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  nolabel_line58/nolabel_line44/y_counter_reg[1]/Q
                         net (fo=12, routed)          0.222     1.879    nolabel_line58/nolabel_line44/y_counter[1]
    SLICE_X6Y136         LUT5 (Prop_lut5_I0_O)        0.045     1.924 r  nolabel_line58/nolabel_line44/v_sync_i_1/O
                         net (fo=1, routed)           0.000     1.924    nolabel_line58/nolabel_line44/v_sync_i_1_n_3
    SLICE_X6Y136         FDRE                                         r  nolabel_line58/nolabel_line44/v_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_my_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=973, routed)         0.903     2.068    nolabel_line58/nolabel_line18/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.422 r  nolabel_line58/nolabel_line18/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.138    nolabel_line58/nolabel_line18/inst/clk_out1_my_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  nolabel_line58/nolabel_line18/inst/clkout1_buf/O
                         net (fo=36, routed)          0.864     2.032    nolabel_line58/nolabel_line44/clk_out1
    SLICE_X6Y136         FDRE                                         r  nolabel_line58/nolabel_line44/v_sync_reg/C
                         clock pessimism             -0.500     1.531    
    SLICE_X6Y136         FDRE (Hold_fdre_C_D)         0.121     1.652    nolabel_line58/nolabel_line44/v_sync_reg
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           1.924    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 nolabel_line58/nolabel_line44/y_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_my_clk_wiz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            nolabel_line58/nolabel_line44/y_counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_my_clk_wiz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_my_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_my_clk_wiz_1 rise@0.000ns - clk_out1_my_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.923%)  route 0.179ns (49.077%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_my_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=973, routed)         0.629     1.549    nolabel_line58/nolabel_line18/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.233 r  nolabel_line58/nolabel_line18/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.896    nolabel_line58/nolabel_line18/inst/clk_out1_my_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  nolabel_line58/nolabel_line18/inst/clkout1_buf/O
                         net (fo=36, routed)          0.595     1.516    nolabel_line58/nolabel_line44/clk_out1
    SLICE_X5Y134         FDRE                                         r  nolabel_line58/nolabel_line44/y_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y134         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  nolabel_line58/nolabel_line44/y_counter_reg[0]/Q
                         net (fo=12, routed)          0.179     1.837    nolabel_line58/nolabel_line44/y_counter[0]
    SLICE_X5Y134         LUT6 (Prop_lut6_I2_O)        0.045     1.882 r  nolabel_line58/nolabel_line44/y_counter[5]_i_1/O
                         net (fo=1, routed)           0.000     1.882    nolabel_line58/nolabel_line44/p_0_in[5]
    SLICE_X5Y134         FDRE                                         r  nolabel_line58/nolabel_line44/y_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_my_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=973, routed)         0.903     2.068    nolabel_line58/nolabel_line18/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.422 r  nolabel_line58/nolabel_line18/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.138    nolabel_line58/nolabel_line18/inst/clk_out1_my_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  nolabel_line58/nolabel_line18/inst/clkout1_buf/O
                         net (fo=36, routed)          0.863     2.031    nolabel_line58/nolabel_line44/clk_out1
    SLICE_X5Y134         FDRE                                         r  nolabel_line58/nolabel_line44/y_counter_reg[5]/C
                         clock pessimism             -0.514     1.516    
    SLICE_X5Y134         FDRE (Hold_fdre_C_D)         0.092     1.608    nolabel_line58/nolabel_line44/y_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 nolabel_line58/nolabel_line44/x_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_my_clk_wiz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            nolabel_line58/nolabel_line44/x_counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_my_clk_wiz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_my_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_my_clk_wiz_1 rise@0.000ns - clk_out1_my_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.274ns (64.651%)  route 0.150ns (35.349%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_my_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=973, routed)         0.629     1.549    nolabel_line58/nolabel_line18/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.233 r  nolabel_line58/nolabel_line18/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.896    nolabel_line58/nolabel_line18/inst/clk_out1_my_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  nolabel_line58/nolabel_line18/inst/clkout1_buf/O
                         net (fo=36, routed)          0.596     1.517    nolabel_line58/nolabel_line44/clk_out1
    SLICE_X2Y136         FDRE                                         r  nolabel_line58/nolabel_line44/x_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y136         FDRE (Prop_fdre_C_Q)         0.164     1.681 r  nolabel_line58/nolabel_line44/x_counter_reg[2]/Q
                         net (fo=16, routed)          0.150     1.831    nolabel_line58/nolabel_line44/y_counter_reg[0]_0[2]
    SLICE_X2Y136         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.941 r  nolabel_line58/nolabel_line44/x_counter_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.941    nolabel_line58/nolabel_line44/x_counter_reg[0]_i_2_n_8
    SLICE_X2Y136         FDRE                                         r  nolabel_line58/nolabel_line44/x_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_my_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=973, routed)         0.903     2.068    nolabel_line58/nolabel_line18/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.422 r  nolabel_line58/nolabel_line18/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.138    nolabel_line58/nolabel_line18/inst/clk_out1_my_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  nolabel_line58/nolabel_line18/inst/clkout1_buf/O
                         net (fo=36, routed)          0.867     2.035    nolabel_line58/nolabel_line44/clk_out1
    SLICE_X2Y136         FDRE                                         r  nolabel_line58/nolabel_line44/x_counter_reg[2]/C
                         clock pessimism             -0.517     1.517    
    SLICE_X2Y136         FDRE (Hold_fdre_C_D)         0.134     1.651    nolabel_line58/nolabel_line44/x_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           1.941    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 nolabel_line58/nolabel_line44/y_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_my_clk_wiz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            nolabel_line58/nolabel_line44/y_counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_my_clk_wiz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_my_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_my_clk_wiz_1 rise@0.000ns - clk_out1_my_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.190ns (45.329%)  route 0.229ns (54.671%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_my_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=973, routed)         0.629     1.549    nolabel_line58/nolabel_line18/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.233 r  nolabel_line58/nolabel_line18/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.896    nolabel_line58/nolabel_line18/inst/clk_out1_my_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  nolabel_line58/nolabel_line18/inst/clkout1_buf/O
                         net (fo=36, routed)          0.595     1.516    nolabel_line58/nolabel_line44/clk_out1
    SLICE_X5Y135         FDRE                                         r  nolabel_line58/nolabel_line44/y_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y135         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  nolabel_line58/nolabel_line44/y_counter_reg[6]/Q
                         net (fo=17, routed)          0.229     1.887    nolabel_line58/nolabel_line44/Q[3]
    SLICE_X5Y136         LUT5 (Prop_lut5_I2_O)        0.049     1.936 r  nolabel_line58/nolabel_line44/y_counter[9]_i_1/O
                         net (fo=1, routed)           0.000     1.936    nolabel_line58/nolabel_line44/p_0_in[9]
    SLICE_X5Y136         FDRE                                         r  nolabel_line58/nolabel_line44/y_counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_my_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=973, routed)         0.903     2.068    nolabel_line58/nolabel_line18/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.422 r  nolabel_line58/nolabel_line18/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.138    nolabel_line58/nolabel_line18/inst/clk_out1_my_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  nolabel_line58/nolabel_line18/inst/clkout1_buf/O
                         net (fo=36, routed)          0.864     2.032    nolabel_line58/nolabel_line44/clk_out1
    SLICE_X5Y136         FDRE                                         r  nolabel_line58/nolabel_line44/y_counter_reg[9]/C
                         clock pessimism             -0.500     1.531    
    SLICE_X5Y136         FDRE (Hold_fdre_C_D)         0.107     1.638    nolabel_line58/nolabel_line44/y_counter_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.936    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 nolabel_line58/nolabel_line44/y_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_my_clk_wiz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            nolabel_line58/nolabel_line44/y_counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_my_clk_wiz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_my_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_my_clk_wiz_1 rise@0.000ns - clk_out1_my_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.186ns (44.802%)  route 0.229ns (55.198%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_my_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=973, routed)         0.629     1.549    nolabel_line58/nolabel_line18/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.233 r  nolabel_line58/nolabel_line18/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.896    nolabel_line58/nolabel_line18/inst/clk_out1_my_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  nolabel_line58/nolabel_line18/inst/clkout1_buf/O
                         net (fo=36, routed)          0.595     1.516    nolabel_line58/nolabel_line44/clk_out1
    SLICE_X5Y135         FDRE                                         r  nolabel_line58/nolabel_line44/y_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y135         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  nolabel_line58/nolabel_line44/y_counter_reg[6]/Q
                         net (fo=17, routed)          0.229     1.887    nolabel_line58/nolabel_line44/Q[3]
    SLICE_X5Y136         LUT4 (Prop_lut4_I0_O)        0.045     1.932 r  nolabel_line58/nolabel_line44/y_counter[8]_i_1/O
                         net (fo=1, routed)           0.000     1.932    nolabel_line58/nolabel_line44/p_0_in[8]
    SLICE_X5Y136         FDRE                                         r  nolabel_line58/nolabel_line44/y_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_my_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=973, routed)         0.903     2.068    nolabel_line58/nolabel_line18/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.422 r  nolabel_line58/nolabel_line18/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.138    nolabel_line58/nolabel_line18/inst/clk_out1_my_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  nolabel_line58/nolabel_line18/inst/clkout1_buf/O
                         net (fo=36, routed)          0.864     2.032    nolabel_line58/nolabel_line44/clk_out1
    SLICE_X5Y136         FDRE                                         r  nolabel_line58/nolabel_line44/y_counter_reg[8]/C
                         clock pessimism             -0.500     1.531    
    SLICE_X5Y136         FDRE (Hold_fdre_C_D)         0.092     1.623    nolabel_line58/nolabel_line44/y_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.932    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 nolabel_line58/nolabel_line44/x_counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_my_clk_wiz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            nolabel_line58/nolabel_line44/x_counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_my_clk_wiz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_my_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_my_clk_wiz_1 rise@0.000ns - clk_out1_my_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.274ns (61.132%)  route 0.174ns (38.868%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_my_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=973, routed)         0.629     1.549    nolabel_line58/nolabel_line18/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.233 r  nolabel_line58/nolabel_line18/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.896    nolabel_line58/nolabel_line18/inst/clk_out1_my_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  nolabel_line58/nolabel_line18/inst/clkout1_buf/O
                         net (fo=36, routed)          0.598     1.519    nolabel_line58/nolabel_line44/clk_out1
    SLICE_X2Y138         FDRE                                         r  nolabel_line58/nolabel_line44/x_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y138         FDRE (Prop_fdre_C_Q)         0.164     1.683 r  nolabel_line58/nolabel_line44/x_counter_reg[10]/Q
                         net (fo=18, routed)          0.174     1.858    nolabel_line58/nolabel_line44/x_counter[10]
    SLICE_X2Y138         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.968 r  nolabel_line58/nolabel_line44/x_counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.968    nolabel_line58/nolabel_line44/x_counter_reg[8]_i_1_n_8
    SLICE_X2Y138         FDRE                                         r  nolabel_line58/nolabel_line44/x_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_my_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=973, routed)         0.903     2.068    nolabel_line58/nolabel_line18/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.422 r  nolabel_line58/nolabel_line18/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.138    nolabel_line58/nolabel_line18/inst/clk_out1_my_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  nolabel_line58/nolabel_line18/inst/clkout1_buf/O
                         net (fo=36, routed)          0.871     2.038    nolabel_line58/nolabel_line44/clk_out1
    SLICE_X2Y138         FDRE                                         r  nolabel_line58/nolabel_line44/x_counter_reg[10]/C
                         clock pessimism             -0.518     1.519    
    SLICE_X2Y138         FDRE (Hold_fdre_C_D)         0.134     1.653    nolabel_line58/nolabel_line44/x_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.653    
                         arrival time                           1.968    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.326ns  (arrival time - required time)
  Source:                 nolabel_line58/nolabel_line44/x_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_my_clk_wiz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            nolabel_line58/nolabel_line44/x_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_my_clk_wiz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_my_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_my_clk_wiz_1 rise@0.000ns - clk_out1_my_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.310ns (67.418%)  route 0.150ns (32.582%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_my_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=973, routed)         0.629     1.549    nolabel_line58/nolabel_line18/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.233 r  nolabel_line58/nolabel_line18/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.896    nolabel_line58/nolabel_line18/inst/clk_out1_my_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  nolabel_line58/nolabel_line18/inst/clkout1_buf/O
                         net (fo=36, routed)          0.596     1.517    nolabel_line58/nolabel_line44/clk_out1
    SLICE_X2Y136         FDRE                                         r  nolabel_line58/nolabel_line44/x_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y136         FDRE (Prop_fdre_C_Q)         0.164     1.681 r  nolabel_line58/nolabel_line44/x_counter_reg[2]/Q
                         net (fo=16, routed)          0.150     1.831    nolabel_line58/nolabel_line44/y_counter_reg[0]_0[2]
    SLICE_X2Y136         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.977 r  nolabel_line58/nolabel_line44/x_counter_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.977    nolabel_line58/nolabel_line44/x_counter_reg[0]_i_2_n_7
    SLICE_X2Y136         FDRE                                         r  nolabel_line58/nolabel_line44/x_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_my_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=973, routed)         0.903     2.068    nolabel_line58/nolabel_line18/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.422 r  nolabel_line58/nolabel_line18/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.138    nolabel_line58/nolabel_line18/inst/clk_out1_my_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  nolabel_line58/nolabel_line18/inst/clkout1_buf/O
                         net (fo=36, routed)          0.867     2.035    nolabel_line58/nolabel_line44/clk_out1
    SLICE_X2Y136         FDRE                                         r  nolabel_line58/nolabel_line44/x_counter_reg[3]/C
                         clock pessimism             -0.517     1.517    
    SLICE_X2Y136         FDRE (Hold_fdre_C_D)         0.134     1.651    nolabel_line58/nolabel_line44/x_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           1.977    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.333ns  (arrival time - required time)
  Source:                 nolabel_line58/nolabel_line44/y_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_my_clk_wiz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            nolabel_line58/nolabel_line44/y_counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_my_clk_wiz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_my_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_my_clk_wiz_1 rise@0.000ns - clk_out1_my_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.186ns (43.860%)  route 0.238ns (56.140%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_my_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=973, routed)         0.629     1.549    nolabel_line58/nolabel_line18/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.233 r  nolabel_line58/nolabel_line18/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.896    nolabel_line58/nolabel_line18/inst/clk_out1_my_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  nolabel_line58/nolabel_line18/inst/clkout1_buf/O
                         net (fo=36, routed)          0.595     1.516    nolabel_line58/nolabel_line44/clk_out1
    SLICE_X5Y135         FDRE                                         r  nolabel_line58/nolabel_line44/y_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y135         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  nolabel_line58/nolabel_line44/y_counter_reg[6]/Q
                         net (fo=17, routed)          0.238     1.896    nolabel_line58/nolabel_line44/Q[3]
    SLICE_X5Y135         LUT2 (Prop_lut2_I1_O)        0.045     1.941 r  nolabel_line58/nolabel_line44/y_counter[6]_i_1/O
                         net (fo=1, routed)           0.000     1.941    nolabel_line58/nolabel_line44/p_0_in[6]
    SLICE_X5Y135         FDRE                                         r  nolabel_line58/nolabel_line44/y_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_my_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=973, routed)         0.903     2.068    nolabel_line58/nolabel_line18/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.422 r  nolabel_line58/nolabel_line18/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.138    nolabel_line58/nolabel_line18/inst/clk_out1_my_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  nolabel_line58/nolabel_line18/inst/clkout1_buf/O
                         net (fo=36, routed)          0.864     2.032    nolabel_line58/nolabel_line44/clk_out1
    SLICE_X5Y135         FDRE                                         r  nolabel_line58/nolabel_line44/y_counter_reg[6]/C
                         clock pessimism             -0.515     1.516    
    SLICE_X5Y135         FDRE (Hold_fdre_C_D)         0.091     1.607    nolabel_line58/nolabel_line44/y_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.941    
  -------------------------------------------------------------------
                         slack                                  0.333    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_my_clk_wiz_1
Waveform(ns):       { 0.000 7.692 }
Period(ns):         15.385
Sources:            { nolabel_line58/nolabel_line18/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         15.385      13.229     BUFGCTRL_X0Y0   nolabel_line58/nolabel_line18/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         15.385      14.136     PLLE2_ADV_X0Y0  nolabel_line58/nolabel_line18/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            1.000         15.385      14.385     SLICE_X3Y141    nolabel_line58/nolabel_line44/h_sync_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         15.385      14.385     SLICE_X8Y136    nolabel_line58/nolabel_line44/in_display_area_reg_inv/C
Min Period        n/a     FDRE/C             n/a            1.000         15.385      14.385     SLICE_X6Y136    nolabel_line58/nolabel_line44/v_sync_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         15.385      14.385     SLICE_X2Y136    nolabel_line58/nolabel_line44/x_counter_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         15.385      14.385     SLICE_X2Y138    nolabel_line58/nolabel_line44/x_counter_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         15.385      14.385     SLICE_X2Y138    nolabel_line58/nolabel_line44/x_counter_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         15.385      14.385     SLICE_X2Y136    nolabel_line58/nolabel_line44/x_counter_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         15.385      14.385     SLICE_X2Y136    nolabel_line58/nolabel_line44/x_counter_reg[2]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       15.385      144.615    PLLE2_ADV_X0Y0  nolabel_line58/nolabel_line18/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C             n/a            0.500         7.692       7.192      SLICE_X3Y141    nolabel_line58/nolabel_line44/h_sync_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         7.692       7.192      SLICE_X8Y136    nolabel_line58/nolabel_line44/in_display_area_reg_inv/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         7.692       7.192      SLICE_X8Y136    nolabel_line58/nolabel_line44/in_display_area_reg_inv/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         7.692       7.192      SLICE_X6Y136    nolabel_line58/nolabel_line44/v_sync_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         7.692       7.192      SLICE_X2Y136    nolabel_line58/nolabel_line44/x_counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         7.692       7.192      SLICE_X2Y136    nolabel_line58/nolabel_line44/x_counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         7.692       7.192      SLICE_X2Y138    nolabel_line58/nolabel_line44/x_counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         7.692       7.192      SLICE_X2Y138    nolabel_line58/nolabel_line44/x_counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         7.692       7.192      SLICE_X2Y136    nolabel_line58/nolabel_line44/x_counter_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         7.692       7.192      SLICE_X2Y136    nolabel_line58/nolabel_line44/x_counter_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         7.692       7.192      SLICE_X8Y136    nolabel_line58/nolabel_line44/in_display_area_reg_inv/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         7.692       7.192      SLICE_X6Y136    nolabel_line58/nolabel_line44/v_sync_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         7.692       7.192      SLICE_X5Y136    nolabel_line58/nolabel_line44/y_counter_reg[10]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         7.692       7.192      SLICE_X5Y136    nolabel_line58/nolabel_line44/y_counter_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         7.692       7.192      SLICE_X5Y135    nolabel_line58/nolabel_line44/y_counter_reg[6]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         7.692       7.192      SLICE_X5Y135    nolabel_line58/nolabel_line44/y_counter_reg[7]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         7.692       7.192      SLICE_X5Y136    nolabel_line58/nolabel_line44/y_counter_reg[8]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         7.692       7.192      SLICE_X5Y136    nolabel_line58/nolabel_line44/y_counter_reg[9]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         7.692       7.192      SLICE_X11Y135   nolabel_line58/vga_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         7.692       7.192      SLICE_X11Y135   nolabel_line58/vga_reg[10]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_my_clk_wiz_1
  To Clock:  clkfbout_my_clk_wiz_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       12.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_my_clk_wiz_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { nolabel_line58/nolabel_line18/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y1   nolabel_line58/nolabel_line18/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     PLLE2_ADV_X0Y0  nolabel_line58/nolabel_line18/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     PLLE2_ADV_X0Y0  nolabel_line58/nolabel_line18/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        40.000      12.633     PLLE2_ADV_X0Y0  nolabel_line58/nolabel_line18/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       40.000      120.000    PLLE2_ADV_X0Y0  nolabel_line58/nolabel_line18/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  clk_out1_my_clk_wiz_1

Setup :           10  Failing Endpoints,  Worst Slack       -5.092ns,  Total Violation      -46.886ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.141ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.092ns  (required time - arrival time)
  Source:                 nolabel_line72/snake_x_reg[10][3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line58/vga_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_my_clk_wiz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_my_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out1_my_clk_wiz_1 rise@30.769ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        5.342ns  (logic 1.262ns (23.624%)  route 4.080ns (76.376%))
  Logic Levels:           6  (LUT5=1 LUT6=5)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 35.703 - 30.769 ) 
    Source Clock Delay      (SCD):    5.302ns = ( 35.302 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.362ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=973, routed)         1.700    35.302    nolabel_line72/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y133         FDRE                                         r  nolabel_line72/snake_x_reg[10][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y133         FDRE (Prop_fdre_C_Q)         0.518    35.820 r  nolabel_line72/snake_x_reg[10][3]/Q
                         net (fo=3, routed)           0.775    36.595    nolabel_line58/nolabel_line44/snake_x_temp[1]
    SLICE_X5Y139         LUT6 (Prop_lut6_I0_O)        0.124    36.719 f  nolabel_line58/nolabel_line44/vga[10]_i_152/O
                         net (fo=1, routed)           1.363    38.082    nolabel_line72/snake_x_reg[10][3]_0
    SLICE_X8Y131         LUT6 (Prop_lut6_I1_O)        0.124    38.206 r  nolabel_line72/vga[10]_i_82/O
                         net (fo=1, routed)           0.501    38.707    nolabel_line72/nolabel_line58/vga2523_out
    SLICE_X9Y131         LUT6 (Prop_lut6_I1_O)        0.124    38.831 r  nolabel_line72/vga[10]_i_20/O
                         net (fo=1, routed)           0.454    39.285    nolabel_line72/vga[10]_i_20_n_3
    SLICE_X11Y131        LUT6 (Prop_lut6_I3_O)        0.124    39.409 r  nolabel_line72/vga[10]_i_5/O
                         net (fo=1, routed)           0.548    39.957    nolabel_line72/vga[10]_i_5_n_3
    SLICE_X11Y135        LUT6 (Prop_lut6_I2_O)        0.124    40.081 r  nolabel_line72/vga[10]_i_2/O
                         net (fo=7, routed)           0.439    40.520    nolabel_line72/vga[10]_i_2_n_3
    SLICE_X11Y135        LUT5 (Prop_lut5_I2_O)        0.124    40.644 r  nolabel_line72/vga[10]_i_1/O
                         net (fo=1, routed)           0.000    40.644    nolabel_line58/snake_piece_is_display_reg[0]_0
    SLICE_X11Y135        FDRE                                         r  nolabel_line58/vga_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_my_clk_wiz_1 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.769    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    34.100    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    34.191 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=973, routed)         1.705    35.896    nolabel_line58/nolabel_line18/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711    32.185 r  nolabel_line58/nolabel_line18/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    34.103    nolabel_line58/nolabel_line18/inst/clk_out1_my_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.194 r  nolabel_line58/nolabel_line18/inst/clkout1_buf/O
                         net (fo=36, routed)          1.509    35.703    nolabel_line58/VGA_CLK[1]_0
    SLICE_X11Y135        FDRE                                         r  nolabel_line58/vga_reg[10]/C
                         clock pessimism              0.180    35.883    
                         clock uncertainty           -0.362    35.521    
    SLICE_X11Y135        FDRE (Setup_fdre_C_D)        0.031    35.552    nolabel_line58/vga_reg[10]
  -------------------------------------------------------------------
                         required time                         35.552    
                         arrival time                         -40.644    
  -------------------------------------------------------------------
                         slack                                 -5.092    

Slack (VIOLATED) :        -5.090ns  (required time - arrival time)
  Source:                 nolabel_line72/snake_x_reg[10][3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line58/vga_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_my_clk_wiz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_my_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out1_my_clk_wiz_1 rise@30.769ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        5.338ns  (logic 1.262ns (23.641%)  route 4.076ns (76.358%))
  Logic Levels:           6  (LUT5=1 LUT6=5)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 35.703 - 30.769 ) 
    Source Clock Delay      (SCD):    5.302ns = ( 35.302 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.362ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=973, routed)         1.700    35.302    nolabel_line72/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y133         FDRE                                         r  nolabel_line72/snake_x_reg[10][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y133         FDRE (Prop_fdre_C_Q)         0.518    35.820 r  nolabel_line72/snake_x_reg[10][3]/Q
                         net (fo=3, routed)           0.775    36.595    nolabel_line58/nolabel_line44/snake_x_temp[1]
    SLICE_X5Y139         LUT6 (Prop_lut6_I0_O)        0.124    36.719 f  nolabel_line58/nolabel_line44/vga[10]_i_152/O
                         net (fo=1, routed)           1.363    38.082    nolabel_line72/snake_x_reg[10][3]_0
    SLICE_X8Y131         LUT6 (Prop_lut6_I1_O)        0.124    38.206 r  nolabel_line72/vga[10]_i_82/O
                         net (fo=1, routed)           0.501    38.707    nolabel_line72/nolabel_line58/vga2523_out
    SLICE_X9Y131         LUT6 (Prop_lut6_I1_O)        0.124    38.831 r  nolabel_line72/vga[10]_i_20/O
                         net (fo=1, routed)           0.454    39.285    nolabel_line72/vga[10]_i_20_n_3
    SLICE_X11Y131        LUT6 (Prop_lut6_I3_O)        0.124    39.409 r  nolabel_line72/vga[10]_i_5/O
                         net (fo=1, routed)           0.548    39.957    nolabel_line72/vga[10]_i_5_n_3
    SLICE_X11Y135        LUT6 (Prop_lut6_I2_O)        0.124    40.081 r  nolabel_line72/vga[10]_i_2/O
                         net (fo=7, routed)           0.435    40.516    nolabel_line72/vga[10]_i_2_n_3
    SLICE_X11Y135        LUT5 (Prop_lut5_I2_O)        0.124    40.640 r  nolabel_line72/vga[0]_i_1/O
                         net (fo=1, routed)           0.000    40.640    nolabel_line58/snake_piece_is_display_reg[0]_7
    SLICE_X11Y135        FDRE                                         r  nolabel_line58/vga_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_my_clk_wiz_1 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.769    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    34.100    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    34.191 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=973, routed)         1.705    35.896    nolabel_line58/nolabel_line18/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711    32.185 r  nolabel_line58/nolabel_line18/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    34.103    nolabel_line58/nolabel_line18/inst/clk_out1_my_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.194 r  nolabel_line58/nolabel_line18/inst/clkout1_buf/O
                         net (fo=36, routed)          1.509    35.703    nolabel_line58/VGA_CLK[1]_0
    SLICE_X11Y135        FDRE                                         r  nolabel_line58/vga_reg[0]/C
                         clock pessimism              0.180    35.883    
                         clock uncertainty           -0.362    35.521    
    SLICE_X11Y135        FDRE (Setup_fdre_C_D)        0.029    35.550    nolabel_line58/vga_reg[0]
  -------------------------------------------------------------------
                         required time                         35.550    
                         arrival time                         -40.640    
  -------------------------------------------------------------------
                         slack                                 -5.090    

Slack (VIOLATED) :        -5.073ns  (required time - arrival time)
  Source:                 nolabel_line72/snake_x_reg[10][3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line58/vga_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_my_clk_wiz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_my_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out1_my_clk_wiz_1 rise@30.769ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        5.368ns  (logic 1.262ns (23.510%)  route 4.106ns (76.490%))
  Logic Levels:           6  (LUT5=1 LUT6=5)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns = ( 35.700 - 30.769 ) 
    Source Clock Delay      (SCD):    5.302ns = ( 35.302 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.362ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=973, routed)         1.700    35.302    nolabel_line72/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y133         FDRE                                         r  nolabel_line72/snake_x_reg[10][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y133         FDRE (Prop_fdre_C_Q)         0.518    35.820 r  nolabel_line72/snake_x_reg[10][3]/Q
                         net (fo=3, routed)           0.775    36.595    nolabel_line58/nolabel_line44/snake_x_temp[1]
    SLICE_X5Y139         LUT6 (Prop_lut6_I0_O)        0.124    36.719 f  nolabel_line58/nolabel_line44/vga[10]_i_152/O
                         net (fo=1, routed)           1.363    38.082    nolabel_line72/snake_x_reg[10][3]_0
    SLICE_X8Y131         LUT6 (Prop_lut6_I1_O)        0.124    38.206 r  nolabel_line72/vga[10]_i_82/O
                         net (fo=1, routed)           0.501    38.707    nolabel_line72/nolabel_line58/vga2523_out
    SLICE_X9Y131         LUT6 (Prop_lut6_I1_O)        0.124    38.831 r  nolabel_line72/vga[10]_i_20/O
                         net (fo=1, routed)           0.454    39.285    nolabel_line72/vga[10]_i_20_n_3
    SLICE_X11Y131        LUT6 (Prop_lut6_I3_O)        0.124    39.409 r  nolabel_line72/vga[10]_i_5/O
                         net (fo=1, routed)           0.548    39.957    nolabel_line72/vga[10]_i_5_n_3
    SLICE_X11Y135        LUT6 (Prop_lut6_I2_O)        0.124    40.081 r  nolabel_line72/vga[10]_i_2/O
                         net (fo=7, routed)           0.465    40.546    nolabel_line72/vga[10]_i_2_n_3
    SLICE_X12Y135        LUT5 (Prop_lut5_I1_O)        0.124    40.670 r  nolabel_line72/vga[1]_i_1/O
                         net (fo=1, routed)           0.000    40.670    nolabel_line58/snake_piece_is_display_reg[0]_6
    SLICE_X12Y135        FDRE                                         r  nolabel_line58/vga_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_my_clk_wiz_1 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.769    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    34.100    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    34.191 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=973, routed)         1.705    35.896    nolabel_line58/nolabel_line18/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711    32.185 r  nolabel_line58/nolabel_line18/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    34.103    nolabel_line58/nolabel_line18/inst/clk_out1_my_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.194 r  nolabel_line58/nolabel_line18/inst/clkout1_buf/O
                         net (fo=36, routed)          1.506    35.700    nolabel_line58/VGA_CLK[1]_0
    SLICE_X12Y135        FDRE                                         r  nolabel_line58/vga_reg[1]/C
                         clock pessimism              0.180    35.880    
                         clock uncertainty           -0.362    35.518    
    SLICE_X12Y135        FDRE (Setup_fdre_C_D)        0.079    35.597    nolabel_line58/vga_reg[1]
  -------------------------------------------------------------------
                         required time                         35.597    
                         arrival time                         -40.670    
  -------------------------------------------------------------------
                         slack                                 -5.073    

Slack (VIOLATED) :        -5.043ns  (required time - arrival time)
  Source:                 nolabel_line72/snake_x_reg[10][3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line58/vga_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_my_clk_wiz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_my_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out1_my_clk_wiz_1 rise@30.769ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        5.337ns  (logic 1.257ns (23.552%)  route 4.080ns (76.448%))
  Logic Levels:           6  (LUT5=1 LUT6=5)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 35.703 - 30.769 ) 
    Source Clock Delay      (SCD):    5.302ns = ( 35.302 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.362ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=973, routed)         1.700    35.302    nolabel_line72/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y133         FDRE                                         r  nolabel_line72/snake_x_reg[10][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y133         FDRE (Prop_fdre_C_Q)         0.518    35.820 r  nolabel_line72/snake_x_reg[10][3]/Q
                         net (fo=3, routed)           0.775    36.595    nolabel_line58/nolabel_line44/snake_x_temp[1]
    SLICE_X5Y139         LUT6 (Prop_lut6_I0_O)        0.124    36.719 f  nolabel_line58/nolabel_line44/vga[10]_i_152/O
                         net (fo=1, routed)           1.363    38.082    nolabel_line72/snake_x_reg[10][3]_0
    SLICE_X8Y131         LUT6 (Prop_lut6_I1_O)        0.124    38.206 r  nolabel_line72/vga[10]_i_82/O
                         net (fo=1, routed)           0.501    38.707    nolabel_line72/nolabel_line58/vga2523_out
    SLICE_X9Y131         LUT6 (Prop_lut6_I1_O)        0.124    38.831 r  nolabel_line72/vga[10]_i_20/O
                         net (fo=1, routed)           0.454    39.285    nolabel_line72/vga[10]_i_20_n_3
    SLICE_X11Y131        LUT6 (Prop_lut6_I3_O)        0.124    39.409 r  nolabel_line72/vga[10]_i_5/O
                         net (fo=1, routed)           0.548    39.957    nolabel_line72/vga[10]_i_5_n_3
    SLICE_X11Y135        LUT6 (Prop_lut6_I2_O)        0.124    40.081 r  nolabel_line72/vga[10]_i_2/O
                         net (fo=7, routed)           0.439    40.520    nolabel_line72/vga[10]_i_2_n_3
    SLICE_X11Y135        LUT5 (Prop_lut5_I2_O)        0.119    40.639 r  nolabel_line72/vga[9]_i_1/O
                         net (fo=1, routed)           0.000    40.639    nolabel_line58/snake_piece_is_display_reg[0]_1
    SLICE_X11Y135        FDRE                                         r  nolabel_line58/vga_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_my_clk_wiz_1 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.769    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    34.100    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    34.191 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=973, routed)         1.705    35.896    nolabel_line58/nolabel_line18/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711    32.185 r  nolabel_line58/nolabel_line18/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    34.103    nolabel_line58/nolabel_line18/inst/clk_out1_my_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.194 r  nolabel_line58/nolabel_line18/inst/clkout1_buf/O
                         net (fo=36, routed)          1.509    35.703    nolabel_line58/VGA_CLK[1]_0
    SLICE_X11Y135        FDRE                                         r  nolabel_line58/vga_reg[9]/C
                         clock pessimism              0.180    35.883    
                         clock uncertainty           -0.362    35.521    
    SLICE_X11Y135        FDRE (Setup_fdre_C_D)        0.075    35.596    nolabel_line58/vga_reg[9]
  -------------------------------------------------------------------
                         required time                         35.596    
                         arrival time                         -40.639    
  -------------------------------------------------------------------
                         slack                                 -5.043    

Slack (VIOLATED) :        -5.027ns  (required time - arrival time)
  Source:                 nolabel_line72/snake_x_reg[10][3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line58/vga_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_my_clk_wiz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_my_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out1_my_clk_wiz_1 rise@30.769ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        5.361ns  (logic 1.255ns (23.410%)  route 4.106ns (76.590%))
  Logic Levels:           6  (LUT5=1 LUT6=5)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns = ( 35.700 - 30.769 ) 
    Source Clock Delay      (SCD):    5.302ns = ( 35.302 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.362ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=973, routed)         1.700    35.302    nolabel_line72/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y133         FDRE                                         r  nolabel_line72/snake_x_reg[10][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y133         FDRE (Prop_fdre_C_Q)         0.518    35.820 r  nolabel_line72/snake_x_reg[10][3]/Q
                         net (fo=3, routed)           0.775    36.595    nolabel_line58/nolabel_line44/snake_x_temp[1]
    SLICE_X5Y139         LUT6 (Prop_lut6_I0_O)        0.124    36.719 f  nolabel_line58/nolabel_line44/vga[10]_i_152/O
                         net (fo=1, routed)           1.363    38.082    nolabel_line72/snake_x_reg[10][3]_0
    SLICE_X8Y131         LUT6 (Prop_lut6_I1_O)        0.124    38.206 r  nolabel_line72/vga[10]_i_82/O
                         net (fo=1, routed)           0.501    38.707    nolabel_line72/nolabel_line58/vga2523_out
    SLICE_X9Y131         LUT6 (Prop_lut6_I1_O)        0.124    38.831 r  nolabel_line72/vga[10]_i_20/O
                         net (fo=1, routed)           0.454    39.285    nolabel_line72/vga[10]_i_20_n_3
    SLICE_X11Y131        LUT6 (Prop_lut6_I3_O)        0.124    39.409 r  nolabel_line72/vga[10]_i_5/O
                         net (fo=1, routed)           0.548    39.957    nolabel_line72/vga[10]_i_5_n_3
    SLICE_X11Y135        LUT6 (Prop_lut6_I2_O)        0.124    40.081 r  nolabel_line72/vga[10]_i_2/O
                         net (fo=7, routed)           0.465    40.546    nolabel_line72/vga[10]_i_2_n_3
    SLICE_X12Y135        LUT5 (Prop_lut5_I2_O)        0.117    40.663 r  nolabel_line72/vga[2]_i_1/O
                         net (fo=1, routed)           0.000    40.663    nolabel_line58/snake_piece_is_display_reg[0]_5
    SLICE_X12Y135        FDRE                                         r  nolabel_line58/vga_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_my_clk_wiz_1 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.769    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    34.100    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    34.191 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=973, routed)         1.705    35.896    nolabel_line58/nolabel_line18/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711    32.185 r  nolabel_line58/nolabel_line18/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    34.103    nolabel_line58/nolabel_line18/inst/clk_out1_my_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.194 r  nolabel_line58/nolabel_line18/inst/clkout1_buf/O
                         net (fo=36, routed)          1.506    35.700    nolabel_line58/VGA_CLK[1]_0
    SLICE_X12Y135        FDRE                                         r  nolabel_line58/vga_reg[2]/C
                         clock pessimism              0.180    35.880    
                         clock uncertainty           -0.362    35.518    
    SLICE_X12Y135        FDRE (Setup_fdre_C_D)        0.118    35.636    nolabel_line58/vga_reg[2]
  -------------------------------------------------------------------
                         required time                         35.636    
                         arrival time                         -40.663    
  -------------------------------------------------------------------
                         slack                                 -5.027    

Slack (VIOLATED) :        -4.940ns  (required time - arrival time)
  Source:                 nolabel_line72/snake_x_reg[10][3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line58/vga_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_my_clk_wiz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_my_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out1_my_clk_wiz_1 rise@30.769ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        5.190ns  (logic 1.262ns (24.316%)  route 3.928ns (75.684%))
  Logic Levels:           6  (LUT5=1 LUT6=5)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 35.703 - 30.769 ) 
    Source Clock Delay      (SCD):    5.302ns = ( 35.302 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.362ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=973, routed)         1.700    35.302    nolabel_line72/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y133         FDRE                                         r  nolabel_line72/snake_x_reg[10][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y133         FDRE (Prop_fdre_C_Q)         0.518    35.820 r  nolabel_line72/snake_x_reg[10][3]/Q
                         net (fo=3, routed)           0.775    36.595    nolabel_line58/nolabel_line44/snake_x_temp[1]
    SLICE_X5Y139         LUT6 (Prop_lut6_I0_O)        0.124    36.719 f  nolabel_line58/nolabel_line44/vga[10]_i_152/O
                         net (fo=1, routed)           1.363    38.082    nolabel_line72/snake_x_reg[10][3]_0
    SLICE_X8Y131         LUT6 (Prop_lut6_I1_O)        0.124    38.206 r  nolabel_line72/vga[10]_i_82/O
                         net (fo=1, routed)           0.501    38.707    nolabel_line72/nolabel_line58/vga2523_out
    SLICE_X9Y131         LUT6 (Prop_lut6_I1_O)        0.124    38.831 r  nolabel_line72/vga[10]_i_20/O
                         net (fo=1, routed)           0.454    39.285    nolabel_line72/vga[10]_i_20_n_3
    SLICE_X11Y131        LUT6 (Prop_lut6_I3_O)        0.124    39.409 r  nolabel_line72/vga[10]_i_5/O
                         net (fo=1, routed)           0.548    39.957    nolabel_line72/vga[10]_i_5_n_3
    SLICE_X11Y135        LUT6 (Prop_lut6_I2_O)        0.124    40.081 r  nolabel_line72/vga[10]_i_2/O
                         net (fo=7, routed)           0.287    40.368    nolabel_line72/vga[10]_i_2_n_3
    SLICE_X11Y135        LUT5 (Prop_lut5_I1_O)        0.124    40.492 r  nolabel_line72/vga[5]_i_1/O
                         net (fo=1, routed)           0.000    40.492    nolabel_line58/snake_piece_is_display_reg[0]_3
    SLICE_X11Y135        FDRE                                         r  nolabel_line58/vga_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_my_clk_wiz_1 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.769    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    34.100    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    34.191 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=973, routed)         1.705    35.896    nolabel_line58/nolabel_line18/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711    32.185 r  nolabel_line58/nolabel_line18/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    34.103    nolabel_line58/nolabel_line18/inst/clk_out1_my_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.194 r  nolabel_line58/nolabel_line18/inst/clkout1_buf/O
                         net (fo=36, routed)          1.509    35.703    nolabel_line58/VGA_CLK[1]_0
    SLICE_X11Y135        FDRE                                         r  nolabel_line58/vga_reg[5]/C
                         clock pessimism              0.180    35.883    
                         clock uncertainty           -0.362    35.521    
    SLICE_X11Y135        FDRE (Setup_fdre_C_D)        0.031    35.552    nolabel_line58/vga_reg[5]
  -------------------------------------------------------------------
                         required time                         35.552    
                         arrival time                         -40.492    
  -------------------------------------------------------------------
                         slack                                 -4.940    

Slack (VIOLATED) :        -4.892ns  (required time - arrival time)
  Source:                 nolabel_line72/snake_x_reg[10][3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line58/vga_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_my_clk_wiz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_my_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out1_my_clk_wiz_1 rise@30.769ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        5.186ns  (logic 1.258ns (24.258%)  route 3.928ns (75.742%))
  Logic Levels:           6  (LUT5=1 LUT6=5)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 35.703 - 30.769 ) 
    Source Clock Delay      (SCD):    5.302ns = ( 35.302 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.362ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=973, routed)         1.700    35.302    nolabel_line72/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y133         FDRE                                         r  nolabel_line72/snake_x_reg[10][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y133         FDRE (Prop_fdre_C_Q)         0.518    35.820 r  nolabel_line72/snake_x_reg[10][3]/Q
                         net (fo=3, routed)           0.775    36.595    nolabel_line58/nolabel_line44/snake_x_temp[1]
    SLICE_X5Y139         LUT6 (Prop_lut6_I0_O)        0.124    36.719 f  nolabel_line58/nolabel_line44/vga[10]_i_152/O
                         net (fo=1, routed)           1.363    38.082    nolabel_line72/snake_x_reg[10][3]_0
    SLICE_X8Y131         LUT6 (Prop_lut6_I1_O)        0.124    38.206 r  nolabel_line72/vga[10]_i_82/O
                         net (fo=1, routed)           0.501    38.707    nolabel_line72/nolabel_line58/vga2523_out
    SLICE_X9Y131         LUT6 (Prop_lut6_I1_O)        0.124    38.831 r  nolabel_line72/vga[10]_i_20/O
                         net (fo=1, routed)           0.454    39.285    nolabel_line72/vga[10]_i_20_n_3
    SLICE_X11Y131        LUT6 (Prop_lut6_I3_O)        0.124    39.409 r  nolabel_line72/vga[10]_i_5/O
                         net (fo=1, routed)           0.548    39.957    nolabel_line72/vga[10]_i_5_n_3
    SLICE_X11Y135        LUT6 (Prop_lut6_I2_O)        0.124    40.081 r  nolabel_line72/vga[10]_i_2/O
                         net (fo=7, routed)           0.287    40.368    nolabel_line72/vga[10]_i_2_n_3
    SLICE_X11Y135        LUT5 (Prop_lut5_I4_O)        0.120    40.488 r  nolabel_line72/vga[6]_i_1/O
                         net (fo=1, routed)           0.000    40.488    nolabel_line58/snake_piece_is_display_reg[0]_2
    SLICE_X11Y135        FDRE                                         r  nolabel_line58/vga_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_my_clk_wiz_1 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.769    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    34.100    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    34.191 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=973, routed)         1.705    35.896    nolabel_line58/nolabel_line18/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711    32.185 r  nolabel_line58/nolabel_line18/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    34.103    nolabel_line58/nolabel_line18/inst/clk_out1_my_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.194 r  nolabel_line58/nolabel_line18/inst/clkout1_buf/O
                         net (fo=36, routed)          1.509    35.703    nolabel_line58/VGA_CLK[1]_0
    SLICE_X11Y135        FDRE                                         r  nolabel_line58/vga_reg[6]/C
                         clock pessimism              0.180    35.883    
                         clock uncertainty           -0.362    35.521    
    SLICE_X11Y135        FDRE (Setup_fdre_C_D)        0.075    35.596    nolabel_line58/vga_reg[6]
  -------------------------------------------------------------------
                         required time                         35.596    
                         arrival time                         -40.488    
  -------------------------------------------------------------------
                         slack                                 -4.892    

Slack (VIOLATED) :        -3.991ns  (required time - arrival time)
  Source:                 nolabel_line72/snake_x_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line58/vga_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_my_clk_wiz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_my_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out1_my_clk_wiz_1 rise@30.769ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        4.374ns  (logic 0.890ns (20.347%)  route 3.484ns (79.653%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns = ( 35.700 - 30.769 ) 
    Source Clock Delay      (SCD):    5.212ns = ( 35.212 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.362ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=973, routed)         1.610    35.212    nolabel_line72/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y124         FDRE                                         r  nolabel_line72/snake_x_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y124         FDRE (Prop_fdre_C_Q)         0.518    35.730 r  nolabel_line72/snake_x_reg[0][0]/Q
                         net (fo=41, routed)          2.090    37.820    nolabel_line72/snake_x_reg[20][3]_0[0]
    SLICE_X11Y134        LUT6 (Prop_lut6_I5_O)        0.124    37.944 r  nolabel_line72/vga[11]_i_15/O
                         net (fo=1, routed)           0.573    38.517    nolabel_line72/vga[11]_i_15_n_3
    SLICE_X10Y134        LUT5 (Prop_lut5_I1_O)        0.124    38.641 r  nolabel_line72/vga[11]_i_4/O
                         net (fo=10, routed)          0.822    39.462    nolabel_line111/vga1__65
    SLICE_X12Y135        LUT4 (Prop_lut4_I3_O)        0.124    39.586 r  nolabel_line111/vga[11]_i_1/O
                         net (fo=1, routed)           0.000    39.586    nolabel_line58/snake_piece_is_display_reg[0]
    SLICE_X12Y135        FDRE                                         r  nolabel_line58/vga_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_my_clk_wiz_1 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.769    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    34.100    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    34.191 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=973, routed)         1.705    35.896    nolabel_line58/nolabel_line18/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711    32.185 r  nolabel_line58/nolabel_line18/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    34.103    nolabel_line58/nolabel_line18/inst/clk_out1_my_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.194 r  nolabel_line58/nolabel_line18/inst/clkout1_buf/O
                         net (fo=36, routed)          1.506    35.700    nolabel_line58/VGA_CLK[1]_0
    SLICE_X12Y135        FDRE                                         r  nolabel_line58/vga_reg[11]/C
                         clock pessimism              0.180    35.880    
                         clock uncertainty           -0.362    35.518    
    SLICE_X12Y135        FDRE (Setup_fdre_C_D)        0.077    35.595    nolabel_line58/vga_reg[11]
  -------------------------------------------------------------------
                         required time                         35.595    
                         arrival time                         -39.586    
  -------------------------------------------------------------------
                         slack                                 -3.991    

Slack (VIOLATED) :        -3.942ns  (required time - arrival time)
  Source:                 nolabel_line72/snake_x_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line58/vga_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_my_clk_wiz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_my_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out1_my_clk_wiz_1 rise@30.769ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        4.366ns  (logic 0.882ns (20.201%)  route 3.484ns (79.799%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns = ( 35.700 - 30.769 ) 
    Source Clock Delay      (SCD):    5.212ns = ( 35.212 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.362ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=973, routed)         1.610    35.212    nolabel_line72/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y124         FDRE                                         r  nolabel_line72/snake_x_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y124         FDRE (Prop_fdre_C_Q)         0.518    35.730 r  nolabel_line72/snake_x_reg[0][0]/Q
                         net (fo=41, routed)          2.090    37.820    nolabel_line72/snake_x_reg[20][3]_0[0]
    SLICE_X11Y134        LUT6 (Prop_lut6_I5_O)        0.124    37.944 r  nolabel_line72/vga[11]_i_15/O
                         net (fo=1, routed)           0.573    38.517    nolabel_line72/vga[11]_i_15_n_3
    SLICE_X10Y134        LUT5 (Prop_lut5_I1_O)        0.124    38.641 r  nolabel_line72/vga[11]_i_4/O
                         net (fo=10, routed)          0.822    39.462    nolabel_line111/vga1__65
    SLICE_X12Y135        LUT4 (Prop_lut4_I3_O)        0.116    39.578 r  nolabel_line111/vga[3]_i_1/O
                         net (fo=1, routed)           0.000    39.578    nolabel_line58/snake_piece_is_display_reg[0]_4
    SLICE_X12Y135        FDRE                                         r  nolabel_line58/vga_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_my_clk_wiz_1 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.769    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    34.100    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    34.191 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=973, routed)         1.705    35.896    nolabel_line58/nolabel_line18/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711    32.185 r  nolabel_line58/nolabel_line18/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    34.103    nolabel_line58/nolabel_line18/inst/clk_out1_my_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.194 r  nolabel_line58/nolabel_line18/inst/clkout1_buf/O
                         net (fo=36, routed)          1.506    35.700    nolabel_line58/VGA_CLK[1]_0
    SLICE_X12Y135        FDRE                                         r  nolabel_line58/vga_reg[3]/C
                         clock pessimism              0.180    35.880    
                         clock uncertainty           -0.362    35.518    
    SLICE_X12Y135        FDRE (Setup_fdre_C_D)        0.118    35.636    nolabel_line58/vga_reg[3]
  -------------------------------------------------------------------
                         required time                         35.636    
                         arrival time                         -39.578    
  -------------------------------------------------------------------
                         slack                                 -3.942    

Slack (VIOLATED) :        -3.796ns  (required time - arrival time)
  Source:                 nolabel_line72/snake_x_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line58/vga_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_my_clk_wiz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_my_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out1_my_clk_wiz_1 rise@30.769ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        4.183ns  (logic 0.890ns (21.274%)  route 3.293ns (78.726%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns = ( 35.700 - 30.769 ) 
    Source Clock Delay      (SCD):    5.212ns = ( 35.212 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.362ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=973, routed)         1.610    35.212    nolabel_line72/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y124         FDRE                                         r  nolabel_line72/snake_x_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y124         FDRE (Prop_fdre_C_Q)         0.518    35.730 r  nolabel_line72/snake_x_reg[0][0]/Q
                         net (fo=41, routed)          2.090    37.820    nolabel_line72/snake_x_reg[20][3]_0[0]
    SLICE_X11Y134        LUT6 (Prop_lut6_I5_O)        0.124    37.944 r  nolabel_line72/vga[11]_i_15/O
                         net (fo=1, routed)           0.573    38.517    nolabel_line72/vga[11]_i_15_n_3
    SLICE_X10Y134        LUT5 (Prop_lut5_I1_O)        0.124    38.641 r  nolabel_line72/vga[11]_i_4/O
                         net (fo=10, routed)          0.631    39.272    nolabel_line58/nolabel_line44/vga1__65
    SLICE_X12Y135        LUT4 (Prop_lut4_I3_O)        0.124    39.396 r  nolabel_line58/nolabel_line44/vga[7]_i_1/O
                         net (fo=1, routed)           0.000    39.396    nolabel_line58/nolabel_line44_n_115
    SLICE_X12Y135        FDRE                                         r  nolabel_line58/vga_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_my_clk_wiz_1 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.769    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    34.100    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    34.191 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=973, routed)         1.705    35.896    nolabel_line58/nolabel_line18/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711    32.185 r  nolabel_line58/nolabel_line18/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    34.103    nolabel_line58/nolabel_line18/inst/clk_out1_my_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.194 r  nolabel_line58/nolabel_line18/inst/clkout1_buf/O
                         net (fo=36, routed)          1.506    35.700    nolabel_line58/VGA_CLK[1]_0
    SLICE_X12Y135        FDRE                                         r  nolabel_line58/vga_reg[7]/C
                         clock pessimism              0.180    35.880    
                         clock uncertainty           -0.362    35.518    
    SLICE_X12Y135        FDRE (Setup_fdre_C_D)        0.081    35.599    nolabel_line58/vga_reg[7]
  -------------------------------------------------------------------
                         required time                         35.599    
                         arrival time                         -39.396    
  -------------------------------------------------------------------
                         slack                                 -3.796    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 nolabel_line111/apple_y_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line58/vga_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_my_clk_wiz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_my_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_my_clk_wiz_1 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.907ns  (logic 0.336ns (37.054%)  route 0.571ns (62.946%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.283ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.362ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=973, routed)         0.556     1.475    nolabel_line111/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y125         FDRE                                         r  nolabel_line111/apple_y_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y125         FDRE (Prop_fdre_C_Q)         0.148     1.623 r  nolabel_line111/apple_y_reg[4]/Q
                         net (fo=2, routed)           0.123     1.746    nolabel_line58/nolabel_line44/apple_y_reg[4][1]
    SLICE_X8Y126         LUT5 (Prop_lut5_I1_O)        0.098     1.844 f  nolabel_line58/nolabel_line44/vga[11]_i_7/O
                         net (fo=1, routed)           0.052     1.896    nolabel_line111/apple_y_reg[4]_0
    SLICE_X8Y126         LUT4 (Prop_lut4_I2_O)        0.045     1.941 f  nolabel_line111/vga[11]_i_2/O
                         net (fo=10, routed)          0.396     2.337    nolabel_line58/nolabel_line44/vga168_out
    SLICE_X12Y135        LUT4 (Prop_lut4_I1_O)        0.045     2.382 r  nolabel_line58/nolabel_line44/vga[7]_i_1/O
                         net (fo=1, routed)           0.000     2.382    nolabel_line58/nolabel_line44_n_115
    SLICE_X12Y135        FDRE                                         r  nolabel_line58/vga_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_my_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=973, routed)         0.903     2.068    nolabel_line58/nolabel_line18/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.422 r  nolabel_line58/nolabel_line18/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.138    nolabel_line58/nolabel_line18/inst/clk_out1_my_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  nolabel_line58/nolabel_line18/inst/clkout1_buf/O
                         net (fo=36, routed)          0.836     2.004    nolabel_line58/VGA_CLK[1]_0
    SLICE_X12Y135        FDRE                                         r  nolabel_line58/vga_reg[7]/C
                         clock pessimism             -0.245     1.758    
                         clock uncertainty            0.362     2.120    
    SLICE_X12Y135        FDRE (Hold_fdre_C_D)         0.121     2.241    nolabel_line58/vga_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.241    
                         arrival time                           2.382    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 nolabel_line111/apple_y_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line58/vga_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_my_clk_wiz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_my_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_my_clk_wiz_1 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.977ns  (logic 0.334ns (34.194%)  route 0.643ns (65.806%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.283ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.362ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=973, routed)         0.556     1.475    nolabel_line111/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y125         FDRE                                         r  nolabel_line111/apple_y_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y125         FDRE (Prop_fdre_C_Q)         0.148     1.623 r  nolabel_line111/apple_y_reg[4]/Q
                         net (fo=2, routed)           0.123     1.746    nolabel_line58/nolabel_line44/apple_y_reg[4][1]
    SLICE_X8Y126         LUT5 (Prop_lut5_I1_O)        0.098     1.844 r  nolabel_line58/nolabel_line44/vga[11]_i_7/O
                         net (fo=1, routed)           0.052     1.896    nolabel_line111/apple_y_reg[4]_0
    SLICE_X8Y126         LUT4 (Prop_lut4_I2_O)        0.045     1.941 r  nolabel_line111/vga[11]_i_2/O
                         net (fo=10, routed)          0.468     2.409    nolabel_line111/vga168_out
    SLICE_X12Y135        LUT4 (Prop_lut4_I0_O)        0.043     2.452 r  nolabel_line111/vga[3]_i_1/O
                         net (fo=1, routed)           0.000     2.452    nolabel_line58/snake_piece_is_display_reg[0]_4
    SLICE_X12Y135        FDRE                                         r  nolabel_line58/vga_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_my_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=973, routed)         0.903     2.068    nolabel_line58/nolabel_line18/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.422 r  nolabel_line58/nolabel_line18/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.138    nolabel_line58/nolabel_line18/inst/clk_out1_my_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  nolabel_line58/nolabel_line18/inst/clkout1_buf/O
                         net (fo=36, routed)          0.836     2.004    nolabel_line58/VGA_CLK[1]_0
    SLICE_X12Y135        FDRE                                         r  nolabel_line58/vga_reg[3]/C
                         clock pessimism             -0.245     1.758    
                         clock uncertainty            0.362     2.120    
    SLICE_X12Y135        FDRE (Hold_fdre_C_D)         0.131     2.251    nolabel_line58/vga_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.251    
                         arrival time                           2.452    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 nolabel_line111/apple_y_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line58/vga_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_my_clk_wiz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_my_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_my_clk_wiz_1 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.956ns  (logic 0.336ns (35.142%)  route 0.620ns (64.858%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        0.283ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.362ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=973, routed)         0.556     1.475    nolabel_line111/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y125         FDRE                                         r  nolabel_line111/apple_y_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y125         FDRE (Prop_fdre_C_Q)         0.148     1.623 r  nolabel_line111/apple_y_reg[4]/Q
                         net (fo=2, routed)           0.123     1.746    nolabel_line58/nolabel_line44/apple_y_reg[4][1]
    SLICE_X8Y126         LUT5 (Prop_lut5_I1_O)        0.098     1.844 r  nolabel_line58/nolabel_line44/vga[11]_i_7/O
                         net (fo=1, routed)           0.052     1.896    nolabel_line111/apple_y_reg[4]_0
    SLICE_X8Y126         LUT4 (Prop_lut4_I2_O)        0.045     1.941 r  nolabel_line111/vga[11]_i_2/O
                         net (fo=10, routed)          0.446     2.387    nolabel_line72/vga168_out
    SLICE_X11Y135        LUT5 (Prop_lut5_I1_O)        0.045     2.432 r  nolabel_line72/vga[9]_i_1/O
                         net (fo=1, routed)           0.000     2.432    nolabel_line58/snake_piece_is_display_reg[0]_1
    SLICE_X11Y135        FDRE                                         r  nolabel_line58/vga_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_my_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=973, routed)         0.903     2.068    nolabel_line58/nolabel_line18/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.422 r  nolabel_line58/nolabel_line18/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.138    nolabel_line58/nolabel_line18/inst/clk_out1_my_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  nolabel_line58/nolabel_line18/inst/clkout1_buf/O
                         net (fo=36, routed)          0.836     2.004    nolabel_line58/VGA_CLK[1]_0
    SLICE_X11Y135        FDRE                                         r  nolabel_line58/vga_reg[9]/C
                         clock pessimism             -0.245     1.758    
                         clock uncertainty            0.362     2.120    
    SLICE_X11Y135        FDRE (Hold_fdre_C_D)         0.107     2.227    nolabel_line58/vga_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.227    
                         arrival time                           2.432    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 nolabel_line111/apple_y_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line58/vga_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_my_clk_wiz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_my_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_my_clk_wiz_1 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.943ns  (logic 0.336ns (35.628%)  route 0.607ns (64.372%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        0.283ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.362ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=973, routed)         0.556     1.475    nolabel_line111/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y125         FDRE                                         r  nolabel_line111/apple_y_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y125         FDRE (Prop_fdre_C_Q)         0.148     1.623 r  nolabel_line111/apple_y_reg[4]/Q
                         net (fo=2, routed)           0.123     1.746    nolabel_line58/nolabel_line44/apple_y_reg[4][1]
    SLICE_X8Y126         LUT5 (Prop_lut5_I1_O)        0.098     1.844 r  nolabel_line58/nolabel_line44/vga[11]_i_7/O
                         net (fo=1, routed)           0.052     1.896    nolabel_line111/apple_y_reg[4]_0
    SLICE_X8Y126         LUT4 (Prop_lut4_I2_O)        0.045     1.941 r  nolabel_line111/vga[11]_i_2/O
                         net (fo=10, routed)          0.432     2.374    nolabel_line72/vga168_out
    SLICE_X11Y135        LUT5 (Prop_lut5_I1_O)        0.045     2.419 r  nolabel_line72/vga[0]_i_1/O
                         net (fo=1, routed)           0.000     2.419    nolabel_line58/snake_piece_is_display_reg[0]_7
    SLICE_X11Y135        FDRE                                         r  nolabel_line58/vga_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_my_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=973, routed)         0.903     2.068    nolabel_line58/nolabel_line18/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.422 r  nolabel_line58/nolabel_line18/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.138    nolabel_line58/nolabel_line18/inst/clk_out1_my_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  nolabel_line58/nolabel_line18/inst/clkout1_buf/O
                         net (fo=36, routed)          0.836     2.004    nolabel_line58/VGA_CLK[1]_0
    SLICE_X11Y135        FDRE                                         r  nolabel_line58/vga_reg[0]/C
                         clock pessimism             -0.245     1.758    
                         clock uncertainty            0.362     2.120    
    SLICE_X11Y135        FDRE (Hold_fdre_C_D)         0.091     2.211    nolabel_line58/vga_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.211    
                         arrival time                           2.419    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 nolabel_line111/apple_y_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line58/vga_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_my_clk_wiz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_my_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_my_clk_wiz_1 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.979ns  (logic 0.336ns (34.328%)  route 0.643ns (65.672%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.283ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.362ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=973, routed)         0.556     1.475    nolabel_line111/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y125         FDRE                                         r  nolabel_line111/apple_y_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y125         FDRE (Prop_fdre_C_Q)         0.148     1.623 r  nolabel_line111/apple_y_reg[4]/Q
                         net (fo=2, routed)           0.123     1.746    nolabel_line58/nolabel_line44/apple_y_reg[4][1]
    SLICE_X8Y126         LUT5 (Prop_lut5_I1_O)        0.098     1.844 r  nolabel_line58/nolabel_line44/vga[11]_i_7/O
                         net (fo=1, routed)           0.052     1.896    nolabel_line111/apple_y_reg[4]_0
    SLICE_X8Y126         LUT4 (Prop_lut4_I2_O)        0.045     1.941 r  nolabel_line111/vga[11]_i_2/O
                         net (fo=10, routed)          0.468     2.409    nolabel_line111/vga168_out
    SLICE_X12Y135        LUT4 (Prop_lut4_I0_O)        0.045     2.454 r  nolabel_line111/vga[11]_i_1/O
                         net (fo=1, routed)           0.000     2.454    nolabel_line58/snake_piece_is_display_reg[0]
    SLICE_X12Y135        FDRE                                         r  nolabel_line58/vga_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_my_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=973, routed)         0.903     2.068    nolabel_line58/nolabel_line18/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.422 r  nolabel_line58/nolabel_line18/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.138    nolabel_line58/nolabel_line18/inst/clk_out1_my_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  nolabel_line58/nolabel_line18/inst/clkout1_buf/O
                         net (fo=36, routed)          0.836     2.004    nolabel_line58/VGA_CLK[1]_0
    SLICE_X12Y135        FDRE                                         r  nolabel_line58/vga_reg[11]/C
                         clock pessimism             -0.245     1.758    
                         clock uncertainty            0.362     2.120    
    SLICE_X12Y135        FDRE (Hold_fdre_C_D)         0.120     2.240    nolabel_line58/vga_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.240    
                         arrival time                           2.454    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 nolabel_line111/apple_y_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line58/vga_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_my_clk_wiz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_my_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_my_clk_wiz_1 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.956ns  (logic 0.336ns (35.142%)  route 0.620ns (64.858%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        0.283ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.362ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=973, routed)         0.556     1.475    nolabel_line111/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y125         FDRE                                         r  nolabel_line111/apple_y_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y125         FDRE (Prop_fdre_C_Q)         0.148     1.623 r  nolabel_line111/apple_y_reg[4]/Q
                         net (fo=2, routed)           0.123     1.746    nolabel_line58/nolabel_line44/apple_y_reg[4][1]
    SLICE_X8Y126         LUT5 (Prop_lut5_I1_O)        0.098     1.844 f  nolabel_line58/nolabel_line44/vga[11]_i_7/O
                         net (fo=1, routed)           0.052     1.896    nolabel_line111/apple_y_reg[4]_0
    SLICE_X8Y126         LUT4 (Prop_lut4_I2_O)        0.045     1.941 f  nolabel_line111/vga[11]_i_2/O
                         net (fo=10, routed)          0.446     2.387    nolabel_line72/vga168_out
    SLICE_X11Y135        LUT5 (Prop_lut5_I4_O)        0.045     2.432 r  nolabel_line72/vga[10]_i_1/O
                         net (fo=1, routed)           0.000     2.432    nolabel_line58/snake_piece_is_display_reg[0]_0
    SLICE_X11Y135        FDRE                                         r  nolabel_line58/vga_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_my_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=973, routed)         0.903     2.068    nolabel_line58/nolabel_line18/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.422 r  nolabel_line58/nolabel_line18/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.138    nolabel_line58/nolabel_line18/inst/clk_out1_my_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  nolabel_line58/nolabel_line18/inst/clkout1_buf/O
                         net (fo=36, routed)          0.836     2.004    nolabel_line58/VGA_CLK[1]_0
    SLICE_X11Y135        FDRE                                         r  nolabel_line58/vga_reg[10]/C
                         clock pessimism             -0.245     1.758    
                         clock uncertainty            0.362     2.120    
    SLICE_X11Y135        FDRE (Hold_fdre_C_D)         0.092     2.212    nolabel_line58/vga_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.212    
                         arrival time                           2.432    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 nolabel_line111/apple_y_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line58/vga_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_my_clk_wiz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_my_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_my_clk_wiz_1 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.040ns  (logic 0.335ns (32.218%)  route 0.705ns (67.782%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        0.283ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.362ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=973, routed)         0.556     1.475    nolabel_line111/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y125         FDRE                                         r  nolabel_line111/apple_y_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y125         FDRE (Prop_fdre_C_Q)         0.148     1.623 r  nolabel_line111/apple_y_reg[4]/Q
                         net (fo=2, routed)           0.123     1.746    nolabel_line58/nolabel_line44/apple_y_reg[4][1]
    SLICE_X8Y126         LUT5 (Prop_lut5_I1_O)        0.098     1.844 f  nolabel_line58/nolabel_line44/vga[11]_i_7/O
                         net (fo=1, routed)           0.052     1.896    nolabel_line111/apple_y_reg[4]_0
    SLICE_X8Y126         LUT4 (Prop_lut4_I2_O)        0.045     1.941 f  nolabel_line111/vga[11]_i_2/O
                         net (fo=10, routed)          0.530     2.471    nolabel_line72/vga168_out
    SLICE_X12Y135        LUT5 (Prop_lut5_I4_O)        0.044     2.515 r  nolabel_line72/vga[2]_i_1/O
                         net (fo=1, routed)           0.000     2.515    nolabel_line58/snake_piece_is_display_reg[0]_5
    SLICE_X12Y135        FDRE                                         r  nolabel_line58/vga_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_my_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=973, routed)         0.903     2.068    nolabel_line58/nolabel_line18/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.422 r  nolabel_line58/nolabel_line18/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.138    nolabel_line58/nolabel_line18/inst/clk_out1_my_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  nolabel_line58/nolabel_line18/inst/clkout1_buf/O
                         net (fo=36, routed)          0.836     2.004    nolabel_line58/VGA_CLK[1]_0
    SLICE_X12Y135        FDRE                                         r  nolabel_line58/vga_reg[2]/C
                         clock pessimism             -0.245     1.758    
                         clock uncertainty            0.362     2.120    
    SLICE_X12Y135        FDRE (Hold_fdre_C_D)         0.131     2.251    nolabel_line58/vga_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.251    
                         arrival time                           2.515    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 nolabel_line111/apple_y_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line58/vga_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_my_clk_wiz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_my_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_my_clk_wiz_1 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.026ns  (logic 0.334ns (32.551%)  route 0.692ns (67.449%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        0.283ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.362ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=973, routed)         0.556     1.475    nolabel_line111/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y125         FDRE                                         r  nolabel_line111/apple_y_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y125         FDRE (Prop_fdre_C_Q)         0.148     1.623 r  nolabel_line111/apple_y_reg[4]/Q
                         net (fo=2, routed)           0.123     1.746    nolabel_line58/nolabel_line44/apple_y_reg[4][1]
    SLICE_X8Y126         LUT5 (Prop_lut5_I1_O)        0.098     1.844 r  nolabel_line58/nolabel_line44/vga[11]_i_7/O
                         net (fo=1, routed)           0.052     1.896    nolabel_line111/apple_y_reg[4]_0
    SLICE_X8Y126         LUT4 (Prop_lut4_I2_O)        0.045     1.941 r  nolabel_line111/vga[11]_i_2/O
                         net (fo=10, routed)          0.517     2.459    nolabel_line72/vga168_out
    SLICE_X11Y135        LUT5 (Prop_lut5_I1_O)        0.043     2.502 r  nolabel_line72/vga[6]_i_1/O
                         net (fo=1, routed)           0.000     2.502    nolabel_line58/snake_piece_is_display_reg[0]_2
    SLICE_X11Y135        FDRE                                         r  nolabel_line58/vga_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_my_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=973, routed)         0.903     2.068    nolabel_line58/nolabel_line18/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.422 r  nolabel_line58/nolabel_line18/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.138    nolabel_line58/nolabel_line18/inst/clk_out1_my_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  nolabel_line58/nolabel_line18/inst/clkout1_buf/O
                         net (fo=36, routed)          0.836     2.004    nolabel_line58/VGA_CLK[1]_0
    SLICE_X11Y135        FDRE                                         r  nolabel_line58/vga_reg[6]/C
                         clock pessimism             -0.245     1.758    
                         clock uncertainty            0.362     2.120    
    SLICE_X11Y135        FDRE (Hold_fdre_C_D)         0.107     2.227    nolabel_line58/vga_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.227    
                         arrival time                           2.502    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 nolabel_line111/apple_y_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line58/vga_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_my_clk_wiz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_my_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_my_clk_wiz_1 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.041ns  (logic 0.336ns (32.283%)  route 0.705ns (67.717%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        0.283ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.362ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=973, routed)         0.556     1.475    nolabel_line111/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y125         FDRE                                         r  nolabel_line111/apple_y_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y125         FDRE (Prop_fdre_C_Q)         0.148     1.623 r  nolabel_line111/apple_y_reg[4]/Q
                         net (fo=2, routed)           0.123     1.746    nolabel_line58/nolabel_line44/apple_y_reg[4][1]
    SLICE_X8Y126         LUT5 (Prop_lut5_I1_O)        0.098     1.844 f  nolabel_line58/nolabel_line44/vga[11]_i_7/O
                         net (fo=1, routed)           0.052     1.896    nolabel_line111/apple_y_reg[4]_0
    SLICE_X8Y126         LUT4 (Prop_lut4_I2_O)        0.045     1.941 f  nolabel_line111/vga[11]_i_2/O
                         net (fo=10, routed)          0.530     2.471    nolabel_line72/vga168_out
    SLICE_X12Y135        LUT5 (Prop_lut5_I4_O)        0.045     2.516 r  nolabel_line72/vga[1]_i_1/O
                         net (fo=1, routed)           0.000     2.516    nolabel_line58/snake_piece_is_display_reg[0]_6
    SLICE_X12Y135        FDRE                                         r  nolabel_line58/vga_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_my_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=973, routed)         0.903     2.068    nolabel_line58/nolabel_line18/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.422 r  nolabel_line58/nolabel_line18/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.138    nolabel_line58/nolabel_line18/inst/clk_out1_my_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  nolabel_line58/nolabel_line18/inst/clkout1_buf/O
                         net (fo=36, routed)          0.836     2.004    nolabel_line58/VGA_CLK[1]_0
    SLICE_X12Y135        FDRE                                         r  nolabel_line58/vga_reg[1]/C
                         clock pessimism             -0.245     1.758    
                         clock uncertainty            0.362     2.120    
    SLICE_X12Y135        FDRE (Hold_fdre_C_D)         0.121     2.241    nolabel_line58/vga_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.241    
                         arrival time                           2.516    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 nolabel_line111/apple_y_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line58/vga_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_my_clk_wiz_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_my_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_my_clk_wiz_1 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.028ns  (logic 0.336ns (32.682%)  route 0.692ns (67.318%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        0.283ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.362ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=973, routed)         0.556     1.475    nolabel_line111/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y125         FDRE                                         r  nolabel_line111/apple_y_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y125         FDRE (Prop_fdre_C_Q)         0.148     1.623 r  nolabel_line111/apple_y_reg[4]/Q
                         net (fo=2, routed)           0.123     1.746    nolabel_line58/nolabel_line44/apple_y_reg[4][1]
    SLICE_X8Y126         LUT5 (Prop_lut5_I1_O)        0.098     1.844 f  nolabel_line58/nolabel_line44/vga[11]_i_7/O
                         net (fo=1, routed)           0.052     1.896    nolabel_line111/apple_y_reg[4]_0
    SLICE_X8Y126         LUT4 (Prop_lut4_I2_O)        0.045     1.941 f  nolabel_line111/vga[11]_i_2/O
                         net (fo=10, routed)          0.517     2.459    nolabel_line72/vga168_out
    SLICE_X11Y135        LUT5 (Prop_lut5_I4_O)        0.045     2.504 r  nolabel_line72/vga[5]_i_1/O
                         net (fo=1, routed)           0.000     2.504    nolabel_line58/snake_piece_is_display_reg[0]_3
    SLICE_X11Y135        FDRE                                         r  nolabel_line58/vga_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_my_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=973, routed)         0.903     2.068    nolabel_line58/nolabel_line18/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.422 r  nolabel_line58/nolabel_line18/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.138    nolabel_line58/nolabel_line18/inst/clk_out1_my_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  nolabel_line58/nolabel_line18/inst/clkout1_buf/O
                         net (fo=36, routed)          0.836     2.004    nolabel_line58/VGA_CLK[1]_0
    SLICE_X11Y135        FDRE                                         r  nolabel_line58/vga_reg[5]/C
                         clock pessimism             -0.245     1.758    
                         clock uncertainty            0.362     2.120    
    SLICE_X11Y135        FDRE (Hold_fdre_C_D)         0.092     2.212    nolabel_line58/vga_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.212    
                         arrival time                           2.504    
  -------------------------------------------------------------------
                         slack                                  0.291    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.029ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.382ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.029ns  (required time - arrival time)
  Source:                 AUD/counter_ena_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AUD/Audio/counter_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.537ns  (logic 0.642ns (14.151%)  route 3.895ns (85.849%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.997ns = ( 14.997 - 10.000 ) 
    Source Clock Delay      (SCD):    5.294ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=973, routed)         1.692     5.294    AUD/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y122         FDRE                                         r  AUD/counter_ena_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y122         FDRE (Prop_fdre_C_Q)         0.518     5.812 r  AUD/counter_ena_reg/Q
                         net (fo=133, routed)         2.410     8.222    AUD/Audio/sel
    SLICE_X2Y134         LUT1 (Prop_lut1_I0_O)        0.124     8.346 f  AUD/Audio/pitch[7]_i_1/O
                         net (fo=58, routed)          1.485     9.831    AUD/Audio/clk_out_reg_0
    SLICE_X2Y127         FDCE                                         f  AUD/Audio/counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=973, routed)         1.575    14.997    AUD/Audio/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y127         FDCE                                         r  AUD/Audio/counter_reg[1]/C
                         clock pessimism              0.259    15.256    
                         clock uncertainty           -0.035    15.221    
    SLICE_X2Y127         FDCE (Recov_fdce_C_CLR)     -0.361    14.860    AUD/Audio/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.860    
                         arrival time                          -9.831    
  -------------------------------------------------------------------
                         slack                                  5.029    

Slack (MET) :             5.029ns  (required time - arrival time)
  Source:                 AUD/counter_ena_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AUD/Audio/counter_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.537ns  (logic 0.642ns (14.151%)  route 3.895ns (85.849%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.997ns = ( 14.997 - 10.000 ) 
    Source Clock Delay      (SCD):    5.294ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=973, routed)         1.692     5.294    AUD/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y122         FDRE                                         r  AUD/counter_ena_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y122         FDRE (Prop_fdre_C_Q)         0.518     5.812 r  AUD/counter_ena_reg/Q
                         net (fo=133, routed)         2.410     8.222    AUD/Audio/sel
    SLICE_X2Y134         LUT1 (Prop_lut1_I0_O)        0.124     8.346 f  AUD/Audio/pitch[7]_i_1/O
                         net (fo=58, routed)          1.485     9.831    AUD/Audio/clk_out_reg_0
    SLICE_X2Y127         FDCE                                         f  AUD/Audio/counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=973, routed)         1.575    14.997    AUD/Audio/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y127         FDCE                                         r  AUD/Audio/counter_reg[3]/C
                         clock pessimism              0.259    15.256    
                         clock uncertainty           -0.035    15.221    
    SLICE_X2Y127         FDCE (Recov_fdce_C_CLR)     -0.361    14.860    AUD/Audio/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.860    
                         arrival time                          -9.831    
  -------------------------------------------------------------------
                         slack                                  5.029    

Slack (MET) :             5.029ns  (required time - arrival time)
  Source:                 AUD/counter_ena_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AUD/Audio/counter_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.537ns  (logic 0.642ns (14.151%)  route 3.895ns (85.849%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.997ns = ( 14.997 - 10.000 ) 
    Source Clock Delay      (SCD):    5.294ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=973, routed)         1.692     5.294    AUD/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y122         FDRE                                         r  AUD/counter_ena_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y122         FDRE (Prop_fdre_C_Q)         0.518     5.812 r  AUD/counter_ena_reg/Q
                         net (fo=133, routed)         2.410     8.222    AUD/Audio/sel
    SLICE_X2Y134         LUT1 (Prop_lut1_I0_O)        0.124     8.346 f  AUD/Audio/pitch[7]_i_1/O
                         net (fo=58, routed)          1.485     9.831    AUD/Audio/clk_out_reg_0
    SLICE_X2Y127         FDCE                                         f  AUD/Audio/counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=973, routed)         1.575    14.997    AUD/Audio/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y127         FDCE                                         r  AUD/Audio/counter_reg[5]/C
                         clock pessimism              0.259    15.256    
                         clock uncertainty           -0.035    15.221    
    SLICE_X2Y127         FDCE (Recov_fdce_C_CLR)     -0.361    14.860    AUD/Audio/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         14.860    
                         arrival time                          -9.831    
  -------------------------------------------------------------------
                         slack                                  5.029    

Slack (MET) :             5.071ns  (required time - arrival time)
  Source:                 AUD/counter_ena_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AUD/Audio/counter_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.537ns  (logic 0.642ns (14.151%)  route 3.895ns (85.849%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.997ns = ( 14.997 - 10.000 ) 
    Source Clock Delay      (SCD):    5.294ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=973, routed)         1.692     5.294    AUD/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y122         FDRE                                         r  AUD/counter_ena_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y122         FDRE (Prop_fdre_C_Q)         0.518     5.812 r  AUD/counter_ena_reg/Q
                         net (fo=133, routed)         2.410     8.222    AUD/Audio/sel
    SLICE_X2Y134         LUT1 (Prop_lut1_I0_O)        0.124     8.346 f  AUD/Audio/pitch[7]_i_1/O
                         net (fo=58, routed)          1.485     9.831    AUD/Audio/clk_out_reg_0
    SLICE_X2Y127         FDCE                                         f  AUD/Audio/counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=973, routed)         1.575    14.997    AUD/Audio/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y127         FDCE                                         r  AUD/Audio/counter_reg[0]/C
                         clock pessimism              0.259    15.256    
                         clock uncertainty           -0.035    15.221    
    SLICE_X2Y127         FDCE (Recov_fdce_C_CLR)     -0.319    14.902    AUD/Audio/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.902    
                         arrival time                          -9.831    
  -------------------------------------------------------------------
                         slack                                  5.071    

Slack (MET) :             5.071ns  (required time - arrival time)
  Source:                 AUD/counter_ena_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AUD/Audio/counter_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.537ns  (logic 0.642ns (14.151%)  route 3.895ns (85.849%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.997ns = ( 14.997 - 10.000 ) 
    Source Clock Delay      (SCD):    5.294ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=973, routed)         1.692     5.294    AUD/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y122         FDRE                                         r  AUD/counter_ena_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y122         FDRE (Prop_fdre_C_Q)         0.518     5.812 r  AUD/counter_ena_reg/Q
                         net (fo=133, routed)         2.410     8.222    AUD/Audio/sel
    SLICE_X2Y134         LUT1 (Prop_lut1_I0_O)        0.124     8.346 f  AUD/Audio/pitch[7]_i_1/O
                         net (fo=58, routed)          1.485     9.831    AUD/Audio/clk_out_reg_0
    SLICE_X2Y127         FDCE                                         f  AUD/Audio/counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=973, routed)         1.575    14.997    AUD/Audio/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y127         FDCE                                         r  AUD/Audio/counter_reg[2]/C
                         clock pessimism              0.259    15.256    
                         clock uncertainty           -0.035    15.221    
    SLICE_X2Y127         FDCE (Recov_fdce_C_CLR)     -0.319    14.902    AUD/Audio/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.902    
                         arrival time                          -9.831    
  -------------------------------------------------------------------
                         slack                                  5.071    

Slack (MET) :             5.071ns  (required time - arrival time)
  Source:                 AUD/counter_ena_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AUD/Audio/counter_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.537ns  (logic 0.642ns (14.151%)  route 3.895ns (85.849%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.997ns = ( 14.997 - 10.000 ) 
    Source Clock Delay      (SCD):    5.294ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=973, routed)         1.692     5.294    AUD/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y122         FDRE                                         r  AUD/counter_ena_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y122         FDRE (Prop_fdre_C_Q)         0.518     5.812 r  AUD/counter_ena_reg/Q
                         net (fo=133, routed)         2.410     8.222    AUD/Audio/sel
    SLICE_X2Y134         LUT1 (Prop_lut1_I0_O)        0.124     8.346 f  AUD/Audio/pitch[7]_i_1/O
                         net (fo=58, routed)          1.485     9.831    AUD/Audio/clk_out_reg_0
    SLICE_X2Y127         FDCE                                         f  AUD/Audio/counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=973, routed)         1.575    14.997    AUD/Audio/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y127         FDCE                                         r  AUD/Audio/counter_reg[4]/C
                         clock pessimism              0.259    15.256    
                         clock uncertainty           -0.035    15.221    
    SLICE_X2Y127         FDCE (Recov_fdce_C_CLR)     -0.319    14.902    AUD/Audio/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         14.902    
                         arrival time                          -9.831    
  -------------------------------------------------------------------
                         slack                                  5.071    

Slack (MET) :             5.473ns  (required time - arrival time)
  Source:                 AUD/counter_ena_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AUD/Audio/counter_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.049ns  (logic 0.642ns (15.855%)  route 3.407ns (84.145%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.998ns = ( 14.998 - 10.000 ) 
    Source Clock Delay      (SCD):    5.294ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=973, routed)         1.692     5.294    AUD/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y122         FDRE                                         r  AUD/counter_ena_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y122         FDRE (Prop_fdre_C_Q)         0.518     5.812 r  AUD/counter_ena_reg/Q
                         net (fo=133, routed)         2.410     8.222    AUD/Audio/sel
    SLICE_X2Y134         LUT1 (Prop_lut1_I0_O)        0.124     8.346 f  AUD/Audio/pitch[7]_i_1/O
                         net (fo=58, routed)          0.998     9.344    AUD/Audio/clk_out_reg_0
    SLICE_X5Y129         FDCE                                         f  AUD/Audio/counter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=973, routed)         1.576    14.998    AUD/Audio/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y129         FDCE                                         r  AUD/Audio/counter_reg[6]/C
                         clock pessimism              0.259    15.257    
                         clock uncertainty           -0.035    15.222    
    SLICE_X5Y129         FDCE (Recov_fdce_C_CLR)     -0.405    14.817    AUD/Audio/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         14.817    
                         arrival time                          -9.344    
  -------------------------------------------------------------------
                         slack                                  5.473    

Slack (MET) :             5.473ns  (required time - arrival time)
  Source:                 AUD/counter_ena_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AUD/Audio/counter_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.049ns  (logic 0.642ns (15.855%)  route 3.407ns (84.145%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.998ns = ( 14.998 - 10.000 ) 
    Source Clock Delay      (SCD):    5.294ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=973, routed)         1.692     5.294    AUD/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y122         FDRE                                         r  AUD/counter_ena_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y122         FDRE (Prop_fdre_C_Q)         0.518     5.812 r  AUD/counter_ena_reg/Q
                         net (fo=133, routed)         2.410     8.222    AUD/Audio/sel
    SLICE_X2Y134         LUT1 (Prop_lut1_I0_O)        0.124     8.346 f  AUD/Audio/pitch[7]_i_1/O
                         net (fo=58, routed)          0.998     9.344    AUD/Audio/clk_out_reg_0
    SLICE_X5Y129         FDCE                                         f  AUD/Audio/counter_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=973, routed)         1.576    14.998    AUD/Audio/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y129         FDCE                                         r  AUD/Audio/counter_reg[7]/C
                         clock pessimism              0.259    15.257    
                         clock uncertainty           -0.035    15.222    
    SLICE_X5Y129         FDCE (Recov_fdce_C_CLR)     -0.405    14.817    AUD/Audio/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         14.817    
                         arrival time                          -9.344    
  -------------------------------------------------------------------
                         slack                                  5.473    

Slack (MET) :             5.473ns  (required time - arrival time)
  Source:                 AUD/counter_ena_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AUD/Audio/counter_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.049ns  (logic 0.642ns (15.855%)  route 3.407ns (84.145%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.998ns = ( 14.998 - 10.000 ) 
    Source Clock Delay      (SCD):    5.294ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=973, routed)         1.692     5.294    AUD/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y122         FDRE                                         r  AUD/counter_ena_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y122         FDRE (Prop_fdre_C_Q)         0.518     5.812 r  AUD/counter_ena_reg/Q
                         net (fo=133, routed)         2.410     8.222    AUD/Audio/sel
    SLICE_X2Y134         LUT1 (Prop_lut1_I0_O)        0.124     8.346 f  AUD/Audio/pitch[7]_i_1/O
                         net (fo=58, routed)          0.998     9.344    AUD/Audio/clk_out_reg_0
    SLICE_X5Y129         FDCE                                         f  AUD/Audio/counter_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=973, routed)         1.576    14.998    AUD/Audio/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y129         FDCE                                         r  AUD/Audio/counter_reg[8]/C
                         clock pessimism              0.259    15.257    
                         clock uncertainty           -0.035    15.222    
    SLICE_X5Y129         FDCE (Recov_fdce_C_CLR)     -0.405    14.817    AUD/Audio/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         14.817    
                         arrival time                          -9.344    
  -------------------------------------------------------------------
                         slack                                  5.473    

Slack (MET) :             5.473ns  (required time - arrival time)
  Source:                 AUD/counter_ena_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AUD/Audio/counter_reg[9]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.049ns  (logic 0.642ns (15.855%)  route 3.407ns (84.145%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.998ns = ( 14.998 - 10.000 ) 
    Source Clock Delay      (SCD):    5.294ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=973, routed)         1.692     5.294    AUD/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y122         FDRE                                         r  AUD/counter_ena_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y122         FDRE (Prop_fdre_C_Q)         0.518     5.812 r  AUD/counter_ena_reg/Q
                         net (fo=133, routed)         2.410     8.222    AUD/Audio/sel
    SLICE_X2Y134         LUT1 (Prop_lut1_I0_O)        0.124     8.346 f  AUD/Audio/pitch[7]_i_1/O
                         net (fo=58, routed)          0.998     9.344    AUD/Audio/clk_out_reg_0
    SLICE_X5Y129         FDCE                                         f  AUD/Audio/counter_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=973, routed)         1.576    14.998    AUD/Audio/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y129         FDCE                                         r  AUD/Audio/counter_reg[9]/C
                         clock pessimism              0.259    15.257    
                         clock uncertainty           -0.035    15.222    
    SLICE_X5Y129         FDCE (Recov_fdce_C_CLR)     -0.405    14.817    AUD/Audio/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         14.817    
                         arrival time                          -9.344    
  -------------------------------------------------------------------
                         slack                                  5.473    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.382ns  (arrival time - required time)
  Source:                 AUD/counter_ena_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AUD/Audio/counter_reg[26]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.357ns  (logic 0.209ns (15.402%)  route 1.148ns (84.598%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=973, routed)         0.588     1.507    AUD/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y122         FDRE                                         r  AUD/counter_ena_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y122         FDRE (Prop_fdre_C_Q)         0.164     1.671 r  AUD/counter_ena_reg/Q
                         net (fo=133, routed)         1.008     2.679    AUD/Audio/sel
    SLICE_X2Y134         LUT1 (Prop_lut1_I0_O)        0.045     2.724 f  AUD/Audio/pitch[7]_i_1/O
                         net (fo=58, routed)          0.140     2.864    AUD/Audio/clk_out_reg_0
    SLICE_X2Y133         FDCE                                         f  AUD/Audio/counter_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=973, routed)         0.864     2.029    AUD/Audio/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y133         FDCE                                         r  AUD/Audio/counter_reg[26]/C
                         clock pessimism             -0.479     1.549    
    SLICE_X2Y133         FDCE (Remov_fdce_C_CLR)     -0.067     1.482    AUD/Audio/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.482    
                         arrival time                           2.864    
  -------------------------------------------------------------------
                         slack                                  1.382    

Slack (MET) :             1.382ns  (arrival time - required time)
  Source:                 AUD/counter_ena_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AUD/Audio/counter_reg[27]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.357ns  (logic 0.209ns (15.402%)  route 1.148ns (84.598%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=973, routed)         0.588     1.507    AUD/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y122         FDRE                                         r  AUD/counter_ena_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y122         FDRE (Prop_fdre_C_Q)         0.164     1.671 r  AUD/counter_ena_reg/Q
                         net (fo=133, routed)         1.008     2.679    AUD/Audio/sel
    SLICE_X2Y134         LUT1 (Prop_lut1_I0_O)        0.045     2.724 f  AUD/Audio/pitch[7]_i_1/O
                         net (fo=58, routed)          0.140     2.864    AUD/Audio/clk_out_reg_0
    SLICE_X2Y133         FDCE                                         f  AUD/Audio/counter_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=973, routed)         0.864     2.029    AUD/Audio/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y133         FDCE                                         r  AUD/Audio/counter_reg[27]/C
                         clock pessimism             -0.479     1.549    
    SLICE_X2Y133         FDCE (Remov_fdce_C_CLR)     -0.067     1.482    AUD/Audio/counter_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.482    
                         arrival time                           2.864    
  -------------------------------------------------------------------
                         slack                                  1.382    

Slack (MET) :             1.382ns  (arrival time - required time)
  Source:                 AUD/counter_ena_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AUD/Audio/counter_reg[28]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.357ns  (logic 0.209ns (15.402%)  route 1.148ns (84.598%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=973, routed)         0.588     1.507    AUD/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y122         FDRE                                         r  AUD/counter_ena_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y122         FDRE (Prop_fdre_C_Q)         0.164     1.671 r  AUD/counter_ena_reg/Q
                         net (fo=133, routed)         1.008     2.679    AUD/Audio/sel
    SLICE_X2Y134         LUT1 (Prop_lut1_I0_O)        0.045     2.724 f  AUD/Audio/pitch[7]_i_1/O
                         net (fo=58, routed)          0.140     2.864    AUD/Audio/clk_out_reg_0
    SLICE_X2Y133         FDCE                                         f  AUD/Audio/counter_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=973, routed)         0.864     2.029    AUD/Audio/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y133         FDCE                                         r  AUD/Audio/counter_reg[28]/C
                         clock pessimism             -0.479     1.549    
    SLICE_X2Y133         FDCE (Remov_fdce_C_CLR)     -0.067     1.482    AUD/Audio/counter_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.482    
                         arrival time                           2.864    
  -------------------------------------------------------------------
                         slack                                  1.382    

Slack (MET) :             1.382ns  (arrival time - required time)
  Source:                 AUD/counter_ena_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AUD/Audio/counter_reg[29]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.357ns  (logic 0.209ns (15.402%)  route 1.148ns (84.598%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=973, routed)         0.588     1.507    AUD/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y122         FDRE                                         r  AUD/counter_ena_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y122         FDRE (Prop_fdre_C_Q)         0.164     1.671 r  AUD/counter_ena_reg/Q
                         net (fo=133, routed)         1.008     2.679    AUD/Audio/sel
    SLICE_X2Y134         LUT1 (Prop_lut1_I0_O)        0.045     2.724 f  AUD/Audio/pitch[7]_i_1/O
                         net (fo=58, routed)          0.140     2.864    AUD/Audio/clk_out_reg_0
    SLICE_X2Y133         FDCE                                         f  AUD/Audio/counter_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=973, routed)         0.864     2.029    AUD/Audio/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y133         FDCE                                         r  AUD/Audio/counter_reg[29]/C
                         clock pessimism             -0.479     1.549    
    SLICE_X2Y133         FDCE (Remov_fdce_C_CLR)     -0.067     1.482    AUD/Audio/counter_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.482    
                         arrival time                           2.864    
  -------------------------------------------------------------------
                         slack                                  1.382    

Slack (MET) :             1.382ns  (arrival time - required time)
  Source:                 AUD/counter_ena_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AUD/Audio/counter_reg[30]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.357ns  (logic 0.209ns (15.402%)  route 1.148ns (84.598%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=973, routed)         0.588     1.507    AUD/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y122         FDRE                                         r  AUD/counter_ena_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y122         FDRE (Prop_fdre_C_Q)         0.164     1.671 r  AUD/counter_ena_reg/Q
                         net (fo=133, routed)         1.008     2.679    AUD/Audio/sel
    SLICE_X2Y134         LUT1 (Prop_lut1_I0_O)        0.045     2.724 f  AUD/Audio/pitch[7]_i_1/O
                         net (fo=58, routed)          0.140     2.864    AUD/Audio/clk_out_reg_0
    SLICE_X2Y133         FDCE                                         f  AUD/Audio/counter_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=973, routed)         0.864     2.029    AUD/Audio/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y133         FDCE                                         r  AUD/Audio/counter_reg[30]/C
                         clock pessimism             -0.479     1.549    
    SLICE_X2Y133         FDCE (Remov_fdce_C_CLR)     -0.067     1.482    AUD/Audio/counter_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.482    
                         arrival time                           2.864    
  -------------------------------------------------------------------
                         slack                                  1.382    

Slack (MET) :             1.382ns  (arrival time - required time)
  Source:                 AUD/counter_ena_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AUD/Audio/counter_reg[31]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.357ns  (logic 0.209ns (15.402%)  route 1.148ns (84.598%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=973, routed)         0.588     1.507    AUD/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y122         FDRE                                         r  AUD/counter_ena_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y122         FDRE (Prop_fdre_C_Q)         0.164     1.671 r  AUD/counter_ena_reg/Q
                         net (fo=133, routed)         1.008     2.679    AUD/Audio/sel
    SLICE_X2Y134         LUT1 (Prop_lut1_I0_O)        0.045     2.724 f  AUD/Audio/pitch[7]_i_1/O
                         net (fo=58, routed)          0.140     2.864    AUD/Audio/clk_out_reg_0
    SLICE_X2Y133         FDCE                                         f  AUD/Audio/counter_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=973, routed)         0.864     2.029    AUD/Audio/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y133         FDCE                                         r  AUD/Audio/counter_reg[31]/C
                         clock pessimism             -0.479     1.549    
    SLICE_X2Y133         FDCE (Remov_fdce_C_CLR)     -0.067     1.482    AUD/Audio/counter_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.482    
                         arrival time                           2.864    
  -------------------------------------------------------------------
                         slack                                  1.382    

Slack (MET) :             1.437ns  (arrival time - required time)
  Source:                 AUD/counter_ena_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AUD/Audio/counter_reg[18]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.411ns  (logic 0.209ns (14.814%)  route 1.202ns (85.186%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=973, routed)         0.588     1.507    AUD/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y122         FDRE                                         r  AUD/counter_ena_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y122         FDRE (Prop_fdre_C_Q)         0.164     1.671 r  AUD/counter_ena_reg/Q
                         net (fo=133, routed)         1.008     2.679    AUD/Audio/sel
    SLICE_X2Y134         LUT1 (Prop_lut1_I0_O)        0.045     2.724 f  AUD/Audio/pitch[7]_i_1/O
                         net (fo=58, routed)          0.194     2.918    AUD/Audio/clk_out_reg_0
    SLICE_X2Y132         FDCE                                         f  AUD/Audio/counter_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=973, routed)         0.863     2.028    AUD/Audio/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y132         FDCE                                         r  AUD/Audio/counter_reg[18]/C
                         clock pessimism             -0.479     1.548    
    SLICE_X2Y132         FDCE (Remov_fdce_C_CLR)     -0.067     1.481    AUD/Audio/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.481    
                         arrival time                           2.918    
  -------------------------------------------------------------------
                         slack                                  1.437    

Slack (MET) :             1.437ns  (arrival time - required time)
  Source:                 AUD/counter_ena_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AUD/Audio/counter_reg[21]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.411ns  (logic 0.209ns (14.814%)  route 1.202ns (85.186%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=973, routed)         0.588     1.507    AUD/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y122         FDRE                                         r  AUD/counter_ena_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y122         FDRE (Prop_fdre_C_Q)         0.164     1.671 r  AUD/counter_ena_reg/Q
                         net (fo=133, routed)         1.008     2.679    AUD/Audio/sel
    SLICE_X2Y134         LUT1 (Prop_lut1_I0_O)        0.045     2.724 f  AUD/Audio/pitch[7]_i_1/O
                         net (fo=58, routed)          0.194     2.918    AUD/Audio/clk_out_reg_0
    SLICE_X2Y132         FDCE                                         f  AUD/Audio/counter_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=973, routed)         0.863     2.028    AUD/Audio/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y132         FDCE                                         r  AUD/Audio/counter_reg[21]/C
                         clock pessimism             -0.479     1.548    
    SLICE_X2Y132         FDCE (Remov_fdce_C_CLR)     -0.067     1.481    AUD/Audio/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.481    
                         arrival time                           2.918    
  -------------------------------------------------------------------
                         slack                                  1.437    

Slack (MET) :             1.437ns  (arrival time - required time)
  Source:                 AUD/counter_ena_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AUD/Audio/counter_reg[22]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.411ns  (logic 0.209ns (14.814%)  route 1.202ns (85.186%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=973, routed)         0.588     1.507    AUD/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y122         FDRE                                         r  AUD/counter_ena_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y122         FDRE (Prop_fdre_C_Q)         0.164     1.671 r  AUD/counter_ena_reg/Q
                         net (fo=133, routed)         1.008     2.679    AUD/Audio/sel
    SLICE_X2Y134         LUT1 (Prop_lut1_I0_O)        0.045     2.724 f  AUD/Audio/pitch[7]_i_1/O
                         net (fo=58, routed)          0.194     2.918    AUD/Audio/clk_out_reg_0
    SLICE_X2Y132         FDCE                                         f  AUD/Audio/counter_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=973, routed)         0.863     2.028    AUD/Audio/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y132         FDCE                                         r  AUD/Audio/counter_reg[22]/C
                         clock pessimism             -0.479     1.548    
    SLICE_X2Y132         FDCE (Remov_fdce_C_CLR)     -0.067     1.481    AUD/Audio/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.481    
                         arrival time                           2.918    
  -------------------------------------------------------------------
                         slack                                  1.437    

Slack (MET) :             1.437ns  (arrival time - required time)
  Source:                 AUD/counter_ena_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AUD/Audio/counter_reg[23]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.411ns  (logic 0.209ns (14.814%)  route 1.202ns (85.186%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=973, routed)         0.588     1.507    AUD/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y122         FDRE                                         r  AUD/counter_ena_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y122         FDRE (Prop_fdre_C_Q)         0.164     1.671 r  AUD/counter_ena_reg/Q
                         net (fo=133, routed)         1.008     2.679    AUD/Audio/sel
    SLICE_X2Y134         LUT1 (Prop_lut1_I0_O)        0.045     2.724 f  AUD/Audio/pitch[7]_i_1/O
                         net (fo=58, routed)          0.194     2.918    AUD/Audio/clk_out_reg_0
    SLICE_X2Y132         FDCE                                         f  AUD/Audio/counter_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=973, routed)         0.863     2.028    AUD/Audio/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y132         FDCE                                         r  AUD/Audio/counter_reg[23]/C
                         clock pessimism             -0.479     1.548    
    SLICE_X2Y132         FDCE (Remov_fdce_C_CLR)     -0.067     1.481    AUD/Audio/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.481    
                         arrival time                           2.918    
  -------------------------------------------------------------------
                         slack                                  1.437    





