
MusicAmp.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000012ca  00000000  00000000  00000074  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .bss          00000037  00802000  00802000  0000133e  2**0
                  ALLOC
  2 .comment      00000030  00000000  00000000  0000133e  2**0
                  CONTENTS, READONLY
  3 .debug_aranges 00000340  00000000  00000000  0000136e  2**0
                  CONTENTS, READONLY, DEBUGGING
  4 .debug_info   000074fb  00000000  00000000  000016ae  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_abbrev 00001a47  00000000  00000000  00008ba9  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_line   000020e0  00000000  00000000  0000a5f0  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_frame  00000874  00000000  00000000  0000c6d0  2**2
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_str    00002a58  00000000  00000000  0000cf44  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_loc    0000192d  00000000  00000000  0000f99c  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_ranges 00000290  00000000  00000000  000112c9  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	f4 c0       	rjmp	.+488    	; 0x1ea <__ctors_end>
       2:	00 00       	nop
       4:	15 c1       	rjmp	.+554    	; 0x230 <__bad_interrupt>
       6:	00 00       	nop
       8:	f1 c6       	rjmp	.+3554   	; 0xdec <__vector_2>
       a:	00 00       	nop
       c:	11 c1       	rjmp	.+546    	; 0x230 <__bad_interrupt>
       e:	00 00       	nop
      10:	0f c1       	rjmp	.+542    	; 0x230 <__bad_interrupt>
      12:	00 00       	nop
      14:	0d c1       	rjmp	.+538    	; 0x230 <__bad_interrupt>
      16:	00 00       	nop
      18:	0b c1       	rjmp	.+534    	; 0x230 <__bad_interrupt>
      1a:	00 00       	nop
      1c:	09 c1       	rjmp	.+530    	; 0x230 <__bad_interrupt>
      1e:	00 00       	nop
      20:	07 c1       	rjmp	.+526    	; 0x230 <__bad_interrupt>
      22:	00 00       	nop
      24:	05 c1       	rjmp	.+522    	; 0x230 <__bad_interrupt>
      26:	00 00       	nop
      28:	03 c1       	rjmp	.+518    	; 0x230 <__bad_interrupt>
      2a:	00 00       	nop
      2c:	01 c1       	rjmp	.+514    	; 0x230 <__bad_interrupt>
      2e:	00 00       	nop
      30:	ff c0       	rjmp	.+510    	; 0x230 <__bad_interrupt>
      32:	00 00       	nop
      34:	fd c0       	rjmp	.+506    	; 0x230 <__bad_interrupt>
      36:	00 00       	nop
      38:	f5 c5       	rjmp	.+3050   	; 0xc24 <__vector_14>
      3a:	00 00       	nop
      3c:	f9 c0       	rjmp	.+498    	; 0x230 <__bad_interrupt>
      3e:	00 00       	nop
      40:	f7 c0       	rjmp	.+494    	; 0x230 <__bad_interrupt>
      42:	00 00       	nop
      44:	f5 c0       	rjmp	.+490    	; 0x230 <__bad_interrupt>
      46:	00 00       	nop
      48:	f3 c0       	rjmp	.+486    	; 0x230 <__bad_interrupt>
      4a:	00 00       	nop
      4c:	f1 c0       	rjmp	.+482    	; 0x230 <__bad_interrupt>
      4e:	00 00       	nop
      50:	b2 c4       	rjmp	.+2404   	; 0x9b6 <__vector_20>
      52:	00 00       	nop
      54:	ed c0       	rjmp	.+474    	; 0x230 <__bad_interrupt>
      56:	00 00       	nop
      58:	7e c4       	rjmp	.+2300   	; 0x956 <__vector_22>
      5a:	00 00       	nop
      5c:	e9 c0       	rjmp	.+466    	; 0x230 <__bad_interrupt>
      5e:	00 00       	nop
      60:	e7 c0       	rjmp	.+462    	; 0x230 <__bad_interrupt>
      62:	00 00       	nop
      64:	e5 c0       	rjmp	.+458    	; 0x230 <__bad_interrupt>
      66:	00 00       	nop
      68:	e3 c0       	rjmp	.+454    	; 0x230 <__bad_interrupt>
      6a:	00 00       	nop
      6c:	e1 c0       	rjmp	.+450    	; 0x230 <__bad_interrupt>
      6e:	00 00       	nop
      70:	df c0       	rjmp	.+446    	; 0x230 <__bad_interrupt>
      72:	00 00       	nop
      74:	dd c0       	rjmp	.+442    	; 0x230 <__bad_interrupt>
      76:	00 00       	nop
      78:	db c0       	rjmp	.+438    	; 0x230 <__bad_interrupt>
      7a:	00 00       	nop
      7c:	d9 c0       	rjmp	.+434    	; 0x230 <__bad_interrupt>
      7e:	00 00       	nop
      80:	d7 c0       	rjmp	.+430    	; 0x230 <__bad_interrupt>
      82:	00 00       	nop
      84:	d5 c0       	rjmp	.+426    	; 0x230 <__bad_interrupt>
      86:	00 00       	nop
      88:	d3 c0       	rjmp	.+422    	; 0x230 <__bad_interrupt>
      8a:	00 00       	nop
      8c:	d1 c0       	rjmp	.+418    	; 0x230 <__bad_interrupt>
      8e:	00 00       	nop
      90:	cf c0       	rjmp	.+414    	; 0x230 <__bad_interrupt>
      92:	00 00       	nop
      94:	cd c0       	rjmp	.+410    	; 0x230 <__bad_interrupt>
      96:	00 00       	nop
      98:	cb c0       	rjmp	.+406    	; 0x230 <__bad_interrupt>
      9a:	00 00       	nop
      9c:	c9 c0       	rjmp	.+402    	; 0x230 <__bad_interrupt>
      9e:	00 00       	nop
      a0:	c7 c0       	rjmp	.+398    	; 0x230 <__bad_interrupt>
      a2:	00 00       	nop
      a4:	c5 c0       	rjmp	.+394    	; 0x230 <__bad_interrupt>
      a6:	00 00       	nop
      a8:	c3 c0       	rjmp	.+390    	; 0x230 <__bad_interrupt>
      aa:	00 00       	nop
      ac:	c1 c0       	rjmp	.+386    	; 0x230 <__bad_interrupt>
      ae:	00 00       	nop
      b0:	bf c0       	rjmp	.+382    	; 0x230 <__bad_interrupt>
      b2:	00 00       	nop
      b4:	bd c0       	rjmp	.+378    	; 0x230 <__bad_interrupt>
      b6:	00 00       	nop
      b8:	bb c0       	rjmp	.+374    	; 0x230 <__bad_interrupt>
      ba:	00 00       	nop
      bc:	b9 c0       	rjmp	.+370    	; 0x230 <__bad_interrupt>
      be:	00 00       	nop
      c0:	b7 c0       	rjmp	.+366    	; 0x230 <__bad_interrupt>
      c2:	00 00       	nop
      c4:	b5 c0       	rjmp	.+362    	; 0x230 <__bad_interrupt>
      c6:	00 00       	nop
      c8:	b3 c0       	rjmp	.+358    	; 0x230 <__bad_interrupt>
      ca:	00 00       	nop
      cc:	b1 c0       	rjmp	.+354    	; 0x230 <__bad_interrupt>
      ce:	00 00       	nop
      d0:	af c0       	rjmp	.+350    	; 0x230 <__bad_interrupt>
      d2:	00 00       	nop
      d4:	ad c0       	rjmp	.+346    	; 0x230 <__bad_interrupt>
      d6:	00 00       	nop
      d8:	ab c0       	rjmp	.+342    	; 0x230 <__bad_interrupt>
      da:	00 00       	nop
      dc:	a9 c0       	rjmp	.+338    	; 0x230 <__bad_interrupt>
      de:	00 00       	nop
      e0:	a7 c0       	rjmp	.+334    	; 0x230 <__bad_interrupt>
      e2:	00 00       	nop
      e4:	a5 c0       	rjmp	.+330    	; 0x230 <__bad_interrupt>
      e6:	00 00       	nop
      e8:	a3 c0       	rjmp	.+326    	; 0x230 <__bad_interrupt>
      ea:	00 00       	nop
      ec:	a1 c0       	rjmp	.+322    	; 0x230 <__bad_interrupt>
      ee:	00 00       	nop
      f0:	9f c0       	rjmp	.+318    	; 0x230 <__bad_interrupt>
      f2:	00 00       	nop
      f4:	9d c0       	rjmp	.+314    	; 0x230 <__bad_interrupt>
      f6:	00 00       	nop
      f8:	9b c0       	rjmp	.+310    	; 0x230 <__bad_interrupt>
      fa:	00 00       	nop
      fc:	99 c0       	rjmp	.+306    	; 0x230 <__bad_interrupt>
      fe:	00 00       	nop
     100:	97 c0       	rjmp	.+302    	; 0x230 <__bad_interrupt>
     102:	00 00       	nop
     104:	95 c0       	rjmp	.+298    	; 0x230 <__bad_interrupt>
     106:	00 00       	nop
     108:	3d c5       	rjmp	.+2682   	; 0xb84 <__vector_66>
     10a:	00 00       	nop
     10c:	91 c0       	rjmp	.+290    	; 0x230 <__bad_interrupt>
     10e:	00 00       	nop
     110:	8f c0       	rjmp	.+286    	; 0x230 <__bad_interrupt>
     112:	00 00       	nop
     114:	8d c0       	rjmp	.+282    	; 0x230 <__bad_interrupt>
     116:	00 00       	nop
     118:	8b c0       	rjmp	.+278    	; 0x230 <__bad_interrupt>
     11a:	00 00       	nop
     11c:	89 c0       	rjmp	.+274    	; 0x230 <__bad_interrupt>
     11e:	00 00       	nop
     120:	87 c0       	rjmp	.+270    	; 0x230 <__bad_interrupt>
     122:	00 00       	nop
     124:	85 c0       	rjmp	.+266    	; 0x230 <__bad_interrupt>
     126:	00 00       	nop
     128:	83 c0       	rjmp	.+262    	; 0x230 <__bad_interrupt>
     12a:	00 00       	nop
     12c:	81 c0       	rjmp	.+258    	; 0x230 <__bad_interrupt>
     12e:	00 00       	nop
     130:	7f c0       	rjmp	.+254    	; 0x230 <__bad_interrupt>
     132:	00 00       	nop
     134:	d0 c4       	rjmp	.+2464   	; 0xad6 <__vector_77>
     136:	00 00       	nop
     138:	7b c0       	rjmp	.+246    	; 0x230 <__bad_interrupt>
     13a:	00 00       	nop
     13c:	79 c0       	rjmp	.+242    	; 0x230 <__bad_interrupt>
     13e:	00 00       	nop
     140:	77 c0       	rjmp	.+238    	; 0x230 <__bad_interrupt>
     142:	00 00       	nop
     144:	75 c0       	rjmp	.+234    	; 0x230 <__bad_interrupt>
     146:	00 00       	nop
     148:	73 c0       	rjmp	.+230    	; 0x230 <__bad_interrupt>
     14a:	00 00       	nop
     14c:	94 c4       	rjmp	.+2344   	; 0xa76 <__vector_83>
     14e:	00 00       	nop
     150:	6f c0       	rjmp	.+222    	; 0x230 <__bad_interrupt>
     152:	00 00       	nop
     154:	60 c4       	rjmp	.+2240   	; 0xa16 <__vector_85>
     156:	00 00       	nop
     158:	6b c0       	rjmp	.+214    	; 0x230 <__bad_interrupt>
     15a:	00 00       	nop
     15c:	69 c0       	rjmp	.+210    	; 0x230 <__bad_interrupt>
     15e:	00 00       	nop
     160:	67 c0       	rjmp	.+206    	; 0x230 <__bad_interrupt>
     162:	00 00       	nop
     164:	65 c0       	rjmp	.+202    	; 0x230 <__bad_interrupt>
     166:	00 00       	nop
     168:	63 c0       	rjmp	.+198    	; 0x230 <__bad_interrupt>
     16a:	00 00       	nop
     16c:	61 c0       	rjmp	.+194    	; 0x230 <__bad_interrupt>
     16e:	00 00       	nop
     170:	5f c0       	rjmp	.+190    	; 0x230 <__bad_interrupt>
     172:	00 00       	nop
     174:	5d c0       	rjmp	.+186    	; 0x230 <__bad_interrupt>
     176:	00 00       	nop
     178:	5b c0       	rjmp	.+182    	; 0x230 <__bad_interrupt>
     17a:	00 00       	nop
     17c:	59 c0       	rjmp	.+178    	; 0x230 <__bad_interrupt>
     17e:	00 00       	nop
     180:	57 c0       	rjmp	.+174    	; 0x230 <__bad_interrupt>
     182:	00 00       	nop
     184:	55 c0       	rjmp	.+170    	; 0x230 <__bad_interrupt>
     186:	00 00       	nop
     188:	53 c0       	rjmp	.+166    	; 0x230 <__bad_interrupt>
     18a:	00 00       	nop
     18c:	51 c0       	rjmp	.+162    	; 0x230 <__bad_interrupt>
     18e:	00 00       	nop
     190:	4f c0       	rjmp	.+158    	; 0x230 <__bad_interrupt>
     192:	00 00       	nop
     194:	4d c0       	rjmp	.+154    	; 0x230 <__bad_interrupt>
     196:	00 00       	nop
     198:	4b c0       	rjmp	.+150    	; 0x230 <__bad_interrupt>
     19a:	00 00       	nop
     19c:	49 c0       	rjmp	.+146    	; 0x230 <__bad_interrupt>
     19e:	00 00       	nop
     1a0:	47 c0       	rjmp	.+142    	; 0x230 <__bad_interrupt>
     1a2:	00 00       	nop
     1a4:	45 c0       	rjmp	.+138    	; 0x230 <__bad_interrupt>
     1a6:	00 00       	nop
     1a8:	43 c0       	rjmp	.+134    	; 0x230 <__bad_interrupt>
     1aa:	00 00       	nop
     1ac:	41 c0       	rjmp	.+130    	; 0x230 <__bad_interrupt>
     1ae:	00 00       	nop
     1b0:	3f c0       	rjmp	.+126    	; 0x230 <__bad_interrupt>
     1b2:	00 00       	nop
     1b4:	3d c0       	rjmp	.+122    	; 0x230 <__bad_interrupt>
     1b6:	00 00       	nop
     1b8:	3b c0       	rjmp	.+118    	; 0x230 <__bad_interrupt>
     1ba:	00 00       	nop
     1bc:	39 c0       	rjmp	.+114    	; 0x230 <__bad_interrupt>
     1be:	00 00       	nop
     1c0:	37 c0       	rjmp	.+110    	; 0x230 <__bad_interrupt>
     1c2:	00 00       	nop
     1c4:	35 c0       	rjmp	.+106    	; 0x230 <__bad_interrupt>
     1c6:	00 00       	nop
     1c8:	33 c0       	rjmp	.+102    	; 0x230 <__bad_interrupt>
     1ca:	00 00       	nop
     1cc:	31 c0       	rjmp	.+98     	; 0x230 <__bad_interrupt>
     1ce:	00 00       	nop
     1d0:	2f c0       	rjmp	.+94     	; 0x230 <__bad_interrupt>
     1d2:	00 00       	nop
     1d4:	2d c0       	rjmp	.+90     	; 0x230 <__bad_interrupt>
     1d6:	00 00       	nop
     1d8:	2b c0       	rjmp	.+86     	; 0x230 <__bad_interrupt>
     1da:	00 00       	nop
     1dc:	29 c0       	rjmp	.+82     	; 0x230 <__bad_interrupt>
     1de:	00 00       	nop
     1e0:	27 c0       	rjmp	.+78     	; 0x230 <__bad_interrupt>
     1e2:	00 00       	nop
     1e4:	25 c0       	rjmp	.+74     	; 0x230 <__bad_interrupt>
	...

000001e8 <__ctors_start>:
     1e8:	2a 07       	cpc	r18, r26

000001ea <__ctors_end>:
     1ea:	11 24       	eor	r1, r1
     1ec:	1f be       	out	0x3f, r1	; 63
     1ee:	cf ef       	ldi	r28, 0xFF	; 255
     1f0:	cd bf       	out	0x3d, r28	; 61
     1f2:	df e5       	ldi	r29, 0x5F	; 95
     1f4:	de bf       	out	0x3e, r29	; 62
     1f6:	00 e0       	ldi	r16, 0x00	; 0
     1f8:	0c bf       	out	0x3c, r16	; 60

000001fa <__do_clear_bss>:
     1fa:	20 e2       	ldi	r18, 0x20	; 32
     1fc:	a0 e0       	ldi	r26, 0x00	; 0
     1fe:	b0 e2       	ldi	r27, 0x20	; 32
     200:	01 c0       	rjmp	.+2      	; 0x204 <.do_clear_bss_start>

00000202 <.do_clear_bss_loop>:
     202:	1d 92       	st	X+, r1

00000204 <.do_clear_bss_start>:
     204:	a7 33       	cpi	r26, 0x37	; 55
     206:	b2 07       	cpc	r27, r18
     208:	e1 f7       	brne	.-8      	; 0x202 <.do_clear_bss_loop>

0000020a <__do_global_ctors>:
     20a:	11 e0       	ldi	r17, 0x01	; 1
     20c:	ca ee       	ldi	r28, 0xEA	; 234
     20e:	d1 e0       	ldi	r29, 0x01	; 1
     210:	00 e0       	ldi	r16, 0x00	; 0
     212:	06 c0       	rjmp	.+12     	; 0x220 <__do_global_ctors+0x16>
     214:	22 97       	sbiw	r28, 0x02	; 2
     216:	01 09       	sbc	r16, r1
     218:	fe 01       	movw	r30, r28
     21a:	0b bf       	out	0x3b, r16	; 59
     21c:	0e 94 5f 09 	call	0x12be	; 0x12be <__tablejump_elpm__>
     220:	c8 3e       	cpi	r28, 0xE8	; 232
     222:	d1 07       	cpc	r29, r17
     224:	80 e0       	ldi	r24, 0x00	; 0
     226:	08 07       	cpc	r16, r24
     228:	a9 f7       	brne	.-22     	; 0x214 <__do_global_ctors+0xa>
     22a:	23 d5       	rcall	.+2630   	; 0xc72 <main>
     22c:	0c 94 63 09 	jmp	0x12c6	; 0x12c6 <_exit>

00000230 <__bad_interrupt>:
     230:	e7 ce       	rjmp	.-562    	; 0x0 <__vectors>

00000232 <_ZN13VolumeControl4initEv>:

#include "VolumeControl.hpp"

void VolumeControl::init() {
	
	PORTE.DIRSET = PIN0_bm | PIN1_bm;
     232:	23 e0       	ldi	r18, 0x03	; 3
     234:	e0 e8       	ldi	r30, 0x80	; 128
     236:	f6 e0       	ldi	r31, 0x06	; 6
     238:	21 83       	std	Z+1, r18	; 0x01

	pga4311.init();
     23a:	02 c1       	rjmp	.+516    	; 0x440 <_ZN7PGA43114initEv>
     23c:	08 95       	ret

0000023e <_ZN13VolumeControl9setVolumeEhh>:
}

void VolumeControl::setVolume(uint8_t newAudioVolume, uint8_t newBassVolume) {
     23e:	0f 93       	push	r16
     240:	1f 93       	push	r17
     242:	cf 93       	push	r28
     244:	df 93       	push	r29
     246:	ec 01       	movw	r28, r24
     248:	04 2f       	mov	r16, r20
	audioVolume = newAudioVolume;
     24a:	6f 83       	std	Y+7, r22	; 0x07
	bassVolume = newBassVolume;
     24c:	48 87       	std	Y+8, r20	; 0x08
	uint8_t audioRaw = audioVolume * 2.5;
     24e:	70 e0       	ldi	r23, 0x00	; 0
     250:	80 e0       	ldi	r24, 0x00	; 0
     252:	90 e0       	ldi	r25, 0x00	; 0
     254:	45 d7       	rcall	.+3722   	; 0x10e0 <__floatsisf>
     256:	20 e0       	ldi	r18, 0x00	; 0
     258:	30 e0       	ldi	r19, 0x00	; 0
     25a:	40 e2       	ldi	r20, 0x20	; 32
     25c:	50 e4       	ldi	r21, 0x40	; 64
     25e:	cc d7       	rcall	.+3992   	; 0x11f8 <__mulsf3>
     260:	11 d7       	rcall	.+3618   	; 0x1084 <__fixunssfsi>
     262:	16 2f       	mov	r17, r22
	uint8_t bassRaw = audioRaw * newBassVolume / 100.0;
     264:	60 9f       	mul	r22, r16
     266:	b0 01       	movw	r22, r0
     268:	11 24       	eor	r1, r1
     26a:	88 27       	eor	r24, r24
     26c:	77 fd       	sbrc	r23, 7
     26e:	80 95       	com	r24
     270:	98 2f       	mov	r25, r24
     272:	36 d7       	rcall	.+3692   	; 0x10e0 <__floatsisf>
     274:	20 e0       	ldi	r18, 0x00	; 0
     276:	30 e0       	ldi	r19, 0x00	; 0
     278:	48 ec       	ldi	r20, 0xC8	; 200
     27a:	52 e4       	ldi	r21, 0x42	; 66
     27c:	9b d6       	rcall	.+3382   	; 0xfb4 <__divsf3>
     27e:	02 d7       	rcall	.+3588   	; 0x1084 <__fixunssfsi>
     280:	46 2f       	mov	r20, r22
	pga4311.setVolume(audioRaw, bassRaw, audioRaw, bassRaw);
     282:	06 2f       	mov	r16, r22
     284:	21 2f       	mov	r18, r17
     286:	61 2f       	mov	r22, r17
     288:	ce 01       	movw	r24, r28
     28a:	ee d0       	rcall	.+476    	; 0x468 <_ZN7PGA43119setVolumeEhhhh>
}
     28c:	df 91       	pop	r29
     28e:	cf 91       	pop	r28
     290:	1f 91       	pop	r17
     292:	0f 91       	pop	r16
     294:	08 95       	ret

00000296 <_ZN13VolumeControl11stepAudioUpEv>:

void VolumeControl::stepAudioUp() {
	setVolume(audioVolume <= (VOL_MAX - VOL_STEEP) ? audioVolume + VOL_STEEP : VOL_MAX, bassVolume);
     296:	fc 01       	movw	r30, r24
     298:	40 85       	ldd	r20, Z+8	; 0x08
     29a:	67 81       	ldd	r22, Z+7	; 0x07
     29c:	60 36       	cpi	r22, 0x60	; 96
     29e:	10 f4       	brcc	.+4      	; 0x2a4 <_ZN13VolumeControl11stepAudioUpEv+0xe>
     2a0:	6b 5f       	subi	r22, 0xFB	; 251
     2a2:	01 c0       	rjmp	.+2      	; 0x2a6 <_ZN13VolumeControl11stepAudioUpEv+0x10>
     2a4:	64 e6       	ldi	r22, 0x64	; 100
     2a6:	cb cf       	rjmp	.-106    	; 0x23e <_ZN13VolumeControl9setVolumeEhh>
     2a8:	08 95       	ret

000002aa <_ZN13VolumeControl13stepAudioDownEv>:
}

void VolumeControl::stepAudioDown() {
	setVolume(audioVolume >= VOL_STEEP ? audioVolume - VOL_STEEP : 0, bassVolume);
     2aa:	fc 01       	movw	r30, r24
     2ac:	40 85       	ldd	r20, Z+8	; 0x08
     2ae:	67 81       	ldd	r22, Z+7	; 0x07
     2b0:	65 30       	cpi	r22, 0x05	; 5
     2b2:	10 f0       	brcs	.+4      	; 0x2b8 <_ZN13VolumeControl13stepAudioDownEv+0xe>
     2b4:	65 50       	subi	r22, 0x05	; 5
     2b6:	01 c0       	rjmp	.+2      	; 0x2ba <_ZN13VolumeControl13stepAudioDownEv+0x10>
     2b8:	60 e0       	ldi	r22, 0x00	; 0
     2ba:	c1 cf       	rjmp	.-126    	; 0x23e <_ZN13VolumeControl9setVolumeEhh>
     2bc:	08 95       	ret

000002be <_ZN13VolumeControl10stepBassUpEv>:
}

void VolumeControl::stepBassUp() {
	setVolume(audioVolume, bassVolume <= (VOL_MAX - VOL_STEEP) ? bassVolume + VOL_STEEP : VOL_MAX);
     2be:	fc 01       	movw	r30, r24
     2c0:	40 85       	ldd	r20, Z+8	; 0x08
     2c2:	40 36       	cpi	r20, 0x60	; 96
     2c4:	10 f4       	brcc	.+4      	; 0x2ca <_ZN13VolumeControl10stepBassUpEv+0xc>
     2c6:	4b 5f       	subi	r20, 0xFB	; 251
     2c8:	01 c0       	rjmp	.+2      	; 0x2cc <_ZN13VolumeControl10stepBassUpEv+0xe>
     2ca:	44 e6       	ldi	r20, 0x64	; 100
     2cc:	fc 01       	movw	r30, r24
     2ce:	67 81       	ldd	r22, Z+7	; 0x07
     2d0:	b6 cf       	rjmp	.-148    	; 0x23e <_ZN13VolumeControl9setVolumeEhh>
     2d2:	08 95       	ret

000002d4 <_ZN13VolumeControl12stepBassDownEv>:
}

void VolumeControl::stepBassDown() {
	setVolume(audioVolume, bassVolume >= VOL_STEEP ? bassVolume - VOL_STEEP : 0);
     2d4:	fc 01       	movw	r30, r24
     2d6:	40 85       	ldd	r20, Z+8	; 0x08
     2d8:	45 30       	cpi	r20, 0x05	; 5
     2da:	10 f0       	brcs	.+4      	; 0x2e0 <_ZN13VolumeControl12stepBassDownEv+0xc>
     2dc:	45 50       	subi	r20, 0x05	; 5
     2de:	01 c0       	rjmp	.+2      	; 0x2e2 <_ZN13VolumeControl12stepBassDownEv+0xe>
     2e0:	40 e0       	ldi	r20, 0x00	; 0
     2e2:	fc 01       	movw	r30, r24
     2e4:	67 81       	ldd	r22, Z+7	; 0x07
     2e6:	ab cf       	rjmp	.-170    	; 0x23e <_ZN13VolumeControl9setVolumeEhh>
     2e8:	08 95       	ret

000002ea <_ZN13VolumeControl21getCurrentAudioVolumeEv>:
}

uint8_t VolumeControl::getCurrentAudioVolume() {
	return audioVolume;
}
     2ea:	fc 01       	movw	r30, r24
     2ec:	87 81       	ldd	r24, Z+7	; 0x07
     2ee:	08 95       	ret

000002f0 <_ZN13VolumeControl20getCurrentBassVolumeEv>:

uint8_t VolumeControl::getCurrentBassVolume() {
	return bassVolume;
}
     2f0:	fc 01       	movw	r30, r24
     2f2:	80 85       	ldd	r24, Z+8	; 0x08
     2f4:	08 95       	ret

000002f6 <_ZN13VolumeControl4muteEv>:

void VolumeControl::mute() {
	PORTE.OUTCLR = PIN0_bm | PIN1_bm;
     2f6:	83 e0       	ldi	r24, 0x03	; 3
     2f8:	e0 e8       	ldi	r30, 0x80	; 128
     2fa:	f6 e0       	ldi	r31, 0x06	; 6
     2fc:	86 83       	std	Z+6, r24	; 0x06
     2fe:	08 95       	ret

00000300 <_ZN13VolumeControl6unmuteEv>:
}

void VolumeControl::unmute() {
	PORTE.OUTSET = PIN0_bm | PIN1_bm;
     300:	23 e0       	ldi	r18, 0x03	; 3
     302:	e0 e8       	ldi	r30, 0x80	; 128
     304:	f6 e0       	ldi	r31, 0x06	; 6
     306:	25 83       	std	Z+5, r18	; 0x05
	setVolume(audioVolume, bassVolume);
     308:	fc 01       	movw	r30, r24
     30a:	40 85       	ldd	r20, Z+8	; 0x08
     30c:	67 81       	ldd	r22, Z+7	; 0x07
     30e:	97 cf       	rjmp	.-210    	; 0x23e <_ZN13VolumeControl9setVolumeEhh>
     310:	08 95       	ret

00000312 <_ZN7MCP34264initEv>:

#define MCP3426_FIRST_CHANNEL (0x00<<5)
#define MCP3426_SECOND_CHANNEL (0x01<<5)

void MCP3426::init() {
	TWI_Init(twi, TWI_BAUD_FROM_FREQ((long long) 400000));
     312:	dc 01       	movw	r26, r24
     314:	ed 91       	ld	r30, X+
     316:	fc 91       	ld	r31, X
			static inline void TWI_Init(TWI_t* const TWI,
			                            const uint8_t Baud) ATTR_ALWAYS_INLINE ATTR_NON_NULL_PTR_ARG(1);
			static inline void TWI_Init(TWI_t* const TWI,
			                            const uint8_t Baud)
			{
				TWI->CTRL          = 0x00;
     318:	10 82       	st	Z, r1
				TWI->MASTER.BAUD   = Baud;
     31a:	8d ef       	ldi	r24, 0xFD	; 253
     31c:	85 83       	std	Z+5, r24	; 0x05
				TWI->MASTER.CTRLA  = TWI_MASTER_ENABLE_bm;
     31e:	88 e0       	ldi	r24, 0x08	; 8
     320:	81 83       	std	Z+1, r24	; 0x01
				TWI->MASTER.CTRLB  = 0;
     322:	12 82       	std	Z+2, r1	; 0x02
				TWI->MASTER.STATUS = TWI_MASTER_BUSSTATE_IDLE_gc;
     324:	81 e0       	ldi	r24, 0x01	; 1
     326:	84 83       	std	Z+4, r24	; 0x04
     328:	08 95       	ret

0000032a <_ZN7MCP34264readEPjS0_>:
}

uint8_t MCP3426::read(uint16_t* firstChannelValue, uint16_t* secondChannelValue) {
     32a:	4f 92       	push	r4
     32c:	5f 92       	push	r5
     32e:	6f 92       	push	r6
     330:	7f 92       	push	r7
     332:	8f 92       	push	r8
     334:	9f 92       	push	r9
     336:	af 92       	push	r10
     338:	bf 92       	push	r11
     33a:	cf 92       	push	r12
     33c:	df 92       	push	r13
     33e:	ef 92       	push	r14
     340:	ff 92       	push	r15
     342:	0f 93       	push	r16
     344:	cf 93       	push	r28
     346:	df 93       	push	r29
     348:	1f 92       	push	r1
     34a:	cd b7       	in	r28, 0x3d	; 61
     34c:	de b7       	in	r29, 0x3e	; 62
     34e:	5c 01       	movw	r10, r24
     350:	3b 01       	movw	r6, r22
     352:	2a 01       	movw	r4, r20
	uint8_t toWrite = MCP3426_CMD_INITIATE_SINGLE_CONVERSION | MCP3426_FIRST_CHANNEL;
     354:	80 e8       	ldi	r24, 0x80	; 128
     356:	89 83       	std	Y+1, r24	; 0x01
	uint8_t status = TWI_WritePacket(twi, MCP3426_SLAVE_ADDRESS, MCP3426_TWI_TIMEOUT, &toWrite, 0, &toWrite, 1);
     358:	cc 24       	eor	r12, r12
     35a:	c3 94       	inc	r12
     35c:	d1 2c       	mov	r13, r1
     35e:	ce 01       	movw	r24, r28
     360:	01 96       	adiw	r24, 0x01	; 1
     362:	7c 01       	movw	r14, r24
     364:	00 e0       	ldi	r16, 0x00	; 0
     366:	9c 01       	movw	r18, r24
     368:	4a e0       	ldi	r20, 0x0A	; 10
     36a:	60 ed       	ldi	r22, 0xD0	; 208
     36c:	f5 01       	movw	r30, r10
     36e:	80 81       	ld	r24, Z
     370:	91 81       	ldd	r25, Z+1	; 0x01
     372:	65 d2       	rcall	.+1226   	; 0x83e <TWI_WritePacket>

	if (status != TWI_ERROR_NoError) {
     374:	81 11       	cpse	r24, r1
     376:	53 c0       	rjmp	.+166    	; 0x41e <_ZN7MCP34264readEPjS0_+0xf4>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     378:	83 ec       	ldi	r24, 0xC3	; 195
     37a:	99 e0       	ldi	r25, 0x09	; 9
     37c:	01 97       	sbiw	r24, 0x01	; 1
     37e:	f1 f7       	brne	.-4      	; 0x37c <_ZN7MCP34264readEPjS0_+0x52>
     380:	00 c0       	rjmp	.+0      	; 0x382 <_ZN7MCP34264readEPjS0_+0x58>
     382:	00 00       	nop
		return status;
	}

	_delay_ms(5);

	status = TWI_ReadPacket(twi, MCP3426_SLAVE_ADDRESS, MCP3426_TWI_TIMEOUT, buffer, 0, buffer, 3);
     384:	45 01       	movw	r8, r10
     386:	92 e0       	ldi	r25, 0x02	; 2
     388:	89 0e       	add	r8, r25
     38a:	91 1c       	adc	r9, r1
     38c:	0f 2e       	mov	r0, r31
     38e:	f3 e0       	ldi	r31, 0x03	; 3
     390:	cf 2e       	mov	r12, r31
     392:	d1 2c       	mov	r13, r1
     394:	f0 2d       	mov	r31, r0
     396:	74 01       	movw	r14, r8
     398:	94 01       	movw	r18, r8
     39a:	4a e0       	ldi	r20, 0x0A	; 10
     39c:	60 ed       	ldi	r22, 0xD0	; 208
     39e:	f5 01       	movw	r30, r10
     3a0:	80 81       	ld	r24, Z
     3a2:	91 81       	ldd	r25, Z+1	; 0x01
     3a4:	f2 d1       	rcall	.+996    	; 0x78a <TWI_ReadPacket>

	if (status != TWI_ERROR_NoError) {
     3a6:	81 11       	cpse	r24, r1
     3a8:	3a c0       	rjmp	.+116    	; 0x41e <_ZN7MCP34264readEPjS0_+0xf4>
		return status;
	}
	
	*firstChannelValue = (buffer[0] << 8) + buffer[1];
     3aa:	f5 01       	movw	r30, r10
     3ac:	82 81       	ldd	r24, Z+2	; 0x02
     3ae:	90 e0       	ldi	r25, 0x00	; 0
     3b0:	98 2f       	mov	r25, r24
     3b2:	88 27       	eor	r24, r24
     3b4:	23 81       	ldd	r18, Z+3	; 0x03
     3b6:	82 0f       	add	r24, r18
     3b8:	91 1d       	adc	r25, r1
     3ba:	f3 01       	movw	r30, r6
     3bc:	80 83       	st	Z, r24
     3be:	91 83       	std	Z+1, r25	; 0x01

	toWrite = MCP3426_CMD_INITIATE_SINGLE_CONVERSION | MCP3426_SECOND_CHANNEL;
     3c0:	80 ea       	ldi	r24, 0xA0	; 160
     3c2:	89 83       	std	Y+1, r24	; 0x01
	status = TWI_WritePacket(twi, MCP3426_SLAVE_ADDRESS, MCP3426_TWI_TIMEOUT, &toWrite, 0, &toWrite, 1);
     3c4:	cc 24       	eor	r12, r12
     3c6:	c3 94       	inc	r12
     3c8:	d1 2c       	mov	r13, r1
     3ca:	ce 01       	movw	r24, r28
     3cc:	01 96       	adiw	r24, 0x01	; 1
     3ce:	7c 01       	movw	r14, r24
     3d0:	9c 01       	movw	r18, r24
     3d2:	4a e0       	ldi	r20, 0x0A	; 10
     3d4:	60 ed       	ldi	r22, 0xD0	; 208
     3d6:	f5 01       	movw	r30, r10
     3d8:	80 81       	ld	r24, Z
     3da:	91 81       	ldd	r25, Z+1	; 0x01
     3dc:	30 d2       	rcall	.+1120   	; 0x83e <TWI_WritePacket>

	if (status != TWI_ERROR_NoError) {
     3de:	81 11       	cpse	r24, r1
     3e0:	1e c0       	rjmp	.+60     	; 0x41e <_ZN7MCP34264readEPjS0_+0xf4>
     3e2:	83 ec       	ldi	r24, 0xC3	; 195
     3e4:	99 e0       	ldi	r25, 0x09	; 9
     3e6:	01 97       	sbiw	r24, 0x01	; 1
     3e8:	f1 f7       	brne	.-4      	; 0x3e6 <_ZN7MCP34264readEPjS0_+0xbc>
     3ea:	00 c0       	rjmp	.+0      	; 0x3ec <_ZN7MCP34264readEPjS0_+0xc2>
     3ec:	00 00       	nop
		return status;
	}

	_delay_ms(5);

	status = TWI_ReadPacket(twi, MCP3426_SLAVE_ADDRESS, MCP3426_TWI_TIMEOUT, buffer, 0, buffer, 3);
     3ee:	0f 2e       	mov	r0, r31
     3f0:	f3 e0       	ldi	r31, 0x03	; 3
     3f2:	cf 2e       	mov	r12, r31
     3f4:	d1 2c       	mov	r13, r1
     3f6:	f0 2d       	mov	r31, r0
     3f8:	74 01       	movw	r14, r8
     3fa:	94 01       	movw	r18, r8
     3fc:	4a e0       	ldi	r20, 0x0A	; 10
     3fe:	60 ed       	ldi	r22, 0xD0	; 208
     400:	f5 01       	movw	r30, r10
     402:	80 81       	ld	r24, Z
     404:	91 81       	ldd	r25, Z+1	; 0x01
     406:	c1 d1       	rcall	.+898    	; 0x78a <TWI_ReadPacket>

	*secondChannelValue = (buffer[0] << 8) + buffer[1];
     408:	f5 01       	movw	r30, r10
     40a:	22 81       	ldd	r18, Z+2	; 0x02
     40c:	30 e0       	ldi	r19, 0x00	; 0
     40e:	32 2f       	mov	r19, r18
     410:	22 27       	eor	r18, r18
     412:	93 81       	ldd	r25, Z+3	; 0x03
     414:	29 0f       	add	r18, r25
     416:	31 1d       	adc	r19, r1
     418:	f2 01       	movw	r30, r4
     41a:	20 83       	st	Z, r18
     41c:	31 83       	std	Z+1, r19	; 0x01
	
	return status;
}
     41e:	0f 90       	pop	r0
     420:	df 91       	pop	r29
     422:	cf 91       	pop	r28
     424:	0f 91       	pop	r16
     426:	ff 90       	pop	r15
     428:	ef 90       	pop	r14
     42a:	df 90       	pop	r13
     42c:	cf 90       	pop	r12
     42e:	bf 90       	pop	r11
     430:	af 90       	pop	r10
     432:	9f 90       	pop	r9
     434:	8f 90       	pop	r8
     436:	7f 90       	pop	r7
     438:	6f 90       	pop	r6
     43a:	5f 90       	pop	r5
     43c:	4f 90       	pop	r4
     43e:	08 95       	ret

00000440 <_ZN7PGA43114initEv>:

#include <avr/io.h>

#include "PGA4311.hpp"

void PGA4311::init() {
     440:	fc 01       	movw	r30, r24
	csPort->DIRSET = csPin_bm;
     442:	a4 81       	ldd	r26, Z+4	; 0x04
     444:	b5 81       	ldd	r27, Z+5	; 0x05
     446:	86 81       	ldd	r24, Z+6	; 0x06
     448:	11 96       	adiw	r26, 0x01	; 1
     44a:	8c 93       	st	X, r24
	spiPort->DIRSET = PIN4_bm | PIN5_bm | PIN7_bm;
     44c:	a2 81       	ldd	r26, Z+2	; 0x02
     44e:	b3 81       	ldd	r27, Z+3	; 0x03
     450:	80 eb       	ldi	r24, 0xB0	; 176
     452:	11 96       	adiw	r26, 0x01	; 1
     454:	8c 93       	st	X, r24
	spi->CTRL = SPI_ENABLE_bm | SPI_MASTER_bm | SPI_MODE_0_gc | SPI_PRESCALER_DIV16_gc;
     456:	a0 81       	ld	r26, Z
     458:	b1 81       	ldd	r27, Z+1	; 0x01
     45a:	81 e5       	ldi	r24, 0x51	; 81
     45c:	8c 93       	st	X, r24
	spi->INTCTRL = SPI_INTLVL_OFF_gc;
     45e:	01 90       	ld	r0, Z+
     460:	f0 81       	ld	r31, Z
     462:	e0 2d       	mov	r30, r0
     464:	11 82       	std	Z+1, r1	; 0x01
     466:	08 95       	ret

00000468 <_ZN7PGA43119setVolumeEhhhh>:
}

void PGA4311::setVolume(uint8_t firstChanell, uint8_t secondChanell, uint8_t thirdChanell, uint8_t fourthChanell) {
     468:	0f 93       	push	r16
     46a:	dc 01       	movw	r26, r24
	csPort->OUTCLR = csPin_bm;
     46c:	14 96       	adiw	r26, 0x04	; 4
     46e:	ed 91       	ld	r30, X+
     470:	fc 91       	ld	r31, X
     472:	15 97       	sbiw	r26, 0x05	; 5
     474:	16 96       	adiw	r26, 0x06	; 6
     476:	8c 91       	ld	r24, X
     478:	16 97       	sbiw	r26, 0x06	; 6
     47a:	86 83       	std	Z+6, r24	; 0x06

	spi->DATA = fourthChanell;
     47c:	ed 91       	ld	r30, X+
     47e:	fc 91       	ld	r31, X
     480:	11 97       	sbiw	r26, 0x01	; 1
     482:	03 83       	std	Z+3, r16	; 0x03
	while (!(spi->STATUS & SPI_IF_bm)) ;
     484:	ed 91       	ld	r30, X+
     486:	fc 91       	ld	r31, X
     488:	11 97       	sbiw	r26, 0x01	; 1
     48a:	82 81       	ldd	r24, Z+2	; 0x02
     48c:	88 23       	and	r24, r24
     48e:	ec f7       	brge	.-6      	; 0x48a <_ZN7PGA43119setVolumeEhhhh+0x22>
	spi->DATA = thirdChanell;
     490:	23 83       	std	Z+3, r18	; 0x03
	while (!(spi->STATUS & SPI_IF_bm)) ;
     492:	ed 91       	ld	r30, X+
     494:	fc 91       	ld	r31, X
     496:	11 97       	sbiw	r26, 0x01	; 1
     498:	82 81       	ldd	r24, Z+2	; 0x02
     49a:	88 23       	and	r24, r24
     49c:	ec f7       	brge	.-6      	; 0x498 <_ZN7PGA43119setVolumeEhhhh+0x30>
	spi->DATA = secondChanell;
     49e:	43 83       	std	Z+3, r20	; 0x03
	while (!(spi->STATUS & SPI_IF_bm)) ;
     4a0:	ed 91       	ld	r30, X+
     4a2:	fc 91       	ld	r31, X
     4a4:	11 97       	sbiw	r26, 0x01	; 1
     4a6:	82 81       	ldd	r24, Z+2	; 0x02
     4a8:	88 23       	and	r24, r24
     4aa:	ec f7       	brge	.-6      	; 0x4a6 <_ZN7PGA43119setVolumeEhhhh+0x3e>
	spi->DATA = firstChanell;
     4ac:	63 83       	std	Z+3, r22	; 0x03
	while (!(spi->STATUS & SPI_IF_bm)) ;
     4ae:	ed 91       	ld	r30, X+
     4b0:	fc 91       	ld	r31, X
     4b2:	11 97       	sbiw	r26, 0x01	; 1
     4b4:	82 81       	ldd	r24, Z+2	; 0x02
     4b6:	88 23       	and	r24, r24
     4b8:	ec f7       	brge	.-6      	; 0x4b4 <_ZN7PGA43119setVolumeEhhhh+0x4c>

	csPort->OUTSET = csPin_bm;
     4ba:	14 96       	adiw	r26, 0x04	; 4
     4bc:	ed 91       	ld	r30, X+
     4be:	fc 91       	ld	r31, X
     4c0:	15 97       	sbiw	r26, 0x05	; 5
     4c2:	16 96       	adiw	r26, 0x06	; 6
     4c4:	8c 91       	ld	r24, X
     4c6:	85 83       	std	Z+5, r24	; 0x05
}
     4c8:	0f 91       	pop	r16
     4ca:	08 95       	ret

000004cc <_ZN6Events9setStatusEh>:
#include <avr/sleep.h>

#include "Events.hpp"

void Events::setStatus(uint8_t newAction) {
	inputsStatus = newAction;
     4cc:	fc 01       	movw	r30, r24
     4ce:	60 83       	st	Z, r22
     4d0:	08 95       	ret

000004d2 <_ZN6Events9getStatusEv>:
}

uint8_t Events::getStatus() {
     4d2:	dc 01       	movw	r26, r24
	while (inputsStatus == Events::NO_ACTION) {
     4d4:	8c 91       	ld	r24, X
     4d6:	81 11       	cpse	r24, r1
     4d8:	09 c0       	rjmp	.+18     	; 0x4ec <_ZN6Events9getStatusEv+0x1a>
		SLEEP.CTRL = SLEEP_SMODE_IDLE_gc | SLEEP_SEN_bm;
     4da:	e8 e4       	ldi	r30, 0x48	; 72
     4dc:	f0 e0       	ldi	r31, 0x00	; 0
     4de:	91 e0       	ldi	r25, 0x01	; 1
     4e0:	90 83       	st	Z, r25
		sleep_cpu();
     4e2:	88 95       	sleep
		SLEEP.CTRL = SLEEP_SMODE_IDLE_gc;
     4e4:	10 82       	st	Z, r1
void Events::setStatus(uint8_t newAction) {
	inputsStatus = newAction;
}

uint8_t Events::getStatus() {
	while (inputsStatus == Events::NO_ACTION) {
     4e6:	8c 91       	ld	r24, X
     4e8:	88 23       	and	r24, r24
     4ea:	d1 f3       	breq	.-12     	; 0x4e0 <_ZN6Events9getStatusEv+0xe>
		sleep_cpu();
		SLEEP.CTRL = SLEEP_SMODE_IDLE_gc;
	}

	uint8_t statusToReturn = inputsStatus;
	inputsStatus = Events::NO_ACTION;
     4ec:	1c 92       	st	X, r1
	return statusToReturn;
}
     4ee:	08 95       	ret

000004f0 <_ZN15AnalogIndicator4initEv>:

#include "AnalogIndicator.hpp"

#define SINGLE_STEEP 3190.0 / 100.0 // 3190 gives 100% on the display

void AnalogIndicator::init() {
     4f0:	fc 01       	movw	r30, r24
	dacPort->DIRSET = dacPin_bm;
     4f2:	a2 81       	ldd	r26, Z+2	; 0x02
     4f4:	b3 81       	ldd	r27, Z+3	; 0x03
     4f6:	84 81       	ldd	r24, Z+4	; 0x04
     4f8:	11 96       	adiw	r26, 0x01	; 1
     4fa:	8c 93       	st	X, r24
	dac->CTRLB = DAC_CHSEL_SINGLE_gc | !DAC_CH0TRIG_bm;
     4fc:	a0 81       	ld	r26, Z
     4fe:	b1 81       	ldd	r27, Z+1	; 0x01
     500:	11 96       	adiw	r26, 0x01	; 1
     502:	1c 92       	st	X, r1
	dac->CTRLC = DAC_REFSEL_INT1V_gc;
     504:	a0 81       	ld	r26, Z
     506:	b1 81       	ldd	r27, Z+1	; 0x01
     508:	12 96       	adiw	r26, 0x02	; 2
     50a:	1c 92       	st	X, r1
	dac->CTRLA = DAC_CH0EN_bm | DAC_ENABLE_bm;
     50c:	a0 81       	ld	r26, Z
     50e:	b1 81       	ldd	r27, Z+1	; 0x01
     510:	85 e0       	ldi	r24, 0x05	; 5
     512:	8c 93       	st	X, r24
	
	while ( (dac->STATUS & DAC_CH0DRE_bm) == false );
     514:	01 90       	ld	r0, Z+
     516:	f0 81       	ld	r31, Z
     518:	e0 2d       	mov	r30, r0
     51a:	85 81       	ldd	r24, Z+5	; 0x05
     51c:	80 ff       	sbrs	r24, 0
     51e:	fd cf       	rjmp	.-6      	; 0x51a <_ZN15AnalogIndicator4initEv+0x2a>
	dac->CH0DATA = 2000;
     520:	80 ed       	ldi	r24, 0xD0	; 208
     522:	97 e0       	ldi	r25, 0x07	; 7
     524:	80 8f       	std	Z+24, r24	; 0x18
     526:	91 8f       	std	Z+25, r25	; 0x19
     528:	08 95       	ret

0000052a <_ZN15AnalogIndicator15setPercentValueEh>:
}

void AnalogIndicator::setPercentValue(uint8_t value) {
     52a:	cf 93       	push	r28
     52c:	df 93       	push	r29
	dac->CH0DATA = value * SINGLE_STEEP;
     52e:	fc 01       	movw	r30, r24
     530:	c0 81       	ld	r28, Z
     532:	d1 81       	ldd	r29, Z+1	; 0x01
     534:	70 e0       	ldi	r23, 0x00	; 0
     536:	80 e0       	ldi	r24, 0x00	; 0
     538:	90 e0       	ldi	r25, 0x00	; 0
     53a:	d2 d5       	rcall	.+2980   	; 0x10e0 <__floatsisf>
     53c:	20 e0       	ldi	r18, 0x00	; 0
     53e:	30 e6       	ldi	r19, 0x60	; 96
     540:	47 e4       	ldi	r20, 0x47	; 71
     542:	55 e4       	ldi	r21, 0x45	; 69
     544:	59 d6       	rcall	.+3250   	; 0x11f8 <__mulsf3>
     546:	20 e0       	ldi	r18, 0x00	; 0
     548:	30 e0       	ldi	r19, 0x00	; 0
     54a:	48 ec       	ldi	r20, 0xC8	; 200
     54c:	52 e4       	ldi	r21, 0x42	; 66
     54e:	32 d5       	rcall	.+2660   	; 0xfb4 <__divsf3>
     550:	99 d5       	rcall	.+2866   	; 0x1084 <__fixunssfsi>
     552:	68 8f       	std	Y+24, r22	; 0x18
     554:	79 8f       	std	Y+25, r23	; 0x19
}
     556:	df 91       	pop	r29
     558:	cf 91       	pop	r28
     55a:	08 95       	ret

0000055c <_ZN15AnalogIndicator15setPercentValueEf>:

void AnalogIndicator::setPercentValue(float value) {
     55c:	cf 93       	push	r28
     55e:	df 93       	push	r29
     560:	fc 01       	movw	r30, r24
     562:	cb 01       	movw	r24, r22
     564:	ba 01       	movw	r22, r20
	dac->CH0DATA = (uint16_t)(value * SINGLE_STEEP);
     566:	c0 81       	ld	r28, Z
     568:	d1 81       	ldd	r29, Z+1	; 0x01
     56a:	20 e0       	ldi	r18, 0x00	; 0
     56c:	30 e6       	ldi	r19, 0x60	; 96
     56e:	47 e4       	ldi	r20, 0x47	; 71
     570:	55 e4       	ldi	r21, 0x45	; 69
     572:	42 d6       	rcall	.+3204   	; 0x11f8 <__mulsf3>
     574:	20 e0       	ldi	r18, 0x00	; 0
     576:	30 e0       	ldi	r19, 0x00	; 0
     578:	48 ec       	ldi	r20, 0xC8	; 200
     57a:	52 e4       	ldi	r21, 0x42	; 66
     57c:	1b d5       	rcall	.+2614   	; 0xfb4 <__divsf3>
     57e:	82 d5       	rcall	.+2820   	; 0x1084 <__fixunssfsi>
     580:	68 8f       	std	Y+24, r22	; 0x18
     582:	79 8f       	std	Y+25, r23	; 0x19
}
     584:	df 91       	pop	r29
     586:	cf 91       	pop	r28
     588:	08 95       	ret

0000058a <_ZN5Debug4initEv>:

#define LED_ON PORTA.OUTSET = LED_PIN_bm;
#define LED_OFF PORTA.OUTCLR = LED_PIN_bm;

void Debug::init() {
	PORTA.DIRSET = LED_PIN_bm;
     58a:	24 e0       	ldi	r18, 0x04	; 4
     58c:	e0 e0       	ldi	r30, 0x00	; 0
     58e:	f6 e0       	ldi	r31, 0x06	; 6
     590:	21 83       	std	Z+1, r18	; 0x01
	switcher.init();
     592:	ec c4       	rjmp	.+2520   	; 0xf6c <_ZN15InterruptSwitch4initEv>
     594:	08 95       	ret

00000596 <_ZN5Debug9toggleLedEv>:
}

void Debug::toggleLed() {
	PORTA.OUTTGL = LED_PIN_bm;
     596:	84 e0       	ldi	r24, 0x04	; 4
     598:	e0 e0       	ldi	r30, 0x00	; 0
     59a:	f6 e0       	ldi	r31, 0x06	; 6
     59c:	87 83       	std	Z+7, r24	; 0x07
     59e:	08 95       	ret

000005a0 <_ZN5Debug5blinkEh>:
}

void Debug::blink(uint8_t count) {
	LED_ON
     5a0:	84 e0       	ldi	r24, 0x04	; 4
     5a2:	e0 e0       	ldi	r30, 0x00	; 0
     5a4:	f6 e0       	ldi	r31, 0x06	; 6
     5a6:	85 83       	std	Z+5, r24	; 0x05
     5a8:	8f e4       	ldi	r24, 0x4F	; 79
     5aa:	93 ec       	ldi	r25, 0xC3	; 195
     5ac:	01 97       	sbiw	r24, 0x01	; 1
     5ae:	f1 f7       	brne	.-4      	; 0x5ac <_ZN5Debug5blinkEh+0xc>
     5b0:	00 c0       	rjmp	.+0      	; 0x5b2 <_ZN5Debug5blinkEh+0x12>
     5b2:	00 00       	nop
	_delay_ms(100);
	for (uint8_t i = 1; i < count; i++) {
     5b4:	62 30       	cpi	r22, 0x02	; 2
     5b6:	98 f0       	brcs	.+38     	; 0x5de <_ZN5Debug5blinkEh+0x3e>
     5b8:	81 e0       	ldi	r24, 0x01	; 1
		LED_OFF
     5ba:	94 e0       	ldi	r25, 0x04	; 4
     5bc:	96 83       	std	Z+6, r25	; 0x06
     5be:	af e4       	ldi	r26, 0x4F	; 79
     5c0:	b3 ec       	ldi	r27, 0xC3	; 195
     5c2:	11 97       	sbiw	r26, 0x01	; 1
     5c4:	f1 f7       	brne	.-4      	; 0x5c2 <_ZN5Debug5blinkEh+0x22>
     5c6:	00 c0       	rjmp	.+0      	; 0x5c8 <_ZN5Debug5blinkEh+0x28>
     5c8:	00 00       	nop
		_delay_ms(100);
		LED_ON
     5ca:	95 83       	std	Z+5, r25	; 0x05
     5cc:	af e4       	ldi	r26, 0x4F	; 79
     5ce:	b3 ec       	ldi	r27, 0xC3	; 195
     5d0:	11 97       	sbiw	r26, 0x01	; 1
     5d2:	f1 f7       	brne	.-4      	; 0x5d0 <_ZN5Debug5blinkEh+0x30>
     5d4:	00 c0       	rjmp	.+0      	; 0x5d6 <_ZN5Debug5blinkEh+0x36>
     5d6:	00 00       	nop
}

void Debug::blink(uint8_t count) {
	LED_ON
	_delay_ms(100);
	for (uint8_t i = 1; i < count; i++) {
     5d8:	8f 5f       	subi	r24, 0xFF	; 255
     5da:	86 13       	cpse	r24, r22
     5dc:	ef cf       	rjmp	.-34     	; 0x5bc <_ZN5Debug5blinkEh+0x1c>
		LED_OFF
		_delay_ms(100);
		LED_ON
		_delay_ms(100);
	}
	LED_OFF
     5de:	84 e0       	ldi	r24, 0x04	; 4
     5e0:	e0 e0       	ldi	r30, 0x00	; 0
     5e2:	f6 e0       	ldi	r31, 0x06	; 6
     5e4:	86 83       	std	Z+6, r24	; 0x06
     5e6:	08 95       	ret

000005e8 <_ZN7Encoder9InitTimerEv>:
	tc->CTRLA = TC_CLKSEL_EVCH2_gc;
	tc->CTRLD = TC_EVACT_QDEC_gc | TC_EVSEL_CH2_gc;
	InitTimer();
}

void Encoder::InitTimer() {
     5e8:	fc 01       	movw	r30, r24
	// set up counter
	tc->INTCTRLA = TC_OVFINTLVL_LO_gc;
     5ea:	a0 81       	ld	r26, Z
     5ec:	b1 81       	ldd	r27, Z+1	; 0x01
     5ee:	81 e0       	ldi	r24, 0x01	; 1
     5f0:	16 96       	adiw	r26, 0x06	; 6
     5f2:	8c 93       	st	X, r24
	tc->INTCTRLB = TC_CCAINTLVL_LO_gc;
     5f4:	a0 81       	ld	r26, Z
     5f6:	b1 81       	ldd	r27, Z+1	; 0x01
     5f8:	17 96       	adiw	r26, 0x07	; 7
     5fa:	8c 93       	st	X, r24
	tc->CCA = 5;
     5fc:	a0 81       	ld	r26, Z
     5fe:	b1 81       	ldd	r27, Z+1	; 0x01
     600:	85 e0       	ldi	r24, 0x05	; 5
     602:	90 e0       	ldi	r25, 0x00	; 0
     604:	98 96       	adiw	r26, 0x28	; 40
     606:	8d 93       	st	X+, r24
     608:	9c 93       	st	X, r25
     60a:	99 97       	sbiw	r26, 0x29	; 41
	tc->CNT = 8;
     60c:	a0 81       	ld	r26, Z
     60e:	b1 81       	ldd	r27, Z+1	; 0x01
     610:	88 e0       	ldi	r24, 0x08	; 8
     612:	90 e0       	ldi	r25, 0x00	; 0
     614:	90 96       	adiw	r26, 0x20	; 32
     616:	8d 93       	st	X+, r24
     618:	9c 93       	st	X, r25
     61a:	91 97       	sbiw	r26, 0x21	; 33
	tc->PER = 11;
     61c:	01 90       	ld	r0, Z+
     61e:	f0 81       	ld	r31, Z
     620:	e0 2d       	mov	r30, r0
     622:	8b e0       	ldi	r24, 0x0B	; 11
     624:	90 e0       	ldi	r25, 0x00	; 0
     626:	86 a3       	std	Z+38, r24	; 0x26
     628:	97 a3       	std	Z+39, r25	; 0x27
     62a:	08 95       	ret

0000062c <_ZN7Encoder8InitMainEv>:

#include "Encoder.hpp"

void Encoder::InitMain() {
	// set up port pins
	PORTD.DIRCLR = PIN2_bm | PIN3_bm;
     62c:	e0 e6       	ldi	r30, 0x60	; 96
     62e:	f6 e0       	ldi	r31, 0x06	; 6
     630:	2c e0       	ldi	r18, 0x0C	; 12
     632:	22 83       	std	Z+2, r18	; 0x02
	PORTD.PIN2CTRL = PORT_ISC_LEVEL_gc | PORT_OPC_PULLUP_gc;
     634:	2b e1       	ldi	r18, 0x1B	; 27
     636:	22 8b       	std	Z+18, r18	; 0x12
	PORTD.PIN3CTRL = PORT_ISC_LEVEL_gc | PORT_OPC_PULLUP_gc;
     638:	23 8b       	std	Z+19, r18	; 0x13
	
	// set up event channel
	EVSYS.CH0MUX = EVSYS_CHMUX_PORTD_PIN2_gc;
     63a:	e0 e8       	ldi	r30, 0x80	; 128
     63c:	f1 e0       	ldi	r31, 0x01	; 1
     63e:	2a e6       	ldi	r18, 0x6A	; 106
     640:	20 83       	st	Z, r18
	EVSYS.CH0CTRL = EVSYS_QDEN_bm |	EVSYS_DIGFILT_8SAMPLES_gc;
     642:	2f e0       	ldi	r18, 0x0F	; 15
     644:	20 87       	std	Z+8, r18	; 0x08

	tc->CTRLA = TC_CLKSEL_EVCH0_gc;
     646:	dc 01       	movw	r26, r24
     648:	ed 91       	ld	r30, X+
     64a:	fc 91       	ld	r31, X
     64c:	11 97       	sbiw	r26, 0x01	; 1
     64e:	28 e0       	ldi	r18, 0x08	; 8
     650:	20 83       	st	Z, r18
	tc->CTRLD = TC_EVACT_QDEC_gc | TC_EVSEL_CH0_gc;
     652:	ed 91       	ld	r30, X+
     654:	fc 91       	ld	r31, X
     656:	28 e6       	ldi	r18, 0x68	; 104
     658:	23 83       	std	Z+3, r18	; 0x03
	InitTimer();
     65a:	c6 cf       	rjmp	.-116    	; 0x5e8 <_ZN7Encoder9InitTimerEv>
     65c:	08 95       	ret

0000065e <_ZN7Encoder13InitSecondaryEv>:
}

void Encoder::InitSecondary() {
	// set up port pins
	PORTB.DIRCLR = PIN4_bm | PIN5_bm;
     65e:	e0 e2       	ldi	r30, 0x20	; 32
     660:	f6 e0       	ldi	r31, 0x06	; 6
     662:	20 e3       	ldi	r18, 0x30	; 48
     664:	22 83       	std	Z+2, r18	; 0x02
	PORTB.PIN4CTRL = PORT_ISC_LEVEL_gc | PORT_OPC_PULLUP_gc;
     666:	2b e1       	ldi	r18, 0x1B	; 27
     668:	24 8b       	std	Z+20, r18	; 0x14
	PORTB.PIN5CTRL = PORT_ISC_LEVEL_gc | PORT_OPC_PULLUP_gc;
     66a:	25 8b       	std	Z+21, r18	; 0x15
	
	EVSYS.CH2MUX = EVSYS_CHMUX_PORTB_PIN4_gc;
     66c:	e0 e8       	ldi	r30, 0x80	; 128
     66e:	f1 e0       	ldi	r31, 0x01	; 1
     670:	2c e5       	ldi	r18, 0x5C	; 92
     672:	22 83       	std	Z+2, r18	; 0x02
	EVSYS.CH2CTRL = EVSYS_QDEN_bm |	EVSYS_DIGFILT_8SAMPLES_gc;
     674:	2f e0       	ldi	r18, 0x0F	; 15
     676:	22 87       	std	Z+10, r18	; 0x0a

	tc->CTRLA = TC_CLKSEL_EVCH2_gc;
     678:	dc 01       	movw	r26, r24
     67a:	ed 91       	ld	r30, X+
     67c:	fc 91       	ld	r31, X
     67e:	11 97       	sbiw	r26, 0x01	; 1
     680:	2a e0       	ldi	r18, 0x0A	; 10
     682:	20 83       	st	Z, r18
	tc->CTRLD = TC_EVACT_QDEC_gc | TC_EVSEL_CH2_gc;
     684:	ed 91       	ld	r30, X+
     686:	fc 91       	ld	r31, X
     688:	2a e6       	ldi	r18, 0x6A	; 106
     68a:	23 83       	std	Z+3, r18	; 0x03
	InitTimer();
     68c:	ad cf       	rjmp	.-166    	; 0x5e8 <_ZN7Encoder9InitTimerEv>
     68e:	08 95       	ret

00000690 <_ZN12PowerControl4initEv>:
#define SWITCH_PIN PIN2_bm
#define LED_PIN PIN3_bm
#define TRIGGER_PIN PIN5_bm

void PowerControl::init() {
	PORTA.DIRSET = TRIGGER_PIN;
     690:	20 e2       	ldi	r18, 0x20	; 32
     692:	e0 e0       	ldi	r30, 0x00	; 0
     694:	f6 e0       	ldi	r31, 0x06	; 6
     696:	21 83       	std	Z+1, r18	; 0x01
	PORTC.DIRSET = LED_PIN;
     698:	28 e0       	ldi	r18, 0x08	; 8
     69a:	e0 e4       	ldi	r30, 0x40	; 64
     69c:	f6 e0       	ldi	r31, 0x06	; 6
     69e:	21 83       	std	Z+1, r18	; 0x01

	switcher.init();
     6a0:	65 c4       	rjmp	.+2250   	; 0xf6c <_ZN15InterruptSwitch4initEv>
     6a2:	08 95       	ret

000006a4 <_ZN12PowerControl11enablePowerEv>:
}

void PowerControl::enablePower() {
	PORTA.OUTSET = TRIGGER_PIN;
     6a4:	80 e2       	ldi	r24, 0x20	; 32
     6a6:	e0 e0       	ldi	r30, 0x00	; 0
     6a8:	f6 e0       	ldi	r31, 0x06	; 6
     6aa:	85 83       	std	Z+5, r24	; 0x05
     6ac:	08 95       	ret

000006ae <_ZN12PowerControl12disablePowerEv>:
}

void PowerControl::disablePower() {
	PORTA.OUTCLR = TRIGGER_PIN;
     6ae:	80 e2       	ldi	r24, 0x20	; 32
     6b0:	e0 e0       	ldi	r30, 0x00	; 0
     6b2:	f6 e0       	ldi	r31, 0x06	; 6
     6b4:	86 83       	std	Z+6, r24	; 0x06
     6b6:	08 95       	ret

000006b8 <_ZN12PowerControl11enableLightEv>:
}

void PowerControl::enableLight() {
	PORTC.OUTSET = LED_PIN;
     6b8:	88 e0       	ldi	r24, 0x08	; 8
     6ba:	e0 e4       	ldi	r30, 0x40	; 64
     6bc:	f6 e0       	ldi	r31, 0x06	; 6
     6be:	85 83       	std	Z+5, r24	; 0x05
     6c0:	08 95       	ret

000006c2 <_ZN12PowerControl12disableLightEv>:
}

void PowerControl::disableLight() {
	PORTC.OUTCLR = LED_PIN;
     6c2:	88 e0       	ldi	r24, 0x08	; 8
     6c4:	e0 e4       	ldi	r30, 0x40	; 64
     6c6:	f6 e0       	ldi	r31, 0x06	; 6
     6c8:	86 83       	std	Z+6, r24	; 0x06
     6ca:	08 95       	ret

000006cc <_ZN13InputSelector4initEv>:
#include <avr/io.h>

#include "InputSelector.hpp"

void InputSelector::init() {
	PORTF.DIRSET = PIN0_bm | PIN1_bm | PIN2_bm | PIN3_bm | PIN4_bm;
     6cc:	e0 ea       	ldi	r30, 0xA0	; 160
     6ce:	f6 e0       	ldi	r31, 0x06	; 6
     6d0:	2f e1       	ldi	r18, 0x1F	; 31
     6d2:	21 83       	std	Z+1, r18	; 0x01
	PORTF.OUTSET = currentInput;
     6d4:	dc 01       	movw	r26, r24
     6d6:	8c 91       	ld	r24, X
     6d8:	85 83       	std	Z+5, r24	; 0x05
     6da:	08 95       	ret

000006dc <TWI_StartTransmission>:
#include "../TWI.h"

uint8_t TWI_StartTransmission(TWI_t* const TWI,
                              const uint8_t SlaveAddress,
                              const uint8_t TimeoutMS)
{
     6dc:	fc 01       	movw	r30, r24
	uint16_t TimeoutRemaining;

	TWI->MASTER.ADDR = SlaveAddress;
     6de:	66 83       	std	Z+6, r22	; 0x06

	TimeoutRemaining = (TimeoutMS * 100);
     6e0:	84 e6       	ldi	r24, 0x64	; 100
     6e2:	48 9f       	mul	r20, r24
     6e4:	a0 01       	movw	r20, r0
     6e6:	11 24       	eor	r1, r1
	while (TimeoutRemaining)
     6e8:	41 15       	cp	r20, r1
     6ea:	51 05       	cpc	r21, r1
     6ec:	09 f1       	breq	.+66     	; 0x730 <TWI_StartTransmission+0x54>
	{
		uint8_t status = TWI->MASTER.STATUS;
     6ee:	84 81       	ldd	r24, Z+4	; 0x04

		if ((status & (TWI_MASTER_WIF_bm | TWI_MASTER_ARBLOST_bm)) == (TWI_MASTER_WIF_bm | TWI_MASTER_ARBLOST_bm))
     6f0:	98 2f       	mov	r25, r24
     6f2:	98 74       	andi	r25, 0x48	; 72
     6f4:	98 34       	cpi	r25, 0x48	; 72
     6f6:	11 f4       	brne	.+4      	; 0x6fc <TWI_StartTransmission+0x20>
		{
			TWI->MASTER.ADDR = SlaveAddress;
     6f8:	66 83       	std	Z+6, r22	; 0x06
     6fa:	0a c0       	rjmp	.+20     	; 0x710 <TWI_StartTransmission+0x34>
		}
		else if ((status & (TWI_MASTER_WIF_bm | TWI_MASTER_RXACK_bm)) == (TWI_MASTER_WIF_bm | TWI_MASTER_RXACK_bm))
     6fc:	98 2f       	mov	r25, r24
     6fe:	90 75       	andi	r25, 0x50	; 80
     700:	90 35       	cpi	r25, 0x50	; 80
     702:	21 f4       	brne	.+8      	; 0x70c <TWI_StartTransmission+0x30>
			 *  \param[in] TWI  Pointer to the base of the TWI peripheral within the device.
			 */
			static inline void TWI_StopTransmission(TWI_t* const TWI) ATTR_ALWAYS_INLINE ATTR_NON_NULL_PTR_ARG(1);
			static inline void TWI_StopTransmission(TWI_t* const TWI)
			{
				TWI->MASTER.CTRLC = TWI_MASTER_ACKACT_bm | TWI_MASTER_CMD_STOP_gc;
     704:	87 e0       	ldi	r24, 0x07	; 7
     706:	83 83       	std	Z+3, r24	; 0x03
		{
			TWI_StopTransmission(TWI);
			return TWI_ERROR_SlaveResponseTimeout;
     708:	83 e0       	ldi	r24, 0x03	; 3
     70a:	08 95       	ret
		}
		else if (status & (TWI_MASTER_WIF_bm | TWI_MASTER_RIF_bm))
     70c:	80 7c       	andi	r24, 0xC0	; 192
     70e:	71 f4       	brne	.+28     	; 0x72c <TWI_StartTransmission+0x50>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     710:	86 e0       	ldi	r24, 0x06	; 6
     712:	8a 95       	dec	r24
     714:	f1 f7       	brne	.-4      	; 0x712 <TWI_StartTransmission+0x36>
     716:	00 c0       	rjmp	.+0      	; 0x718 <TWI_StartTransmission+0x3c>
		{
			return TWI_ERROR_NoError;
		}

		_delay_us(10);
		TimeoutRemaining--;
     718:	41 50       	subi	r20, 0x01	; 1
     71a:	51 09       	sbc	r21, r1
	uint16_t TimeoutRemaining;

	TWI->MASTER.ADDR = SlaveAddress;

	TimeoutRemaining = (TimeoutMS * 100);
	while (TimeoutRemaining)
     71c:	41 15       	cp	r20, r1
     71e:	51 05       	cpc	r21, r1
     720:	31 f7       	brne	.-52     	; 0x6ee <TWI_StartTransmission+0x12>
     722:	06 c0       	rjmp	.+12     	; 0x730 <TWI_StartTransmission+0x54>
     724:	87 e0       	ldi	r24, 0x07	; 7
     726:	83 83       	std	Z+3, r24	; 0x03
		if (TWI->MASTER.STATUS & TWI_MASTER_CLKHOLD_bm) {
			TWI_StopTransmission(TWI);
		}
	}

	return TWI_ERROR_BusCaptureTimeout;
     728:	82 e0       	ldi	r24, 0x02	; 2
     72a:	08 95       	ret
			TWI_StopTransmission(TWI);
			return TWI_ERROR_SlaveResponseTimeout;
		}
		else if (status & (TWI_MASTER_WIF_bm | TWI_MASTER_RIF_bm))
		{
			return TWI_ERROR_NoError;
     72c:	80 e0       	ldi	r24, 0x00	; 0
     72e:	08 95       	ret
		_delay_us(10);
		TimeoutRemaining--;
	}

	if (!(TimeoutRemaining)) {
		if (TWI->MASTER.STATUS & TWI_MASTER_CLKHOLD_bm) {
     730:	84 81       	ldd	r24, Z+4	; 0x04
     732:	85 fd       	sbrc	r24, 5
     734:	f7 cf       	rjmp	.-18     	; 0x724 <TWI_StartTransmission+0x48>
			TWI_StopTransmission(TWI);
		}
	}

	return TWI_ERROR_BusCaptureTimeout;
     736:	82 e0       	ldi	r24, 0x02	; 2
}
     738:	08 95       	ret

0000073a <TWI_SendByte>:

bool TWI_SendByte(TWI_t* const TWI,
                  const uint8_t Byte)
{
     73a:	fc 01       	movw	r30, r24
	TWI->MASTER.DATA = Byte;
     73c:	67 83       	std	Z+7, r22	; 0x07

	while (!(TWI->MASTER.STATUS & TWI_MASTER_WIF_bm));
     73e:	84 81       	ldd	r24, Z+4	; 0x04
     740:	86 ff       	sbrs	r24, 6
     742:	fd cf       	rjmp	.-6      	; 0x73e <TWI_SendByte+0x4>

	return (TWI->MASTER.STATUS & TWI_MASTER_WIF_bm) && !(TWI->MASTER.STATUS & TWI_MASTER_RXACK_bm);
     744:	84 81       	ldd	r24, Z+4	; 0x04
     746:	86 ff       	sbrs	r24, 6
     748:	06 c0       	rjmp	.+12     	; 0x756 <TWI_SendByte+0x1c>
     74a:	94 81       	ldd	r25, Z+4	; 0x04
     74c:	92 95       	swap	r25
     74e:	91 70       	andi	r25, 0x01	; 1
     750:	81 e0       	ldi	r24, 0x01	; 1
     752:	89 27       	eor	r24, r25
     754:	01 c0       	rjmp	.+2      	; 0x758 <TWI_SendByte+0x1e>
     756:	80 e0       	ldi	r24, 0x00	; 0
}
     758:	81 70       	andi	r24, 0x01	; 1
     75a:	08 95       	ret

0000075c <TWI_ReceiveByte>:

bool TWI_ReceiveByte(TWI_t* const TWI,
                     uint8_t* const Byte,
                     const bool LastByte)
{
     75c:	fc 01       	movw	r30, r24
	if ((TWI->MASTER.STATUS & (TWI_MASTER_BUSERR_bm | TWI_MASTER_ARBLOST_bm)) == (TWI_MASTER_BUSERR_bm | TWI_MASTER_ARBLOST_bm)) {
     75e:	84 81       	ldd	r24, Z+4	; 0x04
     760:	8c 70       	andi	r24, 0x0C	; 12
     762:	8c 30       	cpi	r24, 0x0C	; 12
     764:	81 f0       	breq	.+32     	; 0x786 <TWI_ReceiveByte+0x2a>
		return false;
	}

	while (!(TWI->MASTER.STATUS & TWI_MASTER_RIF_bm));
     766:	84 81       	ldd	r24, Z+4	; 0x04
     768:	88 23       	and	r24, r24
     76a:	ec f7       	brge	.-6      	; 0x766 <TWI_ReceiveByte+0xa>

	*Byte = TWI->MASTER.DATA;
     76c:	87 81       	ldd	r24, Z+7	; 0x07
     76e:	db 01       	movw	r26, r22
     770:	8c 93       	st	X, r24

	if (LastByte)
     772:	44 23       	and	r20, r20
     774:	21 f0       	breq	.+8      	; 0x77e <TWI_ReceiveByte+0x22>
	  TWI->MASTER.CTRLC = TWI_MASTER_ACKACT_bm | TWI_MASTER_CMD_STOP_gc;
     776:	87 e0       	ldi	r24, 0x07	; 7
     778:	83 83       	std	Z+3, r24	; 0x03
	else
	  TWI->MASTER.CTRLC = TWI_MASTER_CMD_RECVTRANS_gc;

	return true;
     77a:	81 e0       	ldi	r24, 0x01	; 1
     77c:	08 95       	ret
	*Byte = TWI->MASTER.DATA;

	if (LastByte)
	  TWI->MASTER.CTRLC = TWI_MASTER_ACKACT_bm | TWI_MASTER_CMD_STOP_gc;
	else
	  TWI->MASTER.CTRLC = TWI_MASTER_CMD_RECVTRANS_gc;
     77e:	82 e0       	ldi	r24, 0x02	; 2
     780:	83 83       	std	Z+3, r24	; 0x03

	return true;
     782:	81 e0       	ldi	r24, 0x01	; 1
     784:	08 95       	ret
bool TWI_ReceiveByte(TWI_t* const TWI,
                     uint8_t* const Byte,
                     const bool LastByte)
{
	if ((TWI->MASTER.STATUS & (TWI_MASTER_BUSERR_bm | TWI_MASTER_ARBLOST_bm)) == (TWI_MASTER_BUSERR_bm | TWI_MASTER_ARBLOST_bm)) {
		return false;
     786:	80 e0       	ldi	r24, 0x00	; 0
	  TWI->MASTER.CTRLC = TWI_MASTER_ACKACT_bm | TWI_MASTER_CMD_STOP_gc;
	else
	  TWI->MASTER.CTRLC = TWI_MASTER_CMD_RECVTRANS_gc;

	return true;
}
     788:	08 95       	ret

0000078a <TWI_ReadPacket>:
                       const uint8_t TimeoutMS,
                       const uint8_t* InternalAddress,
                       uint8_t InternalAddressLen,
                       uint8_t* Buffer,
                       uint16_t Length)
{
     78a:	6f 92       	push	r6
     78c:	7f 92       	push	r7
     78e:	8f 92       	push	r8
     790:	9f 92       	push	r9
     792:	af 92       	push	r10
     794:	bf 92       	push	r11
     796:	cf 92       	push	r12
     798:	df 92       	push	r13
     79a:	ef 92       	push	r14
     79c:	ff 92       	push	r15
     79e:	0f 93       	push	r16
     7a0:	1f 93       	push	r17
     7a2:	cf 93       	push	r28
     7a4:	df 93       	push	r29
     7a6:	5c 01       	movw	r10, r24
     7a8:	86 2e       	mov	r8, r22
     7aa:	14 2f       	mov	r17, r20
     7ac:	62 2e       	mov	r6, r18
     7ae:	73 2e       	mov	r7, r19
	uint8_t ErrorCode;

	if ((ErrorCode = TWI_StartTransmission(TWI, (SlaveAddress & TWI_DEVICE_ADDRESS_MASK) | TWI_ADDRESS_WRITE,
     7b0:	6e 7f       	andi	r22, 0xFE	; 254
     7b2:	94 df       	rcall	.-216    	; 0x6dc <TWI_StartTransmission>
     7b4:	98 2e       	mov	r9, r24
     7b6:	81 11       	cpse	r24, r1
     7b8:	32 c0       	rjmp	.+100    	; 0x81e <TWI_ReadPacket+0x94>
     7ba:	c6 2d       	mov	r28, r6
     7bc:	d7 2d       	mov	r29, r7
     7be:	06 c0       	rjmp	.+12     	; 0x7cc <TWI_ReadPacket+0x42>
	                                       TimeoutMS)) == TWI_ERROR_NoError)
	{
		while (InternalAddressLen--)
		{
			if (!(TWI_SendByte(TWI, *(InternalAddress++))))
     7c0:	69 91       	ld	r22, Y+
     7c2:	c5 01       	movw	r24, r10
     7c4:	ba df       	rcall	.-140    	; 0x73a <TWI_SendByte>
     7c6:	01 50       	subi	r16, 0x01	; 1
     7c8:	88 23       	and	r24, r24
     7ca:	11 f0       	breq	.+4      	; 0x7d0 <TWI_ReadPacket+0x46>
	uint8_t ErrorCode;

	if ((ErrorCode = TWI_StartTransmission(TWI, (SlaveAddress & TWI_DEVICE_ADDRESS_MASK) | TWI_ADDRESS_WRITE,
	                                       TimeoutMS)) == TWI_ERROR_NoError)
	{
		while (InternalAddressLen--)
     7cc:	01 11       	cpse	r16, r1
     7ce:	f8 cf       	rjmp	.-16     	; 0x7c0 <TWI_ReadPacket+0x36>
				ErrorCode = TWI_ERROR_SlaveNAK;
				break;
			}
		}

		if ((ErrorCode = TWI_StartTransmission(TWI, (SlaveAddress & TWI_DEVICE_ADDRESS_MASK) | TWI_ADDRESS_READ,
     7d0:	68 2d       	mov	r22, r8
     7d2:	61 60       	ori	r22, 0x01	; 1
     7d4:	41 2f       	mov	r20, r17
     7d6:	c5 01       	movw	r24, r10
     7d8:	81 df       	rcall	.-254    	; 0x6dc <TWI_StartTransmission>
     7da:	98 2e       	mov	r9, r24
     7dc:	81 11       	cpse	r24, r1
     7de:	1c c0       	rjmp	.+56     	; 0x818 <TWI_ReadPacket+0x8e>
     7e0:	87 01       	movw	r16, r14
     7e2:	0c 0d       	add	r16, r12
     7e4:	1d 1d       	adc	r17, r13
     7e6:	0d c0       	rjmp	.+26     	; 0x802 <TWI_ReadPacket+0x78>
		                                       TimeoutMS)) == TWI_ERROR_NoError)
		{
			while (Length--)
			{
				if (!(TWI_ReceiveByte(TWI, Buffer++, (Length == 0))))
     7e8:	e7 01       	movw	r28, r14
     7ea:	21 96       	adiw	r28, 0x01	; 1
     7ec:	41 e0       	ldi	r20, 0x01	; 1
     7ee:	c1 14       	cp	r12, r1
     7f0:	d1 04       	cpc	r13, r1
     7f2:	09 f0       	breq	.+2      	; 0x7f6 <TWI_ReadPacket+0x6c>
     7f4:	40 e0       	ldi	r20, 0x00	; 0
     7f6:	b7 01       	movw	r22, r14
     7f8:	c5 01       	movw	r24, r10
     7fa:	b0 df       	rcall	.-160    	; 0x75c <TWI_ReceiveByte>
     7fc:	88 23       	and	r24, r24
     7fe:	41 f0       	breq	.+16     	; 0x810 <TWI_ReadPacket+0x86>
     800:	7e 01       	movw	r14, r28
		}

		if ((ErrorCode = TWI_StartTransmission(TWI, (SlaveAddress & TWI_DEVICE_ADDRESS_MASK) | TWI_ADDRESS_READ,
		                                       TimeoutMS)) == TWI_ERROR_NoError)
		{
			while (Length--)
     802:	81 e0       	ldi	r24, 0x01	; 1
     804:	c8 1a       	sub	r12, r24
     806:	d1 08       	sbc	r13, r1
     808:	e0 16       	cp	r14, r16
     80a:	f1 06       	cpc	r15, r17
     80c:	69 f7       	brne	.-38     	; 0x7e8 <TWI_ReadPacket+0x5e>
     80e:	04 c0       	rjmp	.+8      	; 0x818 <TWI_ReadPacket+0x8e>
			{
				if (!(TWI_ReceiveByte(TWI, Buffer++, (Length == 0))))
				{
					ErrorCode = TWI_ERROR_SlaveNAK;
     810:	0f 2e       	mov	r0, r31
     812:	f5 e0       	ldi	r31, 0x05	; 5
     814:	9f 2e       	mov	r9, r31
     816:	f0 2d       	mov	r31, r0
     818:	87 e0       	ldi	r24, 0x07	; 7
     81a:	f5 01       	movw	r30, r10
     81c:	83 83       	std	Z+3, r24	; 0x03

		TWI_StopTransmission(TWI);
	}

	return ErrorCode;
}
     81e:	89 2d       	mov	r24, r9
     820:	df 91       	pop	r29
     822:	cf 91       	pop	r28
     824:	1f 91       	pop	r17
     826:	0f 91       	pop	r16
     828:	ff 90       	pop	r15
     82a:	ef 90       	pop	r14
     82c:	df 90       	pop	r13
     82e:	cf 90       	pop	r12
     830:	bf 90       	pop	r11
     832:	af 90       	pop	r10
     834:	9f 90       	pop	r9
     836:	8f 90       	pop	r8
     838:	7f 90       	pop	r7
     83a:	6f 90       	pop	r6
     83c:	08 95       	ret

0000083e <TWI_WritePacket>:
                        const uint8_t TimeoutMS,
                        const uint8_t* InternalAddress,
                        uint8_t InternalAddressLen,
                        const uint8_t* Buffer,
                        uint16_t Length)
{
     83e:	8f 92       	push	r8
     840:	9f 92       	push	r9
     842:	af 92       	push	r10
     844:	bf 92       	push	r11
     846:	cf 92       	push	r12
     848:	df 92       	push	r13
     84a:	ef 92       	push	r14
     84c:	ff 92       	push	r15
     84e:	0f 93       	push	r16
     850:	1f 93       	push	r17
     852:	cf 93       	push	r28
     854:	df 93       	push	r29
     856:	5c 01       	movw	r10, r24
     858:	82 2e       	mov	r8, r18
     85a:	93 2e       	mov	r9, r19
	uint8_t ErrorCode;

	if ((ErrorCode = TWI_StartTransmission(TWI, (SlaveAddress & TWI_DEVICE_ADDRESS_MASK) | TWI_ADDRESS_WRITE,
     85c:	6e 7f       	andi	r22, 0xFE	; 254
     85e:	3e df       	rcall	.-388    	; 0x6dc <TWI_StartTransmission>
     860:	18 2f       	mov	r17, r24
     862:	81 11       	cpse	r24, r1
     864:	1e c0       	rjmp	.+60     	; 0x8a2 <TWI_WritePacket+0x64>
     866:	c8 2d       	mov	r28, r8
     868:	d9 2d       	mov	r29, r9
     86a:	06 c0       	rjmp	.+12     	; 0x878 <TWI_WritePacket+0x3a>
	                                       TimeoutMS)) == TWI_ERROR_NoError)
	{
		while (InternalAddressLen--)
		{
			if (!(TWI_SendByte(TWI, *(InternalAddress++))))
     86c:	69 91       	ld	r22, Y+
     86e:	c5 01       	movw	r24, r10
     870:	64 df       	rcall	.-312    	; 0x73a <TWI_SendByte>
     872:	01 50       	subi	r16, 0x01	; 1
     874:	88 23       	and	r24, r24
     876:	49 f0       	breq	.+18     	; 0x88a <TWI_WritePacket+0x4c>
	uint8_t ErrorCode;

	if ((ErrorCode = TWI_StartTransmission(TWI, (SlaveAddress & TWI_DEVICE_ADDRESS_MASK) | TWI_ADDRESS_WRITE,
	                                       TimeoutMS)) == TWI_ERROR_NoError)
	{
		while (InternalAddressLen--)
     878:	01 11       	cpse	r16, r1
     87a:	f8 cf       	rjmp	.-16     	; 0x86c <TWI_WritePacket+0x2e>
     87c:	07 c0       	rjmp	.+14     	; 0x88c <TWI_WritePacket+0x4e>
			}
		}

		while (Length--)
		{
			if (!(TWI_SendByte(TWI, *(Buffer++))))
     87e:	69 91       	ld	r22, Y+
     880:	c5 01       	movw	r24, r10
     882:	5b df       	rcall	.-330    	; 0x73a <TWI_SendByte>
     884:	81 11       	cpse	r24, r1
     886:	05 c0       	rjmp	.+10     	; 0x892 <TWI_WritePacket+0x54>
     888:	08 c0       	rjmp	.+16     	; 0x89a <TWI_WritePacket+0x5c>
	{
		while (InternalAddressLen--)
		{
			if (!(TWI_SendByte(TWI, *(InternalAddress++))))
			{
				ErrorCode = TWI_ERROR_SlaveNAK;
     88a:	15 e0       	ldi	r17, 0x05	; 5
     88c:	e7 01       	movw	r28, r14
     88e:	ce 0c       	add	r12, r14
     890:	df 1c       	adc	r13, r15
				break;
			}
		}

		while (Length--)
     892:	cc 15       	cp	r28, r12
     894:	dd 05       	cpc	r29, r13
     896:	99 f7       	brne	.-26     	; 0x87e <TWI_WritePacket+0x40>
     898:	01 c0       	rjmp	.+2      	; 0x89c <TWI_WritePacket+0x5e>
		{
			if (!(TWI_SendByte(TWI, *(Buffer++))))
			{
				ErrorCode = TWI_ERROR_SlaveNAK;
     89a:	15 e0       	ldi	r17, 0x05	; 5
     89c:	87 e0       	ldi	r24, 0x07	; 7
     89e:	f5 01       	movw	r30, r10
     8a0:	83 83       	std	Z+3, r24	; 0x03

		TWI_StopTransmission(TWI);
	}

	return ErrorCode;
}
     8a2:	81 2f       	mov	r24, r17
     8a4:	df 91       	pop	r29
     8a6:	cf 91       	pop	r28
     8a8:	1f 91       	pop	r17
     8aa:	0f 91       	pop	r16
     8ac:	ff 90       	pop	r15
     8ae:	ef 90       	pop	r14
     8b0:	df 90       	pop	r13
     8b2:	cf 90       	pop	r12
     8b4:	bf 90       	pop	r11
     8b6:	af 90       	pop	r10
     8b8:	9f 90       	pop	r9
     8ba:	8f 90       	pop	r8
     8bc:	08 95       	ret

000008be <_ZN18PowerSupplyMonitor4initEv>:

#define VOLTAGE_FACTOR 32.0 / 2.0 / 1000.0 // 2k? || 30k?
#define CURRENT_FACTOR 3.0 / 1000.0

void PowerSupplyMonitor::init() {
	mcp3426.init();
     8be:	29 cd       	rjmp	.-1454   	; 0x312 <_ZN7MCP34264initEv>
     8c0:	08 95       	ret

000008c2 <_ZN18PowerSupplyMonitor14readPowerValueEPf>:
}

bool PowerSupplyMonitor::readPowerValue(float* power) {
     8c2:	cf 92       	push	r12
     8c4:	df 92       	push	r13
     8c6:	ef 92       	push	r14
     8c8:	ff 92       	push	r15
     8ca:	cf 93       	push	r28
     8cc:	df 93       	push	r29
     8ce:	eb 01       	movw	r28, r22
	static uint16_t voltage, current;
	uint8_t status = mcp3426.read(&current, &voltage);
     8d0:	40 e0       	ldi	r20, 0x00	; 0
     8d2:	50 e2       	ldi	r21, 0x20	; 32
     8d4:	62 e0       	ldi	r22, 0x02	; 2
     8d6:	70 e2       	ldi	r23, 0x20	; 32
     8d8:	28 dd       	rcall	.-1456   	; 0x32a <_ZN7MCP34264readEPjS0_>
	
	if (status != MCP_OK) {
     8da:	81 11       	cpse	r24, r1
     8dc:	34 c0       	rjmp	.+104    	; 0x946 <_ZN18PowerSupplyMonitor14readPowerValueEPf+0x84>
		return false;
	}

	*power = (voltage * VOLTAGE_FACTOR) * (current * CURRENT_FACTOR);
     8de:	60 91 00 20 	lds	r22, 0x2000
     8e2:	70 91 01 20 	lds	r23, 0x2001
     8e6:	80 e0       	ldi	r24, 0x00	; 0
     8e8:	90 e0       	ldi	r25, 0x00	; 0
     8ea:	f8 d3       	rcall	.+2032   	; 0x10dc <__floatunsisf>
     8ec:	20 e0       	ldi	r18, 0x00	; 0
     8ee:	30 e0       	ldi	r19, 0x00	; 0
     8f0:	40 e0       	ldi	r20, 0x00	; 0
     8f2:	52 e4       	ldi	r21, 0x42	; 66
     8f4:	81 d4       	rcall	.+2306   	; 0x11f8 <__mulsf3>
     8f6:	20 e0       	ldi	r18, 0x00	; 0
     8f8:	30 e0       	ldi	r19, 0x00	; 0
     8fa:	40 e0       	ldi	r20, 0x00	; 0
     8fc:	5f e3       	ldi	r21, 0x3F	; 63
     8fe:	7c d4       	rcall	.+2296   	; 0x11f8 <__mulsf3>
     900:	20 e0       	ldi	r18, 0x00	; 0
     902:	30 e0       	ldi	r19, 0x00	; 0
     904:	4a e7       	ldi	r20, 0x7A	; 122
     906:	54 e4       	ldi	r21, 0x44	; 68
     908:	55 d3       	rcall	.+1706   	; 0xfb4 <__divsf3>
     90a:	6b 01       	movw	r12, r22
     90c:	7c 01       	movw	r14, r24
     90e:	60 91 02 20 	lds	r22, 0x2002
     912:	70 91 03 20 	lds	r23, 0x2003
     916:	80 e0       	ldi	r24, 0x00	; 0
     918:	90 e0       	ldi	r25, 0x00	; 0
     91a:	e0 d3       	rcall	.+1984   	; 0x10dc <__floatunsisf>
     91c:	20 e0       	ldi	r18, 0x00	; 0
     91e:	30 e0       	ldi	r19, 0x00	; 0
     920:	40 e4       	ldi	r20, 0x40	; 64
     922:	50 e4       	ldi	r21, 0x40	; 64
     924:	69 d4       	rcall	.+2258   	; 0x11f8 <__mulsf3>
     926:	20 e0       	ldi	r18, 0x00	; 0
     928:	30 e0       	ldi	r19, 0x00	; 0
     92a:	4a e7       	ldi	r20, 0x7A	; 122
     92c:	54 e4       	ldi	r21, 0x44	; 68
     92e:	42 d3       	rcall	.+1668   	; 0xfb4 <__divsf3>
     930:	9b 01       	movw	r18, r22
     932:	ac 01       	movw	r20, r24
     934:	c7 01       	movw	r24, r14
     936:	b6 01       	movw	r22, r12
     938:	5f d4       	rcall	.+2238   	; 0x11f8 <__mulsf3>
     93a:	68 83       	st	Y, r22
     93c:	79 83       	std	Y+1, r23	; 0x01
     93e:	8a 83       	std	Y+2, r24	; 0x02
     940:	9b 83       	std	Y+3, r25	; 0x03
	//*power = voltage * VOLTAGE_FACTOR;

	return true;
     942:	81 e0       	ldi	r24, 0x01	; 1
     944:	01 c0       	rjmp	.+2      	; 0x948 <_ZN18PowerSupplyMonitor14readPowerValueEPf+0x86>
bool PowerSupplyMonitor::readPowerValue(float* power) {
	static uint16_t voltage, current;
	uint8_t status = mcp3426.read(&current, &voltage);
	
	if (status != MCP_OK) {
		return false;
     946:	80 e0       	ldi	r24, 0x00	; 0

	*power = (voltage * VOLTAGE_FACTOR) * (current * CURRENT_FACTOR);
	//*power = voltage * VOLTAGE_FACTOR;

	return true;
}
     948:	df 91       	pop	r29
     94a:	cf 91       	pop	r28
     94c:	ff 90       	pop	r15
     94e:	ef 90       	pop	r14
     950:	df 90       	pop	r13
     952:	cf 90       	pop	r12
     954:	08 95       	ret

00000956 <__vector_22>:
	}
}

void setAnalogIndicatorMode(uint8_t newMode, uint8_t delay) {
	hearbeatCounter = delay * 4; // heartbeat every 1/4s
	analogIndicatorMode = newMode;
     956:	1f 92       	push	r1
     958:	0f 92       	push	r0
     95a:	0f b6       	in	r0, 0x3f	; 63
     95c:	0f 92       	push	r0
     95e:	11 24       	eor	r1, r1
     960:	0b b6       	in	r0, 0x3b	; 59
     962:	0f 92       	push	r0
     964:	2f 93       	push	r18
     966:	3f 93       	push	r19
     968:	4f 93       	push	r20
     96a:	5f 93       	push	r21
     96c:	6f 93       	push	r22
     96e:	7f 93       	push	r23
     970:	8f 93       	push	r24
     972:	9f 93       	push	r25
     974:	af 93       	push	r26
     976:	bf 93       	push	r27
     978:	ef 93       	push	r30
     97a:	ff 93       	push	r31
     97c:	88 e0       	ldi	r24, 0x08	; 8
     97e:	90 e0       	ldi	r25, 0x00	; 0
     980:	e0 e4       	ldi	r30, 0x40	; 64
     982:	f8 e0       	ldi	r31, 0x08	; 8
     984:	80 a3       	std	Z+32, r24	; 0x20
     986:	91 a3       	std	Z+33, r25	; 0x21
     988:	64 e0       	ldi	r22, 0x04	; 4
     98a:	87 e2       	ldi	r24, 0x27	; 39
     98c:	90 e2       	ldi	r25, 0x20	; 32
     98e:	9e dd       	rcall	.-1220   	; 0x4cc <_ZN6Events9setStatusEh>
     990:	ff 91       	pop	r31
     992:	ef 91       	pop	r30
     994:	bf 91       	pop	r27
     996:	af 91       	pop	r26
     998:	9f 91       	pop	r25
     99a:	8f 91       	pop	r24
     99c:	7f 91       	pop	r23
     99e:	6f 91       	pop	r22
     9a0:	5f 91       	pop	r21
     9a2:	4f 91       	pop	r20
     9a4:	3f 91       	pop	r19
     9a6:	2f 91       	pop	r18
     9a8:	0f 90       	pop	r0
     9aa:	0b be       	out	0x3b, r0	; 59
     9ac:	0f 90       	pop	r0
     9ae:	0f be       	out	0x3f, r0	; 63
     9b0:	0f 90       	pop	r0
     9b2:	1f 90       	pop	r1
     9b4:	18 95       	reti

000009b6 <__vector_20>:
     9b6:	1f 92       	push	r1
     9b8:	0f 92       	push	r0
     9ba:	0f b6       	in	r0, 0x3f	; 63
     9bc:	0f 92       	push	r0
     9be:	11 24       	eor	r1, r1
     9c0:	0b b6       	in	r0, 0x3b	; 59
     9c2:	0f 92       	push	r0
     9c4:	2f 93       	push	r18
     9c6:	3f 93       	push	r19
     9c8:	4f 93       	push	r20
     9ca:	5f 93       	push	r21
     9cc:	6f 93       	push	r22
     9ce:	7f 93       	push	r23
     9d0:	8f 93       	push	r24
     9d2:	9f 93       	push	r25
     9d4:	af 93       	push	r26
     9d6:	bf 93       	push	r27
     9d8:	ef 93       	push	r30
     9da:	ff 93       	push	r31
     9dc:	63 e0       	ldi	r22, 0x03	; 3
     9de:	87 e2       	ldi	r24, 0x27	; 39
     9e0:	90 e2       	ldi	r25, 0x20	; 32
     9e2:	74 dd       	rcall	.-1304   	; 0x4cc <_ZN6Events9setStatusEh>
     9e4:	88 e0       	ldi	r24, 0x08	; 8
     9e6:	90 e0       	ldi	r25, 0x00	; 0
     9e8:	e0 e4       	ldi	r30, 0x40	; 64
     9ea:	f8 e0       	ldi	r31, 0x08	; 8
     9ec:	80 a3       	std	Z+32, r24	; 0x20
     9ee:	91 a3       	std	Z+33, r25	; 0x21
     9f0:	ff 91       	pop	r31
     9f2:	ef 91       	pop	r30
     9f4:	bf 91       	pop	r27
     9f6:	af 91       	pop	r26
     9f8:	9f 91       	pop	r25
     9fa:	8f 91       	pop	r24
     9fc:	7f 91       	pop	r23
     9fe:	6f 91       	pop	r22
     a00:	5f 91       	pop	r21
     a02:	4f 91       	pop	r20
     a04:	3f 91       	pop	r19
     a06:	2f 91       	pop	r18
     a08:	0f 90       	pop	r0
     a0a:	0b be       	out	0x3b, r0	; 59
     a0c:	0f 90       	pop	r0
     a0e:	0f be       	out	0x3f, r0	; 63
     a10:	0f 90       	pop	r0
     a12:	1f 90       	pop	r1
     a14:	18 95       	reti

00000a16 <__vector_85>:
     a16:	1f 92       	push	r1
     a18:	0f 92       	push	r0
     a1a:	0f b6       	in	r0, 0x3f	; 63
     a1c:	0f 92       	push	r0
     a1e:	11 24       	eor	r1, r1
     a20:	0b b6       	in	r0, 0x3b	; 59
     a22:	0f 92       	push	r0
     a24:	2f 93       	push	r18
     a26:	3f 93       	push	r19
     a28:	4f 93       	push	r20
     a2a:	5f 93       	push	r21
     a2c:	6f 93       	push	r22
     a2e:	7f 93       	push	r23
     a30:	8f 93       	push	r24
     a32:	9f 93       	push	r25
     a34:	af 93       	push	r26
     a36:	bf 93       	push	r27
     a38:	ef 93       	push	r30
     a3a:	ff 93       	push	r31
     a3c:	88 e0       	ldi	r24, 0x08	; 8
     a3e:	90 e0       	ldi	r25, 0x00	; 0
     a40:	e0 e4       	ldi	r30, 0x40	; 64
     a42:	f9 e0       	ldi	r31, 0x09	; 9
     a44:	80 a3       	std	Z+32, r24	; 0x20
     a46:	91 a3       	std	Z+33, r25	; 0x21
     a48:	66 e0       	ldi	r22, 0x06	; 6
     a4a:	87 e2       	ldi	r24, 0x27	; 39
     a4c:	90 e2       	ldi	r25, 0x20	; 32
     a4e:	3e dd       	rcall	.-1412   	; 0x4cc <_ZN6Events9setStatusEh>
     a50:	ff 91       	pop	r31
     a52:	ef 91       	pop	r30
     a54:	bf 91       	pop	r27
     a56:	af 91       	pop	r26
     a58:	9f 91       	pop	r25
     a5a:	8f 91       	pop	r24
     a5c:	7f 91       	pop	r23
     a5e:	6f 91       	pop	r22
     a60:	5f 91       	pop	r21
     a62:	4f 91       	pop	r20
     a64:	3f 91       	pop	r19
     a66:	2f 91       	pop	r18
     a68:	0f 90       	pop	r0
     a6a:	0b be       	out	0x3b, r0	; 59
     a6c:	0f 90       	pop	r0
     a6e:	0f be       	out	0x3f, r0	; 63
     a70:	0f 90       	pop	r0
     a72:	1f 90       	pop	r1
     a74:	18 95       	reti

00000a76 <__vector_83>:
     a76:	1f 92       	push	r1
     a78:	0f 92       	push	r0
     a7a:	0f b6       	in	r0, 0x3f	; 63
     a7c:	0f 92       	push	r0
     a7e:	11 24       	eor	r1, r1
     a80:	0b b6       	in	r0, 0x3b	; 59
     a82:	0f 92       	push	r0
     a84:	2f 93       	push	r18
     a86:	3f 93       	push	r19
     a88:	4f 93       	push	r20
     a8a:	5f 93       	push	r21
     a8c:	6f 93       	push	r22
     a8e:	7f 93       	push	r23
     a90:	8f 93       	push	r24
     a92:	9f 93       	push	r25
     a94:	af 93       	push	r26
     a96:	bf 93       	push	r27
     a98:	ef 93       	push	r30
     a9a:	ff 93       	push	r31
     a9c:	88 e0       	ldi	r24, 0x08	; 8
     a9e:	90 e0       	ldi	r25, 0x00	; 0
     aa0:	e0 e4       	ldi	r30, 0x40	; 64
     aa2:	f9 e0       	ldi	r31, 0x09	; 9
     aa4:	80 a3       	std	Z+32, r24	; 0x20
     aa6:	91 a3       	std	Z+33, r25	; 0x21
     aa8:	65 e0       	ldi	r22, 0x05	; 5
     aaa:	87 e2       	ldi	r24, 0x27	; 39
     aac:	90 e2       	ldi	r25, 0x20	; 32
     aae:	0e dd       	rcall	.-1508   	; 0x4cc <_ZN6Events9setStatusEh>
     ab0:	ff 91       	pop	r31
     ab2:	ef 91       	pop	r30
     ab4:	bf 91       	pop	r27
     ab6:	af 91       	pop	r26
     ab8:	9f 91       	pop	r25
     aba:	8f 91       	pop	r24
     abc:	7f 91       	pop	r23
     abe:	6f 91       	pop	r22
     ac0:	5f 91       	pop	r21
     ac2:	4f 91       	pop	r20
     ac4:	3f 91       	pop	r19
     ac6:	2f 91       	pop	r18
     ac8:	0f 90       	pop	r0
     aca:	0b be       	out	0x3b, r0	; 59
     acc:	0f 90       	pop	r0
     ace:	0f be       	out	0x3f, r0	; 63
     ad0:	0f 90       	pop	r0
     ad2:	1f 90       	pop	r1
     ad4:	18 95       	reti

00000ad6 <__vector_77>:
     ad6:	1f 92       	push	r1
     ad8:	0f 92       	push	r0
     ada:	0f b6       	in	r0, 0x3f	; 63
     adc:	0f 92       	push	r0
     ade:	11 24       	eor	r1, r1
     ae0:	0b b6       	in	r0, 0x3b	; 59
     ae2:	0f 92       	push	r0
     ae4:	2f 93       	push	r18
     ae6:	3f 93       	push	r19
     ae8:	4f 93       	push	r20
     aea:	5f 93       	push	r21
     aec:	6f 93       	push	r22
     aee:	7f 93       	push	r23
     af0:	8f 93       	push	r24
     af2:	9f 93       	push	r25
     af4:	af 93       	push	r26
     af6:	bf 93       	push	r27
     af8:	ef 93       	push	r30
     afa:	ff 93       	push	r31
     afc:	80 91 28 20 	lds	r24, 0x2028
     b00:	90 91 29 20 	lds	r25, 0x2029
     b04:	00 97       	sbiw	r24, 0x00	; 0
     b06:	59 f0       	breq	.+22     	; 0xb1e <__vector_77+0x48>
     b08:	01 97       	sbiw	r24, 0x01	; 1
     b0a:	80 93 28 20 	sts	0x2028, r24
     b0e:	90 93 29 20 	sts	0x2029, r25
     b12:	89 2b       	or	r24, r25
     b14:	21 f4       	brne	.+8      	; 0xb1e <__vector_77+0x48>
     b16:	60 e1       	ldi	r22, 0x10	; 16
     b18:	87 e2       	ldi	r24, 0x27	; 39
     b1a:	90 e2       	ldi	r25, 0x20	; 32
     b1c:	d7 dc       	rcall	.-1618   	; 0x4cc <_ZN6Events9setStatusEh>
     b1e:	80 91 0d 20 	lds	r24, 0x200D
     b22:	81 11       	cpse	r24, r1
     b24:	12 c0       	rjmp	.+36     	; 0xb4a <__vector_77+0x74>
     b26:	68 e0       	ldi	r22, 0x08	; 8
     b28:	70 e2       	ldi	r23, 0x20	; 32
     b2a:	8e e0       	ldi	r24, 0x0E	; 14
     b2c:	90 e2       	ldi	r25, 0x20	; 32
     b2e:	c9 de       	rcall	.-622    	; 0x8c2 <_ZN18PowerSupplyMonitor14readPowerValueEPf>
     b30:	88 23       	and	r24, r24
     b32:	59 f0       	breq	.+22     	; 0xb4a <__vector_77+0x74>
     b34:	40 91 08 20 	lds	r20, 0x2008
     b38:	50 91 09 20 	lds	r21, 0x2009
     b3c:	60 91 0a 20 	lds	r22, 0x200A
     b40:	70 91 0b 20 	lds	r23, 0x200B
     b44:	82 e2       	ldi	r24, 0x22	; 34
     b46:	90 e2       	ldi	r25, 0x20	; 32
     b48:	09 dd       	rcall	.-1518   	; 0x55c <_ZN15AnalogIndicator15setPercentValueEf>
     b4a:	ff 91       	pop	r31
     b4c:	ef 91       	pop	r30
     b4e:	bf 91       	pop	r27
     b50:	af 91       	pop	r26
     b52:	9f 91       	pop	r25
     b54:	8f 91       	pop	r24
     b56:	7f 91       	pop	r23
     b58:	6f 91       	pop	r22
     b5a:	5f 91       	pop	r21
     b5c:	4f 91       	pop	r20
     b5e:	3f 91       	pop	r19
     b60:	2f 91       	pop	r18
     b62:	0f 90       	pop	r0
     b64:	0b be       	out	0x3b, r0	; 59
     b66:	0f 90       	pop	r0
     b68:	0f be       	out	0x3f, r0	; 63
     b6a:	0f 90       	pop	r0
     b6c:	1f 90       	pop	r1
     b6e:	18 95       	reti

00000b70 <_Z22processSwitchInterruptv>:
     b70:	82 e3       	ldi	r24, 0x32	; 50
     b72:	90 e2       	ldi	r25, 0x20	; 32
     b74:	0d d2       	rcall	.+1050   	; 0xf90 <_ZN15InterruptSwitch16disableInterruptEv>
     b76:	8d e1       	ldi	r24, 0x1D	; 29
     b78:	90 e2       	ldi	r25, 0x20	; 32
     b7a:	0a d2       	rcall	.+1044   	; 0xf90 <_ZN15InterruptSwitch16disableInterruptEv>
     b7c:	8e e2       	ldi	r24, 0x2E	; 46
     b7e:	90 e2       	ldi	r25, 0x20	; 32
     b80:	e0 c1       	rjmp	.+960    	; 0xf42 <_ZN5Timer6enableEv>
     b82:	08 95       	ret

00000b84 <__vector_66>:
     b84:	1f 92       	push	r1
     b86:	0f 92       	push	r0
     b88:	0f b6       	in	r0, 0x3f	; 63
     b8a:	0f 92       	push	r0
     b8c:	11 24       	eor	r1, r1
     b8e:	0b b6       	in	r0, 0x3b	; 59
     b90:	0f 92       	push	r0
     b92:	2f 93       	push	r18
     b94:	3f 93       	push	r19
     b96:	4f 93       	push	r20
     b98:	5f 93       	push	r21
     b9a:	6f 93       	push	r22
     b9c:	7f 93       	push	r23
     b9e:	8f 93       	push	r24
     ba0:	9f 93       	push	r25
     ba2:	af 93       	push	r26
     ba4:	bf 93       	push	r27
     ba6:	ef 93       	push	r30
     ba8:	ff 93       	push	r31
     baa:	e2 df       	rcall	.-60     	; 0xb70 <_Z22processSwitchInterruptv>
     bac:	82 e3       	ldi	r24, 0x32	; 50
     bae:	90 e2       	ldi	r25, 0x20	; 32
     bb0:	f2 dc       	rcall	.-1564   	; 0x596 <_ZN5Debug9toggleLedEv>
     bb2:	64 e0       	ldi	r22, 0x04	; 4
     bb4:	70 e2       	ldi	r23, 0x20	; 32
     bb6:	8e e0       	ldi	r24, 0x0E	; 14
     bb8:	90 e2       	ldi	r25, 0x20	; 32
     bba:	83 de       	rcall	.-762    	; 0x8c2 <_ZN18PowerSupplyMonitor14readPowerValueEPf>
     bbc:	88 23       	and	r24, r24
     bbe:	59 f0       	breq	.+22     	; 0xbd6 <__vector_66+0x52>
     bc0:	40 91 04 20 	lds	r20, 0x2004
     bc4:	50 91 05 20 	lds	r21, 0x2005
     bc8:	60 91 06 20 	lds	r22, 0x2006
     bcc:	70 91 07 20 	lds	r23, 0x2007
     bd0:	82 e2       	ldi	r24, 0x22	; 34
     bd2:	90 e2       	ldi	r25, 0x20	; 32
     bd4:	c3 dc       	rcall	.-1658   	; 0x55c <_ZN15AnalogIndicator15setPercentValueEf>
     bd6:	ff 91       	pop	r31
     bd8:	ef 91       	pop	r30
     bda:	bf 91       	pop	r27
     bdc:	af 91       	pop	r26
     bde:	9f 91       	pop	r25
     be0:	8f 91       	pop	r24
     be2:	7f 91       	pop	r23
     be4:	6f 91       	pop	r22
     be6:	5f 91       	pop	r21
     be8:	4f 91       	pop	r20
     bea:	3f 91       	pop	r19
     bec:	2f 91       	pop	r18
     bee:	0f 90       	pop	r0
     bf0:	0b be       	out	0x3b, r0	; 59
     bf2:	0f 90       	pop	r0
     bf4:	0f be       	out	0x3f, r0	; 63
     bf6:	0f 90       	pop	r0
     bf8:	1f 90       	pop	r1
     bfa:	18 95       	reti

00000bfc <_Z21processTimerInterruptv>:
     bfc:	82 e3       	ldi	r24, 0x32	; 50
     bfe:	90 e2       	ldi	r25, 0x20	; 32
     c00:	cc d1       	rcall	.+920    	; 0xf9a <_ZN15InterruptSwitch4isUpEv>
     c02:	88 23       	and	r24, r24
     c04:	71 f0       	breq	.+28     	; 0xc22 <_Z21processTimerInterruptv+0x26>
     c06:	8d e1       	ldi	r24, 0x1D	; 29
     c08:	90 e2       	ldi	r25, 0x20	; 32
     c0a:	c7 d1       	rcall	.+910    	; 0xf9a <_ZN15InterruptSwitch4isUpEv>
     c0c:	88 23       	and	r24, r24
     c0e:	49 f0       	breq	.+18     	; 0xc22 <_Z21processTimerInterruptv+0x26>
     c10:	8e e2       	ldi	r24, 0x2E	; 46
     c12:	90 e2       	ldi	r25, 0x20	; 32
     c14:	9c d1       	rcall	.+824    	; 0xf4e <_ZN5Timer7disableEv>
     c16:	82 e3       	ldi	r24, 0x32	; 50
     c18:	90 e2       	ldi	r25, 0x20	; 32
     c1a:	9e d1       	rcall	.+828    	; 0xf58 <_ZN15InterruptSwitch15enableInterruptEv>
     c1c:	8d e1       	ldi	r24, 0x1D	; 29
     c1e:	90 e2       	ldi	r25, 0x20	; 32
     c20:	9b c1       	rjmp	.+822    	; 0xf58 <_ZN15InterruptSwitch15enableInterruptEv>
     c22:	08 95       	ret

00000c24 <__vector_14>:
     c24:	1f 92       	push	r1
     c26:	0f 92       	push	r0
     c28:	0f b6       	in	r0, 0x3f	; 63
     c2a:	0f 92       	push	r0
     c2c:	11 24       	eor	r1, r1
     c2e:	0b b6       	in	r0, 0x3b	; 59
     c30:	0f 92       	push	r0
     c32:	2f 93       	push	r18
     c34:	3f 93       	push	r19
     c36:	4f 93       	push	r20
     c38:	5f 93       	push	r21
     c3a:	6f 93       	push	r22
     c3c:	7f 93       	push	r23
     c3e:	8f 93       	push	r24
     c40:	9f 93       	push	r25
     c42:	af 93       	push	r26
     c44:	bf 93       	push	r27
     c46:	ef 93       	push	r30
     c48:	ff 93       	push	r31
     c4a:	d8 df       	rcall	.-80     	; 0xbfc <_Z21processTimerInterruptv>
     c4c:	ff 91       	pop	r31
     c4e:	ef 91       	pop	r30
     c50:	bf 91       	pop	r27
     c52:	af 91       	pop	r26
     c54:	9f 91       	pop	r25
     c56:	8f 91       	pop	r24
     c58:	7f 91       	pop	r23
     c5a:	6f 91       	pop	r22
     c5c:	5f 91       	pop	r21
     c5e:	4f 91       	pop	r20
     c60:	3f 91       	pop	r19
     c62:	2f 91       	pop	r18
     c64:	0f 90       	pop	r0
     c66:	0b be       	out	0x3b, r0	; 59
     c68:	0f 90       	pop	r0
     c6a:	0f be       	out	0x3f, r0	; 63
     c6c:	0f 90       	pop	r0
     c6e:	1f 90       	pop	r1
     c70:	18 95       	reti

00000c72 <main>:
     c72:	cf 93       	push	r28
     c74:	df 93       	push	r29
     c76:	00 d0       	rcall	.+0      	; 0xc78 <main+0x6>
     c78:	1f 92       	push	r1
     c7a:	cd b7       	in	r28, 0x3d	; 61
     c7c:	de b7       	in	r29, 0x3e	; 62
     c7e:	80 e4       	ldi	r24, 0x40	; 64
     c80:	98 e0       	ldi	r25, 0x08	; 8
     c82:	8b 83       	std	Y+3, r24	; 0x03
     c84:	9c 83       	std	Y+4, r25	; 0x04
     c86:	80 e4       	ldi	r24, 0x40	; 64
     c88:	99 e0       	ldi	r25, 0x09	; 9
     c8a:	89 83       	std	Y+1, r24	; 0x01
     c8c:	9a 83       	std	Y+2, r25	; 0x02
     c8e:	82 e3       	ldi	r24, 0x32	; 50
     c90:	90 e2       	ldi	r25, 0x20	; 32
     c92:	7b dc       	rcall	.-1802   	; 0x58a <_ZN5Debug4initEv>
     c94:	8e e2       	ldi	r24, 0x2E	; 46
     c96:	90 e2       	ldi	r25, 0x20	; 32
     c98:	45 d1       	rcall	.+650    	; 0xf24 <_ZN5Timer4initEv>
     c9a:	8a e2       	ldi	r24, 0x2A	; 42
     c9c:	90 e2       	ldi	r25, 0x20	; 32
     c9e:	42 d1       	rcall	.+644    	; 0xf24 <_ZN5Timer4initEv>
     ca0:	8d e1       	ldi	r24, 0x1D	; 29
     ca2:	90 e2       	ldi	r25, 0x20	; 32
     ca4:	f5 dc       	rcall	.-1558   	; 0x690 <_ZN12PowerControl4initEv>
     ca6:	ce 01       	movw	r24, r28
     ca8:	03 96       	adiw	r24, 0x03	; 3
     caa:	c0 dc       	rcall	.-1664   	; 0x62c <_ZN7Encoder8InitMainEv>
     cac:	ce 01       	movw	r24, r28
     cae:	01 96       	adiw	r24, 0x01	; 1
     cb0:	d6 dc       	rcall	.-1620   	; 0x65e <_ZN7Encoder13InitSecondaryEv>
     cb2:	82 e2       	ldi	r24, 0x22	; 34
     cb4:	90 e2       	ldi	r25, 0x20	; 32
     cb6:	1c dc       	rcall	.-1992   	; 0x4f0 <_ZN15AnalogIndicator4initEv>
     cb8:	8c e1       	ldi	r24, 0x1C	; 28
     cba:	90 e2       	ldi	r25, 0x20	; 32
     cbc:	07 dd       	rcall	.-1522   	; 0x6cc <_ZN13InputSelector4initEv>
     cbe:	83 e1       	ldi	r24, 0x13	; 19
     cc0:	90 e2       	ldi	r25, 0x20	; 32
     cc2:	b7 da       	rcall	.-2706   	; 0x232 <_ZN13VolumeControl4initEv>
     cc4:	8e e0       	ldi	r24, 0x0E	; 14
     cc6:	90 e2       	ldi	r25, 0x20	; 32
     cc8:	fa dd       	rcall	.-1036   	; 0x8be <_ZN18PowerSupplyMonitor4initEv>
     cca:	83 e0       	ldi	r24, 0x03	; 3
     ccc:	e0 ea       	ldi	r30, 0xA0	; 160
     cce:	f0 e0       	ldi	r31, 0x00	; 0
     cd0:	82 83       	std	Z+2, r24	; 0x02
     cd2:	78 94       	sei
     cd4:	8a e2       	ldi	r24, 0x2A	; 42
     cd6:	90 e2       	ldi	r25, 0x20	; 32
     cd8:	34 d1       	rcall	.+616    	; 0xf42 <_ZN5Timer6enableEv>
     cda:	0f 2e       	mov	r0, r31
     cdc:	fc e0       	ldi	r31, 0x0C	; 12
     cde:	cf 2e       	mov	r12, r31
     ce0:	d1 2c       	mov	r13, r1
     ce2:	f0 2d       	mov	r31, r0
     ce4:	ee 24       	eor	r14, r14
     ce6:	e3 94       	inc	r14
     ce8:	87 e2       	ldi	r24, 0x27	; 39
     cea:	90 e2       	ldi	r25, 0x20	; 32
     cec:	f2 db       	rcall	.-2076   	; 0x4d2 <_ZN6Events9getStatusEv>
     cee:	18 2f       	mov	r17, r24
     cf0:	83 30       	cpi	r24, 0x03	; 3
     cf2:	89 f4       	brne	.+34     	; 0xd16 <main+0xa4>
     cf4:	c0 92 28 20 	sts	0x2028, r12
     cf8:	d0 92 29 20 	sts	0x2029, r13
     cfc:	e0 92 0d 20 	sts	0x200D, r14
     d00:	83 e1       	ldi	r24, 0x13	; 19
     d02:	90 e2       	ldi	r25, 0x20	; 32
     d04:	d2 da       	rcall	.-2652   	; 0x2aa <_ZN13VolumeControl13stepAudioDownEv>
     d06:	83 e1       	ldi	r24, 0x13	; 19
     d08:	90 e2       	ldi	r25, 0x20	; 32
     d0a:	ef da       	rcall	.-2594   	; 0x2ea <_ZN13VolumeControl21getCurrentAudioVolumeEv>
     d0c:	68 2f       	mov	r22, r24
     d0e:	82 e2       	ldi	r24, 0x22	; 34
     d10:	90 e2       	ldi	r25, 0x20	; 32
     d12:	0b dc       	rcall	.-2026   	; 0x52a <_ZN15AnalogIndicator15setPercentValueEh>
     d14:	26 c0       	rjmp	.+76     	; 0xd62 <main+0xf0>
     d16:	84 30       	cpi	r24, 0x04	; 4
     d18:	89 f4       	brne	.+34     	; 0xd3c <main+0xca>
     d1a:	c0 92 28 20 	sts	0x2028, r12
     d1e:	d0 92 29 20 	sts	0x2029, r13
     d22:	e0 92 0d 20 	sts	0x200D, r14
     d26:	83 e1       	ldi	r24, 0x13	; 19
     d28:	90 e2       	ldi	r25, 0x20	; 32
     d2a:	b5 da       	rcall	.-2710   	; 0x296 <_ZN13VolumeControl11stepAudioUpEv>
     d2c:	83 e1       	ldi	r24, 0x13	; 19
     d2e:	90 e2       	ldi	r25, 0x20	; 32
     d30:	dc da       	rcall	.-2632   	; 0x2ea <_ZN13VolumeControl21getCurrentAudioVolumeEv>
     d32:	68 2f       	mov	r22, r24
     d34:	82 e2       	ldi	r24, 0x22	; 34
     d36:	90 e2       	ldi	r25, 0x20	; 32
     d38:	f8 db       	rcall	.-2064   	; 0x52a <_ZN15AnalogIndicator15setPercentValueEh>
     d3a:	26 c0       	rjmp	.+76     	; 0xd88 <main+0x116>
     d3c:	85 30       	cpi	r24, 0x05	; 5
     d3e:	89 f4       	brne	.+34     	; 0xd62 <main+0xf0>
     d40:	c0 92 28 20 	sts	0x2028, r12
     d44:	d0 92 29 20 	sts	0x2029, r13
     d48:	e0 92 0d 20 	sts	0x200D, r14
     d4c:	83 e1       	ldi	r24, 0x13	; 19
     d4e:	90 e2       	ldi	r25, 0x20	; 32
     d50:	c1 da       	rcall	.-2686   	; 0x2d4 <_ZN13VolumeControl12stepBassDownEv>
     d52:	83 e1       	ldi	r24, 0x13	; 19
     d54:	90 e2       	ldi	r25, 0x20	; 32
     d56:	cc da       	rcall	.-2664   	; 0x2f0 <_ZN13VolumeControl20getCurrentBassVolumeEv>
     d58:	68 2f       	mov	r22, r24
     d5a:	82 e2       	ldi	r24, 0x22	; 34
     d5c:	90 e2       	ldi	r25, 0x20	; 32
     d5e:	e5 db       	rcall	.-2102   	; 0x52a <_ZN15AnalogIndicator15setPercentValueEh>
     d60:	c3 cf       	rjmp	.-122    	; 0xce8 <main+0x76>
     d62:	16 30       	cpi	r17, 0x06	; 6
     d64:	89 f4       	brne	.+34     	; 0xd88 <main+0x116>
     d66:	c0 92 28 20 	sts	0x2028, r12
     d6a:	d0 92 29 20 	sts	0x2029, r13
     d6e:	e0 92 0d 20 	sts	0x200D, r14
     d72:	83 e1       	ldi	r24, 0x13	; 19
     d74:	90 e2       	ldi	r25, 0x20	; 32
     d76:	a3 da       	rcall	.-2746   	; 0x2be <_ZN13VolumeControl10stepBassUpEv>
     d78:	83 e1       	ldi	r24, 0x13	; 19
     d7a:	90 e2       	ldi	r25, 0x20	; 32
     d7c:	b9 da       	rcall	.-2702   	; 0x2f0 <_ZN13VolumeControl20getCurrentBassVolumeEv>
     d7e:	68 2f       	mov	r22, r24
     d80:	82 e2       	ldi	r24, 0x22	; 34
     d82:	90 e2       	ldi	r25, 0x20	; 32
     d84:	d2 db       	rcall	.-2140   	; 0x52a <_ZN15AnalogIndicator15setPercentValueEh>
     d86:	b0 cf       	rjmp	.-160    	; 0xce8 <main+0x76>
     d88:	10 31       	cpi	r17, 0x10	; 16
     d8a:	09 f0       	breq	.+2      	; 0xd8e <main+0x11c>
     d8c:	ad cf       	rjmp	.-166    	; 0xce8 <main+0x76>
     d8e:	10 92 28 20 	sts	0x2028, r1
     d92:	10 92 29 20 	sts	0x2029, r1
     d96:	10 92 0d 20 	sts	0x200D, r1
     d9a:	a6 cf       	rjmp	.-180    	; 0xce8 <main+0x76>

00000d9c <_Z6turnOnv>:
}

void turnOn() {
	powerControl.enableLight();
     d9c:	8d e1       	ldi	r24, 0x1D	; 29
     d9e:	90 e2       	ldi	r25, 0x20	; 32
     da0:	8b dc       	rcall	.-1770   	; 0x6b8 <_ZN12PowerControl11enableLightEv>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     da2:	8f e4       	ldi	r24, 0x4F	; 79
     da4:	93 ec       	ldi	r25, 0xC3	; 195
     da6:	01 97       	sbiw	r24, 0x01	; 1
     da8:	f1 f7       	brne	.-4      	; 0xda6 <_Z6turnOnv+0xa>
     daa:	00 c0       	rjmp	.+0      	; 0xdac <_Z6turnOnv+0x10>
     dac:	00 00       	nop
	_delay_ms(100);
	powerControl.enablePower();
     dae:	8d e1       	ldi	r24, 0x1D	; 29
     db0:	90 e2       	ldi	r25, 0x20	; 32
     db2:	78 dc       	rcall	.-1808   	; 0x6a4 <_ZN12PowerControl11enablePowerEv>
     db4:	8f e4       	ldi	r24, 0x4F	; 79
     db6:	93 ec       	ldi	r25, 0xC3	; 195
     db8:	01 97       	sbiw	r24, 0x01	; 1
     dba:	f1 f7       	brne	.-4      	; 0xdb8 <_Z6turnOnv+0x1c>
     dbc:	00 c0       	rjmp	.+0      	; 0xdbe <_Z6turnOnv+0x22>
     dbe:	00 00       	nop
	_delay_ms(100);
	volumeControl.unmute();
     dc0:	83 e1       	ldi	r24, 0x13	; 19
     dc2:	90 e2       	ldi	r25, 0x20	; 32
     dc4:	9d da       	rcall	.-2758   	; 0x300 <_ZN13VolumeControl6unmuteEv>

	debug.blink(1);
     dc6:	61 e0       	ldi	r22, 0x01	; 1
     dc8:	82 e3       	ldi	r24, 0x32	; 50
     dca:	90 e2       	ldi	r25, 0x20	; 32
     dcc:	e9 cb       	rjmp	.-2094   	; 0x5a0 <_ZN5Debug5blinkEh>
     dce:	08 95       	ret

00000dd0 <_Z7turnOffv>:
}

void turnOff() {
	volumeControl.mute();
     dd0:	83 e1       	ldi	r24, 0x13	; 19
     dd2:	90 e2       	ldi	r25, 0x20	; 32
     dd4:	90 da       	rcall	.-2784   	; 0x2f6 <_ZN13VolumeControl4muteEv>
	powerControl.disableLight();
     dd6:	8d e1       	ldi	r24, 0x1D	; 29
     dd8:	90 e2       	ldi	r25, 0x20	; 32
     dda:	73 dc       	rcall	.-1818   	; 0x6c2 <_ZN12PowerControl12disableLightEv>
	powerControl.disablePower();
     ddc:	8d e1       	ldi	r24, 0x1D	; 29
     dde:	90 e2       	ldi	r25, 0x20	; 32
     de0:	66 dc       	rcall	.-1844   	; 0x6ae <_ZN12PowerControl12disablePowerEv>

	debug.blink(2);
     de2:	62 e0       	ldi	r22, 0x02	; 2
     de4:	82 e3       	ldi	r24, 0x32	; 50
     de6:	90 e2       	ldi	r25, 0x20	; 32
     de8:	db cb       	rjmp	.-2122   	; 0x5a0 <_ZN5Debug5blinkEh>
     dea:	08 95       	ret

00000dec <__vector_2>:
}

/* *****************
 * Port C: Power Switch 0 int
 ***************** */
ISR (PORTC_INT0_vect) {
     dec:	1f 92       	push	r1
     dee:	0f 92       	push	r0
     df0:	0f b6       	in	r0, 0x3f	; 63
     df2:	0f 92       	push	r0
     df4:	11 24       	eor	r1, r1
     df6:	0b b6       	in	r0, 0x3b	; 59
     df8:	0f 92       	push	r0
     dfa:	2f 93       	push	r18
     dfc:	3f 93       	push	r19
     dfe:	4f 93       	push	r20
     e00:	5f 93       	push	r21
     e02:	6f 93       	push	r22
     e04:	7f 93       	push	r23
     e06:	8f 93       	push	r24
     e08:	9f 93       	push	r25
     e0a:	af 93       	push	r26
     e0c:	bf 93       	push	r27
     e0e:	ef 93       	push	r30
     e10:	ff 93       	push	r31
	processSwitchInterrupt();
     e12:	ae de       	rcall	.-676    	; 0xb70 <_Z22processSwitchInterruptv>

	if (turnedOn) {
     e14:	80 91 0c 20 	lds	r24, 0x200C
     e18:	88 23       	and	r24, r24
     e1a:	11 f0       	breq	.+4      	; 0xe20 <__vector_2+0x34>
		turnOff();
     e1c:	d9 df       	rcall	.-78     	; 0xdd0 <_Z7turnOffv>
     e1e:	01 c0       	rjmp	.+2      	; 0xe22 <__vector_2+0x36>
	} else {
		turnOn();
     e20:	bd df       	rcall	.-134    	; 0xd9c <_Z6turnOnv>
	}

	turnedOn = !turnedOn;
     e22:	90 91 0c 20 	lds	r25, 0x200C
     e26:	81 e0       	ldi	r24, 0x01	; 1
     e28:	89 27       	eor	r24, r25
     e2a:	80 93 0c 20 	sts	0x200C, r24
}
     e2e:	ff 91       	pop	r31
     e30:	ef 91       	pop	r30
     e32:	bf 91       	pop	r27
     e34:	af 91       	pop	r26
     e36:	9f 91       	pop	r25
     e38:	8f 91       	pop	r24
     e3a:	7f 91       	pop	r23
     e3c:	6f 91       	pop	r22
     e3e:	5f 91       	pop	r21
     e40:	4f 91       	pop	r20
     e42:	3f 91       	pop	r19
     e44:	2f 91       	pop	r18
     e46:	0f 90       	pop	r0
     e48:	0b be       	out	0x3b, r0	; 59
     e4a:	0f 90       	pop	r0
     e4c:	0f be       	out	0x3f, r0	; 63
     e4e:	0f 90       	pop	r0
     e50:	1f 90       	pop	r1
     e52:	18 95       	reti

00000e54 <_GLOBAL__sub_I_debug>:
	PORT_t* port;
	uint8_t pin;
	register8_t* portCtrl;

public:
	InterruptSwitch (PORT_t* port, uint8_t pin, register8_t* portCtrl) : port(port), pin(pin), portCtrl(portCtrl) {}
     e54:	80 e0       	ldi	r24, 0x00	; 0
     e56:	96 e0       	ldi	r25, 0x06	; 6
     e58:	80 93 32 20 	sts	0x2032, r24
     e5c:	90 93 33 20 	sts	0x2033, r25
     e60:	28 e0       	ldi	r18, 0x08	; 8
     e62:	20 93 34 20 	sts	0x2034, r18
     e66:	83 e1       	ldi	r24, 0x13	; 19
     e68:	96 e0       	ldi	r25, 0x06	; 6
     e6a:	80 93 35 20 	sts	0x2035, r24
     e6e:	90 93 36 20 	sts	0x2036, r25
private:
	TC0_t* timer;
	uint16_t per;

public:
	Timer (TC0_t* timer, uint16_t per) : timer(timer), per(per) {}
     e72:	80 e0       	ldi	r24, 0x00	; 0
     e74:	98 e0       	ldi	r25, 0x08	; 8
     e76:	80 93 2e 20 	sts	0x202E, r24
     e7a:	90 93 2f 20 	sts	0x202F, r25
     e7e:	88 e5       	ldi	r24, 0x58	; 88
     e80:	92 e0       	ldi	r25, 0x02	; 2
     e82:	80 93 30 20 	sts	0x2030, r24
     e86:	90 93 31 20 	sts	0x2031, r25
     e8a:	80 e0       	ldi	r24, 0x00	; 0
     e8c:	99 e0       	ldi	r25, 0x09	; 9
     e8e:	80 93 2a 20 	sts	0x202A, r24
     e92:	90 93 2b 20 	sts	0x202B, r25
     e96:	84 ef       	ldi	r24, 0xF4	; 244
     e98:	91 e0       	ldi	r25, 0x01	; 1
     e9a:	80 93 2c 20 	sts	0x202C, r24
     e9e:	90 93 2d 20 	sts	0x202D, r25

private:
	uint8_t inputsStatus;

public:
	Events() : inputsStatus(NO_ACTION) {}
     ea2:	10 92 27 20 	sts	0x2027, r1
	PORT_t* dacPort;
	uint8_t dacPin_bm;

public:
	AnalogIndicator(DAC_t* dac, PORT_t* dacPort, uint8_t dacPin_bm)
		: dac(dac), dacPort(dacPort), dacPin_bm(dacPin_bm) {};
     ea6:	80 e2       	ldi	r24, 0x20	; 32
     ea8:	93 e0       	ldi	r25, 0x03	; 3
     eaa:	80 93 22 20 	sts	0x2022, r24
     eae:	90 93 23 20 	sts	0x2023, r25
     eb2:	80 e2       	ldi	r24, 0x20	; 32
     eb4:	96 e0       	ldi	r25, 0x06	; 6
     eb6:	80 93 24 20 	sts	0x2024, r24
     eba:	90 93 25 20 	sts	0x2025, r25
     ebe:	34 e0       	ldi	r19, 0x04	; 4
     ec0:	30 93 26 20 	sts	0x2026, r19
     ec4:	80 e4       	ldi	r24, 0x40	; 64
     ec6:	96 e0       	ldi	r25, 0x06	; 6
     ec8:	80 93 1d 20 	sts	0x201D, r24
     ecc:	90 93 1e 20 	sts	0x201E, r25
     ed0:	30 93 1f 20 	sts	0x201F, r19
     ed4:	82 e5       	ldi	r24, 0x52	; 82
     ed6:	96 e0       	ldi	r25, 0x06	; 6
     ed8:	80 93 20 20 	sts	0x2020, r24
     edc:	90 93 21 20 	sts	0x2021, r25

private:
	uint8_t currentInput;

public:
	InputSelector() : currentInput(PIN0_bm) {}
     ee0:	81 e0       	ldi	r24, 0x01	; 1
     ee2:	80 93 1c 20 	sts	0x201C, r24
	PORT_t* csPort;
	uint8_t csPin_bm;

public:
	PGA4311(SPI_t* spi, PORT_t* spiPort, PORT_t* csPort, uint8_t csPin_bm)
		: spi(spi), spiPort(spiPort), csPort(csPort), csPin_bm(csPin_bm) {};
     ee6:	80 ec       	ldi	r24, 0xC0	; 192
     ee8:	9a e0       	ldi	r25, 0x0A	; 10
     eea:	80 93 13 20 	sts	0x2013, r24
     eee:	90 93 14 20 	sts	0x2014, r25
     ef2:	80 e8       	ldi	r24, 0x80	; 128
     ef4:	96 e0       	ldi	r25, 0x06	; 6
     ef6:	80 93 15 20 	sts	0x2015, r24
     efa:	90 93 16 20 	sts	0x2016, r25
     efe:	80 93 17 20 	sts	0x2017, r24
     f02:	90 93 18 20 	sts	0x2018, r25
     f06:	20 93 19 20 	sts	0x2019, r18

public:
	VolumeControl(uint8_t initialAudioVolume, uint8_t initialBassVolume) : 
		pga4311(&SPIE, &PORTE, &PORTE, PIN3_bm),
		audioVolume(initialAudioVolume),
		bassVolume(initialBassVolume) {}
     f0a:	81 e2       	ldi	r24, 0x21	; 33
     f0c:	80 93 1a 20 	sts	0x201A, r24
     f10:	8c e3       	ldi	r24, 0x3C	; 60
     f12:	80 93 1b 20 	sts	0x201B, r24
	TWI_t * twi;

	uint8_t buffer[3];

public:
	MCP3426(TWI_t* twi) : twi(twi) {}
     f16:	80 e8       	ldi	r24, 0x80	; 128
     f18:	94 e0       	ldi	r25, 0x04	; 4
     f1a:	80 93 0e 20 	sts	0x200E, r24
     f1e:	90 93 0f 20 	sts	0x200F, r25
     f22:	08 95       	ret

00000f24 <_ZN5Timer4initEv>:
 */ 
#include <avr/io.h>

#include "Timer.hpp"

void Timer::init() {
     f24:	fc 01       	movw	r30, r24
	timer->PER = per;
     f26:	a0 81       	ld	r26, Z
     f28:	b1 81       	ldd	r27, Z+1	; 0x01
     f2a:	82 81       	ldd	r24, Z+2	; 0x02
     f2c:	93 81       	ldd	r25, Z+3	; 0x03
     f2e:	96 96       	adiw	r26, 0x26	; 38
     f30:	8d 93       	st	X+, r24
     f32:	9c 93       	st	X, r25
     f34:	97 97       	sbiw	r26, 0x27	; 39
	timer->INTCTRLA = TC_OVFINTLVL_MED_gc;
     f36:	01 90       	ld	r0, Z+
     f38:	f0 81       	ld	r31, Z
     f3a:	e0 2d       	mov	r30, r0
     f3c:	82 e0       	ldi	r24, 0x02	; 2
     f3e:	86 83       	std	Z+6, r24	; 0x06
     f40:	08 95       	ret

00000f42 <_ZN5Timer6enableEv>:
}

void Timer::enable() {
	timer->CTRLA = TC_CLKSEL_DIV1024_gc;
     f42:	dc 01       	movw	r26, r24
     f44:	ed 91       	ld	r30, X+
     f46:	fc 91       	ld	r31, X
     f48:	87 e0       	ldi	r24, 0x07	; 7
     f4a:	80 83       	st	Z, r24
     f4c:	08 95       	ret

00000f4e <_ZN5Timer7disableEv>:
}

void Timer::disable() {
	timer->CTRLA = TC_CLKSEL_OFF_gc;
     f4e:	dc 01       	movw	r26, r24
     f50:	ed 91       	ld	r30, X+
     f52:	fc 91       	ld	r31, X
     f54:	10 82       	st	Z, r1
     f56:	08 95       	ret

00000f58 <_ZN15InterruptSwitch15enableInterruptEv>:

	enableInterrupt();
}

void InterruptSwitch::enableInterrupt() {
	port->INTCTRL = PORT_INT0LVL_LO_gc;
     f58:	dc 01       	movw	r26, r24
     f5a:	ed 91       	ld	r30, X+
     f5c:	fc 91       	ld	r31, X
     f5e:	11 97       	sbiw	r26, 0x01	; 1
     f60:	21 e0       	ldi	r18, 0x01	; 1
     f62:	21 87       	std	Z+9, r18	; 0x09
	port->INTFLAGS = PORT_INT0IF_bm;
     f64:	ed 91       	ld	r30, X+
     f66:	fc 91       	ld	r31, X
     f68:	24 87       	std	Z+12, r18	; 0x0c
     f6a:	08 95       	ret

00000f6c <_ZN15InterruptSwitch4initEv>:
 */ 
#include <avr/io.h>

#include "Switch.hpp"

void InterruptSwitch::init() {
     f6c:	fc 01       	movw	r30, r24

	port->DIRCLR = pin;
     f6e:	a0 81       	ld	r26, Z
     f70:	b1 81       	ldd	r27, Z+1	; 0x01
     f72:	82 81       	ldd	r24, Z+2	; 0x02
     f74:	12 96       	adiw	r26, 0x02	; 2
     f76:	8c 93       	st	X, r24
	*(portCtrl) = PORT_OPC_PULLUP_gc | PORT_ISC_FALLING_gc;
     f78:	a3 81       	ldd	r26, Z+3	; 0x03
     f7a:	b4 81       	ldd	r27, Z+4	; 0x04
     f7c:	8a e1       	ldi	r24, 0x1A	; 26
     f7e:	8c 93       	st	X, r24
	port->INT0MASK = pin;
     f80:	a0 81       	ld	r26, Z
     f82:	b1 81       	ldd	r27, Z+1	; 0x01
     f84:	82 81       	ldd	r24, Z+2	; 0x02
     f86:	1a 96       	adiw	r26, 0x0a	; 10
     f88:	8c 93       	st	X, r24

	enableInterrupt();
     f8a:	cf 01       	movw	r24, r30
     f8c:	e5 cf       	rjmp	.-54     	; 0xf58 <_ZN15InterruptSwitch15enableInterruptEv>
     f8e:	08 95       	ret

00000f90 <_ZN15InterruptSwitch16disableInterruptEv>:
	port->INTCTRL = PORT_INT0LVL_LO_gc;
	port->INTFLAGS = PORT_INT0IF_bm;
}

void InterruptSwitch::disableInterrupt() {
	port->INTCTRL = PORT_INT0LVL_OFF_gc;
     f90:	dc 01       	movw	r26, r24
     f92:	ed 91       	ld	r30, X+
     f94:	fc 91       	ld	r31, X
     f96:	11 86       	std	Z+9, r1	; 0x09
     f98:	08 95       	ret

00000f9a <_ZN15InterruptSwitch4isUpEv>:
}

bool InterruptSwitch::isUp() {
	return port->IN & pin;
     f9a:	dc 01       	movw	r26, r24
     f9c:	ed 91       	ld	r30, X+
     f9e:	fc 91       	ld	r31, X
     fa0:	11 97       	sbiw	r26, 0x01	; 1
     fa2:	20 85       	ldd	r18, Z+8	; 0x08
     fa4:	12 96       	adiw	r26, 0x02	; 2
     fa6:	8c 91       	ld	r24, X
     fa8:	92 2f       	mov	r25, r18
     faa:	98 23       	and	r25, r24
     fac:	81 e0       	ldi	r24, 0x01	; 1
     fae:	09 f4       	brne	.+2      	; 0xfb2 <_ZN15InterruptSwitch4isUpEv+0x18>
     fb0:	80 e0       	ldi	r24, 0x00	; 0
}
     fb2:	08 95       	ret

00000fb4 <__divsf3>:
     fb4:	0c d0       	rcall	.+24     	; 0xfce <__divsf3x>
     fb6:	e6 c0       	rjmp	.+460    	; 0x1184 <__fp_round>
     fb8:	de d0       	rcall	.+444    	; 0x1176 <__fp_pscB>
     fba:	40 f0       	brcs	.+16     	; 0xfcc <__divsf3+0x18>
     fbc:	d5 d0       	rcall	.+426    	; 0x1168 <__fp_pscA>
     fbe:	30 f0       	brcs	.+12     	; 0xfcc <__divsf3+0x18>
     fc0:	21 f4       	brne	.+8      	; 0xfca <__divsf3+0x16>
     fc2:	5f 3f       	cpi	r21, 0xFF	; 255
     fc4:	19 f0       	breq	.+6      	; 0xfcc <__divsf3+0x18>
     fc6:	c7 c0       	rjmp	.+398    	; 0x1156 <__fp_inf>
     fc8:	51 11       	cpse	r21, r1
     fca:	10 c1       	rjmp	.+544    	; 0x11ec <__fp_szero>
     fcc:	ca c0       	rjmp	.+404    	; 0x1162 <__fp_nan>

00000fce <__divsf3x>:
     fce:	eb d0       	rcall	.+470    	; 0x11a6 <__fp_split3>
     fd0:	98 f3       	brcs	.-26     	; 0xfb8 <__divsf3+0x4>

00000fd2 <__divsf3_pse>:
     fd2:	99 23       	and	r25, r25
     fd4:	c9 f3       	breq	.-14     	; 0xfc8 <__divsf3+0x14>
     fd6:	55 23       	and	r21, r21
     fd8:	b1 f3       	breq	.-20     	; 0xfc6 <__divsf3+0x12>
     fda:	95 1b       	sub	r25, r21
     fdc:	55 0b       	sbc	r21, r21
     fde:	bb 27       	eor	r27, r27
     fe0:	aa 27       	eor	r26, r26
     fe2:	62 17       	cp	r22, r18
     fe4:	73 07       	cpc	r23, r19
     fe6:	84 07       	cpc	r24, r20
     fe8:	38 f0       	brcs	.+14     	; 0xff8 <__divsf3_pse+0x26>
     fea:	9f 5f       	subi	r25, 0xFF	; 255
     fec:	5f 4f       	sbci	r21, 0xFF	; 255
     fee:	22 0f       	add	r18, r18
     ff0:	33 1f       	adc	r19, r19
     ff2:	44 1f       	adc	r20, r20
     ff4:	aa 1f       	adc	r26, r26
     ff6:	a9 f3       	breq	.-22     	; 0xfe2 <__divsf3_pse+0x10>
     ff8:	33 d0       	rcall	.+102    	; 0x1060 <__divsf3_pse+0x8e>
     ffa:	0e 2e       	mov	r0, r30
     ffc:	3a f0       	brmi	.+14     	; 0x100c <__divsf3_pse+0x3a>
     ffe:	e0 e8       	ldi	r30, 0x80	; 128
    1000:	30 d0       	rcall	.+96     	; 0x1062 <__divsf3_pse+0x90>
    1002:	91 50       	subi	r25, 0x01	; 1
    1004:	50 40       	sbci	r21, 0x00	; 0
    1006:	e6 95       	lsr	r30
    1008:	00 1c       	adc	r0, r0
    100a:	ca f7       	brpl	.-14     	; 0xffe <__divsf3_pse+0x2c>
    100c:	29 d0       	rcall	.+82     	; 0x1060 <__divsf3_pse+0x8e>
    100e:	fe 2f       	mov	r31, r30
    1010:	27 d0       	rcall	.+78     	; 0x1060 <__divsf3_pse+0x8e>
    1012:	66 0f       	add	r22, r22
    1014:	77 1f       	adc	r23, r23
    1016:	88 1f       	adc	r24, r24
    1018:	bb 1f       	adc	r27, r27
    101a:	26 17       	cp	r18, r22
    101c:	37 07       	cpc	r19, r23
    101e:	48 07       	cpc	r20, r24
    1020:	ab 07       	cpc	r26, r27
    1022:	b0 e8       	ldi	r27, 0x80	; 128
    1024:	09 f0       	breq	.+2      	; 0x1028 <__divsf3_pse+0x56>
    1026:	bb 0b       	sbc	r27, r27
    1028:	80 2d       	mov	r24, r0
    102a:	bf 01       	movw	r22, r30
    102c:	ff 27       	eor	r31, r31
    102e:	93 58       	subi	r25, 0x83	; 131
    1030:	5f 4f       	sbci	r21, 0xFF	; 255
    1032:	2a f0       	brmi	.+10     	; 0x103e <__divsf3_pse+0x6c>
    1034:	9e 3f       	cpi	r25, 0xFE	; 254
    1036:	51 05       	cpc	r21, r1
    1038:	68 f0       	brcs	.+26     	; 0x1054 <__divsf3_pse+0x82>
    103a:	8d c0       	rjmp	.+282    	; 0x1156 <__fp_inf>
    103c:	d7 c0       	rjmp	.+430    	; 0x11ec <__fp_szero>
    103e:	5f 3f       	cpi	r21, 0xFF	; 255
    1040:	ec f3       	brlt	.-6      	; 0x103c <__divsf3_pse+0x6a>
    1042:	98 3e       	cpi	r25, 0xE8	; 232
    1044:	dc f3       	brlt	.-10     	; 0x103c <__divsf3_pse+0x6a>
    1046:	86 95       	lsr	r24
    1048:	77 95       	ror	r23
    104a:	67 95       	ror	r22
    104c:	b7 95       	ror	r27
    104e:	f7 95       	ror	r31
    1050:	9f 5f       	subi	r25, 0xFF	; 255
    1052:	c9 f7       	brne	.-14     	; 0x1046 <__divsf3_pse+0x74>
    1054:	88 0f       	add	r24, r24
    1056:	91 1d       	adc	r25, r1
    1058:	96 95       	lsr	r25
    105a:	87 95       	ror	r24
    105c:	97 f9       	bld	r25, 7
    105e:	08 95       	ret
    1060:	e1 e0       	ldi	r30, 0x01	; 1
    1062:	66 0f       	add	r22, r22
    1064:	77 1f       	adc	r23, r23
    1066:	88 1f       	adc	r24, r24
    1068:	bb 1f       	adc	r27, r27
    106a:	62 17       	cp	r22, r18
    106c:	73 07       	cpc	r23, r19
    106e:	84 07       	cpc	r24, r20
    1070:	ba 07       	cpc	r27, r26
    1072:	20 f0       	brcs	.+8      	; 0x107c <__divsf3_pse+0xaa>
    1074:	62 1b       	sub	r22, r18
    1076:	73 0b       	sbc	r23, r19
    1078:	84 0b       	sbc	r24, r20
    107a:	ba 0b       	sbc	r27, r26
    107c:	ee 1f       	adc	r30, r30
    107e:	88 f7       	brcc	.-30     	; 0x1062 <__divsf3_pse+0x90>
    1080:	e0 95       	com	r30
    1082:	08 95       	ret

00001084 <__fixunssfsi>:
    1084:	98 d0       	rcall	.+304    	; 0x11b6 <__fp_splitA>
    1086:	88 f0       	brcs	.+34     	; 0x10aa <__fixunssfsi+0x26>
    1088:	9f 57       	subi	r25, 0x7F	; 127
    108a:	90 f0       	brcs	.+36     	; 0x10b0 <__fixunssfsi+0x2c>
    108c:	b9 2f       	mov	r27, r25
    108e:	99 27       	eor	r25, r25
    1090:	b7 51       	subi	r27, 0x17	; 23
    1092:	a0 f0       	brcs	.+40     	; 0x10bc <__fixunssfsi+0x38>
    1094:	d1 f0       	breq	.+52     	; 0x10ca <__fixunssfsi+0x46>
    1096:	66 0f       	add	r22, r22
    1098:	77 1f       	adc	r23, r23
    109a:	88 1f       	adc	r24, r24
    109c:	99 1f       	adc	r25, r25
    109e:	1a f0       	brmi	.+6      	; 0x10a6 <__fixunssfsi+0x22>
    10a0:	ba 95       	dec	r27
    10a2:	c9 f7       	brne	.-14     	; 0x1096 <__fixunssfsi+0x12>
    10a4:	12 c0       	rjmp	.+36     	; 0x10ca <__fixunssfsi+0x46>
    10a6:	b1 30       	cpi	r27, 0x01	; 1
    10a8:	81 f0       	breq	.+32     	; 0x10ca <__fixunssfsi+0x46>
    10aa:	9f d0       	rcall	.+318    	; 0x11ea <__fp_zero>
    10ac:	b1 e0       	ldi	r27, 0x01	; 1
    10ae:	08 95       	ret
    10b0:	9c c0       	rjmp	.+312    	; 0x11ea <__fp_zero>
    10b2:	67 2f       	mov	r22, r23
    10b4:	78 2f       	mov	r23, r24
    10b6:	88 27       	eor	r24, r24
    10b8:	b8 5f       	subi	r27, 0xF8	; 248
    10ba:	39 f0       	breq	.+14     	; 0x10ca <__fixunssfsi+0x46>
    10bc:	b9 3f       	cpi	r27, 0xF9	; 249
    10be:	cc f3       	brlt	.-14     	; 0x10b2 <__fixunssfsi+0x2e>
    10c0:	86 95       	lsr	r24
    10c2:	77 95       	ror	r23
    10c4:	67 95       	ror	r22
    10c6:	b3 95       	inc	r27
    10c8:	d9 f7       	brne	.-10     	; 0x10c0 <__fixunssfsi+0x3c>
    10ca:	3e f4       	brtc	.+14     	; 0x10da <__fixunssfsi+0x56>
    10cc:	90 95       	com	r25
    10ce:	80 95       	com	r24
    10d0:	70 95       	com	r23
    10d2:	61 95       	neg	r22
    10d4:	7f 4f       	sbci	r23, 0xFF	; 255
    10d6:	8f 4f       	sbci	r24, 0xFF	; 255
    10d8:	9f 4f       	sbci	r25, 0xFF	; 255
    10da:	08 95       	ret

000010dc <__floatunsisf>:
    10dc:	e8 94       	clt
    10de:	09 c0       	rjmp	.+18     	; 0x10f2 <__floatsisf+0x12>

000010e0 <__floatsisf>:
    10e0:	97 fb       	bst	r25, 7
    10e2:	3e f4       	brtc	.+14     	; 0x10f2 <__floatsisf+0x12>
    10e4:	90 95       	com	r25
    10e6:	80 95       	com	r24
    10e8:	70 95       	com	r23
    10ea:	61 95       	neg	r22
    10ec:	7f 4f       	sbci	r23, 0xFF	; 255
    10ee:	8f 4f       	sbci	r24, 0xFF	; 255
    10f0:	9f 4f       	sbci	r25, 0xFF	; 255
    10f2:	99 23       	and	r25, r25
    10f4:	a9 f0       	breq	.+42     	; 0x1120 <__floatsisf+0x40>
    10f6:	f9 2f       	mov	r31, r25
    10f8:	96 e9       	ldi	r25, 0x96	; 150
    10fa:	bb 27       	eor	r27, r27
    10fc:	93 95       	inc	r25
    10fe:	f6 95       	lsr	r31
    1100:	87 95       	ror	r24
    1102:	77 95       	ror	r23
    1104:	67 95       	ror	r22
    1106:	b7 95       	ror	r27
    1108:	f1 11       	cpse	r31, r1
    110a:	f8 cf       	rjmp	.-16     	; 0x10fc <__floatsisf+0x1c>
    110c:	fa f4       	brpl	.+62     	; 0x114c <__floatsisf+0x6c>
    110e:	bb 0f       	add	r27, r27
    1110:	11 f4       	brne	.+4      	; 0x1116 <__floatsisf+0x36>
    1112:	60 ff       	sbrs	r22, 0
    1114:	1b c0       	rjmp	.+54     	; 0x114c <__floatsisf+0x6c>
    1116:	6f 5f       	subi	r22, 0xFF	; 255
    1118:	7f 4f       	sbci	r23, 0xFF	; 255
    111a:	8f 4f       	sbci	r24, 0xFF	; 255
    111c:	9f 4f       	sbci	r25, 0xFF	; 255
    111e:	16 c0       	rjmp	.+44     	; 0x114c <__floatsisf+0x6c>
    1120:	88 23       	and	r24, r24
    1122:	11 f0       	breq	.+4      	; 0x1128 <__floatsisf+0x48>
    1124:	96 e9       	ldi	r25, 0x96	; 150
    1126:	11 c0       	rjmp	.+34     	; 0x114a <__floatsisf+0x6a>
    1128:	77 23       	and	r23, r23
    112a:	21 f0       	breq	.+8      	; 0x1134 <__floatsisf+0x54>
    112c:	9e e8       	ldi	r25, 0x8E	; 142
    112e:	87 2f       	mov	r24, r23
    1130:	76 2f       	mov	r23, r22
    1132:	05 c0       	rjmp	.+10     	; 0x113e <__floatsisf+0x5e>
    1134:	66 23       	and	r22, r22
    1136:	71 f0       	breq	.+28     	; 0x1154 <__floatsisf+0x74>
    1138:	96 e8       	ldi	r25, 0x86	; 134
    113a:	86 2f       	mov	r24, r22
    113c:	70 e0       	ldi	r23, 0x00	; 0
    113e:	60 e0       	ldi	r22, 0x00	; 0
    1140:	2a f0       	brmi	.+10     	; 0x114c <__floatsisf+0x6c>
    1142:	9a 95       	dec	r25
    1144:	66 0f       	add	r22, r22
    1146:	77 1f       	adc	r23, r23
    1148:	88 1f       	adc	r24, r24
    114a:	da f7       	brpl	.-10     	; 0x1142 <__floatsisf+0x62>
    114c:	88 0f       	add	r24, r24
    114e:	96 95       	lsr	r25
    1150:	87 95       	ror	r24
    1152:	97 f9       	bld	r25, 7
    1154:	08 95       	ret

00001156 <__fp_inf>:
    1156:	97 f9       	bld	r25, 7
    1158:	9f 67       	ori	r25, 0x7F	; 127
    115a:	80 e8       	ldi	r24, 0x80	; 128
    115c:	70 e0       	ldi	r23, 0x00	; 0
    115e:	60 e0       	ldi	r22, 0x00	; 0
    1160:	08 95       	ret

00001162 <__fp_nan>:
    1162:	9f ef       	ldi	r25, 0xFF	; 255
    1164:	80 ec       	ldi	r24, 0xC0	; 192
    1166:	08 95       	ret

00001168 <__fp_pscA>:
    1168:	00 24       	eor	r0, r0
    116a:	0a 94       	dec	r0
    116c:	16 16       	cp	r1, r22
    116e:	17 06       	cpc	r1, r23
    1170:	18 06       	cpc	r1, r24
    1172:	09 06       	cpc	r0, r25
    1174:	08 95       	ret

00001176 <__fp_pscB>:
    1176:	00 24       	eor	r0, r0
    1178:	0a 94       	dec	r0
    117a:	12 16       	cp	r1, r18
    117c:	13 06       	cpc	r1, r19
    117e:	14 06       	cpc	r1, r20
    1180:	05 06       	cpc	r0, r21
    1182:	08 95       	ret

00001184 <__fp_round>:
    1184:	09 2e       	mov	r0, r25
    1186:	03 94       	inc	r0
    1188:	00 0c       	add	r0, r0
    118a:	11 f4       	brne	.+4      	; 0x1190 <__fp_round+0xc>
    118c:	88 23       	and	r24, r24
    118e:	52 f0       	brmi	.+20     	; 0x11a4 <__fp_round+0x20>
    1190:	bb 0f       	add	r27, r27
    1192:	40 f4       	brcc	.+16     	; 0x11a4 <__fp_round+0x20>
    1194:	bf 2b       	or	r27, r31
    1196:	11 f4       	brne	.+4      	; 0x119c <__fp_round+0x18>
    1198:	60 ff       	sbrs	r22, 0
    119a:	04 c0       	rjmp	.+8      	; 0x11a4 <__fp_round+0x20>
    119c:	6f 5f       	subi	r22, 0xFF	; 255
    119e:	7f 4f       	sbci	r23, 0xFF	; 255
    11a0:	8f 4f       	sbci	r24, 0xFF	; 255
    11a2:	9f 4f       	sbci	r25, 0xFF	; 255
    11a4:	08 95       	ret

000011a6 <__fp_split3>:
    11a6:	57 fd       	sbrc	r21, 7
    11a8:	90 58       	subi	r25, 0x80	; 128
    11aa:	44 0f       	add	r20, r20
    11ac:	55 1f       	adc	r21, r21
    11ae:	59 f0       	breq	.+22     	; 0x11c6 <__fp_splitA+0x10>
    11b0:	5f 3f       	cpi	r21, 0xFF	; 255
    11b2:	71 f0       	breq	.+28     	; 0x11d0 <__fp_splitA+0x1a>
    11b4:	47 95       	ror	r20

000011b6 <__fp_splitA>:
    11b6:	88 0f       	add	r24, r24
    11b8:	97 fb       	bst	r25, 7
    11ba:	99 1f       	adc	r25, r25
    11bc:	61 f0       	breq	.+24     	; 0x11d6 <__fp_splitA+0x20>
    11be:	9f 3f       	cpi	r25, 0xFF	; 255
    11c0:	79 f0       	breq	.+30     	; 0x11e0 <__fp_splitA+0x2a>
    11c2:	87 95       	ror	r24
    11c4:	08 95       	ret
    11c6:	12 16       	cp	r1, r18
    11c8:	13 06       	cpc	r1, r19
    11ca:	14 06       	cpc	r1, r20
    11cc:	55 1f       	adc	r21, r21
    11ce:	f2 cf       	rjmp	.-28     	; 0x11b4 <__fp_split3+0xe>
    11d0:	46 95       	lsr	r20
    11d2:	f1 df       	rcall	.-30     	; 0x11b6 <__fp_splitA>
    11d4:	08 c0       	rjmp	.+16     	; 0x11e6 <__fp_splitA+0x30>
    11d6:	16 16       	cp	r1, r22
    11d8:	17 06       	cpc	r1, r23
    11da:	18 06       	cpc	r1, r24
    11dc:	99 1f       	adc	r25, r25
    11de:	f1 cf       	rjmp	.-30     	; 0x11c2 <__fp_splitA+0xc>
    11e0:	86 95       	lsr	r24
    11e2:	71 05       	cpc	r23, r1
    11e4:	61 05       	cpc	r22, r1
    11e6:	08 94       	sec
    11e8:	08 95       	ret

000011ea <__fp_zero>:
    11ea:	e8 94       	clt

000011ec <__fp_szero>:
    11ec:	bb 27       	eor	r27, r27
    11ee:	66 27       	eor	r22, r22
    11f0:	77 27       	eor	r23, r23
    11f2:	cb 01       	movw	r24, r22
    11f4:	97 f9       	bld	r25, 7
    11f6:	08 95       	ret

000011f8 <__mulsf3>:
    11f8:	0b d0       	rcall	.+22     	; 0x1210 <__mulsf3x>
    11fa:	c4 cf       	rjmp	.-120    	; 0x1184 <__fp_round>
    11fc:	b5 df       	rcall	.-150    	; 0x1168 <__fp_pscA>
    11fe:	28 f0       	brcs	.+10     	; 0x120a <__mulsf3+0x12>
    1200:	ba df       	rcall	.-140    	; 0x1176 <__fp_pscB>
    1202:	18 f0       	brcs	.+6      	; 0x120a <__mulsf3+0x12>
    1204:	95 23       	and	r25, r21
    1206:	09 f0       	breq	.+2      	; 0x120a <__mulsf3+0x12>
    1208:	a6 cf       	rjmp	.-180    	; 0x1156 <__fp_inf>
    120a:	ab cf       	rjmp	.-170    	; 0x1162 <__fp_nan>
    120c:	11 24       	eor	r1, r1
    120e:	ee cf       	rjmp	.-36     	; 0x11ec <__fp_szero>

00001210 <__mulsf3x>:
    1210:	ca df       	rcall	.-108    	; 0x11a6 <__fp_split3>
    1212:	a0 f3       	brcs	.-24     	; 0x11fc <__mulsf3+0x4>

00001214 <__mulsf3_pse>:
    1214:	95 9f       	mul	r25, r21
    1216:	d1 f3       	breq	.-12     	; 0x120c <__mulsf3+0x14>
    1218:	95 0f       	add	r25, r21
    121a:	50 e0       	ldi	r21, 0x00	; 0
    121c:	55 1f       	adc	r21, r21
    121e:	62 9f       	mul	r22, r18
    1220:	f0 01       	movw	r30, r0
    1222:	72 9f       	mul	r23, r18
    1224:	bb 27       	eor	r27, r27
    1226:	f0 0d       	add	r31, r0
    1228:	b1 1d       	adc	r27, r1
    122a:	63 9f       	mul	r22, r19
    122c:	aa 27       	eor	r26, r26
    122e:	f0 0d       	add	r31, r0
    1230:	b1 1d       	adc	r27, r1
    1232:	aa 1f       	adc	r26, r26
    1234:	64 9f       	mul	r22, r20
    1236:	66 27       	eor	r22, r22
    1238:	b0 0d       	add	r27, r0
    123a:	a1 1d       	adc	r26, r1
    123c:	66 1f       	adc	r22, r22
    123e:	82 9f       	mul	r24, r18
    1240:	22 27       	eor	r18, r18
    1242:	b0 0d       	add	r27, r0
    1244:	a1 1d       	adc	r26, r1
    1246:	62 1f       	adc	r22, r18
    1248:	73 9f       	mul	r23, r19
    124a:	b0 0d       	add	r27, r0
    124c:	a1 1d       	adc	r26, r1
    124e:	62 1f       	adc	r22, r18
    1250:	83 9f       	mul	r24, r19
    1252:	a0 0d       	add	r26, r0
    1254:	61 1d       	adc	r22, r1
    1256:	22 1f       	adc	r18, r18
    1258:	74 9f       	mul	r23, r20
    125a:	33 27       	eor	r19, r19
    125c:	a0 0d       	add	r26, r0
    125e:	61 1d       	adc	r22, r1
    1260:	23 1f       	adc	r18, r19
    1262:	84 9f       	mul	r24, r20
    1264:	60 0d       	add	r22, r0
    1266:	21 1d       	adc	r18, r1
    1268:	82 2f       	mov	r24, r18
    126a:	76 2f       	mov	r23, r22
    126c:	6a 2f       	mov	r22, r26
    126e:	11 24       	eor	r1, r1
    1270:	9f 57       	subi	r25, 0x7F	; 127
    1272:	50 40       	sbci	r21, 0x00	; 0
    1274:	8a f0       	brmi	.+34     	; 0x1298 <__mulsf3_pse+0x84>
    1276:	e1 f0       	breq	.+56     	; 0x12b0 <__mulsf3_pse+0x9c>
    1278:	88 23       	and	r24, r24
    127a:	4a f0       	brmi	.+18     	; 0x128e <__mulsf3_pse+0x7a>
    127c:	ee 0f       	add	r30, r30
    127e:	ff 1f       	adc	r31, r31
    1280:	bb 1f       	adc	r27, r27
    1282:	66 1f       	adc	r22, r22
    1284:	77 1f       	adc	r23, r23
    1286:	88 1f       	adc	r24, r24
    1288:	91 50       	subi	r25, 0x01	; 1
    128a:	50 40       	sbci	r21, 0x00	; 0
    128c:	a9 f7       	brne	.-22     	; 0x1278 <__mulsf3_pse+0x64>
    128e:	9e 3f       	cpi	r25, 0xFE	; 254
    1290:	51 05       	cpc	r21, r1
    1292:	70 f0       	brcs	.+28     	; 0x12b0 <__mulsf3_pse+0x9c>
    1294:	60 cf       	rjmp	.-320    	; 0x1156 <__fp_inf>
    1296:	aa cf       	rjmp	.-172    	; 0x11ec <__fp_szero>
    1298:	5f 3f       	cpi	r21, 0xFF	; 255
    129a:	ec f3       	brlt	.-6      	; 0x1296 <__mulsf3_pse+0x82>
    129c:	98 3e       	cpi	r25, 0xE8	; 232
    129e:	dc f3       	brlt	.-10     	; 0x1296 <__mulsf3_pse+0x82>
    12a0:	86 95       	lsr	r24
    12a2:	77 95       	ror	r23
    12a4:	67 95       	ror	r22
    12a6:	b7 95       	ror	r27
    12a8:	f7 95       	ror	r31
    12aa:	e7 95       	ror	r30
    12ac:	9f 5f       	subi	r25, 0xFF	; 255
    12ae:	c1 f7       	brne	.-16     	; 0x12a0 <__mulsf3_pse+0x8c>
    12b0:	fe 2b       	or	r31, r30
    12b2:	88 0f       	add	r24, r24
    12b4:	91 1d       	adc	r25, r1
    12b6:	96 95       	lsr	r25
    12b8:	87 95       	ror	r24
    12ba:	97 f9       	bld	r25, 7
    12bc:	08 95       	ret

000012be <__tablejump_elpm__>:
    12be:	07 90       	elpm	r0, Z+
    12c0:	f6 91       	elpm	r31, Z
    12c2:	e0 2d       	mov	r30, r0
    12c4:	19 94       	eijmp

000012c6 <_exit>:
    12c6:	f8 94       	cli

000012c8 <__stop_program>:
    12c8:	ff cf       	rjmp	.-2      	; 0x12c8 <__stop_program>
