# SETTINGS ../simusched tareas.tsk 4 1 2 SchedRR 4 5 7 7 8
LOAD 0 0
LOAD 0 1
LOAD 0 2
LOAD 0 3
LOAD 0 4
LOAD 0 5
LOAD 0 6
LOAD 0 7
LOAD 0 8
LOAD 0 9
LOAD 0 10
LOAD 0 11
LOAD 0 12
LOAD 0 13
LOAD 0 14
# CONTEXT CPU 0 0
# CONTEXT CPU 1 0
# CONTEXT CPU 2 0
# CONTEXT CPU 3 0
CPU 1 0 0
CPU 1 1 1
CPU 1 2 2
CPU 1 3 3
CPU 2 0 0
CPU 2 1 1
CPU 2 2 2
CPU 2 3 3
BLOCK 3 1
CPU 3 0 0
# CONTEXT CPU 1 3
CPU 3 2 2
CPU 3 3 3
BLOCK 4 3
UNBLOCK 4 1
CPU 4 0 0
CPU 4 4 1
CPU 4 2 2
# CONTEXT CPU 3 4
UNBLOCK 5 3
CPU 5 0 0
CPU 5 4 1
CPU 5 2 2
CPU 5 5 3
BLOCK 6 0
# CONTEXT CPU 0 6
CPU 6 4 1
CPU 6 2 2
CPU 6 5 3
BLOCK 7 2
UNBLOCK 7 0
CPU 7 6 0
CPU 7 4 1
# CONTEXT CPU 2 7
CPU 7 5 3
UNBLOCK 8 2
# CONTEXT CPU 0 8
CPU 8 4 1
CPU 8 7 2
CPU 8 5 3
BLOCK 9 4
CPU 9 8 0
# CONTEXT CPU 1 9
CPU 9 7 2
CPU 9 5 3
BLOCK 10 8
UNBLOCK 10 4
# CONTEXT CPU 0 10
CPU 10 9 1
CPU 10 7 2
CPU 10 5 3
BLOCK 11 5
UNBLOCK 11 8
CPU 11 10 0
# CONTEXT CPU 1 11
# CONTEXT CPU 2 11
# CONTEXT CPU 3 11
UNBLOCK 12 5
CPU 12 10 0
CPU 12 11 1
CPU 12 12 2
CPU 12 13 3
CPU 13 10 0
CPU 13 11 1
CPU 13 12 2
# CONTEXT CPU 3 13
BLOCK 14 10
BLOCK 14 12
# CONTEXT CPU 0 14
CPU 14 11 1
# CONTEXT CPU 2 14
CPU 14 14 3
BLOCK 15 11
BLOCK 15 14
UNBLOCK 15 10
UNBLOCK 15 12
# CONTEXT CPU 0 15
# CONTEXT CPU 1 15
# CONTEXT CPU 2 15
# CONTEXT CPU 3 15
UNBLOCK 16 11
UNBLOCK 16 14
# CONTEXT CPU 0 16
# CONTEXT CPU 1 16
# CONTEXT CPU 2 16
# CONTEXT CPU 3 16
CPU 17 1 0
# CONTEXT CPU 1 17
CPU 17 3 2
# CONTEXT CPU 3 17
CPU 18 1 0
CPU 18 0 1
CPU 18 3 2
CPU 18 2 3
CPU 19 1 0
CPU 19 0 1
CPU 19 3 2
CPU 19 2 3
# CONTEXT CPU 0 20
CPU 20 0 1
CPU 20 3 2
CPU 20 2 3
EXIT 21 2 3
CPU 21 6 0
CPU 21 0 1
CPU 21 3 2
# CONTEXT CPU 3 21
EXIT 22 0 1
CPU 22 6 0
# CONTEXT CPU 1 22
CPU 22 3 2
# CONTEXT CPU 3 22
BLOCK 23 6
EXIT 23 3 2
# CONTEXT CPU 0 23
# CONTEXT CPU 1 23
# CONTEXT CPU 2 23
# CONTEXT CPU 3 23
UNBLOCK 24 6
# CONTEXT CPU 0 24
# CONTEXT CPU 1 24
CPU 24 7 2
CPU 24 4 3
# CONTEXT CPU 0 25
CPU 25 8 1
CPU 25 7 2
CPU 25 4 3
BLOCK 26 7
CPU 26 9 0
CPU 26 8 1
# CONTEXT CPU 2 26
CPU 26 4 3
BLOCK 27 9
UNBLOCK 27 7
# CONTEXT CPU 0 27
CPU 27 8 1
# CONTEXT CPU 2 27
CPU 27 4 3
EXIT 28 4 3
UNBLOCK 28 9
# CONTEXT CPU 0 28
CPU 28 8 1
# CONTEXT CPU 2 28
# CONTEXT CPU 3 28
# CONTEXT CPU 0 29
CPU 29 8 1
CPU 29 5 2
# CONTEXT CPU 3 29
BLOCK 30 8
CPU 30 13 0
# CONTEXT CPU 1 30
CPU 30 5 2
# CONTEXT CPU 3 30
UNBLOCK 31 8
CPU 31 13 0
# CONTEXT CPU 1 31
CPU 31 5 2
CPU 31 10 3
BLOCK 32 13
EXIT 32 5 2
# CONTEXT CPU 0 32
# CONTEXT CPU 1 32
# CONTEXT CPU 2 32
CPU 32 10 3
BLOCK 33 10
UNBLOCK 33 13
# CONTEXT CPU 0 33
CPU 33 12 1
# CONTEXT CPU 2 33
# CONTEXT CPU 3 33
BLOCK 34 12
UNBLOCK 34 10
# CONTEXT CPU 0 34
# CONTEXT CPU 1 34
# CONTEXT CPU 2 34
# CONTEXT CPU 3 34
UNBLOCK 35 12
CPU 35 11 0
# CONTEXT CPU 1 35
CPU 35 14 2
# CONTEXT CPU 3 35
BLOCK 36 14
CPU 36 11 0
# CONTEXT CPU 1 36
# CONTEXT CPU 2 36
CPU 36 1 3
BLOCK 37 11
UNBLOCK 37 14
# CONTEXT CPU 0 37
CPU 37 6 1
CPU 37 7 2
CPU 37 1 3
UNBLOCK 38 11
CPU 38 9 0
CPU 38 6 1
CPU 38 7 2
CPU 38 1 3
CPU 39 9 0
# CONTEXT CPU 1 39
CPU 39 7 2
CPU 39 1 3
EXIT 40 1 3
# CONTEXT CPU 0 40
CPU 40 8 1
CPU 40 7 2
# CONTEXT CPU 3 40
EXIT 41 7 2
CPU 41 13 0
CPU 41 8 1
# CONTEXT CPU 2 41
CPU 41 10 3
CPU 42 13 0
CPU 42 8 1
# CONTEXT CPU 2 42
CPU 42 10 3
BLOCK 43 13
EXIT 43 8 1
# CONTEXT CPU 0 43
# CONTEXT CPU 1 43
# CONTEXT CPU 2 43
CPU 43 10 3
UNBLOCK 44 13
# CONTEXT CPU 0 44
# CONTEXT CPU 1 44
CPU 44 12 2
CPU 44 10 3
BLOCK 45 12
EXIT 45 10 3
# CONTEXT CPU 0 45
# CONTEXT CPU 1 45
# CONTEXT CPU 2 45
# CONTEXT CPU 3 45
UNBLOCK 46 12
CPU 46 14 0
CPU 46 11 1
# CONTEXT CPU 2 46
# CONTEXT CPU 3 46
BLOCK 47 14
# CONTEXT CPU 0 47
CPU 47 11 1
# CONTEXT CPU 2 47
# CONTEXT CPU 3 47
UNBLOCK 48 14
CPU 48 13 0
CPU 48 11 1
CPU 48 6 2
CPU 48 9 3
BLOCK 49 13
# CONTEXT CPU 0 49
CPU 49 11 1
CPU 49 6 2
CPU 49 9 3
EXIT 50 11 1
UNBLOCK 50 13
# CONTEXT CPU 0 50
# CONTEXT CPU 1 50
CPU 50 6 2
CPU 50 9 3
# CONTEXT CPU 0 51
# CONTEXT CPU 1 51
CPU 51 6 2
CPU 51 9 3
EXIT 52 6 2
BLOCK 52 9
CPU 52 12 0
# CONTEXT CPU 1 52
# CONTEXT CPU 2 52
CPU 52 -1 3
UNBLOCK 53 9
CPU 53 12 0
CPU 53 14 1
# CONTEXT CPU 2 53
# CONTEXT CPU 3 53
BLOCK 54 12
BLOCK 54 14
CPU 54 -1 0
CPU 54 -1 1
# CONTEXT CPU 2 54
CPU 54 9 3
EXIT 55 9 3
UNBLOCK 55 12
UNBLOCK 55 14
# CONTEXT CPU 0 55
# CONTEXT CPU 1 55
CPU 55 13 2
CPU 55 -1 3
BLOCK 56 13
CPU 56 12 0
CPU 56 14 1
CPU 56 -1 2
CPU 56 -1 3
BLOCK 57 14
UNBLOCK 57 13
CPU 57 12 0
# CONTEXT CPU 1 57
CPU 57 -1 2
CPU 57 -1 3
UNBLOCK 58 14
CPU 58 12 0
# CONTEXT CPU 1 58
# CONTEXT CPU 2 58
CPU 58 -1 3
EXIT 59 12 0
CPU 59 -1 0
# CONTEXT CPU 1 59
# CONTEXT CPU 2 59
CPU 59 -1 3
CPU 60 -1 0
CPU 60 13 1
# CONTEXT CPU 2 60
CPU 60 -1 3
CPU 61 -1 0
CPU 61 13 1
CPU 61 14 2
CPU 61 -1 3
EXIT 62 13 1
BLOCK 62 14
CPU 62 -1 0
CPU 62 -1 1
CPU 62 -1 2
CPU 62 -1 3
UNBLOCK 63 14
# CONTEXT CPU 0 63
CPU 63 -1 1
CPU 63 -1 2
CPU 63 -1 3
# CONTEXT CPU 0 64
CPU 64 -1 1
CPU 64 -1 2
CPU 64 -1 3
# CONTEXT CPU 0 65
CPU 65 -1 1
CPU 65 -1 2
CPU 65 -1 3
CPU 66 14 0
CPU 66 -1 1
CPU 66 -1 2
CPU 66 -1 3
BLOCK 67 14
CPU 67 -1 0
CPU 67 -1 1
CPU 67 -1 2
CPU 67 -1 3
UNBLOCK 68 14
# CONTEXT CPU 0 68
CPU 68 -1 1
CPU 68 -1 2
CPU 68 -1 3
CPU 69 14 0
CPU 69 -1 1
CPU 69 -1 2
CPU 69 -1 3
BLOCK 70 14
CPU 70 -1 0
CPU 70 -1 1
CPU 70 -1 2
CPU 70 -1 3
UNBLOCK 71 14
# CONTEXT CPU 0 71
CPU 71 -1 1
CPU 71 -1 2
CPU 71 -1 3
CPU 72 14 0
CPU 72 -1 1
CPU 72 -1 2
CPU 72 -1 3
EXIT 73 14 0
CPU 73 -1 0
CPU 73 -1 1
CPU 73 -1 2
CPU 73 -1 3
