Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu Dec  7 05:16:32 2023
| Host         : LAPTOP-UGQ0I2VJ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -warn_on_violation -file Dual_core_mcu_timing_summary_postroute_physopted.rpt -pb Dual_core_mcu_timing_summary_postroute_physopted.pb -rpx Dual_core_mcu_timing_summary_postroute_physopted.rpx
| Design       : Dual_core_mcu
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (19)
6. checking no_output_delay (19)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (19)
-------------------------------
 There are 19 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (19)
--------------------------------
 There are 19 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     14.982        0.000                      0                34483        0.030        0.000                      0                34483        2.000        0.000                       0                 17099  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
clk                   {0.000 4.000}        8.000           125.000         
  clk_out1_clk_wiz_0  {0.000 20.000}       40.000          25.000          
  clkfbout_clk_wiz_0  {0.000 20.000}       40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                     2.000        0.000                       0                     1  
  clk_out1_clk_wiz_0       14.982        0.000                      0                34483        0.030        0.000                      0                34483       18.750        0.000                       0                 17095  
  clkfbout_clk_wiz_0                                                                                                                                                   12.633        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y2  system_tick/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        8.000       44.633     PLLE2_ADV_X1Y2  system_tick/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y2  system_tick/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y2  system_tick/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y2  system_tick/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y2  system_tick/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       14.982ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.030ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       18.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.982ns  (required time - arrival time)
  Source:                 registers_management/new_data_register_reg_main_reg[19]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            PROGRAM_PROCESSOR/IR_processor_1_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        24.471ns  (logic 2.828ns (11.557%)  route 21.643ns (88.443%))
  Logic Levels:           12  (CARRY4=4 LUT2=1 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.150ns = ( 37.850 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.485ns
    Clock Pessimism Removal (CPR):    -0.538ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.345ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    system_tick/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_tick/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_tick/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  system_tick/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    system_tick/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  system_tick/inst/clkout1_buf/O
                         net (fo=17093, routed)       1.739    -2.485    registers_management/clk_out1
    SLICE_X28Y33         FDSE                                         r  registers_management/new_data_register_reg_main_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y33         FDSE (Prop_fdse_C_Q)         0.456    -2.029 r  registers_management/new_data_register_reg_main_reg[19]/Q
                         net (fo=66, routed)          8.481     6.451    registers_management/p_1_in21_in
    SLICE_X93Y117        LUT4 (Prop_lut4_I2_O)        0.124     6.575 r  registers_management/SUB_PROCESSOR_BLOCK.registers_owner[19][51]_i_2/O
                         net (fo=8, routed)           0.999     7.574    registers_management/registers_renew[19][51]
    SLICE_X88Y116        LUT6 (Prop_lut6_I0_O)        0.124     7.698 f  registers_management/PC[9]_i_356/O
                         net (fo=1, routed)           0.645     8.343    registers_management/PC[9]_i_356_n_0
    SLICE_X88Y118        LUT6 (Prop_lut6_I3_O)        0.124     8.467 r  registers_management/PC[9]_i_143/O
                         net (fo=1, routed)           0.563     9.030    registers_management/PC[9]_i_143_n_0
    SLICE_X83Y117        LUT5 (Prop_lut5_I0_O)        0.124     9.154 r  registers_management/PC[9]_i_76/O
                         net (fo=5, routed)           4.070    13.224    registers_management/PROGRAM_PROCESSOR/registers_renew[51]
    SLICE_X48Y55         LUT2 (Prop_lut2_I1_O)        0.124    13.348 r  registers_management/IR_processor_1[31]_i_75/O
                         net (fo=1, routed)           0.000    13.348    registers_management/IR_processor_1[31]_i_75_n_0
    SLICE_X48Y55         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.749 r  registers_management/IR_processor_1_reg[31]_i_38/CO[3]
                         net (fo=1, routed)           0.000    13.749    registers_management/IR_processor_1_reg[31]_i_38_n_0
    SLICE_X48Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.863 r  registers_management/IR_processor_1_reg[31]_i_21/CO[3]
                         net (fo=1, routed)           0.000    13.863    registers_management/IR_processor_1_reg[31]_i_21_n_0
    SLICE_X48Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.977 r  registers_management/IR_processor_1_reg[31]_i_13/CO[3]
                         net (fo=1, routed)           0.000    13.977    registers_management/IR_processor_1_reg[31]_i_13_n_0
    SLICE_X48Y58         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.290 f  registers_management/IR_processor_1_reg[31]_i_11/O[3]
                         net (fo=4, routed)           1.733    16.022    registers_management/O[1]
    SLICE_X50Y33         LUT4 (Prop_lut4_I0_O)        0.331    16.353 f  registers_management/IR_processor_1[31]_i_9/O
                         net (fo=3, routed)           0.614    16.967    PROGRAM_PROCESSOR/boot_processor_1_reg_reg_rep__14_1
    SLICE_X52Y29         LUT6 (Prop_lut6_I5_O)        0.355    17.322 r  PROGRAM_PROCESSOR/IR_processor_1[31]_i_4/O
                         net (fo=1, routed)           0.775    18.097    PROGRAM_PROCESSOR/IR_processor_1[31]_i_4_n_0
    SLICE_X52Y34         LUT6 (Prop_lut6_I2_O)        0.124    18.221 r  PROGRAM_PROCESSOR/IR_processor_1[31]_i_1/O
                         net (fo=41, routed)          3.764    21.985    PROGRAM_PROCESSOR/IR_processor_1[31]_i_1_n_0
    SLICE_X54Y97         FDRE                                         r  PROGRAM_PROCESSOR/IR_processor_1_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    system_tick/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  system_tick/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.561    system_tick/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    34.215 r  system_tick/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    36.222    system_tick/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.313 r  system_tick/inst/clkout1_buf/O
                         net (fo=17093, routed)       1.537    37.850    PROGRAM_PROCESSOR/clk_out1
    SLICE_X54Y97         FDRE                                         r  PROGRAM_PROCESSOR/IR_processor_1_reg[20]/C
                         clock pessimism             -0.538    37.312    
                         clock uncertainty           -0.176    37.136    
    SLICE_X54Y97         FDRE (Setup_fdre_C_CE)      -0.169    36.967    PROGRAM_PROCESSOR/IR_processor_1_reg[20]
  -------------------------------------------------------------------
                         required time                         36.967    
                         arrival time                         -21.985    
  -------------------------------------------------------------------
                         slack                                 14.982    

Slack (MET) :             14.999ns  (required time - arrival time)
  Source:                 registers_management/new_data_register_reg_main_reg[19]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            PROGRAM_PROCESSOR/IR_processor_1_reg[17]_rep__2/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        24.347ns  (logic 2.828ns (11.615%)  route 21.519ns (88.385%))
  Logic Levels:           12  (CARRY4=4 LUT2=1 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.220ns = ( 37.780 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.485ns
    Clock Pessimism Removal (CPR):    -0.538ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.345ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    system_tick/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_tick/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_tick/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  system_tick/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    system_tick/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  system_tick/inst/clkout1_buf/O
                         net (fo=17093, routed)       1.739    -2.485    registers_management/clk_out1
    SLICE_X28Y33         FDSE                                         r  registers_management/new_data_register_reg_main_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y33         FDSE (Prop_fdse_C_Q)         0.456    -2.029 r  registers_management/new_data_register_reg_main_reg[19]/Q
                         net (fo=66, routed)          8.481     6.451    registers_management/p_1_in21_in
    SLICE_X93Y117        LUT4 (Prop_lut4_I2_O)        0.124     6.575 r  registers_management/SUB_PROCESSOR_BLOCK.registers_owner[19][51]_i_2/O
                         net (fo=8, routed)           0.999     7.574    registers_management/registers_renew[19][51]
    SLICE_X88Y116        LUT6 (Prop_lut6_I0_O)        0.124     7.698 f  registers_management/PC[9]_i_356/O
                         net (fo=1, routed)           0.645     8.343    registers_management/PC[9]_i_356_n_0
    SLICE_X88Y118        LUT6 (Prop_lut6_I3_O)        0.124     8.467 r  registers_management/PC[9]_i_143/O
                         net (fo=1, routed)           0.563     9.030    registers_management/PC[9]_i_143_n_0
    SLICE_X83Y117        LUT5 (Prop_lut5_I0_O)        0.124     9.154 r  registers_management/PC[9]_i_76/O
                         net (fo=5, routed)           4.070    13.224    registers_management/PROGRAM_PROCESSOR/registers_renew[51]
    SLICE_X48Y55         LUT2 (Prop_lut2_I1_O)        0.124    13.348 r  registers_management/IR_processor_1[31]_i_75/O
                         net (fo=1, routed)           0.000    13.348    registers_management/IR_processor_1[31]_i_75_n_0
    SLICE_X48Y55         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.749 r  registers_management/IR_processor_1_reg[31]_i_38/CO[3]
                         net (fo=1, routed)           0.000    13.749    registers_management/IR_processor_1_reg[31]_i_38_n_0
    SLICE_X48Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.863 r  registers_management/IR_processor_1_reg[31]_i_21/CO[3]
                         net (fo=1, routed)           0.000    13.863    registers_management/IR_processor_1_reg[31]_i_21_n_0
    SLICE_X48Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.977 r  registers_management/IR_processor_1_reg[31]_i_13/CO[3]
                         net (fo=1, routed)           0.000    13.977    registers_management/IR_processor_1_reg[31]_i_13_n_0
    SLICE_X48Y58         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.290 f  registers_management/IR_processor_1_reg[31]_i_11/O[3]
                         net (fo=4, routed)           1.733    16.022    registers_management/O[1]
    SLICE_X50Y33         LUT4 (Prop_lut4_I0_O)        0.331    16.353 f  registers_management/IR_processor_1[31]_i_9/O
                         net (fo=3, routed)           0.614    16.967    PROGRAM_PROCESSOR/boot_processor_1_reg_reg_rep__14_1
    SLICE_X52Y29         LUT6 (Prop_lut6_I5_O)        0.355    17.322 r  PROGRAM_PROCESSOR/IR_processor_1[31]_i_4/O
                         net (fo=1, routed)           0.775    18.097    PROGRAM_PROCESSOR/IR_processor_1[31]_i_4_n_0
    SLICE_X52Y34         LUT6 (Prop_lut6_I2_O)        0.124    18.221 r  PROGRAM_PROCESSOR/IR_processor_1[31]_i_1/O
                         net (fo=41, routed)          3.641    21.862    PROGRAM_PROCESSOR/IR_processor_1[31]_i_1_n_0
    SLICE_X51Y97         FDRE                                         r  PROGRAM_PROCESSOR/IR_processor_1_reg[17]_rep__2/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    system_tick/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  system_tick/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.561    system_tick/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    34.215 r  system_tick/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    36.222    system_tick/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.313 r  system_tick/inst/clkout1_buf/O
                         net (fo=17093, routed)       1.467    37.780    PROGRAM_PROCESSOR/clk_out1
    SLICE_X51Y97         FDRE                                         r  PROGRAM_PROCESSOR/IR_processor_1_reg[17]_rep__2/C
                         clock pessimism             -0.538    37.242    
                         clock uncertainty           -0.176    37.066    
    SLICE_X51Y97         FDRE (Setup_fdre_C_CE)      -0.205    36.861    PROGRAM_PROCESSOR/IR_processor_1_reg[17]_rep__2
  -------------------------------------------------------------------
                         required time                         36.861    
                         arrival time                         -21.862    
  -------------------------------------------------------------------
                         slack                                 14.999    

Slack (MET) :             15.235ns  (required time - arrival time)
  Source:                 registers_management/new_data_register_reg_main_reg[19]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            PROGRAM_PROCESSOR/IR_processor_1_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        24.112ns  (logic 2.828ns (11.729%)  route 21.284ns (88.271%))
  Logic Levels:           12  (CARRY4=4 LUT2=1 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.220ns = ( 37.780 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.485ns
    Clock Pessimism Removal (CPR):    -0.538ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.345ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    system_tick/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_tick/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_tick/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  system_tick/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    system_tick/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  system_tick/inst/clkout1_buf/O
                         net (fo=17093, routed)       1.739    -2.485    registers_management/clk_out1
    SLICE_X28Y33         FDSE                                         r  registers_management/new_data_register_reg_main_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y33         FDSE (Prop_fdse_C_Q)         0.456    -2.029 r  registers_management/new_data_register_reg_main_reg[19]/Q
                         net (fo=66, routed)          8.481     6.451    registers_management/p_1_in21_in
    SLICE_X93Y117        LUT4 (Prop_lut4_I2_O)        0.124     6.575 r  registers_management/SUB_PROCESSOR_BLOCK.registers_owner[19][51]_i_2/O
                         net (fo=8, routed)           0.999     7.574    registers_management/registers_renew[19][51]
    SLICE_X88Y116        LUT6 (Prop_lut6_I0_O)        0.124     7.698 f  registers_management/PC[9]_i_356/O
                         net (fo=1, routed)           0.645     8.343    registers_management/PC[9]_i_356_n_0
    SLICE_X88Y118        LUT6 (Prop_lut6_I3_O)        0.124     8.467 r  registers_management/PC[9]_i_143/O
                         net (fo=1, routed)           0.563     9.030    registers_management/PC[9]_i_143_n_0
    SLICE_X83Y117        LUT5 (Prop_lut5_I0_O)        0.124     9.154 r  registers_management/PC[9]_i_76/O
                         net (fo=5, routed)           4.070    13.224    registers_management/PROGRAM_PROCESSOR/registers_renew[51]
    SLICE_X48Y55         LUT2 (Prop_lut2_I1_O)        0.124    13.348 r  registers_management/IR_processor_1[31]_i_75/O
                         net (fo=1, routed)           0.000    13.348    registers_management/IR_processor_1[31]_i_75_n_0
    SLICE_X48Y55         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.749 r  registers_management/IR_processor_1_reg[31]_i_38/CO[3]
                         net (fo=1, routed)           0.000    13.749    registers_management/IR_processor_1_reg[31]_i_38_n_0
    SLICE_X48Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.863 r  registers_management/IR_processor_1_reg[31]_i_21/CO[3]
                         net (fo=1, routed)           0.000    13.863    registers_management/IR_processor_1_reg[31]_i_21_n_0
    SLICE_X48Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.977 r  registers_management/IR_processor_1_reg[31]_i_13/CO[3]
                         net (fo=1, routed)           0.000    13.977    registers_management/IR_processor_1_reg[31]_i_13_n_0
    SLICE_X48Y58         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.290 f  registers_management/IR_processor_1_reg[31]_i_11/O[3]
                         net (fo=4, routed)           1.733    16.022    registers_management/O[1]
    SLICE_X50Y33         LUT4 (Prop_lut4_I0_O)        0.331    16.353 f  registers_management/IR_processor_1[31]_i_9/O
                         net (fo=3, routed)           0.614    16.967    PROGRAM_PROCESSOR/boot_processor_1_reg_reg_rep__14_1
    SLICE_X52Y29         LUT6 (Prop_lut6_I5_O)        0.355    17.322 r  PROGRAM_PROCESSOR/IR_processor_1[31]_i_4/O
                         net (fo=1, routed)           0.775    18.097    PROGRAM_PROCESSOR/IR_processor_1[31]_i_4_n_0
    SLICE_X52Y34         LUT6 (Prop_lut6_I2_O)        0.124    18.221 r  PROGRAM_PROCESSOR/IR_processor_1[31]_i_1/O
                         net (fo=41, routed)          3.405    21.626    PROGRAM_PROCESSOR/IR_processor_1[31]_i_1_n_0
    SLICE_X53Y97         FDRE                                         r  PROGRAM_PROCESSOR/IR_processor_1_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    system_tick/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  system_tick/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.561    system_tick/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    34.215 r  system_tick/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    36.222    system_tick/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.313 r  system_tick/inst/clkout1_buf/O
                         net (fo=17093, routed)       1.467    37.780    PROGRAM_PROCESSOR/clk_out1
    SLICE_X53Y97         FDRE                                         r  PROGRAM_PROCESSOR/IR_processor_1_reg[17]/C
                         clock pessimism             -0.538    37.242    
                         clock uncertainty           -0.176    37.066    
    SLICE_X53Y97         FDRE (Setup_fdre_C_CE)      -0.205    36.861    PROGRAM_PROCESSOR/IR_processor_1_reg[17]
  -------------------------------------------------------------------
                         required time                         36.861    
                         arrival time                         -21.626    
  -------------------------------------------------------------------
                         slack                                 15.235    

Slack (MET) :             15.235ns  (required time - arrival time)
  Source:                 registers_management/new_data_register_reg_main_reg[19]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            PROGRAM_PROCESSOR/IR_processor_1_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        24.112ns  (logic 2.828ns (11.729%)  route 21.284ns (88.271%))
  Logic Levels:           12  (CARRY4=4 LUT2=1 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.220ns = ( 37.780 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.485ns
    Clock Pessimism Removal (CPR):    -0.538ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.345ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    system_tick/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_tick/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_tick/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  system_tick/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    system_tick/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  system_tick/inst/clkout1_buf/O
                         net (fo=17093, routed)       1.739    -2.485    registers_management/clk_out1
    SLICE_X28Y33         FDSE                                         r  registers_management/new_data_register_reg_main_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y33         FDSE (Prop_fdse_C_Q)         0.456    -2.029 r  registers_management/new_data_register_reg_main_reg[19]/Q
                         net (fo=66, routed)          8.481     6.451    registers_management/p_1_in21_in
    SLICE_X93Y117        LUT4 (Prop_lut4_I2_O)        0.124     6.575 r  registers_management/SUB_PROCESSOR_BLOCK.registers_owner[19][51]_i_2/O
                         net (fo=8, routed)           0.999     7.574    registers_management/registers_renew[19][51]
    SLICE_X88Y116        LUT6 (Prop_lut6_I0_O)        0.124     7.698 f  registers_management/PC[9]_i_356/O
                         net (fo=1, routed)           0.645     8.343    registers_management/PC[9]_i_356_n_0
    SLICE_X88Y118        LUT6 (Prop_lut6_I3_O)        0.124     8.467 r  registers_management/PC[9]_i_143/O
                         net (fo=1, routed)           0.563     9.030    registers_management/PC[9]_i_143_n_0
    SLICE_X83Y117        LUT5 (Prop_lut5_I0_O)        0.124     9.154 r  registers_management/PC[9]_i_76/O
                         net (fo=5, routed)           4.070    13.224    registers_management/PROGRAM_PROCESSOR/registers_renew[51]
    SLICE_X48Y55         LUT2 (Prop_lut2_I1_O)        0.124    13.348 r  registers_management/IR_processor_1[31]_i_75/O
                         net (fo=1, routed)           0.000    13.348    registers_management/IR_processor_1[31]_i_75_n_0
    SLICE_X48Y55         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.749 r  registers_management/IR_processor_1_reg[31]_i_38/CO[3]
                         net (fo=1, routed)           0.000    13.749    registers_management/IR_processor_1_reg[31]_i_38_n_0
    SLICE_X48Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.863 r  registers_management/IR_processor_1_reg[31]_i_21/CO[3]
                         net (fo=1, routed)           0.000    13.863    registers_management/IR_processor_1_reg[31]_i_21_n_0
    SLICE_X48Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.977 r  registers_management/IR_processor_1_reg[31]_i_13/CO[3]
                         net (fo=1, routed)           0.000    13.977    registers_management/IR_processor_1_reg[31]_i_13_n_0
    SLICE_X48Y58         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.290 f  registers_management/IR_processor_1_reg[31]_i_11/O[3]
                         net (fo=4, routed)           1.733    16.022    registers_management/O[1]
    SLICE_X50Y33         LUT4 (Prop_lut4_I0_O)        0.331    16.353 f  registers_management/IR_processor_1[31]_i_9/O
                         net (fo=3, routed)           0.614    16.967    PROGRAM_PROCESSOR/boot_processor_1_reg_reg_rep__14_1
    SLICE_X52Y29         LUT6 (Prop_lut6_I5_O)        0.355    17.322 r  PROGRAM_PROCESSOR/IR_processor_1[31]_i_4/O
                         net (fo=1, routed)           0.775    18.097    PROGRAM_PROCESSOR/IR_processor_1[31]_i_4_n_0
    SLICE_X52Y34         LUT6 (Prop_lut6_I2_O)        0.124    18.221 r  PROGRAM_PROCESSOR/IR_processor_1[31]_i_1/O
                         net (fo=41, routed)          3.405    21.626    PROGRAM_PROCESSOR/IR_processor_1[31]_i_1_n_0
    SLICE_X53Y97         FDRE                                         r  PROGRAM_PROCESSOR/IR_processor_1_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    system_tick/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  system_tick/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.561    system_tick/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    34.215 r  system_tick/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    36.222    system_tick/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.313 r  system_tick/inst/clkout1_buf/O
                         net (fo=17093, routed)       1.467    37.780    PROGRAM_PROCESSOR/clk_out1
    SLICE_X53Y97         FDRE                                         r  PROGRAM_PROCESSOR/IR_processor_1_reg[18]/C
                         clock pessimism             -0.538    37.242    
                         clock uncertainty           -0.176    37.066    
    SLICE_X53Y97         FDRE (Setup_fdre_C_CE)      -0.205    36.861    PROGRAM_PROCESSOR/IR_processor_1_reg[18]
  -------------------------------------------------------------------
                         required time                         36.861    
                         arrival time                         -21.626    
  -------------------------------------------------------------------
                         slack                                 15.235    

Slack (MET) :             15.275ns  (required time - arrival time)
  Source:                 registers_management/new_data_register_reg_main_reg[19]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            PROGRAM_PROCESSOR/IR_processor_2_reg[22]_rep__1/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        24.321ns  (logic 2.696ns (11.085%)  route 21.625ns (88.915%))
  Logic Levels:           13  (CARRY4=4 LUT2=1 LUT4=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.971ns = ( 38.029 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.485ns
    Clock Pessimism Removal (CPR):    -0.538ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.345ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    system_tick/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_tick/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_tick/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  system_tick/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    system_tick/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  system_tick/inst/clkout1_buf/O
                         net (fo=17093, routed)       1.739    -2.485    registers_management/clk_out1
    SLICE_X28Y33         FDSE                                         r  registers_management/new_data_register_reg_main_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y33         FDSE (Prop_fdse_C_Q)         0.456    -2.029 r  registers_management/new_data_register_reg_main_reg[19]/Q
                         net (fo=66, routed)          8.481     6.451    registers_management/p_1_in21_in
    SLICE_X93Y117        LUT4 (Prop_lut4_I2_O)        0.124     6.575 r  registers_management/SUB_PROCESSOR_BLOCK.registers_owner[19][51]_i_2/O
                         net (fo=8, routed)           0.999     7.574    registers_management/registers_renew[19][51]
    SLICE_X88Y116        LUT6 (Prop_lut6_I0_O)        0.124     7.698 f  registers_management/PC[9]_i_356/O
                         net (fo=1, routed)           0.645     8.343    registers_management/PC[9]_i_356_n_0
    SLICE_X88Y118        LUT6 (Prop_lut6_I3_O)        0.124     8.467 r  registers_management/PC[9]_i_143/O
                         net (fo=1, routed)           0.563     9.030    registers_management/PC[9]_i_143_n_0
    SLICE_X83Y117        LUT5 (Prop_lut5_I0_O)        0.124     9.154 r  registers_management/PC[9]_i_76/O
                         net (fo=5, routed)           4.070    13.224    registers_management/PROGRAM_PROCESSOR/registers_renew[51]
    SLICE_X48Y55         LUT2 (Prop_lut2_I1_O)        0.124    13.348 r  registers_management/IR_processor_1[31]_i_75/O
                         net (fo=1, routed)           0.000    13.348    registers_management/IR_processor_1[31]_i_75_n_0
    SLICE_X48Y55         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.749 r  registers_management/IR_processor_1_reg[31]_i_38/CO[3]
                         net (fo=1, routed)           0.000    13.749    registers_management/IR_processor_1_reg[31]_i_38_n_0
    SLICE_X48Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.863 r  registers_management/IR_processor_1_reg[31]_i_21/CO[3]
                         net (fo=1, routed)           0.000    13.863    registers_management/IR_processor_1_reg[31]_i_21_n_0
    SLICE_X48Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.977 r  registers_management/IR_processor_1_reg[31]_i_13/CO[3]
                         net (fo=1, routed)           0.000    13.977    registers_management/IR_processor_1_reg[31]_i_13_n_0
    SLICE_X48Y58         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.290 r  registers_management/IR_processor_1_reg[31]_i_11/O[3]
                         net (fo=4, routed)           1.442    15.731    ISSUE_PROCESSOR_2/O[1]
    SLICE_X49Y33         LUT6 (Prop_lut6_I4_O)        0.306    16.037 r  ISSUE_PROCESSOR_2/IR_processor_2[31]_i_12/O
                         net (fo=1, routed)           0.264    16.302    registers_management/IR_processor_2[31]_i_2
    SLICE_X49Y33         LUT4 (Prop_lut4_I3_O)        0.124    16.426 f  registers_management/IR_processor_2[31]_i_6/O
                         net (fo=3, routed)           0.588    17.014    PROGRAM_PROCESSOR/boot_processor_2_reg_reg_rep__15_2
    SLICE_X53Y31         LUT6 (Prop_lut6_I5_O)        0.124    17.138 r  PROGRAM_PROCESSOR/IR_processor_2[31]_i_2/O
                         net (fo=19, routed)          0.469    17.607    PROGRAM_PROCESSOR/IR_processor_2[31]_i_2_n_0
    SLICE_X53Y31         LUT6 (Prop_lut6_I1_O)        0.124    17.731 r  PROGRAM_PROCESSOR/IR_processor_2[31]_i_1/O
                         net (fo=47, routed)          4.104    21.835    PROGRAM_PROCESSOR/IR_processor_2[31]_i_1_n_0
    SLICE_X65Y100        FDRE                                         r  PROGRAM_PROCESSOR/IR_processor_2_reg[22]_rep__1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    system_tick/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  system_tick/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.561    system_tick/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    34.215 r  system_tick/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    36.222    system_tick/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.313 r  system_tick/inst/clkout1_buf/O
                         net (fo=17093, routed)       1.716    38.029    PROGRAM_PROCESSOR/clk_out1
    SLICE_X65Y100        FDRE                                         r  PROGRAM_PROCESSOR/IR_processor_2_reg[22]_rep__1/C
                         clock pessimism             -0.538    37.492    
                         clock uncertainty           -0.176    37.316    
    SLICE_X65Y100        FDRE (Setup_fdre_C_CE)      -0.205    37.111    PROGRAM_PROCESSOR/IR_processor_2_reg[22]_rep__1
  -------------------------------------------------------------------
                         required time                         37.111    
                         arrival time                         -21.835    
  -------------------------------------------------------------------
                         slack                                 15.275    

Slack (MET) :             15.376ns  (required time - arrival time)
  Source:                 registers_management/new_data_register_reg_main_reg[19]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            PROGRAM_PROCESSOR/IR_processor_1_reg[17]_rep__1/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        23.983ns  (logic 2.828ns (11.792%)  route 21.155ns (88.208%))
  Logic Levels:           12  (CARRY4=4 LUT2=1 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.208ns = ( 37.792 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.485ns
    Clock Pessimism Removal (CPR):    -0.538ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.345ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    system_tick/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_tick/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_tick/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  system_tick/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    system_tick/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  system_tick/inst/clkout1_buf/O
                         net (fo=17093, routed)       1.739    -2.485    registers_management/clk_out1
    SLICE_X28Y33         FDSE                                         r  registers_management/new_data_register_reg_main_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y33         FDSE (Prop_fdse_C_Q)         0.456    -2.029 r  registers_management/new_data_register_reg_main_reg[19]/Q
                         net (fo=66, routed)          8.481     6.451    registers_management/p_1_in21_in
    SLICE_X93Y117        LUT4 (Prop_lut4_I2_O)        0.124     6.575 r  registers_management/SUB_PROCESSOR_BLOCK.registers_owner[19][51]_i_2/O
                         net (fo=8, routed)           0.999     7.574    registers_management/registers_renew[19][51]
    SLICE_X88Y116        LUT6 (Prop_lut6_I0_O)        0.124     7.698 f  registers_management/PC[9]_i_356/O
                         net (fo=1, routed)           0.645     8.343    registers_management/PC[9]_i_356_n_0
    SLICE_X88Y118        LUT6 (Prop_lut6_I3_O)        0.124     8.467 r  registers_management/PC[9]_i_143/O
                         net (fo=1, routed)           0.563     9.030    registers_management/PC[9]_i_143_n_0
    SLICE_X83Y117        LUT5 (Prop_lut5_I0_O)        0.124     9.154 r  registers_management/PC[9]_i_76/O
                         net (fo=5, routed)           4.070    13.224    registers_management/PROGRAM_PROCESSOR/registers_renew[51]
    SLICE_X48Y55         LUT2 (Prop_lut2_I1_O)        0.124    13.348 r  registers_management/IR_processor_1[31]_i_75/O
                         net (fo=1, routed)           0.000    13.348    registers_management/IR_processor_1[31]_i_75_n_0
    SLICE_X48Y55         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.749 r  registers_management/IR_processor_1_reg[31]_i_38/CO[3]
                         net (fo=1, routed)           0.000    13.749    registers_management/IR_processor_1_reg[31]_i_38_n_0
    SLICE_X48Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.863 r  registers_management/IR_processor_1_reg[31]_i_21/CO[3]
                         net (fo=1, routed)           0.000    13.863    registers_management/IR_processor_1_reg[31]_i_21_n_0
    SLICE_X48Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.977 r  registers_management/IR_processor_1_reg[31]_i_13/CO[3]
                         net (fo=1, routed)           0.000    13.977    registers_management/IR_processor_1_reg[31]_i_13_n_0
    SLICE_X48Y58         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.290 f  registers_management/IR_processor_1_reg[31]_i_11/O[3]
                         net (fo=4, routed)           1.733    16.022    registers_management/O[1]
    SLICE_X50Y33         LUT4 (Prop_lut4_I0_O)        0.331    16.353 f  registers_management/IR_processor_1[31]_i_9/O
                         net (fo=3, routed)           0.614    16.967    PROGRAM_PROCESSOR/boot_processor_1_reg_reg_rep__14_1
    SLICE_X52Y29         LUT6 (Prop_lut6_I5_O)        0.355    17.322 r  PROGRAM_PROCESSOR/IR_processor_1[31]_i_4/O
                         net (fo=1, routed)           0.775    18.097    PROGRAM_PROCESSOR/IR_processor_1[31]_i_4_n_0
    SLICE_X52Y34         LUT6 (Prop_lut6_I2_O)        0.124    18.221 r  PROGRAM_PROCESSOR/IR_processor_1[31]_i_1/O
                         net (fo=41, routed)          3.276    21.497    PROGRAM_PROCESSOR/IR_processor_1[31]_i_1_n_0
    SLICE_X43Y96         FDRE                                         r  PROGRAM_PROCESSOR/IR_processor_1_reg[17]_rep__1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    system_tick/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  system_tick/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.561    system_tick/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    34.215 r  system_tick/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    36.222    system_tick/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.313 r  system_tick/inst/clkout1_buf/O
                         net (fo=17093, routed)       1.479    37.792    PROGRAM_PROCESSOR/clk_out1
    SLICE_X43Y96         FDRE                                         r  PROGRAM_PROCESSOR/IR_processor_1_reg[17]_rep__1/C
                         clock pessimism             -0.538    37.254    
                         clock uncertainty           -0.176    37.078    
    SLICE_X43Y96         FDRE (Setup_fdre_C_CE)      -0.205    36.873    PROGRAM_PROCESSOR/IR_processor_1_reg[17]_rep__1
  -------------------------------------------------------------------
                         required time                         36.873    
                         arrival time                         -21.497    
  -------------------------------------------------------------------
                         slack                                 15.376    

Slack (MET) :             15.376ns  (required time - arrival time)
  Source:                 registers_management/new_data_register_reg_main_reg[19]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            PROGRAM_PROCESSOR/IR_processor_1_reg[18]_rep__2/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        23.983ns  (logic 2.828ns (11.792%)  route 21.155ns (88.208%))
  Logic Levels:           12  (CARRY4=4 LUT2=1 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.208ns = ( 37.792 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.485ns
    Clock Pessimism Removal (CPR):    -0.538ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.345ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    system_tick/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_tick/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_tick/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  system_tick/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    system_tick/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  system_tick/inst/clkout1_buf/O
                         net (fo=17093, routed)       1.739    -2.485    registers_management/clk_out1
    SLICE_X28Y33         FDSE                                         r  registers_management/new_data_register_reg_main_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y33         FDSE (Prop_fdse_C_Q)         0.456    -2.029 r  registers_management/new_data_register_reg_main_reg[19]/Q
                         net (fo=66, routed)          8.481     6.451    registers_management/p_1_in21_in
    SLICE_X93Y117        LUT4 (Prop_lut4_I2_O)        0.124     6.575 r  registers_management/SUB_PROCESSOR_BLOCK.registers_owner[19][51]_i_2/O
                         net (fo=8, routed)           0.999     7.574    registers_management/registers_renew[19][51]
    SLICE_X88Y116        LUT6 (Prop_lut6_I0_O)        0.124     7.698 f  registers_management/PC[9]_i_356/O
                         net (fo=1, routed)           0.645     8.343    registers_management/PC[9]_i_356_n_0
    SLICE_X88Y118        LUT6 (Prop_lut6_I3_O)        0.124     8.467 r  registers_management/PC[9]_i_143/O
                         net (fo=1, routed)           0.563     9.030    registers_management/PC[9]_i_143_n_0
    SLICE_X83Y117        LUT5 (Prop_lut5_I0_O)        0.124     9.154 r  registers_management/PC[9]_i_76/O
                         net (fo=5, routed)           4.070    13.224    registers_management/PROGRAM_PROCESSOR/registers_renew[51]
    SLICE_X48Y55         LUT2 (Prop_lut2_I1_O)        0.124    13.348 r  registers_management/IR_processor_1[31]_i_75/O
                         net (fo=1, routed)           0.000    13.348    registers_management/IR_processor_1[31]_i_75_n_0
    SLICE_X48Y55         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.749 r  registers_management/IR_processor_1_reg[31]_i_38/CO[3]
                         net (fo=1, routed)           0.000    13.749    registers_management/IR_processor_1_reg[31]_i_38_n_0
    SLICE_X48Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.863 r  registers_management/IR_processor_1_reg[31]_i_21/CO[3]
                         net (fo=1, routed)           0.000    13.863    registers_management/IR_processor_1_reg[31]_i_21_n_0
    SLICE_X48Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.977 r  registers_management/IR_processor_1_reg[31]_i_13/CO[3]
                         net (fo=1, routed)           0.000    13.977    registers_management/IR_processor_1_reg[31]_i_13_n_0
    SLICE_X48Y58         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.290 f  registers_management/IR_processor_1_reg[31]_i_11/O[3]
                         net (fo=4, routed)           1.733    16.022    registers_management/O[1]
    SLICE_X50Y33         LUT4 (Prop_lut4_I0_O)        0.331    16.353 f  registers_management/IR_processor_1[31]_i_9/O
                         net (fo=3, routed)           0.614    16.967    PROGRAM_PROCESSOR/boot_processor_1_reg_reg_rep__14_1
    SLICE_X52Y29         LUT6 (Prop_lut6_I5_O)        0.355    17.322 r  PROGRAM_PROCESSOR/IR_processor_1[31]_i_4/O
                         net (fo=1, routed)           0.775    18.097    PROGRAM_PROCESSOR/IR_processor_1[31]_i_4_n_0
    SLICE_X52Y34         LUT6 (Prop_lut6_I2_O)        0.124    18.221 r  PROGRAM_PROCESSOR/IR_processor_1[31]_i_1/O
                         net (fo=41, routed)          3.276    21.497    PROGRAM_PROCESSOR/IR_processor_1[31]_i_1_n_0
    SLICE_X43Y96         FDRE                                         r  PROGRAM_PROCESSOR/IR_processor_1_reg[18]_rep__2/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    system_tick/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  system_tick/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.561    system_tick/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    34.215 r  system_tick/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    36.222    system_tick/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.313 r  system_tick/inst/clkout1_buf/O
                         net (fo=17093, routed)       1.479    37.792    PROGRAM_PROCESSOR/clk_out1
    SLICE_X43Y96         FDRE                                         r  PROGRAM_PROCESSOR/IR_processor_1_reg[18]_rep__2/C
                         clock pessimism             -0.538    37.254    
                         clock uncertainty           -0.176    37.078    
    SLICE_X43Y96         FDRE (Setup_fdre_C_CE)      -0.205    36.873    PROGRAM_PROCESSOR/IR_processor_1_reg[18]_rep__2
  -------------------------------------------------------------------
                         required time                         36.873    
                         arrival time                         -21.497    
  -------------------------------------------------------------------
                         slack                                 15.376    

Slack (MET) :             15.376ns  (required time - arrival time)
  Source:                 registers_management/new_data_register_reg_main_reg[19]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            PROGRAM_PROCESSOR/IR_processor_1_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        23.983ns  (logic 2.828ns (11.792%)  route 21.155ns (88.208%))
  Logic Levels:           12  (CARRY4=4 LUT2=1 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.208ns = ( 37.792 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.485ns
    Clock Pessimism Removal (CPR):    -0.538ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.345ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    system_tick/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_tick/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_tick/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  system_tick/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    system_tick/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  system_tick/inst/clkout1_buf/O
                         net (fo=17093, routed)       1.739    -2.485    registers_management/clk_out1
    SLICE_X28Y33         FDSE                                         r  registers_management/new_data_register_reg_main_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y33         FDSE (Prop_fdse_C_Q)         0.456    -2.029 r  registers_management/new_data_register_reg_main_reg[19]/Q
                         net (fo=66, routed)          8.481     6.451    registers_management/p_1_in21_in
    SLICE_X93Y117        LUT4 (Prop_lut4_I2_O)        0.124     6.575 r  registers_management/SUB_PROCESSOR_BLOCK.registers_owner[19][51]_i_2/O
                         net (fo=8, routed)           0.999     7.574    registers_management/registers_renew[19][51]
    SLICE_X88Y116        LUT6 (Prop_lut6_I0_O)        0.124     7.698 f  registers_management/PC[9]_i_356/O
                         net (fo=1, routed)           0.645     8.343    registers_management/PC[9]_i_356_n_0
    SLICE_X88Y118        LUT6 (Prop_lut6_I3_O)        0.124     8.467 r  registers_management/PC[9]_i_143/O
                         net (fo=1, routed)           0.563     9.030    registers_management/PC[9]_i_143_n_0
    SLICE_X83Y117        LUT5 (Prop_lut5_I0_O)        0.124     9.154 r  registers_management/PC[9]_i_76/O
                         net (fo=5, routed)           4.070    13.224    registers_management/PROGRAM_PROCESSOR/registers_renew[51]
    SLICE_X48Y55         LUT2 (Prop_lut2_I1_O)        0.124    13.348 r  registers_management/IR_processor_1[31]_i_75/O
                         net (fo=1, routed)           0.000    13.348    registers_management/IR_processor_1[31]_i_75_n_0
    SLICE_X48Y55         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.749 r  registers_management/IR_processor_1_reg[31]_i_38/CO[3]
                         net (fo=1, routed)           0.000    13.749    registers_management/IR_processor_1_reg[31]_i_38_n_0
    SLICE_X48Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.863 r  registers_management/IR_processor_1_reg[31]_i_21/CO[3]
                         net (fo=1, routed)           0.000    13.863    registers_management/IR_processor_1_reg[31]_i_21_n_0
    SLICE_X48Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.977 r  registers_management/IR_processor_1_reg[31]_i_13/CO[3]
                         net (fo=1, routed)           0.000    13.977    registers_management/IR_processor_1_reg[31]_i_13_n_0
    SLICE_X48Y58         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.290 f  registers_management/IR_processor_1_reg[31]_i_11/O[3]
                         net (fo=4, routed)           1.733    16.022    registers_management/O[1]
    SLICE_X50Y33         LUT4 (Prop_lut4_I0_O)        0.331    16.353 f  registers_management/IR_processor_1[31]_i_9/O
                         net (fo=3, routed)           0.614    16.967    PROGRAM_PROCESSOR/boot_processor_1_reg_reg_rep__14_1
    SLICE_X52Y29         LUT6 (Prop_lut6_I5_O)        0.355    17.322 r  PROGRAM_PROCESSOR/IR_processor_1[31]_i_4/O
                         net (fo=1, routed)           0.775    18.097    PROGRAM_PROCESSOR/IR_processor_1[31]_i_4_n_0
    SLICE_X52Y34         LUT6 (Prop_lut6_I2_O)        0.124    18.221 r  PROGRAM_PROCESSOR/IR_processor_1[31]_i_1/O
                         net (fo=41, routed)          3.276    21.497    PROGRAM_PROCESSOR/IR_processor_1[31]_i_1_n_0
    SLICE_X43Y96         FDRE                                         r  PROGRAM_PROCESSOR/IR_processor_1_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    system_tick/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  system_tick/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.561    system_tick/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    34.215 r  system_tick/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    36.222    system_tick/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.313 r  system_tick/inst/clkout1_buf/O
                         net (fo=17093, routed)       1.479    37.792    PROGRAM_PROCESSOR/clk_out1
    SLICE_X43Y96         FDRE                                         r  PROGRAM_PROCESSOR/IR_processor_1_reg[26]/C
                         clock pessimism             -0.538    37.254    
                         clock uncertainty           -0.176    37.078    
    SLICE_X43Y96         FDRE (Setup_fdre_C_CE)      -0.205    36.873    PROGRAM_PROCESSOR/IR_processor_1_reg[26]
  -------------------------------------------------------------------
                         required time                         36.873    
                         arrival time                         -21.497    
  -------------------------------------------------------------------
                         slack                                 15.376    

Slack (MET) :             15.394ns  (required time - arrival time)
  Source:                 PROGRAM_PROCESSOR/IR_processor_2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ISSUE_PROCESSOR_2/SUB_PROCESSOR_BLOCK.registers_owner_reg[17][47]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        24.246ns  (logic 1.833ns (7.560%)  route 22.413ns (92.440%))
  Logic Levels:           5  (LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.045ns = ( 37.955 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.567ns
    Clock Pessimism Removal (CPR):    -0.538ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.345ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    system_tick/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_tick/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_tick/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  system_tick/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    system_tick/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  system_tick/inst/clkout1_buf/O
                         net (fo=17093, routed)       1.657    -2.567    PROGRAM_PROCESSOR/clk_out1
    SLICE_X50Y49         FDRE                                         r  PROGRAM_PROCESSOR/IR_processor_2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y49         FDRE (Prop_fdre_C_Q)         0.518    -2.049 f  PROGRAM_PROCESSOR/IR_processor_2_reg[7]/Q
                         net (fo=68, routed)          4.994     2.945    PROGRAM_PROCESSOR/fetch_instruction_2[7]
    SLICE_X83Y89         LUT3 (Prop_lut3_I1_O)        0.150     3.095 f  PROGRAM_PROCESSOR/MEMORY_BLOCK.s_ati_wdata_type_buffer[1]_i_1__0/O
                         net (fo=18, routed)          2.730     5.825    ATI_UART2_BUS2/s_atis_data_type[1]
    SLICE_X97Y112        LUT5 (Prop_lut5_I4_O)        0.351     6.176 r  ATI_UART2_BUS2/SUB_PROCESSOR_BLOCK.registers_owner[0][63]_i_17/O
                         net (fo=1, routed)           0.357     6.533    ATI_UART2_BUS2/SUB_PROCESSOR_BLOCK.registers_owner[0][63]_i_17_n_0
    SLICE_X96Y112        LUT6 (Prop_lut6_I5_O)        0.332     6.865 r  ATI_UART2_BUS2/SUB_PROCESSOR_BLOCK.registers_owner[0][63]_i_11/O
                         net (fo=2, routed)           2.158     9.023    PROGRAM_PROCESSOR/m_atis_p2_rd_available[3]
    SLICE_X81Y68         LUT3 (Prop_lut3_I2_O)        0.150     9.173 r  PROGRAM_PROCESSOR/SUB_PROCESSOR_BLOCK.registers_owner[0][63]_i_4/O
                         net (fo=33, routed)          2.876    12.049    PROGRAM_PROCESSOR/m_ati_p2_rd_available
    SLICE_X82Y31         LUT6 (Prop_lut6_I2_O)        0.332    12.381 r  PROGRAM_PROCESSOR/SUB_PROCESSOR_BLOCK.registers_owner[17][63]_i_1/O
                         net (fo=64, routed)          9.298    21.678    ISSUE_PROCESSOR_2/SUB_PROCESSOR_BLOCK.registers_owner_reg[17][0]_0[0]
    SLICE_X38Y119        FDRE                                         r  ISSUE_PROCESSOR_2/SUB_PROCESSOR_BLOCK.registers_owner_reg[17][47]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    system_tick/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  system_tick/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.561    system_tick/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    34.215 r  system_tick/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    36.222    system_tick/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.313 r  system_tick/inst/clkout1_buf/O
                         net (fo=17093, routed)       1.642    37.955    ISSUE_PROCESSOR_2/clk_out1
    SLICE_X38Y119        FDRE                                         r  ISSUE_PROCESSOR_2/SUB_PROCESSOR_BLOCK.registers_owner_reg[17][47]/C
                         clock pessimism             -0.538    37.418    
                         clock uncertainty           -0.176    37.242    
    SLICE_X38Y119        FDRE (Setup_fdre_C_CE)      -0.169    37.073    ISSUE_PROCESSOR_2/SUB_PROCESSOR_BLOCK.registers_owner_reg[17][47]
  -------------------------------------------------------------------
                         required time                         37.073    
                         arrival time                         -21.678    
  -------------------------------------------------------------------
                         slack                                 15.394    

Slack (MET) :             15.394ns  (required time - arrival time)
  Source:                 PROGRAM_PROCESSOR/IR_processor_2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ISSUE_PROCESSOR_2/SUB_PROCESSOR_BLOCK.registers_owner_reg[17][48]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        24.246ns  (logic 1.833ns (7.560%)  route 22.413ns (92.440%))
  Logic Levels:           5  (LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.045ns = ( 37.955 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.567ns
    Clock Pessimism Removal (CPR):    -0.538ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.345ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    system_tick/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_tick/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_tick/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  system_tick/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    system_tick/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  system_tick/inst/clkout1_buf/O
                         net (fo=17093, routed)       1.657    -2.567    PROGRAM_PROCESSOR/clk_out1
    SLICE_X50Y49         FDRE                                         r  PROGRAM_PROCESSOR/IR_processor_2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y49         FDRE (Prop_fdre_C_Q)         0.518    -2.049 f  PROGRAM_PROCESSOR/IR_processor_2_reg[7]/Q
                         net (fo=68, routed)          4.994     2.945    PROGRAM_PROCESSOR/fetch_instruction_2[7]
    SLICE_X83Y89         LUT3 (Prop_lut3_I1_O)        0.150     3.095 f  PROGRAM_PROCESSOR/MEMORY_BLOCK.s_ati_wdata_type_buffer[1]_i_1__0/O
                         net (fo=18, routed)          2.730     5.825    ATI_UART2_BUS2/s_atis_data_type[1]
    SLICE_X97Y112        LUT5 (Prop_lut5_I4_O)        0.351     6.176 r  ATI_UART2_BUS2/SUB_PROCESSOR_BLOCK.registers_owner[0][63]_i_17/O
                         net (fo=1, routed)           0.357     6.533    ATI_UART2_BUS2/SUB_PROCESSOR_BLOCK.registers_owner[0][63]_i_17_n_0
    SLICE_X96Y112        LUT6 (Prop_lut6_I5_O)        0.332     6.865 r  ATI_UART2_BUS2/SUB_PROCESSOR_BLOCK.registers_owner[0][63]_i_11/O
                         net (fo=2, routed)           2.158     9.023    PROGRAM_PROCESSOR/m_atis_p2_rd_available[3]
    SLICE_X81Y68         LUT3 (Prop_lut3_I2_O)        0.150     9.173 r  PROGRAM_PROCESSOR/SUB_PROCESSOR_BLOCK.registers_owner[0][63]_i_4/O
                         net (fo=33, routed)          2.876    12.049    PROGRAM_PROCESSOR/m_ati_p2_rd_available
    SLICE_X82Y31         LUT6 (Prop_lut6_I2_O)        0.332    12.381 r  PROGRAM_PROCESSOR/SUB_PROCESSOR_BLOCK.registers_owner[17][63]_i_1/O
                         net (fo=64, routed)          9.298    21.678    ISSUE_PROCESSOR_2/SUB_PROCESSOR_BLOCK.registers_owner_reg[17][0]_0[0]
    SLICE_X38Y119        FDRE                                         r  ISSUE_PROCESSOR_2/SUB_PROCESSOR_BLOCK.registers_owner_reg[17][48]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    system_tick/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  system_tick/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.561    system_tick/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    34.215 r  system_tick/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    36.222    system_tick/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.313 r  system_tick/inst/clkout1_buf/O
                         net (fo=17093, routed)       1.642    37.955    ISSUE_PROCESSOR_2/clk_out1
    SLICE_X38Y119        FDRE                                         r  ISSUE_PROCESSOR_2/SUB_PROCESSOR_BLOCK.registers_owner_reg[17][48]/C
                         clock pessimism             -0.538    37.418    
                         clock uncertainty           -0.176    37.242    
    SLICE_X38Y119        FDRE (Setup_fdre_C_CE)      -0.169    37.073    ISSUE_PROCESSOR_2/SUB_PROCESSOR_BLOCK.registers_owner_reg[17][48]
  -------------------------------------------------------------------
                         required time                         37.073    
                         arrival time                         -21.678    
  -------------------------------------------------------------------
                         slack                                 15.394    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 PROGRAM_PROCESSOR/PC_info_in_stack_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            PROGRAM_PROCESSOR/program_buffer/registers_reg[4][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.141ns (39.079%)  route 0.220ns (60.921%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.402ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    -0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    system_tick/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_tick/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_tick/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  system_tick/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    system_tick/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  system_tick/inst/clkout1_buf/O
                         net (fo=17093, routed)       0.548    -0.632    PROGRAM_PROCESSOR/clk_out1
    SLICE_X53Y27         FDRE                                         r  PROGRAM_PROCESSOR/PC_info_in_stack_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.491 r  PROGRAM_PROCESSOR/PC_info_in_stack_reg[1]/Q
                         net (fo=16, routed)          0.220    -0.271    PROGRAM_PROCESSOR/program_buffer/registers_reg[14][11]_0[0]
    SLICE_X49Y28         FDRE                                         r  PROGRAM_PROCESSOR/program_buffer/registers_reg[4][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    system_tick/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_tick/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_tick/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  system_tick/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    system_tick/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  system_tick/inst/clkout1_buf/O
                         net (fo=17093, routed)       0.817    -0.402    PROGRAM_PROCESSOR/program_buffer/clk_out1
    SLICE_X49Y28         FDRE                                         r  PROGRAM_PROCESSOR/program_buffer/registers_reg[4][1]/C
                         clock pessimism              0.035    -0.367    
    SLICE_X49Y28         FDRE (Hold_fdre_C_D)         0.066    -0.301    PROGRAM_PROCESSOR/program_buffer/registers_reg[4][1]
  -------------------------------------------------------------------
                         required time                          0.301    
                         arrival time                          -0.271    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 PROGRAM_PROCESSOR/PC_info_in_stack_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            PROGRAM_PROCESSOR/program_buffer/registers_reg[14][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.141ns (40.822%)  route 0.204ns (59.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.401ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    -0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    system_tick/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_tick/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_tick/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  system_tick/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    system_tick/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  system_tick/inst/clkout1_buf/O
                         net (fo=17093, routed)       0.548    -0.632    PROGRAM_PROCESSOR/clk_out1
    SLICE_X53Y27         FDRE                                         r  PROGRAM_PROCESSOR/PC_info_in_stack_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.491 r  PROGRAM_PROCESSOR/PC_info_in_stack_reg[4]/Q
                         net (fo=16, routed)          0.204    -0.286    PROGRAM_PROCESSOR/program_buffer/registers_reg[14][11]_0[3]
    SLICE_X49Y29         FDRE                                         r  PROGRAM_PROCESSOR/program_buffer/registers_reg[14][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    system_tick/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_tick/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_tick/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  system_tick/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    system_tick/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  system_tick/inst/clkout1_buf/O
                         net (fo=17093, routed)       0.818    -0.401    PROGRAM_PROCESSOR/program_buffer/clk_out1
    SLICE_X49Y29         FDRE                                         r  PROGRAM_PROCESSOR/program_buffer/registers_reg[14][4]/C
                         clock pessimism              0.035    -0.366    
    SLICE_X49Y29         FDRE (Hold_fdre_C_D)         0.047    -0.319    PROGRAM_PROCESSOR/program_buffer/registers_reg[14][4]
  -------------------------------------------------------------------
                         required time                          0.319    
                         arrival time                          -0.286    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 PROGRAM_PROCESSOR/PC_info_in_stack_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            PROGRAM_PROCESSOR/program_buffer/registers_reg[1][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.164ns (42.897%)  route 0.218ns (57.103%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.403ns
    Source Clock Delay      (SCD):    -0.634ns
    Clock Pessimism Removal (CPR):    -0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    system_tick/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_tick/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_tick/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  system_tick/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    system_tick/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  system_tick/inst/clkout1_buf/O
                         net (fo=17093, routed)       0.546    -0.634    PROGRAM_PROCESSOR/clk_out1
    SLICE_X50Y26         FDRE                                         r  PROGRAM_PROCESSOR/PC_info_in_stack_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y26         FDRE (Prop_fdre_C_Q)         0.164    -0.470 r  PROGRAM_PROCESSOR/PC_info_in_stack_reg[7]/Q
                         net (fo=16, routed)          0.218    -0.251    PROGRAM_PROCESSOR/program_buffer/registers_reg[14][11]_0[6]
    SLICE_X49Y27         FDRE                                         r  PROGRAM_PROCESSOR/program_buffer/registers_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    system_tick/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_tick/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_tick/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  system_tick/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    system_tick/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  system_tick/inst/clkout1_buf/O
                         net (fo=17093, routed)       0.816    -0.403    PROGRAM_PROCESSOR/program_buffer/clk_out1
    SLICE_X49Y27         FDRE                                         r  PROGRAM_PROCESSOR/program_buffer/registers_reg[1][7]/C
                         clock pessimism              0.035    -0.368    
    SLICE_X49Y27         FDRE (Hold_fdre_C_D)         0.070    -0.298    PROGRAM_PROCESSOR/program_buffer/registers_reg[1][7]
  -------------------------------------------------------------------
                         required time                          0.298    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 PROGRAM_PROCESSOR/PC_info_in_stack_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            PROGRAM_PROCESSOR/program_buffer/registers_reg[9][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.141ns (38.930%)  route 0.221ns (61.070%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.402ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    -0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    system_tick/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_tick/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_tick/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  system_tick/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    system_tick/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  system_tick/inst/clkout1_buf/O
                         net (fo=17093, routed)       0.548    -0.632    PROGRAM_PROCESSOR/clk_out1
    SLICE_X53Y27         FDRE                                         r  PROGRAM_PROCESSOR/PC_info_in_stack_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.491 r  PROGRAM_PROCESSOR/PC_info_in_stack_reg[1]/Q
                         net (fo=16, routed)          0.221    -0.269    PROGRAM_PROCESSOR/program_buffer/registers_reg[14][11]_0[0]
    SLICE_X48Y28         FDRE                                         r  PROGRAM_PROCESSOR/program_buffer/registers_reg[9][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    system_tick/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_tick/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_tick/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  system_tick/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    system_tick/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  system_tick/inst/clkout1_buf/O
                         net (fo=17093, routed)       0.817    -0.402    PROGRAM_PROCESSOR/program_buffer/clk_out1
    SLICE_X48Y28         FDRE                                         r  PROGRAM_PROCESSOR/program_buffer/registers_reg[9][1]/C
                         clock pessimism              0.035    -0.367    
    SLICE_X48Y28         FDRE (Hold_fdre_C_D)         0.047    -0.320    PROGRAM_PROCESSOR/program_buffer/registers_reg[9][1]
  -------------------------------------------------------------------
                         required time                          0.320    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 PROGRAM_PROCESSOR/PC_info_in_stack_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            PROGRAM_PROCESSOR/program_buffer/registers_reg[9][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.164ns (42.031%)  route 0.226ns (57.969%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.402ns
    Source Clock Delay      (SCD):    -0.634ns
    Clock Pessimism Removal (CPR):    -0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    system_tick/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_tick/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_tick/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  system_tick/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    system_tick/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  system_tick/inst/clkout1_buf/O
                         net (fo=17093, routed)       0.546    -0.634    PROGRAM_PROCESSOR/clk_out1
    SLICE_X50Y26         FDRE                                         r  PROGRAM_PROCESSOR/PC_info_in_stack_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y26         FDRE (Prop_fdre_C_Q)         0.164    -0.470 r  PROGRAM_PROCESSOR/PC_info_in_stack_reg[3]/Q
                         net (fo=16, routed)          0.226    -0.243    PROGRAM_PROCESSOR/program_buffer/registers_reg[14][11]_0[2]
    SLICE_X48Y28         FDRE                                         r  PROGRAM_PROCESSOR/program_buffer/registers_reg[9][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    system_tick/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_tick/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_tick/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  system_tick/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    system_tick/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  system_tick/inst/clkout1_buf/O
                         net (fo=17093, routed)       0.817    -0.402    PROGRAM_PROCESSOR/program_buffer/clk_out1
    SLICE_X48Y28         FDRE                                         r  PROGRAM_PROCESSOR/program_buffer/registers_reg[9][3]/C
                         clock pessimism              0.035    -0.367    
    SLICE_X48Y28         FDRE (Hold_fdre_C_D)         0.070    -0.297    PROGRAM_PROCESSOR/program_buffer/registers_reg[9][3]
  -------------------------------------------------------------------
                         required time                          0.297    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 ATI_DMEM_BUS1/MEMORY_BLOCK.data_bus_wr_buffer_reg[63]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DMEM/data_bus_wr_buf_reg[63]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.189ns (42.349%)  route 0.257ns (57.651%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.408ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    system_tick/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_tick/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_tick/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  system_tick/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    system_tick/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  system_tick/inst/clkout1_buf/O
                         net (fo=17093, routed)       0.549    -0.630    ATI_DMEM_BUS1/clk_out1
    SLICE_X47Y68         FDRE                                         r  ATI_DMEM_BUS1/MEMORY_BLOCK.data_bus_wr_buffer_reg[63]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y68         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  ATI_DMEM_BUS1/MEMORY_BLOCK.data_bus_wr_buffer_reg[63]/Q
                         net (fo=1, routed)           0.257    -0.232    ATI_DMEM_BUS1/s_ati_dmem_p1_data_out[63]
    SLICE_X50Y68         LUT3 (Prop_lut3_I0_O)        0.048    -0.184 r  ATI_DMEM_BUS1/data_bus_wr_buf[63]_i_1/O
                         net (fo=1, routed)           0.000    -0.184    DMEM/data_bus_wr_buf_reg[63]_0[63]
    SLICE_X50Y68         FDRE                                         r  DMEM/data_bus_wr_buf_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    system_tick/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_tick/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_tick/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  system_tick/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    system_tick/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  system_tick/inst/clkout1_buf/O
                         net (fo=17093, routed)       0.811    -0.408    DMEM/clk
    SLICE_X50Y68         FDRE                                         r  DMEM/data_bus_wr_buf_reg[63]/C
                         clock pessimism              0.035    -0.373    
    SLICE_X50Y68         FDRE (Hold_fdre_C_D)         0.131    -0.242    DMEM/data_bus_wr_buf_reg[63]
  -------------------------------------------------------------------
                         required time                          0.242    
                         arrival time                          -0.184    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 ISSUE_PROCESSOR_2/SUB_PROCESSOR_BLOCK.alu/operand_2_seq_reg[60]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ISSUE_PROCESSOR_2/SUB_PROCESSOR_BLOCK.alu/operand_2_seq_reg[59]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.207ns (46.989%)  route 0.234ns (53.011%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.402ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    -0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    system_tick/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_tick/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_tick/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  system_tick/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    system_tick/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  system_tick/inst/clkout1_buf/O
                         net (fo=17093, routed)       0.547    -0.632    ISSUE_PROCESSOR_2/SUB_PROCESSOR_BLOCK.alu/clk_out1
    SLICE_X50Y66         FDRE                                         r  ISSUE_PROCESSOR_2/SUB_PROCESSOR_BLOCK.alu/operand_2_seq_reg[60]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y66         FDRE (Prop_fdre_C_Q)         0.164    -0.468 r  ISSUE_PROCESSOR_2/SUB_PROCESSOR_BLOCK.alu/operand_2_seq_reg[60]/Q
                         net (fo=2, routed)           0.234    -0.235    ISSUE_PROCESSOR_2/SUB_PROCESSOR_BLOCK.alu/operand_2_seq_reg_n_0_[60]
    SLICE_X48Y66         LUT3 (Prop_lut3_I0_O)        0.043    -0.192 r  ISSUE_PROCESSOR_2/SUB_PROCESSOR_BLOCK.alu/operand_2_seq[59]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.192    ISSUE_PROCESSOR_2/SUB_PROCESSOR_BLOCK.alu/operand_2_seq_next[59]
    SLICE_X48Y66         FDRE                                         r  ISSUE_PROCESSOR_2/SUB_PROCESSOR_BLOCK.alu/operand_2_seq_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    system_tick/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_tick/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_tick/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  system_tick/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    system_tick/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  system_tick/inst/clkout1_buf/O
                         net (fo=17093, routed)       0.817    -0.402    ISSUE_PROCESSOR_2/SUB_PROCESSOR_BLOCK.alu/clk_out1
    SLICE_X48Y66         FDRE                                         r  ISSUE_PROCESSOR_2/SUB_PROCESSOR_BLOCK.alu/operand_2_seq_reg[59]/C
                         clock pessimism              0.035    -0.367    
    SLICE_X48Y66         FDRE (Hold_fdre_C_D)         0.107    -0.260    ISSUE_PROCESSOR_2/SUB_PROCESSOR_BLOCK.alu/operand_2_seq_reg[59]
  -------------------------------------------------------------------
                         required time                          0.260    
                         arrival time                          -0.192    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 IMEM/data_bus_wr_buf_reg[7]_rep__3/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            IMEM/genblk9[315].registers_reg[315][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.141ns (34.837%)  route 0.264ns (65.163%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.401ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    system_tick/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_tick/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_tick/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  system_tick/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    system_tick/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  system_tick/inst/clkout1_buf/O
                         net (fo=17093, routed)       0.550    -0.630    IMEM/clk_out1
    SLICE_X52Y19         FDRE                                         r  IMEM/data_bus_wr_buf_reg[7]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y19         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  IMEM/data_bus_wr_buf_reg[7]_rep__3/Q
                         net (fo=128, routed)         0.264    -0.225    IMEM/data_bus_wr_buf_reg[7]_rep__3_n_0
    SLICE_X47Y20         FDRE                                         r  IMEM/genblk9[315].registers_reg[315][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    system_tick/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_tick/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_tick/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  system_tick/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    system_tick/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  system_tick/inst/clkout1_buf/O
                         net (fo=17093, routed)       0.818    -0.401    IMEM/clk_out1
    SLICE_X47Y20         FDRE                                         r  IMEM/genblk9[315].registers_reg[315][7]/C
                         clock pessimism              0.035    -0.366    
    SLICE_X47Y20         FDRE (Hold_fdre_C_D)         0.072    -0.294    IMEM/genblk9[315].registers_reg[315][7]
  -------------------------------------------------------------------
                         required time                          0.294    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 PROGRAM_PROCESSOR/PC_info_in_stack_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            PROGRAM_PROCESSOR/program_buffer/registers_reg[1][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.164ns (42.051%)  route 0.226ns (57.949%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.402ns
    Source Clock Delay      (SCD):    -0.634ns
    Clock Pessimism Removal (CPR):    -0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    system_tick/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_tick/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_tick/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  system_tick/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    system_tick/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  system_tick/inst/clkout1_buf/O
                         net (fo=17093, routed)       0.546    -0.634    PROGRAM_PROCESSOR/clk_out1
    SLICE_X50Y26         FDRE                                         r  PROGRAM_PROCESSOR/PC_info_in_stack_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y26         FDRE (Prop_fdre_C_Q)         0.164    -0.470 r  PROGRAM_PROCESSOR/PC_info_in_stack_reg[8]/Q
                         net (fo=16, routed)          0.226    -0.244    PROGRAM_PROCESSOR/program_buffer/registers_reg[14][11]_0[7]
    SLICE_X46Y28         FDRE                                         r  PROGRAM_PROCESSOR/program_buffer/registers_reg[1][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    system_tick/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_tick/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_tick/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  system_tick/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    system_tick/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  system_tick/inst/clkout1_buf/O
                         net (fo=17093, routed)       0.817    -0.402    PROGRAM_PROCESSOR/program_buffer/clk_out1
    SLICE_X46Y28         FDRE                                         r  PROGRAM_PROCESSOR/program_buffer/registers_reg[1][8]/C
                         clock pessimism              0.035    -0.367    
    SLICE_X46Y28         FDRE (Hold_fdre_C_D)         0.053    -0.314    PROGRAM_PROCESSOR/program_buffer/registers_reg[1][8]
  -------------------------------------------------------------------
                         required time                          0.314    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 PROGRAM_PROCESSOR/PC_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            PROGRAM_PROCESSOR/PC_info_in_stack_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.141ns (35.801%)  route 0.253ns (64.199%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.409ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    -0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    system_tick/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_tick/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_tick/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  system_tick/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    system_tick/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  system_tick/inst/clkout1_buf/O
                         net (fo=17093, routed)       0.548    -0.632    PROGRAM_PROCESSOR/clk_out1
    SLICE_X49Y25         FDRE                                         r  PROGRAM_PROCESSOR/PC_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y25         FDRE (Prop_fdre_C_Q)         0.141    -0.491 r  PROGRAM_PROCESSOR/PC_reg[9]/Q
                         net (fo=68, routed)          0.253    -0.238    PROGRAM_PROCESSOR/PC_reg[9]_0[7]
    SLICE_X50Y26         FDRE                                         r  PROGRAM_PROCESSOR/PC_info_in_stack_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    system_tick/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_tick/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_tick/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  system_tick/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    system_tick/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  system_tick/inst/clkout1_buf/O
                         net (fo=17093, routed)       0.810    -0.409    PROGRAM_PROCESSOR/clk_out1
    SLICE_X50Y26         FDRE                                         r  PROGRAM_PROCESSOR/PC_info_in_stack_reg[9]/C
                         clock pessimism              0.035    -0.374    
    SLICE_X50Y26         FDRE (Hold_fdre_C_D)         0.063    -0.311    PROGRAM_PROCESSOR/PC_info_in_stack_reg[9]
  -------------------------------------------------------------------
                         required time                          0.311    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.073    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { system_tick/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         40.000      37.845     BUFGCTRL_X0Y16  system_tick/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     PLLE2_ADV_X1Y2  system_tick/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            1.000         40.000      39.000     SLICE_X86Y59    ATI_DMEM_BUS1/MEMORY_BLOCK.data_bus_wr_buffer_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         40.000      39.000     SLICE_X81Y56    ATI_DMEM_BUS1/MEMORY_BLOCK.data_bus_wr_buffer_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         40.000      39.000     SLICE_X84Y56    ATI_DMEM_BUS1/MEMORY_BLOCK.data_bus_wr_buffer_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         40.000      39.000     SLICE_X62Y53    ATI_DMEM_BUS1/MEMORY_BLOCK.data_bus_wr_buffer_reg[12]/C
Min Period        n/a     FDRE/C             n/a            1.000         40.000      39.000     SLICE_X62Y53    ATI_DMEM_BUS1/MEMORY_BLOCK.data_bus_wr_buffer_reg[13]/C
Min Period        n/a     FDRE/C             n/a            1.000         40.000      39.000     SLICE_X81Y56    ATI_DMEM_BUS1/MEMORY_BLOCK.data_bus_wr_buffer_reg[14]/C
Min Period        n/a     FDRE/C             n/a            1.000         40.000      39.000     SLICE_X81Y56    ATI_DMEM_BUS1/MEMORY_BLOCK.data_bus_wr_buffer_reg[15]/C
Min Period        n/a     FDRE/C             n/a            1.000         40.000      39.000     SLICE_X63Y54    ATI_DMEM_BUS1/MEMORY_BLOCK.data_bus_wr_buffer_reg[16]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       40.000      120.000    PLLE2_ADV_X1Y2  system_tick/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMD32/CLK         n/a            1.250         20.000      18.750     SLICE_X66Y55    ATI_UART1_BUS1/INTERFACE_PERP_BLOCK.master_buffer_reg_0_3_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK         n/a            1.250         20.000      18.750     SLICE_X66Y55    ATI_UART1_BUS1/INTERFACE_PERP_BLOCK.master_buffer_reg_0_3_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK         n/a            1.250         20.000      18.750     SLICE_X66Y55    ATI_UART1_BUS1/INTERFACE_PERP_BLOCK.master_buffer_reg_0_3_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK         n/a            1.250         20.000      18.750     SLICE_X66Y55    ATI_UART1_BUS1/INTERFACE_PERP_BLOCK.master_buffer_reg_0_3_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK         n/a            1.250         20.000      18.750     SLICE_X66Y55    ATI_UART1_BUS1/INTERFACE_PERP_BLOCK.master_buffer_reg_0_3_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK         n/a            1.250         20.000      18.750     SLICE_X66Y55    ATI_UART1_BUS1/INTERFACE_PERP_BLOCK.master_buffer_reg_0_3_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK         n/a            1.250         20.000      18.750     SLICE_X66Y55    ATI_UART1_BUS1/INTERFACE_PERP_BLOCK.master_buffer_reg_0_3_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK         n/a            1.250         20.000      18.750     SLICE_X66Y55    ATI_UART1_BUS1/INTERFACE_PERP_BLOCK.master_buffer_reg_0_3_0_5/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK         n/a            1.250         20.000      18.750     SLICE_X62Y54    ATI_UART1_BUS1/INTERFACE_PERP_BLOCK.master_buffer_reg_0_3_12_17/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK         n/a            1.250         20.000      18.750     SLICE_X62Y54    ATI_UART1_BUS1/INTERFACE_PERP_BLOCK.master_buffer_reg_0_3_12_17/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.250         20.000      18.750     SLICE_X62Y62    ATI_UART2_BUS2/INTERFACE_PERP_BLOCK.master_buffer_reg_0_3_42_47/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.250         20.000      18.750     SLICE_X62Y62    ATI_UART2_BUS2/INTERFACE_PERP_BLOCK.master_buffer_reg_0_3_42_47/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.250         20.000      18.750     SLICE_X62Y62    ATI_UART2_BUS2/INTERFACE_PERP_BLOCK.master_buffer_reg_0_3_42_47/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.250         20.000      18.750     SLICE_X62Y62    ATI_UART2_BUS2/INTERFACE_PERP_BLOCK.master_buffer_reg_0_3_42_47/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.250         20.000      18.750     SLICE_X62Y62    ATI_UART2_BUS2/INTERFACE_PERP_BLOCK.master_buffer_reg_0_3_42_47/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.250         20.000      18.750     SLICE_X62Y62    ATI_UART2_BUS2/INTERFACE_PERP_BLOCK.master_buffer_reg_0_3_42_47/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK         n/a            1.250         20.000      18.750     SLICE_X62Y62    ATI_UART2_BUS2/INTERFACE_PERP_BLOCK.master_buffer_reg_0_3_42_47/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK         n/a            1.250         20.000      18.750     SLICE_X62Y62    ATI_UART2_BUS2/INTERFACE_PERP_BLOCK.master_buffer_reg_0_3_42_47/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.250         20.000      18.750     SLICE_X82Y57    ATI_UART1_BUS1/INTERFACE_PERP_BLOCK.data_type_mbuf_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.250         20.000      18.750     SLICE_X82Y57    ATI_UART1_BUS1/INTERFACE_PERP_BLOCK.data_type_mbuf_reg_0_3_0_0/SP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       12.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { system_tick/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17  system_tick/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     PLLE2_ADV_X1Y2  system_tick/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     PLLE2_ADV_X1Y2  system_tick/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        40.000      12.633     PLLE2_ADV_X1Y2  system_tick/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       40.000      120.000    PLLE2_ADV_X1Y2  system_tick/inst/plle2_adv_inst/CLKFBOUT



