{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 456, "design__inferred_latch__count": 0, "design__instance__count": 15655, "design__instance__area": 149131, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 114, "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 212, "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 19, "power__internal__total": 0.015999916940927505, "power__switching__total": 0.007568011526018381, "power__leakage__total": 1.5785376206167712e-07, "power__total": 0.023568086326122284, "clock__skew__worst_hold__corner:nom_tt_025C_1v80": -0.328579811548518, "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 0.32914669144092407, "timing__hold__ws__corner:nom_tt_025C_1v80": 0.3176496933175341, "timing__setup__ws__corner:nom_tt_025C_1v80": 2.457498274435815, "timing__hold__tns__corner:nom_tt_025C_1v80": 0, "timing__setup__tns__corner:nom_tt_025C_1v80": 0, "timing__hold__wns__corner:nom_tt_025C_1v80": 0, "timing__setup__wns__corner:nom_tt_025C_1v80": 0, "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": 0.31765, "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": 5.586719, "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 312, "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 212, "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 34, "clock__skew__worst_hold__corner:nom_ss_100C_1v60": -0.37814993873234065, "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 0.37371859442652483, "timing__hold__ws__corner:nom_ss_100C_1v60": 0.575093544619143, "timing__setup__ws__corner:nom_ss_100C_1v60": -2.00603361822027, "timing__hold__tns__corner:nom_ss_100C_1v60": 0, "timing__setup__tns__corner:nom_ss_100C_1v60": -51.30570247198935, "timing__hold__wns__corner:nom_ss_100C_1v60": 0, "timing__setup__wns__corner:nom_ss_100C_1v60": -2.00603361822027, "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": 0.895512, "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_vio__count__corner:nom_ss_100C_1v60": 32, "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": 1.736554, "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 43, "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 212, "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 18, "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": -0.3018389790211141, "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": 0.3041986471043884, "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.10840406656941853, "timing__setup__ws__corner:nom_ff_n40C_1v95": 4.252847083760446, "timing__hold__tns__corner:nom_ff_n40C_1v95": 0, "timing__setup__tns__corner:nom_ff_n40C_1v95": 0, "timing__hold__wns__corner:nom_ff_n40C_1v95": 0, "timing__setup__wns__corner:nom_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": 0.108404, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": 7.054756, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count": 348, "design__max_fanout_violation__count": 212, "design__max_cap_violation__count": 48, "clock__skew__worst_hold": -0.29555383976750155, "clock__skew__worst_setup": 0.2999971189711696, "timing__hold__ws": 0.10537260251494387, "timing__setup__ws": -2.4528930691994257, "timing__hold__tns": 0, "timing__setup__tns": -65.14901158506656, "timing__hold__wns": 0, "timing__setup__wns": -2.4528930691994257, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": 0.105373, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 96, "timing__setup_r2r__ws": 1.335874, "timing__setup_r2r_vio__count": 0, "design__die__bbox": "0.0 0.0 467.655 478.375", "design__core__bbox": "5.52 10.88 461.84 465.12", "flow__warnings__count": 1, "flow__errors__count": 0, "design__io": 78, "design__die__area": 223714, "design__core__area": 207279, "design__instance__count__stdcell": 15655, "design__instance__area__stdcell": 149131, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__utilization": 0.719468, "design__instance__utilization__stdcell": 0.719468, "design__power_grid_violation__count__net:VPWR": 0, "design__power_grid_violation__count__net:VGND": 0, "design__power_grid_violation__count": 0, "floorplan__design__io": 76, "design__io__hpwl": 11547024, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 372294, "design__violations": 0, "design__instance__count__setup_buffer": 0, "design__instance__count__hold_buffer": 2241, "antenna__violating__nets": 41, "antenna__violating__pins": 45, "route__antenna_violation__count": 41, "route__net": 12563, "route__net__special": 2, "route__drc_errors__iter:1": 11564, "route__wirelength__iter:1": 471732, "route__drc_errors__iter:2": 3803, "route__wirelength__iter:2": 466281, "route__drc_errors__iter:3": 3344, "route__wirelength__iter:3": 464001, "route__drc_errors__iter:4": 405, "route__wirelength__iter:4": 462875, "route__drc_errors__iter:5": 136, "route__wirelength__iter:5": 462809, "route__drc_errors__iter:6": 0, "route__wirelength__iter:6": 462708, "route__drc_errors": 0, "route__wirelength": 462708, "route__vias": 90498, "route__vias__singlecut": 90498, "route__vias__multicut": 0, "design__disconnected_pin__count": 12, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 1154.88, "timing__unannotated_net__count__corner:nom_tt_025C_1v80": 187, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:nom_ss_100C_1v60": 187, "timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_1v95": 187, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:min_tt_025C_1v80": 80, "design__max_fanout_violation__count__corner:min_tt_025C_1v80": 212, "design__max_cap_violation__count__corner:min_tt_025C_1v80": 4, "clock__skew__worst_hold__corner:min_tt_025C_1v80": -0.3194058163919771, "clock__skew__worst_setup__corner:min_tt_025C_1v80": 0.3224762492757182, "timing__hold__ws__corner:min_tt_025C_1v80": 0.313041379456588, "timing__setup__ws__corner:min_tt_025C_1v80": 2.7336333970194286, "timing__hold__tns__corner:min_tt_025C_1v80": 0, "timing__setup__tns__corner:min_tt_025C_1v80": 0, "timing__hold__wns__corner:min_tt_025C_1v80": 0, "timing__setup__wns__corner:min_tt_025C_1v80": 0, "timing__hold_vio__count__corner:min_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:min_tt_025C_1v80": 0.313041, "timing__hold_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:min_tt_025C_1v80": 5.887473, "timing__setup_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:min_tt_025C_1v80": 187, "timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:min_ss_100C_1v60": 276, "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 212, "design__max_cap_violation__count__corner:min_ss_100C_1v60": 16, "clock__skew__worst_hold__corner:min_ss_100C_1v60": -0.3627378222686098, "clock__skew__worst_setup__corner:min_ss_100C_1v60": 0.3635095383148524, "timing__hold__ws__corner:min_ss_100C_1v60": 0.6570002505773438, "timing__setup__ws__corner:min_ss_100C_1v60": -1.5236878856567952, "timing__hold__tns__corner:min_ss_100C_1v60": 0, "timing__setup__tns__corner:min_ss_100C_1v60": -37.097991506571574, "timing__hold__wns__corner:min_ss_100C_1v60": 0, "timing__setup__wns__corner:min_ss_100C_1v60": -1.5236878856567952, "timing__hold_vio__count__corner:min_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:min_ss_100C_1v60": 0.887461, "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_vio__count__corner:min_ss_100C_1v60": 32, "timing__setup_r2r__ws__corner:min_ss_100C_1v60": 2.202769, "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:min_ss_100C_1v60": 187, "timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:min_ff_n40C_1v95": 32, "design__max_fanout_violation__count__corner:min_ff_n40C_1v95": 212, "design__max_cap_violation__count__corner:min_ff_n40C_1v95": 4, "clock__skew__worst_hold__corner:min_ff_n40C_1v95": -0.29555383976750155, "clock__skew__worst_setup__corner:min_ff_n40C_1v95": 0.2999971189711696, "timing__hold__ws__corner:min_ff_n40C_1v95": 0.10537260251494387, "timing__setup__ws__corner:min_ff_n40C_1v95": 4.436705350908756, "timing__hold__tns__corner:min_ff_n40C_1v95": 0, "timing__setup__tns__corner:min_ff_n40C_1v95": 0, "timing__hold__wns__corner:min_ff_n40C_1v95": 0, "timing__setup__wns__corner:min_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:min_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_1v95": 0.105373, "timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_1v95": 7.255505, "timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:min_ff_n40C_1v95": 187, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:max_tt_025C_1v80": 144, "design__max_fanout_violation__count__corner:max_tt_025C_1v80": 212, "design__max_cap_violation__count__corner:max_tt_025C_1v80": 29, "clock__skew__worst_hold__corner:max_tt_025C_1v80": -0.3374670360896878, "clock__skew__worst_setup__corner:max_tt_025C_1v80": 0.3332235415249513, "timing__hold__ws__corner:max_tt_025C_1v80": 0.3226062841511551, "timing__setup__ws__corner:max_tt_025C_1v80": 2.1964910512135902, "timing__hold__tns__corner:max_tt_025C_1v80": 0, "timing__setup__tns__corner:max_tt_025C_1v80": 0, "timing__hold__wns__corner:max_tt_025C_1v80": 0, "timing__setup__wns__corner:max_tt_025C_1v80": 0, "timing__hold_vio__count__corner:max_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:max_tt_025C_1v80": 0.322606, "timing__hold_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:max_tt_025C_1v80": 5.317631, "timing__setup_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:max_tt_025C_1v80": 187, "timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:max_ss_100C_1v60": 348, "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 212, "design__max_cap_violation__count__corner:max_ss_100C_1v60": 48, "clock__skew__worst_hold__corner:max_ss_100C_1v60": -0.3928113223655878, "clock__skew__worst_setup__corner:max_ss_100C_1v60": 0.38298917898893986, "timing__hold__ws__corner:max_ss_100C_1v60": 0.48498273436614425, "timing__setup__ws__corner:max_ss_100C_1v60": -2.4528930691994257, "timing__hold__tns__corner:max_ss_100C_1v60": 0, "timing__setup__tns__corner:max_ss_100C_1v60": -65.14901158506656, "timing__hold__wns__corner:max_ss_100C_1v60": 0, "timing__setup__wns__corner:max_ss_100C_1v60": -2.4528930691994257, "timing__hold_vio__count__corner:max_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:max_ss_100C_1v60": 0.90403, "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_vio__count__corner:max_ss_100C_1v60": 32, "timing__setup_r2r__ws__corner:max_ss_100C_1v60": 1.335874, "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:max_ss_100C_1v60": 187, "timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:max_ff_n40C_1v95": 49, "design__max_fanout_violation__count__corner:max_ff_n40C_1v95": 212, "design__max_cap_violation__count__corner:max_ff_n40C_1v95": 27, "clock__skew__worst_hold__corner:max_ff_n40C_1v95": -0.30812750445504755, "clock__skew__worst_setup__corner:max_ff_n40C_1v95": 0.3065960627715675, "timing__hold__ws__corner:max_ff_n40C_1v95": 0.11191048404726042, "timing__setup__ws__corner:max_ff_n40C_1v95": 4.071821661761886, "timing__hold__tns__corner:max_ff_n40C_1v95": 0, "timing__setup__tns__corner:max_ff_n40C_1v95": 0, "timing__hold__wns__corner:max_ff_n40C_1v95": 0, "timing__setup__wns__corner:max_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:max_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_1v95": 0.11191, "timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_1v95": 6.870135, "timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:max_ff_n40C_1v95": 187, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count": 187, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80": 1.79807, "design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80": 1.79969, "design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80": 0.00192904, "design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80": 0.00174383, "design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80": 0.000305626, "design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80": 0.00174383, "ir__voltage__worst": 1.8, "ir__drop__avg": 0.000315, "ir__drop__worst": 0.00193, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "klayout__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}