set a(0-4398) {NAME asn(regs.regs(1))#1 TYPE ASSIGN PAR 0-4397 XREFS 85179 LOC {0 1.0 0 1.0 0 1.0 0 1.0} PREDS {{772 0 0-4407 {}}} SUCCS {{258 0 0-4407 {}}} CYCLES {}}
set a(0-4399) {NAME asn(regs.regs(0))#1 TYPE ASSIGN PAR 0-4397 XREFS 85180 LOC {0 1.0 0 1.0 0 1.0 0 1.0} PREDS {{772 0 0-4407 {}}} SUCCS {{258 0 0-4407 {}}} CYCLES {}}
set a(0-4400) {NAME asn(acc#14(0))#1 TYPE ASSIGN PAR 0-4397 XREFS 85181 LOC {0 1.0 0 1.0 0 1.0 0 1.0} PREDS {{772 0 0-4407 {}}} SUCCS {{258 0 0-4407 {}}} CYCLES {}}
set a(0-4401) {NAME asn(acc#14(1))#1 TYPE ASSIGN PAR 0-4397 XREFS 85182 LOC {0 1.0 0 1.0 0 1.0 0 1.0} PREDS {{772 0 0-4407 {}}} SUCCS {{258 0 0-4407 {}}} CYCLES {}}
set a(0-4402) {NAME asn(red_xy(0))#1 TYPE ASSIGN PAR 0-4397 XREFS 85183 LOC {0 1.0 0 1.0 0 1.0 0 1.0} PREDS {{772 0 0-4407 {}}} SUCCS {{258 0 0-4407 {}}} CYCLES {}}
set a(0-4403) {NAME asn(red_xy(1))#1 TYPE ASSIGN PAR 0-4397 XREFS 85184 LOC {0 1.0 0 1.0 0 1.0 0 1.0} PREDS {{772 0 0-4407 {}}} SUCCS {{258 0 0-4407 {}}} CYCLES {}}
set a(0-4404) {NAME asn(blue_xy(0))#1 TYPE ASSIGN PAR 0-4397 XREFS 85185 LOC {0 1.0 0 1.0 0 1.0 0 1.0} PREDS {{772 0 0-4407 {}}} SUCCS {{258 0 0-4407 {}}} CYCLES {}}
set a(0-4405) {NAME asn(blue_xy(1))#1 TYPE ASSIGN PAR 0-4397 XREFS 85186 LOC {0 1.0 0 1.0 0 1.0 0 1.0} PREDS {{772 0 0-4407 {}}} SUCCS {{258 0 0-4407 {}}} CYCLES {}}
set a(0-4406) {NAME volume_previous:asn(volume_previous) TYPE ASSIGN PAR 0-4397 XREFS 85187 LOC {0 1.0 0 1.0 0 1.0 0 1.0} PREDS {{772 0 0-4407 {}}} SUCCS {{259 0 0-4407 {}}} CYCLES {}}
set a(0-4408) {NAME oif#5:asn(lor#2.sva#1) TYPE ASSIGN PAR 0-4407 XREFS 85188 LOC {0 1.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {} SUCCS {{258 0 0-4996 {}}} CYCLES {}}
set a(0-4409) {NAME oif#4:asn(lor#3.sva#1) TYPE ASSIGN PAR 0-4407 XREFS 85189 LOC {0 1.0 1 1.0 1 1.0 2 0.967186425} PREDS {} SUCCS {{258 0 0-4972 {}}} CYCLES {}}
set a(0-4410) {NAME oif#3:asn(lor#4.sva#1) TYPE ASSIGN PAR 0-4407 XREFS 85190 LOC {0 1.0 1 1.0 1 1.0 2 0.967186425} PREDS {} SUCCS {{258 0 0-4948 {}}} CYCLES {}}
set a(0-4411) {NAME oif#2:asn(lor#5.sva#1) TYPE ASSIGN PAR 0-4407 XREFS 85191 LOC {0 1.0 1 1.0 1 1.0 2 0.967186425} PREDS {} SUCCS {{258 0 0-4924 {}}} CYCLES {}}
set a(0-4412) {NAME aif#51:aif:asn(land#15.sva#1) TYPE ASSIGN PAR 0-4407 XREFS 85192 LOC {0 1.0 2 0.9769393999999999 2 0.9769393999999999 2 0.9769393999999999} PREDS {} SUCCS {{258 0 0-4898 {}}} CYCLES {}}
set a(0-4413) {NAME aif#47:aif:aif:asn(aif#47:land.sva#1) TYPE ASSIGN PAR 0-4407 XREFS 85193 LOC {0 1.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {} SUCCS {{258 0 0-4830 {}}} CYCLES {}}
set a(0-4414) {NAME aif#45:aif:asn(land#14.sva#1) TYPE ASSIGN PAR 0-4407 XREFS 85194 LOC {0 1.0 1 1.0 1 1.0 2 0.7919105999999999} PREDS {} SUCCS {{258 0 0-4811 {}}} CYCLES {}}
set a(0-4415) {NAME aif#41:aif:aif:asn(aif#41:land.sva#1) TYPE ASSIGN PAR 0-4407 XREFS 85195 LOC {0 1.0 2 0.9507796749999999 2 0.9507796749999999 2 0.9507796749999999} PREDS {} SUCCS {{258 0 0-4800 {}}} CYCLES {}}
set a(0-4416) {NAME aif#39:aif:asn(land#12.sva#1) TYPE ASSIGN PAR 0-4407 XREFS 85196 LOC {0 1.0 1 0.9103566249999999 1 0.9103566249999999 2 0.77550385} PREDS {} SUCCS {{258 0 0-4781 {}}} CYCLES {}}
set a(0-4417) {NAME blue_xy:asn(blue_xy(1).sva#2) TYPE ASSIGN PAR 0-4407 XREFS 85197 LOC {0 1.0 1 0.9769393999999999 1 0.9769393999999999 2 0.7688499999999999} PREDS {} SUCCS {{258 0 0-4756 {}}} CYCLES {}}
set a(0-4418) {NAME blue_xy:asn(blue_xy(0).sva#2) TYPE ASSIGN PAR 0-4407 XREFS 85198 LOC {0 1.0 1 0.801663575 1 0.801663575 2 0.593574175} PREDS {} SUCCS {{258 0 0-4754 {}}} CYCLES {}}
set a(0-4419) {NAME red_xy:asn(red_xy(1).sva#2) TYPE ASSIGN PAR 0-4407 XREFS 85199 LOC {0 1.0 1 0.6886972499999999 1 0.6886972499999999 2 0.418699025} PREDS {} SUCCS {{258 0 0-4721 {}}} CYCLES {}}
set a(0-4420) {NAME red_xy:asn(red_xy(0).sva#2) TYPE ASSIGN PAR 0-4407 XREFS 85200 LOC {0 1.0 1 0.7120202 1 0.7120202 2 0.577167425} PREDS {} SUCCS {{258 0 0-4719 {}}} CYCLES {}}
set a(0-4421) {NAME acc:asn(acc#14(1).sva#2) TYPE ASSIGN PAR 0-4407 XREFS 85201 LOC {0 1.0 1 0.73015835 1 0.73015835 2 0.52206895} PREDS {} SUCCS {{258 0 0-4684 {}}} CYCLES {}}
set a(0-4422) {NAME aif#17:aif:aif:asn(aif#17:land.sva#1) TYPE ASSIGN PAR 0-4407 XREFS 85202 LOC {0 1.0 1 0.686570175 1 0.686570175 2 0.47848077499999997} PREDS {} SUCCS {{258 0 0-4681 {}}} CYCLES {}}
set a(0-4423) {NAME aif#13:aif#1:asn(land#5.sva#1) TYPE ASSIGN PAR 0-4407 XREFS 85203 LOC {0 1.0 1 0.54301 1 0.54301 2 0.33492059999999996} PREDS {} SUCCS {{258 0 0-4669 {}}} CYCLES {}}
set a(0-4424) {NAME acc:asn(acc#14(0).sva#2) TYPE ASSIGN PAR 0-4407 XREFS 85204 LOC {0 1.0 1 0.6171920249999999 1 0.6171920249999999 2 0.3471938} PREDS {} SUCCS {{258 0 0-4657 {}}} CYCLES {}}
set a(0-4425) {NAME aif#3:aif#1:asn(land#2.sva#1) TYPE ASSIGN PAR 0-4407 XREFS 85205 LOC {0 1.0 1 0.57360385 1 0.57360385 2 0.303605625} PREDS {} SUCCS {{258 0 0-4654 {}}} CYCLES {}}
set a(0-4426) {NAME aif#1:aif:asn(land#3.sva#1) TYPE ASSIGN PAR 0-4407 XREFS 85206 LOC {0 1.0 1 0.4879714 1 0.4879714 2 0.217973175} PREDS {} SUCCS {{258 0 0-4647 {}}} CYCLES {}}
set a(0-4427) {NAME aif:aif:asn(land.sva#1) TYPE ASSIGN PAR 0-4407 XREFS 85207 LOC {0 1.0 1 0.6656366499999999 1 0.6656366499999999 2 0.39563842499999996} PREDS {} SUCCS {{258 0 0-4624 {}}} CYCLES {}}
set a(0-4428) {NAME SHIFT:if:else:else:else:asn(regs.regs(1)) TYPE ASSIGN PAR 0-4407 XREFS 85208 LOC {0 1.0 1 0.098007475 1 0.098007475 2 0.743491425} PREDS {{262 0 0-5019 {}}} SUCCS {{256 0 0-5019 {}} {258 0 0-5020 {}}} CYCLES {}}
set a(0-4429) {NAME MAC1:asn TYPE ASSIGN PAR 0-4407 XREFS 85209 LOC {0 1.0 0 1.0 0 1.0 1 0.743491425} PREDS {{262 0 0-5020 {}}} SUCCS {{259 0 0-4430 {}} {256 0 0-5020 {}}} CYCLES {}}
set a(0-4430) {NAME MAC1:slc(regs.regs(2)) TYPE READSLICE PAR 0-4407 XREFS 85210 LOC {0 1.0 0 1.0 0 1.0 1 0.743491425} PREDS {{259 0 0-4429 {}}} SUCCS {{258 0 0-4433 {}}} CYCLES {}}
set a(0-4431) {NAME MAC1:asn#16 TYPE ASSIGN PAR 0-4407 XREFS 85211 LOC {0 1.0 0 1.0 0 1.0 1 0.743491425} PREDS {{262 0 0-5020 {}}} SUCCS {{259 0 0-4432 {}} {256 0 0-5020 {}}} CYCLES {}}
set a(0-4432) {NAME MAC1:slc(regs.regs(2))#22 TYPE READSLICE PAR 0-4407 XREFS 85212 LOC {0 1.0 0 1.0 0 1.0 1 0.743491425} PREDS {{259 0 0-4431 {}}} SUCCS {{259 0 0-4433 {}}} CYCLES {}}
set a(0-4433) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(10,0,10,0,11) AREA_SCORE 11.24 QUANTITY 6 NAME MAC1:acc#42 TYPE ACCU DELAY {1.30 ns} LIBRARY_DELAY {1.30 ns} PAR 0-4407 XREFS 85213 LOC {1 0.0 1 0.016668199999999998 1 0.016668199999999998 1 0.09800742833641131 1 0.8248306533364113} PREDS {{258 0 0-4430 {}} {259 0 0-4432 {}}} SUCCS {{258 0 0-4439 {}}} CYCLES {}}
set a(0-4434) {NAME MAC1:asn#17 TYPE {I/O_READ SIGNAL} PAR 0-4407 XREFS 85214 LOC {1 0.0 1 0.016668199999999998 1 0.016668199999999998 1 0.743491425} PREDS {} SUCCS {{259 0 0-4435 {}}} CYCLES {}}
set a(0-4435) {NAME MAC1:slc(vin) TYPE READSLICE PAR 0-4407 XREFS 85215 LOC {1 0.0 1 0.016668199999999998 1 0.016668199999999998 1 0.743491425} PREDS {{259 0 0-4434 {}}} SUCCS {{258 0 0-4438 {}}} CYCLES {}}
set a(0-4436) {NAME MAC1:asn#18 TYPE {I/O_READ SIGNAL} PAR 0-4407 XREFS 85216 LOC {1 0.0 1 0.016668199999999998 1 0.016668199999999998 1 0.743491425} PREDS {} SUCCS {{259 0 0-4437 {}}} CYCLES {}}
set a(0-4437) {NAME MAC1:slc(vin)#9 TYPE READSLICE PAR 0-4407 XREFS 85217 LOC {1 0.0 1 0.016668199999999998 1 0.016668199999999998 1 0.743491425} PREDS {{259 0 0-4436 {}}} SUCCS {{259 0 0-4438 {}}} CYCLES {}}
set a(0-4438) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(10,0,10,0,11) AREA_SCORE 11.24 QUANTITY 6 NAME MAC1:acc#41 TYPE ACCU DELAY {1.30 ns} LIBRARY_DELAY {1.30 ns} PAR 0-4407 XREFS 85218 LOC {1 0.0 1 0.016668199999999998 1 0.016668199999999998 1 0.09800742833641131 1 0.8248306533364113} PREDS {{258 0 0-4435 {}} {259 0 0-4437 {}}} SUCCS {{259 0 0-4439 {}}} CYCLES {}}
set a(0-4439) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,11,0,12) AREA_SCORE 12.23 QUANTITY 11 NAME MAC1:acc#45 TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-4407 XREFS 85219 LOC {1 0.081339275 1 0.098007475 1 0.098007475 1 0.18353335637342838 1 0.9103565813734282} PREDS {{258 0 0-4433 {}} {259 0 0-4438 {}}} SUCCS {{258 0 0-4447 {}}} CYCLES {}}
set a(0-4440) {NAME MAC1:asn#19 TYPE ASSIGN PAR 0-4407 XREFS 85220 LOC {0 1.0 0 1.0 0 1.0 1 0.8248306999999999} PREDS {{262 0 0-5020 {}}} SUCCS {{259 0 0-4441 {}} {256 0 0-5020 {}}} CYCLES {}}
set a(0-4441) {NAME MAC1:slc(regs.regs(2))#23 TYPE READSLICE PAR 0-4407 XREFS 85221 LOC {0 1.0 0 1.0 0 1.0 1 0.8248306999999999} PREDS {{259 0 0-4440 {}}} SUCCS {{259 0 0-4442 {}}} CYCLES {}}
set a(0-4442) {NAME MAC1:conc#79 TYPE CONCATENATE PAR 0-4407 XREFS 85222 LOC {0 1.0 1 0.098007475 1 0.098007475 1 0.8248306999999999} PREDS {{259 0 0-4441 {}}} SUCCS {{258 0 0-4446 {}}} CYCLES {}}
set a(0-4443) {NAME MAC1:asn#20 TYPE ASSIGN PAR 0-4407 XREFS 85223 LOC {0 1.0 1 0.098007475 1 0.098007475 1 0.8248306999999999} PREDS {{262 0 0-5019 {}}} SUCCS {{259 0 0-4444 {}} {256 0 0-5019 {}}} CYCLES {}}
set a(0-4444) {NAME MAC1:slc(regs.regs(1)) TYPE READSLICE PAR 0-4407 XREFS 85224 LOC {0 1.0 1 0.098007475 1 0.098007475 1 0.8248306999999999} PREDS {{259 0 0-4443 {}}} SUCCS {{259 0 0-4445 {}}} CYCLES {}}
set a(0-4445) {NAME MAC1:conc#80 TYPE CONCATENATE PAR 0-4407 XREFS 85225 LOC {0 1.0 1 0.098007475 1 0.098007475 1 0.8248306999999999} PREDS {{259 0 0-4444 {}}} SUCCS {{259 0 0-4446 {}}} CYCLES {}}
set a(0-4446) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,11,0,12) AREA_SCORE 12.23 QUANTITY 11 NAME MAC1:acc#44 TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-4407 XREFS 85226 LOC {1 0.0 1 0.098007475 1 0.098007475 1 0.18353335637342838 1 0.9103565813734282} PREDS {{258 0 0-4442 {}} {259 0 0-4445 {}}} SUCCS {{259 0 0-4447 {}}} CYCLES {}}
set a(0-4447) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(12,0,12,0,13) AREA_SCORE 13.22 QUANTITY 10 NAME MAC1:acc#47 TYPE ACCU DELAY {1.43 ns} LIBRARY_DELAY {1.43 ns} PAR 0-4407 XREFS 85227 LOC {1 0.1668652 1 0.18353339999999999 1 0.18353339999999999 1 0.27317672849977764 1 0.9999999534997775} PREDS {{258 0 0-4439 {}} {259 0 0-4446 {}}} SUCCS {{258 0 0-4459 {}}} CYCLES {}}
set a(0-4448) {NAME MAC1:asn#21 TYPE ASSIGN PAR 0-4407 XREFS 85228 LOC {0 1.0 1 0.098007475 1 0.098007475 1 0.8248306999999999} PREDS {{262 0 0-5019 {}}} SUCCS {{259 0 0-4449 {}} {256 0 0-5019 {}}} CYCLES {}}
set a(0-4449) {NAME MAC1:slc(regs.regs(1))#22 TYPE READSLICE PAR 0-4407 XREFS 85229 LOC {0 1.0 1 0.098007475 1 0.098007475 1 0.8248306999999999} PREDS {{259 0 0-4448 {}}} SUCCS {{259 0 0-4450 {}}} CYCLES {}}
set a(0-4450) {NAME MAC1:conc#81 TYPE CONCATENATE PAR 0-4407 XREFS 85230 LOC {0 1.0 1 0.098007475 1 0.098007475 1 0.8248306999999999} PREDS {{259 0 0-4449 {}}} SUCCS {{258 0 0-4454 {}}} CYCLES {}}
set a(0-4451) {NAME MAC1:asn#22 TYPE {I/O_READ SIGNAL} PAR 0-4407 XREFS 85231 LOC {1 0.0 1 0.098007475 1 0.098007475 1 0.8248306999999999} PREDS {} SUCCS {{259 0 0-4452 {}}} CYCLES {}}
set a(0-4452) {NAME MAC1:slc(vin)#10 TYPE READSLICE PAR 0-4407 XREFS 85232 LOC {1 0.0 1 0.098007475 1 0.098007475 1 0.8248306999999999} PREDS {{259 0 0-4451 {}}} SUCCS {{259 0 0-4453 {}}} CYCLES {}}
set a(0-4453) {NAME MAC1:conc#82 TYPE CONCATENATE PAR 0-4407 XREFS 85233 LOC {1 0.0 1 0.098007475 1 0.098007475 1 0.8248306999999999} PREDS {{259 0 0-4452 {}}} SUCCS {{259 0 0-4454 {}}} CYCLES {}}
set a(0-4454) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,11,0,12) AREA_SCORE 12.23 QUANTITY 11 NAME MAC1:acc#43 TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-4407 XREFS 85234 LOC {1 0.0 1 0.098007475 1 0.098007475 1 0.18353335637342838 1 0.9103565813734282} PREDS {{258 0 0-4450 {}} {259 0 0-4453 {}}} SUCCS {{258 0 0-4458 {}}} CYCLES {}}
set a(0-4455) {NAME MAC1:asn#23 TYPE ASSIGN PAR 0-4407 XREFS 85235 LOC {0 1.0 1 0.098007475 1 0.098007475 1 0.9103566249999999} PREDS {{262 0 0-5019 {}}} SUCCS {{259 0 0-4456 {}} {256 0 0-5019 {}}} CYCLES {}}
set a(0-4456) {NAME MAC1:slc(regs.regs(1))#23 TYPE READSLICE PAR 0-4407 XREFS 85236 LOC {0 1.0 1 0.098007475 1 0.098007475 1 0.9103566249999999} PREDS {{259 0 0-4455 {}}} SUCCS {{259 0 0-4457 {}}} CYCLES {}}
set a(0-4457) {NAME MAC1:conc#83 TYPE CONCATENATE PAR 0-4407 XREFS 85237 LOC {0 1.0 1 0.18353339999999999 1 0.18353339999999999 1 0.9103566249999999} PREDS {{259 0 0-4456 {}}} SUCCS {{259 0 0-4458 {}}} CYCLES {}}
set a(0-4458) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(12,0,12,0,13) AREA_SCORE 13.22 QUANTITY 10 NAME MAC1:acc#46 TYPE ACCU DELAY {1.43 ns} LIBRARY_DELAY {1.43 ns} PAR 0-4407 XREFS 85238 LOC {1 0.085525925 1 0.18353339999999999 1 0.18353339999999999 1 0.27317672849977764 1 0.9999999534997775} PREDS {{258 0 0-4454 {}} {259 0 0-4457 {}}} SUCCS {{259 0 0-4459 {}}} CYCLES {}}
set a(0-4459) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(13,0,13,0,14) AREA_SCORE 14.22 QUANTITY 3 NAME MAC1:acc TYPE ACCU DELAY {1.50 ns} LIBRARY_DELAY {1.50 ns} PAR 0-4407 XREFS 85239 LOC {1 0.25650857499999996 1 0.273176775 1 0.273176775 1 0.3668794370503581 2 0.09688121205035813} PREDS {{258 0 0-4447 {}} {259 0 0-4458 {}}} SUCCS {{259 0 0-4460 {}}} CYCLES {}}
set a(0-4460) {NAME MAC1:slc TYPE READSLICE PAR 0-4407 XREFS 85240 LOC {1 0.350211275 1 0.366879475 1 0.366879475 2 0.09688125} PREDS {{259 0 0-4459 {}}} SUCCS {{258 0 0-4637 {}} {258 0 0-4641 {}} {258 0 0-4658 {}} {258 0 0-4998 {}}} CYCLES {}}
set a(0-4461) {NAME MAC1:asn#24 TYPE ASSIGN PAR 0-4407 XREFS 85241 LOC {0 1.0 0 1.0 0 1.0 1 0.8331348} PREDS {{262 0 0-5020 {}}} SUCCS {{259 0 0-4462 {}} {256 0 0-5020 {}}} CYCLES {}}
set a(0-4462) {NAME MAC1:slc(regs.regs(2))#24 TYPE READSLICE PAR 0-4407 XREFS 85242 LOC {0 1.0 0 1.0 0 1.0 1 0.8331348} PREDS {{259 0 0-4461 {}}} SUCCS {{258 0 0-4465 {}}} CYCLES {}}
set a(0-4463) {NAME MAC1:asn#25 TYPE ASSIGN PAR 0-4407 XREFS 85243 LOC {0 1.0 0 1.0 0 1.0 1 0.8331348} PREDS {{262 0 0-5020 {}}} SUCCS {{259 0 0-4464 {}} {256 0 0-5020 {}}} CYCLES {}}
set a(0-4464) {NAME MAC1:slc(regs.regs(2))#25 TYPE READSLICE PAR 0-4407 XREFS 85244 LOC {0 1.0 0 1.0 0 1.0 1 0.8331348} PREDS {{259 0 0-4463 {}}} SUCCS {{259 0 0-4465 {}}} CYCLES {}}
set a(0-4465) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(10,0,10,0,11) AREA_SCORE 11.24 QUANTITY 6 NAME MAC1:acc#49 TYPE ACCU DELAY {1.30 ns} LIBRARY_DELAY {1.30 ns} PAR 0-4407 XREFS 85245 LOC {1 0.0 1 0.10716627499999999 1 0.10716627499999999 1 0.1885055033364113 1 0.9144740283364112} PREDS {{258 0 0-4462 {}} {259 0 0-4464 {}}} SUCCS {{258 0 0-4471 {}}} CYCLES {}}
set a(0-4466) {NAME MAC1:asn#26 TYPE {I/O_READ SIGNAL} PAR 0-4407 XREFS 85246 LOC {1 0.0 1 0.10716627499999999 1 0.10716627499999999 1 0.8331348} PREDS {} SUCCS {{259 0 0-4467 {}}} CYCLES {}}
set a(0-4467) {NAME MAC1:slc(vin)#11 TYPE READSLICE PAR 0-4407 XREFS 85247 LOC {1 0.0 1 0.10716627499999999 1 0.10716627499999999 1 0.8331348} PREDS {{259 0 0-4466 {}}} SUCCS {{258 0 0-4470 {}}} CYCLES {}}
set a(0-4468) {NAME MAC1:asn#27 TYPE {I/O_READ SIGNAL} PAR 0-4407 XREFS 85248 LOC {1 0.0 1 0.10716627499999999 1 0.10716627499999999 1 0.8331348} PREDS {} SUCCS {{259 0 0-4469 {}}} CYCLES {}}
set a(0-4469) {NAME MAC1:slc(vin)#12 TYPE READSLICE PAR 0-4407 XREFS 85249 LOC {1 0.0 1 0.10716627499999999 1 0.10716627499999999 1 0.8331348} PREDS {{259 0 0-4468 {}}} SUCCS {{259 0 0-4470 {}}} CYCLES {}}
set a(0-4470) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(10,0,10,0,11) AREA_SCORE 11.24 QUANTITY 6 NAME MAC1:acc#48 TYPE ACCU DELAY {1.30 ns} LIBRARY_DELAY {1.30 ns} PAR 0-4407 XREFS 85250 LOC {1 0.0 1 0.10716627499999999 1 0.10716627499999999 1 0.1885055033364113 1 0.9144740283364112} PREDS {{258 0 0-4467 {}} {259 0 0-4469 {}}} SUCCS {{259 0 0-4471 {}}} CYCLES {}}
set a(0-4471) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,11,0,12) AREA_SCORE 12.23 QUANTITY 11 NAME MAC1:acc#52 TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-4407 XREFS 85251 LOC {1 0.081339275 1 0.18850555 1 0.18850555 1 0.27403143137342834 1 0.9999999563734283} PREDS {{258 0 0-4465 {}} {259 0 0-4470 {}}} SUCCS {{258 0 0-4479 {}}} CYCLES {}}
set a(0-4472) {NAME MAC1:asn#28 TYPE ASSIGN PAR 0-4407 XREFS 85252 LOC {0 1.0 0 1.0 0 1.0 1 0.914474075} PREDS {{262 0 0-5020 {}}} SUCCS {{259 0 0-4473 {}} {256 0 0-5020 {}}} CYCLES {}}
set a(0-4473) {NAME MAC1:slc(regs.regs(2))#26 TYPE READSLICE PAR 0-4407 XREFS 85253 LOC {0 1.0 0 1.0 0 1.0 1 0.914474075} PREDS {{259 0 0-4472 {}}} SUCCS {{259 0 0-4474 {}}} CYCLES {}}
set a(0-4474) {NAME MAC1:conc TYPE CONCATENATE PAR 0-4407 XREFS 85254 LOC {0 1.0 1 0.18850555 1 0.18850555 1 0.914474075} PREDS {{259 0 0-4473 {}}} SUCCS {{258 0 0-4478 {}}} CYCLES {}}
set a(0-4475) {NAME MAC1:asn#29 TYPE ASSIGN PAR 0-4407 XREFS 85255 LOC {0 1.0 1 0.098007475 1 0.098007475 1 0.914474075} PREDS {{262 0 0-5019 {}}} SUCCS {{259 0 0-4476 {}} {256 0 0-5019 {}}} CYCLES {}}
set a(0-4476) {NAME MAC1:slc(regs.regs(1))#24 TYPE READSLICE PAR 0-4407 XREFS 85256 LOC {0 1.0 1 0.098007475 1 0.098007475 1 0.914474075} PREDS {{259 0 0-4475 {}}} SUCCS {{259 0 0-4477 {}}} CYCLES {}}
set a(0-4477) {NAME MAC1:conc#84 TYPE CONCATENATE PAR 0-4407 XREFS 85257 LOC {0 1.0 1 0.18850555 1 0.18850555 1 0.914474075} PREDS {{259 0 0-4476 {}}} SUCCS {{259 0 0-4478 {}}} CYCLES {}}
set a(0-4478) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,11,0,12) AREA_SCORE 12.23 QUANTITY 11 NAME MAC1:acc#51 TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-4407 XREFS 85258 LOC {1 0.0 1 0.18850555 1 0.18850555 1 0.27403143137342834 1 0.9999999563734283} PREDS {{258 0 0-4474 {}} {259 0 0-4477 {}}} SUCCS {{259 0 0-4479 {}}} CYCLES {}}
set a(0-4479) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(12,0,12,0,13) AREA_SCORE 13.22 QUANTITY 10 NAME MAC1:acc#54 TYPE ACCU DELAY {1.43 ns} LIBRARY_DELAY {1.43 ns} PAR 0-4407 XREFS 85259 LOC {1 0.1668652 1 0.27403147499999997 1 0.27403147499999997 1 0.36367480349977765 2 0.12427042849977768} PREDS {{258 0 0-4471 {}} {259 0 0-4478 {}}} SUCCS {{258 0 0-4491 {}}} CYCLES {}}
set a(0-4480) {NAME MAC1:asn#30 TYPE ASSIGN PAR 0-4407 XREFS 85260 LOC {0 1.0 1 0.098007475 1 0.098007475 1 0.914474075} PREDS {{262 0 0-5019 {}}} SUCCS {{259 0 0-4481 {}} {256 0 0-5019 {}}} CYCLES {}}
set a(0-4481) {NAME MAC1:slc(regs.regs(1))#25 TYPE READSLICE PAR 0-4407 XREFS 85261 LOC {0 1.0 1 0.098007475 1 0.098007475 1 0.914474075} PREDS {{259 0 0-4480 {}}} SUCCS {{259 0 0-4482 {}}} CYCLES {}}
set a(0-4482) {NAME MAC1:conc#85 TYPE CONCATENATE PAR 0-4407 XREFS 85262 LOC {0 1.0 1 0.18850555 1 0.18850555 1 0.914474075} PREDS {{259 0 0-4481 {}}} SUCCS {{258 0 0-4486 {}}} CYCLES {}}
set a(0-4483) {NAME MAC1:asn#31 TYPE {I/O_READ SIGNAL} PAR 0-4407 XREFS 85263 LOC {1 0.0 1 0.18850555 1 0.18850555 1 0.914474075} PREDS {} SUCCS {{259 0 0-4484 {}}} CYCLES {}}
set a(0-4484) {NAME MAC1:slc(vin)#13 TYPE READSLICE PAR 0-4407 XREFS 85264 LOC {1 0.0 1 0.18850555 1 0.18850555 1 0.914474075} PREDS {{259 0 0-4483 {}}} SUCCS {{259 0 0-4485 {}}} CYCLES {}}
set a(0-4485) {NAME MAC1:conc#86 TYPE CONCATENATE PAR 0-4407 XREFS 85265 LOC {1 0.0 1 0.18850555 1 0.18850555 1 0.914474075} PREDS {{259 0 0-4484 {}}} SUCCS {{259 0 0-4486 {}}} CYCLES {}}
set a(0-4486) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,11,0,12) AREA_SCORE 12.23 QUANTITY 11 NAME MAC1:acc#50 TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-4407 XREFS 85266 LOC {1 0.0 1 0.18850555 1 0.18850555 1 0.27403143137342834 1 0.9999999563734283} PREDS {{258 0 0-4482 {}} {259 0 0-4485 {}}} SUCCS {{258 0 0-4490 {}}} CYCLES {}}
set a(0-4487) {NAME MAC1:asn#32 TYPE ASSIGN PAR 0-4407 XREFS 85267 LOC {0 1.0 1 0.098007475 1 0.098007475 2 0.0346271} PREDS {{262 0 0-5019 {}}} SUCCS {{259 0 0-4488 {}} {256 0 0-5019 {}}} CYCLES {}}
set a(0-4488) {NAME MAC1:slc(regs.regs(1))#26 TYPE READSLICE PAR 0-4407 XREFS 85268 LOC {0 1.0 1 0.098007475 1 0.098007475 2 0.0346271} PREDS {{259 0 0-4487 {}}} SUCCS {{259 0 0-4489 {}}} CYCLES {}}
set a(0-4489) {NAME MAC1:conc#87 TYPE CONCATENATE PAR 0-4407 XREFS 85269 LOC {0 1.0 1 0.27403147499999997 1 0.27403147499999997 2 0.0346271} PREDS {{259 0 0-4488 {}}} SUCCS {{259 0 0-4490 {}}} CYCLES {}}
set a(0-4490) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(12,0,12,0,13) AREA_SCORE 13.22 QUANTITY 10 NAME MAC1:acc#53 TYPE ACCU DELAY {1.43 ns} LIBRARY_DELAY {1.43 ns} PAR 0-4407 XREFS 85270 LOC {1 0.085525925 1 0.27403147499999997 1 0.27403147499999997 1 0.36367480349977765 2 0.12427042849977768} PREDS {{258 0 0-4486 {}} {259 0 0-4489 {}}} SUCCS {{259 0 0-4491 {}}} CYCLES {}}
set a(0-4491) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(13,0,13,0,14) AREA_SCORE 14.22 QUANTITY 3 NAME MAC1:acc#39 TYPE ACCU DELAY {1.50 ns} LIBRARY_DELAY {1.50 ns} PAR 0-4407 XREFS 85271 LOC {1 0.25650857499999996 1 0.36367485 1 0.36367485 1 0.45737751205035815 2 0.21797313705035812} PREDS {{258 0 0-4479 {}} {259 0 0-4490 {}}} SUCCS {{259 0 0-4492 {}}} CYCLES {}}
set a(0-4492) {NAME MAC1:slc#3 TYPE READSLICE PAR 0-4407 XREFS 85272 LOC {1 0.350211275 1 0.45737754999999997 1 0.45737754999999997 2 0.217973175} PREDS {{259 0 0-4491 {}}} SUCCS {{258 0 0-4649 {}} {258 0 0-4663 {}} {258 0 0-5008 {}}} CYCLES {}}
set a(0-4493) {NAME MAC1:asn#33 TYPE ASSIGN PAR 0-4407 XREFS 85273 LOC {0 1.0 0 1.0 0 1.0 1 0.918660725} PREDS {{262 0 0-5020 {}}} SUCCS {{259 0 0-4494 {}} {256 0 0-5020 {}}} CYCLES {}}
set a(0-4494) {NAME MAC1:slc(regs.regs(2))#27 TYPE READSLICE PAR 0-4407 XREFS 85274 LOC {0 1.0 0 1.0 0 1.0 1 0.918660725} PREDS {{259 0 0-4493 {}}} SUCCS {{258 0 0-4497 {}}} CYCLES {}}
set a(0-4495) {NAME MAC1:asn#34 TYPE ASSIGN PAR 0-4407 XREFS 85275 LOC {0 1.0 0 1.0 0 1.0 1 0.918660725} PREDS {{262 0 0-5020 {}}} SUCCS {{259 0 0-4496 {}} {256 0 0-5020 {}}} CYCLES {}}
set a(0-4496) {NAME MAC1:slc(regs.regs(2))#28 TYPE READSLICE PAR 0-4407 XREFS 85276 LOC {0 1.0 0 1.0 0 1.0 1 0.918660725} PREDS {{259 0 0-4495 {}}} SUCCS {{259 0 0-4497 {}}} CYCLES {}}
set a(0-4497) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(10,0,10,0,11) AREA_SCORE 11.24 QUANTITY 6 NAME MAC1:acc#56 TYPE ACCU DELAY {1.30 ns} LIBRARY_DELAY {1.30 ns} PAR 0-4407 XREFS 85277 LOC {1 0.0 1 0.192798725 1 0.192798725 1 0.27413795333641133 1 0.9999999533364112} PREDS {{258 0 0-4494 {}} {259 0 0-4496 {}}} SUCCS {{258 0 0-4503 {}}} CYCLES {}}
set a(0-4498) {NAME MAC1:asn#35 TYPE {I/O_READ SIGNAL} PAR 0-4407 XREFS 85278 LOC {1 0.0 1 0.192798725 1 0.192798725 1 0.918660725} PREDS {} SUCCS {{259 0 0-4499 {}}} CYCLES {}}
set a(0-4499) {NAME MAC1:slc(vin)#14 TYPE READSLICE PAR 0-4407 XREFS 85279 LOC {1 0.0 1 0.192798725 1 0.192798725 1 0.918660725} PREDS {{259 0 0-4498 {}}} SUCCS {{258 0 0-4502 {}}} CYCLES {}}
set a(0-4500) {NAME MAC1:asn#36 TYPE {I/O_READ SIGNAL} PAR 0-4407 XREFS 85280 LOC {1 0.0 1 0.192798725 1 0.192798725 1 0.918660725} PREDS {} SUCCS {{259 0 0-4501 {}}} CYCLES {}}
set a(0-4501) {NAME MAC1:slc(vin)#15 TYPE READSLICE PAR 0-4407 XREFS 85281 LOC {1 0.0 1 0.192798725 1 0.192798725 1 0.918660725} PREDS {{259 0 0-4500 {}}} SUCCS {{259 0 0-4502 {}}} CYCLES {}}
set a(0-4502) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(10,0,10,0,11) AREA_SCORE 11.24 QUANTITY 6 NAME MAC1:acc#55 TYPE ACCU DELAY {1.30 ns} LIBRARY_DELAY {1.30 ns} PAR 0-4407 XREFS 85282 LOC {1 0.0 1 0.192798725 1 0.192798725 1 0.27413795333641133 1 0.9999999533364112} PREDS {{258 0 0-4499 {}} {259 0 0-4501 {}}} SUCCS {{259 0 0-4503 {}}} CYCLES {}}
set a(0-4503) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,11,0,12) AREA_SCORE 12.23 QUANTITY 11 NAME MAC1:acc#59 TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-4407 XREFS 85283 LOC {1 0.081339275 1 0.274138 1 0.274138 1 0.35966388137342836 2 0.15157448137342838} PREDS {{258 0 0-4497 {}} {259 0 0-4502 {}}} SUCCS {{258 0 0-4511 {}}} CYCLES {}}
set a(0-4504) {NAME MAC1:asn#37 TYPE ASSIGN PAR 0-4407 XREFS 85284 LOC {0 1.0 0 1.0 0 1.0 2 0.0660486} PREDS {{262 0 0-5020 {}}} SUCCS {{259 0 0-4505 {}} {256 0 0-5020 {}}} CYCLES {}}
set a(0-4505) {NAME MAC1:slc(regs.regs(2))#29 TYPE READSLICE PAR 0-4407 XREFS 85285 LOC {0 1.0 0 1.0 0 1.0 2 0.0660486} PREDS {{259 0 0-4504 {}}} SUCCS {{259 0 0-4506 {}}} CYCLES {}}
set a(0-4506) {NAME MAC1:conc#88 TYPE CONCATENATE PAR 0-4407 XREFS 85286 LOC {0 1.0 1 0.274138 1 0.274138 2 0.0660486} PREDS {{259 0 0-4505 {}}} SUCCS {{258 0 0-4510 {}}} CYCLES {}}
set a(0-4507) {NAME MAC1:asn#38 TYPE ASSIGN PAR 0-4407 XREFS 85287 LOC {0 1.0 1 0.098007475 1 0.098007475 2 0.0660486} PREDS {{262 0 0-5019 {}}} SUCCS {{259 0 0-4508 {}} {256 0 0-5019 {}}} CYCLES {}}
set a(0-4508) {NAME MAC1:slc(regs.regs(1))#27 TYPE READSLICE PAR 0-4407 XREFS 85288 LOC {0 1.0 1 0.098007475 1 0.098007475 2 0.0660486} PREDS {{259 0 0-4507 {}}} SUCCS {{259 0 0-4509 {}}} CYCLES {}}
set a(0-4509) {NAME MAC1:conc#89 TYPE CONCATENATE PAR 0-4407 XREFS 85289 LOC {0 1.0 1 0.274138 1 0.274138 2 0.0660486} PREDS {{259 0 0-4508 {}}} SUCCS {{259 0 0-4510 {}}} CYCLES {}}
set a(0-4510) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,11,0,12) AREA_SCORE 12.23 QUANTITY 11 NAME MAC1:acc#58 TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-4407 XREFS 85290 LOC {1 0.0 1 0.274138 1 0.274138 1 0.35966388137342836 2 0.15157448137342838} PREDS {{258 0 0-4506 {}} {259 0 0-4509 {}}} SUCCS {{259 0 0-4511 {}}} CYCLES {}}
set a(0-4511) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(12,0,12,0,13) AREA_SCORE 13.22 QUANTITY 10 NAME MAC1:acc#61 TYPE ACCU DELAY {1.43 ns} LIBRARY_DELAY {1.43 ns} PAR 0-4407 XREFS 85291 LOC {1 0.1668652 1 0.359663925 1 0.359663925 1 0.4493072534997777 2 0.24121785349977765} PREDS {{258 0 0-4503 {}} {259 0 0-4510 {}}} SUCCS {{258 0 0-4523 {}}} CYCLES {}}
set a(0-4512) {NAME MAC1:asn#39 TYPE ASSIGN PAR 0-4407 XREFS 85292 LOC {0 1.0 1 0.098007475 1 0.098007475 2 0.0660486} PREDS {{262 0 0-5019 {}}} SUCCS {{259 0 0-4513 {}} {256 0 0-5019 {}}} CYCLES {}}
set a(0-4513) {NAME MAC1:slc(regs.regs(1))#28 TYPE READSLICE PAR 0-4407 XREFS 85293 LOC {0 1.0 1 0.098007475 1 0.098007475 2 0.0660486} PREDS {{259 0 0-4512 {}}} SUCCS {{259 0 0-4514 {}}} CYCLES {}}
set a(0-4514) {NAME MAC1:conc#90 TYPE CONCATENATE PAR 0-4407 XREFS 85294 LOC {0 1.0 1 0.274138 1 0.274138 2 0.0660486} PREDS {{259 0 0-4513 {}}} SUCCS {{258 0 0-4518 {}}} CYCLES {}}
set a(0-4515) {NAME MAC1:asn#40 TYPE {I/O_READ SIGNAL} PAR 0-4407 XREFS 85295 LOC {1 0.0 1 0.274138 1 0.274138 2 0.0660486} PREDS {} SUCCS {{259 0 0-4516 {}}} CYCLES {}}
set a(0-4516) {NAME MAC1:slc(vin)#16 TYPE READSLICE PAR 0-4407 XREFS 85296 LOC {1 0.0 1 0.274138 1 0.274138 2 0.0660486} PREDS {{259 0 0-4515 {}}} SUCCS {{259 0 0-4517 {}}} CYCLES {}}
set a(0-4517) {NAME MAC1:conc#91 TYPE CONCATENATE PAR 0-4407 XREFS 85297 LOC {1 0.0 1 0.274138 1 0.274138 2 0.0660486} PREDS {{259 0 0-4516 {}}} SUCCS {{259 0 0-4518 {}}} CYCLES {}}
set a(0-4518) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,11,0,12) AREA_SCORE 12.23 QUANTITY 11 NAME MAC1:acc#57 TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-4407 XREFS 85298 LOC {1 0.0 1 0.274138 1 0.274138 1 0.35966388137342836 2 0.15157448137342838} PREDS {{258 0 0-4514 {}} {259 0 0-4517 {}}} SUCCS {{258 0 0-4522 {}}} CYCLES {}}
set a(0-4519) {NAME MAC1:asn#41 TYPE ASSIGN PAR 0-4407 XREFS 85299 LOC {0 1.0 1 0.098007475 1 0.098007475 2 0.151574525} PREDS {{262 0 0-5019 {}}} SUCCS {{259 0 0-4520 {}} {256 0 0-5019 {}}} CYCLES {}}
set a(0-4520) {NAME MAC1:slc(regs.regs(1))#29 TYPE READSLICE PAR 0-4407 XREFS 85300 LOC {0 1.0 1 0.098007475 1 0.098007475 2 0.151574525} PREDS {{259 0 0-4519 {}}} SUCCS {{259 0 0-4521 {}}} CYCLES {}}
set a(0-4521) {NAME MAC1:conc#92 TYPE CONCATENATE PAR 0-4407 XREFS 85301 LOC {0 1.0 1 0.359663925 1 0.359663925 2 0.151574525} PREDS {{259 0 0-4520 {}}} SUCCS {{259 0 0-4522 {}}} CYCLES {}}
set a(0-4522) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(12,0,12,0,13) AREA_SCORE 13.22 QUANTITY 10 NAME MAC1:acc#60 TYPE ACCU DELAY {1.43 ns} LIBRARY_DELAY {1.43 ns} PAR 0-4407 XREFS 85302 LOC {1 0.085525925 1 0.359663925 1 0.359663925 1 0.4493072534997777 2 0.24121785349977765} PREDS {{258 0 0-4518 {}} {259 0 0-4521 {}}} SUCCS {{259 0 0-4523 {}}} CYCLES {}}
set a(0-4523) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(13,0,13,0,14) AREA_SCORE 14.22 QUANTITY 3 NAME MAC1:acc#40 TYPE ACCU DELAY {1.50 ns} LIBRARY_DELAY {1.50 ns} PAR 0-4407 XREFS 85303 LOC {1 0.25650857499999996 1 0.44930729999999997 1 0.44930729999999997 1 0.5430099620503581 2 0.33492056205035814} PREDS {{258 0 0-4511 {}} {259 0 0-4522 {}}} SUCCS {{259 0 0-4524 {}}} CYCLES {}}
set a(0-4524) {NAME MAC1:slc#4 TYPE READSLICE PAR 0-4407 XREFS 85304 LOC {1 0.350211275 1 0.54301 1 0.54301 2 0.33492059999999996} PREDS {{259 0 0-4523 {}}} SUCCS {{258 0 0-4671 {}} {258 0 0-4675 {}} {258 0 0-5011 {}}} CYCLES {}}
set a(0-4525) {NAME asn#277 TYPE {I/O_READ SIGNAL} PAR 0-4407 XREFS 85305 LOC {1 0.0 1 0.31492795 1 0.31492795 2 0.044929725} PREDS {} SUCCS {{259 0 0-4526 {}}} CYCLES {}}
set a(0-4526) {NAME slc(vga_xy#1)#17 TYPE READSLICE PAR 0-4407 XREFS 85306 LOC {1 0.0 1 0.31492795 1 0.31492795 2 0.044929725} PREDS {{259 0 0-4525 {}}} SUCCS {{259 0 0-4527 {}}} CYCLES {}}
set a(0-4527) {NAME if#3:conc#3 TYPE CONCATENATE PAR 0-4407 XREFS 85307 LOC {1 0.0 1 0.31492795 1 0.31492795 2 0.044929725} PREDS {{259 0 0-4526 {}}} SUCCS {{258 0 0-4538 {}}} CYCLES {}}
set a(0-4528) {NAME asn#278 TYPE {I/O_READ SIGNAL} PAR 0-4407 XREFS 85308 LOC {1 0.0 1 0.261580875 1 0.261580875 1 0.946652925} PREDS {} SUCCS {{259 0 0-4529 {}}} CYCLES {}}
set a(0-4529) {NAME slc(vga_xy#1)#18 TYPE READSLICE PAR 0-4407 XREFS 85309 LOC {1 0.0 1 0.261580875 1 0.261580875 1 0.946652925} PREDS {{259 0 0-4528 {}}} SUCCS {{259 0 0-4530 {}}} CYCLES {}}
set a(0-4530) {NAME if#3:conc#4 TYPE CONCATENATE PAR 0-4407 XREFS 85310 LOC {1 0.0 1 0.261580875 1 0.261580875 1 0.946652925} PREDS {{259 0 0-4529 {}}} SUCCS {{258 0 0-4536 {}}} CYCLES {}}
set a(0-4531) {NAME asn#279 TYPE {I/O_READ SIGNAL} PAR 0-4407 XREFS 85311 LOC {1 0.0 1 0.261580875 1 0.261580875 1 0.946652925} PREDS {} SUCCS {{259 0 0-4532 {}}} CYCLES {}}
set a(0-4532) {NAME slc(vga_xy#1)#19 TYPE READSLICE PAR 0-4407 XREFS 85312 LOC {1 0.0 1 0.261580875 1 0.261580875 1 0.946652925} PREDS {{259 0 0-4531 {}}} SUCCS {{258 0 0-4535 {}}} CYCLES {}}
set a(0-4533) {NAME asn#280 TYPE {I/O_READ SIGNAL} PAR 0-4407 XREFS 85313 LOC {1 0.0 1 0.261580875 1 0.261580875 1 0.946652925} PREDS {} SUCCS {{259 0 0-4534 {}}} CYCLES {}}
set a(0-4534) {NAME slc(vga_xy#1)#15 TYPE READSLICE PAR 0-4407 XREFS 85314 LOC {1 0.0 1 0.261580875 1 0.261580875 1 0.946652925} PREDS {{259 0 0-4533 {}}} SUCCS {{259 0 0-4535 {}}} CYCLES {}}
set a(0-4535) {NAME if#3:conc#5 TYPE CONCATENATE PAR 0-4407 XREFS 85315 LOC {1 0.0 1 0.261580875 1 0.261580875 1 0.946652925} PREDS {{258 0 0-4532 {}} {259 0 0-4534 {}}} SUCCS {{259 0 0-4536 {}}} CYCLES {}}
set a(0-4536) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(4,0,4,0,5) AREA_SCORE 5.29 QUANTITY 3 NAME if#3:acc#2 TYPE ACCU DELAY {0.85 ns} LIBRARY_DELAY {0.85 ns} PAR 0-4407 XREFS 85316 LOC {1 0.0 1 0.261580875 1 0.261580875 1 0.3149278951789505 1 0.9999999451789505} PREDS {{258 0 0-4530 {}} {259 0 0-4535 {}}} SUCCS {{259 0 0-4537 {}}} CYCLES {}}
set a(0-4537) {NAME if#3:slc TYPE READSLICE PAR 0-4407 XREFS 85317 LOC {1 0.053347075 1 0.31492795 1 0.31492795 2 0.044929725} PREDS {{259 0 0-4536 {}}} SUCCS {{259 0 0-4538 {}}} CYCLES {}}
set a(0-4538) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(5,0,5,1,6) AREA_SCORE 6.00 QUANTITY 7 NAME if#3:acc#4 TYPE ACCU DELAY {0.78 ns} LIBRARY_DELAY {0.78 ns} PAR 0-4407 XREFS 85318 LOC {1 0.053347075 1 0.31492795 1 0.31492795 1 0.3633725344969361 2 0.09337430949693606} PREDS {{258 0 0-4527 {}} {259 0 0-4537 {}}} SUCCS {{258 0 0-4553 {}}} CYCLES {}}
set a(0-4539) {NAME asn#281 TYPE {I/O_READ SIGNAL} PAR 0-4407 XREFS 85319 LOC {1 0.0 1 0.30477282499999997 1 0.30477282499999997 2 0.034774599999999996} PREDS {} SUCCS {{259 0 0-4540 {}}} CYCLES {}}
set a(0-4540) {NAME slc(vga_xy#1)#20 TYPE READSLICE PAR 0-4407 XREFS 85320 LOC {1 0.0 1 0.30477282499999997 1 0.30477282499999997 2 0.034774599999999996} PREDS {{259 0 0-4539 {}}} SUCCS {{259 0 0-4541 {}}} CYCLES {}}
set a(0-4541) {NAME if#3:not#1 TYPE NOT PAR 0-4407 XREFS 85321 LOC {1 0.0 1 0.30477282499999997 1 0.30477282499999997 2 0.034774599999999996} PREDS {{259 0 0-4540 {}}} SUCCS {{259 0 0-4542 {}}} CYCLES {}}
set a(0-4542) {NAME if#3:conc#6 TYPE CONCATENATE PAR 0-4407 XREFS 85322 LOC {1 0.0 1 0.30477282499999997 1 0.30477282499999997 2 0.034774599999999996} PREDS {{259 0 0-4541 {}}} SUCCS {{259 0 0-4543 {}}} CYCLES {}}
set a(0-4543) {NAME if#3:conc TYPE CONCATENATE PAR 0-4407 XREFS 85323 LOC {1 0.0 1 0.30477282499999997 1 0.30477282499999997 2 0.034774599999999996} PREDS {{259 0 0-4542 {}}} SUCCS {{258 0 0-4551 {}}} CYCLES {}}
set a(0-4544) {NAME asn#282 TYPE {I/O_READ SIGNAL} PAR 0-4407 XREFS 85324 LOC {1 0.0 1 0.30477282499999997 1 0.30477282499999997 2 0.034774599999999996} PREDS {} SUCCS {{259 0 0-4545 {}}} CYCLES {}}
set a(0-4545) {NAME slc(vga_xy#1)#2 TYPE READSLICE PAR 0-4407 XREFS 85325 LOC {1 0.0 1 0.30477282499999997 1 0.30477282499999997 2 0.034774599999999996} PREDS {{259 0 0-4544 {}}} SUCCS {{259 0 0-4546 {}}} CYCLES {}}
set a(0-4546) {NAME if#3:not#2 TYPE NOT PAR 0-4407 XREFS 85326 LOC {1 0.0 1 0.30477282499999997 1 0.30477282499999997 2 0.034774599999999996} PREDS {{259 0 0-4545 {}}} SUCCS {{259 0 0-4547 {}}} CYCLES {}}
set a(0-4547) {NAME if#3:conc#1 TYPE CONCATENATE PAR 0-4407 XREFS 85327 LOC {1 0.0 1 0.30477282499999997 1 0.30477282499999997 2 0.034774599999999996} PREDS {{259 0 0-4546 {}}} SUCCS {{258 0 0-4550 {}}} CYCLES {}}
set a(0-4548) {NAME asn#283 TYPE {I/O_READ SIGNAL} PAR 0-4407 XREFS 85328 LOC {1 0.0 1 0.30477282499999997 1 0.30477282499999997 2 0.034774599999999996} PREDS {} SUCCS {{259 0 0-4549 {}}} CYCLES {}}
set a(0-4549) {NAME slc(vga_xy#1)#16 TYPE READSLICE PAR 0-4407 XREFS 85329 LOC {1 0.0 1 0.30477282499999997 1 0.30477282499999997 2 0.034774599999999996} PREDS {{259 0 0-4548 {}}} SUCCS {{259 0 0-4550 {}}} CYCLES {}}
set a(0-4550) {NAME if#3:conc#7 TYPE CONCATENATE PAR 0-4407 XREFS 85330 LOC {1 0.0 1 0.30477282499999997 1 0.30477282499999997 2 0.034774599999999996} PREDS {{258 0 0-4547 {}} {259 0 0-4549 {}}} SUCCS {{259 0 0-4551 {}}} CYCLES {}}
set a(0-4551) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(5,0,5,0,6) AREA_SCORE 6.28 QUANTITY 1 NAME if#3:acc#3 TYPE ACCU DELAY {0.94 ns} LIBRARY_DELAY {0.94 ns} PAR 0-4407 XREFS 85331 LOC {1 0.0 1 0.30477282499999997 1 0.30477282499999997 1 0.363372534496936 2 0.09337430949693606} PREDS {{258 0 0-4543 {}} {259 0 0-4550 {}}} SUCCS {{259 0 0-4552 {}}} CYCLES {}}
set a(0-4552) {NAME if#3:slc#1 TYPE READSLICE PAR 0-4407 XREFS 85332 LOC {1 0.05859975 1 0.363372575 1 0.363372575 2 0.09337435} PREDS {{259 0 0-4551 {}}} SUCCS {{259 0 0-4553 {}}} CYCLES {}}
set a(0-4553) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(5,0,5,1,6) AREA_SCORE 6.00 QUANTITY 7 NAME acc#15 TYPE ACCU DELAY {0.78 ns} LIBRARY_DELAY {0.78 ns} PAR 0-4407 XREFS 85333 LOC {1 0.1017917 1 0.363372575 1 0.363372575 1 0.41181715949693604 2 0.14181893449693606} PREDS {{258 0 0-4538 {}} {259 0 0-4552 {}}} SUCCS {{259 0 0-4554 {}} {258 0 0-4558 {}} {258 0 0-4559 {}} {258 0 0-4563 {}}} CYCLES {}}
set a(0-4554) {NAME if#3:slc(acc.imod#2)#3 TYPE READSLICE PAR 0-4407 XREFS 85334 LOC {1 0.150236325 1 0.4118172 1 0.4118172 2 0.14181897499999999} PREDS {{259 0 0-4553 {}}} SUCCS {{259 0 0-4555 {}}} CYCLES {}}
set a(0-4555) {NAME if#3:not#3 TYPE NOT PAR 0-4407 XREFS 85335 LOC {1 0.150236325 1 0.4118172 1 0.4118172 2 0.14181897499999999} PREDS {{259 0 0-4554 {}}} SUCCS {{259 0 0-4556 {}}} CYCLES {}}
set a(0-4556) {NAME if#3:conc#2 TYPE CONCATENATE PAR 0-4407 XREFS 85336 LOC {1 0.150236325 1 0.4118172 1 0.4118172 2 0.14181897499999999} PREDS {{259 0 0-4555 {}}} SUCCS {{259 0 0-4557 {}}} CYCLES {}}
set a(0-4557) {NAME if#3:conc#9 TYPE CONCATENATE PAR 0-4407 XREFS 85337 LOC {1 0.150236325 1 0.4118172 1 0.4118172 2 0.14181897499999999} PREDS {{259 0 0-4556 {}}} SUCCS {{258 0 0-4561 {}}} CYCLES {}}
set a(0-4558) {NAME if#3:slc(acc.imod#2)#1 TYPE READSLICE PAR 0-4407 XREFS 85338 LOC {1 0.150236325 1 0.4118172 1 0.4118172 2 0.14181897499999999} PREDS {{258 0 0-4553 {}}} SUCCS {{258 0 0-4560 {}}} CYCLES {}}
set a(0-4559) {NAME if#3:slc(acc.imod#2) TYPE READSLICE PAR 0-4407 XREFS 85339 LOC {1 0.150236325 1 0.4118172 1 0.4118172 2 0.14181897499999999} PREDS {{258 0 0-4553 {}}} SUCCS {{259 0 0-4560 {}}} CYCLES {}}
set a(0-4560) {NAME if#3:conc#10 TYPE CONCATENATE PAR 0-4407 XREFS 85340 LOC {1 0.150236325 1 0.4118172 1 0.4118172 2 0.14181897499999999} PREDS {{258 0 0-4558 {}} {259 0 0-4559 {}}} SUCCS {{259 0 0-4561 {}}} CYCLES {}}
set a(0-4561) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(5,0,5,1,6) AREA_SCORE 6.00 QUANTITY 7 NAME if#3:acc#5 TYPE ACCU DELAY {0.78 ns} LIBRARY_DELAY {0.78 ns} PAR 0-4407 XREFS 85341 LOC {1 0.150236325 1 0.4118172 1 0.4118172 1 0.46026178449693605 2 0.19026355949693605} PREDS {{258 0 0-4557 {}} {259 0 0-4560 {}}} SUCCS {{259 0 0-4562 {}}} CYCLES {}}
set a(0-4562) {NAME if#3:slc#2 TYPE READSLICE PAR 0-4407 XREFS 85342 LOC {1 0.19868095 1 0.46026182499999996 1 0.46026182499999996 2 0.1902636} PREDS {{259 0 0-4561 {}}} SUCCS {{258 0 0-4565 {}}} CYCLES {}}
set a(0-4563) {NAME if#3:slc(acc.imod#2)#2 TYPE READSLICE PAR 0-4407 XREFS 85343 LOC {1 0.150236325 1 0.4118172 1 0.4118172 2 0.1902636} PREDS {{258 0 0-4553 {}}} SUCCS {{259 0 0-4564 {}}} CYCLES {}}
set a(0-4564) {NAME if#3:conc#8 TYPE CONCATENATE PAR 0-4407 XREFS 85344 LOC {1 0.150236325 1 0.46026182499999996 1 0.46026182499999996 2 0.1902636} PREDS {{259 0 0-4563 {}}} SUCCS {{259 0 0-4565 {}}} CYCLES {}}
set a(0-4565) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(4,0,4,0,5) AREA_SCORE 5.29 QUANTITY 3 NAME if#3:acc#1 TYPE ACCU DELAY {0.85 ns} LIBRARY_DELAY {0.85 ns} PAR 0-4407 XREFS 85345 LOC {1 0.19868095 1 0.46026182499999996 1 0.46026182499999996 1 0.5136088451789504 2 0.2436106201789505} PREDS {{258 0 0-4562 {}} {259 0 0-4564 {}}} SUCCS {{259 0 0-4566 {}} {258 0 0-4569 {}}} CYCLES {}}
set a(0-4566) {NAME slc(exs.imod) TYPE READSLICE PAR 0-4407 XREFS 85346 LOC {1 0.252028025 1 0.5136088999999999 1 0.5136088999999999 2 0.243610675} PREDS {{259 0 0-4565 {}}} SUCCS {{259 0 0-4567 {}}} CYCLES {}}
set a(0-4567) {NAME if#3:not TYPE NOT PAR 0-4407 XREFS 85347 LOC {1 0.252028025 1 0.5136088999999999 1 0.5136088999999999 2 0.243610675} PREDS {{259 0 0-4566 {}}} SUCCS {{259 0 0-4568 {}}} CYCLES {}}
set a(0-4568) {NAME if#3:xor TYPE XOR PAR 0-4407 XREFS 85348 LOC {1 0.252028025 1 0.5136088999999999 1 0.5136088999999999 2 0.243610675} PREDS {{259 0 0-4567 {}}} SUCCS {{259 0 0-4569 {}}} CYCLES {}}
set a(0-4569) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(4,1,2,1,5) AREA_SCORE 5.00 QUANTITY 5 NAME if#3:acc TYPE ACCU DELAY {0.70 ns} LIBRARY_DELAY {0.70 ns} PAR 0-4407 XREFS 85349 LOC {1 0.252028025 1 0.5136088999999999 1 0.5136088999999999 1 0.5571970148622738 2 0.2871987898622739} PREDS {{258 0 0-4565 {}} {259 0 0-4568 {}}} SUCCS {{259 0 0-4570 {}} {258 0 0-4571 {}} {258 0 0-4572 {}} {258 0 0-4573 {}}} CYCLES {}}
set a(0-4570) {NAME slc(if#3:acc.svs) TYPE READSLICE PAR 0-4407 XREFS 85350 LOC {1 0.2956162 1 0.5571970749999999 1 0.5571970749999999 2 0.28719885} PREDS {{259 0 0-4569 {}}} SUCCS {{258 0 0-4574 {}}} CYCLES {}}
set a(0-4571) {NAME slc(if#3:acc.svs)#1 TYPE READSLICE PAR 0-4407 XREFS 85351 LOC {1 0.2956162 1 0.5571970749999999 1 0.5571970749999999 2 0.28719885} PREDS {{258 0 0-4569 {}}} SUCCS {{258 0 0-4574 {}}} CYCLES {}}
set a(0-4572) {NAME slc(if#3:acc.svs)#2 TYPE READSLICE PAR 0-4407 XREFS 85352 LOC {1 0.2956162 1 0.5571970749999999 1 0.5571970749999999 2 0.28719885} PREDS {{258 0 0-4569 {}}} SUCCS {{258 0 0-4574 {}}} CYCLES {}}
set a(0-4573) {NAME slc(if#3:acc.svs)#3 TYPE READSLICE PAR 0-4407 XREFS 85353 LOC {1 0.2956162 1 0.5571970749999999 1 0.5571970749999999 2 0.28719885} PREDS {{258 0 0-4569 {}}} SUCCS {{259 0 0-4574 {}}} CYCLES {}}
set a(0-4574) {NAME or TYPE OR PAR 0-4407 XREFS 85354 LOC {1 0.2956162 1 0.5571970749999999 1 0.5571970749999999 2 0.28719885} PREDS {{258 0 0-4572 {}} {258 0 0-4571 {}} {258 0 0-4570 {}} {259 0 0-4573 {}}} SUCCS {{258 0 0-4576 {}} {258 0 0-4579 {}}} CYCLES {}}
set a(0-4575) {NAME asn#284 TYPE ASSIGN PAR 0-4407 XREFS 85355 LOC {0 1.0 1 0.5571970749999999 1 0.5571970749999999 2 0.28719885} PREDS {{262 0 0-5021 {}}} SUCCS {{258 0 0-4577 {}} {256 0 0-5021 {}}} CYCLES {}}
set a(0-4576) {NAME exs TYPE SIGNEXTEND PAR 0-4407 XREFS 85356 LOC {1 0.2956162 1 0.5571970749999999 1 0.5571970749999999 2 0.28719885} PREDS {{258 0 0-4574 {}}} SUCCS {{259 0 0-4577 {}}} CYCLES {}}
set a(0-4577) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_and(4,2) AREA_SCORE 2.92 QUANTITY 2 NAME and TYPE AND DELAY {0.26 ns} LIBRARY_DELAY {0.26 ns} PAR 0-4407 XREFS 85357 LOC {1 0.2956162 1 0.5571970749999999 1 0.5571970749999999 1 0.5736038062638539 2 0.3036055812638539} PREDS {{258 0 0-4575 {}} {259 0 0-4576 {}}} SUCCS {{258 0 0-4656 {}} {258 0 0-4657 {}}} CYCLES {}}
set a(0-4578) {NAME asn#285 TYPE ASSIGN PAR 0-4407 XREFS 85358 LOC {0 1.0 1 0.6701634 1 0.6701634 2 0.462074} PREDS {{262 0 0-5022 {}}} SUCCS {{258 0 0-4580 {}} {256 0 0-5022 {}}} CYCLES {}}
set a(0-4579) {NAME exs#3 TYPE SIGNEXTEND PAR 0-4407 XREFS 85359 LOC {1 0.2956162 1 0.6701634 1 0.6701634 2 0.462074} PREDS {{258 0 0-4574 {}}} SUCCS {{259 0 0-4580 {}}} CYCLES {}}
set a(0-4580) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_and(4,2) AREA_SCORE 2.92 QUANTITY 2 NAME and#2 TYPE AND DELAY {0.26 ns} LIBRARY_DELAY {0.26 ns} PAR 0-4407 XREFS 85360 LOC {1 0.2956162 1 0.6701634 1 0.6701634 1 0.6865701312638539 2 0.4784807312638539} PREDS {{258 0 0-4578 {}} {259 0 0-4579 {}}} SUCCS {{258 0 0-4683 {}} {258 0 0-4684 {}}} CYCLES {}}
set a(0-4581) {NAME if#4:asn TYPE {I/O_READ SIGNAL} PAR 0-4407 XREFS 85361 LOC {1 0.0 1 0.6656366499999999 1 0.6656366499999999 2 0.39563842499999996} PREDS {} SUCCS {{259 0 0-4582 {}}} CYCLES {}}
set a(0-4582) {NAME if#4:slc(vga_xy#1) TYPE READSLICE PAR 0-4407 XREFS 85362 LOC {1 0.0 1 0.6656366499999999 1 0.6656366499999999 2 0.39563842499999996} PREDS {{259 0 0-4581 {}}} SUCCS {{258 0 0-4601 {}}} CYCLES {}}
set a(0-4583) {NAME if#4:asn#1 TYPE {I/O_READ SIGNAL} PAR 0-4407 XREFS 85363 LOC {1 0.0 1 0.6656366499999999 1 0.6656366499999999 2 0.39563842499999996} PREDS {} SUCCS {{259 0 0-4584 {}}} CYCLES {}}
set a(0-4584) {NAME if#4:slc(vga_xy#1)#1 TYPE READSLICE PAR 0-4407 XREFS 85364 LOC {1 0.0 1 0.6656366499999999 1 0.6656366499999999 2 0.39563842499999996} PREDS {{259 0 0-4583 {}}} SUCCS {{258 0 0-4601 {}}} CYCLES {}}
set a(0-4585) {NAME if#4:asn#2 TYPE {I/O_READ SIGNAL} PAR 0-4407 XREFS 85365 LOC {1 0.0 1 0.6656366499999999 1 0.6656366499999999 2 0.39563842499999996} PREDS {} SUCCS {{259 0 0-4586 {}}} CYCLES {}}
set a(0-4586) {NAME if#4:slc(vga_xy#1)#2 TYPE READSLICE PAR 0-4407 XREFS 85366 LOC {1 0.0 1 0.6656366499999999 1 0.6656366499999999 2 0.39563842499999996} PREDS {{259 0 0-4585 {}}} SUCCS {{258 0 0-4601 {}}} CYCLES {}}
set a(0-4587) {NAME if#4:asn#3 TYPE {I/O_READ SIGNAL} PAR 0-4407 XREFS 85367 LOC {1 0.0 1 0.6656366499999999 1 0.6656366499999999 2 0.39563842499999996} PREDS {} SUCCS {{259 0 0-4588 {}}} CYCLES {}}
set a(0-4588) {NAME if#4:slc(vga_xy#1)#3 TYPE READSLICE PAR 0-4407 XREFS 85368 LOC {1 0.0 1 0.6656366499999999 1 0.6656366499999999 2 0.39563842499999996} PREDS {{259 0 0-4587 {}}} SUCCS {{258 0 0-4601 {}}} CYCLES {}}
set a(0-4589) {NAME if#4:asn#4 TYPE {I/O_READ SIGNAL} PAR 0-4407 XREFS 85369 LOC {1 0.0 1 0.6656366499999999 1 0.6656366499999999 2 0.39563842499999996} PREDS {} SUCCS {{259 0 0-4590 {}}} CYCLES {}}
set a(0-4590) {NAME if#4:slc(vga_xy#1)#4 TYPE READSLICE PAR 0-4407 XREFS 85370 LOC {1 0.0 1 0.6656366499999999 1 0.6656366499999999 2 0.39563842499999996} PREDS {{259 0 0-4589 {}}} SUCCS {{258 0 0-4601 {}}} CYCLES {}}
set a(0-4591) {NAME if#4:asn#5 TYPE {I/O_READ SIGNAL} PAR 0-4407 XREFS 85371 LOC {1 0.0 1 0.6656366499999999 1 0.6656366499999999 2 0.39563842499999996} PREDS {} SUCCS {{259 0 0-4592 {}}} CYCLES {}}
set a(0-4592) {NAME if#4:slc(vga_xy#1)#5 TYPE READSLICE PAR 0-4407 XREFS 85372 LOC {1 0.0 1 0.6656366499999999 1 0.6656366499999999 2 0.39563842499999996} PREDS {{259 0 0-4591 {}}} SUCCS {{258 0 0-4601 {}}} CYCLES {}}
set a(0-4593) {NAME if#4:asn#6 TYPE {I/O_READ SIGNAL} PAR 0-4407 XREFS 85373 LOC {1 0.0 1 0.6656366499999999 1 0.6656366499999999 2 0.39563842499999996} PREDS {} SUCCS {{259 0 0-4594 {}}} CYCLES {}}
set a(0-4594) {NAME if#4:slc(vga_xy#1)#6 TYPE READSLICE PAR 0-4407 XREFS 85374 LOC {1 0.0 1 0.6656366499999999 1 0.6656366499999999 2 0.39563842499999996} PREDS {{259 0 0-4593 {}}} SUCCS {{258 0 0-4601 {}}} CYCLES {}}
set a(0-4595) {NAME if#4:asn#7 TYPE {I/O_READ SIGNAL} PAR 0-4407 XREFS 85375 LOC {1 0.0 1 0.6656366499999999 1 0.6656366499999999 2 0.39563842499999996} PREDS {} SUCCS {{259 0 0-4596 {}}} CYCLES {}}
set a(0-4596) {NAME if#4:slc(vga_xy#1)#7 TYPE READSLICE PAR 0-4407 XREFS 85376 LOC {1 0.0 1 0.6656366499999999 1 0.6656366499999999 2 0.39563842499999996} PREDS {{259 0 0-4595 {}}} SUCCS {{258 0 0-4601 {}}} CYCLES {}}
set a(0-4597) {NAME if#4:asn#8 TYPE {I/O_READ SIGNAL} PAR 0-4407 XREFS 85377 LOC {1 0.0 1 0.6656366499999999 1 0.6656366499999999 2 0.39563842499999996} PREDS {} SUCCS {{259 0 0-4598 {}}} CYCLES {}}
set a(0-4598) {NAME if#4:slc(vga_xy#1)#8 TYPE READSLICE PAR 0-4407 XREFS 85378 LOC {1 0.0 1 0.6656366499999999 1 0.6656366499999999 2 0.39563842499999996} PREDS {{259 0 0-4597 {}}} SUCCS {{258 0 0-4601 {}}} CYCLES {}}
set a(0-4599) {NAME if#4:asn#9 TYPE {I/O_READ SIGNAL} PAR 0-4407 XREFS 85379 LOC {1 0.0 1 0.6656366499999999 1 0.6656366499999999 2 0.39563842499999996} PREDS {} SUCCS {{259 0 0-4600 {}}} CYCLES {}}
set a(0-4600) {NAME if#4:slc(vga_xy#1)#9 TYPE READSLICE PAR 0-4407 XREFS 85380 LOC {1 0.0 1 0.6656366499999999 1 0.6656366499999999 2 0.39563842499999996} PREDS {{259 0 0-4599 {}}} SUCCS {{259 0 0-4601 {}}} CYCLES {}}
set a(0-4601) {NAME if#4:nor TYPE NOR PAR 0-4407 XREFS 85381 LOC {1 0.0 1 0.6656366499999999 1 0.6656366499999999 2 0.39563842499999996} PREDS {{258 0 0-4598 {}} {258 0 0-4596 {}} {258 0 0-4594 {}} {258 0 0-4592 {}} {258 0 0-4590 {}} {258 0 0-4588 {}} {258 0 0-4586 {}} {258 0 0-4584 {}} {258 0 0-4582 {}} {259 0 0-4600 {}}} SUCCS {{259 0 0-4602 {}} {258 0 0-4624 {}} {258 0 0-4901 {}} {258 0 0-4924 {}}} CYCLES {}}
set a(0-4602) {NAME asel TYPE SELECT PAR 0-4407 XREFS 85382 LOC {1 0.0 1 0.6656366499999999 1 0.6656366499999999 2 0.39563842499999996} PREDS {{259 0 0-4601 {}}} SUCCS {{146 0 0-4603 {}} {146 0 0-4604 {}} {146 0 0-4605 {}} {146 0 0-4606 {}} {146 0 0-4607 {}} {146 0 0-4608 {}} {146 0 0-4609 {}} {146 0 0-4610 {}} {146 0 0-4611 {}} {146 0 0-4612 {}} {146 0 0-4613 {}} {146 0 0-4614 {}} {146 0 0-4615 {}} {146 0 0-4616 {}} {146 0 0-4617 {}} {146 0 0-4618 {}} {146 0 0-4619 {}} {146 0 0-4620 {}} {146 0 0-4621 {}} {146 0 0-4622 {}} {146 0 0-4623 {}}} CYCLES {}}
set a(0-4603) {NAME if#4:asn#10 TYPE {I/O_READ SIGNAL} PAR 0-4407 XREFS 85383 LOC {1 0.0 1 0.6656366499999999 1 0.6656366499999999 2 0.39563842499999996} PREDS {{146 0 0-4602 {}}} SUCCS {{259 0 0-4604 {}}} CYCLES {}}
set a(0-4604) {NAME if#4:slc(vga_xy#1)#10 TYPE READSLICE PAR 0-4407 XREFS 85384 LOC {1 0.0 1 0.6656366499999999 1 0.6656366499999999 2 0.39563842499999996} PREDS {{146 0 0-4602 {}} {259 0 0-4603 {}}} SUCCS {{258 0 0-4623 {}}} CYCLES {}}
set a(0-4605) {NAME if#4:asn#11 TYPE {I/O_READ SIGNAL} PAR 0-4407 XREFS 85385 LOC {1 0.0 1 0.6656366499999999 1 0.6656366499999999 2 0.39563842499999996} PREDS {{146 0 0-4602 {}}} SUCCS {{259 0 0-4606 {}}} CYCLES {}}
set a(0-4606) {NAME if#4:slc(vga_xy#1)#11 TYPE READSLICE PAR 0-4407 XREFS 85386 LOC {1 0.0 1 0.6656366499999999 1 0.6656366499999999 2 0.39563842499999996} PREDS {{146 0 0-4602 {}} {259 0 0-4605 {}}} SUCCS {{258 0 0-4623 {}}} CYCLES {}}
set a(0-4607) {NAME if#4:asn#12 TYPE {I/O_READ SIGNAL} PAR 0-4407 XREFS 85387 LOC {1 0.0 1 0.6656366499999999 1 0.6656366499999999 2 0.39563842499999996} PREDS {{146 0 0-4602 {}}} SUCCS {{259 0 0-4608 {}}} CYCLES {}}
set a(0-4608) {NAME if#4:slc(vga_xy#1)#12 TYPE READSLICE PAR 0-4407 XREFS 85388 LOC {1 0.0 1 0.6656366499999999 1 0.6656366499999999 2 0.39563842499999996} PREDS {{146 0 0-4602 {}} {259 0 0-4607 {}}} SUCCS {{258 0 0-4623 {}}} CYCLES {}}
set a(0-4609) {NAME if#4:asn#13 TYPE {I/O_READ SIGNAL} PAR 0-4407 XREFS 85389 LOC {1 0.0 1 0.6656366499999999 1 0.6656366499999999 2 0.39563842499999996} PREDS {{146 0 0-4602 {}}} SUCCS {{259 0 0-4610 {}}} CYCLES {}}
set a(0-4610) {NAME if#4:slc(vga_xy#1)#13 TYPE READSLICE PAR 0-4407 XREFS 85390 LOC {1 0.0 1 0.6656366499999999 1 0.6656366499999999 2 0.39563842499999996} PREDS {{146 0 0-4602 {}} {259 0 0-4609 {}}} SUCCS {{258 0 0-4623 {}}} CYCLES {}}
set a(0-4611) {NAME if#4:asn#14 TYPE {I/O_READ SIGNAL} PAR 0-4407 XREFS 85391 LOC {1 0.0 1 0.6656366499999999 1 0.6656366499999999 2 0.39563842499999996} PREDS {{146 0 0-4602 {}}} SUCCS {{259 0 0-4612 {}}} CYCLES {}}
set a(0-4612) {NAME if#4:slc(vga_xy#1)#14 TYPE READSLICE PAR 0-4407 XREFS 85392 LOC {1 0.0 1 0.6656366499999999 1 0.6656366499999999 2 0.39563842499999996} PREDS {{146 0 0-4602 {}} {259 0 0-4611 {}}} SUCCS {{258 0 0-4623 {}}} CYCLES {}}
set a(0-4613) {NAME if#4:asn#15 TYPE {I/O_READ SIGNAL} PAR 0-4407 XREFS 85393 LOC {1 0.0 1 0.6656366499999999 1 0.6656366499999999 2 0.39563842499999996} PREDS {{146 0 0-4602 {}}} SUCCS {{259 0 0-4614 {}}} CYCLES {}}
set a(0-4614) {NAME if#4:slc(vga_xy#1)#15 TYPE READSLICE PAR 0-4407 XREFS 85394 LOC {1 0.0 1 0.6656366499999999 1 0.6656366499999999 2 0.39563842499999996} PREDS {{146 0 0-4602 {}} {259 0 0-4613 {}}} SUCCS {{258 0 0-4623 {}}} CYCLES {}}
set a(0-4615) {NAME if#4:asn#16 TYPE {I/O_READ SIGNAL} PAR 0-4407 XREFS 85395 LOC {1 0.0 1 0.6656366499999999 1 0.6656366499999999 2 0.39563842499999996} PREDS {{146 0 0-4602 {}}} SUCCS {{259 0 0-4616 {}}} CYCLES {}}
set a(0-4616) {NAME if#4:slc(vga_xy#1)#16 TYPE READSLICE PAR 0-4407 XREFS 85396 LOC {1 0.0 1 0.6656366499999999 1 0.6656366499999999 2 0.39563842499999996} PREDS {{146 0 0-4602 {}} {259 0 0-4615 {}}} SUCCS {{258 0 0-4623 {}}} CYCLES {}}
set a(0-4617) {NAME if#4:asn#17 TYPE {I/O_READ SIGNAL} PAR 0-4407 XREFS 85397 LOC {1 0.0 1 0.6656366499999999 1 0.6656366499999999 2 0.39563842499999996} PREDS {{146 0 0-4602 {}}} SUCCS {{259 0 0-4618 {}}} CYCLES {}}
set a(0-4618) {NAME if#4:slc(vga_xy#1)#17 TYPE READSLICE PAR 0-4407 XREFS 85398 LOC {1 0.0 1 0.6656366499999999 1 0.6656366499999999 2 0.39563842499999996} PREDS {{146 0 0-4602 {}} {259 0 0-4617 {}}} SUCCS {{258 0 0-4623 {}}} CYCLES {}}
set a(0-4619) {NAME if#4:asn#18 TYPE {I/O_READ SIGNAL} PAR 0-4407 XREFS 85399 LOC {1 0.0 1 0.6656366499999999 1 0.6656366499999999 2 0.39563842499999996} PREDS {{146 0 0-4602 {}}} SUCCS {{259 0 0-4620 {}}} CYCLES {}}
set a(0-4620) {NAME if#4:slc(vga_xy#1)#18 TYPE READSLICE PAR 0-4407 XREFS 85400 LOC {1 0.0 1 0.6656366499999999 1 0.6656366499999999 2 0.39563842499999996} PREDS {{146 0 0-4602 {}} {259 0 0-4619 {}}} SUCCS {{258 0 0-4623 {}}} CYCLES {}}
set a(0-4621) {NAME if#4:asn#19 TYPE {I/O_READ SIGNAL} PAR 0-4407 XREFS 85401 LOC {1 0.0 1 0.6656366499999999 1 0.6656366499999999 2 0.39563842499999996} PREDS {{146 0 0-4602 {}}} SUCCS {{259 0 0-4622 {}}} CYCLES {}}
set a(0-4622) {NAME if#4:slc(vga_xy#1)#19 TYPE READSLICE PAR 0-4407 XREFS 85402 LOC {1 0.0 1 0.6656366499999999 1 0.6656366499999999 2 0.39563842499999996} PREDS {{146 0 0-4602 {}} {259 0 0-4621 {}}} SUCCS {{259 0 0-4623 {}}} CYCLES {}}
set a(0-4623) {NAME aif:nor TYPE NOR PAR 0-4407 XREFS 85403 LOC {1 0.0 1 0.6656366499999999 1 0.6656366499999999 2 0.39563842499999996} PREDS {{146 0 0-4602 {}} {258 0 0-4620 {}} {258 0 0-4618 {}} {258 0 0-4616 {}} {258 0 0-4614 {}} {258 0 0-4612 {}} {258 0 0-4610 {}} {258 0 0-4608 {}} {258 0 0-4606 {}} {258 0 0-4604 {}} {259 0 0-4622 {}}} SUCCS {{259 0 0-4624 {}}} CYCLES {}}
set a(0-4624) {NAME if#4:and TYPE AND PAR 0-4407 XREFS 85404 LOC {1 0.0 1 0.6656366499999999 1 0.6656366499999999 2 0.39563842499999996} PREDS {{258 0 0-4601 {}} {258 0 0-4427 {}} {259 0 0-4623 {}}} SUCCS {{258 0 0-4626 {}} {258 0 0-4628 {}} {258 0 0-4630 {}} {258 0 0-4634 {}}} CYCLES {}}
set a(0-4625) {NAME asn#286 TYPE ASSIGN PAR 0-4407 XREFS 85405 LOC {0 1.0 1 0.6656366499999999 1 0.6656366499999999 2 0.39563842499999996} PREDS {{262 0 0-5023 {}}} SUCCS {{259 0 0-4626 {}} {256 0 0-5023 {}}} CYCLES {}}
set a(0-4626) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_mux(10,1,2) AREA_SCORE 9.19 QUANTITY 6 NAME mux#2 TYPE MUX DELAY {0.37 ns} LIBRARY_DELAY {0.37 ns} PAR 0-4407 XREFS 85406 LOC {1 0.0 1 0.6656366499999999 1 0.6656366499999999 1 0.6886972124999999 2 0.41869898749999995} PREDS {{258 0 0-4624 {}} {259 0 0-4625 {}}} SUCCS {{258 0 0-4701 {}} {258 0 0-4702 {}} {258 0 0-4703 {}} {258 0 0-4704 {}} {258 0 0-4705 {}} {258 0 0-4706 {}} {258 0 0-4707 {}} {258 0 0-4708 {}} {258 0 0-4709 {}} {258 0 0-4710 {}} {258 0 0-4719 {}}} CYCLES {}}
set a(0-4627) {NAME asn#287 TYPE ASSIGN PAR 0-4407 XREFS 85407 LOC {0 1.0 1 0.6656366499999999 1 0.6656366499999999 2 0.39563842499999996} PREDS {{262 0 0-5024 {}}} SUCCS {{259 0 0-4628 {}} {256 0 0-5024 {}}} CYCLES {}}
set a(0-4628) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_mux(10,1,2) AREA_SCORE 9.19 QUANTITY 6 NAME mux#3 TYPE MUX DELAY {0.37 ns} LIBRARY_DELAY {0.37 ns} PAR 0-4407 XREFS 85408 LOC {1 0.0 1 0.6656366499999999 1 0.6656366499999999 1 0.6886972124999999 2 0.41869898749999995} PREDS {{258 0 0-4624 {}} {259 0 0-4627 {}}} SUCCS {{258 0 0-4690 {}} {258 0 0-4691 {}} {258 0 0-4692 {}} {258 0 0-4693 {}} {258 0 0-4694 {}} {258 0 0-4695 {}} {258 0 0-4696 {}} {258 0 0-4697 {}} {258 0 0-4698 {}} {258 0 0-4699 {}} {258 0 0-4721 {}}} CYCLES {}}
set a(0-4629) {NAME asn#288 TYPE ASSIGN PAR 0-4407 XREFS 85409 LOC {0 1.0 1 0.7852568 1 0.7852568 2 0.5771674} PREDS {{262 0 0-5025 {}}} SUCCS {{258 0 0-4632 {}} {256 0 0-5025 {}}} CYCLES {}}
set a(0-4630) {NAME not#35 TYPE NOT PAR 0-4407 XREFS 85410 LOC {1 0.0 1 0.7852568 1 0.7852568 2 0.5771674} PREDS {{258 0 0-4624 {}}} SUCCS {{259 0 0-4631 {}}} CYCLES {}}
set a(0-4631) {NAME exs#4 TYPE SIGNEXTEND PAR 0-4407 XREFS 85411 LOC {1 0.0 1 0.7852568 1 0.7852568 2 0.5771674} PREDS {{259 0 0-4630 {}}} SUCCS {{259 0 0-4632 {}}} CYCLES {}}
set a(0-4632) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_and(10,2) AREA_SCORE 7.30 QUANTITY 3 NAME and#3 TYPE AND DELAY {0.26 ns} LIBRARY_DELAY {0.26 ns} PAR 0-4407 XREFS 85412 LOC {1 0.0 1 0.7852568 1 0.7852568 1 0.8016635312638539 2 0.5935741312638539} PREDS {{258 0 0-4629 {}} {259 0 0-4631 {}}} SUCCS {{258 0 0-4737 {}} {258 0 0-4738 {}} {258 0 0-4739 {}} {258 0 0-4740 {}} {258 0 0-4741 {}} {258 0 0-4742 {}} {258 0 0-4743 {}} {258 0 0-4744 {}} {258 0 0-4745 {}} {258 0 0-4746 {}} {258 0 0-4754 {}}} CYCLES {}}
set a(0-4633) {NAME asn#289 TYPE ASSIGN PAR 0-4407 XREFS 85413 LOC {0 1.0 1 0.7852568 1 0.7852568 2 0.5771674} PREDS {{262 0 0-5026 {}}} SUCCS {{258 0 0-4636 {}} {256 0 0-5026 {}}} CYCLES {}}
set a(0-4634) {NAME not#10 TYPE NOT PAR 0-4407 XREFS 85414 LOC {1 0.0 1 0.7852568 1 0.7852568 2 0.5771674} PREDS {{258 0 0-4624 {}}} SUCCS {{259 0 0-4635 {}}} CYCLES {}}
set a(0-4635) {NAME exs#5 TYPE SIGNEXTEND PAR 0-4407 XREFS 85415 LOC {1 0.0 1 0.7852568 1 0.7852568 2 0.5771674} PREDS {{259 0 0-4634 {}}} SUCCS {{259 0 0-4636 {}}} CYCLES {}}
set a(0-4636) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_and(10,2) AREA_SCORE 7.30 QUANTITY 3 NAME and#4 TYPE AND DELAY {0.26 ns} LIBRARY_DELAY {0.26 ns} PAR 0-4407 XREFS 85416 LOC {1 0.0 1 0.7852568 1 0.7852568 1 0.8016635312638539 2 0.5935741312638539} PREDS {{258 0 0-4633 {}} {259 0 0-4635 {}}} SUCCS {{258 0 0-4727 {}} {258 0 0-4728 {}} {258 0 0-4729 {}} {258 0 0-4730 {}} {258 0 0-4731 {}} {258 0 0-4732 {}} {258 0 0-4733 {}} {258 0 0-4734 {}} {258 0 0-4735 {}} {258 0 0-4736 {}} {258 0 0-4756 {}}} CYCLES {}}
set a(0-4637) {NAME MAC1:slc(MAC1:acc.psp.sg1) TYPE READSLICE PAR 0-4407 XREFS 85417 LOC {1 0.350211275 1 0.366879475 1 0.366879475 2 0.09688125} PREDS {{258 0 0-4460 {}}} SUCCS {{259 0 0-4638 {}}} CYCLES {}}
set a(0-4638) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(4,0,4,0,5) AREA_SCORE 5.29 QUANTITY 3 NAME if#5:acc#2 TYPE ACCU DELAY {0.85 ns} LIBRARY_DELAY {0.85 ns} PAR 0-4407 XREFS 85418 LOC {1 0.350211275 1 0.366879475 1 0.366879475 1 0.4202264951789505 2 0.1502282701789505} PREDS {{259 0 0-4637 {}}} SUCCS {{259 0 0-4639 {}}} CYCLES {}}
set a(0-4639) {NAME slc TYPE READSLICE PAR 0-4407 XREFS 85419 LOC {1 0.40355834999999995 1 0.42022655 1 0.42022655 2 0.150228325} PREDS {{259 0 0-4638 {}}} SUCCS {{259 0 0-4640 {}} {258 0 0-4646 {}}} CYCLES {}}
set a(0-4640) {NAME asel#1 TYPE SELECT PAR 0-4407 XREFS 85420 LOC {1 0.40355834999999995 1 0.42022655 1 0.42022655 2 0.150228325} PREDS {{259 0 0-4639 {}}} SUCCS {{146 0 0-4641 {}} {146 0 0-4642 {}} {146 0 0-4643 {}} {146 0 0-4644 {}} {146 0 0-4645 {}}} CYCLES {}}
set a(0-4641) {NAME MAC1:slc(MAC1:acc.psp.sg1)#1 TYPE READSLICE PAR 0-4407 XREFS 85421 LOC {1 0.40355834999999995 1 0.42022655 1 0.42022655 2 0.150228325} PREDS {{146 0 0-4640 {}} {258 0 0-4460 {}}} SUCCS {{259 0 0-4642 {}}} CYCLES {}}
set a(0-4642) {NAME aif#1:not#1 TYPE NOT PAR 0-4407 XREFS 85422 LOC {1 0.40355834999999995 1 0.42022655 1 0.42022655 2 0.150228325} PREDS {{146 0 0-4640 {}} {259 0 0-4641 {}}} SUCCS {{259 0 0-4643 {}}} CYCLES {}}
set a(0-4643) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(9,0,3,1,10) AREA_SCORE 10.00 QUANTITY 1 NAME aif#1:acc TYPE ACCU DELAY {1.08 ns} LIBRARY_DELAY {1.08 ns} PAR 0-4407 XREFS 85423 LOC {1 0.40355834999999995 1 0.42022655 1 0.42022655 1 0.4879713487783222 2 0.21797312377832223} PREDS {{146 0 0-4640 {}} {259 0 0-4642 {}}} SUCCS {{259 0 0-4644 {}}} CYCLES {}}
set a(0-4644) {NAME aif#1:slc TYPE READSLICE PAR 0-4407 XREFS 85424 LOC {1 0.4713032 1 0.4879714 1 0.4879714 2 0.217973175} PREDS {{146 0 0-4640 {}} {259 0 0-4643 {}}} SUCCS {{259 0 0-4645 {}}} CYCLES {}}
set a(0-4645) {NAME if#5:not TYPE NOT PAR 0-4407 XREFS 85425 LOC {1 0.4713032 1 0.4879714 1 0.4879714 2 0.217973175} PREDS {{146 0 0-4640 {}} {259 0 0-4644 {}}} SUCCS {{258 0 0-4647 {}}} CYCLES {}}
set a(0-4646) {NAME if#5:not#3 TYPE NOT PAR 0-4407 XREFS 85426 LOC {1 0.40355834999999995 1 0.4879714 1 0.4879714 2 0.217973175} PREDS {{258 0 0-4639 {}}} SUCCS {{259 0 0-4647 {}}} CYCLES {}}
set a(0-4647) {NAME if#5:and TYPE AND PAR 0-4407 XREFS 85427 LOC {1 0.4713032 1 0.4879714 1 0.4879714 2 0.217973175} PREDS {{258 0 0-4645 {}} {258 0 0-4426 {}} {259 0 0-4646 {}}} SUCCS {{259 0 0-4648 {}} {258 0 0-4654 {}}} CYCLES {}}
set a(0-4648) {NAME asel#3 TYPE SELECT PAR 0-4407 XREFS 85428 LOC {1 0.4713032 1 0.4879714 1 0.4879714 2 0.217973175} PREDS {{259 0 0-4647 {}}} SUCCS {{146 0 0-4649 {}} {146 0 0-4650 {}} {146 0 0-4651 {}} {146 0 0-4652 {}} {146 0 0-4653 {}}} CYCLES {}}
set a(0-4649) {NAME aif#3:aif:not#1 TYPE NOT PAR 0-4407 XREFS 85429 LOC {1 0.4713032 1 0.4879714 1 0.4879714 2 0.217973175} PREDS {{146 0 0-4648 {}} {258 0 0-4492 {}}} SUCCS {{259 0 0-4650 {}}} CYCLES {}}
set a(0-4650) {NAME aif#3:aif:conc TYPE CONCATENATE PAR 0-4407 XREFS 85430 LOC {1 0.4713032 1 0.4879714 1 0.4879714 2 0.217973175} PREDS {{146 0 0-4648 {}} {259 0 0-4649 {}}} SUCCS {{259 0 0-4651 {}}} CYCLES {}}
set a(0-4651) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,10,1,11) AREA_SCORE 12.00 QUANTITY 7 NAME aif#3:aif:acc TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-4407 XREFS 85431 LOC {1 0.4713032 1 0.4879714 1 0.4879714 1 0.5736038093138832 2 0.3036055843138832} PREDS {{146 0 0-4648 {}} {259 0 0-4650 {}}} SUCCS {{259 0 0-4652 {}}} CYCLES {}}
set a(0-4652) {NAME aif#3:aif:slc TYPE READSLICE PAR 0-4407 XREFS 85432 LOC {1 0.55693565 1 0.57360385 1 0.57360385 2 0.303605625} PREDS {{146 0 0-4648 {}} {259 0 0-4651 {}}} SUCCS {{259 0 0-4653 {}}} CYCLES {}}
set a(0-4653) {NAME if#5:not#1 TYPE NOT PAR 0-4407 XREFS 85433 LOC {1 0.55693565 1 0.57360385 1 0.57360385 2 0.303605625} PREDS {{146 0 0-4648 {}} {259 0 0-4652 {}}} SUCCS {{259 0 0-4654 {}}} CYCLES {}}
set a(0-4654) {NAME if#5:and#1 TYPE AND PAR 0-4407 XREFS 85434 LOC {1 0.55693565 1 0.57360385 1 0.57360385 2 0.303605625} PREDS {{258 0 0-4647 {}} {258 0 0-4425 {}} {259 0 0-4653 {}}} SUCCS {{259 0 0-4655 {}} {258 0 0-4657 {}}} CYCLES {}}
set a(0-4655) {NAME asel#7 TYPE SELECT PAR 0-4407 XREFS 85435 LOC {1 0.55693565 1 0.57360385 1 0.57360385 2 0.303605625} PREDS {{259 0 0-4654 {}}} SUCCS {{146 0 0-4656 {}}} CYCLES {}}
set a(0-4656) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(4,1,2,1,5) AREA_SCORE 5.00 QUANTITY 5 NAME if#5:acc TYPE ACCU DELAY {0.70 ns} LIBRARY_DELAY {0.70 ns} PAR 0-4407 XREFS 85436 LOC {1 0.55693565 1 0.57360385 1 0.57360385 1 0.6171919648622739 2 0.34719373986227386} PREDS {{146 0 0-4655 {}} {258 0 0-4577 {}}} SUCCS {{259 0 0-4657 {}}} CYCLES {}}
set a(0-4657) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_mux(4,1,2) AREA_SCORE 3.68 QUANTITY 3 NAME if#5:mux#2 TYPE MUX DELAY {0.37 ns} LIBRARY_DELAY {0.37 ns} PAR 0-4407 XREFS 85437 LOC {1 0.600523825 1 0.6171920249999999 1 0.6171920249999999 1 0.6402525874999999 2 0.3702543625} PREDS {{258 0 0-4654 {}} {258 0 0-4577 {}} {258 0 0-4424 {}} {259 0 0-4656 {}}} SUCCS {{258 0 0-4685 {}} {258 0 0-5021 {}}} CYCLES {}}
set a(0-4658) {NAME aif#11:not#1 TYPE NOT PAR 0-4407 XREFS 85438 LOC {1 0.350211275 1 0.3717451 1 0.3717451 2 0.1636557} PREDS {{258 0 0-4460 {}}} SUCCS {{259 0 0-4659 {}}} CYCLES {}}
set a(0-4659) {NAME aif#11:conc TYPE CONCATENATE PAR 0-4407 XREFS 85439 LOC {1 0.350211275 1 0.3717451 1 0.3717451 2 0.1636557} PREDS {{259 0 0-4658 {}}} SUCCS {{259 0 0-4660 {}}} CYCLES {}}
set a(0-4660) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,10,1,11) AREA_SCORE 12.00 QUANTITY 7 NAME aif#11:acc TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-4407 XREFS 85440 LOC {1 0.350211275 1 0.3717451 1 0.3717451 1 0.4573775093138832 2 0.24928810931388318} PREDS {{259 0 0-4659 {}}} SUCCS {{259 0 0-4661 {}}} CYCLES {}}
set a(0-4661) {NAME aif#11:slc TYPE READSLICE PAR 0-4407 XREFS 85441 LOC {1 0.43584372499999996 1 0.45737754999999997 1 0.45737754999999997 2 0.24928815} PREDS {{259 0 0-4660 {}}} SUCCS {{259 0 0-4662 {}} {258 0 0-4668 {}}} CYCLES {}}
set a(0-4662) {NAME asel#13 TYPE SELECT PAR 0-4407 XREFS 85442 LOC {1 0.43584372499999996 1 0.45737754999999997 1 0.45737754999999997 2 0.24928815} PREDS {{259 0 0-4661 {}}} SUCCS {{146 0 0-4663 {}} {146 0 0-4664 {}} {146 0 0-4665 {}} {146 0 0-4666 {}} {146 0 0-4667 {}}} CYCLES {}}
set a(0-4663) {NAME aif#13:aif:not#1 TYPE NOT PAR 0-4407 XREFS 85443 LOC {1 0.43584372499999996 1 0.45737754999999997 1 0.45737754999999997 2 0.24928815} PREDS {{146 0 0-4662 {}} {258 0 0-4492 {}}} SUCCS {{259 0 0-4664 {}}} CYCLES {}}
set a(0-4664) {NAME aif#13:aif:conc TYPE CONCATENATE PAR 0-4407 XREFS 85444 LOC {1 0.43584372499999996 1 0.45737754999999997 1 0.45737754999999997 2 0.24928815} PREDS {{146 0 0-4662 {}} {259 0 0-4663 {}}} SUCCS {{259 0 0-4665 {}}} CYCLES {}}
set a(0-4665) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,10,1,11) AREA_SCORE 12.00 QUANTITY 7 NAME aif#13:aif:acc TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-4407 XREFS 85445 LOC {1 0.43584372499999996 1 0.45737754999999997 1 0.45737754999999997 1 0.5430099593138832 2 0.3349205593138832} PREDS {{146 0 0-4662 {}} {259 0 0-4664 {}}} SUCCS {{259 0 0-4666 {}}} CYCLES {}}
set a(0-4666) {NAME aif#13:aif:slc TYPE READSLICE PAR 0-4407 XREFS 85446 LOC {1 0.521476175 1 0.54301 1 0.54301 2 0.33492059999999996} PREDS {{146 0 0-4662 {}} {259 0 0-4665 {}}} SUCCS {{259 0 0-4667 {}}} CYCLES {}}
set a(0-4667) {NAME if#6:not#1 TYPE NOT PAR 0-4407 XREFS 85447 LOC {1 0.521476175 1 0.54301 1 0.54301 2 0.33492059999999996} PREDS {{146 0 0-4662 {}} {259 0 0-4666 {}}} SUCCS {{258 0 0-4669 {}}} CYCLES {}}
set a(0-4668) {NAME if#6:not TYPE NOT PAR 0-4407 XREFS 85448 LOC {1 0.43584372499999996 1 0.54301 1 0.54301 2 0.33492059999999996} PREDS {{258 0 0-4661 {}}} SUCCS {{259 0 0-4669 {}}} CYCLES {}}
set a(0-4669) {NAME if#6:and TYPE AND PAR 0-4407 XREFS 85449 LOC {1 0.521476175 1 0.54301 1 0.54301 2 0.33492059999999996} PREDS {{258 0 0-4667 {}} {258 0 0-4423 {}} {259 0 0-4668 {}}} SUCCS {{259 0 0-4670 {}} {258 0 0-4681 {}}} CYCLES {}}
set a(0-4670) {NAME asel#17 TYPE SELECT PAR 0-4407 XREFS 85450 LOC {1 0.521476175 1 0.54301 1 0.54301 2 0.33492059999999996} PREDS {{259 0 0-4669 {}}} SUCCS {{146 0 0-4671 {}} {146 0 0-4672 {}} {130 0 0-4673 {}} {130 0 0-4674 {}}} CYCLES {}}
set a(0-4671) {NAME MAC1:slc(MAC1:acc#40.psp.sg1) TYPE READSLICE PAR 0-4407 XREFS 85451 LOC {1 0.521476175 1 0.54301 1 0.54301 2 0.33492059999999996} PREDS {{146 0 0-4670 {}} {258 0 0-4524 {}}} SUCCS {{259 0 0-4672 {}}} CYCLES {}}
set a(0-4672) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(7,0,7,1,8) AREA_SCORE 8.00 QUANTITY 1 NAME if#6:acc#2 TYPE ACCU DELAY {0.93 ns} LIBRARY_DELAY {0.93 ns} PAR 0-4407 XREFS 85452 LOC {1 0.521476175 1 0.54301 1 0.54301 1 0.6010441879329679 2 0.39295478793296784} PREDS {{146 0 0-4670 {}} {259 0 0-4671 {}}} SUCCS {{259 0 0-4673 {}}} CYCLES {}}
set a(0-4673) {NAME aif#17:slc TYPE READSLICE PAR 0-4407 XREFS 85453 LOC {1 0.5795104249999999 1 0.60104425 1 0.60104425 2 0.39295484999999997} PREDS {{130 0 0-4670 {}} {259 0 0-4672 {}}} SUCCS {{259 0 0-4674 {}} {258 0 0-4680 {}}} CYCLES {}}
set a(0-4674) {NAME aif#17:asel TYPE SELECT PAR 0-4407 XREFS 85454 LOC {1 0.5795104249999999 1 0.60104425 1 0.60104425 2 0.39295484999999997} PREDS {{130 0 0-4670 {}} {259 0 0-4673 {}}} SUCCS {{146 0 0-4675 {}} {146 0 0-4676 {}} {146 0 0-4677 {}} {146 0 0-4678 {}} {146 0 0-4679 {}}} CYCLES {}}
set a(0-4675) {NAME aif#17:aif:not#1 TYPE NOT PAR 0-4407 XREFS 85455 LOC {1 0.5795104249999999 1 0.60104425 1 0.60104425 2 0.39295484999999997} PREDS {{146 0 0-4674 {}} {258 0 0-4524 {}}} SUCCS {{259 0 0-4676 {}}} CYCLES {}}
set a(0-4676) {NAME aif#17:aif:conc TYPE CONCATENATE PAR 0-4407 XREFS 85456 LOC {1 0.5795104249999999 1 0.60104425 1 0.60104425 2 0.39295484999999997} PREDS {{146 0 0-4674 {}} {259 0 0-4675 {}}} SUCCS {{259 0 0-4677 {}}} CYCLES {}}
set a(0-4677) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,11,0,12) AREA_SCORE 12.23 QUANTITY 11 NAME aif#17:aif:acc TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-4407 XREFS 85457 LOC {1 0.5795104249999999 1 0.60104425 1 0.60104425 1 0.6865701313734283 2 0.47848073137342834} PREDS {{146 0 0-4674 {}} {259 0 0-4676 {}}} SUCCS {{259 0 0-4678 {}}} CYCLES {}}
set a(0-4678) {NAME aif#17:aif:slc TYPE READSLICE PAR 0-4407 XREFS 85458 LOC {1 0.6650363499999999 1 0.686570175 1 0.686570175 2 0.47848077499999997} PREDS {{146 0 0-4674 {}} {259 0 0-4677 {}}} SUCCS {{259 0 0-4679 {}}} CYCLES {}}
set a(0-4679) {NAME if#6:not#2 TYPE NOT PAR 0-4407 XREFS 85459 LOC {1 0.6650363499999999 1 0.686570175 1 0.686570175 2 0.47848077499999997} PREDS {{146 0 0-4674 {}} {259 0 0-4678 {}}} SUCCS {{258 0 0-4681 {}}} CYCLES {}}
set a(0-4680) {NAME if#6:not#4 TYPE NOT PAR 0-4407 XREFS 85460 LOC {1 0.5795104249999999 1 0.686570175 1 0.686570175 2 0.47848077499999997} PREDS {{258 0 0-4673 {}}} SUCCS {{259 0 0-4681 {}}} CYCLES {}}
set a(0-4681) {NAME if#6:and#2 TYPE AND PAR 0-4407 XREFS 85461 LOC {1 0.6650363499999999 1 0.686570175 1 0.686570175 2 0.47848077499999997} PREDS {{258 0 0-4669 {}} {258 0 0-4679 {}} {258 0 0-4422 {}} {259 0 0-4680 {}}} SUCCS {{259 0 0-4682 {}} {258 0 0-4684 {}}} CYCLES {}}
set a(0-4682) {NAME sel#6 TYPE SELECT PAR 0-4407 XREFS 85462 LOC {1 0.6650363499999999 1 0.686570175 1 0.686570175 2 0.47848077499999997} PREDS {{259 0 0-4681 {}}} SUCCS {{146 0 0-4683 {}}} CYCLES {}}
set a(0-4683) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(4,1,2,1,5) AREA_SCORE 5.00 QUANTITY 5 NAME if#6:acc TYPE ACCU DELAY {0.70 ns} LIBRARY_DELAY {0.70 ns} PAR 0-4407 XREFS 85463 LOC {1 0.6650363499999999 1 0.686570175 1 0.686570175 1 0.7301582898622738 2 0.5220688898622738} PREDS {{146 0 0-4682 {}} {258 0 0-4580 {}}} SUCCS {{259 0 0-4684 {}}} CYCLES {}}
set a(0-4684) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_mux(4,1,2) AREA_SCORE 3.68 QUANTITY 3 NAME mux#6 TYPE MUX DELAY {0.37 ns} LIBRARY_DELAY {0.37 ns} PAR 0-4407 XREFS 85464 LOC {1 0.708624525 1 0.73015835 1 0.73015835 1 0.7532189125 2 0.5451295125} PREDS {{258 0 0-4681 {}} {258 0 0-4580 {}} {258 0 0-4421 {}} {259 0 0-4683 {}}} SUCCS {{258 0 0-4722 {}} {258 0 0-5022 {}}} CYCLES {}}
set a(0-4685) {NAME not#2 TYPE NOT PAR 0-4407 XREFS 85465 LOC {1 0.623584425 1 0.640252625 1 0.640252625 2 0.3702544} PREDS {{258 0 0-4657 {}}} SUCCS {{259 0 0-4686 {}}} CYCLES {}}
set a(0-4686) {NAME conc TYPE CONCATENATE PAR 0-4407 XREFS 85466 LOC {1 0.623584425 1 0.640252625 1 0.640252625 2 0.3702544} PREDS {{259 0 0-4685 {}}} SUCCS {{259 0 0-4687 {}}} CYCLES {}}
set a(0-4687) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(5,0,5,1,6) AREA_SCORE 6.00 QUANTITY 7 NAME acc#2 TYPE ACCU DELAY {0.78 ns} LIBRARY_DELAY {0.78 ns} PAR 0-4407 XREFS 85467 LOC {1 0.623584425 1 0.640252625 1 0.640252625 1 0.6886972094969361 2 0.41869898449693604} PREDS {{259 0 0-4686 {}}} SUCCS {{259 0 0-4688 {}}} CYCLES {}}
set a(0-4688) {NAME slc#2 TYPE READSLICE PAR 0-4407 XREFS 85468 LOC {1 0.67202905 1 0.6886972499999999 1 0.6886972499999999 2 0.418699025} PREDS {{259 0 0-4687 {}}} SUCCS {{259 0 0-4689 {}} {258 0 0-4718 {}} {258 0 0-4720 {}}} CYCLES {}}
set a(0-4689) {NAME sel#7 TYPE SELECT PAR 0-4407 XREFS 85469 LOC {1 0.67202905 1 0.6886972499999999 1 0.6886972499999999 2 0.418699025} PREDS {{259 0 0-4688 {}}} SUCCS {{146 0 0-4690 {}} {146 0 0-4691 {}} {146 0 0-4692 {}} {146 0 0-4693 {}} {146 0 0-4694 {}} {146 0 0-4695 {}} {146 0 0-4696 {}} {146 0 0-4697 {}} {146 0 0-4698 {}} {146 0 0-4699 {}} {146 0 0-4700 {}} {146 0 0-4701 {}} {146 0 0-4702 {}} {146 0 0-4703 {}} {146 0 0-4704 {}} {146 0 0-4705 {}} {146 0 0-4706 {}} {146 0 0-4707 {}} {146 0 0-4708 {}} {146 0 0-4709 {}} {146 0 0-4710 {}} {146 0 0-4711 {}} {130 0 0-4712 {}} {130 0 0-4713 {}}} CYCLES {}}
set a(0-4690) {NAME red_xy:slc(red_xy(1))#1 TYPE READSLICE PAR 0-4407 XREFS 85470 LOC {1 0.67202905 1 0.6886972499999999 1 0.6886972499999999 2 0.418699025} PREDS {{146 0 0-4689 {}} {258 0 0-4628 {}}} SUCCS {{258 0 0-4712 {}}} CYCLES {}}
set a(0-4691) {NAME red_xy:slc(red_xy(1))#2 TYPE READSLICE PAR 0-4407 XREFS 85471 LOC {1 0.67202905 1 0.6886972499999999 1 0.6886972499999999 2 0.418699025} PREDS {{146 0 0-4689 {}} {258 0 0-4628 {}}} SUCCS {{258 0 0-4712 {}}} CYCLES {}}
set a(0-4692) {NAME red_xy:slc(red_xy(1))#3 TYPE READSLICE PAR 0-4407 XREFS 85472 LOC {1 0.67202905 1 0.6886972499999999 1 0.6886972499999999 2 0.418699025} PREDS {{146 0 0-4689 {}} {258 0 0-4628 {}}} SUCCS {{258 0 0-4712 {}}} CYCLES {}}
set a(0-4693) {NAME red_xy:slc(red_xy(1))#5 TYPE READSLICE PAR 0-4407 XREFS 85473 LOC {1 0.67202905 1 0.6886972499999999 1 0.6886972499999999 2 0.418699025} PREDS {{146 0 0-4689 {}} {258 0 0-4628 {}}} SUCCS {{258 0 0-4712 {}}} CYCLES {}}
set a(0-4694) {NAME red_xy:slc(red_xy(1))#6 TYPE READSLICE PAR 0-4407 XREFS 85474 LOC {1 0.67202905 1 0.6886972499999999 1 0.6886972499999999 2 0.418699025} PREDS {{146 0 0-4689 {}} {258 0 0-4628 {}}} SUCCS {{258 0 0-4712 {}}} CYCLES {}}
set a(0-4695) {NAME red_xy:slc(red_xy(1))#7 TYPE READSLICE PAR 0-4407 XREFS 85475 LOC {1 0.67202905 1 0.6886972499999999 1 0.6886972499999999 2 0.418699025} PREDS {{146 0 0-4689 {}} {258 0 0-4628 {}}} SUCCS {{258 0 0-4712 {}}} CYCLES {}}
set a(0-4696) {NAME red_xy:slc(red_xy(1))#8 TYPE READSLICE PAR 0-4407 XREFS 85476 LOC {1 0.67202905 1 0.6886972499999999 1 0.6886972499999999 2 0.418699025} PREDS {{146 0 0-4689 {}} {258 0 0-4628 {}}} SUCCS {{258 0 0-4712 {}}} CYCLES {}}
set a(0-4697) {NAME red_xy:slc(red_xy(1))#9 TYPE READSLICE PAR 0-4407 XREFS 85477 LOC {1 0.67202905 1 0.6886972499999999 1 0.6886972499999999 2 0.418699025} PREDS {{146 0 0-4689 {}} {258 0 0-4628 {}}} SUCCS {{258 0 0-4712 {}}} CYCLES {}}
set a(0-4698) {NAME red_xy:slc(red_xy(1)) TYPE READSLICE PAR 0-4407 XREFS 85478 LOC {1 0.67202905 1 0.6886972499999999 1 0.6886972499999999 2 0.418699025} PREDS {{146 0 0-4689 {}} {258 0 0-4628 {}}} SUCCS {{258 0 0-4700 {}}} CYCLES {}}
set a(0-4699) {NAME red_xy:slc(red_xy(1))#4 TYPE READSLICE PAR 0-4407 XREFS 85479 LOC {1 0.67202905 1 0.6886972499999999 1 0.6886972499999999 2 0.418699025} PREDS {{146 0 0-4689 {}} {258 0 0-4628 {}}} SUCCS {{259 0 0-4700 {}}} CYCLES {}}
set a(0-4700) {NAME if#7:if:nor#1 TYPE NOR PAR 0-4407 XREFS 85480 LOC {1 0.67202905 1 0.6886972499999999 1 0.6886972499999999 2 0.418699025} PREDS {{146 0 0-4689 {}} {258 0 0-4698 {}} {259 0 0-4699 {}}} SUCCS {{258 0 0-4712 {}}} CYCLES {}}
set a(0-4701) {NAME if#7:if:slc(red_xy(0).sva.dfm.svs) TYPE READSLICE PAR 0-4407 XREFS 85481 LOC {1 0.67202905 1 0.6886972499999999 1 0.6886972499999999 2 0.418699025} PREDS {{146 0 0-4689 {}} {258 0 0-4626 {}}} SUCCS {{258 0 0-4712 {}}} CYCLES {}}
set a(0-4702) {NAME if#7:if:slc(red_xy(0).sva.dfm.svs)#1 TYPE READSLICE PAR 0-4407 XREFS 85482 LOC {1 0.67202905 1 0.6886972499999999 1 0.6886972499999999 2 0.418699025} PREDS {{146 0 0-4689 {}} {258 0 0-4626 {}}} SUCCS {{258 0 0-4712 {}}} CYCLES {}}
set a(0-4703) {NAME if#7:if:slc(red_xy(0).sva.dfm.svs)#2 TYPE READSLICE PAR 0-4407 XREFS 85483 LOC {1 0.67202905 1 0.6886972499999999 1 0.6886972499999999 2 0.418699025} PREDS {{146 0 0-4689 {}} {258 0 0-4626 {}}} SUCCS {{258 0 0-4712 {}}} CYCLES {}}
set a(0-4704) {NAME if#7:if:slc(red_xy(0).sva.dfm.svs)#3 TYPE READSLICE PAR 0-4407 XREFS 85484 LOC {1 0.67202905 1 0.6886972499999999 1 0.6886972499999999 2 0.418699025} PREDS {{146 0 0-4689 {}} {258 0 0-4626 {}}} SUCCS {{258 0 0-4712 {}}} CYCLES {}}
set a(0-4705) {NAME if#7:if:slc(red_xy(0).sva.dfm.svs)#4 TYPE READSLICE PAR 0-4407 XREFS 85485 LOC {1 0.67202905 1 0.6886972499999999 1 0.6886972499999999 2 0.418699025} PREDS {{146 0 0-4689 {}} {258 0 0-4626 {}}} SUCCS {{258 0 0-4712 {}}} CYCLES {}}
set a(0-4706) {NAME if#7:if:slc(red_xy(0).sva.dfm.svs)#5 TYPE READSLICE PAR 0-4407 XREFS 85486 LOC {1 0.67202905 1 0.6886972499999999 1 0.6886972499999999 2 0.418699025} PREDS {{146 0 0-4689 {}} {258 0 0-4626 {}}} SUCCS {{258 0 0-4712 {}}} CYCLES {}}
set a(0-4707) {NAME if#7:if:slc(red_xy(0).sva.dfm.svs)#6 TYPE READSLICE PAR 0-4407 XREFS 85487 LOC {1 0.67202905 1 0.6886972499999999 1 0.6886972499999999 2 0.418699025} PREDS {{146 0 0-4689 {}} {258 0 0-4626 {}}} SUCCS {{258 0 0-4712 {}}} CYCLES {}}
set a(0-4708) {NAME if#7:if:slc(red_xy(0).sva.dfm.svs)#7 TYPE READSLICE PAR 0-4407 XREFS 85488 LOC {1 0.67202905 1 0.6886972499999999 1 0.6886972499999999 2 0.418699025} PREDS {{146 0 0-4689 {}} {258 0 0-4626 {}}} SUCCS {{258 0 0-4712 {}}} CYCLES {}}
set a(0-4709) {NAME if#7:if:slc(red_xy(0).sva.dfm.svs)#8 TYPE READSLICE PAR 0-4407 XREFS 85489 LOC {1 0.67202905 1 0.6886972499999999 1 0.6886972499999999 2 0.418699025} PREDS {{146 0 0-4689 {}} {258 0 0-4626 {}}} SUCCS {{258 0 0-4711 {}}} CYCLES {}}
set a(0-4710) {NAME if#7:if:slc(red_xy(0).sva.dfm.svs)#9 TYPE READSLICE PAR 0-4407 XREFS 85490 LOC {1 0.67202905 1 0.6886972499999999 1 0.6886972499999999 2 0.418699025} PREDS {{146 0 0-4689 {}} {258 0 0-4626 {}}} SUCCS {{259 0 0-4711 {}}} CYCLES {}}
set a(0-4711) {NAME if#7:if:nor TYPE NOR PAR 0-4407 XREFS 85491 LOC {1 0.67202905 1 0.6886972499999999 1 0.6886972499999999 2 0.418699025} PREDS {{146 0 0-4689 {}} {258 0 0-4709 {}} {259 0 0-4710 {}}} SUCCS {{259 0 0-4712 {}}} CYCLES {}}
set a(0-4712) {NAME if#7:aif:and TYPE AND PAR 0-4407 XREFS 85492 LOC {1 0.67202905 1 0.6886972499999999 1 0.6886972499999999 2 0.418699025} PREDS {{130 0 0-4689 {}} {258 0 0-4708 {}} {258 0 0-4707 {}} {258 0 0-4706 {}} {258 0 0-4705 {}} {258 0 0-4704 {}} {258 0 0-4703 {}} {258 0 0-4702 {}} {258 0 0-4701 {}} {258 0 0-4700 {}} {258 0 0-4697 {}} {258 0 0-4696 {}} {258 0 0-4695 {}} {258 0 0-4694 {}} {258 0 0-4693 {}} {258 0 0-4692 {}} {258 0 0-4691 {}} {258 0 0-4690 {}} {259 0 0-4711 {}}} SUCCS {{259 0 0-4713 {}} {258 0 0-4718 {}} {258 0 0-4720 {}}} CYCLES {}}
set a(0-4713) {NAME if#7:sel TYPE SELECT PAR 0-4407 XREFS 85493 LOC {1 0.67202905 1 0.6886972499999999 1 0.6886972499999999 2 0.418699025} PREDS {{130 0 0-4689 {}} {259 0 0-4712 {}}} SUCCS {{146 0 0-4714 {}} {146 0 0-4715 {}} {146 0 0-4716 {}} {146 0 0-4717 {}}} CYCLES {}}
set a(0-4714) {NAME asn#290 TYPE {I/O_READ SIGNAL} PAR 0-4407 XREFS 85494 LOC {1 0.67202905 1 0.7120202 1 0.7120202 2 0.577167425} PREDS {{146 0 0-4713 {}}} SUCCS {{259 0 0-4715 {}}} CYCLES {}}
set a(0-4715) {NAME slc(vga_xy#1)#5 TYPE READSLICE PAR 0-4407 XREFS 85495 LOC {1 0.67202905 1 0.7120202 1 0.7120202 2 0.577167425} PREDS {{146 0 0-4713 {}} {259 0 0-4714 {}}} SUCCS {{258 0 0-4719 {}}} CYCLES {}}
set a(0-4716) {NAME asn#291 TYPE {I/O_READ SIGNAL} PAR 0-4407 XREFS 85496 LOC {1 0.67202905 1 0.6886972499999999 1 0.6886972499999999 2 0.418699025} PREDS {{146 0 0-4713 {}}} SUCCS {{259 0 0-4717 {}}} CYCLES {}}
set a(0-4717) {NAME slc(vga_xy#1)#6 TYPE READSLICE PAR 0-4407 XREFS 85497 LOC {1 0.67202905 1 0.6886972499999999 1 0.6886972499999999 2 0.418699025} PREDS {{146 0 0-4713 {}} {259 0 0-4716 {}}} SUCCS {{258 0 0-4721 {}}} CYCLES {}}
set a(0-4718) {NAME and#5 TYPE AND PAR 0-4407 XREFS 85498 LOC {1 0.67202905 1 0.6886972499999999 1 0.6886972499999999 2 0.577167425} PREDS {{258 0 0-4688 {}} {258 0 0-4712 {}}} SUCCS {{259 0 0-4719 {}}} CYCLES {}}
set a(0-4719) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_mux(10,1,2) AREA_SCORE 9.19 QUANTITY 6 NAME mux#7 TYPE MUX DELAY {0.37 ns} LIBRARY_DELAY {0.37 ns} PAR 0-4407 XREFS 85499 LOC {1 0.67202905 1 0.7120202 1 0.7120202 1 0.7350807625 2 0.6002279875} PREDS {{258 0 0-4626 {}} {258 0 0-4715 {}} {258 0 0-4420 {}} {259 0 0-4718 {}}} SUCCS {{258 0 0-4760 {}} {258 0 0-5023 {}}} CYCLES {}}
set a(0-4720) {NAME and#6 TYPE AND PAR 0-4407 XREFS 85500 LOC {1 0.67202905 1 0.6886972499999999 1 0.6886972499999999 2 0.418699025} PREDS {{258 0 0-4688 {}} {258 0 0-4712 {}}} SUCCS {{259 0 0-4721 {}}} CYCLES {}}
set a(0-4721) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_mux(10,1,2) AREA_SCORE 9.19 QUANTITY 6 NAME mux#8 TYPE MUX DELAY {0.37 ns} LIBRARY_DELAY {0.37 ns} PAR 0-4407 XREFS 85501 LOC {1 0.67202905 1 0.6886972499999999 1 0.6886972499999999 1 0.7117578124999999 2 0.4417595875} PREDS {{258 0 0-4628 {}} {258 0 0-4717 {}} {258 0 0-4419 {}} {259 0 0-4720 {}}} SUCCS {{258 0 0-4786 {}} {258 0 0-4831 {}} {258 0 0-5024 {}}} CYCLES {}}
set a(0-4722) {NAME not#3 TYPE NOT PAR 0-4407 XREFS 85502 LOC {1 0.7316851249999999 1 0.7532189499999999 1 0.7532189499999999 2 0.54512955} PREDS {{258 0 0-4684 {}}} SUCCS {{259 0 0-4723 {}}} CYCLES {}}
set a(0-4723) {NAME conc#1 TYPE CONCATENATE PAR 0-4407 XREFS 85503 LOC {1 0.7316851249999999 1 0.7532189499999999 1 0.7532189499999999 2 0.54512955} PREDS {{259 0 0-4722 {}}} SUCCS {{259 0 0-4724 {}}} CYCLES {}}
set a(0-4724) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(5,0,5,1,6) AREA_SCORE 6.00 QUANTITY 7 NAME acc#3 TYPE ACCU DELAY {0.78 ns} LIBRARY_DELAY {0.78 ns} PAR 0-4407 XREFS 85504 LOC {1 0.7316851249999999 1 0.7532189499999999 1 0.7532189499999999 1 0.8016635344969361 2 0.5935741344969361} PREDS {{259 0 0-4723 {}}} SUCCS {{259 0 0-4725 {}}} CYCLES {}}
set a(0-4725) {NAME slc#3 TYPE READSLICE PAR 0-4407 XREFS 85505 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.593574175} PREDS {{259 0 0-4724 {}}} SUCCS {{259 0 0-4726 {}} {258 0 0-4753 {}} {258 0 0-4755 {}}} CYCLES {}}
set a(0-4726) {NAME sel#9 TYPE SELECT PAR 0-4407 XREFS 85506 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.593574175} PREDS {{259 0 0-4725 {}}} SUCCS {{146 0 0-4727 {}} {146 0 0-4728 {}} {146 0 0-4729 {}} {146 0 0-4730 {}} {146 0 0-4731 {}} {146 0 0-4732 {}} {146 0 0-4733 {}} {146 0 0-4734 {}} {146 0 0-4735 {}} {146 0 0-4736 {}} {146 0 0-4737 {}} {146 0 0-4738 {}} {146 0 0-4739 {}} {146 0 0-4740 {}} {146 0 0-4741 {}} {146 0 0-4742 {}} {146 0 0-4743 {}} {146 0 0-4744 {}} {146 0 0-4745 {}} {146 0 0-4746 {}} {130 0 0-4747 {}} {130 0 0-4748 {}}} CYCLES {}}
set a(0-4727) {NAME blue_xy:slc(blue_xy(1)) TYPE READSLICE PAR 0-4407 XREFS 85507 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.593574175} PREDS {{146 0 0-4726 {}} {258 0 0-4636 {}}} SUCCS {{258 0 0-4747 {}}} CYCLES {}}
set a(0-4728) {NAME blue_xy:slc(blue_xy(1))#1 TYPE READSLICE PAR 0-4407 XREFS 85508 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.593574175} PREDS {{146 0 0-4726 {}} {258 0 0-4636 {}}} SUCCS {{258 0 0-4747 {}}} CYCLES {}}
set a(0-4729) {NAME blue_xy:slc(blue_xy(1))#2 TYPE READSLICE PAR 0-4407 XREFS 85509 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.593574175} PREDS {{146 0 0-4726 {}} {258 0 0-4636 {}}} SUCCS {{258 0 0-4747 {}}} CYCLES {}}
set a(0-4730) {NAME blue_xy:slc(blue_xy(1))#3 TYPE READSLICE PAR 0-4407 XREFS 85510 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.593574175} PREDS {{146 0 0-4726 {}} {258 0 0-4636 {}}} SUCCS {{258 0 0-4747 {}}} CYCLES {}}
set a(0-4731) {NAME blue_xy:slc(blue_xy(1))#4 TYPE READSLICE PAR 0-4407 XREFS 85511 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.593574175} PREDS {{146 0 0-4726 {}} {258 0 0-4636 {}}} SUCCS {{258 0 0-4747 {}}} CYCLES {}}
set a(0-4732) {NAME blue_xy:slc(blue_xy(1))#5 TYPE READSLICE PAR 0-4407 XREFS 85512 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.593574175} PREDS {{146 0 0-4726 {}} {258 0 0-4636 {}}} SUCCS {{258 0 0-4747 {}}} CYCLES {}}
set a(0-4733) {NAME blue_xy:slc(blue_xy(1))#6 TYPE READSLICE PAR 0-4407 XREFS 85513 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.593574175} PREDS {{146 0 0-4726 {}} {258 0 0-4636 {}}} SUCCS {{258 0 0-4747 {}}} CYCLES {}}
set a(0-4734) {NAME blue_xy:slc(blue_xy(1))#7 TYPE READSLICE PAR 0-4407 XREFS 85514 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.593574175} PREDS {{146 0 0-4726 {}} {258 0 0-4636 {}}} SUCCS {{258 0 0-4747 {}}} CYCLES {}}
set a(0-4735) {NAME blue_xy:slc(blue_xy(1))#8 TYPE READSLICE PAR 0-4407 XREFS 85515 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.593574175} PREDS {{146 0 0-4726 {}} {258 0 0-4636 {}}} SUCCS {{258 0 0-4747 {}}} CYCLES {}}
set a(0-4736) {NAME blue_xy:slc(blue_xy(1))#9 TYPE READSLICE PAR 0-4407 XREFS 85516 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.593574175} PREDS {{146 0 0-4726 {}} {258 0 0-4636 {}}} SUCCS {{258 0 0-4747 {}}} CYCLES {}}
set a(0-4737) {NAME if#9:if:slc(blue_xy(0).sva.dfm.svs) TYPE READSLICE PAR 0-4407 XREFS 85517 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.593574175} PREDS {{146 0 0-4726 {}} {258 0 0-4632 {}}} SUCCS {{258 0 0-4747 {}}} CYCLES {}}
set a(0-4738) {NAME if#9:if:slc(blue_xy(0).sva.dfm.svs)#1 TYPE READSLICE PAR 0-4407 XREFS 85518 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.593574175} PREDS {{146 0 0-4726 {}} {258 0 0-4632 {}}} SUCCS {{258 0 0-4747 {}}} CYCLES {}}
set a(0-4739) {NAME if#9:if:slc(blue_xy(0).sva.dfm.svs)#2 TYPE READSLICE PAR 0-4407 XREFS 85519 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.593574175} PREDS {{146 0 0-4726 {}} {258 0 0-4632 {}}} SUCCS {{258 0 0-4747 {}}} CYCLES {}}
set a(0-4740) {NAME if#9:if:slc(blue_xy(0).sva.dfm.svs)#3 TYPE READSLICE PAR 0-4407 XREFS 85520 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.593574175} PREDS {{146 0 0-4726 {}} {258 0 0-4632 {}}} SUCCS {{258 0 0-4747 {}}} CYCLES {}}
set a(0-4741) {NAME if#9:if:slc(blue_xy(0).sva.dfm.svs)#4 TYPE READSLICE PAR 0-4407 XREFS 85521 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.593574175} PREDS {{146 0 0-4726 {}} {258 0 0-4632 {}}} SUCCS {{258 0 0-4747 {}}} CYCLES {}}
set a(0-4742) {NAME if#9:if:slc(blue_xy(0).sva.dfm.svs)#5 TYPE READSLICE PAR 0-4407 XREFS 85522 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.593574175} PREDS {{146 0 0-4726 {}} {258 0 0-4632 {}}} SUCCS {{258 0 0-4747 {}}} CYCLES {}}
set a(0-4743) {NAME if#9:if:slc(blue_xy(0).sva.dfm.svs)#6 TYPE READSLICE PAR 0-4407 XREFS 85523 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.593574175} PREDS {{146 0 0-4726 {}} {258 0 0-4632 {}}} SUCCS {{258 0 0-4747 {}}} CYCLES {}}
set a(0-4744) {NAME if#9:if:slc(blue_xy(0).sva.dfm.svs)#7 TYPE READSLICE PAR 0-4407 XREFS 85524 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.593574175} PREDS {{146 0 0-4726 {}} {258 0 0-4632 {}}} SUCCS {{258 0 0-4747 {}}} CYCLES {}}
set a(0-4745) {NAME if#9:if:slc(blue_xy(0).sva.dfm.svs)#8 TYPE READSLICE PAR 0-4407 XREFS 85525 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.593574175} PREDS {{146 0 0-4726 {}} {258 0 0-4632 {}}} SUCCS {{258 0 0-4747 {}}} CYCLES {}}
set a(0-4746) {NAME if#9:if:slc(blue_xy(0).sva.dfm.svs)#9 TYPE READSLICE PAR 0-4407 XREFS 85526 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.593574175} PREDS {{146 0 0-4726 {}} {258 0 0-4632 {}}} SUCCS {{259 0 0-4747 {}}} CYCLES {}}
set a(0-4747) {NAME if#9:if:nor TYPE NOR PAR 0-4407 XREFS 85527 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.593574175} PREDS {{130 0 0-4726 {}} {258 0 0-4745 {}} {258 0 0-4744 {}} {258 0 0-4743 {}} {258 0 0-4742 {}} {258 0 0-4741 {}} {258 0 0-4740 {}} {258 0 0-4739 {}} {258 0 0-4738 {}} {258 0 0-4737 {}} {258 0 0-4736 {}} {258 0 0-4735 {}} {258 0 0-4734 {}} {258 0 0-4733 {}} {258 0 0-4732 {}} {258 0 0-4731 {}} {258 0 0-4730 {}} {258 0 0-4729 {}} {258 0 0-4728 {}} {258 0 0-4727 {}} {259 0 0-4746 {}}} SUCCS {{259 0 0-4748 {}} {258 0 0-4753 {}} {258 0 0-4755 {}}} CYCLES {}}
set a(0-4748) {NAME if#9:sel TYPE SELECT PAR 0-4407 XREFS 85528 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.593574175} PREDS {{130 0 0-4726 {}} {259 0 0-4747 {}}} SUCCS {{146 0 0-4749 {}} {146 0 0-4750 {}} {146 0 0-4751 {}} {146 0 0-4752 {}}} CYCLES {}}
set a(0-4749) {NAME asn#292 TYPE {I/O_READ SIGNAL} PAR 0-4407 XREFS 85529 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.593574175} PREDS {{146 0 0-4748 {}}} SUCCS {{259 0 0-4750 {}}} CYCLES {}}
set a(0-4750) {NAME slc(vga_xy#1)#7 TYPE READSLICE PAR 0-4407 XREFS 85530 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.593574175} PREDS {{146 0 0-4748 {}} {259 0 0-4749 {}}} SUCCS {{258 0 0-4754 {}}} CYCLES {}}
set a(0-4751) {NAME asn#293 TYPE {I/O_READ SIGNAL} PAR 0-4407 XREFS 85531 LOC {1 0.78012975 1 0.9769393999999999 1 0.9769393999999999 2 0.7688499999999999} PREDS {{146 0 0-4748 {}}} SUCCS {{259 0 0-4752 {}}} CYCLES {}}
set a(0-4752) {NAME slc(vga_xy#1)#8 TYPE READSLICE PAR 0-4407 XREFS 85532 LOC {1 0.78012975 1 0.9769393999999999 1 0.9769393999999999 2 0.7688499999999999} PREDS {{146 0 0-4748 {}} {259 0 0-4751 {}}} SUCCS {{258 0 0-4756 {}}} CYCLES {}}
set a(0-4753) {NAME and#7 TYPE AND PAR 0-4407 XREFS 85533 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.593574175} PREDS {{258 0 0-4725 {}} {258 0 0-4747 {}}} SUCCS {{259 0 0-4754 {}}} CYCLES {}}
set a(0-4754) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_mux(10,1,2) AREA_SCORE 9.19 QUANTITY 6 NAME mux#10 TYPE MUX DELAY {0.37 ns} LIBRARY_DELAY {0.37 ns} PAR 0-4407 XREFS 85534 LOC {1 0.78012975 1 0.801663575 1 0.801663575 1 0.8247241375 2 0.6166347375} PREDS {{258 0 0-4632 {}} {258 0 0-4750 {}} {258 0 0-4418 {}} {259 0 0-4753 {}}} SUCCS {{258 0 0-4767 {}} {258 0 0-5025 {}}} CYCLES {}}
set a(0-4755) {NAME and#8 TYPE AND PAR 0-4407 XREFS 85535 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.7688499999999999} PREDS {{258 0 0-4725 {}} {258 0 0-4747 {}}} SUCCS {{259 0 0-4756 {}}} CYCLES {}}
set a(0-4756) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_mux(10,1,2) AREA_SCORE 9.19 QUANTITY 6 NAME mux#11 TYPE MUX DELAY {0.37 ns} LIBRARY_DELAY {0.37 ns} PAR 0-4407 XREFS 85536 LOC {1 0.78012975 1 0.9769393999999999 1 0.9769393999999999 1 0.9999999624999999 2 0.7919105624999999} PREDS {{258 0 0-4636 {}} {258 0 0-4752 {}} {258 0 0-4417 {}} {259 0 0-4755 {}}} SUCCS {{258 0 0-4816 {}} {258 0 0-5026 {}}} CYCLES {}}
set a(0-4757) {NAME asn#294 TYPE {I/O_READ SIGNAL} PAR 0-4407 XREFS 85537 LOC {1 0.0 1 0.7350808 1 0.7350808 2 0.6002280249999999} PREDS {} SUCCS {{259 0 0-4758 {}}} CYCLES {}}
set a(0-4758) {NAME slc(vga_xy#1)#9 TYPE READSLICE PAR 0-4407 XREFS 85538 LOC {1 0.0 1 0.7350808 1 0.7350808 2 0.6002280249999999} PREDS {{259 0 0-4757 {}}} SUCCS {{259 0 0-4759 {}}} CYCLES {}}
set a(0-4759) {NAME deltax_square_red:conc TYPE CONCATENATE PAR 0-4407 XREFS 85539 LOC {1 0.0 1 0.7350808 1 0.7350808 2 0.6002280249999999} PREDS {{259 0 0-4758 {}}} SUCCS {{258 0 0-4762 {}}} CYCLES {}}
set a(0-4760) {NAME deltax_square_red:not TYPE NOT PAR 0-4407 XREFS 85540 LOC {1 0.69508965 1 0.7350808 1 0.7350808 2 0.6002280249999999} PREDS {{258 0 0-4719 {}}} SUCCS {{259 0 0-4761 {}}} CYCLES {}}
set a(0-4761) {NAME deltax_square_red:conc#2 TYPE CONCATENATE PAR 0-4407 XREFS 85541 LOC {1 0.69508965 1 0.7350808 1 0.7350808 2 0.6002280249999999} PREDS {{259 0 0-4760 {}}} SUCCS {{259 0 0-4762 {}}} CYCLES {}}
set a(0-4762) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(12,0,12,0,13) AREA_SCORE 13.22 QUANTITY 10 NAME deltax_square_red:acc#1 TYPE ACCU DELAY {1.43 ns} LIBRARY_DELAY {1.43 ns} PAR 0-4407 XREFS 85542 LOC {1 0.69508965 1 0.7350808 1 0.7350808 1 0.8247241284997776 2 0.6898713534997776} PREDS {{258 0 0-4759 {}} {259 0 0-4761 {}}} SUCCS {{259 0 0-4763 {}}} CYCLES {}}
set a(0-4763) {NAME deltax_square_red:slc TYPE READSLICE PAR 0-4407 XREFS 85543 LOC {1 0.784733025 1 0.824724175 1 0.824724175 2 0.6898714} PREDS {{259 0 0-4762 {}}} SUCCS {{258 0 0-4771 {}} {258 0 0-4773 {}} {258 0 0-4779 {}}} CYCLES {}}
set a(0-4764) {NAME asn#295 TYPE {I/O_READ SIGNAL} PAR 0-4407 XREFS 85544 LOC {1 0.0 1 0.824724175 1 0.824724175 2 0.616634775} PREDS {} SUCCS {{259 0 0-4765 {}}} CYCLES {}}
set a(0-4765) {NAME slc(vga_xy#1) TYPE READSLICE PAR 0-4407 XREFS 85545 LOC {1 0.0 1 0.824724175 1 0.824724175 2 0.616634775} PREDS {{259 0 0-4764 {}}} SUCCS {{259 0 0-4766 {}}} CYCLES {}}
set a(0-4766) {NAME deltax_square_blue:conc TYPE CONCATENATE PAR 0-4407 XREFS 85546 LOC {1 0.0 1 0.824724175 1 0.824724175 2 0.616634775} PREDS {{259 0 0-4765 {}}} SUCCS {{258 0 0-4769 {}}} CYCLES {}}
set a(0-4767) {NAME deltax_square_blue:not TYPE NOT PAR 0-4407 XREFS 85547 LOC {1 0.8031903499999999 1 0.824724175 1 0.824724175 2 0.616634775} PREDS {{258 0 0-4754 {}}} SUCCS {{259 0 0-4768 {}}} CYCLES {}}
set a(0-4768) {NAME deltax_square_blue:conc#2 TYPE CONCATENATE PAR 0-4407 XREFS 85548 LOC {1 0.8031903499999999 1 0.824724175 1 0.824724175 2 0.616634775} PREDS {{259 0 0-4767 {}}} SUCCS {{259 0 0-4769 {}}} CYCLES {}}
set a(0-4769) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(12,0,12,0,13) AREA_SCORE 13.22 QUANTITY 10 NAME deltax_square_blue:acc#1 TYPE ACCU DELAY {1.43 ns} LIBRARY_DELAY {1.43 ns} PAR 0-4407 XREFS 85549 LOC {1 0.8031903499999999 1 0.824724175 1 0.824724175 1 0.9143675034997776 2 0.7062781034997776} PREDS {{258 0 0-4766 {}} {259 0 0-4768 {}}} SUCCS {{259 0 0-4770 {}}} CYCLES {}}
set a(0-4770) {NAME deltax_square_blue:slc TYPE READSLICE PAR 0-4407 XREFS 85550 LOC {1 0.8928337249999999 1 0.9143675499999999 1 0.9143675499999999 2 0.7062781499999999} PREDS {{259 0 0-4769 {}}} SUCCS {{258 0 0-4801 {}} {258 0 0-4803 {}} {258 0 0-4809 {}}} CYCLES {}}
set a(0-4771) {NAME slc#11 TYPE READSLICE PAR 0-4407 XREFS 85551 LOC {1 0.784733025 1 0.824724175 1 0.824724175 2 0.6898714} PREDS {{258 0 0-4763 {}}} SUCCS {{259 0 0-4772 {}}} CYCLES {}}
set a(0-4772) {NAME asel#39 TYPE SELECT PAR 0-4407 XREFS 85552 LOC {1 0.784733025 1 0.824724175 1 0.824724175 2 0.6898714} PREDS {{259 0 0-4771 {}}} SUCCS {{146 0 0-4773 {}} {146 0 0-4774 {}} {146 0 0-4775 {}} {146 0 0-4776 {}} {146 0 0-4777 {}} {146 0 0-4778 {}}} CYCLES {}}
set a(0-4773) {NAME deltax_square_red:slc(deltax_square_red:acc.psp) TYPE READSLICE PAR 0-4407 XREFS 85553 LOC {1 0.784733025 1 0.824724175 1 0.824724175 2 0.6898714} PREDS {{146 0 0-4772 {}} {258 0 0-4763 {}}} SUCCS {{259 0 0-4774 {}}} CYCLES {}}
set a(0-4774) {NAME deltax_square_red:not#1 TYPE NOT PAR 0-4407 XREFS 85554 LOC {1 0.784733025 1 0.824724175 1 0.824724175 2 0.6898714} PREDS {{146 0 0-4772 {}} {259 0 0-4773 {}}} SUCCS {{259 0 0-4775 {}}} CYCLES {}}
set a(0-4775) {NAME if#15:conc TYPE CONCATENATE PAR 0-4407 XREFS 85555 LOC {1 0.784733025 1 0.824724175 1 0.824724175 2 0.6898714} PREDS {{146 0 0-4772 {}} {259 0 0-4774 {}}} SUCCS {{259 0 0-4776 {}}} CYCLES {}}
set a(0-4776) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,10,1,11) AREA_SCORE 12.00 QUANTITY 7 NAME aif#39:acc TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-4407 XREFS 85556 LOC {1 0.784733025 1 0.824724175 1 0.824724175 1 0.9103565843138831 2 0.7755038093138832} PREDS {{146 0 0-4772 {}} {259 0 0-4775 {}}} SUCCS {{259 0 0-4777 {}}} CYCLES {}}
set a(0-4777) {NAME aif#39:slc TYPE READSLICE PAR 0-4407 XREFS 85557 LOC {1 0.8703654749999999 1 0.9103566249999999 1 0.9103566249999999 2 0.77550385} PREDS {{146 0 0-4772 {}} {259 0 0-4776 {}}} SUCCS {{259 0 0-4778 {}}} CYCLES {}}
set a(0-4778) {NAME if#15:not TYPE NOT PAR 0-4407 XREFS 85558 LOC {1 0.8703654749999999 1 0.9103566249999999 1 0.9103566249999999 2 0.77550385} PREDS {{146 0 0-4772 {}} {259 0 0-4777 {}}} SUCCS {{258 0 0-4781 {}}} CYCLES {}}
set a(0-4779) {NAME slc#6 TYPE READSLICE PAR 0-4407 XREFS 85559 LOC {1 0.784733025 1 0.824724175 1 0.824724175 2 0.77550385} PREDS {{258 0 0-4763 {}}} SUCCS {{259 0 0-4780 {}}} CYCLES {}}
set a(0-4780) {NAME if#15:not#2 TYPE NOT PAR 0-4407 XREFS 85560 LOC {1 0.784733025 1 0.9103566249999999 1 0.9103566249999999 2 0.77550385} PREDS {{259 0 0-4779 {}}} SUCCS {{259 0 0-4781 {}}} CYCLES {}}
set a(0-4781) {NAME if#15:and TYPE AND PAR 0-4407 XREFS 85561 LOC {1 0.8703654749999999 1 0.9103566249999999 1 0.9103566249999999 2 0.77550385} PREDS {{258 0 0-4778 {}} {258 0 0-4416 {}} {259 0 0-4780 {}}} SUCCS {{259 0 0-4782 {}} {258 0 0-4800 {}}} CYCLES {}}
set a(0-4782) {NAME asel#41 TYPE SELECT PAR 0-4407 XREFS 85562 LOC {1 0.8703654749999999 1 0.9103566249999999 1 0.9103566249999999 2 0.77550385} PREDS {{259 0 0-4781 {}}} SUCCS {{146 0 0-4783 {}} {146 0 0-4784 {}} {146 0 0-4785 {}} {146 0 0-4786 {}} {146 0 0-4787 {}} {146 0 0-4788 {}} {130 0 0-4789 {}} {146 0 0-4790 {}} {130 0 0-4791 {}}} CYCLES {}}
set a(0-4783) {NAME asn#296 TYPE {I/O_READ SIGNAL} PAR 0-4407 XREFS 85563 LOC {1 0.8703654749999999 1 0.9103566249999999 1 0.9103566249999999 2 0.77550385} PREDS {{146 0 0-4782 {}}} SUCCS {{259 0 0-4784 {}}} CYCLES {}}
set a(0-4784) {NAME slc(vga_xy#1)#10 TYPE READSLICE PAR 0-4407 XREFS 85564 LOC {1 0.8703654749999999 1 0.9103566249999999 1 0.9103566249999999 2 0.77550385} PREDS {{146 0 0-4782 {}} {259 0 0-4783 {}}} SUCCS {{259 0 0-4785 {}}} CYCLES {}}
set a(0-4785) {NAME deltay_square_red:conc TYPE CONCATENATE PAR 0-4407 XREFS 85565 LOC {1 0.8703654749999999 1 0.9103566249999999 1 0.9103566249999999 2 0.77550385} PREDS {{146 0 0-4782 {}} {259 0 0-4784 {}}} SUCCS {{258 0 0-4788 {}}} CYCLES {}}
set a(0-4786) {NAME deltay_square_red:not TYPE NOT PAR 0-4407 XREFS 85566 LOC {1 0.8703654749999999 1 0.9103566249999999 1 0.9103566249999999 2 0.77550385} PREDS {{146 0 0-4782 {}} {258 0 0-4721 {}}} SUCCS {{259 0 0-4787 {}}} CYCLES {}}
set a(0-4787) {NAME deltay_square_red:conc#2 TYPE CONCATENATE PAR 0-4407 XREFS 85567 LOC {1 0.8703654749999999 1 0.9103566249999999 1 0.9103566249999999 2 0.77550385} PREDS {{146 0 0-4782 {}} {259 0 0-4786 {}}} SUCCS {{259 0 0-4788 {}}} CYCLES {}}
set a(0-4788) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(12,0,12,0,13) AREA_SCORE 13.22 QUANTITY 10 NAME deltay_square_red:acc#1 TYPE ACCU DELAY {1.43 ns} LIBRARY_DELAY {1.43 ns} PAR 0-4407 XREFS 85568 LOC {1 0.8703654749999999 1 0.9103566249999999 1 0.9103566249999999 1 0.9999999534997775 2 0.8651471784997776} PREDS {{146 0 0-4782 {}} {258 0 0-4785 {}} {259 0 0-4787 {}}} SUCCS {{259 0 0-4789 {}}} CYCLES {}}
set a(0-4789) {NAME deltay_square_red:slc TYPE READSLICE PAR 0-4407 XREFS 85569 LOC {1 0.9600088499999999 1 1.0 1 1.0 2 0.865147225} PREDS {{130 0 0-4782 {}} {259 0 0-4788 {}}} SUCCS {{259 0 0-4790 {}} {258 0 0-4792 {}} {258 0 0-4798 {}}} CYCLES {}}
set a(0-4790) {NAME aif#41:slc#1 TYPE READSLICE PAR 0-4407 XREFS 85570 LOC {1 0.9600088499999999 1 1.0 1 1.0 2 0.865147225} PREDS {{146 0 0-4782 {}} {259 0 0-4789 {}}} SUCCS {{259 0 0-4791 {}}} CYCLES {}}
set a(0-4791) {NAME aif#41:asel TYPE SELECT PAR 0-4407 XREFS 85571 LOC {1 0.9600088499999999 1 1.0 1 1.0 2 0.865147225} PREDS {{130 0 0-4782 {}} {259 0 0-4790 {}}} SUCCS {{146 0 0-4792 {}} {146 0 0-4793 {}} {146 0 0-4794 {}} {146 0 0-4795 {}} {146 0 0-4796 {}} {146 0 0-4797 {}}} CYCLES {}}
set a(0-4792) {NAME deltay_square_red:slc(deltay_square_red:acc.psp) TYPE READSLICE PAR 0-4407 XREFS 85572 LOC {1 0.9600088499999999 1 1.0 1 1.0 2 0.865147225} PREDS {{146 0 0-4791 {}} {258 0 0-4789 {}}} SUCCS {{259 0 0-4793 {}}} CYCLES {}}
set a(0-4793) {NAME deltay_square_red:not#1 TYPE NOT PAR 0-4407 XREFS 85573 LOC {1 0.9600088499999999 2 0.865147225 2 0.865147225 2 0.865147225} PREDS {{146 0 0-4791 {}} {259 0 0-4792 {}}} SUCCS {{259 0 0-4794 {}}} CYCLES {}}
set a(0-4794) {NAME if#15:conc#1 TYPE CONCATENATE PAR 0-4407 XREFS 85574 LOC {1 0.9600088499999999 2 0.865147225 2 0.865147225 2 0.865147225} PREDS {{146 0 0-4791 {}} {259 0 0-4793 {}}} SUCCS {{259 0 0-4795 {}}} CYCLES {}}
set a(0-4795) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,10,1,11) AREA_SCORE 12.00 QUANTITY 7 NAME aif#41:aif:acc TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-4407 XREFS 85575 LOC {2 0.0 2 0.865147225 2 0.865147225 2 0.9507796343138831 2 0.9507796343138831} PREDS {{146 0 0-4791 {}} {259 0 0-4794 {}}} SUCCS {{259 0 0-4796 {}}} CYCLES {}}
set a(0-4796) {NAME aif#41:aif:slc TYPE READSLICE PAR 0-4407 XREFS 85576 LOC {2 0.08563245 2 0.9507796749999999 2 0.9507796749999999 2 0.9507796749999999} PREDS {{146 0 0-4791 {}} {259 0 0-4795 {}}} SUCCS {{259 0 0-4797 {}}} CYCLES {}}
set a(0-4797) {NAME if#15:not#1 TYPE NOT PAR 0-4407 XREFS 85577 LOC {2 0.08563245 2 0.9507796749999999 2 0.9507796749999999 2 0.9507796749999999} PREDS {{146 0 0-4791 {}} {259 0 0-4796 {}}} SUCCS {{258 0 0-4800 {}}} CYCLES {}}
set a(0-4798) {NAME aif#41:slc TYPE READSLICE PAR 0-4407 XREFS 85578 LOC {1 0.9600088499999999 1 1.0 1 1.0 2 0.9507796749999999} PREDS {{258 0 0-4789 {}}} SUCCS {{259 0 0-4799 {}}} CYCLES {}}
set a(0-4799) {NAME if#15:not#3 TYPE NOT PAR 0-4407 XREFS 85579 LOC {1 0.9600088499999999 2 0.9507796749999999 2 0.9507796749999999 2 0.9507796749999999} PREDS {{259 0 0-4798 {}}} SUCCS {{259 0 0-4800 {}}} CYCLES {}}
set a(0-4800) {NAME if#15:and#2 TYPE AND PAR 0-4407 XREFS 85580 LOC {2 0.08563245 2 0.9507796749999999 2 0.9507796749999999 2 0.9507796749999999} PREDS {{258 0 0-4781 {}} {258 0 0-4797 {}} {258 0 0-4415 {}} {259 0 0-4799 {}}} SUCCS {{258 0 0-4997 {}} {258 0 0-5002 {}} {258 0 0-5009 {}}} CYCLES {}}
set a(0-4801) {NAME slc#12 TYPE READSLICE PAR 0-4407 XREFS 85581 LOC {1 0.8928337249999999 1 0.9143675499999999 1 0.9143675499999999 2 0.7062781499999999} PREDS {{258 0 0-4770 {}}} SUCCS {{259 0 0-4802 {}}} CYCLES {}}
set a(0-4802) {NAME asel#45 TYPE SELECT PAR 0-4407 XREFS 85582 LOC {1 0.8928337249999999 1 0.9143675499999999 1 0.9143675499999999 2 0.7062781499999999} PREDS {{259 0 0-4801 {}}} SUCCS {{146 0 0-4803 {}} {146 0 0-4804 {}} {146 0 0-4805 {}} {146 0 0-4806 {}} {146 0 0-4807 {}} {146 0 0-4808 {}}} CYCLES {}}
set a(0-4803) {NAME deltax_square_blue:slc(deltax_square_blue:acc.psp) TYPE READSLICE PAR 0-4407 XREFS 85583 LOC {1 0.8928337249999999 1 0.9143675499999999 1 0.9143675499999999 2 0.7062781499999999} PREDS {{146 0 0-4802 {}} {258 0 0-4770 {}}} SUCCS {{259 0 0-4804 {}}} CYCLES {}}
set a(0-4804) {NAME deltax_square_blue:not#1 TYPE NOT PAR 0-4407 XREFS 85584 LOC {1 0.8928337249999999 1 0.9143675499999999 1 0.9143675499999999 2 0.7062781499999999} PREDS {{146 0 0-4802 {}} {259 0 0-4803 {}}} SUCCS {{259 0 0-4805 {}}} CYCLES {}}
set a(0-4805) {NAME if#16:conc TYPE CONCATENATE PAR 0-4407 XREFS 85585 LOC {1 0.8928337249999999 1 0.9143675499999999 1 0.9143675499999999 2 0.7062781499999999} PREDS {{146 0 0-4802 {}} {259 0 0-4804 {}}} SUCCS {{259 0 0-4806 {}}} CYCLES {}}
set a(0-4806) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,10,1,11) AREA_SCORE 12.00 QUANTITY 7 NAME aif#45:acc TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-4407 XREFS 85586 LOC {1 0.8928337249999999 1 0.9143675499999999 1 0.9143675499999999 1 0.9999999593138831 2 0.7919105593138831} PREDS {{146 0 0-4802 {}} {259 0 0-4805 {}}} SUCCS {{259 0 0-4807 {}}} CYCLES {}}
set a(0-4807) {NAME aif#45:slc TYPE READSLICE PAR 0-4407 XREFS 85587 LOC {1 0.978466175 1 1.0 1 1.0 2 0.7919105999999999} PREDS {{146 0 0-4802 {}} {259 0 0-4806 {}}} SUCCS {{259 0 0-4808 {}}} CYCLES {}}
set a(0-4808) {NAME if#16:not TYPE NOT PAR 0-4407 XREFS 85588 LOC {1 0.978466175 1 1.0 1 1.0 2 0.7919105999999999} PREDS {{146 0 0-4802 {}} {259 0 0-4807 {}}} SUCCS {{258 0 0-4811 {}}} CYCLES {}}
set a(0-4809) {NAME slc#7 TYPE READSLICE PAR 0-4407 XREFS 85589 LOC {1 0.8928337249999999 1 0.9143675499999999 1 0.9143675499999999 2 0.7919105999999999} PREDS {{258 0 0-4770 {}}} SUCCS {{259 0 0-4810 {}}} CYCLES {}}
set a(0-4810) {NAME if#16:not#2 TYPE NOT PAR 0-4407 XREFS 85590 LOC {1 0.8928337249999999 1 1.0 1 1.0 2 0.7919105999999999} PREDS {{259 0 0-4809 {}}} SUCCS {{259 0 0-4811 {}}} CYCLES {}}
set a(0-4811) {NAME if#16:and TYPE AND PAR 0-4407 XREFS 85591 LOC {1 0.978466175 1 1.0 1 1.0 2 0.7919105999999999} PREDS {{258 0 0-4808 {}} {258 0 0-4414 {}} {259 0 0-4810 {}}} SUCCS {{259 0 0-4812 {}} {258 0 0-4830 {}}} CYCLES {}}
set a(0-4812) {NAME asel#47 TYPE SELECT PAR 0-4407 XREFS 85592 LOC {1 0.978466175 1 1.0 1 1.0 2 0.7919105999999999} PREDS {{259 0 0-4811 {}}} SUCCS {{146 0 0-4813 {}} {146 0 0-4814 {}} {146 0 0-4815 {}} {146 0 0-4816 {}} {146 0 0-4817 {}} {146 0 0-4818 {}} {130 0 0-4819 {}} {146 0 0-4820 {}} {130 0 0-4821 {}}} CYCLES {}}
set a(0-4813) {NAME asn#297 TYPE {I/O_READ SIGNAL} PAR 0-4407 XREFS 85593 LOC {1 0.978466175 2 0.7919105999999999 2 0.7919105999999999 2 0.7919105999999999} PREDS {{146 0 0-4812 {}}} SUCCS {{259 0 0-4814 {}}} CYCLES {}}
set a(0-4814) {NAME slc(vga_xy#1)#11 TYPE READSLICE PAR 0-4407 XREFS 85594 LOC {1 0.978466175 2 0.7919105999999999 2 0.7919105999999999 2 0.7919105999999999} PREDS {{146 0 0-4812 {}} {259 0 0-4813 {}}} SUCCS {{259 0 0-4815 {}}} CYCLES {}}
set a(0-4815) {NAME deltay_square_blue:conc TYPE CONCATENATE PAR 0-4407 XREFS 85595 LOC {1 0.978466175 2 0.7919105999999999 2 0.7919105999999999 2 0.7919105999999999} PREDS {{146 0 0-4812 {}} {259 0 0-4814 {}}} SUCCS {{258 0 0-4818 {}}} CYCLES {}}
set a(0-4816) {NAME deltay_square_blue:not TYPE NOT PAR 0-4407 XREFS 85596 LOC {1 0.978466175 2 0.7919105999999999 2 0.7919105999999999 2 0.7919105999999999} PREDS {{146 0 0-4812 {}} {258 0 0-4756 {}}} SUCCS {{259 0 0-4817 {}}} CYCLES {}}
set a(0-4817) {NAME deltay_square_blue:conc#2 TYPE CONCATENATE PAR 0-4407 XREFS 85597 LOC {1 0.978466175 2 0.7919105999999999 2 0.7919105999999999 2 0.7919105999999999} PREDS {{146 0 0-4812 {}} {259 0 0-4816 {}}} SUCCS {{259 0 0-4818 {}}} CYCLES {}}
set a(0-4818) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(12,0,12,0,13) AREA_SCORE 13.22 QUANTITY 10 NAME deltay_square_blue:acc#1 TYPE ACCU DELAY {1.43 ns} LIBRARY_DELAY {1.43 ns} PAR 0-4407 XREFS 85598 LOC {2 0.0 2 0.7919105999999999 2 0.7919105999999999 2 0.8815539284997775 2 0.8815539284997775} PREDS {{146 0 0-4812 {}} {258 0 0-4815 {}} {259 0 0-4817 {}}} SUCCS {{259 0 0-4819 {}}} CYCLES {}}
set a(0-4819) {NAME deltay_square_blue:slc TYPE READSLICE PAR 0-4407 XREFS 85599 LOC {2 0.089643375 2 0.881553975 2 0.881553975 2 0.881553975} PREDS {{130 0 0-4812 {}} {259 0 0-4818 {}}} SUCCS {{259 0 0-4820 {}} {258 0 0-4822 {}} {258 0 0-4828 {}}} CYCLES {}}
set a(0-4820) {NAME aif#47:slc#1 TYPE READSLICE PAR 0-4407 XREFS 85600 LOC {2 0.089643375 2 0.881553975 2 0.881553975 2 0.881553975} PREDS {{146 0 0-4812 {}} {259 0 0-4819 {}}} SUCCS {{259 0 0-4821 {}}} CYCLES {}}
set a(0-4821) {NAME aif#47:asel TYPE SELECT PAR 0-4407 XREFS 85601 LOC {2 0.089643375 2 0.881553975 2 0.881553975 2 0.881553975} PREDS {{130 0 0-4812 {}} {259 0 0-4820 {}}} SUCCS {{146 0 0-4822 {}} {146 0 0-4823 {}} {146 0 0-4824 {}} {146 0 0-4825 {}} {146 0 0-4826 {}} {146 0 0-4827 {}}} CYCLES {}}
set a(0-4822) {NAME deltay_square_blue:slc(deltay_square_blue:acc.psp) TYPE READSLICE PAR 0-4407 XREFS 85602 LOC {2 0.089643375 2 0.881553975 2 0.881553975 2 0.881553975} PREDS {{146 0 0-4821 {}} {258 0 0-4819 {}}} SUCCS {{259 0 0-4823 {}}} CYCLES {}}
set a(0-4823) {NAME deltay_square_blue:not#1 TYPE NOT PAR 0-4407 XREFS 85603 LOC {2 0.089643375 2 0.881553975 2 0.881553975 2 0.881553975} PREDS {{146 0 0-4821 {}} {259 0 0-4822 {}}} SUCCS {{259 0 0-4824 {}}} CYCLES {}}
set a(0-4824) {NAME if#16:conc#1 TYPE CONCATENATE PAR 0-4407 XREFS 85604 LOC {2 0.089643375 2 0.881553975 2 0.881553975 2 0.881553975} PREDS {{146 0 0-4821 {}} {259 0 0-4823 {}}} SUCCS {{259 0 0-4825 {}}} CYCLES {}}
set a(0-4825) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,10,1,11) AREA_SCORE 12.00 QUANTITY 7 NAME aif#47:aif:acc TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-4407 XREFS 85605 LOC {2 0.089643375 2 0.881553975 2 0.881553975 2 0.9671863843138832 2 0.9671863843138832} PREDS {{146 0 0-4821 {}} {259 0 0-4824 {}}} SUCCS {{259 0 0-4826 {}}} CYCLES {}}
set a(0-4826) {NAME aif#47:aif:slc TYPE READSLICE PAR 0-4407 XREFS 85606 LOC {2 0.175275825 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-4821 {}} {259 0 0-4825 {}}} SUCCS {{259 0 0-4827 {}}} CYCLES {}}
set a(0-4827) {NAME if#16:not#1 TYPE NOT PAR 0-4407 XREFS 85607 LOC {2 0.175275825 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-4821 {}} {259 0 0-4826 {}}} SUCCS {{258 0 0-4830 {}}} CYCLES {}}
set a(0-4828) {NAME aif#47:slc TYPE READSLICE PAR 0-4407 XREFS 85608 LOC {2 0.089643375 2 0.881553975 2 0.881553975 2 0.967186425} PREDS {{258 0 0-4819 {}}} SUCCS {{259 0 0-4829 {}}} CYCLES {}}
set a(0-4829) {NAME if#16:not#3 TYPE NOT PAR 0-4407 XREFS 85609 LOC {2 0.089643375 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{259 0 0-4828 {}}} SUCCS {{259 0 0-4830 {}}} CYCLES {}}
set a(0-4830) {NAME if#16:and#2 TYPE AND PAR 0-4407 XREFS 85610 LOC {2 0.175275825 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{258 0 0-4811 {}} {258 0 0-4827 {}} {258 0 0-4413 {}} {259 0 0-4829 {}}} SUCCS {{258 0 0-4999 {}} {258 0 0-5004 {}} {258 0 0-5012 {}}} CYCLES {}}
set a(0-4831) {NAME volume_current:not TYPE NOT PAR 0-4407 XREFS 85611 LOC {1 0.69508965 1 0.7117578499999999 1 0.7117578499999999 2 0.441759625} PREDS {{258 0 0-4721 {}}} SUCCS {{259 0 0-4832 {}}} CYCLES {}}
set a(0-4832) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,11,0,12) AREA_SCORE 12.23 QUANTITY 11 NAME acc#8 TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-4407 XREFS 85612 LOC {1 0.69508965 1 0.7117578499999999 1 0.7117578499999999 1 0.7972837313734282 2 0.5272855063734283} PREDS {{259 0 0-4831 {}}} SUCCS {{259 0 0-4833 {}} {258 0 0-4835 {}} {258 0 0-4838 {}} {258 0 0-4842 {}} {258 0 0-4857 {}} {258 0 0-4864 {}} {258 0 0-4866 {}} {258 0 0-4872 {}} {258 0 0-4873 {}} {258 0 0-4874 {}} {258 0 0-4880 {}}} CYCLES {}}
set a(0-4833) {NAME volume_current:slc(acc.idiv)#2 TYPE READSLICE PAR 0-4407 XREFS 85613 LOC {1 0.780615575 1 0.7972837749999999 1 0.7972837749999999 2 0.52728555} PREDS {{259 0 0-4832 {}}} SUCCS {{259 0 0-4834 {}}} CYCLES {}}
set a(0-4834) {NAME volume_current:conc#20 TYPE CONCATENATE PAR 0-4407 XREFS 85614 LOC {1 0.780615575 1 0.7972837749999999 1 0.7972837749999999 2 0.52728555} PREDS {{259 0 0-4833 {}}} SUCCS {{258 0 0-4840 {}}} CYCLES {}}
set a(0-4835) {NAME volume_current:slc(acc.idiv)#3 TYPE READSLICE PAR 0-4407 XREFS 85615 LOC {1 0.780615575 1 0.7972837749999999 1 0.7972837749999999 2 0.52728555} PREDS {{258 0 0-4832 {}}} SUCCS {{259 0 0-4836 {}}} CYCLES {}}
set a(0-4836) {NAME volume_current:not#1 TYPE NOT PAR 0-4407 XREFS 85616 LOC {1 0.780615575 1 0.7972837749999999 1 0.7972837749999999 2 0.52728555} PREDS {{259 0 0-4835 {}}} SUCCS {{259 0 0-4837 {}}} CYCLES {}}
set a(0-4837) {NAME volume_current:conc#3 TYPE CONCATENATE PAR 0-4407 XREFS 85617 LOC {1 0.780615575 1 0.7972837749999999 1 0.7972837749999999 2 0.52728555} PREDS {{259 0 0-4836 {}}} SUCCS {{258 0 0-4839 {}}} CYCLES {}}
set a(0-4838) {NAME volume_current:slc(acc.idiv) TYPE READSLICE PAR 0-4407 XREFS 85618 LOC {1 0.780615575 1 0.7972837749999999 1 0.7972837749999999 2 0.52728555} PREDS {{258 0 0-4832 {}}} SUCCS {{259 0 0-4839 {}}} CYCLES {}}
set a(0-4839) {NAME volume_current:conc#21 TYPE CONCATENATE PAR 0-4407 XREFS 85619 LOC {1 0.780615575 1 0.7972837749999999 1 0.7972837749999999 2 0.52728555} PREDS {{258 0 0-4837 {}} {259 0 0-4838 {}}} SUCCS {{259 0 0-4840 {}}} CYCLES {}}
set a(0-4840) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(5,0,5,1,6) AREA_SCORE 6.00 QUANTITY 7 NAME volume_current:acc#3 TYPE ACCU DELAY {0.78 ns} LIBRARY_DELAY {0.78 ns} PAR 0-4407 XREFS 85620 LOC {1 0.780615575 1 0.7972837749999999 1 0.7972837749999999 1 0.845728359496936 2 0.5757301344969361} PREDS {{258 0 0-4834 {}} {259 0 0-4839 {}}} SUCCS {{259 0 0-4841 {}}} CYCLES {}}
set a(0-4841) {NAME volume_current:slc TYPE READSLICE PAR 0-4407 XREFS 85621 LOC {1 0.8290601999999999 1 0.8457283999999999 1 0.8457283999999999 2 0.575730175} PREDS {{259 0 0-4840 {}}} SUCCS {{258 0 0-4844 {}}} CYCLES {}}
set a(0-4842) {NAME volume_current:slc(acc.idiv)#8 TYPE READSLICE PAR 0-4407 XREFS 85622 LOC {1 0.780615575 1 0.7972837749999999 1 0.7972837749999999 2 0.575730175} PREDS {{258 0 0-4832 {}}} SUCCS {{259 0 0-4843 {}}} CYCLES {}}
set a(0-4843) {NAME volume_current:conc TYPE CONCATENATE PAR 0-4407 XREFS 85623 LOC {1 0.780615575 1 0.8457283999999999 1 0.8457283999999999 2 0.575730175} PREDS {{259 0 0-4842 {}}} SUCCS {{259 0 0-4844 {}}} CYCLES {}}
set a(0-4844) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(5,0,5,1,6) AREA_SCORE 6.00 QUANTITY 7 NAME volume_current:acc TYPE ACCU DELAY {0.78 ns} LIBRARY_DELAY {0.78 ns} PAR 0-4407 XREFS 85624 LOC {1 0.8290601999999999 1 0.8457283999999999 1 0.8457283999999999 1 0.8941729844969359 2 0.624174759496936} PREDS {{258 0 0-4841 {}} {259 0 0-4843 {}}} SUCCS {{259 0 0-4845 {}} {258 0 0-4848 {}} {258 0 0-4850 {}} {258 0 0-4852 {}} {258 0 0-4854 {}}} CYCLES {}}
set a(0-4845) {NAME volume_current:slc(acc.imod)#1 TYPE READSLICE PAR 0-4407 XREFS 85625 LOC {1 0.8775048249999999 1 0.894173025 1 0.894173025 2 0.6241747999999999} PREDS {{259 0 0-4844 {}}} SUCCS {{259 0 0-4846 {}}} CYCLES {}}
set a(0-4846) {NAME volume_current:not#2 TYPE NOT PAR 0-4407 XREFS 85626 LOC {1 0.8775048249999999 1 0.894173025 1 0.894173025 2 0.6241747999999999} PREDS {{259 0 0-4845 {}}} SUCCS {{259 0 0-4847 {}}} CYCLES {}}
set a(0-4847) {NAME volume_current:xor TYPE XOR PAR 0-4407 XREFS 85627 LOC {1 0.8775048249999999 1 0.894173025 1 0.894173025 2 0.6241747999999999} PREDS {{259 0 0-4846 {}}} SUCCS {{258 0 0-4849 {}}} CYCLES {}}
set a(0-4848) {NAME volume_current:slc(acc.imod) TYPE READSLICE PAR 0-4407 XREFS 85628 LOC {1 0.8775048249999999 1 0.894173025 1 0.894173025 2 0.6241747999999999} PREDS {{258 0 0-4844 {}}} SUCCS {{259 0 0-4849 {}}} CYCLES {}}
set a(0-4849) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(1,0,1,1,2) AREA_SCORE 2.00 QUANTITY 1 NAME volume_current:acc#4 TYPE ACCU DELAY {0.34 ns} LIBRARY_DELAY {0.34 ns} PAR 0-4407 XREFS 85629 LOC {1 0.8775048249999999 1 0.894173025 1 0.894173025 1 0.91562873625 2 0.6456305112499999} PREDS {{258 0 0-4847 {}} {259 0 0-4848 {}}} SUCCS {{258 0 0-4851 {}}} CYCLES {}}
set a(0-4850) {NAME volume_current:slc(acc.imod)#6 TYPE READSLICE PAR 0-4407 XREFS 85630 LOC {1 0.8775048249999999 1 0.894173025 1 0.894173025 2 0.64563055} PREDS {{258 0 0-4844 {}}} SUCCS {{259 0 0-4851 {}}} CYCLES {}}
set a(0-4851) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(4,1,2,1,5) AREA_SCORE 5.00 QUANTITY 5 NAME volume_current:acc#2 TYPE ACCU DELAY {0.70 ns} LIBRARY_DELAY {0.70 ns} PAR 0-4407 XREFS 85631 LOC {1 0.8989605749999999 1 0.915628775 1 0.915628775 1 0.9592168898622738 2 0.6892186648622739} PREDS {{258 0 0-4849 {}} {259 0 0-4850 {}}} SUCCS {{258 0 0-4856 {}} {258 0 0-4867 {}} {258 0 0-4869 {}} {258 0 0-4870 {}} {258 0 0-4871 {}}} CYCLES {}}
set a(0-4852) {NAME volume_current:slc(acc.imod)#4 TYPE READSLICE PAR 0-4407 XREFS 85632 LOC {1 0.8775048249999999 1 0.894173025 1 0.894173025 2 0.6892187249999999} PREDS {{258 0 0-4844 {}}} SUCCS {{259 0 0-4853 {}}} CYCLES {}}
set a(0-4853) {NAME volume_current:conc#23 TYPE CONCATENATE PAR 0-4407 XREFS 85633 LOC {1 0.8775048249999999 1 0.95921695 1 0.95921695 2 0.6892187249999999} PREDS {{259 0 0-4852 {}}} SUCCS {{258 0 0-4861 {}}} CYCLES {}}
set a(0-4854) {NAME volume_current:slc(acc.imod)#5 TYPE READSLICE PAR 0-4407 XREFS 85634 LOC {1 0.8775048249999999 1 0.894173025 1 0.894173025 2 0.6892187249999999} PREDS {{258 0 0-4844 {}}} SUCCS {{259 0 0-4855 {}}} CYCLES {}}
set a(0-4855) {NAME volume_current:not#5 TYPE NOT PAR 0-4407 XREFS 85635 LOC {1 0.8775048249999999 1 0.95921695 1 0.95921695 2 0.6892187249999999} PREDS {{259 0 0-4854 {}}} SUCCS {{258 0 0-4860 {}}} CYCLES {}}
set a(0-4856) {NAME volume_current:slc(acc.imod#1) TYPE READSLICE PAR 0-4407 XREFS 85636 LOC {1 0.9425487499999999 1 0.95921695 1 0.95921695 2 0.6892187249999999} PREDS {{258 0 0-4851 {}}} SUCCS {{258 0 0-4859 {}}} CYCLES {}}
set a(0-4857) {NAME volume_current:slc(acc.idiv)#4 TYPE READSLICE PAR 0-4407 XREFS 85637 LOC {1 0.780615575 1 0.7972837749999999 1 0.7972837749999999 2 0.6892187249999999} PREDS {{258 0 0-4832 {}}} SUCCS {{259 0 0-4858 {}}} CYCLES {}}
set a(0-4858) {NAME volume_current:not#3 TYPE NOT PAR 0-4407 XREFS 85638 LOC {1 0.780615575 1 0.95921695 1 0.95921695 2 0.6892187249999999} PREDS {{259 0 0-4857 {}}} SUCCS {{259 0 0-4859 {}}} CYCLES {}}
set a(0-4859) {NAME volume_current:nand TYPE NAND PAR 0-4407 XREFS 85639 LOC {1 0.9425487499999999 1 0.95921695 1 0.95921695 2 0.6892187249999999} PREDS {{258 0 0-4856 {}} {259 0 0-4858 {}}} SUCCS {{259 0 0-4860 {}}} CYCLES {}}
set a(0-4860) {NAME volume_current:conc#24 TYPE CONCATENATE PAR 0-4407 XREFS 85640 LOC {1 0.9425487499999999 1 0.95921695 1 0.95921695 2 0.6892187249999999} PREDS {{258 0 0-4855 {}} {259 0 0-4859 {}}} SUCCS {{259 0 0-4861 {}}} CYCLES {}}
set a(0-4861) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(2,0,2,0,3) AREA_SCORE 3.31 QUANTITY 1 NAME volume_current:acc#5 TYPE ACCU DELAY {0.65 ns} LIBRARY_DELAY {0.65 ns} PAR 0-4407 XREFS 85641 LOC {1 0.9425487499999999 1 0.95921695 1 0.95921695 1 0.9999999600894752 2 0.7300017350894752} PREDS {{258 0 0-4853 {}} {259 0 0-4860 {}}} SUCCS {{259 0 0-4862 {}}} CYCLES {}}
set a(0-4862) {NAME volume_current:slc#1 TYPE READSLICE PAR 0-4407 XREFS 85642 LOC {1 0.9833318 1 1.0 1 1.0 2 0.730001775} PREDS {{259 0 0-4861 {}}} SUCCS {{259 0 0-4863 {}}} CYCLES {}}
set a(0-4863) {NAME volume_current:conc#25 TYPE CONCATENATE PAR 0-4407 XREFS 85643 LOC {1 0.9833318 2 0.730001775 2 0.730001775 2 0.730001775} PREDS {{259 0 0-4862 {}}} SUCCS {{258 0 0-4878 {}}} CYCLES {}}
set a(0-4864) {NAME volume_current:slc(acc.idiv)#6 TYPE READSLICE PAR 0-4407 XREFS 85644 LOC {1 0.780615575 1 0.7972837749999999 1 0.7972837749999999 2 0.730001775} PREDS {{258 0 0-4832 {}}} SUCCS {{259 0 0-4865 {}}} CYCLES {}}
set a(0-4865) {NAME volume_current:conc#22 TYPE CONCATENATE PAR 0-4407 XREFS 85645 LOC {1 0.780615575 2 0.730001775 2 0.730001775 2 0.730001775} PREDS {{259 0 0-4864 {}}} SUCCS {{258 0 0-4877 {}}} CYCLES {}}
set a(0-4866) {NAME volume_current:slc(acc.idiv)#5 TYPE READSLICE PAR 0-4407 XREFS 85646 LOC {1 0.780615575 1 0.7972837749999999 1 0.7972837749999999 2 0.730001775} PREDS {{258 0 0-4832 {}}} SUCCS {{258 0 0-4876 {}}} CYCLES {}}
set a(0-4867) {NAME volume_current:slc(acc.imod#1)#1 TYPE READSLICE PAR 0-4407 XREFS 85647 LOC {1 0.9425487499999999 1 0.95921695 1 0.95921695 2 0.730001775} PREDS {{258 0 0-4851 {}}} SUCCS {{259 0 0-4868 {}}} CYCLES {}}
set a(0-4868) {NAME volume_current:not#4 TYPE NOT PAR 0-4407 XREFS 85648 LOC {1 0.9425487499999999 1 0.95921695 1 0.95921695 2 0.730001775} PREDS {{259 0 0-4867 {}}} SUCCS {{258 0 0-4876 {}}} CYCLES {}}
set a(0-4869) {NAME volume_current:slc(acc.imod#1)#2 TYPE READSLICE PAR 0-4407 XREFS 85649 LOC {1 0.9425487499999999 1 0.95921695 1 0.95921695 2 0.730001775} PREDS {{258 0 0-4851 {}}} SUCCS {{258 0 0-4875 {}}} CYCLES {}}
set a(0-4870) {NAME volume_current:slc(acc.imod#1)#3 TYPE READSLICE PAR 0-4407 XREFS 85650 LOC {1 0.9425487499999999 1 0.95921695 1 0.95921695 2 0.730001775} PREDS {{258 0 0-4851 {}}} SUCCS {{258 0 0-4875 {}}} CYCLES {}}
set a(0-4871) {NAME volume_current:slc(acc.imod#1)#4 TYPE READSLICE PAR 0-4407 XREFS 85651 LOC {1 0.9425487499999999 1 0.95921695 1 0.95921695 2 0.730001775} PREDS {{258 0 0-4851 {}}} SUCCS {{258 0 0-4875 {}}} CYCLES {}}
set a(0-4872) {NAME volume_current:slc(acc.idiv)#20 TYPE READSLICE PAR 0-4407 XREFS 85652 LOC {1 0.780615575 1 0.7972837749999999 1 0.7972837749999999 2 0.730001775} PREDS {{258 0 0-4832 {}}} SUCCS {{258 0 0-4875 {}}} CYCLES {}}
set a(0-4873) {NAME volume_current:slc(acc.idiv)#21 TYPE READSLICE PAR 0-4407 XREFS 85653 LOC {1 0.780615575 1 0.7972837749999999 1 0.7972837749999999 2 0.730001775} PREDS {{258 0 0-4832 {}}} SUCCS {{258 0 0-4875 {}}} CYCLES {}}
set a(0-4874) {NAME volume_current:slc(acc.idiv)#13 TYPE READSLICE PAR 0-4407 XREFS 85654 LOC {1 0.780615575 1 0.7972837749999999 1 0.7972837749999999 2 0.730001775} PREDS {{258 0 0-4832 {}}} SUCCS {{259 0 0-4875 {}}} CYCLES {}}
set a(0-4875) {NAME volume_current:or TYPE OR PAR 0-4407 XREFS 85655 LOC {1 0.9425487499999999 1 0.95921695 1 0.95921695 2 0.730001775} PREDS {{258 0 0-4873 {}} {258 0 0-4872 {}} {258 0 0-4871 {}} {258 0 0-4870 {}} {258 0 0-4869 {}} {259 0 0-4874 {}}} SUCCS {{259 0 0-4876 {}}} CYCLES {}}
set a(0-4876) {NAME and#1 TYPE AND PAR 0-4407 XREFS 85656 LOC {1 0.9425487499999999 1 0.95921695 1 0.95921695 2 0.730001775} PREDS {{258 0 0-4868 {}} {258 0 0-4866 {}} {259 0 0-4875 {}}} SUCCS {{259 0 0-4877 {}}} CYCLES {}}
set a(0-4877) {NAME volume_current:conc#26 TYPE CONCATENATE PAR 0-4407 XREFS 85657 LOC {1 0.9425487499999999 2 0.730001775 2 0.730001775 2 0.730001775} PREDS {{258 0 0-4865 {}} {259 0 0-4876 {}}} SUCCS {{259 0 0-4878 {}}} CYCLES {}}
set a(0-4878) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(3,0,3,1,4) AREA_SCORE 4.00 QUANTITY 1 NAME volume_current:acc#6 TYPE ACCU DELAY {0.60 ns} LIBRARY_DELAY {0.60 ns} PAR 0-4407 XREFS 85658 LOC {2 0.0 2 0.730001775 2 0.730001775 2 0.7674027770708272 2 0.7674027770708272} PREDS {{258 0 0-4863 {}} {259 0 0-4877 {}}} SUCCS {{259 0 0-4879 {}}} CYCLES {}}
set a(0-4879) {NAME volume_current:slc#2 TYPE READSLICE PAR 0-4407 XREFS 85659 LOC {2 0.03740105 2 0.767402825 2 0.767402825 2 0.767402825} PREDS {{259 0 0-4878 {}}} SUCCS {{258 0 0-4881 {}}} CYCLES {}}
set a(0-4880) {NAME volume_current:slc(acc.idiv)#7 TYPE READSLICE PAR 0-4407 XREFS 85660 LOC {1 0.780615575 1 0.7972837749999999 1 0.7972837749999999 2 0.767402825} PREDS {{258 0 0-4832 {}}} SUCCS {{259 0 0-4881 {}}} CYCLES {}}
set a(0-4881) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(4,0,3,1,4) AREA_SCORE 5.00 QUANTITY 1 NAME volume_current:acc#1 TYPE ACCU DELAY {0.86 ns} LIBRARY_DELAY {0.86 ns} PAR 0-4407 XREFS 85661 LOC {2 0.03740105 2 0.767402825 2 0.767402825 2 0.8209264899089294 2 0.8209264899089294} PREDS {{258 0 0-4879 {}} {259 0 0-4880 {}}} SUCCS {{259 0 0-4882 {}} {258 0 0-4899 {}}} CYCLES {}}
set a(0-4882) {NAME if#17:conc TYPE CONCATENATE PAR 0-4407 XREFS 85662 LOC {2 0.090924775 2 0.8209265499999999 2 0.8209265499999999 2 0.8209265499999999} PREDS {{259 0 0-4881 {}}} SUCCS {{258 0 0-4886 {}}} CYCLES {}}
set a(0-4883) {NAME if#17:asn TYPE ASSIGN PAR 0-4407 XREFS 85663 LOC {1 0.269998225 2 0.8209265499999999 2 0.8209265499999999 2 0.8209265499999999} PREDS {{262 0 0-5027 {}}} SUCCS {{259 0 0-4884 {}} {256 0 0-5027 {}}} CYCLES {}}
set a(0-4884) {NAME not#9 TYPE NOT PAR 0-4407 XREFS 85664 LOC {1 0.269998225 2 0.8209265499999999 2 0.8209265499999999 2 0.8209265499999999} PREDS {{259 0 0-4883 {}}} SUCCS {{259 0 0-4885 {}}} CYCLES {}}
set a(0-4885) {NAME if#17:conc#2 TYPE CONCATENATE PAR 0-4407 XREFS 85665 LOC {1 0.269998225 2 0.8209265499999999 2 0.8209265499999999 2 0.8209265499999999} PREDS {{259 0 0-4884 {}}} SUCCS {{259 0 0-4886 {}}} CYCLES {}}
set a(0-4886) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(6,0,5,0,6) AREA_SCORE 7.28 QUANTITY 1 NAME if#17:acc#1 TYPE ACCU DELAY {1.02 ns} LIBRARY_DELAY {1.02 ns} PAR 0-4407 XREFS 85666 LOC {2 0.090924775 2 0.8209265499999999 2 0.8209265499999999 2 0.8845767657468814 2 0.8845767657468814} PREDS {{258 0 0-4882 {}} {259 0 0-4885 {}}} SUCCS {{259 0 0-4887 {}}} CYCLES {}}
set a(0-4887) {NAME if#17:slc TYPE READSLICE PAR 0-4407 XREFS 85667 LOC {2 0.15457505 2 0.884576825 2 0.884576825 2 0.884576825} PREDS {{259 0 0-4886 {}}} SUCCS {{259 0 0-4888 {}} {258 0 0-4892 {}}} CYCLES {}}
set a(0-4888) {NAME if#17:slc(acc#12.cse) TYPE READSLICE PAR 0-4407 XREFS 85668 LOC {2 0.15457505 2 0.884576825 2 0.884576825 2 0.884576825} PREDS {{259 0 0-4887 {}}} SUCCS {{259 0 0-4889 {}}} CYCLES {}}
set a(0-4889) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(4,1,2,1,5) AREA_SCORE 5.00 QUANTITY 5 NAME if#17:acc TYPE ACCU DELAY {0.70 ns} LIBRARY_DELAY {0.70 ns} PAR 0-4407 XREFS 85669 LOC {2 0.15457505 2 0.884576825 2 0.884576825 2 0.9281649398622739 2 0.9281649398622739} PREDS {{259 0 0-4888 {}}} SUCCS {{259 0 0-4890 {}}} CYCLES {}}
set a(0-4890) {NAME slc#8 TYPE READSLICE PAR 0-4407 XREFS 85670 LOC {2 0.198163225 2 0.9281649999999999 2 0.9281649999999999 2 0.9281649999999999} PREDS {{259 0 0-4889 {}}} SUCCS {{259 0 0-4891 {}} {258 0 0-4897 {}}} CYCLES {}}
set a(0-4891) {NAME asel#51 TYPE SELECT PAR 0-4407 XREFS 85671 LOC {2 0.198163225 2 0.9281649999999999 2 0.9281649999999999 2 0.9281649999999999} PREDS {{259 0 0-4890 {}}} SUCCS {{146 0 0-4892 {}} {146 0 0-4893 {}} {146 0 0-4894 {}} {146 0 0-4895 {}}} CYCLES {}}
set a(0-4892) {NAME aif#51:not#1 TYPE NOT PAR 0-4407 XREFS 85672 LOC {2 0.198163225 2 0.9281649999999999 2 0.9281649999999999 2 0.9281649999999999} PREDS {{146 0 0-4891 {}} {258 0 0-4887 {}}} SUCCS {{259 0 0-4893 {}}} CYCLES {}}
set a(0-4893) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(5,1,3,1,6) AREA_SCORE 6.00 QUANTITY 1 NAME aif#51:acc TYPE ACCU DELAY {0.78 ns} LIBRARY_DELAY {0.78 ns} PAR 0-4407 XREFS 85673 LOC {2 0.198163225 2 0.9281649999999999 2 0.9281649999999999 2 0.9769393505936803 2 0.9769393505936803} PREDS {{146 0 0-4891 {}} {259 0 0-4892 {}}} SUCCS {{259 0 0-4894 {}}} CYCLES {}}
set a(0-4894) {NAME aif#51:slc TYPE READSLICE PAR 0-4407 XREFS 85674 LOC {2 0.246937625 2 0.9769393999999999 2 0.9769393999999999 2 0.9769393999999999} PREDS {{146 0 0-4891 {}} {259 0 0-4893 {}}} SUCCS {{259 0 0-4895 {}}} CYCLES {}}
set a(0-4895) {NAME if#17:not TYPE NOT PAR 0-4407 XREFS 85675 LOC {2 0.246937625 2 0.9769393999999999 2 0.9769393999999999 2 0.9769393999999999} PREDS {{146 0 0-4891 {}} {259 0 0-4894 {}}} SUCCS {{258 0 0-4898 {}}} CYCLES {}}
set a(0-4896) {NAME asn#298 TYPE ASSIGN PAR 0-4407 XREFS 85676 LOC {1 0.269998225 2 0.9769393999999999 2 0.9769393999999999 2 0.9769393999999999} PREDS {{262 0 0-5027 {}}} SUCCS {{258 0 0-4899 {}} {256 0 0-5027 {}}} CYCLES {}}
set a(0-4897) {NAME if#17:not#1 TYPE NOT PAR 0-4407 XREFS 85677 LOC {2 0.198163225 2 0.9769393999999999 2 0.9769393999999999 2 0.9769393999999999} PREDS {{258 0 0-4890 {}}} SUCCS {{259 0 0-4898 {}}} CYCLES {}}
set a(0-4898) {NAME if#17:and TYPE AND PAR 0-4407 XREFS 85678 LOC {2 0.246937625 2 0.9769393999999999 2 0.9769393999999999 2 0.9769393999999999} PREDS {{258 0 0-4895 {}} {258 0 0-4412 {}} {259 0 0-4897 {}}} SUCCS {{259 0 0-4899 {}}} CYCLES {}}
set a(0-4899) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_mux(4,1,2) AREA_SCORE 3.68 QUANTITY 3 NAME mux#19 TYPE MUX DELAY {0.37 ns} LIBRARY_DELAY {0.37 ns} PAR 0-4407 XREFS 85679 LOC {2 0.246937625 2 0.9769393999999999 2 0.9769393999999999 2 0.9999999624999999 2 0.9999999624999999} PREDS {{258 0 0-4896 {}} {258 0 0-4881 {}} {259 0 0-4898 {}}} SUCCS {{259 0 0-4900 {}} {258 0 0-5027 {}}} CYCLES {}}
set a(0-4900) {LIBRARY mgc_ioport MODULE mgc_out_stdreg(4,4) AREA_SCORE 0.00 QUANTITY 1 NAME io_write(volume:rsc.d) TYPE {I/O_WRITE VAR} DELAY {0.00 ns} PAR 0-4407 XREFS 85680 LOC {2 1.0 2 1.0 2 1.0 3 0.0 2 0.9999} PREDS {{260 0 0-4900 {}} {80 0 0-5017 {}} {259 0 0-4899 {}}} SUCCS {{260 0 0-4900 {}} {80 0 0-5017 {}}} CYCLES {}}
set a(0-4901) {NAME osel#2 TYPE SELECT PAR 0-4407 XREFS 85681 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{258 0 0-4601 {}}} SUCCS {{146 0 0-4902 {}} {146 0 0-4903 {}} {146 0 0-4904 {}} {146 0 0-4905 {}} {146 0 0-4906 {}} {146 0 0-4907 {}} {146 0 0-4908 {}} {146 0 0-4909 {}} {146 0 0-4910 {}} {146 0 0-4911 {}} {146 0 0-4912 {}} {146 0 0-4913 {}} {146 0 0-4914 {}} {146 0 0-4915 {}} {146 0 0-4916 {}} {146 0 0-4917 {}} {146 0 0-4918 {}} {146 0 0-4919 {}} {146 0 0-4920 {}} {146 0 0-4921 {}} {146 0 0-4922 {}} {146 0 0-4923 {}}} CYCLES {}}
set a(0-4902) {NAME oelse#2:asn TYPE {I/O_READ SIGNAL} PAR 0-4407 XREFS 85682 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-4901 {}}} SUCCS {{259 0 0-4903 {}}} CYCLES {}}
set a(0-4903) {NAME oelse#2:slc(vga_xy#1) TYPE READSLICE PAR 0-4407 XREFS 85683 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-4901 {}} {259 0 0-4902 {}}} SUCCS {{258 0 0-4923 {}}} CYCLES {}}
set a(0-4904) {NAME oelse#2:asn#1 TYPE {I/O_READ SIGNAL} PAR 0-4407 XREFS 85684 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-4901 {}}} SUCCS {{259 0 0-4905 {}}} CYCLES {}}
set a(0-4905) {NAME oelse#2:slc(vga_xy#1)#1 TYPE READSLICE PAR 0-4407 XREFS 85685 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-4901 {}} {259 0 0-4904 {}}} SUCCS {{258 0 0-4923 {}}} CYCLES {}}
set a(0-4906) {NAME oelse#2:asn#2 TYPE {I/O_READ SIGNAL} PAR 0-4407 XREFS 85686 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-4901 {}}} SUCCS {{259 0 0-4907 {}}} CYCLES {}}
set a(0-4907) {NAME oelse#2:slc(vga_xy#1)#2 TYPE READSLICE PAR 0-4407 XREFS 85687 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-4901 {}} {259 0 0-4906 {}}} SUCCS {{258 0 0-4923 {}}} CYCLES {}}
set a(0-4908) {NAME oelse#2:asn#3 TYPE {I/O_READ SIGNAL} PAR 0-4407 XREFS 85688 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-4901 {}}} SUCCS {{259 0 0-4909 {}}} CYCLES {}}
set a(0-4909) {NAME oelse#2:slc(vga_xy#1)#3 TYPE READSLICE PAR 0-4407 XREFS 85689 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-4901 {}} {259 0 0-4908 {}}} SUCCS {{258 0 0-4923 {}}} CYCLES {}}
set a(0-4910) {NAME oelse#2:asn#4 TYPE {I/O_READ SIGNAL} PAR 0-4407 XREFS 85690 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-4901 {}}} SUCCS {{259 0 0-4911 {}}} CYCLES {}}
set a(0-4911) {NAME oelse#2:slc(vga_xy#1)#4 TYPE READSLICE PAR 0-4407 XREFS 85691 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-4901 {}} {259 0 0-4910 {}}} SUCCS {{258 0 0-4922 {}}} CYCLES {}}
set a(0-4912) {NAME oelse#2:asn#5 TYPE {I/O_READ SIGNAL} PAR 0-4407 XREFS 85692 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-4901 {}}} SUCCS {{259 0 0-4913 {}}} CYCLES {}}
set a(0-4913) {NAME oelse#2:slc(vga_xy#1)#5 TYPE READSLICE PAR 0-4407 XREFS 85693 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-4901 {}} {259 0 0-4912 {}}} SUCCS {{258 0 0-4922 {}}} CYCLES {}}
set a(0-4914) {NAME oelse#2:asn#6 TYPE {I/O_READ SIGNAL} PAR 0-4407 XREFS 85694 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-4901 {}}} SUCCS {{259 0 0-4915 {}}} CYCLES {}}
set a(0-4915) {NAME oelse#2:slc(vga_xy#1)#6 TYPE READSLICE PAR 0-4407 XREFS 85695 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-4901 {}} {259 0 0-4914 {}}} SUCCS {{258 0 0-4922 {}}} CYCLES {}}
set a(0-4916) {NAME oelse#2:asn#7 TYPE {I/O_READ SIGNAL} PAR 0-4407 XREFS 85696 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-4901 {}}} SUCCS {{259 0 0-4917 {}}} CYCLES {}}
set a(0-4917) {NAME oelse#2:slc(vga_xy#1)#7 TYPE READSLICE PAR 0-4407 XREFS 85697 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-4901 {}} {259 0 0-4916 {}}} SUCCS {{258 0 0-4922 {}}} CYCLES {}}
set a(0-4918) {NAME oelse#2:asn#8 TYPE {I/O_READ SIGNAL} PAR 0-4407 XREFS 85698 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-4901 {}}} SUCCS {{259 0 0-4919 {}}} CYCLES {}}
set a(0-4919) {NAME oelse#2:slc(vga_xy#1)#8 TYPE READSLICE PAR 0-4407 XREFS 85699 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-4901 {}} {259 0 0-4918 {}}} SUCCS {{258 0 0-4922 {}}} CYCLES {}}
set a(0-4920) {NAME oelse#2:asn#9 TYPE {I/O_READ SIGNAL} PAR 0-4407 XREFS 85700 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-4901 {}}} SUCCS {{259 0 0-4921 {}}} CYCLES {}}
set a(0-4921) {NAME oelse#2:slc(vga_xy#1)#9 TYPE READSLICE PAR 0-4407 XREFS 85701 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-4901 {}} {259 0 0-4920 {}}} SUCCS {{259 0 0-4922 {}}} CYCLES {}}
set a(0-4922) {NAME oelse#2:nor TYPE NOR PAR 0-4407 XREFS 85702 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-4901 {}} {258 0 0-4919 {}} {258 0 0-4917 {}} {258 0 0-4915 {}} {258 0 0-4913 {}} {258 0 0-4911 {}} {259 0 0-4921 {}}} SUCCS {{259 0 0-4923 {}}} CYCLES {}}
set a(0-4923) {NAME oelse#2:and TYPE AND PAR 0-4407 XREFS 85703 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-4901 {}} {258 0 0-4909 {}} {258 0 0-4907 {}} {258 0 0-4905 {}} {258 0 0-4903 {}} {259 0 0-4922 {}}} SUCCS {{259 0 0-4924 {}}} CYCLES {}}
set a(0-4924) {NAME if#18:or TYPE OR PAR 0-4407 XREFS 85704 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{258 0 0-4601 {}} {258 0 0-4411 {}} {259 0 0-4923 {}}} SUCCS {{259 0 0-4925 {}} {258 0 0-4948 {}}} CYCLES {}}
set a(0-4925) {NAME osel#3 TYPE SELECT PAR 0-4407 XREFS 85705 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{259 0 0-4924 {}}} SUCCS {{146 0 0-4926 {}} {146 0 0-4927 {}} {146 0 0-4928 {}} {146 0 0-4929 {}} {146 0 0-4930 {}} {146 0 0-4931 {}} {146 0 0-4932 {}} {146 0 0-4933 {}} {146 0 0-4934 {}} {146 0 0-4935 {}} {146 0 0-4936 {}} {146 0 0-4937 {}} {146 0 0-4938 {}} {146 0 0-4939 {}} {146 0 0-4940 {}} {146 0 0-4941 {}} {146 0 0-4942 {}} {146 0 0-4943 {}} {146 0 0-4944 {}} {146 0 0-4945 {}} {146 0 0-4946 {}} {146 0 0-4947 {}}} CYCLES {}}
set a(0-4926) {NAME oelse#3:asn TYPE {I/O_READ SIGNAL} PAR 0-4407 XREFS 85706 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-4925 {}}} SUCCS {{259 0 0-4927 {}}} CYCLES {}}
set a(0-4927) {NAME oelse#3:slc(vga_xy#1) TYPE READSLICE PAR 0-4407 XREFS 85707 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-4925 {}} {259 0 0-4926 {}}} SUCCS {{258 0 0-4947 {}}} CYCLES {}}
set a(0-4928) {NAME oelse#3:asn#1 TYPE {I/O_READ SIGNAL} PAR 0-4407 XREFS 85708 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-4925 {}}} SUCCS {{259 0 0-4929 {}}} CYCLES {}}
set a(0-4929) {NAME oelse#3:slc(vga_xy#1)#1 TYPE READSLICE PAR 0-4407 XREFS 85709 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-4925 {}} {259 0 0-4928 {}}} SUCCS {{258 0 0-4947 {}}} CYCLES {}}
set a(0-4930) {NAME oelse#3:asn#2 TYPE {I/O_READ SIGNAL} PAR 0-4407 XREFS 85710 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-4925 {}}} SUCCS {{259 0 0-4931 {}}} CYCLES {}}
set a(0-4931) {NAME oelse#3:slc(vga_xy#1)#2 TYPE READSLICE PAR 0-4407 XREFS 85711 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-4925 {}} {259 0 0-4930 {}}} SUCCS {{258 0 0-4947 {}}} CYCLES {}}
set a(0-4932) {NAME oelse#3:asn#3 TYPE {I/O_READ SIGNAL} PAR 0-4407 XREFS 85712 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-4925 {}}} SUCCS {{259 0 0-4933 {}}} CYCLES {}}
set a(0-4933) {NAME oelse#3:slc(vga_xy#1)#3 TYPE READSLICE PAR 0-4407 XREFS 85713 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-4925 {}} {259 0 0-4932 {}}} SUCCS {{258 0 0-4947 {}}} CYCLES {}}
set a(0-4934) {NAME oelse#3:asn#4 TYPE {I/O_READ SIGNAL} PAR 0-4407 XREFS 85714 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-4925 {}}} SUCCS {{259 0 0-4935 {}}} CYCLES {}}
set a(0-4935) {NAME oelse#3:slc(vga_xy#1)#4 TYPE READSLICE PAR 0-4407 XREFS 85715 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-4925 {}} {259 0 0-4934 {}}} SUCCS {{258 0 0-4946 {}}} CYCLES {}}
set a(0-4936) {NAME oelse#3:asn#5 TYPE {I/O_READ SIGNAL} PAR 0-4407 XREFS 85716 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-4925 {}}} SUCCS {{259 0 0-4937 {}}} CYCLES {}}
set a(0-4937) {NAME oelse#3:slc(vga_xy#1)#5 TYPE READSLICE PAR 0-4407 XREFS 85717 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-4925 {}} {259 0 0-4936 {}}} SUCCS {{258 0 0-4946 {}}} CYCLES {}}
set a(0-4938) {NAME oelse#3:asn#6 TYPE {I/O_READ SIGNAL} PAR 0-4407 XREFS 85718 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-4925 {}}} SUCCS {{259 0 0-4939 {}}} CYCLES {}}
set a(0-4939) {NAME oelse#3:slc(vga_xy#1)#6 TYPE READSLICE PAR 0-4407 XREFS 85719 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-4925 {}} {259 0 0-4938 {}}} SUCCS {{258 0 0-4946 {}}} CYCLES {}}
set a(0-4940) {NAME oelse#3:asn#7 TYPE {I/O_READ SIGNAL} PAR 0-4407 XREFS 85720 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-4925 {}}} SUCCS {{259 0 0-4941 {}}} CYCLES {}}
set a(0-4941) {NAME oelse#3:slc(vga_xy#1)#7 TYPE READSLICE PAR 0-4407 XREFS 85721 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-4925 {}} {259 0 0-4940 {}}} SUCCS {{258 0 0-4946 {}}} CYCLES {}}
set a(0-4942) {NAME oelse#3:asn#8 TYPE {I/O_READ SIGNAL} PAR 0-4407 XREFS 85722 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-4925 {}}} SUCCS {{259 0 0-4943 {}}} CYCLES {}}
set a(0-4943) {NAME oelse#3:slc(vga_xy#1)#8 TYPE READSLICE PAR 0-4407 XREFS 85723 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-4925 {}} {259 0 0-4942 {}}} SUCCS {{258 0 0-4946 {}}} CYCLES {}}
set a(0-4944) {NAME oelse#3:asn#9 TYPE {I/O_READ SIGNAL} PAR 0-4407 XREFS 85724 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-4925 {}}} SUCCS {{259 0 0-4945 {}}} CYCLES {}}
set a(0-4945) {NAME oelse#3:slc(vga_xy#1)#9 TYPE READSLICE PAR 0-4407 XREFS 85725 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-4925 {}} {259 0 0-4944 {}}} SUCCS {{259 0 0-4946 {}}} CYCLES {}}
set a(0-4946) {NAME oelse#3:nor TYPE NOR PAR 0-4407 XREFS 85726 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-4925 {}} {258 0 0-4943 {}} {258 0 0-4941 {}} {258 0 0-4939 {}} {258 0 0-4937 {}} {258 0 0-4935 {}} {259 0 0-4945 {}}} SUCCS {{259 0 0-4947 {}}} CYCLES {}}
set a(0-4947) {NAME oelse#3:and TYPE AND PAR 0-4407 XREFS 85727 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-4925 {}} {258 0 0-4933 {}} {258 0 0-4931 {}} {258 0 0-4929 {}} {258 0 0-4927 {}} {259 0 0-4946 {}}} SUCCS {{259 0 0-4948 {}}} CYCLES {}}
set a(0-4948) {NAME if#18:or#1 TYPE OR PAR 0-4407 XREFS 85728 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{258 0 0-4924 {}} {258 0 0-4410 {}} {259 0 0-4947 {}}} SUCCS {{259 0 0-4949 {}} {258 0 0-4972 {}}} CYCLES {}}
set a(0-4949) {NAME osel#4 TYPE SELECT PAR 0-4407 XREFS 85729 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{259 0 0-4948 {}}} SUCCS {{146 0 0-4950 {}} {146 0 0-4951 {}} {146 0 0-4952 {}} {146 0 0-4953 {}} {146 0 0-4954 {}} {146 0 0-4955 {}} {146 0 0-4956 {}} {146 0 0-4957 {}} {146 0 0-4958 {}} {146 0 0-4959 {}} {146 0 0-4960 {}} {146 0 0-4961 {}} {146 0 0-4962 {}} {146 0 0-4963 {}} {146 0 0-4964 {}} {146 0 0-4965 {}} {146 0 0-4966 {}} {146 0 0-4967 {}} {146 0 0-4968 {}} {146 0 0-4969 {}} {146 0 0-4970 {}} {146 0 0-4971 {}}} CYCLES {}}
set a(0-4950) {NAME oelse#4:asn TYPE {I/O_READ SIGNAL} PAR 0-4407 XREFS 85730 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-4949 {}}} SUCCS {{259 0 0-4951 {}}} CYCLES {}}
set a(0-4951) {NAME oelse#4:slc(vga_xy#1) TYPE READSLICE PAR 0-4407 XREFS 85731 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-4949 {}} {259 0 0-4950 {}}} SUCCS {{258 0 0-4971 {}}} CYCLES {}}
set a(0-4952) {NAME oelse#4:asn#1 TYPE {I/O_READ SIGNAL} PAR 0-4407 XREFS 85732 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-4949 {}}} SUCCS {{259 0 0-4953 {}}} CYCLES {}}
set a(0-4953) {NAME oelse#4:slc(vga_xy#1)#1 TYPE READSLICE PAR 0-4407 XREFS 85733 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-4949 {}} {259 0 0-4952 {}}} SUCCS {{258 0 0-4971 {}}} CYCLES {}}
set a(0-4954) {NAME oelse#4:asn#2 TYPE {I/O_READ SIGNAL} PAR 0-4407 XREFS 85734 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-4949 {}}} SUCCS {{259 0 0-4955 {}}} CYCLES {}}
set a(0-4955) {NAME oelse#4:slc(vga_xy#1)#2 TYPE READSLICE PAR 0-4407 XREFS 85735 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-4949 {}} {259 0 0-4954 {}}} SUCCS {{258 0 0-4971 {}}} CYCLES {}}
set a(0-4956) {NAME oelse#4:asn#3 TYPE {I/O_READ SIGNAL} PAR 0-4407 XREFS 85736 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-4949 {}}} SUCCS {{259 0 0-4957 {}}} CYCLES {}}
set a(0-4957) {NAME oelse#4:slc(vga_xy#1)#3 TYPE READSLICE PAR 0-4407 XREFS 85737 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-4949 {}} {259 0 0-4956 {}}} SUCCS {{258 0 0-4971 {}}} CYCLES {}}
set a(0-4958) {NAME oelse#4:asn#4 TYPE {I/O_READ SIGNAL} PAR 0-4407 XREFS 85738 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-4949 {}}} SUCCS {{259 0 0-4959 {}}} CYCLES {}}
set a(0-4959) {NAME oelse#4:slc(vga_xy#1)#4 TYPE READSLICE PAR 0-4407 XREFS 85739 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-4949 {}} {259 0 0-4958 {}}} SUCCS {{258 0 0-4970 {}}} CYCLES {}}
set a(0-4960) {NAME oelse#4:asn#5 TYPE {I/O_READ SIGNAL} PAR 0-4407 XREFS 85740 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-4949 {}}} SUCCS {{259 0 0-4961 {}}} CYCLES {}}
set a(0-4961) {NAME oelse#4:slc(vga_xy#1)#5 TYPE READSLICE PAR 0-4407 XREFS 85741 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-4949 {}} {259 0 0-4960 {}}} SUCCS {{258 0 0-4970 {}}} CYCLES {}}
set a(0-4962) {NAME oelse#4:asn#6 TYPE {I/O_READ SIGNAL} PAR 0-4407 XREFS 85742 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-4949 {}}} SUCCS {{259 0 0-4963 {}}} CYCLES {}}
set a(0-4963) {NAME oelse#4:slc(vga_xy#1)#6 TYPE READSLICE PAR 0-4407 XREFS 85743 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-4949 {}} {259 0 0-4962 {}}} SUCCS {{258 0 0-4970 {}}} CYCLES {}}
set a(0-4964) {NAME oelse#4:asn#7 TYPE {I/O_READ SIGNAL} PAR 0-4407 XREFS 85744 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-4949 {}}} SUCCS {{259 0 0-4965 {}}} CYCLES {}}
set a(0-4965) {NAME oelse#4:slc(vga_xy#1)#7 TYPE READSLICE PAR 0-4407 XREFS 85745 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-4949 {}} {259 0 0-4964 {}}} SUCCS {{258 0 0-4970 {}}} CYCLES {}}
set a(0-4966) {NAME oelse#4:asn#8 TYPE {I/O_READ SIGNAL} PAR 0-4407 XREFS 85746 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-4949 {}}} SUCCS {{259 0 0-4967 {}}} CYCLES {}}
set a(0-4967) {NAME oelse#4:slc(vga_xy#1)#8 TYPE READSLICE PAR 0-4407 XREFS 85747 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-4949 {}} {259 0 0-4966 {}}} SUCCS {{258 0 0-4970 {}}} CYCLES {}}
set a(0-4968) {NAME oelse#4:asn#9 TYPE {I/O_READ SIGNAL} PAR 0-4407 XREFS 85748 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-4949 {}}} SUCCS {{259 0 0-4969 {}}} CYCLES {}}
set a(0-4969) {NAME oelse#4:slc(vga_xy#1)#9 TYPE READSLICE PAR 0-4407 XREFS 85749 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-4949 {}} {259 0 0-4968 {}}} SUCCS {{259 0 0-4970 {}}} CYCLES {}}
set a(0-4970) {NAME oelse#4:nor TYPE NOR PAR 0-4407 XREFS 85750 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-4949 {}} {258 0 0-4967 {}} {258 0 0-4965 {}} {258 0 0-4963 {}} {258 0 0-4961 {}} {258 0 0-4959 {}} {259 0 0-4969 {}}} SUCCS {{259 0 0-4971 {}}} CYCLES {}}
set a(0-4971) {NAME oelse#4:and TYPE AND PAR 0-4407 XREFS 85751 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-4949 {}} {258 0 0-4957 {}} {258 0 0-4955 {}} {258 0 0-4953 {}} {258 0 0-4951 {}} {259 0 0-4970 {}}} SUCCS {{259 0 0-4972 {}}} CYCLES {}}
set a(0-4972) {NAME if#18:or#2 TYPE OR PAR 0-4407 XREFS 85752 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{258 0 0-4948 {}} {258 0 0-4409 {}} {259 0 0-4971 {}}} SUCCS {{259 0 0-4973 {}} {258 0 0-4996 {}}} CYCLES {}}
set a(0-4973) {NAME osel#5 TYPE SELECT PAR 0-4407 XREFS 85753 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{259 0 0-4972 {}}} SUCCS {{146 0 0-4974 {}} {146 0 0-4975 {}} {146 0 0-4976 {}} {146 0 0-4977 {}} {146 0 0-4978 {}} {146 0 0-4979 {}} {146 0 0-4980 {}} {146 0 0-4981 {}} {146 0 0-4982 {}} {146 0 0-4983 {}} {146 0 0-4984 {}} {146 0 0-4985 {}} {146 0 0-4986 {}} {146 0 0-4987 {}} {146 0 0-4988 {}} {146 0 0-4989 {}} {146 0 0-4990 {}} {146 0 0-4991 {}} {146 0 0-4992 {}} {146 0 0-4993 {}} {146 0 0-4994 {}} {146 0 0-4995 {}}} CYCLES {}}
set a(0-4974) {NAME oelse#5:asn TYPE {I/O_READ SIGNAL} PAR 0-4407 XREFS 85754 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-4973 {}}} SUCCS {{259 0 0-4975 {}}} CYCLES {}}
set a(0-4975) {NAME oelse#5:slc(vga_xy#1) TYPE READSLICE PAR 0-4407 XREFS 85755 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-4973 {}} {259 0 0-4974 {}}} SUCCS {{258 0 0-4995 {}}} CYCLES {}}
set a(0-4976) {NAME oelse#5:asn#1 TYPE {I/O_READ SIGNAL} PAR 0-4407 XREFS 85756 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-4973 {}}} SUCCS {{259 0 0-4977 {}}} CYCLES {}}
set a(0-4977) {NAME oelse#5:slc(vga_xy#1)#1 TYPE READSLICE PAR 0-4407 XREFS 85757 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-4973 {}} {259 0 0-4976 {}}} SUCCS {{258 0 0-4995 {}}} CYCLES {}}
set a(0-4978) {NAME oelse#5:asn#2 TYPE {I/O_READ SIGNAL} PAR 0-4407 XREFS 85758 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-4973 {}}} SUCCS {{259 0 0-4979 {}}} CYCLES {}}
set a(0-4979) {NAME oelse#5:slc(vga_xy#1)#2 TYPE READSLICE PAR 0-4407 XREFS 85759 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-4973 {}} {259 0 0-4978 {}}} SUCCS {{258 0 0-4995 {}}} CYCLES {}}
set a(0-4980) {NAME oelse#5:asn#3 TYPE {I/O_READ SIGNAL} PAR 0-4407 XREFS 85760 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-4973 {}}} SUCCS {{259 0 0-4981 {}}} CYCLES {}}
set a(0-4981) {NAME oelse#5:slc(vga_xy#1)#3 TYPE READSLICE PAR 0-4407 XREFS 85761 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-4973 {}} {259 0 0-4980 {}}} SUCCS {{258 0 0-4995 {}}} CYCLES {}}
set a(0-4982) {NAME oelse#5:asn#4 TYPE {I/O_READ SIGNAL} PAR 0-4407 XREFS 85762 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-4973 {}}} SUCCS {{259 0 0-4983 {}}} CYCLES {}}
set a(0-4983) {NAME oelse#5:slc(vga_xy#1)#4 TYPE READSLICE PAR 0-4407 XREFS 85763 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-4973 {}} {259 0 0-4982 {}}} SUCCS {{258 0 0-4994 {}}} CYCLES {}}
set a(0-4984) {NAME oelse#5:asn#5 TYPE {I/O_READ SIGNAL} PAR 0-4407 XREFS 85764 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-4973 {}}} SUCCS {{259 0 0-4985 {}}} CYCLES {}}
set a(0-4985) {NAME oelse#5:slc(vga_xy#1)#5 TYPE READSLICE PAR 0-4407 XREFS 85765 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-4973 {}} {259 0 0-4984 {}}} SUCCS {{258 0 0-4994 {}}} CYCLES {}}
set a(0-4986) {NAME oelse#5:asn#6 TYPE {I/O_READ SIGNAL} PAR 0-4407 XREFS 85766 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-4973 {}}} SUCCS {{259 0 0-4987 {}}} CYCLES {}}
set a(0-4987) {NAME oelse#5:slc(vga_xy#1)#6 TYPE READSLICE PAR 0-4407 XREFS 85767 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-4973 {}} {259 0 0-4986 {}}} SUCCS {{258 0 0-4994 {}}} CYCLES {}}
set a(0-4988) {NAME oelse#5:asn#7 TYPE {I/O_READ SIGNAL} PAR 0-4407 XREFS 85768 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-4973 {}}} SUCCS {{259 0 0-4989 {}}} CYCLES {}}
set a(0-4989) {NAME oelse#5:slc(vga_xy#1)#7 TYPE READSLICE PAR 0-4407 XREFS 85769 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-4973 {}} {259 0 0-4988 {}}} SUCCS {{258 0 0-4994 {}}} CYCLES {}}
set a(0-4990) {NAME oelse#5:asn#8 TYPE {I/O_READ SIGNAL} PAR 0-4407 XREFS 85770 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-4973 {}}} SUCCS {{259 0 0-4991 {}}} CYCLES {}}
set a(0-4991) {NAME oelse#5:slc(vga_xy#1)#8 TYPE READSLICE PAR 0-4407 XREFS 85771 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-4973 {}} {259 0 0-4990 {}}} SUCCS {{258 0 0-4994 {}}} CYCLES {}}
set a(0-4992) {NAME oelse#5:asn#9 TYPE {I/O_READ SIGNAL} PAR 0-4407 XREFS 85772 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-4973 {}}} SUCCS {{259 0 0-4993 {}}} CYCLES {}}
set a(0-4993) {NAME oelse#5:slc(vga_xy#1)#9 TYPE READSLICE PAR 0-4407 XREFS 85773 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-4973 {}} {259 0 0-4992 {}}} SUCCS {{259 0 0-4994 {}}} CYCLES {}}
set a(0-4994) {NAME oelse#5:nor TYPE NOR PAR 0-4407 XREFS 85774 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-4973 {}} {258 0 0-4991 {}} {258 0 0-4989 {}} {258 0 0-4987 {}} {258 0 0-4985 {}} {258 0 0-4983 {}} {259 0 0-4993 {}}} SUCCS {{259 0 0-4995 {}}} CYCLES {}}
set a(0-4995) {NAME oelse#5:and TYPE AND PAR 0-4407 XREFS 85775 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-4973 {}} {258 0 0-4981 {}} {258 0 0-4979 {}} {258 0 0-4977 {}} {258 0 0-4975 {}} {259 0 0-4994 {}}} SUCCS {{259 0 0-4996 {}}} CYCLES {}}
set a(0-4996) {NAME if#18:or#3 TYPE OR PAR 0-4407 XREFS 85776 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{258 0 0-4972 {}} {258 0 0-4408 {}} {259 0 0-4995 {}}} SUCCS {{258 0 0-5000 {}} {258 0 0-5006 {}} {258 0 0-5014 {}}} CYCLES {}}
set a(0-4997) {NAME exs#6 TYPE SIGNEXTEND PAR 0-4407 XREFS 85777 LOC {2 0.08563245 2 0.957589075 2 0.957589075 2 0.957589075} PREDS {{258 0 0-4800 {}}} SUCCS {{259 0 0-4998 {}}} CYCLES {}}
set a(0-4998) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_nor(10,2) AREA_SCORE 7.30 QUANTITY 3 NAME nor#1 TYPE NOR DELAY {0.26 ns} LIBRARY_DELAY {0.26 ns} PAR 0-4407 XREFS 85778 LOC {2 0.08563245 2 0.957589075 2 0.957589075 2 0.973995806263854 2 0.973995806263854} PREDS {{258 0 0-4460 {}} {259 0 0-4997 {}}} SUCCS {{258 0 0-5001 {}}} CYCLES {}}
set a(0-4999) {NAME exs#9 TYPE SIGNEXTEND PAR 0-4407 XREFS 85779 LOC {2 0.175275825 2 0.97399585 2 0.97399585 2 0.97399585} PREDS {{258 0 0-4830 {}}} SUCCS {{258 0 0-5001 {}}} CYCLES {}}
set a(0-5000) {NAME exs#12 TYPE SIGNEXTEND PAR 0-4407 XREFS 85780 LOC {1 0.0 2 0.97399585 2 0.97399585 2 0.97399585} PREDS {{258 0 0-4996 {}}} SUCCS {{259 0 0-5001 {}}} CYCLES {}}
set a(0-5001) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_nor(10,3) AREA_SCORE 10.54 QUANTITY 1 NAME nor TYPE NOR DELAY {0.42 ns} LIBRARY_DELAY {0.42 ns} PAR 0-4407 XREFS 85781 LOC {2 0.175275825 2 0.97399585 2 0.97399585 2 0.9999999403727742 2 0.9999999403727742} PREDS {{258 0 0-4999 {}} {258 0 0-4998 {}} {259 0 0-5000 {}}} SUCCS {{258 0 0-5016 {}}} CYCLES {}}
set a(0-5002) {NAME not#39 TYPE NOT PAR 0-4407 XREFS 85782 LOC {2 0.08563245 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{258 0 0-4800 {}}} SUCCS {{259 0 0-5003 {}}} CYCLES {}}
set a(0-5003) {NAME exs#7 TYPE SIGNEXTEND PAR 0-4407 XREFS 85783 LOC {2 0.08563245 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{259 0 0-5002 {}}} SUCCS {{258 0 0-5008 {}}} CYCLES {}}
set a(0-5004) {NAME not#41 TYPE NOT PAR 0-4407 XREFS 85784 LOC {2 0.175275825 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{258 0 0-4830 {}}} SUCCS {{259 0 0-5005 {}}} CYCLES {}}
set a(0-5005) {NAME exs#10 TYPE SIGNEXTEND PAR 0-4407 XREFS 85785 LOC {2 0.175275825 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{259 0 0-5004 {}}} SUCCS {{258 0 0-5008 {}}} CYCLES {}}
set a(0-5006) {NAME not#43 TYPE NOT PAR 0-4407 XREFS 85786 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{258 0 0-4996 {}}} SUCCS {{259 0 0-5007 {}}} CYCLES {}}
set a(0-5007) {NAME exs#13 TYPE SIGNEXTEND PAR 0-4407 XREFS 85787 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{259 0 0-5006 {}}} SUCCS {{259 0 0-5008 {}}} CYCLES {}}
set a(0-5008) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_and(10,4) AREA_SCORE 13.79 QUANTITY 1 NAME and#14 TYPE AND DELAY {0.53 ns} LIBRARY_DELAY {0.53 ns} PAR 0-4407 XREFS 85788 LOC {2 0.175275825 2 0.967186425 2 0.967186425 2 0.9999999500277078 2 0.9999999500277078} PREDS {{258 0 0-5005 {}} {258 0 0-5003 {}} {258 0 0-4492 {}} {259 0 0-5007 {}}} SUCCS {{258 0 0-5016 {}}} CYCLES {}}
set a(0-5009) {NAME not#20 TYPE NOT PAR 0-4407 XREFS 85789 LOC {2 0.08563245 2 0.9507796749999999 2 0.9507796749999999 2 0.9507796749999999} PREDS {{258 0 0-4800 {}}} SUCCS {{259 0 0-5010 {}}} CYCLES {}}
set a(0-5010) {NAME exs#8 TYPE SIGNEXTEND PAR 0-4407 XREFS 85790 LOC {2 0.08563245 2 0.9507796749999999 2 0.9507796749999999 2 0.9507796749999999} PREDS {{259 0 0-5009 {}}} SUCCS {{259 0 0-5011 {}}} CYCLES {}}
set a(0-5011) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_and(10,2) AREA_SCORE 7.30 QUANTITY 3 NAME and#10 TYPE AND DELAY {0.26 ns} LIBRARY_DELAY {0.26 ns} PAR 0-4407 XREFS 85791 LOC {2 0.08563245 2 0.9507796749999999 2 0.9507796749999999 2 0.9671864062638539 2 0.9671864062638539} PREDS {{258 0 0-4524 {}} {259 0 0-5010 {}}} SUCCS {{258 0 0-5013 {}}} CYCLES {}}
set a(0-5012) {NAME exs#11 TYPE SIGNEXTEND PAR 0-4407 XREFS 85792 LOC {2 0.175275825 2 0.9671864499999999 2 0.9671864499999999 2 0.9671864499999999} PREDS {{258 0 0-4830 {}}} SUCCS {{259 0 0-5013 {}}} CYCLES {}}
set a(0-5013) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_nor(10,2) AREA_SCORE 7.30 QUANTITY 3 NAME nor#3 TYPE NOR DELAY {0.26 ns} LIBRARY_DELAY {0.26 ns} PAR 0-4407 XREFS 85793 LOC {2 0.175275825 2 0.9671864499999999 2 0.9671864499999999 2 0.9835931812638539 2 0.9835931812638539} PREDS {{258 0 0-5011 {}} {259 0 0-5012 {}}} SUCCS {{258 0 0-5015 {}}} CYCLES {}}
set a(0-5014) {NAME exs#14 TYPE SIGNEXTEND PAR 0-4407 XREFS 85794 LOC {1 0.0 2 0.9835932249999999 2 0.9835932249999999 2 0.9835932249999999} PREDS {{258 0 0-4996 {}}} SUCCS {{259 0 0-5015 {}}} CYCLES {}}
set a(0-5015) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_nor(10,2) AREA_SCORE 7.30 QUANTITY 3 NAME nor#2 TYPE NOR DELAY {0.26 ns} LIBRARY_DELAY {0.26 ns} PAR 0-4407 XREFS 85795 LOC {2 0.19168259999999998 2 0.9835932249999999 2 0.9835932249999999 2 0.9999999562638539 2 0.9999999562638539} PREDS {{258 0 0-5013 {}} {259 0 0-5014 {}}} SUCCS {{259 0 0-5016 {}}} CYCLES {}}
set a(0-5016) {NAME conc#11 TYPE CONCATENATE PAR 0-4407 XREFS 85796 LOC {2 0.20808939999999998 2 1.0 2 1.0 2 1.0} PREDS {{258 0 0-5008 {}} {258 0 0-5001 {}} {259 0 0-5015 {}}} SUCCS {{259 0 0-5017 {}}} CYCLES {}}
set a(0-5017) {LIBRARY mgc_ioport MODULE mgc_out_stdreg(2,30) AREA_SCORE 0.00 QUANTITY 1 NAME io_write(vout:rsc.d) TYPE {I/O_WRITE VAR} DELAY {0.00 ns} PAR 0-4407 XREFS 85797 LOC {2 1.0 2 1.0 2 1.0 3 0.0 2 0.9999} PREDS {{260 0 0-5017 {}} {80 0 0-4900 {}} {259 0 0-5016 {}}} SUCCS {{80 0 0-4900 {}} {260 0 0-5017 {}}} CYCLES {}}
set a(0-5018) {NAME vin:asn(regs.regs(0).sva) TYPE {I/O_READ SIGNAL} PAR 0-4407 XREFS 85798 LOC {1 0.0 2 0.098007475 2 0.098007475 2 0.8248306999999999} PREDS {} SUCCS {{259 0 0-5019 {}}} CYCLES {}}
set a(0-5019) {NAME vin:asn TYPE ASSIGN PAR 0-4407 XREFS 85799 LOC {1 0.0 2 0.098007475 2 0.098007475 2 0.8248306999999999} PREDS {{260 0 0-5019 {}} {256 0 0-4428 {}} {256 0 0-4443 {}} {256 0 0-4448 {}} {256 0 0-4455 {}} {256 0 0-4475 {}} {256 0 0-4480 {}} {256 0 0-4487 {}} {256 0 0-4507 {}} {256 0 0-4512 {}} {256 0 0-4519 {}} {259 0 0-5018 {}}} SUCCS {{262 0 0-4428 {}} {262 0 0-4443 {}} {262 0 0-4448 {}} {262 0 0-4455 {}} {262 0 0-4475 {}} {262 0 0-4480 {}} {262 0 0-4487 {}} {262 0 0-4507 {}} {262 0 0-4512 {}} {262 0 0-4519 {}} {260 0 0-5019 {}}} CYCLES {}}
set a(0-5020) {NAME vin:asn(regs.regs(1).sva) TYPE ASSIGN PAR 0-4407 XREFS 85800 LOC {0 1.0 1 0.098007475 1 0.098007475 2 0.743491425} PREDS {{260 0 0-5020 {}} {256 0 0-4429 {}} {256 0 0-4431 {}} {256 0 0-4440 {}} {256 0 0-4461 {}} {256 0 0-4463 {}} {256 0 0-4472 {}} {256 0 0-4493 {}} {256 0 0-4495 {}} {256 0 0-4504 {}} {258 0 0-4428 {}}} SUCCS {{262 0 0-4429 {}} {262 0 0-4431 {}} {262 0 0-4440 {}} {262 0 0-4461 {}} {262 0 0-4463 {}} {262 0 0-4472 {}} {262 0 0-4493 {}} {262 0 0-4495 {}} {262 0 0-4504 {}} {260 0 0-5020 {}}} CYCLES {}}
set a(0-5021) {NAME vin:asn(acc#14(0).sva) TYPE ASSIGN PAR 0-4407 XREFS 85801 LOC {1 0.623584425 1 0.640252625 1 0.640252625 3 0.28719885} PREDS {{260 0 0-5021 {}} {256 0 0-4575 {}} {258 0 0-4657 {}}} SUCCS {{262 0 0-4575 {}} {260 0 0-5021 {}}} CYCLES {}}
set a(0-5022) {NAME vin:asn(acc#14(1).sva) TYPE ASSIGN PAR 0-4407 XREFS 85802 LOC {1 0.7316851249999999 1 0.7532189499999999 1 0.7532189499999999 3 0.462074} PREDS {{260 0 0-5022 {}} {256 0 0-4578 {}} {258 0 0-4684 {}}} SUCCS {{262 0 0-4578 {}} {260 0 0-5022 {}}} CYCLES {}}
set a(0-5023) {NAME vin:asn(red_xy(0).sva) TYPE ASSIGN PAR 0-4407 XREFS 85803 LOC {1 0.69508965 1 0.7350808 1 0.7350808 3 0.39563842499999996} PREDS {{260 0 0-5023 {}} {256 0 0-4625 {}} {258 0 0-4719 {}}} SUCCS {{262 0 0-4625 {}} {260 0 0-5023 {}}} CYCLES {}}
set a(0-5024) {NAME vin:asn(red_xy(1).sva) TYPE ASSIGN PAR 0-4407 XREFS 85804 LOC {1 0.69508965 1 0.7117578499999999 1 0.7117578499999999 3 0.39563842499999996} PREDS {{260 0 0-5024 {}} {256 0 0-4627 {}} {258 0 0-4721 {}}} SUCCS {{262 0 0-4627 {}} {260 0 0-5024 {}}} CYCLES {}}
set a(0-5025) {NAME vin:asn(blue_xy(0).sva) TYPE ASSIGN PAR 0-4407 XREFS 85805 LOC {1 0.8031903499999999 1 0.824724175 1 0.824724175 3 0.5771674} PREDS {{260 0 0-5025 {}} {256 0 0-4629 {}} {258 0 0-4754 {}}} SUCCS {{262 0 0-4629 {}} {260 0 0-5025 {}}} CYCLES {}}
set a(0-5026) {NAME vin:asn(blue_xy(1).sva) TYPE ASSIGN PAR 0-4407 XREFS 85806 LOC {1 0.8031903499999999 1 1.0 1 1.0 3 0.5771674} PREDS {{260 0 0-5026 {}} {256 0 0-4633 {}} {258 0 0-4756 {}}} SUCCS {{262 0 0-4633 {}} {260 0 0-5026 {}}} CYCLES {}}
set a(0-5027) {NAME vin:asn(volume_previous.sva) TYPE ASSIGN PAR 0-4407 XREFS 85807 LOC {2 0.269998225 2 1.0 2 1.0 3 0.8209265499999999} PREDS {{260 0 0-5027 {}} {256 0 0-4883 {}} {256 0 0-4896 {}} {258 0 0-4899 {}}} SUCCS {{262 0 0-4883 {}} {262 0 0-4896 {}} {260 0 0-5027 {}}} CYCLES {}}
set a(0-4407) {CHI {0-4408 0-4409 0-4410 0-4411 0-4412 0-4413 0-4414 0-4415 0-4416 0-4417 0-4418 0-4419 0-4420 0-4421 0-4422 0-4423 0-4424 0-4425 0-4426 0-4427 0-4428 0-4429 0-4430 0-4431 0-4432 0-4433 0-4434 0-4435 0-4436 0-4437 0-4438 0-4439 0-4440 0-4441 0-4442 0-4443 0-4444 0-4445 0-4446 0-4447 0-4448 0-4449 0-4450 0-4451 0-4452 0-4453 0-4454 0-4455 0-4456 0-4457 0-4458 0-4459 0-4460 0-4461 0-4462 0-4463 0-4464 0-4465 0-4466 0-4467 0-4468 0-4469 0-4470 0-4471 0-4472 0-4473 0-4474 0-4475 0-4476 0-4477 0-4478 0-4479 0-4480 0-4481 0-4482 0-4483 0-4484 0-4485 0-4486 0-4487 0-4488 0-4489 0-4490 0-4491 0-4492 0-4493 0-4494 0-4495 0-4496 0-4497 0-4498 0-4499 0-4500 0-4501 0-4502 0-4503 0-4504 0-4505 0-4506 0-4507 0-4508 0-4509 0-4510 0-4511 0-4512 0-4513 0-4514 0-4515 0-4516 0-4517 0-4518 0-4519 0-4520 0-4521 0-4522 0-4523 0-4524 0-4525 0-4526 0-4527 0-4528 0-4529 0-4530 0-4531 0-4532 0-4533 0-4534 0-4535 0-4536 0-4537 0-4538 0-4539 0-4540 0-4541 0-4542 0-4543 0-4544 0-4545 0-4546 0-4547 0-4548 0-4549 0-4550 0-4551 0-4552 0-4553 0-4554 0-4555 0-4556 0-4557 0-4558 0-4559 0-4560 0-4561 0-4562 0-4563 0-4564 0-4565 0-4566 0-4567 0-4568 0-4569 0-4570 0-4571 0-4572 0-4573 0-4574 0-4575 0-4576 0-4577 0-4578 0-4579 0-4580 0-4581 0-4582 0-4583 0-4584 0-4585 0-4586 0-4587 0-4588 0-4589 0-4590 0-4591 0-4592 0-4593 0-4594 0-4595 0-4596 0-4597 0-4598 0-4599 0-4600 0-4601 0-4602 0-4603 0-4604 0-4605 0-4606 0-4607 0-4608 0-4609 0-4610 0-4611 0-4612 0-4613 0-4614 0-4615 0-4616 0-4617 0-4618 0-4619 0-4620 0-4621 0-4622 0-4623 0-4624 0-4625 0-4626 0-4627 0-4628 0-4629 0-4630 0-4631 0-4632 0-4633 0-4634 0-4635 0-4636 0-4637 0-4638 0-4639 0-4640 0-4641 0-4642 0-4643 0-4644 0-4645 0-4646 0-4647 0-4648 0-4649 0-4650 0-4651 0-4652 0-4653 0-4654 0-4655 0-4656 0-4657 0-4658 0-4659 0-4660 0-4661 0-4662 0-4663 0-4664 0-4665 0-4666 0-4667 0-4668 0-4669 0-4670 0-4671 0-4672 0-4673 0-4674 0-4675 0-4676 0-4677 0-4678 0-4679 0-4680 0-4681 0-4682 0-4683 0-4684 0-4685 0-4686 0-4687 0-4688 0-4689 0-4690 0-4691 0-4692 0-4693 0-4694 0-4695 0-4696 0-4697 0-4698 0-4699 0-4700 0-4701 0-4702 0-4703 0-4704 0-4705 0-4706 0-4707 0-4708 0-4709 0-4710 0-4711 0-4712 0-4713 0-4714 0-4715 0-4716 0-4717 0-4718 0-4719 0-4720 0-4721 0-4722 0-4723 0-4724 0-4725 0-4726 0-4727 0-4728 0-4729 0-4730 0-4731 0-4732 0-4733 0-4734 0-4735 0-4736 0-4737 0-4738 0-4739 0-4740 0-4741 0-4742 0-4743 0-4744 0-4745 0-4746 0-4747 0-4748 0-4749 0-4750 0-4751 0-4752 0-4753 0-4754 0-4755 0-4756 0-4757 0-4758 0-4759 0-4760 0-4761 0-4762 0-4763 0-4764 0-4765 0-4766 0-4767 0-4768 0-4769 0-4770 0-4771 0-4772 0-4773 0-4774 0-4775 0-4776 0-4777 0-4778 0-4779 0-4780 0-4781 0-4782 0-4783 0-4784 0-4785 0-4786 0-4787 0-4788 0-4789 0-4790 0-4791 0-4792 0-4793 0-4794 0-4795 0-4796 0-4797 0-4798 0-4799 0-4800 0-4801 0-4802 0-4803 0-4804 0-4805 0-4806 0-4807 0-4808 0-4809 0-4810 0-4811 0-4812 0-4813 0-4814 0-4815 0-4816 0-4817 0-4818 0-4819 0-4820 0-4821 0-4822 0-4823 0-4824 0-4825 0-4826 0-4827 0-4828 0-4829 0-4830 0-4831 0-4832 0-4833 0-4834 0-4835 0-4836 0-4837 0-4838 0-4839 0-4840 0-4841 0-4842 0-4843 0-4844 0-4845 0-4846 0-4847 0-4848 0-4849 0-4850 0-4851 0-4852 0-4853 0-4854 0-4855 0-4856 0-4857 0-4858 0-4859 0-4860 0-4861 0-4862 0-4863 0-4864 0-4865 0-4866 0-4867 0-4868 0-4869 0-4870 0-4871 0-4872 0-4873 0-4874 0-4875 0-4876 0-4877 0-4878 0-4879 0-4880 0-4881 0-4882 0-4883 0-4884 0-4885 0-4886 0-4887 0-4888 0-4889 0-4890 0-4891 0-4892 0-4893 0-4894 0-4895 0-4896 0-4897 0-4898 0-4899 0-4900 0-4901 0-4902 0-4903 0-4904 0-4905 0-4906 0-4907 0-4908 0-4909 0-4910 0-4911 0-4912 0-4913 0-4914 0-4915 0-4916 0-4917 0-4918 0-4919 0-4920 0-4921 0-4922 0-4923 0-4924 0-4925 0-4926 0-4927 0-4928 0-4929 0-4930 0-4931 0-4932 0-4933 0-4934 0-4935 0-4936 0-4937 0-4938 0-4939 0-4940 0-4941 0-4942 0-4943 0-4944 0-4945 0-4946 0-4947 0-4948 0-4949 0-4950 0-4951 0-4952 0-4953 0-4954 0-4955 0-4956 0-4957 0-4958 0-4959 0-4960 0-4961 0-4962 0-4963 0-4964 0-4965 0-4966 0-4967 0-4968 0-4969 0-4970 0-4971 0-4972 0-4973 0-4974 0-4975 0-4976 0-4977 0-4978 0-4979 0-4980 0-4981 0-4982 0-4983 0-4984 0-4985 0-4986 0-4987 0-4988 0-4989 0-4990 0-4991 0-4992 0-4993 0-4994 0-4995 0-4996 0-4997 0-4998 0-4999 0-5000 0-5001 0-5002 0-5003 0-5004 0-5005 0-5006 0-5007 0-5008 0-5009 0-5010 0-5011 0-5012 0-5013 0-5014 0-5015 0-5016 0-5017 0-5018 0-5019 0-5020 0-5021 0-5022 0-5023 0-5024 0-5025 0-5026 0-5027} ITERATIONS Infinite LATENCY 2 RESET_LATENCY 0 CSTEPS 3 UNROLL 0 PERIOD {20.00 ns} FULL_PERIOD {20.00 ns} THROUGHPUT_PERIOD 1 %_SHARING_ALLOC {20.0 %} PIPELINED Yes INITIATION 1 STAGES 3.0 CYCLES_IN 3 TOTAL_CYCLES_IN 3 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 3 NAME main TYPE LOOP DELAY {80.00 ns} PAR 0-4397 XREFS 85808 LOC {0 1.0 0 1.0 0 1.0 0 1.0} PREDS {{774 0 0-4407 {}} {258 0 0-4405 {}} {258 0 0-4404 {}} {258 0 0-4403 {}} {258 0 0-4402 {}} {258 0 0-4401 {}} {258 0 0-4400 {}} {258 0 0-4398 {}} {258 0 0-4399 {}} {259 0 0-4406 {}}} SUCCS {{772 0 0-4398 {}} {772 0 0-4399 {}} {772 0 0-4400 {}} {772 0 0-4401 {}} {772 0 0-4402 {}} {772 0 0-4403 {}} {772 0 0-4404 {}} {772 0 0-4405 {}} {772 0 0-4406 {}} {774 0 0-4407 {}}} CYCLES {}}
set a(0-4397) {CHI {0-4398 0-4399 0-4400 0-4401 0-4402 0-4403 0-4404 0-4405 0-4406 0-4407} ITERATIONS Infinite LATENCY 2 RESET_LATENCY 0 CSTEPS 0 UNROLL 0 PERIOD {20.00 ns} FULL_PERIOD {20.00 ns} THROUGHPUT_PERIOD 1 %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 0 TOTAL_CYCLES_IN 0 TOTAL_CYCLES_UNDER 3 TOTAL_CYCLES 3 NAME core:rlp TYPE LOOP DELAY {80.00 ns} PAR {} XREFS 85809 LOC {0 0.0 0 0.0 0 0.0 1 0.0} PREDS {} SUCCS {} CYCLES {}}
set a(0-4397-TOTALCYCLES) {3}
set a(0-4397-QMOD) {mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(10,0,10,0,11) {0-4433 0-4438 0-4465 0-4470 0-4497 0-4502} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(11,0,11,0,12) {0-4439 0-4446 0-4454 0-4471 0-4478 0-4486 0-4503 0-4510 0-4518 0-4677 0-4832} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(12,0,12,0,13) {0-4447 0-4458 0-4479 0-4490 0-4511 0-4522 0-4762 0-4769 0-4788 0-4818} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(13,0,13,0,14) {0-4459 0-4491 0-4523} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(4,0,4,0,5) {0-4536 0-4565 0-4638} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(5,0,5,1,6) {0-4538 0-4553 0-4561 0-4687 0-4724 0-4840 0-4844} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(5,0,5,0,6) 0-4551 mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(4,1,2,1,5) {0-4569 0-4656 0-4683 0-4851 0-4889} mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(4,2) {0-4577 0-4580} mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux(10,1,2) {0-4626 0-4628 0-4719 0-4721 0-4754 0-4756} mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(10,2) {0-4632 0-4636 0-5011} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(9,0,3,1,10) 0-4643 mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(11,0,10,1,11) {0-4651 0-4660 0-4665 0-4776 0-4795 0-4806 0-4825} mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux(4,1,2) {0-4657 0-4684 0-4899} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(7,0,7,1,8) 0-4672 mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(1,0,1,1,2) 0-4849 mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(2,0,2,0,3) 0-4861 mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(3,0,3,1,4) 0-4878 mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(4,0,3,1,4) 0-4881 mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(6,0,5,0,6) 0-4886 mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(5,1,3,1,6) 0-4893 mgc_ioport.mgc_out_stdreg(4,4) 0-4900 mgc_Altera-Cyclone-III-6_beh_psr.mgc_nor(10,2) {0-4998 0-5013 0-5015} mgc_Altera-Cyclone-III-6_beh_psr.mgc_nor(10,3) 0-5001 mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(10,4) 0-5008 mgc_ioport.mgc_out_stdreg(2,30) 0-5017}
set a(0-4397-PROC_NAME) {core}
set a(0-4397-HIER_NAME) {/gauss_blur/core}
set a(TOP) {0-4397}

