// Seed: 3310324921
`timescale 1ps / 1ps
module module_0 (
    id_1,
    id_2
);
  inout id_2;
  inout id_1;
  type_3(
      1
  );
  reg id_2;
  type_5(
      1, 1
  );
  always id_2 <= 1;
endmodule
