{
  "design": {
    "design_info": {
      "boundary_crc": "0xBFBBFF684463C06B",
      "device": "xc7z020clg400-1",
      "name": "DESERIALIZER_B",
      "synth_flow_mode": "None",
      "tool_version": "2019.1",
      "validated": "true"
    },
    "design_tree": {
      "DD_SPLITTER_0": "",
      "util_vector_logic_0": "",
      "DD_AXI_SLICE_0": "",
      "DD_AXI_SLICE_1": "",
      "DELAYS": "",
      "ISERDES_B_0": "",
      "ISERDES_B_1": "",
      "ISERDES_B_2": "",
      "ISERDES_B_3": "",
      "ISERDES_B_4": "",
      "DELAY_CTL_0": "",
      "IDELAY_DEBUG": "",
      "IDELAY_WRAPPER_0": "",
      "IDELAY_WRAPPER_1": "",
      "IDELAY_WRAPPER_2": "",
      "IDELAY_WRAPPER_3": "",
      "IDELAY_WRAPPER_4": "",
      "IDELAY_WRAPPER_5": ""
    },
    "interface_ports": {
      "IDELAY_TAPS": {
        "mode": "Slave",
        "vlnv": "xilinx.com:interface:aximm_tlm:1.0",
        "parameters": {
          "ADDR_WIDTH": {
            "value": "9",
            "value_src": "const_prop"
          },
          "ARUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "AWUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "BUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "DATA_WIDTH": {
            "value": "32",
            "value_src": "const_prop"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "HAS_BRESP": {
            "value": "1",
            "value_src": "const_prop"
          },
          "HAS_BURST": {
            "value": "0",
            "value_src": "const_prop"
          },
          "HAS_CACHE": {
            "value": "0",
            "value_src": "const_prop"
          },
          "HAS_LOCK": {
            "value": "0",
            "value_src": "const_prop"
          },
          "HAS_PROT": {
            "value": "0",
            "value_src": "const_prop"
          },
          "HAS_QOS": {
            "value": "0",
            "value_src": "const_prop"
          },
          "HAS_REGION": {
            "value": "0",
            "value_src": "const_prop"
          },
          "HAS_RRESP": {
            "value": "1",
            "value_src": "const_prop"
          },
          "HAS_WSTRB": {
            "value": "1",
            "value_src": "const_prop"
          },
          "ID_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "MAX_BURST_LENGTH": {
            "value": "256",
            "value_src": "default"
          },
          "NUM_READ_OUTSTANDING": {
            "value": "1",
            "value_src": "default"
          },
          "NUM_READ_THREADS": {
            "value": "1",
            "value_src": "default"
          },
          "NUM_WRITE_OUTSTANDING": {
            "value": "1",
            "value_src": "default"
          },
          "NUM_WRITE_THREADS": {
            "value": "1",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          },
          "PROTOCOL": {
            "value": "AXI4LITE",
            "value_src": "const_prop"
          },
          "READ_WRITE_MODE": {
            "value": "READ_WRITE",
            "value_src": "const_prop"
          },
          "RUSER_BITS_PER_BYTE": {
            "value": "0",
            "value_src": "default"
          },
          "RUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "SUPPORTS_NARROW_BURST": {
            "value": "1",
            "value_src": "default"
          },
          "WUSER_BITS_PER_BYTE": {
            "value": "0",
            "value_src": "default"
          },
          "WUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          }
        }
      },
      "IDELAY_DEBUG": {
        "mode": "Slave",
        "vlnv": "xilinx.com:interface:aximm_tlm:1.0",
        "parameters": {
          "ADDR_WIDTH": {
            "value": "9",
            "value_src": "const_prop"
          },
          "ARUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "AWUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "BUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "DATA_WIDTH": {
            "value": "32",
            "value_src": "const_prop"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "HAS_BRESP": {
            "value": "1",
            "value_src": "const_prop"
          },
          "HAS_BURST": {
            "value": "0",
            "value_src": "const_prop"
          },
          "HAS_CACHE": {
            "value": "0",
            "value_src": "const_prop"
          },
          "HAS_LOCK": {
            "value": "0",
            "value_src": "const_prop"
          },
          "HAS_PROT": {
            "value": "0",
            "value_src": "const_prop"
          },
          "HAS_QOS": {
            "value": "0",
            "value_src": "const_prop"
          },
          "HAS_REGION": {
            "value": "0",
            "value_src": "const_prop"
          },
          "HAS_RRESP": {
            "value": "1",
            "value_src": "const_prop"
          },
          "HAS_WSTRB": {
            "value": "1",
            "value_src": "const_prop"
          },
          "ID_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "MAX_BURST_LENGTH": {
            "value": "256",
            "value_src": "default"
          },
          "NUM_READ_OUTSTANDING": {
            "value": "1",
            "value_src": "default"
          },
          "NUM_READ_THREADS": {
            "value": "1",
            "value_src": "default"
          },
          "NUM_WRITE_OUTSTANDING": {
            "value": "1",
            "value_src": "default"
          },
          "NUM_WRITE_THREADS": {
            "value": "1",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          },
          "PROTOCOL": {
            "value": "AXI4LITE",
            "value_src": "const_prop"
          },
          "READ_WRITE_MODE": {
            "value": "READ_WRITE",
            "value_src": "const_prop"
          },
          "RUSER_BITS_PER_BYTE": {
            "value": "0",
            "value_src": "default"
          },
          "RUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "SUPPORTS_NARROW_BURST": {
            "value": "1",
            "value_src": "default"
          },
          "WUSER_BITS_PER_BYTE": {
            "value": "0",
            "value_src": "default"
          },
          "WUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          }
        }
      }
    },
    "ports": {
      "T0": {
        "direction": "I"
      },
      "T1": {
        "direction": "I"
      },
      "T2": {
        "direction": "I"
      },
      "T3": {
        "direction": "I"
      },
      "T4": {
        "direction": "I"
      },
      "E_TRIG": {
        "direction": "I"
      },
      "IDELAY_RCLK": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "ASSOCIATED_RESET": {
            "value": "resetn",
            "value_src": "default"
          },
          "CLK_DOMAIN": {
            "value": "DESERIALIZER_B_IDELAY_RCLK",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "200000000"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          }
        }
      },
      "HS_CLK": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "DESERIALIZER_B_HS_CLK",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "800000000"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          }
        }
      },
      "MCLK": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "DESERIALIZER_B_MCLK",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "400000000"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          }
        }
      },
      "BITSLIP": {
        "direction": "I",
        "left": "4",
        "right": "0"
      },
      "resetn": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default"
          }
        }
      },
      "OT0": {
        "direction": "O",
        "left": "7",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default_prop"
          }
        }
      },
      "OT1": {
        "direction": "O",
        "left": "7",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default_prop"
          }
        }
      },
      "OT2": {
        "direction": "O",
        "left": "7",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default_prop"
          }
        }
      },
      "OT3": {
        "direction": "O",
        "left": "7",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default_prop"
          }
        }
      },
      "OT4": {
        "direction": "O",
        "left": "7",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default_prop"
          }
        }
      },
      "RT0": {
        "direction": "O"
      },
      "RT1": {
        "direction": "O"
      },
      "RT2": {
        "direction": "O"
      },
      "RT3": {
        "direction": "O"
      },
      "RT4": {
        "direction": "O"
      },
      "RXT": {
        "direction": "O"
      },
      "aclk": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "ASSOCIATED_RESET": {
            "value": "aresetn",
            "value_src": "default"
          },
          "CLK_DOMAIN": {
            "value": "DESERIALIZER_B_aclk",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          }
        }
      },
      "aresetn": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default"
          }
        }
      },
      "SET_CLK": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "DESERIALIZER_B_SET_CLK",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "460000000"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          }
        }
      }
    },
    "components": {
      "DD_SPLITTER_0": {
        "vlnv": "xilinx.com:module_ref:DD_SPLITTER:1.0",
        "xci_name": "DESERIALIZER_B_DD_SPLITTER_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "DD_SPLITTER",
          "boundary_crc": "0x0"
        },
        "ports": {
          "IDATA": {
            "direction": "I",
            "left": "4",
            "right": "0"
          },
          "D0": {
            "direction": "O"
          },
          "D1": {
            "direction": "O"
          },
          "D2": {
            "direction": "O"
          },
          "D3": {
            "direction": "O"
          },
          "D4": {
            "direction": "O"
          }
        }
      },
      "util_vector_logic_0": {
        "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
        "xci_name": "DESERIALIZER_B_util_vector_logic_0_0",
        "parameters": {
          "C_OPERATION": {
            "value": "not"
          },
          "C_SIZE": {
            "value": "1"
          }
        }
      },
      "DD_AXI_SLICE_0": {
        "vlnv": "xilinx.com:module_ref:DD_AXI_SLICE:1.0",
        "xci_name": "DESERIALIZER_B_DD_AXI_SLICE_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "DD_AXI_SLICE",
          "boundary_crc": "0x0"
        },
        "ports": {
          "IDATA": {
            "direction": "I",
            "left": "29",
            "right": "0"
          },
          "D0": {
            "direction": "O",
            "left": "4",
            "right": "0"
          },
          "D1": {
            "direction": "O",
            "left": "4",
            "right": "0"
          },
          "D2": {
            "direction": "O",
            "left": "4",
            "right": "0"
          },
          "D3": {
            "direction": "O",
            "left": "4",
            "right": "0"
          },
          "D4": {
            "direction": "O",
            "left": "4",
            "right": "0"
          },
          "D5": {
            "direction": "O",
            "left": "4",
            "right": "0"
          }
        }
      },
      "DD_AXI_SLICE_1": {
        "vlnv": "xilinx.com:module_ref:DD_AXI_SLICE:1.0",
        "xci_name": "DESERIALIZER_B_DD_AXI_SLICE_0_1",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "DD_AXI_SLICE",
          "boundary_crc": "0x0"
        },
        "ports": {
          "IDATA": {
            "direction": "I",
            "left": "29",
            "right": "0"
          },
          "D0": {
            "direction": "O",
            "left": "4",
            "right": "0"
          },
          "D1": {
            "direction": "O",
            "left": "4",
            "right": "0"
          },
          "D2": {
            "direction": "O",
            "left": "4",
            "right": "0"
          },
          "D3": {
            "direction": "O",
            "left": "4",
            "right": "0"
          },
          "D4": {
            "direction": "O",
            "left": "4",
            "right": "0"
          },
          "D5": {
            "direction": "O",
            "left": "4",
            "right": "0"
          }
        }
      },
      "DELAYS": {
        "vlnv": "xilinx.com:ip:axi_gpio:2.0",
        "xci_name": "DESERIALIZER_B_axi_gpio_0_0",
        "parameters": {
          "C_ALL_OUTPUTS": {
            "value": "1"
          },
          "C_ALL_OUTPUTS_2": {
            "value": "1"
          },
          "C_GPIO2_WIDTH": {
            "value": "30"
          },
          "C_GPIO_WIDTH": {
            "value": "30"
          },
          "C_IS_DUAL": {
            "value": "1"
          }
        }
      },
      "ISERDES_B_0": {
        "vlnv": "xilinx.com:module_ref:ISERDES_B:1.0",
        "xci_name": "DESERIALIZER_B_ISERDES_B_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "ISERDES_B",
          "boundary_crc": "0x0"
        },
        "ports": {
          "io_reset": {
            "type": "rst",
            "direction": "I"
          },
          "data_in_from_pins": {
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "data_in_to_device": {
            "direction": "O",
            "left": "7",
            "right": "0",
            "parameters": {
              "LAYERED_METADATA": {
                "value": "undef",
                "value_src": "default_prop"
              }
            }
          },
          "bitslip": {
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "clk_in": {
            "direction": "I",
            "parameters": {
              "CLK_DOMAIN": {
                "value": "DESERIALIZER_B_HS_CLK",
                "value_src": "default_prop"
              },
              "FREQ_HZ": {
                "value": "800000000",
                "value_src": "user_prop"
              },
              "PHASE": {
                "value": "0.000",
                "value_src": "default_prop"
              }
            }
          },
          "clk_div_in": {
            "direction": "I",
            "parameters": {
              "CLK_DOMAIN": {
                "value": "DESERIALIZER_B_MCLK",
                "value_src": "default_prop"
              },
              "FREQ_HZ": {
                "value": "400000000",
                "value_src": "user_prop"
              },
              "PHASE": {
                "value": "0.000",
                "value_src": "default_prop"
              }
            }
          }
        }
      },
      "ISERDES_B_1": {
        "vlnv": "xilinx.com:module_ref:ISERDES_B:1.0",
        "xci_name": "DESERIALIZER_B_ISERDES_B_0_1",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "ISERDES_B",
          "boundary_crc": "0x0"
        },
        "ports": {
          "io_reset": {
            "type": "rst",
            "direction": "I"
          },
          "data_in_from_pins": {
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "data_in_to_device": {
            "direction": "O",
            "left": "7",
            "right": "0",
            "parameters": {
              "LAYERED_METADATA": {
                "value": "undef",
                "value_src": "default_prop"
              }
            }
          },
          "bitslip": {
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "clk_in": {
            "direction": "I",
            "parameters": {
              "CLK_DOMAIN": {
                "value": "DESERIALIZER_B_HS_CLK",
                "value_src": "default_prop"
              },
              "FREQ_HZ": {
                "value": "800000000",
                "value_src": "user_prop"
              },
              "PHASE": {
                "value": "0.000",
                "value_src": "default_prop"
              }
            }
          },
          "clk_div_in": {
            "direction": "I",
            "parameters": {
              "CLK_DOMAIN": {
                "value": "DESERIALIZER_B_MCLK",
                "value_src": "default_prop"
              },
              "FREQ_HZ": {
                "value": "400000000",
                "value_src": "user_prop"
              },
              "PHASE": {
                "value": "0.000",
                "value_src": "default_prop"
              }
            }
          }
        }
      },
      "ISERDES_B_2": {
        "vlnv": "xilinx.com:module_ref:ISERDES_B:1.0",
        "xci_name": "DESERIALIZER_B_ISERDES_B_0_2",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "ISERDES_B",
          "boundary_crc": "0x0"
        },
        "ports": {
          "io_reset": {
            "type": "rst",
            "direction": "I"
          },
          "data_in_from_pins": {
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "data_in_to_device": {
            "direction": "O",
            "left": "7",
            "right": "0",
            "parameters": {
              "LAYERED_METADATA": {
                "value": "undef",
                "value_src": "default_prop"
              }
            }
          },
          "bitslip": {
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "clk_in": {
            "direction": "I",
            "parameters": {
              "CLK_DOMAIN": {
                "value": "DESERIALIZER_B_HS_CLK",
                "value_src": "default_prop"
              },
              "FREQ_HZ": {
                "value": "800000000",
                "value_src": "user_prop"
              },
              "PHASE": {
                "value": "0.000",
                "value_src": "default_prop"
              }
            }
          },
          "clk_div_in": {
            "direction": "I",
            "parameters": {
              "CLK_DOMAIN": {
                "value": "DESERIALIZER_B_MCLK",
                "value_src": "default_prop"
              },
              "FREQ_HZ": {
                "value": "400000000",
                "value_src": "user_prop"
              },
              "PHASE": {
                "value": "0.000",
                "value_src": "default_prop"
              }
            }
          }
        }
      },
      "ISERDES_B_3": {
        "vlnv": "xilinx.com:module_ref:ISERDES_B:1.0",
        "xci_name": "DESERIALIZER_B_ISERDES_B_1_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "ISERDES_B",
          "boundary_crc": "0x0"
        },
        "ports": {
          "io_reset": {
            "type": "rst",
            "direction": "I"
          },
          "data_in_from_pins": {
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "data_in_to_device": {
            "direction": "O",
            "left": "7",
            "right": "0",
            "parameters": {
              "LAYERED_METADATA": {
                "value": "undef",
                "value_src": "default_prop"
              }
            }
          },
          "bitslip": {
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "clk_in": {
            "direction": "I",
            "parameters": {
              "CLK_DOMAIN": {
                "value": "DESERIALIZER_B_HS_CLK",
                "value_src": "default_prop"
              },
              "FREQ_HZ": {
                "value": "800000000",
                "value_src": "user_prop"
              },
              "PHASE": {
                "value": "0.000",
                "value_src": "default_prop"
              }
            }
          },
          "clk_div_in": {
            "direction": "I",
            "parameters": {
              "CLK_DOMAIN": {
                "value": "DESERIALIZER_B_MCLK",
                "value_src": "default_prop"
              },
              "FREQ_HZ": {
                "value": "400000000",
                "value_src": "user_prop"
              },
              "PHASE": {
                "value": "0.000",
                "value_src": "default_prop"
              }
            }
          }
        }
      },
      "ISERDES_B_4": {
        "vlnv": "xilinx.com:module_ref:ISERDES_B:1.0",
        "xci_name": "DESERIALIZER_B_ISERDES_B_3_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "ISERDES_B",
          "boundary_crc": "0x0"
        },
        "ports": {
          "io_reset": {
            "type": "rst",
            "direction": "I"
          },
          "data_in_from_pins": {
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "data_in_to_device": {
            "direction": "O",
            "left": "7",
            "right": "0",
            "parameters": {
              "LAYERED_METADATA": {
                "value": "undef",
                "value_src": "default_prop"
              }
            }
          },
          "bitslip": {
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "clk_in": {
            "direction": "I",
            "parameters": {
              "CLK_DOMAIN": {
                "value": "DESERIALIZER_B_HS_CLK",
                "value_src": "default_prop"
              },
              "FREQ_HZ": {
                "value": "800000000",
                "value_src": "user_prop"
              },
              "PHASE": {
                "value": "0.000",
                "value_src": "default_prop"
              }
            }
          },
          "clk_div_in": {
            "direction": "I",
            "parameters": {
              "CLK_DOMAIN": {
                "value": "DESERIALIZER_B_MCLK",
                "value_src": "default_prop"
              },
              "FREQ_HZ": {
                "value": "400000000",
                "value_src": "user_prop"
              },
              "PHASE": {
                "value": "0.000",
                "value_src": "default_prop"
              }
            }
          }
        }
      },
      "DELAY_CTL_0": {
        "vlnv": "xilinx.com:module_ref:DELAY_CTL:1.0",
        "xci_name": "DESERIALIZER_B_DELAY_CTL_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "DELAY_CTL",
          "boundary_crc": "0x0"
        },
        "ports": {
          "rstn": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "constant"
              }
            }
          },
          "ref_clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "rstn",
                "value_src": "constant"
              },
              "CLK_DOMAIN": {
                "value": "DESERIALIZER_B_IDELAY_RCLK",
                "value_src": "default_prop"
              },
              "FREQ_HZ": {
                "value": "200000000",
                "value_src": "user_prop"
              }
            }
          },
          "rdy": {
            "direction": "O"
          }
        }
      },
      "IDELAY_DEBUG": {
        "vlnv": "xilinx.com:ip:axi_gpio:2.0",
        "xci_name": "DESERIALIZER_B_axi_gpio_0_1",
        "parameters": {
          "C_ALL_INPUTS": {
            "value": "0"
          },
          "C_ALL_INPUTS_2": {
            "value": "0"
          },
          "C_ALL_OUTPUTS": {
            "value": "1"
          },
          "C_ALL_OUTPUTS_2": {
            "value": "1"
          },
          "C_GPIO2_WIDTH": {
            "value": "1"
          },
          "C_GPIO_WIDTH": {
            "value": "1"
          },
          "C_IS_DUAL": {
            "value": "1"
          }
        }
      },
      "IDELAY_WRAPPER_0": {
        "vlnv": "xilinx.com:module_ref:IDELAY_WRAPPER:1.0",
        "xci_name": "DESERIALIZER_B_IDELAY_WRAPPER_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "IDELAY_WRAPPER",
          "boundary_crc": "0x0"
        },
        "ports": {
          "REF_CLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "CLK_DOMAIN": {
                "value": "DESERIALIZER_B_SET_CLK",
                "value_src": "default_prop"
              },
              "FREQ_HZ": {
                "value": "460000000",
                "value_src": "user_prop"
              }
            }
          },
          "TAP0": {
            "direction": "I",
            "left": "4",
            "right": "0"
          },
          "TAP1": {
            "direction": "I",
            "left": "4",
            "right": "0"
          },
          "IDATA": {
            "direction": "I"
          },
          "ODATA": {
            "direction": "O"
          },
          "LD": {
            "direction": "I"
          }
        }
      },
      "IDELAY_WRAPPER_1": {
        "vlnv": "xilinx.com:module_ref:IDELAY_WRAPPER:1.0",
        "xci_name": "DESERIALIZER_B_IDELAY_WRAPPER_0_1",
        "parameters": {
          "fixed_delay": {
            "value": "31"
          }
        },
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "IDELAY_WRAPPER",
          "boundary_crc": "0x0"
        },
        "ports": {
          "REF_CLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "CLK_DOMAIN": {
                "value": "DESERIALIZER_B_SET_CLK",
                "value_src": "default_prop"
              },
              "FREQ_HZ": {
                "value": "460000000",
                "value_src": "user_prop"
              }
            }
          },
          "TAP0": {
            "direction": "I",
            "left": "4",
            "right": "0"
          },
          "TAP1": {
            "direction": "I",
            "left": "4",
            "right": "0"
          },
          "IDATA": {
            "direction": "I"
          },
          "ODATA": {
            "direction": "O"
          },
          "LD": {
            "direction": "I"
          }
        }
      },
      "IDELAY_WRAPPER_2": {
        "vlnv": "xilinx.com:module_ref:IDELAY_WRAPPER:1.0",
        "xci_name": "DESERIALIZER_B_IDELAY_WRAPPER_1_0",
        "parameters": {
          "fixed_delay": {
            "value": "31"
          }
        },
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "IDELAY_WRAPPER",
          "boundary_crc": "0x0"
        },
        "ports": {
          "REF_CLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "CLK_DOMAIN": {
                "value": "DESERIALIZER_B_SET_CLK",
                "value_src": "default_prop"
              },
              "FREQ_HZ": {
                "value": "460000000",
                "value_src": "user_prop"
              }
            }
          },
          "TAP0": {
            "direction": "I",
            "left": "4",
            "right": "0"
          },
          "TAP1": {
            "direction": "I",
            "left": "4",
            "right": "0"
          },
          "IDATA": {
            "direction": "I"
          },
          "ODATA": {
            "direction": "O"
          },
          "LD": {
            "direction": "I"
          }
        }
      },
      "IDELAY_WRAPPER_3": {
        "vlnv": "xilinx.com:module_ref:IDELAY_WRAPPER:1.0",
        "xci_name": "DESERIALIZER_B_IDELAY_WRAPPER_2_0",
        "parameters": {
          "fixed_delay": {
            "value": "31"
          }
        },
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "IDELAY_WRAPPER",
          "boundary_crc": "0x0"
        },
        "ports": {
          "REF_CLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "CLK_DOMAIN": {
                "value": "DESERIALIZER_B_SET_CLK",
                "value_src": "default_prop"
              },
              "FREQ_HZ": {
                "value": "460000000",
                "value_src": "user_prop"
              }
            }
          },
          "TAP0": {
            "direction": "I",
            "left": "4",
            "right": "0"
          },
          "TAP1": {
            "direction": "I",
            "left": "4",
            "right": "0"
          },
          "IDATA": {
            "direction": "I"
          },
          "ODATA": {
            "direction": "O"
          },
          "LD": {
            "direction": "I"
          }
        }
      },
      "IDELAY_WRAPPER_4": {
        "vlnv": "xilinx.com:module_ref:IDELAY_WRAPPER:1.0",
        "xci_name": "DESERIALIZER_B_IDELAY_WRAPPER_3_0",
        "parameters": {
          "fixed_delay": {
            "value": "31"
          }
        },
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "IDELAY_WRAPPER",
          "boundary_crc": "0x0"
        },
        "ports": {
          "REF_CLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "CLK_DOMAIN": {
                "value": "DESERIALIZER_B_SET_CLK",
                "value_src": "default_prop"
              },
              "FREQ_HZ": {
                "value": "460000000",
                "value_src": "user_prop"
              }
            }
          },
          "TAP0": {
            "direction": "I",
            "left": "4",
            "right": "0"
          },
          "TAP1": {
            "direction": "I",
            "left": "4",
            "right": "0"
          },
          "IDATA": {
            "direction": "I"
          },
          "ODATA": {
            "direction": "O"
          },
          "LD": {
            "direction": "I"
          }
        }
      },
      "IDELAY_WRAPPER_5": {
        "vlnv": "xilinx.com:module_ref:IDELAY_WRAPPER:1.0",
        "xci_name": "DESERIALIZER_B_IDELAY_WRAPPER_4_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "IDELAY_WRAPPER",
          "boundary_crc": "0x0"
        },
        "ports": {
          "REF_CLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "CLK_DOMAIN": {
                "value": "DESERIALIZER_B_SET_CLK",
                "value_src": "default_prop"
              },
              "FREQ_HZ": {
                "value": "460000000",
                "value_src": "user_prop"
              }
            }
          },
          "TAP0": {
            "direction": "I",
            "left": "4",
            "right": "0"
          },
          "TAP1": {
            "direction": "I",
            "left": "4",
            "right": "0"
          },
          "IDATA": {
            "direction": "I"
          },
          "ODATA": {
            "direction": "O"
          },
          "LD": {
            "direction": "I"
          }
        }
      }
    },
    "interface_nets": {
      "IDELAY_TAPS_1": {
        "interface_ports": [
          "IDELAY_TAPS",
          "DELAYS/S_AXI"
        ]
      },
      "IDELAY_DEBUG_1": {
        "interface_ports": [
          "IDELAY_DEBUG",
          "IDELAY_DEBUG/S_AXI"
        ]
      }
    },
    "nets": {
      "IDELAY_WRAPPER_0_ODATA": {
        "ports": [
          "IDELAY_WRAPPER_0/ODATA",
          "RT0",
          "ISERDES_B_0/data_in_from_pins"
        ]
      },
      "IDELAY_WRAPPER_1_ODATA": {
        "ports": [
          "IDELAY_WRAPPER_1/ODATA",
          "RT1",
          "ISERDES_B_1/data_in_from_pins"
        ]
      },
      "IDELAY_WRAPPER_2_ODATA": {
        "ports": [
          "IDELAY_WRAPPER_2/ODATA",
          "RT2",
          "ISERDES_B_2/data_in_from_pins"
        ]
      },
      "IDELAY_WRAPPER_3_ODATA": {
        "ports": [
          "IDELAY_WRAPPER_3/ODATA",
          "RT3",
          "ISERDES_B_3/data_in_from_pins"
        ]
      },
      "IDELAY_WRAPPER_4_ODATA": {
        "ports": [
          "IDELAY_WRAPPER_4/ODATA",
          "RT4",
          "ISERDES_B_4/data_in_from_pins"
        ]
      },
      "T0_1": {
        "ports": [
          "T0",
          "IDELAY_WRAPPER_0/IDATA"
        ]
      },
      "T1_1": {
        "ports": [
          "T1",
          "IDELAY_WRAPPER_1/IDATA"
        ]
      },
      "T2_1": {
        "ports": [
          "T2",
          "IDELAY_WRAPPER_2/IDATA"
        ]
      },
      "T3_1": {
        "ports": [
          "T3",
          "IDELAY_WRAPPER_3/IDATA"
        ]
      },
      "T4_1": {
        "ports": [
          "T4",
          "IDELAY_WRAPPER_4/IDATA"
        ]
      },
      "E_TRIG_1": {
        "ports": [
          "E_TRIG",
          "IDELAY_WRAPPER_5/IDATA"
        ]
      },
      "IDELAY_RCLK_1": {
        "ports": [
          "IDELAY_RCLK",
          "DELAY_CTL_0/ref_clk"
        ]
      },
      "BITSLIP_1": {
        "ports": [
          "BITSLIP",
          "DD_SPLITTER_0/IDATA"
        ]
      },
      "resetn_1": {
        "ports": [
          "IDELAY_DEBUG/gpio_io_o",
          "util_vector_logic_0/Op1",
          "DELAY_CTL_0/rstn"
        ]
      },
      "util_vector_logic_0_Res": {
        "ports": [
          "util_vector_logic_0/Res",
          "ISERDES_B_0/io_reset",
          "ISERDES_B_1/io_reset",
          "ISERDES_B_2/io_reset",
          "ISERDES_B_3/io_reset",
          "ISERDES_B_4/io_reset"
        ]
      },
      "DD_AXI_SLICE_0_D0": {
        "ports": [
          "DD_AXI_SLICE_0/D0",
          "IDELAY_WRAPPER_0/TAP0"
        ]
      },
      "DD_AXI_SLICE_0_D1": {
        "ports": [
          "DD_AXI_SLICE_0/D1",
          "IDELAY_WRAPPER_0/TAP1"
        ]
      },
      "DD_AXI_SLICE_0_D2": {
        "ports": [
          "DD_AXI_SLICE_0/D2",
          "IDELAY_WRAPPER_1/TAP0"
        ]
      },
      "DD_AXI_SLICE_0_D3": {
        "ports": [
          "DD_AXI_SLICE_0/D3",
          "IDELAY_WRAPPER_1/TAP1"
        ]
      },
      "DD_AXI_SLICE_0_D4": {
        "ports": [
          "DD_AXI_SLICE_0/D4",
          "IDELAY_WRAPPER_2/TAP0"
        ]
      },
      "DD_AXI_SLICE_0_D5": {
        "ports": [
          "DD_AXI_SLICE_0/D5",
          "IDELAY_WRAPPER_2/TAP1"
        ]
      },
      "DD_AXI_SLICE_1_D0": {
        "ports": [
          "DD_AXI_SLICE_1/D0",
          "IDELAY_WRAPPER_3/TAP0"
        ]
      },
      "DD_AXI_SLICE_1_D1": {
        "ports": [
          "DD_AXI_SLICE_1/D1",
          "IDELAY_WRAPPER_3/TAP1"
        ]
      },
      "DD_AXI_SLICE_1_D2": {
        "ports": [
          "DD_AXI_SLICE_1/D2",
          "IDELAY_WRAPPER_4/TAP0"
        ]
      },
      "DD_AXI_SLICE_1_D3": {
        "ports": [
          "DD_AXI_SLICE_1/D3",
          "IDELAY_WRAPPER_4/TAP1"
        ]
      },
      "DD_AXI_SLICE_1_D4": {
        "ports": [
          "DD_AXI_SLICE_1/D4",
          "IDELAY_WRAPPER_5/TAP0"
        ]
      },
      "DD_AXI_SLICE_1_D5": {
        "ports": [
          "DD_AXI_SLICE_1/D5",
          "IDELAY_WRAPPER_5/TAP1"
        ]
      },
      "DELAYS_gpio_io_o": {
        "ports": [
          "DELAYS/gpio_io_o",
          "DD_AXI_SLICE_0/IDATA"
        ]
      },
      "DELAYS_gpio2_io_o": {
        "ports": [
          "DELAYS/gpio2_io_o",
          "DD_AXI_SLICE_1/IDATA"
        ]
      },
      "IDELAY_WRAPPER_5_ODATA": {
        "ports": [
          "IDELAY_WRAPPER_5/ODATA",
          "RXT"
        ]
      },
      "aclk_1": {
        "ports": [
          "aclk",
          "DELAYS/s_axi_aclk",
          "IDELAY_DEBUG/s_axi_aclk"
        ]
      },
      "aresetn_1": {
        "ports": [
          "aresetn",
          "DELAYS/s_axi_aresetn",
          "IDELAY_DEBUG/s_axi_aresetn"
        ]
      },
      "DD_SPLITTER_0_D0": {
        "ports": [
          "DD_SPLITTER_0/D0",
          "ISERDES_B_0/bitslip"
        ]
      },
      "DD_SPLITTER_0_D1": {
        "ports": [
          "DD_SPLITTER_0/D1",
          "ISERDES_B_1/bitslip"
        ]
      },
      "DD_SPLITTER_0_D2": {
        "ports": [
          "DD_SPLITTER_0/D2",
          "ISERDES_B_2/bitslip"
        ]
      },
      "DD_SPLITTER_0_D3": {
        "ports": [
          "DD_SPLITTER_0/D3",
          "ISERDES_B_3/bitslip"
        ]
      },
      "DD_SPLITTER_0_D4": {
        "ports": [
          "DD_SPLITTER_0/D4",
          "ISERDES_B_4/bitslip"
        ]
      },
      "HS_CLK_1": {
        "ports": [
          "HS_CLK",
          "ISERDES_B_0/clk_in",
          "ISERDES_B_1/clk_in",
          "ISERDES_B_2/clk_in",
          "ISERDES_B_3/clk_in",
          "ISERDES_B_4/clk_in"
        ]
      },
      "Net": {
        "ports": [
          "MCLK",
          "ISERDES_B_0/clk_div_in",
          "ISERDES_B_1/clk_div_in",
          "ISERDES_B_2/clk_div_in",
          "ISERDES_B_3/clk_div_in",
          "ISERDES_B_4/clk_div_in"
        ]
      },
      "ISERDES_B_0_data_in_to_device": {
        "ports": [
          "ISERDES_B_0/data_in_to_device",
          "OT0"
        ]
      },
      "ISERDES_B_1_data_in_to_device": {
        "ports": [
          "ISERDES_B_1/data_in_to_device",
          "OT1"
        ]
      },
      "ISERDES_B_2_data_in_to_device": {
        "ports": [
          "ISERDES_B_2/data_in_to_device",
          "OT2"
        ]
      },
      "ISERDES_B_3_data_in_to_device": {
        "ports": [
          "ISERDES_B_3/data_in_to_device",
          "OT3"
        ]
      },
      "ISERDES_B_4_data_in_to_device": {
        "ports": [
          "ISERDES_B_4/data_in_to_device",
          "OT4"
        ]
      },
      "Net1": {
        "ports": [
          "IDELAY_DEBUG/gpio2_io_o",
          "IDELAY_WRAPPER_0/LD",
          "IDELAY_WRAPPER_1/LD",
          "IDELAY_WRAPPER_2/LD",
          "IDELAY_WRAPPER_3/LD",
          "IDELAY_WRAPPER_4/LD",
          "IDELAY_WRAPPER_5/LD"
        ]
      },
      "Net2": {
        "ports": [
          "SET_CLK",
          "IDELAY_WRAPPER_0/REF_CLK",
          "IDELAY_WRAPPER_1/REF_CLK",
          "IDELAY_WRAPPER_2/REF_CLK",
          "IDELAY_WRAPPER_3/REF_CLK",
          "IDELAY_WRAPPER_4/REF_CLK",
          "IDELAY_WRAPPER_5/REF_CLK"
        ]
      }
    },
    "addressing": {
      "/": {
        "address_spaces": {
          "IDELAY_TAPS": {
            "range": "64K",
            "width": "32"
          },
          "IDELAY_DEBUG": {
            "range": "64K",
            "width": "32"
          }
        }
      }
    }
  }
}