#! /c/iverilog/bin/vvp
:ivl_version "0.9.5 " "(v0_9_5)";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0078CBD0 .scope module, "teste_exercicio_03" "teste_exercicio_03" 2 47;
 .timescale 0 0;
v007D4D18_0 .var "IN", 7 0;
RS_0079CFD4 .resolv tri, L_007D5A28, L_007D6E08, C4<zzzzzzzz>, C4<zzzzzzzz>;
v007D4D70_0 .net8 "OUT", 7 0, RS_0079CFD4; 2 drivers
v007D4DC8_0 .var "adress", 0 0;
v007D4E20_0 .var "clear", 0 0;
v007D4E78_0 .net "clk", 0 0, v007D4CC0_0; 1 drivers
v007D4ED0_0 .var "readWrite", 0 0;
S_0078BF98 .scope module, "clk1" "clock" 2 54, 3 6, S_0078CBD0;
 .timescale 0 0;
v007D4CC0_0 .var "clk", 0 0;
S_0078BCF0 .scope module, "ram1" "ram1x8" 2 55, 2 40, S_0078CBD0;
 .timescale 0 0;
v007D4A80_0 .net "address", 0 0, v007D4DC8_0; 1 drivers
v007D4AD8_0 .net "clear", 0 0, v007D4E20_0; 1 drivers
v007D4B30_0 .alias "clk", 0 0, v007D4E78_0;
v007D4BB8_0 .net "readWrite", 0 0, v007D4ED0_0; 1 drivers
v007D4C10_0 .alias "s", 7 0, v007D4D70_0;
v007D4C68_0 .net "x", 7 0, v007D4D18_0; 1 drivers
RS_0079CFA4 .resolv tri, L_007D5768, L_007D5818, L_007D58C8, L_007D5978;
L_007D5A28 .part/pv RS_0079CFA4, 0, 4, 8;
L_007D5A80 .part v007D4D18_0, 0, 4;
RS_0079CBB4 .resolv tri, L_007D6B48, L_007D6BF8, L_007D6CA8, L_007D6D58;
L_007D6E08 .part/pv RS_0079CBB4, 4, 4, 8;
L_007D6E60 .part v007D4D18_0, 4, 4;
S_0078C240 .scope module, "ram1" "ram1x4" 2 42, 2 8, S_0078BCF0;
 .timescale 0 0;
L_007963C8 .functor NOT 1, L_007D4F28, C4<0>, C4<0>, C4<0>;
L_00796438 .functor NOT 1, L_007D4F80, C4<0>, C4<0>, C4<0>;
L_00796518 .functor NOT 1, L_007D4FD8, C4<0>, C4<0>, C4<0>;
L_007965C0 .functor NOT 1, L_007D5030, C4<0>, C4<0>, C4<0>;
L_007964E0 .functor AND 1, v007D4CC0_0, v007D4ED0_0, v007D4DC8_0, C4<1>;
L_007966D8 .functor AND 1, L_007D57C0, v007D4DC8_0, C4<1>, C4<1>;
L_007D5C60 .functor AND 1, L_007D5870, v007D4DC8_0, C4<1>, C4<1>;
L_007D5D08 .functor AND 1, L_007D5920, v007D4DC8_0, C4<1>, C4<1>;
L_007D5C28 .functor AND 1, L_007D59D0, v007D4DC8_0, C4<1>, C4<1>;
v007D4030_0 .net *"_s1", 0 0, L_007D4F28; 1 drivers
v007D4088_0 .net *"_s3", 0 0, L_007D4F80; 1 drivers
v007D40E0_0 .net *"_s43", 0 0, L_007D5500; 1 drivers
v007D4138_0 .net *"_s47", 0 0, L_007D55B0; 1 drivers
v007D4190_0 .net *"_s5", 0 0, L_007D4FD8; 1 drivers
v007D41E8_0 .net *"_s51", 0 0, L_007D5660; 1 drivers
v007D4240_0 .net *"_s55", 0 0, L_007D5710; 1 drivers
v007D4298_0 .net *"_s56", 0 0, L_007966D8; 1 drivers
v007D42F0_0 .net *"_s59", 0 0, L_007D57C0; 1 drivers
v007D4348_0 .net *"_s60", 0 0, L_007D5C60; 1 drivers
v007D43A0_0 .net *"_s63", 0 0, L_007D5870; 1 drivers
v007D43F8_0 .net *"_s64", 0 0, L_007D5D08; 1 drivers
v007D4450_0 .net *"_s67", 0 0, L_007D5920; 1 drivers
v007D44A8_0 .net *"_s68", 0 0, L_007D5C28; 1 drivers
v007D4500_0 .net *"_s7", 0 0, L_007D5030; 1 drivers
v007D4558_0 .net *"_s71", 0 0, L_007D59D0; 1 drivers
v007D45B0_0 .alias "address", 0 0, v007D4A80_0;
RS_0079CF5C .resolv tri, L_007D54A8, L_007D5558, L_007D5608, L_007D56B8;
v007D4608_0 .net8 "aux", 3 0, RS_0079CF5C; 4 drivers
v007D4660_0 .alias "clear", 0 0, v007D4AD8_0;
v007D46B8_0 .alias "clk", 0 0, v007D4E78_0;
v007D4710_0 .net "not0", 0 0, L_007963C8; 1 drivers
v007D4768_0 .net "not1", 0 0, L_00796438; 1 drivers
v007D47C0_0 .net "not2", 0 0, L_00796518; 1 drivers
v007D4818_0 .net "not3", 0 0, L_007965C0; 1 drivers
RS_0079CF74 .resolv tri, L_007D5088, L_007D5190, L_007D5298, L_007D53A0;
v007D4870_0 .net8 "q", 3 0, RS_0079CF74; 4 drivers
RS_0079CF8C .resolv tri, L_007D50E0, L_007D51E8, L_007D52F0, L_007D53F8;
v007D48C8_0 .net8 "qnot", 3 0, RS_0079CF8C; 4 drivers
v007D4920_0 .alias "readWrite", 0 0, v007D4BB8_0;
v007D4978_0 .net8 "s", 3 0, RS_0079CFA4; 4 drivers
v007D49D0_0 .net "w", 0 0, L_007964E0; 1 drivers
v007D4A28_0 .net "x", 3 0, L_007D5A80; 1 drivers
L_007D4F28 .part L_007D5A80, 0, 1;
L_007D4F80 .part L_007D5A80, 1, 1;
L_007D4FD8 .part L_007D5A80, 2, 1;
L_007D5030 .part L_007D5A80, 3, 1;
L_007D5088 .part/pv v007D3F80_0, 0, 1, 4;
L_007D50E0 .part/pv v007D3FD8_0, 0, 1, 4;
L_007D5138 .part L_007D5A80, 3, 1;
L_007D5190 .part/pv v007D3D18_0, 1, 1, 4;
L_007D51E8 .part/pv v007D3D70_0, 1, 1, 4;
L_007D5240 .part L_007D5A80, 2, 1;
L_007D5298 .part/pv v007D3A80_0, 2, 1, 4;
L_007D52F0 .part/pv v007D3AD8_0, 2, 1, 4;
L_007D5348 .part L_007D5A80, 1, 1;
L_007D53A0 .part/pv v007D3818_0, 3, 1, 4;
L_007D53F8 .part/pv v007D3870_0, 3, 1, 4;
L_007D5450 .part L_007D5A80, 0, 1;
L_007D54A8 .part/pv L_007D5500, 0, 1, 4;
L_007D5500 .part RS_0079CF74, 3, 1;
L_007D5558 .part/pv L_007D55B0, 1, 1, 4;
L_007D55B0 .part RS_0079CF74, 2, 1;
L_007D5608 .part/pv L_007D5660, 2, 1, 4;
L_007D5660 .part RS_0079CF74, 1, 1;
L_007D56B8 .part/pv L_007D5710, 3, 1, 4;
L_007D5710 .part RS_0079CF74, 0, 1;
L_007D5768 .part/pv L_007966D8, 0, 1, 4;
L_007D57C0 .part RS_0079CF5C, 0, 1;
L_007D5818 .part/pv L_007D5C60, 1, 1, 4;
L_007D5870 .part RS_0079CF5C, 1, 1;
L_007D58C8 .part/pv L_007D5D08, 2, 1, 4;
L_007D5920 .part RS_0079CF5C, 2, 1;
L_007D5978 .part/pv L_007D5C28, 3, 1, 4;
L_007D59D0 .part RS_0079CF5C, 3, 1;
S_0078C020 .scope module, "flip1" "ffJK" 2 21, 3 28, S_0078C240;
 .timescale 0 0;
v007D3DC8_0 .alias "clear", 0 0, v007D4AD8_0;
v007D3E20_0 .alias "clk", 0 0, v007D49D0_0;
v007D3E78_0 .net "j", 0 0, L_007D5138; 1 drivers
v007D3ED0_0 .alias "k", 0 0, v007D4818_0;
v007D3F28_0 .net "preset", 0 0, C4<0>; 1 drivers
v007D3F80_0 .var "q", 0 0;
v007D3FD8_0 .var "qnot", 0 0;
E_0078FF70 .event posedge, v007D3F28_0, v00788B50_0, v007D36B8_0;
S_0078C0A8 .scope module, "flip2" "ffJK" 2 22, 3 28, S_0078C240;
 .timescale 0 0;
v007D3B30_0 .alias "clear", 0 0, v007D4AD8_0;
v007D3BB8_0 .alias "clk", 0 0, v007D49D0_0;
v007D3C10_0 .net "j", 0 0, L_007D5240; 1 drivers
v007D3C68_0 .alias "k", 0 0, v007D47C0_0;
v007D3CC0_0 .net "preset", 0 0, C4<0>; 1 drivers
v007D3D18_0 .var "q", 0 0;
v007D3D70_0 .var "qnot", 0 0;
E_0078FF90 .event posedge, v007D3CC0_0, v00788B50_0, v007D36B8_0;
S_0078C130 .scope module, "flip3" "ffJK" 2 23, 3 28, S_0078C240;
 .timescale 0 0;
v007D38C8_0 .alias "clear", 0 0, v007D4AD8_0;
v007D3920_0 .alias "clk", 0 0, v007D49D0_0;
v007D3978_0 .net "j", 0 0, L_007D5348; 1 drivers
v007D39D0_0 .alias "k", 0 0, v007D4768_0;
v007D3A28_0 .net "preset", 0 0, C4<0>; 1 drivers
v007D3A80_0 .var "q", 0 0;
v007D3AD8_0 .var "qnot", 0 0;
E_0078FFD0 .event posedge, v007D3A28_0, v00788B50_0, v007D36B8_0;
S_0078C1B8 .scope module, "flip4" "ffJK" 2 24, 3 28, S_0078C240;
 .timescale 0 0;
v007D3660_0 .alias "clear", 0 0, v007D4AD8_0;
v007D36B8_0 .alias "clk", 0 0, v007D49D0_0;
v007D3710_0 .net "j", 0 0, L_007D5450; 1 drivers
v007D3768_0 .alias "k", 0 0, v007D4710_0;
v007D37C0_0 .net "preset", 0 0, C4<0>; 1 drivers
v007D3818_0 .var "q", 0 0;
v007D3870_0 .var "qnot", 0 0;
E_00799790 .event posedge, v007D37C0_0, v00788B50_0, v007D36B8_0;
S_0078C4E8 .scope module, "ram2" "ram1x4" 2 43, 2 8, S_0078BCF0;
 .timescale 0 0;
L_007D5E90 .functor NOT 1, L_007D5AD8, C4<0>, C4<0>, C4<0>;
L_007D5F38 .functor NOT 1, L_007D5B30, C4<0>, C4<0>, C4<0>;
L_007D6018 .functor NOT 1, L_007D63B8, C4<0>, C4<0>, C4<0>;
L_007D60C0 .functor NOT 1, L_007D6410, C4<0>, C4<0>, C4<0>;
L_007D5FE0 .functor AND 1, v007D4CC0_0, v007D4ED0_0, v007D4DC8_0, C4<1>;
L_007D6248 .functor AND 1, L_007D6BA0, v007D4DC8_0, C4<1>, C4<1>;
L_007D6328 .functor AND 1, L_007D6C50, v007D4DC8_0, C4<1>, C4<1>;
L_007D73F0 .functor AND 1, L_007D6D00, v007D4DC8_0, C4<1>, C4<1>;
L_007D62F0 .functor AND 1, L_007D6DB0, v007D4DC8_0, C4<1>, C4<1>;
v007D2C10_0 .net *"_s1", 0 0, L_007D5AD8; 1 drivers
v007D2C68_0 .net *"_s3", 0 0, L_007D5B30; 1 drivers
v007D2CC0_0 .net *"_s43", 0 0, L_007D68E0; 1 drivers
v007D2D18_0 .net *"_s47", 0 0, L_007D6990; 1 drivers
v007D2D70_0 .net *"_s5", 0 0, L_007D63B8; 1 drivers
v007D2DC8_0 .net *"_s51", 0 0, L_007D6A40; 1 drivers
v007D2E20_0 .net *"_s55", 0 0, L_007D6AF0; 1 drivers
v007D2E78_0 .net *"_s56", 0 0, L_007D6248; 1 drivers
v007D2ED0_0 .net *"_s59", 0 0, L_007D6BA0; 1 drivers
v007D2F28_0 .net *"_s60", 0 0, L_007D6328; 1 drivers
v007D2F80_0 .net *"_s63", 0 0, L_007D6C50; 1 drivers
v007D2FD8_0 .net *"_s64", 0 0, L_007D73F0; 1 drivers
v007D3030_0 .net *"_s67", 0 0, L_007D6D00; 1 drivers
v007D3088_0 .net *"_s68", 0 0, L_007D62F0; 1 drivers
v007D30E0_0 .net *"_s7", 0 0, L_007D6410; 1 drivers
v007D3138_0 .net *"_s71", 0 0, L_007D6DB0; 1 drivers
v007D3190_0 .alias "address", 0 0, v007D4A80_0;
RS_0079CB3C .resolv tri, L_007D6888, L_007D6938, L_007D69E8, L_007D6A98;
v007D31E8_0 .net8 "aux", 3 0, RS_0079CB3C; 4 drivers
v007D3240_0 .alias "clear", 0 0, v007D4AD8_0;
v007D3298_0 .alias "clk", 0 0, v007D4E78_0;
v007D32F0_0 .net "not0", 0 0, L_007D5E90; 1 drivers
v007D3348_0 .net "not1", 0 0, L_007D5F38; 1 drivers
v007D33A0_0 .net "not2", 0 0, L_007D6018; 1 drivers
v007D33F8_0 .net "not3", 0 0, L_007D60C0; 1 drivers
RS_0079CB6C .resolv tri, L_007D6468, L_007D6570, L_007D6678, L_007D6780;
v007D3450_0 .net8 "q", 3 0, RS_0079CB6C; 4 drivers
RS_0079CB84 .resolv tri, L_007D64C0, L_007D65C8, L_007D66D0, L_007D67D8;
v007D34A8_0 .net8 "qnot", 3 0, RS_0079CB84; 4 drivers
v007D3500_0 .alias "readWrite", 0 0, v007D4BB8_0;
v007D3558_0 .net8 "s", 3 0, RS_0079CBB4; 4 drivers
v007D35B0_0 .net "w", 0 0, L_007D5FE0; 1 drivers
v007D3608_0 .net "x", 3 0, L_007D6E60; 1 drivers
L_007D5AD8 .part L_007D6E60, 0, 1;
L_007D5B30 .part L_007D6E60, 1, 1;
L_007D63B8 .part L_007D6E60, 2, 1;
L_007D6410 .part L_007D6E60, 3, 1;
L_007D6468 .part/pv v00789440_0, 0, 1, 4;
L_007D64C0 .part/pv v007D2BB8_0, 0, 1, 4;
L_007D6518 .part L_007D6E60, 3, 1;
L_007D6570 .part/pv v007891D8_0, 1, 1, 4;
L_007D65C8 .part/pv v00789230_0, 1, 1, 4;
L_007D6620 .part L_007D6E60, 2, 1;
L_007D6678 .part/pv v00788F70_0, 2, 1, 4;
L_007D66D0 .part/pv v00788FC8_0, 2, 1, 4;
L_007D6728 .part L_007D6E60, 1, 1;
L_007D6780 .part/pv v00788D08_0, 3, 1, 4;
L_007D67D8 .part/pv v00788D60_0, 3, 1, 4;
L_007D6830 .part L_007D6E60, 0, 1;
L_007D6888 .part/pv L_007D68E0, 0, 1, 4;
L_007D68E0 .part RS_0079CB6C, 3, 1;
L_007D6938 .part/pv L_007D6990, 1, 1, 4;
L_007D6990 .part RS_0079CB6C, 2, 1;
L_007D69E8 .part/pv L_007D6A40, 2, 1, 4;
L_007D6A40 .part RS_0079CB6C, 1, 1;
L_007D6A98 .part/pv L_007D6AF0, 3, 1, 4;
L_007D6AF0 .part RS_0079CB6C, 0, 1;
L_007D6B48 .part/pv L_007D6248, 0, 1, 4;
L_007D6BA0 .part RS_0079CB3C, 0, 1;
L_007D6BF8 .part/pv L_007D6328, 1, 1, 4;
L_007D6C50 .part RS_0079CB3C, 1, 1;
L_007D6CA8 .part/pv L_007D73F0, 2, 1, 4;
L_007D6D00 .part RS_0079CB3C, 2, 1;
L_007D6D58 .part/pv L_007D62F0, 3, 1, 4;
L_007D6DB0 .part RS_0079CB3C, 3, 1;
S_0078C2C8 .scope module, "flip1" "ffJK" 2 21, 3 28, S_0078C4E8;
 .timescale 0 0;
v00789288_0 .alias "clear", 0 0, v007D4AD8_0;
v007892E0_0 .alias "clk", 0 0, v007D35B0_0;
v00789338_0 .net "j", 0 0, L_007D6518; 1 drivers
v00789390_0 .alias "k", 0 0, v007D33F8_0;
v007893E8_0 .net "preset", 0 0, C4<0>; 1 drivers
v00789440_0 .var "q", 0 0;
v007D2BB8_0 .var "qnot", 0 0;
E_007993B0 .event posedge, v007893E8_0, v00788B50_0, v00788BA8_0;
S_0078C350 .scope module, "flip2" "ffJK" 2 22, 3 28, S_0078C4E8;
 .timescale 0 0;
v00789020_0 .alias "clear", 0 0, v007D4AD8_0;
v00789078_0 .alias "clk", 0 0, v007D35B0_0;
v007890D0_0 .net "j", 0 0, L_007D6620; 1 drivers
v00789128_0 .alias "k", 0 0, v007D33A0_0;
v00789180_0 .net "preset", 0 0, C4<0>; 1 drivers
v007891D8_0 .var "q", 0 0;
v00789230_0 .var "qnot", 0 0;
E_00799010 .event posedge, v00789180_0, v00788B50_0, v00788BA8_0;
S_0078C3D8 .scope module, "flip3" "ffJK" 2 23, 3 28, S_0078C4E8;
 .timescale 0 0;
v00788DB8_0 .alias "clear", 0 0, v007D4AD8_0;
v00788E10_0 .alias "clk", 0 0, v007D35B0_0;
v00788E68_0 .net "j", 0 0, L_007D6728; 1 drivers
v00788EC0_0 .alias "k", 0 0, v007D3348_0;
v00788F18_0 .net "preset", 0 0, C4<0>; 1 drivers
v00788F70_0 .var "q", 0 0;
v00788FC8_0 .var "qnot", 0 0;
E_00799350 .event posedge, v00788F18_0, v00788B50_0, v00788BA8_0;
S_0078C460 .scope module, "flip4" "ffJK" 2 24, 3 28, S_0078C4E8;
 .timescale 0 0;
v00788B50_0 .alias "clear", 0 0, v007D4AD8_0;
v00788BA8_0 .alias "clk", 0 0, v007D35B0_0;
v00788C00_0 .net "j", 0 0, L_007D6830; 1 drivers
v00788C58_0 .alias "k", 0 0, v007D32F0_0;
v00788CB0_0 .net "preset", 0 0, C4<0>; 1 drivers
v00788D08_0 .var "q", 0 0;
v00788D60_0 .var "qnot", 0 0;
E_00799390 .event posedge, v00788CB0_0, v00788B50_0, v00788BA8_0;
    .scope S_0078BF98;
T_0 ;
    %set/v v007D4CC0_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_0078BF98;
T_1 ;
    %delay 5, 0;
    %load/v 8, v007D4CC0_0, 1;
    %inv 8, 1;
    %set/v v007D4CC0_0, 8, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_0078C020;
T_2 ;
    %wait E_0078FF70;
    %load/v 8, v007D3DC8_0, 1;
    %jmp/0xz  T_2.0, 8;
    %set/v v007D3F80_0, 0, 1;
    %set/v v007D3FD8_0, 1, 1;
    %jmp T_2.1;
T_2.0 ;
    %load/v 8, v007D3F28_0, 1;
    %jmp/0xz  T_2.2, 8;
    %set/v v007D3F80_0, 1, 1;
    %set/v v007D3FD8_0, 0, 1;
    %jmp T_2.3;
T_2.2 ;
    %load/v 8, v007D3E78_0, 1;
    %load/v 9, v007D3ED0_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_2.4, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v007D3F80_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007D3FD8_0, 0, 0;
    %jmp T_2.5;
T_2.4 ;
    %load/v 8, v007D3E78_0, 1;
    %inv 8, 1;
    %load/v 9, v007D3ED0_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_2.6, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v007D3F80_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007D3FD8_0, 0, 1;
    %jmp T_2.7;
T_2.6 ;
    %load/v 8, v007D3E78_0, 1;
    %load/v 9, v007D3ED0_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_2.8, 8;
    %load/v 8, v007D3F80_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007D3F80_0, 0, 8;
    %load/v 8, v007D3FD8_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007D3FD8_0, 0, 8;
T_2.8 ;
T_2.7 ;
T_2.5 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0078C0A8;
T_3 ;
    %wait E_0078FF90;
    %load/v 8, v007D3B30_0, 1;
    %jmp/0xz  T_3.0, 8;
    %set/v v007D3D18_0, 0, 1;
    %set/v v007D3D70_0, 1, 1;
    %jmp T_3.1;
T_3.0 ;
    %load/v 8, v007D3CC0_0, 1;
    %jmp/0xz  T_3.2, 8;
    %set/v v007D3D18_0, 1, 1;
    %set/v v007D3D70_0, 0, 1;
    %jmp T_3.3;
T_3.2 ;
    %load/v 8, v007D3C10_0, 1;
    %load/v 9, v007D3C68_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_3.4, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v007D3D18_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007D3D70_0, 0, 0;
    %jmp T_3.5;
T_3.4 ;
    %load/v 8, v007D3C10_0, 1;
    %inv 8, 1;
    %load/v 9, v007D3C68_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_3.6, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v007D3D18_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007D3D70_0, 0, 1;
    %jmp T_3.7;
T_3.6 ;
    %load/v 8, v007D3C10_0, 1;
    %load/v 9, v007D3C68_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_3.8, 8;
    %load/v 8, v007D3D18_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007D3D18_0, 0, 8;
    %load/v 8, v007D3D70_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007D3D70_0, 0, 8;
T_3.8 ;
T_3.7 ;
T_3.5 ;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0078C130;
T_4 ;
    %wait E_0078FFD0;
    %load/v 8, v007D38C8_0, 1;
    %jmp/0xz  T_4.0, 8;
    %set/v v007D3A80_0, 0, 1;
    %set/v v007D3AD8_0, 1, 1;
    %jmp T_4.1;
T_4.0 ;
    %load/v 8, v007D3A28_0, 1;
    %jmp/0xz  T_4.2, 8;
    %set/v v007D3A80_0, 1, 1;
    %set/v v007D3AD8_0, 0, 1;
    %jmp T_4.3;
T_4.2 ;
    %load/v 8, v007D3978_0, 1;
    %load/v 9, v007D39D0_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_4.4, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v007D3A80_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007D3AD8_0, 0, 0;
    %jmp T_4.5;
T_4.4 ;
    %load/v 8, v007D3978_0, 1;
    %inv 8, 1;
    %load/v 9, v007D39D0_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_4.6, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v007D3A80_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007D3AD8_0, 0, 1;
    %jmp T_4.7;
T_4.6 ;
    %load/v 8, v007D3978_0, 1;
    %load/v 9, v007D39D0_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_4.8, 8;
    %load/v 8, v007D3A80_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007D3A80_0, 0, 8;
    %load/v 8, v007D3AD8_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007D3AD8_0, 0, 8;
T_4.8 ;
T_4.7 ;
T_4.5 ;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0078C1B8;
T_5 ;
    %wait E_00799790;
    %load/v 8, v007D3660_0, 1;
    %jmp/0xz  T_5.0, 8;
    %set/v v007D3818_0, 0, 1;
    %set/v v007D3870_0, 1, 1;
    %jmp T_5.1;
T_5.0 ;
    %load/v 8, v007D37C0_0, 1;
    %jmp/0xz  T_5.2, 8;
    %set/v v007D3818_0, 1, 1;
    %set/v v007D3870_0, 0, 1;
    %jmp T_5.3;
T_5.2 ;
    %load/v 8, v007D3710_0, 1;
    %load/v 9, v007D3768_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_5.4, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v007D3818_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007D3870_0, 0, 0;
    %jmp T_5.5;
T_5.4 ;
    %load/v 8, v007D3710_0, 1;
    %inv 8, 1;
    %load/v 9, v007D3768_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_5.6, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v007D3818_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007D3870_0, 0, 1;
    %jmp T_5.7;
T_5.6 ;
    %load/v 8, v007D3710_0, 1;
    %load/v 9, v007D3768_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_5.8, 8;
    %load/v 8, v007D3818_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007D3818_0, 0, 8;
    %load/v 8, v007D3870_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007D3870_0, 0, 8;
T_5.8 ;
T_5.7 ;
T_5.5 ;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0078C2C8;
T_6 ;
    %wait E_007993B0;
    %load/v 8, v00789288_0, 1;
    %jmp/0xz  T_6.0, 8;
    %set/v v00789440_0, 0, 1;
    %set/v v007D2BB8_0, 1, 1;
    %jmp T_6.1;
T_6.0 ;
    %load/v 8, v007893E8_0, 1;
    %jmp/0xz  T_6.2, 8;
    %set/v v00789440_0, 1, 1;
    %set/v v007D2BB8_0, 0, 1;
    %jmp T_6.3;
T_6.2 ;
    %load/v 8, v00789338_0, 1;
    %load/v 9, v00789390_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_6.4, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00789440_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007D2BB8_0, 0, 0;
    %jmp T_6.5;
T_6.4 ;
    %load/v 8, v00789338_0, 1;
    %inv 8, 1;
    %load/v 9, v00789390_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_6.6, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00789440_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007D2BB8_0, 0, 1;
    %jmp T_6.7;
T_6.6 ;
    %load/v 8, v00789338_0, 1;
    %load/v 9, v00789390_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_6.8, 8;
    %load/v 8, v00789440_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00789440_0, 0, 8;
    %load/v 8, v007D2BB8_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007D2BB8_0, 0, 8;
T_6.8 ;
T_6.7 ;
T_6.5 ;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0078C350;
T_7 ;
    %wait E_00799010;
    %load/v 8, v00789020_0, 1;
    %jmp/0xz  T_7.0, 8;
    %set/v v007891D8_0, 0, 1;
    %set/v v00789230_0, 1, 1;
    %jmp T_7.1;
T_7.0 ;
    %load/v 8, v00789180_0, 1;
    %jmp/0xz  T_7.2, 8;
    %set/v v007891D8_0, 1, 1;
    %set/v v00789230_0, 0, 1;
    %jmp T_7.3;
T_7.2 ;
    %load/v 8, v007890D0_0, 1;
    %load/v 9, v00789128_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_7.4, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v007891D8_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00789230_0, 0, 0;
    %jmp T_7.5;
T_7.4 ;
    %load/v 8, v007890D0_0, 1;
    %inv 8, 1;
    %load/v 9, v00789128_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_7.6, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v007891D8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v00789230_0, 0, 1;
    %jmp T_7.7;
T_7.6 ;
    %load/v 8, v007890D0_0, 1;
    %load/v 9, v00789128_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_7.8, 8;
    %load/v 8, v007891D8_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007891D8_0, 0, 8;
    %load/v 8, v00789230_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00789230_0, 0, 8;
T_7.8 ;
T_7.7 ;
T_7.5 ;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0078C3D8;
T_8 ;
    %wait E_00799350;
    %load/v 8, v00788DB8_0, 1;
    %jmp/0xz  T_8.0, 8;
    %set/v v00788F70_0, 0, 1;
    %set/v v00788FC8_0, 1, 1;
    %jmp T_8.1;
T_8.0 ;
    %load/v 8, v00788F18_0, 1;
    %jmp/0xz  T_8.2, 8;
    %set/v v00788F70_0, 1, 1;
    %set/v v00788FC8_0, 0, 1;
    %jmp T_8.3;
T_8.2 ;
    %load/v 8, v00788E68_0, 1;
    %load/v 9, v00788EC0_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_8.4, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00788F70_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00788FC8_0, 0, 0;
    %jmp T_8.5;
T_8.4 ;
    %load/v 8, v00788E68_0, 1;
    %inv 8, 1;
    %load/v 9, v00788EC0_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_8.6, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00788F70_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v00788FC8_0, 0, 1;
    %jmp T_8.7;
T_8.6 ;
    %load/v 8, v00788E68_0, 1;
    %load/v 9, v00788EC0_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_8.8, 8;
    %load/v 8, v00788F70_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00788F70_0, 0, 8;
    %load/v 8, v00788FC8_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00788FC8_0, 0, 8;
T_8.8 ;
T_8.7 ;
T_8.5 ;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0078C460;
T_9 ;
    %wait E_00799390;
    %load/v 8, v00788B50_0, 1;
    %jmp/0xz  T_9.0, 8;
    %set/v v00788D08_0, 0, 1;
    %set/v v00788D60_0, 1, 1;
    %jmp T_9.1;
T_9.0 ;
    %load/v 8, v00788CB0_0, 1;
    %jmp/0xz  T_9.2, 8;
    %set/v v00788D08_0, 1, 1;
    %set/v v00788D60_0, 0, 1;
    %jmp T_9.3;
T_9.2 ;
    %load/v 8, v00788C00_0, 1;
    %load/v 9, v00788C58_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_9.4, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00788D08_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00788D60_0, 0, 0;
    %jmp T_9.5;
T_9.4 ;
    %load/v 8, v00788C00_0, 1;
    %inv 8, 1;
    %load/v 9, v00788C58_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_9.6, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00788D08_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v00788D60_0, 0, 1;
    %jmp T_9.7;
T_9.6 ;
    %load/v 8, v00788C00_0, 1;
    %load/v 9, v00788C58_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_9.8, 8;
    %load/v 8, v00788D08_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00788D08_0, 0, 8;
    %load/v 8, v00788D60_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00788D60_0, 0, 8;
T_9.8 ;
T_9.7 ;
T_9.5 ;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0078CBD0;
T_10 ;
    %movi 8, 218, 8;
    %set/v v007D4D18_0, 8, 8;
    %set/v v007D4E20_0, 0, 1;
    %set/v v007D4ED0_0, 0, 1;
    %set/v v007D4DC8_0, 0, 1;
    %vpi_call 2 63 "$display", "Exercicio 03 - Memoria RAM 1x8 - Alvaro Henrique de Araujo Rungue - 395487";
    %vpi_call 2 64 "$display", "Clock \011Read/Write Adress \011 IN       - OUT";
    %vpi_call 2 65 "$monitor", "%b \011%b \011   %b \011\011 %4b - %4b", v007D4E78_0, v007D4ED0_0, v007D4DC8_0, v007D4D18_0, v007D4D70_0;
    %delay 1, 0;
    %set/v v007D4E20_0, 1, 1;
    %delay 1, 0;
    %set/v v007D4E20_0, 0, 1;
    %delay 1, 0;
    %set/v v007D4DC8_0, 1, 1;
    %set/v v007D4ED0_0, 1, 1;
    %delay 3, 0;
    %set/v v007D4ED0_0, 0, 1;
    %delay 1, 0;
    %set/v v007D4DC8_0, 0, 1;
    %delay 1, 0;
    %set/v v007D4DC8_0, 1, 1;
    %delay 1, 0;
    %set/v v007D4D18_0, 0, 8;
    %delay 1, 0;
    %movi 8, 150, 8;
    %set/v v007D4D18_0, 8, 8;
    %delay 1, 0;
    %set/v v007D4ED0_0, 1, 1;
    %delay 6, 0;
    %set/v v007D4ED0_0, 0, 1;
    %set/v v007D4D18_0, 0, 8;
    %delay 1, 0;
    %set/v v007D4DC8_0, 0, 1;
    %delay 1, 0;
    %set/v v007D4DC8_0, 1, 1;
    %delay 1, 0;
    %vpi_call 2 79 "$finish";
    %end;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "C:\Users\HENRIQUE\Desktop\Guia 10 - 395487\Exercicio03.v";
    "./clockFlipFlopJK.v";
