Warning (10268): Verilog HDL information at muxprueba.sv(11): always construct contains both blocking and non-blocking assignments File: C:/LaboratoriosTaller/Lab3.1/lab3/muxprueba.sv Line: 11
