Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1.1 (win64) Build 5094488 Fri Jun 14 08:59:21 MDT 2024
| Date         : Tue Dec  3 10:33:48 2024
| Host         : Fabrizzio-PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    379         
TIMING-18  Warning           Missing input or output delay  12          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (379)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1187)
5. checking no_input_delay (1)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (379)
--------------------------
 There are 379 register/latch pins with no clock driven by root clock pin: clk_div_counter_reg[26]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1187)
---------------------------------------------------
 There are 1187 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.797        0.000                      0                   47        0.252        0.000                      0                   47        4.500        0.000                       0                    48  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.797        0.000                      0                   47        0.252        0.000                      0                   47        4.500        0.000                       0                    48  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.797ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.252ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.797ns  (required time - arrival time)
  Source:                 clk_div_counter_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_counter_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.229ns  (logic 0.924ns (28.613%)  route 2.305ns (71.387%))
  Logic Levels:           2  (BUFG=1 CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.566     5.087    clk_IBUF_BUFG
    SLICE_X36Y47         FDCE                                         r  clk_div_counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.456     5.543 r  clk_div_counter_reg[26]/Q
                         net (fo=1, routed)           0.584     6.127    slow_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.223 r  slow_clk_BUFG_inst/O
                         net (fo=380, routed)         1.721     7.945    slow_clk_BUFG
    SLICE_X36Y47         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.372     8.317 r  clk_div_counter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.317    clk_div_counter_reg[24]_i_1_n_5
    SLICE_X36Y47         FDCE                                         r  clk_div_counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.446    14.787    clk_IBUF_BUFG
    SLICE_X36Y47         FDCE                                         r  clk_div_counter_reg[26]/C
                         clock pessimism              0.300    15.087    
                         clock uncertainty           -0.035    15.052    
    SLICE_X36Y47         FDCE (Setup_fdce_C_D)        0.062    15.114    clk_div_counter_reg[26]
  -------------------------------------------------------------------
                         required time                         15.114    
                         arrival time                          -8.317    
  -------------------------------------------------------------------
                         slack                                  6.797    

Slack (MET) :             7.431ns  (required time - arrival time)
  Source:                 clk_div_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_counter_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.573ns  (logic 2.034ns (79.056%)  route 0.539ns (20.944%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.564     5.085    clk_IBUF_BUFG
    SLICE_X36Y41         FDCE                                         r  clk_div_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y41         FDCE (Prop_fdce_C_Q)         0.456     5.541 r  clk_div_counter_reg[1]/Q
                         net (fo=1, routed)           0.539     6.080    clk_div_counter_reg_n_0_[1]
    SLICE_X36Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.754 r  clk_div_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.754    clk_div_counter_reg[0]_i_1_n_0
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.868 r  clk_div_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.868    clk_div_counter_reg[4]_i_1_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.982 r  clk_div_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.982    clk_div_counter_reg[8]_i_1_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.096 r  clk_div_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.096    clk_div_counter_reg[12]_i_1_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.210 r  clk_div_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.210    clk_div_counter_reg[16]_i_1_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.324 r  clk_div_counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.324    clk_div_counter_reg[20]_i_1_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.658 r  clk_div_counter_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.658    clk_div_counter_reg[24]_i_1_n_6
    SLICE_X36Y47         FDCE                                         r  clk_div_counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.446    14.787    clk_IBUF_BUFG
    SLICE_X36Y47         FDCE                                         r  clk_div_counter_reg[25]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X36Y47         FDCE (Setup_fdce_C_D)        0.062    15.089    clk_div_counter_reg[25]
  -------------------------------------------------------------------
                         required time                         15.089    
                         arrival time                          -7.658    
  -------------------------------------------------------------------
                         slack                                  7.431    

Slack (MET) :             7.542ns  (required time - arrival time)
  Source:                 clk_div_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_counter_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.462ns  (logic 1.923ns (78.112%)  route 0.539ns (21.888%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.564     5.085    clk_IBUF_BUFG
    SLICE_X36Y41         FDCE                                         r  clk_div_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y41         FDCE (Prop_fdce_C_Q)         0.456     5.541 r  clk_div_counter_reg[1]/Q
                         net (fo=1, routed)           0.539     6.080    clk_div_counter_reg_n_0_[1]
    SLICE_X36Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.754 r  clk_div_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.754    clk_div_counter_reg[0]_i_1_n_0
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.868 r  clk_div_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.868    clk_div_counter_reg[4]_i_1_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.982 r  clk_div_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.982    clk_div_counter_reg[8]_i_1_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.096 r  clk_div_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.096    clk_div_counter_reg[12]_i_1_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.210 r  clk_div_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.210    clk_div_counter_reg[16]_i_1_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.324 r  clk_div_counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.324    clk_div_counter_reg[20]_i_1_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.547 r  clk_div_counter_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.547    clk_div_counter_reg[24]_i_1_n_7
    SLICE_X36Y47         FDCE                                         r  clk_div_counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.446    14.787    clk_IBUF_BUFG
    SLICE_X36Y47         FDCE                                         r  clk_div_counter_reg[24]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X36Y47         FDCE (Setup_fdce_C_D)        0.062    15.089    clk_div_counter_reg[24]
  -------------------------------------------------------------------
                         required time                         15.089    
                         arrival time                          -7.547    
  -------------------------------------------------------------------
                         slack                                  7.542    

Slack (MET) :             7.544ns  (required time - arrival time)
  Source:                 clk_div_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_counter_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.459ns  (logic 1.920ns (78.085%)  route 0.539ns (21.915%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.564     5.085    clk_IBUF_BUFG
    SLICE_X36Y41         FDCE                                         r  clk_div_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y41         FDCE (Prop_fdce_C_Q)         0.456     5.541 r  clk_div_counter_reg[1]/Q
                         net (fo=1, routed)           0.539     6.080    clk_div_counter_reg_n_0_[1]
    SLICE_X36Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.754 r  clk_div_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.754    clk_div_counter_reg[0]_i_1_n_0
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.868 r  clk_div_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.868    clk_div_counter_reg[4]_i_1_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.982 r  clk_div_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.982    clk_div_counter_reg[8]_i_1_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.096 r  clk_div_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.096    clk_div_counter_reg[12]_i_1_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.210 r  clk_div_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.210    clk_div_counter_reg[16]_i_1_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.544 r  clk_div_counter_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.544    clk_div_counter_reg[20]_i_1_n_6
    SLICE_X36Y46         FDCE                                         r  clk_div_counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.445    14.786    clk_IBUF_BUFG
    SLICE_X36Y46         FDCE                                         r  clk_div_counter_reg[21]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X36Y46         FDCE (Setup_fdce_C_D)        0.062    15.088    clk_div_counter_reg[21]
  -------------------------------------------------------------------
                         required time                         15.088    
                         arrival time                          -7.544    
  -------------------------------------------------------------------
                         slack                                  7.544    

Slack (MET) :             7.565ns  (required time - arrival time)
  Source:                 clk_div_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_counter_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.438ns  (logic 1.899ns (77.896%)  route 0.539ns (22.104%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.564     5.085    clk_IBUF_BUFG
    SLICE_X36Y41         FDCE                                         r  clk_div_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y41         FDCE (Prop_fdce_C_Q)         0.456     5.541 r  clk_div_counter_reg[1]/Q
                         net (fo=1, routed)           0.539     6.080    clk_div_counter_reg_n_0_[1]
    SLICE_X36Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.754 r  clk_div_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.754    clk_div_counter_reg[0]_i_1_n_0
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.868 r  clk_div_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.868    clk_div_counter_reg[4]_i_1_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.982 r  clk_div_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.982    clk_div_counter_reg[8]_i_1_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.096 r  clk_div_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.096    clk_div_counter_reg[12]_i_1_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.210 r  clk_div_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.210    clk_div_counter_reg[16]_i_1_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.523 r  clk_div_counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.523    clk_div_counter_reg[20]_i_1_n_4
    SLICE_X36Y46         FDCE                                         r  clk_div_counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.445    14.786    clk_IBUF_BUFG
    SLICE_X36Y46         FDCE                                         r  clk_div_counter_reg[23]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X36Y46         FDCE (Setup_fdce_C_D)        0.062    15.088    clk_div_counter_reg[23]
  -------------------------------------------------------------------
                         required time                         15.088    
                         arrival time                          -7.523    
  -------------------------------------------------------------------
                         slack                                  7.565    

Slack (MET) :             7.639ns  (required time - arrival time)
  Source:                 clk_div_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_counter_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.364ns  (logic 1.825ns (77.204%)  route 0.539ns (22.796%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.564     5.085    clk_IBUF_BUFG
    SLICE_X36Y41         FDCE                                         r  clk_div_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y41         FDCE (Prop_fdce_C_Q)         0.456     5.541 r  clk_div_counter_reg[1]/Q
                         net (fo=1, routed)           0.539     6.080    clk_div_counter_reg_n_0_[1]
    SLICE_X36Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.754 r  clk_div_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.754    clk_div_counter_reg[0]_i_1_n_0
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.868 r  clk_div_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.868    clk_div_counter_reg[4]_i_1_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.982 r  clk_div_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.982    clk_div_counter_reg[8]_i_1_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.096 r  clk_div_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.096    clk_div_counter_reg[12]_i_1_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.210 r  clk_div_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.210    clk_div_counter_reg[16]_i_1_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.449 r  clk_div_counter_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.449    clk_div_counter_reg[20]_i_1_n_5
    SLICE_X36Y46         FDCE                                         r  clk_div_counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.445    14.786    clk_IBUF_BUFG
    SLICE_X36Y46         FDCE                                         r  clk_div_counter_reg[22]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X36Y46         FDCE (Setup_fdce_C_D)        0.062    15.088    clk_div_counter_reg[22]
  -------------------------------------------------------------------
                         required time                         15.088    
                         arrival time                          -7.449    
  -------------------------------------------------------------------
                         slack                                  7.639    

Slack (MET) :             7.655ns  (required time - arrival time)
  Source:                 clk_div_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_counter_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.348ns  (logic 1.809ns (77.049%)  route 0.539ns (22.951%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.564     5.085    clk_IBUF_BUFG
    SLICE_X36Y41         FDCE                                         r  clk_div_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y41         FDCE (Prop_fdce_C_Q)         0.456     5.541 r  clk_div_counter_reg[1]/Q
                         net (fo=1, routed)           0.539     6.080    clk_div_counter_reg_n_0_[1]
    SLICE_X36Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.754 r  clk_div_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.754    clk_div_counter_reg[0]_i_1_n_0
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.868 r  clk_div_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.868    clk_div_counter_reg[4]_i_1_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.982 r  clk_div_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.982    clk_div_counter_reg[8]_i_1_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.096 r  clk_div_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.096    clk_div_counter_reg[12]_i_1_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.210 r  clk_div_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.210    clk_div_counter_reg[16]_i_1_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.433 r  clk_div_counter_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.433    clk_div_counter_reg[20]_i_1_n_7
    SLICE_X36Y46         FDCE                                         r  clk_div_counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.445    14.786    clk_IBUF_BUFG
    SLICE_X36Y46         FDCE                                         r  clk_div_counter_reg[20]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X36Y46         FDCE (Setup_fdce_C_D)        0.062    15.088    clk_div_counter_reg[20]
  -------------------------------------------------------------------
                         required time                         15.088    
                         arrival time                          -7.433    
  -------------------------------------------------------------------
                         slack                                  7.655    

Slack (MET) :             7.658ns  (required time - arrival time)
  Source:                 clk_div_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_counter_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.345ns  (logic 1.806ns (77.020%)  route 0.539ns (22.980%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.564     5.085    clk_IBUF_BUFG
    SLICE_X36Y41         FDCE                                         r  clk_div_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y41         FDCE (Prop_fdce_C_Q)         0.456     5.541 r  clk_div_counter_reg[1]/Q
                         net (fo=1, routed)           0.539     6.080    clk_div_counter_reg_n_0_[1]
    SLICE_X36Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.754 r  clk_div_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.754    clk_div_counter_reg[0]_i_1_n_0
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.868 r  clk_div_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.868    clk_div_counter_reg[4]_i_1_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.982 r  clk_div_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.982    clk_div_counter_reg[8]_i_1_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.096 r  clk_div_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.096    clk_div_counter_reg[12]_i_1_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.430 r  clk_div_counter_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.430    clk_div_counter_reg[16]_i_1_n_6
    SLICE_X36Y45         FDCE                                         r  clk_div_counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.445    14.786    clk_IBUF_BUFG
    SLICE_X36Y45         FDCE                                         r  clk_div_counter_reg[17]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X36Y45         FDCE (Setup_fdce_C_D)        0.062    15.088    clk_div_counter_reg[17]
  -------------------------------------------------------------------
                         required time                         15.088    
                         arrival time                          -7.430    
  -------------------------------------------------------------------
                         slack                                  7.658    

Slack (MET) :             7.679ns  (required time - arrival time)
  Source:                 clk_div_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_counter_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.324ns  (logic 1.785ns (76.812%)  route 0.539ns (23.188%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.564     5.085    clk_IBUF_BUFG
    SLICE_X36Y41         FDCE                                         r  clk_div_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y41         FDCE (Prop_fdce_C_Q)         0.456     5.541 r  clk_div_counter_reg[1]/Q
                         net (fo=1, routed)           0.539     6.080    clk_div_counter_reg_n_0_[1]
    SLICE_X36Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.754 r  clk_div_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.754    clk_div_counter_reg[0]_i_1_n_0
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.868 r  clk_div_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.868    clk_div_counter_reg[4]_i_1_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.982 r  clk_div_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.982    clk_div_counter_reg[8]_i_1_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.096 r  clk_div_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.096    clk_div_counter_reg[12]_i_1_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.409 r  clk_div_counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.409    clk_div_counter_reg[16]_i_1_n_4
    SLICE_X36Y45         FDCE                                         r  clk_div_counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.445    14.786    clk_IBUF_BUFG
    SLICE_X36Y45         FDCE                                         r  clk_div_counter_reg[19]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X36Y45         FDCE (Setup_fdce_C_D)        0.062    15.088    clk_div_counter_reg[19]
  -------------------------------------------------------------------
                         required time                         15.088    
                         arrival time                          -7.409    
  -------------------------------------------------------------------
                         slack                                  7.679    

Slack (MET) :             7.714ns  (required time - arrival time)
  Source:                 display_inst/refresh_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_inst/refresh_counter_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.286ns  (logic 1.806ns (78.986%)  route 0.480ns (21.014%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.627     5.148    display_inst/clk_IBUF_BUFG
    SLICE_X63Y52         FDRE                                         r  display_inst/refresh_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y52         FDRE (Prop_fdre_C_Q)         0.456     5.604 r  display_inst/refresh_counter_reg[1]/Q
                         net (fo=1, routed)           0.480     6.084    display_inst/refresh_counter_reg_n_0_[1]
    SLICE_X63Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.758 r  display_inst/refresh_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.758    display_inst/refresh_counter_reg[0]_i_1_n_0
    SLICE_X63Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.872 r  display_inst/refresh_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.872    display_inst/refresh_counter_reg[4]_i_1_n_0
    SLICE_X63Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.986 r  display_inst/refresh_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.986    display_inst/refresh_counter_reg[8]_i_1_n_0
    SLICE_X63Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.100 r  display_inst/refresh_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.100    display_inst/refresh_counter_reg[12]_i_1_n_0
    SLICE_X63Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.434 r  display_inst/refresh_counter_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.434    display_inst/refresh_counter_reg[16]_i_1_n_6
    SLICE_X63Y56         FDRE                                         r  display_inst/refresh_counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.509    14.850    display_inst/clk_IBUF_BUFG
    SLICE_X63Y56         FDRE                                         r  display_inst/refresh_counter_reg[17]/C
                         clock pessimism              0.272    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X63Y56         FDRE (Setup_fdre_C_D)        0.062    15.149    display_inst/refresh_counter_reg[17]
  -------------------------------------------------------------------
                         required time                         15.149    
                         arrival time                          -7.434    
  -------------------------------------------------------------------
                         slack                                  7.714    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 display_inst/refresh_counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_inst/refresh_counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.593     1.476    display_inst/clk_IBUF_BUFG
    SLICE_X63Y54         FDRE                                         r  display_inst/refresh_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y54         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  display_inst/refresh_counter_reg[11]/Q
                         net (fo=1, routed)           0.108     1.725    display_inst/refresh_counter_reg_n_0_[11]
    SLICE_X63Y54         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.833 r  display_inst/refresh_counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.833    display_inst/refresh_counter_reg[8]_i_1_n_4
    SLICE_X63Y54         FDRE                                         r  display_inst/refresh_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.863     1.991    display_inst/clk_IBUF_BUFG
    SLICE_X63Y54         FDRE                                         r  display_inst/refresh_counter_reg[11]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X63Y54         FDRE (Hold_fdre_C_D)         0.105     1.581    display_inst/refresh_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 display_inst/refresh_counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_inst/refresh_counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.593     1.476    display_inst/clk_IBUF_BUFG
    SLICE_X63Y55         FDRE                                         r  display_inst/refresh_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y55         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  display_inst/refresh_counter_reg[15]/Q
                         net (fo=1, routed)           0.108     1.725    display_inst/refresh_counter_reg_n_0_[15]
    SLICE_X63Y55         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.833 r  display_inst/refresh_counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.833    display_inst/refresh_counter_reg[12]_i_1_n_4
    SLICE_X63Y55         FDRE                                         r  display_inst/refresh_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.863     1.991    display_inst/clk_IBUF_BUFG
    SLICE_X63Y55         FDRE                                         r  display_inst/refresh_counter_reg[15]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X63Y55         FDRE (Hold_fdre_C_D)         0.105     1.581    display_inst/refresh_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 display_inst/refresh_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_inst/refresh_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.594     1.477    display_inst/clk_IBUF_BUFG
    SLICE_X63Y52         FDRE                                         r  display_inst/refresh_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y52         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  display_inst/refresh_counter_reg[3]/Q
                         net (fo=1, routed)           0.108     1.726    display_inst/refresh_counter_reg_n_0_[3]
    SLICE_X63Y52         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.834 r  display_inst/refresh_counter_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.834    display_inst/refresh_counter_reg[0]_i_1_n_4
    SLICE_X63Y52         FDRE                                         r  display_inst/refresh_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.864     1.992    display_inst/clk_IBUF_BUFG
    SLICE_X63Y52         FDRE                                         r  display_inst/refresh_counter_reg[3]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X63Y52         FDRE (Hold_fdre_C_D)         0.105     1.582    display_inst/refresh_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 display_inst/refresh_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_inst/refresh_counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.593     1.476    display_inst/clk_IBUF_BUFG
    SLICE_X63Y53         FDRE                                         r  display_inst/refresh_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y53         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  display_inst/refresh_counter_reg[7]/Q
                         net (fo=1, routed)           0.108     1.725    display_inst/refresh_counter_reg_n_0_[7]
    SLICE_X63Y53         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.833 r  display_inst/refresh_counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.833    display_inst/refresh_counter_reg[4]_i_1_n_4
    SLICE_X63Y53         FDRE                                         r  display_inst/refresh_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.863     1.991    display_inst/clk_IBUF_BUFG
    SLICE_X63Y53         FDRE                                         r  display_inst/refresh_counter_reg[7]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X63Y53         FDRE (Hold_fdre_C_D)         0.105     1.581    display_inst/refresh_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 display_inst/refresh_counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_inst/refresh_counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.593     1.476    display_inst/clk_IBUF_BUFG
    SLICE_X63Y55         FDRE                                         r  display_inst/refresh_counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y55         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  display_inst/refresh_counter_reg[12]/Q
                         net (fo=1, routed)           0.105     1.722    display_inst/refresh_counter_reg_n_0_[12]
    SLICE_X63Y55         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.837 r  display_inst/refresh_counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.837    display_inst/refresh_counter_reg[12]_i_1_n_7
    SLICE_X63Y55         FDRE                                         r  display_inst/refresh_counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.863     1.991    display_inst/clk_IBUF_BUFG
    SLICE_X63Y55         FDRE                                         r  display_inst/refresh_counter_reg[12]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X63Y55         FDRE (Hold_fdre_C_D)         0.105     1.581    display_inst/refresh_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 display_inst/refresh_counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_inst/refresh_counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.593     1.476    display_inst/clk_IBUF_BUFG
    SLICE_X63Y56         FDRE                                         r  display_inst/refresh_counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y56         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  display_inst/refresh_counter_reg[16]/Q
                         net (fo=1, routed)           0.105     1.722    display_inst/refresh_counter_reg_n_0_[16]
    SLICE_X63Y56         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.837 r  display_inst/refresh_counter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.837    display_inst/refresh_counter_reg[16]_i_1_n_7
    SLICE_X63Y56         FDRE                                         r  display_inst/refresh_counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.863     1.991    display_inst/clk_IBUF_BUFG
    SLICE_X63Y56         FDRE                                         r  display_inst/refresh_counter_reg[16]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X63Y56         FDRE (Hold_fdre_C_D)         0.105     1.581    display_inst/refresh_counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 display_inst/refresh_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_inst/refresh_counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.593     1.476    display_inst/clk_IBUF_BUFG
    SLICE_X63Y53         FDRE                                         r  display_inst/refresh_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y53         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  display_inst/refresh_counter_reg[4]/Q
                         net (fo=1, routed)           0.105     1.722    display_inst/refresh_counter_reg_n_0_[4]
    SLICE_X63Y53         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.837 r  display_inst/refresh_counter_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.837    display_inst/refresh_counter_reg[4]_i_1_n_7
    SLICE_X63Y53         FDRE                                         r  display_inst/refresh_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.863     1.991    display_inst/clk_IBUF_BUFG
    SLICE_X63Y53         FDRE                                         r  display_inst/refresh_counter_reg[4]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X63Y53         FDRE (Hold_fdre_C_D)         0.105     1.581    display_inst/refresh_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 display_inst/refresh_counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_inst/refresh_counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.593     1.476    display_inst/clk_IBUF_BUFG
    SLICE_X63Y54         FDRE                                         r  display_inst/refresh_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y54         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  display_inst/refresh_counter_reg[8]/Q
                         net (fo=1, routed)           0.105     1.722    display_inst/refresh_counter_reg_n_0_[8]
    SLICE_X63Y54         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.837 r  display_inst/refresh_counter_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.837    display_inst/refresh_counter_reg[8]_i_1_n_7
    SLICE_X63Y54         FDRE                                         r  display_inst/refresh_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.863     1.991    display_inst/clk_IBUF_BUFG
    SLICE_X63Y54         FDRE                                         r  display_inst/refresh_counter_reg[8]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X63Y54         FDRE (Hold_fdre_C_D)         0.105     1.581    display_inst/refresh_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 display_inst/refresh_counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_inst/refresh_counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.593     1.476    display_inst/clk_IBUF_BUFG
    SLICE_X63Y54         FDRE                                         r  display_inst/refresh_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y54         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  display_inst/refresh_counter_reg[10]/Q
                         net (fo=1, routed)           0.109     1.727    display_inst/refresh_counter_reg_n_0_[10]
    SLICE_X63Y54         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.838 r  display_inst/refresh_counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.838    display_inst/refresh_counter_reg[8]_i_1_n_5
    SLICE_X63Y54         FDRE                                         r  display_inst/refresh_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.863     1.991    display_inst/clk_IBUF_BUFG
    SLICE_X63Y54         FDRE                                         r  display_inst/refresh_counter_reg[10]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X63Y54         FDRE (Hold_fdre_C_D)         0.105     1.581    display_inst/refresh_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 display_inst/refresh_counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_inst/refresh_counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.593     1.476    display_inst/clk_IBUF_BUFG
    SLICE_X63Y55         FDRE                                         r  display_inst/refresh_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y55         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  display_inst/refresh_counter_reg[14]/Q
                         net (fo=1, routed)           0.109     1.727    display_inst/refresh_counter_reg_n_0_[14]
    SLICE_X63Y55         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.838 r  display_inst/refresh_counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.838    display_inst/refresh_counter_reg[12]_i_1_n_5
    SLICE_X63Y55         FDRE                                         r  display_inst/refresh_counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.863     1.991    display_inst/clk_IBUF_BUFG
    SLICE_X63Y55         FDRE                                         r  display_inst/refresh_counter_reg[14]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X63Y55         FDRE (Hold_fdre_C_D)         0.105     1.581    display_inst/refresh_counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X36Y41   clk_div_counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X36Y43   clk_div_counter_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X36Y43   clk_div_counter_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X36Y44   clk_div_counter_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X36Y44   clk_div_counter_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X36Y44   clk_div_counter_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X36Y44   clk_div_counter_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X36Y45   clk_div_counter_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X36Y45   clk_div_counter_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y41   clk_div_counter_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y41   clk_div_counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y43   clk_div_counter_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y43   clk_div_counter_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y43   clk_div_counter_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y43   clk_div_counter_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y44   clk_div_counter_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y44   clk_div_counter_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y44   clk_div_counter_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y44   clk_div_counter_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y41   clk_div_counter_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y41   clk_div_counter_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y43   clk_div_counter_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y43   clk_div_counter_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y43   clk_div_counter_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y43   clk_div_counter_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y44   clk_div_counter_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y44   clk_div_counter_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y44   clk_div_counter_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y44   clk_div_counter_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          1194 Endpoints
Min Delay          1194 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 arm_inst/dp/wa3wreg/q_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            arm_inst/c/flagsreg/q_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.009ns  (logic 3.325ns (22.154%)  route 11.684ns (77.846%))
  Logic Levels:           16  (CARRY4=8 FDCE=1 LUT2=1 LUT4=1 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y67         FDCE                         0.000     0.000 r  arm_inst/dp/wa3wreg/q_reg[2]/C
    SLICE_X59Y67         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  arm_inst/dp/wa3wreg/q_reg[2]/Q
                         net (fo=188, routed)         3.265     3.721    arm_inst/dp/wa3mreg/q_reg[0]_7[0]
    SLICE_X58Y64         LUT6 (Prop_lut6_I3_O)        0.124     3.845 f  arm_inst/dp/wa3mreg/q[31]_i_4__0/O
                         net (fo=53, routed)          4.224     8.070    arm_inst/dp/wa3mreg/q_reg[2]_0
    SLICE_X59Y60         LUT6 (Prop_lut6_I0_O)        0.124     8.194 r  arm_inst/dp/wa3mreg/q[0]_i_1__6/O
                         net (fo=2, routed)           0.305     8.498    arm_inst/c/regsE/q_reg[3]_i_2[0]
    SLICE_X59Y61         LUT4 (Prop_lut4_I1_O)        0.124     8.622 r  arm_inst/c/regsE/q[3]_i_5/O
                         net (fo=1, routed)           0.730     9.353    arm_inst/dp/wa3mreg/condinvb[0]
    SLICE_X54Y60         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     9.948 r  arm_inst/dp/wa3mreg/q_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.948    arm_inst/dp/wa3mreg/q_reg[3]_i_2_n_0
    SLICE_X54Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.065 r  arm_inst/dp/wa3mreg/q_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.065    arm_inst/dp/wa3mreg/q_reg[7]_i_2_n_0
    SLICE_X54Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.182 r  arm_inst/dp/wa3mreg/q_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.182    arm_inst/dp/wa3mreg/q_reg[11]_i_4_n_0
    SLICE_X54Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.299 r  arm_inst/dp/wa3mreg/q_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.299    arm_inst/dp/wa3mreg/q_reg[15]_i_2_n_0
    SLICE_X54Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.416 r  arm_inst/dp/wa3mreg/q_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.416    arm_inst/dp/wa3mreg/q_reg[19]_i_2_n_0
    SLICE_X54Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.533 r  arm_inst/dp/wa3mreg/q_reg[22]_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.533    arm_inst/dp/wa3mreg/q_reg[22]_i_4_n_0
    SLICE_X54Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.650 r  arm_inst/dp/wa3mreg/q_reg[27]_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.650    arm_inst/dp/wa3mreg/q_reg[27]_i_4_n_0
    SLICE_X54Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.973 f  arm_inst/dp/wa3mreg/q_reg[31]_i_2/O[1]
                         net (fo=2, routed)           0.744    11.717    arm_inst/dp/wa3mreg/alu/sum[29]
    SLICE_X49Y66         LUT2 (Prop_lut2_I0_O)        0.302    12.019 f  arm_inst/dp/wa3mreg/q[2]_i_38/O
                         net (fo=1, routed)           0.674    12.693    arm_inst/dp/rdreg/q[2]_i_7_0
    SLICE_X49Y66         LUT6 (Prop_lut6_I2_O)        0.327    13.020 f  arm_inst/dp/rdreg/q[2]_i_13/O
                         net (fo=1, routed)           0.972    13.992    arm_inst/dp/wa3mreg/q_reg[2]_5
    SLICE_X51Y63         LUT6 (Prop_lut6_I1_O)        0.124    14.116 f  arm_inst/dp/wa3mreg/q[2]_i_7/O
                         net (fo=1, routed)           0.768    14.885    arm_inst/dp/wa3mreg/q[2]_i_7_n_0
    SLICE_X57Y64         LUT6 (Prop_lut6_I5_O)        0.124    15.009 r  arm_inst/dp/wa3mreg/q[2]_i_1__4/O
                         net (fo=1, routed)           0.000    15.009    arm_inst/c/flagsreg/D[0]
    SLICE_X57Y64         FDCE                                         r  arm_inst/c/flagsreg/q_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 arm_inst/dp/wa3wreg/q_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            arm_inst/dp/pcreg/q_reg[23]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.703ns  (logic 2.991ns (21.827%)  route 10.712ns (78.173%))
  Logic Levels:           13  (CARRY4=6 FDCE=1 LUT4=2 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y67         FDCE                         0.000     0.000 r  arm_inst/dp/wa3wreg/q_reg[2]/C
    SLICE_X59Y67         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  arm_inst/dp/wa3wreg/q_reg[2]/Q
                         net (fo=188, routed)         3.265     3.721    arm_inst/dp/wa3mreg/q_reg[0]_7[0]
    SLICE_X58Y64         LUT6 (Prop_lut6_I3_O)        0.124     3.845 f  arm_inst/dp/wa3mreg/q[31]_i_4__0/O
                         net (fo=53, routed)          4.224     8.070    arm_inst/dp/wa3mreg/q_reg[2]_0
    SLICE_X59Y60         LUT6 (Prop_lut6_I0_O)        0.124     8.194 r  arm_inst/dp/wa3mreg/q[0]_i_1__6/O
                         net (fo=2, routed)           0.305     8.498    arm_inst/c/regsE/q_reg[3]_i_2[0]
    SLICE_X59Y61         LUT4 (Prop_lut4_I1_O)        0.124     8.622 r  arm_inst/c/regsE/q[3]_i_5/O
                         net (fo=1, routed)           0.730     9.353    arm_inst/dp/wa3mreg/condinvb[0]
    SLICE_X54Y60         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     9.948 r  arm_inst/dp/wa3mreg/q_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.948    arm_inst/dp/wa3mreg/q_reg[3]_i_2_n_0
    SLICE_X54Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.065 r  arm_inst/dp/wa3mreg/q_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.065    arm_inst/dp/wa3mreg/q_reg[7]_i_2_n_0
    SLICE_X54Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.182 r  arm_inst/dp/wa3mreg/q_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.182    arm_inst/dp/wa3mreg/q_reg[11]_i_4_n_0
    SLICE_X54Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.299 r  arm_inst/dp/wa3mreg/q_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.299    arm_inst/dp/wa3mreg/q_reg[15]_i_2_n_0
    SLICE_X54Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.416 r  arm_inst/dp/wa3mreg/q_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.416    arm_inst/dp/wa3mreg/q_reg[19]_i_2_n_0
    SLICE_X54Y65         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.731 r  arm_inst/dp/wa3mreg/q_reg[22]_i_4/O[3]
                         net (fo=1, routed)           0.659    11.390    arm_inst/dp/wa3mreg/alu/sum[23]
    SLICE_X55Y65         LUT4 (Prop_lut4_I0_O)        0.335    11.725 r  arm_inst/dp/wa3mreg/q[23]_i_3/O
                         net (fo=2, routed)           1.073    12.798    arm_inst/dp/wa3mreg/q[23]_i_3_n_0
    SLICE_X48Y65         LUT6 (Prop_lut6_I5_O)        0.326    13.124 r  arm_inst/dp/wa3mreg/q[23]_i_1__2/O
                         net (fo=2, routed)           0.455    13.579    arm_inst/dp/wa3mreg/q_reg[0]_0[23]
    SLICE_X48Y65         LUT5 (Prop_lut5_I0_O)        0.124    13.703 r  arm_inst/dp/wa3mreg/q[23]_i_1__1/O
                         net (fo=1, routed)           0.000    13.703    arm_inst/dp/pcreg/D[23]
    SLICE_X48Y65         FDCE                                         r  arm_inst/dp/pcreg/q_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 arm_inst/dp/wa3wreg/q_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            arm_inst/dp/aluresreg/q_reg[23]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.325ns  (logic 2.867ns (21.516%)  route 10.458ns (78.484%))
  Logic Levels:           12  (CARRY4=6 FDCE=1 LUT4=2 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y67         FDCE                         0.000     0.000 r  arm_inst/dp/wa3wreg/q_reg[2]/C
    SLICE_X59Y67         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  arm_inst/dp/wa3wreg/q_reg[2]/Q
                         net (fo=188, routed)         3.265     3.721    arm_inst/dp/wa3mreg/q_reg[0]_7[0]
    SLICE_X58Y64         LUT6 (Prop_lut6_I3_O)        0.124     3.845 f  arm_inst/dp/wa3mreg/q[31]_i_4__0/O
                         net (fo=53, routed)          4.224     8.070    arm_inst/dp/wa3mreg/q_reg[2]_0
    SLICE_X59Y60         LUT6 (Prop_lut6_I0_O)        0.124     8.194 r  arm_inst/dp/wa3mreg/q[0]_i_1__6/O
                         net (fo=2, routed)           0.305     8.498    arm_inst/c/regsE/q_reg[3]_i_2[0]
    SLICE_X59Y61         LUT4 (Prop_lut4_I1_O)        0.124     8.622 r  arm_inst/c/regsE/q[3]_i_5/O
                         net (fo=1, routed)           0.730     9.353    arm_inst/dp/wa3mreg/condinvb[0]
    SLICE_X54Y60         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     9.948 r  arm_inst/dp/wa3mreg/q_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.948    arm_inst/dp/wa3mreg/q_reg[3]_i_2_n_0
    SLICE_X54Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.065 r  arm_inst/dp/wa3mreg/q_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.065    arm_inst/dp/wa3mreg/q_reg[7]_i_2_n_0
    SLICE_X54Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.182 r  arm_inst/dp/wa3mreg/q_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.182    arm_inst/dp/wa3mreg/q_reg[11]_i_4_n_0
    SLICE_X54Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.299 r  arm_inst/dp/wa3mreg/q_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.299    arm_inst/dp/wa3mreg/q_reg[15]_i_2_n_0
    SLICE_X54Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.416 r  arm_inst/dp/wa3mreg/q_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.416    arm_inst/dp/wa3mreg/q_reg[19]_i_2_n_0
    SLICE_X54Y65         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.731 r  arm_inst/dp/wa3mreg/q_reg[22]_i_4/O[3]
                         net (fo=1, routed)           0.659    11.390    arm_inst/dp/wa3mreg/alu/sum[23]
    SLICE_X55Y65         LUT4 (Prop_lut4_I0_O)        0.335    11.725 r  arm_inst/dp/wa3mreg/q[23]_i_3/O
                         net (fo=2, routed)           1.073    12.798    arm_inst/dp/wa3mreg/q[23]_i_3_n_0
    SLICE_X48Y65         LUT6 (Prop_lut6_I5_O)        0.326    13.124 r  arm_inst/dp/wa3mreg/q[23]_i_1__2/O
                         net (fo=2, routed)           0.201    13.325    arm_inst/dp/aluresreg/D[23]
    SLICE_X49Y65         FDCE                                         r  arm_inst/dp/aluresreg/q_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 arm_inst/dp/wa3wreg/q_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            arm_inst/c/flagsreg/q_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.282ns  (logic 2.871ns (21.616%)  route 10.411ns (78.384%))
  Logic Levels:           14  (CARRY4=8 FDCE=1 LUT4=2 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y67         FDCE                         0.000     0.000 r  arm_inst/dp/wa3wreg/q_reg[2]/C
    SLICE_X59Y67         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  arm_inst/dp/wa3wreg/q_reg[2]/Q
                         net (fo=188, routed)         3.265     3.721    arm_inst/dp/wa3mreg/q_reg[0]_7[0]
    SLICE_X58Y64         LUT6 (Prop_lut6_I3_O)        0.124     3.845 f  arm_inst/dp/wa3mreg/q[31]_i_4__0/O
                         net (fo=53, routed)          4.224     8.070    arm_inst/dp/wa3mreg/q_reg[2]_0
    SLICE_X59Y60         LUT6 (Prop_lut6_I0_O)        0.124     8.194 r  arm_inst/dp/wa3mreg/q[0]_i_1__6/O
                         net (fo=2, routed)           0.305     8.498    arm_inst/c/regsE/q_reg[3]_i_2[0]
    SLICE_X59Y61         LUT4 (Prop_lut4_I1_O)        0.124     8.622 r  arm_inst/c/regsE/q[3]_i_5/O
                         net (fo=1, routed)           0.730     9.353    arm_inst/dp/wa3mreg/condinvb[0]
    SLICE_X54Y60         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     9.948 r  arm_inst/dp/wa3mreg/q_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.948    arm_inst/dp/wa3mreg/q_reg[3]_i_2_n_0
    SLICE_X54Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.065 r  arm_inst/dp/wa3mreg/q_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.065    arm_inst/dp/wa3mreg/q_reg[7]_i_2_n_0
    SLICE_X54Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.182 r  arm_inst/dp/wa3mreg/q_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.182    arm_inst/dp/wa3mreg/q_reg[11]_i_4_n_0
    SLICE_X54Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.299 r  arm_inst/dp/wa3mreg/q_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.299    arm_inst/dp/wa3mreg/q_reg[15]_i_2_n_0
    SLICE_X54Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.416 r  arm_inst/dp/wa3mreg/q_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.416    arm_inst/dp/wa3mreg/q_reg[19]_i_2_n_0
    SLICE_X54Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.533 r  arm_inst/dp/wa3mreg/q_reg[22]_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.533    arm_inst/dp/wa3mreg/q_reg[22]_i_4_n_0
    SLICE_X54Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.650 r  arm_inst/dp/wa3mreg/q_reg[27]_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.650    arm_inst/dp/wa3mreg/q_reg[27]_i_4_n_0
    SLICE_X54Y67         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.965 r  arm_inst/dp/wa3mreg/q_reg[31]_i_2/O[3]
                         net (fo=2, routed)           0.505    11.470    arm_inst/dp/wa3mreg/alu/sum[31]
    SLICE_X57Y67         LUT5 (Prop_lut5_I0_O)        0.307    11.777 r  arm_inst/dp/wa3mreg/q[31]_i_1__3/O
                         net (fo=4, routed)           1.048    12.825    arm_inst/c/flagsreg/ALUResultE[0]
    SLICE_X58Y65         LUT4 (Prop_lut4_I0_O)        0.124    12.949 r  arm_inst/c/flagsreg/q[3]_i_1__7/O
                         net (fo=1, routed)           0.333    13.282    arm_inst/c/flagsreg/FlagsNextE[3]
    SLICE_X58Y65         FDCE                                         r  arm_inst/c/flagsreg/q_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 arm_inst/dp/wa3wreg/q_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            arm_inst/dp/pcreg/q_reg[30]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.237ns  (logic 2.913ns (22.007%)  route 10.324ns (77.993%))
  Logic Levels:           15  (CARRY4=8 FDCE=1 LUT4=2 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y67         FDCE                         0.000     0.000 r  arm_inst/dp/wa3wreg/q_reg[2]/C
    SLICE_X59Y67         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  arm_inst/dp/wa3wreg/q_reg[2]/Q
                         net (fo=188, routed)         3.265     3.721    arm_inst/dp/wa3mreg/q_reg[0]_7[0]
    SLICE_X58Y64         LUT6 (Prop_lut6_I3_O)        0.124     3.845 f  arm_inst/dp/wa3mreg/q[31]_i_4__0/O
                         net (fo=53, routed)          4.224     8.070    arm_inst/dp/wa3mreg/q_reg[2]_0
    SLICE_X59Y60         LUT6 (Prop_lut6_I0_O)        0.124     8.194 r  arm_inst/dp/wa3mreg/q[0]_i_1__6/O
                         net (fo=2, routed)           0.305     8.498    arm_inst/c/regsE/q_reg[3]_i_2[0]
    SLICE_X59Y61         LUT4 (Prop_lut4_I1_O)        0.124     8.622 r  arm_inst/c/regsE/q[3]_i_5/O
                         net (fo=1, routed)           0.730     9.353    arm_inst/dp/wa3mreg/condinvb[0]
    SLICE_X54Y60         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     9.948 r  arm_inst/dp/wa3mreg/q_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.948    arm_inst/dp/wa3mreg/q_reg[3]_i_2_n_0
    SLICE_X54Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.065 r  arm_inst/dp/wa3mreg/q_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.065    arm_inst/dp/wa3mreg/q_reg[7]_i_2_n_0
    SLICE_X54Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.182 r  arm_inst/dp/wa3mreg/q_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.182    arm_inst/dp/wa3mreg/q_reg[11]_i_4_n_0
    SLICE_X54Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.299 r  arm_inst/dp/wa3mreg/q_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.299    arm_inst/dp/wa3mreg/q_reg[15]_i_2_n_0
    SLICE_X54Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.416 r  arm_inst/dp/wa3mreg/q_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.416    arm_inst/dp/wa3mreg/q_reg[19]_i_2_n_0
    SLICE_X54Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.533 r  arm_inst/dp/wa3mreg/q_reg[22]_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.533    arm_inst/dp/wa3mreg/q_reg[22]_i_4_n_0
    SLICE_X54Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.650 r  arm_inst/dp/wa3mreg/q_reg[27]_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.650    arm_inst/dp/wa3mreg/q_reg[27]_i_4_n_0
    SLICE_X54Y67         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.889 r  arm_inst/dp/wa3mreg/q_reg[31]_i_2/O[2]
                         net (fo=1, routed)           0.407    11.295    arm_inst/dp/wa3mreg/alu/sum[30]
    SLICE_X55Y67         LUT4 (Prop_lut4_I0_O)        0.301    11.596 r  arm_inst/dp/wa3mreg/q[30]_i_3/O
                         net (fo=2, routed)           0.985    12.581    arm_inst/dp/wa3mreg/q[30]_i_3_n_0
    SLICE_X53Y67         LUT6 (Prop_lut6_I5_O)        0.124    12.705 r  arm_inst/dp/wa3mreg/q[30]_i_1__1/O
                         net (fo=2, routed)           0.408    13.113    arm_inst/dp/wa3mreg/q_reg[0]_0[30]
    SLICE_X51Y67         LUT5 (Prop_lut5_I0_O)        0.124    13.237 r  arm_inst/dp/wa3mreg/q[30]_i_1__0/O
                         net (fo=1, routed)           0.000    13.237    arm_inst/dp/pcreg/D[30]
    SLICE_X51Y67         FDCE                                         r  arm_inst/dp/pcreg/q_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 arm_inst/dp/wa3wreg/q_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            arm_inst/dp/pcreg/q_reg[13]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.067ns  (logic 2.646ns (20.249%)  route 10.421ns (79.751%))
  Logic Levels:           10  (CARRY4=4 FDCE=1 LUT4=1 LUT5=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y67         FDCE                         0.000     0.000 r  arm_inst/dp/wa3wreg/q_reg[2]/C
    SLICE_X59Y67         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  arm_inst/dp/wa3wreg/q_reg[2]/Q
                         net (fo=188, routed)         3.265     3.721    arm_inst/dp/wa3mreg/q_reg[0]_7[0]
    SLICE_X58Y64         LUT6 (Prop_lut6_I3_O)        0.124     3.845 f  arm_inst/dp/wa3mreg/q[31]_i_4__0/O
                         net (fo=53, routed)          4.224     8.070    arm_inst/dp/wa3mreg/q_reg[2]_0
    SLICE_X59Y60         LUT6 (Prop_lut6_I0_O)        0.124     8.194 r  arm_inst/dp/wa3mreg/q[0]_i_1__6/O
                         net (fo=2, routed)           0.305     8.498    arm_inst/c/regsE/q_reg[3]_i_2[0]
    SLICE_X59Y61         LUT4 (Prop_lut4_I1_O)        0.124     8.622 r  arm_inst/c/regsE/q[3]_i_5/O
                         net (fo=1, routed)           0.730     9.353    arm_inst/dp/wa3mreg/condinvb[0]
    SLICE_X54Y60         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     9.948 r  arm_inst/dp/wa3mreg/q_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.948    arm_inst/dp/wa3mreg/q_reg[3]_i_2_n_0
    SLICE_X54Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.065 r  arm_inst/dp/wa3mreg/q_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.065    arm_inst/dp/wa3mreg/q_reg[7]_i_2_n_0
    SLICE_X54Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.182 r  arm_inst/dp/wa3mreg/q_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.182    arm_inst/dp/wa3mreg/q_reg[11]_i_4_n_0
    SLICE_X54Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.505 r  arm_inst/dp/wa3mreg/q_reg[15]_i_2/O[1]
                         net (fo=2, routed)           1.212    11.717    arm_inst/dp/wa3mreg/alu/sum[13]
    SLICE_X51Y61         LUT5 (Prop_lut5_I0_O)        0.334    12.051 r  arm_inst/dp/wa3mreg/q[13]_i_1__2/O
                         net (fo=2, routed)           0.685    12.735    arm_inst/dp/wa3mreg/q_reg[0]_0[13]
    SLICE_X51Y61         LUT5 (Prop_lut5_I0_O)        0.332    13.067 r  arm_inst/dp/wa3mreg/q[13]_i_1__1/O
                         net (fo=1, routed)           0.000    13.067    arm_inst/dp/pcreg/D[13]
    SLICE_X51Y61         FDCE                                         r  arm_inst/dp/pcreg/q_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 arm_inst/dp/wa3wreg/q_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            arm_inst/dp/aluresreg/q_reg[30]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.058ns  (logic 2.789ns (21.359%)  route 10.269ns (78.641%))
  Logic Levels:           14  (CARRY4=8 FDCE=1 LUT4=2 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y67         FDCE                         0.000     0.000 r  arm_inst/dp/wa3wreg/q_reg[2]/C
    SLICE_X59Y67         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  arm_inst/dp/wa3wreg/q_reg[2]/Q
                         net (fo=188, routed)         3.265     3.721    arm_inst/dp/wa3mreg/q_reg[0]_7[0]
    SLICE_X58Y64         LUT6 (Prop_lut6_I3_O)        0.124     3.845 f  arm_inst/dp/wa3mreg/q[31]_i_4__0/O
                         net (fo=53, routed)          4.224     8.070    arm_inst/dp/wa3mreg/q_reg[2]_0
    SLICE_X59Y60         LUT6 (Prop_lut6_I0_O)        0.124     8.194 r  arm_inst/dp/wa3mreg/q[0]_i_1__6/O
                         net (fo=2, routed)           0.305     8.498    arm_inst/c/regsE/q_reg[3]_i_2[0]
    SLICE_X59Y61         LUT4 (Prop_lut4_I1_O)        0.124     8.622 r  arm_inst/c/regsE/q[3]_i_5/O
                         net (fo=1, routed)           0.730     9.353    arm_inst/dp/wa3mreg/condinvb[0]
    SLICE_X54Y60         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     9.948 r  arm_inst/dp/wa3mreg/q_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.948    arm_inst/dp/wa3mreg/q_reg[3]_i_2_n_0
    SLICE_X54Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.065 r  arm_inst/dp/wa3mreg/q_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.065    arm_inst/dp/wa3mreg/q_reg[7]_i_2_n_0
    SLICE_X54Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.182 r  arm_inst/dp/wa3mreg/q_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.182    arm_inst/dp/wa3mreg/q_reg[11]_i_4_n_0
    SLICE_X54Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.299 r  arm_inst/dp/wa3mreg/q_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.299    arm_inst/dp/wa3mreg/q_reg[15]_i_2_n_0
    SLICE_X54Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.416 r  arm_inst/dp/wa3mreg/q_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.416    arm_inst/dp/wa3mreg/q_reg[19]_i_2_n_0
    SLICE_X54Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.533 r  arm_inst/dp/wa3mreg/q_reg[22]_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.533    arm_inst/dp/wa3mreg/q_reg[22]_i_4_n_0
    SLICE_X54Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.650 r  arm_inst/dp/wa3mreg/q_reg[27]_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.650    arm_inst/dp/wa3mreg/q_reg[27]_i_4_n_0
    SLICE_X54Y67         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.889 r  arm_inst/dp/wa3mreg/q_reg[31]_i_2/O[2]
                         net (fo=1, routed)           0.407    11.295    arm_inst/dp/wa3mreg/alu/sum[30]
    SLICE_X55Y67         LUT4 (Prop_lut4_I0_O)        0.301    11.596 r  arm_inst/dp/wa3mreg/q[30]_i_3/O
                         net (fo=2, routed)           0.985    12.581    arm_inst/dp/wa3mreg/q[30]_i_3_n_0
    SLICE_X53Y67         LUT6 (Prop_lut6_I5_O)        0.124    12.705 r  arm_inst/dp/wa3mreg/q[30]_i_1__1/O
                         net (fo=2, routed)           0.353    13.058    arm_inst/dp/aluresreg/D[30]
    SLICE_X53Y67         FDCE                                         r  arm_inst/dp/aluresreg/q_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 arm_inst/dp/wa3wreg/q_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            arm_inst/c/flagsreg/q_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.007ns  (logic 2.871ns (22.073%)  route 10.136ns (77.927%))
  Logic Levels:           14  (CARRY4=8 FDCE=1 LUT4=1 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y67         FDCE                         0.000     0.000 r  arm_inst/dp/wa3wreg/q_reg[2]/C
    SLICE_X59Y67         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  arm_inst/dp/wa3wreg/q_reg[2]/Q
                         net (fo=188, routed)         3.265     3.721    arm_inst/dp/wa3mreg/q_reg[0]_7[0]
    SLICE_X58Y64         LUT6 (Prop_lut6_I3_O)        0.124     3.845 f  arm_inst/dp/wa3mreg/q[31]_i_4__0/O
                         net (fo=53, routed)          4.224     8.070    arm_inst/dp/wa3mreg/q_reg[2]_0
    SLICE_X59Y60         LUT6 (Prop_lut6_I0_O)        0.124     8.194 r  arm_inst/dp/wa3mreg/q[0]_i_1__6/O
                         net (fo=2, routed)           0.305     8.498    arm_inst/c/regsE/q_reg[3]_i_2[0]
    SLICE_X59Y61         LUT4 (Prop_lut4_I1_O)        0.124     8.622 r  arm_inst/c/regsE/q[3]_i_5/O
                         net (fo=1, routed)           0.730     9.353    arm_inst/dp/wa3mreg/condinvb[0]
    SLICE_X54Y60         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     9.948 r  arm_inst/dp/wa3mreg/q_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.948    arm_inst/dp/wa3mreg/q_reg[3]_i_2_n_0
    SLICE_X54Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.065 r  arm_inst/dp/wa3mreg/q_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.065    arm_inst/dp/wa3mreg/q_reg[7]_i_2_n_0
    SLICE_X54Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.182 r  arm_inst/dp/wa3mreg/q_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.182    arm_inst/dp/wa3mreg/q_reg[11]_i_4_n_0
    SLICE_X54Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.299 r  arm_inst/dp/wa3mreg/q_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.299    arm_inst/dp/wa3mreg/q_reg[15]_i_2_n_0
    SLICE_X54Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.416 r  arm_inst/dp/wa3mreg/q_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.416    arm_inst/dp/wa3mreg/q_reg[19]_i_2_n_0
    SLICE_X54Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.533 r  arm_inst/dp/wa3mreg/q_reg[22]_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.533    arm_inst/dp/wa3mreg/q_reg[22]_i_4_n_0
    SLICE_X54Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.650 r  arm_inst/dp/wa3mreg/q_reg[27]_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.650    arm_inst/dp/wa3mreg/q_reg[27]_i_4_n_0
    SLICE_X54Y67         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.965 r  arm_inst/dp/wa3mreg/q_reg[31]_i_2/O[3]
                         net (fo=2, routed)           0.821    11.785    arm_inst/dp/wa3mreg/alu/sum[31]
    SLICE_X58Y67         LUT6 (Prop_lut6_I0_O)        0.307    12.092 f  arm_inst/dp/wa3mreg/q[0]_i_2/O
                         net (fo=1, routed)           0.791    12.883    arm_inst/c/flagsreg/q_reg[0]_1
    SLICE_X58Y66         LUT5 (Prop_lut5_I4_O)        0.124    13.007 r  arm_inst/c/flagsreg/q[0]_i_1__7/O
                         net (fo=1, routed)           0.000    13.007    arm_inst/c/flagsreg/FlagsNextE[0]
    SLICE_X58Y66         FDCE                                         r  arm_inst/c/flagsreg/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 arm_inst/dp/wa3wreg/q_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            arm_inst/dp/pcreg/q_reg[24]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.988ns  (logic 2.646ns (20.373%)  route 10.342ns (79.627%))
  Logic Levels:           13  (CARRY4=7 FDCE=1 LUT4=1 LUT5=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y67         FDCE                         0.000     0.000 r  arm_inst/dp/wa3wreg/q_reg[2]/C
    SLICE_X59Y67         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  arm_inst/dp/wa3wreg/q_reg[2]/Q
                         net (fo=188, routed)         3.265     3.721    arm_inst/dp/wa3mreg/q_reg[0]_7[0]
    SLICE_X58Y64         LUT6 (Prop_lut6_I3_O)        0.124     3.845 f  arm_inst/dp/wa3mreg/q[31]_i_4__0/O
                         net (fo=53, routed)          4.224     8.070    arm_inst/dp/wa3mreg/q_reg[2]_0
    SLICE_X59Y60         LUT6 (Prop_lut6_I0_O)        0.124     8.194 r  arm_inst/dp/wa3mreg/q[0]_i_1__6/O
                         net (fo=2, routed)           0.305     8.498    arm_inst/c/regsE/q_reg[3]_i_2[0]
    SLICE_X59Y61         LUT4 (Prop_lut4_I1_O)        0.124     8.622 r  arm_inst/c/regsE/q[3]_i_5/O
                         net (fo=1, routed)           0.730     9.353    arm_inst/dp/wa3mreg/condinvb[0]
    SLICE_X54Y60         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     9.948 r  arm_inst/dp/wa3mreg/q_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.948    arm_inst/dp/wa3mreg/q_reg[3]_i_2_n_0
    SLICE_X54Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.065 r  arm_inst/dp/wa3mreg/q_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.065    arm_inst/dp/wa3mreg/q_reg[7]_i_2_n_0
    SLICE_X54Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.182 r  arm_inst/dp/wa3mreg/q_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.182    arm_inst/dp/wa3mreg/q_reg[11]_i_4_n_0
    SLICE_X54Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.299 r  arm_inst/dp/wa3mreg/q_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.299    arm_inst/dp/wa3mreg/q_reg[15]_i_2_n_0
    SLICE_X54Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.416 r  arm_inst/dp/wa3mreg/q_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.416    arm_inst/dp/wa3mreg/q_reg[19]_i_2_n_0
    SLICE_X54Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.533 r  arm_inst/dp/wa3mreg/q_reg[22]_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.533    arm_inst/dp/wa3mreg/q_reg[22]_i_4_n_0
    SLICE_X54Y66         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.752 r  arm_inst/dp/wa3mreg/q_reg[27]_i_4/O[0]
                         net (fo=2, routed)           0.993    11.744    arm_inst/dp/wa3mreg/alu/sum[24]
    SLICE_X49Y66         LUT5 (Prop_lut5_I0_O)        0.295    12.039 r  arm_inst/dp/wa3mreg/q[24]_i_1__1/O
                         net (fo=2, routed)           0.825    12.864    arm_inst/dp/wa3mreg/q_reg[0]_0[24]
    SLICE_X51Y66         LUT5 (Prop_lut5_I0_O)        0.124    12.988 r  arm_inst/dp/wa3mreg/q[24]_i_1__0/O
                         net (fo=1, routed)           0.000    12.988    arm_inst/dp/pcreg/D[24]
    SLICE_X51Y66         FDCE                                         r  arm_inst/dp/pcreg/q_reg[24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 arm_inst/dp/wa3wreg/q_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            arm_inst/dp/pcreg/q_reg[29]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.961ns  (logic 2.878ns (22.205%)  route 10.083ns (77.795%))
  Logic Levels:           14  (CARRY4=8 FDCE=1 LUT4=1 LUT5=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y67         FDCE                         0.000     0.000 r  arm_inst/dp/wa3wreg/q_reg[2]/C
    SLICE_X59Y67         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  arm_inst/dp/wa3wreg/q_reg[2]/Q
                         net (fo=188, routed)         3.265     3.721    arm_inst/dp/wa3mreg/q_reg[0]_7[0]
    SLICE_X58Y64         LUT6 (Prop_lut6_I3_O)        0.124     3.845 f  arm_inst/dp/wa3mreg/q[31]_i_4__0/O
                         net (fo=53, routed)          4.224     8.070    arm_inst/dp/wa3mreg/q_reg[2]_0
    SLICE_X59Y60         LUT6 (Prop_lut6_I0_O)        0.124     8.194 r  arm_inst/dp/wa3mreg/q[0]_i_1__6/O
                         net (fo=2, routed)           0.305     8.498    arm_inst/c/regsE/q_reg[3]_i_2[0]
    SLICE_X59Y61         LUT4 (Prop_lut4_I1_O)        0.124     8.622 r  arm_inst/c/regsE/q[3]_i_5/O
                         net (fo=1, routed)           0.730     9.353    arm_inst/dp/wa3mreg/condinvb[0]
    SLICE_X54Y60         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     9.948 r  arm_inst/dp/wa3mreg/q_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.948    arm_inst/dp/wa3mreg/q_reg[3]_i_2_n_0
    SLICE_X54Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.065 r  arm_inst/dp/wa3mreg/q_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.065    arm_inst/dp/wa3mreg/q_reg[7]_i_2_n_0
    SLICE_X54Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.182 r  arm_inst/dp/wa3mreg/q_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.182    arm_inst/dp/wa3mreg/q_reg[11]_i_4_n_0
    SLICE_X54Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.299 r  arm_inst/dp/wa3mreg/q_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.299    arm_inst/dp/wa3mreg/q_reg[15]_i_2_n_0
    SLICE_X54Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.416 r  arm_inst/dp/wa3mreg/q_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.416    arm_inst/dp/wa3mreg/q_reg[19]_i_2_n_0
    SLICE_X54Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.533 r  arm_inst/dp/wa3mreg/q_reg[22]_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.533    arm_inst/dp/wa3mreg/q_reg[22]_i_4_n_0
    SLICE_X54Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.650 r  arm_inst/dp/wa3mreg/q_reg[27]_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.650    arm_inst/dp/wa3mreg/q_reg[27]_i_4_n_0
    SLICE_X54Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.973 r  arm_inst/dp/wa3mreg/q_reg[31]_i_2/O[1]
                         net (fo=2, routed)           0.744    11.717    arm_inst/dp/wa3mreg/alu/sum[29]
    SLICE_X49Y66         LUT5 (Prop_lut5_I0_O)        0.306    12.023 r  arm_inst/dp/wa3mreg/q[29]_i_1__2/O
                         net (fo=2, routed)           0.814    12.837    arm_inst/dp/wa3mreg/q_reg[0]_0[29]
    SLICE_X51Y66         LUT5 (Prop_lut5_I0_O)        0.124    12.961 r  arm_inst/dp/wa3mreg/q[29]_i_1__1/O
                         net (fo=1, routed)           0.000    12.961    arm_inst/dp/pcreg/D[29]
    SLICE_X51Y66         FDCE                                         r  arm_inst/dp/pcreg/q_reg[29]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 arm_inst/dp/instrreg/q_reg[23]/C
                            (rising edge-triggered cell FDCE)
  Destination:            arm_inst/c/flushedregsE/q_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.260ns  (logic 0.186ns (71.509%)  route 0.074ns (28.491%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y66         FDCE                         0.000     0.000 r  arm_inst/dp/instrreg/q_reg[23]/C
    SLICE_X61Y66         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  arm_inst/dp/instrreg/q_reg[23]/Q
                         net (fo=3, routed)           0.074     0.215    arm_inst/dp/instrreg/InstrD[23]
    SLICE_X60Y66         LUT6 (Prop_lut6_I4_O)        0.045     0.260 r  arm_inst/dp/instrreg/q[6]_i_1__0/O
                         net (fo=1, routed)           0.000     0.260    arm_inst/c/flushedregsE/p_0_in[4]
    SLICE_X60Y66         FDCE                                         r  arm_inst/c/flushedregsE/q_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 arm_inst/dp/wa3ereg/q_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            arm_inst/dp/wa3mreg/q_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.280ns  (logic 0.148ns (52.947%)  route 0.132ns (47.053%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y66         FDCE                         0.000     0.000 r  arm_inst/dp/wa3ereg/q_reg[0]/C
    SLICE_X60Y66         FDCE (Prop_fdce_C_Q)         0.148     0.148 r  arm_inst/dp/wa3ereg/q_reg[0]/Q
                         net (fo=3, routed)           0.132     0.280    arm_inst/dp/wa3mreg/q_reg[1]_6[0]
    SLICE_X60Y67         FDCE                                         r  arm_inst/dp/wa3mreg/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 arm_inst/c/regsM/q_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            arm_inst/c/regsW/q_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.281ns  (logic 0.128ns (45.525%)  route 0.153ns (54.475%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y66         FDCE                         0.000     0.000 r  arm_inst/c/regsM/q_reg[0]/C
    SLICE_X58Y66         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  arm_inst/c/regsM/q_reg[0]/Q
                         net (fo=3, routed)           0.153     0.281    arm_inst/c/regsW/D[0]
    SLICE_X58Y66         FDCE                                         r  arm_inst/c/regsW/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 arm_inst/c/flushedregsE/q_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            arm_inst/c/regsM/q_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.283ns  (logic 0.141ns (49.892%)  route 0.142ns (50.108%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y67         FDCE                         0.000     0.000 r  arm_inst/c/flushedregsE/q_reg[1]/C
    SLICE_X58Y67         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  arm_inst/c/flushedregsE/q_reg[1]/Q
                         net (fo=4, routed)           0.142     0.283    arm_inst/c/regsM/D[2]
    SLICE_X58Y67         FDCE                                         r  arm_inst/c/regsM/q_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 arm_inst/dp/aluresreg/q_reg[24]/C
                            (rising edge-triggered cell FDCE)
  Destination:            arm_inst/dp/aluoutreg/q_reg[24]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.287ns  (logic 0.141ns (49.070%)  route 0.146ns (50.930%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y66         FDCE                         0.000     0.000 r  arm_inst/dp/aluresreg/q_reg[24]/C
    SLICE_X49Y66         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  arm_inst/dp/aluresreg/q_reg[24]/Q
                         net (fo=5, routed)           0.146     0.287    arm_inst/dp/aluoutreg/q_reg[31]_0[24]
    SLICE_X49Y67         FDCE                                         r  arm_inst/dp/aluoutreg/q_reg[24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 arm_inst/dp/aluresreg/q_reg[11]/C
                            (rising edge-triggered cell FDCE)
  Destination:            arm_inst/dp/aluoutreg/q_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.292ns  (logic 0.141ns (48.306%)  route 0.151ns (51.694%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y63         FDCE                         0.000     0.000 r  arm_inst/dp/aluresreg/q_reg[11]/C
    SLICE_X59Y63         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  arm_inst/dp/aluresreg/q_reg[11]/Q
                         net (fo=4, routed)           0.151     0.292    arm_inst/dp/aluoutreg/q_reg[31]_0[11]
    SLICE_X59Y63         FDCE                                         r  arm_inst/dp/aluoutreg/q_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 arm_inst/dp/wdreg/q_reg[13]/C
                            (rising edge-triggered cell FDCE)
  Destination:            dmem_inst/RAM_reg/DIADI[13]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.295ns  (logic 0.128ns (43.452%)  route 0.167ns (56.548%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y64         FDCE                         0.000     0.000 r  arm_inst/dp/wdreg/q_reg[13]/C
    SLICE_X57Y64         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  arm_inst/dp/wdreg/q_reg[13]/Q
                         net (fo=1, routed)           0.167     0.295    dmem_inst/RAM_reg_0[13]
    RAMB18_X2Y26         RAMB18E1                                     r  dmem_inst/RAM_reg/DIADI[13]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 arm_inst/dp/wdreg/q_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            dmem_inst/RAM_reg/DIADI[2]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.299ns  (logic 0.128ns (42.837%)  route 0.171ns (57.163%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y62         FDCE                         0.000     0.000 r  arm_inst/dp/wdreg/q_reg[2]/C
    SLICE_X57Y62         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  arm_inst/dp/wdreg/q_reg[2]/Q
                         net (fo=1, routed)           0.171     0.299    dmem_inst/RAM_reg_0[2]
    RAMB18_X2Y26         RAMB18E1                                     r  dmem_inst/RAM_reg/DIADI[2]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 arm_inst/dp/wdreg/q_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            dmem_inst/RAM_reg/DIADI[3]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.299ns  (logic 0.128ns (42.817%)  route 0.171ns (57.183%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y62         FDCE                         0.000     0.000 r  arm_inst/dp/wdreg/q_reg[3]/C
    SLICE_X57Y62         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  arm_inst/dp/wdreg/q_reg[3]/Q
                         net (fo=1, routed)           0.171     0.299    dmem_inst/RAM_reg_0[3]
    RAMB18_X2Y26         RAMB18E1                                     r  dmem_inst/RAM_reg/DIADI[3]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 arm_inst/dp/aluresreg/q_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            arm_inst/dp/aluoutreg/q_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.301ns  (logic 0.141ns (46.848%)  route 0.160ns (53.152%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y63         FDCE                         0.000     0.000 r  arm_inst/dp/aluresreg/q_reg[10]/C
    SLICE_X58Y63         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  arm_inst/dp/aluresreg/q_reg[10]/Q
                         net (fo=4, routed)           0.160     0.301    arm_inst/dp/aluoutreg/q_reg[31]_0[10]
    SLICE_X58Y63         FDCE                                         r  arm_inst/dp/aluoutreg/q_reg[10]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display_inst/refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.512ns  (logic 4.224ns (44.407%)  route 5.288ns (55.593%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.626     5.147    display_inst/clk_IBUF_BUFG
    SLICE_X63Y56         FDRE                                         r  display_inst/refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y56         FDRE (Prop_fdre_C_Q)         0.456     5.603 r  display_inst/refresh_counter_reg[19]/Q
                         net (fo=9, routed)           1.019     6.622    arm_inst/dp/pcreg/active_digit[1]
    SLICE_X60Y59         LUT6 (Prop_lut6_I3_O)        0.124     6.746 f  arm_inst/dp/pcreg/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.009     7.755    arm_inst/dp/pcreg/seg_OBUF[6]_inst_i_3_n_0
    SLICE_X64Y56         LUT4 (Prop_lut4_I0_O)        0.124     7.879 r  arm_inst/dp/pcreg/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.260    11.139    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    14.659 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    14.659    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_inst/refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.480ns  (logic 4.492ns (47.377%)  route 4.989ns (52.623%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.626     5.147    display_inst/clk_IBUF_BUFG
    SLICE_X63Y56         FDRE                                         r  display_inst/refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y56         FDRE (Prop_fdre_C_Q)         0.456     5.603 r  display_inst/refresh_counter_reg[19]/Q
                         net (fo=9, routed)           1.038     6.641    arm_inst/dp/pcreg/active_digit[1]
    SLICE_X60Y59         LUT6 (Prop_lut6_I3_O)        0.124     6.765 r  arm_inst/dp/pcreg/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.033     7.798    arm_inst/dp/pcreg/seg_OBUF[6]_inst_i_5_n_0
    SLICE_X64Y56         LUT4 (Prop_lut4_I3_O)        0.152     7.950 r  arm_inst/dp/pcreg/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.918    10.868    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.760    14.627 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.627    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_inst/refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.431ns  (logic 4.235ns (44.909%)  route 5.196ns (55.091%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.626     5.147    display_inst/clk_IBUF_BUFG
    SLICE_X63Y56         FDRE                                         r  display_inst/refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y56         FDRE (Prop_fdre_C_Q)         0.456     5.603 r  display_inst/refresh_counter_reg[19]/Q
                         net (fo=9, routed)           1.038     6.641    arm_inst/dp/pcreg/active_digit[1]
    SLICE_X60Y59         LUT6 (Prop_lut6_I3_O)        0.124     6.765 r  arm_inst/dp/pcreg/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.889     7.654    arm_inst/dp/pcreg/seg_OBUF[6]_inst_i_5_n_0
    SLICE_X64Y56         LUT4 (Prop_lut4_I3_O)        0.124     7.778 r  arm_inst/dp/pcreg/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.269    11.047    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    14.578 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    14.578    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_inst/refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.385ns  (logic 4.445ns (47.360%)  route 4.940ns (52.640%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.626     5.147    display_inst/clk_IBUF_BUFG
    SLICE_X63Y56         FDRE                                         r  display_inst/refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y56         FDRE (Prop_fdre_C_Q)         0.456     5.603 r  display_inst/refresh_counter_reg[19]/Q
                         net (fo=9, routed)           1.038     6.641    arm_inst/dp/pcreg/active_digit[1]
    SLICE_X60Y59         LUT6 (Prop_lut6_I3_O)        0.124     6.765 r  arm_inst/dp/pcreg/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.043     7.808    arm_inst/dp/pcreg/seg_OBUF[6]_inst_i_5_n_0
    SLICE_X64Y56         LUT4 (Prop_lut4_I2_O)        0.150     7.958 r  arm_inst/dp/pcreg/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.859    10.817    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.715    14.532 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.532    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_inst/refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.322ns  (logic 4.444ns (47.675%)  route 4.878ns (52.325%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.626     5.147    display_inst/clk_IBUF_BUFG
    SLICE_X63Y56         FDRE                                         r  display_inst/refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y56         FDRE (Prop_fdre_C_Q)         0.456     5.603 r  display_inst/refresh_counter_reg[19]/Q
                         net (fo=9, routed)           1.019     6.622    arm_inst/dp/pcreg/active_digit[1]
    SLICE_X60Y59         LUT6 (Prop_lut6_I3_O)        0.124     6.746 f  arm_inst/dp/pcreg/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.009     7.755    arm_inst/dp/pcreg/seg_OBUF[6]_inst_i_3_n_0
    SLICE_X64Y56         LUT4 (Prop_lut4_I0_O)        0.153     7.908 r  arm_inst/dp/pcreg/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.850    10.758    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.711    14.469 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    14.469    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_inst/refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.232ns  (logic 4.239ns (45.918%)  route 4.993ns (54.082%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.626     5.147    display_inst/clk_IBUF_BUFG
    SLICE_X63Y56         FDRE                                         r  display_inst/refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y56         FDRE (Prop_fdre_C_Q)         0.456     5.603 r  display_inst/refresh_counter_reg[19]/Q
                         net (fo=9, routed)           1.038     6.641    arm_inst/dp/pcreg/active_digit[1]
    SLICE_X60Y59         LUT6 (Prop_lut6_I3_O)        0.124     6.765 r  arm_inst/dp/pcreg/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.033     7.798    arm_inst/dp/pcreg/seg_OBUF[6]_inst_i_5_n_0
    SLICE_X64Y56         LUT4 (Prop_lut4_I1_O)        0.124     7.922 r  arm_inst/dp/pcreg/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.922    10.844    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    14.379 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.379    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_inst/refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.227ns  (logic 4.233ns (45.878%)  route 4.994ns (54.122%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.626     5.147    display_inst/clk_IBUF_BUFG
    SLICE_X63Y56         FDRE                                         r  display_inst/refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y56         FDRE (Prop_fdre_C_Q)         0.456     5.603 r  display_inst/refresh_counter_reg[19]/Q
                         net (fo=9, routed)           1.038     6.641    arm_inst/dp/pcreg/active_digit[1]
    SLICE_X60Y59         LUT6 (Prop_lut6_I3_O)        0.124     6.765 f  arm_inst/dp/pcreg/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.043     7.808    arm_inst/dp/pcreg/seg_OBUF[6]_inst_i_5_n_0
    SLICE_X64Y56         LUT4 (Prop_lut4_I3_O)        0.124     7.932 r  arm_inst/dp/pcreg/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.913    10.845    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    14.374 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.374    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_inst/refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.014ns  (logic 4.342ns (54.181%)  route 3.672ns (45.819%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.626     5.147    display_inst/clk_IBUF_BUFG
    SLICE_X63Y56         FDRE                                         r  display_inst/refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y56         FDRE (Prop_fdre_C_Q)         0.456     5.603 f  display_inst/refresh_counter_reg[18]/Q
                         net (fo=9, routed)           1.246     6.848    display_inst/active_digit[0]
    SLICE_X64Y44         LUT2 (Prop_lut2_I0_O)        0.152     7.000 r  display_inst/an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.427     9.427    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.734    13.161 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.161    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_inst/refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.693ns  (logic 4.309ns (56.015%)  route 3.384ns (43.985%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.626     5.147    display_inst/clk_IBUF_BUFG
    SLICE_X63Y56         FDRE                                         r  display_inst/refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y56         FDRE (Prop_fdre_C_Q)         0.456     5.603 f  display_inst/refresh_counter_reg[18]/Q
                         net (fo=9, routed)           1.256     6.858    display_inst/active_digit[0]
    SLICE_X64Y44         LUT2 (Prop_lut2_I1_O)        0.150     7.008 r  display_inst/an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.128     9.137    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.703    12.840 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.840    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_inst/refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.472ns  (logic 4.103ns (54.913%)  route 3.369ns (45.087%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.626     5.147    display_inst/clk_IBUF_BUFG
    SLICE_X63Y56         FDRE                                         r  display_inst/refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y56         FDRE (Prop_fdre_C_Q)         0.456     5.603 r  display_inst/refresh_counter_reg[18]/Q
                         net (fo=9, routed)           1.246     6.848    display_inst/active_digit[0]
    SLICE_X64Y44         LUT2 (Prop_lut2_I0_O)        0.124     6.972 r  display_inst/an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.123     9.096    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.523    12.619 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.619    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display_inst/refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.354ns  (logic 1.390ns (59.054%)  route 0.964ns (40.946%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.593     1.476    display_inst/clk_IBUF_BUFG
    SLICE_X63Y56         FDRE                                         r  display_inst/refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y56         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  display_inst/refresh_counter_reg[19]/Q
                         net (fo=9, routed)           0.472     2.089    display_inst/active_digit[1]
    SLICE_X64Y44         LUT2 (Prop_lut2_I1_O)        0.045     2.134 r  display_inst/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.492     2.626    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         1.204     3.830 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.830    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_inst/refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.410ns  (logic 1.410ns (58.506%)  route 1.000ns (41.494%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.593     1.476    display_inst/clk_IBUF_BUFG
    SLICE_X63Y56         FDRE                                         r  display_inst/refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y56         FDRE (Prop_fdre_C_Q)         0.141     1.617 f  display_inst/refresh_counter_reg[19]/Q
                         net (fo=9, routed)           0.472     2.089    display_inst/active_digit[1]
    SLICE_X64Y44         LUT2 (Prop_lut2_I1_O)        0.045     2.134 r  display_inst/an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.528     2.662    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         1.224     3.886 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.886    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_inst/refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.454ns  (logic 1.450ns (59.096%)  route 1.004ns (40.904%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.593     1.476    display_inst/clk_IBUF_BUFG
    SLICE_X63Y56         FDRE                                         r  display_inst/refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y56         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  display_inst/refresh_counter_reg[19]/Q
                         net (fo=9, routed)           0.472     2.089    display_inst/active_digit[1]
    SLICE_X64Y44         LUT2 (Prop_lut2_I0_O)        0.043     2.132 r  display_inst/an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.532     2.664    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         1.266     3.930 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.930    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_inst/refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.576ns  (logic 1.468ns (57.012%)  route 1.107ns (42.988%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.593     1.476    display_inst/clk_IBUF_BUFG
    SLICE_X63Y56         FDRE                                         r  display_inst/refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y56         FDRE (Prop_fdre_C_Q)         0.141     1.617 f  display_inst/refresh_counter_reg[19]/Q
                         net (fo=9, routed)           0.472     2.089    display_inst/active_digit[1]
    SLICE_X64Y44         LUT2 (Prop_lut2_I1_O)        0.043     2.132 r  display_inst/an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.636     2.767    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         1.284     4.052 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.052    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_inst/refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.858ns  (logic 1.503ns (52.579%)  route 1.355ns (47.421%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.593     1.476    display_inst/clk_IBUF_BUFG
    SLICE_X63Y56         FDRE                                         r  display_inst/refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y56         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  display_inst/refresh_counter_reg[18]/Q
                         net (fo=9, routed)           0.229     1.846    arm_inst/dp/pcreg/active_digit[0]
    SLICE_X60Y59         LUT6 (Prop_lut6_I4_O)        0.045     1.891 r  arm_inst/dp/pcreg/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.325     2.216    arm_inst/dp/pcreg/seg_OBUF[6]_inst_i_5_n_0
    SLICE_X64Y56         LUT4 (Prop_lut4_I2_O)        0.043     2.259 r  arm_inst/dp/pcreg/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.801     3.060    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         1.274     4.334 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.334    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_inst/refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.864ns  (logic 1.467ns (51.214%)  route 1.397ns (48.786%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.593     1.476    display_inst/clk_IBUF_BUFG
    SLICE_X63Y56         FDRE                                         r  display_inst/refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y56         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  display_inst/refresh_counter_reg[18]/Q
                         net (fo=9, routed)           0.231     1.848    arm_inst/dp/pcreg/active_digit[0]
    SLICE_X60Y59         LUT6 (Prop_lut6_I4_O)        0.045     1.893 r  arm_inst/dp/pcreg/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.301     2.194    arm_inst/dp/pcreg/seg_OBUF[6]_inst_i_2_n_0
    SLICE_X64Y56         LUT4 (Prop_lut4_I0_O)        0.045     2.239 r  arm_inst/dp/pcreg/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.866     3.105    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         1.236     4.341 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.341    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_inst/refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.936ns  (logic 1.461ns (49.757%)  route 1.475ns (50.243%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.593     1.476    display_inst/clk_IBUF_BUFG
    SLICE_X63Y56         FDRE                                         r  display_inst/refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y56         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  display_inst/refresh_counter_reg[18]/Q
                         net (fo=9, routed)           0.231     1.848    arm_inst/dp/pcreg/active_digit[0]
    SLICE_X60Y59         LUT6 (Prop_lut6_I4_O)        0.045     1.893 r  arm_inst/dp/pcreg/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.385     2.278    arm_inst/dp/pcreg/seg_OBUF[6]_inst_i_2_n_0
    SLICE_X64Y56         LUT4 (Prop_lut4_I0_O)        0.045     2.323 r  arm_inst/dp/pcreg/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.860     3.183    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         1.230     4.413 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.413    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_inst/refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.942ns  (logic 1.463ns (49.731%)  route 1.479ns (50.269%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.593     1.476    display_inst/clk_IBUF_BUFG
    SLICE_X63Y56         FDRE                                         r  display_inst/refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y56         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  display_inst/refresh_counter_reg[18]/Q
                         net (fo=9, routed)           0.231     1.848    arm_inst/dp/pcreg/active_digit[0]
    SLICE_X60Y59         LUT6 (Prop_lut6_I4_O)        0.045     1.893 r  arm_inst/dp/pcreg/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.214     2.107    arm_inst/dp/pcreg/seg_OBUF[6]_inst_i_2_n_0
    SLICE_X64Y56         LUT4 (Prop_lut4_I0_O)        0.045     2.152 r  arm_inst/dp/pcreg/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.035     3.186    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         1.232     4.419 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.419    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_inst/refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.958ns  (logic 1.542ns (52.147%)  route 1.415ns (47.853%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.593     1.476    display_inst/clk_IBUF_BUFG
    SLICE_X63Y56         FDRE                                         r  display_inst/refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y56         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  display_inst/refresh_counter_reg[18]/Q
                         net (fo=9, routed)           0.231     1.848    arm_inst/dp/pcreg/active_digit[0]
    SLICE_X60Y59         LUT6 (Prop_lut6_I4_O)        0.045     1.893 r  arm_inst/dp/pcreg/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.301     2.194    arm_inst/dp/pcreg/seg_OBUF[6]_inst_i_2_n_0
    SLICE_X64Y56         LUT4 (Prop_lut4_I0_O)        0.047     2.241 r  arm_inst/dp/pcreg/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.884     3.125    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.309     4.434 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.434    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_inst/refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.982ns  (logic 1.508ns (50.571%)  route 1.474ns (49.429%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.593     1.476    display_inst/clk_IBUF_BUFG
    SLICE_X63Y56         FDRE                                         r  display_inst/refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y56         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  display_inst/refresh_counter_reg[18]/Q
                         net (fo=9, routed)           0.231     1.848    arm_inst/dp/pcreg/active_digit[0]
    SLICE_X60Y59         LUT6 (Prop_lut6_I4_O)        0.045     1.893 r  arm_inst/dp/pcreg/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.385     2.278    arm_inst/dp/pcreg/seg_OBUF[6]_inst_i_2_n_0
    SLICE_X64Y56         LUT4 (Prop_lut4_I0_O)        0.044     2.322 r  arm_inst/dp/pcreg/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.858     3.180    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         1.278     4.458 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.458    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            27 Endpoints
Min Delay            27 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clk_div_counter_reg[24]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.135ns  (logic 1.441ns (28.066%)  route 3.694ns (71.934%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.787ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=316, routed)         3.694     5.135    reset_IBUF
    SLICE_X36Y47         FDCE                                         f  clk_div_counter_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.446     4.787    clk_IBUF_BUFG
    SLICE_X36Y47         FDCE                                         r  clk_div_counter_reg[24]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clk_div_counter_reg[25]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.135ns  (logic 1.441ns (28.066%)  route 3.694ns (71.934%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.787ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=316, routed)         3.694     5.135    reset_IBUF
    SLICE_X36Y47         FDCE                                         f  clk_div_counter_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.446     4.787    clk_IBUF_BUFG
    SLICE_X36Y47         FDCE                                         r  clk_div_counter_reg[25]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clk_div_counter_reg[26]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.135ns  (logic 1.441ns (28.066%)  route 3.694ns (71.934%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.787ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=316, routed)         3.694     5.135    reset_IBUF
    SLICE_X36Y47         FDCE                                         f  clk_div_counter_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.446     4.787    clk_IBUF_BUFG
    SLICE_X36Y47         FDCE                                         r  clk_div_counter_reg[26]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clk_div_counter_reg[20]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.987ns  (logic 1.441ns (28.901%)  route 3.546ns (71.099%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=316, routed)         3.546     4.987    reset_IBUF
    SLICE_X36Y46         FDCE                                         f  clk_div_counter_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.445     4.786    clk_IBUF_BUFG
    SLICE_X36Y46         FDCE                                         r  clk_div_counter_reg[20]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clk_div_counter_reg[21]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.987ns  (logic 1.441ns (28.901%)  route 3.546ns (71.099%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=316, routed)         3.546     4.987    reset_IBUF
    SLICE_X36Y46         FDCE                                         f  clk_div_counter_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.445     4.786    clk_IBUF_BUFG
    SLICE_X36Y46         FDCE                                         r  clk_div_counter_reg[21]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clk_div_counter_reg[22]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.987ns  (logic 1.441ns (28.901%)  route 3.546ns (71.099%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=316, routed)         3.546     4.987    reset_IBUF
    SLICE_X36Y46         FDCE                                         f  clk_div_counter_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.445     4.786    clk_IBUF_BUFG
    SLICE_X36Y46         FDCE                                         r  clk_div_counter_reg[22]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clk_div_counter_reg[23]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.987ns  (logic 1.441ns (28.901%)  route 3.546ns (71.099%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=316, routed)         3.546     4.987    reset_IBUF
    SLICE_X36Y46         FDCE                                         f  clk_div_counter_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.445     4.786    clk_IBUF_BUFG
    SLICE_X36Y46         FDCE                                         r  clk_div_counter_reg[23]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clk_div_counter_reg[16]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.839ns  (logic 1.441ns (29.787%)  route 3.397ns (70.213%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=316, routed)         3.397     4.839    reset_IBUF
    SLICE_X36Y45         FDCE                                         f  clk_div_counter_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.445     4.786    clk_IBUF_BUFG
    SLICE_X36Y45         FDCE                                         r  clk_div_counter_reg[16]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clk_div_counter_reg[17]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.839ns  (logic 1.441ns (29.787%)  route 3.397ns (70.213%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=316, routed)         3.397     4.839    reset_IBUF
    SLICE_X36Y45         FDCE                                         f  clk_div_counter_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.445     4.786    clk_IBUF_BUFG
    SLICE_X36Y45         FDCE                                         r  clk_div_counter_reg[17]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clk_div_counter_reg[18]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.839ns  (logic 1.441ns (29.787%)  route 3.397ns (70.213%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=316, routed)         3.397     4.839    reset_IBUF
    SLICE_X36Y45         FDCE                                         f  clk_div_counter_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.445     4.786    clk_IBUF_BUFG
    SLICE_X36Y45         FDCE                                         r  clk_div_counter_reg[18]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clk_div_counter_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.479ns  (logic 0.210ns (14.168%)  route 1.269ns (85.832%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=316, routed)         1.269     1.479    reset_IBUF
    SLICE_X36Y41         FDCE                                         f  clk_div_counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.831     1.958    clk_IBUF_BUFG
    SLICE_X36Y41         FDCE                                         r  clk_div_counter_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clk_div_counter_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.479ns  (logic 0.210ns (14.168%)  route 1.269ns (85.832%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=316, routed)         1.269     1.479    reset_IBUF
    SLICE_X36Y41         FDCE                                         f  clk_div_counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.831     1.958    clk_IBUF_BUFG
    SLICE_X36Y41         FDCE                                         r  clk_div_counter_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clk_div_counter_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.479ns  (logic 0.210ns (14.168%)  route 1.269ns (85.832%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=316, routed)         1.269     1.479    reset_IBUF
    SLICE_X36Y41         FDCE                                         f  clk_div_counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.831     1.958    clk_IBUF_BUFG
    SLICE_X36Y41         FDCE                                         r  clk_div_counter_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clk_div_counter_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.479ns  (logic 0.210ns (14.168%)  route 1.269ns (85.832%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=316, routed)         1.269     1.479    reset_IBUF
    SLICE_X36Y41         FDCE                                         f  clk_div_counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.831     1.958    clk_IBUF_BUFG
    SLICE_X36Y41         FDCE                                         r  clk_div_counter_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clk_div_counter_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.542ns  (logic 0.210ns (13.587%)  route 1.333ns (86.413%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=316, routed)         1.333     1.542    reset_IBUF
    SLICE_X36Y42         FDCE                                         f  clk_div_counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.831     1.958    clk_IBUF_BUFG
    SLICE_X36Y42         FDCE                                         r  clk_div_counter_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clk_div_counter_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.542ns  (logic 0.210ns (13.587%)  route 1.333ns (86.413%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=316, routed)         1.333     1.542    reset_IBUF
    SLICE_X36Y42         FDCE                                         f  clk_div_counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.831     1.958    clk_IBUF_BUFG
    SLICE_X36Y42         FDCE                                         r  clk_div_counter_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clk_div_counter_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.542ns  (logic 0.210ns (13.587%)  route 1.333ns (86.413%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=316, routed)         1.333     1.542    reset_IBUF
    SLICE_X36Y42         FDCE                                         f  clk_div_counter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.831     1.958    clk_IBUF_BUFG
    SLICE_X36Y42         FDCE                                         r  clk_div_counter_reg[6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clk_div_counter_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.542ns  (logic 0.210ns (13.587%)  route 1.333ns (86.413%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=316, routed)         1.333     1.542    reset_IBUF
    SLICE_X36Y42         FDCE                                         f  clk_div_counter_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.831     1.958    clk_IBUF_BUFG
    SLICE_X36Y42         FDCE                                         r  clk_div_counter_reg[7]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clk_div_counter_reg[10]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.605ns  (logic 0.210ns (13.051%)  route 1.396ns (86.949%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.959ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=316, routed)         1.396     1.605    reset_IBUF
    SLICE_X36Y43         FDCE                                         f  clk_div_counter_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.832     1.959    clk_IBUF_BUFG
    SLICE_X36Y43         FDCE                                         r  clk_div_counter_reg[10]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clk_div_counter_reg[11]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.605ns  (logic 0.210ns (13.051%)  route 1.396ns (86.949%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.959ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=316, routed)         1.396     1.605    reset_IBUF
    SLICE_X36Y43         FDCE                                         f  clk_div_counter_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.832     1.959    clk_IBUF_BUFG
    SLICE_X36Y43         FDCE                                         r  clk_div_counter_reg[11]/C





