{"Richard West": [0, ["Message from the Program and Track Chairs", ["Richard West", "James H. Anderson", "Samarjit Chakraborty"], "https://doi.org/10.1109/RTAS.2014.6925983", "rtas", 2014]], "James H. Anderson": [0, ["Message from the Program and Track Chairs", ["Richard West", "James H. Anderson", "Samarjit Chakraborty"], "https://doi.org/10.1109/RTAS.2014.6925983", "rtas", 2014]], "Samarjit Chakraborty": [0, ["Message from the Program and Track Chairs", ["Richard West", "James H. Anderson", "Samarjit Chakraborty"], "https://doi.org/10.1109/RTAS.2014.6925983", "rtas", 2014]], "Rafia Inam": [0, ["The Multi-Resource Server for predictable execution on multi-core platforms", ["Rafia Inam", "Nesredin Mahmud", "Moris Behnam", "Thomas Nolte", "Mikael Sjodin"], "https://doi.org/10.1109/RTAS.2014.6925986", "rtas", 2014]], "Nesredin Mahmud": [0, ["The Multi-Resource Server for predictable execution on multi-core platforms", ["Rafia Inam", "Nesredin Mahmud", "Moris Behnam", "Thomas Nolte", "Mikael Sjodin"], "https://doi.org/10.1109/RTAS.2014.6925986", "rtas", 2014]], "Moris Behnam": [0, ["The Multi-Resource Server for predictable execution on multi-core platforms", ["Rafia Inam", "Nesredin Mahmud", "Moris Behnam", "Thomas Nolte", "Mikael Sjodin"], "https://doi.org/10.1109/RTAS.2014.6925986", "rtas", 2014]], "Thomas Nolte": [0, ["The Multi-Resource Server for predictable execution on multi-core platforms", ["Rafia Inam", "Nesredin Mahmud", "Moris Behnam", "Thomas Nolte", "Mikael Sjodin"], "https://doi.org/10.1109/RTAS.2014.6925986", "rtas", 2014]], "Mikael Sjodin": [0, ["The Multi-Resource Server for predictable execution on multi-core platforms", ["Rafia Inam", "Nesredin Mahmud", "Moris Behnam", "Thomas Nolte", "Mikael Sjodin"], "https://doi.org/10.1109/RTAS.2014.6925986", "rtas", 2014]], "Stefan Groesbrink": [0, ["Towards certifiable adaptive reservations for hypervisor-based virtualization", ["Stefan Groesbrink", "Luis Almeida", "Mario de Sousa", "Stefan M. Petters"], "https://doi.org/10.1109/RTAS.2014.6925987", "rtas", 2014]], "Luis Almeida": [0, ["Towards certifiable adaptive reservations for hypervisor-based virtualization", ["Stefan Groesbrink", "Luis Almeida", "Mario de Sousa", "Stefan M. Petters"], "https://doi.org/10.1109/RTAS.2014.6925987", "rtas", 2014]], "Mario de Sousa": [0, ["Towards certifiable adaptive reservations for hypervisor-based virtualization", ["Stefan Groesbrink", "Luis Almeida", "Mario de Sousa", "Stefan M. Petters"], "https://doi.org/10.1109/RTAS.2014.6925987", "rtas", 2014]], "Stefan M. Petters": [0, ["Towards certifiable adaptive reservations for hypervisor-based virtualization", ["Stefan Groesbrink", "Luis Almeida", "Mario de Sousa", "Stefan M. Petters"], "https://doi.org/10.1109/RTAS.2014.6925987", "rtas", 2014]], "Qi Wang": [1.1267271020187763e-05, ["FJOS: Practical, predictable, and efficient system support for fork/join parallelism", ["Qi Wang", "Gabriel Parmer"], "https://doi.org/10.1109/RTAS.2014.6925988", "rtas", 2014]], "Gabriel Parmer": [0, ["FJOS: Practical, predictable, and efficient system support for fork/join parallelism", ["Qi Wang", "Gabriel Parmer"], "https://doi.org/10.1109/RTAS.2014.6925988", "rtas", 2014]], "Daniel Danner": [0, ["SAFER SLOTH: Efficient, hardware-tailored memory protection", ["Daniel Danner", "Rainer Muller", "Wolfgang Schroder-Preikschat", "Wanja Hofer", "Daniel Lohmann"], "https://doi.org/10.1109/RTAS.2014.6925989", "rtas", 2014]], "Rainer Muller": [0, ["SAFER SLOTH: Efficient, hardware-tailored memory protection", ["Daniel Danner", "Rainer Muller", "Wolfgang Schroder-Preikschat", "Wanja Hofer", "Daniel Lohmann"], "https://doi.org/10.1109/RTAS.2014.6925989", "rtas", 2014]], "Wolfgang Schroder-Preikschat": [0, ["SAFER SLOTH: Efficient, hardware-tailored memory protection", ["Daniel Danner", "Rainer Muller", "Wolfgang Schroder-Preikschat", "Wanja Hofer", "Daniel Lohmann"], "https://doi.org/10.1109/RTAS.2014.6925989", "rtas", 2014]], "Wanja Hofer": [0, ["SAFER SLOTH: Efficient, hardware-tailored memory protection", ["Daniel Danner", "Rainer Muller", "Wolfgang Schroder-Preikschat", "Wanja Hofer", "Daniel Lohmann"], "https://doi.org/10.1109/RTAS.2014.6925989", "rtas", 2014]], "Daniel Lohmann": [0, ["SAFER SLOTH: Efficient, hardware-tailored memory protection", ["Daniel Danner", "Rainer Muller", "Wolfgang Schroder-Preikschat", "Wanja Hofer", "Daniel Lohmann"], "https://doi.org/10.1109/RTAS.2014.6925989", "rtas", 2014]], "Robert I. Davis": [0, ["Schedulability tests for tasks with Variable Rate-dependent Behaviour under fixed priority scheduling", ["Robert I. Davis", "Timo Feld", "Victor Pollex", "Frank Slomka"], "https://doi.org/10.1109/RTAS.2014.6925990", "rtas", 2014]], "Timo Feld": [0, ["Schedulability tests for tasks with Variable Rate-dependent Behaviour under fixed priority scheduling", ["Robert I. Davis", "Timo Feld", "Victor Pollex", "Frank Slomka"], "https://doi.org/10.1109/RTAS.2014.6925990", "rtas", 2014]], "Victor Pollex": [0, ["Schedulability tests for tasks with Variable Rate-dependent Behaviour under fixed priority scheduling", ["Robert I. Davis", "Timo Feld", "Victor Pollex", "Frank Slomka"], "https://doi.org/10.1109/RTAS.2014.6925990", "rtas", 2014]], "Frank Slomka": [0, ["Schedulability tests for tasks with Variable Rate-dependent Behaviour under fixed priority scheduling", ["Robert I. Davis", "Timo Feld", "Victor Pollex", "Frank Slomka"], "https://doi.org/10.1109/RTAS.2014.6925990", "rtas", 2014]], "Mohammad A. Haque": [0, ["Real-time scheduling under fault bursts with multiple recovery strategy", ["Mohammad A. Haque", "Hakan Aydin", "Dakai Zhu"], "https://doi.org/10.1109/RTAS.2014.6925991", "rtas", 2014]], "Hakan Aydin": [0, ["Real-time scheduling under fault bursts with multiple recovery strategy", ["Mohammad A. Haque", "Hakan Aydin", "Dakai Zhu"], "https://doi.org/10.1109/RTAS.2014.6925991", "rtas", 2014]], "Dakai Zhu": [0, ["Real-time scheduling under fault bursts with multiple recovery strategy", ["Mohammad A. Haque", "Hakan Aydin", "Dakai Zhu"], "https://doi.org/10.1109/RTAS.2014.6925991", "rtas", 2014]], "Saud Wasly": [0, ["Hiding memory latency using fixed priority scheduling", ["Saud Wasly", "Rodolfo Pellizzoni"], "https://doi.org/10.1109/RTAS.2014.6925992", "rtas", 2014]], "Rodolfo Pellizzoni": [0, ["Hiding memory latency using fixed priority scheduling", ["Saud Wasly", "Rodolfo Pellizzoni"], "https://doi.org/10.1109/RTAS.2014.6925992", "rtas", 2014], ["PALLOC: DRAM bank-aware memory allocator for performance isolation on multicore platforms", ["Heechul Yun", "Renato Mancuso", "Zheng Pei Wu", "Rodolfo Pellizzoni"], "https://doi.org/10.1109/RTAS.2014.6925999", "rtas", 2014]], "Eugene Yip": [0, ["Relaxing the synchronous approach for mixed-criticality systems", ["Eugene Yip", "Matthew M. Y. Kuo", "Partha S. Roop", "David Broman"], "https://doi.org/10.1109/RTAS.2014.6925993", "rtas", 2014]], "Matthew M. Y. Kuo": [0, ["Relaxing the synchronous approach for mixed-criticality systems", ["Eugene Yip", "Matthew M. Y. Kuo", "Partha S. Roop", "David Broman"], "https://doi.org/10.1109/RTAS.2014.6925993", "rtas", 2014]], "Partha S. Roop": [0, ["Relaxing the synchronous approach for mixed-criticality systems", ["Eugene Yip", "Matthew M. Y. Kuo", "Partha S. Roop", "David Broman"], "https://doi.org/10.1109/RTAS.2014.6925993", "rtas", 2014]], "David Broman": [0, ["Relaxing the synchronous approach for mixed-criticality systems", ["Eugene Yip", "Matthew M. Y. Kuo", "Partha S. Roop", "David Broman"], "https://doi.org/10.1109/RTAS.2014.6925993", "rtas", 2014], ["FlexPRET: A processor platform for mixed-criticality systems", ["Michael Zimmer", "David Broman", "Chris Shaver", "Edward A. Lee"], "https://doi.org/10.1109/RTAS.2014.6925994", "rtas", 2014], ["WCET-aware dynamic code management on scratchpads for Software-Managed Multicores", ["Yooseong Kim", "David Broman", "Jian Cai", "Aviral Shrivastava"], "https://doi.org/10.1109/RTAS.2014.6926001", "rtas", 2014]], "Michael Zimmer": [0, ["FlexPRET: A processor platform for mixed-criticality systems", ["Michael Zimmer", "David Broman", "Chris Shaver", "Edward A. Lee"], "https://doi.org/10.1109/RTAS.2014.6925994", "rtas", 2014]], "Chris Shaver": [0, ["FlexPRET: A processor platform for mixed-criticality systems", ["Michael Zimmer", "David Broman", "Chris Shaver", "Edward A. Lee"], "https://doi.org/10.1109/RTAS.2014.6925994", "rtas", 2014]], "Edward A. Lee": [4.7297046487648764e-11, ["FlexPRET: A processor platform for mixed-criticality systems", ["Michael Zimmer", "David Broman", "Chris Shaver", "Edward A. Lee"], "https://doi.org/10.1109/RTAS.2014.6925994", "rtas", 2014]], "Dionisio de Niz": [0, ["Partitioned scheduling of multi-modal mixed-criticality real-time systems on multiprocessor platforms", ["Dionisio de Niz", "Linh T. X. Phan"], "https://doi.org/10.1109/RTAS.2014.6925995", "rtas", 2014], ["Bounding memory interference delay in COTS-based multi-core systems", ["Hyoseung Kim", "Dionisio de Niz", "Bjorn Andersson", "Mark H. Klein", "Onur Mutlu", "Ragunathan Rajkumar"], "https://doi.org/10.1109/RTAS.2014.6925998", "rtas", 2014]], "Linh T. X. Phan": [0, ["Partitioned scheduling of multi-modal mixed-criticality real-time systems on multiprocessor platforms", ["Dionisio de Niz", "Linh T. X. Phan"], "https://doi.org/10.1109/RTAS.2014.6925995", "rtas", 2014]], "Kartik Nagar": [0, ["Precise shared cache analysis using optimal interference placement", ["Kartik Nagar", "Y. N. Srikant"], "https://doi.org/10.1109/RTAS.2014.6925996", "rtas", 2014]], "Y. N. Srikant": [0, ["Precise shared cache analysis using optimal interference placement", ["Kartik Nagar", "Y. N. Srikant"], "https://doi.org/10.1109/RTAS.2014.6925996", "rtas", 2014]], "Jan Reineke": [0, ["Selfish-LRU: Preemption-aware caching for predictability and performance", ["Jan Reineke", "Sebastian Altmeyer", "Daniel Grund", "Sebastian Hahn", "Claire Maiza"], "https://doi.org/10.1109/RTAS.2014.6925997", "rtas", 2014], ["Architecture-parametric timing analysis", ["Jan Reineke", "Johannes Doerfert"], "https://doi.org/10.1109/RTAS.2014.6926002", "rtas", 2014]], "Sebastian Altmeyer": [0, ["Selfish-LRU: Preemption-aware caching for predictability and performance", ["Jan Reineke", "Sebastian Altmeyer", "Daniel Grund", "Sebastian Hahn", "Claire Maiza"], "https://doi.org/10.1109/RTAS.2014.6925997", "rtas", 2014]], "Daniel Grund": [0, ["Selfish-LRU: Preemption-aware caching for predictability and performance", ["Jan Reineke", "Sebastian Altmeyer", "Daniel Grund", "Sebastian Hahn", "Claire Maiza"], "https://doi.org/10.1109/RTAS.2014.6925997", "rtas", 2014]], "Sebastian Hahn": [2.5532391955893075e-14, ["Selfish-LRU: Preemption-aware caching for predictability and performance", ["Jan Reineke", "Sebastian Altmeyer", "Daniel Grund", "Sebastian Hahn", "Claire Maiza"], "https://doi.org/10.1109/RTAS.2014.6925997", "rtas", 2014]], "Claire Maiza": [0, ["Selfish-LRU: Preemption-aware caching for predictability and performance", ["Jan Reineke", "Sebastian Altmeyer", "Daniel Grund", "Sebastian Hahn", "Claire Maiza"], "https://doi.org/10.1109/RTAS.2014.6925997", "rtas", 2014]], "Hyoseung Kim": [0.9988327473402023, ["Bounding memory interference delay in COTS-based multi-core systems", ["Hyoseung Kim", "Dionisio de Niz", "Bjorn Andersson", "Mark H. Klein", "Onur Mutlu", "Ragunathan Rajkumar"], "https://doi.org/10.1109/RTAS.2014.6925998", "rtas", 2014]], "Bjorn Andersson": [0, ["Bounding memory interference delay in COTS-based multi-core systems", ["Hyoseung Kim", "Dionisio de Niz", "Bjorn Andersson", "Mark H. Klein", "Onur Mutlu", "Ragunathan Rajkumar"], "https://doi.org/10.1109/RTAS.2014.6925998", "rtas", 2014]], "Mark H. Klein": [0, ["Bounding memory interference delay in COTS-based multi-core systems", ["Hyoseung Kim", "Dionisio de Niz", "Bjorn Andersson", "Mark H. Klein", "Onur Mutlu", "Ragunathan Rajkumar"], "https://doi.org/10.1109/RTAS.2014.6925998", "rtas", 2014]], "Onur Mutlu": [0, ["Bounding memory interference delay in COTS-based multi-core systems", ["Hyoseung Kim", "Dionisio de Niz", "Bjorn Andersson", "Mark H. Klein", "Onur Mutlu", "Ragunathan Rajkumar"], "https://doi.org/10.1109/RTAS.2014.6925998", "rtas", 2014]], "Ragunathan Rajkumar": [0, ["Bounding memory interference delay in COTS-based multi-core systems", ["Hyoseung Kim", "Dionisio de Niz", "Bjorn Andersson", "Mark H. Klein", "Onur Mutlu", "Ragunathan Rajkumar"], "https://doi.org/10.1109/RTAS.2014.6925998", "rtas", 2014]], "Heechul Yun": [0.9999721050262451, ["PALLOC: DRAM bank-aware memory allocator for performance isolation on multicore platforms", ["Heechul Yun", "Renato Mancuso", "Zheng Pei Wu", "Rodolfo Pellizzoni"], "https://doi.org/10.1109/RTAS.2014.6925999", "rtas", 2014]], "Renato Mancuso": [0, ["PALLOC: DRAM bank-aware memory allocator for performance isolation on multicore platforms", ["Heechul Yun", "Renato Mancuso", "Zheng Pei Wu", "Rodolfo Pellizzoni"], "https://doi.org/10.1109/RTAS.2014.6925999", "rtas", 2014]], "Zheng Pei Wu": [4.416804487254733e-12, ["PALLOC: DRAM bank-aware memory allocator for performance isolation on multicore platforms", ["Heechul Yun", "Renato Mancuso", "Zheng Pei Wu", "Rodolfo Pellizzoni"], "https://doi.org/10.1109/RTAS.2014.6925999", "rtas", 2014]], "Bernard Blackham": [0, ["Trickle: Automated infeasible path detection using all minimal unsatisfiable subsets", ["Bernard Blackham", "Mark H. Liffiton", "Gernot Heiser"], "https://doi.org/10.1109/RTAS.2014.6926000", "rtas", 2014]], "Mark H. Liffiton": [0, ["Trickle: Automated infeasible path detection using all minimal unsatisfiable subsets", ["Bernard Blackham", "Mark H. Liffiton", "Gernot Heiser"], "https://doi.org/10.1109/RTAS.2014.6926000", "rtas", 2014]], "Gernot Heiser": [0, ["Trickle: Automated infeasible path detection using all minimal unsatisfiable subsets", ["Bernard Blackham", "Mark H. Liffiton", "Gernot Heiser"], "https://doi.org/10.1109/RTAS.2014.6926000", "rtas", 2014], ["Unifying DVFS and offlining in mobile multicores", ["Aaron Carroll", "Gernot Heiser"], "https://doi.org/10.1109/RTAS.2014.6926010", "rtas", 2014]], "Yooseong Kim": [0.9955826252698898, ["WCET-aware dynamic code management on scratchpads for Software-Managed Multicores", ["Yooseong Kim", "David Broman", "Jian Cai", "Aviral Shrivastava"], "https://doi.org/10.1109/RTAS.2014.6926001", "rtas", 2014]], "Jian Cai": [0, ["WCET-aware dynamic code management on scratchpads for Software-Managed Multicores", ["Yooseong Kim", "David Broman", "Jian Cai", "Aviral Shrivastava"], "https://doi.org/10.1109/RTAS.2014.6926001", "rtas", 2014]], "Aviral Shrivastava": [0, ["WCET-aware dynamic code management on scratchpads for Software-Managed Multicores", ["Yooseong Kim", "David Broman", "Jian Cai", "Aviral Shrivastava"], "https://doi.org/10.1109/RTAS.2014.6926001", "rtas", 2014]], "Johannes Doerfert": [0, ["Architecture-parametric timing analysis", ["Jan Reineke", "Johannes Doerfert"], "https://doi.org/10.1109/RTAS.2014.6926002", "rtas", 2014]], "Daniel Lo": [0, ["Slack-aware opportunistic monitoring for real-time systems", ["Daniel Lo", "Mohamed Ismail", "Tao Chen", "G. Edward Suh"], "https://doi.org/10.1109/RTAS.2014.6926003", "rtas", 2014]], "Mohamed Ismail": [0, ["Slack-aware opportunistic monitoring for real-time systems", ["Daniel Lo", "Mohamed Ismail", "Tao Chen", "G. Edward Suh"], "https://doi.org/10.1109/RTAS.2014.6926003", "rtas", 2014]], "Tao Chen": [0, ["Slack-aware opportunistic monitoring for real-time systems", ["Daniel Lo", "Mohamed Ismail", "Tao Chen", "G. Edward Suh"], "https://doi.org/10.1109/RTAS.2014.6926003", "rtas", 2014]], "G. Edward Suh": [4.7297046487648764e-11, ["Slack-aware opportunistic monitoring for real-time systems", ["Daniel Lo", "Mohamed Ismail", "Tao Chen", "G. Edward Suh"], "https://doi.org/10.1109/RTAS.2014.6926003", "rtas", 2014]], "Christian Herber": [0, ["A network virtualization approach for performance isolation in controller area network (CAN)", ["Christian Herber", "Andre Richter", "Thomas Wild", "Andreas Herkersdorf"], "https://doi.org/10.1109/RTAS.2014.6926004", "rtas", 2014]], "Andre Richter": [0, ["A network virtualization approach for performance isolation in controller area network (CAN)", ["Christian Herber", "Andre Richter", "Thomas Wild", "Andreas Herkersdorf"], "https://doi.org/10.1109/RTAS.2014.6926004", "rtas", 2014]], "Thomas Wild": [0, ["A network virtualization approach for performance isolation in controller area network (CAN)", ["Christian Herber", "Andre Richter", "Thomas Wild", "Andreas Herkersdorf"], "https://doi.org/10.1109/RTAS.2014.6926004", "rtas", 2014]], "Andreas Herkersdorf": [0, ["A network virtualization approach for performance isolation in controller area network (CAN)", ["Christian Herber", "Andre Richter", "Thomas Wild", "Andreas Herkersdorf"], "https://doi.org/10.1109/RTAS.2014.6926004", "rtas", 2014]], "Javier Jalle": [0, ["AHRB: A high-performance time-composable AMBA AHB bus", ["Javier Jalle", "Jaume Abella", "Eduardo Quinones", "Luca Fossati", "Marco Zulianello", "Francisco J. Cazorla"], "https://doi.org/10.1109/RTAS.2014.6926005", "rtas", 2014]], "Jaume Abella": [0, ["AHRB: A high-performance time-composable AMBA AHB bus", ["Javier Jalle", "Jaume Abella", "Eduardo Quinones", "Luca Fossati", "Marco Zulianello", "Francisco J. Cazorla"], "https://doi.org/10.1109/RTAS.2014.6926005", "rtas", 2014]], "Eduardo Quinones": [0, ["AHRB: A high-performance time-composable AMBA AHB bus", ["Javier Jalle", "Jaume Abella", "Eduardo Quinones", "Luca Fossati", "Marco Zulianello", "Francisco J. Cazorla"], "https://doi.org/10.1109/RTAS.2014.6926005", "rtas", 2014]], "Luca Fossati": [0, ["AHRB: A high-performance time-composable AMBA AHB bus", ["Javier Jalle", "Jaume Abella", "Eduardo Quinones", "Luca Fossati", "Marco Zulianello", "Francisco J. Cazorla"], "https://doi.org/10.1109/RTAS.2014.6926005", "rtas", 2014]], "Marco Zulianello": [0, ["AHRB: A high-performance time-composable AMBA AHB bus", ["Javier Jalle", "Jaume Abella", "Eduardo Quinones", "Luca Fossati", "Marco Zulianello", "Francisco J. Cazorla"], "https://doi.org/10.1109/RTAS.2014.6926005", "rtas", 2014]], "Francisco J. Cazorla": [0, ["AHRB: A high-performance time-composable AMBA AHB bus", ["Javier Jalle", "Jaume Abella", "Eduardo Quinones", "Luca Fossati", "Marco Zulianello", "Francisco J. Cazorla"], "https://doi.org/10.1109/RTAS.2014.6926005", "rtas", 2014]], "Sriram Karunagaran": [0, ["MAESTRO: A time-driven embedded testbed Architecture with Event-driven Synchronization", ["Sriram Karunagaran", "Karuna P. Sahoo", "Jayaraj Poroor", "Masahiro Fujita"], "https://doi.org/10.1109/RTAS.2014.6926006", "rtas", 2014]], "Karuna P. Sahoo": [0, ["MAESTRO: A time-driven embedded testbed Architecture with Event-driven Synchronization", ["Sriram Karunagaran", "Karuna P. Sahoo", "Jayaraj Poroor", "Masahiro Fujita"], "https://doi.org/10.1109/RTAS.2014.6926006", "rtas", 2014]], "Jayaraj Poroor": [0, ["MAESTRO: A time-driven embedded testbed Architecture with Event-driven Synchronization", ["Sriram Karunagaran", "Karuna P. Sahoo", "Jayaraj Poroor", "Masahiro Fujita"], "https://doi.org/10.1109/RTAS.2014.6926006", "rtas", 2014]], "Masahiro Fujita": [0, ["MAESTRO: A time-driven embedded testbed Architecture with Event-driven Synchronization", ["Sriram Karunagaran", "Karuna P. Sahoo", "Jayaraj Poroor", "Masahiro Fujita"], "https://doi.org/10.1109/RTAS.2014.6926006", "rtas", 2014]], "Risat Mahmud Pathan": [0, ["Overhead-aware temporal partitioning on multicore processors", ["Risat Mahmud Pathan", "Per Stenstrom", "Lars-Goran Green", "Torbjorn Hult", "Patrik Sandin"], "https://doi.org/10.1109/RTAS.2014.6926007", "rtas", 2014]], "Per Stenstrom": [0, ["Overhead-aware temporal partitioning on multicore processors", ["Risat Mahmud Pathan", "Per Stenstrom", "Lars-Goran Green", "Torbjorn Hult", "Patrik Sandin"], "https://doi.org/10.1109/RTAS.2014.6926007", "rtas", 2014]], "Lars-Goran Green": [0, ["Overhead-aware temporal partitioning on multicore processors", ["Risat Mahmud Pathan", "Per Stenstrom", "Lars-Goran Green", "Torbjorn Hult", "Patrik Sandin"], "https://doi.org/10.1109/RTAS.2014.6926007", "rtas", 2014]], "Torbjorn Hult": [0, ["Overhead-aware temporal partitioning on multicore processors", ["Risat Mahmud Pathan", "Per Stenstrom", "Lars-Goran Green", "Torbjorn Hult", "Patrik Sandin"], "https://doi.org/10.1109/RTAS.2014.6926007", "rtas", 2014]], "Patrik Sandin": [0, ["Overhead-aware temporal partitioning on multicore processors", ["Risat Mahmud Pathan", "Per Stenstrom", "Lars-Goran Green", "Torbjorn Hult", "Patrik Sandin"], "https://doi.org/10.1109/RTAS.2014.6926007", "rtas", 2014]], "Felipe Cerqueira": [0, ["Scaling global scheduling with message passing", ["Felipe Cerqueira", "Manohar Vanga", "Bjorn B. Brandenburg"], "https://doi.org/10.1109/RTAS.2014.6926008", "rtas", 2014]], "Manohar Vanga": [0, ["Scaling global scheduling with message passing", ["Felipe Cerqueira", "Manohar Vanga", "Bjorn B. Brandenburg"], "https://doi.org/10.1109/RTAS.2014.6926008", "rtas", 2014]], "Bjorn B. Brandenburg": [0, ["Scaling global scheduling with message passing", ["Felipe Cerqueira", "Manohar Vanga", "Bjorn B. Brandenburg"], "https://doi.org/10.1109/RTAS.2014.6926008", "rtas", 2014]], "Marcus Volp": [0, ["Has energy surpassed timeliness? Scheduling energy-constrained mixed-criticality systems", ["Marcus Volp", "Marcus Hahnel", "Adam Lackorzynski"], "https://doi.org/10.1109/RTAS.2014.6926009", "rtas", 2014]], "Marcus Hahnel": [0, ["Has energy surpassed timeliness? Scheduling energy-constrained mixed-criticality systems", ["Marcus Volp", "Marcus Hahnel", "Adam Lackorzynski"], "https://doi.org/10.1109/RTAS.2014.6926009", "rtas", 2014]], "Adam Lackorzynski": [0, ["Has energy surpassed timeliness? Scheduling energy-constrained mixed-criticality systems", ["Marcus Volp", "Marcus Hahnel", "Adam Lackorzynski"], "https://doi.org/10.1109/RTAS.2014.6926009", "rtas", 2014]], "Aaron Carroll": [0, ["Unifying DVFS and offlining in mobile multicores", ["Aaron Carroll", "Gernot Heiser"], "https://doi.org/10.1109/RTAS.2014.6926010", "rtas", 2014]], "Yoshikazu Watanabe": [0, ["STCoS: Software-defined traffic control for smartphones", ["Yoshikazu Watanabe", "Shuichi Karino", "Yoshinori Saida", "Gen Morita", "Takahiro Iihoshi"], "https://doi.org/10.1109/RTAS.2014.6926011", "rtas", 2014]], "Shuichi Karino": [0, ["STCoS: Software-defined traffic control for smartphones", ["Yoshikazu Watanabe", "Shuichi Karino", "Yoshinori Saida", "Gen Morita", "Takahiro Iihoshi"], "https://doi.org/10.1109/RTAS.2014.6926011", "rtas", 2014]], "Yoshinori Saida": [0, ["STCoS: Software-defined traffic control for smartphones", ["Yoshikazu Watanabe", "Shuichi Karino", "Yoshinori Saida", "Gen Morita", "Takahiro Iihoshi"], "https://doi.org/10.1109/RTAS.2014.6926011", "rtas", 2014]], "Gen Morita": [0, ["STCoS: Software-defined traffic control for smartphones", ["Yoshikazu Watanabe", "Shuichi Karino", "Yoshinori Saida", "Gen Morita", "Takahiro Iihoshi"], "https://doi.org/10.1109/RTAS.2014.6926011", "rtas", 2014]], "Takahiro Iihoshi": [0, ["STCoS: Software-defined traffic control for smartphones", ["Yoshikazu Watanabe", "Shuichi Karino", "Yoshinori Saida", "Gen Morita", "Takahiro Iihoshi"], "https://doi.org/10.1109/RTAS.2014.6926011", "rtas", 2014]], "Claire Pagetti": [0, ["The ROSACE case study: From Simulink specification to multi/many-core execution", ["Claire Pagetti", "David Saussie", "Romain Gratia", "Eric Noulard", "Pierre Siron"], "https://doi.org/10.1109/RTAS.2014.6926012", "rtas", 2014]], "David Saussie": [0, ["The ROSACE case study: From Simulink specification to multi/many-core execution", ["Claire Pagetti", "David Saussie", "Romain Gratia", "Eric Noulard", "Pierre Siron"], "https://doi.org/10.1109/RTAS.2014.6926012", "rtas", 2014]], "Romain Gratia": [0, ["The ROSACE case study: From Simulink specification to multi/many-core execution", ["Claire Pagetti", "David Saussie", "Romain Gratia", "Eric Noulard", "Pierre Siron"], "https://doi.org/10.1109/RTAS.2014.6926012", "rtas", 2014]], "Eric Noulard": [0, ["The ROSACE case study: From Simulink specification to multi/many-core execution", ["Claire Pagetti", "David Saussie", "Romain Gratia", "Eric Noulard", "Pierre Siron"], "https://doi.org/10.1109/RTAS.2014.6926012", "rtas", 2014]], "Pierre Siron": [0, ["The ROSACE case study: From Simulink specification to multi/many-core execution", ["Claire Pagetti", "David Saussie", "Romain Gratia", "Eric Noulard", "Pierre Siron"], "https://doi.org/10.1109/RTAS.2014.6926012", "rtas", 2014]]}