# do crcChecker_24bitSerial_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying /home/catarina/intelFPGA_lite/20.1/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {/home/catarina/Documents/GitHub/aad_proj_1/crcChecker_24bitSerial/crcChecker_24bitSerial.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:37:39 on Nov 11,2023
# vcom -reportprogress 300 -93 -work work /home/catarina/Documents/GitHub/aad_proj_1/crcChecker_24bitSerial/crcChecker_24bitSerial.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# ** Error: /home/catarina/Documents/GitHub/aad_proj_1/crcChecker_24bitSerial/crcChecker_24bitSerial.vhd(4): (vcom-1598) Library "control" not found.
# ** Error: /home/catarina/Documents/GitHub/aad_proj_1/crcChecker_24bitSerial/crcChecker_24bitSerial.vhd(5): (vcom-1136) Unknown identifier "control".
# ** Error: /home/catarina/Documents/GitHub/aad_proj_1/crcChecker_24bitSerial/crcChecker_24bitSerial.vhd(7): (vcom-1598) Library "storedev" not found.
# ** Error: /home/catarina/Documents/GitHub/aad_proj_1/crcChecker_24bitSerial/crcChecker_24bitSerial.vhd(8): (vcom-1136) Unknown identifier "storeDev".
# ** Error: /home/catarina/Documents/GitHub/aad_proj_1/crcChecker_24bitSerial/crcChecker_24bitSerial.vhd(10): (vcom-1598) Library "simplelogic" not found.
# ** Error: /home/catarina/Documents/GitHub/aad_proj_1/crcChecker_24bitSerial/crcChecker_24bitSerial.vhd(11): (vcom-1136) Unknown identifier "simpleLogic".
# ** Error: /home/catarina/Documents/GitHub/aad_proj_1/crcChecker_24bitSerial/crcChecker_24bitSerial.vhd(13): (vcom-1598) Library "comparator" not found.
# ** Error: /home/catarina/Documents/GitHub/aad_proj_1/crcChecker_24bitSerial/crcChecker_24bitSerial.vhd(14): (vcom-1136) Unknown identifier "comparator".
# ** Error: /home/catarina/Documents/GitHub/aad_proj_1/crcChecker_24bitSerial/crcChecker_24bitSerial.vhd(16): (vcom-1598) Library "linarfeedback_shiftregister" not found.
# ** Error: /home/catarina/Documents/GitHub/aad_proj_1/crcChecker_24bitSerial/crcChecker_24bitSerial.vhd(17): (vcom-1136) Unknown identifier "LinarFeedback_ShiftRegister".
# ** Note: /home/catarina/Documents/GitHub/aad_proj_1/crcChecker_24bitSerial/crcChecker_24bitSerial.vhd(19): VHDL Compiler exiting
# End time: 12:37:39 on Nov 11,2023, Elapsed time: 0:00:00
# Errors: 10, Warnings: 0
# ** Error: /home/catarina/intelFPGA_lite/20.1/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./crcChecker_24bitSerial_run_msim_rtl_vhdl.do line 8
# /home/catarina/intelFPGA_lite/20.1/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom -93 -work work {/home/catarina/Documents/GitHub/aad_proj_1/crcChecker_24bitSerial/crcChecker_24bitSerial.vhd}"
# 
# stdin: <EOF>
