{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1727665580759 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1727665580760 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep 29 21:06:20 2024 " "Processing started: Sun Sep 29 21:06:20 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1727665580760 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727665580760 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Stopwatch -c Stopwatch " "Command: quartus_map --read_settings_files=on --write_settings_files=off Stopwatch -c Stopwatch" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727665580760 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1727665581290 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1727665581290 ""}
{ "Warning" "WSGN_SEARCH_FILE" "stopwatch.vhd 2 1 " "Using design file stopwatch.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 stopwatch-behavioral " "Found design unit 1: stopwatch-behavioral" {  } { { "stopwatch.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Lab2/stopwatch.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727665590221 ""} { "Info" "ISGN_ENTITY_NAME" "1 stopwatch " "Found entity 1: stopwatch" {  } { { "stopwatch.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Lab2/stopwatch.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727665590221 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1727665590221 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Stopwatch " "Elaborating entity \"Stopwatch\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1727665590229 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "rst stopwatch.vhd(54) " "VHDL Process Statement warning at stopwatch.vhd(54): inferring latch(es) for signal or variable \"rst\", which holds its previous value in one or more paths through the process" {  } { { "stopwatch.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Lab2/stopwatch.vhd" 54 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1727665590264 "|Stopwatch"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Hundredths stopwatch.vhd(129) " "VHDL Process Statement warning at stopwatch.vhd(129): signal \"Hundredths\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "stopwatch.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Lab2/stopwatch.vhd" 129 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1727665590264 "|Stopwatch"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Tenths stopwatch.vhd(130) " "VHDL Process Statement warning at stopwatch.vhd(130): signal \"Tenths\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "stopwatch.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Lab2/stopwatch.vhd" 130 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1727665590264 "|Stopwatch"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "S_Ones stopwatch.vhd(131) " "VHDL Process Statement warning at stopwatch.vhd(131): signal \"S_Ones\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "stopwatch.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Lab2/stopwatch.vhd" 131 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1727665590264 "|Stopwatch"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "S_Tens stopwatch.vhd(132) " "VHDL Process Statement warning at stopwatch.vhd(132): signal \"S_Tens\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "stopwatch.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Lab2/stopwatch.vhd" 132 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1727665590265 "|Stopwatch"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "M_Ones stopwatch.vhd(133) " "VHDL Process Statement warning at stopwatch.vhd(133): signal \"M_Ones\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "stopwatch.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Lab2/stopwatch.vhd" 133 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1727665590265 "|Stopwatch"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "M_Tens stopwatch.vhd(134) " "VHDL Process Statement warning at stopwatch.vhd(134): signal \"M_Tens\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "stopwatch.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Lab2/stopwatch.vhd" 134 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1727665590265 "|Stopwatch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rst\[0\] stopwatch.vhd(54) " "Inferred latch for \"rst\[0\]\" at stopwatch.vhd(54)" {  } { { "stopwatch.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Lab2/stopwatch.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727665590265 "|Stopwatch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rst\[1\] stopwatch.vhd(54) " "Inferred latch for \"rst\[1\]\" at stopwatch.vhd(54)" {  } { { "stopwatch.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Lab2/stopwatch.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727665590265 "|Stopwatch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rst\[2\] stopwatch.vhd(54) " "Inferred latch for \"rst\[2\]\" at stopwatch.vhd(54)" {  } { { "stopwatch.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Lab2/stopwatch.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727665590265 "|Stopwatch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rst\[3\] stopwatch.vhd(54) " "Inferred latch for \"rst\[3\]\" at stopwatch.vhd(54)" {  } { { "stopwatch.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Lab2/stopwatch.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727665590265 "|Stopwatch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rst\[4\] stopwatch.vhd(54) " "Inferred latch for \"rst\[4\]\" at stopwatch.vhd(54)" {  } { { "stopwatch.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Lab2/stopwatch.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727665590265 "|Stopwatch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rst\[5\] stopwatch.vhd(54) " "Inferred latch for \"rst\[5\]\" at stopwatch.vhd(54)" {  } { { "stopwatch.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Lab2/stopwatch.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727665590265 "|Stopwatch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rst\[6\] stopwatch.vhd(54) " "Inferred latch for \"rst\[6\]\" at stopwatch.vhd(54)" {  } { { "stopwatch.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Lab2/stopwatch.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727665590265 "|Stopwatch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rst\[7\] stopwatch.vhd(54) " "Inferred latch for \"rst\[7\]\" at stopwatch.vhd(54)" {  } { { "stopwatch.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Lab2/stopwatch.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727665590265 "|Stopwatch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rst\[8\] stopwatch.vhd(54) " "Inferred latch for \"rst\[8\]\" at stopwatch.vhd(54)" {  } { { "stopwatch.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Lab2/stopwatch.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727665590265 "|Stopwatch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rst\[9\] stopwatch.vhd(54) " "Inferred latch for \"rst\[9\]\" at stopwatch.vhd(54)" {  } { { "stopwatch.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Lab2/stopwatch.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727665590265 "|Stopwatch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rst\[10\] stopwatch.vhd(54) " "Inferred latch for \"rst\[10\]\" at stopwatch.vhd(54)" {  } { { "stopwatch.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Lab2/stopwatch.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727665590265 "|Stopwatch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rst\[11\] stopwatch.vhd(54) " "Inferred latch for \"rst\[11\]\" at stopwatch.vhd(54)" {  } { { "stopwatch.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Lab2/stopwatch.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727665590265 "|Stopwatch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rst\[12\] stopwatch.vhd(54) " "Inferred latch for \"rst\[12\]\" at stopwatch.vhd(54)" {  } { { "stopwatch.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Lab2/stopwatch.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727665590265 "|Stopwatch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rst\[13\] stopwatch.vhd(54) " "Inferred latch for \"rst\[13\]\" at stopwatch.vhd(54)" {  } { { "stopwatch.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Lab2/stopwatch.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727665590265 "|Stopwatch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rst\[14\] stopwatch.vhd(54) " "Inferred latch for \"rst\[14\]\" at stopwatch.vhd(54)" {  } { { "stopwatch.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Lab2/stopwatch.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727665590265 "|Stopwatch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rst\[15\] stopwatch.vhd(54) " "Inferred latch for \"rst\[15\]\" at stopwatch.vhd(54)" {  } { { "stopwatch.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Lab2/stopwatch.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727665590265 "|Stopwatch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rst\[16\] stopwatch.vhd(54) " "Inferred latch for \"rst\[16\]\" at stopwatch.vhd(54)" {  } { { "stopwatch.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Lab2/stopwatch.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727665590265 "|Stopwatch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rst\[17\] stopwatch.vhd(54) " "Inferred latch for \"rst\[17\]\" at stopwatch.vhd(54)" {  } { { "stopwatch.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Lab2/stopwatch.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727665590265 "|Stopwatch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rst\[18\] stopwatch.vhd(54) " "Inferred latch for \"rst\[18\]\" at stopwatch.vhd(54)" {  } { { "stopwatch.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Lab2/stopwatch.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727665590265 "|Stopwatch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rst\[19\] stopwatch.vhd(54) " "Inferred latch for \"rst\[19\]\" at stopwatch.vhd(54)" {  } { { "stopwatch.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Lab2/stopwatch.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727665590265 "|Stopwatch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rst\[20\] stopwatch.vhd(54) " "Inferred latch for \"rst\[20\]\" at stopwatch.vhd(54)" {  } { { "stopwatch.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Lab2/stopwatch.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727665590265 "|Stopwatch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rst\[21\] stopwatch.vhd(54) " "Inferred latch for \"rst\[21\]\" at stopwatch.vhd(54)" {  } { { "stopwatch.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Lab2/stopwatch.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727665590265 "|Stopwatch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rst\[22\] stopwatch.vhd(54) " "Inferred latch for \"rst\[22\]\" at stopwatch.vhd(54)" {  } { { "stopwatch.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Lab2/stopwatch.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727665590265 "|Stopwatch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rst\[23\] stopwatch.vhd(54) " "Inferred latch for \"rst\[23\]\" at stopwatch.vhd(54)" {  } { { "stopwatch.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Lab2/stopwatch.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727665590265 "|Stopwatch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rst\[24\] stopwatch.vhd(54) " "Inferred latch for \"rst\[24\]\" at stopwatch.vhd(54)" {  } { { "stopwatch.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Lab2/stopwatch.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727665590265 "|Stopwatch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rst\[25\] stopwatch.vhd(54) " "Inferred latch for \"rst\[25\]\" at stopwatch.vhd(54)" {  } { { "stopwatch.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Lab2/stopwatch.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727665590265 "|Stopwatch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rst\[26\] stopwatch.vhd(54) " "Inferred latch for \"rst\[26\]\" at stopwatch.vhd(54)" {  } { { "stopwatch.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Lab2/stopwatch.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727665590265 "|Stopwatch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rst\[27\] stopwatch.vhd(54) " "Inferred latch for \"rst\[27\]\" at stopwatch.vhd(54)" {  } { { "stopwatch.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Lab2/stopwatch.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727665590265 "|Stopwatch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rst\[28\] stopwatch.vhd(54) " "Inferred latch for \"rst\[28\]\" at stopwatch.vhd(54)" {  } { { "stopwatch.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Lab2/stopwatch.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727665590265 "|Stopwatch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rst\[29\] stopwatch.vhd(54) " "Inferred latch for \"rst\[29\]\" at stopwatch.vhd(54)" {  } { { "stopwatch.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Lab2/stopwatch.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727665590265 "|Stopwatch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rst\[30\] stopwatch.vhd(54) " "Inferred latch for \"rst\[30\]\" at stopwatch.vhd(54)" {  } { { "stopwatch.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Lab2/stopwatch.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727665590265 "|Stopwatch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rst\[31\] stopwatch.vhd(54) " "Inferred latch for \"rst\[31\]\" at stopwatch.vhd(54)" {  } { { "stopwatch.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Lab2/stopwatch.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727665590265 "|Stopwatch"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[7\] VCC " "Pin \"HEX0\[7\]\" is stuck at VCC" {  } { { "stopwatch.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Lab2/stopwatch.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727665591138 "|stopwatch|HEX0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[7\] VCC " "Pin \"HEX1\[7\]\" is stuck at VCC" {  } { { "stopwatch.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Lab2/stopwatch.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727665591138 "|stopwatch|HEX1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[7\] GND " "Pin \"HEX2\[7\]\" is stuck at GND" {  } { { "stopwatch.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Lab2/stopwatch.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727665591138 "|stopwatch|HEX2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[7\] VCC " "Pin \"HEX3\[7\]\" is stuck at VCC" {  } { { "stopwatch.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Lab2/stopwatch.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727665591138 "|stopwatch|HEX3[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[7\] GND " "Pin \"HEX4\[7\]\" is stuck at GND" {  } { { "stopwatch.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Lab2/stopwatch.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727665591138 "|stopwatch|HEX4[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[7\] VCC " "Pin \"HEX5\[7\]\" is stuck at VCC" {  } { { "stopwatch.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Lab2/stopwatch.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727665591138 "|stopwatch|HEX5[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1727665591138 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1727665591212 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1727665591947 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727665591947 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "408 " "Implemented 408 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1727665592095 ""} { "Info" "ICUT_CUT_TM_OPINS" "48 " "Implemented 48 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1727665592095 ""} { "Info" "ICUT_CUT_TM_LCELLS" "357 " "Implemented 357 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1727665592095 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1727665592095 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 16 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4878 " "Peak virtual memory: 4878 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1727665592115 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Sep 29 21:06:32 2024 " "Processing ended: Sun Sep 29 21:06:32 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1727665592115 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1727665592115 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1727665592115 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1727665592115 ""}
