Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.3 (lin64) Build 1034051 Fri Oct  3 16:32:59 MDT 2014
| Date         : Sat Mar 21 07:15:22 2015
| Host         : artois running 64-bit Ubuntu 12.04.4 LTS
| Command      : report_timing -delay_type min -max_paths 10 -sort_by group -input_pins -file postplace_timing_min.rpt
| Design       : diffeq_paj_convert
| Device       : 7vx330t-ffg1157
| Speed File   : -3  PRODUCTION 1.11 2014-03-13
-----------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 y_var_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            Youtport_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.236ns  (logic 0.118ns (49.908%)  route 0.118ns (50.092%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.851ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.377ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R31                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    R31                                                               r  clk_IBUF_inst/I
    R31                  IBUF (Prop_ibuf_I_O)         0.096     0.096 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        0.739     0.836    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.862 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, estimated)      0.580     1.442    clk_IBUF_BUFG
    SLICE_X14Y169                                                     r  y_var_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y169        FDRE (Prop_fdre_C_Q)         0.118     1.560 r  y_var_reg[31]/Q
                         net (fo=3, estimated)        0.118     1.678    y_var_reg[31]
    SLICE_X18Y169        FDRE                                         r  Youtport_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R31                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    R31                                                               r  clk_IBUF_inst/I
    R31                  IBUF (Prop_ibuf_I_O)         0.262     0.262 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        0.778     1.041    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.071 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, estimated)      0.780     1.851    clk_IBUF_BUFG
    SLICE_X18Y169                                                     r  Youtport_reg[31]/C
                         clock pessimism             -0.377     1.474    
    SLICE_X18Y169        FDRE (Hold_fdre_C_D)         0.040     1.514    Youtport_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.514    
                         arrival time                           1.678    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 y_var_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            Youtport_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.118ns (49.180%)  route 0.122ns (50.820%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.856ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.377ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R31                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    R31                                                               r  clk_IBUF_inst/I
    R31                  IBUF (Prop_ibuf_I_O)         0.096     0.096 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        0.739     0.836    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.862 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, estimated)      0.584     1.446    clk_IBUF_BUFG
    SLICE_X14Y163                                                     r  y_var_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y163        FDRE (Prop_fdre_C_Q)         0.118     1.564 r  y_var_reg[6]/Q
                         net (fo=4, estimated)        0.122     1.686    y_var_reg[6]
    SLICE_X18Y163        FDRE                                         r  Youtport_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R31                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    R31                                                               r  clk_IBUF_inst/I
    R31                  IBUF (Prop_ibuf_I_O)         0.262     0.262 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        0.778     1.041    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.071 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, estimated)      0.785     1.856    clk_IBUF_BUFG
    SLICE_X18Y163                                                     r  Youtport_reg[6]/C
                         clock pessimism             -0.377     1.479    
    SLICE_X18Y163        FDRE (Hold_fdre_C_D)         0.040     1.519    Youtport_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.519    
                         arrival time                           1.686    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 y_var_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            Youtport_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.118ns (49.180%)  route 0.122ns (50.820%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.853ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.377ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R31                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    R31                                                               r  clk_IBUF_inst/I
    R31                  IBUF (Prop_ibuf_I_O)         0.096     0.096 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        0.739     0.836    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.862 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, estimated)      0.582     1.444    clk_IBUF_BUFG
    SLICE_X14Y167                                                     r  y_var_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y167        FDRE (Prop_fdre_C_Q)         0.118     1.562 r  y_var_reg[22]/Q
                         net (fo=4, estimated)        0.122     1.684    y_var_reg[22]
    SLICE_X18Y167        FDRE                                         r  Youtport_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R31                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    R31                                                               r  clk_IBUF_inst/I
    R31                  IBUF (Prop_ibuf_I_O)         0.262     0.262 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        0.778     1.041    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.071 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, estimated)      0.782     1.853    clk_IBUF_BUFG
    SLICE_X18Y167                                                     r  Youtport_reg[22]/C
                         clock pessimism             -0.377     1.476    
    SLICE_X18Y167        FDRE (Hold_fdre_C_D)         0.040     1.516    Youtport_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.516    
                         arrival time                           1.684    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 y_var_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            Youtport_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.118ns (49.180%)  route 0.122ns (50.820%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.853ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.377ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R31                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    R31                                                               r  clk_IBUF_inst/I
    R31                  IBUF (Prop_ibuf_I_O)         0.096     0.096 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        0.739     0.836    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.862 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, estimated)      0.582     1.444    clk_IBUF_BUFG
    SLICE_X14Y167                                                     r  y_var_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y167        FDRE (Prop_fdre_C_Q)         0.118     1.562 r  y_var_reg[23]/Q
                         net (fo=4, estimated)        0.122     1.684    y_var_reg[23]
    SLICE_X18Y167        FDRE                                         r  Youtport_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R31                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    R31                                                               r  clk_IBUF_inst/I
    R31                  IBUF (Prop_ibuf_I_O)         0.262     0.262 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        0.778     1.041    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.071 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, estimated)      0.782     1.853    clk_IBUF_BUFG
    SLICE_X18Y167                                                     r  Youtport_reg[23]/C
                         clock pessimism             -0.377     1.476    
    SLICE_X18Y167        FDRE (Hold_fdre_C_D)         0.040     1.516    Youtport_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.516    
                         arrival time                           1.684    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 y_var_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            Youtport_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.118ns (49.180%)  route 0.122ns (50.820%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.851ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.377ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R31                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    R31                                                               r  clk_IBUF_inst/I
    R31                  IBUF (Prop_ibuf_I_O)         0.096     0.096 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        0.739     0.836    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.862 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, estimated)      0.580     1.442    clk_IBUF_BUFG
    SLICE_X14Y169                                                     r  y_var_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y169        FDRE (Prop_fdre_C_Q)         0.118     1.560 r  y_var_reg[30]/Q
                         net (fo=4, estimated)        0.122     1.682    y_var_reg[30]
    SLICE_X18Y169        FDRE                                         r  Youtport_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R31                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    R31                                                               r  clk_IBUF_inst/I
    R31                  IBUF (Prop_ibuf_I_O)         0.262     0.262 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        0.778     1.041    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.071 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, estimated)      0.780     1.851    clk_IBUF_BUFG
    SLICE_X18Y169                                                     r  Youtport_reg[30]/C
                         clock pessimism             -0.377     1.474    
    SLICE_X18Y169        FDRE (Hold_fdre_C_D)         0.040     1.514    Youtport_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.514    
                         arrival time                           1.682    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 y_var_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            Youtport_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.118ns (49.300%)  route 0.121ns (50.700%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.851ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.377ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R31                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    R31                                                               r  clk_IBUF_inst/I
    R31                  IBUF (Prop_ibuf_I_O)         0.096     0.096 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        0.739     0.836    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.862 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, estimated)      0.580     1.442    clk_IBUF_BUFG
    SLICE_X14Y169                                                     r  y_var_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y169        FDRE (Prop_fdre_C_Q)         0.118     1.560 r  y_var_reg[28]/Q
                         net (fo=4, estimated)        0.121     1.681    y_var_reg[28]
    SLICE_X18Y169        FDRE                                         r  Youtport_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R31                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    R31                                                               r  clk_IBUF_inst/I
    R31                  IBUF (Prop_ibuf_I_O)         0.262     0.262 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        0.778     1.041    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.071 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, estimated)      0.780     1.851    clk_IBUF_BUFG
    SLICE_X18Y169                                                     r  Youtport_reg[28]/C
                         clock pessimism             -0.377     1.474    
    SLICE_X18Y169        FDRE (Hold_fdre_C_D)         0.037     1.511    Youtport_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.511    
                         arrival time                           1.681    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 y_var_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            Youtport_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.118ns (49.300%)  route 0.121ns (50.700%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.853ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.377ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R31                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    R31                                                               r  clk_IBUF_inst/I
    R31                  IBUF (Prop_ibuf_I_O)         0.096     0.096 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        0.739     0.836    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.862 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, estimated)      0.582     1.444    clk_IBUF_BUFG
    SLICE_X14Y167                                                     r  y_var_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y167        FDRE (Prop_fdre_C_Q)         0.118     1.562 r  y_var_reg[21]/Q
                         net (fo=4, estimated)        0.121     1.683    y_var_reg[21]
    SLICE_X18Y167        FDRE                                         r  Youtport_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R31                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    R31                                                               r  clk_IBUF_inst/I
    R31                  IBUF (Prop_ibuf_I_O)         0.262     0.262 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        0.778     1.041    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.071 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, estimated)      0.782     1.853    clk_IBUF_BUFG
    SLICE_X18Y167                                                     r  Youtport_reg[21]/C
                         clock pessimism             -0.377     1.476    
    SLICE_X18Y167        FDRE (Hold_fdre_C_D)         0.032     1.508    Youtport_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.508    
                         arrival time                           1.683    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 y_var_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            Youtport_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.118ns (49.300%)  route 0.121ns (50.700%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.851ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.377ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R31                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    R31                                                               r  clk_IBUF_inst/I
    R31                  IBUF (Prop_ibuf_I_O)         0.096     0.096 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        0.739     0.836    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.862 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, estimated)      0.580     1.442    clk_IBUF_BUFG
    SLICE_X14Y169                                                     r  y_var_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y169        FDRE (Prop_fdre_C_Q)         0.118     1.560 r  y_var_reg[29]/Q
                         net (fo=4, estimated)        0.121     1.681    y_var_reg[29]
    SLICE_X18Y169        FDRE                                         r  Youtport_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R31                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    R31                                                               r  clk_IBUF_inst/I
    R31                  IBUF (Prop_ibuf_I_O)         0.262     0.262 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        0.778     1.041    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.071 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, estimated)      0.780     1.851    clk_IBUF_BUFG
    SLICE_X18Y169                                                     r  Youtport_reg[29]/C
                         clock pessimism             -0.377     1.474    
    SLICE_X18Y169        FDRE (Hold_fdre_C_D)         0.032     1.506    Youtport_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.506    
                         arrival time                           1.681    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 u_var_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            Uoutport_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.100ns (37.391%)  route 0.167ns (62.609%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.859ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.377ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R31                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    R31                                                               r  clk_IBUF_inst/I
    R31                  IBUF (Prop_ibuf_I_O)         0.096     0.096 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        0.739     0.836    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.862 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, estimated)      0.586     1.448    clk_IBUF_BUFG
    SLICE_X13Y161                                                     r  u_var_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y161        FDRE (Prop_fdre_C_Q)         0.100     1.548 r  u_var_reg[0]/Q
                         net (fo=4, estimated)        0.167     1.715    n_0_u_var_reg[0]
    SLICE_X17Y161        FDRE                                         r  Uoutport_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R31                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    R31                                                               r  clk_IBUF_inst/I
    R31                  IBUF (Prop_ibuf_I_O)         0.262     0.262 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        0.778     1.041    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.071 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, estimated)      0.788     1.859    clk_IBUF_BUFG
    SLICE_X17Y161                                                     r  Uoutport_reg[0]/C
                         clock pessimism             -0.377     1.482    
    SLICE_X17Y161        FDRE (Hold_fdre_C_D)         0.040     1.522    Uoutport_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.522    
                         arrival time                           1.715    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 u_var_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            Uoutport_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.100ns (38.056%)  route 0.163ns (61.944%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.859ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.377ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R31                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    R31                                                               r  clk_IBUF_inst/I
    R31                  IBUF (Prop_ibuf_I_O)         0.096     0.096 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        0.739     0.836    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.862 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, estimated)      0.585     1.447    clk_IBUF_BUFG
    SLICE_X13Y162                                                     r  u_var_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y162        FDRE (Prop_fdre_C_Q)         0.100     1.547 r  u_var_reg[5]/Q
                         net (fo=3, estimated)        0.163     1.709    n_0_u_var_reg[5]
    SLICE_X16Y161        FDRE                                         r  Uoutport_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R31                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    R31                                                               r  clk_IBUF_inst/I
    R31                  IBUF (Prop_ibuf_I_O)         0.262     0.262 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        0.778     1.041    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.071 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, estimated)      0.788     1.859    clk_IBUF_BUFG
    SLICE_X16Y161                                                     r  Uoutport_reg[5]/C
                         clock pessimism             -0.377     1.482    
    SLICE_X16Y161        FDRE (Hold_fdre_C_D)         0.032     1.514    Uoutport_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.514    
                         arrival time                           1.709    
  -------------------------------------------------------------------
                         slack                                  0.196    




