###############################################################
#  Generated by:      Cadence Encounter 11.12-s136_1
#  OS:                Linux x86_64(Host ID thor.doe.carleton.ca)
#  Generated on:      Tue Feb 25 12:33:20 2020
#  Design:            RamChip
#  Command:           optDesign -postRoute
###############################################################
Path 1: MET Setup Check with Pin Mem_reg[60][10]/CP 
Endpoint:   Mem_reg[60][10]/D (v) checked with  leading edge of 'clk'
Beginpoint: Address[2]        (^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.178
- Setup                         0.170
+ Phase Shift                  10.000
= Required Time                10.009
- Arrival Time                  3.406
= Slack Time                    6.602
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                   |              |          |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+---------+----------| 
     |                   | Address[2] ^ |          |       |   0.000 |    6.602 | 
     | U9938             | A2 ^ -> ZN v | NR2D0    | 0.049 |   0.049 |    6.652 | 
     | U9873             | A1 v -> ZN ^ | CKND2D0  | 0.340 |   0.389 |    6.992 | 
     | U9872             | I ^ -> ZN v  | CKND0    | 0.370 |   0.759 |    7.362 | 
     | U7659             | A2 v -> ZN ^ | ND2D1    | 0.332 |   1.091 |    7.693 | 
     | FE_OFCC504_n25016 | I ^ -> Z ^   | CKBD2    | 0.282 |   1.373 |    7.975 | 
     | U8233             | B1 ^ -> ZN v | OAI222D0 | 0.201 |   1.574 |    8.176 | 
     | FE_OFCC703_n25465 | I v -> Z v   | CKBD1    | 0.065 |   1.639 |    8.241 | 
     | U8229             | A1 v -> ZN ^ | NR4D0    | 0.285 |   1.924 |    8.526 | 
     | U8213             | A1 ^ -> Z ^  | AN4D0    | 0.442 |   2.365 |    8.968 | 
     | U8212             | A4 ^ -> ZN v | ND4D0    | 0.323 |   2.688 |    9.291 | 
     | Data_tri[10]      | I v -> Z v   | BUFTD2   | 0.113 |   2.802 |    9.404 | 
     | U7485             | I v -> ZN ^  | CKND0    | 0.060 |   2.862 |    9.464 | 
     | U7486             | I ^ -> ZN v  | INVD1    | 0.212 |   3.074 |    9.676 | 
     | FE_OFCC891_n24743 | I v -> Z v   | CKBD2    | 0.292 |   3.366 |    9.968 | 
     | Mem_reg[60][10]   | D v          | EDFD1    | 0.040 |   3.406 |   10.009 | 
     +--------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------+ 
     |    Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                 |            |        |       |  Time   |   Time   | 
     |-----------------+------------+--------+-------+---------+----------| 
     |                 | clk ^      |        |       |   0.000 |   -6.602 | 
     | clk__L1_I0      | I ^ -> Z ^ | CKBD24 | 0.041 |   0.040 |   -6.562 | 
     | clk__L2_I2      | I ^ -> Z ^ | CKBD24 | 0.063 |   0.103 |   -6.499 | 
     | clk__L3_I23     | I ^ -> Z ^ | CKBD16 | 0.074 |   0.177 |   -6.425 | 
     | Mem_reg[60][10] | CP ^       | EDFD1  | 0.001 |   0.178 |   -6.424 | 
     +--------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin Mem_reg[11][10]/CP 
Endpoint:   Mem_reg[11][10]/D (v) checked with  leading edge of 'clk'
Beginpoint: Address[2]        (^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.178
- Setup                         0.170
+ Phase Shift                  10.000
= Required Time                10.009
- Arrival Time                  3.406
= Slack Time                    6.602
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                   |              |          |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+---------+----------| 
     |                   | Address[2] ^ |          |       |   0.000 |    6.602 | 
     | U9938             | A2 ^ -> ZN v | NR2D0    | 0.049 |   0.049 |    6.652 | 
     | U9873             | A1 v -> ZN ^ | CKND2D0  | 0.340 |   0.389 |    6.992 | 
     | U9872             | I ^ -> ZN v  | CKND0    | 0.370 |   0.759 |    7.362 | 
     | U7659             | A2 v -> ZN ^ | ND2D1    | 0.332 |   1.091 |    7.693 | 
     | FE_OFCC504_n25016 | I ^ -> Z ^   | CKBD2    | 0.282 |   1.373 |    7.975 | 
     | U8233             | B1 ^ -> ZN v | OAI222D0 | 0.201 |   1.574 |    8.176 | 
     | FE_OFCC703_n25465 | I v -> Z v   | CKBD1    | 0.065 |   1.639 |    8.241 | 
     | U8229             | A1 v -> ZN ^ | NR4D0    | 0.285 |   1.923 |    8.526 | 
     | U8213             | A1 ^ -> Z ^  | AN4D0    | 0.442 |   2.365 |    8.968 | 
     | U8212             | A4 ^ -> ZN v | ND4D0    | 0.323 |   2.688 |    9.291 | 
     | Data_tri[10]      | I v -> Z v   | BUFTD2   | 0.113 |   2.802 |    9.404 | 
     | U7485             | I v -> ZN ^  | CKND0    | 0.060 |   2.862 |    9.464 | 
     | U7486             | I ^ -> ZN v  | INVD1    | 0.212 |   3.074 |    9.676 | 
     | FE_OFCC891_n24743 | I v -> Z v   | CKBD2    | 0.292 |   3.366 |    9.969 | 
     | Mem_reg[11][10]   | D v          | EDFD1    | 0.040 |   3.406 |   10.009 | 
     +--------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------+ 
     |    Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                 |            |        |       |  Time   |   Time   | 
     |-----------------+------------+--------+-------+---------+----------| 
     |                 | clk ^      |        |       |   0.000 |   -6.602 | 
     | clk__L1_I0      | I ^ -> Z ^ | CKBD24 | 0.041 |   0.040 |   -6.562 | 
     | clk__L2_I2      | I ^ -> Z ^ | CKBD24 | 0.063 |   0.103 |   -6.499 | 
     | clk__L3_I23     | I ^ -> Z ^ | CKBD16 | 0.074 |   0.177 |   -6.425 | 
     | Mem_reg[11][10] | CP ^       | EDFD1  | 0.001 |   0.178 |   -6.424 | 
     +--------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin Mem_reg[61][10]/CP 
Endpoint:   Mem_reg[61][10]/D (v) checked with  leading edge of 'clk'
Beginpoint: Address[2]        (^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.179
- Setup                         0.170
+ Phase Shift                  10.000
= Required Time                10.009
- Arrival Time                  3.406
= Slack Time                    6.604
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                   |              |          |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+---------+----------| 
     |                   | Address[2] ^ |          |       |   0.000 |    6.604 | 
     | U9938             | A2 ^ -> ZN v | NR2D0    | 0.049 |   0.049 |    6.653 | 
     | U9873             | A1 v -> ZN ^ | CKND2D0  | 0.340 |   0.389 |    6.993 | 
     | U9872             | I ^ -> ZN v  | CKND0    | 0.370 |   0.759 |    7.363 | 
     | U7659             | A2 v -> ZN ^ | ND2D1    | 0.332 |   1.091 |    7.695 | 
     | FE_OFCC504_n25016 | I ^ -> Z ^   | CKBD2    | 0.282 |   1.373 |    7.977 | 
     | U8233             | B1 ^ -> ZN v | OAI222D0 | 0.201 |   1.574 |    8.178 | 
     | FE_OFCC703_n25465 | I v -> Z v   | CKBD1    | 0.065 |   1.639 |    8.242 | 
     | U8229             | A1 v -> ZN ^ | NR4D0    | 0.285 |   1.923 |    8.527 | 
     | U8213             | A1 ^ -> Z ^  | AN4D0    | 0.442 |   2.365 |    8.969 | 
     | U8212             | A4 ^ -> ZN v | ND4D0    | 0.323 |   2.688 |    9.292 | 
     | Data_tri[10]      | I v -> Z v   | BUFTD2   | 0.113 |   2.802 |    9.406 | 
     | U7485             | I v -> ZN ^  | CKND0    | 0.060 |   2.862 |    9.466 | 
     | U7486             | I ^ -> ZN v  | INVD1    | 0.212 |   3.074 |    9.678 | 
     | FE_OFCC891_n24743 | I v -> Z v   | CKBD2    | 0.292 |   3.366 |    9.970 | 
     | Mem_reg[61][10]   | D v          | EDFD1    | 0.039 |   3.406 |   10.009 | 
     +--------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------+ 
     |    Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                 |            |        |       |  Time   |   Time   | 
     |-----------------+------------+--------+-------+---------+----------| 
     |                 | clk ^      |        |       |   0.000 |   -6.604 | 
     | clk__L1_I0      | I ^ -> Z ^ | CKBD24 | 0.041 |   0.040 |   -6.563 | 
     | clk__L2_I2      | I ^ -> Z ^ | CKBD24 | 0.063 |   0.103 |   -6.501 | 
     | clk__L3_I23     | I ^ -> Z ^ | CKBD16 | 0.074 |   0.177 |   -6.426 | 
     | Mem_reg[61][10] | CP ^       | EDFD1  | 0.002 |   0.179 |   -6.425 | 
     +--------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin Mem_reg[64][10]/CP 
Endpoint:   Mem_reg[64][10]/D (v) checked with  leading edge of 'clk'
Beginpoint: Address[2]        (^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.179
- Setup                         0.170
+ Phase Shift                  10.000
= Required Time                10.010
- Arrival Time                  3.406
= Slack Time                    6.604
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                   |              |          |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+---------+----------| 
     |                   | Address[2] ^ |          |       |   0.000 |    6.604 | 
     | U9938             | A2 ^ -> ZN v | NR2D0    | 0.049 |   0.049 |    6.653 | 
     | U9873             | A1 v -> ZN ^ | CKND2D0  | 0.340 |   0.389 |    6.993 | 
     | U9872             | I ^ -> ZN v  | CKND0    | 0.370 |   0.759 |    7.363 | 
     | U7659             | A2 v -> ZN ^ | ND2D1    | 0.332 |   1.091 |    7.695 | 
     | FE_OFCC504_n25016 | I ^ -> Z ^   | CKBD2    | 0.282 |   1.373 |    7.977 | 
     | U8233             | B1 ^ -> ZN v | OAI222D0 | 0.201 |   1.574 |    8.178 | 
     | FE_OFCC703_n25465 | I v -> Z v   | CKBD1    | 0.065 |   1.639 |    8.243 | 
     | U8229             | A1 v -> ZN ^ | NR4D0    | 0.285 |   1.923 |    8.527 | 
     | U8213             | A1 ^ -> Z ^  | AN4D0    | 0.442 |   2.365 |    8.969 | 
     | U8212             | A4 ^ -> ZN v | ND4D0    | 0.323 |   2.688 |    9.292 | 
     | Data_tri[10]      | I v -> Z v   | BUFTD2   | 0.113 |   2.802 |    9.406 | 
     | U7485             | I v -> ZN ^  | CKND0    | 0.060 |   2.862 |    9.466 | 
     | U7486             | I ^ -> ZN v  | INVD1    | 0.212 |   3.074 |    9.678 | 
     | FE_OFCC891_n24743 | I v -> Z v   | CKBD2    | 0.292 |   3.366 |    9.970 | 
     | Mem_reg[64][10]   | D v          | EDFD1    | 0.039 |   3.406 |   10.010 | 
     +--------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------+ 
     |    Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                 |            |        |       |  Time   |   Time   | 
     |-----------------+------------+--------+-------+---------+----------| 
     |                 | clk ^      |        |       |   0.000 |   -6.604 | 
     | clk__L1_I0      | I ^ -> Z ^ | CKBD24 | 0.041 |   0.041 |   -6.563 | 
     | clk__L2_I2      | I ^ -> Z ^ | CKBD24 | 0.063 |   0.103 |   -6.501 | 
     | clk__L3_I23     | I ^ -> Z ^ | CKBD16 | 0.074 |   0.178 |   -6.426 | 
     | Mem_reg[64][10] | CP ^       | EDFD1  | 0.002 |   0.179 |   -6.425 | 
     +--------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin Mem_reg[10][10]/CP 
Endpoint:   Mem_reg[10][10]/D (v) checked with  leading edge of 'clk'
Beginpoint: Address[2]        (^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.179
- Setup                         0.170
+ Phase Shift                  10.000
= Required Time                10.010
- Arrival Time                  3.406
= Slack Time                    6.604
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                   |              |          |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+---------+----------| 
     |                   | Address[2] ^ |          |       |   0.000 |    6.604 | 
     | U9938             | A2 ^ -> ZN v | NR2D0    | 0.049 |   0.049 |    6.654 | 
     | U9873             | A1 v -> ZN ^ | CKND2D0  | 0.340 |   0.389 |    6.993 | 
     | U9872             | I ^ -> ZN v  | CKND0    | 0.370 |   0.759 |    7.363 | 
     | U7659             | A2 v -> ZN ^ | ND2D1    | 0.332 |   1.091 |    7.695 | 
     | FE_OFCC504_n25016 | I ^ -> Z ^   | CKBD2    | 0.282 |   1.373 |    7.977 | 
     | U8233             | B1 ^ -> ZN v | OAI222D0 | 0.201 |   1.574 |    8.178 | 
     | FE_OFCC703_n25465 | I v -> Z v   | CKBD1    | 0.065 |   1.639 |    8.243 | 
     | U8229             | A1 v -> ZN ^ | NR4D0    | 0.285 |   1.923 |    8.528 | 
     | U8213             | A1 ^ -> Z ^  | AN4D0    | 0.442 |   2.365 |    8.970 | 
     | U8212             | A4 ^ -> ZN v | ND4D0    | 0.323 |   2.688 |    9.293 | 
     | Data_tri[10]      | I v -> Z v   | BUFTD2   | 0.113 |   2.802 |    9.406 | 
     | U7485             | I v -> ZN ^  | CKND0    | 0.060 |   2.862 |    9.466 | 
     | U7486             | I ^ -> ZN v  | INVD1    | 0.212 |   3.074 |    9.678 | 
     | FE_OFCC891_n24743 | I v -> Z v   | CKBD2    | 0.292 |   3.366 |    9.970 | 
     | Mem_reg[10][10]   | D v          | EDFD1    | 0.039 |   3.406 |   10.010 | 
     +--------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------+ 
     |    Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                 |            |        |       |  Time   |   Time   | 
     |-----------------+------------+--------+-------+---------+----------| 
     |                 | clk ^      |        |       |   0.000 |   -6.604 | 
     | clk__L1_I0      | I ^ -> Z ^ | CKBD24 | 0.041 |   0.041 |   -6.564 | 
     | clk__L2_I2      | I ^ -> Z ^ | CKBD24 | 0.063 |   0.103 |   -6.501 | 
     | clk__L3_I23     | I ^ -> Z ^ | CKBD16 | 0.074 |   0.178 |   -6.427 | 
     | Mem_reg[10][10] | CP ^       | EDFD1  | 0.002 |   0.179 |   -6.425 | 
     +--------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin Mem_reg[55][10]/CP 
Endpoint:   Mem_reg[55][10]/D (v) checked with  leading edge of 'clk'
Beginpoint: Address[2]        (^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.179
- Setup                         0.170
+ Phase Shift                  10.000
= Required Time                10.010
- Arrival Time                  3.405
= Slack Time                    6.604
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                   |              |          |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+---------+----------| 
     |                   | Address[2] ^ |          |       |   0.000 |    6.604 | 
     | U9938             | A2 ^ -> ZN v | NR2D0    | 0.049 |   0.049 |    6.654 | 
     | U9873             | A1 v -> ZN ^ | CKND2D0  | 0.340 |   0.389 |    6.994 | 
     | U9872             | I ^ -> ZN v  | CKND0    | 0.370 |   0.759 |    7.364 | 
     | U7659             | A2 v -> ZN ^ | ND2D1    | 0.332 |   1.091 |    7.695 | 
     | FE_OFCC504_n25016 | I ^ -> Z ^   | CKBD2    | 0.282 |   1.373 |    7.977 | 
     | U8233             | B1 ^ -> ZN v | OAI222D0 | 0.201 |   1.574 |    8.178 | 
     | FE_OFCC703_n25465 | I v -> Z v   | CKBD1    | 0.065 |   1.639 |    8.243 | 
     | U8229             | A1 v -> ZN ^ | NR4D0    | 0.285 |   1.924 |    8.528 | 
     | U8213             | A1 ^ -> Z ^  | AN4D0    | 0.442 |   2.365 |    8.970 | 
     | U8212             | A4 ^ -> ZN v | ND4D0    | 0.323 |   2.688 |    9.293 | 
     | Data_tri[10]      | I v -> Z v   | BUFTD2   | 0.113 |   2.802 |    9.406 | 
     | U7485             | I v -> ZN ^  | CKND0    | 0.060 |   2.862 |    9.466 | 
     | U7486             | I ^ -> ZN v  | INVD1    | 0.212 |   3.074 |    9.678 | 
     | FE_OFCC891_n24743 | I v -> Z v   | CKBD2    | 0.292 |   3.366 |    9.970 | 
     | Mem_reg[55][10]   | D v          | EDFD1    | 0.039 |   3.405 |   10.010 | 
     +--------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------+ 
     |    Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                 |            |        |       |  Time   |   Time   | 
     |-----------------+------------+--------+-------+---------+----------| 
     |                 | clk ^      |        |       |   0.000 |   -6.604 | 
     | clk__L1_I0      | I ^ -> Z ^ | CKBD24 | 0.041 |   0.041 |   -6.564 | 
     | clk__L2_I2      | I ^ -> Z ^ | CKBD24 | 0.063 |   0.103 |   -6.501 | 
     | clk__L3_I23     | I ^ -> Z ^ | CKBD16 | 0.074 |   0.178 |   -6.427 | 
     | Mem_reg[55][10] | CP ^       | EDFD1  | 0.002 |   0.179 |   -6.425 | 
     +--------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin Mem_reg[83][10]/CP 
Endpoint:   Mem_reg[83][10]/D (v) checked with  leading edge of 'clk'
Beginpoint: Address[2]        (^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.184
- Setup                         0.169
+ Phase Shift                  10.000
= Required Time                10.014
- Arrival Time                  3.410
= Slack Time                    6.604
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                   |              |          |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+---------+----------| 
     |                   | Address[2] ^ |          |       |   0.000 |    6.604 | 
     | U9938             | A2 ^ -> ZN v | NR2D0    | 0.049 |   0.049 |    6.654 | 
     | U9873             | A1 v -> ZN ^ | CKND2D0  | 0.340 |   0.389 |    6.994 | 
     | U9872             | I ^ -> ZN v  | CKND0    | 0.370 |   0.759 |    7.364 | 
     | U7659             | A2 v -> ZN ^ | ND2D1    | 0.332 |   1.091 |    7.695 | 
     | FE_OFCC504_n25016 | I ^ -> Z ^   | CKBD2    | 0.282 |   1.373 |    7.977 | 
     | U8233             | B1 ^ -> ZN v | OAI222D0 | 0.201 |   1.574 |    8.178 | 
     | FE_OFCC703_n25465 | I v -> Z v   | CKBD1    | 0.065 |   1.639 |    8.243 | 
     | U8229             | A1 v -> ZN ^ | NR4D0    | 0.285 |   1.923 |    8.528 | 
     | U8213             | A1 ^ -> Z ^  | AN4D0    | 0.442 |   2.365 |    8.970 | 
     | U8212             | A4 ^ -> ZN v | ND4D0    | 0.323 |   2.688 |    9.293 | 
     | Data_tri[10]      | I v -> Z v   | BUFTD2   | 0.113 |   2.802 |    9.406 | 
     | U7485             | I v -> ZN ^  | CKND0    | 0.060 |   2.862 |    9.466 | 
     | U7486             | I ^ -> ZN v  | INVD1    | 0.212 |   3.074 |    9.678 | 
     | FE_OFCC891_n24743 | I v -> Z v   | CKBD2    | 0.292 |   3.366 |    9.970 | 
     | Mem_reg[83][10]   | D v          | EDFD1    | 0.044 |   3.410 |   10.014 | 
     +--------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------+ 
     |    Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                 |            |        |       |  Time   |   Time   | 
     |-----------------+------------+--------+-------+---------+----------| 
     |                 | clk ^      |        |       |   0.000 |   -6.604 | 
     | clk__L1_I0      | I ^ -> Z ^ | CKBD24 | 0.041 |   0.040 |   -6.564 | 
     | clk__L2_I0      | I ^ -> Z ^ | CKBD24 | 0.063 |   0.103 |   -6.501 | 
     | clk__L3_I5      | I ^ -> Z ^ | CKBD16 | 0.080 |   0.183 |   -6.421 | 
     | Mem_reg[83][10] | CP ^       | EDFD1  | 0.000 |   0.183 |   -6.421 | 
     +--------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin Mem_reg[80][10]/CP 
Endpoint:   Mem_reg[80][10]/D (v) checked with  leading edge of 'clk'
Beginpoint: Address[2]        (^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.184
- Setup                         0.169
+ Phase Shift                  10.000
= Required Time                10.014
- Arrival Time                  3.410
= Slack Time                    6.604
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                   |              |          |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+---------+----------| 
     |                   | Address[2] ^ |          |       |   0.000 |    6.604 | 
     | U9938             | A2 ^ -> ZN v | NR2D0    | 0.049 |   0.049 |    6.654 | 
     | U9873             | A1 v -> ZN ^ | CKND2D0  | 0.340 |   0.389 |    6.994 | 
     | U9872             | I ^ -> ZN v  | CKND0    | 0.370 |   0.759 |    7.364 | 
     | U7659             | A2 v -> ZN ^ | ND2D1    | 0.332 |   1.091 |    7.695 | 
     | FE_OFCC504_n25016 | I ^ -> Z ^   | CKBD2    | 0.282 |   1.373 |    7.977 | 
     | U8233             | B1 ^ -> ZN v | OAI222D0 | 0.201 |   1.574 |    8.178 | 
     | FE_OFCC703_n25465 | I v -> Z v   | CKBD1    | 0.065 |   1.639 |    8.243 | 
     | U8229             | A1 v -> ZN ^ | NR4D0    | 0.285 |   1.923 |    8.528 | 
     | U8213             | A1 ^ -> Z ^  | AN4D0    | 0.442 |   2.365 |    8.970 | 
     | U8212             | A4 ^ -> ZN v | ND4D0    | 0.323 |   2.688 |    9.293 | 
     | Data_tri[10]      | I v -> Z v   | BUFTD2   | 0.113 |   2.802 |    9.406 | 
     | U7485             | I v -> ZN ^  | CKND0    | 0.060 |   2.862 |    9.466 | 
     | U7486             | I ^ -> ZN v  | INVD1    | 0.212 |   3.074 |    9.678 | 
     | FE_OFCC891_n24743 | I v -> Z v   | CKBD2    | 0.292 |   3.366 |    9.970 | 
     | Mem_reg[80][10]   | D v          | EDFD1    | 0.044 |   3.410 |   10.014 | 
     +--------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------+ 
     |    Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                 |            |        |       |  Time   |   Time   | 
     |-----------------+------------+--------+-------+---------+----------| 
     |                 | clk ^      |        |       |   0.000 |   -6.604 | 
     | clk__L1_I0      | I ^ -> Z ^ | CKBD24 | 0.041 |   0.040 |   -6.564 | 
     | clk__L2_I0      | I ^ -> Z ^ | CKBD24 | 0.063 |   0.103 |   -6.501 | 
     | clk__L3_I5      | I ^ -> Z ^ | CKBD16 | 0.080 |   0.183 |   -6.421 | 
     | Mem_reg[80][10] | CP ^       | EDFD1  | 0.001 |   0.184 |   -6.421 | 
     +--------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin Mem_reg[12][10]/CP 
Endpoint:   Mem_reg[12][10]/D (v) checked with  leading edge of 'clk'
Beginpoint: Address[2]        (^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.179
- Setup                         0.169
+ Phase Shift                  10.000
= Required Time                10.010
- Arrival Time                  3.405
= Slack Time                    6.605
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                   |              |          |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+---------+----------| 
     |                   | Address[2] ^ |          |       |   0.000 |    6.605 | 
     | U9938             | A2 ^ -> ZN v | NR2D0    | 0.049 |   0.049 |    6.654 | 
     | U9873             | A1 v -> ZN ^ | CKND2D0  | 0.340 |   0.389 |    6.994 | 
     | U9872             | I ^ -> ZN v  | CKND0    | 0.370 |   0.759 |    7.364 | 
     | U7659             | A2 v -> ZN ^ | ND2D1    | 0.332 |   1.091 |    7.696 | 
     | FE_OFCC504_n25016 | I ^ -> Z ^   | CKBD2    | 0.282 |   1.373 |    7.978 | 
     | U8233             | B1 ^ -> ZN v | OAI222D0 | 0.201 |   1.574 |    8.179 | 
     | FE_OFCC703_n25465 | I v -> Z v   | CKBD1    | 0.065 |   1.639 |    8.243 | 
     | U8229             | A1 v -> ZN ^ | NR4D0    | 0.285 |   1.923 |    8.528 | 
     | U8213             | A1 ^ -> Z ^  | AN4D0    | 0.442 |   2.365 |    8.970 | 
     | U8212             | A4 ^ -> ZN v | ND4D0    | 0.323 |   2.688 |    9.293 | 
     | Data_tri[10]      | I v -> Z v   | BUFTD2   | 0.113 |   2.802 |    9.407 | 
     | U7485             | I v -> ZN ^  | CKND0    | 0.060 |   2.862 |    9.467 | 
     | U7486             | I ^ -> ZN v  | INVD1    | 0.212 |   3.074 |    9.679 | 
     | FE_OFCC891_n24743 | I v -> Z v   | CKBD2    | 0.292 |   3.366 |    9.971 | 
     | Mem_reg[12][10]   | D v          | EDFD1    | 0.039 |   3.405 |   10.010 | 
     +--------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------+ 
     |    Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                 |            |        |       |  Time   |   Time   | 
     |-----------------+------------+--------+-------+---------+----------| 
     |                 | clk ^      |        |       |   0.000 |   -6.605 | 
     | clk__L1_I0      | I ^ -> Z ^ | CKBD24 | 0.041 |   0.041 |   -6.564 | 
     | clk__L2_I2      | I ^ -> Z ^ | CKBD24 | 0.063 |   0.103 |   -6.502 | 
     | clk__L3_I23     | I ^ -> Z ^ | CKBD16 | 0.074 |   0.178 |   -6.427 | 
     | Mem_reg[12][10] | CP ^       | EDFD1  | 0.002 |   0.179 |   -6.426 | 
     +--------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin Mem_reg[16][10]/CP 
Endpoint:   Mem_reg[16][10]/D (v) checked with  leading edge of 'clk'
Beginpoint: Address[2]        (^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.184
- Setup                         0.169
+ Phase Shift                  10.000
= Required Time                10.015
- Arrival Time                  3.410
= Slack Time                    6.605
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                   |              |          |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+---------+----------| 
     |                   | Address[2] ^ |          |       |   0.000 |    6.605 | 
     | U9938             | A2 ^ -> ZN v | NR2D0    | 0.049 |   0.049 |    6.654 | 
     | U9873             | A1 v -> ZN ^ | CKND2D0  | 0.340 |   0.389 |    6.994 | 
     | U9872             | I ^ -> ZN v  | CKND0    | 0.370 |   0.759 |    7.364 | 
     | U7659             | A2 v -> ZN ^ | ND2D1    | 0.332 |   1.091 |    7.696 | 
     | FE_OFCC504_n25016 | I ^ -> Z ^   | CKBD2    | 0.282 |   1.373 |    7.978 | 
     | U8233             | B1 ^ -> ZN v | OAI222D0 | 0.201 |   1.574 |    8.179 | 
     | FE_OFCC703_n25465 | I v -> Z v   | CKBD1    | 0.065 |   1.639 |    8.243 | 
     | U8229             | A1 v -> ZN ^ | NR4D0    | 0.285 |   1.923 |    8.528 | 
     | U8213             | A1 ^ -> Z ^  | AN4D0    | 0.442 |   2.365 |    8.970 | 
     | U8212             | A4 ^ -> ZN v | ND4D0    | 0.323 |   2.688 |    9.293 | 
     | Data_tri[10]      | I v -> Z v   | BUFTD2   | 0.113 |   2.802 |    9.407 | 
     | U7485             | I v -> ZN ^  | CKND0    | 0.060 |   2.862 |    9.467 | 
     | U7486             | I ^ -> ZN v  | INVD1    | 0.212 |   3.074 |    9.679 | 
     | FE_OFCC891_n24743 | I v -> Z v   | CKBD2    | 0.292 |   3.366 |    9.971 | 
     | Mem_reg[16][10]   | D v          | EDFD1    | 0.044 |   3.410 |   10.015 | 
     +--------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------+ 
     |    Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                 |            |        |       |  Time   |   Time   | 
     |-----------------+------------+--------+-------+---------+----------| 
     |                 | clk ^      |        |       |   0.000 |   -6.605 | 
     | clk__L1_I0      | I ^ -> Z ^ | CKBD24 | 0.041 |   0.041 |   -6.564 | 
     | clk__L2_I0      | I ^ -> Z ^ | CKBD24 | 0.063 |   0.103 |   -6.502 | 
     | clk__L3_I5      | I ^ -> Z ^ | CKBD16 | 0.080 |   0.183 |   -6.422 | 
     | Mem_reg[16][10] | CP ^       | EDFD1  | 0.001 |   0.184 |   -6.421 | 
     +--------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin Mem_reg[62][10]/CP 
Endpoint:   Mem_reg[62][10]/D (v) checked with  leading edge of 'clk'
Beginpoint: Address[2]        (^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.184
- Setup                         0.169
+ Phase Shift                  10.000
= Required Time                10.015
- Arrival Time                  3.410
= Slack Time                    6.605
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                   |              |          |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+---------+----------| 
     |                   | Address[2] ^ |          |       |   0.000 |    6.605 | 
     | U9938             | A2 ^ -> ZN v | NR2D0    | 0.049 |   0.049 |    6.654 | 
     | U9873             | A1 v -> ZN ^ | CKND2D0  | 0.340 |   0.389 |    6.994 | 
     | U9872             | I ^ -> ZN v  | CKND0    | 0.370 |   0.759 |    7.364 | 
     | U7659             | A2 v -> ZN ^ | ND2D1    | 0.332 |   1.091 |    7.696 | 
     | FE_OFCC504_n25016 | I ^ -> Z ^   | CKBD2    | 0.282 |   1.373 |    7.978 | 
     | U8233             | B1 ^ -> ZN v | OAI222D0 | 0.201 |   1.574 |    8.179 | 
     | FE_OFCC703_n25465 | I v -> Z v   | CKBD1    | 0.065 |   1.639 |    8.244 | 
     | U8229             | A1 v -> ZN ^ | NR4D0    | 0.285 |   1.923 |    8.529 | 
     | U8213             | A1 ^ -> Z ^  | AN4D0    | 0.442 |   2.365 |    8.971 | 
     | U8212             | A4 ^ -> ZN v | ND4D0    | 0.323 |   2.688 |    9.293 | 
     | Data_tri[10]      | I v -> Z v   | BUFTD2   | 0.113 |   2.802 |    9.407 | 
     | U7485             | I v -> ZN ^  | CKND0    | 0.060 |   2.862 |    9.467 | 
     | U7486             | I ^ -> ZN v  | INVD1    | 0.212 |   3.074 |    9.679 | 
     | FE_OFCC891_n24743 | I v -> Z v   | CKBD2    | 0.292 |   3.366 |    9.971 | 
     | Mem_reg[62][10]   | D v          | EDFD1    | 0.044 |   3.410 |   10.015 | 
     +--------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------+ 
     |    Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                 |            |        |       |  Time   |   Time   | 
     |-----------------+------------+--------+-------+---------+----------| 
     |                 | clk ^      |        |       |   0.000 |   -6.605 | 
     | clk__L1_I0      | I ^ -> Z ^ | CKBD24 | 0.041 |   0.040 |   -6.565 | 
     | clk__L2_I0      | I ^ -> Z ^ | CKBD24 | 0.063 |   0.103 |   -6.502 | 
     | clk__L3_I5      | I ^ -> Z ^ | CKBD16 | 0.080 |   0.183 |   -6.422 | 
     | Mem_reg[62][10] | CP ^       | EDFD1  | 0.001 |   0.184 |   -6.421 | 
     +--------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin Mem_reg[13][10]/CP 
Endpoint:   Mem_reg[13][10]/D (v) checked with  leading edge of 'clk'
Beginpoint: Address[2]        (^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.185
- Setup                         0.169
+ Phase Shift                  10.000
= Required Time                10.015
- Arrival Time                  3.410
= Slack Time                    6.605
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                   |              |          |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+---------+----------| 
     |                   | Address[2] ^ |          |       |   0.000 |    6.605 | 
     | U9938             | A2 ^ -> ZN v | NR2D0    | 0.049 |   0.049 |    6.655 | 
     | U9873             | A1 v -> ZN ^ | CKND2D0  | 0.340 |   0.389 |    6.995 | 
     | U9872             | I ^ -> ZN v  | CKND0    | 0.370 |   0.759 |    7.365 | 
     | U7659             | A2 v -> ZN ^ | ND2D1    | 0.332 |   1.091 |    7.696 | 
     | FE_OFCC504_n25016 | I ^ -> Z ^   | CKBD2    | 0.282 |   1.373 |    7.978 | 
     | U8233             | B1 ^ -> ZN v | OAI222D0 | 0.201 |   1.574 |    8.179 | 
     | FE_OFCC703_n25465 | I v -> Z v   | CKBD1    | 0.065 |   1.639 |    8.244 | 
     | U8229             | A1 v -> ZN ^ | NR4D0    | 0.285 |   1.924 |    8.529 | 
     | U8213             | A1 ^ -> Z ^  | AN4D0    | 0.442 |   2.365 |    8.971 | 
     | U8212             | A4 ^ -> ZN v | ND4D0    | 0.323 |   2.688 |    9.294 | 
     | Data_tri[10]      | I v -> Z v   | BUFTD2   | 0.113 |   2.802 |    9.407 | 
     | U7485             | I v -> ZN ^  | CKND0    | 0.060 |   2.862 |    9.467 | 
     | U7486             | I ^ -> ZN v  | INVD1    | 0.212 |   3.074 |    9.679 | 
     | FE_OFCC891_n24743 | I v -> Z v   | CKBD2    | 0.292 |   3.366 |    9.972 | 
     | Mem_reg[13][10]   | D v          | EDFD1    | 0.044 |   3.410 |   10.015 | 
     +--------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------+ 
     |    Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                 |            |        |       |  Time   |   Time   | 
     |-----------------+------------+--------+-------+---------+----------| 
     |                 | clk ^      |        |       |   0.000 |   -6.605 | 
     | clk__L1_I0      | I ^ -> Z ^ | CKBD24 | 0.041 |   0.040 |   -6.565 | 
     | clk__L2_I0      | I ^ -> Z ^ | CKBD24 | 0.063 |   0.103 |   -6.502 | 
     | clk__L3_I5      | I ^ -> Z ^ | CKBD16 | 0.080 |   0.183 |   -6.422 | 
     | Mem_reg[13][10] | CP ^       | EDFD1  | 0.002 |   0.185 |   -6.421 | 
     +--------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin Mem_reg[15][10]/CP 
Endpoint:   Mem_reg[15][10]/D (v) checked with  leading edge of 'clk'
Beginpoint: Address[2]        (^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.185
- Setup                         0.169
+ Phase Shift                  10.000
= Required Time                10.015
- Arrival Time                  3.410
= Slack Time                    6.605
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                   |              |          |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+---------+----------| 
     |                   | Address[2] ^ |          |       |   0.000 |    6.605 | 
     | U9938             | A2 ^ -> ZN v | NR2D0    | 0.049 |   0.049 |    6.655 | 
     | U9873             | A1 v -> ZN ^ | CKND2D0  | 0.340 |   0.389 |    6.995 | 
     | U9872             | I ^ -> ZN v  | CKND0    | 0.370 |   0.759 |    7.365 | 
     | U7659             | A2 v -> ZN ^ | ND2D1    | 0.332 |   1.091 |    7.696 | 
     | FE_OFCC504_n25016 | I ^ -> Z ^   | CKBD2    | 0.282 |   1.373 |    7.978 | 
     | U8233             | B1 ^ -> ZN v | OAI222D0 | 0.201 |   1.574 |    8.179 | 
     | FE_OFCC703_n25465 | I v -> Z v   | CKBD1    | 0.065 |   1.639 |    8.244 | 
     | U8229             | A1 v -> ZN ^ | NR4D0    | 0.285 |   1.924 |    8.529 | 
     | U8213             | A1 ^ -> Z ^  | AN4D0    | 0.442 |   2.365 |    8.971 | 
     | U8212             | A4 ^ -> ZN v | ND4D0    | 0.323 |   2.688 |    9.294 | 
     | Data_tri[10]      | I v -> Z v   | BUFTD2   | 0.113 |   2.802 |    9.407 | 
     | U7485             | I v -> ZN ^  | CKND0    | 0.060 |   2.862 |    9.467 | 
     | U7486             | I ^ -> ZN v  | INVD1    | 0.212 |   3.074 |    9.679 | 
     | FE_OFCC891_n24743 | I v -> Z v   | CKBD2    | 0.292 |   3.366 |    9.972 | 
     | Mem_reg[15][10]   | D v          | EDFD1    | 0.044 |   3.410 |   10.015 | 
     +--------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------+ 
     |    Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                 |            |        |       |  Time   |   Time   | 
     |-----------------+------------+--------+-------+---------+----------| 
     |                 | clk ^      |        |       |   0.000 |   -6.605 | 
     | clk__L1_I0      | I ^ -> Z ^ | CKBD24 | 0.041 |   0.040 |   -6.565 | 
     | clk__L2_I0      | I ^ -> Z ^ | CKBD24 | 0.063 |   0.103 |   -6.502 | 
     | clk__L3_I5      | I ^ -> Z ^ | CKBD16 | 0.080 |   0.183 |   -6.422 | 
     | Mem_reg[15][10] | CP ^       | EDFD1  | 0.002 |   0.185 |   -6.421 | 
     +--------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin Mem_reg[17][10]/CP 
Endpoint:   Mem_reg[17][10]/D (v) checked with  leading edge of 'clk'
Beginpoint: Address[2]        (^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.185
- Setup                         0.169
+ Phase Shift                  10.000
= Required Time                10.015
- Arrival Time                  3.410
= Slack Time                    6.605
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                   |              |          |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+---------+----------| 
     |                   | Address[2] ^ |          |       |   0.000 |    6.605 | 
     | U9938             | A2 ^ -> ZN v | NR2D0    | 0.049 |   0.049 |    6.655 | 
     | U9873             | A1 v -> ZN ^ | CKND2D0  | 0.340 |   0.389 |    6.995 | 
     | U9872             | I ^ -> ZN v  | CKND0    | 0.370 |   0.759 |    7.365 | 
     | U7659             | A2 v -> ZN ^ | ND2D1    | 0.332 |   1.091 |    7.696 | 
     | FE_OFCC504_n25016 | I ^ -> Z ^   | CKBD2    | 0.282 |   1.373 |    7.978 | 
     | U8233             | B1 ^ -> ZN v | OAI222D0 | 0.201 |   1.574 |    8.179 | 
     | FE_OFCC703_n25465 | I v -> Z v   | CKBD1    | 0.065 |   1.639 |    8.244 | 
     | U8229             | A1 v -> ZN ^ | NR4D0    | 0.285 |   1.924 |    8.529 | 
     | U8213             | A1 ^ -> Z ^  | AN4D0    | 0.442 |   2.365 |    8.971 | 
     | U8212             | A4 ^ -> ZN v | ND4D0    | 0.323 |   2.688 |    9.294 | 
     | Data_tri[10]      | I v -> Z v   | BUFTD2   | 0.113 |   2.802 |    9.407 | 
     | U7485             | I v -> ZN ^  | CKND0    | 0.060 |   2.862 |    9.467 | 
     | U7486             | I ^ -> ZN v  | INVD1    | 0.212 |   3.074 |    9.679 | 
     | FE_OFCC891_n24743 | I v -> Z v   | CKBD2    | 0.292 |   3.366 |    9.972 | 
     | Mem_reg[17][10]   | D v          | EDFD1    | 0.044 |   3.410 |   10.015 | 
     +--------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------+ 
     |    Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                 |            |        |       |  Time   |   Time   | 
     |-----------------+------------+--------+-------+---------+----------| 
     |                 | clk ^      |        |       |   0.000 |   -6.605 | 
     | clk__L1_I0      | I ^ -> Z ^ | CKBD24 | 0.041 |   0.040 |   -6.565 | 
     | clk__L2_I0      | I ^ -> Z ^ | CKBD24 | 0.063 |   0.103 |   -6.502 | 
     | clk__L3_I5      | I ^ -> Z ^ | CKBD16 | 0.080 |   0.183 |   -6.422 | 
     | Mem_reg[17][10] | CP ^       | EDFD1  | 0.002 |   0.185 |   -6.421 | 
     +--------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin Mem_reg[71][10]/CP 
Endpoint:   Mem_reg[71][10]/D (v) checked with  leading edge of 'clk'
Beginpoint: Address[2]        (^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.184
- Setup                         0.169
+ Phase Shift                  10.000
= Required Time                10.015
- Arrival Time                  3.410
= Slack Time                    6.605
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                   |              |          |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+---------+----------| 
     |                   | Address[2] ^ |          |       |   0.000 |    6.605 | 
     | U9938             | A2 ^ -> ZN v | NR2D0    | 0.049 |   0.049 |    6.655 | 
     | U9873             | A1 v -> ZN ^ | CKND2D0  | 0.340 |   0.389 |    6.995 | 
     | U9872             | I ^ -> ZN v  | CKND0    | 0.370 |   0.759 |    7.365 | 
     | U7659             | A2 v -> ZN ^ | ND2D1    | 0.332 |   1.091 |    7.696 | 
     | FE_OFCC504_n25016 | I ^ -> Z ^   | CKBD2    | 0.282 |   1.373 |    7.978 | 
     | U8233             | B1 ^ -> ZN v | OAI222D0 | 0.201 |   1.574 |    8.179 | 
     | FE_OFCC703_n25465 | I v -> Z v   | CKBD1    | 0.065 |   1.639 |    8.244 | 
     | U8229             | A1 v -> ZN ^ | NR4D0    | 0.285 |   1.924 |    8.529 | 
     | U8213             | A1 ^ -> Z ^  | AN4D0    | 0.442 |   2.365 |    8.971 | 
     | U8212             | A4 ^ -> ZN v | ND4D0    | 0.323 |   2.688 |    9.294 | 
     | Data_tri[10]      | I v -> Z v   | BUFTD2   | 0.113 |   2.802 |    9.407 | 
     | U7485             | I v -> ZN ^  | CKND0    | 0.060 |   2.862 |    9.467 | 
     | U7486             | I ^ -> ZN v  | INVD1    | 0.212 |   3.074 |    9.679 | 
     | FE_OFCC891_n24743 | I v -> Z v   | CKBD2    | 0.292 |   3.366 |    9.972 | 
     | Mem_reg[71][10]   | D v          | EDFD1    | 0.043 |   3.410 |   10.015 | 
     +--------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------+ 
     |    Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                 |            |        |       |  Time   |   Time   | 
     |-----------------+------------+--------+-------+---------+----------| 
     |                 | clk ^      |        |       |   0.000 |   -6.605 | 
     | clk__L1_I0      | I ^ -> Z ^ | CKBD24 | 0.041 |   0.041 |   -6.565 | 
     | clk__L2_I0      | I ^ -> Z ^ | CKBD24 | 0.063 |   0.103 |   -6.502 | 
     | clk__L3_I5      | I ^ -> Z ^ | CKBD16 | 0.080 |   0.183 |   -6.422 | 
     | Mem_reg[71][10] | CP ^       | EDFD1  | 0.001 |   0.185 |   -6.421 | 
     +--------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin Mem_reg[70][10]/CP 
Endpoint:   Mem_reg[70][10]/D (v) checked with  leading edge of 'clk'
Beginpoint: Address[2]        (^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.185
- Setup                         0.169
+ Phase Shift                  10.000
= Required Time                10.015
- Arrival Time                  3.410
= Slack Time                    6.606
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                   |              |          |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+---------+----------| 
     |                   | Address[2] ^ |          |       |   0.000 |    6.606 | 
     | U9938             | A2 ^ -> ZN v | NR2D0    | 0.049 |   0.049 |    6.655 | 
     | U9873             | A1 v -> ZN ^ | CKND2D0  | 0.340 |   0.389 |    6.995 | 
     | U9872             | I ^ -> ZN v  | CKND0    | 0.370 |   0.759 |    7.365 | 
     | U7659             | A2 v -> ZN ^ | ND2D1    | 0.332 |   1.091 |    7.697 | 
     | FE_OFCC504_n25016 | I ^ -> Z ^   | CKBD2    | 0.282 |   1.373 |    7.978 | 
     | U8233             | B1 ^ -> ZN v | OAI222D0 | 0.201 |   1.574 |    8.179 | 
     | FE_OFCC703_n25465 | I v -> Z v   | CKBD1    | 0.065 |   1.639 |    8.244 | 
     | U8229             | A1 v -> ZN ^ | NR4D0    | 0.285 |   1.924 |    8.529 | 
     | U8213             | A1 ^ -> Z ^  | AN4D0    | 0.442 |   2.365 |    8.971 | 
     | U8212             | A4 ^ -> ZN v | ND4D0    | 0.323 |   2.688 |    9.294 | 
     | Data_tri[10]      | I v -> Z v   | BUFTD2   | 0.113 |   2.802 |    9.408 | 
     | U7485             | I v -> ZN ^  | CKND0    | 0.060 |   2.862 |    9.467 | 
     | U7486             | I ^ -> ZN v  | INVD1    | 0.212 |   3.074 |    9.680 | 
     | FE_OFCC891_n24743 | I v -> Z v   | CKBD2    | 0.292 |   3.366 |    9.972 | 
     | Mem_reg[70][10]   | D v          | EDFD1    | 0.043 |   3.410 |   10.015 | 
     +--------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------+ 
     |    Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                 |            |        |       |  Time   |   Time   | 
     |-----------------+------------+--------+-------+---------+----------| 
     |                 | clk ^      |        |       |   0.000 |   -6.606 | 
     | clk__L1_I0      | I ^ -> Z ^ | CKBD24 | 0.041 |   0.040 |   -6.565 | 
     | clk__L2_I0      | I ^ -> Z ^ | CKBD24 | 0.063 |   0.103 |   -6.502 | 
     | clk__L3_I5      | I ^ -> Z ^ | CKBD16 | 0.080 |   0.183 |   -6.423 | 
     | Mem_reg[70][10] | CP ^       | EDFD1  | 0.002 |   0.185 |   -6.421 | 
     +--------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin Mem_reg[1][10]/CP 
Endpoint:   Mem_reg[1][10]/D (v) checked with  leading edge of 'clk'
Beginpoint: Address[2]       (^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.185
- Setup                         0.169
+ Phase Shift                  10.000
= Required Time                10.015
- Arrival Time                  3.410
= Slack Time                    6.606
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                   |              |          |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+---------+----------| 
     |                   | Address[2] ^ |          |       |   0.000 |    6.606 | 
     | U9938             | A2 ^ -> ZN v | NR2D0    | 0.049 |   0.049 |    6.655 | 
     | U9873             | A1 v -> ZN ^ | CKND2D0  | 0.340 |   0.389 |    6.995 | 
     | U9872             | I ^ -> ZN v  | CKND0    | 0.370 |   0.759 |    7.365 | 
     | U7659             | A2 v -> ZN ^ | ND2D1    | 0.332 |   1.091 |    7.697 | 
     | FE_OFCC504_n25016 | I ^ -> Z ^   | CKBD2    | 0.282 |   1.373 |    7.979 | 
     | U8233             | B1 ^ -> ZN v | OAI222D0 | 0.201 |   1.574 |    8.180 | 
     | FE_OFCC703_n25465 | I v -> Z v   | CKBD1    | 0.065 |   1.639 |    8.244 | 
     | U8229             | A1 v -> ZN ^ | NR4D0    | 0.285 |   1.923 |    8.529 | 
     | U8213             | A1 ^ -> Z ^  | AN4D0    | 0.442 |   2.365 |    8.971 | 
     | U8212             | A4 ^ -> ZN v | ND4D0    | 0.323 |   2.688 |    9.294 | 
     | Data_tri[10]      | I v -> Z v   | BUFTD2   | 0.113 |   2.802 |    9.408 | 
     | U7485             | I v -> ZN ^  | CKND0    | 0.060 |   2.862 |    9.467 | 
     | U7486             | I ^ -> ZN v  | INVD1    | 0.212 |   3.074 |    9.680 | 
     | FE_OFCC891_n24743 | I v -> Z v   | CKBD2    | 0.292 |   3.366 |    9.972 | 
     | Mem_reg[1][10]    | D v          | EDFD1    | 0.043 |   3.410 |   10.015 | 
     +--------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------+ 
     |    Instance    |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                |            |        |       |  Time   |   Time   | 
     |----------------+------------+--------+-------+---------+----------| 
     |                | clk ^      |        |       |   0.000 |   -6.606 | 
     | clk__L1_I0     | I ^ -> Z ^ | CKBD24 | 0.041 |   0.041 |   -6.565 | 
     | clk__L2_I0     | I ^ -> Z ^ | CKBD24 | 0.063 |   0.103 |   -6.502 | 
     | clk__L3_I5     | I ^ -> Z ^ | CKBD16 | 0.080 |   0.183 |   -6.423 | 
     | Mem_reg[1][10] | CP ^       | EDFD1  | 0.002 |   0.185 |   -6.421 | 
     +-------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin Mem_reg[82][10]/CP 
Endpoint:   Mem_reg[82][10]/D (v) checked with  leading edge of 'clk'
Beginpoint: Address[2]        (^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.185
- Setup                         0.169
+ Phase Shift                  10.000
= Required Time                10.015
- Arrival Time                  3.410
= Slack Time                    6.606
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                   |              |          |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+---------+----------| 
     |                   | Address[2] ^ |          |       |   0.000 |    6.606 | 
     | U9938             | A2 ^ -> ZN v | NR2D0    | 0.049 |   0.049 |    6.655 | 
     | U9873             | A1 v -> ZN ^ | CKND2D0  | 0.340 |   0.389 |    6.995 | 
     | U9872             | I ^ -> ZN v  | CKND0    | 0.370 |   0.759 |    7.365 | 
     | U7659             | A2 v -> ZN ^ | ND2D1    | 0.332 |   1.091 |    7.697 | 
     | FE_OFCC504_n25016 | I ^ -> Z ^   | CKBD2    | 0.282 |   1.373 |    7.979 | 
     | U8233             | B1 ^ -> ZN v | OAI222D0 | 0.201 |   1.574 |    8.180 | 
     | FE_OFCC703_n25465 | I v -> Z v   | CKBD1    | 0.065 |   1.639 |    8.245 | 
     | U8229             | A1 v -> ZN ^ | NR4D0    | 0.285 |   1.924 |    8.529 | 
     | U8213             | A1 ^ -> Z ^  | AN4D0    | 0.442 |   2.365 |    8.971 | 
     | U8212             | A4 ^ -> ZN v | ND4D0    | 0.323 |   2.688 |    9.294 | 
     | Data_tri[10]      | I v -> Z v   | BUFTD2   | 0.113 |   2.802 |    9.408 | 
     | U7485             | I v -> ZN ^  | CKND0    | 0.060 |   2.862 |    9.468 | 
     | U7486             | I ^ -> ZN v  | INVD1    | 0.212 |   3.074 |    9.680 | 
     | FE_OFCC891_n24743 | I v -> Z v   | CKBD2    | 0.292 |   3.366 |    9.972 | 
     | Mem_reg[82][10]   | D v          | EDFD1    | 0.043 |   3.410 |   10.015 | 
     +--------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------+ 
     |    Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                 |            |        |       |  Time   |   Time   | 
     |-----------------+------------+--------+-------+---------+----------| 
     |                 | clk ^      |        |       |   0.000 |   -6.606 | 
     | clk__L1_I0      | I ^ -> Z ^ | CKBD24 | 0.041 |   0.041 |   -6.565 | 
     | clk__L2_I0      | I ^ -> Z ^ | CKBD24 | 0.063 |   0.103 |   -6.503 | 
     | clk__L3_I5      | I ^ -> Z ^ | CKBD16 | 0.080 |   0.183 |   -6.423 | 
     | Mem_reg[82][10] | CP ^       | EDFD1  | 0.002 |   0.185 |   -6.421 | 
     +--------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin Mem_reg[46][10]/CP 
Endpoint:   Mem_reg[46][10]/D (v) checked with  leading edge of 'clk'
Beginpoint: Address[2]        (^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.181
- Setup                         0.170
+ Phase Shift                  10.000
= Required Time                10.011
- Arrival Time                  3.405
= Slack Time                    6.606
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                   |              |          |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+---------+----------| 
     |                   | Address[2] ^ |          |       |   0.000 |    6.606 | 
     | U9938             | A2 ^ -> ZN v | NR2D0    | 0.049 |   0.049 |    6.656 | 
     | U9873             | A1 v -> ZN ^ | CKND2D0  | 0.340 |   0.389 |    6.996 | 
     | U9872             | I ^ -> ZN v  | CKND0    | 0.370 |   0.759 |    7.366 | 
     | U7659             | A2 v -> ZN ^ | ND2D1    | 0.332 |   1.091 |    7.697 | 
     | FE_OFCC504_n25016 | I ^ -> Z ^   | CKBD2    | 0.282 |   1.373 |    7.979 | 
     | U8233             | B1 ^ -> ZN v | OAI222D0 | 0.201 |   1.574 |    8.180 | 
     | FE_OFCC703_n25465 | I v -> Z v   | CKBD1    | 0.065 |   1.639 |    8.245 | 
     | U8229             | A1 v -> ZN ^ | NR4D0    | 0.285 |   1.923 |    8.530 | 
     | U8213             | A1 ^ -> Z ^  | AN4D0    | 0.442 |   2.365 |    8.972 | 
     | U8212             | A4 ^ -> ZN v | ND4D0    | 0.323 |   2.688 |    9.295 | 
     | Data_tri[10]      | I v -> Z v   | BUFTD2   | 0.113 |   2.802 |    9.408 | 
     | U7485             | I v -> ZN ^  | CKND0    | 0.060 |   2.862 |    9.468 | 
     | U7486             | I ^ -> ZN v  | INVD1    | 0.212 |   3.074 |    9.680 | 
     | FE_OFCC891_n24743 | I v -> Z v   | CKBD2    | 0.292 |   3.366 |    9.973 | 
     | Mem_reg[46][10]   | D v          | EDFD1    | 0.039 |   3.405 |   10.011 | 
     +--------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------+ 
     |    Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                 |            |        |       |  Time   |   Time   | 
     |-----------------+------------+--------+-------+---------+----------| 
     |                 | clk ^      |        |       |   0.000 |   -6.606 | 
     | clk__L1_I0      | I ^ -> Z ^ | CKBD24 | 0.041 |   0.041 |   -6.566 | 
     | clk__L2_I2      | I ^ -> Z ^ | CKBD24 | 0.063 |   0.103 |   -6.503 | 
     | clk__L3_I25     | I ^ -> Z ^ | CKBD16 | 0.077 |   0.180 |   -6.426 | 
     | Mem_reg[46][10] | CP ^       | EDFD1  | 0.001 |   0.181 |   -6.426 | 
     +--------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin Mem_reg[47][10]/CP 
Endpoint:   Mem_reg[47][10]/D (v) checked with  leading edge of 'clk'
Beginpoint: Address[2]        (^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.181
- Setup                         0.170
+ Phase Shift                  10.000
= Required Time                10.011
- Arrival Time                  3.405
= Slack Time                    6.607
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                   |              |          |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+---------+----------| 
     |                   | Address[2] ^ |          |       |   0.000 |    6.607 | 
     | U9938             | A2 ^ -> ZN v | NR2D0    | 0.049 |   0.049 |    6.656 | 
     | U9873             | A1 v -> ZN ^ | CKND2D0  | 0.340 |   0.389 |    6.996 | 
     | U9872             | I ^ -> ZN v  | CKND0    | 0.370 |   0.759 |    7.366 | 
     | U7659             | A2 v -> ZN ^ | ND2D1    | 0.332 |   1.091 |    7.697 | 
     | FE_OFCC504_n25016 | I ^ -> Z ^   | CKBD2    | 0.282 |   1.373 |    7.979 | 
     | U8233             | B1 ^ -> ZN v | OAI222D0 | 0.201 |   1.574 |    8.180 | 
     | FE_OFCC703_n25465 | I v -> Z v   | CKBD1    | 0.065 |   1.639 |    8.245 | 
     | U8229             | A1 v -> ZN ^ | NR4D0    | 0.285 |   1.924 |    8.530 | 
     | U8213             | A1 ^ -> Z ^  | AN4D0    | 0.442 |   2.365 |    8.972 | 
     | U8212             | A4 ^ -> ZN v | ND4D0    | 0.323 |   2.688 |    9.295 | 
     | Data_tri[10]      | I v -> Z v   | BUFTD2   | 0.113 |   2.802 |    9.408 | 
     | U7485             | I v -> ZN ^  | CKND0    | 0.060 |   2.862 |    9.468 | 
     | U7486             | I ^ -> ZN v  | INVD1    | 0.212 |   3.074 |    9.680 | 
     | FE_OFCC891_n24743 | I v -> Z v   | CKBD2    | 0.292 |   3.366 |    9.973 | 
     | Mem_reg[47][10]   | D v          | EDFD1    | 0.039 |   3.405 |   10.011 | 
     +--------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------+ 
     |    Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                 |            |        |       |  Time   |   Time   | 
     |-----------------+------------+--------+-------+---------+----------| 
     |                 | clk ^      |        |       |   0.000 |   -6.607 | 
     | clk__L1_I0      | I ^ -> Z ^ | CKBD24 | 0.041 |   0.041 |   -6.566 | 
     | clk__L2_I2      | I ^ -> Z ^ | CKBD24 | 0.063 |   0.103 |   -6.503 | 
     | clk__L3_I25     | I ^ -> Z ^ | CKBD16 | 0.077 |   0.180 |   -6.426 | 
     | Mem_reg[47][10] | CP ^       | EDFD1  | 0.001 |   0.181 |   -6.426 | 
     +--------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin Mem_reg[32][10]/CP 
Endpoint:   Mem_reg[32][10]/D (v) checked with  leading edge of 'clk'
Beginpoint: Address[2]        (^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.181
- Setup                         0.170
+ Phase Shift                  10.000
= Required Time                10.012
- Arrival Time                  3.405
= Slack Time                    6.607
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                   |              |          |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+---------+----------| 
     |                   | Address[2] ^ |          |       |   0.000 |    6.607 | 
     | U9938             | A2 ^ -> ZN v | NR2D0    | 0.049 |   0.049 |    6.656 | 
     | U9873             | A1 v -> ZN ^ | CKND2D0  | 0.340 |   0.389 |    6.996 | 
     | U9872             | I ^ -> ZN v  | CKND0    | 0.370 |   0.759 |    7.366 | 
     | U7659             | A2 v -> ZN ^ | ND2D1    | 0.332 |   1.091 |    7.698 | 
     | FE_OFCC504_n25016 | I ^ -> Z ^   | CKBD2    | 0.282 |   1.373 |    7.979 | 
     | U8233             | B1 ^ -> ZN v | OAI222D0 | 0.201 |   1.574 |    8.180 | 
     | FE_OFCC703_n25465 | I v -> Z v   | CKBD1    | 0.065 |   1.639 |    8.245 | 
     | U8229             | A1 v -> ZN ^ | NR4D0    | 0.285 |   1.923 |    8.530 | 
     | U8213             | A1 ^ -> Z ^  | AN4D0    | 0.442 |   2.365 |    8.972 | 
     | U8212             | A4 ^ -> ZN v | ND4D0    | 0.323 |   2.688 |    9.295 | 
     | Data_tri[10]      | I v -> Z v   | BUFTD2   | 0.113 |   2.802 |    9.408 | 
     | U7485             | I v -> ZN ^  | CKND0    | 0.060 |   2.862 |    9.468 | 
     | U7486             | I ^ -> ZN v  | INVD1    | 0.212 |   3.074 |    9.681 | 
     | FE_OFCC891_n24743 | I v -> Z v   | CKBD2    | 0.292 |   3.366 |    9.973 | 
     | Mem_reg[32][10]   | D v          | EDFD1    | 0.039 |   3.405 |   10.012 | 
     +--------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------+ 
     |    Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                 |            |        |       |  Time   |   Time   | 
     |-----------------+------------+--------+-------+---------+----------| 
     |                 | clk ^      |        |       |   0.000 |   -6.607 | 
     | clk__L1_I0      | I ^ -> Z ^ | CKBD24 | 0.041 |   0.041 |   -6.566 | 
     | clk__L2_I2      | I ^ -> Z ^ | CKBD24 | 0.063 |   0.103 |   -6.504 | 
     | clk__L3_I25     | I ^ -> Z ^ | CKBD16 | 0.077 |   0.180 |   -6.427 | 
     | Mem_reg[32][10] | CP ^       | EDFD1  | 0.001 |   0.181 |   -6.426 | 
     +--------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin Mem_reg[19][10]/CP 
Endpoint:   Mem_reg[19][10]/D (v) checked with  leading edge of 'clk'
Beginpoint: Address[2]        (^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.181
- Setup                         0.170
+ Phase Shift                  10.000
= Required Time                10.012
- Arrival Time                  3.405
= Slack Time                    6.607
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                   |              |          |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+---------+----------| 
     |                   | Address[2] ^ |          |       |   0.000 |    6.607 | 
     | U9938             | A2 ^ -> ZN v | NR2D0    | 0.049 |   0.049 |    6.656 | 
     | U9873             | A1 v -> ZN ^ | CKND2D0  | 0.340 |   0.389 |    6.996 | 
     | U9872             | I ^ -> ZN v  | CKND0    | 0.370 |   0.759 |    7.366 | 
     | U7659             | A2 v -> ZN ^ | ND2D1    | 0.332 |   1.091 |    7.698 | 
     | FE_OFCC504_n25016 | I ^ -> Z ^   | CKBD2    | 0.282 |   1.373 |    7.980 | 
     | U8233             | B1 ^ -> ZN v | OAI222D0 | 0.201 |   1.574 |    8.181 | 
     | FE_OFCC703_n25465 | I v -> Z v   | CKBD1    | 0.065 |   1.639 |    8.245 | 
     | U8229             | A1 v -> ZN ^ | NR4D0    | 0.285 |   1.924 |    8.530 | 
     | U8213             | A1 ^ -> Z ^  | AN4D0    | 0.442 |   2.365 |    8.972 | 
     | U8212             | A4 ^ -> ZN v | ND4D0    | 0.323 |   2.688 |    9.295 | 
     | Data_tri[10]      | I v -> Z v   | BUFTD2   | 0.113 |   2.802 |    9.409 | 
     | U7485             | I v -> ZN ^  | CKND0    | 0.060 |   2.862 |    9.469 | 
     | U7486             | I ^ -> ZN v  | INVD1    | 0.212 |   3.074 |    9.681 | 
     | FE_OFCC891_n24743 | I v -> Z v   | CKBD2    | 0.292 |   3.366 |    9.973 | 
     | Mem_reg[19][10]   | D v          | EDFD1    | 0.039 |   3.405 |   10.012 | 
     +--------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------+ 
     |    Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                 |            |        |       |  Time   |   Time   | 
     |-----------------+------------+--------+-------+---------+----------| 
     |                 | clk ^      |        |       |   0.000 |   -6.607 | 
     | clk__L1_I0      | I ^ -> Z ^ | CKBD24 | 0.041 |   0.041 |   -6.566 | 
     | clk__L2_I2      | I ^ -> Z ^ | CKBD24 | 0.063 |   0.103 |   -6.504 | 
     | clk__L3_I25     | I ^ -> Z ^ | CKBD16 | 0.077 |   0.180 |   -6.427 | 
     | Mem_reg[19][10] | CP ^       | EDFD1  | 0.001 |   0.181 |   -6.426 | 
     +--------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin Mem_reg[54][10]/CP 
Endpoint:   Mem_reg[54][10]/D (v) checked with  leading edge of 'clk'
Beginpoint: Address[2]        (^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.181
- Setup                         0.170
+ Phase Shift                  10.000
= Required Time                10.012
- Arrival Time                  3.405
= Slack Time                    6.607
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                   |              |          |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+---------+----------| 
     |                   | Address[2] ^ |          |       |   0.000 |    6.607 | 
     | U9938             | A2 ^ -> ZN v | NR2D0    | 0.049 |   0.049 |    6.656 | 
     | U9873             | A1 v -> ZN ^ | CKND2D0  | 0.340 |   0.389 |    6.996 | 
     | U9872             | I ^ -> ZN v  | CKND0    | 0.370 |   0.759 |    7.366 | 
     | U7659             | A2 v -> ZN ^ | ND2D1    | 0.332 |   1.091 |    7.698 | 
     | FE_OFCC504_n25016 | I ^ -> Z ^   | CKBD2    | 0.282 |   1.373 |    7.980 | 
     | U8233             | B1 ^ -> ZN v | OAI222D0 | 0.201 |   1.574 |    8.181 | 
     | FE_OFCC703_n25465 | I v -> Z v   | CKBD1    | 0.065 |   1.639 |    8.245 | 
     | U8229             | A1 v -> ZN ^ | NR4D0    | 0.285 |   1.924 |    8.530 | 
     | U8213             | A1 ^ -> Z ^  | AN4D0    | 0.442 |   2.365 |    8.972 | 
     | U8212             | A4 ^ -> ZN v | ND4D0    | 0.323 |   2.688 |    9.295 | 
     | Data_tri[10]      | I v -> Z v   | BUFTD2   | 0.113 |   2.802 |    9.409 | 
     | U7485             | I v -> ZN ^  | CKND0    | 0.060 |   2.862 |    9.469 | 
     | U7486             | I ^ -> ZN v  | INVD1    | 0.212 |   3.074 |    9.681 | 
     | FE_OFCC891_n24743 | I v -> Z v   | CKBD2    | 0.292 |   3.366 |    9.973 | 
     | Mem_reg[54][10]   | D v          | EDFD1    | 0.039 |   3.405 |   10.012 | 
     +--------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------+ 
     |    Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                 |            |        |       |  Time   |   Time   | 
     |-----------------+------------+--------+-------+---------+----------| 
     |                 | clk ^      |        |       |   0.000 |   -6.607 | 
     | clk__L1_I0      | I ^ -> Z ^ | CKBD24 | 0.041 |   0.041 |   -6.566 | 
     | clk__L2_I2      | I ^ -> Z ^ | CKBD24 | 0.063 |   0.103 |   -6.504 | 
     | clk__L3_I25     | I ^ -> Z ^ | CKBD16 | 0.077 |   0.180 |   -6.427 | 
     | Mem_reg[54][10] | CP ^       | EDFD1  | 0.001 |   0.181 |   -6.426 | 
     +--------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin Mem_reg[9][10]/CP 
Endpoint:   Mem_reg[9][10]/D (v) checked with  leading edge of 'clk'
Beginpoint: Address[2]       (^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.182
- Setup                         0.170
+ Phase Shift                  10.000
= Required Time                10.012
- Arrival Time                  3.405
= Slack Time                    6.607
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                   |              |          |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+---------+----------| 
     |                   | Address[2] ^ |          |       |   0.000 |    6.607 | 
     | U9938             | A2 ^ -> ZN v | NR2D0    | 0.049 |   0.049 |    6.656 | 
     | U9873             | A1 v -> ZN ^ | CKND2D0  | 0.340 |   0.389 |    6.996 | 
     | U9872             | I ^ -> ZN v  | CKND0    | 0.370 |   0.759 |    7.366 | 
     | U7659             | A2 v -> ZN ^ | ND2D1    | 0.332 |   1.091 |    7.698 | 
     | FE_OFCC504_n25016 | I ^ -> Z ^   | CKBD2    | 0.282 |   1.373 |    7.980 | 
     | U8233             | B1 ^ -> ZN v | OAI222D0 | 0.201 |   1.574 |    8.181 | 
     | FE_OFCC703_n25465 | I v -> Z v   | CKBD1    | 0.065 |   1.639 |    8.245 | 
     | U8229             | A1 v -> ZN ^ | NR4D0    | 0.285 |   1.923 |    8.530 | 
     | U8213             | A1 ^ -> Z ^  | AN4D0    | 0.442 |   2.365 |    8.972 | 
     | U8212             | A4 ^ -> ZN v | ND4D0    | 0.323 |   2.688 |    9.295 | 
     | Data_tri[10]      | I v -> Z v   | BUFTD2   | 0.113 |   2.802 |    9.409 | 
     | U7485             | I v -> ZN ^  | CKND0    | 0.060 |   2.862 |    9.469 | 
     | U7486             | I ^ -> ZN v  | INVD1    | 0.212 |   3.074 |    9.681 | 
     | FE_OFCC891_n24743 | I v -> Z v   | CKBD2    | 0.292 |   3.366 |    9.973 | 
     | Mem_reg[9][10]    | D v          | EDFD1    | 0.039 |   3.405 |   10.012 | 
     +--------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------+ 
     |    Instance    |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                |            |        |       |  Time   |   Time   | 
     |----------------+------------+--------+-------+---------+----------| 
     |                | clk ^      |        |       |   0.000 |   -6.607 | 
     | clk__L1_I0     | I ^ -> Z ^ | CKBD24 | 0.041 |   0.041 |   -6.566 | 
     | clk__L2_I2     | I ^ -> Z ^ | CKBD24 | 0.063 |   0.103 |   -6.504 | 
     | clk__L3_I25    | I ^ -> Z ^ | CKBD16 | 0.077 |   0.180 |   -6.427 | 
     | Mem_reg[9][10] | CP ^       | EDFD1  | 0.002 |   0.182 |   -6.425 | 
     +-------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin Mem_reg[27][10]/CP 
Endpoint:   Mem_reg[27][10]/D (v) checked with  leading edge of 'clk'
Beginpoint: Address[2]        (^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.181
- Setup                         0.170
+ Phase Shift                  10.000
= Required Time                10.012
- Arrival Time                  3.405
= Slack Time                    6.607
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                   |              |          |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+---------+----------| 
     |                   | Address[2] ^ |          |       |   0.000 |    6.607 | 
     | U9938             | A2 ^ -> ZN v | NR2D0    | 0.049 |   0.049 |    6.656 | 
     | U9873             | A1 v -> ZN ^ | CKND2D0  | 0.340 |   0.389 |    6.996 | 
     | U9872             | I ^ -> ZN v  | CKND0    | 0.370 |   0.759 |    7.366 | 
     | U7659             | A2 v -> ZN ^ | ND2D1    | 0.332 |   1.091 |    7.698 | 
     | FE_OFCC504_n25016 | I ^ -> Z ^   | CKBD2    | 0.282 |   1.373 |    7.980 | 
     | U8233             | B1 ^ -> ZN v | OAI222D0 | 0.201 |   1.574 |    8.181 | 
     | FE_OFCC703_n25465 | I v -> Z v   | CKBD1    | 0.065 |   1.639 |    8.245 | 
     | U8229             | A1 v -> ZN ^ | NR4D0    | 0.285 |   1.923 |    8.530 | 
     | U8213             | A1 ^ -> Z ^  | AN4D0    | 0.442 |   2.365 |    8.972 | 
     | U8212             | A4 ^ -> ZN v | ND4D0    | 0.323 |   2.688 |    9.295 | 
     | Data_tri[10]      | I v -> Z v   | BUFTD2   | 0.113 |   2.802 |    9.409 | 
     | U7485             | I v -> ZN ^  | CKND0    | 0.060 |   2.862 |    9.469 | 
     | U7486             | I ^ -> ZN v  | INVD1    | 0.212 |   3.074 |    9.681 | 
     | FE_OFCC891_n24743 | I v -> Z v   | CKBD2    | 0.292 |   3.366 |    9.973 | 
     | Mem_reg[27][10]   | D v          | EDFD1    | 0.039 |   3.405 |   10.012 | 
     +--------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------+ 
     |    Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                 |            |        |       |  Time   |   Time   | 
     |-----------------+------------+--------+-------+---------+----------| 
     |                 | clk ^      |        |       |   0.000 |   -6.607 | 
     | clk__L1_I0      | I ^ -> Z ^ | CKBD24 | 0.041 |   0.041 |   -6.566 | 
     | clk__L2_I2      | I ^ -> Z ^ | CKBD24 | 0.063 |   0.103 |   -6.504 | 
     | clk__L3_I25     | I ^ -> Z ^ | CKBD16 | 0.077 |   0.180 |   -6.427 | 
     | Mem_reg[27][10] | CP ^       | EDFD1  | 0.001 |   0.181 |   -6.426 | 
     +--------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin Mem_reg[28][10]/CP 
Endpoint:   Mem_reg[28][10]/D (v) checked with  leading edge of 'clk'
Beginpoint: Address[2]        (^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.181
- Setup                         0.170
+ Phase Shift                  10.000
= Required Time                10.012
- Arrival Time                  3.405
= Slack Time                    6.607
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                   |              |          |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+---------+----------| 
     |                   | Address[2] ^ |          |       |   0.000 |    6.607 | 
     | U9938             | A2 ^ -> ZN v | NR2D0    | 0.049 |   0.049 |    6.656 | 
     | U9873             | A1 v -> ZN ^ | CKND2D0  | 0.340 |   0.389 |    6.996 | 
     | U9872             | I ^ -> ZN v  | CKND0    | 0.370 |   0.759 |    7.366 | 
     | U7659             | A2 v -> ZN ^ | ND2D1    | 0.332 |   1.091 |    7.698 | 
     | FE_OFCC504_n25016 | I ^ -> Z ^   | CKBD2    | 0.282 |   1.373 |    7.980 | 
     | U8233             | B1 ^ -> ZN v | OAI222D0 | 0.201 |   1.574 |    8.181 | 
     | FE_OFCC703_n25465 | I v -> Z v   | CKBD1    | 0.065 |   1.639 |    8.245 | 
     | U8229             | A1 v -> ZN ^ | NR4D0    | 0.285 |   1.923 |    8.530 | 
     | U8213             | A1 ^ -> Z ^  | AN4D0    | 0.442 |   2.365 |    8.972 | 
     | U8212             | A4 ^ -> ZN v | ND4D0    | 0.323 |   2.688 |    9.295 | 
     | Data_tri[10]      | I v -> Z v   | BUFTD2   | 0.113 |   2.802 |    9.409 | 
     | U7485             | I v -> ZN ^  | CKND0    | 0.060 |   2.862 |    9.469 | 
     | U7486             | I ^ -> ZN v  | INVD1    | 0.212 |   3.074 |    9.681 | 
     | FE_OFCC891_n24743 | I v -> Z v   | CKBD2    | 0.292 |   3.366 |    9.973 | 
     | Mem_reg[28][10]   | D v          | EDFD1    | 0.039 |   3.405 |   10.012 | 
     +--------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------+ 
     |    Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                 |            |        |       |  Time   |   Time   | 
     |-----------------+------------+--------+-------+---------+----------| 
     |                 | clk ^      |        |       |   0.000 |   -6.607 | 
     | clk__L1_I0      | I ^ -> Z ^ | CKBD24 | 0.041 |   0.041 |   -6.566 | 
     | clk__L2_I2      | I ^ -> Z ^ | CKBD24 | 0.063 |   0.103 |   -6.504 | 
     | clk__L3_I25     | I ^ -> Z ^ | CKBD16 | 0.077 |   0.180 |   -6.427 | 
     | Mem_reg[28][10] | CP ^       | EDFD1  | 0.001 |   0.181 |   -6.426 | 
     +--------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin Mem_reg[61][39]/CP 
Endpoint:   Mem_reg[61][39]/D (v) checked with  leading edge of 'clk'
Beginpoint: Address[2]        (^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.176
- Setup                         0.161
+ Phase Shift                  10.000
= Required Time                10.015
- Arrival Time                  3.408
= Slack Time                    6.607
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                   |              |          |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+---------+----------| 
     |                   | Address[2] ^ |          |       |   0.000 |    6.607 | 
     | U9938             | A2 ^ -> ZN v | NR2D0    | 0.049 |   0.049 |    6.656 | 
     | U9873             | A1 v -> ZN ^ | CKND2D0  | 0.340 |   0.389 |    6.996 | 
     | U9872             | I ^ -> ZN v  | CKND0    | 0.370 |   0.759 |    7.366 | 
     | U7602             | A2 v -> ZN ^ | ND2D1    | 0.351 |   1.111 |    7.718 | 
     | FE_OFCC603_n24980 | I ^ -> Z ^   | CKBD2    | 0.274 |   1.385 |    7.992 | 
     | U9491             | B1 ^ -> ZN v | OAI222D0 | 0.188 |   1.573 |    8.181 | 
     | FE_OFCC610_n26645 | I v -> Z v   | BUFFD1   | 0.083 |   1.657 |    8.264 | 
     | U9490             | A4 v -> ZN ^ | NR4D0    | 0.366 |   2.022 |    8.629 | 
     | U9489             | A4 ^ -> Z ^  | AN4D0    | 0.418 |   2.440 |    9.047 | 
     | U9488             | A4 ^ -> ZN v | ND4D0    | 0.262 |   2.703 |    9.310 | 
     | Data_tri[39]      | I v -> Z v   | BUFTD2   | 0.112 |   2.815 |    9.422 | 
     | U7543             | I v -> ZN ^  | CKND0    | 0.062 |   2.877 |    9.484 | 
     | U7544             | I ^ -> ZN v  | INVD1    | 0.213 |   3.090 |    9.697 | 
     | FE_OFCC920_n24801 | I v -> Z v   | CKBD2    | 0.281 |   3.371 |    9.978 | 
     | Mem_reg[61][39]   | D v          | EDFD1    | 0.037 |   3.408 |   10.015 | 
     +--------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------+ 
     |    Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                 |            |        |       |  Time   |   Time   | 
     |-----------------+------------+--------+-------+---------+----------| 
     |                 | clk ^      |        |       |   0.000 |   -6.607 | 
     | clk__L1_I0      | I ^ -> Z ^ | CKBD24 | 0.041 |   0.041 |   -6.567 | 
     | clk__L2_I4      | I ^ -> Z ^ | CKBD24 | 0.066 |   0.107 |   -6.500 | 
     | clk__L3_I50     | I ^ -> Z ^ | CKBD16 | 0.068 |   0.175 |   -6.432 | 
     | Mem_reg[61][39] | CP ^       | EDFD1  | 0.001 |   0.176 |   -6.431 | 
     +--------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin Mem_reg[11][39]/CP 
Endpoint:   Mem_reg[11][39]/D (v) checked with  leading edge of 'clk'
Beginpoint: Address[2]        (^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.176
- Setup                         0.161
+ Phase Shift                  10.000
= Required Time                10.015
- Arrival Time                  3.408
= Slack Time                    6.607
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                   |              |          |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+---------+----------| 
     |                   | Address[2] ^ |          |       |   0.000 |    6.607 | 
     | U9938             | A2 ^ -> ZN v | NR2D0    | 0.049 |   0.049 |    6.657 | 
     | U9873             | A1 v -> ZN ^ | CKND2D0  | 0.340 |   0.389 |    6.996 | 
     | U9872             | I ^ -> ZN v  | CKND0    | 0.370 |   0.759 |    7.366 | 
     | U7602             | A2 v -> ZN ^ | ND2D1    | 0.351 |   1.111 |    7.718 | 
     | FE_OFCC603_n24980 | I ^ -> Z ^   | CKBD2    | 0.274 |   1.385 |    7.992 | 
     | U9491             | B1 ^ -> ZN v | OAI222D0 | 0.188 |   1.573 |    8.181 | 
     | FE_OFCC610_n26645 | I v -> Z v   | BUFFD1   | 0.083 |   1.656 |    8.264 | 
     | U9490             | A4 v -> ZN ^ | NR4D0    | 0.366 |   2.022 |    8.629 | 
     | U9489             | A4 ^ -> Z ^  | AN4D0    | 0.418 |   2.440 |    9.047 | 
     | U9488             | A4 ^ -> ZN v | ND4D0    | 0.262 |   2.703 |    9.310 | 
     | Data_tri[39]      | I v -> Z v   | BUFTD2   | 0.112 |   2.815 |    9.422 | 
     | U7543             | I v -> ZN ^  | CKND0    | 0.062 |   2.877 |    9.484 | 
     | U7544             | I ^ -> ZN v  | INVD1    | 0.213 |   3.090 |    9.697 | 
     | FE_OFCC920_n24801 | I v -> Z v   | CKBD2    | 0.281 |   3.371 |    9.978 | 
     | Mem_reg[11][39]   | D v          | EDFD1    | 0.037 |   3.408 |   10.015 | 
     +--------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------+ 
     |    Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                 |            |        |       |  Time   |   Time   | 
     |-----------------+------------+--------+-------+---------+----------| 
     |                 | clk ^      |        |       |   0.000 |   -6.607 | 
     | clk__L1_I0      | I ^ -> Z ^ | CKBD24 | 0.041 |   0.040 |   -6.567 | 
     | clk__L2_I4      | I ^ -> Z ^ | CKBD24 | 0.066 |   0.107 |   -6.501 | 
     | clk__L3_I50     | I ^ -> Z ^ | CKBD16 | 0.068 |   0.175 |   -6.432 | 
     | Mem_reg[11][39] | CP ^       | EDFD1  | 0.001 |   0.176 |   -6.431 | 
     +--------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin Mem_reg[60][39]/CP 
Endpoint:   Mem_reg[60][39]/D (v) checked with  leading edge of 'clk'
Beginpoint: Address[2]        (^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.176
- Setup                         0.161
+ Phase Shift                  10.000
= Required Time                10.015
- Arrival Time                  3.407
= Slack Time                    6.607
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                   |              |          |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+---------+----------| 
     |                   | Address[2] ^ |          |       |   0.000 |    6.607 | 
     | U9938             | A2 ^ -> ZN v | NR2D0    | 0.049 |   0.049 |    6.657 | 
     | U9873             | A1 v -> ZN ^ | CKND2D0  | 0.340 |   0.389 |    6.996 | 
     | U9872             | I ^ -> ZN v  | CKND0    | 0.370 |   0.759 |    7.366 | 
     | U7602             | A2 v -> ZN ^ | ND2D1    | 0.351 |   1.111 |    7.718 | 
     | FE_OFCC603_n24980 | I ^ -> Z ^   | CKBD2    | 0.274 |   1.385 |    7.992 | 
     | U9491             | B1 ^ -> ZN v | OAI222D0 | 0.188 |   1.573 |    8.181 | 
     | FE_OFCC610_n26645 | I v -> Z v   | BUFFD1   | 0.083 |   1.656 |    8.264 | 
     | U9490             | A4 v -> ZN ^ | NR4D0    | 0.366 |   2.022 |    8.629 | 
     | U9489             | A4 ^ -> Z ^  | AN4D0    | 0.418 |   2.440 |    9.047 | 
     | U9488             | A4 ^ -> ZN v | ND4D0    | 0.262 |   2.703 |    9.310 | 
     | Data_tri[39]      | I v -> Z v   | BUFTD2   | 0.112 |   2.815 |    9.422 | 
     | U7543             | I v -> ZN ^  | CKND0    | 0.062 |   2.877 |    9.484 | 
     | U7544             | I ^ -> ZN v  | INVD1    | 0.213 |   3.090 |    9.697 | 
     | FE_OFCC920_n24801 | I v -> Z v   | CKBD2    | 0.281 |   3.371 |    9.978 | 
     | Mem_reg[60][39]   | D v          | EDFD1    | 0.037 |   3.407 |   10.015 | 
     +--------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------+ 
     |    Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                 |            |        |       |  Time   |   Time   | 
     |-----------------+------------+--------+-------+---------+----------| 
     |                 | clk ^      |        |       |   0.000 |   -6.607 | 
     | clk__L1_I0      | I ^ -> Z ^ | CKBD24 | 0.041 |   0.041 |   -6.567 | 
     | clk__L2_I4      | I ^ -> Z ^ | CKBD24 | 0.066 |   0.107 |   -6.501 | 
     | clk__L3_I50     | I ^ -> Z ^ | CKBD16 | 0.068 |   0.175 |   -6.432 | 
     | Mem_reg[60][39] | CP ^       | EDFD1  | 0.001 |   0.176 |   -6.431 | 
     +--------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin Mem_reg[18][10]/CP 
Endpoint:   Mem_reg[18][10]/D (v) checked with  leading edge of 'clk'
Beginpoint: Address[2]        (^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.182
- Setup                         0.170
+ Phase Shift                  10.000
= Required Time                10.012
- Arrival Time                  3.405
= Slack Time                    6.607
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                   |              |          |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+---------+----------| 
     |                   | Address[2] ^ |          |       |   0.000 |    6.607 | 
     | U9938             | A2 ^ -> ZN v | NR2D0    | 0.049 |   0.049 |    6.657 | 
     | U9873             | A1 v -> ZN ^ | CKND2D0  | 0.340 |   0.389 |    6.997 | 
     | U9872             | I ^ -> ZN v  | CKND0    | 0.370 |   0.759 |    7.367 | 
     | U7659             | A2 v -> ZN ^ | ND2D1    | 0.332 |   1.091 |    7.698 | 
     | FE_OFCC504_n25016 | I ^ -> Z ^   | CKBD2    | 0.282 |   1.373 |    7.980 | 
     | U8233             | B1 ^ -> ZN v | OAI222D0 | 0.201 |   1.574 |    8.181 | 
     | FE_OFCC703_n25465 | I v -> Z v   | CKBD1    | 0.065 |   1.639 |    8.246 | 
     | U8229             | A1 v -> ZN ^ | NR4D0    | 0.285 |   1.924 |    8.531 | 
     | U8213             | A1 ^ -> Z ^  | AN4D0    | 0.442 |   2.365 |    8.973 | 
     | U8212             | A4 ^ -> ZN v | ND4D0    | 0.323 |   2.688 |    9.296 | 
     | Data_tri[10]      | I v -> Z v   | BUFTD2   | 0.113 |   2.802 |    9.409 | 
     | U7485             | I v -> ZN ^  | CKND0    | 0.060 |   2.862 |    9.469 | 
     | U7486             | I ^ -> ZN v  | INVD1    | 0.212 |   3.074 |    9.681 | 
     | FE_OFCC891_n24743 | I v -> Z v   | CKBD2    | 0.292 |   3.366 |    9.973 | 
     | Mem_reg[18][10]   | D v          | EDFD1    | 0.039 |   3.405 |   10.012 | 
     +--------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------+ 
     |    Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                 |            |        |       |  Time   |   Time   | 
     |-----------------+------------+--------+-------+---------+----------| 
     |                 | clk ^      |        |       |   0.000 |   -6.607 | 
     | clk__L1_I0      | I ^ -> Z ^ | CKBD24 | 0.041 |   0.041 |   -6.567 | 
     | clk__L2_I2      | I ^ -> Z ^ | CKBD24 | 0.063 |   0.103 |   -6.504 | 
     | clk__L3_I25     | I ^ -> Z ^ | CKBD16 | 0.077 |   0.180 |   -6.427 | 
     | Mem_reg[18][10] | CP ^       | EDFD1  | 0.002 |   0.182 |   -6.426 | 
     +--------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin Mem_reg[12][39]/CP 
Endpoint:   Mem_reg[12][39]/D (v) checked with  leading edge of 'clk'
Beginpoint: Address[2]        (^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.176
- Setup                         0.161
+ Phase Shift                  10.000
= Required Time                10.015
- Arrival Time                  3.407
= Slack Time                    6.608
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                   |              |          |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+---------+----------| 
     |                   | Address[2] ^ |          |       |   0.000 |    6.608 | 
     | U9938             | A2 ^ -> ZN v | NR2D0    | 0.049 |   0.049 |    6.657 | 
     | U9873             | A1 v -> ZN ^ | CKND2D0  | 0.340 |   0.389 |    6.997 | 
     | U9872             | I ^ -> ZN v  | CKND0    | 0.370 |   0.759 |    7.367 | 
     | U7602             | A2 v -> ZN ^ | ND2D1    | 0.351 |   1.111 |    7.718 | 
     | FE_OFCC603_n24980 | I ^ -> Z ^   | CKBD2    | 0.274 |   1.385 |    7.993 | 
     | U9491             | B1 ^ -> ZN v | OAI222D0 | 0.188 |   1.573 |    8.181 | 
     | FE_OFCC610_n26645 | I v -> Z v   | BUFFD1   | 0.083 |   1.657 |    8.264 | 
     | U9490             | A4 v -> ZN ^ | NR4D0    | 0.366 |   2.022 |    8.630 | 
     | U9489             | A4 ^ -> Z ^  | AN4D0    | 0.418 |   2.440 |    9.048 | 
     | U9488             | A4 ^ -> ZN v | ND4D0    | 0.262 |   2.703 |    9.310 | 
     | Data_tri[39]      | I v -> Z v   | BUFTD2   | 0.112 |   2.815 |    9.423 | 
     | U7543             | I v -> ZN ^  | CKND0    | 0.062 |   2.877 |    9.485 | 
     | U7544             | I ^ -> ZN v  | INVD1    | 0.213 |   3.090 |    9.697 | 
     | FE_OFCC920_n24801 | I v -> Z v   | CKBD2    | 0.281 |   3.371 |    9.978 | 
     | Mem_reg[12][39]   | D v          | EDFD1    | 0.036 |   3.407 |   10.015 | 
     +--------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------+ 
     |    Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                 |            |        |       |  Time   |   Time   | 
     |-----------------+------------+--------+-------+---------+----------| 
     |                 | clk ^      |        |       |   0.000 |   -6.608 | 
     | clk__L1_I0      | I ^ -> Z ^ | CKBD24 | 0.041 |   0.040 |   -6.567 | 
     | clk__L2_I4      | I ^ -> Z ^ | CKBD24 | 0.066 |   0.107 |   -6.501 | 
     | clk__L3_I50     | I ^ -> Z ^ | CKBD16 | 0.068 |   0.175 |   -6.433 | 
     | Mem_reg[12][39] | CP ^       | EDFD1  | 0.001 |   0.176 |   -6.431 | 
     +--------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin Mem_reg[31][10]/CP 
Endpoint:   Mem_reg[31][10]/D (v) checked with  leading edge of 'clk'
Beginpoint: Address[2]        (^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.182
- Setup                         0.170
+ Phase Shift                  10.000
= Required Time                10.012
- Arrival Time                  3.404
= Slack Time                    6.608
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                   |              |          |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+---------+----------| 
     |                   | Address[2] ^ |          |       |   0.000 |    6.608 | 
     | U9938             | A2 ^ -> ZN v | NR2D0    | 0.049 |   0.049 |    6.657 | 
     | U9873             | A1 v -> ZN ^ | CKND2D0  | 0.340 |   0.389 |    6.997 | 
     | U9872             | I ^ -> ZN v  | CKND0    | 0.370 |   0.759 |    7.367 | 
     | U7659             | A2 v -> ZN ^ | ND2D1    | 0.332 |   1.091 |    7.699 | 
     | FE_OFCC504_n25016 | I ^ -> Z ^   | CKBD2    | 0.282 |   1.373 |    7.981 | 
     | U8233             | B1 ^ -> ZN v | OAI222D0 | 0.201 |   1.574 |    8.182 | 
     | FE_OFCC703_n25465 | I v -> Z v   | CKBD1    | 0.065 |   1.639 |    8.246 | 
     | U8229             | A1 v -> ZN ^ | NR4D0    | 0.285 |   1.923 |    8.531 | 
     | U8213             | A1 ^ -> Z ^  | AN4D0    | 0.442 |   2.365 |    8.973 | 
     | U8212             | A4 ^ -> ZN v | ND4D0    | 0.323 |   2.688 |    9.296 | 
     | Data_tri[10]      | I v -> Z v   | BUFTD2   | 0.113 |   2.802 |    9.410 | 
     | U7485             | I v -> ZN ^  | CKND0    | 0.060 |   2.862 |    9.470 | 
     | U7486             | I ^ -> ZN v  | INVD1    | 0.212 |   3.074 |    9.682 | 
     | FE_OFCC891_n24743 | I v -> Z v   | CKBD2    | 0.292 |   3.366 |    9.974 | 
     | Mem_reg[31][10]   | D v          | EDFD1    | 0.038 |   3.404 |   10.012 | 
     +--------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------+ 
     |    Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                 |            |        |       |  Time   |   Time   | 
     |-----------------+------------+--------+-------+---------+----------| 
     |                 | clk ^      |        |       |   0.000 |   -6.608 | 
     | clk__L1_I0      | I ^ -> Z ^ | CKBD24 | 0.041 |   0.041 |   -6.567 | 
     | clk__L2_I2      | I ^ -> Z ^ | CKBD24 | 0.063 |   0.103 |   -6.505 | 
     | clk__L3_I25     | I ^ -> Z ^ | CKBD16 | 0.077 |   0.180 |   -6.428 | 
     | Mem_reg[31][10] | CP ^       | EDFD1  | 0.002 |   0.182 |   -6.426 | 
     +--------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin Mem_reg[21][10]/CP 
Endpoint:   Mem_reg[21][10]/D (v) checked with  leading edge of 'clk'
Beginpoint: Address[2]        (^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.181
- Setup                         0.170
+ Phase Shift                  10.000
= Required Time                10.012
- Arrival Time                  3.404
= Slack Time                    6.608
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                   |              |          |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+---------+----------| 
     |                   | Address[2] ^ |          |       |   0.000 |    6.608 | 
     | U9938             | A2 ^ -> ZN v | NR2D0    | 0.049 |   0.049 |    6.657 | 
     | U9873             | A1 v -> ZN ^ | CKND2D0  | 0.340 |   0.389 |    6.997 | 
     | U9872             | I ^ -> ZN v  | CKND0    | 0.370 |   0.759 |    7.367 | 
     | U7659             | A2 v -> ZN ^ | ND2D1    | 0.332 |   1.091 |    7.699 | 
     | FE_OFCC504_n25016 | I ^ -> Z ^   | CKBD2    | 0.282 |   1.373 |    7.981 | 
     | U8233             | B1 ^ -> ZN v | OAI222D0 | 0.201 |   1.574 |    8.182 | 
     | FE_OFCC703_n25465 | I v -> Z v   | CKBD1    | 0.065 |   1.639 |    8.247 | 
     | U8229             | A1 v -> ZN ^ | NR4D0    | 0.285 |   1.923 |    8.532 | 
     | U8213             | A1 ^ -> Z ^  | AN4D0    | 0.442 |   2.365 |    8.974 | 
     | U8212             | A4 ^ -> ZN v | ND4D0    | 0.323 |   2.688 |    9.296 | 
     | Data_tri[10]      | I v -> Z v   | BUFTD2   | 0.113 |   2.802 |    9.410 | 
     | U7485             | I v -> ZN ^  | CKND0    | 0.060 |   2.862 |    9.470 | 
     | U7486             | I ^ -> ZN v  | INVD1    | 0.212 |   3.074 |    9.682 | 
     | FE_OFCC891_n24743 | I v -> Z v   | CKBD2    | 0.292 |   3.366 |    9.974 | 
     | Mem_reg[21][10]   | D v          | EDFD1    | 0.038 |   3.404 |   10.012 | 
     +--------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------+ 
     |    Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                 |            |        |       |  Time   |   Time   | 
     |-----------------+------------+--------+-------+---------+----------| 
     |                 | clk ^      |        |       |   0.000 |   -6.608 | 
     | clk__L1_I0      | I ^ -> Z ^ | CKBD24 | 0.041 |   0.041 |   -6.568 | 
     | clk__L2_I2      | I ^ -> Z ^ | CKBD24 | 0.063 |   0.103 |   -6.505 | 
     | clk__L3_I25     | I ^ -> Z ^ | CKBD16 | 0.077 |   0.180 |   -6.428 | 
     | Mem_reg[21][10] | CP ^       | EDFD1  | 0.001 |   0.181 |   -6.427 | 
     +--------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin Mem_reg[20][10]/CP 
Endpoint:   Mem_reg[20][10]/D (v) checked with  leading edge of 'clk'
Beginpoint: Address[2]        (^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.182
- Setup                         0.170
+ Phase Shift                  10.000
= Required Time                10.012
- Arrival Time                  3.404
= Slack Time                    6.608
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                   |              |          |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+---------+----------| 
     |                   | Address[2] ^ |          |       |   0.000 |    6.608 | 
     | U9938             | A2 ^ -> ZN v | NR2D0    | 0.049 |   0.049 |    6.658 | 
     | U9873             | A1 v -> ZN ^ | CKND2D0  | 0.340 |   0.389 |    6.998 | 
     | U9872             | I ^ -> ZN v  | CKND0    | 0.370 |   0.759 |    7.368 | 
     | U7659             | A2 v -> ZN ^ | ND2D1    | 0.332 |   1.091 |    7.699 | 
     | FE_OFCC504_n25016 | I ^ -> Z ^   | CKBD2    | 0.282 |   1.373 |    7.981 | 
     | U8233             | B1 ^ -> ZN v | OAI222D0 | 0.201 |   1.574 |    8.182 | 
     | FE_OFCC703_n25465 | I v -> Z v   | CKBD1    | 0.065 |   1.639 |    8.247 | 
     | U8229             | A1 v -> ZN ^ | NR4D0    | 0.285 |   1.924 |    8.532 | 
     | U8213             | A1 ^ -> Z ^  | AN4D0    | 0.442 |   2.365 |    8.974 | 
     | U8212             | A4 ^ -> ZN v | ND4D0    | 0.323 |   2.688 |    9.297 | 
     | Data_tri[10]      | I v -> Z v   | BUFTD2   | 0.113 |   2.802 |    9.410 | 
     | U7485             | I v -> ZN ^  | CKND0    | 0.060 |   2.862 |    9.470 | 
     | U7486             | I ^ -> ZN v  | INVD1    | 0.212 |   3.074 |    9.682 | 
     | FE_OFCC891_n24743 | I v -> Z v   | CKBD2    | 0.292 |   3.366 |    9.975 | 
     | Mem_reg[20][10]   | D v          | EDFD1    | 0.037 |   3.404 |   10.012 | 
     +--------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------+ 
     |    Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                 |            |        |       |  Time   |   Time   | 
     |-----------------+------------+--------+-------+---------+----------| 
     |                 | clk ^      |        |       |   0.000 |   -6.608 | 
     | clk__L1_I0      | I ^ -> Z ^ | CKBD24 | 0.041 |   0.041 |   -6.568 | 
     | clk__L2_I2      | I ^ -> Z ^ | CKBD24 | 0.063 |   0.103 |   -6.505 | 
     | clk__L3_I25     | I ^ -> Z ^ | CKBD16 | 0.077 |   0.180 |   -6.428 | 
     | Mem_reg[20][10] | CP ^       | EDFD1  | 0.002 |   0.182 |   -6.427 | 
     +--------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin Mem_reg[2][10]/CP 
Endpoint:   Mem_reg[2][10]/D (v) checked with  leading edge of 'clk'
Beginpoint: Address[2]       (^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.181
- Setup                         0.169
+ Phase Shift                  10.000
= Required Time                10.011
- Arrival Time                  3.403
= Slack Time                    6.609
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                   |              |          |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+---------+----------| 
     |                   | Address[2] ^ |          |       |   0.000 |    6.609 | 
     | U9938             | A2 ^ -> ZN v | NR2D0    | 0.049 |   0.049 |    6.658 | 
     | U9873             | A1 v -> ZN ^ | CKND2D0  | 0.340 |   0.389 |    6.998 | 
     | U9872             | I ^ -> ZN v  | CKND0    | 0.370 |   0.759 |    7.368 | 
     | U7659             | A2 v -> ZN ^ | ND2D1    | 0.332 |   1.091 |    7.700 | 
     | FE_OFCC504_n25016 | I ^ -> Z ^   | CKBD2    | 0.282 |   1.373 |    7.981 | 
     | U8233             | B1 ^ -> ZN v | OAI222D0 | 0.201 |   1.574 |    8.182 | 
     | FE_OFCC703_n25465 | I v -> Z v   | CKBD1    | 0.065 |   1.639 |    8.247 | 
     | U8229             | A1 v -> ZN ^ | NR4D0    | 0.285 |   1.924 |    8.532 | 
     | U8213             | A1 ^ -> Z ^  | AN4D0    | 0.442 |   2.365 |    8.974 | 
     | U8212             | A4 ^ -> ZN v | ND4D0    | 0.323 |   2.688 |    9.297 | 
     | Data_tri[10]      | I v -> Z v   | BUFTD2   | 0.113 |   2.802 |    9.411 | 
     | U7485             | I v -> ZN ^  | CKND0    | 0.060 |   2.862 |    9.470 | 
     | U7486             | I ^ -> ZN v  | INVD1    | 0.212 |   3.074 |    9.683 | 
     | FE_OFCC891_n24743 | I v -> Z v   | CKBD2    | 0.292 |   3.366 |    9.975 | 
     | Mem_reg[2][10]    | D v          | EDFD1    | 0.036 |   3.403 |   10.011 | 
     +--------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------+ 
     |    Instance    |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                |            |        |       |  Time   |   Time   | 
     |----------------+------------+--------+-------+---------+----------| 
     |                | clk ^      |        |       |   0.000 |   -6.609 | 
     | clk__L1_I0     | I ^ -> Z ^ | CKBD24 | 0.041 |   0.041 |   -6.568 | 
     | clk__L2_I2     | I ^ -> Z ^ | CKBD24 | 0.063 |   0.103 |   -6.506 | 
     | clk__L3_I25    | I ^ -> Z ^ | CKBD16 | 0.077 |   0.180 |   -6.429 | 
     | Mem_reg[2][10] | CP ^       | EDFD1  | 0.001 |   0.181 |   -6.428 | 
     +-------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin Mem_reg[25][10]/CP 
Endpoint:   Mem_reg[25][10]/D (v) checked with  leading edge of 'clk'
Beginpoint: Address[2]        (^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.181
- Setup                         0.169
+ Phase Shift                  10.000
= Required Time                10.011
- Arrival Time                  3.403
= Slack Time                    6.609
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                   |              |          |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+---------+----------| 
     |                   | Address[2] ^ |          |       |   0.000 |    6.609 | 
     | U9938             | A2 ^ -> ZN v | NR2D0    | 0.049 |   0.049 |    6.658 | 
     | U9873             | A1 v -> ZN ^ | CKND2D0  | 0.340 |   0.389 |    6.998 | 
     | U9872             | I ^ -> ZN v  | CKND0    | 0.370 |   0.759 |    7.368 | 
     | U7659             | A2 v -> ZN ^ | ND2D1    | 0.332 |   1.091 |    7.700 | 
     | FE_OFCC504_n25016 | I ^ -> Z ^   | CKBD2    | 0.282 |   1.373 |    7.981 | 
     | U8233             | B1 ^ -> ZN v | OAI222D0 | 0.201 |   1.574 |    8.182 | 
     | FE_OFCC703_n25465 | I v -> Z v   | CKBD1    | 0.065 |   1.639 |    8.247 | 
     | U8229             | A1 v -> ZN ^ | NR4D0    | 0.285 |   1.924 |    8.532 | 
     | U8213             | A1 ^ -> Z ^  | AN4D0    | 0.442 |   2.365 |    8.974 | 
     | U8212             | A4 ^ -> ZN v | ND4D0    | 0.323 |   2.688 |    9.297 | 
     | Data_tri[10]      | I v -> Z v   | BUFTD2   | 0.113 |   2.802 |    9.411 | 
     | U7485             | I v -> ZN ^  | CKND0    | 0.060 |   2.862 |    9.470 | 
     | U7486             | I ^ -> ZN v  | INVD1    | 0.212 |   3.074 |    9.683 | 
     | FE_OFCC891_n24743 | I v -> Z v   | CKBD2    | 0.292 |   3.366 |    9.975 | 
     | Mem_reg[25][10]   | D v          | EDFD1    | 0.036 |   3.403 |   10.011 | 
     +--------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------+ 
     |    Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                 |            |        |       |  Time   |   Time   | 
     |-----------------+------------+--------+-------+---------+----------| 
     |                 | clk ^      |        |       |   0.000 |   -6.609 | 
     | clk__L1_I0      | I ^ -> Z ^ | CKBD24 | 0.041 |   0.041 |   -6.568 | 
     | clk__L2_I2      | I ^ -> Z ^ | CKBD24 | 0.063 |   0.103 |   -6.506 | 
     | clk__L3_I25     | I ^ -> Z ^ | CKBD16 | 0.077 |   0.180 |   -6.429 | 
     | Mem_reg[25][10] | CP ^       | EDFD1  | 0.001 |   0.181 |   -6.428 | 
     +--------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin Mem_reg[26][10]/CP 
Endpoint:   Mem_reg[26][10]/D (v) checked with  leading edge of 'clk'
Beginpoint: Address[2]        (^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.181
- Setup                         0.169
+ Phase Shift                  10.000
= Required Time                10.011
- Arrival Time                  3.403
= Slack Time                    6.609
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                   |              |          |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+---------+----------| 
     |                   | Address[2] ^ |          |       |   0.000 |    6.609 | 
     | U9938             | A2 ^ -> ZN v | NR2D0    | 0.049 |   0.049 |    6.658 | 
     | U9873             | A1 v -> ZN ^ | CKND2D0  | 0.340 |   0.389 |    6.998 | 
     | U9872             | I ^ -> ZN v  | CKND0    | 0.370 |   0.759 |    7.368 | 
     | U7659             | A2 v -> ZN ^ | ND2D1    | 0.332 |   1.091 |    7.700 | 
     | FE_OFCC504_n25016 | I ^ -> Z ^   | CKBD2    | 0.282 |   1.373 |    7.981 | 
     | U8233             | B1 ^ -> ZN v | OAI222D0 | 0.201 |   1.574 |    8.182 | 
     | FE_OFCC703_n25465 | I v -> Z v   | CKBD1    | 0.065 |   1.639 |    8.247 | 
     | U8229             | A1 v -> ZN ^ | NR4D0    | 0.285 |   1.924 |    8.532 | 
     | U8213             | A1 ^ -> Z ^  | AN4D0    | 0.442 |   2.365 |    8.974 | 
     | U8212             | A4 ^ -> ZN v | ND4D0    | 0.323 |   2.688 |    9.297 | 
     | Data_tri[10]      | I v -> Z v   | BUFTD2   | 0.113 |   2.802 |    9.411 | 
     | U7485             | I v -> ZN ^  | CKND0    | 0.060 |   2.862 |    9.470 | 
     | U7486             | I ^ -> ZN v  | INVD1    | 0.212 |   3.074 |    9.683 | 
     | FE_OFCC891_n24743 | I v -> Z v   | CKBD2    | 0.292 |   3.366 |    9.975 | 
     | Mem_reg[26][10]   | D v          | EDFD1    | 0.036 |   3.403 |   10.011 | 
     +--------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------+ 
     |    Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                 |            |        |       |  Time   |   Time   | 
     |-----------------+------------+--------+-------+---------+----------| 
     |                 | clk ^      |        |       |   0.000 |   -6.609 | 
     | clk__L1_I0      | I ^ -> Z ^ | CKBD24 | 0.041 |   0.041 |   -6.568 | 
     | clk__L2_I2      | I ^ -> Z ^ | CKBD24 | 0.063 |   0.103 |   -6.506 | 
     | clk__L3_I25     | I ^ -> Z ^ | CKBD16 | 0.077 |   0.180 |   -6.429 | 
     | Mem_reg[26][10] | CP ^       | EDFD1  | 0.001 |   0.181 |   -6.428 | 
     +--------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin Mem_reg[7][10]/CP 
Endpoint:   Mem_reg[7][10]/D (v) checked with  leading edge of 'clk'
Beginpoint: Address[2]       (^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.181
- Setup                         0.169
+ Phase Shift                  10.000
= Required Time                10.011
- Arrival Time                  3.403
= Slack Time                    6.609
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                   |              |          |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+---------+----------| 
     |                   | Address[2] ^ |          |       |   0.000 |    6.609 | 
     | U9938             | A2 ^ -> ZN v | NR2D0    | 0.049 |   0.049 |    6.658 | 
     | U9873             | A1 v -> ZN ^ | CKND2D0  | 0.340 |   0.389 |    6.998 | 
     | U9872             | I ^ -> ZN v  | CKND0    | 0.370 |   0.759 |    7.368 | 
     | U7659             | A2 v -> ZN ^ | ND2D1    | 0.332 |   1.091 |    7.700 | 
     | FE_OFCC504_n25016 | I ^ -> Z ^   | CKBD2    | 0.282 |   1.373 |    7.982 | 
     | U8233             | B1 ^ -> ZN v | OAI222D0 | 0.201 |   1.574 |    8.183 | 
     | FE_OFCC703_n25465 | I v -> Z v   | CKBD1    | 0.065 |   1.639 |    8.248 | 
     | U8229             | A1 v -> ZN ^ | NR4D0    | 0.285 |   1.924 |    8.532 | 
     | U8213             | A1 ^ -> Z ^  | AN4D0    | 0.442 |   2.365 |    8.974 | 
     | U8212             | A4 ^ -> ZN v | ND4D0    | 0.323 |   2.688 |    9.297 | 
     | Data_tri[10]      | I v -> Z v   | BUFTD2   | 0.113 |   2.802 |    9.411 | 
     | U7485             | I v -> ZN ^  | CKND0    | 0.060 |   2.862 |    9.471 | 
     | U7486             | I ^ -> ZN v  | INVD1    | 0.212 |   3.074 |    9.683 | 
     | FE_OFCC891_n24743 | I v -> Z v   | CKBD2    | 0.292 |   3.366 |    9.975 | 
     | Mem_reg[7][10]    | D v          | EDFD1    | 0.036 |   3.403 |   10.011 | 
     +--------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------+ 
     |    Instance    |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                |            |        |       |  Time   |   Time   | 
     |----------------+------------+--------+-------+---------+----------| 
     |                | clk ^      |        |       |   0.000 |   -6.609 | 
     | clk__L1_I0     | I ^ -> Z ^ | CKBD24 | 0.041 |   0.041 |   -6.568 | 
     | clk__L2_I2     | I ^ -> Z ^ | CKBD24 | 0.063 |   0.103 |   -6.506 | 
     | clk__L3_I25    | I ^ -> Z ^ | CKBD16 | 0.077 |   0.180 |   -6.429 | 
     | Mem_reg[7][10] | CP ^       | EDFD1  | 0.001 |   0.181 |   -6.428 | 
     +-------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin Mem_reg[30][10]/CP 
Endpoint:   Mem_reg[30][10]/D (v) checked with  leading edge of 'clk'
Beginpoint: Address[2]        (^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.181
- Setup                         0.169
+ Phase Shift                  10.000
= Required Time                10.012
- Arrival Time                  3.403
= Slack Time                    6.609
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                   |              |          |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+---------+----------| 
     |                   | Address[2] ^ |          |       |   0.000 |    6.609 | 
     | U9938             | A2 ^ -> ZN v | NR2D0    | 0.049 |   0.049 |    6.659 | 
     | U9873             | A1 v -> ZN ^ | CKND2D0  | 0.340 |   0.389 |    6.998 | 
     | U9872             | I ^ -> ZN v  | CKND0    | 0.370 |   0.759 |    7.369 | 
     | U7659             | A2 v -> ZN ^ | ND2D1    | 0.332 |   1.091 |    7.700 | 
     | FE_OFCC504_n25016 | I ^ -> Z ^   | CKBD2    | 0.282 |   1.373 |    7.982 | 
     | U8233             | B1 ^ -> ZN v | OAI222D0 | 0.201 |   1.574 |    8.183 | 
     | FE_OFCC703_n25465 | I v -> Z v   | CKBD1    | 0.065 |   1.639 |    8.248 | 
     | U8229             | A1 v -> ZN ^ | NR4D0    | 0.285 |   1.923 |    8.533 | 
     | U8213             | A1 ^ -> Z ^  | AN4D0    | 0.442 |   2.365 |    8.975 | 
     | U8212             | A4 ^ -> ZN v | ND4D0    | 0.323 |   2.688 |    9.298 | 
     | Data_tri[10]      | I v -> Z v   | BUFTD2   | 0.113 |   2.802 |    9.411 | 
     | U7485             | I v -> ZN ^  | CKND0    | 0.060 |   2.862 |    9.471 | 
     | U7486             | I ^ -> ZN v  | INVD1    | 0.212 |   3.074 |    9.683 | 
     | FE_OFCC891_n24743 | I v -> Z v   | CKBD2    | 0.292 |   3.366 |    9.975 | 
     | Mem_reg[30][10]   | D v          | EDFD1    | 0.036 |   3.403 |   10.012 | 
     +--------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------+ 
     |    Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                 |            |        |       |  Time   |   Time   | 
     |-----------------+------------+--------+-------+---------+----------| 
     |                 | clk ^      |        |       |   0.000 |   -6.609 | 
     | clk__L1_I0      | I ^ -> Z ^ | CKBD24 | 0.041 |   0.041 |   -6.569 | 
     | clk__L2_I2      | I ^ -> Z ^ | CKBD24 | 0.063 |   0.103 |   -6.506 | 
     | clk__L3_I25     | I ^ -> Z ^ | CKBD16 | 0.077 |   0.180 |   -6.429 | 
     | Mem_reg[30][10] | CP ^       | EDFD1  | 0.001 |   0.181 |   -6.428 | 
     +--------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin Mem_reg[29][10]/CP 
Endpoint:   Mem_reg[29][10]/D (v) checked with  leading edge of 'clk'
Beginpoint: Address[2]        (^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.182
- Setup                         0.169
+ Phase Shift                  10.000
= Required Time                10.012
- Arrival Time                  3.402
= Slack Time                    6.610
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                   |              |          |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+---------+----------| 
     |                   | Address[2] ^ |          |       |   0.000 |    6.610 | 
     | U9938             | A2 ^ -> ZN v | NR2D0    | 0.049 |   0.049 |    6.659 | 
     | U9873             | A1 v -> ZN ^ | CKND2D0  | 0.340 |   0.389 |    6.999 | 
     | U9872             | I ^ -> ZN v  | CKND0    | 0.370 |   0.759 |    7.369 | 
     | U7659             | A2 v -> ZN ^ | ND2D1    | 0.332 |   1.091 |    7.701 | 
     | FE_OFCC504_n25016 | I ^ -> Z ^   | CKBD2    | 0.282 |   1.373 |    7.983 | 
     | U8233             | B1 ^ -> ZN v | OAI222D0 | 0.201 |   1.574 |    8.184 | 
     | FE_OFCC703_n25465 | I v -> Z v   | CKBD1    | 0.065 |   1.639 |    8.248 | 
     | U8229             | A1 v -> ZN ^ | NR4D0    | 0.285 |   1.923 |    8.533 | 
     | U8213             | A1 ^ -> Z ^  | AN4D0    | 0.442 |   2.365 |    8.975 | 
     | U8212             | A4 ^ -> ZN v | ND4D0    | 0.323 |   2.688 |    9.298 | 
     | Data_tri[10]      | I v -> Z v   | BUFTD2   | 0.113 |   2.802 |    9.412 | 
     | U7485             | I v -> ZN ^  | CKND0    | 0.060 |   2.862 |    9.471 | 
     | U7486             | I ^ -> ZN v  | INVD1    | 0.212 |   3.074 |    9.684 | 
     | FE_OFCC891_n24743 | I v -> Z v   | CKBD2    | 0.292 |   3.366 |    9.976 | 
     | Mem_reg[29][10]   | D v          | EDFD1    | 0.036 |   3.402 |   10.012 | 
     +--------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------+ 
     |    Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                 |            |        |       |  Time   |   Time   | 
     |-----------------+------------+--------+-------+---------+----------| 
     |                 | clk ^      |        |       |   0.000 |   -6.610 | 
     | clk__L1_I0      | I ^ -> Z ^ | CKBD24 | 0.041 |   0.041 |   -6.569 | 
     | clk__L2_I2      | I ^ -> Z ^ | CKBD24 | 0.063 |   0.103 |   -6.507 | 
     | clk__L3_I26     | I ^ -> Z ^ | CKBD16 | 0.078 |   0.181 |   -6.429 | 
     | Mem_reg[29][10] | CP ^       | EDFD1  | 0.000 |   0.182 |   -6.428 | 
     +--------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin Mem_reg[48][10]/CP 
Endpoint:   Mem_reg[48][10]/D (v) checked with  leading edge of 'clk'
Beginpoint: Address[2]        (^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.182
- Setup                         0.169
+ Phase Shift                  10.000
= Required Time                10.012
- Arrival Time                  3.402
= Slack Time                    6.610
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                   |              |          |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+---------+----------| 
     |                   | Address[2] ^ |          |       |   0.000 |    6.610 | 
     | U9938             | A2 ^ -> ZN v | NR2D0    | 0.049 |   0.049 |    6.660 | 
     | U9873             | A1 v -> ZN ^ | CKND2D0  | 0.340 |   0.389 |    6.999 | 
     | U9872             | I ^ -> ZN v  | CKND0    | 0.370 |   0.759 |    7.369 | 
     | U7659             | A2 v -> ZN ^ | ND2D1    | 0.332 |   1.091 |    7.701 | 
     | FE_OFCC504_n25016 | I ^ -> Z ^   | CKBD2    | 0.282 |   1.373 |    7.983 | 
     | U8233             | B1 ^ -> ZN v | OAI222D0 | 0.201 |   1.574 |    8.184 | 
     | FE_OFCC703_n25465 | I v -> Z v   | CKBD1    | 0.065 |   1.639 |    8.249 | 
     | U8229             | A1 v -> ZN ^ | NR4D0    | 0.285 |   1.923 |    8.534 | 
     | U8213             | A1 ^ -> Z ^  | AN4D0    | 0.442 |   2.365 |    8.976 | 
     | U8212             | A4 ^ -> ZN v | ND4D0    | 0.323 |   2.688 |    9.299 | 
     | Data_tri[10]      | I v -> Z v   | BUFTD2   | 0.113 |   2.802 |    9.412 | 
     | U7485             | I v -> ZN ^  | CKND0    | 0.060 |   2.862 |    9.472 | 
     | U7486             | I ^ -> ZN v  | INVD1    | 0.212 |   3.074 |    9.684 | 
     | FE_OFCC891_n24743 | I v -> Z v   | CKBD2    | 0.292 |   3.366 |    9.976 | 
     | Mem_reg[48][10]   | D v          | EDFD1    | 0.036 |   3.402 |   10.012 | 
     +--------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------+ 
     |    Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                 |            |        |       |  Time   |   Time   | 
     |-----------------+------------+--------+-------+---------+----------| 
     |                 | clk ^      |        |       |   0.000 |   -6.610 | 
     | clk__L1_I0      | I ^ -> Z ^ | CKBD24 | 0.041 |   0.041 |   -6.570 | 
     | clk__L2_I2      | I ^ -> Z ^ | CKBD24 | 0.063 |   0.103 |   -6.507 | 
     | clk__L3_I26     | I ^ -> Z ^ | CKBD16 | 0.078 |   0.181 |   -6.429 | 
     | Mem_reg[48][10] | CP ^       | EDFD1  | 0.001 |   0.182 |   -6.428 | 
     +--------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin Mem_reg[9][39]/CP 
Endpoint:   Mem_reg[9][39]/D (v) checked with  leading edge of 'clk'
Beginpoint: Address[2]       (^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.180
- Setup                         0.161
+ Phase Shift                  10.000
= Required Time                10.018
- Arrival Time                  3.408
= Slack Time                    6.610
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                   |              |          |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+---------+----------| 
     |                   | Address[2] ^ |          |       |   0.000 |    6.610 | 
     | U9938             | A2 ^ -> ZN v | NR2D0    | 0.049 |   0.049 |    6.660 | 
     | U9873             | A1 v -> ZN ^ | CKND2D0  | 0.340 |   0.389 |    7.000 | 
     | U9872             | I ^ -> ZN v  | CKND0    | 0.370 |   0.759 |    7.370 | 
     | U7602             | A2 v -> ZN ^ | ND2D1    | 0.351 |   1.111 |    7.721 | 
     | FE_OFCC603_n24980 | I ^ -> Z ^   | CKBD2    | 0.274 |   1.385 |    7.996 | 
     | U9491             | B1 ^ -> ZN v | OAI222D0 | 0.188 |   1.573 |    8.184 | 
     | FE_OFCC610_n26645 | I v -> Z v   | BUFFD1   | 0.083 |   1.656 |    8.267 | 
     | U9490             | A4 v -> ZN ^ | NR4D0    | 0.366 |   2.022 |    8.632 | 
     | U9489             | A4 ^ -> Z ^  | AN4D0    | 0.418 |   2.440 |    9.051 | 
     | U9488             | A4 ^ -> ZN v | ND4D0    | 0.262 |   2.703 |    9.313 | 
     | Data_tri[39]      | I v -> Z v   | BUFTD2   | 0.112 |   2.815 |    9.425 | 
     | U7543             | I v -> ZN ^  | CKND0    | 0.062 |   2.877 |    9.488 | 
     | U7544             | I ^ -> ZN v  | INVD1    | 0.213 |   3.090 |    9.700 | 
     | FE_OFCC920_n24801 | I v -> Z v   | CKBD2    | 0.281 |   3.371 |    9.981 | 
     | Mem_reg[9][39]    | D v          | EDFD1    | 0.037 |   3.408 |   10.018 | 
     +--------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------+ 
     |    Instance    |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                |            |        |       |  Time   |   Time   | 
     |----------------+------------+--------+-------+---------+----------| 
     |                | clk ^      |        |       |   0.000 |   -6.610 | 
     | clk__L1_I0     | I ^ -> Z ^ | CKBD24 | 0.041 |   0.040 |   -6.570 | 
     | clk__L2_I4     | I ^ -> Z ^ | CKBD24 | 0.066 |   0.107 |   -6.504 | 
     | clk__L3_I49    | I ^ -> Z ^ | CKBD16 | 0.071 |   0.178 |   -6.433 | 
     | Mem_reg[9][39] | CP ^       | EDFD1  | 0.002 |   0.180 |   -6.431 | 
     +-------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin Mem_reg[64][39]/CP 
Endpoint:   Mem_reg[64][39]/D (v) checked with  leading edge of 'clk'
Beginpoint: Address[2]        (^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.179
- Setup                         0.161
+ Phase Shift                  10.000
= Required Time                10.018
- Arrival Time                  3.408
= Slack Time                    6.610
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                   |              |          |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+---------+----------| 
     |                   | Address[2] ^ |          |       |   0.000 |    6.610 | 
     | U9938             | A2 ^ -> ZN v | NR2D0    | 0.049 |   0.049 |    6.660 | 
     | U9873             | A1 v -> ZN ^ | CKND2D0  | 0.340 |   0.389 |    7.000 | 
     | U9872             | I ^ -> ZN v  | CKND0    | 0.370 |   0.759 |    7.370 | 
     | U7602             | A2 v -> ZN ^ | ND2D1    | 0.351 |   1.111 |    7.721 | 
     | FE_OFCC603_n24980 | I ^ -> Z ^   | CKBD2    | 0.274 |   1.385 |    7.996 | 
     | U9491             | B1 ^ -> ZN v | OAI222D0 | 0.188 |   1.573 |    8.184 | 
     | FE_OFCC610_n26645 | I v -> Z v   | BUFFD1   | 0.083 |   1.656 |    8.267 | 
     | U9490             | A4 v -> ZN ^ | NR4D0    | 0.366 |   2.022 |    8.632 | 
     | U9489             | A4 ^ -> Z ^  | AN4D0    | 0.418 |   2.440 |    9.051 | 
     | U9488             | A4 ^ -> ZN v | ND4D0    | 0.262 |   2.703 |    9.313 | 
     | Data_tri[39]      | I v -> Z v   | BUFTD2   | 0.112 |   2.815 |    9.425 | 
     | U7543             | I v -> ZN ^  | CKND0    | 0.062 |   2.877 |    9.488 | 
     | U7544             | I ^ -> ZN v  | INVD1    | 0.213 |   3.090 |    9.700 | 
     | FE_OFCC920_n24801 | I v -> Z v   | CKBD2    | 0.281 |   3.371 |    9.981 | 
     | Mem_reg[64][39]   | D v          | EDFD1    | 0.037 |   3.408 |   10.018 | 
     +--------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------+ 
     |    Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                 |            |        |       |  Time   |   Time   | 
     |-----------------+------------+--------+-------+---------+----------| 
     |                 | clk ^      |        |       |   0.000 |   -6.610 | 
     | clk__L1_I0      | I ^ -> Z ^ | CKBD24 | 0.041 |   0.041 |   -6.570 | 
     | clk__L2_I4      | I ^ -> Z ^ | CKBD24 | 0.066 |   0.107 |   -6.504 | 
     | clk__L3_I49     | I ^ -> Z ^ | CKBD16 | 0.071 |   0.178 |   -6.433 | 
     | Mem_reg[64][39] | CP ^       | EDFD1  | 0.002 |   0.180 |   -6.431 | 
     +--------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin Mem_reg[10][39]/CP 
Endpoint:   Mem_reg[10][39]/D (v) checked with  leading edge of 'clk'
Beginpoint: Address[2]        (^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.180
- Setup                         0.161
+ Phase Shift                  10.000
= Required Time                10.018
- Arrival Time                  3.407
= Slack Time                    6.611
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                   |              |          |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+---------+----------| 
     |                   | Address[2] ^ |          |       |   0.000 |    6.611 | 
     | U9938             | A2 ^ -> ZN v | NR2D0    | 0.049 |   0.049 |    6.660 | 
     | U9873             | A1 v -> ZN ^ | CKND2D0  | 0.340 |   0.389 |    7.000 | 
     | U9872             | I ^ -> ZN v  | CKND0    | 0.370 |   0.759 |    7.370 | 
     | U7602             | A2 v -> ZN ^ | ND2D1    | 0.351 |   1.111 |    7.721 | 
     | FE_OFCC603_n24980 | I ^ -> Z ^   | CKBD2    | 0.274 |   1.385 |    7.996 | 
     | U9491             | B1 ^ -> ZN v | OAI222D0 | 0.188 |   1.573 |    8.184 | 
     | FE_OFCC610_n26645 | I v -> Z v   | BUFFD1   | 0.083 |   1.656 |    8.267 | 
     | U9490             | A4 v -> ZN ^ | NR4D0    | 0.366 |   2.022 |    8.633 | 
     | U9489             | A4 ^ -> Z ^  | AN4D0    | 0.418 |   2.440 |    9.051 | 
     | U9488             | A4 ^ -> ZN v | ND4D0    | 0.262 |   2.703 |    9.313 | 
     | Data_tri[39]      | I v -> Z v   | BUFTD2   | 0.112 |   2.815 |    9.426 | 
     | U7543             | I v -> ZN ^  | CKND0    | 0.062 |   2.877 |    9.488 | 
     | U7544             | I ^ -> ZN v  | INVD1    | 0.213 |   3.090 |    9.700 | 
     | FE_OFCC920_n24801 | I v -> Z v   | CKBD2    | 0.281 |   3.371 |    9.981 | 
     | Mem_reg[10][39]   | D v          | EDFD1    | 0.037 |   3.407 |   10.018 | 
     +--------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------+ 
     |    Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                 |            |        |       |  Time   |   Time   | 
     |-----------------+------------+--------+-------+---------+----------| 
     |                 | clk ^      |        |       |   0.000 |   -6.611 | 
     | clk__L1_I0      | I ^ -> Z ^ | CKBD24 | 0.041 |   0.040 |   -6.570 | 
     | clk__L2_I4      | I ^ -> Z ^ | CKBD24 | 0.066 |   0.107 |   -6.504 | 
     | clk__L3_I49     | I ^ -> Z ^ | CKBD16 | 0.071 |   0.178 |   -6.433 | 
     | Mem_reg[10][39] | CP ^       | EDFD1  | 0.002 |   0.180 |   -6.431 | 
     +--------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin Mem_reg[4][10]/CP 
Endpoint:   Mem_reg[4][10]/D (v) checked with  leading edge of 'clk'
Beginpoint: Address[2]       (^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.181
- Setup                         0.169
+ Phase Shift                  10.000
= Required Time                10.012
- Arrival Time                  3.401
= Slack Time                    6.611
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                   |              |          |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+---------+----------| 
     |                   | Address[2] ^ |          |       |   0.000 |    6.611 | 
     | U9938             | A2 ^ -> ZN v | NR2D0    | 0.049 |   0.049 |    6.660 | 
     | U9873             | A1 v -> ZN ^ | CKND2D0  | 0.340 |   0.389 |    7.000 | 
     | U9872             | I ^ -> ZN v  | CKND0    | 0.370 |   0.759 |    7.370 | 
     | U7659             | A2 v -> ZN ^ | ND2D1    | 0.332 |   1.091 |    7.702 | 
     | FE_OFCC504_n25016 | I ^ -> Z ^   | CKBD2    | 0.282 |   1.373 |    7.984 | 
     | U8233             | B1 ^ -> ZN v | OAI222D0 | 0.201 |   1.574 |    8.185 | 
     | FE_OFCC703_n25465 | I v -> Z v   | CKBD1    | 0.065 |   1.639 |    8.250 | 
     | U8229             | A1 v -> ZN ^ | NR4D0    | 0.285 |   1.923 |    8.535 | 
     | U8213             | A1 ^ -> Z ^  | AN4D0    | 0.442 |   2.365 |    8.977 | 
     | U8212             | A4 ^ -> ZN v | ND4D0    | 0.323 |   2.688 |    9.299 | 
     | Data_tri[10]      | I v -> Z v   | BUFTD2   | 0.113 |   2.802 |    9.413 | 
     | U7485             | I v -> ZN ^  | CKND0    | 0.060 |   2.862 |    9.473 | 
     | U7486             | I ^ -> ZN v  | INVD1    | 0.212 |   3.074 |    9.685 | 
     | FE_OFCC891_n24743 | I v -> Z v   | CKBD2    | 0.292 |   3.366 |    9.977 | 
     | Mem_reg[4][10]    | D v          | EDFD1    | 0.035 |   3.401 |   10.012 | 
     +--------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------+ 
     |    Instance    |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                |            |        |       |  Time   |   Time   | 
     |----------------+------------+--------+-------+---------+----------| 
     |                | clk ^      |        |       |   0.000 |   -6.611 | 
     | clk__L1_I0     | I ^ -> Z ^ | CKBD24 | 0.041 |   0.041 |   -6.571 | 
     | clk__L2_I2     | I ^ -> Z ^ | CKBD24 | 0.063 |   0.103 |   -6.508 | 
     | clk__L3_I25    | I ^ -> Z ^ | CKBD16 | 0.077 |   0.180 |   -6.431 | 
     | Mem_reg[4][10] | CP ^       | EDFD1  | 0.001 |   0.181 |   -6.430 | 
     +-------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin Mem_reg[6][10]/CP 
Endpoint:   Mem_reg[6][10]/D (v) checked with  leading edge of 'clk'
Beginpoint: Address[2]       (^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.181
- Setup                         0.169
+ Phase Shift                  10.000
= Required Time                10.012
- Arrival Time                  3.401
= Slack Time                    6.611
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                   |              |          |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+---------+----------| 
     |                   | Address[2] ^ |          |       |   0.000 |    6.611 | 
     | U9938             | A2 ^ -> ZN v | NR2D0    | 0.049 |   0.049 |    6.660 | 
     | U9873             | A1 v -> ZN ^ | CKND2D0  | 0.340 |   0.389 |    7.000 | 
     | U9872             | I ^ -> ZN v  | CKND0    | 0.370 |   0.759 |    7.370 | 
     | U7659             | A2 v -> ZN ^ | ND2D1    | 0.332 |   1.091 |    7.702 | 
     | FE_OFCC504_n25016 | I ^ -> Z ^   | CKBD2    | 0.282 |   1.373 |    7.984 | 
     | U8233             | B1 ^ -> ZN v | OAI222D0 | 0.201 |   1.574 |    8.185 | 
     | FE_OFCC703_n25465 | I v -> Z v   | CKBD1    | 0.065 |   1.639 |    8.250 | 
     | U8229             | A1 v -> ZN ^ | NR4D0    | 0.285 |   1.923 |    8.535 | 
     | U8213             | A1 ^ -> Z ^  | AN4D0    | 0.442 |   2.365 |    8.977 | 
     | U8212             | A4 ^ -> ZN v | ND4D0    | 0.323 |   2.688 |    9.299 | 
     | Data_tri[10]      | I v -> Z v   | BUFTD2   | 0.113 |   2.802 |    9.413 | 
     | U7485             | I v -> ZN ^  | CKND0    | 0.060 |   2.862 |    9.473 | 
     | U7486             | I ^ -> ZN v  | INVD1    | 0.212 |   3.074 |    9.685 | 
     | FE_OFCC891_n24743 | I v -> Z v   | CKBD2    | 0.292 |   3.366 |    9.977 | 
     | Mem_reg[6][10]    | D v          | EDFD1    | 0.035 |   3.401 |   10.012 | 
     +--------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------+ 
     |    Instance    |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                |            |        |       |  Time   |   Time   | 
     |----------------+------------+--------+-------+---------+----------| 
     |                | clk ^      |        |       |   0.000 |   -6.611 | 
     | clk__L1_I0     | I ^ -> Z ^ | CKBD24 | 0.041 |   0.041 |   -6.571 | 
     | clk__L2_I2     | I ^ -> Z ^ | CKBD24 | 0.063 |   0.103 |   -6.508 | 
     | clk__L3_I25    | I ^ -> Z ^ | CKBD16 | 0.077 |   0.180 |   -6.431 | 
     | Mem_reg[6][10] | CP ^       | EDFD1  | 0.001 |   0.181 |   -6.430 | 
     +-------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin Mem_reg[63][10]/CP 
Endpoint:   Mem_reg[63][10]/D (v) checked with  leading edge of 'clk'
Beginpoint: Address[2]        (^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.181
- Setup                         0.169
+ Phase Shift                  10.000
= Required Time                10.012
- Arrival Time                  3.401
= Slack Time                    6.611
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                   |              |          |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+---------+----------| 
     |                   | Address[2] ^ |          |       |   0.000 |    6.611 | 
     | U9938             | A2 ^ -> ZN v | NR2D0    | 0.049 |   0.049 |    6.660 | 
     | U9873             | A1 v -> ZN ^ | CKND2D0  | 0.340 |   0.389 |    7.000 | 
     | U9872             | I ^ -> ZN v  | CKND0    | 0.370 |   0.759 |    7.370 | 
     | U7659             | A2 v -> ZN ^ | ND2D1    | 0.332 |   1.091 |    7.702 | 
     | FE_OFCC504_n25016 | I ^ -> Z ^   | CKBD2    | 0.282 |   1.373 |    7.984 | 
     | U8233             | B1 ^ -> ZN v | OAI222D0 | 0.201 |   1.574 |    8.185 | 
     | FE_OFCC703_n25465 | I v -> Z v   | CKBD1    | 0.065 |   1.639 |    8.250 | 
     | U8229             | A1 v -> ZN ^ | NR4D0    | 0.285 |   1.923 |    8.535 | 
     | U8213             | A1 ^ -> Z ^  | AN4D0    | 0.442 |   2.365 |    8.977 | 
     | U8212             | A4 ^ -> ZN v | ND4D0    | 0.323 |   2.688 |    9.299 | 
     | Data_tri[10]      | I v -> Z v   | BUFTD2   | 0.113 |   2.802 |    9.413 | 
     | U7485             | I v -> ZN ^  | CKND0    | 0.060 |   2.862 |    9.473 | 
     | U7486             | I ^ -> ZN v  | INVD1    | 0.212 |   3.074 |    9.685 | 
     | FE_OFCC891_n24743 | I v -> Z v   | CKBD2    | 0.292 |   3.366 |    9.977 | 
     | Mem_reg[63][10]   | D v          | EDFD1    | 0.035 |   3.401 |   10.012 | 
     +--------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------+ 
     |    Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                 |            |        |       |  Time   |   Time   | 
     |-----------------+------------+--------+-------+---------+----------| 
     |                 | clk ^      |        |       |   0.000 |   -6.611 | 
     | clk__L1_I0      | I ^ -> Z ^ | CKBD24 | 0.041 |   0.041 |   -6.571 | 
     | clk__L2_I2      | I ^ -> Z ^ | CKBD24 | 0.063 |   0.103 |   -6.508 | 
     | clk__L3_I25     | I ^ -> Z ^ | CKBD16 | 0.077 |   0.180 |   -6.431 | 
     | Mem_reg[63][10] | CP ^       | EDFD1  | 0.001 |   0.181 |   -6.430 | 
     +--------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin Mem_reg[0][10]/CP 
Endpoint:   Mem_reg[0][10]/D (v) checked with  leading edge of 'clk'
Beginpoint: Address[2]       (^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.181
- Setup                         0.169
+ Phase Shift                  10.000
= Required Time                10.012
- Arrival Time                  3.401
= Slack Time                    6.611
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                   |              |          |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+---------+----------| 
     |                   | Address[2] ^ |          |       |   0.000 |    6.611 | 
     | U9938             | A2 ^ -> ZN v | NR2D0    | 0.049 |   0.049 |    6.661 | 
     | U9873             | A1 v -> ZN ^ | CKND2D0  | 0.340 |   0.389 |    7.000 | 
     | U9872             | I ^ -> ZN v  | CKND0    | 0.370 |   0.759 |    7.371 | 
     | U7659             | A2 v -> ZN ^ | ND2D1    | 0.332 |   1.091 |    7.702 | 
     | FE_OFCC504_n25016 | I ^ -> Z ^   | CKBD2    | 0.282 |   1.373 |    7.984 | 
     | U8233             | B1 ^ -> ZN v | OAI222D0 | 0.201 |   1.574 |    8.185 | 
     | FE_OFCC703_n25465 | I v -> Z v   | CKBD1    | 0.065 |   1.639 |    8.250 | 
     | U8229             | A1 v -> ZN ^ | NR4D0    | 0.285 |   1.924 |    8.535 | 
     | U8213             | A1 ^ -> Z ^  | AN4D0    | 0.442 |   2.365 |    8.977 | 
     | U8212             | A4 ^ -> ZN v | ND4D0    | 0.323 |   2.688 |    9.300 | 
     | Data_tri[10]      | I v -> Z v   | BUFTD2   | 0.113 |   2.802 |    9.413 | 
     | U7485             | I v -> ZN ^  | CKND0    | 0.060 |   2.862 |    9.473 | 
     | U7486             | I ^ -> ZN v  | INVD1    | 0.212 |   3.074 |    9.685 | 
     | FE_OFCC891_n24743 | I v -> Z v   | CKBD2    | 0.292 |   3.366 |    9.977 | 
     | Mem_reg[0][10]    | D v          | EDFD1    | 0.035 |   3.401 |   10.012 | 
     +--------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------+ 
     |    Instance    |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                |            |        |       |  Time   |   Time   | 
     |----------------+------------+--------+-------+---------+----------| 
     |                | clk ^      |        |       |   0.000 |   -6.611 | 
     | clk__L1_I0     | I ^ -> Z ^ | CKBD24 | 0.041 |   0.041 |   -6.571 | 
     | clk__L2_I2     | I ^ -> Z ^ | CKBD24 | 0.063 |   0.103 |   -6.508 | 
     | clk__L3_I25    | I ^ -> Z ^ | CKBD16 | 0.077 |   0.180 |   -6.431 | 
     | Mem_reg[0][10] | CP ^       | EDFD1  | 0.001 |   0.181 |   -6.430 | 
     +-------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin Mem_reg[59][10]/CP 
Endpoint:   Mem_reg[59][10]/D (v) checked with  leading edge of 'clk'
Beginpoint: Address[2]        (^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.182
- Setup                         0.169
+ Phase Shift                  10.000
= Required Time                10.012
- Arrival Time                  3.401
= Slack Time                    6.611
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                   |              |          |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+---------+----------| 
     |                   | Address[2] ^ |          |       |   0.000 |    6.611 | 
     | U9938             | A2 ^ -> ZN v | NR2D0    | 0.049 |   0.049 |    6.661 | 
     | U9873             | A1 v -> ZN ^ | CKND2D0  | 0.340 |   0.389 |    7.001 | 
     | U9872             | I ^ -> ZN v  | CKND0    | 0.370 |   0.759 |    7.371 | 
     | U7659             | A2 v -> ZN ^ | ND2D1    | 0.332 |   1.091 |    7.702 | 
     | FE_OFCC504_n25016 | I ^ -> Z ^   | CKBD2    | 0.282 |   1.373 |    7.984 | 
     | U8233             | B1 ^ -> ZN v | OAI222D0 | 0.201 |   1.574 |    8.185 | 
     | FE_OFCC703_n25465 | I v -> Z v   | CKBD1    | 0.065 |   1.639 |    8.250 | 
     | U8229             | A1 v -> ZN ^ | NR4D0    | 0.285 |   1.923 |    8.535 | 
     | U8213             | A1 ^ -> Z ^  | AN4D0    | 0.442 |   2.365 |    8.977 | 
     | U8212             | A4 ^ -> ZN v | ND4D0    | 0.323 |   2.688 |    9.300 | 
     | Data_tri[10]      | I v -> Z v   | BUFTD2   | 0.113 |   2.802 |    9.413 | 
     | U7485             | I v -> ZN ^  | CKND0    | 0.060 |   2.862 |    9.473 | 
     | U7486             | I ^ -> ZN v  | INVD1    | 0.212 |   3.074 |    9.685 | 
     | FE_OFCC891_n24743 | I v -> Z v   | CKBD2    | 0.292 |   3.366 |    9.977 | 
     | Mem_reg[59][10]   | D v          | EDFD1    | 0.035 |   3.401 |   10.012 | 
     +--------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------+ 
     |    Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                 |            |        |       |  Time   |   Time   | 
     |-----------------+------------+--------+-------+---------+----------| 
     |                 | clk ^      |        |       |   0.000 |   -6.611 | 
     | clk__L1_I0      | I ^ -> Z ^ | CKBD24 | 0.041 |   0.040 |   -6.571 | 
     | clk__L2_I2      | I ^ -> Z ^ | CKBD24 | 0.063 |   0.103 |   -6.508 | 
     | clk__L3_I26     | I ^ -> Z ^ | CKBD16 | 0.078 |   0.181 |   -6.430 | 
     | Mem_reg[59][10] | CP ^       | EDFD1  | 0.001 |   0.182 |   -6.430 | 
     +--------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin Mem_reg[26][39]/CP 
Endpoint:   Mem_reg[26][39]/D (v) checked with  leading edge of 'clk'
Beginpoint: Address[2]        (^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.176
- Setup                         0.161
+ Phase Shift                  10.000
= Required Time                10.016
- Arrival Time                  3.404
= Slack Time                    6.611
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                   |              |          |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+---------+----------| 
     |                   | Address[2] ^ |          |       |   0.000 |    6.611 | 
     | U9938             | A2 ^ -> ZN v | NR2D0    | 0.049 |   0.049 |    6.661 | 
     | U9873             | A1 v -> ZN ^ | CKND2D0  | 0.340 |   0.389 |    7.001 | 
     | U9872             | I ^ -> ZN v  | CKND0    | 0.370 |   0.759 |    7.371 | 
     | U7602             | A2 v -> ZN ^ | ND2D1    | 0.351 |   1.111 |    7.722 | 
     | FE_OFCC603_n24980 | I ^ -> Z ^   | CKBD2    | 0.274 |   1.385 |    7.997 | 
     | U9491             | B1 ^ -> ZN v | OAI222D0 | 0.188 |   1.573 |    8.185 | 
     | FE_OFCC610_n26645 | I v -> Z v   | BUFFD1   | 0.083 |   1.657 |    8.268 | 
     | U9490             | A4 v -> ZN ^ | NR4D0    | 0.366 |   2.022 |    8.633 | 
     | U9489             | A4 ^ -> Z ^  | AN4D0    | 0.418 |   2.440 |    9.052 | 
     | U9488             | A4 ^ -> ZN v | ND4D0    | 0.262 |   2.703 |    9.314 | 
     | Data_tri[39]      | I v -> Z v   | BUFTD2   | 0.112 |   2.815 |    9.426 | 
     | U7543             | I v -> ZN ^  | CKND0    | 0.062 |   2.877 |    9.489 | 
     | U7544             | I ^ -> ZN v  | INVD1    | 0.213 |   3.090 |    9.701 | 
     | FE_OFCC920_n24801 | I v -> Z v   | CKBD2    | 0.281 |   3.371 |    9.982 | 
     | Mem_reg[26][39]   | D v          | EDFD1    | 0.034 |   3.404 |   10.016 | 
     +--------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------+ 
     |    Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                 |            |        |       |  Time   |   Time   | 
     |-----------------+------------+--------+-------+---------+----------| 
     |                 | clk ^      |        |       |   0.000 |   -6.611 | 
     | clk__L1_I0      | I ^ -> Z ^ | CKBD24 | 0.041 |   0.041 |   -6.571 | 
     | clk__L2_I4      | I ^ -> Z ^ | CKBD24 | 0.066 |   0.107 |   -6.505 | 
     | clk__L3_I48     | I ^ -> Z ^ | CKBD16 | 0.064 |   0.171 |   -6.441 | 
     | Mem_reg[26][39] | CP ^       | EDFD1  | 0.005 |   0.176 |   -6.435 | 
     +--------------------------------------------------------------------+ 

