Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Mon Apr 15 15:23:58 2024
| Host         : rbrinson running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file MineSweepWrapper_timing_summary_routed.rpt -pb MineSweepWrapper_timing_summary_routed.pb -rpx MineSweepWrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : MineSweepWrapper
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                     Violations  
---------  --------  ------------------------------  ----------  
TIMING-18  Warning   Missing input or output delay   33          
TIMING-20  Warning   Non-clocked latch               16          
LATCH-1    Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (109)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (16)
5. checking no_input_delay (17)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (109)
--------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: sw[0] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[10] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[11] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[12] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[13] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[14] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[15] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[1] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[2] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[3] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[4] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[5] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[6] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[7] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[8] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[9] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: MINESWEEP/FSM_sequential_currState_reg[0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: MINESWEEP/FSM_sequential_currState_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MINESWEEP/MOVE_SYNC[0].SYNC.syncChain_reg[3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: MINESWEEP/MOVE_SYNC[10].SYNC.syncChain_reg[3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: MINESWEEP/MOVE_SYNC[11].SYNC.syncChain_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MINESWEEP/MOVE_SYNC[12].SYNC.syncChain_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MINESWEEP/MOVE_SYNC[13].SYNC.syncChain_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MINESWEEP/MOVE_SYNC[14].SYNC.syncChain_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MINESWEEP/MOVE_SYNC[15].SYNC.syncChain_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MINESWEEP/MOVE_SYNC[1].SYNC.syncChain_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MINESWEEP/MOVE_SYNC[2].SYNC.syncChain_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MINESWEEP/MOVE_SYNC[3].SYNC.syncChain_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MINESWEEP/MOVE_SYNC[4].SYNC.syncChain_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MINESWEEP/MOVE_SYNC[5].SYNC.syncChain_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MINESWEEP/MOVE_SYNC[6].SYNC.syncChain_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MINESWEEP/MOVE_SYNC[7].SYNC.syncChain_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MINESWEEP/MOVE_SYNC[8].SYNC.syncChain_reg[3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: MINESWEEP/MOVE_SYNC[9].SYNC.syncChain_reg[3]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (16)
-------------------------------------------------
 There are 16 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (17)
-------------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.395        0.000                      0                  146        0.140        0.000                      0                  146        4.020        0.000                       0                   130  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.395        0.000                      0                  146        0.140        0.000                      0                  146        4.020        0.000                       0                   130  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.395ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.140ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.395ns  (required time - arrival time)
  Source:                 MINESWEEP/RANDOM/bomb2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/RANDOM/bomb1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.561ns  (logic 2.417ns (25.279%)  route 7.144ns (74.721%))
  Logic Levels:           10  (LUT2=1 LUT4=1 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.625     5.146    MINESWEEP/RANDOM/clk_IBUF_BUFG
    SLICE_X2Y58          FDCE                                         r  MINESWEEP/RANDOM/bomb2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y58          FDCE (Prop_fdce_C_Q)         0.518     5.664 f  MINESWEEP/RANDOM/bomb2_reg[2]/Q
                         net (fo=44, routed)          1.385     7.049    MINESWEEP/RANDOM/bomb2_reg__0[2]
    SLICE_X2Y58          LUT6 (Prop_lut6_I0_O)        0.124     7.173 r  MINESWEEP/RANDOM/bomb1[3]_i_60/O
                         net (fo=1, routed)           0.851     8.024    MINESWEEP/RANDOM/bomb1[3]_i_60_n_0
    SLICE_X2Y58          LUT6 (Prop_lut6_I1_O)        0.124     8.148 r  MINESWEEP/RANDOM/bomb1[3]_i_41/O
                         net (fo=7, routed)           0.444     8.593    MINESWEEP/RANDOM/bomb1[3]_i_41_n_0
    SLICE_X1Y57          LUT5 (Prop_lut5_I4_O)        0.119     8.712 r  MINESWEEP/RANDOM/bomb1[1]_i_7/O
                         net (fo=4, routed)           0.756     9.468    MINESWEEP/RANDOM/bomb1[1]_i_7_n_0
    SLICE_X0Y56          LUT2 (Prop_lut2_I0_O)        0.358     9.826 r  MINESWEEP/RANDOM/bomb1[1]_i_11/O
                         net (fo=3, routed)           0.452    10.278    MINESWEEP/RANDOM/bomb1[1]_i_11_n_0
    SLICE_X0Y55          LUT6 (Prop_lut6_I2_O)        0.326    10.604 r  MINESWEEP/RANDOM/bomb1[1]_i_5/O
                         net (fo=11, routed)          0.718    11.322    MINESWEEP/RANDOM/bomb1[1]_i_5_n_0
    SLICE_X2Y56          LUT5 (Prop_lut5_I0_O)        0.148    11.470 r  MINESWEEP/RANDOM/bomb1[1]_i_3/O
                         net (fo=7, routed)           0.895    12.365    MINESWEEP/RANDOM/bomb1[1]_i_3_n_0
    SLICE_X5Y56          LUT6 (Prop_lut6_I0_O)        0.328    12.693 r  MINESWEEP/RANDOM/bomb1[3]_i_28/O
                         net (fo=1, routed)           0.403    13.096    MINESWEEP/RANDOM/bomb1[3]_i_28_n_0
    SLICE_X5Y56          LUT4 (Prop_lut4_I1_O)        0.124    13.220 r  MINESWEEP/RANDOM/bomb1[3]_i_11/O
                         net (fo=1, routed)           0.805    14.025    MINESWEEP/RANDOM/bomb1[3]_i_11_n_0
    SLICE_X3Y56          LUT5 (Prop_lut5_I1_O)        0.124    14.149 r  MINESWEEP/RANDOM/bomb1[3]_i_4/O
                         net (fo=4, routed)           0.434    14.583    MINESWEEP/RANDOM/bomb1[3]_i_4_n_0
    SLICE_X5Y56          LUT6 (Prop_lut6_I4_O)        0.124    14.707 r  MINESWEEP/RANDOM/bomb1[1]_i_1/O
                         net (fo=1, routed)           0.000    14.707    MINESWEEP/RANDOM/bomb1CollDet[1]
    SLICE_X5Y56          FDCE                                         r  MINESWEEP/RANDOM/bomb1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.507    14.848    MINESWEEP/RANDOM/clk_IBUF_BUFG
    SLICE_X5Y56          FDCE                                         r  MINESWEEP/RANDOM/bomb1_reg[1]/C
                         clock pessimism              0.258    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X5Y56          FDCE (Setup_fdce_C_D)        0.032    15.103    MINESWEEP/RANDOM/bomb1_reg[1]
  -------------------------------------------------------------------
                         required time                         15.103    
                         arrival time                         -14.707    
  -------------------------------------------------------------------
                         slack                                  0.395    

Slack (MET) :             0.404ns  (required time - arrival time)
  Source:                 MINESWEEP/RANDOM/bomb2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/RANDOM/bomb1_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.567ns  (logic 2.417ns (25.265%)  route 7.150ns (74.735%))
  Logic Levels:           10  (LUT2=1 LUT4=1 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.625     5.146    MINESWEEP/RANDOM/clk_IBUF_BUFG
    SLICE_X2Y58          FDCE                                         r  MINESWEEP/RANDOM/bomb2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y58          FDCE (Prop_fdce_C_Q)         0.518     5.664 f  MINESWEEP/RANDOM/bomb2_reg[2]/Q
                         net (fo=44, routed)          1.385     7.049    MINESWEEP/RANDOM/bomb2_reg__0[2]
    SLICE_X2Y58          LUT6 (Prop_lut6_I0_O)        0.124     7.173 r  MINESWEEP/RANDOM/bomb1[3]_i_60/O
                         net (fo=1, routed)           0.851     8.024    MINESWEEP/RANDOM/bomb1[3]_i_60_n_0
    SLICE_X2Y58          LUT6 (Prop_lut6_I1_O)        0.124     8.148 r  MINESWEEP/RANDOM/bomb1[3]_i_41/O
                         net (fo=7, routed)           0.444     8.593    MINESWEEP/RANDOM/bomb1[3]_i_41_n_0
    SLICE_X1Y57          LUT5 (Prop_lut5_I4_O)        0.119     8.712 r  MINESWEEP/RANDOM/bomb1[1]_i_7/O
                         net (fo=4, routed)           0.756     9.468    MINESWEEP/RANDOM/bomb1[1]_i_7_n_0
    SLICE_X0Y56          LUT2 (Prop_lut2_I0_O)        0.358     9.826 r  MINESWEEP/RANDOM/bomb1[1]_i_11/O
                         net (fo=3, routed)           0.452    10.278    MINESWEEP/RANDOM/bomb1[1]_i_11_n_0
    SLICE_X0Y55          LUT6 (Prop_lut6_I2_O)        0.326    10.604 r  MINESWEEP/RANDOM/bomb1[1]_i_5/O
                         net (fo=11, routed)          0.718    11.322    MINESWEEP/RANDOM/bomb1[1]_i_5_n_0
    SLICE_X2Y56          LUT5 (Prop_lut5_I0_O)        0.148    11.470 r  MINESWEEP/RANDOM/bomb1[1]_i_3/O
                         net (fo=7, routed)           0.895    12.365    MINESWEEP/RANDOM/bomb1[1]_i_3_n_0
    SLICE_X5Y56          LUT6 (Prop_lut6_I0_O)        0.328    12.693 r  MINESWEEP/RANDOM/bomb1[3]_i_28/O
                         net (fo=1, routed)           0.403    13.096    MINESWEEP/RANDOM/bomb1[3]_i_28_n_0
    SLICE_X5Y56          LUT4 (Prop_lut4_I1_O)        0.124    13.220 r  MINESWEEP/RANDOM/bomb1[3]_i_11/O
                         net (fo=1, routed)           0.805    14.025    MINESWEEP/RANDOM/bomb1[3]_i_11_n_0
    SLICE_X3Y56          LUT5 (Prop_lut5_I1_O)        0.124    14.149 r  MINESWEEP/RANDOM/bomb1[3]_i_4/O
                         net (fo=4, routed)           0.439    14.588    MINESWEEP/RANDOM/bomb1[3]_i_4_n_0
    SLICE_X3Y57          LUT6 (Prop_lut6_I4_O)        0.124    14.712 r  MINESWEEP/RANDOM/bomb1[3]_i_1/O
                         net (fo=1, routed)           0.000    14.712    MINESWEEP/RANDOM/bomb1CollDet[3]
    SLICE_X3Y57          FDCE                                         r  MINESWEEP/RANDOM/bomb1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.508    14.849    MINESWEEP/RANDOM/clk_IBUF_BUFG
    SLICE_X3Y57          FDCE                                         r  MINESWEEP/RANDOM/bomb1_reg[3]/C
                         clock pessimism              0.272    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X3Y57          FDCE (Setup_fdce_C_D)        0.031    15.117    MINESWEEP/RANDOM/bomb1_reg[3]
  -------------------------------------------------------------------
                         required time                         15.117    
                         arrival time                         -14.712    
  -------------------------------------------------------------------
                         slack                                  0.404    

Slack (MET) :             0.516ns  (required time - arrival time)
  Source:                 MINESWEEP/RANDOM/bomb2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/RANDOM/bomb1_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.456ns  (logic 2.417ns (25.562%)  route 7.039ns (74.438%))
  Logic Levels:           10  (LUT2=1 LUT4=1 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.625     5.146    MINESWEEP/RANDOM/clk_IBUF_BUFG
    SLICE_X2Y58          FDCE                                         r  MINESWEEP/RANDOM/bomb2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y58          FDCE (Prop_fdce_C_Q)         0.518     5.664 f  MINESWEEP/RANDOM/bomb2_reg[2]/Q
                         net (fo=44, routed)          1.385     7.049    MINESWEEP/RANDOM/bomb2_reg__0[2]
    SLICE_X2Y58          LUT6 (Prop_lut6_I0_O)        0.124     7.173 r  MINESWEEP/RANDOM/bomb1[3]_i_60/O
                         net (fo=1, routed)           0.851     8.024    MINESWEEP/RANDOM/bomb1[3]_i_60_n_0
    SLICE_X2Y58          LUT6 (Prop_lut6_I1_O)        0.124     8.148 r  MINESWEEP/RANDOM/bomb1[3]_i_41/O
                         net (fo=7, routed)           0.444     8.593    MINESWEEP/RANDOM/bomb1[3]_i_41_n_0
    SLICE_X1Y57          LUT5 (Prop_lut5_I4_O)        0.119     8.712 r  MINESWEEP/RANDOM/bomb1[1]_i_7/O
                         net (fo=4, routed)           0.756     9.468    MINESWEEP/RANDOM/bomb1[1]_i_7_n_0
    SLICE_X0Y56          LUT2 (Prop_lut2_I0_O)        0.358     9.826 r  MINESWEEP/RANDOM/bomb1[1]_i_11/O
                         net (fo=3, routed)           0.452    10.278    MINESWEEP/RANDOM/bomb1[1]_i_11_n_0
    SLICE_X0Y55          LUT6 (Prop_lut6_I2_O)        0.326    10.604 r  MINESWEEP/RANDOM/bomb1[1]_i_5/O
                         net (fo=11, routed)          0.718    11.322    MINESWEEP/RANDOM/bomb1[1]_i_5_n_0
    SLICE_X2Y56          LUT5 (Prop_lut5_I0_O)        0.148    11.470 r  MINESWEEP/RANDOM/bomb1[1]_i_3/O
                         net (fo=7, routed)           0.895    12.365    MINESWEEP/RANDOM/bomb1[1]_i_3_n_0
    SLICE_X5Y56          LUT6 (Prop_lut6_I0_O)        0.328    12.693 r  MINESWEEP/RANDOM/bomb1[3]_i_28/O
                         net (fo=1, routed)           0.403    13.096    MINESWEEP/RANDOM/bomb1[3]_i_28_n_0
    SLICE_X5Y56          LUT4 (Prop_lut4_I1_O)        0.124    13.220 r  MINESWEEP/RANDOM/bomb1[3]_i_11/O
                         net (fo=1, routed)           0.805    14.025    MINESWEEP/RANDOM/bomb1[3]_i_11_n_0
    SLICE_X3Y56          LUT5 (Prop_lut5_I1_O)        0.124    14.149 r  MINESWEEP/RANDOM/bomb1[3]_i_4/O
                         net (fo=4, routed)           0.328    14.477    MINESWEEP/RANDOM/bomb1[3]_i_4_n_0
    SLICE_X3Y57          LUT6 (Prop_lut6_I4_O)        0.124    14.601 r  MINESWEEP/RANDOM/bomb1[0]_i_1/O
                         net (fo=1, routed)           0.000    14.601    MINESWEEP/RANDOM/bomb1CollDet[0]
    SLICE_X3Y57          FDCE                                         r  MINESWEEP/RANDOM/bomb1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.508    14.849    MINESWEEP/RANDOM/clk_IBUF_BUFG
    SLICE_X3Y57          FDCE                                         r  MINESWEEP/RANDOM/bomb1_reg[0]/C
                         clock pessimism              0.272    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X3Y57          FDCE (Setup_fdce_C_D)        0.032    15.118    MINESWEEP/RANDOM/bomb1_reg[0]
  -------------------------------------------------------------------
                         required time                         15.118    
                         arrival time                         -14.601    
  -------------------------------------------------------------------
                         slack                                  0.516    

Slack (MET) :             0.521ns  (required time - arrival time)
  Source:                 MINESWEEP/RANDOM/bomb2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/RANDOM/bomb1_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.447ns  (logic 2.417ns (25.583%)  route 7.030ns (74.416%))
  Logic Levels:           10  (LUT2=1 LUT4=1 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.625     5.146    MINESWEEP/RANDOM/clk_IBUF_BUFG
    SLICE_X2Y58          FDCE                                         r  MINESWEEP/RANDOM/bomb2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y58          FDCE (Prop_fdce_C_Q)         0.518     5.664 f  MINESWEEP/RANDOM/bomb2_reg[2]/Q
                         net (fo=44, routed)          1.385     7.049    MINESWEEP/RANDOM/bomb2_reg__0[2]
    SLICE_X2Y58          LUT6 (Prop_lut6_I0_O)        0.124     7.173 r  MINESWEEP/RANDOM/bomb1[3]_i_60/O
                         net (fo=1, routed)           0.851     8.024    MINESWEEP/RANDOM/bomb1[3]_i_60_n_0
    SLICE_X2Y58          LUT6 (Prop_lut6_I1_O)        0.124     8.148 r  MINESWEEP/RANDOM/bomb1[3]_i_41/O
                         net (fo=7, routed)           0.444     8.593    MINESWEEP/RANDOM/bomb1[3]_i_41_n_0
    SLICE_X1Y57          LUT5 (Prop_lut5_I4_O)        0.119     8.712 r  MINESWEEP/RANDOM/bomb1[1]_i_7/O
                         net (fo=4, routed)           0.756     9.468    MINESWEEP/RANDOM/bomb1[1]_i_7_n_0
    SLICE_X0Y56          LUT2 (Prop_lut2_I0_O)        0.358     9.826 r  MINESWEEP/RANDOM/bomb1[1]_i_11/O
                         net (fo=3, routed)           0.452    10.278    MINESWEEP/RANDOM/bomb1[1]_i_11_n_0
    SLICE_X0Y55          LUT6 (Prop_lut6_I2_O)        0.326    10.604 r  MINESWEEP/RANDOM/bomb1[1]_i_5/O
                         net (fo=11, routed)          0.718    11.322    MINESWEEP/RANDOM/bomb1[1]_i_5_n_0
    SLICE_X2Y56          LUT5 (Prop_lut5_I0_O)        0.148    11.470 r  MINESWEEP/RANDOM/bomb1[1]_i_3/O
                         net (fo=7, routed)           0.895    12.365    MINESWEEP/RANDOM/bomb1[1]_i_3_n_0
    SLICE_X5Y56          LUT6 (Prop_lut6_I0_O)        0.328    12.693 r  MINESWEEP/RANDOM/bomb1[3]_i_28/O
                         net (fo=1, routed)           0.403    13.096    MINESWEEP/RANDOM/bomb1[3]_i_28_n_0
    SLICE_X5Y56          LUT4 (Prop_lut4_I1_O)        0.124    13.220 r  MINESWEEP/RANDOM/bomb1[3]_i_11/O
                         net (fo=1, routed)           0.805    14.025    MINESWEEP/RANDOM/bomb1[3]_i_11_n_0
    SLICE_X3Y56          LUT5 (Prop_lut5_I1_O)        0.124    14.149 r  MINESWEEP/RANDOM/bomb1[3]_i_4/O
                         net (fo=4, routed)           0.320    14.469    MINESWEEP/RANDOM/bomb1[3]_i_4_n_0
    SLICE_X3Y57          LUT6 (Prop_lut6_I4_O)        0.124    14.593 r  MINESWEEP/RANDOM/bomb1[2]_i_1/O
                         net (fo=1, routed)           0.000    14.593    MINESWEEP/RANDOM/bomb1CollDet[2]
    SLICE_X3Y57          FDCE                                         r  MINESWEEP/RANDOM/bomb1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.508    14.849    MINESWEEP/RANDOM/clk_IBUF_BUFG
    SLICE_X3Y57          FDCE                                         r  MINESWEEP/RANDOM/bomb1_reg[2]/C
                         clock pessimism              0.272    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X3Y57          FDCE (Setup_fdce_C_D)        0.029    15.115    MINESWEEP/RANDOM/bomb1_reg[2]
  -------------------------------------------------------------------
                         required time                         15.115    
                         arrival time                         -14.593    
  -------------------------------------------------------------------
                         slack                                  0.521    

Slack (MET) :             1.153ns  (required time - arrival time)
  Source:                 MINESWEEP/RANDOM/bomb1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2Local_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.848ns  (logic 2.278ns (25.747%)  route 6.570ns (74.253%))
  Logic Levels:           10  (LUT3=1 LUT5=3 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.623     5.144    MINESWEEP/RANDOM/clk_IBUF_BUFG
    SLICE_X5Y56          FDCE                                         r  MINESWEEP/RANDOM/bomb1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y56          FDCE (Prop_fdce_C_Q)         0.456     5.600 r  MINESWEEP/RANDOM/bomb1_reg[1]/Q
                         net (fo=82, routed)          1.132     6.732    MINESWEEP/RANDOM/COLLISIONCHAIN/finalBombLocations_reg[7]_0[1]
    SLICE_X7Y59          LUT6 (Prop_lut6_I3_O)        0.124     6.856 f  MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2Local[2]_i_31/O
                         net (fo=1, routed)           0.590     7.446    MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2Local[2]_i_31_n_0
    SLICE_X4Y61          LUT6 (Prop_lut6_I4_O)        0.124     7.570 r  MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2Local[2]_i_19/O
                         net (fo=8, routed)           0.618     8.188    MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2Local[2]_i_19_n_0
    SLICE_X4Y59          LUT5 (Prop_lut5_I2_O)        0.150     8.338 r  MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2Local[3]_i_11/O
                         net (fo=5, routed)           0.616     8.954    MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2Local[3]_i_11_n_0
    SLICE_X4Y60          LUT5 (Prop_lut5_I4_O)        0.358     9.312 r  MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2Local[2]_i_23/O
                         net (fo=1, routed)           0.941    10.254    MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2Local[2]_i_23_n_0
    SLICE_X4Y60          LUT6 (Prop_lut6_I3_O)        0.332    10.586 r  MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2Local[2]_i_12/O
                         net (fo=6, routed)           1.061    11.646    MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2Local[2]_i_12_n_0
    SLICE_X6Y59          LUT3 (Prop_lut3_I1_O)        0.124    11.770 f  MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2Local[0]_i_3/O
                         net (fo=2, routed)           0.650    12.420    MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2Local[0]_i_3_n_0
    SLICE_X7Y60          LUT6 (Prop_lut6_I1_O)        0.124    12.544 f  MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2Local[2]_i_9/O
                         net (fo=1, routed)           0.433    12.977    MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2Local[2]_i_9_n_0
    SLICE_X7Y60          LUT6 (Prop_lut6_I4_O)        0.124    13.101 r  MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2Local[2]_i_3/O
                         net (fo=4, routed)           0.529    13.630    MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2Local[2]_i_3_n_0
    SLICE_X4Y61          LUT5 (Prop_lut5_I3_O)        0.124    13.754 r  MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2Local[3]_i_2/O
                         net (fo=1, routed)           0.000    13.754    MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2Local[3]_i_2_n_0
    SLICE_X4Y61          MUXF7 (Prop_muxf7_I0_O)      0.238    13.992 r  MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2Local_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    13.992    MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2CollDet[3]
    SLICE_X4Y61          FDCE                                         r  MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2Local_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.504    14.845    MINESWEEP/RANDOM/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X4Y61          FDCE                                         r  MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2Local_reg[3]/C
                         clock pessimism              0.271    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X4Y61          FDCE (Setup_fdce_C_D)        0.064    15.145    MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2Local_reg[3]
  -------------------------------------------------------------------
                         required time                         15.145    
                         arrival time                         -13.992    
  -------------------------------------------------------------------
                         slack                                  1.153    

Slack (MET) :             1.215ns  (required time - arrival time)
  Source:                 MINESWEEP/RANDOM/bomb2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2Local_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.756ns  (logic 2.120ns (24.213%)  route 6.636ns (75.787%))
  Logic Levels:           10  (LUT2=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.622     5.143    MINESWEEP/RANDOM/clk_IBUF_BUFG
    SLICE_X4Y57          FDCE                                         r  MINESWEEP/RANDOM/bomb2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y57          FDCE (Prop_fdce_C_Q)         0.456     5.599 r  MINESWEEP/RANDOM/bomb2_reg[0]/Q
                         net (fo=35, routed)          1.263     6.861    MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2Local_reg[4]_0[0]
    SLICE_X3Y61          LUT6 (Prop_lut6_I3_O)        0.124     6.985 f  MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2Local[1]_i_14/O
                         net (fo=1, routed)           0.797     7.783    MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2Local[1]_i_14_n_0
    SLICE_X3Y60          LUT6 (Prop_lut6_I4_O)        0.124     7.907 r  MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2Local[1]_i_8/O
                         net (fo=7, routed)           0.472     8.379    MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2Local[1]_i_8_n_0
    SLICE_X4Y61          LUT5 (Prop_lut5_I3_O)        0.118     8.497 f  MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2Local[3]_i_27/O
                         net (fo=3, routed)           0.580     9.077    MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2Local[3]_i_27_n_0
    SLICE_X7Y61          LUT2 (Prop_lut2_I1_O)        0.352     9.429 r  MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2Local[3]_i_17/O
                         net (fo=5, routed)           0.696    10.125    MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2Local[3]_i_17_n_0
    SLICE_X7Y61          LUT6 (Prop_lut6_I1_O)        0.326    10.451 r  MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2Local[2]_i_14/O
                         net (fo=5, routed)           0.473    10.924    MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2Local[2]_i_14_n_0
    SLICE_X7Y62          LUT5 (Prop_lut5_I3_O)        0.124    11.048 r  MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2Local[3]_i_24/O
                         net (fo=2, routed)           0.672    11.719    MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2Local[3]_i_24_n_0
    SLICE_X6Y62          LUT6 (Prop_lut6_I2_O)        0.124    11.843 r  MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2Local[3]_i_12/O
                         net (fo=1, routed)           0.834    12.677    MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2Local[3]_i_12_n_0
    SLICE_X6Y60          LUT6 (Prop_lut6_I2_O)        0.124    12.801 r  MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2Local[3]_i_5/O
                         net (fo=4, routed)           0.416    13.217    MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2Local[3]_i_5_n_0
    SLICE_X7Y59          LUT5 (Prop_lut5_I3_O)        0.124    13.341 r  MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2Local[2]_i_2/O
                         net (fo=1, routed)           0.433    13.774    MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2Local[2]_i_2_n_0
    SLICE_X7Y59          LUT6 (Prop_lut6_I0_O)        0.124    13.898 r  MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2Local[2]_i_1/O
                         net (fo=1, routed)           0.000    13.898    MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2CollDet[2]
    SLICE_X7Y59          FDCE                                         r  MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2Local_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.505    14.846    MINESWEEP/RANDOM/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X7Y59          FDCE                                         r  MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2Local_reg[2]/C
                         clock pessimism              0.271    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X7Y59          FDCE (Setup_fdce_C_D)        0.032    15.114    MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2Local_reg[2]
  -------------------------------------------------------------------
                         required time                         15.114    
                         arrival time                         -13.898    
  -------------------------------------------------------------------
                         slack                                  1.215    

Slack (MET) :             1.253ns  (required time - arrival time)
  Source:                 MINESWEEP/RANDOM/bomb1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/RANDOM/COLLISIONCHAIN/bomb3Local_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.684ns  (logic 1.926ns (22.180%)  route 6.758ns (77.820%))
  Logic Levels:           10  (LUT5=2 LUT6=8)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.625     5.146    MINESWEEP/RANDOM/clk_IBUF_BUFG
    SLICE_X3Y57          FDCE                                         r  MINESWEEP/RANDOM/bomb1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y57          FDCE (Prop_fdce_C_Q)         0.456     5.602 f  MINESWEEP/RANDOM/bomb1_reg[2]/Q
                         net (fo=83, routed)          1.170     6.772    MINESWEEP/RANDOM/COLLISIONCHAIN/finalBombLocations_reg[7]_0[2]
    SLICE_X7Y58          LUT6 (Prop_lut6_I1_O)        0.124     6.896 r  MINESWEEP/RANDOM/COLLISIONCHAIN/bomb3Local[3]_i_51/O
                         net (fo=1, routed)           0.263     7.159    MINESWEEP/RANDOM/COLLISIONCHAIN/bomb3Local[3]_i_51_n_0
    SLICE_X7Y58          LUT6 (Prop_lut6_I5_O)        0.124     7.283 r  MINESWEEP/RANDOM/COLLISIONCHAIN/bomb3Local[3]_i_27/O
                         net (fo=13, routed)          1.319     8.602    MINESWEEP/RANDOM/COLLISIONCHAIN/bomb3Local[3]_i_27_n_0
    SLICE_X8Y58          LUT5 (Prop_lut5_I1_O)        0.150     8.752 r  MINESWEEP/RANDOM/COLLISIONCHAIN/bomb3Local[3]_i_14/O
                         net (fo=5, routed)           0.603     9.355    MINESWEEP/RANDOM/COLLISIONCHAIN/bomb3Local[3]_i_14_n_0
    SLICE_X10Y57         LUT6 (Prop_lut6_I0_O)        0.328     9.683 f  MINESWEEP/RANDOM/COLLISIONCHAIN/bomb3Local[3]_i_44/O
                         net (fo=2, routed)           0.672    10.354    MINESWEEP/RANDOM/COLLISIONCHAIN/bomb3Local[3]_i_44_n_0
    SLICE_X10Y57         LUT6 (Prop_lut6_I4_O)        0.124    10.478 r  MINESWEEP/RANDOM/COLLISIONCHAIN/bomb3Local[3]_i_19/O
                         net (fo=2, routed)           0.574    11.052    MINESWEEP/RANDOM/COLLISIONCHAIN/bomb3Local[3]_i_19_n_0
    SLICE_X10Y55         LUT6 (Prop_lut6_I2_O)        0.124    11.176 r  MINESWEEP/RANDOM/COLLISIONCHAIN/bomb3Local[3]_i_5/O
                         net (fo=3, routed)           0.815    11.991    MINESWEEP/RANDOM/COLLISIONCHAIN/bomb3Local[3]_i_5_n_0
    SLICE_X10Y55         LUT6 (Prop_lut6_I0_O)        0.124    12.115 f  MINESWEEP/RANDOM/COLLISIONCHAIN/bomb3Local[3]_i_39/O
                         net (fo=1, routed)           0.664    12.779    MINESWEEP/RANDOM/COLLISIONCHAIN/bomb3Local[3]_i_39_n_0
    SLICE_X9Y55          LUT6 (Prop_lut6_I1_O)        0.124    12.903 r  MINESWEEP/RANDOM/COLLISIONCHAIN/bomb3Local[3]_i_16/O
                         net (fo=4, routed)           0.397    13.300    MINESWEEP/RANDOM/COLLISIONCHAIN/bomb3Local[3]_i_16_n_0
    SLICE_X8Y55          LUT6 (Prop_lut6_I5_O)        0.124    13.424 r  MINESWEEP/RANDOM/COLLISIONCHAIN/bomb3Local[3]_i_4/O
                         net (fo=1, routed)           0.282    13.706    MINESWEEP/RANDOM/COLLISIONCHAIN/bomb3Local[3]_i_4_n_0
    SLICE_X8Y55          LUT5 (Prop_lut5_I2_O)        0.124    13.830 r  MINESWEEP/RANDOM/COLLISIONCHAIN/bomb3Local[3]_i_1/O
                         net (fo=1, routed)           0.000    13.830    MINESWEEP/RANDOM/COLLISIONCHAIN/bomb3CollDet[3]
    SLICE_X8Y55          FDCE                                         r  MINESWEEP/RANDOM/COLLISIONCHAIN/bomb3Local_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.440    14.781    MINESWEEP/RANDOM/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X8Y55          FDCE                                         r  MINESWEEP/RANDOM/COLLISIONCHAIN/bomb3Local_reg[3]/C
                         clock pessimism              0.258    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X8Y55          FDCE (Setup_fdce_C_D)        0.079    15.083    MINESWEEP/RANDOM/COLLISIONCHAIN/bomb3Local_reg[3]
  -------------------------------------------------------------------
                         required time                         15.083    
                         arrival time                         -13.830    
  -------------------------------------------------------------------
                         slack                                  1.253    

Slack (MET) :             1.260ns  (required time - arrival time)
  Source:                 MINESWEEP/RANDOM/bomb1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2Local_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.754ns  (logic 2.040ns (23.303%)  route 6.714ns (76.697%))
  Logic Levels:           9  (LUT3=1 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.623     5.144    MINESWEEP/RANDOM/clk_IBUF_BUFG
    SLICE_X5Y56          FDCE                                         r  MINESWEEP/RANDOM/bomb1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y56          FDCE (Prop_fdce_C_Q)         0.456     5.600 r  MINESWEEP/RANDOM/bomb1_reg[1]/Q
                         net (fo=82, routed)          1.132     6.732    MINESWEEP/RANDOM/COLLISIONCHAIN/finalBombLocations_reg[7]_0[1]
    SLICE_X7Y59          LUT6 (Prop_lut6_I3_O)        0.124     6.856 f  MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2Local[2]_i_31/O
                         net (fo=1, routed)           0.590     7.446    MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2Local[2]_i_31_n_0
    SLICE_X4Y61          LUT6 (Prop_lut6_I4_O)        0.124     7.570 r  MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2Local[2]_i_19/O
                         net (fo=8, routed)           0.618     8.188    MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2Local[2]_i_19_n_0
    SLICE_X4Y59          LUT5 (Prop_lut5_I2_O)        0.150     8.338 r  MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2Local[3]_i_11/O
                         net (fo=5, routed)           0.616     8.954    MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2Local[3]_i_11_n_0
    SLICE_X4Y60          LUT5 (Prop_lut5_I4_O)        0.358     9.312 r  MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2Local[2]_i_23/O
                         net (fo=1, routed)           0.941    10.254    MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2Local[2]_i_23_n_0
    SLICE_X4Y60          LUT6 (Prop_lut6_I3_O)        0.332    10.586 r  MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2Local[2]_i_12/O
                         net (fo=6, routed)           1.061    11.646    MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2Local[2]_i_12_n_0
    SLICE_X6Y59          LUT3 (Prop_lut3_I1_O)        0.124    11.770 f  MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2Local[0]_i_3/O
                         net (fo=2, routed)           0.650    12.420    MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2Local[0]_i_3_n_0
    SLICE_X7Y60          LUT6 (Prop_lut6_I1_O)        0.124    12.544 f  MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2Local[2]_i_9/O
                         net (fo=1, routed)           0.433    12.977    MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2Local[2]_i_9_n_0
    SLICE_X7Y60          LUT6 (Prop_lut6_I4_O)        0.124    13.101 r  MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2Local[2]_i_3/O
                         net (fo=4, routed)           0.674    13.774    MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2Local[2]_i_3_n_0
    SLICE_X6Y60          LUT5 (Prop_lut5_I3_O)        0.124    13.898 r  MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2Local[1]_i_1/O
                         net (fo=1, routed)           0.000    13.898    MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2CollDet[1]
    SLICE_X6Y60          FDCE                                         r  MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2Local_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.505    14.846    MINESWEEP/RANDOM/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X6Y60          FDCE                                         r  MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2Local_reg[1]/C
                         clock pessimism              0.271    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X6Y60          FDCE (Setup_fdce_C_D)        0.077    15.159    MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2Local_reg[1]
  -------------------------------------------------------------------
                         required time                         15.159    
                         arrival time                         -13.898    
  -------------------------------------------------------------------
                         slack                                  1.260    

Slack (MET) :             1.319ns  (required time - arrival time)
  Source:                 MINESWEEP/RANDOM/bomb2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2Local_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.700ns  (logic 2.120ns (24.367%)  route 6.580ns (75.633%))
  Logic Levels:           10  (LUT2=1 LUT5=4 LUT6=5)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.622     5.143    MINESWEEP/RANDOM/clk_IBUF_BUFG
    SLICE_X4Y57          FDCE                                         r  MINESWEEP/RANDOM/bomb2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y57          FDCE (Prop_fdce_C_Q)         0.456     5.599 r  MINESWEEP/RANDOM/bomb2_reg[0]/Q
                         net (fo=35, routed)          1.263     6.861    MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2Local_reg[4]_0[0]
    SLICE_X3Y61          LUT6 (Prop_lut6_I3_O)        0.124     6.985 f  MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2Local[1]_i_14/O
                         net (fo=1, routed)           0.797     7.783    MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2Local[1]_i_14_n_0
    SLICE_X3Y60          LUT6 (Prop_lut6_I4_O)        0.124     7.907 r  MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2Local[1]_i_8/O
                         net (fo=7, routed)           0.472     8.379    MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2Local[1]_i_8_n_0
    SLICE_X4Y61          LUT5 (Prop_lut5_I3_O)        0.118     8.497 f  MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2Local[3]_i_27/O
                         net (fo=3, routed)           0.580     9.077    MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2Local[3]_i_27_n_0
    SLICE_X7Y61          LUT2 (Prop_lut2_I1_O)        0.352     9.429 r  MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2Local[3]_i_17/O
                         net (fo=5, routed)           0.696    10.125    MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2Local[3]_i_17_n_0
    SLICE_X7Y61          LUT6 (Prop_lut6_I1_O)        0.326    10.451 r  MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2Local[2]_i_14/O
                         net (fo=5, routed)           0.473    10.924    MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2Local[2]_i_14_n_0
    SLICE_X7Y62          LUT5 (Prop_lut5_I3_O)        0.124    11.048 r  MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2Local[3]_i_24/O
                         net (fo=2, routed)           0.672    11.719    MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2Local[3]_i_24_n_0
    SLICE_X6Y62          LUT6 (Prop_lut6_I2_O)        0.124    11.843 r  MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2Local[3]_i_12/O
                         net (fo=1, routed)           0.834    12.677    MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2Local[3]_i_12_n_0
    SLICE_X6Y60          LUT6 (Prop_lut6_I2_O)        0.124    12.801 r  MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2Local[3]_i_5/O
                         net (fo=4, routed)           0.499    13.300    MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2Local[3]_i_5_n_0
    SLICE_X5Y60          LUT5 (Prop_lut5_I3_O)        0.124    13.424 r  MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2Local[0]_i_2/O
                         net (fo=1, routed)           0.295    13.719    MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2Local[0]_i_2_n_0
    SLICE_X6Y60          LUT5 (Prop_lut5_I0_O)        0.124    13.843 r  MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2Local[0]_i_1/O
                         net (fo=1, routed)           0.000    13.843    MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2CollDet[0]
    SLICE_X6Y60          FDCE                                         r  MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2Local_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.505    14.846    MINESWEEP/RANDOM/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X6Y60          FDCE                                         r  MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2Local_reg[0]/C
                         clock pessimism              0.271    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X6Y60          FDCE (Setup_fdce_C_D)        0.081    15.163    MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2Local_reg[0]
  -------------------------------------------------------------------
                         required time                         15.163    
                         arrival time                         -13.843    
  -------------------------------------------------------------------
                         slack                                  1.319    

Slack (MET) :             1.415ns  (required time - arrival time)
  Source:                 MINESWEEP/RANDOM/bomb1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/RANDOM/COLLISIONCHAIN/bomb3Local_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.555ns  (logic 2.016ns (23.565%)  route 6.539ns (76.435%))
  Logic Levels:           10  (LUT5=1 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.625     5.146    MINESWEEP/RANDOM/clk_IBUF_BUFG
    SLICE_X3Y57          FDCE                                         r  MINESWEEP/RANDOM/bomb1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y57          FDCE (Prop_fdce_C_Q)         0.456     5.602 f  MINESWEEP/RANDOM/bomb1_reg[2]/Q
                         net (fo=83, routed)          1.170     6.772    MINESWEEP/RANDOM/COLLISIONCHAIN/finalBombLocations_reg[7]_0[2]
    SLICE_X7Y58          LUT6 (Prop_lut6_I1_O)        0.124     6.896 r  MINESWEEP/RANDOM/COLLISIONCHAIN/bomb3Local[3]_i_51/O
                         net (fo=1, routed)           0.263     7.159    MINESWEEP/RANDOM/COLLISIONCHAIN/bomb3Local[3]_i_51_n_0
    SLICE_X7Y58          LUT6 (Prop_lut6_I5_O)        0.124     7.283 r  MINESWEEP/RANDOM/COLLISIONCHAIN/bomb3Local[3]_i_27/O
                         net (fo=13, routed)          1.319     8.602    MINESWEEP/RANDOM/COLLISIONCHAIN/bomb3Local[3]_i_27_n_0
    SLICE_X8Y58          LUT5 (Prop_lut5_I1_O)        0.150     8.752 r  MINESWEEP/RANDOM/COLLISIONCHAIN/bomb3Local[3]_i_14/O
                         net (fo=5, routed)           0.603     9.355    MINESWEEP/RANDOM/COLLISIONCHAIN/bomb3Local[3]_i_14_n_0
    SLICE_X10Y57         LUT6 (Prop_lut6_I0_O)        0.328     9.683 f  MINESWEEP/RANDOM/COLLISIONCHAIN/bomb3Local[3]_i_44/O
                         net (fo=2, routed)           0.672    10.354    MINESWEEP/RANDOM/COLLISIONCHAIN/bomb3Local[3]_i_44_n_0
    SLICE_X10Y57         LUT6 (Prop_lut6_I4_O)        0.124    10.478 r  MINESWEEP/RANDOM/COLLISIONCHAIN/bomb3Local[3]_i_19/O
                         net (fo=2, routed)           0.574    11.052    MINESWEEP/RANDOM/COLLISIONCHAIN/bomb3Local[3]_i_19_n_0
    SLICE_X10Y55         LUT6 (Prop_lut6_I2_O)        0.124    11.176 r  MINESWEEP/RANDOM/COLLISIONCHAIN/bomb3Local[3]_i_5/O
                         net (fo=3, routed)           0.815    11.991    MINESWEEP/RANDOM/COLLISIONCHAIN/bomb3Local[3]_i_5_n_0
    SLICE_X10Y55         LUT6 (Prop_lut6_I0_O)        0.124    12.115 f  MINESWEEP/RANDOM/COLLISIONCHAIN/bomb3Local[3]_i_39/O
                         net (fo=1, routed)           0.664    12.779    MINESWEEP/RANDOM/COLLISIONCHAIN/bomb3Local[3]_i_39_n_0
    SLICE_X9Y55          LUT6 (Prop_lut6_I1_O)        0.124    12.903 r  MINESWEEP/RANDOM/COLLISIONCHAIN/bomb3Local[3]_i_16/O
                         net (fo=4, routed)           0.460    13.363    MINESWEEP/RANDOM/COLLISIONCHAIN/bomb3Local[3]_i_16_n_0
    SLICE_X8Y55          LUT6 (Prop_lut6_I5_O)        0.124    13.487 r  MINESWEEP/RANDOM/COLLISIONCHAIN/bomb3Local[0]_i_3/O
                         net (fo=1, routed)           0.000    13.487    MINESWEEP/RANDOM/COLLISIONCHAIN/bomb3Local[0]_i_3_n_0
    SLICE_X8Y55          MUXF7 (Prop_muxf7_I1_O)      0.214    13.701 r  MINESWEEP/RANDOM/COLLISIONCHAIN/bomb3Local_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    13.701    MINESWEEP/RANDOM/COLLISIONCHAIN/bomb3CollDet[0]
    SLICE_X8Y55          FDCE                                         r  MINESWEEP/RANDOM/COLLISIONCHAIN/bomb3Local_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.440    14.781    MINESWEEP/RANDOM/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X8Y55          FDCE                                         r  MINESWEEP/RANDOM/COLLISIONCHAIN/bomb3Local_reg[0]/C
                         clock pessimism              0.258    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X8Y55          FDCE (Setup_fdce_C_D)        0.113    15.117    MINESWEEP/RANDOM/COLLISIONCHAIN/bomb3Local_reg[0]
  -------------------------------------------------------------------
                         required time                         15.117    
                         arrival time                         -13.701    
  -------------------------------------------------------------------
                         slack                                  1.415    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 MINESWEEP/RANDOM/COLLISIONCHAIN/finalBombLocations_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/RANDOM/bombLocation_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (55.923%)  route 0.111ns (44.077%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.565     1.448    MINESWEEP/RANDOM/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X9Y52          FDCE                                         r  MINESWEEP/RANDOM/COLLISIONCHAIN/finalBombLocations_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y52          FDCE (Prop_fdce_C_Q)         0.141     1.589 r  MINESWEEP/RANDOM/COLLISIONCHAIN/finalBombLocations_reg[3]/Q
                         net (fo=1, routed)           0.111     1.700    MINESWEEP/RANDOM/finalBombLocations[3]
    SLICE_X10Y52         FDCE                                         r  MINESWEEP/RANDOM/bombLocation_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.834     1.962    MINESWEEP/RANDOM/clk_IBUF_BUFG
    SLICE_X10Y52         FDCE                                         r  MINESWEEP/RANDOM/bombLocation_reg[3]/C
                         clock pessimism             -0.478     1.484    
    SLICE_X10Y52         FDCE (Hold_fdce_C_D)         0.076     1.560    MINESWEEP/RANDOM/bombLocation_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.700    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 MINESWEEP/RANDOM/COLLISIONCHAIN/finalBombLocations_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/RANDOM/bombLocation_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.499%)  route 0.113ns (44.501%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.564     1.447    MINESWEEP/RANDOM/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X9Y53          FDCE                                         r  MINESWEEP/RANDOM/COLLISIONCHAIN/finalBombLocations_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y53          FDCE (Prop_fdce_C_Q)         0.141     1.588 r  MINESWEEP/RANDOM/COLLISIONCHAIN/finalBombLocations_reg[6]/Q
                         net (fo=1, routed)           0.113     1.701    MINESWEEP/RANDOM/finalBombLocations[6]
    SLICE_X10Y52         FDCE                                         r  MINESWEEP/RANDOM/bombLocation_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.834     1.962    MINESWEEP/RANDOM/clk_IBUF_BUFG
    SLICE_X10Y52         FDCE                                         r  MINESWEEP/RANDOM/bombLocation_reg[6]/C
                         clock pessimism             -0.478     1.484    
    SLICE_X10Y52         FDCE (Hold_fdce_C_D)         0.053     1.537    MINESWEEP/RANDOM/bombLocation_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.701    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 MINESWEEP/RANDOM/bombLocation_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/TILEDRIVE/tiles_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.565     1.448    MINESWEEP/RANDOM/clk_IBUF_BUFG
    SLICE_X11Y52         FDCE                                         r  MINESWEEP/RANDOM/bombLocation_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y52         FDCE (Prop_fdce_C_Q)         0.141     1.589 r  MINESWEEP/RANDOM/bombLocation_reg[0]/Q
                         net (fo=1, routed)           0.110     1.699    MINESWEEP/TILEDRIVE/D[0]
    SLICE_X11Y51         FDCE                                         r  MINESWEEP/TILEDRIVE/tiles_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.834     1.962    MINESWEEP/TILEDRIVE/clk_IBUF_BUFG
    SLICE_X11Y51         FDCE                                         r  MINESWEEP/TILEDRIVE/tiles_reg[0]/C
                         clock pessimism             -0.498     1.464    
    SLICE_X11Y51         FDCE (Hold_fdce_C_D)         0.070     1.534    MINESWEEP/TILEDRIVE/tiles_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.534    
                         arrival time                           1.699    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 MINESWEEP/RANDOM/bombLocation_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/TILEDRIVE/tiles_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.565     1.448    MINESWEEP/RANDOM/clk_IBUF_BUFG
    SLICE_X11Y52         FDCE                                         r  MINESWEEP/RANDOM/bombLocation_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y52         FDCE (Prop_fdce_C_Q)         0.141     1.589 r  MINESWEEP/RANDOM/bombLocation_reg[11]/Q
                         net (fo=1, routed)           0.110     1.699    MINESWEEP/TILEDRIVE/D[11]
    SLICE_X11Y51         FDCE                                         r  MINESWEEP/TILEDRIVE/tiles_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.834     1.962    MINESWEEP/TILEDRIVE/clk_IBUF_BUFG
    SLICE_X11Y51         FDCE                                         r  MINESWEEP/TILEDRIVE/tiles_reg[11]/C
                         clock pessimism             -0.498     1.464    
    SLICE_X11Y51         FDCE (Hold_fdce_C_D)         0.070     1.534    MINESWEEP/TILEDRIVE/tiles_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.534    
                         arrival time                           1.699    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 MINESWEEP/RANDOM/bombLocation_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/TILEDRIVE/tiles_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.565     1.448    MINESWEEP/RANDOM/clk_IBUF_BUFG
    SLICE_X11Y52         FDCE                                         r  MINESWEEP/RANDOM/bombLocation_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y52         FDCE (Prop_fdce_C_Q)         0.141     1.589 r  MINESWEEP/RANDOM/bombLocation_reg[10]/Q
                         net (fo=1, routed)           0.110     1.699    MINESWEEP/TILEDRIVE/D[10]
    SLICE_X11Y51         FDCE                                         r  MINESWEEP/TILEDRIVE/tiles_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.834     1.962    MINESWEEP/TILEDRIVE/clk_IBUF_BUFG
    SLICE_X11Y51         FDCE                                         r  MINESWEEP/TILEDRIVE/tiles_reg[10]/C
                         clock pessimism             -0.498     1.464    
    SLICE_X11Y51         FDCE (Hold_fdce_C_D)         0.066     1.530    MINESWEEP/TILEDRIVE/tiles_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.530    
                         arrival time                           1.699    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 MINESWEEP/RANDOM/bombLocation_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/TILEDRIVE/tiles_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.670%)  route 0.116ns (41.330%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.565     1.448    MINESWEEP/RANDOM/clk_IBUF_BUFG
    SLICE_X10Y52         FDCE                                         r  MINESWEEP/RANDOM/bombLocation_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y52         FDCE (Prop_fdce_C_Q)         0.164     1.612 r  MINESWEEP/RANDOM/bombLocation_reg[4]/Q
                         net (fo=1, routed)           0.116     1.728    MINESWEEP/TILEDRIVE/D[4]
    SLICE_X8Y52          FDCE                                         r  MINESWEEP/TILEDRIVE/tiles_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.834     1.962    MINESWEEP/TILEDRIVE/clk_IBUF_BUFG
    SLICE_X8Y52          FDCE                                         r  MINESWEEP/TILEDRIVE/tiles_reg[4]/C
                         clock pessimism             -0.478     1.484    
    SLICE_X8Y52          FDCE (Hold_fdce_C_D)         0.063     1.547    MINESWEEP/TILEDRIVE/tiles_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.728    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 MINESWEEP/RANDOM/bombLocation_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/TILEDRIVE/tiles_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.164ns (58.465%)  route 0.117ns (41.535%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.565     1.448    MINESWEEP/RANDOM/clk_IBUF_BUFG
    SLICE_X10Y52         FDCE                                         r  MINESWEEP/RANDOM/bombLocation_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y52         FDCE (Prop_fdce_C_Q)         0.164     1.612 r  MINESWEEP/RANDOM/bombLocation_reg[1]/Q
                         net (fo=1, routed)           0.117     1.729    MINESWEEP/TILEDRIVE/D[1]
    SLICE_X8Y52          FDCE                                         r  MINESWEEP/TILEDRIVE/tiles_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.834     1.962    MINESWEEP/TILEDRIVE/clk_IBUF_BUFG
    SLICE_X8Y52          FDCE                                         r  MINESWEEP/TILEDRIVE/tiles_reg[1]/C
                         clock pessimism             -0.478     1.484    
    SLICE_X8Y52          FDCE (Hold_fdce_C_D)         0.060     1.544    MINESWEEP/TILEDRIVE/tiles_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.729    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 MINESWEEP/RANDOM/COLLISIONCHAIN/finalBombLocations_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/RANDOM/bombLocation_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.564     1.447    MINESWEEP/RANDOM/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X10Y53         FDCE                                         r  MINESWEEP/RANDOM/COLLISIONCHAIN/finalBombLocations_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y53         FDCE (Prop_fdce_C_Q)         0.164     1.611 r  MINESWEEP/RANDOM/COLLISIONCHAIN/finalBombLocations_reg[14]/Q
                         net (fo=1, routed)           0.110     1.721    MINESWEEP/RANDOM/finalBombLocations[14]
    SLICE_X11Y52         FDCE                                         r  MINESWEEP/RANDOM/bombLocation_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.834     1.962    MINESWEEP/RANDOM/clk_IBUF_BUFG
    SLICE_X11Y52         FDCE                                         r  MINESWEEP/RANDOM/bombLocation_reg[14]/C
                         clock pessimism             -0.498     1.464    
    SLICE_X11Y52         FDCE (Hold_fdce_C_D)         0.071     1.535    MINESWEEP/RANDOM/bombLocation_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.535    
                         arrival time                           1.721    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 MINESWEEP/RANDOM/COLLISIONCHAIN/finalBombLocations_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/RANDOM/bombLocation_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.164ns (58.730%)  route 0.115ns (41.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.564     1.447    MINESWEEP/RANDOM/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X10Y54         FDCE                                         r  MINESWEEP/RANDOM/COLLISIONCHAIN/finalBombLocations_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y54         FDCE (Prop_fdce_C_Q)         0.164     1.611 r  MINESWEEP/RANDOM/COLLISIONCHAIN/finalBombLocations_reg[15]/Q
                         net (fo=1, routed)           0.115     1.726    MINESWEEP/RANDOM/finalBombLocations[15]
    SLICE_X11Y52         FDCE                                         r  MINESWEEP/RANDOM/bombLocation_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.834     1.962    MINESWEEP/RANDOM/clk_IBUF_BUFG
    SLICE_X11Y52         FDCE                                         r  MINESWEEP/RANDOM/bombLocation_reg[15]/C
                         clock pessimism             -0.498     1.464    
    SLICE_X11Y52         FDCE (Hold_fdce_C_D)         0.076     1.540    MINESWEEP/RANDOM/bombLocation_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           1.726    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 MINESWEEP/RANDOM/bombLocation_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/TILEDRIVE/tiles_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.839%)  route 0.119ns (48.161%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.565     1.448    MINESWEEP/RANDOM/clk_IBUF_BUFG
    SLICE_X11Y52         FDCE                                         r  MINESWEEP/RANDOM/bombLocation_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y52         FDCE (Prop_fdce_C_Q)         0.128     1.576 r  MINESWEEP/RANDOM/bombLocation_reg[7]/Q
                         net (fo=1, routed)           0.119     1.695    MINESWEEP/TILEDRIVE/D[7]
    SLICE_X9Y52          FDCE                                         r  MINESWEEP/TILEDRIVE/tiles_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.834     1.962    MINESWEEP/TILEDRIVE/clk_IBUF_BUFG
    SLICE_X9Y52          FDCE                                         r  MINESWEEP/TILEDRIVE/tiles_reg[7]/C
                         clock pessimism             -0.478     1.484    
    SLICE_X9Y52          FDCE (Hold_fdce_C_D)         0.022     1.506    MINESWEEP/TILEDRIVE/tiles_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.506    
                         arrival time                           1.695    
  -------------------------------------------------------------------
                         slack                                  0.189    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X9Y49    MINESWEEP/FSM_sequential_currState_reg[0]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X9Y49    MINESWEEP/FSM_sequential_currState_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X10Y47   MINESWEEP/MOVE_SYNC[0].SYNC.syncChain_reg[2]_MINESWEEP_MOVE_SYNC_c_1/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X11Y48   MINESWEEP/MOVE_SYNC[0].SYNC.syncChain_reg[3]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X10Y47   MINESWEEP/MOVE_SYNC[10].SYNC.syncChain_reg[2]_MINESWEEP_MOVE_SYNC_c_1/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X10Y46   MINESWEEP/MOVE_SYNC[10].SYNC.syncChain_reg[3]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X6Y48    MINESWEEP/MOVE_SYNC[11].SYNC.syncChain_reg[2]_MINESWEEP_MOVE_SYNC_c_1/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X10Y46   MINESWEEP/MOVE_SYNC[11].SYNC.syncChain_reg[3]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X10Y47   MINESWEEP/MOVE_SYNC[12].SYNC.syncChain_reg[2]_MINESWEEP_MOVE_SYNC_c_1/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y47   MINESWEEP/MOVE_SYNC[0].SYNC.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC_c_0/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y47   MINESWEEP/MOVE_SYNC[0].SYNC.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC_c_0/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y47   MINESWEEP/MOVE_SYNC[10].SYNC.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC_c_0/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y47   MINESWEEP/MOVE_SYNC[10].SYNC.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC_c_0/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y48    MINESWEEP/MOVE_SYNC[11].SYNC.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC_c_0/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y48    MINESWEEP/MOVE_SYNC[11].SYNC.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC_c_0/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y47   MINESWEEP/MOVE_SYNC[12].SYNC.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC_c_0/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y47   MINESWEEP/MOVE_SYNC[12].SYNC.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC_c_0/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y48    MINESWEEP/MOVE_SYNC[13].SYNC.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC_c_0/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y48    MINESWEEP/MOVE_SYNC[13].SYNC.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC_c_0/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y47   MINESWEEP/MOVE_SYNC[0].SYNC.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC_c_0/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y47   MINESWEEP/MOVE_SYNC[0].SYNC.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC_c_0/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y47   MINESWEEP/MOVE_SYNC[10].SYNC.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC_c_0/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y47   MINESWEEP/MOVE_SYNC[10].SYNC.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC_c_0/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y48    MINESWEEP/MOVE_SYNC[11].SYNC.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC_c_0/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y48    MINESWEEP/MOVE_SYNC[11].SYNC.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC_c_0/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y47   MINESWEEP/MOVE_SYNC[12].SYNC.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC_c_0/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y47   MINESWEEP/MOVE_SYNC[12].SYNC.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC_c_0/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y48    MINESWEEP/MOVE_SYNC[13].SYNC.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC_c_0/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y48    MINESWEEP/MOVE_SYNC[13].SYNC.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC_c_0/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            32 Endpoints
Min Delay            32 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MINESWEEP/TILEDRIVE/tiles_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.262ns  (logic 4.115ns (49.809%)  route 4.147ns (50.191%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.557     5.078    MINESWEEP/TILEDRIVE/clk_IBUF_BUFG
    SLICE_X11Y54         FDCE                                         r  MINESWEEP/TILEDRIVE/tiles_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y54         FDCE (Prop_fdce_C_Q)         0.419     5.497 r  MINESWEEP/TILEDRIVE/tiles_reg[15]/Q
                         net (fo=1, routed)           4.147     9.644    led_OBUF[15]
    L1                   OBUF (Prop_obuf_I_O)         3.696    13.340 r  led_OBUF[15]_inst/O
                         net (fo=0)                   0.000    13.340    led[15]
    L1                                                                r  led[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/TILEDRIVE/tiles_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.876ns  (logic 4.095ns (51.990%)  route 3.781ns (48.010%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.558     5.079    MINESWEEP/TILEDRIVE/clk_IBUF_BUFG
    SLICE_X9Y52          FDCE                                         r  MINESWEEP/TILEDRIVE/tiles_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y52          FDCE (Prop_fdce_C_Q)         0.419     5.498 r  MINESWEEP/TILEDRIVE/tiles_reg[7]/Q
                         net (fo=1, routed)           3.781     9.279    led_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         3.676    12.955 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000    12.955    led[7]
    V14                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/TILEDRIVE/tiles_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.849ns  (logic 4.112ns (52.393%)  route 3.736ns (47.607%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.557     5.078    MINESWEEP/TILEDRIVE/clk_IBUF_BUFG
    SLICE_X11Y53         FDCE                                         r  MINESWEEP/TILEDRIVE/tiles_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y53         FDCE (Prop_fdce_C_Q)         0.419     5.497 r  MINESWEEP/TILEDRIVE/tiles_reg[12]/Q
                         net (fo=1, routed)           3.736     9.233    led_OBUF[12]
    P3                   OBUF (Prop_obuf_I_O)         3.693    12.926 r  led_OBUF[12]_inst/O
                         net (fo=0)                   0.000    12.926    led[12]
    P3                                                                r  led[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/TILEDRIVE/tiles_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.773ns  (logic 4.022ns (51.743%)  route 3.751ns (48.257%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.558     5.079    MINESWEEP/TILEDRIVE/clk_IBUF_BUFG
    SLICE_X10Y51         FDCE                                         r  MINESWEEP/TILEDRIVE/tiles_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y51         FDCE (Prop_fdce_C_Q)         0.518     5.597 r  MINESWEEP/TILEDRIVE/tiles_reg[8]/Q
                         net (fo=1, routed)           3.751     9.348    led_OBUF[8]
    V13                  OBUF (Prop_obuf_I_O)         3.504    12.852 r  led_OBUF[8]_inst/O
                         net (fo=0)                   0.000    12.852    led[8]
    V13                                                               r  led[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/TILEDRIVE/tiles_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.707ns  (logic 3.963ns (51.428%)  route 3.743ns (48.572%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.556     5.077    MINESWEEP/TILEDRIVE/clk_IBUF_BUFG
    SLICE_X11Y57         FDCE                                         r  MINESWEEP/TILEDRIVE/tiles_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y57         FDCE (Prop_fdce_C_Q)         0.456     5.533 r  MINESWEEP/TILEDRIVE/tiles_reg[13]/Q
                         net (fo=1, routed)           3.743     9.276    led_OBUF[13]
    N3                   OBUF (Prop_obuf_I_O)         3.507    12.783 r  led_OBUF[13]_inst/O
                         net (fo=0)                   0.000    12.783    led[13]
    N3                                                                r  led[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/TILEDRIVE/tiles_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.686ns  (logic 4.024ns (52.358%)  route 3.662ns (47.642%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.558     5.079    MINESWEEP/TILEDRIVE/clk_IBUF_BUFG
    SLICE_X10Y51         FDCE                                         r  MINESWEEP/TILEDRIVE/tiles_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y51         FDCE (Prop_fdce_C_Q)         0.518     5.597 r  MINESWEEP/TILEDRIVE/tiles_reg[6]/Q
                         net (fo=1, routed)           3.662     9.259    led_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         3.506    12.765 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000    12.765    led[6]
    U14                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/TILEDRIVE/tiles_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.670ns  (logic 3.960ns (51.627%)  route 3.710ns (48.373%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.558     5.079    MINESWEEP/TILEDRIVE/clk_IBUF_BUFG
    SLICE_X11Y51         FDCE                                         r  MINESWEEP/TILEDRIVE/tiles_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y51         FDCE (Prop_fdce_C_Q)         0.456     5.535 r  MINESWEEP/TILEDRIVE/tiles_reg[11]/Q
                         net (fo=1, routed)           3.710     9.245    led_OBUF[11]
    U3                   OBUF (Prop_obuf_I_O)         3.504    12.749 r  led_OBUF[11]_inst/O
                         net (fo=0)                   0.000    12.749    led[11]
    U3                                                                r  led[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/TILEDRIVE/tiles_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.669ns  (logic 4.032ns (52.578%)  route 3.637ns (47.422%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.558     5.079    MINESWEEP/TILEDRIVE/clk_IBUF_BUFG
    SLICE_X10Y51         FDCE                                         r  MINESWEEP/TILEDRIVE/tiles_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y51         FDCE (Prop_fdce_C_Q)         0.518     5.597 r  MINESWEEP/TILEDRIVE/tiles_reg[5]/Q
                         net (fo=1, routed)           3.637     9.234    led_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         3.514    12.748 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.748    led[5]
    U15                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/TILEDRIVE/tiles_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.487ns  (logic 3.981ns (53.175%)  route 3.506ns (46.825%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.558     5.079    MINESWEEP/TILEDRIVE/clk_IBUF_BUFG
    SLICE_X11Y51         FDCE                                         r  MINESWEEP/TILEDRIVE/tiles_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y51         FDCE (Prop_fdce_C_Q)         0.456     5.535 r  MINESWEEP/TILEDRIVE/tiles_reg[10]/Q
                         net (fo=1, routed)           3.506     9.041    led_OBUF[10]
    W3                   OBUF (Prop_obuf_I_O)         3.525    12.566 r  led_OBUF[10]_inst/O
                         net (fo=0)                   0.000    12.566    led[10]
    W3                                                                r  led[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/TILEDRIVE/tiles_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.325ns  (logic 3.971ns (54.216%)  route 3.354ns (45.784%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.555     5.076    MINESWEEP/TILEDRIVE/clk_IBUF_BUFG
    SLICE_X11Y59         FDCE                                         r  MINESWEEP/TILEDRIVE/tiles_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y59         FDCE (Prop_fdce_C_Q)         0.456     5.532 r  MINESWEEP/TILEDRIVE/tiles_reg[14]/Q
                         net (fo=1, routed)           3.354     8.886    led_OBUF[14]
    P1                   OBUF (Prop_obuf_I_O)         3.515    12.401 r  led_OBUF[14]_inst/O
                         net (fo=0)                   0.000    12.401    led[14]
    P1                                                                r  led[14] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MINESWEEP/MOVE_SYNC[3].SYNC.syncChain_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/MOVE_FSM.moveTraker_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.459ns  (logic 0.229ns (49.896%)  route 0.230ns (50.104%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.567     1.450    MINESWEEP/clk_IBUF_BUFG
    SLICE_X11Y48         FDCE                                         r  MINESWEEP/MOVE_SYNC[3].SYNC.syncChain_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y48         FDCE (Prop_fdce_C_Q)         0.128     1.578 r  MINESWEEP/MOVE_SYNC[3].SYNC.syncChain_reg[3]/Q
                         net (fo=4, routed)           0.116     1.694    MINESWEEP/MOVE_SYNC[3].playerMoveSynch_reg
    SLICE_X11Y48         LUT3 (Prop_lut3_I0_O)        0.101     1.795 r  MINESWEEP/MOVE_FSM.moveTraker_reg[3]_i_1/O
                         net (fo=1, routed)           0.114     1.909    MINESWEEP/MOVE_FSM.moveTraker_reg[3]_i_1_n_0
    SLICE_X10Y49         LDCE                                         r  MINESWEEP/MOVE_FSM.moveTraker_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/MOVE_SYNC[8].SYNC.syncChain_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/MOVE_FSM.moveTraker_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.478ns  (logic 0.209ns (43.768%)  route 0.269ns (56.232%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.566     1.449    MINESWEEP/clk_IBUF_BUFG
    SLICE_X10Y46         FDCE                                         r  MINESWEEP/MOVE_SYNC[8].SYNC.syncChain_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y46         FDCE (Prop_fdce_C_Q)         0.164     1.613 r  MINESWEEP/MOVE_SYNC[8].SYNC.syncChain_reg[3]/Q
                         net (fo=4, routed)           0.159     1.773    MINESWEEP/MOVE_SYNC[8].playerMoveSynch_reg
    SLICE_X11Y46         LUT3 (Prop_lut3_I0_O)        0.045     1.818 r  MINESWEEP/MOVE_FSM.moveTraker_reg[8]_i_1/O
                         net (fo=1, routed)           0.109     1.927    MINESWEEP/MOVE_FSM.moveTraker_reg[8]_i_1_n_0
    SLICE_X11Y45         LDCE                                         r  MINESWEEP/MOVE_FSM.moveTraker_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/FSM_sequential_currState_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/MOVE_FSM.moveTraker_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.494ns  (logic 0.186ns (37.669%)  route 0.308ns (62.331%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.567     1.450    MINESWEEP/clk_IBUF_BUFG
    SLICE_X9Y49          FDCE                                         r  MINESWEEP/FSM_sequential_currState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y49          FDCE (Prop_fdce_C_Q)         0.141     1.591 r  MINESWEEP/FSM_sequential_currState_reg[0]/Q
                         net (fo=39, routed)          0.308     1.899    MINESWEEP/currState[0]
    SLICE_X8Y50          LUT3 (Prop_lut3_I2_O)        0.045     1.944 r  MINESWEEP/MOVE_FSM.moveTraker_reg[15]_i_1/O
                         net (fo=1, routed)           0.000     1.944    MINESWEEP/MOVE_FSM.moveTraker_reg[15]_i_1_n_0
    SLICE_X8Y50          LDCE                                         r  MINESWEEP/MOVE_FSM.moveTraker_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/MOVE_SYNC[11].SYNC.syncChain_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/MOVE_FSM.moveTraker_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.501ns  (logic 0.246ns (49.063%)  route 0.255ns (50.937%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.566     1.449    MINESWEEP/clk_IBUF_BUFG
    SLICE_X10Y46         FDCE                                         r  MINESWEEP/MOVE_SYNC[11].SYNC.syncChain_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y46         FDCE (Prop_fdce_C_Q)         0.148     1.597 r  MINESWEEP/MOVE_SYNC[11].SYNC.syncChain_reg[3]/Q
                         net (fo=4, routed)           0.255     1.853    MINESWEEP/MOVE_SYNC[11].playerMoveSynch_reg
    SLICE_X10Y48         LUT3 (Prop_lut3_I0_O)        0.098     1.951 r  MINESWEEP/MOVE_FSM.moveTraker_reg[11]_i_1/O
                         net (fo=1, routed)           0.000     1.951    MINESWEEP/MOVE_FSM.moveTraker_reg[11]_i_1_n_0
    SLICE_X10Y48         LDCE                                         r  MINESWEEP/MOVE_FSM.moveTraker_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/MOVE_SYNC[5].SYNC.syncChain_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/MOVE_FSM.moveTraker_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.502ns  (logic 0.228ns (45.461%)  route 0.274ns (54.539%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.593     1.476    MINESWEEP/clk_IBUF_BUFG
    SLICE_X7Y46          FDCE                                         r  MINESWEEP/MOVE_SYNC[5].SYNC.syncChain_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y46          FDCE (Prop_fdce_C_Q)         0.128     1.604 r  MINESWEEP/MOVE_SYNC[5].SYNC.syncChain_reg[3]/Q
                         net (fo=4, routed)           0.274     1.878    MINESWEEP/MOVE_SYNC[5].playerMoveSynch_reg
    SLICE_X7Y48          LUT3 (Prop_lut3_I0_O)        0.100     1.978 r  MINESWEEP/MOVE_FSM.moveTraker_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     1.978    MINESWEEP/MOVE_FSM.moveTraker_reg[5]_i_1_n_0
    SLICE_X7Y48          LDCE                                         r  MINESWEEP/MOVE_FSM.moveTraker_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/MOVE_SYNC[2].SYNC.syncChain_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/MOVE_FSM.moveTraker_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.535ns  (logic 0.186ns (34.758%)  route 0.349ns (65.242%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.567     1.450    MINESWEEP/clk_IBUF_BUFG
    SLICE_X11Y48         FDCE                                         r  MINESWEEP/MOVE_SYNC[2].SYNC.syncChain_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y48         FDCE (Prop_fdce_C_Q)         0.141     1.591 r  MINESWEEP/MOVE_SYNC[2].SYNC.syncChain_reg[3]/Q
                         net (fo=4, routed)           0.240     1.831    MINESWEEP/MOVE_SYNC[2].playerMoveSynch_reg
    SLICE_X11Y48         LUT3 (Prop_lut3_I0_O)        0.045     1.876 r  MINESWEEP/MOVE_FSM.moveTraker_reg[2]_i_1/O
                         net (fo=1, routed)           0.109     1.985    MINESWEEP/MOVE_FSM.moveTraker_reg[2]_i_1_n_0
    SLICE_X11Y47         LDCE                                         r  MINESWEEP/MOVE_FSM.moveTraker_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/FSM_sequential_currState_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/MOVE_FSM.moveTraker_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.541ns  (logic 0.189ns (34.933%)  route 0.352ns (65.067%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.567     1.450    MINESWEEP/clk_IBUF_BUFG
    SLICE_X9Y49          FDCE                                         r  MINESWEEP/FSM_sequential_currState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y49          FDCE (Prop_fdce_C_Q)         0.141     1.591 r  MINESWEEP/FSM_sequential_currState_reg[0]/Q
                         net (fo=39, routed)          0.352     1.943    MINESWEEP/currState[0]
    SLICE_X7Y47          LUT3 (Prop_lut3_I2_O)        0.048     1.991 r  MINESWEEP/MOVE_FSM.moveTraker_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     1.991    MINESWEEP/MOVE_FSM.moveTraker_reg[7]_i_1_n_0
    SLICE_X7Y47          LDCE                                         r  MINESWEEP/MOVE_FSM.moveTraker_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/MOVE_SYNC[4].SYNC.syncChain_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/MOVE_FSM.moveTraker_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.523ns  (logic 0.186ns (35.590%)  route 0.337ns (64.410%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.593     1.476    MINESWEEP/clk_IBUF_BUFG
    SLICE_X7Y46          FDCE                                         r  MINESWEEP/MOVE_SYNC[4].SYNC.syncChain_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y46          FDCE (Prop_fdce_C_Q)         0.141     1.617 r  MINESWEEP/MOVE_SYNC[4].SYNC.syncChain_reg[3]/Q
                         net (fo=4, routed)           0.227     1.845    MINESWEEP/MOVE_SYNC[4].playerMoveSynch_reg
    SLICE_X7Y48          LUT3 (Prop_lut3_I0_O)        0.045     1.890 r  MINESWEEP/MOVE_FSM.moveTraker_reg[4]_i_1/O
                         net (fo=1, routed)           0.109     1.999    MINESWEEP/MOVE_FSM.moveTraker_reg[4]_i_1_n_0
    SLICE_X6Y47          LDCE                                         r  MINESWEEP/MOVE_FSM.moveTraker_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/MOVE_SYNC[9].SYNC.syncChain_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/MOVE_FSM.moveTraker_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.573ns  (logic 0.246ns (42.946%)  route 0.327ns (57.054%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.566     1.449    MINESWEEP/clk_IBUF_BUFG
    SLICE_X10Y46         FDCE                                         r  MINESWEEP/MOVE_SYNC[9].SYNC.syncChain_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y46         FDCE (Prop_fdce_C_Q)         0.148     1.597 r  MINESWEEP/MOVE_SYNC[9].SYNC.syncChain_reg[3]/Q
                         net (fo=4, routed)           0.327     1.924    MINESWEEP/MOVE_SYNC[9].playerMoveSynch_reg
    SLICE_X11Y46         LUT3 (Prop_lut3_I0_O)        0.098     2.022 r  MINESWEEP/MOVE_FSM.moveTraker_reg[9]_i_1/O
                         net (fo=1, routed)           0.000     2.022    MINESWEEP/MOVE_FSM.moveTraker_reg[9]_i_1_n_0
    SLICE_X11Y46         LDCE                                         r  MINESWEEP/MOVE_FSM.moveTraker_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/MOVE_SYNC[6].SYNC.syncChain_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/MOVE_FSM.moveTraker_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.583ns  (logic 0.186ns (31.923%)  route 0.397ns (68.077%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.593     1.476    MINESWEEP/clk_IBUF_BUFG
    SLICE_X7Y46          FDCE                                         r  MINESWEEP/MOVE_SYNC[6].SYNC.syncChain_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y46          FDCE (Prop_fdce_C_Q)         0.141     1.617 r  MINESWEEP/MOVE_SYNC[6].SYNC.syncChain_reg[3]/Q
                         net (fo=4, routed)           0.244     1.862    MINESWEEP/MOVE_SYNC[6].playerMoveSynch_reg
    SLICE_X7Y47          LUT3 (Prop_lut3_I0_O)        0.045     1.907 r  MINESWEEP/MOVE_FSM.moveTraker_reg[6]_i_1/O
                         net (fo=1, routed)           0.152     2.059    MINESWEEP/MOVE_FSM.moveTraker_reg[6]_i_1_n_0
    SLICE_X5Y47          LDCE                                         r  MINESWEEP/MOVE_FSM.moveTraker_reg[6]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           131 Endpoints
Min Delay           131 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            MINESWEEP/FSM_sequential_currState_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.022ns  (logic 2.070ns (25.802%)  route 5.952ns (74.198%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        4.792ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 f  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    W14                  IBUF (Prop_ibuf_I_O)         1.450     1.450 f  sw_IBUF[6]_inst/O
                         net (fo=4, routed)           3.580     5.030    MINESWEEP/sw_IBUF[6]
    SLICE_X10Y48         LUT4 (Prop_lut4_I1_O)        0.124     5.154 f  MINESWEEP/FSM_sequential_currState[0]_i_9/O
                         net (fo=1, routed)           0.282     5.436    MINESWEEP/FSM_sequential_currState[0]_i_9_n_0
    SLICE_X10Y48         LUT5 (Prop_lut5_I4_O)        0.124     5.560 f  MINESWEEP/FSM_sequential_currState[0]_i_8/O
                         net (fo=1, routed)           0.813     6.373    MINESWEEP/FSM_sequential_currState[0]_i_8_n_0
    SLICE_X9Y48          LUT6 (Prop_lut6_I5_O)        0.124     6.497 f  MINESWEEP/FSM_sequential_currState[0]_i_4/O
                         net (fo=1, routed)           0.807     7.304    MINESWEEP/FSM_sequential_currState[0]_i_4_n_0
    SLICE_X9Y49          LUT6 (Prop_lut6_I4_O)        0.124     7.428 r  MINESWEEP/FSM_sequential_currState[0]_i_2/O
                         net (fo=1, routed)           0.469     7.898    MINESWEEP/FSM_sequential_currState[0]_i_2_n_0
    SLICE_X9Y49          LUT5 (Prop_lut5_I0_O)        0.124     8.022 r  MINESWEEP/FSM_sequential_currState[0]_i_1/O
                         net (fo=1, routed)           0.000     8.022    MINESWEEP/nextState[0]
    SLICE_X9Y49          FDCE                                         r  MINESWEEP/FSM_sequential_currState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.451     4.792    MINESWEEP/clk_IBUF_BUFG
    SLICE_X9Y49          FDCE                                         r  MINESWEEP/FSM_sequential_currState_reg[0]/C

Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            MINESWEEP/RANDOM/bombLocation_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.706ns  (logic 2.471ns (32.061%)  route 5.236ns (67.939%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        4.783ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    W14                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  sw_IBUF[6]_inst/O
                         net (fo=4, routed)           3.546     4.995    MINESWEEP/sw_IBUF[6]
    SLICE_X8Y47          LUT6 (Prop_lut6_I3_O)        0.124     5.119 r  MINESWEEP/nextState2_carry_i_2/O
                         net (fo=1, routed)           0.000     5.119    MINESWEEP/nextState2_carry_i_2_n_0
    SLICE_X8Y47          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     5.499 r  MINESWEEP/nextState2_carry/CO[3]
                         net (fo=1, routed)           0.000     5.499    MINESWEEP/nextState2_carry_n_0
    SLICE_X8Y48          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.656 f  MINESWEEP/nextState2_carry__0/CO[1]
                         net (fo=4, routed)           0.859     6.516    MINESWEEP/RANDOM/bombLocation_reg[0]_0[0]
    SLICE_X9Y49          LUT4 (Prop_lut4_I1_O)        0.360     6.876 r  MINESWEEP/RANDOM/bombLocation[15]_i_1/O
                         net (fo=16, routed)          0.831     7.706    MINESWEEP/RANDOM/moveDet
    SLICE_X11Y52         FDCE                                         r  MINESWEEP/RANDOM/bombLocation_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.442     4.783    MINESWEEP/RANDOM/clk_IBUF_BUFG
    SLICE_X11Y52         FDCE                                         r  MINESWEEP/RANDOM/bombLocation_reg[0]/C

Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            MINESWEEP/RANDOM/bombLocation_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.706ns  (logic 2.471ns (32.061%)  route 5.236ns (67.939%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        4.783ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    W14                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  sw_IBUF[6]_inst/O
                         net (fo=4, routed)           3.546     4.995    MINESWEEP/sw_IBUF[6]
    SLICE_X8Y47          LUT6 (Prop_lut6_I3_O)        0.124     5.119 r  MINESWEEP/nextState2_carry_i_2/O
                         net (fo=1, routed)           0.000     5.119    MINESWEEP/nextState2_carry_i_2_n_0
    SLICE_X8Y47          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     5.499 r  MINESWEEP/nextState2_carry/CO[3]
                         net (fo=1, routed)           0.000     5.499    MINESWEEP/nextState2_carry_n_0
    SLICE_X8Y48          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.656 f  MINESWEEP/nextState2_carry__0/CO[1]
                         net (fo=4, routed)           0.859     6.516    MINESWEEP/RANDOM/bombLocation_reg[0]_0[0]
    SLICE_X9Y49          LUT4 (Prop_lut4_I1_O)        0.360     6.876 r  MINESWEEP/RANDOM/bombLocation[15]_i_1/O
                         net (fo=16, routed)          0.831     7.706    MINESWEEP/RANDOM/moveDet
    SLICE_X11Y52         FDCE                                         r  MINESWEEP/RANDOM/bombLocation_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.442     4.783    MINESWEEP/RANDOM/clk_IBUF_BUFG
    SLICE_X11Y52         FDCE                                         r  MINESWEEP/RANDOM/bombLocation_reg[10]/C

Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            MINESWEEP/RANDOM/bombLocation_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.706ns  (logic 2.471ns (32.061%)  route 5.236ns (67.939%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        4.783ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    W14                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  sw_IBUF[6]_inst/O
                         net (fo=4, routed)           3.546     4.995    MINESWEEP/sw_IBUF[6]
    SLICE_X8Y47          LUT6 (Prop_lut6_I3_O)        0.124     5.119 r  MINESWEEP/nextState2_carry_i_2/O
                         net (fo=1, routed)           0.000     5.119    MINESWEEP/nextState2_carry_i_2_n_0
    SLICE_X8Y47          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     5.499 r  MINESWEEP/nextState2_carry/CO[3]
                         net (fo=1, routed)           0.000     5.499    MINESWEEP/nextState2_carry_n_0
    SLICE_X8Y48          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.656 f  MINESWEEP/nextState2_carry__0/CO[1]
                         net (fo=4, routed)           0.859     6.516    MINESWEEP/RANDOM/bombLocation_reg[0]_0[0]
    SLICE_X9Y49          LUT4 (Prop_lut4_I1_O)        0.360     6.876 r  MINESWEEP/RANDOM/bombLocation[15]_i_1/O
                         net (fo=16, routed)          0.831     7.706    MINESWEEP/RANDOM/moveDet
    SLICE_X11Y52         FDCE                                         r  MINESWEEP/RANDOM/bombLocation_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.442     4.783    MINESWEEP/RANDOM/clk_IBUF_BUFG
    SLICE_X11Y52         FDCE                                         r  MINESWEEP/RANDOM/bombLocation_reg[11]/C

Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            MINESWEEP/RANDOM/bombLocation_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.706ns  (logic 2.471ns (32.061%)  route 5.236ns (67.939%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        4.783ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    W14                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  sw_IBUF[6]_inst/O
                         net (fo=4, routed)           3.546     4.995    MINESWEEP/sw_IBUF[6]
    SLICE_X8Y47          LUT6 (Prop_lut6_I3_O)        0.124     5.119 r  MINESWEEP/nextState2_carry_i_2/O
                         net (fo=1, routed)           0.000     5.119    MINESWEEP/nextState2_carry_i_2_n_0
    SLICE_X8Y47          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     5.499 r  MINESWEEP/nextState2_carry/CO[3]
                         net (fo=1, routed)           0.000     5.499    MINESWEEP/nextState2_carry_n_0
    SLICE_X8Y48          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.656 f  MINESWEEP/nextState2_carry__0/CO[1]
                         net (fo=4, routed)           0.859     6.516    MINESWEEP/RANDOM/bombLocation_reg[0]_0[0]
    SLICE_X9Y49          LUT4 (Prop_lut4_I1_O)        0.360     6.876 r  MINESWEEP/RANDOM/bombLocation[15]_i_1/O
                         net (fo=16, routed)          0.831     7.706    MINESWEEP/RANDOM/moveDet
    SLICE_X11Y52         FDCE                                         r  MINESWEEP/RANDOM/bombLocation_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.442     4.783    MINESWEEP/RANDOM/clk_IBUF_BUFG
    SLICE_X11Y52         FDCE                                         r  MINESWEEP/RANDOM/bombLocation_reg[12]/C

Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            MINESWEEP/RANDOM/bombLocation_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.706ns  (logic 2.471ns (32.061%)  route 5.236ns (67.939%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        4.783ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    W14                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  sw_IBUF[6]_inst/O
                         net (fo=4, routed)           3.546     4.995    MINESWEEP/sw_IBUF[6]
    SLICE_X8Y47          LUT6 (Prop_lut6_I3_O)        0.124     5.119 r  MINESWEEP/nextState2_carry_i_2/O
                         net (fo=1, routed)           0.000     5.119    MINESWEEP/nextState2_carry_i_2_n_0
    SLICE_X8Y47          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     5.499 r  MINESWEEP/nextState2_carry/CO[3]
                         net (fo=1, routed)           0.000     5.499    MINESWEEP/nextState2_carry_n_0
    SLICE_X8Y48          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.656 f  MINESWEEP/nextState2_carry__0/CO[1]
                         net (fo=4, routed)           0.859     6.516    MINESWEEP/RANDOM/bombLocation_reg[0]_0[0]
    SLICE_X9Y49          LUT4 (Prop_lut4_I1_O)        0.360     6.876 r  MINESWEEP/RANDOM/bombLocation[15]_i_1/O
                         net (fo=16, routed)          0.831     7.706    MINESWEEP/RANDOM/moveDet
    SLICE_X11Y52         FDCE                                         r  MINESWEEP/RANDOM/bombLocation_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.442     4.783    MINESWEEP/RANDOM/clk_IBUF_BUFG
    SLICE_X11Y52         FDCE                                         r  MINESWEEP/RANDOM/bombLocation_reg[13]/C

Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            MINESWEEP/RANDOM/bombLocation_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.706ns  (logic 2.471ns (32.061%)  route 5.236ns (67.939%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        4.783ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    W14                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  sw_IBUF[6]_inst/O
                         net (fo=4, routed)           3.546     4.995    MINESWEEP/sw_IBUF[6]
    SLICE_X8Y47          LUT6 (Prop_lut6_I3_O)        0.124     5.119 r  MINESWEEP/nextState2_carry_i_2/O
                         net (fo=1, routed)           0.000     5.119    MINESWEEP/nextState2_carry_i_2_n_0
    SLICE_X8Y47          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     5.499 r  MINESWEEP/nextState2_carry/CO[3]
                         net (fo=1, routed)           0.000     5.499    MINESWEEP/nextState2_carry_n_0
    SLICE_X8Y48          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.656 f  MINESWEEP/nextState2_carry__0/CO[1]
                         net (fo=4, routed)           0.859     6.516    MINESWEEP/RANDOM/bombLocation_reg[0]_0[0]
    SLICE_X9Y49          LUT4 (Prop_lut4_I1_O)        0.360     6.876 r  MINESWEEP/RANDOM/bombLocation[15]_i_1/O
                         net (fo=16, routed)          0.831     7.706    MINESWEEP/RANDOM/moveDet
    SLICE_X11Y52         FDCE                                         r  MINESWEEP/RANDOM/bombLocation_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.442     4.783    MINESWEEP/RANDOM/clk_IBUF_BUFG
    SLICE_X11Y52         FDCE                                         r  MINESWEEP/RANDOM/bombLocation_reg[14]/C

Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            MINESWEEP/RANDOM/bombLocation_reg[15]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.706ns  (logic 2.471ns (32.061%)  route 5.236ns (67.939%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        4.783ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    W14                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  sw_IBUF[6]_inst/O
                         net (fo=4, routed)           3.546     4.995    MINESWEEP/sw_IBUF[6]
    SLICE_X8Y47          LUT6 (Prop_lut6_I3_O)        0.124     5.119 r  MINESWEEP/nextState2_carry_i_2/O
                         net (fo=1, routed)           0.000     5.119    MINESWEEP/nextState2_carry_i_2_n_0
    SLICE_X8Y47          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     5.499 r  MINESWEEP/nextState2_carry/CO[3]
                         net (fo=1, routed)           0.000     5.499    MINESWEEP/nextState2_carry_n_0
    SLICE_X8Y48          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.656 f  MINESWEEP/nextState2_carry__0/CO[1]
                         net (fo=4, routed)           0.859     6.516    MINESWEEP/RANDOM/bombLocation_reg[0]_0[0]
    SLICE_X9Y49          LUT4 (Prop_lut4_I1_O)        0.360     6.876 r  MINESWEEP/RANDOM/bombLocation[15]_i_1/O
                         net (fo=16, routed)          0.831     7.706    MINESWEEP/RANDOM/moveDet
    SLICE_X11Y52         FDCE                                         r  MINESWEEP/RANDOM/bombLocation_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.442     4.783    MINESWEEP/RANDOM/clk_IBUF_BUFG
    SLICE_X11Y52         FDCE                                         r  MINESWEEP/RANDOM/bombLocation_reg[15]/C

Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            MINESWEEP/RANDOM/bombLocation_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.706ns  (logic 2.471ns (32.061%)  route 5.236ns (67.939%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        4.783ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    W14                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  sw_IBUF[6]_inst/O
                         net (fo=4, routed)           3.546     4.995    MINESWEEP/sw_IBUF[6]
    SLICE_X8Y47          LUT6 (Prop_lut6_I3_O)        0.124     5.119 r  MINESWEEP/nextState2_carry_i_2/O
                         net (fo=1, routed)           0.000     5.119    MINESWEEP/nextState2_carry_i_2_n_0
    SLICE_X8Y47          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     5.499 r  MINESWEEP/nextState2_carry/CO[3]
                         net (fo=1, routed)           0.000     5.499    MINESWEEP/nextState2_carry_n_0
    SLICE_X8Y48          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.656 f  MINESWEEP/nextState2_carry__0/CO[1]
                         net (fo=4, routed)           0.859     6.516    MINESWEEP/RANDOM/bombLocation_reg[0]_0[0]
    SLICE_X9Y49          LUT4 (Prop_lut4_I1_O)        0.360     6.876 r  MINESWEEP/RANDOM/bombLocation[15]_i_1/O
                         net (fo=16, routed)          0.831     7.706    MINESWEEP/RANDOM/moveDet
    SLICE_X11Y52         FDCE                                         r  MINESWEEP/RANDOM/bombLocation_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.442     4.783    MINESWEEP/RANDOM/clk_IBUF_BUFG
    SLICE_X11Y52         FDCE                                         r  MINESWEEP/RANDOM/bombLocation_reg[7]/C

Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            MINESWEEP/RANDOM/bombLocation_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.517ns  (logic 2.471ns (32.868%)  route 5.046ns (67.132%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        4.783ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    W14                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  sw_IBUF[6]_inst/O
                         net (fo=4, routed)           3.546     4.995    MINESWEEP/sw_IBUF[6]
    SLICE_X8Y47          LUT6 (Prop_lut6_I3_O)        0.124     5.119 r  MINESWEEP/nextState2_carry_i_2/O
                         net (fo=1, routed)           0.000     5.119    MINESWEEP/nextState2_carry_i_2_n_0
    SLICE_X8Y47          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     5.499 r  MINESWEEP/nextState2_carry/CO[3]
                         net (fo=1, routed)           0.000     5.499    MINESWEEP/nextState2_carry_n_0
    SLICE_X8Y48          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.656 f  MINESWEEP/nextState2_carry__0/CO[1]
                         net (fo=4, routed)           0.859     6.516    MINESWEEP/RANDOM/bombLocation_reg[0]_0[0]
    SLICE_X9Y49          LUT4 (Prop_lut4_I1_O)        0.360     6.876 r  MINESWEEP/RANDOM/bombLocation[15]_i_1/O
                         net (fo=16, routed)          0.641     7.517    MINESWEEP/RANDOM/moveDet
    SLICE_X10Y52         FDCE                                         r  MINESWEEP/RANDOM/bombLocation_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.442     4.783    MINESWEEP/RANDOM/clk_IBUF_BUFG
    SLICE_X10Y52         FDCE                                         r  MINESWEEP/RANDOM/bombLocation_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MINESWEEP/MOVE_FSM.moveTraker_reg[10]/G
                            (positive level-sensitive latch)
  Destination:            MINESWEEP/FSM_sequential_currState_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.843ns  (logic 0.472ns (56.002%)  route 0.371ns (43.998%))
  Logic Levels:           5  (CARRY4=2 LDCE=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y47          LDCE                         0.000     0.000 r  MINESWEEP/MOVE_FSM.moveTraker_reg[10]/G
    SLICE_X9Y47          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  MINESWEEP/MOVE_FSM.moveTraker_reg[10]/Q
                         net (fo=3, routed)           0.076     0.234    MINESWEEP/p_0_in25_in
    SLICE_X8Y47          LUT6 (Prop_lut6_I0_O)        0.045     0.279 r  MINESWEEP/nextState2_carry_i_1/O
                         net (fo=1, routed)           0.000     0.279    MINESWEEP/nextState2_carry_i_1_n_0
    SLICE_X8Y47          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     0.388 r  MINESWEEP/nextState2_carry/CO[3]
                         net (fo=1, routed)           0.000     0.388    MINESWEEP/nextState2_carry_n_0
    SLICE_X8Y48          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     0.433 f  MINESWEEP/nextState2_carry__0/CO[1]
                         net (fo=4, routed)           0.294     0.728    MINESWEEP/nextState2
    SLICE_X9Y49          LUT4 (Prop_lut4_I2_O)        0.115     0.843 r  MINESWEEP/FSM_sequential_currState[1]_i_1/O
                         net (fo=1, routed)           0.000     0.843    MINESWEEP/nextState[1]
    SLICE_X9Y49          FDCE                                         r  MINESWEEP/FSM_sequential_currState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.837     1.964    MINESWEEP/clk_IBUF_BUFG
    SLICE_X9Y49          FDCE                                         r  MINESWEEP/FSM_sequential_currState_reg[1]/C

Slack:                    inf
  Source:                 MINESWEEP/MOVE_FSM.moveTraker_reg[10]/G
                            (positive level-sensitive latch)
  Destination:            MINESWEEP/FSM_sequential_currState_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.844ns  (logic 0.473ns (56.054%)  route 0.371ns (43.946%))
  Logic Levels:           5  (CARRY4=2 LDCE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y47          LDCE                         0.000     0.000 r  MINESWEEP/MOVE_FSM.moveTraker_reg[10]/G
    SLICE_X9Y47          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  MINESWEEP/MOVE_FSM.moveTraker_reg[10]/Q
                         net (fo=3, routed)           0.076     0.234    MINESWEEP/p_0_in25_in
    SLICE_X8Y47          LUT6 (Prop_lut6_I0_O)        0.045     0.279 r  MINESWEEP/nextState2_carry_i_1/O
                         net (fo=1, routed)           0.000     0.279    MINESWEEP/nextState2_carry_i_1_n_0
    SLICE_X8Y47          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     0.388 r  MINESWEEP/nextState2_carry/CO[3]
                         net (fo=1, routed)           0.000     0.388    MINESWEEP/nextState2_carry_n_0
    SLICE_X8Y48          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     0.433 r  MINESWEEP/nextState2_carry__0/CO[1]
                         net (fo=4, routed)           0.294     0.728    MINESWEEP/nextState2
    SLICE_X9Y49          LUT5 (Prop_lut5_I3_O)        0.116     0.844 r  MINESWEEP/FSM_sequential_currState[0]_i_1/O
                         net (fo=1, routed)           0.000     0.844    MINESWEEP/nextState[0]
    SLICE_X9Y49          FDCE                                         r  MINESWEEP/FSM_sequential_currState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.837     1.964    MINESWEEP/clk_IBUF_BUFG
    SLICE_X9Y49          FDCE                                         r  MINESWEEP/FSM_sequential_currState_reg[0]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            MINESWEEP/MOVE_SYNC[4].SYNC.syncChain_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.936ns  (logic 0.222ns (23.712%)  route 0.714ns (76.288%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  btnU_IBUF_inst/O
                         net (fo=97, routed)          0.714     0.936    MINESWEEP/btnU_IBUF
    SLICE_X7Y46          FDCE                                         f  MINESWEEP/MOVE_SYNC[4].SYNC.syncChain_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.864     1.991    MINESWEEP/clk_IBUF_BUFG
    SLICE_X7Y46          FDCE                                         r  MINESWEEP/MOVE_SYNC[4].SYNC.syncChain_reg[3]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            MINESWEEP/MOVE_SYNC[5].SYNC.syncChain_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.936ns  (logic 0.222ns (23.712%)  route 0.714ns (76.288%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  btnU_IBUF_inst/O
                         net (fo=97, routed)          0.714     0.936    MINESWEEP/btnU_IBUF
    SLICE_X7Y46          FDCE                                         f  MINESWEEP/MOVE_SYNC[5].SYNC.syncChain_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.864     1.991    MINESWEEP/clk_IBUF_BUFG
    SLICE_X7Y46          FDCE                                         r  MINESWEEP/MOVE_SYNC[5].SYNC.syncChain_reg[3]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            MINESWEEP/MOVE_SYNC[6].SYNC.syncChain_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.936ns  (logic 0.222ns (23.712%)  route 0.714ns (76.288%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  btnU_IBUF_inst/O
                         net (fo=97, routed)          0.714     0.936    MINESWEEP/btnU_IBUF
    SLICE_X7Y46          FDCE                                         f  MINESWEEP/MOVE_SYNC[6].SYNC.syncChain_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.864     1.991    MINESWEEP/clk_IBUF_BUFG
    SLICE_X7Y46          FDCE                                         r  MINESWEEP/MOVE_SYNC[6].SYNC.syncChain_reg[3]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            MINESWEEP/MOVE_SYNC[7].SYNC.syncChain_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.936ns  (logic 0.222ns (23.712%)  route 0.714ns (76.288%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  btnU_IBUF_inst/O
                         net (fo=97, routed)          0.714     0.936    MINESWEEP/btnU_IBUF
    SLICE_X7Y46          FDCE                                         f  MINESWEEP/MOVE_SYNC[7].SYNC.syncChain_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.864     1.991    MINESWEEP/clk_IBUF_BUFG
    SLICE_X7Y46          FDCE                                         r  MINESWEEP/MOVE_SYNC[7].SYNC.syncChain_reg[3]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            MINESWEEP/MOVE_SYNC_c/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.936ns  (logic 0.222ns (23.712%)  route 0.714ns (76.288%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  btnU_IBUF_inst/O
                         net (fo=97, routed)          0.714     0.936    MINESWEEP/btnU_IBUF
    SLICE_X7Y46          FDCE                                         f  MINESWEEP/MOVE_SYNC_c/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.864     1.991    MINESWEEP/clk_IBUF_BUFG
    SLICE_X7Y46          FDCE                                         r  MINESWEEP/MOVE_SYNC_c/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            MINESWEEP/MOVE_SYNC_c_0/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.936ns  (logic 0.222ns (23.712%)  route 0.714ns (76.288%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  btnU_IBUF_inst/O
                         net (fo=97, routed)          0.714     0.936    MINESWEEP/btnU_IBUF
    SLICE_X7Y46          FDCE                                         f  MINESWEEP/MOVE_SYNC_c_0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.864     1.991    MINESWEEP/clk_IBUF_BUFG
    SLICE_X7Y46          FDCE                                         r  MINESWEEP/MOVE_SYNC_c_0/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            MINESWEEP/MOVE_SYNC_c_1/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.936ns  (logic 0.222ns (23.712%)  route 0.714ns (76.288%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  btnU_IBUF_inst/O
                         net (fo=97, routed)          0.714     0.936    MINESWEEP/btnU_IBUF
    SLICE_X7Y46          FDCE                                         f  MINESWEEP/MOVE_SYNC_c_1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.864     1.991    MINESWEEP/clk_IBUF_BUFG
    SLICE_X7Y46          FDCE                                         r  MINESWEEP/MOVE_SYNC_c_1/C

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            MINESWEEP/MOVE_SYNC[7].SYNC.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC_c_0/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.059ns  (logic 0.227ns (21.436%)  route 0.832ns (78.564%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    W13                  IBUF (Prop_ibuf_I_O)         0.227     0.227 r  sw_IBUF[7]_inst/O
                         net (fo=4, routed)           0.832     1.059    MINESWEEP/sw_IBUF[7]
    SLICE_X6Y46          SRL16E                                       r  MINESWEEP/MOVE_SYNC[7].SYNC.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC_c_0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.864     1.991    MINESWEEP/clk_IBUF_BUFG
    SLICE_X6Y46          SRL16E                                       r  MINESWEEP/MOVE_SYNC[7].SYNC.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC_c_0/CLK





