{
"namespaces":{
  "global":{
    "modules":{
      "hcompute_hw_output_stencil":{
        "type":["Record",[
          ["out_hw_output_stencil",["Array",16,"Bit"]],
          ["in0_output_glb_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_output_stencil","self.in0_output_glb_stencil.0"]
        ]
      },
      "hcompute_input_cgra_stencil":{
        "type":["Record",[
          ["out_input_cgra_stencil",["Array",16,"Bit"]],
          ["in0_input_glb_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_input_cgra_stencil","self.in0_input_glb_stencil.0"]
        ]
      },
      "hcompute_input_glb_stencil":{
        "type":["Record",[
          ["out_input_glb_stencil",["Array",16,"Bit"]],
          ["in0_input_host_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_input_glb_stencil","self.in0_input_host_stencil.0"]
        ]
      },
      "hcompute_kernel_cgra_stencil":{
        "type":["Record",[
          ["out_kernel_cgra_stencil",["Array",16,"Bit"]],
          ["in0_kernel_glb_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_kernel_cgra_stencil","self.in0_kernel_glb_stencil.0"]
        ]
      },
      "hcompute_kernel_glb_stencil":{
        "type":["Record",[
          ["out_kernel_glb_stencil",["Array",16,"Bit"]],
          ["in0_kernel_host_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_kernel_glb_stencil","self.in0_kernel_host_stencil.0"]
        ]
      },
      "hcompute_output_cgra_stencil":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__676":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_output_cgra_stencil","const_p0__676.out"]
        ]
      },
      "hcompute_output_cgra_stencil_1":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]],
          ["in0_input_cgra_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in1_kernel_cgra_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in2_output_cgra_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_714_728_729":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_715_726_727":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_716_725_726":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_717_724_725":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_718_723_724":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_719_722_723":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_720_721_722":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_output_cgra_stencil_1_727_728":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_1_input_cgra_stencil_1_714":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_2_input_cgra_stencil_2_715":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_3_input_cgra_stencil_3_716":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_4_input_cgra_stencil_4_717":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_5_input_cgra_stencil_5_718":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_6_input_cgra_stencil_6_719":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_7_input_cgra_stencil_7_720":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_8_input_cgra_stencil_8_721":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_kernel_cgra_stencil_1_input_cgra_stencil_1_714.out","add_714_728_729.in0"],
          ["add_output_cgra_stencil_1_727_728.out","add_714_728_729.in1"],
          ["self.out_output_cgra_stencil","add_714_728_729.out"],
          ["mul_kernel_cgra_stencil_2_input_cgra_stencil_2_715.out","add_715_726_727.in0"],
          ["add_716_725_726.out","add_715_726_727.in1"],
          ["add_output_cgra_stencil_1_727_728.in1","add_715_726_727.out"],
          ["mul_kernel_cgra_stencil_3_input_cgra_stencil_3_716.out","add_716_725_726.in0"],
          ["add_717_724_725.out","add_716_725_726.in1"],
          ["mul_kernel_cgra_stencil_4_input_cgra_stencil_4_717.out","add_717_724_725.in0"],
          ["add_718_723_724.out","add_717_724_725.in1"],
          ["mul_kernel_cgra_stencil_5_input_cgra_stencil_5_718.out","add_718_723_724.in0"],
          ["add_719_722_723.out","add_718_723_724.in1"],
          ["mul_kernel_cgra_stencil_6_input_cgra_stencil_6_719.out","add_719_722_723.in0"],
          ["add_720_721_722.out","add_719_722_723.in1"],
          ["mul_kernel_cgra_stencil_7_input_cgra_stencil_7_720.out","add_720_721_722.in0"],
          ["mul_kernel_cgra_stencil_8_input_cgra_stencil_8_721.out","add_720_721_722.in1"],
          ["self.in2_output_cgra_stencil.0","add_output_cgra_stencil_1_727_728.in0"],
          ["self.in1_kernel_cgra_stencil.0","mul_kernel_cgra_stencil_1_input_cgra_stencil_1_714.in0"],
          ["self.in0_input_cgra_stencil.0","mul_kernel_cgra_stencil_1_input_cgra_stencil_1_714.in1"],
          ["self.in1_kernel_cgra_stencil.1","mul_kernel_cgra_stencil_2_input_cgra_stencil_2_715.in0"],
          ["self.in0_input_cgra_stencil.1","mul_kernel_cgra_stencil_2_input_cgra_stencil_2_715.in1"],
          ["self.in1_kernel_cgra_stencil.2","mul_kernel_cgra_stencil_3_input_cgra_stencil_3_716.in0"],
          ["self.in0_input_cgra_stencil.2","mul_kernel_cgra_stencil_3_input_cgra_stencil_3_716.in1"],
          ["self.in1_kernel_cgra_stencil.3","mul_kernel_cgra_stencil_4_input_cgra_stencil_4_717.in0"],
          ["self.in0_input_cgra_stencil.3","mul_kernel_cgra_stencil_4_input_cgra_stencil_4_717.in1"],
          ["self.in1_kernel_cgra_stencil.4","mul_kernel_cgra_stencil_5_input_cgra_stencil_5_718.in0"],
          ["self.in0_input_cgra_stencil.4","mul_kernel_cgra_stencil_5_input_cgra_stencil_5_718.in1"],
          ["self.in1_kernel_cgra_stencil.5","mul_kernel_cgra_stencil_6_input_cgra_stencil_6_719.in0"],
          ["self.in0_input_cgra_stencil.5","mul_kernel_cgra_stencil_6_input_cgra_stencil_6_719.in1"],
          ["self.in1_kernel_cgra_stencil.6","mul_kernel_cgra_stencil_7_input_cgra_stencil_7_720.in0"],
          ["self.in0_input_cgra_stencil.6","mul_kernel_cgra_stencil_7_input_cgra_stencil_7_720.in1"],
          ["self.in1_kernel_cgra_stencil.7","mul_kernel_cgra_stencil_8_input_cgra_stencil_8_721.in0"],
          ["self.in0_input_cgra_stencil.7","mul_kernel_cgra_stencil_8_input_cgra_stencil_8_721.in1"]
        ]
      },
      "hcompute_output_cgra_stencil_2":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]],
          ["in0_input_cgra_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in1_kernel_cgra_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in2_output_cgra_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_789_803_804":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_790_801_802":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_791_800_801":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_792_799_800":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_793_798_799":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_794_797_798":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_795_796_797":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_output_cgra_stencil_2_802_803":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_10_input_cgra_stencil_10_790":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_11_input_cgra_stencil_11_791":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_12_input_cgra_stencil_12_792":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_13_input_cgra_stencil_13_793":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_14_input_cgra_stencil_14_794":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_15_input_cgra_stencil_15_795":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_16_input_cgra_stencil_16_796":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_9_input_cgra_stencil_9_789":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_kernel_cgra_stencil_9_input_cgra_stencil_9_789.out","add_789_803_804.in0"],
          ["add_output_cgra_stencil_2_802_803.out","add_789_803_804.in1"],
          ["self.out_output_cgra_stencil","add_789_803_804.out"],
          ["mul_kernel_cgra_stencil_10_input_cgra_stencil_10_790.out","add_790_801_802.in0"],
          ["add_791_800_801.out","add_790_801_802.in1"],
          ["add_output_cgra_stencil_2_802_803.in1","add_790_801_802.out"],
          ["mul_kernel_cgra_stencil_11_input_cgra_stencil_11_791.out","add_791_800_801.in0"],
          ["add_792_799_800.out","add_791_800_801.in1"],
          ["mul_kernel_cgra_stencil_12_input_cgra_stencil_12_792.out","add_792_799_800.in0"],
          ["add_793_798_799.out","add_792_799_800.in1"],
          ["mul_kernel_cgra_stencil_13_input_cgra_stencil_13_793.out","add_793_798_799.in0"],
          ["add_794_797_798.out","add_793_798_799.in1"],
          ["mul_kernel_cgra_stencil_14_input_cgra_stencil_14_794.out","add_794_797_798.in0"],
          ["add_795_796_797.out","add_794_797_798.in1"],
          ["mul_kernel_cgra_stencil_15_input_cgra_stencil_15_795.out","add_795_796_797.in0"],
          ["mul_kernel_cgra_stencil_16_input_cgra_stencil_16_796.out","add_795_796_797.in1"],
          ["self.in2_output_cgra_stencil.0","add_output_cgra_stencil_2_802_803.in0"],
          ["self.in1_kernel_cgra_stencil.0","mul_kernel_cgra_stencil_10_input_cgra_stencil_10_790.in0"],
          ["self.in0_input_cgra_stencil.0","mul_kernel_cgra_stencil_10_input_cgra_stencil_10_790.in1"],
          ["self.in1_kernel_cgra_stencil.1","mul_kernel_cgra_stencil_11_input_cgra_stencil_11_791.in0"],
          ["self.in0_input_cgra_stencil.1","mul_kernel_cgra_stencil_11_input_cgra_stencil_11_791.in1"],
          ["self.in1_kernel_cgra_stencil.2","mul_kernel_cgra_stencil_12_input_cgra_stencil_12_792.in0"],
          ["self.in0_input_cgra_stencil.2","mul_kernel_cgra_stencil_12_input_cgra_stencil_12_792.in1"],
          ["self.in1_kernel_cgra_stencil.3","mul_kernel_cgra_stencil_13_input_cgra_stencil_13_793.in0"],
          ["self.in0_input_cgra_stencil.3","mul_kernel_cgra_stencil_13_input_cgra_stencil_13_793.in1"],
          ["self.in1_kernel_cgra_stencil.4","mul_kernel_cgra_stencil_14_input_cgra_stencil_14_794.in0"],
          ["self.in0_input_cgra_stencil.4","mul_kernel_cgra_stencil_14_input_cgra_stencil_14_794.in1"],
          ["self.in1_kernel_cgra_stencil.5","mul_kernel_cgra_stencil_15_input_cgra_stencil_15_795.in0"],
          ["self.in0_input_cgra_stencil.5","mul_kernel_cgra_stencil_15_input_cgra_stencil_15_795.in1"],
          ["self.in1_kernel_cgra_stencil.6","mul_kernel_cgra_stencil_16_input_cgra_stencil_16_796.in0"],
          ["self.in0_input_cgra_stencil.6","mul_kernel_cgra_stencil_16_input_cgra_stencil_16_796.in1"],
          ["self.in1_kernel_cgra_stencil.7","mul_kernel_cgra_stencil_9_input_cgra_stencil_9_789.in0"],
          ["self.in0_input_cgra_stencil.7","mul_kernel_cgra_stencil_9_input_cgra_stencil_9_789.in1"]
        ]
      },
      "hcompute_output_cgra_stencil_3":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]],
          ["in0_input_cgra_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in1_kernel_cgra_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in2_output_cgra_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_864_878_879":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_865_876_877":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_866_875_876":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_867_874_875":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_868_873_874":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_869_872_873":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_870_871_872":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_output_cgra_stencil_3_877_878":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_17_input_cgra_stencil_17_864":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_18_input_cgra_stencil_18_865":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_19_input_cgra_stencil_19_866":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_20_input_cgra_stencil_20_867":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_21_input_cgra_stencil_21_868":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_22_input_cgra_stencil_22_869":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_23_input_cgra_stencil_23_870":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_24_input_cgra_stencil_24_871":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_kernel_cgra_stencil_17_input_cgra_stencil_17_864.out","add_864_878_879.in0"],
          ["add_output_cgra_stencil_3_877_878.out","add_864_878_879.in1"],
          ["self.out_output_cgra_stencil","add_864_878_879.out"],
          ["mul_kernel_cgra_stencil_18_input_cgra_stencil_18_865.out","add_865_876_877.in0"],
          ["add_866_875_876.out","add_865_876_877.in1"],
          ["add_output_cgra_stencil_3_877_878.in1","add_865_876_877.out"],
          ["mul_kernel_cgra_stencil_19_input_cgra_stencil_19_866.out","add_866_875_876.in0"],
          ["add_867_874_875.out","add_866_875_876.in1"],
          ["mul_kernel_cgra_stencil_20_input_cgra_stencil_20_867.out","add_867_874_875.in0"],
          ["add_868_873_874.out","add_867_874_875.in1"],
          ["mul_kernel_cgra_stencil_21_input_cgra_stencil_21_868.out","add_868_873_874.in0"],
          ["add_869_872_873.out","add_868_873_874.in1"],
          ["mul_kernel_cgra_stencil_22_input_cgra_stencil_22_869.out","add_869_872_873.in0"],
          ["add_870_871_872.out","add_869_872_873.in1"],
          ["mul_kernel_cgra_stencil_23_input_cgra_stencil_23_870.out","add_870_871_872.in0"],
          ["mul_kernel_cgra_stencil_24_input_cgra_stencil_24_871.out","add_870_871_872.in1"],
          ["self.in2_output_cgra_stencil.0","add_output_cgra_stencil_3_877_878.in0"],
          ["self.in1_kernel_cgra_stencil.0","mul_kernel_cgra_stencil_17_input_cgra_stencil_17_864.in0"],
          ["self.in0_input_cgra_stencil.0","mul_kernel_cgra_stencil_17_input_cgra_stencil_17_864.in1"],
          ["self.in1_kernel_cgra_stencil.1","mul_kernel_cgra_stencil_18_input_cgra_stencil_18_865.in0"],
          ["self.in0_input_cgra_stencil.1","mul_kernel_cgra_stencil_18_input_cgra_stencil_18_865.in1"],
          ["self.in1_kernel_cgra_stencil.2","mul_kernel_cgra_stencil_19_input_cgra_stencil_19_866.in0"],
          ["self.in0_input_cgra_stencil.2","mul_kernel_cgra_stencil_19_input_cgra_stencil_19_866.in1"],
          ["self.in1_kernel_cgra_stencil.3","mul_kernel_cgra_stencil_20_input_cgra_stencil_20_867.in0"],
          ["self.in0_input_cgra_stencil.3","mul_kernel_cgra_stencil_20_input_cgra_stencil_20_867.in1"],
          ["self.in1_kernel_cgra_stencil.4","mul_kernel_cgra_stencil_21_input_cgra_stencil_21_868.in0"],
          ["self.in0_input_cgra_stencil.4","mul_kernel_cgra_stencil_21_input_cgra_stencil_21_868.in1"],
          ["self.in1_kernel_cgra_stencil.5","mul_kernel_cgra_stencil_22_input_cgra_stencil_22_869.in0"],
          ["self.in0_input_cgra_stencil.5","mul_kernel_cgra_stencil_22_input_cgra_stencil_22_869.in1"],
          ["self.in1_kernel_cgra_stencil.6","mul_kernel_cgra_stencil_23_input_cgra_stencil_23_870.in0"],
          ["self.in0_input_cgra_stencil.6","mul_kernel_cgra_stencil_23_input_cgra_stencil_23_870.in1"],
          ["self.in1_kernel_cgra_stencil.7","mul_kernel_cgra_stencil_24_input_cgra_stencil_24_871.in0"],
          ["self.in0_input_cgra_stencil.7","mul_kernel_cgra_stencil_24_input_cgra_stencil_24_871.in1"]
        ]
      },
      "hcompute_output_cgra_stencil_4":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]],
          ["in0_input_cgra_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in1_kernel_cgra_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in2_output_cgra_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_939_953_954":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_940_951_952":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_941_950_951":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_942_949_950":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_943_948_949":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_944_947_948":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_945_946_947":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_output_cgra_stencil_4_952_953":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_25_input_cgra_stencil_25_939":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_26_input_cgra_stencil_26_940":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_27_input_cgra_stencil_27_941":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_28_input_cgra_stencil_28_942":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_29_input_cgra_stencil_29_943":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_30_input_cgra_stencil_30_944":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_31_input_cgra_stencil_31_945":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_32_input_cgra_stencil_32_946":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_kernel_cgra_stencil_25_input_cgra_stencil_25_939.out","add_939_953_954.in0"],
          ["add_output_cgra_stencil_4_952_953.out","add_939_953_954.in1"],
          ["self.out_output_cgra_stencil","add_939_953_954.out"],
          ["mul_kernel_cgra_stencil_26_input_cgra_stencil_26_940.out","add_940_951_952.in0"],
          ["add_941_950_951.out","add_940_951_952.in1"],
          ["add_output_cgra_stencil_4_952_953.in1","add_940_951_952.out"],
          ["mul_kernel_cgra_stencil_27_input_cgra_stencil_27_941.out","add_941_950_951.in0"],
          ["add_942_949_950.out","add_941_950_951.in1"],
          ["mul_kernel_cgra_stencil_28_input_cgra_stencil_28_942.out","add_942_949_950.in0"],
          ["add_943_948_949.out","add_942_949_950.in1"],
          ["mul_kernel_cgra_stencil_29_input_cgra_stencil_29_943.out","add_943_948_949.in0"],
          ["add_944_947_948.out","add_943_948_949.in1"],
          ["mul_kernel_cgra_stencil_30_input_cgra_stencil_30_944.out","add_944_947_948.in0"],
          ["add_945_946_947.out","add_944_947_948.in1"],
          ["mul_kernel_cgra_stencil_31_input_cgra_stencil_31_945.out","add_945_946_947.in0"],
          ["mul_kernel_cgra_stencil_32_input_cgra_stencil_32_946.out","add_945_946_947.in1"],
          ["self.in2_output_cgra_stencil.0","add_output_cgra_stencil_4_952_953.in0"],
          ["self.in1_kernel_cgra_stencil.0","mul_kernel_cgra_stencil_25_input_cgra_stencil_25_939.in0"],
          ["self.in0_input_cgra_stencil.0","mul_kernel_cgra_stencil_25_input_cgra_stencil_25_939.in1"],
          ["self.in1_kernel_cgra_stencil.1","mul_kernel_cgra_stencil_26_input_cgra_stencil_26_940.in0"],
          ["self.in0_input_cgra_stencil.1","mul_kernel_cgra_stencil_26_input_cgra_stencil_26_940.in1"],
          ["self.in1_kernel_cgra_stencil.2","mul_kernel_cgra_stencil_27_input_cgra_stencil_27_941.in0"],
          ["self.in0_input_cgra_stencil.2","mul_kernel_cgra_stencil_27_input_cgra_stencil_27_941.in1"],
          ["self.in1_kernel_cgra_stencil.3","mul_kernel_cgra_stencil_28_input_cgra_stencil_28_942.in0"],
          ["self.in0_input_cgra_stencil.3","mul_kernel_cgra_stencil_28_input_cgra_stencil_28_942.in1"],
          ["self.in1_kernel_cgra_stencil.4","mul_kernel_cgra_stencil_29_input_cgra_stencil_29_943.in0"],
          ["self.in0_input_cgra_stencil.4","mul_kernel_cgra_stencil_29_input_cgra_stencil_29_943.in1"],
          ["self.in1_kernel_cgra_stencil.5","mul_kernel_cgra_stencil_30_input_cgra_stencil_30_944.in0"],
          ["self.in0_input_cgra_stencil.5","mul_kernel_cgra_stencil_30_input_cgra_stencil_30_944.in1"],
          ["self.in1_kernel_cgra_stencil.6","mul_kernel_cgra_stencil_31_input_cgra_stencil_31_945.in0"],
          ["self.in0_input_cgra_stencil.6","mul_kernel_cgra_stencil_31_input_cgra_stencil_31_945.in1"],
          ["self.in1_kernel_cgra_stencil.7","mul_kernel_cgra_stencil_32_input_cgra_stencil_32_946.in0"],
          ["self.in0_input_cgra_stencil.7","mul_kernel_cgra_stencil_32_input_cgra_stencil_32_946.in1"]
        ]
      },
      "hcompute_output_cgra_stencil_5":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]],
          ["in0_input_cgra_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in1_kernel_cgra_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in2_output_cgra_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_1014_1028_1029":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1015_1026_1027":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1016_1025_1026":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1017_1024_1025":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1018_1023_1024":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1019_1022_1023":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1020_1021_1022":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_output_cgra_stencil_5_1027_1028":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_33_input_cgra_stencil_33_1014":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_34_input_cgra_stencil_34_1015":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_35_input_cgra_stencil_35_1016":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_36_input_cgra_stencil_36_1017":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_37_input_cgra_stencil_37_1018":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_38_input_cgra_stencil_38_1019":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_39_input_cgra_stencil_39_1020":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_40_input_cgra_stencil_40_1021":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_kernel_cgra_stencil_33_input_cgra_stencil_33_1014.out","add_1014_1028_1029.in0"],
          ["add_output_cgra_stencil_5_1027_1028.out","add_1014_1028_1029.in1"],
          ["self.out_output_cgra_stencil","add_1014_1028_1029.out"],
          ["mul_kernel_cgra_stencil_34_input_cgra_stencil_34_1015.out","add_1015_1026_1027.in0"],
          ["add_1016_1025_1026.out","add_1015_1026_1027.in1"],
          ["add_output_cgra_stencil_5_1027_1028.in1","add_1015_1026_1027.out"],
          ["mul_kernel_cgra_stencil_35_input_cgra_stencil_35_1016.out","add_1016_1025_1026.in0"],
          ["add_1017_1024_1025.out","add_1016_1025_1026.in1"],
          ["mul_kernel_cgra_stencil_36_input_cgra_stencil_36_1017.out","add_1017_1024_1025.in0"],
          ["add_1018_1023_1024.out","add_1017_1024_1025.in1"],
          ["mul_kernel_cgra_stencil_37_input_cgra_stencil_37_1018.out","add_1018_1023_1024.in0"],
          ["add_1019_1022_1023.out","add_1018_1023_1024.in1"],
          ["mul_kernel_cgra_stencil_38_input_cgra_stencil_38_1019.out","add_1019_1022_1023.in0"],
          ["add_1020_1021_1022.out","add_1019_1022_1023.in1"],
          ["mul_kernel_cgra_stencil_39_input_cgra_stencil_39_1020.out","add_1020_1021_1022.in0"],
          ["mul_kernel_cgra_stencil_40_input_cgra_stencil_40_1021.out","add_1020_1021_1022.in1"],
          ["self.in2_output_cgra_stencil.0","add_output_cgra_stencil_5_1027_1028.in0"],
          ["self.in1_kernel_cgra_stencil.0","mul_kernel_cgra_stencil_33_input_cgra_stencil_33_1014.in0"],
          ["self.in0_input_cgra_stencil.0","mul_kernel_cgra_stencil_33_input_cgra_stencil_33_1014.in1"],
          ["self.in1_kernel_cgra_stencil.1","mul_kernel_cgra_stencil_34_input_cgra_stencil_34_1015.in0"],
          ["self.in0_input_cgra_stencil.1","mul_kernel_cgra_stencil_34_input_cgra_stencil_34_1015.in1"],
          ["self.in1_kernel_cgra_stencil.2","mul_kernel_cgra_stencil_35_input_cgra_stencil_35_1016.in0"],
          ["self.in0_input_cgra_stencil.2","mul_kernel_cgra_stencil_35_input_cgra_stencil_35_1016.in1"],
          ["self.in1_kernel_cgra_stencil.3","mul_kernel_cgra_stencil_36_input_cgra_stencil_36_1017.in0"],
          ["self.in0_input_cgra_stencil.3","mul_kernel_cgra_stencil_36_input_cgra_stencil_36_1017.in1"],
          ["self.in1_kernel_cgra_stencil.4","mul_kernel_cgra_stencil_37_input_cgra_stencil_37_1018.in0"],
          ["self.in0_input_cgra_stencil.4","mul_kernel_cgra_stencil_37_input_cgra_stencil_37_1018.in1"],
          ["self.in1_kernel_cgra_stencil.5","mul_kernel_cgra_stencil_38_input_cgra_stencil_38_1019.in0"],
          ["self.in0_input_cgra_stencil.5","mul_kernel_cgra_stencil_38_input_cgra_stencil_38_1019.in1"],
          ["self.in1_kernel_cgra_stencil.6","mul_kernel_cgra_stencil_39_input_cgra_stencil_39_1020.in0"],
          ["self.in0_input_cgra_stencil.6","mul_kernel_cgra_stencil_39_input_cgra_stencil_39_1020.in1"],
          ["self.in1_kernel_cgra_stencil.7","mul_kernel_cgra_stencil_40_input_cgra_stencil_40_1021.in0"],
          ["self.in0_input_cgra_stencil.7","mul_kernel_cgra_stencil_40_input_cgra_stencil_40_1021.in1"]
        ]
      },
      "hcompute_output_cgra_stencil_6":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]],
          ["in0_input_cgra_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in1_kernel_cgra_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in2_output_cgra_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_1089_1103_1104":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1090_1101_1102":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1091_1100_1101":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1092_1099_1100":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1093_1098_1099":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1094_1097_1098":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1095_1096_1097":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_output_cgra_stencil_6_1102_1103":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_41_input_cgra_stencil_41_1089":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_42_input_cgra_stencil_42_1090":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_43_input_cgra_stencil_43_1091":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_44_input_cgra_stencil_44_1092":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_45_input_cgra_stencil_45_1093":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_46_input_cgra_stencil_46_1094":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_47_input_cgra_stencil_47_1095":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_48_input_cgra_stencil_48_1096":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_kernel_cgra_stencil_41_input_cgra_stencil_41_1089.out","add_1089_1103_1104.in0"],
          ["add_output_cgra_stencil_6_1102_1103.out","add_1089_1103_1104.in1"],
          ["self.out_output_cgra_stencil","add_1089_1103_1104.out"],
          ["mul_kernel_cgra_stencil_42_input_cgra_stencil_42_1090.out","add_1090_1101_1102.in0"],
          ["add_1091_1100_1101.out","add_1090_1101_1102.in1"],
          ["add_output_cgra_stencil_6_1102_1103.in1","add_1090_1101_1102.out"],
          ["mul_kernel_cgra_stencil_43_input_cgra_stencil_43_1091.out","add_1091_1100_1101.in0"],
          ["add_1092_1099_1100.out","add_1091_1100_1101.in1"],
          ["mul_kernel_cgra_stencil_44_input_cgra_stencil_44_1092.out","add_1092_1099_1100.in0"],
          ["add_1093_1098_1099.out","add_1092_1099_1100.in1"],
          ["mul_kernel_cgra_stencil_45_input_cgra_stencil_45_1093.out","add_1093_1098_1099.in0"],
          ["add_1094_1097_1098.out","add_1093_1098_1099.in1"],
          ["mul_kernel_cgra_stencil_46_input_cgra_stencil_46_1094.out","add_1094_1097_1098.in0"],
          ["add_1095_1096_1097.out","add_1094_1097_1098.in1"],
          ["mul_kernel_cgra_stencil_47_input_cgra_stencil_47_1095.out","add_1095_1096_1097.in0"],
          ["mul_kernel_cgra_stencil_48_input_cgra_stencil_48_1096.out","add_1095_1096_1097.in1"],
          ["self.in2_output_cgra_stencil.0","add_output_cgra_stencil_6_1102_1103.in0"],
          ["self.in1_kernel_cgra_stencil.0","mul_kernel_cgra_stencil_41_input_cgra_stencil_41_1089.in0"],
          ["self.in0_input_cgra_stencil.0","mul_kernel_cgra_stencil_41_input_cgra_stencil_41_1089.in1"],
          ["self.in1_kernel_cgra_stencil.1","mul_kernel_cgra_stencil_42_input_cgra_stencil_42_1090.in0"],
          ["self.in0_input_cgra_stencil.1","mul_kernel_cgra_stencil_42_input_cgra_stencil_42_1090.in1"],
          ["self.in1_kernel_cgra_stencil.2","mul_kernel_cgra_stencil_43_input_cgra_stencil_43_1091.in0"],
          ["self.in0_input_cgra_stencil.2","mul_kernel_cgra_stencil_43_input_cgra_stencil_43_1091.in1"],
          ["self.in1_kernel_cgra_stencil.3","mul_kernel_cgra_stencil_44_input_cgra_stencil_44_1092.in0"],
          ["self.in0_input_cgra_stencil.3","mul_kernel_cgra_stencil_44_input_cgra_stencil_44_1092.in1"],
          ["self.in1_kernel_cgra_stencil.4","mul_kernel_cgra_stencil_45_input_cgra_stencil_45_1093.in0"],
          ["self.in0_input_cgra_stencil.4","mul_kernel_cgra_stencil_45_input_cgra_stencil_45_1093.in1"],
          ["self.in1_kernel_cgra_stencil.5","mul_kernel_cgra_stencil_46_input_cgra_stencil_46_1094.in0"],
          ["self.in0_input_cgra_stencil.5","mul_kernel_cgra_stencil_46_input_cgra_stencil_46_1094.in1"],
          ["self.in1_kernel_cgra_stencil.6","mul_kernel_cgra_stencil_47_input_cgra_stencil_47_1095.in0"],
          ["self.in0_input_cgra_stencil.6","mul_kernel_cgra_stencil_47_input_cgra_stencil_47_1095.in1"],
          ["self.in1_kernel_cgra_stencil.7","mul_kernel_cgra_stencil_48_input_cgra_stencil_48_1096.in0"],
          ["self.in0_input_cgra_stencil.7","mul_kernel_cgra_stencil_48_input_cgra_stencil_48_1096.in1"]
        ]
      },
      "hcompute_output_cgra_stencil_7":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]],
          ["in0_input_cgra_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in1_kernel_cgra_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in2_output_cgra_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_1164_1178_1179":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1165_1176_1177":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1166_1175_1176":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1167_1174_1175":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1168_1173_1174":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1169_1172_1173":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1170_1171_1172":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_output_cgra_stencil_7_1177_1178":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_49_input_cgra_stencil_49_1164":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_50_input_cgra_stencil_50_1165":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_51_input_cgra_stencil_51_1166":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_52_input_cgra_stencil_52_1167":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_53_input_cgra_stencil_53_1168":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_54_input_cgra_stencil_54_1169":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_55_input_cgra_stencil_55_1170":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_56_input_cgra_stencil_56_1171":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_kernel_cgra_stencil_49_input_cgra_stencil_49_1164.out","add_1164_1178_1179.in0"],
          ["add_output_cgra_stencil_7_1177_1178.out","add_1164_1178_1179.in1"],
          ["self.out_output_cgra_stencil","add_1164_1178_1179.out"],
          ["mul_kernel_cgra_stencil_50_input_cgra_stencil_50_1165.out","add_1165_1176_1177.in0"],
          ["add_1166_1175_1176.out","add_1165_1176_1177.in1"],
          ["add_output_cgra_stencil_7_1177_1178.in1","add_1165_1176_1177.out"],
          ["mul_kernel_cgra_stencil_51_input_cgra_stencil_51_1166.out","add_1166_1175_1176.in0"],
          ["add_1167_1174_1175.out","add_1166_1175_1176.in1"],
          ["mul_kernel_cgra_stencil_52_input_cgra_stencil_52_1167.out","add_1167_1174_1175.in0"],
          ["add_1168_1173_1174.out","add_1167_1174_1175.in1"],
          ["mul_kernel_cgra_stencil_53_input_cgra_stencil_53_1168.out","add_1168_1173_1174.in0"],
          ["add_1169_1172_1173.out","add_1168_1173_1174.in1"],
          ["mul_kernel_cgra_stencil_54_input_cgra_stencil_54_1169.out","add_1169_1172_1173.in0"],
          ["add_1170_1171_1172.out","add_1169_1172_1173.in1"],
          ["mul_kernel_cgra_stencil_55_input_cgra_stencil_55_1170.out","add_1170_1171_1172.in0"],
          ["mul_kernel_cgra_stencil_56_input_cgra_stencil_56_1171.out","add_1170_1171_1172.in1"],
          ["self.in2_output_cgra_stencil.0","add_output_cgra_stencil_7_1177_1178.in0"],
          ["self.in1_kernel_cgra_stencil.0","mul_kernel_cgra_stencil_49_input_cgra_stencil_49_1164.in0"],
          ["self.in0_input_cgra_stencil.0","mul_kernel_cgra_stencil_49_input_cgra_stencil_49_1164.in1"],
          ["self.in1_kernel_cgra_stencil.1","mul_kernel_cgra_stencil_50_input_cgra_stencil_50_1165.in0"],
          ["self.in0_input_cgra_stencil.1","mul_kernel_cgra_stencil_50_input_cgra_stencil_50_1165.in1"],
          ["self.in1_kernel_cgra_stencil.2","mul_kernel_cgra_stencil_51_input_cgra_stencil_51_1166.in0"],
          ["self.in0_input_cgra_stencil.2","mul_kernel_cgra_stencil_51_input_cgra_stencil_51_1166.in1"],
          ["self.in1_kernel_cgra_stencil.3","mul_kernel_cgra_stencil_52_input_cgra_stencil_52_1167.in0"],
          ["self.in0_input_cgra_stencil.3","mul_kernel_cgra_stencil_52_input_cgra_stencil_52_1167.in1"],
          ["self.in1_kernel_cgra_stencil.4","mul_kernel_cgra_stencil_53_input_cgra_stencil_53_1168.in0"],
          ["self.in0_input_cgra_stencil.4","mul_kernel_cgra_stencil_53_input_cgra_stencil_53_1168.in1"],
          ["self.in1_kernel_cgra_stencil.5","mul_kernel_cgra_stencil_54_input_cgra_stencil_54_1169.in0"],
          ["self.in0_input_cgra_stencil.5","mul_kernel_cgra_stencil_54_input_cgra_stencil_54_1169.in1"],
          ["self.in1_kernel_cgra_stencil.6","mul_kernel_cgra_stencil_55_input_cgra_stencil_55_1170.in0"],
          ["self.in0_input_cgra_stencil.6","mul_kernel_cgra_stencil_55_input_cgra_stencil_55_1170.in1"],
          ["self.in1_kernel_cgra_stencil.7","mul_kernel_cgra_stencil_56_input_cgra_stencil_56_1171.in0"],
          ["self.in0_input_cgra_stencil.7","mul_kernel_cgra_stencil_56_input_cgra_stencil_56_1171.in1"]
        ]
      },
      "hcompute_output_cgra_stencil_8":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]],
          ["in0_input_cgra_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in1_kernel_cgra_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in2_output_cgra_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_1239_1253_1254":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1240_1251_1252":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1241_1250_1251":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1242_1249_1250":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1243_1248_1249":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1244_1247_1248":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1245_1246_1247":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_output_cgra_stencil_8_1252_1253":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_57_input_cgra_stencil_57_1239":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_58_input_cgra_stencil_58_1240":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_59_input_cgra_stencil_59_1241":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_60_input_cgra_stencil_60_1242":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_61_input_cgra_stencil_61_1243":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_62_input_cgra_stencil_62_1244":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_63_input_cgra_stencil_63_1245":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_64_input_cgra_stencil_64_1246":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_kernel_cgra_stencil_57_input_cgra_stencil_57_1239.out","add_1239_1253_1254.in0"],
          ["add_output_cgra_stencil_8_1252_1253.out","add_1239_1253_1254.in1"],
          ["self.out_output_cgra_stencil","add_1239_1253_1254.out"],
          ["mul_kernel_cgra_stencil_58_input_cgra_stencil_58_1240.out","add_1240_1251_1252.in0"],
          ["add_1241_1250_1251.out","add_1240_1251_1252.in1"],
          ["add_output_cgra_stencil_8_1252_1253.in1","add_1240_1251_1252.out"],
          ["mul_kernel_cgra_stencil_59_input_cgra_stencil_59_1241.out","add_1241_1250_1251.in0"],
          ["add_1242_1249_1250.out","add_1241_1250_1251.in1"],
          ["mul_kernel_cgra_stencil_60_input_cgra_stencil_60_1242.out","add_1242_1249_1250.in0"],
          ["add_1243_1248_1249.out","add_1242_1249_1250.in1"],
          ["mul_kernel_cgra_stencil_61_input_cgra_stencil_61_1243.out","add_1243_1248_1249.in0"],
          ["add_1244_1247_1248.out","add_1243_1248_1249.in1"],
          ["mul_kernel_cgra_stencil_62_input_cgra_stencil_62_1244.out","add_1244_1247_1248.in0"],
          ["add_1245_1246_1247.out","add_1244_1247_1248.in1"],
          ["mul_kernel_cgra_stencil_63_input_cgra_stencil_63_1245.out","add_1245_1246_1247.in0"],
          ["mul_kernel_cgra_stencil_64_input_cgra_stencil_64_1246.out","add_1245_1246_1247.in1"],
          ["self.in2_output_cgra_stencil.0","add_output_cgra_stencil_8_1252_1253.in0"],
          ["self.in1_kernel_cgra_stencil.0","mul_kernel_cgra_stencil_57_input_cgra_stencil_57_1239.in0"],
          ["self.in0_input_cgra_stencil.0","mul_kernel_cgra_stencil_57_input_cgra_stencil_57_1239.in1"],
          ["self.in1_kernel_cgra_stencil.1","mul_kernel_cgra_stencil_58_input_cgra_stencil_58_1240.in0"],
          ["self.in0_input_cgra_stencil.1","mul_kernel_cgra_stencil_58_input_cgra_stencil_58_1240.in1"],
          ["self.in1_kernel_cgra_stencil.2","mul_kernel_cgra_stencil_59_input_cgra_stencil_59_1241.in0"],
          ["self.in0_input_cgra_stencil.2","mul_kernel_cgra_stencil_59_input_cgra_stencil_59_1241.in1"],
          ["self.in1_kernel_cgra_stencil.3","mul_kernel_cgra_stencil_60_input_cgra_stencil_60_1242.in0"],
          ["self.in0_input_cgra_stencil.3","mul_kernel_cgra_stencil_60_input_cgra_stencil_60_1242.in1"],
          ["self.in1_kernel_cgra_stencil.4","mul_kernel_cgra_stencil_61_input_cgra_stencil_61_1243.in0"],
          ["self.in0_input_cgra_stencil.4","mul_kernel_cgra_stencil_61_input_cgra_stencil_61_1243.in1"],
          ["self.in1_kernel_cgra_stencil.5","mul_kernel_cgra_stencil_62_input_cgra_stencil_62_1244.in0"],
          ["self.in0_input_cgra_stencil.5","mul_kernel_cgra_stencil_62_input_cgra_stencil_62_1244.in1"],
          ["self.in1_kernel_cgra_stencil.6","mul_kernel_cgra_stencil_63_input_cgra_stencil_63_1245.in0"],
          ["self.in0_input_cgra_stencil.6","mul_kernel_cgra_stencil_63_input_cgra_stencil_63_1245.in1"],
          ["self.in1_kernel_cgra_stencil.7","mul_kernel_cgra_stencil_64_input_cgra_stencil_64_1246.in0"],
          ["self.in0_input_cgra_stencil.7","mul_kernel_cgra_stencil_64_input_cgra_stencil_64_1246.in1"]
        ]
      },
      "hcompute_output_glb_stencil":{
        "type":["Record",[
          ["out_output_glb_stencil",["Array",16,"Bit"]],
          ["in0_output_cgra_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_output_glb_stencil","self.in0_output_cgra_stencil.0"]
        ]
      }
    }
  }
}
}
