[03/23 03:22:49      0s] 
[03/23 03:22:49      0s] Cadence Innovus(TM) Implementation System.
[03/23 03:22:49      0s] Copyright 2019 Cadence Design Systems, Inc. All rights reserved worldwide.
[03/23 03:22:49      0s] 
[03/23 03:22:49      0s] Version:	v19.17-s077_1, built Tue Dec 1 11:09:44 PST 2020
[03/23 03:22:49      0s] Options:	
[03/23 03:22:49      0s] Date:		Thu Mar 23 03:22:49 2023
[03/23 03:22:49      0s] Host:		ieng6-ece-03.ucsd.edu (x86_64 w/Linux 3.10.0-1160.80.1.el7.x86_64) (4cores*8cpus*Intel(R) Xeon(R) CPU E5-2650 0 @ 2.00GHz 20480KB)
[03/23 03:22:49      0s] OS:		CentOS Linux release 7.9.2009 (Core)
[03/23 03:22:49      0s] 
[03/23 03:22:49      0s] License:
[03/23 03:22:49      0s] 		invs	Innovus Implementation System	19.1	checkout succeeded
[03/23 03:22:49      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[03/23 03:23:06     14s] @(#)CDS: Innovus v19.17-s077_1 (64bit) 12/01/2020 11:09 (Linux 2.6.32-431.11.2.el6.x86_64)
[03/23 03:23:06     14s] @(#)CDS: NanoRoute 19.17-s077_1 NR201130-0207/19_17-UB (database version 18.20, 510.7.1) {superthreading v1.53}
[03/23 03:23:06     14s] @(#)CDS: AAE 19.17-s018 (64bit) 12/01/2020 (Linux 2.6.32-431.11.2.el6.x86_64)
[03/23 03:23:06     14s] @(#)CDS: CTE 19.17-s022_1 () Nov 18 2020 03:10:35 ( )
[03/23 03:23:06     14s] @(#)CDS: SYNTECH 19.17-s005_1 () Oct 28 2020 05:12:49 ( )
[03/23 03:23:06     14s] @(#)CDS: CPE v19.17-s044
[03/23 03:23:06     14s] @(#)CDS: IQuantus/TQuantus 19.1.3-s268 (64bit) Mon Aug 10 22:57:12 PDT 2020 (Linux 2.6.32-431.11.2.el6.x86_64)
[03/23 03:23:06     14s] @(#)CDS: OA 22.60-s011 Tue Jun 16 12:27:00 2020
[03/23 03:23:06     14s] @(#)CDS: SGN 20.10-d001 (01-Jun-2020) (64 bit executable, Qt5.9.0)
[03/23 03:23:06     14s] @(#)CDS: RCDB 11.14.18
[03/23 03:23:06     14s] @(#)CDS: STYLUS 19.10-s021_1 (10/28/2020 08:51 PDT)
[03/23 03:23:06     14s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_26431_ieng6-ece-03.ucsd.edu_agnaneswaran_HYTLnk.

[03/23 03:23:06     14s] Change the soft stacksize limit to 0.2%RAM (64 mbytes). Set global soft_stack_size_limit to change the value.
[03/23 03:23:07     15s] 
[03/23 03:23:07     15s] **INFO:  MMMC transition support version v31-84 
[03/23 03:23:07     15s] 
[03/23 03:23:07     15s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[03/23 03:23:07     15s] <CMD> suppressMessage ENCEXT-2799
[03/23 03:23:07     15s] <CMD> win
[03/23 03:23:18     17s] <CMD> setMultiCpuUsage -localCpu 8
[03/23 03:23:18     17s] <CMD> set init_pwr_net VDD
[03/23 03:23:18     17s] <CMD> set init_gnd_net VSS
[03/23 03:23:18     17s] <CMD> set init_verilog ../dualcore.out.v
[03/23 03:23:18     17s] <CMD> set init_design_netlisttype Verilog
[03/23 03:23:18     17s] <CMD> set init_design_settop 1
[03/23 03:23:18     17s] <CMD> set init_top_cell dualcore
[03/23 03:23:18     17s] <CMD> set init_lef_file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef
[03/23 03:23:18     17s] <CMD> create_library_set -name WC_LIB -timing $worst_timing_lib
[03/23 03:23:18     17s] <CMD> create_library_set -name BC_LIB -timing $best_timing_lib
[03/23 03:23:18     17s] <CMD> create_rc_corner -name Cmax -cap_table $worst_captbl -T 125
[03/23 03:23:18     17s] <CMD> create_rc_corner -name Cmin -cap_table $best_captbl -T -40
[03/23 03:23:18     17s] <CMD> create_delay_corner -name WC -library_set WC_LIB -rc_corner Cmax
[03/23 03:23:18     17s] <CMD> create_delay_corner -name BC -library_set BC_LIB -rc_corner Cmin
[03/23 03:23:18     17s] <CMD> create_constraint_mode -name CON -sdc_file [list $sdc]
[03/23 03:23:18     17s] <CMD> create_analysis_view -name WC_VIEW -delay_corner WC -constraint_mode CON
[03/23 03:23:18     17s] <CMD> create_analysis_view -name BC_VIEW -delay_corner BC -constraint_mode CON
[03/23 03:23:18     17s] <CMD> init_design -setup WC_VIEW -hold BC_VIEW
[03/23 03:23:18     17s] 
[03/23 03:23:18     17s] Loading LEF file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef ...
[03/23 03:23:18     17s] WARNING (LEFPARS-2007): NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
[03/23 03:23:18     17s] The LEF parser will ignore this statement.
[03/23 03:23:18     17s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 28.
[03/23 03:23:18     17s] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/23 03:23:18     17s] The LEF parser will ignore this statement.
[03/23 03:23:18     17s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 867.
[03/23 03:23:18     17s] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/23 03:23:18     17s] The LEF parser will ignore this statement.
[03/23 03:23:18     17s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 877.
[03/23 03:23:18     17s] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/23 03:23:18     17s] The LEF parser will ignore this statement.
[03/23 03:23:18     17s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1014.
[03/23 03:23:18     17s] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/23 03:23:18     17s] The LEF parser will ignore this statement.
[03/23 03:23:18     17s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1024.
[03/23 03:23:18     17s] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/23 03:23:18     17s] The LEF parser will ignore this statement.
[03/23 03:23:18     17s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1161.
[03/23 03:23:18     17s] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/23 03:23:18     17s] The LEF parser will ignore this statement.
[03/23 03:23:18     17s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1171.
[03/23 03:23:18     17s] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/23 03:23:18     17s] The LEF parser will ignore this statement.
[03/23 03:23:18     17s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1308.
[03/23 03:23:18     17s] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/23 03:23:18     17s] The LEF parser will ignore this statement.
[03/23 03:23:18     17s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1318.
[03/23 03:23:18     17s] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/23 03:23:18     17s] The LEF parser will ignore this statement.
[03/23 03:23:18     17s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1372.
[03/23 03:23:18     17s] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/23 03:23:18     17s] The LEF parser will ignore this statement.
[03/23 03:23:18     17s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1383.
[03/23 03:23:18     17s] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/23 03:23:18     17s] The LEF parser will ignore this statement.
[03/23 03:23:18     17s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1604.
[03/23 03:23:18     17s] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/23 03:23:18     17s] The LEF parser will ignore this statement.
[03/23 03:23:18     17s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1614.
[03/23 03:23:18     17s] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[03/23 03:23:18     17s] The LEF parser will ignore this statement.
[03/23 03:23:18     17s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1769.
[03/23 03:23:18     17s] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[03/23 03:23:18     17s] The LEF parser will ignore this statement.
[03/23 03:23:18     17s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1771.
[03/23 03:23:18     17s] WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
[03/23 03:23:18     17s] The LEF parser will ignore this statement.
[03/23 03:23:18     17s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1772.
[03/23 03:23:18     17s] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[03/23 03:23:18     17s] The LEF parser will ignore this statement.
[03/23 03:23:18     17s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1776.
[03/23 03:23:18     17s] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[03/23 03:23:18     17s] The LEF parser will ignore this statement.
[03/23 03:23:18     17s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1778.
[03/23 03:23:18     17s] WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
[03/23 03:23:18     17s] The LEF parser will ignore this statement.
[03/23 03:23:18     17s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1779.
[03/23 03:23:18     17s] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[03/23 03:23:18     17s] The LEF parser will ignore this statement.
[03/23 03:23:18     17s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1783.
[03/23 03:23:18     17s] Set DBUPerIGU to M2 pitch 400.
[03/23 03:23:18     17s] **WARN: (IMPLF-200):	Pin 'I' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/23 03:23:18     17s] Type 'man IMPLF-200' for more detail.
[03/23 03:23:18     17s] 
[03/23 03:23:18     17s] viaInitial starts at Thu Mar 23 03:23:18 2023
viaInitial ends at Thu Mar 23 03:23:18 2023

##  Check design process and node:  
##  Both design process and tech node are not set.

[03/23 03:23:18     17s] Starting library reading in 'Multi-threaded flow' (with '8' threads)
[03/23 03:23:19     19s] Reading WC_LIB timing library /home/linux/ieng6/ee260bwi23/public/PDKdata/lib/tcbn65gpluswc.lib.
[03/23 03:23:19     19s] Read 811 cells in library tcbn65gpluswc.
[03/23 03:23:19     19s] Library reading multithread flow ended.
[03/23 03:23:19     19s] Starting library reading in 'Multi-threaded flow' (with '8' threads)
[03/23 03:23:19     21s] Reading BC_LIB timing library /home/linux/ieng6/ee260bwi23/public/PDKdata/lib/tcbn65gplusbc.lib.
[03/23 03:23:19     21s] Read 811 cells in library tcbn65gplusbc.
[03/23 03:23:19     21s] Library reading multithread flow ended.
[03/23 03:23:19     22s] Ending "PreSetAnalysisView" (total cpu=0:00:04.2, real=0:00:01.0, peak res=685.7M, current mem=518.7M)
[03/23 03:23:19     22s] *** End library_loading (cpu=0.07min, real=0.02min, mem=68.0M, fe_cpu=0.37min, fe_real=0.50min, fe_mem=782.4M) ***
[03/23 03:23:19     22s] #% Begin Load netlist data ... (date=03/23 03:23:19, mem=518.7M)
[03/23 03:23:19     22s] *** Begin netlist parsing (mem=782.4M) ***
[03/23 03:23:19     22s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D4' is defined in LEF but not in the timing library.
[03/23 03:23:19     22s] Type 'man IMPVL-159' for more detail.
[03/23 03:23:19     22s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D4' is defined in LEF but not in the timing library.
[03/23 03:23:19     22s] Type 'man IMPVL-159' for more detail.
[03/23 03:23:19     22s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D2' is defined in LEF but not in the timing library.
[03/23 03:23:19     22s] Type 'man IMPVL-159' for more detail.
[03/23 03:23:19     22s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D2' is defined in LEF but not in the timing library.
[03/23 03:23:19     22s] Type 'man IMPVL-159' for more detail.
[03/23 03:23:19     22s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D1' is defined in LEF but not in the timing library.
[03/23 03:23:19     22s] Type 'man IMPVL-159' for more detail.
[03/23 03:23:19     22s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D1' is defined in LEF but not in the timing library.
[03/23 03:23:19     22s] Type 'man IMPVL-159' for more detail.
[03/23 03:23:19     22s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D0' is defined in LEF but not in the timing library.
[03/23 03:23:19     22s] Type 'man IMPVL-159' for more detail.
[03/23 03:23:19     22s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D0' is defined in LEF but not in the timing library.
[03/23 03:23:19     22s] Type 'man IMPVL-159' for more detail.
[03/23 03:23:19     22s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D4' is defined in LEF but not in the timing library.
[03/23 03:23:19     22s] Type 'man IMPVL-159' for more detail.
[03/23 03:23:19     22s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D4' is defined in LEF but not in the timing library.
[03/23 03:23:19     22s] Type 'man IMPVL-159' for more detail.
[03/23 03:23:19     22s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D2' is defined in LEF but not in the timing library.
[03/23 03:23:19     22s] Type 'man IMPVL-159' for more detail.
[03/23 03:23:19     22s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D2' is defined in LEF but not in the timing library.
[03/23 03:23:19     22s] Type 'man IMPVL-159' for more detail.
[03/23 03:23:19     22s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D1' is defined in LEF but not in the timing library.
[03/23 03:23:19     22s] Type 'man IMPVL-159' for more detail.
[03/23 03:23:19     22s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D1' is defined in LEF but not in the timing library.
[03/23 03:23:19     22s] Type 'man IMPVL-159' for more detail.
[03/23 03:23:19     22s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D0' is defined in LEF but not in the timing library.
[03/23 03:23:19     22s] Type 'man IMPVL-159' for more detail.
[03/23 03:23:19     22s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D0' is defined in LEF but not in the timing library.
[03/23 03:23:19     22s] Type 'man IMPVL-159' for more detail.
[03/23 03:23:19     22s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D4' is defined in LEF but not in the timing library.
[03/23 03:23:19     22s] Type 'man IMPVL-159' for more detail.
[03/23 03:23:19     22s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D4' is defined in LEF but not in the timing library.
[03/23 03:23:19     22s] Type 'man IMPVL-159' for more detail.
[03/23 03:23:19     22s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D2' is defined in LEF but not in the timing library.
[03/23 03:23:19     22s] Type 'man IMPVL-159' for more detail.
[03/23 03:23:19     22s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D2' is defined in LEF but not in the timing library.
[03/23 03:23:19     22s] Type 'man IMPVL-159' for more detail.
[03/23 03:23:19     22s] **WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
[03/23 03:23:19     22s] To increase the message display limit, refer to the product command reference manual.
[03/23 03:23:19     22s] Created 811 new cells from 2 timing libraries.
[03/23 03:23:19     22s] Reading netlist ...
[03/23 03:23:19     22s] Backslashed names will retain backslash and a trailing blank character.
[03/23 03:23:19     22s] Reading verilog netlist '../dualcore.out.v'
[03/23 03:23:19     22s] 
[03/23 03:23:19     22s] *** Memory Usage v#1 (Current mem = 783.359M, initial mem = 283.785M) ***
[03/23 03:23:19     22s] *** End netlist parsing (cpu=0:00:00.3, real=0:00:00.0, mem=783.4M) ***
[03/23 03:23:20     22s] #% End Load netlist data ... (date=03/23 03:23:19, total cpu=0:00:00.4, real=0:00:01.0, peak res=547.3M, current mem=546.1M)
[03/23 03:23:20     22s] Set top cell to dualcore.
[03/23 03:23:20     22s] Hooked 1622 DB cells to tlib cells.
[03/23 03:23:20     22s] Ending "BindLib:" (total cpu=0:00:00.3, real=0:00:00.0, peak res=578.4M, current mem=578.4M)
[03/23 03:23:20     22s] Starting recursive module instantiation check.
[03/23 03:23:20     22s] No recursion found.
[03/23 03:23:20     22s] Building hierarchical netlist for Cell dualcore ...
[03/23 03:23:20     22s] *** Netlist is unique.
[03/23 03:23:20     22s] Setting Std. cell height to 3600 DBU (smallest netlist inst).
[03/23 03:23:20     22s] ** info: there are 2186 modules.
[03/23 03:23:20     22s] ** info: there are 36505 stdCell insts.
[03/23 03:23:20     22s] 
[03/23 03:23:20     22s] *** Memory Usage v#1 (Current mem = 829.773M, initial mem = 283.785M) ***
[03/23 03:23:20     22s] **WARN: (IMPFP-3961):	The techSite 'dcore' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[03/23 03:23:20     22s] Type 'man IMPFP-3961' for more detail.
[03/23 03:23:20     22s] **WARN: (IMPFP-3961):	The techSite 'ccore' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[03/23 03:23:20     22s] Type 'man IMPFP-3961' for more detail.
[03/23 03:23:20     23s] Set Default Net Delay as 1000 ps.
[03/23 03:23:20     23s] Set Default Net Load as 0.5 pF. 
[03/23 03:23:20     23s] Set Default Input Pin Transition as 0.1 ps.
[03/23 03:23:20     23s] Extraction setup Started 
[03/23 03:23:20     23s] Initializing multi-corner RC extraction with 2 active RC Corners ...
[03/23 03:23:20     23s] Reading Capacitance Table File /home/linux/ieng6/ee260bwi23/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable ...
[03/23 03:23:20     23s] **WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[03/23 03:23:20     23s] **WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[03/23 03:23:20     23s] **WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
[03/23 03:23:20     23s] **WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
[03/23 03:23:20     23s] Reading Capacitance Table File /home/linux/ieng6/ee260bwi23/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cbest.captable ...
[03/23 03:23:20     23s] **WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[03/23 03:23:20     23s] **WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[03/23 03:23:20     23s] **WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
[03/23 03:23:20     23s] **WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
[03/23 03:23:20     23s] Importing multi-corner RC tables ... 
[03/23 03:23:20     23s] Summary of Active RC-Corners : 
[03/23 03:23:20     23s]  
[03/23 03:23:20     23s]  Analysis View: WC_VIEW
[03/23 03:23:20     23s]     RC-Corner Name        : Cmax
[03/23 03:23:20     23s]     RC-Corner Index       : 0
[03/23 03:23:20     23s]     RC-Corner Temperature : 125 Celsius
[03/23 03:23:20     23s]     RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi23/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable'
[03/23 03:23:20     23s]     RC-Corner PreRoute Res Factor         : 1
[03/23 03:23:20     23s]     RC-Corner PreRoute Cap Factor         : 1
[03/23 03:23:20     23s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[03/23 03:23:20     23s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[03/23 03:23:20     23s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[03/23 03:23:20     23s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[03/23 03:23:20     23s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[03/23 03:23:21     23s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[03/23 03:23:21     23s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[03/23 03:23:21     23s]  
[03/23 03:23:21     23s]  Analysis View: BC_VIEW
[03/23 03:23:21     23s]     RC-Corner Name        : Cmin
[03/23 03:23:21     23s]     RC-Corner Index       : 1
[03/23 03:23:21     23s]     RC-Corner Temperature : -40 Celsius
[03/23 03:23:21     23s]     RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi23/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cbest.captable'
[03/23 03:23:21     23s]     RC-Corner PreRoute Res Factor         : 1
[03/23 03:23:21     23s]     RC-Corner PreRoute Cap Factor         : 1
[03/23 03:23:21     23s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[03/23 03:23:21     23s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[03/23 03:23:21     23s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[03/23 03:23:21     23s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[03/23 03:23:21     23s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[03/23 03:23:21     23s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[03/23 03:23:21     23s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[03/23 03:23:21     23s] LayerId::1 widthSet size::4
[03/23 03:23:21     23s] LayerId::2 widthSet size::4
[03/23 03:23:21     23s] LayerId::3 widthSet size::4
[03/23 03:23:21     23s] LayerId::4 widthSet size::4
[03/23 03:23:21     23s] LayerId::5 widthSet size::4
[03/23 03:23:21     23s] LayerId::6 widthSet size::4
[03/23 03:23:21     23s] LayerId::7 widthSet size::4
[03/23 03:23:21     23s] LayerId::8 widthSet size::4
[03/23 03:23:21     23s] Updating RC grid for preRoute extraction ...
[03/23 03:23:21     23s] Initializing multi-corner capacitance tables ... 
[03/23 03:23:21     23s] Initializing multi-corner resistance tables ...
[03/23 03:23:21     23s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.850000 ; wcR: 0.000000 ; newSi: 0.000000 ; pMod: 82 ; 
[03/23 03:23:21     23s] *Info: initialize multi-corner CTS.
[03/23 03:23:21     23s] Ending "SetAnalysisView" (total cpu=0:00:00.3, real=0:00:00.0, peak res=777.4M, current mem=591.9M)
[03/23 03:23:21     23s] Reading timing constraints file '../dualcore.sdc' ...
[03/23 03:23:21     23s] Current (total cpu=0:00:23.9, real=0:00:32.0, peak res=788.8M, current mem=788.8M)
[03/23 03:23:21     23s] INFO (CTE): Constraints read successfully.
[03/23 03:23:21     23s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=832.7M, current mem=832.7M)
[03/23 03:23:21     24s] Current (total cpu=0:00:24.0, real=0:00:32.0, peak res=832.7M, current mem=832.7M)
[03/23 03:23:21     24s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[03/23 03:23:21     24s] Creating Cell Server ...(0, 1, 1, 1)
[03/23 03:23:21     24s] Summary for sequential cells identification: 
[03/23 03:23:21     24s]   Identified SBFF number: 199
[03/23 03:23:21     24s]   Identified MBFF number: 0
[03/23 03:23:21     24s]   Identified SB Latch number: 0
[03/23 03:23:21     24s]   Identified MB Latch number: 0
[03/23 03:23:21     24s]   Not identified SBFF number: 0
[03/23 03:23:21     24s]   Not identified MBFF number: 0
[03/23 03:23:21     24s]   Not identified SB Latch number: 0
[03/23 03:23:21     24s]   Not identified MB Latch number: 0
[03/23 03:23:21     24s]   Number of sequential cells which are not FFs: 104
[03/23 03:23:21     24s] Total number of combinational cells: 497
[03/23 03:23:21     24s] Total number of sequential cells: 303
[03/23 03:23:21     24s] Total number of tristate cells: 11
[03/23 03:23:21     24s] Total number of level shifter cells: 0
[03/23 03:23:21     24s] Total number of power gating cells: 0
[03/23 03:23:21     24s] Total number of isolation cells: 0
[03/23 03:23:21     24s] Total number of power switch cells: 0
[03/23 03:23:21     24s] Total number of pulse generator cells: 0
[03/23 03:23:21     24s] Total number of always on buffers: 0
[03/23 03:23:21     24s] Total number of retention cells: 0
[03/23 03:23:21     24s] List of usable buffers: BUFFD1 BUFFD0 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 BUFFD12 BUFFD16 CKBD1 CKBD0 CKBD2 CKBD3 CKBD4 CKBD6 CKBD8 CKBD12 CKBD16
[03/23 03:23:21     24s] Total number of usable buffers: 18
[03/23 03:23:21     24s] List of unusable buffers: BUFFD20 BUFFD24 CKBD20 CKBD24 GBUFFD1 GBUFFD3 GBUFFD2 GBUFFD4 GBUFFD8
[03/23 03:23:21     24s] Total number of unusable buffers: 9
[03/23 03:23:21     24s] List of usable inverters: CKND1 CKND0 CKND2 CKND3 CKND4 CKND6 CKND8 CKND12 CKND16 INVD1 INVD0 INVD2 INVD3 INVD4 INVD6 INVD8 INVD12 INVD16
[03/23 03:23:21     24s] Total number of usable inverters: 18
[03/23 03:23:21     24s] List of unusable inverters: CKND20 CKND24 GINVD2 GINVD1 GINVD4 GINVD3 GINVD8 INVD20 INVD24
[03/23 03:23:21     24s] Total number of unusable inverters: 9
[03/23 03:23:21     24s] List of identified usable delay cells:
[03/23 03:23:21     24s] Total number of identified usable delay cells: 0
[03/23 03:23:21     24s] List of identified unusable delay cells: DEL0 DEL005 DEL01 DEL015 DEL02 DEL1 DEL2 DEL3 DEL4
[03/23 03:23:21     24s] Total number of identified unusable delay cells: 9
[03/23 03:23:21     24s] Creating Cell Server, finished. 
[03/23 03:23:21     24s] 
[03/23 03:23:21     24s] All delay cells are dont_use. Buffers will be used to fix hold violations.
[03/23 03:23:21     24s] Deleting Cell Server ...
[03/23 03:23:21     24s] 
[03/23 03:23:21     24s] *** Summary of all messages that are not suppressed in this session:
[03/23 03:23:21     24s] Severity  ID               Count  Summary                                  
[03/23 03:23:21     24s] WARNING   IMPLF-200            1  Pin '%s' in macro '%s' has no ANTENNAGAT...
[03/23 03:23:21     24s] WARNING   IMPFP-3961           2  The techSite '%s' has no related standar...
[03/23 03:23:22     24s] WARNING   IMPEXT-2710          2  Basic Cap table for layer M%d is ignored...
[03/23 03:23:22     24s] WARNING   IMPEXT-2760          2  Layer M%d specified in the cap table is ...
[03/23 03:23:22     24s] WARNING   IMPEXT-2771          2  Via %s specified in the cap table is ign...
[03/23 03:23:22     24s] WARNING   IMPEXT-2801          2  Resistance values are not provided in th...
[03/23 03:23:22     24s] WARNING   IMPVL-159         1622  Pin '%s' of cell '%s' is defined in LEF ...
[03/23 03:23:22     24s] *** Message Summary: 1633 warning(s), 0 error(s)
[03/23 03:23:22     24s] 
[03/23 03:23:22     24s] <CMD> set_interactive_constraint_modes {CON}
[03/23 03:23:22     24s] <CMD> setDesignMode -process 65
[03/23 03:23:22     24s] ##  Process: 65            (User Set)               
[03/23 03:23:22     24s] ##     Node: (not set)                           
[03/23 03:23:22     24s] 
##  Check design process and node:  
##  Design tech node is not set.

[03/23 03:23:22     24s] Applying the recommended capacitance filtering threshold values for 65nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
[03/23 03:23:22     24s] 	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
[03/23 03:23:22     24s] 	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
[03/23 03:23:22     24s] 	The accuracy mode for postRoute effortLevel low extraction will be set to 'high'.
[03/23 03:23:22     24s] 	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode will be 'medium' if Quantus QRC technology file is specified else 'low'.
[03/23 03:23:22     24s] <CMD> floorPlan -site core -r 1 0.50 10.0 10.0 10.0 10.0
[03/23 03:23:22     24s] **WARN: (IMPFP-3961):	The techSite 'dcore' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[03/23 03:23:22     24s] Type 'man IMPFP-3961' for more detail.
[03/23 03:23:22     24s] **WARN: (IMPFP-3961):	The techSite 'ccore' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[03/23 03:23:22     24s] Type 'man IMPFP-3961' for more detail.
[03/23 03:23:22     24s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[03/23 03:23:22     24s] <CMD> timeDesign -preplace -prefix preplace
[03/23 03:23:22     24s] Setting timing_disable_library_data_to_data_checks to 'true'.
[03/23 03:23:22     24s] Setting timing_disable_user_data_to_data_checks to 'true'.
[03/23 03:23:22     24s] Multithreaded Timing Analysis is initialized with 8 threads
[03/23 03:23:22     24s] 
[03/23 03:23:22     24s] Set Using Default Delay Limit as 101.
[03/23 03:23:22     24s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[03/23 03:23:22     24s] Setting High Fanout Nets ( > 100 ) as ideal temporarily for -prePlace option
[03/23 03:23:22     24s] Set Default Net Delay as 0 ps.
[03/23 03:23:22     24s] Set Default Net Load as 0 pF. 
[03/23 03:23:22     24s] Effort level <high> specified for reg2reg path_group
[03/23 03:23:22     26s] Effort level <high> specified for reg2cgate path_group
[03/23 03:23:23     26s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1357.9M
[03/23 03:23:23     26s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1357.9M
[03/23 03:23:23     26s] Use non-trimmed site array because memory saving is not enough.
[03/23 03:23:23     26s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1393.0M
[03/23 03:23:23     26s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.004, MEM:1394.0M
[03/23 03:23:23     26s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.120, REAL:0.107, MEM:1394.0M
[03/23 03:23:23     26s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.130, REAL:0.118, MEM:1394.0M
[03/23 03:23:23     26s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1394.0M
[03/23 03:23:23     26s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:1390.9M
[03/23 03:23:23     26s] Starting delay calculation for Setup views
[03/23 03:23:23     27s] AAE DB initialization (MEM=1413.8 CPU=0:00:00.3 REAL=0:00:00.0) 
[03/23 03:23:23     27s] #################################################################################
[03/23 03:23:23     27s] # Design Stage: PreRoute
[03/23 03:23:23     27s] # Design Name: dualcore
[03/23 03:23:23     27s] # Design Mode: 65nm
[03/23 03:23:23     27s] # Analysis Mode: MMMC Non-OCV 
[03/23 03:23:23     27s] # Parasitics Mode: No SPEF/RCDB
[03/23 03:23:23     27s] # Signoff Settings: SI Off 
[03/23 03:23:23     27s] #################################################################################
[03/23 03:23:24     27s] Topological Sorting (REAL = 0:00:01.0, MEM = 1419.4M, InitMEM = 1413.8M)
[03/23 03:23:24     28s] Calculate delays in BcWc mode...
[03/23 03:23:24     28s] Start delay calculation (fullDC) (8 T). (MEM=1435.39)
[03/23 03:23:24     28s] Start AAE Lib Loading. (MEM=1446.91)
[03/23 03:23:24     28s] End AAE Lib Loading. (MEM=1475.52 CPU=0:00:00.0 Real=0:00:00.0)
[03/23 03:23:24     28s] End AAE Lib Interpolated Model. (MEM=1475.52 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 03:23:25     29s] First Iteration Infinite Tw... 
[03/23 03:23:25     33s] Total number of fetched objects 38689
[03/23 03:23:25     33s] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[03/23 03:23:25     33s] End delay calculation. (MEM=1890.93 CPU=0:00:04.3 REAL=0:00:00.0)
[03/23 03:23:26     34s] End delay calculation (fullDC). (MEM=1807.85 CPU=0:00:06.0 REAL=0:00:02.0)
[03/23 03:23:26     34s] *** CDM Built up (cpu=0:00:06.9  real=0:00:03.0  mem= 1807.8M) ***
[03/23 03:23:26     35s] *** Done Building Timing Graph (cpu=0:00:08.9 real=0:00:03.0 totSessionCpu=0:00:35.5 mem=1775.8M)
[03/23 03:23:27     36s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -1.250  | -1.250  |  0.236  | -0.026  |
|           TNS (ns):| -66.968 | -64.704 |  0.000  | -2.264  |
|    Violating Paths:|   625   |   537   |    0    |   88    |
|          All Paths:|  10993  |  8256   |   218   |  3539   |
+--------------------+---------+---------+---------+---------+

Density: 49.982%
------------------------------------------------------------
Set Using Default Delay Limit as 1000.
[03/23 03:23:27     36s] Resetting back High Fanout Nets as non-ideal
[03/23 03:23:27     36s] Set Default Net Delay as 1000 ps.
[03/23 03:23:27     36s] Set Default Net Load as 0.5 pF. 
[03/23 03:23:27     36s] Reported timing to dir ./timingReports
[03/23 03:23:27     36s] Total CPU time: 12.28 sec
[03/23 03:23:27     36s] Total Real time: 5.0 sec
[03/23 03:23:27     36s] Total Memory Usage: 1429.324219 Mbytes
[03/23 03:23:27     36s] 
[03/23 03:23:27     36s] =============================================================================================
[03/23 03:23:27     36s]  Final TAT Report for timeDesign
[03/23 03:23:27     36s] =============================================================================================
[03/23 03:23:27     36s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/23 03:23:27     36s] ---------------------------------------------------------------------------------------------
[03/23 03:23:27     36s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 03:23:27     36s] [ TimingUpdate           ]      1   0:00:00.3  (   4.7 % )     0:00:03.3 /  0:00:08.9    2.7
[03/23 03:23:27     36s] [ FullDelayCalc          ]      1   0:00:03.1  (  57.9 % )     0:00:03.1 /  0:00:07.7    2.5
[03/23 03:23:27     36s] [ OptSummaryReport       ]      1   0:00:00.4  (   7.4 % )     0:00:04.3 /  0:00:10.0    2.3
[03/23 03:23:27     36s] [ TimingReport           ]      1   0:00:00.0  (   0.0 % )     0:00:00.1 /  0:00:00.4    2.8
[03/23 03:23:27     36s] [ GenerateReports        ]      1   0:00:00.4  (   8.0 % )     0:00:00.4 /  0:00:00.4    1.0
[03/23 03:23:27     36s] [ ReportAnalysisSummary  ]      2   0:00:00.1  (   2.7 % )     0:00:00.1 /  0:00:00.4    2.9
[03/23 03:23:27     36s] [ MISC                   ]          0:00:01.0  (  19.3 % )     0:00:01.0 /  0:00:02.2    2.2
[03/23 03:23:27     36s] ---------------------------------------------------------------------------------------------
[03/23 03:23:27     36s]  timeDesign TOTAL                   0:00:05.3  ( 100.0 % )     0:00:05.3 /  0:00:12.3    2.3
[03/23 03:23:27     36s] ---------------------------------------------------------------------------------------------
[03/23 03:23:27     36s] 
[03/23 03:23:27     36s] <CMD> globalNetConnect VDD -type pgpin -pin VDD -inst * -verbose
[03/23 03:23:27     36s] 36505 new pwr-pin connections were made to global net 'VDD'.
[03/23 03:23:27     36s] <CMD> globalNetConnect VSS -type pgpin -pin VSS -inst * -verbose
[03/23 03:23:27     36s] 36505 new gnd-pin connections were made to global net 'VSS'.
[03/23 03:23:27     36s] <CMD> addRing -spacing {top 2 bottom 2 left 2 right 2} -width {top 3 bottom 3 left 3 right 3} -layer {top M1 bottom M1 left M2 right M2} -center 1 -type core_rings -nets {VSS  VDD}
[03/23 03:23:27     36s] #% Begin addRing (date=03/23 03:23:27, mem=1040.7M)
[03/23 03:23:27     36s] 
[03/23 03:23:27     36s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1429.3M)
[03/23 03:23:27     36s] Ring generation is complete.
[03/23 03:23:27     36s] vias are now being generated.
[03/23 03:23:27     36s] addRing created 8 wires.
[03/23 03:23:27     36s] ViaGen created 8 vias, deleted 0 via to avoid violation.
[03/23 03:23:27     36s] +--------+----------------+----------------+
[03/23 03:23:27     36s] |  Layer |     Created    |     Deleted    |
[03/23 03:23:27     36s] +--------+----------------+----------------+
[03/23 03:23:27     36s] |   M1   |        4       |       NA       |
[03/23 03:23:27     36s] |  VIA1  |        8       |        0       |
[03/23 03:23:27     36s] |   M2   |        4       |       NA       |
[03/23 03:23:27     36s] +--------+----------------+----------------+
[03/23 03:23:27     36s] #% End addRing (date=03/23 03:23:27, total cpu=0:00:00.0, real=0:00:00.0, peak res=1042.6M, current mem=1042.6M)
[03/23 03:23:27     36s] <CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer M8 -stacked_via_bottom_layer M1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
[03/23 03:23:27     36s] addStripe will allow jog to connect padcore ring and block ring.
[03/23 03:23:27     36s] 
[03/23 03:23:27     36s] Stripes will stop at the boundary of the specified area.
[03/23 03:23:27     36s] When breaking rings, the power planner will consider the existence of blocks.
[03/23 03:23:27     36s] Stripes will not extend to closest target.
[03/23 03:23:27     36s] The power planner will set stripe antenna targets to none (no trimming allowed).
[03/23 03:23:27     36s] Stripes will not be created over regions without power planning wires.
[03/23 03:23:27     36s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[03/23 03:23:27     36s] addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
[03/23 03:23:27     36s] Offset for stripe breaking is set to 0.
[03/23 03:23:27     36s] <CMD> addStripe -nets {VSS VDD} -layer M4 -direction vertical -width 1.8 -spacing 1.8 -number_of_sets 20 -start_from left -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit M8 -padcore_ring_bottom_layer_limit M1 -block_ring_top_layer_limit M8 -block_ring_bottom_layer_limit M1 -use_wire_group 0 -snap_wire_center_to_grid None
[03/23 03:23:27     36s] #% Begin addStripe (date=03/23 03:23:27, mem=1042.6M)
[03/23 03:23:27     36s] 
[03/23 03:23:27     36s] Initialize fgc environment(mem: 1429.3M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1429.3M)
[03/23 03:23:27     36s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1429.3M)
[03/23 03:23:27     36s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1429.3M)
[03/23 03:23:27     36s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1429.3M)
[03/23 03:23:27     36s] Starting stripe generation ...
[03/23 03:23:27     36s] Non-Default Mode Option Settings :
[03/23 03:23:27     36s]   NONE
[03/23 03:23:27     36s] **WARN: (IMPPP-4063):	Multi-CPU is set to 4 in addStripe automatically according to the free memory on the current machine.  When the number of CPU in setMultiCpuUsage is more than 4, addStripe gets worse runtime caused by data exchange and other time consuming operations
[03/23 03:23:27     36s] Multi-CPU acceleration using 4 CPU(s).
[03/23 03:23:27     36s] Multi-CPU acceleration using 4 CPU(s).
[03/23 03:23:27     36s] Stripe generation is complete.
[03/23 03:23:27     36s] vias are now being generated.
[03/23 03:23:27     36s] **WARN: (IMPPP-4063):	Multi-CPU is set to 4 in addStripe automatically according to the free memory on the current machine.  When the number of CPU in setMultiCpuUsage is more than 4, addStripe gets worse runtime caused by data exchange and other time consuming operations
[03/23 03:23:27     36s] Multi-CPU acceleration using 4 CPU(s).
[03/23 03:23:28     36s] Multi-CPU acceleration using 4 CPU(s).
[03/23 03:23:28     37s] Multi-CPU acceleration using 4 CPU(s).
[03/23 03:23:28     37s] Multi-CPU acceleration using 4 CPU(s).
[03/23 03:23:28     37s] addStripe created 40 wires.
[03/23 03:23:28     37s] ViaGen created 240 vias, deleted 0 via to avoid violation.
[03/23 03:23:28     37s] +--------+----------------+----------------+
[03/23 03:23:28     37s] |  Layer |     Created    |     Deleted    |
[03/23 03:23:28     37s] +--------+----------------+----------------+
[03/23 03:23:28     37s] |  VIA1  |       80       |        0       |
[03/23 03:23:28     37s] |  VIA2  |       80       |        0       |
[03/23 03:23:28     37s] |  VIA3  |       80       |        0       |
[03/23 03:23:28     37s] |   M4   |       40       |       NA       |
[03/23 03:23:28     37s] +--------+----------------+----------------+
[03/23 03:23:28     37s] #% End addStripe (date=03/23 03:23:28, total cpu=0:00:00.6, real=0:00:01.0, peak res=1043.1M, current mem=1043.1M)
[03/23 03:23:28     37s] <CMD> sroute
[03/23 03:23:28     37s] #% Begin sroute (date=03/23 03:23:28, mem=1043.1M)
[03/23 03:23:28     37s] *** Begin SPECIAL ROUTE on Thu Mar 23 03:23:28 2023 ***
[03/23 03:23:28     37s] SPECIAL ROUTE ran on directory: /home/linux/ieng6/oce/1b/agnaneswaran/systolic-transformer/dual_core_opt/pnr
[03/23 03:23:28     37s] SPECIAL ROUTE ran on machine: ieng6-ece-03.ucsd.edu (Linux 3.10.0-1160.80.1.el7.x86_64 Xeon 2.00Ghz)
[03/23 03:23:28     37s] 
[03/23 03:23:28     37s] Begin option processing ...
[03/23 03:23:28     37s] srouteConnectPowerBump set to false
[03/23 03:23:28     37s] routeSpecial set to true
[03/23 03:23:28     37s] srouteConnectConverterPin set to false
[03/23 03:23:28     37s] srouteFollowCorePinEnd set to 3
[03/23 03:23:28     37s] srouteJogControl set to "preferWithChanges differentLayer"
[03/23 03:23:28     37s] sroutePadPinAllPorts set to true
[03/23 03:23:28     37s] sroutePreserveExistingRoutes set to true
[03/23 03:23:28     37s] srouteRoutePowerBarPortOnBothDir set to true
[03/23 03:23:28     37s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 2573.00 megs.
[03/23 03:23:28     37s] 
[03/23 03:23:28     37s] Reading DB technology information...
[03/23 03:23:28     37s] Finished reading DB technology information.
[03/23 03:23:28     37s] Reading floorplan and netlist information...
[03/23 03:23:28     37s] Finished reading floorplan and netlist information.
[03/23 03:23:28     37s] Read in 17 layers, 8 routing layers, 1 overlap layer
[03/23 03:23:28     37s] Read in 846 macros, 180 used
[03/23 03:23:28     37s] Read in 180 components
[03/23 03:23:28     37s]   180 core components: 180 unplaced, 0 placed, 0 fixed
[03/23 03:23:28     37s] Read in 305 logical pins
[03/23 03:23:28     37s] Read in 305 nets
[03/23 03:23:28     37s] Read in 2 special nets, 2 routed
[03/23 03:23:28     37s] Read in 360 terminals
[03/23 03:23:28     37s] Begin power routing ...
[03/23 03:23:28     37s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VDD net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[03/23 03:23:28     37s] **WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VDD net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
[03/23 03:23:28     37s] Type 'man IMPSR-1256' for more detail.
[03/23 03:23:28     37s] Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in the technology file, or change option to include pin in given range.
[03/23 03:23:28     37s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VSS net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[03/23 03:23:28     37s] **WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VSS net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
[03/23 03:23:28     37s] Type 'man IMPSR-1256' for more detail.
[03/23 03:23:28     37s] Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in the technology file, or change option to include pin in given range.
[03/23 03:23:29     38s] CPU time for FollowPin 0 seconds
[03/23 03:23:29     38s] CPU time for FollowPin 0 seconds
[03/23 03:23:30     38s]   Number of IO ports routed: 0
[03/23 03:23:30     38s]   Number of Block ports routed: 0
[03/23 03:23:30     38s]   Number of Stripe ports routed: 0
[03/23 03:23:30     38s]   Number of Core ports routed: 588
[03/23 03:23:30     38s]   Number of Pad ports routed: 0
[03/23 03:23:30     38s]   Number of Power Bump ports routed: 0
[03/23 03:23:30     38s]   Number of Followpin connections: 294
[03/23 03:23:30     38s] End power routing: cpu: 0:00:01, real: 0:00:02, peak: 2582.00 megs.
[03/23 03:23:30     38s] 
[03/23 03:23:30     38s] 
[03/23 03:23:30     38s] 
[03/23 03:23:30     38s]  Begin updating DB with routing results ...
[03/23 03:23:30     38s]  Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
[03/23 03:23:30     38s] Pin and blockage extraction finished
[03/23 03:23:30     38s] 
[03/23 03:23:30     38s] sroute created 882 wires.
[03/23 03:23:30     38s] ViaGen created 18228 vias, deleted 0 via to avoid violation.
[03/23 03:23:30     38s] +--------+----------------+----------------+
[03/23 03:23:30     38s] |  Layer |     Created    |     Deleted    |
[03/23 03:23:30     38s] +--------+----------------+----------------+
[03/23 03:23:30     38s] |   M1   |       882      |       NA       |
[03/23 03:23:30     38s] |  VIA1  |      6468      |        0       |
[03/23 03:23:30     38s] |  VIA2  |      5880      |        0       |
[03/23 03:23:30     38s] |  VIA3  |      5880      |        0       |
[03/23 03:23:30     38s] +--------+----------------+----------------+
[03/23 03:23:30     38s] #% End sroute (date=03/23 03:23:30, total cpu=0:00:01.7, real=0:00:02.0, peak res=1057.1M, current mem=1057.1M)
[03/23 03:23:30     38s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[03/23 03:23:30     38s] <CMD> setPinAssignMode -pinEditInBatch true
[03/23 03:23:30     38s] <CMD> editPin -pinWidth 0.2 -pinDepth 0.6 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Left -layer 3 -spreadType center -spacing 0.8 -pin {clk* core_gate* rst* inst_core* mem_in_*}
[03/23 03:23:31     40s] Successfully spread [104] pins.
[03/23 03:23:31     40s] editPin : finished (cpu = 0:00:01.1 real = 0:00:01.0, mem = 1467.6M).
[03/23 03:23:31     40s] <CMD> setPinAssignMode -pinEditInBatch false
[03/23 03:23:31     40s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[03/23 03:23:31     40s] <CMD> setPinAssignMode -pinEditInBatch true
[03/23 03:23:31     40s] <CMD> editPin -pinWidth 0.2 -pinDepth 0.6 -fixOverlap 1 -unit MICRON -spreadDirection counterclockwise -side Bottom -layer 3 -spreadType center -spacing 0.8 -pin {s_valid* norm_valid psum_norm* out_core* }
[03/23 03:23:31     40s] Successfully spread [201] pins.
[03/23 03:23:31     40s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1467.6M).
[03/23 03:23:31     40s] <CMD> setPinAssignMode -pinEditInBatch false
[03/23 03:23:31     40s] <CMD> legalizePin
[03/23 03:23:31     40s] #% Begin legalizePin (date=03/23 03:23:31, mem=1096.5M)
[03/23 03:23:31     40s] 
[03/23 03:23:31     40s] Start pin legalization for the partition [dualcore]:
[03/23 03:23:31     40s] Moving Pin [out_core1[87]] to LEGAL location ( 214.100    0.000 2 )
[03/23 03:23:31     40s] Moving Pin [out_core1[86]] to LEGAL location ( 214.900    0.000 2 )
[03/23 03:23:31     40s] Moving Pin [out_core1[85]] to LEGAL location ( 215.700    0.000 2 )
[03/23 03:23:31     40s] Moving Pin [out_core1[84]] to LEGAL location ( 216.500    0.000 2 )
[03/23 03:23:31     40s] Moving Pin [out_core1[83]] to LEGAL location ( 217.300    0.000 2 )
[03/23 03:23:31     40s] Moving Pin [out_core1[82]] to LEGAL location ( 218.100    0.000 2 )
[03/23 03:23:31     40s] Moving Pin [out_core1[81]] to LEGAL location ( 218.900    0.000 2 )
[03/23 03:23:31     40s] Moving Pin [out_core1[80]] to LEGAL location ( 219.700    0.000 2 )
[03/23 03:23:31     40s] Moving Pin [out_core1[79]] to LEGAL location ( 220.500    0.000 2 )
[03/23 03:23:31     40s] Moving Pin [out_core1[78]] to LEGAL location ( 221.300    0.000 2 )
[03/23 03:23:31     40s] Moving Pin [out_core1[77]] to LEGAL location ( 222.100    0.000 2 )
[03/23 03:23:31     40s] Moving Pin [out_core1[76]] to LEGAL location ( 222.900    0.000 2 )
[03/23 03:23:31     40s] Moving Pin [out_core1[75]] to LEGAL location ( 223.700    0.000 2 )
[03/23 03:23:31     40s] Moving Pin [out_core1[74]] to LEGAL location ( 224.500    0.000 2 )
[03/23 03:23:31     40s] Moving Pin [out_core1[73]] to LEGAL location ( 225.300    0.000 2 )
[03/23 03:23:31     40s] Moving Pin [out_core1[72]] to LEGAL location ( 226.100    0.000 2 )
[03/23 03:23:31     40s] Moving Pin [out_core1[71]] to LEGAL location ( 226.900    0.000 2 )
[03/23 03:23:31     40s] Moving Pin [out_core1[70]] to LEGAL location ( 227.700    0.000 2 )
[03/23 03:23:31     40s] Moving Pin [out_core1[69]] to LEGAL location ( 228.500    0.000 2 )
[03/23 03:23:31     40s] Moving Pin [out_core1[68]] to LEGAL location ( 229.300    0.000 2 )
[03/23 03:23:31     40s] Moving Pin [out_core1[67]] to LEGAL location ( 230.100    0.000 2 )
[03/23 03:23:31     40s] Moving Pin [out_core1[66]] to LEGAL location ( 230.900    0.000 2 )
[03/23 03:23:31     40s] Moving Pin [out_core1[65]] to LEGAL location ( 231.700    0.000 2 )
[03/23 03:23:31     40s] Moving Pin [out_core1[64]] to LEGAL location ( 232.500    0.000 2 )
[03/23 03:23:31     40s] Moving Pin [out_core1[63]] to LEGAL location ( 233.300    0.000 2 )
[03/23 03:23:31     40s] Moving Pin [out_core1[62]] to LEGAL location ( 234.100    0.000 2 )
[03/23 03:23:31     40s] Moving Pin [out_core1[61]] to LEGAL location ( 234.900    0.000 2 )
[03/23 03:23:31     40s] Moving Pin [out_core1[60]] to LEGAL location ( 235.700    0.000 2 )
[03/23 03:23:31     40s] Moving Pin [out_core1[59]] to LEGAL location ( 236.500    0.000 2 )
[03/23 03:23:31     40s] Moving Pin [out_core1[58]] to LEGAL location ( 237.300    0.000 2 )
[03/23 03:23:31     40s] Moving Pin [out_core1[57]] to LEGAL location ( 238.100    0.000 2 )
[03/23 03:23:31     40s] Moving Pin [out_core1[56]] to LEGAL location ( 238.900    0.000 2 )
[03/23 03:23:31     40s] Moving Pin [out_core1[55]] to LEGAL location ( 239.700    0.000 2 )
[03/23 03:23:31     40s] Moving Pin [out_core1[54]] to LEGAL location ( 240.500    0.000 2 )
[03/23 03:23:31     40s] Moving Pin [out_core1[53]] to LEGAL location ( 241.300    0.000 2 )
[03/23 03:23:31     40s] Moving Pin [out_core1[52]] to LEGAL location ( 242.100    0.000 2 )
[03/23 03:23:31     40s] Moving Pin [out_core1[51]] to LEGAL location ( 242.900    0.000 2 )
[03/23 03:23:31     40s] Moving Pin [out_core1[50]] to LEGAL location ( 243.700    0.000 2 )
[03/23 03:23:31     40s] Moving Pin [out_core1[49]] to LEGAL location ( 244.500    0.000 2 )
[03/23 03:23:31     40s] Moving Pin [out_core1[48]] to LEGAL location ( 245.300    0.000 2 )
[03/23 03:23:31     40s] Moving Pin [out_core1[47]] to LEGAL location ( 246.100    0.000 2 )
[03/23 03:23:31     40s] Moving Pin [out_core1[46]] to LEGAL location ( 246.900    0.000 2 )
[03/23 03:23:31     40s] Moving Pin [out_core1[45]] to LEGAL location ( 247.700    0.000 2 )
[03/23 03:23:31     40s] Moving Pin [out_core1[44]] to LEGAL location ( 248.500    0.000 2 )
[03/23 03:23:31     40s] Moving Pin [out_core1[43]] to LEGAL location ( 249.300    0.000 2 )
[03/23 03:23:31     40s] Moving Pin [out_core1[42]] to LEGAL location ( 250.100    0.000 2 )
[03/23 03:23:31     40s] Moving Pin [out_core1[41]] to LEGAL location ( 250.900    0.000 2 )
[03/23 03:23:31     40s] Moving Pin [out_core1[40]] to LEGAL location ( 251.700    0.000 2 )
[03/23 03:23:31     40s] Moving Pin [out_core1[39]] to LEGAL location ( 252.500    0.000 2 )
[03/23 03:23:31     40s] Moving Pin [out_core1[38]] to LEGAL location ( 253.300    0.000 2 )
[03/23 03:23:31     40s] Moving Pin [out_core1[37]] to LEGAL location ( 254.100    0.000 2 )
[03/23 03:23:31     40s] Moving Pin [out_core1[36]] to LEGAL location ( 254.900    0.000 2 )
[03/23 03:23:31     40s] Moving Pin [out_core1[35]] to LEGAL location ( 255.700    0.000 2 )
[03/23 03:23:31     40s] Moving Pin [out_core1[34]] to LEGAL location ( 256.500    0.000 2 )
[03/23 03:23:31     40s] Moving Pin [out_core1[33]] to LEGAL location ( 257.300    0.000 2 )
[03/23 03:23:31     40s] Moving Pin [out_core1[32]] to LEGAL location ( 258.100    0.000 2 )
[03/23 03:23:31     40s] Moving Pin [out_core1[31]] to LEGAL location ( 258.900    0.000 2 )
[03/23 03:23:31     40s] Moving Pin [out_core1[30]] to LEGAL location ( 259.700    0.000 2 )
[03/23 03:23:31     40s] Moving Pin [out_core1[29]] to LEGAL location ( 260.500    0.000 2 )
[03/23 03:23:31     40s] Moving Pin [out_core1[28]] to LEGAL location ( 261.300    0.000 2 )
[03/23 03:23:31     40s] Moving Pin [out_core1[27]] to LEGAL location ( 262.100    0.000 2 )
[03/23 03:23:31     40s] Moving Pin [out_core1[26]] to LEGAL location ( 262.900    0.000 2 )
[03/23 03:23:31     40s] Moving Pin [out_core1[25]] to LEGAL location ( 263.700    0.000 2 )
[03/23 03:23:31     40s] Moving Pin [out_core1[24]] to LEGAL location ( 264.500    0.000 2 )
[03/23 03:23:31     40s] Moving Pin [out_core1[23]] to LEGAL location ( 265.300    0.000 2 )
[03/23 03:23:31     40s] Moving Pin [out_core1[22]] to LEGAL location ( 266.100    0.000 2 )
[03/23 03:23:31     40s] Moving Pin [out_core1[21]] to LEGAL location ( 266.900    0.000 2 )
[03/23 03:23:31     40s] Moving Pin [out_core1[20]] to LEGAL location ( 267.700    0.000 2 )
[03/23 03:23:31     40s] Moving Pin [out_core1[19]] to LEGAL location ( 268.500    0.000 2 )
[03/23 03:23:31     40s] Moving Pin [out_core1[18]] to LEGAL location ( 269.300    0.000 2 )
[03/23 03:23:31     40s] Moving Pin [out_core1[17]] to LEGAL location ( 270.100    0.000 2 )
[03/23 03:23:31     40s] Moving Pin [out_core1[16]] to LEGAL location ( 270.900    0.000 2 )
[03/23 03:23:31     40s] Moving Pin [out_core1[15]] to LEGAL location ( 271.700    0.000 2 )
[03/23 03:23:31     40s] Moving Pin [out_core1[14]] to LEGAL location ( 272.500    0.000 2 )
[03/23 03:23:31     40s] Moving Pin [out_core1[13]] to LEGAL location ( 273.300    0.000 2 )
[03/23 03:23:31     40s] Moving Pin [out_core1[12]] to LEGAL location ( 274.100    0.000 2 )
[03/23 03:23:31     40s] Moving Pin [out_core1[11]] to LEGAL location ( 274.900    0.000 2 )
[03/23 03:23:31     40s] Moving Pin [out_core1[10]] to LEGAL location ( 275.700    0.000 2 )
[03/23 03:23:31     40s] Moving Pin [out_core1[9]] to LEGAL location ( 276.500    0.000 2 )
[03/23 03:23:31     40s] Moving Pin [out_core1[8]] to LEGAL location ( 277.300    0.000 2 )
[03/23 03:23:31     40s] Moving Pin [out_core1[7]] to LEGAL location ( 278.100    0.000 2 )
[03/23 03:23:31     40s] Moving Pin [out_core1[6]] to LEGAL location ( 278.900    0.000 2 )
[03/23 03:23:31     40s] Moving Pin [out_core1[5]] to LEGAL location ( 279.700    0.000 2 )
[03/23 03:23:31     40s] Moving Pin [out_core1[4]] to LEGAL location ( 280.500    0.000 2 )
[03/23 03:23:31     40s] Moving Pin [out_core1[3]] to LEGAL location ( 281.300    0.000 2 )
[03/23 03:23:31     40s] Moving Pin [out_core1[2]] to LEGAL location ( 282.100    0.000 2 )
[03/23 03:23:31     40s] Moving Pin [out_core1[1]] to LEGAL location ( 282.900    0.000 2 )
[03/23 03:23:31     40s] Moving Pin [out_core1[0]] to LEGAL location ( 283.700    0.000 2 )
[03/23 03:23:31     40s] Moving Pin [out_core2[87]] to LEGAL location ( 284.500    0.000 2 )
[03/23 03:23:31     40s] Moving Pin [out_core2[86]] to LEGAL location ( 285.300    0.000 2 )
[03/23 03:23:31     40s] Moving Pin [out_core2[85]] to LEGAL location ( 286.100    0.000 2 )
[03/23 03:23:31     40s] Moving Pin [out_core2[84]] to LEGAL location ( 286.900    0.000 2 )
[03/23 03:23:31     40s] Moving Pin [out_core2[83]] to LEGAL location ( 287.700    0.000 2 )
[03/23 03:23:31     40s] Moving Pin [out_core2[82]] to LEGAL location ( 288.500    0.000 2 )
[03/23 03:23:31     40s] Moving Pin [out_core2[81]] to LEGAL location ( 289.300    0.000 2 )
[03/23 03:23:31     40s] Moving Pin [out_core2[80]] to LEGAL location ( 290.100    0.000 2 )
[03/23 03:23:31     40s] Moving Pin [out_core2[79]] to LEGAL location ( 290.900    0.000 2 )
[03/23 03:23:31     40s] Moving Pin [out_core2[78]] to LEGAL location ( 291.700    0.000 2 )
[03/23 03:23:31     40s] Moving Pin [out_core2[77]] to LEGAL location ( 292.500    0.000 2 )
[03/23 03:23:31     40s] Moving Pin [out_core2[76]] to LEGAL location ( 293.300    0.000 2 )
[03/23 03:23:31     40s] Moving Pin [out_core2[75]] to LEGAL location ( 294.100    0.000 2 )
[03/23 03:23:31     40s] Moving Pin [out_core2[74]] to LEGAL location ( 294.900    0.000 2 )
[03/23 03:23:31     40s] Moving Pin [out_core2[73]] to LEGAL location ( 295.700    0.000 2 )
[03/23 03:23:31     40s] Moving Pin [out_core2[72]] to LEGAL location ( 296.500    0.000 2 )
[03/23 03:23:31     40s] Moving Pin [out_core2[71]] to LEGAL location ( 297.300    0.000 2 )
[03/23 03:23:31     40s] Moving Pin [out_core2[70]] to LEGAL location ( 298.100    0.000 2 )
[03/23 03:23:31     40s] Moving Pin [out_core2[69]] to LEGAL location ( 298.900    0.000 2 )
[03/23 03:23:31     40s] Moving Pin [out_core2[68]] to LEGAL location ( 299.700    0.000 2 )
[03/23 03:23:31     40s] Moving Pin [out_core2[67]] to LEGAL location ( 300.500    0.000 2 )
[03/23 03:23:31     40s] Moving Pin [out_core2[66]] to LEGAL location ( 301.300    0.000 2 )
[03/23 03:23:31     40s] Moving Pin [out_core2[65]] to LEGAL location ( 302.100    0.000 2 )
[03/23 03:23:31     40s] Moving Pin [out_core2[64]] to LEGAL location ( 302.900    0.000 2 )
[03/23 03:23:31     40s] Moving Pin [out_core2[63]] to LEGAL location ( 303.700    0.000 2 )
[03/23 03:23:31     40s] Moving Pin [out_core2[62]] to LEGAL location ( 304.500    0.000 2 )
[03/23 03:23:31     40s] Moving Pin [out_core2[61]] to LEGAL location ( 305.300    0.000 2 )
[03/23 03:23:31     40s] Moving Pin [out_core2[60]] to LEGAL location ( 306.100    0.000 2 )
[03/23 03:23:31     40s] Moving Pin [out_core2[59]] to LEGAL location ( 306.900    0.000 2 )
[03/23 03:23:31     40s] Moving Pin [out_core2[58]] to LEGAL location ( 307.700    0.000 2 )
[03/23 03:23:31     40s] Moving Pin [out_core2[57]] to LEGAL location ( 308.500    0.000 2 )
[03/23 03:23:31     40s] Moving Pin [out_core2[56]] to LEGAL location ( 309.300    0.000 2 )
[03/23 03:23:31     40s] Moving Pin [out_core2[55]] to LEGAL location ( 310.100    0.000 2 )
[03/23 03:23:31     40s] Moving Pin [out_core2[54]] to LEGAL location ( 310.900    0.000 2 )
[03/23 03:23:31     40s] Moving Pin [out_core2[53]] to LEGAL location ( 311.700    0.000 2 )
[03/23 03:23:31     40s] Moving Pin [out_core2[52]] to LEGAL location ( 312.500    0.000 2 )
[03/23 03:23:31     40s] Moving Pin [out_core2[51]] to LEGAL location ( 313.300    0.000 2 )
[03/23 03:23:31     40s] Moving Pin [out_core2[50]] to LEGAL location ( 314.100    0.000 2 )
[03/23 03:23:31     40s] Moving Pin [out_core2[49]] to LEGAL location ( 314.900    0.000 2 )
[03/23 03:23:31     40s] Moving Pin [out_core2[48]] to LEGAL location ( 315.700    0.000 2 )
[03/23 03:23:31     40s] Moving Pin [out_core2[47]] to LEGAL location ( 316.500    0.000 2 )
[03/23 03:23:31     40s] Moving Pin [out_core2[46]] to LEGAL location ( 317.300    0.000 2 )
[03/23 03:23:31     40s] Moving Pin [out_core2[45]] to LEGAL location ( 318.100    0.000 2 )
[03/23 03:23:31     40s] Moving Pin [out_core2[44]] to LEGAL location ( 318.900    0.000 2 )
[03/23 03:23:31     40s] Moving Pin [out_core2[43]] to LEGAL location ( 319.700    0.000 2 )
[03/23 03:23:31     40s] Moving Pin [out_core2[42]] to LEGAL location ( 320.500    0.000 2 )
[03/23 03:23:31     40s] Moving Pin [out_core2[41]] to LEGAL location ( 321.300    0.000 2 )
[03/23 03:23:31     40s] Moving Pin [out_core2[40]] to LEGAL location ( 322.100    0.000 2 )
[03/23 03:23:31     40s] Moving Pin [out_core2[39]] to LEGAL location ( 322.900    0.000 2 )
[03/23 03:23:31     40s] Moving Pin [out_core2[38]] to LEGAL location ( 323.700    0.000 2 )
[03/23 03:23:31     40s] Moving Pin [out_core2[37]] to LEGAL location ( 324.500    0.000 2 )
[03/23 03:23:31     40s] Moving Pin [out_core2[36]] to LEGAL location ( 325.300    0.000 2 )
[03/23 03:23:31     40s] Moving Pin [out_core2[35]] to LEGAL location ( 326.100    0.000 2 )
[03/23 03:23:31     40s] Moving Pin [out_core2[34]] to LEGAL location ( 326.900    0.000 2 )
[03/23 03:23:31     40s] Moving Pin [out_core2[33]] to LEGAL location ( 327.700    0.000 2 )
[03/23 03:23:31     40s] Moving Pin [out_core2[32]] to LEGAL location ( 328.500    0.000 2 )
[03/23 03:23:31     40s] Moving Pin [out_core2[31]] to LEGAL location ( 329.300    0.000 2 )
[03/23 03:23:31     40s] Moving Pin [out_core2[30]] to LEGAL location ( 330.100    0.000 2 )
[03/23 03:23:31     40s] Moving Pin [out_core2[29]] to LEGAL location ( 330.900    0.000 2 )
[03/23 03:23:31     40s] Moving Pin [out_core2[28]] to LEGAL location ( 331.700    0.000 2 )
[03/23 03:23:31     40s] Moving Pin [out_core2[27]] to LEGAL location ( 332.500    0.000 2 )
[03/23 03:23:31     40s] Moving Pin [out_core2[26]] to LEGAL location ( 333.300    0.000 2 )
[03/23 03:23:31     40s] Moving Pin [out_core2[25]] to LEGAL location ( 334.100    0.000 2 )
[03/23 03:23:31     40s] Moving Pin [out_core2[24]] to LEGAL location ( 334.900    0.000 2 )
[03/23 03:23:31     40s] Moving Pin [out_core2[23]] to LEGAL location ( 335.700    0.000 2 )
[03/23 03:23:31     40s] Moving Pin [out_core2[22]] to LEGAL location ( 336.500    0.000 2 )
[03/23 03:23:31     40s] Moving Pin [out_core2[21]] to LEGAL location ( 337.300    0.000 2 )
[03/23 03:23:31     40s] Moving Pin [out_core2[20]] to LEGAL location ( 338.100    0.000 2 )
[03/23 03:23:31     40s] Moving Pin [out_core2[19]] to LEGAL location ( 338.900    0.000 2 )
[03/23 03:23:31     40s] Moving Pin [out_core2[18]] to LEGAL location ( 339.700    0.000 2 )
[03/23 03:23:31     40s] Moving Pin [out_core2[17]] to LEGAL location ( 340.500    0.000 2 )
[03/23 03:23:31     40s] Moving Pin [out_core2[16]] to LEGAL location ( 341.300    0.000 2 )
[03/23 03:23:31     40s] Moving Pin [out_core2[15]] to LEGAL location ( 342.100    0.000 2 )
[03/23 03:23:31     40s] Moving Pin [out_core2[14]] to LEGAL location ( 342.900    0.000 2 )
[03/23 03:23:31     40s] Moving Pin [out_core2[13]] to LEGAL location ( 343.700    0.000 2 )
[03/23 03:23:31     40s] Moving Pin [out_core2[12]] to LEGAL location ( 344.500    0.000 2 )
[03/23 03:23:31     40s] Moving Pin [out_core2[11]] to LEGAL location ( 345.300    0.000 2 )
[03/23 03:23:31     40s] Moving Pin [out_core2[10]] to LEGAL location ( 346.100    0.000 2 )
[03/23 03:23:31     40s] Moving Pin [out_core2[9]] to LEGAL location ( 346.900    0.000 2 )
[03/23 03:23:31     40s] Moving Pin [out_core2[8]] to LEGAL location ( 347.700    0.000 2 )
[03/23 03:23:31     40s] Moving Pin [out_core2[7]] to LEGAL location ( 348.500    0.000 2 )
[03/23 03:23:31     40s] Moving Pin [out_core2[6]] to LEGAL location ( 349.300    0.000 2 )
[03/23 03:23:31     40s] Moving Pin [out_core2[5]] to LEGAL location ( 350.100    0.000 2 )
[03/23 03:23:31     40s] Moving Pin [out_core2[4]] to LEGAL location ( 350.900    0.000 2 )
[03/23 03:23:31     40s] Moving Pin [out_core2[3]] to LEGAL location ( 351.700    0.000 2 )
[03/23 03:23:31     40s] Moving Pin [out_core2[2]] to LEGAL location ( 352.500    0.000 2 )
[03/23 03:23:31     40s] Moving Pin [out_core2[1]] to LEGAL location ( 353.300    0.000 2 )
[03/23 03:23:31     40s] Moving Pin [out_core2[0]] to LEGAL location ( 354.100    0.000 2 )
[03/23 03:23:31     40s] Moving Pin [s_valid1] to LEGAL location ( 194.100    0.000 2 )
[03/23 03:23:31     40s] Moving Pin [s_valid2] to LEGAL location ( 194.900    0.000 2 )
[03/23 03:23:31     40s] Moving Pin [psum_norm_1[10]] to LEGAL location ( 196.500    0.000 2 )
[03/23 03:23:31     40s] Moving Pin [psum_norm_1[9]] to LEGAL location ( 197.300    0.000 2 )
[03/23 03:23:31     40s] Moving Pin [psum_norm_1[8]] to LEGAL location ( 198.100    0.000 2 )
[03/23 03:23:31     40s] Moving Pin [psum_norm_1[7]] to LEGAL location ( 198.900    0.000 2 )
[03/23 03:23:31     40s] Moving Pin [psum_norm_1[6]] to LEGAL location ( 199.700    0.000 2 )
[03/23 03:23:31     40s] Moving Pin [psum_norm_1[5]] to LEGAL location ( 200.500    0.000 2 )
[03/23 03:23:31     40s] Moving Pin [psum_norm_1[4]] to LEGAL location ( 201.300    0.000 2 )
[03/23 03:23:31     40s] Moving Pin [psum_norm_1[3]] to LEGAL location ( 202.100    0.000 2 )
[03/23 03:23:31     40s] Moving Pin [psum_norm_1[2]] to LEGAL location ( 202.900    0.000 2 )
[03/23 03:23:31     40s] Moving Pin [psum_norm_1[1]] to LEGAL location ( 203.700    0.000 2 )
[03/23 03:23:31     40s] Moving Pin [psum_norm_1[0]] to LEGAL location ( 204.500    0.000 2 )
[03/23 03:23:31     40s] Moving Pin [psum_norm_2[10]] to LEGAL location ( 205.300    0.000 2 )
[03/23 03:23:31     40s] Moving Pin [psum_norm_2[9]] to LEGAL location ( 206.100    0.000 2 )
[03/23 03:23:31     40s] Moving Pin [psum_norm_2[8]] to LEGAL location ( 206.900    0.000 2 )
[03/23 03:23:31     40s] Moving Pin [psum_norm_2[7]] to LEGAL location ( 207.700    0.000 2 )
[03/23 03:23:31     40s] Moving Pin [psum_norm_2[6]] to LEGAL location ( 208.500    0.000 2 )
[03/23 03:23:31     40s] Moving Pin [psum_norm_2[5]] to LEGAL location ( 209.300    0.000 2 )
[03/23 03:23:31     40s] Moving Pin [psum_norm_2[4]] to LEGAL location ( 210.100    0.000 2 )
[03/23 03:23:31     40s] Moving Pin [psum_norm_2[3]] to LEGAL location ( 210.900    0.000 2 )
[03/23 03:23:31     40s] Moving Pin [psum_norm_2[2]] to LEGAL location ( 211.700    0.000 2 )
[03/23 03:23:31     40s] Moving Pin [psum_norm_2[1]] to LEGAL location ( 212.500    0.000 2 )
[03/23 03:23:31     40s] Moving Pin [psum_norm_2[0]] to LEGAL location ( 213.300    0.000 2 )
[03/23 03:23:31     40s] Moving Pin [norm_valid] to LEGAL location ( 195.700    0.000 2 )
[03/23 03:23:31     40s] Summary report for top level: [dualcore] 
[03/23 03:23:31     40s] 	Total Pads                         : 0
[03/23 03:23:31     40s] 	Total Pins                         : 305
[03/23 03:23:31     40s] 	Legally Assigned Pins              : 305
[03/23 03:23:31     40s] 	Illegally Assigned Pins            : 0
[03/23 03:23:31     40s] 	Unplaced Pins                      : 0
[03/23 03:23:31     40s] 	Constant/Spl Net Pins              : 0
[03/23 03:23:31     40s] 	Internal Pins                      : 0
[03/23 03:23:31     40s] 	Legally Assigned Feedthrough Pins  : 0
[03/23 03:23:31     40s] 	Illegally Assigned Feedthrough Pins: 0
[03/23 03:23:31     40s] End of Summary report
[03/23 03:23:31     40s] 201 pin(s) of the Partition dualcore were legalized.
[03/23 03:23:31     40s] End pin legalization for the partition [dualcore].
[03/23 03:23:31     40s] 
[03/23 03:23:31     40s] #% End legalizePin (date=03/23 03:23:31, total cpu=0:00:00.1, real=0:00:00.0, peak res=1097.6M, current mem=1097.6M)
[03/23 03:23:31     40s] <CMD> checkPinAssignment
[03/23 03:23:31     40s] #% Begin checkPinAssignment (date=03/23 03:23:31, mem=1097.6M)
[03/23 03:23:31     40s] Checking pins of top cell dualcore ... completed
[03/23 03:23:31     40s] 
[03/23 03:23:31     40s] ===========================================================================================================================
[03/23 03:23:31     40s]                                                 checkPinAssignment Summary
[03/23 03:23:31     40s] ===========================================================================================================================
[03/23 03:23:31     40s] Partition   | pads  | pins   | legal  | illegal | internal | internal illegal | FT     | FT illegal | constant | unplaced |
[03/23 03:23:31     40s] ===========================================================================================================================
[03/23 03:23:31     40s] dualcore    |     0 |    305 |    305 |       0 |        0 |                0 |      0 |          0 |        0 |        0 |
[03/23 03:23:31     40s] ===========================================================================================================================
[03/23 03:23:31     40s] TOTAL       |     0 |    305 |    305 |       0 |        0 |                0 |      0 |          0 |        0 |        0 |
[03/23 03:23:31     40s] ===========================================================================================================================
[03/23 03:23:31     40s] #% End checkPinAssignment (date=03/23 03:23:31, total cpu=0:00:00.1, real=0:00:00.0, peak res=1097.9M, current mem=1097.9M)
[03/23 03:23:31     40s] <CMD> saveDesign floorplan.enc
[03/23 03:23:31     40s] #% Begin save design ... (date=03/23 03:23:31, mem=1098.0M)
[03/23 03:23:31     40s] % Begin Save ccopt configuration ... (date=03/23 03:23:31, mem=1101.0M)
[03/23 03:23:31     40s] % End Save ccopt configuration ... (date=03/23 03:23:31, total cpu=0:00:00.0, real=0:00:00.0, peak res=1101.9M, current mem=1101.9M)
[03/23 03:23:31     40s] % Begin Save netlist data ... (date=03/23 03:23:31, mem=1101.9M)
[03/23 03:23:31     40s] Writing Binary DB to floorplan.enc.dat.tmp/vbin/dualcore.v.bin in multi-threaded mode...
[03/23 03:23:31     40s] % End Save netlist data ... (date=03/23 03:23:31, total cpu=0:00:00.1, real=0:00:00.0, peak res=1105.6M, current mem=1105.6M)
[03/23 03:23:31     40s] Saving symbol-table file in separate thread ...
[03/23 03:23:31     40s] Saving congestion map file in separate thread ...
[03/23 03:23:31     40s] Saving congestion map file floorplan.enc.dat.tmp/dualcore.route.congmap.gz ...
[03/23 03:23:31     40s] % Begin Save AAE data ... (date=03/23 03:23:31, mem=1106.5M)
[03/23 03:23:31     40s] Saving AAE Data ...
[03/23 03:23:31     40s] % End Save AAE data ... (date=03/23 03:23:31, total cpu=0:00:00.0, real=0:00:00.0, peak res=1106.5M, current mem=1106.5M)
[03/23 03:23:31     40s] % Begin Save clock tree data ... (date=03/23 03:23:31, mem=1117.6M)
[03/23 03:23:31     40s] % End Save clock tree data ... (date=03/23 03:23:31, total cpu=0:00:00.0, real=0:00:00.0, peak res=1117.6M, current mem=1117.6M)
[03/23 03:23:32     40s] Saving preference file floorplan.enc.dat.tmp/gui.pref.tcl ...
[03/23 03:23:32     40s] Saving mode setting ...
[03/23 03:23:32     40s] Saving global file ...
[03/23 03:23:32     40s] Saving Drc markers ...
[03/23 03:23:32     40s] ... No Drc file written since there is no markers found.
[03/23 03:23:32     40s] Saving floorplan file in separate thread ...
[03/23 03:23:32     40s] Saving PG file in separate thread ...
[03/23 03:23:32     40s] Saving placement file in separate thread ...
[03/23 03:23:32     40s] Saving property file in separate thread ...
[03/23 03:23:32     40s] Saving PG file floorplan.enc.dat.tmp/dualcore.pg.gz
[03/23 03:23:32     40s] ** Saving stdCellPlacement_binary (version# 2) ...
[03/23 03:23:32     40s] Saving property file floorplan.enc.dat.tmp/dualcore.prop
[03/23 03:23:32     40s] TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
[03/23 03:23:32     40s] Save Adaptive View Pruing View Names to Binary file
[03/23 03:23:32     40s] *** Completed savePlace (cpu=0:00:00.1 real=0:00:00.0 mem=1561.8M) ***
[03/23 03:23:32     40s] *** Completed saveProperty (cpu=0:00:00.1 real=0:00:00.0 mem=1561.8M) ***
[03/23 03:23:32     40s] *** Completed savePGFile (cpu=0:00:00.1 real=0:00:00.0 mem=1561.8M) ***
[03/23 03:23:32     40s] TAT_INFO: ::savePGFile REAL = 0 : CPU = 0 : MEM = 0.
[03/23 03:23:32     40s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[03/23 03:23:32     41s] *** Completed saveRoute (cpu=0:00:00.1 real=0:00:00.0 mem=1545.8M) ***
[03/23 03:23:32     41s] TAT_INFO: ::saveRoute REAL = 0 : CPU = 0 : MEM = 0.
[03/23 03:23:32     41s] TAT_INFO: ::db::saveAnnotationAndProp REAL = 0 : CPU = 0 : MEM = 0.
[03/23 03:23:32     41s] TAT_INFO: ::db::saveSymbolTable REAL = 1 : CPU = 0 : MEM = 0.
[03/23 03:23:32     41s] TAT_INFO: ::saveCongMap REAL = 1 : CPU = 0 : MEM = 0.
[03/23 03:23:32     41s] % Begin Save power constraints data ... (date=03/23 03:23:32, mem=1120.2M)
[03/23 03:23:32     41s] % End Save power constraints data ... (date=03/23 03:23:32, total cpu=0:00:00.0, real=0:00:00.0, peak res=1120.3M, current mem=1120.3M)
[03/23 03:23:34     42s] Generated self-contained design floorplan.enc.dat.tmp
[03/23 03:23:34     42s] #% End save design ... (date=03/23 03:23:34, total cpu=0:00:02.2, real=0:00:03.0, peak res=1121.7M, current mem=1121.7M)
[03/23 03:23:34     42s] *** Message Summary: 0 warning(s), 0 error(s)
[03/23 03:23:34     42s] 
[03/23 03:23:34     42s] <CMD> setPlaceMode -timingDriven true -reorderScan false -congEffort medium -modulePlan false
[03/23 03:23:34     42s] **WARN: (IMPTCM-125):	Option "-modulePlan" for command setPlaceMode is obsolete and will be ignored. It no longer has any effect and should be removed from your script.
[03/23 03:23:34     42s] <CMD> setOptMode -effort high -powerEffort high -leakageToDynamicRatio 0.5 -fixFanoutLoad true -restruct true -verbose true
[03/23 03:23:34     42s] <CMD> place_opt_design
[03/23 03:23:34     42s] No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
[03/23 03:23:34     42s] *** Starting GigaPlace ***
[03/23 03:23:34     42s] **INFO: user set placement options
[03/23 03:23:34     42s] setPlaceMode -place_global_cong_effort medium -place_global_reorder_scan false -timingDriven true
[03/23 03:23:34     42s] **INFO: user set opt options
[03/23 03:23:34     42s] setOptMode -effort high -fixFanoutLoad true -leakageToDynamicRatio 0.5 -powerEffort high -restruct true -verbose true
[03/23 03:23:34     42s] #optDebug: fT-E <X 2 3 1 0>
[03/23 03:23:34     42s] OPERPROF: Starting DPlace-Init at level 1, MEM:1534.1M
[03/23 03:23:34     42s] z: 2, totalTracks: 1
[03/23 03:23:34     42s] z: 4, totalTracks: 1
[03/23 03:23:34     42s] z: 6, totalTracks: 1
[03/23 03:23:34     42s] z: 8, totalTracks: 1
[03/23 03:23:34     42s] #spOpts: N=65 
[03/23 03:23:34     42s] All LLGs are deleted
[03/23 03:23:34     42s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1534.1M
[03/23 03:23:34     42s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.010, REAL:0.001, MEM:1534.1M
[03/23 03:23:34     42s] # Building dualcore llgBox search-tree.
[03/23 03:23:34     42s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1535.1M
[03/23 03:23:34     42s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1535.1M
[03/23 03:23:34     42s] Core basic site is core
[03/23 03:23:34     42s] SiteArray: non-trimmed site array dimensions = 293 x 2643
[03/23 03:23:34     42s] SiteArray: use 3,301,376 bytes
[03/23 03:23:34     42s] SiteArray: current memory after site array memory allocation 1538.2M
[03/23 03:23:34     42s] SiteArray: FP blocked sites are writable
[03/23 03:23:34     42s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/23 03:23:34     42s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1538.2M
[03/23 03:23:34     42s] Process 18562 wires and vias for routing blockage analysis
[03/23 03:23:34     42s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.100, REAL:0.018, MEM:1538.2M
[03/23 03:23:34     42s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.200, REAL:0.112, MEM:1538.2M
[03/23 03:23:34     42s] OPERPROF:     Starting CMU at level 3, MEM:1538.2M
[03/23 03:23:34     42s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.005, MEM:1538.2M
[03/23 03:23:34     42s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.210, REAL:0.128, MEM:1538.2M
[03/23 03:23:34     42s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=1538.2MB).
[03/23 03:23:34     42s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.280, REAL:0.199, MEM:1538.2M
[03/23 03:23:34     42s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1538.2M
[03/23 03:23:34     43s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1538.2M
[03/23 03:23:34     43s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.010, REAL:0.001, MEM:1535.1M
[03/23 03:23:34     43s] All LLGs are deleted
[03/23 03:23:34     43s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1535.1M
[03/23 03:23:34     43s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1535.1M
[03/23 03:23:34     43s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.080, REAL:0.027, MEM:1535.1M
[03/23 03:23:35     43s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[03/23 03:23:35     43s] -place_design_floorplan_mode false         # bool, default=false
[03/23 03:23:35     43s] [check_scan_connected]: number of scan connected with missing definition = 0, number of scan = 0, number of sequential = 10629, percentage of missing scan cell = 0.00% (0 / 10629)
[03/23 03:23:35     43s] no activity file in design. spp won't run.
[03/23 03:23:35     43s] ### Time Record (colorize_geometry) is installed.
[03/23 03:23:35     43s] #Start colorize_geometry on Thu Mar 23 03:23:35 2023
[03/23 03:23:35     43s] #
[03/23 03:23:35     43s] ### Time Record (Pre Callback) is installed.
[03/23 03:23:35     43s] ### Time Record (Pre Callback) is uninstalled.
[03/23 03:23:35     43s] ### Time Record (DB Import) is installed.
[03/23 03:23:35     43s] ### Time Record (DB Import) is uninstalled.
[03/23 03:23:35     43s] ### Time Record (Post Callback) is installed.
[03/23 03:23:35     43s] ### Time Record (Post Callback) is uninstalled.
[03/23 03:23:35     43s] #Cpu time = 00:00:00
[03/23 03:23:35     43s] #Elapsed time = 00:00:00
[03/23 03:23:35     43s] #Increased memory = -6.42 (MB)
[03/23 03:23:35     43s] #Total memory = 1131.66 (MB)
[03/23 03:23:35     43s] #Peak memory = 1195.25 (MB)
[03/23 03:23:35     43s] #WARNING (NRIF-19) Failed to complete colorize_geometry on Thu Mar 23 03:23:35 2023
[03/23 03:23:35     43s] #
[03/23 03:23:35     43s] ### Time Record (colorize_geometry) is uninstalled.
[03/23 03:23:35     43s] ### 
[03/23 03:23:35     43s] ###   Scalability Statistics
[03/23 03:23:35     43s] ### 
[03/23 03:23:35     43s] ### ------------------------+----------------+----------------+----------------+
[03/23 03:23:35     43s] ###   colorize_geometry     |        cpu time|    elapsed time|     scalability|
[03/23 03:23:35     43s] ### ------------------------+----------------+----------------+----------------+
[03/23 03:23:35     43s] ###   Pre Callback          |        00:00:00|        00:00:00|             1.0|
[03/23 03:23:35     43s] ###   Post Callback         |        00:00:00|        00:00:00|             1.0|
[03/23 03:23:35     43s] ###   DB Import             |        00:00:00|        00:00:00|             1.0|
[03/23 03:23:35     43s] ###   Entire Command        |        00:00:00|        00:00:00|             1.0|
[03/23 03:23:35     43s] ### ------------------------+----------------+----------------+----------------+
[03/23 03:23:35     43s] ### 
[03/23 03:23:35     43s] ### Creating LA Mngr. totSessionCpu=0:00:43.5 mem=1537.1M
[03/23 03:23:35     43s] ### Creating LA Mngr, finished. totSessionCpu=0:00:43.5 mem=1537.1M
[03/23 03:23:35     43s] *** Start deleteBufferTree ***
[03/23 03:23:36     44s] *info: Marking 0 level shifter instances dont touch
[03/23 03:23:36     44s] *info: Marking 0 always on instances dont touch
[03/23 03:23:36     44s] Info: Detect buffers to remove automatically.
[03/23 03:23:36     44s] Analyzing netlist ...
[03/23 03:23:37     45s] Updating netlist
[03/23 03:23:37     45s] 
[03/23 03:23:37     45s] Cleanup ECO timing graph ...
Cleanup RC data ...
Cleanup routing data ...
*summary: 674 instances (buffers/inverters) removed
[03/23 03:23:37     45s] *       :      2 instances of type 'INVD8' removed
[03/23 03:23:37     45s] *       :      8 instances of type 'INVD6' removed
[03/23 03:23:37     45s] *       :      4 instances of type 'INVD4' removed
[03/23 03:23:37     45s] *       :      6 instances of type 'INVD3' removed
[03/23 03:23:37     45s] *       :     19 instances of type 'INVD2' removed
[03/23 03:23:37     45s] *       :    144 instances of type 'INVD1' removed
[03/23 03:23:37     45s] *       :    256 instances of type 'INVD0' removed
[03/23 03:23:37     45s] *       :      1 instance  of type 'CKND8' removed
[03/23 03:23:37     45s] *       :      4 instances of type 'CKND6' removed
[03/23 03:23:37     45s] *       :      5 instances of type 'CKND4' removed
[03/23 03:23:37     45s] *       :     10 instances of type 'CKND3' removed
[03/23 03:23:37     45s] *       :     82 instances of type 'CKND2' removed
[03/23 03:23:37     45s] *       :      2 instances of type 'CKND16' removed
[03/23 03:23:37     45s] *       :      1 instance  of type 'CKND12' removed
[03/23 03:23:37     45s] *       :     13 instances of type 'CKBD4' removed
[03/23 03:23:37     45s] *       :      8 instances of type 'CKBD2' removed
[03/23 03:23:37     45s] *       :      1 instance  of type 'CKBD12' removed
[03/23 03:23:37     45s] *       :     23 instances of type 'CKBD1' removed
[03/23 03:23:37     45s] *       :      2 instances of type 'BUFFD8' removed
[03/23 03:23:37     45s] *       :      4 instances of type 'BUFFD6' removed
[03/23 03:23:37     45s] *       :      3 instances of type 'BUFFD3' removed
[03/23 03:23:37     45s] *       :     28 instances of type 'BUFFD2' removed
[03/23 03:23:37     45s] *       :      5 instances of type 'BUFFD16' removed
[03/23 03:23:37     45s] *       :     18 instances of type 'BUFFD1' removed
[03/23 03:23:37     45s] *       :     25 instances of type 'BUFFD0' removed
[03/23 03:23:37     45s] *** Finish deleteBufferTree (0:00:02.2) ***
[03/23 03:23:37     45s] Effort level <high> specified for tdgp_reg2reg_default path_group
[03/23 03:23:37     45s] **INFO: No dynamic/leakage power view specified, setting up the setup view "WC_VIEW" as power view
[03/23 03:23:37     45s] 
[03/23 03:23:37     45s] Power Net Detected:
[03/23 03:23:37     45s]         Voltage	    Name
[03/23 03:23:37     45s]              0V	    VSS
[03/23 03:23:37     45s]            0.9V	    VDD
[03/23 03:23:38     46s] #################################################################################
[03/23 03:23:38     46s] # Design Stage: PreRoute
[03/23 03:23:38     46s] # Design Name: dualcore
[03/23 03:23:38     46s] # Design Mode: 65nm
[03/23 03:23:38     46s] # Analysis Mode: MMMC Non-OCV 
[03/23 03:23:38     46s] # Parasitics Mode: No SPEF/RCDB
[03/23 03:23:38     46s] # Signoff Settings: SI Off 
[03/23 03:23:38     46s] #################################################################################
[03/23 03:23:38     47s] Topological Sorting (REAL = 0:00:00.0, MEM = 1639.5M, InitMEM = 1634.0M)
[03/23 03:23:38     47s] *** CDM Built up (cpu=0:00:01.7  real=0:00:00.0  mem= 1639.5M) ***
[03/23 03:23:38     49s]              0V	    VSS
[03/23 03:23:38     49s]            0.9V	    VDD
[03/23 03:23:39     49s] clk2(1000MHz) clk1(1000MHz) Processing average sequential pin duty cycle 
[03/23 03:23:41     51s] Creating Cell Server ...(0, 0, 0, 0)
[03/23 03:23:41     51s] Summary for sequential cells identification: 
[03/23 03:23:41     51s]   Identified SBFF number: 199
[03/23 03:23:41     51s]   Identified MBFF number: 0
[03/23 03:23:41     51s]   Identified SB Latch number: 0
[03/23 03:23:41     51s]   Identified MB Latch number: 0
[03/23 03:23:41     51s]   Not identified SBFF number: 0
[03/23 03:23:41     51s]   Not identified MBFF number: 0
[03/23 03:23:41     51s]   Not identified SB Latch number: 0
[03/23 03:23:41     51s]   Not identified MB Latch number: 0
[03/23 03:23:41     51s]   Number of sequential cells which are not FFs: 104
[03/23 03:23:41     51s]  Visiting view : WC_VIEW
[03/23 03:23:41     51s]    : PowerDomain = none : Weighted F : unweighted  = 14.50 (1.000) with rcCorner = 0
[03/23 03:23:41     51s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = -1
[03/23 03:23:41     51s]  Visiting view : BC_VIEW
[03/23 03:23:41     51s]    : PowerDomain = none : Weighted F : unweighted  = 7.20 (1.000) with rcCorner = 1
[03/23 03:23:41     51s]    : PowerDomain = none : Weighted F : unweighted  = 4.20 (1.000) with rcCorner = -1
[03/23 03:23:41     51s]  Setting StdDelay to 14.50
[03/23 03:23:41     51s] Creating Cell Server, finished. 
[03/23 03:23:41     51s] 
[03/23 03:23:41     51s] Processing average sequential pin duty cycle 
[03/23 03:23:41     51s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:1637.5M
[03/23 03:23:41     51s] Deleted 0 physical inst  (cell - / prefix -).
[03/23 03:23:41     51s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.000, REAL:0.002, MEM:1637.5M
[03/23 03:23:41     51s] INFO: #ExclusiveGroups=0
[03/23 03:23:41     51s] INFO: There are no Exclusive Groups.
[03/23 03:23:41     51s] No user-set net weight.
[03/23 03:23:41     51s] Net fanout histogram:
[03/23 03:23:41     51s] 2		: 27773 (73.5%) nets
[03/23 03:23:41     51s] 3		: 4855 (12.9%) nets
[03/23 03:23:41     51s] 4     -	14	: 4529 (12.0%) nets
[03/23 03:23:41     51s] 15    -	39	: 481 (1.3%) nets
[03/23 03:23:41     51s] 40    -	79	: 57 (0.2%) nets
[03/23 03:23:41     51s] 80    -	159	: 75 (0.2%) nets
[03/23 03:23:41     51s] 160   -	319	: 2 (0.0%) nets
[03/23 03:23:41     51s] 320   -	639	: 0 (0.0%) nets
[03/23 03:23:41     51s] 640   -	1279	: 2 (0.0%) nets
[03/23 03:23:41     51s] 1280  -	2559	: 0 (0.0%) nets
[03/23 03:23:41     51s] 2560  -	5119	: 0 (0.0%) nets
[03/23 03:23:41     51s] 5120+		: 0 (0.0%) nets
[03/23 03:23:41     51s] no activity file in design. spp won't run.
[03/23 03:23:41     51s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=medium gpeffort=medium 
[03/23 03:23:41     51s] Scan chains were not defined.
[03/23 03:23:41     51s] z: 2, totalTracks: 1
[03/23 03:23:41     51s] z: 4, totalTracks: 1
[03/23 03:23:41     51s] z: 6, totalTracks: 1
[03/23 03:23:41     51s] z: 8, totalTracks: 1
[03/23 03:23:41     51s] #spOpts: N=65 minPadR=1.1 
[03/23 03:23:41     52s] #std cell=35932 (0 fixed + 35932 movable) #buf cell=0 #inv cell=4412 #block=0 (0 floating + 0 preplaced)
[03/23 03:23:41     52s] #ioInst=0 #net=37774 #term=120348 #term/net=3.19, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=305
[03/23 03:23:41     52s] stdCell: 35932 single + 0 double + 0 multi
[03/23 03:23:41     52s] Total standard cell length = 76.9294 (mm), area = 0.1385 (mm^2)
[03/23 03:23:41     52s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1637.5M
[03/23 03:23:41     52s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1637.5M
[03/23 03:23:41     52s] Core basic site is core
[03/23 03:23:41     52s] SiteArray: non-trimmed site array dimensions = 293 x 2643
[03/23 03:23:41     52s] SiteArray: use 3,301,376 bytes
[03/23 03:23:41     52s] SiteArray: current memory after site array memory allocation 1640.7M
[03/23 03:23:41     52s] SiteArray: FP blocked sites are writable
[03/23 03:23:41     52s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/23 03:23:41     52s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1672.7M
[03/23 03:23:41     52s] Process 18562 wires and vias for routing blockage analysis
[03/23 03:23:41     52s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.100, REAL:0.020, MEM:1672.7M
[03/23 03:23:42     52s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.210, REAL:0.121, MEM:1672.7M
[03/23 03:23:42     52s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.320, REAL:0.221, MEM:1672.7M
[03/23 03:23:42     52s] OPERPROF: Starting pre-place ADS at level 1, MEM:1672.7M
[03/23 03:23:42     52s] OPERPROF:   Starting pre-place ADS Build Supply Map at level 2, MEM:1672.7M
[03/23 03:23:42     52s] OPERPROF:     Starting ADS RRMInitG at level 3, MEM:1672.7M
[03/23 03:23:42     52s] OPERPROF:     Finished ADS RRMInitG at level 3, CPU:0.000, REAL:0.000, MEM:1672.7M
[03/23 03:23:42     52s] OPERPROF:     Starting ADS RRMCPTSL at level 3, MEM:1672.7M
[03/23 03:23:42     52s] OPERPROF:       Starting ADS RRMBLKB at level 4, MEM:1672.7M
[03/23 03:23:42     52s] OPERPROF:       Finished ADS RRMBLKB at level 4, CPU:0.000, REAL:0.007, MEM:1672.7M
[03/23 03:23:42     52s] OPERPROF:       Starting ADS RRMCPTTR at level 4, MEM:1672.7M
[03/23 03:23:42     52s] OPERPROF:       Finished ADS RRMCPTTR at level 4, CPU:0.000, REAL:0.003, MEM:1672.7M
[03/23 03:23:42     52s] OPERPROF:     Finished ADS RRMCPTSL at level 3, CPU:0.000, REAL:0.010, MEM:1672.7M
[03/23 03:23:42     52s] OPERPROF:   Finished pre-place ADS Build Supply Map at level 2, CPU:0.010, REAL:0.012, MEM:1672.7M
[03/23 03:23:42     52s] ADSU 0.497 -> 0.499. GS 14.400
[03/23 03:23:42     52s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.070, REAL:0.078, MEM:1672.7M
[03/23 03:23:42     52s] Average module density = 0.499.
[03/23 03:23:42     52s] Density for the design = 0.499.
[03/23 03:23:42     52s]        = stdcell_area 384647 sites (138473 um^2) / alloc_area 770626 sites (277425 um^2).
[03/23 03:23:42     52s] Pin Density = 0.1554.
[03/23 03:23:42     52s]             = total # of pins 120348 / total area 774399.
[03/23 03:23:42     52s] OPERPROF: Starting spMPad at level 1, MEM:1672.7M
[03/23 03:23:42     52s] OPERPROF:   Starting spContextMPad at level 2, MEM:1672.7M
[03/23 03:23:42     52s] OPERPROF:   Finished spContextMPad at level 2, CPU:0.000, REAL:0.000, MEM:1672.7M
[03/23 03:23:42     52s] OPERPROF: Finished spMPad at level 1, CPU:0.000, REAL:0.003, MEM:1672.7M
[03/23 03:23:42     52s] Initial padding reaches pin density 0.435 for top
[03/23 03:23:42     52s] InitPadU 0.499 -> 0.631 for top
[03/23 03:23:42     52s] Enabling multi-CPU acceleration with 8 CPU(s) for placement
[03/23 03:23:42     52s] OPERPROF: Starting spSectionHeadInit at level 1, MEM:1672.7M
[03/23 03:23:42     52s] OPERPROF: Finished spSectionHeadInit at level 1, CPU:0.010, REAL:0.009, MEM:1672.7M
[03/23 03:23:42     52s] === lastAutoLevel = 9 
[03/23 03:23:42     52s] Init WL Bound For Global Placement... 
[03/23 03:23:42     52s] OPERPROF: Starting spInitNetWt at level 1, MEM:1672.7M
[03/23 03:23:42     52s] no activity file in design. spp won't run.
[03/23 03:23:42     52s] [spp] 0
[03/23 03:23:42     52s] [adp] 0:1:1:3
[03/23 03:23:42     52s] OPERPROF: Finished spInitNetWt at level 1, CPU:0.050, REAL:0.049, MEM:1672.7M
[03/23 03:23:42     52s] Clock gating cells determined by native netlist tracing.
[03/23 03:23:42     52s] no activity file in design. spp won't run.
[03/23 03:23:42     52s] no activity file in design. spp won't run.
[03/23 03:23:42     52s] OPERPROF: Starting npMain at level 1, MEM:1672.7M
[03/23 03:23:43     52s] OPERPROF:   Starting npPlace at level 2, MEM:1720.7M
[03/23 03:23:44     54s] Iteration  1: Total net bbox = 2.340e+05 (9.58e+04 1.38e+05)
[03/23 03:23:44     54s]               Est.  stn bbox = 2.657e+05 (1.18e+05 1.47e+05)
[03/23 03:23:44     54s]               cpu = 0:00:01.5 real = 0:00:01.0 mem = 1695.7M
[03/23 03:23:44     54s] Iteration  2: Total net bbox = 2.340e+05 (9.58e+04 1.38e+05)
[03/23 03:23:44     54s]               Est.  stn bbox = 2.657e+05 (1.18e+05 1.47e+05)
[03/23 03:23:44     54s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1696.7M
[03/23 03:23:44     54s] OPERPROF:     Starting InitSKP at level 3, MEM:1826.9M
[03/23 03:23:53     68s] *** Finished SKP initialization (cpu=0:00:13.5, real=0:00:09.0)***
[03/23 03:23:53     68s] OPERPROF:     Finished InitSKP at level 3, CPU:13.520, REAL:8.739, MEM:2409.4M
[03/23 03:23:53     69s] exp_mt_sequential is set from setPlaceMode option to 1
[03/23 03:23:53     69s] Setting dotProdMode from setPlaceMode option to Multi-thread sequential mode (nrThread=8)
[03/23 03:23:53     69s] place_exp_mt_interval set to default 32
[03/23 03:23:53     69s] place_exp_mt_interval_bias (first half) set to default 0.750000
[03/23 03:23:57     81s] Iteration  3: Total net bbox = 1.760e+05 (6.96e+04 1.06e+05)
[03/23 03:23:57     81s]               Est.  stn bbox = 2.198e+05 (9.56e+04 1.24e+05)
[03/23 03:23:57     81s]               cpu = 0:00:27.2 real = 0:00:13.0 mem = 2491.1M
[03/23 03:24:24    168s] Iteration  4: Total net bbox = 2.884e+05 (1.05e+05 1.84e+05)
[03/23 03:24:24    168s]               Est.  stn bbox = 3.640e+05 (1.33e+05 2.31e+05)
[03/23 03:24:24    168s]               cpu = 0:01:27 real = 0:00:27.0 mem = 2577.7M
[03/23 03:24:24    168s] Iteration  5: Total net bbox = 2.884e+05 (1.05e+05 1.84e+05)
[03/23 03:24:24    168s]               Est.  stn bbox = 3.640e+05 (1.33e+05 2.31e+05)
[03/23 03:24:24    168s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2577.7M
[03/23 03:24:24    168s] OPERPROF:   Finished npPlace at level 2, CPU:115.980, REAL:40.450, MEM:2465.6M
[03/23 03:24:24    169s] OPERPROF: Finished npMain at level 1, CPU:116.390, REAL:41.841, MEM:2465.6M
[03/23 03:24:24    169s] OPERPROF: Starting npMain at level 1, MEM:2465.6M
[03/23 03:24:24    169s] OPERPROF:   Starting npPlace at level 2, MEM:2561.7M
[03/23 03:24:39    215s] Iteration  6: Total net bbox = 3.398e+05 (1.40e+05 2.00e+05)
[03/23 03:24:39    215s]               Est.  stn bbox = 4.552e+05 (1.90e+05 2.65e+05)
[03/23 03:24:39    215s]               cpu = 0:00:46.1 real = 0:00:15.0 mem = 2606.7M
[03/23 03:24:39    215s] OPERPROF:   Finished npPlace at level 2, CPU:46.200, REAL:14.486, MEM:2510.7M
[03/23 03:24:39    215s] OPERPROF: Finished npMain at level 1, CPU:46.780, REAL:14.948, MEM:2382.6M
[03/23 03:24:39    215s] OPERPROF: Starting npCallHUMEst at level 1, MEM:2382.6M
[03/23 03:24:39    215s] Starting Early Global Route rough congestion estimation: mem = 2382.6M
[03/23 03:24:39    215s] (I)       Started Loading and Dumping File ( Curr Mem: 2382.63 MB )
[03/23 03:24:39    215s] (I)       Reading DB...
[03/23 03:24:39    215s] (I)       Read data from FE... (mem=2382.6M)
[03/23 03:24:39    215s] (I)       Read nodes and places... (mem=2382.6M)
[03/23 03:24:39    215s] (I)       Done Read nodes and places (cpu=0.050s, mem=2382.6M)
[03/23 03:24:39    215s] (I)       Read nets... (mem=2382.6M)
[03/23 03:24:39    216s] (I)       Done Read nets (cpu=0.100s, mem=2382.6M)
[03/23 03:24:39    216s] (I)       Done Read data from FE (cpu=0.150s, mem=2382.6M)
[03/23 03:24:39    216s] (I)       before initializing RouteDB syMemory usage = 2382.6 MB
[03/23 03:24:39    216s] (I)       Print mode             : 2
[03/23 03:24:39    216s] (I)       Stop if highly congested: false
[03/23 03:24:39    216s] (I)       Honor MSV route constraint: false
[03/23 03:24:39    216s] (I)       Maximum routing layer  : 127
[03/23 03:24:39    216s] (I)       Minimum routing layer  : 2
[03/23 03:24:39    216s] (I)       Supply scale factor H  : 1.00
[03/23 03:24:39    216s] (I)       Supply scale factor V  : 1.00
[03/23 03:24:39    216s] (I)       Tracks used by clock wire: 0
[03/23 03:24:39    216s] (I)       Reverse direction      : 
[03/23 03:24:39    216s] (I)       Honor partition pin guides: true
[03/23 03:24:39    216s] (I)       Route selected nets only: false
[03/23 03:24:39    216s] (I)       Route secondary PG pins: false
[03/23 03:24:39    216s] (I)       Second PG max fanout   : 2147483647
[03/23 03:24:39    216s] (I)       Assign partition pins  : false
[03/23 03:24:39    216s] (I)       Support large GCell    : true
[03/23 03:24:39    216s] (I)       Number threads         : 8
[03/23 03:24:39    216s] (I)       Number of rows per GCell: 19
[03/23 03:24:39    216s] (I)       Max num rows per GCell : 32
[03/23 03:24:39    216s] (I)       Apply function for special wires: true
[03/23 03:24:39    216s] (I)       Layer by layer blockage reading: true
[03/23 03:24:39    216s] (I)       Offset calculation fix : true
[03/23 03:24:39    216s] (I)       Route stripe layer range: 
[03/23 03:24:39    216s] (I)       Honor partition fences : 
[03/23 03:24:39    216s] (I)       Honor partition pin    : 
[03/23 03:24:39    216s] (I)       Honor partition fences with feedthrough: 
[03/23 03:24:39    216s] (I)       Counted 19406 PG shapes. We will not process PG shapes layer by layer.
[03/23 03:24:39    216s] (I)       Use row-based GCell size
[03/23 03:24:39    216s] (I)       Use row-based GCell align
[03/23 03:24:39    216s] (I)       GCell unit size   : 3600
[03/23 03:24:39    216s] (I)       GCell multiplier  : 19
[03/23 03:24:39    216s] (I)       GCell row height  : 3600
[03/23 03:24:39    216s] (I)       Actual row height : 3600
[03/23 03:24:39    216s] (I)       GCell align ref   : 20000 20000
[03/23 03:24:39    216s] [NR-eGR] Track table information for default rule: 
[03/23 03:24:39    216s] [NR-eGR] M1 has no routable track
[03/23 03:24:39    216s] [NR-eGR] M2 has single uniform track structure
[03/23 03:24:39    216s] [NR-eGR] M3 has single uniform track structure
[03/23 03:24:39    216s] [NR-eGR] M4 has single uniform track structure
[03/23 03:24:39    216s] [NR-eGR] M5 has single uniform track structure
[03/23 03:24:39    216s] [NR-eGR] M6 has single uniform track structure
[03/23 03:24:39    216s] [NR-eGR] M7 has single uniform track structure
[03/23 03:24:39    216s] [NR-eGR] M8 has single uniform track structure
[03/23 03:24:39    216s] (I)       ===========================================================================
[03/23 03:24:39    216s] (I)       == Report All Rule Vias ==
[03/23 03:24:39    216s] (I)       ===========================================================================
[03/23 03:24:39    216s] (I)        Via Rule : (Default)
[03/23 03:24:39    216s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[03/23 03:24:39    216s] (I)       ---------------------------------------------------------------------------
[03/23 03:24:39    216s] (I)        1    3 : VIA12_1cut_V                8 : VIA12_2cut_E             
[03/23 03:24:39    216s] (I)        2   15 : VIA23_1cut                 24 : VIA23_2cut_E             
[03/23 03:24:39    216s] (I)        3   29 : VIA34_1cut                 38 : VIA34_2cut_E             
[03/23 03:24:39    216s] (I)        4   43 : VIA45_1cut                 52 : VIA45_2cut_E             
[03/23 03:24:39    216s] (I)        5   57 : VIA56_1cut                 66 : VIA56_2cut_E             
[03/23 03:24:39    216s] (I)        6   73 : VIA67_1cut                 80 : VIA67_2cut_E             
[03/23 03:24:39    216s] (I)        7   85 : VIA78_1cut                 94 : VIA78_2cut_E             
[03/23 03:24:39    216s] (I)        8    0 : ---                         0 : ---                      
[03/23 03:24:39    216s] (I)       ===========================================================================
[03/23 03:24:39    216s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 2382.63 MB )
[03/23 03:24:39    216s] [NR-eGR] Read 30440 PG shapes
[03/23 03:24:39    216s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2382.63 MB )
[03/23 03:24:39    216s] [NR-eGR] #Routing Blockages  : 0
[03/23 03:24:39    216s] [NR-eGR] #Instance Blockages : 0
[03/23 03:24:39    216s] [NR-eGR] #PG Blockages       : 30440
[03/23 03:24:39    216s] [NR-eGR] #Bump Blockages     : 0
[03/23 03:24:39    216s] [NR-eGR] #Boundary Blockages : 0
[03/23 03:24:39    216s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[03/23 03:24:39    216s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[03/23 03:24:39    216s] (I)       readDataFromPlaceDB
[03/23 03:24:39    216s] (I)       Read net information..
[03/23 03:24:39    216s] [NR-eGR] Read numTotalNets=37774  numIgnoredNets=0
[03/23 03:24:39    216s] (I)       Read testcase time = 0.010 seconds
[03/23 03:24:39    216s] 
[03/23 03:24:39    216s] (I)       early_global_route_priority property id does not exist.
[03/23 03:24:39    216s] (I)       Start initializing grid graph
[03/23 03:24:39    216s] (I)       End initializing grid graph
[03/23 03:24:39    216s] (I)       Model blockages into capacity
[03/23 03:24:39    216s] (I)       Read Num Blocks=30440  Num Prerouted Wires=0  Num CS=0
[03/23 03:24:39    216s] (I)       Started Modeling ( Curr Mem: 2382.63 MB )
[03/23 03:24:39    216s] (I)       Started Modeling Layer 1 ( Curr Mem: 2382.63 MB )
[03/23 03:24:39    216s] (I)       Started Modeling Layer 2 ( Curr Mem: 2382.63 MB )
[03/23 03:24:39    216s] (I)       Layer 1 (V) : #blockages 12520 : #preroutes 0
[03/23 03:24:39    216s] (I)       Finished Modeling Layer 2 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2382.63 MB )
[03/23 03:24:39    216s] (I)       Started Modeling Layer 3 ( Curr Mem: 2382.63 MB )
[03/23 03:24:39    216s] (I)       Layer 2 (H) : #blockages 11920 : #preroutes 0
[03/23 03:24:39    216s] (I)       Finished Modeling Layer 3 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2382.63 MB )
[03/23 03:24:39    216s] (I)       Started Modeling Layer 4 ( Curr Mem: 2382.63 MB )
[03/23 03:24:39    216s] (I)       Layer 3 (V) : #blockages 6000 : #preroutes 0
[03/23 03:24:39    216s] (I)       Finished Modeling Layer 4 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2382.63 MB )
[03/23 03:24:39    216s] (I)       Started Modeling Layer 5 ( Curr Mem: 2382.63 MB )
[03/23 03:24:39    216s] (I)       Layer 4 (H) : #blockages 0 : #preroutes 0
[03/23 03:24:39    216s] (I)       Finished Modeling Layer 5 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2382.63 MB )
[03/23 03:24:39    216s] (I)       Started Modeling Layer 6 ( Curr Mem: 2382.63 MB )
[03/23 03:24:39    216s] (I)       Layer 5 (V) : #blockages 0 : #preroutes 0
[03/23 03:24:39    216s] (I)       Finished Modeling Layer 6 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2382.63 MB )
[03/23 03:24:39    216s] (I)       Started Modeling Layer 7 ( Curr Mem: 2382.63 MB )
[03/23 03:24:39    216s] (I)       Layer 6 (H) : #blockages 0 : #preroutes 0
[03/23 03:24:39    216s] (I)       Finished Modeling Layer 7 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2382.63 MB )
[03/23 03:24:39    216s] (I)       Started Modeling Layer 8 ( Curr Mem: 2382.63 MB )
[03/23 03:24:39    216s] (I)       Layer 7 (V) : #blockages 0 : #preroutes 0
[03/23 03:24:39    216s] (I)       Finished Modeling Layer 8 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2382.63 MB )
[03/23 03:24:39    216s] (I)       Finished Modeling ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2382.63 MB )
[03/23 03:24:39    216s] (I)       -- layer congestion ratio --
[03/23 03:24:39    216s] (I)       Layer 1 : 0.100000
[03/23 03:24:39    216s] (I)       Layer 2 : 0.700000
[03/23 03:24:39    216s] (I)       Layer 3 : 0.700000
[03/23 03:24:39    216s] (I)       Layer 4 : 0.700000
[03/23 03:24:39    216s] (I)       Layer 5 : 0.700000
[03/23 03:24:39    216s] (I)       Layer 6 : 0.700000
[03/23 03:24:39    216s] (I)       Layer 7 : 0.700000
[03/23 03:24:39    216s] (I)       Layer 8 : 0.700000
[03/23 03:24:39    216s] (I)       ----------------------------
[03/23 03:24:39    216s] (I)       Number of ignored nets = 0
[03/23 03:24:39    216s] (I)       Number of fixed nets = 0.  Ignored: Yes
[03/23 03:24:39    216s] (I)       Number of clock nets = 338.  Ignored: No
[03/23 03:24:39    216s] (I)       Number of analog nets = 0.  Ignored: Yes
[03/23 03:24:39    216s] (I)       Number of special nets = 0.  Ignored: Yes
[03/23 03:24:39    216s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[03/23 03:24:39    216s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[03/23 03:24:39    216s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[03/23 03:24:39    216s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[03/23 03:24:39    216s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/23 03:24:39    216s] [NR-eGR] There are 338 clock nets ( 0 with NDR ).
[03/23 03:24:39    216s] (I)       Before initializing earlyGlobalRoute syMemory usage = 2382.6 MB
[03/23 03:24:39    216s] (I)       Ndr track 0 does not exist
[03/23 03:24:39    216s] (I)       Layer1  viaCost=300.00
[03/23 03:24:39    216s] (I)       Layer2  viaCost=100.00
[03/23 03:24:39    216s] (I)       Layer3  viaCost=100.00
[03/23 03:24:39    216s] (I)       Layer4  viaCost=100.00
[03/23 03:24:39    216s] (I)       Layer5  viaCost=100.00
[03/23 03:24:39    216s] (I)       Layer6  viaCost=200.00
[03/23 03:24:39    216s] (I)       Layer7  viaCost=100.00
[03/23 03:24:39    216s] (I)       ---------------------Grid Graph Info--------------------
[03/23 03:24:39    216s] (I)       Routing area        : (0, 0) - (1097200, 1094800)
[03/23 03:24:39    216s] (I)       Core area           : (20000, 20000) - (1077200, 1074800)
[03/23 03:24:39    216s] (I)       Site width          :   400  (dbu)
[03/23 03:24:39    216s] (I)       Row height          :  3600  (dbu)
[03/23 03:24:39    216s] (I)       GCell row height    :  3600  (dbu)
[03/23 03:24:39    216s] (I)       GCell width         : 68400  (dbu)
[03/23 03:24:39    216s] (I)       GCell height        : 68400  (dbu)
[03/23 03:24:39    216s] (I)       Grid                :    17    16     8
[03/23 03:24:39    216s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8
[03/23 03:24:39    216s] (I)       Vertical capacity   :     0 68400     0 68400     0 68400     0 68400
[03/23 03:24:39    216s] (I)       Horizontal capacity :     0     0 68400     0 68400     0 68400     0
[03/23 03:24:39    216s] (I)       Default wire width  :   180   200   200   200   200   200   800   800
[03/23 03:24:39    216s] (I)       Default wire space  :   180   200   200   200   200   200   800   800
[03/23 03:24:39    216s] (I)       Default wire pitch  :   360   400   400   400   400   400  1600  1600
[03/23 03:24:39    216s] (I)       Default pitch size  :   360   400   400   400   400   400  1600  1600
[03/23 03:24:39    216s] (I)       First track coord   :     0   200   400   200   400   200   800  1000
[03/23 03:24:39    216s] (I)       Num tracks per GCell: 190.00 171.00 171.00 171.00 171.00 171.00 42.75 42.75
[03/23 03:24:39    216s] (I)       Total num of tracks :     0  2743  2736  2743  2736  2743   684   685
[03/23 03:24:39    216s] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[03/23 03:24:39    216s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0
[03/23 03:24:39    216s] (I)       --------------------------------------------------------
[03/23 03:24:39    216s] 
[03/23 03:24:39    216s] [NR-eGR] ============ Routing rule table ============
[03/23 03:24:39    216s] [NR-eGR] Rule id: 0  Nets: 37774 
[03/23 03:24:39    216s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[03/23 03:24:39    216s] (I)       Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[03/23 03:24:39    216s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[03/23 03:24:39    216s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[03/23 03:24:39    216s] [NR-eGR] ========================================
[03/23 03:24:39    216s] [NR-eGR] 
[03/23 03:24:39    216s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[03/23 03:24:39    216s] (I)       blocked tracks on layer2 : = 8492 / 43888 (19.35%)
[03/23 03:24:39    216s] (I)       blocked tracks on layer3 : = 15392 / 46512 (33.09%)
[03/23 03:24:39    216s] (I)       blocked tracks on layer4 : = 9280 / 43888 (21.14%)
[03/23 03:24:39    216s] (I)       blocked tracks on layer5 : = 0 / 46512 (0.00%)
[03/23 03:24:39    216s] (I)       blocked tracks on layer6 : = 0 / 43888 (0.00%)
[03/23 03:24:39    216s] (I)       blocked tracks on layer7 : = 0 / 11628 (0.00%)
[03/23 03:24:39    216s] (I)       blocked tracks on layer8 : = 0 / 10960 (0.00%)
[03/23 03:24:39    216s] (I)       After initializing earlyGlobalRoute syMemory usage = 2382.6 MB
[03/23 03:24:39    216s] (I)       Finished Loading and Dumping File ( CPU: 0.21 sec, Real: 0.22 sec, Curr Mem: 2382.63 MB )
[03/23 03:24:39    216s] (I)       ============= Initialization =============
[03/23 03:24:39    216s] (I)       numLocalWires=144259  numGlobalNetBranches=28364  numLocalNetBranches=44379
[03/23 03:24:39    216s] (I)       totalPins=120348  totalGlobalPin=16532 (13.74%)
[03/23 03:24:39    216s] (I)       Started Build MST ( Curr Mem: 2382.63 MB )
[03/23 03:24:39    216s] (I)       Generate topology with 8 threads
[03/23 03:24:39    216s] (I)       Finished Build MST ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2382.64 MB )
[03/23 03:24:39    216s] (I)       total 2D Cap : 231955 = (102241 H, 129714 V)
[03/23 03:24:39    216s] (I)       ============  Phase 1a Route ============
[03/23 03:24:39    216s] (I)       Started Phase 1a ( Curr Mem: 2382.64 MB )
[03/23 03:24:39    216s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2382.64 MB )
[03/23 03:24:39    216s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2382.64 MB )
[03/23 03:24:39    216s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[03/23 03:24:39    216s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2382.64 MB )
[03/23 03:24:39    216s] (I)       Usage: 12031 = (5737 H, 6294 V) = (5.61% H, 4.85% V) = (1.962e+05um H, 2.153e+05um V)
[03/23 03:24:39    216s] (I)       
[03/23 03:24:39    216s] (I)       ============  Phase 1b Route ============
[03/23 03:24:39    216s] (I)       Usage: 12031 = (5737 H, 6294 V) = (5.61% H, 4.85% V) = (1.962e+05um H, 2.153e+05um V)
[03/23 03:24:39    216s] (I)       
[03/23 03:24:39    216s] (I)       earlyGlobalRoute overflow: 0.00% H + 0.00% V
[03/23 03:24:39    216s] 
[03/23 03:24:39    216s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[03/23 03:24:39    216s] Finished Early Global Route rough congestion estimation: mem = 2382.6M
[03/23 03:24:39    216s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.270, REAL:0.271, MEM:2382.6M
[03/23 03:24:39    216s] earlyGlobalRoute rough estimation gcell size 19 row height
[03/23 03:24:39    216s] OPERPROF: Starting CDPad at level 1, MEM:2382.6M
[03/23 03:24:39    216s] CDPadU 0.631 -> 0.628. R=0.499, N=35932, GS=34.200
[03/23 03:24:39    216s] OPERPROF: Finished CDPad at level 1, CPU:0.190, REAL:0.182, MEM:2382.6M
[03/23 03:24:39    216s] OPERPROF: Starting npMain at level 1, MEM:2382.6M
[03/23 03:24:40    216s] OPERPROF:   Starting npPlace at level 2, MEM:2478.7M
[03/23 03:24:40    217s] OPERPROF:   Finished npPlace at level 2, CPU:0.390, REAL:0.320, MEM:2376.6M
[03/23 03:24:40    217s] OPERPROF: Finished npMain at level 1, CPU:0.950, REAL:0.743, MEM:2248.6M
[03/23 03:24:40    217s] Global placement CDP skipped at cutLevel 7.
[03/23 03:24:40    217s] Iteration  7: Total net bbox = 3.609e+05 (1.57e+05 2.04e+05)
[03/23 03:24:40    217s]               Est.  stn bbox = 4.753e+05 (2.06e+05 2.69e+05)
[03/23 03:24:40    217s]               cpu = 0:00:01.5 real = 0:00:01.0 mem = 2248.6M
[03/23 03:24:40    217s] Iteration  8: Total net bbox = 3.609e+05 (1.57e+05 2.04e+05)
[03/23 03:24:40    217s]               Est.  stn bbox = 4.753e+05 (2.06e+05 2.69e+05)
[03/23 03:24:40    217s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 2248.6M
[03/23 03:24:40    217s] OPERPROF: Starting npMain at level 1, MEM:2248.6M
[03/23 03:24:40    217s] OPERPROF:   Starting npPlace at level 2, MEM:2344.6M
[03/23 03:24:55    262s] OPERPROF:   Finished npPlace at level 2, CPU:44.920, REAL:14.435, MEM:2487.7M
[03/23 03:24:55    262s] OPERPROF: Finished npMain at level 1, CPU:45.490, REAL:14.870, MEM:2359.6M
[03/23 03:24:55    262s] OPERPROF: Starting npCallHUMEst at level 1, MEM:2359.6M
[03/23 03:24:55    262s] Starting Early Global Route rough congestion estimation: mem = 2359.6M
[03/23 03:24:55    262s] (I)       Started Loading and Dumping File ( Curr Mem: 2359.63 MB )
[03/23 03:24:55    262s] (I)       Reading DB...
[03/23 03:24:55    262s] (I)       Read data from FE... (mem=2359.6M)
[03/23 03:24:55    262s] (I)       Read nodes and places... (mem=2359.6M)
[03/23 03:24:55    262s] (I)       Done Read nodes and places (cpu=0.050s, mem=2359.6M)
[03/23 03:24:55    262s] (I)       Read nets... (mem=2359.6M)
[03/23 03:24:55    263s] (I)       Done Read nets (cpu=0.110s, mem=2364.6M)
[03/23 03:24:55    263s] (I)       Done Read data from FE (cpu=0.160s, mem=2364.6M)
[03/23 03:24:55    263s] (I)       before initializing RouteDB syMemory usage = 2364.6 MB
[03/23 03:24:55    263s] (I)       Print mode             : 2
[03/23 03:24:55    263s] (I)       Stop if highly congested: false
[03/23 03:24:55    263s] (I)       Honor MSV route constraint: false
[03/23 03:24:55    263s] (I)       Maximum routing layer  : 127
[03/23 03:24:55    263s] (I)       Minimum routing layer  : 2
[03/23 03:24:55    263s] (I)       Supply scale factor H  : 1.00
[03/23 03:24:55    263s] (I)       Supply scale factor V  : 1.00
[03/23 03:24:55    263s] (I)       Tracks used by clock wire: 0
[03/23 03:24:55    263s] (I)       Reverse direction      : 
[03/23 03:24:55    263s] (I)       Honor partition pin guides: true
[03/23 03:24:55    263s] (I)       Route selected nets only: false
[03/23 03:24:55    263s] (I)       Route secondary PG pins: false
[03/23 03:24:55    263s] (I)       Second PG max fanout   : 2147483647
[03/23 03:24:55    263s] (I)       Assign partition pins  : false
[03/23 03:24:55    263s] (I)       Support large GCell    : true
[03/23 03:24:55    263s] (I)       Number threads         : 8
[03/23 03:24:55    263s] (I)       Number of rows per GCell: 10
[03/23 03:24:55    263s] (I)       Max num rows per GCell : 32
[03/23 03:24:55    263s] (I)       Apply function for special wires: true
[03/23 03:24:55    263s] (I)       Layer by layer blockage reading: true
[03/23 03:24:55    263s] (I)       Offset calculation fix : true
[03/23 03:24:55    263s] (I)       Route stripe layer range: 
[03/23 03:24:55    263s] (I)       Honor partition fences : 
[03/23 03:24:55    263s] (I)       Honor partition pin    : 
[03/23 03:24:55    263s] (I)       Honor partition fences with feedthrough: 
[03/23 03:24:55    263s] (I)       Counted 19406 PG shapes. We will not process PG shapes layer by layer.
[03/23 03:24:55    263s] (I)       Use row-based GCell size
[03/23 03:24:55    263s] (I)       Use row-based GCell align
[03/23 03:24:55    263s] (I)       GCell unit size   : 3600
[03/23 03:24:55    263s] (I)       GCell multiplier  : 10
[03/23 03:24:55    263s] (I)       GCell row height  : 3600
[03/23 03:24:55    263s] (I)       Actual row height : 3600
[03/23 03:24:55    263s] (I)       GCell align ref   : 20000 20000
[03/23 03:24:55    263s] [NR-eGR] Track table information for default rule: 
[03/23 03:24:55    263s] [NR-eGR] M1 has no routable track
[03/23 03:24:55    263s] [NR-eGR] M2 has single uniform track structure
[03/23 03:24:55    263s] [NR-eGR] M3 has single uniform track structure
[03/23 03:24:55    263s] [NR-eGR] M4 has single uniform track structure
[03/23 03:24:55    263s] [NR-eGR] M5 has single uniform track structure
[03/23 03:24:55    263s] [NR-eGR] M6 has single uniform track structure
[03/23 03:24:55    263s] [NR-eGR] M7 has single uniform track structure
[03/23 03:24:55    263s] [NR-eGR] M8 has single uniform track structure
[03/23 03:24:55    263s] (I)       ===========================================================================
[03/23 03:24:55    263s] (I)       == Report All Rule Vias ==
[03/23 03:24:55    263s] (I)       ===========================================================================
[03/23 03:24:55    263s] (I)        Via Rule : (Default)
[03/23 03:24:55    263s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[03/23 03:24:55    263s] (I)       ---------------------------------------------------------------------------
[03/23 03:24:55    263s] (I)        1    3 : VIA12_1cut_V                8 : VIA12_2cut_E             
[03/23 03:24:55    263s] (I)        2   15 : VIA23_1cut                 24 : VIA23_2cut_E             
[03/23 03:24:55    263s] (I)        3   29 : VIA34_1cut                 38 : VIA34_2cut_E             
[03/23 03:24:55    263s] (I)        4   43 : VIA45_1cut                 52 : VIA45_2cut_E             
[03/23 03:24:55    263s] (I)        5   57 : VIA56_1cut                 66 : VIA56_2cut_E             
[03/23 03:24:55    263s] (I)        6   73 : VIA67_1cut                 80 : VIA67_2cut_E             
[03/23 03:24:55    263s] (I)        7   85 : VIA78_1cut                 94 : VIA78_2cut_E             
[03/23 03:24:55    263s] (I)        8    0 : ---                         0 : ---                      
[03/23 03:24:55    263s] (I)       ===========================================================================
[03/23 03:24:55    263s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 2364.63 MB )
[03/23 03:24:55    263s] [NR-eGR] Read 30440 PG shapes
[03/23 03:24:55    263s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2364.63 MB )
[03/23 03:24:55    263s] [NR-eGR] #Routing Blockages  : 0
[03/23 03:24:55    263s] [NR-eGR] #Instance Blockages : 0
[03/23 03:24:55    263s] [NR-eGR] #PG Blockages       : 30440
[03/23 03:24:55    263s] [NR-eGR] #Bump Blockages     : 0
[03/23 03:24:55    263s] [NR-eGR] #Boundary Blockages : 0
[03/23 03:24:55    263s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[03/23 03:24:55    263s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[03/23 03:24:55    263s] (I)       readDataFromPlaceDB
[03/23 03:24:55    263s] (I)       Read net information..
[03/23 03:24:55    263s] [NR-eGR] Read numTotalNets=37774  numIgnoredNets=0
[03/23 03:24:55    263s] (I)       Read testcase time = 0.010 seconds
[03/23 03:24:55    263s] 
[03/23 03:24:55    263s] (I)       early_global_route_priority property id does not exist.
[03/23 03:24:55    263s] (I)       Start initializing grid graph
[03/23 03:24:55    263s] (I)       End initializing grid graph
[03/23 03:24:55    263s] (I)       Model blockages into capacity
[03/23 03:24:55    263s] (I)       Read Num Blocks=30440  Num Prerouted Wires=0  Num CS=0
[03/23 03:24:55    263s] (I)       Started Modeling ( Curr Mem: 2372.99 MB )
[03/23 03:24:55    263s] (I)       Started Modeling Layer 1 ( Curr Mem: 2372.99 MB )
[03/23 03:24:55    263s] (I)       Started Modeling Layer 2 ( Curr Mem: 2372.99 MB )
[03/23 03:24:55    263s] (I)       Layer 1 (V) : #blockages 12520 : #preroutes 0
[03/23 03:24:55    263s] (I)       Finished Modeling Layer 2 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2372.99 MB )
[03/23 03:24:55    263s] (I)       Started Modeling Layer 3 ( Curr Mem: 2372.99 MB )
[03/23 03:24:55    263s] (I)       Layer 2 (H) : #blockages 11920 : #preroutes 0
[03/23 03:24:55    263s] (I)       Finished Modeling Layer 3 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2372.99 MB )
[03/23 03:24:55    263s] (I)       Started Modeling Layer 4 ( Curr Mem: 2372.99 MB )
[03/23 03:24:55    263s] (I)       Layer 3 (V) : #blockages 6000 : #preroutes 0
[03/23 03:24:55    263s] (I)       Finished Modeling Layer 4 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2372.99 MB )
[03/23 03:24:55    263s] (I)       Started Modeling Layer 5 ( Curr Mem: 2372.99 MB )
[03/23 03:24:55    263s] (I)       Layer 4 (H) : #blockages 0 : #preroutes 0
[03/23 03:24:55    263s] (I)       Finished Modeling Layer 5 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2372.99 MB )
[03/23 03:24:55    263s] (I)       Started Modeling Layer 6 ( Curr Mem: 2372.99 MB )
[03/23 03:24:55    263s] (I)       Layer 5 (V) : #blockages 0 : #preroutes 0
[03/23 03:24:55    263s] (I)       Finished Modeling Layer 6 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2372.99 MB )
[03/23 03:24:55    263s] (I)       Started Modeling Layer 7 ( Curr Mem: 2372.99 MB )
[03/23 03:24:55    263s] (I)       Layer 6 (H) : #blockages 0 : #preroutes 0
[03/23 03:24:55    263s] (I)       Finished Modeling Layer 7 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2372.99 MB )
[03/23 03:24:55    263s] (I)       Started Modeling Layer 8 ( Curr Mem: 2372.99 MB )
[03/23 03:24:55    263s] (I)       Layer 7 (V) : #blockages 0 : #preroutes 0
[03/23 03:24:55    263s] (I)       Finished Modeling Layer 8 ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2372.99 MB )
[03/23 03:24:55    263s] (I)       Finished Modeling ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2372.99 MB )
[03/23 03:24:55    263s] (I)       -- layer congestion ratio --
[03/23 03:24:55    263s] (I)       Layer 1 : 0.100000
[03/23 03:24:55    263s] (I)       Layer 2 : 0.700000
[03/23 03:24:55    263s] (I)       Layer 3 : 0.700000
[03/23 03:24:55    263s] (I)       Layer 4 : 0.700000
[03/23 03:24:55    263s] (I)       Layer 5 : 0.700000
[03/23 03:24:55    263s] (I)       Layer 6 : 0.700000
[03/23 03:24:55    263s] (I)       Layer 7 : 0.700000
[03/23 03:24:55    263s] (I)       Layer 8 : 0.700000
[03/23 03:24:55    263s] (I)       ----------------------------
[03/23 03:24:55    263s] (I)       Number of ignored nets = 0
[03/23 03:24:55    263s] (I)       Number of fixed nets = 0.  Ignored: Yes
[03/23 03:24:55    263s] (I)       Number of clock nets = 338.  Ignored: No
[03/23 03:24:55    263s] (I)       Number of analog nets = 0.  Ignored: Yes
[03/23 03:24:55    263s] (I)       Number of special nets = 0.  Ignored: Yes
[03/23 03:24:55    263s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[03/23 03:24:55    263s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[03/23 03:24:55    263s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[03/23 03:24:55    263s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[03/23 03:24:55    263s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/23 03:24:55    263s] [NR-eGR] There are 338 clock nets ( 0 with NDR ).
[03/23 03:24:55    263s] (I)       Before initializing earlyGlobalRoute syMemory usage = 2373.0 MB
[03/23 03:24:55    263s] (I)       Ndr track 0 does not exist
[03/23 03:24:55    263s] (I)       Layer1  viaCost=300.00
[03/23 03:24:55    263s] (I)       Layer2  viaCost=100.00
[03/23 03:24:55    263s] (I)       Layer3  viaCost=100.00
[03/23 03:24:55    263s] (I)       Layer4  viaCost=100.00
[03/23 03:24:55    263s] (I)       Layer5  viaCost=100.00
[03/23 03:24:55    263s] (I)       Layer6  viaCost=200.00
[03/23 03:24:55    263s] (I)       Layer7  viaCost=100.00
[03/23 03:24:55    263s] (I)       ---------------------Grid Graph Info--------------------
[03/23 03:24:55    263s] (I)       Routing area        : (0, 0) - (1097200, 1094800)
[03/23 03:24:55    263s] (I)       Core area           : (20000, 20000) - (1077200, 1074800)
[03/23 03:24:55    263s] (I)       Site width          :   400  (dbu)
[03/23 03:24:55    263s] (I)       Row height          :  3600  (dbu)
[03/23 03:24:55    263s] (I)       GCell row height    :  3600  (dbu)
[03/23 03:24:55    263s] (I)       GCell width         : 36000  (dbu)
[03/23 03:24:55    263s] (I)       GCell height        : 36000  (dbu)
[03/23 03:24:55    263s] (I)       Grid                :    31    31     8
[03/23 03:24:55    263s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8
[03/23 03:24:55    263s] (I)       Vertical capacity   :     0 36000     0 36000     0 36000     0 36000
[03/23 03:24:55    263s] (I)       Horizontal capacity :     0     0 36000     0 36000     0 36000     0
[03/23 03:24:55    263s] (I)       Default wire width  :   180   200   200   200   200   200   800   800
[03/23 03:24:55    263s] (I)       Default wire space  :   180   200   200   200   200   200   800   800
[03/23 03:24:55    263s] (I)       Default wire pitch  :   360   400   400   400   400   400  1600  1600
[03/23 03:24:55    263s] (I)       Default pitch size  :   360   400   400   400   400   400  1600  1600
[03/23 03:24:55    263s] (I)       First track coord   :     0   200   400   200   400   200   800  1000
[03/23 03:24:55    263s] (I)       Num tracks per GCell: 100.00 90.00 90.00 90.00 90.00 90.00 22.50 22.50
[03/23 03:24:55    263s] (I)       Total num of tracks :     0  2743  2736  2743  2736  2743   684   685
[03/23 03:24:55    263s] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[03/23 03:24:55    263s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0
[03/23 03:24:55    263s] (I)       --------------------------------------------------------
[03/23 03:24:55    263s] 
[03/23 03:24:55    263s] [NR-eGR] ============ Routing rule table ============
[03/23 03:24:55    263s] [NR-eGR] Rule id: 0  Nets: 37774 
[03/23 03:24:55    263s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[03/23 03:24:55    263s] (I)       Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[03/23 03:24:55    263s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[03/23 03:24:55    263s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[03/23 03:24:55    263s] [NR-eGR] ========================================
[03/23 03:24:55    263s] [NR-eGR] 
[03/23 03:24:55    263s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[03/23 03:24:55    263s] (I)       blocked tracks on layer2 : = 16247 / 85033 (19.11%)
[03/23 03:24:55    263s] (I)       blocked tracks on layer3 : = 21164 / 84816 (24.95%)
[03/23 03:24:55    263s] (I)       blocked tracks on layer4 : = 17980 / 85033 (21.14%)
[03/23 03:24:55    263s] (I)       blocked tracks on layer5 : = 0 / 84816 (0.00%)
[03/23 03:24:55    263s] (I)       blocked tracks on layer6 : = 0 / 85033 (0.00%)
[03/23 03:24:55    263s] (I)       blocked tracks on layer7 : = 0 / 21204 (0.00%)
[03/23 03:24:55    263s] (I)       blocked tracks on layer8 : = 0 / 21235 (0.00%)
[03/23 03:24:55    263s] (I)       After initializing earlyGlobalRoute syMemory usage = 2373.0 MB
[03/23 03:24:55    263s] (I)       Finished Loading and Dumping File ( CPU: 0.25 sec, Real: 0.42 sec, Curr Mem: 2372.99 MB )
[03/23 03:24:55    263s] (I)       ============= Initialization =============
[03/23 03:24:55    263s] (I)       numLocalWires=126037  numGlobalNetBranches=28835  numLocalNetBranches=34765
[03/23 03:24:55    263s] (I)       totalPins=120348  totalGlobalPin=29996 (24.92%)
[03/23 03:24:55    263s] (I)       Started Build MST ( Curr Mem: 2372.99 MB )
[03/23 03:24:55    263s] (I)       Generate topology with 8 threads
[03/23 03:24:55    263s] (I)       Finished Build MST ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 2373.00 MB )
[03/23 03:24:55    263s] (I)       total 2D Cap : 437929 = (186156 H, 251773 V)
[03/23 03:24:55    263s] (I)       ============  Phase 1a Route ============
[03/23 03:24:55    263s] (I)       Started Phase 1a ( Curr Mem: 2373.00 MB )
[03/23 03:24:55    263s] (I)       Finished Phase 1a ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2373.00 MB )
[03/23 03:24:55    263s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2373.00 MB )
[03/23 03:24:55    263s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[03/23 03:24:55    263s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2373.00 MB )
[03/23 03:24:55    263s] (I)       Usage: 26520 = (11886 H, 14634 V) = (6.38% H, 5.81% V) = (2.139e+05um H, 2.634e+05um V)
[03/23 03:24:55    263s] (I)       
[03/23 03:24:55    263s] (I)       ============  Phase 1b Route ============
[03/23 03:24:55    263s] (I)       Usage: 26520 = (11886 H, 14634 V) = (6.38% H, 5.81% V) = (2.139e+05um H, 2.634e+05um V)
[03/23 03:24:55    263s] (I)       
[03/23 03:24:55    263s] (I)       earlyGlobalRoute overflow: 0.00% H + 0.00% V
[03/23 03:24:55    263s] 
[03/23 03:24:55    263s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[03/23 03:24:55    263s] Finished Early Global Route rough congestion estimation: mem = 2373.0M
[03/23 03:24:55    263s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.320, REAL:0.498, MEM:2373.0M
[03/23 03:24:55    263s] earlyGlobalRoute rough estimation gcell size 10 row height
[03/23 03:24:55    263s] OPERPROF: Starting CDPad at level 1, MEM:2373.0M
[03/23 03:24:56    263s] CDPadU 0.628 -> 0.628. R=0.499, N=35932, GS=18.000
[03/23 03:24:56    263s] OPERPROF: Finished CDPad at level 1, CPU:0.180, REAL:0.167, MEM:2373.0M
[03/23 03:24:56    263s] OPERPROF: Starting npMain at level 1, MEM:2373.0M
[03/23 03:24:56    263s] OPERPROF:   Starting npPlace at level 2, MEM:2469.0M
[03/23 03:24:56    264s] OPERPROF:   Finished npPlace at level 2, CPU:0.340, REAL:0.300, MEM:2360.0M
[03/23 03:24:56    264s] OPERPROF: Finished npMain at level 1, CPU:0.890, REAL:0.734, MEM:2232.0M
[03/23 03:24:56    264s] Global placement CDP skipped at cutLevel 9.
[03/23 03:24:56    264s] Iteration  9: Total net bbox = 3.984e+05 (1.78e+05 2.20e+05)
[03/23 03:24:56    264s]               Est.  stn bbox = 5.258e+05 (2.34e+05 2.92e+05)
[03/23 03:24:56    264s]               cpu = 0:00:47.0 real = 0:00:16.0 mem = 2232.0M
[03/23 03:24:56    264s] Iteration 10: Total net bbox = 3.984e+05 (1.78e+05 2.20e+05)
[03/23 03:24:56    264s]               Est.  stn bbox = 5.258e+05 (2.34e+05 2.92e+05)
[03/23 03:24:56    264s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 2232.0M
[03/23 03:24:56    264s] OPERPROF: Starting npMain at level 1, MEM:2232.0M
[03/23 03:24:57    264s] OPERPROF:   Starting npPlace at level 2, MEM:2328.0M
[03/23 03:25:10    310s] OPERPROF:   Finished npPlace at level 2, CPU:45.740, REAL:13.431, MEM:2490.6M
[03/23 03:25:10    310s] OPERPROF: Finished npMain at level 1, CPU:46.300, REAL:13.838, MEM:2362.6M
[03/23 03:25:10    310s] OPERPROF: Starting npCallHUMEst at level 1, MEM:2362.6M
[03/23 03:25:10    310s] Starting Early Global Route rough congestion estimation: mem = 2362.6M
[03/23 03:25:10    310s] (I)       Started Loading and Dumping File ( Curr Mem: 2362.61 MB )
[03/23 03:25:10    310s] (I)       Reading DB...
[03/23 03:25:10    310s] (I)       Read data from FE... (mem=2362.6M)
[03/23 03:25:10    310s] (I)       Read nodes and places... (mem=2362.6M)
[03/23 03:25:10    310s] (I)       Done Read nodes and places (cpu=0.050s, mem=2362.6M)
[03/23 03:25:10    310s] (I)       Read nets... (mem=2362.6M)
[03/23 03:25:11    310s] (I)       Done Read nets (cpu=0.120s, mem=2367.6M)
[03/23 03:25:11    310s] (I)       Done Read data from FE (cpu=0.170s, mem=2367.6M)
[03/23 03:25:11    310s] (I)       before initializing RouteDB syMemory usage = 2367.6 MB
[03/23 03:25:11    310s] (I)       Print mode             : 2
[03/23 03:25:11    310s] (I)       Stop if highly congested: false
[03/23 03:25:11    310s] (I)       Honor MSV route constraint: false
[03/23 03:25:11    310s] (I)       Maximum routing layer  : 127
[03/23 03:25:11    310s] (I)       Minimum routing layer  : 2
[03/23 03:25:11    310s] (I)       Supply scale factor H  : 1.00
[03/23 03:25:11    310s] (I)       Supply scale factor V  : 1.00
[03/23 03:25:11    310s] (I)       Tracks used by clock wire: 0
[03/23 03:25:11    310s] (I)       Reverse direction      : 
[03/23 03:25:11    310s] (I)       Honor partition pin guides: true
[03/23 03:25:11    310s] (I)       Route selected nets only: false
[03/23 03:25:11    310s] (I)       Route secondary PG pins: false
[03/23 03:25:11    310s] (I)       Second PG max fanout   : 2147483647
[03/23 03:25:11    310s] (I)       Assign partition pins  : false
[03/23 03:25:11    310s] (I)       Support large GCell    : true
[03/23 03:25:11    310s] (I)       Number threads         : 8
[03/23 03:25:11    310s] (I)       Number of rows per GCell: 5
[03/23 03:25:11    310s] (I)       Max num rows per GCell : 32
[03/23 03:25:11    310s] (I)       Apply function for special wires: true
[03/23 03:25:11    310s] (I)       Layer by layer blockage reading: true
[03/23 03:25:11    310s] (I)       Offset calculation fix : true
[03/23 03:25:11    310s] (I)       Route stripe layer range: 
[03/23 03:25:11    310s] (I)       Honor partition fences : 
[03/23 03:25:11    310s] (I)       Honor partition pin    : 
[03/23 03:25:11    310s] (I)       Honor partition fences with feedthrough: 
[03/23 03:25:11    310s] (I)       Counted 19406 PG shapes. We will not process PG shapes layer by layer.
[03/23 03:25:11    310s] (I)       Use row-based GCell size
[03/23 03:25:11    310s] (I)       Use row-based GCell align
[03/23 03:25:11    310s] (I)       GCell unit size   : 3600
[03/23 03:25:11    310s] (I)       GCell multiplier  : 5
[03/23 03:25:11    310s] (I)       GCell row height  : 3600
[03/23 03:25:11    310s] (I)       Actual row height : 3600
[03/23 03:25:11    310s] (I)       GCell align ref   : 20000 20000
[03/23 03:25:11    310s] [NR-eGR] Track table information for default rule: 
[03/23 03:25:11    310s] [NR-eGR] M1 has no routable track
[03/23 03:25:11    310s] [NR-eGR] M2 has single uniform track structure
[03/23 03:25:11    310s] [NR-eGR] M3 has single uniform track structure
[03/23 03:25:11    310s] [NR-eGR] M4 has single uniform track structure
[03/23 03:25:11    310s] [NR-eGR] M5 has single uniform track structure
[03/23 03:25:11    310s] [NR-eGR] M6 has single uniform track structure
[03/23 03:25:11    310s] [NR-eGR] M7 has single uniform track structure
[03/23 03:25:11    310s] [NR-eGR] M8 has single uniform track structure
[03/23 03:25:11    310s] (I)       ===========================================================================
[03/23 03:25:11    310s] (I)       == Report All Rule Vias ==
[03/23 03:25:11    310s] (I)       ===========================================================================
[03/23 03:25:11    310s] (I)        Via Rule : (Default)
[03/23 03:25:11    310s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[03/23 03:25:11    310s] (I)       ---------------------------------------------------------------------------
[03/23 03:25:11    310s] (I)        1    3 : VIA12_1cut_V                8 : VIA12_2cut_E             
[03/23 03:25:11    310s] (I)        2   15 : VIA23_1cut                 24 : VIA23_2cut_E             
[03/23 03:25:11    310s] (I)        3   29 : VIA34_1cut                 38 : VIA34_2cut_E             
[03/23 03:25:11    310s] (I)        4   43 : VIA45_1cut                 52 : VIA45_2cut_E             
[03/23 03:25:11    310s] (I)        5   57 : VIA56_1cut                 66 : VIA56_2cut_E             
[03/23 03:25:11    310s] (I)        6   73 : VIA67_1cut                 80 : VIA67_2cut_E             
[03/23 03:25:11    310s] (I)        7   85 : VIA78_1cut                 94 : VIA78_2cut_E             
[03/23 03:25:11    310s] (I)        8    0 : ---                         0 : ---                      
[03/23 03:25:11    310s] (I)       ===========================================================================
[03/23 03:25:11    310s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 2367.61 MB )
[03/23 03:25:11    310s] [NR-eGR] Read 30440 PG shapes
[03/23 03:25:11    310s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2367.61 MB )
[03/23 03:25:11    310s] [NR-eGR] #Routing Blockages  : 0
[03/23 03:25:11    310s] [NR-eGR] #Instance Blockages : 0
[03/23 03:25:11    310s] [NR-eGR] #PG Blockages       : 30440
[03/23 03:25:11    310s] [NR-eGR] #Bump Blockages     : 0
[03/23 03:25:11    310s] [NR-eGR] #Boundary Blockages : 0
[03/23 03:25:11    310s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[03/23 03:25:11    310s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[03/23 03:25:11    310s] (I)       readDataFromPlaceDB
[03/23 03:25:11    310s] (I)       Read net information..
[03/23 03:25:11    311s] [NR-eGR] Read numTotalNets=37774  numIgnoredNets=0
[03/23 03:25:11    311s] (I)       Read testcase time = 0.020 seconds
[03/23 03:25:11    311s] 
[03/23 03:25:11    311s] (I)       early_global_route_priority property id does not exist.
[03/23 03:25:11    311s] (I)       Start initializing grid graph
[03/23 03:25:11    311s] (I)       End initializing grid graph
[03/23 03:25:11    311s] (I)       Model blockages into capacity
[03/23 03:25:11    311s] (I)       Read Num Blocks=30440  Num Prerouted Wires=0  Num CS=0
[03/23 03:25:11    311s] (I)       Started Modeling ( Curr Mem: 2375.97 MB )
[03/23 03:25:11    311s] (I)       Started Modeling Layer 1 ( Curr Mem: 2375.97 MB )
[03/23 03:25:11    311s] (I)       Started Modeling Layer 2 ( Curr Mem: 2375.97 MB )
[03/23 03:25:11    311s] (I)       Layer 1 (V) : #blockages 12520 : #preroutes 0
[03/23 03:25:11    311s] (I)       Finished Modeling Layer 2 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2375.97 MB )
[03/23 03:25:11    311s] (I)       Started Modeling Layer 3 ( Curr Mem: 2375.97 MB )
[03/23 03:25:11    311s] (I)       Layer 2 (H) : #blockages 11920 : #preroutes 0
[03/23 03:25:11    311s] (I)       Finished Modeling Layer 3 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2375.97 MB )
[03/23 03:25:11    311s] (I)       Started Modeling Layer 4 ( Curr Mem: 2375.97 MB )
[03/23 03:25:11    311s] (I)       Layer 3 (V) : #blockages 6000 : #preroutes 0
[03/23 03:25:11    311s] (I)       Finished Modeling Layer 4 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2375.97 MB )
[03/23 03:25:11    311s] (I)       Started Modeling Layer 5 ( Curr Mem: 2375.97 MB )
[03/23 03:25:11    311s] (I)       Layer 4 (H) : #blockages 0 : #preroutes 0
[03/23 03:25:11    311s] (I)       Finished Modeling Layer 5 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2375.97 MB )
[03/23 03:25:11    311s] (I)       Started Modeling Layer 6 ( Curr Mem: 2375.97 MB )
[03/23 03:25:11    311s] (I)       Layer 5 (V) : #blockages 0 : #preroutes 0
[03/23 03:25:11    311s] (I)       Finished Modeling Layer 6 ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2375.97 MB )
[03/23 03:25:11    311s] (I)       Started Modeling Layer 7 ( Curr Mem: 2375.97 MB )
[03/23 03:25:11    311s] (I)       Layer 6 (H) : #blockages 0 : #preroutes 0
[03/23 03:25:11    311s] (I)       Finished Modeling Layer 7 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2375.97 MB )
[03/23 03:25:11    311s] (I)       Started Modeling Layer 8 ( Curr Mem: 2375.97 MB )
[03/23 03:25:11    311s] (I)       Layer 7 (V) : #blockages 0 : #preroutes 0
[03/23 03:25:11    311s] (I)       Finished Modeling Layer 8 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2375.97 MB )
[03/23 03:25:11    311s] (I)       Finished Modeling ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 2375.97 MB )
[03/23 03:25:11    311s] (I)       -- layer congestion ratio --
[03/23 03:25:11    311s] (I)       Layer 1 : 0.100000
[03/23 03:25:11    311s] (I)       Layer 2 : 0.700000
[03/23 03:25:11    311s] (I)       Layer 3 : 0.700000
[03/23 03:25:11    311s] (I)       Layer 4 : 0.700000
[03/23 03:25:11    311s] (I)       Layer 5 : 0.700000
[03/23 03:25:11    311s] (I)       Layer 6 : 0.700000
[03/23 03:25:11    311s] (I)       Layer 7 : 0.700000
[03/23 03:25:11    311s] (I)       Layer 8 : 0.700000
[03/23 03:25:11    311s] (I)       ----------------------------
[03/23 03:25:11    311s] (I)       Number of ignored nets = 0
[03/23 03:25:11    311s] (I)       Number of fixed nets = 0.  Ignored: Yes
[03/23 03:25:11    311s] (I)       Number of clock nets = 338.  Ignored: No
[03/23 03:25:11    311s] (I)       Number of analog nets = 0.  Ignored: Yes
[03/23 03:25:11    311s] (I)       Number of special nets = 0.  Ignored: Yes
[03/23 03:25:11    311s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[03/23 03:25:11    311s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[03/23 03:25:11    311s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[03/23 03:25:11    311s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[03/23 03:25:11    311s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/23 03:25:11    311s] [NR-eGR] There are 338 clock nets ( 0 with NDR ).
[03/23 03:25:11    311s] (I)       Before initializing earlyGlobalRoute syMemory usage = 2376.0 MB
[03/23 03:25:11    311s] (I)       Ndr track 0 does not exist
[03/23 03:25:11    311s] (I)       Layer1  viaCost=300.00
[03/23 03:25:11    311s] (I)       Layer2  viaCost=100.00
[03/23 03:25:11    311s] (I)       Layer3  viaCost=100.00
[03/23 03:25:11    311s] (I)       Layer4  viaCost=100.00
[03/23 03:25:11    311s] (I)       Layer5  viaCost=100.00
[03/23 03:25:11    311s] (I)       Layer6  viaCost=200.00
[03/23 03:25:11    311s] (I)       Layer7  viaCost=100.00
[03/23 03:25:11    311s] (I)       ---------------------Grid Graph Info--------------------
[03/23 03:25:11    311s] (I)       Routing area        : (0, 0) - (1097200, 1094800)
[03/23 03:25:11    311s] (I)       Core area           : (20000, 20000) - (1077200, 1074800)
[03/23 03:25:11    311s] (I)       Site width          :   400  (dbu)
[03/23 03:25:11    311s] (I)       Row height          :  3600  (dbu)
[03/23 03:25:11    311s] (I)       GCell row height    :  3600  (dbu)
[03/23 03:25:11    311s] (I)       GCell width         : 18000  (dbu)
[03/23 03:25:11    311s] (I)       GCell height        : 18000  (dbu)
[03/23 03:25:11    311s] (I)       Grid                :    61    61     8
[03/23 03:25:11    311s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8
[03/23 03:25:11    311s] (I)       Vertical capacity   :     0 18000     0 18000     0 18000     0 18000
[03/23 03:25:11    311s] (I)       Horizontal capacity :     0     0 18000     0 18000     0 18000     0
[03/23 03:25:11    311s] (I)       Default wire width  :   180   200   200   200   200   200   800   800
[03/23 03:25:11    311s] (I)       Default wire space  :   180   200   200   200   200   200   800   800
[03/23 03:25:11    311s] (I)       Default wire pitch  :   360   400   400   400   400   400  1600  1600
[03/23 03:25:11    311s] (I)       Default pitch size  :   360   400   400   400   400   400  1600  1600
[03/23 03:25:11    311s] (I)       First track coord   :     0   200   400   200   400   200   800  1000
[03/23 03:25:11    311s] (I)       Num tracks per GCell: 50.00 45.00 45.00 45.00 45.00 45.00 11.25 11.25
[03/23 03:25:11    311s] (I)       Total num of tracks :     0  2743  2736  2743  2736  2743   684   685
[03/23 03:25:11    311s] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[03/23 03:25:11    311s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0
[03/23 03:25:11    311s] (I)       --------------------------------------------------------
[03/23 03:25:11    311s] 
[03/23 03:25:11    311s] [NR-eGR] ============ Routing rule table ============
[03/23 03:25:11    311s] [NR-eGR] Rule id: 0  Nets: 37774 
[03/23 03:25:11    311s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[03/23 03:25:11    311s] (I)       Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[03/23 03:25:11    311s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[03/23 03:25:11    311s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[03/23 03:25:11    311s] [NR-eGR] ========================================
[03/23 03:25:11    311s] [NR-eGR] 
[03/23 03:25:11    311s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[03/23 03:25:11    311s] (I)       blocked tracks on layer2 : = 31607 / 167323 (18.89%)
[03/23 03:25:11    311s] (I)       blocked tracks on layer3 : = 23569 / 166896 (14.12%)
[03/23 03:25:11    311s] (I)       blocked tracks on layer4 : = 35380 / 167323 (21.14%)
[03/23 03:25:11    311s] (I)       blocked tracks on layer5 : = 0 / 166896 (0.00%)
[03/23 03:25:11    311s] (I)       blocked tracks on layer6 : = 0 / 167323 (0.00%)
[03/23 03:25:11    311s] (I)       blocked tracks on layer7 : = 0 / 41724 (0.00%)
[03/23 03:25:11    311s] (I)       blocked tracks on layer8 : = 0 / 41785 (0.00%)
[03/23 03:25:11    311s] (I)       After initializing earlyGlobalRoute syMemory usage = 2376.0 MB
[03/23 03:25:11    311s] (I)       Finished Loading and Dumping File ( CPU: 0.27 sec, Real: 0.44 sec, Curr Mem: 2375.97 MB )
[03/23 03:25:11    311s] (I)       ============= Initialization =============
[03/23 03:25:11    311s] (I)       numLocalWires=101334  numGlobalNetBranches=25659  numLocalNetBranches=25360
[03/23 03:25:11    311s] (I)       totalPins=120348  totalGlobalPin=48527 (40.32%)
[03/23 03:25:11    311s] (I)       Started Build MST ( Curr Mem: 2375.97 MB )
[03/23 03:25:11    311s] (I)       Generate topology with 8 threads
[03/23 03:25:11    311s] (I)       Finished Build MST ( CPU: 0.04 sec, Real: 0.01 sec, Curr Mem: 2375.98 MB )
[03/23 03:25:11    311s] (I)       total 2D Cap : 860434 = (365929 H, 494505 V)
[03/23 03:25:11    311s] (I)       ============  Phase 1a Route ============
[03/23 03:25:11    311s] (I)       Started Phase 1a ( Curr Mem: 2375.98 MB )
[03/23 03:25:11    311s] (I)       Finished Phase 1a ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2375.98 MB )
[03/23 03:25:11    311s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2375.98 MB )
[03/23 03:25:11    311s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[03/23 03:25:11    311s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2375.98 MB )
[03/23 03:25:11    311s] (I)       Usage: 54388 = (24395 H, 29993 V) = (6.67% H, 6.07% V) = (2.196e+05um H, 2.699e+05um V)
[03/23 03:25:11    311s] (I)       
[03/23 03:25:11    311s] (I)       ============  Phase 1b Route ============
[03/23 03:25:11    311s] (I)       Usage: 54388 = (24395 H, 29993 V) = (6.67% H, 6.07% V) = (2.196e+05um H, 2.699e+05um V)
[03/23 03:25:11    311s] (I)       
[03/23 03:25:11    311s] (I)       earlyGlobalRoute overflow: 0.00% H + 0.00% V
[03/23 03:25:11    311s] 
[03/23 03:25:11    311s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[03/23 03:25:11    311s] Finished Early Global Route rough congestion estimation: mem = 2376.0M
[03/23 03:25:11    311s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.390, REAL:0.541, MEM:2376.0M
[03/23 03:25:11    311s] earlyGlobalRoute rough estimation gcell size 5 row height
[03/23 03:25:11    311s] OPERPROF: Starting CDPad at level 1, MEM:2376.0M
[03/23 03:25:11    311s] CDPadU 0.628 -> 0.629. R=0.499, N=35932, GS=9.000
[03/23 03:25:11    311s] OPERPROF: Finished CDPad at level 1, CPU:0.210, REAL:0.173, MEM:2376.0M
[03/23 03:25:11    311s] OPERPROF: Starting npMain at level 1, MEM:2376.0M
[03/23 03:25:11    311s] OPERPROF:   Starting npPlace at level 2, MEM:2472.0M
[03/23 03:25:12    312s] OPERPROF:   Finished npPlace at level 2, CPU:0.340, REAL:0.315, MEM:2361.0M
[03/23 03:25:12    312s] OPERPROF: Finished npMain at level 1, CPU:0.940, REAL:0.751, MEM:2232.9M
[03/23 03:25:12    312s] Global placement CDP skipped at cutLevel 11.
[03/23 03:25:12    312s] Iteration 11: Total net bbox = 4.109e+05 (1.83e+05 2.27e+05)
[03/23 03:25:12    312s]               Est.  stn bbox = 5.410e+05 (2.40e+05 3.01e+05)
[03/23 03:25:12    312s]               cpu = 0:00:47.9 real = 0:00:16.0 mem = 2232.9M
[03/23 03:25:12    312s] Iteration 12: Total net bbox = 4.109e+05 (1.83e+05 2.27e+05)
[03/23 03:25:12    312s]               Est.  stn bbox = 5.410e+05 (2.40e+05 3.01e+05)
[03/23 03:25:12    312s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 2232.9M
[03/23 03:25:12    312s] OPERPROF: Starting npMain at level 1, MEM:2232.9M
[03/23 03:25:12    312s] OPERPROF:   Starting npPlace at level 2, MEM:2329.0M
[03/23 03:26:00    473s] OPERPROF:   Finished npPlace at level 2, CPU:160.540, REAL:47.873, MEM:2369.8M
[03/23 03:26:00    473s] OPERPROF: Finished npMain at level 1, CPU:161.140, REAL:48.320, MEM:2241.8M
[03/23 03:26:00    473s] Iteration 13: Total net bbox = 4.367e+05 (2.00e+05 2.37e+05)
[03/23 03:26:00    473s]               Est.  stn bbox = 5.610e+05 (2.56e+05 3.05e+05)
[03/23 03:26:00    473s]               cpu = 0:02:41 real = 0:00:48.0 mem = 2241.8M
[03/23 03:26:00    473s] Iteration 14: Total net bbox = 4.367e+05 (2.00e+05 2.37e+05)
[03/23 03:26:00    473s]               Est.  stn bbox = 5.610e+05 (2.56e+05 3.05e+05)
[03/23 03:26:00    473s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 2241.8M
[03/23 03:26:00    473s] [adp] clock
[03/23 03:26:00    473s] [adp] weight, nr nets, wire length
[03/23 03:26:00    473s] [adp]      0      338  26805.352000
[03/23 03:26:00    473s] [adp] data
[03/23 03:26:00    473s] [adp] weight, nr nets, wire length
[03/23 03:26:00    473s] [adp]      0    37436  409939.237500
[03/23 03:26:00    473s] [adp] 0.000000|0.000000|0.000000
[03/23 03:26:01    473s] Iteration 15: Total net bbox = 4.367e+05 (2.00e+05 2.37e+05)
[03/23 03:26:01    473s]               Est.  stn bbox = 5.610e+05 (2.56e+05 3.05e+05)
[03/23 03:26:01    473s]               cpu = 0:00:00.1 real = 0:00:01.0 mem = 2241.8M
[03/23 03:26:01    473s] Clear WL Bound Manager after Global Placement... 
[03/23 03:26:01    473s] Finished Global Placement (cpu=0:07:01, real=0:02:19, mem=2241.8M)
[03/23 03:26:01    473s] Placement multithread real runtime: 0:02:19 with 8 threads.
[03/23 03:26:01    473s] 0 delay mode for cte disabled.
[03/23 03:26:01    473s] SKP cleared!
[03/23 03:26:01    473s] Info: 336 clock gating cells identified, 336 (on average) moved 2352/7
[03/23 03:26:01    473s] net ignore based on current view = 0
[03/23 03:26:01    473s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1905.7M
[03/23 03:26:01    473s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:1902.5M
[03/23 03:26:01    473s] Solver runtime cpu: 0:06:29 real: 0:01:56
[03/23 03:26:01    473s] Core Placement runtime cpu: 0:06:59 real: 0:02:16
[03/23 03:26:01    473s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1902.5M
[03/23 03:26:01    473s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1902.5M
[03/23 03:26:01    473s] z: 2, totalTracks: 1
[03/23 03:26:01    473s] z: 4, totalTracks: 1
[03/23 03:26:01    473s] z: 6, totalTracks: 1
[03/23 03:26:01    473s] z: 8, totalTracks: 1
[03/23 03:26:01    473s] #spOpts: N=65 minPadR=1.1 mergeVia=F 
[03/23 03:26:01    473s] All LLGs are deleted
[03/23 03:26:01    473s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:1902.5M
[03/23 03:26:01    473s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.010, REAL:0.001, MEM:1902.5M
[03/23 03:26:01    473s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1902.5M
[03/23 03:26:01    473s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:1902.5M
[03/23 03:26:01    473s] Core basic site is core
[03/23 03:26:01    474s] SiteArray: non-trimmed site array dimensions = 293 x 2643
[03/23 03:26:01    474s] SiteArray: use 3,301,376 bytes
[03/23 03:26:01    474s] SiteArray: current memory after site array memory allocation 1905.7M
[03/23 03:26:01    474s] SiteArray: FP blocked sites are writable
[03/23 03:26:01    474s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/23 03:26:01    474s] OPERPROF:         Starting RoutingBlockageFromWireViaStBox at level 5, MEM:1905.7M
[03/23 03:26:01    474s] Process 18562 wires and vias for routing blockage analysis
[03/23 03:26:01    474s] OPERPROF:         Finished RoutingBlockageFromWireViaStBox at level 5, CPU:0.130, REAL:0.021, MEM:1905.7M
[03/23 03:26:01    474s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.240, REAL:0.121, MEM:1905.7M
[03/23 03:26:01    474s] OPERPROF:       Starting CMU at level 4, MEM:1905.7M
[03/23 03:26:01    474s] OPERPROF:       Finished CMU at level 4, CPU:0.020, REAL:0.008, MEM:1905.7M
[03/23 03:26:01    474s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.270, REAL:0.141, MEM:1905.7M
[03/23 03:26:01    474s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=1905.7MB).
[03/23 03:26:01    474s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.330, REAL:0.198, MEM:1905.7M
[03/23 03:26:01    474s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.330, REAL:0.199, MEM:1905.7M
[03/23 03:26:01    474s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.26431.1
[03/23 03:26:01    474s] OPERPROF: Starting RefinePlace at level 1, MEM:1905.7M
[03/23 03:26:01    474s] *** Starting refinePlace (0:07:54 mem=1905.7M) ***
[03/23 03:26:01    474s] Total net bbox length = 4.367e+05 (2.002e+05 2.365e+05) (ext = 2.670e+04)
[03/23 03:26:01    474s] # spcSbClkGt: 336
[03/23 03:26:01    474s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/23 03:26:01    474s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1905.7M
[03/23 03:26:01    474s] Starting refinePlace ...
[03/23 03:26:01    474s] ** Cut row section cpu time 0:00:00.0.
[03/23 03:26:01    474s]    Spread Effort: high, standalone mode, useDDP on.
[03/23 03:26:01    475s] [CPU] RefinePlace/preRPlace (cpu=0:00:01.0, real=0:00:00.0, mem=1905.7MB) @(0:07:54 - 0:07:55).
[03/23 03:26:01    475s] Move report: preRPlace moves 35932 insts, mean move: 0.62 um, max move: 4.68 um
[03/23 03:26:01    475s] 	Max move on inst (core1_inst/mac_array_instance/col_idx_5__mac_col_inst/add0_reg_l2_reg_1_): (156.04, 196.28) --> (158.00, 199.00)
[03/23 03:26:01    475s] 	Length: 19 sites, height: 1 rows, site name: core, cell type: DFQD1
[03/23 03:26:01    475s] wireLenOptFixPriorityInst 0 inst fixed
[03/23 03:26:01    475s] tweakage running in 8 threads.
[03/23 03:26:01    475s] Placement tweakage begins.
[03/23 03:26:01    475s] wire length = 5.537e+05
[03/23 03:26:04    481s] wire length = 5.335e+05
[03/23 03:26:04    481s] Placement tweakage ends.
[03/23 03:26:04    481s] Move report: tweak moves 7012 insts, mean move: 3.08 um, max move: 22.80 um
[03/23 03:26:04    481s] 	Max move on inst (core1_inst/psum_mem_instance/clk_gate_memory11_reg/latch): (190.00, 73.00) --> (183.40, 56.80)
[03/23 03:26:04    481s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:05.9, real=0:00:03.0, mem=1905.7MB) @(0:07:55 - 0:08:01).
[03/23 03:26:04    481s] 
[03/23 03:26:04    481s] Running Spiral MT with 8 threads  fetchWidth=196 
[03/23 03:26:05    483s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/23 03:26:05    483s] [CPU] RefinePlace/Legalization (cpu=0:00:01.8, real=0:00:01.0, mem=1905.7MB) @(0:08:01 - 0:08:03).
[03/23 03:26:05    483s] Move report: Detail placement moves 35932 insts, mean move: 1.13 um, max move: 21.99 um
[03/23 03:26:05    483s] 	Max move on inst (core1_inst/psum_mem_instance/clk_gate_memory11_reg/latch): (189.94, 72.25) --> (183.40, 56.80)
[03/23 03:26:05    483s] 	Runtime: CPU: 0:00:08.7 REAL: 0:00:04.0 MEM: 1905.7MB
[03/23 03:26:05    483s] Statistics of distance of Instance movement in refine placement:
[03/23 03:26:05    483s]   maximum (X+Y) =        21.99 um
[03/23 03:26:05    483s]   inst (core1_inst/psum_mem_instance/clk_gate_memory11_reg/latch) with max move: (189.935, 72.251) -> (183.4, 56.8)
[03/23 03:26:05    483s]   mean    (X+Y) =         1.13 um
[03/23 03:26:05    483s] Summary Report:
[03/23 03:26:05    483s] Instances move: 35932 (out of 35932 movable)
[03/23 03:26:05    483s] Instances flipped: 0
[03/23 03:26:05    483s] Mean displacement: 1.13 um
[03/23 03:26:05    483s] Max displacement: 21.99 um (Instance: core1_inst/psum_mem_instance/clk_gate_memory11_reg/latch) (189.935, 72.251) -> (183.4, 56.8)
[03/23 03:26:05    483s] 	Length: 18 sites, height: 1 rows, site name: core, cell type: CKLNQD1
[03/23 03:26:05    483s] Total instances moved : 35932
[03/23 03:26:05    483s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:8.730, REAL:4.027, MEM:1905.7M
[03/23 03:26:05    483s] Total net bbox length = 4.208e+05 (1.810e+05 2.398e+05) (ext = 2.643e+04)
[03/23 03:26:05    483s] Runtime: CPU: 0:00:08.8 REAL: 0:00:04.0 MEM: 1905.7MB
[03/23 03:26:05    483s] [CPU] RefinePlace/total (cpu=0:00:08.8, real=0:00:04.0, mem=1905.7MB) @(0:07:54 - 0:08:03).
[03/23 03:26:05    483s] *** Finished refinePlace (0:08:03 mem=1905.7M) ***
[03/23 03:26:05    483s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.26431.1
[03/23 03:26:05    483s] OPERPROF: Finished RefinePlace at level 1, CPU:8.830, REAL:4.117, MEM:1905.7M
[03/23 03:26:05    483s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1905.7M
[03/23 03:26:05    483s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1905.7M
[03/23 03:26:05    483s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.020, REAL:0.014, MEM:1902.5M
[03/23 03:26:05    483s] All LLGs are deleted
[03/23 03:26:05    483s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1902.5M
[03/23 03:26:05    483s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:1902.5M
[03/23 03:26:05    483s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.050, REAL:0.039, MEM:1902.5M
[03/23 03:26:05    483s] *** Finished Initial Placement (cpu=0:07:11, real=0:02:24, mem=1902.5M) ***
[03/23 03:26:05    483s] z: 2, totalTracks: 1
[03/23 03:26:05    483s] z: 4, totalTracks: 1
[03/23 03:26:05    483s] z: 6, totalTracks: 1
[03/23 03:26:05    483s] z: 8, totalTracks: 1
[03/23 03:26:05    483s] #spOpts: N=65 minPadR=1.1 mergeVia=F 
[03/23 03:26:05    483s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1902.5M
[03/23 03:26:05    483s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1902.5M
[03/23 03:26:05    483s] Core basic site is core
[03/23 03:26:05    483s] SiteArray: non-trimmed site array dimensions = 293 x 2643
[03/23 03:26:05    483s] SiteArray: use 3,301,376 bytes
[03/23 03:26:05    483s] SiteArray: current memory after site array memory allocation 1905.7M
[03/23 03:26:05    483s] SiteArray: FP blocked sites are writable
[03/23 03:26:05    483s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/23 03:26:05    483s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1905.7M
[03/23 03:26:05    483s] Process 18562 wires and vias for routing blockage analysis
[03/23 03:26:05    483s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.130, REAL:0.022, MEM:1905.7M
[03/23 03:26:05    483s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.230, REAL:0.120, MEM:1905.7M
[03/23 03:26:05    483s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.240, REAL:0.133, MEM:1905.7M
[03/23 03:26:05    483s] OPERPROF: Starting Cal-LLG-Density-Map at level 1, MEM:1905.7M
[03/23 03:26:05    483s] OPERPROF: Finished Cal-LLG-Density-Map at level 1, CPU:0.020, REAL:0.021, MEM:1905.7M
[03/23 03:26:05    483s] default core: bins with density > 0.750 = 25.00 % ( 225 / 900 )
[03/23 03:26:05    483s] Density distribution unevenness ratio = 28.243%
[03/23 03:26:05    483s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1905.7M
[03/23 03:26:05    483s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1905.7M
[03/23 03:26:05    483s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:1902.5M
[03/23 03:26:05    483s] All LLGs are deleted
[03/23 03:26:05    483s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1902.5M
[03/23 03:26:05    483s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1902.5M
[03/23 03:26:05    483s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.060, REAL:0.036, MEM:1902.5M
[03/23 03:26:05    483s] Effort level <high> specified for tdgp_reg2reg_default path_group
[03/23 03:26:05    483s] 
[03/23 03:26:05    483s] *** Start incrementalPlace ***
[03/23 03:26:05    483s] User Input Parameters:
[03/23 03:26:05    483s] - Congestion Driven    : On
[03/23 03:26:05    483s] - Timing Driven        : On
[03/23 03:26:05    483s] - Area-Violation Based : On
[03/23 03:26:05    483s] - Start Rollback Level : -5
[03/23 03:26:05    483s] - Legalized            : On
[03/23 03:26:05    483s] - Window Based         : Off
[03/23 03:26:05    483s] - eDen incr mode       : Off
[03/23 03:26:05    483s] - Small incr mode      : Off
[03/23 03:26:05    483s] 
[03/23 03:26:05    483s] Init WL Bound for IncrIp in placeDesign ... 
[03/23 03:26:05    483s] No Views given, use default active views for adaptive view pruning
[03/23 03:26:05    483s] SKP will enable view:
[03/23 03:26:05    483s]   WC_VIEW
[03/23 03:26:05    483s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:1902.5M
[03/23 03:26:05    483s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.020, REAL:0.015, MEM:1902.5M
[03/23 03:26:05    483s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1902.5M
[03/23 03:26:05    483s] Starting Early Global Route congestion estimation: mem = 1902.5M
[03/23 03:26:05    483s] (I)       Started Loading and Dumping File ( Curr Mem: 1902.52 MB )
[03/23 03:26:05    483s] (I)       Reading DB...
[03/23 03:26:05    483s] (I)       Read data from FE... (mem=1902.5M)
[03/23 03:26:05    483s] (I)       Read nodes and places... (mem=1902.5M)
[03/23 03:26:05    483s] (I)       Done Read nodes and places (cpu=0.040s, mem=1902.5M)
[03/23 03:26:05    483s] (I)       Read nets... (mem=1902.5M)
[03/23 03:26:06    483s] (I)       Done Read nets (cpu=0.120s, mem=1902.5M)
[03/23 03:26:06    483s] (I)       Done Read data from FE (cpu=0.160s, mem=1902.5M)
[03/23 03:26:06    483s] (I)       before initializing RouteDB syMemory usage = 1902.5 MB
[03/23 03:26:06    483s] (I)       Honor MSV route constraint: false
[03/23 03:26:06    483s] (I)       Maximum routing layer  : 127
[03/23 03:26:06    483s] (I)       Minimum routing layer  : 2
[03/23 03:26:06    483s] (I)       Supply scale factor H  : 1.00
[03/23 03:26:06    483s] (I)       Supply scale factor V  : 1.00
[03/23 03:26:06    483s] (I)       Tracks used by clock wire: 0
[03/23 03:26:06    483s] (I)       Reverse direction      : 
[03/23 03:26:06    483s] (I)       Honor partition pin guides: true
[03/23 03:26:06    483s] (I)       Route selected nets only: false
[03/23 03:26:06    483s] (I)       Route secondary PG pins: false
[03/23 03:26:06    483s] (I)       Second PG max fanout   : 2147483647
[03/23 03:26:06    483s] (I)       Number threads         : 8
[03/23 03:26:06    483s] (I)       Apply function for special wires: true
[03/23 03:26:06    483s] (I)       Layer by layer blockage reading: true
[03/23 03:26:06    483s] (I)       Offset calculation fix : true
[03/23 03:26:06    483s] (I)       Route stripe layer range: 
[03/23 03:26:06    483s] (I)       Honor partition fences : 
[03/23 03:26:06    483s] (I)       Honor partition pin    : 
[03/23 03:26:06    483s] (I)       Honor partition fences with feedthrough: 
[03/23 03:26:06    483s] (I)       Counted 19406 PG shapes. We will not process PG shapes layer by layer.
[03/23 03:26:06    483s] (I)       Use row-based GCell size
[03/23 03:26:06    483s] (I)       Use row-based GCell align
[03/23 03:26:06    483s] (I)       GCell unit size   : 3600
[03/23 03:26:06    483s] (I)       GCell multiplier  : 1
[03/23 03:26:06    483s] (I)       GCell row height  : 3600
[03/23 03:26:06    483s] (I)       Actual row height : 3600
[03/23 03:26:06    483s] (I)       GCell align ref   : 20000 20000
[03/23 03:26:06    483s] [NR-eGR] Track table information for default rule: 
[03/23 03:26:06    483s] [NR-eGR] M1 has no routable track
[03/23 03:26:06    483s] [NR-eGR] M2 has single uniform track structure
[03/23 03:26:06    483s] [NR-eGR] M3 has single uniform track structure
[03/23 03:26:06    483s] [NR-eGR] M4 has single uniform track structure
[03/23 03:26:06    483s] [NR-eGR] M5 has single uniform track structure
[03/23 03:26:06    483s] [NR-eGR] M6 has single uniform track structure
[03/23 03:26:06    483s] [NR-eGR] M7 has single uniform track structure
[03/23 03:26:06    483s] [NR-eGR] M8 has single uniform track structure
[03/23 03:26:06    483s] (I)       ===========================================================================
[03/23 03:26:06    483s] (I)       == Report All Rule Vias ==
[03/23 03:26:06    483s] (I)       ===========================================================================
[03/23 03:26:06    483s] (I)        Via Rule : (Default)
[03/23 03:26:06    483s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[03/23 03:26:06    483s] (I)       ---------------------------------------------------------------------------
[03/23 03:26:06    483s] (I)        1    3 : VIA12_1cut_V                8 : VIA12_2cut_E             
[03/23 03:26:06    483s] (I)        2   15 : VIA23_1cut                 24 : VIA23_2cut_E             
[03/23 03:26:06    483s] (I)        3   29 : VIA34_1cut                 38 : VIA34_2cut_E             
[03/23 03:26:06    483s] (I)        4   43 : VIA45_1cut                 52 : VIA45_2cut_E             
[03/23 03:26:06    483s] (I)        5   57 : VIA56_1cut                 66 : VIA56_2cut_E             
[03/23 03:26:06    483s] (I)        6   73 : VIA67_1cut                 80 : VIA67_2cut_E             
[03/23 03:26:06    483s] (I)        7   85 : VIA78_1cut                 94 : VIA78_2cut_E             
[03/23 03:26:06    483s] (I)        8    0 : ---                         0 : ---                      
[03/23 03:26:06    483s] (I)       ===========================================================================
[03/23 03:26:06    483s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1902.52 MB )
[03/23 03:26:06    483s] [NR-eGR] Read 30440 PG shapes
[03/23 03:26:06    483s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1902.52 MB )
[03/23 03:26:06    483s] [NR-eGR] #Routing Blockages  : 0
[03/23 03:26:06    483s] [NR-eGR] #Instance Blockages : 0
[03/23 03:26:06    483s] [NR-eGR] #PG Blockages       : 30440
[03/23 03:26:06    483s] [NR-eGR] #Bump Blockages     : 0
[03/23 03:26:06    483s] [NR-eGR] #Boundary Blockages : 0
[03/23 03:26:06    483s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[03/23 03:26:06    483s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[03/23 03:26:06    483s] (I)       readDataFromPlaceDB
[03/23 03:26:06    483s] (I)       Read net information..
[03/23 03:26:06    483s] [NR-eGR] Read numTotalNets=37774  numIgnoredNets=0
[03/23 03:26:06    483s] (I)       Read testcase time = 0.010 seconds
[03/23 03:26:06    483s] 
[03/23 03:26:06    483s] (I)       early_global_route_priority property id does not exist.
[03/23 03:26:06    483s] (I)       Start initializing grid graph
[03/23 03:26:06    483s] (I)       End initializing grid graph
[03/23 03:26:06    483s] (I)       Model blockages into capacity
[03/23 03:26:06    483s] (I)       Read Num Blocks=30440  Num Prerouted Wires=0  Num CS=0
[03/23 03:26:06    483s] (I)       Started Modeling ( Curr Mem: 1902.52 MB )
[03/23 03:26:06    483s] (I)       Started Modeling Layer 1 ( Curr Mem: 1902.52 MB )
[03/23 03:26:06    483s] (I)       Started Modeling Layer 2 ( Curr Mem: 1902.52 MB )
[03/23 03:26:06    483s] (I)       Layer 1 (V) : #blockages 12520 : #preroutes 0
[03/23 03:26:06    483s] (I)       Finished Modeling Layer 2 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1902.52 MB )
[03/23 03:26:06    483s] (I)       Started Modeling Layer 3 ( Curr Mem: 1902.52 MB )
[03/23 03:26:06    483s] (I)       Layer 2 (H) : #blockages 11920 : #preroutes 0
[03/23 03:26:06    483s] (I)       Finished Modeling Layer 3 ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 1902.52 MB )
[03/23 03:26:06    483s] (I)       Started Modeling Layer 4 ( Curr Mem: 1902.52 MB )
[03/23 03:26:06    483s] (I)       Layer 3 (V) : #blockages 6000 : #preroutes 0
[03/23 03:26:06    483s] (I)       Finished Modeling Layer 4 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1902.52 MB )
[03/23 03:26:06    483s] (I)       Started Modeling Layer 5 ( Curr Mem: 1902.52 MB )
[03/23 03:26:06    483s] (I)       Layer 4 (H) : #blockages 0 : #preroutes 0
[03/23 03:26:06    483s] (I)       Finished Modeling Layer 5 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1902.52 MB )
[03/23 03:26:06    483s] (I)       Started Modeling Layer 6 ( Curr Mem: 1902.52 MB )
[03/23 03:26:06    483s] (I)       Layer 5 (V) : #blockages 0 : #preroutes 0
[03/23 03:26:06    483s] (I)       Finished Modeling Layer 6 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1902.52 MB )
[03/23 03:26:06    483s] (I)       Started Modeling Layer 7 ( Curr Mem: 1902.52 MB )
[03/23 03:26:06    483s] (I)       Layer 6 (H) : #blockages 0 : #preroutes 0
[03/23 03:26:06    483s] (I)       Finished Modeling Layer 7 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1902.52 MB )
[03/23 03:26:06    483s] (I)       Started Modeling Layer 8 ( Curr Mem: 1902.52 MB )
[03/23 03:26:06    483s] (I)       Layer 7 (V) : #blockages 0 : #preroutes 0
[03/23 03:26:06    483s] (I)       Finished Modeling Layer 8 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1902.52 MB )
[03/23 03:26:06    483s] (I)       Finished Modeling ( CPU: 0.05 sec, Real: 0.06 sec, Curr Mem: 1902.52 MB )
[03/23 03:26:06    483s] (I)       -- layer congestion ratio --
[03/23 03:26:06    483s] (I)       Layer 1 : 0.100000
[03/23 03:26:06    483s] (I)       Layer 2 : 0.700000
[03/23 03:26:06    483s] (I)       Layer 3 : 0.700000
[03/23 03:26:06    483s] (I)       Layer 4 : 0.700000
[03/23 03:26:06    483s] (I)       Layer 5 : 0.700000
[03/23 03:26:06    483s] (I)       Layer 6 : 0.700000
[03/23 03:26:06    483s] (I)       Layer 7 : 0.700000
[03/23 03:26:06    483s] (I)       Layer 8 : 0.700000
[03/23 03:26:06    483s] (I)       ----------------------------
[03/23 03:26:06    483s] (I)       Number of ignored nets = 0
[03/23 03:26:06    483s] (I)       Number of fixed nets = 0.  Ignored: Yes
[03/23 03:26:06    483s] (I)       Number of clock nets = 338.  Ignored: No
[03/23 03:26:06    483s] (I)       Number of analog nets = 0.  Ignored: Yes
[03/23 03:26:06    483s] (I)       Number of special nets = 0.  Ignored: Yes
[03/23 03:26:06    483s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[03/23 03:26:06    483s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[03/23 03:26:06    483s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[03/23 03:26:06    483s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[03/23 03:26:06    483s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/23 03:26:06    483s] [NR-eGR] There are 338 clock nets ( 0 with NDR ).
[03/23 03:26:06    483s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1902.5 MB
[03/23 03:26:06    483s] (I)       Ndr track 0 does not exist
[03/23 03:26:06    483s] (I)       Layer1  viaCost=300.00
[03/23 03:26:06    483s] (I)       Layer2  viaCost=100.00
[03/23 03:26:06    483s] (I)       Layer3  viaCost=100.00
[03/23 03:26:06    483s] (I)       Layer4  viaCost=100.00
[03/23 03:26:06    483s] (I)       Layer5  viaCost=100.00
[03/23 03:26:06    483s] (I)       Layer6  viaCost=200.00
[03/23 03:26:06    483s] (I)       Layer7  viaCost=100.00
[03/23 03:26:06    483s] (I)       ---------------------Grid Graph Info--------------------
[03/23 03:26:06    483s] (I)       Routing area        : (0, 0) - (1097200, 1094800)
[03/23 03:26:06    483s] (I)       Core area           : (20000, 20000) - (1077200, 1074800)
[03/23 03:26:06    483s] (I)       Site width          :   400  (dbu)
[03/23 03:26:06    483s] (I)       Row height          :  3600  (dbu)
[03/23 03:26:06    483s] (I)       GCell row height    :  3600  (dbu)
[03/23 03:26:06    483s] (I)       GCell width         :  3600  (dbu)
[03/23 03:26:06    483s] (I)       GCell height        :  3600  (dbu)
[03/23 03:26:06    483s] (I)       Grid                :   305   304     8
[03/23 03:26:06    483s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8
[03/23 03:26:06    483s] (I)       Vertical capacity   :     0  3600     0  3600     0  3600     0  3600
[03/23 03:26:06    483s] (I)       Horizontal capacity :     0     0  3600     0  3600     0  3600     0
[03/23 03:26:06    483s] (I)       Default wire width  :   180   200   200   200   200   200   800   800
[03/23 03:26:06    483s] (I)       Default wire space  :   180   200   200   200   200   200   800   800
[03/23 03:26:06    483s] (I)       Default wire pitch  :   360   400   400   400   400   400  1600  1600
[03/23 03:26:06    483s] (I)       Default pitch size  :   360   400   400   400   400   400  1600  1600
[03/23 03:26:06    483s] (I)       First track coord   :     0   200   400   200   400   200   800  1000
[03/23 03:26:06    483s] (I)       Num tracks per GCell: 10.00  9.00  9.00  9.00  9.00  9.00  2.25  2.25
[03/23 03:26:06    483s] (I)       Total num of tracks :     0  2743  2736  2743  2736  2743   684   685
[03/23 03:26:06    483s] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[03/23 03:26:06    483s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0
[03/23 03:26:06    483s] (I)       --------------------------------------------------------
[03/23 03:26:06    483s] 
[03/23 03:26:06    483s] [NR-eGR] ============ Routing rule table ============
[03/23 03:26:06    483s] [NR-eGR] Rule id: 0  Nets: 37774 
[03/23 03:26:06    483s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[03/23 03:26:06    483s] (I)       Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[03/23 03:26:06    483s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[03/23 03:26:06    483s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[03/23 03:26:06    483s] [NR-eGR] ========================================
[03/23 03:26:06    483s] [NR-eGR] 
[03/23 03:26:06    483s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[03/23 03:26:06    483s] (I)       blocked tracks on layer2 : = 154128 / 833872 (18.48%)
[03/23 03:26:06    483s] (I)       blocked tracks on layer3 : = 41366 / 834480 (4.96%)
[03/23 03:26:06    483s] (I)       blocked tracks on layer4 : = 174870 / 833872 (20.97%)
[03/23 03:26:06    483s] (I)       blocked tracks on layer5 : = 0 / 834480 (0.00%)
[03/23 03:26:06    483s] (I)       blocked tracks on layer6 : = 0 / 833872 (0.00%)
[03/23 03:26:06    483s] (I)       blocked tracks on layer7 : = 0 / 208620 (0.00%)
[03/23 03:26:06    483s] (I)       blocked tracks on layer8 : = 0 / 208240 (0.00%)
[03/23 03:26:06    483s] (I)       After initializing earlyGlobalRoute syMemory usage = 1902.5 MB
[03/23 03:26:06    483s] (I)       Finished Loading and Dumping File ( CPU: 0.29 sec, Real: 0.39 sec, Curr Mem: 1902.52 MB )
[03/23 03:26:06    483s] (I)       Started Global Routing ( Curr Mem: 1902.52 MB )
[03/23 03:26:06    483s] (I)       ============= Initialization =============
[03/23 03:26:06    484s] (I)       totalPins=120348  totalGlobalPin=115472 (95.95%)
[03/23 03:26:06    484s] (I)       Started Build MST ( Curr Mem: 1902.52 MB )
[03/23 03:26:06    484s] (I)       Generate topology with 8 threads
[03/23 03:26:06    484s] (I)       Finished Build MST ( CPU: 0.07 sec, Real: 0.02 sec, Curr Mem: 1902.52 MB )
[03/23 03:26:06    484s] (I)       total 2D Cap : 4289290 = (1840080 H, 2449210 V)
[03/23 03:26:06    484s] [NR-eGR] Layer group 1: route 37774 net(s) in layer range [2, 8]
[03/23 03:26:06    484s] (I)       ============  Phase 1a Route ============
[03/23 03:26:06    484s] (I)       Started Phase 1a ( Curr Mem: 1902.52 MB )
[03/23 03:26:06    484s] (I)       Finished Phase 1a ( CPU: 0.13 sec, Real: 0.13 sec, Curr Mem: 1902.52 MB )
[03/23 03:26:06    484s] (I)       Usage: 287400 = (127280 H, 160120 V) = (6.92% H, 6.54% V) = (2.291e+05um H, 2.882e+05um V)
[03/23 03:26:06    484s] (I)       
[03/23 03:26:06    484s] (I)       ============  Phase 1b Route ============
[03/23 03:26:06    484s] (I)       Usage: 287400 = (127280 H, 160120 V) = (6.92% H, 6.54% V) = (2.291e+05um H, 2.882e+05um V)
[03/23 03:26:06    484s] (I)       
[03/23 03:26:06    484s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.173200e+05um
[03/23 03:26:06    484s] (I)       Congestion metric : 0.00%H 0.00%V, 0.00%HV
[03/23 03:26:06    484s] (I)       Congestion threshold : each 60.00, sum 90.00
[03/23 03:26:06    484s] (I)       ============  Phase 1c Route ============
[03/23 03:26:06    484s] (I)       Usage: 287400 = (127280 H, 160120 V) = (6.92% H, 6.54% V) = (2.291e+05um H, 2.882e+05um V)
[03/23 03:26:06    484s] (I)       
[03/23 03:26:06    484s] (I)       ============  Phase 1d Route ============
[03/23 03:26:06    484s] (I)       Usage: 287400 = (127280 H, 160120 V) = (6.92% H, 6.54% V) = (2.291e+05um H, 2.882e+05um V)
[03/23 03:26:06    484s] (I)       
[03/23 03:26:06    484s] (I)       ============  Phase 1e Route ============
[03/23 03:26:06    484s] (I)       Started Phase 1e ( Curr Mem: 1902.52 MB )
[03/23 03:26:06    484s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1902.52 MB )
[03/23 03:26:06    484s] (I)       Usage: 287400 = (127280 H, 160120 V) = (6.92% H, 6.54% V) = (2.291e+05um H, 2.882e+05um V)
[03/23 03:26:06    484s] (I)       
[03/23 03:26:06    484s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.173200e+05um
[03/23 03:26:06    484s] [NR-eGR] 
[03/23 03:26:06    484s] (I)       Current Phase 1l[Initialization] ( CPU: 0.04 sec, Real: 0.03 sec, Curr Mem: 1902.52 MB )
[03/23 03:26:06    484s] (I)       Running layer assignment with 8 threads
[03/23 03:26:06    484s] (I)       Finished Phase 1l ( CPU: 0.73 sec, Real: 0.18 sec, Curr Mem: 1902.52 MB )
[03/23 03:26:06    484s] (I)       ============  Phase 1l Route ============
[03/23 03:26:06    484s] (I)       
[03/23 03:26:06    484s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[03/23 03:26:06    484s] [NR-eGR]                        OverCon           OverCon           OverCon            
[03/23 03:26:06    484s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[03/23 03:26:06    484s] [NR-eGR]       Layer              (1-2)             (3-4)             (5-5)    OverCon 
[03/23 03:26:06    484s] [NR-eGR] --------------------------------------------------------------------------------
[03/23 03:26:06    484s] [NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/23 03:26:06    484s] [NR-eGR]      M2  (2)        85( 0.09%)        10( 0.01%)         1( 0.00%)   ( 0.11%) 
[03/23 03:26:06    484s] [NR-eGR]      M3  (3)         1( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/23 03:26:06    484s] [NR-eGR]      M4  (4)         8( 0.01%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[03/23 03:26:06    484s] [NR-eGR]      M5  (5)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/23 03:26:06    484s] [NR-eGR]      M6  (6)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/23 03:26:06    485s] [NR-eGR]      M7  (7)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/23 03:26:06    485s] [NR-eGR]      M8  (8)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/23 03:26:06    485s] [NR-eGR] --------------------------------------------------------------------------------
[03/23 03:26:06    485s] [NR-eGR] Total               94( 0.01%)        10( 0.00%)         1( 0.00%)   ( 0.02%) 
[03/23 03:26:06    485s] [NR-eGR] 
[03/23 03:26:06    485s] (I)       Finished Global Routing ( CPU: 1.01 sec, Real: 0.49 sec, Curr Mem: 1902.52 MB )
[03/23 03:26:06    485s] (I)       total 2D Cap : 4310367 = (1844602 H, 2465765 V)
[03/23 03:26:06    485s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[03/23 03:26:06    485s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[03/23 03:26:06    485s] Early Global Route congestion estimation runtime: 0.92 seconds, mem = 1902.5M
[03/23 03:26:06    485s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:1.350, REAL:0.923, MEM:1902.5M
[03/23 03:26:06    485s] OPERPROF: Starting HotSpotCal at level 1, MEM:1902.5M
[03/23 03:26:06    485s] [hotspot] +------------+---------------+---------------+
[03/23 03:26:06    485s] [hotspot] |            |   max hotspot | total hotspot |
[03/23 03:26:06    485s] [hotspot] +------------+---------------+---------------+
[03/23 03:26:06    485s] [hotspot] | normalized |          0.00 |          0.00 |
[03/23 03:26:06    485s] [hotspot] +------------+---------------+---------------+
[03/23 03:26:06    485s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[03/23 03:26:06    485s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[03/23 03:26:06    485s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.030, REAL:0.020, MEM:1902.5M
[03/23 03:26:06    485s] Skipped repairing congestion.
[03/23 03:26:06    485s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:1902.5M
[03/23 03:26:06    485s] Starting Early Global Route wiring: mem = 1902.5M
[03/23 03:26:06    485s] (I)       ============= track Assignment ============
[03/23 03:26:06    485s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1902.51 MB )
[03/23 03:26:06    485s] (I)       Finished Extract Global 3D Wires ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 1902.51 MB )
[03/23 03:26:06    485s] (I)       Started Greedy Track Assignment ( Curr Mem: 1902.51 MB )
[03/23 03:26:06    485s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer9, numCutBoxes=0)
[03/23 03:26:06    485s] (I)       Running track assignment with 8 threads
[03/23 03:26:06    485s] (I)       Current Greedy Track Assignment[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1902.51 MB )
[03/23 03:26:06    485s] (I)       Run Multi-thread track assignment
[03/23 03:26:06    485s] (I)       Finished Greedy Track Assignment ( CPU: 0.73 sec, Real: 0.12 sec, Curr Mem: 1902.52 MB )
[03/23 03:26:07    486s] [NR-eGR] --------------------------------------------------------------------------
[03/23 03:26:07    486s] [NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 120043
[03/23 03:26:07    486s] [NR-eGR]     M2  (2V) length: 2.376103e+05um, number of vias: 176729
[03/23 03:26:07    486s] [NR-eGR]     M3  (3H) length: 2.244913e+05um, number of vias: 5022
[03/23 03:26:07    486s] [NR-eGR]     M4  (4V) length: 5.734004e+04um, number of vias: 812
[03/23 03:26:07    486s] [NR-eGR]     M5  (5H) length: 1.333770e+04um, number of vias: 338
[03/23 03:26:07    486s] [NR-eGR]     M6  (6V) length: 5.992245e+03um, number of vias: 4
[03/23 03:26:07    486s] [NR-eGR]     M7  (7H) length: 3.152000e+02um, number of vias: 4
[03/23 03:26:07    486s] [NR-eGR]     M8  (8V) length: 2.584000e+02um, number of vias: 0
[03/23 03:26:07    486s] [NR-eGR] Total length: 5.393452e+05um, number of vias: 302952
[03/23 03:26:07    486s] [NR-eGR] --------------------------------------------------------------------------
[03/23 03:26:07    486s] [NR-eGR] Total eGR-routed clock nets wire length: 6.125250e+04um 
[03/23 03:26:07    486s] [NR-eGR] --------------------------------------------------------------------------
[03/23 03:26:07    486s] Early Global Route wiring runtime: 0.48 seconds, mem = 1789.5M
[03/23 03:26:07    486s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:1.150, REAL:0.476, MEM:1789.5M
[03/23 03:26:07    486s] Tdgp not successfully inited but do clear!
[03/23 03:26:07    486s] 0 delay mode for cte disabled.
[03/23 03:26:07    486s] SKP cleared!
[03/23 03:26:07    486s] 
[03/23 03:26:07    486s] *** Finished incrementalPlace (cpu=0:00:02.6, real=0:00:02.0)***
[03/23 03:26:07    486s] Tdgp not successfully inited but do clear!
[03/23 03:26:07    486s] 0 delay mode for cte disabled.
[03/23 03:26:07    486s] SKP cleared!
[03/23 03:26:07    486s] **placeDesign ... cpu = 0: 7:23, real = 0: 2:32, mem = 1781.5M **
[03/23 03:26:07    486s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[03/23 03:26:07    486s] VSMManager cleared!
[03/23 03:26:07    486s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1287.0M, totSessionCpu=0:08:07 **
[03/23 03:26:07    486s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[03/23 03:26:07    486s] GigaOpt running with 8 threads.
[03/23 03:26:07    486s] Info: 8 threads available for lower-level modules during optimization.
[03/23 03:26:07    486s] OPERPROF: Starting DPlace-Init at level 1, MEM:1781.5M
[03/23 03:26:07    486s] z: 2, totalTracks: 1
[03/23 03:26:07    486s] z: 4, totalTracks: 1
[03/23 03:26:07    486s] z: 6, totalTracks: 1
[03/23 03:26:07    486s] z: 8, totalTracks: 1
[03/23 03:26:07    486s] #spOpts: N=65 minPadR=1.1 
[03/23 03:26:07    486s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1781.5M
[03/23 03:26:07    486s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1781.5M
[03/23 03:26:07    486s] Core basic site is core
[03/23 03:26:07    486s] SiteArray: non-trimmed site array dimensions = 293 x 2643
[03/23 03:26:07    486s] SiteArray: use 3,301,376 bytes
[03/23 03:26:07    486s] SiteArray: current memory after site array memory allocation 1784.7M
[03/23 03:26:07    486s] SiteArray: FP blocked sites are writable
[03/23 03:26:07    486s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/23 03:26:07    486s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1784.7M
[03/23 03:26:07    486s] Process 18562 wires and vias for routing blockage analysis
[03/23 03:26:07    486s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.120, REAL:0.022, MEM:1784.7M
[03/23 03:26:07    486s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.240, REAL:0.126, MEM:1784.7M
[03/23 03:26:07    486s] OPERPROF:     Starting CMU at level 3, MEM:1784.7M
[03/23 03:26:07    486s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.006, MEM:1784.7M
[03/23 03:26:07    486s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.260, REAL:0.149, MEM:1784.7M
[03/23 03:26:07    486s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=1784.7MB).
[03/23 03:26:07    486s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.340, REAL:0.227, MEM:1784.7M
[03/23 03:26:07    486s] Cell 'LVLLHD8' is marked internal dont-use due to tech site checking failure.
[03/23 03:26:07    486s] Cell 'LVLLHD4' is marked internal dont-use due to tech site checking failure.
[03/23 03:26:07    486s] Cell 'LVLLHD2' is marked internal dont-use due to tech site checking failure.
[03/23 03:26:07    486s] Cell 'LVLLHD1' is marked internal dont-use due to tech site checking failure.
[03/23 03:26:07    486s] Cell 'LVLLHCD8' is marked internal dont-use due to tech site checking failure.
[03/23 03:26:07    486s] Cell 'LVLLHCD4' is marked internal dont-use due to tech site checking failure.
[03/23 03:26:07    486s] Cell 'LVLLHCD2' is marked internal dont-use due to tech site checking failure.
[03/23 03:26:07    486s] Cell 'LVLLHCD1' is marked internal dont-use due to tech site checking failure.
[03/23 03:26:07    486s] Cell 'FILL_NW_LL' is marked internal dont-use due to tech site checking failure.
[03/23 03:26:07    486s] Cell 'FILL_NW_HH' is marked internal dont-use due to tech site checking failure.
[03/23 03:26:07    486s] Cell 'FILL1_LL' is marked internal dont-use due to tech site checking failure.
[03/23 03:26:07    486s] **WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain, or their pins cannot be snapped to the tracks. To avoid this message, review the floorplan, msv setting, the library setting or set manually those cells as dont_use.
[03/23 03:26:07    486s] 	Cell FILL1_LL, site bcore.
[03/23 03:26:07    486s] 	Cell FILL_NW_HH, site bcore.
[03/23 03:26:07    486s] 	Cell FILL_NW_LL, site bcore.
[03/23 03:26:07    486s] 	Cell LVLLHCD1, site bcore.
[03/23 03:26:07    486s] 	Cell LVLLHCD2, site bcore.
[03/23 03:26:07    486s] 	Cell LVLLHCD4, site bcore.
[03/23 03:26:07    486s] 	Cell LVLLHCD8, site bcore.
[03/23 03:26:07    486s] 	Cell LVLLHD1, site bcore.
[03/23 03:26:07    486s] 	Cell LVLLHD2, site bcore.
[03/23 03:26:07    486s] 	Cell LVLLHD4, site bcore.
[03/23 03:26:07    486s] 	Cell LVLLHD8, site bcore.
[03/23 03:26:07    486s] .
[03/23 03:26:07    486s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1784.7M
[03/23 03:26:07    487s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.110, REAL:0.033, MEM:1784.7M
[03/23 03:26:08    487s] LayerId::1 widthSet size::4
[03/23 03:26:08    487s] LayerId::2 widthSet size::4
[03/23 03:26:08    487s] LayerId::3 widthSet size::4
[03/23 03:26:08    487s] LayerId::4 widthSet size::4
[03/23 03:26:08    487s] LayerId::5 widthSet size::4
[03/23 03:26:08    487s] LayerId::6 widthSet size::4
[03/23 03:26:08    487s] LayerId::7 widthSet size::4
[03/23 03:26:08    487s] LayerId::8 widthSet size::4
[03/23 03:26:08    487s] Updating RC grid for preRoute extraction ...
[03/23 03:26:08    487s] Initializing multi-corner capacitance tables ... 
[03/23 03:26:08    487s] Initializing multi-corner resistance tables ...
[03/23 03:26:08    487s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.232296 ; uaWl: 1.000000 ; uaWlH: 0.143217 ; aWlH: 0.000000 ; Pmax: 0.816800 ; wcR: 0.636400 ; newSi: 0.088700 ; pMod: 83 ; 
[03/23 03:26:08    487s] 
[03/23 03:26:08    487s] Creating Lib Analyzer ...
[03/23 03:26:08    487s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 8 threads.
[03/23 03:26:08    487s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[03/23 03:26:08    487s] Total number of usable buffers from Lib Analyzer: 18 ( CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16)
[03/23 03:26:08    487s] Total number of usable inverters from Lib Analyzer: 18 ( INVD1 INVD0 CKND1 CKND0 INVD2 CKND2 INVD3 CKND3 INVD4 CKND4 INVD6 CKND6 INVD8 CKND8 INVD12 CKND12 INVD16 CKND16)
[03/23 03:26:08    487s] Total number of usable delay cells from Lib Analyzer: 0 ()
[03/23 03:26:08    487s] 
[03/23 03:26:09    488s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:08:09 mem=1792.7M
[03/23 03:26:09    488s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:08:09 mem=1792.7M
[03/23 03:26:09    488s] Creating Lib Analyzer, finished. 
[03/23 03:26:09    488s] #optDebug: fT-S <1 2 3 1 0>
[03/23 03:26:09    488s] Initializing cpe interface
[03/23 03:26:10    489s] Info: Begin MT loop @coeiCellPowerCachingJob with 8 threads.
[03/23 03:26:10    491s] Info: End MT loop @coeiCellPowerCachingJob.
[03/23 03:26:10    491s] Processing average sequential pin duty cycle 
[03/23 03:26:10    491s] Info: Begin MT loop @coeiCellPinPowerCachingJob with 8 threads.
[03/23 03:26:11    494s] Info: End MT loop @coeiCellPinPowerCachingJob.
[03/23 03:26:11    494s] **optDesign ... cpu = 0:00:08, real = 0:00:04, mem = 1629.6M, totSessionCpu=0:08:14 **
[03/23 03:26:11    494s] *** optDesign -preCTS ***
[03/23 03:26:11    494s] DRC Margin: user margin 0.0; extra margin 0.2
[03/23 03:26:11    494s] Setup Target Slack: user slack 0; extra slack 0.0
[03/23 03:26:11    494s] Hold Target Slack: user slack 0
[03/23 03:26:11    494s] **INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
[03/23 03:26:11    494s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2103.7M
[03/23 03:26:11    494s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.080, REAL:0.087, MEM:2103.7M
[03/23 03:26:11    494s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2103.7M
[03/23 03:26:11    494s] All LLGs are deleted
[03/23 03:26:11    494s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2103.7M
[03/23 03:26:11    494s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2100.5M
[03/23 03:26:11    494s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.001, MEM:2100.5M
[03/23 03:26:11    494s] ### Creating LA Mngr. totSessionCpu=0:08:14 mem=2100.5M
[03/23 03:26:11    494s] ### Creating LA Mngr, finished. totSessionCpu=0:08:14 mem=2100.5M
[03/23 03:26:11    494s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 2100.54 MB )
[03/23 03:26:11    494s] (I)       Started Loading and Dumping File ( Curr Mem: 2100.54 MB )
[03/23 03:26:11    494s] (I)       Reading DB...
[03/23 03:26:11    494s] (I)       Read data from FE... (mem=2100.5M)
[03/23 03:26:11    494s] (I)       Read nodes and places... (mem=2100.5M)
[03/23 03:26:11    494s] (I)       Number of ignored instance 0
[03/23 03:26:11    494s] (I)       Number of inbound cells 0
[03/23 03:26:11    494s] (I)       numMoveCells=35932, numMacros=0  numPads=305  numMultiRowHeightInsts=0
[03/23 03:26:11    494s] (I)       cell height: 3600, count: 35932
[03/23 03:26:11    494s] (I)       Done Read nodes and places (cpu=0.050s, mem=2115.4M)
[03/23 03:26:11    494s] (I)       Read nets... (mem=2115.4M)
[03/23 03:26:11    494s] (I)       numNets=37774  ignoredNets=0
[03/23 03:26:11    494s] (I)       Done Read nets (cpu=0.110s, mem=2124.4M)
[03/23 03:26:11    494s] (I)       Read rows... (mem=2124.4M)
[03/23 03:26:11    494s] (I)       Done Read rows (cpu=0.000s, mem=2124.4M)
[03/23 03:26:11    494s] (I)       Identified Clock instances: Flop 10295, Clock buffer/inverter 0, Gate 334, Logic 2
[03/23 03:26:11    494s] (I)       Read module constraints... (mem=2124.4M)
[03/23 03:26:11    494s] (I)       Done Read module constraints (cpu=0.000s, mem=2124.4M)
[03/23 03:26:11    494s] (I)       Done Read data from FE (cpu=0.180s, mem=2124.4M)
[03/23 03:26:11    494s] (I)       before initializing RouteDB syMemory usage = 2124.4 MB
[03/23 03:26:11    494s] (I)       Honor MSV route constraint: false
[03/23 03:26:11    494s] (I)       Maximum routing layer  : 127
[03/23 03:26:11    494s] (I)       Minimum routing layer  : 2
[03/23 03:26:11    494s] (I)       Supply scale factor H  : 1.00
[03/23 03:26:11    494s] (I)       Supply scale factor V  : 1.00
[03/23 03:26:11    494s] (I)       Tracks used by clock wire: 0
[03/23 03:26:11    494s] (I)       Reverse direction      : 
[03/23 03:26:11    494s] (I)       Honor partition pin guides: true
[03/23 03:26:11    494s] (I)       Route selected nets only: false
[03/23 03:26:11    494s] (I)       Route secondary PG pins: false
[03/23 03:26:11    494s] (I)       Second PG max fanout   : 2147483647
[03/23 03:26:11    494s] (I)       Buffering-aware routing: true
[03/23 03:26:11    494s] (I)       Spread congestion away from blockages: true
[03/23 03:26:11    494s] (I)       Number threads         : 8
[03/23 03:26:11    494s] (I)       Overflow penalty cost  : 10
[03/23 03:26:11    494s] (I)       punchThroughDistance   : 5581.25
[03/23 03:26:11    494s] (I)       source-to-sink ratio   : 0.30
[03/23 03:26:11    494s] (I)       Apply function for special wires: true
[03/23 03:26:11    494s] (I)       Layer by layer blockage reading: true
[03/23 03:26:11    494s] (I)       Offset calculation fix : true
[03/23 03:26:11    494s] (I)       Route stripe layer range: 
[03/23 03:26:11    494s] (I)       Honor partition fences : 
[03/23 03:26:11    494s] (I)       Honor partition pin    : 
[03/23 03:26:11    494s] (I)       Honor partition fences with feedthrough: 
[03/23 03:26:11    494s] (I)       Counted 19406 PG shapes. We will not process PG shapes layer by layer.
[03/23 03:26:11    494s] (I)       Use row-based GCell size
[03/23 03:26:11    494s] (I)       Use row-based GCell align
[03/23 03:26:11    494s] (I)       GCell unit size   : 3600
[03/23 03:26:11    494s] (I)       GCell multiplier  : 1
[03/23 03:26:11    494s] (I)       GCell row height  : 3600
[03/23 03:26:11    494s] (I)       Actual row height : 3600
[03/23 03:26:11    494s] (I)       GCell align ref   : 20000 20000
[03/23 03:26:11    494s] [NR-eGR] Track table information for default rule: 
[03/23 03:26:11    494s] [NR-eGR] M1 has no routable track
[03/23 03:26:11    494s] [NR-eGR] M2 has single uniform track structure
[03/23 03:26:11    494s] [NR-eGR] M3 has single uniform track structure
[03/23 03:26:11    494s] [NR-eGR] M4 has single uniform track structure
[03/23 03:26:11    494s] [NR-eGR] M5 has single uniform track structure
[03/23 03:26:11    494s] [NR-eGR] M6 has single uniform track structure
[03/23 03:26:11    494s] [NR-eGR] M7 has single uniform track structure
[03/23 03:26:11    494s] [NR-eGR] M8 has single uniform track structure
[03/23 03:26:11    494s] (I)       ===========================================================================
[03/23 03:26:11    494s] (I)       == Report All Rule Vias ==
[03/23 03:26:11    494s] (I)       ===========================================================================
[03/23 03:26:11    494s] (I)        Via Rule : (Default)
[03/23 03:26:11    494s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[03/23 03:26:11    494s] (I)       ---------------------------------------------------------------------------
[03/23 03:26:11    494s] (I)        1    3 : VIA12_1cut_V                8 : VIA12_2cut_E             
[03/23 03:26:11    494s] (I)        2   15 : VIA23_1cut                 24 : VIA23_2cut_E             
[03/23 03:26:11    494s] (I)        3   29 : VIA34_1cut                 38 : VIA34_2cut_E             
[03/23 03:26:11    494s] (I)        4   43 : VIA45_1cut                 52 : VIA45_2cut_E             
[03/23 03:26:11    494s] (I)        5   57 : VIA56_1cut                 66 : VIA56_2cut_E             
[03/23 03:26:11    494s] (I)        6   73 : VIA67_1cut                 80 : VIA67_2cut_E             
[03/23 03:26:11    494s] (I)        7   85 : VIA78_1cut                 94 : VIA78_2cut_E             
[03/23 03:26:11    494s] (I)        8    0 : ---                         0 : ---                      
[03/23 03:26:11    494s] (I)       ===========================================================================
[03/23 03:26:11    494s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 2124.41 MB )
[03/23 03:26:11    494s] [NR-eGR] Read 30440 PG shapes
[03/23 03:26:11    494s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2124.41 MB )
[03/23 03:26:11    494s] [NR-eGR] #Routing Blockages  : 0
[03/23 03:26:11    494s] [NR-eGR] #Instance Blockages : 0
[03/23 03:26:11    494s] [NR-eGR] #PG Blockages       : 30440
[03/23 03:26:11    494s] [NR-eGR] #Bump Blockages     : 0
[03/23 03:26:11    494s] [NR-eGR] #Boundary Blockages : 0
[03/23 03:26:11    494s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[03/23 03:26:11    494s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[03/23 03:26:11    494s] (I)       readDataFromPlaceDB
[03/23 03:26:11    494s] (I)       Read net information..
[03/23 03:26:11    494s] [NR-eGR] Read numTotalNets=37774  numIgnoredNets=0
[03/23 03:26:11    494s] (I)       Read testcase time = 0.020 seconds
[03/23 03:26:11    494s] 
[03/23 03:26:11    494s] (I)       early_global_route_priority property id does not exist.
[03/23 03:26:11    494s] (I)       Start initializing grid graph
[03/23 03:26:11    494s] (I)       End initializing grid graph
[03/23 03:26:11    494s] (I)       Model blockages into capacity
[03/23 03:26:11    494s] (I)       Read Num Blocks=30440  Num Prerouted Wires=0  Num CS=0
[03/23 03:26:11    494s] (I)       Started Modeling ( Curr Mem: 2132.77 MB )
[03/23 03:26:11    494s] (I)       Started Modeling Layer 1 ( Curr Mem: 2132.77 MB )
[03/23 03:26:11    494s] (I)       Started Modeling Layer 2 ( Curr Mem: 2132.77 MB )
[03/23 03:26:11    494s] (I)       Layer 1 (V) : #blockages 12520 : #preroutes 0
[03/23 03:26:11    494s] (I)       Finished Modeling Layer 2 ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2132.77 MB )
[03/23 03:26:11    494s] (I)       Started Modeling Layer 3 ( Curr Mem: 2132.77 MB )
[03/23 03:26:11    494s] (I)       Layer 2 (H) : #blockages 11920 : #preroutes 0
[03/23 03:26:11    494s] (I)       Finished Modeling Layer 3 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2132.77 MB )
[03/23 03:26:11    494s] (I)       Started Modeling Layer 4 ( Curr Mem: 2132.77 MB )
[03/23 03:26:11    494s] (I)       Layer 3 (V) : #blockages 6000 : #preroutes 0
[03/23 03:26:11    494s] (I)       Finished Modeling Layer 4 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2132.77 MB )
[03/23 03:26:11    494s] (I)       Started Modeling Layer 5 ( Curr Mem: 2132.77 MB )
[03/23 03:26:11    494s] (I)       Layer 4 (H) : #blockages 0 : #preroutes 0
[03/23 03:26:11    494s] (I)       Finished Modeling Layer 5 ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2132.77 MB )
[03/23 03:26:11    494s] (I)       Started Modeling Layer 6 ( Curr Mem: 2132.77 MB )
[03/23 03:26:11    494s] (I)       Layer 5 (V) : #blockages 0 : #preroutes 0
[03/23 03:26:11    494s] (I)       Finished Modeling Layer 6 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2132.77 MB )
[03/23 03:26:11    494s] (I)       Started Modeling Layer 7 ( Curr Mem: 2132.77 MB )
[03/23 03:26:11    494s] (I)       Layer 6 (H) : #blockages 0 : #preroutes 0
[03/23 03:26:11    494s] (I)       Finished Modeling Layer 7 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2132.77 MB )
[03/23 03:26:11    494s] (I)       Started Modeling Layer 8 ( Curr Mem: 2132.77 MB )
[03/23 03:26:11    494s] (I)       Layer 7 (V) : #blockages 0 : #preroutes 0
[03/23 03:26:11    494s] (I)       Finished Modeling Layer 8 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2132.77 MB )
[03/23 03:26:11    494s] (I)       Finished Modeling ( CPU: 0.04 sec, Real: 0.06 sec, Curr Mem: 2132.77 MB )
[03/23 03:26:11    494s] (I)       -- layer congestion ratio --
[03/23 03:26:11    494s] (I)       Layer 1 : 0.100000
[03/23 03:26:11    494s] (I)       Layer 2 : 0.700000
[03/23 03:26:11    494s] (I)       Layer 3 : 0.700000
[03/23 03:26:11    494s] (I)       Layer 4 : 0.700000
[03/23 03:26:11    494s] (I)       Layer 5 : 0.700000
[03/23 03:26:11    494s] (I)       Layer 6 : 0.700000
[03/23 03:26:11    494s] (I)       Layer 7 : 0.700000
[03/23 03:26:11    494s] (I)       Layer 8 : 0.700000
[03/23 03:26:11    494s] (I)       ----------------------------
[03/23 03:26:11    494s] (I)       Number of ignored nets = 0
[03/23 03:26:11    494s] (I)       Number of fixed nets = 0.  Ignored: Yes
[03/23 03:26:11    494s] (I)       Number of clock nets = 338.  Ignored: No
[03/23 03:26:11    494s] (I)       Number of analog nets = 0.  Ignored: Yes
[03/23 03:26:11    494s] (I)       Number of special nets = 0.  Ignored: Yes
[03/23 03:26:11    494s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[03/23 03:26:11    494s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[03/23 03:26:11    494s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[03/23 03:26:11    494s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[03/23 03:26:11    494s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/23 03:26:11    494s] (I)       Constructing bin map
[03/23 03:26:11    494s] (I)       Initialize bin information with width=7200 height=7200
[03/23 03:26:11    494s] (I)       Done constructing bin map
[03/23 03:26:11    494s] [NR-eGR] There are 338 clock nets ( 0 with NDR ).
[03/23 03:26:11    494s] (I)       Before initializing earlyGlobalRoute syMemory usage = 2132.8 MB
[03/23 03:26:11    494s] (I)       Ndr track 0 does not exist
[03/23 03:26:11    494s] (I)       Layer1  viaCost=300.00
[03/23 03:26:11    494s] (I)       Layer2  viaCost=100.00
[03/23 03:26:11    494s] (I)       Layer3  viaCost=100.00
[03/23 03:26:11    494s] (I)       Layer4  viaCost=100.00
[03/23 03:26:11    494s] (I)       Layer5  viaCost=100.00
[03/23 03:26:11    494s] (I)       Layer6  viaCost=200.00
[03/23 03:26:11    494s] (I)       Layer7  viaCost=100.00
[03/23 03:26:11    494s] (I)       ---------------------Grid Graph Info--------------------
[03/23 03:26:11    494s] (I)       Routing area        : (0, 0) - (1097200, 1094800)
[03/23 03:26:11    494s] (I)       Core area           : (20000, 20000) - (1077200, 1074800)
[03/23 03:26:11    494s] (I)       Site width          :   400  (dbu)
[03/23 03:26:11    494s] (I)       Row height          :  3600  (dbu)
[03/23 03:26:11    494s] (I)       GCell row height    :  3600  (dbu)
[03/23 03:26:11    494s] (I)       GCell width         :  3600  (dbu)
[03/23 03:26:11    494s] (I)       GCell height        :  3600  (dbu)
[03/23 03:26:11    494s] (I)       Grid                :   305   304     8
[03/23 03:26:11    494s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8
[03/23 03:26:11    494s] (I)       Vertical capacity   :     0  3600     0  3600     0  3600     0  3600
[03/23 03:26:11    494s] (I)       Horizontal capacity :     0     0  3600     0  3600     0  3600     0
[03/23 03:26:11    494s] (I)       Default wire width  :   180   200   200   200   200   200   800   800
[03/23 03:26:11    494s] (I)       Default wire space  :   180   200   200   200   200   200   800   800
[03/23 03:26:11    494s] (I)       Default wire pitch  :   360   400   400   400   400   400  1600  1600
[03/23 03:26:11    494s] (I)       Default pitch size  :   360   400   400   400   400   400  1600  1600
[03/23 03:26:11    494s] (I)       First track coord   :     0   200   400   200   400   200   800  1000
[03/23 03:26:11    494s] (I)       Num tracks per GCell: 10.00  9.00  9.00  9.00  9.00  9.00  2.25  2.25
[03/23 03:26:11    494s] (I)       Total num of tracks :     0  2743  2736  2743  2736  2743   684   685
[03/23 03:26:11    494s] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[03/23 03:26:11    494s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0
[03/23 03:26:11    494s] (I)       --------------------------------------------------------
[03/23 03:26:11    494s] 
[03/23 03:26:11    494s] [NR-eGR] ============ Routing rule table ============
[03/23 03:26:11    494s] [NR-eGR] Rule id: 0  Nets: 37774 
[03/23 03:26:11    494s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[03/23 03:26:11    494s] (I)       Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[03/23 03:26:11    494s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[03/23 03:26:11    494s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[03/23 03:26:11    494s] [NR-eGR] ========================================
[03/23 03:26:11    494s] [NR-eGR] 
[03/23 03:26:11    494s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[03/23 03:26:11    494s] (I)       blocked tracks on layer2 : = 154128 / 833872 (18.48%)
[03/23 03:26:11    494s] (I)       blocked tracks on layer3 : = 41366 / 834480 (4.96%)
[03/23 03:26:11    494s] (I)       blocked tracks on layer4 : = 174870 / 833872 (20.97%)
[03/23 03:26:11    494s] (I)       blocked tracks on layer5 : = 0 / 834480 (0.00%)
[03/23 03:26:11    494s] (I)       blocked tracks on layer6 : = 0 / 833872 (0.00%)
[03/23 03:26:11    494s] (I)       blocked tracks on layer7 : = 0 / 208620 (0.00%)
[03/23 03:26:11    494s] (I)       blocked tracks on layer8 : = 0 / 208240 (0.00%)
[03/23 03:26:11    494s] (I)       After initializing earlyGlobalRoute syMemory usage = 2132.8 MB
[03/23 03:26:11    494s] (I)       Finished Loading and Dumping File ( CPU: 0.32 sec, Real: 0.42 sec, Curr Mem: 2132.77 MB )
[03/23 03:26:11    494s] (I)       Started Global Routing ( Curr Mem: 2132.77 MB )
[03/23 03:26:11    494s] (I)       ============= Initialization =============
[03/23 03:26:11    494s] (I)       totalPins=120348  totalGlobalPin=115472 (95.95%)
[03/23 03:26:11    494s] (I)       Started Build MST ( Curr Mem: 2132.77 MB )
[03/23 03:26:11    494s] (I)       Generate topology with 8 threads
[03/23 03:26:11    494s] (I)       Finished Build MST ( CPU: 0.06 sec, Real: 0.02 sec, Curr Mem: 2132.78 MB )
[03/23 03:26:11    494s] (I)       total 2D Cap : 4289290 = (1840080 H, 2449210 V)
[03/23 03:26:11    494s] (I)       #blocked areas for congestion spreading : 0
[03/23 03:26:11    494s] [NR-eGR] Layer group 1: route 37774 net(s) in layer range [2, 8]
[03/23 03:26:11    494s] (I)       ============  Phase 1a Route ============
[03/23 03:26:11    494s] (I)       Started Phase 1a ( Curr Mem: 2132.78 MB )
[03/23 03:26:12    494s] (I)       Finished Phase 1a ( CPU: 0.09 sec, Real: 0.08 sec, Curr Mem: 2132.78 MB )
[03/23 03:26:12    494s] (I)       Usage: 290555 = (129797 H, 160758 V) = (7.05% H, 6.56% V) = (2.336e+05um H, 2.894e+05um V)
[03/23 03:26:12    494s] (I)       
[03/23 03:26:12    494s] (I)       ============  Phase 1b Route ============
[03/23 03:26:12    494s] (I)       Usage: 290555 = (129797 H, 160758 V) = (7.05% H, 6.56% V) = (2.336e+05um H, 2.894e+05um V)
[03/23 03:26:12    494s] (I)       
[03/23 03:26:12    494s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.01% V. EstWL: 5.229990e+05um
[03/23 03:26:12    494s] (I)       Congestion metric : 0.00%H 0.01%V, 0.01%HV
[03/23 03:26:12    494s] (I)       Congestion threshold : each 60.00, sum 90.00
[03/23 03:26:12    494s] (I)       ============  Phase 1c Route ============
[03/23 03:26:12    494s] (I)       Usage: 290555 = (129797 H, 160758 V) = (7.05% H, 6.56% V) = (2.336e+05um H, 2.894e+05um V)
[03/23 03:26:12    494s] (I)       
[03/23 03:26:12    494s] (I)       ============  Phase 1d Route ============
[03/23 03:26:12    494s] (I)       Usage: 290555 = (129797 H, 160758 V) = (7.05% H, 6.56% V) = (2.336e+05um H, 2.894e+05um V)
[03/23 03:26:12    494s] (I)       
[03/23 03:26:12    494s] (I)       ============  Phase 1e Route ============
[03/23 03:26:12    494s] (I)       Started Phase 1e ( Curr Mem: 2132.78 MB )
[03/23 03:26:12    494s] (I)       Started Legalize Reach Aware Violations ( Curr Mem: 2132.78 MB )
[03/23 03:26:12    494s] (I)       Finished Legalize Reach Aware Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2132.78 MB )
[03/23 03:26:12    494s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2132.78 MB )
[03/23 03:26:12    494s] (I)       Usage: 290555 = (129797 H, 160758 V) = (7.05% H, 6.56% V) = (2.336e+05um H, 2.894e+05um V)
[03/23 03:26:12    494s] (I)       
[03/23 03:26:12    494s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.01% V. EstWL: 5.229990e+05um
[03/23 03:26:12    494s] [NR-eGR] 
[03/23 03:26:12    495s] (I)       Current Phase 1l[Initialization] ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2132.78 MB )
[03/23 03:26:12    495s] (I)       Running layer assignment with 8 threads
[03/23 03:26:12    495s] (I)       Finished Phase 1l ( CPU: 0.56 sec, Real: 0.12 sec, Curr Mem: 2132.78 MB )
[03/23 03:26:12    495s] (I)       ============  Phase 1l Route ============
[03/23 03:26:12    495s] (I)       
[03/23 03:26:12    495s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[03/23 03:26:12    495s] [NR-eGR]                        OverCon           OverCon           OverCon            
[03/23 03:26:12    495s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[03/23 03:26:12    495s] [NR-eGR]       Layer              (1-2)             (3-4)             (5-5)    OverCon 
[03/23 03:26:12    495s] [NR-eGR] --------------------------------------------------------------------------------
[03/23 03:26:12    495s] [NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/23 03:26:12    495s] [NR-eGR]      M2  (2)        90( 0.10%)        13( 0.01%)         2( 0.00%)   ( 0.12%) 
[03/23 03:26:12    495s] [NR-eGR]      M3  (3)         1( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/23 03:26:12    495s] [NR-eGR]      M4  (4)         5( 0.01%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[03/23 03:26:12    495s] [NR-eGR]      M5  (5)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/23 03:26:12    495s] [NR-eGR]      M6  (6)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/23 03:26:12    495s] [NR-eGR]      M7  (7)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/23 03:26:12    495s] [NR-eGR]      M8  (8)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/23 03:26:12    495s] [NR-eGR] --------------------------------------------------------------------------------
[03/23 03:26:12    495s] [NR-eGR] Total               96( 0.02%)        13( 0.00%)         2( 0.00%)   ( 0.02%) 
[03/23 03:26:12    495s] [NR-eGR] 
[03/23 03:26:12    495s] (I)       Finished Global Routing ( CPU: 0.78 sec, Real: 0.35 sec, Curr Mem: 2132.78 MB )
[03/23 03:26:12    495s] (I)       total 2D Cap : 4310367 = (1844602 H, 2465765 V)
[03/23 03:26:12    495s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[03/23 03:26:12    495s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[03/23 03:26:12    495s] (I)       ============= track Assignment ============
[03/23 03:26:12    495s] (I)       Started Extract Global 3D Wires ( Curr Mem: 2132.78 MB )
[03/23 03:26:12    495s] (I)       Finished Extract Global 3D Wires ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2132.78 MB )
[03/23 03:26:12    495s] (I)       Started Greedy Track Assignment ( Curr Mem: 2132.78 MB )
[03/23 03:26:12    495s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer9, numCutBoxes=0)
[03/23 03:26:12    495s] (I)       Running track assignment with 8 threads
[03/23 03:26:12    495s] (I)       Current Greedy Track Assignment[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2132.78 MB )
[03/23 03:26:12    495s] (I)       Run Multi-thread track assignment
[03/23 03:26:12    496s] (I)       Finished Greedy Track Assignment ( CPU: 0.66 sec, Real: 0.11 sec, Curr Mem: 2132.78 MB )
[03/23 03:26:12    496s] [NR-eGR] --------------------------------------------------------------------------
[03/23 03:26:12    496s] [NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 120043
[03/23 03:26:12    496s] [NR-eGR]     M2  (2V) length: 2.390105e+05um, number of vias: 176700
[03/23 03:26:12    496s] [NR-eGR]     M3  (3H) length: 2.289402e+05um, number of vias: 5048
[03/23 03:26:12    496s] [NR-eGR]     M4  (4V) length: 5.816512e+04um, number of vias: 813
[03/23 03:26:12    496s] [NR-eGR]     M5  (5H) length: 1.324740e+04um, number of vias: 298
[03/23 03:26:12    496s] [NR-eGR]     M6  (6V) length: 5.569140e+03um, number of vias: 4
[03/23 03:26:12    496s] [NR-eGR]     M7  (7H) length: 2.040000e+02um, number of vias: 4
[03/23 03:26:12    496s] [NR-eGR]     M8  (8V) length: 7.520000e+01um, number of vias: 0
[03/23 03:26:12    496s] [NR-eGR] Total length: 5.452116e+05um, number of vias: 302910
[03/23 03:26:12    496s] [NR-eGR] --------------------------------------------------------------------------
[03/23 03:26:12    496s] [NR-eGR] Total eGR-routed clock nets wire length: 6.382520e+04um 
[03/23 03:26:12    496s] [NR-eGR] --------------------------------------------------------------------------
[03/23 03:26:12    496s] [NR-eGR] Finished Early Global Route kernel ( CPU: 2.14 sec, Real: 1.19 sec, Curr Mem: 2125.78 MB )
[03/23 03:26:12    496s] Extraction called for design 'dualcore' of instances=35932 and nets=37889 using extraction engine 'preRoute' .
[03/23 03:26:12    496s] PreRoute RC Extraction called for design dualcore.
[03/23 03:26:12    496s] RC Extraction called in multi-corner(2) mode.
[03/23 03:26:12    496s] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/23 03:26:12    496s] RCMode: PreRoute
[03/23 03:26:12    496s]       RC Corner Indexes            0       1   
[03/23 03:26:12    496s] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/23 03:26:12    496s] Resistance Scaling Factor    : 1.00000 1.00000 
[03/23 03:26:12    496s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/23 03:26:12    496s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/23 03:26:12    496s] Shrink Factor                : 1.00000
[03/23 03:26:12    496s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/23 03:26:12    496s] Using capacitance table file ...
[03/23 03:26:12    496s] LayerId::1 widthSet size::4
[03/23 03:26:12    496s] LayerId::2 widthSet size::4
[03/23 03:26:12    496s] LayerId::3 widthSet size::4
[03/23 03:26:12    496s] LayerId::4 widthSet size::4
[03/23 03:26:12    496s] LayerId::5 widthSet size::4
[03/23 03:26:12    496s] LayerId::6 widthSet size::4
[03/23 03:26:12    496s] LayerId::7 widthSet size::4
[03/23 03:26:12    496s] LayerId::8 widthSet size::4
[03/23 03:26:12    496s] Updating RC grid for preRoute extraction ...
[03/23 03:26:12    496s] Initializing multi-corner capacitance tables ... 
[03/23 03:26:12    496s] Initializing multi-corner resistance tables ...
[03/23 03:26:13    497s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.229105 ; uaWl: 1.000000 ; uaWlH: 0.141708 ; aWlH: 0.000000 ; Pmax: 0.816700 ; wcR: 0.636400 ; newSi: 0.088700 ; pMod: 83 ; 
[03/23 03:26:13    497s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.5  Real Time: 0:00:01.0  MEM: 2117.777M)
[03/23 03:26:13    497s] ** Profile ** Start :  cpu=0:00:00.0, mem=2117.8M
[03/23 03:26:13    497s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2117.8M
[03/23 03:26:13    497s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2117.8M
[03/23 03:26:13    497s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:2120.9M
[03/23 03:26:13    497s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.120, REAL:0.022, MEM:2120.9M
[03/23 03:26:13    497s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.230, REAL:0.118, MEM:2120.9M
[03/23 03:26:13    497s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.250, REAL:0.129, MEM:2120.9M
[03/23 03:26:13    497s] ** Profile ** Other data :  cpu=0:00:00.3, mem=2120.9M
[03/23 03:26:13    497s] Starting delay calculation for Setup views
[03/23 03:26:13    497s] #################################################################################
[03/23 03:26:13    497s] # Design Stage: PreRoute
[03/23 03:26:13    497s] # Design Name: dualcore
[03/23 03:26:13    497s] # Design Mode: 65nm
[03/23 03:26:13    497s] # Analysis Mode: MMMC Non-OCV 
[03/23 03:26:13    497s] # Parasitics Mode: No SPEF/RCDB
[03/23 03:26:13    497s] # Signoff Settings: SI Off 
[03/23 03:26:13    497s] #################################################################################
[03/23 03:26:13    499s] Topological Sorting (REAL = 0:00:00.0, MEM = 2227.1M, InitMEM = 2218.6M)
[03/23 03:26:14    499s] Calculate delays in BcWc mode...
[03/23 03:26:14    499s] Start delay calculation (fullDC) (8 T). (MEM=2227.11)
[03/23 03:26:14    499s] End AAE Lib Interpolated Model. (MEM=2238.63 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 03:26:15    505s] Total number of fetched objects 38116
[03/23 03:26:15    506s] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[03/23 03:26:15    506s] End delay calculation. (MEM=2582.03 CPU=0:00:05.1 REAL=0:00:01.0)
[03/23 03:26:15    506s] End delay calculation (fullDC). (MEM=2582.03 CPU=0:00:06.7 REAL=0:00:01.0)
[03/23 03:26:15    506s] *** CDM Built up (cpu=0:00:08.5  real=0:00:02.0  mem= 2582.0M) ***
[03/23 03:26:15    507s] *** Done Building Timing Graph (cpu=0:00:09.7 real=0:00:02.0 totSessionCpu=0:08:27 mem=2550.0M)
[03/23 03:26:15    507s] ** Profile ** Overall slacks :  cpu=0:00:09.9, mem=2558.0M
[03/23 03:26:16    508s] ** Profile ** DRVs :  cpu=0:00:01.2, mem=2580.6M
[03/23 03:26:16    508s] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -8.973  |
|           TNS (ns):| -1618.5 |
|    Violating Paths:|  4549   |
|          All Paths:|  10993  |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    155 (155)     |   -0.252   |    206 (206)     |
|   max_tran     |    198 (7088)    |   -4.203   |    198 (7091)    |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 49.670%
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2580.6M
[03/23 03:26:16    508s] **optDesign ... cpu = 0:00:22, real = 0:00:09, mem = 1781.3M, totSessionCpu=0:08:29 **
[03/23 03:26:16    508s] ** INFO : this run is activating medium effort placeOptDesign flow
[03/23 03:26:16    508s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/23 03:26:16    508s] ### Creating PhyDesignMc. totSessionCpu=0:08:29 mem=2249.6M
[03/23 03:26:16    508s] OPERPROF: Starting DPlace-Init at level 1, MEM:2249.6M
[03/23 03:26:16    508s] z: 2, totalTracks: 1
[03/23 03:26:16    508s] z: 4, totalTracks: 1
[03/23 03:26:16    508s] z: 6, totalTracks: 1
[03/23 03:26:16    508s] z: 8, totalTracks: 1
[03/23 03:26:16    508s] #spOpts: N=65 minPadR=1.1 mergeVia=F 
[03/23 03:26:16    508s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2249.6M
[03/23 03:26:16    508s] OPERPROF:     Starting CMU at level 3, MEM:2249.6M
[03/23 03:26:16    508s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.004, MEM:2249.6M
[03/23 03:26:16    508s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.100, REAL:0.093, MEM:2249.6M
[03/23 03:26:16    508s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=2249.6MB).
[03/23 03:26:16    508s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.170, REAL:0.164, MEM:2249.6M
[03/23 03:26:16    508s] TotalInstCnt at PhyDesignMc Initialization: 35,932
[03/23 03:26:16    508s] ### Creating PhyDesignMc, finished. totSessionCpu=0:08:29 mem=2249.6M
[03/23 03:26:16    508s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2249.6M
[03/23 03:26:16    508s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.110, REAL:0.034, MEM:2251.0M
[03/23 03:26:16    508s] TotalInstCnt at PhyDesignMc Destruction: 35,932
[03/23 03:26:16    508s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/23 03:26:16    508s] ### Creating PhyDesignMc. totSessionCpu=0:08:29 mem=2251.0M
[03/23 03:26:16    508s] OPERPROF: Starting DPlace-Init at level 1, MEM:2251.0M
[03/23 03:26:16    508s] z: 2, totalTracks: 1
[03/23 03:26:16    508s] z: 4, totalTracks: 1
[03/23 03:26:16    508s] z: 6, totalTracks: 1
[03/23 03:26:16    508s] z: 8, totalTracks: 1
[03/23 03:26:16    508s] #spOpts: N=65 minPadR=1.1 mergeVia=F 
[03/23 03:26:16    508s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2251.0M
[03/23 03:26:16    509s] OPERPROF:     Starting CMU at level 3, MEM:2251.0M
[03/23 03:26:16    509s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.004, MEM:2251.0M
[03/23 03:26:16    509s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.100, REAL:0.102, MEM:2251.0M
[03/23 03:26:16    509s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2251.0MB).
[03/23 03:26:16    509s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.140, REAL:0.147, MEM:2251.0M
[03/23 03:26:16    509s] TotalInstCnt at PhyDesignMc Initialization: 35,932
[03/23 03:26:16    509s] ### Creating PhyDesignMc, finished. totSessionCpu=0:08:29 mem=2251.0M
[03/23 03:26:16    509s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2251.0M
[03/23 03:26:16    509s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.090, REAL:0.028, MEM:2251.0M
[03/23 03:26:16    509s] TotalInstCnt at PhyDesignMc Destruction: 35,932
[03/23 03:26:16    509s] *** Starting optimizing excluded clock nets MEM= 2251.0M) ***
[03/23 03:26:17    509s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2251.0M) ***
[03/23 03:26:17    509s] FDS started ...
[03/23 03:26:17    510s] 
[03/23 03:26:17    510s] Begin Power Analysis
[03/23 03:26:17    510s] 
[03/23 03:26:17    510s]              0V	    VSS
[03/23 03:26:17    510s]            0.9V	    VDD
[03/23 03:26:17    510s] Begin Processing Timing Library for Power Calculation
[03/23 03:26:17    510s] 
[03/23 03:26:17    510s] Begin Processing Timing Library for Power Calculation
[03/23 03:26:17    510s] 
[03/23 03:26:17    510s] 
[03/23 03:26:17    510s] 
[03/23 03:26:17    510s] Begin Processing Power Net/Grid for Power Calculation
[03/23 03:26:17    510s] 
[03/23 03:26:17    510s] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1802.48MB/3500.04MB/1802.48MB)
[03/23 03:26:17    510s] 
[03/23 03:26:17    510s] Begin Processing Timing Window Data for Power Calculation
[03/23 03:26:17    510s] 
[03/23 03:26:17    510s] clk2(1000MHz) clk1(1000MHz) Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1802.49MB/3500.04MB/1802.49MB)
[03/23 03:26:17    510s] 
[03/23 03:26:17    510s] Begin Processing User Attributes
[03/23 03:26:17    510s] 
[03/23 03:26:17    510s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1802.50MB/3500.04MB/1802.50MB)
[03/23 03:26:17    510s] 
[03/23 03:26:17    510s] Begin Processing Signal Activity
[03/23 03:26:17    510s] 
[03/23 03:26:19    512s] Ended Processing Signal Activity: (cpu=0:00:02, real=0:00:01, mem(process/total/peak)=1802.96MB/3501.04MB/1802.96MB)
[03/23 03:26:19    512s] 
[03/23 03:26:19    512s] Begin Power Computation
[03/23 03:26:19    512s] 
[03/23 03:26:19    512s]       ----------------------------------------------------------
[03/23 03:26:19    512s]       # of cell(s) missing both power/leakage table: 0
[03/23 03:26:19    512s]       # of cell(s) missing power table: 1
[03/23 03:26:19    512s]       # of cell(s) missing leakage table: 0
[03/23 03:26:19    512s]       # of MSMV cell(s) missing power_level: 0
[03/23 03:26:19    512s]       ----------------------------------------------------------
[03/23 03:26:19    512s] CellName                                  Missing Table(s)
[03/23 03:26:19    512s] TIEL                                      internal power, 
[03/23 03:26:19    512s] 
[03/23 03:26:19    512s] 
[03/23 03:26:21    515s] Ended Power Computation: (cpu=0:00:02, real=0:00:01, mem(process/total/peak)=1805.11MB/3571.05MB/1805.11MB)
[03/23 03:26:21    515s] 
[03/23 03:26:21    515s] Begin Processing User Attributes
[03/23 03:26:21    515s] 
[03/23 03:26:21    515s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1805.11MB/3571.05MB/1805.16MB)
[03/23 03:26:21    515s] 
[03/23 03:26:21    515s] Ended Power Analysis: (cpu=0:00:04, real=0:00:03, mem(process/total/peak)=1805.16MB/3571.05MB/1805.17MB)
[03/23 03:26:21    515s] 
[03/23 03:26:21    515s] *



[03/23 03:26:21    515s] Total Power
[03/23 03:26:21    515s] -----------------------------------------------------------------------------------------
[03/23 03:26:21    515s] Total Internal Power:       41.59436829 	   63.0187%
[03/23 03:26:21    515s] Total Switching Power:      23.31805188 	   35.3286%
[03/23 03:26:21    515s] Total Leakage Power:         1.09082739 	    1.6527%
[03/23 03:26:21    515s] Total Power:                66.00324737
[03/23 03:26:21    515s] -----------------------------------------------------------------------------------------
[03/23 03:26:21    516s] Processing average sequential pin duty cycle 
[03/23 03:26:22    516s] Info: Begin MT loop @oiCellDelayCachingJob with 8 threads.
[03/23 03:26:22    516s] Info: End MT loop @oiCellDelayCachingJob.
[03/23 03:26:22    516s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/23 03:26:22    516s] ### Creating PhyDesignMc. totSessionCpu=0:08:36 mem=2330.3M
[03/23 03:26:22    516s] OPERPROF: Starting DPlace-Init at level 1, MEM:2330.3M
[03/23 03:26:22    516s] z: 2, totalTracks: 1
[03/23 03:26:22    516s] z: 4, totalTracks: 1
[03/23 03:26:22    516s] z: 6, totalTracks: 1
[03/23 03:26:22    516s] z: 8, totalTracks: 1
[03/23 03:26:22    516s] #spOpts: N=65 minPadR=1.1 mergeVia=F 
[03/23 03:26:22    516s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2330.3M
[03/23 03:26:22    516s] OPERPROF:     Starting CMU at level 3, MEM:2330.3M
[03/23 03:26:22    516s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.003, MEM:2330.3M
[03/23 03:26:22    516s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.090, REAL:0.094, MEM:2330.3M
[03/23 03:26:22    516s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2330.3MB).
[03/23 03:26:22    516s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.140, REAL:0.140, MEM:2330.3M
[03/23 03:26:22    516s] TotalInstCnt at PhyDesignMc Initialization: 35,932
[03/23 03:26:22    516s] ### Creating PhyDesignMc, finished. totSessionCpu=0:08:37 mem=2330.3M
[03/23 03:26:22    516s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2330.3M
[03/23 03:26:22    516s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.002, MEM:2330.3M
[03/23 03:26:22    516s] Finished cut-off ROI computation ...
[03/23 03:26:22    516s] Info: Begin MT loop @coeiFDSJob with 8 threads.
[03/23 03:26:23    519s] Info: End MT loop @coeiFDSJob.
[03/23 03:26:23    519s] Completed resizing move eval ...
[03/23 03:26:23    519s] Committed moves ...
[03/23 03:26:23    521s] FDS :: Updated timing
[03/23 03:26:23    521s] FDS :: Design WNS: -10.254 ns
[03/23 03:26:23    521s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2640.1M
[03/23 03:26:23    521s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.120, REAL:0.032, MEM:2641.6M
[03/23 03:26:23    521s] TotalInstCnt at PhyDesignMc Destruction: 35,932
[03/23 03:26:23    521s] 
[03/23 03:26:23    521s]  1196 instances changed cell type
[03/23 03:26:23    521s] 
[03/23 03:26:23    521s]                        UpSize    DownSize   SameSize   Total
[03/23 03:26:23    521s]                        ------    --------   --------   -----
[03/23 03:26:23    521s]     Sequential            0          0          0          0
[03/23 03:26:23    521s]  Combinational            0       1196          0       1196
[03/23 03:26:23    521s] 
[03/23 03:26:23    521s]  1196 instances resized during new FDS.
[03/23 03:26:23    521s] 
[03/23 03:26:23    521s] Number of insts committed for which the initial cell was dont use = 0
[03/23 03:26:23    521s] 
[03/23 03:26:23    521s] *** FDS finished (cpu=0:00:12.4 real=0:00:06.0 mem=2641.6M) ***
[03/23 03:26:23    521s] 
[03/23 03:26:23    521s] The useful skew maximum allowed delay is: 0.2
[03/23 03:26:24    522s] #InfoCS: Num dontuse cells 92, Num usable cells 1283
[03/23 03:26:24    522s] optDesignOneStep: Power Flow
[03/23 03:26:24    522s] #InfoCS: Num dontuse cells 92, Num usable cells 1283
[03/23 03:26:24    522s] Deleting Lib Analyzer.
[03/23 03:26:24    522s] Info: 338 clock nets excluded from IPO operation.
[03/23 03:26:24    522s] ### Creating LA Mngr. totSessionCpu=0:08:43 mem=2641.6M
[03/23 03:26:24    522s] ### Creating LA Mngr, finished. totSessionCpu=0:08:43 mem=2641.6M
[03/23 03:26:24    522s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[03/23 03:26:24    522s] *** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:08:43.0/0:03:33.0 (2.5), mem = 2641.6M
[03/23 03:26:24    523s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.26431.1
[03/23 03:26:25    523s] (I,S,L,T): WC_VIEW: 40.1387, 21.0838, 1.02149, 62.244
[03/23 03:26:25    523s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/23 03:26:25    523s] ### Creating PhyDesignMc. totSessionCpu=0:08:43 mem=2641.6M
[03/23 03:26:25    523s] OPERPROF: Starting DPlace-Init at level 1, MEM:2641.6M
[03/23 03:26:25    523s] z: 2, totalTracks: 1
[03/23 03:26:25    523s] z: 4, totalTracks: 1
[03/23 03:26:25    523s] z: 6, totalTracks: 1
[03/23 03:26:25    523s] z: 8, totalTracks: 1
[03/23 03:26:25    523s] #spOpts: N=65 minPadR=1.1 mergeVia=F 
[03/23 03:26:25    523s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2641.6M
[03/23 03:26:25    523s] OPERPROF:     Starting CMU at level 3, MEM:2641.6M
[03/23 03:26:25    523s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.006, MEM:2641.5M
[03/23 03:26:25    523s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.100, REAL:0.108, MEM:2641.5M
[03/23 03:26:25    523s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=2641.5MB).
[03/23 03:26:25    523s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.160, REAL:0.163, MEM:2641.5M
[03/23 03:26:25    523s] TotalInstCnt at PhyDesignMc Initialization: 35,932
[03/23 03:26:25    523s] ### Creating PhyDesignMc, finished. totSessionCpu=0:08:44 mem=2641.6M
[03/23 03:26:25    523s] ### Creating TopoMgr, started
[03/23 03:26:25    523s] ### Creating TopoMgr, finished
[03/23 03:26:25    523s] 
[03/23 03:26:25    523s] Footprint cell information for calculating maxBufDist
[03/23 03:26:25    523s] *info: There are 18 candidate Buffer cells
[03/23 03:26:25    523s] *info: There are 18 candidate Inverter cells
[03/23 03:26:25    523s] 
[03/23 03:26:26    524s] ### Creating RouteCongInterface, started
[03/23 03:26:26    524s] 
[03/23 03:26:26    524s] Creating Lib Analyzer ...
[03/23 03:26:26    524s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 8 threads.
[03/23 03:26:26    524s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[03/23 03:26:26    524s] Total number of usable buffers from Lib Analyzer: 18 ( CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16)
[03/23 03:26:26    524s] Total number of usable inverters from Lib Analyzer: 18 ( INVD1 INVD0 CKND1 CKND0 INVD2 CKND2 INVD3 CKND3 INVD4 CKND4 INVD6 CKND6 INVD8 CKND8 INVD12 CKND12 INVD16 CKND16)
[03/23 03:26:26    524s] Total number of usable delay cells from Lib Analyzer: 0 ()
[03/23 03:26:26    524s] 
[03/23 03:26:27    525s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:08:46 mem=2641.5M
[03/23 03:26:27    525s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:08:46 mem=2641.5M
[03/23 03:26:27    525s] Creating Lib Analyzer, finished. 
[03/23 03:26:27    525s] 
[03/23 03:26:27    525s] #optDebug: {2, 1.000, 0.8500} {3, 0.818, 0.8500} {4, 0.636, 0.8500} {5, 0.455, 0.8500} {6, 0.091, 0.4952} {7, 0.091, 0.4952} {8, 0.045, 0.4465} 
[03/23 03:26:27    525s] 
[03/23 03:26:27    525s] #optDebug: {0, 1.200}
[03/23 03:26:27    525s] ### Creating RouteCongInterface, finished
[03/23 03:26:29    527s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2849.5M
[03/23 03:26:29    527s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:2849.5M
