<?xml version="1.0" encoding="utf-8" standalone="yes"?><rss version="2.0" xmlns:atom="http://www.w3.org/2005/Atom"><channel><title>verification | UofT Actuarial Research Group</title><link>https://uoftactuarial.github.io/tag/verification/</link><atom:link href="https://uoftactuarial.github.io/tag/verification/index.xml" rel="self" type="application/rss+xml"/><description>verification</description><generator>Wowchemy (https://wowchemy.com)</generator><language>en-us</language><lastBuildDate>Mon, 01 Jul 2019 00:00:00 +0000</lastBuildDate><image><url>https://uoftactuarial.github.io/images/logo.svg</url><title>verification</title><link>https://uoftactuarial.github.io/tag/verification/</link></image><item><title>Design of Asynchronous Genetic Circuits</title><link>https://uoftactuarial.github.io/publication/nguyen-design-2019/</link><pubDate>Mon, 01 Jul 2019 00:00:00 +0000</pubDate><guid>https://uoftactuarial.github.io/publication/nguyen-design-2019/</guid><description/></item><item><title>Invited: Advances in formal methods for the design of analog/mixed-signal systems</title><link>https://uoftactuarial.github.io/publication/dubikhin-invited-2017/</link><pubDate>Thu, 01 Jun 2017 00:00:00 +0000</pubDate><guid>https://uoftactuarial.github.io/publication/dubikhin-invited-2017/</guid><description/></item><item><title>Application of Automated Model Generation Techniques to Analog/Mixed-Signal Circuits</title><link>https://uoftactuarial.github.io/publication/little-application-2007/</link><pubDate>Sat, 01 Dec 2007 00:00:00 +0000</pubDate><guid>https://uoftactuarial.github.io/publication/little-application-2007/</guid><description/></item><item><title>Efficient Verification of Hazard-Freedom in Gate-Level Timed Asynchronous Circuits</title><link>https://uoftactuarial.github.io/publication/nelson-efficient-2007/</link><pubDate>Thu, 01 Mar 2007 00:00:00 +0000</pubDate><guid>https://uoftactuarial.github.io/publication/nelson-efficient-2007/</guid><description/></item><item><title>POSET timing and its application to the synthesis and verification of gate-level timed circuits</title><link>https://uoftactuarial.github.io/publication/myers-poset-1999/</link><pubDate>Tue, 01 Jun 1999 00:00:00 +0000</pubDate><guid>https://uoftactuarial.github.io/publication/myers-poset-1999/</guid><description/></item></channel></rss>