<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>GCNIterativeScheduler.cpp source code [llvm/llvm/lib/Target/AMDGPU/GCNIterativeScheduler.cpp] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/Target/AMDGPU/GCNIterativeScheduler.cpp'; var root_path = '../../../../..'; var data_path = '../../../../../../data';</script>
<script src='../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>llvm</a>/<a href='../..'>lib</a>/<a href='..'>Target</a>/<a href='./'>AMDGPU</a>/<a href='GCNIterativeScheduler.cpp.html'>GCNIterativeScheduler.cpp</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===- GCNIterativeScheduler.cpp ------------------------------------------===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td></td></tr>
<tr><th id="9">9</th><td><u>#include <a href="GCNIterativeScheduler.h.html">"GCNIterativeScheduler.h"</a></u></td></tr>
<tr><th id="10">10</th><td><u>#include <a href="AMDGPUSubtarget.h.html">"AMDGPUSubtarget.h"</a></u></td></tr>
<tr><th id="11">11</th><td><u>#include <a href="GCNRegPressure.h.html">"GCNRegPressure.h"</a></u></td></tr>
<tr><th id="12">12</th><td><u>#include <a href="GCNSchedStrategy.h.html">"GCNSchedStrategy.h"</a></u></td></tr>
<tr><th id="13">13</th><td><u>#include <a href="SIMachineFunctionInfo.h.html">"SIMachineFunctionInfo.h"</a></u></td></tr>
<tr><th id="14">14</th><td><u>#include <a href="../../../include/llvm/ADT/ArrayRef.h.html">"llvm/ADT/ArrayRef.h"</a></u></td></tr>
<tr><th id="15">15</th><td><u>#include <a href="../../../include/llvm/ADT/STLExtras.h.html">"llvm/ADT/STLExtras.h"</a></u></td></tr>
<tr><th id="16">16</th><td><u>#include <a href="../../../include/llvm/ADT/SmallVector.h.html">"llvm/ADT/SmallVector.h"</a></u></td></tr>
<tr><th id="17">17</th><td><u>#include <a href="../../../include/llvm/CodeGen/LiveIntervals.h.html">"llvm/CodeGen/LiveIntervals.h"</a></u></td></tr>
<tr><th id="18">18</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html">"llvm/CodeGen/MachineBasicBlock.h"</a></u></td></tr>
<tr><th id="19">19</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineFunction.h.html">"llvm/CodeGen/MachineFunction.h"</a></u></td></tr>
<tr><th id="20">20</th><td><u>#include <a href="../../../include/llvm/CodeGen/RegisterPressure.h.html">"llvm/CodeGen/RegisterPressure.h"</a></u></td></tr>
<tr><th id="21">21</th><td><u>#include <a href="../../../include/llvm/CodeGen/ScheduleDAG.h.html">"llvm/CodeGen/ScheduleDAG.h"</a></u></td></tr>
<tr><th id="22">22</th><td><u>#include "llvm/Config/llvm-config.h"</u></td></tr>
<tr><th id="23">23</th><td><u>#include <a href="../../../include/llvm/Support/Compiler.h.html">"llvm/Support/Compiler.h"</a></u></td></tr>
<tr><th id="24">24</th><td><u>#include <a href="../../../include/llvm/Support/Debug.h.html">"llvm/Support/Debug.h"</a></u></td></tr>
<tr><th id="25">25</th><td><u>#include <a href="../../../include/llvm/Support/raw_ostream.h.html">"llvm/Support/raw_ostream.h"</a></u></td></tr>
<tr><th id="26">26</th><td><u>#include <a href="../../../../../include/c++/7/algorithm.html">&lt;algorithm&gt;</a></u></td></tr>
<tr><th id="27">27</th><td><u>#include <a href="../../../../../include/c++/7/cassert.html">&lt;cassert&gt;</a></u></td></tr>
<tr><th id="28">28</th><td><u>#include <a href="../../../../../include/c++/7/iterator.html">&lt;iterator&gt;</a></u></td></tr>
<tr><th id="29">29</th><td><u>#include <a href="../../../../../include/c++/7/limits.html">&lt;limits&gt;</a></u></td></tr>
<tr><th id="30">30</th><td><u>#include <a href="../../../../../include/c++/7/memory.html">&lt;memory&gt;</a></u></td></tr>
<tr><th id="31">31</th><td><u>#include <a href="../../../../../include/c++/7/type_traits.html">&lt;type_traits&gt;</a></u></td></tr>
<tr><th id="32">32</th><td><u>#include <a href="../../../../../include/c++/7/vector.html">&lt;vector&gt;</a></u></td></tr>
<tr><th id="33">33</th><td></td></tr>
<tr><th id="34">34</th><td><b>using</b> <b>namespace</b> <span class="namespace">llvm</span>;</td></tr>
<tr><th id="35">35</th><td></td></tr>
<tr><th id="36">36</th><td><u>#define <dfn class="macro" id="_M/DEBUG_TYPE" data-ref="_M/DEBUG_TYPE">DEBUG_TYPE</dfn> "machine-scheduler"</u></td></tr>
<tr><th id="37">37</th><td></td></tr>
<tr><th id="38">38</th><td><b>namespace</b> <span class="namespace">llvm</span> {</td></tr>
<tr><th id="39">39</th><td></td></tr>
<tr><th id="40">40</th><td><span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *&gt; <dfn class="decl" id="_ZN4llvm18makeMinRegScheduleENS_8ArrayRefIPKNS_5SUnitEEERKNS_11ScheduleDAGE" title='llvm::makeMinRegSchedule' data-ref="_ZN4llvm18makeMinRegScheduleENS_8ArrayRefIPKNS_5SUnitEEERKNS_11ScheduleDAGE">makeMinRegSchedule</dfn>(<a class="type" href="../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *&gt; <dfn class="local col1 decl" id="1TopRoots" title='TopRoots' data-type='ArrayRef&lt;const llvm::SUnit *&gt;' data-ref="1TopRoots">TopRoots</dfn>,</td></tr>
<tr><th id="41">41</th><td>                                              <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG" title='llvm::ScheduleDAG' data-ref="llvm::ScheduleDAG">ScheduleDAG</a> &amp;<dfn class="local col2 decl" id="2DAG" title='DAG' data-type='const llvm::ScheduleDAG &amp;' data-ref="2DAG">DAG</dfn>);</td></tr>
<tr><th id="42">42</th><td></td></tr>
<tr><th id="43">43</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a>*&gt; <dfn class="decl" id="_ZN4llvm19makeGCNILPSchedulerENS_8ArrayRefIPKNS_5SUnitEEERKNS_11ScheduleDAGE" title='llvm::makeGCNILPScheduler' data-ref="_ZN4llvm19makeGCNILPSchedulerENS_8ArrayRefIPKNS_5SUnitEEERKNS_11ScheduleDAGE">makeGCNILPScheduler</dfn>(<a class="type" href="../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a>*&gt; <dfn class="local col3 decl" id="3BotRoots" title='BotRoots' data-type='ArrayRef&lt;const llvm::SUnit *&gt;' data-ref="3BotRoots">BotRoots</dfn>,</td></tr>
<tr><th id="44">44</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG" title='llvm::ScheduleDAG' data-ref="llvm::ScheduleDAG">ScheduleDAG</a> &amp;<dfn class="local col4 decl" id="4DAG" title='DAG' data-type='const llvm::ScheduleDAG &amp;' data-ref="4DAG">DAG</dfn>);</td></tr>
<tr><th id="45">45</th><td>}</td></tr>
<tr><th id="46">46</th><td></td></tr>
<tr><th id="47">47</th><td><i  data-doc="_ZL15getMachineInstrPN4llvm12MachineInstrE">// shim accessors for different order containers</i></td></tr>
<tr><th id="48">48</th><td><em>static</em> <b>inline</b> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="tu decl def" id="_ZL15getMachineInstrPN4llvm12MachineInstrE" title='getMachineInstr' data-type='llvm::MachineInstr * getMachineInstr(llvm::MachineInstr * MI)' data-ref="_ZL15getMachineInstrPN4llvm12MachineInstrE">getMachineInstr</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col5 decl" id="5MI" title='MI' data-type='llvm::MachineInstr *' data-ref="5MI">MI</dfn>) {</td></tr>
<tr><th id="49">49</th><td>  <b>return</b> <a class="local col5 ref" href="#5MI" title='MI' data-ref="5MI">MI</a>;</td></tr>
<tr><th id="50">50</th><td>}</td></tr>
<tr><th id="51">51</th><td><em>static</em> <b>inline</b> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="tu decl def" id="_ZL15getMachineInstrPKN4llvm5SUnitE" title='getMachineInstr' data-type='llvm::MachineInstr * getMachineInstr(const llvm::SUnit * SU)' data-ref="_ZL15getMachineInstrPKN4llvm5SUnitE">getMachineInstr</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col6 decl" id="6SU" title='SU' data-type='const llvm::SUnit *' data-ref="6SU">SU</dfn>) {</td></tr>
<tr><th id="52">52</th><td>  <b>return</b> <a class="local col6 ref" href="#6SU" title='SU' data-ref="6SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit8getInstrEv" title='llvm::SUnit::getInstr' data-ref="_ZNK4llvm5SUnit8getInstrEv">getInstr</a>();</td></tr>
<tr><th id="53">53</th><td>}</td></tr>
<tr><th id="54">54</th><td><em>static</em> <b>inline</b> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="tu decl def" id="_ZL15getMachineInstrRKN4llvm5SUnitE" title='getMachineInstr' data-type='llvm::MachineInstr * getMachineInstr(const llvm::SUnit &amp; SU)' data-ref="_ZL15getMachineInstrRKN4llvm5SUnitE">getMachineInstr</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> &amp;<dfn class="local col7 decl" id="7SU" title='SU' data-type='const llvm::SUnit &amp;' data-ref="7SU">SU</dfn>) {</td></tr>
<tr><th id="55">55</th><td>  <b>return</b> <a class="local col7 ref" href="#7SU" title='SU' data-ref="7SU">SU</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit8getInstrEv" title='llvm::SUnit::getInstr' data-ref="_ZNK4llvm5SUnit8getInstrEv">getInstr</a>();</td></tr>
<tr><th id="56">56</th><td>}</td></tr>
<tr><th id="57">57</th><td></td></tr>
<tr><th id="58">58</th><td><u>#<span data-ppcond="58">if</span> !defined(<span class="macro" data-ref="_M/NDEBUG">NDEBUG</span>) || defined(<span class="macro" data-ref="_M/LLVM_ENABLE_DUMP">LLVM_ENABLE_DUMP</span>)</u></td></tr>
<tr><th id="59">59</th><td><a class="macro" href="../../../include/llvm/Support/Compiler.h.html#473" title="__attribute__((noinline)) __attribute__((__used__))" data-ref="_M/LLVM_DUMP_METHOD">LLVM_DUMP_METHOD</a></td></tr>
<tr><th id="60">60</th><td><em>static</em> <em>void</em> <dfn class="decl def" id="_ZL11printRegionRN4llvm11raw_ostreamENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEES4_PKNS_13LiveIntervalsEj" title='printRegion' data-ref="_ZL11printRegionRN4llvm11raw_ostreamENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEES4_PKNS_13LiveIntervalsEj">printRegion</dfn>(<a class="type" href="../../../include/llvm/Support/raw_ostream.h.html#llvm::raw_ostream" title='llvm::raw_ostream' data-ref="llvm::raw_ostream">raw_ostream</a> &amp;<dfn class="local col8 decl" id="8OS" title='OS' data-type='llvm::raw_ostream &amp;' data-ref="8OS">OS</dfn>,</td></tr>
<tr><th id="61">61</th><td>                        <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col9 decl" id="9Begin" title='Begin' data-type='MachineBasicBlock::iterator' data-ref="9Begin">Begin</dfn>,</td></tr>
<tr><th id="62">62</th><td>                        <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col0 decl" id="10End" title='End' data-type='MachineBasicBlock::iterator' data-ref="10End">End</dfn>,</td></tr>
<tr><th id="63">63</th><td>                        <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#llvm::LiveIntervals" title='llvm::LiveIntervals' data-ref="llvm::LiveIntervals">LiveIntervals</a> *<dfn class="local col1 decl" id="11LIS" title='LIS' data-type='const llvm::LiveIntervals *' data-ref="11LIS">LIS</dfn>,</td></tr>
<tr><th id="64">64</th><td>                        <em>unsigned</em> <dfn class="local col2 decl" id="12MaxInstNum" title='MaxInstNum' data-type='unsigned int' data-ref="12MaxInstNum">MaxInstNum</dfn> =</td></tr>
<tr><th id="65">65</th><td>                          <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/limits.html#std::numeric_limits" title='std::numeric_limits' data-ref="std::numeric_limits">numeric_limits</a>&lt;<em>unsigned</em>&gt;::<a class="ref" href="../../../../../include/c++/7/limits.html#_ZNSt14numeric_limitsIjE3maxEv" title='std::numeric_limits&lt;unsigned int&gt;::max' data-ref="_ZNSt14numeric_limitsIjE3maxEv">max</a>()) {</td></tr>
<tr><th id="66">66</th><td>  <em>auto</em> <dfn class="local col3 decl" id="13BB" title='BB' data-type='llvm::MachineBasicBlock *' data-ref="13BB">BB</dfn> = <a class="local col9 ref" href="#9Begin" title='Begin' data-ref="9Begin">Begin</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="67">67</th><td>  <a class="local col8 ref" href="#8OS" title='OS' data-ref="8OS">OS</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsENS_9StringRefE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsENS_9StringRefE">&lt;&lt;</a> <a class="local col3 ref" href="#13BB" title='BB' data-ref="13BB">BB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction7getNameEv" title='llvm::MachineFunction::getName' data-ref="_ZNK4llvm15MachineFunction7getNameEv">getName</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>":"</q> <a class="ref" href="../../../include/llvm/Support/Printable.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE">&lt;&lt;</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17printMBBReferenceERKNS_17MachineBasicBlockE" title='llvm::printMBBReference' data-ref="_ZN4llvm17printMBBReferenceERKNS_17MachineBasicBlockE">printMBBReference</a>(*<a class="local col3 ref" href="#13BB" title='BB' data-ref="13BB">BB</a>) <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>' '</kbd></td></tr>
<tr><th id="68">68</th><td>     <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsENS_9StringRefE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsENS_9StringRefE">&lt;&lt;</a> <a class="local col3 ref" href="#13BB" title='BB' data-ref="13BB">BB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock7getNameEv" title='llvm::MachineBasicBlock::getName' data-ref="_ZNK4llvm17MachineBasicBlock7getNameEv">getName</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>":\n"</q>;</td></tr>
<tr><th id="69">69</th><td>  <em>auto</em> <dfn class="local col4 decl" id="14I" title='I' data-type='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;' data-ref="14I">I</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col9 ref" href="#9Begin" title='Begin' data-ref="9Begin">Begin</a>;</td></tr>
<tr><th id="70">70</th><td>  <a class="local col2 ref" href="#12MaxInstNum" title='MaxInstNum' data-ref="12MaxInstNum">MaxInstNum</a> = <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/algorithmfwd.h.html#_ZSt3maxRKT_S1_" title='std::max' data-ref="_ZSt3maxRKT_S1_">max</a>(<a class="local col2 ref" href="#12MaxInstNum" title='MaxInstNum' data-ref="12MaxInstNum">MaxInstNum</a>, <var>1u</var>);</td></tr>
<tr><th id="71">71</th><td>  <b>for</b> (; <a class="local col4 ref" href="#14I" title='I' data-ref="14I">I</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col0 ref" href="#10End" title='End' data-ref="10End">End</a> &amp;&amp; <a class="local col2 ref" href="#12MaxInstNum" title='MaxInstNum' data-ref="12MaxInstNum">MaxInstNum</a>; <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEv" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEv">++</a><a class="local col4 ref" href="#14I" title='I' data-ref="14I">I</a>, --<a class="local col2 ref" href="#12MaxInstNum" title='MaxInstNum' data-ref="12MaxInstNum">MaxInstNum</a>) {</td></tr>
<tr><th id="72">72</th><td>    <b>if</b> (!<a class="local col4 ref" href="#14I" title='I' data-ref="14I">I</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr12isDebugInstrEv" title='llvm::MachineInstr::isDebugInstr' data-ref="_ZNK4llvm12MachineInstr12isDebugInstrEv">isDebugInstr</a>() &amp;&amp; <a class="local col1 ref" href="#11LIS" title='LIS' data-ref="11LIS">LIS</a>)</td></tr>
<tr><th id="73">73</th><td>      <a class="local col8 ref" href="#8OS" title='OS' data-ref="8OS">OS</a> <a class="ref" href="../../../include/llvm/CodeGen/SlotIndexes.h.html#_ZN4llvmlsERNS_11raw_ostreamENS_9SlotIndexE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamENS_9SlotIndexE">&lt;&lt;</a> <a class="local col1 ref" href="#11LIS" title='LIS' data-ref="11LIS">LIS</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#_ZNK4llvm13LiveIntervals19getInstructionIndexERKNS_12MachineInstrE" title='llvm::LiveIntervals::getInstructionIndex' data-ref="_ZNK4llvm13LiveIntervals19getInstructionIndexERKNS_12MachineInstrE">getInstructionIndex</a>(<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col4 ref" href="#14I" title='I' data-ref="14I">I</a>);</td></tr>
<tr><th id="74">74</th><td>    <a class="local col8 ref" href="#8OS" title='OS' data-ref="8OS">OS</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\t'</kbd> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE">&lt;&lt;</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col4 ref" href="#14I" title='I' data-ref="14I">I</a>;</td></tr>
<tr><th id="75">75</th><td>  }</td></tr>
<tr><th id="76">76</th><td>  <b>if</b> (<a class="local col4 ref" href="#14I" title='I' data-ref="14I">I</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col0 ref" href="#10End" title='End' data-ref="10End">End</a>) {</td></tr>
<tr><th id="77">77</th><td>    <a class="local col8 ref" href="#8OS" title='OS' data-ref="8OS">OS</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\t...\n"</q>;</td></tr>
<tr><th id="78">78</th><td>    <a class="local col4 ref" href="#14I" title='I' data-ref="14I">I</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_">=</a> <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_iterator_base_funcs.h.html#_ZSt4prevT_NSt15iterator_traitsIS_E15difference_typeE" title='std::prev' data-ref="_ZSt4prevT_NSt15iterator_traitsIS_E15difference_typeE">prev</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col0 ref" href="#10End" title='End' data-ref="10End">End</a>);</td></tr>
<tr><th id="79">79</th><td>    <b>if</b> (!<a class="local col4 ref" href="#14I" title='I' data-ref="14I">I</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr12isDebugInstrEv" title='llvm::MachineInstr::isDebugInstr' data-ref="_ZNK4llvm12MachineInstr12isDebugInstrEv">isDebugInstr</a>() &amp;&amp; <a class="local col1 ref" href="#11LIS" title='LIS' data-ref="11LIS">LIS</a>)</td></tr>
<tr><th id="80">80</th><td>      <a class="local col8 ref" href="#8OS" title='OS' data-ref="8OS">OS</a> <a class="ref" href="../../../include/llvm/CodeGen/SlotIndexes.h.html#_ZN4llvmlsERNS_11raw_ostreamENS_9SlotIndexE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamENS_9SlotIndexE">&lt;&lt;</a> <a class="local col1 ref" href="#11LIS" title='LIS' data-ref="11LIS">LIS</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#_ZNK4llvm13LiveIntervals19getInstructionIndexERKNS_12MachineInstrE" title='llvm::LiveIntervals::getInstructionIndex' data-ref="_ZNK4llvm13LiveIntervals19getInstructionIndexERKNS_12MachineInstrE">getInstructionIndex</a>(<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col4 ref" href="#14I" title='I' data-ref="14I">I</a>);</td></tr>
<tr><th id="81">81</th><td>    <a class="local col8 ref" href="#8OS" title='OS' data-ref="8OS">OS</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\t'</kbd> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE">&lt;&lt;</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col4 ref" href="#14I" title='I' data-ref="14I">I</a>;</td></tr>
<tr><th id="82">82</th><td>  }</td></tr>
<tr><th id="83">83</th><td>  <b>if</b> (<a class="local col0 ref" href="#10End" title='End' data-ref="10End">End</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col3 ref" href="#13BB" title='BB' data-ref="13BB">BB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv">end</a>()) { <i>// print boundary inst if present</i></td></tr>
<tr><th id="84">84</th><td>    <a class="local col8 ref" href="#8OS" title='OS' data-ref="8OS">OS</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"----\n"</q>;</td></tr>
<tr><th id="85">85</th><td>    <b>if</b> (<a class="local col1 ref" href="#11LIS" title='LIS' data-ref="11LIS">LIS</a>) <a class="local col8 ref" href="#8OS" title='OS' data-ref="8OS">OS</a> <a class="ref" href="../../../include/llvm/CodeGen/SlotIndexes.h.html#_ZN4llvmlsERNS_11raw_ostreamENS_9SlotIndexE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamENS_9SlotIndexE">&lt;&lt;</a> <a class="local col1 ref" href="#11LIS" title='LIS' data-ref="11LIS">LIS</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#_ZNK4llvm13LiveIntervals19getInstructionIndexERKNS_12MachineInstrE" title='llvm::LiveIntervals::getInstructionIndex' data-ref="_ZNK4llvm13LiveIntervals19getInstructionIndexERKNS_12MachineInstrE">getInstructionIndex</a>(<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col0 ref" href="#10End" title='End' data-ref="10End">End</a>) <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\t'</kbd>;</td></tr>
<tr><th id="86">86</th><td>    <a class="local col8 ref" href="#8OS" title='OS' data-ref="8OS">OS</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE">&lt;&lt;</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col0 ref" href="#10End" title='End' data-ref="10End">End</a>;</td></tr>
<tr><th id="87">87</th><td>  }</td></tr>
<tr><th id="88">88</th><td>}</td></tr>
<tr><th id="89">89</th><td></td></tr>
<tr><th id="90">90</th><td><a class="macro" href="../../../include/llvm/Support/Compiler.h.html#473" title="__attribute__((noinline)) __attribute__((__used__))" data-ref="_M/LLVM_DUMP_METHOD">LLVM_DUMP_METHOD</a></td></tr>
<tr><th id="91">91</th><td><em>static</em> <em>void</em> <dfn class="decl def" id="_ZL17printLivenessInfoRN4llvm11raw_ostreamENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEES4_PKNS_13LiveIntervalsE" title='printLivenessInfo' data-ref="_ZL17printLivenessInfoRN4llvm11raw_ostreamENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEES4_PKNS_13LiveIntervalsE">printLivenessInfo</dfn>(<a class="type" href="../../../include/llvm/Support/raw_ostream.h.html#llvm::raw_ostream" title='llvm::raw_ostream' data-ref="llvm::raw_ostream">raw_ostream</a> &amp;<dfn class="local col5 decl" id="15OS" title='OS' data-type='llvm::raw_ostream &amp;' data-ref="15OS">OS</dfn>,</td></tr>
<tr><th id="92">92</th><td>                              <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col6 decl" id="16Begin" title='Begin' data-type='MachineBasicBlock::iterator' data-ref="16Begin">Begin</dfn>,</td></tr>
<tr><th id="93">93</th><td>                              <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col7 decl" id="17End" title='End' data-type='MachineBasicBlock::iterator' data-ref="17End">End</dfn>,</td></tr>
<tr><th id="94">94</th><td>                              <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#llvm::LiveIntervals" title='llvm::LiveIntervals' data-ref="llvm::LiveIntervals">LiveIntervals</a> *<dfn class="local col8 decl" id="18LIS" title='LIS' data-type='const llvm::LiveIntervals *' data-ref="18LIS">LIS</dfn>) {</td></tr>
<tr><th id="95">95</th><td>  <em>const</em> <em>auto</em> <dfn class="local col9 decl" id="19BB" title='BB' data-type='llvm::MachineBasicBlock *const' data-ref="19BB">BB</dfn> = <a class="local col6 ref" href="#16Begin" title='Begin' data-ref="16Begin">Begin</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="96">96</th><td>  <em>const</em> <em>auto</em> &amp;<dfn class="local col0 decl" id="20MRI" title='MRI' data-type='const llvm::MachineRegisterInfo &amp;' data-ref="20MRI">MRI</dfn> = <a class="local col9 ref" href="#19BB" title='BB' data-ref="19BB">BB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="97">97</th><td></td></tr>
<tr><th id="98">98</th><td>  <em>const</em> <em>auto</em> <dfn class="local col1 decl" id="21LiveIns" title='LiveIns' data-type='const llvm::DenseMap&lt;unsigned int, llvm::LaneBitmask, llvm::DenseMapInfo&lt;unsigned int&gt;, llvm::detail::DenseMapPair&lt;unsigned int, llvm::LaneBitmask&gt; &gt;' data-ref="21LiveIns">LiveIns</dfn> = <a class="ref" href="GCNRegPressure.h.html#_ZN4llvm17getLiveRegsBeforeERKNS_12MachineInstrERKNS_13LiveIntervalsE" title='llvm::getLiveRegsBefore' data-ref="_ZN4llvm17getLiveRegsBeforeERKNS_12MachineInstrERKNS_13LiveIntervalsE">getLiveRegsBefore</a>(<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col6 ref" href="#16Begin" title='Begin' data-ref="16Begin">Begin</a>, *<a class="local col8 ref" href="#18LIS" title='LIS' data-ref="18LIS">LIS</a>);</td></tr>
<tr><th id="99">99</th><td>  <a class="local col5 ref" href="#15OS" title='OS' data-ref="15OS">OS</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"LIn RP: "</q>;</td></tr>
<tr><th id="100">100</th><td>  <a class="ref" href="GCNRegPressure.h.html#_ZN4llvm14getRegPressureERKNS_19MachineRegisterInfoEOT_" title='llvm::getRegPressure' data-ref="_ZN4llvm14getRegPressureERKNS_19MachineRegisterInfoEOT_">getRegPressure</a>(<a class="local col0 ref" href="#20MRI" title='MRI' data-ref="20MRI">MRI</a>, <a class="local col1 ref" href="#21LiveIns" title='LiveIns' data-ref="21LiveIns">LiveIns</a>).<a class="ref" href="GCNRegPressure.h.html#_ZNK4llvm14GCNRegPressure5printERNS_11raw_ostreamEPKNS_12GCNSubtargetE" title='llvm::GCNRegPressure::print' data-ref="_ZNK4llvm14GCNRegPressure5printERNS_11raw_ostreamEPKNS_12GCNSubtargetE">print</a>(<span class='refarg'><a class="local col5 ref" href="#15OS" title='OS' data-ref="15OS">OS</a></span>);</td></tr>
<tr><th id="101">101</th><td></td></tr>
<tr><th id="102">102</th><td>  <em>const</em> <em>auto</em> <dfn class="local col2 decl" id="22BottomMI" title='BottomMI' data-type='const llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;' data-ref="22BottomMI">BottomMI</dfn> = <a class="local col7 ref" href="#17End" title='End' data-ref="17End">End</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator==' data-ref="_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">==</a> <a class="local col9 ref" href="#19BB" title='BB' data-ref="19BB">BB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv">end</a>() ? <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_iterator_base_funcs.h.html#_ZSt4prevT_NSt15iterator_traitsIS_E15difference_typeE" title='std::prev' data-ref="_ZSt4prevT_NSt15iterator_traitsIS_E15difference_typeE">prev</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col7 ref" href="#17End" title='End' data-ref="17End">End</a>) : <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col7 ref" href="#17End" title='End' data-ref="17End">End</a>;</td></tr>
<tr><th id="103">103</th><td>  <em>const</em> <em>auto</em> <dfn class="local col3 decl" id="23LiveOuts" title='LiveOuts' data-type='const llvm::DenseMap&lt;unsigned int, llvm::LaneBitmask, llvm::DenseMapInfo&lt;unsigned int&gt;, llvm::detail::DenseMapPair&lt;unsigned int, llvm::LaneBitmask&gt; &gt;' data-ref="23LiveOuts">LiveOuts</dfn> = <a class="ref" href="GCNRegPressure.h.html#_ZN4llvm16getLiveRegsAfterERKNS_12MachineInstrERKNS_13LiveIntervalsE" title='llvm::getLiveRegsAfter' data-ref="_ZN4llvm16getLiveRegsAfterERKNS_12MachineInstrERKNS_13LiveIntervalsE">getLiveRegsAfter</a>(<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col2 ref" href="#22BottomMI" title='BottomMI' data-ref="22BottomMI">BottomMI</a>, *<a class="local col8 ref" href="#18LIS" title='LIS' data-ref="18LIS">LIS</a>);</td></tr>
<tr><th id="104">104</th><td>  <a class="local col5 ref" href="#15OS" title='OS' data-ref="15OS">OS</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"LOt RP: "</q>;</td></tr>
<tr><th id="105">105</th><td>  <a class="ref" href="GCNRegPressure.h.html#_ZN4llvm14getRegPressureERKNS_19MachineRegisterInfoEOT_" title='llvm::getRegPressure' data-ref="_ZN4llvm14getRegPressureERKNS_19MachineRegisterInfoEOT_">getRegPressure</a>(<a class="local col0 ref" href="#20MRI" title='MRI' data-ref="20MRI">MRI</a>, <a class="local col3 ref" href="#23LiveOuts" title='LiveOuts' data-ref="23LiveOuts">LiveOuts</a>).<a class="ref" href="GCNRegPressure.h.html#_ZNK4llvm14GCNRegPressure5printERNS_11raw_ostreamEPKNS_12GCNSubtargetE" title='llvm::GCNRegPressure::print' data-ref="_ZNK4llvm14GCNRegPressure5printERNS_11raw_ostreamEPKNS_12GCNSubtargetE">print</a>(<span class='refarg'><a class="local col5 ref" href="#15OS" title='OS' data-ref="15OS">OS</a></span>);</td></tr>
<tr><th id="106">106</th><td>}</td></tr>
<tr><th id="107">107</th><td></td></tr>
<tr><th id="108">108</th><td><a class="macro" href="../../../include/llvm/Support/Compiler.h.html#473" title="__attribute__((noinline)) __attribute__((__used__))" data-ref="_M/LLVM_DUMP_METHOD">LLVM_DUMP_METHOD</a></td></tr>
<tr><th id="109">109</th><td><em>void</em> <a class="type" href="GCNIterativeScheduler.h.html#llvm::GCNIterativeScheduler" title='llvm::GCNIterativeScheduler' data-ref="llvm::GCNIterativeScheduler">GCNIterativeScheduler</a>::<dfn class="decl def" id="_ZNK4llvm21GCNIterativeScheduler12printRegionsERNS_11raw_ostreamE" title='llvm::GCNIterativeScheduler::printRegions' data-ref="_ZNK4llvm21GCNIterativeScheduler12printRegionsERNS_11raw_ostreamE">printRegions</dfn>(<a class="type" href="../../../include/llvm/Support/raw_ostream.h.html#llvm::raw_ostream" title='llvm::raw_ostream' data-ref="llvm::raw_ostream">raw_ostream</a> &amp;<dfn class="local col4 decl" id="24OS" title='OS' data-type='llvm::raw_ostream &amp;' data-ref="24OS">OS</dfn>) <em>const</em> {</td></tr>
<tr><th id="110">110</th><td>  <em>const</em> <em>auto</em> &amp;<dfn class="local col5 decl" id="25ST" title='ST' data-type='const llvm::GCNSubtarget &amp;' data-ref="25ST">ST</dfn> = <a class="member" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::MF" title='llvm::ScheduleDAG::MF' data-ref="llvm::ScheduleDAG::MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="AMDGPUSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget">GCNSubtarget</a>&gt;();</td></tr>
<tr><th id="111">111</th><td>  <b>for</b> (<em>const</em> <em>auto</em> <dfn class="local col6 decl" id="26R" title='R' data-type='llvm::GCNIterativeScheduler::Region *const' data-ref="26R">R</dfn> : <a class="member" href="GCNIterativeScheduler.h.html#llvm::GCNIterativeScheduler::Regions" title='llvm::GCNIterativeScheduler::Regions' data-ref="llvm::GCNIterativeScheduler::Regions">Regions</a>) {</td></tr>
<tr><th id="112">112</th><td>    <a class="local col4 ref" href="#24OS" title='OS' data-ref="24OS">OS</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Region to schedule "</q>;</td></tr>
<tr><th id="113">113</th><td>    <a class="ref" href="#_ZL11printRegionRN4llvm11raw_ostreamENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEES4_PKNS_13LiveIntervalsEj" title='printRegion' data-ref="_ZL11printRegionRN4llvm11raw_ostreamENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEES4_PKNS_13LiveIntervalsEj">printRegion</a>(<span class='refarg'><a class="local col4 ref" href="#24OS" title='OS' data-ref="24OS">OS</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col6 ref" href="#26R" title='R' data-ref="26R">R</a>-&gt;<a class="ref" href="GCNIterativeScheduler.h.html#llvm::GCNIterativeScheduler::Region::Begin" title='llvm::GCNIterativeScheduler::Region::Begin' data-ref="llvm::GCNIterativeScheduler::Region::Begin">Begin</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col6 ref" href="#26R" title='R' data-ref="26R">R</a>-&gt;<a class="ref" href="GCNIterativeScheduler.h.html#llvm::GCNIterativeScheduler::Region::End" title='llvm::GCNIterativeScheduler::Region::End' data-ref="llvm::GCNIterativeScheduler::Region::End">End</a>, <a class="member" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMI::LIS" title='llvm::ScheduleDAGMI::LIS' data-ref="llvm::ScheduleDAGMI::LIS">LIS</a>, <var>1</var>);</td></tr>
<tr><th id="114">114</th><td>    <a class="ref" href="#_ZL17printLivenessInfoRN4llvm11raw_ostreamENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEES4_PKNS_13LiveIntervalsE" title='printLivenessInfo' data-ref="_ZL17printLivenessInfoRN4llvm11raw_ostreamENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEES4_PKNS_13LiveIntervalsE">printLivenessInfo</a>(<span class='refarg'><a class="local col4 ref" href="#24OS" title='OS' data-ref="24OS">OS</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col6 ref" href="#26R" title='R' data-ref="26R">R</a>-&gt;<a class="ref" href="GCNIterativeScheduler.h.html#llvm::GCNIterativeScheduler::Region::Begin" title='llvm::GCNIterativeScheduler::Region::Begin' data-ref="llvm::GCNIterativeScheduler::Region::Begin">Begin</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col6 ref" href="#26R" title='R' data-ref="26R">R</a>-&gt;<a class="ref" href="GCNIterativeScheduler.h.html#llvm::GCNIterativeScheduler::Region::End" title='llvm::GCNIterativeScheduler::Region::End' data-ref="llvm::GCNIterativeScheduler::Region::End">End</a>, <a class="member" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMI::LIS" title='llvm::ScheduleDAGMI::LIS' data-ref="llvm::ScheduleDAGMI::LIS">LIS</a>);</td></tr>
<tr><th id="115">115</th><td>    <a class="local col4 ref" href="#24OS" title='OS' data-ref="24OS">OS</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Max RP: "</q>;</td></tr>
<tr><th id="116">116</th><td>    <a class="local col6 ref" href="#26R" title='R' data-ref="26R">R</a>-&gt;<a class="ref" href="GCNIterativeScheduler.h.html#llvm::GCNIterativeScheduler::Region::MaxPressure" title='llvm::GCNIterativeScheduler::Region::MaxPressure' data-ref="llvm::GCNIterativeScheduler::Region::MaxPressure">MaxPressure</a>.<a class="ref" href="GCNRegPressure.h.html#_ZNK4llvm14GCNRegPressure5printERNS_11raw_ostreamEPKNS_12GCNSubtargetE" title='llvm::GCNRegPressure::print' data-ref="_ZNK4llvm14GCNRegPressure5printERNS_11raw_ostreamEPKNS_12GCNSubtargetE">print</a>(<span class='refarg'><a class="local col4 ref" href="#24OS" title='OS' data-ref="24OS">OS</a></span>, &amp;<a class="local col5 ref" href="#25ST" title='ST' data-ref="25ST">ST</a>);</td></tr>
<tr><th id="117">117</th><td>  }</td></tr>
<tr><th id="118">118</th><td>}</td></tr>
<tr><th id="119">119</th><td></td></tr>
<tr><th id="120">120</th><td><a class="macro" href="../../../include/llvm/Support/Compiler.h.html#473" title="__attribute__((noinline)) __attribute__((__used__))" data-ref="_M/LLVM_DUMP_METHOD">LLVM_DUMP_METHOD</a></td></tr>
<tr><th id="121">121</th><td><em>void</em> <a class="type" href="GCNIterativeScheduler.h.html#llvm::GCNIterativeScheduler" title='llvm::GCNIterativeScheduler' data-ref="llvm::GCNIterativeScheduler">GCNIterativeScheduler</a>::<dfn class="decl def" id="_ZNK4llvm21GCNIterativeScheduler16printSchedResultERNS_11raw_ostreamEPKNS0_6RegionERKNS_14GCNRegPressureE" title='llvm::GCNIterativeScheduler::printSchedResult' data-ref="_ZNK4llvm21GCNIterativeScheduler16printSchedResultERNS_11raw_ostreamEPKNS0_6RegionERKNS_14GCNRegPressureE">printSchedResult</dfn>(<a class="type" href="../../../include/llvm/Support/raw_ostream.h.html#llvm::raw_ostream" title='llvm::raw_ostream' data-ref="llvm::raw_ostream">raw_ostream</a> &amp;<dfn class="local col7 decl" id="27OS" title='OS' data-type='llvm::raw_ostream &amp;' data-ref="27OS">OS</dfn>,</td></tr>
<tr><th id="122">122</th><td>                                             <em>const</em> <a class="type" href="GCNIterativeScheduler.h.html#llvm::GCNIterativeScheduler::Region" title='llvm::GCNIterativeScheduler::Region' data-ref="llvm::GCNIterativeScheduler::Region">Region</a> *<dfn class="local col8 decl" id="28R" title='R' data-type='const llvm::GCNIterativeScheduler::Region *' data-ref="28R">R</dfn>,</td></tr>
<tr><th id="123">123</th><td>                                             <em>const</em> <a class="type" href="GCNRegPressure.h.html#llvm::GCNRegPressure" title='llvm::GCNRegPressure' data-ref="llvm::GCNRegPressure">GCNRegPressure</a> &amp;<dfn class="local col9 decl" id="29RP" title='RP' data-type='const llvm::GCNRegPressure &amp;' data-ref="29RP">RP</dfn>) <em>const</em> {</td></tr>
<tr><th id="124">124</th><td>  <a class="local col7 ref" href="#27OS" title='OS' data-ref="27OS">OS</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\nAfter scheduling "</q>;</td></tr>
<tr><th id="125">125</th><td>  <a class="ref" href="#_ZL11printRegionRN4llvm11raw_ostreamENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEES4_PKNS_13LiveIntervalsEj" title='printRegion' data-ref="_ZL11printRegionRN4llvm11raw_ostreamENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEES4_PKNS_13LiveIntervalsEj">printRegion</a>(<span class='refarg'><a class="local col7 ref" href="#27OS" title='OS' data-ref="27OS">OS</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col8 ref" href="#28R" title='R' data-ref="28R">R</a>-&gt;<a class="ref" href="GCNIterativeScheduler.h.html#llvm::GCNIterativeScheduler::Region::Begin" title='llvm::GCNIterativeScheduler::Region::Begin' data-ref="llvm::GCNIterativeScheduler::Region::Begin">Begin</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col8 ref" href="#28R" title='R' data-ref="28R">R</a>-&gt;<a class="ref" href="GCNIterativeScheduler.h.html#llvm::GCNIterativeScheduler::Region::End" title='llvm::GCNIterativeScheduler::Region::End' data-ref="llvm::GCNIterativeScheduler::Region::End">End</a>, <a class="member" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMI::LIS" title='llvm::ScheduleDAGMI::LIS' data-ref="llvm::ScheduleDAGMI::LIS">LIS</a>);</td></tr>
<tr><th id="126">126</th><td>  <a class="member" href="#_ZNK4llvm21GCNIterativeScheduler12printSchedRPERNS_11raw_ostreamERKNS_14GCNRegPressureES5_" title='llvm::GCNIterativeScheduler::printSchedRP' data-ref="_ZNK4llvm21GCNIterativeScheduler12printSchedRPERNS_11raw_ostreamERKNS_14GCNRegPressureES5_">printSchedRP</a>(<span class='refarg'><a class="local col7 ref" href="#27OS" title='OS' data-ref="27OS">OS</a></span>, <a class="local col8 ref" href="#28R" title='R' data-ref="28R">R</a>-&gt;<a class="ref" href="GCNIterativeScheduler.h.html#llvm::GCNIterativeScheduler::Region::MaxPressure" title='llvm::GCNIterativeScheduler::Region::MaxPressure' data-ref="llvm::GCNIterativeScheduler::Region::MaxPressure">MaxPressure</a>, <a class="local col9 ref" href="#29RP" title='RP' data-ref="29RP">RP</a>);</td></tr>
<tr><th id="127">127</th><td>  <a class="local col7 ref" href="#27OS" title='OS' data-ref="27OS">OS</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\n'</kbd>;</td></tr>
<tr><th id="128">128</th><td>}</td></tr>
<tr><th id="129">129</th><td></td></tr>
<tr><th id="130">130</th><td><a class="macro" href="../../../include/llvm/Support/Compiler.h.html#473" title="__attribute__((noinline)) __attribute__((__used__))" data-ref="_M/LLVM_DUMP_METHOD">LLVM_DUMP_METHOD</a></td></tr>
<tr><th id="131">131</th><td><em>void</em> <a class="type" href="GCNIterativeScheduler.h.html#llvm::GCNIterativeScheduler" title='llvm::GCNIterativeScheduler' data-ref="llvm::GCNIterativeScheduler">GCNIterativeScheduler</a>::<dfn class="decl def" id="_ZNK4llvm21GCNIterativeScheduler12printSchedRPERNS_11raw_ostreamERKNS_14GCNRegPressureES5_" title='llvm::GCNIterativeScheduler::printSchedRP' data-ref="_ZNK4llvm21GCNIterativeScheduler12printSchedRPERNS_11raw_ostreamERKNS_14GCNRegPressureES5_">printSchedRP</dfn>(<a class="type" href="../../../include/llvm/Support/raw_ostream.h.html#llvm::raw_ostream" title='llvm::raw_ostream' data-ref="llvm::raw_ostream">raw_ostream</a> &amp;<dfn class="local col0 decl" id="30OS" title='OS' data-type='llvm::raw_ostream &amp;' data-ref="30OS">OS</dfn>,</td></tr>
<tr><th id="132">132</th><td>                                         <em>const</em> <a class="type" href="GCNRegPressure.h.html#llvm::GCNRegPressure" title='llvm::GCNRegPressure' data-ref="llvm::GCNRegPressure">GCNRegPressure</a> &amp;<dfn class="local col1 decl" id="31Before" title='Before' data-type='const llvm::GCNRegPressure &amp;' data-ref="31Before">Before</dfn>,</td></tr>
<tr><th id="133">133</th><td>                                         <em>const</em> <a class="type" href="GCNRegPressure.h.html#llvm::GCNRegPressure" title='llvm::GCNRegPressure' data-ref="llvm::GCNRegPressure">GCNRegPressure</a> &amp;<dfn class="local col2 decl" id="32After" title='After' data-type='const llvm::GCNRegPressure &amp;' data-ref="32After">After</dfn>) <em>const</em> {</td></tr>
<tr><th id="134">134</th><td>  <em>const</em> <em>auto</em> &amp;<dfn class="local col3 decl" id="33ST" title='ST' data-type='const llvm::GCNSubtarget &amp;' data-ref="33ST">ST</dfn> = <a class="member" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::MF" title='llvm::ScheduleDAG::MF' data-ref="llvm::ScheduleDAG::MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="AMDGPUSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget">GCNSubtarget</a>&gt;();</td></tr>
<tr><th id="135">135</th><td>  <a class="local col0 ref" href="#30OS" title='OS' data-ref="30OS">OS</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"RP before: "</q>;</td></tr>
<tr><th id="136">136</th><td>  <a class="local col1 ref" href="#31Before" title='Before' data-ref="31Before">Before</a>.<a class="ref" href="GCNRegPressure.h.html#_ZNK4llvm14GCNRegPressure5printERNS_11raw_ostreamEPKNS_12GCNSubtargetE" title='llvm::GCNRegPressure::print' data-ref="_ZNK4llvm14GCNRegPressure5printERNS_11raw_ostreamEPKNS_12GCNSubtargetE">print</a>(<span class='refarg'><a class="local col0 ref" href="#30OS" title='OS' data-ref="30OS">OS</a></span>, &amp;<a class="local col3 ref" href="#33ST" title='ST' data-ref="33ST">ST</a>);</td></tr>
<tr><th id="137">137</th><td>  <a class="local col0 ref" href="#30OS" title='OS' data-ref="30OS">OS</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"RP after:  "</q>;</td></tr>
<tr><th id="138">138</th><td>  <a class="local col2 ref" href="#32After" title='After' data-ref="32After">After</a>.<a class="ref" href="GCNRegPressure.h.html#_ZNK4llvm14GCNRegPressure5printERNS_11raw_ostreamEPKNS_12GCNSubtargetE" title='llvm::GCNRegPressure::print' data-ref="_ZNK4llvm14GCNRegPressure5printERNS_11raw_ostreamEPKNS_12GCNSubtargetE">print</a>(<span class='refarg'><a class="local col0 ref" href="#30OS" title='OS' data-ref="30OS">OS</a></span>, &amp;<a class="local col3 ref" href="#33ST" title='ST' data-ref="33ST">ST</a>);</td></tr>
<tr><th id="139">139</th><td>}</td></tr>
<tr><th id="140">140</th><td><u>#<span data-ppcond="58">endif</span></u></td></tr>
<tr><th id="141">141</th><td></td></tr>
<tr><th id="142">142</th><td><i>// DAG builder helper</i></td></tr>
<tr><th id="143">143</th><td><b>class</b> <a class="type" href="GCNIterativeScheduler.h.html#llvm::GCNIterativeScheduler" title='llvm::GCNIterativeScheduler' data-ref="llvm::GCNIterativeScheduler">GCNIterativeScheduler</a>::<dfn class="type def" id="llvm::GCNIterativeScheduler::BuildDAG" title='llvm::GCNIterativeScheduler::BuildDAG' data-ref="llvm::GCNIterativeScheduler::BuildDAG">BuildDAG</dfn> {</td></tr>
<tr><th id="144">144</th><td>  <a class="type" href="GCNIterativeScheduler.h.html#llvm::GCNIterativeScheduler" title='llvm::GCNIterativeScheduler' data-ref="llvm::GCNIterativeScheduler">GCNIterativeScheduler</a> &amp;<dfn class="decl" id="llvm::GCNIterativeScheduler::BuildDAG::Sch" title='llvm::GCNIterativeScheduler::BuildDAG::Sch' data-ref="llvm::GCNIterativeScheduler::BuildDAG::Sch">Sch</dfn>;</td></tr>
<tr><th id="145">145</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *, <var>8</var>&gt; <dfn class="decl" id="llvm::GCNIterativeScheduler::BuildDAG::TopRoots" title='llvm::GCNIterativeScheduler::BuildDAG::TopRoots' data-ref="llvm::GCNIterativeScheduler::BuildDAG::TopRoots">TopRoots</dfn>;</td></tr>
<tr><th id="146">146</th><td></td></tr>
<tr><th id="147">147</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a>*, <var>8</var>&gt; <dfn class="decl" id="llvm::GCNIterativeScheduler::BuildDAG::BotRoots" title='llvm::GCNIterativeScheduler::BuildDAG::BotRoots' data-ref="llvm::GCNIterativeScheduler::BuildDAG::BotRoots">BotRoots</dfn>;</td></tr>
<tr><th id="148">148</th><td><b>public</b>:</td></tr>
<tr><th id="149">149</th><td>  <dfn class="decl def" id="_ZN4llvm21GCNIterativeScheduler8BuildDAGC1ERKNS0_6RegionERS0_" title='llvm::GCNIterativeScheduler::BuildDAG::BuildDAG' data-ref="_ZN4llvm21GCNIterativeScheduler8BuildDAGC1ERKNS0_6RegionERS0_">BuildDAG</dfn>(<em>const</em> <a class="type" href="GCNIterativeScheduler.h.html#llvm::GCNIterativeScheduler::Region" title='llvm::GCNIterativeScheduler::Region' data-ref="llvm::GCNIterativeScheduler::Region">Region</a> &amp;<dfn class="local col4 decl" id="34R" title='R' data-type='const llvm::GCNIterativeScheduler::Region &amp;' data-ref="34R">R</dfn>, <a class="type" href="GCNIterativeScheduler.h.html#llvm::GCNIterativeScheduler" title='llvm::GCNIterativeScheduler' data-ref="llvm::GCNIterativeScheduler">GCNIterativeScheduler</a> &amp;<dfn class="local col5 decl" id="35_Sch" title='_Sch' data-type='llvm::GCNIterativeScheduler &amp;' data-ref="35_Sch">_Sch</dfn>)</td></tr>
<tr><th id="150">150</th><td>    : <a class="member" href="#llvm::GCNIterativeScheduler::BuildDAG::Sch" title='llvm::GCNIterativeScheduler::BuildDAG::Sch' data-ref="llvm::GCNIterativeScheduler::BuildDAG::Sch">Sch</a>(<a class="local col5 ref" href="#35_Sch" title='_Sch' data-ref="35_Sch">_Sch</a>) {</td></tr>
<tr><th id="151">151</th><td>    <em>auto</em> <dfn class="local col6 decl" id="36BB" title='BB' data-type='llvm::MachineBasicBlock *' data-ref="36BB">BB</dfn> = <a class="local col4 ref" href="#34R" title='R' data-ref="34R">R</a>.<a class="ref" href="GCNIterativeScheduler.h.html#llvm::GCNIterativeScheduler::Region::Begin" title='llvm::GCNIterativeScheduler::Region::Begin' data-ref="llvm::GCNIterativeScheduler::Region::Begin">Begin</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="152">152</th><td>    <a class="member" href="#llvm::GCNIterativeScheduler::BuildDAG::Sch" title='llvm::GCNIterativeScheduler::BuildDAG::Sch' data-ref="llvm::GCNIterativeScheduler::BuildDAG::Sch">Sch</a>.<a class="typedef" href="GCNIterativeScheduler.h.html#llvm::GCNIterativeScheduler::BaseClass" title='llvm::GCNIterativeScheduler::BaseClass' data-type='llvm::ScheduleDAGMILive' data-ref="llvm::GCNIterativeScheduler::BaseClass">BaseClass</a>::<a class="virtual ref" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#_ZN4llvm13ScheduleDAGMI10startBlockEPNS_17MachineBasicBlockE" title='llvm::ScheduleDAGMI::startBlock' data-ref="_ZN4llvm13ScheduleDAGMI10startBlockEPNS_17MachineBasicBlockE">startBlock</a>(<a class="local col6 ref" href="#36BB" title='BB' data-ref="36BB">BB</a>);</td></tr>
<tr><th id="153">153</th><td>    <a class="member" href="#llvm::GCNIterativeScheduler::BuildDAG::Sch" title='llvm::GCNIterativeScheduler::BuildDAG::Sch' data-ref="llvm::GCNIterativeScheduler::BuildDAG::Sch">Sch</a>.<a class="typedef" href="GCNIterativeScheduler.h.html#llvm::GCNIterativeScheduler::BaseClass" title='llvm::GCNIterativeScheduler::BaseClass' data-type='llvm::ScheduleDAGMILive' data-ref="llvm::GCNIterativeScheduler::BaseClass">BaseClass</a>::<a class="virtual ref" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#_ZN4llvm17ScheduleDAGMILive11enterRegionEPNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEES5_j" title='llvm::ScheduleDAGMILive::enterRegion' data-ref="_ZN4llvm17ScheduleDAGMILive11enterRegionEPNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEES5_j">enterRegion</a>(<a class="local col6 ref" href="#36BB" title='BB' data-ref="36BB">BB</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col4 ref" href="#34R" title='R' data-ref="34R">R</a>.<a class="ref" href="GCNIterativeScheduler.h.html#llvm::GCNIterativeScheduler::Region::Begin" title='llvm::GCNIterativeScheduler::Region::Begin' data-ref="llvm::GCNIterativeScheduler::Region::Begin">Begin</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col4 ref" href="#34R" title='R' data-ref="34R">R</a>.<a class="ref" href="GCNIterativeScheduler.h.html#llvm::GCNIterativeScheduler::Region::End" title='llvm::GCNIterativeScheduler::Region::End' data-ref="llvm::GCNIterativeScheduler::Region::End">End</a>, <a class="local col4 ref" href="#34R" title='R' data-ref="34R">R</a>.<a class="ref" href="GCNIterativeScheduler.h.html#llvm::GCNIterativeScheduler::Region::NumRegionInstrs" title='llvm::GCNIterativeScheduler::Region::NumRegionInstrs' data-ref="llvm::GCNIterativeScheduler::Region::NumRegionInstrs">NumRegionInstrs</a>);</td></tr>
<tr><th id="154">154</th><td></td></tr>
<tr><th id="155">155</th><td>    <a class="member" href="#llvm::GCNIterativeScheduler::BuildDAG::Sch" title='llvm::GCNIterativeScheduler::BuildDAG::Sch' data-ref="llvm::GCNIterativeScheduler::BuildDAG::Sch">Sch</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#_ZN4llvm17ScheduleDAGInstrs15buildSchedGraphEPNS_9AAResultsEPNS_18RegPressureTrackerEPNS_13PressureDiffsEPNS_13LiveIntervalsEb" title='llvm::ScheduleDAGInstrs::buildSchedGraph' data-ref="_ZN4llvm17ScheduleDAGInstrs15buildSchedGraphEPNS_9AAResultsEPNS_18RegPressureTrackerEPNS_13PressureDiffsEPNS_13LiveIntervalsEb">buildSchedGraph</a>(<a class="member" href="#llvm::GCNIterativeScheduler::BuildDAG::Sch" title='llvm::GCNIterativeScheduler::BuildDAG::Sch' data-ref="llvm::GCNIterativeScheduler::BuildDAG::Sch">Sch</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMI::AA" title='llvm::ScheduleDAGMI::AA' data-ref="llvm::ScheduleDAGMI::AA">AA</a>, <b>nullptr</b>, <b>nullptr</b>, <b>nullptr</b>,</td></tr>
<tr><th id="156">156</th><td>                        <i>/*TrackLaneMask*/</i><b>true</b>);</td></tr>
<tr><th id="157">157</th><td>    <a class="member" href="#llvm::GCNIterativeScheduler::BuildDAG::Sch" title='llvm::GCNIterativeScheduler::BuildDAG::Sch' data-ref="llvm::GCNIterativeScheduler::BuildDAG::Sch">Sch</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs::Topo" title='llvm::ScheduleDAGInstrs::Topo' data-ref="llvm::ScheduleDAGInstrs::Topo">Topo</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZN4llvm26ScheduleDAGTopologicalSort25InitDAGTopologicalSortingEv" title='llvm::ScheduleDAGTopologicalSort::InitDAGTopologicalSorting' data-ref="_ZN4llvm26ScheduleDAGTopologicalSort25InitDAGTopologicalSortingEv">InitDAGTopologicalSorting</a>();</td></tr>
<tr><th id="158">158</th><td>    <a class="member" href="#llvm::GCNIterativeScheduler::BuildDAG::Sch" title='llvm::GCNIterativeScheduler::BuildDAG::Sch' data-ref="llvm::GCNIterativeScheduler::BuildDAG::Sch">Sch</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#_ZN4llvm13ScheduleDAGMI21findRootsAndBiasEdgesERNS_15SmallVectorImplIPNS_5SUnitEEES5_" title='llvm::ScheduleDAGMI::findRootsAndBiasEdges' data-ref="_ZN4llvm13ScheduleDAGMI21findRootsAndBiasEdgesERNS_15SmallVectorImplIPNS_5SUnitEEES5_">findRootsAndBiasEdges</a>(<span class='refarg'><a class="member" href="#llvm::GCNIterativeScheduler::BuildDAG::TopRoots" title='llvm::GCNIterativeScheduler::BuildDAG::TopRoots' data-ref="llvm::GCNIterativeScheduler::BuildDAG::TopRoots">TopRoots</a></span>, <span class='refarg'><a class="member" href="#llvm::GCNIterativeScheduler::BuildDAG::BotRoots" title='llvm::GCNIterativeScheduler::BuildDAG::BotRoots' data-ref="llvm::GCNIterativeScheduler::BuildDAG::BotRoots">BotRoots</a></span>);</td></tr>
<tr><th id="159">159</th><td>  }</td></tr>
<tr><th id="160">160</th><td></td></tr>
<tr><th id="161">161</th><td>  <dfn class="decl def" id="_ZN4llvm21GCNIterativeScheduler8BuildDAGD1Ev" title='llvm::GCNIterativeScheduler::BuildDAG::~BuildDAG' data-ref="_ZN4llvm21GCNIterativeScheduler8BuildDAGD1Ev">~BuildDAG</dfn>() {</td></tr>
<tr><th id="162">162</th><td>    <a class="member" href="#llvm::GCNIterativeScheduler::BuildDAG::Sch" title='llvm::GCNIterativeScheduler::BuildDAG::Sch' data-ref="llvm::GCNIterativeScheduler::BuildDAG::Sch">Sch</a>.<a class="typedef" href="GCNIterativeScheduler.h.html#llvm::GCNIterativeScheduler::BaseClass" title='llvm::GCNIterativeScheduler::BaseClass' data-type='llvm::ScheduleDAGMILive' data-ref="llvm::GCNIterativeScheduler::BaseClass">BaseClass</a>::<a class="virtual ref" href="../../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#_ZN4llvm17ScheduleDAGInstrs10exitRegionEv" title='llvm::ScheduleDAGInstrs::exitRegion' data-ref="_ZN4llvm17ScheduleDAGInstrs10exitRegionEv">exitRegion</a>();</td></tr>
<tr><th id="163">163</th><td>    <a class="member" href="#llvm::GCNIterativeScheduler::BuildDAG::Sch" title='llvm::GCNIterativeScheduler::BuildDAG::Sch' data-ref="llvm::GCNIterativeScheduler::BuildDAG::Sch">Sch</a>.<a class="typedef" href="GCNIterativeScheduler.h.html#llvm::GCNIterativeScheduler::BaseClass" title='llvm::GCNIterativeScheduler::BaseClass' data-type='llvm::ScheduleDAGMILive' data-ref="llvm::GCNIterativeScheduler::BaseClass">BaseClass</a>::<a class="virtual ref" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#_ZN4llvm13ScheduleDAGMI11finishBlockEv" title='llvm::ScheduleDAGMI::finishBlock' data-ref="_ZN4llvm13ScheduleDAGMI11finishBlockEv">finishBlock</a>();</td></tr>
<tr><th id="164">164</th><td>  }</td></tr>
<tr><th id="165">165</th><td></td></tr>
<tr><th id="166">166</th><td>  <a class="type" href="../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *&gt; <dfn class="decl def" id="_ZNK4llvm21GCNIterativeScheduler8BuildDAG11getTopRootsEv" title='llvm::GCNIterativeScheduler::BuildDAG::getTopRoots' data-ref="_ZNK4llvm21GCNIterativeScheduler8BuildDAG11getTopRootsEv">getTopRoots</dfn>() <em>const</em> {</td></tr>
<tr><th id="167">167</th><td>    <b>return</b> <a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIPT_T0_EEPNSt9enable_ifIXsr3std14is_convertibleIPKS3_PKT_EE5valueEvE4typeE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIPT_T0_EEPNSt9enable_ifIXsr3std14is_convertibleIPKS3_PKT_EE5valueEvE4typeE"></a><a class="member" href="#llvm::GCNIterativeScheduler::BuildDAG::TopRoots" title='llvm::GCNIterativeScheduler::BuildDAG::TopRoots' data-ref="llvm::GCNIterativeScheduler::BuildDAG::TopRoots">TopRoots</a>;</td></tr>
<tr><th id="168">168</th><td>  }</td></tr>
<tr><th id="169">169</th><td>  <a class="type" href="../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a>*&gt; <dfn class="decl def" id="_ZNK4llvm21GCNIterativeScheduler8BuildDAG14getBottomRootsEv" title='llvm::GCNIterativeScheduler::BuildDAG::getBottomRoots' data-ref="_ZNK4llvm21GCNIterativeScheduler8BuildDAG14getBottomRootsEv">getBottomRoots</dfn>() <em>const</em> {</td></tr>
<tr><th id="170">170</th><td>    <b>return</b> <a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_T_EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_T_EE"></a><a class="member" href="#llvm::GCNIterativeScheduler::BuildDAG::BotRoots" title='llvm::GCNIterativeScheduler::BuildDAG::BotRoots' data-ref="llvm::GCNIterativeScheduler::BuildDAG::BotRoots">BotRoots</a>;</td></tr>
<tr><th id="171">171</th><td>  }</td></tr>
<tr><th id="172">172</th><td>};</td></tr>
<tr><th id="173">173</th><td></td></tr>
<tr><th id="174">174</th><td><b>class</b> <a class="type" href="GCNIterativeScheduler.h.html#llvm::GCNIterativeScheduler" title='llvm::GCNIterativeScheduler' data-ref="llvm::GCNIterativeScheduler">GCNIterativeScheduler</a>::<dfn class="type def" id="llvm::GCNIterativeScheduler::OverrideLegacyStrategy" title='llvm::GCNIterativeScheduler::OverrideLegacyStrategy' data-ref="llvm::GCNIterativeScheduler::OverrideLegacyStrategy">OverrideLegacyStrategy</dfn> {</td></tr>
<tr><th id="175">175</th><td>  <a class="type" href="GCNIterativeScheduler.h.html#llvm::GCNIterativeScheduler" title='llvm::GCNIterativeScheduler' data-ref="llvm::GCNIterativeScheduler">GCNIterativeScheduler</a> &amp;<dfn class="decl" id="llvm::GCNIterativeScheduler::OverrideLegacyStrategy::Sch" title='llvm::GCNIterativeScheduler::OverrideLegacyStrategy::Sch' data-ref="llvm::GCNIterativeScheduler::OverrideLegacyStrategy::Sch">Sch</dfn>;</td></tr>
<tr><th id="176">176</th><td>  <a class="type" href="GCNIterativeScheduler.h.html#llvm::GCNIterativeScheduler::Region" title='llvm::GCNIterativeScheduler::Region' data-ref="llvm::GCNIterativeScheduler::Region">Region</a> &amp;<dfn class="decl" id="llvm::GCNIterativeScheduler::OverrideLegacyStrategy::Rgn" title='llvm::GCNIterativeScheduler::OverrideLegacyStrategy::Rgn' data-ref="llvm::GCNIterativeScheduler::OverrideLegacyStrategy::Rgn">Rgn</dfn>;</td></tr>
<tr><th id="177">177</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/unique_ptr.h.html#std::unique_ptr" title='std::unique_ptr' data-ref="std::unique_ptr">unique_ptr</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::MachineSchedStrategy" title='llvm::MachineSchedStrategy' data-ref="llvm::MachineSchedStrategy">MachineSchedStrategy</a>&gt; <dfn class="decl" id="llvm::GCNIterativeScheduler::OverrideLegacyStrategy::SaveSchedImpl" title='llvm::GCNIterativeScheduler::OverrideLegacyStrategy::SaveSchedImpl' data-ref="llvm::GCNIterativeScheduler::OverrideLegacyStrategy::SaveSchedImpl">SaveSchedImpl</dfn>;</td></tr>
<tr><th id="178">178</th><td>  <a class="type" href="GCNRegPressure.h.html#llvm::GCNRegPressure" title='llvm::GCNRegPressure' data-ref="llvm::GCNRegPressure">GCNRegPressure</a> <dfn class="decl" id="llvm::GCNIterativeScheduler::OverrideLegacyStrategy::SaveMaxRP" title='llvm::GCNIterativeScheduler::OverrideLegacyStrategy::SaveMaxRP' data-ref="llvm::GCNIterativeScheduler::OverrideLegacyStrategy::SaveMaxRP">SaveMaxRP</dfn>;</td></tr>
<tr><th id="179">179</th><td></td></tr>
<tr><th id="180">180</th><td><b>public</b>:</td></tr>
<tr><th id="181">181</th><td>  <dfn class="decl def" id="_ZN4llvm21GCNIterativeScheduler22OverrideLegacyStrategyC1ERNS0_6RegionERNS_20MachineSchedStrategyERS0_" title='llvm::GCNIterativeScheduler::OverrideLegacyStrategy::OverrideLegacyStrategy' data-ref="_ZN4llvm21GCNIterativeScheduler22OverrideLegacyStrategyC1ERNS0_6RegionERNS_20MachineSchedStrategyERS0_">OverrideLegacyStrategy</dfn>(<a class="type" href="GCNIterativeScheduler.h.html#llvm::GCNIterativeScheduler::Region" title='llvm::GCNIterativeScheduler::Region' data-ref="llvm::GCNIterativeScheduler::Region">Region</a> &amp;<dfn class="local col7 decl" id="37R" title='R' data-type='llvm::GCNIterativeScheduler::Region &amp;' data-ref="37R">R</dfn>,</td></tr>
<tr><th id="182">182</th><td>                         <a class="type" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::MachineSchedStrategy" title='llvm::MachineSchedStrategy' data-ref="llvm::MachineSchedStrategy">MachineSchedStrategy</a> &amp;<dfn class="local col8 decl" id="38OverrideStrategy" title='OverrideStrategy' data-type='llvm::MachineSchedStrategy &amp;' data-ref="38OverrideStrategy">OverrideStrategy</dfn>,</td></tr>
<tr><th id="183">183</th><td>                         <a class="type" href="GCNIterativeScheduler.h.html#llvm::GCNIterativeScheduler" title='llvm::GCNIterativeScheduler' data-ref="llvm::GCNIterativeScheduler">GCNIterativeScheduler</a> &amp;<dfn class="local col9 decl" id="39_Sch" title='_Sch' data-type='llvm::GCNIterativeScheduler &amp;' data-ref="39_Sch">_Sch</dfn>)</td></tr>
<tr><th id="184">184</th><td>    : <a class="member" href="#llvm::GCNIterativeScheduler::OverrideLegacyStrategy::Sch" title='llvm::GCNIterativeScheduler::OverrideLegacyStrategy::Sch' data-ref="llvm::GCNIterativeScheduler::OverrideLegacyStrategy::Sch">Sch</a>(<a class="local col9 ref" href="#39_Sch" title='_Sch' data-ref="39_Sch">_Sch</a>)</td></tr>
<tr><th id="185">185</th><td>    , <a class="member" href="#llvm::GCNIterativeScheduler::OverrideLegacyStrategy::Rgn" title='llvm::GCNIterativeScheduler::OverrideLegacyStrategy::Rgn' data-ref="llvm::GCNIterativeScheduler::OverrideLegacyStrategy::Rgn">Rgn</a>(<a class="local col7 ref" href="#37R" title='R' data-ref="37R">R</a>)</td></tr>
<tr><th id="186">186</th><td>    , <a class="member" href="#llvm::GCNIterativeScheduler::OverrideLegacyStrategy::SaveSchedImpl" title='llvm::GCNIterativeScheduler::OverrideLegacyStrategy::SaveSchedImpl' data-ref="llvm::GCNIterativeScheduler::OverrideLegacyStrategy::SaveSchedImpl">SaveSchedImpl</a><a class="ref" href="../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNSt10unique_ptrC1EOSt10unique_ptrIT_T0_E" title='std::unique_ptr::unique_ptr&lt;_Tp, _Dp&gt;' data-ref="_ZNSt10unique_ptrC1EOSt10unique_ptrIT_T0_E">(</a><span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/move.h.html#_ZSt4moveOT_" title='std::move' data-ref="_ZSt4moveOT_">move</a>(<span class='refarg'><a class="local col9 ref" href="#39_Sch" title='_Sch' data-ref="39_Sch">_Sch</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMI::SchedImpl" title='llvm::ScheduleDAGMI::SchedImpl' data-ref="llvm::ScheduleDAGMI::SchedImpl">SchedImpl</a></span>))</td></tr>
<tr><th id="187">187</th><td>    , <a class="member" href="#llvm::GCNIterativeScheduler::OverrideLegacyStrategy::SaveMaxRP" title='llvm::GCNIterativeScheduler::OverrideLegacyStrategy::SaveMaxRP' data-ref="llvm::GCNIterativeScheduler::OverrideLegacyStrategy::SaveMaxRP">SaveMaxRP</a><a class="ref" href="GCNRegPressure.h.html#28" title='llvm::GCNRegPressure::GCNRegPressure' data-ref="_ZN4llvm14GCNRegPressureC1ERKS0_">(</a><a class="local col7 ref" href="#37R" title='R' data-ref="37R">R</a>.<a class="ref" href="GCNIterativeScheduler.h.html#llvm::GCNIterativeScheduler::Region::MaxPressure" title='llvm::GCNIterativeScheduler::Region::MaxPressure' data-ref="llvm::GCNIterativeScheduler::Region::MaxPressure">MaxPressure</a>) {</td></tr>
<tr><th id="188">188</th><td>    <a class="member" href="#llvm::GCNIterativeScheduler::OverrideLegacyStrategy::Sch" title='llvm::GCNIterativeScheduler::OverrideLegacyStrategy::Sch' data-ref="llvm::GCNIterativeScheduler::OverrideLegacyStrategy::Sch">Sch</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMI::SchedImpl" title='llvm::ScheduleDAGMI::SchedImpl' data-ref="llvm::ScheduleDAGMI::SchedImpl">SchedImpl</a>.<a class="ref" href="../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNSt10unique_ptr5resetENSt15__uniq_ptr_implIT_T0_E7pointerE" title='std::unique_ptr::reset' data-ref="_ZNSt10unique_ptr5resetENSt15__uniq_ptr_implIT_T0_E7pointerE">reset</a>(&amp;<a class="local col8 ref" href="#38OverrideStrategy" title='OverrideStrategy' data-ref="38OverrideStrategy">OverrideStrategy</a>);</td></tr>
<tr><th id="189">189</th><td>    <em>auto</em> <dfn class="local col0 decl" id="40BB" title='BB' data-type='llvm::MachineBasicBlock *' data-ref="40BB">BB</dfn> = <a class="local col7 ref" href="#37R" title='R' data-ref="37R">R</a>.<a class="ref" href="GCNIterativeScheduler.h.html#llvm::GCNIterativeScheduler::Region::Begin" title='llvm::GCNIterativeScheduler::Region::Begin' data-ref="llvm::GCNIterativeScheduler::Region::Begin">Begin</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="190">190</th><td>    <a class="member" href="#llvm::GCNIterativeScheduler::OverrideLegacyStrategy::Sch" title='llvm::GCNIterativeScheduler::OverrideLegacyStrategy::Sch' data-ref="llvm::GCNIterativeScheduler::OverrideLegacyStrategy::Sch">Sch</a>.<a class="typedef" href="GCNIterativeScheduler.h.html#llvm::GCNIterativeScheduler::BaseClass" title='llvm::GCNIterativeScheduler::BaseClass' data-type='llvm::ScheduleDAGMILive' data-ref="llvm::GCNIterativeScheduler::BaseClass">BaseClass</a>::<a class="virtual ref" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#_ZN4llvm13ScheduleDAGMI10startBlockEPNS_17MachineBasicBlockE" title='llvm::ScheduleDAGMI::startBlock' data-ref="_ZN4llvm13ScheduleDAGMI10startBlockEPNS_17MachineBasicBlockE">startBlock</a>(<a class="local col0 ref" href="#40BB" title='BB' data-ref="40BB">BB</a>);</td></tr>
<tr><th id="191">191</th><td>    <a class="member" href="#llvm::GCNIterativeScheduler::OverrideLegacyStrategy::Sch" title='llvm::GCNIterativeScheduler::OverrideLegacyStrategy::Sch' data-ref="llvm::GCNIterativeScheduler::OverrideLegacyStrategy::Sch">Sch</a>.<a class="typedef" href="GCNIterativeScheduler.h.html#llvm::GCNIterativeScheduler::BaseClass" title='llvm::GCNIterativeScheduler::BaseClass' data-type='llvm::ScheduleDAGMILive' data-ref="llvm::GCNIterativeScheduler::BaseClass">BaseClass</a>::<a class="virtual ref" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#_ZN4llvm17ScheduleDAGMILive11enterRegionEPNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEES5_j" title='llvm::ScheduleDAGMILive::enterRegion' data-ref="_ZN4llvm17ScheduleDAGMILive11enterRegionEPNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEES5_j">enterRegion</a>(<a class="local col0 ref" href="#40BB" title='BB' data-ref="40BB">BB</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col7 ref" href="#37R" title='R' data-ref="37R">R</a>.<a class="ref" href="GCNIterativeScheduler.h.html#llvm::GCNIterativeScheduler::Region::Begin" title='llvm::GCNIterativeScheduler::Region::Begin' data-ref="llvm::GCNIterativeScheduler::Region::Begin">Begin</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col7 ref" href="#37R" title='R' data-ref="37R">R</a>.<a class="ref" href="GCNIterativeScheduler.h.html#llvm::GCNIterativeScheduler::Region::End" title='llvm::GCNIterativeScheduler::Region::End' data-ref="llvm::GCNIterativeScheduler::Region::End">End</a>, <a class="local col7 ref" href="#37R" title='R' data-ref="37R">R</a>.<a class="ref" href="GCNIterativeScheduler.h.html#llvm::GCNIterativeScheduler::Region::NumRegionInstrs" title='llvm::GCNIterativeScheduler::Region::NumRegionInstrs' data-ref="llvm::GCNIterativeScheduler::Region::NumRegionInstrs">NumRegionInstrs</a>);</td></tr>
<tr><th id="192">192</th><td>  }</td></tr>
<tr><th id="193">193</th><td></td></tr>
<tr><th id="194">194</th><td>  <dfn class="decl def" id="_ZN4llvm21GCNIterativeScheduler22OverrideLegacyStrategyD1Ev" title='llvm::GCNIterativeScheduler::OverrideLegacyStrategy::~OverrideLegacyStrategy' data-ref="_ZN4llvm21GCNIterativeScheduler22OverrideLegacyStrategyD1Ev">~OverrideLegacyStrategy</dfn>() {</td></tr>
<tr><th id="195">195</th><td>    <a class="member" href="#llvm::GCNIterativeScheduler::OverrideLegacyStrategy::Sch" title='llvm::GCNIterativeScheduler::OverrideLegacyStrategy::Sch' data-ref="llvm::GCNIterativeScheduler::OverrideLegacyStrategy::Sch">Sch</a>.<a class="typedef" href="GCNIterativeScheduler.h.html#llvm::GCNIterativeScheduler::BaseClass" title='llvm::GCNIterativeScheduler::BaseClass' data-type='llvm::ScheduleDAGMILive' data-ref="llvm::GCNIterativeScheduler::BaseClass">BaseClass</a>::<a class="virtual ref" href="../../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#_ZN4llvm17ScheduleDAGInstrs10exitRegionEv" title='llvm::ScheduleDAGInstrs::exitRegion' data-ref="_ZN4llvm17ScheduleDAGInstrs10exitRegionEv">exitRegion</a>();</td></tr>
<tr><th id="196">196</th><td>    <a class="member" href="#llvm::GCNIterativeScheduler::OverrideLegacyStrategy::Sch" title='llvm::GCNIterativeScheduler::OverrideLegacyStrategy::Sch' data-ref="llvm::GCNIterativeScheduler::OverrideLegacyStrategy::Sch">Sch</a>.<a class="typedef" href="GCNIterativeScheduler.h.html#llvm::GCNIterativeScheduler::BaseClass" title='llvm::GCNIterativeScheduler::BaseClass' data-type='llvm::ScheduleDAGMILive' data-ref="llvm::GCNIterativeScheduler::BaseClass">BaseClass</a>::<a class="virtual ref" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#_ZN4llvm13ScheduleDAGMI11finishBlockEv" title='llvm::ScheduleDAGMI::finishBlock' data-ref="_ZN4llvm13ScheduleDAGMI11finishBlockEv">finishBlock</a>();</td></tr>
<tr><th id="197">197</th><td>    <a class="member" href="#llvm::GCNIterativeScheduler::OverrideLegacyStrategy::Sch" title='llvm::GCNIterativeScheduler::OverrideLegacyStrategy::Sch' data-ref="llvm::GCNIterativeScheduler::OverrideLegacyStrategy::Sch">Sch</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMI::SchedImpl" title='llvm::ScheduleDAGMI::SchedImpl' data-ref="llvm::ScheduleDAGMI::SchedImpl">SchedImpl</a>.<a class="ref" href="../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNSt10unique_ptr7releaseEv" title='std::unique_ptr::release' data-ref="_ZNSt10unique_ptr7releaseEv">release</a>();</td></tr>
<tr><th id="198">198</th><td>    <a class="member" href="#llvm::GCNIterativeScheduler::OverrideLegacyStrategy::Sch" title='llvm::GCNIterativeScheduler::OverrideLegacyStrategy::Sch' data-ref="llvm::GCNIterativeScheduler::OverrideLegacyStrategy::Sch">Sch</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMI::SchedImpl" title='llvm::ScheduleDAGMI::SchedImpl' data-ref="llvm::ScheduleDAGMI::SchedImpl">SchedImpl</a> <a class="ref" href="../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNSt10unique_ptraSEOSt10unique_ptrIT_T0_E" title='std::unique_ptr::operator=' data-ref="_ZNSt10unique_ptraSEOSt10unique_ptrIT_T0_E">=</a> <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/move.h.html#_ZSt4moveOT_" title='std::move' data-ref="_ZSt4moveOT_">move</a>(<span class='refarg'><a class="member" href="#llvm::GCNIterativeScheduler::OverrideLegacyStrategy::SaveSchedImpl" title='llvm::GCNIterativeScheduler::OverrideLegacyStrategy::SaveSchedImpl' data-ref="llvm::GCNIterativeScheduler::OverrideLegacyStrategy::SaveSchedImpl">SaveSchedImpl</a></span>);</td></tr>
<tr><th id="199">199</th><td>  }</td></tr>
<tr><th id="200">200</th><td></td></tr>
<tr><th id="201">201</th><td>  <em>void</em> <dfn class="decl def" id="_ZN4llvm21GCNIterativeScheduler22OverrideLegacyStrategy8scheduleEv" title='llvm::GCNIterativeScheduler::OverrideLegacyStrategy::schedule' data-ref="_ZN4llvm21GCNIterativeScheduler22OverrideLegacyStrategy8scheduleEv">schedule</dfn>() {</td></tr>
<tr><th id="202">202</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Sch.RegionBegin == Rgn.Begin &amp;&amp; Sch.RegionEnd == Rgn.End) ? void (0) : __assert_fail (&quot;Sch.RegionBegin == Rgn.Begin &amp;&amp; Sch.RegionEnd == Rgn.End&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/GCNIterativeScheduler.cpp&quot;, 202, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="member" href="#llvm::GCNIterativeScheduler::OverrideLegacyStrategy::Sch" title='llvm::GCNIterativeScheduler::OverrideLegacyStrategy::Sch' data-ref="llvm::GCNIterativeScheduler::OverrideLegacyStrategy::Sch">Sch</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs::RegionBegin" title='llvm::ScheduleDAGInstrs::RegionBegin' data-ref="llvm::ScheduleDAGInstrs::RegionBegin">RegionBegin</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator==' data-ref="_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">==</a> <a class="member" href="#llvm::GCNIterativeScheduler::OverrideLegacyStrategy::Rgn" title='llvm::GCNIterativeScheduler::OverrideLegacyStrategy::Rgn' data-ref="llvm::GCNIterativeScheduler::OverrideLegacyStrategy::Rgn">Rgn</a>.<a class="ref" href="GCNIterativeScheduler.h.html#llvm::GCNIterativeScheduler::Region::Begin" title='llvm::GCNIterativeScheduler::Region::Begin' data-ref="llvm::GCNIterativeScheduler::Region::Begin">Begin</a> &amp;&amp; <a class="member" href="#llvm::GCNIterativeScheduler::OverrideLegacyStrategy::Sch" title='llvm::GCNIterativeScheduler::OverrideLegacyStrategy::Sch' data-ref="llvm::GCNIterativeScheduler::OverrideLegacyStrategy::Sch">Sch</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs::RegionEnd" title='llvm::ScheduleDAGInstrs::RegionEnd' data-ref="llvm::ScheduleDAGInstrs::RegionEnd">RegionEnd</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator==' data-ref="_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">==</a> <a class="member" href="#llvm::GCNIterativeScheduler::OverrideLegacyStrategy::Rgn" title='llvm::GCNIterativeScheduler::OverrideLegacyStrategy::Rgn' data-ref="llvm::GCNIterativeScheduler::OverrideLegacyStrategy::Rgn">Rgn</a>.<a class="ref" href="GCNIterativeScheduler.h.html#llvm::GCNIterativeScheduler::Region::End" title='llvm::GCNIterativeScheduler::Region::End' data-ref="llvm::GCNIterativeScheduler::Region::End">End</a>);</td></tr>
<tr><th id="203">203</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;machine-scheduler&quot;)) { dbgs() &lt;&lt; &quot;\nScheduling &quot;; printRegion(dbgs(), Rgn.Begin, Rgn.End, Sch.LIS, 2); } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\nScheduling "</q>;</td></tr>
<tr><th id="204">204</th><td>               <a class="ref" href="#_ZL11printRegionRN4llvm11raw_ostreamENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEES4_PKNS_13LiveIntervalsEj" title='printRegion' data-ref="_ZL11printRegionRN4llvm11raw_ostreamENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEES4_PKNS_13LiveIntervalsEj">printRegion</a>(<span class='refarg'><a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a></span>(), <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="member" href="#llvm::GCNIterativeScheduler::OverrideLegacyStrategy::Rgn" title='llvm::GCNIterativeScheduler::OverrideLegacyStrategy::Rgn' data-ref="llvm::GCNIterativeScheduler::OverrideLegacyStrategy::Rgn">Rgn</a>.<a class="ref" href="GCNIterativeScheduler.h.html#llvm::GCNIterativeScheduler::Region::Begin" title='llvm::GCNIterativeScheduler::Region::Begin' data-ref="llvm::GCNIterativeScheduler::Region::Begin">Begin</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="member" href="#llvm::GCNIterativeScheduler::OverrideLegacyStrategy::Rgn" title='llvm::GCNIterativeScheduler::OverrideLegacyStrategy::Rgn' data-ref="llvm::GCNIterativeScheduler::OverrideLegacyStrategy::Rgn">Rgn</a>.<a class="ref" href="GCNIterativeScheduler.h.html#llvm::GCNIterativeScheduler::Region::End" title='llvm::GCNIterativeScheduler::Region::End' data-ref="llvm::GCNIterativeScheduler::Region::End">End</a>, <a class="member" href="#llvm::GCNIterativeScheduler::OverrideLegacyStrategy::Sch" title='llvm::GCNIterativeScheduler::OverrideLegacyStrategy::Sch' data-ref="llvm::GCNIterativeScheduler::OverrideLegacyStrategy::Sch">Sch</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMI::LIS" title='llvm::ScheduleDAGMI::LIS' data-ref="llvm::ScheduleDAGMI::LIS">LIS</a>, <var>2</var>));</td></tr>
<tr><th id="205">205</th><td>    <a class="member" href="#llvm::GCNIterativeScheduler::OverrideLegacyStrategy::Sch" title='llvm::GCNIterativeScheduler::OverrideLegacyStrategy::Sch' data-ref="llvm::GCNIterativeScheduler::OverrideLegacyStrategy::Sch">Sch</a>.<a class="typedef" href="GCNIterativeScheduler.h.html#llvm::GCNIterativeScheduler::BaseClass" title='llvm::GCNIterativeScheduler::BaseClass' data-type='llvm::ScheduleDAGMILive' data-ref="llvm::GCNIterativeScheduler::BaseClass">BaseClass</a>::<a class="virtual ref" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#_ZN4llvm17ScheduleDAGMILive8scheduleEv" title='llvm::ScheduleDAGMILive::schedule' data-ref="_ZN4llvm17ScheduleDAGMILive8scheduleEv">schedule</a>();</td></tr>
<tr><th id="206">206</th><td></td></tr>
<tr><th id="207">207</th><td>    <i>// Unfortunatelly placeDebugValues incorrectly modifies RegionEnd, restore</i></td></tr>
<tr><th id="208">208</th><td>    <a class="member" href="#llvm::GCNIterativeScheduler::OverrideLegacyStrategy::Sch" title='llvm::GCNIterativeScheduler::OverrideLegacyStrategy::Sch' data-ref="llvm::GCNIterativeScheduler::OverrideLegacyStrategy::Sch">Sch</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs::RegionEnd" title='llvm::ScheduleDAGInstrs::RegionEnd' data-ref="llvm::ScheduleDAGInstrs::RegionEnd">RegionEnd</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSERKS2_">=</a> <a class="member" href="#llvm::GCNIterativeScheduler::OverrideLegacyStrategy::Rgn" title='llvm::GCNIterativeScheduler::OverrideLegacyStrategy::Rgn' data-ref="llvm::GCNIterativeScheduler::OverrideLegacyStrategy::Rgn">Rgn</a>.<a class="ref" href="GCNIterativeScheduler.h.html#llvm::GCNIterativeScheduler::Region::End" title='llvm::GCNIterativeScheduler::Region::End' data-ref="llvm::GCNIterativeScheduler::Region::End">End</a>;</td></tr>
<tr><th id="209">209</th><td>    <i>//assert(Rgn.End == Sch.RegionEnd);</i></td></tr>
<tr><th id="210">210</th><td>    <a class="member" href="#llvm::GCNIterativeScheduler::OverrideLegacyStrategy::Rgn" title='llvm::GCNIterativeScheduler::OverrideLegacyStrategy::Rgn' data-ref="llvm::GCNIterativeScheduler::OverrideLegacyStrategy::Rgn">Rgn</a>.<a class="ref" href="GCNIterativeScheduler.h.html#llvm::GCNIterativeScheduler::Region::Begin" title='llvm::GCNIterativeScheduler::Region::Begin' data-ref="llvm::GCNIterativeScheduler::Region::Begin">Begin</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSERKS2_">=</a> <a class="member" href="#llvm::GCNIterativeScheduler::OverrideLegacyStrategy::Sch" title='llvm::GCNIterativeScheduler::OverrideLegacyStrategy::Sch' data-ref="llvm::GCNIterativeScheduler::OverrideLegacyStrategy::Sch">Sch</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs::RegionBegin" title='llvm::ScheduleDAGInstrs::RegionBegin' data-ref="llvm::ScheduleDAGInstrs::RegionBegin">RegionBegin</a>;</td></tr>
<tr><th id="211">211</th><td>    <a class="member" href="#llvm::GCNIterativeScheduler::OverrideLegacyStrategy::Rgn" title='llvm::GCNIterativeScheduler::OverrideLegacyStrategy::Rgn' data-ref="llvm::GCNIterativeScheduler::OverrideLegacyStrategy::Rgn">Rgn</a>.<a class="ref" href="GCNIterativeScheduler.h.html#llvm::GCNIterativeScheduler::Region::MaxPressure" title='llvm::GCNIterativeScheduler::Region::MaxPressure' data-ref="llvm::GCNIterativeScheduler::Region::MaxPressure">MaxPressure</a>.<a class="ref" href="GCNRegPressure.h.html#_ZN4llvm14GCNRegPressure5clearEv" title='llvm::GCNRegPressure::clear' data-ref="_ZN4llvm14GCNRegPressure5clearEv">clear</a>();</td></tr>
<tr><th id="212">212</th><td>  }</td></tr>
<tr><th id="213">213</th><td></td></tr>
<tr><th id="214">214</th><td>  <em>void</em> <dfn class="decl def" id="_ZN4llvm21GCNIterativeScheduler22OverrideLegacyStrategy12restoreOrderEv" title='llvm::GCNIterativeScheduler::OverrideLegacyStrategy::restoreOrder' data-ref="_ZN4llvm21GCNIterativeScheduler22OverrideLegacyStrategy12restoreOrderEv">restoreOrder</dfn>() {</td></tr>
<tr><th id="215">215</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Sch.RegionBegin == Rgn.Begin &amp;&amp; Sch.RegionEnd == Rgn.End) ? void (0) : __assert_fail (&quot;Sch.RegionBegin == Rgn.Begin &amp;&amp; Sch.RegionEnd == Rgn.End&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/GCNIterativeScheduler.cpp&quot;, 215, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="member" href="#llvm::GCNIterativeScheduler::OverrideLegacyStrategy::Sch" title='llvm::GCNIterativeScheduler::OverrideLegacyStrategy::Sch' data-ref="llvm::GCNIterativeScheduler::OverrideLegacyStrategy::Sch">Sch</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs::RegionBegin" title='llvm::ScheduleDAGInstrs::RegionBegin' data-ref="llvm::ScheduleDAGInstrs::RegionBegin">RegionBegin</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator==' data-ref="_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">==</a> <a class="member" href="#llvm::GCNIterativeScheduler::OverrideLegacyStrategy::Rgn" title='llvm::GCNIterativeScheduler::OverrideLegacyStrategy::Rgn' data-ref="llvm::GCNIterativeScheduler::OverrideLegacyStrategy::Rgn">Rgn</a>.<a class="ref" href="GCNIterativeScheduler.h.html#llvm::GCNIterativeScheduler::Region::Begin" title='llvm::GCNIterativeScheduler::Region::Begin' data-ref="llvm::GCNIterativeScheduler::Region::Begin">Begin</a> &amp;&amp; <a class="member" href="#llvm::GCNIterativeScheduler::OverrideLegacyStrategy::Sch" title='llvm::GCNIterativeScheduler::OverrideLegacyStrategy::Sch' data-ref="llvm::GCNIterativeScheduler::OverrideLegacyStrategy::Sch">Sch</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs::RegionEnd" title='llvm::ScheduleDAGInstrs::RegionEnd' data-ref="llvm::ScheduleDAGInstrs::RegionEnd">RegionEnd</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator==' data-ref="_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">==</a> <a class="member" href="#llvm::GCNIterativeScheduler::OverrideLegacyStrategy::Rgn" title='llvm::GCNIterativeScheduler::OverrideLegacyStrategy::Rgn' data-ref="llvm::GCNIterativeScheduler::OverrideLegacyStrategy::Rgn">Rgn</a>.<a class="ref" href="GCNIterativeScheduler.h.html#llvm::GCNIterativeScheduler::Region::End" title='llvm::GCNIterativeScheduler::Region::End' data-ref="llvm::GCNIterativeScheduler::Region::End">End</a>);</td></tr>
<tr><th id="216">216</th><td>    <i>// DAG SUnits are stored using original region's order</i></td></tr>
<tr><th id="217">217</th><td><i>    // so just use SUnits as the restoring schedule</i></td></tr>
<tr><th id="218">218</th><td>    <a class="member" href="#llvm::GCNIterativeScheduler::OverrideLegacyStrategy::Sch" title='llvm::GCNIterativeScheduler::OverrideLegacyStrategy::Sch' data-ref="llvm::GCNIterativeScheduler::OverrideLegacyStrategy::Sch">Sch</a>.<a class="ref" href="GCNIterativeScheduler.h.html#_ZN4llvm21GCNIterativeScheduler14scheduleRegionERNS0_6RegionEOT_RKNS_14GCNRegPressureE" title='llvm::GCNIterativeScheduler::scheduleRegion' data-ref="_ZN4llvm21GCNIterativeScheduler14scheduleRegionERNS0_6RegionEOT_RKNS_14GCNRegPressureE">scheduleRegion</a>(<span class='refarg'><a class="member" href="#llvm::GCNIterativeScheduler::OverrideLegacyStrategy::Rgn" title='llvm::GCNIterativeScheduler::OverrideLegacyStrategy::Rgn' data-ref="llvm::GCNIterativeScheduler::OverrideLegacyStrategy::Rgn">Rgn</a></span>, <span class='refarg'><a class="member" href="#llvm::GCNIterativeScheduler::OverrideLegacyStrategy::Sch" title='llvm::GCNIterativeScheduler::OverrideLegacyStrategy::Sch' data-ref="llvm::GCNIterativeScheduler::OverrideLegacyStrategy::Sch">Sch</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::SUnits" title='llvm::ScheduleDAG::SUnits' data-ref="llvm::ScheduleDAG::SUnits">SUnits</a></span>, <a class="member" href="#llvm::GCNIterativeScheduler::OverrideLegacyStrategy::SaveMaxRP" title='llvm::GCNIterativeScheduler::OverrideLegacyStrategy::SaveMaxRP' data-ref="llvm::GCNIterativeScheduler::OverrideLegacyStrategy::SaveMaxRP">SaveMaxRP</a>);</td></tr>
<tr><th id="219">219</th><td>  }</td></tr>
<tr><th id="220">220</th><td>};</td></tr>
<tr><th id="221">221</th><td></td></tr>
<tr><th id="222">222</th><td><b>namespace</b> {</td></tr>
<tr><th id="223">223</th><td></td></tr>
<tr><th id="224">224</th><td><i  data-doc="(anonymousnamespace)::SchedStrategyStub">// just a stub to make base class happy</i></td></tr>
<tr><th id="225">225</th><td><b>class</b> <dfn class="tu type def" id="(anonymousnamespace)::SchedStrategyStub" title='(anonymous namespace)::SchedStrategyStub' data-ref="(anonymousnamespace)::SchedStrategyStub">SchedStrategyStub</dfn> : <b>public</b> <a class="type" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::MachineSchedStrategy" title='llvm::MachineSchedStrategy' data-ref="llvm::MachineSchedStrategy">MachineSchedStrategy</a> {</td></tr>
<tr><th id="226">226</th><td><b>public</b>:</td></tr>
<tr><th id="227">227</th><td>  <em>bool</em> <dfn class="virtual tu decl def" id="_ZNK12_GLOBAL__N_117SchedStrategyStub19shouldTrackPressureEv" title='(anonymous namespace)::SchedStrategyStub::shouldTrackPressure' data-type='bool (anonymous namespace)::SchedStrategyStub::shouldTrackPressure() const' data-ref="_ZNK12_GLOBAL__N_117SchedStrategyStub19shouldTrackPressureEv">shouldTrackPressure</dfn>() <em>const</em> override { <b>return</b> <b>false</b>; }</td></tr>
<tr><th id="228">228</th><td>  <em>bool</em> <dfn class="virtual tu decl def" id="_ZNK12_GLOBAL__N_117SchedStrategyStub20shouldTrackLaneMasksEv" title='(anonymous namespace)::SchedStrategyStub::shouldTrackLaneMasks' data-type='bool (anonymous namespace)::SchedStrategyStub::shouldTrackLaneMasks() const' data-ref="_ZNK12_GLOBAL__N_117SchedStrategyStub20shouldTrackLaneMasksEv">shouldTrackLaneMasks</dfn>() <em>const</em> override { <b>return</b> <b>false</b>; }</td></tr>
<tr><th id="229">229</th><td>  <em>void</em> <dfn class="virtual tu decl def" id="_ZN12_GLOBAL__N_117SchedStrategyStub10initializeEPN4llvm13ScheduleDAGMIE" title='(anonymous namespace)::SchedStrategyStub::initialize' data-type='void (anonymous namespace)::SchedStrategyStub::initialize(llvm::ScheduleDAGMI * DAG)' data-ref="_ZN12_GLOBAL__N_117SchedStrategyStub10initializeEPN4llvm13ScheduleDAGMIE">initialize</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMI" title='llvm::ScheduleDAGMI' data-ref="llvm::ScheduleDAGMI">ScheduleDAGMI</a> *<dfn class="local col1 decl" id="41DAG" title='DAG' data-type='llvm::ScheduleDAGMI *' data-ref="41DAG">DAG</dfn>) override {}</td></tr>
<tr><th id="230">230</th><td>  <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="virtual tu decl def" id="_ZN12_GLOBAL__N_117SchedStrategyStub8pickNodeERb" title='(anonymous namespace)::SchedStrategyStub::pickNode' data-type='llvm::SUnit * (anonymous namespace)::SchedStrategyStub::pickNode(bool &amp; IsTopNode)' data-ref="_ZN12_GLOBAL__N_117SchedStrategyStub8pickNodeERb">pickNode</dfn>(<em>bool</em> &amp;<dfn class="local col2 decl" id="42IsTopNode" title='IsTopNode' data-type='bool &amp;' data-ref="42IsTopNode">IsTopNode</dfn>) override { <b>return</b> <b>nullptr</b>; }</td></tr>
<tr><th id="231">231</th><td>  <em>void</em> <dfn class="virtual tu decl def" id="_ZN12_GLOBAL__N_117SchedStrategyStub9schedNodeEPN4llvm5SUnitEb" title='(anonymous namespace)::SchedStrategyStub::schedNode' data-type='void (anonymous namespace)::SchedStrategyStub::schedNode(llvm::SUnit * SU, bool IsTopNode)' data-ref="_ZN12_GLOBAL__N_117SchedStrategyStub9schedNodeEPN4llvm5SUnitEb">schedNode</dfn>(<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col3 decl" id="43SU" title='SU' data-type='llvm::SUnit *' data-ref="43SU">SU</dfn>, <em>bool</em> <dfn class="local col4 decl" id="44IsTopNode" title='IsTopNode' data-type='bool' data-ref="44IsTopNode">IsTopNode</dfn>) override {}</td></tr>
<tr><th id="232">232</th><td>  <em>void</em> <dfn class="virtual tu decl def" id="_ZN12_GLOBAL__N_117SchedStrategyStub14releaseTopNodeEPN4llvm5SUnitE" title='(anonymous namespace)::SchedStrategyStub::releaseTopNode' data-type='void (anonymous namespace)::SchedStrategyStub::releaseTopNode(llvm::SUnit * SU)' data-ref="_ZN12_GLOBAL__N_117SchedStrategyStub14releaseTopNodeEPN4llvm5SUnitE">releaseTopNode</dfn>(<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col5 decl" id="45SU" title='SU' data-type='llvm::SUnit *' data-ref="45SU">SU</dfn>) override {}</td></tr>
<tr><th id="233">233</th><td>  <em>void</em> <dfn class="virtual tu decl def" id="_ZN12_GLOBAL__N_117SchedStrategyStub17releaseBottomNodeEPN4llvm5SUnitE" title='(anonymous namespace)::SchedStrategyStub::releaseBottomNode' data-type='void (anonymous namespace)::SchedStrategyStub::releaseBottomNode(llvm::SUnit * SU)' data-ref="_ZN12_GLOBAL__N_117SchedStrategyStub17releaseBottomNodeEPN4llvm5SUnitE">releaseBottomNode</dfn>(<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col6 decl" id="46SU" title='SU' data-type='llvm::SUnit *' data-ref="46SU">SU</dfn>) override {}</td></tr>
<tr><th id="234">234</th><td>};</td></tr>
<tr><th id="235">235</th><td></td></tr>
<tr><th id="236">236</th><td>} <i>// end anonymous namespace</i></td></tr>
<tr><th id="237">237</th><td></td></tr>
<tr><th id="238">238</th><td><a class="type" href="GCNIterativeScheduler.h.html#llvm::GCNIterativeScheduler" title='llvm::GCNIterativeScheduler' data-ref="llvm::GCNIterativeScheduler">GCNIterativeScheduler</a>::<dfn class="decl def" id="_ZN4llvm21GCNIterativeSchedulerC1EPNS_19MachineSchedContextENS0_12StrategyKindE" title='llvm::GCNIterativeScheduler::GCNIterativeScheduler' data-ref="_ZN4llvm21GCNIterativeSchedulerC1EPNS_19MachineSchedContextENS0_12StrategyKindE">GCNIterativeScheduler</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::MachineSchedContext" title='llvm::MachineSchedContext' data-ref="llvm::MachineSchedContext">MachineSchedContext</a> *<dfn class="local col7 decl" id="47C" title='C' data-type='llvm::MachineSchedContext *' data-ref="47C">C</dfn>,</td></tr>
<tr><th id="239">239</th><td>                                             <a class="type" href="GCNIterativeScheduler.h.html#llvm::GCNIterativeScheduler::StrategyKind" title='llvm::GCNIterativeScheduler::StrategyKind' data-ref="llvm::GCNIterativeScheduler::StrategyKind">StrategyKind</a> <dfn class="local col8 decl" id="48S" title='S' data-type='llvm::GCNIterativeScheduler::StrategyKind' data-ref="48S">S</dfn>)</td></tr>
<tr><th id="240">240</th><td>  : <a class="typedef" href="GCNIterativeScheduler.h.html#llvm::GCNIterativeScheduler::BaseClass" title='llvm::GCNIterativeScheduler::BaseClass' data-type='llvm::ScheduleDAGMILive' data-ref="llvm::GCNIterativeScheduler::BaseClass">BaseClass</a><a class="ref" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#_ZN4llvm17ScheduleDAGMILiveC1EPNS_19MachineSchedContextESt10unique_ptrINS_20MachineSchedStrategyESt14default_deleteIS4_EE" title='llvm::ScheduleDAGMILive::ScheduleDAGMILive' data-ref="_ZN4llvm17ScheduleDAGMILiveC1EPNS_19MachineSchedContextESt10unique_ptrINS_20MachineSchedStrategyESt14default_deleteIS4_EE">(</a><a class="local col7 ref" href="#47C" title='C' data-ref="47C">C</a>, <a class="tu ref fake" href="../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNSt10unique_ptrC1EOSt10unique_ptrIT_T0_E" title='std::unique_ptr::unique_ptr&lt;_Tp, _Dp&gt;' data-use='c' data-ref="_ZNSt10unique_ptrC1EOSt10unique_ptrIT_T0_E"></a><span class="namespace">llvm::</span><a class="tu ref" href="../../../include/llvm/ADT/STLExtras.h.html#_ZN4llvm11make_uniqueEDpOT0_" title='llvm::make_unique' data-use='c' data-ref="_ZN4llvm11make_uniqueEDpOT0_">make_unique</a>&lt;<a class="tu type" href="#(anonymousnamespace)::SchedStrategyStub" title='(anonymous namespace)::SchedStrategyStub' data-ref="(anonymousnamespace)::SchedStrategyStub">SchedStrategyStub</a>&gt;())</td></tr>
<tr><th id="241">241</th><td>  , <a class="member" href="GCNIterativeScheduler.h.html#llvm::GCNIterativeScheduler::Context" title='llvm::GCNIterativeScheduler::Context' data-ref="llvm::GCNIterativeScheduler::Context">Context</a>(<a class="local col7 ref" href="#47C" title='C' data-ref="47C">C</a>)</td></tr>
<tr><th id="242">242</th><td>  , <a class="member" href="GCNIterativeScheduler.h.html#llvm::GCNIterativeScheduler::Strategy" title='llvm::GCNIterativeScheduler::Strategy' data-ref="llvm::GCNIterativeScheduler::Strategy">Strategy</a>(<a class="local col8 ref" href="#48S" title='S' data-ref="48S">S</a>)</td></tr>
<tr><th id="243">243</th><td>  , <a class="member" href="GCNIterativeScheduler.h.html#llvm::GCNIterativeScheduler::UPTracker" title='llvm::GCNIterativeScheduler::UPTracker' data-ref="llvm::GCNIterativeScheduler::UPTracker">UPTracker</a><a class="ref" href="GCNRegPressure.h.html#_ZN4llvm18GCNUpwardRPTrackerC1ERKNS_13LiveIntervalsE" title='llvm::GCNUpwardRPTracker::GCNUpwardRPTracker' data-ref="_ZN4llvm18GCNUpwardRPTrackerC1ERKNS_13LiveIntervalsE">(</a>*<a class="member" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMI::LIS" title='llvm::ScheduleDAGMI::LIS' data-ref="llvm::ScheduleDAGMI::LIS">LIS</a>) {</td></tr>
<tr><th id="244">244</th><td>}</td></tr>
<tr><th id="245">245</th><td></td></tr>
<tr><th id="246">246</th><td><i>// returns max pressure for a region</i></td></tr>
<tr><th id="247">247</th><td><a class="type" href="GCNRegPressure.h.html#llvm::GCNRegPressure" title='llvm::GCNRegPressure' data-ref="llvm::GCNRegPressure">GCNRegPressure</a></td></tr>
<tr><th id="248">248</th><td><a class="type" href="GCNIterativeScheduler.h.html#llvm::GCNIterativeScheduler" title='llvm::GCNIterativeScheduler' data-ref="llvm::GCNIterativeScheduler">GCNIterativeScheduler</a>::<dfn class="decl def" id="_ZNK4llvm21GCNIterativeScheduler17getRegionPressureENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEES3_" title='llvm::GCNIterativeScheduler::getRegionPressure' data-ref="_ZNK4llvm21GCNIterativeScheduler17getRegionPressureENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEES3_">getRegionPressure</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col9 decl" id="49Begin" title='Begin' data-type='MachineBasicBlock::iterator' data-ref="49Begin">Begin</dfn>,</td></tr>
<tr><th id="249">249</th><td>                                         <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col0 decl" id="50End" title='End' data-type='MachineBasicBlock::iterator' data-ref="50End">End</dfn>)</td></tr>
<tr><th id="250">250</th><td>  <em>const</em> {</td></tr>
<tr><th id="251">251</th><td>  <i>// For the purpose of pressure tracking bottom inst of the region should</i></td></tr>
<tr><th id="252">252</th><td><i>  // be also processed. End is either BB end, BB terminator inst or sched</i></td></tr>
<tr><th id="253">253</th><td><i>  // boundary inst.</i></td></tr>
<tr><th id="254">254</th><td>  <em>auto</em> <em>const</em> <dfn class="local col1 decl" id="51BBEnd" title='BBEnd' data-type='const llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;' data-ref="51BBEnd">BBEnd</dfn> = <a class="local col9 ref" href="#49Begin" title='Begin' data-ref="49Begin">Begin</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv">end</a>();</td></tr>
<tr><th id="255">255</th><td>  <em>auto</em> <em>const</em> <dfn class="local col2 decl" id="52BottomMI" title='BottomMI' data-type='const llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;' data-ref="52BottomMI">BottomMI</dfn> = <a class="local col0 ref" href="#50End" title='End' data-ref="50End">End</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator==' data-ref="_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">==</a> <a class="local col1 ref" href="#51BBEnd" title='BBEnd' data-ref="51BBEnd">BBEnd</a> ? <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_iterator_base_funcs.h.html#_ZSt4prevT_NSt15iterator_traitsIS_E15difference_typeE" title='std::prev' data-ref="_ZSt4prevT_NSt15iterator_traitsIS_E15difference_typeE">prev</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col0 ref" href="#50End" title='End' data-ref="50End">End</a>) : <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col0 ref" href="#50End" title='End' data-ref="50End">End</a>;</td></tr>
<tr><th id="256">256</th><td></td></tr>
<tr><th id="257">257</th><td>  <i>// scheduleRegions walks bottom to top, so its likely we just get next</i></td></tr>
<tr><th id="258">258</th><td><i>  // instruction to track</i></td></tr>
<tr><th id="259">259</th><td>  <em>auto</em> <dfn class="local col3 decl" id="53AfterBottomMI" title='AfterBottomMI' data-type='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;' data-ref="53AfterBottomMI">AfterBottomMI</dfn> = <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_iterator_base_funcs.h.html#_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE" title='std::next' data-ref="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE">next</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col2 ref" href="#52BottomMI" title='BottomMI' data-ref="52BottomMI">BottomMI</a>);</td></tr>
<tr><th id="260">260</th><td>  <b>if</b> (<a class="local col3 ref" href="#53AfterBottomMI" title='AfterBottomMI' data-ref="53AfterBottomMI">AfterBottomMI</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator==' data-ref="_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">==</a> <a class="local col1 ref" href="#51BBEnd" title='BBEnd' data-ref="51BBEnd">BBEnd</a> ||</td></tr>
<tr><th id="261">261</th><td>      &amp;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col3 ref" href="#53AfterBottomMI" title='AfterBottomMI' data-ref="53AfterBottomMI">AfterBottomMI</a> != <a class="member" href="GCNIterativeScheduler.h.html#llvm::GCNIterativeScheduler::UPTracker" title='llvm::GCNIterativeScheduler::UPTracker' data-ref="llvm::GCNIterativeScheduler::UPTracker">UPTracker</a>.<a class="ref" href="GCNRegPressure.h.html#_ZNK4llvm12GCNRPTracker16getLastTrackedMIEv" title='llvm::GCNRPTracker::getLastTrackedMI' data-ref="_ZNK4llvm12GCNRPTracker16getLastTrackedMIEv">getLastTrackedMI</a>()) {</td></tr>
<tr><th id="262">262</th><td>    <a class="member" href="GCNIterativeScheduler.h.html#llvm::GCNIterativeScheduler::UPTracker" title='llvm::GCNIterativeScheduler::UPTracker' data-ref="llvm::GCNIterativeScheduler::UPTracker">UPTracker</a>.<a class="ref" href="GCNRegPressure.h.html#_ZN4llvm18GCNUpwardRPTracker5resetERKNS_12MachineInstrEPKNS_8DenseMapIjNS_11LaneBitmaskENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS5_EEEE" title='llvm::GCNUpwardRPTracker::reset' data-ref="_ZN4llvm18GCNUpwardRPTracker5resetERKNS_12MachineInstrEPKNS_8DenseMapIjNS_11LaneBitmaskENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS5_EEEE">reset</a>(<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col2 ref" href="#52BottomMI" title='BottomMI' data-ref="52BottomMI">BottomMI</a>);</td></tr>
<tr><th id="263">263</th><td>  } <b>else</b> {</td></tr>
<tr><th id="264">264</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (UPTracker.isValid()) ? void (0) : __assert_fail (&quot;UPTracker.isValid()&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/GCNIterativeScheduler.cpp&quot;, 264, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="member" href="GCNIterativeScheduler.h.html#llvm::GCNIterativeScheduler::UPTracker" title='llvm::GCNIterativeScheduler::UPTracker' data-ref="llvm::GCNIterativeScheduler::UPTracker">UPTracker</a>.<a class="ref" href="GCNRegPressure.h.html#_ZNK4llvm18GCNUpwardRPTracker7isValidEv" title='llvm::GCNUpwardRPTracker::isValid' data-ref="_ZNK4llvm18GCNUpwardRPTracker7isValidEv">isValid</a>());</td></tr>
<tr><th id="265">265</th><td>  }</td></tr>
<tr><th id="266">266</th><td></td></tr>
<tr><th id="267">267</th><td>  <b>for</b> (<em>auto</em> <dfn class="local col4 decl" id="54I" title='I' data-type='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;' data-ref="54I">I</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col2 ref" href="#52BottomMI" title='BottomMI' data-ref="52BottomMI">BottomMI</a>; <a class="local col4 ref" href="#54I" title='I' data-ref="54I">I</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col9 ref" href="#49Begin" title='Begin' data-ref="49Begin">Begin</a>; <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratormmEv" title='llvm::MachineInstrBundleIterator::operator--' data-ref="_ZN4llvm26MachineInstrBundleIteratormmEv">--</a><a class="local col4 ref" href="#54I" title='I' data-ref="54I">I</a>)</td></tr>
<tr><th id="268">268</th><td>    <a class="member" href="GCNIterativeScheduler.h.html#llvm::GCNIterativeScheduler::UPTracker" title='llvm::GCNIterativeScheduler::UPTracker' data-ref="llvm::GCNIterativeScheduler::UPTracker">UPTracker</a>.<a class="ref" href="GCNRegPressure.h.html#_ZN4llvm18GCNUpwardRPTracker6recedeERKNS_12MachineInstrE" title='llvm::GCNUpwardRPTracker::recede' data-ref="_ZN4llvm18GCNUpwardRPTracker6recedeERKNS_12MachineInstrE">recede</a>(<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col4 ref" href="#54I" title='I' data-ref="54I">I</a>);</td></tr>
<tr><th id="269">269</th><td></td></tr>
<tr><th id="270">270</th><td>  <a class="member" href="GCNIterativeScheduler.h.html#llvm::GCNIterativeScheduler::UPTracker" title='llvm::GCNIterativeScheduler::UPTracker' data-ref="llvm::GCNIterativeScheduler::UPTracker">UPTracker</a>.<a class="ref" href="GCNRegPressure.h.html#_ZN4llvm18GCNUpwardRPTracker6recedeERKNS_12MachineInstrE" title='llvm::GCNUpwardRPTracker::recede' data-ref="_ZN4llvm18GCNUpwardRPTracker6recedeERKNS_12MachineInstrE">recede</a>(<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col9 ref" href="#49Begin" title='Begin' data-ref="49Begin">Begin</a>);</td></tr>
<tr><th id="271">271</th><td></td></tr>
<tr><th id="272">272</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (UPTracker.isValid() || (dbgs() &lt;&lt; &quot;Tracked region &quot;, printRegion(dbgs(), Begin, End, LIS), false)) ? void (0) : __assert_fail (&quot;UPTracker.isValid() || (dbgs() &lt;&lt; \&quot;Tracked region \&quot;, printRegion(dbgs(), Begin, End, LIS), false)&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/GCNIterativeScheduler.cpp&quot;, 274, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="member" href="GCNIterativeScheduler.h.html#llvm::GCNIterativeScheduler::UPTracker" title='llvm::GCNIterativeScheduler::UPTracker' data-ref="llvm::GCNIterativeScheduler::UPTracker">UPTracker</a>.<a class="ref" href="GCNRegPressure.h.html#_ZNK4llvm18GCNUpwardRPTracker7isValidEv" title='llvm::GCNUpwardRPTracker::isValid' data-ref="_ZNK4llvm18GCNUpwardRPTracker7isValidEv">isValid</a>() ||</td></tr>
<tr><th id="273">273</th><td>         (<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Tracked region "</q>,</td></tr>
<tr><th id="274">274</th><td>          <a class="ref" href="#_ZL11printRegionRN4llvm11raw_ostreamENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEES4_PKNS_13LiveIntervalsEj" title='printRegion' data-ref="_ZL11printRegionRN4llvm11raw_ostreamENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEES4_PKNS_13LiveIntervalsEj">printRegion</a>(<span class='refarg'><a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a></span>(), <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col9 ref" href="#49Begin" title='Begin' data-ref="49Begin">Begin</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col0 ref" href="#50End" title='End' data-ref="50End">End</a>, <a class="member" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMI::LIS" title='llvm::ScheduleDAGMI::LIS' data-ref="llvm::ScheduleDAGMI::LIS">LIS</a>), <b>false</b>));</td></tr>
<tr><th id="275">275</th><td>  <b>return</b> <a class="member" href="GCNIterativeScheduler.h.html#llvm::GCNIterativeScheduler::UPTracker" title='llvm::GCNIterativeScheduler::UPTracker' data-ref="llvm::GCNIterativeScheduler::UPTracker">UPTracker</a>.<a class="ref" href="GCNRegPressure.h.html#_ZN4llvm12GCNRPTracker15moveMaxPressureEv" title='llvm::GCNRPTracker::moveMaxPressure' data-ref="_ZN4llvm12GCNRPTracker15moveMaxPressureEv">moveMaxPressure</a>();</td></tr>
<tr><th id="276">276</th><td>}</td></tr>
<tr><th id="277">277</th><td></td></tr>
<tr><th id="278">278</th><td><i>// returns max pressure for a tentative schedule</i></td></tr>
<tr><th id="279">279</th><td><b>template</b> &lt;<b>typename</b> Range&gt; <a class="type" href="GCNRegPressure.h.html#llvm::GCNRegPressure" title='llvm::GCNRegPressure' data-ref="llvm::GCNRegPressure">GCNRegPressure</a></td></tr>
<tr><th id="280">280</th><td><a class="type" href="GCNIterativeScheduler.h.html#llvm::GCNIterativeScheduler" title='llvm::GCNIterativeScheduler' data-ref="llvm::GCNIterativeScheduler">GCNIterativeScheduler</a>::<dfn class="decl def" id="_ZNK4llvm21GCNIterativeScheduler19getSchedulePressureERKNS0_6RegionEOT_" title='llvm::GCNIterativeScheduler::getSchedulePressure' data-ref="_ZNK4llvm21GCNIterativeScheduler19getSchedulePressureERKNS0_6RegionEOT_">getSchedulePressure</dfn>(<em>const</em> <a class="type" href="GCNIterativeScheduler.h.html#llvm::GCNIterativeScheduler::Region" title='llvm::GCNIterativeScheduler::Region' data-ref="llvm::GCNIterativeScheduler::Region">Region</a> &amp;<dfn class="local col5 decl" id="55R" title='R' data-type='const llvm::GCNIterativeScheduler::Region &amp;' data-ref="55R">R</dfn>,</td></tr>
<tr><th id="281">281</th><td>                                           Range &amp;&amp;<dfn class="local col6 decl" id="56Schedule" title='Schedule' data-type='Range &amp;&amp;' data-ref="56Schedule">Schedule</dfn>) <em>const</em> {</td></tr>
<tr><th id="282">282</th><td>  <em>auto</em> <em>const</em> <dfn class="local col7 decl" id="57BBEnd" title='BBEnd' data-type='const llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;' data-ref="57BBEnd">BBEnd</dfn> = <a class="local col5 ref" href="#55R" title='R' data-ref="55R">R</a>.<a class="ref" href="GCNIterativeScheduler.h.html#llvm::GCNIterativeScheduler::Region::Begin" title='llvm::GCNIterativeScheduler::Region::Begin' data-ref="llvm::GCNIterativeScheduler::Region::Begin">Begin</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv">end</a>();</td></tr>
<tr><th id="283">283</th><td>  <a class="type" href="GCNRegPressure.h.html#llvm::GCNUpwardRPTracker" title='llvm::GCNUpwardRPTracker' data-ref="llvm::GCNUpwardRPTracker">GCNUpwardRPTracker</a> <dfn class="local col8 decl" id="58RPTracker" title='RPTracker' data-type='llvm::GCNUpwardRPTracker' data-ref="58RPTracker">RPTracker</dfn><a class="ref" href="GCNRegPressure.h.html#_ZN4llvm18GCNUpwardRPTrackerC1ERKNS_13LiveIntervalsE" title='llvm::GCNUpwardRPTracker::GCNUpwardRPTracker' data-ref="_ZN4llvm18GCNUpwardRPTrackerC1ERKNS_13LiveIntervalsE">(</a>*<a class="member" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMI::LIS" title='llvm::ScheduleDAGMI::LIS' data-ref="llvm::ScheduleDAGMI::LIS">LIS</a>);</td></tr>
<tr><th id="284">284</th><td>  <b>if</b> (<a class="local col5 ref" href="#55R" title='R' data-ref="55R">R</a>.<a class="ref" href="GCNIterativeScheduler.h.html#llvm::GCNIterativeScheduler::Region::End" title='llvm::GCNIterativeScheduler::Region::End' data-ref="llvm::GCNIterativeScheduler::Region::End">End</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col7 ref" href="#57BBEnd" title='BBEnd' data-ref="57BBEnd">BBEnd</a>) {</td></tr>
<tr><th id="285">285</th><td>    <i>// R.End points to the boundary instruction but the</i></td></tr>
<tr><th id="286">286</th><td><i>    // schedule doesn't include it</i></td></tr>
<tr><th id="287">287</th><td>    <a class="local col8 ref" href="#58RPTracker" title='RPTracker' data-ref="58RPTracker">RPTracker</a>.<a class="ref" href="GCNRegPressure.h.html#_ZN4llvm18GCNUpwardRPTracker5resetERKNS_12MachineInstrEPKNS_8DenseMapIjNS_11LaneBitmaskENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS5_EEEE" title='llvm::GCNUpwardRPTracker::reset' data-ref="_ZN4llvm18GCNUpwardRPTracker5resetERKNS_12MachineInstrEPKNS_8DenseMapIjNS_11LaneBitmaskENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS5_EEEE">reset</a>(<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col5 ref" href="#55R" title='R' data-ref="55R">R</a>.<a class="ref" href="GCNIterativeScheduler.h.html#llvm::GCNIterativeScheduler::Region::End" title='llvm::GCNIterativeScheduler::Region::End' data-ref="llvm::GCNIterativeScheduler::Region::End">End</a>);</td></tr>
<tr><th id="288">288</th><td>    <a class="local col8 ref" href="#58RPTracker" title='RPTracker' data-ref="58RPTracker">RPTracker</a>.<a class="ref" href="GCNRegPressure.h.html#_ZN4llvm18GCNUpwardRPTracker6recedeERKNS_12MachineInstrE" title='llvm::GCNUpwardRPTracker::recede' data-ref="_ZN4llvm18GCNUpwardRPTracker6recedeERKNS_12MachineInstrE">recede</a>(<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col5 ref" href="#55R" title='R' data-ref="55R">R</a>.<a class="ref" href="GCNIterativeScheduler.h.html#llvm::GCNIterativeScheduler::Region::End" title='llvm::GCNIterativeScheduler::Region::End' data-ref="llvm::GCNIterativeScheduler::Region::End">End</a>);</td></tr>
<tr><th id="289">289</th><td>  } <b>else</b> {</td></tr>
<tr><th id="290">290</th><td>    <i>// R.End doesn't point to the boundary instruction</i></td></tr>
<tr><th id="291">291</th><td>    <a class="local col8 ref" href="#58RPTracker" title='RPTracker' data-ref="58RPTracker">RPTracker</a>.<a class="ref" href="GCNRegPressure.h.html#_ZN4llvm18GCNUpwardRPTracker5resetERKNS_12MachineInstrEPKNS_8DenseMapIjNS_11LaneBitmaskENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS5_EEEE" title='llvm::GCNUpwardRPTracker::reset' data-ref="_ZN4llvm18GCNUpwardRPTracker5resetERKNS_12MachineInstrEPKNS_8DenseMapIjNS_11LaneBitmaskENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS5_EEEE">reset</a>(<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_iterator_base_funcs.h.html#_ZSt4prevT_NSt15iterator_traitsIS_E15difference_typeE" title='std::prev' data-ref="_ZSt4prevT_NSt15iterator_traitsIS_E15difference_typeE">prev</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col7 ref" href="#57BBEnd" title='BBEnd' data-ref="57BBEnd">BBEnd</a>));</td></tr>
<tr><th id="292">292</th><td>  }</td></tr>
<tr><th id="293">293</th><td>  <b>for</b> (<em>auto</em> <dfn class="local col9 decl" id="59I" title='I' data-type='auto' data-ref="59I">I</dfn> = <a class="local col6 ref" href="#56Schedule" title='Schedule' data-ref="56Schedule">Schedule</a>.end(), <dfn class="local col0 decl" id="60B" title='B' data-type='auto' data-ref="60B">B</dfn> = <a class="local col6 ref" href="#56Schedule" title='Schedule' data-ref="56Schedule">Schedule</a>.begin(); <a class="local col9 ref" href="#59I" title='I' data-ref="59I">I</a> != <a class="local col0 ref" href="#60B" title='B' data-ref="60B">B</a>;) {</td></tr>
<tr><th id="294">294</th><td>    <a class="local col8 ref" href="#58RPTracker" title='RPTracker' data-ref="58RPTracker">RPTracker</a>.<a class="ref" href="GCNRegPressure.h.html#_ZN4llvm18GCNUpwardRPTracker6recedeERKNS_12MachineInstrE" title='llvm::GCNUpwardRPTracker::recede' data-ref="_ZN4llvm18GCNUpwardRPTracker6recedeERKNS_12MachineInstrE">recede</a>(*getMachineInstr(*--<a class="local col9 ref" href="#59I" title='I' data-ref="59I">I</a>));</td></tr>
<tr><th id="295">295</th><td>  }</td></tr>
<tr><th id="296">296</th><td>  <b>return</b> <a class="local col8 ref" href="#58RPTracker" title='RPTracker' data-ref="58RPTracker">RPTracker</a>.<a class="ref" href="GCNRegPressure.h.html#_ZN4llvm12GCNRPTracker15moveMaxPressureEv" title='llvm::GCNRPTracker::moveMaxPressure' data-ref="_ZN4llvm12GCNRPTracker15moveMaxPressureEv">moveMaxPressure</a>();</td></tr>
<tr><th id="297">297</th><td>}</td></tr>
<tr><th id="298">298</th><td></td></tr>
<tr><th id="299">299</th><td><em>void</em> <a class="type" href="GCNIterativeScheduler.h.html#llvm::GCNIterativeScheduler" title='llvm::GCNIterativeScheduler' data-ref="llvm::GCNIterativeScheduler">GCNIterativeScheduler</a>::<dfn class="virtual decl def" id="_ZN4llvm21GCNIterativeScheduler11enterRegionEPNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEES5_j" title='llvm::GCNIterativeScheduler::enterRegion' data-ref="_ZN4llvm21GCNIterativeScheduler11enterRegionEPNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEES5_j">enterRegion</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col1 decl" id="61BB" title='BB' data-type='llvm::MachineBasicBlock *' data-ref="61BB">BB</dfn>, <i>// overriden</i></td></tr>
<tr><th id="300">300</th><td>                                        <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col2 decl" id="62Begin" title='Begin' data-type='MachineBasicBlock::iterator' data-ref="62Begin">Begin</dfn>,</td></tr>
<tr><th id="301">301</th><td>                                        <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col3 decl" id="63End" title='End' data-type='MachineBasicBlock::iterator' data-ref="63End">End</dfn>,</td></tr>
<tr><th id="302">302</th><td>                                        <em>unsigned</em> <dfn class="local col4 decl" id="64NumRegionInstrs" title='NumRegionInstrs' data-type='unsigned int' data-ref="64NumRegionInstrs">NumRegionInstrs</dfn>) {</td></tr>
<tr><th id="303">303</th><td>  <a class="typedef" href="GCNIterativeScheduler.h.html#llvm::GCNIterativeScheduler::BaseClass" title='llvm::GCNIterativeScheduler::BaseClass' data-type='llvm::ScheduleDAGMILive' data-ref="llvm::GCNIterativeScheduler::BaseClass">BaseClass</a>::<a class="virtual member" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#_ZN4llvm17ScheduleDAGMILive11enterRegionEPNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEES5_j" title='llvm::ScheduleDAGMILive::enterRegion' data-ref="_ZN4llvm17ScheduleDAGMILive11enterRegionEPNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEES5_j">enterRegion</a>(<a class="local col1 ref" href="#61BB" title='BB' data-ref="61BB">BB</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col2 ref" href="#62Begin" title='Begin' data-ref="62Begin">Begin</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col3 ref" href="#63End" title='End' data-ref="63End">End</a>, <a class="local col4 ref" href="#64NumRegionInstrs" title='NumRegionInstrs' data-ref="64NumRegionInstrs">NumRegionInstrs</a>);</td></tr>
<tr><th id="304">304</th><td>  <b>if</b> (<a class="local col4 ref" href="#64NumRegionInstrs" title='NumRegionInstrs' data-ref="64NumRegionInstrs">NumRegionInstrs</a> &gt; <var>2</var>) {</td></tr>
<tr><th id="305">305</th><td>    <a class="member" href="GCNIterativeScheduler.h.html#llvm::GCNIterativeScheduler::Regions" title='llvm::GCNIterativeScheduler::Regions' data-ref="llvm::GCNIterativeScheduler::Regions">Regions</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector9push_backEOT_" title='std::vector::push_back' data-ref="_ZNSt6vector9push_backEOT_">push_back</a>(</td></tr>
<tr><th id="306">306</th><td>      <b>new</b> (<a class="member" href="GCNIterativeScheduler.h.html#llvm::GCNIterativeScheduler::Alloc" title='llvm::GCNIterativeScheduler::Alloc' data-ref="llvm::GCNIterativeScheduler::Alloc">Alloc</a>.<a class="ref" href="../../../include/llvm/Support/Allocator.h.html#_ZN4llvm24SpecificBumpPtrAllocator8AllocateEm" title='llvm::SpecificBumpPtrAllocator::Allocate' data-ref="_ZN4llvm24SpecificBumpPtrAllocator8AllocateEm">Allocate</a>())</td></tr>
<tr><th id="307">307</th><td>      <a class="type" href="GCNIterativeScheduler.h.html#llvm::GCNIterativeScheduler::Region" title='llvm::GCNIterativeScheduler::Region' data-ref="llvm::GCNIterativeScheduler::Region">Region</a> { <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col2 ref" href="#62Begin" title='Begin' data-ref="62Begin">Begin</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col3 ref" href="#63End" title='End' data-ref="63End">End</a>, <a class="local col4 ref" href="#64NumRegionInstrs" title='NumRegionInstrs' data-ref="64NumRegionInstrs">NumRegionInstrs</a>,</td></tr>
<tr><th id="308">308</th><td>               <a class="member" href="#_ZNK4llvm21GCNIterativeScheduler17getRegionPressureENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEES3_" title='llvm::GCNIterativeScheduler::getRegionPressure' data-ref="_ZNK4llvm21GCNIterativeScheduler17getRegionPressureENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEES3_">getRegionPressure</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col2 ref" href="#62Begin" title='Begin' data-ref="62Begin">Begin</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col3 ref" href="#63End" title='End' data-ref="63End">End</a>), <a class="ref fake" href="../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNSt10unique_ptrC1EDn" title='std::unique_ptr::unique_ptr&lt;_Tp, _Dp&gt;' data-ref="_ZNSt10unique_ptrC1EDn"></a><b>nullptr</b> });</td></tr>
<tr><th id="309">309</th><td>  }</td></tr>
<tr><th id="310">310</th><td>}</td></tr>
<tr><th id="311">311</th><td></td></tr>
<tr><th id="312">312</th><td><em>void</em> <a class="type" href="GCNIterativeScheduler.h.html#llvm::GCNIterativeScheduler" title='llvm::GCNIterativeScheduler' data-ref="llvm::GCNIterativeScheduler">GCNIterativeScheduler</a>::<dfn class="virtual decl def" id="_ZN4llvm21GCNIterativeScheduler8scheduleEv" title='llvm::GCNIterativeScheduler::schedule' data-ref="_ZN4llvm21GCNIterativeScheduler8scheduleEv">schedule</dfn>() { <i>// overriden</i></td></tr>
<tr><th id="313">313</th><td>  <i>// do nothing</i></td></tr>
<tr><th id="314">314</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;machine-scheduler&quot;)) { printLivenessInfo(dbgs(), RegionBegin, RegionEnd, LIS); if (!Regions.empty() &amp;&amp; Regions.back()-&gt;Begin == RegionBegin) { dbgs() &lt;&lt; &quot;Max RP: &quot;; Regions.back()-&gt;MaxPressure.print( dbgs(), &amp;MF.getSubtarget&lt;GCNSubtarget&gt;()); } dbgs() &lt;&lt; &apos;\n&apos;;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="#_ZL17printLivenessInfoRN4llvm11raw_ostreamENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEES4_PKNS_13LiveIntervalsE" title='printLivenessInfo' data-ref="_ZL17printLivenessInfoRN4llvm11raw_ostreamENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEES4_PKNS_13LiveIntervalsE">printLivenessInfo</a>(<span class='refarg'><a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a></span>(), <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="member" href="../../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs::RegionBegin" title='llvm::ScheduleDAGInstrs::RegionBegin' data-ref="llvm::ScheduleDAGInstrs::RegionBegin">RegionBegin</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="member" href="../../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs::RegionEnd" title='llvm::ScheduleDAGInstrs::RegionEnd' data-ref="llvm::ScheduleDAGInstrs::RegionEnd">RegionEnd</a>, <a class="member" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMI::LIS" title='llvm::ScheduleDAGMI::LIS' data-ref="llvm::ScheduleDAGMI::LIS">LIS</a>);</td></tr>
<tr><th id="315">315</th><td>             <b>if</b> (!<a class="member" href="GCNIterativeScheduler.h.html#llvm::GCNIterativeScheduler::Regions" title='llvm::GCNIterativeScheduler::Regions' data-ref="llvm::GCNIterativeScheduler::Regions">Regions</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector5emptyEv" title='std::vector::empty' data-ref="_ZNKSt6vector5emptyEv">empty</a>() &amp;&amp; <a class="member" href="GCNIterativeScheduler.h.html#llvm::GCNIterativeScheduler::Regions" title='llvm::GCNIterativeScheduler::Regions' data-ref="llvm::GCNIterativeScheduler::Regions">Regions</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector4backEv" title='std::vector::back' data-ref="_ZNSt6vector4backEv">back</a>()-&gt;<a class="ref" href="GCNIterativeScheduler.h.html#llvm::GCNIterativeScheduler::Region::Begin" title='llvm::GCNIterativeScheduler::Region::Begin' data-ref="llvm::GCNIterativeScheduler::Region::Begin">Begin</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator==' data-ref="_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">==</a> <a class="member" href="../../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs::RegionBegin" title='llvm::ScheduleDAGInstrs::RegionBegin' data-ref="llvm::ScheduleDAGInstrs::RegionBegin">RegionBegin</a>) {</td></tr>
<tr><th id="316">316</th><td>               <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Max RP: "</q>;</td></tr>
<tr><th id="317">317</th><td>               <a class="member" href="GCNIterativeScheduler.h.html#llvm::GCNIterativeScheduler::Regions" title='llvm::GCNIterativeScheduler::Regions' data-ref="llvm::GCNIterativeScheduler::Regions">Regions</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector4backEv" title='std::vector::back' data-ref="_ZNSt6vector4backEv">back</a>()-&gt;<a class="ref" href="GCNIterativeScheduler.h.html#llvm::GCNIterativeScheduler::Region::MaxPressure" title='llvm::GCNIterativeScheduler::Region::MaxPressure' data-ref="llvm::GCNIterativeScheduler::Region::MaxPressure">MaxPressure</a>.<a class="ref" href="GCNRegPressure.h.html#_ZNK4llvm14GCNRegPressure5printERNS_11raw_ostreamEPKNS_12GCNSubtargetE" title='llvm::GCNRegPressure::print' data-ref="_ZNK4llvm14GCNRegPressure5printERNS_11raw_ostreamEPKNS_12GCNSubtargetE">print</a>(</td></tr>
<tr><th id="318">318</th><td>                   <span class='refarg'><a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a></span>(), &amp;<a class="member" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::MF" title='llvm::ScheduleDAG::MF' data-ref="llvm::ScheduleDAG::MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="AMDGPUSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget">GCNSubtarget</a>&gt;());</td></tr>
<tr><th id="319">319</th><td>             } <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>()</td></tr>
<tr><th id="320">320</th><td>             <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\n'</kbd>;);</td></tr>
<tr><th id="321">321</th><td>}</td></tr>
<tr><th id="322">322</th><td></td></tr>
<tr><th id="323">323</th><td><em>void</em> <a class="type" href="GCNIterativeScheduler.h.html#llvm::GCNIterativeScheduler" title='llvm::GCNIterativeScheduler' data-ref="llvm::GCNIterativeScheduler">GCNIterativeScheduler</a>::<dfn class="virtual decl def" id="_ZN4llvm21GCNIterativeScheduler16finalizeScheduleEv" title='llvm::GCNIterativeScheduler::finalizeSchedule' data-ref="_ZN4llvm21GCNIterativeScheduler16finalizeScheduleEv">finalizeSchedule</dfn>() { <i>// overriden</i></td></tr>
<tr><th id="324">324</th><td>  <b>if</b> (<a class="member" href="GCNIterativeScheduler.h.html#llvm::GCNIterativeScheduler::Regions" title='llvm::GCNIterativeScheduler::Regions' data-ref="llvm::GCNIterativeScheduler::Regions">Regions</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector5emptyEv" title='std::vector::empty' data-ref="_ZNKSt6vector5emptyEv">empty</a>())</td></tr>
<tr><th id="325">325</th><td>    <b>return</b>;</td></tr>
<tr><th id="326">326</th><td>  <b>switch</b> (<a class="member" href="GCNIterativeScheduler.h.html#llvm::GCNIterativeScheduler::Strategy" title='llvm::GCNIterativeScheduler::Strategy' data-ref="llvm::GCNIterativeScheduler::Strategy">Strategy</a>) {</td></tr>
<tr><th id="327">327</th><td>  <b>case</b> <a class="enum" href="GCNIterativeScheduler.h.html#llvm::GCNIterativeScheduler::StrategyKind::SCHEDULE_MINREGONLY" title='llvm::GCNIterativeScheduler::StrategyKind::SCHEDULE_MINREGONLY' data-ref="llvm::GCNIterativeScheduler::StrategyKind::SCHEDULE_MINREGONLY">SCHEDULE_MINREGONLY</a>: <a class="member" href="#_ZN4llvm21GCNIterativeScheduler14scheduleMinRegEb" title='llvm::GCNIterativeScheduler::scheduleMinReg' data-ref="_ZN4llvm21GCNIterativeScheduler14scheduleMinRegEb">scheduleMinReg</a>(); <b>break</b>;</td></tr>
<tr><th id="328">328</th><td>  <b>case</b> <a class="enum" href="GCNIterativeScheduler.h.html#llvm::GCNIterativeScheduler::StrategyKind::SCHEDULE_MINREGFORCED" title='llvm::GCNIterativeScheduler::StrategyKind::SCHEDULE_MINREGFORCED' data-ref="llvm::GCNIterativeScheduler::StrategyKind::SCHEDULE_MINREGFORCED">SCHEDULE_MINREGFORCED</a>: <a class="member" href="#_ZN4llvm21GCNIterativeScheduler14scheduleMinRegEb" title='llvm::GCNIterativeScheduler::scheduleMinReg' data-ref="_ZN4llvm21GCNIterativeScheduler14scheduleMinRegEb">scheduleMinReg</a>(<b>true</b>); <b>break</b>;</td></tr>
<tr><th id="329">329</th><td>  <b>case</b> <a class="enum" href="GCNIterativeScheduler.h.html#llvm::GCNIterativeScheduler::StrategyKind::SCHEDULE_LEGACYMAXOCCUPANCY" title='llvm::GCNIterativeScheduler::StrategyKind::SCHEDULE_LEGACYMAXOCCUPANCY' data-ref="llvm::GCNIterativeScheduler::StrategyKind::SCHEDULE_LEGACYMAXOCCUPANCY">SCHEDULE_LEGACYMAXOCCUPANCY</a>: <a class="member" href="#_ZN4llvm21GCNIterativeScheduler26scheduleLegacyMaxOccupancyEb" title='llvm::GCNIterativeScheduler::scheduleLegacyMaxOccupancy' data-ref="_ZN4llvm21GCNIterativeScheduler26scheduleLegacyMaxOccupancyEb">scheduleLegacyMaxOccupancy</a>(); <b>break</b>;</td></tr>
<tr><th id="330">330</th><td>  <b>case</b> <a class="enum" href="GCNIterativeScheduler.h.html#llvm::GCNIterativeScheduler::StrategyKind::SCHEDULE_ILP" title='llvm::GCNIterativeScheduler::StrategyKind::SCHEDULE_ILP' data-ref="llvm::GCNIterativeScheduler::StrategyKind::SCHEDULE_ILP">SCHEDULE_ILP</a>: <a class="member" href="#_ZN4llvm21GCNIterativeScheduler11scheduleILPEb" title='llvm::GCNIterativeScheduler::scheduleILP' data-ref="_ZN4llvm21GCNIterativeScheduler11scheduleILPEb">scheduleILP</a>(<b>false</b>); <b>break</b>;</td></tr>
<tr><th id="331">331</th><td>  }</td></tr>
<tr><th id="332">332</th><td>}</td></tr>
<tr><th id="333">333</th><td></td></tr>
<tr><th id="334">334</th><td><i>// Detach schedule from SUnits and interleave it with debug values.</i></td></tr>
<tr><th id="335">335</th><td><i>// Returned schedule becomes independent of DAG state.</i></td></tr>
<tr><th id="336">336</th><td><span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a>*&gt;</td></tr>
<tr><th id="337">337</th><td><a class="type" href="GCNIterativeScheduler.h.html#llvm::GCNIterativeScheduler" title='llvm::GCNIterativeScheduler' data-ref="llvm::GCNIterativeScheduler">GCNIterativeScheduler</a>::<dfn class="decl def" id="_ZNK4llvm21GCNIterativeScheduler14detachScheduleENS_8ArrayRefIPKNS_5SUnitEEE" title='llvm::GCNIterativeScheduler::detachSchedule' data-ref="_ZNK4llvm21GCNIterativeScheduler14detachScheduleENS_8ArrayRefIPKNS_5SUnitEEE">detachSchedule</dfn>(<a class="typedef" href="GCNIterativeScheduler.h.html#llvm::GCNIterativeScheduler::ScheduleRef" title='llvm::GCNIterativeScheduler::ScheduleRef' data-type='ArrayRef&lt;const llvm::SUnit *&gt;' data-ref="llvm::GCNIterativeScheduler::ScheduleRef">ScheduleRef</a> <dfn class="local col5 decl" id="65Schedule" title='Schedule' data-type='ScheduleRef' data-ref="65Schedule">Schedule</dfn>) <em>const</em> {</td></tr>
<tr><th id="338">338</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a>*&gt; <a class="ref fake" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorC1Ev" title='std::vector::vector&lt;_Tp, _Alloc&gt;' data-ref="_ZNSt6vectorC1Ev"></a><dfn class="local col6 decl" id="66Res" title='Res' data-type='std::vector&lt;MachineInstr *&gt;' data-ref="66Res">Res</dfn>;</td></tr>
<tr><th id="339">339</th><td>  <a class="local col6 ref" href="#66Res" title='Res' data-ref="66Res">Res</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector7reserveEm" title='std::vector::reserve' data-ref="_ZNSt6vector7reserveEm">reserve</a>(<a class="local col5 ref" href="#65Schedule" title='Schedule' data-ref="65Schedule">Schedule</a>.<a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef4sizeEv" title='llvm::ArrayRef::size' data-ref="_ZNK4llvm8ArrayRef4sizeEv">size</a>() * <var>2</var>);</td></tr>
<tr><th id="340">340</th><td></td></tr>
<tr><th id="341">341</th><td>  <b>if</b> (<a class="member" href="../../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs::FirstDbgValue" title='llvm::ScheduleDAGInstrs::FirstDbgValue' data-ref="llvm::ScheduleDAGInstrs::FirstDbgValue">FirstDbgValue</a>)</td></tr>
<tr><th id="342">342</th><td>    <a class="local col6 ref" href="#66Res" title='Res' data-ref="66Res">Res</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector9push_backERKT_" title='std::vector::push_back' data-ref="_ZNSt6vector9push_backERKT_">push_back</a>(<a class="member" href="../../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs::FirstDbgValue" title='llvm::ScheduleDAGInstrs::FirstDbgValue' data-ref="llvm::ScheduleDAGInstrs::FirstDbgValue">FirstDbgValue</a>);</td></tr>
<tr><th id="343">343</th><td></td></tr>
<tr><th id="344">344</th><td>  <em>const</em> <em>auto</em> <dfn class="local col7 decl" id="67DbgB" title='DbgB' data-type='const __gnu_cxx::__normal_iterator&lt;const std::pair&lt;llvm::MachineInstr *, llvm::MachineInstr *&gt; *, std::vector&lt;std::pair&lt;llvm::MachineInstr *, llvm::MachineInstr *&gt;, std::allocator&lt;std::pair&lt;llvm::MachineInstr *, llvm::MachineInstr *&gt; &gt; &gt; &gt;' data-ref="67DbgB">DbgB</dfn> = <a class="member" href="../../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs::DbgValues" title='llvm::ScheduleDAGInstrs::DbgValues' data-ref="llvm::ScheduleDAGInstrs::DbgValues">DbgValues</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector5beginEv" title='std::vector::begin' data-ref="_ZNKSt6vector5beginEv">begin</a>(), <dfn class="local col8 decl" id="68DbgE" title='DbgE' data-type='const __gnu_cxx::__normal_iterator&lt;const std::pair&lt;llvm::MachineInstr *, llvm::MachineInstr *&gt; *, std::vector&lt;std::pair&lt;llvm::MachineInstr *, llvm::MachineInstr *&gt;, std::allocator&lt;std::pair&lt;llvm::MachineInstr *, llvm::MachineInstr *&gt; &gt; &gt; &gt;' data-ref="68DbgE">DbgE</dfn> = <a class="member" href="../../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs::DbgValues" title='llvm::ScheduleDAGInstrs::DbgValues' data-ref="llvm::ScheduleDAGInstrs::DbgValues">DbgValues</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector3endEv" title='std::vector::end' data-ref="_ZNKSt6vector3endEv">end</a>();</td></tr>
<tr><th id="345">345</th><td>  <b>for</b> (<em>auto</em> <dfn class="local col9 decl" id="69SU" title='SU' data-type='const llvm::SUnit *' data-ref="69SU">SU</dfn> : <a class="local col5 ref" href="#65Schedule" title='Schedule' data-ref="65Schedule">Schedule</a>) {</td></tr>
<tr><th id="346">346</th><td>    <a class="local col6 ref" href="#66Res" title='Res' data-ref="66Res">Res</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector9push_backEOT_" title='std::vector::push_back' data-ref="_ZNSt6vector9push_backEOT_">push_back</a>(<a class="local col9 ref" href="#69SU" title='SU' data-ref="69SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit8getInstrEv" title='llvm::SUnit::getInstr' data-ref="_ZNK4llvm5SUnit8getInstrEv">getInstr</a>());</td></tr>
<tr><th id="347">347</th><td>    <em>const</em> <em>auto</em> &amp;<dfn class="local col0 decl" id="70D" title='D' data-type='const __gnu_cxx::__normal_iterator&lt;const std::pair&lt;llvm::MachineInstr *, llvm::MachineInstr *&gt; *, std::vector&lt;std::pair&lt;llvm::MachineInstr *, llvm::MachineInstr *&gt;, std::allocator&lt;std::pair&lt;llvm::MachineInstr *, llvm::MachineInstr *&gt; &gt; &gt; &gt; &amp;' data-ref="70D">D</dfn> = <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_algo.h.html#_ZSt7find_ifT_S_T0_" title='std::find_if' data-ref="_ZSt7find_ifT_S_T0_">find_if</a>(<a class="ref fake" href="../../../../../include/c++/7/bits/stl_iterator.h.html#763" title='__gnu_cxx::__normal_iterator&lt;const std::pair&lt;llvm::MachineInstr *, llvm::MachineInstr *&gt; *, std::vector&lt;std::pair&lt;llvm::MachineInstr *, llvm::MachineInstr *&gt;, std::allocator&lt;std::pair&lt;llvm::MachineInstr *, llvm::MachineInstr *&gt; &gt; &gt; &gt;::__normal_iterator' data-ref="__gnu_cxx::__normal_iterator{conststd::pair{llvm::MachineInstr*,llvm::MachineInstr*}*,std::vector{std::pair{llvm::MachineInstr*,llvm::MachineInstr*},s7462128"></a><a class="local col7 ref" href="#67DbgB" title='DbgB' data-ref="67DbgB">DbgB</a>, <a class="ref fake" href="../../../../../include/c++/7/bits/stl_iterator.h.html#763" title='__gnu_cxx::__normal_iterator&lt;const std::pair&lt;llvm::MachineInstr *, llvm::MachineInstr *&gt; *, std::vector&lt;std::pair&lt;llvm::MachineInstr *, llvm::MachineInstr *&gt;, std::allocator&lt;std::pair&lt;llvm::MachineInstr *, llvm::MachineInstr *&gt; &gt; &gt; &gt;::__normal_iterator' data-ref="__gnu_cxx::__normal_iterator{conststd::pair{llvm::MachineInstr*,llvm::MachineInstr*}*,std::vector{std::pair{llvm::MachineInstr*,llvm::MachineInstr*},s7462128"></a><a class="local col8 ref" href="#68DbgE" title='DbgE' data-ref="68DbgE">DbgE</a>, [SU](<b>decltype</b>(<a class="ref" href="../../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator*" title='__gnu_cxx::__normal_iterator::operator*' data-ref="__gnu_cxx::__normal_iterator::operator*">*</a><a class="local col7 ref" href="#67DbgB" title='DbgB' data-ref="67DbgB">DbgB</a>) &amp;<dfn class="local col1 decl" id="71P" title='P' data-type='decltype(* DbgB) &amp;' data-ref="71P">P</dfn>) {</td></tr>
<tr><th id="348">348</th><td>      <b>return</b> <a class="local col1 ref" href="#71P" title='P' data-ref="71P">P</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;llvm::MachineInstr *, llvm::MachineInstr *&gt;::second' data-ref="std::pair::second">second</a> == <a class="local col9 ref" href="#69SU" title='SU' data-ref="69SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit8getInstrEv" title='llvm::SUnit::getInstr' data-ref="_ZNK4llvm5SUnit8getInstrEv">getInstr</a>();</td></tr>
<tr><th id="349">349</th><td>    });</td></tr>
<tr><th id="350">350</th><td>    <b>if</b> (<a class="local col0 ref" href="#70D" title='D' data-ref="70D">D</a> <a class="ref" href="../../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::operator!=" title='__gnu_cxx::operator!=' data-ref="__gnu_cxx::operator!=">!=</a> <a class="local col8 ref" href="#68DbgE" title='DbgE' data-ref="68DbgE">DbgE</a>)</td></tr>
<tr><th id="351">351</th><td>      <a class="local col6 ref" href="#66Res" title='Res' data-ref="66Res">Res</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector9push_backERKT_" title='std::vector::push_back' data-ref="_ZNSt6vector9push_backERKT_">push_back</a>(<a class="local col0 ref" href="#70D" title='D' data-ref="70D">D</a><a class="ref" href="../../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator-}" title='__gnu_cxx::__normal_iterator::operator-&gt;' data-ref="__gnu_cxx::__normal_iterator::operator-}">-&gt;</a><a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;llvm::MachineInstr *, llvm::MachineInstr *&gt;::first' data-ref="std::pair::first">first</a>);</td></tr>
<tr><th id="352">352</th><td>  }</td></tr>
<tr><th id="353">353</th><td>  <b>return</b> <a class="local col6 ref" href="#66Res" title='Res' data-ref="66Res">Res</a>;</td></tr>
<tr><th id="354">354</th><td>}</td></tr>
<tr><th id="355">355</th><td></td></tr>
<tr><th id="356">356</th><td><em>void</em> <a class="type" href="GCNIterativeScheduler.h.html#llvm::GCNIterativeScheduler" title='llvm::GCNIterativeScheduler' data-ref="llvm::GCNIterativeScheduler">GCNIterativeScheduler</a>::<dfn class="decl def" id="_ZN4llvm21GCNIterativeScheduler15setBestScheduleERNS0_6RegionENS_8ArrayRefIPKNS_5SUnitEEERKNS_14GCNRegPressureE" title='llvm::GCNIterativeScheduler::setBestSchedule' data-ref="_ZN4llvm21GCNIterativeScheduler15setBestScheduleERNS0_6RegionENS_8ArrayRefIPKNS_5SUnitEEERKNS_14GCNRegPressureE">setBestSchedule</dfn>(<a class="type" href="GCNIterativeScheduler.h.html#llvm::GCNIterativeScheduler::Region" title='llvm::GCNIterativeScheduler::Region' data-ref="llvm::GCNIterativeScheduler::Region">Region</a> &amp;<dfn class="local col2 decl" id="72R" title='R' data-type='llvm::GCNIterativeScheduler::Region &amp;' data-ref="72R">R</dfn>,</td></tr>
<tr><th id="357">357</th><td>                                            <a class="typedef" href="GCNIterativeScheduler.h.html#llvm::GCNIterativeScheduler::ScheduleRef" title='llvm::GCNIterativeScheduler::ScheduleRef' data-type='ArrayRef&lt;const llvm::SUnit *&gt;' data-ref="llvm::GCNIterativeScheduler::ScheduleRef">ScheduleRef</a> <dfn class="local col3 decl" id="73Schedule" title='Schedule' data-type='ScheduleRef' data-ref="73Schedule">Schedule</dfn>,</td></tr>
<tr><th id="358">358</th><td>                                            <em>const</em> <a class="type" href="GCNRegPressure.h.html#llvm::GCNRegPressure" title='llvm::GCNRegPressure' data-ref="llvm::GCNRegPressure">GCNRegPressure</a> &amp;<dfn class="local col4 decl" id="74MaxRP" title='MaxRP' data-type='const llvm::GCNRegPressure &amp;' data-ref="74MaxRP">MaxRP</dfn>) {</td></tr>
<tr><th id="359">359</th><td>  <a class="local col2 ref" href="#72R" title='R' data-ref="72R">R</a>.<a class="ref" href="GCNIterativeScheduler.h.html#llvm::GCNIterativeScheduler::Region::BestSchedule" title='llvm::GCNIterativeScheduler::Region::BestSchedule' data-ref="llvm::GCNIterativeScheduler::Region::BestSchedule">BestSchedule</a>.<a class="ref" href="../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNSt10unique_ptr5resetENSt15__uniq_ptr_implIT_T0_E7pointerE" title='std::unique_ptr::reset' data-ref="_ZNSt10unique_ptr5resetENSt15__uniq_ptr_implIT_T0_E7pointerE">reset</a>(</td></tr>
<tr><th id="360">360</th><td>    <b>new</b> <a class="type" href="GCNIterativeScheduler.h.html#llvm::GCNIterativeScheduler::TentativeSchedule" title='llvm::GCNIterativeScheduler::TentativeSchedule' data-ref="llvm::GCNIterativeScheduler::TentativeSchedule">TentativeSchedule</a>{ <a class="member" href="#_ZNK4llvm21GCNIterativeScheduler14detachScheduleENS_8ArrayRefIPKNS_5SUnitEEE" title='llvm::GCNIterativeScheduler::detachSchedule' data-ref="_ZNK4llvm21GCNIterativeScheduler14detachScheduleENS_8ArrayRefIPKNS_5SUnitEEE">detachSchedule</a>(<a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#41" title='llvm::ArrayRef&lt;const llvm::SUnit *&gt;::ArrayRef' data-ref="_ZN4llvm8ArrayRefIPKNS_5SUnitEEC1ERKS4_"></a><a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#41" title='llvm::ArrayRef&lt;const llvm::SUnit *&gt;::ArrayRef' data-ref="_ZN4llvm8ArrayRefIPKNS_5SUnitEEC1ERKS4_"></a><a class="local col3 ref" href="#73Schedule" title='Schedule' data-ref="73Schedule">Schedule</a>), <a class="ref fake" href="GCNRegPressure.h.html#28" title='llvm::GCNRegPressure::GCNRegPressure' data-ref="_ZN4llvm14GCNRegPressureC1ERKS0_"></a><a class="local col4 ref" href="#74MaxRP" title='MaxRP' data-ref="74MaxRP">MaxRP</a> });</td></tr>
<tr><th id="361">361</th><td>}</td></tr>
<tr><th id="362">362</th><td></td></tr>
<tr><th id="363">363</th><td><em>void</em> <a class="type" href="GCNIterativeScheduler.h.html#llvm::GCNIterativeScheduler" title='llvm::GCNIterativeScheduler' data-ref="llvm::GCNIterativeScheduler">GCNIterativeScheduler</a>::<dfn class="decl def" id="_ZN4llvm21GCNIterativeScheduler12scheduleBestERNS0_6RegionE" title='llvm::GCNIterativeScheduler::scheduleBest' data-ref="_ZN4llvm21GCNIterativeScheduler12scheduleBestERNS0_6RegionE">scheduleBest</dfn>(<a class="type" href="GCNIterativeScheduler.h.html#llvm::GCNIterativeScheduler::Region" title='llvm::GCNIterativeScheduler::Region' data-ref="llvm::GCNIterativeScheduler::Region">Region</a> &amp;<dfn class="local col5 decl" id="75R" title='R' data-type='llvm::GCNIterativeScheduler::Region &amp;' data-ref="75R">R</dfn>) {</td></tr>
<tr><th id="364">364</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (R.BestSchedule.get() &amp;&amp; &quot;No schedule specified&quot;) ? void (0) : __assert_fail (&quot;R.BestSchedule.get() &amp;&amp; \&quot;No schedule specified\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/GCNIterativeScheduler.cpp&quot;, 364, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col5 ref" href="#75R" title='R' data-ref="75R">R</a>.<a class="ref" href="GCNIterativeScheduler.h.html#llvm::GCNIterativeScheduler::Region::BestSchedule" title='llvm::GCNIterativeScheduler::Region::BestSchedule' data-ref="llvm::GCNIterativeScheduler::Region::BestSchedule">BestSchedule</a>.<a class="ref" href="../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptr3getEv" title='std::unique_ptr::get' data-ref="_ZNKSt10unique_ptr3getEv">get</a>() &amp;&amp; <q>"No schedule specified"</q>);</td></tr>
<tr><th id="365">365</th><td>  <a class="member" href="GCNIterativeScheduler.h.html#_ZN4llvm21GCNIterativeScheduler14scheduleRegionERNS0_6RegionEOT_RKNS_14GCNRegPressureE" title='llvm::GCNIterativeScheduler::scheduleRegion' data-ref="_ZN4llvm21GCNIterativeScheduler14scheduleRegionERNS0_6RegionEOT_RKNS_14GCNRegPressureE">scheduleRegion</a>(<span class='refarg'><a class="local col5 ref" href="#75R" title='R' data-ref="75R">R</a></span>, <span class='refarg'><a class="local col5 ref" href="#75R" title='R' data-ref="75R">R</a>.<a class="ref" href="GCNIterativeScheduler.h.html#llvm::GCNIterativeScheduler::Region::BestSchedule" title='llvm::GCNIterativeScheduler::Region::BestSchedule' data-ref="llvm::GCNIterativeScheduler::Region::BestSchedule">BestSchedule</a><a class="ref" href="../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrptEv" title='std::unique_ptr::operator-&gt;' data-ref="_ZNKSt10unique_ptrptEv">-&gt;</a><a class="ref" href="GCNIterativeScheduler.h.html#llvm::GCNIterativeScheduler::TentativeSchedule::Schedule" title='llvm::GCNIterativeScheduler::TentativeSchedule::Schedule' data-ref="llvm::GCNIterativeScheduler::TentativeSchedule::Schedule">Schedule</a></span>, <a class="local col5 ref" href="#75R" title='R' data-ref="75R">R</a>.<a class="ref" href="GCNIterativeScheduler.h.html#llvm::GCNIterativeScheduler::Region::BestSchedule" title='llvm::GCNIterativeScheduler::Region::BestSchedule' data-ref="llvm::GCNIterativeScheduler::Region::BestSchedule">BestSchedule</a><a class="ref" href="../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrptEv" title='std::unique_ptr::operator-&gt;' data-ref="_ZNKSt10unique_ptrptEv">-&gt;</a><a class="ref" href="GCNIterativeScheduler.h.html#llvm::GCNIterativeScheduler::TentativeSchedule::MaxPressure" title='llvm::GCNIterativeScheduler::TentativeSchedule::MaxPressure' data-ref="llvm::GCNIterativeScheduler::TentativeSchedule::MaxPressure">MaxPressure</a>);</td></tr>
<tr><th id="366">366</th><td>  <a class="local col5 ref" href="#75R" title='R' data-ref="75R">R</a>.<a class="ref" href="GCNIterativeScheduler.h.html#llvm::GCNIterativeScheduler::Region::BestSchedule" title='llvm::GCNIterativeScheduler::Region::BestSchedule' data-ref="llvm::GCNIterativeScheduler::Region::BestSchedule">BestSchedule</a>.<a class="ref" href="../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNSt10unique_ptr5resetENSt15__uniq_ptr_implIT_T0_E7pointerE" title='std::unique_ptr::reset' data-ref="_ZNSt10unique_ptr5resetENSt15__uniq_ptr_implIT_T0_E7pointerE">reset</a>();</td></tr>
<tr><th id="367">367</th><td>}</td></tr>
<tr><th id="368">368</th><td></td></tr>
<tr><th id="369">369</th><td><i>// minimal required region scheduler, works for ranges of SUnits*,</i></td></tr>
<tr><th id="370">370</th><td><i>// SUnits or MachineIntrs*</i></td></tr>
<tr><th id="371">371</th><td><b>template</b> &lt;<b>typename</b> Range&gt;</td></tr>
<tr><th id="372">372</th><td><em>void</em> <a class="type" href="GCNIterativeScheduler.h.html#llvm::GCNIterativeScheduler" title='llvm::GCNIterativeScheduler' data-ref="llvm::GCNIterativeScheduler">GCNIterativeScheduler</a>::<dfn class="decl def" id="_ZN4llvm21GCNIterativeScheduler14scheduleRegionERNS0_6RegionEOT_RKNS_14GCNRegPressureE" title='llvm::GCNIterativeScheduler::scheduleRegion' data-ref="_ZN4llvm21GCNIterativeScheduler14scheduleRegionERNS0_6RegionEOT_RKNS_14GCNRegPressureE">scheduleRegion</dfn>(<a class="type" href="GCNIterativeScheduler.h.html#llvm::GCNIterativeScheduler::Region" title='llvm::GCNIterativeScheduler::Region' data-ref="llvm::GCNIterativeScheduler::Region">Region</a> &amp;<dfn class="local col6 decl" id="76R" title='R' data-type='llvm::GCNIterativeScheduler::Region &amp;' data-ref="76R">R</dfn>, Range &amp;&amp;<dfn class="local col7 decl" id="77Schedule" title='Schedule' data-type='Range &amp;&amp;' data-ref="77Schedule">Schedule</dfn>,</td></tr>
<tr><th id="373">373</th><td>                                           <em>const</em> <a class="type" href="GCNRegPressure.h.html#llvm::GCNRegPressure" title='llvm::GCNRegPressure' data-ref="llvm::GCNRegPressure">GCNRegPressure</a> &amp;<dfn class="local col8 decl" id="78MaxRP" title='MaxRP' data-type='const llvm::GCNRegPressure &amp;' data-ref="78MaxRP">MaxRP</dfn>) {</td></tr>
<tr><th id="374">374</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (RegionBegin == R.Begin &amp;&amp; RegionEnd == R.End) ? void (0) : __assert_fail (&quot;RegionBegin == R.Begin &amp;&amp; RegionEnd == R.End&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/GCNIterativeScheduler.cpp&quot;, 374, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="member" href="../../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs::RegionBegin" title='llvm::ScheduleDAGInstrs::RegionBegin' data-ref="llvm::ScheduleDAGInstrs::RegionBegin">RegionBegin</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator==' data-ref="_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">==</a> <a class="local col6 ref" href="#76R" title='R' data-ref="76R">R</a>.<a class="ref" href="GCNIterativeScheduler.h.html#llvm::GCNIterativeScheduler::Region::Begin" title='llvm::GCNIterativeScheduler::Region::Begin' data-ref="llvm::GCNIterativeScheduler::Region::Begin">Begin</a> &amp;&amp; <a class="member" href="../../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs::RegionEnd" title='llvm::ScheduleDAGInstrs::RegionEnd' data-ref="llvm::ScheduleDAGInstrs::RegionEnd">RegionEnd</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator==' data-ref="_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">==</a> <a class="local col6 ref" href="#76R" title='R' data-ref="76R">R</a>.<a class="ref" href="GCNIterativeScheduler.h.html#llvm::GCNIterativeScheduler::Region::End" title='llvm::GCNIterativeScheduler::Region::End' data-ref="llvm::GCNIterativeScheduler::Region::End">End</a>);</td></tr>
<tr><th id="375">375</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (LIS != nullptr) ? void (0) : __assert_fail (&quot;LIS != nullptr&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/GCNIterativeScheduler.cpp&quot;, 375, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="member" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMI::LIS" title='llvm::ScheduleDAGMI::LIS' data-ref="llvm::ScheduleDAGMI::LIS">LIS</a> != <b>nullptr</b>);</td></tr>
<tr><th id="376">376</th><td><u>#<span data-ppcond="376">ifndef</span> <span class="macro" data-ref="_M/NDEBUG">NDEBUG</span></u></td></tr>
<tr><th id="377">377</th><td>  <em>const</em> <em>auto</em> <dfn class="local col9 decl" id="79SchedMaxRP" title='SchedMaxRP' data-type='const auto' data-ref="79SchedMaxRP">SchedMaxRP</dfn> = getSchedulePressure(<a class="local col6 ref" href="#76R" title='R' data-ref="76R">R</a>, <a class="local col7 ref" href="#77Schedule" title='Schedule' data-ref="77Schedule">Schedule</a>);</td></tr>
<tr><th id="378">378</th><td><u>#<span data-ppcond="376">endif</span></u></td></tr>
<tr><th id="379">379</th><td>  <em>auto</em> <dfn class="local col0 decl" id="80BB" title='BB' data-type='llvm::MachineBasicBlock *' data-ref="80BB">BB</dfn> = <a class="local col6 ref" href="#76R" title='R' data-ref="76R">R</a>.<a class="ref" href="GCNIterativeScheduler.h.html#llvm::GCNIterativeScheduler::Region::Begin" title='llvm::GCNIterativeScheduler::Region::Begin' data-ref="llvm::GCNIterativeScheduler::Region::Begin">Begin</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="380">380</th><td>  <em>auto</em> <dfn class="local col1 decl" id="81Top" title='Top' data-type='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;' data-ref="81Top">Top</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col6 ref" href="#76R" title='R' data-ref="76R">R</a>.<a class="ref" href="GCNIterativeScheduler.h.html#llvm::GCNIterativeScheduler::Region::Begin" title='llvm::GCNIterativeScheduler::Region::Begin' data-ref="llvm::GCNIterativeScheduler::Region::Begin">Begin</a>;</td></tr>
<tr><th id="381">381</th><td>  <b>for</b> (<em>const</em> <em>auto</em> &amp;<dfn class="local col2 decl" id="82I" title='I' data-type='const auto &amp;' data-ref="82I">I</dfn> : <a class="local col7 ref" href="#77Schedule" title='Schedule' data-ref="77Schedule">Schedule</a>) {</td></tr>
<tr><th id="382">382</th><td>    <em>auto</em> <dfn class="local col3 decl" id="83MI" title='MI' data-type='auto' data-ref="83MI">MI</dfn> = getMachineInstr(<a class="local col2 ref" href="#82I" title='I' data-ref="82I">I</a>);</td></tr>
<tr><th id="383">383</th><td>    <b>if</b> (<a class="local col3 ref" href="#83MI" title='MI' data-ref="83MI">MI</a> != &amp;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col1 ref" href="#81Top" title='Top' data-ref="81Top">Top</a>) {</td></tr>
<tr><th id="384">384</th><td>      <a class="local col0 ref" href="#80BB" title='BB' data-ref="80BB">BB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock6removeEPNS_12MachineInstrE" title='llvm::MachineBasicBlock::remove' data-ref="_ZN4llvm17MachineBasicBlock6removeEPNS_12MachineInstrE">remove</a>(<a class="local col3 ref" href="#83MI" title='MI' data-ref="83MI">MI</a>);</td></tr>
<tr><th id="385">385</th><td>      <a class="local col0 ref" href="#80BB" title='BB' data-ref="80BB">BB</a>-&gt;insert(<a class="local col1 ref" href="#81Top" title='Top' data-ref="81Top">Top</a>, <a class="local col3 ref" href="#83MI" title='MI' data-ref="83MI">MI</a>);</td></tr>
<tr><th id="386">386</th><td>      <b>if</b> (!<a class="local col3 ref" href="#83MI" title='MI' data-ref="83MI">MI</a>-&gt;isDebugInstr())</td></tr>
<tr><th id="387">387</th><td>        <a class="member" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMI::LIS" title='llvm::ScheduleDAGMI::LIS' data-ref="llvm::ScheduleDAGMI::LIS">LIS</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#_ZN4llvm13LiveIntervals10handleMoveERNS_12MachineInstrEb" title='llvm::LiveIntervals::handleMove' data-ref="_ZN4llvm13LiveIntervals10handleMoveERNS_12MachineInstrEb">handleMove</a>(<span class='refarg'>*<a class="local col3 ref" href="#83MI" title='MI' data-ref="83MI">MI</a></span>, <b>true</b>);</td></tr>
<tr><th id="388">388</th><td>    }</td></tr>
<tr><th id="389">389</th><td>    <b>if</b> (!<a class="local col3 ref" href="#83MI" title='MI' data-ref="83MI">MI</a>-&gt;isDebugInstr()) {</td></tr>
<tr><th id="390">390</th><td>      <i>// Reset read - undef flags and update them later.</i></td></tr>
<tr><th id="391">391</th><td>      <b>for</b> (<em>auto</em> &amp;<dfn class="local col4 decl" id="84Op" title='Op' data-type='auto &amp;' data-ref="84Op">Op</dfn> : <a class="local col3 ref" href="#83MI" title='MI' data-ref="83MI">MI</a>-&gt;operands())</td></tr>
<tr><th id="392">392</th><td>        <b>if</b> (<a class="local col4 ref" href="#84Op" title='Op' data-ref="84Op">Op</a>.isReg() &amp;&amp; <a class="local col4 ref" href="#84Op" title='Op' data-ref="84Op">Op</a>.isDef())</td></tr>
<tr><th id="393">393</th><td>          <a class="local col4 ref" href="#84Op" title='Op' data-ref="84Op">Op</a>.setIsUndef(<b>false</b>);</td></tr>
<tr><th id="394">394</th><td></td></tr>
<tr><th id="395">395</th><td>      <a class="type" href="../../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegisterOperands" title='llvm::RegisterOperands' data-ref="llvm::RegisterOperands">RegisterOperands</a> <a class="ref fake" href="../../../include/llvm/CodeGen/RegisterPressure.h.html#165" title='llvm::RegisterOperands::RegisterOperands' data-ref="_ZN4llvm16RegisterOperandsC1Ev"></a><dfn class="local col5 decl" id="85RegOpers" title='RegOpers' data-type='llvm::RegisterOperands' data-ref="85RegOpers">RegOpers</dfn>;</td></tr>
<tr><th id="396">396</th><td>      <a class="local col5 ref" href="#85RegOpers" title='RegOpers' data-ref="85RegOpers">RegOpers</a>.<a class="ref" href="../../../include/llvm/CodeGen/RegisterPressure.h.html#_ZN4llvm16RegisterOperands7collectERKNS_12MachineInstrERKNS_18TargetRegisterInfoERKNS_19MachineRegisterInfoEbb" title='llvm::RegisterOperands::collect' data-ref="_ZN4llvm16RegisterOperands7collectERKNS_12MachineInstrERKNS_18TargetRegisterInfoERKNS_19MachineRegisterInfoEbb">collect</a>(*<a class="local col3 ref" href="#83MI" title='MI' data-ref="83MI">MI</a>, *<a class="member" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::TRI" title='llvm::ScheduleDAG::TRI' data-ref="llvm::ScheduleDAG::TRI">TRI</a>, <a class="member" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::MRI" title='llvm::ScheduleDAG::MRI' data-ref="llvm::ScheduleDAG::MRI">MRI</a>, <i>/*ShouldTrackLaneMasks*/</i><b>true</b>,</td></tr>
<tr><th id="397">397</th><td>                                       <i>/*IgnoreDead*/</i><b>false</b>);</td></tr>
<tr><th id="398">398</th><td>      <i>// Adjust liveness and add missing dead+read-undef flags.</i></td></tr>
<tr><th id="399">399</th><td>      <em>auto</em> <dfn class="local col6 decl" id="86SlotIdx" title='SlotIdx' data-type='auto' data-ref="86SlotIdx">SlotIdx</dfn> = <a class="member" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMI::LIS" title='llvm::ScheduleDAGMI::LIS' data-ref="llvm::ScheduleDAGMI::LIS">LIS</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#_ZNK4llvm13LiveIntervals19getInstructionIndexERKNS_12MachineInstrE" title='llvm::LiveIntervals::getInstructionIndex' data-ref="_ZNK4llvm13LiveIntervals19getInstructionIndexERKNS_12MachineInstrE">getInstructionIndex</a>(*<a class="local col3 ref" href="#83MI" title='MI' data-ref="83MI">MI</a>).getRegSlot();</td></tr>
<tr><th id="400">400</th><td>      <a class="local col5 ref" href="#85RegOpers" title='RegOpers' data-ref="85RegOpers">RegOpers</a>.<a class="ref" href="../../../include/llvm/CodeGen/RegisterPressure.h.html#_ZN4llvm16RegisterOperands18adjustLaneLivenessERKNS_13LiveIntervalsERKNS_19MachineRegisterInfoENS_9SlotIndexEPNS_12MachineInstrE" title='llvm::RegisterOperands::adjustLaneLiveness' data-ref="_ZN4llvm16RegisterOperands18adjustLaneLivenessERKNS_13LiveIntervalsERKNS_19MachineRegisterInfoENS_9SlotIndexEPNS_12MachineInstrE">adjustLaneLiveness</a>(*<a class="member" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMI::LIS" title='llvm::ScheduleDAGMI::LIS' data-ref="llvm::ScheduleDAGMI::LIS">LIS</a>, <a class="member" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::MRI" title='llvm::ScheduleDAG::MRI' data-ref="llvm::ScheduleDAG::MRI">MRI</a>, <a class="local col6 ref" href="#86SlotIdx" title='SlotIdx' data-ref="86SlotIdx">SlotIdx</a>, <a class="local col3 ref" href="#83MI" title='MI' data-ref="83MI">MI</a>);</td></tr>
<tr><th id="401">401</th><td>    }</td></tr>
<tr><th id="402">402</th><td>    <a class="local col1 ref" href="#81Top" title='Top' data-ref="81Top">Top</a> = <span class="namespace">std::</span>next(<a class="local col3 ref" href="#83MI" title='MI' data-ref="83MI">MI</a>-&gt;getIterator());</td></tr>
<tr><th id="403">403</th><td>  }</td></tr>
<tr><th id="404">404</th><td>  <a class="member" href="../../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs::RegionBegin" title='llvm::ScheduleDAGInstrs::RegionBegin' data-ref="llvm::ScheduleDAGInstrs::RegionBegin">RegionBegin</a> = getMachineInstr(<a class="local col7 ref" href="#77Schedule" title='Schedule' data-ref="77Schedule">Schedule</a>.front());</td></tr>
<tr><th id="405">405</th><td></td></tr>
<tr><th id="406">406</th><td>  <i>// Schedule consisting of MachineInstr* is considered 'detached'</i></td></tr>
<tr><th id="407">407</th><td><i>  // and already interleaved with debug values</i></td></tr>
<tr><th id="408">408</th><td>  <b>if</b> (!<span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/type_traits.html#std::is_same" title='std::is_same' data-ref="std::is_same">is_same</a>&lt;<b>decltype</b>(*<a class="local col7 ref" href="#77Schedule" title='Schedule' data-ref="77Schedule">Schedule</a>.begin()), <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a>*&gt;::value) {</td></tr>
<tr><th id="409">409</th><td>    <a class="member" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#_ZN4llvm13ScheduleDAGMI16placeDebugValuesEv" title='llvm::ScheduleDAGMI::placeDebugValues' data-ref="_ZN4llvm13ScheduleDAGMI16placeDebugValuesEv">placeDebugValues</a>();</td></tr>
<tr><th id="410">410</th><td>    <i>// Unfortunatelly placeDebugValues incorrectly modifies RegionEnd, restore</i></td></tr>
<tr><th id="411">411</th><td><i>    //assert(R.End == RegionEnd);</i></td></tr>
<tr><th id="412">412</th><td>    <a class="member" href="../../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs::RegionEnd" title='llvm::ScheduleDAGInstrs::RegionEnd' data-ref="llvm::ScheduleDAGInstrs::RegionEnd">RegionEnd</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSERKS2_">=</a> <a class="local col6 ref" href="#76R" title='R' data-ref="76R">R</a>.<a class="ref" href="GCNIterativeScheduler.h.html#llvm::GCNIterativeScheduler::Region::End" title='llvm::GCNIterativeScheduler::Region::End' data-ref="llvm::GCNIterativeScheduler::Region::End">End</a>;</td></tr>
<tr><th id="413">413</th><td>  }</td></tr>
<tr><th id="414">414</th><td></td></tr>
<tr><th id="415">415</th><td>  <a class="local col6 ref" href="#76R" title='R' data-ref="76R">R</a>.<a class="ref" href="GCNIterativeScheduler.h.html#llvm::GCNIterativeScheduler::Region::Begin" title='llvm::GCNIterativeScheduler::Region::Begin' data-ref="llvm::GCNIterativeScheduler::Region::Begin">Begin</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSERKS2_">=</a> <a class="member" href="../../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs::RegionBegin" title='llvm::ScheduleDAGInstrs::RegionBegin' data-ref="llvm::ScheduleDAGInstrs::RegionBegin">RegionBegin</a>;</td></tr>
<tr><th id="416">416</th><td>  <a class="local col6 ref" href="#76R" title='R' data-ref="76R">R</a>.<a class="ref" href="GCNIterativeScheduler.h.html#llvm::GCNIterativeScheduler::Region::MaxPressure" title='llvm::GCNIterativeScheduler::Region::MaxPressure' data-ref="llvm::GCNIterativeScheduler::Region::MaxPressure">MaxPressure</a> <a class="ref" href="GCNRegPressure.h.html#28" title='llvm::GCNRegPressure::operator=' data-ref="_ZN4llvm14GCNRegPressureaSERKS0_">=</a> <a class="local col8 ref" href="#78MaxRP" title='MaxRP' data-ref="78MaxRP">MaxRP</a>;</td></tr>
<tr><th id="417">417</th><td></td></tr>
<tr><th id="418">418</th><td><u>#<span data-ppcond="418">ifndef</span> <span class="macro" data-ref="_M/NDEBUG">NDEBUG</span></u></td></tr>
<tr><th id="419">419</th><td>  <em>const</em> <em>auto</em> <dfn class="local col7 decl" id="87RegionMaxRP" title='RegionMaxRP' data-type='const llvm::GCNRegPressure' data-ref="87RegionMaxRP">RegionMaxRP</dfn> = <a class="member" href="GCNIterativeScheduler.h.html#_ZNK4llvm21GCNIterativeScheduler17getRegionPressureERKNS0_6RegionE" title='llvm::GCNIterativeScheduler::getRegionPressure' data-ref="_ZNK4llvm21GCNIterativeScheduler17getRegionPressureERKNS0_6RegionE">getRegionPressure</a>(<a class="local col6 ref" href="#76R" title='R' data-ref="76R">R</a>);</td></tr>
<tr><th id="420">420</th><td>  <em>const</em> <em>auto</em> &amp;<dfn class="local col8 decl" id="88ST" title='ST' data-type='const llvm::GCNSubtarget &amp;' data-ref="88ST">ST</dfn> = <a class="member" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::MF" title='llvm::ScheduleDAG::MF' data-ref="llvm::ScheduleDAG::MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="AMDGPUSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget">GCNSubtarget</a>&gt;();</td></tr>
<tr><th id="421">421</th><td><u>#<span data-ppcond="418">endif</span></u></td></tr>
<tr><th id="422">422</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; ((SchedMaxRP == RegionMaxRP &amp;&amp; (MaxRP.empty() || SchedMaxRP == MaxRP)) || (dbgs() &lt;&lt; &quot;Max RP mismatch!!!\n&quot; &quot;RP for schedule (calculated): &quot;, SchedMaxRP.print(dbgs(), &amp;ST), dbgs() &lt;&lt; &quot;RP for schedule (reported): &quot;, MaxRP.print(dbgs(), &amp;ST), dbgs() &lt;&lt; &quot;RP after scheduling: &quot;, RegionMaxRP.print(dbgs(), &amp;ST), false)) ? void (0) : __assert_fail (&quot;(SchedMaxRP == RegionMaxRP &amp;&amp; (MaxRP.empty() || SchedMaxRP == MaxRP)) || (dbgs() &lt;&lt; \&quot;Max RP mismatch!!!\\n\&quot; \&quot;RP for schedule (calculated): \&quot;, SchedMaxRP.print(dbgs(), &amp;ST), dbgs() &lt;&lt; \&quot;RP for schedule (reported): \&quot;, MaxRP.print(dbgs(), &amp;ST), dbgs() &lt;&lt; \&quot;RP after scheduling: \&quot;, RegionMaxRP.print(dbgs(), &amp;ST), false)&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/GCNIterativeScheduler.cpp&quot;, 430, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>((<a class="local col9 ref" href="#79SchedMaxRP" title='SchedMaxRP' data-ref="79SchedMaxRP">SchedMaxRP</a> == <a class="local col7 ref" href="#87RegionMaxRP" title='RegionMaxRP' data-ref="87RegionMaxRP">RegionMaxRP</a> &amp;&amp; (<a class="local col8 ref" href="#78MaxRP" title='MaxRP' data-ref="78MaxRP">MaxRP</a>.<a class="ref" href="GCNRegPressure.h.html#_ZNK4llvm14GCNRegPressure5emptyEv" title='llvm::GCNRegPressure::empty' data-ref="_ZNK4llvm14GCNRegPressure5emptyEv">empty</a>() || <a class="local col9 ref" href="#79SchedMaxRP" title='SchedMaxRP' data-ref="79SchedMaxRP">SchedMaxRP</a> == <a class="local col8 ref" href="#78MaxRP" title='MaxRP' data-ref="78MaxRP">MaxRP</a>))</td></tr>
<tr><th id="423">423</th><td>  || (<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Max RP mismatch!!!\n"</q></td></tr>
<tr><th id="424">424</th><td>                <q>"RP for schedule (calculated): "</q>,</td></tr>
<tr><th id="425">425</th><td>      <a class="local col9 ref" href="#79SchedMaxRP" title='SchedMaxRP' data-ref="79SchedMaxRP">SchedMaxRP</a>.print(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>(), &amp;<a class="local col8 ref" href="#88ST" title='ST' data-ref="88ST">ST</a>),</td></tr>
<tr><th id="426">426</th><td>      <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"RP for schedule (reported): "</q>,</td></tr>
<tr><th id="427">427</th><td>      <a class="local col8 ref" href="#78MaxRP" title='MaxRP' data-ref="78MaxRP">MaxRP</a>.<a class="ref" href="GCNRegPressure.h.html#_ZNK4llvm14GCNRegPressure5printERNS_11raw_ostreamEPKNS_12GCNSubtargetE" title='llvm::GCNRegPressure::print' data-ref="_ZNK4llvm14GCNRegPressure5printERNS_11raw_ostreamEPKNS_12GCNSubtargetE">print</a>(<span class='refarg'><a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a></span>(), &amp;<a class="local col8 ref" href="#88ST" title='ST' data-ref="88ST">ST</a>),</td></tr>
<tr><th id="428">428</th><td>      <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"RP after scheduling: "</q>,</td></tr>
<tr><th id="429">429</th><td>      <a class="local col7 ref" href="#87RegionMaxRP" title='RegionMaxRP' data-ref="87RegionMaxRP">RegionMaxRP</a>.<a class="ref" href="GCNRegPressure.h.html#_ZNK4llvm14GCNRegPressure5printERNS_11raw_ostreamEPKNS_12GCNSubtargetE" title='llvm::GCNRegPressure::print' data-ref="_ZNK4llvm14GCNRegPressure5printERNS_11raw_ostreamEPKNS_12GCNSubtargetE">print</a>(<span class='refarg'><a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a></span>(), &amp;<a class="local col8 ref" href="#88ST" title='ST' data-ref="88ST">ST</a>),</td></tr>
<tr><th id="430">430</th><td>      <b>false</b>));</td></tr>
<tr><th id="431">431</th><td>}</td></tr>
<tr><th id="432">432</th><td></td></tr>
<tr><th id="433">433</th><td><i>// Sort recorded regions by pressure - highest at the front</i></td></tr>
<tr><th id="434">434</th><td><em>void</em> <a class="type" href="GCNIterativeScheduler.h.html#llvm::GCNIterativeScheduler" title='llvm::GCNIterativeScheduler' data-ref="llvm::GCNIterativeScheduler">GCNIterativeScheduler</a>::<dfn class="decl def" id="_ZN4llvm21GCNIterativeScheduler21sortRegionsByPressureEj" title='llvm::GCNIterativeScheduler::sortRegionsByPressure' data-ref="_ZN4llvm21GCNIterativeScheduler21sortRegionsByPressureEj">sortRegionsByPressure</dfn>(<em>unsigned</em> <dfn class="local col9 decl" id="89TargetOcc" title='TargetOcc' data-type='unsigned int' data-ref="89TargetOcc">TargetOcc</dfn>) {</td></tr>
<tr><th id="435">435</th><td>  <em>const</em> <em>auto</em> &amp;<dfn class="local col0 decl" id="90ST" title='ST' data-type='const llvm::GCNSubtarget &amp;' data-ref="90ST">ST</dfn> = <a class="member" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::MF" title='llvm::ScheduleDAG::MF' data-ref="llvm::ScheduleDAG::MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="AMDGPUSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget">GCNSubtarget</a>&gt;();</td></tr>
<tr><th id="436">436</th><td>  <span class="namespace">llvm::</span><a class="ref" href="../../../include/llvm/ADT/STLExtras.h.html#_ZN4llvm4sortEOT_T0_" title='llvm::sort' data-ref="_ZN4llvm4sortEOT_T0_">sort</a>(<span class='refarg'><a class="member" href="GCNIterativeScheduler.h.html#llvm::GCNIterativeScheduler::Regions" title='llvm::GCNIterativeScheduler::Regions' data-ref="llvm::GCNIterativeScheduler::Regions">Regions</a></span>, [&amp;ST, TargetOcc](<em>const</em> <a class="type" href="GCNIterativeScheduler.h.html#llvm::GCNIterativeScheduler::Region" title='llvm::GCNIterativeScheduler::Region' data-ref="llvm::GCNIterativeScheduler::Region">Region</a> *<dfn class="local col1 decl" id="91R1" title='R1' data-type='const llvm::GCNIterativeScheduler::Region *' data-ref="91R1">R1</dfn>, <em>const</em> <a class="type" href="GCNIterativeScheduler.h.html#llvm::GCNIterativeScheduler::Region" title='llvm::GCNIterativeScheduler::Region' data-ref="llvm::GCNIterativeScheduler::Region">Region</a> *<dfn class="local col2 decl" id="92R2" title='R2' data-type='const llvm::GCNIterativeScheduler::Region *' data-ref="92R2">R2</dfn>) {</td></tr>
<tr><th id="437">437</th><td>    <b>return</b> <a class="local col2 ref" href="#92R2" title='R2' data-ref="92R2">R2</a>-&gt;<a class="ref" href="GCNIterativeScheduler.h.html#llvm::GCNIterativeScheduler::Region::MaxPressure" title='llvm::GCNIterativeScheduler::Region::MaxPressure' data-ref="llvm::GCNIterativeScheduler::Region::MaxPressure">MaxPressure</a>.<a class="ref" href="GCNRegPressure.h.html#_ZNK4llvm14GCNRegPressure4lessERKNS_12GCNSubtargetERKS0_j" title='llvm::GCNRegPressure::less' data-ref="_ZNK4llvm14GCNRegPressure4lessERKNS_12GCNSubtargetERKS0_j">less</a>(<a class="local col0 ref" href="#90ST" title='ST' data-ref="90ST">ST</a>, <a class="local col1 ref" href="#91R1" title='R1' data-ref="91R1">R1</a>-&gt;<a class="ref" href="GCNIterativeScheduler.h.html#llvm::GCNIterativeScheduler::Region::MaxPressure" title='llvm::GCNIterativeScheduler::Region::MaxPressure' data-ref="llvm::GCNIterativeScheduler::Region::MaxPressure">MaxPressure</a>, <a class="local col9 ref" href="#89TargetOcc" title='TargetOcc' data-ref="89TargetOcc">TargetOcc</a>);</td></tr>
<tr><th id="438">438</th><td>  });</td></tr>
<tr><th id="439">439</th><td>}</td></tr>
<tr><th id="440">440</th><td></td></tr>
<tr><th id="441">441</th><td><i>///////////////////////////////////////////////////////////////////////////////</i></td></tr>
<tr><th id="442">442</th><td><i>// Legacy MaxOccupancy Strategy</i></td></tr>
<tr><th id="443">443</th><td><i></i></td></tr>
<tr><th id="444">444</th><td><i>// Tries to increase occupancy applying minreg scheduler for a sequence of</i></td></tr>
<tr><th id="445">445</th><td><i>// most demanding regions. Obtained schedules are saved as BestSchedule for a</i></td></tr>
<tr><th id="446">446</th><td><i>// region.</i></td></tr>
<tr><th id="447">447</th><td><i>// TargetOcc is the best achievable occupancy for a kernel.</i></td></tr>
<tr><th id="448">448</th><td><i>// Returns better occupancy on success or current occupancy on fail.</i></td></tr>
<tr><th id="449">449</th><td><i>// BestSchedules aren't deleted on fail.</i></td></tr>
<tr><th id="450">450</th><td><em>unsigned</em> <a class="type" href="GCNIterativeScheduler.h.html#llvm::GCNIterativeScheduler" title='llvm::GCNIterativeScheduler' data-ref="llvm::GCNIterativeScheduler">GCNIterativeScheduler</a>::<dfn class="decl def" id="_ZN4llvm21GCNIterativeScheduler20tryMaximizeOccupancyEj" title='llvm::GCNIterativeScheduler::tryMaximizeOccupancy' data-ref="_ZN4llvm21GCNIterativeScheduler20tryMaximizeOccupancyEj">tryMaximizeOccupancy</dfn>(<em>unsigned</em> <dfn class="local col3 decl" id="93TargetOcc" title='TargetOcc' data-type='unsigned int' data-ref="93TargetOcc">TargetOcc</dfn>) {</td></tr>
<tr><th id="451">451</th><td>  <i>// TODO: assert Regions are sorted descending by pressure</i></td></tr>
<tr><th id="452">452</th><td>  <em>const</em> <em>auto</em> &amp;<dfn class="local col4 decl" id="94ST" title='ST' data-type='const llvm::GCNSubtarget &amp;' data-ref="94ST">ST</dfn> = <a class="member" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::MF" title='llvm::ScheduleDAG::MF' data-ref="llvm::ScheduleDAG::MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="AMDGPUSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget">GCNSubtarget</a>&gt;();</td></tr>
<tr><th id="453">453</th><td>  <em>const</em> <em>auto</em> <dfn class="local col5 decl" id="95Occ" title='Occ' data-type='const unsigned int' data-ref="95Occ">Occ</dfn> = <a class="member" href="GCNIterativeScheduler.h.html#llvm::GCNIterativeScheduler::Regions" title='llvm::GCNIterativeScheduler::Regions' data-ref="llvm::GCNIterativeScheduler::Regions">Regions</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector5frontEv" title='std::vector::front' data-ref="_ZNSt6vector5frontEv">front</a>()-&gt;<a class="ref" href="GCNIterativeScheduler.h.html#llvm::GCNIterativeScheduler::Region::MaxPressure" title='llvm::GCNIterativeScheduler::Region::MaxPressure' data-ref="llvm::GCNIterativeScheduler::Region::MaxPressure">MaxPressure</a>.<a class="ref" href="GCNRegPressure.h.html#_ZNK4llvm14GCNRegPressure12getOccupancyERKNS_12GCNSubtargetE" title='llvm::GCNRegPressure::getOccupancy' data-ref="_ZNK4llvm14GCNRegPressure12getOccupancyERKNS_12GCNSubtargetE">getOccupancy</a>(<a class="local col4 ref" href="#94ST" title='ST' data-ref="94ST">ST</a>);</td></tr>
<tr><th id="454">454</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;machine-scheduler&quot;)) { dbgs() &lt;&lt; &quot;Trying to improve occupancy, target = &quot; &lt;&lt; TargetOcc &lt;&lt; &quot;, current = &quot; &lt;&lt; Occ &lt;&lt; &apos;\n&apos;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Trying to improve occupancy, target = "</q> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col3 ref" href="#93TargetOcc" title='TargetOcc' data-ref="93TargetOcc">TargetOcc</a></td></tr>
<tr><th id="455">455</th><td>                    <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>", current = "</q> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col5 ref" href="#95Occ" title='Occ' data-ref="95Occ">Occ</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\n'</kbd>);</td></tr>
<tr><th id="456">456</th><td></td></tr>
<tr><th id="457">457</th><td>  <em>auto</em> <dfn class="local col6 decl" id="96NewOcc" title='NewOcc' data-type='unsigned int' data-ref="96NewOcc">NewOcc</dfn> = <a class="local col3 ref" href="#93TargetOcc" title='TargetOcc' data-ref="93TargetOcc">TargetOcc</a>;</td></tr>
<tr><th id="458">458</th><td>  <b>for</b> (<em>auto</em> <dfn class="local col7 decl" id="97R" title='R' data-type='llvm::GCNIterativeScheduler::Region *' data-ref="97R">R</dfn> : <a class="member" href="GCNIterativeScheduler.h.html#llvm::GCNIterativeScheduler::Regions" title='llvm::GCNIterativeScheduler::Regions' data-ref="llvm::GCNIterativeScheduler::Regions">Regions</a>) {</td></tr>
<tr><th id="459">459</th><td>    <b>if</b> (<a class="local col7 ref" href="#97R" title='R' data-ref="97R">R</a>-&gt;<a class="ref" href="GCNIterativeScheduler.h.html#llvm::GCNIterativeScheduler::Region::MaxPressure" title='llvm::GCNIterativeScheduler::Region::MaxPressure' data-ref="llvm::GCNIterativeScheduler::Region::MaxPressure">MaxPressure</a>.<a class="ref" href="GCNRegPressure.h.html#_ZNK4llvm14GCNRegPressure12getOccupancyERKNS_12GCNSubtargetE" title='llvm::GCNRegPressure::getOccupancy' data-ref="_ZNK4llvm14GCNRegPressure12getOccupancyERKNS_12GCNSubtargetE">getOccupancy</a>(<a class="local col4 ref" href="#94ST" title='ST' data-ref="94ST">ST</a>) &gt;= <a class="local col6 ref" href="#96NewOcc" title='NewOcc' data-ref="96NewOcc">NewOcc</a>)</td></tr>
<tr><th id="460">460</th><td>      <b>break</b>;</td></tr>
<tr><th id="461">461</th><td></td></tr>
<tr><th id="462">462</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;machine-scheduler&quot;)) { printRegion(dbgs(), R-&gt;Begin, R-&gt;End, LIS, 3); printLivenessInfo(dbgs(), R-&gt;Begin, R-&gt;End, LIS); } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="#_ZL11printRegionRN4llvm11raw_ostreamENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEES4_PKNS_13LiveIntervalsEj" title='printRegion' data-ref="_ZL11printRegionRN4llvm11raw_ostreamENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEES4_PKNS_13LiveIntervalsEj">printRegion</a>(<span class='refarg'><a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a></span>(), <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col7 ref" href="#97R" title='R' data-ref="97R">R</a>-&gt;<a class="ref" href="GCNIterativeScheduler.h.html#llvm::GCNIterativeScheduler::Region::Begin" title='llvm::GCNIterativeScheduler::Region::Begin' data-ref="llvm::GCNIterativeScheduler::Region::Begin">Begin</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col7 ref" href="#97R" title='R' data-ref="97R">R</a>-&gt;<a class="ref" href="GCNIterativeScheduler.h.html#llvm::GCNIterativeScheduler::Region::End" title='llvm::GCNIterativeScheduler::Region::End' data-ref="llvm::GCNIterativeScheduler::Region::End">End</a>, <a class="member" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMI::LIS" title='llvm::ScheduleDAGMI::LIS' data-ref="llvm::ScheduleDAGMI::LIS">LIS</a>, <var>3</var>);</td></tr>
<tr><th id="463">463</th><td>               <a class="ref" href="#_ZL17printLivenessInfoRN4llvm11raw_ostreamENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEES4_PKNS_13LiveIntervalsE" title='printLivenessInfo' data-ref="_ZL17printLivenessInfoRN4llvm11raw_ostreamENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEES4_PKNS_13LiveIntervalsE">printLivenessInfo</a>(<span class='refarg'><a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a></span>(), <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col7 ref" href="#97R" title='R' data-ref="97R">R</a>-&gt;<a class="ref" href="GCNIterativeScheduler.h.html#llvm::GCNIterativeScheduler::Region::Begin" title='llvm::GCNIterativeScheduler::Region::Begin' data-ref="llvm::GCNIterativeScheduler::Region::Begin">Begin</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col7 ref" href="#97R" title='R' data-ref="97R">R</a>-&gt;<a class="ref" href="GCNIterativeScheduler.h.html#llvm::GCNIterativeScheduler::Region::End" title='llvm::GCNIterativeScheduler::Region::End' data-ref="llvm::GCNIterativeScheduler::Region::End">End</a>, <a class="member" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMI::LIS" title='llvm::ScheduleDAGMI::LIS' data-ref="llvm::ScheduleDAGMI::LIS">LIS</a>));</td></tr>
<tr><th id="464">464</th><td></td></tr>
<tr><th id="465">465</th><td>    <a class="type" href="#llvm::GCNIterativeScheduler::BuildDAG" title='llvm::GCNIterativeScheduler::BuildDAG' data-ref="llvm::GCNIterativeScheduler::BuildDAG">BuildDAG</a> <dfn class="local col8 decl" id="98DAG" title='DAG' data-type='llvm::GCNIterativeScheduler::BuildDAG' data-ref="98DAG">DAG</dfn><a class="ref" href="#_ZN4llvm21GCNIterativeScheduler8BuildDAGC1ERKNS0_6RegionERS0_" title='llvm::GCNIterativeScheduler::BuildDAG::BuildDAG' data-ref="_ZN4llvm21GCNIterativeScheduler8BuildDAGC1ERKNS0_6RegionERS0_">(</a>*<a class="local col7 ref" href="#97R" title='R' data-ref="97R">R</a>, *<b>this</b>);</td></tr>
<tr><th id="466">466</th><td>    <em>const</em> <em>auto</em> <dfn class="local col9 decl" id="99MinSchedule" title='MinSchedule' data-type='const std::vector&lt;const llvm::SUnit *, std::allocator&lt;const llvm::SUnit *&gt; &gt;' data-ref="99MinSchedule">MinSchedule</dfn> = <a class="ref" href="#_ZN4llvm18makeMinRegScheduleENS_8ArrayRefIPKNS_5SUnitEEERKNS_11ScheduleDAGE" title='llvm::makeMinRegSchedule' data-ref="_ZN4llvm18makeMinRegScheduleENS_8ArrayRefIPKNS_5SUnitEEERKNS_11ScheduleDAGE">makeMinRegSchedule</a>(<a class="local col8 ref" href="#98DAG" title='DAG' data-ref="98DAG">DAG</a>.<a class="ref" href="#_ZNK4llvm21GCNIterativeScheduler8BuildDAG11getTopRootsEv" title='llvm::GCNIterativeScheduler::BuildDAG::getTopRoots' data-ref="_ZNK4llvm21GCNIterativeScheduler8BuildDAG11getTopRootsEv">getTopRoots</a>(), *<b>this</b>);</td></tr>
<tr><th id="467">467</th><td>    <em>const</em> <em>auto</em> <dfn class="local col0 decl" id="100MaxRP" title='MaxRP' data-type='const llvm::GCNRegPressure' data-ref="100MaxRP">MaxRP</dfn> = <a class="member" href="#_ZNK4llvm21GCNIterativeScheduler19getSchedulePressureERKNS0_6RegionEOT_" title='llvm::GCNIterativeScheduler::getSchedulePressure' data-ref="_ZNK4llvm21GCNIterativeScheduler19getSchedulePressureERKNS0_6RegionEOT_">getSchedulePressure</a>(*<a class="local col7 ref" href="#97R" title='R' data-ref="97R">R</a>, <a class="local col9 ref" href="#99MinSchedule" title='MinSchedule' data-ref="99MinSchedule">MinSchedule</a>);</td></tr>
<tr><th id="468">468</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;machine-scheduler&quot;)) { dbgs() &lt;&lt; &quot;Occupancy improvement attempt:\n&quot;; printSchedRP(dbgs(), R-&gt;MaxPressure, MaxRP); } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Occupancy improvement attempt:\n"</q>;</td></tr>
<tr><th id="469">469</th><td>               <a class="member" href="#_ZNK4llvm21GCNIterativeScheduler12printSchedRPERNS_11raw_ostreamERKNS_14GCNRegPressureES5_" title='llvm::GCNIterativeScheduler::printSchedRP' data-ref="_ZNK4llvm21GCNIterativeScheduler12printSchedRPERNS_11raw_ostreamERKNS_14GCNRegPressureES5_">printSchedRP</a>(<span class='refarg'><a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a></span>(), <a class="local col7 ref" href="#97R" title='R' data-ref="97R">R</a>-&gt;<a class="ref" href="GCNIterativeScheduler.h.html#llvm::GCNIterativeScheduler::Region::MaxPressure" title='llvm::GCNIterativeScheduler::Region::MaxPressure' data-ref="llvm::GCNIterativeScheduler::Region::MaxPressure">MaxPressure</a>, <a class="local col0 ref" href="#100MaxRP" title='MaxRP' data-ref="100MaxRP">MaxRP</a>));</td></tr>
<tr><th id="470">470</th><td></td></tr>
<tr><th id="471">471</th><td>    <a class="local col6 ref" href="#96NewOcc" title='NewOcc' data-ref="96NewOcc">NewOcc</a> = <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/algorithmfwd.h.html#_ZSt3minRKT_S1_" title='std::min' data-ref="_ZSt3minRKT_S1_">min</a>(<a class="local col6 ref" href="#96NewOcc" title='NewOcc' data-ref="96NewOcc">NewOcc</a>, <a class="local col0 ref" href="#100MaxRP" title='MaxRP' data-ref="100MaxRP">MaxRP</a>.<a class="ref" href="GCNRegPressure.h.html#_ZNK4llvm14GCNRegPressure12getOccupancyERKNS_12GCNSubtargetE" title='llvm::GCNRegPressure::getOccupancy' data-ref="_ZNK4llvm14GCNRegPressure12getOccupancyERKNS_12GCNSubtargetE">getOccupancy</a>(<a class="local col4 ref" href="#94ST" title='ST' data-ref="94ST">ST</a>));</td></tr>
<tr><th id="472">472</th><td>    <b>if</b> (<a class="local col6 ref" href="#96NewOcc" title='NewOcc' data-ref="96NewOcc">NewOcc</a> &lt;= <a class="local col5 ref" href="#95Occ" title='Occ' data-ref="95Occ">Occ</a>)</td></tr>
<tr><th id="473">473</th><td>      <b>break</b>;</td></tr>
<tr><th id="474">474</th><td></td></tr>
<tr><th id="475">475</th><td>    <a class="member" href="#_ZN4llvm21GCNIterativeScheduler15setBestScheduleERNS0_6RegionENS_8ArrayRefIPKNS_5SUnitEEERKNS_14GCNRegPressureE" title='llvm::GCNIterativeScheduler::setBestSchedule' data-ref="_ZN4llvm21GCNIterativeScheduler15setBestScheduleERNS0_6RegionENS_8ArrayRefIPKNS_5SUnitEEERKNS_14GCNRegPressureE">setBestSchedule</a>(<span class='refarg'>*<a class="local col7 ref" href="#97R" title='R' data-ref="97R">R</a></span>, <a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt6vectorIT_T_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt6vectorIT_T_E"></a><a class="local col9 ref" href="#99MinSchedule" title='MinSchedule' data-ref="99MinSchedule">MinSchedule</a>, <a class="local col0 ref" href="#100MaxRP" title='MaxRP' data-ref="100MaxRP">MaxRP</a>);</td></tr>
<tr><th id="476">476</th><td>  }</td></tr>
<tr><th id="477">477</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;machine-scheduler&quot;)) { dbgs() &lt;&lt; &quot;New occupancy = &quot; &lt;&lt; NewOcc &lt;&lt; &quot;, prev occupancy = &quot; &lt;&lt; Occ &lt;&lt; &apos;\n&apos;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"New occupancy = "</q> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col6 ref" href="#96NewOcc" title='NewOcc' data-ref="96NewOcc">NewOcc</a></td></tr>
<tr><th id="478">478</th><td>                    <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>", prev occupancy = "</q> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col5 ref" href="#95Occ" title='Occ' data-ref="95Occ">Occ</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\n'</kbd>);</td></tr>
<tr><th id="479">479</th><td>  <b>if</b> (<a class="local col6 ref" href="#96NewOcc" title='NewOcc' data-ref="96NewOcc">NewOcc</a> &gt; <a class="local col5 ref" href="#95Occ" title='Occ' data-ref="95Occ">Occ</a>) {</td></tr>
<tr><th id="480">480</th><td>    <a class="type" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo" title='llvm::SIMachineFunctionInfo' data-ref="llvm::SIMachineFunctionInfo">SIMachineFunctionInfo</a> *<dfn class="local col1 decl" id="101MFI" title='MFI' data-type='llvm::SIMachineFunctionInfo *' data-ref="101MFI">MFI</dfn> = <a class="member" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::MF" title='llvm::ScheduleDAG::MF' data-ref="llvm::ScheduleDAG::MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction7getInfoEv" title='llvm::MachineFunction::getInfo' data-ref="_ZN4llvm15MachineFunction7getInfoEv">getInfo</a>&lt;<a class="type" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo" title='llvm::SIMachineFunctionInfo' data-ref="llvm::SIMachineFunctionInfo">SIMachineFunctionInfo</a>&gt;();</td></tr>
<tr><th id="481">481</th><td>    <a class="local col1 ref" href="#101MFI" title='MFI' data-ref="101MFI">MFI</a>-&gt;<a class="ref" href="SIMachineFunctionInfo.h.html#_ZN4llvm21SIMachineFunctionInfo17increaseOccupancyERKNS_15MachineFunctionEj" title='llvm::SIMachineFunctionInfo::increaseOccupancy' data-ref="_ZN4llvm21SIMachineFunctionInfo17increaseOccupancyERKNS_15MachineFunctionEj">increaseOccupancy</a>(<a class="member" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::MF" title='llvm::ScheduleDAG::MF' data-ref="llvm::ScheduleDAG::MF">MF</a>, <a class="local col6 ref" href="#96NewOcc" title='NewOcc' data-ref="96NewOcc">NewOcc</a>);</td></tr>
<tr><th id="482">482</th><td>  }</td></tr>
<tr><th id="483">483</th><td></td></tr>
<tr><th id="484">484</th><td>  <b>return</b> <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/algorithmfwd.h.html#_ZSt3maxRKT_S1_" title='std::max' data-ref="_ZSt3maxRKT_S1_">max</a>(<a class="local col6 ref" href="#96NewOcc" title='NewOcc' data-ref="96NewOcc">NewOcc</a>, <a class="local col5 ref" href="#95Occ" title='Occ' data-ref="95Occ">Occ</a>);</td></tr>
<tr><th id="485">485</th><td>}</td></tr>
<tr><th id="486">486</th><td></td></tr>
<tr><th id="487">487</th><td><em>void</em> <a class="type" href="GCNIterativeScheduler.h.html#llvm::GCNIterativeScheduler" title='llvm::GCNIterativeScheduler' data-ref="llvm::GCNIterativeScheduler">GCNIterativeScheduler</a>::<dfn class="decl def" id="_ZN4llvm21GCNIterativeScheduler26scheduleLegacyMaxOccupancyEb" title='llvm::GCNIterativeScheduler::scheduleLegacyMaxOccupancy' data-ref="_ZN4llvm21GCNIterativeScheduler26scheduleLegacyMaxOccupancyEb">scheduleLegacyMaxOccupancy</dfn>(</td></tr>
<tr><th id="488">488</th><td>  <em>bool</em> <dfn class="local col2 decl" id="102TryMaximizeOccupancy" title='TryMaximizeOccupancy' data-type='bool' data-ref="102TryMaximizeOccupancy">TryMaximizeOccupancy</dfn>) {</td></tr>
<tr><th id="489">489</th><td>  <em>const</em> <em>auto</em> &amp;<dfn class="local col3 decl" id="103ST" title='ST' data-type='const llvm::GCNSubtarget &amp;' data-ref="103ST">ST</dfn> = <a class="member" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::MF" title='llvm::ScheduleDAG::MF' data-ref="llvm::ScheduleDAG::MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="AMDGPUSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget">GCNSubtarget</a>&gt;();</td></tr>
<tr><th id="490">490</th><td>  <a class="type" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo" title='llvm::SIMachineFunctionInfo' data-ref="llvm::SIMachineFunctionInfo">SIMachineFunctionInfo</a> *<dfn class="local col4 decl" id="104MFI" title='MFI' data-type='llvm::SIMachineFunctionInfo *' data-ref="104MFI">MFI</dfn> = <a class="member" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::MF" title='llvm::ScheduleDAG::MF' data-ref="llvm::ScheduleDAG::MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction7getInfoEv" title='llvm::MachineFunction::getInfo' data-ref="_ZN4llvm15MachineFunction7getInfoEv">getInfo</a>&lt;<a class="type" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo" title='llvm::SIMachineFunctionInfo' data-ref="llvm::SIMachineFunctionInfo">SIMachineFunctionInfo</a>&gt;();</td></tr>
<tr><th id="491">491</th><td>  <em>auto</em> <dfn class="local col5 decl" id="105TgtOcc" title='TgtOcc' data-type='unsigned int' data-ref="105TgtOcc">TgtOcc</dfn> = <a class="local col4 ref" href="#104MFI" title='MFI' data-ref="104MFI">MFI</a>-&gt;<a class="ref" href="SIMachineFunctionInfo.h.html#_ZNK4llvm21SIMachineFunctionInfo22getMinAllowedOccupancyEv" title='llvm::SIMachineFunctionInfo::getMinAllowedOccupancy' data-ref="_ZNK4llvm21SIMachineFunctionInfo22getMinAllowedOccupancyEv">getMinAllowedOccupancy</a>();</td></tr>
<tr><th id="492">492</th><td></td></tr>
<tr><th id="493">493</th><td>  <a class="member" href="#_ZN4llvm21GCNIterativeScheduler21sortRegionsByPressureEj" title='llvm::GCNIterativeScheduler::sortRegionsByPressure' data-ref="_ZN4llvm21GCNIterativeScheduler21sortRegionsByPressureEj">sortRegionsByPressure</a>(<a class="local col5 ref" href="#105TgtOcc" title='TgtOcc' data-ref="105TgtOcc">TgtOcc</a>);</td></tr>
<tr><th id="494">494</th><td>  <em>auto</em> <dfn class="local col6 decl" id="106Occ" title='Occ' data-type='unsigned int' data-ref="106Occ">Occ</dfn> = <a class="member" href="GCNIterativeScheduler.h.html#llvm::GCNIterativeScheduler::Regions" title='llvm::GCNIterativeScheduler::Regions' data-ref="llvm::GCNIterativeScheduler::Regions">Regions</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector5frontEv" title='std::vector::front' data-ref="_ZNSt6vector5frontEv">front</a>()-&gt;<a class="ref" href="GCNIterativeScheduler.h.html#llvm::GCNIterativeScheduler::Region::MaxPressure" title='llvm::GCNIterativeScheduler::Region::MaxPressure' data-ref="llvm::GCNIterativeScheduler::Region::MaxPressure">MaxPressure</a>.<a class="ref" href="GCNRegPressure.h.html#_ZNK4llvm14GCNRegPressure12getOccupancyERKNS_12GCNSubtargetE" title='llvm::GCNRegPressure::getOccupancy' data-ref="_ZNK4llvm14GCNRegPressure12getOccupancyERKNS_12GCNSubtargetE">getOccupancy</a>(<a class="local col3 ref" href="#103ST" title='ST' data-ref="103ST">ST</a>);</td></tr>
<tr><th id="495">495</th><td></td></tr>
<tr><th id="496">496</th><td>  <b>if</b> (<a class="local col2 ref" href="#102TryMaximizeOccupancy" title='TryMaximizeOccupancy' data-ref="102TryMaximizeOccupancy">TryMaximizeOccupancy</a> &amp;&amp; <a class="local col6 ref" href="#106Occ" title='Occ' data-ref="106Occ">Occ</a> &lt; <a class="local col5 ref" href="#105TgtOcc" title='TgtOcc' data-ref="105TgtOcc">TgtOcc</a>)</td></tr>
<tr><th id="497">497</th><td>    <a class="local col6 ref" href="#106Occ" title='Occ' data-ref="106Occ">Occ</a> = <a class="member" href="#_ZN4llvm21GCNIterativeScheduler20tryMaximizeOccupancyEj" title='llvm::GCNIterativeScheduler::tryMaximizeOccupancy' data-ref="_ZN4llvm21GCNIterativeScheduler20tryMaximizeOccupancyEj">tryMaximizeOccupancy</a>(<a class="local col5 ref" href="#105TgtOcc" title='TgtOcc' data-ref="105TgtOcc">TgtOcc</a>);</td></tr>
<tr><th id="498">498</th><td></td></tr>
<tr><th id="499">499</th><td>  <i>// This is really weird but for some magic scheduling regions twice</i></td></tr>
<tr><th id="500">500</th><td><i>  // gives performance improvement</i></td></tr>
<tr><th id="501">501</th><td>  <em>const</em> <em>int</em> <dfn class="local col7 decl" id="107NumPasses" title='NumPasses' data-type='const int' data-ref="107NumPasses">NumPasses</dfn> = <a class="local col6 ref" href="#106Occ" title='Occ' data-ref="106Occ">Occ</a> &lt; <a class="local col5 ref" href="#105TgtOcc" title='TgtOcc' data-ref="105TgtOcc">TgtOcc</a> ? <var>2</var> : <var>1</var>;</td></tr>
<tr><th id="502">502</th><td></td></tr>
<tr><th id="503">503</th><td>  <a class="local col5 ref" href="#105TgtOcc" title='TgtOcc' data-ref="105TgtOcc">TgtOcc</a> = <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/algorithmfwd.h.html#_ZSt3minRKT_S1_" title='std::min' data-ref="_ZSt3minRKT_S1_">min</a>(<a class="local col6 ref" href="#106Occ" title='Occ' data-ref="106Occ">Occ</a>, <a class="local col5 ref" href="#105TgtOcc" title='TgtOcc' data-ref="105TgtOcc">TgtOcc</a>);</td></tr>
<tr><th id="504">504</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;machine-scheduler&quot;)) { dbgs() &lt;&lt; &quot;Scheduling using default scheduler, &quot; &quot;target occupancy = &quot; &lt;&lt; TgtOcc &lt;&lt; &apos;\n&apos;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Scheduling using default scheduler, "</q></td></tr>
<tr><th id="505">505</th><td>                       <q>"target occupancy = "</q></td></tr>
<tr><th id="506">506</th><td>                    <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col5 ref" href="#105TgtOcc" title='TgtOcc' data-ref="105TgtOcc">TgtOcc</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\n'</kbd>);</td></tr>
<tr><th id="507">507</th><td>  <a class="type" href="GCNSchedStrategy.h.html#llvm::GCNMaxOccupancySchedStrategy" title='llvm::GCNMaxOccupancySchedStrategy' data-ref="llvm::GCNMaxOccupancySchedStrategy">GCNMaxOccupancySchedStrategy</a> <dfn class="local col8 decl" id="108LStrgy" title='LStrgy' data-type='llvm::GCNMaxOccupancySchedStrategy' data-ref="108LStrgy">LStrgy</dfn><a class="ref" href="GCNSchedStrategy.h.html#_ZN4llvm28GCNMaxOccupancySchedStrategyC1EPKNS_19MachineSchedContextE" title='llvm::GCNMaxOccupancySchedStrategy::GCNMaxOccupancySchedStrategy' data-ref="_ZN4llvm28GCNMaxOccupancySchedStrategyC1EPKNS_19MachineSchedContextE">(</a><a class="member" href="GCNIterativeScheduler.h.html#llvm::GCNIterativeScheduler::Context" title='llvm::GCNIterativeScheduler::Context' data-ref="llvm::GCNIterativeScheduler::Context">Context</a>);</td></tr>
<tr><th id="508">508</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="109FinalOccupancy" title='FinalOccupancy' data-type='unsigned int' data-ref="109FinalOccupancy">FinalOccupancy</dfn> = <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/algorithmfwd.h.html#_ZSt3minRKT_S1_" title='std::min' data-ref="_ZSt3minRKT_S1_">min</a>(<a class="local col6 ref" href="#106Occ" title='Occ' data-ref="106Occ">Occ</a>, <a class="local col4 ref" href="#104MFI" title='MFI' data-ref="104MFI">MFI</a>-&gt;<a class="ref" href="SIMachineFunctionInfo.h.html#_ZNK4llvm21SIMachineFunctionInfo12getOccupancyEv" title='llvm::SIMachineFunctionInfo::getOccupancy' data-ref="_ZNK4llvm21SIMachineFunctionInfo12getOccupancyEv">getOccupancy</a>());</td></tr>
<tr><th id="509">509</th><td></td></tr>
<tr><th id="510">510</th><td>  <b>for</b> (<em>int</em> <dfn class="local col0 decl" id="110I" title='I' data-type='int' data-ref="110I">I</dfn> = <var>0</var>; <a class="local col0 ref" href="#110I" title='I' data-ref="110I">I</a> &lt; <a class="local col7 ref" href="#107NumPasses" title='NumPasses' data-ref="107NumPasses">NumPasses</a>; ++<a class="local col0 ref" href="#110I" title='I' data-ref="110I">I</a>) {</td></tr>
<tr><th id="511">511</th><td>    <i>// running first pass with TargetOccupancy = 0 mimics previous scheduling</i></td></tr>
<tr><th id="512">512</th><td><i>    // approach and is a performance magic</i></td></tr>
<tr><th id="513">513</th><td>    <a class="local col8 ref" href="#108LStrgy" title='LStrgy' data-ref="108LStrgy">LStrgy</a>.<a class="ref" href="GCNSchedStrategy.h.html#_ZN4llvm28GCNMaxOccupancySchedStrategy18setTargetOccupancyEj" title='llvm::GCNMaxOccupancySchedStrategy::setTargetOccupancy' data-ref="_ZN4llvm28GCNMaxOccupancySchedStrategy18setTargetOccupancyEj">setTargetOccupancy</a>(<a class="local col0 ref" href="#110I" title='I' data-ref="110I">I</a> == <var>0</var> ? <var>0</var> : <a class="local col5 ref" href="#105TgtOcc" title='TgtOcc' data-ref="105TgtOcc">TgtOcc</a>);</td></tr>
<tr><th id="514">514</th><td>    <b>for</b> (<em>auto</em> <dfn class="local col1 decl" id="111R" title='R' data-type='llvm::GCNIterativeScheduler::Region *' data-ref="111R">R</dfn> : <a class="member" href="GCNIterativeScheduler.h.html#llvm::GCNIterativeScheduler::Regions" title='llvm::GCNIterativeScheduler::Regions' data-ref="llvm::GCNIterativeScheduler::Regions">Regions</a>) {</td></tr>
<tr><th id="515">515</th><td>      <a class="type" href="#llvm::GCNIterativeScheduler::OverrideLegacyStrategy" title='llvm::GCNIterativeScheduler::OverrideLegacyStrategy' data-ref="llvm::GCNIterativeScheduler::OverrideLegacyStrategy">OverrideLegacyStrategy</a> <dfn class="local col2 decl" id="112Ovr" title='Ovr' data-type='llvm::GCNIterativeScheduler::OverrideLegacyStrategy' data-ref="112Ovr">Ovr</dfn><a class="ref" href="#_ZN4llvm21GCNIterativeScheduler22OverrideLegacyStrategyC1ERNS0_6RegionERNS_20MachineSchedStrategyERS0_" title='llvm::GCNIterativeScheduler::OverrideLegacyStrategy::OverrideLegacyStrategy' data-ref="_ZN4llvm21GCNIterativeScheduler22OverrideLegacyStrategyC1ERNS0_6RegionERNS_20MachineSchedStrategyERS0_">(</a>*<a class="local col1 ref" href="#111R" title='R' data-ref="111R">R</a>, <a class="local col8 ref" href="#108LStrgy" title='LStrgy' data-ref="108LStrgy">LStrgy</a>, *<b>this</b>);</td></tr>
<tr><th id="516">516</th><td></td></tr>
<tr><th id="517">517</th><td>      <a class="local col2 ref" href="#112Ovr" title='Ovr' data-ref="112Ovr">Ovr</a>.<a class="ref" href="#_ZN4llvm21GCNIterativeScheduler22OverrideLegacyStrategy8scheduleEv" title='llvm::GCNIterativeScheduler::OverrideLegacyStrategy::schedule' data-ref="_ZN4llvm21GCNIterativeScheduler22OverrideLegacyStrategy8scheduleEv">schedule</a>();</td></tr>
<tr><th id="518">518</th><td>      <em>const</em> <em>auto</em> <dfn class="local col3 decl" id="113RP" title='RP' data-type='const llvm::GCNRegPressure' data-ref="113RP">RP</dfn> = <a class="member" href="GCNIterativeScheduler.h.html#_ZNK4llvm21GCNIterativeScheduler17getRegionPressureERKNS0_6RegionE" title='llvm::GCNIterativeScheduler::getRegionPressure' data-ref="_ZNK4llvm21GCNIterativeScheduler17getRegionPressureERKNS0_6RegionE">getRegionPressure</a>(*<a class="local col1 ref" href="#111R" title='R' data-ref="111R">R</a>);</td></tr>
<tr><th id="519">519</th><td>      <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;machine-scheduler&quot;)) { printSchedRP(dbgs(), R-&gt;MaxPressure, RP); } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="member" href="#_ZNK4llvm21GCNIterativeScheduler12printSchedRPERNS_11raw_ostreamERKNS_14GCNRegPressureES5_" title='llvm::GCNIterativeScheduler::printSchedRP' data-ref="_ZNK4llvm21GCNIterativeScheduler12printSchedRPERNS_11raw_ostreamERKNS_14GCNRegPressureES5_">printSchedRP</a>(<span class='refarg'><a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a></span>(), <a class="local col1 ref" href="#111R" title='R' data-ref="111R">R</a>-&gt;<a class="ref" href="GCNIterativeScheduler.h.html#llvm::GCNIterativeScheduler::Region::MaxPressure" title='llvm::GCNIterativeScheduler::Region::MaxPressure' data-ref="llvm::GCNIterativeScheduler::Region::MaxPressure">MaxPressure</a>, <a class="local col3 ref" href="#113RP" title='RP' data-ref="113RP">RP</a>));</td></tr>
<tr><th id="520">520</th><td></td></tr>
<tr><th id="521">521</th><td>      <b>if</b> (<a class="local col3 ref" href="#113RP" title='RP' data-ref="113RP">RP</a>.<a class="ref" href="GCNRegPressure.h.html#_ZNK4llvm14GCNRegPressure12getOccupancyERKNS_12GCNSubtargetE" title='llvm::GCNRegPressure::getOccupancy' data-ref="_ZNK4llvm14GCNRegPressure12getOccupancyERKNS_12GCNSubtargetE">getOccupancy</a>(<a class="local col3 ref" href="#103ST" title='ST' data-ref="103ST">ST</a>) &lt; <a class="local col5 ref" href="#105TgtOcc" title='TgtOcc' data-ref="105TgtOcc">TgtOcc</a>) {</td></tr>
<tr><th id="522">522</th><td>        <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;machine-scheduler&quot;)) { dbgs() &lt;&lt; &quot;Didn&apos;t fit into target occupancy O&quot; &lt;&lt; TgtOcc; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Didn't fit into target occupancy O"</q> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col5 ref" href="#105TgtOcc" title='TgtOcc' data-ref="105TgtOcc">TgtOcc</a>);</td></tr>
<tr><th id="523">523</th><td>        <b>if</b> (<a class="local col1 ref" href="#111R" title='R' data-ref="111R">R</a>-&gt;<a class="ref" href="GCNIterativeScheduler.h.html#llvm::GCNIterativeScheduler::Region::BestSchedule" title='llvm::GCNIterativeScheduler::Region::BestSchedule' data-ref="llvm::GCNIterativeScheduler::Region::BestSchedule">BestSchedule</a>.<a class="ref" href="../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptr3getEv" title='std::unique_ptr::get' data-ref="_ZNKSt10unique_ptr3getEv">get</a>() &amp;&amp;</td></tr>
<tr><th id="524">524</th><td>            <a class="local col1 ref" href="#111R" title='R' data-ref="111R">R</a>-&gt;<a class="ref" href="GCNIterativeScheduler.h.html#llvm::GCNIterativeScheduler::Region::BestSchedule" title='llvm::GCNIterativeScheduler::Region::BestSchedule' data-ref="llvm::GCNIterativeScheduler::Region::BestSchedule">BestSchedule</a><a class="ref" href="../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrptEv" title='std::unique_ptr::operator-&gt;' data-ref="_ZNKSt10unique_ptrptEv">-&gt;</a><a class="ref" href="GCNIterativeScheduler.h.html#llvm::GCNIterativeScheduler::TentativeSchedule::MaxPressure" title='llvm::GCNIterativeScheduler::TentativeSchedule::MaxPressure' data-ref="llvm::GCNIterativeScheduler::TentativeSchedule::MaxPressure">MaxPressure</a>.<a class="ref" href="GCNRegPressure.h.html#_ZNK4llvm14GCNRegPressure12getOccupancyERKNS_12GCNSubtargetE" title='llvm::GCNRegPressure::getOccupancy' data-ref="_ZNK4llvm14GCNRegPressure12getOccupancyERKNS_12GCNSubtargetE">getOccupancy</a>(<a class="local col3 ref" href="#103ST" title='ST' data-ref="103ST">ST</a>) &gt;= <a class="local col5 ref" href="#105TgtOcc" title='TgtOcc' data-ref="105TgtOcc">TgtOcc</a>) {</td></tr>
<tr><th id="525">525</th><td>          <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;machine-scheduler&quot;)) { dbgs() &lt;&lt; &quot;, scheduling minimal register\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>", scheduling minimal register\n"</q>);</td></tr>
<tr><th id="526">526</th><td>          <a class="member" href="#_ZN4llvm21GCNIterativeScheduler12scheduleBestERNS0_6RegionE" title='llvm::GCNIterativeScheduler::scheduleBest' data-ref="_ZN4llvm21GCNIterativeScheduler12scheduleBestERNS0_6RegionE">scheduleBest</a>(<span class='refarg'>*<a class="local col1 ref" href="#111R" title='R' data-ref="111R">R</a></span>);</td></tr>
<tr><th id="527">527</th><td>        } <b>else</b> {</td></tr>
<tr><th id="528">528</th><td>          <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;machine-scheduler&quot;)) { dbgs() &lt;&lt; &quot;, restoring\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>", restoring\n"</q>);</td></tr>
<tr><th id="529">529</th><td>          <a class="local col2 ref" href="#112Ovr" title='Ovr' data-ref="112Ovr">Ovr</a>.<a class="ref" href="#_ZN4llvm21GCNIterativeScheduler22OverrideLegacyStrategy12restoreOrderEv" title='llvm::GCNIterativeScheduler::OverrideLegacyStrategy::restoreOrder' data-ref="_ZN4llvm21GCNIterativeScheduler22OverrideLegacyStrategy12restoreOrderEv">restoreOrder</a>();</td></tr>
<tr><th id="530">530</th><td>          <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (R-&gt;MaxPressure.getOccupancy(ST) &gt;= TgtOcc) ? void (0) : __assert_fail (&quot;R-&gt;MaxPressure.getOccupancy(ST) &gt;= TgtOcc&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/GCNIterativeScheduler.cpp&quot;, 530, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col1 ref" href="#111R" title='R' data-ref="111R">R</a>-&gt;<a class="ref" href="GCNIterativeScheduler.h.html#llvm::GCNIterativeScheduler::Region::MaxPressure" title='llvm::GCNIterativeScheduler::Region::MaxPressure' data-ref="llvm::GCNIterativeScheduler::Region::MaxPressure">MaxPressure</a>.<a class="ref" href="GCNRegPressure.h.html#_ZNK4llvm14GCNRegPressure12getOccupancyERKNS_12GCNSubtargetE" title='llvm::GCNRegPressure::getOccupancy' data-ref="_ZNK4llvm14GCNRegPressure12getOccupancyERKNS_12GCNSubtargetE">getOccupancy</a>(<a class="local col3 ref" href="#103ST" title='ST' data-ref="103ST">ST</a>) &gt;= <a class="local col5 ref" href="#105TgtOcc" title='TgtOcc' data-ref="105TgtOcc">TgtOcc</a>);</td></tr>
<tr><th id="531">531</th><td>        }</td></tr>
<tr><th id="532">532</th><td>      }</td></tr>
<tr><th id="533">533</th><td>      <a class="local col9 ref" href="#109FinalOccupancy" title='FinalOccupancy' data-ref="109FinalOccupancy">FinalOccupancy</a> = <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/algorithmfwd.h.html#_ZSt3minRKT_S1_" title='std::min' data-ref="_ZSt3minRKT_S1_">min</a>(<a class="local col9 ref" href="#109FinalOccupancy" title='FinalOccupancy' data-ref="109FinalOccupancy">FinalOccupancy</a>, <a class="local col3 ref" href="#113RP" title='RP' data-ref="113RP">RP</a>.<a class="ref" href="GCNRegPressure.h.html#_ZNK4llvm14GCNRegPressure12getOccupancyERKNS_12GCNSubtargetE" title='llvm::GCNRegPressure::getOccupancy' data-ref="_ZNK4llvm14GCNRegPressure12getOccupancyERKNS_12GCNSubtargetE">getOccupancy</a>(<a class="local col3 ref" href="#103ST" title='ST' data-ref="103ST">ST</a>));</td></tr>
<tr><th id="534">534</th><td>    }</td></tr>
<tr><th id="535">535</th><td>  }</td></tr>
<tr><th id="536">536</th><td>  <a class="local col4 ref" href="#104MFI" title='MFI' data-ref="104MFI">MFI</a>-&gt;<a class="ref" href="SIMachineFunctionInfo.h.html#_ZN4llvm21SIMachineFunctionInfo14limitOccupancyEj" title='llvm::SIMachineFunctionInfo::limitOccupancy' data-ref="_ZN4llvm21SIMachineFunctionInfo14limitOccupancyEj">limitOccupancy</a>(<a class="local col9 ref" href="#109FinalOccupancy" title='FinalOccupancy' data-ref="109FinalOccupancy">FinalOccupancy</a>);</td></tr>
<tr><th id="537">537</th><td>}</td></tr>
<tr><th id="538">538</th><td></td></tr>
<tr><th id="539">539</th><td><i>///////////////////////////////////////////////////////////////////////////////</i></td></tr>
<tr><th id="540">540</th><td><i>// Minimal Register Strategy</i></td></tr>
<tr><th id="541">541</th><td></td></tr>
<tr><th id="542">542</th><td><em>void</em> <a class="type" href="GCNIterativeScheduler.h.html#llvm::GCNIterativeScheduler" title='llvm::GCNIterativeScheduler' data-ref="llvm::GCNIterativeScheduler">GCNIterativeScheduler</a>::<dfn class="decl def" id="_ZN4llvm21GCNIterativeScheduler14scheduleMinRegEb" title='llvm::GCNIterativeScheduler::scheduleMinReg' data-ref="_ZN4llvm21GCNIterativeScheduler14scheduleMinRegEb">scheduleMinReg</dfn>(<em>bool</em> <dfn class="local col4 decl" id="114force" title='force' data-type='bool' data-ref="114force">force</dfn>) {</td></tr>
<tr><th id="543">543</th><td>  <em>const</em> <em>auto</em> &amp;<dfn class="local col5 decl" id="115ST" title='ST' data-type='const llvm::GCNSubtarget &amp;' data-ref="115ST">ST</dfn> = <a class="member" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::MF" title='llvm::ScheduleDAG::MF' data-ref="llvm::ScheduleDAG::MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="AMDGPUSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget">GCNSubtarget</a>&gt;();</td></tr>
<tr><th id="544">544</th><td>  <em>const</em> <a class="type" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo" title='llvm::SIMachineFunctionInfo' data-ref="llvm::SIMachineFunctionInfo">SIMachineFunctionInfo</a> *<dfn class="local col6 decl" id="116MFI" title='MFI' data-type='const llvm::SIMachineFunctionInfo *' data-ref="116MFI">MFI</dfn> = <a class="member" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::MF" title='llvm::ScheduleDAG::MF' data-ref="llvm::ScheduleDAG::MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction7getInfoEv" title='llvm::MachineFunction::getInfo' data-ref="_ZN4llvm15MachineFunction7getInfoEv">getInfo</a>&lt;<a class="type" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo" title='llvm::SIMachineFunctionInfo' data-ref="llvm::SIMachineFunctionInfo">SIMachineFunctionInfo</a>&gt;();</td></tr>
<tr><th id="545">545</th><td>  <em>const</em> <em>auto</em> <dfn class="local col7 decl" id="117TgtOcc" title='TgtOcc' data-type='const unsigned int' data-ref="117TgtOcc">TgtOcc</dfn> = <a class="local col6 ref" href="#116MFI" title='MFI' data-ref="116MFI">MFI</a>-&gt;<a class="ref" href="SIMachineFunctionInfo.h.html#_ZNK4llvm21SIMachineFunctionInfo12getOccupancyEv" title='llvm::SIMachineFunctionInfo::getOccupancy' data-ref="_ZNK4llvm21SIMachineFunctionInfo12getOccupancyEv">getOccupancy</a>();</td></tr>
<tr><th id="546">546</th><td>  <a class="member" href="#_ZN4llvm21GCNIterativeScheduler21sortRegionsByPressureEj" title='llvm::GCNIterativeScheduler::sortRegionsByPressure' data-ref="_ZN4llvm21GCNIterativeScheduler21sortRegionsByPressureEj">sortRegionsByPressure</a>(<a class="local col7 ref" href="#117TgtOcc" title='TgtOcc' data-ref="117TgtOcc">TgtOcc</a>);</td></tr>
<tr><th id="547">547</th><td></td></tr>
<tr><th id="548">548</th><td>  <em>auto</em> <dfn class="local col8 decl" id="118MaxPressure" title='MaxPressure' data-type='llvm::GCNRegPressure' data-ref="118MaxPressure">MaxPressure</dfn> = <a class="ref fake" href="GCNRegPressure.h.html#28" title='llvm::GCNRegPressure::GCNRegPressure' data-ref="_ZN4llvm14GCNRegPressureC1ERKS0_"></a><a class="member" href="GCNIterativeScheduler.h.html#llvm::GCNIterativeScheduler::Regions" title='llvm::GCNIterativeScheduler::Regions' data-ref="llvm::GCNIterativeScheduler::Regions">Regions</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector5frontEv" title='std::vector::front' data-ref="_ZNSt6vector5frontEv">front</a>()-&gt;<a class="ref" href="GCNIterativeScheduler.h.html#llvm::GCNIterativeScheduler::Region::MaxPressure" title='llvm::GCNIterativeScheduler::Region::MaxPressure' data-ref="llvm::GCNIterativeScheduler::Region::MaxPressure">MaxPressure</a>;</td></tr>
<tr><th id="549">549</th><td>  <b>for</b> (<em>auto</em> <dfn class="local col9 decl" id="119R" title='R' data-type='llvm::GCNIterativeScheduler::Region *' data-ref="119R">R</dfn> : <a class="member" href="GCNIterativeScheduler.h.html#llvm::GCNIterativeScheduler::Regions" title='llvm::GCNIterativeScheduler::Regions' data-ref="llvm::GCNIterativeScheduler::Regions">Regions</a>) {</td></tr>
<tr><th id="550">550</th><td>    <b>if</b> (!<a class="local col4 ref" href="#114force" title='force' data-ref="114force">force</a> &amp;&amp; <a class="local col9 ref" href="#119R" title='R' data-ref="119R">R</a>-&gt;<a class="ref" href="GCNIterativeScheduler.h.html#llvm::GCNIterativeScheduler::Region::MaxPressure" title='llvm::GCNIterativeScheduler::Region::MaxPressure' data-ref="llvm::GCNIterativeScheduler::Region::MaxPressure">MaxPressure</a>.<a class="ref" href="GCNRegPressure.h.html#_ZNK4llvm14GCNRegPressure4lessERKNS_12GCNSubtargetERKS0_j" title='llvm::GCNRegPressure::less' data-ref="_ZNK4llvm14GCNRegPressure4lessERKNS_12GCNSubtargetERKS0_j">less</a>(<a class="local col5 ref" href="#115ST" title='ST' data-ref="115ST">ST</a>, <a class="local col8 ref" href="#118MaxPressure" title='MaxPressure' data-ref="118MaxPressure">MaxPressure</a>, <a class="local col7 ref" href="#117TgtOcc" title='TgtOcc' data-ref="117TgtOcc">TgtOcc</a>))</td></tr>
<tr><th id="551">551</th><td>      <b>break</b>;</td></tr>
<tr><th id="552">552</th><td></td></tr>
<tr><th id="553">553</th><td>    <a class="type" href="#llvm::GCNIterativeScheduler::BuildDAG" title='llvm::GCNIterativeScheduler::BuildDAG' data-ref="llvm::GCNIterativeScheduler::BuildDAG">BuildDAG</a> <dfn class="local col0 decl" id="120DAG" title='DAG' data-type='llvm::GCNIterativeScheduler::BuildDAG' data-ref="120DAG">DAG</dfn><a class="ref" href="#_ZN4llvm21GCNIterativeScheduler8BuildDAGC1ERKNS0_6RegionERS0_" title='llvm::GCNIterativeScheduler::BuildDAG::BuildDAG' data-ref="_ZN4llvm21GCNIterativeScheduler8BuildDAGC1ERKNS0_6RegionERS0_">(</a>*<a class="local col9 ref" href="#119R" title='R' data-ref="119R">R</a>, *<b>this</b>);</td></tr>
<tr><th id="554">554</th><td>    <em>const</em> <em>auto</em> <dfn class="local col1 decl" id="121MinSchedule" title='MinSchedule' data-type='const std::vector&lt;const llvm::SUnit *, std::allocator&lt;const llvm::SUnit *&gt; &gt;' data-ref="121MinSchedule">MinSchedule</dfn> = <a class="ref" href="#_ZN4llvm18makeMinRegScheduleENS_8ArrayRefIPKNS_5SUnitEEERKNS_11ScheduleDAGE" title='llvm::makeMinRegSchedule' data-ref="_ZN4llvm18makeMinRegScheduleENS_8ArrayRefIPKNS_5SUnitEEERKNS_11ScheduleDAGE">makeMinRegSchedule</a>(<a class="local col0 ref" href="#120DAG" title='DAG' data-ref="120DAG">DAG</a>.<a class="ref" href="#_ZNK4llvm21GCNIterativeScheduler8BuildDAG11getTopRootsEv" title='llvm::GCNIterativeScheduler::BuildDAG::getTopRoots' data-ref="_ZNK4llvm21GCNIterativeScheduler8BuildDAG11getTopRootsEv">getTopRoots</a>(), *<b>this</b>);</td></tr>
<tr><th id="555">555</th><td></td></tr>
<tr><th id="556">556</th><td>    <em>const</em> <em>auto</em> <dfn class="local col2 decl" id="122RP" title='RP' data-type='const llvm::GCNRegPressure' data-ref="122RP">RP</dfn> = <a class="member" href="#_ZNK4llvm21GCNIterativeScheduler19getSchedulePressureERKNS0_6RegionEOT_" title='llvm::GCNIterativeScheduler::getSchedulePressure' data-ref="_ZNK4llvm21GCNIterativeScheduler19getSchedulePressureERKNS0_6RegionEOT_">getSchedulePressure</a>(*<a class="local col9 ref" href="#119R" title='R' data-ref="119R">R</a>, <a class="local col1 ref" href="#121MinSchedule" title='MinSchedule' data-ref="121MinSchedule">MinSchedule</a>);</td></tr>
<tr><th id="557">557</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;machine-scheduler&quot;)) { if (R-&gt;MaxPressure.less(ST, RP, TgtOcc)) { dbgs() &lt;&lt; &quot;\nWarning: Pressure becomes worse after minreg!&quot;; printSchedRP(dbgs(), R-&gt;MaxPressure, RP); }; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<b>if</b> (<a class="local col9 ref" href="#119R" title='R' data-ref="119R">R</a>-&gt;<a class="ref" href="GCNIterativeScheduler.h.html#llvm::GCNIterativeScheduler::Region::MaxPressure" title='llvm::GCNIterativeScheduler::Region::MaxPressure' data-ref="llvm::GCNIterativeScheduler::Region::MaxPressure">MaxPressure</a>.<a class="ref" href="GCNRegPressure.h.html#_ZNK4llvm14GCNRegPressure4lessERKNS_12GCNSubtargetERKS0_j" title='llvm::GCNRegPressure::less' data-ref="_ZNK4llvm14GCNRegPressure4lessERKNS_12GCNSubtargetERKS0_j">less</a>(<a class="local col5 ref" href="#115ST" title='ST' data-ref="115ST">ST</a>, <a class="local col2 ref" href="#122RP" title='RP' data-ref="122RP">RP</a>, <a class="local col7 ref" href="#117TgtOcc" title='TgtOcc' data-ref="117TgtOcc">TgtOcc</a>)) {</td></tr>
<tr><th id="558">558</th><td>      <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\nWarning: Pressure becomes worse after minreg!"</q>;</td></tr>
<tr><th id="559">559</th><td>      <a class="member" href="#_ZNK4llvm21GCNIterativeScheduler12printSchedRPERNS_11raw_ostreamERKNS_14GCNRegPressureES5_" title='llvm::GCNIterativeScheduler::printSchedRP' data-ref="_ZNK4llvm21GCNIterativeScheduler12printSchedRPERNS_11raw_ostreamERKNS_14GCNRegPressureES5_">printSchedRP</a>(<span class='refarg'><a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a></span>(), <a class="local col9 ref" href="#119R" title='R' data-ref="119R">R</a>-&gt;<a class="ref" href="GCNIterativeScheduler.h.html#llvm::GCNIterativeScheduler::Region::MaxPressure" title='llvm::GCNIterativeScheduler::Region::MaxPressure' data-ref="llvm::GCNIterativeScheduler::Region::MaxPressure">MaxPressure</a>, <a class="local col2 ref" href="#122RP" title='RP' data-ref="122RP">RP</a>);</td></tr>
<tr><th id="560">560</th><td>    });</td></tr>
<tr><th id="561">561</th><td></td></tr>
<tr><th id="562">562</th><td>    <b>if</b> (!<a class="local col4 ref" href="#114force" title='force' data-ref="114force">force</a> &amp;&amp; <a class="local col8 ref" href="#118MaxPressure" title='MaxPressure' data-ref="118MaxPressure">MaxPressure</a>.<a class="ref" href="GCNRegPressure.h.html#_ZNK4llvm14GCNRegPressure4lessERKNS_12GCNSubtargetERKS0_j" title='llvm::GCNRegPressure::less' data-ref="_ZNK4llvm14GCNRegPressure4lessERKNS_12GCNSubtargetERKS0_j">less</a>(<a class="local col5 ref" href="#115ST" title='ST' data-ref="115ST">ST</a>, <a class="local col2 ref" href="#122RP" title='RP' data-ref="122RP">RP</a>, <a class="local col7 ref" href="#117TgtOcc" title='TgtOcc' data-ref="117TgtOcc">TgtOcc</a>))</td></tr>
<tr><th id="563">563</th><td>      <b>break</b>;</td></tr>
<tr><th id="564">564</th><td></td></tr>
<tr><th id="565">565</th><td>    <a class="member" href="#_ZN4llvm21GCNIterativeScheduler14scheduleRegionERNS0_6RegionEOT_RKNS_14GCNRegPressureE" title='llvm::GCNIterativeScheduler::scheduleRegion' data-ref="_ZN4llvm21GCNIterativeScheduler14scheduleRegionERNS0_6RegionEOT_RKNS_14GCNRegPressureE">scheduleRegion</a>(<span class='refarg'>*<a class="local col9 ref" href="#119R" title='R' data-ref="119R">R</a></span>, <a class="local col1 ref" href="#121MinSchedule" title='MinSchedule' data-ref="121MinSchedule">MinSchedule</a>, <a class="local col2 ref" href="#122RP" title='RP' data-ref="122RP">RP</a>);</td></tr>
<tr><th id="566">566</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;machine-scheduler&quot;)) { printSchedResult(dbgs(), R, RP); } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="member" href="#_ZNK4llvm21GCNIterativeScheduler16printSchedResultERNS_11raw_ostreamEPKNS0_6RegionERKNS_14GCNRegPressureE" title='llvm::GCNIterativeScheduler::printSchedResult' data-ref="_ZNK4llvm21GCNIterativeScheduler16printSchedResultERNS_11raw_ostreamEPKNS0_6RegionERKNS_14GCNRegPressureE">printSchedResult</a>(<span class='refarg'><a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a></span>(), <a class="local col9 ref" href="#119R" title='R' data-ref="119R">R</a>, <a class="local col2 ref" href="#122RP" title='RP' data-ref="122RP">RP</a>));</td></tr>
<tr><th id="567">567</th><td></td></tr>
<tr><th id="568">568</th><td>    <a class="local col8 ref" href="#118MaxPressure" title='MaxPressure' data-ref="118MaxPressure">MaxPressure</a> <a class="ref" href="GCNRegPressure.h.html#28" title='llvm::GCNRegPressure::operator=' data-ref="_ZN4llvm14GCNRegPressureaSERKS0_">=</a> <a class="local col2 ref" href="#122RP" title='RP' data-ref="122RP">RP</a>;</td></tr>
<tr><th id="569">569</th><td>  }</td></tr>
<tr><th id="570">570</th><td>}</td></tr>
<tr><th id="571">571</th><td></td></tr>
<tr><th id="572">572</th><td><i>///////////////////////////////////////////////////////////////////////////////</i></td></tr>
<tr><th id="573">573</th><td><i>// ILP scheduler port</i></td></tr>
<tr><th id="574">574</th><td></td></tr>
<tr><th id="575">575</th><td><em>void</em> <a class="type" href="GCNIterativeScheduler.h.html#llvm::GCNIterativeScheduler" title='llvm::GCNIterativeScheduler' data-ref="llvm::GCNIterativeScheduler">GCNIterativeScheduler</a>::<dfn class="decl def" id="_ZN4llvm21GCNIterativeScheduler11scheduleILPEb" title='llvm::GCNIterativeScheduler::scheduleILP' data-ref="_ZN4llvm21GCNIterativeScheduler11scheduleILPEb">scheduleILP</dfn>(</td></tr>
<tr><th id="576">576</th><td>  <em>bool</em> <dfn class="local col3 decl" id="123TryMaximizeOccupancy" title='TryMaximizeOccupancy' data-type='bool' data-ref="123TryMaximizeOccupancy">TryMaximizeOccupancy</dfn>) {</td></tr>
<tr><th id="577">577</th><td>  <em>const</em> <em>auto</em> &amp;<dfn class="local col4 decl" id="124ST" title='ST' data-type='const llvm::GCNSubtarget &amp;' data-ref="124ST">ST</dfn> = <a class="member" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::MF" title='llvm::ScheduleDAG::MF' data-ref="llvm::ScheduleDAG::MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="AMDGPUSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget">GCNSubtarget</a>&gt;();</td></tr>
<tr><th id="578">578</th><td>  <a class="type" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo" title='llvm::SIMachineFunctionInfo' data-ref="llvm::SIMachineFunctionInfo">SIMachineFunctionInfo</a> *<dfn class="local col5 decl" id="125MFI" title='MFI' data-type='llvm::SIMachineFunctionInfo *' data-ref="125MFI">MFI</dfn> = <a class="member" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::MF" title='llvm::ScheduleDAG::MF' data-ref="llvm::ScheduleDAG::MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction7getInfoEv" title='llvm::MachineFunction::getInfo' data-ref="_ZN4llvm15MachineFunction7getInfoEv">getInfo</a>&lt;<a class="type" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo" title='llvm::SIMachineFunctionInfo' data-ref="llvm::SIMachineFunctionInfo">SIMachineFunctionInfo</a>&gt;();</td></tr>
<tr><th id="579">579</th><td>  <em>auto</em> <dfn class="local col6 decl" id="126TgtOcc" title='TgtOcc' data-type='unsigned int' data-ref="126TgtOcc">TgtOcc</dfn> = <a class="local col5 ref" href="#125MFI" title='MFI' data-ref="125MFI">MFI</a>-&gt;<a class="ref" href="SIMachineFunctionInfo.h.html#_ZNK4llvm21SIMachineFunctionInfo22getMinAllowedOccupancyEv" title='llvm::SIMachineFunctionInfo::getMinAllowedOccupancy' data-ref="_ZNK4llvm21SIMachineFunctionInfo22getMinAllowedOccupancyEv">getMinAllowedOccupancy</a>();</td></tr>
<tr><th id="580">580</th><td></td></tr>
<tr><th id="581">581</th><td>  <a class="member" href="#_ZN4llvm21GCNIterativeScheduler21sortRegionsByPressureEj" title='llvm::GCNIterativeScheduler::sortRegionsByPressure' data-ref="_ZN4llvm21GCNIterativeScheduler21sortRegionsByPressureEj">sortRegionsByPressure</a>(<a class="local col6 ref" href="#126TgtOcc" title='TgtOcc' data-ref="126TgtOcc">TgtOcc</a>);</td></tr>
<tr><th id="582">582</th><td>  <em>auto</em> <dfn class="local col7 decl" id="127Occ" title='Occ' data-type='unsigned int' data-ref="127Occ">Occ</dfn> = <a class="member" href="GCNIterativeScheduler.h.html#llvm::GCNIterativeScheduler::Regions" title='llvm::GCNIterativeScheduler::Regions' data-ref="llvm::GCNIterativeScheduler::Regions">Regions</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector5frontEv" title='std::vector::front' data-ref="_ZNSt6vector5frontEv">front</a>()-&gt;<a class="ref" href="GCNIterativeScheduler.h.html#llvm::GCNIterativeScheduler::Region::MaxPressure" title='llvm::GCNIterativeScheduler::Region::MaxPressure' data-ref="llvm::GCNIterativeScheduler::Region::MaxPressure">MaxPressure</a>.<a class="ref" href="GCNRegPressure.h.html#_ZNK4llvm14GCNRegPressure12getOccupancyERKNS_12GCNSubtargetE" title='llvm::GCNRegPressure::getOccupancy' data-ref="_ZNK4llvm14GCNRegPressure12getOccupancyERKNS_12GCNSubtargetE">getOccupancy</a>(<a class="local col4 ref" href="#124ST" title='ST' data-ref="124ST">ST</a>);</td></tr>
<tr><th id="583">583</th><td></td></tr>
<tr><th id="584">584</th><td>  <b>if</b> (<a class="local col3 ref" href="#123TryMaximizeOccupancy" title='TryMaximizeOccupancy' data-ref="123TryMaximizeOccupancy">TryMaximizeOccupancy</a> &amp;&amp; <a class="local col7 ref" href="#127Occ" title='Occ' data-ref="127Occ">Occ</a> &lt; <a class="local col6 ref" href="#126TgtOcc" title='TgtOcc' data-ref="126TgtOcc">TgtOcc</a>)</td></tr>
<tr><th id="585">585</th><td>    <a class="local col7 ref" href="#127Occ" title='Occ' data-ref="127Occ">Occ</a> = <a class="member" href="#_ZN4llvm21GCNIterativeScheduler20tryMaximizeOccupancyEj" title='llvm::GCNIterativeScheduler::tryMaximizeOccupancy' data-ref="_ZN4llvm21GCNIterativeScheduler20tryMaximizeOccupancyEj">tryMaximizeOccupancy</a>(<a class="local col6 ref" href="#126TgtOcc" title='TgtOcc' data-ref="126TgtOcc">TgtOcc</a>);</td></tr>
<tr><th id="586">586</th><td></td></tr>
<tr><th id="587">587</th><td>  <a class="local col6 ref" href="#126TgtOcc" title='TgtOcc' data-ref="126TgtOcc">TgtOcc</a> = <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/algorithmfwd.h.html#_ZSt3minRKT_S1_" title='std::min' data-ref="_ZSt3minRKT_S1_">min</a>(<a class="local col7 ref" href="#127Occ" title='Occ' data-ref="127Occ">Occ</a>, <a class="local col6 ref" href="#126TgtOcc" title='TgtOcc' data-ref="126TgtOcc">TgtOcc</a>);</td></tr>
<tr><th id="588">588</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;machine-scheduler&quot;)) { dbgs() &lt;&lt; &quot;Scheduling using default scheduler, &quot; &quot;target occupancy = &quot; &lt;&lt; TgtOcc &lt;&lt; &apos;\n&apos;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Scheduling using default scheduler, "</q></td></tr>
<tr><th id="589">589</th><td>                       <q>"target occupancy = "</q></td></tr>
<tr><th id="590">590</th><td>                    <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col6 ref" href="#126TgtOcc" title='TgtOcc' data-ref="126TgtOcc">TgtOcc</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\n'</kbd>);</td></tr>
<tr><th id="591">591</th><td></td></tr>
<tr><th id="592">592</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="128FinalOccupancy" title='FinalOccupancy' data-type='unsigned int' data-ref="128FinalOccupancy">FinalOccupancy</dfn> = <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/algorithmfwd.h.html#_ZSt3minRKT_S1_" title='std::min' data-ref="_ZSt3minRKT_S1_">min</a>(<a class="local col7 ref" href="#127Occ" title='Occ' data-ref="127Occ">Occ</a>, <a class="local col5 ref" href="#125MFI" title='MFI' data-ref="125MFI">MFI</a>-&gt;<a class="ref" href="SIMachineFunctionInfo.h.html#_ZNK4llvm21SIMachineFunctionInfo12getOccupancyEv" title='llvm::SIMachineFunctionInfo::getOccupancy' data-ref="_ZNK4llvm21SIMachineFunctionInfo12getOccupancyEv">getOccupancy</a>());</td></tr>
<tr><th id="593">593</th><td>  <b>for</b> (<em>auto</em> <dfn class="local col9 decl" id="129R" title='R' data-type='llvm::GCNIterativeScheduler::Region *' data-ref="129R">R</dfn> : <a class="member" href="GCNIterativeScheduler.h.html#llvm::GCNIterativeScheduler::Regions" title='llvm::GCNIterativeScheduler::Regions' data-ref="llvm::GCNIterativeScheduler::Regions">Regions</a>) {</td></tr>
<tr><th id="594">594</th><td>    <a class="type" href="#llvm::GCNIterativeScheduler::BuildDAG" title='llvm::GCNIterativeScheduler::BuildDAG' data-ref="llvm::GCNIterativeScheduler::BuildDAG">BuildDAG</a> <dfn class="local col0 decl" id="130DAG" title='DAG' data-type='llvm::GCNIterativeScheduler::BuildDAG' data-ref="130DAG">DAG</dfn><a class="ref" href="#_ZN4llvm21GCNIterativeScheduler8BuildDAGC1ERKNS0_6RegionERS0_" title='llvm::GCNIterativeScheduler::BuildDAG::BuildDAG' data-ref="_ZN4llvm21GCNIterativeScheduler8BuildDAGC1ERKNS0_6RegionERS0_">(</a>*<a class="local col9 ref" href="#129R" title='R' data-ref="129R">R</a>, *<b>this</b>);</td></tr>
<tr><th id="595">595</th><td>    <em>const</em> <em>auto</em> <dfn class="local col1 decl" id="131ILPSchedule" title='ILPSchedule' data-type='const std::vector&lt;const llvm::SUnit *, std::allocator&lt;const llvm::SUnit *&gt; &gt;' data-ref="131ILPSchedule">ILPSchedule</dfn> = <a class="ref" href="#_ZN4llvm19makeGCNILPSchedulerENS_8ArrayRefIPKNS_5SUnitEEERKNS_11ScheduleDAGE" title='llvm::makeGCNILPScheduler' data-ref="_ZN4llvm19makeGCNILPSchedulerENS_8ArrayRefIPKNS_5SUnitEEERKNS_11ScheduleDAGE">makeGCNILPScheduler</a>(<a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKNS_8ArrayRefIPT_EEPNSt9enable_ifIXsr3std14is_convertibleIPKS3_PKT_EE5valueEvE4typeE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKNS_8ArrayRefIPT_EEPNSt9enable_ifIXsr3std14is_convertibleIPKS3_PKT_EE5valueEvE4typeE"></a><a class="local col0 ref" href="#130DAG" title='DAG' data-ref="130DAG">DAG</a>.<a class="ref" href="#_ZNK4llvm21GCNIterativeScheduler8BuildDAG14getBottomRootsEv" title='llvm::GCNIterativeScheduler::BuildDAG::getBottomRoots' data-ref="_ZNK4llvm21GCNIterativeScheduler8BuildDAG14getBottomRootsEv">getBottomRoots</a>(), *<b>this</b>);</td></tr>
<tr><th id="596">596</th><td></td></tr>
<tr><th id="597">597</th><td>    <em>const</em> <em>auto</em> <dfn class="local col2 decl" id="132RP" title='RP' data-type='const llvm::GCNRegPressure' data-ref="132RP">RP</dfn> = <a class="member" href="#_ZNK4llvm21GCNIterativeScheduler19getSchedulePressureERKNS0_6RegionEOT_" title='llvm::GCNIterativeScheduler::getSchedulePressure' data-ref="_ZNK4llvm21GCNIterativeScheduler19getSchedulePressureERKNS0_6RegionEOT_">getSchedulePressure</a>(*<a class="local col9 ref" href="#129R" title='R' data-ref="129R">R</a>, <a class="local col1 ref" href="#131ILPSchedule" title='ILPSchedule' data-ref="131ILPSchedule">ILPSchedule</a>);</td></tr>
<tr><th id="598">598</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;machine-scheduler&quot;)) { printSchedRP(dbgs(), R-&gt;MaxPressure, RP); } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="member" href="#_ZNK4llvm21GCNIterativeScheduler12printSchedRPERNS_11raw_ostreamERKNS_14GCNRegPressureES5_" title='llvm::GCNIterativeScheduler::printSchedRP' data-ref="_ZNK4llvm21GCNIterativeScheduler12printSchedRPERNS_11raw_ostreamERKNS_14GCNRegPressureES5_">printSchedRP</a>(<span class='refarg'><a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a></span>(), <a class="local col9 ref" href="#129R" title='R' data-ref="129R">R</a>-&gt;<a class="ref" href="GCNIterativeScheduler.h.html#llvm::GCNIterativeScheduler::Region::MaxPressure" title='llvm::GCNIterativeScheduler::Region::MaxPressure' data-ref="llvm::GCNIterativeScheduler::Region::MaxPressure">MaxPressure</a>, <a class="local col2 ref" href="#132RP" title='RP' data-ref="132RP">RP</a>));</td></tr>
<tr><th id="599">599</th><td></td></tr>
<tr><th id="600">600</th><td>    <b>if</b> (<a class="local col2 ref" href="#132RP" title='RP' data-ref="132RP">RP</a>.<a class="ref" href="GCNRegPressure.h.html#_ZNK4llvm14GCNRegPressure12getOccupancyERKNS_12GCNSubtargetE" title='llvm::GCNRegPressure::getOccupancy' data-ref="_ZNK4llvm14GCNRegPressure12getOccupancyERKNS_12GCNSubtargetE">getOccupancy</a>(<a class="local col4 ref" href="#124ST" title='ST' data-ref="124ST">ST</a>) &lt; <a class="local col6 ref" href="#126TgtOcc" title='TgtOcc' data-ref="126TgtOcc">TgtOcc</a>) {</td></tr>
<tr><th id="601">601</th><td>      <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;machine-scheduler&quot;)) { dbgs() &lt;&lt; &quot;Didn&apos;t fit into target occupancy O&quot; &lt;&lt; TgtOcc; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Didn't fit into target occupancy O"</q> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col6 ref" href="#126TgtOcc" title='TgtOcc' data-ref="126TgtOcc">TgtOcc</a>);</td></tr>
<tr><th id="602">602</th><td>      <b>if</b> (<a class="local col9 ref" href="#129R" title='R' data-ref="129R">R</a>-&gt;<a class="ref" href="GCNIterativeScheduler.h.html#llvm::GCNIterativeScheduler::Region::BestSchedule" title='llvm::GCNIterativeScheduler::Region::BestSchedule' data-ref="llvm::GCNIterativeScheduler::Region::BestSchedule">BestSchedule</a>.<a class="ref" href="../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptr3getEv" title='std::unique_ptr::get' data-ref="_ZNKSt10unique_ptr3getEv">get</a>() &amp;&amp;</td></tr>
<tr><th id="603">603</th><td>        <a class="local col9 ref" href="#129R" title='R' data-ref="129R">R</a>-&gt;<a class="ref" href="GCNIterativeScheduler.h.html#llvm::GCNIterativeScheduler::Region::BestSchedule" title='llvm::GCNIterativeScheduler::Region::BestSchedule' data-ref="llvm::GCNIterativeScheduler::Region::BestSchedule">BestSchedule</a><a class="ref" href="../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrptEv" title='std::unique_ptr::operator-&gt;' data-ref="_ZNKSt10unique_ptrptEv">-&gt;</a><a class="ref" href="GCNIterativeScheduler.h.html#llvm::GCNIterativeScheduler::TentativeSchedule::MaxPressure" title='llvm::GCNIterativeScheduler::TentativeSchedule::MaxPressure' data-ref="llvm::GCNIterativeScheduler::TentativeSchedule::MaxPressure">MaxPressure</a>.<a class="ref" href="GCNRegPressure.h.html#_ZNK4llvm14GCNRegPressure12getOccupancyERKNS_12GCNSubtargetE" title='llvm::GCNRegPressure::getOccupancy' data-ref="_ZNK4llvm14GCNRegPressure12getOccupancyERKNS_12GCNSubtargetE">getOccupancy</a>(<a class="local col4 ref" href="#124ST" title='ST' data-ref="124ST">ST</a>) &gt;= <a class="local col6 ref" href="#126TgtOcc" title='TgtOcc' data-ref="126TgtOcc">TgtOcc</a>) {</td></tr>
<tr><th id="604">604</th><td>        <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;machine-scheduler&quot;)) { dbgs() &lt;&lt; &quot;, scheduling minimal register\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>", scheduling minimal register\n"</q>);</td></tr>
<tr><th id="605">605</th><td>        <a class="member" href="#_ZN4llvm21GCNIterativeScheduler12scheduleBestERNS0_6RegionE" title='llvm::GCNIterativeScheduler::scheduleBest' data-ref="_ZN4llvm21GCNIterativeScheduler12scheduleBestERNS0_6RegionE">scheduleBest</a>(<span class='refarg'>*<a class="local col9 ref" href="#129R" title='R' data-ref="129R">R</a></span>);</td></tr>
<tr><th id="606">606</th><td>      }</td></tr>
<tr><th id="607">607</th><td>    } <b>else</b> {</td></tr>
<tr><th id="608">608</th><td>      <a class="member" href="#_ZN4llvm21GCNIterativeScheduler14scheduleRegionERNS0_6RegionEOT_RKNS_14GCNRegPressureE" title='llvm::GCNIterativeScheduler::scheduleRegion' data-ref="_ZN4llvm21GCNIterativeScheduler14scheduleRegionERNS0_6RegionEOT_RKNS_14GCNRegPressureE">scheduleRegion</a>(<span class='refarg'>*<a class="local col9 ref" href="#129R" title='R' data-ref="129R">R</a></span>, <a class="local col1 ref" href="#131ILPSchedule" title='ILPSchedule' data-ref="131ILPSchedule">ILPSchedule</a>, <a class="local col2 ref" href="#132RP" title='RP' data-ref="132RP">RP</a>);</td></tr>
<tr><th id="609">609</th><td>      <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;machine-scheduler&quot;)) { printSchedResult(dbgs(), R, RP); } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="member" href="#_ZNK4llvm21GCNIterativeScheduler16printSchedResultERNS_11raw_ostreamEPKNS0_6RegionERKNS_14GCNRegPressureE" title='llvm::GCNIterativeScheduler::printSchedResult' data-ref="_ZNK4llvm21GCNIterativeScheduler16printSchedResultERNS_11raw_ostreamEPKNS0_6RegionERKNS_14GCNRegPressureE">printSchedResult</a>(<span class='refarg'><a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a></span>(), <a class="local col9 ref" href="#129R" title='R' data-ref="129R">R</a>, <a class="local col2 ref" href="#132RP" title='RP' data-ref="132RP">RP</a>));</td></tr>
<tr><th id="610">610</th><td>      <a class="local col8 ref" href="#128FinalOccupancy" title='FinalOccupancy' data-ref="128FinalOccupancy">FinalOccupancy</a> = <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/algorithmfwd.h.html#_ZSt3minRKT_S1_" title='std::min' data-ref="_ZSt3minRKT_S1_">min</a>(<a class="local col8 ref" href="#128FinalOccupancy" title='FinalOccupancy' data-ref="128FinalOccupancy">FinalOccupancy</a>, <a class="local col2 ref" href="#132RP" title='RP' data-ref="132RP">RP</a>.<a class="ref" href="GCNRegPressure.h.html#_ZNK4llvm14GCNRegPressure12getOccupancyERKNS_12GCNSubtargetE" title='llvm::GCNRegPressure::getOccupancy' data-ref="_ZNK4llvm14GCNRegPressure12getOccupancyERKNS_12GCNSubtargetE">getOccupancy</a>(<a class="local col4 ref" href="#124ST" title='ST' data-ref="124ST">ST</a>));</td></tr>
<tr><th id="611">611</th><td>    }</td></tr>
<tr><th id="612">612</th><td>  }</td></tr>
<tr><th id="613">613</th><td>  <a class="local col5 ref" href="#125MFI" title='MFI' data-ref="125MFI">MFI</a>-&gt;<a class="ref" href="SIMachineFunctionInfo.h.html#_ZN4llvm21SIMachineFunctionInfo14limitOccupancyEj" title='llvm::SIMachineFunctionInfo::limitOccupancy' data-ref="_ZN4llvm21SIMachineFunctionInfo14limitOccupancyEj">limitOccupancy</a>(<a class="local col8 ref" href="#128FinalOccupancy" title='FinalOccupancy' data-ref="128FinalOccupancy">FinalOccupancy</a>);</td></tr>
<tr><th id="614">614</th><td>}</td></tr>
<tr><th id="615">615</th><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2019-Jul-08</em> from project llvm revision <em>2cdaed95cde</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
