<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable filter="All Interfaces">
  <columns>
   <connections preferredWidth="191" />
   <irq preferredWidth="34" />
   <name preferredWidth="206" />
   <inputclock preferredWidth="222" />
  </columns>
 </systemtable>
 <library
   expandedCategories="Library,Project,Library/University Program,Library/University Program/Clock" />
 <window width="1100" height="800" x="163" y="531" />
 <generation synthesis="VHDL" />
 <hdlexample language="VHDL" />
</preferences>
