// Seed: 1446117649
module module_0 (
    input wire id_0
);
  assign id_2 = 1;
endmodule
module module_1 (
    input tri id_0,
    input tri id_1,
    input wor id_2,
    input tri0 id_3,
    input wor id_4,
    output logic id_5,
    input wor id_6,
    input wire id_7,
    input supply0 id_8,
    input supply1 id_9,
    output tri1 id_10,
    output tri1 id_11,
    input tri1 id_12,
    input tri0 id_13,
    input tri0 id_14,
    output supply0 id_15,
    input wire id_16,
    input wor id_17,
    output wor id_18
    , id_20
);
  always id_5 <= #1 1;
  xor (
      id_15, id_14, id_2, id_0, id_12, id_17, id_3, id_7, id_4, id_6, id_13, id_1, id_9, id_16, id_8
  );
  module_0(
      id_14
  );
endmodule
