module mealy_fsm(clk, rst, din_bit, dout_bit);
	input clk, rst, din_bit;
	output dout_bit;
	
	reg [2:0] state, next;
	
	parameter start = 3'b000, st1 = 3'b001, st2 = 3'b010, ste = 3'b011, st4 = 3'b100;
	
	always @(posedge clk or negedge rst) begin
		// state register block
	end
	
	always @(state or din_bit) begin
		// next state logic block
	end
	
	// output logic block
	
endmodule
