/*
 * HAL_BUS.h
 *
 *  Created on: Oct 1, 2025
 *      Author: jagadeep.g
 */

#ifndef STM32H7XX_HAL_INC_HAL_BUS_H_
#define STM32H7XX_HAL_INC_HAL_BUS_H_

/*
 * macros for peripheral clock control
 */
#define ENABLE			1
#define DISABLE			0
#define SET				ENABLE
#define RESET			DISABLE

#define AHB4_BASE_ADDR		0x58020000UL
#define AHB3_BASE_ADDR		0x51000000UL
#define AHB2_BASE_ADDR		0x48020000UL
#define AHB1_BASE_ADDR		0x40020000UL
#define APB4_BASE_ADDR		0x58000000UL
#define APB3_BASE_ADDR		0x50000000UL
#define APB2_BASE_ADDR		0x40010000UL
#define APB1_BASE_ADDR		0x40000000UL

/**
 * base address of peripherals on AHB1 BUS
 */
#define DMA1_BASE_ADDR			0x40020000UL
#define	DMA2_BASE_ADDR			0x40020400UL
#define DMAMUX1_BASE_ADDR		0x40020800UL
#define ADC1_BASE_ADDR			0x40022000UL
#define ADC2_BASE_ADDR			0x40023200UL
#define ART_BASE_ADDR			0x40024400UL
#define ETH_BASE_ADDR			0x40028000UL
#define USB1_OTG_HS_BASE_ADDR	0x40040000UL
#define USB2_OTG_HS_BASE_ADDR	0x40080000UL


/**
 * base address of peripherals on AHB2 BUS
 */
#define DCMI_BASE_ADDR			0x48020000UL
#define CRYPTO_BASE_ADDR		0x48021000UL
#define HASH_BASE_ADDR			0x48021400UL
#define RNG_BASE_ADDR			0x48021800UL
#define SDMMC2_BASE_ADDR		0x48022400UL
#define DB_SDMMC2_BASE_ADDR		0x48022800UL
#define RAMECC2_BASE_ADDR		0x48023000UL


/**
 * base address of peripherals on AHB3 BUS
 */
#define GPV_BASE_ADDR			0x51000000UL
#define MDMA_BASE_ADDR			0x52000000UL
#define DMA2D_BASE_ADDR			0x52001000UL
#define	FLASH_CTRL_BASE_ADDR	0x52002000UL
#define JPEG_BASE_ADDR			0x52003000UL
#define FMC_CTRL_BASE_ADDR		0x52004000UL
#define QUADSPI_CTRL_BASE_ADDR	0x52005000UL
#define SDMMC1_BASE_ADDR		0x52007000UL
#define DB_SDMMC1_BASE_ADDR		0x52008000UL
#define RAMECC1_BASE_ADDR		0x52009000UL

/**
 * base address of peripherals on AHB4 BUS
 */
#define RCC_BASE_ADDR			0x58024400UL
#define PWR_BASE_ADDR			0x58024800UL
#define CRC_BASE_ADDR			0x58024C00UL
#define BDMA_BASE_ADDR			0x58025400UL
#define DMAMUX2_BASE_ADDR		0x58025800UL
#define ADC3_BASE_ADDR			0x58026000UL
#define HSEM_BASE_ADDR			0x58026400UL
#define RAMECC3_BASE_ADDR		0x58027000UL

/**
 * base address of peripherals on APB1 BUS
 */
#define TIM2_BASE_ADDR			0x40000000UL
#define TIM3_BASE_ADDR			0x40000400UL
#define TIM4_BASE_ADDR			0x40000800UL
#define TIM5_BASE_ADDR			0x40000C00UL
#define TIM6_BASE_ADDR			0x40001000UL
#define TIM7_BASE_ADDR			0x40001400UL
#define TIM12_BASE_ADDR			0x40001800UL
#define TIM13_BASE_ADDR			0x40001C00UL
#define TIM14_BASE_ADDR			0x40002000UL
#define LPTIM1_BASE_ADDR		0x40002400UL
#define WWDG2_BASE_ADDR			0x40002C00UL
#define SPI2_BASE_ADDR			0x40003800UL
#define I2S2_BASE_ADDR			0x40003800UL
#define SPI3_BASE_ADDR			0x40003C00UL
#define I2S3_BASE_ADDR			0x40003C00UL
#define SPDIFRX_BASE_ADDR		0x40004000UL
#define USART2_BASE_ADDR		0x40004400UL
#define USART3_BASE_ADDR		0x40004800UL
#define UART4_BASE_ADDR			0x40004C00UL
#define UART35_BASE_ADDR		0x40005000UL
#define I2C1_BASE_ADDR			0x40005400UL
#define I2C2_BASE_ADDR			0x40005800UL
#define I2C3_BASE_ADDR			0x40005C00UL
#define HDMI_CEC_BASE_ADDR		0x40006C00UL
#define DAC1_BASE_ADDR			0x40007400UL
#define UART7_BASE_ADDR			0x40007800UL
#define UART8_BASE_ADDR			0x40007C00UL
#define CRS_BASE_ADDR			0x40008400UL
#define SWPMI_BASE_ADDR			0x40008800UL
#define OPAMP_BASE_ADDR			0x40009000UL
#define MDIOS_BASE_ADDR			0x40009400UL
#define FDCAN1_BASE_ADDR		0x4000A000UL
#define FDCAN2_BASE_ADDR		0x4000A400UL
#define CAN_CCU_BASE_ADDR		0x4000A800UL
#define CAN_MSG_RAM_BASE_ADDR	0x4000AC00UL

/**
 * base address of peripherals on APB2 BUS
 */
#define TIM1_BASE_ADDR			0x40010000UL
#define TIM8_BASE_ADDR			0x40010400UL
#define USART1_BASE_ADDR		0x40011000UL
#define USART6_BASE_ADDR		0x40011400UL
#define SPI1_BASE_ADDR			0x40013000UL
#define I2S1_BASE_ADDR			0x40013000UL
#define SPI4_BASE_ADDR			0x40013400UL
#define TIM15_BASE_ADDR			0x40014000UL
#define TIM16_BASE_ADDR			0x40014400UL
#define TIM17_BASE_ADDR			0x40014800UL
#define SPI5_BASE_ADDR			0x40015000UL
#define SAI1_BASE_ADDR			0x40015800UL
#define SAI2_BASE_ADDR			0x40015C00UL
#define SAI3_BASE_ADDR			0x40016000UL
#define DFSDM1_BASE_ADDR		0x40017000UL
#define HRTIM_BASE_ADDR			0x40017400UL

/**
 * base address of peripherals on APB3 BUS
 */
#define DSUHOST_BASE_ADDR		0x50000000UL
#define LTDC_BASE_ADDR			0x50001000UL
#define WWDG1_BASE_ADDR			0x50003000UL

/**
 * base address of peripherals on APB4 BUS
 */
#define EXTI_BASE_ADDR			0x58000000UL
#define SYSCFG_BASE_ADDR		0x58000400UL
#define LPURT1_BASE_ADDR		0x58000C00UL
#define SPI6_BASE_ADDR			0x58001400UL
#define I2C4_BASE_ADDR			0x58001C00UL
#define LPTIM2_BASE_ADDR		0x58002400UL
#define LPTIM3_BASE_ADDR		0x58002800UL
#define LPTIM4_BASE_ADDR		0x58002C00UL
#define LPTIM5_BASE_ADDR		0x58003000UL
#define COMP1_2_BASE_ADDR		0x58003800UL
#define VERF_BASE_ADDR			0x58003C00UL
#define RTC_BKP_BASE_ADDR		0x58004000UL
#define IWDG1_BASE_ADDR			0x58004800UL
#define IWDG2_BASE_ADDR			0x58004C00UL
#define SAI4_BASE_ADDR			0x58005400UL


#endif /* STM32H7XX_HAL_INC_HAL_BUS_H_ */
