vendor_name = ModelSim
source_file = 1, C:/Users/Perry/Documents/GitHub/Embedded-systems-final-assignment/quartus_project/eatercpu.vhd
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, C:/Users/Perry/Documents/GitHub/Embedded-systems-final-assignment/quartus_project/db/eatercpu.cbx.xml
design_name = eatercpu
instance = comp, \output~output , output~output, eatercpu, 1
instance = comp, \input~input , input~input, eatercpu, 1
instance = comp, \~QUARTUS_CREATED_GND~I , ~QUARTUS_CREATED_GND~I, eatercpu, 1
