ARM GAS  /tmp/ccQMJGVN.s 			page 1


   1              		.cpu cortex-m3
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 1
   9              		.eabi_attribute 34, 1
  10              		.eabi_attribute 18, 4
  11              		.file	"stm32f1xx_hal_msp.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.section	.text.HAL_MspInit,"ax",%progbits
  16              		.align	1
  17              		.global	HAL_MspInit
  18              		.arch armv7-m
  19              		.syntax unified
  20              		.thumb
  21              		.thumb_func
  22              		.fpu softvfp
  24              	HAL_MspInit:
  25              	.LFB65:
  26              		.file 1 "Core/Src/stm32f1xx_hal_msp.c"
   1:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32f1xx_hal_msp.c **** /**
   3:Core/Src/stm32f1xx_hal_msp.c ****   ******************************************************************************
   4:Core/Src/stm32f1xx_hal_msp.c ****   * @file         stm32f1xx_hal_msp.c
   5:Core/Src/stm32f1xx_hal_msp.c ****   * @brief        This file provides code for the MSP Initialization
   6:Core/Src/stm32f1xx_hal_msp.c ****   *               and de-Initialization codes.
   7:Core/Src/stm32f1xx_hal_msp.c ****   ******************************************************************************
   8:Core/Src/stm32f1xx_hal_msp.c ****   * @attention
   9:Core/Src/stm32f1xx_hal_msp.c ****   *
  10:Core/Src/stm32f1xx_hal_msp.c ****   * <h2><center>&copy; Copyright (c) 2021 STMicroelectronics.
  11:Core/Src/stm32f1xx_hal_msp.c ****   * All rights reserved.</center></h2>
  12:Core/Src/stm32f1xx_hal_msp.c ****   *
  13:Core/Src/stm32f1xx_hal_msp.c ****   * This software component is licensed by ST under Ultimate Liberty license
  14:Core/Src/stm32f1xx_hal_msp.c ****   * SLA0044, the "License"; You may not use this file except in compliance with
  15:Core/Src/stm32f1xx_hal_msp.c ****   * the License. You may obtain a copy of the License at:
  16:Core/Src/stm32f1xx_hal_msp.c ****   *                             www.st.com/SLA0044
  17:Core/Src/stm32f1xx_hal_msp.c ****   *
  18:Core/Src/stm32f1xx_hal_msp.c ****   ******************************************************************************
  19:Core/Src/stm32f1xx_hal_msp.c ****   */
  20:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END Header */
  21:Core/Src/stm32f1xx_hal_msp.c **** 
  22:Core/Src/stm32f1xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  23:Core/Src/stm32f1xx_hal_msp.c **** #include "main.h"
  24:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  25:Core/Src/stm32f1xx_hal_msp.c **** 
  26:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END Includes */
  27:Core/Src/stm32f1xx_hal_msp.c **** extern DMA_HandleTypeDef hdma_adc1;
  28:Core/Src/stm32f1xx_hal_msp.c **** 
  29:Core/Src/stm32f1xx_hal_msp.c **** extern DMA_HandleTypeDef hdma_tim2_ch1;
  30:Core/Src/stm32f1xx_hal_msp.c **** 
  31:Core/Src/stm32f1xx_hal_msp.c **** extern DMA_HandleTypeDef hdma_tim5_ch1;
  32:Core/Src/stm32f1xx_hal_msp.c **** 
ARM GAS  /tmp/ccQMJGVN.s 			page 2


  33:Core/Src/stm32f1xx_hal_msp.c **** extern DMA_HandleTypeDef hdma_tim5_ch2;
  34:Core/Src/stm32f1xx_hal_msp.c **** 
  35:Core/Src/stm32f1xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  36:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN TD */
  37:Core/Src/stm32f1xx_hal_msp.c **** 
  38:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END TD */
  39:Core/Src/stm32f1xx_hal_msp.c **** 
  40:Core/Src/stm32f1xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
  41:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Define */
  42:Core/Src/stm32f1xx_hal_msp.c **** 
  43:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END Define */
  44:Core/Src/stm32f1xx_hal_msp.c **** 
  45:Core/Src/stm32f1xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  46:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  47:Core/Src/stm32f1xx_hal_msp.c **** 
  48:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END Macro */
  49:Core/Src/stm32f1xx_hal_msp.c **** 
  50:Core/Src/stm32f1xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  51:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN PV */
  52:Core/Src/stm32f1xx_hal_msp.c **** 
  53:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END PV */
  54:Core/Src/stm32f1xx_hal_msp.c **** 
  55:Core/Src/stm32f1xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  56:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  57:Core/Src/stm32f1xx_hal_msp.c **** 
  58:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END PFP */
  59:Core/Src/stm32f1xx_hal_msp.c **** 
  60:Core/Src/stm32f1xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  61:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  62:Core/Src/stm32f1xx_hal_msp.c **** 
  63:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  64:Core/Src/stm32f1xx_hal_msp.c **** 
  65:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  66:Core/Src/stm32f1xx_hal_msp.c **** 
  67:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END 0 */
  68:Core/Src/stm32f1xx_hal_msp.c **** 
  69:Core/Src/stm32f1xx_hal_msp.c **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
  70:Core/Src/stm32f1xx_hal_msp.c ****                                         /**
  71:Core/Src/stm32f1xx_hal_msp.c ****   * Initializes the Global MSP.
  72:Core/Src/stm32f1xx_hal_msp.c ****   */
  73:Core/Src/stm32f1xx_hal_msp.c **** void HAL_MspInit(void)
  74:Core/Src/stm32f1xx_hal_msp.c **** {
  27              		.loc 1 74 1 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 8
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31 0000 00B5     		push	{lr}
  32              		.cfi_def_cfa_offset 4
  33              		.cfi_offset 14, -4
  34 0002 83B0     		sub	sp, sp, #12
  35              		.cfi_def_cfa_offset 16
  75:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  76:Core/Src/stm32f1xx_hal_msp.c **** 
  77:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  78:Core/Src/stm32f1xx_hal_msp.c **** 
  79:Core/Src/stm32f1xx_hal_msp.c ****   __HAL_RCC_AFIO_CLK_ENABLE();
  36              		.loc 1 79 3 view .LVU1
ARM GAS  /tmp/ccQMJGVN.s 			page 3


  37              	.LBB2:
  38              		.loc 1 79 3 view .LVU2
  39              		.loc 1 79 3 view .LVU3
  40 0004 114B     		ldr	r3, .L3
  41 0006 9A69     		ldr	r2, [r3, #24]
  42 0008 42F00102 		orr	r2, r2, #1
  43 000c 9A61     		str	r2, [r3, #24]
  44              		.loc 1 79 3 view .LVU4
  45 000e 9A69     		ldr	r2, [r3, #24]
  46 0010 02F00102 		and	r2, r2, #1
  47 0014 0092     		str	r2, [sp]
  48              		.loc 1 79 3 view .LVU5
  49 0016 009A     		ldr	r2, [sp]
  50              	.LBE2:
  51              		.loc 1 79 3 view .LVU6
  80:Core/Src/stm32f1xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  52              		.loc 1 80 3 view .LVU7
  53              	.LBB3:
  54              		.loc 1 80 3 view .LVU8
  55              		.loc 1 80 3 view .LVU9
  56 0018 DA69     		ldr	r2, [r3, #28]
  57 001a 42F08052 		orr	r2, r2, #268435456
  58 001e DA61     		str	r2, [r3, #28]
  59              		.loc 1 80 3 view .LVU10
  60 0020 DB69     		ldr	r3, [r3, #28]
  61 0022 03F08053 		and	r3, r3, #268435456
  62 0026 0193     		str	r3, [sp, #4]
  63              		.loc 1 80 3 view .LVU11
  64 0028 019B     		ldr	r3, [sp, #4]
  65              	.LBE3:
  66              		.loc 1 80 3 view .LVU12
  81:Core/Src/stm32f1xx_hal_msp.c **** 
  82:Core/Src/stm32f1xx_hal_msp.c ****   /* System interrupt init*/
  83:Core/Src/stm32f1xx_hal_msp.c ****   /* PendSV_IRQn interrupt configuration */
  84:Core/Src/stm32f1xx_hal_msp.c ****   HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
  67              		.loc 1 84 3 view .LVU13
  68 002a 0022     		movs	r2, #0
  69 002c 0F21     		movs	r1, #15
  70 002e 6FF00100 		mvn	r0, #1
  71 0032 FFF7FEFF 		bl	HAL_NVIC_SetPriority
  72              	.LVL0:
  85:Core/Src/stm32f1xx_hal_msp.c **** 
  86:Core/Src/stm32f1xx_hal_msp.c ****   /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  87:Core/Src/stm32f1xx_hal_msp.c ****   */
  88:Core/Src/stm32f1xx_hal_msp.c ****   __HAL_AFIO_REMAP_SWJ_NOJTAG();
  73              		.loc 1 88 3 view .LVU14
  74              	.LBB4:
  75              		.loc 1 88 3 view .LVU15
  76 0036 064A     		ldr	r2, .L3+4
  77 0038 5368     		ldr	r3, [r2, #4]
  78              	.LVL1:
  79              		.loc 1 88 3 view .LVU16
  80 003a 23F0E063 		bic	r3, r3, #117440512
  81              	.LVL2:
  82              		.loc 1 88 3 view .LVU17
  83 003e 43F00073 		orr	r3, r3, #33554432
  84              	.LVL3:
ARM GAS  /tmp/ccQMJGVN.s 			page 4


  85              		.loc 1 88 3 view .LVU18
  86 0042 5360     		str	r3, [r2, #4]
  87              	.LBE4:
  88              		.loc 1 88 3 view .LVU19
  89:Core/Src/stm32f1xx_hal_msp.c **** 
  90:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  91:Core/Src/stm32f1xx_hal_msp.c **** 
  92:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  93:Core/Src/stm32f1xx_hal_msp.c **** }
  89              		.loc 1 93 1 is_stmt 0 view .LVU20
  90 0044 03B0     		add	sp, sp, #12
  91              		.cfi_def_cfa_offset 4
  92              		@ sp needed
  93 0046 5DF804FB 		ldr	pc, [sp], #4
  94              	.L4:
  95 004a 00BF     		.align	2
  96              	.L3:
  97 004c 00100240 		.word	1073876992
  98 0050 00000140 		.word	1073807360
  99              		.cfi_endproc
 100              	.LFE65:
 102              		.section	.text.HAL_ADC_MspInit,"ax",%progbits
 103              		.align	1
 104              		.global	HAL_ADC_MspInit
 105              		.syntax unified
 106              		.thumb
 107              		.thumb_func
 108              		.fpu softvfp
 110              	HAL_ADC_MspInit:
 111              	.LVL4:
 112              	.LFB66:
  94:Core/Src/stm32f1xx_hal_msp.c **** 
  95:Core/Src/stm32f1xx_hal_msp.c **** /**
  96:Core/Src/stm32f1xx_hal_msp.c **** * @brief ADC MSP Initialization
  97:Core/Src/stm32f1xx_hal_msp.c **** * This function configures the hardware resources used in this example
  98:Core/Src/stm32f1xx_hal_msp.c **** * @param hadc: ADC handle pointer
  99:Core/Src/stm32f1xx_hal_msp.c **** * @retval None
 100:Core/Src/stm32f1xx_hal_msp.c **** */
 101:Core/Src/stm32f1xx_hal_msp.c **** void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
 102:Core/Src/stm32f1xx_hal_msp.c **** {
 113              		.loc 1 102 1 is_stmt 1 view -0
 114              		.cfi_startproc
 115              		@ args = 0, pretend = 0, frame = 32
 116              		@ frame_needed = 0, uses_anonymous_args = 0
 117              		.loc 1 102 1 is_stmt 0 view .LVU22
 118 0000 30B5     		push	{r4, r5, lr}
 119              		.cfi_def_cfa_offset 12
 120              		.cfi_offset 4, -12
 121              		.cfi_offset 5, -8
 122              		.cfi_offset 14, -4
 123 0002 89B0     		sub	sp, sp, #36
 124              		.cfi_def_cfa_offset 48
 103:Core/Src/stm32f1xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 125              		.loc 1 103 3 is_stmt 1 view .LVU23
 126              		.loc 1 103 20 is_stmt 0 view .LVU24
 127 0004 0023     		movs	r3, #0
 128 0006 0493     		str	r3, [sp, #16]
ARM GAS  /tmp/ccQMJGVN.s 			page 5


 129 0008 0593     		str	r3, [sp, #20]
 130 000a 0693     		str	r3, [sp, #24]
 131 000c 0793     		str	r3, [sp, #28]
 104:Core/Src/stm32f1xx_hal_msp.c ****   if(hadc->Instance==ADC1)
 132              		.loc 1 104 3 is_stmt 1 view .LVU25
 133              		.loc 1 104 10 is_stmt 0 view .LVU26
 134 000e 0268     		ldr	r2, [r0]
 135              		.loc 1 104 5 view .LVU27
 136 0010 264B     		ldr	r3, .L11
 137 0012 9A42     		cmp	r2, r3
 138 0014 01D0     		beq	.L9
 139              	.LVL5:
 140              	.L5:
 105:Core/Src/stm32f1xx_hal_msp.c ****   {
 106:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspInit 0 */
 107:Core/Src/stm32f1xx_hal_msp.c **** 
 108:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END ADC1_MspInit 0 */
 109:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock enable */
 110:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_ADC1_CLK_ENABLE();
 111:Core/Src/stm32f1xx_hal_msp.c **** 
 112:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 113:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 114:Core/Src/stm32f1xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 115:Core/Src/stm32f1xx_hal_msp.c ****     PC1     ------> ADC1_IN11
 116:Core/Src/stm32f1xx_hal_msp.c ****     PA5     ------> ADC1_IN5
 117:Core/Src/stm32f1xx_hal_msp.c ****     PA6     ------> ADC1_IN6
 118:Core/Src/stm32f1xx_hal_msp.c ****     */
 119:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = LV_READ_Pin;
 120:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 121:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(LV_READ_GPIO_Port, &GPIO_InitStruct);
 122:Core/Src/stm32f1xx_hal_msp.c **** 
 123:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = THROTTLE_Pin|YAW_Pin;
 124:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 125:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 126:Core/Src/stm32f1xx_hal_msp.c **** 
 127:Core/Src/stm32f1xx_hal_msp.c ****     /* ADC1 DMA Init */
 128:Core/Src/stm32f1xx_hal_msp.c ****     /* ADC1 Init */
 129:Core/Src/stm32f1xx_hal_msp.c ****     hdma_adc1.Instance = DMA1_Channel1;
 130:Core/Src/stm32f1xx_hal_msp.c ****     hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 131:Core/Src/stm32f1xx_hal_msp.c ****     hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 132:Core/Src/stm32f1xx_hal_msp.c ****     hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 133:Core/Src/stm32f1xx_hal_msp.c ****     hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 134:Core/Src/stm32f1xx_hal_msp.c ****     hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 135:Core/Src/stm32f1xx_hal_msp.c ****     hdma_adc1.Init.Mode = DMA_CIRCULAR;
 136:Core/Src/stm32f1xx_hal_msp.c ****     hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 137:Core/Src/stm32f1xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 138:Core/Src/stm32f1xx_hal_msp.c ****     {
 139:Core/Src/stm32f1xx_hal_msp.c ****       Error_Handler();
 140:Core/Src/stm32f1xx_hal_msp.c ****     }
 141:Core/Src/stm32f1xx_hal_msp.c **** 
 142:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 143:Core/Src/stm32f1xx_hal_msp.c **** 
 144:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspInit 1 */
 145:Core/Src/stm32f1xx_hal_msp.c **** 
 146:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END ADC1_MspInit 1 */
 147:Core/Src/stm32f1xx_hal_msp.c ****   }
 148:Core/Src/stm32f1xx_hal_msp.c **** 
ARM GAS  /tmp/ccQMJGVN.s 			page 6


 149:Core/Src/stm32f1xx_hal_msp.c **** }
 141              		.loc 1 149 1 view .LVU28
 142 0016 09B0     		add	sp, sp, #36
 143              		.cfi_remember_state
 144              		.cfi_def_cfa_offset 12
 145              		@ sp needed
 146 0018 30BD     		pop	{r4, r5, pc}
 147              	.LVL6:
 148              	.L9:
 149              		.cfi_restore_state
 150              		.loc 1 149 1 view .LVU29
 151 001a 0446     		mov	r4, r0
 110:Core/Src/stm32f1xx_hal_msp.c **** 
 152              		.loc 1 110 5 is_stmt 1 view .LVU30
 153              	.LBB5:
 110:Core/Src/stm32f1xx_hal_msp.c **** 
 154              		.loc 1 110 5 view .LVU31
 110:Core/Src/stm32f1xx_hal_msp.c **** 
 155              		.loc 1 110 5 view .LVU32
 156 001c 03F56C43 		add	r3, r3, #60416
 157 0020 9A69     		ldr	r2, [r3, #24]
 158 0022 42F40072 		orr	r2, r2, #512
 159 0026 9A61     		str	r2, [r3, #24]
 110:Core/Src/stm32f1xx_hal_msp.c **** 
 160              		.loc 1 110 5 view .LVU33
 161 0028 9A69     		ldr	r2, [r3, #24]
 162 002a 02F40072 		and	r2, r2, #512
 163 002e 0192     		str	r2, [sp, #4]
 110:Core/Src/stm32f1xx_hal_msp.c **** 
 164              		.loc 1 110 5 view .LVU34
 165 0030 019A     		ldr	r2, [sp, #4]
 166              	.LBE5:
 110:Core/Src/stm32f1xx_hal_msp.c **** 
 167              		.loc 1 110 5 view .LVU35
 112:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 168              		.loc 1 112 5 view .LVU36
 169              	.LBB6:
 112:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 170              		.loc 1 112 5 view .LVU37
 112:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 171              		.loc 1 112 5 view .LVU38
 172 0032 9A69     		ldr	r2, [r3, #24]
 173 0034 42F01002 		orr	r2, r2, #16
 174 0038 9A61     		str	r2, [r3, #24]
 112:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 175              		.loc 1 112 5 view .LVU39
 176 003a 9A69     		ldr	r2, [r3, #24]
 177 003c 02F01002 		and	r2, r2, #16
 178 0040 0292     		str	r2, [sp, #8]
 112:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 179              		.loc 1 112 5 view .LVU40
 180 0042 029A     		ldr	r2, [sp, #8]
 181              	.LBE6:
 112:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 182              		.loc 1 112 5 view .LVU41
 113:Core/Src/stm32f1xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 183              		.loc 1 113 5 view .LVU42
ARM GAS  /tmp/ccQMJGVN.s 			page 7


 184              	.LBB7:
 113:Core/Src/stm32f1xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 185              		.loc 1 113 5 view .LVU43
 113:Core/Src/stm32f1xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 186              		.loc 1 113 5 view .LVU44
 187 0044 9A69     		ldr	r2, [r3, #24]
 188 0046 42F00402 		orr	r2, r2, #4
 189 004a 9A61     		str	r2, [r3, #24]
 113:Core/Src/stm32f1xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 190              		.loc 1 113 5 view .LVU45
 191 004c 9B69     		ldr	r3, [r3, #24]
 192 004e 03F00403 		and	r3, r3, #4
 193 0052 0393     		str	r3, [sp, #12]
 113:Core/Src/stm32f1xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 194              		.loc 1 113 5 view .LVU46
 195 0054 039B     		ldr	r3, [sp, #12]
 196              	.LBE7:
 113:Core/Src/stm32f1xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 197              		.loc 1 113 5 view .LVU47
 119:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 198              		.loc 1 119 5 view .LVU48
 119:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 199              		.loc 1 119 25 is_stmt 0 view .LVU49
 200 0056 0223     		movs	r3, #2
 201 0058 0493     		str	r3, [sp, #16]
 120:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(LV_READ_GPIO_Port, &GPIO_InitStruct);
 202              		.loc 1 120 5 is_stmt 1 view .LVU50
 120:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(LV_READ_GPIO_Port, &GPIO_InitStruct);
 203              		.loc 1 120 26 is_stmt 0 view .LVU51
 204 005a 0325     		movs	r5, #3
 205 005c 0595     		str	r5, [sp, #20]
 121:Core/Src/stm32f1xx_hal_msp.c **** 
 206              		.loc 1 121 5 is_stmt 1 view .LVU52
 207 005e 04A9     		add	r1, sp, #16
 208 0060 1348     		ldr	r0, .L11+4
 209              	.LVL7:
 121:Core/Src/stm32f1xx_hal_msp.c **** 
 210              		.loc 1 121 5 is_stmt 0 view .LVU53
 211 0062 FFF7FEFF 		bl	HAL_GPIO_Init
 212              	.LVL8:
 123:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 213              		.loc 1 123 5 is_stmt 1 view .LVU54
 123:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 214              		.loc 1 123 25 is_stmt 0 view .LVU55
 215 0066 6023     		movs	r3, #96
 216 0068 0493     		str	r3, [sp, #16]
 124:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 217              		.loc 1 124 5 is_stmt 1 view .LVU56
 124:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 218              		.loc 1 124 26 is_stmt 0 view .LVU57
 219 006a 0595     		str	r5, [sp, #20]
 125:Core/Src/stm32f1xx_hal_msp.c **** 
 220              		.loc 1 125 5 is_stmt 1 view .LVU58
 221 006c 04A9     		add	r1, sp, #16
 222 006e 1148     		ldr	r0, .L11+8
 223 0070 FFF7FEFF 		bl	HAL_GPIO_Init
 224              	.LVL9:
ARM GAS  /tmp/ccQMJGVN.s 			page 8


 129:Core/Src/stm32f1xx_hal_msp.c ****     hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 225              		.loc 1 129 5 view .LVU59
 129:Core/Src/stm32f1xx_hal_msp.c ****     hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 226              		.loc 1 129 24 is_stmt 0 view .LVU60
 227 0074 1048     		ldr	r0, .L11+12
 228 0076 114B     		ldr	r3, .L11+16
 229 0078 0360     		str	r3, [r0]
 130:Core/Src/stm32f1xx_hal_msp.c ****     hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 230              		.loc 1 130 5 is_stmt 1 view .LVU61
 130:Core/Src/stm32f1xx_hal_msp.c ****     hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 231              		.loc 1 130 30 is_stmt 0 view .LVU62
 232 007a 0023     		movs	r3, #0
 233 007c 4360     		str	r3, [r0, #4]
 131:Core/Src/stm32f1xx_hal_msp.c ****     hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 234              		.loc 1 131 5 is_stmt 1 view .LVU63
 131:Core/Src/stm32f1xx_hal_msp.c ****     hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 235              		.loc 1 131 30 is_stmt 0 view .LVU64
 236 007e 8360     		str	r3, [r0, #8]
 132:Core/Src/stm32f1xx_hal_msp.c ****     hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 237              		.loc 1 132 5 is_stmt 1 view .LVU65
 132:Core/Src/stm32f1xx_hal_msp.c ****     hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 238              		.loc 1 132 27 is_stmt 0 view .LVU66
 239 0080 8022     		movs	r2, #128
 240 0082 C260     		str	r2, [r0, #12]
 133:Core/Src/stm32f1xx_hal_msp.c ****     hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 241              		.loc 1 133 5 is_stmt 1 view .LVU67
 133:Core/Src/stm32f1xx_hal_msp.c ****     hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 242              		.loc 1 133 40 is_stmt 0 view .LVU68
 243 0084 4FF40072 		mov	r2, #512
 244 0088 0261     		str	r2, [r0, #16]
 134:Core/Src/stm32f1xx_hal_msp.c ****     hdma_adc1.Init.Mode = DMA_CIRCULAR;
 245              		.loc 1 134 5 is_stmt 1 view .LVU69
 134:Core/Src/stm32f1xx_hal_msp.c ****     hdma_adc1.Init.Mode = DMA_CIRCULAR;
 246              		.loc 1 134 37 is_stmt 0 view .LVU70
 247 008a 4FF40062 		mov	r2, #2048
 248 008e 4261     		str	r2, [r0, #20]
 135:Core/Src/stm32f1xx_hal_msp.c ****     hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 249              		.loc 1 135 5 is_stmt 1 view .LVU71
 135:Core/Src/stm32f1xx_hal_msp.c ****     hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 250              		.loc 1 135 25 is_stmt 0 view .LVU72
 251 0090 2022     		movs	r2, #32
 252 0092 8261     		str	r2, [r0, #24]
 136:Core/Src/stm32f1xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 253              		.loc 1 136 5 is_stmt 1 view .LVU73
 136:Core/Src/stm32f1xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 254              		.loc 1 136 29 is_stmt 0 view .LVU74
 255 0094 C361     		str	r3, [r0, #28]
 137:Core/Src/stm32f1xx_hal_msp.c ****     {
 256              		.loc 1 137 5 is_stmt 1 view .LVU75
 137:Core/Src/stm32f1xx_hal_msp.c ****     {
 257              		.loc 1 137 9 is_stmt 0 view .LVU76
 258 0096 FFF7FEFF 		bl	HAL_DMA_Init
 259              	.LVL10:
 137:Core/Src/stm32f1xx_hal_msp.c ****     {
 260              		.loc 1 137 8 view .LVU77
 261 009a 18B9     		cbnz	r0, .L10
 262              	.L7:
ARM GAS  /tmp/ccQMJGVN.s 			page 9


 142:Core/Src/stm32f1xx_hal_msp.c **** 
 263              		.loc 1 142 5 is_stmt 1 view .LVU78
 142:Core/Src/stm32f1xx_hal_msp.c **** 
 264              		.loc 1 142 5 view .LVU79
 265 009c 064B     		ldr	r3, .L11+12
 266 009e 2362     		str	r3, [r4, #32]
 142:Core/Src/stm32f1xx_hal_msp.c **** 
 267              		.loc 1 142 5 view .LVU80
 268 00a0 5C62     		str	r4, [r3, #36]
 142:Core/Src/stm32f1xx_hal_msp.c **** 
 269              		.loc 1 142 5 view .LVU81
 270              		.loc 1 149 1 is_stmt 0 view .LVU82
 271 00a2 B8E7     		b	.L5
 272              	.L10:
 139:Core/Src/stm32f1xx_hal_msp.c ****     }
 273              		.loc 1 139 7 is_stmt 1 view .LVU83
 274 00a4 FFF7FEFF 		bl	Error_Handler
 275              	.LVL11:
 276 00a8 F8E7     		b	.L7
 277              	.L12:
 278 00aa 00BF     		.align	2
 279              	.L11:
 280 00ac 00240140 		.word	1073816576
 281 00b0 00100140 		.word	1073811456
 282 00b4 00080140 		.word	1073809408
 283 00b8 00000000 		.word	hdma_adc1
 284 00bc 08000240 		.word	1073872904
 285              		.cfi_endproc
 286              	.LFE66:
 288              		.section	.text.HAL_ADC_MspDeInit,"ax",%progbits
 289              		.align	1
 290              		.global	HAL_ADC_MspDeInit
 291              		.syntax unified
 292              		.thumb
 293              		.thumb_func
 294              		.fpu softvfp
 296              	HAL_ADC_MspDeInit:
 297              	.LVL12:
 298              	.LFB67:
 150:Core/Src/stm32f1xx_hal_msp.c **** 
 151:Core/Src/stm32f1xx_hal_msp.c **** /**
 152:Core/Src/stm32f1xx_hal_msp.c **** * @brief ADC MSP De-Initialization
 153:Core/Src/stm32f1xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 154:Core/Src/stm32f1xx_hal_msp.c **** * @param hadc: ADC handle pointer
 155:Core/Src/stm32f1xx_hal_msp.c **** * @retval None
 156:Core/Src/stm32f1xx_hal_msp.c **** */
 157:Core/Src/stm32f1xx_hal_msp.c **** void HAL_ADC_MspDeInit(ADC_HandleTypeDef* hadc)
 158:Core/Src/stm32f1xx_hal_msp.c **** {
 299              		.loc 1 158 1 view -0
 300              		.cfi_startproc
 301              		@ args = 0, pretend = 0, frame = 0
 302              		@ frame_needed = 0, uses_anonymous_args = 0
 159:Core/Src/stm32f1xx_hal_msp.c ****   if(hadc->Instance==ADC1)
 303              		.loc 1 159 3 view .LVU85
 304              		.loc 1 159 10 is_stmt 0 view .LVU86
 305 0000 0268     		ldr	r2, [r0]
 306              		.loc 1 159 5 view .LVU87
ARM GAS  /tmp/ccQMJGVN.s 			page 10


 307 0002 0B4B     		ldr	r3, .L20
 308 0004 9A42     		cmp	r2, r3
 309 0006 00D0     		beq	.L19
 310 0008 7047     		bx	lr
 311              	.L19:
 158:Core/Src/stm32f1xx_hal_msp.c ****   if(hadc->Instance==ADC1)
 312              		.loc 1 158 1 view .LVU88
 313 000a 10B5     		push	{r4, lr}
 314              		.cfi_def_cfa_offset 8
 315              		.cfi_offset 4, -8
 316              		.cfi_offset 14, -4
 317 000c 0446     		mov	r4, r0
 160:Core/Src/stm32f1xx_hal_msp.c ****   {
 161:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspDeInit 0 */
 162:Core/Src/stm32f1xx_hal_msp.c **** 
 163:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END ADC1_MspDeInit 0 */
 164:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock disable */
 165:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_ADC1_CLK_DISABLE();
 318              		.loc 1 165 5 is_stmt 1 view .LVU89
 319 000e 094A     		ldr	r2, .L20+4
 320 0010 9369     		ldr	r3, [r2, #24]
 321 0012 23F40073 		bic	r3, r3, #512
 322 0016 9361     		str	r3, [r2, #24]
 166:Core/Src/stm32f1xx_hal_msp.c **** 
 167:Core/Src/stm32f1xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 168:Core/Src/stm32f1xx_hal_msp.c ****     PC1     ------> ADC1_IN11
 169:Core/Src/stm32f1xx_hal_msp.c ****     PA5     ------> ADC1_IN5
 170:Core/Src/stm32f1xx_hal_msp.c ****     PA6     ------> ADC1_IN6
 171:Core/Src/stm32f1xx_hal_msp.c ****     */
 172:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_DeInit(LV_READ_GPIO_Port, LV_READ_Pin);
 323              		.loc 1 172 5 view .LVU90
 324 0018 0221     		movs	r1, #2
 325 001a 0748     		ldr	r0, .L20+8
 326              	.LVL13:
 327              		.loc 1 172 5 is_stmt 0 view .LVU91
 328 001c FFF7FEFF 		bl	HAL_GPIO_DeInit
 329              	.LVL14:
 173:Core/Src/stm32f1xx_hal_msp.c **** 
 174:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, THROTTLE_Pin|YAW_Pin);
 330              		.loc 1 174 5 is_stmt 1 view .LVU92
 331 0020 6021     		movs	r1, #96
 332 0022 0648     		ldr	r0, .L20+12
 333 0024 FFF7FEFF 		bl	HAL_GPIO_DeInit
 334              	.LVL15:
 175:Core/Src/stm32f1xx_hal_msp.c **** 
 176:Core/Src/stm32f1xx_hal_msp.c ****     /* ADC1 DMA DeInit */
 177:Core/Src/stm32f1xx_hal_msp.c ****     HAL_DMA_DeInit(hadc->DMA_Handle);
 335              		.loc 1 177 5 view .LVU93
 336 0028 206A     		ldr	r0, [r4, #32]
 337 002a FFF7FEFF 		bl	HAL_DMA_DeInit
 338              	.LVL16:
 178:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspDeInit 1 */
 179:Core/Src/stm32f1xx_hal_msp.c **** 
 180:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END ADC1_MspDeInit 1 */
 181:Core/Src/stm32f1xx_hal_msp.c ****   }
 182:Core/Src/stm32f1xx_hal_msp.c **** 
 183:Core/Src/stm32f1xx_hal_msp.c **** }
ARM GAS  /tmp/ccQMJGVN.s 			page 11


 339              		.loc 1 183 1 is_stmt 0 view .LVU94
 340 002e 10BD     		pop	{r4, pc}
 341              	.LVL17:
 342              	.L21:
 343              		.loc 1 183 1 view .LVU95
 344              		.align	2
 345              	.L20:
 346 0030 00240140 		.word	1073816576
 347 0034 00100240 		.word	1073876992
 348 0038 00100140 		.word	1073811456
 349 003c 00080140 		.word	1073809408
 350              		.cfi_endproc
 351              	.LFE67:
 353              		.section	.text.HAL_CAN_MspInit,"ax",%progbits
 354              		.align	1
 355              		.global	HAL_CAN_MspInit
 356              		.syntax unified
 357              		.thumb
 358              		.thumb_func
 359              		.fpu softvfp
 361              	HAL_CAN_MspInit:
 362              	.LVL18:
 363              	.LFB68:
 184:Core/Src/stm32f1xx_hal_msp.c **** 
 185:Core/Src/stm32f1xx_hal_msp.c **** static uint32_t HAL_RCC_CAN1_CLK_ENABLED=0;
 186:Core/Src/stm32f1xx_hal_msp.c **** 
 187:Core/Src/stm32f1xx_hal_msp.c **** /**
 188:Core/Src/stm32f1xx_hal_msp.c **** * @brief CAN MSP Initialization
 189:Core/Src/stm32f1xx_hal_msp.c **** * This function configures the hardware resources used in this example
 190:Core/Src/stm32f1xx_hal_msp.c **** * @param hcan: CAN handle pointer
 191:Core/Src/stm32f1xx_hal_msp.c **** * @retval None
 192:Core/Src/stm32f1xx_hal_msp.c **** */
 193:Core/Src/stm32f1xx_hal_msp.c **** void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
 194:Core/Src/stm32f1xx_hal_msp.c **** {
 364              		.loc 1 194 1 is_stmt 1 view -0
 365              		.cfi_startproc
 366              		@ args = 0, pretend = 0, frame = 40
 367              		@ frame_needed = 0, uses_anonymous_args = 0
 368              		.loc 1 194 1 is_stmt 0 view .LVU97
 369 0000 30B5     		push	{r4, r5, lr}
 370              		.cfi_def_cfa_offset 12
 371              		.cfi_offset 4, -12
 372              		.cfi_offset 5, -8
 373              		.cfi_offset 14, -4
 374 0002 8BB0     		sub	sp, sp, #44
 375              		.cfi_def_cfa_offset 56
 195:Core/Src/stm32f1xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 376              		.loc 1 195 3 is_stmt 1 view .LVU98
 377              		.loc 1 195 20 is_stmt 0 view .LVU99
 378 0004 0023     		movs	r3, #0
 379 0006 0693     		str	r3, [sp, #24]
 380 0008 0793     		str	r3, [sp, #28]
 381 000a 0893     		str	r3, [sp, #32]
 382 000c 0993     		str	r3, [sp, #36]
 196:Core/Src/stm32f1xx_hal_msp.c ****   if(hcan->Instance==CAN1)
 383              		.loc 1 196 3 is_stmt 1 view .LVU100
 384              		.loc 1 196 10 is_stmt 0 view .LVU101
ARM GAS  /tmp/ccQMJGVN.s 			page 12


 385 000e 0368     		ldr	r3, [r0]
 386              		.loc 1 196 5 view .LVU102
 387 0010 424A     		ldr	r2, .L32
 388 0012 9342     		cmp	r3, r2
 389 0014 04D0     		beq	.L28
 197:Core/Src/stm32f1xx_hal_msp.c ****   {
 198:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN CAN1_MspInit 0 */
 199:Core/Src/stm32f1xx_hal_msp.c **** 
 200:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END CAN1_MspInit 0 */
 201:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock enable */
 202:Core/Src/stm32f1xx_hal_msp.c ****     HAL_RCC_CAN1_CLK_ENABLED++;
 203:Core/Src/stm32f1xx_hal_msp.c ****     if(HAL_RCC_CAN1_CLK_ENABLED==1){
 204:Core/Src/stm32f1xx_hal_msp.c ****       __HAL_RCC_CAN1_CLK_ENABLE();
 205:Core/Src/stm32f1xx_hal_msp.c ****     }
 206:Core/Src/stm32f1xx_hal_msp.c **** 
 207:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 208:Core/Src/stm32f1xx_hal_msp.c ****     /**CAN1 GPIO Configuration
 209:Core/Src/stm32f1xx_hal_msp.c ****     PA11     ------> CAN1_RX
 210:Core/Src/stm32f1xx_hal_msp.c ****     PA12     ------> CAN1_TX
 211:Core/Src/stm32f1xx_hal_msp.c ****     */
 212:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_11;
 213:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 214:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 215:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 216:Core/Src/stm32f1xx_hal_msp.c **** 
 217:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_12;
 218:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 219:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 220:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 221:Core/Src/stm32f1xx_hal_msp.c **** 
 222:Core/Src/stm32f1xx_hal_msp.c ****     /* CAN1 interrupt Init */
 223:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 5, 0);
 224:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 225:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN CAN1_MspInit 1 */
 226:Core/Src/stm32f1xx_hal_msp.c **** 
 227:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END CAN1_MspInit 1 */
 228:Core/Src/stm32f1xx_hal_msp.c ****   }
 229:Core/Src/stm32f1xx_hal_msp.c ****   else if(hcan->Instance==CAN2)
 390              		.loc 1 229 8 is_stmt 1 view .LVU103
 391              		.loc 1 229 10 is_stmt 0 view .LVU104
 392 0016 424A     		ldr	r2, .L32+4
 393 0018 9342     		cmp	r3, r2
 394 001a 3BD0     		beq	.L29
 395              	.LVL19:
 396              	.L22:
 230:Core/Src/stm32f1xx_hal_msp.c ****   {
 231:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN CAN2_MspInit 0 */
 232:Core/Src/stm32f1xx_hal_msp.c **** 
 233:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END CAN2_MspInit 0 */
 234:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock enable */
 235:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_CAN2_CLK_ENABLE();
 236:Core/Src/stm32f1xx_hal_msp.c ****     HAL_RCC_CAN1_CLK_ENABLED++;
 237:Core/Src/stm32f1xx_hal_msp.c ****     if(HAL_RCC_CAN1_CLK_ENABLED==1){
 238:Core/Src/stm32f1xx_hal_msp.c ****       __HAL_RCC_CAN1_CLK_ENABLE();
 239:Core/Src/stm32f1xx_hal_msp.c ****     }
 240:Core/Src/stm32f1xx_hal_msp.c **** 
 241:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
ARM GAS  /tmp/ccQMJGVN.s 			page 13


 242:Core/Src/stm32f1xx_hal_msp.c ****     /**CAN2 GPIO Configuration
 243:Core/Src/stm32f1xx_hal_msp.c ****     PB12     ------> CAN2_RX
 244:Core/Src/stm32f1xx_hal_msp.c ****     PB13     ------> CAN2_TX
 245:Core/Src/stm32f1xx_hal_msp.c ****     */
 246:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_12;
 247:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 248:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 249:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 250:Core/Src/stm32f1xx_hal_msp.c **** 
 251:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_13;
 252:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 253:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 254:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 255:Core/Src/stm32f1xx_hal_msp.c **** 
 256:Core/Src/stm32f1xx_hal_msp.c ****     /* CAN2 interrupt Init */
 257:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_SetPriority(CAN2_RX1_IRQn, 5, 0);
 258:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(CAN2_RX1_IRQn);
 259:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN CAN2_MspInit 1 */
 260:Core/Src/stm32f1xx_hal_msp.c **** 
 261:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END CAN2_MspInit 1 */
 262:Core/Src/stm32f1xx_hal_msp.c ****   }
 263:Core/Src/stm32f1xx_hal_msp.c **** 
 264:Core/Src/stm32f1xx_hal_msp.c **** }
 397              		.loc 1 264 1 view .LVU105
 398 001c 0BB0     		add	sp, sp, #44
 399              		.cfi_remember_state
 400              		.cfi_def_cfa_offset 12
 401              		@ sp needed
 402 001e 30BD     		pop	{r4, r5, pc}
 403              	.LVL20:
 404              	.L28:
 405              		.cfi_restore_state
 202:Core/Src/stm32f1xx_hal_msp.c ****     if(HAL_RCC_CAN1_CLK_ENABLED==1){
 406              		.loc 1 202 5 is_stmt 1 view .LVU106
 202:Core/Src/stm32f1xx_hal_msp.c ****     if(HAL_RCC_CAN1_CLK_ENABLED==1){
 407              		.loc 1 202 29 is_stmt 0 view .LVU107
 408 0020 404A     		ldr	r2, .L32+8
 409 0022 1368     		ldr	r3, [r2]
 410 0024 0133     		adds	r3, r3, #1
 411 0026 1360     		str	r3, [r2]
 203:Core/Src/stm32f1xx_hal_msp.c ****       __HAL_RCC_CAN1_CLK_ENABLE();
 412              		.loc 1 203 5 is_stmt 1 view .LVU108
 203:Core/Src/stm32f1xx_hal_msp.c ****       __HAL_RCC_CAN1_CLK_ENABLE();
 413              		.loc 1 203 7 is_stmt 0 view .LVU109
 414 0028 012B     		cmp	r3, #1
 415 002a 28D0     		beq	.L30
 416              	.L24:
 204:Core/Src/stm32f1xx_hal_msp.c ****     }
 417              		.loc 1 204 7 is_stmt 1 discriminator 1 view .LVU110
 207:Core/Src/stm32f1xx_hal_msp.c ****     /**CAN1 GPIO Configuration
 418              		.loc 1 207 5 discriminator 1 view .LVU111
 419              	.LBB8:
 207:Core/Src/stm32f1xx_hal_msp.c ****     /**CAN1 GPIO Configuration
 420              		.loc 1 207 5 discriminator 1 view .LVU112
 207:Core/Src/stm32f1xx_hal_msp.c ****     /**CAN1 GPIO Configuration
 421              		.loc 1 207 5 discriminator 1 view .LVU113
 422 002c 3E4B     		ldr	r3, .L32+12
ARM GAS  /tmp/ccQMJGVN.s 			page 14


 423 002e 9A69     		ldr	r2, [r3, #24]
 424 0030 42F00402 		orr	r2, r2, #4
 425 0034 9A61     		str	r2, [r3, #24]
 207:Core/Src/stm32f1xx_hal_msp.c ****     /**CAN1 GPIO Configuration
 426              		.loc 1 207 5 discriminator 1 view .LVU114
 427 0036 9B69     		ldr	r3, [r3, #24]
 428 0038 03F00403 		and	r3, r3, #4
 429 003c 0293     		str	r3, [sp, #8]
 207:Core/Src/stm32f1xx_hal_msp.c ****     /**CAN1 GPIO Configuration
 430              		.loc 1 207 5 discriminator 1 view .LVU115
 431 003e 029B     		ldr	r3, [sp, #8]
 432              	.LBE8:
 207:Core/Src/stm32f1xx_hal_msp.c ****     /**CAN1 GPIO Configuration
 433              		.loc 1 207 5 discriminator 1 view .LVU116
 212:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 434              		.loc 1 212 5 discriminator 1 view .LVU117
 212:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 435              		.loc 1 212 25 is_stmt 0 discriminator 1 view .LVU118
 436 0040 4FF40063 		mov	r3, #2048
 437 0044 0693     		str	r3, [sp, #24]
 213:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 438              		.loc 1 213 5 is_stmt 1 discriminator 1 view .LVU119
 213:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 439              		.loc 1 213 26 is_stmt 0 discriminator 1 view .LVU120
 440 0046 0024     		movs	r4, #0
 441 0048 0794     		str	r4, [sp, #28]
 214:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 442              		.loc 1 214 5 is_stmt 1 discriminator 1 view .LVU121
 214:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 443              		.loc 1 214 26 is_stmt 0 discriminator 1 view .LVU122
 444 004a 0894     		str	r4, [sp, #32]
 215:Core/Src/stm32f1xx_hal_msp.c **** 
 445              		.loc 1 215 5 is_stmt 1 discriminator 1 view .LVU123
 446 004c 374D     		ldr	r5, .L32+16
 447 004e 06A9     		add	r1, sp, #24
 448 0050 2846     		mov	r0, r5
 449              	.LVL21:
 215:Core/Src/stm32f1xx_hal_msp.c **** 
 450              		.loc 1 215 5 is_stmt 0 discriminator 1 view .LVU124
 451 0052 FFF7FEFF 		bl	HAL_GPIO_Init
 452              	.LVL22:
 217:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 453              		.loc 1 217 5 is_stmt 1 discriminator 1 view .LVU125
 217:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 454              		.loc 1 217 25 is_stmt 0 discriminator 1 view .LVU126
 455 0056 4FF48053 		mov	r3, #4096
 456 005a 0693     		str	r3, [sp, #24]
 218:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 457              		.loc 1 218 5 is_stmt 1 discriminator 1 view .LVU127
 218:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 458              		.loc 1 218 26 is_stmt 0 discriminator 1 view .LVU128
 459 005c 0223     		movs	r3, #2
 460 005e 0793     		str	r3, [sp, #28]
 219:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 461              		.loc 1 219 5 is_stmt 1 discriminator 1 view .LVU129
 219:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 462              		.loc 1 219 27 is_stmt 0 discriminator 1 view .LVU130
ARM GAS  /tmp/ccQMJGVN.s 			page 15


 463 0060 0323     		movs	r3, #3
 464 0062 0993     		str	r3, [sp, #36]
 220:Core/Src/stm32f1xx_hal_msp.c **** 
 465              		.loc 1 220 5 is_stmt 1 discriminator 1 view .LVU131
 466 0064 06A9     		add	r1, sp, #24
 467 0066 2846     		mov	r0, r5
 468 0068 FFF7FEFF 		bl	HAL_GPIO_Init
 469              	.LVL23:
 223:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 470              		.loc 1 223 5 discriminator 1 view .LVU132
 471 006c 2246     		mov	r2, r4
 472 006e 0521     		movs	r1, #5
 473 0070 1420     		movs	r0, #20
 474 0072 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 475              	.LVL24:
 224:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN CAN1_MspInit 1 */
 476              		.loc 1 224 5 discriminator 1 view .LVU133
 477 0076 1420     		movs	r0, #20
 478 0078 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 479              	.LVL25:
 480 007c CEE7     		b	.L22
 481              	.LVL26:
 482              	.L30:
 204:Core/Src/stm32f1xx_hal_msp.c ****     }
 483              		.loc 1 204 7 view .LVU134
 484              	.LBB9:
 204:Core/Src/stm32f1xx_hal_msp.c ****     }
 485              		.loc 1 204 7 view .LVU135
 204:Core/Src/stm32f1xx_hal_msp.c ****     }
 486              		.loc 1 204 7 view .LVU136
 487 007e 2A4B     		ldr	r3, .L32+12
 488 0080 DA69     		ldr	r2, [r3, #28]
 489 0082 42F00072 		orr	r2, r2, #33554432
 490 0086 DA61     		str	r2, [r3, #28]
 204:Core/Src/stm32f1xx_hal_msp.c ****     }
 491              		.loc 1 204 7 view .LVU137
 492 0088 DB69     		ldr	r3, [r3, #28]
 493 008a 03F00073 		and	r3, r3, #33554432
 494 008e 0193     		str	r3, [sp, #4]
 204:Core/Src/stm32f1xx_hal_msp.c ****     }
 495              		.loc 1 204 7 view .LVU138
 496 0090 019B     		ldr	r3, [sp, #4]
 497 0092 CBE7     		b	.L24
 498              	.L29:
 499              	.LBE9:
 235:Core/Src/stm32f1xx_hal_msp.c ****     HAL_RCC_CAN1_CLK_ENABLED++;
 500              		.loc 1 235 5 view .LVU139
 501              	.LBB10:
 235:Core/Src/stm32f1xx_hal_msp.c ****     HAL_RCC_CAN1_CLK_ENABLED++;
 502              		.loc 1 235 5 view .LVU140
 235:Core/Src/stm32f1xx_hal_msp.c ****     HAL_RCC_CAN1_CLK_ENABLED++;
 503              		.loc 1 235 5 view .LVU141
 504 0094 244B     		ldr	r3, .L32+12
 505 0096 DA69     		ldr	r2, [r3, #28]
 506 0098 42F08062 		orr	r2, r2, #67108864
 507 009c DA61     		str	r2, [r3, #28]
 235:Core/Src/stm32f1xx_hal_msp.c ****     HAL_RCC_CAN1_CLK_ENABLED++;
ARM GAS  /tmp/ccQMJGVN.s 			page 16


 508              		.loc 1 235 5 view .LVU142
 509 009e DB69     		ldr	r3, [r3, #28]
 510 00a0 03F08063 		and	r3, r3, #67108864
 511 00a4 0393     		str	r3, [sp, #12]
 235:Core/Src/stm32f1xx_hal_msp.c ****     HAL_RCC_CAN1_CLK_ENABLED++;
 512              		.loc 1 235 5 view .LVU143
 513 00a6 039B     		ldr	r3, [sp, #12]
 514              	.LBE10:
 235:Core/Src/stm32f1xx_hal_msp.c ****     HAL_RCC_CAN1_CLK_ENABLED++;
 515              		.loc 1 235 5 view .LVU144
 236:Core/Src/stm32f1xx_hal_msp.c ****     if(HAL_RCC_CAN1_CLK_ENABLED==1){
 516              		.loc 1 236 5 view .LVU145
 236:Core/Src/stm32f1xx_hal_msp.c ****     if(HAL_RCC_CAN1_CLK_ENABLED==1){
 517              		.loc 1 236 29 is_stmt 0 view .LVU146
 518 00a8 1E4A     		ldr	r2, .L32+8
 519 00aa 1368     		ldr	r3, [r2]
 520 00ac 0133     		adds	r3, r3, #1
 521 00ae 1360     		str	r3, [r2]
 237:Core/Src/stm32f1xx_hal_msp.c ****       __HAL_RCC_CAN1_CLK_ENABLE();
 522              		.loc 1 237 5 is_stmt 1 view .LVU147
 237:Core/Src/stm32f1xx_hal_msp.c ****       __HAL_RCC_CAN1_CLK_ENABLE();
 523              		.loc 1 237 7 is_stmt 0 view .LVU148
 524 00b0 012B     		cmp	r3, #1
 525 00b2 28D0     		beq	.L31
 526              	.L26:
 238:Core/Src/stm32f1xx_hal_msp.c ****     }
 527              		.loc 1 238 7 is_stmt 1 discriminator 1 view .LVU149
 241:Core/Src/stm32f1xx_hal_msp.c ****     /**CAN2 GPIO Configuration
 528              		.loc 1 241 5 discriminator 1 view .LVU150
 529              	.LBB11:
 241:Core/Src/stm32f1xx_hal_msp.c ****     /**CAN2 GPIO Configuration
 530              		.loc 1 241 5 discriminator 1 view .LVU151
 241:Core/Src/stm32f1xx_hal_msp.c ****     /**CAN2 GPIO Configuration
 531              		.loc 1 241 5 discriminator 1 view .LVU152
 532 00b4 1C4B     		ldr	r3, .L32+12
 533 00b6 9A69     		ldr	r2, [r3, #24]
 534 00b8 42F00802 		orr	r2, r2, #8
 535 00bc 9A61     		str	r2, [r3, #24]
 241:Core/Src/stm32f1xx_hal_msp.c ****     /**CAN2 GPIO Configuration
 536              		.loc 1 241 5 discriminator 1 view .LVU153
 537 00be 9B69     		ldr	r3, [r3, #24]
 538 00c0 03F00803 		and	r3, r3, #8
 539 00c4 0593     		str	r3, [sp, #20]
 241:Core/Src/stm32f1xx_hal_msp.c ****     /**CAN2 GPIO Configuration
 540              		.loc 1 241 5 discriminator 1 view .LVU154
 541 00c6 059B     		ldr	r3, [sp, #20]
 542              	.LBE11:
 241:Core/Src/stm32f1xx_hal_msp.c ****     /**CAN2 GPIO Configuration
 543              		.loc 1 241 5 discriminator 1 view .LVU155
 246:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 544              		.loc 1 246 5 discriminator 1 view .LVU156
 246:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 545              		.loc 1 246 25 is_stmt 0 discriminator 1 view .LVU157
 546 00c8 4FF48053 		mov	r3, #4096
 547 00cc 0693     		str	r3, [sp, #24]
 247:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 548              		.loc 1 247 5 is_stmt 1 discriminator 1 view .LVU158
ARM GAS  /tmp/ccQMJGVN.s 			page 17


 247:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 549              		.loc 1 247 26 is_stmt 0 discriminator 1 view .LVU159
 550 00ce 0024     		movs	r4, #0
 551 00d0 0794     		str	r4, [sp, #28]
 248:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 552              		.loc 1 248 5 is_stmt 1 discriminator 1 view .LVU160
 248:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 553              		.loc 1 248 26 is_stmt 0 discriminator 1 view .LVU161
 554 00d2 0894     		str	r4, [sp, #32]
 249:Core/Src/stm32f1xx_hal_msp.c **** 
 555              		.loc 1 249 5 is_stmt 1 discriminator 1 view .LVU162
 556 00d4 164D     		ldr	r5, .L32+20
 557 00d6 06A9     		add	r1, sp, #24
 558 00d8 2846     		mov	r0, r5
 559              	.LVL27:
 249:Core/Src/stm32f1xx_hal_msp.c **** 
 560              		.loc 1 249 5 is_stmt 0 discriminator 1 view .LVU163
 561 00da FFF7FEFF 		bl	HAL_GPIO_Init
 562              	.LVL28:
 251:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 563              		.loc 1 251 5 is_stmt 1 discriminator 1 view .LVU164
 251:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 564              		.loc 1 251 25 is_stmt 0 discriminator 1 view .LVU165
 565 00de 4FF40053 		mov	r3, #8192
 566 00e2 0693     		str	r3, [sp, #24]
 252:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 567              		.loc 1 252 5 is_stmt 1 discriminator 1 view .LVU166
 252:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 568              		.loc 1 252 26 is_stmt 0 discriminator 1 view .LVU167
 569 00e4 0223     		movs	r3, #2
 570 00e6 0793     		str	r3, [sp, #28]
 253:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 571              		.loc 1 253 5 is_stmt 1 discriminator 1 view .LVU168
 253:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 572              		.loc 1 253 27 is_stmt 0 discriminator 1 view .LVU169
 573 00e8 0323     		movs	r3, #3
 574 00ea 0993     		str	r3, [sp, #36]
 254:Core/Src/stm32f1xx_hal_msp.c **** 
 575              		.loc 1 254 5 is_stmt 1 discriminator 1 view .LVU170
 576 00ec 06A9     		add	r1, sp, #24
 577 00ee 2846     		mov	r0, r5
 578 00f0 FFF7FEFF 		bl	HAL_GPIO_Init
 579              	.LVL29:
 257:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(CAN2_RX1_IRQn);
 580              		.loc 1 257 5 discriminator 1 view .LVU171
 581 00f4 2246     		mov	r2, r4
 582 00f6 0521     		movs	r1, #5
 583 00f8 4120     		movs	r0, #65
 584 00fa FFF7FEFF 		bl	HAL_NVIC_SetPriority
 585              	.LVL30:
 258:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN CAN2_MspInit 1 */
 586              		.loc 1 258 5 discriminator 1 view .LVU172
 587 00fe 4120     		movs	r0, #65
 588 0100 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 589              	.LVL31:
 590              		.loc 1 264 1 is_stmt 0 discriminator 1 view .LVU173
 591 0104 8AE7     		b	.L22
ARM GAS  /tmp/ccQMJGVN.s 			page 18


 592              	.LVL32:
 593              	.L31:
 238:Core/Src/stm32f1xx_hal_msp.c ****     }
 594              		.loc 1 238 7 is_stmt 1 view .LVU174
 595              	.LBB12:
 238:Core/Src/stm32f1xx_hal_msp.c ****     }
 596              		.loc 1 238 7 view .LVU175
 238:Core/Src/stm32f1xx_hal_msp.c ****     }
 597              		.loc 1 238 7 view .LVU176
 598 0106 084B     		ldr	r3, .L32+12
 599 0108 DA69     		ldr	r2, [r3, #28]
 600 010a 42F00072 		orr	r2, r2, #33554432
 601 010e DA61     		str	r2, [r3, #28]
 238:Core/Src/stm32f1xx_hal_msp.c ****     }
 602              		.loc 1 238 7 view .LVU177
 603 0110 DB69     		ldr	r3, [r3, #28]
 604 0112 03F00073 		and	r3, r3, #33554432
 605 0116 0493     		str	r3, [sp, #16]
 238:Core/Src/stm32f1xx_hal_msp.c ****     }
 606              		.loc 1 238 7 view .LVU178
 607 0118 049B     		ldr	r3, [sp, #16]
 608 011a CBE7     		b	.L26
 609              	.L33:
 610              		.align	2
 611              	.L32:
 612 011c 00640040 		.word	1073767424
 613 0120 00680040 		.word	1073768448
 614 0124 00000000 		.word	.LANCHOR0
 615 0128 00100240 		.word	1073876992
 616 012c 00080140 		.word	1073809408
 617 0130 000C0140 		.word	1073810432
 618              	.LBE12:
 619              		.cfi_endproc
 620              	.LFE68:
 622              		.section	.text.HAL_CAN_MspDeInit,"ax",%progbits
 623              		.align	1
 624              		.global	HAL_CAN_MspDeInit
 625              		.syntax unified
 626              		.thumb
 627              		.thumb_func
 628              		.fpu softvfp
 630              	HAL_CAN_MspDeInit:
 631              	.LVL33:
 632              	.LFB69:
 265:Core/Src/stm32f1xx_hal_msp.c **** 
 266:Core/Src/stm32f1xx_hal_msp.c **** /**
 267:Core/Src/stm32f1xx_hal_msp.c **** * @brief CAN MSP De-Initialization
 268:Core/Src/stm32f1xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 269:Core/Src/stm32f1xx_hal_msp.c **** * @param hcan: CAN handle pointer
 270:Core/Src/stm32f1xx_hal_msp.c **** * @retval None
 271:Core/Src/stm32f1xx_hal_msp.c **** */
 272:Core/Src/stm32f1xx_hal_msp.c **** void HAL_CAN_MspDeInit(CAN_HandleTypeDef* hcan)
 273:Core/Src/stm32f1xx_hal_msp.c **** {
 633              		.loc 1 273 1 view -0
 634              		.cfi_startproc
 635              		@ args = 0, pretend = 0, frame = 0
 636              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  /tmp/ccQMJGVN.s 			page 19


 637              		.loc 1 273 1 is_stmt 0 view .LVU180
 638 0000 08B5     		push	{r3, lr}
 639              		.cfi_def_cfa_offset 8
 640              		.cfi_offset 3, -8
 641              		.cfi_offset 14, -4
 274:Core/Src/stm32f1xx_hal_msp.c ****   if(hcan->Instance==CAN1)
 642              		.loc 1 274 3 is_stmt 1 view .LVU181
 643              		.loc 1 274 10 is_stmt 0 view .LVU182
 644 0002 0368     		ldr	r3, [r0]
 645              		.loc 1 274 5 view .LVU183
 646 0004 194A     		ldr	r2, .L42
 647 0006 9342     		cmp	r3, r2
 648 0008 03D0     		beq	.L40
 275:Core/Src/stm32f1xx_hal_msp.c ****   {
 276:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN CAN1_MspDeInit 0 */
 277:Core/Src/stm32f1xx_hal_msp.c **** 
 278:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END CAN1_MspDeInit 0 */
 279:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock disable */
 280:Core/Src/stm32f1xx_hal_msp.c ****     HAL_RCC_CAN1_CLK_ENABLED--;
 281:Core/Src/stm32f1xx_hal_msp.c ****     if(HAL_RCC_CAN1_CLK_ENABLED==0){
 282:Core/Src/stm32f1xx_hal_msp.c ****       __HAL_RCC_CAN1_CLK_DISABLE();
 283:Core/Src/stm32f1xx_hal_msp.c ****     }
 284:Core/Src/stm32f1xx_hal_msp.c **** 
 285:Core/Src/stm32f1xx_hal_msp.c ****     /**CAN1 GPIO Configuration
 286:Core/Src/stm32f1xx_hal_msp.c ****     PA11     ------> CAN1_RX
 287:Core/Src/stm32f1xx_hal_msp.c ****     PA12     ------> CAN1_TX
 288:Core/Src/stm32f1xx_hal_msp.c ****     */
 289:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_11|GPIO_PIN_12);
 290:Core/Src/stm32f1xx_hal_msp.c **** 
 291:Core/Src/stm32f1xx_hal_msp.c ****     /* CAN1 interrupt DeInit */
 292:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(CAN1_RX0_IRQn);
 293:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN CAN1_MspDeInit 1 */
 294:Core/Src/stm32f1xx_hal_msp.c **** 
 295:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END CAN1_MspDeInit 1 */
 296:Core/Src/stm32f1xx_hal_msp.c ****   }
 297:Core/Src/stm32f1xx_hal_msp.c ****   else if(hcan->Instance==CAN2)
 649              		.loc 1 297 8 is_stmt 1 view .LVU184
 650              		.loc 1 297 10 is_stmt 0 view .LVU185
 651 000a 194A     		ldr	r2, .L42+4
 652 000c 9342     		cmp	r3, r2
 653 000e 13D0     		beq	.L41
 654              	.LVL34:
 655              	.L34:
 298:Core/Src/stm32f1xx_hal_msp.c ****   {
 299:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN CAN2_MspDeInit 0 */
 300:Core/Src/stm32f1xx_hal_msp.c **** 
 301:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END CAN2_MspDeInit 0 */
 302:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock disable */
 303:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_CAN2_CLK_DISABLE();
 304:Core/Src/stm32f1xx_hal_msp.c ****     HAL_RCC_CAN1_CLK_ENABLED--;
 305:Core/Src/stm32f1xx_hal_msp.c ****     if(HAL_RCC_CAN1_CLK_ENABLED==0){
 306:Core/Src/stm32f1xx_hal_msp.c ****       __HAL_RCC_CAN1_CLK_DISABLE();
 307:Core/Src/stm32f1xx_hal_msp.c ****     }
 308:Core/Src/stm32f1xx_hal_msp.c **** 
 309:Core/Src/stm32f1xx_hal_msp.c ****     /**CAN2 GPIO Configuration
 310:Core/Src/stm32f1xx_hal_msp.c ****     PB12     ------> CAN2_RX
 311:Core/Src/stm32f1xx_hal_msp.c ****     PB13     ------> CAN2_TX
ARM GAS  /tmp/ccQMJGVN.s 			page 20


 312:Core/Src/stm32f1xx_hal_msp.c ****     */
 313:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_12|GPIO_PIN_13);
 314:Core/Src/stm32f1xx_hal_msp.c **** 
 315:Core/Src/stm32f1xx_hal_msp.c ****     /* CAN2 interrupt DeInit */
 316:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(CAN2_RX1_IRQn);
 317:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN CAN2_MspDeInit 1 */
 318:Core/Src/stm32f1xx_hal_msp.c **** 
 319:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END CAN2_MspDeInit 1 */
 320:Core/Src/stm32f1xx_hal_msp.c ****   }
 321:Core/Src/stm32f1xx_hal_msp.c **** 
 322:Core/Src/stm32f1xx_hal_msp.c **** }
 656              		.loc 1 322 1 view .LVU186
 657 0010 08BD     		pop	{r3, pc}
 658              	.LVL35:
 659              	.L40:
 280:Core/Src/stm32f1xx_hal_msp.c ****     if(HAL_RCC_CAN1_CLK_ENABLED==0){
 660              		.loc 1 280 5 is_stmt 1 view .LVU187
 280:Core/Src/stm32f1xx_hal_msp.c ****     if(HAL_RCC_CAN1_CLK_ENABLED==0){
 661              		.loc 1 280 29 is_stmt 0 view .LVU188
 662 0012 184A     		ldr	r2, .L42+8
 663 0014 1368     		ldr	r3, [r2]
 664 0016 013B     		subs	r3, r3, #1
 665 0018 1360     		str	r3, [r2]
 281:Core/Src/stm32f1xx_hal_msp.c ****       __HAL_RCC_CAN1_CLK_DISABLE();
 666              		.loc 1 281 5 is_stmt 1 view .LVU189
 281:Core/Src/stm32f1xx_hal_msp.c ****       __HAL_RCC_CAN1_CLK_DISABLE();
 667              		.loc 1 281 7 is_stmt 0 view .LVU190
 668 001a 23B9     		cbnz	r3, .L36
 282:Core/Src/stm32f1xx_hal_msp.c ****     }
 669              		.loc 1 282 7 is_stmt 1 view .LVU191
 670 001c 164A     		ldr	r2, .L42+12
 671 001e D369     		ldr	r3, [r2, #28]
 672 0020 23F00073 		bic	r3, r3, #33554432
 673 0024 D361     		str	r3, [r2, #28]
 674              	.L36:
 289:Core/Src/stm32f1xx_hal_msp.c **** 
 675              		.loc 1 289 5 view .LVU192
 676 0026 4FF4C051 		mov	r1, #6144
 677 002a 1448     		ldr	r0, .L42+16
 678              	.LVL36:
 289:Core/Src/stm32f1xx_hal_msp.c **** 
 679              		.loc 1 289 5 is_stmt 0 view .LVU193
 680 002c FFF7FEFF 		bl	HAL_GPIO_DeInit
 681              	.LVL37:
 292:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN CAN1_MspDeInit 1 */
 682              		.loc 1 292 5 is_stmt 1 view .LVU194
 683 0030 1420     		movs	r0, #20
 684 0032 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 685              	.LVL38:
 686 0036 EBE7     		b	.L34
 687              	.LVL39:
 688              	.L41:
 303:Core/Src/stm32f1xx_hal_msp.c ****     HAL_RCC_CAN1_CLK_ENABLED--;
 689              		.loc 1 303 5 view .LVU195
 690 0038 02F5D432 		add	r2, r2, #108544
 691 003c D369     		ldr	r3, [r2, #28]
 692 003e 23F08063 		bic	r3, r3, #67108864
ARM GAS  /tmp/ccQMJGVN.s 			page 21


 693 0042 D361     		str	r3, [r2, #28]
 304:Core/Src/stm32f1xx_hal_msp.c ****     if(HAL_RCC_CAN1_CLK_ENABLED==0){
 694              		.loc 1 304 5 view .LVU196
 304:Core/Src/stm32f1xx_hal_msp.c ****     if(HAL_RCC_CAN1_CLK_ENABLED==0){
 695              		.loc 1 304 29 is_stmt 0 view .LVU197
 696 0044 0B4A     		ldr	r2, .L42+8
 697 0046 1368     		ldr	r3, [r2]
 698 0048 013B     		subs	r3, r3, #1
 699 004a 1360     		str	r3, [r2]
 305:Core/Src/stm32f1xx_hal_msp.c ****       __HAL_RCC_CAN1_CLK_DISABLE();
 700              		.loc 1 305 5 is_stmt 1 view .LVU198
 305:Core/Src/stm32f1xx_hal_msp.c ****       __HAL_RCC_CAN1_CLK_DISABLE();
 701              		.loc 1 305 7 is_stmt 0 view .LVU199
 702 004c 23B9     		cbnz	r3, .L38
 306:Core/Src/stm32f1xx_hal_msp.c ****     }
 703              		.loc 1 306 7 is_stmt 1 view .LVU200
 704 004e 0A4A     		ldr	r2, .L42+12
 705 0050 D369     		ldr	r3, [r2, #28]
 706 0052 23F00073 		bic	r3, r3, #33554432
 707 0056 D361     		str	r3, [r2, #28]
 708              	.L38:
 313:Core/Src/stm32f1xx_hal_msp.c **** 
 709              		.loc 1 313 5 view .LVU201
 710 0058 4FF44051 		mov	r1, #12288
 711 005c 0848     		ldr	r0, .L42+20
 712              	.LVL40:
 313:Core/Src/stm32f1xx_hal_msp.c **** 
 713              		.loc 1 313 5 is_stmt 0 view .LVU202
 714 005e FFF7FEFF 		bl	HAL_GPIO_DeInit
 715              	.LVL41:
 316:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN CAN2_MspDeInit 1 */
 716              		.loc 1 316 5 is_stmt 1 view .LVU203
 717 0062 4120     		movs	r0, #65
 718 0064 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 719              	.LVL42:
 720              		.loc 1 322 1 is_stmt 0 view .LVU204
 721 0068 D2E7     		b	.L34
 722              	.L43:
 723 006a 00BF     		.align	2
 724              	.L42:
 725 006c 00640040 		.word	1073767424
 726 0070 00680040 		.word	1073768448
 727 0074 00000000 		.word	.LANCHOR0
 728 0078 00100240 		.word	1073876992
 729 007c 00080140 		.word	1073809408
 730 0080 000C0140 		.word	1073810432
 731              		.cfi_endproc
 732              	.LFE69:
 734              		.section	.text.HAL_TIM_PWM_MspInit,"ax",%progbits
 735              		.align	1
 736              		.global	HAL_TIM_PWM_MspInit
 737              		.syntax unified
 738              		.thumb
 739              		.thumb_func
 740              		.fpu softvfp
 742              	HAL_TIM_PWM_MspInit:
 743              	.LVL43:
ARM GAS  /tmp/ccQMJGVN.s 			page 22


 744              	.LFB70:
 323:Core/Src/stm32f1xx_hal_msp.c **** 
 324:Core/Src/stm32f1xx_hal_msp.c **** /**
 325:Core/Src/stm32f1xx_hal_msp.c **** * @brief TIM_PWM MSP Initialization
 326:Core/Src/stm32f1xx_hal_msp.c **** * This function configures the hardware resources used in this example
 327:Core/Src/stm32f1xx_hal_msp.c **** * @param htim_pwm: TIM_PWM handle pointer
 328:Core/Src/stm32f1xx_hal_msp.c **** * @retval None
 329:Core/Src/stm32f1xx_hal_msp.c **** */
 330:Core/Src/stm32f1xx_hal_msp.c **** void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
 331:Core/Src/stm32f1xx_hal_msp.c **** {
 745              		.loc 1 331 1 is_stmt 1 view -0
 746              		.cfi_startproc
 747              		@ args = 0, pretend = 0, frame = 8
 748              		@ frame_needed = 0, uses_anonymous_args = 0
 749              		@ link register save eliminated.
 332:Core/Src/stm32f1xx_hal_msp.c ****   if(htim_pwm->Instance==TIM1)
 750              		.loc 1 332 3 view .LVU206
 751              		.loc 1 332 14 is_stmt 0 view .LVU207
 752 0000 0268     		ldr	r2, [r0]
 753              		.loc 1 332 5 view .LVU208
 754 0002 094B     		ldr	r3, .L51
 755 0004 9A42     		cmp	r2, r3
 756 0006 00D0     		beq	.L50
 757 0008 7047     		bx	lr
 758              	.L50:
 331:Core/Src/stm32f1xx_hal_msp.c ****   if(htim_pwm->Instance==TIM1)
 759              		.loc 1 331 1 view .LVU209
 760 000a 82B0     		sub	sp, sp, #8
 761              		.cfi_def_cfa_offset 8
 333:Core/Src/stm32f1xx_hal_msp.c ****   {
 334:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspInit 0 */
 335:Core/Src/stm32f1xx_hal_msp.c **** 
 336:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM1_MspInit 0 */
 337:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock enable */
 338:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_TIM1_CLK_ENABLE();
 762              		.loc 1 338 5 is_stmt 1 view .LVU210
 763              	.LBB13:
 764              		.loc 1 338 5 view .LVU211
 765              		.loc 1 338 5 view .LVU212
 766 000c 03F56443 		add	r3, r3, #58368
 767 0010 9A69     		ldr	r2, [r3, #24]
 768 0012 42F40062 		orr	r2, r2, #2048
 769 0016 9A61     		str	r2, [r3, #24]
 770              		.loc 1 338 5 view .LVU213
 771 0018 9B69     		ldr	r3, [r3, #24]
 772 001a 03F40063 		and	r3, r3, #2048
 773 001e 0193     		str	r3, [sp, #4]
 774              		.loc 1 338 5 view .LVU214
 775 0020 019B     		ldr	r3, [sp, #4]
 776              	.LBE13:
 777              		.loc 1 338 5 view .LVU215
 339:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 340:Core/Src/stm32f1xx_hal_msp.c **** 
 341:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM1_MspInit 1 */
 342:Core/Src/stm32f1xx_hal_msp.c ****   }
 343:Core/Src/stm32f1xx_hal_msp.c **** 
 344:Core/Src/stm32f1xx_hal_msp.c **** }
ARM GAS  /tmp/ccQMJGVN.s 			page 23


 778              		.loc 1 344 1 is_stmt 0 view .LVU216
 779 0022 02B0     		add	sp, sp, #8
 780              		.cfi_def_cfa_offset 0
 781              		@ sp needed
 782 0024 7047     		bx	lr
 783              	.L52:
 784 0026 00BF     		.align	2
 785              	.L51:
 786 0028 002C0140 		.word	1073818624
 787              		.cfi_endproc
 788              	.LFE70:
 790              		.section	.text.HAL_TIM_OC_MspInit,"ax",%progbits
 791              		.align	1
 792              		.global	HAL_TIM_OC_MspInit
 793              		.syntax unified
 794              		.thumb
 795              		.thumb_func
 796              		.fpu softvfp
 798              	HAL_TIM_OC_MspInit:
 799              	.LVL44:
 800              	.LFB71:
 345:Core/Src/stm32f1xx_hal_msp.c **** 
 346:Core/Src/stm32f1xx_hal_msp.c **** /**
 347:Core/Src/stm32f1xx_hal_msp.c **** * @brief TIM_OC MSP Initialization
 348:Core/Src/stm32f1xx_hal_msp.c **** * This function configures the hardware resources used in this example
 349:Core/Src/stm32f1xx_hal_msp.c **** * @param htim_oc: TIM_OC handle pointer
 350:Core/Src/stm32f1xx_hal_msp.c **** * @retval None
 351:Core/Src/stm32f1xx_hal_msp.c **** */
 352:Core/Src/stm32f1xx_hal_msp.c **** void HAL_TIM_OC_MspInit(TIM_HandleTypeDef* htim_oc)
 353:Core/Src/stm32f1xx_hal_msp.c **** {
 801              		.loc 1 353 1 is_stmt 1 view -0
 802              		.cfi_startproc
 803              		@ args = 0, pretend = 0, frame = 8
 804              		@ frame_needed = 0, uses_anonymous_args = 0
 805              		.loc 1 353 1 is_stmt 0 view .LVU218
 806 0000 10B5     		push	{r4, lr}
 807              		.cfi_def_cfa_offset 8
 808              		.cfi_offset 4, -8
 809              		.cfi_offset 14, -4
 810 0002 82B0     		sub	sp, sp, #8
 811              		.cfi_def_cfa_offset 16
 812 0004 0446     		mov	r4, r0
 354:Core/Src/stm32f1xx_hal_msp.c ****   if(htim_oc->Instance==TIM2)
 813              		.loc 1 354 3 is_stmt 1 view .LVU219
 814              		.loc 1 354 13 is_stmt 0 view .LVU220
 815 0006 0368     		ldr	r3, [r0]
 816              		.loc 1 354 5 view .LVU221
 817 0008 B3F1804F 		cmp	r3, #1073741824
 818 000c 04D0     		beq	.L60
 355:Core/Src/stm32f1xx_hal_msp.c ****   {
 356:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspInit 0 */
 357:Core/Src/stm32f1xx_hal_msp.c **** 
 358:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM2_MspInit 0 */
 359:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock enable */
 360:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_TIM2_CLK_ENABLE();
 361:Core/Src/stm32f1xx_hal_msp.c **** 
 362:Core/Src/stm32f1xx_hal_msp.c ****     /* TIM2 DMA Init */
ARM GAS  /tmp/ccQMJGVN.s 			page 24


 363:Core/Src/stm32f1xx_hal_msp.c ****     /* TIM2_CH1 Init */
 364:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim2_ch1.Instance = DMA1_Channel5;
 365:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim2_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 366:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim2_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 367:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim2_ch1.Init.MemInc = DMA_MINC_ENABLE;
 368:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim2_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 369:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim2_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 370:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim2_ch1.Init.Mode = DMA_CIRCULAR;
 371:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim2_ch1.Init.Priority = DMA_PRIORITY_LOW;
 372:Core/Src/stm32f1xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_tim2_ch1) != HAL_OK)
 373:Core/Src/stm32f1xx_hal_msp.c ****     {
 374:Core/Src/stm32f1xx_hal_msp.c ****       Error_Handler();
 375:Core/Src/stm32f1xx_hal_msp.c ****     }
 376:Core/Src/stm32f1xx_hal_msp.c **** 
 377:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_LINKDMA(htim_oc,hdma[TIM_DMA_ID_CC1],hdma_tim2_ch1);
 378:Core/Src/stm32f1xx_hal_msp.c **** 
 379:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 380:Core/Src/stm32f1xx_hal_msp.c **** 
 381:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM2_MspInit 1 */
 382:Core/Src/stm32f1xx_hal_msp.c ****   }
 383:Core/Src/stm32f1xx_hal_msp.c ****   else if(htim_oc->Instance==TIM5)
 819              		.loc 1 383 8 is_stmt 1 view .LVU222
 820              		.loc 1 383 10 is_stmt 0 view .LVU223
 821 000e 384A     		ldr	r2, .L65
 822 0010 9342     		cmp	r3, r2
 823 0012 28D0     		beq	.L61
 824              	.LVL45:
 825              	.L53:
 384:Core/Src/stm32f1xx_hal_msp.c ****   {
 385:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM5_MspInit 0 */
 386:Core/Src/stm32f1xx_hal_msp.c **** 
 387:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM5_MspInit 0 */
 388:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock enable */
 389:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_TIM5_CLK_ENABLE();
 390:Core/Src/stm32f1xx_hal_msp.c **** 
 391:Core/Src/stm32f1xx_hal_msp.c ****     /* TIM5 DMA Init */
 392:Core/Src/stm32f1xx_hal_msp.c ****     /* TIM5_CH1 Init */
 393:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim5_ch1.Instance = DMA2_Channel5;
 394:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim5_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 395:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim5_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 396:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim5_ch1.Init.MemInc = DMA_MINC_ENABLE;
 397:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim5_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 398:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim5_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 399:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim5_ch1.Init.Mode = DMA_CIRCULAR;
 400:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim5_ch1.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 401:Core/Src/stm32f1xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_tim5_ch1) != HAL_OK)
 402:Core/Src/stm32f1xx_hal_msp.c ****     {
 403:Core/Src/stm32f1xx_hal_msp.c ****       Error_Handler();
 404:Core/Src/stm32f1xx_hal_msp.c ****     }
 405:Core/Src/stm32f1xx_hal_msp.c **** 
 406:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_LINKDMA(htim_oc,hdma[TIM_DMA_ID_CC1],hdma_tim5_ch1);
 407:Core/Src/stm32f1xx_hal_msp.c **** 
 408:Core/Src/stm32f1xx_hal_msp.c ****     /* TIM5_CH2 Init */
 409:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim5_ch2.Instance = DMA2_Channel4;
 410:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim5_ch2.Init.Direction = DMA_MEMORY_TO_PERIPH;
 411:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim5_ch2.Init.PeriphInc = DMA_PINC_DISABLE;
 412:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim5_ch2.Init.MemInc = DMA_MINC_ENABLE;
ARM GAS  /tmp/ccQMJGVN.s 			page 25


 413:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim5_ch2.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 414:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim5_ch2.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 415:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim5_ch2.Init.Mode = DMA_CIRCULAR;
 416:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim5_ch2.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 417:Core/Src/stm32f1xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_tim5_ch2) != HAL_OK)
 418:Core/Src/stm32f1xx_hal_msp.c ****     {
 419:Core/Src/stm32f1xx_hal_msp.c ****       Error_Handler();
 420:Core/Src/stm32f1xx_hal_msp.c ****     }
 421:Core/Src/stm32f1xx_hal_msp.c **** 
 422:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_LINKDMA(htim_oc,hdma[TIM_DMA_ID_CC2],hdma_tim5_ch2);
 423:Core/Src/stm32f1xx_hal_msp.c **** 
 424:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM5_MspInit 1 */
 425:Core/Src/stm32f1xx_hal_msp.c **** 
 426:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM5_MspInit 1 */
 427:Core/Src/stm32f1xx_hal_msp.c ****   }
 428:Core/Src/stm32f1xx_hal_msp.c **** 
 429:Core/Src/stm32f1xx_hal_msp.c **** }
 826              		.loc 1 429 1 view .LVU224
 827 0014 02B0     		add	sp, sp, #8
 828              		.cfi_remember_state
 829              		.cfi_def_cfa_offset 8
 830              		@ sp needed
 831 0016 10BD     		pop	{r4, pc}
 832              	.LVL46:
 833              	.L60:
 834              		.cfi_restore_state
 360:Core/Src/stm32f1xx_hal_msp.c **** 
 835              		.loc 1 360 5 is_stmt 1 view .LVU225
 836              	.LBB14:
 360:Core/Src/stm32f1xx_hal_msp.c **** 
 837              		.loc 1 360 5 view .LVU226
 360:Core/Src/stm32f1xx_hal_msp.c **** 
 838              		.loc 1 360 5 view .LVU227
 839 0018 03F50433 		add	r3, r3, #135168
 840 001c DA69     		ldr	r2, [r3, #28]
 841 001e 42F00102 		orr	r2, r2, #1
 842 0022 DA61     		str	r2, [r3, #28]
 360:Core/Src/stm32f1xx_hal_msp.c **** 
 843              		.loc 1 360 5 view .LVU228
 844 0024 DB69     		ldr	r3, [r3, #28]
 845 0026 03F00103 		and	r3, r3, #1
 846 002a 0093     		str	r3, [sp]
 360:Core/Src/stm32f1xx_hal_msp.c **** 
 847              		.loc 1 360 5 view .LVU229
 848 002c 009B     		ldr	r3, [sp]
 849              	.LBE14:
 360:Core/Src/stm32f1xx_hal_msp.c **** 
 850              		.loc 1 360 5 view .LVU230
 364:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim2_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 851              		.loc 1 364 5 view .LVU231
 364:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim2_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 852              		.loc 1 364 28 is_stmt 0 view .LVU232
 853 002e 3148     		ldr	r0, .L65+4
 854              	.LVL47:
 364:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim2_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 855              		.loc 1 364 28 view .LVU233
 856 0030 314B     		ldr	r3, .L65+8
ARM GAS  /tmp/ccQMJGVN.s 			page 26


 857 0032 0360     		str	r3, [r0]
 365:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim2_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 858              		.loc 1 365 5 is_stmt 1 view .LVU234
 365:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim2_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 859              		.loc 1 365 34 is_stmt 0 view .LVU235
 860 0034 1023     		movs	r3, #16
 861 0036 4360     		str	r3, [r0, #4]
 366:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim2_ch1.Init.MemInc = DMA_MINC_ENABLE;
 862              		.loc 1 366 5 is_stmt 1 view .LVU236
 366:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim2_ch1.Init.MemInc = DMA_MINC_ENABLE;
 863              		.loc 1 366 34 is_stmt 0 view .LVU237
 864 0038 0023     		movs	r3, #0
 865 003a 8360     		str	r3, [r0, #8]
 367:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim2_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 866              		.loc 1 367 5 is_stmt 1 view .LVU238
 367:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim2_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 867              		.loc 1 367 31 is_stmt 0 view .LVU239
 868 003c 8022     		movs	r2, #128
 869 003e C260     		str	r2, [r0, #12]
 368:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim2_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 870              		.loc 1 368 5 is_stmt 1 view .LVU240
 368:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim2_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 871              		.loc 1 368 44 is_stmt 0 view .LVU241
 872 0040 4FF40072 		mov	r2, #512
 873 0044 0261     		str	r2, [r0, #16]
 369:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim2_ch1.Init.Mode = DMA_CIRCULAR;
 874              		.loc 1 369 5 is_stmt 1 view .LVU242
 369:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim2_ch1.Init.Mode = DMA_CIRCULAR;
 875              		.loc 1 369 41 is_stmt 0 view .LVU243
 876 0046 4FF40062 		mov	r2, #2048
 877 004a 4261     		str	r2, [r0, #20]
 370:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim2_ch1.Init.Priority = DMA_PRIORITY_LOW;
 878              		.loc 1 370 5 is_stmt 1 view .LVU244
 370:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim2_ch1.Init.Priority = DMA_PRIORITY_LOW;
 879              		.loc 1 370 29 is_stmt 0 view .LVU245
 880 004c 2022     		movs	r2, #32
 881 004e 8261     		str	r2, [r0, #24]
 371:Core/Src/stm32f1xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_tim2_ch1) != HAL_OK)
 882              		.loc 1 371 5 is_stmt 1 view .LVU246
 371:Core/Src/stm32f1xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_tim2_ch1) != HAL_OK)
 883              		.loc 1 371 33 is_stmt 0 view .LVU247
 884 0050 C361     		str	r3, [r0, #28]
 372:Core/Src/stm32f1xx_hal_msp.c ****     {
 885              		.loc 1 372 5 is_stmt 1 view .LVU248
 372:Core/Src/stm32f1xx_hal_msp.c ****     {
 886              		.loc 1 372 9 is_stmt 0 view .LVU249
 887 0052 FFF7FEFF 		bl	HAL_DMA_Init
 888              	.LVL48:
 372:Core/Src/stm32f1xx_hal_msp.c ****     {
 889              		.loc 1 372 8 view .LVU250
 890 0056 18B9     		cbnz	r0, .L62
 891              	.L55:
 377:Core/Src/stm32f1xx_hal_msp.c **** 
 892              		.loc 1 377 5 is_stmt 1 view .LVU251
 377:Core/Src/stm32f1xx_hal_msp.c **** 
 893              		.loc 1 377 5 view .LVU252
 894 0058 264B     		ldr	r3, .L65+4
ARM GAS  /tmp/ccQMJGVN.s 			page 27


 895 005a 6362     		str	r3, [r4, #36]
 377:Core/Src/stm32f1xx_hal_msp.c **** 
 896              		.loc 1 377 5 view .LVU253
 897 005c 5C62     		str	r4, [r3, #36]
 377:Core/Src/stm32f1xx_hal_msp.c **** 
 898              		.loc 1 377 5 view .LVU254
 899 005e D9E7     		b	.L53
 900              	.L62:
 374:Core/Src/stm32f1xx_hal_msp.c ****     }
 901              		.loc 1 374 7 view .LVU255
 902 0060 FFF7FEFF 		bl	Error_Handler
 903              	.LVL49:
 904 0064 F8E7     		b	.L55
 905              	.LVL50:
 906              	.L61:
 389:Core/Src/stm32f1xx_hal_msp.c **** 
 907              		.loc 1 389 5 view .LVU256
 908              	.LBB15:
 389:Core/Src/stm32f1xx_hal_msp.c **** 
 909              		.loc 1 389 5 view .LVU257
 389:Core/Src/stm32f1xx_hal_msp.c **** 
 910              		.loc 1 389 5 view .LVU258
 911 0066 254B     		ldr	r3, .L65+12
 912 0068 DA69     		ldr	r2, [r3, #28]
 913 006a 42F00802 		orr	r2, r2, #8
 914 006e DA61     		str	r2, [r3, #28]
 389:Core/Src/stm32f1xx_hal_msp.c **** 
 915              		.loc 1 389 5 view .LVU259
 916 0070 DB69     		ldr	r3, [r3, #28]
 917 0072 03F00803 		and	r3, r3, #8
 918 0076 0193     		str	r3, [sp, #4]
 389:Core/Src/stm32f1xx_hal_msp.c **** 
 919              		.loc 1 389 5 view .LVU260
 920 0078 019B     		ldr	r3, [sp, #4]
 921              	.LBE15:
 389:Core/Src/stm32f1xx_hal_msp.c **** 
 922              		.loc 1 389 5 view .LVU261
 393:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim5_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 923              		.loc 1 393 5 view .LVU262
 393:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim5_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 924              		.loc 1 393 28 is_stmt 0 view .LVU263
 925 007a 2148     		ldr	r0, .L65+16
 926              	.LVL51:
 393:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim5_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 927              		.loc 1 393 28 view .LVU264
 928 007c 214B     		ldr	r3, .L65+20
 929 007e 0360     		str	r3, [r0]
 394:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim5_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 930              		.loc 1 394 5 is_stmt 1 view .LVU265
 394:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim5_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 931              		.loc 1 394 34 is_stmt 0 view .LVU266
 932 0080 1023     		movs	r3, #16
 933 0082 4360     		str	r3, [r0, #4]
 395:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim5_ch1.Init.MemInc = DMA_MINC_ENABLE;
 934              		.loc 1 395 5 is_stmt 1 view .LVU267
 395:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim5_ch1.Init.MemInc = DMA_MINC_ENABLE;
 935              		.loc 1 395 34 is_stmt 0 view .LVU268
ARM GAS  /tmp/ccQMJGVN.s 			page 28


 936 0084 0023     		movs	r3, #0
 937 0086 8360     		str	r3, [r0, #8]
 396:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim5_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 938              		.loc 1 396 5 is_stmt 1 view .LVU269
 396:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim5_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 939              		.loc 1 396 31 is_stmt 0 view .LVU270
 940 0088 8023     		movs	r3, #128
 941 008a C360     		str	r3, [r0, #12]
 397:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim5_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 942              		.loc 1 397 5 is_stmt 1 view .LVU271
 397:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim5_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 943              		.loc 1 397 44 is_stmt 0 view .LVU272
 944 008c 4FF40073 		mov	r3, #512
 945 0090 0361     		str	r3, [r0, #16]
 398:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim5_ch1.Init.Mode = DMA_CIRCULAR;
 946              		.loc 1 398 5 is_stmt 1 view .LVU273
 398:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim5_ch1.Init.Mode = DMA_CIRCULAR;
 947              		.loc 1 398 41 is_stmt 0 view .LVU274
 948 0092 4FF40063 		mov	r3, #2048
 949 0096 4361     		str	r3, [r0, #20]
 399:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim5_ch1.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 950              		.loc 1 399 5 is_stmt 1 view .LVU275
 399:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim5_ch1.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 951              		.loc 1 399 29 is_stmt 0 view .LVU276
 952 0098 2023     		movs	r3, #32
 953 009a 8361     		str	r3, [r0, #24]
 400:Core/Src/stm32f1xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_tim5_ch1) != HAL_OK)
 954              		.loc 1 400 5 is_stmt 1 view .LVU277
 400:Core/Src/stm32f1xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_tim5_ch1) != HAL_OK)
 955              		.loc 1 400 33 is_stmt 0 view .LVU278
 956 009c 4FF44053 		mov	r3, #12288
 957 00a0 C361     		str	r3, [r0, #28]
 401:Core/Src/stm32f1xx_hal_msp.c ****     {
 958              		.loc 1 401 5 is_stmt 1 view .LVU279
 401:Core/Src/stm32f1xx_hal_msp.c ****     {
 959              		.loc 1 401 9 is_stmt 0 view .LVU280
 960 00a2 FFF7FEFF 		bl	HAL_DMA_Init
 961              	.LVL52:
 401:Core/Src/stm32f1xx_hal_msp.c ****     {
 962              		.loc 1 401 8 view .LVU281
 963 00a6 E8B9     		cbnz	r0, .L63
 964              	.L57:
 406:Core/Src/stm32f1xx_hal_msp.c **** 
 965              		.loc 1 406 5 is_stmt 1 view .LVU282
 406:Core/Src/stm32f1xx_hal_msp.c **** 
 966              		.loc 1 406 5 view .LVU283
 967 00a8 154B     		ldr	r3, .L65+16
 968 00aa 6362     		str	r3, [r4, #36]
 406:Core/Src/stm32f1xx_hal_msp.c **** 
 969              		.loc 1 406 5 view .LVU284
 970 00ac 5C62     		str	r4, [r3, #36]
 406:Core/Src/stm32f1xx_hal_msp.c **** 
 971              		.loc 1 406 5 view .LVU285
 409:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim5_ch2.Init.Direction = DMA_MEMORY_TO_PERIPH;
 972              		.loc 1 409 5 view .LVU286
 409:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim5_ch2.Init.Direction = DMA_MEMORY_TO_PERIPH;
 973              		.loc 1 409 28 is_stmt 0 view .LVU287
ARM GAS  /tmp/ccQMJGVN.s 			page 29


 974 00ae 1648     		ldr	r0, .L65+24
 975 00b0 164B     		ldr	r3, .L65+28
 976 00b2 0360     		str	r3, [r0]
 410:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim5_ch2.Init.PeriphInc = DMA_PINC_DISABLE;
 977              		.loc 1 410 5 is_stmt 1 view .LVU288
 410:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim5_ch2.Init.PeriphInc = DMA_PINC_DISABLE;
 978              		.loc 1 410 34 is_stmt 0 view .LVU289
 979 00b4 1023     		movs	r3, #16
 980 00b6 4360     		str	r3, [r0, #4]
 411:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim5_ch2.Init.MemInc = DMA_MINC_ENABLE;
 981              		.loc 1 411 5 is_stmt 1 view .LVU290
 411:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim5_ch2.Init.MemInc = DMA_MINC_ENABLE;
 982              		.loc 1 411 34 is_stmt 0 view .LVU291
 983 00b8 0023     		movs	r3, #0
 984 00ba 8360     		str	r3, [r0, #8]
 412:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim5_ch2.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 985              		.loc 1 412 5 is_stmt 1 view .LVU292
 412:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim5_ch2.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 986              		.loc 1 412 31 is_stmt 0 view .LVU293
 987 00bc 8023     		movs	r3, #128
 988 00be C360     		str	r3, [r0, #12]
 413:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim5_ch2.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 989              		.loc 1 413 5 is_stmt 1 view .LVU294
 413:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim5_ch2.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 990              		.loc 1 413 44 is_stmt 0 view .LVU295
 991 00c0 4FF40073 		mov	r3, #512
 992 00c4 0361     		str	r3, [r0, #16]
 414:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim5_ch2.Init.Mode = DMA_CIRCULAR;
 993              		.loc 1 414 5 is_stmt 1 view .LVU296
 414:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim5_ch2.Init.Mode = DMA_CIRCULAR;
 994              		.loc 1 414 41 is_stmt 0 view .LVU297
 995 00c6 4FF40063 		mov	r3, #2048
 996 00ca 4361     		str	r3, [r0, #20]
 415:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim5_ch2.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 997              		.loc 1 415 5 is_stmt 1 view .LVU298
 415:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim5_ch2.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 998              		.loc 1 415 29 is_stmt 0 view .LVU299
 999 00cc 2023     		movs	r3, #32
 1000 00ce 8361     		str	r3, [r0, #24]
 416:Core/Src/stm32f1xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_tim5_ch2) != HAL_OK)
 1001              		.loc 1 416 5 is_stmt 1 view .LVU300
 416:Core/Src/stm32f1xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_tim5_ch2) != HAL_OK)
 1002              		.loc 1 416 33 is_stmt 0 view .LVU301
 1003 00d0 4FF44053 		mov	r3, #12288
 1004 00d4 C361     		str	r3, [r0, #28]
 417:Core/Src/stm32f1xx_hal_msp.c ****     {
 1005              		.loc 1 417 5 is_stmt 1 view .LVU302
 417:Core/Src/stm32f1xx_hal_msp.c ****     {
 1006              		.loc 1 417 9 is_stmt 0 view .LVU303
 1007 00d6 FFF7FEFF 		bl	HAL_DMA_Init
 1008              	.LVL53:
 417:Core/Src/stm32f1xx_hal_msp.c ****     {
 1009              		.loc 1 417 8 view .LVU304
 1010 00da 30B9     		cbnz	r0, .L64
 1011              	.L58:
 422:Core/Src/stm32f1xx_hal_msp.c **** 
 1012              		.loc 1 422 5 is_stmt 1 view .LVU305
ARM GAS  /tmp/ccQMJGVN.s 			page 30


 422:Core/Src/stm32f1xx_hal_msp.c **** 
 1013              		.loc 1 422 5 view .LVU306
 1014 00dc 0A4B     		ldr	r3, .L65+24
 1015 00de A362     		str	r3, [r4, #40]
 422:Core/Src/stm32f1xx_hal_msp.c **** 
 1016              		.loc 1 422 5 view .LVU307
 1017 00e0 5C62     		str	r4, [r3, #36]
 422:Core/Src/stm32f1xx_hal_msp.c **** 
 1018              		.loc 1 422 5 view .LVU308
 1019              		.loc 1 429 1 is_stmt 0 view .LVU309
 1020 00e2 97E7     		b	.L53
 1021              	.L63:
 403:Core/Src/stm32f1xx_hal_msp.c ****     }
 1022              		.loc 1 403 7 is_stmt 1 view .LVU310
 1023 00e4 FFF7FEFF 		bl	Error_Handler
 1024              	.LVL54:
 1025 00e8 DEE7     		b	.L57
 1026              	.L64:
 419:Core/Src/stm32f1xx_hal_msp.c ****     }
 1027              		.loc 1 419 7 view .LVU311
 1028 00ea FFF7FEFF 		bl	Error_Handler
 1029              	.LVL55:
 1030 00ee F5E7     		b	.L58
 1031              	.L66:
 1032              		.align	2
 1033              	.L65:
 1034 00f0 000C0040 		.word	1073744896
 1035 00f4 00000000 		.word	hdma_tim2_ch1
 1036 00f8 58000240 		.word	1073872984
 1037 00fc 00100240 		.word	1073876992
 1038 0100 00000000 		.word	hdma_tim5_ch1
 1039 0104 58040240 		.word	1073874008
 1040 0108 00000000 		.word	hdma_tim5_ch2
 1041 010c 44040240 		.word	1073873988
 1042              		.cfi_endproc
 1043              	.LFE71:
 1045              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
 1046              		.align	1
 1047              		.global	HAL_TIM_Base_MspInit
 1048              		.syntax unified
 1049              		.thumb
 1050              		.thumb_func
 1051              		.fpu softvfp
 1053              	HAL_TIM_Base_MspInit:
 1054              	.LVL56:
 1055              	.LFB72:
 430:Core/Src/stm32f1xx_hal_msp.c **** 
 431:Core/Src/stm32f1xx_hal_msp.c **** /**
 432:Core/Src/stm32f1xx_hal_msp.c **** * @brief TIM_Base MSP Initialization
 433:Core/Src/stm32f1xx_hal_msp.c **** * This function configures the hardware resources used in this example
 434:Core/Src/stm32f1xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
 435:Core/Src/stm32f1xx_hal_msp.c **** * @retval None
 436:Core/Src/stm32f1xx_hal_msp.c **** */
 437:Core/Src/stm32f1xx_hal_msp.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
 438:Core/Src/stm32f1xx_hal_msp.c **** {
 1056              		.loc 1 438 1 view -0
 1057              		.cfi_startproc
ARM GAS  /tmp/ccQMJGVN.s 			page 31


 1058              		@ args = 0, pretend = 0, frame = 8
 1059              		@ frame_needed = 0, uses_anonymous_args = 0
 1060              		@ link register save eliminated.
 439:Core/Src/stm32f1xx_hal_msp.c ****   if(htim_base->Instance==TIM3)
 1061              		.loc 1 439 3 view .LVU313
 1062              		.loc 1 439 15 is_stmt 0 view .LVU314
 1063 0000 0268     		ldr	r2, [r0]
 1064              		.loc 1 439 5 view .LVU315
 1065 0002 094B     		ldr	r3, .L74
 1066 0004 9A42     		cmp	r2, r3
 1067 0006 00D0     		beq	.L73
 1068 0008 7047     		bx	lr
 1069              	.L73:
 438:Core/Src/stm32f1xx_hal_msp.c ****   if(htim_base->Instance==TIM3)
 1070              		.loc 1 438 1 view .LVU316
 1071 000a 82B0     		sub	sp, sp, #8
 1072              		.cfi_def_cfa_offset 8
 440:Core/Src/stm32f1xx_hal_msp.c ****   {
 441:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspInit 0 */
 442:Core/Src/stm32f1xx_hal_msp.c **** 
 443:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM3_MspInit 0 */
 444:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock enable */
 445:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_TIM3_CLK_ENABLE();
 1073              		.loc 1 445 5 is_stmt 1 view .LVU317
 1074              	.LBB16:
 1075              		.loc 1 445 5 view .LVU318
 1076              		.loc 1 445 5 view .LVU319
 1077 000c 03F50333 		add	r3, r3, #134144
 1078 0010 DA69     		ldr	r2, [r3, #28]
 1079 0012 42F00202 		orr	r2, r2, #2
 1080 0016 DA61     		str	r2, [r3, #28]
 1081              		.loc 1 445 5 view .LVU320
 1082 0018 DB69     		ldr	r3, [r3, #28]
 1083 001a 03F00203 		and	r3, r3, #2
 1084 001e 0193     		str	r3, [sp, #4]
 1085              		.loc 1 445 5 view .LVU321
 1086 0020 019B     		ldr	r3, [sp, #4]
 1087              	.LBE16:
 1088              		.loc 1 445 5 view .LVU322
 446:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 447:Core/Src/stm32f1xx_hal_msp.c **** 
 448:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM3_MspInit 1 */
 449:Core/Src/stm32f1xx_hal_msp.c ****   }
 450:Core/Src/stm32f1xx_hal_msp.c **** 
 451:Core/Src/stm32f1xx_hal_msp.c **** }
 1089              		.loc 1 451 1 is_stmt 0 view .LVU323
 1090 0022 02B0     		add	sp, sp, #8
 1091              		.cfi_def_cfa_offset 0
 1092              		@ sp needed
 1093 0024 7047     		bx	lr
 1094              	.L75:
 1095 0026 00BF     		.align	2
 1096              	.L74:
 1097 0028 00040040 		.word	1073742848
 1098              		.cfi_endproc
 1099              	.LFE72:
 1101              		.section	.text.HAL_TIM_MspPostInit,"ax",%progbits
ARM GAS  /tmp/ccQMJGVN.s 			page 32


 1102              		.align	1
 1103              		.global	HAL_TIM_MspPostInit
 1104              		.syntax unified
 1105              		.thumb
 1106              		.thumb_func
 1107              		.fpu softvfp
 1109              	HAL_TIM_MspPostInit:
 1110              	.LVL57:
 1111              	.LFB73:
 452:Core/Src/stm32f1xx_hal_msp.c **** 
 453:Core/Src/stm32f1xx_hal_msp.c **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
 454:Core/Src/stm32f1xx_hal_msp.c **** {
 1112              		.loc 1 454 1 is_stmt 1 view -0
 1113              		.cfi_startproc
 1114              		@ args = 0, pretend = 0, frame = 24
 1115              		@ frame_needed = 0, uses_anonymous_args = 0
 1116              		.loc 1 454 1 is_stmt 0 view .LVU325
 1117 0000 00B5     		push	{lr}
 1118              		.cfi_def_cfa_offset 4
 1119              		.cfi_offset 14, -4
 1120 0002 87B0     		sub	sp, sp, #28
 1121              		.cfi_def_cfa_offset 32
 455:Core/Src/stm32f1xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 1122              		.loc 1 455 3 is_stmt 1 view .LVU326
 1123              		.loc 1 455 20 is_stmt 0 view .LVU327
 1124 0004 0023     		movs	r3, #0
 1125 0006 0293     		str	r3, [sp, #8]
 1126 0008 0393     		str	r3, [sp, #12]
 1127 000a 0493     		str	r3, [sp, #16]
 1128 000c 0593     		str	r3, [sp, #20]
 456:Core/Src/stm32f1xx_hal_msp.c ****   if(htim->Instance==TIM1)
 1129              		.loc 1 456 3 is_stmt 1 view .LVU328
 1130              		.loc 1 456 10 is_stmt 0 view .LVU329
 1131 000e 0368     		ldr	r3, [r0]
 1132              		.loc 1 456 5 view .LVU330
 1133 0010 1C4A     		ldr	r2, .L82
 1134 0012 9342     		cmp	r3, r2
 1135 0014 05D0     		beq	.L80
 457:Core/Src/stm32f1xx_hal_msp.c ****   {
 458:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspPostInit 0 */
 459:Core/Src/stm32f1xx_hal_msp.c **** 
 460:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM1_MspPostInit 0 */
 461:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 462:Core/Src/stm32f1xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 463:Core/Src/stm32f1xx_hal_msp.c ****     PA8     ------> TIM1_CH1
 464:Core/Src/stm32f1xx_hal_msp.c ****     */
 465:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = TACH_Pin;
 466:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 467:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 468:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(TACH_GPIO_Port, &GPIO_InitStruct);
 469:Core/Src/stm32f1xx_hal_msp.c **** 
 470:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspPostInit 1 */
 471:Core/Src/stm32f1xx_hal_msp.c **** 
 472:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM1_MspPostInit 1 */
 473:Core/Src/stm32f1xx_hal_msp.c ****   }
 474:Core/Src/stm32f1xx_hal_msp.c ****   else if(htim->Instance==TIM3)
 1136              		.loc 1 474 8 is_stmt 1 view .LVU331
ARM GAS  /tmp/ccQMJGVN.s 			page 33


 1137              		.loc 1 474 10 is_stmt 0 view .LVU332
 1138 0016 1C4A     		ldr	r2, .L82+4
 1139 0018 9342     		cmp	r3, r2
 1140 001a 17D0     		beq	.L81
 1141              	.LVL58:
 1142              	.L76:
 475:Core/Src/stm32f1xx_hal_msp.c ****   {
 476:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspPostInit 0 */
 477:Core/Src/stm32f1xx_hal_msp.c **** 
 478:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM3_MspPostInit 0 */
 479:Core/Src/stm32f1xx_hal_msp.c **** 
 480:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 481:Core/Src/stm32f1xx_hal_msp.c ****     /**TIM3 GPIO Configuration
 482:Core/Src/stm32f1xx_hal_msp.c ****     PC8     ------> TIM3_CH3
 483:Core/Src/stm32f1xx_hal_msp.c ****     */
 484:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = SPEEDO_Pin;
 485:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 486:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 487:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(SPEEDO_GPIO_Port, &GPIO_InitStruct);
 488:Core/Src/stm32f1xx_hal_msp.c **** 
 489:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_AFIO_REMAP_TIM3_ENABLE();
 490:Core/Src/stm32f1xx_hal_msp.c **** 
 491:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspPostInit 1 */
 492:Core/Src/stm32f1xx_hal_msp.c **** 
 493:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM3_MspPostInit 1 */
 494:Core/Src/stm32f1xx_hal_msp.c ****   }
 495:Core/Src/stm32f1xx_hal_msp.c **** 
 496:Core/Src/stm32f1xx_hal_msp.c **** }
 1143              		.loc 1 496 1 view .LVU333
 1144 001c 07B0     		add	sp, sp, #28
 1145              		.cfi_remember_state
 1146              		.cfi_def_cfa_offset 4
 1147              		@ sp needed
 1148 001e 5DF804FB 		ldr	pc, [sp], #4
 1149              	.LVL59:
 1150              	.L80:
 1151              		.cfi_restore_state
 461:Core/Src/stm32f1xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 1152              		.loc 1 461 5 is_stmt 1 view .LVU334
 1153              	.LBB17:
 461:Core/Src/stm32f1xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 1154              		.loc 1 461 5 view .LVU335
 461:Core/Src/stm32f1xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 1155              		.loc 1 461 5 view .LVU336
 1156 0022 1A4B     		ldr	r3, .L82+8
 1157 0024 9A69     		ldr	r2, [r3, #24]
 1158 0026 42F00402 		orr	r2, r2, #4
 1159 002a 9A61     		str	r2, [r3, #24]
 461:Core/Src/stm32f1xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 1160              		.loc 1 461 5 view .LVU337
 1161 002c 9B69     		ldr	r3, [r3, #24]
 1162 002e 03F00403 		and	r3, r3, #4
 1163 0032 0093     		str	r3, [sp]
 461:Core/Src/stm32f1xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 1164              		.loc 1 461 5 view .LVU338
 1165 0034 009B     		ldr	r3, [sp]
 1166              	.LBE17:
ARM GAS  /tmp/ccQMJGVN.s 			page 34


 461:Core/Src/stm32f1xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 1167              		.loc 1 461 5 view .LVU339
 465:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1168              		.loc 1 465 5 view .LVU340
 465:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1169              		.loc 1 465 25 is_stmt 0 view .LVU341
 1170 0036 4FF48073 		mov	r3, #256
 1171 003a 0293     		str	r3, [sp, #8]
 466:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 1172              		.loc 1 466 5 is_stmt 1 view .LVU342
 466:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 1173              		.loc 1 466 26 is_stmt 0 view .LVU343
 1174 003c 0223     		movs	r3, #2
 1175 003e 0393     		str	r3, [sp, #12]
 467:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(TACH_GPIO_Port, &GPIO_InitStruct);
 1176              		.loc 1 467 5 is_stmt 1 view .LVU344
 467:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(TACH_GPIO_Port, &GPIO_InitStruct);
 1177              		.loc 1 467 27 is_stmt 0 view .LVU345
 1178 0040 0593     		str	r3, [sp, #20]
 468:Core/Src/stm32f1xx_hal_msp.c **** 
 1179              		.loc 1 468 5 is_stmt 1 view .LVU346
 1180 0042 02A9     		add	r1, sp, #8
 1181 0044 1248     		ldr	r0, .L82+12
 1182              	.LVL60:
 468:Core/Src/stm32f1xx_hal_msp.c **** 
 1183              		.loc 1 468 5 is_stmt 0 view .LVU347
 1184 0046 FFF7FEFF 		bl	HAL_GPIO_Init
 1185              	.LVL61:
 1186 004a E7E7     		b	.L76
 1187              	.LVL62:
 1188              	.L81:
 480:Core/Src/stm32f1xx_hal_msp.c ****     /**TIM3 GPIO Configuration
 1189              		.loc 1 480 5 is_stmt 1 view .LVU348
 1190              	.LBB18:
 480:Core/Src/stm32f1xx_hal_msp.c ****     /**TIM3 GPIO Configuration
 1191              		.loc 1 480 5 view .LVU349
 480:Core/Src/stm32f1xx_hal_msp.c ****     /**TIM3 GPIO Configuration
 1192              		.loc 1 480 5 view .LVU350
 1193 004c 0F4B     		ldr	r3, .L82+8
 1194 004e 9A69     		ldr	r2, [r3, #24]
 1195 0050 42F01002 		orr	r2, r2, #16
 1196 0054 9A61     		str	r2, [r3, #24]
 480:Core/Src/stm32f1xx_hal_msp.c ****     /**TIM3 GPIO Configuration
 1197              		.loc 1 480 5 view .LVU351
 1198 0056 9B69     		ldr	r3, [r3, #24]
 1199 0058 03F01003 		and	r3, r3, #16
 1200 005c 0193     		str	r3, [sp, #4]
 480:Core/Src/stm32f1xx_hal_msp.c ****     /**TIM3 GPIO Configuration
 1201              		.loc 1 480 5 view .LVU352
 1202 005e 019B     		ldr	r3, [sp, #4]
 1203              	.LBE18:
 480:Core/Src/stm32f1xx_hal_msp.c ****     /**TIM3 GPIO Configuration
 1204              		.loc 1 480 5 view .LVU353
 484:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1205              		.loc 1 484 5 view .LVU354
 484:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1206              		.loc 1 484 25 is_stmt 0 view .LVU355
ARM GAS  /tmp/ccQMJGVN.s 			page 35


 1207 0060 4FF48073 		mov	r3, #256
 1208 0064 0293     		str	r3, [sp, #8]
 485:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 1209              		.loc 1 485 5 is_stmt 1 view .LVU356
 485:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 1210              		.loc 1 485 26 is_stmt 0 view .LVU357
 1211 0066 0223     		movs	r3, #2
 1212 0068 0393     		str	r3, [sp, #12]
 486:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(SPEEDO_GPIO_Port, &GPIO_InitStruct);
 1213              		.loc 1 486 5 is_stmt 1 view .LVU358
 486:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(SPEEDO_GPIO_Port, &GPIO_InitStruct);
 1214              		.loc 1 486 27 is_stmt 0 view .LVU359
 1215 006a 0593     		str	r3, [sp, #20]
 487:Core/Src/stm32f1xx_hal_msp.c **** 
 1216              		.loc 1 487 5 is_stmt 1 view .LVU360
 1217 006c 02A9     		add	r1, sp, #8
 1218 006e 0948     		ldr	r0, .L82+16
 1219              	.LVL63:
 487:Core/Src/stm32f1xx_hal_msp.c **** 
 1220              		.loc 1 487 5 is_stmt 0 view .LVU361
 1221 0070 FFF7FEFF 		bl	HAL_GPIO_Init
 1222              	.LVL64:
 489:Core/Src/stm32f1xx_hal_msp.c **** 
 1223              		.loc 1 489 5 is_stmt 1 view .LVU362
 1224              	.LBB19:
 489:Core/Src/stm32f1xx_hal_msp.c **** 
 1225              		.loc 1 489 5 view .LVU363
 1226 0074 084A     		ldr	r2, .L82+20
 1227 0076 5368     		ldr	r3, [r2, #4]
 1228              	.LVL65:
 489:Core/Src/stm32f1xx_hal_msp.c **** 
 1229              		.loc 1 489 5 view .LVU364
 489:Core/Src/stm32f1xx_hal_msp.c **** 
 1230              		.loc 1 489 5 view .LVU365
 489:Core/Src/stm32f1xx_hal_msp.c **** 
 1231              		.loc 1 489 5 view .LVU366
 1232 0078 43F0E063 		orr	r3, r3, #117440512
 1233              	.LVL66:
 489:Core/Src/stm32f1xx_hal_msp.c **** 
 1234              		.loc 1 489 5 is_stmt 0 view .LVU367
 1235 007c 43F44063 		orr	r3, r3, #3072
 1236              	.LVL67:
 489:Core/Src/stm32f1xx_hal_msp.c **** 
 1237              		.loc 1 489 5 is_stmt 1 view .LVU368
 1238 0080 5360     		str	r3, [r2, #4]
 1239              	.LBE19:
 489:Core/Src/stm32f1xx_hal_msp.c **** 
 1240              		.loc 1 489 5 view .LVU369
 1241              		.loc 1 496 1 is_stmt 0 view .LVU370
 1242 0082 CBE7     		b	.L76
 1243              	.L83:
 1244              		.align	2
 1245              	.L82:
 1246 0084 002C0140 		.word	1073818624
 1247 0088 00040040 		.word	1073742848
 1248 008c 00100240 		.word	1073876992
 1249 0090 00080140 		.word	1073809408
ARM GAS  /tmp/ccQMJGVN.s 			page 36


 1250 0094 00100140 		.word	1073811456
 1251 0098 00000140 		.word	1073807360
 1252              		.cfi_endproc
 1253              	.LFE73:
 1255              		.section	.text.HAL_TIM_PWM_MspDeInit,"ax",%progbits
 1256              		.align	1
 1257              		.global	HAL_TIM_PWM_MspDeInit
 1258              		.syntax unified
 1259              		.thumb
 1260              		.thumb_func
 1261              		.fpu softvfp
 1263              	HAL_TIM_PWM_MspDeInit:
 1264              	.LVL68:
 1265              	.LFB74:
 497:Core/Src/stm32f1xx_hal_msp.c **** /**
 498:Core/Src/stm32f1xx_hal_msp.c **** * @brief TIM_PWM MSP De-Initialization
 499:Core/Src/stm32f1xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 500:Core/Src/stm32f1xx_hal_msp.c **** * @param htim_pwm: TIM_PWM handle pointer
 501:Core/Src/stm32f1xx_hal_msp.c **** * @retval None
 502:Core/Src/stm32f1xx_hal_msp.c **** */
 503:Core/Src/stm32f1xx_hal_msp.c **** void HAL_TIM_PWM_MspDeInit(TIM_HandleTypeDef* htim_pwm)
 504:Core/Src/stm32f1xx_hal_msp.c **** {
 1266              		.loc 1 504 1 is_stmt 1 view -0
 1267              		.cfi_startproc
 1268              		@ args = 0, pretend = 0, frame = 0
 1269              		@ frame_needed = 0, uses_anonymous_args = 0
 1270              		@ link register save eliminated.
 505:Core/Src/stm32f1xx_hal_msp.c ****   if(htim_pwm->Instance==TIM1)
 1271              		.loc 1 505 3 view .LVU372
 1272              		.loc 1 505 14 is_stmt 0 view .LVU373
 1273 0000 0268     		ldr	r2, [r0]
 1274              		.loc 1 505 5 view .LVU374
 1275 0002 054B     		ldr	r3, .L87
 1276 0004 9A42     		cmp	r2, r3
 1277 0006 00D0     		beq	.L86
 1278              	.L84:
 506:Core/Src/stm32f1xx_hal_msp.c ****   {
 507:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspDeInit 0 */
 508:Core/Src/stm32f1xx_hal_msp.c **** 
 509:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM1_MspDeInit 0 */
 510:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock disable */
 511:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_TIM1_CLK_DISABLE();
 512:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
 513:Core/Src/stm32f1xx_hal_msp.c **** 
 514:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM1_MspDeInit 1 */
 515:Core/Src/stm32f1xx_hal_msp.c ****   }
 516:Core/Src/stm32f1xx_hal_msp.c **** 
 517:Core/Src/stm32f1xx_hal_msp.c **** }
 1279              		.loc 1 517 1 view .LVU375
 1280 0008 7047     		bx	lr
 1281              	.L86:
 511:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
 1282              		.loc 1 511 5 is_stmt 1 view .LVU376
 1283 000a 044A     		ldr	r2, .L87+4
 1284 000c 9369     		ldr	r3, [r2, #24]
 1285 000e 23F40063 		bic	r3, r3, #2048
 1286 0012 9361     		str	r3, [r2, #24]
ARM GAS  /tmp/ccQMJGVN.s 			page 37


 1287              		.loc 1 517 1 is_stmt 0 view .LVU377
 1288 0014 F8E7     		b	.L84
 1289              	.L88:
 1290 0016 00BF     		.align	2
 1291              	.L87:
 1292 0018 002C0140 		.word	1073818624
 1293 001c 00100240 		.word	1073876992
 1294              		.cfi_endproc
 1295              	.LFE74:
 1297              		.section	.text.HAL_TIM_OC_MspDeInit,"ax",%progbits
 1298              		.align	1
 1299              		.global	HAL_TIM_OC_MspDeInit
 1300              		.syntax unified
 1301              		.thumb
 1302              		.thumb_func
 1303              		.fpu softvfp
 1305              	HAL_TIM_OC_MspDeInit:
 1306              	.LVL69:
 1307              	.LFB75:
 518:Core/Src/stm32f1xx_hal_msp.c **** 
 519:Core/Src/stm32f1xx_hal_msp.c **** /**
 520:Core/Src/stm32f1xx_hal_msp.c **** * @brief TIM_OC MSP De-Initialization
 521:Core/Src/stm32f1xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 522:Core/Src/stm32f1xx_hal_msp.c **** * @param htim_oc: TIM_OC handle pointer
 523:Core/Src/stm32f1xx_hal_msp.c **** * @retval None
 524:Core/Src/stm32f1xx_hal_msp.c **** */
 525:Core/Src/stm32f1xx_hal_msp.c **** void HAL_TIM_OC_MspDeInit(TIM_HandleTypeDef* htim_oc)
 526:Core/Src/stm32f1xx_hal_msp.c **** {
 1308              		.loc 1 526 1 is_stmt 1 view -0
 1309              		.cfi_startproc
 1310              		@ args = 0, pretend = 0, frame = 0
 1311              		@ frame_needed = 0, uses_anonymous_args = 0
 1312              		.loc 1 526 1 is_stmt 0 view .LVU379
 1313 0000 10B5     		push	{r4, lr}
 1314              		.cfi_def_cfa_offset 8
 1315              		.cfi_offset 4, -8
 1316              		.cfi_offset 14, -4
 1317 0002 0446     		mov	r4, r0
 527:Core/Src/stm32f1xx_hal_msp.c ****   if(htim_oc->Instance==TIM2)
 1318              		.loc 1 527 3 is_stmt 1 view .LVU380
 1319              		.loc 1 527 13 is_stmt 0 view .LVU381
 1320 0004 0368     		ldr	r3, [r0]
 1321              		.loc 1 527 5 view .LVU382
 1322 0006 B3F1804F 		cmp	r3, #1073741824
 1323 000a 03D0     		beq	.L93
 528:Core/Src/stm32f1xx_hal_msp.c ****   {
 529:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspDeInit 0 */
 530:Core/Src/stm32f1xx_hal_msp.c **** 
 531:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM2_MspDeInit 0 */
 532:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock disable */
 533:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_TIM2_CLK_DISABLE();
 534:Core/Src/stm32f1xx_hal_msp.c **** 
 535:Core/Src/stm32f1xx_hal_msp.c ****     /* TIM2 DMA DeInit */
 536:Core/Src/stm32f1xx_hal_msp.c ****     HAL_DMA_DeInit(htim_oc->hdma[TIM_DMA_ID_CC1]);
 537:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 538:Core/Src/stm32f1xx_hal_msp.c **** 
 539:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM2_MspDeInit 1 */
ARM GAS  /tmp/ccQMJGVN.s 			page 38


 540:Core/Src/stm32f1xx_hal_msp.c ****   }
 541:Core/Src/stm32f1xx_hal_msp.c ****   else if(htim_oc->Instance==TIM5)
 1324              		.loc 1 541 8 is_stmt 1 view .LVU383
 1325              		.loc 1 541 10 is_stmt 0 view .LVU384
 1326 000c 0C4A     		ldr	r2, .L95
 1327 000e 9342     		cmp	r3, r2
 1328 0010 09D0     		beq	.L94
 1329              	.LVL70:
 1330              	.L89:
 542:Core/Src/stm32f1xx_hal_msp.c ****   {
 543:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM5_MspDeInit 0 */
 544:Core/Src/stm32f1xx_hal_msp.c **** 
 545:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM5_MspDeInit 0 */
 546:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock disable */
 547:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_TIM5_CLK_DISABLE();
 548:Core/Src/stm32f1xx_hal_msp.c **** 
 549:Core/Src/stm32f1xx_hal_msp.c ****     /* TIM5 DMA DeInit */
 550:Core/Src/stm32f1xx_hal_msp.c ****     HAL_DMA_DeInit(htim_oc->hdma[TIM_DMA_ID_CC1]);
 551:Core/Src/stm32f1xx_hal_msp.c ****     HAL_DMA_DeInit(htim_oc->hdma[TIM_DMA_ID_CC2]);
 552:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM5_MspDeInit 1 */
 553:Core/Src/stm32f1xx_hal_msp.c **** 
 554:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM5_MspDeInit 1 */
 555:Core/Src/stm32f1xx_hal_msp.c ****   }
 556:Core/Src/stm32f1xx_hal_msp.c **** 
 557:Core/Src/stm32f1xx_hal_msp.c **** }
 1331              		.loc 1 557 1 view .LVU385
 1332 0012 10BD     		pop	{r4, pc}
 1333              	.LVL71:
 1334              	.L93:
 533:Core/Src/stm32f1xx_hal_msp.c **** 
 1335              		.loc 1 533 5 is_stmt 1 view .LVU386
 1336 0014 0B4A     		ldr	r2, .L95+4
 1337 0016 D369     		ldr	r3, [r2, #28]
 1338 0018 23F00103 		bic	r3, r3, #1
 1339 001c D361     		str	r3, [r2, #28]
 536:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 1340              		.loc 1 536 5 view .LVU387
 1341 001e 406A     		ldr	r0, [r0, #36]
 1342              	.LVL72:
 536:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 1343              		.loc 1 536 5 is_stmt 0 view .LVU388
 1344 0020 FFF7FEFF 		bl	HAL_DMA_DeInit
 1345              	.LVL73:
 1346 0024 F5E7     		b	.L89
 1347              	.LVL74:
 1348              	.L94:
 547:Core/Src/stm32f1xx_hal_msp.c **** 
 1349              		.loc 1 547 5 is_stmt 1 view .LVU389
 1350 0026 02F50132 		add	r2, r2, #132096
 1351 002a D369     		ldr	r3, [r2, #28]
 1352 002c 23F00803 		bic	r3, r3, #8
 1353 0030 D361     		str	r3, [r2, #28]
 550:Core/Src/stm32f1xx_hal_msp.c ****     HAL_DMA_DeInit(htim_oc->hdma[TIM_DMA_ID_CC2]);
 1354              		.loc 1 550 5 view .LVU390
 1355 0032 406A     		ldr	r0, [r0, #36]
 1356              	.LVL75:
 550:Core/Src/stm32f1xx_hal_msp.c ****     HAL_DMA_DeInit(htim_oc->hdma[TIM_DMA_ID_CC2]);
ARM GAS  /tmp/ccQMJGVN.s 			page 39


 1357              		.loc 1 550 5 is_stmt 0 view .LVU391
 1358 0034 FFF7FEFF 		bl	HAL_DMA_DeInit
 1359              	.LVL76:
 551:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM5_MspDeInit 1 */
 1360              		.loc 1 551 5 is_stmt 1 view .LVU392
 1361 0038 A06A     		ldr	r0, [r4, #40]
 1362 003a FFF7FEFF 		bl	HAL_DMA_DeInit
 1363              	.LVL77:
 1364              		.loc 1 557 1 is_stmt 0 view .LVU393
 1365 003e E8E7     		b	.L89
 1366              	.L96:
 1367              		.align	2
 1368              	.L95:
 1369 0040 000C0040 		.word	1073744896
 1370 0044 00100240 		.word	1073876992
 1371              		.cfi_endproc
 1372              	.LFE75:
 1374              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 1375              		.align	1
 1376              		.global	HAL_TIM_Base_MspDeInit
 1377              		.syntax unified
 1378              		.thumb
 1379              		.thumb_func
 1380              		.fpu softvfp
 1382              	HAL_TIM_Base_MspDeInit:
 1383              	.LVL78:
 1384              	.LFB76:
 558:Core/Src/stm32f1xx_hal_msp.c **** 
 559:Core/Src/stm32f1xx_hal_msp.c **** /**
 560:Core/Src/stm32f1xx_hal_msp.c **** * @brief TIM_Base MSP De-Initialization
 561:Core/Src/stm32f1xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 562:Core/Src/stm32f1xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
 563:Core/Src/stm32f1xx_hal_msp.c **** * @retval None
 564:Core/Src/stm32f1xx_hal_msp.c **** */
 565:Core/Src/stm32f1xx_hal_msp.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* htim_base)
 566:Core/Src/stm32f1xx_hal_msp.c **** {
 1385              		.loc 1 566 1 is_stmt 1 view -0
 1386              		.cfi_startproc
 1387              		@ args = 0, pretend = 0, frame = 0
 1388              		@ frame_needed = 0, uses_anonymous_args = 0
 1389              		@ link register save eliminated.
 567:Core/Src/stm32f1xx_hal_msp.c ****   if(htim_base->Instance==TIM3)
 1390              		.loc 1 567 3 view .LVU395
 1391              		.loc 1 567 15 is_stmt 0 view .LVU396
 1392 0000 0268     		ldr	r2, [r0]
 1393              		.loc 1 567 5 view .LVU397
 1394 0002 054B     		ldr	r3, .L100
 1395 0004 9A42     		cmp	r2, r3
 1396 0006 00D0     		beq	.L99
 1397              	.L97:
 568:Core/Src/stm32f1xx_hal_msp.c ****   {
 569:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspDeInit 0 */
 570:Core/Src/stm32f1xx_hal_msp.c **** 
 571:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM3_MspDeInit 0 */
 572:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock disable */
 573:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_TIM3_CLK_DISABLE();
 574:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspDeInit 1 */
ARM GAS  /tmp/ccQMJGVN.s 			page 40


 575:Core/Src/stm32f1xx_hal_msp.c **** 
 576:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM3_MspDeInit 1 */
 577:Core/Src/stm32f1xx_hal_msp.c ****   }
 578:Core/Src/stm32f1xx_hal_msp.c **** 
 579:Core/Src/stm32f1xx_hal_msp.c **** }
 1398              		.loc 1 579 1 view .LVU398
 1399 0008 7047     		bx	lr
 1400              	.L99:
 573:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspDeInit 1 */
 1401              		.loc 1 573 5 is_stmt 1 view .LVU399
 1402 000a 044A     		ldr	r2, .L100+4
 1403 000c D369     		ldr	r3, [r2, #28]
 1404 000e 23F00203 		bic	r3, r3, #2
 1405 0012 D361     		str	r3, [r2, #28]
 1406              		.loc 1 579 1 is_stmt 0 view .LVU400
 1407 0014 F8E7     		b	.L97
 1408              	.L101:
 1409 0016 00BF     		.align	2
 1410              	.L100:
 1411 0018 00040040 		.word	1073742848
 1412 001c 00100240 		.word	1073876992
 1413              		.cfi_endproc
 1414              	.LFE76:
 1416              		.section	.text.HAL_UART_MspInit,"ax",%progbits
 1417              		.align	1
 1418              		.global	HAL_UART_MspInit
 1419              		.syntax unified
 1420              		.thumb
 1421              		.thumb_func
 1422              		.fpu softvfp
 1424              	HAL_UART_MspInit:
 1425              	.LVL79:
 1426              	.LFB77:
 580:Core/Src/stm32f1xx_hal_msp.c **** 
 581:Core/Src/stm32f1xx_hal_msp.c **** /**
 582:Core/Src/stm32f1xx_hal_msp.c **** * @brief UART MSP Initialization
 583:Core/Src/stm32f1xx_hal_msp.c **** * This function configures the hardware resources used in this example
 584:Core/Src/stm32f1xx_hal_msp.c **** * @param huart: UART handle pointer
 585:Core/Src/stm32f1xx_hal_msp.c **** * @retval None
 586:Core/Src/stm32f1xx_hal_msp.c **** */
 587:Core/Src/stm32f1xx_hal_msp.c **** void HAL_UART_MspInit(UART_HandleTypeDef* huart)
 588:Core/Src/stm32f1xx_hal_msp.c **** {
 1427              		.loc 1 588 1 is_stmt 1 view -0
 1428              		.cfi_startproc
 1429              		@ args = 0, pretend = 0, frame = 32
 1430              		@ frame_needed = 0, uses_anonymous_args = 0
 1431              		.loc 1 588 1 is_stmt 0 view .LVU402
 1432 0000 10B5     		push	{r4, lr}
 1433              		.cfi_def_cfa_offset 8
 1434              		.cfi_offset 4, -8
 1435              		.cfi_offset 14, -4
 1436 0002 88B0     		sub	sp, sp, #32
 1437              		.cfi_def_cfa_offset 40
 589:Core/Src/stm32f1xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 1438              		.loc 1 589 3 is_stmt 1 view .LVU403
 1439              		.loc 1 589 20 is_stmt 0 view .LVU404
 1440 0004 0023     		movs	r3, #0
ARM GAS  /tmp/ccQMJGVN.s 			page 41


 1441 0006 0493     		str	r3, [sp, #16]
 1442 0008 0593     		str	r3, [sp, #20]
 1443 000a 0693     		str	r3, [sp, #24]
 1444 000c 0793     		str	r3, [sp, #28]
 590:Core/Src/stm32f1xx_hal_msp.c ****   if(huart->Instance==UART4)
 1445              		.loc 1 590 3 is_stmt 1 view .LVU405
 1446              		.loc 1 590 11 is_stmt 0 view .LVU406
 1447 000e 0368     		ldr	r3, [r0]
 1448              		.loc 1 590 5 view .LVU407
 1449 0010 2D4A     		ldr	r2, .L108
 1450 0012 9342     		cmp	r3, r2
 1451 0014 04D0     		beq	.L106
 591:Core/Src/stm32f1xx_hal_msp.c ****   {
 592:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN UART4_MspInit 0 */
 593:Core/Src/stm32f1xx_hal_msp.c **** 
 594:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END UART4_MspInit 0 */
 595:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock enable */
 596:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_UART4_CLK_ENABLE();
 597:Core/Src/stm32f1xx_hal_msp.c **** 
 598:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 599:Core/Src/stm32f1xx_hal_msp.c ****     /**UART4 GPIO Configuration
 600:Core/Src/stm32f1xx_hal_msp.c ****     PC10     ------> UART4_TX
 601:Core/Src/stm32f1xx_hal_msp.c ****     PC11     ------> UART4_RX
 602:Core/Src/stm32f1xx_hal_msp.c ****     */
 603:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_10;
 604:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 605:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 606:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 607:Core/Src/stm32f1xx_hal_msp.c **** 
 608:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_11;
 609:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 610:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 611:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 612:Core/Src/stm32f1xx_hal_msp.c **** 
 613:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN UART4_MspInit 1 */
 614:Core/Src/stm32f1xx_hal_msp.c **** 
 615:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END UART4_MspInit 1 */
 616:Core/Src/stm32f1xx_hal_msp.c ****   }
 617:Core/Src/stm32f1xx_hal_msp.c ****   else if(huart->Instance==USART1)
 1452              		.loc 1 617 8 is_stmt 1 view .LVU408
 1453              		.loc 1 617 10 is_stmt 0 view .LVU409
 1454 0016 2D4A     		ldr	r2, .L108+4
 1455 0018 9342     		cmp	r3, r2
 1456 001a 2BD0     		beq	.L107
 1457              	.LVL80:
 1458              	.L102:
 618:Core/Src/stm32f1xx_hal_msp.c ****   {
 619:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspInit 0 */
 620:Core/Src/stm32f1xx_hal_msp.c **** 
 621:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END USART1_MspInit 0 */
 622:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock enable */
 623:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_USART1_CLK_ENABLE();
 624:Core/Src/stm32f1xx_hal_msp.c **** 
 625:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 626:Core/Src/stm32f1xx_hal_msp.c ****     /**USART1 GPIO Configuration
 627:Core/Src/stm32f1xx_hal_msp.c ****     PA9     ------> USART1_TX
 628:Core/Src/stm32f1xx_hal_msp.c ****     PA10     ------> USART1_RX
ARM GAS  /tmp/ccQMJGVN.s 			page 42


 629:Core/Src/stm32f1xx_hal_msp.c ****     */
 630:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_9;
 631:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 632:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 633:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 634:Core/Src/stm32f1xx_hal_msp.c **** 
 635:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_10;
 636:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 637:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 638:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 639:Core/Src/stm32f1xx_hal_msp.c **** 
 640:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspInit 1 */
 641:Core/Src/stm32f1xx_hal_msp.c **** 
 642:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END USART1_MspInit 1 */
 643:Core/Src/stm32f1xx_hal_msp.c ****   }
 644:Core/Src/stm32f1xx_hal_msp.c **** 
 645:Core/Src/stm32f1xx_hal_msp.c **** }
 1459              		.loc 1 645 1 view .LVU410
 1460 001c 08B0     		add	sp, sp, #32
 1461              		.cfi_remember_state
 1462              		.cfi_def_cfa_offset 8
 1463              		@ sp needed
 1464 001e 10BD     		pop	{r4, pc}
 1465              	.LVL81:
 1466              	.L106:
 1467              		.cfi_restore_state
 596:Core/Src/stm32f1xx_hal_msp.c **** 
 1468              		.loc 1 596 5 is_stmt 1 view .LVU411
 1469              	.LBB20:
 596:Core/Src/stm32f1xx_hal_msp.c **** 
 1470              		.loc 1 596 5 view .LVU412
 596:Core/Src/stm32f1xx_hal_msp.c **** 
 1471              		.loc 1 596 5 view .LVU413
 1472 0020 2B4B     		ldr	r3, .L108+8
 1473 0022 DA69     		ldr	r2, [r3, #28]
 1474 0024 42F40022 		orr	r2, r2, #524288
 1475 0028 DA61     		str	r2, [r3, #28]
 596:Core/Src/stm32f1xx_hal_msp.c **** 
 1476              		.loc 1 596 5 view .LVU414
 1477 002a DA69     		ldr	r2, [r3, #28]
 1478 002c 02F40022 		and	r2, r2, #524288
 1479 0030 0092     		str	r2, [sp]
 596:Core/Src/stm32f1xx_hal_msp.c **** 
 1480              		.loc 1 596 5 view .LVU415
 1481 0032 009A     		ldr	r2, [sp]
 1482              	.LBE20:
 596:Core/Src/stm32f1xx_hal_msp.c **** 
 1483              		.loc 1 596 5 view .LVU416
 598:Core/Src/stm32f1xx_hal_msp.c ****     /**UART4 GPIO Configuration
 1484              		.loc 1 598 5 view .LVU417
 1485              	.LBB21:
 598:Core/Src/stm32f1xx_hal_msp.c ****     /**UART4 GPIO Configuration
 1486              		.loc 1 598 5 view .LVU418
 598:Core/Src/stm32f1xx_hal_msp.c ****     /**UART4 GPIO Configuration
 1487              		.loc 1 598 5 view .LVU419
 1488 0034 9A69     		ldr	r2, [r3, #24]
 1489 0036 42F01002 		orr	r2, r2, #16
ARM GAS  /tmp/ccQMJGVN.s 			page 43


 1490 003a 9A61     		str	r2, [r3, #24]
 598:Core/Src/stm32f1xx_hal_msp.c ****     /**UART4 GPIO Configuration
 1491              		.loc 1 598 5 view .LVU420
 1492 003c 9B69     		ldr	r3, [r3, #24]
 1493 003e 03F01003 		and	r3, r3, #16
 1494 0042 0193     		str	r3, [sp, #4]
 598:Core/Src/stm32f1xx_hal_msp.c ****     /**UART4 GPIO Configuration
 1495              		.loc 1 598 5 view .LVU421
 1496 0044 019B     		ldr	r3, [sp, #4]
 1497              	.LBE21:
 598:Core/Src/stm32f1xx_hal_msp.c ****     /**UART4 GPIO Configuration
 1498              		.loc 1 598 5 view .LVU422
 603:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1499              		.loc 1 603 5 view .LVU423
 603:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1500              		.loc 1 603 25 is_stmt 0 view .LVU424
 1501 0046 4FF48063 		mov	r3, #1024
 1502 004a 0493     		str	r3, [sp, #16]
 604:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 1503              		.loc 1 604 5 is_stmt 1 view .LVU425
 604:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 1504              		.loc 1 604 26 is_stmt 0 view .LVU426
 1505 004c 0223     		movs	r3, #2
 1506 004e 0593     		str	r3, [sp, #20]
 605:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 1507              		.loc 1 605 5 is_stmt 1 view .LVU427
 605:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 1508              		.loc 1 605 27 is_stmt 0 view .LVU428
 1509 0050 0323     		movs	r3, #3
 1510 0052 0793     		str	r3, [sp, #28]
 606:Core/Src/stm32f1xx_hal_msp.c **** 
 1511              		.loc 1 606 5 is_stmt 1 view .LVU429
 1512 0054 1F4C     		ldr	r4, .L108+12
 1513 0056 04A9     		add	r1, sp, #16
 1514 0058 2046     		mov	r0, r4
 1515              	.LVL82:
 606:Core/Src/stm32f1xx_hal_msp.c **** 
 1516              		.loc 1 606 5 is_stmt 0 view .LVU430
 1517 005a FFF7FEFF 		bl	HAL_GPIO_Init
 1518              	.LVL83:
 608:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 1519              		.loc 1 608 5 is_stmt 1 view .LVU431
 608:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 1520              		.loc 1 608 25 is_stmt 0 view .LVU432
 1521 005e 4FF40063 		mov	r3, #2048
 1522 0062 0493     		str	r3, [sp, #16]
 609:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1523              		.loc 1 609 5 is_stmt 1 view .LVU433
 609:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1524              		.loc 1 609 26 is_stmt 0 view .LVU434
 1525 0064 0023     		movs	r3, #0
 1526 0066 0593     		str	r3, [sp, #20]
 610:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 1527              		.loc 1 610 5 is_stmt 1 view .LVU435
 610:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 1528              		.loc 1 610 26 is_stmt 0 view .LVU436
 1529 0068 0693     		str	r3, [sp, #24]
ARM GAS  /tmp/ccQMJGVN.s 			page 44


 611:Core/Src/stm32f1xx_hal_msp.c **** 
 1530              		.loc 1 611 5 is_stmt 1 view .LVU437
 1531 006a 04A9     		add	r1, sp, #16
 1532 006c 2046     		mov	r0, r4
 1533 006e FFF7FEFF 		bl	HAL_GPIO_Init
 1534              	.LVL84:
 1535 0072 D3E7     		b	.L102
 1536              	.LVL85:
 1537              	.L107:
 623:Core/Src/stm32f1xx_hal_msp.c **** 
 1538              		.loc 1 623 5 view .LVU438
 1539              	.LBB22:
 623:Core/Src/stm32f1xx_hal_msp.c **** 
 1540              		.loc 1 623 5 view .LVU439
 623:Core/Src/stm32f1xx_hal_msp.c **** 
 1541              		.loc 1 623 5 view .LVU440
 1542 0074 164B     		ldr	r3, .L108+8
 1543 0076 9A69     		ldr	r2, [r3, #24]
 1544 0078 42F48042 		orr	r2, r2, #16384
 1545 007c 9A61     		str	r2, [r3, #24]
 623:Core/Src/stm32f1xx_hal_msp.c **** 
 1546              		.loc 1 623 5 view .LVU441
 1547 007e 9A69     		ldr	r2, [r3, #24]
 1548 0080 02F48042 		and	r2, r2, #16384
 1549 0084 0292     		str	r2, [sp, #8]
 623:Core/Src/stm32f1xx_hal_msp.c **** 
 1550              		.loc 1 623 5 view .LVU442
 1551 0086 029A     		ldr	r2, [sp, #8]
 1552              	.LBE22:
 623:Core/Src/stm32f1xx_hal_msp.c **** 
 1553              		.loc 1 623 5 view .LVU443
 625:Core/Src/stm32f1xx_hal_msp.c ****     /**USART1 GPIO Configuration
 1554              		.loc 1 625 5 view .LVU444
 1555              	.LBB23:
 625:Core/Src/stm32f1xx_hal_msp.c ****     /**USART1 GPIO Configuration
 1556              		.loc 1 625 5 view .LVU445
 625:Core/Src/stm32f1xx_hal_msp.c ****     /**USART1 GPIO Configuration
 1557              		.loc 1 625 5 view .LVU446
 1558 0088 9A69     		ldr	r2, [r3, #24]
 1559 008a 42F00402 		orr	r2, r2, #4
 1560 008e 9A61     		str	r2, [r3, #24]
 625:Core/Src/stm32f1xx_hal_msp.c ****     /**USART1 GPIO Configuration
 1561              		.loc 1 625 5 view .LVU447
 1562 0090 9B69     		ldr	r3, [r3, #24]
 1563 0092 03F00403 		and	r3, r3, #4
 1564 0096 0393     		str	r3, [sp, #12]
 625:Core/Src/stm32f1xx_hal_msp.c ****     /**USART1 GPIO Configuration
 1565              		.loc 1 625 5 view .LVU448
 1566 0098 039B     		ldr	r3, [sp, #12]
 1567              	.LBE23:
 625:Core/Src/stm32f1xx_hal_msp.c ****     /**USART1 GPIO Configuration
 1568              		.loc 1 625 5 view .LVU449
 630:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1569              		.loc 1 630 5 view .LVU450
 630:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1570              		.loc 1 630 25 is_stmt 0 view .LVU451
 1571 009a 4FF40073 		mov	r3, #512
ARM GAS  /tmp/ccQMJGVN.s 			page 45


 1572 009e 0493     		str	r3, [sp, #16]
 631:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 1573              		.loc 1 631 5 is_stmt 1 view .LVU452
 631:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 1574              		.loc 1 631 26 is_stmt 0 view .LVU453
 1575 00a0 0223     		movs	r3, #2
 1576 00a2 0593     		str	r3, [sp, #20]
 632:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 1577              		.loc 1 632 5 is_stmt 1 view .LVU454
 632:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 1578              		.loc 1 632 27 is_stmt 0 view .LVU455
 1579 00a4 0323     		movs	r3, #3
 1580 00a6 0793     		str	r3, [sp, #28]
 633:Core/Src/stm32f1xx_hal_msp.c **** 
 1581              		.loc 1 633 5 is_stmt 1 view .LVU456
 1582 00a8 0B4C     		ldr	r4, .L108+16
 1583 00aa 04A9     		add	r1, sp, #16
 1584 00ac 2046     		mov	r0, r4
 1585              	.LVL86:
 633:Core/Src/stm32f1xx_hal_msp.c **** 
 1586              		.loc 1 633 5 is_stmt 0 view .LVU457
 1587 00ae FFF7FEFF 		bl	HAL_GPIO_Init
 1588              	.LVL87:
 635:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 1589              		.loc 1 635 5 is_stmt 1 view .LVU458
 635:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 1590              		.loc 1 635 25 is_stmt 0 view .LVU459
 1591 00b2 4FF48063 		mov	r3, #1024
 1592 00b6 0493     		str	r3, [sp, #16]
 636:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1593              		.loc 1 636 5 is_stmt 1 view .LVU460
 636:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1594              		.loc 1 636 26 is_stmt 0 view .LVU461
 1595 00b8 0023     		movs	r3, #0
 1596 00ba 0593     		str	r3, [sp, #20]
 637:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 1597              		.loc 1 637 5 is_stmt 1 view .LVU462
 637:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 1598              		.loc 1 637 26 is_stmt 0 view .LVU463
 1599 00bc 0693     		str	r3, [sp, #24]
 638:Core/Src/stm32f1xx_hal_msp.c **** 
 1600              		.loc 1 638 5 is_stmt 1 view .LVU464
 1601 00be 04A9     		add	r1, sp, #16
 1602 00c0 2046     		mov	r0, r4
 1603 00c2 FFF7FEFF 		bl	HAL_GPIO_Init
 1604              	.LVL88:
 1605              		.loc 1 645 1 is_stmt 0 view .LVU465
 1606 00c6 A9E7     		b	.L102
 1607              	.L109:
 1608              		.align	2
 1609              	.L108:
 1610 00c8 004C0040 		.word	1073761280
 1611 00cc 00380140 		.word	1073821696
 1612 00d0 00100240 		.word	1073876992
 1613 00d4 00100140 		.word	1073811456
 1614 00d8 00080140 		.word	1073809408
 1615              		.cfi_endproc
ARM GAS  /tmp/ccQMJGVN.s 			page 46


 1616              	.LFE77:
 1618              		.section	.text.HAL_UART_MspDeInit,"ax",%progbits
 1619              		.align	1
 1620              		.global	HAL_UART_MspDeInit
 1621              		.syntax unified
 1622              		.thumb
 1623              		.thumb_func
 1624              		.fpu softvfp
 1626              	HAL_UART_MspDeInit:
 1627              	.LVL89:
 1628              	.LFB78:
 646:Core/Src/stm32f1xx_hal_msp.c **** 
 647:Core/Src/stm32f1xx_hal_msp.c **** /**
 648:Core/Src/stm32f1xx_hal_msp.c **** * @brief UART MSP De-Initialization
 649:Core/Src/stm32f1xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 650:Core/Src/stm32f1xx_hal_msp.c **** * @param huart: UART handle pointer
 651:Core/Src/stm32f1xx_hal_msp.c **** * @retval None
 652:Core/Src/stm32f1xx_hal_msp.c **** */
 653:Core/Src/stm32f1xx_hal_msp.c **** void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
 654:Core/Src/stm32f1xx_hal_msp.c **** {
 1629              		.loc 1 654 1 is_stmt 1 view -0
 1630              		.cfi_startproc
 1631              		@ args = 0, pretend = 0, frame = 0
 1632              		@ frame_needed = 0, uses_anonymous_args = 0
 1633              		.loc 1 654 1 is_stmt 0 view .LVU467
 1634 0000 08B5     		push	{r3, lr}
 1635              		.cfi_def_cfa_offset 8
 1636              		.cfi_offset 3, -8
 1637              		.cfi_offset 14, -4
 655:Core/Src/stm32f1xx_hal_msp.c ****   if(huart->Instance==UART4)
 1638              		.loc 1 655 3 is_stmt 1 view .LVU468
 1639              		.loc 1 655 11 is_stmt 0 view .LVU469
 1640 0002 0368     		ldr	r3, [r0]
 1641              		.loc 1 655 5 view .LVU470
 1642 0004 0F4A     		ldr	r2, .L116
 1643 0006 9342     		cmp	r3, r2
 1644 0008 03D0     		beq	.L114
 656:Core/Src/stm32f1xx_hal_msp.c ****   {
 657:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN UART4_MspDeInit 0 */
 658:Core/Src/stm32f1xx_hal_msp.c **** 
 659:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END UART4_MspDeInit 0 */
 660:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock disable */
 661:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_UART4_CLK_DISABLE();
 662:Core/Src/stm32f1xx_hal_msp.c **** 
 663:Core/Src/stm32f1xx_hal_msp.c ****     /**UART4 GPIO Configuration
 664:Core/Src/stm32f1xx_hal_msp.c ****     PC10     ------> UART4_TX
 665:Core/Src/stm32f1xx_hal_msp.c ****     PC11     ------> UART4_RX
 666:Core/Src/stm32f1xx_hal_msp.c ****     */
 667:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOC, GPIO_PIN_10|GPIO_PIN_11);
 668:Core/Src/stm32f1xx_hal_msp.c **** 
 669:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN UART4_MspDeInit 1 */
 670:Core/Src/stm32f1xx_hal_msp.c **** 
 671:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END UART4_MspDeInit 1 */
 672:Core/Src/stm32f1xx_hal_msp.c ****   }
 673:Core/Src/stm32f1xx_hal_msp.c ****   else if(huart->Instance==USART1)
 1645              		.loc 1 673 8 is_stmt 1 view .LVU471
 1646              		.loc 1 673 10 is_stmt 0 view .LVU472
ARM GAS  /tmp/ccQMJGVN.s 			page 47


 1647 000a 0F4A     		ldr	r2, .L116+4
 1648 000c 9342     		cmp	r3, r2
 1649 000e 0CD0     		beq	.L115
 1650              	.LVL90:
 1651              	.L110:
 674:Core/Src/stm32f1xx_hal_msp.c ****   {
 675:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspDeInit 0 */
 676:Core/Src/stm32f1xx_hal_msp.c **** 
 677:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END USART1_MspDeInit 0 */
 678:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock disable */
 679:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_USART1_CLK_DISABLE();
 680:Core/Src/stm32f1xx_hal_msp.c **** 
 681:Core/Src/stm32f1xx_hal_msp.c ****     /**USART1 GPIO Configuration
 682:Core/Src/stm32f1xx_hal_msp.c ****     PA9     ------> USART1_TX
 683:Core/Src/stm32f1xx_hal_msp.c ****     PA10     ------> USART1_RX
 684:Core/Src/stm32f1xx_hal_msp.c ****     */
 685:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_9|GPIO_PIN_10);
 686:Core/Src/stm32f1xx_hal_msp.c **** 
 687:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspDeInit 1 */
 688:Core/Src/stm32f1xx_hal_msp.c **** 
 689:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END USART1_MspDeInit 1 */
 690:Core/Src/stm32f1xx_hal_msp.c ****   }
 691:Core/Src/stm32f1xx_hal_msp.c **** 
 692:Core/Src/stm32f1xx_hal_msp.c **** }
 1652              		.loc 1 692 1 view .LVU473
 1653 0010 08BD     		pop	{r3, pc}
 1654              	.LVL91:
 1655              	.L114:
 661:Core/Src/stm32f1xx_hal_msp.c **** 
 1656              		.loc 1 661 5 is_stmt 1 view .LVU474
 1657 0012 02F5E232 		add	r2, r2, #115712
 1658 0016 D369     		ldr	r3, [r2, #28]
 1659 0018 23F40023 		bic	r3, r3, #524288
 1660 001c D361     		str	r3, [r2, #28]
 667:Core/Src/stm32f1xx_hal_msp.c **** 
 1661              		.loc 1 667 5 view .LVU475
 1662 001e 4FF44061 		mov	r1, #3072
 1663 0022 0A48     		ldr	r0, .L116+8
 1664              	.LVL92:
 667:Core/Src/stm32f1xx_hal_msp.c **** 
 1665              		.loc 1 667 5 is_stmt 0 view .LVU476
 1666 0024 FFF7FEFF 		bl	HAL_GPIO_DeInit
 1667              	.LVL93:
 1668 0028 F2E7     		b	.L110
 1669              	.LVL94:
 1670              	.L115:
 679:Core/Src/stm32f1xx_hal_msp.c **** 
 1671              		.loc 1 679 5 is_stmt 1 view .LVU477
 1672 002a 02F55842 		add	r2, r2, #55296
 1673 002e 9369     		ldr	r3, [r2, #24]
 1674 0030 23F48043 		bic	r3, r3, #16384
 1675 0034 9361     		str	r3, [r2, #24]
 685:Core/Src/stm32f1xx_hal_msp.c **** 
 1676              		.loc 1 685 5 view .LVU478
 1677 0036 4FF4C061 		mov	r1, #1536
 1678 003a 0548     		ldr	r0, .L116+12
 1679              	.LVL95:
ARM GAS  /tmp/ccQMJGVN.s 			page 48


 685:Core/Src/stm32f1xx_hal_msp.c **** 
 1680              		.loc 1 685 5 is_stmt 0 view .LVU479
 1681 003c FFF7FEFF 		bl	HAL_GPIO_DeInit
 1682              	.LVL96:
 1683              		.loc 1 692 1 view .LVU480
 1684 0040 E6E7     		b	.L110
 1685              	.L117:
 1686 0042 00BF     		.align	2
 1687              	.L116:
 1688 0044 004C0040 		.word	1073761280
 1689 0048 00380140 		.word	1073821696
 1690 004c 00100140 		.word	1073811456
 1691 0050 00080140 		.word	1073809408
 1692              		.cfi_endproc
 1693              	.LFE78:
 1695              		.section	.bss.HAL_RCC_CAN1_CLK_ENABLED,"aw",%nobits
 1696              		.align	2
 1697              		.set	.LANCHOR0,. + 0
 1700              	HAL_RCC_CAN1_CLK_ENABLED:
 1701 0000 00000000 		.space	4
 1702              		.text
 1703              	.Letext0:
 1704              		.file 2 "/usr/lib/gcc/arm-none-eabi/9.2.1/include/stdint.h"
 1705              		.file 3 "Drivers/CMSIS/Include/core_cm3.h"
 1706              		.file 4 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/system_stm32f1xx.h"
 1707              		.file 5 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f105xc.h"
 1708              		.file 6 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f1xx.h"
 1709              		.file 7 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h"
 1710              		.file 8 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio.h"
 1711              		.file 9 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h"
 1712              		.file 10 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_can.h"
 1713              		.file 11 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_adc.h"
 1714              		.file 12 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_tim.h"
 1715              		.file 13 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_uart.h"
 1716              		.file 14 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal.h"
 1717              		.file 15 "Core/Inc/main.h"
 1718              		.file 16 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_cortex.h"
ARM GAS  /tmp/ccQMJGVN.s 			page 49


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32f1xx_hal_msp.c
     /tmp/ccQMJGVN.s:16     .text.HAL_MspInit:0000000000000000 $t
     /tmp/ccQMJGVN.s:24     .text.HAL_MspInit:0000000000000000 HAL_MspInit
     /tmp/ccQMJGVN.s:97     .text.HAL_MspInit:000000000000004c $d
     /tmp/ccQMJGVN.s:103    .text.HAL_ADC_MspInit:0000000000000000 $t
     /tmp/ccQMJGVN.s:110    .text.HAL_ADC_MspInit:0000000000000000 HAL_ADC_MspInit
     /tmp/ccQMJGVN.s:280    .text.HAL_ADC_MspInit:00000000000000ac $d
     /tmp/ccQMJGVN.s:289    .text.HAL_ADC_MspDeInit:0000000000000000 $t
     /tmp/ccQMJGVN.s:296    .text.HAL_ADC_MspDeInit:0000000000000000 HAL_ADC_MspDeInit
     /tmp/ccQMJGVN.s:346    .text.HAL_ADC_MspDeInit:0000000000000030 $d
     /tmp/ccQMJGVN.s:354    .text.HAL_CAN_MspInit:0000000000000000 $t
     /tmp/ccQMJGVN.s:361    .text.HAL_CAN_MspInit:0000000000000000 HAL_CAN_MspInit
     /tmp/ccQMJGVN.s:612    .text.HAL_CAN_MspInit:000000000000011c $d
     /tmp/ccQMJGVN.s:623    .text.HAL_CAN_MspDeInit:0000000000000000 $t
     /tmp/ccQMJGVN.s:630    .text.HAL_CAN_MspDeInit:0000000000000000 HAL_CAN_MspDeInit
     /tmp/ccQMJGVN.s:725    .text.HAL_CAN_MspDeInit:000000000000006c $d
     /tmp/ccQMJGVN.s:735    .text.HAL_TIM_PWM_MspInit:0000000000000000 $t
     /tmp/ccQMJGVN.s:742    .text.HAL_TIM_PWM_MspInit:0000000000000000 HAL_TIM_PWM_MspInit
     /tmp/ccQMJGVN.s:786    .text.HAL_TIM_PWM_MspInit:0000000000000028 $d
     /tmp/ccQMJGVN.s:791    .text.HAL_TIM_OC_MspInit:0000000000000000 $t
     /tmp/ccQMJGVN.s:798    .text.HAL_TIM_OC_MspInit:0000000000000000 HAL_TIM_OC_MspInit
     /tmp/ccQMJGVN.s:1034   .text.HAL_TIM_OC_MspInit:00000000000000f0 $d
     /tmp/ccQMJGVN.s:1046   .text.HAL_TIM_Base_MspInit:0000000000000000 $t
     /tmp/ccQMJGVN.s:1053   .text.HAL_TIM_Base_MspInit:0000000000000000 HAL_TIM_Base_MspInit
     /tmp/ccQMJGVN.s:1097   .text.HAL_TIM_Base_MspInit:0000000000000028 $d
     /tmp/ccQMJGVN.s:1102   .text.HAL_TIM_MspPostInit:0000000000000000 $t
     /tmp/ccQMJGVN.s:1109   .text.HAL_TIM_MspPostInit:0000000000000000 HAL_TIM_MspPostInit
     /tmp/ccQMJGVN.s:1246   .text.HAL_TIM_MspPostInit:0000000000000084 $d
     /tmp/ccQMJGVN.s:1256   .text.HAL_TIM_PWM_MspDeInit:0000000000000000 $t
     /tmp/ccQMJGVN.s:1263   .text.HAL_TIM_PWM_MspDeInit:0000000000000000 HAL_TIM_PWM_MspDeInit
     /tmp/ccQMJGVN.s:1292   .text.HAL_TIM_PWM_MspDeInit:0000000000000018 $d
     /tmp/ccQMJGVN.s:1298   .text.HAL_TIM_OC_MspDeInit:0000000000000000 $t
     /tmp/ccQMJGVN.s:1305   .text.HAL_TIM_OC_MspDeInit:0000000000000000 HAL_TIM_OC_MspDeInit
     /tmp/ccQMJGVN.s:1369   .text.HAL_TIM_OC_MspDeInit:0000000000000040 $d
     /tmp/ccQMJGVN.s:1375   .text.HAL_TIM_Base_MspDeInit:0000000000000000 $t
     /tmp/ccQMJGVN.s:1382   .text.HAL_TIM_Base_MspDeInit:0000000000000000 HAL_TIM_Base_MspDeInit
     /tmp/ccQMJGVN.s:1411   .text.HAL_TIM_Base_MspDeInit:0000000000000018 $d
     /tmp/ccQMJGVN.s:1417   .text.HAL_UART_MspInit:0000000000000000 $t
     /tmp/ccQMJGVN.s:1424   .text.HAL_UART_MspInit:0000000000000000 HAL_UART_MspInit
     /tmp/ccQMJGVN.s:1610   .text.HAL_UART_MspInit:00000000000000c8 $d
     /tmp/ccQMJGVN.s:1619   .text.HAL_UART_MspDeInit:0000000000000000 $t
     /tmp/ccQMJGVN.s:1626   .text.HAL_UART_MspDeInit:0000000000000000 HAL_UART_MspDeInit
     /tmp/ccQMJGVN.s:1688   .text.HAL_UART_MspDeInit:0000000000000044 $d
     /tmp/ccQMJGVN.s:1696   .bss.HAL_RCC_CAN1_CLK_ENABLED:0000000000000000 $d
     /tmp/ccQMJGVN.s:1700   .bss.HAL_RCC_CAN1_CLK_ENABLED:0000000000000000 HAL_RCC_CAN1_CLK_ENABLED

UNDEFINED SYMBOLS
HAL_NVIC_SetPriority
HAL_GPIO_Init
HAL_DMA_Init
Error_Handler
hdma_adc1
HAL_GPIO_DeInit
HAL_DMA_DeInit
HAL_NVIC_EnableIRQ
HAL_NVIC_DisableIRQ
ARM GAS  /tmp/ccQMJGVN.s 			page 50


hdma_tim2_ch1
hdma_tim5_ch1
hdma_tim5_ch2
