Vivado Simulator 2018.2
Time resolution is 1 ps
a=0,b=0, y_and=0, y_or=0, y_not=1, y_nand=1, y_nor=1, y_xor=0, y_xnor=1
a=0,b=1, y_and=0, y_or=1, y_not=1, y_nand=1, y_nor=0, y_xor=1, y_xnor=0
a=1,b=0, y_and=0, y_or=1, y_not=0, y_nand=1, y_nor=0, y_xor=1, y_xnor=0
a=1,b=1, y_and=1, y_or=1, y_not=0, y_nand=0, y_nor=0, y_xor=0, y_xnor=1
$finish called at time : 40 ns : File "D:/MTech 1St sem Materials/Analog IC Design/FPGA/allgates_4x1mux/allgates_4x1mux.srcs/sources_1/new/tb.v" Line 45
