
Vaja13.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000aa74  080001e0  080001e0  000101e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00074568  0800ac54  0800ac54  0001ac54  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0807f1bc  0807f1bc  00090090  2**0
                  CONTENTS
  4 .ARM          00000000  0807f1bc  0807f1bc  00090090  2**0
                  CONTENTS
  5 .preinit_array 00000000  0807f1bc  0807f1bc  00090090  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0807f1bc  0807f1bc  0008f1bc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0807f1c0  0807f1c0  0008f1c0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000090  20000000  0807f1c4  00090000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000b4c  20000090  0807f254  00090090  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000bdc  0807f254  00090bdc  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00090090  2**0
                  CONTENTS, READONLY
 12 .debug_info   000262de  00000000  00000000  000900c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000056d3  00000000  00000000  000b639e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00002660  00000000  00000000  000bba78  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000023f8  00000000  00000000  000be0d8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0003327e  00000000  00000000  000c04d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00027f22  00000000  00000000  000f374e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00131082  00000000  00000000  0011b670  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0024c6f2  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000ae44  00000000  00000000  0024c744  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	; (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	; (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	; (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	20000090 	.word	0x20000090
 80001fc:	00000000 	.word	0x00000000
 8000200:	0800ac3c 	.word	0x0800ac3c

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	; (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	; (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	; (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	20000094 	.word	0x20000094
 800021c:	0800ac3c 	.word	0x0800ac3c

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	; 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_d2uiz>:
 8000638:	004a      	lsls	r2, r1, #1
 800063a:	d211      	bcs.n	8000660 <__aeabi_d2uiz+0x28>
 800063c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000640:	d211      	bcs.n	8000666 <__aeabi_d2uiz+0x2e>
 8000642:	d50d      	bpl.n	8000660 <__aeabi_d2uiz+0x28>
 8000644:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000648:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 800064c:	d40e      	bmi.n	800066c <__aeabi_d2uiz+0x34>
 800064e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000652:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000656:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 800065a:	fa23 f002 	lsr.w	r0, r3, r2
 800065e:	4770      	bx	lr
 8000660:	f04f 0000 	mov.w	r0, #0
 8000664:	4770      	bx	lr
 8000666:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 800066a:	d102      	bne.n	8000672 <__aeabi_d2uiz+0x3a>
 800066c:	f04f 30ff 	mov.w	r0, #4294967295
 8000670:	4770      	bx	lr
 8000672:	f04f 0000 	mov.w	r0, #0
 8000676:	4770      	bx	lr

08000678 <Game>:
// ------------- Public function implementations --------------


// Funkcija, ki implementira nad-avtomat Game().
void Game()
{
 8000678:	b580      	push	{r7, lr}
 800067a:	b082      	sub	sp, #8
 800067c:	af00      	add	r7, sp, #0


	// PomoĹžna spremenljivka, kamor bomo shranjevali vrnjeno izhodno
	// vrednost pod-avtomatov (tj. "exit value").
	// Hkrati z definicijo spremenljivke poskrbimo ĹĄe za inicializacijo zaÄetne vrednosti.
	uint8_t exit_value = 0;
 800067e:	2300      	movs	r3, #0
 8000680:	71fb      	strb	r3, [r7, #7]


	// Avtomat stanj implementiramo s pomoÄjo "switch-case" stavka, s katerim
	// zelo enostavno doseĹžemo izvajanja le tistega dela kode, ki pripada
	// toÄno doloÄenemu stanju avtomata.
	switch (state)
 8000682:	4b22      	ldr	r3, [pc, #136]	; (800070c <Game+0x94>)
 8000684:	781b      	ldrb	r3, [r3, #0]
 8000686:	2b02      	cmp	r3, #2
 8000688:	d01c      	beq.n	80006c4 <Game+0x4c>
 800068a:	2b02      	cmp	r3, #2
 800068c:	dc25      	bgt.n	80006da <Game+0x62>
 800068e:	2b00      	cmp	r3, #0
 8000690:	d002      	beq.n	8000698 <Game+0x20>
 8000692:	2b01      	cmp	r3, #1
 8000694:	d00b      	beq.n	80006ae <Game+0x36>
 8000696:	e020      	b.n	80006da <Game+0x62>
	{

		case GAME_INTRO_STATE:

			// Znotraj tega stanja izvajamo pod-avtomat Intro().
			exit_value = Intro();
 8000698:	f000 f83c 	bl	8000714 <Intro>
 800069c:	4603      	mov	r3, r0
 800069e:	71fb      	strb	r3, [r7, #7]

			// Äe pod-avtomat vrne vrednost razliÄno od niÄ,
			// avtomat Game() preide v naslednje stanje.
			if (exit_value != 0)
 80006a0:	79fb      	ldrb	r3, [r7, #7]
 80006a2:	2b00      	cmp	r3, #0
 80006a4:	d029      	beq.n	80006fa <Game+0x82>
				state = GAME_PLAY_STATE;
 80006a6:	4b19      	ldr	r3, [pc, #100]	; (800070c <Game+0x94>)
 80006a8:	2201      	movs	r2, #1
 80006aa:	701a      	strb	r2, [r3, #0]

		break;
 80006ac:	e025      	b.n	80006fa <Game+0x82>


		case GAME_PLAY_STATE:

			// Znotraj tega stanja izvajamo pod-avtomat GamePlay().
			exit_value = GamePlay();
 80006ae:	f000 f8ad 	bl	800080c <GamePlay>
 80006b2:	4603      	mov	r3, r0
 80006b4:	71fb      	strb	r3, [r7, #7]

			// Äe pod-avtomat vrne vrednost razliÄno od niÄ,
			// avtomat Game() preide v naslednje stanje.
			if (exit_value != 0)
 80006b6:	79fb      	ldrb	r3, [r7, #7]
 80006b8:	2b00      	cmp	r3, #0
 80006ba:	d020      	beq.n	80006fe <Game+0x86>
				state = GAME_OVER_STATE;
 80006bc:	4b13      	ldr	r3, [pc, #76]	; (800070c <Game+0x94>)
 80006be:	2202      	movs	r2, #2
 80006c0:	701a      	strb	r2, [r3, #0]

		break;
 80006c2:	e01c      	b.n	80006fe <Game+0x86>


		case GAME_OVER_STATE:

			// Znotraj tega stanja izvajamo pod-avtomat GameOver().
			exit_value = GameOver();
 80006c4:	f000 f8bc 	bl	8000840 <GameOver>
 80006c8:	4603      	mov	r3, r0
 80006ca:	71fb      	strb	r3, [r7, #7]

			// Äe pod-avtomat vrne vrednost razliÄno od niÄ,
			// avtomat Game() preide v naslednje stanje.
			if (exit_value != 0)
 80006cc:	79fb      	ldrb	r3, [r7, #7]
 80006ce:	2b00      	cmp	r3, #0
 80006d0:	d017      	beq.n	8000702 <Game+0x8a>
				state = GAME_INTRO_STATE;
 80006d2:	4b0e      	ldr	r3, [pc, #56]	; (800070c <Game+0x94>)
 80006d4:	2200      	movs	r2, #0
 80006d6:	701a      	strb	r2, [r3, #0]

		break;
 80006d8:	e013      	b.n	8000702 <Game+0x8a>
		// To napako javimo preko SCI vmesnika. Vidite, da SCI vmesnik uporabljamo
		// za realno-Äasni nadzor nad napakami aplikacije preko serijskega terminala.
		default:

			// Javimo vir napake in vrednost nedefiniranega stanja, v katerem se je naĹĄel avtomat.
			printf("Game(): Error - undefined state (%d)", state);
 80006da:	4b0c      	ldr	r3, [pc, #48]	; (800070c <Game+0x94>)
 80006dc:	781b      	ldrb	r3, [r3, #0]
 80006de:	4619      	mov	r1, r3
 80006e0:	480b      	ldr	r0, [pc, #44]	; (8000710 <Game+0x98>)
 80006e2:	f009 f95b 	bl	800999c <iprintf>

			// Ustavimo izvajanje z namenom, da razvojnik lahko opazi neobiÄajno obnaĹĄanje aplikacije.
			HAL_Delay(5000);
 80006e6:	f241 3088 	movw	r0, #5000	; 0x1388
 80006ea:	f002 fb19 	bl	8002d20 <HAL_Delay>

			// In na koncu avomat restiramo tako, da ga postavimo v zaÄetno stanje.
			state = GAME_INTRO_STATE;
 80006ee:	4b07      	ldr	r3, [pc, #28]	; (800070c <Game+0x94>)
 80006f0:	2200      	movs	r2, #0
 80006f2:	701a      	strb	r2, [r3, #0]
			exit_value = 0;
 80006f4:	2300      	movs	r3, #0
 80006f6:	71fb      	strb	r3, [r7, #7]

		break;
 80006f8:	e004      	b.n	8000704 <Game+0x8c>
		break;
 80006fa:	bf00      	nop
 80006fc:	e002      	b.n	8000704 <Game+0x8c>
		break;
 80006fe:	bf00      	nop
 8000700:	e000      	b.n	8000704 <Game+0x8c>
		break;
 8000702:	bf00      	nop
	}
}
 8000704:	bf00      	nop
 8000706:	3708      	adds	r7, #8
 8000708:	46bd      	mov	sp, r7
 800070a:	bd80      	pop	{r7, pc}
 800070c:	200000ac 	.word	0x200000ac
 8000710:	0800ac54 	.word	0x0800ac54

08000714 <Intro>:



// Funkcija, ki implementira pod-avtomat Intro().
uint8_t Intro()
{
 8000714:	b580      	push	{r7, lr}
 8000716:	b082      	sub	sp, #8
 8000718:	af00      	add	r7, sp, #0


	// PomoĹžna spremenljivka, kamor bomo shranjevali vrnjeno izhodno
	// vrednost pod-avtomatov (tj. "exit value").
	// Hkrati z definicijo spremenljivke poskrbimo ĹĄe za inicializacijo zaÄetne vrednosti.
	uint8_t exit_value = 0;
 800071a:	2300      	movs	r3, #0
 800071c:	71fb      	strb	r3, [r7, #7]

	// PomoĹžna spremenljivka, kjer bomo hranili informacijo o pritisnjeni tipki.
	buttons_enum_t	key = BTN_NONE;
 800071e:	2307      	movs	r3, #7
 8000720:	71bb      	strb	r3, [r7, #6]


	// Avtomat stanj implementiramo s pomoÄjo "switch-case" stavka, s katerim
	// zelo enostavno doseĹžemo izvajanja le tistega dela kode, ki pripada
	// toÄno doloÄenemu stanju avtomata.
	switch (state)
 8000722:	4b34      	ldr	r3, [pc, #208]	; (80007f4 <Intro+0xe0>)
 8000724:	781b      	ldrb	r3, [r3, #0]
 8000726:	2b04      	cmp	r3, #4
 8000728:	d84c      	bhi.n	80007c4 <Intro+0xb0>
 800072a:	a201      	add	r2, pc, #4	; (adr r2, 8000730 <Intro+0x1c>)
 800072c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000730:	08000745 	.word	0x08000745
 8000734:	08000761 	.word	0x08000761
 8000738:	0800077f 	.word	0x0800077f
 800073c:	08000799 	.word	0x08000799
 8000740:	080007b3 	.word	0x080007b3
		// Inicializacija vseh podaktovnih struktur igre, risanje "splash screen" zaslona
	 	// ter priĹžig vseh LEDic.
		case INTRO_INIT:

			// Opravila stanja.
			OBJ_init();		// Namig: inicializacijo podatkovnih struktur (tj. objektov)
 8000744:	f000 fcaa 	bl	800109c <OBJ_init>
						// lahko izvedete s klicem ene same funkcije.
			LEDs_write(255);
 8000748:	20ff      	movs	r0, #255	; 0xff
 800074a:	f007 fc45 	bl	8007fd8 <LEDs_write>



			// Ob koncu tega stanja priÄnemo z merjenjem Äasa premora, ki sledi
			// (tj. sproĹžimo uro ĹĄtoparico tako, da postavimo Äasovni zaznamek - "time mark").
			TIMUT_stopwatch_set_time_mark(&stopwatch);
 800074e:	482a      	ldr	r0, [pc, #168]	; (80007f8 <Intro+0xe4>)
 8000750:	f008 fb7c 	bl	8008e4c <TIMUT_stopwatch_set_time_mark>

			// DoloÄimo naslednje stanje ter "exit" vrednost.
			state = INTRO_WAIT_BEFORE_KBD_ACTIVE;
 8000754:	4b27      	ldr	r3, [pc, #156]	; (80007f4 <Intro+0xe0>)
 8000756:	2201      	movs	r2, #1
 8000758:	701a      	strb	r2, [r3, #0]
			exit_value = 0;
 800075a:	2300      	movs	r3, #0
 800075c:	71fb      	strb	r3, [r7, #7]

		break;
 800075e:	e044      	b.n	80007ea <Intro+0xd6>

		// Premor pred aktivacijo tipkovnice, ÄiĹĄÄenje medpomnilnika tipkovnice.
		case INTRO_WAIT_BEFORE_KBD_ACTIVE:

			// V tem stanju preverjamo, ali se je premor Ĺže iztekel.
			if ( TIMUT_stopwatch_has_X_ms_passed(&stopwatch, INTRO_DELAY_BEFORE_KBD_ACTIVE) )
 8000760:	2100      	movs	r1, #0
 8000762:	4825      	ldr	r0, [pc, #148]	; (80007f8 <Intro+0xe4>)
 8000764:	f008 fb8f 	bl	8008e86 <TIMUT_stopwatch_has_X_ms_passed>
 8000768:	4603      	mov	r3, r0
 800076a:	2b00      	cmp	r3, #0
 800076c:	d03a      	beq.n	80007e4 <Intro+0xd0>
			{
				// Äe se je premor Ĺže iztekel,

				// poÄistimo medpomnilnik tipkovnice.
				KBD_flush();
 800076e:	f007 ffd5 	bl	800871c <KBD_flush>

				// ter doloÄimo naslednje stanje in "exit" vrednost.
				state = INTRO_PRESS_ANY_KEY;
 8000772:	4b20      	ldr	r3, [pc, #128]	; (80007f4 <Intro+0xe0>)
 8000774:	2202      	movs	r2, #2
 8000776:	701a      	strb	r2, [r3, #0]
				exit_value = 0;
 8000778:	2300      	movs	r3, #0
 800077a:	71fb      	strb	r3, [r7, #7]

			}

		break;
 800077c:	e032      	b.n	80007e4 <Intro+0xd0>
		case INTRO_PRESS_ANY_KEY:

			// Opravila stanja.
					// Namig: Napis "Press any key" je shranjen v obliki "sprite-a". PreuÄite,
												// v katerem od objektov se skriva ta "sprite".
			GFX_draw_gfx_object(&splash_screen);
 800077e:	481f      	ldr	r0, [pc, #124]	; (80007fc <Intro+0xe8>)
 8000780:	f000 f97d 	bl	8000a7e <GFX_draw_gfx_object>
			GFX_draw_one_gfx_object_on_background(&press_any_key_sprite, &background);
 8000784:	491e      	ldr	r1, [pc, #120]	; (8000800 <Intro+0xec>)
 8000786:	481f      	ldr	r0, [pc, #124]	; (8000804 <Intro+0xf0>)
 8000788:	f000 fbee 	bl	8000f68 <GFX_draw_one_gfx_object_on_background>
			// DoloÄimo naslednje stanje ter "exit" vrednost.
			state = INTRO_WAIT_FOR_ANY_KEY;
 800078c:	4b19      	ldr	r3, [pc, #100]	; (80007f4 <Intro+0xe0>)
 800078e:	2203      	movs	r2, #3
 8000790:	701a      	strb	r2, [r3, #0]
			exit_value = 0;
 8000792:	2300      	movs	r3, #0
 8000794:	71fb      	strb	r3, [r7, #7]

		break;
 8000796:	e028      	b.n	80007ea <Intro+0xd6>

			// V tem stanju preverjamo, Äe je bila pritisnjena katerakoli tipka.

			// Preberemo informacijo o pritisnjenih tipkah iz medpomnilnika tipkovnice.
			// (Skeniranje tipkovnice se izvaja avtomatsko v sklopu periodic_services.c modula.)
			key = KBD_get_pressed_key();
 8000798:	f007 ffac 	bl	80086f4 <KBD_get_pressed_key>
 800079c:	4603      	mov	r3, r0
 800079e:	71bb      	strb	r3, [r7, #6]

			// In Äe je bila pritisnjena katerakoli tipka
			if ( key != BTN_NONE )
 80007a0:	79bb      	ldrb	r3, [r7, #6]
 80007a2:	2b07      	cmp	r3, #7
 80007a4:	d020      	beq.n	80007e8 <Intro+0xd4>
			{

				// doloÄimo naslednje stanje in "exit" vrednost.
				state = INTRO_LEDS_OFF;
 80007a6:	4b13      	ldr	r3, [pc, #76]	; (80007f4 <Intro+0xe0>)
 80007a8:	2204      	movs	r2, #4
 80007aa:	701a      	strb	r2, [r3, #0]
				exit_value = 0;
 80007ac:	2300      	movs	r3, #0
 80007ae:	71fb      	strb	r3, [r7, #7]

			}

		break;
 80007b0:	e01a      	b.n	80007e8 <Intro+0xd4>

		// Ugasnitev vseh LEDic
		case INTRO_LEDS_OFF:

			// Opravila stanja.
			LEDs_write(0);
 80007b2:	2000      	movs	r0, #0
 80007b4:	f007 fc10 	bl	8007fd8 <LEDs_write>

			// DoloÄimo naslednje stanje ter "exit" vrednost.

			// V tej toÄki se je izvajanje pod-avtomata zakljuÄilo.
			// Stanje avtomata nastavimo na zaÄetno stanje in nastavimo "exit" vrednost 1.
			state = INTRO_INIT;
 80007b8:	4b0e      	ldr	r3, [pc, #56]	; (80007f4 <Intro+0xe0>)
 80007ba:	2200      	movs	r2, #0
 80007bc:	701a      	strb	r2, [r3, #0]
			exit_value = 1;
 80007be:	2301      	movs	r3, #1
 80007c0:	71fb      	strb	r3, [r7, #7]

		break;
 80007c2:	e012      	b.n	80007ea <Intro+0xd6>
		// To napako javimo preko SCI vmesnika. Vidite, da SCI vmesnik uporabljamo
		// za realno-Äasni nadzor nad napakami aplikacije preko serijskega terminala.
		default:

			// Javimo vir napake in vrednost nedefiniranega stanja, v katerem se je naĹĄel avtomat.
			printf("Intro(): Error - unknown state (%d)", state);
 80007c4:	4b0b      	ldr	r3, [pc, #44]	; (80007f4 <Intro+0xe0>)
 80007c6:	781b      	ldrb	r3, [r3, #0]
 80007c8:	4619      	mov	r1, r3
 80007ca:	480f      	ldr	r0, [pc, #60]	; (8000808 <Intro+0xf4>)
 80007cc:	f009 f8e6 	bl	800999c <iprintf>

			// Ustavimo izvajanje z namenom, da razvojnik lahko opazi neobiÄajno obnaĹĄanje aplikacije.
			HAL_Delay(5000);
 80007d0:	f241 3088 	movw	r0, #5000	; 0x1388
 80007d4:	f002 faa4 	bl	8002d20 <HAL_Delay>

			// In na koncu avomat restiramo tako, da ga postavimo v zaÄetno stanje.
			state = INTRO_INIT;
 80007d8:	4b06      	ldr	r3, [pc, #24]	; (80007f4 <Intro+0xe0>)
 80007da:	2200      	movs	r2, #0
 80007dc:	701a      	strb	r2, [r3, #0]
			exit_value = 0;
 80007de:	2300      	movs	r3, #0
 80007e0:	71fb      	strb	r3, [r7, #7]

		break;
 80007e2:	e002      	b.n	80007ea <Intro+0xd6>
		break;
 80007e4:	bf00      	nop
 80007e6:	e000      	b.n	80007ea <Intro+0xd6>
		break;
 80007e8:	bf00      	nop


	// Vrnemo zgoraj nastavljeno "exit_value" vrednost nad-avtomatu.
	// Tako bo nad-avtomat vedel, ali mora ĹĄe zaganjati ta pod-avtomat ali
	// pa mora preiti v naslednje stanje.
	return exit_value;
 80007ea:	79fb      	ldrb	r3, [r7, #7]

}
 80007ec:	4618      	mov	r0, r3
 80007ee:	3708      	adds	r7, #8
 80007f0:	46bd      	mov	sp, r7
 80007f2:	bd80      	pop	{r7, pc}
 80007f4:	200000ad 	.word	0x200000ad
 80007f8:	200000b0 	.word	0x200000b0
 80007fc:	20000118 	.word	0x20000118
 8000800:	20000150 	.word	0x20000150
 8000804:	200001c0 	.word	0x200001c0
 8000808:	0800ac7c 	.word	0x0800ac7c

0800080c <GamePlay>:



// Funkcija, ki implementira pod-avtomat GamePlay().
uint8_t GamePlay()
{
 800080c:	b580      	push	{r7, lr}
 800080e:	af00      	add	r7, sp, #0
	// Tu bomo kasneje implementirali ĹĄe avtomat za izvedbo
	// igranja igre.

	// Zankrat pa tu le izriĹĄimo ozadje in poÄakajmo na pritisk tipke.

	GFX_draw_gfx_object( &background );
 8000810:	480a      	ldr	r0, [pc, #40]	; (800083c <GamePlay+0x30>)
 8000812:	f000 f934 	bl	8000a7e <GFX_draw_gfx_object>


	while( KBD_get_pressed_key() == BTN_NONE );
 8000816:	bf00      	nop
 8000818:	f007 ff6c 	bl	80086f4 <KBD_get_pressed_key>
 800081c:	4603      	mov	r3, r0
 800081e:	2b07      	cmp	r3, #7
 8000820:	d0fa      	beq.n	8000818 <GamePlay+0xc>

	LEDs_write(255);
 8000822:	20ff      	movs	r0, #255	; 0xff
 8000824:	f007 fbd8 	bl	8007fd8 <LEDs_write>
	HAL_Delay(500);
 8000828:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800082c:	f002 fa78 	bl	8002d20 <HAL_Delay>
	LEDs_write(0);
 8000830:	2000      	movs	r0, #0
 8000832:	f007 fbd1 	bl	8007fd8 <LEDs_write>

	return 1;
 8000836:	2301      	movs	r3, #1

}
 8000838:	4618      	mov	r0, r3
 800083a:	bd80      	pop	{r7, pc}
 800083c:	20000150 	.word	0x20000150

08000840 <GameOver>:



// Funkcija, ki implementira pod-avtomat GameOver().
uint8_t GameOver()
{
 8000840:	b580      	push	{r7, lr}
 8000842:	b084      	sub	sp, #16
 8000844:	af00      	add	r7, sp, #0

	//typedef enum GAMEOVER_states {GAMEOVER_SCREEN, GAMEOVER_WAIT_BEFORE_LEDS_OFF, GAMEOVER_LEDS_OFF, GAMEOVER_WAIT_FOR_ANY_KEY} GAMEOVER_states_t;
	// PomoĹžna spremenljivka, kamor bomo shranjevali vrnjeno izhodno
	// vrednost pod-avtomatov (tj. "exit value").
	// Hkrati z definicijo spremenljivke poskrbimo ĹĄe za inicializacijo zaÄetne vrednosti.
	uint8_t exit_value = 0;
 8000846:	2300      	movs	r3, #0
 8000848:	73fb      	strb	r3, [r7, #15]
	// Premislite: tudi ura ĹĄtoparica mora imeti svoje spremenljivke z neskonÄno
	// Ĺživljensko dobo.
	stopwatch_handle_t    stopwatch;


	switch (state)
 800084a:	4b39      	ldr	r3, [pc, #228]	; (8000930 <GameOver+0xf0>)
 800084c:	781b      	ldrb	r3, [r3, #0]
 800084e:	2b03      	cmp	r3, #3
 8000850:	d858      	bhi.n	8000904 <GameOver+0xc4>
 8000852:	a201      	add	r2, pc, #4	; (adr r2, 8000858 <GameOver+0x18>)
 8000854:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000858:	08000869 	.word	0x08000869
 800085c:	08000883 	.word	0x08000883
 8000860:	080008b3 	.word	0x080008b3
 8000864:	080008d1 	.word	0x080008d1
		{

			case GAMEOVER_SCREEN:
				//opravila stanja
				GFX_draw_one_gfx_object_on_background(&game_over_sprite, &background);
 8000868:	4932      	ldr	r1, [pc, #200]	; (8000934 <GameOver+0xf4>)
 800086a:	4833      	ldr	r0, [pc, #204]	; (8000938 <GameOver+0xf8>)
 800086c:	f000 fb7c 	bl	8000f68 <GFX_draw_one_gfx_object_on_background>

				LEDs_on(0xFF);
 8000870:	20ff      	movs	r0, #255	; 0xff
 8000872:	f007 fb55 	bl	8007f20 <LEDs_on>

				// Določimo naslednje stanje ter "exit" vrednost.

				// V tej točki se je izvajanje pod-avtomata zaključilo.
				// Stanje avtomata nastavimo na začetno stanje in nastavimo "exit" vrednost 1.
				state = GAMEOVER_WAIT_BEFORE_LEDS_OFF;
 8000876:	4b2e      	ldr	r3, [pc, #184]	; (8000930 <GameOver+0xf0>)
 8000878:	2201      	movs	r2, #1
 800087a:	701a      	strb	r2, [r3, #0]
				exit_value = 0;
 800087c:	2300      	movs	r3, #0
 800087e:	73fb      	strb	r3, [r7, #15]

			break;
 8000880:	e051      	b.n	8000926 <GameOver+0xe6>

			case GAMEOVER_WAIT_BEFORE_LEDS_OFF:
				// Opravila stanja.
				KBD_flush();
 8000882:	f007 ff4b 	bl	800871c <KBD_flush>

				LEDs_on(0xFF);
 8000886:	20ff      	movs	r0, #255	; 0xff
 8000888:	f007 fb4a 	bl	8007f20 <LEDs_on>
				TIMUT_stopwatch_set_time_mark(&stopwatch);
 800088c:	1d3b      	adds	r3, r7, #4
 800088e:	4618      	mov	r0, r3
 8000890:	f008 fadc 	bl	8008e4c <TIMUT_stopwatch_set_time_mark>

				if(TIMUT_stopwatch_has_X_ms_passed(&stopwatch, 3000))
 8000894:	1d3b      	adds	r3, r7, #4
 8000896:	f640 31b8 	movw	r1, #3000	; 0xbb8
 800089a:	4618      	mov	r0, r3
 800089c:	f008 faf3 	bl	8008e86 <TIMUT_stopwatch_has_X_ms_passed>
 80008a0:	4603      	mov	r3, r0
 80008a2:	2b00      	cmp	r3, #0
 80008a4:	d03e      	beq.n	8000924 <GameOver+0xe4>
				{
				  state = GAMEOVER_LEDS_OFF;
 80008a6:	4b22      	ldr	r3, [pc, #136]	; (8000930 <GameOver+0xf0>)
 80008a8:	2202      	movs	r2, #2
 80008aa:	701a      	strb	r2, [r3, #0]
				  exit_value = 0;
 80008ac:	2300      	movs	r3, #0
 80008ae:	73fb      	strb	r3, [r7, #15]
				}

			break;
 80008b0:	e038      	b.n	8000924 <GameOver+0xe4>


			case GAMEOVER_LEDS_OFF:
				LEDs_off(0xFF);
 80008b2:	20ff      	movs	r0, #255	; 0xff
 80008b4:	f007 fb62 	bl	8007f7c <LEDs_off>
				  state = GAMEOVER_WAIT_FOR_ANY_KEY;
 80008b8:	4b1d      	ldr	r3, [pc, #116]	; (8000930 <GameOver+0xf0>)
 80008ba:	2203      	movs	r2, #3
 80008bc:	701a      	strb	r2, [r3, #0]
				  exit_value = 0;
 80008be:	2300      	movs	r3, #0
 80008c0:	73fb      	strb	r3, [r7, #15]
				  TIMUT_stopwatch_set_time_mark(&stopwatch);
 80008c2:	1d3b      	adds	r3, r7, #4
 80008c4:	4618      	mov	r0, r3
 80008c6:	f008 fac1 	bl	8008e4c <TIMUT_stopwatch_set_time_mark>
				  KBD_flush();
 80008ca:	f007 ff27 	bl	800871c <KBD_flush>
			break;
 80008ce:	e02a      	b.n	8000926 <GameOver+0xe6>


			case GAMEOVER_WAIT_FOR_ANY_KEY:
				if(TIMUT_stopwatch_has_X_ms_passed(&stopwatch, 10000) || KBD_get_pressed_key() == BTN_NONE)
 80008d0:	1d3b      	adds	r3, r7, #4
 80008d2:	f242 7110 	movw	r1, #10000	; 0x2710
 80008d6:	4618      	mov	r0, r3
 80008d8:	f008 fad5 	bl	8008e86 <TIMUT_stopwatch_has_X_ms_passed>
 80008dc:	4603      	mov	r3, r0
 80008de:	2b00      	cmp	r3, #0
 80008e0:	d104      	bne.n	80008ec <GameOver+0xac>
 80008e2:	f007 ff07 	bl	80086f4 <KBD_get_pressed_key>
 80008e6:	4603      	mov	r3, r0
 80008e8:	2b07      	cmp	r3, #7
 80008ea:	d105      	bne.n	80008f8 <GameOver+0xb8>
				{
					//cas 10 s je pretekel
					exit_value = 1;
 80008ec:	2301      	movs	r3, #1
 80008ee:	73fb      	strb	r3, [r7, #15]
					state = GAMEOVER_SCREEN;
 80008f0:	4b0f      	ldr	r3, [pc, #60]	; (8000930 <GameOver+0xf0>)
 80008f2:	2200      	movs	r2, #0
 80008f4:	701a      	strb	r2, [r3, #0]
					 state = GAMEOVER_WAIT_FOR_ANY_KEY;
					 exit_value = 0;
				}


			break;
 80008f6:	e016      	b.n	8000926 <GameOver+0xe6>
					 state = GAMEOVER_WAIT_FOR_ANY_KEY;
 80008f8:	4b0d      	ldr	r3, [pc, #52]	; (8000930 <GameOver+0xf0>)
 80008fa:	2203      	movs	r2, #3
 80008fc:	701a      	strb	r2, [r3, #0]
					 exit_value = 0;
 80008fe:	2300      	movs	r3, #0
 8000900:	73fb      	strb	r3, [r7, #15]
			break;
 8000902:	e010      	b.n	8000926 <GameOver+0xe6>
			// To napako javimo preko SCI vmesnika. Vidite, da SCI vmesnik uporabljamo
			// za realno-Äasni nadzor nad napakami aplikacije preko serijskega terminala.
			default:

				// Javimo vir napake in vrednost nedefiniranega stanja, v katerem se je naĹĄel avtomat.
				printf("Intro(): Error - unknown state (%d)", state);
 8000904:	4b0a      	ldr	r3, [pc, #40]	; (8000930 <GameOver+0xf0>)
 8000906:	781b      	ldrb	r3, [r3, #0]
 8000908:	4619      	mov	r1, r3
 800090a:	480c      	ldr	r0, [pc, #48]	; (800093c <GameOver+0xfc>)
 800090c:	f009 f846 	bl	800999c <iprintf>

				// Ustavimo izvajanje z namenom, da razvojnik lahko opazi neobiÄajno obnaĹĄanje aplikacije.
				HAL_Delay(5000);
 8000910:	f241 3088 	movw	r0, #5000	; 0x1388
 8000914:	f002 fa04 	bl	8002d20 <HAL_Delay>

				// In na koncu avomat restiramo tako, da ga postavimo v zaÄetno stanje.
				state = GAMEOVER_SCREEN;
 8000918:	4b05      	ldr	r3, [pc, #20]	; (8000930 <GameOver+0xf0>)
 800091a:	2200      	movs	r2, #0
 800091c:	701a      	strb	r2, [r3, #0]
				exit_value = 0;
 800091e:	2300      	movs	r3, #0
 8000920:	73fb      	strb	r3, [r7, #15]

			break;
 8000922:	e000      	b.n	8000926 <GameOver+0xe6>
			break;
 8000924:	bf00      	nop


		}


	return exit_value;
 8000926:	7bfb      	ldrb	r3, [r7, #15]

}
 8000928:	4618      	mov	r0, r3
 800092a:	3710      	adds	r7, #16
 800092c:	46bd      	mov	sp, r7
 800092e:	bd80      	pop	{r7, pc}
 8000930:	200000b8 	.word	0x200000b8
 8000934:	20000150 	.word	0x20000150
 8000938:	20000188 	.word	0x20000188
 800093c:	0800ac7c 	.word	0x0800ac7c

08000940 <GFX_get_image_pixel>:



// coordinates (x_img,y_img) are given in the image coordinate system
uint16_t GFX_get_image_pixel(image_object_t *img, int16_t x_img, int16_t y_img)
{
 8000940:	b480      	push	{r7}
 8000942:	b085      	sub	sp, #20
 8000944:	af00      	add	r7, sp, #0
 8000946:	6078      	str	r0, [r7, #4]
 8000948:	460b      	mov	r3, r1
 800094a:	807b      	strh	r3, [r7, #2]
 800094c:	4613      	mov	r3, r2
 800094e:	803b      	strh	r3, [r7, #0]
	uint32_t i;

	// coordinates (x_img,y_img) are from image coordinate system
	if ( ( (x_img>=0) && (x_img < img->size_x) ) && ( (y_img>=0) && (y_img < img->size_y) ) )
 8000950:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8000954:	2b00      	cmp	r3, #0
 8000956:	db20      	blt.n	800099a <GFX_get_image_pixel+0x5a>
 8000958:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800095c:	687a      	ldr	r2, [r7, #4]
 800095e:	8892      	ldrh	r2, [r2, #4]
 8000960:	4293      	cmp	r3, r2
 8000962:	da1a      	bge.n	800099a <GFX_get_image_pixel+0x5a>
 8000964:	f9b7 3000 	ldrsh.w	r3, [r7]
 8000968:	2b00      	cmp	r3, #0
 800096a:	db16      	blt.n	800099a <GFX_get_image_pixel+0x5a>
 800096c:	f9b7 3000 	ldrsh.w	r3, [r7]
 8000970:	687a      	ldr	r2, [r7, #4]
 8000972:	88d2      	ldrh	r2, [r2, #6]
 8000974:	4293      	cmp	r3, r2
 8000976:	da10      	bge.n	800099a <GFX_get_image_pixel+0x5a>
	{

		// calculate the "linear index" of the pixel at (x, y) coordinate
		i = y_img * img->size_x + x_img;
 8000978:	f9b7 3000 	ldrsh.w	r3, [r7]
 800097c:	687a      	ldr	r2, [r7, #4]
 800097e:	8892      	ldrh	r2, [r2, #4]
 8000980:	fb03 f202 	mul.w	r2, r3, r2
 8000984:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8000988:	4413      	add	r3, r2
 800098a:	60fb      	str	r3, [r7, #12]

		// return the pixel at that index from the image array
		return img->image_array[i];
 800098c:	687b      	ldr	r3, [r7, #4]
 800098e:	681a      	ldr	r2, [r3, #0]
 8000990:	68fb      	ldr	r3, [r7, #12]
 8000992:	005b      	lsls	r3, r3, #1
 8000994:	4413      	add	r3, r2
 8000996:	881b      	ldrh	r3, [r3, #0]
 8000998:	e001      	b.n	800099e <GFX_get_image_pixel+0x5e>
	}

	else
	{
		// return transparent pixel if pixel location lies outside the image
		return IMG_TRANSPARENT_COLOR_CODE;
 800099a:	f44f 63fc 	mov.w	r3, #2016	; 0x7e0
	}

}
 800099e:	4618      	mov	r0, r3
 80009a0:	3714      	adds	r7, #20
 80009a2:	46bd      	mov	sp, r7
 80009a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009a8:	4770      	bx	lr

080009aa <GFX_get_image_part>:



void GFX_get_image_part(image_object_t *img, int16_t x, int16_t y, uint16_t size_x, uint16_t size_y, uint16_t *sub_image_array)
{
 80009aa:	b590      	push	{r4, r7, lr}
 80009ac:	b087      	sub	sp, #28
 80009ae:	af00      	add	r7, sp, #0
 80009b0:	60f8      	str	r0, [r7, #12]
 80009b2:	4608      	mov	r0, r1
 80009b4:	4611      	mov	r1, r2
 80009b6:	461a      	mov	r2, r3
 80009b8:	4603      	mov	r3, r0
 80009ba:	817b      	strh	r3, [r7, #10]
 80009bc:	460b      	mov	r3, r1
 80009be:	813b      	strh	r3, [r7, #8]
 80009c0:	4613      	mov	r3, r2
 80009c2:	80fb      	strh	r3, [r7, #6]
	uint32_t i = 0;
 80009c4:	2300      	movs	r3, #0
 80009c6:	617b      	str	r3, [r7, #20]


	// make sure image part lies inside the image
	if(y + size_y > img->size_y)
 80009c8:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 80009cc:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 80009ce:	4413      	add	r3, r2
 80009d0:	68fa      	ldr	r2, [r7, #12]
 80009d2:	88d2      	ldrh	r2, [r2, #6]
 80009d4:	4293      	cmp	r3, r2
 80009d6:	dc33      	bgt.n	8000a40 <GFX_get_image_part+0x96>
		return;

	if(x + size_x > img->size_x)
 80009d8:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 80009dc:	88fb      	ldrh	r3, [r7, #6]
 80009de:	4413      	add	r3, r2
 80009e0:	68fa      	ldr	r2, [r7, #12]
 80009e2:	8892      	ldrh	r2, [r2, #4]
 80009e4:	4293      	cmp	r3, r2
 80009e6:	dc2d      	bgt.n	8000a44 <GFX_get_image_part+0x9a>
		return;


	// go over all required rows
	for( uint16_t row = y; row < (y + size_y); row++ )
 80009e8:	893b      	ldrh	r3, [r7, #8]
 80009ea:	827b      	strh	r3, [r7, #18]
 80009ec:	e020      	b.n	8000a30 <GFX_get_image_part+0x86>
	{
		// for each row, go over all required columns
		for(uint16_t column = x; column < (x + size_x); column++ )
 80009ee:	897b      	ldrh	r3, [r7, #10]
 80009f0:	823b      	strh	r3, [r7, #16]
 80009f2:	e013      	b.n	8000a1c <GFX_get_image_part+0x72>
		{

			sub_image_array[i] = GFX_get_image_pixel(img, column, row);
 80009f4:	f9b7 1010 	ldrsh.w	r1, [r7, #16]
 80009f8:	f9b7 0012 	ldrsh.w	r0, [r7, #18]
 80009fc:	697b      	ldr	r3, [r7, #20]
 80009fe:	005b      	lsls	r3, r3, #1
 8000a00:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8000a02:	18d4      	adds	r4, r2, r3
 8000a04:	4602      	mov	r2, r0
 8000a06:	68f8      	ldr	r0, [r7, #12]
 8000a08:	f7ff ff9a 	bl	8000940 <GFX_get_image_pixel>
 8000a0c:	4603      	mov	r3, r0
 8000a0e:	8023      	strh	r3, [r4, #0]
			i++;
 8000a10:	697b      	ldr	r3, [r7, #20]
 8000a12:	3301      	adds	r3, #1
 8000a14:	617b      	str	r3, [r7, #20]
		for(uint16_t column = x; column < (x + size_x); column++ )
 8000a16:	8a3b      	ldrh	r3, [r7, #16]
 8000a18:	3301      	adds	r3, #1
 8000a1a:	823b      	strh	r3, [r7, #16]
 8000a1c:	8a3a      	ldrh	r2, [r7, #16]
 8000a1e:	f9b7 100a 	ldrsh.w	r1, [r7, #10]
 8000a22:	88fb      	ldrh	r3, [r7, #6]
 8000a24:	440b      	add	r3, r1
 8000a26:	429a      	cmp	r2, r3
 8000a28:	dbe4      	blt.n	80009f4 <GFX_get_image_part+0x4a>
	for( uint16_t row = y; row < (y + size_y); row++ )
 8000a2a:	8a7b      	ldrh	r3, [r7, #18]
 8000a2c:	3301      	adds	r3, #1
 8000a2e:	827b      	strh	r3, [r7, #18]
 8000a30:	8a7a      	ldrh	r2, [r7, #18]
 8000a32:	f9b7 1008 	ldrsh.w	r1, [r7, #8]
 8000a36:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8000a38:	440b      	add	r3, r1
 8000a3a:	429a      	cmp	r2, r3
 8000a3c:	dbd7      	blt.n	80009ee <GFX_get_image_part+0x44>
 8000a3e:	e002      	b.n	8000a46 <GFX_get_image_part+0x9c>
		return;
 8000a40:	bf00      	nop
 8000a42:	e000      	b.n	8000a46 <GFX_get_image_part+0x9c>
		return;
 8000a44:	bf00      	nop
		}

	}

}
 8000a46:	371c      	adds	r7, #28
 8000a48:	46bd      	mov	sp, r7
 8000a4a:	bd90      	pop	{r4, r7, pc}

08000a4c <GFX_allocate_image_buffer>:




uint16_t* GFX_allocate_image_buffer(uint32_t size_px)
{
 8000a4c:	b580      	push	{r7, lr}
 8000a4e:	b082      	sub	sp, #8
 8000a50:	af00      	add	r7, sp, #0
 8000a52:	6078      	str	r0, [r7, #4]
	return ( (uint16_t *) malloc(size_px * sizeof(uint16_t) ) );
 8000a54:	687b      	ldr	r3, [r7, #4]
 8000a56:	005b      	lsls	r3, r3, #1
 8000a58:	4618      	mov	r0, r3
 8000a5a:	f008 fea7 	bl	80097ac <malloc>
 8000a5e:	4603      	mov	r3, r0
}
 8000a60:	4618      	mov	r0, r3
 8000a62:	3708      	adds	r7, #8
 8000a64:	46bd      	mov	sp, r7
 8000a66:	bd80      	pop	{r7, pc}

08000a68 <GFX_deallocate_image_buffer>:


void GFX_deallocate_image_buffer(uint16_t *ptr)
{
 8000a68:	b580      	push	{r7, lr}
 8000a6a:	b082      	sub	sp, #8
 8000a6c:	af00      	add	r7, sp, #0
 8000a6e:	6078      	str	r0, [r7, #4]
	free(ptr);
 8000a70:	6878      	ldr	r0, [r7, #4]
 8000a72:	f008 fea3 	bl	80097bc <free>
}
 8000a76:	bf00      	nop
 8000a78:	3708      	adds	r7, #8
 8000a7a:	46bd      	mov	sp, r7
 8000a7c:	bd80      	pop	{r7, pc}

08000a7e <GFX_draw_gfx_object>:




void GFX_draw_gfx_object(graphic_object_t *gfx_object)
{
 8000a7e:	b580      	push	{r7, lr}
 8000a80:	b082      	sub	sp, #8
 8000a82:	af00      	add	r7, sp, #0
 8000a84:	6078      	str	r0, [r7, #4]

	ILI9341_SetDisplayWindow( gfx_object->location.x_min, gfx_object->location.y_min, gfx_object->image.size_x, gfx_object->image.size_y);
 8000a86:	687b      	ldr	r3, [r7, #4]
 8000a88:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 8000a8c:	4618      	mov	r0, r3
 8000a8e:	687b      	ldr	r3, [r7, #4]
 8000a90:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 8000a94:	4619      	mov	r1, r3
 8000a96:	687b      	ldr	r3, [r7, #4]
 8000a98:	889b      	ldrh	r3, [r3, #4]
 8000a9a:	461a      	mov	r2, r3
 8000a9c:	687b      	ldr	r3, [r7, #4]
 8000a9e:	88db      	ldrh	r3, [r3, #6]
 8000aa0:	f008 f874 	bl	8008b8c <ILI9341_SetDisplayWindow>

	ILI9341_SendData((LCD_IO_Data_t *) gfx_object->image.image_array, gfx_object->image.size );
 8000aa4:	687b      	ldr	r3, [r7, #4]
 8000aa6:	681a      	ldr	r2, [r3, #0]
 8000aa8:	687b      	ldr	r3, [r7, #4]
 8000aaa:	689b      	ldr	r3, [r3, #8]
 8000aac:	4619      	mov	r1, r3
 8000aae:	4610      	mov	r0, r2
 8000ab0:	f007 fff3 	bl	8008a9a <ILI9341_SendData>
}
 8000ab4:	bf00      	nop
 8000ab6:	3708      	adds	r7, #8
 8000ab8:	46bd      	mov	sp, r7
 8000aba:	bd80      	pop	{r7, pc}

08000abc <GFX_save_gfx_object_location>:




void GFX_save_gfx_object_location(graphic_object_t *gfx_object)
{
 8000abc:	b480      	push	{r7}
 8000abe:	b083      	sub	sp, #12
 8000ac0:	af00      	add	r7, sp, #0
 8000ac2:	6078      	str	r0, [r7, #4]
	gfx_object->location_old.x_min = gfx_object->location.x_min;
 8000ac4:	687b      	ldr	r3, [r7, #4]
 8000ac6:	f9b3 200c 	ldrsh.w	r2, [r3, #12]
 8000aca:	687b      	ldr	r3, [r7, #4]
 8000acc:	831a      	strh	r2, [r3, #24]
	gfx_object->location_old.y_min = gfx_object->location.y_min;
 8000ace:	687b      	ldr	r3, [r7, #4]
 8000ad0:	f9b3 200e 	ldrsh.w	r2, [r3, #14]
 8000ad4:	687b      	ldr	r3, [r7, #4]
 8000ad6:	835a      	strh	r2, [r3, #26]

	gfx_object->location_old.x_max = gfx_object->location.x_max;
 8000ad8:	687b      	ldr	r3, [r7, #4]
 8000ada:	f9b3 2010 	ldrsh.w	r2, [r3, #16]
 8000ade:	687b      	ldr	r3, [r7, #4]
 8000ae0:	839a      	strh	r2, [r3, #28]
	gfx_object->location_old.y_max = gfx_object->location.y_max;
 8000ae2:	687b      	ldr	r3, [r7, #4]
 8000ae4:	f9b3 2012 	ldrsh.w	r2, [r3, #18]
 8000ae8:	687b      	ldr	r3, [r7, #4]
 8000aea:	83da      	strh	r2, [r3, #30]

	gfx_object->location_old.x_center = gfx_object->location.x_center;
 8000aec:	687b      	ldr	r3, [r7, #4]
 8000aee:	f9b3 2014 	ldrsh.w	r2, [r3, #20]
 8000af2:	687b      	ldr	r3, [r7, #4]
 8000af4:	841a      	strh	r2, [r3, #32]
	gfx_object->location_old.y_center = gfx_object->location.y_center;
 8000af6:	687b      	ldr	r3, [r7, #4]
 8000af8:	f9b3 2016 	ldrsh.w	r2, [r3, #22]
 8000afc:	687b      	ldr	r3, [r7, #4]
 8000afe:	845a      	strh	r2, [r3, #34]	; 0x22

}
 8000b00:	bf00      	nop
 8000b02:	370c      	adds	r7, #12
 8000b04:	46bd      	mov	sp, r7
 8000b06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b0a:	4770      	bx	lr

08000b0c <GFX_init_location_restrictions>:



// the limiting values are still allowed
void GFX_init_location_restrictions(graphic_object_t *gfx_object, canvas_location_t *canvas_location)
{
 8000b0c:	b5b0      	push	{r4, r5, r7, lr}
 8000b0e:	b082      	sub	sp, #8
 8000b10:	af00      	add	r7, sp, #0
 8000b12:	6078      	str	r0, [r7, #4]
 8000b14:	6039      	str	r1, [r7, #0]
	// top left corner restrictions
	gfx_object->top_left_limits.X_MIN = canvas_location->x_min;
 8000b16:	683b      	ldr	r3, [r7, #0]
 8000b18:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000b1c:	b29a      	uxth	r2, r3
 8000b1e:	687b      	ldr	r3, [r7, #4]
 8000b20:	849a      	strh	r2, [r3, #36]	; 0x24
	gfx_object->top_left_limits.Y_MIN = canvas_location->y_min;
 8000b22:	683b      	ldr	r3, [r7, #0]
 8000b24:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8000b28:	b29a      	uxth	r2, r3
 8000b2a:	687b      	ldr	r3, [r7, #4]
 8000b2c:	851a      	strh	r2, [r3, #40]	; 0x28

	gfx_object->top_left_limits.X_MAX = canvas_location->x_max - gfx_object->image.size_x;
 8000b2e:	683b      	ldr	r3, [r7, #0]
 8000b30:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8000b34:	b29a      	uxth	r2, r3
 8000b36:	687b      	ldr	r3, [r7, #4]
 8000b38:	889b      	ldrh	r3, [r3, #4]
 8000b3a:	1ad3      	subs	r3, r2, r3
 8000b3c:	b29a      	uxth	r2, r3
 8000b3e:	687b      	ldr	r3, [r7, #4]
 8000b40:	84da      	strh	r2, [r3, #38]	; 0x26
	gfx_object->top_left_limits.Y_MAX = canvas_location->y_max - gfx_object->image.size_y;
 8000b42:	683b      	ldr	r3, [r7, #0]
 8000b44:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 8000b48:	b29a      	uxth	r2, r3
 8000b4a:	687b      	ldr	r3, [r7, #4]
 8000b4c:	88db      	ldrh	r3, [r3, #6]
 8000b4e:	1ad3      	subs	r3, r2, r3
 8000b50:	b29a      	uxth	r2, r3
 8000b52:	687b      	ldr	r3, [r7, #4]
 8000b54:	855a      	strh	r2, [r3, #42]	; 0x2a



	// center point restrictions
	gfx_object->center_limits.X_MIN = canvas_location->x_min + ceil( gfx_object->image.size_x / 2 );
 8000b56:	683b      	ldr	r3, [r7, #0]
 8000b58:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000b5c:	4618      	mov	r0, r3
 8000b5e:	f7ff fd01 	bl	8000564 <__aeabi_i2d>
 8000b62:	4604      	mov	r4, r0
 8000b64:	460d      	mov	r5, r1
 8000b66:	687b      	ldr	r3, [r7, #4]
 8000b68:	889b      	ldrh	r3, [r3, #4]
 8000b6a:	085b      	lsrs	r3, r3, #1
 8000b6c:	b29b      	uxth	r3, r3
 8000b6e:	4618      	mov	r0, r3
 8000b70:	f7ff fcf8 	bl	8000564 <__aeabi_i2d>
 8000b74:	4602      	mov	r2, r0
 8000b76:	460b      	mov	r3, r1
 8000b78:	4620      	mov	r0, r4
 8000b7a:	4629      	mov	r1, r5
 8000b7c:	f7ff fba6 	bl	80002cc <__adddf3>
 8000b80:	4602      	mov	r2, r0
 8000b82:	460b      	mov	r3, r1
 8000b84:	4610      	mov	r0, r2
 8000b86:	4619      	mov	r1, r3
 8000b88:	f7ff fd56 	bl	8000638 <__aeabi_d2uiz>
 8000b8c:	4603      	mov	r3, r0
 8000b8e:	b29a      	uxth	r2, r3
 8000b90:	687b      	ldr	r3, [r7, #4]
 8000b92:	859a      	strh	r2, [r3, #44]	; 0x2c
	gfx_object->center_limits.Y_MIN = canvas_location->y_min + ceil( gfx_object->image.size_y / 2 );
 8000b94:	683b      	ldr	r3, [r7, #0]
 8000b96:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8000b9a:	4618      	mov	r0, r3
 8000b9c:	f7ff fce2 	bl	8000564 <__aeabi_i2d>
 8000ba0:	4604      	mov	r4, r0
 8000ba2:	460d      	mov	r5, r1
 8000ba4:	687b      	ldr	r3, [r7, #4]
 8000ba6:	88db      	ldrh	r3, [r3, #6]
 8000ba8:	085b      	lsrs	r3, r3, #1
 8000baa:	b29b      	uxth	r3, r3
 8000bac:	4618      	mov	r0, r3
 8000bae:	f7ff fcd9 	bl	8000564 <__aeabi_i2d>
 8000bb2:	4602      	mov	r2, r0
 8000bb4:	460b      	mov	r3, r1
 8000bb6:	4620      	mov	r0, r4
 8000bb8:	4629      	mov	r1, r5
 8000bba:	f7ff fb87 	bl	80002cc <__adddf3>
 8000bbe:	4602      	mov	r2, r0
 8000bc0:	460b      	mov	r3, r1
 8000bc2:	4610      	mov	r0, r2
 8000bc4:	4619      	mov	r1, r3
 8000bc6:	f7ff fd37 	bl	8000638 <__aeabi_d2uiz>
 8000bca:	4603      	mov	r3, r0
 8000bcc:	b29a      	uxth	r2, r3
 8000bce:	687b      	ldr	r3, [r7, #4]
 8000bd0:	861a      	strh	r2, [r3, #48]	; 0x30

	gfx_object->center_limits.X_MAX = canvas_location->x_max - ceil( gfx_object->image.size_x / 2 );
 8000bd2:	683b      	ldr	r3, [r7, #0]
 8000bd4:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8000bd8:	4618      	mov	r0, r3
 8000bda:	f7ff fcc3 	bl	8000564 <__aeabi_i2d>
 8000bde:	4604      	mov	r4, r0
 8000be0:	460d      	mov	r5, r1
 8000be2:	687b      	ldr	r3, [r7, #4]
 8000be4:	889b      	ldrh	r3, [r3, #4]
 8000be6:	085b      	lsrs	r3, r3, #1
 8000be8:	b29b      	uxth	r3, r3
 8000bea:	4618      	mov	r0, r3
 8000bec:	f7ff fcba 	bl	8000564 <__aeabi_i2d>
 8000bf0:	4602      	mov	r2, r0
 8000bf2:	460b      	mov	r3, r1
 8000bf4:	4620      	mov	r0, r4
 8000bf6:	4629      	mov	r1, r5
 8000bf8:	f7ff fb66 	bl	80002c8 <__aeabi_dsub>
 8000bfc:	4602      	mov	r2, r0
 8000bfe:	460b      	mov	r3, r1
 8000c00:	4610      	mov	r0, r2
 8000c02:	4619      	mov	r1, r3
 8000c04:	f7ff fd18 	bl	8000638 <__aeabi_d2uiz>
 8000c08:	4603      	mov	r3, r0
 8000c0a:	b29a      	uxth	r2, r3
 8000c0c:	687b      	ldr	r3, [r7, #4]
 8000c0e:	85da      	strh	r2, [r3, #46]	; 0x2e
	gfx_object->center_limits.Y_MAX = canvas_location->y_max - ceil( gfx_object->image.size_y / 2 );
 8000c10:	683b      	ldr	r3, [r7, #0]
 8000c12:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 8000c16:	4618      	mov	r0, r3
 8000c18:	f7ff fca4 	bl	8000564 <__aeabi_i2d>
 8000c1c:	4604      	mov	r4, r0
 8000c1e:	460d      	mov	r5, r1
 8000c20:	687b      	ldr	r3, [r7, #4]
 8000c22:	88db      	ldrh	r3, [r3, #6]
 8000c24:	085b      	lsrs	r3, r3, #1
 8000c26:	b29b      	uxth	r3, r3
 8000c28:	4618      	mov	r0, r3
 8000c2a:	f7ff fc9b 	bl	8000564 <__aeabi_i2d>
 8000c2e:	4602      	mov	r2, r0
 8000c30:	460b      	mov	r3, r1
 8000c32:	4620      	mov	r0, r4
 8000c34:	4629      	mov	r1, r5
 8000c36:	f7ff fb47 	bl	80002c8 <__aeabi_dsub>
 8000c3a:	4602      	mov	r2, r0
 8000c3c:	460b      	mov	r3, r1
 8000c3e:	4610      	mov	r0, r2
 8000c40:	4619      	mov	r1, r3
 8000c42:	f7ff fcf9 	bl	8000638 <__aeabi_d2uiz>
 8000c46:	4603      	mov	r3, r0
 8000c48:	b29a      	uxth	r2, r3
 8000c4a:	687b      	ldr	r3, [r7, #4]
 8000c4c:	865a      	strh	r2, [r3, #50]	; 0x32

}
 8000c4e:	bf00      	nop
 8000c50:	3708      	adds	r7, #8
 8000c52:	46bd      	mov	sp, r7
 8000c54:	bdb0      	pop	{r4, r5, r7, pc}

08000c56 <GFX_set_gfx_object_location>:




uint8_t GFX_set_gfx_object_location(graphic_object_t *gfx_object, int16_t x, int16_t y)
{
 8000c56:	b480      	push	{r7}
 8000c58:	b083      	sub	sp, #12
 8000c5a:	af00      	add	r7, sp, #0
 8000c5c:	6078      	str	r0, [r7, #4]
 8000c5e:	460b      	mov	r3, r1
 8000c60:	807b      	strh	r3, [r7, #2]
 8000c62:	4613      	mov	r3, r2
 8000c64:	803b      	strh	r3, [r7, #0]

	// check if the new location is within restrictions
	if( ( x >= gfx_object->top_left_limits.X_MIN ) &&
 8000c66:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8000c6a:	687a      	ldr	r2, [r7, #4]
 8000c6c:	8c92      	ldrh	r2, [r2, #36]	; 0x24
 8000c6e:	4293      	cmp	r3, r2
 8000c70:	db49      	blt.n	8000d06 <GFX_set_gfx_object_location+0xb0>
		( x <= gfx_object->top_left_limits.X_MAX ) &&
 8000c72:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8000c76:	687a      	ldr	r2, [r7, #4]
 8000c78:	8cd2      	ldrh	r2, [r2, #38]	; 0x26
	if( ( x >= gfx_object->top_left_limits.X_MIN ) &&
 8000c7a:	4293      	cmp	r3, r2
 8000c7c:	dc43      	bgt.n	8000d06 <GFX_set_gfx_object_location+0xb0>
		( y >= gfx_object->top_left_limits.Y_MIN ) &&
 8000c7e:	f9b7 3000 	ldrsh.w	r3, [r7]
 8000c82:	687a      	ldr	r2, [r7, #4]
 8000c84:	8d12      	ldrh	r2, [r2, #40]	; 0x28
		( x <= gfx_object->top_left_limits.X_MAX ) &&
 8000c86:	4293      	cmp	r3, r2
 8000c88:	db3d      	blt.n	8000d06 <GFX_set_gfx_object_location+0xb0>
		( y <= gfx_object->top_left_limits.Y_MAX )
 8000c8a:	f9b7 3000 	ldrsh.w	r3, [r7]
 8000c8e:	687a      	ldr	r2, [r7, #4]
 8000c90:	8d52      	ldrh	r2, [r2, #42]	; 0x2a
		( y >= gfx_object->top_left_limits.Y_MIN ) &&
 8000c92:	4293      	cmp	r3, r2
 8000c94:	dc37      	bgt.n	8000d06 <GFX_set_gfx_object_location+0xb0>
	  )
	{
		// within restrictions -> object can be placed

		// set the new object location
		gfx_object->location.x_min = x;
 8000c96:	687b      	ldr	r3, [r7, #4]
 8000c98:	887a      	ldrh	r2, [r7, #2]
 8000c9a:	819a      	strh	r2, [r3, #12]
		gfx_object->location.y_min = y;
 8000c9c:	687b      	ldr	r3, [r7, #4]
 8000c9e:	883a      	ldrh	r2, [r7, #0]
 8000ca0:	81da      	strh	r2, [r3, #14]


		gfx_object->location.x_max = gfx_object->location.x_min + gfx_object->image.size_x;
 8000ca2:	687b      	ldr	r3, [r7, #4]
 8000ca4:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 8000ca8:	b29a      	uxth	r2, r3
 8000caa:	687b      	ldr	r3, [r7, #4]
 8000cac:	889b      	ldrh	r3, [r3, #4]
 8000cae:	4413      	add	r3, r2
 8000cb0:	b29b      	uxth	r3, r3
 8000cb2:	b21a      	sxth	r2, r3
 8000cb4:	687b      	ldr	r3, [r7, #4]
 8000cb6:	821a      	strh	r2, [r3, #16]
		gfx_object->location.y_max = gfx_object->location.y_min + gfx_object->image.size_y;
 8000cb8:	687b      	ldr	r3, [r7, #4]
 8000cba:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 8000cbe:	b29a      	uxth	r2, r3
 8000cc0:	687b      	ldr	r3, [r7, #4]
 8000cc2:	88db      	ldrh	r3, [r3, #6]
 8000cc4:	4413      	add	r3, r2
 8000cc6:	b29b      	uxth	r3, r3
 8000cc8:	b21a      	sxth	r2, r3
 8000cca:	687b      	ldr	r3, [r7, #4]
 8000ccc:	825a      	strh	r2, [r3, #18]


		gfx_object->location.x_center = gfx_object->location.x_min + gfx_object->image.size_x / 2;
 8000cce:	687b      	ldr	r3, [r7, #4]
 8000cd0:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 8000cd4:	b29a      	uxth	r2, r3
 8000cd6:	687b      	ldr	r3, [r7, #4]
 8000cd8:	889b      	ldrh	r3, [r3, #4]
 8000cda:	085b      	lsrs	r3, r3, #1
 8000cdc:	b29b      	uxth	r3, r3
 8000cde:	4413      	add	r3, r2
 8000ce0:	b29b      	uxth	r3, r3
 8000ce2:	b21a      	sxth	r2, r3
 8000ce4:	687b      	ldr	r3, [r7, #4]
 8000ce6:	829a      	strh	r2, [r3, #20]
		gfx_object->location.y_center = gfx_object->location.y_min + gfx_object->image.size_y / 2;
 8000ce8:	687b      	ldr	r3, [r7, #4]
 8000cea:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 8000cee:	b29a      	uxth	r2, r3
 8000cf0:	687b      	ldr	r3, [r7, #4]
 8000cf2:	88db      	ldrh	r3, [r3, #6]
 8000cf4:	085b      	lsrs	r3, r3, #1
 8000cf6:	b29b      	uxth	r3, r3
 8000cf8:	4413      	add	r3, r2
 8000cfa:	b29b      	uxth	r3, r3
 8000cfc:	b21a      	sxth	r2, r3
 8000cfe:	687b      	ldr	r3, [r7, #4]
 8000d00:	82da      	strh	r2, [r3, #22]


		return 1;	// placement successful
 8000d02:	2301      	movs	r3, #1
 8000d04:	e000      	b.n	8000d08 <GFX_set_gfx_object_location+0xb2>
	}
	else
	{
		// new location is outside the restrictions -> object will not be placed

		return 0;	// placement successful
 8000d06:	2300      	movs	r3, #0
	}


}
 8000d08:	4618      	mov	r0, r3
 8000d0a:	370c      	adds	r7, #12
 8000d0c:	46bd      	mov	sp, r7
 8000d0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d12:	4770      	bx	lr

08000d14 <GFX_init_gfx_object_location>:




uint8_t GFX_init_gfx_object_location(graphic_object_t *gfx_object, int16_t x, int16_t y)
{
 8000d14:	b580      	push	{r7, lr}
 8000d16:	b084      	sub	sp, #16
 8000d18:	af00      	add	r7, sp, #0
 8000d1a:	6078      	str	r0, [r7, #4]
 8000d1c:	460b      	mov	r3, r1
 8000d1e:	807b      	strh	r3, [r7, #2]
 8000d20:	4613      	mov	r3, r2
 8000d22:	803b      	strh	r3, [r7, #0]
	uint8_t return_value;

	return_value = GFX_set_gfx_object_location(gfx_object, x, y);
 8000d24:	f9b7 2000 	ldrsh.w	r2, [r7]
 8000d28:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8000d2c:	4619      	mov	r1, r3
 8000d2e:	6878      	ldr	r0, [r7, #4]
 8000d30:	f7ff ff91 	bl	8000c56 <GFX_set_gfx_object_location>
 8000d34:	4603      	mov	r3, r0
 8000d36:	73fb      	strb	r3, [r7, #15]

	if( return_value  )
 8000d38:	7bfb      	ldrb	r3, [r7, #15]
 8000d3a:	2b00      	cmp	r3, #0
 8000d3c:	d002      	beq.n	8000d44 <GFX_init_gfx_object_location+0x30>
	{
		// remember the initial object location
		GFX_save_gfx_object_location(gfx_object);
 8000d3e:	6878      	ldr	r0, [r7, #4]
 8000d40:	f7ff febc 	bl	8000abc <GFX_save_gfx_object_location>
	}

	return return_value;
 8000d44:	7bfb      	ldrb	r3, [r7, #15]

}
 8000d46:	4618      	mov	r0, r3
 8000d48:	3710      	adds	r7, #16
 8000d4a:	46bd      	mov	sp, r7
 8000d4c:	bd80      	pop	{r7, pc}

08000d4e <GFX_set_gfx_object_center_location>:




uint8_t GFX_set_gfx_object_center_location(graphic_object_t *gfx_object, int16_t x, int16_t y)
{
 8000d4e:	b480      	push	{r7}
 8000d50:	b083      	sub	sp, #12
 8000d52:	af00      	add	r7, sp, #0
 8000d54:	6078      	str	r0, [r7, #4]
 8000d56:	460b      	mov	r3, r1
 8000d58:	807b      	strh	r3, [r7, #2]
 8000d5a:	4613      	mov	r3, r2
 8000d5c:	803b      	strh	r3, [r7, #0]
	// check if the new location is within restrictions
	if( ( x >= gfx_object->center_limits.X_MIN ) &&
 8000d5e:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8000d62:	687a      	ldr	r2, [r7, #4]
 8000d64:	8d92      	ldrh	r2, [r2, #44]	; 0x2c
 8000d66:	4293      	cmp	r3, r2
 8000d68:	db49      	blt.n	8000dfe <GFX_set_gfx_object_center_location+0xb0>
		( x <= gfx_object->center_limits.X_MAX ) &&
 8000d6a:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8000d6e:	687a      	ldr	r2, [r7, #4]
 8000d70:	8dd2      	ldrh	r2, [r2, #46]	; 0x2e
	if( ( x >= gfx_object->center_limits.X_MIN ) &&
 8000d72:	4293      	cmp	r3, r2
 8000d74:	dc43      	bgt.n	8000dfe <GFX_set_gfx_object_center_location+0xb0>
		( y >= gfx_object->center_limits.Y_MIN ) &&
 8000d76:	f9b7 3000 	ldrsh.w	r3, [r7]
 8000d7a:	687a      	ldr	r2, [r7, #4]
 8000d7c:	8e12      	ldrh	r2, [r2, #48]	; 0x30
		( x <= gfx_object->center_limits.X_MAX ) &&
 8000d7e:	4293      	cmp	r3, r2
 8000d80:	db3d      	blt.n	8000dfe <GFX_set_gfx_object_center_location+0xb0>
		( y <= gfx_object->center_limits.Y_MAX )
 8000d82:	f9b7 3000 	ldrsh.w	r3, [r7]
 8000d86:	687a      	ldr	r2, [r7, #4]
 8000d88:	8e52      	ldrh	r2, [r2, #50]	; 0x32
		( y >= gfx_object->center_limits.Y_MIN ) &&
 8000d8a:	4293      	cmp	r3, r2
 8000d8c:	dc37      	bgt.n	8000dfe <GFX_set_gfx_object_center_location+0xb0>
	  )
	{
		// within restrictions -> object can be placed

		// set the new object location
		gfx_object->location.x_center = x;
 8000d8e:	687b      	ldr	r3, [r7, #4]
 8000d90:	887a      	ldrh	r2, [r7, #2]
 8000d92:	829a      	strh	r2, [r3, #20]
		gfx_object->location.y_center = y;
 8000d94:	687b      	ldr	r3, [r7, #4]
 8000d96:	883a      	ldrh	r2, [r7, #0]
 8000d98:	82da      	strh	r2, [r3, #22]


		gfx_object->location.x_min = gfx_object->location.x_center - gfx_object->image.size_x/2;
 8000d9a:	687b      	ldr	r3, [r7, #4]
 8000d9c:	f9b3 3014 	ldrsh.w	r3, [r3, #20]
 8000da0:	b29a      	uxth	r2, r3
 8000da2:	687b      	ldr	r3, [r7, #4]
 8000da4:	889b      	ldrh	r3, [r3, #4]
 8000da6:	085b      	lsrs	r3, r3, #1
 8000da8:	b29b      	uxth	r3, r3
 8000daa:	1ad3      	subs	r3, r2, r3
 8000dac:	b29b      	uxth	r3, r3
 8000dae:	b21a      	sxth	r2, r3
 8000db0:	687b      	ldr	r3, [r7, #4]
 8000db2:	819a      	strh	r2, [r3, #12]
		gfx_object->location.y_min = gfx_object->location.y_center - gfx_object->image.size_y/2;
 8000db4:	687b      	ldr	r3, [r7, #4]
 8000db6:	f9b3 3016 	ldrsh.w	r3, [r3, #22]
 8000dba:	b29a      	uxth	r2, r3
 8000dbc:	687b      	ldr	r3, [r7, #4]
 8000dbe:	88db      	ldrh	r3, [r3, #6]
 8000dc0:	085b      	lsrs	r3, r3, #1
 8000dc2:	b29b      	uxth	r3, r3
 8000dc4:	1ad3      	subs	r3, r2, r3
 8000dc6:	b29b      	uxth	r3, r3
 8000dc8:	b21a      	sxth	r2, r3
 8000dca:	687b      	ldr	r3, [r7, #4]
 8000dcc:	81da      	strh	r2, [r3, #14]

		gfx_object->location.x_max = gfx_object->location.x_min +  gfx_object->image.size_x;
 8000dce:	687b      	ldr	r3, [r7, #4]
 8000dd0:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 8000dd4:	b29a      	uxth	r2, r3
 8000dd6:	687b      	ldr	r3, [r7, #4]
 8000dd8:	889b      	ldrh	r3, [r3, #4]
 8000dda:	4413      	add	r3, r2
 8000ddc:	b29b      	uxth	r3, r3
 8000dde:	b21a      	sxth	r2, r3
 8000de0:	687b      	ldr	r3, [r7, #4]
 8000de2:	821a      	strh	r2, [r3, #16]
		gfx_object->location.y_max = gfx_object->location.y_min +  gfx_object->image.size_y;
 8000de4:	687b      	ldr	r3, [r7, #4]
 8000de6:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 8000dea:	b29a      	uxth	r2, r3
 8000dec:	687b      	ldr	r3, [r7, #4]
 8000dee:	88db      	ldrh	r3, [r3, #6]
 8000df0:	4413      	add	r3, r2
 8000df2:	b29b      	uxth	r3, r3
 8000df4:	b21a      	sxth	r2, r3
 8000df6:	687b      	ldr	r3, [r7, #4]
 8000df8:	825a      	strh	r2, [r3, #18]

		return 1;	// placement successful
 8000dfa:	2301      	movs	r3, #1
 8000dfc:	e000      	b.n	8000e00 <GFX_set_gfx_object_center_location+0xb2>
	}
	else
	{
		// new location is outside the restrictions -> object will not be placed

		return 0;	// placement successful
 8000dfe:	2300      	movs	r3, #0
	}
}
 8000e00:	4618      	mov	r0, r3
 8000e02:	370c      	adds	r7, #12
 8000e04:	46bd      	mov	sp, r7
 8000e06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e0a:	4770      	bx	lr

08000e0c <GFX_init_gfx_object_center_location>:



uint8_t GFX_init_gfx_object_center_location(graphic_object_t *gfx_object, int16_t x, int16_t y)
{
 8000e0c:	b580      	push	{r7, lr}
 8000e0e:	b084      	sub	sp, #16
 8000e10:	af00      	add	r7, sp, #0
 8000e12:	6078      	str	r0, [r7, #4]
 8000e14:	460b      	mov	r3, r1
 8000e16:	807b      	strh	r3, [r7, #2]
 8000e18:	4613      	mov	r3, r2
 8000e1a:	803b      	strh	r3, [r7, #0]
	uint8_t return_value;

	return_value = GFX_set_gfx_object_center_location(gfx_object, x, y);
 8000e1c:	f9b7 2000 	ldrsh.w	r2, [r7]
 8000e20:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8000e24:	4619      	mov	r1, r3
 8000e26:	6878      	ldr	r0, [r7, #4]
 8000e28:	f7ff ff91 	bl	8000d4e <GFX_set_gfx_object_center_location>
 8000e2c:	4603      	mov	r3, r0
 8000e2e:	73fb      	strb	r3, [r7, #15]

	if ( return_value )
 8000e30:	7bfb      	ldrb	r3, [r7, #15]
 8000e32:	2b00      	cmp	r3, #0
 8000e34:	d002      	beq.n	8000e3c <GFX_init_gfx_object_center_location+0x30>
	{
		// remember the initial object location
		GFX_save_gfx_object_location(gfx_object);
 8000e36:	6878      	ldr	r0, [r7, #4]
 8000e38:	f7ff fe40 	bl	8000abc <GFX_save_gfx_object_location>
	}

	return return_value;
 8000e3c:	7bfb      	ldrb	r3, [r7, #15]
}
 8000e3e:	4618      	mov	r0, r3
 8000e40:	3710      	adds	r7, #16
 8000e42:	46bd      	mov	sp, r7
 8000e44:	bd80      	pop	{r7, pc}

08000e46 <GFX_set_gfx_object_velocity>:




void GFX_set_gfx_object_velocity(graphic_object_t *gfx_object, int8_t velocity_x, int8_t velocity_y)
{
 8000e46:	b480      	push	{r7}
 8000e48:	b083      	sub	sp, #12
 8000e4a:	af00      	add	r7, sp, #0
 8000e4c:	6078      	str	r0, [r7, #4]
 8000e4e:	460b      	mov	r3, r1
 8000e50:	70fb      	strb	r3, [r7, #3]
 8000e52:	4613      	mov	r3, r2
 8000e54:	70bb      	strb	r3, [r7, #2]
	gfx_object->velocity.x = velocity_x;
 8000e56:	687b      	ldr	r3, [r7, #4]
 8000e58:	78fa      	ldrb	r2, [r7, #3]
 8000e5a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	gfx_object->velocity.y = velocity_y;
 8000e5e:	687b      	ldr	r3, [r7, #4]
 8000e60:	78ba      	ldrb	r2, [r7, #2]
 8000e62:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
}
 8000e66:	bf00      	nop
 8000e68:	370c      	adds	r7, #12
 8000e6a:	46bd      	mov	sp, r7
 8000e6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e70:	4770      	bx	lr

08000e72 <GFX_get_object_movement_area>:
}



void GFX_get_object_movement_area(graphic_object_t *gfx_object, object_location_t *object_movement_area)
{
 8000e72:	b480      	push	{r7}
 8000e74:	b083      	sub	sp, #12
 8000e76:	af00      	add	r7, sp, #0
 8000e78:	6078      	str	r0, [r7, #4]
 8000e7a:	6039      	str	r1, [r7, #0]
	object_movement_area->x_min = (gfx_object->location.x_min < gfx_object->location_old.x_min) ? gfx_object->location.x_min : gfx_object->location_old.x_min;
 8000e7c:	687b      	ldr	r3, [r7, #4]
 8000e7e:	f9b3 2018 	ldrsh.w	r2, [r3, #24]
 8000e82:	687b      	ldr	r3, [r7, #4]
 8000e84:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 8000e88:	4293      	cmp	r3, r2
 8000e8a:	bfa8      	it	ge
 8000e8c:	4613      	movge	r3, r2
 8000e8e:	b21a      	sxth	r2, r3
 8000e90:	683b      	ldr	r3, [r7, #0]
 8000e92:	801a      	strh	r2, [r3, #0]
	object_movement_area->y_min = (gfx_object->location.y_min < gfx_object->location_old.y_min) ? gfx_object->location.y_min : gfx_object->location_old.y_min;
 8000e94:	687b      	ldr	r3, [r7, #4]
 8000e96:	f9b3 201a 	ldrsh.w	r2, [r3, #26]
 8000e9a:	687b      	ldr	r3, [r7, #4]
 8000e9c:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 8000ea0:	4293      	cmp	r3, r2
 8000ea2:	bfa8      	it	ge
 8000ea4:	4613      	movge	r3, r2
 8000ea6:	b21a      	sxth	r2, r3
 8000ea8:	683b      	ldr	r3, [r7, #0]
 8000eaa:	805a      	strh	r2, [r3, #2]

	object_movement_area->x_max = (gfx_object->location.x_max > gfx_object->location_old.x_max) ? gfx_object->location.x_max : gfx_object->location_old.x_max;
 8000eac:	687b      	ldr	r3, [r7, #4]
 8000eae:	f9b3 201c 	ldrsh.w	r2, [r3, #28]
 8000eb2:	687b      	ldr	r3, [r7, #4]
 8000eb4:	f9b3 3010 	ldrsh.w	r3, [r3, #16]
 8000eb8:	4293      	cmp	r3, r2
 8000eba:	bfb8      	it	lt
 8000ebc:	4613      	movlt	r3, r2
 8000ebe:	b21a      	sxth	r2, r3
 8000ec0:	683b      	ldr	r3, [r7, #0]
 8000ec2:	809a      	strh	r2, [r3, #4]
	object_movement_area->y_max = (gfx_object->location.y_max > gfx_object->location_old.y_max) ? gfx_object->location.y_max : gfx_object->location_old.y_max;
 8000ec4:	687b      	ldr	r3, [r7, #4]
 8000ec6:	f9b3 201e 	ldrsh.w	r2, [r3, #30]
 8000eca:	687b      	ldr	r3, [r7, #4]
 8000ecc:	f9b3 3012 	ldrsh.w	r3, [r3, #18]
 8000ed0:	4293      	cmp	r3, r2
 8000ed2:	bfb8      	it	lt
 8000ed4:	4613      	movlt	r3, r2
 8000ed6:	b21a      	sxth	r2, r3
 8000ed8:	683b      	ldr	r3, [r7, #0]
 8000eda:	80da      	strh	r2, [r3, #6]


	object_movement_area->x_center = (object_movement_area->x_max - object_movement_area->x_min) / 2;
 8000edc:	683b      	ldr	r3, [r7, #0]
 8000ede:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8000ee2:	461a      	mov	r2, r3
 8000ee4:	683b      	ldr	r3, [r7, #0]
 8000ee6:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000eea:	1ad3      	subs	r3, r2, r3
 8000eec:	0fda      	lsrs	r2, r3, #31
 8000eee:	4413      	add	r3, r2
 8000ef0:	105b      	asrs	r3, r3, #1
 8000ef2:	b21a      	sxth	r2, r3
 8000ef4:	683b      	ldr	r3, [r7, #0]
 8000ef6:	811a      	strh	r2, [r3, #8]
	object_movement_area->y_center = (object_movement_area->y_max - object_movement_area->y_min) / 2;
 8000ef8:	683b      	ldr	r3, [r7, #0]
 8000efa:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 8000efe:	461a      	mov	r2, r3
 8000f00:	683b      	ldr	r3, [r7, #0]
 8000f02:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8000f06:	1ad3      	subs	r3, r2, r3
 8000f08:	0fda      	lsrs	r2, r3, #31
 8000f0a:	4413      	add	r3, r2
 8000f0c:	105b      	asrs	r3, r3, #1
 8000f0e:	b21a      	sxth	r2, r3
 8000f10:	683b      	ldr	r3, [r7, #0]
 8000f12:	815a      	strh	r2, [r3, #10]
}
 8000f14:	bf00      	nop
 8000f16:	370c      	adds	r7, #12
 8000f18:	46bd      	mov	sp, r7
 8000f1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f1e:	4770      	bx	lr

08000f20 <GFX_absolute_coordinates_to_object_coordinates>:




void GFX_absolute_coordinates_to_object_coordinates(graphic_object_t *object, int16_t x_abs, int16_t y_abs, int16_t *x_obj, int16_t *y_obj)
{
 8000f20:	b480      	push	{r7}
 8000f22:	b085      	sub	sp, #20
 8000f24:	af00      	add	r7, sp, #0
 8000f26:	60f8      	str	r0, [r7, #12]
 8000f28:	607b      	str	r3, [r7, #4]
 8000f2a:	460b      	mov	r3, r1
 8000f2c:	817b      	strh	r3, [r7, #10]
 8000f2e:	4613      	mov	r3, r2
 8000f30:	813b      	strh	r3, [r7, #8]

	*x_obj = x_abs - object->location.x_min;
 8000f32:	897a      	ldrh	r2, [r7, #10]
 8000f34:	68fb      	ldr	r3, [r7, #12]
 8000f36:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 8000f3a:	b29b      	uxth	r3, r3
 8000f3c:	1ad3      	subs	r3, r2, r3
 8000f3e:	b29b      	uxth	r3, r3
 8000f40:	b21a      	sxth	r2, r3
 8000f42:	687b      	ldr	r3, [r7, #4]
 8000f44:	801a      	strh	r2, [r3, #0]
	*y_obj = y_abs - object->location.y_min;
 8000f46:	893a      	ldrh	r2, [r7, #8]
 8000f48:	68fb      	ldr	r3, [r7, #12]
 8000f4a:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 8000f4e:	b29b      	uxth	r3, r3
 8000f50:	1ad3      	subs	r3, r2, r3
 8000f52:	b29b      	uxth	r3, r3
 8000f54:	b21a      	sxth	r2, r3
 8000f56:	69bb      	ldr	r3, [r7, #24]
 8000f58:	801a      	strh	r2, [r3, #0]
}
 8000f5a:	bf00      	nop
 8000f5c:	3714      	adds	r7, #20
 8000f5e:	46bd      	mov	sp, r7
 8000f60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f64:	4770      	bx	lr
	...

08000f68 <GFX_draw_one_gfx_object_on_background>:




void GFX_draw_one_gfx_object_on_background(graphic_object_t *object, graphic_object_t *bckgnd)
{
 8000f68:	b5b0      	push	{r4, r5, r7, lr}
 8000f6a:	b088      	sub	sp, #32
 8000f6c:	af02      	add	r7, sp, #8
 8000f6e:	6078      	str	r0, [r7, #4]
 8000f70:	6039      	str	r1, [r7, #0]
	uint32_t i = 0;
 8000f72:	2300      	movs	r3, #0
 8000f74:	617b      	str	r3, [r7, #20]


	// specify the frame buffer graphic object parameters
	// consider that the object can be moving! -> the buffer area must
	// contain both old object area and new object area!
	GFX_get_object_movement_area(object, &partial_frame_buffer.location );
 8000f76:	4947      	ldr	r1, [pc, #284]	; (8001094 <GFX_draw_one_gfx_object_on_background+0x12c>)
 8000f78:	6878      	ldr	r0, [r7, #4]
 8000f7a:	f7ff ff7a 	bl	8000e72 <GFX_get_object_movement_area>


	// prepare the partial frame image buffer for the entire movement area of the object
		partial_frame_buffer.image.size_x = partial_frame_buffer.location.x_max - partial_frame_buffer.location.x_min;
 8000f7e:	4b46      	ldr	r3, [pc, #280]	; (8001098 <GFX_draw_one_gfx_object_on_background+0x130>)
 8000f80:	f9b3 3010 	ldrsh.w	r3, [r3, #16]
 8000f84:	b29a      	uxth	r2, r3
 8000f86:	4b44      	ldr	r3, [pc, #272]	; (8001098 <GFX_draw_one_gfx_object_on_background+0x130>)
 8000f88:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 8000f8c:	b29b      	uxth	r3, r3
 8000f8e:	1ad3      	subs	r3, r2, r3
 8000f90:	b29a      	uxth	r2, r3
 8000f92:	4b41      	ldr	r3, [pc, #260]	; (8001098 <GFX_draw_one_gfx_object_on_background+0x130>)
 8000f94:	809a      	strh	r2, [r3, #4]
		partial_frame_buffer.image.size_y = partial_frame_buffer.location.y_max - partial_frame_buffer.location.y_min;
 8000f96:	4b40      	ldr	r3, [pc, #256]	; (8001098 <GFX_draw_one_gfx_object_on_background+0x130>)
 8000f98:	f9b3 3012 	ldrsh.w	r3, [r3, #18]
 8000f9c:	b29a      	uxth	r2, r3
 8000f9e:	4b3e      	ldr	r3, [pc, #248]	; (8001098 <GFX_draw_one_gfx_object_on_background+0x130>)
 8000fa0:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 8000fa4:	b29b      	uxth	r3, r3
 8000fa6:	1ad3      	subs	r3, r2, r3
 8000fa8:	b29a      	uxth	r2, r3
 8000faa:	4b3b      	ldr	r3, [pc, #236]	; (8001098 <GFX_draw_one_gfx_object_on_background+0x130>)
 8000fac:	80da      	strh	r2, [r3, #6]
		partial_frame_buffer.image.size = partial_frame_buffer.image.size_x * partial_frame_buffer.image.size_y;
 8000fae:	4b3a      	ldr	r3, [pc, #232]	; (8001098 <GFX_draw_one_gfx_object_on_background+0x130>)
 8000fb0:	889b      	ldrh	r3, [r3, #4]
 8000fb2:	461a      	mov	r2, r3
 8000fb4:	4b38      	ldr	r3, [pc, #224]	; (8001098 <GFX_draw_one_gfx_object_on_background+0x130>)
 8000fb6:	88db      	ldrh	r3, [r3, #6]
 8000fb8:	fb02 f303 	mul.w	r3, r2, r3
 8000fbc:	461a      	mov	r2, r3
 8000fbe:	4b36      	ldr	r3, [pc, #216]	; (8001098 <GFX_draw_one_gfx_object_on_background+0x130>)
 8000fc0:	609a      	str	r2, [r3, #8]

		// allocate memory for the part of the frame, i.e. prepare the image buffer
		partial_frame_buffer.image.image_array = GFX_allocate_image_buffer(partial_frame_buffer.image.size);
 8000fc2:	4b35      	ldr	r3, [pc, #212]	; (8001098 <GFX_draw_one_gfx_object_on_background+0x130>)
 8000fc4:	689b      	ldr	r3, [r3, #8]
 8000fc6:	4618      	mov	r0, r3
 8000fc8:	f7ff fd40 	bl	8000a4c <GFX_allocate_image_buffer>
 8000fcc:	4603      	mov	r3, r0
 8000fce:	4a32      	ldr	r2, [pc, #200]	; (8001098 <GFX_draw_one_gfx_object_on_background+0x130>)
 8000fd0:	6013      	str	r3, [r2, #0]




	// copy the appropriate part of the background image to the buffer
	GFX_get_image_part( &bckgnd->image, partial_frame_buffer.location.x_min, partial_frame_buffer.location.y_min, partial_frame_buffer.image.size_x, partial_frame_buffer.image.size_y, partial_frame_buffer.image.image_array);
 8000fd2:	6838      	ldr	r0, [r7, #0]
 8000fd4:	4b30      	ldr	r3, [pc, #192]	; (8001098 <GFX_draw_one_gfx_object_on_background+0x130>)
 8000fd6:	f9b3 100c 	ldrsh.w	r1, [r3, #12]
 8000fda:	4b2f      	ldr	r3, [pc, #188]	; (8001098 <GFX_draw_one_gfx_object_on_background+0x130>)
 8000fdc:	f9b3 400e 	ldrsh.w	r4, [r3, #14]
 8000fe0:	4b2d      	ldr	r3, [pc, #180]	; (8001098 <GFX_draw_one_gfx_object_on_background+0x130>)
 8000fe2:	889d      	ldrh	r5, [r3, #4]
 8000fe4:	4b2c      	ldr	r3, [pc, #176]	; (8001098 <GFX_draw_one_gfx_object_on_background+0x130>)
 8000fe6:	88db      	ldrh	r3, [r3, #6]
 8000fe8:	4a2b      	ldr	r2, [pc, #172]	; (8001098 <GFX_draw_one_gfx_object_on_background+0x130>)
 8000fea:	6812      	ldr	r2, [r2, #0]
 8000fec:	9201      	str	r2, [sp, #4]
 8000fee:	9300      	str	r3, [sp, #0]
 8000ff0:	462b      	mov	r3, r5
 8000ff2:	4622      	mov	r2, r4
 8000ff4:	f7ff fcd9 	bl	80009aa <GFX_get_image_part>


	// overlay the graphical object image over the part of the background image
	// go over all the required rows of the background image part
	for( uint16_t y_abs = partial_frame_buffer.location.y_min; y_abs < partial_frame_buffer.location.y_max; y_abs++ )
 8000ff8:	4b27      	ldr	r3, [pc, #156]	; (8001098 <GFX_draw_one_gfx_object_on_background+0x130>)
 8000ffa:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 8000ffe:	827b      	strh	r3, [r7, #18]
 8001000:	e035      	b.n	800106e <GFX_draw_one_gfx_object_on_background+0x106>
	{
		// for each row, go over all required columns
		for( uint16_t x_abs = partial_frame_buffer.location.x_min; x_abs < partial_frame_buffer.location.x_max; x_abs++ )
 8001002:	4b25      	ldr	r3, [pc, #148]	; (8001098 <GFX_draw_one_gfx_object_on_background+0x130>)
 8001004:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 8001008:	823b      	strh	r3, [r7, #16]
 800100a:	e027      	b.n	800105c <GFX_draw_one_gfx_object_on_background+0xf4>
		{
			// overlay the object pixel

				// get the graphical object image pixel at this current (column, row)
				GFX_absolute_coordinates_to_object_coordinates(object, x_abs, y_abs, &x_obj, &y_obj);
 800100c:	f9b7 1010 	ldrsh.w	r1, [r7, #16]
 8001010:	f9b7 2012 	ldrsh.w	r2, [r7, #18]
 8001014:	f107 000c 	add.w	r0, r7, #12
 8001018:	f107 030a 	add.w	r3, r7, #10
 800101c:	9300      	str	r3, [sp, #0]
 800101e:	4603      	mov	r3, r0
 8001020:	6878      	ldr	r0, [r7, #4]
 8001022:	f7ff ff7d 	bl	8000f20 <GFX_absolute_coordinates_to_object_coordinates>
				pixel = GFX_get_image_pixel( &object->image, x_obj, y_obj);
 8001026:	687b      	ldr	r3, [r7, #4]
 8001028:	f9b7 100c 	ldrsh.w	r1, [r7, #12]
 800102c:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 8001030:	4618      	mov	r0, r3
 8001032:	f7ff fc85 	bl	8000940 <GFX_get_image_pixel>
 8001036:	4603      	mov	r3, r0
 8001038:	81fb      	strh	r3, [r7, #14]

				// overlay the pixel only if it is not transparent
				if ( pixel != IMG_TRANSPARENT_COLOR_CODE)
 800103a:	89fb      	ldrh	r3, [r7, #14]
 800103c:	f5b3 6ffc 	cmp.w	r3, #2016	; 0x7e0
 8001040:	d006      	beq.n	8001050 <GFX_draw_one_gfx_object_on_background+0xe8>
					partial_frame_buffer.image.image_array[i] = pixel;
 8001042:	4b15      	ldr	r3, [pc, #84]	; (8001098 <GFX_draw_one_gfx_object_on_background+0x130>)
 8001044:	681a      	ldr	r2, [r3, #0]
 8001046:	697b      	ldr	r3, [r7, #20]
 8001048:	005b      	lsls	r3, r3, #1
 800104a:	4413      	add	r3, r2
 800104c:	89fa      	ldrh	r2, [r7, #14]
 800104e:	801a      	strh	r2, [r3, #0]

			// update the buffer linear index
			i++;
 8001050:	697b      	ldr	r3, [r7, #20]
 8001052:	3301      	adds	r3, #1
 8001054:	617b      	str	r3, [r7, #20]
		for( uint16_t x_abs = partial_frame_buffer.location.x_min; x_abs < partial_frame_buffer.location.x_max; x_abs++ )
 8001056:	8a3b      	ldrh	r3, [r7, #16]
 8001058:	3301      	adds	r3, #1
 800105a:	823b      	strh	r3, [r7, #16]
 800105c:	8a3b      	ldrh	r3, [r7, #16]
 800105e:	4a0e      	ldr	r2, [pc, #56]	; (8001098 <GFX_draw_one_gfx_object_on_background+0x130>)
 8001060:	f9b2 2010 	ldrsh.w	r2, [r2, #16]
 8001064:	4293      	cmp	r3, r2
 8001066:	dbd1      	blt.n	800100c <GFX_draw_one_gfx_object_on_background+0xa4>
	for( uint16_t y_abs = partial_frame_buffer.location.y_min; y_abs < partial_frame_buffer.location.y_max; y_abs++ )
 8001068:	8a7b      	ldrh	r3, [r7, #18]
 800106a:	3301      	adds	r3, #1
 800106c:	827b      	strh	r3, [r7, #18]
 800106e:	8a7b      	ldrh	r3, [r7, #18]
 8001070:	4a09      	ldr	r2, [pc, #36]	; (8001098 <GFX_draw_one_gfx_object_on_background+0x130>)
 8001072:	f9b2 2012 	ldrsh.w	r2, [r2, #18]
 8001076:	4293      	cmp	r3, r2
 8001078:	dbc3      	blt.n	8001002 <GFX_draw_one_gfx_object_on_background+0x9a>
		}
	}


	// display the partial frame buffer
	GFX_draw_gfx_object(&partial_frame_buffer);
 800107a:	4807      	ldr	r0, [pc, #28]	; (8001098 <GFX_draw_one_gfx_object_on_background+0x130>)
 800107c:	f7ff fcff 	bl	8000a7e <GFX_draw_gfx_object>


	// de-allocate memory for the partial frame buffer
	GFX_deallocate_image_buffer(partial_frame_buffer.image.image_array);
 8001080:	4b05      	ldr	r3, [pc, #20]	; (8001098 <GFX_draw_one_gfx_object_on_background+0x130>)
 8001082:	681b      	ldr	r3, [r3, #0]
 8001084:	4618      	mov	r0, r3
 8001086:	f7ff fcef 	bl	8000a68 <GFX_deallocate_image_buffer>


}
 800108a:	bf00      	nop
 800108c:	3718      	adds	r7, #24
 800108e:	46bd      	mov	sp, r7
 8001090:	bdb0      	pop	{r4, r5, r7, pc}
 8001092:	bf00      	nop
 8001094:	200000c8 	.word	0x200000c8
 8001098:	200000bc 	.word	0x200000bc

0800109c <OBJ_init>:

// ------------- Public function implementations --------------

// init all the objects
void OBJ_init(void)
{
 800109c:	b580      	push	{r7, lr}
 800109e:	af00      	add	r7, sp, #0
	// init settings
	OBJ_init_canvas();
 80010a0:	f000 f818 	bl	80010d4 <OBJ_init_canvas>

	// full screen images
	OBJ_init_splash_screen();
 80010a4:	f000 f870 	bl	8001188 <OBJ_init_splash_screen>
	OBJ_init_background();
 80010a8:	f000 f89a 	bl	80011e0 <OBJ_init_background>

	// sprites
	OBJ_init_game_over_sprite();
 80010ac:	f000 f8c4 	bl	8001238 <OBJ_init_game_over_sprite>
	OBJ_init_press_any_key_sprite();
 80010b0:	f000 f8ee 	bl	8001290 <OBJ_init_press_any_key_sprite>
	OBJ_init_arduinos();
 80010b4:	f000 f99c 	bl	80013f0 <OBJ_init_arduinos>
	OBJ_init_crosshair();
 80010b8:	f000 fa50 	bl	800155c <OBJ_init_crosshair>
	OBJ_init_digit_sprites();
 80010bc:	f000 f914 	bl	80012e8 <OBJ_init_digit_sprites>


	// text boxes
	OBJ_init_score_box_title();
 80010c0:	f000 fa82 	bl	80015c8 <OBJ_init_score_box_title>
	OBJ_init_score_text();
 80010c4:	f000 fab8 	bl	8001638 <OBJ_init_score_text>

	OBJ_init_time_box_title();
 80010c8:	f000 fad2 	bl	8001670 <OBJ_init_time_box_title>


	// init progress bar
	OBJ_init_timeout_bar();
 80010cc:	f000 faf4 	bl	80016b8 <OBJ_init_timeout_bar>


}
 80010d0:	bf00      	nop
 80010d2:	bd80      	pop	{r7, pc}

080010d4 <OBJ_init_canvas>:
// ---------------- OBJECTS for SETTINGS ----------------


// object "constructor"
void OBJ_init_canvas(void)
{
 80010d4:	b480      	push	{r7}
 80010d6:	af00      	add	r7, sp, #0
	// whole area
		canvas.whole_area.x_min = 0;
 80010d8:	4b2a      	ldr	r3, [pc, #168]	; (8001184 <OBJ_init_canvas+0xb0>)
 80010da:	2200      	movs	r2, #0
 80010dc:	801a      	strh	r2, [r3, #0]
		canvas.whole_area.y_min = 0;
 80010de:	4b29      	ldr	r3, [pc, #164]	; (8001184 <OBJ_init_canvas+0xb0>)
 80010e0:	2200      	movs	r2, #0
 80010e2:	805a      	strh	r2, [r3, #2]

		canvas.whole_area.x_max = DISPLAY_SIZE_X;
 80010e4:	4b27      	ldr	r3, [pc, #156]	; (8001184 <OBJ_init_canvas+0xb0>)
 80010e6:	f44f 72a0 	mov.w	r2, #320	; 0x140
 80010ea:	809a      	strh	r2, [r3, #4]
		canvas.whole_area.y_max = DISPLAY_SIZE_Y;
 80010ec:	4b25      	ldr	r3, [pc, #148]	; (8001184 <OBJ_init_canvas+0xb0>)
 80010ee:	22f0      	movs	r2, #240	; 0xf0
 80010f0:	80da      	strh	r2, [r3, #6]

		canvas.whole_area.x_center = DISPLAY_CENTER_X;
 80010f2:	4b24      	ldr	r3, [pc, #144]	; (8001184 <OBJ_init_canvas+0xb0>)
 80010f4:	22a0      	movs	r2, #160	; 0xa0
 80010f6:	811a      	strh	r2, [r3, #8]
		canvas.whole_area.y_center = DISPLAY_CENTER_Y;
 80010f8:	4b22      	ldr	r3, [pc, #136]	; (8001184 <OBJ_init_canvas+0xb0>)
 80010fa:	2278      	movs	r2, #120	; 0x78
 80010fc:	815a      	strh	r2, [r3, #10]



	// above ground area
		canvas.above_ground.x_min = 0;
 80010fe:	4b21      	ldr	r3, [pc, #132]	; (8001184 <OBJ_init_canvas+0xb0>)
 8001100:	2200      	movs	r2, #0
 8001102:	819a      	strh	r2, [r3, #12]
		canvas.above_ground.y_min = 0;
 8001104:	4b1f      	ldr	r3, [pc, #124]	; (8001184 <OBJ_init_canvas+0xb0>)
 8001106:	2200      	movs	r2, #0
 8001108:	81da      	strh	r2, [r3, #14]

		canvas.above_ground.x_max = DISPLAY_SIZE_X;
 800110a:	4b1e      	ldr	r3, [pc, #120]	; (8001184 <OBJ_init_canvas+0xb0>)
 800110c:	f44f 72a0 	mov.w	r2, #320	; 0x140
 8001110:	821a      	strh	r2, [r3, #16]
		canvas.above_ground.y_max = 200;
 8001112:	4b1c      	ldr	r3, [pc, #112]	; (8001184 <OBJ_init_canvas+0xb0>)
 8001114:	22c8      	movs	r2, #200	; 0xc8
 8001116:	825a      	strh	r2, [r3, #18]

		canvas.above_ground.x_center = DISPLAY_CENTER_X;
 8001118:	4b1a      	ldr	r3, [pc, #104]	; (8001184 <OBJ_init_canvas+0xb0>)
 800111a:	22a0      	movs	r2, #160	; 0xa0
 800111c:	829a      	strh	r2, [r3, #20]
		canvas.above_ground.y_center = canvas.above_ground.y_max/2;
 800111e:	4b19      	ldr	r3, [pc, #100]	; (8001184 <OBJ_init_canvas+0xb0>)
 8001120:	f9b3 3012 	ldrsh.w	r3, [r3, #18]
 8001124:	0fda      	lsrs	r2, r3, #31
 8001126:	4413      	add	r3, r2
 8001128:	105b      	asrs	r3, r3, #1
 800112a:	b21a      	sxth	r2, r3
 800112c:	4b15      	ldr	r3, [pc, #84]	; (8001184 <OBJ_init_canvas+0xb0>)
 800112e:	82da      	strh	r2, [r3, #22]


	// below ground area
		canvas.below_ground.x_min = 0;
 8001130:	4b14      	ldr	r3, [pc, #80]	; (8001184 <OBJ_init_canvas+0xb0>)
 8001132:	2200      	movs	r2, #0
 8001134:	831a      	strh	r2, [r3, #24]
		canvas.below_ground.y_min = canvas.above_ground.y_max + 1;
 8001136:	4b13      	ldr	r3, [pc, #76]	; (8001184 <OBJ_init_canvas+0xb0>)
 8001138:	f9b3 3012 	ldrsh.w	r3, [r3, #18]
 800113c:	b29b      	uxth	r3, r3
 800113e:	3301      	adds	r3, #1
 8001140:	b29b      	uxth	r3, r3
 8001142:	b21a      	sxth	r2, r3
 8001144:	4b0f      	ldr	r3, [pc, #60]	; (8001184 <OBJ_init_canvas+0xb0>)
 8001146:	835a      	strh	r2, [r3, #26]

		canvas.below_ground.x_max = DISPLAY_SIZE_X;
 8001148:	4b0e      	ldr	r3, [pc, #56]	; (8001184 <OBJ_init_canvas+0xb0>)
 800114a:	f44f 72a0 	mov.w	r2, #320	; 0x140
 800114e:	839a      	strh	r2, [r3, #28]
		canvas.below_ground.y_max = DISPLAY_SIZE_Y;
 8001150:	4b0c      	ldr	r3, [pc, #48]	; (8001184 <OBJ_init_canvas+0xb0>)
 8001152:	22f0      	movs	r2, #240	; 0xf0
 8001154:	83da      	strh	r2, [r3, #30]

		canvas.below_ground.x_center = DISPLAY_CENTER_X;
 8001156:	4b0b      	ldr	r3, [pc, #44]	; (8001184 <OBJ_init_canvas+0xb0>)
 8001158:	22a0      	movs	r2, #160	; 0xa0
 800115a:	841a      	strh	r2, [r3, #32]
		canvas.below_ground.y_center = (canvas.below_ground.y_max - canvas.below_ground.y_min) / 2;
 800115c:	4b09      	ldr	r3, [pc, #36]	; (8001184 <OBJ_init_canvas+0xb0>)
 800115e:	f9b3 301e 	ldrsh.w	r3, [r3, #30]
 8001162:	461a      	mov	r2, r3
 8001164:	4b07      	ldr	r3, [pc, #28]	; (8001184 <OBJ_init_canvas+0xb0>)
 8001166:	f9b3 301a 	ldrsh.w	r3, [r3, #26]
 800116a:	1ad3      	subs	r3, r2, r3
 800116c:	0fda      	lsrs	r2, r3, #31
 800116e:	4413      	add	r3, r2
 8001170:	105b      	asrs	r3, r3, #1
 8001172:	b21a      	sxth	r2, r3
 8001174:	4b03      	ldr	r3, [pc, #12]	; (8001184 <OBJ_init_canvas+0xb0>)
 8001176:	845a      	strh	r2, [r3, #34]	; 0x22
}
 8001178:	bf00      	nop
 800117a:	46bd      	mov	sp, r7
 800117c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001180:	4770      	bx	lr
 8001182:	bf00      	nop
 8001184:	200000f4 	.word	0x200000f4

08001188 <OBJ_init_splash_screen>:
// ------------------ FULL SCREEN IMAGES ----------------------


// object "constructor"
void OBJ_init_splash_screen(void)
{
 8001188:	b580      	push	{r7, lr}
 800118a:	af00      	add	r7, sp, #0
	// init graphic object

		// init image
		splash_screen.image.image_array = (uint16_t*) splash_screen_img;
 800118c:	4b11      	ldr	r3, [pc, #68]	; (80011d4 <OBJ_init_splash_screen+0x4c>)
 800118e:	4a12      	ldr	r2, [pc, #72]	; (80011d8 <OBJ_init_splash_screen+0x50>)
 8001190:	601a      	str	r2, [r3, #0]

		splash_screen.image.size_x = 320;
 8001192:	4b10      	ldr	r3, [pc, #64]	; (80011d4 <OBJ_init_splash_screen+0x4c>)
 8001194:	f44f 72a0 	mov.w	r2, #320	; 0x140
 8001198:	809a      	strh	r2, [r3, #4]
		splash_screen.image.size_y = 240;
 800119a:	4b0e      	ldr	r3, [pc, #56]	; (80011d4 <OBJ_init_splash_screen+0x4c>)
 800119c:	22f0      	movs	r2, #240	; 0xf0
 800119e:	80da      	strh	r2, [r3, #6]
		splash_screen.image.size = splash_screen.image.size_x * splash_screen.image.size_y;
 80011a0:	4b0c      	ldr	r3, [pc, #48]	; (80011d4 <OBJ_init_splash_screen+0x4c>)
 80011a2:	889b      	ldrh	r3, [r3, #4]
 80011a4:	461a      	mov	r2, r3
 80011a6:	4b0b      	ldr	r3, [pc, #44]	; (80011d4 <OBJ_init_splash_screen+0x4c>)
 80011a8:	88db      	ldrh	r3, [r3, #6]
 80011aa:	fb02 f303 	mul.w	r3, r2, r3
 80011ae:	461a      	mov	r2, r3
 80011b0:	4b08      	ldr	r3, [pc, #32]	; (80011d4 <OBJ_init_splash_screen+0x4c>)
 80011b2:	609a      	str	r2, [r3, #8]

		// init the graphic object location
		GFX_init_location_restrictions (&splash_screen, &canvas.whole_area );
 80011b4:	4909      	ldr	r1, [pc, #36]	; (80011dc <OBJ_init_splash_screen+0x54>)
 80011b6:	4807      	ldr	r0, [pc, #28]	; (80011d4 <OBJ_init_splash_screen+0x4c>)
 80011b8:	f7ff fca8 	bl	8000b0c <GFX_init_location_restrictions>
		GFX_init_gfx_object_location( &splash_screen, 0, 0);
 80011bc:	2200      	movs	r2, #0
 80011be:	2100      	movs	r1, #0
 80011c0:	4804      	ldr	r0, [pc, #16]	; (80011d4 <OBJ_init_splash_screen+0x4c>)
 80011c2:	f7ff fda7 	bl	8000d14 <GFX_init_gfx_object_location>


		// set the initial object velocity
		GFX_set_gfx_object_velocity(&splash_screen, 0, 0);
 80011c6:	2200      	movs	r2, #0
 80011c8:	2100      	movs	r1, #0
 80011ca:	4802      	ldr	r0, [pc, #8]	; (80011d4 <OBJ_init_splash_screen+0x4c>)
 80011cc:	f7ff fe3b 	bl	8000e46 <GFX_set_gfx_object_velocity>


}
 80011d0:	bf00      	nop
 80011d2:	bd80      	pop	{r7, pc}
 80011d4:	20000118 	.word	0x20000118
 80011d8:	0800ace0 	.word	0x0800ace0
 80011dc:	200000f4 	.word	0x200000f4

080011e0 <OBJ_init_background>:



// object "constructor"
void OBJ_init_background(void)
{
 80011e0:	b580      	push	{r7, lr}
 80011e2:	af00      	add	r7, sp, #0
	// init graphic object

		// init image
		background.image.image_array = (uint16_t*) background_img;
 80011e4:	4b11      	ldr	r3, [pc, #68]	; (800122c <OBJ_init_background+0x4c>)
 80011e6:	4a12      	ldr	r2, [pc, #72]	; (8001230 <OBJ_init_background+0x50>)
 80011e8:	601a      	str	r2, [r3, #0]

		background.image.size_x = 320;
 80011ea:	4b10      	ldr	r3, [pc, #64]	; (800122c <OBJ_init_background+0x4c>)
 80011ec:	f44f 72a0 	mov.w	r2, #320	; 0x140
 80011f0:	809a      	strh	r2, [r3, #4]
		background.image.size_y = 240;
 80011f2:	4b0e      	ldr	r3, [pc, #56]	; (800122c <OBJ_init_background+0x4c>)
 80011f4:	22f0      	movs	r2, #240	; 0xf0
 80011f6:	80da      	strh	r2, [r3, #6]
		background.image.size = background.image.size_x * background.image.size_y;
 80011f8:	4b0c      	ldr	r3, [pc, #48]	; (800122c <OBJ_init_background+0x4c>)
 80011fa:	889b      	ldrh	r3, [r3, #4]
 80011fc:	461a      	mov	r2, r3
 80011fe:	4b0b      	ldr	r3, [pc, #44]	; (800122c <OBJ_init_background+0x4c>)
 8001200:	88db      	ldrh	r3, [r3, #6]
 8001202:	fb02 f303 	mul.w	r3, r2, r3
 8001206:	461a      	mov	r2, r3
 8001208:	4b08      	ldr	r3, [pc, #32]	; (800122c <OBJ_init_background+0x4c>)
 800120a:	609a      	str	r2, [r3, #8]

		// init the graphic object location
		GFX_init_location_restrictions (&background, &canvas.whole_area );
 800120c:	4909      	ldr	r1, [pc, #36]	; (8001234 <OBJ_init_background+0x54>)
 800120e:	4807      	ldr	r0, [pc, #28]	; (800122c <OBJ_init_background+0x4c>)
 8001210:	f7ff fc7c 	bl	8000b0c <GFX_init_location_restrictions>
		GFX_init_gfx_object_location( &background, 0, 0);
 8001214:	2200      	movs	r2, #0
 8001216:	2100      	movs	r1, #0
 8001218:	4804      	ldr	r0, [pc, #16]	; (800122c <OBJ_init_background+0x4c>)
 800121a:	f7ff fd7b 	bl	8000d14 <GFX_init_gfx_object_location>



		// set the initial object velocity
		GFX_set_gfx_object_velocity(&background, 0, 0);
 800121e:	2200      	movs	r2, #0
 8001220:	2100      	movs	r1, #0
 8001222:	4802      	ldr	r0, [pc, #8]	; (800122c <OBJ_init_background+0x4c>)
 8001224:	f7ff fe0f 	bl	8000e46 <GFX_set_gfx_object_velocity>
}
 8001228:	bf00      	nop
 800122a:	bd80      	pop	{r7, pc}
 800122c:	20000150 	.word	0x20000150
 8001230:	080304e0 	.word	0x080304e0
 8001234:	200000f4 	.word	0x200000f4

08001238 <OBJ_init_game_over_sprite>:
// In computer graphics, a sprite is a two-dimensional bitmap that is
// integrated into a larger scene, most often in a 2D video game.

// object "constructor"
void OBJ_init_game_over_sprite(void)
{
 8001238:	b580      	push	{r7, lr}
 800123a:	af00      	add	r7, sp, #0
	// init graphic object

		// init image
		game_over_sprite.image.image_array = (uint16_t*) game_over_img;
 800123c:	4b11      	ldr	r3, [pc, #68]	; (8001284 <OBJ_init_game_over_sprite+0x4c>)
 800123e:	4a12      	ldr	r2, [pc, #72]	; (8001288 <OBJ_init_game_over_sprite+0x50>)
 8001240:	601a      	str	r2, [r3, #0]

		game_over_sprite.image.size_x = 242;
 8001242:	4b10      	ldr	r3, [pc, #64]	; (8001284 <OBJ_init_game_over_sprite+0x4c>)
 8001244:	22f2      	movs	r2, #242	; 0xf2
 8001246:	809a      	strh	r2, [r3, #4]
		game_over_sprite.image.size_y = 81;
 8001248:	4b0e      	ldr	r3, [pc, #56]	; (8001284 <OBJ_init_game_over_sprite+0x4c>)
 800124a:	2251      	movs	r2, #81	; 0x51
 800124c:	80da      	strh	r2, [r3, #6]
		game_over_sprite.image.size = game_over_sprite.image.size_x * game_over_sprite.image.size_y;
 800124e:	4b0d      	ldr	r3, [pc, #52]	; (8001284 <OBJ_init_game_over_sprite+0x4c>)
 8001250:	889b      	ldrh	r3, [r3, #4]
 8001252:	461a      	mov	r2, r3
 8001254:	4b0b      	ldr	r3, [pc, #44]	; (8001284 <OBJ_init_game_over_sprite+0x4c>)
 8001256:	88db      	ldrh	r3, [r3, #6]
 8001258:	fb02 f303 	mul.w	r3, r2, r3
 800125c:	461a      	mov	r2, r3
 800125e:	4b09      	ldr	r3, [pc, #36]	; (8001284 <OBJ_init_game_over_sprite+0x4c>)
 8001260:	609a      	str	r2, [r3, #8]

		// init the graphic object location
		GFX_init_location_restrictions ( &game_over_sprite, &canvas.whole_area );
 8001262:	490a      	ldr	r1, [pc, #40]	; (800128c <OBJ_init_game_over_sprite+0x54>)
 8001264:	4807      	ldr	r0, [pc, #28]	; (8001284 <OBJ_init_game_over_sprite+0x4c>)
 8001266:	f7ff fc51 	bl	8000b0c <GFX_init_location_restrictions>
		GFX_init_gfx_object_location( &game_over_sprite, 39, 53 );
 800126a:	2235      	movs	r2, #53	; 0x35
 800126c:	2127      	movs	r1, #39	; 0x27
 800126e:	4805      	ldr	r0, [pc, #20]	; (8001284 <OBJ_init_game_over_sprite+0x4c>)
 8001270:	f7ff fd50 	bl	8000d14 <GFX_init_gfx_object_location>



		// set the initial object velocity
		GFX_set_gfx_object_velocity(&game_over_sprite, 0, 0);
 8001274:	2200      	movs	r2, #0
 8001276:	2100      	movs	r1, #0
 8001278:	4802      	ldr	r0, [pc, #8]	; (8001284 <OBJ_init_game_over_sprite+0x4c>)
 800127a:	f7ff fde4 	bl	8000e46 <GFX_set_gfx_object_velocity>
}
 800127e:	bf00      	nop
 8001280:	bd80      	pop	{r7, pc}
 8001282:	bf00      	nop
 8001284:	20000188 	.word	0x20000188
 8001288:	0805a24c 	.word	0x0805a24c
 800128c:	200000f4 	.word	0x200000f4

08001290 <OBJ_init_press_any_key_sprite>:



// object "constructor"
void OBJ_init_press_any_key_sprite(void)
{
 8001290:	b580      	push	{r7, lr}
 8001292:	af00      	add	r7, sp, #0
	// init graphic object

		// init image
		press_any_key_sprite.image.image_array = (uint16_t*) press_any_key_img;
 8001294:	4b11      	ldr	r3, [pc, #68]	; (80012dc <OBJ_init_press_any_key_sprite+0x4c>)
 8001296:	4a12      	ldr	r2, [pc, #72]	; (80012e0 <OBJ_init_press_any_key_sprite+0x50>)
 8001298:	601a      	str	r2, [r3, #0]

		press_any_key_sprite.image.size_x = 260;
 800129a:	4b10      	ldr	r3, [pc, #64]	; (80012dc <OBJ_init_press_any_key_sprite+0x4c>)
 800129c:	f44f 7282 	mov.w	r2, #260	; 0x104
 80012a0:	809a      	strh	r2, [r3, #4]
		press_any_key_sprite.image.size_y = 23;
 80012a2:	4b0e      	ldr	r3, [pc, #56]	; (80012dc <OBJ_init_press_any_key_sprite+0x4c>)
 80012a4:	2217      	movs	r2, #23
 80012a6:	80da      	strh	r2, [r3, #6]
		press_any_key_sprite.image.size = press_any_key_sprite.image.size_x * press_any_key_sprite.image.size_y;
 80012a8:	4b0c      	ldr	r3, [pc, #48]	; (80012dc <OBJ_init_press_any_key_sprite+0x4c>)
 80012aa:	889b      	ldrh	r3, [r3, #4]
 80012ac:	461a      	mov	r2, r3
 80012ae:	4b0b      	ldr	r3, [pc, #44]	; (80012dc <OBJ_init_press_any_key_sprite+0x4c>)
 80012b0:	88db      	ldrh	r3, [r3, #6]
 80012b2:	fb02 f303 	mul.w	r3, r2, r3
 80012b6:	461a      	mov	r2, r3
 80012b8:	4b08      	ldr	r3, [pc, #32]	; (80012dc <OBJ_init_press_any_key_sprite+0x4c>)
 80012ba:	609a      	str	r2, [r3, #8]

		// init the graphic object location
		GFX_init_location_restrictions (&press_any_key_sprite, &canvas.whole_area );
 80012bc:	4909      	ldr	r1, [pc, #36]	; (80012e4 <OBJ_init_press_any_key_sprite+0x54>)
 80012be:	4807      	ldr	r0, [pc, #28]	; (80012dc <OBJ_init_press_any_key_sprite+0x4c>)
 80012c0:	f7ff fc24 	bl	8000b0c <GFX_init_location_restrictions>
		GFX_init_gfx_object_location( &press_any_key_sprite, 30, 150);
 80012c4:	2296      	movs	r2, #150	; 0x96
 80012c6:	211e      	movs	r1, #30
 80012c8:	4804      	ldr	r0, [pc, #16]	; (80012dc <OBJ_init_press_any_key_sprite+0x4c>)
 80012ca:	f7ff fd23 	bl	8000d14 <GFX_init_gfx_object_location>


		// set the initial object velocity
		GFX_set_gfx_object_velocity(&press_any_key_sprite, 0, 0);
 80012ce:	2200      	movs	r2, #0
 80012d0:	2100      	movs	r1, #0
 80012d2:	4802      	ldr	r0, [pc, #8]	; (80012dc <OBJ_init_press_any_key_sprite+0x4c>)
 80012d4:	f7ff fdb7 	bl	8000e46 <GFX_set_gfx_object_velocity>
}
 80012d8:	bf00      	nop
 80012da:	bd80      	pop	{r7, pc}
 80012dc:	200001c0 	.word	0x200001c0
 80012e0:	08063b70 	.word	0x08063b70
 80012e4:	200000f4 	.word	0x200000f4

080012e8 <OBJ_init_digit_sprites>:



// object "constructor"
void OBJ_init_digit_sprites(void)
{
 80012e8:	b580      	push	{r7, lr}
 80012ea:	af00      	add	r7, sp, #0
	// init graphic object

		// init image
		digit_1_sprite.image.image_array = (uint16_t*) digit_1_img;
 80012ec:	4b39      	ldr	r3, [pc, #228]	; (80013d4 <OBJ_init_digit_sprites+0xec>)
 80012ee:	4a3a      	ldr	r2, [pc, #232]	; (80013d8 <OBJ_init_digit_sprites+0xf0>)
 80012f0:	601a      	str	r2, [r3, #0]

		digit_1_sprite.image.size_x = 33;
 80012f2:	4b38      	ldr	r3, [pc, #224]	; (80013d4 <OBJ_init_digit_sprites+0xec>)
 80012f4:	2221      	movs	r2, #33	; 0x21
 80012f6:	809a      	strh	r2, [r3, #4]
		digit_1_sprite.image.size_y = 70;
 80012f8:	4b36      	ldr	r3, [pc, #216]	; (80013d4 <OBJ_init_digit_sprites+0xec>)
 80012fa:	2246      	movs	r2, #70	; 0x46
 80012fc:	80da      	strh	r2, [r3, #6]
		digit_1_sprite.image.size = digit_1_sprite.image.size_x * digit_1_sprite.image.size_y;
 80012fe:	4b35      	ldr	r3, [pc, #212]	; (80013d4 <OBJ_init_digit_sprites+0xec>)
 8001300:	889b      	ldrh	r3, [r3, #4]
 8001302:	461a      	mov	r2, r3
 8001304:	4b33      	ldr	r3, [pc, #204]	; (80013d4 <OBJ_init_digit_sprites+0xec>)
 8001306:	88db      	ldrh	r3, [r3, #6]
 8001308:	fb02 f303 	mul.w	r3, r2, r3
 800130c:	461a      	mov	r2, r3
 800130e:	4b31      	ldr	r3, [pc, #196]	; (80013d4 <OBJ_init_digit_sprites+0xec>)
 8001310:	609a      	str	r2, [r3, #8]

		// init the graphic object location
		GFX_init_location_restrictions (&digit_1_sprite, &canvas.whole_area );
 8001312:	4932      	ldr	r1, [pc, #200]	; (80013dc <OBJ_init_digit_sprites+0xf4>)
 8001314:	482f      	ldr	r0, [pc, #188]	; (80013d4 <OBJ_init_digit_sprites+0xec>)
 8001316:	f7ff fbf9 	bl	8000b0c <GFX_init_location_restrictions>
		GFX_init_gfx_object_center_location( &digit_1_sprite, canvas.above_ground.x_center, canvas.above_ground.y_center);
 800131a:	4b30      	ldr	r3, [pc, #192]	; (80013dc <OBJ_init_digit_sprites+0xf4>)
 800131c:	f9b3 3014 	ldrsh.w	r3, [r3, #20]
 8001320:	4a2e      	ldr	r2, [pc, #184]	; (80013dc <OBJ_init_digit_sprites+0xf4>)
 8001322:	f9b2 2016 	ldrsh.w	r2, [r2, #22]
 8001326:	4619      	mov	r1, r3
 8001328:	482a      	ldr	r0, [pc, #168]	; (80013d4 <OBJ_init_digit_sprites+0xec>)
 800132a:	f7ff fd6f 	bl	8000e0c <GFX_init_gfx_object_center_location>


		// set the initial object velocity
		GFX_set_gfx_object_velocity(&digit_1_sprite, 0, 0);
 800132e:	2200      	movs	r2, #0
 8001330:	2100      	movs	r1, #0
 8001332:	4828      	ldr	r0, [pc, #160]	; (80013d4 <OBJ_init_digit_sprites+0xec>)
 8001334:	f7ff fd87 	bl	8000e46 <GFX_set_gfx_object_velocity>


		// init graphic object

			// init image
			digit_2_sprite.image.image_array = (uint16_t*) digit_2_img;
 8001338:	4b29      	ldr	r3, [pc, #164]	; (80013e0 <OBJ_init_digit_sprites+0xf8>)
 800133a:	4a2a      	ldr	r2, [pc, #168]	; (80013e4 <OBJ_init_digit_sprites+0xfc>)
 800133c:	601a      	str	r2, [r3, #0]

			digit_2_sprite.image.size_x = 70;
 800133e:	4b28      	ldr	r3, [pc, #160]	; (80013e0 <OBJ_init_digit_sprites+0xf8>)
 8001340:	2246      	movs	r2, #70	; 0x46
 8001342:	809a      	strh	r2, [r3, #4]
			digit_2_sprite.image.size_y = 70;
 8001344:	4b26      	ldr	r3, [pc, #152]	; (80013e0 <OBJ_init_digit_sprites+0xf8>)
 8001346:	2246      	movs	r2, #70	; 0x46
 8001348:	80da      	strh	r2, [r3, #6]
			digit_2_sprite.image.size = digit_2_sprite.image.size_x * digit_2_sprite.image.size_y;
 800134a:	4b25      	ldr	r3, [pc, #148]	; (80013e0 <OBJ_init_digit_sprites+0xf8>)
 800134c:	889b      	ldrh	r3, [r3, #4]
 800134e:	461a      	mov	r2, r3
 8001350:	4b23      	ldr	r3, [pc, #140]	; (80013e0 <OBJ_init_digit_sprites+0xf8>)
 8001352:	88db      	ldrh	r3, [r3, #6]
 8001354:	fb02 f303 	mul.w	r3, r2, r3
 8001358:	461a      	mov	r2, r3
 800135a:	4b21      	ldr	r3, [pc, #132]	; (80013e0 <OBJ_init_digit_sprites+0xf8>)
 800135c:	609a      	str	r2, [r3, #8]

			// init the graphic object location
			GFX_init_location_restrictions (&digit_2_sprite, &canvas.whole_area );
 800135e:	491f      	ldr	r1, [pc, #124]	; (80013dc <OBJ_init_digit_sprites+0xf4>)
 8001360:	481f      	ldr	r0, [pc, #124]	; (80013e0 <OBJ_init_digit_sprites+0xf8>)
 8001362:	f7ff fbd3 	bl	8000b0c <GFX_init_location_restrictions>
			GFX_init_gfx_object_center_location( &digit_2_sprite, canvas.above_ground.x_center, canvas.above_ground.y_center);
 8001366:	4b1d      	ldr	r3, [pc, #116]	; (80013dc <OBJ_init_digit_sprites+0xf4>)
 8001368:	f9b3 3014 	ldrsh.w	r3, [r3, #20]
 800136c:	4a1b      	ldr	r2, [pc, #108]	; (80013dc <OBJ_init_digit_sprites+0xf4>)
 800136e:	f9b2 2016 	ldrsh.w	r2, [r2, #22]
 8001372:	4619      	mov	r1, r3
 8001374:	481a      	ldr	r0, [pc, #104]	; (80013e0 <OBJ_init_digit_sprites+0xf8>)
 8001376:	f7ff fd49 	bl	8000e0c <GFX_init_gfx_object_center_location>


			// set the initial object velocity
			GFX_set_gfx_object_velocity(&digit_2_sprite, 0, 0);
 800137a:	2200      	movs	r2, #0
 800137c:	2100      	movs	r1, #0
 800137e:	4818      	ldr	r0, [pc, #96]	; (80013e0 <OBJ_init_digit_sprites+0xf8>)
 8001380:	f7ff fd61 	bl	8000e46 <GFX_set_gfx_object_velocity>


		// init graphic object

			// init image
			digit_3_sprite.image.image_array = (uint16_t*) digit_3_img;
 8001384:	4b18      	ldr	r3, [pc, #96]	; (80013e8 <OBJ_init_digit_sprites+0x100>)
 8001386:	4a19      	ldr	r2, [pc, #100]	; (80013ec <OBJ_init_digit_sprites+0x104>)
 8001388:	601a      	str	r2, [r3, #0]

			digit_3_sprite.image.size_x = 69;
 800138a:	4b17      	ldr	r3, [pc, #92]	; (80013e8 <OBJ_init_digit_sprites+0x100>)
 800138c:	2245      	movs	r2, #69	; 0x45
 800138e:	809a      	strh	r2, [r3, #4]
			digit_3_sprite.image.size_y = 70;
 8001390:	4b15      	ldr	r3, [pc, #84]	; (80013e8 <OBJ_init_digit_sprites+0x100>)
 8001392:	2246      	movs	r2, #70	; 0x46
 8001394:	80da      	strh	r2, [r3, #6]
			digit_3_sprite.image.size = digit_3_sprite.image.size_x * digit_3_sprite.image.size_y;
 8001396:	4b14      	ldr	r3, [pc, #80]	; (80013e8 <OBJ_init_digit_sprites+0x100>)
 8001398:	889b      	ldrh	r3, [r3, #4]
 800139a:	461a      	mov	r2, r3
 800139c:	4b12      	ldr	r3, [pc, #72]	; (80013e8 <OBJ_init_digit_sprites+0x100>)
 800139e:	88db      	ldrh	r3, [r3, #6]
 80013a0:	fb02 f303 	mul.w	r3, r2, r3
 80013a4:	461a      	mov	r2, r3
 80013a6:	4b10      	ldr	r3, [pc, #64]	; (80013e8 <OBJ_init_digit_sprites+0x100>)
 80013a8:	609a      	str	r2, [r3, #8]

			// init the graphic object location
			GFX_init_location_restrictions (&digit_3_sprite, &canvas.whole_area );
 80013aa:	490c      	ldr	r1, [pc, #48]	; (80013dc <OBJ_init_digit_sprites+0xf4>)
 80013ac:	480e      	ldr	r0, [pc, #56]	; (80013e8 <OBJ_init_digit_sprites+0x100>)
 80013ae:	f7ff fbad 	bl	8000b0c <GFX_init_location_restrictions>
			GFX_init_gfx_object_center_location( &digit_3_sprite, canvas.above_ground.x_center, canvas.above_ground.y_center);
 80013b2:	4b0a      	ldr	r3, [pc, #40]	; (80013dc <OBJ_init_digit_sprites+0xf4>)
 80013b4:	f9b3 3014 	ldrsh.w	r3, [r3, #20]
 80013b8:	4a08      	ldr	r2, [pc, #32]	; (80013dc <OBJ_init_digit_sprites+0xf4>)
 80013ba:	f9b2 2016 	ldrsh.w	r2, [r2, #22]
 80013be:	4619      	mov	r1, r3
 80013c0:	4809      	ldr	r0, [pc, #36]	; (80013e8 <OBJ_init_digit_sprites+0x100>)
 80013c2:	f7ff fd23 	bl	8000e0c <GFX_init_gfx_object_center_location>


			// set the initial object velocity
			GFX_set_gfx_object_velocity(&digit_3_sprite, 0, 0);
 80013c6:	2200      	movs	r2, #0
 80013c8:	2100      	movs	r1, #0
 80013ca:	4807      	ldr	r0, [pc, #28]	; (80013e8 <OBJ_init_digit_sprites+0x100>)
 80013cc:	f7ff fd3b 	bl	8000e46 <GFX_set_gfx_object_velocity>


}
 80013d0:	bf00      	nop
 80013d2:	bd80      	pop	{r7, pc}
 80013d4:	200001f8 	.word	0x200001f8
 80013d8:	08066a28 	.word	0x08066a28
 80013dc:	200000f4 	.word	0x200000f4
 80013e0:	20000230 	.word	0x20000230
 80013e4:	08067c34 	.word	0x08067c34
 80013e8:	20000268 	.word	0x20000268
 80013ec:	0806a27c 	.word	0x0806a27c

080013f0 <OBJ_init_arduinos>:




void OBJ_init_arduinos(void)
{
 80013f0:	b580      	push	{r7, lr}
 80013f2:	af00      	add	r7, sp, #0
	// --- arduino UNO ---

		// init graphic object

			// init image
			arduino[UNO].gfx_object.image.image_array = (uint16_t*) arduino_uno_img;
 80013f4:	4b51      	ldr	r3, [pc, #324]	; (800153c <OBJ_init_arduinos+0x14c>)
 80013f6:	4a52      	ldr	r2, [pc, #328]	; (8001540 <OBJ_init_arduinos+0x150>)
 80013f8:	601a      	str	r2, [r3, #0]

			arduino[UNO].gfx_object.image.size_x = 60;
 80013fa:	4b50      	ldr	r3, [pc, #320]	; (800153c <OBJ_init_arduinos+0x14c>)
 80013fc:	223c      	movs	r2, #60	; 0x3c
 80013fe:	809a      	strh	r2, [r3, #4]
			arduino[UNO].gfx_object.image.size_y = 42;
 8001400:	4b4e      	ldr	r3, [pc, #312]	; (800153c <OBJ_init_arduinos+0x14c>)
 8001402:	222a      	movs	r2, #42	; 0x2a
 8001404:	80da      	strh	r2, [r3, #6]
			arduino[UNO].gfx_object.image.size = arduino[UNO].gfx_object.image.size_x * arduino[UNO].gfx_object.image.size_y;
 8001406:	4b4d      	ldr	r3, [pc, #308]	; (800153c <OBJ_init_arduinos+0x14c>)
 8001408:	889b      	ldrh	r3, [r3, #4]
 800140a:	461a      	mov	r2, r3
 800140c:	4b4b      	ldr	r3, [pc, #300]	; (800153c <OBJ_init_arduinos+0x14c>)
 800140e:	88db      	ldrh	r3, [r3, #6]
 8001410:	fb02 f303 	mul.w	r3, r2, r3
 8001414:	461a      	mov	r2, r3
 8001416:	4b49      	ldr	r3, [pc, #292]	; (800153c <OBJ_init_arduinos+0x14c>)
 8001418:	609a      	str	r2, [r3, #8]

			// init the graphic object location
			GFX_init_location_restrictions(&arduino[UNO].gfx_object, &canvas.above_ground );
 800141a:	494a      	ldr	r1, [pc, #296]	; (8001544 <OBJ_init_arduinos+0x154>)
 800141c:	4847      	ldr	r0, [pc, #284]	; (800153c <OBJ_init_arduinos+0x14c>)
 800141e:	f7ff fb75 	bl	8000b0c <GFX_init_location_restrictions>
			GFX_init_gfx_object_center_location(&arduino[UNO].gfx_object, canvas.above_ground.x_center, canvas.above_ground.y_center);
 8001422:	4b49      	ldr	r3, [pc, #292]	; (8001548 <OBJ_init_arduinos+0x158>)
 8001424:	f9b3 3014 	ldrsh.w	r3, [r3, #20]
 8001428:	4a47      	ldr	r2, [pc, #284]	; (8001548 <OBJ_init_arduinos+0x158>)
 800142a:	f9b2 2016 	ldrsh.w	r2, [r2, #22]
 800142e:	4619      	mov	r1, r3
 8001430:	4842      	ldr	r0, [pc, #264]	; (800153c <OBJ_init_arduinos+0x14c>)
 8001432:	f7ff fceb 	bl	8000e0c <GFX_init_gfx_object_center_location>

			// set the initial object velocity
			GFX_set_gfx_object_velocity(&arduino[UNO].gfx_object, 0, 0);
 8001436:	2200      	movs	r2, #0
 8001438:	2100      	movs	r1, #0
 800143a:	4840      	ldr	r0, [pc, #256]	; (800153c <OBJ_init_arduinos+0x14c>)
 800143c:	f7ff fd03 	bl	8000e46 <GFX_set_gfx_object_velocity>


		// init arduino specific parameters
			arduino[UNO].points = 100;
 8001440:	4b3e      	ldr	r3, [pc, #248]	; (800153c <OBJ_init_arduinos+0x14c>)
 8001442:	2264      	movs	r2, #100	; 0x64
 8001444:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
			arduino[UNO].health = 1;
 8001448:	4b3c      	ldr	r3, [pc, #240]	; (800153c <OBJ_init_arduinos+0x14c>)
 800144a:	2201      	movs	r2, #1
 800144c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
			arduino[UNO].show_time_ms = 5000;
 8001450:	4b3a      	ldr	r3, [pc, #232]	; (800153c <OBJ_init_arduinos+0x14c>)
 8001452:	f241 3288 	movw	r2, #5000	; 0x1388
 8001456:	875a      	strh	r2, [r3, #58]	; 0x3a
	// --- arduino MEGA ---

		// init graphic object

			// init image
			arduino[MEGA].gfx_object.image.image_array = (uint16_t*) arduino_mega_img;
 8001458:	4b38      	ldr	r3, [pc, #224]	; (800153c <OBJ_init_arduinos+0x14c>)
 800145a:	4a3c      	ldr	r2, [pc, #240]	; (800154c <OBJ_init_arduinos+0x15c>)
 800145c:	641a      	str	r2, [r3, #64]	; 0x40

			arduino[MEGA].gfx_object.image.size_x = 70;
 800145e:	4b37      	ldr	r3, [pc, #220]	; (800153c <OBJ_init_arduinos+0x14c>)
 8001460:	2246      	movs	r2, #70	; 0x46
 8001462:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
			arduino[MEGA].gfx_object.image.size_y = 34;
 8001466:	4b35      	ldr	r3, [pc, #212]	; (800153c <OBJ_init_arduinos+0x14c>)
 8001468:	2222      	movs	r2, #34	; 0x22
 800146a:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
			arduino[MEGA].gfx_object.image.size =  arduino[MEGA].gfx_object.image.size_x * arduino[MEGA].gfx_object.image.size_y;
 800146e:	4b33      	ldr	r3, [pc, #204]	; (800153c <OBJ_init_arduinos+0x14c>)
 8001470:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8001474:	461a      	mov	r2, r3
 8001476:	4b31      	ldr	r3, [pc, #196]	; (800153c <OBJ_init_arduinos+0x14c>)
 8001478:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800147c:	fb02 f303 	mul.w	r3, r2, r3
 8001480:	461a      	mov	r2, r3
 8001482:	4b2e      	ldr	r3, [pc, #184]	; (800153c <OBJ_init_arduinos+0x14c>)
 8001484:	649a      	str	r2, [r3, #72]	; 0x48

			// init the graphic object location
			GFX_init_location_restrictions(&arduino[MEGA].gfx_object, &canvas.above_ground );
 8001486:	492f      	ldr	r1, [pc, #188]	; (8001544 <OBJ_init_arduinos+0x154>)
 8001488:	4831      	ldr	r0, [pc, #196]	; (8001550 <OBJ_init_arduinos+0x160>)
 800148a:	f7ff fb3f 	bl	8000b0c <GFX_init_location_restrictions>
			GFX_init_gfx_object_center_location(&arduino[MEGA].gfx_object, canvas.above_ground.x_center, canvas.above_ground.y_center);
 800148e:	4b2e      	ldr	r3, [pc, #184]	; (8001548 <OBJ_init_arduinos+0x158>)
 8001490:	f9b3 3014 	ldrsh.w	r3, [r3, #20]
 8001494:	4a2c      	ldr	r2, [pc, #176]	; (8001548 <OBJ_init_arduinos+0x158>)
 8001496:	f9b2 2016 	ldrsh.w	r2, [r2, #22]
 800149a:	4619      	mov	r1, r3
 800149c:	482c      	ldr	r0, [pc, #176]	; (8001550 <OBJ_init_arduinos+0x160>)
 800149e:	f7ff fcb5 	bl	8000e0c <GFX_init_gfx_object_center_location>



			// set the initial object velocity
			GFX_set_gfx_object_velocity(&arduino[MEGA].gfx_object, 0, 0);
 80014a2:	2200      	movs	r2, #0
 80014a4:	2100      	movs	r1, #0
 80014a6:	482a      	ldr	r0, [pc, #168]	; (8001550 <OBJ_init_arduinos+0x160>)
 80014a8:	f7ff fccd 	bl	8000e46 <GFX_set_gfx_object_velocity>



		// init arduino specific parameters
			arduino[MEGA].points = 200;
 80014ac:	4b23      	ldr	r3, [pc, #140]	; (800153c <OBJ_init_arduinos+0x14c>)
 80014ae:	22c8      	movs	r2, #200	; 0xc8
 80014b0:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78
			arduino[MEGA].health = 1;
 80014b4:	4b21      	ldr	r3, [pc, #132]	; (800153c <OBJ_init_arduinos+0x14c>)
 80014b6:	2201      	movs	r2, #1
 80014b8:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c
			arduino[MEGA].show_time_ms = 5000;
 80014bc:	4b1f      	ldr	r3, [pc, #124]	; (800153c <OBJ_init_arduinos+0x14c>)
 80014be:	f241 3288 	movw	r2, #5000	; 0x1388
 80014c2:	f8a3 207a 	strh.w	r2, [r3, #122]	; 0x7a
	// --- arduino NANO ---

		// init graphic object

			// init image
			arduino[NANO].gfx_object.image.image_array = (uint16_t*) arduino_nano_img;
 80014c6:	4b1d      	ldr	r3, [pc, #116]	; (800153c <OBJ_init_arduinos+0x14c>)
 80014c8:	4a22      	ldr	r2, [pc, #136]	; (8001554 <OBJ_init_arduinos+0x164>)
 80014ca:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

			arduino[NANO].gfx_object.image.size_x = 70;
 80014ce:	4b1b      	ldr	r3, [pc, #108]	; (800153c <OBJ_init_arduinos+0x14c>)
 80014d0:	2246      	movs	r2, #70	; 0x46
 80014d2:	f8a3 2084 	strh.w	r2, [r3, #132]	; 0x84
			arduino[NANO].gfx_object.image.size_y = 28;
 80014d6:	4b19      	ldr	r3, [pc, #100]	; (800153c <OBJ_init_arduinos+0x14c>)
 80014d8:	221c      	movs	r2, #28
 80014da:	f8a3 2086 	strh.w	r2, [r3, #134]	; 0x86
			arduino[NANO].gfx_object.image.size =  arduino[NANO].gfx_object.image.size_x * arduino[NANO].gfx_object.image.size_y;
 80014de:	4b17      	ldr	r3, [pc, #92]	; (800153c <OBJ_init_arduinos+0x14c>)
 80014e0:	f8b3 3084 	ldrh.w	r3, [r3, #132]	; 0x84
 80014e4:	461a      	mov	r2, r3
 80014e6:	4b15      	ldr	r3, [pc, #84]	; (800153c <OBJ_init_arduinos+0x14c>)
 80014e8:	f8b3 3086 	ldrh.w	r3, [r3, #134]	; 0x86
 80014ec:	fb02 f303 	mul.w	r3, r2, r3
 80014f0:	461a      	mov	r2, r3
 80014f2:	4b12      	ldr	r3, [pc, #72]	; (800153c <OBJ_init_arduinos+0x14c>)
 80014f4:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

			// init the graphic object location
			GFX_init_location_restrictions (&arduino[NANO].gfx_object, &canvas.above_ground );
 80014f8:	4912      	ldr	r1, [pc, #72]	; (8001544 <OBJ_init_arduinos+0x154>)
 80014fa:	4817      	ldr	r0, [pc, #92]	; (8001558 <OBJ_init_arduinos+0x168>)
 80014fc:	f7ff fb06 	bl	8000b0c <GFX_init_location_restrictions>
			GFX_init_gfx_object_center_location(&arduino[NANO].gfx_object, canvas.above_ground.x_center, canvas.above_ground.y_center);
 8001500:	4b11      	ldr	r3, [pc, #68]	; (8001548 <OBJ_init_arduinos+0x158>)
 8001502:	f9b3 3014 	ldrsh.w	r3, [r3, #20]
 8001506:	4a10      	ldr	r2, [pc, #64]	; (8001548 <OBJ_init_arduinos+0x158>)
 8001508:	f9b2 2016 	ldrsh.w	r2, [r2, #22]
 800150c:	4619      	mov	r1, r3
 800150e:	4812      	ldr	r0, [pc, #72]	; (8001558 <OBJ_init_arduinos+0x168>)
 8001510:	f7ff fc7c 	bl	8000e0c <GFX_init_gfx_object_center_location>



			// set the initial object velocity
			GFX_set_gfx_object_velocity(&arduino[NANO].gfx_object, 0, 0);
 8001514:	2200      	movs	r2, #0
 8001516:	2100      	movs	r1, #0
 8001518:	480f      	ldr	r0, [pc, #60]	; (8001558 <OBJ_init_arduinos+0x168>)
 800151a:	f7ff fc94 	bl	8000e46 <GFX_set_gfx_object_velocity>



		// init arduino specific parameters
			arduino[NANO].points = 50;
 800151e:	4b07      	ldr	r3, [pc, #28]	; (800153c <OBJ_init_arduinos+0x14c>)
 8001520:	2232      	movs	r2, #50	; 0x32
 8001522:	f883 20b8 	strb.w	r2, [r3, #184]	; 0xb8
			arduino[NANO].health = 1;
 8001526:	4b05      	ldr	r3, [pc, #20]	; (800153c <OBJ_init_arduinos+0x14c>)
 8001528:	2201      	movs	r2, #1
 800152a:	f883 20bc 	strb.w	r2, [r3, #188]	; 0xbc
			arduino[NANO].show_time_ms = 5000;
 800152e:	4b03      	ldr	r3, [pc, #12]	; (800153c <OBJ_init_arduinos+0x14c>)
 8001530:	f241 3288 	movw	r2, #5000	; 0x1388
 8001534:	f8a3 20ba 	strh.w	r2, [r3, #186]	; 0xba

}
 8001538:	bf00      	nop
 800153a:	bd80      	pop	{r7, pc}
 800153c:	200002b8 	.word	0x200002b8
 8001540:	08057ec8 	.word	0x08057ec8
 8001544:	20000100 	.word	0x20000100
 8001548:	200000f4 	.word	0x200000f4
 800154c:	08055ce0 	.word	0x08055ce0
 8001550:	200002f8 	.word	0x200002f8
 8001554:	08056f78 	.word	0x08056f78
 8001558:	20000338 	.word	0x20000338

0800155c <OBJ_init_crosshair>:



// object "constructor"
void OBJ_init_crosshair(void)
{
 800155c:	b580      	push	{r7, lr}
 800155e:	af00      	add	r7, sp, #0
	// init graphic object

		// init image
		crosshair.gfx_object.image.image_array = (uint16_t*) crosshair_img;
 8001560:	4b15      	ldr	r3, [pc, #84]	; (80015b8 <OBJ_init_crosshair+0x5c>)
 8001562:	4a16      	ldr	r2, [pc, #88]	; (80015bc <OBJ_init_crosshair+0x60>)
 8001564:	601a      	str	r2, [r3, #0]

		crosshair.gfx_object.image.size_x = 45;
 8001566:	4b14      	ldr	r3, [pc, #80]	; (80015b8 <OBJ_init_crosshair+0x5c>)
 8001568:	222d      	movs	r2, #45	; 0x2d
 800156a:	809a      	strh	r2, [r3, #4]
		crosshair.gfx_object.image.size_y = 45;
 800156c:	4b12      	ldr	r3, [pc, #72]	; (80015b8 <OBJ_init_crosshair+0x5c>)
 800156e:	222d      	movs	r2, #45	; 0x2d
 8001570:	80da      	strh	r2, [r3, #6]
		crosshair.gfx_object.image.size = crosshair.gfx_object.image.size_x * crosshair.gfx_object.image.size_y;
 8001572:	4b11      	ldr	r3, [pc, #68]	; (80015b8 <OBJ_init_crosshair+0x5c>)
 8001574:	889b      	ldrh	r3, [r3, #4]
 8001576:	461a      	mov	r2, r3
 8001578:	4b0f      	ldr	r3, [pc, #60]	; (80015b8 <OBJ_init_crosshair+0x5c>)
 800157a:	88db      	ldrh	r3, [r3, #6]
 800157c:	fb02 f303 	mul.w	r3, r2, r3
 8001580:	461a      	mov	r2, r3
 8001582:	4b0d      	ldr	r3, [pc, #52]	; (80015b8 <OBJ_init_crosshair+0x5c>)
 8001584:	609a      	str	r2, [r3, #8]

		// init the graphic object location
		GFX_init_location_restrictions (&crosshair.gfx_object, &canvas.above_ground );
 8001586:	490e      	ldr	r1, [pc, #56]	; (80015c0 <OBJ_init_crosshair+0x64>)
 8001588:	480b      	ldr	r0, [pc, #44]	; (80015b8 <OBJ_init_crosshair+0x5c>)
 800158a:	f7ff fabf 	bl	8000b0c <GFX_init_location_restrictions>
		GFX_init_gfx_object_center_location(&crosshair.gfx_object, canvas.above_ground.x_center, canvas.above_ground.y_center);
 800158e:	4b0d      	ldr	r3, [pc, #52]	; (80015c4 <OBJ_init_crosshair+0x68>)
 8001590:	f9b3 3014 	ldrsh.w	r3, [r3, #20]
 8001594:	4a0b      	ldr	r2, [pc, #44]	; (80015c4 <OBJ_init_crosshair+0x68>)
 8001596:	f9b2 2016 	ldrsh.w	r2, [r2, #22]
 800159a:	4619      	mov	r1, r3
 800159c:	4806      	ldr	r0, [pc, #24]	; (80015b8 <OBJ_init_crosshair+0x5c>)
 800159e:	f7ff fc35 	bl	8000e0c <GFX_init_gfx_object_center_location>

		// set the initial object velocity
		GFX_set_gfx_object_velocity(&crosshair.gfx_object, 0, 0);
 80015a2:	2200      	movs	r2, #0
 80015a4:	2100      	movs	r1, #0
 80015a6:	4804      	ldr	r0, [pc, #16]	; (80015b8 <OBJ_init_crosshair+0x5c>)
 80015a8:	f7ff fc4d 	bl	8000e46 <GFX_set_gfx_object_velocity>


	// init crosshair specific parameters
		crosshair.distance_to_target_center = 320;	// todo
 80015ac:	4b02      	ldr	r3, [pc, #8]	; (80015b8 <OBJ_init_crosshair+0x5c>)
 80015ae:	f44f 72a0 	mov.w	r2, #320	; 0x140
 80015b2:	871a      	strh	r2, [r3, #56]	; 0x38

}
 80015b4:	bf00      	nop
 80015b6:	bd80      	pop	{r7, pc}
 80015b8:	20000378 	.word	0x20000378
 80015bc:	08059278 	.word	0x08059278
 80015c0:	20000100 	.word	0x20000100
 80015c4:	200000f4 	.word	0x200000f4

080015c8 <OBJ_init_score_box_title>:


// ------- Score text --------

void OBJ_init_score_box_title(void)
{
 80015c8:	b480      	push	{r7}
 80015ca:	af00      	add	r7, sp, #0
	static char str[]= "SCORE";

	score_box_title.text = str;
 80015cc:	4b0b      	ldr	r3, [pc, #44]	; (80015fc <OBJ_init_score_box_title+0x34>)
 80015ce:	4a0c      	ldr	r2, [pc, #48]	; (8001600 <OBJ_init_score_box_title+0x38>)
 80015d0:	601a      	str	r2, [r3, #0]

	score_box_title.x_min = 243;
 80015d2:	4b0a      	ldr	r3, [pc, #40]	; (80015fc <OBJ_init_score_box_title+0x34>)
 80015d4:	22f3      	movs	r2, #243	; 0xf3
 80015d6:	809a      	strh	r2, [r3, #4]
	score_box_title.y_min = 205;
 80015d8:	4b08      	ldr	r3, [pc, #32]	; (80015fc <OBJ_init_score_box_title+0x34>)
 80015da:	22cd      	movs	r2, #205	; 0xcd
 80015dc:	80da      	strh	r2, [r3, #6]

	score_box_title.fore_color = C_WHITE;
 80015de:	4b07      	ldr	r3, [pc, #28]	; (80015fc <OBJ_init_score_box_title+0x34>)
 80015e0:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80015e4:	60da      	str	r2, [r3, #12]
	score_box_title.back_color = C_BLACK;
 80015e6:	4b05      	ldr	r3, [pc, #20]	; (80015fc <OBJ_init_score_box_title+0x34>)
 80015e8:	2200      	movs	r2, #0
 80015ea:	611a      	str	r2, [r3, #16]

	score_box_title.font = (UG_FONT*) &FONT_7X12;
 80015ec:	4b03      	ldr	r3, [pc, #12]	; (80015fc <OBJ_init_score_box_title+0x34>)
 80015ee:	4a05      	ldr	r2, [pc, #20]	; (8001604 <OBJ_init_score_box_title+0x3c>)
 80015f0:	609a      	str	r2, [r3, #8]
}
 80015f2:	bf00      	nop
 80015f4:	46bd      	mov	sp, r7
 80015f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015fa:	4770      	bx	lr
 80015fc:	200003b4 	.word	0x200003b4
 8001600:	20000000 	.word	0x20000000
 8001604:	0807f098 	.word	0x0807f098

08001608 <OBJ_set_score_text_value>:



void OBJ_set_score_text_value(uint16_t score)
{
 8001608:	b580      	push	{r7, lr}
 800160a:	b082      	sub	sp, #8
 800160c:	af00      	add	r7, sp, #0
 800160e:	4603      	mov	r3, r0
 8001610:	80fb      	strh	r3, [r7, #6]
	static char str[6];

	sprintf(str, "%5d", score);
 8001612:	88fb      	ldrh	r3, [r7, #6]
 8001614:	461a      	mov	r2, r3
 8001616:	4905      	ldr	r1, [pc, #20]	; (800162c <OBJ_set_score_text_value+0x24>)
 8001618:	4805      	ldr	r0, [pc, #20]	; (8001630 <OBJ_set_score_text_value+0x28>)
 800161a:	f008 faad 	bl	8009b78 <siprintf>
	score_text.text = str;
 800161e:	4b05      	ldr	r3, [pc, #20]	; (8001634 <OBJ_set_score_text_value+0x2c>)
 8001620:	4a03      	ldr	r2, [pc, #12]	; (8001630 <OBJ_set_score_text_value+0x28>)
 8001622:	601a      	str	r2, [r3, #0]

}
 8001624:	bf00      	nop
 8001626:	3708      	adds	r7, #8
 8001628:	46bd      	mov	sp, r7
 800162a:	bd80      	pop	{r7, pc}
 800162c:	0800aca0 	.word	0x0800aca0
 8001630:	200003f0 	.word	0x200003f0
 8001634:	200003c8 	.word	0x200003c8

08001638 <OBJ_init_score_text>:


void OBJ_init_score_text(void)
{
 8001638:	b580      	push	{r7, lr}
 800163a:	af00      	add	r7, sp, #0
	OBJ_set_score_text_value(1150);
 800163c:	f240 407e 	movw	r0, #1150	; 0x47e
 8001640:	f7ff ffe2 	bl	8001608 <OBJ_set_score_text_value>

	score_text.x_min = 242;
 8001644:	4b08      	ldr	r3, [pc, #32]	; (8001668 <OBJ_init_score_text+0x30>)
 8001646:	22f2      	movs	r2, #242	; 0xf2
 8001648:	809a      	strh	r2, [r3, #4]
	score_text.y_min = 219;
 800164a:	4b07      	ldr	r3, [pc, #28]	; (8001668 <OBJ_init_score_text+0x30>)
 800164c:	22db      	movs	r2, #219	; 0xdb
 800164e:	80da      	strh	r2, [r3, #6]

	score_text.fore_color = C_WHITE;
 8001650:	4b05      	ldr	r3, [pc, #20]	; (8001668 <OBJ_init_score_text+0x30>)
 8001652:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001656:	60da      	str	r2, [r3, #12]
	score_text.back_color = C_BLACK;
 8001658:	4b03      	ldr	r3, [pc, #12]	; (8001668 <OBJ_init_score_text+0x30>)
 800165a:	2200      	movs	r2, #0
 800165c:	611a      	str	r2, [r3, #16]

	score_text.font = (UG_FONT*) &FONT_8X8;
 800165e:	4b02      	ldr	r3, [pc, #8]	; (8001668 <OBJ_init_score_text+0x30>)
 8001660:	4a02      	ldr	r2, [pc, #8]	; (800166c <OBJ_init_score_text+0x34>)
 8001662:	609a      	str	r2, [r3, #8]
}
 8001664:	bf00      	nop
 8001666:	bd80      	pop	{r7, pc}
 8001668:	200003c8 	.word	0x200003c8
 800166c:	0807f0b4 	.word	0x0807f0b4

08001670 <OBJ_init_time_box_title>:

// ---- Time box text ------


void OBJ_init_time_box_title(void)
{
 8001670:	b480      	push	{r7}
 8001672:	af00      	add	r7, sp, #0
	static char str[]= "TIME";

	time_box_title.text = str;
 8001674:	4b0c      	ldr	r3, [pc, #48]	; (80016a8 <OBJ_init_time_box_title+0x38>)
 8001676:	4a0d      	ldr	r2, [pc, #52]	; (80016ac <OBJ_init_time_box_title+0x3c>)
 8001678:	601a      	str	r2, [r3, #0]

	time_box_title.x_min = 57;
 800167a:	4b0b      	ldr	r3, [pc, #44]	; (80016a8 <OBJ_init_time_box_title+0x38>)
 800167c:	2239      	movs	r2, #57	; 0x39
 800167e:	809a      	strh	r2, [r3, #4]
	time_box_title.y_min = score_box_title.y_min;
 8001680:	4b0b      	ldr	r3, [pc, #44]	; (80016b0 <OBJ_init_time_box_title+0x40>)
 8001682:	f9b3 2006 	ldrsh.w	r2, [r3, #6]
 8001686:	4b08      	ldr	r3, [pc, #32]	; (80016a8 <OBJ_init_time_box_title+0x38>)
 8001688:	80da      	strh	r2, [r3, #6]

	time_box_title.fore_color = C_WHITE;
 800168a:	4b07      	ldr	r3, [pc, #28]	; (80016a8 <OBJ_init_time_box_title+0x38>)
 800168c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001690:	60da      	str	r2, [r3, #12]
	time_box_title.back_color = C_BLACK;
 8001692:	4b05      	ldr	r3, [pc, #20]	; (80016a8 <OBJ_init_time_box_title+0x38>)
 8001694:	2200      	movs	r2, #0
 8001696:	611a      	str	r2, [r3, #16]

	time_box_title.font = (UG_FONT*) &FONT_7X12;
 8001698:	4b03      	ldr	r3, [pc, #12]	; (80016a8 <OBJ_init_time_box_title+0x38>)
 800169a:	4a06      	ldr	r2, [pc, #24]	; (80016b4 <OBJ_init_time_box_title+0x44>)
 800169c:	609a      	str	r2, [r3, #8]
}
 800169e:	bf00      	nop
 80016a0:	46bd      	mov	sp, r7
 80016a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016a6:	4770      	bx	lr
 80016a8:	200003dc 	.word	0x200003dc
 80016ac:	20000008 	.word	0x20000008
 80016b0:	200003b4 	.word	0x200003b4
 80016b4:	0807f098 	.word	0x0807f098

080016b8 <OBJ_init_timeout_bar>:

// ---- Timeout progress bar ------


void OBJ_init_timeout_bar(void)
{
 80016b8:	b480      	push	{r7}
 80016ba:	af00      	add	r7, sp, #0
	timeout_bar.value_percent = 100;
 80016bc:	4b1b      	ldr	r3, [pc, #108]	; (800172c <OBJ_init_timeout_bar+0x74>)
 80016be:	2264      	movs	r2, #100	; 0x64
 80016c0:	701a      	strb	r2, [r3, #0]
	timeout_bar.full_length_px = 137;
 80016c2:	4b1a      	ldr	r3, [pc, #104]	; (800172c <OBJ_init_timeout_bar+0x74>)
 80016c4:	2289      	movs	r2, #137	; 0x89
 80016c6:	705a      	strb	r2, [r3, #1]


	timeout_bar.bar.x_min = 54;
 80016c8:	4b18      	ldr	r3, [pc, #96]	; (800172c <OBJ_init_timeout_bar+0x74>)
 80016ca:	2236      	movs	r2, #54	; 0x36
 80016cc:	809a      	strh	r2, [r3, #4]
	timeout_bar.bar.y_min = 217;
 80016ce:	4b17      	ldr	r3, [pc, #92]	; (800172c <OBJ_init_timeout_bar+0x74>)
 80016d0:	22d9      	movs	r2, #217	; 0xd9
 80016d2:	80da      	strh	r2, [r3, #6]

	timeout_bar.bar.length = timeout_bar.full_length_px;
 80016d4:	4b15      	ldr	r3, [pc, #84]	; (800172c <OBJ_init_timeout_bar+0x74>)
 80016d6:	785a      	ldrb	r2, [r3, #1]
 80016d8:	4b14      	ldr	r3, [pc, #80]	; (800172c <OBJ_init_timeout_bar+0x74>)
 80016da:	731a      	strb	r2, [r3, #12]
	timeout_bar.bar.height = 10;
 80016dc:	4b13      	ldr	r3, [pc, #76]	; (800172c <OBJ_init_timeout_bar+0x74>)
 80016de:	220a      	movs	r2, #10
 80016e0:	735a      	strb	r2, [r3, #13]

	timeout_bar.bar.x_max = timeout_bar.bar.x_min + timeout_bar.bar.length;
 80016e2:	4b12      	ldr	r3, [pc, #72]	; (800172c <OBJ_init_timeout_bar+0x74>)
 80016e4:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 80016e8:	b29a      	uxth	r2, r3
 80016ea:	4b10      	ldr	r3, [pc, #64]	; (800172c <OBJ_init_timeout_bar+0x74>)
 80016ec:	7b1b      	ldrb	r3, [r3, #12]
 80016ee:	b29b      	uxth	r3, r3
 80016f0:	4413      	add	r3, r2
 80016f2:	b29b      	uxth	r3, r3
 80016f4:	b21a      	sxth	r2, r3
 80016f6:	4b0d      	ldr	r3, [pc, #52]	; (800172c <OBJ_init_timeout_bar+0x74>)
 80016f8:	811a      	strh	r2, [r3, #8]
	timeout_bar.bar.y_max = timeout_bar.bar.y_min + timeout_bar.bar.height;
 80016fa:	4b0c      	ldr	r3, [pc, #48]	; (800172c <OBJ_init_timeout_bar+0x74>)
 80016fc:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 8001700:	b29a      	uxth	r2, r3
 8001702:	4b0a      	ldr	r3, [pc, #40]	; (800172c <OBJ_init_timeout_bar+0x74>)
 8001704:	7b5b      	ldrb	r3, [r3, #13]
 8001706:	b29b      	uxth	r3, r3
 8001708:	4413      	add	r3, r2
 800170a:	b29b      	uxth	r3, r3
 800170c:	b21a      	sxth	r2, r3
 800170e:	4b07      	ldr	r3, [pc, #28]	; (800172c <OBJ_init_timeout_bar+0x74>)
 8001710:	815a      	strh	r2, [r3, #10]

	timeout_bar.bar.color = C_RED;
 8001712:	4b06      	ldr	r3, [pc, #24]	; (800172c <OBJ_init_timeout_bar+0x74>)
 8001714:	f44f 4278 	mov.w	r2, #63488	; 0xf800
 8001718:	611a      	str	r2, [r3, #16]

	timeout_bar.background_color = C_BLACK;
 800171a:	4b04      	ldr	r3, [pc, #16]	; (800172c <OBJ_init_timeout_bar+0x74>)
 800171c:	2200      	movs	r2, #0
 800171e:	615a      	str	r2, [r3, #20]

}
 8001720:	bf00      	nop
 8001722:	46bd      	mov	sp, r7
 8001724:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001728:	4770      	bx	lr
 800172a:	bf00      	nop
 800172c:	200002a0 	.word	0x200002a0

08001730 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001730:	b480      	push	{r7}
 8001732:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001734:	4b04      	ldr	r3, [pc, #16]	; (8001748 <__NVIC_GetPriorityGrouping+0x18>)
 8001736:	68db      	ldr	r3, [r3, #12]
 8001738:	0a1b      	lsrs	r3, r3, #8
 800173a:	f003 0307 	and.w	r3, r3, #7
}
 800173e:	4618      	mov	r0, r3
 8001740:	46bd      	mov	sp, r7
 8001742:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001746:	4770      	bx	lr
 8001748:	e000ed00 	.word	0xe000ed00

0800174c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800174c:	b480      	push	{r7}
 800174e:	b083      	sub	sp, #12
 8001750:	af00      	add	r7, sp, #0
 8001752:	4603      	mov	r3, r0
 8001754:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001756:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800175a:	2b00      	cmp	r3, #0
 800175c:	db0b      	blt.n	8001776 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800175e:	79fb      	ldrb	r3, [r7, #7]
 8001760:	f003 021f 	and.w	r2, r3, #31
 8001764:	4907      	ldr	r1, [pc, #28]	; (8001784 <__NVIC_EnableIRQ+0x38>)
 8001766:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800176a:	095b      	lsrs	r3, r3, #5
 800176c:	2001      	movs	r0, #1
 800176e:	fa00 f202 	lsl.w	r2, r0, r2
 8001772:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001776:	bf00      	nop
 8001778:	370c      	adds	r7, #12
 800177a:	46bd      	mov	sp, r7
 800177c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001780:	4770      	bx	lr
 8001782:	bf00      	nop
 8001784:	e000e100 	.word	0xe000e100

08001788 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001788:	b480      	push	{r7}
 800178a:	b083      	sub	sp, #12
 800178c:	af00      	add	r7, sp, #0
 800178e:	4603      	mov	r3, r0
 8001790:	6039      	str	r1, [r7, #0]
 8001792:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001794:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001798:	2b00      	cmp	r3, #0
 800179a:	db0a      	blt.n	80017b2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800179c:	683b      	ldr	r3, [r7, #0]
 800179e:	b2da      	uxtb	r2, r3
 80017a0:	490c      	ldr	r1, [pc, #48]	; (80017d4 <__NVIC_SetPriority+0x4c>)
 80017a2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017a6:	0112      	lsls	r2, r2, #4
 80017a8:	b2d2      	uxtb	r2, r2
 80017aa:	440b      	add	r3, r1
 80017ac:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80017b0:	e00a      	b.n	80017c8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80017b2:	683b      	ldr	r3, [r7, #0]
 80017b4:	b2da      	uxtb	r2, r3
 80017b6:	4908      	ldr	r1, [pc, #32]	; (80017d8 <__NVIC_SetPriority+0x50>)
 80017b8:	79fb      	ldrb	r3, [r7, #7]
 80017ba:	f003 030f 	and.w	r3, r3, #15
 80017be:	3b04      	subs	r3, #4
 80017c0:	0112      	lsls	r2, r2, #4
 80017c2:	b2d2      	uxtb	r2, r2
 80017c4:	440b      	add	r3, r1
 80017c6:	761a      	strb	r2, [r3, #24]
}
 80017c8:	bf00      	nop
 80017ca:	370c      	adds	r7, #12
 80017cc:	46bd      	mov	sp, r7
 80017ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017d2:	4770      	bx	lr
 80017d4:	e000e100 	.word	0xe000e100
 80017d8:	e000ed00 	.word	0xe000ed00

080017dc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80017dc:	b480      	push	{r7}
 80017de:	b089      	sub	sp, #36	; 0x24
 80017e0:	af00      	add	r7, sp, #0
 80017e2:	60f8      	str	r0, [r7, #12]
 80017e4:	60b9      	str	r1, [r7, #8]
 80017e6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80017e8:	68fb      	ldr	r3, [r7, #12]
 80017ea:	f003 0307 	and.w	r3, r3, #7
 80017ee:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80017f0:	69fb      	ldr	r3, [r7, #28]
 80017f2:	f1c3 0307 	rsb	r3, r3, #7
 80017f6:	2b04      	cmp	r3, #4
 80017f8:	bf28      	it	cs
 80017fa:	2304      	movcs	r3, #4
 80017fc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80017fe:	69fb      	ldr	r3, [r7, #28]
 8001800:	3304      	adds	r3, #4
 8001802:	2b06      	cmp	r3, #6
 8001804:	d902      	bls.n	800180c <NVIC_EncodePriority+0x30>
 8001806:	69fb      	ldr	r3, [r7, #28]
 8001808:	3b03      	subs	r3, #3
 800180a:	e000      	b.n	800180e <NVIC_EncodePriority+0x32>
 800180c:	2300      	movs	r3, #0
 800180e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001810:	f04f 32ff 	mov.w	r2, #4294967295
 8001814:	69bb      	ldr	r3, [r7, #24]
 8001816:	fa02 f303 	lsl.w	r3, r2, r3
 800181a:	43da      	mvns	r2, r3
 800181c:	68bb      	ldr	r3, [r7, #8]
 800181e:	401a      	ands	r2, r3
 8001820:	697b      	ldr	r3, [r7, #20]
 8001822:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001824:	f04f 31ff 	mov.w	r1, #4294967295
 8001828:	697b      	ldr	r3, [r7, #20]
 800182a:	fa01 f303 	lsl.w	r3, r1, r3
 800182e:	43d9      	mvns	r1, r3
 8001830:	687b      	ldr	r3, [r7, #4]
 8001832:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001834:	4313      	orrs	r3, r2
         );
}
 8001836:	4618      	mov	r0, r3
 8001838:	3724      	adds	r7, #36	; 0x24
 800183a:	46bd      	mov	sp, r7
 800183c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001840:	4770      	bx	lr

08001842 <LL_TIM_DisableARRPreload>:
  * @rmtoll CR1          ARPE          LL_TIM_DisableARRPreload
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_DisableARRPreload(TIM_TypeDef *TIMx)
{
 8001842:	b480      	push	{r7}
 8001844:	b083      	sub	sp, #12
 8001846:	af00      	add	r7, sp, #0
 8001848:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->CR1, TIM_CR1_ARPE);
 800184a:	687b      	ldr	r3, [r7, #4]
 800184c:	681b      	ldr	r3, [r3, #0]
 800184e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8001852:	687b      	ldr	r3, [r7, #4]
 8001854:	601a      	str	r2, [r3, #0]
}
 8001856:	bf00      	nop
 8001858:	370c      	adds	r7, #12
 800185a:	46bd      	mov	sp, r7
 800185c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001860:	4770      	bx	lr
	...

08001864 <LL_TIM_OC_DisableFast>:
  *         @arg @ref LL_TIM_CHANNEL_CH5
  *         @arg @ref LL_TIM_CHANNEL_CH6
  * @retval None
  */
__STATIC_INLINE void LL_TIM_OC_DisableFast(TIM_TypeDef *TIMx, uint32_t Channel)
{
 8001864:	b480      	push	{r7}
 8001866:	b085      	sub	sp, #20
 8001868:	af00      	add	r7, sp, #0
 800186a:	6078      	str	r0, [r7, #4]
 800186c:	6039      	str	r1, [r7, #0]
  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 800186e:	683b      	ldr	r3, [r7, #0]
 8001870:	2b01      	cmp	r3, #1
 8001872:	d02e      	beq.n	80018d2 <LL_TIM_OC_DisableFast+0x6e>
 8001874:	683b      	ldr	r3, [r7, #0]
 8001876:	2b04      	cmp	r3, #4
 8001878:	d029      	beq.n	80018ce <LL_TIM_OC_DisableFast+0x6a>
 800187a:	683b      	ldr	r3, [r7, #0]
 800187c:	2b10      	cmp	r3, #16
 800187e:	d024      	beq.n	80018ca <LL_TIM_OC_DisableFast+0x66>
 8001880:	683b      	ldr	r3, [r7, #0]
 8001882:	2b40      	cmp	r3, #64	; 0x40
 8001884:	d01f      	beq.n	80018c6 <LL_TIM_OC_DisableFast+0x62>
 8001886:	683b      	ldr	r3, [r7, #0]
 8001888:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800188c:	d019      	beq.n	80018c2 <LL_TIM_OC_DisableFast+0x5e>
 800188e:	683b      	ldr	r3, [r7, #0]
 8001890:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001894:	d013      	beq.n	80018be <LL_TIM_OC_DisableFast+0x5a>
 8001896:	683b      	ldr	r3, [r7, #0]
 8001898:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800189c:	d00d      	beq.n	80018ba <LL_TIM_OC_DisableFast+0x56>
 800189e:	683b      	ldr	r3, [r7, #0]
 80018a0:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80018a4:	d007      	beq.n	80018b6 <LL_TIM_OC_DisableFast+0x52>
 80018a6:	683b      	ldr	r3, [r7, #0]
 80018a8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80018ac:	d101      	bne.n	80018b2 <LL_TIM_OC_DisableFast+0x4e>
 80018ae:	2308      	movs	r3, #8
 80018b0:	e010      	b.n	80018d4 <LL_TIM_OC_DisableFast+0x70>
 80018b2:	2309      	movs	r3, #9
 80018b4:	e00e      	b.n	80018d4 <LL_TIM_OC_DisableFast+0x70>
 80018b6:	2307      	movs	r3, #7
 80018b8:	e00c      	b.n	80018d4 <LL_TIM_OC_DisableFast+0x70>
 80018ba:	2306      	movs	r3, #6
 80018bc:	e00a      	b.n	80018d4 <LL_TIM_OC_DisableFast+0x70>
 80018be:	2305      	movs	r3, #5
 80018c0:	e008      	b.n	80018d4 <LL_TIM_OC_DisableFast+0x70>
 80018c2:	2304      	movs	r3, #4
 80018c4:	e006      	b.n	80018d4 <LL_TIM_OC_DisableFast+0x70>
 80018c6:	2303      	movs	r3, #3
 80018c8:	e004      	b.n	80018d4 <LL_TIM_OC_DisableFast+0x70>
 80018ca:	2302      	movs	r3, #2
 80018cc:	e002      	b.n	80018d4 <LL_TIM_OC_DisableFast+0x70>
 80018ce:	2301      	movs	r3, #1
 80018d0:	e000      	b.n	80018d4 <LL_TIM_OC_DisableFast+0x70>
 80018d2:	2300      	movs	r3, #0
 80018d4:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
 80018d6:	687b      	ldr	r3, [r7, #4]
 80018d8:	3318      	adds	r3, #24
 80018da:	4619      	mov	r1, r3
 80018dc:	7bfb      	ldrb	r3, [r7, #15]
 80018de:	4a0b      	ldr	r2, [pc, #44]	; (800190c <LL_TIM_OC_DisableFast+0xa8>)
 80018e0:	5cd3      	ldrb	r3, [r2, r3]
 80018e2:	440b      	add	r3, r1
 80018e4:	60bb      	str	r3, [r7, #8]
  CLEAR_BIT(*pReg, (TIM_CCMR1_OC1FE << SHIFT_TAB_OCxx[iChannel]));
 80018e6:	68bb      	ldr	r3, [r7, #8]
 80018e8:	681a      	ldr	r2, [r3, #0]
 80018ea:	7bfb      	ldrb	r3, [r7, #15]
 80018ec:	4908      	ldr	r1, [pc, #32]	; (8001910 <LL_TIM_OC_DisableFast+0xac>)
 80018ee:	5ccb      	ldrb	r3, [r1, r3]
 80018f0:	4619      	mov	r1, r3
 80018f2:	2304      	movs	r3, #4
 80018f4:	408b      	lsls	r3, r1
 80018f6:	43db      	mvns	r3, r3
 80018f8:	401a      	ands	r2, r3
 80018fa:	68bb      	ldr	r3, [r7, #8]
 80018fc:	601a      	str	r2, [r3, #0]

}
 80018fe:	bf00      	nop
 8001900:	3714      	adds	r7, #20
 8001902:	46bd      	mov	sp, r7
 8001904:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001908:	4770      	bx	lr
 800190a:	bf00      	nop
 800190c:	0806c838 	.word	0x0806c838
 8001910:	0806c844 	.word	0x0806c844

08001914 <LL_TIM_OC_EnablePreload>:
  *         @arg @ref LL_TIM_CHANNEL_CH5
  *         @arg @ref LL_TIM_CHANNEL_CH6
  * @retval None
  */
__STATIC_INLINE void LL_TIM_OC_EnablePreload(TIM_TypeDef *TIMx, uint32_t Channel)
{
 8001914:	b480      	push	{r7}
 8001916:	b085      	sub	sp, #20
 8001918:	af00      	add	r7, sp, #0
 800191a:	6078      	str	r0, [r7, #4]
 800191c:	6039      	str	r1, [r7, #0]
  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 800191e:	683b      	ldr	r3, [r7, #0]
 8001920:	2b01      	cmp	r3, #1
 8001922:	d02e      	beq.n	8001982 <LL_TIM_OC_EnablePreload+0x6e>
 8001924:	683b      	ldr	r3, [r7, #0]
 8001926:	2b04      	cmp	r3, #4
 8001928:	d029      	beq.n	800197e <LL_TIM_OC_EnablePreload+0x6a>
 800192a:	683b      	ldr	r3, [r7, #0]
 800192c:	2b10      	cmp	r3, #16
 800192e:	d024      	beq.n	800197a <LL_TIM_OC_EnablePreload+0x66>
 8001930:	683b      	ldr	r3, [r7, #0]
 8001932:	2b40      	cmp	r3, #64	; 0x40
 8001934:	d01f      	beq.n	8001976 <LL_TIM_OC_EnablePreload+0x62>
 8001936:	683b      	ldr	r3, [r7, #0]
 8001938:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800193c:	d019      	beq.n	8001972 <LL_TIM_OC_EnablePreload+0x5e>
 800193e:	683b      	ldr	r3, [r7, #0]
 8001940:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001944:	d013      	beq.n	800196e <LL_TIM_OC_EnablePreload+0x5a>
 8001946:	683b      	ldr	r3, [r7, #0]
 8001948:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800194c:	d00d      	beq.n	800196a <LL_TIM_OC_EnablePreload+0x56>
 800194e:	683b      	ldr	r3, [r7, #0]
 8001950:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8001954:	d007      	beq.n	8001966 <LL_TIM_OC_EnablePreload+0x52>
 8001956:	683b      	ldr	r3, [r7, #0]
 8001958:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800195c:	d101      	bne.n	8001962 <LL_TIM_OC_EnablePreload+0x4e>
 800195e:	2308      	movs	r3, #8
 8001960:	e010      	b.n	8001984 <LL_TIM_OC_EnablePreload+0x70>
 8001962:	2309      	movs	r3, #9
 8001964:	e00e      	b.n	8001984 <LL_TIM_OC_EnablePreload+0x70>
 8001966:	2307      	movs	r3, #7
 8001968:	e00c      	b.n	8001984 <LL_TIM_OC_EnablePreload+0x70>
 800196a:	2306      	movs	r3, #6
 800196c:	e00a      	b.n	8001984 <LL_TIM_OC_EnablePreload+0x70>
 800196e:	2305      	movs	r3, #5
 8001970:	e008      	b.n	8001984 <LL_TIM_OC_EnablePreload+0x70>
 8001972:	2304      	movs	r3, #4
 8001974:	e006      	b.n	8001984 <LL_TIM_OC_EnablePreload+0x70>
 8001976:	2303      	movs	r3, #3
 8001978:	e004      	b.n	8001984 <LL_TIM_OC_EnablePreload+0x70>
 800197a:	2302      	movs	r3, #2
 800197c:	e002      	b.n	8001984 <LL_TIM_OC_EnablePreload+0x70>
 800197e:	2301      	movs	r3, #1
 8001980:	e000      	b.n	8001984 <LL_TIM_OC_EnablePreload+0x70>
 8001982:	2300      	movs	r3, #0
 8001984:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	3318      	adds	r3, #24
 800198a:	4619      	mov	r1, r3
 800198c:	7bfb      	ldrb	r3, [r7, #15]
 800198e:	4a0a      	ldr	r2, [pc, #40]	; (80019b8 <LL_TIM_OC_EnablePreload+0xa4>)
 8001990:	5cd3      	ldrb	r3, [r2, r3]
 8001992:	440b      	add	r3, r1
 8001994:	60bb      	str	r3, [r7, #8]
  SET_BIT(*pReg, (TIM_CCMR1_OC1PE << SHIFT_TAB_OCxx[iChannel]));
 8001996:	68bb      	ldr	r3, [r7, #8]
 8001998:	681a      	ldr	r2, [r3, #0]
 800199a:	7bfb      	ldrb	r3, [r7, #15]
 800199c:	4907      	ldr	r1, [pc, #28]	; (80019bc <LL_TIM_OC_EnablePreload+0xa8>)
 800199e:	5ccb      	ldrb	r3, [r1, r3]
 80019a0:	4619      	mov	r1, r3
 80019a2:	2308      	movs	r3, #8
 80019a4:	408b      	lsls	r3, r1
 80019a6:	431a      	orrs	r2, r3
 80019a8:	68bb      	ldr	r3, [r7, #8]
 80019aa:	601a      	str	r2, [r3, #0]
}
 80019ac:	bf00      	nop
 80019ae:	3714      	adds	r7, #20
 80019b0:	46bd      	mov	sp, r7
 80019b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019b6:	4770      	bx	lr
 80019b8:	0806c838 	.word	0x0806c838
 80019bc:	0806c844 	.word	0x0806c844

080019c0 <LL_TIM_SetClockSource>:
  *         @arg @ref LL_TIM_CLOCKSOURCE_EXT_MODE1
  *         @arg @ref LL_TIM_CLOCKSOURCE_EXT_MODE2
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetClockSource(TIM_TypeDef *TIMx, uint32_t ClockSource)
{
 80019c0:	b480      	push	{r7}
 80019c2:	b083      	sub	sp, #12
 80019c4:	af00      	add	r7, sp, #0
 80019c6:	6078      	str	r0, [r7, #4]
 80019c8:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->SMCR, TIM_SMCR_SMS | TIM_SMCR_ECE, ClockSource);
 80019ca:	687b      	ldr	r3, [r7, #4]
 80019cc:	689b      	ldr	r3, [r3, #8]
 80019ce:	f423 33a0 	bic.w	r3, r3, #81920	; 0x14000
 80019d2:	f023 0307 	bic.w	r3, r3, #7
 80019d6:	683a      	ldr	r2, [r7, #0]
 80019d8:	431a      	orrs	r2, r3
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	609a      	str	r2, [r3, #8]
}
 80019de:	bf00      	nop
 80019e0:	370c      	adds	r7, #12
 80019e2:	46bd      	mov	sp, r7
 80019e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019e8:	4770      	bx	lr

080019ea <LL_TIM_SetTriggerOutput>:
  *         @arg @ref LL_TIM_TRGO_OC4REF
  *         @arg @ref LL_TIM_TRGO_ENCODERCLK
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetTriggerOutput(TIM_TypeDef *TIMx, uint32_t TimerSynchronization)
{
 80019ea:	b480      	push	{r7}
 80019ec:	b083      	sub	sp, #12
 80019ee:	af00      	add	r7, sp, #0
 80019f0:	6078      	str	r0, [r7, #4]
 80019f2:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	685b      	ldr	r3, [r3, #4]
 80019f8:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 80019fc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001a00:	683a      	ldr	r2, [r7, #0]
 8001a02:	431a      	orrs	r2, r3
 8001a04:	687b      	ldr	r3, [r7, #4]
 8001a06:	605a      	str	r2, [r3, #4]
}
 8001a08:	bf00      	nop
 8001a0a:	370c      	adds	r7, #12
 8001a0c:	46bd      	mov	sp, r7
 8001a0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a12:	4770      	bx	lr

08001a14 <LL_TIM_DisableMasterSlaveMode>:
  * @rmtoll SMCR         MSM           LL_TIM_DisableMasterSlaveMode
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_DisableMasterSlaveMode(TIM_TypeDef *TIMx)
{
 8001a14:	b480      	push	{r7}
 8001a16:	b083      	sub	sp, #12
 8001a18:	af00      	add	r7, sp, #0
 8001a1a:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->SMCR, TIM_SMCR_MSM);
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	689b      	ldr	r3, [r3, #8]
 8001a20:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8001a24:	687b      	ldr	r3, [r7, #4]
 8001a26:	609a      	str	r2, [r3, #8]
}
 8001a28:	bf00      	nop
 8001a2a:	370c      	adds	r7, #12
 8001a2c:	46bd      	mov	sp, r7
 8001a2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a32:	4770      	bx	lr

08001a34 <LL_USART_Enable>:
  * @rmtoll CR1          UE            LL_USART_Enable
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_Enable(USART_TypeDef *USARTx)
{
 8001a34:	b480      	push	{r7}
 8001a36:	b083      	sub	sp, #12
 8001a38:	af00      	add	r7, sp, #0
 8001a3a:	6078      	str	r0, [r7, #4]
  SET_BIT(USARTx->CR1, USART_CR1_UE);
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	681b      	ldr	r3, [r3, #0]
 8001a40:	f043 0201 	orr.w	r2, r3, #1
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	601a      	str	r2, [r3, #0]
}
 8001a48:	bf00      	nop
 8001a4a:	370c      	adds	r7, #12
 8001a4c:	46bd      	mov	sp, r7
 8001a4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a52:	4770      	bx	lr

08001a54 <LL_USART_DisableFIFO>:
  * @rmtoll CR1          FIFOEN        LL_USART_DisableFIFO
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_DisableFIFO(USART_TypeDef *USARTx)
{
 8001a54:	b480      	push	{r7}
 8001a56:	b083      	sub	sp, #12
 8001a58:	af00      	add	r7, sp, #0
 8001a5a:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(USARTx->CR1, USART_CR1_FIFOEN);
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	681b      	ldr	r3, [r3, #0]
 8001a60:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	601a      	str	r2, [r3, #0]
}
 8001a68:	bf00      	nop
 8001a6a:	370c      	adds	r7, #12
 8001a6c:	46bd      	mov	sp, r7
 8001a6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a72:	4770      	bx	lr

08001a74 <LL_USART_SetTXFIFOThreshold>:
  *         @arg @ref LL_USART_FIFOTHRESHOLD_7_8
  *         @arg @ref LL_USART_FIFOTHRESHOLD_8_8
  * @retval None
  */
__STATIC_INLINE void LL_USART_SetTXFIFOThreshold(USART_TypeDef *USARTx, uint32_t Threshold)
{
 8001a74:	b480      	push	{r7}
 8001a76:	b089      	sub	sp, #36	; 0x24
 8001a78:	af00      	add	r7, sp, #0
 8001a7a:	6078      	str	r0, [r7, #4]
 8001a7c:	6039      	str	r1, [r7, #0]
  ATOMIC_MODIFY_REG(USARTx->CR3, USART_CR3_TXFTCFG, Threshold << USART_CR3_TXFTCFG_Pos);
 8001a7e:	687b      	ldr	r3, [r7, #4]
 8001a80:	3308      	adds	r3, #8
 8001a82:	60fb      	str	r3, [r7, #12]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001a84:	68fb      	ldr	r3, [r7, #12]
 8001a86:	e853 3f00 	ldrex	r3, [r3]
 8001a8a:	60bb      	str	r3, [r7, #8]
   return(result);
 8001a8c:	68bb      	ldr	r3, [r7, #8]
 8001a8e:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 8001a92:	683b      	ldr	r3, [r7, #0]
 8001a94:	075b      	lsls	r3, r3, #29
 8001a96:	4313      	orrs	r3, r2
 8001a98:	61fb      	str	r3, [r7, #28]
 8001a9a:	687b      	ldr	r3, [r7, #4]
 8001a9c:	3308      	adds	r3, #8
 8001a9e:	69fa      	ldr	r2, [r7, #28]
 8001aa0:	61ba      	str	r2, [r7, #24]
 8001aa2:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001aa4:	6979      	ldr	r1, [r7, #20]
 8001aa6:	69ba      	ldr	r2, [r7, #24]
 8001aa8:	e841 2300 	strex	r3, r2, [r1]
 8001aac:	613b      	str	r3, [r7, #16]
   return(result);
 8001aae:	693b      	ldr	r3, [r7, #16]
 8001ab0:	2b00      	cmp	r3, #0
 8001ab2:	d1e4      	bne.n	8001a7e <LL_USART_SetTXFIFOThreshold+0xa>
}
 8001ab4:	bf00      	nop
 8001ab6:	bf00      	nop
 8001ab8:	3724      	adds	r7, #36	; 0x24
 8001aba:	46bd      	mov	sp, r7
 8001abc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ac0:	4770      	bx	lr

08001ac2 <LL_USART_SetRXFIFOThreshold>:
  *         @arg @ref LL_USART_FIFOTHRESHOLD_7_8
  *         @arg @ref LL_USART_FIFOTHRESHOLD_8_8
  * @retval None
  */
__STATIC_INLINE void LL_USART_SetRXFIFOThreshold(USART_TypeDef *USARTx, uint32_t Threshold)
{
 8001ac2:	b480      	push	{r7}
 8001ac4:	b089      	sub	sp, #36	; 0x24
 8001ac6:	af00      	add	r7, sp, #0
 8001ac8:	6078      	str	r0, [r7, #4]
 8001aca:	6039      	str	r1, [r7, #0]
  ATOMIC_MODIFY_REG(USARTx->CR3, USART_CR3_RXFTCFG, Threshold << USART_CR3_RXFTCFG_Pos);
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	3308      	adds	r3, #8
 8001ad0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001ad2:	68fb      	ldr	r3, [r7, #12]
 8001ad4:	e853 3f00 	ldrex	r3, [r3]
 8001ad8:	60bb      	str	r3, [r7, #8]
   return(result);
 8001ada:	68bb      	ldr	r3, [r7, #8]
 8001adc:	f023 6260 	bic.w	r2, r3, #234881024	; 0xe000000
 8001ae0:	683b      	ldr	r3, [r7, #0]
 8001ae2:	065b      	lsls	r3, r3, #25
 8001ae4:	4313      	orrs	r3, r2
 8001ae6:	61fb      	str	r3, [r7, #28]
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	3308      	adds	r3, #8
 8001aec:	69fa      	ldr	r2, [r7, #28]
 8001aee:	61ba      	str	r2, [r7, #24]
 8001af0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001af2:	6979      	ldr	r1, [r7, #20]
 8001af4:	69ba      	ldr	r2, [r7, #24]
 8001af6:	e841 2300 	strex	r3, r2, [r1]
 8001afa:	613b      	str	r3, [r7, #16]
   return(result);
 8001afc:	693b      	ldr	r3, [r7, #16]
 8001afe:	2b00      	cmp	r3, #0
 8001b00:	d1e4      	bne.n	8001acc <LL_USART_SetRXFIFOThreshold+0xa>
}
 8001b02:	bf00      	nop
 8001b04:	bf00      	nop
 8001b06:	3724      	adds	r7, #36	; 0x24
 8001b08:	46bd      	mov	sp, r7
 8001b0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b0e:	4770      	bx	lr

08001b10 <LL_USART_DisableOverrunDetect>:
  * @rmtoll CR3          OVRDIS        LL_USART_DisableOverrunDetect
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_DisableOverrunDetect(USART_TypeDef *USARTx)
{
 8001b10:	b480      	push	{r7}
 8001b12:	b083      	sub	sp, #12
 8001b14:	af00      	add	r7, sp, #0
 8001b16:	6078      	str	r0, [r7, #4]
  SET_BIT(USARTx->CR3, USART_CR3_OVRDIS);
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	689b      	ldr	r3, [r3, #8]
 8001b1c:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8001b20:	687b      	ldr	r3, [r7, #4]
 8001b22:	609a      	str	r2, [r3, #8]
}
 8001b24:	bf00      	nop
 8001b26:	370c      	adds	r7, #12
 8001b28:	46bd      	mov	sp, r7
 8001b2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b2e:	4770      	bx	lr

08001b30 <LL_USART_ConfigAsyncMode>:
  *         CR3          HDSEL         LL_USART_ConfigAsyncMode
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_ConfigAsyncMode(USART_TypeDef *USARTx)
{
 8001b30:	b480      	push	{r7}
 8001b32:	b083      	sub	sp, #12
 8001b34:	af00      	add	r7, sp, #0
 8001b36:	6078      	str	r0, [r7, #4]
  /* In Asynchronous mode, the following bits must be kept cleared:
  - LINEN, CLKEN bits in the USART_CR2 register,
  - SCEN, IREN and HDSEL bits in the USART_CR3 register.
  */
  CLEAR_BIT(USARTx->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	685b      	ldr	r3, [r3, #4]
 8001b3c:	f423 4290 	bic.w	r2, r3, #18432	; 0x4800
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(USARTx->CR3, (USART_CR3_SCEN | USART_CR3_IREN | USART_CR3_HDSEL));
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	689b      	ldr	r3, [r3, #8]
 8001b48:	f023 022a 	bic.w	r2, r3, #42	; 0x2a
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	609a      	str	r2, [r3, #8]
}
 8001b50:	bf00      	nop
 8001b52:	370c      	adds	r7, #12
 8001b54:	46bd      	mov	sp, r7
 8001b56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b5a:	4770      	bx	lr

08001b5c <LL_USART_IsActiveFlag_TEACK>:
  * @rmtoll ISR          TEACK         LL_USART_IsActiveFlag_TEACK
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_TEACK(USART_TypeDef *USARTx)
{
 8001b5c:	b480      	push	{r7}
 8001b5e:	b083      	sub	sp, #12
 8001b60:	af00      	add	r7, sp, #0
 8001b62:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->ISR, USART_ISR_TEACK) == (USART_ISR_TEACK)) ? 1UL : 0UL);
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	69db      	ldr	r3, [r3, #28]
 8001b68:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001b6c:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8001b70:	d101      	bne.n	8001b76 <LL_USART_IsActiveFlag_TEACK+0x1a>
 8001b72:	2301      	movs	r3, #1
 8001b74:	e000      	b.n	8001b78 <LL_USART_IsActiveFlag_TEACK+0x1c>
 8001b76:	2300      	movs	r3, #0
}
 8001b78:	4618      	mov	r0, r3
 8001b7a:	370c      	adds	r7, #12
 8001b7c:	46bd      	mov	sp, r7
 8001b7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b82:	4770      	bx	lr

08001b84 <LL_USART_IsActiveFlag_REACK>:
  * @rmtoll ISR          REACK         LL_USART_IsActiveFlag_REACK
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_REACK(USART_TypeDef *USARTx)
{
 8001b84:	b480      	push	{r7}
 8001b86:	b083      	sub	sp, #12
 8001b88:	af00      	add	r7, sp, #0
 8001b8a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->ISR, USART_ISR_REACK) == (USART_ISR_REACK)) ? 1UL : 0UL);
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	69db      	ldr	r3, [r3, #28]
 8001b90:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001b94:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001b98:	d101      	bne.n	8001b9e <LL_USART_IsActiveFlag_REACK+0x1a>
 8001b9a:	2301      	movs	r3, #1
 8001b9c:	e000      	b.n	8001ba0 <LL_USART_IsActiveFlag_REACK+0x1c>
 8001b9e:	2300      	movs	r3, #0
}
 8001ba0:	4618      	mov	r0, r3
 8001ba2:	370c      	adds	r7, #12
 8001ba4:	46bd      	mov	sp, r7
 8001ba6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001baa:	4770      	bx	lr

08001bac <LL_GPIO_ResetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 8001bac:	b480      	push	{r7}
 8001bae:	b083      	sub	sp, #12
 8001bb0:	af00      	add	r7, sp, #0
 8001bb2:	6078      	str	r0, [r7, #4]
 8001bb4:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BRR, PinMask);
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	683a      	ldr	r2, [r7, #0]
 8001bba:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001bbc:	bf00      	nop
 8001bbe:	370c      	adds	r7, #12
 8001bc0:	46bd      	mov	sp, r7
 8001bc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bc6:	4770      	bx	lr

08001bc8 <LL_AHB2_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_AHB2_GRP1_EnableClock(uint32_t Periphs)
{
 8001bc8:	b480      	push	{r7}
 8001bca:	b085      	sub	sp, #20
 8001bcc:	af00      	add	r7, sp, #0
 8001bce:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB2ENR, Periphs);
 8001bd0:	4b08      	ldr	r3, [pc, #32]	; (8001bf4 <LL_AHB2_GRP1_EnableClock+0x2c>)
 8001bd2:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001bd4:	4907      	ldr	r1, [pc, #28]	; (8001bf4 <LL_AHB2_GRP1_EnableClock+0x2c>)
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	4313      	orrs	r3, r2
 8001bda:	64cb      	str	r3, [r1, #76]	; 0x4c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8001bdc:	4b05      	ldr	r3, [pc, #20]	; (8001bf4 <LL_AHB2_GRP1_EnableClock+0x2c>)
 8001bde:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	4013      	ands	r3, r2
 8001be4:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001be6:	68fb      	ldr	r3, [r7, #12]
}
 8001be8:	bf00      	nop
 8001bea:	3714      	adds	r7, #20
 8001bec:	46bd      	mov	sp, r7
 8001bee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bf2:	4770      	bx	lr
 8001bf4:	40021000 	.word	0x40021000

08001bf8 <LL_APB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 8001bf8:	b480      	push	{r7}
 8001bfa:	b085      	sub	sp, #20
 8001bfc:	af00      	add	r7, sp, #0
 8001bfe:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR1, Periphs);
 8001c00:	4b08      	ldr	r3, [pc, #32]	; (8001c24 <LL_APB1_GRP1_EnableClock+0x2c>)
 8001c02:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8001c04:	4907      	ldr	r1, [pc, #28]	; (8001c24 <LL_APB1_GRP1_EnableClock+0x2c>)
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	4313      	orrs	r3, r2
 8001c0a:	658b      	str	r3, [r1, #88]	; 0x58
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 8001c0c:	4b05      	ldr	r3, [pc, #20]	; (8001c24 <LL_APB1_GRP1_EnableClock+0x2c>)
 8001c0e:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	4013      	ands	r3, r2
 8001c14:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001c16:	68fb      	ldr	r3, [r7, #12]
}
 8001c18:	bf00      	nop
 8001c1a:	3714      	adds	r7, #20
 8001c1c:	46bd      	mov	sp, r7
 8001c1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c22:	4770      	bx	lr
 8001c24:	40021000 	.word	0x40021000

08001c28 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001c28:	b580      	push	{r7, lr}
 8001c2a:	b082      	sub	sp, #8
 8001c2c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001c2e:	f001 f806 	bl	8002c3e <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001c32:	f000 f851 	bl	8001cd8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001c36:	f000 fb89 	bl	800234c <MX_GPIO_Init>
  MX_USART3_UART_Init();
 8001c3a:	f000 fa4d 	bl	80020d8 <MX_USART3_UART_Init>
  MX_TIM6_Init();
 8001c3e:	f000 fa11 	bl	8002064 <MX_TIM6_Init>
  MX_TIM4_Init();
 8001c42:	f000 f99f 	bl	8001f84 <MX_TIM4_Init>
  MX_FMC_Init();
 8001c46:	f000 fb19 	bl	800227c <MX_FMC_Init>
  MX_DMA_Init();
 8001c4a:	f000 faed 	bl	8002228 <MX_DMA_Init>
  MX_ADC4_Init();
 8001c4e:	f000 f88f 	bl	8001d70 <MX_ADC4_Init>
  MX_TIM1_Init();
 8001c52:	f000 f943 	bl	8001edc <MX_TIM1_Init>
  MX_SPI1_Init();
 8001c56:	f000 f903 	bl	8001e60 <MX_SPI1_Init>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

/////	INIT FUNCTIONS	 //////////////////////////////////
  LED_init();
 8001c5a:	f006 f8f3 	bl	8007e44 <LED_init>
  KBD_init();
 8001c5e:	f006 fc8b 	bl	8008578 <KBD_init>
  SCI_init();
 8001c62:	f006 fa81 	bl	8008168 <SCI_init>
  PSERV_init();
 8001c66:	f007 f8cd 	bl	8008e04 <PSERV_init>
  PSERV_enable(); 	//ZaĹžene periodic services (branje tipkovnice)
 8001c6a:	f007 f8db 	bl	8008e24 <PSERV_enable>
  LCD_Init(); 		//Vsebuje tudi init za backlight
 8001c6e:	f006 fd9c 	bl	80087aa <LCD_Init>
  LCD_uGUI_init();
 8001c72:	f006 fdd7 	bl	8008824 <LCD_uGUI_init>
  JOY_init(&hadc4, &htim1);
 8001c76:	4916      	ldr	r1, [pc, #88]	; (8001cd0 <main+0xa8>)
 8001c78:	4816      	ldr	r0, [pc, #88]	; (8001cd4 <main+0xac>)
 8001c7a:	f006 fbe3 	bl	8008444 <JOY_init>


  //Prvi znak zivljenja
  LCD_uGUI_demo_Misko3(); //To mi deli borut
 8001c7e:	f006 fdf3 	bl	8008868 <LCD_uGUI_demo_Misko3>

  for(int i = 0; i < 4; i++)
 8001c82:	2300      	movs	r3, #0
 8001c84:	607b      	str	r3, [r7, #4]
 8001c86:	e01a      	b.n	8001cbe <main+0x96>
  {
	  LEDs_on(0b10100101);
 8001c88:	20a5      	movs	r0, #165	; 0xa5
 8001c8a:	f006 f949 	bl	8007f20 <LEDs_on>
	  HAL_Delay(200);
 8001c8e:	20c8      	movs	r0, #200	; 0xc8
 8001c90:	f001 f846 	bl	8002d20 <HAL_Delay>
	  LEDs_off(LEDs_read());
 8001c94:	f006 f9c8 	bl	8008028 <LEDs_read>
 8001c98:	4603      	mov	r3, r0
 8001c9a:	4618      	mov	r0, r3
 8001c9c:	f006 f96e 	bl	8007f7c <LEDs_off>
	  LEDs_on(0b01011010);
 8001ca0:	205a      	movs	r0, #90	; 0x5a
 8001ca2:	f006 f93d 	bl	8007f20 <LEDs_on>
	  HAL_Delay(200);
 8001ca6:	20c8      	movs	r0, #200	; 0xc8
 8001ca8:	f001 f83a 	bl	8002d20 <HAL_Delay>
	  LEDs_off(LEDs_read());
 8001cac:	f006 f9bc 	bl	8008028 <LEDs_read>
 8001cb0:	4603      	mov	r3, r0
 8001cb2:	4618      	mov	r0, r3
 8001cb4:	f006 f962 	bl	8007f7c <LEDs_off>
  for(int i = 0; i < 4; i++)
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	3301      	adds	r3, #1
 8001cbc:	607b      	str	r3, [r7, #4]
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	2b03      	cmp	r3, #3
 8001cc2:	dde1      	ble.n	8001c88 <main+0x60>
  }

  LEDs_write(0);
 8001cc4:	2000      	movs	r0, #0
 8001cc6:	f006 f987 	bl	8007fd8 <LEDs_write>

	  //HAL_PWR_EnterSLEEPMode(PWR_MAINREGULATOR_ON, PWR_SLEEPENTRY_WFI); //pospravi qC v spanje
	  //LCD_TCH_demo();
	  //JOY_SCI_send_status();

	  Game();
 8001cca:	f7fe fcd5 	bl	8000678 <Game>
 8001cce:	e7fc      	b.n	8001cca <main+0xa2>
 8001cd0:	20000528 	.word	0x20000528
 8001cd4:	200003f8 	.word	0x200003f8

08001cd8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001cd8:	b580      	push	{r7, lr}
 8001cda:	b094      	sub	sp, #80	; 0x50
 8001cdc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001cde:	f107 0318 	add.w	r3, r7, #24
 8001ce2:	2238      	movs	r2, #56	; 0x38
 8001ce4:	2100      	movs	r1, #0
 8001ce6:	4618      	mov	r0, r3
 8001ce8:	f007 fd70 	bl	80097cc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001cec:	1d3b      	adds	r3, r7, #4
 8001cee:	2200      	movs	r2, #0
 8001cf0:	601a      	str	r2, [r3, #0]
 8001cf2:	605a      	str	r2, [r3, #4]
 8001cf4:	609a      	str	r2, [r3, #8]
 8001cf6:	60da      	str	r2, [r3, #12]
 8001cf8:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001cfa:	f44f 7000 	mov.w	r0, #512	; 0x200
 8001cfe:	f003 f855 	bl	8004dac <HAL_PWREx_ControlVoltageScaling>
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001d02:	2302      	movs	r3, #2
 8001d04:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001d06:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001d0a:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001d0c:	2340      	movs	r3, #64	; 0x40
 8001d0e:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001d10:	2302      	movs	r3, #2
 8001d12:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001d14:	2302      	movs	r3, #2
 8001d16:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 8001d18:	2304      	movs	r3, #4
 8001d1a:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 72;
 8001d1c:	2348      	movs	r3, #72	; 0x48
 8001d1e:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001d20:	2302      	movs	r3, #2
 8001d22:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8001d24:	2302      	movs	r3, #2
 8001d26:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8001d28:	2302      	movs	r3, #2
 8001d2a:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001d2c:	f107 0318 	add.w	r3, r7, #24
 8001d30:	4618      	mov	r0, r3
 8001d32:	f003 f8ef 	bl	8004f14 <HAL_RCC_OscConfig>
 8001d36:	4603      	mov	r3, r0
 8001d38:	2b00      	cmp	r3, #0
 8001d3a:	d001      	beq.n	8001d40 <SystemClock_Config+0x68>
  {
    Error_Handler();
 8001d3c:	f000 fc54 	bl	80025e8 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001d40:	230f      	movs	r3, #15
 8001d42:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001d44:	2303      	movs	r3, #3
 8001d46:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001d48:	2300      	movs	r3, #0
 8001d4a:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001d4c:	2300      	movs	r3, #0
 8001d4e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001d50:	2300      	movs	r3, #0
 8001d52:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8001d54:	1d3b      	adds	r3, r7, #4
 8001d56:	2104      	movs	r1, #4
 8001d58:	4618      	mov	r0, r3
 8001d5a:	f003 fbf3 	bl	8005544 <HAL_RCC_ClockConfig>
 8001d5e:	4603      	mov	r3, r0
 8001d60:	2b00      	cmp	r3, #0
 8001d62:	d001      	beq.n	8001d68 <SystemClock_Config+0x90>
  {
    Error_Handler();
 8001d64:	f000 fc40 	bl	80025e8 <Error_Handler>
  }
}
 8001d68:	bf00      	nop
 8001d6a:	3750      	adds	r7, #80	; 0x50
 8001d6c:	46bd      	mov	sp, r7
 8001d6e:	bd80      	pop	{r7, pc}

08001d70 <MX_ADC4_Init>:
  * @brief ADC4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC4_Init(void)
{
 8001d70:	b580      	push	{r7, lr}
 8001d72:	b088      	sub	sp, #32
 8001d74:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC4_Init 0 */

  /* USER CODE END ADC4_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001d76:	463b      	mov	r3, r7
 8001d78:	2220      	movs	r2, #32
 8001d7a:	2100      	movs	r1, #0
 8001d7c:	4618      	mov	r0, r3
 8001d7e:	f007 fd25 	bl	80097cc <memset>
  /* USER CODE BEGIN ADC4_Init 1 */

  /* USER CODE END ADC4_Init 1 */
  /** Common config
  */
  hadc4.Instance = ADC4;
 8001d82:	4b33      	ldr	r3, [pc, #204]	; (8001e50 <MX_ADC4_Init+0xe0>)
 8001d84:	4a33      	ldr	r2, [pc, #204]	; (8001e54 <MX_ADC4_Init+0xe4>)
 8001d86:	601a      	str	r2, [r3, #0]
  hadc4.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001d88:	4b31      	ldr	r3, [pc, #196]	; (8001e50 <MX_ADC4_Init+0xe0>)
 8001d8a:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8001d8e:	605a      	str	r2, [r3, #4]
  hadc4.Init.Resolution = ADC_RESOLUTION_12B;
 8001d90:	4b2f      	ldr	r3, [pc, #188]	; (8001e50 <MX_ADC4_Init+0xe0>)
 8001d92:	2200      	movs	r2, #0
 8001d94:	609a      	str	r2, [r3, #8]
  hadc4.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001d96:	4b2e      	ldr	r3, [pc, #184]	; (8001e50 <MX_ADC4_Init+0xe0>)
 8001d98:	2200      	movs	r2, #0
 8001d9a:	60da      	str	r2, [r3, #12]
  hadc4.Init.GainCompensation = 0;
 8001d9c:	4b2c      	ldr	r3, [pc, #176]	; (8001e50 <MX_ADC4_Init+0xe0>)
 8001d9e:	2200      	movs	r2, #0
 8001da0:	611a      	str	r2, [r3, #16]
  hadc4.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8001da2:	4b2b      	ldr	r3, [pc, #172]	; (8001e50 <MX_ADC4_Init+0xe0>)
 8001da4:	2201      	movs	r2, #1
 8001da6:	615a      	str	r2, [r3, #20]
  hadc4.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001da8:	4b29      	ldr	r3, [pc, #164]	; (8001e50 <MX_ADC4_Init+0xe0>)
 8001daa:	2204      	movs	r2, #4
 8001dac:	619a      	str	r2, [r3, #24]
  hadc4.Init.LowPowerAutoWait = DISABLE;
 8001dae:	4b28      	ldr	r3, [pc, #160]	; (8001e50 <MX_ADC4_Init+0xe0>)
 8001db0:	2200      	movs	r2, #0
 8001db2:	771a      	strb	r2, [r3, #28]
  hadc4.Init.ContinuousConvMode = DISABLE;
 8001db4:	4b26      	ldr	r3, [pc, #152]	; (8001e50 <MX_ADC4_Init+0xe0>)
 8001db6:	2200      	movs	r2, #0
 8001db8:	775a      	strb	r2, [r3, #29]
  hadc4.Init.NbrOfConversion = 2;
 8001dba:	4b25      	ldr	r3, [pc, #148]	; (8001e50 <MX_ADC4_Init+0xe0>)
 8001dbc:	2202      	movs	r2, #2
 8001dbe:	621a      	str	r2, [r3, #32]
  hadc4.Init.DiscontinuousConvMode = DISABLE;
 8001dc0:	4b23      	ldr	r3, [pc, #140]	; (8001e50 <MX_ADC4_Init+0xe0>)
 8001dc2:	2200      	movs	r2, #0
 8001dc4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hadc4.Init.ExternalTrigConv = ADC_EXTERNALTRIG_T1_TRGO;
 8001dc8:	4b21      	ldr	r3, [pc, #132]	; (8001e50 <MX_ADC4_Init+0xe0>)
 8001dca:	f44f 62a4 	mov.w	r2, #1312	; 0x520
 8001dce:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc4.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 8001dd0:	4b1f      	ldr	r3, [pc, #124]	; (8001e50 <MX_ADC4_Init+0xe0>)
 8001dd2:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001dd6:	631a      	str	r2, [r3, #48]	; 0x30
  hadc4.Init.DMAContinuousRequests = ENABLE;
 8001dd8:	4b1d      	ldr	r3, [pc, #116]	; (8001e50 <MX_ADC4_Init+0xe0>)
 8001dda:	2201      	movs	r2, #1
 8001ddc:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hadc4.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8001de0:	4b1b      	ldr	r3, [pc, #108]	; (8001e50 <MX_ADC4_Init+0xe0>)
 8001de2:	2200      	movs	r2, #0
 8001de4:	63da      	str	r2, [r3, #60]	; 0x3c
  hadc4.Init.OversamplingMode = DISABLE;
 8001de6:	4b1a      	ldr	r3, [pc, #104]	; (8001e50 <MX_ADC4_Init+0xe0>)
 8001de8:	2200      	movs	r2, #0
 8001dea:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  if (HAL_ADC_Init(&hadc4) != HAL_OK)
 8001dee:	4818      	ldr	r0, [pc, #96]	; (8001e50 <MX_ADC4_Init+0xe0>)
 8001df0:	f001 fa00 	bl	80031f4 <HAL_ADC_Init>
 8001df4:	4603      	mov	r3, r0
 8001df6:	2b00      	cmp	r3, #0
 8001df8:	d001      	beq.n	8001dfe <MX_ADC4_Init+0x8e>
  {
    Error_Handler();
 8001dfa:	f000 fbf5 	bl	80025e8 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8001dfe:	4b16      	ldr	r3, [pc, #88]	; (8001e58 <MX_ADC4_Init+0xe8>)
 8001e00:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001e02:	2306      	movs	r3, #6
 8001e04:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_640CYCLES_5;
 8001e06:	2307      	movs	r3, #7
 8001e08:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8001e0a:	237f      	movs	r3, #127	; 0x7f
 8001e0c:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8001e0e:	2304      	movs	r3, #4
 8001e10:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8001e12:	2300      	movs	r3, #0
 8001e14:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc4, &sConfig) != HAL_OK)
 8001e16:	463b      	mov	r3, r7
 8001e18:	4619      	mov	r1, r3
 8001e1a:	480d      	ldr	r0, [pc, #52]	; (8001e50 <MX_ADC4_Init+0xe0>)
 8001e1c:	f001 fc9e 	bl	800375c <HAL_ADC_ConfigChannel>
 8001e20:	4603      	mov	r3, r0
 8001e22:	2b00      	cmp	r3, #0
 8001e24:	d001      	beq.n	8001e2a <MX_ADC4_Init+0xba>
  {
    Error_Handler();
 8001e26:	f000 fbdf 	bl	80025e8 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_5;
 8001e2a:	4b0c      	ldr	r3, [pc, #48]	; (8001e5c <MX_ADC4_Init+0xec>)
 8001e2c:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8001e2e:	230c      	movs	r3, #12
 8001e30:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc4, &sConfig) != HAL_OK)
 8001e32:	463b      	mov	r3, r7
 8001e34:	4619      	mov	r1, r3
 8001e36:	4806      	ldr	r0, [pc, #24]	; (8001e50 <MX_ADC4_Init+0xe0>)
 8001e38:	f001 fc90 	bl	800375c <HAL_ADC_ConfigChannel>
 8001e3c:	4603      	mov	r3, r0
 8001e3e:	2b00      	cmp	r3, #0
 8001e40:	d001      	beq.n	8001e46 <MX_ADC4_Init+0xd6>
  {
    Error_Handler();
 8001e42:	f000 fbd1 	bl	80025e8 <Error_Handler>
  }
  /* USER CODE BEGIN ADC4_Init 2 */

  /* USER CODE END ADC4_Init 2 */

}
 8001e46:	bf00      	nop
 8001e48:	3720      	adds	r7, #32
 8001e4a:	46bd      	mov	sp, r7
 8001e4c:	bd80      	pop	{r7, pc}
 8001e4e:	bf00      	nop
 8001e50:	200003f8 	.word	0x200003f8
 8001e54:	50000500 	.word	0x50000500
 8001e58:	10c00010 	.word	0x10c00010
 8001e5c:	14f00020 	.word	0x14f00020

08001e60 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8001e60:	b580      	push	{r7, lr}
 8001e62:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8001e64:	4b1b      	ldr	r3, [pc, #108]	; (8001ed4 <MX_SPI1_Init+0x74>)
 8001e66:	4a1c      	ldr	r2, [pc, #112]	; (8001ed8 <MX_SPI1_Init+0x78>)
 8001e68:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001e6a:	4b1a      	ldr	r3, [pc, #104]	; (8001ed4 <MX_SPI1_Init+0x74>)
 8001e6c:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001e70:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001e72:	4b18      	ldr	r3, [pc, #96]	; (8001ed4 <MX_SPI1_Init+0x74>)
 8001e74:	2200      	movs	r2, #0
 8001e76:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001e78:	4b16      	ldr	r3, [pc, #88]	; (8001ed4 <MX_SPI1_Init+0x74>)
 8001e7a:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8001e7e:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001e80:	4b14      	ldr	r3, [pc, #80]	; (8001ed4 <MX_SPI1_Init+0x74>)
 8001e82:	2200      	movs	r2, #0
 8001e84:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001e86:	4b13      	ldr	r3, [pc, #76]	; (8001ed4 <MX_SPI1_Init+0x74>)
 8001e88:	2200      	movs	r2, #0
 8001e8a:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001e8c:	4b11      	ldr	r3, [pc, #68]	; (8001ed4 <MX_SPI1_Init+0x74>)
 8001e8e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001e92:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 8001e94:	4b0f      	ldr	r3, [pc, #60]	; (8001ed4 <MX_SPI1_Init+0x74>)
 8001e96:	2228      	movs	r2, #40	; 0x28
 8001e98:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001e9a:	4b0e      	ldr	r3, [pc, #56]	; (8001ed4 <MX_SPI1_Init+0x74>)
 8001e9c:	2200      	movs	r2, #0
 8001e9e:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001ea0:	4b0c      	ldr	r3, [pc, #48]	; (8001ed4 <MX_SPI1_Init+0x74>)
 8001ea2:	2200      	movs	r2, #0
 8001ea4:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001ea6:	4b0b      	ldr	r3, [pc, #44]	; (8001ed4 <MX_SPI1_Init+0x74>)
 8001ea8:	2200      	movs	r2, #0
 8001eaa:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 8001eac:	4b09      	ldr	r3, [pc, #36]	; (8001ed4 <MX_SPI1_Init+0x74>)
 8001eae:	2207      	movs	r2, #7
 8001eb0:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8001eb2:	4b08      	ldr	r3, [pc, #32]	; (8001ed4 <MX_SPI1_Init+0x74>)
 8001eb4:	2200      	movs	r2, #0
 8001eb6:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8001eb8:	4b06      	ldr	r3, [pc, #24]	; (8001ed4 <MX_SPI1_Init+0x74>)
 8001eba:	2200      	movs	r2, #0
 8001ebc:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001ebe:	4805      	ldr	r0, [pc, #20]	; (8001ed4 <MX_SPI1_Init+0x74>)
 8001ec0:	f003 ff72 	bl	8005da8 <HAL_SPI_Init>
 8001ec4:	4603      	mov	r3, r0
 8001ec6:	2b00      	cmp	r3, #0
 8001ec8:	d001      	beq.n	8001ece <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8001eca:	f000 fb8d 	bl	80025e8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001ece:	bf00      	nop
 8001ed0:	bd80      	pop	{r7, pc}
 8001ed2:	bf00      	nop
 8001ed4:	200004c4 	.word	0x200004c4
 8001ed8:	40013000 	.word	0x40013000

08001edc <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001edc:	b580      	push	{r7, lr}
 8001ede:	b088      	sub	sp, #32
 8001ee0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001ee2:	f107 0310 	add.w	r3, r7, #16
 8001ee6:	2200      	movs	r2, #0
 8001ee8:	601a      	str	r2, [r3, #0]
 8001eea:	605a      	str	r2, [r3, #4]
 8001eec:	609a      	str	r2, [r3, #8]
 8001eee:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001ef0:	1d3b      	adds	r3, r7, #4
 8001ef2:	2200      	movs	r2, #0
 8001ef4:	601a      	str	r2, [r3, #0]
 8001ef6:	605a      	str	r2, [r3, #4]
 8001ef8:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001efa:	4b20      	ldr	r3, [pc, #128]	; (8001f7c <MX_TIM1_Init+0xa0>)
 8001efc:	4a20      	ldr	r2, [pc, #128]	; (8001f80 <MX_TIM1_Init+0xa4>)
 8001efe:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 14399;
 8001f00:	4b1e      	ldr	r3, [pc, #120]	; (8001f7c <MX_TIM1_Init+0xa0>)
 8001f02:	f643 023f 	movw	r2, #14399	; 0x383f
 8001f06:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001f08:	4b1c      	ldr	r3, [pc, #112]	; (8001f7c <MX_TIM1_Init+0xa0>)
 8001f0a:	2200      	movs	r2, #0
 8001f0c:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 90;
 8001f0e:	4b1b      	ldr	r3, [pc, #108]	; (8001f7c <MX_TIM1_Init+0xa0>)
 8001f10:	225a      	movs	r2, #90	; 0x5a
 8001f12:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001f14:	4b19      	ldr	r3, [pc, #100]	; (8001f7c <MX_TIM1_Init+0xa0>)
 8001f16:	2200      	movs	r2, #0
 8001f18:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001f1a:	4b18      	ldr	r3, [pc, #96]	; (8001f7c <MX_TIM1_Init+0xa0>)
 8001f1c:	2200      	movs	r2, #0
 8001f1e:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001f20:	4b16      	ldr	r3, [pc, #88]	; (8001f7c <MX_TIM1_Init+0xa0>)
 8001f22:	2200      	movs	r2, #0
 8001f24:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001f26:	4815      	ldr	r0, [pc, #84]	; (8001f7c <MX_TIM1_Init+0xa0>)
 8001f28:	f004 f831 	bl	8005f8e <HAL_TIM_Base_Init>
 8001f2c:	4603      	mov	r3, r0
 8001f2e:	2b00      	cmp	r3, #0
 8001f30:	d001      	beq.n	8001f36 <MX_TIM1_Init+0x5a>
  {
    Error_Handler();
 8001f32:	f000 fb59 	bl	80025e8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001f36:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001f3a:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001f3c:	f107 0310 	add.w	r3, r7, #16
 8001f40:	4619      	mov	r1, r3
 8001f42:	480e      	ldr	r0, [pc, #56]	; (8001f7c <MX_TIM1_Init+0xa0>)
 8001f44:	f004 f8ea 	bl	800611c <HAL_TIM_ConfigClockSource>
 8001f48:	4603      	mov	r3, r0
 8001f4a:	2b00      	cmp	r3, #0
 8001f4c:	d001      	beq.n	8001f52 <MX_TIM1_Init+0x76>
  {
    Error_Handler();
 8001f4e:	f000 fb4b 	bl	80025e8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8001f52:	2320      	movs	r3, #32
 8001f54:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8001f56:	2300      	movs	r3, #0
 8001f58:	60bb      	str	r3, [r7, #8]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001f5a:	2300      	movs	r3, #0
 8001f5c:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001f5e:	1d3b      	adds	r3, r7, #4
 8001f60:	4619      	mov	r1, r3
 8001f62:	4806      	ldr	r0, [pc, #24]	; (8001f7c <MX_TIM1_Init+0xa0>)
 8001f64:	f004 fb34 	bl	80065d0 <HAL_TIMEx_MasterConfigSynchronization>
 8001f68:	4603      	mov	r3, r0
 8001f6a:	2b00      	cmp	r3, #0
 8001f6c:	d001      	beq.n	8001f72 <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 8001f6e:	f000 fb3b 	bl	80025e8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8001f72:	bf00      	nop
 8001f74:	3720      	adds	r7, #32
 8001f76:	46bd      	mov	sp, r7
 8001f78:	bd80      	pop	{r7, pc}
 8001f7a:	bf00      	nop
 8001f7c:	20000528 	.word	0x20000528
 8001f80:	40012c00 	.word	0x40012c00

08001f84 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8001f84:	b580      	push	{r7, lr}
 8001f86:	b094      	sub	sp, #80	; 0x50
 8001f88:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 8001f8a:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8001f8e:	2200      	movs	r2, #0
 8001f90:	601a      	str	r2, [r3, #0]
 8001f92:	605a      	str	r2, [r3, #4]
 8001f94:	609a      	str	r2, [r3, #8]
 8001f96:	60da      	str	r2, [r3, #12]
 8001f98:	611a      	str	r2, [r3, #16]
  LL_TIM_OC_InitTypeDef TIM_OC_InitStruct = {0};
 8001f9a:	f107 031c 	add.w	r3, r7, #28
 8001f9e:	2220      	movs	r2, #32
 8001fa0:	2100      	movs	r1, #0
 8001fa2:	4618      	mov	r0, r3
 8001fa4:	f007 fc12 	bl	80097cc <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001fa8:	1d3b      	adds	r3, r7, #4
 8001faa:	2200      	movs	r2, #0
 8001fac:	601a      	str	r2, [r3, #0]
 8001fae:	605a      	str	r2, [r3, #4]
 8001fb0:	609a      	str	r2, [r3, #8]
 8001fb2:	60da      	str	r2, [r3, #12]
 8001fb4:	611a      	str	r2, [r3, #16]
 8001fb6:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_TIM4);
 8001fb8:	2004      	movs	r0, #4
 8001fba:	f7ff fe1d 	bl	8001bf8 <LL_APB1_GRP1_EnableClock>

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  TIM_InitStruct.Prescaler = 1439;
 8001fbe:	f240 539f 	movw	r3, #1439	; 0x59f
 8001fc2:	87bb      	strh	r3, [r7, #60]	; 0x3c
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 8001fc4:	2300      	movs	r3, #0
 8001fc6:	643b      	str	r3, [r7, #64]	; 0x40
  TIM_InitStruct.Autoreload = 99;
 8001fc8:	2363      	movs	r3, #99	; 0x63
 8001fca:	647b      	str	r3, [r7, #68]	; 0x44
  TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 8001fcc:	2300      	movs	r3, #0
 8001fce:	64bb      	str	r3, [r7, #72]	; 0x48
  LL_TIM_Init(TIM4, &TIM_InitStruct);
 8001fd0:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8001fd4:	4619      	mov	r1, r3
 8001fd6:	4821      	ldr	r0, [pc, #132]	; (800205c <MX_TIM4_Init+0xd8>)
 8001fd8:	f005 f9e4 	bl	80073a4 <LL_TIM_Init>
  LL_TIM_DisableARRPreload(TIM4);
 8001fdc:	481f      	ldr	r0, [pc, #124]	; (800205c <MX_TIM4_Init+0xd8>)
 8001fde:	f7ff fc30 	bl	8001842 <LL_TIM_DisableARRPreload>
  LL_TIM_SetClockSource(TIM4, LL_TIM_CLOCKSOURCE_INTERNAL);
 8001fe2:	2100      	movs	r1, #0
 8001fe4:	481d      	ldr	r0, [pc, #116]	; (800205c <MX_TIM4_Init+0xd8>)
 8001fe6:	f7ff fceb 	bl	80019c0 <LL_TIM_SetClockSource>
  LL_TIM_OC_EnablePreload(TIM4, LL_TIM_CHANNEL_CH1);
 8001fea:	2101      	movs	r1, #1
 8001fec:	481b      	ldr	r0, [pc, #108]	; (800205c <MX_TIM4_Init+0xd8>)
 8001fee:	f7ff fc91 	bl	8001914 <LL_TIM_OC_EnablePreload>
  TIM_OC_InitStruct.OCMode = LL_TIM_OCMODE_PWM1;
 8001ff2:	2360      	movs	r3, #96	; 0x60
 8001ff4:	61fb      	str	r3, [r7, #28]
  TIM_OC_InitStruct.OCState = LL_TIM_OCSTATE_DISABLE;
 8001ff6:	2300      	movs	r3, #0
 8001ff8:	623b      	str	r3, [r7, #32]
  TIM_OC_InitStruct.OCNState = LL_TIM_OCSTATE_DISABLE;
 8001ffa:	2300      	movs	r3, #0
 8001ffc:	627b      	str	r3, [r7, #36]	; 0x24
  TIM_OC_InitStruct.CompareValue = 0;
 8001ffe:	2300      	movs	r3, #0
 8002000:	62bb      	str	r3, [r7, #40]	; 0x28
  TIM_OC_InitStruct.OCPolarity = LL_TIM_OCPOLARITY_HIGH;
 8002002:	2300      	movs	r3, #0
 8002004:	62fb      	str	r3, [r7, #44]	; 0x2c
  LL_TIM_OC_Init(TIM4, LL_TIM_CHANNEL_CH1, &TIM_OC_InitStruct);
 8002006:	f107 031c 	add.w	r3, r7, #28
 800200a:	461a      	mov	r2, r3
 800200c:	2101      	movs	r1, #1
 800200e:	4813      	ldr	r0, [pc, #76]	; (800205c <MX_TIM4_Init+0xd8>)
 8002010:	f005 fa6a 	bl	80074e8 <LL_TIM_OC_Init>
  LL_TIM_OC_DisableFast(TIM4, LL_TIM_CHANNEL_CH1);
 8002014:	2101      	movs	r1, #1
 8002016:	4811      	ldr	r0, [pc, #68]	; (800205c <MX_TIM4_Init+0xd8>)
 8002018:	f7ff fc24 	bl	8001864 <LL_TIM_OC_DisableFast>
  LL_TIM_SetTriggerOutput(TIM4, LL_TIM_TRGO_RESET);
 800201c:	2100      	movs	r1, #0
 800201e:	480f      	ldr	r0, [pc, #60]	; (800205c <MX_TIM4_Init+0xd8>)
 8002020:	f7ff fce3 	bl	80019ea <LL_TIM_SetTriggerOutput>
  LL_TIM_DisableMasterSlaveMode(TIM4);
 8002024:	480d      	ldr	r0, [pc, #52]	; (800205c <MX_TIM4_Init+0xd8>)
 8002026:	f7ff fcf5 	bl	8001a14 <LL_TIM_DisableMasterSlaveMode>
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOB);
 800202a:	2002      	movs	r0, #2
 800202c:	f7ff fdcc 	bl	8001bc8 <LL_AHB2_GRP1_EnableClock>
  /**TIM4 GPIO Configuration
  PB6   ------> TIM4_CH1
  */
  GPIO_InitStruct.Pin = LCD_BKLT_Pin;
 8002030:	2340      	movs	r3, #64	; 0x40
 8002032:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8002034:	2302      	movs	r3, #2
 8002036:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8002038:	2300      	movs	r3, #0
 800203a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 800203c:	2300      	movs	r3, #0
 800203e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8002040:	2300      	movs	r3, #0
 8002042:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_2;
 8002044:	2302      	movs	r3, #2
 8002046:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(LCD_BKLT_GPIO_Port, &GPIO_InitStruct);
 8002048:	1d3b      	adds	r3, r7, #4
 800204a:	4619      	mov	r1, r3
 800204c:	4804      	ldr	r0, [pc, #16]	; (8002060 <MX_TIM4_Init+0xdc>)
 800204e:	f004 fdfc 	bl	8006c4a <LL_GPIO_Init>

}
 8002052:	bf00      	nop
 8002054:	3750      	adds	r7, #80	; 0x50
 8002056:	46bd      	mov	sp, r7
 8002058:	bd80      	pop	{r7, pc}
 800205a:	bf00      	nop
 800205c:	40000800 	.word	0x40000800
 8002060:	48000400 	.word	0x48000400

08002064 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 8002064:	b580      	push	{r7, lr}
 8002066:	b086      	sub	sp, #24
 8002068:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 800206a:	1d3b      	adds	r3, r7, #4
 800206c:	2200      	movs	r2, #0
 800206e:	601a      	str	r2, [r3, #0]
 8002070:	605a      	str	r2, [r3, #4]
 8002072:	609a      	str	r2, [r3, #8]
 8002074:	60da      	str	r2, [r3, #12]
 8002076:	611a      	str	r2, [r3, #16]

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_TIM6);
 8002078:	2010      	movs	r0, #16
 800207a:	f7ff fdbd 	bl	8001bf8 <LL_APB1_GRP1_EnableClock>

  /* TIM6 interrupt Init */
  NVIC_SetPriority(TIM6_DAC_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),15, 0));
 800207e:	f7ff fb57 	bl	8001730 <__NVIC_GetPriorityGrouping>
 8002082:	4603      	mov	r3, r0
 8002084:	2200      	movs	r2, #0
 8002086:	210f      	movs	r1, #15
 8002088:	4618      	mov	r0, r3
 800208a:	f7ff fba7 	bl	80017dc <NVIC_EncodePriority>
 800208e:	4603      	mov	r3, r0
 8002090:	4619      	mov	r1, r3
 8002092:	2036      	movs	r0, #54	; 0x36
 8002094:	f7ff fb78 	bl	8001788 <__NVIC_SetPriority>
  NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8002098:	2036      	movs	r0, #54	; 0x36
 800209a:	f7ff fb57 	bl	800174c <__NVIC_EnableIRQ>

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  TIM_InitStruct.Prescaler = 143;
 800209e:	238f      	movs	r3, #143	; 0x8f
 80020a0:	80bb      	strh	r3, [r7, #4]
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 80020a2:	2300      	movs	r3, #0
 80020a4:	60bb      	str	r3, [r7, #8]
  TIM_InitStruct.Autoreload = 49999;
 80020a6:	f24c 334f 	movw	r3, #49999	; 0xc34f
 80020aa:	60fb      	str	r3, [r7, #12]
  LL_TIM_Init(TIM6, &TIM_InitStruct);
 80020ac:	1d3b      	adds	r3, r7, #4
 80020ae:	4619      	mov	r1, r3
 80020b0:	4808      	ldr	r0, [pc, #32]	; (80020d4 <MX_TIM6_Init+0x70>)
 80020b2:	f005 f977 	bl	80073a4 <LL_TIM_Init>
  LL_TIM_DisableARRPreload(TIM6);
 80020b6:	4807      	ldr	r0, [pc, #28]	; (80020d4 <MX_TIM6_Init+0x70>)
 80020b8:	f7ff fbc3 	bl	8001842 <LL_TIM_DisableARRPreload>
  LL_TIM_SetTriggerOutput(TIM6, LL_TIM_TRGO_RESET);
 80020bc:	2100      	movs	r1, #0
 80020be:	4805      	ldr	r0, [pc, #20]	; (80020d4 <MX_TIM6_Init+0x70>)
 80020c0:	f7ff fc93 	bl	80019ea <LL_TIM_SetTriggerOutput>
  LL_TIM_DisableMasterSlaveMode(TIM6);
 80020c4:	4803      	ldr	r0, [pc, #12]	; (80020d4 <MX_TIM6_Init+0x70>)
 80020c6:	f7ff fca5 	bl	8001a14 <LL_TIM_DisableMasterSlaveMode>
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 80020ca:	bf00      	nop
 80020cc:	3718      	adds	r7, #24
 80020ce:	46bd      	mov	sp, r7
 80020d0:	bd80      	pop	{r7, pc}
 80020d2:	bf00      	nop
 80020d4:	40001000 	.word	0x40001000

080020d8 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 80020d8:	b580      	push	{r7, lr}
 80020da:	b0a4      	sub	sp, #144	; 0x90
 80020dc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN USART3_Init 0 */

  /* USER CODE END USART3_Init 0 */

  LL_USART_InitTypeDef USART_InitStruct = {0};
 80020de:	f107 0370 	add.w	r3, r7, #112	; 0x70
 80020e2:	2220      	movs	r2, #32
 80020e4:	2100      	movs	r1, #0
 80020e6:	4618      	mov	r0, r3
 80020e8:	f007 fb70 	bl	80097cc <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 80020ec:	f107 0358 	add.w	r3, r7, #88	; 0x58
 80020f0:	2200      	movs	r2, #0
 80020f2:	601a      	str	r2, [r3, #0]
 80020f4:	605a      	str	r2, [r3, #4]
 80020f6:	609a      	str	r2, [r3, #8]
 80020f8:	60da      	str	r2, [r3, #12]
 80020fa:	611a      	str	r2, [r3, #16]
 80020fc:	615a      	str	r2, [r3, #20]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80020fe:	1d3b      	adds	r3, r7, #4
 8002100:	2254      	movs	r2, #84	; 0x54
 8002102:	2100      	movs	r1, #0
 8002104:	4618      	mov	r0, r3
 8002106:	f007 fb61 	bl	80097cc <memset>

  /** Initializes the peripherals clocks
  */
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 800210a:	2304      	movs	r3, #4
 800210c:	607b      	str	r3, [r7, #4]
  PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 800210e:	2300      	movs	r3, #0
 8002110:	613b      	str	r3, [r7, #16]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002112:	1d3b      	adds	r3, r7, #4
 8002114:	4618      	mov	r0, r3
 8002116:	f003 fbf9 	bl	800590c <HAL_RCCEx_PeriphCLKConfig>
 800211a:	4603      	mov	r3, r0
 800211c:	2b00      	cmp	r3, #0
 800211e:	d001      	beq.n	8002124 <MX_USART3_UART_Init+0x4c>
  {
    Error_Handler();
 8002120:	f000 fa62 	bl	80025e8 <Error_Handler>
  }

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_USART3);
 8002124:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 8002128:	f7ff fd66 	bl	8001bf8 <LL_APB1_GRP1_EnableClock>

  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOB);
 800212c:	2002      	movs	r0, #2
 800212e:	f7ff fd4b 	bl	8001bc8 <LL_AHB2_GRP1_EnableClock>
  /**USART3 GPIO Configuration
  PB8-BOOT0   ------> USART3_RX
  PB9   ------> USART3_TX
  */
  GPIO_InitStruct.Pin = USART_3_RX_Pin;
 8002132:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002136:	65bb      	str	r3, [r7, #88]	; 0x58
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8002138:	2302      	movs	r3, #2
 800213a:	65fb      	str	r3, [r7, #92]	; 0x5c
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 800213c:	2300      	movs	r3, #0
 800213e:	663b      	str	r3, [r7, #96]	; 0x60
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8002140:	2300      	movs	r3, #0
 8002142:	667b      	str	r3, [r7, #100]	; 0x64
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8002144:	2300      	movs	r3, #0
 8002146:	66bb      	str	r3, [r7, #104]	; 0x68
  GPIO_InitStruct.Alternate = LL_GPIO_AF_7;
 8002148:	2307      	movs	r3, #7
 800214a:	66fb      	str	r3, [r7, #108]	; 0x6c
  LL_GPIO_Init(USART_3_RX_GPIO_Port, &GPIO_InitStruct);
 800214c:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8002150:	4619      	mov	r1, r3
 8002152:	4833      	ldr	r0, [pc, #204]	; (8002220 <MX_USART3_UART_Init+0x148>)
 8002154:	f004 fd79 	bl	8006c4a <LL_GPIO_Init>

  GPIO_InitStruct.Pin = USART_3_TX_Pin;
 8002158:	f44f 7300 	mov.w	r3, #512	; 0x200
 800215c:	65bb      	str	r3, [r7, #88]	; 0x58
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 800215e:	2302      	movs	r3, #2
 8002160:	65fb      	str	r3, [r7, #92]	; 0x5c
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8002162:	2300      	movs	r3, #0
 8002164:	663b      	str	r3, [r7, #96]	; 0x60
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8002166:	2300      	movs	r3, #0
 8002168:	667b      	str	r3, [r7, #100]	; 0x64
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 800216a:	2300      	movs	r3, #0
 800216c:	66bb      	str	r3, [r7, #104]	; 0x68
  GPIO_InitStruct.Alternate = LL_GPIO_AF_7;
 800216e:	2307      	movs	r3, #7
 8002170:	66fb      	str	r3, [r7, #108]	; 0x6c
  LL_GPIO_Init(USART_3_TX_GPIO_Port, &GPIO_InitStruct);
 8002172:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8002176:	4619      	mov	r1, r3
 8002178:	4829      	ldr	r0, [pc, #164]	; (8002220 <MX_USART3_UART_Init+0x148>)
 800217a:	f004 fd66 	bl	8006c4a <LL_GPIO_Init>

  /* USART3 interrupt Init */
  NVIC_SetPriority(USART3_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 800217e:	f7ff fad7 	bl	8001730 <__NVIC_GetPriorityGrouping>
 8002182:	4603      	mov	r3, r0
 8002184:	2200      	movs	r2, #0
 8002186:	2100      	movs	r1, #0
 8002188:	4618      	mov	r0, r3
 800218a:	f7ff fb27 	bl	80017dc <NVIC_EncodePriority>
 800218e:	4603      	mov	r3, r0
 8002190:	4619      	mov	r1, r3
 8002192:	2027      	movs	r0, #39	; 0x27
 8002194:	f7ff faf8 	bl	8001788 <__NVIC_SetPriority>
  NVIC_EnableIRQ(USART3_IRQn);
 8002198:	2027      	movs	r0, #39	; 0x27
 800219a:	f7ff fad7 	bl	800174c <__NVIC_EnableIRQ>

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  USART_InitStruct.PrescalerValue = LL_USART_PRESCALER_DIV1;
 800219e:	2300      	movs	r3, #0
 80021a0:	673b      	str	r3, [r7, #112]	; 0x70
  USART_InitStruct.BaudRate = 115200;
 80021a2:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 80021a6:	677b      	str	r3, [r7, #116]	; 0x74
  USART_InitStruct.DataWidth = LL_USART_DATAWIDTH_8B;
 80021a8:	2300      	movs	r3, #0
 80021aa:	67bb      	str	r3, [r7, #120]	; 0x78
  USART_InitStruct.StopBits = LL_USART_STOPBITS_1;
 80021ac:	2300      	movs	r3, #0
 80021ae:	67fb      	str	r3, [r7, #124]	; 0x7c
  USART_InitStruct.Parity = LL_USART_PARITY_NONE;
 80021b0:	2300      	movs	r3, #0
 80021b2:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  USART_InitStruct.TransferDirection = LL_USART_DIRECTION_TX_RX;
 80021b6:	230c      	movs	r3, #12
 80021b8:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  USART_InitStruct.HardwareFlowControl = LL_USART_HWCONTROL_NONE;
 80021bc:	2300      	movs	r3, #0
 80021be:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  USART_InitStruct.OverSampling = LL_USART_OVERSAMPLING_16;
 80021c2:	2300      	movs	r3, #0
 80021c4:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  LL_USART_Init(USART3, &USART_InitStruct);
 80021c8:	f107 0370 	add.w	r3, r7, #112	; 0x70
 80021cc:	4619      	mov	r1, r3
 80021ce:	4815      	ldr	r0, [pc, #84]	; (8002224 <MX_USART3_UART_Init+0x14c>)
 80021d0:	f005 fd80 	bl	8007cd4 <LL_USART_Init>
  LL_USART_SetTXFIFOThreshold(USART3, LL_USART_FIFOTHRESHOLD_1_8);
 80021d4:	2100      	movs	r1, #0
 80021d6:	4813      	ldr	r0, [pc, #76]	; (8002224 <MX_USART3_UART_Init+0x14c>)
 80021d8:	f7ff fc4c 	bl	8001a74 <LL_USART_SetTXFIFOThreshold>
  LL_USART_SetRXFIFOThreshold(USART3, LL_USART_FIFOTHRESHOLD_1_8);
 80021dc:	2100      	movs	r1, #0
 80021de:	4811      	ldr	r0, [pc, #68]	; (8002224 <MX_USART3_UART_Init+0x14c>)
 80021e0:	f7ff fc6f 	bl	8001ac2 <LL_USART_SetRXFIFOThreshold>
  LL_USART_DisableFIFO(USART3);
 80021e4:	480f      	ldr	r0, [pc, #60]	; (8002224 <MX_USART3_UART_Init+0x14c>)
 80021e6:	f7ff fc35 	bl	8001a54 <LL_USART_DisableFIFO>
  LL_USART_DisableOverrunDetect(USART3);
 80021ea:	480e      	ldr	r0, [pc, #56]	; (8002224 <MX_USART3_UART_Init+0x14c>)
 80021ec:	f7ff fc90 	bl	8001b10 <LL_USART_DisableOverrunDetect>
  LL_USART_ConfigAsyncMode(USART3);
 80021f0:	480c      	ldr	r0, [pc, #48]	; (8002224 <MX_USART3_UART_Init+0x14c>)
 80021f2:	f7ff fc9d 	bl	8001b30 <LL_USART_ConfigAsyncMode>

  /* USER CODE BEGIN WKUPType USART3 */

  /* USER CODE END WKUPType USART3 */

  LL_USART_Enable(USART3);
 80021f6:	480b      	ldr	r0, [pc, #44]	; (8002224 <MX_USART3_UART_Init+0x14c>)
 80021f8:	f7ff fc1c 	bl	8001a34 <LL_USART_Enable>

  /* Polling USART3 initialisation */
  while((!(LL_USART_IsActiveFlag_TEACK(USART3))) || (!(LL_USART_IsActiveFlag_REACK(USART3))))
 80021fc:	bf00      	nop
 80021fe:	4809      	ldr	r0, [pc, #36]	; (8002224 <MX_USART3_UART_Init+0x14c>)
 8002200:	f7ff fcac 	bl	8001b5c <LL_USART_IsActiveFlag_TEACK>
 8002204:	4603      	mov	r3, r0
 8002206:	2b00      	cmp	r3, #0
 8002208:	d0f9      	beq.n	80021fe <MX_USART3_UART_Init+0x126>
 800220a:	4806      	ldr	r0, [pc, #24]	; (8002224 <MX_USART3_UART_Init+0x14c>)
 800220c:	f7ff fcba 	bl	8001b84 <LL_USART_IsActiveFlag_REACK>
 8002210:	4603      	mov	r3, r0
 8002212:	2b00      	cmp	r3, #0
 8002214:	d0f3      	beq.n	80021fe <MX_USART3_UART_Init+0x126>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8002216:	bf00      	nop
 8002218:	bf00      	nop
 800221a:	3790      	adds	r7, #144	; 0x90
 800221c:	46bd      	mov	sp, r7
 800221e:	bd80      	pop	{r7, pc}
 8002220:	48000400 	.word	0x48000400
 8002224:	40004800 	.word	0x40004800

08002228 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8002228:	b580      	push	{r7, lr}
 800222a:	b082      	sub	sp, #8
 800222c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 800222e:	4b12      	ldr	r3, [pc, #72]	; (8002278 <MX_DMA_Init+0x50>)
 8002230:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002232:	4a11      	ldr	r2, [pc, #68]	; (8002278 <MX_DMA_Init+0x50>)
 8002234:	f043 0304 	orr.w	r3, r3, #4
 8002238:	6493      	str	r3, [r2, #72]	; 0x48
 800223a:	4b0f      	ldr	r3, [pc, #60]	; (8002278 <MX_DMA_Init+0x50>)
 800223c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800223e:	f003 0304 	and.w	r3, r3, #4
 8002242:	607b      	str	r3, [r7, #4]
 8002244:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8002246:	4b0c      	ldr	r3, [pc, #48]	; (8002278 <MX_DMA_Init+0x50>)
 8002248:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800224a:	4a0b      	ldr	r2, [pc, #44]	; (8002278 <MX_DMA_Init+0x50>)
 800224c:	f043 0301 	orr.w	r3, r3, #1
 8002250:	6493      	str	r3, [r2, #72]	; 0x48
 8002252:	4b09      	ldr	r3, [pc, #36]	; (8002278 <MX_DMA_Init+0x50>)
 8002254:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002256:	f003 0301 	and.w	r3, r3, #1
 800225a:	603b      	str	r3, [r7, #0]
 800225c:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 800225e:	2200      	movs	r2, #0
 8002260:	2100      	movs	r1, #0
 8002262:	200b      	movs	r0, #11
 8002264:	f002 f979 	bl	800455a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8002268:	200b      	movs	r0, #11
 800226a:	f002 f990 	bl	800458e <HAL_NVIC_EnableIRQ>

}
 800226e:	bf00      	nop
 8002270:	3708      	adds	r7, #8
 8002272:	46bd      	mov	sp, r7
 8002274:	bd80      	pop	{r7, pc}
 8002276:	bf00      	nop
 8002278:	40021000 	.word	0x40021000

0800227c <MX_FMC_Init>:

/* FMC initialization function */
static void MX_FMC_Init(void)
{
 800227c:	b580      	push	{r7, lr}
 800227e:	b088      	sub	sp, #32
 8002280:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN FMC_Init 0 */

  /* USER CODE END FMC_Init 0 */

  FMC_NORSRAM_TimingTypeDef Timing = {0};
 8002282:	463b      	mov	r3, r7
 8002284:	2220      	movs	r2, #32
 8002286:	2100      	movs	r1, #0
 8002288:	4618      	mov	r0, r3
 800228a:	f007 fa9f 	bl	80097cc <memset>

  /* USER CODE END FMC_Init 1 */

  /** Perform the SRAM1 memory initialization sequence
  */
  hsram1.Instance = FMC_NORSRAM_DEVICE;
 800228e:	4b2d      	ldr	r3, [pc, #180]	; (8002344 <MX_FMC_Init+0xc8>)
 8002290:	f04f 4220 	mov.w	r2, #2684354560	; 0xa0000000
 8002294:	601a      	str	r2, [r3, #0]
  hsram1.Extended = FMC_NORSRAM_EXTENDED_DEVICE;
 8002296:	4b2b      	ldr	r3, [pc, #172]	; (8002344 <MX_FMC_Init+0xc8>)
 8002298:	4a2b      	ldr	r2, [pc, #172]	; (8002348 <MX_FMC_Init+0xcc>)
 800229a:	605a      	str	r2, [r3, #4]
  /* hsram1.Init */
  hsram1.Init.NSBank = FMC_NORSRAM_BANK1;
 800229c:	4b29      	ldr	r3, [pc, #164]	; (8002344 <MX_FMC_Init+0xc8>)
 800229e:	2200      	movs	r2, #0
 80022a0:	609a      	str	r2, [r3, #8]
  hsram1.Init.DataAddressMux = FMC_DATA_ADDRESS_MUX_DISABLE;
 80022a2:	4b28      	ldr	r3, [pc, #160]	; (8002344 <MX_FMC_Init+0xc8>)
 80022a4:	2200      	movs	r2, #0
 80022a6:	60da      	str	r2, [r3, #12]
  hsram1.Init.MemoryType = FMC_MEMORY_TYPE_SRAM;
 80022a8:	4b26      	ldr	r3, [pc, #152]	; (8002344 <MX_FMC_Init+0xc8>)
 80022aa:	2200      	movs	r2, #0
 80022ac:	611a      	str	r2, [r3, #16]
  hsram1.Init.MemoryDataWidth = FMC_NORSRAM_MEM_BUS_WIDTH_16;
 80022ae:	4b25      	ldr	r3, [pc, #148]	; (8002344 <MX_FMC_Init+0xc8>)
 80022b0:	2210      	movs	r2, #16
 80022b2:	615a      	str	r2, [r3, #20]
  hsram1.Init.BurstAccessMode = FMC_BURST_ACCESS_MODE_DISABLE;
 80022b4:	4b23      	ldr	r3, [pc, #140]	; (8002344 <MX_FMC_Init+0xc8>)
 80022b6:	2200      	movs	r2, #0
 80022b8:	619a      	str	r2, [r3, #24]
  hsram1.Init.WaitSignalPolarity = FMC_WAIT_SIGNAL_POLARITY_LOW;
 80022ba:	4b22      	ldr	r3, [pc, #136]	; (8002344 <MX_FMC_Init+0xc8>)
 80022bc:	2200      	movs	r2, #0
 80022be:	61da      	str	r2, [r3, #28]
  hsram1.Init.WaitSignalActive = FMC_WAIT_TIMING_BEFORE_WS;
 80022c0:	4b20      	ldr	r3, [pc, #128]	; (8002344 <MX_FMC_Init+0xc8>)
 80022c2:	2200      	movs	r2, #0
 80022c4:	621a      	str	r2, [r3, #32]
  hsram1.Init.WriteOperation = FMC_WRITE_OPERATION_ENABLE;
 80022c6:	4b1f      	ldr	r3, [pc, #124]	; (8002344 <MX_FMC_Init+0xc8>)
 80022c8:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80022cc:	625a      	str	r2, [r3, #36]	; 0x24
  hsram1.Init.WaitSignal = FMC_WAIT_SIGNAL_DISABLE;
 80022ce:	4b1d      	ldr	r3, [pc, #116]	; (8002344 <MX_FMC_Init+0xc8>)
 80022d0:	2200      	movs	r2, #0
 80022d2:	629a      	str	r2, [r3, #40]	; 0x28
  hsram1.Init.ExtendedMode = FMC_EXTENDED_MODE_DISABLE;
 80022d4:	4b1b      	ldr	r3, [pc, #108]	; (8002344 <MX_FMC_Init+0xc8>)
 80022d6:	2200      	movs	r2, #0
 80022d8:	62da      	str	r2, [r3, #44]	; 0x2c
  hsram1.Init.AsynchronousWait = FMC_ASYNCHRONOUS_WAIT_DISABLE;
 80022da:	4b1a      	ldr	r3, [pc, #104]	; (8002344 <MX_FMC_Init+0xc8>)
 80022dc:	2200      	movs	r2, #0
 80022de:	631a      	str	r2, [r3, #48]	; 0x30
  hsram1.Init.WriteBurst = FMC_WRITE_BURST_DISABLE;
 80022e0:	4b18      	ldr	r3, [pc, #96]	; (8002344 <MX_FMC_Init+0xc8>)
 80022e2:	2200      	movs	r2, #0
 80022e4:	635a      	str	r2, [r3, #52]	; 0x34
  hsram1.Init.ContinuousClock = FMC_CONTINUOUS_CLOCK_SYNC_ONLY;
 80022e6:	4b17      	ldr	r3, [pc, #92]	; (8002344 <MX_FMC_Init+0xc8>)
 80022e8:	2200      	movs	r2, #0
 80022ea:	639a      	str	r2, [r3, #56]	; 0x38
  hsram1.Init.WriteFifo = FMC_WRITE_FIFO_ENABLE;
 80022ec:	4b15      	ldr	r3, [pc, #84]	; (8002344 <MX_FMC_Init+0xc8>)
 80022ee:	2200      	movs	r2, #0
 80022f0:	63da      	str	r2, [r3, #60]	; 0x3c
  hsram1.Init.NBLSetupTime = 0;
 80022f2:	4b14      	ldr	r3, [pc, #80]	; (8002344 <MX_FMC_Init+0xc8>)
 80022f4:	2200      	movs	r2, #0
 80022f6:	645a      	str	r2, [r3, #68]	; 0x44
  hsram1.Init.PageSize = FMC_PAGE_SIZE_NONE;
 80022f8:	4b12      	ldr	r3, [pc, #72]	; (8002344 <MX_FMC_Init+0xc8>)
 80022fa:	2200      	movs	r2, #0
 80022fc:	641a      	str	r2, [r3, #64]	; 0x40
  hsram1.Init.MaxChipSelectPulse = DISABLE;
 80022fe:	4b11      	ldr	r3, [pc, #68]	; (8002344 <MX_FMC_Init+0xc8>)
 8002300:	2200      	movs	r2, #0
 8002302:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
  /* Timing */
  Timing.AddressSetupTime = 1;
 8002306:	2301      	movs	r3, #1
 8002308:	603b      	str	r3, [r7, #0]
  Timing.AddressHoldTime = 15;
 800230a:	230f      	movs	r3, #15
 800230c:	607b      	str	r3, [r7, #4]
  Timing.DataSetupTime = 1;
 800230e:	2301      	movs	r3, #1
 8002310:	60bb      	str	r3, [r7, #8]
  Timing.DataHoldTime = 1;
 8002312:	2301      	movs	r3, #1
 8002314:	60fb      	str	r3, [r7, #12]
  Timing.BusTurnAroundDuration = 1;
 8002316:	2301      	movs	r3, #1
 8002318:	613b      	str	r3, [r7, #16]
  Timing.CLKDivision = 16;
 800231a:	2310      	movs	r3, #16
 800231c:	617b      	str	r3, [r7, #20]
  Timing.DataLatency = 17;
 800231e:	2311      	movs	r3, #17
 8002320:	61bb      	str	r3, [r7, #24]
  Timing.AccessMode = FMC_ACCESS_MODE_A;
 8002322:	2300      	movs	r3, #0
 8002324:	61fb      	str	r3, [r7, #28]
  /* ExtTiming */

  if (HAL_SRAM_Init(&hsram1, &Timing, NULL) != HAL_OK)
 8002326:	463b      	mov	r3, r7
 8002328:	2200      	movs	r2, #0
 800232a:	4619      	mov	r1, r3
 800232c:	4805      	ldr	r0, [pc, #20]	; (8002344 <MX_FMC_Init+0xc8>)
 800232e:	f003 fde6 	bl	8005efe <HAL_SRAM_Init>
 8002332:	4603      	mov	r3, r0
 8002334:	2b00      	cmp	r3, #0
 8002336:	d001      	beq.n	800233c <MX_FMC_Init+0xc0>
  {
    Error_Handler( );
 8002338:	f000 f956 	bl	80025e8 <Error_Handler>
  }

  /* USER CODE BEGIN FMC_Init 2 */

  /* USER CODE END FMC_Init 2 */
}
 800233c:	bf00      	nop
 800233e:	3720      	adds	r7, #32
 8002340:	46bd      	mov	sp, r7
 8002342:	bd80      	pop	{r7, pc}
 8002344:	20000574 	.word	0x20000574
 8002348:	a0000104 	.word	0xa0000104

0800234c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800234c:	b580      	push	{r7, lr}
 800234e:	b086      	sub	sp, #24
 8002350:	af00      	add	r7, sp, #0
  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002352:	463b      	mov	r3, r7
 8002354:	2200      	movs	r2, #0
 8002356:	601a      	str	r2, [r3, #0]
 8002358:	605a      	str	r2, [r3, #4]
 800235a:	609a      	str	r2, [r3, #8]
 800235c:	60da      	str	r2, [r3, #12]
 800235e:	611a      	str	r2, [r3, #16]
 8002360:	615a      	str	r2, [r3, #20]

  /* GPIO Ports Clock Enable */
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOC);
 8002362:	2004      	movs	r0, #4
 8002364:	f7ff fc30 	bl	8001bc8 <LL_AHB2_GRP1_EnableClock>
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOF);
 8002368:	2020      	movs	r0, #32
 800236a:	f7ff fc2d 	bl	8001bc8 <LL_AHB2_GRP1_EnableClock>
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOE);
 800236e:	2010      	movs	r0, #16
 8002370:	f7ff fc2a 	bl	8001bc8 <LL_AHB2_GRP1_EnableClock>
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOB);
 8002374:	2002      	movs	r0, #2
 8002376:	f7ff fc27 	bl	8001bc8 <LL_AHB2_GRP1_EnableClock>
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOD);
 800237a:	2008      	movs	r0, #8
 800237c:	f7ff fc24 	bl	8001bc8 <LL_AHB2_GRP1_EnableClock>
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOG);
 8002380:	2040      	movs	r0, #64	; 0x40
 8002382:	f7ff fc21 	bl	8001bc8 <LL_AHB2_GRP1_EnableClock>

  /**/
  LL_GPIO_ResetOutputPin(LED_1_GPIO_Port, LED_1_Pin);
 8002386:	2108      	movs	r1, #8
 8002388:	4892      	ldr	r0, [pc, #584]	; (80025d4 <MX_GPIO_Init+0x288>)
 800238a:	f7ff fc0f 	bl	8001bac <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(LED_2_GPIO_Port, LED_2_Pin);
 800238e:	2110      	movs	r1, #16
 8002390:	4890      	ldr	r0, [pc, #576]	; (80025d4 <MX_GPIO_Init+0x288>)
 8002392:	f7ff fc0b 	bl	8001bac <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(LED_3_GPIO_Port, LED_3_Pin);
 8002396:	2120      	movs	r1, #32
 8002398:	488e      	ldr	r0, [pc, #568]	; (80025d4 <MX_GPIO_Init+0x288>)
 800239a:	f7ff fc07 	bl	8001bac <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(LED_4_GPIO_Port, LED_4_Pin);
 800239e:	2101      	movs	r1, #1
 80023a0:	488d      	ldr	r0, [pc, #564]	; (80025d8 <MX_GPIO_Init+0x28c>)
 80023a2:	f7ff fc03 	bl	8001bac <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(LED_5_GPIO_Port, LED_5_Pin);
 80023a6:	2102      	movs	r1, #2
 80023a8:	488b      	ldr	r0, [pc, #556]	; (80025d8 <MX_GPIO_Init+0x28c>)
 80023aa:	f7ff fbff 	bl	8001bac <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(LED_6_GPIO_Port, LED_6_Pin);
 80023ae:	2104      	movs	r1, #4
 80023b0:	4889      	ldr	r0, [pc, #548]	; (80025d8 <MX_GPIO_Init+0x28c>)
 80023b2:	f7ff fbfb 	bl	8001bac <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(LED_7_GPIO_Port, LED_7_Pin);
 80023b6:	2108      	movs	r1, #8
 80023b8:	4887      	ldr	r0, [pc, #540]	; (80025d8 <MX_GPIO_Init+0x28c>)
 80023ba:	f7ff fbf7 	bl	8001bac <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(LED_0_GPIO_Port, LED_0_Pin);
 80023be:	2104      	movs	r1, #4
 80023c0:	4884      	ldr	r0, [pc, #528]	; (80025d4 <MX_GPIO_Init+0x288>)
 80023c2:	f7ff fbf3 	bl	8001bac <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(LCD_RST_GPIO_Port, LCD_RST_Pin);
 80023c6:	2108      	movs	r1, #8
 80023c8:	4884      	ldr	r0, [pc, #528]	; (80025dc <MX_GPIO_Init+0x290>)
 80023ca:	f7ff fbef 	bl	8001bac <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(TCH_pending_request_GPIO_Port, TCH_pending_request_Pin);
 80023ce:	2140      	movs	r1, #64	; 0x40
 80023d0:	4882      	ldr	r0, [pc, #520]	; (80025dc <MX_GPIO_Init+0x290>)
 80023d2:	f7ff fbeb 	bl	8001bac <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(TCH_ChipSelect_GPIO_Port, TCH_ChipSelect_Pin);
 80023d6:	2102      	movs	r1, #2
 80023d8:	4881      	ldr	r0, [pc, #516]	; (80025e0 <MX_GPIO_Init+0x294>)
 80023da:	f7ff fbe7 	bl	8001bac <LL_GPIO_ResetOutputPin>

  /**/
  GPIO_InitStruct.Pin = JOY_BTN_Pin;
 80023de:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80023e2:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 80023e4:	2300      	movs	r3, #0
 80023e6:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 80023e8:	2301      	movs	r3, #1
 80023ea:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(JOY_BTN_GPIO_Port, &GPIO_InitStruct);
 80023ec:	463b      	mov	r3, r7
 80023ee:	4619      	mov	r1, r3
 80023f0:	4879      	ldr	r0, [pc, #484]	; (80025d8 <MX_GPIO_Init+0x28c>)
 80023f2:	f004 fc2a 	bl	8006c4a <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = BTN_ESC_Pin;
 80023f6:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80023fa:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 80023fc:	2300      	movs	r3, #0
 80023fe:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 8002400:	2301      	movs	r3, #1
 8002402:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(BTN_ESC_GPIO_Port, &GPIO_InitStruct);
 8002404:	463b      	mov	r3, r7
 8002406:	4619      	mov	r1, r3
 8002408:	4873      	ldr	r0, [pc, #460]	; (80025d8 <MX_GPIO_Init+0x28c>)
 800240a:	f004 fc1e 	bl	8006c4a <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = BTN_OK_Pin;
 800240e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002412:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 8002414:	2300      	movs	r3, #0
 8002416:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 8002418:	2301      	movs	r3, #1
 800241a:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(BTN_OK_GPIO_Port, &GPIO_InitStruct);
 800241c:	463b      	mov	r3, r7
 800241e:	4619      	mov	r1, r3
 8002420:	486d      	ldr	r0, [pc, #436]	; (80025d8 <MX_GPIO_Init+0x28c>)
 8002422:	f004 fc12 	bl	8006c4a <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = LED_1_Pin;
 8002426:	2308      	movs	r3, #8
 8002428:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 800242a:	2301      	movs	r3, #1
 800242c:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 800242e:	2300      	movs	r3, #0
 8002430:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8002432:	2300      	movs	r3, #0
 8002434:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8002436:	2300      	movs	r3, #0
 8002438:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(LED_1_GPIO_Port, &GPIO_InitStruct);
 800243a:	463b      	mov	r3, r7
 800243c:	4619      	mov	r1, r3
 800243e:	4865      	ldr	r0, [pc, #404]	; (80025d4 <MX_GPIO_Init+0x288>)
 8002440:	f004 fc03 	bl	8006c4a <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = LED_2_Pin;
 8002444:	2310      	movs	r3, #16
 8002446:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8002448:	2301      	movs	r3, #1
 800244a:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 800244c:	2300      	movs	r3, #0
 800244e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8002450:	2300      	movs	r3, #0
 8002452:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8002454:	2300      	movs	r3, #0
 8002456:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(LED_2_GPIO_Port, &GPIO_InitStruct);
 8002458:	463b      	mov	r3, r7
 800245a:	4619      	mov	r1, r3
 800245c:	485d      	ldr	r0, [pc, #372]	; (80025d4 <MX_GPIO_Init+0x288>)
 800245e:	f004 fbf4 	bl	8006c4a <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = LED_3_Pin;
 8002462:	2320      	movs	r3, #32
 8002464:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8002466:	2301      	movs	r3, #1
 8002468:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 800246a:	2300      	movs	r3, #0
 800246c:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 800246e:	2300      	movs	r3, #0
 8002470:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8002472:	2300      	movs	r3, #0
 8002474:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(LED_3_GPIO_Port, &GPIO_InitStruct);
 8002476:	463b      	mov	r3, r7
 8002478:	4619      	mov	r1, r3
 800247a:	4856      	ldr	r0, [pc, #344]	; (80025d4 <MX_GPIO_Init+0x288>)
 800247c:	f004 fbe5 	bl	8006c4a <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = LED_4_Pin;
 8002480:	2301      	movs	r3, #1
 8002482:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8002484:	2301      	movs	r3, #1
 8002486:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8002488:	2300      	movs	r3, #0
 800248a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 800248c:	2300      	movs	r3, #0
 800248e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8002490:	2300      	movs	r3, #0
 8002492:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(LED_4_GPIO_Port, &GPIO_InitStruct);
 8002494:	463b      	mov	r3, r7
 8002496:	4619      	mov	r1, r3
 8002498:	484f      	ldr	r0, [pc, #316]	; (80025d8 <MX_GPIO_Init+0x28c>)
 800249a:	f004 fbd6 	bl	8006c4a <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = LED_5_Pin;
 800249e:	2302      	movs	r3, #2
 80024a0:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 80024a2:	2301      	movs	r3, #1
 80024a4:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 80024a6:	2300      	movs	r3, #0
 80024a8:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80024aa:	2300      	movs	r3, #0
 80024ac:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80024ae:	2300      	movs	r3, #0
 80024b0:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(LED_5_GPIO_Port, &GPIO_InitStruct);
 80024b2:	463b      	mov	r3, r7
 80024b4:	4619      	mov	r1, r3
 80024b6:	4848      	ldr	r0, [pc, #288]	; (80025d8 <MX_GPIO_Init+0x28c>)
 80024b8:	f004 fbc7 	bl	8006c4a <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = LED_6_Pin;
 80024bc:	2304      	movs	r3, #4
 80024be:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 80024c0:	2301      	movs	r3, #1
 80024c2:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 80024c4:	2300      	movs	r3, #0
 80024c6:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80024c8:	2300      	movs	r3, #0
 80024ca:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80024cc:	2300      	movs	r3, #0
 80024ce:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(LED_6_GPIO_Port, &GPIO_InitStruct);
 80024d0:	463b      	mov	r3, r7
 80024d2:	4619      	mov	r1, r3
 80024d4:	4840      	ldr	r0, [pc, #256]	; (80025d8 <MX_GPIO_Init+0x28c>)
 80024d6:	f004 fbb8 	bl	8006c4a <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = LED_7_Pin;
 80024da:	2308      	movs	r3, #8
 80024dc:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 80024de:	2301      	movs	r3, #1
 80024e0:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 80024e2:	2300      	movs	r3, #0
 80024e4:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80024e6:	2300      	movs	r3, #0
 80024e8:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80024ea:	2300      	movs	r3, #0
 80024ec:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(LED_7_GPIO_Port, &GPIO_InitStruct);
 80024ee:	463b      	mov	r3, r7
 80024f0:	4619      	mov	r1, r3
 80024f2:	4839      	ldr	r0, [pc, #228]	; (80025d8 <MX_GPIO_Init+0x28c>)
 80024f4:	f004 fba9 	bl	8006c4a <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = LED_0_Pin;
 80024f8:	2304      	movs	r3, #4
 80024fa:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 80024fc:	2301      	movs	r3, #1
 80024fe:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8002500:	2300      	movs	r3, #0
 8002502:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8002504:	2300      	movs	r3, #0
 8002506:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8002508:	2300      	movs	r3, #0
 800250a:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(LED_0_GPIO_Port, &GPIO_InitStruct);
 800250c:	463b      	mov	r3, r7
 800250e:	4619      	mov	r1, r3
 8002510:	4830      	ldr	r0, [pc, #192]	; (80025d4 <MX_GPIO_Init+0x288>)
 8002512:	f004 fb9a 	bl	8006c4a <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = BTN_UP_Pin;
 8002516:	2301      	movs	r3, #1
 8002518:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 800251a:	2300      	movs	r3, #0
 800251c:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 800251e:	2301      	movs	r3, #1
 8002520:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(BTN_UP_GPIO_Port, &GPIO_InitStruct);
 8002522:	463b      	mov	r3, r7
 8002524:	4619      	mov	r1, r3
 8002526:	482f      	ldr	r0, [pc, #188]	; (80025e4 <MX_GPIO_Init+0x298>)
 8002528:	f004 fb8f 	bl	8006c4a <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = BTN_DOWN_Pin;
 800252c:	2302      	movs	r3, #2
 800252e:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 8002530:	2300      	movs	r3, #0
 8002532:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 8002534:	2301      	movs	r3, #1
 8002536:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(BTN_DOWN_GPIO_Port, &GPIO_InitStruct);
 8002538:	463b      	mov	r3, r7
 800253a:	4619      	mov	r1, r3
 800253c:	4829      	ldr	r0, [pc, #164]	; (80025e4 <MX_GPIO_Init+0x298>)
 800253e:	f004 fb84 	bl	8006c4a <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = BTN_LEFT_Pin;
 8002542:	2340      	movs	r3, #64	; 0x40
 8002544:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 8002546:	2300      	movs	r3, #0
 8002548:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 800254a:	2301      	movs	r3, #1
 800254c:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(BTN_LEFT_GPIO_Port, &GPIO_InitStruct);
 800254e:	463b      	mov	r3, r7
 8002550:	4619      	mov	r1, r3
 8002552:	4824      	ldr	r0, [pc, #144]	; (80025e4 <MX_GPIO_Init+0x298>)
 8002554:	f004 fb79 	bl	8006c4a <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = BTN_RIGHT_Pin;
 8002558:	f44f 7380 	mov.w	r3, #256	; 0x100
 800255c:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 800255e:	2300      	movs	r3, #0
 8002560:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 8002562:	2301      	movs	r3, #1
 8002564:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(BTN_RIGHT_GPIO_Port, &GPIO_InitStruct);
 8002566:	463b      	mov	r3, r7
 8002568:	4619      	mov	r1, r3
 800256a:	481e      	ldr	r0, [pc, #120]	; (80025e4 <MX_GPIO_Init+0x298>)
 800256c:	f004 fb6d 	bl	8006c4a <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = LCD_RST_Pin;
 8002570:	2308      	movs	r3, #8
 8002572:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8002574:	2301      	movs	r3, #1
 8002576:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8002578:	2300      	movs	r3, #0
 800257a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 800257c:	2300      	movs	r3, #0
 800257e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8002580:	2300      	movs	r3, #0
 8002582:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(LCD_RST_GPIO_Port, &GPIO_InitStruct);
 8002584:	463b      	mov	r3, r7
 8002586:	4619      	mov	r1, r3
 8002588:	4814      	ldr	r0, [pc, #80]	; (80025dc <MX_GPIO_Init+0x290>)
 800258a:	f004 fb5e 	bl	8006c4a <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = TCH_pending_request_Pin;
 800258e:	2340      	movs	r3, #64	; 0x40
 8002590:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8002592:	2301      	movs	r3, #1
 8002594:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8002596:	2300      	movs	r3, #0
 8002598:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 800259a:	2300      	movs	r3, #0
 800259c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 800259e:	2300      	movs	r3, #0
 80025a0:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(TCH_pending_request_GPIO_Port, &GPIO_InitStruct);
 80025a2:	463b      	mov	r3, r7
 80025a4:	4619      	mov	r1, r3
 80025a6:	480d      	ldr	r0, [pc, #52]	; (80025dc <MX_GPIO_Init+0x290>)
 80025a8:	f004 fb4f 	bl	8006c4a <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = TCH_ChipSelect_Pin;
 80025ac:	2302      	movs	r3, #2
 80025ae:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 80025b0:	2301      	movs	r3, #1
 80025b2:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 80025b4:	2300      	movs	r3, #0
 80025b6:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80025b8:	2300      	movs	r3, #0
 80025ba:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80025bc:	2300      	movs	r3, #0
 80025be:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(TCH_ChipSelect_GPIO_Port, &GPIO_InitStruct);
 80025c0:	463b      	mov	r3, r7
 80025c2:	4619      	mov	r1, r3
 80025c4:	4806      	ldr	r0, [pc, #24]	; (80025e0 <MX_GPIO_Init+0x294>)
 80025c6:	f004 fb40 	bl	8006c4a <LL_GPIO_Init>

}
 80025ca:	bf00      	nop
 80025cc:	3718      	adds	r7, #24
 80025ce:	46bd      	mov	sp, r7
 80025d0:	bd80      	pop	{r7, pc}
 80025d2:	bf00      	nop
 80025d4:	48001400 	.word	0x48001400
 80025d8:	48000800 	.word	0x48000800
 80025dc:	48000c00 	.word	0x48000c00
 80025e0:	48001000 	.word	0x48001000
 80025e4:	48001800 	.word	0x48001800

080025e8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80025e8:	b480      	push	{r7}
 80025ea:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 80025ec:	b672      	cpsid	i
}
 80025ee:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80025f0:	e7fe      	b.n	80025f0 <Error_Handler+0x8>
	...

080025f4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80025f4:	b580      	push	{r7, lr}
 80025f6:	b082      	sub	sp, #8
 80025f8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80025fa:	4b0f      	ldr	r3, [pc, #60]	; (8002638 <HAL_MspInit+0x44>)
 80025fc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80025fe:	4a0e      	ldr	r2, [pc, #56]	; (8002638 <HAL_MspInit+0x44>)
 8002600:	f043 0301 	orr.w	r3, r3, #1
 8002604:	6613      	str	r3, [r2, #96]	; 0x60
 8002606:	4b0c      	ldr	r3, [pc, #48]	; (8002638 <HAL_MspInit+0x44>)
 8002608:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800260a:	f003 0301 	and.w	r3, r3, #1
 800260e:	607b      	str	r3, [r7, #4]
 8002610:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002612:	4b09      	ldr	r3, [pc, #36]	; (8002638 <HAL_MspInit+0x44>)
 8002614:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002616:	4a08      	ldr	r2, [pc, #32]	; (8002638 <HAL_MspInit+0x44>)
 8002618:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800261c:	6593      	str	r3, [r2, #88]	; 0x58
 800261e:	4b06      	ldr	r3, [pc, #24]	; (8002638 <HAL_MspInit+0x44>)
 8002620:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002622:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002626:	603b      	str	r3, [r7, #0]
 8002628:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 800262a:	f002 fc63 	bl	8004ef4 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800262e:	bf00      	nop
 8002630:	3708      	adds	r7, #8
 8002632:	46bd      	mov	sp, r7
 8002634:	bd80      	pop	{r7, pc}
 8002636:	bf00      	nop
 8002638:	40021000 	.word	0x40021000

0800263c <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 800263c:	b580      	push	{r7, lr}
 800263e:	b09e      	sub	sp, #120	; 0x78
 8002640:	af00      	add	r7, sp, #0
 8002642:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002644:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8002648:	2200      	movs	r2, #0
 800264a:	601a      	str	r2, [r3, #0]
 800264c:	605a      	str	r2, [r3, #4]
 800264e:	609a      	str	r2, [r3, #8]
 8002650:	60da      	str	r2, [r3, #12]
 8002652:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002654:	f107 0310 	add.w	r3, r7, #16
 8002658:	2254      	movs	r2, #84	; 0x54
 800265a:	2100      	movs	r1, #0
 800265c:	4618      	mov	r0, r3
 800265e:	f007 f8b5 	bl	80097cc <memset>
  if(hadc->Instance==ADC4)
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	681b      	ldr	r3, [r3, #0]
 8002666:	4a33      	ldr	r2, [pc, #204]	; (8002734 <HAL_ADC_MspInit+0xf8>)
 8002668:	4293      	cmp	r3, r2
 800266a:	d15f      	bne.n	800272c <HAL_ADC_MspInit+0xf0>
  /* USER CODE BEGIN ADC4_MspInit 0 */

  /* USER CODE END ADC4_MspInit 0 */
  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC345;
 800266c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002670:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Adc345ClockSelection = RCC_ADC345CLKSOURCE_SYSCLK;
 8002672:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8002676:	65bb      	str	r3, [r7, #88]	; 0x58
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002678:	f107 0310 	add.w	r3, r7, #16
 800267c:	4618      	mov	r0, r3
 800267e:	f003 f945 	bl	800590c <HAL_RCCEx_PeriphCLKConfig>
 8002682:	4603      	mov	r3, r0
 8002684:	2b00      	cmp	r3, #0
 8002686:	d001      	beq.n	800268c <HAL_ADC_MspInit+0x50>
    {
      Error_Handler();
 8002688:	f7ff ffae 	bl	80025e8 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC345_CLK_ENABLE();
 800268c:	4b2a      	ldr	r3, [pc, #168]	; (8002738 <HAL_ADC_MspInit+0xfc>)
 800268e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002690:	4a29      	ldr	r2, [pc, #164]	; (8002738 <HAL_ADC_MspInit+0xfc>)
 8002692:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002696:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002698:	4b27      	ldr	r3, [pc, #156]	; (8002738 <HAL_ADC_MspInit+0xfc>)
 800269a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800269c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80026a0:	60fb      	str	r3, [r7, #12]
 80026a2:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80026a4:	4b24      	ldr	r3, [pc, #144]	; (8002738 <HAL_ADC_MspInit+0xfc>)
 80026a6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80026a8:	4a23      	ldr	r2, [pc, #140]	; (8002738 <HAL_ADC_MspInit+0xfc>)
 80026aa:	f043 0302 	orr.w	r3, r3, #2
 80026ae:	64d3      	str	r3, [r2, #76]	; 0x4c
 80026b0:	4b21      	ldr	r3, [pc, #132]	; (8002738 <HAL_ADC_MspInit+0xfc>)
 80026b2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80026b4:	f003 0302 	and.w	r3, r3, #2
 80026b8:	60bb      	str	r3, [r7, #8]
 80026ba:	68bb      	ldr	r3, [r7, #8]
    /**ADC4 GPIO Configuration
    PB14     ------> ADC4_IN4
    PB15     ------> ADC4_IN5
    */
    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 80026bc:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 80026c0:	667b      	str	r3, [r7, #100]	; 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80026c2:	2303      	movs	r3, #3
 80026c4:	66bb      	str	r3, [r7, #104]	; 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026c6:	2300      	movs	r3, #0
 80026c8:	66fb      	str	r3, [r7, #108]	; 0x6c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80026ca:	f107 0364 	add.w	r3, r7, #100	; 0x64
 80026ce:	4619      	mov	r1, r3
 80026d0:	481a      	ldr	r0, [pc, #104]	; (800273c <HAL_ADC_MspInit+0x100>)
 80026d2:	f002 f9e9 	bl	8004aa8 <HAL_GPIO_Init>

    /* ADC4 DMA Init */
    /* ADC4 Init */
    hdma_adc4.Instance = DMA1_Channel1;
 80026d6:	4b1a      	ldr	r3, [pc, #104]	; (8002740 <HAL_ADC_MspInit+0x104>)
 80026d8:	4a1a      	ldr	r2, [pc, #104]	; (8002744 <HAL_ADC_MspInit+0x108>)
 80026da:	601a      	str	r2, [r3, #0]
    hdma_adc4.Init.Request = DMA_REQUEST_ADC4;
 80026dc:	4b18      	ldr	r3, [pc, #96]	; (8002740 <HAL_ADC_MspInit+0x104>)
 80026de:	2226      	movs	r2, #38	; 0x26
 80026e0:	605a      	str	r2, [r3, #4]
    hdma_adc4.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80026e2:	4b17      	ldr	r3, [pc, #92]	; (8002740 <HAL_ADC_MspInit+0x104>)
 80026e4:	2200      	movs	r2, #0
 80026e6:	609a      	str	r2, [r3, #8]
    hdma_adc4.Init.PeriphInc = DMA_PINC_DISABLE;
 80026e8:	4b15      	ldr	r3, [pc, #84]	; (8002740 <HAL_ADC_MspInit+0x104>)
 80026ea:	2200      	movs	r2, #0
 80026ec:	60da      	str	r2, [r3, #12]
    hdma_adc4.Init.MemInc = DMA_MINC_ENABLE;
 80026ee:	4b14      	ldr	r3, [pc, #80]	; (8002740 <HAL_ADC_MspInit+0x104>)
 80026f0:	2280      	movs	r2, #128	; 0x80
 80026f2:	611a      	str	r2, [r3, #16]
    hdma_adc4.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80026f4:	4b12      	ldr	r3, [pc, #72]	; (8002740 <HAL_ADC_MspInit+0x104>)
 80026f6:	f44f 7280 	mov.w	r2, #256	; 0x100
 80026fa:	615a      	str	r2, [r3, #20]
    hdma_adc4.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80026fc:	4b10      	ldr	r3, [pc, #64]	; (8002740 <HAL_ADC_MspInit+0x104>)
 80026fe:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002702:	619a      	str	r2, [r3, #24]
    hdma_adc4.Init.Mode = DMA_CIRCULAR;
 8002704:	4b0e      	ldr	r3, [pc, #56]	; (8002740 <HAL_ADC_MspInit+0x104>)
 8002706:	2220      	movs	r2, #32
 8002708:	61da      	str	r2, [r3, #28]
    hdma_adc4.Init.Priority = DMA_PRIORITY_LOW;
 800270a:	4b0d      	ldr	r3, [pc, #52]	; (8002740 <HAL_ADC_MspInit+0x104>)
 800270c:	2200      	movs	r2, #0
 800270e:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc4) != HAL_OK)
 8002710:	480b      	ldr	r0, [pc, #44]	; (8002740 <HAL_ADC_MspInit+0x104>)
 8002712:	f001 ff57 	bl	80045c4 <HAL_DMA_Init>
 8002716:	4603      	mov	r3, r0
 8002718:	2b00      	cmp	r3, #0
 800271a:	d001      	beq.n	8002720 <HAL_ADC_MspInit+0xe4>
    {
      Error_Handler();
 800271c:	f7ff ff64 	bl	80025e8 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc4);
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	4a07      	ldr	r2, [pc, #28]	; (8002740 <HAL_ADC_MspInit+0x104>)
 8002724:	655a      	str	r2, [r3, #84]	; 0x54
 8002726:	4a06      	ldr	r2, [pc, #24]	; (8002740 <HAL_ADC_MspInit+0x104>)
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	6293      	str	r3, [r2, #40]	; 0x28
  /* USER CODE BEGIN ADC4_MspInit 1 */

  /* USER CODE END ADC4_MspInit 1 */
  }

}
 800272c:	bf00      	nop
 800272e:	3778      	adds	r7, #120	; 0x78
 8002730:	46bd      	mov	sp, r7
 8002732:	bd80      	pop	{r7, pc}
 8002734:	50000500 	.word	0x50000500
 8002738:	40021000 	.word	0x40021000
 800273c:	48000400 	.word	0x48000400
 8002740:	20000464 	.word	0x20000464
 8002744:	40020008 	.word	0x40020008

08002748 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002748:	b580      	push	{r7, lr}
 800274a:	b08a      	sub	sp, #40	; 0x28
 800274c:	af00      	add	r7, sp, #0
 800274e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002750:	f107 0314 	add.w	r3, r7, #20
 8002754:	2200      	movs	r2, #0
 8002756:	601a      	str	r2, [r3, #0]
 8002758:	605a      	str	r2, [r3, #4]
 800275a:	609a      	str	r2, [r3, #8]
 800275c:	60da      	str	r2, [r3, #12]
 800275e:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	681b      	ldr	r3, [r3, #0]
 8002764:	4a17      	ldr	r2, [pc, #92]	; (80027c4 <HAL_SPI_MspInit+0x7c>)
 8002766:	4293      	cmp	r3, r2
 8002768:	d127      	bne.n	80027ba <HAL_SPI_MspInit+0x72>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800276a:	4b17      	ldr	r3, [pc, #92]	; (80027c8 <HAL_SPI_MspInit+0x80>)
 800276c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800276e:	4a16      	ldr	r2, [pc, #88]	; (80027c8 <HAL_SPI_MspInit+0x80>)
 8002770:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8002774:	6613      	str	r3, [r2, #96]	; 0x60
 8002776:	4b14      	ldr	r3, [pc, #80]	; (80027c8 <HAL_SPI_MspInit+0x80>)
 8002778:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800277a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800277e:	613b      	str	r3, [r7, #16]
 8002780:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOG_CLK_ENABLE();
 8002782:	4b11      	ldr	r3, [pc, #68]	; (80027c8 <HAL_SPI_MspInit+0x80>)
 8002784:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002786:	4a10      	ldr	r2, [pc, #64]	; (80027c8 <HAL_SPI_MspInit+0x80>)
 8002788:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800278c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800278e:	4b0e      	ldr	r3, [pc, #56]	; (80027c8 <HAL_SPI_MspInit+0x80>)
 8002790:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002792:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002796:	60fb      	str	r3, [r7, #12]
 8002798:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PG2     ------> SPI1_SCK
    PG3     ------> SPI1_MISO
    PG4     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4;
 800279a:	231c      	movs	r3, #28
 800279c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800279e:	2302      	movs	r3, #2
 80027a0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027a2:	2300      	movs	r3, #0
 80027a4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80027a6:	2300      	movs	r3, #0
 80027a8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80027aa:	2305      	movs	r3, #5
 80027ac:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80027ae:	f107 0314 	add.w	r3, r7, #20
 80027b2:	4619      	mov	r1, r3
 80027b4:	4805      	ldr	r0, [pc, #20]	; (80027cc <HAL_SPI_MspInit+0x84>)
 80027b6:	f002 f977 	bl	8004aa8 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 80027ba:	bf00      	nop
 80027bc:	3728      	adds	r7, #40	; 0x28
 80027be:	46bd      	mov	sp, r7
 80027c0:	bd80      	pop	{r7, pc}
 80027c2:	bf00      	nop
 80027c4:	40013000 	.word	0x40013000
 80027c8:	40021000 	.word	0x40021000
 80027cc:	48001800 	.word	0x48001800

080027d0 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80027d0:	b480      	push	{r7}
 80027d2:	b085      	sub	sp, #20
 80027d4:	af00      	add	r7, sp, #0
 80027d6:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	681b      	ldr	r3, [r3, #0]
 80027dc:	4a0a      	ldr	r2, [pc, #40]	; (8002808 <HAL_TIM_Base_MspInit+0x38>)
 80027de:	4293      	cmp	r3, r2
 80027e0:	d10b      	bne.n	80027fa <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80027e2:	4b0a      	ldr	r3, [pc, #40]	; (800280c <HAL_TIM_Base_MspInit+0x3c>)
 80027e4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80027e6:	4a09      	ldr	r2, [pc, #36]	; (800280c <HAL_TIM_Base_MspInit+0x3c>)
 80027e8:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80027ec:	6613      	str	r3, [r2, #96]	; 0x60
 80027ee:	4b07      	ldr	r3, [pc, #28]	; (800280c <HAL_TIM_Base_MspInit+0x3c>)
 80027f0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80027f2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80027f6:	60fb      	str	r3, [r7, #12]
 80027f8:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 80027fa:	bf00      	nop
 80027fc:	3714      	adds	r7, #20
 80027fe:	46bd      	mov	sp, r7
 8002800:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002804:	4770      	bx	lr
 8002806:	bf00      	nop
 8002808:	40012c00 	.word	0x40012c00
 800280c:	40021000 	.word	0x40021000

08002810 <HAL_FMC_MspInit>:

}

static uint32_t FMC_Initialized = 0;

static void HAL_FMC_MspInit(void){
 8002810:	b580      	push	{r7, lr}
 8002812:	b086      	sub	sp, #24
 8002814:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FMC_MspInit 0 */

  /* USER CODE END FMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct ={0};
 8002816:	1d3b      	adds	r3, r7, #4
 8002818:	2200      	movs	r2, #0
 800281a:	601a      	str	r2, [r3, #0]
 800281c:	605a      	str	r2, [r3, #4]
 800281e:	609a      	str	r2, [r3, #8]
 8002820:	60da      	str	r2, [r3, #12]
 8002822:	611a      	str	r2, [r3, #16]
  if (FMC_Initialized) {
 8002824:	4b23      	ldr	r3, [pc, #140]	; (80028b4 <HAL_FMC_MspInit+0xa4>)
 8002826:	681b      	ldr	r3, [r3, #0]
 8002828:	2b00      	cmp	r3, #0
 800282a:	d13e      	bne.n	80028aa <HAL_FMC_MspInit+0x9a>
    return;
  }
  FMC_Initialized = 1;
 800282c:	4b21      	ldr	r3, [pc, #132]	; (80028b4 <HAL_FMC_MspInit+0xa4>)
 800282e:	2201      	movs	r2, #1
 8002830:	601a      	str	r2, [r3, #0]

  /* Peripheral clock enable */
  __HAL_RCC_FMC_CLK_ENABLE();
 8002832:	4b21      	ldr	r3, [pc, #132]	; (80028b8 <HAL_FMC_MspInit+0xa8>)
 8002834:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002836:	4a20      	ldr	r2, [pc, #128]	; (80028b8 <HAL_FMC_MspInit+0xa8>)
 8002838:	f043 0301 	orr.w	r3, r3, #1
 800283c:	6513      	str	r3, [r2, #80]	; 0x50
 800283e:	4b1e      	ldr	r3, [pc, #120]	; (80028b8 <HAL_FMC_MspInit+0xa8>)
 8002840:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002842:	f003 0301 	and.w	r3, r3, #1
 8002846:	603b      	str	r3, [r7, #0]
 8002848:	683b      	ldr	r3, [r7, #0]
  PD1   ------> FMC_D3
  PD4   ------> FMC_NOE
  PD5   ------> FMC_NWE
  PD7   ------> FMC_NE1
  */
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10
 800284a:	f64f 7380 	movw	r3, #65408	; 0xff80
 800284e:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14
                          |GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002850:	2302      	movs	r3, #2
 8002852:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002854:	2300      	movs	r3, #0
 8002856:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002858:	2303      	movs	r3, #3
 800285a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 800285c:	230c      	movs	r3, #12
 800285e:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002860:	1d3b      	adds	r3, r7, #4
 8002862:	4619      	mov	r1, r3
 8002864:	4815      	ldr	r0, [pc, #84]	; (80028bc <HAL_FMC_MspInit+0xac>)
 8002866:	f002 f91f 	bl	8004aa8 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_14
 800286a:	f24c 73b3 	movw	r3, #51123	; 0xc7b3
 800286e:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4
                          |GPIO_PIN_5|GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002870:	2302      	movs	r3, #2
 8002872:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002874:	2300      	movs	r3, #0
 8002876:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002878:	2303      	movs	r3, #3
 800287a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 800287c:	230c      	movs	r3, #12
 800287e:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002880:	1d3b      	adds	r3, r7, #4
 8002882:	4619      	mov	r1, r3
 8002884:	480e      	ldr	r0, [pc, #56]	; (80028c0 <HAL_FMC_MspInit+0xb0>)
 8002886:	f002 f90f 	bl	8004aa8 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = GPIO_PIN_5;
 800288a:	2320      	movs	r3, #32
 800288c:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800288e:	2302      	movs	r3, #2
 8002890:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002892:	2300      	movs	r3, #0
 8002894:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002896:	2303      	movs	r3, #3
 8002898:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 800289a:	230c      	movs	r3, #12
 800289c:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800289e:	1d3b      	adds	r3, r7, #4
 80028a0:	4619      	mov	r1, r3
 80028a2:	4808      	ldr	r0, [pc, #32]	; (80028c4 <HAL_FMC_MspInit+0xb4>)
 80028a4:	f002 f900 	bl	8004aa8 <HAL_GPIO_Init>
 80028a8:	e000      	b.n	80028ac <HAL_FMC_MspInit+0x9c>
    return;
 80028aa:	bf00      	nop

  /* USER CODE BEGIN FMC_MspInit 1 */

  /* USER CODE END FMC_MspInit 1 */
}
 80028ac:	3718      	adds	r7, #24
 80028ae:	46bd      	mov	sp, r7
 80028b0:	bd80      	pop	{r7, pc}
 80028b2:	bf00      	nop
 80028b4:	200005cc 	.word	0x200005cc
 80028b8:	40021000 	.word	0x40021000
 80028bc:	48001000 	.word	0x48001000
 80028c0:	48000c00 	.word	0x48000c00
 80028c4:	48001800 	.word	0x48001800

080028c8 <HAL_SRAM_MspInit>:

void HAL_SRAM_MspInit(SRAM_HandleTypeDef* hsram){
 80028c8:	b580      	push	{r7, lr}
 80028ca:	b082      	sub	sp, #8
 80028cc:	af00      	add	r7, sp, #0
 80028ce:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SRAM_MspInit 0 */

  /* USER CODE END SRAM_MspInit 0 */
  HAL_FMC_MspInit();
 80028d0:	f7ff ff9e 	bl	8002810 <HAL_FMC_MspInit>
  /* USER CODE BEGIN SRAM_MspInit 1 */

  /* USER CODE END SRAM_MspInit 1 */
}
 80028d4:	bf00      	nop
 80028d6:	3708      	adds	r7, #8
 80028d8:	46bd      	mov	sp, r7
 80028da:	bd80      	pop	{r7, pc}

080028dc <LL_TIM_ClearFlag_UPDATE>:
  * @rmtoll SR           UIF           LL_TIM_ClearFlag_UPDATE
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_ClearFlag_UPDATE(TIM_TypeDef *TIMx)
{
 80028dc:	b480      	push	{r7}
 80028de:	b083      	sub	sp, #12
 80028e0:	af00      	add	r7, sp, #0
 80028e2:	6078      	str	r0, [r7, #4]
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	f06f 0201 	mvn.w	r2, #1
 80028ea:	611a      	str	r2, [r3, #16]
}
 80028ec:	bf00      	nop
 80028ee:	370c      	adds	r7, #12
 80028f0:	46bd      	mov	sp, r7
 80028f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028f6:	4770      	bx	lr

080028f8 <LL_TIM_IsActiveFlag_UPDATE>:
  * @rmtoll SR           UIF           LL_TIM_IsActiveFlag_UPDATE
  * @param  TIMx Timer instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_UPDATE(TIM_TypeDef *TIMx)
{
 80028f8:	b480      	push	{r7}
 80028fa:	b083      	sub	sp, #12
 80028fc:	af00      	add	r7, sp, #0
 80028fe:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(TIMx->SR, TIM_SR_UIF) == (TIM_SR_UIF)) ? 1UL : 0UL);
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	691b      	ldr	r3, [r3, #16]
 8002904:	f003 0301 	and.w	r3, r3, #1
 8002908:	2b01      	cmp	r3, #1
 800290a:	d101      	bne.n	8002910 <LL_TIM_IsActiveFlag_UPDATE+0x18>
 800290c:	2301      	movs	r3, #1
 800290e:	e000      	b.n	8002912 <LL_TIM_IsActiveFlag_UPDATE+0x1a>
 8002910:	2300      	movs	r3, #0
}
 8002912:	4618      	mov	r0, r3
 8002914:	370c      	adds	r7, #12
 8002916:	46bd      	mov	sp, r7
 8002918:	f85d 7b04 	ldr.w	r7, [sp], #4
 800291c:	4770      	bx	lr

0800291e <LL_TIM_IsEnabledIT_UPDATE>:
  * @rmtoll DIER         UIE           LL_TIM_IsEnabledIT_UPDATE
  * @param  TIMx Timer instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_TIM_IsEnabledIT_UPDATE(TIM_TypeDef *TIMx)
{
 800291e:	b480      	push	{r7}
 8002920:	b083      	sub	sp, #12
 8002922:	af00      	add	r7, sp, #0
 8002924:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(TIMx->DIER, TIM_DIER_UIE) == (TIM_DIER_UIE)) ? 1UL : 0UL);
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	68db      	ldr	r3, [r3, #12]
 800292a:	f003 0301 	and.w	r3, r3, #1
 800292e:	2b01      	cmp	r3, #1
 8002930:	d101      	bne.n	8002936 <LL_TIM_IsEnabledIT_UPDATE+0x18>
 8002932:	2301      	movs	r3, #1
 8002934:	e000      	b.n	8002938 <LL_TIM_IsEnabledIT_UPDATE+0x1a>
 8002936:	2300      	movs	r3, #0
}
 8002938:	4618      	mov	r0, r3
 800293a:	370c      	adds	r7, #12
 800293c:	46bd      	mov	sp, r7
 800293e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002942:	4770      	bx	lr

08002944 <LL_USART_IsActiveFlag_RXNE_RXFNE>:
{
 8002944:	b480      	push	{r7}
 8002946:	b083      	sub	sp, #12
 8002948:	af00      	add	r7, sp, #0
 800294a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->ISR, USART_ISR_RXNE_RXFNE) == (USART_ISR_RXNE_RXFNE)) ? 1UL : 0UL);
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	69db      	ldr	r3, [r3, #28]
 8002950:	f003 0320 	and.w	r3, r3, #32
 8002954:	2b20      	cmp	r3, #32
 8002956:	d101      	bne.n	800295c <LL_USART_IsActiveFlag_RXNE_RXFNE+0x18>
 8002958:	2301      	movs	r3, #1
 800295a:	e000      	b.n	800295e <LL_USART_IsActiveFlag_RXNE_RXFNE+0x1a>
 800295c:	2300      	movs	r3, #0
}
 800295e:	4618      	mov	r0, r3
 8002960:	370c      	adds	r7, #12
 8002962:	46bd      	mov	sp, r7
 8002964:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002968:	4770      	bx	lr

0800296a <LL_USART_IsActiveFlag_TXE_TXFNF>:
{
 800296a:	b480      	push	{r7}
 800296c:	b083      	sub	sp, #12
 800296e:	af00      	add	r7, sp, #0
 8002970:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->ISR, USART_ISR_TXE_TXFNF) == (USART_ISR_TXE_TXFNF)) ? 1UL : 0UL);
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	69db      	ldr	r3, [r3, #28]
 8002976:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800297a:	2b80      	cmp	r3, #128	; 0x80
 800297c:	d101      	bne.n	8002982 <LL_USART_IsActiveFlag_TXE_TXFNF+0x18>
 800297e:	2301      	movs	r3, #1
 8002980:	e000      	b.n	8002984 <LL_USART_IsActiveFlag_TXE_TXFNF+0x1a>
 8002982:	2300      	movs	r3, #0
}
 8002984:	4618      	mov	r0, r3
 8002986:	370c      	adds	r7, #12
 8002988:	46bd      	mov	sp, r7
 800298a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800298e:	4770      	bx	lr

08002990 <LL_USART_IsEnabledIT_RXNE_RXFNE>:
  * @rmtoll CR1        RXNEIE_RXFNEIE  LL_USART_IsEnabledIT_RXNE_RXFNE
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsEnabledIT_RXNE_RXFNE(USART_TypeDef *USARTx)
{
 8002990:	b480      	push	{r7}
 8002992:	b083      	sub	sp, #12
 8002994:	af00      	add	r7, sp, #0
 8002996:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->CR1, USART_CR1_RXNEIE_RXFNEIE) == (USART_CR1_RXNEIE_RXFNEIE)) ? 1UL : 0UL);
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	681b      	ldr	r3, [r3, #0]
 800299c:	f003 0320 	and.w	r3, r3, #32
 80029a0:	2b20      	cmp	r3, #32
 80029a2:	d101      	bne.n	80029a8 <LL_USART_IsEnabledIT_RXNE_RXFNE+0x18>
 80029a4:	2301      	movs	r3, #1
 80029a6:	e000      	b.n	80029aa <LL_USART_IsEnabledIT_RXNE_RXFNE+0x1a>
 80029a8:	2300      	movs	r3, #0
}
 80029aa:	4618      	mov	r0, r3
 80029ac:	370c      	adds	r7, #12
 80029ae:	46bd      	mov	sp, r7
 80029b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029b4:	4770      	bx	lr

080029b6 <LL_USART_IsEnabledIT_TXE_TXFNF>:
  * @rmtoll CR1         TXEIE_TXFNFIE  LL_USART_IsEnabledIT_TXE_TXFNF
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsEnabledIT_TXE_TXFNF(USART_TypeDef *USARTx)
{
 80029b6:	b480      	push	{r7}
 80029b8:	b083      	sub	sp, #12
 80029ba:	af00      	add	r7, sp, #0
 80029bc:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->CR1, USART_CR1_TXEIE_TXFNFIE) == (USART_CR1_TXEIE_TXFNFIE)) ? 1UL : 0UL);
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	681b      	ldr	r3, [r3, #0]
 80029c2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80029c6:	2b80      	cmp	r3, #128	; 0x80
 80029c8:	d101      	bne.n	80029ce <LL_USART_IsEnabledIT_TXE_TXFNF+0x18>
 80029ca:	2301      	movs	r3, #1
 80029cc:	e000      	b.n	80029d0 <LL_USART_IsEnabledIT_TXE_TXFNF+0x1a>
 80029ce:	2300      	movs	r3, #0
}
 80029d0:	4618      	mov	r0, r3
 80029d2:	370c      	adds	r7, #12
 80029d4:	46bd      	mov	sp, r7
 80029d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029da:	4770      	bx	lr

080029dc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80029dc:	b480      	push	{r7}
 80029de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80029e0:	e7fe      	b.n	80029e0 <NMI_Handler+0x4>

080029e2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80029e2:	b480      	push	{r7}
 80029e4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80029e6:	e7fe      	b.n	80029e6 <HardFault_Handler+0x4>

080029e8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80029e8:	b480      	push	{r7}
 80029ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80029ec:	e7fe      	b.n	80029ec <MemManage_Handler+0x4>

080029ee <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80029ee:	b480      	push	{r7}
 80029f0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80029f2:	e7fe      	b.n	80029f2 <BusFault_Handler+0x4>

080029f4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80029f4:	b480      	push	{r7}
 80029f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80029f8:	e7fe      	b.n	80029f8 <UsageFault_Handler+0x4>

080029fa <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80029fa:	b480      	push	{r7}
 80029fc:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80029fe:	bf00      	nop
 8002a00:	46bd      	mov	sp, r7
 8002a02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a06:	4770      	bx	lr

08002a08 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002a08:	b480      	push	{r7}
 8002a0a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002a0c:	bf00      	nop
 8002a0e:	46bd      	mov	sp, r7
 8002a10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a14:	4770      	bx	lr

08002a16 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002a16:	b480      	push	{r7}
 8002a18:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002a1a:	bf00      	nop
 8002a1c:	46bd      	mov	sp, r7
 8002a1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a22:	4770      	bx	lr

08002a24 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002a24:	b580      	push	{r7, lr}
 8002a26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002a28:	f000 f95c 	bl	8002ce4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002a2c:	bf00      	nop
 8002a2e:	bd80      	pop	{r7, pc}

08002a30 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8002a30:	b580      	push	{r7, lr}
 8002a32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc4);
 8002a34:	4802      	ldr	r0, [pc, #8]	; (8002a40 <DMA1_Channel1_IRQHandler+0x10>)
 8002a36:	f001 fee8 	bl	800480a <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8002a3a:	bf00      	nop
 8002a3c:	bd80      	pop	{r7, pc}
 8002a3e:	bf00      	nop
 8002a40:	20000464 	.word	0x20000464

08002a44 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt / USART3 wake-up interrupt through EXTI line 28.
  */
void USART3_IRQHandler(void)
{
 8002a44:	b580      	push	{r7, lr}
 8002a46:	af00      	add	r7, sp, #0

	// ------ Odzivanje na novo-sprejeti podatek (zastavica RXNE = Receive data register not empty) -------


		// Najprej preverimo, �?e je ta specifi�?na prekinitev sploh omogo�?ena. Uporabimo LL funkcijo.
		if( LL_USART_IsEnabledIT_RXNE_RXFNE(USART3) )		// sploh omogo�?ena prekinitev ob RXNE?
 8002a48:	480e      	ldr	r0, [pc, #56]	; (8002a84 <USART3_IRQHandler+0x40>)
 8002a4a:	f7ff ffa1 	bl	8002990 <LL_USART_IsEnabledIT_RXNE_RXFNE>
 8002a4e:	4603      	mov	r3, r0
 8002a50:	2b00      	cmp	r3, #0
 8002a52:	d007      	beq.n	8002a64 <USART3_IRQHandler+0x20>
		{
			// Če je prekinitev omogo�?ena, potem preverimo še, �?e je postavljena ustrezna zastavica.
			if( LL_USART_IsActiveFlag_RXNE_RXFNE (USART3) )	// postavljena zastavica RXNE?
 8002a54:	480b      	ldr	r0, [pc, #44]	; (8002a84 <USART3_IRQHandler+0x40>)
 8002a56:	f7ff ff75 	bl	8002944 <LL_USART_IsActiveFlag_RXNE_RXFNE>
 8002a5a:	4603      	mov	r3, r0
 8002a5c:	2b00      	cmp	r3, #0
 8002a5e:	d001      	beq.n	8002a64 <USART3_IRQHandler+0x20>
			{
				// Če je ta specifi�?na prekinitev omogo�?ena in �?e je postavljena zastavica tega specifi�?nega
				// prekinitvenega dogodka, potem se odzovemo s klicem ustrezne "callback" rutine.

					// DOPOLNI done
				SCI_receive_char_Callback();
 8002a60:	f005 fbf8 	bl	8008254 <SCI_receive_char_Callback>


	// ------ Odzivanje na sprostitev oddajnega podatkovnega registra TDR (zastavica TXE = Transmitter Empty) -------

		// Najprej preverimo, �?e je ta specifi�?na prekinitev sploh omogo�?ena. Uporabimo LL funkcijo.
		if( LL_USART_IsEnabledIT_TXE_TXFNF (USART3) )		// sploh omogo�?ena prekinitev ob TXE?
 8002a64:	4807      	ldr	r0, [pc, #28]	; (8002a84 <USART3_IRQHandler+0x40>)
 8002a66:	f7ff ffa6 	bl	80029b6 <LL_USART_IsEnabledIT_TXE_TXFNF>
 8002a6a:	4603      	mov	r3, r0
 8002a6c:	2b00      	cmp	r3, #0
 8002a6e:	d007      	beq.n	8002a80 <USART3_IRQHandler+0x3c>
		{
			// Če je prekinitev omogo�?ena, potem preverimo še, �?e je postavljena ustrezna zastavica.
			if( LL_USART_IsActiveFlag_TXE_TXFNF(USART3) )		// postavljena zastavica TXE?
 8002a70:	4804      	ldr	r0, [pc, #16]	; (8002a84 <USART3_IRQHandler+0x40>)
 8002a72:	f7ff ff7a 	bl	800296a <LL_USART_IsActiveFlag_TXE_TXFNF>
 8002a76:	4603      	mov	r3, r0
 8002a78:	2b00      	cmp	r3, #0
 8002a7a:	d001      	beq.n	8002a80 <USART3_IRQHandler+0x3c>
			{
				// Če je ta specifi�?na prekinitev omogo�?ena in �?e je postavljena zastavica tega specifi�?nega
				// prekinitvenega dogodka, potem se odzovemo s klicem ustrezne "callback" rutine.

					// DOPOLNI done
				SCI_transmit_char_Callback();
 8002a7c:	f005 fbfc 	bl	8008278 <SCI_transmit_char_Callback>

  /* USER CODE END USART3_IRQn 0 */
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8002a80:	bf00      	nop
 8002a82:	bd80      	pop	{r7, pc}
 8002a84:	40004800 	.word	0x40004800

08002a88 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC3 channel underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8002a88:	b580      	push	{r7, lr}
 8002a8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

	if( LL_TIM_IsEnabledIT_UPDATE (TIM6) )
 8002a8c:	4809      	ldr	r0, [pc, #36]	; (8002ab4 <TIM6_DAC_IRQHandler+0x2c>)
 8002a8e:	f7ff ff46 	bl	800291e <LL_TIM_IsEnabledIT_UPDATE>
 8002a92:	4603      	mov	r3, r0
 8002a94:	2b00      	cmp	r3, #0
 8002a96:	d00a      	beq.n	8002aae <TIM6_DAC_IRQHandler+0x26>
	{

		if( LL_TIM_IsActiveFlag_UPDATE (TIM6) )
 8002a98:	4806      	ldr	r0, [pc, #24]	; (8002ab4 <TIM6_DAC_IRQHandler+0x2c>)
 8002a9a:	f7ff ff2d 	bl	80028f8 <LL_TIM_IsActiveFlag_UPDATE>
 8002a9e:	4603      	mov	r3, r0
 8002aa0:	2b00      	cmp	r3, #0
 8002aa2:	d004      	beq.n	8002aae <TIM6_DAC_IRQHandler+0x26>
		{

			PSERV_run_services_Callback();
 8002aa4:	f006 f9ca 	bl	8008e3c <PSERV_run_services_Callback>
			LL_TIM_ClearFlag_UPDATE(TIM6);
 8002aa8:	4802      	ldr	r0, [pc, #8]	; (8002ab4 <TIM6_DAC_IRQHandler+0x2c>)
 8002aaa:	f7ff ff17 	bl	80028dc <LL_TIM_ClearFlag_UPDATE>
  /* USER CODE END TIM6_DAC_IRQn 0 */

  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8002aae:	bf00      	nop
 8002ab0:	bd80      	pop	{r7, pc}
 8002ab2:	bf00      	nop
 8002ab4:	40001000 	.word	0x40001000

08002ab8 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002ab8:	b580      	push	{r7, lr}
 8002aba:	b086      	sub	sp, #24
 8002abc:	af00      	add	r7, sp, #0
 8002abe:	60f8      	str	r0, [r7, #12]
 8002ac0:	60b9      	str	r1, [r7, #8]
 8002ac2:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002ac4:	2300      	movs	r3, #0
 8002ac6:	617b      	str	r3, [r7, #20]
 8002ac8:	e00a      	b.n	8002ae0 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8002aca:	f3af 8000 	nop.w
 8002ace:	4601      	mov	r1, r0
 8002ad0:	68bb      	ldr	r3, [r7, #8]
 8002ad2:	1c5a      	adds	r2, r3, #1
 8002ad4:	60ba      	str	r2, [r7, #8]
 8002ad6:	b2ca      	uxtb	r2, r1
 8002ad8:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002ada:	697b      	ldr	r3, [r7, #20]
 8002adc:	3301      	adds	r3, #1
 8002ade:	617b      	str	r3, [r7, #20]
 8002ae0:	697a      	ldr	r2, [r7, #20]
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	429a      	cmp	r2, r3
 8002ae6:	dbf0      	blt.n	8002aca <_read+0x12>
	}

return len;
 8002ae8:	687b      	ldr	r3, [r7, #4]
}
 8002aea:	4618      	mov	r0, r3
 8002aec:	3718      	adds	r7, #24
 8002aee:	46bd      	mov	sp, r7
 8002af0:	bd80      	pop	{r7, pc}

08002af2 <_close>:
	}
	return len;
}

int _close(int file)
{
 8002af2:	b480      	push	{r7}
 8002af4:	b083      	sub	sp, #12
 8002af6:	af00      	add	r7, sp, #0
 8002af8:	6078      	str	r0, [r7, #4]
	return -1;
 8002afa:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002afe:	4618      	mov	r0, r3
 8002b00:	370c      	adds	r7, #12
 8002b02:	46bd      	mov	sp, r7
 8002b04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b08:	4770      	bx	lr

08002b0a <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002b0a:	b480      	push	{r7}
 8002b0c:	b083      	sub	sp, #12
 8002b0e:	af00      	add	r7, sp, #0
 8002b10:	6078      	str	r0, [r7, #4]
 8002b12:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8002b14:	683b      	ldr	r3, [r7, #0]
 8002b16:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002b1a:	605a      	str	r2, [r3, #4]
	return 0;
 8002b1c:	2300      	movs	r3, #0
}
 8002b1e:	4618      	mov	r0, r3
 8002b20:	370c      	adds	r7, #12
 8002b22:	46bd      	mov	sp, r7
 8002b24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b28:	4770      	bx	lr

08002b2a <_isatty>:

int _isatty(int file)
{
 8002b2a:	b480      	push	{r7}
 8002b2c:	b083      	sub	sp, #12
 8002b2e:	af00      	add	r7, sp, #0
 8002b30:	6078      	str	r0, [r7, #4]
	return 1;
 8002b32:	2301      	movs	r3, #1
}
 8002b34:	4618      	mov	r0, r3
 8002b36:	370c      	adds	r7, #12
 8002b38:	46bd      	mov	sp, r7
 8002b3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b3e:	4770      	bx	lr

08002b40 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002b40:	b480      	push	{r7}
 8002b42:	b085      	sub	sp, #20
 8002b44:	af00      	add	r7, sp, #0
 8002b46:	60f8      	str	r0, [r7, #12]
 8002b48:	60b9      	str	r1, [r7, #8]
 8002b4a:	607a      	str	r2, [r7, #4]
	return 0;
 8002b4c:	2300      	movs	r3, #0
}
 8002b4e:	4618      	mov	r0, r3
 8002b50:	3714      	adds	r7, #20
 8002b52:	46bd      	mov	sp, r7
 8002b54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b58:	4770      	bx	lr
	...

08002b5c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002b5c:	b580      	push	{r7, lr}
 8002b5e:	b086      	sub	sp, #24
 8002b60:	af00      	add	r7, sp, #0
 8002b62:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002b64:	4a14      	ldr	r2, [pc, #80]	; (8002bb8 <_sbrk+0x5c>)
 8002b66:	4b15      	ldr	r3, [pc, #84]	; (8002bbc <_sbrk+0x60>)
 8002b68:	1ad3      	subs	r3, r2, r3
 8002b6a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002b6c:	697b      	ldr	r3, [r7, #20]
 8002b6e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002b70:	4b13      	ldr	r3, [pc, #76]	; (8002bc0 <_sbrk+0x64>)
 8002b72:	681b      	ldr	r3, [r3, #0]
 8002b74:	2b00      	cmp	r3, #0
 8002b76:	d102      	bne.n	8002b7e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002b78:	4b11      	ldr	r3, [pc, #68]	; (8002bc0 <_sbrk+0x64>)
 8002b7a:	4a12      	ldr	r2, [pc, #72]	; (8002bc4 <_sbrk+0x68>)
 8002b7c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002b7e:	4b10      	ldr	r3, [pc, #64]	; (8002bc0 <_sbrk+0x64>)
 8002b80:	681a      	ldr	r2, [r3, #0]
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	4413      	add	r3, r2
 8002b86:	693a      	ldr	r2, [r7, #16]
 8002b88:	429a      	cmp	r2, r3
 8002b8a:	d207      	bcs.n	8002b9c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002b8c:	f006 fde4 	bl	8009758 <__errno>
 8002b90:	4603      	mov	r3, r0
 8002b92:	220c      	movs	r2, #12
 8002b94:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002b96:	f04f 33ff 	mov.w	r3, #4294967295
 8002b9a:	e009      	b.n	8002bb0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002b9c:	4b08      	ldr	r3, [pc, #32]	; (8002bc0 <_sbrk+0x64>)
 8002b9e:	681b      	ldr	r3, [r3, #0]
 8002ba0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002ba2:	4b07      	ldr	r3, [pc, #28]	; (8002bc0 <_sbrk+0x64>)
 8002ba4:	681a      	ldr	r2, [r3, #0]
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	4413      	add	r3, r2
 8002baa:	4a05      	ldr	r2, [pc, #20]	; (8002bc0 <_sbrk+0x64>)
 8002bac:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002bae:	68fb      	ldr	r3, [r7, #12]
}
 8002bb0:	4618      	mov	r0, r3
 8002bb2:	3718      	adds	r7, #24
 8002bb4:	46bd      	mov	sp, r7
 8002bb6:	bd80      	pop	{r7, pc}
 8002bb8:	20020000 	.word	0x20020000
 8002bbc:	00000400 	.word	0x00000400
 8002bc0:	200005d0 	.word	0x200005d0
 8002bc4:	20000be0 	.word	0x20000be0

08002bc8 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8002bc8:	b480      	push	{r7}
 8002bca:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8002bcc:	4b06      	ldr	r3, [pc, #24]	; (8002be8 <SystemInit+0x20>)
 8002bce:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002bd2:	4a05      	ldr	r2, [pc, #20]	; (8002be8 <SystemInit+0x20>)
 8002bd4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002bd8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002bdc:	bf00      	nop
 8002bde:	46bd      	mov	sp, r7
 8002be0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002be4:	4770      	bx	lr
 8002be6:	bf00      	nop
 8002be8:	e000ed00 	.word	0xe000ed00

08002bec <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8002bec:	480d      	ldr	r0, [pc, #52]	; (8002c24 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8002bee:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002bf0:	480d      	ldr	r0, [pc, #52]	; (8002c28 <LoopForever+0x6>)
  ldr r1, =_edata
 8002bf2:	490e      	ldr	r1, [pc, #56]	; (8002c2c <LoopForever+0xa>)
  ldr r2, =_sidata
 8002bf4:	4a0e      	ldr	r2, [pc, #56]	; (8002c30 <LoopForever+0xe>)
  movs r3, #0
 8002bf6:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8002bf8:	e002      	b.n	8002c00 <LoopCopyDataInit>

08002bfa <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002bfa:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002bfc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002bfe:	3304      	adds	r3, #4

08002c00 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002c00:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002c02:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002c04:	d3f9      	bcc.n	8002bfa <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002c06:	4a0b      	ldr	r2, [pc, #44]	; (8002c34 <LoopForever+0x12>)
  ldr r4, =_ebss
 8002c08:	4c0b      	ldr	r4, [pc, #44]	; (8002c38 <LoopForever+0x16>)
  movs r3, #0
 8002c0a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002c0c:	e001      	b.n	8002c12 <LoopFillZerobss>

08002c0e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002c0e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002c10:	3204      	adds	r2, #4

08002c12 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002c12:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002c14:	d3fb      	bcc.n	8002c0e <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8002c16:	f7ff ffd7 	bl	8002bc8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002c1a:	f006 fda3 	bl	8009764 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8002c1e:	f7ff f803 	bl	8001c28 <main>

08002c22 <LoopForever>:

LoopForever:
    b LoopForever
 8002c22:	e7fe      	b.n	8002c22 <LoopForever>
  ldr   r0, =_estack
 8002c24:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002c28:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002c2c:	20000090 	.word	0x20000090
  ldr r2, =_sidata
 8002c30:	0807f1c4 	.word	0x0807f1c4
  ldr r2, =_sbss
 8002c34:	20000090 	.word	0x20000090
  ldr r4, =_ebss
 8002c38:	20000bdc 	.word	0x20000bdc

08002c3c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002c3c:	e7fe      	b.n	8002c3c <ADC1_2_IRQHandler>

08002c3e <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002c3e:	b580      	push	{r7, lr}
 8002c40:	b082      	sub	sp, #8
 8002c42:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8002c44:	2300      	movs	r3, #0
 8002c46:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002c48:	2003      	movs	r0, #3
 8002c4a:	f001 fc7b 	bl	8004544 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002c4e:	200e      	movs	r0, #14
 8002c50:	f000 f80e 	bl	8002c70 <HAL_InitTick>
 8002c54:	4603      	mov	r3, r0
 8002c56:	2b00      	cmp	r3, #0
 8002c58:	d002      	beq.n	8002c60 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8002c5a:	2301      	movs	r3, #1
 8002c5c:	71fb      	strb	r3, [r7, #7]
 8002c5e:	e001      	b.n	8002c64 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8002c60:	f7ff fcc8 	bl	80025f4 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8002c64:	79fb      	ldrb	r3, [r7, #7]

}
 8002c66:	4618      	mov	r0, r3
 8002c68:	3708      	adds	r7, #8
 8002c6a:	46bd      	mov	sp, r7
 8002c6c:	bd80      	pop	{r7, pc}
	...

08002c70 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002c70:	b580      	push	{r7, lr}
 8002c72:	b084      	sub	sp, #16
 8002c74:	af00      	add	r7, sp, #0
 8002c76:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8002c78:	2300      	movs	r3, #0
 8002c7a:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8002c7c:	4b16      	ldr	r3, [pc, #88]	; (8002cd8 <HAL_InitTick+0x68>)
 8002c7e:	681b      	ldr	r3, [r3, #0]
 8002c80:	2b00      	cmp	r3, #0
 8002c82:	d022      	beq.n	8002cca <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8002c84:	4b15      	ldr	r3, [pc, #84]	; (8002cdc <HAL_InitTick+0x6c>)
 8002c86:	681a      	ldr	r2, [r3, #0]
 8002c88:	4b13      	ldr	r3, [pc, #76]	; (8002cd8 <HAL_InitTick+0x68>)
 8002c8a:	681b      	ldr	r3, [r3, #0]
 8002c8c:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8002c90:	fbb1 f3f3 	udiv	r3, r1, r3
 8002c94:	fbb2 f3f3 	udiv	r3, r2, r3
 8002c98:	4618      	mov	r0, r3
 8002c9a:	f001 fc86 	bl	80045aa <HAL_SYSTICK_Config>
 8002c9e:	4603      	mov	r3, r0
 8002ca0:	2b00      	cmp	r3, #0
 8002ca2:	d10f      	bne.n	8002cc4 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	2b0f      	cmp	r3, #15
 8002ca8:	d809      	bhi.n	8002cbe <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002caa:	2200      	movs	r2, #0
 8002cac:	6879      	ldr	r1, [r7, #4]
 8002cae:	f04f 30ff 	mov.w	r0, #4294967295
 8002cb2:	f001 fc52 	bl	800455a <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002cb6:	4a0a      	ldr	r2, [pc, #40]	; (8002ce0 <HAL_InitTick+0x70>)
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	6013      	str	r3, [r2, #0]
 8002cbc:	e007      	b.n	8002cce <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8002cbe:	2301      	movs	r3, #1
 8002cc0:	73fb      	strb	r3, [r7, #15]
 8002cc2:	e004      	b.n	8002cce <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8002cc4:	2301      	movs	r3, #1
 8002cc6:	73fb      	strb	r3, [r7, #15]
 8002cc8:	e001      	b.n	8002cce <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8002cca:	2301      	movs	r3, #1
 8002ccc:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8002cce:	7bfb      	ldrb	r3, [r7, #15]
}
 8002cd0:	4618      	mov	r0, r3
 8002cd2:	3710      	adds	r7, #16
 8002cd4:	46bd      	mov	sp, r7
 8002cd6:	bd80      	pop	{r7, pc}
 8002cd8:	20000018 	.word	0x20000018
 8002cdc:	20000010 	.word	0x20000010
 8002ce0:	20000014 	.word	0x20000014

08002ce4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002ce4:	b480      	push	{r7}
 8002ce6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002ce8:	4b05      	ldr	r3, [pc, #20]	; (8002d00 <HAL_IncTick+0x1c>)
 8002cea:	681a      	ldr	r2, [r3, #0]
 8002cec:	4b05      	ldr	r3, [pc, #20]	; (8002d04 <HAL_IncTick+0x20>)
 8002cee:	681b      	ldr	r3, [r3, #0]
 8002cf0:	4413      	add	r3, r2
 8002cf2:	4a03      	ldr	r2, [pc, #12]	; (8002d00 <HAL_IncTick+0x1c>)
 8002cf4:	6013      	str	r3, [r2, #0]
}
 8002cf6:	bf00      	nop
 8002cf8:	46bd      	mov	sp, r7
 8002cfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cfe:	4770      	bx	lr
 8002d00:	200005d4 	.word	0x200005d4
 8002d04:	20000018 	.word	0x20000018

08002d08 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002d08:	b480      	push	{r7}
 8002d0a:	af00      	add	r7, sp, #0
  return uwTick;
 8002d0c:	4b03      	ldr	r3, [pc, #12]	; (8002d1c <HAL_GetTick+0x14>)
 8002d0e:	681b      	ldr	r3, [r3, #0]
}
 8002d10:	4618      	mov	r0, r3
 8002d12:	46bd      	mov	sp, r7
 8002d14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d18:	4770      	bx	lr
 8002d1a:	bf00      	nop
 8002d1c:	200005d4 	.word	0x200005d4

08002d20 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002d20:	b580      	push	{r7, lr}
 8002d22:	b084      	sub	sp, #16
 8002d24:	af00      	add	r7, sp, #0
 8002d26:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002d28:	f7ff ffee 	bl	8002d08 <HAL_GetTick>
 8002d2c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002d32:	68fb      	ldr	r3, [r7, #12]
 8002d34:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002d38:	d004      	beq.n	8002d44 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 8002d3a:	4b09      	ldr	r3, [pc, #36]	; (8002d60 <HAL_Delay+0x40>)
 8002d3c:	681b      	ldr	r3, [r3, #0]
 8002d3e:	68fa      	ldr	r2, [r7, #12]
 8002d40:	4413      	add	r3, r2
 8002d42:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002d44:	bf00      	nop
 8002d46:	f7ff ffdf 	bl	8002d08 <HAL_GetTick>
 8002d4a:	4602      	mov	r2, r0
 8002d4c:	68bb      	ldr	r3, [r7, #8]
 8002d4e:	1ad3      	subs	r3, r2, r3
 8002d50:	68fa      	ldr	r2, [r7, #12]
 8002d52:	429a      	cmp	r2, r3
 8002d54:	d8f7      	bhi.n	8002d46 <HAL_Delay+0x26>
  {
  }
}
 8002d56:	bf00      	nop
 8002d58:	bf00      	nop
 8002d5a:	3710      	adds	r7, #16
 8002d5c:	46bd      	mov	sp, r7
 8002d5e:	bd80      	pop	{r7, pc}
 8002d60:	20000018 	.word	0x20000018

08002d64 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8002d64:	b480      	push	{r7}
 8002d66:	b083      	sub	sp, #12
 8002d68:	af00      	add	r7, sp, #0
 8002d6a:	6078      	str	r0, [r7, #4]
 8002d6c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	689b      	ldr	r3, [r3, #8]
 8002d72:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 8002d76:	683b      	ldr	r3, [r7, #0]
 8002d78:	431a      	orrs	r2, r3
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	609a      	str	r2, [r3, #8]
}
 8002d7e:	bf00      	nop
 8002d80:	370c      	adds	r7, #12
 8002d82:	46bd      	mov	sp, r7
 8002d84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d88:	4770      	bx	lr

08002d8a <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8002d8a:	b480      	push	{r7}
 8002d8c:	b083      	sub	sp, #12
 8002d8e:	af00      	add	r7, sp, #0
 8002d90:	6078      	str	r0, [r7, #4]
 8002d92:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	689b      	ldr	r3, [r3, #8]
 8002d98:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 8002d9c:	683b      	ldr	r3, [r7, #0]
 8002d9e:	431a      	orrs	r2, r3
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	609a      	str	r2, [r3, #8]
}
 8002da4:	bf00      	nop
 8002da6:	370c      	adds	r7, #12
 8002da8:	46bd      	mov	sp, r7
 8002daa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dae:	4770      	bx	lr

08002db0 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002db0:	b480      	push	{r7}
 8002db2:	b083      	sub	sp, #12
 8002db4:	af00      	add	r7, sp, #0
 8002db6:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	689b      	ldr	r3, [r3, #8]
 8002dbc:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 8002dc0:	4618      	mov	r0, r3
 8002dc2:	370c      	adds	r7, #12
 8002dc4:	46bd      	mov	sp, r7
 8002dc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dca:	4770      	bx	lr

08002dcc <LL_ADC_SetOffset>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8002dcc:	b480      	push	{r7}
 8002dce:	b087      	sub	sp, #28
 8002dd0:	af00      	add	r7, sp, #0
 8002dd2:	60f8      	str	r0, [r7, #12]
 8002dd4:	60b9      	str	r1, [r7, #8]
 8002dd6:	607a      	str	r2, [r7, #4]
 8002dd8:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002dda:	68fb      	ldr	r3, [r7, #12]
 8002ddc:	3360      	adds	r3, #96	; 0x60
 8002dde:	461a      	mov	r2, r3
 8002de0:	68bb      	ldr	r3, [r7, #8]
 8002de2:	009b      	lsls	r3, r3, #2
 8002de4:	4413      	add	r3, r2
 8002de6:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002de8:	697b      	ldr	r3, [r7, #20]
 8002dea:	681a      	ldr	r2, [r3, #0]
 8002dec:	4b08      	ldr	r3, [pc, #32]	; (8002e10 <LL_ADC_SetOffset+0x44>)
 8002dee:	4013      	ands	r3, r2
 8002df0:	687a      	ldr	r2, [r7, #4]
 8002df2:	f002 41f8 	and.w	r1, r2, #2080374784	; 0x7c000000
 8002df6:	683a      	ldr	r2, [r7, #0]
 8002df8:	430a      	orrs	r2, r1
 8002dfa:	4313      	orrs	r3, r2
 8002dfc:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8002e00:	697b      	ldr	r3, [r7, #20]
 8002e02:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8002e04:	bf00      	nop
 8002e06:	371c      	adds	r7, #28
 8002e08:	46bd      	mov	sp, r7
 8002e0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e0e:	4770      	bx	lr
 8002e10:	03fff000 	.word	0x03fff000

08002e14 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8002e14:	b480      	push	{r7}
 8002e16:	b085      	sub	sp, #20
 8002e18:	af00      	add	r7, sp, #0
 8002e1a:	6078      	str	r0, [r7, #4]
 8002e1c:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	3360      	adds	r3, #96	; 0x60
 8002e22:	461a      	mov	r2, r3
 8002e24:	683b      	ldr	r3, [r7, #0]
 8002e26:	009b      	lsls	r3, r3, #2
 8002e28:	4413      	add	r3, r2
 8002e2a:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8002e2c:	68fb      	ldr	r3, [r7, #12]
 8002e2e:	681b      	ldr	r3, [r3, #0]
 8002e30:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
}
 8002e34:	4618      	mov	r0, r3
 8002e36:	3714      	adds	r7, #20
 8002e38:	46bd      	mov	sp, r7
 8002e3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e3e:	4770      	bx	lr

08002e40 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8002e40:	b480      	push	{r7}
 8002e42:	b087      	sub	sp, #28
 8002e44:	af00      	add	r7, sp, #0
 8002e46:	60f8      	str	r0, [r7, #12]
 8002e48:	60b9      	str	r1, [r7, #8]
 8002e4a:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002e4c:	68fb      	ldr	r3, [r7, #12]
 8002e4e:	3360      	adds	r3, #96	; 0x60
 8002e50:	461a      	mov	r2, r3
 8002e52:	68bb      	ldr	r3, [r7, #8]
 8002e54:	009b      	lsls	r3, r3, #2
 8002e56:	4413      	add	r3, r2
 8002e58:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002e5a:	697b      	ldr	r3, [r7, #20]
 8002e5c:	681b      	ldr	r3, [r3, #0]
 8002e5e:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	431a      	orrs	r2, r3
 8002e66:	697b      	ldr	r3, [r7, #20]
 8002e68:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8002e6a:	bf00      	nop
 8002e6c:	371c      	adds	r7, #28
 8002e6e:	46bd      	mov	sp, r7
 8002e70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e74:	4770      	bx	lr

08002e76 <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 8002e76:	b480      	push	{r7}
 8002e78:	b087      	sub	sp, #28
 8002e7a:	af00      	add	r7, sp, #0
 8002e7c:	60f8      	str	r0, [r7, #12]
 8002e7e:	60b9      	str	r1, [r7, #8]
 8002e80:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002e82:	68fb      	ldr	r3, [r7, #12]
 8002e84:	3360      	adds	r3, #96	; 0x60
 8002e86:	461a      	mov	r2, r3
 8002e88:	68bb      	ldr	r3, [r7, #8]
 8002e8a:	009b      	lsls	r3, r3, #2
 8002e8c:	4413      	add	r3, r2
 8002e8e:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002e90:	697b      	ldr	r3, [r7, #20]
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	431a      	orrs	r2, r3
 8002e9c:	697b      	ldr	r3, [r7, #20]
 8002e9e:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 8002ea0:	bf00      	nop
 8002ea2:	371c      	adds	r7, #28
 8002ea4:	46bd      	mov	sp, r7
 8002ea6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eaa:	4770      	bx	lr

08002eac <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 8002eac:	b480      	push	{r7}
 8002eae:	b087      	sub	sp, #28
 8002eb0:	af00      	add	r7, sp, #0
 8002eb2:	60f8      	str	r0, [r7, #12]
 8002eb4:	60b9      	str	r1, [r7, #8]
 8002eb6:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002eb8:	68fb      	ldr	r3, [r7, #12]
 8002eba:	3360      	adds	r3, #96	; 0x60
 8002ebc:	461a      	mov	r2, r3
 8002ebe:	68bb      	ldr	r3, [r7, #8]
 8002ec0:	009b      	lsls	r3, r3, #2
 8002ec2:	4413      	add	r3, r2
 8002ec4:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002ec6:	697b      	ldr	r3, [r7, #20]
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	431a      	orrs	r2, r3
 8002ed2:	697b      	ldr	r3, [r7, #20]
 8002ed4:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 8002ed6:	bf00      	nop
 8002ed8:	371c      	adds	r7, #28
 8002eda:	46bd      	mov	sp, r7
 8002edc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ee0:	4770      	bx	lr

08002ee2 <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 8002ee2:	b480      	push	{r7}
 8002ee4:	b083      	sub	sp, #12
 8002ee6:	af00      	add	r7, sp, #0
 8002ee8:	6078      	str	r0, [r7, #4]
 8002eea:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	695b      	ldr	r3, [r3, #20]
 8002ef0:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8002ef4:	683b      	ldr	r3, [r7, #0]
 8002ef6:	431a      	orrs	r2, r3
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	615a      	str	r2, [r3, #20]
}
 8002efc:	bf00      	nop
 8002efe:	370c      	adds	r7, #12
 8002f00:	46bd      	mov	sp, r7
 8002f02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f06:	4770      	bx	lr

08002f08 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 8002f08:	b480      	push	{r7}
 8002f0a:	b083      	sub	sp, #12
 8002f0c:	af00      	add	r7, sp, #0
 8002f0e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	68db      	ldr	r3, [r3, #12]
 8002f14:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8002f18:	2b00      	cmp	r3, #0
 8002f1a:	d101      	bne.n	8002f20 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8002f1c:	2301      	movs	r3, #1
 8002f1e:	e000      	b.n	8002f22 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8002f20:	2300      	movs	r3, #0
}
 8002f22:	4618      	mov	r0, r3
 8002f24:	370c      	adds	r7, #12
 8002f26:	46bd      	mov	sp, r7
 8002f28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f2c:	4770      	bx	lr

08002f2e <LL_ADC_REG_SetSequencerRanks>:
  *         (8) On STM32G4, fast channel allows: 2.5 (sampling) + 12.5 (conversion) = 15 ADC clock cycles (fADC) to convert in 12-bit resolution.
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8002f2e:	b480      	push	{r7}
 8002f30:	b087      	sub	sp, #28
 8002f32:	af00      	add	r7, sp, #0
 8002f34:	60f8      	str	r0, [r7, #12]
 8002f36:	60b9      	str	r1, [r7, #8]
 8002f38:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8002f3a:	68fb      	ldr	r3, [r7, #12]
 8002f3c:	3330      	adds	r3, #48	; 0x30
 8002f3e:	461a      	mov	r2, r3
 8002f40:	68bb      	ldr	r3, [r7, #8]
 8002f42:	0a1b      	lsrs	r3, r3, #8
 8002f44:	009b      	lsls	r3, r3, #2
 8002f46:	f003 030c 	and.w	r3, r3, #12
 8002f4a:	4413      	add	r3, r2
 8002f4c:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002f4e:	697b      	ldr	r3, [r7, #20]
 8002f50:	681a      	ldr	r2, [r3, #0]
 8002f52:	68bb      	ldr	r3, [r7, #8]
 8002f54:	f003 031f 	and.w	r3, r3, #31
 8002f58:	211f      	movs	r1, #31
 8002f5a:	fa01 f303 	lsl.w	r3, r1, r3
 8002f5e:	43db      	mvns	r3, r3
 8002f60:	401a      	ands	r2, r3
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	0e9b      	lsrs	r3, r3, #26
 8002f66:	f003 011f 	and.w	r1, r3, #31
 8002f6a:	68bb      	ldr	r3, [r7, #8]
 8002f6c:	f003 031f 	and.w	r3, r3, #31
 8002f70:	fa01 f303 	lsl.w	r3, r1, r3
 8002f74:	431a      	orrs	r2, r3
 8002f76:	697b      	ldr	r3, [r7, #20]
 8002f78:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8002f7a:	bf00      	nop
 8002f7c:	371c      	adds	r7, #28
 8002f7e:	46bd      	mov	sp, r7
 8002f80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f84:	4770      	bx	lr

08002f86 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8002f86:	b480      	push	{r7}
 8002f88:	b087      	sub	sp, #28
 8002f8a:	af00      	add	r7, sp, #0
 8002f8c:	60f8      	str	r0, [r7, #12]
 8002f8e:	60b9      	str	r1, [r7, #8]
 8002f90:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8002f92:	68fb      	ldr	r3, [r7, #12]
 8002f94:	3314      	adds	r3, #20
 8002f96:	461a      	mov	r2, r3
 8002f98:	68bb      	ldr	r3, [r7, #8]
 8002f9a:	0e5b      	lsrs	r3, r3, #25
 8002f9c:	009b      	lsls	r3, r3, #2
 8002f9e:	f003 0304 	and.w	r3, r3, #4
 8002fa2:	4413      	add	r3, r2
 8002fa4:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002fa6:	697b      	ldr	r3, [r7, #20]
 8002fa8:	681a      	ldr	r2, [r3, #0]
 8002faa:	68bb      	ldr	r3, [r7, #8]
 8002fac:	0d1b      	lsrs	r3, r3, #20
 8002fae:	f003 031f 	and.w	r3, r3, #31
 8002fb2:	2107      	movs	r1, #7
 8002fb4:	fa01 f303 	lsl.w	r3, r1, r3
 8002fb8:	43db      	mvns	r3, r3
 8002fba:	401a      	ands	r2, r3
 8002fbc:	68bb      	ldr	r3, [r7, #8]
 8002fbe:	0d1b      	lsrs	r3, r3, #20
 8002fc0:	f003 031f 	and.w	r3, r3, #31
 8002fc4:	6879      	ldr	r1, [r7, #4]
 8002fc6:	fa01 f303 	lsl.w	r3, r1, r3
 8002fca:	431a      	orrs	r2, r3
 8002fcc:	697b      	ldr	r3, [r7, #20]
 8002fce:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8002fd0:	bf00      	nop
 8002fd2:	371c      	adds	r7, #28
 8002fd4:	46bd      	mov	sp, r7
 8002fd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fda:	4770      	bx	lr

08002fdc <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8002fdc:	b480      	push	{r7}
 8002fde:	b085      	sub	sp, #20
 8002fe0:	af00      	add	r7, sp, #0
 8002fe2:	60f8      	str	r0, [r7, #12]
 8002fe4:	60b9      	str	r1, [r7, #8]
 8002fe6:	607a      	str	r2, [r7, #4]
  /* Bits for single or differential mode selection for each channel are set  */
  /* to 1 only when the differential mode is selected, and to 0 when the      */
  /* single mode is selected.                                                 */
  
  if (SingleDiff == LL_ADC_DIFFERENTIAL_ENDED)
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	4a0f      	ldr	r2, [pc, #60]	; (8003028 <LL_ADC_SetChannelSingleDiff+0x4c>)
 8002fec:	4293      	cmp	r3, r2
 8002fee:	d10a      	bne.n	8003006 <LL_ADC_SetChannelSingleDiff+0x2a>
  {
    SET_BIT(ADCx->DIFSEL,
 8002ff0:	68fb      	ldr	r3, [r7, #12]
 8002ff2:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 8002ff6:	68bb      	ldr	r3, [r7, #8]
 8002ff8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002ffc:	431a      	orrs	r2, r3
 8002ffe:	68fb      	ldr	r3, [r7, #12]
 8003000:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
  else
  {
    CLEAR_BIT(ADCx->DIFSEL,
            Channel & ADC_SINGLEDIFF_CHANNEL_MASK);
  }
}
 8003004:	e00a      	b.n	800301c <LL_ADC_SetChannelSingleDiff+0x40>
    CLEAR_BIT(ADCx->DIFSEL,
 8003006:	68fb      	ldr	r3, [r7, #12]
 8003008:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 800300c:	68bb      	ldr	r3, [r7, #8]
 800300e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003012:	43db      	mvns	r3, r3
 8003014:	401a      	ands	r2, r3
 8003016:	68fb      	ldr	r3, [r7, #12]
 8003018:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
}
 800301c:	bf00      	nop
 800301e:	3714      	adds	r7, #20
 8003020:	46bd      	mov	sp, r7
 8003022:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003026:	4770      	bx	lr
 8003028:	407f0000 	.word	0x407f0000

0800302c <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(ADC_Common_TypeDef *ADCxy_COMMON)
{
 800302c:	b480      	push	{r7}
 800302e:	b083      	sub	sp, #12
 8003030:	af00      	add	r7, sp, #0
 8003032:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	689b      	ldr	r3, [r3, #8]
 8003038:	f003 031f 	and.w	r3, r3, #31
}
 800303c:	4618      	mov	r0, r3
 800303e:	370c      	adds	r7, #12
 8003040:	46bd      	mov	sp, r7
 8003042:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003046:	4770      	bx	lr

08003048 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8003048:	b480      	push	{r7}
 800304a:	b083      	sub	sp, #12
 800304c:	af00      	add	r7, sp, #0
 800304e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	689b      	ldr	r3, [r3, #8]
 8003054:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 8003058:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800305c:	687a      	ldr	r2, [r7, #4]
 800305e:	6093      	str	r3, [r2, #8]
}
 8003060:	bf00      	nop
 8003062:	370c      	adds	r7, #12
 8003064:	46bd      	mov	sp, r7
 8003066:	f85d 7b04 	ldr.w	r7, [sp], #4
 800306a:	4770      	bx	lr

0800306c <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 800306c:	b480      	push	{r7}
 800306e:	b083      	sub	sp, #12
 8003070:	af00      	add	r7, sp, #0
 8003072:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	689b      	ldr	r3, [r3, #8]
 8003078:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800307c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003080:	d101      	bne.n	8003086 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8003082:	2301      	movs	r3, #1
 8003084:	e000      	b.n	8003088 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8003086:	2300      	movs	r3, #0
}
 8003088:	4618      	mov	r0, r3
 800308a:	370c      	adds	r7, #12
 800308c:	46bd      	mov	sp, r7
 800308e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003092:	4770      	bx	lr

08003094 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8003094:	b480      	push	{r7}
 8003096:	b083      	sub	sp, #12
 8003098:	af00      	add	r7, sp, #0
 800309a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	689b      	ldr	r3, [r3, #8]
 80030a0:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 80030a4:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80030a8:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 80030b0:	bf00      	nop
 80030b2:	370c      	adds	r7, #12
 80030b4:	46bd      	mov	sp, r7
 80030b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030ba:	4770      	bx	lr

080030bc <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 80030bc:	b480      	push	{r7}
 80030be:	b083      	sub	sp, #12
 80030c0:	af00      	add	r7, sp, #0
 80030c2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	689b      	ldr	r3, [r3, #8]
 80030c8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80030cc:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80030d0:	d101      	bne.n	80030d6 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 80030d2:	2301      	movs	r3, #1
 80030d4:	e000      	b.n	80030d8 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 80030d6:	2300      	movs	r3, #0
}
 80030d8:	4618      	mov	r0, r3
 80030da:	370c      	adds	r7, #12
 80030dc:	46bd      	mov	sp, r7
 80030de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030e2:	4770      	bx	lr

080030e4 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 80030e4:	b480      	push	{r7}
 80030e6:	b083      	sub	sp, #12
 80030e8:	af00      	add	r7, sp, #0
 80030ea:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	689b      	ldr	r3, [r3, #8]
 80030f0:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80030f4:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80030f8:	f043 0201 	orr.w	r2, r3, #1
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8003100:	bf00      	nop
 8003102:	370c      	adds	r7, #12
 8003104:	46bd      	mov	sp, r7
 8003106:	f85d 7b04 	ldr.w	r7, [sp], #4
 800310a:	4770      	bx	lr

0800310c <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 800310c:	b480      	push	{r7}
 800310e:	b083      	sub	sp, #12
 8003110:	af00      	add	r7, sp, #0
 8003112:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	689b      	ldr	r3, [r3, #8]
 8003118:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800311c:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8003120:	f043 0202 	orr.w	r2, r3, #2
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8003128:	bf00      	nop
 800312a:	370c      	adds	r7, #12
 800312c:	46bd      	mov	sp, r7
 800312e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003132:	4770      	bx	lr

08003134 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 8003134:	b480      	push	{r7}
 8003136:	b083      	sub	sp, #12
 8003138:	af00      	add	r7, sp, #0
 800313a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	689b      	ldr	r3, [r3, #8]
 8003140:	f003 0301 	and.w	r3, r3, #1
 8003144:	2b01      	cmp	r3, #1
 8003146:	d101      	bne.n	800314c <LL_ADC_IsEnabled+0x18>
 8003148:	2301      	movs	r3, #1
 800314a:	e000      	b.n	800314e <LL_ADC_IsEnabled+0x1a>
 800314c:	2300      	movs	r3, #0
}
 800314e:	4618      	mov	r0, r3
 8003150:	370c      	adds	r7, #12
 8003152:	46bd      	mov	sp, r7
 8003154:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003158:	4770      	bx	lr

0800315a <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(ADC_TypeDef *ADCx)
{
 800315a:	b480      	push	{r7}
 800315c:	b083      	sub	sp, #12
 800315e:	af00      	add	r7, sp, #0
 8003160:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	689b      	ldr	r3, [r3, #8]
 8003166:	f003 0302 	and.w	r3, r3, #2
 800316a:	2b02      	cmp	r3, #2
 800316c:	d101      	bne.n	8003172 <LL_ADC_IsDisableOngoing+0x18>
 800316e:	2301      	movs	r3, #1
 8003170:	e000      	b.n	8003174 <LL_ADC_IsDisableOngoing+0x1a>
 8003172:	2300      	movs	r3, #0
}
 8003174:	4618      	mov	r0, r3
 8003176:	370c      	adds	r7, #12
 8003178:	46bd      	mov	sp, r7
 800317a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800317e:	4770      	bx	lr

08003180 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8003180:	b480      	push	{r7}
 8003182:	b083      	sub	sp, #12
 8003184:	af00      	add	r7, sp, #0
 8003186:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	689b      	ldr	r3, [r3, #8]
 800318c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8003190:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8003194:	f043 0204 	orr.w	r2, r3, #4
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 800319c:	bf00      	nop
 800319e:	370c      	adds	r7, #12
 80031a0:	46bd      	mov	sp, r7
 80031a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031a6:	4770      	bx	lr

080031a8 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 80031a8:	b480      	push	{r7}
 80031aa:	b083      	sub	sp, #12
 80031ac:	af00      	add	r7, sp, #0
 80031ae:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	689b      	ldr	r3, [r3, #8]
 80031b4:	f003 0304 	and.w	r3, r3, #4
 80031b8:	2b04      	cmp	r3, #4
 80031ba:	d101      	bne.n	80031c0 <LL_ADC_REG_IsConversionOngoing+0x18>
 80031bc:	2301      	movs	r3, #1
 80031be:	e000      	b.n	80031c2 <LL_ADC_REG_IsConversionOngoing+0x1a>
 80031c0:	2300      	movs	r3, #0
}
 80031c2:	4618      	mov	r0, r3
 80031c4:	370c      	adds	r7, #12
 80031c6:	46bd      	mov	sp, r7
 80031c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031cc:	4770      	bx	lr

080031ce <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 80031ce:	b480      	push	{r7}
 80031d0:	b083      	sub	sp, #12
 80031d2:	af00      	add	r7, sp, #0
 80031d4:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	689b      	ldr	r3, [r3, #8]
 80031da:	f003 0308 	and.w	r3, r3, #8
 80031de:	2b08      	cmp	r3, #8
 80031e0:	d101      	bne.n	80031e6 <LL_ADC_INJ_IsConversionOngoing+0x18>
 80031e2:	2301      	movs	r3, #1
 80031e4:	e000      	b.n	80031e8 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 80031e6:	2300      	movs	r3, #0
}
 80031e8:	4618      	mov	r0, r3
 80031ea:	370c      	adds	r7, #12
 80031ec:	46bd      	mov	sp, r7
 80031ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031f2:	4770      	bx	lr

080031f4 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80031f4:	b590      	push	{r4, r7, lr}
 80031f6:	b089      	sub	sp, #36	; 0x24
 80031f8:	af00      	add	r7, sp, #0
 80031fa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80031fc:	2300      	movs	r3, #0
 80031fe:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8003200:	2300      	movs	r3, #0
 8003202:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	2b00      	cmp	r3, #0
 8003208:	d101      	bne.n	800320e <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 800320a:	2301      	movs	r3, #1
 800320c:	e1af      	b.n	800356e <HAL_ADC_Init+0x37a>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	695b      	ldr	r3, [r3, #20]
 8003212:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003218:	2b00      	cmp	r3, #0
 800321a:	d109      	bne.n	8003230 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800321c:	6878      	ldr	r0, [r7, #4]
 800321e:	f7ff fa0d 	bl	800263c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	2200      	movs	r2, #0
 8003226:	661a      	str	r2, [r3, #96]	; 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	2200      	movs	r2, #0
 800322c:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	4618      	mov	r0, r3
 8003236:	f7ff ff19 	bl	800306c <LL_ADC_IsDeepPowerDownEnabled>
 800323a:	4603      	mov	r3, r0
 800323c:	2b00      	cmp	r3, #0
 800323e:	d004      	beq.n	800324a <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	4618      	mov	r0, r3
 8003246:	f7ff feff 	bl	8003048 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	681b      	ldr	r3, [r3, #0]
 800324e:	4618      	mov	r0, r3
 8003250:	f7ff ff34 	bl	80030bc <LL_ADC_IsInternalRegulatorEnabled>
 8003254:	4603      	mov	r3, r0
 8003256:	2b00      	cmp	r3, #0
 8003258:	d115      	bne.n	8003286 <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	681b      	ldr	r3, [r3, #0]
 800325e:	4618      	mov	r0, r3
 8003260:	f7ff ff18 	bl	8003094 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003264:	4b9f      	ldr	r3, [pc, #636]	; (80034e4 <HAL_ADC_Init+0x2f0>)
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	099b      	lsrs	r3, r3, #6
 800326a:	4a9f      	ldr	r2, [pc, #636]	; (80034e8 <HAL_ADC_Init+0x2f4>)
 800326c:	fba2 2303 	umull	r2, r3, r2, r3
 8003270:	099b      	lsrs	r3, r3, #6
 8003272:	3301      	adds	r3, #1
 8003274:	005b      	lsls	r3, r3, #1
 8003276:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8003278:	e002      	b.n	8003280 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 800327a:	68bb      	ldr	r3, [r7, #8]
 800327c:	3b01      	subs	r3, #1
 800327e:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8003280:	68bb      	ldr	r3, [r7, #8]
 8003282:	2b00      	cmp	r3, #0
 8003284:	d1f9      	bne.n	800327a <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	681b      	ldr	r3, [r3, #0]
 800328a:	4618      	mov	r0, r3
 800328c:	f7ff ff16 	bl	80030bc <LL_ADC_IsInternalRegulatorEnabled>
 8003290:	4603      	mov	r3, r0
 8003292:	2b00      	cmp	r3, #0
 8003294:	d10d      	bne.n	80032b2 <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800329a:	f043 0210 	orr.w	r2, r3, #16
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80032a6:	f043 0201 	orr.w	r2, r3, #1
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	661a      	str	r2, [r3, #96]	; 0x60

    tmp_hal_status = HAL_ERROR;
 80032ae:	2301      	movs	r3, #1
 80032b0:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	681b      	ldr	r3, [r3, #0]
 80032b6:	4618      	mov	r0, r3
 80032b8:	f7ff ff76 	bl	80031a8 <LL_ADC_REG_IsConversionOngoing>
 80032bc:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80032c2:	f003 0310 	and.w	r3, r3, #16
 80032c6:	2b00      	cmp	r3, #0
 80032c8:	f040 8148 	bne.w	800355c <HAL_ADC_Init+0x368>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 80032cc:	697b      	ldr	r3, [r7, #20]
 80032ce:	2b00      	cmp	r3, #0
 80032d0:	f040 8144 	bne.w	800355c <HAL_ADC_Init+0x368>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80032d8:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 80032dc:	f043 0202 	orr.w	r2, r3, #2
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	65da      	str	r2, [r3, #92]	; 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	4618      	mov	r0, r3
 80032ea:	f7ff ff23 	bl	8003134 <LL_ADC_IsEnabled>
 80032ee:	4603      	mov	r3, r0
 80032f0:	2b00      	cmp	r3, #0
 80032f2:	d141      	bne.n	8003378 <HAL_ADC_Init+0x184>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	681b      	ldr	r3, [r3, #0]
 80032f8:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80032fc:	d004      	beq.n	8003308 <HAL_ADC_Init+0x114>
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	681b      	ldr	r3, [r3, #0]
 8003302:	4a7a      	ldr	r2, [pc, #488]	; (80034ec <HAL_ADC_Init+0x2f8>)
 8003304:	4293      	cmp	r3, r2
 8003306:	d10f      	bne.n	8003328 <HAL_ADC_Init+0x134>
 8003308:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 800330c:	f7ff ff12 	bl	8003134 <LL_ADC_IsEnabled>
 8003310:	4604      	mov	r4, r0
 8003312:	4876      	ldr	r0, [pc, #472]	; (80034ec <HAL_ADC_Init+0x2f8>)
 8003314:	f7ff ff0e 	bl	8003134 <LL_ADC_IsEnabled>
 8003318:	4603      	mov	r3, r0
 800331a:	4323      	orrs	r3, r4
 800331c:	2b00      	cmp	r3, #0
 800331e:	bf0c      	ite	eq
 8003320:	2301      	moveq	r3, #1
 8003322:	2300      	movne	r3, #0
 8003324:	b2db      	uxtb	r3, r3
 8003326:	e012      	b.n	800334e <HAL_ADC_Init+0x15a>
 8003328:	4871      	ldr	r0, [pc, #452]	; (80034f0 <HAL_ADC_Init+0x2fc>)
 800332a:	f7ff ff03 	bl	8003134 <LL_ADC_IsEnabled>
 800332e:	4604      	mov	r4, r0
 8003330:	4870      	ldr	r0, [pc, #448]	; (80034f4 <HAL_ADC_Init+0x300>)
 8003332:	f7ff feff 	bl	8003134 <LL_ADC_IsEnabled>
 8003336:	4603      	mov	r3, r0
 8003338:	431c      	orrs	r4, r3
 800333a:	486f      	ldr	r0, [pc, #444]	; (80034f8 <HAL_ADC_Init+0x304>)
 800333c:	f7ff fefa 	bl	8003134 <LL_ADC_IsEnabled>
 8003340:	4603      	mov	r3, r0
 8003342:	4323      	orrs	r3, r4
 8003344:	2b00      	cmp	r3, #0
 8003346:	bf0c      	ite	eq
 8003348:	2301      	moveq	r3, #1
 800334a:	2300      	movne	r3, #0
 800334c:	b2db      	uxtb	r3, r3
 800334e:	2b00      	cmp	r3, #0
 8003350:	d012      	beq.n	8003378 <HAL_ADC_Init+0x184>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800335a:	d004      	beq.n	8003366 <HAL_ADC_Init+0x172>
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	681b      	ldr	r3, [r3, #0]
 8003360:	4a62      	ldr	r2, [pc, #392]	; (80034ec <HAL_ADC_Init+0x2f8>)
 8003362:	4293      	cmp	r3, r2
 8003364:	d101      	bne.n	800336a <HAL_ADC_Init+0x176>
 8003366:	4a65      	ldr	r2, [pc, #404]	; (80034fc <HAL_ADC_Init+0x308>)
 8003368:	e000      	b.n	800336c <HAL_ADC_Init+0x178>
 800336a:	4a65      	ldr	r2, [pc, #404]	; (8003500 <HAL_ADC_Init+0x30c>)
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	685b      	ldr	r3, [r3, #4]
 8003370:	4619      	mov	r1, r3
 8003372:	4610      	mov	r0, r2
 8003374:	f7ff fcf6 	bl	8002d64 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	7f5b      	ldrb	r3, [r3, #29]
 800337c:	035a      	lsls	r2, r3, #13
                hadc->Init.Overrun                                                     |
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8003382:	431a      	orrs	r2, r3
                hadc->Init.DataAlign                                                   |
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	68db      	ldr	r3, [r3, #12]
                hadc->Init.Overrun                                                     |
 8003388:	431a      	orrs	r2, r3
                hadc->Init.Resolution                                                  |
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	689b      	ldr	r3, [r3, #8]
                hadc->Init.DataAlign                                                   |
 800338e:	431a      	orrs	r2, r3
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8003396:	041b      	lsls	r3, r3, #16
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8003398:	4313      	orrs	r3, r2
 800339a:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80033a2:	2b01      	cmp	r3, #1
 80033a4:	d106      	bne.n	80033b4 <HAL_ADC_Init+0x1c0>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80033aa:	3b01      	subs	r3, #1
 80033ac:	045b      	lsls	r3, r3, #17
 80033ae:	69ba      	ldr	r2, [r7, #24]
 80033b0:	4313      	orrs	r3, r2
 80033b2:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80033b8:	2b00      	cmp	r3, #0
 80033ba:	d009      	beq.n	80033d0 <HAL_ADC_Init+0x1dc>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80033c0:	f403 7278 	and.w	r2, r3, #992	; 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80033c8:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80033ca:	69ba      	ldr	r2, [r7, #24]
 80033cc:	4313      	orrs	r3, r2
 80033ce:	61bb      	str	r3, [r7, #24]
                 );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	681b      	ldr	r3, [r3, #0]
 80033d4:	68da      	ldr	r2, [r3, #12]
 80033d6:	4b4b      	ldr	r3, [pc, #300]	; (8003504 <HAL_ADC_Init+0x310>)
 80033d8:	4013      	ands	r3, r2
 80033da:	687a      	ldr	r2, [r7, #4]
 80033dc:	6812      	ldr	r2, [r2, #0]
 80033de:	69b9      	ldr	r1, [r7, #24]
 80033e0:	430b      	orrs	r3, r1
 80033e2:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	681b      	ldr	r3, [r3, #0]
 80033e8:	691b      	ldr	r3, [r3, #16]
 80033ea:	f023 6140 	bic.w	r1, r3, #201326592	; 0xc000000
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	681b      	ldr	r3, [r3, #0]
 80033f6:	430a      	orrs	r2, r1
 80033f8:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	681b      	ldr	r3, [r3, #0]
 80033fe:	4618      	mov	r0, r3
 8003400:	f7ff fed2 	bl	80031a8 <LL_ADC_REG_IsConversionOngoing>
 8003404:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	681b      	ldr	r3, [r3, #0]
 800340a:	4618      	mov	r0, r3
 800340c:	f7ff fedf 	bl	80031ce <LL_ADC_INJ_IsConversionOngoing>
 8003410:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8003412:	693b      	ldr	r3, [r7, #16]
 8003414:	2b00      	cmp	r3, #0
 8003416:	d17f      	bne.n	8003518 <HAL_ADC_Init+0x324>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8003418:	68fb      	ldr	r3, [r7, #12]
 800341a:	2b00      	cmp	r3, #0
 800341c:	d17c      	bne.n	8003518 <HAL_ADC_Init+0x324>
       )
    {
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
                 ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	7f1b      	ldrb	r3, [r3, #28]
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8003422:	039a      	lsls	r2, r3, #14
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800342a:	005b      	lsls	r3, r3, #1
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 800342c:	4313      	orrs	r3, r2
 800342e:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	681b      	ldr	r3, [r3, #0]
 8003434:	68db      	ldr	r3, [r3, #12]
 8003436:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800343a:	f023 0302 	bic.w	r3, r3, #2
 800343e:	687a      	ldr	r2, [r7, #4]
 8003440:	6812      	ldr	r2, [r2, #0]
 8003442:	69b9      	ldr	r1, [r7, #24]
 8003444:	430b      	orrs	r3, r1
 8003446:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	691b      	ldr	r3, [r3, #16]
 800344c:	2b00      	cmp	r3, #0
 800344e:	d017      	beq.n	8003480 <HAL_ADC_Init+0x28c>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	691a      	ldr	r2, [r3, #16]
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 800345e:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	681b      	ldr	r3, [r3, #0]
 8003464:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8003468:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 800346c:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8003470:	687a      	ldr	r2, [r7, #4]
 8003472:	6911      	ldr	r1, [r2, #16]
 8003474:	687a      	ldr	r2, [r7, #4]
 8003476:	6812      	ldr	r2, [r2, #0]
 8003478:	430b      	orrs	r3, r1
 800347a:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
 800347e:	e013      	b.n	80034a8 <HAL_ADC_Init+0x2b4>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	691a      	ldr	r2, [r3, #16]
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	681b      	ldr	r3, [r3, #0]
 800348a:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 800348e:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	681b      	ldr	r3, [r3, #0]
 8003494:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8003498:	687a      	ldr	r2, [r7, #4]
 800349a:	6812      	ldr	r2, [r2, #0]
 800349c:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 80034a0:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80034a4:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80034ae:	2b01      	cmp	r3, #1
 80034b0:	d12a      	bne.n	8003508 <HAL_ADC_Init+0x314>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	681b      	ldr	r3, [r3, #0]
 80034b6:	691b      	ldr	r3, [r3, #16]
 80034b8:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 80034bc:	f023 0304 	bic.w	r3, r3, #4
 80034c0:	687a      	ldr	r2, [r7, #4]
 80034c2:	6c51      	ldr	r1, [r2, #68]	; 0x44
 80034c4:	687a      	ldr	r2, [r7, #4]
 80034c6:	6c92      	ldr	r2, [r2, #72]	; 0x48
 80034c8:	4311      	orrs	r1, r2
 80034ca:	687a      	ldr	r2, [r7, #4]
 80034cc:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 80034ce:	4311      	orrs	r1, r2
 80034d0:	687a      	ldr	r2, [r7, #4]
 80034d2:	6d12      	ldr	r2, [r2, #80]	; 0x50
 80034d4:	430a      	orrs	r2, r1
 80034d6:	431a      	orrs	r2, r3
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	f042 0201 	orr.w	r2, r2, #1
 80034e0:	611a      	str	r2, [r3, #16]
 80034e2:	e019      	b.n	8003518 <HAL_ADC_Init+0x324>
 80034e4:	20000010 	.word	0x20000010
 80034e8:	053e2d63 	.word	0x053e2d63
 80034ec:	50000100 	.word	0x50000100
 80034f0:	50000400 	.word	0x50000400
 80034f4:	50000500 	.word	0x50000500
 80034f8:	50000600 	.word	0x50000600
 80034fc:	50000300 	.word	0x50000300
 8003500:	50000700 	.word	0x50000700
 8003504:	fff04007 	.word	0xfff04007
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	691a      	ldr	r2, [r3, #16]
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	681b      	ldr	r3, [r3, #0]
 8003512:	f022 0201 	bic.w	r2, r2, #1
 8003516:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	695b      	ldr	r3, [r3, #20]
 800351c:	2b01      	cmp	r3, #1
 800351e:	d10c      	bne.n	800353a <HAL_ADC_Init+0x346>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	681b      	ldr	r3, [r3, #0]
 8003524:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003526:	f023 010f 	bic.w	r1, r3, #15
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	6a1b      	ldr	r3, [r3, #32]
 800352e:	1e5a      	subs	r2, r3, #1
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	681b      	ldr	r3, [r3, #0]
 8003534:	430a      	orrs	r2, r1
 8003536:	631a      	str	r2, [r3, #48]	; 0x30
 8003538:	e007      	b.n	800354a <HAL_ADC_Init+0x356>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	681b      	ldr	r3, [r3, #0]
 8003544:	f022 020f 	bic.w	r2, r2, #15
 8003548:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800354e:	f023 0303 	bic.w	r3, r3, #3
 8003552:	f043 0201 	orr.w	r2, r3, #1
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	65da      	str	r2, [r3, #92]	; 0x5c
 800355a:	e007      	b.n	800356c <HAL_ADC_Init+0x378>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003560:	f043 0210 	orr.w	r2, r3, #16
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 8003568:	2301      	movs	r3, #1
 800356a:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 800356c:	7ffb      	ldrb	r3, [r7, #31]
}
 800356e:	4618      	mov	r0, r3
 8003570:	3724      	adds	r7, #36	; 0x24
 8003572:	46bd      	mov	sp, r7
 8003574:	bd90      	pop	{r4, r7, pc}
 8003576:	bf00      	nop

08003578 <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8003578:	b580      	push	{r7, lr}
 800357a:	b086      	sub	sp, #24
 800357c:	af00      	add	r7, sp, #0
 800357e:	60f8      	str	r0, [r7, #12]
 8003580:	60b9      	str	r1, [r7, #8]
 8003582:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003584:	68fb      	ldr	r3, [r7, #12]
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800358c:	d004      	beq.n	8003598 <HAL_ADC_Start_DMA+0x20>
 800358e:	68fb      	ldr	r3, [r7, #12]
 8003590:	681b      	ldr	r3, [r3, #0]
 8003592:	4a5a      	ldr	r2, [pc, #360]	; (80036fc <HAL_ADC_Start_DMA+0x184>)
 8003594:	4293      	cmp	r3, r2
 8003596:	d101      	bne.n	800359c <HAL_ADC_Start_DMA+0x24>
 8003598:	4b59      	ldr	r3, [pc, #356]	; (8003700 <HAL_ADC_Start_DMA+0x188>)
 800359a:	e000      	b.n	800359e <HAL_ADC_Start_DMA+0x26>
 800359c:	4b59      	ldr	r3, [pc, #356]	; (8003704 <HAL_ADC_Start_DMA+0x18c>)
 800359e:	4618      	mov	r0, r3
 80035a0:	f7ff fd44 	bl	800302c <LL_ADC_GetMultimode>
 80035a4:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80035a6:	68fb      	ldr	r3, [r7, #12]
 80035a8:	681b      	ldr	r3, [r3, #0]
 80035aa:	4618      	mov	r0, r3
 80035ac:	f7ff fdfc 	bl	80031a8 <LL_ADC_REG_IsConversionOngoing>
 80035b0:	4603      	mov	r3, r0
 80035b2:	2b00      	cmp	r3, #0
 80035b4:	f040 809b 	bne.w	80036ee <HAL_ADC_Start_DMA+0x176>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 80035b8:	68fb      	ldr	r3, [r7, #12]
 80035ba:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 80035be:	2b01      	cmp	r3, #1
 80035c0:	d101      	bne.n	80035c6 <HAL_ADC_Start_DMA+0x4e>
 80035c2:	2302      	movs	r3, #2
 80035c4:	e096      	b.n	80036f4 <HAL_ADC_Start_DMA+0x17c>
 80035c6:	68fb      	ldr	r3, [r7, #12]
 80035c8:	2201      	movs	r2, #1
 80035ca:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

#if defined(ADC_MULTIMODE_SUPPORT)
    /* Ensure that multimode regular conversions are not enabled.   */
    /* Otherwise, dedicated API HAL_ADCEx_MultiModeStart_DMA() must be used.  */
    if ((ADC_IS_INDEPENDENT(hadc) != RESET)
 80035ce:	68fb      	ldr	r3, [r7, #12]
 80035d0:	681b      	ldr	r3, [r3, #0]
 80035d2:	4a4d      	ldr	r2, [pc, #308]	; (8003708 <HAL_ADC_Start_DMA+0x190>)
 80035d4:	4293      	cmp	r3, r2
 80035d6:	d008      	beq.n	80035ea <HAL_ADC_Start_DMA+0x72>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80035d8:	693b      	ldr	r3, [r7, #16]
 80035da:	2b00      	cmp	r3, #0
 80035dc:	d005      	beq.n	80035ea <HAL_ADC_Start_DMA+0x72>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 80035de:	693b      	ldr	r3, [r7, #16]
 80035e0:	2b05      	cmp	r3, #5
 80035e2:	d002      	beq.n	80035ea <HAL_ADC_Start_DMA+0x72>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 80035e4:	693b      	ldr	r3, [r7, #16]
 80035e6:	2b09      	cmp	r3, #9
 80035e8:	d17a      	bne.n	80036e0 <HAL_ADC_Start_DMA+0x168>
       )
#endif /* ADC_MULTIMODE_SUPPORT */
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 80035ea:	68f8      	ldr	r0, [r7, #12]
 80035ec:	f000 fcf6 	bl	8003fdc <ADC_Enable>
 80035f0:	4603      	mov	r3, r0
 80035f2:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 80035f4:	7dfb      	ldrb	r3, [r7, #23]
 80035f6:	2b00      	cmp	r3, #0
 80035f8:	d16d      	bne.n	80036d6 <HAL_ADC_Start_DMA+0x15e>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 80035fa:	68fb      	ldr	r3, [r7, #12]
 80035fc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80035fe:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8003602:	f023 0301 	bic.w	r3, r3, #1
 8003606:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800360a:	68fb      	ldr	r3, [r7, #12]
 800360c:	65da      	str	r2, [r3, #92]	; 0x5c

#if defined(ADC_MULTIMODE_SUPPORT)
        /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
          - if ADC instance is master or if multimode feature is not available
          - if multimode setting is disabled (ADC instance slave in independent mode) */
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800360e:	68fb      	ldr	r3, [r7, #12]
 8003610:	681b      	ldr	r3, [r3, #0]
 8003612:	4a3a      	ldr	r2, [pc, #232]	; (80036fc <HAL_ADC_Start_DMA+0x184>)
 8003614:	4293      	cmp	r3, r2
 8003616:	d009      	beq.n	800362c <HAL_ADC_Start_DMA+0xb4>
 8003618:	68fb      	ldr	r3, [r7, #12]
 800361a:	681b      	ldr	r3, [r3, #0]
 800361c:	4a3b      	ldr	r2, [pc, #236]	; (800370c <HAL_ADC_Start_DMA+0x194>)
 800361e:	4293      	cmp	r3, r2
 8003620:	d002      	beq.n	8003628 <HAL_ADC_Start_DMA+0xb0>
 8003622:	68fb      	ldr	r3, [r7, #12]
 8003624:	681b      	ldr	r3, [r3, #0]
 8003626:	e003      	b.n	8003630 <HAL_ADC_Start_DMA+0xb8>
 8003628:	4b39      	ldr	r3, [pc, #228]	; (8003710 <HAL_ADC_Start_DMA+0x198>)
 800362a:	e001      	b.n	8003630 <HAL_ADC_Start_DMA+0xb8>
 800362c:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8003630:	68fa      	ldr	r2, [r7, #12]
 8003632:	6812      	ldr	r2, [r2, #0]
 8003634:	4293      	cmp	r3, r2
 8003636:	d002      	beq.n	800363e <HAL_ADC_Start_DMA+0xc6>
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8003638:	693b      	ldr	r3, [r7, #16]
 800363a:	2b00      	cmp	r3, #0
 800363c:	d105      	bne.n	800364a <HAL_ADC_Start_DMA+0xd2>
           )
        {
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800363e:	68fb      	ldr	r3, [r7, #12]
 8003640:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003642:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8003646:	68fb      	ldr	r3, [r7, #12]
 8003648:	65da      	str	r2, [r3, #92]	; 0x5c
        }
#endif

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 800364a:	68fb      	ldr	r3, [r7, #12]
 800364c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800364e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003652:	2b00      	cmp	r3, #0
 8003654:	d006      	beq.n	8003664 <HAL_ADC_Start_DMA+0xec>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8003656:	68fb      	ldr	r3, [r7, #12]
 8003658:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800365a:	f023 0206 	bic.w	r2, r3, #6
 800365e:	68fb      	ldr	r3, [r7, #12]
 8003660:	661a      	str	r2, [r3, #96]	; 0x60
 8003662:	e002      	b.n	800366a <HAL_ADC_Start_DMA+0xf2>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 8003664:	68fb      	ldr	r3, [r7, #12]
 8003666:	2200      	movs	r2, #0
 8003668:	661a      	str	r2, [r3, #96]	; 0x60
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 800366a:	68fb      	ldr	r3, [r7, #12]
 800366c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800366e:	4a29      	ldr	r2, [pc, #164]	; (8003714 <HAL_ADC_Start_DMA+0x19c>)
 8003670:	62da      	str	r2, [r3, #44]	; 0x2c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8003672:	68fb      	ldr	r3, [r7, #12]
 8003674:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003676:	4a28      	ldr	r2, [pc, #160]	; (8003718 <HAL_ADC_Start_DMA+0x1a0>)
 8003678:	631a      	str	r2, [r3, #48]	; 0x30

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 800367a:	68fb      	ldr	r3, [r7, #12]
 800367c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800367e:	4a27      	ldr	r2, [pc, #156]	; (800371c <HAL_ADC_Start_DMA+0x1a4>)
 8003680:	635a      	str	r2, [r3, #52]	; 0x34
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8003682:	68fb      	ldr	r3, [r7, #12]
 8003684:	681b      	ldr	r3, [r3, #0]
 8003686:	221c      	movs	r2, #28
 8003688:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 800368a:	68fb      	ldr	r3, [r7, #12]
 800368c:	2200      	movs	r2, #0
 800368e:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8003692:	68fb      	ldr	r3, [r7, #12]
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	685a      	ldr	r2, [r3, #4]
 8003698:	68fb      	ldr	r3, [r7, #12]
 800369a:	681b      	ldr	r3, [r3, #0]
 800369c:	f042 0210 	orr.w	r2, r2, #16
 80036a0:	605a      	str	r2, [r3, #4]

        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 80036a2:	68fb      	ldr	r3, [r7, #12]
 80036a4:	681b      	ldr	r3, [r3, #0]
 80036a6:	68da      	ldr	r2, [r3, #12]
 80036a8:	68fb      	ldr	r3, [r7, #12]
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	f042 0201 	orr.w	r2, r2, #1
 80036b0:	60da      	str	r2, [r3, #12]

        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80036b2:	68fb      	ldr	r3, [r7, #12]
 80036b4:	6d58      	ldr	r0, [r3, #84]	; 0x54
 80036b6:	68fb      	ldr	r3, [r7, #12]
 80036b8:	681b      	ldr	r3, [r3, #0]
 80036ba:	3340      	adds	r3, #64	; 0x40
 80036bc:	4619      	mov	r1, r3
 80036be:	68ba      	ldr	r2, [r7, #8]
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	f001 f827 	bl	8004714 <HAL_DMA_Start_IT>
 80036c6:	4603      	mov	r3, r0
 80036c8:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 80036ca:	68fb      	ldr	r3, [r7, #12]
 80036cc:	681b      	ldr	r3, [r3, #0]
 80036ce:	4618      	mov	r0, r3
 80036d0:	f7ff fd56 	bl	8003180 <LL_ADC_REG_StartConversion>
      if (tmp_hal_status == HAL_OK)
 80036d4:	e00d      	b.n	80036f2 <HAL_ADC_Start_DMA+0x17a>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 80036d6:	68fb      	ldr	r3, [r7, #12]
 80036d8:	2200      	movs	r2, #0
 80036da:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
      if (tmp_hal_status == HAL_OK)
 80036de:	e008      	b.n	80036f2 <HAL_ADC_Start_DMA+0x17a>

    }
#if defined(ADC_MULTIMODE_SUPPORT)
    else
    {
      tmp_hal_status = HAL_ERROR;
 80036e0:	2301      	movs	r3, #1
 80036e2:	75fb      	strb	r3, [r7, #23]
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 80036e4:	68fb      	ldr	r3, [r7, #12]
 80036e6:	2200      	movs	r2, #0
 80036e8:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
 80036ec:	e001      	b.n	80036f2 <HAL_ADC_Start_DMA+0x17a>
    }
#endif
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 80036ee:	2302      	movs	r3, #2
 80036f0:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 80036f2:	7dfb      	ldrb	r3, [r7, #23]
}
 80036f4:	4618      	mov	r0, r3
 80036f6:	3718      	adds	r7, #24
 80036f8:	46bd      	mov	sp, r7
 80036fa:	bd80      	pop	{r7, pc}
 80036fc:	50000100 	.word	0x50000100
 8003700:	50000300 	.word	0x50000300
 8003704:	50000700 	.word	0x50000700
 8003708:	50000600 	.word	0x50000600
 800370c:	50000500 	.word	0x50000500
 8003710:	50000400 	.word	0x50000400
 8003714:	0800415f 	.word	0x0800415f
 8003718:	08004237 	.word	0x08004237
 800371c:	08004253 	.word	0x08004253

08003720 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8003720:	b480      	push	{r7}
 8003722:	b083      	sub	sp, #12
 8003724:	af00      	add	r7, sp, #0
 8003726:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8003728:	bf00      	nop
 800372a:	370c      	adds	r7, #12
 800372c:	46bd      	mov	sp, r7
 800372e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003732:	4770      	bx	lr

08003734 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8003734:	b480      	push	{r7}
 8003736:	b083      	sub	sp, #12
 8003738:	af00      	add	r7, sp, #0
 800373a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 800373c:	bf00      	nop
 800373e:	370c      	adds	r7, #12
 8003740:	46bd      	mov	sp, r7
 8003742:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003746:	4770      	bx	lr

08003748 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8003748:	b480      	push	{r7}
 800374a:	b083      	sub	sp, #12
 800374c:	af00      	add	r7, sp, #0
 800374e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8003750:	bf00      	nop
 8003752:	370c      	adds	r7, #12
 8003754:	46bd      	mov	sp, r7
 8003756:	f85d 7b04 	ldr.w	r7, [sp], #4
 800375a:	4770      	bx	lr

0800375c <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 800375c:	b580      	push	{r7, lr}
 800375e:	b0b6      	sub	sp, #216	; 0xd8
 8003760:	af00      	add	r7, sp, #0
 8003762:	6078      	str	r0, [r7, #4]
 8003764:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003766:	2300      	movs	r3, #0
 8003768:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 800376c:	2300      	movs	r3, #0
 800376e:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, sConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 8003776:	2b01      	cmp	r3, #1
 8003778:	d102      	bne.n	8003780 <HAL_ADC_ConfigChannel+0x24>
 800377a:	2302      	movs	r3, #2
 800377c:	f000 bc13 	b.w	8003fa6 <HAL_ADC_ConfigChannel+0x84a>
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	2201      	movs	r2, #1
 8003784:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	681b      	ldr	r3, [r3, #0]
 800378c:	4618      	mov	r0, r3
 800378e:	f7ff fd0b 	bl	80031a8 <LL_ADC_REG_IsConversionOngoing>
 8003792:	4603      	mov	r3, r0
 8003794:	2b00      	cmp	r3, #0
 8003796:	f040 83f3 	bne.w	8003f80 <HAL_ADC_ConfigChannel+0x824>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	6818      	ldr	r0, [r3, #0]
 800379e:	683b      	ldr	r3, [r7, #0]
 80037a0:	6859      	ldr	r1, [r3, #4]
 80037a2:	683b      	ldr	r3, [r7, #0]
 80037a4:	681b      	ldr	r3, [r3, #0]
 80037a6:	461a      	mov	r2, r3
 80037a8:	f7ff fbc1 	bl	8002f2e <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	4618      	mov	r0, r3
 80037b2:	f7ff fcf9 	bl	80031a8 <LL_ADC_REG_IsConversionOngoing>
 80037b6:	f8c7 00d0 	str.w	r0, [r7, #208]	; 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	681b      	ldr	r3, [r3, #0]
 80037be:	4618      	mov	r0, r3
 80037c0:	f7ff fd05 	bl	80031ce <LL_ADC_INJ_IsConversionOngoing>
 80037c4:	f8c7 00cc 	str.w	r0, [r7, #204]	; 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80037c8:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 80037cc:	2b00      	cmp	r3, #0
 80037ce:	f040 81d9 	bne.w	8003b84 <HAL_ADC_ConfigChannel+0x428>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80037d2:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 80037d6:	2b00      	cmp	r3, #0
 80037d8:	f040 81d4 	bne.w	8003b84 <HAL_ADC_ConfigChannel+0x428>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (sConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 80037dc:	683b      	ldr	r3, [r7, #0]
 80037de:	689b      	ldr	r3, [r3, #8]
 80037e0:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80037e4:	d10f      	bne.n	8003806 <HAL_ADC_ConfigChannel+0xaa>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	6818      	ldr	r0, [r3, #0]
 80037ea:	683b      	ldr	r3, [r7, #0]
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	2200      	movs	r2, #0
 80037f0:	4619      	mov	r1, r3
 80037f2:	f7ff fbc8 	bl	8002f86 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	681b      	ldr	r3, [r3, #0]
 80037fa:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 80037fe:	4618      	mov	r0, r3
 8003800:	f7ff fb6f 	bl	8002ee2 <LL_ADC_SetSamplingTimeCommonConfig>
 8003804:	e00e      	b.n	8003824 <HAL_ADC_ConfigChannel+0xc8>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	6818      	ldr	r0, [r3, #0]
 800380a:	683b      	ldr	r3, [r7, #0]
 800380c:	6819      	ldr	r1, [r3, #0]
 800380e:	683b      	ldr	r3, [r7, #0]
 8003810:	689b      	ldr	r3, [r3, #8]
 8003812:	461a      	mov	r2, r3
 8003814:	f7ff fbb7 	bl	8002f86 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	681b      	ldr	r3, [r3, #0]
 800381c:	2100      	movs	r1, #0
 800381e:	4618      	mov	r0, r3
 8003820:	f7ff fb5f 	bl	8002ee2 <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8003824:	683b      	ldr	r3, [r7, #0]
 8003826:	695a      	ldr	r2, [r3, #20]
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	681b      	ldr	r3, [r3, #0]
 800382c:	68db      	ldr	r3, [r3, #12]
 800382e:	08db      	lsrs	r3, r3, #3
 8003830:	f003 0303 	and.w	r3, r3, #3
 8003834:	005b      	lsls	r3, r3, #1
 8003836:	fa02 f303 	lsl.w	r3, r2, r3
 800383a:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 800383e:	683b      	ldr	r3, [r7, #0]
 8003840:	691b      	ldr	r3, [r3, #16]
 8003842:	2b04      	cmp	r3, #4
 8003844:	d022      	beq.n	800388c <HAL_ADC_ConfigChannel+0x130>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	6818      	ldr	r0, [r3, #0]
 800384a:	683b      	ldr	r3, [r7, #0]
 800384c:	6919      	ldr	r1, [r3, #16]
 800384e:	683b      	ldr	r3, [r7, #0]
 8003850:	681a      	ldr	r2, [r3, #0]
 8003852:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8003856:	f7ff fab9 	bl	8002dcc <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(sConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, sConfig->OffsetNumber, sConfig->OffsetSign);
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	6818      	ldr	r0, [r3, #0]
 800385e:	683b      	ldr	r3, [r7, #0]
 8003860:	6919      	ldr	r1, [r3, #16]
 8003862:	683b      	ldr	r3, [r7, #0]
 8003864:	699b      	ldr	r3, [r3, #24]
 8003866:	461a      	mov	r2, r3
 8003868:	f7ff fb05 	bl	8002e76 <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSaturation == ENABLE) ? LL_ADC_OFFSET_SATURATION_ENABLE : LL_ADC_OFFSET_SATURATION_DISABLE);
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	6818      	ldr	r0, [r3, #0]
 8003870:	683b      	ldr	r3, [r7, #0]
 8003872:	6919      	ldr	r1, [r3, #16]
 8003874:	683b      	ldr	r3, [r7, #0]
 8003876:	7f1b      	ldrb	r3, [r3, #28]
 8003878:	2b01      	cmp	r3, #1
 800387a:	d102      	bne.n	8003882 <HAL_ADC_ConfigChannel+0x126>
 800387c:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003880:	e000      	b.n	8003884 <HAL_ADC_ConfigChannel+0x128>
 8003882:	2300      	movs	r3, #0
 8003884:	461a      	mov	r2, r3
 8003886:	f7ff fb11 	bl	8002eac <LL_ADC_SetOffsetSaturation>
 800388a:	e17b      	b.n	8003b84 <HAL_ADC_ConfigChannel+0x428>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	681b      	ldr	r3, [r3, #0]
 8003890:	2100      	movs	r1, #0
 8003892:	4618      	mov	r0, r3
 8003894:	f7ff fabe 	bl	8002e14 <LL_ADC_GetOffsetChannel>
 8003898:	4603      	mov	r3, r0
 800389a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800389e:	2b00      	cmp	r3, #0
 80038a0:	d10a      	bne.n	80038b8 <HAL_ADC_ConfigChannel+0x15c>
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	681b      	ldr	r3, [r3, #0]
 80038a6:	2100      	movs	r1, #0
 80038a8:	4618      	mov	r0, r3
 80038aa:	f7ff fab3 	bl	8002e14 <LL_ADC_GetOffsetChannel>
 80038ae:	4603      	mov	r3, r0
 80038b0:	0e9b      	lsrs	r3, r3, #26
 80038b2:	f003 021f 	and.w	r2, r3, #31
 80038b6:	e01e      	b.n	80038f6 <HAL_ADC_ConfigChannel+0x19a>
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	681b      	ldr	r3, [r3, #0]
 80038bc:	2100      	movs	r1, #0
 80038be:	4618      	mov	r0, r3
 80038c0:	f7ff faa8 	bl	8002e14 <LL_ADC_GetOffsetChannel>
 80038c4:	4603      	mov	r3, r0
 80038c6:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80038ca:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 80038ce:	fa93 f3a3 	rbit	r3, r3
 80038d2:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
  return result;
 80038d6:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 80038da:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
  if (value == 0U)
 80038de:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80038e2:	2b00      	cmp	r3, #0
 80038e4:	d101      	bne.n	80038ea <HAL_ADC_ConfigChannel+0x18e>
    return 32U;
 80038e6:	2320      	movs	r3, #32
 80038e8:	e004      	b.n	80038f4 <HAL_ADC_ConfigChannel+0x198>
  return __builtin_clz(value);
 80038ea:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80038ee:	fab3 f383 	clz	r3, r3
 80038f2:	b2db      	uxtb	r3, r3
 80038f4:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80038f6:	683b      	ldr	r3, [r7, #0]
 80038f8:	681b      	ldr	r3, [r3, #0]
 80038fa:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80038fe:	2b00      	cmp	r3, #0
 8003900:	d105      	bne.n	800390e <HAL_ADC_ConfigChannel+0x1b2>
 8003902:	683b      	ldr	r3, [r7, #0]
 8003904:	681b      	ldr	r3, [r3, #0]
 8003906:	0e9b      	lsrs	r3, r3, #26
 8003908:	f003 031f 	and.w	r3, r3, #31
 800390c:	e018      	b.n	8003940 <HAL_ADC_ConfigChannel+0x1e4>
 800390e:	683b      	ldr	r3, [r7, #0]
 8003910:	681b      	ldr	r3, [r3, #0]
 8003912:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003916:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 800391a:	fa93 f3a3 	rbit	r3, r3
 800391e:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  return result;
 8003922:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8003926:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  if (value == 0U)
 800392a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 800392e:	2b00      	cmp	r3, #0
 8003930:	d101      	bne.n	8003936 <HAL_ADC_ConfigChannel+0x1da>
    return 32U;
 8003932:	2320      	movs	r3, #32
 8003934:	e004      	b.n	8003940 <HAL_ADC_ConfigChannel+0x1e4>
  return __builtin_clz(value);
 8003936:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 800393a:	fab3 f383 	clz	r3, r3
 800393e:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8003940:	429a      	cmp	r2, r3
 8003942:	d106      	bne.n	8003952 <HAL_ADC_ConfigChannel+0x1f6>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	681b      	ldr	r3, [r3, #0]
 8003948:	2200      	movs	r2, #0
 800394a:	2100      	movs	r1, #0
 800394c:	4618      	mov	r0, r3
 800394e:	f7ff fa77 	bl	8002e40 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	681b      	ldr	r3, [r3, #0]
 8003956:	2101      	movs	r1, #1
 8003958:	4618      	mov	r0, r3
 800395a:	f7ff fa5b 	bl	8002e14 <LL_ADC_GetOffsetChannel>
 800395e:	4603      	mov	r3, r0
 8003960:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003964:	2b00      	cmp	r3, #0
 8003966:	d10a      	bne.n	800397e <HAL_ADC_ConfigChannel+0x222>
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	681b      	ldr	r3, [r3, #0]
 800396c:	2101      	movs	r1, #1
 800396e:	4618      	mov	r0, r3
 8003970:	f7ff fa50 	bl	8002e14 <LL_ADC_GetOffsetChannel>
 8003974:	4603      	mov	r3, r0
 8003976:	0e9b      	lsrs	r3, r3, #26
 8003978:	f003 021f 	and.w	r2, r3, #31
 800397c:	e01e      	b.n	80039bc <HAL_ADC_ConfigChannel+0x260>
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	681b      	ldr	r3, [r3, #0]
 8003982:	2101      	movs	r1, #1
 8003984:	4618      	mov	r0, r3
 8003986:	f7ff fa45 	bl	8002e14 <LL_ADC_GetOffsetChannel>
 800398a:	4603      	mov	r3, r0
 800398c:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003990:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8003994:	fa93 f3a3 	rbit	r3, r3
 8003998:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  return result;
 800399c:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80039a0:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  if (value == 0U)
 80039a4:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 80039a8:	2b00      	cmp	r3, #0
 80039aa:	d101      	bne.n	80039b0 <HAL_ADC_ConfigChannel+0x254>
    return 32U;
 80039ac:	2320      	movs	r3, #32
 80039ae:	e004      	b.n	80039ba <HAL_ADC_ConfigChannel+0x25e>
  return __builtin_clz(value);
 80039b0:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 80039b4:	fab3 f383 	clz	r3, r3
 80039b8:	b2db      	uxtb	r3, r3
 80039ba:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80039bc:	683b      	ldr	r3, [r7, #0]
 80039be:	681b      	ldr	r3, [r3, #0]
 80039c0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80039c4:	2b00      	cmp	r3, #0
 80039c6:	d105      	bne.n	80039d4 <HAL_ADC_ConfigChannel+0x278>
 80039c8:	683b      	ldr	r3, [r7, #0]
 80039ca:	681b      	ldr	r3, [r3, #0]
 80039cc:	0e9b      	lsrs	r3, r3, #26
 80039ce:	f003 031f 	and.w	r3, r3, #31
 80039d2:	e018      	b.n	8003a06 <HAL_ADC_ConfigChannel+0x2aa>
 80039d4:	683b      	ldr	r3, [r7, #0]
 80039d6:	681b      	ldr	r3, [r3, #0]
 80039d8:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80039dc:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80039e0:	fa93 f3a3 	rbit	r3, r3
 80039e4:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  return result;
 80039e8:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 80039ec:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  if (value == 0U)
 80039f0:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80039f4:	2b00      	cmp	r3, #0
 80039f6:	d101      	bne.n	80039fc <HAL_ADC_ConfigChannel+0x2a0>
    return 32U;
 80039f8:	2320      	movs	r3, #32
 80039fa:	e004      	b.n	8003a06 <HAL_ADC_ConfigChannel+0x2aa>
  return __builtin_clz(value);
 80039fc:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8003a00:	fab3 f383 	clz	r3, r3
 8003a04:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8003a06:	429a      	cmp	r2, r3
 8003a08:	d106      	bne.n	8003a18 <HAL_ADC_ConfigChannel+0x2bc>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	681b      	ldr	r3, [r3, #0]
 8003a0e:	2200      	movs	r2, #0
 8003a10:	2101      	movs	r1, #1
 8003a12:	4618      	mov	r0, r3
 8003a14:	f7ff fa14 	bl	8002e40 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	2102      	movs	r1, #2
 8003a1e:	4618      	mov	r0, r3
 8003a20:	f7ff f9f8 	bl	8002e14 <LL_ADC_GetOffsetChannel>
 8003a24:	4603      	mov	r3, r0
 8003a26:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003a2a:	2b00      	cmp	r3, #0
 8003a2c:	d10a      	bne.n	8003a44 <HAL_ADC_ConfigChannel+0x2e8>
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	681b      	ldr	r3, [r3, #0]
 8003a32:	2102      	movs	r1, #2
 8003a34:	4618      	mov	r0, r3
 8003a36:	f7ff f9ed 	bl	8002e14 <LL_ADC_GetOffsetChannel>
 8003a3a:	4603      	mov	r3, r0
 8003a3c:	0e9b      	lsrs	r3, r3, #26
 8003a3e:	f003 021f 	and.w	r2, r3, #31
 8003a42:	e01e      	b.n	8003a82 <HAL_ADC_ConfigChannel+0x326>
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	2102      	movs	r1, #2
 8003a4a:	4618      	mov	r0, r3
 8003a4c:	f7ff f9e2 	bl	8002e14 <LL_ADC_GetOffsetChannel>
 8003a50:	4603      	mov	r3, r0
 8003a52:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003a56:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8003a5a:	fa93 f3a3 	rbit	r3, r3
 8003a5e:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  return result;
 8003a62:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8003a66:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  if (value == 0U)
 8003a6a:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8003a6e:	2b00      	cmp	r3, #0
 8003a70:	d101      	bne.n	8003a76 <HAL_ADC_ConfigChannel+0x31a>
    return 32U;
 8003a72:	2320      	movs	r3, #32
 8003a74:	e004      	b.n	8003a80 <HAL_ADC_ConfigChannel+0x324>
  return __builtin_clz(value);
 8003a76:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8003a7a:	fab3 f383 	clz	r3, r3
 8003a7e:	b2db      	uxtb	r3, r3
 8003a80:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8003a82:	683b      	ldr	r3, [r7, #0]
 8003a84:	681b      	ldr	r3, [r3, #0]
 8003a86:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003a8a:	2b00      	cmp	r3, #0
 8003a8c:	d105      	bne.n	8003a9a <HAL_ADC_ConfigChannel+0x33e>
 8003a8e:	683b      	ldr	r3, [r7, #0]
 8003a90:	681b      	ldr	r3, [r3, #0]
 8003a92:	0e9b      	lsrs	r3, r3, #26
 8003a94:	f003 031f 	and.w	r3, r3, #31
 8003a98:	e016      	b.n	8003ac8 <HAL_ADC_ConfigChannel+0x36c>
 8003a9a:	683b      	ldr	r3, [r7, #0]
 8003a9c:	681b      	ldr	r3, [r3, #0]
 8003a9e:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003aa2:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8003aa6:	fa93 f3a3 	rbit	r3, r3
 8003aaa:	67fb      	str	r3, [r7, #124]	; 0x7c
  return result;
 8003aac:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8003aae:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  if (value == 0U)
 8003ab2:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8003ab6:	2b00      	cmp	r3, #0
 8003ab8:	d101      	bne.n	8003abe <HAL_ADC_ConfigChannel+0x362>
    return 32U;
 8003aba:	2320      	movs	r3, #32
 8003abc:	e004      	b.n	8003ac8 <HAL_ADC_ConfigChannel+0x36c>
  return __builtin_clz(value);
 8003abe:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8003ac2:	fab3 f383 	clz	r3, r3
 8003ac6:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8003ac8:	429a      	cmp	r2, r3
 8003aca:	d106      	bne.n	8003ada <HAL_ADC_ConfigChannel+0x37e>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	2200      	movs	r2, #0
 8003ad2:	2102      	movs	r1, #2
 8003ad4:	4618      	mov	r0, r3
 8003ad6:	f7ff f9b3 	bl	8002e40 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	681b      	ldr	r3, [r3, #0]
 8003ade:	2103      	movs	r1, #3
 8003ae0:	4618      	mov	r0, r3
 8003ae2:	f7ff f997 	bl	8002e14 <LL_ADC_GetOffsetChannel>
 8003ae6:	4603      	mov	r3, r0
 8003ae8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003aec:	2b00      	cmp	r3, #0
 8003aee:	d10a      	bne.n	8003b06 <HAL_ADC_ConfigChannel+0x3aa>
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	681b      	ldr	r3, [r3, #0]
 8003af4:	2103      	movs	r1, #3
 8003af6:	4618      	mov	r0, r3
 8003af8:	f7ff f98c 	bl	8002e14 <LL_ADC_GetOffsetChannel>
 8003afc:	4603      	mov	r3, r0
 8003afe:	0e9b      	lsrs	r3, r3, #26
 8003b00:	f003 021f 	and.w	r2, r3, #31
 8003b04:	e017      	b.n	8003b36 <HAL_ADC_ConfigChannel+0x3da>
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	681b      	ldr	r3, [r3, #0]
 8003b0a:	2103      	movs	r1, #3
 8003b0c:	4618      	mov	r0, r3
 8003b0e:	f7ff f981 	bl	8002e14 <LL_ADC_GetOffsetChannel>
 8003b12:	4603      	mov	r3, r0
 8003b14:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003b16:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003b18:	fa93 f3a3 	rbit	r3, r3
 8003b1c:	673b      	str	r3, [r7, #112]	; 0x70
  return result;
 8003b1e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8003b20:	67bb      	str	r3, [r7, #120]	; 0x78
  if (value == 0U)
 8003b22:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003b24:	2b00      	cmp	r3, #0
 8003b26:	d101      	bne.n	8003b2c <HAL_ADC_ConfigChannel+0x3d0>
    return 32U;
 8003b28:	2320      	movs	r3, #32
 8003b2a:	e003      	b.n	8003b34 <HAL_ADC_ConfigChannel+0x3d8>
  return __builtin_clz(value);
 8003b2c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003b2e:	fab3 f383 	clz	r3, r3
 8003b32:	b2db      	uxtb	r3, r3
 8003b34:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8003b36:	683b      	ldr	r3, [r7, #0]
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003b3e:	2b00      	cmp	r3, #0
 8003b40:	d105      	bne.n	8003b4e <HAL_ADC_ConfigChannel+0x3f2>
 8003b42:	683b      	ldr	r3, [r7, #0]
 8003b44:	681b      	ldr	r3, [r3, #0]
 8003b46:	0e9b      	lsrs	r3, r3, #26
 8003b48:	f003 031f 	and.w	r3, r3, #31
 8003b4c:	e011      	b.n	8003b72 <HAL_ADC_ConfigChannel+0x416>
 8003b4e:	683b      	ldr	r3, [r7, #0]
 8003b50:	681b      	ldr	r3, [r3, #0]
 8003b52:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003b54:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8003b56:	fa93 f3a3 	rbit	r3, r3
 8003b5a:	667b      	str	r3, [r7, #100]	; 0x64
  return result;
 8003b5c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8003b5e:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (value == 0U)
 8003b60:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003b62:	2b00      	cmp	r3, #0
 8003b64:	d101      	bne.n	8003b6a <HAL_ADC_ConfigChannel+0x40e>
    return 32U;
 8003b66:	2320      	movs	r3, #32
 8003b68:	e003      	b.n	8003b72 <HAL_ADC_ConfigChannel+0x416>
  return __builtin_clz(value);
 8003b6a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003b6c:	fab3 f383 	clz	r3, r3
 8003b70:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8003b72:	429a      	cmp	r2, r3
 8003b74:	d106      	bne.n	8003b84 <HAL_ADC_ConfigChannel+0x428>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	681b      	ldr	r3, [r3, #0]
 8003b7a:	2200      	movs	r2, #0
 8003b7c:	2103      	movs	r1, #3
 8003b7e:	4618      	mov	r0, r3
 8003b80:	f7ff f95e 	bl	8002e40 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	681b      	ldr	r3, [r3, #0]
 8003b88:	4618      	mov	r0, r3
 8003b8a:	f7ff fad3 	bl	8003134 <LL_ADC_IsEnabled>
 8003b8e:	4603      	mov	r3, r0
 8003b90:	2b00      	cmp	r3, #0
 8003b92:	f040 813d 	bne.w	8003e10 <HAL_ADC_ConfigChannel+0x6b4>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	6818      	ldr	r0, [r3, #0]
 8003b9a:	683b      	ldr	r3, [r7, #0]
 8003b9c:	6819      	ldr	r1, [r3, #0]
 8003b9e:	683b      	ldr	r3, [r7, #0]
 8003ba0:	68db      	ldr	r3, [r3, #12]
 8003ba2:	461a      	mov	r2, r3
 8003ba4:	f7ff fa1a 	bl	8002fdc <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8003ba8:	683b      	ldr	r3, [r7, #0]
 8003baa:	68db      	ldr	r3, [r3, #12]
 8003bac:	4aa2      	ldr	r2, [pc, #648]	; (8003e38 <HAL_ADC_ConfigChannel+0x6dc>)
 8003bae:	4293      	cmp	r3, r2
 8003bb0:	f040 812e 	bne.w	8003e10 <HAL_ADC_ConfigChannel+0x6b4>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8003bb8:	683b      	ldr	r3, [r7, #0]
 8003bba:	681b      	ldr	r3, [r3, #0]
 8003bbc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003bc0:	2b00      	cmp	r3, #0
 8003bc2:	d10b      	bne.n	8003bdc <HAL_ADC_ConfigChannel+0x480>
 8003bc4:	683b      	ldr	r3, [r7, #0]
 8003bc6:	681b      	ldr	r3, [r3, #0]
 8003bc8:	0e9b      	lsrs	r3, r3, #26
 8003bca:	3301      	adds	r3, #1
 8003bcc:	f003 031f 	and.w	r3, r3, #31
 8003bd0:	2b09      	cmp	r3, #9
 8003bd2:	bf94      	ite	ls
 8003bd4:	2301      	movls	r3, #1
 8003bd6:	2300      	movhi	r3, #0
 8003bd8:	b2db      	uxtb	r3, r3
 8003bda:	e019      	b.n	8003c10 <HAL_ADC_ConfigChannel+0x4b4>
 8003bdc:	683b      	ldr	r3, [r7, #0]
 8003bde:	681b      	ldr	r3, [r3, #0]
 8003be0:	65fb      	str	r3, [r7, #92]	; 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003be2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003be4:	fa93 f3a3 	rbit	r3, r3
 8003be8:	65bb      	str	r3, [r7, #88]	; 0x58
  return result;
 8003bea:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003bec:	663b      	str	r3, [r7, #96]	; 0x60
  if (value == 0U)
 8003bee:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8003bf0:	2b00      	cmp	r3, #0
 8003bf2:	d101      	bne.n	8003bf8 <HAL_ADC_ConfigChannel+0x49c>
    return 32U;
 8003bf4:	2320      	movs	r3, #32
 8003bf6:	e003      	b.n	8003c00 <HAL_ADC_ConfigChannel+0x4a4>
  return __builtin_clz(value);
 8003bf8:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8003bfa:	fab3 f383 	clz	r3, r3
 8003bfe:	b2db      	uxtb	r3, r3
 8003c00:	3301      	adds	r3, #1
 8003c02:	f003 031f 	and.w	r3, r3, #31
 8003c06:	2b09      	cmp	r3, #9
 8003c08:	bf94      	ite	ls
 8003c0a:	2301      	movls	r3, #1
 8003c0c:	2300      	movhi	r3, #0
 8003c0e:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003c10:	2b00      	cmp	r3, #0
 8003c12:	d079      	beq.n	8003d08 <HAL_ADC_ConfigChannel+0x5ac>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8003c14:	683b      	ldr	r3, [r7, #0]
 8003c16:	681b      	ldr	r3, [r3, #0]
 8003c18:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003c1c:	2b00      	cmp	r3, #0
 8003c1e:	d107      	bne.n	8003c30 <HAL_ADC_ConfigChannel+0x4d4>
 8003c20:	683b      	ldr	r3, [r7, #0]
 8003c22:	681b      	ldr	r3, [r3, #0]
 8003c24:	0e9b      	lsrs	r3, r3, #26
 8003c26:	3301      	adds	r3, #1
 8003c28:	069b      	lsls	r3, r3, #26
 8003c2a:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8003c2e:	e015      	b.n	8003c5c <HAL_ADC_ConfigChannel+0x500>
 8003c30:	683b      	ldr	r3, [r7, #0]
 8003c32:	681b      	ldr	r3, [r3, #0]
 8003c34:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003c36:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003c38:	fa93 f3a3 	rbit	r3, r3
 8003c3c:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8003c3e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003c40:	657b      	str	r3, [r7, #84]	; 0x54
  if (value == 0U)
 8003c42:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003c44:	2b00      	cmp	r3, #0
 8003c46:	d101      	bne.n	8003c4c <HAL_ADC_ConfigChannel+0x4f0>
    return 32U;
 8003c48:	2320      	movs	r3, #32
 8003c4a:	e003      	b.n	8003c54 <HAL_ADC_ConfigChannel+0x4f8>
  return __builtin_clz(value);
 8003c4c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003c4e:	fab3 f383 	clz	r3, r3
 8003c52:	b2db      	uxtb	r3, r3
 8003c54:	3301      	adds	r3, #1
 8003c56:	069b      	lsls	r3, r3, #26
 8003c58:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8003c5c:	683b      	ldr	r3, [r7, #0]
 8003c5e:	681b      	ldr	r3, [r3, #0]
 8003c60:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003c64:	2b00      	cmp	r3, #0
 8003c66:	d109      	bne.n	8003c7c <HAL_ADC_ConfigChannel+0x520>
 8003c68:	683b      	ldr	r3, [r7, #0]
 8003c6a:	681b      	ldr	r3, [r3, #0]
 8003c6c:	0e9b      	lsrs	r3, r3, #26
 8003c6e:	3301      	adds	r3, #1
 8003c70:	f003 031f 	and.w	r3, r3, #31
 8003c74:	2101      	movs	r1, #1
 8003c76:	fa01 f303 	lsl.w	r3, r1, r3
 8003c7a:	e017      	b.n	8003cac <HAL_ADC_ConfigChannel+0x550>
 8003c7c:	683b      	ldr	r3, [r7, #0]
 8003c7e:	681b      	ldr	r3, [r3, #0]
 8003c80:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003c82:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003c84:	fa93 f3a3 	rbit	r3, r3
 8003c88:	643b      	str	r3, [r7, #64]	; 0x40
  return result;
 8003c8a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003c8c:	64bb      	str	r3, [r7, #72]	; 0x48
  if (value == 0U)
 8003c8e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003c90:	2b00      	cmp	r3, #0
 8003c92:	d101      	bne.n	8003c98 <HAL_ADC_ConfigChannel+0x53c>
    return 32U;
 8003c94:	2320      	movs	r3, #32
 8003c96:	e003      	b.n	8003ca0 <HAL_ADC_ConfigChannel+0x544>
  return __builtin_clz(value);
 8003c98:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003c9a:	fab3 f383 	clz	r3, r3
 8003c9e:	b2db      	uxtb	r3, r3
 8003ca0:	3301      	adds	r3, #1
 8003ca2:	f003 031f 	and.w	r3, r3, #31
 8003ca6:	2101      	movs	r1, #1
 8003ca8:	fa01 f303 	lsl.w	r3, r1, r3
 8003cac:	ea42 0103 	orr.w	r1, r2, r3
 8003cb0:	683b      	ldr	r3, [r7, #0]
 8003cb2:	681b      	ldr	r3, [r3, #0]
 8003cb4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003cb8:	2b00      	cmp	r3, #0
 8003cba:	d10a      	bne.n	8003cd2 <HAL_ADC_ConfigChannel+0x576>
 8003cbc:	683b      	ldr	r3, [r7, #0]
 8003cbe:	681b      	ldr	r3, [r3, #0]
 8003cc0:	0e9b      	lsrs	r3, r3, #26
 8003cc2:	3301      	adds	r3, #1
 8003cc4:	f003 021f 	and.w	r2, r3, #31
 8003cc8:	4613      	mov	r3, r2
 8003cca:	005b      	lsls	r3, r3, #1
 8003ccc:	4413      	add	r3, r2
 8003cce:	051b      	lsls	r3, r3, #20
 8003cd0:	e018      	b.n	8003d04 <HAL_ADC_ConfigChannel+0x5a8>
 8003cd2:	683b      	ldr	r3, [r7, #0]
 8003cd4:	681b      	ldr	r3, [r3, #0]
 8003cd6:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003cd8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003cda:	fa93 f3a3 	rbit	r3, r3
 8003cde:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 8003ce0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003ce2:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (value == 0U)
 8003ce4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003ce6:	2b00      	cmp	r3, #0
 8003ce8:	d101      	bne.n	8003cee <HAL_ADC_ConfigChannel+0x592>
    return 32U;
 8003cea:	2320      	movs	r3, #32
 8003cec:	e003      	b.n	8003cf6 <HAL_ADC_ConfigChannel+0x59a>
  return __builtin_clz(value);
 8003cee:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003cf0:	fab3 f383 	clz	r3, r3
 8003cf4:	b2db      	uxtb	r3, r3
 8003cf6:	3301      	adds	r3, #1
 8003cf8:	f003 021f 	and.w	r2, r3, #31
 8003cfc:	4613      	mov	r3, r2
 8003cfe:	005b      	lsls	r3, r3, #1
 8003d00:	4413      	add	r3, r2
 8003d02:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003d04:	430b      	orrs	r3, r1
 8003d06:	e07e      	b.n	8003e06 <HAL_ADC_ConfigChannel+0x6aa>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8003d08:	683b      	ldr	r3, [r7, #0]
 8003d0a:	681b      	ldr	r3, [r3, #0]
 8003d0c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003d10:	2b00      	cmp	r3, #0
 8003d12:	d107      	bne.n	8003d24 <HAL_ADC_ConfigChannel+0x5c8>
 8003d14:	683b      	ldr	r3, [r7, #0]
 8003d16:	681b      	ldr	r3, [r3, #0]
 8003d18:	0e9b      	lsrs	r3, r3, #26
 8003d1a:	3301      	adds	r3, #1
 8003d1c:	069b      	lsls	r3, r3, #26
 8003d1e:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8003d22:	e015      	b.n	8003d50 <HAL_ADC_ConfigChannel+0x5f4>
 8003d24:	683b      	ldr	r3, [r7, #0]
 8003d26:	681b      	ldr	r3, [r3, #0]
 8003d28:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003d2a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003d2c:	fa93 f3a3 	rbit	r3, r3
 8003d30:	62bb      	str	r3, [r7, #40]	; 0x28
  return result;
 8003d32:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003d34:	633b      	str	r3, [r7, #48]	; 0x30
  if (value == 0U)
 8003d36:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003d38:	2b00      	cmp	r3, #0
 8003d3a:	d101      	bne.n	8003d40 <HAL_ADC_ConfigChannel+0x5e4>
    return 32U;
 8003d3c:	2320      	movs	r3, #32
 8003d3e:	e003      	b.n	8003d48 <HAL_ADC_ConfigChannel+0x5ec>
  return __builtin_clz(value);
 8003d40:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003d42:	fab3 f383 	clz	r3, r3
 8003d46:	b2db      	uxtb	r3, r3
 8003d48:	3301      	adds	r3, #1
 8003d4a:	069b      	lsls	r3, r3, #26
 8003d4c:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8003d50:	683b      	ldr	r3, [r7, #0]
 8003d52:	681b      	ldr	r3, [r3, #0]
 8003d54:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003d58:	2b00      	cmp	r3, #0
 8003d5a:	d109      	bne.n	8003d70 <HAL_ADC_ConfigChannel+0x614>
 8003d5c:	683b      	ldr	r3, [r7, #0]
 8003d5e:	681b      	ldr	r3, [r3, #0]
 8003d60:	0e9b      	lsrs	r3, r3, #26
 8003d62:	3301      	adds	r3, #1
 8003d64:	f003 031f 	and.w	r3, r3, #31
 8003d68:	2101      	movs	r1, #1
 8003d6a:	fa01 f303 	lsl.w	r3, r1, r3
 8003d6e:	e017      	b.n	8003da0 <HAL_ADC_ConfigChannel+0x644>
 8003d70:	683b      	ldr	r3, [r7, #0]
 8003d72:	681b      	ldr	r3, [r3, #0]
 8003d74:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003d76:	6a3b      	ldr	r3, [r7, #32]
 8003d78:	fa93 f3a3 	rbit	r3, r3
 8003d7c:	61fb      	str	r3, [r7, #28]
  return result;
 8003d7e:	69fb      	ldr	r3, [r7, #28]
 8003d80:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 8003d82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d84:	2b00      	cmp	r3, #0
 8003d86:	d101      	bne.n	8003d8c <HAL_ADC_ConfigChannel+0x630>
    return 32U;
 8003d88:	2320      	movs	r3, #32
 8003d8a:	e003      	b.n	8003d94 <HAL_ADC_ConfigChannel+0x638>
  return __builtin_clz(value);
 8003d8c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d8e:	fab3 f383 	clz	r3, r3
 8003d92:	b2db      	uxtb	r3, r3
 8003d94:	3301      	adds	r3, #1
 8003d96:	f003 031f 	and.w	r3, r3, #31
 8003d9a:	2101      	movs	r1, #1
 8003d9c:	fa01 f303 	lsl.w	r3, r1, r3
 8003da0:	ea42 0103 	orr.w	r1, r2, r3
 8003da4:	683b      	ldr	r3, [r7, #0]
 8003da6:	681b      	ldr	r3, [r3, #0]
 8003da8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003dac:	2b00      	cmp	r3, #0
 8003dae:	d10d      	bne.n	8003dcc <HAL_ADC_ConfigChannel+0x670>
 8003db0:	683b      	ldr	r3, [r7, #0]
 8003db2:	681b      	ldr	r3, [r3, #0]
 8003db4:	0e9b      	lsrs	r3, r3, #26
 8003db6:	3301      	adds	r3, #1
 8003db8:	f003 021f 	and.w	r2, r3, #31
 8003dbc:	4613      	mov	r3, r2
 8003dbe:	005b      	lsls	r3, r3, #1
 8003dc0:	4413      	add	r3, r2
 8003dc2:	3b1e      	subs	r3, #30
 8003dc4:	051b      	lsls	r3, r3, #20
 8003dc6:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8003dca:	e01b      	b.n	8003e04 <HAL_ADC_ConfigChannel+0x6a8>
 8003dcc:	683b      	ldr	r3, [r7, #0]
 8003dce:	681b      	ldr	r3, [r3, #0]
 8003dd0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003dd2:	697b      	ldr	r3, [r7, #20]
 8003dd4:	fa93 f3a3 	rbit	r3, r3
 8003dd8:	613b      	str	r3, [r7, #16]
  return result;
 8003dda:	693b      	ldr	r3, [r7, #16]
 8003ddc:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8003dde:	69bb      	ldr	r3, [r7, #24]
 8003de0:	2b00      	cmp	r3, #0
 8003de2:	d101      	bne.n	8003de8 <HAL_ADC_ConfigChannel+0x68c>
    return 32U;
 8003de4:	2320      	movs	r3, #32
 8003de6:	e003      	b.n	8003df0 <HAL_ADC_ConfigChannel+0x694>
  return __builtin_clz(value);
 8003de8:	69bb      	ldr	r3, [r7, #24]
 8003dea:	fab3 f383 	clz	r3, r3
 8003dee:	b2db      	uxtb	r3, r3
 8003df0:	3301      	adds	r3, #1
 8003df2:	f003 021f 	and.w	r2, r3, #31
 8003df6:	4613      	mov	r3, r2
 8003df8:	005b      	lsls	r3, r3, #1
 8003dfa:	4413      	add	r3, r2
 8003dfc:	3b1e      	subs	r3, #30
 8003dfe:	051b      	lsls	r3, r3, #20
 8003e00:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003e04:	430b      	orrs	r3, r1
 8003e06:	683a      	ldr	r2, [r7, #0]
 8003e08:	6892      	ldr	r2, [r2, #8]
 8003e0a:	4619      	mov	r1, r3
 8003e0c:	f7ff f8bb 	bl	8002f86 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8003e10:	683b      	ldr	r3, [r7, #0]
 8003e12:	681a      	ldr	r2, [r3, #0]
 8003e14:	4b09      	ldr	r3, [pc, #36]	; (8003e3c <HAL_ADC_ConfigChannel+0x6e0>)
 8003e16:	4013      	ands	r3, r2
 8003e18:	2b00      	cmp	r3, #0
 8003e1a:	f000 80be 	beq.w	8003f9a <HAL_ADC_ConfigChannel+0x83e>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	681b      	ldr	r3, [r3, #0]
 8003e22:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003e26:	d004      	beq.n	8003e32 <HAL_ADC_ConfigChannel+0x6d6>
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	681b      	ldr	r3, [r3, #0]
 8003e2c:	4a04      	ldr	r2, [pc, #16]	; (8003e40 <HAL_ADC_ConfigChannel+0x6e4>)
 8003e2e:	4293      	cmp	r3, r2
 8003e30:	d10a      	bne.n	8003e48 <HAL_ADC_ConfigChannel+0x6ec>
 8003e32:	4b04      	ldr	r3, [pc, #16]	; (8003e44 <HAL_ADC_ConfigChannel+0x6e8>)
 8003e34:	e009      	b.n	8003e4a <HAL_ADC_ConfigChannel+0x6ee>
 8003e36:	bf00      	nop
 8003e38:	407f0000 	.word	0x407f0000
 8003e3c:	80080000 	.word	0x80080000
 8003e40:	50000100 	.word	0x50000100
 8003e44:	50000300 	.word	0x50000300
 8003e48:	4b59      	ldr	r3, [pc, #356]	; (8003fb0 <HAL_ADC_ConfigChannel+0x854>)
 8003e4a:	4618      	mov	r0, r3
 8003e4c:	f7fe ffb0 	bl	8002db0 <LL_ADC_GetCommonPathInternalCh>
 8003e50:	f8c7 00c4 	str.w	r0, [r7, #196]	; 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 8003e54:	683b      	ldr	r3, [r7, #0]
 8003e56:	681b      	ldr	r3, [r3, #0]
 8003e58:	4a56      	ldr	r2, [pc, #344]	; (8003fb4 <HAL_ADC_ConfigChannel+0x858>)
 8003e5a:	4293      	cmp	r3, r2
 8003e5c:	d004      	beq.n	8003e68 <HAL_ADC_ConfigChannel+0x70c>
 8003e5e:	683b      	ldr	r3, [r7, #0]
 8003e60:	681b      	ldr	r3, [r3, #0]
 8003e62:	4a55      	ldr	r2, [pc, #340]	; (8003fb8 <HAL_ADC_ConfigChannel+0x85c>)
 8003e64:	4293      	cmp	r3, r2
 8003e66:	d13a      	bne.n	8003ede <HAL_ADC_ConfigChannel+0x782>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8003e68:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8003e6c:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8003e70:	2b00      	cmp	r3, #0
 8003e72:	d134      	bne.n	8003ede <HAL_ADC_ConfigChannel+0x782>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	681b      	ldr	r3, [r3, #0]
 8003e78:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003e7c:	d005      	beq.n	8003e8a <HAL_ADC_ConfigChannel+0x72e>
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	681b      	ldr	r3, [r3, #0]
 8003e82:	4a4e      	ldr	r2, [pc, #312]	; (8003fbc <HAL_ADC_ConfigChannel+0x860>)
 8003e84:	4293      	cmp	r3, r2
 8003e86:	f040 8085 	bne.w	8003f94 <HAL_ADC_ConfigChannel+0x838>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	681b      	ldr	r3, [r3, #0]
 8003e8e:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003e92:	d004      	beq.n	8003e9e <HAL_ADC_ConfigChannel+0x742>
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	681b      	ldr	r3, [r3, #0]
 8003e98:	4a49      	ldr	r2, [pc, #292]	; (8003fc0 <HAL_ADC_ConfigChannel+0x864>)
 8003e9a:	4293      	cmp	r3, r2
 8003e9c:	d101      	bne.n	8003ea2 <HAL_ADC_ConfigChannel+0x746>
 8003e9e:	4a49      	ldr	r2, [pc, #292]	; (8003fc4 <HAL_ADC_ConfigChannel+0x868>)
 8003ea0:	e000      	b.n	8003ea4 <HAL_ADC_ConfigChannel+0x748>
 8003ea2:	4a43      	ldr	r2, [pc, #268]	; (8003fb0 <HAL_ADC_ConfigChannel+0x854>)
 8003ea4:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8003ea8:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8003eac:	4619      	mov	r1, r3
 8003eae:	4610      	mov	r0, r2
 8003eb0:	f7fe ff6b 	bl	8002d8a <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003eb4:	4b44      	ldr	r3, [pc, #272]	; (8003fc8 <HAL_ADC_ConfigChannel+0x86c>)
 8003eb6:	681b      	ldr	r3, [r3, #0]
 8003eb8:	099b      	lsrs	r3, r3, #6
 8003eba:	4a44      	ldr	r2, [pc, #272]	; (8003fcc <HAL_ADC_ConfigChannel+0x870>)
 8003ebc:	fba2 2303 	umull	r2, r3, r2, r3
 8003ec0:	099b      	lsrs	r3, r3, #6
 8003ec2:	1c5a      	adds	r2, r3, #1
 8003ec4:	4613      	mov	r3, r2
 8003ec6:	005b      	lsls	r3, r3, #1
 8003ec8:	4413      	add	r3, r2
 8003eca:	009b      	lsls	r3, r3, #2
 8003ecc:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8003ece:	e002      	b.n	8003ed6 <HAL_ADC_ConfigChannel+0x77a>
          {
            wait_loop_index--;
 8003ed0:	68fb      	ldr	r3, [r7, #12]
 8003ed2:	3b01      	subs	r3, #1
 8003ed4:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8003ed6:	68fb      	ldr	r3, [r7, #12]
 8003ed8:	2b00      	cmp	r3, #0
 8003eda:	d1f9      	bne.n	8003ed0 <HAL_ADC_ConfigChannel+0x774>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003edc:	e05a      	b.n	8003f94 <HAL_ADC_ConfigChannel+0x838>
          }
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8003ede:	683b      	ldr	r3, [r7, #0]
 8003ee0:	681b      	ldr	r3, [r3, #0]
 8003ee2:	4a3b      	ldr	r2, [pc, #236]	; (8003fd0 <HAL_ADC_ConfigChannel+0x874>)
 8003ee4:	4293      	cmp	r3, r2
 8003ee6:	d125      	bne.n	8003f34 <HAL_ADC_ConfigChannel+0x7d8>
 8003ee8:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8003eec:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003ef0:	2b00      	cmp	r3, #0
 8003ef2:	d11f      	bne.n	8003f34 <HAL_ADC_ConfigChannel+0x7d8>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	681b      	ldr	r3, [r3, #0]
 8003ef8:	4a31      	ldr	r2, [pc, #196]	; (8003fc0 <HAL_ADC_ConfigChannel+0x864>)
 8003efa:	4293      	cmp	r3, r2
 8003efc:	d104      	bne.n	8003f08 <HAL_ADC_ConfigChannel+0x7ac>
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	681b      	ldr	r3, [r3, #0]
 8003f02:	4a34      	ldr	r2, [pc, #208]	; (8003fd4 <HAL_ADC_ConfigChannel+0x878>)
 8003f04:	4293      	cmp	r3, r2
 8003f06:	d047      	beq.n	8003f98 <HAL_ADC_ConfigChannel+0x83c>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	681b      	ldr	r3, [r3, #0]
 8003f0c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003f10:	d004      	beq.n	8003f1c <HAL_ADC_ConfigChannel+0x7c0>
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	681b      	ldr	r3, [r3, #0]
 8003f16:	4a2a      	ldr	r2, [pc, #168]	; (8003fc0 <HAL_ADC_ConfigChannel+0x864>)
 8003f18:	4293      	cmp	r3, r2
 8003f1a:	d101      	bne.n	8003f20 <HAL_ADC_ConfigChannel+0x7c4>
 8003f1c:	4a29      	ldr	r2, [pc, #164]	; (8003fc4 <HAL_ADC_ConfigChannel+0x868>)
 8003f1e:	e000      	b.n	8003f22 <HAL_ADC_ConfigChannel+0x7c6>
 8003f20:	4a23      	ldr	r2, [pc, #140]	; (8003fb0 <HAL_ADC_ConfigChannel+0x854>)
 8003f22:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8003f26:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003f2a:	4619      	mov	r1, r3
 8003f2c:	4610      	mov	r0, r2
 8003f2e:	f7fe ff2c 	bl	8002d8a <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003f32:	e031      	b.n	8003f98 <HAL_ADC_ConfigChannel+0x83c>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VREFINT)
 8003f34:	683b      	ldr	r3, [r7, #0]
 8003f36:	681b      	ldr	r3, [r3, #0]
 8003f38:	4a27      	ldr	r2, [pc, #156]	; (8003fd8 <HAL_ADC_ConfigChannel+0x87c>)
 8003f3a:	4293      	cmp	r3, r2
 8003f3c:	d12d      	bne.n	8003f9a <HAL_ADC_ConfigChannel+0x83e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8003f3e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8003f42:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003f46:	2b00      	cmp	r3, #0
 8003f48:	d127      	bne.n	8003f9a <HAL_ADC_ConfigChannel+0x83e>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	681b      	ldr	r3, [r3, #0]
 8003f4e:	4a1c      	ldr	r2, [pc, #112]	; (8003fc0 <HAL_ADC_ConfigChannel+0x864>)
 8003f50:	4293      	cmp	r3, r2
 8003f52:	d022      	beq.n	8003f9a <HAL_ADC_ConfigChannel+0x83e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003f5c:	d004      	beq.n	8003f68 <HAL_ADC_ConfigChannel+0x80c>
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	681b      	ldr	r3, [r3, #0]
 8003f62:	4a17      	ldr	r2, [pc, #92]	; (8003fc0 <HAL_ADC_ConfigChannel+0x864>)
 8003f64:	4293      	cmp	r3, r2
 8003f66:	d101      	bne.n	8003f6c <HAL_ADC_ConfigChannel+0x810>
 8003f68:	4a16      	ldr	r2, [pc, #88]	; (8003fc4 <HAL_ADC_ConfigChannel+0x868>)
 8003f6a:	e000      	b.n	8003f6e <HAL_ADC_ConfigChannel+0x812>
 8003f6c:	4a10      	ldr	r2, [pc, #64]	; (8003fb0 <HAL_ADC_ConfigChannel+0x854>)
 8003f6e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8003f72:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8003f76:	4619      	mov	r1, r3
 8003f78:	4610      	mov	r0, r2
 8003f7a:	f7fe ff06 	bl	8002d8a <LL_ADC_SetCommonPathInternalCh>
 8003f7e:	e00c      	b.n	8003f9a <HAL_ADC_ConfigChannel+0x83e>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003f84:	f043 0220 	orr.w	r2, r3, #32
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 8003f8c:	2301      	movs	r3, #1
 8003f8e:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
 8003f92:	e002      	b.n	8003f9a <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003f94:	bf00      	nop
 8003f96:	e000      	b.n	8003f9a <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003f98:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	2200      	movs	r2, #0
 8003f9e:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
 8003fa2:	f897 30d7 	ldrb.w	r3, [r7, #215]	; 0xd7
}
 8003fa6:	4618      	mov	r0, r3
 8003fa8:	37d8      	adds	r7, #216	; 0xd8
 8003faa:	46bd      	mov	sp, r7
 8003fac:	bd80      	pop	{r7, pc}
 8003fae:	bf00      	nop
 8003fb0:	50000700 	.word	0x50000700
 8003fb4:	c3210000 	.word	0xc3210000
 8003fb8:	90c00010 	.word	0x90c00010
 8003fbc:	50000600 	.word	0x50000600
 8003fc0:	50000100 	.word	0x50000100
 8003fc4:	50000300 	.word	0x50000300
 8003fc8:	20000010 	.word	0x20000010
 8003fcc:	053e2d63 	.word	0x053e2d63
 8003fd0:	c7520000 	.word	0xc7520000
 8003fd4:	50000500 	.word	0x50000500
 8003fd8:	cb840000 	.word	0xcb840000

08003fdc <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8003fdc:	b580      	push	{r7, lr}
 8003fde:	b084      	sub	sp, #16
 8003fe0:	af00      	add	r7, sp, #0
 8003fe2:	6078      	str	r0, [r7, #4]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	681b      	ldr	r3, [r3, #0]
 8003fe8:	4618      	mov	r0, r3
 8003fea:	f7ff f8a3 	bl	8003134 <LL_ADC_IsEnabled>
 8003fee:	4603      	mov	r3, r0
 8003ff0:	2b00      	cmp	r3, #0
 8003ff2:	d14d      	bne.n	8004090 <ADC_Enable+0xb4>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	681b      	ldr	r3, [r3, #0]
 8003ff8:	689a      	ldr	r2, [r3, #8]
 8003ffa:	4b28      	ldr	r3, [pc, #160]	; (800409c <ADC_Enable+0xc0>)
 8003ffc:	4013      	ands	r3, r2
 8003ffe:	2b00      	cmp	r3, #0
 8004000:	d00d      	beq.n	800401e <ADC_Enable+0x42>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004006:	f043 0210 	orr.w	r2, r3, #16
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004012:	f043 0201 	orr.w	r2, r3, #1
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	661a      	str	r2, [r3, #96]	; 0x60

      return HAL_ERROR;
 800401a:	2301      	movs	r3, #1
 800401c:	e039      	b.n	8004092 <ADC_Enable+0xb6>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	681b      	ldr	r3, [r3, #0]
 8004022:	4618      	mov	r0, r3
 8004024:	f7ff f85e 	bl	80030e4 <LL_ADC_Enable>

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8004028:	f7fe fe6e 	bl	8002d08 <HAL_GetTick>
 800402c:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800402e:	e028      	b.n	8004082 <ADC_Enable+0xa6>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	681b      	ldr	r3, [r3, #0]
 8004034:	4618      	mov	r0, r3
 8004036:	f7ff f87d 	bl	8003134 <LL_ADC_IsEnabled>
 800403a:	4603      	mov	r3, r0
 800403c:	2b00      	cmp	r3, #0
 800403e:	d104      	bne.n	800404a <ADC_Enable+0x6e>
      {
        LL_ADC_Enable(hadc->Instance);
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	681b      	ldr	r3, [r3, #0]
 8004044:	4618      	mov	r0, r3
 8004046:	f7ff f84d 	bl	80030e4 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800404a:	f7fe fe5d 	bl	8002d08 <HAL_GetTick>
 800404e:	4602      	mov	r2, r0
 8004050:	68fb      	ldr	r3, [r7, #12]
 8004052:	1ad3      	subs	r3, r2, r3
 8004054:	2b02      	cmp	r3, #2
 8004056:	d914      	bls.n	8004082 <ADC_Enable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	681b      	ldr	r3, [r3, #0]
 800405c:	681b      	ldr	r3, [r3, #0]
 800405e:	f003 0301 	and.w	r3, r3, #1
 8004062:	2b01      	cmp	r3, #1
 8004064:	d00d      	beq.n	8004082 <ADC_Enable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800406a:	f043 0210 	orr.w	r2, r3, #16
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	65da      	str	r2, [r3, #92]	; 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004076:	f043 0201 	orr.w	r2, r3, #1
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	661a      	str	r2, [r3, #96]	; 0x60

          return HAL_ERROR;
 800407e:	2301      	movs	r3, #1
 8004080:	e007      	b.n	8004092 <ADC_Enable+0xb6>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	681b      	ldr	r3, [r3, #0]
 8004086:	681b      	ldr	r3, [r3, #0]
 8004088:	f003 0301 	and.w	r3, r3, #1
 800408c:	2b01      	cmp	r3, #1
 800408e:	d1cf      	bne.n	8004030 <ADC_Enable+0x54>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8004090:	2300      	movs	r3, #0
}
 8004092:	4618      	mov	r0, r3
 8004094:	3710      	adds	r7, #16
 8004096:	46bd      	mov	sp, r7
 8004098:	bd80      	pop	{r7, pc}
 800409a:	bf00      	nop
 800409c:	8000003f 	.word	0x8000003f

080040a0 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 80040a0:	b580      	push	{r7, lr}
 80040a2:	b084      	sub	sp, #16
 80040a4:	af00      	add	r7, sp, #0
 80040a6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	681b      	ldr	r3, [r3, #0]
 80040ac:	4618      	mov	r0, r3
 80040ae:	f7ff f854 	bl	800315a <LL_ADC_IsDisableOngoing>
 80040b2:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	681b      	ldr	r3, [r3, #0]
 80040b8:	4618      	mov	r0, r3
 80040ba:	f7ff f83b 	bl	8003134 <LL_ADC_IsEnabled>
 80040be:	4603      	mov	r3, r0
 80040c0:	2b00      	cmp	r3, #0
 80040c2:	d047      	beq.n	8004154 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 80040c4:	68fb      	ldr	r3, [r7, #12]
 80040c6:	2b00      	cmp	r3, #0
 80040c8:	d144      	bne.n	8004154 <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	681b      	ldr	r3, [r3, #0]
 80040ce:	689b      	ldr	r3, [r3, #8]
 80040d0:	f003 030d 	and.w	r3, r3, #13
 80040d4:	2b01      	cmp	r3, #1
 80040d6:	d10c      	bne.n	80040f2 <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	681b      	ldr	r3, [r3, #0]
 80040dc:	4618      	mov	r0, r3
 80040de:	f7ff f815 	bl	800310c <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	681b      	ldr	r3, [r3, #0]
 80040e6:	2203      	movs	r2, #3
 80040e8:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 80040ea:	f7fe fe0d 	bl	8002d08 <HAL_GetTick>
 80040ee:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80040f0:	e029      	b.n	8004146 <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80040f6:	f043 0210 	orr.w	r2, r3, #16
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	65da      	str	r2, [r3, #92]	; 0x5c
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004102:	f043 0201 	orr.w	r2, r3, #1
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	661a      	str	r2, [r3, #96]	; 0x60
      return HAL_ERROR;
 800410a:	2301      	movs	r3, #1
 800410c:	e023      	b.n	8004156 <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 800410e:	f7fe fdfb 	bl	8002d08 <HAL_GetTick>
 8004112:	4602      	mov	r2, r0
 8004114:	68bb      	ldr	r3, [r7, #8]
 8004116:	1ad3      	subs	r3, r2, r3
 8004118:	2b02      	cmp	r3, #2
 800411a:	d914      	bls.n	8004146 <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	681b      	ldr	r3, [r3, #0]
 8004120:	689b      	ldr	r3, [r3, #8]
 8004122:	f003 0301 	and.w	r3, r3, #1
 8004126:	2b00      	cmp	r3, #0
 8004128:	d00d      	beq.n	8004146 <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800412e:	f043 0210 	orr.w	r2, r3, #16
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	65da      	str	r2, [r3, #92]	; 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800413a:	f043 0201 	orr.w	r2, r3, #1
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	661a      	str	r2, [r3, #96]	; 0x60

          return HAL_ERROR;
 8004142:	2301      	movs	r3, #1
 8004144:	e007      	b.n	8004156 <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	681b      	ldr	r3, [r3, #0]
 800414a:	689b      	ldr	r3, [r3, #8]
 800414c:	f003 0301 	and.w	r3, r3, #1
 8004150:	2b00      	cmp	r3, #0
 8004152:	d1dc      	bne.n	800410e <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8004154:	2300      	movs	r3, #0
}
 8004156:	4618      	mov	r0, r3
 8004158:	3710      	adds	r7, #16
 800415a:	46bd      	mov	sp, r7
 800415c:	bd80      	pop	{r7, pc}

0800415e <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 800415e:	b580      	push	{r7, lr}
 8004160:	b084      	sub	sp, #16
 8004162:	af00      	add	r7, sp, #0
 8004164:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800416a:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 800416c:	68fb      	ldr	r3, [r7, #12]
 800416e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004170:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8004174:	2b00      	cmp	r3, #0
 8004176:	d14b      	bne.n	8004210 <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8004178:	68fb      	ldr	r3, [r7, #12]
 800417a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800417c:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8004180:	68fb      	ldr	r3, [r7, #12]
 8004182:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 8004184:	68fb      	ldr	r3, [r7, #12]
 8004186:	681b      	ldr	r3, [r3, #0]
 8004188:	681b      	ldr	r3, [r3, #0]
 800418a:	f003 0308 	and.w	r3, r3, #8
 800418e:	2b00      	cmp	r3, #0
 8004190:	d021      	beq.n	80041d6 <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8004192:	68fb      	ldr	r3, [r7, #12]
 8004194:	681b      	ldr	r3, [r3, #0]
 8004196:	4618      	mov	r0, r3
 8004198:	f7fe feb6 	bl	8002f08 <LL_ADC_REG_IsTriggerSourceSWStart>
 800419c:	4603      	mov	r3, r0
 800419e:	2b00      	cmp	r3, #0
 80041a0:	d032      	beq.n	8004208 <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 80041a2:	68fb      	ldr	r3, [r7, #12]
 80041a4:	681b      	ldr	r3, [r3, #0]
 80041a6:	68db      	ldr	r3, [r3, #12]
 80041a8:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80041ac:	2b00      	cmp	r3, #0
 80041ae:	d12b      	bne.n	8004208 <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80041b0:	68fb      	ldr	r3, [r7, #12]
 80041b2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80041b4:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80041b8:	68fb      	ldr	r3, [r7, #12]
 80041ba:	65da      	str	r2, [r3, #92]	; 0x5c
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80041bc:	68fb      	ldr	r3, [r7, #12]
 80041be:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80041c0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80041c4:	2b00      	cmp	r3, #0
 80041c6:	d11f      	bne.n	8004208 <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80041c8:	68fb      	ldr	r3, [r7, #12]
 80041ca:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80041cc:	f043 0201 	orr.w	r2, r3, #1
 80041d0:	68fb      	ldr	r3, [r7, #12]
 80041d2:	65da      	str	r2, [r3, #92]	; 0x5c
 80041d4:	e018      	b.n	8004208 <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 80041d6:	68fb      	ldr	r3, [r7, #12]
 80041d8:	681b      	ldr	r3, [r3, #0]
 80041da:	68db      	ldr	r3, [r3, #12]
 80041dc:	f003 0302 	and.w	r3, r3, #2
 80041e0:	2b00      	cmp	r3, #0
 80041e2:	d111      	bne.n	8004208 <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80041e4:	68fb      	ldr	r3, [r7, #12]
 80041e6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80041e8:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80041ec:	68fb      	ldr	r3, [r7, #12]
 80041ee:	65da      	str	r2, [r3, #92]	; 0x5c
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80041f0:	68fb      	ldr	r3, [r7, #12]
 80041f2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80041f4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80041f8:	2b00      	cmp	r3, #0
 80041fa:	d105      	bne.n	8004208 <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80041fc:	68fb      	ldr	r3, [r7, #12]
 80041fe:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004200:	f043 0201 	orr.w	r2, r3, #1
 8004204:	68fb      	ldr	r3, [r7, #12]
 8004206:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8004208:	68f8      	ldr	r0, [r7, #12]
 800420a:	f7ff fa89 	bl	8003720 <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 800420e:	e00e      	b.n	800422e <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8004210:	68fb      	ldr	r3, [r7, #12]
 8004212:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004214:	f003 0310 	and.w	r3, r3, #16
 8004218:	2b00      	cmp	r3, #0
 800421a:	d003      	beq.n	8004224 <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 800421c:	68f8      	ldr	r0, [r7, #12]
 800421e:	f7ff fa93 	bl	8003748 <HAL_ADC_ErrorCallback>
}
 8004222:	e004      	b.n	800422e <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8004224:	68fb      	ldr	r3, [r7, #12]
 8004226:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004228:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800422a:	6878      	ldr	r0, [r7, #4]
 800422c:	4798      	blx	r3
}
 800422e:	bf00      	nop
 8004230:	3710      	adds	r7, #16
 8004232:	46bd      	mov	sp, r7
 8004234:	bd80      	pop	{r7, pc}

08004236 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8004236:	b580      	push	{r7, lr}
 8004238:	b084      	sub	sp, #16
 800423a:	af00      	add	r7, sp, #0
 800423c:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004242:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8004244:	68f8      	ldr	r0, [r7, #12]
 8004246:	f7ff fa75 	bl	8003734 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800424a:	bf00      	nop
 800424c:	3710      	adds	r7, #16
 800424e:	46bd      	mov	sp, r7
 8004250:	bd80      	pop	{r7, pc}

08004252 <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8004252:	b580      	push	{r7, lr}
 8004254:	b084      	sub	sp, #16
 8004256:	af00      	add	r7, sp, #0
 8004258:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800425e:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8004260:	68fb      	ldr	r3, [r7, #12]
 8004262:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004264:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8004268:	68fb      	ldr	r3, [r7, #12]
 800426a:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 800426c:	68fb      	ldr	r3, [r7, #12]
 800426e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004270:	f043 0204 	orr.w	r2, r3, #4
 8004274:	68fb      	ldr	r3, [r7, #12]
 8004276:	661a      	str	r2, [r3, #96]	; 0x60

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8004278:	68f8      	ldr	r0, [r7, #12]
 800427a:	f7ff fa65 	bl	8003748 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800427e:	bf00      	nop
 8004280:	3710      	adds	r7, #16
 8004282:	46bd      	mov	sp, r7
 8004284:	bd80      	pop	{r7, pc}

08004286 <LL_ADC_StartCalibration>:
{
 8004286:	b480      	push	{r7}
 8004288:	b083      	sub	sp, #12
 800428a:	af00      	add	r7, sp, #0
 800428c:	6078      	str	r0, [r7, #4]
 800428e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CR,
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	689b      	ldr	r3, [r3, #8]
 8004294:	f023 4340 	bic.w	r3, r3, #3221225472	; 0xc0000000
 8004298:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800429c:	683a      	ldr	r2, [r7, #0]
 800429e:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 80042a2:	4313      	orrs	r3, r2
 80042a4:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	609a      	str	r2, [r3, #8]
}
 80042ac:	bf00      	nop
 80042ae:	370c      	adds	r7, #12
 80042b0:	46bd      	mov	sp, r7
 80042b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042b6:	4770      	bx	lr

080042b8 <LL_ADC_IsCalibrationOnGoing>:
{
 80042b8:	b480      	push	{r7}
 80042ba:	b083      	sub	sp, #12
 80042bc:	af00      	add	r7, sp, #0
 80042be:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	689b      	ldr	r3, [r3, #8]
 80042c4:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80042c8:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80042cc:	d101      	bne.n	80042d2 <LL_ADC_IsCalibrationOnGoing+0x1a>
 80042ce:	2301      	movs	r3, #1
 80042d0:	e000      	b.n	80042d4 <LL_ADC_IsCalibrationOnGoing+0x1c>
 80042d2:	2300      	movs	r3, #0
}
 80042d4:	4618      	mov	r0, r3
 80042d6:	370c      	adds	r7, #12
 80042d8:	46bd      	mov	sp, r7
 80042da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042de:	4770      	bx	lr

080042e0 <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t SingleDiff)
{
 80042e0:	b580      	push	{r7, lr}
 80042e2:	b084      	sub	sp, #16
 80042e4:	af00      	add	r7, sp, #0
 80042e6:	6078      	str	r0, [r7, #4]
 80042e8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 80042ea:	2300      	movs	r3, #0
 80042ec:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 80042f4:	2b01      	cmp	r3, #1
 80042f6:	d101      	bne.n	80042fc <HAL_ADCEx_Calibration_Start+0x1c>
 80042f8:	2302      	movs	r3, #2
 80042fa:	e04d      	b.n	8004398 <HAL_ADCEx_Calibration_Start+0xb8>
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	2201      	movs	r2, #1
 8004300:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 8004304:	6878      	ldr	r0, [r7, #4]
 8004306:	f7ff fecb 	bl	80040a0 <ADC_Disable>
 800430a:	4603      	mov	r3, r0
 800430c:	73fb      	strb	r3, [r7, #15]

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 800430e:	7bfb      	ldrb	r3, [r7, #15]
 8004310:	2b00      	cmp	r3, #0
 8004312:	d136      	bne.n	8004382 <HAL_ADCEx_Calibration_Start+0xa2>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004318:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 800431c:	f023 0302 	bic.w	r3, r3, #2
 8004320:	f043 0202 	orr.w	r2, r3, #2
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	65da      	str	r2, [r3, #92]	; 0x5c
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Start ADC calibration in mode single-ended or differential */
    LL_ADC_StartCalibration(hadc->Instance, SingleDiff);
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	681b      	ldr	r3, [r3, #0]
 800432c:	6839      	ldr	r1, [r7, #0]
 800432e:	4618      	mov	r0, r3
 8004330:	f7ff ffa9 	bl	8004286 <LL_ADC_StartCalibration>

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8004334:	e014      	b.n	8004360 <HAL_ADCEx_Calibration_Start+0x80>
    {
      wait_loop_index++;
 8004336:	68bb      	ldr	r3, [r7, #8]
 8004338:	3301      	adds	r3, #1
 800433a:	60bb      	str	r3, [r7, #8]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 800433c:	68bb      	ldr	r3, [r7, #8]
 800433e:	4a18      	ldr	r2, [pc, #96]	; (80043a0 <HAL_ADCEx_Calibration_Start+0xc0>)
 8004340:	4293      	cmp	r3, r2
 8004342:	d90d      	bls.n	8004360 <HAL_ADCEx_Calibration_Start+0x80>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004348:	f023 0312 	bic.w	r3, r3, #18
 800434c:	f043 0210 	orr.w	r2, r3, #16
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	65da      	str	r2, [r3, #92]	; 0x5c
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	2200      	movs	r2, #0
 8004358:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

        return HAL_ERROR;
 800435c:	2301      	movs	r3, #1
 800435e:	e01b      	b.n	8004398 <HAL_ADCEx_Calibration_Start+0xb8>
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	681b      	ldr	r3, [r3, #0]
 8004364:	4618      	mov	r0, r3
 8004366:	f7ff ffa7 	bl	80042b8 <LL_ADC_IsCalibrationOnGoing>
 800436a:	4603      	mov	r3, r0
 800436c:	2b00      	cmp	r3, #0
 800436e:	d1e2      	bne.n	8004336 <HAL_ADCEx_Calibration_Start+0x56>
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004374:	f023 0303 	bic.w	r3, r3, #3
 8004378:	f043 0201 	orr.w	r2, r3, #1
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	65da      	str	r2, [r3, #92]	; 0x5c
 8004380:	e005      	b.n	800438e <HAL_ADCEx_Calibration_Start+0xae>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004386:	f043 0210 	orr.w	r2, r3, #16
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	65da      	str	r2, [r3, #92]	; 0x5c
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	2200      	movs	r2, #0
 8004392:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
 8004396:	7bfb      	ldrb	r3, [r7, #15]
}
 8004398:	4618      	mov	r0, r3
 800439a:	3710      	adds	r7, #16
 800439c:	46bd      	mov	sp, r7
 800439e:	bd80      	pop	{r7, pc}
 80043a0:	0004de01 	.word	0x0004de01

080043a4 <__NVIC_SetPriorityGrouping>:
{
 80043a4:	b480      	push	{r7}
 80043a6:	b085      	sub	sp, #20
 80043a8:	af00      	add	r7, sp, #0
 80043aa:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	f003 0307 	and.w	r3, r3, #7
 80043b2:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80043b4:	4b0c      	ldr	r3, [pc, #48]	; (80043e8 <__NVIC_SetPriorityGrouping+0x44>)
 80043b6:	68db      	ldr	r3, [r3, #12]
 80043b8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80043ba:	68ba      	ldr	r2, [r7, #8]
 80043bc:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80043c0:	4013      	ands	r3, r2
 80043c2:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80043c4:	68fb      	ldr	r3, [r7, #12]
 80043c6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80043c8:	68bb      	ldr	r3, [r7, #8]
 80043ca:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80043cc:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80043d0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80043d4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80043d6:	4a04      	ldr	r2, [pc, #16]	; (80043e8 <__NVIC_SetPriorityGrouping+0x44>)
 80043d8:	68bb      	ldr	r3, [r7, #8]
 80043da:	60d3      	str	r3, [r2, #12]
}
 80043dc:	bf00      	nop
 80043de:	3714      	adds	r7, #20
 80043e0:	46bd      	mov	sp, r7
 80043e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043e6:	4770      	bx	lr
 80043e8:	e000ed00 	.word	0xe000ed00

080043ec <__NVIC_GetPriorityGrouping>:
{
 80043ec:	b480      	push	{r7}
 80043ee:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80043f0:	4b04      	ldr	r3, [pc, #16]	; (8004404 <__NVIC_GetPriorityGrouping+0x18>)
 80043f2:	68db      	ldr	r3, [r3, #12]
 80043f4:	0a1b      	lsrs	r3, r3, #8
 80043f6:	f003 0307 	and.w	r3, r3, #7
}
 80043fa:	4618      	mov	r0, r3
 80043fc:	46bd      	mov	sp, r7
 80043fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004402:	4770      	bx	lr
 8004404:	e000ed00 	.word	0xe000ed00

08004408 <__NVIC_EnableIRQ>:
{
 8004408:	b480      	push	{r7}
 800440a:	b083      	sub	sp, #12
 800440c:	af00      	add	r7, sp, #0
 800440e:	4603      	mov	r3, r0
 8004410:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004412:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004416:	2b00      	cmp	r3, #0
 8004418:	db0b      	blt.n	8004432 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800441a:	79fb      	ldrb	r3, [r7, #7]
 800441c:	f003 021f 	and.w	r2, r3, #31
 8004420:	4907      	ldr	r1, [pc, #28]	; (8004440 <__NVIC_EnableIRQ+0x38>)
 8004422:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004426:	095b      	lsrs	r3, r3, #5
 8004428:	2001      	movs	r0, #1
 800442a:	fa00 f202 	lsl.w	r2, r0, r2
 800442e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8004432:	bf00      	nop
 8004434:	370c      	adds	r7, #12
 8004436:	46bd      	mov	sp, r7
 8004438:	f85d 7b04 	ldr.w	r7, [sp], #4
 800443c:	4770      	bx	lr
 800443e:	bf00      	nop
 8004440:	e000e100 	.word	0xe000e100

08004444 <__NVIC_SetPriority>:
{
 8004444:	b480      	push	{r7}
 8004446:	b083      	sub	sp, #12
 8004448:	af00      	add	r7, sp, #0
 800444a:	4603      	mov	r3, r0
 800444c:	6039      	str	r1, [r7, #0]
 800444e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004450:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004454:	2b00      	cmp	r3, #0
 8004456:	db0a      	blt.n	800446e <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004458:	683b      	ldr	r3, [r7, #0]
 800445a:	b2da      	uxtb	r2, r3
 800445c:	490c      	ldr	r1, [pc, #48]	; (8004490 <__NVIC_SetPriority+0x4c>)
 800445e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004462:	0112      	lsls	r2, r2, #4
 8004464:	b2d2      	uxtb	r2, r2
 8004466:	440b      	add	r3, r1
 8004468:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 800446c:	e00a      	b.n	8004484 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800446e:	683b      	ldr	r3, [r7, #0]
 8004470:	b2da      	uxtb	r2, r3
 8004472:	4908      	ldr	r1, [pc, #32]	; (8004494 <__NVIC_SetPriority+0x50>)
 8004474:	79fb      	ldrb	r3, [r7, #7]
 8004476:	f003 030f 	and.w	r3, r3, #15
 800447a:	3b04      	subs	r3, #4
 800447c:	0112      	lsls	r2, r2, #4
 800447e:	b2d2      	uxtb	r2, r2
 8004480:	440b      	add	r3, r1
 8004482:	761a      	strb	r2, [r3, #24]
}
 8004484:	bf00      	nop
 8004486:	370c      	adds	r7, #12
 8004488:	46bd      	mov	sp, r7
 800448a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800448e:	4770      	bx	lr
 8004490:	e000e100 	.word	0xe000e100
 8004494:	e000ed00 	.word	0xe000ed00

08004498 <NVIC_EncodePriority>:
{
 8004498:	b480      	push	{r7}
 800449a:	b089      	sub	sp, #36	; 0x24
 800449c:	af00      	add	r7, sp, #0
 800449e:	60f8      	str	r0, [r7, #12]
 80044a0:	60b9      	str	r1, [r7, #8]
 80044a2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80044a4:	68fb      	ldr	r3, [r7, #12]
 80044a6:	f003 0307 	and.w	r3, r3, #7
 80044aa:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80044ac:	69fb      	ldr	r3, [r7, #28]
 80044ae:	f1c3 0307 	rsb	r3, r3, #7
 80044b2:	2b04      	cmp	r3, #4
 80044b4:	bf28      	it	cs
 80044b6:	2304      	movcs	r3, #4
 80044b8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80044ba:	69fb      	ldr	r3, [r7, #28]
 80044bc:	3304      	adds	r3, #4
 80044be:	2b06      	cmp	r3, #6
 80044c0:	d902      	bls.n	80044c8 <NVIC_EncodePriority+0x30>
 80044c2:	69fb      	ldr	r3, [r7, #28]
 80044c4:	3b03      	subs	r3, #3
 80044c6:	e000      	b.n	80044ca <NVIC_EncodePriority+0x32>
 80044c8:	2300      	movs	r3, #0
 80044ca:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80044cc:	f04f 32ff 	mov.w	r2, #4294967295
 80044d0:	69bb      	ldr	r3, [r7, #24]
 80044d2:	fa02 f303 	lsl.w	r3, r2, r3
 80044d6:	43da      	mvns	r2, r3
 80044d8:	68bb      	ldr	r3, [r7, #8]
 80044da:	401a      	ands	r2, r3
 80044dc:	697b      	ldr	r3, [r7, #20]
 80044de:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80044e0:	f04f 31ff 	mov.w	r1, #4294967295
 80044e4:	697b      	ldr	r3, [r7, #20]
 80044e6:	fa01 f303 	lsl.w	r3, r1, r3
 80044ea:	43d9      	mvns	r1, r3
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80044f0:	4313      	orrs	r3, r2
}
 80044f2:	4618      	mov	r0, r3
 80044f4:	3724      	adds	r7, #36	; 0x24
 80044f6:	46bd      	mov	sp, r7
 80044f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044fc:	4770      	bx	lr
	...

08004500 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004500:	b580      	push	{r7, lr}
 8004502:	b082      	sub	sp, #8
 8004504:	af00      	add	r7, sp, #0
 8004506:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	3b01      	subs	r3, #1
 800450c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8004510:	d301      	bcc.n	8004516 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8004512:	2301      	movs	r3, #1
 8004514:	e00f      	b.n	8004536 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004516:	4a0a      	ldr	r2, [pc, #40]	; (8004540 <SysTick_Config+0x40>)
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	3b01      	subs	r3, #1
 800451c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800451e:	210f      	movs	r1, #15
 8004520:	f04f 30ff 	mov.w	r0, #4294967295
 8004524:	f7ff ff8e 	bl	8004444 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004528:	4b05      	ldr	r3, [pc, #20]	; (8004540 <SysTick_Config+0x40>)
 800452a:	2200      	movs	r2, #0
 800452c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800452e:	4b04      	ldr	r3, [pc, #16]	; (8004540 <SysTick_Config+0x40>)
 8004530:	2207      	movs	r2, #7
 8004532:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004534:	2300      	movs	r3, #0
}
 8004536:	4618      	mov	r0, r3
 8004538:	3708      	adds	r7, #8
 800453a:	46bd      	mov	sp, r7
 800453c:	bd80      	pop	{r7, pc}
 800453e:	bf00      	nop
 8004540:	e000e010 	.word	0xe000e010

08004544 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004544:	b580      	push	{r7, lr}
 8004546:	b082      	sub	sp, #8
 8004548:	af00      	add	r7, sp, #0
 800454a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800454c:	6878      	ldr	r0, [r7, #4]
 800454e:	f7ff ff29 	bl	80043a4 <__NVIC_SetPriorityGrouping>
}
 8004552:	bf00      	nop
 8004554:	3708      	adds	r7, #8
 8004556:	46bd      	mov	sp, r7
 8004558:	bd80      	pop	{r7, pc}

0800455a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800455a:	b580      	push	{r7, lr}
 800455c:	b086      	sub	sp, #24
 800455e:	af00      	add	r7, sp, #0
 8004560:	4603      	mov	r3, r0
 8004562:	60b9      	str	r1, [r7, #8]
 8004564:	607a      	str	r2, [r7, #4]
 8004566:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8004568:	f7ff ff40 	bl	80043ec <__NVIC_GetPriorityGrouping>
 800456c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800456e:	687a      	ldr	r2, [r7, #4]
 8004570:	68b9      	ldr	r1, [r7, #8]
 8004572:	6978      	ldr	r0, [r7, #20]
 8004574:	f7ff ff90 	bl	8004498 <NVIC_EncodePriority>
 8004578:	4602      	mov	r2, r0
 800457a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800457e:	4611      	mov	r1, r2
 8004580:	4618      	mov	r0, r3
 8004582:	f7ff ff5f 	bl	8004444 <__NVIC_SetPriority>
}
 8004586:	bf00      	nop
 8004588:	3718      	adds	r7, #24
 800458a:	46bd      	mov	sp, r7
 800458c:	bd80      	pop	{r7, pc}

0800458e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800458e:	b580      	push	{r7, lr}
 8004590:	b082      	sub	sp, #8
 8004592:	af00      	add	r7, sp, #0
 8004594:	4603      	mov	r3, r0
 8004596:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004598:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800459c:	4618      	mov	r0, r3
 800459e:	f7ff ff33 	bl	8004408 <__NVIC_EnableIRQ>
}
 80045a2:	bf00      	nop
 80045a4:	3708      	adds	r7, #8
 80045a6:	46bd      	mov	sp, r7
 80045a8:	bd80      	pop	{r7, pc}

080045aa <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80045aa:	b580      	push	{r7, lr}
 80045ac:	b082      	sub	sp, #8
 80045ae:	af00      	add	r7, sp, #0
 80045b0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80045b2:	6878      	ldr	r0, [r7, #4]
 80045b4:	f7ff ffa4 	bl	8004500 <SysTick_Config>
 80045b8:	4603      	mov	r3, r0
}
 80045ba:	4618      	mov	r0, r3
 80045bc:	3708      	adds	r7, #8
 80045be:	46bd      	mov	sp, r7
 80045c0:	bd80      	pop	{r7, pc}
	...

080045c4 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80045c4:	b580      	push	{r7, lr}
 80045c6:	b084      	sub	sp, #16
 80045c8:	af00      	add	r7, sp, #0
 80045ca:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	2b00      	cmp	r3, #0
 80045d0:	d101      	bne.n	80045d6 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 80045d2:	2301      	movs	r3, #1
 80045d4:	e08d      	b.n	80046f2 <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	681b      	ldr	r3, [r3, #0]
 80045da:	461a      	mov	r2, r3
 80045dc:	4b47      	ldr	r3, [pc, #284]	; (80046fc <HAL_DMA_Init+0x138>)
 80045de:	429a      	cmp	r2, r3
 80045e0:	d80f      	bhi.n	8004602 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	681b      	ldr	r3, [r3, #0]
 80045e6:	461a      	mov	r2, r3
 80045e8:	4b45      	ldr	r3, [pc, #276]	; (8004700 <HAL_DMA_Init+0x13c>)
 80045ea:	4413      	add	r3, r2
 80045ec:	4a45      	ldr	r2, [pc, #276]	; (8004704 <HAL_DMA_Init+0x140>)
 80045ee:	fba2 2303 	umull	r2, r3, r2, r3
 80045f2:	091b      	lsrs	r3, r3, #4
 80045f4:	009a      	lsls	r2, r3, #2
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	4a42      	ldr	r2, [pc, #264]	; (8004708 <HAL_DMA_Init+0x144>)
 80045fe:	641a      	str	r2, [r3, #64]	; 0x40
 8004600:	e00e      	b.n	8004620 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	681b      	ldr	r3, [r3, #0]
 8004606:	461a      	mov	r2, r3
 8004608:	4b40      	ldr	r3, [pc, #256]	; (800470c <HAL_DMA_Init+0x148>)
 800460a:	4413      	add	r3, r2
 800460c:	4a3d      	ldr	r2, [pc, #244]	; (8004704 <HAL_DMA_Init+0x140>)
 800460e:	fba2 2303 	umull	r2, r3, r2, r3
 8004612:	091b      	lsrs	r3, r3, #4
 8004614:	009a      	lsls	r2, r3, #2
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	4a3c      	ldr	r2, [pc, #240]	; (8004710 <HAL_DMA_Init+0x14c>)
 800461e:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	2202      	movs	r2, #2
 8004624:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	681b      	ldr	r3, [r3, #0]
 800462c:	681b      	ldr	r3, [r3, #0]
 800462e:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8004630:	68fb      	ldr	r3, [r7, #12]
 8004632:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8004636:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800463a:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8004644:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	691b      	ldr	r3, [r3, #16]
 800464a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004650:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	699b      	ldr	r3, [r3, #24]
 8004656:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800465c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	6a1b      	ldr	r3, [r3, #32]
 8004662:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8004664:	68fa      	ldr	r2, [r7, #12]
 8004666:	4313      	orrs	r3, r2
 8004668:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	681b      	ldr	r3, [r3, #0]
 800466e:	68fa      	ldr	r2, [r7, #12]
 8004670:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8004672:	6878      	ldr	r0, [r7, #4]
 8004674:	f000 f9b6 	bl	80049e4 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	689b      	ldr	r3, [r3, #8]
 800467c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004680:	d102      	bne.n	8004688 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	2200      	movs	r2, #0
 8004686:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	685a      	ldr	r2, [r3, #4]
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004690:	b2d2      	uxtb	r2, r2
 8004692:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004698:	687a      	ldr	r2, [r7, #4]
 800469a:	6d12      	ldr	r2, [r2, #80]	; 0x50
 800469c:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	685b      	ldr	r3, [r3, #4]
 80046a2:	2b00      	cmp	r3, #0
 80046a4:	d010      	beq.n	80046c8 <HAL_DMA_Init+0x104>
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	685b      	ldr	r3, [r3, #4]
 80046aa:	2b04      	cmp	r3, #4
 80046ac:	d80c      	bhi.n	80046c8 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 80046ae:	6878      	ldr	r0, [r7, #4]
 80046b0:	f000 f9d6 	bl	8004a60 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80046b8:	2200      	movs	r2, #0
 80046ba:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80046c0:	687a      	ldr	r2, [r7, #4]
 80046c2:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 80046c4:	605a      	str	r2, [r3, #4]
 80046c6:	e008      	b.n	80046da <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	2200      	movs	r2, #0
 80046cc:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	2200      	movs	r2, #0
 80046d2:	659a      	str	r2, [r3, #88]	; 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	2200      	movs	r2, #0
 80046d8:	65da      	str	r2, [r3, #92]	; 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	2200      	movs	r2, #0
 80046de:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	2201      	movs	r2, #1
 80046e4:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	2200      	movs	r2, #0
 80046ec:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 80046f0:	2300      	movs	r3, #0
}
 80046f2:	4618      	mov	r0, r3
 80046f4:	3710      	adds	r7, #16
 80046f6:	46bd      	mov	sp, r7
 80046f8:	bd80      	pop	{r7, pc}
 80046fa:	bf00      	nop
 80046fc:	40020407 	.word	0x40020407
 8004700:	bffdfff8 	.word	0xbffdfff8
 8004704:	cccccccd 	.word	0xcccccccd
 8004708:	40020000 	.word	0x40020000
 800470c:	bffdfbf8 	.word	0xbffdfbf8
 8004710:	40020400 	.word	0x40020400

08004714 <HAL_DMA_Start_IT>:
  * @param  DataLength The length of data to be transferred from source to destination (up to 256Kbytes-1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 8004714:	b580      	push	{r7, lr}
 8004716:	b086      	sub	sp, #24
 8004718:	af00      	add	r7, sp, #0
 800471a:	60f8      	str	r0, [r7, #12]
 800471c:	60b9      	str	r1, [r7, #8]
 800471e:	607a      	str	r2, [r7, #4]
 8004720:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004722:	2300      	movs	r3, #0
 8004724:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8004726:	68fb      	ldr	r3, [r7, #12]
 8004728:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800472c:	2b01      	cmp	r3, #1
 800472e:	d101      	bne.n	8004734 <HAL_DMA_Start_IT+0x20>
 8004730:	2302      	movs	r3, #2
 8004732:	e066      	b.n	8004802 <HAL_DMA_Start_IT+0xee>
 8004734:	68fb      	ldr	r3, [r7, #12]
 8004736:	2201      	movs	r2, #1
 8004738:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 800473c:	68fb      	ldr	r3, [r7, #12]
 800473e:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8004742:	b2db      	uxtb	r3, r3
 8004744:	2b01      	cmp	r3, #1
 8004746:	d155      	bne.n	80047f4 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8004748:	68fb      	ldr	r3, [r7, #12]
 800474a:	2202      	movs	r2, #2
 800474c:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004750:	68fb      	ldr	r3, [r7, #12]
 8004752:	2200      	movs	r2, #0
 8004754:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8004756:	68fb      	ldr	r3, [r7, #12]
 8004758:	681b      	ldr	r3, [r3, #0]
 800475a:	681a      	ldr	r2, [r3, #0]
 800475c:	68fb      	ldr	r3, [r7, #12]
 800475e:	681b      	ldr	r3, [r3, #0]
 8004760:	f022 0201 	bic.w	r2, r2, #1
 8004764:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8004766:	683b      	ldr	r3, [r7, #0]
 8004768:	687a      	ldr	r2, [r7, #4]
 800476a:	68b9      	ldr	r1, [r7, #8]
 800476c:	68f8      	ldr	r0, [r7, #12]
 800476e:	f000 f8fb 	bl	8004968 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8004772:	68fb      	ldr	r3, [r7, #12]
 8004774:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004776:	2b00      	cmp	r3, #0
 8004778:	d008      	beq.n	800478c <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800477a:	68fb      	ldr	r3, [r7, #12]
 800477c:	681b      	ldr	r3, [r3, #0]
 800477e:	681a      	ldr	r2, [r3, #0]
 8004780:	68fb      	ldr	r3, [r7, #12]
 8004782:	681b      	ldr	r3, [r3, #0]
 8004784:	f042 020e 	orr.w	r2, r2, #14
 8004788:	601a      	str	r2, [r3, #0]
 800478a:	e00f      	b.n	80047ac <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800478c:	68fb      	ldr	r3, [r7, #12]
 800478e:	681b      	ldr	r3, [r3, #0]
 8004790:	681a      	ldr	r2, [r3, #0]
 8004792:	68fb      	ldr	r3, [r7, #12]
 8004794:	681b      	ldr	r3, [r3, #0]
 8004796:	f022 0204 	bic.w	r2, r2, #4
 800479a:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 800479c:	68fb      	ldr	r3, [r7, #12]
 800479e:	681b      	ldr	r3, [r3, #0]
 80047a0:	681a      	ldr	r2, [r3, #0]
 80047a2:	68fb      	ldr	r3, [r7, #12]
 80047a4:	681b      	ldr	r3, [r3, #0]
 80047a6:	f042 020a 	orr.w	r2, r2, #10
 80047aa:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 80047ac:	68fb      	ldr	r3, [r7, #12]
 80047ae:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80047b0:	681b      	ldr	r3, [r3, #0]
 80047b2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80047b6:	2b00      	cmp	r3, #0
 80047b8:	d007      	beq.n	80047ca <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 80047ba:	68fb      	ldr	r3, [r7, #12]
 80047bc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80047be:	681a      	ldr	r2, [r3, #0]
 80047c0:	68fb      	ldr	r3, [r7, #12]
 80047c2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80047c4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80047c8:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 80047ca:	68fb      	ldr	r3, [r7, #12]
 80047cc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80047ce:	2b00      	cmp	r3, #0
 80047d0:	d007      	beq.n	80047e2 <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 80047d2:	68fb      	ldr	r3, [r7, #12]
 80047d4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80047d6:	681a      	ldr	r2, [r3, #0]
 80047d8:	68fb      	ldr	r3, [r7, #12]
 80047da:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80047dc:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80047e0:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80047e2:	68fb      	ldr	r3, [r7, #12]
 80047e4:	681b      	ldr	r3, [r3, #0]
 80047e6:	681a      	ldr	r2, [r3, #0]
 80047e8:	68fb      	ldr	r3, [r7, #12]
 80047ea:	681b      	ldr	r3, [r3, #0]
 80047ec:	f042 0201 	orr.w	r2, r2, #1
 80047f0:	601a      	str	r2, [r3, #0]
 80047f2:	e005      	b.n	8004800 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80047f4:	68fb      	ldr	r3, [r7, #12]
 80047f6:	2200      	movs	r2, #0
 80047f8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 80047fc:	2302      	movs	r3, #2
 80047fe:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8004800:	7dfb      	ldrb	r3, [r7, #23]
}
 8004802:	4618      	mov	r0, r3
 8004804:	3718      	adds	r7, #24
 8004806:	46bd      	mov	sp, r7
 8004808:	bd80      	pop	{r7, pc}

0800480a <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800480a:	b580      	push	{r7, lr}
 800480c:	b084      	sub	sp, #16
 800480e:	af00      	add	r7, sp, #0
 8004810:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004816:	681b      	ldr	r3, [r3, #0]
 8004818:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	681b      	ldr	r3, [r3, #0]
 800481e:	681b      	ldr	r3, [r3, #0]
 8004820:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004826:	f003 031f 	and.w	r3, r3, #31
 800482a:	2204      	movs	r2, #4
 800482c:	409a      	lsls	r2, r3
 800482e:	68fb      	ldr	r3, [r7, #12]
 8004830:	4013      	ands	r3, r2
 8004832:	2b00      	cmp	r3, #0
 8004834:	d026      	beq.n	8004884 <HAL_DMA_IRQHandler+0x7a>
 8004836:	68bb      	ldr	r3, [r7, #8]
 8004838:	f003 0304 	and.w	r3, r3, #4
 800483c:	2b00      	cmp	r3, #0
 800483e:	d021      	beq.n	8004884 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	681b      	ldr	r3, [r3, #0]
 8004844:	681b      	ldr	r3, [r3, #0]
 8004846:	f003 0320 	and.w	r3, r3, #32
 800484a:	2b00      	cmp	r3, #0
 800484c:	d107      	bne.n	800485e <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	681b      	ldr	r3, [r3, #0]
 8004852:	681a      	ldr	r2, [r3, #0]
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	681b      	ldr	r3, [r3, #0]
 8004858:	f022 0204 	bic.w	r2, r2, #4
 800485c:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004862:	f003 021f 	and.w	r2, r3, #31
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800486a:	2104      	movs	r1, #4
 800486c:	fa01 f202 	lsl.w	r2, r1, r2
 8004870:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004876:	2b00      	cmp	r3, #0
 8004878:	d071      	beq.n	800495e <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800487e:	6878      	ldr	r0, [r7, #4]
 8004880:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8004882:	e06c      	b.n	800495e <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004888:	f003 031f 	and.w	r3, r3, #31
 800488c:	2202      	movs	r2, #2
 800488e:	409a      	lsls	r2, r3
 8004890:	68fb      	ldr	r3, [r7, #12]
 8004892:	4013      	ands	r3, r2
 8004894:	2b00      	cmp	r3, #0
 8004896:	d02e      	beq.n	80048f6 <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 8004898:	68bb      	ldr	r3, [r7, #8]
 800489a:	f003 0302 	and.w	r3, r3, #2
 800489e:	2b00      	cmp	r3, #0
 80048a0:	d029      	beq.n	80048f6 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	681b      	ldr	r3, [r3, #0]
 80048a6:	681b      	ldr	r3, [r3, #0]
 80048a8:	f003 0320 	and.w	r3, r3, #32
 80048ac:	2b00      	cmp	r3, #0
 80048ae:	d10b      	bne.n	80048c8 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	681b      	ldr	r3, [r3, #0]
 80048b4:	681a      	ldr	r2, [r3, #0]
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	681b      	ldr	r3, [r3, #0]
 80048ba:	f022 020a 	bic.w	r2, r2, #10
 80048be:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	2201      	movs	r2, #1
 80048c4:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80048cc:	f003 021f 	and.w	r2, r3, #31
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80048d4:	2102      	movs	r1, #2
 80048d6:	fa01 f202 	lsl.w	r2, r1, r2
 80048da:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	2200      	movs	r2, #0
 80048e0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferCpltCallback != NULL)
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80048e8:	2b00      	cmp	r3, #0
 80048ea:	d038      	beq.n	800495e <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80048f0:	6878      	ldr	r0, [r7, #4]
 80048f2:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 80048f4:	e033      	b.n	800495e <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80048fa:	f003 031f 	and.w	r3, r3, #31
 80048fe:	2208      	movs	r2, #8
 8004900:	409a      	lsls	r2, r3
 8004902:	68fb      	ldr	r3, [r7, #12]
 8004904:	4013      	ands	r3, r2
 8004906:	2b00      	cmp	r3, #0
 8004908:	d02a      	beq.n	8004960 <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 800490a:	68bb      	ldr	r3, [r7, #8]
 800490c:	f003 0308 	and.w	r3, r3, #8
 8004910:	2b00      	cmp	r3, #0
 8004912:	d025      	beq.n	8004960 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	681b      	ldr	r3, [r3, #0]
 8004918:	681a      	ldr	r2, [r3, #0]
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	681b      	ldr	r3, [r3, #0]
 800491e:	f022 020e 	bic.w	r2, r2, #14
 8004922:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004928:	f003 021f 	and.w	r2, r3, #31
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004930:	2101      	movs	r1, #1
 8004932:	fa01 f202 	lsl.w	r2, r1, r2
 8004936:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	2201      	movs	r2, #1
 800493c:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	2201      	movs	r2, #1
 8004942:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	2200      	movs	r2, #0
 800494a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004952:	2b00      	cmp	r3, #0
 8004954:	d004      	beq.n	8004960 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800495a:	6878      	ldr	r0, [r7, #4]
 800495c:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 800495e:	bf00      	nop
 8004960:	bf00      	nop
}
 8004962:	3710      	adds	r7, #16
 8004964:	46bd      	mov	sp, r7
 8004966:	bd80      	pop	{r7, pc}

08004968 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004968:	b480      	push	{r7}
 800496a:	b085      	sub	sp, #20
 800496c:	af00      	add	r7, sp, #0
 800496e:	60f8      	str	r0, [r7, #12]
 8004970:	60b9      	str	r1, [r7, #8]
 8004972:	607a      	str	r2, [r7, #4]
 8004974:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004976:	68fb      	ldr	r3, [r7, #12]
 8004978:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800497a:	68fa      	ldr	r2, [r7, #12]
 800497c:	6d12      	ldr	r2, [r2, #80]	; 0x50
 800497e:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8004980:	68fb      	ldr	r3, [r7, #12]
 8004982:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004984:	2b00      	cmp	r3, #0
 8004986:	d004      	beq.n	8004992 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004988:	68fb      	ldr	r3, [r7, #12]
 800498a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800498c:	68fa      	ldr	r2, [r7, #12]
 800498e:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8004990:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8004992:	68fb      	ldr	r3, [r7, #12]
 8004994:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004996:	f003 021f 	and.w	r2, r3, #31
 800499a:	68fb      	ldr	r3, [r7, #12]
 800499c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800499e:	2101      	movs	r1, #1
 80049a0:	fa01 f202 	lsl.w	r2, r1, r2
 80049a4:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80049a6:	68fb      	ldr	r3, [r7, #12]
 80049a8:	681b      	ldr	r3, [r3, #0]
 80049aa:	683a      	ldr	r2, [r7, #0]
 80049ac:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80049ae:	68fb      	ldr	r3, [r7, #12]
 80049b0:	689b      	ldr	r3, [r3, #8]
 80049b2:	2b10      	cmp	r3, #16
 80049b4:	d108      	bne.n	80049c8 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80049b6:	68fb      	ldr	r3, [r7, #12]
 80049b8:	681b      	ldr	r3, [r3, #0]
 80049ba:	687a      	ldr	r2, [r7, #4]
 80049bc:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80049be:	68fb      	ldr	r3, [r7, #12]
 80049c0:	681b      	ldr	r3, [r3, #0]
 80049c2:	68ba      	ldr	r2, [r7, #8]
 80049c4:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80049c6:	e007      	b.n	80049d8 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 80049c8:	68fb      	ldr	r3, [r7, #12]
 80049ca:	681b      	ldr	r3, [r3, #0]
 80049cc:	68ba      	ldr	r2, [r7, #8]
 80049ce:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80049d0:	68fb      	ldr	r3, [r7, #12]
 80049d2:	681b      	ldr	r3, [r3, #0]
 80049d4:	687a      	ldr	r2, [r7, #4]
 80049d6:	60da      	str	r2, [r3, #12]
}
 80049d8:	bf00      	nop
 80049da:	3714      	adds	r7, #20
 80049dc:	46bd      	mov	sp, r7
 80049de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049e2:	4770      	bx	lr

080049e4 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80049e4:	b480      	push	{r7}
 80049e6:	b087      	sub	sp, #28
 80049e8:	af00      	add	r7, sp, #0
 80049ea:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	681b      	ldr	r3, [r3, #0]
 80049f0:	461a      	mov	r2, r3
 80049f2:	4b16      	ldr	r3, [pc, #88]	; (8004a4c <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 80049f4:	429a      	cmp	r2, r3
 80049f6:	d802      	bhi.n	80049fe <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 80049f8:	4b15      	ldr	r3, [pc, #84]	; (8004a50 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 80049fa:	617b      	str	r3, [r7, #20]
 80049fc:	e001      	b.n	8004a02 <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  }
  else
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G483xx) || defined (STM32G484xx) || defined (STM32G491xx) || defined (STM32G4A1xx)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
 80049fe:	4b15      	ldr	r3, [pc, #84]	; (8004a54 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 8004a00:	617b      	str	r3, [r7, #20]
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 8004a02:	697b      	ldr	r3, [r7, #20]
 8004a04:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	681b      	ldr	r3, [r3, #0]
 8004a0a:	b2db      	uxtb	r3, r3
 8004a0c:	3b08      	subs	r3, #8
 8004a0e:	4a12      	ldr	r2, [pc, #72]	; (8004a58 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 8004a10:	fba2 2303 	umull	r2, r3, r2, r3
 8004a14:	091b      	lsrs	r3, r3, #4
 8004a16:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004a1c:	089b      	lsrs	r3, r3, #2
 8004a1e:	009a      	lsls	r2, r3, #2
 8004a20:	693b      	ldr	r3, [r7, #16]
 8004a22:	4413      	add	r3, r2
 8004a24:	461a      	mov	r2, r3
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	649a      	str	r2, [r3, #72]	; 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	4a0b      	ldr	r2, [pc, #44]	; (8004a5c <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 8004a2e:	64da      	str	r2, [r3, #76]	; 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8004a30:	68fb      	ldr	r3, [r7, #12]
 8004a32:	f003 031f 	and.w	r3, r3, #31
 8004a36:	2201      	movs	r2, #1
 8004a38:	409a      	lsls	r2, r3
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	651a      	str	r2, [r3, #80]	; 0x50
}
 8004a3e:	bf00      	nop
 8004a40:	371c      	adds	r7, #28
 8004a42:	46bd      	mov	sp, r7
 8004a44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a48:	4770      	bx	lr
 8004a4a:	bf00      	nop
 8004a4c:	40020407 	.word	0x40020407
 8004a50:	40020800 	.word	0x40020800
 8004a54:	40020820 	.word	0x40020820
 8004a58:	cccccccd 	.word	0xcccccccd
 8004a5c:	40020880 	.word	0x40020880

08004a60 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8004a60:	b480      	push	{r7}
 8004a62:	b085      	sub	sp, #20
 8004a64:	af00      	add	r7, sp, #0
 8004a66:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	685b      	ldr	r3, [r3, #4]
 8004a6c:	b2db      	uxtb	r3, r3
 8004a6e:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8004a70:	68fa      	ldr	r2, [r7, #12]
 8004a72:	4b0b      	ldr	r3, [pc, #44]	; (8004aa0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8004a74:	4413      	add	r3, r2
 8004a76:	009b      	lsls	r3, r3, #2
 8004a78:	461a      	mov	r2, r3
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	655a      	str	r2, [r3, #84]	; 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	4a08      	ldr	r2, [pc, #32]	; (8004aa4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8004a82:	659a      	str	r2, [r3, #88]	; 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 8004a84:	68fb      	ldr	r3, [r7, #12]
 8004a86:	3b01      	subs	r3, #1
 8004a88:	f003 031f 	and.w	r3, r3, #31
 8004a8c:	2201      	movs	r2, #1
 8004a8e:	409a      	lsls	r2, r3
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	65da      	str	r2, [r3, #92]	; 0x5c
}
 8004a94:	bf00      	nop
 8004a96:	3714      	adds	r7, #20
 8004a98:	46bd      	mov	sp, r7
 8004a9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a9e:	4770      	bx	lr
 8004aa0:	1000823f 	.word	0x1000823f
 8004aa4:	40020940 	.word	0x40020940

08004aa8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004aa8:	b480      	push	{r7}
 8004aaa:	b087      	sub	sp, #28
 8004aac:	af00      	add	r7, sp, #0
 8004aae:	6078      	str	r0, [r7, #4]
 8004ab0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8004ab2:	2300      	movs	r3, #0
 8004ab4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8004ab6:	e15a      	b.n	8004d6e <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8004ab8:	683b      	ldr	r3, [r7, #0]
 8004aba:	681a      	ldr	r2, [r3, #0]
 8004abc:	2101      	movs	r1, #1
 8004abe:	697b      	ldr	r3, [r7, #20]
 8004ac0:	fa01 f303 	lsl.w	r3, r1, r3
 8004ac4:	4013      	ands	r3, r2
 8004ac6:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8004ac8:	68fb      	ldr	r3, [r7, #12]
 8004aca:	2b00      	cmp	r3, #0
 8004acc:	f000 814c 	beq.w	8004d68 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8004ad0:	683b      	ldr	r3, [r7, #0]
 8004ad2:	685b      	ldr	r3, [r3, #4]
 8004ad4:	f003 0303 	and.w	r3, r3, #3
 8004ad8:	2b01      	cmp	r3, #1
 8004ada:	d005      	beq.n	8004ae8 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8004adc:	683b      	ldr	r3, [r7, #0]
 8004ade:	685b      	ldr	r3, [r3, #4]
 8004ae0:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8004ae4:	2b02      	cmp	r3, #2
 8004ae6:	d130      	bne.n	8004b4a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	689b      	ldr	r3, [r3, #8]
 8004aec:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8004aee:	697b      	ldr	r3, [r7, #20]
 8004af0:	005b      	lsls	r3, r3, #1
 8004af2:	2203      	movs	r2, #3
 8004af4:	fa02 f303 	lsl.w	r3, r2, r3
 8004af8:	43db      	mvns	r3, r3
 8004afa:	693a      	ldr	r2, [r7, #16]
 8004afc:	4013      	ands	r3, r2
 8004afe:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004b00:	683b      	ldr	r3, [r7, #0]
 8004b02:	68da      	ldr	r2, [r3, #12]
 8004b04:	697b      	ldr	r3, [r7, #20]
 8004b06:	005b      	lsls	r3, r3, #1
 8004b08:	fa02 f303 	lsl.w	r3, r2, r3
 8004b0c:	693a      	ldr	r2, [r7, #16]
 8004b0e:	4313      	orrs	r3, r2
 8004b10:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	693a      	ldr	r2, [r7, #16]
 8004b16:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	685b      	ldr	r3, [r3, #4]
 8004b1c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8004b1e:	2201      	movs	r2, #1
 8004b20:	697b      	ldr	r3, [r7, #20]
 8004b22:	fa02 f303 	lsl.w	r3, r2, r3
 8004b26:	43db      	mvns	r3, r3
 8004b28:	693a      	ldr	r2, [r7, #16]
 8004b2a:	4013      	ands	r3, r2
 8004b2c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004b2e:	683b      	ldr	r3, [r7, #0]
 8004b30:	685b      	ldr	r3, [r3, #4]
 8004b32:	091b      	lsrs	r3, r3, #4
 8004b34:	f003 0201 	and.w	r2, r3, #1
 8004b38:	697b      	ldr	r3, [r7, #20]
 8004b3a:	fa02 f303 	lsl.w	r3, r2, r3
 8004b3e:	693a      	ldr	r2, [r7, #16]
 8004b40:	4313      	orrs	r3, r2
 8004b42:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	693a      	ldr	r2, [r7, #16]
 8004b48:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004b4a:	683b      	ldr	r3, [r7, #0]
 8004b4c:	685b      	ldr	r3, [r3, #4]
 8004b4e:	f003 0303 	and.w	r3, r3, #3
 8004b52:	2b03      	cmp	r3, #3
 8004b54:	d017      	beq.n	8004b86 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	68db      	ldr	r3, [r3, #12]
 8004b5a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8004b5c:	697b      	ldr	r3, [r7, #20]
 8004b5e:	005b      	lsls	r3, r3, #1
 8004b60:	2203      	movs	r2, #3
 8004b62:	fa02 f303 	lsl.w	r3, r2, r3
 8004b66:	43db      	mvns	r3, r3
 8004b68:	693a      	ldr	r2, [r7, #16]
 8004b6a:	4013      	ands	r3, r2
 8004b6c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004b6e:	683b      	ldr	r3, [r7, #0]
 8004b70:	689a      	ldr	r2, [r3, #8]
 8004b72:	697b      	ldr	r3, [r7, #20]
 8004b74:	005b      	lsls	r3, r3, #1
 8004b76:	fa02 f303 	lsl.w	r3, r2, r3
 8004b7a:	693a      	ldr	r2, [r7, #16]
 8004b7c:	4313      	orrs	r3, r2
 8004b7e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	693a      	ldr	r2, [r7, #16]
 8004b84:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004b86:	683b      	ldr	r3, [r7, #0]
 8004b88:	685b      	ldr	r3, [r3, #4]
 8004b8a:	f003 0303 	and.w	r3, r3, #3
 8004b8e:	2b02      	cmp	r3, #2
 8004b90:	d123      	bne.n	8004bda <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004b92:	697b      	ldr	r3, [r7, #20]
 8004b94:	08da      	lsrs	r2, r3, #3
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	3208      	adds	r2, #8
 8004b9a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004b9e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8004ba0:	697b      	ldr	r3, [r7, #20]
 8004ba2:	f003 0307 	and.w	r3, r3, #7
 8004ba6:	009b      	lsls	r3, r3, #2
 8004ba8:	220f      	movs	r2, #15
 8004baa:	fa02 f303 	lsl.w	r3, r2, r3
 8004bae:	43db      	mvns	r3, r3
 8004bb0:	693a      	ldr	r2, [r7, #16]
 8004bb2:	4013      	ands	r3, r2
 8004bb4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8004bb6:	683b      	ldr	r3, [r7, #0]
 8004bb8:	691a      	ldr	r2, [r3, #16]
 8004bba:	697b      	ldr	r3, [r7, #20]
 8004bbc:	f003 0307 	and.w	r3, r3, #7
 8004bc0:	009b      	lsls	r3, r3, #2
 8004bc2:	fa02 f303 	lsl.w	r3, r2, r3
 8004bc6:	693a      	ldr	r2, [r7, #16]
 8004bc8:	4313      	orrs	r3, r2
 8004bca:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8004bcc:	697b      	ldr	r3, [r7, #20]
 8004bce:	08da      	lsrs	r2, r3, #3
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	3208      	adds	r2, #8
 8004bd4:	6939      	ldr	r1, [r7, #16]
 8004bd6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	681b      	ldr	r3, [r3, #0]
 8004bde:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8004be0:	697b      	ldr	r3, [r7, #20]
 8004be2:	005b      	lsls	r3, r3, #1
 8004be4:	2203      	movs	r2, #3
 8004be6:	fa02 f303 	lsl.w	r3, r2, r3
 8004bea:	43db      	mvns	r3, r3
 8004bec:	693a      	ldr	r2, [r7, #16]
 8004bee:	4013      	ands	r3, r2
 8004bf0:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004bf2:	683b      	ldr	r3, [r7, #0]
 8004bf4:	685b      	ldr	r3, [r3, #4]
 8004bf6:	f003 0203 	and.w	r2, r3, #3
 8004bfa:	697b      	ldr	r3, [r7, #20]
 8004bfc:	005b      	lsls	r3, r3, #1
 8004bfe:	fa02 f303 	lsl.w	r3, r2, r3
 8004c02:	693a      	ldr	r2, [r7, #16]
 8004c04:	4313      	orrs	r3, r2
 8004c06:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	693a      	ldr	r2, [r7, #16]
 8004c0c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8004c0e:	683b      	ldr	r3, [r7, #0]
 8004c10:	685b      	ldr	r3, [r3, #4]
 8004c12:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8004c16:	2b00      	cmp	r3, #0
 8004c18:	f000 80a6 	beq.w	8004d68 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004c1c:	4b5b      	ldr	r3, [pc, #364]	; (8004d8c <HAL_GPIO_Init+0x2e4>)
 8004c1e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004c20:	4a5a      	ldr	r2, [pc, #360]	; (8004d8c <HAL_GPIO_Init+0x2e4>)
 8004c22:	f043 0301 	orr.w	r3, r3, #1
 8004c26:	6613      	str	r3, [r2, #96]	; 0x60
 8004c28:	4b58      	ldr	r3, [pc, #352]	; (8004d8c <HAL_GPIO_Init+0x2e4>)
 8004c2a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004c2c:	f003 0301 	and.w	r3, r3, #1
 8004c30:	60bb      	str	r3, [r7, #8]
 8004c32:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8004c34:	4a56      	ldr	r2, [pc, #344]	; (8004d90 <HAL_GPIO_Init+0x2e8>)
 8004c36:	697b      	ldr	r3, [r7, #20]
 8004c38:	089b      	lsrs	r3, r3, #2
 8004c3a:	3302      	adds	r3, #2
 8004c3c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004c40:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8004c42:	697b      	ldr	r3, [r7, #20]
 8004c44:	f003 0303 	and.w	r3, r3, #3
 8004c48:	009b      	lsls	r3, r3, #2
 8004c4a:	220f      	movs	r2, #15
 8004c4c:	fa02 f303 	lsl.w	r3, r2, r3
 8004c50:	43db      	mvns	r3, r3
 8004c52:	693a      	ldr	r2, [r7, #16]
 8004c54:	4013      	ands	r3, r2
 8004c56:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8004c5e:	d01f      	beq.n	8004ca0 <HAL_GPIO_Init+0x1f8>
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	4a4c      	ldr	r2, [pc, #304]	; (8004d94 <HAL_GPIO_Init+0x2ec>)
 8004c64:	4293      	cmp	r3, r2
 8004c66:	d019      	beq.n	8004c9c <HAL_GPIO_Init+0x1f4>
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	4a4b      	ldr	r2, [pc, #300]	; (8004d98 <HAL_GPIO_Init+0x2f0>)
 8004c6c:	4293      	cmp	r3, r2
 8004c6e:	d013      	beq.n	8004c98 <HAL_GPIO_Init+0x1f0>
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	4a4a      	ldr	r2, [pc, #296]	; (8004d9c <HAL_GPIO_Init+0x2f4>)
 8004c74:	4293      	cmp	r3, r2
 8004c76:	d00d      	beq.n	8004c94 <HAL_GPIO_Init+0x1ec>
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	4a49      	ldr	r2, [pc, #292]	; (8004da0 <HAL_GPIO_Init+0x2f8>)
 8004c7c:	4293      	cmp	r3, r2
 8004c7e:	d007      	beq.n	8004c90 <HAL_GPIO_Init+0x1e8>
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	4a48      	ldr	r2, [pc, #288]	; (8004da4 <HAL_GPIO_Init+0x2fc>)
 8004c84:	4293      	cmp	r3, r2
 8004c86:	d101      	bne.n	8004c8c <HAL_GPIO_Init+0x1e4>
 8004c88:	2305      	movs	r3, #5
 8004c8a:	e00a      	b.n	8004ca2 <HAL_GPIO_Init+0x1fa>
 8004c8c:	2306      	movs	r3, #6
 8004c8e:	e008      	b.n	8004ca2 <HAL_GPIO_Init+0x1fa>
 8004c90:	2304      	movs	r3, #4
 8004c92:	e006      	b.n	8004ca2 <HAL_GPIO_Init+0x1fa>
 8004c94:	2303      	movs	r3, #3
 8004c96:	e004      	b.n	8004ca2 <HAL_GPIO_Init+0x1fa>
 8004c98:	2302      	movs	r3, #2
 8004c9a:	e002      	b.n	8004ca2 <HAL_GPIO_Init+0x1fa>
 8004c9c:	2301      	movs	r3, #1
 8004c9e:	e000      	b.n	8004ca2 <HAL_GPIO_Init+0x1fa>
 8004ca0:	2300      	movs	r3, #0
 8004ca2:	697a      	ldr	r2, [r7, #20]
 8004ca4:	f002 0203 	and.w	r2, r2, #3
 8004ca8:	0092      	lsls	r2, r2, #2
 8004caa:	4093      	lsls	r3, r2
 8004cac:	693a      	ldr	r2, [r7, #16]
 8004cae:	4313      	orrs	r3, r2
 8004cb0:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004cb2:	4937      	ldr	r1, [pc, #220]	; (8004d90 <HAL_GPIO_Init+0x2e8>)
 8004cb4:	697b      	ldr	r3, [r7, #20]
 8004cb6:	089b      	lsrs	r3, r3, #2
 8004cb8:	3302      	adds	r3, #2
 8004cba:	693a      	ldr	r2, [r7, #16]
 8004cbc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8004cc0:	4b39      	ldr	r3, [pc, #228]	; (8004da8 <HAL_GPIO_Init+0x300>)
 8004cc2:	689b      	ldr	r3, [r3, #8]
 8004cc4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004cc6:	68fb      	ldr	r3, [r7, #12]
 8004cc8:	43db      	mvns	r3, r3
 8004cca:	693a      	ldr	r2, [r7, #16]
 8004ccc:	4013      	ands	r3, r2
 8004cce:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8004cd0:	683b      	ldr	r3, [r7, #0]
 8004cd2:	685b      	ldr	r3, [r3, #4]
 8004cd4:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004cd8:	2b00      	cmp	r3, #0
 8004cda:	d003      	beq.n	8004ce4 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8004cdc:	693a      	ldr	r2, [r7, #16]
 8004cde:	68fb      	ldr	r3, [r7, #12]
 8004ce0:	4313      	orrs	r3, r2
 8004ce2:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8004ce4:	4a30      	ldr	r2, [pc, #192]	; (8004da8 <HAL_GPIO_Init+0x300>)
 8004ce6:	693b      	ldr	r3, [r7, #16]
 8004ce8:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8004cea:	4b2f      	ldr	r3, [pc, #188]	; (8004da8 <HAL_GPIO_Init+0x300>)
 8004cec:	68db      	ldr	r3, [r3, #12]
 8004cee:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004cf0:	68fb      	ldr	r3, [r7, #12]
 8004cf2:	43db      	mvns	r3, r3
 8004cf4:	693a      	ldr	r2, [r7, #16]
 8004cf6:	4013      	ands	r3, r2
 8004cf8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8004cfa:	683b      	ldr	r3, [r7, #0]
 8004cfc:	685b      	ldr	r3, [r3, #4]
 8004cfe:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004d02:	2b00      	cmp	r3, #0
 8004d04:	d003      	beq.n	8004d0e <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8004d06:	693a      	ldr	r2, [r7, #16]
 8004d08:	68fb      	ldr	r3, [r7, #12]
 8004d0a:	4313      	orrs	r3, r2
 8004d0c:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8004d0e:	4a26      	ldr	r2, [pc, #152]	; (8004da8 <HAL_GPIO_Init+0x300>)
 8004d10:	693b      	ldr	r3, [r7, #16]
 8004d12:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8004d14:	4b24      	ldr	r3, [pc, #144]	; (8004da8 <HAL_GPIO_Init+0x300>)
 8004d16:	685b      	ldr	r3, [r3, #4]
 8004d18:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004d1a:	68fb      	ldr	r3, [r7, #12]
 8004d1c:	43db      	mvns	r3, r3
 8004d1e:	693a      	ldr	r2, [r7, #16]
 8004d20:	4013      	ands	r3, r2
 8004d22:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8004d24:	683b      	ldr	r3, [r7, #0]
 8004d26:	685b      	ldr	r3, [r3, #4]
 8004d28:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004d2c:	2b00      	cmp	r3, #0
 8004d2e:	d003      	beq.n	8004d38 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8004d30:	693a      	ldr	r2, [r7, #16]
 8004d32:	68fb      	ldr	r3, [r7, #12]
 8004d34:	4313      	orrs	r3, r2
 8004d36:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8004d38:	4a1b      	ldr	r2, [pc, #108]	; (8004da8 <HAL_GPIO_Init+0x300>)
 8004d3a:	693b      	ldr	r3, [r7, #16]
 8004d3c:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8004d3e:	4b1a      	ldr	r3, [pc, #104]	; (8004da8 <HAL_GPIO_Init+0x300>)
 8004d40:	681b      	ldr	r3, [r3, #0]
 8004d42:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004d44:	68fb      	ldr	r3, [r7, #12]
 8004d46:	43db      	mvns	r3, r3
 8004d48:	693a      	ldr	r2, [r7, #16]
 8004d4a:	4013      	ands	r3, r2
 8004d4c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8004d4e:	683b      	ldr	r3, [r7, #0]
 8004d50:	685b      	ldr	r3, [r3, #4]
 8004d52:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004d56:	2b00      	cmp	r3, #0
 8004d58:	d003      	beq.n	8004d62 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8004d5a:	693a      	ldr	r2, [r7, #16]
 8004d5c:	68fb      	ldr	r3, [r7, #12]
 8004d5e:	4313      	orrs	r3, r2
 8004d60:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8004d62:	4a11      	ldr	r2, [pc, #68]	; (8004da8 <HAL_GPIO_Init+0x300>)
 8004d64:	693b      	ldr	r3, [r7, #16]
 8004d66:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8004d68:	697b      	ldr	r3, [r7, #20]
 8004d6a:	3301      	adds	r3, #1
 8004d6c:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8004d6e:	683b      	ldr	r3, [r7, #0]
 8004d70:	681a      	ldr	r2, [r3, #0]
 8004d72:	697b      	ldr	r3, [r7, #20]
 8004d74:	fa22 f303 	lsr.w	r3, r2, r3
 8004d78:	2b00      	cmp	r3, #0
 8004d7a:	f47f ae9d 	bne.w	8004ab8 <HAL_GPIO_Init+0x10>
  }
}
 8004d7e:	bf00      	nop
 8004d80:	bf00      	nop
 8004d82:	371c      	adds	r7, #28
 8004d84:	46bd      	mov	sp, r7
 8004d86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d8a:	4770      	bx	lr
 8004d8c:	40021000 	.word	0x40021000
 8004d90:	40010000 	.word	0x40010000
 8004d94:	48000400 	.word	0x48000400
 8004d98:	48000800 	.word	0x48000800
 8004d9c:	48000c00 	.word	0x48000c00
 8004da0:	48001000 	.word	0x48001000
 8004da4:	48001400 	.word	0x48001400
 8004da8:	40010400 	.word	0x40010400

08004dac <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8004dac:	b480      	push	{r7}
 8004dae:	b085      	sub	sp, #20
 8004db0:	af00      	add	r7, sp, #0
 8004db2:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	2b00      	cmp	r3, #0
 8004db8:	d141      	bne.n	8004e3e <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8004dba:	4b4b      	ldr	r3, [pc, #300]	; (8004ee8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004dbc:	681b      	ldr	r3, [r3, #0]
 8004dbe:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8004dc2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004dc6:	d131      	bne.n	8004e2c <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004dc8:	4b47      	ldr	r3, [pc, #284]	; (8004ee8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004dca:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004dce:	4a46      	ldr	r2, [pc, #280]	; (8004ee8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004dd0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004dd4:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8004dd8:	4b43      	ldr	r3, [pc, #268]	; (8004ee8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004dda:	681b      	ldr	r3, [r3, #0]
 8004ddc:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8004de0:	4a41      	ldr	r2, [pc, #260]	; (8004ee8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004de2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8004de6:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8004de8:	4b40      	ldr	r3, [pc, #256]	; (8004eec <HAL_PWREx_ControlVoltageScaling+0x140>)
 8004dea:	681b      	ldr	r3, [r3, #0]
 8004dec:	2232      	movs	r2, #50	; 0x32
 8004dee:	fb02 f303 	mul.w	r3, r2, r3
 8004df2:	4a3f      	ldr	r2, [pc, #252]	; (8004ef0 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8004df4:	fba2 2303 	umull	r2, r3, r2, r3
 8004df8:	0c9b      	lsrs	r3, r3, #18
 8004dfa:	3301      	adds	r3, #1
 8004dfc:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004dfe:	e002      	b.n	8004e06 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8004e00:	68fb      	ldr	r3, [r7, #12]
 8004e02:	3b01      	subs	r3, #1
 8004e04:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004e06:	4b38      	ldr	r3, [pc, #224]	; (8004ee8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004e08:	695b      	ldr	r3, [r3, #20]
 8004e0a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004e0e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004e12:	d102      	bne.n	8004e1a <HAL_PWREx_ControlVoltageScaling+0x6e>
 8004e14:	68fb      	ldr	r3, [r7, #12]
 8004e16:	2b00      	cmp	r3, #0
 8004e18:	d1f2      	bne.n	8004e00 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8004e1a:	4b33      	ldr	r3, [pc, #204]	; (8004ee8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004e1c:	695b      	ldr	r3, [r3, #20]
 8004e1e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004e22:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004e26:	d158      	bne.n	8004eda <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8004e28:	2303      	movs	r3, #3
 8004e2a:	e057      	b.n	8004edc <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004e2c:	4b2e      	ldr	r3, [pc, #184]	; (8004ee8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004e2e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004e32:	4a2d      	ldr	r2, [pc, #180]	; (8004ee8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004e34:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004e38:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8004e3c:	e04d      	b.n	8004eda <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004e44:	d141      	bne.n	8004eca <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8004e46:	4b28      	ldr	r3, [pc, #160]	; (8004ee8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004e48:	681b      	ldr	r3, [r3, #0]
 8004e4a:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8004e4e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004e52:	d131      	bne.n	8004eb8 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004e54:	4b24      	ldr	r3, [pc, #144]	; (8004ee8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004e56:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004e5a:	4a23      	ldr	r2, [pc, #140]	; (8004ee8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004e5c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004e60:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8004e64:	4b20      	ldr	r3, [pc, #128]	; (8004ee8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004e66:	681b      	ldr	r3, [r3, #0]
 8004e68:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8004e6c:	4a1e      	ldr	r2, [pc, #120]	; (8004ee8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004e6e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8004e72:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8004e74:	4b1d      	ldr	r3, [pc, #116]	; (8004eec <HAL_PWREx_ControlVoltageScaling+0x140>)
 8004e76:	681b      	ldr	r3, [r3, #0]
 8004e78:	2232      	movs	r2, #50	; 0x32
 8004e7a:	fb02 f303 	mul.w	r3, r2, r3
 8004e7e:	4a1c      	ldr	r2, [pc, #112]	; (8004ef0 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8004e80:	fba2 2303 	umull	r2, r3, r2, r3
 8004e84:	0c9b      	lsrs	r3, r3, #18
 8004e86:	3301      	adds	r3, #1
 8004e88:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004e8a:	e002      	b.n	8004e92 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8004e8c:	68fb      	ldr	r3, [r7, #12]
 8004e8e:	3b01      	subs	r3, #1
 8004e90:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004e92:	4b15      	ldr	r3, [pc, #84]	; (8004ee8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004e94:	695b      	ldr	r3, [r3, #20]
 8004e96:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004e9a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004e9e:	d102      	bne.n	8004ea6 <HAL_PWREx_ControlVoltageScaling+0xfa>
 8004ea0:	68fb      	ldr	r3, [r7, #12]
 8004ea2:	2b00      	cmp	r3, #0
 8004ea4:	d1f2      	bne.n	8004e8c <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8004ea6:	4b10      	ldr	r3, [pc, #64]	; (8004ee8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004ea8:	695b      	ldr	r3, [r3, #20]
 8004eaa:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004eae:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004eb2:	d112      	bne.n	8004eda <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8004eb4:	2303      	movs	r3, #3
 8004eb6:	e011      	b.n	8004edc <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004eb8:	4b0b      	ldr	r3, [pc, #44]	; (8004ee8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004eba:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004ebe:	4a0a      	ldr	r2, [pc, #40]	; (8004ee8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004ec0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004ec4:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8004ec8:	e007      	b.n	8004eda <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8004eca:	4b07      	ldr	r3, [pc, #28]	; (8004ee8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004ecc:	681b      	ldr	r3, [r3, #0]
 8004ece:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8004ed2:	4a05      	ldr	r2, [pc, #20]	; (8004ee8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004ed4:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8004ed8:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8004eda:	2300      	movs	r3, #0
}
 8004edc:	4618      	mov	r0, r3
 8004ede:	3714      	adds	r7, #20
 8004ee0:	46bd      	mov	sp, r7
 8004ee2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ee6:	4770      	bx	lr
 8004ee8:	40007000 	.word	0x40007000
 8004eec:	20000010 	.word	0x20000010
 8004ef0:	431bde83 	.word	0x431bde83

08004ef4 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8004ef4:	b480      	push	{r7}
 8004ef6:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8004ef8:	4b05      	ldr	r3, [pc, #20]	; (8004f10 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8004efa:	689b      	ldr	r3, [r3, #8]
 8004efc:	4a04      	ldr	r2, [pc, #16]	; (8004f10 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8004efe:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004f02:	6093      	str	r3, [r2, #8]
}
 8004f04:	bf00      	nop
 8004f06:	46bd      	mov	sp, r7
 8004f08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f0c:	4770      	bx	lr
 8004f0e:	bf00      	nop
 8004f10:	40007000 	.word	0x40007000

08004f14 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004f14:	b580      	push	{r7, lr}
 8004f16:	b088      	sub	sp, #32
 8004f18:	af00      	add	r7, sp, #0
 8004f1a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	2b00      	cmp	r3, #0
 8004f20:	d101      	bne.n	8004f26 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004f22:	2301      	movs	r3, #1
 8004f24:	e306      	b.n	8005534 <HAL_RCC_OscConfig+0x620>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	681b      	ldr	r3, [r3, #0]
 8004f2a:	f003 0301 	and.w	r3, r3, #1
 8004f2e:	2b00      	cmp	r3, #0
 8004f30:	d075      	beq.n	800501e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004f32:	4b97      	ldr	r3, [pc, #604]	; (8005190 <HAL_RCC_OscConfig+0x27c>)
 8004f34:	689b      	ldr	r3, [r3, #8]
 8004f36:	f003 030c 	and.w	r3, r3, #12
 8004f3a:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004f3c:	4b94      	ldr	r3, [pc, #592]	; (8005190 <HAL_RCC_OscConfig+0x27c>)
 8004f3e:	68db      	ldr	r3, [r3, #12]
 8004f40:	f003 0303 	and.w	r3, r3, #3
 8004f44:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8004f46:	69bb      	ldr	r3, [r7, #24]
 8004f48:	2b0c      	cmp	r3, #12
 8004f4a:	d102      	bne.n	8004f52 <HAL_RCC_OscConfig+0x3e>
 8004f4c:	697b      	ldr	r3, [r7, #20]
 8004f4e:	2b03      	cmp	r3, #3
 8004f50:	d002      	beq.n	8004f58 <HAL_RCC_OscConfig+0x44>
 8004f52:	69bb      	ldr	r3, [r7, #24]
 8004f54:	2b08      	cmp	r3, #8
 8004f56:	d10b      	bne.n	8004f70 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004f58:	4b8d      	ldr	r3, [pc, #564]	; (8005190 <HAL_RCC_OscConfig+0x27c>)
 8004f5a:	681b      	ldr	r3, [r3, #0]
 8004f5c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004f60:	2b00      	cmp	r3, #0
 8004f62:	d05b      	beq.n	800501c <HAL_RCC_OscConfig+0x108>
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	685b      	ldr	r3, [r3, #4]
 8004f68:	2b00      	cmp	r3, #0
 8004f6a:	d157      	bne.n	800501c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8004f6c:	2301      	movs	r3, #1
 8004f6e:	e2e1      	b.n	8005534 <HAL_RCC_OscConfig+0x620>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	685b      	ldr	r3, [r3, #4]
 8004f74:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004f78:	d106      	bne.n	8004f88 <HAL_RCC_OscConfig+0x74>
 8004f7a:	4b85      	ldr	r3, [pc, #532]	; (8005190 <HAL_RCC_OscConfig+0x27c>)
 8004f7c:	681b      	ldr	r3, [r3, #0]
 8004f7e:	4a84      	ldr	r2, [pc, #528]	; (8005190 <HAL_RCC_OscConfig+0x27c>)
 8004f80:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004f84:	6013      	str	r3, [r2, #0]
 8004f86:	e01d      	b.n	8004fc4 <HAL_RCC_OscConfig+0xb0>
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	685b      	ldr	r3, [r3, #4]
 8004f8c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004f90:	d10c      	bne.n	8004fac <HAL_RCC_OscConfig+0x98>
 8004f92:	4b7f      	ldr	r3, [pc, #508]	; (8005190 <HAL_RCC_OscConfig+0x27c>)
 8004f94:	681b      	ldr	r3, [r3, #0]
 8004f96:	4a7e      	ldr	r2, [pc, #504]	; (8005190 <HAL_RCC_OscConfig+0x27c>)
 8004f98:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004f9c:	6013      	str	r3, [r2, #0]
 8004f9e:	4b7c      	ldr	r3, [pc, #496]	; (8005190 <HAL_RCC_OscConfig+0x27c>)
 8004fa0:	681b      	ldr	r3, [r3, #0]
 8004fa2:	4a7b      	ldr	r2, [pc, #492]	; (8005190 <HAL_RCC_OscConfig+0x27c>)
 8004fa4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004fa8:	6013      	str	r3, [r2, #0]
 8004faa:	e00b      	b.n	8004fc4 <HAL_RCC_OscConfig+0xb0>
 8004fac:	4b78      	ldr	r3, [pc, #480]	; (8005190 <HAL_RCC_OscConfig+0x27c>)
 8004fae:	681b      	ldr	r3, [r3, #0]
 8004fb0:	4a77      	ldr	r2, [pc, #476]	; (8005190 <HAL_RCC_OscConfig+0x27c>)
 8004fb2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004fb6:	6013      	str	r3, [r2, #0]
 8004fb8:	4b75      	ldr	r3, [pc, #468]	; (8005190 <HAL_RCC_OscConfig+0x27c>)
 8004fba:	681b      	ldr	r3, [r3, #0]
 8004fbc:	4a74      	ldr	r2, [pc, #464]	; (8005190 <HAL_RCC_OscConfig+0x27c>)
 8004fbe:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004fc2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	685b      	ldr	r3, [r3, #4]
 8004fc8:	2b00      	cmp	r3, #0
 8004fca:	d013      	beq.n	8004ff4 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004fcc:	f7fd fe9c 	bl	8002d08 <HAL_GetTick>
 8004fd0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004fd2:	e008      	b.n	8004fe6 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004fd4:	f7fd fe98 	bl	8002d08 <HAL_GetTick>
 8004fd8:	4602      	mov	r2, r0
 8004fda:	693b      	ldr	r3, [r7, #16]
 8004fdc:	1ad3      	subs	r3, r2, r3
 8004fde:	2b64      	cmp	r3, #100	; 0x64
 8004fe0:	d901      	bls.n	8004fe6 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8004fe2:	2303      	movs	r3, #3
 8004fe4:	e2a6      	b.n	8005534 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004fe6:	4b6a      	ldr	r3, [pc, #424]	; (8005190 <HAL_RCC_OscConfig+0x27c>)
 8004fe8:	681b      	ldr	r3, [r3, #0]
 8004fea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004fee:	2b00      	cmp	r3, #0
 8004ff0:	d0f0      	beq.n	8004fd4 <HAL_RCC_OscConfig+0xc0>
 8004ff2:	e014      	b.n	800501e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004ff4:	f7fd fe88 	bl	8002d08 <HAL_GetTick>
 8004ff8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004ffa:	e008      	b.n	800500e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004ffc:	f7fd fe84 	bl	8002d08 <HAL_GetTick>
 8005000:	4602      	mov	r2, r0
 8005002:	693b      	ldr	r3, [r7, #16]
 8005004:	1ad3      	subs	r3, r2, r3
 8005006:	2b64      	cmp	r3, #100	; 0x64
 8005008:	d901      	bls.n	800500e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800500a:	2303      	movs	r3, #3
 800500c:	e292      	b.n	8005534 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800500e:	4b60      	ldr	r3, [pc, #384]	; (8005190 <HAL_RCC_OscConfig+0x27c>)
 8005010:	681b      	ldr	r3, [r3, #0]
 8005012:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005016:	2b00      	cmp	r3, #0
 8005018:	d1f0      	bne.n	8004ffc <HAL_RCC_OscConfig+0xe8>
 800501a:	e000      	b.n	800501e <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800501c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	681b      	ldr	r3, [r3, #0]
 8005022:	f003 0302 	and.w	r3, r3, #2
 8005026:	2b00      	cmp	r3, #0
 8005028:	d075      	beq.n	8005116 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800502a:	4b59      	ldr	r3, [pc, #356]	; (8005190 <HAL_RCC_OscConfig+0x27c>)
 800502c:	689b      	ldr	r3, [r3, #8]
 800502e:	f003 030c 	and.w	r3, r3, #12
 8005032:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005034:	4b56      	ldr	r3, [pc, #344]	; (8005190 <HAL_RCC_OscConfig+0x27c>)
 8005036:	68db      	ldr	r3, [r3, #12]
 8005038:	f003 0303 	and.w	r3, r3, #3
 800503c:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 800503e:	69bb      	ldr	r3, [r7, #24]
 8005040:	2b0c      	cmp	r3, #12
 8005042:	d102      	bne.n	800504a <HAL_RCC_OscConfig+0x136>
 8005044:	697b      	ldr	r3, [r7, #20]
 8005046:	2b02      	cmp	r3, #2
 8005048:	d002      	beq.n	8005050 <HAL_RCC_OscConfig+0x13c>
 800504a:	69bb      	ldr	r3, [r7, #24]
 800504c:	2b04      	cmp	r3, #4
 800504e:	d11f      	bne.n	8005090 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005050:	4b4f      	ldr	r3, [pc, #316]	; (8005190 <HAL_RCC_OscConfig+0x27c>)
 8005052:	681b      	ldr	r3, [r3, #0]
 8005054:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005058:	2b00      	cmp	r3, #0
 800505a:	d005      	beq.n	8005068 <HAL_RCC_OscConfig+0x154>
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	68db      	ldr	r3, [r3, #12]
 8005060:	2b00      	cmp	r3, #0
 8005062:	d101      	bne.n	8005068 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8005064:	2301      	movs	r3, #1
 8005066:	e265      	b.n	8005534 <HAL_RCC_OscConfig+0x620>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005068:	4b49      	ldr	r3, [pc, #292]	; (8005190 <HAL_RCC_OscConfig+0x27c>)
 800506a:	685b      	ldr	r3, [r3, #4]
 800506c:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	691b      	ldr	r3, [r3, #16]
 8005074:	061b      	lsls	r3, r3, #24
 8005076:	4946      	ldr	r1, [pc, #280]	; (8005190 <HAL_RCC_OscConfig+0x27c>)
 8005078:	4313      	orrs	r3, r2
 800507a:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 800507c:	4b45      	ldr	r3, [pc, #276]	; (8005194 <HAL_RCC_OscConfig+0x280>)
 800507e:	681b      	ldr	r3, [r3, #0]
 8005080:	4618      	mov	r0, r3
 8005082:	f7fd fdf5 	bl	8002c70 <HAL_InitTick>
 8005086:	4603      	mov	r3, r0
 8005088:	2b00      	cmp	r3, #0
 800508a:	d043      	beq.n	8005114 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 800508c:	2301      	movs	r3, #1
 800508e:	e251      	b.n	8005534 <HAL_RCC_OscConfig+0x620>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	68db      	ldr	r3, [r3, #12]
 8005094:	2b00      	cmp	r3, #0
 8005096:	d023      	beq.n	80050e0 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005098:	4b3d      	ldr	r3, [pc, #244]	; (8005190 <HAL_RCC_OscConfig+0x27c>)
 800509a:	681b      	ldr	r3, [r3, #0]
 800509c:	4a3c      	ldr	r2, [pc, #240]	; (8005190 <HAL_RCC_OscConfig+0x27c>)
 800509e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80050a2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80050a4:	f7fd fe30 	bl	8002d08 <HAL_GetTick>
 80050a8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80050aa:	e008      	b.n	80050be <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80050ac:	f7fd fe2c 	bl	8002d08 <HAL_GetTick>
 80050b0:	4602      	mov	r2, r0
 80050b2:	693b      	ldr	r3, [r7, #16]
 80050b4:	1ad3      	subs	r3, r2, r3
 80050b6:	2b02      	cmp	r3, #2
 80050b8:	d901      	bls.n	80050be <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 80050ba:	2303      	movs	r3, #3
 80050bc:	e23a      	b.n	8005534 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80050be:	4b34      	ldr	r3, [pc, #208]	; (8005190 <HAL_RCC_OscConfig+0x27c>)
 80050c0:	681b      	ldr	r3, [r3, #0]
 80050c2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80050c6:	2b00      	cmp	r3, #0
 80050c8:	d0f0      	beq.n	80050ac <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80050ca:	4b31      	ldr	r3, [pc, #196]	; (8005190 <HAL_RCC_OscConfig+0x27c>)
 80050cc:	685b      	ldr	r3, [r3, #4]
 80050ce:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	691b      	ldr	r3, [r3, #16]
 80050d6:	061b      	lsls	r3, r3, #24
 80050d8:	492d      	ldr	r1, [pc, #180]	; (8005190 <HAL_RCC_OscConfig+0x27c>)
 80050da:	4313      	orrs	r3, r2
 80050dc:	604b      	str	r3, [r1, #4]
 80050de:	e01a      	b.n	8005116 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80050e0:	4b2b      	ldr	r3, [pc, #172]	; (8005190 <HAL_RCC_OscConfig+0x27c>)
 80050e2:	681b      	ldr	r3, [r3, #0]
 80050e4:	4a2a      	ldr	r2, [pc, #168]	; (8005190 <HAL_RCC_OscConfig+0x27c>)
 80050e6:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80050ea:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80050ec:	f7fd fe0c 	bl	8002d08 <HAL_GetTick>
 80050f0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80050f2:	e008      	b.n	8005106 <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80050f4:	f7fd fe08 	bl	8002d08 <HAL_GetTick>
 80050f8:	4602      	mov	r2, r0
 80050fa:	693b      	ldr	r3, [r7, #16]
 80050fc:	1ad3      	subs	r3, r2, r3
 80050fe:	2b02      	cmp	r3, #2
 8005100:	d901      	bls.n	8005106 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8005102:	2303      	movs	r3, #3
 8005104:	e216      	b.n	8005534 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8005106:	4b22      	ldr	r3, [pc, #136]	; (8005190 <HAL_RCC_OscConfig+0x27c>)
 8005108:	681b      	ldr	r3, [r3, #0]
 800510a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800510e:	2b00      	cmp	r3, #0
 8005110:	d1f0      	bne.n	80050f4 <HAL_RCC_OscConfig+0x1e0>
 8005112:	e000      	b.n	8005116 <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005114:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	681b      	ldr	r3, [r3, #0]
 800511a:	f003 0308 	and.w	r3, r3, #8
 800511e:	2b00      	cmp	r3, #0
 8005120:	d041      	beq.n	80051a6 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	695b      	ldr	r3, [r3, #20]
 8005126:	2b00      	cmp	r3, #0
 8005128:	d01c      	beq.n	8005164 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800512a:	4b19      	ldr	r3, [pc, #100]	; (8005190 <HAL_RCC_OscConfig+0x27c>)
 800512c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005130:	4a17      	ldr	r2, [pc, #92]	; (8005190 <HAL_RCC_OscConfig+0x27c>)
 8005132:	f043 0301 	orr.w	r3, r3, #1
 8005136:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800513a:	f7fd fde5 	bl	8002d08 <HAL_GetTick>
 800513e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8005140:	e008      	b.n	8005154 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005142:	f7fd fde1 	bl	8002d08 <HAL_GetTick>
 8005146:	4602      	mov	r2, r0
 8005148:	693b      	ldr	r3, [r7, #16]
 800514a:	1ad3      	subs	r3, r2, r3
 800514c:	2b02      	cmp	r3, #2
 800514e:	d901      	bls.n	8005154 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8005150:	2303      	movs	r3, #3
 8005152:	e1ef      	b.n	8005534 <HAL_RCC_OscConfig+0x620>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8005154:	4b0e      	ldr	r3, [pc, #56]	; (8005190 <HAL_RCC_OscConfig+0x27c>)
 8005156:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800515a:	f003 0302 	and.w	r3, r3, #2
 800515e:	2b00      	cmp	r3, #0
 8005160:	d0ef      	beq.n	8005142 <HAL_RCC_OscConfig+0x22e>
 8005162:	e020      	b.n	80051a6 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005164:	4b0a      	ldr	r3, [pc, #40]	; (8005190 <HAL_RCC_OscConfig+0x27c>)
 8005166:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800516a:	4a09      	ldr	r2, [pc, #36]	; (8005190 <HAL_RCC_OscConfig+0x27c>)
 800516c:	f023 0301 	bic.w	r3, r3, #1
 8005170:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005174:	f7fd fdc8 	bl	8002d08 <HAL_GetTick>
 8005178:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800517a:	e00d      	b.n	8005198 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800517c:	f7fd fdc4 	bl	8002d08 <HAL_GetTick>
 8005180:	4602      	mov	r2, r0
 8005182:	693b      	ldr	r3, [r7, #16]
 8005184:	1ad3      	subs	r3, r2, r3
 8005186:	2b02      	cmp	r3, #2
 8005188:	d906      	bls.n	8005198 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 800518a:	2303      	movs	r3, #3
 800518c:	e1d2      	b.n	8005534 <HAL_RCC_OscConfig+0x620>
 800518e:	bf00      	nop
 8005190:	40021000 	.word	0x40021000
 8005194:	20000014 	.word	0x20000014
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8005198:	4b8c      	ldr	r3, [pc, #560]	; (80053cc <HAL_RCC_OscConfig+0x4b8>)
 800519a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800519e:	f003 0302 	and.w	r3, r3, #2
 80051a2:	2b00      	cmp	r3, #0
 80051a4:	d1ea      	bne.n	800517c <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80051a6:	687b      	ldr	r3, [r7, #4]
 80051a8:	681b      	ldr	r3, [r3, #0]
 80051aa:	f003 0304 	and.w	r3, r3, #4
 80051ae:	2b00      	cmp	r3, #0
 80051b0:	f000 80a6 	beq.w	8005300 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 80051b4:	2300      	movs	r3, #0
 80051b6:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80051b8:	4b84      	ldr	r3, [pc, #528]	; (80053cc <HAL_RCC_OscConfig+0x4b8>)
 80051ba:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80051bc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80051c0:	2b00      	cmp	r3, #0
 80051c2:	d101      	bne.n	80051c8 <HAL_RCC_OscConfig+0x2b4>
 80051c4:	2301      	movs	r3, #1
 80051c6:	e000      	b.n	80051ca <HAL_RCC_OscConfig+0x2b6>
 80051c8:	2300      	movs	r3, #0
 80051ca:	2b00      	cmp	r3, #0
 80051cc:	d00d      	beq.n	80051ea <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80051ce:	4b7f      	ldr	r3, [pc, #508]	; (80053cc <HAL_RCC_OscConfig+0x4b8>)
 80051d0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80051d2:	4a7e      	ldr	r2, [pc, #504]	; (80053cc <HAL_RCC_OscConfig+0x4b8>)
 80051d4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80051d8:	6593      	str	r3, [r2, #88]	; 0x58
 80051da:	4b7c      	ldr	r3, [pc, #496]	; (80053cc <HAL_RCC_OscConfig+0x4b8>)
 80051dc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80051de:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80051e2:	60fb      	str	r3, [r7, #12]
 80051e4:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 80051e6:	2301      	movs	r3, #1
 80051e8:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80051ea:	4b79      	ldr	r3, [pc, #484]	; (80053d0 <HAL_RCC_OscConfig+0x4bc>)
 80051ec:	681b      	ldr	r3, [r3, #0]
 80051ee:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80051f2:	2b00      	cmp	r3, #0
 80051f4:	d118      	bne.n	8005228 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80051f6:	4b76      	ldr	r3, [pc, #472]	; (80053d0 <HAL_RCC_OscConfig+0x4bc>)
 80051f8:	681b      	ldr	r3, [r3, #0]
 80051fa:	4a75      	ldr	r2, [pc, #468]	; (80053d0 <HAL_RCC_OscConfig+0x4bc>)
 80051fc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005200:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005202:	f7fd fd81 	bl	8002d08 <HAL_GetTick>
 8005206:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005208:	e008      	b.n	800521c <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800520a:	f7fd fd7d 	bl	8002d08 <HAL_GetTick>
 800520e:	4602      	mov	r2, r0
 8005210:	693b      	ldr	r3, [r7, #16]
 8005212:	1ad3      	subs	r3, r2, r3
 8005214:	2b02      	cmp	r3, #2
 8005216:	d901      	bls.n	800521c <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8005218:	2303      	movs	r3, #3
 800521a:	e18b      	b.n	8005534 <HAL_RCC_OscConfig+0x620>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800521c:	4b6c      	ldr	r3, [pc, #432]	; (80053d0 <HAL_RCC_OscConfig+0x4bc>)
 800521e:	681b      	ldr	r3, [r3, #0]
 8005220:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005224:	2b00      	cmp	r3, #0
 8005226:	d0f0      	beq.n	800520a <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	689b      	ldr	r3, [r3, #8]
 800522c:	2b01      	cmp	r3, #1
 800522e:	d108      	bne.n	8005242 <HAL_RCC_OscConfig+0x32e>
 8005230:	4b66      	ldr	r3, [pc, #408]	; (80053cc <HAL_RCC_OscConfig+0x4b8>)
 8005232:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005236:	4a65      	ldr	r2, [pc, #404]	; (80053cc <HAL_RCC_OscConfig+0x4b8>)
 8005238:	f043 0301 	orr.w	r3, r3, #1
 800523c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8005240:	e024      	b.n	800528c <HAL_RCC_OscConfig+0x378>
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	689b      	ldr	r3, [r3, #8]
 8005246:	2b05      	cmp	r3, #5
 8005248:	d110      	bne.n	800526c <HAL_RCC_OscConfig+0x358>
 800524a:	4b60      	ldr	r3, [pc, #384]	; (80053cc <HAL_RCC_OscConfig+0x4b8>)
 800524c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005250:	4a5e      	ldr	r2, [pc, #376]	; (80053cc <HAL_RCC_OscConfig+0x4b8>)
 8005252:	f043 0304 	orr.w	r3, r3, #4
 8005256:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800525a:	4b5c      	ldr	r3, [pc, #368]	; (80053cc <HAL_RCC_OscConfig+0x4b8>)
 800525c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005260:	4a5a      	ldr	r2, [pc, #360]	; (80053cc <HAL_RCC_OscConfig+0x4b8>)
 8005262:	f043 0301 	orr.w	r3, r3, #1
 8005266:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800526a:	e00f      	b.n	800528c <HAL_RCC_OscConfig+0x378>
 800526c:	4b57      	ldr	r3, [pc, #348]	; (80053cc <HAL_RCC_OscConfig+0x4b8>)
 800526e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005272:	4a56      	ldr	r2, [pc, #344]	; (80053cc <HAL_RCC_OscConfig+0x4b8>)
 8005274:	f023 0301 	bic.w	r3, r3, #1
 8005278:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800527c:	4b53      	ldr	r3, [pc, #332]	; (80053cc <HAL_RCC_OscConfig+0x4b8>)
 800527e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005282:	4a52      	ldr	r2, [pc, #328]	; (80053cc <HAL_RCC_OscConfig+0x4b8>)
 8005284:	f023 0304 	bic.w	r3, r3, #4
 8005288:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	689b      	ldr	r3, [r3, #8]
 8005290:	2b00      	cmp	r3, #0
 8005292:	d016      	beq.n	80052c2 <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005294:	f7fd fd38 	bl	8002d08 <HAL_GetTick>
 8005298:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800529a:	e00a      	b.n	80052b2 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800529c:	f7fd fd34 	bl	8002d08 <HAL_GetTick>
 80052a0:	4602      	mov	r2, r0
 80052a2:	693b      	ldr	r3, [r7, #16]
 80052a4:	1ad3      	subs	r3, r2, r3
 80052a6:	f241 3288 	movw	r2, #5000	; 0x1388
 80052aa:	4293      	cmp	r3, r2
 80052ac:	d901      	bls.n	80052b2 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 80052ae:	2303      	movs	r3, #3
 80052b0:	e140      	b.n	8005534 <HAL_RCC_OscConfig+0x620>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80052b2:	4b46      	ldr	r3, [pc, #280]	; (80053cc <HAL_RCC_OscConfig+0x4b8>)
 80052b4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80052b8:	f003 0302 	and.w	r3, r3, #2
 80052bc:	2b00      	cmp	r3, #0
 80052be:	d0ed      	beq.n	800529c <HAL_RCC_OscConfig+0x388>
 80052c0:	e015      	b.n	80052ee <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80052c2:	f7fd fd21 	bl	8002d08 <HAL_GetTick>
 80052c6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80052c8:	e00a      	b.n	80052e0 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80052ca:	f7fd fd1d 	bl	8002d08 <HAL_GetTick>
 80052ce:	4602      	mov	r2, r0
 80052d0:	693b      	ldr	r3, [r7, #16]
 80052d2:	1ad3      	subs	r3, r2, r3
 80052d4:	f241 3288 	movw	r2, #5000	; 0x1388
 80052d8:	4293      	cmp	r3, r2
 80052da:	d901      	bls.n	80052e0 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 80052dc:	2303      	movs	r3, #3
 80052de:	e129      	b.n	8005534 <HAL_RCC_OscConfig+0x620>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80052e0:	4b3a      	ldr	r3, [pc, #232]	; (80053cc <HAL_RCC_OscConfig+0x4b8>)
 80052e2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80052e6:	f003 0302 	and.w	r3, r3, #2
 80052ea:	2b00      	cmp	r3, #0
 80052ec:	d1ed      	bne.n	80052ca <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80052ee:	7ffb      	ldrb	r3, [r7, #31]
 80052f0:	2b01      	cmp	r3, #1
 80052f2:	d105      	bne.n	8005300 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80052f4:	4b35      	ldr	r3, [pc, #212]	; (80053cc <HAL_RCC_OscConfig+0x4b8>)
 80052f6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80052f8:	4a34      	ldr	r2, [pc, #208]	; (80053cc <HAL_RCC_OscConfig+0x4b8>)
 80052fa:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80052fe:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	681b      	ldr	r3, [r3, #0]
 8005304:	f003 0320 	and.w	r3, r3, #32
 8005308:	2b00      	cmp	r3, #0
 800530a:	d03c      	beq.n	8005386 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	699b      	ldr	r3, [r3, #24]
 8005310:	2b00      	cmp	r3, #0
 8005312:	d01c      	beq.n	800534e <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8005314:	4b2d      	ldr	r3, [pc, #180]	; (80053cc <HAL_RCC_OscConfig+0x4b8>)
 8005316:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800531a:	4a2c      	ldr	r2, [pc, #176]	; (80053cc <HAL_RCC_OscConfig+0x4b8>)
 800531c:	f043 0301 	orr.w	r3, r3, #1
 8005320:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005324:	f7fd fcf0 	bl	8002d08 <HAL_GetTick>
 8005328:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800532a:	e008      	b.n	800533e <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800532c:	f7fd fcec 	bl	8002d08 <HAL_GetTick>
 8005330:	4602      	mov	r2, r0
 8005332:	693b      	ldr	r3, [r7, #16]
 8005334:	1ad3      	subs	r3, r2, r3
 8005336:	2b02      	cmp	r3, #2
 8005338:	d901      	bls.n	800533e <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 800533a:	2303      	movs	r3, #3
 800533c:	e0fa      	b.n	8005534 <HAL_RCC_OscConfig+0x620>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800533e:	4b23      	ldr	r3, [pc, #140]	; (80053cc <HAL_RCC_OscConfig+0x4b8>)
 8005340:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8005344:	f003 0302 	and.w	r3, r3, #2
 8005348:	2b00      	cmp	r3, #0
 800534a:	d0ef      	beq.n	800532c <HAL_RCC_OscConfig+0x418>
 800534c:	e01b      	b.n	8005386 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800534e:	4b1f      	ldr	r3, [pc, #124]	; (80053cc <HAL_RCC_OscConfig+0x4b8>)
 8005350:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8005354:	4a1d      	ldr	r2, [pc, #116]	; (80053cc <HAL_RCC_OscConfig+0x4b8>)
 8005356:	f023 0301 	bic.w	r3, r3, #1
 800535a:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800535e:	f7fd fcd3 	bl	8002d08 <HAL_GetTick>
 8005362:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8005364:	e008      	b.n	8005378 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8005366:	f7fd fccf 	bl	8002d08 <HAL_GetTick>
 800536a:	4602      	mov	r2, r0
 800536c:	693b      	ldr	r3, [r7, #16]
 800536e:	1ad3      	subs	r3, r2, r3
 8005370:	2b02      	cmp	r3, #2
 8005372:	d901      	bls.n	8005378 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8005374:	2303      	movs	r3, #3
 8005376:	e0dd      	b.n	8005534 <HAL_RCC_OscConfig+0x620>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8005378:	4b14      	ldr	r3, [pc, #80]	; (80053cc <HAL_RCC_OscConfig+0x4b8>)
 800537a:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800537e:	f003 0302 	and.w	r3, r3, #2
 8005382:	2b00      	cmp	r3, #0
 8005384:	d1ef      	bne.n	8005366 <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	69db      	ldr	r3, [r3, #28]
 800538a:	2b00      	cmp	r3, #0
 800538c:	f000 80d1 	beq.w	8005532 <HAL_RCC_OscConfig+0x61e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8005390:	4b0e      	ldr	r3, [pc, #56]	; (80053cc <HAL_RCC_OscConfig+0x4b8>)
 8005392:	689b      	ldr	r3, [r3, #8]
 8005394:	f003 030c 	and.w	r3, r3, #12
 8005398:	2b0c      	cmp	r3, #12
 800539a:	f000 808b 	beq.w	80054b4 <HAL_RCC_OscConfig+0x5a0>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	69db      	ldr	r3, [r3, #28]
 80053a2:	2b02      	cmp	r3, #2
 80053a4:	d15e      	bne.n	8005464 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80053a6:	4b09      	ldr	r3, [pc, #36]	; (80053cc <HAL_RCC_OscConfig+0x4b8>)
 80053a8:	681b      	ldr	r3, [r3, #0]
 80053aa:	4a08      	ldr	r2, [pc, #32]	; (80053cc <HAL_RCC_OscConfig+0x4b8>)
 80053ac:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80053b0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80053b2:	f7fd fca9 	bl	8002d08 <HAL_GetTick>
 80053b6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80053b8:	e00c      	b.n	80053d4 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80053ba:	f7fd fca5 	bl	8002d08 <HAL_GetTick>
 80053be:	4602      	mov	r2, r0
 80053c0:	693b      	ldr	r3, [r7, #16]
 80053c2:	1ad3      	subs	r3, r2, r3
 80053c4:	2b02      	cmp	r3, #2
 80053c6:	d905      	bls.n	80053d4 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 80053c8:	2303      	movs	r3, #3
 80053ca:	e0b3      	b.n	8005534 <HAL_RCC_OscConfig+0x620>
 80053cc:	40021000 	.word	0x40021000
 80053d0:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80053d4:	4b59      	ldr	r3, [pc, #356]	; (800553c <HAL_RCC_OscConfig+0x628>)
 80053d6:	681b      	ldr	r3, [r3, #0]
 80053d8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80053dc:	2b00      	cmp	r3, #0
 80053de:	d1ec      	bne.n	80053ba <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80053e0:	4b56      	ldr	r3, [pc, #344]	; (800553c <HAL_RCC_OscConfig+0x628>)
 80053e2:	68da      	ldr	r2, [r3, #12]
 80053e4:	4b56      	ldr	r3, [pc, #344]	; (8005540 <HAL_RCC_OscConfig+0x62c>)
 80053e6:	4013      	ands	r3, r2
 80053e8:	687a      	ldr	r2, [r7, #4]
 80053ea:	6a11      	ldr	r1, [r2, #32]
 80053ec:	687a      	ldr	r2, [r7, #4]
 80053ee:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80053f0:	3a01      	subs	r2, #1
 80053f2:	0112      	lsls	r2, r2, #4
 80053f4:	4311      	orrs	r1, r2
 80053f6:	687a      	ldr	r2, [r7, #4]
 80053f8:	6a92      	ldr	r2, [r2, #40]	; 0x28
 80053fa:	0212      	lsls	r2, r2, #8
 80053fc:	4311      	orrs	r1, r2
 80053fe:	687a      	ldr	r2, [r7, #4]
 8005400:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8005402:	0852      	lsrs	r2, r2, #1
 8005404:	3a01      	subs	r2, #1
 8005406:	0552      	lsls	r2, r2, #21
 8005408:	4311      	orrs	r1, r2
 800540a:	687a      	ldr	r2, [r7, #4]
 800540c:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800540e:	0852      	lsrs	r2, r2, #1
 8005410:	3a01      	subs	r2, #1
 8005412:	0652      	lsls	r2, r2, #25
 8005414:	4311      	orrs	r1, r2
 8005416:	687a      	ldr	r2, [r7, #4]
 8005418:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 800541a:	06d2      	lsls	r2, r2, #27
 800541c:	430a      	orrs	r2, r1
 800541e:	4947      	ldr	r1, [pc, #284]	; (800553c <HAL_RCC_OscConfig+0x628>)
 8005420:	4313      	orrs	r3, r2
 8005422:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005424:	4b45      	ldr	r3, [pc, #276]	; (800553c <HAL_RCC_OscConfig+0x628>)
 8005426:	681b      	ldr	r3, [r3, #0]
 8005428:	4a44      	ldr	r2, [pc, #272]	; (800553c <HAL_RCC_OscConfig+0x628>)
 800542a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800542e:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8005430:	4b42      	ldr	r3, [pc, #264]	; (800553c <HAL_RCC_OscConfig+0x628>)
 8005432:	68db      	ldr	r3, [r3, #12]
 8005434:	4a41      	ldr	r2, [pc, #260]	; (800553c <HAL_RCC_OscConfig+0x628>)
 8005436:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800543a:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800543c:	f7fd fc64 	bl	8002d08 <HAL_GetTick>
 8005440:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005442:	e008      	b.n	8005456 <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005444:	f7fd fc60 	bl	8002d08 <HAL_GetTick>
 8005448:	4602      	mov	r2, r0
 800544a:	693b      	ldr	r3, [r7, #16]
 800544c:	1ad3      	subs	r3, r2, r3
 800544e:	2b02      	cmp	r3, #2
 8005450:	d901      	bls.n	8005456 <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 8005452:	2303      	movs	r3, #3
 8005454:	e06e      	b.n	8005534 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005456:	4b39      	ldr	r3, [pc, #228]	; (800553c <HAL_RCC_OscConfig+0x628>)
 8005458:	681b      	ldr	r3, [r3, #0]
 800545a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800545e:	2b00      	cmp	r3, #0
 8005460:	d0f0      	beq.n	8005444 <HAL_RCC_OscConfig+0x530>
 8005462:	e066      	b.n	8005532 <HAL_RCC_OscConfig+0x61e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005464:	4b35      	ldr	r3, [pc, #212]	; (800553c <HAL_RCC_OscConfig+0x628>)
 8005466:	681b      	ldr	r3, [r3, #0]
 8005468:	4a34      	ldr	r2, [pc, #208]	; (800553c <HAL_RCC_OscConfig+0x628>)
 800546a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800546e:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 8005470:	4b32      	ldr	r3, [pc, #200]	; (800553c <HAL_RCC_OscConfig+0x628>)
 8005472:	68db      	ldr	r3, [r3, #12]
 8005474:	4a31      	ldr	r2, [pc, #196]	; (800553c <HAL_RCC_OscConfig+0x628>)
 8005476:	f023 0303 	bic.w	r3, r3, #3
 800547a:	60d3      	str	r3, [r2, #12]
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 800547c:	4b2f      	ldr	r3, [pc, #188]	; (800553c <HAL_RCC_OscConfig+0x628>)
 800547e:	68db      	ldr	r3, [r3, #12]
 8005480:	4a2e      	ldr	r2, [pc, #184]	; (800553c <HAL_RCC_OscConfig+0x628>)
 8005482:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8005486:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800548a:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800548c:	f7fd fc3c 	bl	8002d08 <HAL_GetTick>
 8005490:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005492:	e008      	b.n	80054a6 <HAL_RCC_OscConfig+0x592>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005494:	f7fd fc38 	bl	8002d08 <HAL_GetTick>
 8005498:	4602      	mov	r2, r0
 800549a:	693b      	ldr	r3, [r7, #16]
 800549c:	1ad3      	subs	r3, r2, r3
 800549e:	2b02      	cmp	r3, #2
 80054a0:	d901      	bls.n	80054a6 <HAL_RCC_OscConfig+0x592>
          {
            return HAL_TIMEOUT;
 80054a2:	2303      	movs	r3, #3
 80054a4:	e046      	b.n	8005534 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80054a6:	4b25      	ldr	r3, [pc, #148]	; (800553c <HAL_RCC_OscConfig+0x628>)
 80054a8:	681b      	ldr	r3, [r3, #0]
 80054aa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80054ae:	2b00      	cmp	r3, #0
 80054b0:	d1f0      	bne.n	8005494 <HAL_RCC_OscConfig+0x580>
 80054b2:	e03e      	b.n	8005532 <HAL_RCC_OscConfig+0x61e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	69db      	ldr	r3, [r3, #28]
 80054b8:	2b01      	cmp	r3, #1
 80054ba:	d101      	bne.n	80054c0 <HAL_RCC_OscConfig+0x5ac>
      {
        return HAL_ERROR;
 80054bc:	2301      	movs	r3, #1
 80054be:	e039      	b.n	8005534 <HAL_RCC_OscConfig+0x620>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 80054c0:	4b1e      	ldr	r3, [pc, #120]	; (800553c <HAL_RCC_OscConfig+0x628>)
 80054c2:	68db      	ldr	r3, [r3, #12]
 80054c4:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80054c6:	697b      	ldr	r3, [r7, #20]
 80054c8:	f003 0203 	and.w	r2, r3, #3
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	6a1b      	ldr	r3, [r3, #32]
 80054d0:	429a      	cmp	r2, r3
 80054d2:	d12c      	bne.n	800552e <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80054d4:	697b      	ldr	r3, [r7, #20]
 80054d6:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80054de:	3b01      	subs	r3, #1
 80054e0:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80054e2:	429a      	cmp	r2, r3
 80054e4:	d123      	bne.n	800552e <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 80054e6:	697b      	ldr	r3, [r7, #20]
 80054e8:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80054f0:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80054f2:	429a      	cmp	r2, r3
 80054f4:	d11b      	bne.n	800552e <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80054f6:	697b      	ldr	r3, [r7, #20]
 80054f8:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005500:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8005502:	429a      	cmp	r2, r3
 8005504:	d113      	bne.n	800552e <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005506:	697b      	ldr	r3, [r7, #20]
 8005508:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005510:	085b      	lsrs	r3, r3, #1
 8005512:	3b01      	subs	r3, #1
 8005514:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8005516:	429a      	cmp	r2, r3
 8005518:	d109      	bne.n	800552e <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800551a:	697b      	ldr	r3, [r7, #20]
 800551c:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005524:	085b      	lsrs	r3, r3, #1
 8005526:	3b01      	subs	r3, #1
 8005528:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800552a:	429a      	cmp	r2, r3
 800552c:	d001      	beq.n	8005532 <HAL_RCC_OscConfig+0x61e>
      {
        return HAL_ERROR;
 800552e:	2301      	movs	r3, #1
 8005530:	e000      	b.n	8005534 <HAL_RCC_OscConfig+0x620>
      }
    }
  }
  }

  return HAL_OK;
 8005532:	2300      	movs	r3, #0
}
 8005534:	4618      	mov	r0, r3
 8005536:	3720      	adds	r7, #32
 8005538:	46bd      	mov	sp, r7
 800553a:	bd80      	pop	{r7, pc}
 800553c:	40021000 	.word	0x40021000
 8005540:	019f800c 	.word	0x019f800c

08005544 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005544:	b580      	push	{r7, lr}
 8005546:	b086      	sub	sp, #24
 8005548:	af00      	add	r7, sp, #0
 800554a:	6078      	str	r0, [r7, #4]
 800554c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 800554e:	2300      	movs	r3, #0
 8005550:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	2b00      	cmp	r3, #0
 8005556:	d101      	bne.n	800555c <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8005558:	2301      	movs	r3, #1
 800555a:	e11e      	b.n	800579a <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800555c:	4b91      	ldr	r3, [pc, #580]	; (80057a4 <HAL_RCC_ClockConfig+0x260>)
 800555e:	681b      	ldr	r3, [r3, #0]
 8005560:	f003 030f 	and.w	r3, r3, #15
 8005564:	683a      	ldr	r2, [r7, #0]
 8005566:	429a      	cmp	r2, r3
 8005568:	d910      	bls.n	800558c <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800556a:	4b8e      	ldr	r3, [pc, #568]	; (80057a4 <HAL_RCC_ClockConfig+0x260>)
 800556c:	681b      	ldr	r3, [r3, #0]
 800556e:	f023 020f 	bic.w	r2, r3, #15
 8005572:	498c      	ldr	r1, [pc, #560]	; (80057a4 <HAL_RCC_ClockConfig+0x260>)
 8005574:	683b      	ldr	r3, [r7, #0]
 8005576:	4313      	orrs	r3, r2
 8005578:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800557a:	4b8a      	ldr	r3, [pc, #552]	; (80057a4 <HAL_RCC_ClockConfig+0x260>)
 800557c:	681b      	ldr	r3, [r3, #0]
 800557e:	f003 030f 	and.w	r3, r3, #15
 8005582:	683a      	ldr	r2, [r7, #0]
 8005584:	429a      	cmp	r2, r3
 8005586:	d001      	beq.n	800558c <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8005588:	2301      	movs	r3, #1
 800558a:	e106      	b.n	800579a <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	681b      	ldr	r3, [r3, #0]
 8005590:	f003 0301 	and.w	r3, r3, #1
 8005594:	2b00      	cmp	r3, #0
 8005596:	d073      	beq.n	8005680 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	685b      	ldr	r3, [r3, #4]
 800559c:	2b03      	cmp	r3, #3
 800559e:	d129      	bne.n	80055f4 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80055a0:	4b81      	ldr	r3, [pc, #516]	; (80057a8 <HAL_RCC_ClockConfig+0x264>)
 80055a2:	681b      	ldr	r3, [r3, #0]
 80055a4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80055a8:	2b00      	cmp	r3, #0
 80055aa:	d101      	bne.n	80055b0 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 80055ac:	2301      	movs	r3, #1
 80055ae:	e0f4      	b.n	800579a <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 80055b0:	f000 f966 	bl	8005880 <RCC_GetSysClockFreqFromPLLSource>
 80055b4:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 80055b6:	693b      	ldr	r3, [r7, #16]
 80055b8:	4a7c      	ldr	r2, [pc, #496]	; (80057ac <HAL_RCC_ClockConfig+0x268>)
 80055ba:	4293      	cmp	r3, r2
 80055bc:	d93f      	bls.n	800563e <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 80055be:	4b7a      	ldr	r3, [pc, #488]	; (80057a8 <HAL_RCC_ClockConfig+0x264>)
 80055c0:	689b      	ldr	r3, [r3, #8]
 80055c2:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80055c6:	2b00      	cmp	r3, #0
 80055c8:	d009      	beq.n	80055de <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	681b      	ldr	r3, [r3, #0]
 80055ce:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 80055d2:	2b00      	cmp	r3, #0
 80055d4:	d033      	beq.n	800563e <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 80055da:	2b00      	cmp	r3, #0
 80055dc:	d12f      	bne.n	800563e <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80055de:	4b72      	ldr	r3, [pc, #456]	; (80057a8 <HAL_RCC_ClockConfig+0x264>)
 80055e0:	689b      	ldr	r3, [r3, #8]
 80055e2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80055e6:	4a70      	ldr	r2, [pc, #448]	; (80057a8 <HAL_RCC_ClockConfig+0x264>)
 80055e8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80055ec:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 80055ee:	2380      	movs	r3, #128	; 0x80
 80055f0:	617b      	str	r3, [r7, #20]
 80055f2:	e024      	b.n	800563e <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	685b      	ldr	r3, [r3, #4]
 80055f8:	2b02      	cmp	r3, #2
 80055fa:	d107      	bne.n	800560c <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80055fc:	4b6a      	ldr	r3, [pc, #424]	; (80057a8 <HAL_RCC_ClockConfig+0x264>)
 80055fe:	681b      	ldr	r3, [r3, #0]
 8005600:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005604:	2b00      	cmp	r3, #0
 8005606:	d109      	bne.n	800561c <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8005608:	2301      	movs	r3, #1
 800560a:	e0c6      	b.n	800579a <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800560c:	4b66      	ldr	r3, [pc, #408]	; (80057a8 <HAL_RCC_ClockConfig+0x264>)
 800560e:	681b      	ldr	r3, [r3, #0]
 8005610:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005614:	2b00      	cmp	r3, #0
 8005616:	d101      	bne.n	800561c <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8005618:	2301      	movs	r3, #1
 800561a:	e0be      	b.n	800579a <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 800561c:	f000 f8ce 	bl	80057bc <HAL_RCC_GetSysClockFreq>
 8005620:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8005622:	693b      	ldr	r3, [r7, #16]
 8005624:	4a61      	ldr	r2, [pc, #388]	; (80057ac <HAL_RCC_ClockConfig+0x268>)
 8005626:	4293      	cmp	r3, r2
 8005628:	d909      	bls.n	800563e <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800562a:	4b5f      	ldr	r3, [pc, #380]	; (80057a8 <HAL_RCC_ClockConfig+0x264>)
 800562c:	689b      	ldr	r3, [r3, #8]
 800562e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005632:	4a5d      	ldr	r2, [pc, #372]	; (80057a8 <HAL_RCC_ClockConfig+0x264>)
 8005634:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005638:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 800563a:	2380      	movs	r3, #128	; 0x80
 800563c:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800563e:	4b5a      	ldr	r3, [pc, #360]	; (80057a8 <HAL_RCC_ClockConfig+0x264>)
 8005640:	689b      	ldr	r3, [r3, #8]
 8005642:	f023 0203 	bic.w	r2, r3, #3
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	685b      	ldr	r3, [r3, #4]
 800564a:	4957      	ldr	r1, [pc, #348]	; (80057a8 <HAL_RCC_ClockConfig+0x264>)
 800564c:	4313      	orrs	r3, r2
 800564e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005650:	f7fd fb5a 	bl	8002d08 <HAL_GetTick>
 8005654:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005656:	e00a      	b.n	800566e <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005658:	f7fd fb56 	bl	8002d08 <HAL_GetTick>
 800565c:	4602      	mov	r2, r0
 800565e:	68fb      	ldr	r3, [r7, #12]
 8005660:	1ad3      	subs	r3, r2, r3
 8005662:	f241 3288 	movw	r2, #5000	; 0x1388
 8005666:	4293      	cmp	r3, r2
 8005668:	d901      	bls.n	800566e <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 800566a:	2303      	movs	r3, #3
 800566c:	e095      	b.n	800579a <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800566e:	4b4e      	ldr	r3, [pc, #312]	; (80057a8 <HAL_RCC_ClockConfig+0x264>)
 8005670:	689b      	ldr	r3, [r3, #8]
 8005672:	f003 020c 	and.w	r2, r3, #12
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	685b      	ldr	r3, [r3, #4]
 800567a:	009b      	lsls	r3, r3, #2
 800567c:	429a      	cmp	r2, r3
 800567e:	d1eb      	bne.n	8005658 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	681b      	ldr	r3, [r3, #0]
 8005684:	f003 0302 	and.w	r3, r3, #2
 8005688:	2b00      	cmp	r3, #0
 800568a:	d023      	beq.n	80056d4 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	681b      	ldr	r3, [r3, #0]
 8005690:	f003 0304 	and.w	r3, r3, #4
 8005694:	2b00      	cmp	r3, #0
 8005696:	d005      	beq.n	80056a4 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005698:	4b43      	ldr	r3, [pc, #268]	; (80057a8 <HAL_RCC_ClockConfig+0x264>)
 800569a:	689b      	ldr	r3, [r3, #8]
 800569c:	4a42      	ldr	r2, [pc, #264]	; (80057a8 <HAL_RCC_ClockConfig+0x264>)
 800569e:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80056a2:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	681b      	ldr	r3, [r3, #0]
 80056a8:	f003 0308 	and.w	r3, r3, #8
 80056ac:	2b00      	cmp	r3, #0
 80056ae:	d007      	beq.n	80056c0 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 80056b0:	4b3d      	ldr	r3, [pc, #244]	; (80057a8 <HAL_RCC_ClockConfig+0x264>)
 80056b2:	689b      	ldr	r3, [r3, #8]
 80056b4:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 80056b8:	4a3b      	ldr	r2, [pc, #236]	; (80057a8 <HAL_RCC_ClockConfig+0x264>)
 80056ba:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80056be:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80056c0:	4b39      	ldr	r3, [pc, #228]	; (80057a8 <HAL_RCC_ClockConfig+0x264>)
 80056c2:	689b      	ldr	r3, [r3, #8]
 80056c4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	689b      	ldr	r3, [r3, #8]
 80056cc:	4936      	ldr	r1, [pc, #216]	; (80057a8 <HAL_RCC_ClockConfig+0x264>)
 80056ce:	4313      	orrs	r3, r2
 80056d0:	608b      	str	r3, [r1, #8]
 80056d2:	e008      	b.n	80056e6 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 80056d4:	697b      	ldr	r3, [r7, #20]
 80056d6:	2b80      	cmp	r3, #128	; 0x80
 80056d8:	d105      	bne.n	80056e6 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 80056da:	4b33      	ldr	r3, [pc, #204]	; (80057a8 <HAL_RCC_ClockConfig+0x264>)
 80056dc:	689b      	ldr	r3, [r3, #8]
 80056de:	4a32      	ldr	r2, [pc, #200]	; (80057a8 <HAL_RCC_ClockConfig+0x264>)
 80056e0:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80056e4:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80056e6:	4b2f      	ldr	r3, [pc, #188]	; (80057a4 <HAL_RCC_ClockConfig+0x260>)
 80056e8:	681b      	ldr	r3, [r3, #0]
 80056ea:	f003 030f 	and.w	r3, r3, #15
 80056ee:	683a      	ldr	r2, [r7, #0]
 80056f0:	429a      	cmp	r2, r3
 80056f2:	d21d      	bcs.n	8005730 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80056f4:	4b2b      	ldr	r3, [pc, #172]	; (80057a4 <HAL_RCC_ClockConfig+0x260>)
 80056f6:	681b      	ldr	r3, [r3, #0]
 80056f8:	f023 020f 	bic.w	r2, r3, #15
 80056fc:	4929      	ldr	r1, [pc, #164]	; (80057a4 <HAL_RCC_ClockConfig+0x260>)
 80056fe:	683b      	ldr	r3, [r7, #0]
 8005700:	4313      	orrs	r3, r2
 8005702:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8005704:	f7fd fb00 	bl	8002d08 <HAL_GetTick>
 8005708:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800570a:	e00a      	b.n	8005722 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800570c:	f7fd fafc 	bl	8002d08 <HAL_GetTick>
 8005710:	4602      	mov	r2, r0
 8005712:	68fb      	ldr	r3, [r7, #12]
 8005714:	1ad3      	subs	r3, r2, r3
 8005716:	f241 3288 	movw	r2, #5000	; 0x1388
 800571a:	4293      	cmp	r3, r2
 800571c:	d901      	bls.n	8005722 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 800571e:	2303      	movs	r3, #3
 8005720:	e03b      	b.n	800579a <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005722:	4b20      	ldr	r3, [pc, #128]	; (80057a4 <HAL_RCC_ClockConfig+0x260>)
 8005724:	681b      	ldr	r3, [r3, #0]
 8005726:	f003 030f 	and.w	r3, r3, #15
 800572a:	683a      	ldr	r2, [r7, #0]
 800572c:	429a      	cmp	r2, r3
 800572e:	d1ed      	bne.n	800570c <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	681b      	ldr	r3, [r3, #0]
 8005734:	f003 0304 	and.w	r3, r3, #4
 8005738:	2b00      	cmp	r3, #0
 800573a:	d008      	beq.n	800574e <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800573c:	4b1a      	ldr	r3, [pc, #104]	; (80057a8 <HAL_RCC_ClockConfig+0x264>)
 800573e:	689b      	ldr	r3, [r3, #8]
 8005740:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	68db      	ldr	r3, [r3, #12]
 8005748:	4917      	ldr	r1, [pc, #92]	; (80057a8 <HAL_RCC_ClockConfig+0x264>)
 800574a:	4313      	orrs	r3, r2
 800574c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800574e:	687b      	ldr	r3, [r7, #4]
 8005750:	681b      	ldr	r3, [r3, #0]
 8005752:	f003 0308 	and.w	r3, r3, #8
 8005756:	2b00      	cmp	r3, #0
 8005758:	d009      	beq.n	800576e <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800575a:	4b13      	ldr	r3, [pc, #76]	; (80057a8 <HAL_RCC_ClockConfig+0x264>)
 800575c:	689b      	ldr	r3, [r3, #8]
 800575e:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	691b      	ldr	r3, [r3, #16]
 8005766:	00db      	lsls	r3, r3, #3
 8005768:	490f      	ldr	r1, [pc, #60]	; (80057a8 <HAL_RCC_ClockConfig+0x264>)
 800576a:	4313      	orrs	r3, r2
 800576c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800576e:	f000 f825 	bl	80057bc <HAL_RCC_GetSysClockFreq>
 8005772:	4602      	mov	r2, r0
 8005774:	4b0c      	ldr	r3, [pc, #48]	; (80057a8 <HAL_RCC_ClockConfig+0x264>)
 8005776:	689b      	ldr	r3, [r3, #8]
 8005778:	091b      	lsrs	r3, r3, #4
 800577a:	f003 030f 	and.w	r3, r3, #15
 800577e:	490c      	ldr	r1, [pc, #48]	; (80057b0 <HAL_RCC_ClockConfig+0x26c>)
 8005780:	5ccb      	ldrb	r3, [r1, r3]
 8005782:	f003 031f 	and.w	r3, r3, #31
 8005786:	fa22 f303 	lsr.w	r3, r2, r3
 800578a:	4a0a      	ldr	r2, [pc, #40]	; (80057b4 <HAL_RCC_ClockConfig+0x270>)
 800578c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 800578e:	4b0a      	ldr	r3, [pc, #40]	; (80057b8 <HAL_RCC_ClockConfig+0x274>)
 8005790:	681b      	ldr	r3, [r3, #0]
 8005792:	4618      	mov	r0, r3
 8005794:	f7fd fa6c 	bl	8002c70 <HAL_InitTick>
 8005798:	4603      	mov	r3, r0
}
 800579a:	4618      	mov	r0, r3
 800579c:	3718      	adds	r7, #24
 800579e:	46bd      	mov	sp, r7
 80057a0:	bd80      	pop	{r7, pc}
 80057a2:	bf00      	nop
 80057a4:	40022000 	.word	0x40022000
 80057a8:	40021000 	.word	0x40021000
 80057ac:	04c4b400 	.word	0x04c4b400
 80057b0:	0806c850 	.word	0x0806c850
 80057b4:	20000010 	.word	0x20000010
 80057b8:	20000014 	.word	0x20000014

080057bc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80057bc:	b480      	push	{r7}
 80057be:	b087      	sub	sp, #28
 80057c0:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 80057c2:	4b2c      	ldr	r3, [pc, #176]	; (8005874 <HAL_RCC_GetSysClockFreq+0xb8>)
 80057c4:	689b      	ldr	r3, [r3, #8]
 80057c6:	f003 030c 	and.w	r3, r3, #12
 80057ca:	2b04      	cmp	r3, #4
 80057cc:	d102      	bne.n	80057d4 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80057ce:	4b2a      	ldr	r3, [pc, #168]	; (8005878 <HAL_RCC_GetSysClockFreq+0xbc>)
 80057d0:	613b      	str	r3, [r7, #16]
 80057d2:	e047      	b.n	8005864 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 80057d4:	4b27      	ldr	r3, [pc, #156]	; (8005874 <HAL_RCC_GetSysClockFreq+0xb8>)
 80057d6:	689b      	ldr	r3, [r3, #8]
 80057d8:	f003 030c 	and.w	r3, r3, #12
 80057dc:	2b08      	cmp	r3, #8
 80057de:	d102      	bne.n	80057e6 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80057e0:	4b26      	ldr	r3, [pc, #152]	; (800587c <HAL_RCC_GetSysClockFreq+0xc0>)
 80057e2:	613b      	str	r3, [r7, #16]
 80057e4:	e03e      	b.n	8005864 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 80057e6:	4b23      	ldr	r3, [pc, #140]	; (8005874 <HAL_RCC_GetSysClockFreq+0xb8>)
 80057e8:	689b      	ldr	r3, [r3, #8]
 80057ea:	f003 030c 	and.w	r3, r3, #12
 80057ee:	2b0c      	cmp	r3, #12
 80057f0:	d136      	bne.n	8005860 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80057f2:	4b20      	ldr	r3, [pc, #128]	; (8005874 <HAL_RCC_GetSysClockFreq+0xb8>)
 80057f4:	68db      	ldr	r3, [r3, #12]
 80057f6:	f003 0303 	and.w	r3, r3, #3
 80057fa:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80057fc:	4b1d      	ldr	r3, [pc, #116]	; (8005874 <HAL_RCC_GetSysClockFreq+0xb8>)
 80057fe:	68db      	ldr	r3, [r3, #12]
 8005800:	091b      	lsrs	r3, r3, #4
 8005802:	f003 030f 	and.w	r3, r3, #15
 8005806:	3301      	adds	r3, #1
 8005808:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800580a:	68fb      	ldr	r3, [r7, #12]
 800580c:	2b03      	cmp	r3, #3
 800580e:	d10c      	bne.n	800582a <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8005810:	4a1a      	ldr	r2, [pc, #104]	; (800587c <HAL_RCC_GetSysClockFreq+0xc0>)
 8005812:	68bb      	ldr	r3, [r7, #8]
 8005814:	fbb2 f3f3 	udiv	r3, r2, r3
 8005818:	4a16      	ldr	r2, [pc, #88]	; (8005874 <HAL_RCC_GetSysClockFreq+0xb8>)
 800581a:	68d2      	ldr	r2, [r2, #12]
 800581c:	0a12      	lsrs	r2, r2, #8
 800581e:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8005822:	fb02 f303 	mul.w	r3, r2, r3
 8005826:	617b      	str	r3, [r7, #20]
      break;
 8005828:	e00c      	b.n	8005844 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800582a:	4a13      	ldr	r2, [pc, #76]	; (8005878 <HAL_RCC_GetSysClockFreq+0xbc>)
 800582c:	68bb      	ldr	r3, [r7, #8]
 800582e:	fbb2 f3f3 	udiv	r3, r2, r3
 8005832:	4a10      	ldr	r2, [pc, #64]	; (8005874 <HAL_RCC_GetSysClockFreq+0xb8>)
 8005834:	68d2      	ldr	r2, [r2, #12]
 8005836:	0a12      	lsrs	r2, r2, #8
 8005838:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800583c:	fb02 f303 	mul.w	r3, r2, r3
 8005840:	617b      	str	r3, [r7, #20]
      break;
 8005842:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8005844:	4b0b      	ldr	r3, [pc, #44]	; (8005874 <HAL_RCC_GetSysClockFreq+0xb8>)
 8005846:	68db      	ldr	r3, [r3, #12]
 8005848:	0e5b      	lsrs	r3, r3, #25
 800584a:	f003 0303 	and.w	r3, r3, #3
 800584e:	3301      	adds	r3, #1
 8005850:	005b      	lsls	r3, r3, #1
 8005852:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8005854:	697a      	ldr	r2, [r7, #20]
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	fbb2 f3f3 	udiv	r3, r2, r3
 800585c:	613b      	str	r3, [r7, #16]
 800585e:	e001      	b.n	8005864 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8005860:	2300      	movs	r3, #0
 8005862:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8005864:	693b      	ldr	r3, [r7, #16]
}
 8005866:	4618      	mov	r0, r3
 8005868:	371c      	adds	r7, #28
 800586a:	46bd      	mov	sp, r7
 800586c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005870:	4770      	bx	lr
 8005872:	bf00      	nop
 8005874:	40021000 	.word	0x40021000
 8005878:	00f42400 	.word	0x00f42400
 800587c:	007a1200 	.word	0x007a1200

08005880 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8005880:	b480      	push	{r7}
 8005882:	b087      	sub	sp, #28
 8005884:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8005886:	4b1e      	ldr	r3, [pc, #120]	; (8005900 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8005888:	68db      	ldr	r3, [r3, #12]
 800588a:	f003 0303 	and.w	r3, r3, #3
 800588e:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8005890:	4b1b      	ldr	r3, [pc, #108]	; (8005900 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8005892:	68db      	ldr	r3, [r3, #12]
 8005894:	091b      	lsrs	r3, r3, #4
 8005896:	f003 030f 	and.w	r3, r3, #15
 800589a:	3301      	adds	r3, #1
 800589c:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 800589e:	693b      	ldr	r3, [r7, #16]
 80058a0:	2b03      	cmp	r3, #3
 80058a2:	d10c      	bne.n	80058be <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80058a4:	4a17      	ldr	r2, [pc, #92]	; (8005904 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 80058a6:	68fb      	ldr	r3, [r7, #12]
 80058a8:	fbb2 f3f3 	udiv	r3, r2, r3
 80058ac:	4a14      	ldr	r2, [pc, #80]	; (8005900 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80058ae:	68d2      	ldr	r2, [r2, #12]
 80058b0:	0a12      	lsrs	r2, r2, #8
 80058b2:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80058b6:	fb02 f303 	mul.w	r3, r2, r3
 80058ba:	617b      	str	r3, [r7, #20]
    break;
 80058bc:	e00c      	b.n	80058d8 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80058be:	4a12      	ldr	r2, [pc, #72]	; (8005908 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 80058c0:	68fb      	ldr	r3, [r7, #12]
 80058c2:	fbb2 f3f3 	udiv	r3, r2, r3
 80058c6:	4a0e      	ldr	r2, [pc, #56]	; (8005900 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80058c8:	68d2      	ldr	r2, [r2, #12]
 80058ca:	0a12      	lsrs	r2, r2, #8
 80058cc:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80058d0:	fb02 f303 	mul.w	r3, r2, r3
 80058d4:	617b      	str	r3, [r7, #20]
    break;
 80058d6:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80058d8:	4b09      	ldr	r3, [pc, #36]	; (8005900 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80058da:	68db      	ldr	r3, [r3, #12]
 80058dc:	0e5b      	lsrs	r3, r3, #25
 80058de:	f003 0303 	and.w	r3, r3, #3
 80058e2:	3301      	adds	r3, #1
 80058e4:	005b      	lsls	r3, r3, #1
 80058e6:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 80058e8:	697a      	ldr	r2, [r7, #20]
 80058ea:	68bb      	ldr	r3, [r7, #8]
 80058ec:	fbb2 f3f3 	udiv	r3, r2, r3
 80058f0:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 80058f2:	687b      	ldr	r3, [r7, #4]
}
 80058f4:	4618      	mov	r0, r3
 80058f6:	371c      	adds	r7, #28
 80058f8:	46bd      	mov	sp, r7
 80058fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058fe:	4770      	bx	lr
 8005900:	40021000 	.word	0x40021000
 8005904:	007a1200 	.word	0x007a1200
 8005908:	00f42400 	.word	0x00f42400

0800590c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800590c:	b580      	push	{r7, lr}
 800590e:	b086      	sub	sp, #24
 8005910:	af00      	add	r7, sp, #0
 8005912:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8005914:	2300      	movs	r3, #0
 8005916:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8005918:	2300      	movs	r3, #0
 800591a:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	681b      	ldr	r3, [r3, #0]
 8005920:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8005924:	2b00      	cmp	r3, #0
 8005926:	f000 8098 	beq.w	8005a5a <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800592a:	2300      	movs	r3, #0
 800592c:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800592e:	4b43      	ldr	r3, [pc, #268]	; (8005a3c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005930:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005932:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005936:	2b00      	cmp	r3, #0
 8005938:	d10d      	bne.n	8005956 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800593a:	4b40      	ldr	r3, [pc, #256]	; (8005a3c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800593c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800593e:	4a3f      	ldr	r2, [pc, #252]	; (8005a3c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005940:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005944:	6593      	str	r3, [r2, #88]	; 0x58
 8005946:	4b3d      	ldr	r3, [pc, #244]	; (8005a3c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005948:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800594a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800594e:	60bb      	str	r3, [r7, #8]
 8005950:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005952:	2301      	movs	r3, #1
 8005954:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005956:	4b3a      	ldr	r3, [pc, #232]	; (8005a40 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8005958:	681b      	ldr	r3, [r3, #0]
 800595a:	4a39      	ldr	r2, [pc, #228]	; (8005a40 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800595c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005960:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8005962:	f7fd f9d1 	bl	8002d08 <HAL_GetTick>
 8005966:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8005968:	e009      	b.n	800597e <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800596a:	f7fd f9cd 	bl	8002d08 <HAL_GetTick>
 800596e:	4602      	mov	r2, r0
 8005970:	68fb      	ldr	r3, [r7, #12]
 8005972:	1ad3      	subs	r3, r2, r3
 8005974:	2b02      	cmp	r3, #2
 8005976:	d902      	bls.n	800597e <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8005978:	2303      	movs	r3, #3
 800597a:	74fb      	strb	r3, [r7, #19]
        break;
 800597c:	e005      	b.n	800598a <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800597e:	4b30      	ldr	r3, [pc, #192]	; (8005a40 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8005980:	681b      	ldr	r3, [r3, #0]
 8005982:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005986:	2b00      	cmp	r3, #0
 8005988:	d0ef      	beq.n	800596a <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 800598a:	7cfb      	ldrb	r3, [r7, #19]
 800598c:	2b00      	cmp	r3, #0
 800598e:	d159      	bne.n	8005a44 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8005990:	4b2a      	ldr	r3, [pc, #168]	; (8005a3c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005992:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005996:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800599a:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800599c:	697b      	ldr	r3, [r7, #20]
 800599e:	2b00      	cmp	r3, #0
 80059a0:	d01e      	beq.n	80059e0 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80059a6:	697a      	ldr	r2, [r7, #20]
 80059a8:	429a      	cmp	r2, r3
 80059aa:	d019      	beq.n	80059e0 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80059ac:	4b23      	ldr	r3, [pc, #140]	; (8005a3c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80059ae:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80059b2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80059b6:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80059b8:	4b20      	ldr	r3, [pc, #128]	; (8005a3c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80059ba:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80059be:	4a1f      	ldr	r2, [pc, #124]	; (8005a3c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80059c0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80059c4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80059c8:	4b1c      	ldr	r3, [pc, #112]	; (8005a3c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80059ca:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80059ce:	4a1b      	ldr	r2, [pc, #108]	; (8005a3c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80059d0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80059d4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80059d8:	4a18      	ldr	r2, [pc, #96]	; (8005a3c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80059da:	697b      	ldr	r3, [r7, #20]
 80059dc:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80059e0:	697b      	ldr	r3, [r7, #20]
 80059e2:	f003 0301 	and.w	r3, r3, #1
 80059e6:	2b00      	cmp	r3, #0
 80059e8:	d016      	beq.n	8005a18 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80059ea:	f7fd f98d 	bl	8002d08 <HAL_GetTick>
 80059ee:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80059f0:	e00b      	b.n	8005a0a <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80059f2:	f7fd f989 	bl	8002d08 <HAL_GetTick>
 80059f6:	4602      	mov	r2, r0
 80059f8:	68fb      	ldr	r3, [r7, #12]
 80059fa:	1ad3      	subs	r3, r2, r3
 80059fc:	f241 3288 	movw	r2, #5000	; 0x1388
 8005a00:	4293      	cmp	r3, r2
 8005a02:	d902      	bls.n	8005a0a <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8005a04:	2303      	movs	r3, #3
 8005a06:	74fb      	strb	r3, [r7, #19]
            break;
 8005a08:	e006      	b.n	8005a18 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005a0a:	4b0c      	ldr	r3, [pc, #48]	; (8005a3c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005a0c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005a10:	f003 0302 	and.w	r3, r3, #2
 8005a14:	2b00      	cmp	r3, #0
 8005a16:	d0ec      	beq.n	80059f2 <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8005a18:	7cfb      	ldrb	r3, [r7, #19]
 8005a1a:	2b00      	cmp	r3, #0
 8005a1c:	d10b      	bne.n	8005a36 <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005a1e:	4b07      	ldr	r3, [pc, #28]	; (8005a3c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005a20:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005a24:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005a2c:	4903      	ldr	r1, [pc, #12]	; (8005a3c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005a2e:	4313      	orrs	r3, r2
 8005a30:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8005a34:	e008      	b.n	8005a48 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8005a36:	7cfb      	ldrb	r3, [r7, #19]
 8005a38:	74bb      	strb	r3, [r7, #18]
 8005a3a:	e005      	b.n	8005a48 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8005a3c:	40021000 	.word	0x40021000
 8005a40:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005a44:	7cfb      	ldrb	r3, [r7, #19]
 8005a46:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005a48:	7c7b      	ldrb	r3, [r7, #17]
 8005a4a:	2b01      	cmp	r3, #1
 8005a4c:	d105      	bne.n	8005a5a <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005a4e:	4ba7      	ldr	r3, [pc, #668]	; (8005cec <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005a50:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005a52:	4aa6      	ldr	r2, [pc, #664]	; (8005cec <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005a54:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005a58:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	681b      	ldr	r3, [r3, #0]
 8005a5e:	f003 0301 	and.w	r3, r3, #1
 8005a62:	2b00      	cmp	r3, #0
 8005a64:	d00a      	beq.n	8005a7c <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8005a66:	4ba1      	ldr	r3, [pc, #644]	; (8005cec <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005a68:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005a6c:	f023 0203 	bic.w	r2, r3, #3
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	685b      	ldr	r3, [r3, #4]
 8005a74:	499d      	ldr	r1, [pc, #628]	; (8005cec <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005a76:	4313      	orrs	r3, r2
 8005a78:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	681b      	ldr	r3, [r3, #0]
 8005a80:	f003 0302 	and.w	r3, r3, #2
 8005a84:	2b00      	cmp	r3, #0
 8005a86:	d00a      	beq.n	8005a9e <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8005a88:	4b98      	ldr	r3, [pc, #608]	; (8005cec <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005a8a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005a8e:	f023 020c 	bic.w	r2, r3, #12
 8005a92:	687b      	ldr	r3, [r7, #4]
 8005a94:	689b      	ldr	r3, [r3, #8]
 8005a96:	4995      	ldr	r1, [pc, #596]	; (8005cec <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005a98:	4313      	orrs	r3, r2
 8005a9a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	681b      	ldr	r3, [r3, #0]
 8005aa2:	f003 0304 	and.w	r3, r3, #4
 8005aa6:	2b00      	cmp	r3, #0
 8005aa8:	d00a      	beq.n	8005ac0 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8005aaa:	4b90      	ldr	r3, [pc, #576]	; (8005cec <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005aac:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005ab0:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	68db      	ldr	r3, [r3, #12]
 8005ab8:	498c      	ldr	r1, [pc, #560]	; (8005cec <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005aba:	4313      	orrs	r3, r2
 8005abc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	681b      	ldr	r3, [r3, #0]
 8005ac4:	f003 0308 	and.w	r3, r3, #8
 8005ac8:	2b00      	cmp	r3, #0
 8005aca:	d00a      	beq.n	8005ae2 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8005acc:	4b87      	ldr	r3, [pc, #540]	; (8005cec <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005ace:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005ad2:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	691b      	ldr	r3, [r3, #16]
 8005ada:	4984      	ldr	r1, [pc, #528]	; (8005cec <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005adc:	4313      	orrs	r3, r2
 8005ade:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	681b      	ldr	r3, [r3, #0]
 8005ae6:	f003 0310 	and.w	r3, r3, #16
 8005aea:	2b00      	cmp	r3, #0
 8005aec:	d00a      	beq.n	8005b04 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8005aee:	4b7f      	ldr	r3, [pc, #508]	; (8005cec <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005af0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005af4:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	695b      	ldr	r3, [r3, #20]
 8005afc:	497b      	ldr	r1, [pc, #492]	; (8005cec <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005afe:	4313      	orrs	r3, r2
 8005b00:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	681b      	ldr	r3, [r3, #0]
 8005b08:	f003 0320 	and.w	r3, r3, #32
 8005b0c:	2b00      	cmp	r3, #0
 8005b0e:	d00a      	beq.n	8005b26 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8005b10:	4b76      	ldr	r3, [pc, #472]	; (8005cec <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005b12:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005b16:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	699b      	ldr	r3, [r3, #24]
 8005b1e:	4973      	ldr	r1, [pc, #460]	; (8005cec <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005b20:	4313      	orrs	r3, r2
 8005b22:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	681b      	ldr	r3, [r3, #0]
 8005b2a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005b2e:	2b00      	cmp	r3, #0
 8005b30:	d00a      	beq.n	8005b48 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8005b32:	4b6e      	ldr	r3, [pc, #440]	; (8005cec <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005b34:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005b38:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	69db      	ldr	r3, [r3, #28]
 8005b40:	496a      	ldr	r1, [pc, #424]	; (8005cec <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005b42:	4313      	orrs	r3, r2
 8005b44:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	681b      	ldr	r3, [r3, #0]
 8005b4c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005b50:	2b00      	cmp	r3, #0
 8005b52:	d00a      	beq.n	8005b6a <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8005b54:	4b65      	ldr	r3, [pc, #404]	; (8005cec <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005b56:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005b5a:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	6a1b      	ldr	r3, [r3, #32]
 8005b62:	4962      	ldr	r1, [pc, #392]	; (8005cec <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005b64:	4313      	orrs	r3, r2
 8005b66:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8005b6a:	687b      	ldr	r3, [r7, #4]
 8005b6c:	681b      	ldr	r3, [r3, #0]
 8005b6e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005b72:	2b00      	cmp	r3, #0
 8005b74:	d00a      	beq.n	8005b8c <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8005b76:	4b5d      	ldr	r3, [pc, #372]	; (8005cec <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005b78:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005b7c:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005b84:	4959      	ldr	r1, [pc, #356]	; (8005cec <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005b86:	4313      	orrs	r3, r2
 8005b88:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C4)  

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	681b      	ldr	r3, [r3, #0]
 8005b90:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005b94:	2b00      	cmp	r3, #0
 8005b96:	d00a      	beq.n	8005bae <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8005b98:	4b54      	ldr	r3, [pc, #336]	; (8005cec <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005b9a:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8005b9e:	f023 0203 	bic.w	r2, r3, #3
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005ba6:	4951      	ldr	r1, [pc, #324]	; (8005cec <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005ba8:	4313      	orrs	r3, r2
 8005baa:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8005bae:	687b      	ldr	r3, [r7, #4]
 8005bb0:	681b      	ldr	r3, [r3, #0]
 8005bb2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005bb6:	2b00      	cmp	r3, #0
 8005bb8:	d00a      	beq.n	8005bd0 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8005bba:	4b4c      	ldr	r3, [pc, #304]	; (8005cec <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005bbc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005bc0:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005bc8:	4948      	ldr	r1, [pc, #288]	; (8005cec <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005bca:	4313      	orrs	r3, r2
 8005bcc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	681b      	ldr	r3, [r3, #0]
 8005bd4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005bd8:	2b00      	cmp	r3, #0
 8005bda:	d015      	beq.n	8005c08 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8005bdc:	4b43      	ldr	r3, [pc, #268]	; (8005cec <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005bde:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005be2:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005bea:	4940      	ldr	r1, [pc, #256]	; (8005cec <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005bec:	4313      	orrs	r3, r2
 8005bee:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005bf6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005bfa:	d105      	bne.n	8005c08 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005bfc:	4b3b      	ldr	r3, [pc, #236]	; (8005cec <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005bfe:	68db      	ldr	r3, [r3, #12]
 8005c00:	4a3a      	ldr	r2, [pc, #232]	; (8005cec <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005c02:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005c06:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	681b      	ldr	r3, [r3, #0]
 8005c0c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005c10:	2b00      	cmp	r3, #0
 8005c12:	d015      	beq.n	8005c40 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8005c14:	4b35      	ldr	r3, [pc, #212]	; (8005cec <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005c16:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005c1a:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005c22:	4932      	ldr	r1, [pc, #200]	; (8005cec <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005c24:	4313      	orrs	r3, r2
 8005c26:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005c2e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005c32:	d105      	bne.n	8005c40 <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005c34:	4b2d      	ldr	r3, [pc, #180]	; (8005cec <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005c36:	68db      	ldr	r3, [r3, #12]
 8005c38:	4a2c      	ldr	r2, [pc, #176]	; (8005cec <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005c3a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005c3e:	60d3      	str	r3, [r2, #12]
    }
  }

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	681b      	ldr	r3, [r3, #0]
 8005c44:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005c48:	2b00      	cmp	r3, #0
 8005c4a:	d015      	beq.n	8005c78 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8005c4c:	4b27      	ldr	r3, [pc, #156]	; (8005cec <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005c4e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005c52:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005c5a:	4924      	ldr	r1, [pc, #144]	; (8005cec <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005c5c:	4313      	orrs	r3, r2
 8005c5e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005c66:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8005c6a:	d105      	bne.n	8005c78 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005c6c:	4b1f      	ldr	r3, [pc, #124]	; (8005cec <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005c6e:	68db      	ldr	r3, [r3, #12]
 8005c70:	4a1e      	ldr	r2, [pc, #120]	; (8005cec <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005c72:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005c76:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8005c78:	687b      	ldr	r3, [r7, #4]
 8005c7a:	681b      	ldr	r3, [r3, #0]
 8005c7c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8005c80:	2b00      	cmp	r3, #0
 8005c82:	d015      	beq.n	8005cb0 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8005c84:	4b19      	ldr	r3, [pc, #100]	; (8005cec <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005c86:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005c8a:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8005c8e:	687b      	ldr	r3, [r7, #4]
 8005c90:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005c92:	4916      	ldr	r1, [pc, #88]	; (8005cec <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005c94:	4313      	orrs	r3, r2
 8005c96:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005c9e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8005ca2:	d105      	bne.n	8005cb0 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005ca4:	4b11      	ldr	r3, [pc, #68]	; (8005cec <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005ca6:	68db      	ldr	r3, [r3, #12]
 8005ca8:	4a10      	ldr	r2, [pc, #64]	; (8005cec <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005caa:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005cae:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	681b      	ldr	r3, [r3, #0]
 8005cb4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005cb8:	2b00      	cmp	r3, #0
 8005cba:	d019      	beq.n	8005cf0 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8005cbc:	4b0b      	ldr	r3, [pc, #44]	; (8005cec <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005cbe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005cc2:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005cca:	4908      	ldr	r1, [pc, #32]	; (8005cec <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005ccc:	4313      	orrs	r3, r2
 8005cce:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005cd6:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8005cda:	d109      	bne.n	8005cf0 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005cdc:	4b03      	ldr	r3, [pc, #12]	; (8005cec <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005cde:	68db      	ldr	r3, [r3, #12]
 8005ce0:	4a02      	ldr	r2, [pc, #8]	; (8005cec <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005ce2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005ce6:	60d3      	str	r3, [r2, #12]
 8005ce8:	e002      	b.n	8005cf0 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 8005cea:	bf00      	nop
 8005cec:	40021000 	.word	0x40021000
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	681b      	ldr	r3, [r3, #0]
 8005cf4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8005cf8:	2b00      	cmp	r3, #0
 8005cfa:	d015      	beq.n	8005d28 <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8005cfc:	4b29      	ldr	r3, [pc, #164]	; (8005da4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8005cfe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005d02:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005d0a:	4926      	ldr	r1, [pc, #152]	; (8005da4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8005d0c:	4313      	orrs	r3, r2
 8005d0e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005d16:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8005d1a:	d105      	bne.n	8005d28 <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8005d1c:	4b21      	ldr	r3, [pc, #132]	; (8005da4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8005d1e:	68db      	ldr	r3, [r3, #12]
 8005d20:	4a20      	ldr	r2, [pc, #128]	; (8005da4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8005d22:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005d26:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	681b      	ldr	r3, [r3, #0]
 8005d2c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005d30:	2b00      	cmp	r3, #0
 8005d32:	d015      	beq.n	8005d60 <HAL_RCCEx_PeriphCLKConfig+0x454>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 8005d34:	4b1b      	ldr	r3, [pc, #108]	; (8005da4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8005d36:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005d3a:	f023 4240 	bic.w	r2, r3, #3221225472	; 0xc0000000
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005d42:	4918      	ldr	r1, [pc, #96]	; (8005da4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8005d44:	4313      	orrs	r3, r2
 8005d46:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 8005d4a:	687b      	ldr	r3, [r7, #4]
 8005d4c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005d4e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005d52:	d105      	bne.n	8005d60 <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8005d54:	4b13      	ldr	r3, [pc, #76]	; (8005da4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8005d56:	68db      	ldr	r3, [r3, #12]
 8005d58:	4a12      	ldr	r2, [pc, #72]	; (8005da4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8005d5a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005d5e:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	681b      	ldr	r3, [r3, #0]
 8005d64:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005d68:	2b00      	cmp	r3, #0
 8005d6a:	d015      	beq.n	8005d98 <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8005d6c:	4b0d      	ldr	r3, [pc, #52]	; (8005da4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8005d6e:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8005d72:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8005d76:	687b      	ldr	r3, [r7, #4]
 8005d78:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005d7a:	490a      	ldr	r1, [pc, #40]	; (8005da4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8005d7c:	4313      	orrs	r3, r2
 8005d7e:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 8005d82:	687b      	ldr	r3, [r7, #4]
 8005d84:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005d86:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8005d8a:	d105      	bne.n	8005d98 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005d8c:	4b05      	ldr	r3, [pc, #20]	; (8005da4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8005d8e:	68db      	ldr	r3, [r3, #12]
 8005d90:	4a04      	ldr	r2, [pc, #16]	; (8005da4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8005d92:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005d96:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 8005d98:	7cbb      	ldrb	r3, [r7, #18]
}
 8005d9a:	4618      	mov	r0, r3
 8005d9c:	3718      	adds	r7, #24
 8005d9e:	46bd      	mov	sp, r7
 8005da0:	bd80      	pop	{r7, pc}
 8005da2:	bf00      	nop
 8005da4:	40021000 	.word	0x40021000

08005da8 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005da8:	b580      	push	{r7, lr}
 8005daa:	b084      	sub	sp, #16
 8005dac:	af00      	add	r7, sp, #0
 8005dae:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	2b00      	cmp	r3, #0
 8005db4:	d101      	bne.n	8005dba <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8005db6:	2301      	movs	r3, #1
 8005db8:	e09d      	b.n	8005ef6 <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8005dba:	687b      	ldr	r3, [r7, #4]
 8005dbc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005dbe:	2b00      	cmp	r3, #0
 8005dc0:	d108      	bne.n	8005dd4 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005dc2:	687b      	ldr	r3, [r7, #4]
 8005dc4:	685b      	ldr	r3, [r3, #4]
 8005dc6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005dca:	d009      	beq.n	8005de0 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8005dcc:	687b      	ldr	r3, [r7, #4]
 8005dce:	2200      	movs	r2, #0
 8005dd0:	61da      	str	r2, [r3, #28]
 8005dd2:	e005      	b.n	8005de0 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8005dd4:	687b      	ldr	r3, [r7, #4]
 8005dd6:	2200      	movs	r2, #0
 8005dd8:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	2200      	movs	r2, #0
 8005dde:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	2200      	movs	r2, #0
 8005de4:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8005dec:	b2db      	uxtb	r3, r3
 8005dee:	2b00      	cmp	r3, #0
 8005df0:	d106      	bne.n	8005e00 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	2200      	movs	r2, #0
 8005df6:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8005dfa:	6878      	ldr	r0, [r7, #4]
 8005dfc:	f7fc fca4 	bl	8002748 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	2202      	movs	r2, #2
 8005e04:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	681b      	ldr	r3, [r3, #0]
 8005e0c:	681a      	ldr	r2, [r3, #0]
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	681b      	ldr	r3, [r3, #0]
 8005e12:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005e16:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	68db      	ldr	r3, [r3, #12]
 8005e1c:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8005e20:	d902      	bls.n	8005e28 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8005e22:	2300      	movs	r3, #0
 8005e24:	60fb      	str	r3, [r7, #12]
 8005e26:	e002      	b.n	8005e2e <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8005e28:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8005e2c:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8005e2e:	687b      	ldr	r3, [r7, #4]
 8005e30:	68db      	ldr	r3, [r3, #12]
 8005e32:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 8005e36:	d007      	beq.n	8005e48 <HAL_SPI_Init+0xa0>
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	68db      	ldr	r3, [r3, #12]
 8005e3c:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8005e40:	d002      	beq.n	8005e48 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	2200      	movs	r2, #0
 8005e46:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	685b      	ldr	r3, [r3, #4]
 8005e4c:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8005e50:	687b      	ldr	r3, [r7, #4]
 8005e52:	689b      	ldr	r3, [r3, #8]
 8005e54:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8005e58:	431a      	orrs	r2, r3
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	691b      	ldr	r3, [r3, #16]
 8005e5e:	f003 0302 	and.w	r3, r3, #2
 8005e62:	431a      	orrs	r2, r3
 8005e64:	687b      	ldr	r3, [r7, #4]
 8005e66:	695b      	ldr	r3, [r3, #20]
 8005e68:	f003 0301 	and.w	r3, r3, #1
 8005e6c:	431a      	orrs	r2, r3
 8005e6e:	687b      	ldr	r3, [r7, #4]
 8005e70:	699b      	ldr	r3, [r3, #24]
 8005e72:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005e76:	431a      	orrs	r2, r3
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	69db      	ldr	r3, [r3, #28]
 8005e7c:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8005e80:	431a      	orrs	r2, r3
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	6a1b      	ldr	r3, [r3, #32]
 8005e86:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005e8a:	ea42 0103 	orr.w	r1, r2, r3
 8005e8e:	687b      	ldr	r3, [r7, #4]
 8005e90:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005e92:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8005e96:	687b      	ldr	r3, [r7, #4]
 8005e98:	681b      	ldr	r3, [r3, #0]
 8005e9a:	430a      	orrs	r2, r1
 8005e9c:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8005e9e:	687b      	ldr	r3, [r7, #4]
 8005ea0:	699b      	ldr	r3, [r3, #24]
 8005ea2:	0c1b      	lsrs	r3, r3, #16
 8005ea4:	f003 0204 	and.w	r2, r3, #4
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005eac:	f003 0310 	and.w	r3, r3, #16
 8005eb0:	431a      	orrs	r2, r3
 8005eb2:	687b      	ldr	r3, [r7, #4]
 8005eb4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005eb6:	f003 0308 	and.w	r3, r3, #8
 8005eba:	431a      	orrs	r2, r3
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	68db      	ldr	r3, [r3, #12]
 8005ec0:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8005ec4:	ea42 0103 	orr.w	r1, r2, r3
 8005ec8:	68fb      	ldr	r3, [r7, #12]
 8005eca:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 8005ece:	687b      	ldr	r3, [r7, #4]
 8005ed0:	681b      	ldr	r3, [r3, #0]
 8005ed2:	430a      	orrs	r2, r1
 8005ed4:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8005ed6:	687b      	ldr	r3, [r7, #4]
 8005ed8:	681b      	ldr	r3, [r3, #0]
 8005eda:	69da      	ldr	r2, [r3, #28]
 8005edc:	687b      	ldr	r3, [r7, #4]
 8005ede:	681b      	ldr	r3, [r3, #0]
 8005ee0:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005ee4:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005ee6:	687b      	ldr	r3, [r7, #4]
 8005ee8:	2200      	movs	r2, #0
 8005eea:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	2201      	movs	r2, #1
 8005ef0:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 8005ef4:	2300      	movs	r3, #0
}
 8005ef6:	4618      	mov	r0, r3
 8005ef8:	3710      	adds	r7, #16
 8005efa:	46bd      	mov	sp, r7
 8005efc:	bd80      	pop	{r7, pc}

08005efe <HAL_SRAM_Init>:
  * @param  ExtTiming Pointer to SRAM extended mode timing structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SRAM_Init(SRAM_HandleTypeDef *hsram, FMC_NORSRAM_TimingTypeDef *Timing,
                                FMC_NORSRAM_TimingTypeDef *ExtTiming)
{
 8005efe:	b580      	push	{r7, lr}
 8005f00:	b084      	sub	sp, #16
 8005f02:	af00      	add	r7, sp, #0
 8005f04:	60f8      	str	r0, [r7, #12]
 8005f06:	60b9      	str	r1, [r7, #8]
 8005f08:	607a      	str	r2, [r7, #4]
  /* Check the SRAM handle parameter */
  if (hsram == NULL)
 8005f0a:	68fb      	ldr	r3, [r7, #12]
 8005f0c:	2b00      	cmp	r3, #0
 8005f0e:	d101      	bne.n	8005f14 <HAL_SRAM_Init+0x16>
  {
    return HAL_ERROR;
 8005f10:	2301      	movs	r3, #1
 8005f12:	e038      	b.n	8005f86 <HAL_SRAM_Init+0x88>
  }

  if (hsram->State == HAL_SRAM_STATE_RESET)
 8005f14:	68fb      	ldr	r3, [r7, #12]
 8005f16:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005f1a:	b2db      	uxtb	r3, r3
 8005f1c:	2b00      	cmp	r3, #0
 8005f1e:	d106      	bne.n	8005f2e <HAL_SRAM_Init+0x30>
  {
    /* Allocate lock resource and initialize it */
    hsram->Lock = HAL_UNLOCKED;
 8005f20:	68fb      	ldr	r3, [r7, #12]
 8005f22:	2200      	movs	r2, #0
 8005f24:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware */
    hsram->MspInitCallback(hsram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SRAM_MspInit(hsram);
 8005f28:	68f8      	ldr	r0, [r7, #12]
 8005f2a:	f7fc fccd 	bl	80028c8 <HAL_SRAM_MspInit>
#endif /* USE_HAL_SRAM_REGISTER_CALLBACKS */
  }

  /* Initialize SRAM control Interface */
  (void)FMC_NORSRAM_Init(hsram->Instance, &(hsram->Init));
 8005f2e:	68fb      	ldr	r3, [r7, #12]
 8005f30:	681a      	ldr	r2, [r3, #0]
 8005f32:	68fb      	ldr	r3, [r7, #12]
 8005f34:	3308      	adds	r3, #8
 8005f36:	4619      	mov	r1, r3
 8005f38:	4610      	mov	r0, r2
 8005f3a:	f000 fbdf 	bl	80066fc <FMC_NORSRAM_Init>

  /* Initialize SRAM timing Interface */
  (void)FMC_NORSRAM_Timing_Init(hsram->Instance, Timing, hsram->Init.NSBank);
 8005f3e:	68fb      	ldr	r3, [r7, #12]
 8005f40:	6818      	ldr	r0, [r3, #0]
 8005f42:	68fb      	ldr	r3, [r7, #12]
 8005f44:	689b      	ldr	r3, [r3, #8]
 8005f46:	461a      	mov	r2, r3
 8005f48:	68b9      	ldr	r1, [r7, #8]
 8005f4a:	f000 fca7 	bl	800689c <FMC_NORSRAM_Timing_Init>

  /* Initialize SRAM extended mode timing Interface */
  (void)FMC_NORSRAM_Extended_Timing_Init(hsram->Extended, ExtTiming, hsram->Init.NSBank,
 8005f4e:	68fb      	ldr	r3, [r7, #12]
 8005f50:	6858      	ldr	r0, [r3, #4]
 8005f52:	68fb      	ldr	r3, [r7, #12]
 8005f54:	689a      	ldr	r2, [r3, #8]
 8005f56:	68fb      	ldr	r3, [r7, #12]
 8005f58:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005f5a:	6879      	ldr	r1, [r7, #4]
 8005f5c:	f000 fcf0 	bl	8006940 <FMC_NORSRAM_Extended_Timing_Init>
                                         hsram->Init.ExtendedMode);

  /* Enable the NORSRAM device */
  __FMC_NORSRAM_ENABLE(hsram->Instance, hsram->Init.NSBank);
 8005f60:	68fb      	ldr	r3, [r7, #12]
 8005f62:	681b      	ldr	r3, [r3, #0]
 8005f64:	68fa      	ldr	r2, [r7, #12]
 8005f66:	6892      	ldr	r2, [r2, #8]
 8005f68:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8005f6c:	68fb      	ldr	r3, [r7, #12]
 8005f6e:	681b      	ldr	r3, [r3, #0]
 8005f70:	68fa      	ldr	r2, [r7, #12]
 8005f72:	6892      	ldr	r2, [r2, #8]
 8005f74:	f041 0101 	orr.w	r1, r1, #1
 8005f78:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

  /* Initialize the SRAM controller state */
  hsram->State = HAL_SRAM_STATE_READY;
 8005f7c:	68fb      	ldr	r3, [r7, #12]
 8005f7e:	2201      	movs	r2, #1
 8005f80:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8005f84:	2300      	movs	r3, #0
}
 8005f86:	4618      	mov	r0, r3
 8005f88:	3710      	adds	r7, #16
 8005f8a:	46bd      	mov	sp, r7
 8005f8c:	bd80      	pop	{r7, pc}

08005f8e <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005f8e:	b580      	push	{r7, lr}
 8005f90:	b082      	sub	sp, #8
 8005f92:	af00      	add	r7, sp, #0
 8005f94:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005f96:	687b      	ldr	r3, [r7, #4]
 8005f98:	2b00      	cmp	r3, #0
 8005f9a:	d101      	bne.n	8005fa0 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005f9c:	2301      	movs	r3, #1
 8005f9e:	e049      	b.n	8006034 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005fa0:	687b      	ldr	r3, [r7, #4]
 8005fa2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005fa6:	b2db      	uxtb	r3, r3
 8005fa8:	2b00      	cmp	r3, #0
 8005faa:	d106      	bne.n	8005fba <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	2200      	movs	r2, #0
 8005fb0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005fb4:	6878      	ldr	r0, [r7, #4]
 8005fb6:	f7fc fc0b 	bl	80027d0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	2202      	movs	r2, #2
 8005fbe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	681a      	ldr	r2, [r3, #0]
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	3304      	adds	r3, #4
 8005fca:	4619      	mov	r1, r3
 8005fcc:	4610      	mov	r0, r2
 8005fce:	f000 f9bb 	bl	8006348 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005fd2:	687b      	ldr	r3, [r7, #4]
 8005fd4:	2201      	movs	r2, #1
 8005fd6:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005fda:	687b      	ldr	r3, [r7, #4]
 8005fdc:	2201      	movs	r2, #1
 8005fde:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005fe2:	687b      	ldr	r3, [r7, #4]
 8005fe4:	2201      	movs	r2, #1
 8005fe6:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005fea:	687b      	ldr	r3, [r7, #4]
 8005fec:	2201      	movs	r2, #1
 8005fee:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005ff2:	687b      	ldr	r3, [r7, #4]
 8005ff4:	2201      	movs	r2, #1
 8005ff6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	2201      	movs	r2, #1
 8005ffe:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006002:	687b      	ldr	r3, [r7, #4]
 8006004:	2201      	movs	r2, #1
 8006006:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800600a:	687b      	ldr	r3, [r7, #4]
 800600c:	2201      	movs	r2, #1
 800600e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006012:	687b      	ldr	r3, [r7, #4]
 8006014:	2201      	movs	r2, #1
 8006016:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800601a:	687b      	ldr	r3, [r7, #4]
 800601c:	2201      	movs	r2, #1
 800601e:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	2201      	movs	r2, #1
 8006026:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800602a:	687b      	ldr	r3, [r7, #4]
 800602c:	2201      	movs	r2, #1
 800602e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006032:	2300      	movs	r3, #0
}
 8006034:	4618      	mov	r0, r3
 8006036:	3708      	adds	r7, #8
 8006038:	46bd      	mov	sp, r7
 800603a:	bd80      	pop	{r7, pc}

0800603c <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 800603c:	b480      	push	{r7}
 800603e:	b085      	sub	sp, #20
 8006040:	af00      	add	r7, sp, #0
 8006042:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006044:	687b      	ldr	r3, [r7, #4]
 8006046:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800604a:	b2db      	uxtb	r3, r3
 800604c:	2b01      	cmp	r3, #1
 800604e:	d001      	beq.n	8006054 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8006050:	2301      	movs	r3, #1
 8006052:	e04c      	b.n	80060ee <HAL_TIM_Base_Start+0xb2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006054:	687b      	ldr	r3, [r7, #4]
 8006056:	2202      	movs	r2, #2
 8006058:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800605c:	687b      	ldr	r3, [r7, #4]
 800605e:	681b      	ldr	r3, [r3, #0]
 8006060:	4a26      	ldr	r2, [pc, #152]	; (80060fc <HAL_TIM_Base_Start+0xc0>)
 8006062:	4293      	cmp	r3, r2
 8006064:	d022      	beq.n	80060ac <HAL_TIM_Base_Start+0x70>
 8006066:	687b      	ldr	r3, [r7, #4]
 8006068:	681b      	ldr	r3, [r3, #0]
 800606a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800606e:	d01d      	beq.n	80060ac <HAL_TIM_Base_Start+0x70>
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	681b      	ldr	r3, [r3, #0]
 8006074:	4a22      	ldr	r2, [pc, #136]	; (8006100 <HAL_TIM_Base_Start+0xc4>)
 8006076:	4293      	cmp	r3, r2
 8006078:	d018      	beq.n	80060ac <HAL_TIM_Base_Start+0x70>
 800607a:	687b      	ldr	r3, [r7, #4]
 800607c:	681b      	ldr	r3, [r3, #0]
 800607e:	4a21      	ldr	r2, [pc, #132]	; (8006104 <HAL_TIM_Base_Start+0xc8>)
 8006080:	4293      	cmp	r3, r2
 8006082:	d013      	beq.n	80060ac <HAL_TIM_Base_Start+0x70>
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	681b      	ldr	r3, [r3, #0]
 8006088:	4a1f      	ldr	r2, [pc, #124]	; (8006108 <HAL_TIM_Base_Start+0xcc>)
 800608a:	4293      	cmp	r3, r2
 800608c:	d00e      	beq.n	80060ac <HAL_TIM_Base_Start+0x70>
 800608e:	687b      	ldr	r3, [r7, #4]
 8006090:	681b      	ldr	r3, [r3, #0]
 8006092:	4a1e      	ldr	r2, [pc, #120]	; (800610c <HAL_TIM_Base_Start+0xd0>)
 8006094:	4293      	cmp	r3, r2
 8006096:	d009      	beq.n	80060ac <HAL_TIM_Base_Start+0x70>
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	681b      	ldr	r3, [r3, #0]
 800609c:	4a1c      	ldr	r2, [pc, #112]	; (8006110 <HAL_TIM_Base_Start+0xd4>)
 800609e:	4293      	cmp	r3, r2
 80060a0:	d004      	beq.n	80060ac <HAL_TIM_Base_Start+0x70>
 80060a2:	687b      	ldr	r3, [r7, #4]
 80060a4:	681b      	ldr	r3, [r3, #0]
 80060a6:	4a1b      	ldr	r2, [pc, #108]	; (8006114 <HAL_TIM_Base_Start+0xd8>)
 80060a8:	4293      	cmp	r3, r2
 80060aa:	d115      	bne.n	80060d8 <HAL_TIM_Base_Start+0x9c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	681b      	ldr	r3, [r3, #0]
 80060b0:	689a      	ldr	r2, [r3, #8]
 80060b2:	4b19      	ldr	r3, [pc, #100]	; (8006118 <HAL_TIM_Base_Start+0xdc>)
 80060b4:	4013      	ands	r3, r2
 80060b6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80060b8:	68fb      	ldr	r3, [r7, #12]
 80060ba:	2b06      	cmp	r3, #6
 80060bc:	d015      	beq.n	80060ea <HAL_TIM_Base_Start+0xae>
 80060be:	68fb      	ldr	r3, [r7, #12]
 80060c0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80060c4:	d011      	beq.n	80060ea <HAL_TIM_Base_Start+0xae>
    {
      __HAL_TIM_ENABLE(htim);
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	681b      	ldr	r3, [r3, #0]
 80060ca:	681a      	ldr	r2, [r3, #0]
 80060cc:	687b      	ldr	r3, [r7, #4]
 80060ce:	681b      	ldr	r3, [r3, #0]
 80060d0:	f042 0201 	orr.w	r2, r2, #1
 80060d4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80060d6:	e008      	b.n	80060ea <HAL_TIM_Base_Start+0xae>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	681b      	ldr	r3, [r3, #0]
 80060dc:	681a      	ldr	r2, [r3, #0]
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	681b      	ldr	r3, [r3, #0]
 80060e2:	f042 0201 	orr.w	r2, r2, #1
 80060e6:	601a      	str	r2, [r3, #0]
 80060e8:	e000      	b.n	80060ec <HAL_TIM_Base_Start+0xb0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80060ea:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80060ec:	2300      	movs	r3, #0
}
 80060ee:	4618      	mov	r0, r3
 80060f0:	3714      	adds	r7, #20
 80060f2:	46bd      	mov	sp, r7
 80060f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060f8:	4770      	bx	lr
 80060fa:	bf00      	nop
 80060fc:	40012c00 	.word	0x40012c00
 8006100:	40000400 	.word	0x40000400
 8006104:	40000800 	.word	0x40000800
 8006108:	40000c00 	.word	0x40000c00
 800610c:	40013400 	.word	0x40013400
 8006110:	40014000 	.word	0x40014000
 8006114:	40015000 	.word	0x40015000
 8006118:	00010007 	.word	0x00010007

0800611c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800611c:	b580      	push	{r7, lr}
 800611e:	b084      	sub	sp, #16
 8006120:	af00      	add	r7, sp, #0
 8006122:	6078      	str	r0, [r7, #4]
 8006124:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006126:	2300      	movs	r3, #0
 8006128:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006130:	2b01      	cmp	r3, #1
 8006132:	d101      	bne.n	8006138 <HAL_TIM_ConfigClockSource+0x1c>
 8006134:	2302      	movs	r3, #2
 8006136:	e0f6      	b.n	8006326 <HAL_TIM_ConfigClockSource+0x20a>
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	2201      	movs	r2, #1
 800613c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	2202      	movs	r2, #2
 8006144:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	681b      	ldr	r3, [r3, #0]
 800614c:	689b      	ldr	r3, [r3, #8]
 800614e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8006150:	68bb      	ldr	r3, [r7, #8]
 8006152:	f423 1344 	bic.w	r3, r3, #3211264	; 0x310000
 8006156:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800615a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800615c:	68bb      	ldr	r3, [r7, #8]
 800615e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8006162:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8006164:	687b      	ldr	r3, [r7, #4]
 8006166:	681b      	ldr	r3, [r3, #0]
 8006168:	68ba      	ldr	r2, [r7, #8]
 800616a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800616c:	683b      	ldr	r3, [r7, #0]
 800616e:	681b      	ldr	r3, [r3, #0]
 8006170:	4a6f      	ldr	r2, [pc, #444]	; (8006330 <HAL_TIM_ConfigClockSource+0x214>)
 8006172:	4293      	cmp	r3, r2
 8006174:	f000 80c1 	beq.w	80062fa <HAL_TIM_ConfigClockSource+0x1de>
 8006178:	4a6d      	ldr	r2, [pc, #436]	; (8006330 <HAL_TIM_ConfigClockSource+0x214>)
 800617a:	4293      	cmp	r3, r2
 800617c:	f200 80c6 	bhi.w	800630c <HAL_TIM_ConfigClockSource+0x1f0>
 8006180:	4a6c      	ldr	r2, [pc, #432]	; (8006334 <HAL_TIM_ConfigClockSource+0x218>)
 8006182:	4293      	cmp	r3, r2
 8006184:	f000 80b9 	beq.w	80062fa <HAL_TIM_ConfigClockSource+0x1de>
 8006188:	4a6a      	ldr	r2, [pc, #424]	; (8006334 <HAL_TIM_ConfigClockSource+0x218>)
 800618a:	4293      	cmp	r3, r2
 800618c:	f200 80be 	bhi.w	800630c <HAL_TIM_ConfigClockSource+0x1f0>
 8006190:	4a69      	ldr	r2, [pc, #420]	; (8006338 <HAL_TIM_ConfigClockSource+0x21c>)
 8006192:	4293      	cmp	r3, r2
 8006194:	f000 80b1 	beq.w	80062fa <HAL_TIM_ConfigClockSource+0x1de>
 8006198:	4a67      	ldr	r2, [pc, #412]	; (8006338 <HAL_TIM_ConfigClockSource+0x21c>)
 800619a:	4293      	cmp	r3, r2
 800619c:	f200 80b6 	bhi.w	800630c <HAL_TIM_ConfigClockSource+0x1f0>
 80061a0:	4a66      	ldr	r2, [pc, #408]	; (800633c <HAL_TIM_ConfigClockSource+0x220>)
 80061a2:	4293      	cmp	r3, r2
 80061a4:	f000 80a9 	beq.w	80062fa <HAL_TIM_ConfigClockSource+0x1de>
 80061a8:	4a64      	ldr	r2, [pc, #400]	; (800633c <HAL_TIM_ConfigClockSource+0x220>)
 80061aa:	4293      	cmp	r3, r2
 80061ac:	f200 80ae 	bhi.w	800630c <HAL_TIM_ConfigClockSource+0x1f0>
 80061b0:	4a63      	ldr	r2, [pc, #396]	; (8006340 <HAL_TIM_ConfigClockSource+0x224>)
 80061b2:	4293      	cmp	r3, r2
 80061b4:	f000 80a1 	beq.w	80062fa <HAL_TIM_ConfigClockSource+0x1de>
 80061b8:	4a61      	ldr	r2, [pc, #388]	; (8006340 <HAL_TIM_ConfigClockSource+0x224>)
 80061ba:	4293      	cmp	r3, r2
 80061bc:	f200 80a6 	bhi.w	800630c <HAL_TIM_ConfigClockSource+0x1f0>
 80061c0:	4a60      	ldr	r2, [pc, #384]	; (8006344 <HAL_TIM_ConfigClockSource+0x228>)
 80061c2:	4293      	cmp	r3, r2
 80061c4:	f000 8099 	beq.w	80062fa <HAL_TIM_ConfigClockSource+0x1de>
 80061c8:	4a5e      	ldr	r2, [pc, #376]	; (8006344 <HAL_TIM_ConfigClockSource+0x228>)
 80061ca:	4293      	cmp	r3, r2
 80061cc:	f200 809e 	bhi.w	800630c <HAL_TIM_ConfigClockSource+0x1f0>
 80061d0:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 80061d4:	f000 8091 	beq.w	80062fa <HAL_TIM_ConfigClockSource+0x1de>
 80061d8:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 80061dc:	f200 8096 	bhi.w	800630c <HAL_TIM_ConfigClockSource+0x1f0>
 80061e0:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80061e4:	f000 8089 	beq.w	80062fa <HAL_TIM_ConfigClockSource+0x1de>
 80061e8:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80061ec:	f200 808e 	bhi.w	800630c <HAL_TIM_ConfigClockSource+0x1f0>
 80061f0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80061f4:	d03e      	beq.n	8006274 <HAL_TIM_ConfigClockSource+0x158>
 80061f6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80061fa:	f200 8087 	bhi.w	800630c <HAL_TIM_ConfigClockSource+0x1f0>
 80061fe:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006202:	f000 8086 	beq.w	8006312 <HAL_TIM_ConfigClockSource+0x1f6>
 8006206:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800620a:	d87f      	bhi.n	800630c <HAL_TIM_ConfigClockSource+0x1f0>
 800620c:	2b70      	cmp	r3, #112	; 0x70
 800620e:	d01a      	beq.n	8006246 <HAL_TIM_ConfigClockSource+0x12a>
 8006210:	2b70      	cmp	r3, #112	; 0x70
 8006212:	d87b      	bhi.n	800630c <HAL_TIM_ConfigClockSource+0x1f0>
 8006214:	2b60      	cmp	r3, #96	; 0x60
 8006216:	d050      	beq.n	80062ba <HAL_TIM_ConfigClockSource+0x19e>
 8006218:	2b60      	cmp	r3, #96	; 0x60
 800621a:	d877      	bhi.n	800630c <HAL_TIM_ConfigClockSource+0x1f0>
 800621c:	2b50      	cmp	r3, #80	; 0x50
 800621e:	d03c      	beq.n	800629a <HAL_TIM_ConfigClockSource+0x17e>
 8006220:	2b50      	cmp	r3, #80	; 0x50
 8006222:	d873      	bhi.n	800630c <HAL_TIM_ConfigClockSource+0x1f0>
 8006224:	2b40      	cmp	r3, #64	; 0x40
 8006226:	d058      	beq.n	80062da <HAL_TIM_ConfigClockSource+0x1be>
 8006228:	2b40      	cmp	r3, #64	; 0x40
 800622a:	d86f      	bhi.n	800630c <HAL_TIM_ConfigClockSource+0x1f0>
 800622c:	2b30      	cmp	r3, #48	; 0x30
 800622e:	d064      	beq.n	80062fa <HAL_TIM_ConfigClockSource+0x1de>
 8006230:	2b30      	cmp	r3, #48	; 0x30
 8006232:	d86b      	bhi.n	800630c <HAL_TIM_ConfigClockSource+0x1f0>
 8006234:	2b20      	cmp	r3, #32
 8006236:	d060      	beq.n	80062fa <HAL_TIM_ConfigClockSource+0x1de>
 8006238:	2b20      	cmp	r3, #32
 800623a:	d867      	bhi.n	800630c <HAL_TIM_ConfigClockSource+0x1f0>
 800623c:	2b00      	cmp	r3, #0
 800623e:	d05c      	beq.n	80062fa <HAL_TIM_ConfigClockSource+0x1de>
 8006240:	2b10      	cmp	r3, #16
 8006242:	d05a      	beq.n	80062fa <HAL_TIM_ConfigClockSource+0x1de>
 8006244:	e062      	b.n	800630c <HAL_TIM_ConfigClockSource+0x1f0>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006246:	687b      	ldr	r3, [r7, #4]
 8006248:	6818      	ldr	r0, [r3, #0]
 800624a:	683b      	ldr	r3, [r7, #0]
 800624c:	6899      	ldr	r1, [r3, #8]
 800624e:	683b      	ldr	r3, [r7, #0]
 8006250:	685a      	ldr	r2, [r3, #4]
 8006252:	683b      	ldr	r3, [r7, #0]
 8006254:	68db      	ldr	r3, [r3, #12]
 8006256:	f000 f99b 	bl	8006590 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800625a:	687b      	ldr	r3, [r7, #4]
 800625c:	681b      	ldr	r3, [r3, #0]
 800625e:	689b      	ldr	r3, [r3, #8]
 8006260:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8006262:	68bb      	ldr	r3, [r7, #8]
 8006264:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8006268:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800626a:	687b      	ldr	r3, [r7, #4]
 800626c:	681b      	ldr	r3, [r3, #0]
 800626e:	68ba      	ldr	r2, [r7, #8]
 8006270:	609a      	str	r2, [r3, #8]
      break;
 8006272:	e04f      	b.n	8006314 <HAL_TIM_ConfigClockSource+0x1f8>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	6818      	ldr	r0, [r3, #0]
 8006278:	683b      	ldr	r3, [r7, #0]
 800627a:	6899      	ldr	r1, [r3, #8]
 800627c:	683b      	ldr	r3, [r7, #0]
 800627e:	685a      	ldr	r2, [r3, #4]
 8006280:	683b      	ldr	r3, [r7, #0]
 8006282:	68db      	ldr	r3, [r3, #12]
 8006284:	f000 f984 	bl	8006590 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	681b      	ldr	r3, [r3, #0]
 800628c:	689a      	ldr	r2, [r3, #8]
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	681b      	ldr	r3, [r3, #0]
 8006292:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8006296:	609a      	str	r2, [r3, #8]
      break;
 8006298:	e03c      	b.n	8006314 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800629a:	687b      	ldr	r3, [r7, #4]
 800629c:	6818      	ldr	r0, [r3, #0]
 800629e:	683b      	ldr	r3, [r7, #0]
 80062a0:	6859      	ldr	r1, [r3, #4]
 80062a2:	683b      	ldr	r3, [r7, #0]
 80062a4:	68db      	ldr	r3, [r3, #12]
 80062a6:	461a      	mov	r2, r3
 80062a8:	f000 f8f6 	bl	8006498 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	681b      	ldr	r3, [r3, #0]
 80062b0:	2150      	movs	r1, #80	; 0x50
 80062b2:	4618      	mov	r0, r3
 80062b4:	f000 f94f 	bl	8006556 <TIM_ITRx_SetConfig>
      break;
 80062b8:	e02c      	b.n	8006314 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80062ba:	687b      	ldr	r3, [r7, #4]
 80062bc:	6818      	ldr	r0, [r3, #0]
 80062be:	683b      	ldr	r3, [r7, #0]
 80062c0:	6859      	ldr	r1, [r3, #4]
 80062c2:	683b      	ldr	r3, [r7, #0]
 80062c4:	68db      	ldr	r3, [r3, #12]
 80062c6:	461a      	mov	r2, r3
 80062c8:	f000 f915 	bl	80064f6 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80062cc:	687b      	ldr	r3, [r7, #4]
 80062ce:	681b      	ldr	r3, [r3, #0]
 80062d0:	2160      	movs	r1, #96	; 0x60
 80062d2:	4618      	mov	r0, r3
 80062d4:	f000 f93f 	bl	8006556 <TIM_ITRx_SetConfig>
      break;
 80062d8:	e01c      	b.n	8006314 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80062da:	687b      	ldr	r3, [r7, #4]
 80062dc:	6818      	ldr	r0, [r3, #0]
 80062de:	683b      	ldr	r3, [r7, #0]
 80062e0:	6859      	ldr	r1, [r3, #4]
 80062e2:	683b      	ldr	r3, [r7, #0]
 80062e4:	68db      	ldr	r3, [r3, #12]
 80062e6:	461a      	mov	r2, r3
 80062e8:	f000 f8d6 	bl	8006498 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	681b      	ldr	r3, [r3, #0]
 80062f0:	2140      	movs	r1, #64	; 0x40
 80062f2:	4618      	mov	r0, r3
 80062f4:	f000 f92f 	bl	8006556 <TIM_ITRx_SetConfig>
      break;
 80062f8:	e00c      	b.n	8006314 <HAL_TIM_ConfigClockSource+0x1f8>
    case TIM_CLOCKSOURCE_ITR11:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_INSTANCE((htim->Instance), sClockSourceConfig->ClockSource));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80062fa:	687b      	ldr	r3, [r7, #4]
 80062fc:	681a      	ldr	r2, [r3, #0]
 80062fe:	683b      	ldr	r3, [r7, #0]
 8006300:	681b      	ldr	r3, [r3, #0]
 8006302:	4619      	mov	r1, r3
 8006304:	4610      	mov	r0, r2
 8006306:	f000 f926 	bl	8006556 <TIM_ITRx_SetConfig>
      break;
 800630a:	e003      	b.n	8006314 <HAL_TIM_ConfigClockSource+0x1f8>
    }

    default:
      status = HAL_ERROR;
 800630c:	2301      	movs	r3, #1
 800630e:	73fb      	strb	r3, [r7, #15]
      break;
 8006310:	e000      	b.n	8006314 <HAL_TIM_ConfigClockSource+0x1f8>
      break;
 8006312:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	2201      	movs	r2, #1
 8006318:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800631c:	687b      	ldr	r3, [r7, #4]
 800631e:	2200      	movs	r2, #0
 8006320:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8006324:	7bfb      	ldrb	r3, [r7, #15]
}
 8006326:	4618      	mov	r0, r3
 8006328:	3710      	adds	r7, #16
 800632a:	46bd      	mov	sp, r7
 800632c:	bd80      	pop	{r7, pc}
 800632e:	bf00      	nop
 8006330:	00100070 	.word	0x00100070
 8006334:	00100060 	.word	0x00100060
 8006338:	00100050 	.word	0x00100050
 800633c:	00100040 	.word	0x00100040
 8006340:	00100030 	.word	0x00100030
 8006344:	00100020 	.word	0x00100020

08006348 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8006348:	b480      	push	{r7}
 800634a:	b085      	sub	sp, #20
 800634c:	af00      	add	r7, sp, #0
 800634e:	6078      	str	r0, [r7, #4]
 8006350:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	681b      	ldr	r3, [r3, #0]
 8006356:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006358:	687b      	ldr	r3, [r7, #4]
 800635a:	4a46      	ldr	r2, [pc, #280]	; (8006474 <TIM_Base_SetConfig+0x12c>)
 800635c:	4293      	cmp	r3, r2
 800635e:	d017      	beq.n	8006390 <TIM_Base_SetConfig+0x48>
 8006360:	687b      	ldr	r3, [r7, #4]
 8006362:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006366:	d013      	beq.n	8006390 <TIM_Base_SetConfig+0x48>
 8006368:	687b      	ldr	r3, [r7, #4]
 800636a:	4a43      	ldr	r2, [pc, #268]	; (8006478 <TIM_Base_SetConfig+0x130>)
 800636c:	4293      	cmp	r3, r2
 800636e:	d00f      	beq.n	8006390 <TIM_Base_SetConfig+0x48>
 8006370:	687b      	ldr	r3, [r7, #4]
 8006372:	4a42      	ldr	r2, [pc, #264]	; (800647c <TIM_Base_SetConfig+0x134>)
 8006374:	4293      	cmp	r3, r2
 8006376:	d00b      	beq.n	8006390 <TIM_Base_SetConfig+0x48>
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	4a41      	ldr	r2, [pc, #260]	; (8006480 <TIM_Base_SetConfig+0x138>)
 800637c:	4293      	cmp	r3, r2
 800637e:	d007      	beq.n	8006390 <TIM_Base_SetConfig+0x48>
 8006380:	687b      	ldr	r3, [r7, #4]
 8006382:	4a40      	ldr	r2, [pc, #256]	; (8006484 <TIM_Base_SetConfig+0x13c>)
 8006384:	4293      	cmp	r3, r2
 8006386:	d003      	beq.n	8006390 <TIM_Base_SetConfig+0x48>
 8006388:	687b      	ldr	r3, [r7, #4]
 800638a:	4a3f      	ldr	r2, [pc, #252]	; (8006488 <TIM_Base_SetConfig+0x140>)
 800638c:	4293      	cmp	r3, r2
 800638e:	d108      	bne.n	80063a2 <TIM_Base_SetConfig+0x5a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006390:	68fb      	ldr	r3, [r7, #12]
 8006392:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006396:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006398:	683b      	ldr	r3, [r7, #0]
 800639a:	685b      	ldr	r3, [r3, #4]
 800639c:	68fa      	ldr	r2, [r7, #12]
 800639e:	4313      	orrs	r3, r2
 80063a0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80063a2:	687b      	ldr	r3, [r7, #4]
 80063a4:	4a33      	ldr	r2, [pc, #204]	; (8006474 <TIM_Base_SetConfig+0x12c>)
 80063a6:	4293      	cmp	r3, r2
 80063a8:	d023      	beq.n	80063f2 <TIM_Base_SetConfig+0xaa>
 80063aa:	687b      	ldr	r3, [r7, #4]
 80063ac:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80063b0:	d01f      	beq.n	80063f2 <TIM_Base_SetConfig+0xaa>
 80063b2:	687b      	ldr	r3, [r7, #4]
 80063b4:	4a30      	ldr	r2, [pc, #192]	; (8006478 <TIM_Base_SetConfig+0x130>)
 80063b6:	4293      	cmp	r3, r2
 80063b8:	d01b      	beq.n	80063f2 <TIM_Base_SetConfig+0xaa>
 80063ba:	687b      	ldr	r3, [r7, #4]
 80063bc:	4a2f      	ldr	r2, [pc, #188]	; (800647c <TIM_Base_SetConfig+0x134>)
 80063be:	4293      	cmp	r3, r2
 80063c0:	d017      	beq.n	80063f2 <TIM_Base_SetConfig+0xaa>
 80063c2:	687b      	ldr	r3, [r7, #4]
 80063c4:	4a2e      	ldr	r2, [pc, #184]	; (8006480 <TIM_Base_SetConfig+0x138>)
 80063c6:	4293      	cmp	r3, r2
 80063c8:	d013      	beq.n	80063f2 <TIM_Base_SetConfig+0xaa>
 80063ca:	687b      	ldr	r3, [r7, #4]
 80063cc:	4a2d      	ldr	r2, [pc, #180]	; (8006484 <TIM_Base_SetConfig+0x13c>)
 80063ce:	4293      	cmp	r3, r2
 80063d0:	d00f      	beq.n	80063f2 <TIM_Base_SetConfig+0xaa>
 80063d2:	687b      	ldr	r3, [r7, #4]
 80063d4:	4a2d      	ldr	r2, [pc, #180]	; (800648c <TIM_Base_SetConfig+0x144>)
 80063d6:	4293      	cmp	r3, r2
 80063d8:	d00b      	beq.n	80063f2 <TIM_Base_SetConfig+0xaa>
 80063da:	687b      	ldr	r3, [r7, #4]
 80063dc:	4a2c      	ldr	r2, [pc, #176]	; (8006490 <TIM_Base_SetConfig+0x148>)
 80063de:	4293      	cmp	r3, r2
 80063e0:	d007      	beq.n	80063f2 <TIM_Base_SetConfig+0xaa>
 80063e2:	687b      	ldr	r3, [r7, #4]
 80063e4:	4a2b      	ldr	r2, [pc, #172]	; (8006494 <TIM_Base_SetConfig+0x14c>)
 80063e6:	4293      	cmp	r3, r2
 80063e8:	d003      	beq.n	80063f2 <TIM_Base_SetConfig+0xaa>
 80063ea:	687b      	ldr	r3, [r7, #4]
 80063ec:	4a26      	ldr	r2, [pc, #152]	; (8006488 <TIM_Base_SetConfig+0x140>)
 80063ee:	4293      	cmp	r3, r2
 80063f0:	d108      	bne.n	8006404 <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80063f2:	68fb      	ldr	r3, [r7, #12]
 80063f4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80063f8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80063fa:	683b      	ldr	r3, [r7, #0]
 80063fc:	68db      	ldr	r3, [r3, #12]
 80063fe:	68fa      	ldr	r2, [r7, #12]
 8006400:	4313      	orrs	r3, r2
 8006402:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006404:	68fb      	ldr	r3, [r7, #12]
 8006406:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800640a:	683b      	ldr	r3, [r7, #0]
 800640c:	695b      	ldr	r3, [r3, #20]
 800640e:	4313      	orrs	r3, r2
 8006410:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006412:	687b      	ldr	r3, [r7, #4]
 8006414:	68fa      	ldr	r2, [r7, #12]
 8006416:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006418:	683b      	ldr	r3, [r7, #0]
 800641a:	689a      	ldr	r2, [r3, #8]
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006420:	683b      	ldr	r3, [r7, #0]
 8006422:	681a      	ldr	r2, [r3, #0]
 8006424:	687b      	ldr	r3, [r7, #4]
 8006426:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	4a12      	ldr	r2, [pc, #72]	; (8006474 <TIM_Base_SetConfig+0x12c>)
 800642c:	4293      	cmp	r3, r2
 800642e:	d013      	beq.n	8006458 <TIM_Base_SetConfig+0x110>
 8006430:	687b      	ldr	r3, [r7, #4]
 8006432:	4a14      	ldr	r2, [pc, #80]	; (8006484 <TIM_Base_SetConfig+0x13c>)
 8006434:	4293      	cmp	r3, r2
 8006436:	d00f      	beq.n	8006458 <TIM_Base_SetConfig+0x110>
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	4a14      	ldr	r2, [pc, #80]	; (800648c <TIM_Base_SetConfig+0x144>)
 800643c:	4293      	cmp	r3, r2
 800643e:	d00b      	beq.n	8006458 <TIM_Base_SetConfig+0x110>
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	4a13      	ldr	r2, [pc, #76]	; (8006490 <TIM_Base_SetConfig+0x148>)
 8006444:	4293      	cmp	r3, r2
 8006446:	d007      	beq.n	8006458 <TIM_Base_SetConfig+0x110>
 8006448:	687b      	ldr	r3, [r7, #4]
 800644a:	4a12      	ldr	r2, [pc, #72]	; (8006494 <TIM_Base_SetConfig+0x14c>)
 800644c:	4293      	cmp	r3, r2
 800644e:	d003      	beq.n	8006458 <TIM_Base_SetConfig+0x110>
 8006450:	687b      	ldr	r3, [r7, #4]
 8006452:	4a0d      	ldr	r2, [pc, #52]	; (8006488 <TIM_Base_SetConfig+0x140>)
 8006454:	4293      	cmp	r3, r2
 8006456:	d103      	bne.n	8006460 <TIM_Base_SetConfig+0x118>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006458:	683b      	ldr	r3, [r7, #0]
 800645a:	691a      	ldr	r2, [r3, #16]
 800645c:	687b      	ldr	r3, [r7, #4]
 800645e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006460:	687b      	ldr	r3, [r7, #4]
 8006462:	2201      	movs	r2, #1
 8006464:	615a      	str	r2, [r3, #20]
}
 8006466:	bf00      	nop
 8006468:	3714      	adds	r7, #20
 800646a:	46bd      	mov	sp, r7
 800646c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006470:	4770      	bx	lr
 8006472:	bf00      	nop
 8006474:	40012c00 	.word	0x40012c00
 8006478:	40000400 	.word	0x40000400
 800647c:	40000800 	.word	0x40000800
 8006480:	40000c00 	.word	0x40000c00
 8006484:	40013400 	.word	0x40013400
 8006488:	40015000 	.word	0x40015000
 800648c:	40014000 	.word	0x40014000
 8006490:	40014400 	.word	0x40014400
 8006494:	40014800 	.word	0x40014800

08006498 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006498:	b480      	push	{r7}
 800649a:	b087      	sub	sp, #28
 800649c:	af00      	add	r7, sp, #0
 800649e:	60f8      	str	r0, [r7, #12]
 80064a0:	60b9      	str	r1, [r7, #8]
 80064a2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80064a4:	68fb      	ldr	r3, [r7, #12]
 80064a6:	6a1b      	ldr	r3, [r3, #32]
 80064a8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80064aa:	68fb      	ldr	r3, [r7, #12]
 80064ac:	6a1b      	ldr	r3, [r3, #32]
 80064ae:	f023 0201 	bic.w	r2, r3, #1
 80064b2:	68fb      	ldr	r3, [r7, #12]
 80064b4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80064b6:	68fb      	ldr	r3, [r7, #12]
 80064b8:	699b      	ldr	r3, [r3, #24]
 80064ba:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80064bc:	693b      	ldr	r3, [r7, #16]
 80064be:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80064c2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80064c4:	687b      	ldr	r3, [r7, #4]
 80064c6:	011b      	lsls	r3, r3, #4
 80064c8:	693a      	ldr	r2, [r7, #16]
 80064ca:	4313      	orrs	r3, r2
 80064cc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80064ce:	697b      	ldr	r3, [r7, #20]
 80064d0:	f023 030a 	bic.w	r3, r3, #10
 80064d4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80064d6:	697a      	ldr	r2, [r7, #20]
 80064d8:	68bb      	ldr	r3, [r7, #8]
 80064da:	4313      	orrs	r3, r2
 80064dc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80064de:	68fb      	ldr	r3, [r7, #12]
 80064e0:	693a      	ldr	r2, [r7, #16]
 80064e2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80064e4:	68fb      	ldr	r3, [r7, #12]
 80064e6:	697a      	ldr	r2, [r7, #20]
 80064e8:	621a      	str	r2, [r3, #32]
}
 80064ea:	bf00      	nop
 80064ec:	371c      	adds	r7, #28
 80064ee:	46bd      	mov	sp, r7
 80064f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064f4:	4770      	bx	lr

080064f6 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80064f6:	b480      	push	{r7}
 80064f8:	b087      	sub	sp, #28
 80064fa:	af00      	add	r7, sp, #0
 80064fc:	60f8      	str	r0, [r7, #12]
 80064fe:	60b9      	str	r1, [r7, #8]
 8006500:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006502:	68fb      	ldr	r3, [r7, #12]
 8006504:	6a1b      	ldr	r3, [r3, #32]
 8006506:	f023 0210 	bic.w	r2, r3, #16
 800650a:	68fb      	ldr	r3, [r7, #12]
 800650c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800650e:	68fb      	ldr	r3, [r7, #12]
 8006510:	699b      	ldr	r3, [r3, #24]
 8006512:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8006514:	68fb      	ldr	r3, [r7, #12]
 8006516:	6a1b      	ldr	r3, [r3, #32]
 8006518:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800651a:	697b      	ldr	r3, [r7, #20]
 800651c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8006520:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006522:	687b      	ldr	r3, [r7, #4]
 8006524:	031b      	lsls	r3, r3, #12
 8006526:	697a      	ldr	r2, [r7, #20]
 8006528:	4313      	orrs	r3, r2
 800652a:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800652c:	693b      	ldr	r3, [r7, #16]
 800652e:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8006532:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006534:	68bb      	ldr	r3, [r7, #8]
 8006536:	011b      	lsls	r3, r3, #4
 8006538:	693a      	ldr	r2, [r7, #16]
 800653a:	4313      	orrs	r3, r2
 800653c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800653e:	68fb      	ldr	r3, [r7, #12]
 8006540:	697a      	ldr	r2, [r7, #20]
 8006542:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006544:	68fb      	ldr	r3, [r7, #12]
 8006546:	693a      	ldr	r2, [r7, #16]
 8006548:	621a      	str	r2, [r3, #32]
}
 800654a:	bf00      	nop
 800654c:	371c      	adds	r7, #28
 800654e:	46bd      	mov	sp, r7
 8006550:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006554:	4770      	bx	lr

08006556 <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006556:	b480      	push	{r7}
 8006558:	b085      	sub	sp, #20
 800655a:	af00      	add	r7, sp, #0
 800655c:	6078      	str	r0, [r7, #4]
 800655e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006560:	687b      	ldr	r3, [r7, #4]
 8006562:	689b      	ldr	r3, [r3, #8]
 8006564:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006566:	68fb      	ldr	r3, [r7, #12]
 8006568:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 800656c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006570:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006572:	683a      	ldr	r2, [r7, #0]
 8006574:	68fb      	ldr	r3, [r7, #12]
 8006576:	4313      	orrs	r3, r2
 8006578:	f043 0307 	orr.w	r3, r3, #7
 800657c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800657e:	687b      	ldr	r3, [r7, #4]
 8006580:	68fa      	ldr	r2, [r7, #12]
 8006582:	609a      	str	r2, [r3, #8]
}
 8006584:	bf00      	nop
 8006586:	3714      	adds	r7, #20
 8006588:	46bd      	mov	sp, r7
 800658a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800658e:	4770      	bx	lr

08006590 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006590:	b480      	push	{r7}
 8006592:	b087      	sub	sp, #28
 8006594:	af00      	add	r7, sp, #0
 8006596:	60f8      	str	r0, [r7, #12]
 8006598:	60b9      	str	r1, [r7, #8]
 800659a:	607a      	str	r2, [r7, #4]
 800659c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800659e:	68fb      	ldr	r3, [r7, #12]
 80065a0:	689b      	ldr	r3, [r3, #8]
 80065a2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80065a4:	697b      	ldr	r3, [r7, #20]
 80065a6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80065aa:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80065ac:	683b      	ldr	r3, [r7, #0]
 80065ae:	021a      	lsls	r2, r3, #8
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	431a      	orrs	r2, r3
 80065b4:	68bb      	ldr	r3, [r7, #8]
 80065b6:	4313      	orrs	r3, r2
 80065b8:	697a      	ldr	r2, [r7, #20]
 80065ba:	4313      	orrs	r3, r2
 80065bc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80065be:	68fb      	ldr	r3, [r7, #12]
 80065c0:	697a      	ldr	r2, [r7, #20]
 80065c2:	609a      	str	r2, [r3, #8]
}
 80065c4:	bf00      	nop
 80065c6:	371c      	adds	r7, #28
 80065c8:	46bd      	mov	sp, r7
 80065ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065ce:	4770      	bx	lr

080065d0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80065d0:	b480      	push	{r7}
 80065d2:	b085      	sub	sp, #20
 80065d4:	af00      	add	r7, sp, #0
 80065d6:	6078      	str	r0, [r7, #4]
 80065d8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80065da:	687b      	ldr	r3, [r7, #4]
 80065dc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80065e0:	2b01      	cmp	r3, #1
 80065e2:	d101      	bne.n	80065e8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80065e4:	2302      	movs	r3, #2
 80065e6:	e074      	b.n	80066d2 <HAL_TIMEx_MasterConfigSynchronization+0x102>
 80065e8:	687b      	ldr	r3, [r7, #4]
 80065ea:	2201      	movs	r2, #1
 80065ec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80065f0:	687b      	ldr	r3, [r7, #4]
 80065f2:	2202      	movs	r2, #2
 80065f4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80065f8:	687b      	ldr	r3, [r7, #4]
 80065fa:	681b      	ldr	r3, [r3, #0]
 80065fc:	685b      	ldr	r3, [r3, #4]
 80065fe:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006600:	687b      	ldr	r3, [r7, #4]
 8006602:	681b      	ldr	r3, [r3, #0]
 8006604:	689b      	ldr	r3, [r3, #8]
 8006606:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8006608:	687b      	ldr	r3, [r7, #4]
 800660a:	681b      	ldr	r3, [r3, #0]
 800660c:	4a34      	ldr	r2, [pc, #208]	; (80066e0 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800660e:	4293      	cmp	r3, r2
 8006610:	d009      	beq.n	8006626 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8006612:	687b      	ldr	r3, [r7, #4]
 8006614:	681b      	ldr	r3, [r3, #0]
 8006616:	4a33      	ldr	r2, [pc, #204]	; (80066e4 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8006618:	4293      	cmp	r3, r2
 800661a:	d004      	beq.n	8006626 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 800661c:	687b      	ldr	r3, [r7, #4]
 800661e:	681b      	ldr	r3, [r3, #0]
 8006620:	4a31      	ldr	r2, [pc, #196]	; (80066e8 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8006622:	4293      	cmp	r3, r2
 8006624:	d108      	bne.n	8006638 <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8006626:	68fb      	ldr	r3, [r7, #12]
 8006628:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800662c:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800662e:	683b      	ldr	r3, [r7, #0]
 8006630:	685b      	ldr	r3, [r3, #4]
 8006632:	68fa      	ldr	r2, [r7, #12]
 8006634:	4313      	orrs	r3, r2
 8006636:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006638:	68fb      	ldr	r3, [r7, #12]
 800663a:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 800663e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006642:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006644:	683b      	ldr	r3, [r7, #0]
 8006646:	681b      	ldr	r3, [r3, #0]
 8006648:	68fa      	ldr	r2, [r7, #12]
 800664a:	4313      	orrs	r3, r2
 800664c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800664e:	687b      	ldr	r3, [r7, #4]
 8006650:	681b      	ldr	r3, [r3, #0]
 8006652:	68fa      	ldr	r2, [r7, #12]
 8006654:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006656:	687b      	ldr	r3, [r7, #4]
 8006658:	681b      	ldr	r3, [r3, #0]
 800665a:	4a21      	ldr	r2, [pc, #132]	; (80066e0 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800665c:	4293      	cmp	r3, r2
 800665e:	d022      	beq.n	80066a6 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8006660:	687b      	ldr	r3, [r7, #4]
 8006662:	681b      	ldr	r3, [r3, #0]
 8006664:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006668:	d01d      	beq.n	80066a6 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800666a:	687b      	ldr	r3, [r7, #4]
 800666c:	681b      	ldr	r3, [r3, #0]
 800666e:	4a1f      	ldr	r2, [pc, #124]	; (80066ec <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 8006670:	4293      	cmp	r3, r2
 8006672:	d018      	beq.n	80066a6 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8006674:	687b      	ldr	r3, [r7, #4]
 8006676:	681b      	ldr	r3, [r3, #0]
 8006678:	4a1d      	ldr	r2, [pc, #116]	; (80066f0 <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 800667a:	4293      	cmp	r3, r2
 800667c:	d013      	beq.n	80066a6 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800667e:	687b      	ldr	r3, [r7, #4]
 8006680:	681b      	ldr	r3, [r3, #0]
 8006682:	4a1c      	ldr	r2, [pc, #112]	; (80066f4 <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 8006684:	4293      	cmp	r3, r2
 8006686:	d00e      	beq.n	80066a6 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8006688:	687b      	ldr	r3, [r7, #4]
 800668a:	681b      	ldr	r3, [r3, #0]
 800668c:	4a15      	ldr	r2, [pc, #84]	; (80066e4 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800668e:	4293      	cmp	r3, r2
 8006690:	d009      	beq.n	80066a6 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8006692:	687b      	ldr	r3, [r7, #4]
 8006694:	681b      	ldr	r3, [r3, #0]
 8006696:	4a18      	ldr	r2, [pc, #96]	; (80066f8 <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 8006698:	4293      	cmp	r3, r2
 800669a:	d004      	beq.n	80066a6 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	681b      	ldr	r3, [r3, #0]
 80066a0:	4a11      	ldr	r2, [pc, #68]	; (80066e8 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 80066a2:	4293      	cmp	r3, r2
 80066a4:	d10c      	bne.n	80066c0 <HAL_TIMEx_MasterConfigSynchronization+0xf0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80066a6:	68bb      	ldr	r3, [r7, #8]
 80066a8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80066ac:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80066ae:	683b      	ldr	r3, [r7, #0]
 80066b0:	689b      	ldr	r3, [r3, #8]
 80066b2:	68ba      	ldr	r2, [r7, #8]
 80066b4:	4313      	orrs	r3, r2
 80066b6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80066b8:	687b      	ldr	r3, [r7, #4]
 80066ba:	681b      	ldr	r3, [r3, #0]
 80066bc:	68ba      	ldr	r2, [r7, #8]
 80066be:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80066c0:	687b      	ldr	r3, [r7, #4]
 80066c2:	2201      	movs	r2, #1
 80066c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80066c8:	687b      	ldr	r3, [r7, #4]
 80066ca:	2200      	movs	r2, #0
 80066cc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80066d0:	2300      	movs	r3, #0
}
 80066d2:	4618      	mov	r0, r3
 80066d4:	3714      	adds	r7, #20
 80066d6:	46bd      	mov	sp, r7
 80066d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066dc:	4770      	bx	lr
 80066de:	bf00      	nop
 80066e0:	40012c00 	.word	0x40012c00
 80066e4:	40013400 	.word	0x40013400
 80066e8:	40015000 	.word	0x40015000
 80066ec:	40000400 	.word	0x40000400
 80066f0:	40000800 	.word	0x40000800
 80066f4:	40000c00 	.word	0x40000c00
 80066f8:	40014000 	.word	0x40014000

080066fc <FMC_NORSRAM_Init>:
  * @param  Init Pointer to NORSRAM Initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef  FMC_NORSRAM_Init(FMC_NORSRAM_TypeDef *Device,
                                    FMC_NORSRAM_InitTypeDef *Init)
{
 80066fc:	b480      	push	{r7}
 80066fe:	b087      	sub	sp, #28
 8006700:	af00      	add	r7, sp, #0
 8006702:	6078      	str	r0, [r7, #4]
 8006704:	6039      	str	r1, [r7, #0]
  assert_param(IS_FMC_PAGESIZE(Init->PageSize));
  assert_param(IS_FMC_NBL_SETUPTIME(Init->NBLSetupTime));
  assert_param(IS_FUNCTIONAL_STATE(Init->MaxChipSelectPulse));

  /* Disable NORSRAM Device */
  __FMC_NORSRAM_DISABLE(Device, Init->NSBank);
 8006706:	683b      	ldr	r3, [r7, #0]
 8006708:	681a      	ldr	r2, [r3, #0]
 800670a:	687b      	ldr	r3, [r7, #4]
 800670c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006710:	683a      	ldr	r2, [r7, #0]
 8006712:	6812      	ldr	r2, [r2, #0]
 8006714:	f023 0101 	bic.w	r1, r3, #1
 8006718:	687b      	ldr	r3, [r7, #4]
 800671a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

  /* Set NORSRAM device control parameters */
  if (Init->MemoryType == FMC_MEMORY_TYPE_NOR)
 800671e:	683b      	ldr	r3, [r7, #0]
 8006720:	689b      	ldr	r3, [r3, #8]
 8006722:	2b08      	cmp	r3, #8
 8006724:	d102      	bne.n	800672c <FMC_NORSRAM_Init+0x30>
  {
    flashaccess = FMC_NORSRAM_FLASH_ACCESS_ENABLE;
 8006726:	2340      	movs	r3, #64	; 0x40
 8006728:	617b      	str	r3, [r7, #20]
 800672a:	e001      	b.n	8006730 <FMC_NORSRAM_Init+0x34>
  }
  else
  {
    flashaccess = FMC_NORSRAM_FLASH_ACCESS_DISABLE;
 800672c:	2300      	movs	r3, #0
 800672e:	617b      	str	r3, [r7, #20]
  }

  btcr_reg = (flashaccess                   | \
              Init->DataAddressMux          | \
 8006730:	683b      	ldr	r3, [r7, #0]
 8006732:	685a      	ldr	r2, [r3, #4]
  btcr_reg = (flashaccess                   | \
 8006734:	697b      	ldr	r3, [r7, #20]
 8006736:	431a      	orrs	r2, r3
              Init->MemoryType              | \
 8006738:	683b      	ldr	r3, [r7, #0]
 800673a:	689b      	ldr	r3, [r3, #8]
              Init->DataAddressMux          | \
 800673c:	431a      	orrs	r2, r3
              Init->MemoryDataWidth         | \
 800673e:	683b      	ldr	r3, [r7, #0]
 8006740:	68db      	ldr	r3, [r3, #12]
              Init->MemoryType              | \
 8006742:	431a      	orrs	r2, r3
              Init->BurstAccessMode         | \
 8006744:	683b      	ldr	r3, [r7, #0]
 8006746:	691b      	ldr	r3, [r3, #16]
              Init->MemoryDataWidth         | \
 8006748:	431a      	orrs	r2, r3
              Init->WaitSignalPolarity      | \
 800674a:	683b      	ldr	r3, [r7, #0]
 800674c:	695b      	ldr	r3, [r3, #20]
              Init->BurstAccessMode         | \
 800674e:	431a      	orrs	r2, r3
              Init->WaitSignalActive        | \
 8006750:	683b      	ldr	r3, [r7, #0]
 8006752:	699b      	ldr	r3, [r3, #24]
              Init->WaitSignalPolarity      | \
 8006754:	431a      	orrs	r2, r3
              Init->WriteOperation          | \
 8006756:	683b      	ldr	r3, [r7, #0]
 8006758:	69db      	ldr	r3, [r3, #28]
              Init->WaitSignalActive        | \
 800675a:	431a      	orrs	r2, r3
              Init->WaitSignal              | \
 800675c:	683b      	ldr	r3, [r7, #0]
 800675e:	6a1b      	ldr	r3, [r3, #32]
              Init->WriteOperation          | \
 8006760:	431a      	orrs	r2, r3
              Init->ExtendedMode            | \
 8006762:	683b      	ldr	r3, [r7, #0]
 8006764:	6a5b      	ldr	r3, [r3, #36]	; 0x24
              Init->WaitSignal              | \
 8006766:	431a      	orrs	r2, r3
              Init->AsynchronousWait        | \
 8006768:	683b      	ldr	r3, [r7, #0]
 800676a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
              Init->ExtendedMode            | \
 800676c:	431a      	orrs	r2, r3
              Init->WriteBurst);
 800676e:	683b      	ldr	r3, [r7, #0]
 8006770:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  btcr_reg = (flashaccess                   | \
 8006772:	4313      	orrs	r3, r2
 8006774:	613b      	str	r3, [r7, #16]

  btcr_reg |= Init->ContinuousClock;
 8006776:	683b      	ldr	r3, [r7, #0]
 8006778:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800677a:	693a      	ldr	r2, [r7, #16]
 800677c:	4313      	orrs	r3, r2
 800677e:	613b      	str	r3, [r7, #16]
  btcr_reg |= Init->WriteFifo;
 8006780:	683b      	ldr	r3, [r7, #0]
 8006782:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006784:	693a      	ldr	r2, [r7, #16]
 8006786:	4313      	orrs	r3, r2
 8006788:	613b      	str	r3, [r7, #16]
  btcr_reg |= Init->NBLSetupTime;
 800678a:	683b      	ldr	r3, [r7, #0]
 800678c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800678e:	693a      	ldr	r2, [r7, #16]
 8006790:	4313      	orrs	r3, r2
 8006792:	613b      	str	r3, [r7, #16]
  btcr_reg |= Init->PageSize;
 8006794:	683b      	ldr	r3, [r7, #0]
 8006796:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006798:	693a      	ldr	r2, [r7, #16]
 800679a:	4313      	orrs	r3, r2
 800679c:	613b      	str	r3, [r7, #16]

  mask = (FMC_BCRx_MBKEN                |
 800679e:	4b3e      	ldr	r3, [pc, #248]	; (8006898 <FMC_NORSRAM_Init+0x19c>)
 80067a0:	60fb      	str	r3, [r7, #12]
          FMC_BCRx_WAITEN               |
          FMC_BCRx_EXTMOD               |
          FMC_BCRx_ASYNCWAIT            |
          FMC_BCRx_CBURSTRW);

  mask |= FMC_BCR1_CCLKEN;
 80067a2:	68fb      	ldr	r3, [r7, #12]
 80067a4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80067a8:	60fb      	str	r3, [r7, #12]
  mask |= FMC_BCR1_WFDIS;
 80067aa:	68fb      	ldr	r3, [r7, #12]
 80067ac:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80067b0:	60fb      	str	r3, [r7, #12]
  mask |= FMC_BCRx_NBLSET;
 80067b2:	68fb      	ldr	r3, [r7, #12]
 80067b4:	f443 0340 	orr.w	r3, r3, #12582912	; 0xc00000
 80067b8:	60fb      	str	r3, [r7, #12]
  mask |= FMC_BCRx_CPSIZE;
 80067ba:	68fb      	ldr	r3, [r7, #12]
 80067bc:	f443 23e0 	orr.w	r3, r3, #458752	; 0x70000
 80067c0:	60fb      	str	r3, [r7, #12]

  MODIFY_REG(Device->BTCR[Init->NSBank], mask, btcr_reg);
 80067c2:	683b      	ldr	r3, [r7, #0]
 80067c4:	681a      	ldr	r2, [r3, #0]
 80067c6:	687b      	ldr	r3, [r7, #4]
 80067c8:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80067cc:	68fb      	ldr	r3, [r7, #12]
 80067ce:	43db      	mvns	r3, r3
 80067d0:	ea02 0103 	and.w	r1, r2, r3
 80067d4:	683b      	ldr	r3, [r7, #0]
 80067d6:	681a      	ldr	r2, [r3, #0]
 80067d8:	693b      	ldr	r3, [r7, #16]
 80067da:	4319      	orrs	r1, r3
 80067dc:	687b      	ldr	r3, [r7, #4]
 80067de:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

  /* Configure synchronous mode when Continuous clock is enabled for bank2..4 */
  if ((Init->ContinuousClock == FMC_CONTINUOUS_CLOCK_SYNC_ASYNC) && (Init->NSBank != FMC_NORSRAM_BANK1))
 80067e2:	683b      	ldr	r3, [r7, #0]
 80067e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80067e6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80067ea:	d10c      	bne.n	8006806 <FMC_NORSRAM_Init+0x10a>
 80067ec:	683b      	ldr	r3, [r7, #0]
 80067ee:	681b      	ldr	r3, [r3, #0]
 80067f0:	2b00      	cmp	r3, #0
 80067f2:	d008      	beq.n	8006806 <FMC_NORSRAM_Init+0x10a>
  {
    MODIFY_REG(Device->BTCR[FMC_NORSRAM_BANK1], FMC_BCR1_CCLKEN, Init->ContinuousClock);
 80067f4:	687b      	ldr	r3, [r7, #4]
 80067f6:	681b      	ldr	r3, [r3, #0]
 80067f8:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 80067fc:	683b      	ldr	r3, [r7, #0]
 80067fe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006800:	431a      	orrs	r2, r3
 8006802:	687b      	ldr	r3, [r7, #4]
 8006804:	601a      	str	r2, [r3, #0]
  }

  if (Init->NSBank != FMC_NORSRAM_BANK1)
 8006806:	683b      	ldr	r3, [r7, #0]
 8006808:	681b      	ldr	r3, [r3, #0]
 800680a:	2b00      	cmp	r3, #0
 800680c:	d006      	beq.n	800681c <FMC_NORSRAM_Init+0x120>
  {
    /* Configure Write FIFO mode when Write Fifo is enabled for bank2..4 */
    SET_BIT(Device->BTCR[FMC_NORSRAM_BANK1], (uint32_t)(Init->WriteFifo));
 800680e:	687b      	ldr	r3, [r7, #4]
 8006810:	681a      	ldr	r2, [r3, #0]
 8006812:	683b      	ldr	r3, [r7, #0]
 8006814:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006816:	431a      	orrs	r2, r3
 8006818:	687b      	ldr	r3, [r7, #4]
 800681a:	601a      	str	r2, [r3, #0]
  }

  /* Check PSRAM chip select counter state */
  if (Init->MaxChipSelectPulse == ENABLE)
 800681c:	683b      	ldr	r3, [r7, #0]
 800681e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8006822:	2b01      	cmp	r3, #1
 8006824:	d12f      	bne.n	8006886 <FMC_NORSRAM_Init+0x18a>
  {
    /* Check the parameters */
    assert_param(IS_FMC_MAX_CHIP_SELECT_PULSE_TIME(Init->MaxChipSelectPulseTime));

    /* Configure PSRAM chip select counter value */
    MODIFY_REG(Device->PCSCNTR, FMC_PCSCNTR_CSCOUNT, (uint32_t)(Init->MaxChipSelectPulseTime));
 8006826:	687b      	ldr	r3, [r7, #4]
 8006828:	6a1b      	ldr	r3, [r3, #32]
 800682a:	0c1b      	lsrs	r3, r3, #16
 800682c:	041b      	lsls	r3, r3, #16
 800682e:	683a      	ldr	r2, [r7, #0]
 8006830:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8006832:	431a      	orrs	r2, r3
 8006834:	687b      	ldr	r3, [r7, #4]
 8006836:	621a      	str	r2, [r3, #32]

    /* Enable PSRAM chip select counter for the bank */
    switch (Init->NSBank)
 8006838:	683b      	ldr	r3, [r7, #0]
 800683a:	681b      	ldr	r3, [r3, #0]
 800683c:	2b04      	cmp	r3, #4
 800683e:	d014      	beq.n	800686a <FMC_NORSRAM_Init+0x16e>
 8006840:	2b04      	cmp	r3, #4
 8006842:	d819      	bhi.n	8006878 <FMC_NORSRAM_Init+0x17c>
 8006844:	2b00      	cmp	r3, #0
 8006846:	d002      	beq.n	800684e <FMC_NORSRAM_Init+0x152>
 8006848:	2b02      	cmp	r3, #2
 800684a:	d007      	beq.n	800685c <FMC_NORSRAM_Init+0x160>
 800684c:	e014      	b.n	8006878 <FMC_NORSRAM_Init+0x17c>
    {
      case FMC_NORSRAM_BANK1 :
        SET_BIT(Device->PCSCNTR, FMC_PCSCNTR_CNTB1EN);
 800684e:	687b      	ldr	r3, [r7, #4]
 8006850:	6a1b      	ldr	r3, [r3, #32]
 8006852:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8006856:	687b      	ldr	r3, [r7, #4]
 8006858:	621a      	str	r2, [r3, #32]
        break;
 800685a:	e015      	b.n	8006888 <FMC_NORSRAM_Init+0x18c>

      case FMC_NORSRAM_BANK2 :
        SET_BIT(Device->PCSCNTR, FMC_PCSCNTR_CNTB2EN);
 800685c:	687b      	ldr	r3, [r7, #4]
 800685e:	6a1b      	ldr	r3, [r3, #32]
 8006860:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8006864:	687b      	ldr	r3, [r7, #4]
 8006866:	621a      	str	r2, [r3, #32]
        break;
 8006868:	e00e      	b.n	8006888 <FMC_NORSRAM_Init+0x18c>

      case FMC_NORSRAM_BANK3 :
        SET_BIT(Device->PCSCNTR, FMC_PCSCNTR_CNTB3EN);
 800686a:	687b      	ldr	r3, [r7, #4]
 800686c:	6a1b      	ldr	r3, [r3, #32]
 800686e:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8006872:	687b      	ldr	r3, [r7, #4]
 8006874:	621a      	str	r2, [r3, #32]
        break;
 8006876:	e007      	b.n	8006888 <FMC_NORSRAM_Init+0x18c>

      default :
        SET_BIT(Device->PCSCNTR, FMC_PCSCNTR_CNTB4EN);
 8006878:	687b      	ldr	r3, [r7, #4]
 800687a:	6a1b      	ldr	r3, [r3, #32]
 800687c:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 8006880:	687b      	ldr	r3, [r7, #4]
 8006882:	621a      	str	r2, [r3, #32]
        break;
 8006884:	e000      	b.n	8006888 <FMC_NORSRAM_Init+0x18c>
    }
  }
 8006886:	bf00      	nop

  return HAL_OK;
 8006888:	2300      	movs	r3, #0
}
 800688a:	4618      	mov	r0, r3
 800688c:	371c      	adds	r7, #28
 800688e:	46bd      	mov	sp, r7
 8006890:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006894:	4770      	bx	lr
 8006896:	bf00      	nop
 8006898:	0008fb7f 	.word	0x0008fb7f

0800689c <FMC_NORSRAM_Timing_Init>:
  * @param  Bank NORSRAM bank number
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_NORSRAM_Timing_Init(FMC_NORSRAM_TypeDef *Device,
                                          FMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 800689c:	b480      	push	{r7}
 800689e:	b087      	sub	sp, #28
 80068a0:	af00      	add	r7, sp, #0
 80068a2:	60f8      	str	r0, [r7, #12]
 80068a4:	60b9      	str	r1, [r7, #8]
 80068a6:	607a      	str	r2, [r7, #4]
  assert_param(IS_FMC_DATA_LATENCY(Timing->DataLatency));
  assert_param(IS_FMC_ACCESS_MODE(Timing->AccessMode));
  assert_param(IS_FMC_NORSRAM_BANK(Bank));

  /* Set FMC_NORSRAM device timing parameters */
  MODIFY_REG(Device->BTCR[Bank + 1U], BTR_CLEAR_MASK, (Timing->AddressSetupTime                                  |
 80068a8:	687b      	ldr	r3, [r7, #4]
 80068aa:	1c5a      	adds	r2, r3, #1
 80068ac:	68fb      	ldr	r3, [r7, #12]
 80068ae:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80068b2:	68bb      	ldr	r3, [r7, #8]
 80068b4:	681a      	ldr	r2, [r3, #0]
 80068b6:	68bb      	ldr	r3, [r7, #8]
 80068b8:	685b      	ldr	r3, [r3, #4]
 80068ba:	011b      	lsls	r3, r3, #4
 80068bc:	431a      	orrs	r2, r3
 80068be:	68bb      	ldr	r3, [r7, #8]
 80068c0:	689b      	ldr	r3, [r3, #8]
 80068c2:	021b      	lsls	r3, r3, #8
 80068c4:	431a      	orrs	r2, r3
 80068c6:	68bb      	ldr	r3, [r7, #8]
 80068c8:	68db      	ldr	r3, [r3, #12]
 80068ca:	079b      	lsls	r3, r3, #30
 80068cc:	431a      	orrs	r2, r3
 80068ce:	68bb      	ldr	r3, [r7, #8]
 80068d0:	691b      	ldr	r3, [r3, #16]
 80068d2:	041b      	lsls	r3, r3, #16
 80068d4:	431a      	orrs	r2, r3
 80068d6:	68bb      	ldr	r3, [r7, #8]
 80068d8:	695b      	ldr	r3, [r3, #20]
 80068da:	3b01      	subs	r3, #1
 80068dc:	051b      	lsls	r3, r3, #20
 80068de:	431a      	orrs	r2, r3
 80068e0:	68bb      	ldr	r3, [r7, #8]
 80068e2:	699b      	ldr	r3, [r3, #24]
 80068e4:	3b02      	subs	r3, #2
 80068e6:	061b      	lsls	r3, r3, #24
 80068e8:	ea42 0103 	orr.w	r1, r2, r3
 80068ec:	68bb      	ldr	r3, [r7, #8]
 80068ee:	69db      	ldr	r3, [r3, #28]
 80068f0:	687a      	ldr	r2, [r7, #4]
 80068f2:	3201      	adds	r2, #1
 80068f4:	4319      	orrs	r1, r3
 80068f6:	68fb      	ldr	r3, [r7, #12]
 80068f8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
                                                       (((Timing->CLKDivision) - 1U)     << FMC_BTRx_CLKDIV_Pos)  |
                                                       (((Timing->DataLatency) - 2U)     << FMC_BTRx_DATLAT_Pos)  |
                                                       (Timing->AccessMode)));

  /* Configure Clock division value (in NORSRAM bank 1) when continuous clock is enabled */
  if (HAL_IS_BIT_SET(Device->BTCR[FMC_NORSRAM_BANK1], FMC_BCR1_CCLKEN))
 80068fc:	68fb      	ldr	r3, [r7, #12]
 80068fe:	681b      	ldr	r3, [r3, #0]
 8006900:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8006904:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006908:	d113      	bne.n	8006932 <FMC_NORSRAM_Timing_Init+0x96>
  {
    tmpr = (uint32_t)(Device->BTCR[FMC_NORSRAM_BANK1 + 1U] & ~((0x0FU) << FMC_BTRx_CLKDIV_Pos));
 800690a:	68fb      	ldr	r3, [r7, #12]
 800690c:	685b      	ldr	r3, [r3, #4]
 800690e:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8006912:	617b      	str	r3, [r7, #20]
    tmpr |= (uint32_t)(((Timing->CLKDivision) - 1U) << FMC_BTRx_CLKDIV_Pos);
 8006914:	68bb      	ldr	r3, [r7, #8]
 8006916:	695b      	ldr	r3, [r3, #20]
 8006918:	3b01      	subs	r3, #1
 800691a:	051b      	lsls	r3, r3, #20
 800691c:	697a      	ldr	r2, [r7, #20]
 800691e:	4313      	orrs	r3, r2
 8006920:	617b      	str	r3, [r7, #20]
    MODIFY_REG(Device->BTCR[FMC_NORSRAM_BANK1 + 1U], FMC_BTRx_CLKDIV, tmpr);
 8006922:	68fb      	ldr	r3, [r7, #12]
 8006924:	685b      	ldr	r3, [r3, #4]
 8006926:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 800692a:	697b      	ldr	r3, [r7, #20]
 800692c:	431a      	orrs	r2, r3
 800692e:	68fb      	ldr	r3, [r7, #12]
 8006930:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8006932:	2300      	movs	r3, #0
}
 8006934:	4618      	mov	r0, r3
 8006936:	371c      	adds	r7, #28
 8006938:	46bd      	mov	sp, r7
 800693a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800693e:	4770      	bx	lr

08006940 <FMC_NORSRAM_Extended_Timing_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_NORSRAM_Extended_Timing_Init(FMC_NORSRAM_EXTENDED_TypeDef *Device,
                                                   FMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank,
                                                   uint32_t ExtendedMode)
{
 8006940:	b480      	push	{r7}
 8006942:	b085      	sub	sp, #20
 8006944:	af00      	add	r7, sp, #0
 8006946:	60f8      	str	r0, [r7, #12]
 8006948:	60b9      	str	r1, [r7, #8]
 800694a:	607a      	str	r2, [r7, #4]
 800694c:	603b      	str	r3, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FMC_EXTENDED_MODE(ExtendedMode));

  /* Set NORSRAM device timing register for write configuration, if extended mode is used */
  if (ExtendedMode == FMC_EXTENDED_MODE_ENABLE)
 800694e:	683b      	ldr	r3, [r7, #0]
 8006950:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8006954:	d121      	bne.n	800699a <FMC_NORSRAM_Extended_Timing_Init+0x5a>
    assert_param(IS_FMC_TURNAROUND_TIME(Timing->BusTurnAroundDuration));
    assert_param(IS_FMC_ACCESS_MODE(Timing->AccessMode));
    assert_param(IS_FMC_NORSRAM_BANK(Bank));

    /* Set NORSRAM device timing register for write configuration, if extended mode is used */
    MODIFY_REG(Device->BWTR[Bank], BWTR_CLEAR_MASK, (Timing->AddressSetupTime                                    |
 8006956:	68fb      	ldr	r3, [r7, #12]
 8006958:	687a      	ldr	r2, [r7, #4]
 800695a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800695e:	f003 627f 	and.w	r2, r3, #267386880	; 0xff00000
 8006962:	68bb      	ldr	r3, [r7, #8]
 8006964:	6819      	ldr	r1, [r3, #0]
 8006966:	68bb      	ldr	r3, [r7, #8]
 8006968:	685b      	ldr	r3, [r3, #4]
 800696a:	011b      	lsls	r3, r3, #4
 800696c:	4319      	orrs	r1, r3
 800696e:	68bb      	ldr	r3, [r7, #8]
 8006970:	689b      	ldr	r3, [r3, #8]
 8006972:	021b      	lsls	r3, r3, #8
 8006974:	4319      	orrs	r1, r3
 8006976:	68bb      	ldr	r3, [r7, #8]
 8006978:	68db      	ldr	r3, [r3, #12]
 800697a:	079b      	lsls	r3, r3, #30
 800697c:	4319      	orrs	r1, r3
 800697e:	68bb      	ldr	r3, [r7, #8]
 8006980:	69db      	ldr	r3, [r3, #28]
 8006982:	4319      	orrs	r1, r3
 8006984:	68bb      	ldr	r3, [r7, #8]
 8006986:	691b      	ldr	r3, [r3, #16]
 8006988:	041b      	lsls	r3, r3, #16
 800698a:	430b      	orrs	r3, r1
 800698c:	ea42 0103 	orr.w	r1, r2, r3
 8006990:	68fb      	ldr	r3, [r7, #12]
 8006992:	687a      	ldr	r2, [r7, #4]
 8006994:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 8006998:	e005      	b.n	80069a6 <FMC_NORSRAM_Extended_Timing_Init+0x66>
                                                     Timing->AccessMode                                          |
                                                     ((Timing->BusTurnAroundDuration)  << FMC_BWTRx_BUSTURN_Pos)));
  }
  else
  {
    Device->BWTR[Bank] = 0x0FFFFFFFU;
 800699a:	68fb      	ldr	r3, [r7, #12]
 800699c:	687a      	ldr	r2, [r7, #4]
 800699e:	f06f 4170 	mvn.w	r1, #4026531840	; 0xf0000000
 80069a2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  }

  return HAL_OK;
 80069a6:	2300      	movs	r3, #0
}
 80069a8:	4618      	mov	r0, r3
 80069aa:	3714      	adds	r7, #20
 80069ac:	46bd      	mov	sp, r7
 80069ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069b2:	4770      	bx	lr

080069b4 <LL_GPIO_SetPinMode>:
{
 80069b4:	b480      	push	{r7}
 80069b6:	b08b      	sub	sp, #44	; 0x2c
 80069b8:	af00      	add	r7, sp, #0
 80069ba:	60f8      	str	r0, [r7, #12]
 80069bc:	60b9      	str	r1, [r7, #8]
 80069be:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODE0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 80069c0:	68fb      	ldr	r3, [r7, #12]
 80069c2:	681a      	ldr	r2, [r3, #0]
 80069c4:	68bb      	ldr	r3, [r7, #8]
 80069c6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80069c8:	697b      	ldr	r3, [r7, #20]
 80069ca:	fa93 f3a3 	rbit	r3, r3
 80069ce:	613b      	str	r3, [r7, #16]
  return result;
 80069d0:	693b      	ldr	r3, [r7, #16]
 80069d2:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 80069d4:	69bb      	ldr	r3, [r7, #24]
 80069d6:	2b00      	cmp	r3, #0
 80069d8:	d101      	bne.n	80069de <LL_GPIO_SetPinMode+0x2a>
    return 32U;
 80069da:	2320      	movs	r3, #32
 80069dc:	e003      	b.n	80069e6 <LL_GPIO_SetPinMode+0x32>
  return __builtin_clz(value);
 80069de:	69bb      	ldr	r3, [r7, #24]
 80069e0:	fab3 f383 	clz	r3, r3
 80069e4:	b2db      	uxtb	r3, r3
 80069e6:	005b      	lsls	r3, r3, #1
 80069e8:	2103      	movs	r1, #3
 80069ea:	fa01 f303 	lsl.w	r3, r1, r3
 80069ee:	43db      	mvns	r3, r3
 80069f0:	401a      	ands	r2, r3
 80069f2:	68bb      	ldr	r3, [r7, #8]
 80069f4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80069f6:	6a3b      	ldr	r3, [r7, #32]
 80069f8:	fa93 f3a3 	rbit	r3, r3
 80069fc:	61fb      	str	r3, [r7, #28]
  return result;
 80069fe:	69fb      	ldr	r3, [r7, #28]
 8006a00:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 8006a02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a04:	2b00      	cmp	r3, #0
 8006a06:	d101      	bne.n	8006a0c <LL_GPIO_SetPinMode+0x58>
    return 32U;
 8006a08:	2320      	movs	r3, #32
 8006a0a:	e003      	b.n	8006a14 <LL_GPIO_SetPinMode+0x60>
  return __builtin_clz(value);
 8006a0c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a0e:	fab3 f383 	clz	r3, r3
 8006a12:	b2db      	uxtb	r3, r3
 8006a14:	005b      	lsls	r3, r3, #1
 8006a16:	6879      	ldr	r1, [r7, #4]
 8006a18:	fa01 f303 	lsl.w	r3, r1, r3
 8006a1c:	431a      	orrs	r2, r3
 8006a1e:	68fb      	ldr	r3, [r7, #12]
 8006a20:	601a      	str	r2, [r3, #0]
}
 8006a22:	bf00      	nop
 8006a24:	372c      	adds	r7, #44	; 0x2c
 8006a26:	46bd      	mov	sp, r7
 8006a28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a2c:	4770      	bx	lr

08006a2e <LL_GPIO_SetPinOutputType>:
{
 8006a2e:	b480      	push	{r7}
 8006a30:	b085      	sub	sp, #20
 8006a32:	af00      	add	r7, sp, #0
 8006a34:	60f8      	str	r0, [r7, #12]
 8006a36:	60b9      	str	r1, [r7, #8]
 8006a38:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 8006a3a:	68fb      	ldr	r3, [r7, #12]
 8006a3c:	685a      	ldr	r2, [r3, #4]
 8006a3e:	68bb      	ldr	r3, [r7, #8]
 8006a40:	43db      	mvns	r3, r3
 8006a42:	401a      	ands	r2, r3
 8006a44:	68bb      	ldr	r3, [r7, #8]
 8006a46:	6879      	ldr	r1, [r7, #4]
 8006a48:	fb01 f303 	mul.w	r3, r1, r3
 8006a4c:	431a      	orrs	r2, r3
 8006a4e:	68fb      	ldr	r3, [r7, #12]
 8006a50:	605a      	str	r2, [r3, #4]
}
 8006a52:	bf00      	nop
 8006a54:	3714      	adds	r7, #20
 8006a56:	46bd      	mov	sp, r7
 8006a58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a5c:	4770      	bx	lr

08006a5e <LL_GPIO_SetPinSpeed>:
{
 8006a5e:	b480      	push	{r7}
 8006a60:	b08b      	sub	sp, #44	; 0x2c
 8006a62:	af00      	add	r7, sp, #0
 8006a64:	60f8      	str	r0, [r7, #12]
 8006a66:	60b9      	str	r1, [r7, #8]
 8006a68:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OSPEEDR, (GPIO_OSPEEDR_OSPEED0 << (POSITION_VAL(Pin) * 2U)),
 8006a6a:	68fb      	ldr	r3, [r7, #12]
 8006a6c:	689a      	ldr	r2, [r3, #8]
 8006a6e:	68bb      	ldr	r3, [r7, #8]
 8006a70:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006a72:	697b      	ldr	r3, [r7, #20]
 8006a74:	fa93 f3a3 	rbit	r3, r3
 8006a78:	613b      	str	r3, [r7, #16]
  return result;
 8006a7a:	693b      	ldr	r3, [r7, #16]
 8006a7c:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8006a7e:	69bb      	ldr	r3, [r7, #24]
 8006a80:	2b00      	cmp	r3, #0
 8006a82:	d101      	bne.n	8006a88 <LL_GPIO_SetPinSpeed+0x2a>
    return 32U;
 8006a84:	2320      	movs	r3, #32
 8006a86:	e003      	b.n	8006a90 <LL_GPIO_SetPinSpeed+0x32>
  return __builtin_clz(value);
 8006a88:	69bb      	ldr	r3, [r7, #24]
 8006a8a:	fab3 f383 	clz	r3, r3
 8006a8e:	b2db      	uxtb	r3, r3
 8006a90:	005b      	lsls	r3, r3, #1
 8006a92:	2103      	movs	r1, #3
 8006a94:	fa01 f303 	lsl.w	r3, r1, r3
 8006a98:	43db      	mvns	r3, r3
 8006a9a:	401a      	ands	r2, r3
 8006a9c:	68bb      	ldr	r3, [r7, #8]
 8006a9e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006aa0:	6a3b      	ldr	r3, [r7, #32]
 8006aa2:	fa93 f3a3 	rbit	r3, r3
 8006aa6:	61fb      	str	r3, [r7, #28]
  return result;
 8006aa8:	69fb      	ldr	r3, [r7, #28]
 8006aaa:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 8006aac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006aae:	2b00      	cmp	r3, #0
 8006ab0:	d101      	bne.n	8006ab6 <LL_GPIO_SetPinSpeed+0x58>
    return 32U;
 8006ab2:	2320      	movs	r3, #32
 8006ab4:	e003      	b.n	8006abe <LL_GPIO_SetPinSpeed+0x60>
  return __builtin_clz(value);
 8006ab6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006ab8:	fab3 f383 	clz	r3, r3
 8006abc:	b2db      	uxtb	r3, r3
 8006abe:	005b      	lsls	r3, r3, #1
 8006ac0:	6879      	ldr	r1, [r7, #4]
 8006ac2:	fa01 f303 	lsl.w	r3, r1, r3
 8006ac6:	431a      	orrs	r2, r3
 8006ac8:	68fb      	ldr	r3, [r7, #12]
 8006aca:	609a      	str	r2, [r3, #8]
}
 8006acc:	bf00      	nop
 8006ace:	372c      	adds	r7, #44	; 0x2c
 8006ad0:	46bd      	mov	sp, r7
 8006ad2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ad6:	4770      	bx	lr

08006ad8 <LL_GPIO_SetPinPull>:
{
 8006ad8:	b480      	push	{r7}
 8006ada:	b08b      	sub	sp, #44	; 0x2c
 8006adc:	af00      	add	r7, sp, #0
 8006ade:	60f8      	str	r0, [r7, #12]
 8006ae0:	60b9      	str	r1, [r7, #8]
 8006ae2:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPD0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 8006ae4:	68fb      	ldr	r3, [r7, #12]
 8006ae6:	68da      	ldr	r2, [r3, #12]
 8006ae8:	68bb      	ldr	r3, [r7, #8]
 8006aea:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006aec:	697b      	ldr	r3, [r7, #20]
 8006aee:	fa93 f3a3 	rbit	r3, r3
 8006af2:	613b      	str	r3, [r7, #16]
  return result;
 8006af4:	693b      	ldr	r3, [r7, #16]
 8006af6:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8006af8:	69bb      	ldr	r3, [r7, #24]
 8006afa:	2b00      	cmp	r3, #0
 8006afc:	d101      	bne.n	8006b02 <LL_GPIO_SetPinPull+0x2a>
    return 32U;
 8006afe:	2320      	movs	r3, #32
 8006b00:	e003      	b.n	8006b0a <LL_GPIO_SetPinPull+0x32>
  return __builtin_clz(value);
 8006b02:	69bb      	ldr	r3, [r7, #24]
 8006b04:	fab3 f383 	clz	r3, r3
 8006b08:	b2db      	uxtb	r3, r3
 8006b0a:	005b      	lsls	r3, r3, #1
 8006b0c:	2103      	movs	r1, #3
 8006b0e:	fa01 f303 	lsl.w	r3, r1, r3
 8006b12:	43db      	mvns	r3, r3
 8006b14:	401a      	ands	r2, r3
 8006b16:	68bb      	ldr	r3, [r7, #8]
 8006b18:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006b1a:	6a3b      	ldr	r3, [r7, #32]
 8006b1c:	fa93 f3a3 	rbit	r3, r3
 8006b20:	61fb      	str	r3, [r7, #28]
  return result;
 8006b22:	69fb      	ldr	r3, [r7, #28]
 8006b24:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 8006b26:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b28:	2b00      	cmp	r3, #0
 8006b2a:	d101      	bne.n	8006b30 <LL_GPIO_SetPinPull+0x58>
    return 32U;
 8006b2c:	2320      	movs	r3, #32
 8006b2e:	e003      	b.n	8006b38 <LL_GPIO_SetPinPull+0x60>
  return __builtin_clz(value);
 8006b30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b32:	fab3 f383 	clz	r3, r3
 8006b36:	b2db      	uxtb	r3, r3
 8006b38:	005b      	lsls	r3, r3, #1
 8006b3a:	6879      	ldr	r1, [r7, #4]
 8006b3c:	fa01 f303 	lsl.w	r3, r1, r3
 8006b40:	431a      	orrs	r2, r3
 8006b42:	68fb      	ldr	r3, [r7, #12]
 8006b44:	60da      	str	r2, [r3, #12]
}
 8006b46:	bf00      	nop
 8006b48:	372c      	adds	r7, #44	; 0x2c
 8006b4a:	46bd      	mov	sp, r7
 8006b4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b50:	4770      	bx	lr

08006b52 <LL_GPIO_SetAFPin_0_7>:
{
 8006b52:	b480      	push	{r7}
 8006b54:	b08b      	sub	sp, #44	; 0x2c
 8006b56:	af00      	add	r7, sp, #0
 8006b58:	60f8      	str	r0, [r7, #12]
 8006b5a:	60b9      	str	r1, [r7, #8]
 8006b5c:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[0], (GPIO_AFRL_AFSEL0 << (POSITION_VAL(Pin) * 4U)),
 8006b5e:	68fb      	ldr	r3, [r7, #12]
 8006b60:	6a1a      	ldr	r2, [r3, #32]
 8006b62:	68bb      	ldr	r3, [r7, #8]
 8006b64:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006b66:	697b      	ldr	r3, [r7, #20]
 8006b68:	fa93 f3a3 	rbit	r3, r3
 8006b6c:	613b      	str	r3, [r7, #16]
  return result;
 8006b6e:	693b      	ldr	r3, [r7, #16]
 8006b70:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8006b72:	69bb      	ldr	r3, [r7, #24]
 8006b74:	2b00      	cmp	r3, #0
 8006b76:	d101      	bne.n	8006b7c <LL_GPIO_SetAFPin_0_7+0x2a>
    return 32U;
 8006b78:	2320      	movs	r3, #32
 8006b7a:	e003      	b.n	8006b84 <LL_GPIO_SetAFPin_0_7+0x32>
  return __builtin_clz(value);
 8006b7c:	69bb      	ldr	r3, [r7, #24]
 8006b7e:	fab3 f383 	clz	r3, r3
 8006b82:	b2db      	uxtb	r3, r3
 8006b84:	009b      	lsls	r3, r3, #2
 8006b86:	210f      	movs	r1, #15
 8006b88:	fa01 f303 	lsl.w	r3, r1, r3
 8006b8c:	43db      	mvns	r3, r3
 8006b8e:	401a      	ands	r2, r3
 8006b90:	68bb      	ldr	r3, [r7, #8]
 8006b92:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006b94:	6a3b      	ldr	r3, [r7, #32]
 8006b96:	fa93 f3a3 	rbit	r3, r3
 8006b9a:	61fb      	str	r3, [r7, #28]
  return result;
 8006b9c:	69fb      	ldr	r3, [r7, #28]
 8006b9e:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 8006ba0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006ba2:	2b00      	cmp	r3, #0
 8006ba4:	d101      	bne.n	8006baa <LL_GPIO_SetAFPin_0_7+0x58>
    return 32U;
 8006ba6:	2320      	movs	r3, #32
 8006ba8:	e003      	b.n	8006bb2 <LL_GPIO_SetAFPin_0_7+0x60>
  return __builtin_clz(value);
 8006baa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006bac:	fab3 f383 	clz	r3, r3
 8006bb0:	b2db      	uxtb	r3, r3
 8006bb2:	009b      	lsls	r3, r3, #2
 8006bb4:	6879      	ldr	r1, [r7, #4]
 8006bb6:	fa01 f303 	lsl.w	r3, r1, r3
 8006bba:	431a      	orrs	r2, r3
 8006bbc:	68fb      	ldr	r3, [r7, #12]
 8006bbe:	621a      	str	r2, [r3, #32]
}
 8006bc0:	bf00      	nop
 8006bc2:	372c      	adds	r7, #44	; 0x2c
 8006bc4:	46bd      	mov	sp, r7
 8006bc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bca:	4770      	bx	lr

08006bcc <LL_GPIO_SetAFPin_8_15>:
{
 8006bcc:	b480      	push	{r7}
 8006bce:	b08b      	sub	sp, #44	; 0x2c
 8006bd0:	af00      	add	r7, sp, #0
 8006bd2:	60f8      	str	r0, [r7, #12]
 8006bd4:	60b9      	str	r1, [r7, #8]
 8006bd6:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[1], (GPIO_AFRH_AFSEL8 << (POSITION_VAL(Pin >> 8U) * 4U)),
 8006bd8:	68fb      	ldr	r3, [r7, #12]
 8006bda:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8006bdc:	68bb      	ldr	r3, [r7, #8]
 8006bde:	0a1b      	lsrs	r3, r3, #8
 8006be0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006be2:	697b      	ldr	r3, [r7, #20]
 8006be4:	fa93 f3a3 	rbit	r3, r3
 8006be8:	613b      	str	r3, [r7, #16]
  return result;
 8006bea:	693b      	ldr	r3, [r7, #16]
 8006bec:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8006bee:	69bb      	ldr	r3, [r7, #24]
 8006bf0:	2b00      	cmp	r3, #0
 8006bf2:	d101      	bne.n	8006bf8 <LL_GPIO_SetAFPin_8_15+0x2c>
    return 32U;
 8006bf4:	2320      	movs	r3, #32
 8006bf6:	e003      	b.n	8006c00 <LL_GPIO_SetAFPin_8_15+0x34>
  return __builtin_clz(value);
 8006bf8:	69bb      	ldr	r3, [r7, #24]
 8006bfa:	fab3 f383 	clz	r3, r3
 8006bfe:	b2db      	uxtb	r3, r3
 8006c00:	009b      	lsls	r3, r3, #2
 8006c02:	210f      	movs	r1, #15
 8006c04:	fa01 f303 	lsl.w	r3, r1, r3
 8006c08:	43db      	mvns	r3, r3
 8006c0a:	401a      	ands	r2, r3
 8006c0c:	68bb      	ldr	r3, [r7, #8]
 8006c0e:	0a1b      	lsrs	r3, r3, #8
 8006c10:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006c12:	6a3b      	ldr	r3, [r7, #32]
 8006c14:	fa93 f3a3 	rbit	r3, r3
 8006c18:	61fb      	str	r3, [r7, #28]
  return result;
 8006c1a:	69fb      	ldr	r3, [r7, #28]
 8006c1c:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 8006c1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c20:	2b00      	cmp	r3, #0
 8006c22:	d101      	bne.n	8006c28 <LL_GPIO_SetAFPin_8_15+0x5c>
    return 32U;
 8006c24:	2320      	movs	r3, #32
 8006c26:	e003      	b.n	8006c30 <LL_GPIO_SetAFPin_8_15+0x64>
  return __builtin_clz(value);
 8006c28:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c2a:	fab3 f383 	clz	r3, r3
 8006c2e:	b2db      	uxtb	r3, r3
 8006c30:	009b      	lsls	r3, r3, #2
 8006c32:	6879      	ldr	r1, [r7, #4]
 8006c34:	fa01 f303 	lsl.w	r3, r1, r3
 8006c38:	431a      	orrs	r2, r3
 8006c3a:	68fb      	ldr	r3, [r7, #12]
 8006c3c:	625a      	str	r2, [r3, #36]	; 0x24
}
 8006c3e:	bf00      	nop
 8006c40:	372c      	adds	r7, #44	; 0x2c
 8006c42:	46bd      	mov	sp, r7
 8006c44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c48:	4770      	bx	lr

08006c4a <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 8006c4a:	b580      	push	{r7, lr}
 8006c4c:	b088      	sub	sp, #32
 8006c4e:	af00      	add	r7, sp, #0
 8006c50:	6078      	str	r0, [r7, #4]
 8006c52:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
  assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */
  pinpos = POSITION_VAL(GPIO_InitStruct->Pin);
 8006c54:	683b      	ldr	r3, [r7, #0]
 8006c56:	681b      	ldr	r3, [r3, #0]
 8006c58:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006c5a:	693b      	ldr	r3, [r7, #16]
 8006c5c:	fa93 f3a3 	rbit	r3, r3
 8006c60:	60fb      	str	r3, [r7, #12]
  return result;
 8006c62:	68fb      	ldr	r3, [r7, #12]
 8006c64:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 8006c66:	697b      	ldr	r3, [r7, #20]
 8006c68:	2b00      	cmp	r3, #0
 8006c6a:	d101      	bne.n	8006c70 <LL_GPIO_Init+0x26>
    return 32U;
 8006c6c:	2320      	movs	r3, #32
 8006c6e:	e003      	b.n	8006c78 <LL_GPIO_Init+0x2e>
  return __builtin_clz(value);
 8006c70:	697b      	ldr	r3, [r7, #20]
 8006c72:	fab3 f383 	clz	r3, r3
 8006c76:	b2db      	uxtb	r3, r3
 8006c78:	61fb      	str	r3, [r7, #28]

  /* Configure the port pins */
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 8006c7a:	e048      	b.n	8006d0e <LL_GPIO_Init+0xc4>
  {
    /* Get current io position */
    currentpin = (GPIO_InitStruct->Pin) & (0x00000001UL << pinpos);
 8006c7c:	683b      	ldr	r3, [r7, #0]
 8006c7e:	681a      	ldr	r2, [r3, #0]
 8006c80:	2101      	movs	r1, #1
 8006c82:	69fb      	ldr	r3, [r7, #28]
 8006c84:	fa01 f303 	lsl.w	r3, r1, r3
 8006c88:	4013      	ands	r3, r2
 8006c8a:	61bb      	str	r3, [r7, #24]

    if (currentpin != 0x00u)
 8006c8c:	69bb      	ldr	r3, [r7, #24]
 8006c8e:	2b00      	cmp	r3, #0
 8006c90:	d03a      	beq.n	8006d08 <LL_GPIO_Init+0xbe>
    {
      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 8006c92:	683b      	ldr	r3, [r7, #0]
 8006c94:	685b      	ldr	r3, [r3, #4]
 8006c96:	2b01      	cmp	r3, #1
 8006c98:	d003      	beq.n	8006ca2 <LL_GPIO_Init+0x58>
 8006c9a:	683b      	ldr	r3, [r7, #0]
 8006c9c:	685b      	ldr	r3, [r3, #4]
 8006c9e:	2b02      	cmp	r3, #2
 8006ca0:	d10e      	bne.n	8006cc0 <LL_GPIO_Init+0x76>
      {
        /* Check Speed mode parameters */
        assert_param(IS_LL_GPIO_SPEED(GPIO_InitStruct->Speed));

        /* Speed mode configuration */
        LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed);
 8006ca2:	683b      	ldr	r3, [r7, #0]
 8006ca4:	689b      	ldr	r3, [r3, #8]
 8006ca6:	461a      	mov	r2, r3
 8006ca8:	69b9      	ldr	r1, [r7, #24]
 8006caa:	6878      	ldr	r0, [r7, #4]
 8006cac:	f7ff fed7 	bl	8006a5e <LL_GPIO_SetPinSpeed>

        /* Check Output mode parameters */
        assert_param(IS_LL_GPIO_OUTPUT_TYPE(GPIO_InitStruct->OutputType));

        /* Output mode configuration*/
        LL_GPIO_SetPinOutputType(GPIOx, GPIO_InitStruct->Pin, GPIO_InitStruct->OutputType);
 8006cb0:	683b      	ldr	r3, [r7, #0]
 8006cb2:	6819      	ldr	r1, [r3, #0]
 8006cb4:	683b      	ldr	r3, [r7, #0]
 8006cb6:	68db      	ldr	r3, [r3, #12]
 8006cb8:	461a      	mov	r2, r3
 8006cba:	6878      	ldr	r0, [r7, #4]
 8006cbc:	f7ff feb7 	bl	8006a2e <LL_GPIO_SetPinOutputType>
      }

      /* Pull-up Pull down resistor configuration*/
      LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);
 8006cc0:	683b      	ldr	r3, [r7, #0]
 8006cc2:	691b      	ldr	r3, [r3, #16]
 8006cc4:	461a      	mov	r2, r3
 8006cc6:	69b9      	ldr	r1, [r7, #24]
 8006cc8:	6878      	ldr	r0, [r7, #4]
 8006cca:	f7ff ff05 	bl	8006ad8 <LL_GPIO_SetPinPull>

      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE)
 8006cce:	683b      	ldr	r3, [r7, #0]
 8006cd0:	685b      	ldr	r3, [r3, #4]
 8006cd2:	2b02      	cmp	r3, #2
 8006cd4:	d111      	bne.n	8006cfa <LL_GPIO_Init+0xb0>
      {
        /* Check Alternate parameter */
        assert_param(IS_LL_GPIO_ALTERNATE(GPIO_InitStruct->Alternate));

        /* Speed mode configuration */
        if (currentpin < LL_GPIO_PIN_8)
 8006cd6:	69bb      	ldr	r3, [r7, #24]
 8006cd8:	2bff      	cmp	r3, #255	; 0xff
 8006cda:	d807      	bhi.n	8006cec <LL_GPIO_Init+0xa2>
        {
          LL_GPIO_SetAFPin_0_7(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 8006cdc:	683b      	ldr	r3, [r7, #0]
 8006cde:	695b      	ldr	r3, [r3, #20]
 8006ce0:	461a      	mov	r2, r3
 8006ce2:	69b9      	ldr	r1, [r7, #24]
 8006ce4:	6878      	ldr	r0, [r7, #4]
 8006ce6:	f7ff ff34 	bl	8006b52 <LL_GPIO_SetAFPin_0_7>
 8006cea:	e006      	b.n	8006cfa <LL_GPIO_Init+0xb0>
        }
        else
        {
          LL_GPIO_SetAFPin_8_15(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 8006cec:	683b      	ldr	r3, [r7, #0]
 8006cee:	695b      	ldr	r3, [r3, #20]
 8006cf0:	461a      	mov	r2, r3
 8006cf2:	69b9      	ldr	r1, [r7, #24]
 8006cf4:	6878      	ldr	r0, [r7, #4]
 8006cf6:	f7ff ff69 	bl	8006bcc <LL_GPIO_SetAFPin_8_15>
        }
      }

      /* Pin Mode configuration */
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
 8006cfa:	683b      	ldr	r3, [r7, #0]
 8006cfc:	685b      	ldr	r3, [r3, #4]
 8006cfe:	461a      	mov	r2, r3
 8006d00:	69b9      	ldr	r1, [r7, #24]
 8006d02:	6878      	ldr	r0, [r7, #4]
 8006d04:	f7ff fe56 	bl	80069b4 <LL_GPIO_SetPinMode>
    }
    pinpos++;
 8006d08:	69fb      	ldr	r3, [r7, #28]
 8006d0a:	3301      	adds	r3, #1
 8006d0c:	61fb      	str	r3, [r7, #28]
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 8006d0e:	683b      	ldr	r3, [r7, #0]
 8006d10:	681a      	ldr	r2, [r3, #0]
 8006d12:	69fb      	ldr	r3, [r7, #28]
 8006d14:	fa22 f303 	lsr.w	r3, r2, r3
 8006d18:	2b00      	cmp	r3, #0
 8006d1a:	d1af      	bne.n	8006c7c <LL_GPIO_Init+0x32>
  }
  return (SUCCESS);
 8006d1c:	2300      	movs	r3, #0
}
 8006d1e:	4618      	mov	r0, r3
 8006d20:	3720      	adds	r7, #32
 8006d22:	46bd      	mov	sp, r7
 8006d24:	bd80      	pop	{r7, pc}
	...

08006d28 <LL_RCC_HSI_IsReady>:
  * @brief  Check if HSI clock is ready
  * @rmtoll CR           HSIRDY        LL_RCC_HSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSI_IsReady(void)
{
 8006d28:	b480      	push	{r7}
 8006d2a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 8006d2c:	4b07      	ldr	r3, [pc, #28]	; (8006d4c <LL_RCC_HSI_IsReady+0x24>)
 8006d2e:	681b      	ldr	r3, [r3, #0]
 8006d30:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006d34:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006d38:	d101      	bne.n	8006d3e <LL_RCC_HSI_IsReady+0x16>
 8006d3a:	2301      	movs	r3, #1
 8006d3c:	e000      	b.n	8006d40 <LL_RCC_HSI_IsReady+0x18>
 8006d3e:	2300      	movs	r3, #0
}
 8006d40:	4618      	mov	r0, r3
 8006d42:	46bd      	mov	sp, r7
 8006d44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d48:	4770      	bx	lr
 8006d4a:	bf00      	nop
 8006d4c:	40021000 	.word	0x40021000

08006d50 <LL_RCC_LSE_IsReady>:
  * @brief  Check if LSE oscillator Ready
  * @rmtoll BDCR         LSERDY        LL_RCC_LSE_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_LSE_IsReady(void)
{
 8006d50:	b480      	push	{r7}
 8006d52:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 8006d54:	4b07      	ldr	r3, [pc, #28]	; (8006d74 <LL_RCC_LSE_IsReady+0x24>)
 8006d56:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006d5a:	f003 0302 	and.w	r3, r3, #2
 8006d5e:	2b02      	cmp	r3, #2
 8006d60:	d101      	bne.n	8006d66 <LL_RCC_LSE_IsReady+0x16>
 8006d62:	2301      	movs	r3, #1
 8006d64:	e000      	b.n	8006d68 <LL_RCC_LSE_IsReady+0x18>
 8006d66:	2300      	movs	r3, #0
}
 8006d68:	4618      	mov	r0, r3
 8006d6a:	46bd      	mov	sp, r7
 8006d6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d70:	4770      	bx	lr
 8006d72:	bf00      	nop
 8006d74:	40021000 	.word	0x40021000

08006d78 <LL_RCC_GetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSI
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLL
  */
__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
{
 8006d78:	b480      	push	{r7}
 8006d7a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8006d7c:	4b04      	ldr	r3, [pc, #16]	; (8006d90 <LL_RCC_GetSysClkSource+0x18>)
 8006d7e:	689b      	ldr	r3, [r3, #8]
 8006d80:	f003 030c 	and.w	r3, r3, #12
}
 8006d84:	4618      	mov	r0, r3
 8006d86:	46bd      	mov	sp, r7
 8006d88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d8c:	4770      	bx	lr
 8006d8e:	bf00      	nop
 8006d90:	40021000 	.word	0x40021000

08006d94 <LL_RCC_GetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_128
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  */
__STATIC_INLINE uint32_t LL_RCC_GetAHBPrescaler(void)
{
 8006d94:	b480      	push	{r7}
 8006d96:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 8006d98:	4b04      	ldr	r3, [pc, #16]	; (8006dac <LL_RCC_GetAHBPrescaler+0x18>)
 8006d9a:	689b      	ldr	r3, [r3, #8]
 8006d9c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 8006da0:	4618      	mov	r0, r3
 8006da2:	46bd      	mov	sp, r7
 8006da4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006da8:	4770      	bx	lr
 8006daa:	bf00      	nop
 8006dac:	40021000 	.word	0x40021000

08006db0 <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 8006db0:	b480      	push	{r7}
 8006db2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 8006db4:	4b04      	ldr	r3, [pc, #16]	; (8006dc8 <LL_RCC_GetAPB1Prescaler+0x18>)
 8006db6:	689b      	ldr	r3, [r3, #8]
 8006db8:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
}
 8006dbc:	4618      	mov	r0, r3
 8006dbe:	46bd      	mov	sp, r7
 8006dc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dc4:	4770      	bx	lr
 8006dc6:	bf00      	nop
 8006dc8:	40021000 	.word	0x40021000

08006dcc <LL_RCC_GetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_4
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB2Prescaler(void)
{
 8006dcc:	b480      	push	{r7}
 8006dce:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 8006dd0:	4b04      	ldr	r3, [pc, #16]	; (8006de4 <LL_RCC_GetAPB2Prescaler+0x18>)
 8006dd2:	689b      	ldr	r3, [r3, #8]
 8006dd4:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
}
 8006dd8:	4618      	mov	r0, r3
 8006dda:	46bd      	mov	sp, r7
 8006ddc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006de0:	4770      	bx	lr
 8006de2:	bf00      	nop
 8006de4:	40021000 	.word	0x40021000

08006de8 <LL_RCC_GetUSARTClockSource>:
  *         @arg @ref LL_RCC_USART3_CLKSOURCE_SYSCLK
  *         @arg @ref LL_RCC_USART3_CLKSOURCE_HSI
  *         @arg @ref LL_RCC_USART3_CLKSOURCE_LSE
  */
__STATIC_INLINE uint32_t LL_RCC_GetUSARTClockSource(uint32_t USARTx)
{
 8006de8:	b480      	push	{r7}
 8006dea:	b083      	sub	sp, #12
 8006dec:	af00      	add	r7, sp, #0
 8006dee:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, USARTx) | (USARTx << 16U));
 8006df0:	4b06      	ldr	r3, [pc, #24]	; (8006e0c <LL_RCC_GetUSARTClockSource+0x24>)
 8006df2:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8006df6:	687b      	ldr	r3, [r7, #4]
 8006df8:	401a      	ands	r2, r3
 8006dfa:	687b      	ldr	r3, [r7, #4]
 8006dfc:	041b      	lsls	r3, r3, #16
 8006dfe:	4313      	orrs	r3, r2
}
 8006e00:	4618      	mov	r0, r3
 8006e02:	370c      	adds	r7, #12
 8006e04:	46bd      	mov	sp, r7
 8006e06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e0a:	4770      	bx	lr
 8006e0c:	40021000 	.word	0x40021000

08006e10 <LL_RCC_GetUARTClockSource>:
  *         @arg @ref LL_RCC_UART5_CLKSOURCE_LSE (*)
  *
  *         (*) value not defined in all devices.
  */
__STATIC_INLINE uint32_t LL_RCC_GetUARTClockSource(uint32_t UARTx)
{
 8006e10:	b480      	push	{r7}
 8006e12:	b083      	sub	sp, #12
 8006e14:	af00      	add	r7, sp, #0
 8006e16:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, UARTx) | (UARTx << 16U));
 8006e18:	4b06      	ldr	r3, [pc, #24]	; (8006e34 <LL_RCC_GetUARTClockSource+0x24>)
 8006e1a:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8006e1e:	687b      	ldr	r3, [r7, #4]
 8006e20:	401a      	ands	r2, r3
 8006e22:	687b      	ldr	r3, [r7, #4]
 8006e24:	041b      	lsls	r3, r3, #16
 8006e26:	4313      	orrs	r3, r2
}
 8006e28:	4618      	mov	r0, r3
 8006e2a:	370c      	adds	r7, #12
 8006e2c:	46bd      	mov	sp, r7
 8006e2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e32:	4770      	bx	lr
 8006e34:	40021000 	.word	0x40021000

08006e38 <LL_RCC_PLL_GetMainSource>:
  *         @arg @ref LL_RCC_PLLSOURCE_NONE
  *         @arg @ref LL_RCC_PLLSOURCE_HSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
 8006e38:	b480      	push	{r7}
 8006e3a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 8006e3c:	4b04      	ldr	r3, [pc, #16]	; (8006e50 <LL_RCC_PLL_GetMainSource+0x18>)
 8006e3e:	68db      	ldr	r3, [r3, #12]
 8006e40:	f003 0303 	and.w	r3, r3, #3
}
 8006e44:	4618      	mov	r0, r3
 8006e46:	46bd      	mov	sp, r7
 8006e48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e4c:	4770      	bx	lr
 8006e4e:	bf00      	nop
 8006e50:	40021000 	.word	0x40021000

08006e54 <LL_RCC_PLL_GetN>:
  * @brief  Get Main PLL multiplication factor for VCO
  * @rmtoll PLLCFGR      PLLN          LL_RCC_PLL_GetN
  * @retval Between Min_Data = 8 and Max_Data = 127
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetN(void)
{
 8006e54:	b480      	push	{r7}
 8006e56:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 8006e58:	4b04      	ldr	r3, [pc, #16]	; (8006e6c <LL_RCC_PLL_GetN+0x18>)
 8006e5a:	68db      	ldr	r3, [r3, #12]
 8006e5c:	0a1b      	lsrs	r3, r3, #8
 8006e5e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
}
 8006e62:	4618      	mov	r0, r3
 8006e64:	46bd      	mov	sp, r7
 8006e66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e6a:	4770      	bx	lr
 8006e6c:	40021000 	.word	0x40021000

08006e70 <LL_RCC_PLL_GetR>:
  *         @arg @ref LL_RCC_PLLR_DIV_4
  *         @arg @ref LL_RCC_PLLR_DIV_6
  *         @arg @ref LL_RCC_PLLR_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetR(void)
{
 8006e70:	b480      	push	{r7}
 8006e72:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR));
 8006e74:	4b04      	ldr	r3, [pc, #16]	; (8006e88 <LL_RCC_PLL_GetR+0x18>)
 8006e76:	68db      	ldr	r3, [r3, #12]
 8006e78:	f003 63c0 	and.w	r3, r3, #100663296	; 0x6000000
}
 8006e7c:	4618      	mov	r0, r3
 8006e7e:	46bd      	mov	sp, r7
 8006e80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e84:	4770      	bx	lr
 8006e86:	bf00      	nop
 8006e88:	40021000 	.word	0x40021000

08006e8c <LL_RCC_PLL_GetDivider>:
  *         @arg @ref LL_RCC_PLLM_DIV_14
  *         @arg @ref LL_RCC_PLLM_DIV_15
  *         @arg @ref LL_RCC_PLLM_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetDivider(void)
{
 8006e8c:	b480      	push	{r7}
 8006e8e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 8006e90:	4b04      	ldr	r3, [pc, #16]	; (8006ea4 <LL_RCC_PLL_GetDivider+0x18>)
 8006e92:	68db      	ldr	r3, [r3, #12]
 8006e94:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 8006e98:	4618      	mov	r0, r3
 8006e9a:	46bd      	mov	sp, r7
 8006e9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ea0:	4770      	bx	lr
 8006ea2:	bf00      	nop
 8006ea4:	40021000 	.word	0x40021000

08006ea8 <LL_RCC_GetUSARTClockFreq>:
  *
  * @retval USART clock frequency (in Hz)
  *         - @ref  LL_RCC_PERIPH_FREQUENCY_NO indicates that oscillator (HSI or LSE) is not ready
  */
uint32_t LL_RCC_GetUSARTClockFreq(uint32_t USARTxSource)
{
 8006ea8:	b580      	push	{r7, lr}
 8006eaa:	b084      	sub	sp, #16
 8006eac:	af00      	add	r7, sp, #0
 8006eae:	6078      	str	r0, [r7, #4]
  uint32_t usart_frequency = LL_RCC_PERIPH_FREQUENCY_NO;
 8006eb0:	2300      	movs	r3, #0
 8006eb2:	60fb      	str	r3, [r7, #12]

  /* Check parameter */
  assert_param(IS_LL_RCC_USART_CLKSOURCE(USARTxSource));

  if (USARTxSource == LL_RCC_USART1_CLKSOURCE)
 8006eb4:	687b      	ldr	r3, [r7, #4]
 8006eb6:	2b03      	cmp	r3, #3
 8006eb8:	d132      	bne.n	8006f20 <LL_RCC_GetUSARTClockFreq+0x78>
  {
    /* USART1CLK clock frequency */
    switch (LL_RCC_GetUSARTClockSource(USARTxSource))
 8006eba:	6878      	ldr	r0, [r7, #4]
 8006ebc:	f7ff ff94 	bl	8006de8 <LL_RCC_GetUSARTClockSource>
 8006ec0:	4603      	mov	r3, r0
 8006ec2:	f1b3 1f03 	cmp.w	r3, #196611	; 0x30003
 8006ec6:	d016      	beq.n	8006ef6 <LL_RCC_GetUSARTClockFreq+0x4e>
 8006ec8:	f1b3 1f03 	cmp.w	r3, #196611	; 0x30003
 8006ecc:	d81c      	bhi.n	8006f08 <LL_RCC_GetUSARTClockFreq+0x60>
 8006ece:	4a52      	ldr	r2, [pc, #328]	; (8007018 <LL_RCC_GetUSARTClockFreq+0x170>)
 8006ed0:	4293      	cmp	r3, r2
 8006ed2:	d003      	beq.n	8006edc <LL_RCC_GetUSARTClockFreq+0x34>
 8006ed4:	4a51      	ldr	r2, [pc, #324]	; (800701c <LL_RCC_GetUSARTClockFreq+0x174>)
 8006ed6:	4293      	cmp	r3, r2
 8006ed8:	d004      	beq.n	8006ee4 <LL_RCC_GetUSARTClockFreq+0x3c>
 8006eda:	e015      	b.n	8006f08 <LL_RCC_GetUSARTClockFreq+0x60>
    {
      case LL_RCC_USART1_CLKSOURCE_SYSCLK: /* USART1 Clock is System Clock */
        usart_frequency = RCC_GetSystemClockFreq();
 8006edc:	f000 f934 	bl	8007148 <RCC_GetSystemClockFreq>
 8006ee0:	60f8      	str	r0, [r7, #12]
        break;
 8006ee2:	e094      	b.n	800700e <LL_RCC_GetUSARTClockFreq+0x166>

      case LL_RCC_USART1_CLKSOURCE_HSI:    /* USART1 Clock is HSI Osc. */
        if (LL_RCC_HSI_IsReady() != 0U)
 8006ee4:	f7ff ff20 	bl	8006d28 <LL_RCC_HSI_IsReady>
 8006ee8:	4603      	mov	r3, r0
 8006eea:	2b00      	cmp	r3, #0
 8006eec:	f000 8082 	beq.w	8006ff4 <LL_RCC_GetUSARTClockFreq+0x14c>
        {
          usart_frequency = HSI_VALUE;
 8006ef0:	4b4b      	ldr	r3, [pc, #300]	; (8007020 <LL_RCC_GetUSARTClockFreq+0x178>)
 8006ef2:	60fb      	str	r3, [r7, #12]
        }
        break;
 8006ef4:	e07e      	b.n	8006ff4 <LL_RCC_GetUSARTClockFreq+0x14c>

      case LL_RCC_USART1_CLKSOURCE_LSE:    /* USART1 Clock is LSE Osc. */
        if (LL_RCC_LSE_IsReady() != 0U)
 8006ef6:	f7ff ff2b 	bl	8006d50 <LL_RCC_LSE_IsReady>
 8006efa:	4603      	mov	r3, r0
 8006efc:	2b00      	cmp	r3, #0
 8006efe:	d07b      	beq.n	8006ff8 <LL_RCC_GetUSARTClockFreq+0x150>
        {
          usart_frequency = LSE_VALUE;
 8006f00:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006f04:	60fb      	str	r3, [r7, #12]
        }
        break;
 8006f06:	e077      	b.n	8006ff8 <LL_RCC_GetUSARTClockFreq+0x150>

      case LL_RCC_USART1_CLKSOURCE_PCLK2:  /* USART1 Clock is PCLK2 */
      default:
        usart_frequency = RCC_GetPCLK2ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 8006f08:	f000 f91e 	bl	8007148 <RCC_GetSystemClockFreq>
 8006f0c:	4603      	mov	r3, r0
 8006f0e:	4618      	mov	r0, r3
 8006f10:	f000 f940 	bl	8007194 <RCC_GetHCLKClockFreq>
 8006f14:	4603      	mov	r3, r0
 8006f16:	4618      	mov	r0, r3
 8006f18:	f000 f96a 	bl	80071f0 <RCC_GetPCLK2ClockFreq>
 8006f1c:	60f8      	str	r0, [r7, #12]
        break;
 8006f1e:	e076      	b.n	800700e <LL_RCC_GetUSARTClockFreq+0x166>
    }
  }
  else if (USARTxSource == LL_RCC_USART2_CLKSOURCE)
 8006f20:	687b      	ldr	r3, [r7, #4]
 8006f22:	2b0c      	cmp	r3, #12
 8006f24:	d131      	bne.n	8006f8a <LL_RCC_GetUSARTClockFreq+0xe2>
  {
    /* USART2CLK clock frequency */
    switch (LL_RCC_GetUSARTClockSource(USARTxSource))
 8006f26:	6878      	ldr	r0, [r7, #4]
 8006f28:	f7ff ff5e 	bl	8006de8 <LL_RCC_GetUSARTClockSource>
 8006f2c:	4603      	mov	r3, r0
 8006f2e:	f1b3 1f0c 	cmp.w	r3, #786444	; 0xc000c
 8006f32:	d015      	beq.n	8006f60 <LL_RCC_GetUSARTClockFreq+0xb8>
 8006f34:	f1b3 1f0c 	cmp.w	r3, #786444	; 0xc000c
 8006f38:	d81b      	bhi.n	8006f72 <LL_RCC_GetUSARTClockFreq+0xca>
 8006f3a:	4a3a      	ldr	r2, [pc, #232]	; (8007024 <LL_RCC_GetUSARTClockFreq+0x17c>)
 8006f3c:	4293      	cmp	r3, r2
 8006f3e:	d003      	beq.n	8006f48 <LL_RCC_GetUSARTClockFreq+0xa0>
 8006f40:	4a39      	ldr	r2, [pc, #228]	; (8007028 <LL_RCC_GetUSARTClockFreq+0x180>)
 8006f42:	4293      	cmp	r3, r2
 8006f44:	d004      	beq.n	8006f50 <LL_RCC_GetUSARTClockFreq+0xa8>
 8006f46:	e014      	b.n	8006f72 <LL_RCC_GetUSARTClockFreq+0xca>
    {
      case LL_RCC_USART2_CLKSOURCE_SYSCLK: /* USART2 Clock is System Clock */
        usart_frequency = RCC_GetSystemClockFreq();
 8006f48:	f000 f8fe 	bl	8007148 <RCC_GetSystemClockFreq>
 8006f4c:	60f8      	str	r0, [r7, #12]
        break;
 8006f4e:	e05e      	b.n	800700e <LL_RCC_GetUSARTClockFreq+0x166>

      case LL_RCC_USART2_CLKSOURCE_HSI:    /* USART2 Clock is HSI Osc. */
        if (LL_RCC_HSI_IsReady() != 0U)
 8006f50:	f7ff feea 	bl	8006d28 <LL_RCC_HSI_IsReady>
 8006f54:	4603      	mov	r3, r0
 8006f56:	2b00      	cmp	r3, #0
 8006f58:	d050      	beq.n	8006ffc <LL_RCC_GetUSARTClockFreq+0x154>
        {
          usart_frequency = HSI_VALUE;
 8006f5a:	4b31      	ldr	r3, [pc, #196]	; (8007020 <LL_RCC_GetUSARTClockFreq+0x178>)
 8006f5c:	60fb      	str	r3, [r7, #12]
        }
        break;
 8006f5e:	e04d      	b.n	8006ffc <LL_RCC_GetUSARTClockFreq+0x154>

      case LL_RCC_USART2_CLKSOURCE_LSE:    /* USART2 Clock is LSE Osc. */
        if (LL_RCC_LSE_IsReady() != 0U)
 8006f60:	f7ff fef6 	bl	8006d50 <LL_RCC_LSE_IsReady>
 8006f64:	4603      	mov	r3, r0
 8006f66:	2b00      	cmp	r3, #0
 8006f68:	d04a      	beq.n	8007000 <LL_RCC_GetUSARTClockFreq+0x158>
        {
          usart_frequency = LSE_VALUE;
 8006f6a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006f6e:	60fb      	str	r3, [r7, #12]
        }
        break;
 8006f70:	e046      	b.n	8007000 <LL_RCC_GetUSARTClockFreq+0x158>

      case LL_RCC_USART2_CLKSOURCE_PCLK1:  /* USART2 Clock is PCLK1 */
      default:
        usart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 8006f72:	f000 f8e9 	bl	8007148 <RCC_GetSystemClockFreq>
 8006f76:	4603      	mov	r3, r0
 8006f78:	4618      	mov	r0, r3
 8006f7a:	f000 f90b 	bl	8007194 <RCC_GetHCLKClockFreq>
 8006f7e:	4603      	mov	r3, r0
 8006f80:	4618      	mov	r0, r3
 8006f82:	f000 f91f 	bl	80071c4 <RCC_GetPCLK1ClockFreq>
 8006f86:	60f8      	str	r0, [r7, #12]
        break;
 8006f88:	e041      	b.n	800700e <LL_RCC_GetUSARTClockFreq+0x166>
    }
  }
  else
  {
    if (USARTxSource == LL_RCC_USART3_CLKSOURCE)
 8006f8a:	687b      	ldr	r3, [r7, #4]
 8006f8c:	2b30      	cmp	r3, #48	; 0x30
 8006f8e:	d139      	bne.n	8007004 <LL_RCC_GetUSARTClockFreq+0x15c>
    {
      /* USART3CLK clock frequency */
      switch (LL_RCC_GetUSARTClockSource(USARTxSource))
 8006f90:	6878      	ldr	r0, [r7, #4]
 8006f92:	f7ff ff29 	bl	8006de8 <LL_RCC_GetUSARTClockSource>
 8006f96:	4603      	mov	r3, r0
 8006f98:	f1b3 1f30 	cmp.w	r3, #3145776	; 0x300030
 8006f9c:	d015      	beq.n	8006fca <LL_RCC_GetUSARTClockFreq+0x122>
 8006f9e:	f1b3 1f30 	cmp.w	r3, #3145776	; 0x300030
 8006fa2:	d81b      	bhi.n	8006fdc <LL_RCC_GetUSARTClockFreq+0x134>
 8006fa4:	4a21      	ldr	r2, [pc, #132]	; (800702c <LL_RCC_GetUSARTClockFreq+0x184>)
 8006fa6:	4293      	cmp	r3, r2
 8006fa8:	d003      	beq.n	8006fb2 <LL_RCC_GetUSARTClockFreq+0x10a>
 8006faa:	4a21      	ldr	r2, [pc, #132]	; (8007030 <LL_RCC_GetUSARTClockFreq+0x188>)
 8006fac:	4293      	cmp	r3, r2
 8006fae:	d004      	beq.n	8006fba <LL_RCC_GetUSARTClockFreq+0x112>
 8006fb0:	e014      	b.n	8006fdc <LL_RCC_GetUSARTClockFreq+0x134>
      {
        case LL_RCC_USART3_CLKSOURCE_SYSCLK: /* USART3 Clock is System Clock */
          usart_frequency = RCC_GetSystemClockFreq();
 8006fb2:	f000 f8c9 	bl	8007148 <RCC_GetSystemClockFreq>
 8006fb6:	60f8      	str	r0, [r7, #12]
          break;
 8006fb8:	e029      	b.n	800700e <LL_RCC_GetUSARTClockFreq+0x166>

        case LL_RCC_USART3_CLKSOURCE_HSI:    /* USART3 Clock is HSI Osc. */
          if (LL_RCC_HSI_IsReady() != 0U)
 8006fba:	f7ff feb5 	bl	8006d28 <LL_RCC_HSI_IsReady>
 8006fbe:	4603      	mov	r3, r0
 8006fc0:	2b00      	cmp	r3, #0
 8006fc2:	d021      	beq.n	8007008 <LL_RCC_GetUSARTClockFreq+0x160>
          {
            usart_frequency = HSI_VALUE;
 8006fc4:	4b16      	ldr	r3, [pc, #88]	; (8007020 <LL_RCC_GetUSARTClockFreq+0x178>)
 8006fc6:	60fb      	str	r3, [r7, #12]
          }
          break;
 8006fc8:	e01e      	b.n	8007008 <LL_RCC_GetUSARTClockFreq+0x160>

        case LL_RCC_USART3_CLKSOURCE_LSE:    /* USART3 Clock is LSE Osc. */
          if (LL_RCC_LSE_IsReady() != 0U)
 8006fca:	f7ff fec1 	bl	8006d50 <LL_RCC_LSE_IsReady>
 8006fce:	4603      	mov	r3, r0
 8006fd0:	2b00      	cmp	r3, #0
 8006fd2:	d01b      	beq.n	800700c <LL_RCC_GetUSARTClockFreq+0x164>
          {
            usart_frequency = LSE_VALUE;
 8006fd4:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006fd8:	60fb      	str	r3, [r7, #12]
          }
          break;
 8006fda:	e017      	b.n	800700c <LL_RCC_GetUSARTClockFreq+0x164>

        case LL_RCC_USART3_CLKSOURCE_PCLK1:  /* USART3 Clock is PCLK1 */
        default:
          usart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 8006fdc:	f000 f8b4 	bl	8007148 <RCC_GetSystemClockFreq>
 8006fe0:	4603      	mov	r3, r0
 8006fe2:	4618      	mov	r0, r3
 8006fe4:	f000 f8d6 	bl	8007194 <RCC_GetHCLKClockFreq>
 8006fe8:	4603      	mov	r3, r0
 8006fea:	4618      	mov	r0, r3
 8006fec:	f000 f8ea 	bl	80071c4 <RCC_GetPCLK1ClockFreq>
 8006ff0:	60f8      	str	r0, [r7, #12]
          break;
 8006ff2:	e00c      	b.n	800700e <LL_RCC_GetUSARTClockFreq+0x166>
        break;
 8006ff4:	bf00      	nop
 8006ff6:	e00a      	b.n	800700e <LL_RCC_GetUSARTClockFreq+0x166>
        break;
 8006ff8:	bf00      	nop
 8006ffa:	e008      	b.n	800700e <LL_RCC_GetUSARTClockFreq+0x166>
        break;
 8006ffc:	bf00      	nop
 8006ffe:	e006      	b.n	800700e <LL_RCC_GetUSARTClockFreq+0x166>
        break;
 8007000:	bf00      	nop
 8007002:	e004      	b.n	800700e <LL_RCC_GetUSARTClockFreq+0x166>
      }
    }
 8007004:	bf00      	nop
 8007006:	e002      	b.n	800700e <LL_RCC_GetUSARTClockFreq+0x166>
          break;
 8007008:	bf00      	nop
 800700a:	e000      	b.n	800700e <LL_RCC_GetUSARTClockFreq+0x166>
          break;
 800700c:	bf00      	nop
  }
  return usart_frequency;
 800700e:	68fb      	ldr	r3, [r7, #12]
}
 8007010:	4618      	mov	r0, r3
 8007012:	3710      	adds	r7, #16
 8007014:	46bd      	mov	sp, r7
 8007016:	bd80      	pop	{r7, pc}
 8007018:	00030001 	.word	0x00030001
 800701c:	00030002 	.word	0x00030002
 8007020:	00f42400 	.word	0x00f42400
 8007024:	000c0004 	.word	0x000c0004
 8007028:	000c0008 	.word	0x000c0008
 800702c:	00300010 	.word	0x00300010
 8007030:	00300020 	.word	0x00300020

08007034 <LL_RCC_GetUARTClockFreq>:
  *         (*) value not defined in all devices.
  * @retval UART clock frequency (in Hz)
  *         - @ref  LL_RCC_PERIPH_FREQUENCY_NO indicates that oscillator (HSI or LSE) is not ready
  */
uint32_t LL_RCC_GetUARTClockFreq(uint32_t UARTxSource)
{
 8007034:	b580      	push	{r7, lr}
 8007036:	b084      	sub	sp, #16
 8007038:	af00      	add	r7, sp, #0
 800703a:	6078      	str	r0, [r7, #4]
  uint32_t uart_frequency = LL_RCC_PERIPH_FREQUENCY_NO;
 800703c:	2300      	movs	r3, #0
 800703e:	60fb      	str	r3, [r7, #12]

  /* Check parameter */
  assert_param(IS_LL_RCC_UART_CLKSOURCE(UARTxSource));

  if (UARTxSource == LL_RCC_UART4_CLKSOURCE)
 8007040:	687b      	ldr	r3, [r7, #4]
 8007042:	2bc0      	cmp	r3, #192	; 0xc0
 8007044:	d131      	bne.n	80070aa <LL_RCC_GetUARTClockFreq+0x76>
  {
    /* UART4CLK clock frequency */
    switch (LL_RCC_GetUARTClockSource(UARTxSource))
 8007046:	6878      	ldr	r0, [r7, #4]
 8007048:	f7ff fee2 	bl	8006e10 <LL_RCC_GetUARTClockSource>
 800704c:	4603      	mov	r3, r0
 800704e:	f1b3 1fc0 	cmp.w	r3, #12583104	; 0xc000c0
 8007052:	d015      	beq.n	8007080 <LL_RCC_GetUARTClockFreq+0x4c>
 8007054:	f1b3 1fc0 	cmp.w	r3, #12583104	; 0xc000c0
 8007058:	d81b      	bhi.n	8007092 <LL_RCC_GetUARTClockFreq+0x5e>
 800705a:	4a36      	ldr	r2, [pc, #216]	; (8007134 <LL_RCC_GetUARTClockFreq+0x100>)
 800705c:	4293      	cmp	r3, r2
 800705e:	d003      	beq.n	8007068 <LL_RCC_GetUARTClockFreq+0x34>
 8007060:	4a35      	ldr	r2, [pc, #212]	; (8007138 <LL_RCC_GetUARTClockFreq+0x104>)
 8007062:	4293      	cmp	r3, r2
 8007064:	d004      	beq.n	8007070 <LL_RCC_GetUARTClockFreq+0x3c>
 8007066:	e014      	b.n	8007092 <LL_RCC_GetUARTClockFreq+0x5e>
    {
      case LL_RCC_UART4_CLKSOURCE_SYSCLK: /* UART4 Clock is System Clock */
        uart_frequency = RCC_GetSystemClockFreq();
 8007068:	f000 f86e 	bl	8007148 <RCC_GetSystemClockFreq>
 800706c:	60f8      	str	r0, [r7, #12]
        break;
 800706e:	e021      	b.n	80070b4 <LL_RCC_GetUARTClockFreq+0x80>

      case LL_RCC_UART4_CLKSOURCE_HSI:    /* UART4 Clock is HSI Osc. */
        if (LL_RCC_HSI_IsReady() != 0U)
 8007070:	f7ff fe5a 	bl	8006d28 <LL_RCC_HSI_IsReady>
 8007074:	4603      	mov	r3, r0
 8007076:	2b00      	cmp	r3, #0
 8007078:	d019      	beq.n	80070ae <LL_RCC_GetUARTClockFreq+0x7a>
        {
          uart_frequency = HSI_VALUE;
 800707a:	4b30      	ldr	r3, [pc, #192]	; (800713c <LL_RCC_GetUARTClockFreq+0x108>)
 800707c:	60fb      	str	r3, [r7, #12]
        }
        break;
 800707e:	e016      	b.n	80070ae <LL_RCC_GetUARTClockFreq+0x7a>

      case LL_RCC_UART4_CLKSOURCE_LSE:    /* UART4 Clock is LSE Osc. */
        if (LL_RCC_LSE_IsReady() != 0U)
 8007080:	f7ff fe66 	bl	8006d50 <LL_RCC_LSE_IsReady>
 8007084:	4603      	mov	r3, r0
 8007086:	2b00      	cmp	r3, #0
 8007088:	d013      	beq.n	80070b2 <LL_RCC_GetUARTClockFreq+0x7e>
        {
          uart_frequency = LSE_VALUE;
 800708a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800708e:	60fb      	str	r3, [r7, #12]
        }
        break;
 8007090:	e00f      	b.n	80070b2 <LL_RCC_GetUARTClockFreq+0x7e>

      case LL_RCC_UART4_CLKSOURCE_PCLK1:  /* UART4 Clock is PCLK1 */
      default:
        uart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 8007092:	f000 f859 	bl	8007148 <RCC_GetSystemClockFreq>
 8007096:	4603      	mov	r3, r0
 8007098:	4618      	mov	r0, r3
 800709a:	f000 f87b 	bl	8007194 <RCC_GetHCLKClockFreq>
 800709e:	4603      	mov	r3, r0
 80070a0:	4618      	mov	r0, r3
 80070a2:	f000 f88f 	bl	80071c4 <RCC_GetPCLK1ClockFreq>
 80070a6:	60f8      	str	r0, [r7, #12]
        break;
 80070a8:	e004      	b.n	80070b4 <LL_RCC_GetUARTClockFreq+0x80>
    }
  }
 80070aa:	bf00      	nop
 80070ac:	e002      	b.n	80070b4 <LL_RCC_GetUARTClockFreq+0x80>
        break;
 80070ae:	bf00      	nop
 80070b0:	e000      	b.n	80070b4 <LL_RCC_GetUARTClockFreq+0x80>
        break;
 80070b2:	bf00      	nop

#if defined(RCC_CCIPR_UART5SEL)
  if (UARTxSource == LL_RCC_UART5_CLKSOURCE)
 80070b4:	687b      	ldr	r3, [r7, #4]
 80070b6:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80070ba:	d131      	bne.n	8007120 <LL_RCC_GetUARTClockFreq+0xec>
  {
    /* UART5CLK clock frequency */
    switch (LL_RCC_GetUARTClockSource(UARTxSource))
 80070bc:	6878      	ldr	r0, [r7, #4]
 80070be:	f7ff fea7 	bl	8006e10 <LL_RCC_GetUARTClockSource>
 80070c2:	4603      	mov	r3, r0
 80070c4:	f1b3 2f03 	cmp.w	r3, #50332416	; 0x3000300
 80070c8:	d015      	beq.n	80070f6 <LL_RCC_GetUARTClockFreq+0xc2>
 80070ca:	f1b3 2f03 	cmp.w	r3, #50332416	; 0x3000300
 80070ce:	d81b      	bhi.n	8007108 <LL_RCC_GetUARTClockFreq+0xd4>
 80070d0:	4a1b      	ldr	r2, [pc, #108]	; (8007140 <LL_RCC_GetUARTClockFreq+0x10c>)
 80070d2:	4293      	cmp	r3, r2
 80070d4:	d003      	beq.n	80070de <LL_RCC_GetUARTClockFreq+0xaa>
 80070d6:	4a1b      	ldr	r2, [pc, #108]	; (8007144 <LL_RCC_GetUARTClockFreq+0x110>)
 80070d8:	4293      	cmp	r3, r2
 80070da:	d004      	beq.n	80070e6 <LL_RCC_GetUARTClockFreq+0xb2>
 80070dc:	e014      	b.n	8007108 <LL_RCC_GetUARTClockFreq+0xd4>
    {
      case LL_RCC_UART5_CLKSOURCE_SYSCLK: /* UART5 Clock is System Clock */
        uart_frequency = RCC_GetSystemClockFreq();
 80070de:	f000 f833 	bl	8007148 <RCC_GetSystemClockFreq>
 80070e2:	60f8      	str	r0, [r7, #12]
        break;
 80070e4:	e021      	b.n	800712a <LL_RCC_GetUARTClockFreq+0xf6>

      case LL_RCC_UART5_CLKSOURCE_HSI:    /* UART5 Clock is HSI Osc. */
        if (LL_RCC_HSI_IsReady() != 0U)
 80070e6:	f7ff fe1f 	bl	8006d28 <LL_RCC_HSI_IsReady>
 80070ea:	4603      	mov	r3, r0
 80070ec:	2b00      	cmp	r3, #0
 80070ee:	d019      	beq.n	8007124 <LL_RCC_GetUARTClockFreq+0xf0>
        {
          uart_frequency = HSI_VALUE;
 80070f0:	4b12      	ldr	r3, [pc, #72]	; (800713c <LL_RCC_GetUARTClockFreq+0x108>)
 80070f2:	60fb      	str	r3, [r7, #12]
        }
        break;
 80070f4:	e016      	b.n	8007124 <LL_RCC_GetUARTClockFreq+0xf0>

      case LL_RCC_UART5_CLKSOURCE_LSE:    /* UART5 Clock is LSE Osc. */
        if (LL_RCC_LSE_IsReady() != 0U)
 80070f6:	f7ff fe2b 	bl	8006d50 <LL_RCC_LSE_IsReady>
 80070fa:	4603      	mov	r3, r0
 80070fc:	2b00      	cmp	r3, #0
 80070fe:	d013      	beq.n	8007128 <LL_RCC_GetUARTClockFreq+0xf4>
        {
          uart_frequency = LSE_VALUE;
 8007100:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007104:	60fb      	str	r3, [r7, #12]
        }
        break;
 8007106:	e00f      	b.n	8007128 <LL_RCC_GetUARTClockFreq+0xf4>

      case LL_RCC_UART5_CLKSOURCE_PCLK1:  /* UART5 Clock is PCLK1 */
      default:
        uart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 8007108:	f000 f81e 	bl	8007148 <RCC_GetSystemClockFreq>
 800710c:	4603      	mov	r3, r0
 800710e:	4618      	mov	r0, r3
 8007110:	f000 f840 	bl	8007194 <RCC_GetHCLKClockFreq>
 8007114:	4603      	mov	r3, r0
 8007116:	4618      	mov	r0, r3
 8007118:	f000 f854 	bl	80071c4 <RCC_GetPCLK1ClockFreq>
 800711c:	60f8      	str	r0, [r7, #12]
        break;
 800711e:	e004      	b.n	800712a <LL_RCC_GetUARTClockFreq+0xf6>
    }
  }
 8007120:	bf00      	nop
 8007122:	e002      	b.n	800712a <LL_RCC_GetUARTClockFreq+0xf6>
        break;
 8007124:	bf00      	nop
 8007126:	e000      	b.n	800712a <LL_RCC_GetUARTClockFreq+0xf6>
        break;
 8007128:	bf00      	nop
#endif /* RCC_CCIPR_UART5SEL */

  return uart_frequency;
 800712a:	68fb      	ldr	r3, [r7, #12]
}
 800712c:	4618      	mov	r0, r3
 800712e:	3710      	adds	r7, #16
 8007130:	46bd      	mov	sp, r7
 8007132:	bd80      	pop	{r7, pc}
 8007134:	00c00040 	.word	0x00c00040
 8007138:	00c00080 	.word	0x00c00080
 800713c:	00f42400 	.word	0x00f42400
 8007140:	03000100 	.word	0x03000100
 8007144:	03000200 	.word	0x03000200

08007148 <RCC_GetSystemClockFreq>:
/**
  * @brief  Return SYSTEM clock frequency
  * @retval SYSTEM clock frequency (in Hz)
  */
static uint32_t RCC_GetSystemClockFreq(void)
{
 8007148:	b580      	push	{r7, lr}
 800714a:	b082      	sub	sp, #8
 800714c:	af00      	add	r7, sp, #0
  uint32_t frequency;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (LL_RCC_GetSysClkSource())
 800714e:	f7ff fe13 	bl	8006d78 <LL_RCC_GetSysClkSource>
 8007152:	4603      	mov	r3, r0
 8007154:	2b0c      	cmp	r3, #12
 8007156:	d00c      	beq.n	8007172 <RCC_GetSystemClockFreq+0x2a>
 8007158:	2b0c      	cmp	r3, #12
 800715a:	d80e      	bhi.n	800717a <RCC_GetSystemClockFreq+0x32>
 800715c:	2b04      	cmp	r3, #4
 800715e:	d002      	beq.n	8007166 <RCC_GetSystemClockFreq+0x1e>
 8007160:	2b08      	cmp	r3, #8
 8007162:	d003      	beq.n	800716c <RCC_GetSystemClockFreq+0x24>
 8007164:	e009      	b.n	800717a <RCC_GetSystemClockFreq+0x32>
  {
    case LL_RCC_SYS_CLKSOURCE_STATUS_HSI:  /* HSI used as system clock  source */
      frequency = HSI_VALUE;
 8007166:	4b09      	ldr	r3, [pc, #36]	; (800718c <RCC_GetSystemClockFreq+0x44>)
 8007168:	607b      	str	r3, [r7, #4]
      break;
 800716a:	e009      	b.n	8007180 <RCC_GetSystemClockFreq+0x38>

    case LL_RCC_SYS_CLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
      frequency = HSE_VALUE;
 800716c:	4b08      	ldr	r3, [pc, #32]	; (8007190 <RCC_GetSystemClockFreq+0x48>)
 800716e:	607b      	str	r3, [r7, #4]
      break;
 8007170:	e006      	b.n	8007180 <RCC_GetSystemClockFreq+0x38>

    case LL_RCC_SYS_CLKSOURCE_STATUS_PLL:  /* PLL used as system clock  source */
      frequency = RCC_PLL_GetFreqDomain_SYS();
 8007172:	f000 f853 	bl	800721c <RCC_PLL_GetFreqDomain_SYS>
 8007176:	6078      	str	r0, [r7, #4]
      break;
 8007178:	e002      	b.n	8007180 <RCC_GetSystemClockFreq+0x38>

    default:
      frequency = HSI_VALUE;
 800717a:	4b04      	ldr	r3, [pc, #16]	; (800718c <RCC_GetSystemClockFreq+0x44>)
 800717c:	607b      	str	r3, [r7, #4]
      break;
 800717e:	bf00      	nop
  }

  return frequency;
 8007180:	687b      	ldr	r3, [r7, #4]
}
 8007182:	4618      	mov	r0, r3
 8007184:	3708      	adds	r7, #8
 8007186:	46bd      	mov	sp, r7
 8007188:	bd80      	pop	{r7, pc}
 800718a:	bf00      	nop
 800718c:	00f42400 	.word	0x00f42400
 8007190:	007a1200 	.word	0x007a1200

08007194 <RCC_GetHCLKClockFreq>:
  * @brief  Return HCLK clock frequency
  * @param  SYSCLK_Frequency SYSCLK clock frequency
  * @retval HCLK clock frequency (in Hz)
  */
static uint32_t RCC_GetHCLKClockFreq(uint32_t SYSCLK_Frequency)
{
 8007194:	b580      	push	{r7, lr}
 8007196:	b082      	sub	sp, #8
 8007198:	af00      	add	r7, sp, #0
 800719a:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  return __LL_RCC_CALC_HCLK_FREQ(SYSCLK_Frequency, LL_RCC_GetAHBPrescaler());
 800719c:	f7ff fdfa 	bl	8006d94 <LL_RCC_GetAHBPrescaler>
 80071a0:	4603      	mov	r3, r0
 80071a2:	091b      	lsrs	r3, r3, #4
 80071a4:	f003 030f 	and.w	r3, r3, #15
 80071a8:	4a05      	ldr	r2, [pc, #20]	; (80071c0 <RCC_GetHCLKClockFreq+0x2c>)
 80071aa:	5cd3      	ldrb	r3, [r2, r3]
 80071ac:	f003 031f 	and.w	r3, r3, #31
 80071b0:	687a      	ldr	r2, [r7, #4]
 80071b2:	fa22 f303 	lsr.w	r3, r2, r3
}
 80071b6:	4618      	mov	r0, r3
 80071b8:	3708      	adds	r7, #8
 80071ba:	46bd      	mov	sp, r7
 80071bc:	bd80      	pop	{r7, pc}
 80071be:	bf00      	nop
 80071c0:	0806c850 	.word	0x0806c850

080071c4 <RCC_GetPCLK1ClockFreq>:
  * @brief  Return PCLK1 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK1 clock frequency (in Hz)
  */
static uint32_t RCC_GetPCLK1ClockFreq(uint32_t HCLK_Frequency)
{
 80071c4:	b580      	push	{r7, lr}
 80071c6:	b082      	sub	sp, #8
 80071c8:	af00      	add	r7, sp, #0
 80071ca:	6078      	str	r0, [r7, #4]
  /* PCLK1 clock frequency */
  return __LL_RCC_CALC_PCLK1_FREQ(HCLK_Frequency, LL_RCC_GetAPB1Prescaler());
 80071cc:	f7ff fdf0 	bl	8006db0 <LL_RCC_GetAPB1Prescaler>
 80071d0:	4603      	mov	r3, r0
 80071d2:	0a1b      	lsrs	r3, r3, #8
 80071d4:	4a05      	ldr	r2, [pc, #20]	; (80071ec <RCC_GetPCLK1ClockFreq+0x28>)
 80071d6:	5cd3      	ldrb	r3, [r2, r3]
 80071d8:	f003 031f 	and.w	r3, r3, #31
 80071dc:	687a      	ldr	r2, [r7, #4]
 80071de:	fa22 f303 	lsr.w	r3, r2, r3
}
 80071e2:	4618      	mov	r0, r3
 80071e4:	3708      	adds	r7, #8
 80071e6:	46bd      	mov	sp, r7
 80071e8:	bd80      	pop	{r7, pc}
 80071ea:	bf00      	nop
 80071ec:	0806c860 	.word	0x0806c860

080071f0 <RCC_GetPCLK2ClockFreq>:
  * @brief  Return PCLK2 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK2 clock frequency (in Hz)
  */
static uint32_t RCC_GetPCLK2ClockFreq(uint32_t HCLK_Frequency)
{
 80071f0:	b580      	push	{r7, lr}
 80071f2:	b082      	sub	sp, #8
 80071f4:	af00      	add	r7, sp, #0
 80071f6:	6078      	str	r0, [r7, #4]
  /* PCLK2 clock frequency */
  return __LL_RCC_CALC_PCLK2_FREQ(HCLK_Frequency, LL_RCC_GetAPB2Prescaler());
 80071f8:	f7ff fde8 	bl	8006dcc <LL_RCC_GetAPB2Prescaler>
 80071fc:	4603      	mov	r3, r0
 80071fe:	0adb      	lsrs	r3, r3, #11
 8007200:	4a05      	ldr	r2, [pc, #20]	; (8007218 <RCC_GetPCLK2ClockFreq+0x28>)
 8007202:	5cd3      	ldrb	r3, [r2, r3]
 8007204:	f003 031f 	and.w	r3, r3, #31
 8007208:	687a      	ldr	r2, [r7, #4]
 800720a:	fa22 f303 	lsr.w	r3, r2, r3
}
 800720e:	4618      	mov	r0, r3
 8007210:	3708      	adds	r7, #8
 8007212:	46bd      	mov	sp, r7
 8007214:	bd80      	pop	{r7, pc}
 8007216:	bf00      	nop
 8007218:	0806c860 	.word	0x0806c860

0800721c <RCC_PLL_GetFreqDomain_SYS>:
/**
  * @brief  Return PLL clock frequency used for system domain
  * @retval PLL clock frequency (in Hz)
  */
static uint32_t RCC_PLL_GetFreqDomain_SYS(void)
{
 800721c:	b590      	push	{r4, r7, lr}
 800721e:	b083      	sub	sp, #12
 8007220:	af00      	add	r7, sp, #0
  uint32_t pllinputfreq, pllsource;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
  */
  pllsource = LL_RCC_PLL_GetMainSource();
 8007222:	f7ff fe09 	bl	8006e38 <LL_RCC_PLL_GetMainSource>
 8007226:	6038      	str	r0, [r7, #0]

  switch (pllsource)
 8007228:	683b      	ldr	r3, [r7, #0]
 800722a:	2b02      	cmp	r3, #2
 800722c:	d003      	beq.n	8007236 <RCC_PLL_GetFreqDomain_SYS+0x1a>
 800722e:	683b      	ldr	r3, [r7, #0]
 8007230:	2b03      	cmp	r3, #3
 8007232:	d003      	beq.n	800723c <RCC_PLL_GetFreqDomain_SYS+0x20>
 8007234:	e005      	b.n	8007242 <RCC_PLL_GetFreqDomain_SYS+0x26>
  {
    case LL_RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllinputfreq = HSI_VALUE;
 8007236:	4b11      	ldr	r3, [pc, #68]	; (800727c <RCC_PLL_GetFreqDomain_SYS+0x60>)
 8007238:	607b      	str	r3, [r7, #4]
      break;
 800723a:	e005      	b.n	8007248 <RCC_PLL_GetFreqDomain_SYS+0x2c>

    case LL_RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllinputfreq = HSE_VALUE;
 800723c:	4b10      	ldr	r3, [pc, #64]	; (8007280 <RCC_PLL_GetFreqDomain_SYS+0x64>)
 800723e:	607b      	str	r3, [r7, #4]
      break;
 8007240:	e002      	b.n	8007248 <RCC_PLL_GetFreqDomain_SYS+0x2c>

    default:
      pllinputfreq = HSI_VALUE;
 8007242:	4b0e      	ldr	r3, [pc, #56]	; (800727c <RCC_PLL_GetFreqDomain_SYS+0x60>)
 8007244:	607b      	str	r3, [r7, #4]
      break;
 8007246:	bf00      	nop
  }
  return __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 8007248:	f7ff fe04 	bl	8006e54 <LL_RCC_PLL_GetN>
 800724c:	4602      	mov	r2, r0
 800724e:	687b      	ldr	r3, [r7, #4]
 8007250:	fb03 f402 	mul.w	r4, r3, r2
 8007254:	f7ff fe1a 	bl	8006e8c <LL_RCC_PLL_GetDivider>
 8007258:	4603      	mov	r3, r0
 800725a:	091b      	lsrs	r3, r3, #4
 800725c:	3301      	adds	r3, #1
 800725e:	fbb4 f4f3 	udiv	r4, r4, r3
 8007262:	f7ff fe05 	bl	8006e70 <LL_RCC_PLL_GetR>
 8007266:	4603      	mov	r3, r0
 8007268:	0e5b      	lsrs	r3, r3, #25
 800726a:	3301      	adds	r3, #1
 800726c:	005b      	lsls	r3, r3, #1
 800726e:	fbb4 f3f3 	udiv	r3, r4, r3
                                   LL_RCC_PLL_GetN(), LL_RCC_PLL_GetR());
}
 8007272:	4618      	mov	r0, r3
 8007274:	370c      	adds	r7, #12
 8007276:	46bd      	mov	sp, r7
 8007278:	bd90      	pop	{r4, r7, pc}
 800727a:	bf00      	nop
 800727c:	00f42400 	.word	0x00f42400
 8007280:	007a1200 	.word	0x007a1200

08007284 <LL_TIM_SetPrescaler>:
{
 8007284:	b480      	push	{r7}
 8007286:	b083      	sub	sp, #12
 8007288:	af00      	add	r7, sp, #0
 800728a:	6078      	str	r0, [r7, #4]
 800728c:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->PSC, Prescaler);
 800728e:	687b      	ldr	r3, [r7, #4]
 8007290:	683a      	ldr	r2, [r7, #0]
 8007292:	629a      	str	r2, [r3, #40]	; 0x28
}
 8007294:	bf00      	nop
 8007296:	370c      	adds	r7, #12
 8007298:	46bd      	mov	sp, r7
 800729a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800729e:	4770      	bx	lr

080072a0 <LL_TIM_SetAutoReload>:
{
 80072a0:	b480      	push	{r7}
 80072a2:	b083      	sub	sp, #12
 80072a4:	af00      	add	r7, sp, #0
 80072a6:	6078      	str	r0, [r7, #4]
 80072a8:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->ARR, AutoReload);
 80072aa:	687b      	ldr	r3, [r7, #4]
 80072ac:	683a      	ldr	r2, [r7, #0]
 80072ae:	62da      	str	r2, [r3, #44]	; 0x2c
}
 80072b0:	bf00      	nop
 80072b2:	370c      	adds	r7, #12
 80072b4:	46bd      	mov	sp, r7
 80072b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072ba:	4770      	bx	lr

080072bc <LL_TIM_SetRepetitionCounter>:
{
 80072bc:	b480      	push	{r7}
 80072be:	b083      	sub	sp, #12
 80072c0:	af00      	add	r7, sp, #0
 80072c2:	6078      	str	r0, [r7, #4]
 80072c4:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->RCR, RepetitionCounter);
 80072c6:	687b      	ldr	r3, [r7, #4]
 80072c8:	683a      	ldr	r2, [r7, #0]
 80072ca:	631a      	str	r2, [r3, #48]	; 0x30
}
 80072cc:	bf00      	nop
 80072ce:	370c      	adds	r7, #12
 80072d0:	46bd      	mov	sp, r7
 80072d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072d6:	4770      	bx	lr

080072d8 <LL_TIM_OC_SetCompareCH1>:
{
 80072d8:	b480      	push	{r7}
 80072da:	b083      	sub	sp, #12
 80072dc:	af00      	add	r7, sp, #0
 80072de:	6078      	str	r0, [r7, #4]
 80072e0:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR1, CompareValue);
 80072e2:	687b      	ldr	r3, [r7, #4]
 80072e4:	683a      	ldr	r2, [r7, #0]
 80072e6:	635a      	str	r2, [r3, #52]	; 0x34
}
 80072e8:	bf00      	nop
 80072ea:	370c      	adds	r7, #12
 80072ec:	46bd      	mov	sp, r7
 80072ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072f2:	4770      	bx	lr

080072f4 <LL_TIM_OC_SetCompareCH2>:
{
 80072f4:	b480      	push	{r7}
 80072f6:	b083      	sub	sp, #12
 80072f8:	af00      	add	r7, sp, #0
 80072fa:	6078      	str	r0, [r7, #4]
 80072fc:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR2, CompareValue);
 80072fe:	687b      	ldr	r3, [r7, #4]
 8007300:	683a      	ldr	r2, [r7, #0]
 8007302:	639a      	str	r2, [r3, #56]	; 0x38
}
 8007304:	bf00      	nop
 8007306:	370c      	adds	r7, #12
 8007308:	46bd      	mov	sp, r7
 800730a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800730e:	4770      	bx	lr

08007310 <LL_TIM_OC_SetCompareCH3>:
{
 8007310:	b480      	push	{r7}
 8007312:	b083      	sub	sp, #12
 8007314:	af00      	add	r7, sp, #0
 8007316:	6078      	str	r0, [r7, #4]
 8007318:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR3, CompareValue);
 800731a:	687b      	ldr	r3, [r7, #4]
 800731c:	683a      	ldr	r2, [r7, #0]
 800731e:	63da      	str	r2, [r3, #60]	; 0x3c
}
 8007320:	bf00      	nop
 8007322:	370c      	adds	r7, #12
 8007324:	46bd      	mov	sp, r7
 8007326:	f85d 7b04 	ldr.w	r7, [sp], #4
 800732a:	4770      	bx	lr

0800732c <LL_TIM_OC_SetCompareCH4>:
{
 800732c:	b480      	push	{r7}
 800732e:	b083      	sub	sp, #12
 8007330:	af00      	add	r7, sp, #0
 8007332:	6078      	str	r0, [r7, #4]
 8007334:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR4, CompareValue);
 8007336:	687b      	ldr	r3, [r7, #4]
 8007338:	683a      	ldr	r2, [r7, #0]
 800733a:	641a      	str	r2, [r3, #64]	; 0x40
}
 800733c:	bf00      	nop
 800733e:	370c      	adds	r7, #12
 8007340:	46bd      	mov	sp, r7
 8007342:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007346:	4770      	bx	lr

08007348 <LL_TIM_OC_SetCompareCH5>:
{
 8007348:	b480      	push	{r7}
 800734a:	b083      	sub	sp, #12
 800734c:	af00      	add	r7, sp, #0
 800734e:	6078      	str	r0, [r7, #4]
 8007350:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->CCR5, TIM_CCR5_CCR5, CompareValue);
 8007352:	687b      	ldr	r3, [r7, #4]
 8007354:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007356:	687b      	ldr	r3, [r7, #4]
 8007358:	683a      	ldr	r2, [r7, #0]
 800735a:	649a      	str	r2, [r3, #72]	; 0x48
}
 800735c:	bf00      	nop
 800735e:	370c      	adds	r7, #12
 8007360:	46bd      	mov	sp, r7
 8007362:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007366:	4770      	bx	lr

08007368 <LL_TIM_OC_SetCompareCH6>:
{
 8007368:	b480      	push	{r7}
 800736a:	b083      	sub	sp, #12
 800736c:	af00      	add	r7, sp, #0
 800736e:	6078      	str	r0, [r7, #4]
 8007370:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR6, CompareValue);
 8007372:	687b      	ldr	r3, [r7, #4]
 8007374:	683a      	ldr	r2, [r7, #0]
 8007376:	64da      	str	r2, [r3, #76]	; 0x4c
}
 8007378:	bf00      	nop
 800737a:	370c      	adds	r7, #12
 800737c:	46bd      	mov	sp, r7
 800737e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007382:	4770      	bx	lr

08007384 <LL_TIM_GenerateEvent_UPDATE>:
  * @rmtoll EGR          UG            LL_TIM_GenerateEvent_UPDATE
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_GenerateEvent_UPDATE(TIM_TypeDef *TIMx)
{
 8007384:	b480      	push	{r7}
 8007386:	b083      	sub	sp, #12
 8007388:	af00      	add	r7, sp, #0
 800738a:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->EGR, TIM_EGR_UG);
 800738c:	687b      	ldr	r3, [r7, #4]
 800738e:	695b      	ldr	r3, [r3, #20]
 8007390:	f043 0201 	orr.w	r2, r3, #1
 8007394:	687b      	ldr	r3, [r7, #4]
 8007396:	615a      	str	r2, [r3, #20]
}
 8007398:	bf00      	nop
 800739a:	370c      	adds	r7, #12
 800739c:	46bd      	mov	sp, r7
 800739e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073a2:	4770      	bx	lr

080073a4 <LL_TIM_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
ErrorStatus LL_TIM_Init(TIM_TypeDef *TIMx, LL_TIM_InitTypeDef *TIM_InitStruct)
{
 80073a4:	b580      	push	{r7, lr}
 80073a6:	b084      	sub	sp, #16
 80073a8:	af00      	add	r7, sp, #0
 80073aa:	6078      	str	r0, [r7, #4]
 80073ac:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(TIMx));
  assert_param(IS_LL_TIM_COUNTERMODE(TIM_InitStruct->CounterMode));
  assert_param(IS_LL_TIM_CLOCKDIVISION(TIM_InitStruct->ClockDivision));

  tmpcr1 = LL_TIM_ReadReg(TIMx, CR1);
 80073ae:	687b      	ldr	r3, [r7, #4]
 80073b0:	681b      	ldr	r3, [r3, #0]
 80073b2:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80073b4:	687b      	ldr	r3, [r7, #4]
 80073b6:	4a43      	ldr	r2, [pc, #268]	; (80074c4 <LL_TIM_Init+0x120>)
 80073b8:	4293      	cmp	r3, r2
 80073ba:	d017      	beq.n	80073ec <LL_TIM_Init+0x48>
 80073bc:	687b      	ldr	r3, [r7, #4]
 80073be:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80073c2:	d013      	beq.n	80073ec <LL_TIM_Init+0x48>
 80073c4:	687b      	ldr	r3, [r7, #4]
 80073c6:	4a40      	ldr	r2, [pc, #256]	; (80074c8 <LL_TIM_Init+0x124>)
 80073c8:	4293      	cmp	r3, r2
 80073ca:	d00f      	beq.n	80073ec <LL_TIM_Init+0x48>
 80073cc:	687b      	ldr	r3, [r7, #4]
 80073ce:	4a3f      	ldr	r2, [pc, #252]	; (80074cc <LL_TIM_Init+0x128>)
 80073d0:	4293      	cmp	r3, r2
 80073d2:	d00b      	beq.n	80073ec <LL_TIM_Init+0x48>
 80073d4:	687b      	ldr	r3, [r7, #4]
 80073d6:	4a3e      	ldr	r2, [pc, #248]	; (80074d0 <LL_TIM_Init+0x12c>)
 80073d8:	4293      	cmp	r3, r2
 80073da:	d007      	beq.n	80073ec <LL_TIM_Init+0x48>
 80073dc:	687b      	ldr	r3, [r7, #4]
 80073de:	4a3d      	ldr	r2, [pc, #244]	; (80074d4 <LL_TIM_Init+0x130>)
 80073e0:	4293      	cmp	r3, r2
 80073e2:	d003      	beq.n	80073ec <LL_TIM_Init+0x48>
 80073e4:	687b      	ldr	r3, [r7, #4]
 80073e6:	4a3c      	ldr	r2, [pc, #240]	; (80074d8 <LL_TIM_Init+0x134>)
 80073e8:	4293      	cmp	r3, r2
 80073ea:	d106      	bne.n	80073fa <LL_TIM_Init+0x56>
  {
    /* Select the Counter Mode */
    MODIFY_REG(tmpcr1, (TIM_CR1_DIR | TIM_CR1_CMS), TIM_InitStruct->CounterMode);
 80073ec:	68fb      	ldr	r3, [r7, #12]
 80073ee:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 80073f2:	683b      	ldr	r3, [r7, #0]
 80073f4:	685b      	ldr	r3, [r3, #4]
 80073f6:	4313      	orrs	r3, r2
 80073f8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80073fa:	687b      	ldr	r3, [r7, #4]
 80073fc:	4a31      	ldr	r2, [pc, #196]	; (80074c4 <LL_TIM_Init+0x120>)
 80073fe:	4293      	cmp	r3, r2
 8007400:	d023      	beq.n	800744a <LL_TIM_Init+0xa6>
 8007402:	687b      	ldr	r3, [r7, #4]
 8007404:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007408:	d01f      	beq.n	800744a <LL_TIM_Init+0xa6>
 800740a:	687b      	ldr	r3, [r7, #4]
 800740c:	4a2e      	ldr	r2, [pc, #184]	; (80074c8 <LL_TIM_Init+0x124>)
 800740e:	4293      	cmp	r3, r2
 8007410:	d01b      	beq.n	800744a <LL_TIM_Init+0xa6>
 8007412:	687b      	ldr	r3, [r7, #4]
 8007414:	4a2d      	ldr	r2, [pc, #180]	; (80074cc <LL_TIM_Init+0x128>)
 8007416:	4293      	cmp	r3, r2
 8007418:	d017      	beq.n	800744a <LL_TIM_Init+0xa6>
 800741a:	687b      	ldr	r3, [r7, #4]
 800741c:	4a2c      	ldr	r2, [pc, #176]	; (80074d0 <LL_TIM_Init+0x12c>)
 800741e:	4293      	cmp	r3, r2
 8007420:	d013      	beq.n	800744a <LL_TIM_Init+0xa6>
 8007422:	687b      	ldr	r3, [r7, #4]
 8007424:	4a2b      	ldr	r2, [pc, #172]	; (80074d4 <LL_TIM_Init+0x130>)
 8007426:	4293      	cmp	r3, r2
 8007428:	d00f      	beq.n	800744a <LL_TIM_Init+0xa6>
 800742a:	687b      	ldr	r3, [r7, #4]
 800742c:	4a2b      	ldr	r2, [pc, #172]	; (80074dc <LL_TIM_Init+0x138>)
 800742e:	4293      	cmp	r3, r2
 8007430:	d00b      	beq.n	800744a <LL_TIM_Init+0xa6>
 8007432:	687b      	ldr	r3, [r7, #4]
 8007434:	4a2a      	ldr	r2, [pc, #168]	; (80074e0 <LL_TIM_Init+0x13c>)
 8007436:	4293      	cmp	r3, r2
 8007438:	d007      	beq.n	800744a <LL_TIM_Init+0xa6>
 800743a:	687b      	ldr	r3, [r7, #4]
 800743c:	4a29      	ldr	r2, [pc, #164]	; (80074e4 <LL_TIM_Init+0x140>)
 800743e:	4293      	cmp	r3, r2
 8007440:	d003      	beq.n	800744a <LL_TIM_Init+0xa6>
 8007442:	687b      	ldr	r3, [r7, #4]
 8007444:	4a24      	ldr	r2, [pc, #144]	; (80074d8 <LL_TIM_Init+0x134>)
 8007446:	4293      	cmp	r3, r2
 8007448:	d106      	bne.n	8007458 <LL_TIM_Init+0xb4>
  {
    /* Set the clock division */
    MODIFY_REG(tmpcr1, TIM_CR1_CKD, TIM_InitStruct->ClockDivision);
 800744a:	68fb      	ldr	r3, [r7, #12]
 800744c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8007450:	683b      	ldr	r3, [r7, #0]
 8007452:	68db      	ldr	r3, [r3, #12]
 8007454:	4313      	orrs	r3, r2
 8007456:	60fb      	str	r3, [r7, #12]
  }

  /* Write to TIMx CR1 */
  LL_TIM_WriteReg(TIMx, CR1, tmpcr1);
 8007458:	687b      	ldr	r3, [r7, #4]
 800745a:	68fa      	ldr	r2, [r7, #12]
 800745c:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  LL_TIM_SetAutoReload(TIMx, TIM_InitStruct->Autoreload);
 800745e:	683b      	ldr	r3, [r7, #0]
 8007460:	689b      	ldr	r3, [r3, #8]
 8007462:	4619      	mov	r1, r3
 8007464:	6878      	ldr	r0, [r7, #4]
 8007466:	f7ff ff1b 	bl	80072a0 <LL_TIM_SetAutoReload>

  /* Set the Prescaler value */
  LL_TIM_SetPrescaler(TIMx, TIM_InitStruct->Prescaler);
 800746a:	683b      	ldr	r3, [r7, #0]
 800746c:	881b      	ldrh	r3, [r3, #0]
 800746e:	4619      	mov	r1, r3
 8007470:	6878      	ldr	r0, [r7, #4]
 8007472:	f7ff ff07 	bl	8007284 <LL_TIM_SetPrescaler>

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007476:	687b      	ldr	r3, [r7, #4]
 8007478:	4a12      	ldr	r2, [pc, #72]	; (80074c4 <LL_TIM_Init+0x120>)
 800747a:	4293      	cmp	r3, r2
 800747c:	d013      	beq.n	80074a6 <LL_TIM_Init+0x102>
 800747e:	687b      	ldr	r3, [r7, #4]
 8007480:	4a14      	ldr	r2, [pc, #80]	; (80074d4 <LL_TIM_Init+0x130>)
 8007482:	4293      	cmp	r3, r2
 8007484:	d00f      	beq.n	80074a6 <LL_TIM_Init+0x102>
 8007486:	687b      	ldr	r3, [r7, #4]
 8007488:	4a14      	ldr	r2, [pc, #80]	; (80074dc <LL_TIM_Init+0x138>)
 800748a:	4293      	cmp	r3, r2
 800748c:	d00b      	beq.n	80074a6 <LL_TIM_Init+0x102>
 800748e:	687b      	ldr	r3, [r7, #4]
 8007490:	4a13      	ldr	r2, [pc, #76]	; (80074e0 <LL_TIM_Init+0x13c>)
 8007492:	4293      	cmp	r3, r2
 8007494:	d007      	beq.n	80074a6 <LL_TIM_Init+0x102>
 8007496:	687b      	ldr	r3, [r7, #4]
 8007498:	4a12      	ldr	r2, [pc, #72]	; (80074e4 <LL_TIM_Init+0x140>)
 800749a:	4293      	cmp	r3, r2
 800749c:	d003      	beq.n	80074a6 <LL_TIM_Init+0x102>
 800749e:	687b      	ldr	r3, [r7, #4]
 80074a0:	4a0d      	ldr	r2, [pc, #52]	; (80074d8 <LL_TIM_Init+0x134>)
 80074a2:	4293      	cmp	r3, r2
 80074a4:	d105      	bne.n	80074b2 <LL_TIM_Init+0x10e>
  {
    /* Set the Repetition Counter value */
    LL_TIM_SetRepetitionCounter(TIMx, TIM_InitStruct->RepetitionCounter);
 80074a6:	683b      	ldr	r3, [r7, #0]
 80074a8:	691b      	ldr	r3, [r3, #16]
 80074aa:	4619      	mov	r1, r3
 80074ac:	6878      	ldr	r0, [r7, #4]
 80074ae:	f7ff ff05 	bl	80072bc <LL_TIM_SetRepetitionCounter>
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter value (if applicable) immediately */
  LL_TIM_GenerateEvent_UPDATE(TIMx);
 80074b2:	6878      	ldr	r0, [r7, #4]
 80074b4:	f7ff ff66 	bl	8007384 <LL_TIM_GenerateEvent_UPDATE>

  return SUCCESS;
 80074b8:	2300      	movs	r3, #0
}
 80074ba:	4618      	mov	r0, r3
 80074bc:	3710      	adds	r7, #16
 80074be:	46bd      	mov	sp, r7
 80074c0:	bd80      	pop	{r7, pc}
 80074c2:	bf00      	nop
 80074c4:	40012c00 	.word	0x40012c00
 80074c8:	40000400 	.word	0x40000400
 80074cc:	40000800 	.word	0x40000800
 80074d0:	40000c00 	.word	0x40000c00
 80074d4:	40013400 	.word	0x40013400
 80074d8:	40015000 	.word	0x40015000
 80074dc:	40014000 	.word	0x40014000
 80074e0:	40014400 	.word	0x40014400
 80074e4:	40014800 	.word	0x40014800

080074e8 <LL_TIM_OC_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx output channel is initialized
  *          - ERROR: TIMx output channel is not initialized
  */
ErrorStatus LL_TIM_OC_Init(TIM_TypeDef *TIMx, uint32_t Channel, LL_TIM_OC_InitTypeDef *TIM_OC_InitStruct)
{
 80074e8:	b580      	push	{r7, lr}
 80074ea:	b086      	sub	sp, #24
 80074ec:	af00      	add	r7, sp, #0
 80074ee:	60f8      	str	r0, [r7, #12]
 80074f0:	60b9      	str	r1, [r7, #8]
 80074f2:	607a      	str	r2, [r7, #4]
  ErrorStatus result = ERROR;
 80074f4:	2301      	movs	r3, #1
 80074f6:	75fb      	strb	r3, [r7, #23]

  switch (Channel)
 80074f8:	68bb      	ldr	r3, [r7, #8]
 80074fa:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80074fe:	d045      	beq.n	800758c <LL_TIM_OC_Init+0xa4>
 8007500:	68bb      	ldr	r3, [r7, #8]
 8007502:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8007506:	d848      	bhi.n	800759a <LL_TIM_OC_Init+0xb2>
 8007508:	68bb      	ldr	r3, [r7, #8]
 800750a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800750e:	d036      	beq.n	800757e <LL_TIM_OC_Init+0x96>
 8007510:	68bb      	ldr	r3, [r7, #8]
 8007512:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007516:	d840      	bhi.n	800759a <LL_TIM_OC_Init+0xb2>
 8007518:	68bb      	ldr	r3, [r7, #8]
 800751a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800751e:	d027      	beq.n	8007570 <LL_TIM_OC_Init+0x88>
 8007520:	68bb      	ldr	r3, [r7, #8]
 8007522:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007526:	d838      	bhi.n	800759a <LL_TIM_OC_Init+0xb2>
 8007528:	68bb      	ldr	r3, [r7, #8]
 800752a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800752e:	d018      	beq.n	8007562 <LL_TIM_OC_Init+0x7a>
 8007530:	68bb      	ldr	r3, [r7, #8]
 8007532:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007536:	d830      	bhi.n	800759a <LL_TIM_OC_Init+0xb2>
 8007538:	68bb      	ldr	r3, [r7, #8]
 800753a:	2b01      	cmp	r3, #1
 800753c:	d003      	beq.n	8007546 <LL_TIM_OC_Init+0x5e>
 800753e:	68bb      	ldr	r3, [r7, #8]
 8007540:	2b10      	cmp	r3, #16
 8007542:	d007      	beq.n	8007554 <LL_TIM_OC_Init+0x6c>
      break;
    case LL_TIM_CHANNEL_CH6:
      result = OC6Config(TIMx, TIM_OC_InitStruct);
      break;
    default:
      break;
 8007544:	e029      	b.n	800759a <LL_TIM_OC_Init+0xb2>
      result = OC1Config(TIMx, TIM_OC_InitStruct);
 8007546:	6879      	ldr	r1, [r7, #4]
 8007548:	68f8      	ldr	r0, [r7, #12]
 800754a:	f000 f82d 	bl	80075a8 <OC1Config>
 800754e:	4603      	mov	r3, r0
 8007550:	75fb      	strb	r3, [r7, #23]
      break;
 8007552:	e023      	b.n	800759c <LL_TIM_OC_Init+0xb4>
      result = OC2Config(TIMx, TIM_OC_InitStruct);
 8007554:	6879      	ldr	r1, [r7, #4]
 8007556:	68f8      	ldr	r0, [r7, #12]
 8007558:	f000 f8ac 	bl	80076b4 <OC2Config>
 800755c:	4603      	mov	r3, r0
 800755e:	75fb      	strb	r3, [r7, #23]
      break;
 8007560:	e01c      	b.n	800759c <LL_TIM_OC_Init+0xb4>
      result = OC3Config(TIMx, TIM_OC_InitStruct);
 8007562:	6879      	ldr	r1, [r7, #4]
 8007564:	68f8      	ldr	r0, [r7, #12]
 8007566:	f000 f92f 	bl	80077c8 <OC3Config>
 800756a:	4603      	mov	r3, r0
 800756c:	75fb      	strb	r3, [r7, #23]
      break;
 800756e:	e015      	b.n	800759c <LL_TIM_OC_Init+0xb4>
      result = OC4Config(TIMx, TIM_OC_InitStruct);
 8007570:	6879      	ldr	r1, [r7, #4]
 8007572:	68f8      	ldr	r0, [r7, #12]
 8007574:	f000 f9b2 	bl	80078dc <OC4Config>
 8007578:	4603      	mov	r3, r0
 800757a:	75fb      	strb	r3, [r7, #23]
      break;
 800757c:	e00e      	b.n	800759c <LL_TIM_OC_Init+0xb4>
      result = OC5Config(TIMx, TIM_OC_InitStruct);
 800757e:	6879      	ldr	r1, [r7, #4]
 8007580:	68f8      	ldr	r0, [r7, #12]
 8007582:	f000 fa35 	bl	80079f0 <OC5Config>
 8007586:	4603      	mov	r3, r0
 8007588:	75fb      	strb	r3, [r7, #23]
      break;
 800758a:	e007      	b.n	800759c <LL_TIM_OC_Init+0xb4>
      result = OC6Config(TIMx, TIM_OC_InitStruct);
 800758c:	6879      	ldr	r1, [r7, #4]
 800758e:	68f8      	ldr	r0, [r7, #12]
 8007590:	f000 fa98 	bl	8007ac4 <OC6Config>
 8007594:	4603      	mov	r3, r0
 8007596:	75fb      	strb	r3, [r7, #23]
      break;
 8007598:	e000      	b.n	800759c <LL_TIM_OC_Init+0xb4>
      break;
 800759a:	bf00      	nop
  }

  return result;
 800759c:	7dfb      	ldrb	r3, [r7, #23]
}
 800759e:	4618      	mov	r0, r3
 80075a0:	3718      	adds	r7, #24
 80075a2:	46bd      	mov	sp, r7
 80075a4:	bd80      	pop	{r7, pc}
	...

080075a8 <OC1Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC1Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 80075a8:	b580      	push	{r7, lr}
 80075aa:	b086      	sub	sp, #24
 80075ac:	af00      	add	r7, sp, #0
 80075ae:	6078      	str	r0, [r7, #4]
 80075b0:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));

  /* Disable the Channel 1: Reset the CC1E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC1E);
 80075b2:	687b      	ldr	r3, [r7, #4]
 80075b4:	6a1b      	ldr	r3, [r3, #32]
 80075b6:	f023 0201 	bic.w	r2, r3, #1
 80075ba:	687b      	ldr	r3, [r7, #4]
 80075bc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 80075be:	687b      	ldr	r3, [r7, #4]
 80075c0:	6a1b      	ldr	r3, [r3, #32]
 80075c2:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 80075c4:	687b      	ldr	r3, [r7, #4]
 80075c6:	685b      	ldr	r3, [r3, #4]
 80075c8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = LL_TIM_ReadReg(TIMx, CCMR1);
 80075ca:	687b      	ldr	r3, [r7, #4]
 80075cc:	699b      	ldr	r3, [r3, #24]
 80075ce:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr1, TIM_CCMR1_CC1S);
 80075d0:	68fb      	ldr	r3, [r7, #12]
 80075d2:	f023 0303 	bic.w	r3, r3, #3
 80075d6:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Mode */
  MODIFY_REG(tmpccmr1, TIM_CCMR1_OC1M, TIM_OCInitStruct->OCMode);
 80075d8:	68fb      	ldr	r3, [r7, #12]
 80075da:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80075de:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80075e2:	683a      	ldr	r2, [r7, #0]
 80075e4:	6812      	ldr	r2, [r2, #0]
 80075e6:	4313      	orrs	r3, r2
 80075e8:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC1P, TIM_OCInitStruct->OCPolarity);
 80075ea:	697b      	ldr	r3, [r7, #20]
 80075ec:	f023 0202 	bic.w	r2, r3, #2
 80075f0:	683b      	ldr	r3, [r7, #0]
 80075f2:	691b      	ldr	r3, [r3, #16]
 80075f4:	4313      	orrs	r3, r2
 80075f6:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC1E, TIM_OCInitStruct->OCState);
 80075f8:	697b      	ldr	r3, [r7, #20]
 80075fa:	f023 0201 	bic.w	r2, r3, #1
 80075fe:	683b      	ldr	r3, [r7, #0]
 8007600:	685b      	ldr	r3, [r3, #4]
 8007602:	4313      	orrs	r3, r2
 8007604:	617b      	str	r3, [r7, #20]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007606:	687b      	ldr	r3, [r7, #4]
 8007608:	4a24      	ldr	r2, [pc, #144]	; (800769c <OC1Config+0xf4>)
 800760a:	4293      	cmp	r3, r2
 800760c:	d013      	beq.n	8007636 <OC1Config+0x8e>
 800760e:	687b      	ldr	r3, [r7, #4]
 8007610:	4a23      	ldr	r2, [pc, #140]	; (80076a0 <OC1Config+0xf8>)
 8007612:	4293      	cmp	r3, r2
 8007614:	d00f      	beq.n	8007636 <OC1Config+0x8e>
 8007616:	687b      	ldr	r3, [r7, #4]
 8007618:	4a22      	ldr	r2, [pc, #136]	; (80076a4 <OC1Config+0xfc>)
 800761a:	4293      	cmp	r3, r2
 800761c:	d00b      	beq.n	8007636 <OC1Config+0x8e>
 800761e:	687b      	ldr	r3, [r7, #4]
 8007620:	4a21      	ldr	r2, [pc, #132]	; (80076a8 <OC1Config+0x100>)
 8007622:	4293      	cmp	r3, r2
 8007624:	d007      	beq.n	8007636 <OC1Config+0x8e>
 8007626:	687b      	ldr	r3, [r7, #4]
 8007628:	4a20      	ldr	r2, [pc, #128]	; (80076ac <OC1Config+0x104>)
 800762a:	4293      	cmp	r3, r2
 800762c:	d003      	beq.n	8007636 <OC1Config+0x8e>
 800762e:	687b      	ldr	r3, [r7, #4]
 8007630:	4a1f      	ldr	r2, [pc, #124]	; (80076b0 <OC1Config+0x108>)
 8007632:	4293      	cmp	r3, r2
 8007634:	d11e      	bne.n	8007674 <OC1Config+0xcc>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC1NP, TIM_OCInitStruct->OCNPolarity << 2U);
 8007636:	697b      	ldr	r3, [r7, #20]
 8007638:	f023 0208 	bic.w	r2, r3, #8
 800763c:	683b      	ldr	r3, [r7, #0]
 800763e:	695b      	ldr	r3, [r3, #20]
 8007640:	009b      	lsls	r3, r3, #2
 8007642:	4313      	orrs	r3, r2
 8007644:	617b      	str	r3, [r7, #20]

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC1NE, TIM_OCInitStruct->OCNState << 2U);
 8007646:	697b      	ldr	r3, [r7, #20]
 8007648:	f023 0204 	bic.w	r2, r3, #4
 800764c:	683b      	ldr	r3, [r7, #0]
 800764e:	689b      	ldr	r3, [r3, #8]
 8007650:	009b      	lsls	r3, r3, #2
 8007652:	4313      	orrs	r3, r2
 8007654:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS1, TIM_OCInitStruct->OCIdleState);
 8007656:	693b      	ldr	r3, [r7, #16]
 8007658:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800765c:	683b      	ldr	r3, [r7, #0]
 800765e:	699b      	ldr	r3, [r3, #24]
 8007660:	4313      	orrs	r3, r2
 8007662:	613b      	str	r3, [r7, #16]

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS1N, TIM_OCInitStruct->OCNIdleState << 1U);
 8007664:	693b      	ldr	r3, [r7, #16]
 8007666:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 800766a:	683b      	ldr	r3, [r7, #0]
 800766c:	69db      	ldr	r3, [r3, #28]
 800766e:	005b      	lsls	r3, r3, #1
 8007670:	4313      	orrs	r3, r2
 8007672:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 8007674:	687b      	ldr	r3, [r7, #4]
 8007676:	693a      	ldr	r2, [r7, #16]
 8007678:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  LL_TIM_WriteReg(TIMx, CCMR1, tmpccmr1);
 800767a:	687b      	ldr	r3, [r7, #4]
 800767c:	68fa      	ldr	r2, [r7, #12]
 800767e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH1(TIMx, TIM_OCInitStruct->CompareValue);
 8007680:	683b      	ldr	r3, [r7, #0]
 8007682:	68db      	ldr	r3, [r3, #12]
 8007684:	4619      	mov	r1, r3
 8007686:	6878      	ldr	r0, [r7, #4]
 8007688:	f7ff fe26 	bl	80072d8 <LL_TIM_OC_SetCompareCH1>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 800768c:	687b      	ldr	r3, [r7, #4]
 800768e:	697a      	ldr	r2, [r7, #20]
 8007690:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 8007692:	2300      	movs	r3, #0
}
 8007694:	4618      	mov	r0, r3
 8007696:	3718      	adds	r7, #24
 8007698:	46bd      	mov	sp, r7
 800769a:	bd80      	pop	{r7, pc}
 800769c:	40012c00 	.word	0x40012c00
 80076a0:	40013400 	.word	0x40013400
 80076a4:	40014000 	.word	0x40014000
 80076a8:	40014400 	.word	0x40014400
 80076ac:	40014800 	.word	0x40014800
 80076b0:	40015000 	.word	0x40015000

080076b4 <OC2Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC2Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 80076b4:	b580      	push	{r7, lr}
 80076b6:	b086      	sub	sp, #24
 80076b8:	af00      	add	r7, sp, #0
 80076ba:	6078      	str	r0, [r7, #4]
 80076bc:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));

  /* Disable the Channel 2: Reset the CC2E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC2E);
 80076be:	687b      	ldr	r3, [r7, #4]
 80076c0:	6a1b      	ldr	r3, [r3, #32]
 80076c2:	f023 0210 	bic.w	r2, r3, #16
 80076c6:	687b      	ldr	r3, [r7, #4]
 80076c8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer =  LL_TIM_ReadReg(TIMx, CCER);
 80076ca:	687b      	ldr	r3, [r7, #4]
 80076cc:	6a1b      	ldr	r3, [r3, #32]
 80076ce:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 80076d0:	687b      	ldr	r3, [r7, #4]
 80076d2:	685b      	ldr	r3, [r3, #4]
 80076d4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = LL_TIM_ReadReg(TIMx, CCMR1);
 80076d6:	687b      	ldr	r3, [r7, #4]
 80076d8:	699b      	ldr	r3, [r3, #24]
 80076da:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr1, TIM_CCMR1_CC2S);
 80076dc:	68fb      	ldr	r3, [r7, #12]
 80076de:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80076e2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr1, TIM_CCMR1_OC2M, TIM_OCInitStruct->OCMode << 8U);
 80076e4:	68fb      	ldr	r3, [r7, #12]
 80076e6:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80076ea:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80076ee:	683a      	ldr	r2, [r7, #0]
 80076f0:	6812      	ldr	r2, [r2, #0]
 80076f2:	0212      	lsls	r2, r2, #8
 80076f4:	4313      	orrs	r3, r2
 80076f6:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC2P, TIM_OCInitStruct->OCPolarity << 4U);
 80076f8:	697b      	ldr	r3, [r7, #20]
 80076fa:	f023 0220 	bic.w	r2, r3, #32
 80076fe:	683b      	ldr	r3, [r7, #0]
 8007700:	691b      	ldr	r3, [r3, #16]
 8007702:	011b      	lsls	r3, r3, #4
 8007704:	4313      	orrs	r3, r2
 8007706:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC2E, TIM_OCInitStruct->OCState << 4U);
 8007708:	697b      	ldr	r3, [r7, #20]
 800770a:	f023 0210 	bic.w	r2, r3, #16
 800770e:	683b      	ldr	r3, [r7, #0]
 8007710:	685b      	ldr	r3, [r3, #4]
 8007712:	011b      	lsls	r3, r3, #4
 8007714:	4313      	orrs	r3, r2
 8007716:	617b      	str	r3, [r7, #20]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007718:	687b      	ldr	r3, [r7, #4]
 800771a:	4a25      	ldr	r2, [pc, #148]	; (80077b0 <OC2Config+0xfc>)
 800771c:	4293      	cmp	r3, r2
 800771e:	d013      	beq.n	8007748 <OC2Config+0x94>
 8007720:	687b      	ldr	r3, [r7, #4]
 8007722:	4a24      	ldr	r2, [pc, #144]	; (80077b4 <OC2Config+0x100>)
 8007724:	4293      	cmp	r3, r2
 8007726:	d00f      	beq.n	8007748 <OC2Config+0x94>
 8007728:	687b      	ldr	r3, [r7, #4]
 800772a:	4a23      	ldr	r2, [pc, #140]	; (80077b8 <OC2Config+0x104>)
 800772c:	4293      	cmp	r3, r2
 800772e:	d00b      	beq.n	8007748 <OC2Config+0x94>
 8007730:	687b      	ldr	r3, [r7, #4]
 8007732:	4a22      	ldr	r2, [pc, #136]	; (80077bc <OC2Config+0x108>)
 8007734:	4293      	cmp	r3, r2
 8007736:	d007      	beq.n	8007748 <OC2Config+0x94>
 8007738:	687b      	ldr	r3, [r7, #4]
 800773a:	4a21      	ldr	r2, [pc, #132]	; (80077c0 <OC2Config+0x10c>)
 800773c:	4293      	cmp	r3, r2
 800773e:	d003      	beq.n	8007748 <OC2Config+0x94>
 8007740:	687b      	ldr	r3, [r7, #4]
 8007742:	4a20      	ldr	r2, [pc, #128]	; (80077c4 <OC2Config+0x110>)
 8007744:	4293      	cmp	r3, r2
 8007746:	d11f      	bne.n	8007788 <OC2Config+0xd4>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC2NP, TIM_OCInitStruct->OCNPolarity << 6U);
 8007748:	697b      	ldr	r3, [r7, #20]
 800774a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800774e:	683b      	ldr	r3, [r7, #0]
 8007750:	695b      	ldr	r3, [r3, #20]
 8007752:	019b      	lsls	r3, r3, #6
 8007754:	4313      	orrs	r3, r2
 8007756:	617b      	str	r3, [r7, #20]

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC2NE, TIM_OCInitStruct->OCNState << 6U);
 8007758:	697b      	ldr	r3, [r7, #20]
 800775a:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 800775e:	683b      	ldr	r3, [r7, #0]
 8007760:	689b      	ldr	r3, [r3, #8]
 8007762:	019b      	lsls	r3, r3, #6
 8007764:	4313      	orrs	r3, r2
 8007766:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS2, TIM_OCInitStruct->OCIdleState << 2U);
 8007768:	693b      	ldr	r3, [r7, #16]
 800776a:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800776e:	683b      	ldr	r3, [r7, #0]
 8007770:	699b      	ldr	r3, [r3, #24]
 8007772:	009b      	lsls	r3, r3, #2
 8007774:	4313      	orrs	r3, r2
 8007776:	613b      	str	r3, [r7, #16]

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS2N, TIM_OCInitStruct->OCNIdleState << 3U);
 8007778:	693b      	ldr	r3, [r7, #16]
 800777a:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 800777e:	683b      	ldr	r3, [r7, #0]
 8007780:	69db      	ldr	r3, [r3, #28]
 8007782:	00db      	lsls	r3, r3, #3
 8007784:	4313      	orrs	r3, r2
 8007786:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 8007788:	687b      	ldr	r3, [r7, #4]
 800778a:	693a      	ldr	r2, [r7, #16]
 800778c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  LL_TIM_WriteReg(TIMx, CCMR1, tmpccmr1);
 800778e:	687b      	ldr	r3, [r7, #4]
 8007790:	68fa      	ldr	r2, [r7, #12]
 8007792:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH2(TIMx, TIM_OCInitStruct->CompareValue);
 8007794:	683b      	ldr	r3, [r7, #0]
 8007796:	68db      	ldr	r3, [r3, #12]
 8007798:	4619      	mov	r1, r3
 800779a:	6878      	ldr	r0, [r7, #4]
 800779c:	f7ff fdaa 	bl	80072f4 <LL_TIM_OC_SetCompareCH2>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 80077a0:	687b      	ldr	r3, [r7, #4]
 80077a2:	697a      	ldr	r2, [r7, #20]
 80077a4:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 80077a6:	2300      	movs	r3, #0
}
 80077a8:	4618      	mov	r0, r3
 80077aa:	3718      	adds	r7, #24
 80077ac:	46bd      	mov	sp, r7
 80077ae:	bd80      	pop	{r7, pc}
 80077b0:	40012c00 	.word	0x40012c00
 80077b4:	40013400 	.word	0x40013400
 80077b8:	40014000 	.word	0x40014000
 80077bc:	40014400 	.word	0x40014400
 80077c0:	40014800 	.word	0x40014800
 80077c4:	40015000 	.word	0x40015000

080077c8 <OC3Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC3Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 80077c8:	b580      	push	{r7, lr}
 80077ca:	b086      	sub	sp, #24
 80077cc:	af00      	add	r7, sp, #0
 80077ce:	6078      	str	r0, [r7, #4]
 80077d0:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));

  /* Disable the Channel 3: Reset the CC3E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC3E);
 80077d2:	687b      	ldr	r3, [r7, #4]
 80077d4:	6a1b      	ldr	r3, [r3, #32]
 80077d6:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80077da:	687b      	ldr	r3, [r7, #4]
 80077dc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer =  LL_TIM_ReadReg(TIMx, CCER);
 80077de:	687b      	ldr	r3, [r7, #4]
 80077e0:	6a1b      	ldr	r3, [r3, #32]
 80077e2:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 80077e4:	687b      	ldr	r3, [r7, #4]
 80077e6:	685b      	ldr	r3, [r3, #4]
 80077e8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = LL_TIM_ReadReg(TIMx, CCMR2);
 80077ea:	687b      	ldr	r3, [r7, #4]
 80077ec:	69db      	ldr	r3, [r3, #28]
 80077ee:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr2, TIM_CCMR2_CC3S);
 80077f0:	68fb      	ldr	r3, [r7, #12]
 80077f2:	f023 0303 	bic.w	r3, r3, #3
 80077f6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr2, TIM_CCMR2_OC3M, TIM_OCInitStruct->OCMode);
 80077f8:	68fb      	ldr	r3, [r7, #12]
 80077fa:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80077fe:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007802:	683a      	ldr	r2, [r7, #0]
 8007804:	6812      	ldr	r2, [r2, #0]
 8007806:	4313      	orrs	r3, r2
 8007808:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC3P, TIM_OCInitStruct->OCPolarity << 8U);
 800780a:	697b      	ldr	r3, [r7, #20]
 800780c:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 8007810:	683b      	ldr	r3, [r7, #0]
 8007812:	691b      	ldr	r3, [r3, #16]
 8007814:	021b      	lsls	r3, r3, #8
 8007816:	4313      	orrs	r3, r2
 8007818:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC3E, TIM_OCInitStruct->OCState << 8U);
 800781a:	697b      	ldr	r3, [r7, #20]
 800781c:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8007820:	683b      	ldr	r3, [r7, #0]
 8007822:	685b      	ldr	r3, [r3, #4]
 8007824:	021b      	lsls	r3, r3, #8
 8007826:	4313      	orrs	r3, r2
 8007828:	617b      	str	r3, [r7, #20]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800782a:	687b      	ldr	r3, [r7, #4]
 800782c:	4a25      	ldr	r2, [pc, #148]	; (80078c4 <OC3Config+0xfc>)
 800782e:	4293      	cmp	r3, r2
 8007830:	d013      	beq.n	800785a <OC3Config+0x92>
 8007832:	687b      	ldr	r3, [r7, #4]
 8007834:	4a24      	ldr	r2, [pc, #144]	; (80078c8 <OC3Config+0x100>)
 8007836:	4293      	cmp	r3, r2
 8007838:	d00f      	beq.n	800785a <OC3Config+0x92>
 800783a:	687b      	ldr	r3, [r7, #4]
 800783c:	4a23      	ldr	r2, [pc, #140]	; (80078cc <OC3Config+0x104>)
 800783e:	4293      	cmp	r3, r2
 8007840:	d00b      	beq.n	800785a <OC3Config+0x92>
 8007842:	687b      	ldr	r3, [r7, #4]
 8007844:	4a22      	ldr	r2, [pc, #136]	; (80078d0 <OC3Config+0x108>)
 8007846:	4293      	cmp	r3, r2
 8007848:	d007      	beq.n	800785a <OC3Config+0x92>
 800784a:	687b      	ldr	r3, [r7, #4]
 800784c:	4a21      	ldr	r2, [pc, #132]	; (80078d4 <OC3Config+0x10c>)
 800784e:	4293      	cmp	r3, r2
 8007850:	d003      	beq.n	800785a <OC3Config+0x92>
 8007852:	687b      	ldr	r3, [r7, #4]
 8007854:	4a20      	ldr	r2, [pc, #128]	; (80078d8 <OC3Config+0x110>)
 8007856:	4293      	cmp	r3, r2
 8007858:	d11f      	bne.n	800789a <OC3Config+0xd2>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC3NP, TIM_OCInitStruct->OCNPolarity << 10U);
 800785a:	697b      	ldr	r3, [r7, #20]
 800785c:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8007860:	683b      	ldr	r3, [r7, #0]
 8007862:	695b      	ldr	r3, [r3, #20]
 8007864:	029b      	lsls	r3, r3, #10
 8007866:	4313      	orrs	r3, r2
 8007868:	617b      	str	r3, [r7, #20]

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC3NE, TIM_OCInitStruct->OCNState << 10U);
 800786a:	697b      	ldr	r3, [r7, #20]
 800786c:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8007870:	683b      	ldr	r3, [r7, #0]
 8007872:	689b      	ldr	r3, [r3, #8]
 8007874:	029b      	lsls	r3, r3, #10
 8007876:	4313      	orrs	r3, r2
 8007878:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS3, TIM_OCInitStruct->OCIdleState << 4U);
 800787a:	693b      	ldr	r3, [r7, #16]
 800787c:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8007880:	683b      	ldr	r3, [r7, #0]
 8007882:	699b      	ldr	r3, [r3, #24]
 8007884:	011b      	lsls	r3, r3, #4
 8007886:	4313      	orrs	r3, r2
 8007888:	613b      	str	r3, [r7, #16]

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS3N, TIM_OCInitStruct->OCNIdleState << 5U);
 800788a:	693b      	ldr	r3, [r7, #16]
 800788c:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8007890:	683b      	ldr	r3, [r7, #0]
 8007892:	69db      	ldr	r3, [r3, #28]
 8007894:	015b      	lsls	r3, r3, #5
 8007896:	4313      	orrs	r3, r2
 8007898:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 800789a:	687b      	ldr	r3, [r7, #4]
 800789c:	693a      	ldr	r2, [r7, #16]
 800789e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  LL_TIM_WriteReg(TIMx, CCMR2, tmpccmr2);
 80078a0:	687b      	ldr	r3, [r7, #4]
 80078a2:	68fa      	ldr	r2, [r7, #12]
 80078a4:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH3(TIMx, TIM_OCInitStruct->CompareValue);
 80078a6:	683b      	ldr	r3, [r7, #0]
 80078a8:	68db      	ldr	r3, [r3, #12]
 80078aa:	4619      	mov	r1, r3
 80078ac:	6878      	ldr	r0, [r7, #4]
 80078ae:	f7ff fd2f 	bl	8007310 <LL_TIM_OC_SetCompareCH3>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 80078b2:	687b      	ldr	r3, [r7, #4]
 80078b4:	697a      	ldr	r2, [r7, #20]
 80078b6:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 80078b8:	2300      	movs	r3, #0
}
 80078ba:	4618      	mov	r0, r3
 80078bc:	3718      	adds	r7, #24
 80078be:	46bd      	mov	sp, r7
 80078c0:	bd80      	pop	{r7, pc}
 80078c2:	bf00      	nop
 80078c4:	40012c00 	.word	0x40012c00
 80078c8:	40013400 	.word	0x40013400
 80078cc:	40014000 	.word	0x40014000
 80078d0:	40014400 	.word	0x40014400
 80078d4:	40014800 	.word	0x40014800
 80078d8:	40015000 	.word	0x40015000

080078dc <OC4Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC4Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 80078dc:	b580      	push	{r7, lr}
 80078de:	b086      	sub	sp, #24
 80078e0:	af00      	add	r7, sp, #0
 80078e2:	6078      	str	r0, [r7, #4]
 80078e4:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));

  /* Disable the Channel 4: Reset the CC4E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC4E);
 80078e6:	687b      	ldr	r3, [r7, #4]
 80078e8:	6a1b      	ldr	r3, [r3, #32]
 80078ea:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80078ee:	687b      	ldr	r3, [r7, #4]
 80078f0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 80078f2:	687b      	ldr	r3, [r7, #4]
 80078f4:	6a1b      	ldr	r3, [r3, #32]
 80078f6:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  LL_TIM_ReadReg(TIMx, CR2);
 80078f8:	687b      	ldr	r3, [r7, #4]
 80078fa:	685b      	ldr	r3, [r3, #4]
 80078fc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = LL_TIM_ReadReg(TIMx, CCMR2);
 80078fe:	687b      	ldr	r3, [r7, #4]
 8007900:	69db      	ldr	r3, [r3, #28]
 8007902:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr2, TIM_CCMR2_CC4S);
 8007904:	68fb      	ldr	r3, [r7, #12]
 8007906:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800790a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr2, TIM_CCMR2_OC4M, TIM_OCInitStruct->OCMode << 8U);
 800790c:	68fb      	ldr	r3, [r7, #12]
 800790e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8007912:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007916:	683a      	ldr	r2, [r7, #0]
 8007918:	6812      	ldr	r2, [r2, #0]
 800791a:	0212      	lsls	r2, r2, #8
 800791c:	4313      	orrs	r3, r2
 800791e:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC4P, TIM_OCInitStruct->OCPolarity << 12U);
 8007920:	697b      	ldr	r3, [r7, #20]
 8007922:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8007926:	683b      	ldr	r3, [r7, #0]
 8007928:	691b      	ldr	r3, [r3, #16]
 800792a:	031b      	lsls	r3, r3, #12
 800792c:	4313      	orrs	r3, r2
 800792e:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC4E, TIM_OCInitStruct->OCState << 12U);
 8007930:	697b      	ldr	r3, [r7, #20]
 8007932:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8007936:	683b      	ldr	r3, [r7, #0]
 8007938:	685b      	ldr	r3, [r3, #4]
 800793a:	031b      	lsls	r3, r3, #12
 800793c:	4313      	orrs	r3, r2
 800793e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007940:	687b      	ldr	r3, [r7, #4]
 8007942:	4a25      	ldr	r2, [pc, #148]	; (80079d8 <OC4Config+0xfc>)
 8007944:	4293      	cmp	r3, r2
 8007946:	d013      	beq.n	8007970 <OC4Config+0x94>
 8007948:	687b      	ldr	r3, [r7, #4]
 800794a:	4a24      	ldr	r2, [pc, #144]	; (80079dc <OC4Config+0x100>)
 800794c:	4293      	cmp	r3, r2
 800794e:	d00f      	beq.n	8007970 <OC4Config+0x94>
 8007950:	687b      	ldr	r3, [r7, #4]
 8007952:	4a23      	ldr	r2, [pc, #140]	; (80079e0 <OC4Config+0x104>)
 8007954:	4293      	cmp	r3, r2
 8007956:	d00b      	beq.n	8007970 <OC4Config+0x94>
 8007958:	687b      	ldr	r3, [r7, #4]
 800795a:	4a22      	ldr	r2, [pc, #136]	; (80079e4 <OC4Config+0x108>)
 800795c:	4293      	cmp	r3, r2
 800795e:	d007      	beq.n	8007970 <OC4Config+0x94>
 8007960:	687b      	ldr	r3, [r7, #4]
 8007962:	4a21      	ldr	r2, [pc, #132]	; (80079e8 <OC4Config+0x10c>)
 8007964:	4293      	cmp	r3, r2
 8007966:	d003      	beq.n	8007970 <OC4Config+0x94>
 8007968:	687b      	ldr	r3, [r7, #4]
 800796a:	4a20      	ldr	r2, [pc, #128]	; (80079ec <OC4Config+0x110>)
 800796c:	4293      	cmp	r3, r2
 800796e:	d11f      	bne.n	80079b0 <OC4Config+0xd4>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC4NP, TIM_OCInitStruct->OCNPolarity << 14U);
 8007970:	697b      	ldr	r3, [r7, #20]
 8007972:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
 8007976:	683b      	ldr	r3, [r7, #0]
 8007978:	695b      	ldr	r3, [r3, #20]
 800797a:	039b      	lsls	r3, r3, #14
 800797c:	4313      	orrs	r3, r2
 800797e:	617b      	str	r3, [r7, #20]

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC4NE, TIM_OCInitStruct->OCNState << 14U);
 8007980:	697b      	ldr	r3, [r7, #20]
 8007982:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8007986:	683b      	ldr	r3, [r7, #0]
 8007988:	689b      	ldr	r3, [r3, #8]
 800798a:	039b      	lsls	r3, r3, #14
 800798c:	4313      	orrs	r3, r2
 800798e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS4, TIM_OCInitStruct->OCIdleState << 6U);
 8007990:	693b      	ldr	r3, [r7, #16]
 8007992:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8007996:	683b      	ldr	r3, [r7, #0]
 8007998:	699b      	ldr	r3, [r3, #24]
 800799a:	019b      	lsls	r3, r3, #6
 800799c:	4313      	orrs	r3, r2
 800799e:	613b      	str	r3, [r7, #16]

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS4N, TIM_OCInitStruct->OCNIdleState << 7U);
 80079a0:	693b      	ldr	r3, [r7, #16]
 80079a2:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
 80079a6:	683b      	ldr	r3, [r7, #0]
 80079a8:	69db      	ldr	r3, [r3, #28]
 80079aa:	01db      	lsls	r3, r3, #7
 80079ac:	4313      	orrs	r3, r2
 80079ae:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 80079b0:	687b      	ldr	r3, [r7, #4]
 80079b2:	693a      	ldr	r2, [r7, #16]
 80079b4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  LL_TIM_WriteReg(TIMx, CCMR2, tmpccmr2);
 80079b6:	687b      	ldr	r3, [r7, #4]
 80079b8:	68fa      	ldr	r2, [r7, #12]
 80079ba:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH4(TIMx, TIM_OCInitStruct->CompareValue);
 80079bc:	683b      	ldr	r3, [r7, #0]
 80079be:	68db      	ldr	r3, [r3, #12]
 80079c0:	4619      	mov	r1, r3
 80079c2:	6878      	ldr	r0, [r7, #4]
 80079c4:	f7ff fcb2 	bl	800732c <LL_TIM_OC_SetCompareCH4>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 80079c8:	687b      	ldr	r3, [r7, #4]
 80079ca:	697a      	ldr	r2, [r7, #20]
 80079cc:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 80079ce:	2300      	movs	r3, #0
}
 80079d0:	4618      	mov	r0, r3
 80079d2:	3718      	adds	r7, #24
 80079d4:	46bd      	mov	sp, r7
 80079d6:	bd80      	pop	{r7, pc}
 80079d8:	40012c00 	.word	0x40012c00
 80079dc:	40013400 	.word	0x40013400
 80079e0:	40014000 	.word	0x40014000
 80079e4:	40014400 	.word	0x40014400
 80079e8:	40014800 	.word	0x40014800
 80079ec:	40015000 	.word	0x40015000

080079f0 <OC5Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC5Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 80079f0:	b580      	push	{r7, lr}
 80079f2:	b084      	sub	sp, #16
 80079f4:	af00      	add	r7, sp, #0
 80079f6:	6078      	str	r0, [r7, #4]
 80079f8:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));

  /* Disable the Channel 5: Reset the CC5E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC5E);
 80079fa:	687b      	ldr	r3, [r7, #4]
 80079fc:	6a1b      	ldr	r3, [r3, #32]
 80079fe:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8007a02:	687b      	ldr	r3, [r7, #4]
 8007a04:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 8007a06:	687b      	ldr	r3, [r7, #4]
 8007a08:	6a1b      	ldr	r3, [r3, #32]
 8007a0a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx CCMR3 register value */
  tmpccmr3 = LL_TIM_ReadReg(TIMx, CCMR3);
 8007a0c:	687b      	ldr	r3, [r7, #4]
 8007a0e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007a10:	60bb      	str	r3, [r7, #8]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr3, TIM_CCMR3_OC5M, TIM_OCInitStruct->OCMode);
 8007a12:	68bb      	ldr	r3, [r7, #8]
 8007a14:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007a18:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007a1c:	683a      	ldr	r2, [r7, #0]
 8007a1e:	6812      	ldr	r2, [r2, #0]
 8007a20:	4313      	orrs	r3, r2
 8007a22:	60bb      	str	r3, [r7, #8]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC5P, TIM_OCInitStruct->OCPolarity << 16U);
 8007a24:	68fb      	ldr	r3, [r7, #12]
 8007a26:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8007a2a:	683b      	ldr	r3, [r7, #0]
 8007a2c:	691b      	ldr	r3, [r3, #16]
 8007a2e:	041b      	lsls	r3, r3, #16
 8007a30:	4313      	orrs	r3, r2
 8007a32:	60fb      	str	r3, [r7, #12]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC5E, TIM_OCInitStruct->OCState << 16U);
 8007a34:	68fb      	ldr	r3, [r7, #12]
 8007a36:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8007a3a:	683b      	ldr	r3, [r7, #0]
 8007a3c:	685b      	ldr	r3, [r3, #4]
 8007a3e:	041b      	lsls	r3, r3, #16
 8007a40:	4313      	orrs	r3, r2
 8007a42:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007a44:	687b      	ldr	r3, [r7, #4]
 8007a46:	4a19      	ldr	r2, [pc, #100]	; (8007aac <OC5Config+0xbc>)
 8007a48:	4293      	cmp	r3, r2
 8007a4a:	d013      	beq.n	8007a74 <OC5Config+0x84>
 8007a4c:	687b      	ldr	r3, [r7, #4]
 8007a4e:	4a18      	ldr	r2, [pc, #96]	; (8007ab0 <OC5Config+0xc0>)
 8007a50:	4293      	cmp	r3, r2
 8007a52:	d00f      	beq.n	8007a74 <OC5Config+0x84>
 8007a54:	687b      	ldr	r3, [r7, #4]
 8007a56:	4a17      	ldr	r2, [pc, #92]	; (8007ab4 <OC5Config+0xc4>)
 8007a58:	4293      	cmp	r3, r2
 8007a5a:	d00b      	beq.n	8007a74 <OC5Config+0x84>
 8007a5c:	687b      	ldr	r3, [r7, #4]
 8007a5e:	4a16      	ldr	r2, [pc, #88]	; (8007ab8 <OC5Config+0xc8>)
 8007a60:	4293      	cmp	r3, r2
 8007a62:	d007      	beq.n	8007a74 <OC5Config+0x84>
 8007a64:	687b      	ldr	r3, [r7, #4]
 8007a66:	4a15      	ldr	r2, [pc, #84]	; (8007abc <OC5Config+0xcc>)
 8007a68:	4293      	cmp	r3, r2
 8007a6a:	d003      	beq.n	8007a74 <OC5Config+0x84>
 8007a6c:	687b      	ldr	r3, [r7, #4]
 8007a6e:	4a14      	ldr	r2, [pc, #80]	; (8007ac0 <OC5Config+0xd0>)
 8007a70:	4293      	cmp	r3, r2
 8007a72:	d109      	bne.n	8007a88 <OC5Config+0x98>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the Output Idle state */
    MODIFY_REG(TIMx->CR2, TIM_CR2_OIS5, TIM_OCInitStruct->OCIdleState << 8U);
 8007a74:	687b      	ldr	r3, [r7, #4]
 8007a76:	685b      	ldr	r3, [r3, #4]
 8007a78:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8007a7c:	683b      	ldr	r3, [r7, #0]
 8007a7e:	699b      	ldr	r3, [r3, #24]
 8007a80:	021b      	lsls	r3, r3, #8
 8007a82:	431a      	orrs	r2, r3
 8007a84:	687b      	ldr	r3, [r7, #4]
 8007a86:	605a      	str	r2, [r3, #4]

  }

  /* Write to TIMx CCMR3 */
  LL_TIM_WriteReg(TIMx, CCMR3, tmpccmr3);
 8007a88:	687b      	ldr	r3, [r7, #4]
 8007a8a:	68ba      	ldr	r2, [r7, #8]
 8007a8c:	651a      	str	r2, [r3, #80]	; 0x50

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH5(TIMx, TIM_OCInitStruct->CompareValue);
 8007a8e:	683b      	ldr	r3, [r7, #0]
 8007a90:	68db      	ldr	r3, [r3, #12]
 8007a92:	4619      	mov	r1, r3
 8007a94:	6878      	ldr	r0, [r7, #4]
 8007a96:	f7ff fc57 	bl	8007348 <LL_TIM_OC_SetCompareCH5>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8007a9a:	687b      	ldr	r3, [r7, #4]
 8007a9c:	68fa      	ldr	r2, [r7, #12]
 8007a9e:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 8007aa0:	2300      	movs	r3, #0
}
 8007aa2:	4618      	mov	r0, r3
 8007aa4:	3710      	adds	r7, #16
 8007aa6:	46bd      	mov	sp, r7
 8007aa8:	bd80      	pop	{r7, pc}
 8007aaa:	bf00      	nop
 8007aac:	40012c00 	.word	0x40012c00
 8007ab0:	40013400 	.word	0x40013400
 8007ab4:	40014000 	.word	0x40014000
 8007ab8:	40014400 	.word	0x40014400
 8007abc:	40014800 	.word	0x40014800
 8007ac0:	40015000 	.word	0x40015000

08007ac4 <OC6Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC6Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8007ac4:	b580      	push	{r7, lr}
 8007ac6:	b084      	sub	sp, #16
 8007ac8:	af00      	add	r7, sp, #0
 8007aca:	6078      	str	r0, [r7, #4]
 8007acc:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));

  /* Disable the Channel 5: Reset the CC6E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC6E);
 8007ace:	687b      	ldr	r3, [r7, #4]
 8007ad0:	6a1b      	ldr	r3, [r3, #32]
 8007ad2:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8007ad6:	687b      	ldr	r3, [r7, #4]
 8007ad8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 8007ada:	687b      	ldr	r3, [r7, #4]
 8007adc:	6a1b      	ldr	r3, [r3, #32]
 8007ade:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx CCMR3 register value */
  tmpccmr3 = LL_TIM_ReadReg(TIMx, CCMR3);
 8007ae0:	687b      	ldr	r3, [r7, #4]
 8007ae2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007ae4:	60bb      	str	r3, [r7, #8]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr3, TIM_CCMR3_OC6M, TIM_OCInitStruct->OCMode << 8U);
 8007ae6:	68bb      	ldr	r3, [r7, #8]
 8007ae8:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8007aec:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007af0:	683a      	ldr	r2, [r7, #0]
 8007af2:	6812      	ldr	r2, [r2, #0]
 8007af4:	0212      	lsls	r2, r2, #8
 8007af6:	4313      	orrs	r3, r2
 8007af8:	60bb      	str	r3, [r7, #8]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC6P, TIM_OCInitStruct->OCPolarity << 20U);
 8007afa:	68fb      	ldr	r3, [r7, #12]
 8007afc:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 8007b00:	683b      	ldr	r3, [r7, #0]
 8007b02:	691b      	ldr	r3, [r3, #16]
 8007b04:	051b      	lsls	r3, r3, #20
 8007b06:	4313      	orrs	r3, r2
 8007b08:	60fb      	str	r3, [r7, #12]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC6E, TIM_OCInitStruct->OCState << 20U);
 8007b0a:	68fb      	ldr	r3, [r7, #12]
 8007b0c:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8007b10:	683b      	ldr	r3, [r7, #0]
 8007b12:	685b      	ldr	r3, [r3, #4]
 8007b14:	051b      	lsls	r3, r3, #20
 8007b16:	4313      	orrs	r3, r2
 8007b18:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007b1a:	687b      	ldr	r3, [r7, #4]
 8007b1c:	4a18      	ldr	r2, [pc, #96]	; (8007b80 <OC6Config+0xbc>)
 8007b1e:	4293      	cmp	r3, r2
 8007b20:	d013      	beq.n	8007b4a <OC6Config+0x86>
 8007b22:	687b      	ldr	r3, [r7, #4]
 8007b24:	4a17      	ldr	r2, [pc, #92]	; (8007b84 <OC6Config+0xc0>)
 8007b26:	4293      	cmp	r3, r2
 8007b28:	d00f      	beq.n	8007b4a <OC6Config+0x86>
 8007b2a:	687b      	ldr	r3, [r7, #4]
 8007b2c:	4a16      	ldr	r2, [pc, #88]	; (8007b88 <OC6Config+0xc4>)
 8007b2e:	4293      	cmp	r3, r2
 8007b30:	d00b      	beq.n	8007b4a <OC6Config+0x86>
 8007b32:	687b      	ldr	r3, [r7, #4]
 8007b34:	4a15      	ldr	r2, [pc, #84]	; (8007b8c <OC6Config+0xc8>)
 8007b36:	4293      	cmp	r3, r2
 8007b38:	d007      	beq.n	8007b4a <OC6Config+0x86>
 8007b3a:	687b      	ldr	r3, [r7, #4]
 8007b3c:	4a14      	ldr	r2, [pc, #80]	; (8007b90 <OC6Config+0xcc>)
 8007b3e:	4293      	cmp	r3, r2
 8007b40:	d003      	beq.n	8007b4a <OC6Config+0x86>
 8007b42:	687b      	ldr	r3, [r7, #4]
 8007b44:	4a13      	ldr	r2, [pc, #76]	; (8007b94 <OC6Config+0xd0>)
 8007b46:	4293      	cmp	r3, r2
 8007b48:	d109      	bne.n	8007b5e <OC6Config+0x9a>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the Output Idle state */
    MODIFY_REG(TIMx->CR2, TIM_CR2_OIS6, TIM_OCInitStruct->OCIdleState << 10U);
 8007b4a:	687b      	ldr	r3, [r7, #4]
 8007b4c:	685b      	ldr	r3, [r3, #4]
 8007b4e:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 8007b52:	683b      	ldr	r3, [r7, #0]
 8007b54:	699b      	ldr	r3, [r3, #24]
 8007b56:	029b      	lsls	r3, r3, #10
 8007b58:	431a      	orrs	r2, r3
 8007b5a:	687b      	ldr	r3, [r7, #4]
 8007b5c:	605a      	str	r2, [r3, #4]
  }

  /* Write to TIMx CCMR3 */
  LL_TIM_WriteReg(TIMx, CCMR3, tmpccmr3);
 8007b5e:	687b      	ldr	r3, [r7, #4]
 8007b60:	68ba      	ldr	r2, [r7, #8]
 8007b62:	651a      	str	r2, [r3, #80]	; 0x50

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH6(TIMx, TIM_OCInitStruct->CompareValue);
 8007b64:	683b      	ldr	r3, [r7, #0]
 8007b66:	68db      	ldr	r3, [r3, #12]
 8007b68:	4619      	mov	r1, r3
 8007b6a:	6878      	ldr	r0, [r7, #4]
 8007b6c:	f7ff fbfc 	bl	8007368 <LL_TIM_OC_SetCompareCH6>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8007b70:	687b      	ldr	r3, [r7, #4]
 8007b72:	68fa      	ldr	r2, [r7, #12]
 8007b74:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 8007b76:	2300      	movs	r3, #0
}
 8007b78:	4618      	mov	r0, r3
 8007b7a:	3710      	adds	r7, #16
 8007b7c:	46bd      	mov	sp, r7
 8007b7e:	bd80      	pop	{r7, pc}
 8007b80:	40012c00 	.word	0x40012c00
 8007b84:	40013400 	.word	0x40013400
 8007b88:	40014000 	.word	0x40014000
 8007b8c:	40014400 	.word	0x40014400
 8007b90:	40014800 	.word	0x40014800
 8007b94:	40015000 	.word	0x40015000

08007b98 <LL_USART_IsEnabled>:
{
 8007b98:	b480      	push	{r7}
 8007b9a:	b083      	sub	sp, #12
 8007b9c:	af00      	add	r7, sp, #0
 8007b9e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->CR1, USART_CR1_UE) == (USART_CR1_UE)) ? 1UL : 0UL);
 8007ba0:	687b      	ldr	r3, [r7, #4]
 8007ba2:	681b      	ldr	r3, [r3, #0]
 8007ba4:	f003 0301 	and.w	r3, r3, #1
 8007ba8:	2b01      	cmp	r3, #1
 8007baa:	d101      	bne.n	8007bb0 <LL_USART_IsEnabled+0x18>
 8007bac:	2301      	movs	r3, #1
 8007bae:	e000      	b.n	8007bb2 <LL_USART_IsEnabled+0x1a>
 8007bb0:	2300      	movs	r3, #0
}
 8007bb2:	4618      	mov	r0, r3
 8007bb4:	370c      	adds	r7, #12
 8007bb6:	46bd      	mov	sp, r7
 8007bb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bbc:	4770      	bx	lr

08007bbe <LL_USART_SetPrescaler>:
{
 8007bbe:	b480      	push	{r7}
 8007bc0:	b083      	sub	sp, #12
 8007bc2:	af00      	add	r7, sp, #0
 8007bc4:	6078      	str	r0, [r7, #4]
 8007bc6:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->PRESC, USART_PRESC_PRESCALER, (uint16_t)PrescalerValue);
 8007bc8:	687b      	ldr	r3, [r7, #4]
 8007bca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007bcc:	f023 030f 	bic.w	r3, r3, #15
 8007bd0:	683a      	ldr	r2, [r7, #0]
 8007bd2:	b292      	uxth	r2, r2
 8007bd4:	431a      	orrs	r2, r3
 8007bd6:	687b      	ldr	r3, [r7, #4]
 8007bd8:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8007bda:	bf00      	nop
 8007bdc:	370c      	adds	r7, #12
 8007bde:	46bd      	mov	sp, r7
 8007be0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007be4:	4770      	bx	lr

08007be6 <LL_USART_SetStopBitsLength>:
{
 8007be6:	b480      	push	{r7}
 8007be8:	b083      	sub	sp, #12
 8007bea:	af00      	add	r7, sp, #0
 8007bec:	6078      	str	r0, [r7, #4]
 8007bee:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR2, USART_CR2_STOP, StopBits);
 8007bf0:	687b      	ldr	r3, [r7, #4]
 8007bf2:	685b      	ldr	r3, [r3, #4]
 8007bf4:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8007bf8:	683b      	ldr	r3, [r7, #0]
 8007bfa:	431a      	orrs	r2, r3
 8007bfc:	687b      	ldr	r3, [r7, #4]
 8007bfe:	605a      	str	r2, [r3, #4]
}
 8007c00:	bf00      	nop
 8007c02:	370c      	adds	r7, #12
 8007c04:	46bd      	mov	sp, r7
 8007c06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c0a:	4770      	bx	lr

08007c0c <LL_USART_SetHWFlowCtrl>:
{
 8007c0c:	b480      	push	{r7}
 8007c0e:	b083      	sub	sp, #12
 8007c10:	af00      	add	r7, sp, #0
 8007c12:	6078      	str	r0, [r7, #4]
 8007c14:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR3, USART_CR3_RTSE | USART_CR3_CTSE, HardwareFlowControl);
 8007c16:	687b      	ldr	r3, [r7, #4]
 8007c18:	689b      	ldr	r3, [r3, #8]
 8007c1a:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8007c1e:	683b      	ldr	r3, [r7, #0]
 8007c20:	431a      	orrs	r2, r3
 8007c22:	687b      	ldr	r3, [r7, #4]
 8007c24:	609a      	str	r2, [r3, #8]
}
 8007c26:	bf00      	nop
 8007c28:	370c      	adds	r7, #12
 8007c2a:	46bd      	mov	sp, r7
 8007c2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c30:	4770      	bx	lr
	...

08007c34 <LL_USART_SetBaudRate>:
{
 8007c34:	b480      	push	{r7}
 8007c36:	b087      	sub	sp, #28
 8007c38:	af00      	add	r7, sp, #0
 8007c3a:	60f8      	str	r0, [r7, #12]
 8007c3c:	60b9      	str	r1, [r7, #8]
 8007c3e:	607a      	str	r2, [r7, #4]
 8007c40:	603b      	str	r3, [r7, #0]
  if (PrescalerValue > LL_USART_PRESCALER_DIV256)
 8007c42:	687b      	ldr	r3, [r7, #4]
 8007c44:	2b0b      	cmp	r3, #11
 8007c46:	d83c      	bhi.n	8007cc2 <LL_USART_SetBaudRate+0x8e>
  else if (BaudRate == 0U)
 8007c48:	6a3b      	ldr	r3, [r7, #32]
 8007c4a:	2b00      	cmp	r3, #0
 8007c4c:	d039      	beq.n	8007cc2 <LL_USART_SetBaudRate+0x8e>
  else if (OverSampling == LL_USART_OVERSAMPLING_8)
 8007c4e:	683b      	ldr	r3, [r7, #0]
 8007c50:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007c54:	d122      	bne.n	8007c9c <LL_USART_SetBaudRate+0x68>
    usartdiv = (uint16_t)(__LL_USART_DIV_SAMPLING8(PeriphClk, (uint8_t)PrescalerValue, BaudRate));
 8007c56:	687b      	ldr	r3, [r7, #4]
 8007c58:	b2db      	uxtb	r3, r3
 8007c5a:	461a      	mov	r2, r3
 8007c5c:	4b1c      	ldr	r3, [pc, #112]	; (8007cd0 <LL_USART_SetBaudRate+0x9c>)
 8007c5e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007c62:	68ba      	ldr	r2, [r7, #8]
 8007c64:	fbb2 f3f3 	udiv	r3, r2, r3
 8007c68:	005a      	lsls	r2, r3, #1
 8007c6a:	6a3b      	ldr	r3, [r7, #32]
 8007c6c:	085b      	lsrs	r3, r3, #1
 8007c6e:	441a      	add	r2, r3
 8007c70:	6a3b      	ldr	r3, [r7, #32]
 8007c72:	fbb2 f3f3 	udiv	r3, r2, r3
 8007c76:	b29b      	uxth	r3, r3
 8007c78:	617b      	str	r3, [r7, #20]
    brrtemp = usartdiv & 0xFFF0U;
 8007c7a:	697a      	ldr	r2, [r7, #20]
 8007c7c:	f64f 73f0 	movw	r3, #65520	; 0xfff0
 8007c80:	4013      	ands	r3, r2
 8007c82:	613b      	str	r3, [r7, #16]
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8007c84:	697b      	ldr	r3, [r7, #20]
 8007c86:	085b      	lsrs	r3, r3, #1
 8007c88:	b29b      	uxth	r3, r3
 8007c8a:	f003 0307 	and.w	r3, r3, #7
 8007c8e:	693a      	ldr	r2, [r7, #16]
 8007c90:	4313      	orrs	r3, r2
 8007c92:	613b      	str	r3, [r7, #16]
    USARTx->BRR = brrtemp;
 8007c94:	68fb      	ldr	r3, [r7, #12]
 8007c96:	693a      	ldr	r2, [r7, #16]
 8007c98:	60da      	str	r2, [r3, #12]
}
 8007c9a:	e012      	b.n	8007cc2 <LL_USART_SetBaudRate+0x8e>
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING16(PeriphClk, (uint8_t)PrescalerValue, BaudRate));
 8007c9c:	687b      	ldr	r3, [r7, #4]
 8007c9e:	b2db      	uxtb	r3, r3
 8007ca0:	461a      	mov	r2, r3
 8007ca2:	4b0b      	ldr	r3, [pc, #44]	; (8007cd0 <LL_USART_SetBaudRate+0x9c>)
 8007ca4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007ca8:	68ba      	ldr	r2, [r7, #8]
 8007caa:	fbb2 f2f3 	udiv	r2, r2, r3
 8007cae:	6a3b      	ldr	r3, [r7, #32]
 8007cb0:	085b      	lsrs	r3, r3, #1
 8007cb2:	441a      	add	r2, r3
 8007cb4:	6a3b      	ldr	r3, [r7, #32]
 8007cb6:	fbb2 f3f3 	udiv	r3, r2, r3
 8007cba:	b29b      	uxth	r3, r3
 8007cbc:	461a      	mov	r2, r3
 8007cbe:	68fb      	ldr	r3, [r7, #12]
 8007cc0:	60da      	str	r2, [r3, #12]
}
 8007cc2:	bf00      	nop
 8007cc4:	371c      	adds	r7, #28
 8007cc6:	46bd      	mov	sp, r7
 8007cc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ccc:	4770      	bx	lr
 8007cce:	bf00      	nop
 8007cd0:	0806c868 	.word	0x0806c868

08007cd4 <LL_USART_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: USART registers are initialized according to USART_InitStruct content
  *          - ERROR: Problem occurred during USART Registers initialization
  */
ErrorStatus LL_USART_Init(USART_TypeDef *USARTx, LL_USART_InitTypeDef *USART_InitStruct)
{
 8007cd4:	b580      	push	{r7, lr}
 8007cd6:	b086      	sub	sp, #24
 8007cd8:	af02      	add	r7, sp, #8
 8007cda:	6078      	str	r0, [r7, #4]
 8007cdc:	6039      	str	r1, [r7, #0]
  ErrorStatus status = ERROR;
 8007cde:	2301      	movs	r3, #1
 8007ce0:	73fb      	strb	r3, [r7, #15]
  uint32_t periphclk = LL_RCC_PERIPH_FREQUENCY_NO;
 8007ce2:	2300      	movs	r3, #0
 8007ce4:	60bb      	str	r3, [r7, #8]
  assert_param(IS_LL_USART_HWCONTROL(USART_InitStruct->HardwareFlowControl));
  assert_param(IS_LL_USART_OVERSAMPLING(USART_InitStruct->OverSampling));

  /* USART needs to be in disabled state, in order to be able to configure some bits in
     CRx registers */
  if (LL_USART_IsEnabled(USARTx) == 0U)
 8007ce6:	6878      	ldr	r0, [r7, #4]
 8007ce8:	f7ff ff56 	bl	8007b98 <LL_USART_IsEnabled>
 8007cec:	4603      	mov	r3, r0
 8007cee:	2b00      	cmp	r3, #0
 8007cf0:	d165      	bne.n	8007dbe <LL_USART_Init+0xea>
     * - DataWidth:          USART_CR1_M bits according to USART_InitStruct->DataWidth value
     * - Parity:             USART_CR1_PCE, USART_CR1_PS bits according to USART_InitStruct->Parity value
     * - TransferDirection:  USART_CR1_TE, USART_CR1_RE bits according to USART_InitStruct->TransferDirection value
     * - Oversampling:       USART_CR1_OVER8 bit according to USART_InitStruct->OverSampling value.
     */
    MODIFY_REG(USARTx->CR1,
 8007cf2:	687b      	ldr	r3, [r7, #4]
 8007cf4:	681a      	ldr	r2, [r3, #0]
 8007cf6:	4b34      	ldr	r3, [pc, #208]	; (8007dc8 <LL_USART_Init+0xf4>)
 8007cf8:	4013      	ands	r3, r2
 8007cfa:	683a      	ldr	r2, [r7, #0]
 8007cfc:	6891      	ldr	r1, [r2, #8]
 8007cfe:	683a      	ldr	r2, [r7, #0]
 8007d00:	6912      	ldr	r2, [r2, #16]
 8007d02:	4311      	orrs	r1, r2
 8007d04:	683a      	ldr	r2, [r7, #0]
 8007d06:	6952      	ldr	r2, [r2, #20]
 8007d08:	4311      	orrs	r1, r2
 8007d0a:	683a      	ldr	r2, [r7, #0]
 8007d0c:	69d2      	ldr	r2, [r2, #28]
 8007d0e:	430a      	orrs	r2, r1
 8007d10:	431a      	orrs	r2, r3
 8007d12:	687b      	ldr	r3, [r7, #4]
 8007d14:	601a      	str	r2, [r3, #0]
    /*---------------------------- USART CR2 Configuration ---------------------
     * Configure USARTx CR2 (Stop bits) with parameters:
     * - Stop Bits:          USART_CR2_STOP bits according to USART_InitStruct->StopBits value.
     * - CLKEN, CPOL, CPHA and LBCL bits are to be configured using LL_USART_ClockInit().
     */
    LL_USART_SetStopBitsLength(USARTx, USART_InitStruct->StopBits);
 8007d16:	683b      	ldr	r3, [r7, #0]
 8007d18:	68db      	ldr	r3, [r3, #12]
 8007d1a:	4619      	mov	r1, r3
 8007d1c:	6878      	ldr	r0, [r7, #4]
 8007d1e:	f7ff ff62 	bl	8007be6 <LL_USART_SetStopBitsLength>
    /*---------------------------- USART CR3 Configuration ---------------------
     * Configure USARTx CR3 (Hardware Flow Control) with parameters:
     * - HardwareFlowControl: USART_CR3_RTSE, USART_CR3_CTSE bits according to
     *   USART_InitStruct->HardwareFlowControl value.
     */
    LL_USART_SetHWFlowCtrl(USARTx, USART_InitStruct->HardwareFlowControl);
 8007d22:	683b      	ldr	r3, [r7, #0]
 8007d24:	699b      	ldr	r3, [r3, #24]
 8007d26:	4619      	mov	r1, r3
 8007d28:	6878      	ldr	r0, [r7, #4]
 8007d2a:	f7ff ff6f 	bl	8007c0c <LL_USART_SetHWFlowCtrl>

    /*---------------------------- USART BRR Configuration ---------------------
     * Retrieve Clock frequency used for USART Peripheral
     */
    if (USARTx == USART1)
 8007d2e:	687b      	ldr	r3, [r7, #4]
 8007d30:	4a26      	ldr	r2, [pc, #152]	; (8007dcc <LL_USART_Init+0xf8>)
 8007d32:	4293      	cmp	r3, r2
 8007d34:	d104      	bne.n	8007d40 <LL_USART_Init+0x6c>
    {
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART1_CLKSOURCE);
 8007d36:	2003      	movs	r0, #3
 8007d38:	f7ff f8b6 	bl	8006ea8 <LL_RCC_GetUSARTClockFreq>
 8007d3c:	60b8      	str	r0, [r7, #8]
 8007d3e:	e023      	b.n	8007d88 <LL_USART_Init+0xb4>
    }
    else if (USARTx == USART2)
 8007d40:	687b      	ldr	r3, [r7, #4]
 8007d42:	4a23      	ldr	r2, [pc, #140]	; (8007dd0 <LL_USART_Init+0xfc>)
 8007d44:	4293      	cmp	r3, r2
 8007d46:	d104      	bne.n	8007d52 <LL_USART_Init+0x7e>
    {
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART2_CLKSOURCE);
 8007d48:	200c      	movs	r0, #12
 8007d4a:	f7ff f8ad 	bl	8006ea8 <LL_RCC_GetUSARTClockFreq>
 8007d4e:	60b8      	str	r0, [r7, #8]
 8007d50:	e01a      	b.n	8007d88 <LL_USART_Init+0xb4>
    }
    else if (USARTx == USART3)
 8007d52:	687b      	ldr	r3, [r7, #4]
 8007d54:	4a1f      	ldr	r2, [pc, #124]	; (8007dd4 <LL_USART_Init+0x100>)
 8007d56:	4293      	cmp	r3, r2
 8007d58:	d104      	bne.n	8007d64 <LL_USART_Init+0x90>
    {
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART3_CLKSOURCE);
 8007d5a:	2030      	movs	r0, #48	; 0x30
 8007d5c:	f7ff f8a4 	bl	8006ea8 <LL_RCC_GetUSARTClockFreq>
 8007d60:	60b8      	str	r0, [r7, #8]
 8007d62:	e011      	b.n	8007d88 <LL_USART_Init+0xb4>
    }
#if defined(UART4)
    else if (USARTx == UART4)
 8007d64:	687b      	ldr	r3, [r7, #4]
 8007d66:	4a1c      	ldr	r2, [pc, #112]	; (8007dd8 <LL_USART_Init+0x104>)
 8007d68:	4293      	cmp	r3, r2
 8007d6a:	d104      	bne.n	8007d76 <LL_USART_Init+0xa2>
    {
      periphclk = LL_RCC_GetUARTClockFreq(LL_RCC_UART4_CLKSOURCE);
 8007d6c:	20c0      	movs	r0, #192	; 0xc0
 8007d6e:	f7ff f961 	bl	8007034 <LL_RCC_GetUARTClockFreq>
 8007d72:	60b8      	str	r0, [r7, #8]
 8007d74:	e008      	b.n	8007d88 <LL_USART_Init+0xb4>
    }
#endif /* UART4 */
#if defined(UART5)
    else if (USARTx == UART5)
 8007d76:	687b      	ldr	r3, [r7, #4]
 8007d78:	4a18      	ldr	r2, [pc, #96]	; (8007ddc <LL_USART_Init+0x108>)
 8007d7a:	4293      	cmp	r3, r2
 8007d7c:	d104      	bne.n	8007d88 <LL_USART_Init+0xb4>
    {
      periphclk = LL_RCC_GetUARTClockFreq(LL_RCC_UART5_CLKSOURCE);
 8007d7e:	f44f 7040 	mov.w	r0, #768	; 0x300
 8007d82:	f7ff f957 	bl	8007034 <LL_RCC_GetUARTClockFreq>
 8007d86:	60b8      	str	r0, [r7, #8]
    /* Configure the USART Baud Rate :
       - prescaler value is required
       - valid baud rate value (different from 0) is required
       - Peripheral clock as returned by RCC service, should be valid (different from 0).
    */
    if ((periphclk != LL_RCC_PERIPH_FREQUENCY_NO)
 8007d88:	68bb      	ldr	r3, [r7, #8]
 8007d8a:	2b00      	cmp	r3, #0
 8007d8c:	d011      	beq.n	8007db2 <LL_USART_Init+0xde>
        && (USART_InitStruct->BaudRate != 0U))
 8007d8e:	683b      	ldr	r3, [r7, #0]
 8007d90:	685b      	ldr	r3, [r3, #4]
 8007d92:	2b00      	cmp	r3, #0
 8007d94:	d00d      	beq.n	8007db2 <LL_USART_Init+0xde>
    {
      status = SUCCESS;
 8007d96:	2300      	movs	r3, #0
 8007d98:	73fb      	strb	r3, [r7, #15]
      LL_USART_SetBaudRate(USARTx,
 8007d9a:	683b      	ldr	r3, [r7, #0]
 8007d9c:	681a      	ldr	r2, [r3, #0]
 8007d9e:	683b      	ldr	r3, [r7, #0]
 8007da0:	69d9      	ldr	r1, [r3, #28]
 8007da2:	683b      	ldr	r3, [r7, #0]
 8007da4:	685b      	ldr	r3, [r3, #4]
 8007da6:	9300      	str	r3, [sp, #0]
 8007da8:	460b      	mov	r3, r1
 8007daa:	68b9      	ldr	r1, [r7, #8]
 8007dac:	6878      	ldr	r0, [r7, #4]
 8007dae:	f7ff ff41 	bl	8007c34 <LL_USART_SetBaudRate>

    /*---------------------------- USART PRESC Configuration -----------------------
     * Configure USARTx PRESC (Prescaler) with parameters:
     * - PrescalerValue: USART_PRESC_PRESCALER bits according to USART_InitStruct->PrescalerValue value.
     */
    LL_USART_SetPrescaler(USARTx, USART_InitStruct->PrescalerValue);
 8007db2:	683b      	ldr	r3, [r7, #0]
 8007db4:	681b      	ldr	r3, [r3, #0]
 8007db6:	4619      	mov	r1, r3
 8007db8:	6878      	ldr	r0, [r7, #4]
 8007dba:	f7ff ff00 	bl	8007bbe <LL_USART_SetPrescaler>
  }
  /* Endif (=> USART not in Disabled state => return ERROR) */

  return (status);
 8007dbe:	7bfb      	ldrb	r3, [r7, #15]
}
 8007dc0:	4618      	mov	r0, r3
 8007dc2:	3710      	adds	r7, #16
 8007dc4:	46bd      	mov	sp, r7
 8007dc6:	bd80      	pop	{r7, pc}
 8007dc8:	efff69f3 	.word	0xefff69f3
 8007dcc:	40013800 	.word	0x40013800
 8007dd0:	40004400 	.word	0x40004400
 8007dd4:	40004800 	.word	0x40004800
 8007dd8:	40004c00 	.word	0x40004c00
 8007ddc:	40005000 	.word	0x40005000

08007de0 <LL_GPIO_IsOutputPinSet>:
{
 8007de0:	b480      	push	{r7}
 8007de2:	b083      	sub	sp, #12
 8007de4:	af00      	add	r7, sp, #0
 8007de6:	6078      	str	r0, [r7, #4]
 8007de8:	6039      	str	r1, [r7, #0]
  return ((READ_BIT(GPIOx->ODR, PinMask) == (PinMask)) ? 1UL : 0UL);
 8007dea:	687b      	ldr	r3, [r7, #4]
 8007dec:	695a      	ldr	r2, [r3, #20]
 8007dee:	683b      	ldr	r3, [r7, #0]
 8007df0:	4013      	ands	r3, r2
 8007df2:	683a      	ldr	r2, [r7, #0]
 8007df4:	429a      	cmp	r2, r3
 8007df6:	d101      	bne.n	8007dfc <LL_GPIO_IsOutputPinSet+0x1c>
 8007df8:	2301      	movs	r3, #1
 8007dfa:	e000      	b.n	8007dfe <LL_GPIO_IsOutputPinSet+0x1e>
 8007dfc:	2300      	movs	r3, #0
}
 8007dfe:	4618      	mov	r0, r3
 8007e00:	370c      	adds	r7, #12
 8007e02:	46bd      	mov	sp, r7
 8007e04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e08:	4770      	bx	lr

08007e0a <LL_GPIO_SetOutputPin>:
{
 8007e0a:	b480      	push	{r7}
 8007e0c:	b083      	sub	sp, #12
 8007e0e:	af00      	add	r7, sp, #0
 8007e10:	6078      	str	r0, [r7, #4]
 8007e12:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, PinMask);
 8007e14:	687b      	ldr	r3, [r7, #4]
 8007e16:	683a      	ldr	r2, [r7, #0]
 8007e18:	619a      	str	r2, [r3, #24]
}
 8007e1a:	bf00      	nop
 8007e1c:	370c      	adds	r7, #12
 8007e1e:	46bd      	mov	sp, r7
 8007e20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e24:	4770      	bx	lr

08007e26 <LL_GPIO_ResetOutputPin>:
{
 8007e26:	b480      	push	{r7}
 8007e28:	b083      	sub	sp, #12
 8007e2a:	af00      	add	r7, sp, #0
 8007e2c:	6078      	str	r0, [r7, #4]
 8007e2e:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BRR, PinMask);
 8007e30:	687b      	ldr	r3, [r7, #4]
 8007e32:	683a      	ldr	r2, [r7, #0]
 8007e34:	629a      	str	r2, [r3, #40]	; 0x28
}
 8007e36:	bf00      	nop
 8007e38:	370c      	adds	r7, #12
 8007e3a:	46bd      	mov	sp, r7
 8007e3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e40:	4770      	bx	lr
	...

08007e44 <LED_init>:


// Funkcija LED_init() poskrbi, da se pravilno inicializira LED_group_handle_t struktura.
// Poskrbi tudi, da se določi začetno stanje LEDic.
void LED_init(void)
{
 8007e44:	b580      	push	{r7, lr}
 8007e46:	af00      	add	r7, sp, #0
		// Uporabite makroje "GPIOn" in "LL_GPIO_PIN_n" iz nizko-nivojske LL knjižnice.
		// Spodaj imate primer za inicializacijo LEDice LED0.


		// LEDice na portu F
		LED_group.LEDs[LED0].pin = LL_GPIO_PIN_2;
 8007e48:	4b1a      	ldr	r3, [pc, #104]	; (8007eb4 <LED_init+0x70>)
 8007e4a:	2204      	movs	r2, #4
 8007e4c:	605a      	str	r2, [r3, #4]
		LED_group.LEDs[LED0].port = GPIOF;
 8007e4e:	4b19      	ldr	r3, [pc, #100]	; (8007eb4 <LED_init+0x70>)
 8007e50:	4a19      	ldr	r2, [pc, #100]	; (8007eb8 <LED_init+0x74>)
 8007e52:	601a      	str	r2, [r3, #0]

		LED_group.LEDs[LED1].pin = LL_GPIO_PIN_3;
 8007e54:	4b17      	ldr	r3, [pc, #92]	; (8007eb4 <LED_init+0x70>)
 8007e56:	2208      	movs	r2, #8
 8007e58:	60da      	str	r2, [r3, #12]
		LED_group.LEDs[LED1].port = GPIOF;
 8007e5a:	4b16      	ldr	r3, [pc, #88]	; (8007eb4 <LED_init+0x70>)
 8007e5c:	4a16      	ldr	r2, [pc, #88]	; (8007eb8 <LED_init+0x74>)
 8007e5e:	609a      	str	r2, [r3, #8]

		LED_group.LEDs[LED2].pin = LL_GPIO_PIN_4;
 8007e60:	4b14      	ldr	r3, [pc, #80]	; (8007eb4 <LED_init+0x70>)
 8007e62:	2210      	movs	r2, #16
 8007e64:	615a      	str	r2, [r3, #20]
		LED_group.LEDs[LED2].port = GPIOF;
 8007e66:	4b13      	ldr	r3, [pc, #76]	; (8007eb4 <LED_init+0x70>)
 8007e68:	4a13      	ldr	r2, [pc, #76]	; (8007eb8 <LED_init+0x74>)
 8007e6a:	611a      	str	r2, [r3, #16]

		LED_group.LEDs[LED3].pin = LL_GPIO_PIN_5;
 8007e6c:	4b11      	ldr	r3, [pc, #68]	; (8007eb4 <LED_init+0x70>)
 8007e6e:	2220      	movs	r2, #32
 8007e70:	61da      	str	r2, [r3, #28]
		LED_group.LEDs[LED3].port = GPIOF;
 8007e72:	4b10      	ldr	r3, [pc, #64]	; (8007eb4 <LED_init+0x70>)
 8007e74:	4a10      	ldr	r2, [pc, #64]	; (8007eb8 <LED_init+0x74>)
 8007e76:	619a      	str	r2, [r3, #24]
	//-----------------------------------------------------------
		// LEDice na portu C
		LED_group.LEDs[LED4].pin = LL_GPIO_PIN_0;
 8007e78:	4b0e      	ldr	r3, [pc, #56]	; (8007eb4 <LED_init+0x70>)
 8007e7a:	2201      	movs	r2, #1
 8007e7c:	625a      	str	r2, [r3, #36]	; 0x24
		LED_group.LEDs[LED4].port = GPIOC;
 8007e7e:	4b0d      	ldr	r3, [pc, #52]	; (8007eb4 <LED_init+0x70>)
 8007e80:	4a0e      	ldr	r2, [pc, #56]	; (8007ebc <LED_init+0x78>)
 8007e82:	621a      	str	r2, [r3, #32]

		LED_group.LEDs[LED5].pin = LL_GPIO_PIN_1;
 8007e84:	4b0b      	ldr	r3, [pc, #44]	; (8007eb4 <LED_init+0x70>)
 8007e86:	2202      	movs	r2, #2
 8007e88:	62da      	str	r2, [r3, #44]	; 0x2c
		LED_group.LEDs[LED5].port = GPIOC;
 8007e8a:	4b0a      	ldr	r3, [pc, #40]	; (8007eb4 <LED_init+0x70>)
 8007e8c:	4a0b      	ldr	r2, [pc, #44]	; (8007ebc <LED_init+0x78>)
 8007e8e:	629a      	str	r2, [r3, #40]	; 0x28

		LED_group.LEDs[LED6].pin = LL_GPIO_PIN_2;
 8007e90:	4b08      	ldr	r3, [pc, #32]	; (8007eb4 <LED_init+0x70>)
 8007e92:	2204      	movs	r2, #4
 8007e94:	635a      	str	r2, [r3, #52]	; 0x34
		LED_group.LEDs[LED6].port = GPIOC;
 8007e96:	4b07      	ldr	r3, [pc, #28]	; (8007eb4 <LED_init+0x70>)
 8007e98:	4a08      	ldr	r2, [pc, #32]	; (8007ebc <LED_init+0x78>)
 8007e9a:	631a      	str	r2, [r3, #48]	; 0x30

		LED_group.LEDs[LED7].pin = LL_GPIO_PIN_3;
 8007e9c:	4b05      	ldr	r3, [pc, #20]	; (8007eb4 <LED_init+0x70>)
 8007e9e:	2208      	movs	r2, #8
 8007ea0:	63da      	str	r2, [r3, #60]	; 0x3c
		LED_group.LEDs[LED7].port = GPIOC;
 8007ea2:	4b04      	ldr	r3, [pc, #16]	; (8007eb4 <LED_init+0x70>)
 8007ea4:	4a05      	ldr	r2, [pc, #20]	; (8007ebc <LED_init+0x78>)
 8007ea6:	639a      	str	r2, [r3, #56]	; 0x38

	// 2. Nastavite začetno stanje LEDic (t.i. privzeto stanje (angl. default state)).

		// Na začetku po inicializaciji želimo imeti vse LEDice ugasnjene.
		// Uporabi se lahko kar LEDs_write() funkcijo.
		LEDs_write(0x00);
 8007ea8:	2000      	movs	r0, #0
 8007eaa:	f000 f895 	bl	8007fd8 <LEDs_write>

}
 8007eae:	bf00      	nop
 8007eb0:	bd80      	pop	{r7, pc}
 8007eb2:	bf00      	nop
 8007eb4:	200005d8 	.word	0x200005d8
 8007eb8:	48001400 	.word	0x48001400
 8007ebc:	48000800 	.word	0x48000800

08007ec0 <LED_on>:

// Funkcija LED_on() prižge tisto LEDico v skupini, ki jo specificira
// vrednost "LEDn". Vrednost "LEDn" pa je lahko eden od elementov iz
// seznama naštevnega tipa LEDs_enum_t.
void LED_on(LEDs_enum_t LEDn)
{
 8007ec0:	b580      	push	{r7, lr}
 8007ec2:	b082      	sub	sp, #8
 8007ec4:	af00      	add	r7, sp, #0
 8007ec6:	4603      	mov	r3, r0
 8007ec8:	71fb      	strb	r3, [r7, #7]
	// Za prižig LEDice uporabimo sledečo nizko-nivojsko LL funkcijo:
	//
	//		void LL_GPIO_SetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
	//
	LL_GPIO_SetOutputPin(LED_group.LEDs[LEDn].port, LED_group.LEDs[LEDn].pin );
 8007eca:	79fb      	ldrb	r3, [r7, #7]
 8007ecc:	4a07      	ldr	r2, [pc, #28]	; (8007eec <LED_on+0x2c>)
 8007ece:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 8007ed2:	79fb      	ldrb	r3, [r7, #7]
 8007ed4:	4905      	ldr	r1, [pc, #20]	; (8007eec <LED_on+0x2c>)
 8007ed6:	00db      	lsls	r3, r3, #3
 8007ed8:	440b      	add	r3, r1
 8007eda:	685b      	ldr	r3, [r3, #4]
 8007edc:	4619      	mov	r1, r3
 8007ede:	4610      	mov	r0, r2
 8007ee0:	f7ff ff93 	bl	8007e0a <LL_GPIO_SetOutputPin>
	// zamenjate z npr. LED3 iz seznama naštevnega tipa; in tako boste s klicem zgornje
	// funkcijo postavili na visoko stanje prav tisti digitalni izhod, ki pripada
	// portu in pinu LEDice LED3.


}
 8007ee4:	bf00      	nop
 8007ee6:	3708      	adds	r7, #8
 8007ee8:	46bd      	mov	sp, r7
 8007eea:	bd80      	pop	{r7, pc}
 8007eec:	200005d8 	.word	0x200005d8

08007ef0 <LED_off>:

// Funkcija LED_on() ugasne tisto LEDico v skupini, ki jo specificira
// vrednost "LEDn". Vrednost "LEDn" pa je lahko eden od elementov iz
// seznama naštevnega tipa LEDs_enum_t.
void LED_off(LEDs_enum_t LEDn)
{
 8007ef0:	b580      	push	{r7, lr}
 8007ef2:	b082      	sub	sp, #8
 8007ef4:	af00      	add	r7, sp, #0
 8007ef6:	4603      	mov	r3, r0
 8007ef8:	71fb      	strb	r3, [r7, #7]
	LL_GPIO_ResetOutputPin( LED_group.LEDs[LEDn].port, LED_group.LEDs[LEDn].pin );
 8007efa:	79fb      	ldrb	r3, [r7, #7]
 8007efc:	4a07      	ldr	r2, [pc, #28]	; (8007f1c <LED_off+0x2c>)
 8007efe:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 8007f02:	79fb      	ldrb	r3, [r7, #7]
 8007f04:	4905      	ldr	r1, [pc, #20]	; (8007f1c <LED_off+0x2c>)
 8007f06:	00db      	lsls	r3, r3, #3
 8007f08:	440b      	add	r3, r1
 8007f0a:	685b      	ldr	r3, [r3, #4]
 8007f0c:	4619      	mov	r1, r3
 8007f0e:	4610      	mov	r0, r2
 8007f10:	f7ff ff89 	bl	8007e26 <LL_GPIO_ResetOutputPin>
}
 8007f14:	bf00      	nop
 8007f16:	3708      	adds	r7, #8
 8007f18:	46bd      	mov	sp, r7
 8007f1a:	bd80      	pop	{r7, pc}
 8007f1c:	200005d8 	.word	0x200005d8

08007f20 <LEDs_on>:
// S funkcijo "LEDs_on()" prižgemo le tiste LEDice v LED skupini, ki jih določa vhodni argument
// bitna maska "LED_bitmask": če je postavljen i-ti bit maske "LED_bitmask", potem prižgemo i-to
// LEDico v skupini; sicer ne spreminjamo stanja LEDice. Pri tem se upošteva enak vrstni red LEDic,
// kot je bil definiran v naštevnem tipu LEDs_enum_t.
void LEDs_on(uint8_t LED_bitmask)
{
 8007f20:	b580      	push	{r7, lr}
 8007f22:	b084      	sub	sp, #16
 8007f24:	af00      	add	r7, sp, #0
 8007f26:	4603      	mov	r3, r0
 8007f28:	71fb      	strb	r3, [r7, #7]

	// Pomožna bitna maska, s katero bomo "brali" vrednosti posameznih bitov
	// vhodnega argumenta "LED_bitmask" od LSB bita proti MSB bitu.
	uint8_t bitmask = 0x01;
 8007f2a:	2301      	movs	r3, #1
 8007f2c:	73fb      	strb	r3, [r7, #15]

	// S "for" zanko se sprehodimo preko vseh LEDic v sistemu.
	for(uint8_t i=0; i < NUM_OF_LEDS; i++)
 8007f2e:	2300      	movs	r3, #0
 8007f30:	73bb      	strb	r3, [r7, #14]
 8007f32:	e018      	b.n	8007f66 <LEDs_on+0x46>
	{
		// S pomočjo pomožne maske "bitmask" preberemo stanje i-tega bita v vhodnem argumentu "LED_bitmask".
		if ( LED_bitmask & bitmask )
 8007f34:	79fa      	ldrb	r2, [r7, #7]
 8007f36:	7bfb      	ldrb	r3, [r7, #15]
 8007f38:	4013      	ands	r3, r2
 8007f3a:	b2db      	uxtb	r3, r3
 8007f3c:	2b00      	cmp	r3, #0
 8007f3e:	d00c      	beq.n	8007f5a <LEDs_on+0x3a>
		{
			// In če je i-ti bit v vhodnem argumentu "LED_bitmask" postavljen, prižgemo i-to LEDico.
			LL_GPIO_SetOutputPin( LED_group.LEDs[i].port, LED_group.LEDs[i].pin );
 8007f40:	7bbb      	ldrb	r3, [r7, #14]
 8007f42:	4a0d      	ldr	r2, [pc, #52]	; (8007f78 <LEDs_on+0x58>)
 8007f44:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 8007f48:	7bbb      	ldrb	r3, [r7, #14]
 8007f4a:	490b      	ldr	r1, [pc, #44]	; (8007f78 <LEDs_on+0x58>)
 8007f4c:	00db      	lsls	r3, r3, #3
 8007f4e:	440b      	add	r3, r1
 8007f50:	685b      	ldr	r3, [r3, #4]
 8007f52:	4619      	mov	r1, r3
 8007f54:	4610      	mov	r0, r2
 8007f56:	f7ff ff58 	bl	8007e0a <LL_GPIO_SetOutputPin>
		}

		// In nato si pripravimo novo pomožno bitno masko za branje naslednjega bita v vhodnem argumentu.
		bitmask <<= 1;
 8007f5a:	7bfb      	ldrb	r3, [r7, #15]
 8007f5c:	005b      	lsls	r3, r3, #1
 8007f5e:	73fb      	strb	r3, [r7, #15]
	for(uint8_t i=0; i < NUM_OF_LEDS; i++)
 8007f60:	7bbb      	ldrb	r3, [r7, #14]
 8007f62:	3301      	adds	r3, #1
 8007f64:	73bb      	strb	r3, [r7, #14]
 8007f66:	7bbb      	ldrb	r3, [r7, #14]
 8007f68:	2b07      	cmp	r3, #7
 8007f6a:	d9e3      	bls.n	8007f34 <LEDs_on+0x14>
	}
}
 8007f6c:	bf00      	nop
 8007f6e:	bf00      	nop
 8007f70:	3710      	adds	r7, #16
 8007f72:	46bd      	mov	sp, r7
 8007f74:	bd80      	pop	{r7, pc}
 8007f76:	bf00      	nop
 8007f78:	200005d8 	.word	0x200005d8

08007f7c <LEDs_off>:
// S funkcijo "LEDs_off()" ugašamo le tiste LEDice v LED skupini, ki jih določa vhodni argument
// bitna maska "LED_bitmask": če je postavljen i-ti bit maske "LED_bitmask", potem ugasnemo i-to
// LEDico v skupini; sicer ne spreminjamo stanja LEDice. Pri tem se upošteva enak vrstni red LEDic,
// kot je bil definiran v naštevnem tipu LEDs_enum_t.
void LEDs_off(uint8_t LED_bitmask)
{
 8007f7c:	b580      	push	{r7, lr}
 8007f7e:	b084      	sub	sp, #16
 8007f80:	af00      	add	r7, sp, #0
 8007f82:	4603      	mov	r3, r0
 8007f84:	71fb      	strb	r3, [r7, #7]
	uint8_t bitmask = 0x01;
 8007f86:	2301      	movs	r3, #1
 8007f88:	73fb      	strb	r3, [r7, #15]

	for(uint8_t i=0; i < NUM_OF_LEDS; i++)
 8007f8a:	2300      	movs	r3, #0
 8007f8c:	73bb      	strb	r3, [r7, #14]
 8007f8e:	e018      	b.n	8007fc2 <LEDs_off+0x46>
		{
			// S pomočjo pomožne maske "bitmask" preberemo stanje i-tega bita v vhodnem argumentu "LED_bitmask".
			if ( LED_bitmask & bitmask )
 8007f90:	79fa      	ldrb	r2, [r7, #7]
 8007f92:	7bfb      	ldrb	r3, [r7, #15]
 8007f94:	4013      	ands	r3, r2
 8007f96:	b2db      	uxtb	r3, r3
 8007f98:	2b00      	cmp	r3, #0
 8007f9a:	d00c      	beq.n	8007fb6 <LEDs_off+0x3a>
			{
				// In če je i-ti bit v vhodnem argumentu "LED_bitmask" postavljen, prižgemo i-to LEDico.
				LL_GPIO_ResetOutputPin( LED_group.LEDs[i].port, LED_group.LEDs[i].pin );
 8007f9c:	7bbb      	ldrb	r3, [r7, #14]
 8007f9e:	4a0d      	ldr	r2, [pc, #52]	; (8007fd4 <LEDs_off+0x58>)
 8007fa0:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 8007fa4:	7bbb      	ldrb	r3, [r7, #14]
 8007fa6:	490b      	ldr	r1, [pc, #44]	; (8007fd4 <LEDs_off+0x58>)
 8007fa8:	00db      	lsls	r3, r3, #3
 8007faa:	440b      	add	r3, r1
 8007fac:	685b      	ldr	r3, [r3, #4]
 8007fae:	4619      	mov	r1, r3
 8007fb0:	4610      	mov	r0, r2
 8007fb2:	f7ff ff38 	bl	8007e26 <LL_GPIO_ResetOutputPin>
			}

			// In nato si pripravimo novo pomožno bitno masko za branje naslednjega bita v vhodnem argumentu.
			bitmask <<= 1;
 8007fb6:	7bfb      	ldrb	r3, [r7, #15]
 8007fb8:	005b      	lsls	r3, r3, #1
 8007fba:	73fb      	strb	r3, [r7, #15]
	for(uint8_t i=0; i < NUM_OF_LEDS; i++)
 8007fbc:	7bbb      	ldrb	r3, [r7, #14]
 8007fbe:	3301      	adds	r3, #1
 8007fc0:	73bb      	strb	r3, [r7, #14]
 8007fc2:	7bbb      	ldrb	r3, [r7, #14]
 8007fc4:	2b07      	cmp	r3, #7
 8007fc6:	d9e3      	bls.n	8007f90 <LEDs_off+0x14>




	// DOPOLNI. Reši se na enak način kot LEDs_on().
}
 8007fc8:	bf00      	nop
 8007fca:	bf00      	nop
 8007fcc:	3710      	adds	r7, #16
 8007fce:	46bd      	mov	sp, r7
 8007fd0:	bd80      	pop	{r7, pc}
 8007fd2:	bf00      	nop
 8007fd4:	200005d8 	.word	0x200005d8

08007fd8 <LEDs_write>:
// V primeru funkcije LEDs_write() pa vrednost vhodnega argumenta "value"
// neposredno določa, katere LEDice v LED skupini bodo prižgane ter katere
// ugasnjene po ideji: če postavljen i-ti bit vrednosti "value", potem naj
// bo prižgana i-ta LEDica; sicer naj bo ugasnjena.
void LEDs_write(uint8_t value)
{
 8007fd8:	b580      	push	{r7, lr}
 8007fda:	b084      	sub	sp, #16
 8007fdc:	af00      	add	r7, sp, #0
 8007fde:	4603      	mov	r3, r0
 8007fe0:	71fb      	strb	r3, [r7, #7]
	uint8_t bitmask = 0x01;
 8007fe2:	2301      	movs	r3, #1
 8007fe4:	73fb      	strb	r3, [r7, #15]

	// S "for" zanko se sprehodimo preko vseh LEDic v sistemu.
	for(uint8_t i=0; i < NUM_OF_LEDS; i++)
 8007fe6:	2300      	movs	r3, #0
 8007fe8:	73bb      	strb	r3, [r7, #14]
 8007fea:	e014      	b.n	8008016 <LEDs_write+0x3e>
	{
		// Preveri vrednost i-tega bita vhodnega argumenta "value".
		if (value & bitmask)
 8007fec:	79fa      	ldrb	r2, [r7, #7]
 8007fee:	7bfb      	ldrb	r3, [r7, #15]
 8007ff0:	4013      	ands	r3, r2
 8007ff2:	b2db      	uxtb	r3, r3
 8007ff4:	2b00      	cmp	r3, #0
 8007ff6:	d004      	beq.n	8008002 <LEDs_write+0x2a>
		{
			// Če je i-ti bit enak 1, potem naj se prižge i-ta LEDica, pri čemer se pa
			// upošteva vrstni red LEDic, kot je bil definiran v naštevnem tipu LEDs_enum_t;

			LED_on(i);
 8007ff8:	7bbb      	ldrb	r3, [r7, #14]
 8007ffa:	4618      	mov	r0, r3
 8007ffc:	f7ff ff60 	bl	8007ec0 <LED_on>
 8008000:	e003      	b.n	800800a <LEDs_write+0x32>
		}
		else
		{
			// sicer pa naj se i-ta LEDica ugasne.

			LED_off(i);
 8008002:	7bbb      	ldrb	r3, [r7, #14]
 8008004:	4618      	mov	r0, r3
 8008006:	f7ff ff73 	bl	8007ef0 <LED_off>

		}


		// In nato si pripravimo novo pomožno bitno masko za branje naslednjega bita v vhodnem argumentu.
		bitmask <<= 1;
 800800a:	7bfb      	ldrb	r3, [r7, #15]
 800800c:	005b      	lsls	r3, r3, #1
 800800e:	73fb      	strb	r3, [r7, #15]
	for(uint8_t i=0; i < NUM_OF_LEDS; i++)
 8008010:	7bbb      	ldrb	r3, [r7, #14]
 8008012:	3301      	adds	r3, #1
 8008014:	73bb      	strb	r3, [r7, #14]
 8008016:	7bbb      	ldrb	r3, [r7, #14]
 8008018:	2b07      	cmp	r3, #7
 800801a:	d9e7      	bls.n	8007fec <LEDs_write+0x14>
	}
}
 800801c:	bf00      	nop
 800801e:	bf00      	nop
 8008020:	3710      	adds	r7, #16
 8008022:	46bd      	mov	sp, r7
 8008024:	bd80      	pop	{r7, pc}
	...

08008028 <LEDs_read>:


// Funkcija LEDs_read() vrne 8-bitno vrednost, kjer i-ti bit odraža stanje
// i-te LEDice v LED skupini.
uint8_t LEDs_read(void)
{
 8008028:	b580      	push	{r7, lr}
 800802a:	b082      	sub	sp, #8
 800802c:	af00      	add	r7, sp, #0
	uint8_t value = 0;
 800802e:	2300      	movs	r3, #0
 8008030:	71fb      	strb	r3, [r7, #7]
	uint8_t bitmask = 0x01;
 8008032:	2301      	movs	r3, #1
 8008034:	71bb      	strb	r3, [r7, #6]

	for(uint8_t i=0; i < NUM_OF_LEDS; i++)
 8008036:	2300      	movs	r3, #0
 8008038:	717b      	strb	r3, [r7, #5]
 800803a:	e019      	b.n	8008070 <LEDs_read+0x48>
	{
		if ( LL_GPIO_IsOutputPinSet( LED_group.LEDs[i].port, LED_group.LEDs[i].pin ) )
 800803c:	797b      	ldrb	r3, [r7, #5]
 800803e:	4a10      	ldr	r2, [pc, #64]	; (8008080 <LEDs_read+0x58>)
 8008040:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 8008044:	797b      	ldrb	r3, [r7, #5]
 8008046:	490e      	ldr	r1, [pc, #56]	; (8008080 <LEDs_read+0x58>)
 8008048:	00db      	lsls	r3, r3, #3
 800804a:	440b      	add	r3, r1
 800804c:	685b      	ldr	r3, [r3, #4]
 800804e:	4619      	mov	r1, r3
 8008050:	4610      	mov	r0, r2
 8008052:	f7ff fec5 	bl	8007de0 <LL_GPIO_IsOutputPinSet>
 8008056:	4603      	mov	r3, r0
 8008058:	2b00      	cmp	r3, #0
 800805a:	d003      	beq.n	8008064 <LEDs_read+0x3c>
			value |= bitmask;
 800805c:	79fa      	ldrb	r2, [r7, #7]
 800805e:	79bb      	ldrb	r3, [r7, #6]
 8008060:	4313      	orrs	r3, r2
 8008062:	71fb      	strb	r3, [r7, #7]

		bitmask <<= 1;
 8008064:	79bb      	ldrb	r3, [r7, #6]
 8008066:	005b      	lsls	r3, r3, #1
 8008068:	71bb      	strb	r3, [r7, #6]
	for(uint8_t i=0; i < NUM_OF_LEDS; i++)
 800806a:	797b      	ldrb	r3, [r7, #5]
 800806c:	3301      	adds	r3, #1
 800806e:	717b      	strb	r3, [r7, #5]
 8008070:	797b      	ldrb	r3, [r7, #5]
 8008072:	2b07      	cmp	r3, #7
 8008074:	d9e2      	bls.n	800803c <LEDs_read+0x14>
	}

	return value;
 8008076:	79fb      	ldrb	r3, [r7, #7]
}
 8008078:	4618      	mov	r0, r3
 800807a:	3708      	adds	r7, #8
 800807c:	46bd      	mov	sp, r7
 800807e:	bd80      	pop	{r7, pc}
 8008080:	200005d8 	.word	0x200005d8

08008084 <LL_USART_IsActiveFlag_TXE_TXFNF>:
{
 8008084:	b480      	push	{r7}
 8008086:	b083      	sub	sp, #12
 8008088:	af00      	add	r7, sp, #0
 800808a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->ISR, USART_ISR_TXE_TXFNF) == (USART_ISR_TXE_TXFNF)) ? 1UL : 0UL);
 800808c:	687b      	ldr	r3, [r7, #4]
 800808e:	69db      	ldr	r3, [r3, #28]
 8008090:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008094:	2b80      	cmp	r3, #128	; 0x80
 8008096:	d101      	bne.n	800809c <LL_USART_IsActiveFlag_TXE_TXFNF+0x18>
 8008098:	2301      	movs	r3, #1
 800809a:	e000      	b.n	800809e <LL_USART_IsActiveFlag_TXE_TXFNF+0x1a>
 800809c:	2300      	movs	r3, #0
}
 800809e:	4618      	mov	r0, r3
 80080a0:	370c      	adds	r7, #12
 80080a2:	46bd      	mov	sp, r7
 80080a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080a8:	4770      	bx	lr

080080aa <LL_USART_EnableIT_RXNE_RXFNE>:
{
 80080aa:	b480      	push	{r7}
 80080ac:	b089      	sub	sp, #36	; 0x24
 80080ae:	af00      	add	r7, sp, #0
 80080b0:	6078      	str	r0, [r7, #4]
  ATOMIC_SET_BIT(USARTx->CR1, USART_CR1_RXNEIE_RXFNEIE);
 80080b2:	687b      	ldr	r3, [r7, #4]
 80080b4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80080b6:	68fb      	ldr	r3, [r7, #12]
 80080b8:	e853 3f00 	ldrex	r3, [r3]
 80080bc:	60bb      	str	r3, [r7, #8]
   return(result);
 80080be:	68bb      	ldr	r3, [r7, #8]
 80080c0:	f043 0320 	orr.w	r3, r3, #32
 80080c4:	61fb      	str	r3, [r7, #28]
 80080c6:	687b      	ldr	r3, [r7, #4]
 80080c8:	69fa      	ldr	r2, [r7, #28]
 80080ca:	61ba      	str	r2, [r7, #24]
 80080cc:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80080ce:	6979      	ldr	r1, [r7, #20]
 80080d0:	69ba      	ldr	r2, [r7, #24]
 80080d2:	e841 2300 	strex	r3, r2, [r1]
 80080d6:	613b      	str	r3, [r7, #16]
   return(result);
 80080d8:	693b      	ldr	r3, [r7, #16]
 80080da:	2b00      	cmp	r3, #0
 80080dc:	d1e9      	bne.n	80080b2 <LL_USART_EnableIT_RXNE_RXFNE+0x8>
}
 80080de:	bf00      	nop
 80080e0:	bf00      	nop
 80080e2:	3724      	adds	r7, #36	; 0x24
 80080e4:	46bd      	mov	sp, r7
 80080e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080ea:	4770      	bx	lr

080080ec <LL_USART_DisableIT_TXE_TXFNF>:
{
 80080ec:	b480      	push	{r7}
 80080ee:	b089      	sub	sp, #36	; 0x24
 80080f0:	af00      	add	r7, sp, #0
 80080f2:	6078      	str	r0, [r7, #4]
  ATOMIC_CLEAR_BIT(USARTx->CR1, USART_CR1_TXEIE_TXFNFIE);
 80080f4:	687b      	ldr	r3, [r7, #4]
 80080f6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80080f8:	68fb      	ldr	r3, [r7, #12]
 80080fa:	e853 3f00 	ldrex	r3, [r3]
 80080fe:	60bb      	str	r3, [r7, #8]
   return(result);
 8008100:	68bb      	ldr	r3, [r7, #8]
 8008102:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8008106:	61fb      	str	r3, [r7, #28]
 8008108:	687b      	ldr	r3, [r7, #4]
 800810a:	69fa      	ldr	r2, [r7, #28]
 800810c:	61ba      	str	r2, [r7, #24]
 800810e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008110:	6979      	ldr	r1, [r7, #20]
 8008112:	69ba      	ldr	r2, [r7, #24]
 8008114:	e841 2300 	strex	r3, r2, [r1]
 8008118:	613b      	str	r3, [r7, #16]
   return(result);
 800811a:	693b      	ldr	r3, [r7, #16]
 800811c:	2b00      	cmp	r3, #0
 800811e:	d1e9      	bne.n	80080f4 <LL_USART_DisableIT_TXE_TXFNF+0x8>
}
 8008120:	bf00      	nop
 8008122:	bf00      	nop
 8008124:	3724      	adds	r7, #36	; 0x24
 8008126:	46bd      	mov	sp, r7
 8008128:	f85d 7b04 	ldr.w	r7, [sp], #4
 800812c:	4770      	bx	lr

0800812e <LL_USART_ReceiveData8>:
  * @rmtoll RDR          RDR           LL_USART_ReceiveData8
  * @param  USARTx USART Instance
  * @retval Value between Min_Data=0x00 and Max_Data=0xFF
  */
__STATIC_INLINE uint8_t LL_USART_ReceiveData8(USART_TypeDef *USARTx)
{
 800812e:	b480      	push	{r7}
 8008130:	b083      	sub	sp, #12
 8008132:	af00      	add	r7, sp, #0
 8008134:	6078      	str	r0, [r7, #4]
  return (uint8_t)(READ_BIT(USARTx->RDR, USART_RDR_RDR) & 0xFFU);
 8008136:	687b      	ldr	r3, [r7, #4]
 8008138:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800813a:	b2db      	uxtb	r3, r3
}
 800813c:	4618      	mov	r0, r3
 800813e:	370c      	adds	r7, #12
 8008140:	46bd      	mov	sp, r7
 8008142:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008146:	4770      	bx	lr

08008148 <LL_USART_TransmitData8>:
  * @param  USARTx USART Instance
  * @param  Value between Min_Data=0x00 and Max_Data=0xFF
  * @retval None
  */
__STATIC_INLINE void LL_USART_TransmitData8(USART_TypeDef *USARTx, uint8_t Value)
{
 8008148:	b480      	push	{r7}
 800814a:	b083      	sub	sp, #12
 800814c:	af00      	add	r7, sp, #0
 800814e:	6078      	str	r0, [r7, #4]
 8008150:	460b      	mov	r3, r1
 8008152:	70fb      	strb	r3, [r7, #3]
  USARTx->TDR = Value;
 8008154:	78fa      	ldrb	r2, [r7, #3]
 8008156:	687b      	ldr	r3, [r7, #4]
 8008158:	629a      	str	r2, [r3, #40]	; 0x28
}
 800815a:	bf00      	nop
 800815c:	370c      	adds	r7, #12
 800815e:	46bd      	mov	sp, r7
 8008160:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008164:	4770      	bx	lr
	...

08008168 <SCI_init>:


// Funkcija SCI_init() poskrbi za inicializacijo SCI "handle" strukture SCI
// in modificira dolžino medpomnilnika printf() funkcije.
void SCI_init(void)
{
 8008168:	b580      	push	{r7, lr}
 800816a:	af00      	add	r7, sp, #0

		// USART vmesnik specificiramo s pred-definiranim makrojem iz LL knjižnice, podobno kot
		// smo to storili za specifikacijo GPIO porta v prejšnjih vajah.

			// DOPOLNI done
	SCI.USARTx = USART3;
 800816c:	4b0e      	ldr	r3, [pc, #56]	; (80081a8 <SCI_init+0x40>)
 800816e:	4a0f      	ldr	r2, [pc, #60]	; (80081ac <SCI_init+0x44>)
 8008170:	601a      	str	r2, [r3, #0]
		// standardni izhod "stdout" s pomočjo printf() funkcije,
		// bomo nastavili na 0. Na ta način dosežemo najboljšo odzivnost
		// printf() funkcije, saj se tako ne čaka, da se medpomnilnik napolne,
		// preden se pošlje sporočilo. Sporočila bodo tako poslana takoj, ko se
		// prejme vsaj en znak.
		setvbuf(stdout, NULL, _IONBF, 0);
 8008172:	4b0f      	ldr	r3, [pc, #60]	; (80081b0 <SCI_init+0x48>)
 8008174:	681b      	ldr	r3, [r3, #0]
 8008176:	6898      	ldr	r0, [r3, #8]
 8008178:	2300      	movs	r3, #0
 800817a:	2202      	movs	r2, #2
 800817c:	2100      	movs	r1, #0
 800817e:	f001 fc35 	bl	80099ec <setvbuf>

		// ----- Dodati je potrebno še dva koraka v inizializaciji:


			// 3. Inicializacija SCI medpomnilnikov  (RX and TX)
				BUF_init( &SCI_RX_buf_handle, SCI_RX_buffer, SCI_RX_BUF_LEN);	// RX SCI medpomnilnik
 8008182:	f44f 7200 	mov.w	r2, #512	; 0x200
 8008186:	490b      	ldr	r1, [pc, #44]	; (80081b4 <SCI_init+0x4c>)
 8008188:	480b      	ldr	r0, [pc, #44]	; (80081b8 <SCI_init+0x50>)
 800818a:	f000 f89d 	bl	80082c8 <BUF_init>
				BUF_init( &SCI_TX_buf_handle, SCI_TX_buffer, SCI_TX_BUF_LEN);	// TX SCI medpomnilnik
 800818e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8008192:	490a      	ldr	r1, [pc, #40]	; (80081bc <SCI_init+0x54>)
 8008194:	480a      	ldr	r0, [pc, #40]	; (80081c0 <SCI_init+0x58>)
 8008196:	f000 f897 	bl	80082c8 <BUF_init>
				// prekinitve ob sprejemu novega podatka presko USART enote, s katero
				// implementiramo SCI vmesnik. Uporabimo seveda primerno LL funkcijo,
				// ki omogoči prekinitve ob postavitvi RXNE zastavice.

					// DOPOLNI
				LL_USART_EnableIT_RXNE_RXFNE(SCI.USARTx);
 800819a:	4b03      	ldr	r3, [pc, #12]	; (80081a8 <SCI_init+0x40>)
 800819c:	681b      	ldr	r3, [r3, #0]
 800819e:	4618      	mov	r0, r3
 80081a0:	f7ff ff83 	bl	80080aa <LL_USART_EnableIT_RXNE_RXFNE>
				// ko že imamo pripravljen sprejemni RX medpomnilnik, kamor se bodo ob
				// prekinitvah shranjevali novoprejeti podatki.



}
 80081a4:	bf00      	nop
 80081a6:	bd80      	pop	{r7, pc}
 80081a8:	20000a48 	.word	0x20000a48
 80081ac:	40004800 	.word	0x40004800
 80081b0:	2000002c 	.word	0x2000002c
 80081b4:	20000618 	.word	0x20000618
 80081b8:	20000818 	.word	0x20000818
 80081bc:	20000830 	.word	0x20000830
 80081c0:	20000a30 	.word	0x20000a30

080081c4 <SCI_send_byte>:

// Funkcija SCI_send_byte() pošlje en sam BAJT preko SCI vmesnika (uporabno, kadar pošiljamo binarne podatke).
// Ker SCI vmesnik implementiramo z USART vmesnikom, je potrebno pravzaprav bajt podatkov poslati z oddajnikom USART enote.
// Pri tem si pomagamo z LL funkcijo.
void SCI_send_byte(uint8_t data)
{
 80081c4:	b580      	push	{r7, lr}
 80081c6:	b082      	sub	sp, #8
 80081c8:	af00      	add	r7, sp, #0
 80081ca:	4603      	mov	r3, r0
 80081cc:	71fb      	strb	r3, [r7, #7]
	// S čakanjem v zanki zagotovimo, da lahko USART oddajnik sprejme nov bajt v oddajni register.
	// Za ugotavljanje, ali je že mogoče pisati v oddajni register USART vmesnika, uporabimo ustrezno
	// nizko-nivojsko LL funkcijo za delo z USART-om.

		//	DOPOLNI done
	while(! LL_USART_IsActiveFlag_TXE_TXFNF(SCI.USARTx) );
 80081ce:	bf00      	nop
 80081d0:	4b09      	ldr	r3, [pc, #36]	; (80081f8 <SCI_send_byte+0x34>)
 80081d2:	681b      	ldr	r3, [r3, #0]
 80081d4:	4618      	mov	r0, r3
 80081d6:	f7ff ff55 	bl	8008084 <LL_USART_IsActiveFlag_TXE_TXFNF>
 80081da:	4603      	mov	r3, r0
 80081dc:	2b00      	cmp	r3, #0
 80081de:	d0f7      	beq.n	80081d0 <SCI_send_byte+0xc>

	// In nato z uporabo USART vmesnika pošljemo en bajt podatkov "data". Za pošiljane podatka preko USART vmesnika
	// prav tako uporabimo ustrezno nizko-nivojsko LL funkcijo.

		//	DOPOLNI done
	LL_USART_TransmitData8 (SCI.USARTx, data);
 80081e0:	4b05      	ldr	r3, [pc, #20]	; (80081f8 <SCI_send_byte+0x34>)
 80081e2:	681b      	ldr	r3, [r3, #0]
 80081e4:	79fa      	ldrb	r2, [r7, #7]
 80081e6:	4611      	mov	r1, r2
 80081e8:	4618      	mov	r0, r3
 80081ea:	f7ff ffad 	bl	8008148 <LL_USART_TransmitData8>
}
 80081ee:	bf00      	nop
 80081f0:	3708      	adds	r7, #8
 80081f2:	46bd      	mov	sp, r7
 80081f4:	bd80      	pop	{r7, pc}
 80081f6:	bf00      	nop
 80081f8:	20000a48 	.word	0x20000a48

080081fc <SCI_send_bytes>:

// Funkcija SCI_send_bytes() pošlje zaporedje bajtov preko SCI vmesnika.
// Lokacija podatkov zapošiljanje je podana z vhodnim argumentom "*data",
// dolžina podatkov za pošiljanje pa je podano z vhodnim argumentom "size".
void SCI_send_bytes(uint8_t *data, uint32_t size)
{
 80081fc:	b580      	push	{r7, lr}
 80081fe:	b084      	sub	sp, #16
 8008200:	af00      	add	r7, sp, #0
 8008202:	6078      	str	r0, [r7, #4]
 8008204:	6039      	str	r1, [r7, #0]
	for( int i = 0; i < size; i++ )
 8008206:	2300      	movs	r3, #0
 8008208:	60fb      	str	r3, [r7, #12]
 800820a:	e009      	b.n	8008220 <SCI_send_bytes+0x24>
	{
		SCI_send_byte(data[i]);
 800820c:	68fb      	ldr	r3, [r7, #12]
 800820e:	687a      	ldr	r2, [r7, #4]
 8008210:	4413      	add	r3, r2
 8008212:	781b      	ldrb	r3, [r3, #0]
 8008214:	4618      	mov	r0, r3
 8008216:	f7ff ffd5 	bl	80081c4 <SCI_send_byte>
	for( int i = 0; i < size; i++ )
 800821a:	68fb      	ldr	r3, [r7, #12]
 800821c:	3301      	adds	r3, #1
 800821e:	60fb      	str	r3, [r7, #12]
 8008220:	68fb      	ldr	r3, [r7, #12]
 8008222:	683a      	ldr	r2, [r7, #0]
 8008224:	429a      	cmp	r2, r3
 8008226:	d8f1      	bhi.n	800820c <SCI_send_bytes+0x10>
	}
}
 8008228:	bf00      	nop
 800822a:	bf00      	nop
 800822c:	3710      	adds	r7, #16
 800822e:	46bd      	mov	sp, r7
 8008230:	bd80      	pop	{r7, pc}

08008232 <_write>:
// redefiniramo _write() funkcijo pravzaprav priredimo uporabo printf() funkcije
// tako, da pošilja sporočila na točno tak način, kakor to sami želimo.
// In mi želimo uporabljati funkcijo printf() tako, da bomo s pomočjo nje
// pošiljali formatirana sporočila preko SCI vmesnika.
int _write(int file, char *ptr, int len)
{
 8008232:	b580      	push	{r7, lr}
 8008234:	b084      	sub	sp, #16
 8008236:	af00      	add	r7, sp, #0
 8008238:	60f8      	str	r0, [r7, #12]
 800823a:	60b9      	str	r1, [r7, #8]
 800823c:	607a      	str	r2, [r7, #4]
	// Sedaj pa uporabimo našo SCI sistemsko funkcijo SCI_send_bytes()
	// da z njo pošljemo te podatke, na katere kaže "ptr".
	// Ker naša funkcija SCI_send_bytes() uporablja drugačen tip
	// vhodnih argumentov, je potrebno poskrbeti za eksplicitno
	// pretvorbo med tipi (angl. type-casting).
	SCI_send_bytes( (uint8_t*) ptr, (uint32_t) len );
 800823e:	687b      	ldr	r3, [r7, #4]
 8008240:	4619      	mov	r1, r3
 8008242:	68b8      	ldr	r0, [r7, #8]
 8008244:	f7ff ffda 	bl	80081fc <SCI_send_bytes>


	// Funkcija _write() mora vrniti število uspešno poslanih
	// znakov. Tu poenostavimo in privzamemo, da je bilo uspešno
	// poslanih vseh "len" znakov.
	return len;
 8008248:	687b      	ldr	r3, [r7, #4]
}
 800824a:	4618      	mov	r0, r3
 800824c:	3710      	adds	r7, #16
 800824e:	46bd      	mov	sp, r7
 8008250:	bd80      	pop	{r7, pc}
	...

08008254 <SCI_receive_char_Callback>:
// ------- "callback" funkcije, ki implementirajo prekinitvene rutine ---------

// Funkcija SCI_receive_char_Callback() je "callback" funkcija, ki jo bomo poklicali
// ob prekinitvah, ko bo sprejet nov znak preko USARTa, s katerim implementiramo sistemski SCI vmesnik.
void SCI_receive_char_Callback(void)
{
 8008254:	b580      	push	{r7, lr}
 8008256:	af00      	add	r7, sp, #0
	// Nato pa ta podatek shranimo v sprejemni RX medpomnilnik SCI vmesnika za nadaljno obdelavo kasneje.
	BUF_store_byte( &SCI_TX_buf_handle, received_data );
	*/

	//v eni vrstici
	BUF_store_byte( &SCI_RX_buf_handle, LL_USART_ReceiveData8(SCI.USARTx) );
 8008258:	4b05      	ldr	r3, [pc, #20]	; (8008270 <SCI_receive_char_Callback+0x1c>)
 800825a:	681b      	ldr	r3, [r3, #0]
 800825c:	4618      	mov	r0, r3
 800825e:	f7ff ff66 	bl	800812e <LL_USART_ReceiveData8>
 8008262:	4603      	mov	r3, r0
 8008264:	4619      	mov	r1, r3
 8008266:	4803      	ldr	r0, [pc, #12]	; (8008274 <SCI_receive_char_Callback+0x20>)
 8008268:	f000 f859 	bl	800831e <BUF_store_byte>
}
 800826c:	bf00      	nop
 800826e:	bd80      	pop	{r7, pc}
 8008270:	20000a48 	.word	0x20000a48
 8008274:	20000818 	.word	0x20000818

08008278 <SCI_transmit_char_Callback>:


// Funkcija SCI_transmit_char_Callback() je "callback" funkcija, ki jo bomo poklicali
// ob prekinitvah, ko bo oddajni register USART vmesnika prost (tj. bo lahko sprejel nov podatek).
void SCI_transmit_char_Callback(void)
{
 8008278:	b580      	push	{r7, lr}
 800827a:	b082      	sub	sp, #8
 800827c:	af00      	add	r7, sp, #0
	buf_rtrn_codes_t	return_code;			// sem shranimo rezultat poskusa branja iz medpomnilnika


	// Najprej poskusimo prebrati naslednji podatek, ki ga želimo poslati.
	// Zapomnimo si "vrnjeno kodo" (angl. return code), ki jo vrne BUF_ funkcija.
	return_code = BUF_get_byte( &SCI_TX_buf_handle, &data_to_transmit );
 800827e:	1dbb      	adds	r3, r7, #6
 8008280:	4619      	mov	r1, r3
 8008282:	480f      	ldr	r0, [pc, #60]	; (80082c0 <SCI_transmit_char_Callback+0x48>)
 8008284:	f000 f88a 	bl	800839c <BUF_get_byte>
 8008288:	4603      	mov	r3, r0
 800828a:	71fb      	strb	r3, [r7, #7]

	// S pomočjo "vrnjene kode" ugotovimo, če sedaj imamo na voljo naslednji podatek za pošiljanje.
	if ( return_code == BUFFER_OK )
 800828c:	79fb      	ldrb	r3, [r7, #7]
 800828e:	2b00      	cmp	r3, #0
 8008290:	d106      	bne.n	80082a0 <SCI_transmit_char_Callback+0x28>
	{
		// In če je na voljo naslednji podatek, ga kar vpišemo v oddajni podatkovni register
		// USART vmesnika s pomočjo LL funkcije.

			// DOPOLNI done
		LL_USART_TransmitData8 (SCI.USARTx, data_to_transmit);
 8008292:	4b0c      	ldr	r3, [pc, #48]	; (80082c4 <SCI_transmit_char_Callback+0x4c>)
 8008294:	681b      	ldr	r3, [r3, #0]
 8008296:	79ba      	ldrb	r2, [r7, #6]
 8008298:	4611      	mov	r1, r2
 800829a:	4618      	mov	r0, r3
 800829c:	f7ff ff54 	bl	8008148 <LL_USART_TransmitData8>


	// Po vsakem podatku, ki ga pošljemo, je potrebno preveriti, če smo morda
	// poslali zadnji podatek. To je pomembno, saj moramo v tem primeru ustaviti
	// "avtomatsko" pošiljanje podatkov s pomočjo prekinitev.
	if ( BUF_get_data_size( &SCI_TX_buf_handle ) == 0)
 80082a0:	4807      	ldr	r0, [pc, #28]	; (80082c0 <SCI_transmit_char_Callback+0x48>)
 80082a2:	f000 f8ad 	bl	8008400 <BUF_get_data_size>
 80082a6:	4603      	mov	r3, r0
 80082a8:	2b00      	cmp	r3, #0
 80082aa:	d104      	bne.n	80082b6 <SCI_transmit_char_Callback+0x3e>
		// saj nimamo več kaj pošiljati. Tako onemogočimo avtomatsko
		// pošiljanje iz oddajnega TX medpomnilnika SCI vmesnika s pomočjo prekinitev.
		// Uporabimo ustrezno LL funkcijo za onemogočitev prekinitve.

			//	DOPOLNI done
		LL_USART_DisableIT_TXE_TXFNF (SCI.USARTx);
 80082ac:	4b05      	ldr	r3, [pc, #20]	; (80082c4 <SCI_transmit_char_Callback+0x4c>)
 80082ae:	681b      	ldr	r3, [r3, #0]
 80082b0:	4618      	mov	r0, r3
 80082b2:	f7ff ff1b 	bl	80080ec <LL_USART_DisableIT_TXE_TXFNF>
	}

}
 80082b6:	bf00      	nop
 80082b8:	3708      	adds	r7, #8
 80082ba:	46bd      	mov	sp, r7
 80082bc:	bd80      	pop	{r7, pc}
 80082be:	bf00      	nop
 80082c0:	20000a30 	.word	0x20000a30
 80082c4:	20000a48 	.word	0x20000a48

080082c8 <BUF_init>:


// -------------- Public function implementations --------------

void BUF_init(buf_handle_t *buf_handle, uint8_t *buffer_ptr, uint32_t buf_length)
{
 80082c8:	b580      	push	{r7, lr}
 80082ca:	b084      	sub	sp, #16
 80082cc:	af00      	add	r7, sp, #0
 80082ce:	60f8      	str	r0, [r7, #12]
 80082d0:	60b9      	str	r1, [r7, #8]
 80082d2:	607a      	str	r2, [r7, #4]
	// Initialize the buffer handle according to given parameters.
	buf_handle->buffer = buffer_ptr;
 80082d4:	68fb      	ldr	r3, [r7, #12]
 80082d6:	68ba      	ldr	r2, [r7, #8]
 80082d8:	601a      	str	r2, [r3, #0]
	buf_handle->length = buf_length;
 80082da:	68fb      	ldr	r3, [r7, #12]
 80082dc:	687a      	ldr	r2, [r7, #4]
 80082de:	605a      	str	r2, [r3, #4]


	// And flush the buffer.
	BUF_flush(buf_handle);
 80082e0:	68f8      	ldr	r0, [r7, #12]
 80082e2:	f000 f804 	bl	80082ee <BUF_flush>
}
 80082e6:	bf00      	nop
 80082e8:	3710      	adds	r7, #16
 80082ea:	46bd      	mov	sp, r7
 80082ec:	bd80      	pop	{r7, pc}

080082ee <BUF_flush>:


buf_rtrn_codes_t BUF_flush(buf_handle_t *buf_handle)
{
 80082ee:	b480      	push	{r7}
 80082f0:	b083      	sub	sp, #12
 80082f2:	af00      	add	r7, sp, #0
 80082f4:	6078      	str	r0, [r7, #4]
	buf_handle->front = 0;
 80082f6:	687b      	ldr	r3, [r7, #4]
 80082f8:	2200      	movs	r2, #0
 80082fa:	60da      	str	r2, [r3, #12]
	buf_handle->rear = 0;
 80082fc:	687b      	ldr	r3, [r7, #4]
 80082fe:	2200      	movs	r2, #0
 8008300:	609a      	str	r2, [r3, #8]
	buf_handle->data_size = 0;
 8008302:	687b      	ldr	r3, [r7, #4]
 8008304:	2200      	movs	r2, #0
 8008306:	611a      	str	r2, [r3, #16]
	buf_handle->free_size = buf_handle->length;
 8008308:	687b      	ldr	r3, [r7, #4]
 800830a:	685a      	ldr	r2, [r3, #4]
 800830c:	687b      	ldr	r3, [r7, #4]
 800830e:	615a      	str	r2, [r3, #20]

	return BUFFER_OK;
 8008310:	2300      	movs	r3, #0
}
 8008312:	4618      	mov	r0, r3
 8008314:	370c      	adds	r7, #12
 8008316:	46bd      	mov	sp, r7
 8008318:	f85d 7b04 	ldr.w	r7, [sp], #4
 800831c:	4770      	bx	lr

0800831e <BUF_store_byte>:



// Store one byte of data.
buf_rtrn_codes_t BUF_store_byte(buf_handle_t *buf_handle, uint8_t data)
{
 800831e:	b480      	push	{r7}
 8008320:	b083      	sub	sp, #12
 8008322:	af00      	add	r7, sp, #0
 8008324:	6078      	str	r0, [r7, #4]
 8008326:	460b      	mov	r3, r1
 8008328:	70fb      	strb	r3, [r7, #3]
	// check if buffer already full
	if (buf_handle->data_size >= buf_handle->length)
 800832a:	687b      	ldr	r3, [r7, #4]
 800832c:	691a      	ldr	r2, [r3, #16]
 800832e:	687b      	ldr	r3, [r7, #4]
 8008330:	685b      	ldr	r3, [r3, #4]
 8008332:	429a      	cmp	r2, r3
 8008334:	d301      	bcc.n	800833a <BUF_store_byte+0x1c>
	{
		return BUFFER_FULL;	//-> if so, return error
 8008336:	2301      	movs	r3, #1
 8008338:	e02a      	b.n	8008390 <BUF_store_byte+0x72>
	}
	else // Ta else je fucking useless!!
	{
		// check special case: buffer empty
		if (buf_handle->data_size == 0)
 800833a:	687b      	ldr	r3, [r7, #4]
 800833c:	691b      	ldr	r3, [r3, #16]
 800833e:	2b00      	cmp	r3, #0
 8008340:	d106      	bne.n	8008350 <BUF_store_byte+0x32>
		{
			buf_handle->front = 0;
 8008342:	687b      	ldr	r3, [r7, #4]
 8008344:	2200      	movs	r2, #0
 8008346:	60da      	str	r2, [r3, #12]
			buf_handle->rear = 0;
 8008348:	687b      	ldr	r3, [r7, #4]
 800834a:	2200      	movs	r2, #0
 800834c:	609a      	str	r2, [r3, #8]
 800834e:	e00d      	b.n	800836c <BUF_store_byte+0x4e>
		}
		else
		{
			// increase rear pointer and apply modular arithmetics
			buf_handle->rear++;
 8008350:	687b      	ldr	r3, [r7, #4]
 8008352:	689b      	ldr	r3, [r3, #8]
 8008354:	1c5a      	adds	r2, r3, #1
 8008356:	687b      	ldr	r3, [r7, #4]
 8008358:	609a      	str	r2, [r3, #8]

			if (buf_handle->rear >= buf_handle->length)
 800835a:	687b      	ldr	r3, [r7, #4]
 800835c:	689a      	ldr	r2, [r3, #8]
 800835e:	687b      	ldr	r3, [r7, #4]
 8008360:	685b      	ldr	r3, [r3, #4]
 8008362:	429a      	cmp	r2, r3
 8008364:	d302      	bcc.n	800836c <BUF_store_byte+0x4e>
			{
				buf_handle->rear = 0;
 8008366:	687b      	ldr	r3, [r7, #4]
 8008368:	2200      	movs	r2, #0
 800836a:	609a      	str	r2, [r3, #8]
			}
		}


		// by now rear pointer is ready for new data -> store data
		buf_handle->buffer[buf_handle->rear] = data;
 800836c:	687b      	ldr	r3, [r7, #4]
 800836e:	681a      	ldr	r2, [r3, #0]
 8008370:	687b      	ldr	r3, [r7, #4]
 8008372:	689b      	ldr	r3, [r3, #8]
 8008374:	4413      	add	r3, r2
 8008376:	78fa      	ldrb	r2, [r7, #3]
 8008378:	701a      	strb	r2, [r3, #0]

		// update data size and free size
		buf_handle->data_size++;
 800837a:	687b      	ldr	r3, [r7, #4]
 800837c:	691b      	ldr	r3, [r3, #16]
 800837e:	1c5a      	adds	r2, r3, #1
 8008380:	687b      	ldr	r3, [r7, #4]
 8008382:	611a      	str	r2, [r3, #16]
		buf_handle->free_size--;
 8008384:	687b      	ldr	r3, [r7, #4]
 8008386:	695b      	ldr	r3, [r3, #20]
 8008388:	1e5a      	subs	r2, r3, #1
 800838a:	687b      	ldr	r3, [r7, #4]
 800838c:	615a      	str	r2, [r3, #20]

		return BUFFER_OK;
 800838e:	2300      	movs	r3, #0
	}

}
 8008390:	4618      	mov	r0, r3
 8008392:	370c      	adds	r7, #12
 8008394:	46bd      	mov	sp, r7
 8008396:	f85d 7b04 	ldr.w	r7, [sp], #4
 800839a:	4770      	bx	lr

0800839c <BUF_get_byte>:



// Read one byte of data and store it to the given location.
buf_rtrn_codes_t BUF_get_byte(buf_handle_t *buf_handle, uint8_t *data)
{
 800839c:	b480      	push	{r7}
 800839e:	b083      	sub	sp, #12
 80083a0:	af00      	add	r7, sp, #0
 80083a2:	6078      	str	r0, [r7, #4]
 80083a4:	6039      	str	r1, [r7, #0]
	// first check if buffer empty
	if (buf_handle->data_size == 0)
 80083a6:	687b      	ldr	r3, [r7, #4]
 80083a8:	691b      	ldr	r3, [r3, #16]
 80083aa:	2b00      	cmp	r3, #0
 80083ac:	d101      	bne.n	80083b2 <BUF_get_byte+0x16>
	{
		return BUFFER_EMPTY;	// return error code and exit this function
 80083ae:	2302      	movs	r3, #2
 80083b0:	e020      	b.n	80083f4 <BUF_get_byte+0x58>
	}

	// else read and return data from the buffer "front"
	*data = buf_handle->buffer[buf_handle->front];	//Get data from the queue "front"
 80083b2:	687b      	ldr	r3, [r7, #4]
 80083b4:	681a      	ldr	r2, [r3, #0]
 80083b6:	687b      	ldr	r3, [r7, #4]
 80083b8:	68db      	ldr	r3, [r3, #12]
 80083ba:	4413      	add	r3, r2
 80083bc:	781a      	ldrb	r2, [r3, #0]
 80083be:	683b      	ldr	r3, [r7, #0]
 80083c0:	701a      	strb	r2, [r3, #0]

	// update data size and free size
	buf_handle->data_size--;
 80083c2:	687b      	ldr	r3, [r7, #4]
 80083c4:	691b      	ldr	r3, [r3, #16]
 80083c6:	1e5a      	subs	r2, r3, #1
 80083c8:	687b      	ldr	r3, [r7, #4]
 80083ca:	611a      	str	r2, [r3, #16]
	buf_handle->free_size++;
 80083cc:	687b      	ldr	r3, [r7, #4]
 80083ce:	695b      	ldr	r3, [r3, #20]
 80083d0:	1c5a      	adds	r2, r3, #1
 80083d2:	687b      	ldr	r3, [r7, #4]
 80083d4:	615a      	str	r2, [r3, #20]


	// update the "front" value NOT using the modulo arithmetics but
	// using if-then instead because it is faster on uC
	buf_handle->front++;
 80083d6:	687b      	ldr	r3, [r7, #4]
 80083d8:	68db      	ldr	r3, [r3, #12]
 80083da:	1c5a      	adds	r2, r3, #1
 80083dc:	687b      	ldr	r3, [r7, #4]
 80083de:	60da      	str	r2, [r3, #12]

	if (buf_handle->front >= buf_handle->length)
 80083e0:	687b      	ldr	r3, [r7, #4]
 80083e2:	68da      	ldr	r2, [r3, #12]
 80083e4:	687b      	ldr	r3, [r7, #4]
 80083e6:	685b      	ldr	r3, [r3, #4]
 80083e8:	429a      	cmp	r2, r3
 80083ea:	d302      	bcc.n	80083f2 <BUF_get_byte+0x56>
	{
		buf_handle->front = 0;
 80083ec:	687b      	ldr	r3, [r7, #4]
 80083ee:	2200      	movs	r2, #0
 80083f0:	60da      	str	r2, [r3, #12]
	}

	return BUFFER_OK;	// return BUFFER_OK error code
 80083f2:	2300      	movs	r3, #0

}
 80083f4:	4618      	mov	r0, r3
 80083f6:	370c      	adds	r7, #12
 80083f8:	46bd      	mov	sp, r7
 80083fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083fe:	4770      	bx	lr

08008400 <BUF_get_data_size>:



// Get the number of bytes currently in the buffer queue.
uint32_t BUF_get_data_size(buf_handle_t *buf_handle)
{
 8008400:	b480      	push	{r7}
 8008402:	b083      	sub	sp, #12
 8008404:	af00      	add	r7, sp, #0
 8008406:	6078      	str	r0, [r7, #4]
	return buf_handle->data_size;
 8008408:	687b      	ldr	r3, [r7, #4]
 800840a:	691b      	ldr	r3, [r3, #16]
}
 800840c:	4618      	mov	r0, r3
 800840e:	370c      	adds	r7, #12
 8008410:	46bd      	mov	sp, r7
 8008412:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008416:	4770      	bx	lr

08008418 <LL_GPIO_IsInputPinSet>:
{
 8008418:	b480      	push	{r7}
 800841a:	b083      	sub	sp, #12
 800841c:	af00      	add	r7, sp, #0
 800841e:	6078      	str	r0, [r7, #4]
 8008420:	6039      	str	r1, [r7, #0]
  return ((READ_BIT(GPIOx->IDR, PinMask) == (PinMask)) ? 1UL : 0UL);
 8008422:	687b      	ldr	r3, [r7, #4]
 8008424:	691a      	ldr	r2, [r3, #16]
 8008426:	683b      	ldr	r3, [r7, #0]
 8008428:	4013      	ands	r3, r2
 800842a:	683a      	ldr	r2, [r7, #0]
 800842c:	429a      	cmp	r2, r3
 800842e:	d101      	bne.n	8008434 <LL_GPIO_IsInputPinSet+0x1c>
 8008430:	2301      	movs	r3, #1
 8008432:	e000      	b.n	8008436 <LL_GPIO_IsInputPinSet+0x1e>
 8008434:	2300      	movs	r3, #0
}
 8008436:	4618      	mov	r0, r3
 8008438:	370c      	adds	r7, #12
 800843a:	46bd      	mov	sp, r7
 800843c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008440:	4770      	bx	lr
	...

08008444 <JOY_init>:
// merjenje signalov "joysticka".
// Mimogrede: inicializacijska funkcija se razlikuje od prejšnjih inicializacijskih funkcij
// v tem, da za vhodna argumenta funkcije prejme kazalce na "handle" strukture, ki so
// potrebne za delo s HAL funkcijami.
void JOY_init(ADC_HandleTypeDef *ADC_handle, TIM_HandleTypeDef *timer_handle)
{
 8008444:	b580      	push	{r7, lr}
 8008446:	b082      	sub	sp, #8
 8008448:	af00      	add	r7, sp, #0
 800844a:	6078      	str	r0, [r7, #4]
 800844c:	6039      	str	r1, [r7, #0]
		// To storite tako, da pravilno inicializirate "handle" strukturo tipke "joysticka".
		// Uporabite makroje "GPIOn" in "LL_GPIO_PIN_n" iz nizko-nivojske LL knjižnice.
		// Postopate popolnoma enako, kot smo to storili v primeru tipkovnice.

			// DOPOLNI
	joystick.button.pin = LL_GPIO_PIN_13;
 800844e:	4b28      	ldr	r3, [pc, #160]	; (80084f0 <JOY_init+0xac>)
 8008450:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8008454:	605a      	str	r2, [r3, #4]
	joystick.button.port = GPIOC;
 8008456:	4b26      	ldr	r3, [pc, #152]	; (80084f0 <JOY_init+0xac>)
 8008458:	4a26      	ldr	r2, [pc, #152]	; (80084f4 <JOY_init+0xb0>)
 800845a:	601a      	str	r2, [r3, #0]
 */

	// 2. Nastavitev začetnih vrednosti "joystick" sistemskih spremenljivk

		// Začetne vrednosti tipke "joysticka"
		joystick.button.state_old = JOY_BTN_SIG_VALUE_RELEASED;
 800845c:	4b24      	ldr	r3, [pc, #144]	; (80084f0 <JOY_init+0xac>)
 800845e:	2201      	movs	r2, #1
 8008460:	725a      	strb	r2, [r3, #9]
		joystick.button.state_new = JOY_BTN_SIG_VALUE_RELEASED;
 8008462:	4b23      	ldr	r3, [pc, #140]	; (80084f0 <JOY_init+0xac>)
 8008464:	2201      	movs	r2, #1
 8008466:	721a      	strb	r2, [r3, #8]
		//tukej je bil poprabek da imamo tabelo enega gumba

		// Smiselno nastavimo začetne ekstremne vrednosti pozicije "joysticka".
		joystick.position_raw_min[X] = 842 ; //da bi postavil vresnost malo pod sredino
 8008468:	4b21      	ldr	r3, [pc, #132]	; (80084f0 <JOY_init+0xac>)
 800846a:	f240 324a 	movw	r2, #842	; 0x34a
 800846e:	821a      	strh	r2, [r3, #16]
			// DOPOLNI done
		joystick.position_raw_min[Y] = 853;
 8008470:	4b1f      	ldr	r3, [pc, #124]	; (80084f0 <JOY_init+0xac>)
 8008472:	f240 3255 	movw	r2, #853	; 0x355
 8008476:	825a      	strh	r2, [r3, #18]


		joystick.position_raw_max[X] = 3223;
 8008478:	4b1d      	ldr	r3, [pc, #116]	; (80084f0 <JOY_init+0xac>)
 800847a:	f640 4297 	movw	r2, #3223	; 0xc97
 800847e:	829a      	strh	r2, [r3, #20]
			// DOPOLNI done
		joystick.position_raw_max[Y] = 2840;
 8008480:	4b1b      	ldr	r3, [pc, #108]	; (80084f0 <JOY_init+0xac>)
 8008482:	f640 3218 	movw	r2, #2840	; 0xb18
 8008486:	82da      	strh	r2, [r3, #22]
		//Vrednosti so bile nakalibriranje za vajo 13

		// Iz ekstremnim vrednosti lahko poračunamo razpon odklona (angl. axis range).
		joystick.position_raw_range[X] = joystick.position_raw_max[X] - joystick.position_raw_min[X];
 8008488:	4b19      	ldr	r3, [pc, #100]	; (80084f0 <JOY_init+0xac>)
 800848a:	8a9a      	ldrh	r2, [r3, #20]
 800848c:	4b18      	ldr	r3, [pc, #96]	; (80084f0 <JOY_init+0xac>)
 800848e:	8a1b      	ldrh	r3, [r3, #16]
 8008490:	1ad3      	subs	r3, r2, r3
 8008492:	b29a      	uxth	r2, r3
 8008494:	4b16      	ldr	r3, [pc, #88]	; (80084f0 <JOY_init+0xac>)
 8008496:	831a      	strh	r2, [r3, #24]

					// DOPOLNI done
		joystick.position_raw_range[Y] = joystick.position_raw_max[Y] - joystick.position_raw_min[Y];
 8008498:	4b15      	ldr	r3, [pc, #84]	; (80084f0 <JOY_init+0xac>)
 800849a:	8ada      	ldrh	r2, [r3, #22]
 800849c:	4b14      	ldr	r3, [pc, #80]	; (80084f0 <JOY_init+0xac>)
 800849e:	8a5b      	ldrh	r3, [r3, #18]
 80084a0:	1ad3      	subs	r3, r2, r3
 80084a2:	b29a      	uxth	r2, r3
 80084a4:	4b12      	ldr	r3, [pc, #72]	; (80084f0 <JOY_init+0xac>)
 80084a6:	835a      	strh	r2, [r3, #26]

		// Shranimo si kazalce na "handle" strukturi za AD pretvornik in časovnik,
		// ki ju uporabljamo pri implementaciji "joystick" modula.
		// Ti dve infromaciji seveda shranimo v spremenljivki "joystick handle" strukture.
		joystick.ADC = ADC_handle;
 80084a8:	4a11      	ldr	r2, [pc, #68]	; (80084f0 <JOY_init+0xac>)
 80084aa:	687b      	ldr	r3, [r7, #4]
 80084ac:	6213      	str	r3, [r2, #32]
		joystick.timer = timer_handle;
 80084ae:	4a10      	ldr	r2, [pc, #64]	; (80084f0 <JOY_init+0xac>)
 80084b0:	683b      	ldr	r3, [r7, #0]
 80084b2:	61d3      	str	r3, [r2, #28]

	// 3. Inicializiramo medpomnilnik za tipke "joysticka"

		// Uporabimo funkcijo BUF_init(), ki določi, katera tabela se bo uporabljala kot
		// ciklični medpomnilnik ter kako dolg bo ta medpomnilnik.
		BUF_init( &joy_btn_buf_handle, joy_btn_buffer, JOY_BTN_BUF_LEN);
 80084b4:	2210      	movs	r2, #16
 80084b6:	4910      	ldr	r1, [pc, #64]	; (80084f8 <JOY_init+0xb4>)
 80084b8:	4810      	ldr	r0, [pc, #64]	; (80084fc <JOY_init+0xb8>)
 80084ba:	f7ff ff05 	bl	80082c8 <BUF_init>
		// Pri tem uporabljamo funkcije HAL knjižnice.


		// Najprej kalibriramo AD pretvornik, da bodo meritve pozicije "joysticka" bolj točne.
		// Kalibracijo izvedemo za "single-ended" vhodne signale.
		HAL_ADCEx_Calibration_Start( joystick.ADC, ADC_SINGLE_ENDED );
 80084be:	4b0c      	ldr	r3, [pc, #48]	; (80084f0 <JOY_init+0xac>)
 80084c0:	6a1b      	ldr	r3, [r3, #32]
 80084c2:	217f      	movs	r1, #127	; 0x7f
 80084c4:	4618      	mov	r0, r3
 80084c6:	f7fb ff0b 	bl	80042e0 <HAL_ADCEx_Calibration_Start>
		// AD pretovrnik v DMA načinu).
		// To storimo s klicem spodnje HAL funkcije, ki DMA enoti
		// "sporoči", s katerim AD pretvornikom bo delala, na katero mesto v pomnilniku
		// naj shranjuje rezultate AD pretvorbe ter koliko teh rezultatov bo morala prenesti
		// ob vsaki končani AD pretvorbi.
		HAL_ADC_Start_DMA(joystick.ADC, (uint32_t *) joystick.position_raw, 2 );
 80084ca:	4b09      	ldr	r3, [pc, #36]	; (80084f0 <JOY_init+0xac>)
 80084cc:	6a1b      	ldr	r3, [r3, #32]
 80084ce:	2202      	movs	r2, #2
 80084d0:	490b      	ldr	r1, [pc, #44]	; (8008500 <JOY_init+0xbc>)
 80084d2:	4618      	mov	r0, r3
 80084d4:	f7fb f850 	bl	8003578 <HAL_ADC_Start_DMA>


		// Na koncu pa še zaženemo časovnik, ki bo prožil AD pretvorbe.
		// S tem smo pravzaprav sprožili "avtomatsko" merjenje pozicije "joysticka".
		HAL_TIM_Base_Start( joystick.timer );
 80084d8:	4b05      	ldr	r3, [pc, #20]	; (80084f0 <JOY_init+0xac>)
 80084da:	69db      	ldr	r3, [r3, #28]
 80084dc:	4618      	mov	r0, r3
 80084de:	f7fd fdad 	bl	800603c <HAL_TIM_Base_Start>

		// Časovnik proži AD pretvorbe vsakih 10 milisekund.
		// Torej je smiselno počakati milisekundo dlje.

			// DOPOLNI done
		HAL_Delay(1);
 80084e2:	2001      	movs	r0, #1
 80084e4:	f7fa fc1c 	bl	8002d20 <HAL_Delay>

}
 80084e8:	bf00      	nop
 80084ea:	3708      	adds	r7, #8
 80084ec:	46bd      	mov	sp, r7
 80084ee:	bd80      	pop	{r7, pc}
 80084f0:	20000a4c 	.word	0x20000a4c
 80084f4:	48000800 	.word	0x48000800
 80084f8:	20000a70 	.word	0x20000a70
 80084fc:	20000a80 	.word	0x20000a80
 8008500:	20000a58 	.word	0x20000a58

08008504 <JOY_scan_button>:
// Funkcija JOY_scan_button() prebere trenutno stanje tipke "joysticka"; ugotovi,
// ali je bila tipka pritisnjena ter shrani to informacijo v medpomnilnik
// "joysticka", da se bo kasneje lahko sistem odzval na pritisk te tipke.

void JOY_scan_button(void)
{
 8008504:	b580      	push	{r7, lr}
 8008506:	af00      	add	r7, sp, #0
	// Ker ima naš "joystick" le eno samo tipko, se funkcija poenostavi.

	// Trenutno, novo stanje tipke postane sedaj staro stanje tipke
	joystick.button.state_old = joystick.button.state_new ;
 8008508:	4b0e      	ldr	r3, [pc, #56]	; (8008544 <JOY_scan_button+0x40>)
 800850a:	7a1a      	ldrb	r2, [r3, #8]
 800850c:	4b0d      	ldr	r3, [pc, #52]	; (8008544 <JOY_scan_button+0x40>)
 800850e:	725a      	strb	r2, [r3, #9]

	// in novo, trenutno stanje tipke se prebere iz ustreznega digitalnega GPIO vhoda.
	joystick.button.state_new = LL_GPIO_IsInputPinSet( joystick.button.port, joystick.button.pin );
 8008510:	4b0c      	ldr	r3, [pc, #48]	; (8008544 <JOY_scan_button+0x40>)
 8008512:	681b      	ldr	r3, [r3, #0]
 8008514:	4a0b      	ldr	r2, [pc, #44]	; (8008544 <JOY_scan_button+0x40>)
 8008516:	6852      	ldr	r2, [r2, #4]
 8008518:	4611      	mov	r1, r2
 800851a:	4618      	mov	r0, r3
 800851c:	f7ff ff7c 	bl	8008418 <LL_GPIO_IsInputPinSet>
 8008520:	4603      	mov	r3, r0
 8008522:	b2da      	uxtb	r2, r3
 8008524:	4b07      	ldr	r3, [pc, #28]	; (8008544 <JOY_scan_button+0x40>)
 8008526:	721a      	strb	r2, [r3, #8]



	// Sedaj je potrebno preveriti, ali se je za to tipko zgodil pritisk. Pri tem si pomagajte s starim in
	// trenutnim stanjem tipke. Pomaga vam lahko tudi pomožni naštevni tip joystick_button_sig_value_t.
	if ( ( joystick.button.state_old == JOY_BTN_SIG_VALUE_RELEASED) && ( joystick.button.state_new == JOY_BTN_SIG_VALUE_PRESSED ) )
 8008528:	4b06      	ldr	r3, [pc, #24]	; (8008544 <JOY_scan_button+0x40>)
 800852a:	7a5b      	ldrb	r3, [r3, #9]
 800852c:	2b01      	cmp	r3, #1
 800852e:	d107      	bne.n	8008540 <JOY_scan_button+0x3c>
 8008530:	4b04      	ldr	r3, [pc, #16]	; (8008544 <JOY_scan_button+0x40>)
 8008532:	7a1b      	ldrb	r3, [r3, #8]
 8008534:	2b00      	cmp	r3, #0
 8008536:	d103      	bne.n	8008540 <JOY_scan_button+0x3c>
	{

		// In če zaznamo pritisk tipke, shranimo to informacijo v medpomnilnik "joystick" tipkovnice.
		// Ker ima "joystick" le eno samo tipko, shranimo vedno isto informacijo: JOY_BTN_FIRE.
		//Uporabimo funkcijo BUF_store_byte().
		BUF_store_byte( &joy_btn_buf_handle, JOY_BTN_FIRE);
 8008538:	2100      	movs	r1, #0
 800853a:	4803      	ldr	r0, [pc, #12]	; (8008548 <JOY_scan_button+0x44>)
 800853c:	f7ff feef 	bl	800831e <BUF_store_byte>

	}
}
 8008540:	bf00      	nop
 8008542:	bd80      	pop	{r7, pc}
 8008544:	20000a4c 	.word	0x20000a4c
 8008548:	20000a80 	.word	0x20000a80

0800854c <LL_GPIO_IsInputPinSet>:
{
 800854c:	b480      	push	{r7}
 800854e:	b083      	sub	sp, #12
 8008550:	af00      	add	r7, sp, #0
 8008552:	6078      	str	r0, [r7, #4]
 8008554:	6039      	str	r1, [r7, #0]
  return ((READ_BIT(GPIOx->IDR, PinMask) == (PinMask)) ? 1UL : 0UL);
 8008556:	687b      	ldr	r3, [r7, #4]
 8008558:	691a      	ldr	r2, [r3, #16]
 800855a:	683b      	ldr	r3, [r7, #0]
 800855c:	4013      	ands	r3, r2
 800855e:	683a      	ldr	r2, [r7, #0]
 8008560:	429a      	cmp	r2, r3
 8008562:	d101      	bne.n	8008568 <LL_GPIO_IsInputPinSet+0x1c>
 8008564:	2301      	movs	r3, #1
 8008566:	e000      	b.n	800856a <LL_GPIO_IsInputPinSet+0x1e>
 8008568:	2300      	movs	r3, #0
}
 800856a:	4618      	mov	r0, r3
 800856c:	370c      	adds	r7, #12
 800856e:	46bd      	mov	sp, r7
 8008570:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008574:	4770      	bx	lr
	...

08008578 <KBD_init>:

// Funkcija KBD_init() poskrbi, da se pravilno inicializira keyboard_handle_t strukturna spremenljivka.
// Poskrbi tudi za inicializacijo medpomnilnika tipkovnice.
//
void KBD_init(void)
{
 8008578:	b580      	push	{r7, lr}
 800857a:	b082      	sub	sp, #8
 800857c:	af00      	add	r7, sp, #0
		// To storite tako, da pravilno inicializirate "handle" strukture posameznih tipk.
		// Uporabite makroje "GPIOn" in "LL_GPIO_PIN_n" iz nizko-nivojske LL knjižnice.


		// buttons on port C
		keyboard.buttons[ BTN_ESC ].pin = LL_GPIO_PIN_14 ;
 800857e:	4b26      	ldr	r3, [pc, #152]	; (8008618 <KBD_init+0xa0>)
 8008580:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8008584:	605a      	str	r2, [r3, #4]
		keyboard.buttons[ BTN_ESC ].port = GPIOC;
 8008586:	4b24      	ldr	r3, [pc, #144]	; (8008618 <KBD_init+0xa0>)
 8008588:	4a24      	ldr	r2, [pc, #144]	; (800861c <KBD_init+0xa4>)
 800858a:	601a      	str	r2, [r3, #0]

		keyboard.buttons[ BTN_OK ].pin = LL_GPIO_PIN_15 ;
 800858c:	4b22      	ldr	r3, [pc, #136]	; (8008618 <KBD_init+0xa0>)
 800858e:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8008592:	611a      	str	r2, [r3, #16]
		keyboard.buttons[ BTN_OK ].port = GPIOC;
 8008594:	4b20      	ldr	r3, [pc, #128]	; (8008618 <KBD_init+0xa0>)
 8008596:	4a21      	ldr	r2, [pc, #132]	; (800861c <KBD_init+0xa4>)
 8008598:	60da      	str	r2, [r3, #12]

			// DOPOLNI done


		// buttons on port G
		keyboard.buttons[ BTN_RIGHT ].pin = LL_GPIO_PIN_8 ;
 800859a:	4b1f      	ldr	r3, [pc, #124]	; (8008618 <KBD_init+0xa0>)
 800859c:	f44f 7280 	mov.w	r2, #256	; 0x100
 80085a0:	61da      	str	r2, [r3, #28]
		keyboard.buttons[ BTN_RIGHT ].port = GPIOG;
 80085a2:	4b1d      	ldr	r3, [pc, #116]	; (8008618 <KBD_init+0xa0>)
 80085a4:	4a1e      	ldr	r2, [pc, #120]	; (8008620 <KBD_init+0xa8>)
 80085a6:	619a      	str	r2, [r3, #24]

		keyboard.buttons[ BTN_LEFT ].pin = LL_GPIO_PIN_6 ;
 80085a8:	4b1b      	ldr	r3, [pc, #108]	; (8008618 <KBD_init+0xa0>)
 80085aa:	2240      	movs	r2, #64	; 0x40
 80085ac:	629a      	str	r2, [r3, #40]	; 0x28
		keyboard.buttons[ BTN_LEFT ].port = GPIOG;
 80085ae:	4b1a      	ldr	r3, [pc, #104]	; (8008618 <KBD_init+0xa0>)
 80085b0:	4a1b      	ldr	r2, [pc, #108]	; (8008620 <KBD_init+0xa8>)
 80085b2:	625a      	str	r2, [r3, #36]	; 0x24

		keyboard.buttons[ BTN_DOWN ].pin = LL_GPIO_PIN_1 ;
 80085b4:	4b18      	ldr	r3, [pc, #96]	; (8008618 <KBD_init+0xa0>)
 80085b6:	2202      	movs	r2, #2
 80085b8:	635a      	str	r2, [r3, #52]	; 0x34
		keyboard.buttons[ BTN_DOWN ].port = GPIOG;
 80085ba:	4b17      	ldr	r3, [pc, #92]	; (8008618 <KBD_init+0xa0>)
 80085bc:	4a18      	ldr	r2, [pc, #96]	; (8008620 <KBD_init+0xa8>)
 80085be:	631a      	str	r2, [r3, #48]	; 0x30

		keyboard.buttons[ BTN_UP ].pin = LL_GPIO_PIN_0 ;
 80085c0:	4b15      	ldr	r3, [pc, #84]	; (8008618 <KBD_init+0xa0>)
 80085c2:	2201      	movs	r2, #1
 80085c4:	641a      	str	r2, [r3, #64]	; 0x40
		keyboard.buttons[ BTN_UP ].port = GPIOG;
 80085c6:	4b14      	ldr	r3, [pc, #80]	; (8008618 <KBD_init+0xa0>)
 80085c8:	4a15      	ldr	r2, [pc, #84]	; (8008620 <KBD_init+0xa8>)
 80085ca:	63da      	str	r2, [r3, #60]	; 0x3c

	// 2. Inicializirajte začetne vrednosti "handle" strukture za posamezne tipke v tipkovnici na sistemskem nivoju


		// Sprehodimo se preko vseh "handle" struktur za delo s posameznimi tipkami.
		for(int i=0; i < NUM_OF_BTN; i++)
 80085cc:	2300      	movs	r3, #0
 80085ce:	607b      	str	r3, [r7, #4]
 80085d0:	e016      	b.n	8008600 <KBD_init+0x88>
			// Ne pozabite, da v "handle" strukturah za posamezne tipke hranimo tudi vrednost prejšnjega
			// in trenutnega stanja tipk! In te vrednosti je potrebno na začetku nastaviti.
			// Smiselno jih je nastaviti na tako vrednost, kot da so tipke na začetku v sproščenem,
			// nestisnjenem stanju. In tu si lahko pomagate s pomožnim naštevnim tipom button_sig_value_t.

			keyboard.buttons[i].state_old = BTN_SIG_VALUE_RELEASED;
 80085d2:	4911      	ldr	r1, [pc, #68]	; (8008618 <KBD_init+0xa0>)
 80085d4:	687a      	ldr	r2, [r7, #4]
 80085d6:	4613      	mov	r3, r2
 80085d8:	005b      	lsls	r3, r3, #1
 80085da:	4413      	add	r3, r2
 80085dc:	009b      	lsls	r3, r3, #2
 80085de:	440b      	add	r3, r1
 80085e0:	3308      	adds	r3, #8
 80085e2:	2201      	movs	r2, #1
 80085e4:	701a      	strb	r2, [r3, #0]
			keyboard.buttons[i].state_new = BTN_SIG_VALUE_RELEASED;
 80085e6:	490c      	ldr	r1, [pc, #48]	; (8008618 <KBD_init+0xa0>)
 80085e8:	687a      	ldr	r2, [r7, #4]
 80085ea:	4613      	mov	r3, r2
 80085ec:	005b      	lsls	r3, r3, #1
 80085ee:	4413      	add	r3, r2
 80085f0:	009b      	lsls	r3, r3, #2
 80085f2:	440b      	add	r3, r1
 80085f4:	3309      	adds	r3, #9
 80085f6:	2201      	movs	r2, #1
 80085f8:	701a      	strb	r2, [r3, #0]
		for(int i=0; i < NUM_OF_BTN; i++)
 80085fa:	687b      	ldr	r3, [r7, #4]
 80085fc:	3301      	adds	r3, #1
 80085fe:	607b      	str	r3, [r7, #4]
 8008600:	687b      	ldr	r3, [r7, #4]
 8008602:	2b05      	cmp	r3, #5
 8008604:	dde5      	ble.n	80085d2 <KBD_init+0x5a>

	// 3. Inicializiramo še medpomnilnik tipkovnice.

		// Uporabimo funkcijo BUF_init(), ki določi, katera tabela se bo uporabljala kot
		// ciklični medpomnilnik ter kako dolg bo ta medpomnilnik.
		BUF_init( &kbd_buf_handle, kbd_buffer, KBD_BUF_LEN);
 8008606:	2220      	movs	r2, #32
 8008608:	4906      	ldr	r1, [pc, #24]	; (8008624 <KBD_init+0xac>)
 800860a:	4807      	ldr	r0, [pc, #28]	; (8008628 <KBD_init+0xb0>)
 800860c:	f7ff fe5c 	bl	80082c8 <BUF_init>

}
 8008610:	bf00      	nop
 8008612:	3708      	adds	r7, #8
 8008614:	46bd      	mov	sp, r7
 8008616:	bd80      	pop	{r7, pc}
 8008618:	20000a98 	.word	0x20000a98
 800861c:	48000800 	.word	0x48000800
 8008620:	48001800 	.word	0x48001800
 8008624:	20000ae0 	.word	0x20000ae0
 8008628:	20000b00 	.word	0x20000b00

0800862c <KBD_scan>:
// Funkcija KBD_scan() prebere trenutno stanje tipk v tipkovnici; ugotovi,
// katere tipke so bile pritisnjene ter shrani to informacijo v medpomnilnik
// tipkovnice, da se bo kasneje lahko sistem odzval na pritisk teh tipk.
//
void KBD_scan(void)
{
 800862c:	b580      	push	{r7, lr}
 800862e:	b082      	sub	sp, #8
 8008630:	af00      	add	r7, sp, #0
	// in ugotovi, ali je bila pritisnjena. Če je bila pritisnjena,
	// shrani to informacijo v medpomnilnik tipkovnice, da se bo
	// kasneje lahko sistem odzval na pritisk te tipke.

	// Sprehodimo se preko vseh "handle" struktur za delo s posameznimi tipkami.
	for(int i=0; i < NUM_OF_BTN; i++)
 8008632:	2300      	movs	r3, #0
 8008634:	607b      	str	r3, [r7, #4]
 8008636:	e051      	b.n	80086dc <KBD_scan+0xb0>
	{
		// Znotraj zanke delamo trenutno z i-to tipko. Spremenljivka "i" je pomožni števec zanke.

		// Trenutno, novo stanje tipke postane sedaj staro stanje tipke
		keyboard.buttons[i].state_old = keyboard.buttons[i].state_new ;
 8008638:	492c      	ldr	r1, [pc, #176]	; (80086ec <KBD_scan+0xc0>)
 800863a:	687a      	ldr	r2, [r7, #4]
 800863c:	4613      	mov	r3, r2
 800863e:	005b      	lsls	r3, r3, #1
 8008640:	4413      	add	r3, r2
 8008642:	009b      	lsls	r3, r3, #2
 8008644:	440b      	add	r3, r1
 8008646:	3309      	adds	r3, #9
 8008648:	7818      	ldrb	r0, [r3, #0]
 800864a:	4928      	ldr	r1, [pc, #160]	; (80086ec <KBD_scan+0xc0>)
 800864c:	687a      	ldr	r2, [r7, #4]
 800864e:	4613      	mov	r3, r2
 8008650:	005b      	lsls	r3, r3, #1
 8008652:	4413      	add	r3, r2
 8008654:	009b      	lsls	r3, r3, #2
 8008656:	440b      	add	r3, r1
 8008658:	3308      	adds	r3, #8
 800865a:	4602      	mov	r2, r0
 800865c:	701a      	strb	r2, [r3, #0]

		// in novo, trenutno stanje tipke se prebere iz ustreznega digitalne GPIO vhoda.
		//DOPOLNI half done
		keyboard.buttons[i].state_new = LL_GPIO_IsInputPinSet(keyboard.buttons[i].port, keyboard.buttons[i].pin);
 800865e:	4923      	ldr	r1, [pc, #140]	; (80086ec <KBD_scan+0xc0>)
 8008660:	687a      	ldr	r2, [r7, #4]
 8008662:	4613      	mov	r3, r2
 8008664:	005b      	lsls	r3, r3, #1
 8008666:	4413      	add	r3, r2
 8008668:	009b      	lsls	r3, r3, #2
 800866a:	440b      	add	r3, r1
 800866c:	6818      	ldr	r0, [r3, #0]
 800866e:	491f      	ldr	r1, [pc, #124]	; (80086ec <KBD_scan+0xc0>)
 8008670:	687a      	ldr	r2, [r7, #4]
 8008672:	4613      	mov	r3, r2
 8008674:	005b      	lsls	r3, r3, #1
 8008676:	4413      	add	r3, r2
 8008678:	009b      	lsls	r3, r3, #2
 800867a:	440b      	add	r3, r1
 800867c:	3304      	adds	r3, #4
 800867e:	681b      	ldr	r3, [r3, #0]
 8008680:	4619      	mov	r1, r3
 8008682:	f7ff ff63 	bl	800854c <LL_GPIO_IsInputPinSet>
 8008686:	4603      	mov	r3, r0
 8008688:	b2d8      	uxtb	r0, r3
 800868a:	4918      	ldr	r1, [pc, #96]	; (80086ec <KBD_scan+0xc0>)
 800868c:	687a      	ldr	r2, [r7, #4]
 800868e:	4613      	mov	r3, r2
 8008690:	005b      	lsls	r3, r3, #1
 8008692:	4413      	add	r3, r2
 8008694:	009b      	lsls	r3, r3, #2
 8008696:	440b      	add	r3, r1
 8008698:	3309      	adds	r3, #9
 800869a:	4602      	mov	r2, r0
 800869c:	701a      	strb	r2, [r3, #0]


		// Sedaj je potrebno preveriti, ali se je za i-to tipko zgodil pritisk. Pri tem si pomagajte s starim in
		// trenutnim stanjem tipke. Pomaga vam lahko tudi pomožni naštevni tip button_sig_value_t.
		if ( keyboard.buttons[i].state_new == BTN_SIG_VALUE_PRESSED && keyboard.buttons[i].state_old == BTN_SIG_VALUE_RELEASED)
 800869e:	4913      	ldr	r1, [pc, #76]	; (80086ec <KBD_scan+0xc0>)
 80086a0:	687a      	ldr	r2, [r7, #4]
 80086a2:	4613      	mov	r3, r2
 80086a4:	005b      	lsls	r3, r3, #1
 80086a6:	4413      	add	r3, r2
 80086a8:	009b      	lsls	r3, r3, #2
 80086aa:	440b      	add	r3, r1
 80086ac:	3309      	adds	r3, #9
 80086ae:	781b      	ldrb	r3, [r3, #0]
 80086b0:	2b00      	cmp	r3, #0
 80086b2:	d110      	bne.n	80086d6 <KBD_scan+0xaa>
 80086b4:	490d      	ldr	r1, [pc, #52]	; (80086ec <KBD_scan+0xc0>)
 80086b6:	687a      	ldr	r2, [r7, #4]
 80086b8:	4613      	mov	r3, r2
 80086ba:	005b      	lsls	r3, r3, #1
 80086bc:	4413      	add	r3, r2
 80086be:	009b      	lsls	r3, r3, #2
 80086c0:	440b      	add	r3, r1
 80086c2:	3308      	adds	r3, #8
 80086c4:	781b      	ldrb	r3, [r3, #0]
 80086c6:	2b01      	cmp	r3, #1
 80086c8:	d105      	bne.n	80086d6 <KBD_scan+0xaa>
		{

			// In če zaznamo pritisk i-te tipke, shranimo to informacijo v medpomnilnik tipkovnice.
			// Shranimo seveda kar vrednost elementa naštevnega tipa, ki pripada obravnavani i-ti tipki.
			// In to je seveda kar vrednost pomožne spremenljivke "i". Uporabimo funkcijo BUF_store_byte().
			BUF_store_byte( &kbd_buf_handle, i);
 80086ca:	687b      	ldr	r3, [r7, #4]
 80086cc:	b2db      	uxtb	r3, r3
 80086ce:	4619      	mov	r1, r3
 80086d0:	4807      	ldr	r0, [pc, #28]	; (80086f0 <KBD_scan+0xc4>)
 80086d2:	f7ff fe24 	bl	800831e <BUF_store_byte>
	for(int i=0; i < NUM_OF_BTN; i++)
 80086d6:	687b      	ldr	r3, [r7, #4]
 80086d8:	3301      	adds	r3, #1
 80086da:	607b      	str	r3, [r7, #4]
 80086dc:	687b      	ldr	r3, [r7, #4]
 80086de:	2b05      	cmp	r3, #5
 80086e0:	ddaa      	ble.n	8008638 <KBD_scan+0xc>

		}

	}

}
 80086e2:	bf00      	nop
 80086e4:	bf00      	nop
 80086e6:	3708      	adds	r7, #8
 80086e8:	46bd      	mov	sp, r7
 80086ea:	bd80      	pop	{r7, pc}
 80086ec:	20000a98 	.word	0x20000a98
 80086f0:	20000b00 	.word	0x20000b00

080086f4 <KBD_get_pressed_key>:
// Funkcija KBD_get_pressed_key() iz medpomnilnika tipkovnice vrne
// informacijo o tem, katera je naslednja pritisnjena tipka, na katero
// se še nismo odzvali (tj. je nismo obdelali, "sprocesirali").
//
buttons_enum_t KBD_get_pressed_key(void)
{
 80086f4:	b580      	push	{r7, lr}
 80086f6:	b082      	sub	sp, #8
 80086f8:	af00      	add	r7, sp, #0
	// V nasprotnem primeru sklepamo, da je bilo branje elementa iz
	// medpomnilnika neuspešno, ker je medpomnilnik prazen.


	// Torej poskusimo prebrati nov element iz medpomnilnika in ga shraniti v spremenljivko "pressed_button".
	if ( BUF_get_byte( &kbd_buf_handle, &pressed_button ) == BUFFER_OK )
 80086fa:	1dfb      	adds	r3, r7, #7
 80086fc:	4619      	mov	r1, r3
 80086fe:	4806      	ldr	r0, [pc, #24]	; (8008718 <KBD_get_pressed_key+0x24>)
 8008700:	f7ff fe4c 	bl	800839c <BUF_get_byte>
 8008704:	4603      	mov	r3, r0
 8008706:	2b00      	cmp	r3, #0
 8008708:	d101      	bne.n	800870e <KBD_get_pressed_key+0x1a>
	{
		// Če je bilo branje elementa iz medpomnilnika v spremenljivko "pressed_button"
		// uspešno (tj. vrnjen BUFFER_OK), potem je vrednost, ki jo mora funkcija
		// KBD_get_pressed_key() vrniti kar enaka vrednosti pomožne spremenljivke "pressed_button".

		return pressed_button;
 800870a:	79fb      	ldrb	r3, [r7, #7]
 800870c:	e000      	b.n	8008710 <KBD_get_pressed_key+0x1c>
		// Če pa je bilo branje elementa iz medpomnilnika v spremenljivko "pressed_button"
		// neuspešno (tj. ni bil vrnjen BUFFER_OK), potem pa sklepamo, da je medpomnilnik
		// prazen in da pravzaprav ni bila pritisnjena nobena nova tipka.
		// Funkcija KBD_get_pressed_key() mora vrniti kodo "BTN_NONE".

		return BTN_NONE;
 800870e:	2307      	movs	r3, #7
	}

}
 8008710:	4618      	mov	r0, r3
 8008712:	3708      	adds	r7, #8
 8008714:	46bd      	mov	sp, r7
 8008716:	bd80      	pop	{r7, pc}
 8008718:	20000b00 	.word	0x20000b00

0800871c <KBD_flush>:


void KBD_flush(void)
{
 800871c:	b580      	push	{r7, lr}
 800871e:	af00      	add	r7, sp, #0
BUF_flush(&kbd_buf_handle);
 8008720:	4802      	ldr	r0, [pc, #8]	; (800872c <KBD_flush+0x10>)
 8008722:	f7ff fde4 	bl	80082ee <BUF_flush>
}
 8008726:	bf00      	nop
 8008728:	bd80      	pop	{r7, pc}
 800872a:	bf00      	nop
 800872c:	20000b00 	.word	0x20000b00

08008730 <LCD_IO_Init>:
/*!
 * @brief Nizkonivojska inicializacija zaslona
 * @internal
 */
static void LCD_IO_Init()
{
 8008730:	b580      	push	{r7, lr}
 8008732:	af00      	add	r7, sp, #0
	LCD_RST_LOW();
 8008734:	4b06      	ldr	r3, [pc, #24]	; (8008750 <LCD_IO_Init+0x20>)
 8008736:	2208      	movs	r2, #8
 8008738:	629a      	str	r2, [r3, #40]	; 0x28
	HAL_Delay(120);
 800873a:	2078      	movs	r0, #120	; 0x78
 800873c:	f7fa faf0 	bl	8002d20 <HAL_Delay>
	LCD_RST_HIGH();
 8008740:	4b03      	ldr	r3, [pc, #12]	; (8008750 <LCD_IO_Init+0x20>)
 8008742:	2208      	movs	r2, #8
 8008744:	619a      	str	r2, [r3, #24]
	HAL_Delay(120);
 8008746:	2078      	movs	r0, #120	; 0x78
 8008748:	f7fa faea 	bl	8002d20 <HAL_Delay>
}
 800874c:	bf00      	nop
 800874e:	bd80      	pop	{r7, pc}
 8008750:	48000c00 	.word	0x48000c00

08008754 <LCD_FillRect>:
 *
 * Funkcija izbere želeno območje, potem pa tolikokrat pošlje izbrano barvo,
 * kolikor slikovnih točk je potrebnih.
 */
void LCD_FillRect(uint32_t x, uint32_t y, uint32_t w, uint32_t h, uint16_t c)
{
 8008754:	b580      	push	{r7, lr}
 8008756:	b086      	sub	sp, #24
 8008758:	af00      	add	r7, sp, #0
 800875a:	60f8      	str	r0, [r7, #12]
 800875c:	60b9      	str	r1, [r7, #8]
 800875e:	607a      	str	r2, [r7, #4]
 8008760:	603b      	str	r3, [r7, #0]
	uint32_t max_count   = ILI9341_GetParam(LCD_AREA);     /* Št. vseh pikslov     */
 8008762:	2002      	movs	r0, #2
 8008764:	f000 fafe 	bl	8008d64 <ILI9341_GetParam>
 8008768:	6138      	str	r0, [r7, #16]
	uint32_t pixel_count = ((w + 1) - x) * ((h + 1) - y);  /* Dejansko št. pikslov */
 800876a:	687a      	ldr	r2, [r7, #4]
 800876c:	68fb      	ldr	r3, [r7, #12]
 800876e:	1ad3      	subs	r3, r2, r3
 8008770:	3301      	adds	r3, #1
 8008772:	6839      	ldr	r1, [r7, #0]
 8008774:	68ba      	ldr	r2, [r7, #8]
 8008776:	1a8a      	subs	r2, r1, r2
 8008778:	3201      	adds	r2, #1
 800877a:	fb02 f303 	mul.w	r3, r2, r3
 800877e:	617b      	str	r3, [r7, #20]

	if(pixel_count > max_count)
 8008780:	697a      	ldr	r2, [r7, #20]
 8008782:	693b      	ldr	r3, [r7, #16]
 8008784:	429a      	cmp	r2, r3
 8008786:	d901      	bls.n	800878c <LCD_FillRect+0x38>
		pixel_count = max_count;
 8008788:	693b      	ldr	r3, [r7, #16]
 800878a:	617b      	str	r3, [r7, #20]

	// Izbor koordinat piksla
	ILI9341_SetDisplayWindow(x, y, w, h);
 800878c:	683b      	ldr	r3, [r7, #0]
 800878e:	687a      	ldr	r2, [r7, #4]
 8008790:	68b9      	ldr	r1, [r7, #8]
 8008792:	68f8      	ldr	r0, [r7, #12]
 8008794:	f000 f9fa 	bl	8008b8c <ILI9341_SetDisplayWindow>

	ILI9341_SendRepeatedData(c, pixel_count);
 8008798:	8c3b      	ldrh	r3, [r7, #32]
 800879a:	6979      	ldr	r1, [r7, #20]
 800879c:	4618      	mov	r0, r3
 800879e:	f000 f99e 	bl	8008ade <ILI9341_SendRepeatedData>
	//while (pixel_count) {
	//	LCD_IO_SendData((uint16_t *)&c, LCD_IO_DATA_WRITE_CYCLES);
	//	pixel_count--;
	//}
}
 80087a2:	bf00      	nop
 80087a4:	3718      	adds	r7, #24
 80087a6:	46bd      	mov	sp, r7
 80087a8:	bd80      	pop	{r7, pc}

080087aa <LCD_Init>:
 * Inicializacija nastavi privzet barvni prostor (RGB565), orientacijo zaslona, vklopi osvetlitev,
 * zapolni zaslon s črno barvo in nastavi bel tekst na črni podlagi.
 * @note Za inicializacijo posameznih strojnih enot mora poskrbeti uporabnik (npr. FMC)
 */
void LCD_Init()
{
 80087aa:	b580      	push	{r7, lr}
 80087ac:	af00      	add	r7, sp, #0
	// Resetiraj V/I linijo zaslona
	LCD_IO_Init();
 80087ae:	f7ff ffbf 	bl	8008730 <LCD_IO_Init>

	// Inicializiraj krmilnik Ili9341 v barvnem prostoru RBG565 in brez zasuka slike
	ILI9341_Init(ILI9341_COLORSPACE_RBG565, ILI9341_MISKO_ROTATE_0);
 80087b2:	2103      	movs	r1, #3
 80087b4:	2055      	movs	r0, #85	; 0x55
 80087b6:	f000 fa4b 	bl	8008c50 <ILI9341_Init>
	ILI9341_DisplayOn();
 80087ba:	f000 fac6 	bl	8008d4a <ILI9341_DisplayOn>

	LCD_ClearScreen();
 80087be:	f000 f806 	bl	80087ce <LCD_ClearScreen>
	// Gornja funkcija se bo zaključila pred izbrisom celega zaslona, ker si FMC zapomni vse
	// ukaze in sporoči, da se je zaključil prenos, ne pa pošiljanje.
	// Brez zamika bo zaslon za trenutek utripnil belo. Prej:  HAL_Delay(25);
	ILI9341_WaitTransfer();
 80087c2:	f000 fabb 	bl	8008d3c <ILI9341_WaitTransfer>

	// Inicializiramo še osvetlitev LCD zaslona.
	LCD_BKLT_init();
 80087c6:	f000 f8fd 	bl	80089c4 <LCD_BKLT_init>
}
 80087ca:	bf00      	nop
 80087cc:	bd80      	pop	{r7, pc}

080087ce <LCD_ClearScreen>:

/*!
 * @brief Počisti zaslon (prebarvaj s črno barvo)
 */
void LCD_ClearScreen()
{
 80087ce:	b590      	push	{r4, r7, lr}
 80087d0:	b083      	sub	sp, #12
 80087d2:	af02      	add	r7, sp, #8
    LCD_FillRect(0, 0, ILI9341_GetParam(LCD_WIDTH), ILI9341_GetParam(LCD_HEIGHT), 0);
 80087d4:	2000      	movs	r0, #0
 80087d6:	f000 fac5 	bl	8008d64 <ILI9341_GetParam>
 80087da:	4604      	mov	r4, r0
 80087dc:	2001      	movs	r0, #1
 80087de:	f000 fac1 	bl	8008d64 <ILI9341_GetParam>
 80087e2:	4603      	mov	r3, r0
 80087e4:	2200      	movs	r2, #0
 80087e6:	9200      	str	r2, [sp, #0]
 80087e8:	4622      	mov	r2, r4
 80087ea:	2100      	movs	r1, #0
 80087ec:	2000      	movs	r0, #0
 80087ee:	f7ff ffb1 	bl	8008754 <LCD_FillRect>
}
 80087f2:	bf00      	nop
 80087f4:	3704      	adds	r7, #4
 80087f6:	46bd      	mov	sp, r7
 80087f8:	bd90      	pop	{r4, r7, pc}

080087fa <UserPixelSetFunction>:
// ------ Definicija dveh temeljnih funkcij za risanje na zaslon -------


// Implementacija funkcije za izris enega samega piksla na zaslon.
void UserPixelSetFunction(UG_S16 x, UG_S16 y, UG_COLOR c)
{
 80087fa:	b580      	push	{r7, lr}
 80087fc:	b084      	sub	sp, #16
 80087fe:	af00      	add	r7, sp, #0
 8008800:	60f8      	str	r0, [r7, #12]
 8008802:	60b9      	str	r1, [r7, #8]
 8008804:	607a      	str	r2, [r7, #4]
	ILI9341_SetDisplayWindow(x, y, 1, 1);
 8008806:	68f8      	ldr	r0, [r7, #12]
 8008808:	68b9      	ldr	r1, [r7, #8]
 800880a:	2301      	movs	r3, #1
 800880c:	2201      	movs	r2, #1
 800880e:	f000 f9bd 	bl	8008b8c <ILI9341_SetDisplayWindow>
	ILI9341_SendData((LCD_IO_Data_t *)&c, 1);
 8008812:	1d3b      	adds	r3, r7, #4
 8008814:	2101      	movs	r1, #1
 8008816:	4618      	mov	r0, r3
 8008818:	f000 f93f 	bl	8008a9a <ILI9341_SendData>
}
 800881c:	bf00      	nop
 800881e:	3710      	adds	r7, #16
 8008820:	46bd      	mov	sp, r7
 8008822:	bd80      	pop	{r7, pc}

08008824 <LCD_uGUI_init>:
// ------------ Inicializacija uGUI za delo z našim zaslonom -------------------


// Inicializacija uGUI knjižnice za delo z našim LCD zaslonom.
void LCD_uGUI_init(void)
{
 8008824:	b598      	push	{r3, r4, r7, lr}
 8008826:	af00      	add	r7, sp, #0


	// Inicializacija uGUI knjižnice: registracija funkcije za izris enega piksla na zaslon,
	// specifikacija resolucije zaslona.
	UG_Init(&gui, UserPixelSetFunction, ILI9341_GetParam(LCD_WIDTH), ILI9341_GetParam(LCD_HEIGHT));
 8008828:	2000      	movs	r0, #0
 800882a:	f000 fa9b 	bl	8008d64 <ILI9341_GetParam>
 800882e:	4603      	mov	r3, r0
 8008830:	461c      	mov	r4, r3
 8008832:	2001      	movs	r0, #1
 8008834:	f000 fa96 	bl	8008d64 <ILI9341_GetParam>
 8008838:	4603      	mov	r3, r0
 800883a:	4622      	mov	r2, r4
 800883c:	4907      	ldr	r1, [pc, #28]	; (800885c <LCD_uGUI_init+0x38>)
 800883e:	4808      	ldr	r0, [pc, #32]	; (8008860 <LCD_uGUI_init+0x3c>)
 8008840:	f000 fb36 	bl	8008eb0 <UG_Init>

	// Nastavitev "default" fontov in barv za besedilo in ozadje.
	UG_FontSelect(&FONT_8X12);
 8008844:	4807      	ldr	r0, [pc, #28]	; (8008864 <LCD_uGUI_init+0x40>)
 8008846:	f000 fbb3 	bl	8008fb0 <UG_FontSelect>
	UG_SetForecolor(C_WHITE);
 800884a:	f64f 70ff 	movw	r0, #65535	; 0xffff
 800884e:	f000 fcbf 	bl	80091d0 <UG_SetForecolor>
	UG_SetBackcolor(C_BLACK);
 8008852:	2000      	movs	r0, #0
 8008854:	f000 fccc 	bl	80091f0 <UG_SetBackcolor>

	// Registracija funkcij za izris pravokotnika.
		//zakomentirano po navodilih 13
	//UG_DriverRegister(DRIVER_FILL_FRAME, (void *)_HW_FillFrame_);
	//UG_DriverEnable(DRIVER_FILL_FRAME);
}
 8008858:	bf00      	nop
 800885a:	bd98      	pop	{r3, r4, r7, pc}
 800885c:	080087fb 	.word	0x080087fb
 8008860:	20000b18 	.word	0x20000b18
 8008864:	0807f0d0 	.word	0x0807f0d0

08008868 <LCD_uGUI_demo_Misko3>:



// Demonstracija izrisa grafike na zalon s pomočjo uGUI knjižnice.
void LCD_uGUI_demo_Misko3(void)
{
 8008868:	b580      	push	{r7, lr}
 800886a:	b082      	sub	sp, #8
 800886c:	af00      	add	r7, sp, #0

	UG_FillScreen(C_BLACK);
 800886e:	2000      	movs	r0, #0
 8008870:	f000 fbb6 	bl	8008fe0 <UG_FillScreen>

	uint16_t pozicija_y=35, pozicija_x=150;
 8008874:	2323      	movs	r3, #35	; 0x23
 8008876:	80fb      	strh	r3, [r7, #6]
 8008878:	2396      	movs	r3, #150	; 0x96
 800887a:	80bb      	strh	r3, [r7, #4]

	UG_FontSelect(&FONT_32X53);
 800887c:	482a      	ldr	r0, [pc, #168]	; (8008928 <LCD_uGUI_demo_Misko3+0xc0>)
 800887e:	f000 fb97 	bl	8008fb0 <UG_FontSelect>
	UG_SetForecolor(C_VIOLET);
 8008882:	f64e 401d 	movw	r0, #60445	; 0xec1d
 8008886:	f000 fca3 	bl	80091d0 <UG_SetForecolor>
	UG_PutString(pozicija_x-90,pozicija_y,"M");
 800888a:	88bb      	ldrh	r3, [r7, #4]
 800888c:	3b5a      	subs	r3, #90	; 0x5a
 800888e:	88f9      	ldrh	r1, [r7, #6]
 8008890:	4a26      	ldr	r2, [pc, #152]	; (800892c <LCD_uGUI_demo_Misko3+0xc4>)
 8008892:	4618      	mov	r0, r3
 8008894:	f000 fc12 	bl	80090bc <UG_PutString>

	UG_SetForecolor(C_BLUE);
 8008898:	201f      	movs	r0, #31
 800889a:	f000 fc99 	bl	80091d0 <UG_SetForecolor>
	UG_PutString(pozicija_x-60,pozicija_y,"i");
 800889e:	88bb      	ldrh	r3, [r7, #4]
 80088a0:	3b3c      	subs	r3, #60	; 0x3c
 80088a2:	88f9      	ldrh	r1, [r7, #6]
 80088a4:	4a22      	ldr	r2, [pc, #136]	; (8008930 <LCD_uGUI_demo_Misko3+0xc8>)
 80088a6:	4618      	mov	r0, r3
 80088a8:	f000 fc08 	bl	80090bc <UG_PutString>

	UG_SetForecolor(C_CYAN);
 80088ac:	f240 70ff 	movw	r0, #2047	; 0x7ff
 80088b0:	f000 fc8e 	bl	80091d0 <UG_SetForecolor>
	UG_PutString(pozicija_x-30,pozicija_y,"S");
 80088b4:	88bb      	ldrh	r3, [r7, #4]
 80088b6:	3b1e      	subs	r3, #30
 80088b8:	88f9      	ldrh	r1, [r7, #6]
 80088ba:	4a1e      	ldr	r2, [pc, #120]	; (8008934 <LCD_uGUI_demo_Misko3+0xcc>)
 80088bc:	4618      	mov	r0, r3
 80088be:	f000 fbfd 	bl	80090bc <UG_PutString>

	UG_SetForecolor(C_GREEN);
 80088c2:	f44f 60fc 	mov.w	r0, #2016	; 0x7e0
 80088c6:	f000 fc83 	bl	80091d0 <UG_SetForecolor>
	UG_PutString(pozicija_x,pozicija_y,"K");
 80088ca:	88bb      	ldrh	r3, [r7, #4]
 80088cc:	88f9      	ldrh	r1, [r7, #6]
 80088ce:	4a1a      	ldr	r2, [pc, #104]	; (8008938 <LCD_uGUI_demo_Misko3+0xd0>)
 80088d0:	4618      	mov	r0, r3
 80088d2:	f000 fbf3 	bl	80090bc <UG_PutString>

	UG_SetForecolor(C_YELLOW);
 80088d6:	f64f 70e0 	movw	r0, #65504	; 0xffe0
 80088da:	f000 fc79 	bl	80091d0 <UG_SetForecolor>
	UG_PutString(pozicija_x+30,pozicija_y,"o");
 80088de:	88bb      	ldrh	r3, [r7, #4]
 80088e0:	331e      	adds	r3, #30
 80088e2:	88f9      	ldrh	r1, [r7, #6]
 80088e4:	4a15      	ldr	r2, [pc, #84]	; (800893c <LCD_uGUI_demo_Misko3+0xd4>)
 80088e6:	4618      	mov	r0, r3
 80088e8:	f000 fbe8 	bl	80090bc <UG_PutString>

	UG_SetForecolor(C_RED);
 80088ec:	f44f 4078 	mov.w	r0, #63488	; 0xf800
 80088f0:	f000 fc6e 	bl	80091d0 <UG_SetForecolor>
	UG_PutString(pozicija_x+70,pozicija_y,"3");
 80088f4:	88bb      	ldrh	r3, [r7, #4]
 80088f6:	3346      	adds	r3, #70	; 0x46
 80088f8:	88f9      	ldrh	r1, [r7, #6]
 80088fa:	4a11      	ldr	r2, [pc, #68]	; (8008940 <LCD_uGUI_demo_Misko3+0xd8>)
 80088fc:	4618      	mov	r0, r3
 80088fe:	f000 fbdd 	bl	80090bc <UG_PutString>

	UG_SetForecolor(C_WHITE);
 8008902:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8008906:	f000 fc63 	bl	80091d0 <UG_SetForecolor>
	UG_FontSelect(&FONT_16X26);
 800890a:	480e      	ldr	r0, [pc, #56]	; (8008944 <LCD_uGUI_demo_Misko3+0xdc>)
 800890c:	f000 fb50 	bl	8008fb0 <UG_FontSelect>
	UG_PutString(10, pozicija_y+50,"To mi deli, Borut!");
 8008910:	88fb      	ldrh	r3, [r7, #6]
 8008912:	3332      	adds	r3, #50	; 0x32
 8008914:	4a0c      	ldr	r2, [pc, #48]	; (8008948 <LCD_uGUI_demo_Misko3+0xe0>)
 8008916:	4619      	mov	r1, r3
 8008918:	200a      	movs	r0, #10
 800891a:	f000 fbcf 	bl	80090bc <UG_PutString>

}
 800891e:	bf00      	nop
 8008920:	3708      	adds	r7, #8
 8008922:	46bd      	mov	sp, r7
 8008924:	bd80      	pop	{r7, pc}
 8008926:	bf00      	nop
 8008928:	0807f108 	.word	0x0807f108
 800892c:	0800aca4 	.word	0x0800aca4
 8008930:	0800aca8 	.word	0x0800aca8
 8008934:	0800acac 	.word	0x0800acac
 8008938:	0800acb0 	.word	0x0800acb0
 800893c:	0800acb4 	.word	0x0800acb4
 8008940:	0800acb8 	.word	0x0800acb8
 8008944:	0807f0ec 	.word	0x0807f0ec
 8008948:	0800acbc 	.word	0x0800acbc

0800894c <LL_TIM_EnableCounter>:
{
 800894c:	b480      	push	{r7}
 800894e:	b083      	sub	sp, #12
 8008950:	af00      	add	r7, sp, #0
 8008952:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->CR1, TIM_CR1_CEN);
 8008954:	687b      	ldr	r3, [r7, #4]
 8008956:	681b      	ldr	r3, [r3, #0]
 8008958:	f043 0201 	orr.w	r2, r3, #1
 800895c:	687b      	ldr	r3, [r7, #4]
 800895e:	601a      	str	r2, [r3, #0]
}
 8008960:	bf00      	nop
 8008962:	370c      	adds	r7, #12
 8008964:	46bd      	mov	sp, r7
 8008966:	f85d 7b04 	ldr.w	r7, [sp], #4
 800896a:	4770      	bx	lr

0800896c <LL_TIM_CC_EnableChannel>:
{
 800896c:	b480      	push	{r7}
 800896e:	b083      	sub	sp, #12
 8008970:	af00      	add	r7, sp, #0
 8008972:	6078      	str	r0, [r7, #4]
 8008974:	6039      	str	r1, [r7, #0]
  SET_BIT(TIMx->CCER, Channels);
 8008976:	687b      	ldr	r3, [r7, #4]
 8008978:	6a1a      	ldr	r2, [r3, #32]
 800897a:	683b      	ldr	r3, [r7, #0]
 800897c:	431a      	orrs	r2, r3
 800897e:	687b      	ldr	r3, [r7, #4]
 8008980:	621a      	str	r2, [r3, #32]
}
 8008982:	bf00      	nop
 8008984:	370c      	adds	r7, #12
 8008986:	46bd      	mov	sp, r7
 8008988:	f85d 7b04 	ldr.w	r7, [sp], #4
 800898c:	4770      	bx	lr

0800898e <LL_TIM_OC_SetCompareCH1>:
{
 800898e:	b480      	push	{r7}
 8008990:	b083      	sub	sp, #12
 8008992:	af00      	add	r7, sp, #0
 8008994:	6078      	str	r0, [r7, #4]
 8008996:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR1, CompareValue);
 8008998:	687b      	ldr	r3, [r7, #4]
 800899a:	683a      	ldr	r2, [r7, #0]
 800899c:	635a      	str	r2, [r3, #52]	; 0x34
}
 800899e:	bf00      	nop
 80089a0:	370c      	adds	r7, #12
 80089a2:	46bd      	mov	sp, r7
 80089a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089a8:	4770      	bx	lr

080089aa <LL_TIM_OC_GetCompareCH1>:
{
 80089aa:	b480      	push	{r7}
 80089ac:	b083      	sub	sp, #12
 80089ae:	af00      	add	r7, sp, #0
 80089b0:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_REG(TIMx->CCR1));
 80089b2:	687b      	ldr	r3, [r7, #4]
 80089b4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
}
 80089b6:	4618      	mov	r0, r3
 80089b8:	370c      	adds	r7, #12
 80089ba:	46bd      	mov	sp, r7
 80089bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089c0:	4770      	bx	lr
	...

080089c4 <LCD_BKLT_init>:

// Funkcija LCD_BKLT_init() poskrbi za inicializacijo "handle" strukture za upravljanje LCD osvetlitve,
// za omogočitev delovanja časovnika, omogočitev delovanja kanala časovnika ter za določitev začetne
// vrednosti jakosti osvetlitve LCD zaslona ob inicializaciji sistema.
void LCD_BKLT_init(void)
{
 80089c4:	b580      	push	{r7, lr}
 80089c6:	af00      	add	r7, sp, #0
		// --- Specifikacija časovnika ter kanala časovnika ---
		//
		// Ti dva parametra strukture določimo s pred-definiranima makrojema iz LL knjižnice,
		// podobno kot smo to storili v prejšnjih vajah.
		// Pozor: kanala ne podamo s številko, temveč z masko.
		LCD_backlight.timer = TIM4 ;
 80089c8:	4b0f      	ldr	r3, [pc, #60]	; (8008a08 <LCD_BKLT_init+0x44>)
 80089ca:	4a10      	ldr	r2, [pc, #64]	; (8008a0c <LCD_BKLT_init+0x48>)
 80089cc:	601a      	str	r2, [r3, #0]
		LCD_backlight.timer_channel = LL_TIM_CHANNEL_CH1 ;		// namig: poglejte komentar pri implementaciji funkcije LL_TIM_CC_EnableChannel()
 80089ce:	4b0e      	ldr	r3, [pc, #56]	; (8008a08 <LCD_BKLT_init+0x44>)
 80089d0:	2201      	movs	r2, #1
 80089d2:	605a      	str	r2, [r3, #4]

		// --- Specifikacija LL funkcij za delo s kanalom časovnika ---
		//
		// Kazalca na funkciji inicializiramo s pomočjo imen LL funkcij za nastavitev in
		// branje vrednosti za primerjavo (angl. compare value).
		LCD_backlight.SetCompare = LL_TIM_OC_SetCompareCH1;
 80089d4:	4b0c      	ldr	r3, [pc, #48]	; (8008a08 <LCD_BKLT_init+0x44>)
 80089d6:	4a0e      	ldr	r2, [pc, #56]	; (8008a10 <LCD_BKLT_init+0x4c>)
 80089d8:	609a      	str	r2, [r3, #8]
		LCD_backlight.GetCompare = LL_TIM_OC_GetCompareCH1;
 80089da:	4b0b      	ldr	r3, [pc, #44]	; (8008a08 <LCD_BKLT_init+0x44>)
 80089dc:	4a0d      	ldr	r2, [pc, #52]	; (8008a14 <LCD_BKLT_init+0x50>)
 80089de:	60da      	str	r2, [r3, #12]


		// --- Specifikacija privzete vrednosti za osvetlitev zaslona ---
		//
		LCD_backlight.default_brightness = 100;		// podano v procentih
 80089e0:	4b09      	ldr	r3, [pc, #36]	; (8008a08 <LCD_BKLT_init+0x44>)
 80089e2:	2264      	movs	r2, #100	; 0x64
 80089e4:	741a      	strb	r2, [r3, #16]
	// 2. Omogočitev delovanja časovnika, da prične s štetjem.

		// Uporabimo ustrezno LL funkcijo.

			// DOPOLNI done
		LL_TIM_EnableCounter (LCD_backlight.timer);
 80089e6:	4b08      	ldr	r3, [pc, #32]	; (8008a08 <LCD_BKLT_init+0x44>)
 80089e8:	681b      	ldr	r3, [r3, #0]
 80089ea:	4618      	mov	r0, r3
 80089ec:	f7ff ffae 	bl	800894c <LL_TIM_EnableCounter>
	// 3. Vklop osvetlitve LCD zaslona s privzeto jakostjo osvetlitve.

		// Tu si lahko pomagamo kar z ustrezno LCD_BKLT_ za vklop osvetlitve.

			// DOPOLNI done
		LCD_BKLT_on();
 80089f0:	f000 f812 	bl	8008a18 <LCD_BKLT_on>
		// Ta kanal časovnika bo poskrbel za generacijo PWM signala na pinu mikrokrmilnika
		// po principu primerjanja vrednosti (angl. output compare functionality).
		// Uporabite ustrezno LL funkcijo.

			// DOPOLNI ???????????
		LL_TIM_CC_EnableChannel (LCD_backlight.timer, LCD_backlight.timer_channel);
 80089f4:	4b04      	ldr	r3, [pc, #16]	; (8008a08 <LCD_BKLT_init+0x44>)
 80089f6:	681b      	ldr	r3, [r3, #0]
 80089f8:	4a03      	ldr	r2, [pc, #12]	; (8008a08 <LCD_BKLT_init+0x44>)
 80089fa:	6852      	ldr	r2, [r2, #4]
 80089fc:	4611      	mov	r1, r2
 80089fe:	4618      	mov	r0, r3
 8008a00:	f7ff ffb4 	bl	800896c <LL_TIM_CC_EnableChannel>

}
 8008a04:	bf00      	nop
 8008a06:	bd80      	pop	{r7, pc}
 8008a08:	20000ba4 	.word	0x20000ba4
 8008a0c:	40000800 	.word	0x40000800
 8008a10:	0800898f 	.word	0x0800898f
 8008a14:	080089ab 	.word	0x080089ab

08008a18 <LCD_BKLT_on>:


// Funkcija LCD_BKLT_on() prižge osvetlitev LED zaslona in nastavi jakost
// osvetlitve na specificirano privzeto vrednost ("default value").
void LCD_BKLT_on(void)
{
 8008a18:	b580      	push	{r7, lr}
 8008a1a:	af00      	add	r7, sp, #0
	// DOPOLNI	done

	LCD_backlight.SetCompare( LCD_backlight.timer,  LCD_backlight.default_brightness );
 8008a1c:	4b04      	ldr	r3, [pc, #16]	; (8008a30 <LCD_BKLT_on+0x18>)
 8008a1e:	689b      	ldr	r3, [r3, #8]
 8008a20:	4a03      	ldr	r2, [pc, #12]	; (8008a30 <LCD_BKLT_on+0x18>)
 8008a22:	6812      	ldr	r2, [r2, #0]
 8008a24:	4902      	ldr	r1, [pc, #8]	; (8008a30 <LCD_BKLT_on+0x18>)
 8008a26:	7c09      	ldrb	r1, [r1, #16]
 8008a28:	4610      	mov	r0, r2
 8008a2a:	4798      	blx	r3
}
 8008a2c:	bf00      	nop
 8008a2e:	bd80      	pop	{r7, pc}
 8008a30:	20000ba4 	.word	0x20000ba4

08008a34 <FMC_BANK1_SetAddress>:
 * @brief Nastavi spominski naslov enote FSMC
 * @param address želen naslov
 * @internal
 */
static inline void FMC_BANK1_SetAddress (LCD_IO_Data_t address)
{
 8008a34:	b480      	push	{r7}
 8008a36:	b083      	sub	sp, #12
 8008a38:	af00      	add	r7, sp, #0
 8008a3a:	4603      	mov	r3, r0
 8008a3c:	80fb      	strh	r3, [r7, #6]
	*(LCD_IO_Data_t *)(FMC_BANK1_REG) = address;
 8008a3e:	f04f 42c0 	mov.w	r2, #1610612736	; 0x60000000
 8008a42:	88fb      	ldrh	r3, [r7, #6]
 8008a44:	8013      	strh	r3, [r2, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 8008a46:	f3bf 8f4f 	dsb	sy
}
 8008a4a:	bf00      	nop

	// Počakaj na sinhronizacijo pomnilnika
	__DSB();
}
 8008a4c:	bf00      	nop
 8008a4e:	370c      	adds	r7, #12
 8008a50:	46bd      	mov	sp, r7
 8008a52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a56:	4770      	bx	lr

08008a58 <FMC_BANK1_WriteData>:
 * @brief Piši v register enote FSMC
 * @param data želen podatek
 * @internal
 */
static inline void FMC_BANK1_WriteData(LCD_IO_Data_t data)
{
 8008a58:	b480      	push	{r7}
 8008a5a:	b083      	sub	sp, #12
 8008a5c:	af00      	add	r7, sp, #0
 8008a5e:	4603      	mov	r3, r0
 8008a60:	80fb      	strh	r3, [r7, #6]
	*(LCD_IO_Data_t *)(FMC_BANK1_MEM) = data;
 8008a62:	4a06      	ldr	r2, [pc, #24]	; (8008a7c <FMC_BANK1_WriteData+0x24>)
 8008a64:	88fb      	ldrh	r3, [r7, #6]
 8008a66:	8013      	strh	r3, [r2, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 8008a68:	f3bf 8f4f 	dsb	sy
}
 8008a6c:	bf00      	nop

	// Počakaj na sinhronizacijo pomnilnika
	__DSB();
}
 8008a6e:	bf00      	nop
 8008a70:	370c      	adds	r7, #12
 8008a72:	46bd      	mov	sp, r7
 8008a74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a78:	4770      	bx	lr
 8008a7a:	bf00      	nop
 8008a7c:	60010000 	.word	0x60010000

08008a80 <ILI9341_SetAddress>:
/*!
 * @brief Podaj spominski naslov LCD krmilniku
 * @param *address *naslov* spremenljivke, v kateri je zapisan ukaz (register)
 */
void ILI9341_SetAddress(LCD_IO_Data_t *address)
{
 8008a80:	b580      	push	{r7, lr}
 8008a82:	b082      	sub	sp, #8
 8008a84:	af00      	add	r7, sp, #0
 8008a86:	6078      	str	r0, [r7, #4]
	// Ukazni register je le eden, zato podajanje dolžine podatka ni potrebno
	FMC_BANK1_SetAddress(*address);
 8008a88:	687b      	ldr	r3, [r7, #4]
 8008a8a:	881b      	ldrh	r3, [r3, #0]
 8008a8c:	4618      	mov	r0, r3
 8008a8e:	f7ff ffd1 	bl	8008a34 <FMC_BANK1_SetAddress>
}
 8008a92:	bf00      	nop
 8008a94:	3708      	adds	r7, #8
 8008a96:	46bd      	mov	sp, r7
 8008a98:	bd80      	pop	{r7, pc}

08008a9a <ILI9341_SendData>:
 * @brief Piši tabelo v grafični pomnilnik (GRAM) LCD krmilnika
 * @param *data  *naslov* tabele, v kateri so zapisani podatki
 * @param length dolžina tabele podatkov
 */
void ILI9341_SendData(LCD_IO_Data_t *data, uint32_t length)
{
 8008a9a:	b580      	push	{r7, lr}
 8008a9c:	b084      	sub	sp, #16
 8008a9e:	af00      	add	r7, sp, #0
 8008aa0:	6078      	str	r0, [r7, #4]
 8008aa2:	6039      	str	r1, [r7, #0]
	uint8_t increment = LCD_IO_DATA_WRITE_CYCLES;
 8008aa4:	2301      	movs	r3, #1
 8008aa6:	72fb      	strb	r3, [r7, #11]

	for (uint32_t i = 0; i < (length/increment); i += increment)
 8008aa8:	2300      	movs	r3, #0
 8008aaa:	60fb      	str	r3, [r7, #12]
 8008aac:	e00b      	b.n	8008ac6 <ILI9341_SendData+0x2c>
		FMC_BANK1_WriteData(data[i]);
 8008aae:	68fb      	ldr	r3, [r7, #12]
 8008ab0:	005b      	lsls	r3, r3, #1
 8008ab2:	687a      	ldr	r2, [r7, #4]
 8008ab4:	4413      	add	r3, r2
 8008ab6:	881b      	ldrh	r3, [r3, #0]
 8008ab8:	4618      	mov	r0, r3
 8008aba:	f7ff ffcd 	bl	8008a58 <FMC_BANK1_WriteData>
	for (uint32_t i = 0; i < (length/increment); i += increment)
 8008abe:	7afb      	ldrb	r3, [r7, #11]
 8008ac0:	68fa      	ldr	r2, [r7, #12]
 8008ac2:	4413      	add	r3, r2
 8008ac4:	60fb      	str	r3, [r7, #12]
 8008ac6:	7afb      	ldrb	r3, [r7, #11]
 8008ac8:	683a      	ldr	r2, [r7, #0]
 8008aca:	fbb2 f3f3 	udiv	r3, r2, r3
 8008ace:	68fa      	ldr	r2, [r7, #12]
 8008ad0:	429a      	cmp	r2, r3
 8008ad2:	d3ec      	bcc.n	8008aae <ILI9341_SendData+0x14>
}
 8008ad4:	bf00      	nop
 8008ad6:	bf00      	nop
 8008ad8:	3710      	adds	r7, #16
 8008ada:	46bd      	mov	sp, r7
 8008adc:	bd80      	pop	{r7, pc}

08008ade <ILI9341_SendRepeatedData>:
 * @brief Večkrat zapiši isti podatek v grafični pomnilnik (GRAM) LCD krmilnika
 * @param data spremenljivka s podatkom
 * @param num_copies število kopij, ki se pošljejo
 */
void ILI9341_SendRepeatedData(LCD_IO_Data_t data, uint32_t num_copies)
{
 8008ade:	b580      	push	{r7, lr}
 8008ae0:	b084      	sub	sp, #16
 8008ae2:	af00      	add	r7, sp, #0
 8008ae4:	4603      	mov	r3, r0
 8008ae6:	6039      	str	r1, [r7, #0]
 8008ae8:	80fb      	strh	r3, [r7, #6]
	uint8_t increment = LCD_IO_DATA_WRITE_CYCLES;
 8008aea:	2301      	movs	r3, #1
 8008aec:	72fb      	strb	r3, [r7, #11]

	for (uint32_t i = 0; i < (num_copies/increment); i += increment)
 8008aee:	2300      	movs	r3, #0
 8008af0:	60fb      	str	r3, [r7, #12]
 8008af2:	e007      	b.n	8008b04 <ILI9341_SendRepeatedData+0x26>
		FMC_BANK1_WriteData(data);
 8008af4:	88fb      	ldrh	r3, [r7, #6]
 8008af6:	4618      	mov	r0, r3
 8008af8:	f7ff ffae 	bl	8008a58 <FMC_BANK1_WriteData>
	for (uint32_t i = 0; i < (num_copies/increment); i += increment)
 8008afc:	7afb      	ldrb	r3, [r7, #11]
 8008afe:	68fa      	ldr	r2, [r7, #12]
 8008b00:	4413      	add	r3, r2
 8008b02:	60fb      	str	r3, [r7, #12]
 8008b04:	7afb      	ldrb	r3, [r7, #11]
 8008b06:	683a      	ldr	r2, [r7, #0]
 8008b08:	fbb2 f3f3 	udiv	r3, r2, r3
 8008b0c:	68fa      	ldr	r2, [r7, #12]
 8008b0e:	429a      	cmp	r2, r3
 8008b10:	d3f0      	bcc.n	8008af4 <ILI9341_SendRepeatedData+0x16>
}
 8008b12:	bf00      	nop
 8008b14:	bf00      	nop
 8008b16:	3710      	adds	r7, #16
 8008b18:	46bd      	mov	sp, r7
 8008b1a:	bd80      	pop	{r7, pc}

08008b1c <ILI9341_SetOrientation>:
/*!
  * @brief  Nastavi orientacijo zaslona.
  * @param  orientation zasuk zaslona, podan v obliki ILI9341_MISKO_ROTATE_{0,90,180,270}
  */
void ILI9341_SetOrientation(uint32_t orientation)
{
 8008b1c:	b580      	push	{r7, lr}
 8008b1e:	b084      	sub	sp, #16
 8008b20:	af00      	add	r7, sp, #0
 8008b22:	6078      	str	r0, [r7, #4]
	ILI9341_Data_t command   = ILI9341_MAC; /* Memory Access Control */
 8008b24:	2336      	movs	r3, #54	; 0x36
 8008b26:	81fb      	strh	r3, [r7, #14]
	ILI9341_Data_t parameter = (ILI9341_Data_t)orientations[orientation];
 8008b28:	4a16      	ldr	r2, [pc, #88]	; (8008b84 <ILI9341_SetOrientation+0x68>)
 8008b2a:	687b      	ldr	r3, [r7, #4]
 8008b2c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008b30:	b29b      	uxth	r3, r3
 8008b32:	81bb      	strh	r3, [r7, #12]

	ILI9341_SetAddress(&command);
 8008b34:	f107 030e 	add.w	r3, r7, #14
 8008b38:	4618      	mov	r0, r3
 8008b3a:	f7ff ffa1 	bl	8008a80 <ILI9341_SetAddress>
	ILI9341_SendData(&parameter, 1);
 8008b3e:	f107 030c 	add.w	r3, r7, #12
 8008b42:	2101      	movs	r1, #1
 8008b44:	4618      	mov	r0, r3
 8008b46:	f7ff ffa8 	bl	8008a9a <ILI9341_SendData>

	switch (orientation) {
 8008b4a:	687b      	ldr	r3, [r7, #4]
 8008b4c:	2b00      	cmp	r3, #0
 8008b4e:	d002      	beq.n	8008b56 <ILI9341_SetOrientation+0x3a>
 8008b50:	687b      	ldr	r3, [r7, #4]
 8008b52:	2b03      	cmp	r3, #3
 8008b54:	d107      	bne.n	8008b66 <ILI9341_SetOrientation+0x4a>
	case ILI9341_MISKO_ROTATE_0:
	case ILI9341_MISKO_ROTATE_270:
		LCD.width  = ILI9341_HEIGHT;
 8008b56:	4b0c      	ldr	r3, [pc, #48]	; (8008b88 <ILI9341_SetOrientation+0x6c>)
 8008b58:	f44f 72a0 	mov.w	r2, #320	; 0x140
 8008b5c:	601a      	str	r2, [r3, #0]
		LCD.height = ILI9341_WIDTH;
 8008b5e:	4b0a      	ldr	r3, [pc, #40]	; (8008b88 <ILI9341_SetOrientation+0x6c>)
 8008b60:	22f0      	movs	r2, #240	; 0xf0
 8008b62:	605a      	str	r2, [r3, #4]
		break;
 8008b64:	e007      	b.n	8008b76 <ILI9341_SetOrientation+0x5a>
	default:
	case ILI9341_MISKO_ROTATE_90:
	case ILI9341_MISKO_ROTATE_180:
		LCD.width  = ILI9341_WIDTH;
 8008b66:	4b08      	ldr	r3, [pc, #32]	; (8008b88 <ILI9341_SetOrientation+0x6c>)
 8008b68:	22f0      	movs	r2, #240	; 0xf0
 8008b6a:	601a      	str	r2, [r3, #0]
		LCD.height = ILI9341_HEIGHT;
 8008b6c:	4b06      	ldr	r3, [pc, #24]	; (8008b88 <ILI9341_SetOrientation+0x6c>)
 8008b6e:	f44f 72a0 	mov.w	r2, #320	; 0x140
 8008b72:	605a      	str	r2, [r3, #4]
		break;
 8008b74:	bf00      	nop
	}
	LCD.orientation = orientation;
 8008b76:	4a04      	ldr	r2, [pc, #16]	; (8008b88 <ILI9341_SetOrientation+0x6c>)
 8008b78:	687b      	ldr	r3, [r7, #4]
 8008b7a:	6093      	str	r3, [r2, #8]
}
 8008b7c:	bf00      	nop
 8008b7e:	3710      	adds	r7, #16
 8008b80:	46bd      	mov	sp, r7
 8008b82:	bd80      	pop	{r7, pc}
 8008b84:	2000001c 	.word	0x2000001c
 8008b88:	20000bb8 	.word	0x20000bb8

08008b8c <ILI9341_SetDisplayWindow>:
  * @param  Ypos   y koordinata izhodišča
  * @param  Height višina okna
  * @param  Width  širina okna
  */
void ILI9341_SetDisplayWindow(uint32_t Xpos, uint32_t Ypos, uint32_t Width, uint32_t Height)
{
 8008b8c:	b580      	push	{r7, lr}
 8008b8e:	b088      	sub	sp, #32
 8008b90:	af00      	add	r7, sp, #0
 8008b92:	60f8      	str	r0, [r7, #12]
 8008b94:	60b9      	str	r1, [r7, #8]
 8008b96:	607a      	str	r2, [r7, #4]
 8008b98:	603b      	str	r3, [r7, #0]
	ILI9341_Data_t command;
	ILI9341_Data_t parameter[4];

	/* Column addr set, 4 args, no delay: XSTART = Xpos, XEND = (Xpos + Width - 1) */
	command = ILI9341_CASET;
 8008b9a:	232a      	movs	r3, #42	; 0x2a
 8008b9c:	83fb      	strh	r3, [r7, #30]
	parameter[0] = (ILI9341_Data_t)(Xpos >> 8U);
 8008b9e:	68fb      	ldr	r3, [r7, #12]
 8008ba0:	0a1b      	lsrs	r3, r3, #8
 8008ba2:	b29b      	uxth	r3, r3
 8008ba4:	82bb      	strh	r3, [r7, #20]
	parameter[1] = (ILI9341_Data_t)(Xpos & 0xFFU);
 8008ba6:	68fb      	ldr	r3, [r7, #12]
 8008ba8:	b29b      	uxth	r3, r3
 8008baa:	b2db      	uxtb	r3, r3
 8008bac:	b29b      	uxth	r3, r3
 8008bae:	82fb      	strh	r3, [r7, #22]
	parameter[2] = (ILI9341_Data_t)((Xpos + Width - 1U) >> 8U);
 8008bb0:	68fa      	ldr	r2, [r7, #12]
 8008bb2:	687b      	ldr	r3, [r7, #4]
 8008bb4:	4413      	add	r3, r2
 8008bb6:	3b01      	subs	r3, #1
 8008bb8:	0a1b      	lsrs	r3, r3, #8
 8008bba:	b29b      	uxth	r3, r3
 8008bbc:	833b      	strh	r3, [r7, #24]
	parameter[3] = (ILI9341_Data_t)((Xpos + Width - 1U) & 0xFFU);
 8008bbe:	68fb      	ldr	r3, [r7, #12]
 8008bc0:	b29a      	uxth	r2, r3
 8008bc2:	687b      	ldr	r3, [r7, #4]
 8008bc4:	b29b      	uxth	r3, r3
 8008bc6:	4413      	add	r3, r2
 8008bc8:	b29b      	uxth	r3, r3
 8008bca:	3b01      	subs	r3, #1
 8008bcc:	b29b      	uxth	r3, r3
 8008bce:	b2db      	uxtb	r3, r3
 8008bd0:	b29b      	uxth	r3, r3
 8008bd2:	837b      	strh	r3, [r7, #26]
	ILI9341_SetAddress(&command);
 8008bd4:	f107 031e 	add.w	r3, r7, #30
 8008bd8:	4618      	mov	r0, r3
 8008bda:	f7ff ff51 	bl	8008a80 <ILI9341_SetAddress>
	ILI9341_SendData(parameter, 4);
 8008bde:	f107 0314 	add.w	r3, r7, #20
 8008be2:	2104      	movs	r1, #4
 8008be4:	4618      	mov	r0, r3
 8008be6:	f7ff ff58 	bl	8008a9a <ILI9341_SendData>

	/* Row addr set, 4 args, no delay: YSTART = Ypos, YEND = (Ypos + Height - 1) */
	command = ILI9341_RASET;
 8008bea:	232b      	movs	r3, #43	; 0x2b
 8008bec:	83fb      	strh	r3, [r7, #30]
	parameter [0] = (ILI9341_Data_t)(Ypos >> 8U);
 8008bee:	68bb      	ldr	r3, [r7, #8]
 8008bf0:	0a1b      	lsrs	r3, r3, #8
 8008bf2:	b29b      	uxth	r3, r3
 8008bf4:	82bb      	strh	r3, [r7, #20]
	parameter [1] = (ILI9341_Data_t)(Ypos & 0xFFU);
 8008bf6:	68bb      	ldr	r3, [r7, #8]
 8008bf8:	b29b      	uxth	r3, r3
 8008bfa:	b2db      	uxtb	r3, r3
 8008bfc:	b29b      	uxth	r3, r3
 8008bfe:	82fb      	strh	r3, [r7, #22]
	parameter [2] = (ILI9341_Data_t)((Ypos + Height - 1U) >> 8U);
 8008c00:	68ba      	ldr	r2, [r7, #8]
 8008c02:	683b      	ldr	r3, [r7, #0]
 8008c04:	4413      	add	r3, r2
 8008c06:	3b01      	subs	r3, #1
 8008c08:	0a1b      	lsrs	r3, r3, #8
 8008c0a:	b29b      	uxth	r3, r3
 8008c0c:	833b      	strh	r3, [r7, #24]
	parameter [3] = (ILI9341_Data_t)((Ypos + Height - 1U) & 0xFFU);
 8008c0e:	68bb      	ldr	r3, [r7, #8]
 8008c10:	b29a      	uxth	r2, r3
 8008c12:	683b      	ldr	r3, [r7, #0]
 8008c14:	b29b      	uxth	r3, r3
 8008c16:	4413      	add	r3, r2
 8008c18:	b29b      	uxth	r3, r3
 8008c1a:	3b01      	subs	r3, #1
 8008c1c:	b29b      	uxth	r3, r3
 8008c1e:	b2db      	uxtb	r3, r3
 8008c20:	b29b      	uxth	r3, r3
 8008c22:	837b      	strh	r3, [r7, #26]
	ILI9341_SetAddress(&command);
 8008c24:	f107 031e 	add.w	r3, r7, #30
 8008c28:	4618      	mov	r0, r3
 8008c2a:	f7ff ff29 	bl	8008a80 <ILI9341_SetAddress>
	ILI9341_SendData(parameter, 4);
 8008c2e:	f107 0314 	add.w	r3, r7, #20
 8008c32:	2104      	movs	r1, #4
 8008c34:	4618      	mov	r0, r3
 8008c36:	f7ff ff30 	bl	8008a9a <ILI9341_SendData>

	// Zapusti nastavitev okna v načinu za vpis barve v GRAM
	command = ILI9341_GRAM;
 8008c3a:	232c      	movs	r3, #44	; 0x2c
 8008c3c:	83fb      	strh	r3, [r7, #30]
	ILI9341_SetAddress(&command);
 8008c3e:	f107 031e 	add.w	r3, r7, #30
 8008c42:	4618      	mov	r0, r3
 8008c44:	f7ff ff1c 	bl	8008a80 <ILI9341_SetAddress>
}
 8008c48:	bf00      	nop
 8008c4a:	3720      	adds	r7, #32
 8008c4c:	46bd      	mov	sp, r7
 8008c4e:	bd80      	pop	{r7, pc}

08008c50 <ILI9341_Init>:
  * @param  color_space želen barvni prostor (ILI9341_COLORSPACE_RBG{565,666})
  * @param  orientation orientacija zaslona
  * @internal
  */
void ILI9341_Init(uint32_t color_space, uint32_t orientation)
{
 8008c50:	b580      	push	{r7, lr}
 8008c52:	b086      	sub	sp, #24
 8008c54:	af00      	add	r7, sp, #0
 8008c56:	6078      	str	r0, [r7, #4]
 8008c58:	6039      	str	r1, [r7, #0]
	ILI9341_Data_t command;
	ILI9341_Data_t parameter[5];

	ILI9341_SetOrientation(orientation);
 8008c5a:	6838      	ldr	r0, [r7, #0]
 8008c5c:	f7ff ff5e 	bl	8008b1c <ILI9341_SetOrientation>
	ILI9341_SetDisplayWindow(0U, 0U, LCD.width, LCD.height);
 8008c60:	4b35      	ldr	r3, [pc, #212]	; (8008d38 <ILI9341_Init+0xe8>)
 8008c62:	681a      	ldr	r2, [r3, #0]
 8008c64:	4b34      	ldr	r3, [pc, #208]	; (8008d38 <ILI9341_Init+0xe8>)
 8008c66:	685b      	ldr	r3, [r3, #4]
 8008c68:	2100      	movs	r1, #0
 8008c6a:	2000      	movs	r0, #0
 8008c6c:	f7ff ff8e 	bl	8008b8c <ILI9341_SetDisplayWindow>

	// Sleep out
	command = ILI9341_SLEEP_OUT;
 8008c70:	2311      	movs	r3, #17
 8008c72:	82fb      	strh	r3, [r7, #22]
	ILI9341_SetAddress(&command);
 8008c74:	f107 0316 	add.w	r3, r7, #22
 8008c78:	4618      	mov	r0, r3
 8008c7a:	f7ff ff01 	bl	8008a80 <ILI9341_SetAddress>
	HAL_Delay(200);
 8008c7e:	20c8      	movs	r0, #200	; 0xc8
 8008c80:	f7fa f84e 	bl	8002d20 <HAL_Delay>

	// Display Normal mode
	command = ILI9341_NORMAL_MODE_ON;
 8008c84:	2313      	movs	r3, #19
 8008c86:	82fb      	strh	r3, [r7, #22]
	ILI9341_SetAddress(&command);
 8008c88:	f107 0316 	add.w	r3, r7, #22
 8008c8c:	4618      	mov	r0, r3
 8008c8e:	f7ff fef7 	bl	8008a80 <ILI9341_SetAddress>
	HAL_Delay(100);
 8008c92:	2064      	movs	r0, #100	; 0x64
 8008c94:	f7fa f844 	bl	8002d20 <HAL_Delay>

	// Pixel Format
	command = ILI9341_PIXEL_FORMAT;
 8008c98:	233a      	movs	r3, #58	; 0x3a
 8008c9a:	82fb      	strh	r3, [r7, #22]
	parameter[0] = color_space;
 8008c9c:	687b      	ldr	r3, [r7, #4]
 8008c9e:	b29b      	uxth	r3, r3
 8008ca0:	81bb      	strh	r3, [r7, #12]
	ILI9341_SetAddress(&command);
 8008ca2:	f107 0316 	add.w	r3, r7, #22
 8008ca6:	4618      	mov	r0, r3
 8008ca8:	f7ff feea 	bl	8008a80 <ILI9341_SetAddress>
	ILI9341_SendData(parameter, 1);
 8008cac:	f107 030c 	add.w	r3, r7, #12
 8008cb0:	2101      	movs	r1, #1
 8008cb2:	4618      	mov	r0, r3
 8008cb4:	f7ff fef1 	bl	8008a9a <ILI9341_SendData>
	HAL_Delay(100);
 8008cb8:	2064      	movs	r0, #100	; 0x64
 8008cba:	f7fa f831 	bl	8002d20 <HAL_Delay>

	// Update Interface control
	command = ILI9341_INTERFACE;
 8008cbe:	23f6      	movs	r3, #246	; 0xf6
 8008cc0:	82fb      	strh	r3, [r7, #22]
	parameter[0] = 0x49;
 8008cc2:	2349      	movs	r3, #73	; 0x49
 8008cc4:	81bb      	strh	r3, [r7, #12]
	parameter[1] = 0;
 8008cc6:	2300      	movs	r3, #0
 8008cc8:	81fb      	strh	r3, [r7, #14]
	parameter[2] = 0x20;
 8008cca:	2320      	movs	r3, #32
 8008ccc:	823b      	strh	r3, [r7, #16]
	ILI9341_SetAddress(&command);
 8008cce:	f107 0316 	add.w	r3, r7, #22
 8008cd2:	4618      	mov	r0, r3
 8008cd4:	f7ff fed4 	bl	8008a80 <ILI9341_SetAddress>
	ILI9341_SendData(parameter, 3);
 8008cd8:	f107 030c 	add.w	r3, r7, #12
 8008cdc:	2103      	movs	r1, #3
 8008cde:	4618      	mov	r0, r3
 8008ce0:	f7ff fedb 	bl	8008a9a <ILI9341_SendData>

	// Enable TE
	command = ILI9341_TEON;
 8008ce4:	2335      	movs	r3, #53	; 0x35
 8008ce6:	82fb      	strh	r3, [r7, #22]
	parameter[0] = 1; /* VSYNC + HSYNC */
 8008ce8:	2301      	movs	r3, #1
 8008cea:	81bb      	strh	r3, [r7, #12]
	ILI9341_SetAddress(&command);
 8008cec:	f107 0316 	add.w	r3, r7, #22
 8008cf0:	4618      	mov	r0, r3
 8008cf2:	f7ff fec5 	bl	8008a80 <ILI9341_SetAddress>
	ILI9341_SendData(parameter, 1);
 8008cf6:	f107 030c 	add.w	r3, r7, #12
 8008cfa:	2101      	movs	r1, #1
 8008cfc:	4618      	mov	r0, r3
 8008cfe:	f7ff fecc 	bl	8008a9a <ILI9341_SendData>
	HAL_Delay(100);
 8008d02:	2064      	movs	r0, #100	; 0x64
 8008d04:	f7fa f80c 	bl	8002d20 <HAL_Delay>

	// Enable TE scan line
	command = ILI9341_SET_TEAR_SCANLINE;
 8008d08:	2344      	movs	r3, #68	; 0x44
 8008d0a:	82fb      	strh	r3, [r7, #22]
	parameter[0] = 0;
 8008d0c:	2300      	movs	r3, #0
 8008d0e:	81bb      	strh	r3, [r7, #12]
	parameter[1] = 0;
 8008d10:	2300      	movs	r3, #0
 8008d12:	81fb      	strh	r3, [r7, #14]
	ILI9341_SetAddress(&command);
 8008d14:	f107 0316 	add.w	r3, r7, #22
 8008d18:	4618      	mov	r0, r3
 8008d1a:	f7ff feb1 	bl	8008a80 <ILI9341_SetAddress>
	ILI9341_SendData(parameter, 2);
 8008d1e:	f107 030c 	add.w	r3, r7, #12
 8008d22:	2102      	movs	r1, #2
 8008d24:	4618      	mov	r0, r3
 8008d26:	f7ff feb8 	bl	8008a9a <ILI9341_SendData>
	HAL_Delay(100);
 8008d2a:	2064      	movs	r0, #100	; 0x64
 8008d2c:	f7f9 fff8 	bl	8002d20 <HAL_Delay>
}
 8008d30:	bf00      	nop
 8008d32:	3718      	adds	r7, #24
 8008d34:	46bd      	mov	sp, r7
 8008d36:	bd80      	pop	{r7, pc}
 8008d38:	20000bb8 	.word	0x20000bb8

08008d3c <ILI9341_WaitTransfer>:

//! @brief Počakaj na prenos podatka FSMC->Ili9341. Možne dodelave.
void ILI9341_WaitTransfer()
{
 8008d3c:	b580      	push	{r7, lr}
 8008d3e:	af00      	add	r7, sp, #0
	// AddresSetupTime + 1 + DataSetupTime + 1. Glej `fmc.c'.
	// načeloma 6 + 1 + 5 + 1 ms (13 ms), vendar ni zadosti
	HAL_Delay(50);
 8008d40:	2032      	movs	r0, #50	; 0x32
 8008d42:	f7f9 ffed 	bl	8002d20 <HAL_Delay>
}
 8008d46:	bf00      	nop
 8008d48:	bd80      	pop	{r7, pc}

08008d4a <ILI9341_DisplayOn>:

//! @brief Strojno omogoči zaslon
void ILI9341_DisplayOn()
{
 8008d4a:	b580      	push	{r7, lr}
 8008d4c:	b082      	sub	sp, #8
 8008d4e:	af00      	add	r7, sp, #0
	ILI9341_Data_t command = ILI9341_DISPLAY_ON;
 8008d50:	2329      	movs	r3, #41	; 0x29
 8008d52:	80fb      	strh	r3, [r7, #6]
	ILI9341_SetAddress(&command);
 8008d54:	1dbb      	adds	r3, r7, #6
 8008d56:	4618      	mov	r0, r3
 8008d58:	f7ff fe92 	bl	8008a80 <ILI9341_SetAddress>
}
 8008d5c:	bf00      	nop
 8008d5e:	3708      	adds	r7, #8
 8008d60:	46bd      	mov	sp, r7
 8008d62:	bd80      	pop	{r7, pc}

08008d64 <ILI9341_GetParam>:
 *
 * Možne opcije: LCD_WIDTH, LCD_HEIGHT, LCD_AREA, LCD_ORIENTATION.
 * @warning Zaslon mora biti predhodno inicializiran s funkcijo `LCD_Init()'!
 */
uint32_t ILI9341_GetParam(LCD_Param_t param)
{
 8008d64:	b480      	push	{r7}
 8008d66:	b085      	sub	sp, #20
 8008d68:	af00      	add	r7, sp, #0
 8008d6a:	4603      	mov	r3, r0
 8008d6c:	71fb      	strb	r3, [r7, #7]
	uint32_t value = 0;
 8008d6e:	2300      	movs	r3, #0
 8008d70:	60fb      	str	r3, [r7, #12]

	switch (param) {
 8008d72:	79fb      	ldrb	r3, [r7, #7]
 8008d74:	2b03      	cmp	r3, #3
 8008d76:	d81b      	bhi.n	8008db0 <ILI9341_GetParam+0x4c>
 8008d78:	a201      	add	r2, pc, #4	; (adr r2, 8008d80 <ILI9341_GetParam+0x1c>)
 8008d7a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008d7e:	bf00      	nop
 8008d80:	08008d91 	.word	0x08008d91
 8008d84:	08008d99 	.word	0x08008d99
 8008d88:	08008da1 	.word	0x08008da1
 8008d8c:	08008da9 	.word	0x08008da9
	case LCD_WIDTH:
		value = LCD.width;
 8008d90:	4b0b      	ldr	r3, [pc, #44]	; (8008dc0 <ILI9341_GetParam+0x5c>)
 8008d92:	681b      	ldr	r3, [r3, #0]
 8008d94:	60fb      	str	r3, [r7, #12]
		break;
 8008d96:	e00c      	b.n	8008db2 <ILI9341_GetParam+0x4e>
	case LCD_HEIGHT:
		value = LCD.height;
 8008d98:	4b09      	ldr	r3, [pc, #36]	; (8008dc0 <ILI9341_GetParam+0x5c>)
 8008d9a:	685b      	ldr	r3, [r3, #4]
 8008d9c:	60fb      	str	r3, [r7, #12]
		break;
 8008d9e:	e008      	b.n	8008db2 <ILI9341_GetParam+0x4e>
	case LCD_AREA:
		value = ILI9341_AREA;
 8008da0:	f44f 3396 	mov.w	r3, #76800	; 0x12c00
 8008da4:	60fb      	str	r3, [r7, #12]
		break;
 8008da6:	e004      	b.n	8008db2 <ILI9341_GetParam+0x4e>
	case LCD_ORIENTATION:
		value = LCD.orientation;
 8008da8:	4b05      	ldr	r3, [pc, #20]	; (8008dc0 <ILI9341_GetParam+0x5c>)
 8008daa:	689b      	ldr	r3, [r3, #8]
 8008dac:	60fb      	str	r3, [r7, #12]
		break;
 8008dae:	e000      	b.n	8008db2 <ILI9341_GetParam+0x4e>
	default:
		break;
 8008db0:	bf00      	nop
	}

	return value;
 8008db2:	68fb      	ldr	r3, [r7, #12]
}
 8008db4:	4618      	mov	r0, r3
 8008db6:	3714      	adds	r7, #20
 8008db8:	46bd      	mov	sp, r7
 8008dba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008dbe:	4770      	bx	lr
 8008dc0:	20000bb8 	.word	0x20000bb8

08008dc4 <LL_TIM_EnableCounter>:
{
 8008dc4:	b480      	push	{r7}
 8008dc6:	b083      	sub	sp, #12
 8008dc8:	af00      	add	r7, sp, #0
 8008dca:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->CR1, TIM_CR1_CEN);
 8008dcc:	687b      	ldr	r3, [r7, #4]
 8008dce:	681b      	ldr	r3, [r3, #0]
 8008dd0:	f043 0201 	orr.w	r2, r3, #1
 8008dd4:	687b      	ldr	r3, [r7, #4]
 8008dd6:	601a      	str	r2, [r3, #0]
}
 8008dd8:	bf00      	nop
 8008dda:	370c      	adds	r7, #12
 8008ddc:	46bd      	mov	sp, r7
 8008dde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008de2:	4770      	bx	lr

08008de4 <LL_TIM_EnableIT_UPDATE>:
{
 8008de4:	b480      	push	{r7}
 8008de6:	b083      	sub	sp, #12
 8008de8:	af00      	add	r7, sp, #0
 8008dea:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->DIER, TIM_DIER_UIE);
 8008dec:	687b      	ldr	r3, [r7, #4]
 8008dee:	68db      	ldr	r3, [r3, #12]
 8008df0:	f043 0201 	orr.w	r2, r3, #1
 8008df4:	687b      	ldr	r3, [r7, #4]
 8008df6:	60da      	str	r2, [r3, #12]
}
 8008df8:	bf00      	nop
 8008dfa:	370c      	adds	r7, #12
 8008dfc:	46bd      	mov	sp, r7
 8008dfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e02:	4770      	bx	lr

08008e04 <PSERV_init>:



//	Funkcije
void PSERV_init(void) //i
{
 8008e04:	b580      	push	{r7, lr}
 8008e06:	af00      	add	r7, sp, #0
	PService.Timer = TIM6;
 8008e08:	4b04      	ldr	r3, [pc, #16]	; (8008e1c <PSERV_init+0x18>)
 8008e0a:	4a05      	ldr	r2, [pc, #20]	; (8008e20 <PSERV_init+0x1c>)
 8008e0c:	601a      	str	r2, [r3, #0]
	LL_TIM_EnableCounter (PService.Timer);
 8008e0e:	4b03      	ldr	r3, [pc, #12]	; (8008e1c <PSERV_init+0x18>)
 8008e10:	681b      	ldr	r3, [r3, #0]
 8008e12:	4618      	mov	r0, r3
 8008e14:	f7ff ffd6 	bl	8008dc4 <LL_TIM_EnableCounter>
}
 8008e18:	bf00      	nop
 8008e1a:	bd80      	pop	{r7, pc}
 8008e1c:	20000bc4 	.word	0x20000bc4
 8008e20:	40001000 	.word	0x40001000

08008e24 <PSERV_enable>:



void PSERV_enable(void)  //ii
{
 8008e24:	b580      	push	{r7, lr}
 8008e26:	af00      	add	r7, sp, #0
	LL_TIM_EnableIT_UPDATE (PService.Timer);
 8008e28:	4b03      	ldr	r3, [pc, #12]	; (8008e38 <PSERV_enable+0x14>)
 8008e2a:	681b      	ldr	r3, [r3, #0]
 8008e2c:	4618      	mov	r0, r3
 8008e2e:	f7ff ffd9 	bl	8008de4 <LL_TIM_EnableIT_UPDATE>
}
 8008e32:	bf00      	nop
 8008e34:	bd80      	pop	{r7, pc}
 8008e36:	bf00      	nop
 8008e38:	20000bc4 	.word	0x20000bc4

08008e3c <PSERV_run_services_Callback>:
{
	LL_TIM_DisableIT_UPDATE (PService.Timer);
}

void PSERV_run_services_Callback(void) //iv
{
 8008e3c:	b580      	push	{r7, lr}
 8008e3e:	af00      	add	r7, sp, #0
	KBD_scan();
 8008e40:	f7ff fbf4 	bl	800862c <KBD_scan>
	//KBD_demo_toggle_LEDs_if_buttons_pressed();
	JOY_scan_button();
 8008e44:	f7ff fb5e 	bl	8008504 <JOY_scan_button>
}
 8008e48:	bf00      	nop
 8008e4a:	bd80      	pop	{r7, pc}

08008e4c <TIMUT_stopwatch_set_time_mark>:
// Funkcija TIMUT_stopwatch_set_time_mark() si zabeleži trenutno
// vrednost SysTick števca in tako na nek način postavi "časovni zaznamek"
// (angl. time mark), v katerem trenutku smo z uro štoparico pričeli
// meriti čas (tj. "štopati").
void TIMUT_stopwatch_set_time_mark(stopwatch_handle_t *stopwatch)
{
 8008e4c:	b580      	push	{r7, lr}
 8008e4e:	b082      	sub	sp, #8
 8008e50:	af00      	add	r7, sp, #0
 8008e52:	6078      	str	r0, [r7, #4]
	stopwatch->time_mark = HAL_GetTick() ;
 8008e54:	f7f9 ff58 	bl	8002d08 <HAL_GetTick>
 8008e58:	4602      	mov	r2, r0
 8008e5a:	687b      	ldr	r3, [r7, #4]
 8008e5c:	601a      	str	r2, [r3, #0]
} // a mamo kje init za štoparco
 8008e5e:	bf00      	nop
 8008e60:	3708      	adds	r7, #8
 8008e62:	46bd      	mov	sp, r7
 8008e64:	bd80      	pop	{r7, pc}

08008e66 <TIMUT_stopwatch_update>:


// Funkcija TIMUT_stopwatch_update() posodobi vrednost pretečenega
// časa od trenutka, kjer smo postavili časovni zaznamek ("time mark").
void TIMUT_stopwatch_update(stopwatch_handle_t *stopwatch)
{
 8008e66:	b580      	push	{r7, lr}
 8008e68:	b082      	sub	sp, #8
 8008e6a:	af00      	add	r7, sp, #0
 8008e6c:	6078      	str	r0, [r7, #4]
	stopwatch->elapsed_time = HAL_GetTick() - stopwatch->time_mark; // nevem če fix
 8008e6e:	f7f9 ff4b 	bl	8002d08 <HAL_GetTick>
 8008e72:	4602      	mov	r2, r0
 8008e74:	687b      	ldr	r3, [r7, #4]
 8008e76:	681b      	ldr	r3, [r3, #0]
 8008e78:	1ad2      	subs	r2, r2, r3
 8008e7a:	687b      	ldr	r3, [r7, #4]
 8008e7c:	605a      	str	r2, [r3, #4]
}
 8008e7e:	bf00      	nop
 8008e80:	3708      	adds	r7, #8
 8008e82:	46bd      	mov	sp, r7
 8008e84:	bd80      	pop	{r7, pc}

08008e86 <TIMUT_stopwatch_has_X_ms_passed>:
// Funkcija TIMUT_stopwatch_has_X_ms_passed() preveri, ali je od postavitve
// časovnega zaznamka že preteklo "x" milisekund, kjer pa je "x" vrednost
// vhodnega parametra funkcije. Funkcija vrne vrednost 1, če je že preteklo
// "x" milisekund, sicer pa vrne 0.
uint8_t TIMUT_stopwatch_has_X_ms_passed(stopwatch_handle_t *stopwatch, uint32_t x)
{
 8008e86:	b580      	push	{r7, lr}
 8008e88:	b082      	sub	sp, #8
 8008e8a:	af00      	add	r7, sp, #0
 8008e8c:	6078      	str	r0, [r7, #4]
 8008e8e:	6039      	str	r1, [r7, #0]
	// Najprej je potrebno posodobiti vrednost pretečenega časa.
	// Uporabite ustrezno TIMUT_ funkcijo zgoraj.

		// DOPOLNI
	TIMUT_stopwatch_update(stopwatch);
 8008e90:	6878      	ldr	r0, [r7, #4]
 8008e92:	f7ff ffe8 	bl	8008e66 <TIMUT_stopwatch_update>

	// Nato se pa preveri, če je pretečeni čas večji ali manjši od "x" milisekund.
	if ( stopwatch->elapsed_time >= x) //men je logično da je > ali =
 8008e96:	687b      	ldr	r3, [r7, #4]
 8008e98:	685b      	ldr	r3, [r3, #4]
 8008e9a:	683a      	ldr	r2, [r7, #0]
 8008e9c:	429a      	cmp	r2, r3
 8008e9e:	d801      	bhi.n	8008ea4 <TIMUT_stopwatch_has_X_ms_passed+0x1e>
	{
		return 1;	// pretečeni čas je večji od "x" milisekund
 8008ea0:	2301      	movs	r3, #1
 8008ea2:	e000      	b.n	8008ea6 <TIMUT_stopwatch_has_X_ms_passed+0x20>
	}
	else
	{
		return 0;	// pretečeni čas je manjši od "x" milisekund
 8008ea4:	2300      	movs	r3, #0
	}

}
 8008ea6:	4618      	mov	r0, r3
 8008ea8:	3708      	adds	r7, #8
 8008eaa:	46bd      	mov	sp, r7
 8008eac:	bd80      	pop	{r7, pc}
	...

08008eb0 <UG_Init>:
#endif



UG_S16 UG_Init( UG_GUI* g, void (*p)(UG_S16,UG_S16,UG_COLOR), UG_S16 x, UG_S16 y )
{
 8008eb0:	b480      	push	{r7}
 8008eb2:	b087      	sub	sp, #28
 8008eb4:	af00      	add	r7, sp, #0
 8008eb6:	60f8      	str	r0, [r7, #12]
 8008eb8:	60b9      	str	r1, [r7, #8]
 8008eba:	607a      	str	r2, [r7, #4]
 8008ebc:	603b      	str	r3, [r7, #0]
   UG_U8 i;

   g->pset = (void(*)(UG_S16,UG_S16,UG_COLOR))p;
 8008ebe:	68fb      	ldr	r3, [r7, #12]
 8008ec0:	68ba      	ldr	r2, [r7, #8]
 8008ec2:	601a      	str	r2, [r3, #0]
   g->x_dim = x;
 8008ec4:	68fb      	ldr	r3, [r7, #12]
 8008ec6:	687a      	ldr	r2, [r7, #4]
 8008ec8:	605a      	str	r2, [r3, #4]
   g->y_dim = y;
 8008eca:	68fb      	ldr	r3, [r7, #12]
 8008ecc:	683a      	ldr	r2, [r7, #0]
 8008ece:	609a      	str	r2, [r3, #8]
   g->console.x_start = 4;
 8008ed0:	68fb      	ldr	r3, [r7, #12]
 8008ed2:	2204      	movs	r2, #4
 8008ed4:	62da      	str	r2, [r3, #44]	; 0x2c
   g->console.y_start = 4;
 8008ed6:	68fb      	ldr	r3, [r7, #12]
 8008ed8:	2204      	movs	r2, #4
 8008eda:	631a      	str	r2, [r3, #48]	; 0x30
   g->console.x_end = g->x_dim - g->console.x_start-1;
 8008edc:	68fb      	ldr	r3, [r7, #12]
 8008ede:	685a      	ldr	r2, [r3, #4]
 8008ee0:	68fb      	ldr	r3, [r7, #12]
 8008ee2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008ee4:	1ad3      	subs	r3, r2, r3
 8008ee6:	1e5a      	subs	r2, r3, #1
 8008ee8:	68fb      	ldr	r3, [r7, #12]
 8008eea:	635a      	str	r2, [r3, #52]	; 0x34
   g->console.y_end = g->y_dim - g->console.x_start-1;
 8008eec:	68fb      	ldr	r3, [r7, #12]
 8008eee:	689a      	ldr	r2, [r3, #8]
 8008ef0:	68fb      	ldr	r3, [r7, #12]
 8008ef2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008ef4:	1ad3      	subs	r3, r2, r3
 8008ef6:	1e5a      	subs	r2, r3, #1
 8008ef8:	68fb      	ldr	r3, [r7, #12]
 8008efa:	639a      	str	r2, [r3, #56]	; 0x38
   g->console.x_pos = g->console.x_end;
 8008efc:	68fb      	ldr	r3, [r7, #12]
 8008efe:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8008f00:	68fb      	ldr	r3, [r7, #12]
 8008f02:	625a      	str	r2, [r3, #36]	; 0x24
   g->console.y_pos = g->console.y_end;
 8008f04:	68fb      	ldr	r3, [r7, #12]
 8008f06:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008f08:	68fb      	ldr	r3, [r7, #12]
 8008f0a:	629a      	str	r2, [r3, #40]	; 0x28
   g->char_h_space = 1;
 8008f0c:	68fb      	ldr	r3, [r7, #12]
 8008f0e:	2201      	movs	r2, #1
 8008f10:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60
   g->char_v_space = 1;
 8008f14:	68fb      	ldr	r3, [r7, #12]
 8008f16:	2201      	movs	r2, #1
 8008f18:	f883 2061 	strb.w	r2, [r3, #97]	; 0x61
   g->font.p = NULL;
 8008f1c:	68fb      	ldr	r3, [r7, #12]
 8008f1e:	2200      	movs	r2, #0
 8008f20:	645a      	str	r2, [r3, #68]	; 0x44
   g->font.char_height = 0;
 8008f22:	68fb      	ldr	r3, [r7, #12]
 8008f24:	2200      	movs	r2, #0
 8008f26:	651a      	str	r2, [r3, #80]	; 0x50
   g->font.char_width = 0;
 8008f28:	68fb      	ldr	r3, [r7, #12]
 8008f2a:	2200      	movs	r2, #0
 8008f2c:	64da      	str	r2, [r3, #76]	; 0x4c
   g->font.start_char = 0;
 8008f2e:	68fb      	ldr	r3, [r7, #12]
 8008f30:	2200      	movs	r2, #0
 8008f32:	655a      	str	r2, [r3, #84]	; 0x54
   g->font.end_char = 0;
 8008f34:	68fb      	ldr	r3, [r7, #12]
 8008f36:	2200      	movs	r2, #0
 8008f38:	659a      	str	r2, [r3, #88]	; 0x58
   g->font.widths = NULL;
 8008f3a:	68fb      	ldr	r3, [r7, #12]
 8008f3c:	2200      	movs	r2, #0
 8008f3e:	65da      	str	r2, [r3, #92]	; 0x5c
   #ifdef USE_COLOR_RGB888
   g->desktop_color = 0x5E8BEf;
   #endif
   #ifdef USE_COLOR_RGB565
   g->desktop_color = 0x5C5D;
 8008f40:	68fb      	ldr	r3, [r7, #12]
 8008f42:	f645 425d 	movw	r2, #23645	; 0x5c5d
 8008f46:	66da      	str	r2, [r3, #108]	; 0x6c
   #endif
   g->fore_color = C_WHITE;
 8008f48:	68fb      	ldr	r3, [r7, #12]
 8008f4a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8008f4e:	665a      	str	r2, [r3, #100]	; 0x64
   g->back_color = C_BLACK;
 8008f50:	68fb      	ldr	r3, [r7, #12]
 8008f52:	2200      	movs	r2, #0
 8008f54:	669a      	str	r2, [r3, #104]	; 0x68
   g->next_window = NULL;
 8008f56:	68fb      	ldr	r3, [r7, #12]
 8008f58:	2200      	movs	r2, #0
 8008f5a:	619a      	str	r2, [r3, #24]
   g->active_window = NULL;
 8008f5c:	68fb      	ldr	r3, [r7, #12]
 8008f5e:	2200      	movs	r2, #0
 8008f60:	61da      	str	r2, [r3, #28]
   g->last_window = NULL;
 8008f62:	68fb      	ldr	r3, [r7, #12]
 8008f64:	2200      	movs	r2, #0
 8008f66:	621a      	str	r2, [r3, #32]

   /* Clear drivers */
   for(i=0;i<NUMBER_OF_DRIVERS;i++)
 8008f68:	2300      	movs	r3, #0
 8008f6a:	75fb      	strb	r3, [r7, #23]
 8008f6c:	e010      	b.n	8008f90 <UG_Init+0xe0>
   {
      g->driver[i].driver = NULL;
 8008f6e:	7dfb      	ldrb	r3, [r7, #23]
 8008f70:	68fa      	ldr	r2, [r7, #12]
 8008f72:	330e      	adds	r3, #14
 8008f74:	00db      	lsls	r3, r3, #3
 8008f76:	4413      	add	r3, r2
 8008f78:	2200      	movs	r2, #0
 8008f7a:	605a      	str	r2, [r3, #4]
      g->driver[i].state = 0;
 8008f7c:	7dfb      	ldrb	r3, [r7, #23]
 8008f7e:	68fa      	ldr	r2, [r7, #12]
 8008f80:	330e      	adds	r3, #14
 8008f82:	00db      	lsls	r3, r3, #3
 8008f84:	4413      	add	r3, r2
 8008f86:	2200      	movs	r2, #0
 8008f88:	721a      	strb	r2, [r3, #8]
   for(i=0;i<NUMBER_OF_DRIVERS;i++)
 8008f8a:	7dfb      	ldrb	r3, [r7, #23]
 8008f8c:	3301      	adds	r3, #1
 8008f8e:	75fb      	strb	r3, [r7, #23]
 8008f90:	7dfb      	ldrb	r3, [r7, #23]
 8008f92:	2b02      	cmp	r3, #2
 8008f94:	d9eb      	bls.n	8008f6e <UG_Init+0xbe>
   }

   gui = g;
 8008f96:	4a05      	ldr	r2, [pc, #20]	; (8008fac <UG_Init+0xfc>)
 8008f98:	68fb      	ldr	r3, [r7, #12]
 8008f9a:	6013      	str	r3, [r2, #0]
   return 1;
 8008f9c:	2301      	movs	r3, #1
}
 8008f9e:	4618      	mov	r0, r3
 8008fa0:	371c      	adds	r7, #28
 8008fa2:	46bd      	mov	sp, r7
 8008fa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fa8:	4770      	bx	lr
 8008faa:	bf00      	nop
 8008fac:	20000bc8 	.word	0x20000bc8

08008fb0 <UG_FontSelect>:
   gui = g;
   return 1;
}

void UG_FontSelect( const UG_FONT* font )
{
 8008fb0:	b4b0      	push	{r4, r5, r7}
 8008fb2:	b083      	sub	sp, #12
 8008fb4:	af00      	add	r7, sp, #0
 8008fb6:	6078      	str	r0, [r7, #4]
   gui->font = *font;
 8008fb8:	4b08      	ldr	r3, [pc, #32]	; (8008fdc <UG_FontSelect+0x2c>)
 8008fba:	681b      	ldr	r3, [r3, #0]
 8008fbc:	687a      	ldr	r2, [r7, #4]
 8008fbe:	f103 0444 	add.w	r4, r3, #68	; 0x44
 8008fc2:	4615      	mov	r5, r2
 8008fc4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8008fc6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8008fc8:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8008fcc:	e884 0007 	stmia.w	r4, {r0, r1, r2}
}
 8008fd0:	bf00      	nop
 8008fd2:	370c      	adds	r7, #12
 8008fd4:	46bd      	mov	sp, r7
 8008fd6:	bcb0      	pop	{r4, r5, r7}
 8008fd8:	4770      	bx	lr
 8008fda:	bf00      	nop
 8008fdc:	20000bc8 	.word	0x20000bc8

08008fe0 <UG_FillScreen>:

void UG_FillScreen( UG_COLOR c )
{
 8008fe0:	b580      	push	{r7, lr}
 8008fe2:	b084      	sub	sp, #16
 8008fe4:	af02      	add	r7, sp, #8
 8008fe6:	6078      	str	r0, [r7, #4]
   UG_FillFrame(0,0,gui->x_dim-1,gui->y_dim-1,c);
 8008fe8:	4b09      	ldr	r3, [pc, #36]	; (8009010 <UG_FillScreen+0x30>)
 8008fea:	681b      	ldr	r3, [r3, #0]
 8008fec:	685b      	ldr	r3, [r3, #4]
 8008fee:	1e5a      	subs	r2, r3, #1
 8008ff0:	4b07      	ldr	r3, [pc, #28]	; (8009010 <UG_FillScreen+0x30>)
 8008ff2:	681b      	ldr	r3, [r3, #0]
 8008ff4:	689b      	ldr	r3, [r3, #8]
 8008ff6:	1e59      	subs	r1, r3, #1
 8008ff8:	687b      	ldr	r3, [r7, #4]
 8008ffa:	9300      	str	r3, [sp, #0]
 8008ffc:	460b      	mov	r3, r1
 8008ffe:	2100      	movs	r1, #0
 8009000:	2000      	movs	r0, #0
 8009002:	f000 f807 	bl	8009014 <UG_FillFrame>
}
 8009006:	bf00      	nop
 8009008:	3708      	adds	r7, #8
 800900a:	46bd      	mov	sp, r7
 800900c:	bd80      	pop	{r7, pc}
 800900e:	bf00      	nop
 8009010:	20000bc8 	.word	0x20000bc8

08009014 <UG_FillFrame>:

void UG_FillFrame( UG_S16 x1, UG_S16 y1, UG_S16 x2, UG_S16 y2, UG_COLOR c )
{
 8009014:	b590      	push	{r4, r7, lr}
 8009016:	b089      	sub	sp, #36	; 0x24
 8009018:	af02      	add	r7, sp, #8
 800901a:	60f8      	str	r0, [r7, #12]
 800901c:	60b9      	str	r1, [r7, #8]
 800901e:	607a      	str	r2, [r7, #4]
 8009020:	603b      	str	r3, [r7, #0]
   UG_S16 n,m;

   if ( x2 < x1 )
 8009022:	687a      	ldr	r2, [r7, #4]
 8009024:	68fb      	ldr	r3, [r7, #12]
 8009026:	429a      	cmp	r2, r3
 8009028:	da05      	bge.n	8009036 <UG_FillFrame+0x22>
   {
      n = x2;
 800902a:	687b      	ldr	r3, [r7, #4]
 800902c:	617b      	str	r3, [r7, #20]
      x2 = x1;
 800902e:	68fb      	ldr	r3, [r7, #12]
 8009030:	607b      	str	r3, [r7, #4]
      x1 = n;
 8009032:	697b      	ldr	r3, [r7, #20]
 8009034:	60fb      	str	r3, [r7, #12]
   }
   if ( y2 < y1 )
 8009036:	683a      	ldr	r2, [r7, #0]
 8009038:	68bb      	ldr	r3, [r7, #8]
 800903a:	429a      	cmp	r2, r3
 800903c:	da05      	bge.n	800904a <UG_FillFrame+0x36>
   {
      n = y2;
 800903e:	683b      	ldr	r3, [r7, #0]
 8009040:	617b      	str	r3, [r7, #20]
      y2 = y1;
 8009042:	68bb      	ldr	r3, [r7, #8]
 8009044:	603b      	str	r3, [r7, #0]
      y1 = n;
 8009046:	697b      	ldr	r3, [r7, #20]
 8009048:	60bb      	str	r3, [r7, #8]
   }

   /* Is hardware acceleration available? */
   if ( gui->driver[DRIVER_FILL_FRAME].state & DRIVER_ENABLED )
 800904a:	4b1b      	ldr	r3, [pc, #108]	; (80090b8 <UG_FillFrame+0xa4>)
 800904c:	681b      	ldr	r3, [r3, #0]
 800904e:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8009052:	f003 0302 	and.w	r3, r3, #2
 8009056:	2b00      	cmp	r3, #0
 8009058:	d00d      	beq.n	8009076 <UG_FillFrame+0x62>
   {
      if( ((UG_RESULT(*)(UG_S16 x1, UG_S16 y1, UG_S16 x2, UG_S16 y2, UG_COLOR c))gui->driver[DRIVER_FILL_FRAME].driver)(x1,y1,x2,y2,c) == UG_RESULT_OK ) return;
 800905a:	4b17      	ldr	r3, [pc, #92]	; (80090b8 <UG_FillFrame+0xa4>)
 800905c:	681b      	ldr	r3, [r3, #0]
 800905e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8009060:	461c      	mov	r4, r3
 8009062:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009064:	9300      	str	r3, [sp, #0]
 8009066:	683b      	ldr	r3, [r7, #0]
 8009068:	687a      	ldr	r2, [r7, #4]
 800906a:	68b9      	ldr	r1, [r7, #8]
 800906c:	68f8      	ldr	r0, [r7, #12]
 800906e:	47a0      	blx	r4
 8009070:	4603      	mov	r3, r0
 8009072:	2b00      	cmp	r3, #0
 8009074:	d01b      	beq.n	80090ae <UG_FillFrame+0x9a>
   }

   for( m=y1; m<=y2; m++ )
 8009076:	68bb      	ldr	r3, [r7, #8]
 8009078:	613b      	str	r3, [r7, #16]
 800907a:	e013      	b.n	80090a4 <UG_FillFrame+0x90>
   {
      for( n=x1; n<=x2; n++ )
 800907c:	68fb      	ldr	r3, [r7, #12]
 800907e:	617b      	str	r3, [r7, #20]
 8009080:	e009      	b.n	8009096 <UG_FillFrame+0x82>
      {
         gui->pset(n,m,c);
 8009082:	4b0d      	ldr	r3, [pc, #52]	; (80090b8 <UG_FillFrame+0xa4>)
 8009084:	681b      	ldr	r3, [r3, #0]
 8009086:	681b      	ldr	r3, [r3, #0]
 8009088:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800908a:	6939      	ldr	r1, [r7, #16]
 800908c:	6978      	ldr	r0, [r7, #20]
 800908e:	4798      	blx	r3
      for( n=x1; n<=x2; n++ )
 8009090:	697b      	ldr	r3, [r7, #20]
 8009092:	3301      	adds	r3, #1
 8009094:	617b      	str	r3, [r7, #20]
 8009096:	697a      	ldr	r2, [r7, #20]
 8009098:	687b      	ldr	r3, [r7, #4]
 800909a:	429a      	cmp	r2, r3
 800909c:	ddf1      	ble.n	8009082 <UG_FillFrame+0x6e>
   for( m=y1; m<=y2; m++ )
 800909e:	693b      	ldr	r3, [r7, #16]
 80090a0:	3301      	adds	r3, #1
 80090a2:	613b      	str	r3, [r7, #16]
 80090a4:	693a      	ldr	r2, [r7, #16]
 80090a6:	683b      	ldr	r3, [r7, #0]
 80090a8:	429a      	cmp	r2, r3
 80090aa:	dde7      	ble.n	800907c <UG_FillFrame+0x68>
 80090ac:	e000      	b.n	80090b0 <UG_FillFrame+0x9c>
      if( ((UG_RESULT(*)(UG_S16 x1, UG_S16 y1, UG_S16 x2, UG_S16 y2, UG_COLOR c))gui->driver[DRIVER_FILL_FRAME].driver)(x1,y1,x2,y2,c) == UG_RESULT_OK ) return;
 80090ae:	bf00      	nop
      }
   }
}
 80090b0:	371c      	adds	r7, #28
 80090b2:	46bd      	mov	sp, r7
 80090b4:	bd90      	pop	{r4, r7, pc}
 80090b6:	bf00      	nop
 80090b8:	20000bc8 	.word	0x20000bc8

080090bc <UG_PutString>:
      }
   }  
}

void UG_PutString( UG_S16 x, UG_S16 y, const char* str )
{
 80090bc:	b580      	push	{r7, lr}
 80090be:	b08a      	sub	sp, #40	; 0x28
 80090c0:	af02      	add	r7, sp, #8
 80090c2:	60f8      	str	r0, [r7, #12]
 80090c4:	60b9      	str	r1, [r7, #8]
 80090c6:	607a      	str	r2, [r7, #4]
   UG_S16 xp,yp;
   UG_U8 cw;
   char chr;

   xp=x;
 80090c8:	68fb      	ldr	r3, [r7, #12]
 80090ca:	61fb      	str	r3, [r7, #28]
   yp=y;
 80090cc:	68bb      	ldr	r3, [r7, #8]
 80090ce:	61bb      	str	r3, [r7, #24]

   while ( *str != 0 )
 80090d0:	e059      	b.n	8009186 <UG_PutString+0xca>
   {
      chr = *str++;
 80090d2:	687b      	ldr	r3, [r7, #4]
 80090d4:	1c5a      	adds	r2, r3, #1
 80090d6:	607a      	str	r2, [r7, #4]
 80090d8:	781b      	ldrb	r3, [r3, #0]
 80090da:	75fb      	strb	r3, [r7, #23]
	  if (chr < gui->font.start_char || chr > gui->font.end_char) continue;
 80090dc:	7dfa      	ldrb	r2, [r7, #23]
 80090de:	4b2e      	ldr	r3, [pc, #184]	; (8009198 <UG_PutString+0xdc>)
 80090e0:	681b      	ldr	r3, [r3, #0]
 80090e2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80090e4:	429a      	cmp	r2, r3
 80090e6:	d34e      	bcc.n	8009186 <UG_PutString+0xca>
 80090e8:	7dfa      	ldrb	r2, [r7, #23]
 80090ea:	4b2b      	ldr	r3, [pc, #172]	; (8009198 <UG_PutString+0xdc>)
 80090ec:	681b      	ldr	r3, [r3, #0]
 80090ee:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80090f0:	429a      	cmp	r2, r3
 80090f2:	d900      	bls.n	80090f6 <UG_PutString+0x3a>
 80090f4:	e047      	b.n	8009186 <UG_PutString+0xca>
      if ( chr == '\n' )
 80090f6:	7dfb      	ldrb	r3, [r7, #23]
 80090f8:	2b0a      	cmp	r3, #10
 80090fa:	d104      	bne.n	8009106 <UG_PutString+0x4a>
      {
         xp = gui->x_dim;
 80090fc:	4b26      	ldr	r3, [pc, #152]	; (8009198 <UG_PutString+0xdc>)
 80090fe:	681b      	ldr	r3, [r3, #0]
 8009100:	685b      	ldr	r3, [r3, #4]
 8009102:	61fb      	str	r3, [r7, #28]
         continue;
 8009104:	e03f      	b.n	8009186 <UG_PutString+0xca>
      }
	  cw = gui->font.widths ? gui->font.widths[chr - gui->font.start_char] : gui->font.char_width;
 8009106:	4b24      	ldr	r3, [pc, #144]	; (8009198 <UG_PutString+0xdc>)
 8009108:	681b      	ldr	r3, [r3, #0]
 800910a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800910c:	2b00      	cmp	r3, #0
 800910e:	d00a      	beq.n	8009126 <UG_PutString+0x6a>
 8009110:	4b21      	ldr	r3, [pc, #132]	; (8009198 <UG_PutString+0xdc>)
 8009112:	681b      	ldr	r3, [r3, #0]
 8009114:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8009116:	7df9      	ldrb	r1, [r7, #23]
 8009118:	4b1f      	ldr	r3, [pc, #124]	; (8009198 <UG_PutString+0xdc>)
 800911a:	681b      	ldr	r3, [r3, #0]
 800911c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800911e:	1acb      	subs	r3, r1, r3
 8009120:	4413      	add	r3, r2
 8009122:	781b      	ldrb	r3, [r3, #0]
 8009124:	e003      	b.n	800912e <UG_PutString+0x72>
 8009126:	4b1c      	ldr	r3, [pc, #112]	; (8009198 <UG_PutString+0xdc>)
 8009128:	681b      	ldr	r3, [r3, #0]
 800912a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800912c:	b2db      	uxtb	r3, r3
 800912e:	75bb      	strb	r3, [r7, #22]

      if ( xp + cw > gui->x_dim - 1 )
 8009130:	4b19      	ldr	r3, [pc, #100]	; (8009198 <UG_PutString+0xdc>)
 8009132:	681b      	ldr	r3, [r3, #0]
 8009134:	685a      	ldr	r2, [r3, #4]
 8009136:	7db9      	ldrb	r1, [r7, #22]
 8009138:	69fb      	ldr	r3, [r7, #28]
 800913a:	440b      	add	r3, r1
 800913c:	429a      	cmp	r2, r3
 800913e:	dc0c      	bgt.n	800915a <UG_PutString+0x9e>
      {
         xp = x;
 8009140:	68fb      	ldr	r3, [r7, #12]
 8009142:	61fb      	str	r3, [r7, #28]
         yp += gui->font.char_height+gui->char_v_space;
 8009144:	4b14      	ldr	r3, [pc, #80]	; (8009198 <UG_PutString+0xdc>)
 8009146:	681b      	ldr	r3, [r3, #0]
 8009148:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800914a:	4a13      	ldr	r2, [pc, #76]	; (8009198 <UG_PutString+0xdc>)
 800914c:	6812      	ldr	r2, [r2, #0]
 800914e:	f992 2061 	ldrsb.w	r2, [r2, #97]	; 0x61
 8009152:	4413      	add	r3, r2
 8009154:	69ba      	ldr	r2, [r7, #24]
 8009156:	4413      	add	r3, r2
 8009158:	61bb      	str	r3, [r7, #24]
      }

      UG_PutChar(chr, xp, yp, gui->fore_color, gui->back_color);
 800915a:	4b0f      	ldr	r3, [pc, #60]	; (8009198 <UG_PutString+0xdc>)
 800915c:	681b      	ldr	r3, [r3, #0]
 800915e:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8009160:	4b0d      	ldr	r3, [pc, #52]	; (8009198 <UG_PutString+0xdc>)
 8009162:	681b      	ldr	r3, [r3, #0]
 8009164:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8009166:	7df8      	ldrb	r0, [r7, #23]
 8009168:	9300      	str	r3, [sp, #0]
 800916a:	4613      	mov	r3, r2
 800916c:	69ba      	ldr	r2, [r7, #24]
 800916e:	69f9      	ldr	r1, [r7, #28]
 8009170:	f000 f814 	bl	800919c <UG_PutChar>

      xp += cw + gui->char_h_space;
 8009174:	7dbb      	ldrb	r3, [r7, #22]
 8009176:	4a08      	ldr	r2, [pc, #32]	; (8009198 <UG_PutString+0xdc>)
 8009178:	6812      	ldr	r2, [r2, #0]
 800917a:	f992 2060 	ldrsb.w	r2, [r2, #96]	; 0x60
 800917e:	4413      	add	r3, r2
 8009180:	69fa      	ldr	r2, [r7, #28]
 8009182:	4413      	add	r3, r2
 8009184:	61fb      	str	r3, [r7, #28]
   while ( *str != 0 )
 8009186:	687b      	ldr	r3, [r7, #4]
 8009188:	781b      	ldrb	r3, [r3, #0]
 800918a:	2b00      	cmp	r3, #0
 800918c:	d1a1      	bne.n	80090d2 <UG_PutString+0x16>
   }
}
 800918e:	bf00      	nop
 8009190:	bf00      	nop
 8009192:	3720      	adds	r7, #32
 8009194:	46bd      	mov	sp, r7
 8009196:	bd80      	pop	{r7, pc}
 8009198:	20000bc8 	.word	0x20000bc8

0800919c <UG_PutChar>:

void UG_PutChar( char chr, UG_S16 x, UG_S16 y, UG_COLOR fc, UG_COLOR bc )
{
 800919c:	b580      	push	{r7, lr}
 800919e:	b086      	sub	sp, #24
 80091a0:	af02      	add	r7, sp, #8
 80091a2:	60b9      	str	r1, [r7, #8]
 80091a4:	607a      	str	r2, [r7, #4]
 80091a6:	603b      	str	r3, [r7, #0]
 80091a8:	4603      	mov	r3, r0
 80091aa:	73fb      	strb	r3, [r7, #15]
	_UG_PutChar(chr,x,y,fc,bc,&gui->font);
 80091ac:	4b07      	ldr	r3, [pc, #28]	; (80091cc <UG_PutChar+0x30>)
 80091ae:	681b      	ldr	r3, [r3, #0]
 80091b0:	3344      	adds	r3, #68	; 0x44
 80091b2:	7bf8      	ldrb	r0, [r7, #15]
 80091b4:	9301      	str	r3, [sp, #4]
 80091b6:	69bb      	ldr	r3, [r7, #24]
 80091b8:	9300      	str	r3, [sp, #0]
 80091ba:	683b      	ldr	r3, [r7, #0]
 80091bc:	687a      	ldr	r2, [r7, #4]
 80091be:	68b9      	ldr	r1, [r7, #8]
 80091c0:	f000 f826 	bl	8009210 <_UG_PutChar>
}
 80091c4:	bf00      	nop
 80091c6:	3710      	adds	r7, #16
 80091c8:	46bd      	mov	sp, r7
 80091ca:	bd80      	pop	{r7, pc}
 80091cc:	20000bc8 	.word	0x20000bc8

080091d0 <UG_SetForecolor>:
{
   gui->console.back_color = c;
}

void UG_SetForecolor( UG_COLOR c )
{
 80091d0:	b480      	push	{r7}
 80091d2:	b083      	sub	sp, #12
 80091d4:	af00      	add	r7, sp, #0
 80091d6:	6078      	str	r0, [r7, #4]
   gui->fore_color = c;
 80091d8:	4b04      	ldr	r3, [pc, #16]	; (80091ec <UG_SetForecolor+0x1c>)
 80091da:	681b      	ldr	r3, [r3, #0]
 80091dc:	687a      	ldr	r2, [r7, #4]
 80091de:	665a      	str	r2, [r3, #100]	; 0x64
}
 80091e0:	bf00      	nop
 80091e2:	370c      	adds	r7, #12
 80091e4:	46bd      	mov	sp, r7
 80091e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091ea:	4770      	bx	lr
 80091ec:	20000bc8 	.word	0x20000bc8

080091f0 <UG_SetBackcolor>:

void UG_SetBackcolor( UG_COLOR c )
{
 80091f0:	b480      	push	{r7}
 80091f2:	b083      	sub	sp, #12
 80091f4:	af00      	add	r7, sp, #0
 80091f6:	6078      	str	r0, [r7, #4]
   gui->back_color = c;
 80091f8:	4b04      	ldr	r3, [pc, #16]	; (800920c <UG_SetBackcolor+0x1c>)
 80091fa:	681b      	ldr	r3, [r3, #0]
 80091fc:	687a      	ldr	r2, [r7, #4]
 80091fe:	669a      	str	r2, [r3, #104]	; 0x68
}
 8009200:	bf00      	nop
 8009202:	370c      	adds	r7, #12
 8009204:	46bd      	mov	sp, r7
 8009206:	f85d 7b04 	ldr.w	r7, [sp], #4
 800920a:	4770      	bx	lr
 800920c:	20000bc8 	.word	0x20000bc8

08009210 <_UG_PutChar>:

/* -------------------------------------------------------------------------------- */
/* -- INTERNAL FUNCTIONS                                                         -- */
/* -------------------------------------------------------------------------------- */
void _UG_PutChar( char chr, UG_S16 x, UG_S16 y, UG_COLOR fc, UG_COLOR bc, const UG_FONT* font)
{
 8009210:	b590      	push	{r4, r7, lr}
 8009212:	b091      	sub	sp, #68	; 0x44
 8009214:	af00      	add	r7, sp, #0
 8009216:	60b9      	str	r1, [r7, #8]
 8009218:	607a      	str	r2, [r7, #4]
 800921a:	603b      	str	r3, [r7, #0]
 800921c:	4603      	mov	r3, r0
 800921e:	73fb      	strb	r3, [r7, #15]
   UG_U8 b,bt;
   UG_U32 index;
   UG_COLOR color;
   void(*push_pixel)(UG_COLOR);

   bt = (UG_U8)chr;
 8009220:	7bfb      	ldrb	r3, [r7, #15]
 8009222:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22

   switch ( bt )
 8009226:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 800922a:	2bfc      	cmp	r3, #252	; 0xfc
 800922c:	dc7e      	bgt.n	800932c <_UG_PutChar+0x11c>
 800922e:	2bd6      	cmp	r3, #214	; 0xd6
 8009230:	da08      	bge.n	8009244 <_UG_PutChar+0x34>
 8009232:	2bc4      	cmp	r3, #196	; 0xc4
 8009234:	d06e      	beq.n	8009314 <_UG_PutChar+0x104>
 8009236:	2bc4      	cmp	r3, #196	; 0xc4
 8009238:	dc78      	bgt.n	800932c <_UG_PutChar+0x11c>
 800923a:	2bb0      	cmp	r3, #176	; 0xb0
 800923c:	d072      	beq.n	8009324 <_UG_PutChar+0x114>
 800923e:	2bb5      	cmp	r3, #181	; 0xb5
 8009240:	d06c      	beq.n	800931c <_UG_PutChar+0x10c>
 8009242:	e073      	b.n	800932c <_UG_PutChar+0x11c>
 8009244:	3bd6      	subs	r3, #214	; 0xd6
 8009246:	2b26      	cmp	r3, #38	; 0x26
 8009248:	d870      	bhi.n	800932c <_UG_PutChar+0x11c>
 800924a:	a201      	add	r2, pc, #4	; (adr r2, 8009250 <_UG_PutChar+0x40>)
 800924c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009250:	080092f5 	.word	0x080092f5
 8009254:	0800932d 	.word	0x0800932d
 8009258:	0800932d 	.word	0x0800932d
 800925c:	0800932d 	.word	0x0800932d
 8009260:	0800932d 	.word	0x0800932d
 8009264:	0800932d 	.word	0x0800932d
 8009268:	08009305 	.word	0x08009305
 800926c:	0800932d 	.word	0x0800932d
 8009270:	0800932d 	.word	0x0800932d
 8009274:	0800932d 	.word	0x0800932d
 8009278:	0800932d 	.word	0x0800932d
 800927c:	0800932d 	.word	0x0800932d
 8009280:	0800932d 	.word	0x0800932d
 8009284:	0800932d 	.word	0x0800932d
 8009288:	0800930d 	.word	0x0800930d
 800928c:	0800932d 	.word	0x0800932d
 8009290:	0800932d 	.word	0x0800932d
 8009294:	0800932d 	.word	0x0800932d
 8009298:	0800932d 	.word	0x0800932d
 800929c:	0800932d 	.word	0x0800932d
 80092a0:	0800932d 	.word	0x0800932d
 80092a4:	0800932d 	.word	0x0800932d
 80092a8:	0800932d 	.word	0x0800932d
 80092ac:	0800932d 	.word	0x0800932d
 80092b0:	0800932d 	.word	0x0800932d
 80092b4:	0800932d 	.word	0x0800932d
 80092b8:	0800932d 	.word	0x0800932d
 80092bc:	0800932d 	.word	0x0800932d
 80092c0:	0800932d 	.word	0x0800932d
 80092c4:	0800932d 	.word	0x0800932d
 80092c8:	0800932d 	.word	0x0800932d
 80092cc:	0800932d 	.word	0x0800932d
 80092d0:	080092ed 	.word	0x080092ed
 80092d4:	0800932d 	.word	0x0800932d
 80092d8:	0800932d 	.word	0x0800932d
 80092dc:	0800932d 	.word	0x0800932d
 80092e0:	0800932d 	.word	0x0800932d
 80092e4:	0800932d 	.word	0x0800932d
 80092e8:	080092fd 	.word	0x080092fd
   {
      case 0xF6: bt = 0x94; break; // 
 80092ec:	2394      	movs	r3, #148	; 0x94
 80092ee:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 80092f2:	e01b      	b.n	800932c <_UG_PutChar+0x11c>
      case 0xD6: bt = 0x99; break; // 
 80092f4:	2399      	movs	r3, #153	; 0x99
 80092f6:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 80092fa:	e017      	b.n	800932c <_UG_PutChar+0x11c>
      case 0xFC: bt = 0x81; break; // 
 80092fc:	2381      	movs	r3, #129	; 0x81
 80092fe:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8009302:	e013      	b.n	800932c <_UG_PutChar+0x11c>
      case 0xDC: bt = 0x9A; break; // 
 8009304:	239a      	movs	r3, #154	; 0x9a
 8009306:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 800930a:	e00f      	b.n	800932c <_UG_PutChar+0x11c>
      case 0xE4: bt = 0x84; break; // 
 800930c:	2384      	movs	r3, #132	; 0x84
 800930e:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8009312:	e00b      	b.n	800932c <_UG_PutChar+0x11c>
      case 0xC4: bt = 0x8E; break; // 
 8009314:	238e      	movs	r3, #142	; 0x8e
 8009316:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 800931a:	e007      	b.n	800932c <_UG_PutChar+0x11c>
      case 0xB5: bt = 0xE6; break; // 
 800931c:	23e6      	movs	r3, #230	; 0xe6
 800931e:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8009322:	e003      	b.n	800932c <_UG_PutChar+0x11c>
      case 0xB0: bt = 0xF8; break; // 
 8009324:	23f8      	movs	r3, #248	; 0xf8
 8009326:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 800932a:	bf00      	nop
   }

   if (bt < font->start_char || bt > font->end_char) return;
 800932c:	f897 2022 	ldrb.w	r2, [r7, #34]	; 0x22
 8009330:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8009332:	691b      	ldr	r3, [r3, #16]
 8009334:	429a      	cmp	r2, r3
 8009336:	f0c0 8206 	bcc.w	8009746 <_UG_PutChar+0x536>
 800933a:	f897 2022 	ldrb.w	r2, [r7, #34]	; 0x22
 800933e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8009340:	695b      	ldr	r3, [r3, #20]
 8009342:	429a      	cmp	r2, r3
 8009344:	f200 81ff 	bhi.w	8009746 <_UG_PutChar+0x536>
   
   yo = y;
 8009348:	687b      	ldr	r3, [r7, #4]
 800934a:	62fb      	str	r3, [r7, #44]	; 0x2c
   bn = font->char_width;
 800934c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800934e:	689b      	ldr	r3, [r3, #8]
 8009350:	627b      	str	r3, [r7, #36]	; 0x24
   if ( !bn ) return;
 8009352:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009354:	2b00      	cmp	r3, #0
 8009356:	f000 81f8 	beq.w	800974a <_UG_PutChar+0x53a>
   bn >>= 3;
 800935a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800935c:	08db      	lsrs	r3, r3, #3
 800935e:	627b      	str	r3, [r7, #36]	; 0x24
   if ( font->char_width % 8 ) bn++;
 8009360:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8009362:	689b      	ldr	r3, [r3, #8]
 8009364:	f003 0307 	and.w	r3, r3, #7
 8009368:	2b00      	cmp	r3, #0
 800936a:	d002      	beq.n	8009372 <_UG_PutChar+0x162>
 800936c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800936e:	3301      	adds	r3, #1
 8009370:	627b      	str	r3, [r7, #36]	; 0x24
   actual_char_width = (font->widths ? font->widths[bt - font->start_char] : font->char_width);
 8009372:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8009374:	699b      	ldr	r3, [r3, #24]
 8009376:	2b00      	cmp	r3, #0
 8009378:	d009      	beq.n	800938e <_UG_PutChar+0x17e>
 800937a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800937c:	699a      	ldr	r2, [r3, #24]
 800937e:	f897 1022 	ldrb.w	r1, [r7, #34]	; 0x22
 8009382:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8009384:	691b      	ldr	r3, [r3, #16]
 8009386:	1acb      	subs	r3, r1, r3
 8009388:	4413      	add	r3, r2
 800938a:	781b      	ldrb	r3, [r3, #0]
 800938c:	e001      	b.n	8009392 <_UG_PutChar+0x182>
 800938e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8009390:	689b      	ldr	r3, [r3, #8]
 8009392:	61bb      	str	r3, [r7, #24]

   /* Is hardware acceleration available? */
   if ( gui->driver[DRIVER_FILL_AREA].state & DRIVER_ENABLED )
 8009394:	4b90      	ldr	r3, [pc, #576]	; (80095d8 <_UG_PutChar+0x3c8>)
 8009396:	681b      	ldr	r3, [r3, #0]
 8009398:	f893 3088 	ldrb.w	r3, [r3, #136]	; 0x88
 800939c:	f003 0302 	and.w	r3, r3, #2
 80093a0:	2b00      	cmp	r3, #0
 80093a2:	f000 80e3 	beq.w	800956c <_UG_PutChar+0x35c>
   {
	   //(void(*)(UG_COLOR))
      push_pixel = ((void*(*)(UG_S16, UG_S16, UG_S16, UG_S16))gui->driver[DRIVER_FILL_AREA].driver)(x,y,x+actual_char_width-1,y+font->char_height-1);
 80093a6:	4b8c      	ldr	r3, [pc, #560]	; (80095d8 <_UG_PutChar+0x3c8>)
 80093a8:	681b      	ldr	r3, [r3, #0]
 80093aa:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80093ae:	461c      	mov	r4, r3
 80093b0:	68ba      	ldr	r2, [r7, #8]
 80093b2:	69bb      	ldr	r3, [r7, #24]
 80093b4:	4413      	add	r3, r2
 80093b6:	3b01      	subs	r3, #1
 80093b8:	4619      	mov	r1, r3
 80093ba:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80093bc:	68da      	ldr	r2, [r3, #12]
 80093be:	687b      	ldr	r3, [r7, #4]
 80093c0:	4413      	add	r3, r2
 80093c2:	3b01      	subs	r3, #1
 80093c4:	460a      	mov	r2, r1
 80093c6:	6879      	ldr	r1, [r7, #4]
 80093c8:	68b8      	ldr	r0, [r7, #8]
 80093ca:	47a0      	blx	r4
 80093cc:	4603      	mov	r3, r0
 80093ce:	613b      	str	r3, [r7, #16]
	   
      if (font->font_type == FONT_TYPE_1BPP)
 80093d0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80093d2:	791b      	ldrb	r3, [r3, #4]
 80093d4:	2b00      	cmp	r3, #0
 80093d6:	d14f      	bne.n	8009478 <_UG_PutChar+0x268>
	  {
	      index = (bt - font->start_char)* font->char_height * bn;
 80093d8:	f897 2022 	ldrb.w	r2, [r7, #34]	; 0x22
 80093dc:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80093de:	691b      	ldr	r3, [r3, #16]
 80093e0:	1ad3      	subs	r3, r2, r3
 80093e2:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80093e4:	68d2      	ldr	r2, [r2, #12]
 80093e6:	fb03 f202 	mul.w	r2, r3, r2
 80093ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80093ec:	fb02 f303 	mul.w	r3, r2, r3
 80093f0:	61fb      	str	r3, [r7, #28]
		  for( j=0;j<font->char_height;j++ )
 80093f2:	2300      	movs	r3, #0
 80093f4:	63bb      	str	r3, [r7, #56]	; 0x38
 80093f6:	e038      	b.n	800946a <_UG_PutChar+0x25a>
		  {
			 c=actual_char_width;
 80093f8:	69bb      	ldr	r3, [r7, #24]
 80093fa:	62bb      	str	r3, [r7, #40]	; 0x28
			 for( i=0;i<bn;i++ )
 80093fc:	2300      	movs	r3, #0
 80093fe:	63fb      	str	r3, [r7, #60]	; 0x3c
 8009400:	e02c      	b.n	800945c <_UG_PutChar+0x24c>
			 {
				b = font->p[index++];
 8009402:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8009404:	681a      	ldr	r2, [r3, #0]
 8009406:	69fb      	ldr	r3, [r7, #28]
 8009408:	1c59      	adds	r1, r3, #1
 800940a:	61f9      	str	r1, [r7, #28]
 800940c:	4413      	add	r3, r2
 800940e:	781b      	ldrb	r3, [r3, #0]
 8009410:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
				for( k=0;(k<8) && c;k++ )
 8009414:	2300      	movs	r3, #0
 8009416:	637b      	str	r3, [r7, #52]	; 0x34
 8009418:	e017      	b.n	800944a <_UG_PutChar+0x23a>
				{
				   if( b & 0x01 )
 800941a:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800941e:	f003 0301 	and.w	r3, r3, #1
 8009422:	2b00      	cmp	r3, #0
 8009424:	d003      	beq.n	800942e <_UG_PutChar+0x21e>
				   {
					  push_pixel(fc);
 8009426:	693b      	ldr	r3, [r7, #16]
 8009428:	6838      	ldr	r0, [r7, #0]
 800942a:	4798      	blx	r3
 800942c:	e002      	b.n	8009434 <_UG_PutChar+0x224>
				   }
				   else
				   {
					  push_pixel(bc);
 800942e:	693b      	ldr	r3, [r7, #16]
 8009430:	6d38      	ldr	r0, [r7, #80]	; 0x50
 8009432:	4798      	blx	r3
				   }
				   b >>= 1;
 8009434:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8009438:	085b      	lsrs	r3, r3, #1
 800943a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
				   c--;
 800943e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009440:	3b01      	subs	r3, #1
 8009442:	62bb      	str	r3, [r7, #40]	; 0x28
				for( k=0;(k<8) && c;k++ )
 8009444:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009446:	3301      	adds	r3, #1
 8009448:	637b      	str	r3, [r7, #52]	; 0x34
 800944a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800944c:	2b07      	cmp	r3, #7
 800944e:	d802      	bhi.n	8009456 <_UG_PutChar+0x246>
 8009450:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009452:	2b00      	cmp	r3, #0
 8009454:	d1e1      	bne.n	800941a <_UG_PutChar+0x20a>
			 for( i=0;i<bn;i++ )
 8009456:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009458:	3301      	adds	r3, #1
 800945a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800945c:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800945e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009460:	429a      	cmp	r2, r3
 8009462:	d3ce      	bcc.n	8009402 <_UG_PutChar+0x1f2>
		  for( j=0;j<font->char_height;j++ )
 8009464:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009466:	3301      	adds	r3, #1
 8009468:	63bb      	str	r3, [r7, #56]	; 0x38
 800946a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800946c:	68db      	ldr	r3, [r3, #12]
 800946e:	461a      	mov	r2, r3
 8009470:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009472:	4293      	cmp	r3, r2
 8009474:	d3c0      	bcc.n	80093f8 <_UG_PutChar+0x1e8>
 8009476:	e169      	b.n	800974c <_UG_PutChar+0x53c>
				}
			 }
	 	 }
	  }
	  else if (font->font_type == FONT_TYPE_8BPP)
 8009478:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800947a:	791b      	ldrb	r3, [r3, #4]
 800947c:	2b01      	cmp	r3, #1
 800947e:	f040 8165 	bne.w	800974c <_UG_PutChar+0x53c>
	  {
		   index = (bt - font->start_char)* font->char_height * font->char_width;
 8009482:	f897 2022 	ldrb.w	r2, [r7, #34]	; 0x22
 8009486:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8009488:	691b      	ldr	r3, [r3, #16]
 800948a:	1ad3      	subs	r3, r2, r3
 800948c:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800948e:	68d2      	ldr	r2, [r2, #12]
 8009490:	fb02 f303 	mul.w	r3, r2, r3
 8009494:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8009496:	6892      	ldr	r2, [r2, #8]
 8009498:	fb02 f303 	mul.w	r3, r2, r3
 800949c:	61fb      	str	r3, [r7, #28]
		   for( j=0;j<font->char_height;j++ )
 800949e:	2300      	movs	r3, #0
 80094a0:	63bb      	str	r3, [r7, #56]	; 0x38
 80094a2:	e05c      	b.n	800955e <_UG_PutChar+0x34e>
		   {
			  for( i=0;i<actual_char_width;i++ )
 80094a4:	2300      	movs	r3, #0
 80094a6:	63fb      	str	r3, [r7, #60]	; 0x3c
 80094a8:	e04a      	b.n	8009540 <_UG_PutChar+0x330>
			  {
				 b = font->p[index++];
 80094aa:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80094ac:	681a      	ldr	r2, [r3, #0]
 80094ae:	69fb      	ldr	r3, [r7, #28]
 80094b0:	1c59      	adds	r1, r3, #1
 80094b2:	61f9      	str	r1, [r7, #28]
 80094b4:	4413      	add	r3, r2
 80094b6:	781b      	ldrb	r3, [r3, #0]
 80094b8:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
				 color = ((((fc & 0xFF) * b + (bc & 0xFF) * (256 - b)) >> 8) & 0xFF)        |     // Blue
 80094bc:	683b      	ldr	r3, [r7, #0]
 80094be:	b2db      	uxtb	r3, r3
 80094c0:	f897 2023 	ldrb.w	r2, [r7, #35]	; 0x23
 80094c4:	fb03 f202 	mul.w	r2, r3, r2
 80094c8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80094ca:	b2db      	uxtb	r3, r3
 80094cc:	f897 1023 	ldrb.w	r1, [r7, #35]	; 0x23
 80094d0:	f5c1 7180 	rsb	r1, r1, #256	; 0x100
 80094d4:	fb01 f303 	mul.w	r3, r1, r3
 80094d8:	4413      	add	r3, r2
 80094da:	0a1b      	lsrs	r3, r3, #8
 80094dc:	b2da      	uxtb	r2, r3
				         ((((fc & 0xFF00) * b + (bc & 0xFF00) * (256 - b)) >> 8)  & 0xFF00) |     // Green
 80094de:	683b      	ldr	r3, [r7, #0]
 80094e0:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 80094e4:	f897 1023 	ldrb.w	r1, [r7, #35]	; 0x23
 80094e8:	fb03 f101 	mul.w	r1, r3, r1
 80094ec:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80094ee:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 80094f2:	f897 0023 	ldrb.w	r0, [r7, #35]	; 0x23
 80094f6:	f5c0 7080 	rsb	r0, r0, #256	; 0x100
 80094fa:	fb00 f303 	mul.w	r3, r0, r3
 80094fe:	440b      	add	r3, r1
 8009500:	0a1b      	lsrs	r3, r3, #8
 8009502:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
				 color = ((((fc & 0xFF) * b + (bc & 0xFF) * (256 - b)) >> 8) & 0xFF)        |     // Blue
 8009506:	431a      	orrs	r2, r3
				         ((((fc & 0xFF0000) * b + (bc & 0xFF0000) * (256 - b)) >> 8) & 0xFF0000); // Red
 8009508:	683b      	ldr	r3, [r7, #0]
 800950a:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800950e:	f897 1023 	ldrb.w	r1, [r7, #35]	; 0x23
 8009512:	fb03 f101 	mul.w	r1, r3, r1
 8009516:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8009518:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800951c:	f897 0023 	ldrb.w	r0, [r7, #35]	; 0x23
 8009520:	f5c0 7080 	rsb	r0, r0, #256	; 0x100
 8009524:	fb00 f303 	mul.w	r3, r0, r3
 8009528:	440b      	add	r3, r1
 800952a:	0a1b      	lsrs	r3, r3, #8
 800952c:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
				 color = ((((fc & 0xFF) * b + (bc & 0xFF) * (256 - b)) >> 8) & 0xFF)        |     // Blue
 8009530:	4313      	orrs	r3, r2
 8009532:	617b      	str	r3, [r7, #20]
				 push_pixel(color);
 8009534:	693b      	ldr	r3, [r7, #16]
 8009536:	6978      	ldr	r0, [r7, #20]
 8009538:	4798      	blx	r3
			  for( i=0;i<actual_char_width;i++ )
 800953a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800953c:	3301      	adds	r3, #1
 800953e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8009540:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8009542:	69bb      	ldr	r3, [r7, #24]
 8009544:	429a      	cmp	r2, r3
 8009546:	d3b0      	bcc.n	80094aa <_UG_PutChar+0x29a>
			  }
			  index += font->char_width - actual_char_width;
 8009548:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800954a:	689b      	ldr	r3, [r3, #8]
 800954c:	461a      	mov	r2, r3
 800954e:	69bb      	ldr	r3, [r7, #24]
 8009550:	1ad3      	subs	r3, r2, r3
 8009552:	69fa      	ldr	r2, [r7, #28]
 8009554:	4413      	add	r3, r2
 8009556:	61fb      	str	r3, [r7, #28]
		   for( j=0;j<font->char_height;j++ )
 8009558:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800955a:	3301      	adds	r3, #1
 800955c:	63bb      	str	r3, [r7, #56]	; 0x38
 800955e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8009560:	68db      	ldr	r3, [r3, #12]
 8009562:	461a      	mov	r2, r3
 8009564:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009566:	4293      	cmp	r3, r2
 8009568:	d39c      	bcc.n	80094a4 <_UG_PutChar+0x294>
 800956a:	e0ef      	b.n	800974c <_UG_PutChar+0x53c>
	  }
   }
   else
   {
	   /*Not accelerated output*/
	   if (font->font_type == FONT_TYPE_1BPP)
 800956c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800956e:	791b      	ldrb	r3, [r3, #4]
 8009570:	2b00      	cmp	r3, #0
 8009572:	d162      	bne.n	800963a <_UG_PutChar+0x42a>
	   {
         index = (bt - font->start_char)* font->char_height * bn;
 8009574:	f897 2022 	ldrb.w	r2, [r7, #34]	; 0x22
 8009578:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800957a:	691b      	ldr	r3, [r3, #16]
 800957c:	1ad3      	subs	r3, r2, r3
 800957e:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8009580:	68d2      	ldr	r2, [r2, #12]
 8009582:	fb03 f202 	mul.w	r2, r3, r2
 8009586:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009588:	fb02 f303 	mul.w	r3, r2, r3
 800958c:	61fb      	str	r3, [r7, #28]
         for( j=0;j<font->char_height;j++ )
 800958e:	2300      	movs	r3, #0
 8009590:	63bb      	str	r3, [r7, #56]	; 0x38
 8009592:	e04b      	b.n	800962c <_UG_PutChar+0x41c>
         {
           xo = x;
 8009594:	68bb      	ldr	r3, [r7, #8]
 8009596:	633b      	str	r3, [r7, #48]	; 0x30
           c=actual_char_width;
 8009598:	69bb      	ldr	r3, [r7, #24]
 800959a:	62bb      	str	r3, [r7, #40]	; 0x28
           for( i=0;i<bn;i++ )
 800959c:	2300      	movs	r3, #0
 800959e:	63fb      	str	r3, [r7, #60]	; 0x3c
 80095a0:	e03a      	b.n	8009618 <_UG_PutChar+0x408>
           {
             b = font->p[index++];
 80095a2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80095a4:	681a      	ldr	r2, [r3, #0]
 80095a6:	69fb      	ldr	r3, [r7, #28]
 80095a8:	1c59      	adds	r1, r3, #1
 80095aa:	61f9      	str	r1, [r7, #28]
 80095ac:	4413      	add	r3, r2
 80095ae:	781b      	ldrb	r3, [r3, #0]
 80095b0:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
             for( k=0;(k<8) && c;k++ )
 80095b4:	2300      	movs	r3, #0
 80095b6:	637b      	str	r3, [r7, #52]	; 0x34
 80095b8:	e025      	b.n	8009606 <_UG_PutChar+0x3f6>
             {
               if( b & 0x01 )
 80095ba:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80095be:	f003 0301 	and.w	r3, r3, #1
 80095c2:	2b00      	cmp	r3, #0
 80095c4:	d00a      	beq.n	80095dc <_UG_PutChar+0x3cc>
               {
                  gui->pset(xo,yo,fc);
 80095c6:	4b04      	ldr	r3, [pc, #16]	; (80095d8 <_UG_PutChar+0x3c8>)
 80095c8:	681b      	ldr	r3, [r3, #0]
 80095ca:	681b      	ldr	r3, [r3, #0]
 80095cc:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80095ce:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80095d0:	683a      	ldr	r2, [r7, #0]
 80095d2:	4798      	blx	r3
 80095d4:	e009      	b.n	80095ea <_UG_PutChar+0x3da>
 80095d6:	bf00      	nop
 80095d8:	20000bc8 	.word	0x20000bc8
               }
               else
               {
                  gui->pset(xo,yo,bc);
 80095dc:	4b5d      	ldr	r3, [pc, #372]	; (8009754 <_UG_PutChar+0x544>)
 80095de:	681b      	ldr	r3, [r3, #0]
 80095e0:	681b      	ldr	r3, [r3, #0]
 80095e2:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80095e4:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80095e6:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 80095e8:	4798      	blx	r3
               }
               b >>= 1;
 80095ea:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80095ee:	085b      	lsrs	r3, r3, #1
 80095f0:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
               xo++;
 80095f4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80095f6:	3301      	adds	r3, #1
 80095f8:	633b      	str	r3, [r7, #48]	; 0x30
               c--;
 80095fa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80095fc:	3b01      	subs	r3, #1
 80095fe:	62bb      	str	r3, [r7, #40]	; 0x28
             for( k=0;(k<8) && c;k++ )
 8009600:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009602:	3301      	adds	r3, #1
 8009604:	637b      	str	r3, [r7, #52]	; 0x34
 8009606:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009608:	2b07      	cmp	r3, #7
 800960a:	d802      	bhi.n	8009612 <_UG_PutChar+0x402>
 800960c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800960e:	2b00      	cmp	r3, #0
 8009610:	d1d3      	bne.n	80095ba <_UG_PutChar+0x3aa>
           for( i=0;i<bn;i++ )
 8009612:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009614:	3301      	adds	r3, #1
 8009616:	63fb      	str	r3, [r7, #60]	; 0x3c
 8009618:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800961a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800961c:	429a      	cmp	r2, r3
 800961e:	d3c0      	bcc.n	80095a2 <_UG_PutChar+0x392>
             }
           }
           yo++;
 8009620:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009622:	3301      	adds	r3, #1
 8009624:	62fb      	str	r3, [r7, #44]	; 0x2c
         for( j=0;j<font->char_height;j++ )
 8009626:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009628:	3301      	adds	r3, #1
 800962a:	63bb      	str	r3, [r7, #56]	; 0x38
 800962c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800962e:	68db      	ldr	r3, [r3, #12]
 8009630:	461a      	mov	r2, r3
 8009632:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009634:	4293      	cmp	r3, r2
 8009636:	d3ad      	bcc.n	8009594 <_UG_PutChar+0x384>
 8009638:	e088      	b.n	800974c <_UG_PutChar+0x53c>
         }
      }
      else if (font->font_type == FONT_TYPE_8BPP)
 800963a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800963c:	791b      	ldrb	r3, [r3, #4]
 800963e:	2b01      	cmp	r3, #1
 8009640:	f040 8084 	bne.w	800974c <_UG_PutChar+0x53c>
      {
         index = (bt - font->start_char)* font->char_height * font->char_width;
 8009644:	f897 2022 	ldrb.w	r2, [r7, #34]	; 0x22
 8009648:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800964a:	691b      	ldr	r3, [r3, #16]
 800964c:	1ad3      	subs	r3, r2, r3
 800964e:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8009650:	68d2      	ldr	r2, [r2, #12]
 8009652:	fb02 f303 	mul.w	r3, r2, r3
 8009656:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8009658:	6892      	ldr	r2, [r2, #8]
 800965a:	fb02 f303 	mul.w	r3, r2, r3
 800965e:	61fb      	str	r3, [r7, #28]
         for( j=0;j<font->char_height;j++ )
 8009660:	2300      	movs	r3, #0
 8009662:	63bb      	str	r3, [r7, #56]	; 0x38
 8009664:	e068      	b.n	8009738 <_UG_PutChar+0x528>
         {
            xo = x;
 8009666:	68bb      	ldr	r3, [r7, #8]
 8009668:	633b      	str	r3, [r7, #48]	; 0x30
            for( i=0;i<actual_char_width;i++ )
 800966a:	2300      	movs	r3, #0
 800966c:	63fb      	str	r3, [r7, #60]	; 0x3c
 800966e:	e051      	b.n	8009714 <_UG_PutChar+0x504>
            {
               b = font->p[index++];
 8009670:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8009672:	681a      	ldr	r2, [r3, #0]
 8009674:	69fb      	ldr	r3, [r7, #28]
 8009676:	1c59      	adds	r1, r3, #1
 8009678:	61f9      	str	r1, [r7, #28]
 800967a:	4413      	add	r3, r2
 800967c:	781b      	ldrb	r3, [r3, #0]
 800967e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
               color = ((((fc & 0xFF) * b + (bc & 0xFF) * (256 - b)) >> 8) & 0xFF)        |     // Blue
 8009682:	683b      	ldr	r3, [r7, #0]
 8009684:	b2db      	uxtb	r3, r3
 8009686:	f897 2023 	ldrb.w	r2, [r7, #35]	; 0x23
 800968a:	fb03 f202 	mul.w	r2, r3, r2
 800968e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8009690:	b2db      	uxtb	r3, r3
 8009692:	f897 1023 	ldrb.w	r1, [r7, #35]	; 0x23
 8009696:	f5c1 7180 	rsb	r1, r1, #256	; 0x100
 800969a:	fb01 f303 	mul.w	r3, r1, r3
 800969e:	4413      	add	r3, r2
 80096a0:	0a1b      	lsrs	r3, r3, #8
 80096a2:	b2da      	uxtb	r2, r3
                       ((((fc & 0xFF00) * b + (bc & 0xFF00) * (256 - b)) >> 8)  & 0xFF00) |     // Green
 80096a4:	683b      	ldr	r3, [r7, #0]
 80096a6:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 80096aa:	f897 1023 	ldrb.w	r1, [r7, #35]	; 0x23
 80096ae:	fb03 f101 	mul.w	r1, r3, r1
 80096b2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80096b4:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 80096b8:	f897 0023 	ldrb.w	r0, [r7, #35]	; 0x23
 80096bc:	f5c0 7080 	rsb	r0, r0, #256	; 0x100
 80096c0:	fb00 f303 	mul.w	r3, r0, r3
 80096c4:	440b      	add	r3, r1
 80096c6:	0a1b      	lsrs	r3, r3, #8
 80096c8:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
               color = ((((fc & 0xFF) * b + (bc & 0xFF) * (256 - b)) >> 8) & 0xFF)        |     // Blue
 80096cc:	431a      	orrs	r2, r3
                       ((((fc & 0xFF0000) * b + (bc & 0xFF0000) * (256 - b)) >> 8) & 0xFF0000); // Red
 80096ce:	683b      	ldr	r3, [r7, #0]
 80096d0:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 80096d4:	f897 1023 	ldrb.w	r1, [r7, #35]	; 0x23
 80096d8:	fb03 f101 	mul.w	r1, r3, r1
 80096dc:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80096de:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 80096e2:	f897 0023 	ldrb.w	r0, [r7, #35]	; 0x23
 80096e6:	f5c0 7080 	rsb	r0, r0, #256	; 0x100
 80096ea:	fb00 f303 	mul.w	r3, r0, r3
 80096ee:	440b      	add	r3, r1
 80096f0:	0a1b      	lsrs	r3, r3, #8
 80096f2:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
               color = ((((fc & 0xFF) * b + (bc & 0xFF) * (256 - b)) >> 8) & 0xFF)        |     // Blue
 80096f6:	4313      	orrs	r3, r2
 80096f8:	617b      	str	r3, [r7, #20]
               gui->pset(xo,yo,color);
 80096fa:	4b16      	ldr	r3, [pc, #88]	; (8009754 <_UG_PutChar+0x544>)
 80096fc:	681b      	ldr	r3, [r3, #0]
 80096fe:	681b      	ldr	r3, [r3, #0]
 8009700:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8009702:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8009704:	697a      	ldr	r2, [r7, #20]
 8009706:	4798      	blx	r3
               xo++;
 8009708:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800970a:	3301      	adds	r3, #1
 800970c:	633b      	str	r3, [r7, #48]	; 0x30
            for( i=0;i<actual_char_width;i++ )
 800970e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009710:	3301      	adds	r3, #1
 8009712:	63fb      	str	r3, [r7, #60]	; 0x3c
 8009714:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8009716:	69bb      	ldr	r3, [r7, #24]
 8009718:	429a      	cmp	r2, r3
 800971a:	d3a9      	bcc.n	8009670 <_UG_PutChar+0x460>
            }
            index += font->char_width - actual_char_width;
 800971c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800971e:	689b      	ldr	r3, [r3, #8]
 8009720:	461a      	mov	r2, r3
 8009722:	69bb      	ldr	r3, [r7, #24]
 8009724:	1ad3      	subs	r3, r2, r3
 8009726:	69fa      	ldr	r2, [r7, #28]
 8009728:	4413      	add	r3, r2
 800972a:	61fb      	str	r3, [r7, #28]
            yo++;
 800972c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800972e:	3301      	adds	r3, #1
 8009730:	62fb      	str	r3, [r7, #44]	; 0x2c
         for( j=0;j<font->char_height;j++ )
 8009732:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009734:	3301      	adds	r3, #1
 8009736:	63bb      	str	r3, [r7, #56]	; 0x38
 8009738:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800973a:	68db      	ldr	r3, [r3, #12]
 800973c:	461a      	mov	r2, r3
 800973e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009740:	4293      	cmp	r3, r2
 8009742:	d390      	bcc.n	8009666 <_UG_PutChar+0x456>
 8009744:	e002      	b.n	800974c <_UG_PutChar+0x53c>
   if (bt < font->start_char || bt > font->end_char) return;
 8009746:	bf00      	nop
 8009748:	e000      	b.n	800974c <_UG_PutChar+0x53c>
   if ( !bn ) return;
 800974a:	bf00      	nop
         }
      }
   }
}
 800974c:	3744      	adds	r7, #68	; 0x44
 800974e:	46bd      	mov	sp, r7
 8009750:	bd90      	pop	{r4, r7, pc}
 8009752:	bf00      	nop
 8009754:	20000bc8 	.word	0x20000bc8

08009758 <__errno>:
 8009758:	4b01      	ldr	r3, [pc, #4]	; (8009760 <__errno+0x8>)
 800975a:	6818      	ldr	r0, [r3, #0]
 800975c:	4770      	bx	lr
 800975e:	bf00      	nop
 8009760:	2000002c 	.word	0x2000002c

08009764 <__libc_init_array>:
 8009764:	b570      	push	{r4, r5, r6, lr}
 8009766:	4d0d      	ldr	r5, [pc, #52]	; (800979c <__libc_init_array+0x38>)
 8009768:	4c0d      	ldr	r4, [pc, #52]	; (80097a0 <__libc_init_array+0x3c>)
 800976a:	1b64      	subs	r4, r4, r5
 800976c:	10a4      	asrs	r4, r4, #2
 800976e:	2600      	movs	r6, #0
 8009770:	42a6      	cmp	r6, r4
 8009772:	d109      	bne.n	8009788 <__libc_init_array+0x24>
 8009774:	4d0b      	ldr	r5, [pc, #44]	; (80097a4 <__libc_init_array+0x40>)
 8009776:	4c0c      	ldr	r4, [pc, #48]	; (80097a8 <__libc_init_array+0x44>)
 8009778:	f001 fa60 	bl	800ac3c <_init>
 800977c:	1b64      	subs	r4, r4, r5
 800977e:	10a4      	asrs	r4, r4, #2
 8009780:	2600      	movs	r6, #0
 8009782:	42a6      	cmp	r6, r4
 8009784:	d105      	bne.n	8009792 <__libc_init_array+0x2e>
 8009786:	bd70      	pop	{r4, r5, r6, pc}
 8009788:	f855 3b04 	ldr.w	r3, [r5], #4
 800978c:	4798      	blx	r3
 800978e:	3601      	adds	r6, #1
 8009790:	e7ee      	b.n	8009770 <__libc_init_array+0xc>
 8009792:	f855 3b04 	ldr.w	r3, [r5], #4
 8009796:	4798      	blx	r3
 8009798:	3601      	adds	r6, #1
 800979a:	e7f2      	b.n	8009782 <__libc_init_array+0x1e>
 800979c:	0807f1bc 	.word	0x0807f1bc
 80097a0:	0807f1bc 	.word	0x0807f1bc
 80097a4:	0807f1bc 	.word	0x0807f1bc
 80097a8:	0807f1c0 	.word	0x0807f1c0

080097ac <malloc>:
 80097ac:	4b02      	ldr	r3, [pc, #8]	; (80097b8 <malloc+0xc>)
 80097ae:	4601      	mov	r1, r0
 80097b0:	6818      	ldr	r0, [r3, #0]
 80097b2:	f000 b87f 	b.w	80098b4 <_malloc_r>
 80097b6:	bf00      	nop
 80097b8:	2000002c 	.word	0x2000002c

080097bc <free>:
 80097bc:	4b02      	ldr	r3, [pc, #8]	; (80097c8 <free+0xc>)
 80097be:	4601      	mov	r1, r0
 80097c0:	6818      	ldr	r0, [r3, #0]
 80097c2:	f000 b80b 	b.w	80097dc <_free_r>
 80097c6:	bf00      	nop
 80097c8:	2000002c 	.word	0x2000002c

080097cc <memset>:
 80097cc:	4402      	add	r2, r0
 80097ce:	4603      	mov	r3, r0
 80097d0:	4293      	cmp	r3, r2
 80097d2:	d100      	bne.n	80097d6 <memset+0xa>
 80097d4:	4770      	bx	lr
 80097d6:	f803 1b01 	strb.w	r1, [r3], #1
 80097da:	e7f9      	b.n	80097d0 <memset+0x4>

080097dc <_free_r>:
 80097dc:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80097de:	2900      	cmp	r1, #0
 80097e0:	d044      	beq.n	800986c <_free_r+0x90>
 80097e2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80097e6:	9001      	str	r0, [sp, #4]
 80097e8:	2b00      	cmp	r3, #0
 80097ea:	f1a1 0404 	sub.w	r4, r1, #4
 80097ee:	bfb8      	it	lt
 80097f0:	18e4      	addlt	r4, r4, r3
 80097f2:	f000 fcc1 	bl	800a178 <__malloc_lock>
 80097f6:	4a1e      	ldr	r2, [pc, #120]	; (8009870 <_free_r+0x94>)
 80097f8:	9801      	ldr	r0, [sp, #4]
 80097fa:	6813      	ldr	r3, [r2, #0]
 80097fc:	b933      	cbnz	r3, 800980c <_free_r+0x30>
 80097fe:	6063      	str	r3, [r4, #4]
 8009800:	6014      	str	r4, [r2, #0]
 8009802:	b003      	add	sp, #12
 8009804:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8009808:	f000 bcbc 	b.w	800a184 <__malloc_unlock>
 800980c:	42a3      	cmp	r3, r4
 800980e:	d908      	bls.n	8009822 <_free_r+0x46>
 8009810:	6825      	ldr	r5, [r4, #0]
 8009812:	1961      	adds	r1, r4, r5
 8009814:	428b      	cmp	r3, r1
 8009816:	bf01      	itttt	eq
 8009818:	6819      	ldreq	r1, [r3, #0]
 800981a:	685b      	ldreq	r3, [r3, #4]
 800981c:	1949      	addeq	r1, r1, r5
 800981e:	6021      	streq	r1, [r4, #0]
 8009820:	e7ed      	b.n	80097fe <_free_r+0x22>
 8009822:	461a      	mov	r2, r3
 8009824:	685b      	ldr	r3, [r3, #4]
 8009826:	b10b      	cbz	r3, 800982c <_free_r+0x50>
 8009828:	42a3      	cmp	r3, r4
 800982a:	d9fa      	bls.n	8009822 <_free_r+0x46>
 800982c:	6811      	ldr	r1, [r2, #0]
 800982e:	1855      	adds	r5, r2, r1
 8009830:	42a5      	cmp	r5, r4
 8009832:	d10b      	bne.n	800984c <_free_r+0x70>
 8009834:	6824      	ldr	r4, [r4, #0]
 8009836:	4421      	add	r1, r4
 8009838:	1854      	adds	r4, r2, r1
 800983a:	42a3      	cmp	r3, r4
 800983c:	6011      	str	r1, [r2, #0]
 800983e:	d1e0      	bne.n	8009802 <_free_r+0x26>
 8009840:	681c      	ldr	r4, [r3, #0]
 8009842:	685b      	ldr	r3, [r3, #4]
 8009844:	6053      	str	r3, [r2, #4]
 8009846:	4421      	add	r1, r4
 8009848:	6011      	str	r1, [r2, #0]
 800984a:	e7da      	b.n	8009802 <_free_r+0x26>
 800984c:	d902      	bls.n	8009854 <_free_r+0x78>
 800984e:	230c      	movs	r3, #12
 8009850:	6003      	str	r3, [r0, #0]
 8009852:	e7d6      	b.n	8009802 <_free_r+0x26>
 8009854:	6825      	ldr	r5, [r4, #0]
 8009856:	1961      	adds	r1, r4, r5
 8009858:	428b      	cmp	r3, r1
 800985a:	bf04      	itt	eq
 800985c:	6819      	ldreq	r1, [r3, #0]
 800985e:	685b      	ldreq	r3, [r3, #4]
 8009860:	6063      	str	r3, [r4, #4]
 8009862:	bf04      	itt	eq
 8009864:	1949      	addeq	r1, r1, r5
 8009866:	6021      	streq	r1, [r4, #0]
 8009868:	6054      	str	r4, [r2, #4]
 800986a:	e7ca      	b.n	8009802 <_free_r+0x26>
 800986c:	b003      	add	sp, #12
 800986e:	bd30      	pop	{r4, r5, pc}
 8009870:	20000bcc 	.word	0x20000bcc

08009874 <sbrk_aligned>:
 8009874:	b570      	push	{r4, r5, r6, lr}
 8009876:	4e0e      	ldr	r6, [pc, #56]	; (80098b0 <sbrk_aligned+0x3c>)
 8009878:	460c      	mov	r4, r1
 800987a:	6831      	ldr	r1, [r6, #0]
 800987c:	4605      	mov	r5, r0
 800987e:	b911      	cbnz	r1, 8009886 <sbrk_aligned+0x12>
 8009880:	f000 f8a4 	bl	80099cc <_sbrk_r>
 8009884:	6030      	str	r0, [r6, #0]
 8009886:	4621      	mov	r1, r4
 8009888:	4628      	mov	r0, r5
 800988a:	f000 f89f 	bl	80099cc <_sbrk_r>
 800988e:	1c43      	adds	r3, r0, #1
 8009890:	d00a      	beq.n	80098a8 <sbrk_aligned+0x34>
 8009892:	1cc4      	adds	r4, r0, #3
 8009894:	f024 0403 	bic.w	r4, r4, #3
 8009898:	42a0      	cmp	r0, r4
 800989a:	d007      	beq.n	80098ac <sbrk_aligned+0x38>
 800989c:	1a21      	subs	r1, r4, r0
 800989e:	4628      	mov	r0, r5
 80098a0:	f000 f894 	bl	80099cc <_sbrk_r>
 80098a4:	3001      	adds	r0, #1
 80098a6:	d101      	bne.n	80098ac <sbrk_aligned+0x38>
 80098a8:	f04f 34ff 	mov.w	r4, #4294967295
 80098ac:	4620      	mov	r0, r4
 80098ae:	bd70      	pop	{r4, r5, r6, pc}
 80098b0:	20000bd0 	.word	0x20000bd0

080098b4 <_malloc_r>:
 80098b4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80098b8:	1ccd      	adds	r5, r1, #3
 80098ba:	f025 0503 	bic.w	r5, r5, #3
 80098be:	3508      	adds	r5, #8
 80098c0:	2d0c      	cmp	r5, #12
 80098c2:	bf38      	it	cc
 80098c4:	250c      	movcc	r5, #12
 80098c6:	2d00      	cmp	r5, #0
 80098c8:	4607      	mov	r7, r0
 80098ca:	db01      	blt.n	80098d0 <_malloc_r+0x1c>
 80098cc:	42a9      	cmp	r1, r5
 80098ce:	d905      	bls.n	80098dc <_malloc_r+0x28>
 80098d0:	230c      	movs	r3, #12
 80098d2:	603b      	str	r3, [r7, #0]
 80098d4:	2600      	movs	r6, #0
 80098d6:	4630      	mov	r0, r6
 80098d8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80098dc:	4e2e      	ldr	r6, [pc, #184]	; (8009998 <_malloc_r+0xe4>)
 80098de:	f000 fc4b 	bl	800a178 <__malloc_lock>
 80098e2:	6833      	ldr	r3, [r6, #0]
 80098e4:	461c      	mov	r4, r3
 80098e6:	bb34      	cbnz	r4, 8009936 <_malloc_r+0x82>
 80098e8:	4629      	mov	r1, r5
 80098ea:	4638      	mov	r0, r7
 80098ec:	f7ff ffc2 	bl	8009874 <sbrk_aligned>
 80098f0:	1c43      	adds	r3, r0, #1
 80098f2:	4604      	mov	r4, r0
 80098f4:	d14d      	bne.n	8009992 <_malloc_r+0xde>
 80098f6:	6834      	ldr	r4, [r6, #0]
 80098f8:	4626      	mov	r6, r4
 80098fa:	2e00      	cmp	r6, #0
 80098fc:	d140      	bne.n	8009980 <_malloc_r+0xcc>
 80098fe:	6823      	ldr	r3, [r4, #0]
 8009900:	4631      	mov	r1, r6
 8009902:	4638      	mov	r0, r7
 8009904:	eb04 0803 	add.w	r8, r4, r3
 8009908:	f000 f860 	bl	80099cc <_sbrk_r>
 800990c:	4580      	cmp	r8, r0
 800990e:	d13a      	bne.n	8009986 <_malloc_r+0xd2>
 8009910:	6821      	ldr	r1, [r4, #0]
 8009912:	3503      	adds	r5, #3
 8009914:	1a6d      	subs	r5, r5, r1
 8009916:	f025 0503 	bic.w	r5, r5, #3
 800991a:	3508      	adds	r5, #8
 800991c:	2d0c      	cmp	r5, #12
 800991e:	bf38      	it	cc
 8009920:	250c      	movcc	r5, #12
 8009922:	4629      	mov	r1, r5
 8009924:	4638      	mov	r0, r7
 8009926:	f7ff ffa5 	bl	8009874 <sbrk_aligned>
 800992a:	3001      	adds	r0, #1
 800992c:	d02b      	beq.n	8009986 <_malloc_r+0xd2>
 800992e:	6823      	ldr	r3, [r4, #0]
 8009930:	442b      	add	r3, r5
 8009932:	6023      	str	r3, [r4, #0]
 8009934:	e00e      	b.n	8009954 <_malloc_r+0xa0>
 8009936:	6822      	ldr	r2, [r4, #0]
 8009938:	1b52      	subs	r2, r2, r5
 800993a:	d41e      	bmi.n	800997a <_malloc_r+0xc6>
 800993c:	2a0b      	cmp	r2, #11
 800993e:	d916      	bls.n	800996e <_malloc_r+0xba>
 8009940:	1961      	adds	r1, r4, r5
 8009942:	42a3      	cmp	r3, r4
 8009944:	6025      	str	r5, [r4, #0]
 8009946:	bf18      	it	ne
 8009948:	6059      	strne	r1, [r3, #4]
 800994a:	6863      	ldr	r3, [r4, #4]
 800994c:	bf08      	it	eq
 800994e:	6031      	streq	r1, [r6, #0]
 8009950:	5162      	str	r2, [r4, r5]
 8009952:	604b      	str	r3, [r1, #4]
 8009954:	4638      	mov	r0, r7
 8009956:	f104 060b 	add.w	r6, r4, #11
 800995a:	f000 fc13 	bl	800a184 <__malloc_unlock>
 800995e:	f026 0607 	bic.w	r6, r6, #7
 8009962:	1d23      	adds	r3, r4, #4
 8009964:	1af2      	subs	r2, r6, r3
 8009966:	d0b6      	beq.n	80098d6 <_malloc_r+0x22>
 8009968:	1b9b      	subs	r3, r3, r6
 800996a:	50a3      	str	r3, [r4, r2]
 800996c:	e7b3      	b.n	80098d6 <_malloc_r+0x22>
 800996e:	6862      	ldr	r2, [r4, #4]
 8009970:	42a3      	cmp	r3, r4
 8009972:	bf0c      	ite	eq
 8009974:	6032      	streq	r2, [r6, #0]
 8009976:	605a      	strne	r2, [r3, #4]
 8009978:	e7ec      	b.n	8009954 <_malloc_r+0xa0>
 800997a:	4623      	mov	r3, r4
 800997c:	6864      	ldr	r4, [r4, #4]
 800997e:	e7b2      	b.n	80098e6 <_malloc_r+0x32>
 8009980:	4634      	mov	r4, r6
 8009982:	6876      	ldr	r6, [r6, #4]
 8009984:	e7b9      	b.n	80098fa <_malloc_r+0x46>
 8009986:	230c      	movs	r3, #12
 8009988:	603b      	str	r3, [r7, #0]
 800998a:	4638      	mov	r0, r7
 800998c:	f000 fbfa 	bl	800a184 <__malloc_unlock>
 8009990:	e7a1      	b.n	80098d6 <_malloc_r+0x22>
 8009992:	6025      	str	r5, [r4, #0]
 8009994:	e7de      	b.n	8009954 <_malloc_r+0xa0>
 8009996:	bf00      	nop
 8009998:	20000bcc 	.word	0x20000bcc

0800999c <iprintf>:
 800999c:	b40f      	push	{r0, r1, r2, r3}
 800999e:	4b0a      	ldr	r3, [pc, #40]	; (80099c8 <iprintf+0x2c>)
 80099a0:	b513      	push	{r0, r1, r4, lr}
 80099a2:	681c      	ldr	r4, [r3, #0]
 80099a4:	b124      	cbz	r4, 80099b0 <iprintf+0x14>
 80099a6:	69a3      	ldr	r3, [r4, #24]
 80099a8:	b913      	cbnz	r3, 80099b0 <iprintf+0x14>
 80099aa:	4620      	mov	r0, r4
 80099ac:	f000 fade 	bl	8009f6c <__sinit>
 80099b0:	ab05      	add	r3, sp, #20
 80099b2:	9a04      	ldr	r2, [sp, #16]
 80099b4:	68a1      	ldr	r1, [r4, #8]
 80099b6:	9301      	str	r3, [sp, #4]
 80099b8:	4620      	mov	r0, r4
 80099ba:	f000 fd6f 	bl	800a49c <_vfiprintf_r>
 80099be:	b002      	add	sp, #8
 80099c0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80099c4:	b004      	add	sp, #16
 80099c6:	4770      	bx	lr
 80099c8:	2000002c 	.word	0x2000002c

080099cc <_sbrk_r>:
 80099cc:	b538      	push	{r3, r4, r5, lr}
 80099ce:	4d06      	ldr	r5, [pc, #24]	; (80099e8 <_sbrk_r+0x1c>)
 80099d0:	2300      	movs	r3, #0
 80099d2:	4604      	mov	r4, r0
 80099d4:	4608      	mov	r0, r1
 80099d6:	602b      	str	r3, [r5, #0]
 80099d8:	f7f9 f8c0 	bl	8002b5c <_sbrk>
 80099dc:	1c43      	adds	r3, r0, #1
 80099de:	d102      	bne.n	80099e6 <_sbrk_r+0x1a>
 80099e0:	682b      	ldr	r3, [r5, #0]
 80099e2:	b103      	cbz	r3, 80099e6 <_sbrk_r+0x1a>
 80099e4:	6023      	str	r3, [r4, #0]
 80099e6:	bd38      	pop	{r3, r4, r5, pc}
 80099e8:	20000bd8 	.word	0x20000bd8

080099ec <setvbuf>:
 80099ec:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80099f0:	461d      	mov	r5, r3
 80099f2:	4b5d      	ldr	r3, [pc, #372]	; (8009b68 <setvbuf+0x17c>)
 80099f4:	681f      	ldr	r7, [r3, #0]
 80099f6:	4604      	mov	r4, r0
 80099f8:	460e      	mov	r6, r1
 80099fa:	4690      	mov	r8, r2
 80099fc:	b127      	cbz	r7, 8009a08 <setvbuf+0x1c>
 80099fe:	69bb      	ldr	r3, [r7, #24]
 8009a00:	b913      	cbnz	r3, 8009a08 <setvbuf+0x1c>
 8009a02:	4638      	mov	r0, r7
 8009a04:	f000 fab2 	bl	8009f6c <__sinit>
 8009a08:	4b58      	ldr	r3, [pc, #352]	; (8009b6c <setvbuf+0x180>)
 8009a0a:	429c      	cmp	r4, r3
 8009a0c:	d167      	bne.n	8009ade <setvbuf+0xf2>
 8009a0e:	687c      	ldr	r4, [r7, #4]
 8009a10:	f1b8 0f02 	cmp.w	r8, #2
 8009a14:	d006      	beq.n	8009a24 <setvbuf+0x38>
 8009a16:	f1b8 0f01 	cmp.w	r8, #1
 8009a1a:	f200 809f 	bhi.w	8009b5c <setvbuf+0x170>
 8009a1e:	2d00      	cmp	r5, #0
 8009a20:	f2c0 809c 	blt.w	8009b5c <setvbuf+0x170>
 8009a24:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8009a26:	07db      	lsls	r3, r3, #31
 8009a28:	d405      	bmi.n	8009a36 <setvbuf+0x4a>
 8009a2a:	89a3      	ldrh	r3, [r4, #12]
 8009a2c:	0598      	lsls	r0, r3, #22
 8009a2e:	d402      	bmi.n	8009a36 <setvbuf+0x4a>
 8009a30:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009a32:	f000 fb39 	bl	800a0a8 <__retarget_lock_acquire_recursive>
 8009a36:	4621      	mov	r1, r4
 8009a38:	4638      	mov	r0, r7
 8009a3a:	f000 fa03 	bl	8009e44 <_fflush_r>
 8009a3e:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8009a40:	b141      	cbz	r1, 8009a54 <setvbuf+0x68>
 8009a42:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009a46:	4299      	cmp	r1, r3
 8009a48:	d002      	beq.n	8009a50 <setvbuf+0x64>
 8009a4a:	4638      	mov	r0, r7
 8009a4c:	f7ff fec6 	bl	80097dc <_free_r>
 8009a50:	2300      	movs	r3, #0
 8009a52:	6363      	str	r3, [r4, #52]	; 0x34
 8009a54:	2300      	movs	r3, #0
 8009a56:	61a3      	str	r3, [r4, #24]
 8009a58:	6063      	str	r3, [r4, #4]
 8009a5a:	89a3      	ldrh	r3, [r4, #12]
 8009a5c:	0619      	lsls	r1, r3, #24
 8009a5e:	d503      	bpl.n	8009a68 <setvbuf+0x7c>
 8009a60:	6921      	ldr	r1, [r4, #16]
 8009a62:	4638      	mov	r0, r7
 8009a64:	f7ff feba 	bl	80097dc <_free_r>
 8009a68:	89a3      	ldrh	r3, [r4, #12]
 8009a6a:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
 8009a6e:	f023 0303 	bic.w	r3, r3, #3
 8009a72:	f1b8 0f02 	cmp.w	r8, #2
 8009a76:	81a3      	strh	r3, [r4, #12]
 8009a78:	d06c      	beq.n	8009b54 <setvbuf+0x168>
 8009a7a:	ab01      	add	r3, sp, #4
 8009a7c:	466a      	mov	r2, sp
 8009a7e:	4621      	mov	r1, r4
 8009a80:	4638      	mov	r0, r7
 8009a82:	f000 fb13 	bl	800a0ac <__swhatbuf_r>
 8009a86:	89a3      	ldrh	r3, [r4, #12]
 8009a88:	4318      	orrs	r0, r3
 8009a8a:	81a0      	strh	r0, [r4, #12]
 8009a8c:	2d00      	cmp	r5, #0
 8009a8e:	d130      	bne.n	8009af2 <setvbuf+0x106>
 8009a90:	9d00      	ldr	r5, [sp, #0]
 8009a92:	4628      	mov	r0, r5
 8009a94:	f7ff fe8a 	bl	80097ac <malloc>
 8009a98:	4606      	mov	r6, r0
 8009a9a:	2800      	cmp	r0, #0
 8009a9c:	d155      	bne.n	8009b4a <setvbuf+0x15e>
 8009a9e:	f8dd 9000 	ldr.w	r9, [sp]
 8009aa2:	45a9      	cmp	r9, r5
 8009aa4:	d14a      	bne.n	8009b3c <setvbuf+0x150>
 8009aa6:	f04f 35ff 	mov.w	r5, #4294967295
 8009aaa:	2200      	movs	r2, #0
 8009aac:	60a2      	str	r2, [r4, #8]
 8009aae:	f104 0247 	add.w	r2, r4, #71	; 0x47
 8009ab2:	6022      	str	r2, [r4, #0]
 8009ab4:	6122      	str	r2, [r4, #16]
 8009ab6:	2201      	movs	r2, #1
 8009ab8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009abc:	6162      	str	r2, [r4, #20]
 8009abe:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8009ac0:	f043 0302 	orr.w	r3, r3, #2
 8009ac4:	07d2      	lsls	r2, r2, #31
 8009ac6:	81a3      	strh	r3, [r4, #12]
 8009ac8:	d405      	bmi.n	8009ad6 <setvbuf+0xea>
 8009aca:	f413 7f00 	tst.w	r3, #512	; 0x200
 8009ace:	d102      	bne.n	8009ad6 <setvbuf+0xea>
 8009ad0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009ad2:	f000 faea 	bl	800a0aa <__retarget_lock_release_recursive>
 8009ad6:	4628      	mov	r0, r5
 8009ad8:	b003      	add	sp, #12
 8009ada:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009ade:	4b24      	ldr	r3, [pc, #144]	; (8009b70 <setvbuf+0x184>)
 8009ae0:	429c      	cmp	r4, r3
 8009ae2:	d101      	bne.n	8009ae8 <setvbuf+0xfc>
 8009ae4:	68bc      	ldr	r4, [r7, #8]
 8009ae6:	e793      	b.n	8009a10 <setvbuf+0x24>
 8009ae8:	4b22      	ldr	r3, [pc, #136]	; (8009b74 <setvbuf+0x188>)
 8009aea:	429c      	cmp	r4, r3
 8009aec:	bf08      	it	eq
 8009aee:	68fc      	ldreq	r4, [r7, #12]
 8009af0:	e78e      	b.n	8009a10 <setvbuf+0x24>
 8009af2:	2e00      	cmp	r6, #0
 8009af4:	d0cd      	beq.n	8009a92 <setvbuf+0xa6>
 8009af6:	69bb      	ldr	r3, [r7, #24]
 8009af8:	b913      	cbnz	r3, 8009b00 <setvbuf+0x114>
 8009afa:	4638      	mov	r0, r7
 8009afc:	f000 fa36 	bl	8009f6c <__sinit>
 8009b00:	f1b8 0f01 	cmp.w	r8, #1
 8009b04:	bf08      	it	eq
 8009b06:	89a3      	ldrheq	r3, [r4, #12]
 8009b08:	6026      	str	r6, [r4, #0]
 8009b0a:	bf04      	itt	eq
 8009b0c:	f043 0301 	orreq.w	r3, r3, #1
 8009b10:	81a3      	strheq	r3, [r4, #12]
 8009b12:	89a2      	ldrh	r2, [r4, #12]
 8009b14:	f012 0308 	ands.w	r3, r2, #8
 8009b18:	e9c4 6504 	strd	r6, r5, [r4, #16]
 8009b1c:	d01c      	beq.n	8009b58 <setvbuf+0x16c>
 8009b1e:	07d3      	lsls	r3, r2, #31
 8009b20:	bf41      	itttt	mi
 8009b22:	2300      	movmi	r3, #0
 8009b24:	426d      	negmi	r5, r5
 8009b26:	60a3      	strmi	r3, [r4, #8]
 8009b28:	61a5      	strmi	r5, [r4, #24]
 8009b2a:	bf58      	it	pl
 8009b2c:	60a5      	strpl	r5, [r4, #8]
 8009b2e:	6e65      	ldr	r5, [r4, #100]	; 0x64
 8009b30:	f015 0501 	ands.w	r5, r5, #1
 8009b34:	d115      	bne.n	8009b62 <setvbuf+0x176>
 8009b36:	f412 7f00 	tst.w	r2, #512	; 0x200
 8009b3a:	e7c8      	b.n	8009ace <setvbuf+0xe2>
 8009b3c:	4648      	mov	r0, r9
 8009b3e:	f7ff fe35 	bl	80097ac <malloc>
 8009b42:	4606      	mov	r6, r0
 8009b44:	2800      	cmp	r0, #0
 8009b46:	d0ae      	beq.n	8009aa6 <setvbuf+0xba>
 8009b48:	464d      	mov	r5, r9
 8009b4a:	89a3      	ldrh	r3, [r4, #12]
 8009b4c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009b50:	81a3      	strh	r3, [r4, #12]
 8009b52:	e7d0      	b.n	8009af6 <setvbuf+0x10a>
 8009b54:	2500      	movs	r5, #0
 8009b56:	e7a8      	b.n	8009aaa <setvbuf+0xbe>
 8009b58:	60a3      	str	r3, [r4, #8]
 8009b5a:	e7e8      	b.n	8009b2e <setvbuf+0x142>
 8009b5c:	f04f 35ff 	mov.w	r5, #4294967295
 8009b60:	e7b9      	b.n	8009ad6 <setvbuf+0xea>
 8009b62:	2500      	movs	r5, #0
 8009b64:	e7b7      	b.n	8009ad6 <setvbuf+0xea>
 8009b66:	bf00      	nop
 8009b68:	2000002c 	.word	0x2000002c
 8009b6c:	0807f148 	.word	0x0807f148
 8009b70:	0807f168 	.word	0x0807f168
 8009b74:	0807f128 	.word	0x0807f128

08009b78 <siprintf>:
 8009b78:	b40e      	push	{r1, r2, r3}
 8009b7a:	b500      	push	{lr}
 8009b7c:	b09c      	sub	sp, #112	; 0x70
 8009b7e:	ab1d      	add	r3, sp, #116	; 0x74
 8009b80:	9002      	str	r0, [sp, #8]
 8009b82:	9006      	str	r0, [sp, #24]
 8009b84:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8009b88:	4809      	ldr	r0, [pc, #36]	; (8009bb0 <siprintf+0x38>)
 8009b8a:	9107      	str	r1, [sp, #28]
 8009b8c:	9104      	str	r1, [sp, #16]
 8009b8e:	4909      	ldr	r1, [pc, #36]	; (8009bb4 <siprintf+0x3c>)
 8009b90:	f853 2b04 	ldr.w	r2, [r3], #4
 8009b94:	9105      	str	r1, [sp, #20]
 8009b96:	6800      	ldr	r0, [r0, #0]
 8009b98:	9301      	str	r3, [sp, #4]
 8009b9a:	a902      	add	r1, sp, #8
 8009b9c:	f000 fb54 	bl	800a248 <_svfiprintf_r>
 8009ba0:	9b02      	ldr	r3, [sp, #8]
 8009ba2:	2200      	movs	r2, #0
 8009ba4:	701a      	strb	r2, [r3, #0]
 8009ba6:	b01c      	add	sp, #112	; 0x70
 8009ba8:	f85d eb04 	ldr.w	lr, [sp], #4
 8009bac:	b003      	add	sp, #12
 8009bae:	4770      	bx	lr
 8009bb0:	2000002c 	.word	0x2000002c
 8009bb4:	ffff0208 	.word	0xffff0208

08009bb8 <__swbuf_r>:
 8009bb8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009bba:	460e      	mov	r6, r1
 8009bbc:	4614      	mov	r4, r2
 8009bbe:	4605      	mov	r5, r0
 8009bc0:	b118      	cbz	r0, 8009bca <__swbuf_r+0x12>
 8009bc2:	6983      	ldr	r3, [r0, #24]
 8009bc4:	b90b      	cbnz	r3, 8009bca <__swbuf_r+0x12>
 8009bc6:	f000 f9d1 	bl	8009f6c <__sinit>
 8009bca:	4b21      	ldr	r3, [pc, #132]	; (8009c50 <__swbuf_r+0x98>)
 8009bcc:	429c      	cmp	r4, r3
 8009bce:	d12b      	bne.n	8009c28 <__swbuf_r+0x70>
 8009bd0:	686c      	ldr	r4, [r5, #4]
 8009bd2:	69a3      	ldr	r3, [r4, #24]
 8009bd4:	60a3      	str	r3, [r4, #8]
 8009bd6:	89a3      	ldrh	r3, [r4, #12]
 8009bd8:	071a      	lsls	r2, r3, #28
 8009bda:	d52f      	bpl.n	8009c3c <__swbuf_r+0x84>
 8009bdc:	6923      	ldr	r3, [r4, #16]
 8009bde:	b36b      	cbz	r3, 8009c3c <__swbuf_r+0x84>
 8009be0:	6923      	ldr	r3, [r4, #16]
 8009be2:	6820      	ldr	r0, [r4, #0]
 8009be4:	1ac0      	subs	r0, r0, r3
 8009be6:	6963      	ldr	r3, [r4, #20]
 8009be8:	b2f6      	uxtb	r6, r6
 8009bea:	4283      	cmp	r3, r0
 8009bec:	4637      	mov	r7, r6
 8009bee:	dc04      	bgt.n	8009bfa <__swbuf_r+0x42>
 8009bf0:	4621      	mov	r1, r4
 8009bf2:	4628      	mov	r0, r5
 8009bf4:	f000 f926 	bl	8009e44 <_fflush_r>
 8009bf8:	bb30      	cbnz	r0, 8009c48 <__swbuf_r+0x90>
 8009bfa:	68a3      	ldr	r3, [r4, #8]
 8009bfc:	3b01      	subs	r3, #1
 8009bfe:	60a3      	str	r3, [r4, #8]
 8009c00:	6823      	ldr	r3, [r4, #0]
 8009c02:	1c5a      	adds	r2, r3, #1
 8009c04:	6022      	str	r2, [r4, #0]
 8009c06:	701e      	strb	r6, [r3, #0]
 8009c08:	6963      	ldr	r3, [r4, #20]
 8009c0a:	3001      	adds	r0, #1
 8009c0c:	4283      	cmp	r3, r0
 8009c0e:	d004      	beq.n	8009c1a <__swbuf_r+0x62>
 8009c10:	89a3      	ldrh	r3, [r4, #12]
 8009c12:	07db      	lsls	r3, r3, #31
 8009c14:	d506      	bpl.n	8009c24 <__swbuf_r+0x6c>
 8009c16:	2e0a      	cmp	r6, #10
 8009c18:	d104      	bne.n	8009c24 <__swbuf_r+0x6c>
 8009c1a:	4621      	mov	r1, r4
 8009c1c:	4628      	mov	r0, r5
 8009c1e:	f000 f911 	bl	8009e44 <_fflush_r>
 8009c22:	b988      	cbnz	r0, 8009c48 <__swbuf_r+0x90>
 8009c24:	4638      	mov	r0, r7
 8009c26:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009c28:	4b0a      	ldr	r3, [pc, #40]	; (8009c54 <__swbuf_r+0x9c>)
 8009c2a:	429c      	cmp	r4, r3
 8009c2c:	d101      	bne.n	8009c32 <__swbuf_r+0x7a>
 8009c2e:	68ac      	ldr	r4, [r5, #8]
 8009c30:	e7cf      	b.n	8009bd2 <__swbuf_r+0x1a>
 8009c32:	4b09      	ldr	r3, [pc, #36]	; (8009c58 <__swbuf_r+0xa0>)
 8009c34:	429c      	cmp	r4, r3
 8009c36:	bf08      	it	eq
 8009c38:	68ec      	ldreq	r4, [r5, #12]
 8009c3a:	e7ca      	b.n	8009bd2 <__swbuf_r+0x1a>
 8009c3c:	4621      	mov	r1, r4
 8009c3e:	4628      	mov	r0, r5
 8009c40:	f000 f80c 	bl	8009c5c <__swsetup_r>
 8009c44:	2800      	cmp	r0, #0
 8009c46:	d0cb      	beq.n	8009be0 <__swbuf_r+0x28>
 8009c48:	f04f 37ff 	mov.w	r7, #4294967295
 8009c4c:	e7ea      	b.n	8009c24 <__swbuf_r+0x6c>
 8009c4e:	bf00      	nop
 8009c50:	0807f148 	.word	0x0807f148
 8009c54:	0807f168 	.word	0x0807f168
 8009c58:	0807f128 	.word	0x0807f128

08009c5c <__swsetup_r>:
 8009c5c:	4b32      	ldr	r3, [pc, #200]	; (8009d28 <__swsetup_r+0xcc>)
 8009c5e:	b570      	push	{r4, r5, r6, lr}
 8009c60:	681d      	ldr	r5, [r3, #0]
 8009c62:	4606      	mov	r6, r0
 8009c64:	460c      	mov	r4, r1
 8009c66:	b125      	cbz	r5, 8009c72 <__swsetup_r+0x16>
 8009c68:	69ab      	ldr	r3, [r5, #24]
 8009c6a:	b913      	cbnz	r3, 8009c72 <__swsetup_r+0x16>
 8009c6c:	4628      	mov	r0, r5
 8009c6e:	f000 f97d 	bl	8009f6c <__sinit>
 8009c72:	4b2e      	ldr	r3, [pc, #184]	; (8009d2c <__swsetup_r+0xd0>)
 8009c74:	429c      	cmp	r4, r3
 8009c76:	d10f      	bne.n	8009c98 <__swsetup_r+0x3c>
 8009c78:	686c      	ldr	r4, [r5, #4]
 8009c7a:	89a3      	ldrh	r3, [r4, #12]
 8009c7c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8009c80:	0719      	lsls	r1, r3, #28
 8009c82:	d42c      	bmi.n	8009cde <__swsetup_r+0x82>
 8009c84:	06dd      	lsls	r5, r3, #27
 8009c86:	d411      	bmi.n	8009cac <__swsetup_r+0x50>
 8009c88:	2309      	movs	r3, #9
 8009c8a:	6033      	str	r3, [r6, #0]
 8009c8c:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8009c90:	81a3      	strh	r3, [r4, #12]
 8009c92:	f04f 30ff 	mov.w	r0, #4294967295
 8009c96:	e03e      	b.n	8009d16 <__swsetup_r+0xba>
 8009c98:	4b25      	ldr	r3, [pc, #148]	; (8009d30 <__swsetup_r+0xd4>)
 8009c9a:	429c      	cmp	r4, r3
 8009c9c:	d101      	bne.n	8009ca2 <__swsetup_r+0x46>
 8009c9e:	68ac      	ldr	r4, [r5, #8]
 8009ca0:	e7eb      	b.n	8009c7a <__swsetup_r+0x1e>
 8009ca2:	4b24      	ldr	r3, [pc, #144]	; (8009d34 <__swsetup_r+0xd8>)
 8009ca4:	429c      	cmp	r4, r3
 8009ca6:	bf08      	it	eq
 8009ca8:	68ec      	ldreq	r4, [r5, #12]
 8009caa:	e7e6      	b.n	8009c7a <__swsetup_r+0x1e>
 8009cac:	0758      	lsls	r0, r3, #29
 8009cae:	d512      	bpl.n	8009cd6 <__swsetup_r+0x7a>
 8009cb0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8009cb2:	b141      	cbz	r1, 8009cc6 <__swsetup_r+0x6a>
 8009cb4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009cb8:	4299      	cmp	r1, r3
 8009cba:	d002      	beq.n	8009cc2 <__swsetup_r+0x66>
 8009cbc:	4630      	mov	r0, r6
 8009cbe:	f7ff fd8d 	bl	80097dc <_free_r>
 8009cc2:	2300      	movs	r3, #0
 8009cc4:	6363      	str	r3, [r4, #52]	; 0x34
 8009cc6:	89a3      	ldrh	r3, [r4, #12]
 8009cc8:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8009ccc:	81a3      	strh	r3, [r4, #12]
 8009cce:	2300      	movs	r3, #0
 8009cd0:	6063      	str	r3, [r4, #4]
 8009cd2:	6923      	ldr	r3, [r4, #16]
 8009cd4:	6023      	str	r3, [r4, #0]
 8009cd6:	89a3      	ldrh	r3, [r4, #12]
 8009cd8:	f043 0308 	orr.w	r3, r3, #8
 8009cdc:	81a3      	strh	r3, [r4, #12]
 8009cde:	6923      	ldr	r3, [r4, #16]
 8009ce0:	b94b      	cbnz	r3, 8009cf6 <__swsetup_r+0x9a>
 8009ce2:	89a3      	ldrh	r3, [r4, #12]
 8009ce4:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8009ce8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009cec:	d003      	beq.n	8009cf6 <__swsetup_r+0x9a>
 8009cee:	4621      	mov	r1, r4
 8009cf0:	4630      	mov	r0, r6
 8009cf2:	f000 fa01 	bl	800a0f8 <__smakebuf_r>
 8009cf6:	89a0      	ldrh	r0, [r4, #12]
 8009cf8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8009cfc:	f010 0301 	ands.w	r3, r0, #1
 8009d00:	d00a      	beq.n	8009d18 <__swsetup_r+0xbc>
 8009d02:	2300      	movs	r3, #0
 8009d04:	60a3      	str	r3, [r4, #8]
 8009d06:	6963      	ldr	r3, [r4, #20]
 8009d08:	425b      	negs	r3, r3
 8009d0a:	61a3      	str	r3, [r4, #24]
 8009d0c:	6923      	ldr	r3, [r4, #16]
 8009d0e:	b943      	cbnz	r3, 8009d22 <__swsetup_r+0xc6>
 8009d10:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8009d14:	d1ba      	bne.n	8009c8c <__swsetup_r+0x30>
 8009d16:	bd70      	pop	{r4, r5, r6, pc}
 8009d18:	0781      	lsls	r1, r0, #30
 8009d1a:	bf58      	it	pl
 8009d1c:	6963      	ldrpl	r3, [r4, #20]
 8009d1e:	60a3      	str	r3, [r4, #8]
 8009d20:	e7f4      	b.n	8009d0c <__swsetup_r+0xb0>
 8009d22:	2000      	movs	r0, #0
 8009d24:	e7f7      	b.n	8009d16 <__swsetup_r+0xba>
 8009d26:	bf00      	nop
 8009d28:	2000002c 	.word	0x2000002c
 8009d2c:	0807f148 	.word	0x0807f148
 8009d30:	0807f168 	.word	0x0807f168
 8009d34:	0807f128 	.word	0x0807f128

08009d38 <__sflush_r>:
 8009d38:	898a      	ldrh	r2, [r1, #12]
 8009d3a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009d3e:	4605      	mov	r5, r0
 8009d40:	0710      	lsls	r0, r2, #28
 8009d42:	460c      	mov	r4, r1
 8009d44:	d458      	bmi.n	8009df8 <__sflush_r+0xc0>
 8009d46:	684b      	ldr	r3, [r1, #4]
 8009d48:	2b00      	cmp	r3, #0
 8009d4a:	dc05      	bgt.n	8009d58 <__sflush_r+0x20>
 8009d4c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8009d4e:	2b00      	cmp	r3, #0
 8009d50:	dc02      	bgt.n	8009d58 <__sflush_r+0x20>
 8009d52:	2000      	movs	r0, #0
 8009d54:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009d58:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8009d5a:	2e00      	cmp	r6, #0
 8009d5c:	d0f9      	beq.n	8009d52 <__sflush_r+0x1a>
 8009d5e:	2300      	movs	r3, #0
 8009d60:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8009d64:	682f      	ldr	r7, [r5, #0]
 8009d66:	602b      	str	r3, [r5, #0]
 8009d68:	d032      	beq.n	8009dd0 <__sflush_r+0x98>
 8009d6a:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8009d6c:	89a3      	ldrh	r3, [r4, #12]
 8009d6e:	075a      	lsls	r2, r3, #29
 8009d70:	d505      	bpl.n	8009d7e <__sflush_r+0x46>
 8009d72:	6863      	ldr	r3, [r4, #4]
 8009d74:	1ac0      	subs	r0, r0, r3
 8009d76:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8009d78:	b10b      	cbz	r3, 8009d7e <__sflush_r+0x46>
 8009d7a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8009d7c:	1ac0      	subs	r0, r0, r3
 8009d7e:	2300      	movs	r3, #0
 8009d80:	4602      	mov	r2, r0
 8009d82:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8009d84:	6a21      	ldr	r1, [r4, #32]
 8009d86:	4628      	mov	r0, r5
 8009d88:	47b0      	blx	r6
 8009d8a:	1c43      	adds	r3, r0, #1
 8009d8c:	89a3      	ldrh	r3, [r4, #12]
 8009d8e:	d106      	bne.n	8009d9e <__sflush_r+0x66>
 8009d90:	6829      	ldr	r1, [r5, #0]
 8009d92:	291d      	cmp	r1, #29
 8009d94:	d82c      	bhi.n	8009df0 <__sflush_r+0xb8>
 8009d96:	4a2a      	ldr	r2, [pc, #168]	; (8009e40 <__sflush_r+0x108>)
 8009d98:	40ca      	lsrs	r2, r1
 8009d9a:	07d6      	lsls	r6, r2, #31
 8009d9c:	d528      	bpl.n	8009df0 <__sflush_r+0xb8>
 8009d9e:	2200      	movs	r2, #0
 8009da0:	6062      	str	r2, [r4, #4]
 8009da2:	04d9      	lsls	r1, r3, #19
 8009da4:	6922      	ldr	r2, [r4, #16]
 8009da6:	6022      	str	r2, [r4, #0]
 8009da8:	d504      	bpl.n	8009db4 <__sflush_r+0x7c>
 8009daa:	1c42      	adds	r2, r0, #1
 8009dac:	d101      	bne.n	8009db2 <__sflush_r+0x7a>
 8009dae:	682b      	ldr	r3, [r5, #0]
 8009db0:	b903      	cbnz	r3, 8009db4 <__sflush_r+0x7c>
 8009db2:	6560      	str	r0, [r4, #84]	; 0x54
 8009db4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8009db6:	602f      	str	r7, [r5, #0]
 8009db8:	2900      	cmp	r1, #0
 8009dba:	d0ca      	beq.n	8009d52 <__sflush_r+0x1a>
 8009dbc:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009dc0:	4299      	cmp	r1, r3
 8009dc2:	d002      	beq.n	8009dca <__sflush_r+0x92>
 8009dc4:	4628      	mov	r0, r5
 8009dc6:	f7ff fd09 	bl	80097dc <_free_r>
 8009dca:	2000      	movs	r0, #0
 8009dcc:	6360      	str	r0, [r4, #52]	; 0x34
 8009dce:	e7c1      	b.n	8009d54 <__sflush_r+0x1c>
 8009dd0:	6a21      	ldr	r1, [r4, #32]
 8009dd2:	2301      	movs	r3, #1
 8009dd4:	4628      	mov	r0, r5
 8009dd6:	47b0      	blx	r6
 8009dd8:	1c41      	adds	r1, r0, #1
 8009dda:	d1c7      	bne.n	8009d6c <__sflush_r+0x34>
 8009ddc:	682b      	ldr	r3, [r5, #0]
 8009dde:	2b00      	cmp	r3, #0
 8009de0:	d0c4      	beq.n	8009d6c <__sflush_r+0x34>
 8009de2:	2b1d      	cmp	r3, #29
 8009de4:	d001      	beq.n	8009dea <__sflush_r+0xb2>
 8009de6:	2b16      	cmp	r3, #22
 8009de8:	d101      	bne.n	8009dee <__sflush_r+0xb6>
 8009dea:	602f      	str	r7, [r5, #0]
 8009dec:	e7b1      	b.n	8009d52 <__sflush_r+0x1a>
 8009dee:	89a3      	ldrh	r3, [r4, #12]
 8009df0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009df4:	81a3      	strh	r3, [r4, #12]
 8009df6:	e7ad      	b.n	8009d54 <__sflush_r+0x1c>
 8009df8:	690f      	ldr	r7, [r1, #16]
 8009dfa:	2f00      	cmp	r7, #0
 8009dfc:	d0a9      	beq.n	8009d52 <__sflush_r+0x1a>
 8009dfe:	0793      	lsls	r3, r2, #30
 8009e00:	680e      	ldr	r6, [r1, #0]
 8009e02:	bf08      	it	eq
 8009e04:	694b      	ldreq	r3, [r1, #20]
 8009e06:	600f      	str	r7, [r1, #0]
 8009e08:	bf18      	it	ne
 8009e0a:	2300      	movne	r3, #0
 8009e0c:	eba6 0807 	sub.w	r8, r6, r7
 8009e10:	608b      	str	r3, [r1, #8]
 8009e12:	f1b8 0f00 	cmp.w	r8, #0
 8009e16:	dd9c      	ble.n	8009d52 <__sflush_r+0x1a>
 8009e18:	6a21      	ldr	r1, [r4, #32]
 8009e1a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8009e1c:	4643      	mov	r3, r8
 8009e1e:	463a      	mov	r2, r7
 8009e20:	4628      	mov	r0, r5
 8009e22:	47b0      	blx	r6
 8009e24:	2800      	cmp	r0, #0
 8009e26:	dc06      	bgt.n	8009e36 <__sflush_r+0xfe>
 8009e28:	89a3      	ldrh	r3, [r4, #12]
 8009e2a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009e2e:	81a3      	strh	r3, [r4, #12]
 8009e30:	f04f 30ff 	mov.w	r0, #4294967295
 8009e34:	e78e      	b.n	8009d54 <__sflush_r+0x1c>
 8009e36:	4407      	add	r7, r0
 8009e38:	eba8 0800 	sub.w	r8, r8, r0
 8009e3c:	e7e9      	b.n	8009e12 <__sflush_r+0xda>
 8009e3e:	bf00      	nop
 8009e40:	20400001 	.word	0x20400001

08009e44 <_fflush_r>:
 8009e44:	b538      	push	{r3, r4, r5, lr}
 8009e46:	690b      	ldr	r3, [r1, #16]
 8009e48:	4605      	mov	r5, r0
 8009e4a:	460c      	mov	r4, r1
 8009e4c:	b913      	cbnz	r3, 8009e54 <_fflush_r+0x10>
 8009e4e:	2500      	movs	r5, #0
 8009e50:	4628      	mov	r0, r5
 8009e52:	bd38      	pop	{r3, r4, r5, pc}
 8009e54:	b118      	cbz	r0, 8009e5e <_fflush_r+0x1a>
 8009e56:	6983      	ldr	r3, [r0, #24]
 8009e58:	b90b      	cbnz	r3, 8009e5e <_fflush_r+0x1a>
 8009e5a:	f000 f887 	bl	8009f6c <__sinit>
 8009e5e:	4b14      	ldr	r3, [pc, #80]	; (8009eb0 <_fflush_r+0x6c>)
 8009e60:	429c      	cmp	r4, r3
 8009e62:	d11b      	bne.n	8009e9c <_fflush_r+0x58>
 8009e64:	686c      	ldr	r4, [r5, #4]
 8009e66:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009e6a:	2b00      	cmp	r3, #0
 8009e6c:	d0ef      	beq.n	8009e4e <_fflush_r+0xa>
 8009e6e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8009e70:	07d0      	lsls	r0, r2, #31
 8009e72:	d404      	bmi.n	8009e7e <_fflush_r+0x3a>
 8009e74:	0599      	lsls	r1, r3, #22
 8009e76:	d402      	bmi.n	8009e7e <_fflush_r+0x3a>
 8009e78:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009e7a:	f000 f915 	bl	800a0a8 <__retarget_lock_acquire_recursive>
 8009e7e:	4628      	mov	r0, r5
 8009e80:	4621      	mov	r1, r4
 8009e82:	f7ff ff59 	bl	8009d38 <__sflush_r>
 8009e86:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8009e88:	07da      	lsls	r2, r3, #31
 8009e8a:	4605      	mov	r5, r0
 8009e8c:	d4e0      	bmi.n	8009e50 <_fflush_r+0xc>
 8009e8e:	89a3      	ldrh	r3, [r4, #12]
 8009e90:	059b      	lsls	r3, r3, #22
 8009e92:	d4dd      	bmi.n	8009e50 <_fflush_r+0xc>
 8009e94:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009e96:	f000 f908 	bl	800a0aa <__retarget_lock_release_recursive>
 8009e9a:	e7d9      	b.n	8009e50 <_fflush_r+0xc>
 8009e9c:	4b05      	ldr	r3, [pc, #20]	; (8009eb4 <_fflush_r+0x70>)
 8009e9e:	429c      	cmp	r4, r3
 8009ea0:	d101      	bne.n	8009ea6 <_fflush_r+0x62>
 8009ea2:	68ac      	ldr	r4, [r5, #8]
 8009ea4:	e7df      	b.n	8009e66 <_fflush_r+0x22>
 8009ea6:	4b04      	ldr	r3, [pc, #16]	; (8009eb8 <_fflush_r+0x74>)
 8009ea8:	429c      	cmp	r4, r3
 8009eaa:	bf08      	it	eq
 8009eac:	68ec      	ldreq	r4, [r5, #12]
 8009eae:	e7da      	b.n	8009e66 <_fflush_r+0x22>
 8009eb0:	0807f148 	.word	0x0807f148
 8009eb4:	0807f168 	.word	0x0807f168
 8009eb8:	0807f128 	.word	0x0807f128

08009ebc <std>:
 8009ebc:	2300      	movs	r3, #0
 8009ebe:	b510      	push	{r4, lr}
 8009ec0:	4604      	mov	r4, r0
 8009ec2:	e9c0 3300 	strd	r3, r3, [r0]
 8009ec6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8009eca:	6083      	str	r3, [r0, #8]
 8009ecc:	8181      	strh	r1, [r0, #12]
 8009ece:	6643      	str	r3, [r0, #100]	; 0x64
 8009ed0:	81c2      	strh	r2, [r0, #14]
 8009ed2:	6183      	str	r3, [r0, #24]
 8009ed4:	4619      	mov	r1, r3
 8009ed6:	2208      	movs	r2, #8
 8009ed8:	305c      	adds	r0, #92	; 0x5c
 8009eda:	f7ff fc77 	bl	80097cc <memset>
 8009ede:	4b05      	ldr	r3, [pc, #20]	; (8009ef4 <std+0x38>)
 8009ee0:	6263      	str	r3, [r4, #36]	; 0x24
 8009ee2:	4b05      	ldr	r3, [pc, #20]	; (8009ef8 <std+0x3c>)
 8009ee4:	62a3      	str	r3, [r4, #40]	; 0x28
 8009ee6:	4b05      	ldr	r3, [pc, #20]	; (8009efc <std+0x40>)
 8009ee8:	62e3      	str	r3, [r4, #44]	; 0x2c
 8009eea:	4b05      	ldr	r3, [pc, #20]	; (8009f00 <std+0x44>)
 8009eec:	6224      	str	r4, [r4, #32]
 8009eee:	6323      	str	r3, [r4, #48]	; 0x30
 8009ef0:	bd10      	pop	{r4, pc}
 8009ef2:	bf00      	nop
 8009ef4:	0800aa25 	.word	0x0800aa25
 8009ef8:	0800aa47 	.word	0x0800aa47
 8009efc:	0800aa7f 	.word	0x0800aa7f
 8009f00:	0800aaa3 	.word	0x0800aaa3

08009f04 <_cleanup_r>:
 8009f04:	4901      	ldr	r1, [pc, #4]	; (8009f0c <_cleanup_r+0x8>)
 8009f06:	f000 b8af 	b.w	800a068 <_fwalk_reent>
 8009f0a:	bf00      	nop
 8009f0c:	08009e45 	.word	0x08009e45

08009f10 <__sfmoreglue>:
 8009f10:	b570      	push	{r4, r5, r6, lr}
 8009f12:	2268      	movs	r2, #104	; 0x68
 8009f14:	1e4d      	subs	r5, r1, #1
 8009f16:	4355      	muls	r5, r2
 8009f18:	460e      	mov	r6, r1
 8009f1a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8009f1e:	f7ff fcc9 	bl	80098b4 <_malloc_r>
 8009f22:	4604      	mov	r4, r0
 8009f24:	b140      	cbz	r0, 8009f38 <__sfmoreglue+0x28>
 8009f26:	2100      	movs	r1, #0
 8009f28:	e9c0 1600 	strd	r1, r6, [r0]
 8009f2c:	300c      	adds	r0, #12
 8009f2e:	60a0      	str	r0, [r4, #8]
 8009f30:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8009f34:	f7ff fc4a 	bl	80097cc <memset>
 8009f38:	4620      	mov	r0, r4
 8009f3a:	bd70      	pop	{r4, r5, r6, pc}

08009f3c <__sfp_lock_acquire>:
 8009f3c:	4801      	ldr	r0, [pc, #4]	; (8009f44 <__sfp_lock_acquire+0x8>)
 8009f3e:	f000 b8b3 	b.w	800a0a8 <__retarget_lock_acquire_recursive>
 8009f42:	bf00      	nop
 8009f44:	20000bd5 	.word	0x20000bd5

08009f48 <__sfp_lock_release>:
 8009f48:	4801      	ldr	r0, [pc, #4]	; (8009f50 <__sfp_lock_release+0x8>)
 8009f4a:	f000 b8ae 	b.w	800a0aa <__retarget_lock_release_recursive>
 8009f4e:	bf00      	nop
 8009f50:	20000bd5 	.word	0x20000bd5

08009f54 <__sinit_lock_acquire>:
 8009f54:	4801      	ldr	r0, [pc, #4]	; (8009f5c <__sinit_lock_acquire+0x8>)
 8009f56:	f000 b8a7 	b.w	800a0a8 <__retarget_lock_acquire_recursive>
 8009f5a:	bf00      	nop
 8009f5c:	20000bd6 	.word	0x20000bd6

08009f60 <__sinit_lock_release>:
 8009f60:	4801      	ldr	r0, [pc, #4]	; (8009f68 <__sinit_lock_release+0x8>)
 8009f62:	f000 b8a2 	b.w	800a0aa <__retarget_lock_release_recursive>
 8009f66:	bf00      	nop
 8009f68:	20000bd6 	.word	0x20000bd6

08009f6c <__sinit>:
 8009f6c:	b510      	push	{r4, lr}
 8009f6e:	4604      	mov	r4, r0
 8009f70:	f7ff fff0 	bl	8009f54 <__sinit_lock_acquire>
 8009f74:	69a3      	ldr	r3, [r4, #24]
 8009f76:	b11b      	cbz	r3, 8009f80 <__sinit+0x14>
 8009f78:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009f7c:	f7ff bff0 	b.w	8009f60 <__sinit_lock_release>
 8009f80:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8009f84:	6523      	str	r3, [r4, #80]	; 0x50
 8009f86:	4b13      	ldr	r3, [pc, #76]	; (8009fd4 <__sinit+0x68>)
 8009f88:	4a13      	ldr	r2, [pc, #76]	; (8009fd8 <__sinit+0x6c>)
 8009f8a:	681b      	ldr	r3, [r3, #0]
 8009f8c:	62a2      	str	r2, [r4, #40]	; 0x28
 8009f8e:	42a3      	cmp	r3, r4
 8009f90:	bf04      	itt	eq
 8009f92:	2301      	moveq	r3, #1
 8009f94:	61a3      	streq	r3, [r4, #24]
 8009f96:	4620      	mov	r0, r4
 8009f98:	f000 f820 	bl	8009fdc <__sfp>
 8009f9c:	6060      	str	r0, [r4, #4]
 8009f9e:	4620      	mov	r0, r4
 8009fa0:	f000 f81c 	bl	8009fdc <__sfp>
 8009fa4:	60a0      	str	r0, [r4, #8]
 8009fa6:	4620      	mov	r0, r4
 8009fa8:	f000 f818 	bl	8009fdc <__sfp>
 8009fac:	2200      	movs	r2, #0
 8009fae:	60e0      	str	r0, [r4, #12]
 8009fb0:	2104      	movs	r1, #4
 8009fb2:	6860      	ldr	r0, [r4, #4]
 8009fb4:	f7ff ff82 	bl	8009ebc <std>
 8009fb8:	68a0      	ldr	r0, [r4, #8]
 8009fba:	2201      	movs	r2, #1
 8009fbc:	2109      	movs	r1, #9
 8009fbe:	f7ff ff7d 	bl	8009ebc <std>
 8009fc2:	68e0      	ldr	r0, [r4, #12]
 8009fc4:	2202      	movs	r2, #2
 8009fc6:	2112      	movs	r1, #18
 8009fc8:	f7ff ff78 	bl	8009ebc <std>
 8009fcc:	2301      	movs	r3, #1
 8009fce:	61a3      	str	r3, [r4, #24]
 8009fd0:	e7d2      	b.n	8009f78 <__sinit+0xc>
 8009fd2:	bf00      	nop
 8009fd4:	0807f124 	.word	0x0807f124
 8009fd8:	08009f05 	.word	0x08009f05

08009fdc <__sfp>:
 8009fdc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009fde:	4607      	mov	r7, r0
 8009fe0:	f7ff ffac 	bl	8009f3c <__sfp_lock_acquire>
 8009fe4:	4b1e      	ldr	r3, [pc, #120]	; (800a060 <__sfp+0x84>)
 8009fe6:	681e      	ldr	r6, [r3, #0]
 8009fe8:	69b3      	ldr	r3, [r6, #24]
 8009fea:	b913      	cbnz	r3, 8009ff2 <__sfp+0x16>
 8009fec:	4630      	mov	r0, r6
 8009fee:	f7ff ffbd 	bl	8009f6c <__sinit>
 8009ff2:	3648      	adds	r6, #72	; 0x48
 8009ff4:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8009ff8:	3b01      	subs	r3, #1
 8009ffa:	d503      	bpl.n	800a004 <__sfp+0x28>
 8009ffc:	6833      	ldr	r3, [r6, #0]
 8009ffe:	b30b      	cbz	r3, 800a044 <__sfp+0x68>
 800a000:	6836      	ldr	r6, [r6, #0]
 800a002:	e7f7      	b.n	8009ff4 <__sfp+0x18>
 800a004:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800a008:	b9d5      	cbnz	r5, 800a040 <__sfp+0x64>
 800a00a:	4b16      	ldr	r3, [pc, #88]	; (800a064 <__sfp+0x88>)
 800a00c:	60e3      	str	r3, [r4, #12]
 800a00e:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800a012:	6665      	str	r5, [r4, #100]	; 0x64
 800a014:	f000 f847 	bl	800a0a6 <__retarget_lock_init_recursive>
 800a018:	f7ff ff96 	bl	8009f48 <__sfp_lock_release>
 800a01c:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800a020:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800a024:	6025      	str	r5, [r4, #0]
 800a026:	61a5      	str	r5, [r4, #24]
 800a028:	2208      	movs	r2, #8
 800a02a:	4629      	mov	r1, r5
 800a02c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800a030:	f7ff fbcc 	bl	80097cc <memset>
 800a034:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800a038:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800a03c:	4620      	mov	r0, r4
 800a03e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a040:	3468      	adds	r4, #104	; 0x68
 800a042:	e7d9      	b.n	8009ff8 <__sfp+0x1c>
 800a044:	2104      	movs	r1, #4
 800a046:	4638      	mov	r0, r7
 800a048:	f7ff ff62 	bl	8009f10 <__sfmoreglue>
 800a04c:	4604      	mov	r4, r0
 800a04e:	6030      	str	r0, [r6, #0]
 800a050:	2800      	cmp	r0, #0
 800a052:	d1d5      	bne.n	800a000 <__sfp+0x24>
 800a054:	f7ff ff78 	bl	8009f48 <__sfp_lock_release>
 800a058:	230c      	movs	r3, #12
 800a05a:	603b      	str	r3, [r7, #0]
 800a05c:	e7ee      	b.n	800a03c <__sfp+0x60>
 800a05e:	bf00      	nop
 800a060:	0807f124 	.word	0x0807f124
 800a064:	ffff0001 	.word	0xffff0001

0800a068 <_fwalk_reent>:
 800a068:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a06c:	4606      	mov	r6, r0
 800a06e:	4688      	mov	r8, r1
 800a070:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800a074:	2700      	movs	r7, #0
 800a076:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800a07a:	f1b9 0901 	subs.w	r9, r9, #1
 800a07e:	d505      	bpl.n	800a08c <_fwalk_reent+0x24>
 800a080:	6824      	ldr	r4, [r4, #0]
 800a082:	2c00      	cmp	r4, #0
 800a084:	d1f7      	bne.n	800a076 <_fwalk_reent+0xe>
 800a086:	4638      	mov	r0, r7
 800a088:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a08c:	89ab      	ldrh	r3, [r5, #12]
 800a08e:	2b01      	cmp	r3, #1
 800a090:	d907      	bls.n	800a0a2 <_fwalk_reent+0x3a>
 800a092:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800a096:	3301      	adds	r3, #1
 800a098:	d003      	beq.n	800a0a2 <_fwalk_reent+0x3a>
 800a09a:	4629      	mov	r1, r5
 800a09c:	4630      	mov	r0, r6
 800a09e:	47c0      	blx	r8
 800a0a0:	4307      	orrs	r7, r0
 800a0a2:	3568      	adds	r5, #104	; 0x68
 800a0a4:	e7e9      	b.n	800a07a <_fwalk_reent+0x12>

0800a0a6 <__retarget_lock_init_recursive>:
 800a0a6:	4770      	bx	lr

0800a0a8 <__retarget_lock_acquire_recursive>:
 800a0a8:	4770      	bx	lr

0800a0aa <__retarget_lock_release_recursive>:
 800a0aa:	4770      	bx	lr

0800a0ac <__swhatbuf_r>:
 800a0ac:	b570      	push	{r4, r5, r6, lr}
 800a0ae:	460e      	mov	r6, r1
 800a0b0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a0b4:	2900      	cmp	r1, #0
 800a0b6:	b096      	sub	sp, #88	; 0x58
 800a0b8:	4614      	mov	r4, r2
 800a0ba:	461d      	mov	r5, r3
 800a0bc:	da08      	bge.n	800a0d0 <__swhatbuf_r+0x24>
 800a0be:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800a0c2:	2200      	movs	r2, #0
 800a0c4:	602a      	str	r2, [r5, #0]
 800a0c6:	061a      	lsls	r2, r3, #24
 800a0c8:	d410      	bmi.n	800a0ec <__swhatbuf_r+0x40>
 800a0ca:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800a0ce:	e00e      	b.n	800a0ee <__swhatbuf_r+0x42>
 800a0d0:	466a      	mov	r2, sp
 800a0d2:	f000 fd0d 	bl	800aaf0 <_fstat_r>
 800a0d6:	2800      	cmp	r0, #0
 800a0d8:	dbf1      	blt.n	800a0be <__swhatbuf_r+0x12>
 800a0da:	9a01      	ldr	r2, [sp, #4]
 800a0dc:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800a0e0:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800a0e4:	425a      	negs	r2, r3
 800a0e6:	415a      	adcs	r2, r3
 800a0e8:	602a      	str	r2, [r5, #0]
 800a0ea:	e7ee      	b.n	800a0ca <__swhatbuf_r+0x1e>
 800a0ec:	2340      	movs	r3, #64	; 0x40
 800a0ee:	2000      	movs	r0, #0
 800a0f0:	6023      	str	r3, [r4, #0]
 800a0f2:	b016      	add	sp, #88	; 0x58
 800a0f4:	bd70      	pop	{r4, r5, r6, pc}
	...

0800a0f8 <__smakebuf_r>:
 800a0f8:	898b      	ldrh	r3, [r1, #12]
 800a0fa:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800a0fc:	079d      	lsls	r5, r3, #30
 800a0fe:	4606      	mov	r6, r0
 800a100:	460c      	mov	r4, r1
 800a102:	d507      	bpl.n	800a114 <__smakebuf_r+0x1c>
 800a104:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800a108:	6023      	str	r3, [r4, #0]
 800a10a:	6123      	str	r3, [r4, #16]
 800a10c:	2301      	movs	r3, #1
 800a10e:	6163      	str	r3, [r4, #20]
 800a110:	b002      	add	sp, #8
 800a112:	bd70      	pop	{r4, r5, r6, pc}
 800a114:	ab01      	add	r3, sp, #4
 800a116:	466a      	mov	r2, sp
 800a118:	f7ff ffc8 	bl	800a0ac <__swhatbuf_r>
 800a11c:	9900      	ldr	r1, [sp, #0]
 800a11e:	4605      	mov	r5, r0
 800a120:	4630      	mov	r0, r6
 800a122:	f7ff fbc7 	bl	80098b4 <_malloc_r>
 800a126:	b948      	cbnz	r0, 800a13c <__smakebuf_r+0x44>
 800a128:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a12c:	059a      	lsls	r2, r3, #22
 800a12e:	d4ef      	bmi.n	800a110 <__smakebuf_r+0x18>
 800a130:	f023 0303 	bic.w	r3, r3, #3
 800a134:	f043 0302 	orr.w	r3, r3, #2
 800a138:	81a3      	strh	r3, [r4, #12]
 800a13a:	e7e3      	b.n	800a104 <__smakebuf_r+0xc>
 800a13c:	4b0d      	ldr	r3, [pc, #52]	; (800a174 <__smakebuf_r+0x7c>)
 800a13e:	62b3      	str	r3, [r6, #40]	; 0x28
 800a140:	89a3      	ldrh	r3, [r4, #12]
 800a142:	6020      	str	r0, [r4, #0]
 800a144:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a148:	81a3      	strh	r3, [r4, #12]
 800a14a:	9b00      	ldr	r3, [sp, #0]
 800a14c:	6163      	str	r3, [r4, #20]
 800a14e:	9b01      	ldr	r3, [sp, #4]
 800a150:	6120      	str	r0, [r4, #16]
 800a152:	b15b      	cbz	r3, 800a16c <__smakebuf_r+0x74>
 800a154:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a158:	4630      	mov	r0, r6
 800a15a:	f000 fcdb 	bl	800ab14 <_isatty_r>
 800a15e:	b128      	cbz	r0, 800a16c <__smakebuf_r+0x74>
 800a160:	89a3      	ldrh	r3, [r4, #12]
 800a162:	f023 0303 	bic.w	r3, r3, #3
 800a166:	f043 0301 	orr.w	r3, r3, #1
 800a16a:	81a3      	strh	r3, [r4, #12]
 800a16c:	89a0      	ldrh	r0, [r4, #12]
 800a16e:	4305      	orrs	r5, r0
 800a170:	81a5      	strh	r5, [r4, #12]
 800a172:	e7cd      	b.n	800a110 <__smakebuf_r+0x18>
 800a174:	08009f05 	.word	0x08009f05

0800a178 <__malloc_lock>:
 800a178:	4801      	ldr	r0, [pc, #4]	; (800a180 <__malloc_lock+0x8>)
 800a17a:	f7ff bf95 	b.w	800a0a8 <__retarget_lock_acquire_recursive>
 800a17e:	bf00      	nop
 800a180:	20000bd4 	.word	0x20000bd4

0800a184 <__malloc_unlock>:
 800a184:	4801      	ldr	r0, [pc, #4]	; (800a18c <__malloc_unlock+0x8>)
 800a186:	f7ff bf90 	b.w	800a0aa <__retarget_lock_release_recursive>
 800a18a:	bf00      	nop
 800a18c:	20000bd4 	.word	0x20000bd4

0800a190 <__ssputs_r>:
 800a190:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a194:	688e      	ldr	r6, [r1, #8]
 800a196:	429e      	cmp	r6, r3
 800a198:	4682      	mov	sl, r0
 800a19a:	460c      	mov	r4, r1
 800a19c:	4690      	mov	r8, r2
 800a19e:	461f      	mov	r7, r3
 800a1a0:	d838      	bhi.n	800a214 <__ssputs_r+0x84>
 800a1a2:	898a      	ldrh	r2, [r1, #12]
 800a1a4:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800a1a8:	d032      	beq.n	800a210 <__ssputs_r+0x80>
 800a1aa:	6825      	ldr	r5, [r4, #0]
 800a1ac:	6909      	ldr	r1, [r1, #16]
 800a1ae:	eba5 0901 	sub.w	r9, r5, r1
 800a1b2:	6965      	ldr	r5, [r4, #20]
 800a1b4:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800a1b8:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800a1bc:	3301      	adds	r3, #1
 800a1be:	444b      	add	r3, r9
 800a1c0:	106d      	asrs	r5, r5, #1
 800a1c2:	429d      	cmp	r5, r3
 800a1c4:	bf38      	it	cc
 800a1c6:	461d      	movcc	r5, r3
 800a1c8:	0553      	lsls	r3, r2, #21
 800a1ca:	d531      	bpl.n	800a230 <__ssputs_r+0xa0>
 800a1cc:	4629      	mov	r1, r5
 800a1ce:	f7ff fb71 	bl	80098b4 <_malloc_r>
 800a1d2:	4606      	mov	r6, r0
 800a1d4:	b950      	cbnz	r0, 800a1ec <__ssputs_r+0x5c>
 800a1d6:	230c      	movs	r3, #12
 800a1d8:	f8ca 3000 	str.w	r3, [sl]
 800a1dc:	89a3      	ldrh	r3, [r4, #12]
 800a1de:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a1e2:	81a3      	strh	r3, [r4, #12]
 800a1e4:	f04f 30ff 	mov.w	r0, #4294967295
 800a1e8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a1ec:	6921      	ldr	r1, [r4, #16]
 800a1ee:	464a      	mov	r2, r9
 800a1f0:	f000 fcb2 	bl	800ab58 <memcpy>
 800a1f4:	89a3      	ldrh	r3, [r4, #12]
 800a1f6:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800a1fa:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a1fe:	81a3      	strh	r3, [r4, #12]
 800a200:	6126      	str	r6, [r4, #16]
 800a202:	6165      	str	r5, [r4, #20]
 800a204:	444e      	add	r6, r9
 800a206:	eba5 0509 	sub.w	r5, r5, r9
 800a20a:	6026      	str	r6, [r4, #0]
 800a20c:	60a5      	str	r5, [r4, #8]
 800a20e:	463e      	mov	r6, r7
 800a210:	42be      	cmp	r6, r7
 800a212:	d900      	bls.n	800a216 <__ssputs_r+0x86>
 800a214:	463e      	mov	r6, r7
 800a216:	6820      	ldr	r0, [r4, #0]
 800a218:	4632      	mov	r2, r6
 800a21a:	4641      	mov	r1, r8
 800a21c:	f000 fcaa 	bl	800ab74 <memmove>
 800a220:	68a3      	ldr	r3, [r4, #8]
 800a222:	1b9b      	subs	r3, r3, r6
 800a224:	60a3      	str	r3, [r4, #8]
 800a226:	6823      	ldr	r3, [r4, #0]
 800a228:	4433      	add	r3, r6
 800a22a:	6023      	str	r3, [r4, #0]
 800a22c:	2000      	movs	r0, #0
 800a22e:	e7db      	b.n	800a1e8 <__ssputs_r+0x58>
 800a230:	462a      	mov	r2, r5
 800a232:	f000 fcb9 	bl	800aba8 <_realloc_r>
 800a236:	4606      	mov	r6, r0
 800a238:	2800      	cmp	r0, #0
 800a23a:	d1e1      	bne.n	800a200 <__ssputs_r+0x70>
 800a23c:	6921      	ldr	r1, [r4, #16]
 800a23e:	4650      	mov	r0, sl
 800a240:	f7ff facc 	bl	80097dc <_free_r>
 800a244:	e7c7      	b.n	800a1d6 <__ssputs_r+0x46>
	...

0800a248 <_svfiprintf_r>:
 800a248:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a24c:	4698      	mov	r8, r3
 800a24e:	898b      	ldrh	r3, [r1, #12]
 800a250:	061b      	lsls	r3, r3, #24
 800a252:	b09d      	sub	sp, #116	; 0x74
 800a254:	4607      	mov	r7, r0
 800a256:	460d      	mov	r5, r1
 800a258:	4614      	mov	r4, r2
 800a25a:	d50e      	bpl.n	800a27a <_svfiprintf_r+0x32>
 800a25c:	690b      	ldr	r3, [r1, #16]
 800a25e:	b963      	cbnz	r3, 800a27a <_svfiprintf_r+0x32>
 800a260:	2140      	movs	r1, #64	; 0x40
 800a262:	f7ff fb27 	bl	80098b4 <_malloc_r>
 800a266:	6028      	str	r0, [r5, #0]
 800a268:	6128      	str	r0, [r5, #16]
 800a26a:	b920      	cbnz	r0, 800a276 <_svfiprintf_r+0x2e>
 800a26c:	230c      	movs	r3, #12
 800a26e:	603b      	str	r3, [r7, #0]
 800a270:	f04f 30ff 	mov.w	r0, #4294967295
 800a274:	e0d1      	b.n	800a41a <_svfiprintf_r+0x1d2>
 800a276:	2340      	movs	r3, #64	; 0x40
 800a278:	616b      	str	r3, [r5, #20]
 800a27a:	2300      	movs	r3, #0
 800a27c:	9309      	str	r3, [sp, #36]	; 0x24
 800a27e:	2320      	movs	r3, #32
 800a280:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800a284:	f8cd 800c 	str.w	r8, [sp, #12]
 800a288:	2330      	movs	r3, #48	; 0x30
 800a28a:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800a434 <_svfiprintf_r+0x1ec>
 800a28e:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800a292:	f04f 0901 	mov.w	r9, #1
 800a296:	4623      	mov	r3, r4
 800a298:	469a      	mov	sl, r3
 800a29a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a29e:	b10a      	cbz	r2, 800a2a4 <_svfiprintf_r+0x5c>
 800a2a0:	2a25      	cmp	r2, #37	; 0x25
 800a2a2:	d1f9      	bne.n	800a298 <_svfiprintf_r+0x50>
 800a2a4:	ebba 0b04 	subs.w	fp, sl, r4
 800a2a8:	d00b      	beq.n	800a2c2 <_svfiprintf_r+0x7a>
 800a2aa:	465b      	mov	r3, fp
 800a2ac:	4622      	mov	r2, r4
 800a2ae:	4629      	mov	r1, r5
 800a2b0:	4638      	mov	r0, r7
 800a2b2:	f7ff ff6d 	bl	800a190 <__ssputs_r>
 800a2b6:	3001      	adds	r0, #1
 800a2b8:	f000 80aa 	beq.w	800a410 <_svfiprintf_r+0x1c8>
 800a2bc:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a2be:	445a      	add	r2, fp
 800a2c0:	9209      	str	r2, [sp, #36]	; 0x24
 800a2c2:	f89a 3000 	ldrb.w	r3, [sl]
 800a2c6:	2b00      	cmp	r3, #0
 800a2c8:	f000 80a2 	beq.w	800a410 <_svfiprintf_r+0x1c8>
 800a2cc:	2300      	movs	r3, #0
 800a2ce:	f04f 32ff 	mov.w	r2, #4294967295
 800a2d2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a2d6:	f10a 0a01 	add.w	sl, sl, #1
 800a2da:	9304      	str	r3, [sp, #16]
 800a2dc:	9307      	str	r3, [sp, #28]
 800a2de:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800a2e2:	931a      	str	r3, [sp, #104]	; 0x68
 800a2e4:	4654      	mov	r4, sl
 800a2e6:	2205      	movs	r2, #5
 800a2e8:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a2ec:	4851      	ldr	r0, [pc, #324]	; (800a434 <_svfiprintf_r+0x1ec>)
 800a2ee:	f7f5 ff97 	bl	8000220 <memchr>
 800a2f2:	9a04      	ldr	r2, [sp, #16]
 800a2f4:	b9d8      	cbnz	r0, 800a32e <_svfiprintf_r+0xe6>
 800a2f6:	06d0      	lsls	r0, r2, #27
 800a2f8:	bf44      	itt	mi
 800a2fa:	2320      	movmi	r3, #32
 800a2fc:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a300:	0711      	lsls	r1, r2, #28
 800a302:	bf44      	itt	mi
 800a304:	232b      	movmi	r3, #43	; 0x2b
 800a306:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a30a:	f89a 3000 	ldrb.w	r3, [sl]
 800a30e:	2b2a      	cmp	r3, #42	; 0x2a
 800a310:	d015      	beq.n	800a33e <_svfiprintf_r+0xf6>
 800a312:	9a07      	ldr	r2, [sp, #28]
 800a314:	4654      	mov	r4, sl
 800a316:	2000      	movs	r0, #0
 800a318:	f04f 0c0a 	mov.w	ip, #10
 800a31c:	4621      	mov	r1, r4
 800a31e:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a322:	3b30      	subs	r3, #48	; 0x30
 800a324:	2b09      	cmp	r3, #9
 800a326:	d94e      	bls.n	800a3c6 <_svfiprintf_r+0x17e>
 800a328:	b1b0      	cbz	r0, 800a358 <_svfiprintf_r+0x110>
 800a32a:	9207      	str	r2, [sp, #28]
 800a32c:	e014      	b.n	800a358 <_svfiprintf_r+0x110>
 800a32e:	eba0 0308 	sub.w	r3, r0, r8
 800a332:	fa09 f303 	lsl.w	r3, r9, r3
 800a336:	4313      	orrs	r3, r2
 800a338:	9304      	str	r3, [sp, #16]
 800a33a:	46a2      	mov	sl, r4
 800a33c:	e7d2      	b.n	800a2e4 <_svfiprintf_r+0x9c>
 800a33e:	9b03      	ldr	r3, [sp, #12]
 800a340:	1d19      	adds	r1, r3, #4
 800a342:	681b      	ldr	r3, [r3, #0]
 800a344:	9103      	str	r1, [sp, #12]
 800a346:	2b00      	cmp	r3, #0
 800a348:	bfbb      	ittet	lt
 800a34a:	425b      	neglt	r3, r3
 800a34c:	f042 0202 	orrlt.w	r2, r2, #2
 800a350:	9307      	strge	r3, [sp, #28]
 800a352:	9307      	strlt	r3, [sp, #28]
 800a354:	bfb8      	it	lt
 800a356:	9204      	strlt	r2, [sp, #16]
 800a358:	7823      	ldrb	r3, [r4, #0]
 800a35a:	2b2e      	cmp	r3, #46	; 0x2e
 800a35c:	d10c      	bne.n	800a378 <_svfiprintf_r+0x130>
 800a35e:	7863      	ldrb	r3, [r4, #1]
 800a360:	2b2a      	cmp	r3, #42	; 0x2a
 800a362:	d135      	bne.n	800a3d0 <_svfiprintf_r+0x188>
 800a364:	9b03      	ldr	r3, [sp, #12]
 800a366:	1d1a      	adds	r2, r3, #4
 800a368:	681b      	ldr	r3, [r3, #0]
 800a36a:	9203      	str	r2, [sp, #12]
 800a36c:	2b00      	cmp	r3, #0
 800a36e:	bfb8      	it	lt
 800a370:	f04f 33ff 	movlt.w	r3, #4294967295
 800a374:	3402      	adds	r4, #2
 800a376:	9305      	str	r3, [sp, #20]
 800a378:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800a444 <_svfiprintf_r+0x1fc>
 800a37c:	7821      	ldrb	r1, [r4, #0]
 800a37e:	2203      	movs	r2, #3
 800a380:	4650      	mov	r0, sl
 800a382:	f7f5 ff4d 	bl	8000220 <memchr>
 800a386:	b140      	cbz	r0, 800a39a <_svfiprintf_r+0x152>
 800a388:	2340      	movs	r3, #64	; 0x40
 800a38a:	eba0 000a 	sub.w	r0, r0, sl
 800a38e:	fa03 f000 	lsl.w	r0, r3, r0
 800a392:	9b04      	ldr	r3, [sp, #16]
 800a394:	4303      	orrs	r3, r0
 800a396:	3401      	adds	r4, #1
 800a398:	9304      	str	r3, [sp, #16]
 800a39a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a39e:	4826      	ldr	r0, [pc, #152]	; (800a438 <_svfiprintf_r+0x1f0>)
 800a3a0:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800a3a4:	2206      	movs	r2, #6
 800a3a6:	f7f5 ff3b 	bl	8000220 <memchr>
 800a3aa:	2800      	cmp	r0, #0
 800a3ac:	d038      	beq.n	800a420 <_svfiprintf_r+0x1d8>
 800a3ae:	4b23      	ldr	r3, [pc, #140]	; (800a43c <_svfiprintf_r+0x1f4>)
 800a3b0:	bb1b      	cbnz	r3, 800a3fa <_svfiprintf_r+0x1b2>
 800a3b2:	9b03      	ldr	r3, [sp, #12]
 800a3b4:	3307      	adds	r3, #7
 800a3b6:	f023 0307 	bic.w	r3, r3, #7
 800a3ba:	3308      	adds	r3, #8
 800a3bc:	9303      	str	r3, [sp, #12]
 800a3be:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a3c0:	4433      	add	r3, r6
 800a3c2:	9309      	str	r3, [sp, #36]	; 0x24
 800a3c4:	e767      	b.n	800a296 <_svfiprintf_r+0x4e>
 800a3c6:	fb0c 3202 	mla	r2, ip, r2, r3
 800a3ca:	460c      	mov	r4, r1
 800a3cc:	2001      	movs	r0, #1
 800a3ce:	e7a5      	b.n	800a31c <_svfiprintf_r+0xd4>
 800a3d0:	2300      	movs	r3, #0
 800a3d2:	3401      	adds	r4, #1
 800a3d4:	9305      	str	r3, [sp, #20]
 800a3d6:	4619      	mov	r1, r3
 800a3d8:	f04f 0c0a 	mov.w	ip, #10
 800a3dc:	4620      	mov	r0, r4
 800a3de:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a3e2:	3a30      	subs	r2, #48	; 0x30
 800a3e4:	2a09      	cmp	r2, #9
 800a3e6:	d903      	bls.n	800a3f0 <_svfiprintf_r+0x1a8>
 800a3e8:	2b00      	cmp	r3, #0
 800a3ea:	d0c5      	beq.n	800a378 <_svfiprintf_r+0x130>
 800a3ec:	9105      	str	r1, [sp, #20]
 800a3ee:	e7c3      	b.n	800a378 <_svfiprintf_r+0x130>
 800a3f0:	fb0c 2101 	mla	r1, ip, r1, r2
 800a3f4:	4604      	mov	r4, r0
 800a3f6:	2301      	movs	r3, #1
 800a3f8:	e7f0      	b.n	800a3dc <_svfiprintf_r+0x194>
 800a3fa:	ab03      	add	r3, sp, #12
 800a3fc:	9300      	str	r3, [sp, #0]
 800a3fe:	462a      	mov	r2, r5
 800a400:	4b0f      	ldr	r3, [pc, #60]	; (800a440 <_svfiprintf_r+0x1f8>)
 800a402:	a904      	add	r1, sp, #16
 800a404:	4638      	mov	r0, r7
 800a406:	f3af 8000 	nop.w
 800a40a:	1c42      	adds	r2, r0, #1
 800a40c:	4606      	mov	r6, r0
 800a40e:	d1d6      	bne.n	800a3be <_svfiprintf_r+0x176>
 800a410:	89ab      	ldrh	r3, [r5, #12]
 800a412:	065b      	lsls	r3, r3, #25
 800a414:	f53f af2c 	bmi.w	800a270 <_svfiprintf_r+0x28>
 800a418:	9809      	ldr	r0, [sp, #36]	; 0x24
 800a41a:	b01d      	add	sp, #116	; 0x74
 800a41c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a420:	ab03      	add	r3, sp, #12
 800a422:	9300      	str	r3, [sp, #0]
 800a424:	462a      	mov	r2, r5
 800a426:	4b06      	ldr	r3, [pc, #24]	; (800a440 <_svfiprintf_r+0x1f8>)
 800a428:	a904      	add	r1, sp, #16
 800a42a:	4638      	mov	r0, r7
 800a42c:	f000 f9d4 	bl	800a7d8 <_printf_i>
 800a430:	e7eb      	b.n	800a40a <_svfiprintf_r+0x1c2>
 800a432:	bf00      	nop
 800a434:	0807f188 	.word	0x0807f188
 800a438:	0807f192 	.word	0x0807f192
 800a43c:	00000000 	.word	0x00000000
 800a440:	0800a191 	.word	0x0800a191
 800a444:	0807f18e 	.word	0x0807f18e

0800a448 <__sfputc_r>:
 800a448:	6893      	ldr	r3, [r2, #8]
 800a44a:	3b01      	subs	r3, #1
 800a44c:	2b00      	cmp	r3, #0
 800a44e:	b410      	push	{r4}
 800a450:	6093      	str	r3, [r2, #8]
 800a452:	da08      	bge.n	800a466 <__sfputc_r+0x1e>
 800a454:	6994      	ldr	r4, [r2, #24]
 800a456:	42a3      	cmp	r3, r4
 800a458:	db01      	blt.n	800a45e <__sfputc_r+0x16>
 800a45a:	290a      	cmp	r1, #10
 800a45c:	d103      	bne.n	800a466 <__sfputc_r+0x1e>
 800a45e:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a462:	f7ff bba9 	b.w	8009bb8 <__swbuf_r>
 800a466:	6813      	ldr	r3, [r2, #0]
 800a468:	1c58      	adds	r0, r3, #1
 800a46a:	6010      	str	r0, [r2, #0]
 800a46c:	7019      	strb	r1, [r3, #0]
 800a46e:	4608      	mov	r0, r1
 800a470:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a474:	4770      	bx	lr

0800a476 <__sfputs_r>:
 800a476:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a478:	4606      	mov	r6, r0
 800a47a:	460f      	mov	r7, r1
 800a47c:	4614      	mov	r4, r2
 800a47e:	18d5      	adds	r5, r2, r3
 800a480:	42ac      	cmp	r4, r5
 800a482:	d101      	bne.n	800a488 <__sfputs_r+0x12>
 800a484:	2000      	movs	r0, #0
 800a486:	e007      	b.n	800a498 <__sfputs_r+0x22>
 800a488:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a48c:	463a      	mov	r2, r7
 800a48e:	4630      	mov	r0, r6
 800a490:	f7ff ffda 	bl	800a448 <__sfputc_r>
 800a494:	1c43      	adds	r3, r0, #1
 800a496:	d1f3      	bne.n	800a480 <__sfputs_r+0xa>
 800a498:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800a49c <_vfiprintf_r>:
 800a49c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a4a0:	460d      	mov	r5, r1
 800a4a2:	b09d      	sub	sp, #116	; 0x74
 800a4a4:	4614      	mov	r4, r2
 800a4a6:	4698      	mov	r8, r3
 800a4a8:	4606      	mov	r6, r0
 800a4aa:	b118      	cbz	r0, 800a4b4 <_vfiprintf_r+0x18>
 800a4ac:	6983      	ldr	r3, [r0, #24]
 800a4ae:	b90b      	cbnz	r3, 800a4b4 <_vfiprintf_r+0x18>
 800a4b0:	f7ff fd5c 	bl	8009f6c <__sinit>
 800a4b4:	4b89      	ldr	r3, [pc, #548]	; (800a6dc <_vfiprintf_r+0x240>)
 800a4b6:	429d      	cmp	r5, r3
 800a4b8:	d11b      	bne.n	800a4f2 <_vfiprintf_r+0x56>
 800a4ba:	6875      	ldr	r5, [r6, #4]
 800a4bc:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800a4be:	07d9      	lsls	r1, r3, #31
 800a4c0:	d405      	bmi.n	800a4ce <_vfiprintf_r+0x32>
 800a4c2:	89ab      	ldrh	r3, [r5, #12]
 800a4c4:	059a      	lsls	r2, r3, #22
 800a4c6:	d402      	bmi.n	800a4ce <_vfiprintf_r+0x32>
 800a4c8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800a4ca:	f7ff fded 	bl	800a0a8 <__retarget_lock_acquire_recursive>
 800a4ce:	89ab      	ldrh	r3, [r5, #12]
 800a4d0:	071b      	lsls	r3, r3, #28
 800a4d2:	d501      	bpl.n	800a4d8 <_vfiprintf_r+0x3c>
 800a4d4:	692b      	ldr	r3, [r5, #16]
 800a4d6:	b9eb      	cbnz	r3, 800a514 <_vfiprintf_r+0x78>
 800a4d8:	4629      	mov	r1, r5
 800a4da:	4630      	mov	r0, r6
 800a4dc:	f7ff fbbe 	bl	8009c5c <__swsetup_r>
 800a4e0:	b1c0      	cbz	r0, 800a514 <_vfiprintf_r+0x78>
 800a4e2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800a4e4:	07dc      	lsls	r4, r3, #31
 800a4e6:	d50e      	bpl.n	800a506 <_vfiprintf_r+0x6a>
 800a4e8:	f04f 30ff 	mov.w	r0, #4294967295
 800a4ec:	b01d      	add	sp, #116	; 0x74
 800a4ee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a4f2:	4b7b      	ldr	r3, [pc, #492]	; (800a6e0 <_vfiprintf_r+0x244>)
 800a4f4:	429d      	cmp	r5, r3
 800a4f6:	d101      	bne.n	800a4fc <_vfiprintf_r+0x60>
 800a4f8:	68b5      	ldr	r5, [r6, #8]
 800a4fa:	e7df      	b.n	800a4bc <_vfiprintf_r+0x20>
 800a4fc:	4b79      	ldr	r3, [pc, #484]	; (800a6e4 <_vfiprintf_r+0x248>)
 800a4fe:	429d      	cmp	r5, r3
 800a500:	bf08      	it	eq
 800a502:	68f5      	ldreq	r5, [r6, #12]
 800a504:	e7da      	b.n	800a4bc <_vfiprintf_r+0x20>
 800a506:	89ab      	ldrh	r3, [r5, #12]
 800a508:	0598      	lsls	r0, r3, #22
 800a50a:	d4ed      	bmi.n	800a4e8 <_vfiprintf_r+0x4c>
 800a50c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800a50e:	f7ff fdcc 	bl	800a0aa <__retarget_lock_release_recursive>
 800a512:	e7e9      	b.n	800a4e8 <_vfiprintf_r+0x4c>
 800a514:	2300      	movs	r3, #0
 800a516:	9309      	str	r3, [sp, #36]	; 0x24
 800a518:	2320      	movs	r3, #32
 800a51a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800a51e:	f8cd 800c 	str.w	r8, [sp, #12]
 800a522:	2330      	movs	r3, #48	; 0x30
 800a524:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800a6e8 <_vfiprintf_r+0x24c>
 800a528:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800a52c:	f04f 0901 	mov.w	r9, #1
 800a530:	4623      	mov	r3, r4
 800a532:	469a      	mov	sl, r3
 800a534:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a538:	b10a      	cbz	r2, 800a53e <_vfiprintf_r+0xa2>
 800a53a:	2a25      	cmp	r2, #37	; 0x25
 800a53c:	d1f9      	bne.n	800a532 <_vfiprintf_r+0x96>
 800a53e:	ebba 0b04 	subs.w	fp, sl, r4
 800a542:	d00b      	beq.n	800a55c <_vfiprintf_r+0xc0>
 800a544:	465b      	mov	r3, fp
 800a546:	4622      	mov	r2, r4
 800a548:	4629      	mov	r1, r5
 800a54a:	4630      	mov	r0, r6
 800a54c:	f7ff ff93 	bl	800a476 <__sfputs_r>
 800a550:	3001      	adds	r0, #1
 800a552:	f000 80aa 	beq.w	800a6aa <_vfiprintf_r+0x20e>
 800a556:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a558:	445a      	add	r2, fp
 800a55a:	9209      	str	r2, [sp, #36]	; 0x24
 800a55c:	f89a 3000 	ldrb.w	r3, [sl]
 800a560:	2b00      	cmp	r3, #0
 800a562:	f000 80a2 	beq.w	800a6aa <_vfiprintf_r+0x20e>
 800a566:	2300      	movs	r3, #0
 800a568:	f04f 32ff 	mov.w	r2, #4294967295
 800a56c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a570:	f10a 0a01 	add.w	sl, sl, #1
 800a574:	9304      	str	r3, [sp, #16]
 800a576:	9307      	str	r3, [sp, #28]
 800a578:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800a57c:	931a      	str	r3, [sp, #104]	; 0x68
 800a57e:	4654      	mov	r4, sl
 800a580:	2205      	movs	r2, #5
 800a582:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a586:	4858      	ldr	r0, [pc, #352]	; (800a6e8 <_vfiprintf_r+0x24c>)
 800a588:	f7f5 fe4a 	bl	8000220 <memchr>
 800a58c:	9a04      	ldr	r2, [sp, #16]
 800a58e:	b9d8      	cbnz	r0, 800a5c8 <_vfiprintf_r+0x12c>
 800a590:	06d1      	lsls	r1, r2, #27
 800a592:	bf44      	itt	mi
 800a594:	2320      	movmi	r3, #32
 800a596:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a59a:	0713      	lsls	r3, r2, #28
 800a59c:	bf44      	itt	mi
 800a59e:	232b      	movmi	r3, #43	; 0x2b
 800a5a0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a5a4:	f89a 3000 	ldrb.w	r3, [sl]
 800a5a8:	2b2a      	cmp	r3, #42	; 0x2a
 800a5aa:	d015      	beq.n	800a5d8 <_vfiprintf_r+0x13c>
 800a5ac:	9a07      	ldr	r2, [sp, #28]
 800a5ae:	4654      	mov	r4, sl
 800a5b0:	2000      	movs	r0, #0
 800a5b2:	f04f 0c0a 	mov.w	ip, #10
 800a5b6:	4621      	mov	r1, r4
 800a5b8:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a5bc:	3b30      	subs	r3, #48	; 0x30
 800a5be:	2b09      	cmp	r3, #9
 800a5c0:	d94e      	bls.n	800a660 <_vfiprintf_r+0x1c4>
 800a5c2:	b1b0      	cbz	r0, 800a5f2 <_vfiprintf_r+0x156>
 800a5c4:	9207      	str	r2, [sp, #28]
 800a5c6:	e014      	b.n	800a5f2 <_vfiprintf_r+0x156>
 800a5c8:	eba0 0308 	sub.w	r3, r0, r8
 800a5cc:	fa09 f303 	lsl.w	r3, r9, r3
 800a5d0:	4313      	orrs	r3, r2
 800a5d2:	9304      	str	r3, [sp, #16]
 800a5d4:	46a2      	mov	sl, r4
 800a5d6:	e7d2      	b.n	800a57e <_vfiprintf_r+0xe2>
 800a5d8:	9b03      	ldr	r3, [sp, #12]
 800a5da:	1d19      	adds	r1, r3, #4
 800a5dc:	681b      	ldr	r3, [r3, #0]
 800a5de:	9103      	str	r1, [sp, #12]
 800a5e0:	2b00      	cmp	r3, #0
 800a5e2:	bfbb      	ittet	lt
 800a5e4:	425b      	neglt	r3, r3
 800a5e6:	f042 0202 	orrlt.w	r2, r2, #2
 800a5ea:	9307      	strge	r3, [sp, #28]
 800a5ec:	9307      	strlt	r3, [sp, #28]
 800a5ee:	bfb8      	it	lt
 800a5f0:	9204      	strlt	r2, [sp, #16]
 800a5f2:	7823      	ldrb	r3, [r4, #0]
 800a5f4:	2b2e      	cmp	r3, #46	; 0x2e
 800a5f6:	d10c      	bne.n	800a612 <_vfiprintf_r+0x176>
 800a5f8:	7863      	ldrb	r3, [r4, #1]
 800a5fa:	2b2a      	cmp	r3, #42	; 0x2a
 800a5fc:	d135      	bne.n	800a66a <_vfiprintf_r+0x1ce>
 800a5fe:	9b03      	ldr	r3, [sp, #12]
 800a600:	1d1a      	adds	r2, r3, #4
 800a602:	681b      	ldr	r3, [r3, #0]
 800a604:	9203      	str	r2, [sp, #12]
 800a606:	2b00      	cmp	r3, #0
 800a608:	bfb8      	it	lt
 800a60a:	f04f 33ff 	movlt.w	r3, #4294967295
 800a60e:	3402      	adds	r4, #2
 800a610:	9305      	str	r3, [sp, #20]
 800a612:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800a6f8 <_vfiprintf_r+0x25c>
 800a616:	7821      	ldrb	r1, [r4, #0]
 800a618:	2203      	movs	r2, #3
 800a61a:	4650      	mov	r0, sl
 800a61c:	f7f5 fe00 	bl	8000220 <memchr>
 800a620:	b140      	cbz	r0, 800a634 <_vfiprintf_r+0x198>
 800a622:	2340      	movs	r3, #64	; 0x40
 800a624:	eba0 000a 	sub.w	r0, r0, sl
 800a628:	fa03 f000 	lsl.w	r0, r3, r0
 800a62c:	9b04      	ldr	r3, [sp, #16]
 800a62e:	4303      	orrs	r3, r0
 800a630:	3401      	adds	r4, #1
 800a632:	9304      	str	r3, [sp, #16]
 800a634:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a638:	482c      	ldr	r0, [pc, #176]	; (800a6ec <_vfiprintf_r+0x250>)
 800a63a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800a63e:	2206      	movs	r2, #6
 800a640:	f7f5 fdee 	bl	8000220 <memchr>
 800a644:	2800      	cmp	r0, #0
 800a646:	d03f      	beq.n	800a6c8 <_vfiprintf_r+0x22c>
 800a648:	4b29      	ldr	r3, [pc, #164]	; (800a6f0 <_vfiprintf_r+0x254>)
 800a64a:	bb1b      	cbnz	r3, 800a694 <_vfiprintf_r+0x1f8>
 800a64c:	9b03      	ldr	r3, [sp, #12]
 800a64e:	3307      	adds	r3, #7
 800a650:	f023 0307 	bic.w	r3, r3, #7
 800a654:	3308      	adds	r3, #8
 800a656:	9303      	str	r3, [sp, #12]
 800a658:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a65a:	443b      	add	r3, r7
 800a65c:	9309      	str	r3, [sp, #36]	; 0x24
 800a65e:	e767      	b.n	800a530 <_vfiprintf_r+0x94>
 800a660:	fb0c 3202 	mla	r2, ip, r2, r3
 800a664:	460c      	mov	r4, r1
 800a666:	2001      	movs	r0, #1
 800a668:	e7a5      	b.n	800a5b6 <_vfiprintf_r+0x11a>
 800a66a:	2300      	movs	r3, #0
 800a66c:	3401      	adds	r4, #1
 800a66e:	9305      	str	r3, [sp, #20]
 800a670:	4619      	mov	r1, r3
 800a672:	f04f 0c0a 	mov.w	ip, #10
 800a676:	4620      	mov	r0, r4
 800a678:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a67c:	3a30      	subs	r2, #48	; 0x30
 800a67e:	2a09      	cmp	r2, #9
 800a680:	d903      	bls.n	800a68a <_vfiprintf_r+0x1ee>
 800a682:	2b00      	cmp	r3, #0
 800a684:	d0c5      	beq.n	800a612 <_vfiprintf_r+0x176>
 800a686:	9105      	str	r1, [sp, #20]
 800a688:	e7c3      	b.n	800a612 <_vfiprintf_r+0x176>
 800a68a:	fb0c 2101 	mla	r1, ip, r1, r2
 800a68e:	4604      	mov	r4, r0
 800a690:	2301      	movs	r3, #1
 800a692:	e7f0      	b.n	800a676 <_vfiprintf_r+0x1da>
 800a694:	ab03      	add	r3, sp, #12
 800a696:	9300      	str	r3, [sp, #0]
 800a698:	462a      	mov	r2, r5
 800a69a:	4b16      	ldr	r3, [pc, #88]	; (800a6f4 <_vfiprintf_r+0x258>)
 800a69c:	a904      	add	r1, sp, #16
 800a69e:	4630      	mov	r0, r6
 800a6a0:	f3af 8000 	nop.w
 800a6a4:	4607      	mov	r7, r0
 800a6a6:	1c78      	adds	r0, r7, #1
 800a6a8:	d1d6      	bne.n	800a658 <_vfiprintf_r+0x1bc>
 800a6aa:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800a6ac:	07d9      	lsls	r1, r3, #31
 800a6ae:	d405      	bmi.n	800a6bc <_vfiprintf_r+0x220>
 800a6b0:	89ab      	ldrh	r3, [r5, #12]
 800a6b2:	059a      	lsls	r2, r3, #22
 800a6b4:	d402      	bmi.n	800a6bc <_vfiprintf_r+0x220>
 800a6b6:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800a6b8:	f7ff fcf7 	bl	800a0aa <__retarget_lock_release_recursive>
 800a6bc:	89ab      	ldrh	r3, [r5, #12]
 800a6be:	065b      	lsls	r3, r3, #25
 800a6c0:	f53f af12 	bmi.w	800a4e8 <_vfiprintf_r+0x4c>
 800a6c4:	9809      	ldr	r0, [sp, #36]	; 0x24
 800a6c6:	e711      	b.n	800a4ec <_vfiprintf_r+0x50>
 800a6c8:	ab03      	add	r3, sp, #12
 800a6ca:	9300      	str	r3, [sp, #0]
 800a6cc:	462a      	mov	r2, r5
 800a6ce:	4b09      	ldr	r3, [pc, #36]	; (800a6f4 <_vfiprintf_r+0x258>)
 800a6d0:	a904      	add	r1, sp, #16
 800a6d2:	4630      	mov	r0, r6
 800a6d4:	f000 f880 	bl	800a7d8 <_printf_i>
 800a6d8:	e7e4      	b.n	800a6a4 <_vfiprintf_r+0x208>
 800a6da:	bf00      	nop
 800a6dc:	0807f148 	.word	0x0807f148
 800a6e0:	0807f168 	.word	0x0807f168
 800a6e4:	0807f128 	.word	0x0807f128
 800a6e8:	0807f188 	.word	0x0807f188
 800a6ec:	0807f192 	.word	0x0807f192
 800a6f0:	00000000 	.word	0x00000000
 800a6f4:	0800a477 	.word	0x0800a477
 800a6f8:	0807f18e 	.word	0x0807f18e

0800a6fc <_printf_common>:
 800a6fc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a700:	4616      	mov	r6, r2
 800a702:	4699      	mov	r9, r3
 800a704:	688a      	ldr	r2, [r1, #8]
 800a706:	690b      	ldr	r3, [r1, #16]
 800a708:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800a70c:	4293      	cmp	r3, r2
 800a70e:	bfb8      	it	lt
 800a710:	4613      	movlt	r3, r2
 800a712:	6033      	str	r3, [r6, #0]
 800a714:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800a718:	4607      	mov	r7, r0
 800a71a:	460c      	mov	r4, r1
 800a71c:	b10a      	cbz	r2, 800a722 <_printf_common+0x26>
 800a71e:	3301      	adds	r3, #1
 800a720:	6033      	str	r3, [r6, #0]
 800a722:	6823      	ldr	r3, [r4, #0]
 800a724:	0699      	lsls	r1, r3, #26
 800a726:	bf42      	ittt	mi
 800a728:	6833      	ldrmi	r3, [r6, #0]
 800a72a:	3302      	addmi	r3, #2
 800a72c:	6033      	strmi	r3, [r6, #0]
 800a72e:	6825      	ldr	r5, [r4, #0]
 800a730:	f015 0506 	ands.w	r5, r5, #6
 800a734:	d106      	bne.n	800a744 <_printf_common+0x48>
 800a736:	f104 0a19 	add.w	sl, r4, #25
 800a73a:	68e3      	ldr	r3, [r4, #12]
 800a73c:	6832      	ldr	r2, [r6, #0]
 800a73e:	1a9b      	subs	r3, r3, r2
 800a740:	42ab      	cmp	r3, r5
 800a742:	dc26      	bgt.n	800a792 <_printf_common+0x96>
 800a744:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800a748:	1e13      	subs	r3, r2, #0
 800a74a:	6822      	ldr	r2, [r4, #0]
 800a74c:	bf18      	it	ne
 800a74e:	2301      	movne	r3, #1
 800a750:	0692      	lsls	r2, r2, #26
 800a752:	d42b      	bmi.n	800a7ac <_printf_common+0xb0>
 800a754:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800a758:	4649      	mov	r1, r9
 800a75a:	4638      	mov	r0, r7
 800a75c:	47c0      	blx	r8
 800a75e:	3001      	adds	r0, #1
 800a760:	d01e      	beq.n	800a7a0 <_printf_common+0xa4>
 800a762:	6823      	ldr	r3, [r4, #0]
 800a764:	68e5      	ldr	r5, [r4, #12]
 800a766:	6832      	ldr	r2, [r6, #0]
 800a768:	f003 0306 	and.w	r3, r3, #6
 800a76c:	2b04      	cmp	r3, #4
 800a76e:	bf08      	it	eq
 800a770:	1aad      	subeq	r5, r5, r2
 800a772:	68a3      	ldr	r3, [r4, #8]
 800a774:	6922      	ldr	r2, [r4, #16]
 800a776:	bf0c      	ite	eq
 800a778:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800a77c:	2500      	movne	r5, #0
 800a77e:	4293      	cmp	r3, r2
 800a780:	bfc4      	itt	gt
 800a782:	1a9b      	subgt	r3, r3, r2
 800a784:	18ed      	addgt	r5, r5, r3
 800a786:	2600      	movs	r6, #0
 800a788:	341a      	adds	r4, #26
 800a78a:	42b5      	cmp	r5, r6
 800a78c:	d11a      	bne.n	800a7c4 <_printf_common+0xc8>
 800a78e:	2000      	movs	r0, #0
 800a790:	e008      	b.n	800a7a4 <_printf_common+0xa8>
 800a792:	2301      	movs	r3, #1
 800a794:	4652      	mov	r2, sl
 800a796:	4649      	mov	r1, r9
 800a798:	4638      	mov	r0, r7
 800a79a:	47c0      	blx	r8
 800a79c:	3001      	adds	r0, #1
 800a79e:	d103      	bne.n	800a7a8 <_printf_common+0xac>
 800a7a0:	f04f 30ff 	mov.w	r0, #4294967295
 800a7a4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a7a8:	3501      	adds	r5, #1
 800a7aa:	e7c6      	b.n	800a73a <_printf_common+0x3e>
 800a7ac:	18e1      	adds	r1, r4, r3
 800a7ae:	1c5a      	adds	r2, r3, #1
 800a7b0:	2030      	movs	r0, #48	; 0x30
 800a7b2:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800a7b6:	4422      	add	r2, r4
 800a7b8:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800a7bc:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800a7c0:	3302      	adds	r3, #2
 800a7c2:	e7c7      	b.n	800a754 <_printf_common+0x58>
 800a7c4:	2301      	movs	r3, #1
 800a7c6:	4622      	mov	r2, r4
 800a7c8:	4649      	mov	r1, r9
 800a7ca:	4638      	mov	r0, r7
 800a7cc:	47c0      	blx	r8
 800a7ce:	3001      	adds	r0, #1
 800a7d0:	d0e6      	beq.n	800a7a0 <_printf_common+0xa4>
 800a7d2:	3601      	adds	r6, #1
 800a7d4:	e7d9      	b.n	800a78a <_printf_common+0x8e>
	...

0800a7d8 <_printf_i>:
 800a7d8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800a7dc:	7e0f      	ldrb	r7, [r1, #24]
 800a7de:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800a7e0:	2f78      	cmp	r7, #120	; 0x78
 800a7e2:	4691      	mov	r9, r2
 800a7e4:	4680      	mov	r8, r0
 800a7e6:	460c      	mov	r4, r1
 800a7e8:	469a      	mov	sl, r3
 800a7ea:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800a7ee:	d807      	bhi.n	800a800 <_printf_i+0x28>
 800a7f0:	2f62      	cmp	r7, #98	; 0x62
 800a7f2:	d80a      	bhi.n	800a80a <_printf_i+0x32>
 800a7f4:	2f00      	cmp	r7, #0
 800a7f6:	f000 80d8 	beq.w	800a9aa <_printf_i+0x1d2>
 800a7fa:	2f58      	cmp	r7, #88	; 0x58
 800a7fc:	f000 80a3 	beq.w	800a946 <_printf_i+0x16e>
 800a800:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800a804:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800a808:	e03a      	b.n	800a880 <_printf_i+0xa8>
 800a80a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800a80e:	2b15      	cmp	r3, #21
 800a810:	d8f6      	bhi.n	800a800 <_printf_i+0x28>
 800a812:	a101      	add	r1, pc, #4	; (adr r1, 800a818 <_printf_i+0x40>)
 800a814:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800a818:	0800a871 	.word	0x0800a871
 800a81c:	0800a885 	.word	0x0800a885
 800a820:	0800a801 	.word	0x0800a801
 800a824:	0800a801 	.word	0x0800a801
 800a828:	0800a801 	.word	0x0800a801
 800a82c:	0800a801 	.word	0x0800a801
 800a830:	0800a885 	.word	0x0800a885
 800a834:	0800a801 	.word	0x0800a801
 800a838:	0800a801 	.word	0x0800a801
 800a83c:	0800a801 	.word	0x0800a801
 800a840:	0800a801 	.word	0x0800a801
 800a844:	0800a991 	.word	0x0800a991
 800a848:	0800a8b5 	.word	0x0800a8b5
 800a84c:	0800a973 	.word	0x0800a973
 800a850:	0800a801 	.word	0x0800a801
 800a854:	0800a801 	.word	0x0800a801
 800a858:	0800a9b3 	.word	0x0800a9b3
 800a85c:	0800a801 	.word	0x0800a801
 800a860:	0800a8b5 	.word	0x0800a8b5
 800a864:	0800a801 	.word	0x0800a801
 800a868:	0800a801 	.word	0x0800a801
 800a86c:	0800a97b 	.word	0x0800a97b
 800a870:	682b      	ldr	r3, [r5, #0]
 800a872:	1d1a      	adds	r2, r3, #4
 800a874:	681b      	ldr	r3, [r3, #0]
 800a876:	602a      	str	r2, [r5, #0]
 800a878:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800a87c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800a880:	2301      	movs	r3, #1
 800a882:	e0a3      	b.n	800a9cc <_printf_i+0x1f4>
 800a884:	6820      	ldr	r0, [r4, #0]
 800a886:	6829      	ldr	r1, [r5, #0]
 800a888:	0606      	lsls	r6, r0, #24
 800a88a:	f101 0304 	add.w	r3, r1, #4
 800a88e:	d50a      	bpl.n	800a8a6 <_printf_i+0xce>
 800a890:	680e      	ldr	r6, [r1, #0]
 800a892:	602b      	str	r3, [r5, #0]
 800a894:	2e00      	cmp	r6, #0
 800a896:	da03      	bge.n	800a8a0 <_printf_i+0xc8>
 800a898:	232d      	movs	r3, #45	; 0x2d
 800a89a:	4276      	negs	r6, r6
 800a89c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a8a0:	485e      	ldr	r0, [pc, #376]	; (800aa1c <_printf_i+0x244>)
 800a8a2:	230a      	movs	r3, #10
 800a8a4:	e019      	b.n	800a8da <_printf_i+0x102>
 800a8a6:	680e      	ldr	r6, [r1, #0]
 800a8a8:	602b      	str	r3, [r5, #0]
 800a8aa:	f010 0f40 	tst.w	r0, #64	; 0x40
 800a8ae:	bf18      	it	ne
 800a8b0:	b236      	sxthne	r6, r6
 800a8b2:	e7ef      	b.n	800a894 <_printf_i+0xbc>
 800a8b4:	682b      	ldr	r3, [r5, #0]
 800a8b6:	6820      	ldr	r0, [r4, #0]
 800a8b8:	1d19      	adds	r1, r3, #4
 800a8ba:	6029      	str	r1, [r5, #0]
 800a8bc:	0601      	lsls	r1, r0, #24
 800a8be:	d501      	bpl.n	800a8c4 <_printf_i+0xec>
 800a8c0:	681e      	ldr	r6, [r3, #0]
 800a8c2:	e002      	b.n	800a8ca <_printf_i+0xf2>
 800a8c4:	0646      	lsls	r6, r0, #25
 800a8c6:	d5fb      	bpl.n	800a8c0 <_printf_i+0xe8>
 800a8c8:	881e      	ldrh	r6, [r3, #0]
 800a8ca:	4854      	ldr	r0, [pc, #336]	; (800aa1c <_printf_i+0x244>)
 800a8cc:	2f6f      	cmp	r7, #111	; 0x6f
 800a8ce:	bf0c      	ite	eq
 800a8d0:	2308      	moveq	r3, #8
 800a8d2:	230a      	movne	r3, #10
 800a8d4:	2100      	movs	r1, #0
 800a8d6:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800a8da:	6865      	ldr	r5, [r4, #4]
 800a8dc:	60a5      	str	r5, [r4, #8]
 800a8de:	2d00      	cmp	r5, #0
 800a8e0:	bfa2      	ittt	ge
 800a8e2:	6821      	ldrge	r1, [r4, #0]
 800a8e4:	f021 0104 	bicge.w	r1, r1, #4
 800a8e8:	6021      	strge	r1, [r4, #0]
 800a8ea:	b90e      	cbnz	r6, 800a8f0 <_printf_i+0x118>
 800a8ec:	2d00      	cmp	r5, #0
 800a8ee:	d04d      	beq.n	800a98c <_printf_i+0x1b4>
 800a8f0:	4615      	mov	r5, r2
 800a8f2:	fbb6 f1f3 	udiv	r1, r6, r3
 800a8f6:	fb03 6711 	mls	r7, r3, r1, r6
 800a8fa:	5dc7      	ldrb	r7, [r0, r7]
 800a8fc:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800a900:	4637      	mov	r7, r6
 800a902:	42bb      	cmp	r3, r7
 800a904:	460e      	mov	r6, r1
 800a906:	d9f4      	bls.n	800a8f2 <_printf_i+0x11a>
 800a908:	2b08      	cmp	r3, #8
 800a90a:	d10b      	bne.n	800a924 <_printf_i+0x14c>
 800a90c:	6823      	ldr	r3, [r4, #0]
 800a90e:	07de      	lsls	r6, r3, #31
 800a910:	d508      	bpl.n	800a924 <_printf_i+0x14c>
 800a912:	6923      	ldr	r3, [r4, #16]
 800a914:	6861      	ldr	r1, [r4, #4]
 800a916:	4299      	cmp	r1, r3
 800a918:	bfde      	ittt	le
 800a91a:	2330      	movle	r3, #48	; 0x30
 800a91c:	f805 3c01 	strble.w	r3, [r5, #-1]
 800a920:	f105 35ff 	addle.w	r5, r5, #4294967295
 800a924:	1b52      	subs	r2, r2, r5
 800a926:	6122      	str	r2, [r4, #16]
 800a928:	f8cd a000 	str.w	sl, [sp]
 800a92c:	464b      	mov	r3, r9
 800a92e:	aa03      	add	r2, sp, #12
 800a930:	4621      	mov	r1, r4
 800a932:	4640      	mov	r0, r8
 800a934:	f7ff fee2 	bl	800a6fc <_printf_common>
 800a938:	3001      	adds	r0, #1
 800a93a:	d14c      	bne.n	800a9d6 <_printf_i+0x1fe>
 800a93c:	f04f 30ff 	mov.w	r0, #4294967295
 800a940:	b004      	add	sp, #16
 800a942:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a946:	4835      	ldr	r0, [pc, #212]	; (800aa1c <_printf_i+0x244>)
 800a948:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800a94c:	6829      	ldr	r1, [r5, #0]
 800a94e:	6823      	ldr	r3, [r4, #0]
 800a950:	f851 6b04 	ldr.w	r6, [r1], #4
 800a954:	6029      	str	r1, [r5, #0]
 800a956:	061d      	lsls	r5, r3, #24
 800a958:	d514      	bpl.n	800a984 <_printf_i+0x1ac>
 800a95a:	07df      	lsls	r7, r3, #31
 800a95c:	bf44      	itt	mi
 800a95e:	f043 0320 	orrmi.w	r3, r3, #32
 800a962:	6023      	strmi	r3, [r4, #0]
 800a964:	b91e      	cbnz	r6, 800a96e <_printf_i+0x196>
 800a966:	6823      	ldr	r3, [r4, #0]
 800a968:	f023 0320 	bic.w	r3, r3, #32
 800a96c:	6023      	str	r3, [r4, #0]
 800a96e:	2310      	movs	r3, #16
 800a970:	e7b0      	b.n	800a8d4 <_printf_i+0xfc>
 800a972:	6823      	ldr	r3, [r4, #0]
 800a974:	f043 0320 	orr.w	r3, r3, #32
 800a978:	6023      	str	r3, [r4, #0]
 800a97a:	2378      	movs	r3, #120	; 0x78
 800a97c:	4828      	ldr	r0, [pc, #160]	; (800aa20 <_printf_i+0x248>)
 800a97e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800a982:	e7e3      	b.n	800a94c <_printf_i+0x174>
 800a984:	0659      	lsls	r1, r3, #25
 800a986:	bf48      	it	mi
 800a988:	b2b6      	uxthmi	r6, r6
 800a98a:	e7e6      	b.n	800a95a <_printf_i+0x182>
 800a98c:	4615      	mov	r5, r2
 800a98e:	e7bb      	b.n	800a908 <_printf_i+0x130>
 800a990:	682b      	ldr	r3, [r5, #0]
 800a992:	6826      	ldr	r6, [r4, #0]
 800a994:	6961      	ldr	r1, [r4, #20]
 800a996:	1d18      	adds	r0, r3, #4
 800a998:	6028      	str	r0, [r5, #0]
 800a99a:	0635      	lsls	r5, r6, #24
 800a99c:	681b      	ldr	r3, [r3, #0]
 800a99e:	d501      	bpl.n	800a9a4 <_printf_i+0x1cc>
 800a9a0:	6019      	str	r1, [r3, #0]
 800a9a2:	e002      	b.n	800a9aa <_printf_i+0x1d2>
 800a9a4:	0670      	lsls	r0, r6, #25
 800a9a6:	d5fb      	bpl.n	800a9a0 <_printf_i+0x1c8>
 800a9a8:	8019      	strh	r1, [r3, #0]
 800a9aa:	2300      	movs	r3, #0
 800a9ac:	6123      	str	r3, [r4, #16]
 800a9ae:	4615      	mov	r5, r2
 800a9b0:	e7ba      	b.n	800a928 <_printf_i+0x150>
 800a9b2:	682b      	ldr	r3, [r5, #0]
 800a9b4:	1d1a      	adds	r2, r3, #4
 800a9b6:	602a      	str	r2, [r5, #0]
 800a9b8:	681d      	ldr	r5, [r3, #0]
 800a9ba:	6862      	ldr	r2, [r4, #4]
 800a9bc:	2100      	movs	r1, #0
 800a9be:	4628      	mov	r0, r5
 800a9c0:	f7f5 fc2e 	bl	8000220 <memchr>
 800a9c4:	b108      	cbz	r0, 800a9ca <_printf_i+0x1f2>
 800a9c6:	1b40      	subs	r0, r0, r5
 800a9c8:	6060      	str	r0, [r4, #4]
 800a9ca:	6863      	ldr	r3, [r4, #4]
 800a9cc:	6123      	str	r3, [r4, #16]
 800a9ce:	2300      	movs	r3, #0
 800a9d0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a9d4:	e7a8      	b.n	800a928 <_printf_i+0x150>
 800a9d6:	6923      	ldr	r3, [r4, #16]
 800a9d8:	462a      	mov	r2, r5
 800a9da:	4649      	mov	r1, r9
 800a9dc:	4640      	mov	r0, r8
 800a9de:	47d0      	blx	sl
 800a9e0:	3001      	adds	r0, #1
 800a9e2:	d0ab      	beq.n	800a93c <_printf_i+0x164>
 800a9e4:	6823      	ldr	r3, [r4, #0]
 800a9e6:	079b      	lsls	r3, r3, #30
 800a9e8:	d413      	bmi.n	800aa12 <_printf_i+0x23a>
 800a9ea:	68e0      	ldr	r0, [r4, #12]
 800a9ec:	9b03      	ldr	r3, [sp, #12]
 800a9ee:	4298      	cmp	r0, r3
 800a9f0:	bfb8      	it	lt
 800a9f2:	4618      	movlt	r0, r3
 800a9f4:	e7a4      	b.n	800a940 <_printf_i+0x168>
 800a9f6:	2301      	movs	r3, #1
 800a9f8:	4632      	mov	r2, r6
 800a9fa:	4649      	mov	r1, r9
 800a9fc:	4640      	mov	r0, r8
 800a9fe:	47d0      	blx	sl
 800aa00:	3001      	adds	r0, #1
 800aa02:	d09b      	beq.n	800a93c <_printf_i+0x164>
 800aa04:	3501      	adds	r5, #1
 800aa06:	68e3      	ldr	r3, [r4, #12]
 800aa08:	9903      	ldr	r1, [sp, #12]
 800aa0a:	1a5b      	subs	r3, r3, r1
 800aa0c:	42ab      	cmp	r3, r5
 800aa0e:	dcf2      	bgt.n	800a9f6 <_printf_i+0x21e>
 800aa10:	e7eb      	b.n	800a9ea <_printf_i+0x212>
 800aa12:	2500      	movs	r5, #0
 800aa14:	f104 0619 	add.w	r6, r4, #25
 800aa18:	e7f5      	b.n	800aa06 <_printf_i+0x22e>
 800aa1a:	bf00      	nop
 800aa1c:	0807f199 	.word	0x0807f199
 800aa20:	0807f1aa 	.word	0x0807f1aa

0800aa24 <__sread>:
 800aa24:	b510      	push	{r4, lr}
 800aa26:	460c      	mov	r4, r1
 800aa28:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800aa2c:	f000 f8ec 	bl	800ac08 <_read_r>
 800aa30:	2800      	cmp	r0, #0
 800aa32:	bfab      	itete	ge
 800aa34:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800aa36:	89a3      	ldrhlt	r3, [r4, #12]
 800aa38:	181b      	addge	r3, r3, r0
 800aa3a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800aa3e:	bfac      	ite	ge
 800aa40:	6563      	strge	r3, [r4, #84]	; 0x54
 800aa42:	81a3      	strhlt	r3, [r4, #12]
 800aa44:	bd10      	pop	{r4, pc}

0800aa46 <__swrite>:
 800aa46:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800aa4a:	461f      	mov	r7, r3
 800aa4c:	898b      	ldrh	r3, [r1, #12]
 800aa4e:	05db      	lsls	r3, r3, #23
 800aa50:	4605      	mov	r5, r0
 800aa52:	460c      	mov	r4, r1
 800aa54:	4616      	mov	r6, r2
 800aa56:	d505      	bpl.n	800aa64 <__swrite+0x1e>
 800aa58:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800aa5c:	2302      	movs	r3, #2
 800aa5e:	2200      	movs	r2, #0
 800aa60:	f000 f868 	bl	800ab34 <_lseek_r>
 800aa64:	89a3      	ldrh	r3, [r4, #12]
 800aa66:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800aa6a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800aa6e:	81a3      	strh	r3, [r4, #12]
 800aa70:	4632      	mov	r2, r6
 800aa72:	463b      	mov	r3, r7
 800aa74:	4628      	mov	r0, r5
 800aa76:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800aa7a:	f000 b817 	b.w	800aaac <_write_r>

0800aa7e <__sseek>:
 800aa7e:	b510      	push	{r4, lr}
 800aa80:	460c      	mov	r4, r1
 800aa82:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800aa86:	f000 f855 	bl	800ab34 <_lseek_r>
 800aa8a:	1c43      	adds	r3, r0, #1
 800aa8c:	89a3      	ldrh	r3, [r4, #12]
 800aa8e:	bf15      	itete	ne
 800aa90:	6560      	strne	r0, [r4, #84]	; 0x54
 800aa92:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800aa96:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800aa9a:	81a3      	strheq	r3, [r4, #12]
 800aa9c:	bf18      	it	ne
 800aa9e:	81a3      	strhne	r3, [r4, #12]
 800aaa0:	bd10      	pop	{r4, pc}

0800aaa2 <__sclose>:
 800aaa2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800aaa6:	f000 b813 	b.w	800aad0 <_close_r>
	...

0800aaac <_write_r>:
 800aaac:	b538      	push	{r3, r4, r5, lr}
 800aaae:	4d07      	ldr	r5, [pc, #28]	; (800aacc <_write_r+0x20>)
 800aab0:	4604      	mov	r4, r0
 800aab2:	4608      	mov	r0, r1
 800aab4:	4611      	mov	r1, r2
 800aab6:	2200      	movs	r2, #0
 800aab8:	602a      	str	r2, [r5, #0]
 800aaba:	461a      	mov	r2, r3
 800aabc:	f7fd fbb9 	bl	8008232 <_write>
 800aac0:	1c43      	adds	r3, r0, #1
 800aac2:	d102      	bne.n	800aaca <_write_r+0x1e>
 800aac4:	682b      	ldr	r3, [r5, #0]
 800aac6:	b103      	cbz	r3, 800aaca <_write_r+0x1e>
 800aac8:	6023      	str	r3, [r4, #0]
 800aaca:	bd38      	pop	{r3, r4, r5, pc}
 800aacc:	20000bd8 	.word	0x20000bd8

0800aad0 <_close_r>:
 800aad0:	b538      	push	{r3, r4, r5, lr}
 800aad2:	4d06      	ldr	r5, [pc, #24]	; (800aaec <_close_r+0x1c>)
 800aad4:	2300      	movs	r3, #0
 800aad6:	4604      	mov	r4, r0
 800aad8:	4608      	mov	r0, r1
 800aada:	602b      	str	r3, [r5, #0]
 800aadc:	f7f8 f809 	bl	8002af2 <_close>
 800aae0:	1c43      	adds	r3, r0, #1
 800aae2:	d102      	bne.n	800aaea <_close_r+0x1a>
 800aae4:	682b      	ldr	r3, [r5, #0]
 800aae6:	b103      	cbz	r3, 800aaea <_close_r+0x1a>
 800aae8:	6023      	str	r3, [r4, #0]
 800aaea:	bd38      	pop	{r3, r4, r5, pc}
 800aaec:	20000bd8 	.word	0x20000bd8

0800aaf0 <_fstat_r>:
 800aaf0:	b538      	push	{r3, r4, r5, lr}
 800aaf2:	4d07      	ldr	r5, [pc, #28]	; (800ab10 <_fstat_r+0x20>)
 800aaf4:	2300      	movs	r3, #0
 800aaf6:	4604      	mov	r4, r0
 800aaf8:	4608      	mov	r0, r1
 800aafa:	4611      	mov	r1, r2
 800aafc:	602b      	str	r3, [r5, #0]
 800aafe:	f7f8 f804 	bl	8002b0a <_fstat>
 800ab02:	1c43      	adds	r3, r0, #1
 800ab04:	d102      	bne.n	800ab0c <_fstat_r+0x1c>
 800ab06:	682b      	ldr	r3, [r5, #0]
 800ab08:	b103      	cbz	r3, 800ab0c <_fstat_r+0x1c>
 800ab0a:	6023      	str	r3, [r4, #0]
 800ab0c:	bd38      	pop	{r3, r4, r5, pc}
 800ab0e:	bf00      	nop
 800ab10:	20000bd8 	.word	0x20000bd8

0800ab14 <_isatty_r>:
 800ab14:	b538      	push	{r3, r4, r5, lr}
 800ab16:	4d06      	ldr	r5, [pc, #24]	; (800ab30 <_isatty_r+0x1c>)
 800ab18:	2300      	movs	r3, #0
 800ab1a:	4604      	mov	r4, r0
 800ab1c:	4608      	mov	r0, r1
 800ab1e:	602b      	str	r3, [r5, #0]
 800ab20:	f7f8 f803 	bl	8002b2a <_isatty>
 800ab24:	1c43      	adds	r3, r0, #1
 800ab26:	d102      	bne.n	800ab2e <_isatty_r+0x1a>
 800ab28:	682b      	ldr	r3, [r5, #0]
 800ab2a:	b103      	cbz	r3, 800ab2e <_isatty_r+0x1a>
 800ab2c:	6023      	str	r3, [r4, #0]
 800ab2e:	bd38      	pop	{r3, r4, r5, pc}
 800ab30:	20000bd8 	.word	0x20000bd8

0800ab34 <_lseek_r>:
 800ab34:	b538      	push	{r3, r4, r5, lr}
 800ab36:	4d07      	ldr	r5, [pc, #28]	; (800ab54 <_lseek_r+0x20>)
 800ab38:	4604      	mov	r4, r0
 800ab3a:	4608      	mov	r0, r1
 800ab3c:	4611      	mov	r1, r2
 800ab3e:	2200      	movs	r2, #0
 800ab40:	602a      	str	r2, [r5, #0]
 800ab42:	461a      	mov	r2, r3
 800ab44:	f7f7 fffc 	bl	8002b40 <_lseek>
 800ab48:	1c43      	adds	r3, r0, #1
 800ab4a:	d102      	bne.n	800ab52 <_lseek_r+0x1e>
 800ab4c:	682b      	ldr	r3, [r5, #0]
 800ab4e:	b103      	cbz	r3, 800ab52 <_lseek_r+0x1e>
 800ab50:	6023      	str	r3, [r4, #0]
 800ab52:	bd38      	pop	{r3, r4, r5, pc}
 800ab54:	20000bd8 	.word	0x20000bd8

0800ab58 <memcpy>:
 800ab58:	440a      	add	r2, r1
 800ab5a:	4291      	cmp	r1, r2
 800ab5c:	f100 33ff 	add.w	r3, r0, #4294967295
 800ab60:	d100      	bne.n	800ab64 <memcpy+0xc>
 800ab62:	4770      	bx	lr
 800ab64:	b510      	push	{r4, lr}
 800ab66:	f811 4b01 	ldrb.w	r4, [r1], #1
 800ab6a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800ab6e:	4291      	cmp	r1, r2
 800ab70:	d1f9      	bne.n	800ab66 <memcpy+0xe>
 800ab72:	bd10      	pop	{r4, pc}

0800ab74 <memmove>:
 800ab74:	4288      	cmp	r0, r1
 800ab76:	b510      	push	{r4, lr}
 800ab78:	eb01 0402 	add.w	r4, r1, r2
 800ab7c:	d902      	bls.n	800ab84 <memmove+0x10>
 800ab7e:	4284      	cmp	r4, r0
 800ab80:	4623      	mov	r3, r4
 800ab82:	d807      	bhi.n	800ab94 <memmove+0x20>
 800ab84:	1e43      	subs	r3, r0, #1
 800ab86:	42a1      	cmp	r1, r4
 800ab88:	d008      	beq.n	800ab9c <memmove+0x28>
 800ab8a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800ab8e:	f803 2f01 	strb.w	r2, [r3, #1]!
 800ab92:	e7f8      	b.n	800ab86 <memmove+0x12>
 800ab94:	4402      	add	r2, r0
 800ab96:	4601      	mov	r1, r0
 800ab98:	428a      	cmp	r2, r1
 800ab9a:	d100      	bne.n	800ab9e <memmove+0x2a>
 800ab9c:	bd10      	pop	{r4, pc}
 800ab9e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800aba2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800aba6:	e7f7      	b.n	800ab98 <memmove+0x24>

0800aba8 <_realloc_r>:
 800aba8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800abac:	4680      	mov	r8, r0
 800abae:	4614      	mov	r4, r2
 800abb0:	460e      	mov	r6, r1
 800abb2:	b921      	cbnz	r1, 800abbe <_realloc_r+0x16>
 800abb4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800abb8:	4611      	mov	r1, r2
 800abba:	f7fe be7b 	b.w	80098b4 <_malloc_r>
 800abbe:	b92a      	cbnz	r2, 800abcc <_realloc_r+0x24>
 800abc0:	f7fe fe0c 	bl	80097dc <_free_r>
 800abc4:	4625      	mov	r5, r4
 800abc6:	4628      	mov	r0, r5
 800abc8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800abcc:	f000 f82e 	bl	800ac2c <_malloc_usable_size_r>
 800abd0:	4284      	cmp	r4, r0
 800abd2:	4607      	mov	r7, r0
 800abd4:	d802      	bhi.n	800abdc <_realloc_r+0x34>
 800abd6:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800abda:	d812      	bhi.n	800ac02 <_realloc_r+0x5a>
 800abdc:	4621      	mov	r1, r4
 800abde:	4640      	mov	r0, r8
 800abe0:	f7fe fe68 	bl	80098b4 <_malloc_r>
 800abe4:	4605      	mov	r5, r0
 800abe6:	2800      	cmp	r0, #0
 800abe8:	d0ed      	beq.n	800abc6 <_realloc_r+0x1e>
 800abea:	42bc      	cmp	r4, r7
 800abec:	4622      	mov	r2, r4
 800abee:	4631      	mov	r1, r6
 800abf0:	bf28      	it	cs
 800abf2:	463a      	movcs	r2, r7
 800abf4:	f7ff ffb0 	bl	800ab58 <memcpy>
 800abf8:	4631      	mov	r1, r6
 800abfa:	4640      	mov	r0, r8
 800abfc:	f7fe fdee 	bl	80097dc <_free_r>
 800ac00:	e7e1      	b.n	800abc6 <_realloc_r+0x1e>
 800ac02:	4635      	mov	r5, r6
 800ac04:	e7df      	b.n	800abc6 <_realloc_r+0x1e>
	...

0800ac08 <_read_r>:
 800ac08:	b538      	push	{r3, r4, r5, lr}
 800ac0a:	4d07      	ldr	r5, [pc, #28]	; (800ac28 <_read_r+0x20>)
 800ac0c:	4604      	mov	r4, r0
 800ac0e:	4608      	mov	r0, r1
 800ac10:	4611      	mov	r1, r2
 800ac12:	2200      	movs	r2, #0
 800ac14:	602a      	str	r2, [r5, #0]
 800ac16:	461a      	mov	r2, r3
 800ac18:	f7f7 ff4e 	bl	8002ab8 <_read>
 800ac1c:	1c43      	adds	r3, r0, #1
 800ac1e:	d102      	bne.n	800ac26 <_read_r+0x1e>
 800ac20:	682b      	ldr	r3, [r5, #0]
 800ac22:	b103      	cbz	r3, 800ac26 <_read_r+0x1e>
 800ac24:	6023      	str	r3, [r4, #0]
 800ac26:	bd38      	pop	{r3, r4, r5, pc}
 800ac28:	20000bd8 	.word	0x20000bd8

0800ac2c <_malloc_usable_size_r>:
 800ac2c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ac30:	1f18      	subs	r0, r3, #4
 800ac32:	2b00      	cmp	r3, #0
 800ac34:	bfbc      	itt	lt
 800ac36:	580b      	ldrlt	r3, [r1, r0]
 800ac38:	18c0      	addlt	r0, r0, r3
 800ac3a:	4770      	bx	lr

0800ac3c <_init>:
 800ac3c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ac3e:	bf00      	nop
 800ac40:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ac42:	bc08      	pop	{r3}
 800ac44:	469e      	mov	lr, r3
 800ac46:	4770      	bx	lr

0800ac48 <_fini>:
 800ac48:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ac4a:	bf00      	nop
 800ac4c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ac4e:	bc08      	pop	{r3}
 800ac50:	469e      	mov	lr, r3
 800ac52:	4770      	bx	lr
