Return-Path: <linux-riscv-bounces+linux-riscv=archiver.kernel.org@lists.infradead.org>
X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on
	aws-us-west-2-korg-lkml-1.web.codeaurora.org
Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.133])
	(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))
	(No client certificate requested)
	by smtp.lore.kernel.org (Postfix) with ESMTPS id C2EC2C5AC9F
	for <linux-riscv@archiver.kernel.org>; Fri,  7 Aug 2026 18:17:37 +0000 (UTC)
DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed;
	d=lists.infradead.org; s=bombadil.20210309; h=Sender:
	Content-Transfer-Encoding:Content-Type:List-Subscribe:List-Help:List-Post:
	List-Archive:List-Unsubscribe:List-Id:MIME-Version:References:In-Reply-To:
	Message-ID:Date:Subject:Cc:To:From:Reply-To:Content-ID:Content-Description:
	Resent-Date:Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID:
	List-Owner; bh=yaaj06q51l9RsdEJUghV6EUlW1+Pxq3yOo38xBDumfM=; b=bxwho4mnYELoOt
	556EZjghFdJcfN/Z14Ot9O7dw6KKhZ5YszUy0kSG8Ql6vaoDyuKGDK6/GyHvr5P/0Zvxgc+BiuFiV
	toBGM6V6gqviJ11KW48issFK45s89KVs/6FDTSpoZE6ktZ/yiuZ8tE5xFe5/Q3B49sWfkVX2uogSp
	h8feHv5sHLST/4IJhgMO2SY2fdnGIwg7uqPNp0dp6Gc93MPjAqyRfi0Hv5cvyxuOYhCZJjjbR7Uyw
	opUCMHPZL2jIs+rZz3TS+XjM1F5mdwtdZkAWYkqsODwlWdjRhJi8O+dKGKcI0Kw6qoMGuqU0i9nQ8
	7UlUNqI1pG3W21TdnwQg==;
Received: from localhost ([::1] helo=bombadil.infradead.org)
	by bombadil.infradead.org with esmtp (Exim 4.99.1 #2 (Red Hat Linux))
	id 1wsP8I-00000008ZBJ-0m4K;
	Fri, 07 Aug 2026 18:17:26 +0000
Received: from mx0b-0031df01.pphosted.com ([205.220.180.131])
	by bombadil.infradead.org with esmtps (Exim 4.99.1 #2 (Red Hat Linux))
	id 1wsP8E-00000008Z9Y-3ur0
	for linux-riscv@lists.infradead.org;
	Fri, 07 Aug 2026 18:17:24 +0000
Received: from pps.filterd (m0279871.ppops.net [127.0.0.1])
	by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 677GbWFu1826026
	for <linux-riscv@lists.infradead.org>; Fri, 7 Aug 2026 18:17:22 GMT
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h=
	cc:content-transfer-encoding:date:from:in-reply-to:message-id
	:mime-version:references:subject:to; s=qcppdkim1; bh=gu+JFGkyqPx
	/Q45IWTCbHOfkGmMO1gxqkNte7ZP70m0=; b=BprGYy8sJoMdHwPO98njan+RnlC
	uPCMl5bUQJqeMlgIbgXN0AZv2X0M1UAmd0am6B7x/Rae4JI33SR/4dT6lw+mxBw3
	HTyjUr/8bx4GW2bhjQYD+3cdCwAHTe1cQfc+dEyOdSm0YwfXZpHrG3ePoRSGQrEr
	Hr57153VB8XrSWDZdUGaAneoNiCBBE8e2VPX3JGVyHRNWq6653e35NdWUWnAFm+0
	fyYMq372xKLBVzn2bueMEa9OdP/aT92H6nkG/CqyefKOE2WmoU47ojuu7V+nRcQl
	BtgpOHUtu2OQ5RCrVBnO+nhnx9wEq5y/ACS5HfQOMH5UnC/uUD88P5y/shA==
Received: from mail-qt1-f197.google.com (mail-qt1-f197.google.com [209.85.160.197])
	by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4fwk21geyg-1
	(version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT)
	for <linux-riscv@lists.infradead.org>; Fri, 07 Aug 2026 18:17:21 +0000 (GMT)
Received: by mail-qt1-f197.google.com with SMTP id d75a77b69052e-5283df62d68so41441971cf.0
        for <linux-riscv@lists.infradead.org>; Fri, 07 Aug 2026 11:17:21 -0700 (PDT)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
        d=oss.qualcomm.com; s=google; t=1786126641; x=1786731441; darn=lists.infradead.org;
        h=content-transfer-encoding:mime-version:references:in-reply-to
         :message-id:date:subject:cc:to:from:from:to:cc:subject:date
         :message-id:reply-to:content-type;
        bh=gu+JFGkyqPx/Q45IWTCbHOfkGmMO1gxqkNte7ZP70m0=;
        b=VebScl7cEgZ6Hp/NiOW8T+PZniho5TOeiN7OOsE+m68L+qYif7ptTQTsyIqP8oY+iV
         dR1VGNKCgMqK/0NKrs4h83F39ZYQVzAkKPX+X7Dm/JUlPUMVqe7+2emDcr2QjHVTvwoj
         8dDFSx7tRzlFkAd4aqDM8p78UewlVAa+vCeSrCdQiICaBjlQqDsfXs6RHf0//2WoaKSJ
         tV9R3h3vCxXfn8DkBIeZxMAgi2XvKcTNlHjQP0je57Moe1m1bEpGvRcuKyuT0l/0AiVC
         GgZq0GpGBYFKaaFJhCBRco0Hzcg+maaxhOWk0oc65aEBk7ExmWrt4q0YIb+BYbiF9pKq
         NHcw==
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
        d=1e100.net; s=20251104; t=1786126641; x=1786731441;
        h=content-transfer-encoding:mime-version:references:in-reply-to
         :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from
         :to:cc:subject:date:message-id:reply-to:content-type;
        bh=gu+JFGkyqPx/Q45IWTCbHOfkGmMO1gxqkNte7ZP70m0=;
        b=MI8T66A9LcVWFEuLqrvG5M1VyYZ5mn2yplQflHvbtrW0sx38yoj2gqIUNf42Ha+y/t
         Enxi2OEkFVjB1snnVJ7i+5sQgIKfgCwVTH7VG2184EQfrROzACdoK+OWcml3wScabLzn
         vwfVdP+/vyTYQD+STlNMB4H8sbsXaJyotailcJN0h5scMoncO2cRnErSwJckI6fizFiy
         5CTwNKvdwNT0IDa8yAN5RfQL8OYX74rF6bGiKRbG3ZQ3g3ld5u0aXANNsfhcvBt8pThK
         FOhMsXvHKXegWHVSYNnDsbG5cKOtg9C3b5phJESEnVXJ9ks/NdHlDRLADX3SFCeN4qkV
         EzPA==
X-Gm-Message-State: AOJu0YwW9BysY4VM2dKP7pDhFSonopwoHOZtz/tlXlSZUHIK53/GrMZw
	JxK8myg+PDcJ2YbDhKAx8Cr/o8msM87V2mMSAUAncXJImzw5NHArlPFn1bksbK/2bq2kTKYJFQL
	Vews/4t07VyvZXkxX4hd71nN1r8YvSLLiqhcZf9sajynkdSw0J8ddrKokdhdWVtVt+lzy9KtSLA
	yb/n0=
X-Gm-Gg: AR+sD13w8+bMfx5f2KB/fabE10qCV+au8nv+CgfiKLTaNEg2Zi+PcdCT0Nx2jLpD46L
	1L8qpazKBJY8sqUmGqKyEzdG3Of83uPcH//sJYLKsDH9WnD4yjJe/DjJMlyZ4ei7Ix64VGhr/P+
	yjSl1E1I3Bu8OEiDV5oPgaVjJ2+4rWT0+o2930lAMKAuSflzWDDJ//iZXNSTu+NL9lLTmYmZLg3
	uYFvx6PCS469tPRwFGqnlx9wPtwmyniUmCEh7FQSSuFs13SAqvAErb46zngQ8CFPS/c4cJTHd9p
	SnQXAHqfuJlu6TJsGWoTwThigbllz11AP34JLKxDd3S36mrS09qW92pBbfDw66JiDyVZANJSCPk
	IqPzXrr+iMwoA4sBrHh9z6ASbTDnId9BpNh1Du44=
X-Received: by 2002:a05:622a:591:b0:519:ef86:127d with SMTP id d75a77b69052e-52ce604898fmr257025651cf.18.1786126641230;
        Fri, 07 Aug 2026 11:17:21 -0700 (PDT)
X-Received: by 2002:a05:622a:591:b0:519:ef86:127d with SMTP id d75a77b69052e-52ce604898fmr257024991cf.18.1786126640675;
        Fri, 07 Aug 2026 11:17:20 -0700 (PDT)
Received: from localhost (ip-86-49-241-13.bb.vodafone.cz. [86.49.241.13])
        by smtp.gmail.com with ESMTPSA id 4fb4d7f45d1cf-6a1e7d7648dsm828368a12.30.2026.08.07.11.17.18
        (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256);
        Fri, 07 Aug 2026 11:17:19 -0700 (PDT)
From: Andrew Jones <andrew.jones@oss.qualcomm.com>
To: linux-riscv@lists.infradead.org, iommu@lists.linux.dev
Cc: linux-kernel@vger.kernel.org, tomasz.jeznach@linux.dev,
        tjeznach@rivosinc.com, jgg@ziepe.ca, jgg@nvidia.com, joro@8bytes.org,
        will@kernel.org, robin.murphy@arm.com, pjw@kernel.org,
        palmer@dabbelt.com, anup@brainfault.org, tglx@kernel.org,
        kevin.tian@intel.com, fangyu.yu@linux.alibaba.com
Subject: [PATCH v3 02/19] iommufd: Add iommufd_sw_map_msi()
Date: Fri,  7 Aug 2026 20:16:56 +0200
Message-ID: <20260807181713.228535-3-andrew.jones@oss.qualcomm.com>
X-Mailer: git-send-email 2.43.0
In-Reply-To: <20260807181713.228535-1-andrew.jones@oss.qualcomm.com>
References: <20260807181713.228535-1-andrew.jones@oss.qualcomm.com>
MIME-Version: 1.0
X-Proofpoint-ORIG-GUID: Gie94ZBdeuWWnzFMciUUxAJadOEXzmcv
X-Proofpoint-GUID: Gie94ZBdeuWWnzFMciUUxAJadOEXzmcv
X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwODA3MDE0MyBTYWx0ZWRfX3PWKInC7OgP8
 98ImA/U0OgpV4oOcPVY/AVXGoec5M/Z21hmIJJ9v4x34bim7PTEkWPr9jAWmLDnF9gdYEx7y28i
 ufu6gmtPuckZ0OQcUTXnU2DeEDpkpP6S8UXdSSVdDAXnkY/Cj+wgS/O+zjiNA1gwhFVYDvLR+iw
 S56Kqsto4YnQqUhy2Qfc2Z6b/DJze8EIx5C0/h/awfrW/EkGP47ji/yuGS8fPBzTCz/oeMvOBdP
 iadnKEl1Ke0HjjqlqBgY7hkHntXtkTPuttMXWW6uPyzTiFpXkjhFZkLfZEmi+97Sg8gUDGqQ6j3
 j5TEsHq24CS4/w2eIokGCE0FNun7OmjRcc6x+PAocUXhgyRu1ErOomGkPebWcvHqi9B6uLed+Am
 FJEe0L+ulNibH76DIL8Ctxnl6Fmqzt6XbGzPAB6dzqg1+YTpCnHw/svSr7f1N0/kUyxCtgbsc63
 LjbE/BS6X+jNqXW/8Kw==
X-Proofpoint-Spam-Info: AW1haW4tMjYwODA3MDE0MyBTYWx0ZWRfX0q1AR67nhmd0
 VbIG5X/DAsRVApSZdWUfCZTV4jPD0S3kyF35TwsmuP+7QyaPeRQgn5Vs5+vGzG3lpbkaXa4SdsG
 UvukZvHPONDXuyb6MipQNC6JtkBuUSM=
X-Authority-Analysis: v=2.4 cv=YJevDxGx c=1 sm=1 tr=0 ts=6a762131 cx=c_pps
 a=EVbN6Ke/fEF3bsl7X48z0g==:117 a=VPysOpcHbS0DNrM1Xqmyow==:17
 a=Sv0fKeRqtYgA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22
 a=u7WPNUs3qKkmUXheDGA7:22 a=3WHJM1ZQz_JShphwDgj5:22 a=EUspDBNiAAAA:8
 a=5IMjXt7tboKol454yg4A:9 a=a_PwQJl-kcHnX1M80qC6:22
X-Proofpoint-Virus-Version: vendor=baseguard
 engine=ICAP:2.0.293,Aquarius:18.0.1176,Hydra:6.1.134,FMLib:17.12.100.49
 definitions=2026-08-07_03,2026-08-07_01,2025-10-01_01
X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0
 malwarescore=0 phishscore=0 lowpriorityscore=0 spamscore=0 clxscore=1015
 suspectscore=0 priorityscore=1501 impostorscore=0 bulkscore=0 adultscore=0
 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0
 reason=mlx scancount=1 engine=8.22.0-2606150000 definitions=main-2608070143
X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.9.0 (BSD) ) MR-646709E3 
X-CRM114-CacheID: sfid-20260807_111723_092484_E9FA91C4 
X-CRM114-Status: GOOD (  23.16  )
X-BeenThere: linux-riscv@lists.infradead.org
X-Mailman-Version: 2.1.34
Precedence: list
List-Id: <linux-riscv.lists.infradead.org>
List-Unsubscribe: <http://lists.infradead.org/mailman/options/linux-riscv>,
 <mailto:linux-riscv-request@lists.infradead.org?subject=unsubscribe>
List-Archive: <http://lists.infradead.org/pipermail/linux-riscv/>
List-Post: <mailto:linux-riscv@lists.infradead.org>
List-Help: <mailto:linux-riscv-request@lists.infradead.org?subject=help>
List-Subscribe: <http://lists.infradead.org/mailman/listinfo/linux-riscv>,
 <mailto:linux-riscv-request@lists.infradead.org?subject=subscribe>
Content-Type: text/plain; charset="us-ascii"
Content-Transfer-Encoding: 7bit
Sender: "linux-riscv" <linux-riscv-bounces@lists.infradead.org>
Errors-To: linux-riscv-bounces+linux-riscv=archiver.kernel.org@lists.infradead.org

Add a descriptor-free counterpart to iommufd_sw_msi(). The existing
function is tied to a struct msi_desc and stores the result in the
descriptor. This variant returns the IOVA directly so callers can
pre-map MSI targets before any descriptor has been allocated.

Signed-off-by: Andrew Jones <andrew.jones@oss.qualcomm.com>
---
 drivers/iommu/iommu-priv.h     | 11 +++++++
 drivers/iommu/iommufd/driver.c | 60 +++++++++++++++++++++++++---------
 2 files changed, 56 insertions(+), 15 deletions(-)

diff --git a/drivers/iommu/iommu-priv.h b/drivers/iommu/iommu-priv.h
index aaffad5854fc..f60373cd2f70 100644
--- a/drivers/iommu/iommu-priv.h
+++ b/drivers/iommu/iommu-priv.h
@@ -55,12 +55,23 @@ int iommu_replace_group_handle(struct iommu_group *group,
 #if IS_ENABLED(CONFIG_IOMMUFD_DRIVER_CORE) && IS_ENABLED(CONFIG_IRQ_MSI_IOMMU)
 int iommufd_sw_msi(struct iommu_domain *domain, struct msi_desc *desc,
 		   phys_addr_t msi_addr);
+int iommufd_sw_map_msi(struct iommu_domain *domain, struct device *dev,
+		       phys_addr_t msi_addr, size_t required_size,
+		       dma_addr_t *msi_iova, unsigned int *msi_shift);
 #else /* !CONFIG_IOMMUFD_DRIVER_CORE || !CONFIG_IRQ_MSI_IOMMU */
 static inline int iommufd_sw_msi(struct iommu_domain *domain,
 				 struct msi_desc *desc, phys_addr_t msi_addr)
 {
 	return -EOPNOTSUPP;
 }
+
+static inline int iommufd_sw_map_msi(struct iommu_domain *domain,
+				     struct device *dev, phys_addr_t msi_addr,
+				     size_t required_size, dma_addr_t *msi_iova,
+				     unsigned int *msi_shift)
+{
+	return -EOPNOTSUPP;
+}
 #endif /* CONFIG_IOMMUFD_DRIVER_CORE && CONFIG_IRQ_MSI_IOMMU */
 
 int iommu_replace_device_pasid(struct iommu_domain *domain,
diff --git a/drivers/iommu/iommufd/driver.c b/drivers/iommu/iommufd/driver.c
index 9b9316ae4266..69b3dbcbee3b 100644
--- a/drivers/iommu/iommufd/driver.c
+++ b/drivers/iommu/iommufd/driver.c
@@ -249,15 +249,23 @@ int iommufd_sw_msi_install(struct iommufd_ctx *ictx,
 EXPORT_SYMBOL_NS_GPL(iommufd_sw_msi_install, "IOMMUFD_INTERNAL");
 
 /*
- * Called by the irq code if the platform translates the MSI address through the
- * IOMMU. msi_addr is the physical address of the MSI page. iommufd will
- * allocate a fd global iova for the physical page that is the same on all
- * domains and devices.
+ * Descriptor-free counterpart to iommufd_sw_msi(). Maps an MSI physical page
+ * into the domain and returns the IOVA. Used for pre-mapping MSI targets before
+ * any MSI descriptor has been set (e.g. IMSIC doorbell pages). The IOVA is
+ * global to the iommufd file descriptor: every domain and device using the
+ * same MSI parameters gets the same IOVA.
+ *
+ * msi_addr is the exact byte offset of the MSI doorbell; the caller must have
+ * verified it is contained within an MMIO region safe to map at PAGE_SIZE. If
+ * required_size is non-zero it must equal PAGE_SIZE. @msi_iova and @msi_shift
+ * must be non-NULL.
+ *
+ * The caller must hold @dev's iommu group mutex.
  */
-int iommufd_sw_msi(struct iommu_domain *domain, struct msi_desc *desc,
-		   phys_addr_t msi_addr)
+int iommufd_sw_map_msi(struct iommu_domain *domain, struct device *dev,
+		       phys_addr_t msi_addr, size_t required_size,
+		       dma_addr_t *msi_iova, unsigned int *msi_shift)
 {
-	struct device *dev = msi_desc_to_dev(desc);
 	struct iommufd_hwpt_paging *hwpt_paging;
 	struct iommu_attach_handle *raw_handle;
 	struct iommufd_attach_handle *handle;
@@ -266,6 +274,12 @@ int iommufd_sw_msi(struct iommu_domain *domain, struct msi_desc *desc,
 	unsigned long iova;
 	int rc;
 
+	*msi_iova = 0;
+	*msi_shift = 0;
+
+	if (required_size && required_size != PAGE_SIZE)
+		return -EOPNOTSUPP;
+
 	/*
 	 * It is safe to call iommu_attach_handle_get() here because the iommu
 	 * core code invokes this under the group mutex which also prevents any
@@ -286,13 +300,7 @@ int iommufd_sw_msi(struct iommu_domain *domain, struct msi_desc *desc,
 
 	ictx = handle->idev->ictx;
 	guard(mutex)(&ictx->sw_msi_lock);
-	/*
-	 * The input msi_addr is the exact byte offset of the MSI doorbell, we
-	 * assume the caller has checked that it is contained with a MMIO region
-	 * that is secure to map at PAGE_SIZE.
-	 */
-	msi_map = iommufd_sw_msi_get_map(handle->idev->ictx,
-					 msi_addr & PAGE_MASK,
+	msi_map = iommufd_sw_msi_get_map(ictx, msi_addr & PAGE_MASK,
 					 handle->idev->igroup->sw_msi_start);
 	if (IS_ERR(msi_map))
 		return PTR_ERR(msi_map);
@@ -308,7 +316,29 @@ int iommufd_sw_msi(struct iommu_domain *domain, struct msi_desc *desc,
 	__set_bit(msi_map->id, handle->idev->igroup->required_sw_msi.bitmap);
 
 	iova = msi_map->sw_msi_start + msi_map->pgoff * PAGE_SIZE;
-	msi_desc_set_iommu_msi_iova(desc, iova, PAGE_SHIFT);
+	*msi_iova = iova;
+	*msi_shift = PAGE_SHIFT;
+	return 0;
+}
+EXPORT_SYMBOL_NS_GPL(iommufd_sw_map_msi, "IOMMUFD");
+
+/*
+ * Called by the irq layer when the platform translates MSI addresses through
+ * the IOMMU. Wraps iommufd_sw_map_msi() and stores the result in the descriptor.
+ */
+int iommufd_sw_msi(struct iommu_domain *domain, struct msi_desc *desc,
+		   phys_addr_t msi_addr)
+{
+	dma_addr_t msi_iova;
+	unsigned int msi_shift;
+	int rc;
+
+	rc = iommufd_sw_map_msi(domain, msi_desc_to_dev(desc), msi_addr,
+				0, &msi_iova, &msi_shift);
+	if (rc)
+		return rc;
+
+	msi_desc_set_iommu_msi_iova(desc, msi_iova, msi_shift);
 	return 0;
 }
 EXPORT_SYMBOL_NS_GPL(iommufd_sw_msi, "IOMMUFD");
-- 
2.43.0


_______________________________________________
linux-riscv mailing list
linux-riscv@lists.infradead.org
http://lists.infradead.org/mailman/listinfo/linux-riscv
