Analysis & Synthesis report for ping_pang_fifo
Tue Oct 27 00:40:10 2009
Quartus II Version 7.2 Build 151 09/26/2007 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Analysis & Synthesis Source Files Read
  5. Analysis & Synthesis Resource Usage Summary
  6. Analysis & Synthesis Resource Utilization by Entity
  7. Registers Removed During Synthesis
  8. General Register Statistics
  9. Parameter Settings for User Entity Instance: Top-level Entity: |ping_pang_fifo
 10. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2007 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+------------------------------------+------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Oct 27 00:40:10 2009    ;
; Quartus II Version                 ; 7.2 Build 151 09/26/2007 SJ Full Version ;
; Revision Name                      ; ping_pang_fifo                           ;
; Top-level Entity Name              ; ping_pang_fifo                           ;
; Family                             ; Cyclone II                               ;
; Total logic elements               ; 16                                       ;
;     Total combinational functions  ; 16                                       ;
;     Dedicated logic registers      ; 16                                       ;
; Total registers                    ; 16                                       ;
; Total pins                         ; 17                                       ;
; Total virtual pins                 ; 0                                        ;
; Total memory bits                  ; 0                                        ;
; Embedded Multiplier 9-bit elements ; 0                                        ;
; Total PLLs                         ; 0                                        ;
+------------------------------------+------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                            ;
+--------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                         ; Setting            ; Default Value      ;
+--------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                         ; EP2C5T144C8        ;                    ;
; Top-level entity name                                                          ; ping_pang_fifo     ; ping_pang_fifo     ;
; Family name                                                                    ; Cyclone II         ; Stratix II         ;
; Use Generated Physical Constraints File                                        ; Off                ;                    ;
; Use smart compilation                                                          ; Off                ; Off                ;
; Maximum processors allowed for parallel compilation                            ; 1                  ; 1                  ;
; Restructure Multiplexers                                                       ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                            ; Off                ; Off                ;
; Preserve fewer node names                                                      ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                      ; Off                ; Off                ;
; Verilog Version                                                                ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                   ; VHDL93             ; VHDL93             ;
; State Machine Processing                                                       ; Auto               ; Auto               ;
; Safe State Machine                                                             ; Off                ; Off                ;
; Extract Verilog State Machines                                                 ; On                 ; On                 ;
; Extract VHDL State Machines                                                    ; On                 ; On                 ;
; Ignore Verilog initial constructs                                              ; Off                ; Off                ;
; Add Pass-Through Logic to Inferred RAMs                                        ; On                 ; On                 ;
; Parallel Synthesis                                                             ; Off                ; Off                ;
; DSP Block Balancing                                                            ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                             ; On                 ; On                 ;
; Power-Up Don't Care                                                            ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                   ; Off                ; Off                ;
; Remove Duplicate Registers                                                     ; On                 ; On                 ;
; Ignore CARRY Buffers                                                           ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                         ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                          ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore LCELL Buffers                                                           ; Off                ; Off                ;
; Ignore SOFT Buffers                                                            ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                 ; Off                ; Off                ;
; Optimization Technique -- Cyclone II/Cyclone III                               ; Balanced           ; Balanced           ;
; Carry Chain Length -- Stratix/Stratix GX/Cyclone/MAX II/Cyclone II/Cyclone III ; 70                 ; 70                 ;
; Auto Carry Chains                                                              ; On                 ; On                 ;
; Auto Open-Drain Pins                                                           ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                          ; Off                ; Off                ;
; Perform gate-level register retiming                                           ; Off                ; Off                ;
; Allow register retiming to trade off Tsu/Tco with Fmax                         ; On                 ; On                 ;
; Auto ROM Replacement                                                           ; On                 ; On                 ;
; Auto RAM Replacement                                                           ; On                 ; On                 ;
; Auto Shift Register Replacement                                                ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                  ; On                 ; On                 ;
; Allow Synchronous Control Signals                                              ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                         ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                              ; Off                ; Off                ;
; Auto Resource Sharing                                                          ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                             ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                             ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                  ; Off                ; Off                ;
; Ignore translate_off and synthesis_off directives                              ; Off                ; Off                ;
; Show Parameter Settings Tables in Synthesis Report                             ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                             ; Off                ; Off                ;
; Retiming Meta-Stability Register Sequence Length                               ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                              ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                           ; On                 ; On                 ;
; Block Design Naming                                                            ; Auto               ; Auto               ;
+--------------------------------------------------------------------------------+--------------------+--------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                    ;
+----------------------------------+-----------------+------------------------+-----------------------------------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type              ; File Name with Absolute Path                                                ;
+----------------------------------+-----------------+------------------------+-----------------------------------------------------------------------------+
; RTL/ping_pang_fifo.v             ; yes             ; User Verilog HDL File  ; D:/Projecct/FPGA/EP2C5T144_V1.0/Project/ping_pang_fifo/RTL/ping_pang_fifo.v ;
+----------------------------------+-----------------+------------------------+-----------------------------------------------------------------------------+


+-------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary           ;
+---------------------------------------------+---------+
; Resource                                    ; Usage   ;
+---------------------------------------------+---------+
; Estimated Total logic elements              ; 16      ;
;                                             ;         ;
; Total combinational functions               ; 16      ;
; Logic element usage by number of LUT inputs ;         ;
;     -- 4 input functions                    ; 0       ;
;     -- 3 input functions                    ; 2       ;
;     -- <=2 input functions                  ; 14      ;
;                                             ;         ;
; Logic elements by mode                      ;         ;
;     -- normal mode                          ; 4       ;
;     -- arithmetic mode                      ; 12      ;
;                                             ;         ;
; Total registers                             ; 16      ;
;     -- Dedicated logic registers            ; 16      ;
;     -- I/O registers                        ; 0       ;
;                                             ;         ;
; I/O pins                                    ; 17      ;
; Maximum fan-out node                        ; sys_clk ;
; Maximum fan-out                             ; 16      ;
; Total fan-out                               ; 98      ;
; Average fan-out                             ; 2.00    ;
+---------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                         ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------+--------------+
; Compilation Hierarchy Node ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name ; Library Name ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------+--------------+
; |ping_pang_fifo            ; 16 (16)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 17   ; 0            ; |ping_pang_fifo     ; work         ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------+
; Registers Removed During Synthesis                             ;
+---------------------------------------+------------------------+
; Register name                         ; Reason for Removal     ;
+---------------------------------------+------------------------+
; rd_en_real                            ; Merged with wr_en_real ;
; rd_addr[0]                            ; Merged with wr_addr[0] ;
; Total Number of Removed Registers = 2 ;                        ;
+---------------------------------------+------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 16    ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 16    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 14    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |ping_pang_fifo ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                        ;
; SIZE           ; 8     ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 7.2 Build 151 09/26/2007 SJ Full Version
    Info: Processing started: Tue Oct 27 00:40:09 2009
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ping_pang_fifo -c ping_pang_fifo
Critical Warning (10226): Verilog HDL Port Declaration warning at ping_pang_fifo.v(51): port declaration for "rd_data" declares packed dimensions but the data type declaration does not
Info (10151): Verilog HDL Declaration information at ping_pang_fifo.v(64): "rd_data" is declared here
Info: Found 1 design units, including 1 entities, in source file RTL/ping_pang_fifo.v
    Info: Found entity 1: ping_pang_fifo
Info: Elaborating entity "ping_pang_fifo" for the top level hierarchy
Warning (10034): Output port "rd_data" at ping_pang_fifo.v(51) has no driver
Info: Duplicate registers merged to single register
    Info: Duplicate register "rd_en_real" merged to single register "wr_en_real"
    Info: Duplicate register "rd_addr[0]" merged to single register "wr_addr[0]"
Warning: Output pins are stuck at VCC or GND
    Warning (13410): Pin "rd_data" stuck at GND
Warning: Design contains 10 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "wr_data[0]"
    Warning (15610): No output dependent on input pin "wr_data[1]"
    Warning (15610): No output dependent on input pin "wr_data[2]"
    Warning (15610): No output dependent on input pin "wr_data[3]"
    Warning (15610): No output dependent on input pin "wr_data[4]"
    Warning (15610): No output dependent on input pin "wr_data[5]"
    Warning (15610): No output dependent on input pin "wr_data[6]"
    Warning (15610): No output dependent on input pin "wr_data[7]"
    Warning (15610): No output dependent on input pin "wr_en"
    Warning (15610): No output dependent on input pin "rd_en"
Info: Implemented 33 device resources after synthesis - the final resource count might be different
    Info: Implemented 12 input pins
    Info: Implemented 5 output pins
    Info: Implemented 16 logic cells
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 15 warnings
    Info: Allocated 142 megabytes of memory during processing
    Info: Processing ended: Tue Oct 27 00:40:10 2009
    Info: Elapsed time: 00:00:01


