# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../projet_PWM.srcs/sources_1/new/comp_per.vhd" \
"../../../../projet_PWM.srcs/sim_1/new/comp_per_tb.vhd" \

# Do not sort compile order
nosort
