fifo_DDRReadInfo.v,verilog,xil_defaultlib,../../../../sv.srcs/sources_1/ip/fifo_DDRReadInfo/sim/fifo_DDRReadInfo.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
