
---------- Begin Simulation Statistics ----------
final_tick                               1302545865500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  61213                       # Simulator instruction rate (inst/s)
host_mem_usage                                 703252                       # Number of bytes of host memory used
host_op_rate                                    61392                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 23470.38                       # Real time elapsed on the host
host_tick_rate                               55497437                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1436681153                       # Number of instructions simulated
sim_ops                                    1440884895                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.302546                       # Number of seconds simulated
sim_ticks                                1302545865500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            87.608534                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              182557907                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           208379138                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         17819520                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        272995612                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          20770023                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       22194448                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses         1424425                       # Number of indirect misses.
system.cpu0.branchPred.lookups              347295443                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      2187678                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       2100250                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          9890428                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 329549925                       # Number of branches committed
system.cpu0.commit.bw_lim_events             32586579                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        6309704                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       46231089                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          1316576782                       # Number of instructions committed
system.cpu0.commit.committedOps            1318680352                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   2307109604                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.571572                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.284952                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1632276731     70.75%     70.75% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    415844678     18.02%     88.77% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2    101533764      4.40%     93.18% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     86270095      3.74%     96.91% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     24339228      1.05%     97.97% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      5333428      0.23%     98.20% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      6234530      0.27%     98.47% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      2690571      0.12%     98.59% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     32586579      1.41%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   2307109604                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            25143888                       # Number of function calls committed.
system.cpu0.commit.int_insts               1273948229                       # Number of committed integer instructions.
system.cpu0.commit.loads                    405173579                       # Number of loads committed
system.cpu0.commit.membars                    4203726                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      4203732      0.32%      0.32% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       742082315     56.27%     56.59% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult       11833021      0.90%     57.49% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         2099837      0.16%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      407273821     30.88%     88.53% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     151187576     11.47%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       1318680352                       # Class of committed instruction
system.cpu0.commit.refs                     558461425                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 1316576782                       # Number of Instructions Simulated
system.cpu0.committedOps                   1318680352                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.975029                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.975029                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            417366463                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              7982665                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           178007233                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            1394742230                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               923721103                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                963341619                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               9900746                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              8993322                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              5741661                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  347295443                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                235770106                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   1387091387                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              5021367                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          169                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    1414858653                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  16                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               35659678                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.133561                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         915150175                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         203327930                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.544118                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        2320071592                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.610741                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.890376                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              1313673752     56.62%     56.62% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               749301841     32.30%     88.92% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               144841037      6.24%     95.16% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                90591372      3.90%     99.07% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                12738948      0.55%     99.62% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 4621682      0.20%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                   91101      0.00%     99.82% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 2100892      0.09%     99.91% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 2110967      0.09%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          2320071592                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       44                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      23                       # number of floating regfile writes
system.cpu0.idleCycles                      280205597                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             9988002                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               332959450                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.521126                       # Inst execution rate
system.cpu0.iew.exec_refs                   583915759                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 154231248                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              337767459                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            429138576                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           2106477                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          8585624                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           154669996                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         1364847823                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            429684511                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          7159490                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           1355070926                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1425438                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             14109536                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               9900746                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             18108544                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       179315                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        24292333                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        35213                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         9657                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      4253492                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     23964997                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      1382139                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          9657                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       782972                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       9205030                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                610476515                       # num instructions consuming a value
system.cpu0.iew.wb_count                   1343227285                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.833079                       # average fanout of values written-back
system.cpu0.iew.wb_producers                508575266                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.516571                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    1343316113                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1666527056                       # number of integer regfile reads
system.cpu0.int_regfile_writes              865834420                       # number of integer regfile writes
system.cpu0.ipc                              0.506322                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.506322                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          4205594      0.31%      0.31% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            757685511     55.62%     55.93% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult            11848479      0.87%     56.80% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              2100404      0.15%     56.95% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     56.95% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     56.95% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     56.95% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     56.95% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     56.95% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     56.95% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     56.95% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     56.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     56.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     56.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     56.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     56.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     56.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     56.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     56.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     56.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     56.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     56.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     56.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     56.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     56.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     56.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     56.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     56.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     56.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     56.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     56.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     56.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     56.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     56.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     56.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     56.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     56.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     56.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     56.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     56.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     56.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     56.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     56.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     56.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     56.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     56.95% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           434144413     31.87%     88.82% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          152245965     11.18%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              9      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            1362230417                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     53                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                104                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           51                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                52                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    2786930                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.002046                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 408456     14.66%     14.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     14.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     14.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     14.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     14.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     14.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     14.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     14.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     14.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     14.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     14.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     14.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     14.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     14.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     14.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     14.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     14.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     14.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     14.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     14.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     14.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     14.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     14.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     14.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     14.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     14.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     14.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     14.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     14.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     14.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     14.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     14.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     14.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     14.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     14.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     14.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     14.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     14.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     14.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     14.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     14.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     14.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     14.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     14.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     14.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     14.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               1968365     70.63%     85.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               410107     14.72%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            1360811700                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        5047466220                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   1343227234                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       1411023950                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                1358537442                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               1362230417                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            6310381                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       46167386                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           146969                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           677                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     20082232                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   2320071592                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.587150                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.831215                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         1333028769     57.46%     57.46% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          714613361     30.80%     88.26% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          196143840      8.45%     96.71% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           59699225      2.57%     99.29% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           10990618      0.47%     99.76% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            2769087      0.12%     99.88% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            1596478      0.07%     99.95% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             996786      0.04%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             233428      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     2320071592                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.523879                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         19686227                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         1418537                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           429138576                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          154669996                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1889                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      2600277189                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     4814544                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              373046514                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            845216361                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              14275552                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               934995584                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              12850295                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                38648                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1700604379                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            1384019755                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          901247699                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                956172476                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              17407719                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               9900746                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             45647174                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                56031271                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               44                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1700604335                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        309098                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              5896                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 32333029                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          5896                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  3639410403                       # The number of ROB reads
system.cpu0.rob.rob_writes                 2742806279                       # The number of ROB writes
system.cpu0.timesIdled                       33566426                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1856                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            84.979006                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               20361184                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            23960252                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          2729249                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         30303818                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits           1041569                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups        1053646                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           12077                       # Number of indirect misses.
system.cpu1.branchPred.lookups               34752343                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        47824                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       2099996                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1942213                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  28126429                       # Number of branches committed
system.cpu1.commit.bw_lim_events              3429977                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        6300655                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       13773839                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           120104371                       # Number of instructions committed
system.cpu1.commit.committedOps             122204543                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    437211549                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.279509                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.037627                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    386388505     88.38%     88.38% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     25435812      5.82%     94.19% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      9028197      2.06%     96.26% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      7147217      1.63%     97.89% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      2082667      0.48%     98.37% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5      1018981      0.23%     98.60% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      2356054      0.54%     99.14% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       324139      0.07%     99.22% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      3429977      0.78%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    437211549                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             1799027                       # Number of function calls committed.
system.cpu1.commit.int_insts                116640882                       # Number of committed integer instructions.
system.cpu1.commit.loads                     30181454                       # Number of loads committed
system.cpu1.commit.membars                    4200118                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      4200118      3.44%      3.44% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        76694130     62.76%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             44      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              88      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       32281450     26.42%     92.61% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       9028701      7.39%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        122204543                       # Class of committed instruction
system.cpu1.commit.refs                      41310163                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  120104371                       # Number of Instructions Simulated
system.cpu1.committedOps                    122204543                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              3.675945                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        3.675945                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            344152031                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               837938                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            19384395                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             142854777                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                22569471                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 66556539                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1943381                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              2031427                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              4963086                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   34752343                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 21122112                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    414315785                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               239785                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     147752735                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                5460834                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.078715                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          23138305                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          21402753                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.334663                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         440184508                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.340433                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.760052                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               344082942     78.17%     78.17% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                61409899     13.95%     92.12% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                19887721      4.52%     96.64% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                11144035      2.53%     99.17% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 3122231      0.71%     99.88% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  479681      0.11%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                   57715      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                       5      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     279      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           440184508                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                        1312593                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             2013682                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                30142782                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.297401                       # Inst execution rate
system.cpu1.iew.exec_refs                    44649133                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  11465679                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              283097984                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             33913130                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           2100696                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          2334110                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            11712449                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          135934983                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             33183454                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          2092077                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            131301632                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               1864210                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              9877985                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1943381                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             14209008                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        68205                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          703376                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        22934                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         1592                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads        10130                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      3731676                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       583740                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          1592                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       532737                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1480945                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 73883960                       # num instructions consuming a value
system.cpu1.iew.wb_count                    130128297                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.860193                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 63554494                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.294743                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     130178647                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               166848404                       # number of integer regfile reads
system.cpu1.int_regfile_writes               87472955                       # number of integer regfile writes
system.cpu1.ipc                              0.272039                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.272039                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          4200214      3.15%      3.15% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             83911437     62.91%     66.05% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  48      0.00%     66.05% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   90      0.00%     66.05% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     66.05% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     66.05% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     66.05% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     66.05% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     66.05% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     66.05% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     66.05% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     66.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     66.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     66.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     66.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     66.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     66.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     66.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     66.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     66.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     66.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     66.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     66.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     66.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     66.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     66.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     66.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     66.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     66.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     66.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     66.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     66.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     66.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     66.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     66.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     66.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     66.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     66.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     66.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     66.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     66.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     66.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     66.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     66.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     66.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     66.05% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            35878868     26.90%     92.95% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            9403040      7.05%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             133393709                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    2651750                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.019879                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 444448     16.76%     16.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     16.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     16.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     16.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     16.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     16.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     16.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     16.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     16.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     16.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     16.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     16.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     16.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     16.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     16.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     16.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     16.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     16.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     16.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     16.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     16.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     16.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     16.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     16.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     16.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     16.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     16.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     16.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     16.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     16.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     16.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     16.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     16.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     16.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     16.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     16.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     16.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     16.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     16.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     16.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     16.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     16.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     16.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     16.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     16.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     16.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               1826575     68.88%     85.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               380725     14.36%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             131845231                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         709760363                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    130128285                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        149666583                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 129633944                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                133393709                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            6301039                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       13730439                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           136713                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           384                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      5520043                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    440184508                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.303040                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.778178                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          358003163     81.33%     81.33% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           51025508     11.59%     92.92% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           20354313      4.62%     97.55% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            5275595      1.20%     98.74% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            3568579      0.81%     99.56% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             815924      0.19%     99.74% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             650361      0.15%     99.89% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             351832      0.08%     99.97% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             139233      0.03%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      440184508                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.302139                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         13272980                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         1223146                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            33913130                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           11712449                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                     96                       # number of misc regfile reads
system.cpu1.numCycles                       441497101                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  2163579790                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              313350191                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             81714407                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              13741061                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                26004189                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               5415553                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                52597                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            178321549                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             140339100                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           94480455                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 66911654                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              12165869                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1943381                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             31952550                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                12766048                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       178321537                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         22543                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               600                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 28369947                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           600                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   569759798                       # The number of ROB reads
system.cpu1.rob.rob_writes                  274936915                       # The number of ROB writes
system.cpu1.timesIdled                          19016                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued         10895286                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit              3756704                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            15514310                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull              36263                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               1109893                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     12847030                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      25602974                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       193904                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       142389                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     71914634                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      6572461                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    143831387                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        6714850                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1302545865500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           10092079                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      3827686                       # Transaction distribution
system.membus.trans_dist::CleanEvict          8928130                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              344                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            269                       # Transaction distribution
system.membus.trans_dist::ReadExReq           2754326                       # Transaction distribution
system.membus.trans_dist::ReadExResp          2754323                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      10092084                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           124                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     38449365                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               38449365                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1067141632                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1067141632                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              552                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          12847147                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                12847147    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            12847147                       # Request fanout histogram
system.membus.respLayer1.occupancy        66698504280                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              5.1                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         44240307615                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.4                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   1302545865500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1302545865500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1302545865500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1302545865500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1302545865500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   1302545865500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1302545865500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1302545865500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1302545865500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1302545865500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 14                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            7                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean       343896500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   460457877.666260                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            7    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        92000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value    996450500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              7                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1300138590000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   2407275500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1302545865500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    196917136                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       196917136                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    196917136                       # number of overall hits
system.cpu0.icache.overall_hits::total      196917136                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     38852970                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      38852970                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     38852970                       # number of overall misses
system.cpu0.icache.overall_misses::total     38852970                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 570306410997                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 570306410997                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 570306410997                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 570306410997                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    235770106                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    235770106                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    235770106                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    235770106                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.164792                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.164792                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.164792                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.164792                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 14678.579553                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 14678.579553                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 14678.579553                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 14678.579553                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2337                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               63                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    37.095238                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     36873882                       # number of writebacks
system.cpu0.icache.writebacks::total         36873882                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      1979055                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      1979055                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      1979055                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      1979055                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     36873915                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     36873915                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     36873915                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     36873915                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 505298148999                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 505298148999                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 505298148999                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 505298148999                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.156398                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.156398                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.156398                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.156398                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 13703.403856                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 13703.403856                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 13703.403856                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 13703.403856                       # average overall mshr miss latency
system.cpu0.icache.replacements              36873882                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    196917136                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      196917136                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     38852970                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     38852970                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 570306410997                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 570306410997                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    235770106                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    235770106                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.164792                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.164792                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 14678.579553                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 14678.579553                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      1979055                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      1979055                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     36873915                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     36873915                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 505298148999                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 505298148999                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.156398                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.156398                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 13703.403856                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 13703.403856                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1302545865500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999964                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          233790824                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         36873882                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             6.340282                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999964                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        508414126                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       508414126                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1302545865500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    500323723                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       500323723                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    500323723                       # number of overall hits
system.cpu0.dcache.overall_hits::total      500323723                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     51490750                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      51490750                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     51490750                       # number of overall misses
system.cpu0.dcache.overall_misses::total     51490750                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1454807078136                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1454807078136                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1454807078136                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1454807078136                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    551814473                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    551814473                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    551814473                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    551814473                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.093312                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.093312                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.093312                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.093312                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 28253.755833                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 28253.755833                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 28253.755833                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 28253.755833                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      8489361                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       562260                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           208072                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           5092                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    40.800112                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets   110.420267                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     32412102                       # number of writebacks
system.cpu0.dcache.writebacks::total         32412102                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     19989805                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     19989805                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     19989805                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     19989805                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     31500945                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     31500945                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     31500945                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     31500945                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 591629328420                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 591629328420                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 591629328420                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 591629328420                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.057086                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.057086                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.057086                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.057086                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 18781.320002                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 18781.320002                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 18781.320002                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 18781.320002                       # average overall mshr miss latency
system.cpu0.dcache.replacements              32412102                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    365941955                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      365941955                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     34688788                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     34688788                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 795332861500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 795332861500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    400630743                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    400630743                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.086585                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.086585                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 22927.663587                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 22927.663587                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      7829607                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      7829607                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     26859181                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     26859181                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 418121017500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 418121017500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.067042                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.067042                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 15567.154393                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 15567.154393                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    134381768                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     134381768                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     16801962                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     16801962                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 659474216636                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 659474216636                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    151183730                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    151183730                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.111136                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.111136                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 39249.833837                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 39249.833837                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data     12160198                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total     12160198                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      4641764                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      4641764                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 173508310920                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 173508310920                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.030703                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.030703                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 37379.821749                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 37379.821749                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         2121                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         2121                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1786                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1786                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     88412500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     88412500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         3907                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         3907                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.457128                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.457128                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 49503.079507                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 49503.079507                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1772                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1772                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           14                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           14                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       777500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       777500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.003583                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.003583                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 55535.714286                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 55535.714286                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         3694                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         3694                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          170                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          170                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       770500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       770500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         3864                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         3864                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.043996                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.043996                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4532.352941                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4532.352941                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          170                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          170                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       601500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       601500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.043996                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.043996                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3538.235294                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3538.235294                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data        15500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        15500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data        14500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        14500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data      1188212                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total        1188212                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       912038                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       912038                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  90532713500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  90532713500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      2100250                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      2100250                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.434252                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.434252                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 99264.190198                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 99264.190198                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       912038                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       912038                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  89620675500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  89620675500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.434252                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.434252                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 98264.190198                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 98264.190198                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1302545865500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.999393                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          533930902                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         32412740                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            16.472872                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           183500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.999393                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999981                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999981                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       1140257760                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      1140257760                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1302545865500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            36089306                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            29644483                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               16577                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              930683                       # number of demand (read+write) hits
system.l2.demand_hits::total                 66681049                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           36089306                       # number of overall hits
system.l2.overall_hits::.cpu0.data           29644483                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              16577                       # number of overall hits
system.l2.overall_hits::.cpu1.data             930683                       # number of overall hits
system.l2.overall_hits::total                66681049                       # number of overall hits
system.l2.demand_misses::.cpu0.inst            784609                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           2767076                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              9268                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           1671127                       # number of demand (read+write) misses
system.l2.demand_misses::total                5232080                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst           784609                       # number of overall misses
system.l2.overall_misses::.cpu0.data          2767076                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             9268                       # number of overall misses
system.l2.overall_misses::.cpu1.data          1671127                       # number of overall misses
system.l2.overall_misses::total               5232080                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst  64002343499                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 277210899574                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    858020500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 183671686690                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     525742950263                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst  64002343499                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 277210899574                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    858020500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 183671686690                       # number of overall miss cycles
system.l2.overall_miss_latency::total    525742950263                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        36873915                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        32411559                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           25845                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         2601810                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             71913129                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       36873915                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       32411559                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          25845                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        2601810                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            71913129                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.021278                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.085373                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.358599                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.642294                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.072756                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.021278                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.085373                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.358599                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.642294                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.072756                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 81572.278038                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 100181.888598                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 92578.819594                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 109908.873886                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 100484.501434                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 81572.278038                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 100181.888598                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 92578.819594                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 109908.873886                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 100484.501434                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs             321873                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                      6679                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      48.191795                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   6191742                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             3827686                       # number of writebacks
system.l2.writebacks::total                   3827686                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             84                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         292183                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             74                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data         156278                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              448619                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            84                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        292183                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            74                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data        156278                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             448619                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst       784525                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      2474893                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         9194                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      1514849                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           4783461                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst       784525                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      2474893                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         9194                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      1514849                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      8251069                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         13034530                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst  56152329999                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 230258545654                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    763071500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 154748836257                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 441922783410                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst  56152329999                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 230258545654                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    763071500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 154748836257                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 778549480623                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1220472264033                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.021276                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.076358                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.355736                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.582229                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.066517                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.021276                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.076358                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.355736                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.582229                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.181254                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 71574.940249                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 93037.778059                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 82996.682619                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 102154.628123                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 92385.572582                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 71574.940249                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 93037.778059                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 82996.682619                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 102154.628123                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 94357.407582                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 93633.776134                       # average overall mshr miss latency
system.l2.replacements                       19261544                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      7583418                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          7583418                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      7583418                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      7583418                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     64139770                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         64139770                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     64139770                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     64139770                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      8251069                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        8251069                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 778549480623                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 778549480623                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 94357.407582                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 94357.407582                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu1.data               8                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    8                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            48                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            12                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 60                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       362000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       362000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           48                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           20                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               68                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.600000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.882353                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  7541.666667                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  6033.333333                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           48                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           12                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            60                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       968500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       227000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1195500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.600000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.882353                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20177.083333                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 18916.666667                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        19925                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data             3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  4                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data        58500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total        58500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total              7                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.750000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.428571                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data        19500                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total        19500                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            3                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total            3                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        59000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total        59000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.750000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.428571                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 19666.666667                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 19666.666667                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          3775930                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           368061                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               4143991                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        1776892                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        1219197                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             2996089                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 179387080883                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 131223676424                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  310610757307                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      5552822                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      1587258                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           7140080                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.319998                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.768115                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.419616                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 100955.534092                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 107631.233036                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 103672.072928                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data       164191                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        83403                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           247594                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      1612701                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      1135794                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        2748495                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 149214271419                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 111814196464                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 261028467883                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.290429                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.715570                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.384939                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 92524.448995                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 98445.841820                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 94971.418134                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      36089306                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         16577                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           36105883                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst       784609                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         9268                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           793877                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst  64002343499                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    858020500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  64860363999                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     36873915                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        25845                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       36899760                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.021278                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.358599                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.021514                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 81572.278038                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 92578.819594                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 81700.772285                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           84                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           74                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           158                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst       784525                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         9194                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       793719                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst  56152329999                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    763071500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  56915401499                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.021276                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.355736                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.021510                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 71574.940249                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 82996.682619                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 71707.243368                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     25868553                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       562622                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          26431175                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       990184                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       451930                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1442114                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  97823818691                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  52448010266                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 150271828957                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     26858737                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      1014552                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      27873289                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.036866                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.445448                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.051738                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 98793.576437                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 116053.393813                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 104202.461773                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data       127992                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        72875                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       200867                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       862192                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       379055                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1241247                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  81044274235                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  42934639793                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 123978914028                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.032101                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.373618                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.044532                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 93997.942726                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 113267.572761                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 99882.548782                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          135                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           73                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               208                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          155                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           74                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             229                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      4043997                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data      3146999                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total      7190996                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          290                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data          147                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           437                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.534483                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.503401                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.524027                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 26090.303226                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 42527.013514                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 31401.729258                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data           67                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           40                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          107                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data           88                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           34                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          122                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      1763494                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       703995                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      2467489                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.303448                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.231293                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.279176                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 20039.704545                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 20705.735294                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 20225.319672                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 1302545865500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1302545865500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999951                       # Cycle average of tags in use
system.l2.tags.total_refs                   151250745                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  19261857                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      7.852345                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      25.609437                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        5.106918                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        9.892139                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.021236                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        1.320331                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    22.049890                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.400147                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.079796                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.154565                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000332                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.020630                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.344530                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            49                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            15                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           49                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.765625                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.234375                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1168356561                       # Number of tag accesses
system.l2.tags.data_accesses               1168356561                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1302545865500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst      50209728                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     158652224                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        588416                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      97120832                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    515598720                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          822169920                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst     50209728                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       588416                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      50798144                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    244971904                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       244971904                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst         784527                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        2478941                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           9194                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        1517513                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      8056230                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            12846405                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      3827686                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            3827686                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         38547378                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        121801641                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           451743                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         74562313                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    395839205                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             631202280                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     38547378                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       451743                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         38999121                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      188071615                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            188071615                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      188071615                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        38547378                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       121801641                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          451743                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        74562313                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    395839205                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            819273895                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   3720286.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples    784527.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   2356993.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      9194.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   1509392.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   8047995.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.004119998750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       227659                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       227659                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            22879066                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            3507712                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    12846408                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    3827686                       # Number of write requests accepted
system.mem_ctrls.readBursts                  12846408                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  3827686                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 138307                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                107400                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            686481                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            693345                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            694237                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            694612                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           1120298                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            898219                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           1031720                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            734719                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            709245                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            695650                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           708542                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           682630                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           840288                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           687941                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           904425                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           925749                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            231912                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            231744                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            232863                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            232866                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            232142                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            230718                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            229982                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            230300                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            232334                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            232295                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           231936                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           228672                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           246407                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           228944                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           233355                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           233801                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.87                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.01                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 529378405326                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                63540505000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            767655299076                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     41656.77                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                60406.77                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        11                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  9233843                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1720700                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 72.66                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                46.25                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              12846408                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              3827686                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 3040034                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 2228484                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1465037                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 1011660                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  577277                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  497378                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  435229                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  385418                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  341464                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  304938                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 360630                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                1058616                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 405211                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 179783                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 143106                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                 117361                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  95203                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  55570                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   4804                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                    898                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  22532                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  25274                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  77661                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 143179                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 186503                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 210752                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 225956                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 236031                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 243121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 249504                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 255941                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 263508                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 255791                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 254864                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 250324                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 240819                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 237996                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 235993                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  20399                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  12246                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   7914                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   5555                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   4246                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   3211                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   3041                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   2869                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   2788                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   2800                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   2826                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   2994                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   2876                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   2828                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   2712                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   2765                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   2990                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   2970                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   2955                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   2885                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   2844                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   2925                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   2429                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1074                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    568                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    328                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    211                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    137                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     75                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     39                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     22                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      5473817                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    192.080348                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   125.359212                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   238.764411                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      2444454     44.66%     44.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      1989719     36.35%     81.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       323824      5.92%     86.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       167456      3.06%     89.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       110067      2.01%     91.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        80804      1.48%     93.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        56730      1.04%     94.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        46143      0.84%     95.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       254620      4.65%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      5473817                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       227659                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      55.820745                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     39.873708                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    307.234275                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-8191       227654    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24576-32767            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::131072-139263            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        227659                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       227659                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.341419                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.315729                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.974703                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           196326     86.24%     86.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             4351      1.91%     88.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            16280      7.15%     95.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             6113      2.69%     97.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             2487      1.09%     99.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21             1059      0.47%     99.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              545      0.24%     99.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23              249      0.11%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24              136      0.06%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               50      0.02%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               35      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27               12      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28               10      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                5      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        227659                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              813318464                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 8851648                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               238097344                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               822170112                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            244971904                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       624.41                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       182.79                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    631.20                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    188.07                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         6.31                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.88                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.43                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1302545840500                       # Total gap between requests
system.mem_ctrls.avgGap                      78117.94                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst     50209728                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    150847552                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       588416                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     96601088                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    515071680                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    238097344                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 38547378.123016275465                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 115809781.440667435527                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 451743.017720246280                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 74163290.950924292207                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 395434582.107619464397                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 182793827.308801203966                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst       784527                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      2478941                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         9194                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      1517513                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      8056233                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      3827686                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst  23848312170                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 128358859974                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    376461293                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  91528904539                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 523542761100                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 31244117415864                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     30398.33                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     51779.72                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     40946.41                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     60315.07                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     64986.05                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8162664.71                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    66.68                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          19162667580                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          10185180390                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         43942915800                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         9749623680                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     102821281680.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     334524661470                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     218472634560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       738858965160                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        567.242187                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 564591327644                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  43494620000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 694459917856                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          19920471480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          10587955125                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         46792925340                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         9670190940                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     102821281680.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     396708184470                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     166107562560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       752608571595                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        577.798135                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 427628801925                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  43494620000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 831422443575                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                167                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           84                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    12874821297.619047                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   63931995468.877014                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           80     95.24%     95.24% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.19%     96.43% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.19%     97.62% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2.5e+11-3e+11            1      1.19%     98.81% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+11-5.5e+11            1      1.19%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        70500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 517244402500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             84                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   221060876500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 1081484989000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1302545865500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     21087396                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        21087396                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     21087396                       # number of overall hits
system.cpu1.icache.overall_hits::total       21087396                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        34716                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         34716                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        34716                       # number of overall misses
system.cpu1.icache.overall_misses::total        34716                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1414730000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1414730000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1414730000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1414730000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     21122112                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     21122112                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     21122112                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     21122112                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.001644                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.001644                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.001644                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.001644                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 40751.526674                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 40751.526674                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 40751.526674                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 40751.526674                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          127                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          127                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        25813                       # number of writebacks
system.cpu1.icache.writebacks::total            25813                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         8871                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         8871                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         8871                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         8871                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        25845                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        25845                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        25845                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        25845                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1080673500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1080673500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1080673500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1080673500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.001224                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.001224                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.001224                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.001224                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 41813.639002                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 41813.639002                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 41813.639002                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 41813.639002                       # average overall mshr miss latency
system.cpu1.icache.replacements                 25813                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     21087396                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       21087396                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        34716                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        34716                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1414730000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1414730000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     21122112                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     21122112                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.001644                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.001644                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 40751.526674                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 40751.526674                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         8871                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         8871                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        25845                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        25845                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1080673500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1080673500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.001224                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.001224                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 41813.639002                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 41813.639002                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1302545865500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.992302                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           20592057                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            25813                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           797.739782                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        312382000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.992302                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999759                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999759                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           27                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            5                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         42270069                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        42270069                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1302545865500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     33009592                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        33009592                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     33009592                       # number of overall hits
system.cpu1.dcache.overall_hits::total       33009592                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      8254187                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       8254187                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      8254187                       # number of overall misses
system.cpu1.dcache.overall_misses::total      8254187                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 542183173757                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 542183173757                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 542183173757                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 542183173757                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     41263779                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     41263779                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     41263779                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     41263779                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.200035                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.200035                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.200035                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.200035                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 65685.836020                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 65685.836020                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 65685.836020                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 65685.836020                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      4178475                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       634615                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            74369                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           5850                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    56.185709                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets   108.481197                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      2601688                       # number of writebacks
system.cpu1.dcache.writebacks::total          2601688                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      6425181                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      6425181                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      6425181                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      6425181                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1829006                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1829006                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1829006                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1829006                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 126835455603                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 126835455603                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 126835455603                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 126835455603                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.044325                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.044325                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.044325                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.044325                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 69346.659116                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 69346.659116                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 69346.659116                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 69346.659116                       # average overall mshr miss latency
system.cpu1.dcache.replacements               2601688                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     27706342                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       27706342                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      4529169                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      4529169                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 284930056000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 284930056000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     32235511                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     32235511                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.140502                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.140502                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 62910.007553                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 62910.007553                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      3514375                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      3514375                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      1014794                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1014794                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  60595909500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  60595909500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.031481                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.031481                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 59712.522443                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 59712.522443                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      5303250                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       5303250                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      3725018                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      3725018                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 257253117757                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 257253117757                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      9028268                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      9028268                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.412595                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.412595                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 69060.905949                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 69060.905949                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      2910806                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      2910806                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       814212                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       814212                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  66239546103                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  66239546103                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.090185                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.090185                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 81354.175697                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 81354.175697                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          381                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          381                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          112                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          112                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      3418000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      3418000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          493                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          493                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.227181                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.227181                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 30517.857143                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 30517.857143                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data           68                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total           68                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           44                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           44                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      2520500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      2520500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.089249                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.089249                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 57284.090909                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 57284.090909                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          341                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          341                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          104                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          104                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       446500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       446500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          445                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          445                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.233708                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.233708                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  4293.269231                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  4293.269231                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          104                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          104                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       342500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       342500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.233708                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.233708                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  3293.269231                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  3293.269231                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data      1326273                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total        1326273                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       773723                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       773723                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  72794897500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  72794897500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      2099996                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      2099996                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.368440                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.368440                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 94083.926030                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 94083.926030                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       773723                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       773723                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  72021174500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  72021174500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.368440                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.368440                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 93083.926030                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 93083.926030                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1302545865500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.285483                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           36936090                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          2602618                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            14.191898                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        312393500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.285483                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.915171                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.915171                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           15                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         89332073                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        89332073                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1302545865500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          64773778                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     11411104                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     64330067                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        15433858                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         13301901                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             352                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           273                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            625                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          7140964                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         7140962                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      36899760                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     27874019                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          437                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          437                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side    110621711                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     97237168                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        77503                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      7806547                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             215742929                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   4719858944                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   4148714176                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      3306112                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    333023872                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             9204903104                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        32565610                       # Total snoops (count)
system.tol2bus.snoopTraffic                 245075264                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        104480555                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.067509                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.256377                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               97571529     93.39%     93.39% # Request fanout histogram
system.tol2bus.snoop_fanout::1                6765396      6.48%     99.86% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 142891      0.14%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                    739      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          104480555                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       143830167517                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             11.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       48633779511                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       55312918397                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             4.2                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        3906589688                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          38798438                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               1424333440000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 445038                       # Simulator instruction rate (inst/s)
host_mem_usage                                 708244                       # Number of bytes of host memory used
host_op_rate                                   446319                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  3559.99                       # Real time elapsed on the host
host_tick_rate                               34210042                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1584334506                       # Number of instructions simulated
sim_ops                                    1588894834                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.121788                       # Number of seconds simulated
sim_ticks                                121787574500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            99.719267                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               40402384                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            40516126                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          7055934                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         41601766                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits             21566                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups          36052                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           14486                       # Number of indirect misses.
system.cpu0.branchPred.lookups               41742330                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         8905                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                         41903                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          3604818                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  21483086                       # Number of branches committed
system.cpu0.commit.bw_lim_events               266213                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls         401687                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       22941038                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts            74160069                       # Number of instructions committed
system.cpu0.commit.committedOps              74337858                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    230532352                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.322462                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     0.780756                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    187845509     81.48%     81.48% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     19743323      8.56%     90.05% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     16037196      6.96%     97.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      6356209      2.76%     99.76% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4       158010      0.07%     99.83% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5        77918      0.03%     99.86% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6        35636      0.02%     99.88% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7        12338      0.01%     99.88% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8       266213      0.12%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    230532352                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                  27633171                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               46736                       # Number of function calls committed.
system.cpu0.commit.int_insts                 70457198                       # Number of committed integer instructions.
system.cpu0.commit.loads                     11796354                       # Number of loads committed
system.cpu0.commit.membars                     285821                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass       286016      0.38%      0.38% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        40944328     55.08%     55.46% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           2520      0.00%     55.47% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv             556      0.00%     55.47% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd         66919      0.09%     55.56% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp       3407810      4.58%     60.14% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt        103114      0.14%     60.28% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     60.28% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc        35788      0.05%     60.33% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv       3443517      4.63%     64.96% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc          140      0.00%     64.96% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     64.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     64.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     64.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     64.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     64.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     64.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     64.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     64.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     64.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     64.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     64.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     64.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     64.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     64.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     64.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     64.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     64.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     64.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     64.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     64.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     64.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     64.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     64.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     64.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     64.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     64.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     64.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     64.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     64.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     64.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     64.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     64.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     64.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     64.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     64.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     64.96% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead        1547882      2.08%     67.04% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       3923385      5.28%     72.32% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead     10290375     13.84%     86.16% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite     10285508     13.84%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total         74337858                       # Class of committed instruction
system.cpu0.commit.refs                      26047150                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                   74160069                       # Number of Instructions Simulated
system.cpu0.committedOps                     74337858                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              3.250200                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        3.250200                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            142462742                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              3452064                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            32216049                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             111808375                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                33935310                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 52546353                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               3607928                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              3653378                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              3413330                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   41742330                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 22632879                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    200970809                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              2966003                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           91                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     128763728                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  22                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles           60                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               14118106                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.173180                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          27935628                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          40423950                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.534212                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         235965663                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.548228                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.901696                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               160325497     67.94%     67.94% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                31264070     13.25%     81.19% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                36788002     15.59%     96.78% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 6826602      2.89%     99.68% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                  363646      0.15%     99.83% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                   20156      0.01%     99.84% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  215736      0.09%     99.93% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                  102377      0.04%     99.97% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                   59577      0.03%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           235965663                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                 26452675                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                16725567                       # number of floating regfile writes
system.cpu0.idleCycles                        5069363                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             3630632                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                26973292                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.362622                       # Inst execution rate
system.cpu0.iew.exec_refs                    29288412                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  14308728                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               14280502                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             15066101                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts            158704                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          6030265                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            14464373                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts           97251445                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts             14979684                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          4327375                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts             87404609                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                125835                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             54840799                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               3607928                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             55003498                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       245397                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads            5096                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          126                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         1366                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           68                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads      3269747                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       213588                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          1366                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect        85040                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       3545592                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                 52217985                       # num instructions consuming a value
system.cpu0.iew.wb_count                     86537309                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.725032                       # average fanout of values written-back
system.cpu0.iew.wb_producers                 37859722                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.359024                       # insts written-back per cycle
system.cpu0.iew.wb_sent                      86552189                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               107519593                       # number of integer regfile reads
system.cpu0.int_regfile_writes               28408058                       # number of integer regfile writes
system.cpu0.ipc                              0.307673                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.307673                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass           287866      0.31%      0.31% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             50042303     54.55%     54.87% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                2849      0.00%     54.87% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                  628      0.00%     54.87% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd              71184      0.08%     54.95% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp            3623618      3.95%     58.90% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt             172245      0.19%     59.09% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     59.09% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc          35797      0.04%     59.12% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv            3443785      3.75%     62.88% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc           4423684      4.82%     67.70% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     67.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     67.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     67.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     67.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     67.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     67.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     67.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     67.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     67.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     67.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     67.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     67.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     67.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     67.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     67.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     67.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     67.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     67.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     67.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     67.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     67.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     67.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     67.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     67.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     67.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     67.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     67.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     67.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     67.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     67.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     67.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     67.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     67.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     67.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     67.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     67.70% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead             2833415      3.09%     70.79% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            3935879      4.29%     75.08% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead       12520174     13.65%     88.73% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite      10338556     11.27%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total              91731983                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses               34951058                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads           70361866                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses     30679730                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes          46713933                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     474054                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.005168                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                  30692      6.47%      6.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    11      0.00%      6.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                     18      0.00%      6.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    1      0.00%      6.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    2      0.00%      6.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                  279      0.06%      6.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%      6.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc             1815      0.38%      6.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                14151      2.99%      9.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc              289541     61.08%     70.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     70.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     70.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     70.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     70.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     70.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     70.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     70.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     70.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     70.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     70.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     70.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     70.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     70.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     70.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     70.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     70.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     70.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     70.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     70.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     70.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     70.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     70.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     70.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     70.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     70.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     70.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     70.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     70.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     70.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     70.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     70.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     70.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     70.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     70.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     70.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                 93832     19.79%     90.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                27486      5.80%     96.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead            13233      2.79%     99.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite            2993      0.63%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses              56967113                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads         350383538                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses     55857579                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes         73452542                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                  96735894                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                 91731983                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded             515551                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       22913671                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           841720                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved        113864                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined      9819427                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    235965663                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.388751                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.729619                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          172413847     73.07%     73.07% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           40526262     17.17%     90.24% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           18786579      7.96%     98.20% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            3658680      1.55%     99.75% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4             380980      0.16%     99.92% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             102682      0.04%     99.96% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6              67936      0.03%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7              17999      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              10698      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      235965663                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.380575                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads          4109248                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         3501874                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            15066101                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           14464373                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads               11834010                       # number of misc regfile reads
system.cpu0.misc_regfile_writes               7057288                       # number of misc regfile writes
system.cpu0.numCycles                       241035026                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     2540126                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles               74596623                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps             38457256                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               5166877                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                39084540                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              18682845                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents               157181                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            167134792                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             110327213                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands           63067469                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 50553260                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              30315482                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               3607928                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             49709768                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                24610280                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups         45013820                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       122120972                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles      18413544                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts            115737                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 21587760                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts        116402                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   327526055                       # The number of ROB reads
system.cpu0.rob.rob_writes                  199991764                       # The number of ROB writes
system.cpu0.timesIdled                          66159                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1840                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            99.811368                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               40482916                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            40559424                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          7079780                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         41554834                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits             16953                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          24657                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            7704                       # Number of indirect misses.
system.cpu1.branchPred.lookups               41680693                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         3862                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                         41379                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          3614308                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  21382033                       # Number of branches committed
system.cpu1.commit.bw_lim_events               264837                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls         402587                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       23232663                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            73493284                       # Number of instructions committed
system.cpu1.commit.committedOps              73672081                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    228931213                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.321809                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.777731                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    186538700     81.48%     81.48% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     19565292      8.55%     90.03% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2     16039055      7.01%     97.03% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      6331021      2.77%     99.80% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4        95311      0.04%     99.84% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5        57912      0.03%     99.87% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6        27479      0.01%     99.88% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        11606      0.01%     99.88% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       264837      0.12%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    228931213                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                  27642933                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls               30054                       # Number of function calls committed.
system.cpu1.commit.int_insts                 69790650                       # Number of committed integer instructions.
system.cpu1.commit.loads                     11731063                       # Number of loads committed
system.cpu1.commit.membars                     287184                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass       287184      0.39%      0.39% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        40681536     55.22%     55.61% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            438      0.00%     55.61% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             192      0.00%     55.61% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd         68880      0.09%     55.70% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp       3407664      4.63%     60.33% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt        105734      0.14%     60.47% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     60.47% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc        36822      0.05%     60.52% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv       3444470      4.68%     65.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc           42      0.00%     65.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     65.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     65.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     65.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     65.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     65.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     65.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     65.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     65.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     65.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     65.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     65.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     65.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     65.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     65.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     65.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     65.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     65.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     65.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     65.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     65.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     65.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     65.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     65.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     65.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     65.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     65.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     65.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     65.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     65.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     65.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     65.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     65.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     65.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     65.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     65.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     65.20% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        1480337      2.01%     67.21% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       3579461      4.86%     72.07% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead     10292105     13.97%     86.04% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite     10287216     13.96%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         73672081                       # Class of committed instruction
system.cpu1.commit.refs                      25639119                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   73493284                       # Number of Instructions Simulated
system.cpu1.committedOps                     73672081                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              3.216599                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        3.216599                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            141584438                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred              3466295                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            32279616                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             111546238                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                33409727                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 52390121                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               3616685                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              3616571                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              3402899                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   41680693                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 22838951                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    200034611                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes              3000965                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           13                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                     128505797                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                  21                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles          305                       # Number of stall cycles due to pending traps
system.cpu1.fetch.SquashCycles               14164348                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.176315                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          27286746                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          40499869                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.543598                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         234403870                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.549969                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.898417                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               158970592     67.82%     67.82% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                30984860     13.22%     81.04% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                36883967     15.74%     96.77% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 6908282      2.95%     99.72% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  354307      0.15%     99.87% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                   16021      0.01%     99.88% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  120651      0.05%     99.93% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                  105426      0.04%     99.97% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                   59764      0.03%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           234403870                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                 26481503                       # number of floating regfile reads
system.cpu1.fp_regfile_writes                16768550                       # number of floating regfile writes
system.cpu1.idleCycles                        1994518                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             3643948                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                26928406                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.367600                       # Inst execution rate
system.cpu1.iew.exec_refs                    28931992                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  13965245                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               14622865                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             15047350                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts            152161                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          6075424                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            14115325                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           96878250                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             14966747                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          4369566                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             86900011                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                131667                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents             54411673                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               3616685                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             54574256                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked       236789                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads            1200                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses           68                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          873                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      3316287                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       207269                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           873                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect        83717                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       3560231                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 52162468                       # num instructions consuming a value
system.cpu1.iew.wb_count                     86014613                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.725471                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 37842377                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.363854                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      86026870                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               106677619                       # number of integer regfile reads
system.cpu1.int_regfile_writes               28217850                       # number of integer regfile writes
system.cpu1.ipc                              0.310887                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.310887                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass           288726      0.32%      0.32% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             49880378     54.65%     54.97% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 460      0.00%     54.97% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  192      0.00%     54.97% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd              73292      0.08%     55.05% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp            3620692      3.97%     59.02% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt             177441      0.19%     59.21% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     59.21% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc          36831      0.04%     59.25% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv            3444656      3.77%     63.03% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc           4471869      4.90%     67.92% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     67.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     67.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     67.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     67.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     67.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     67.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     67.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     67.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     67.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     67.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     67.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     67.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     67.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     67.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     67.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     67.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     67.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     67.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     67.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     67.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     67.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     67.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     67.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     67.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     67.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     67.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     67.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     67.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     67.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     67.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     67.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     67.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     67.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     67.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     67.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     67.92% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead             2794703      3.06%     70.99% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            3586945      3.93%     74.92% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead       12549629     13.75%     88.67% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite      10343763     11.33%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              91269577                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses               35043150                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads           70561636                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses     30727385                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes          46976173                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     452130                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.004954                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                  32019      7.08%      7.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%      7.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%      7.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%      7.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    1      0.00%      7.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                  271      0.06%      7.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%      7.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc             1624      0.36%      7.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                14159      3.13%     10.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc              292503     64.69%     75.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     75.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     75.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     75.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     75.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     75.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     75.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     75.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     75.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     75.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     75.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     75.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     75.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     75.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     75.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     75.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     75.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     75.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     75.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     75.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     75.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     75.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     75.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     75.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     75.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     75.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     75.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     75.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     75.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     75.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     75.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     75.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     75.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     75.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     75.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     75.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     75.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                 93881     20.76%     96.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                 1253      0.28%     96.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead            13257      2.93%     99.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite            3162      0.70%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              56389831                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         347695445                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     55287228                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         73109107                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  96373045                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 91269577                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded             505205                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       23206169                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           861927                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved        102618                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     10007126                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    234403870                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.389369                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.728666                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          171129222     73.01%     73.01% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           40291314     17.19%     90.19% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           18822466      8.03%     98.22% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            3626157      1.55%     99.77% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4             354849      0.15%     99.92% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5              85738      0.04%     99.96% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6              63417      0.03%     99.99% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              19384      0.01%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              11323      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      234403870                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.386084                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          4131764                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         3504700                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            15047350                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           14115325                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads               11856208                       # number of misc regfile reads
system.cpu1.misc_regfile_writes               7063612                       # number of misc regfile writes
system.cpu1.numCycles                       236398388                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                     7099264                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               74628090                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             38225208                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               5072235                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                38544710                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents              18706409                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents               170076                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            166690328                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             110063258                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           63131745                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 50402684                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              29572088                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               3616685                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             48984763                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                24906537                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups         45239586                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       121450742                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles      18226938                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts            110311                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 21415712                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts        111002                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   325559641                       # The number of ROB reads
system.cpu1.rob.rob_writes                  199282899                       # The number of ROB writes
system.cpu1.timesIdled                          27199                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          4767231                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit              1647976                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             6899859                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                121                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                514542                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      3905050                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       7766252                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests        74032                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        40776                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      3515430                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      3185258                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      7031196                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        3226034                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 121787574500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            3512745                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      2419544                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1442207                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             6168                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           3360                       # Transaction distribution
system.membus.trans_dist::ReadExReq            381707                       # Transaction distribution
system.membus.trans_dist::ReadExResp           381662                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       3512747                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           269                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     11660409                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               11660409                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    404092864                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               404092864                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             7678                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           3904251                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 3904251    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             3904251                       # Request fanout histogram
system.membus.respLayer1.occupancy        20095856598                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             16.5                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         18051186877                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              14.8                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   121787574500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 121787574500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 121787574500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 121787574500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 121787574500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   121787574500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 121787574500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 121787574500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 121787574500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 121787574500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                758                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples          379                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    3351589.709763                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   20368037.332781                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10          379    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        13500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value    375476500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total            379                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   120517322000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   1270252500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 121787574500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     22558360                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        22558360                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     22558360                       # number of overall hits
system.cpu0.icache.overall_hits::total       22558360                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        74519                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         74519                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        74519                       # number of overall misses
system.cpu0.icache.overall_misses::total        74519                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   4332755999                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   4332755999                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   4332755999                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   4332755999                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     22632879                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     22632879                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     22632879                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     22632879                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.003293                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.003293                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.003293                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.003293                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 58142.970236                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 58142.970236                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 58142.970236                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 58142.970236                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         4635                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs              115                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    40.304348                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        68087                       # number of writebacks
system.cpu0.icache.writebacks::total            68087                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         6431                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         6431                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         6431                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         6431                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        68088                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        68088                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        68088                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        68088                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   3941037499                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   3941037499                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   3941037499                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   3941037499                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.003008                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.003008                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.003008                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.003008                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 57881.528302                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 57881.528302                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 57881.528302                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 57881.528302                       # average overall mshr miss latency
system.cpu0.icache.replacements                 68087                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     22558360                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       22558360                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        74519                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        74519                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   4332755999                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   4332755999                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     22632879                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     22632879                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.003293                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.003293                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 58142.970236                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 58142.970236                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         6431                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         6431                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        68088                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        68088                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   3941037499                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   3941037499                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.003008                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.003008                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 57881.528302                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 57881.528302                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 121787574500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           22626673                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            68119                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           332.163904                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         45333845                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        45333845                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 121787574500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     16818354                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        16818354                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     16818354                       # number of overall hits
system.cpu0.dcache.overall_hits::total       16818354                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     11519900                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      11519900                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     11519900                       # number of overall misses
system.cpu0.dcache.overall_misses::total     11519900                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 695508469235                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 695508469235                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 695508469235                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 695508469235                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     28338254                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     28338254                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     28338254                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     28338254                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.406514                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.406514                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.406514                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.406514                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 60374.523150                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 60374.523150                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 60374.523150                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 60374.523150                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     25533100                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets          930                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           345794                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets             11                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    73.839049                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    84.545455                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      1726094                       # number of writebacks
system.cpu0.dcache.writebacks::total          1726094                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      9816899                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      9816899                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      9816899                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      9816899                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data      1703001                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      1703001                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data      1703001                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      1703001                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 121184893619                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 121184893619                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 121184893619                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 121184893619                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.060095                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.060095                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.060095                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.060095                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 71159.613893                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 71159.613893                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 71159.613893                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 71159.613893                       # average overall mshr miss latency
system.cpu0.dcache.replacements               1726094                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     11486047                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       11486047                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      2715242                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      2715242                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 150995919000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 150995919000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     14201289                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     14201289                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.191197                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.191197                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 55610.482970                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 55610.482970                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      1945616                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      1945616                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data       769626                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       769626                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data  53023753000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  53023753000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.054194                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.054194                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 68895.480402                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 68895.480402                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      5332307                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       5332307                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      8804658                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      8804658                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 544512550235                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 544512550235                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data     14136965                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     14136965                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.622811                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.622811                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 61843.691173                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 61843.691173                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      7871283                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      7871283                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       933375                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       933375                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  68161140619                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  68161140619                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.066024                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.066024                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 73026.533407                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 73026.533407                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data        72042                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        72042                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          965                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          965                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     36318500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     36318500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data        73007                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        73007                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.013218                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.013218                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 37635.751295                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 37635.751295                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          522                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          522                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data          443                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          443                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      6823000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      6823000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.006068                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.006068                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 15401.805869                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 15401.805869                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data        69995                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        69995                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         1861                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         1861                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data     12416500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     12416500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data        71856                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        71856                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.025899                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.025899                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  6671.950564                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  6671.950564                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         1860                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         1860                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data     10581500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     10581500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.025885                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.025885                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  5688.978495                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  5688.978495                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data       432000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total       432000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data       407000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total       407000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         9991                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           9991                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data        31912                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total        31912                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data   2851611850                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total   2851611850                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data        41903                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total        41903                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.761568                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.761568                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 89358.606480                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 89358.606480                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_hits::.cpu0.data           23                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_hits::total           23                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data        31889                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total        31889                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data   2819662850                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total   2819662850                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.761019                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.761019                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 88421.175013                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 88421.175013                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 121787574500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.952727                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           18709315                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          1732217                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            10.800792                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.952727                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.998523                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.998523                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         58782225                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        58782225                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 121787574500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               28502                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              664380                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               15138                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              649894                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1357914                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              28502                       # number of overall hits
system.l2.overall_hits::.cpu0.data             664380                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              15138                       # number of overall hits
system.l2.overall_hits::.cpu1.data             649894                       # number of overall hits
system.l2.overall_hits::total                 1357914                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             39586                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           1059477                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             15832                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           1028818                       # number of demand (read+write) misses
system.l2.demand_misses::total                2143713                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            39586                       # number of overall misses
system.l2.overall_misses::.cpu0.data          1059477                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            15832                       # number of overall misses
system.l2.overall_misses::.cpu1.data          1028818                       # number of overall misses
system.l2.overall_misses::total               2143713                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   3522417000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 113708332944                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   1478726000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 111301363483                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     230010839427                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   3522417000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 113708332944                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   1478726000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 111301363483                       # number of overall miss cycles
system.l2.overall_miss_latency::total    230010839427                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           68088                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data         1723857                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           30970                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1678712                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              3501627                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          68088                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data        1723857                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          30970                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1678712                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             3501627                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.581395                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.614597                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.511204                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.612862                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.612205                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.581395                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.614597                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.511204                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.612862                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.612205                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 88981.382307                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 107324.965945                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 93401.086407                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 108183.724899                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 107295.537895                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 88981.382307                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 107324.965945                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 93401.086407                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 108183.724899                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 107295.537895                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs              10479                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                       149                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      70.328859                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   1354492                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             2419544                       # number of writebacks
system.l2.writebacks::total                   2419544                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            598                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         429285                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            444                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data         408639                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              838966                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           598                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        429285                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           444                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data        408639                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             838966                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        38988                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       630192                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        15388                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       620179                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1304747                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        38988                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       630192                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        15388                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       620179                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      2611462                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          3916209                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   3091978506                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  68574284666                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst   1295485500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  67642374664                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 140604123336                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   3091978506                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  68574284666                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst   1295485500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  67642374664                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 293835152895                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 434439276231                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.572612                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.365571                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.496868                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.369437                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.372612                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.572612                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.365571                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.496868                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.369437                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.118397                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 79305.901970                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 108814.908260                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 84188.036132                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 109069.114988                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 107763.515330                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 79305.901970                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 108814.908260                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 84188.036132                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 109069.114988                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 112517.491311                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 110933.628984                       # average overall mshr miss latency
system.l2.replacements                        7050582                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      2450699                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          2450699                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      2450699                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      2450699                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       993110                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           993110                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       993110                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       993110                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      2611462                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        2611462                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 293835152895                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 293835152895                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 112517.491311                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 112517.491311                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data             156                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data             143                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  299                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data           682                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data           902                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               1584                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      1867000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data      3123500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      4990500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data          838                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data         1045                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             1883                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.813842                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.863158                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.841211                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  2737.536657                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  3462.860310                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  3150.568182                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data          682                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data          902                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          1584                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data     13597000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data     17942494                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     31539494                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.813842                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.863158                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.841211                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 19936.950147                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 19891.900222                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 19911.296717                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data            94                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data           123                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                217                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data          143                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data          139                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              282                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data      1233500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data       438500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total      1672000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data          237                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data          262                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            499                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.603376                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.530534                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.565130                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data  8625.874126                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  3154.676259                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  5929.078014                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data          143                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data          139                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          282                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data      2866500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data      2754000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      5620500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.603376                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.530534                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.565130                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20045.454545                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 19812.949640                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 19930.851064                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data           346702                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           334481                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                681183                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         612901                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         586173                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1199074                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  65355130949                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  63002829984                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  128357960933                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       959603                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       920654                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           1880257                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.638703                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.636692                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.637718                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 106632.443003                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 107481.630822                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 107047.572488                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data       421893                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data       404276                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           826169                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       191008                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       181897                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         372905                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  25041283165                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  24051665162                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  49092948327                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.199049                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.197574                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.198327                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 131100.703452                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 132226.838057                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 131650.013615                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         28502                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         15138                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              43640                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        39586                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        15832                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            55418                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   3522417000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   1478726000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   5001143000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        68088                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        30970                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          99058                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.581395                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.511204                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.559450                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 88981.382307                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 93401.086407                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 90244.018189                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          598                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          444                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          1042                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        38988                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        15388                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        54376                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   3091978506                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst   1295485500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   4387464006                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.572612                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.496868                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.548931                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 79305.901970                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 84188.036132                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 80687.509306                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       317678                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       315413                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            633091                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       446576                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       442645                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          889221                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  48353201995                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  48298533499                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  96651735494                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data       764254                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       758058                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       1522312                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.584329                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.583920                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.584125                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 108275.415596                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 109113.473549                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 108692.592161                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data         7392                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data         4363                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        11755                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       439184                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       438282                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       877466                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  43533001501                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  43590709502                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  87123711003                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.574657                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.578164                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.576404                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 99122.466895                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 99458.133124                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 99290.127484                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          414                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           75                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               489                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          492                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           78                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             570                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     22410977                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data      9954226                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     32365203                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          906                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data          153                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          1059                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.543046                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.509804                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.538244                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 45550.766260                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 127618.282051                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 56781.057895                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          250                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           55                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          305                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          242                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           23                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          265                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      4966983                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       524244                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      5491227                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.267108                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.150327                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.250236                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 20524.723140                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 22793.217391                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 20721.611321                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 121787574500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 121787574500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999660                       # Cycle average of tags in use
system.l2.tags.total_refs                     8697516                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   7051436                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.233439                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      24.468779                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.363184                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        5.170628                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.132689                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        5.102815                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    28.761565                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.382325                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.005675                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.080791                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.002073                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.079731                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.449399                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999995                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            25                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            39                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           25                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           39                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.390625                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.609375                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  62642436                       # Number of tag accesses
system.l2.tags.data_accesses                 62642436                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 121787574500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       2495232                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      40645376                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        984832                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      39967360                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    165149248                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          249242048                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      2495232                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       984832                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       3480064                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    154850816                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       154850816                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          38988                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         635084                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          15388                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         624490                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      2580457                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             3894407                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      2419544                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            2419544                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         20488396                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        333739925                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst          8086474                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        328172723                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   1356043494                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2046531011                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     20488396                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst      8086474                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         28574869                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks     1271482880                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1271482880                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks     1271482880                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        20488396                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       333739925                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst         8086474                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       328172723                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   1356043494                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           3318013891                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   2417517.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     38989.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    630641.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     15388.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    621566.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   2576459.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.004551236750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       144325                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       144325                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             6581498                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            2293313                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     3894408                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    2419544                       # Number of write requests accepted
system.mem_ctrls.readBursts                   3894408                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  2419544                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  11365                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2027                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            232043                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            236132                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            257356                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            265326                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            263458                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            273750                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            236129                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            248716                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            230667                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            230899                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           229206                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           233649                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           258511                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           229496                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           225843                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           231862                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            149710                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            150289                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            151819                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            155441                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            154940                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            158518                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            148935                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            150531                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            151997                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            150320                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           149074                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           148928                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           152505                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           147087                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           148403                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           149012                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       5.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      27.50                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 225250254775                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                19415215000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            298057311025                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     58008.69                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                76758.69                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       250                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  3029878                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 2126829                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 78.03                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                87.98                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               3894408                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              2419544                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  524044                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  552759                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  430323                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  369316                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  301234                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  273290                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  251176                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  224848                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  193707                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  161562                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 138948                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 156474                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  94186                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  58918                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  46730                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  39068                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  34377                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  30714                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   1314                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                     55                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  19853                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  21329                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  29166                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  38215                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  50100                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  65507                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  82147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  98347                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 112147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 121737                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 130765                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 150073                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 120184                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 115088                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 112502                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 109610                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 108367                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 108418                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  21164                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  18004                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  16893                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  17180                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                  19135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                  20379                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                  23045                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                  27024                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                  31507                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                  35016                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                  38288                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                  39805                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                  41848                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                  42062                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  42281                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  42741                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  43230                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  43564                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  45345                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  44815                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  45110                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  45401                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  40918                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                  17949                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   7583                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   5196                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   3244                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   2314                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   1445                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    844                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    632                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1143848                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    352.525217                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   190.359406                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   397.336629                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       336459     29.41%     29.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       454726     39.75%     69.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        33054      2.89%     72.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        12975      1.13%     73.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         7382      0.65%     73.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         6018      0.53%     74.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         6417      0.56%     74.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         8257      0.72%     75.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       278560     24.35%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1143848                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       144325                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      26.904175                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     17.715010                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    282.541494                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023       144309     99.99%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::26624-27647           16      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        144325                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       144325                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.750452                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.679006                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.674903                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           111624     77.34%     77.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             2883      2.00%     79.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            10966      7.60%     86.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             7915      5.48%     92.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             4640      3.21%     95.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21             2460      1.70%     97.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22             1510      1.05%     98.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23              952      0.66%     99.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24              498      0.35%     99.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25              344      0.24%     99.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26              237      0.16%     99.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27              117      0.08%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28               73      0.05%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29               49      0.03%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30               20      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31               11      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32                6      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::33                9      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::34                4      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::35                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::37                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::38                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::41                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        144325                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              248514752                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  727360                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               154720576                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               249242112                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            154850816                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2040.56                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1270.41                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2046.53                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1271.48                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        25.87                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    15.94                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    9.93                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  121787584500                       # Total gap between requests
system.mem_ctrls.avgGap                      19288.65                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      2495296                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     40361024                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       984832                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     39780224                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    164893376                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    154720576                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 20488921.059840962291                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 331405105.699021875858                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 8086473.550715142861                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 326636146.284364998341                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 1353942523.914867877960                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1270413477.197544574738                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        38989                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       635084                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        15388                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       624490                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      2580457                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      2419544                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   1473149404                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  42236185120                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    653388496                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  41732795954                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 211961792051                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 3313588932474                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     37783.72                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     66504.88                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     42460.91                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     66827.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     82141.18                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1369509.68                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    81.85                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           3890471760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           2067842370                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         13352749620                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         6250041720                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy       9614198880                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      51866622180                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       3089272800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        90131199330                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        740.068925                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   7082463291                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   4066920000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 110638191209                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           4276581540                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           2273060790                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         14372177400                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         6369355260                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy       9614198880                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      51850213020                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       3103091040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        91858677930                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        754.253283                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   7109657530                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   4066920000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 110610996970                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions               1280                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          641                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    5598597.503900                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   10253351.296547                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          641    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value         7000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value     48543500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            641                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   118198873500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED   3588701000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 121787574500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     22805664                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        22805664                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     22805664                       # number of overall hits
system.cpu1.icache.overall_hits::total       22805664                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        33287                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         33287                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        33287                       # number of overall misses
system.cpu1.icache.overall_misses::total        33287                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1857343000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1857343000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1857343000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1857343000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     22838951                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     22838951                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     22838951                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     22838951                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.001457                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.001457                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.001457                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.001457                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 55797.849010                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 55797.849010                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 55797.849010                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 55797.849010                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          583                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               21                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    27.761905                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        30970                       # number of writebacks
system.cpu1.icache.writebacks::total            30970                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         2317                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         2317                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         2317                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         2317                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        30970                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        30970                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        30970                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        30970                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1694392000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1694392000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1694392000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1694392000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.001356                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.001356                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.001356                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.001356                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 54710.752341                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 54710.752341                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 54710.752341                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 54710.752341                       # average overall mshr miss latency
system.cpu1.icache.replacements                 30970                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     22805664                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       22805664                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        33287                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        33287                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1857343000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1857343000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     22838951                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     22838951                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.001457                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.001457                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 55797.849010                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 55797.849010                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         2317                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         2317                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        30970                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        30970                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1694392000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1694392000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.001356                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.001356                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 54710.752341                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 54710.752341                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 121787574500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           23357818                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            31002                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           753.429392                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           11                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           21                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         45708872                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        45708872                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 121787574500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     16697103                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16697103                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     16697103                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16697103                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     11268228                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      11268228                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     11268228                       # number of overall misses
system.cpu1.dcache.overall_misses::total     11268228                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 680016017647                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 680016017647                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 680016017647                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 680016017647                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     27965331                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     27965331                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     27965331                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     27965331                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.402936                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.402936                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.402936                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.402936                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 60348.088240                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 60348.088240                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 60348.088240                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 60348.088240                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs     24851125                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets          319                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs           329024                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              5                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    75.529825                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    63.800000                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1678035                       # number of writebacks
system.cpu1.dcache.writebacks::total          1678035                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      9612509                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      9612509                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      9612509                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      9612509                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1655719                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1655719                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1655719                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1655719                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 118503769707                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 118503769707                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 118503769707                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 118503769707                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.059206                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.059206                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.059206                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.059206                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 71572.392240                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 71572.392240                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 71572.392240                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 71572.392240                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1678035                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     11443935                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       11443935                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      2727220                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      2727220                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 151454535000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 151454535000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     14171155                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     14171155                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.192449                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.192449                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 55534.403165                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 55534.403165                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      1964923                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      1964923                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       762297                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       762297                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  52912226000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  52912226000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.053792                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.053792                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 69411.562685                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 69411.562685                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      5253168                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       5253168                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      8541008                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      8541008                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 528561482647                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 528561482647                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data     13794176                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     13794176                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.619175                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.619175                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 61885.140799                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 61885.140799                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      7647586                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      7647586                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       893422                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       893422                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  65591543707                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  65591543707                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.064768                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.064768                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 73416.083001                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 73416.083001                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data        72945                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        72945                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          711                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          711                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     27928500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     27928500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data        73656                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        73656                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.009653                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.009653                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 39280.590717                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 39280.590717                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          111                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          111                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          600                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          600                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data     22725500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     22725500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.008146                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.008146                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 37875.833333                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 37875.833333                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data        70664                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        70664                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         1775                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         1775                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data     12172500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     12172500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data        72439                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        72439                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.024503                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.024503                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  6857.746479                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  6857.746479                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data         1768                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         1768                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data     10430500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     10430500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.024407                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.024407                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  5899.604072                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  5899.604072                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       381500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       381500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       355500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       355500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data         9525                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total           9525                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data        31854                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total        31854                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data   2832414833                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total   2832414833                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data        41379                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total        41379                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.769811                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.769811                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 88918.654894                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 88918.654894                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_hits::.cpu1.data            5                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_hits::total            5                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data        31849                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total        31849                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data   2800560833                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total   2800560833                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.769690                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.769690                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 87932.457314                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 87932.457314                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 121787574500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.846381                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           18544671                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1685072                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            11.005269                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.846381                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.995199                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.995199                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         57990653                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        57990653                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 121787574500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           1632044                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      4870243                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      1052485                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         4631038                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          4272758                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            6437                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          3577                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          10014                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           51                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           51                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          1883129                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         1883131                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         99058                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      1532988                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         1059                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         1059                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       204262                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      5189162                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        92910                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      5048218                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              10534552                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      8715136                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    220796864                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      3964160                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    214831808                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              448307968                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        11344572                       # Total snoops (count)
system.tol2bus.snoopTraffic                 155721216                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         14850743                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.225672                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.424542                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               11540124     77.71%     77.71% # Request fanout histogram
system.tol2bus.snoop_fanout::1                3269843     22.02%     99.73% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  40776      0.27%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           14850743                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         7019662733                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              5.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2604152013                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         102416425                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        2534127090                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             2.1                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          46698512                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             1507                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
