/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  reg [3:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_16z;
  reg [8:0] celloutsig_0_17z;
  wire [18:0] celloutsig_0_18z;
  wire [4:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [8:0] celloutsig_0_22z;
  wire [7:0] celloutsig_0_23z;
  wire [40:0] celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire [3:0] celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire [10:0] celloutsig_0_29z;
  wire [12:0] celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire [5:0] celloutsig_0_33z;
  wire celloutsig_0_36z;
  wire celloutsig_0_37z;
  wire celloutsig_0_38z;
  wire [15:0] celloutsig_0_39z;
  wire [4:0] celloutsig_0_3z;
  wire celloutsig_0_41z;
  wire [8:0] celloutsig_0_42z;
  wire [2:0] celloutsig_0_43z;
  wire [2:0] celloutsig_0_44z;
  wire celloutsig_0_46z;
  wire [11:0] celloutsig_0_47z;
  wire celloutsig_0_4z;
  wire celloutsig_0_52z;
  wire celloutsig_0_53z;
  wire [3:0] celloutsig_0_54z;
  wire celloutsig_0_56z;
  wire celloutsig_0_58z;
  wire [4:0] celloutsig_0_5z;
  reg [15:0] celloutsig_0_62z;
  wire celloutsig_0_68z;
  wire celloutsig_0_69z;
  wire [21:0] celloutsig_0_6z;
  wire [20:0] celloutsig_0_71z;
  wire celloutsig_0_74z;
  wire [15:0] celloutsig_0_7z;
  wire celloutsig_0_92z;
  wire [7:0] celloutsig_0_93z;
  wire celloutsig_0_9z;
  wire [11:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [2:0] celloutsig_1_11z;
  reg [7:0] celloutsig_1_12z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire [17:0] celloutsig_1_18z;
  wire [17:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [2:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [4:0] celloutsig_1_4z;
  wire [4:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [13:0] celloutsig_1_7z;
  wire [9:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_41z = ~(celloutsig_0_32z | celloutsig_0_33z[4]);
  assign celloutsig_0_52z = ~(celloutsig_0_24z[40] | celloutsig_0_42z[4]);
  assign celloutsig_0_53z = ~(celloutsig_0_52z | celloutsig_0_32z);
  assign celloutsig_0_58z = ~(celloutsig_0_43z[2] | celloutsig_0_31z);
  assign celloutsig_0_74z = ~(celloutsig_0_39z[9] | celloutsig_0_43z[0]);
  assign celloutsig_0_12z = ~(celloutsig_0_9z | celloutsig_0_3z[2]);
  assign celloutsig_0_13z = ~(celloutsig_0_7z[3] | celloutsig_0_2z[4]);
  assign celloutsig_0_36z = ~celloutsig_0_29z[8];
  assign celloutsig_0_37z = ~celloutsig_0_12z;
  assign celloutsig_0_38z = ~celloutsig_0_20z;
  assign celloutsig_0_28z = ~celloutsig_0_4z;
  assign celloutsig_0_68z = ~celloutsig_0_62z[14];
  assign celloutsig_0_1z = ~in_data[86];
  assign celloutsig_0_21z = ~celloutsig_0_69z;
  assign celloutsig_0_0z = ~(in_data[41] ^ in_data[73]);
  assign celloutsig_0_92z = ~(celloutsig_0_14z ^ celloutsig_0_74z);
  assign celloutsig_1_1z = ~(in_data[132] ^ celloutsig_1_0z[9]);
  assign celloutsig_0_10z = ~(celloutsig_0_6z[8] ^ celloutsig_0_9z);
  assign celloutsig_1_15z = ~(celloutsig_1_10z ^ celloutsig_1_5z[2]);
  assign celloutsig_0_16z = ~(celloutsig_0_14z ^ celloutsig_0_7z[13]);
  assign celloutsig_0_25z = ~(celloutsig_0_12z ^ celloutsig_0_16z);
  assign celloutsig_0_32z = ~(celloutsig_0_20z ^ in_data[76]);
  assign celloutsig_0_39z = { in_data[83:78], celloutsig_0_22z, celloutsig_0_38z } + { celloutsig_0_2z[7:2], celloutsig_0_17z, celloutsig_0_30z };
  assign celloutsig_0_93z = celloutsig_0_2z[12:5] + { celloutsig_0_71z[19:13], celloutsig_0_41z };
  assign celloutsig_1_4z = celloutsig_1_0z[11:7] + { in_data[120:119], celloutsig_1_2z };
  assign celloutsig_1_7z = in_data[173:160] + { celloutsig_1_3z, celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_5z };
  assign celloutsig_1_18z = { in_data[162:157], celloutsig_1_15z, celloutsig_1_15z, celloutsig_1_5z, celloutsig_1_5z } + { in_data[163:160], celloutsig_1_7z };
  assign celloutsig_0_23z = { celloutsig_0_6z[11:5], celloutsig_0_21z } + { celloutsig_0_18z[16:15], celloutsig_0_11z, celloutsig_0_16z, celloutsig_0_9z };
  assign celloutsig_0_3z = { celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z } + in_data[85:81];
  assign celloutsig_0_44z = { celloutsig_0_38z, celloutsig_0_0z, celloutsig_0_32z } / { 1'h1, celloutsig_0_23z[5], celloutsig_0_9z };
  assign celloutsig_0_47z = celloutsig_0_39z[11:0] / { 1'h1, celloutsig_0_29z[1:0], celloutsig_0_13z, celloutsig_0_20z, celloutsig_0_28z, celloutsig_0_5z, celloutsig_0_46z };
  assign celloutsig_0_6z = in_data[73:52] / { 1'h1, in_data[91:75], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_4z };
  assign celloutsig_1_19z = { celloutsig_1_7z[13:8], celloutsig_1_16z, 1'h0, celloutsig_1_9z } / { 1'h1, celloutsig_1_0z[5:1], celloutsig_1_4z, 1'h1, celloutsig_1_3z, celloutsig_1_5z };
  assign celloutsig_0_2z = { in_data[65:57], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z } / { 1'h1, in_data[21:10] };
  assign celloutsig_0_22z = { celloutsig_0_6z[20:13], celloutsig_0_1z } / { 1'h1, celloutsig_0_18z[7:2], celloutsig_0_20z, celloutsig_0_9z };
  assign celloutsig_0_27z = { celloutsig_0_7z[11:9], celloutsig_0_16z } / { 1'h1, celloutsig_0_18z[9:8], in_data[0] };
  assign celloutsig_1_2z = celloutsig_1_0z[6:4] * in_data[158:156];
  assign celloutsig_1_5z = in_data[182:178] * celloutsig_1_0z[7:3];
  assign celloutsig_0_18z = celloutsig_0_6z[21:3] * { celloutsig_0_7z[9:6], celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_14z, celloutsig_0_10z, celloutsig_0_10z, celloutsig_0_3z, celloutsig_0_10z };
  assign celloutsig_0_24z = { celloutsig_0_22z[3:0], celloutsig_0_14z, celloutsig_0_21z, celloutsig_0_10z, celloutsig_0_6z, celloutsig_0_10z, celloutsig_0_1z, celloutsig_0_19z, celloutsig_0_19z } * { celloutsig_0_2z[12:7], celloutsig_0_16z, celloutsig_0_16z, celloutsig_0_18z, celloutsig_0_9z, celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_20z, celloutsig_0_19z };
  assign celloutsig_0_46z = { celloutsig_0_24z[29:20], celloutsig_0_43z, celloutsig_0_19z, celloutsig_0_12z, celloutsig_0_12z, celloutsig_0_32z, celloutsig_0_27z } != { celloutsig_0_17z[4], celloutsig_0_43z, celloutsig_0_2z, celloutsig_0_27z, celloutsig_0_20z, celloutsig_0_43z };
  assign celloutsig_0_56z = { celloutsig_0_6z[18:10], celloutsig_0_28z } != { celloutsig_0_17z, celloutsig_0_1z };
  assign celloutsig_0_69z = in_data[90:81] != { celloutsig_0_5z, celloutsig_0_5z };
  assign celloutsig_1_16z = celloutsig_1_12z[7:4] != { in_data[150:149], celloutsig_1_3z, celloutsig_1_1z };
  assign celloutsig_0_30z = { celloutsig_0_24z[11:7], celloutsig_0_69z, celloutsig_0_14z, celloutsig_0_17z, celloutsig_0_11z, celloutsig_0_11z } != { celloutsig_0_6z[6:2], celloutsig_0_3z, celloutsig_0_16z, celloutsig_0_2z };
  assign celloutsig_0_4z = in_data[29:23] !== celloutsig_0_2z[7:1];
  assign celloutsig_0_9z = celloutsig_0_7z[13:3] !== { celloutsig_0_7z[15:11], celloutsig_0_0z, celloutsig_0_3z };
  assign celloutsig_1_3z = celloutsig_1_0z[4:2] !== { celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_1_6z = in_data[124:122] !== celloutsig_1_0z[3:1];
  assign celloutsig_0_31z = { celloutsig_0_18z[16:8], celloutsig_0_28z } !== { celloutsig_0_29z[9:7], celloutsig_0_5z, celloutsig_0_10z, celloutsig_0_10z };
  assign celloutsig_1_10z = | { celloutsig_1_2z[2], celloutsig_1_9z };
  assign celloutsig_0_14z = | celloutsig_0_3z[4:1];
  assign celloutsig_0_20z = | celloutsig_0_18z[16:3];
  assign celloutsig_0_26z = | { celloutsig_0_23z[7:5], celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_23z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_1z };
  assign celloutsig_0_43z = { celloutsig_0_7z[1:0], celloutsig_0_69z } >> { celloutsig_0_29z[10:9], celloutsig_0_30z };
  assign celloutsig_0_5z = { in_data[61:58], celloutsig_0_0z } >> celloutsig_0_3z;
  assign celloutsig_0_71z = { celloutsig_0_2z[9:3], celloutsig_0_37z, celloutsig_0_68z, celloutsig_0_20z, celloutsig_0_19z, celloutsig_0_56z, celloutsig_0_26z, celloutsig_0_28z, celloutsig_0_16z, celloutsig_0_28z, celloutsig_0_58z } >> { celloutsig_0_24z[34:15], celloutsig_0_53z };
  assign celloutsig_1_9z = in_data[176:167] >> celloutsig_1_7z[12:3];
  assign celloutsig_0_19z = { celloutsig_0_5z[4:1], celloutsig_0_12z } >> { celloutsig_0_18z[7], celloutsig_0_11z };
  assign celloutsig_0_42z = { celloutsig_0_29z[7:3], celloutsig_0_69z, celloutsig_0_36z, celloutsig_0_12z, celloutsig_0_38z } - { celloutsig_0_27z, celloutsig_0_27z, celloutsig_0_10z };
  assign celloutsig_0_54z = { celloutsig_0_18z[0], celloutsig_0_43z } - { celloutsig_0_47z[6:4], celloutsig_0_26z };
  assign celloutsig_0_7z = { celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_1z } - { celloutsig_0_2z[8:3], celloutsig_0_3z, celloutsig_0_3z };
  assign celloutsig_1_0z = in_data[118:107] - in_data[190:179];
  assign celloutsig_1_11z[2:1] = celloutsig_1_0z[4:3] - celloutsig_1_0z[6:5];
  assign celloutsig_0_29z = { celloutsig_0_23z[4:3], celloutsig_0_21z, celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_25z, celloutsig_0_25z } - { celloutsig_0_7z[11:3], celloutsig_0_9z, celloutsig_0_13z };
  assign celloutsig_0_33z = { celloutsig_0_17z[4:0], celloutsig_0_4z } - celloutsig_0_7z[8:3];
  always_latch
    if (!clkin_data[32]) celloutsig_0_62z = 16'h0000;
    else if (celloutsig_1_19z[0]) celloutsig_0_62z = { celloutsig_0_54z, celloutsig_0_58z, celloutsig_0_44z, celloutsig_0_10z, celloutsig_0_32z, celloutsig_0_26z, celloutsig_0_44z, celloutsig_0_31z, celloutsig_0_20z };
  always_latch
    if (clkin_data[64]) celloutsig_1_12z = 8'h00;
    else if (clkin_data[0]) celloutsig_1_12z = { celloutsig_1_11z[2:1], celloutsig_1_4z, celloutsig_1_1z };
  always_latch
    if (clkin_data[32]) celloutsig_0_11z = 4'h0;
    else if (!celloutsig_1_19z[0]) celloutsig_0_11z = { celloutsig_0_7z[12:10], celloutsig_0_9z };
  always_latch
    if (!clkin_data[32]) celloutsig_0_17z = 9'h000;
    else if (!celloutsig_1_19z[0]) celloutsig_0_17z = { celloutsig_0_7z[9:2], celloutsig_0_1z };
  assign celloutsig_1_11z[0] = celloutsig_1_0z[2];
  assign { out_data[145:128], out_data[113:96], out_data[32], out_data[7:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_92z, celloutsig_0_93z };
endmodule
