ğŸš€ FPGA Reaction Timer Game
ğŸ“Œ Project Overview
This FPGA-based project implements a reaction timer game, where a player must press a button as quickly as possible after a random delay. The reaction time is displayed on 3 LEDs.

The system:
âœ… Uses a Finite State Machine (FSM) for game logic
âœ… Implements a randomized delay before the reaction test
âœ… Displays the reaction time using 3 LEDs
âœ… Runs on the ICEBreaker FPGA, written in Verilog

âš¡ Features
âœ… Finite State Machine (FSM) Based Game Logic
âœ… Randomized Reaction Time Start
âœ… LED-Based Reaction Time Display
âœ… Fully Synthesizable on ICEBreaker FPGA

ğŸ“œ Hardware Requirements
ğŸ–¥ ICEBreaker FPGA (Lattice iCE40UP5K)
ğŸ•¹ Push Button (Onboard or External)
ğŸ”† 3 LEDs for Reaction Time Display
ğŸ”‹ USB-C Power & Programming Cable

ğŸ›  File Structure

FPGA_Projects/reaction_timer/
â”‚â”€â”€ reaction_game.v            # Main Verilog module
â”‚â”€â”€ constraints.pcf            # FPGA pin assignments
â”‚â”€â”€ README.md                  # Project documentation
ğŸ’¾ Synthesis & Programming (ICEBreaker FPGA)

Use the following commands to synthesize and upload the design:

yosys -p "synth_ice40 -top reaction_game -json reaction_game.json" reaction_game.v
nextpnr-ice40 --up5k --package sg48 --json reaction_game.json --pcf constraints.pcf --asc reaction_game.asc
icepack reaction_game.asc reaction_game.bin
iceprog reaction_game.bin

ğŸ” How It Works
1ï¸âƒ£ The game starts in cooldown mode (2 seconds).
2ï¸âƒ£ After cooldown, the system waits a random time (1-3 sec) before setting the "Ready" LED.
3ï¸âƒ£ The player must press the button as fast as possible after the ready signal.
4ï¸âƒ£ The reaction time is displayed on 3 LEDs in binary format.
5ï¸âƒ£ After 2 seconds, the game resets, and a new random wait time is generated.

ğŸ”¬ Reaction Time Display (LEDs)
Reaction Time (Seconds)	LED Output (Binary)
0 sec (Instant)	000
1 sec	001
2 sec	010
3 sec	011
4 sec	100
5 sec	101
ğŸ’¡ Faster reaction times = fewer LEDs lit!


ğŸ“Œ Created by David Francos
Inspired by classic reaction time games and implemented in pure Verilog on an ICEBreaker FPGA.