--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/home/user/.local/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise
-v 3 -s 4 -n 3 -fastpaths -xml Top.twx Top.ncd -o Top.twr Top.pcf -ucf top.ucf

Design file:              Top.ncd
Physical constraint file: Top.pcf
Device,package,speed:     xc3s1200e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: TS_clkcam = PERIOD TIMEGRP "clkcam" 10 ns HIGH 50% 
INPUT_JITTER 0.08 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 4722 paths analyzed, 623 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.878ns.
--------------------------------------------------------------------------------

Paths for end point resetdcm (H15.O1), 24 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.122ns (requirement - (data path - clock path skew + uncertainty))
  Source:               w4dcmcnt_1 (FF)
  Destination:          resetdcm (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.838ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clkcambuf rising at 0.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: w4dcmcnt_1 to resetdcm
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y72.XQ      Tcko                  0.592   w4dcmcnt<1>
                                                       w4dcmcnt_1
    SLICE_X67Y72.F4      net (fanout=3)        1.482   w4dcmcnt<1>
    SLICE_X67Y72.COUT    Topcyf                1.162   state_cmp_eq0000_wg_cy<3>
                                                       state_cmp_eq0000_wg_lut<2>
                                                       state_cmp_eq0000_wg_cy<2>
                                                       state_cmp_eq0000_wg_cy<3>
    SLICE_X67Y73.CIN     net (fanout=1)        0.000   state_cmp_eq0000_wg_cy<3>
    SLICE_X67Y73.XB      Tcinxb                0.404   inst_ov7670capt4/address_not0001
                                                       state_cmp_eq0000_wg_cy<4>
    SLICE_X70Y77.F1      net (fanout=8)        1.690   state_cmp_eq0000
    SLICE_X70Y77.X       Tilo                  0.759   resetdcm_1
                                                       resetdcm_mux0000
    H15.O1               net (fanout=1)        1.065   resetdcm_mux0000
    H15.OTCLK1           Tioock                0.684   ov7670_pwdn1
                                                       resetdcm
    -------------------------------------------------  ---------------------------
    Total                                      7.838ns (3.601ns logic, 4.237ns route)
                                                       (45.9% logic, 54.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.604ns (requirement - (data path - clock path skew + uncertainty))
  Source:               w4dcmcnt_14 (FF)
  Destination:          resetdcm (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.356ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clkcambuf rising at 0.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: w4dcmcnt_14 to resetdcm
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y75.YQ      Tcko                  0.652   w4dcmcnt<12>
                                                       w4dcmcnt_14
    SLICE_X67Y72.G1      net (fanout=3)        1.101   w4dcmcnt<14>
    SLICE_X67Y72.COUT    Topcyg                1.001   state_cmp_eq0000_wg_cy<3>
                                                       state_cmp_eq0000_wg_lut<3>
                                                       state_cmp_eq0000_wg_cy<3>
    SLICE_X67Y73.CIN     net (fanout=1)        0.000   state_cmp_eq0000_wg_cy<3>
    SLICE_X67Y73.XB      Tcinxb                0.404   inst_ov7670capt4/address_not0001
                                                       state_cmp_eq0000_wg_cy<4>
    SLICE_X70Y77.F1      net (fanout=8)        1.690   state_cmp_eq0000
    SLICE_X70Y77.X       Tilo                  0.759   resetdcm_1
                                                       resetdcm_mux0000
    H15.O1               net (fanout=1)        1.065   resetdcm_mux0000
    H15.OTCLK1           Tioock                0.684   ov7670_pwdn1
                                                       resetdcm
    -------------------------------------------------  ---------------------------
    Total                                      7.356ns (3.500ns logic, 3.856ns route)
                                                       (47.6% logic, 52.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.807ns (requirement - (data path - clock path skew + uncertainty))
  Source:               w4dcmcnt_19 (FF)
  Destination:          resetdcm (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.153ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clkcambuf rising at 0.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: w4dcmcnt_19 to resetdcm
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y76.YQ      Tcko                  0.652   w4dcmcnt<18>
                                                       w4dcmcnt_19
    SLICE_X67Y73.F1      net (fanout=3)        1.127   w4dcmcnt<19>
    SLICE_X67Y73.XB      Topxb                 1.176   inst_ov7670capt4/address_not0001
                                                       state_cmp_eq0000_wg_lut<4>
                                                       state_cmp_eq0000_wg_cy<4>
    SLICE_X70Y77.F1      net (fanout=8)        1.690   state_cmp_eq0000
    SLICE_X70Y77.X       Tilo                  0.759   resetdcm_1
                                                       resetdcm_mux0000
    H15.O1               net (fanout=1)        1.065   resetdcm_mux0000
    H15.OTCLK1           Tioock                0.684   ov7670_pwdn1
                                                       resetdcm
    -------------------------------------------------  ---------------------------
    Total                                      7.153ns (3.271ns logic, 3.882ns route)
                                                       (45.7% logic, 54.3% route)

--------------------------------------------------------------------------------

Paths for end point SCCB/data_sr_30 (SLICE_X64Y88.CE), 22 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.686ns (requirement - (data path - clock path skew + uncertainty))
  Source:               send_BRB2 (FF)
  Destination:          SCCB/data_sr_30 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.162ns (Levels of Logic = 3)
  Clock Path Skew:      -0.112ns (0.025 - 0.137)
  Source Clock:         clkcambuf rising at 0.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: send_BRB2 to SCCB/data_sr_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y85.YQ      Tcko                  0.652   state_FSM_FFd9
                                                       send_BRB2
    SLICE_X71Y87.F3      net (fanout=1)        1.142   send_BRB2
    SLICE_X71Y87.X       Tilo                  0.704   send_BRB0
                                                       send_mux000021
    SLICE_X66Y88.G4      net (fanout=2)        0.689   send
    SLICE_X66Y88.Y       Tilo                  0.759   SCCB/taken
                                                       SCCB/busy_sr_not0003138
    SLICE_X66Y88.F4      net (fanout=1)        0.023   SCCB/taken_mux0003
    SLICE_X66Y88.X       Tilo                  0.759   SCCB/taken
                                                       SCCB/busy_sr_not00032
    SLICE_X64Y88.CE      net (fanout=51)       1.879   SCCB/busy_sr_not0003
    SLICE_X64Y88.CLK     Tceck                 0.555   SCCB/data_sr<30>
                                                       SCCB/data_sr_30
    -------------------------------------------------  ---------------------------
    Total                                      7.162ns (3.429ns logic, 3.733ns route)
                                                       (47.9% logic, 52.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.061ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SCCB/busy_sr_31 (FF)
  Destination:          SCCB/data_sr_30 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.814ns (Levels of Logic = 3)
  Clock Path Skew:      -0.085ns (0.090 - 0.175)
  Source Clock:         clkcambuf rising at 0.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: SCCB/busy_sr_31 to SCCB/data_sr_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y95.YQ      Tcko                  0.652   SCCB/busy_sr<31>
                                                       SCCB/busy_sr_31
    SLICE_X67Y91.F1      net (fanout=67)       1.085   SCCB/busy_sr<31>
    SLICE_X67Y91.X       Tilo                  0.704   SCCB/busy_sr_not0003136
                                                       SCCB/busy_sr_not0003136
    SLICE_X66Y88.G2      net (fanout=1)        0.398   SCCB/busy_sr_not0003136
    SLICE_X66Y88.Y       Tilo                  0.759   SCCB/taken
                                                       SCCB/busy_sr_not0003138
    SLICE_X66Y88.F4      net (fanout=1)        0.023   SCCB/taken_mux0003
    SLICE_X66Y88.X       Tilo                  0.759   SCCB/taken
                                                       SCCB/busy_sr_not00032
    SLICE_X64Y88.CE      net (fanout=51)       1.879   SCCB/busy_sr_not0003
    SLICE_X64Y88.CLK     Tceck                 0.555   SCCB/data_sr<30>
                                                       SCCB/data_sr_30
    -------------------------------------------------  ---------------------------
    Total                                      6.814ns (3.429ns logic, 3.385ns route)
                                                       (50.3% logic, 49.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.475ns (requirement - (data path - clock path skew + uncertainty))
  Source:               send_BRB3 (FF)
  Destination:          SCCB/data_sr_30 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.456ns (Levels of Logic = 3)
  Clock Path Skew:      -0.029ns (0.025 - 0.054)
  Source Clock:         clkcambuf rising at 0.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: send_BRB3 to SCCB/data_sr_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y86.XQ      Tcko                  0.591   send_BRB3
                                                       send_BRB3
    SLICE_X71Y87.F1      net (fanout=1)        0.497   send_BRB3
    SLICE_X71Y87.X       Tilo                  0.704   send_BRB0
                                                       send_mux000021
    SLICE_X66Y88.G4      net (fanout=2)        0.689   send
    SLICE_X66Y88.Y       Tilo                  0.759   SCCB/taken
                                                       SCCB/busy_sr_not0003138
    SLICE_X66Y88.F4      net (fanout=1)        0.023   SCCB/taken_mux0003
    SLICE_X66Y88.X       Tilo                  0.759   SCCB/taken
                                                       SCCB/busy_sr_not00032
    SLICE_X64Y88.CE      net (fanout=51)       1.879   SCCB/busy_sr_not0003
    SLICE_X64Y88.CLK     Tceck                 0.555   SCCB/data_sr<30>
                                                       SCCB/data_sr_30
    -------------------------------------------------  ---------------------------
    Total                                      6.456ns (3.368ns logic, 3.088ns route)
                                                       (52.2% logic, 47.8% route)

--------------------------------------------------------------------------------

Paths for end point SCCB/data_sr_29 (SLICE_X65Y88.CE), 22 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.686ns (requirement - (data path - clock path skew + uncertainty))
  Source:               send_BRB2 (FF)
  Destination:          SCCB/data_sr_29 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.162ns (Levels of Logic = 3)
  Clock Path Skew:      -0.112ns (0.025 - 0.137)
  Source Clock:         clkcambuf rising at 0.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: send_BRB2 to SCCB/data_sr_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y85.YQ      Tcko                  0.652   state_FSM_FFd9
                                                       send_BRB2
    SLICE_X71Y87.F3      net (fanout=1)        1.142   send_BRB2
    SLICE_X71Y87.X       Tilo                  0.704   send_BRB0
                                                       send_mux000021
    SLICE_X66Y88.G4      net (fanout=2)        0.689   send
    SLICE_X66Y88.Y       Tilo                  0.759   SCCB/taken
                                                       SCCB/busy_sr_not0003138
    SLICE_X66Y88.F4      net (fanout=1)        0.023   SCCB/taken_mux0003
    SLICE_X66Y88.X       Tilo                  0.759   SCCB/taken
                                                       SCCB/busy_sr_not00032
    SLICE_X65Y88.CE      net (fanout=51)       1.879   SCCB/busy_sr_not0003
    SLICE_X65Y88.CLK     Tceck                 0.555   SCCB/data_sr<29>
                                                       SCCB/data_sr_29
    -------------------------------------------------  ---------------------------
    Total                                      7.162ns (3.429ns logic, 3.733ns route)
                                                       (47.9% logic, 52.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.061ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SCCB/busy_sr_31 (FF)
  Destination:          SCCB/data_sr_29 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.814ns (Levels of Logic = 3)
  Clock Path Skew:      -0.085ns (0.090 - 0.175)
  Source Clock:         clkcambuf rising at 0.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: SCCB/busy_sr_31 to SCCB/data_sr_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y95.YQ      Tcko                  0.652   SCCB/busy_sr<31>
                                                       SCCB/busy_sr_31
    SLICE_X67Y91.F1      net (fanout=67)       1.085   SCCB/busy_sr<31>
    SLICE_X67Y91.X       Tilo                  0.704   SCCB/busy_sr_not0003136
                                                       SCCB/busy_sr_not0003136
    SLICE_X66Y88.G2      net (fanout=1)        0.398   SCCB/busy_sr_not0003136
    SLICE_X66Y88.Y       Tilo                  0.759   SCCB/taken
                                                       SCCB/busy_sr_not0003138
    SLICE_X66Y88.F4      net (fanout=1)        0.023   SCCB/taken_mux0003
    SLICE_X66Y88.X       Tilo                  0.759   SCCB/taken
                                                       SCCB/busy_sr_not00032
    SLICE_X65Y88.CE      net (fanout=51)       1.879   SCCB/busy_sr_not0003
    SLICE_X65Y88.CLK     Tceck                 0.555   SCCB/data_sr<29>
                                                       SCCB/data_sr_29
    -------------------------------------------------  ---------------------------
    Total                                      6.814ns (3.429ns logic, 3.385ns route)
                                                       (50.3% logic, 49.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.475ns (requirement - (data path - clock path skew + uncertainty))
  Source:               send_BRB3 (FF)
  Destination:          SCCB/data_sr_29 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.456ns (Levels of Logic = 3)
  Clock Path Skew:      -0.029ns (0.025 - 0.054)
  Source Clock:         clkcambuf rising at 0.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: send_BRB3 to SCCB/data_sr_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y86.XQ      Tcko                  0.591   send_BRB3
                                                       send_BRB3
    SLICE_X71Y87.F1      net (fanout=1)        0.497   send_BRB3
    SLICE_X71Y87.X       Tilo                  0.704   send_BRB0
                                                       send_mux000021
    SLICE_X66Y88.G4      net (fanout=2)        0.689   send
    SLICE_X66Y88.Y       Tilo                  0.759   SCCB/taken
                                                       SCCB/busy_sr_not0003138
    SLICE_X66Y88.F4      net (fanout=1)        0.023   SCCB/taken_mux0003
    SLICE_X66Y88.X       Tilo                  0.759   SCCB/taken
                                                       SCCB/busy_sr_not00032
    SLICE_X65Y88.CE      net (fanout=51)       1.879   SCCB/busy_sr_not0003
    SLICE_X65Y88.CLK     Tceck                 0.555   SCCB/data_sr<29>
                                                       SCCB/data_sr_29
    -------------------------------------------------  ---------------------------
    Total                                      6.456ns (3.368ns logic, 3.088ns route)
                                                       (52.2% logic, 47.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clkcam = PERIOD TIMEGRP "clkcam" 10 ns HIGH 50% INPUT_JITTER 0.08 ns;
--------------------------------------------------------------------------------

Paths for end point state_FSM_FFd10 (SLICE_X71Y77.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.104ns (requirement - (clock path skew + uncertainty - data path))
  Source:               state_FSM_FFd11 (FF)
  Destination:          state_FSM_FFd10 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.113ns (Levels of Logic = 0)
  Clock Path Skew:      0.009ns (0.041 - 0.032)
  Source Clock:         clkcambuf rising at 10.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: state_FSM_FFd11 to state_FSM_FFd10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y77.XQ      Tcko                  0.474   state_FSM_FFd11
                                                       state_FSM_FFd11
    SLICE_X71Y77.BY      net (fanout=5)        0.504   state_FSM_FFd11
    SLICE_X71Y77.CLK     Tckdi       (-Th)    -0.135   state_FSM_FFd10
                                                       state_FSM_FFd10
    -------------------------------------------------  ---------------------------
    Total                                      1.113ns (0.609ns logic, 0.504ns route)
                                                       (54.7% logic, 45.3% route)

--------------------------------------------------------------------------------

Paths for end point SCCB/busy_sr_6 (SLICE_X69Y92.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.195ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SCCB/busy_sr_5 (FF)
  Destination:          SCCB/busy_sr_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.267ns (Levels of Logic = 1)
  Clock Path Skew:      0.072ns (0.185 - 0.113)
  Source Clock:         clkcambuf rising at 10.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: SCCB/busy_sr_5 to SCCB/busy_sr_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y91.YQ      Tcko                  0.470   SCCB/busy_sr<4>
                                                       SCCB/busy_sr_5
    SLICE_X69Y92.F4      net (fanout=1)        0.281   SCCB/busy_sr<5>
    SLICE_X69Y92.CLK     Tckf        (-Th)    -0.516   SCCB/busy_sr<6>
                                                       SCCB/busy_sr_mux0000<25>1
                                                       SCCB/busy_sr_6
    -------------------------------------------------  ---------------------------
    Total                                      1.267ns (0.986ns logic, 0.281ns route)
                                                       (77.8% logic, 22.2% route)

--------------------------------------------------------------------------------

Paths for end point SCCB/data_sr_8 (SLICE_X89Y92.G3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.247ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SCCB/data_sr_7 (FF)
  Destination:          SCCB/data_sr_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.317ns (Levels of Logic = 1)
  Clock Path Skew:      0.070ns (0.276 - 0.206)
  Source Clock:         clkcambuf rising at 10.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: SCCB/data_sr_7 to SCCB/data_sr_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y90.XQ      Tcko                  0.473   SCCB/data_sr<7>
                                                       SCCB/data_sr_7
    SLICE_X89Y92.G3      net (fanout=1)        0.328   SCCB/data_sr<7>
    SLICE_X89Y92.CLK     Tckg        (-Th)    -0.516   SCCB/data_sr<8>
                                                       SCCB/data_sr_mux0000<8>1
                                                       SCCB/data_sr_8
    -------------------------------------------------  ---------------------------
    Total                                      1.317ns (0.989ns logic, 0.328ns route)
                                                       (75.1% logic, 24.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clkcam = PERIOD TIMEGRP "clkcam" 10 ns HIGH 50% INPUT_JITTER 0.08 ns;
--------------------------------------------------------------------------------
Slack: 5.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.400ns (Tdcmpw_CLKIN_100_150)
  Physical resource: DCM_cam/CLKIN
  Logical resource: DCM_cam/CLKIN
  Location pin: DCM_X3Y2.CLKIN
  Clock network: clk50buf
--------------------------------------------------------------------------------
Slack: 5.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 2.400ns (Tdcmpw_CLKIN_100_150)
  Physical resource: DCM_cam/CLKIN
  Logical resource: DCM_cam/CLKIN
  Location pin: DCM_X3Y2.CLKIN
  Clock network: clk50buf
--------------------------------------------------------------------------------
Slack: 5.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.400ns (Tdcmpw_CLKIN_100_150)
  Physical resource: DCM_vga/CLKIN
  Logical resource: DCM_vga/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: clkcambuf1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ov7670_pclk1 = PERIOD TIMEGRP "ov7670_pclk1" 41.667 ns 
HIGH 50%         INPUT_JITTER 0.1 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  20.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ov7670_pclk1 = PERIOD TIMEGRP "ov7670_pclk1" 41.667 ns HIGH 50%
        INPUT_JITTER 0.1 ns;
--------------------------------------------------------------------------------
Slack: 21.667ns (period - (min low pulse limit / (low pulse / period)))
  Period: 41.667ns
  Low pulse: 20.833ns
  Low pulse limit: 10.000ns (Tdcmpw_CLKIN_10_25)
  Physical resource: DCM_pclk1/CLKIN
  Logical resource: DCM_pclk1/CLKIN
  Location pin: DCM_X3Y1.CLKIN
  Clock network: ov7670_pclk1buf
--------------------------------------------------------------------------------
Slack: 21.667ns (period - (min high pulse limit / (high pulse / period)))
  Period: 41.667ns
  High pulse: 20.833ns
  High pulse limit: 10.000ns (Tdcmpw_CLKIN_10_25)
  Physical resource: DCM_pclk1/CLKIN
  Logical resource: DCM_pclk1/CLKIN
  Location pin: DCM_X3Y1.CLKIN
  Clock network: ov7670_pclk1buf
--------------------------------------------------------------------------------
Slack: 37.501ns (period - min period limit)
  Period: 41.667ns
  Min period limit: 4.166ns (240.038MHz) (Tdcmpc)
  Physical resource: DCM_pclk1/CLKIN
  Logical resource: DCM_pclk1/CLKIN
  Location pin: DCM_X3Y1.CLKIN
  Clock network: ov7670_pclk1buf
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ov7670_pclk2 = PERIOD TIMEGRP "ov7670_pclk2" 41.667 ns 
HIGH 50%         INPUT_JITTER 0.1 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  20.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ov7670_pclk2 = PERIOD TIMEGRP "ov7670_pclk2" 41.667 ns HIGH 50%
        INPUT_JITTER 0.1 ns;
--------------------------------------------------------------------------------
Slack: 21.667ns (period - (min low pulse limit / (low pulse / period)))
  Period: 41.667ns
  Low pulse: 20.833ns
  Low pulse limit: 10.000ns (Tdcmpw_CLKIN_10_25)
  Physical resource: DCM_pclk2/CLKIN
  Logical resource: DCM_pclk2/CLKIN
  Location pin: DCM_X2Y3.CLKIN
  Clock network: ov7670_pclk2buf
--------------------------------------------------------------------------------
Slack: 21.667ns (period - (min high pulse limit / (high pulse / period)))
  Period: 41.667ns
  High pulse: 20.833ns
  High pulse limit: 10.000ns (Tdcmpw_CLKIN_10_25)
  Physical resource: DCM_pclk2/CLKIN
  Logical resource: DCM_pclk2/CLKIN
  Location pin: DCM_X2Y3.CLKIN
  Clock network: ov7670_pclk2buf
--------------------------------------------------------------------------------
Slack: 37.501ns (period - min period limit)
  Period: 41.667ns
  Min period limit: 4.166ns (240.038MHz) (Tdcmpc)
  Physical resource: DCM_pclk2/CLKIN
  Logical resource: DCM_pclk2/CLKIN
  Location pin: DCM_X2Y3.CLKIN
  Clock network: ov7670_pclk2buf
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ov7670_pclk3 = PERIOD TIMEGRP "ov7670_pclk3" 41.667 ns 
HIGH 50%         INPUT_JITTER 0.1 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  20.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ov7670_pclk3 = PERIOD TIMEGRP "ov7670_pclk3" 41.667 ns HIGH 50%
        INPUT_JITTER 0.1 ns;
--------------------------------------------------------------------------------
Slack: 21.667ns (period - (min low pulse limit / (low pulse / period)))
  Period: 41.667ns
  Low pulse: 20.833ns
  Low pulse limit: 10.000ns (Tdcmpw_CLKIN_10_25)
  Physical resource: DCM_pclk3/CLKIN
  Logical resource: DCM_pclk3/CLKIN
  Location pin: DCM_X1Y3.CLKIN
  Clock network: ov7670_pclk3buf
--------------------------------------------------------------------------------
Slack: 21.667ns (period - (min high pulse limit / (high pulse / period)))
  Period: 41.667ns
  High pulse: 20.833ns
  High pulse limit: 10.000ns (Tdcmpw_CLKIN_10_25)
  Physical resource: DCM_pclk3/CLKIN
  Logical resource: DCM_pclk3/CLKIN
  Location pin: DCM_X1Y3.CLKIN
  Clock network: ov7670_pclk3buf
--------------------------------------------------------------------------------
Slack: 37.501ns (period - min period limit)
  Period: 41.667ns
  Min period limit: 4.166ns (240.038MHz) (Tdcmpc)
  Physical resource: DCM_pclk3/CLKIN
  Logical resource: DCM_pclk3/CLKIN
  Location pin: DCM_X1Y3.CLKIN
  Clock network: ov7670_pclk3buf
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ov7670_pclk4 = PERIOD TIMEGRP "ov7670_pclk4" 41.667 ns 
HIGH 50%         INPUT_JITTER 0.1 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  20.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ov7670_pclk4 = PERIOD TIMEGRP "ov7670_pclk4" 41.667 ns HIGH 50%
        INPUT_JITTER 0.1 ns;
--------------------------------------------------------------------------------
Slack: 21.667ns (period - (min low pulse limit / (low pulse / period)))
  Period: 41.667ns
  Low pulse: 20.833ns
  Low pulse limit: 10.000ns (Tdcmpw_CLKIN_10_25)
  Physical resource: DCM_pclk4/CLKIN
  Logical resource: DCM_pclk4/CLKIN
  Location pin: DCM_X2Y0.CLKIN
  Clock network: ov7670_pclk4buf
--------------------------------------------------------------------------------
Slack: 21.667ns (period - (min high pulse limit / (high pulse / period)))
  Period: 41.667ns
  High pulse: 20.833ns
  High pulse limit: 10.000ns (Tdcmpw_CLKIN_10_25)
  Physical resource: DCM_pclk4/CLKIN
  Logical resource: DCM_pclk4/CLKIN
  Location pin: DCM_X2Y0.CLKIN
  Clock network: ov7670_pclk4buf
--------------------------------------------------------------------------------
Slack: 37.501ns (period - min period limit)
  Period: 41.667ns
  Min period limit: 4.166ns (240.038MHz) (Tdcmpc)
  Physical resource: DCM_pclk4/CLKIN
  Logical resource: DCM_pclk4/CLKIN
  Location pin: DCM_X2Y0.CLKIN
  Clock network: ov7670_pclk4buf
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk251 = PERIOD TIMEGRP "clk251" TS_clkcam * 4 HIGH 50% 
INPUT_JITTER 0.08         ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2411 paths analyzed, 606 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  16.778ns.
--------------------------------------------------------------------------------

Paths for end point inst_imagegen/RGB_out_1 (U5.O1), 12 paths
--------------------------------------------------------------------------------
Slack (setup path):     11.611ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_imagegen/d2_1 (FF)
  Destination:          inst_imagegen/RGB_out_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.349ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk25 falling at 20.000ns
  Destination Clock:    clk25 rising at 40.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_imagegen/d2_1 to inst_imagegen/RGB_out_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y84.XQ      Tcko                  0.591   inst_imagegen/d2<1>
                                                       inst_imagegen/d2_1
    SLICE_X34Y76.F1      net (fanout=1)        1.063   inst_imagegen/d2<1>
    SLICE_X34Y76.X       Tilo                  0.759   inst_imagegen/RGB_out_mux0004<1>16
                                                       inst_imagegen/RGB_out_mux0004<1>16
    SLICE_X44Y41.F3      net (fanout=1)        1.721   inst_imagegen/RGB_out_mux0004<1>16
    SLICE_X44Y41.X       Tilo                  0.759   inst_imagegen/RGB_out_mux0004<1>
                                                       inst_imagegen/RGB_out_mux0004<1>27
    U5.O1                net (fanout=1)        2.772   inst_imagegen/RGB_out_mux0004<1>
    U5.OTCLK1            Tioock                0.684   vga_rgb<1>
                                                       inst_imagegen/RGB_out_1
    -------------------------------------------------  ---------------------------
    Total                                      8.349ns (2.793ns logic, 5.556ns route)
                                                       (33.5% logic, 66.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.242ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_imagegen/d3_1 (FF)
  Destination:          inst_imagegen/RGB_out_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.718ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk25 falling at 20.000ns
  Destination Clock:    clk25 rising at 40.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_imagegen/d3_1 to inst_imagegen/RGB_out_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y76.XQ      Tcko                  0.591   inst_imagegen/d3<1>
                                                       inst_imagegen/d3_1
    SLICE_X34Y76.F2      net (fanout=1)        0.432   inst_imagegen/d3<1>
    SLICE_X34Y76.X       Tilo                  0.759   inst_imagegen/RGB_out_mux0004<1>16
                                                       inst_imagegen/RGB_out_mux0004<1>16
    SLICE_X44Y41.F3      net (fanout=1)        1.721   inst_imagegen/RGB_out_mux0004<1>16
    SLICE_X44Y41.X       Tilo                  0.759   inst_imagegen/RGB_out_mux0004<1>
                                                       inst_imagegen/RGB_out_mux0004<1>27
    U5.O1                net (fanout=1)        2.772   inst_imagegen/RGB_out_mux0004<1>
    U5.OTCLK1            Tioock                0.684   vga_rgb<1>
                                                       inst_imagegen/RGB_out_1
    -------------------------------------------------  ---------------------------
    Total                                      7.718ns (2.793ns logic, 4.925ns route)
                                                       (36.2% logic, 63.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.578ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_imagegen/d1_1 (FF)
  Destination:          inst_imagegen/RGB_out_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.382ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk25 falling at 20.000ns
  Destination Clock:    clk25 rising at 40.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_imagegen/d1_1 to inst_imagegen/RGB_out_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y38.XQ      Tcko                  0.591   inst_imagegen/d1<1>
                                                       inst_imagegen/d1_1
    SLICE_X44Y41.G1      net (fanout=1)        1.474   inst_imagegen/d1<1>
    SLICE_X44Y41.Y       Tilo                  0.759   inst_imagegen/RGB_out_mux0004<1>
                                                       inst_imagegen/RGB_out_mux0004<1>4
    SLICE_X44Y41.F4      net (fanout=1)        0.343   inst_imagegen/RGB_out_mux0004<1>4
    SLICE_X44Y41.X       Tilo                  0.759   inst_imagegen/RGB_out_mux0004<1>
                                                       inst_imagegen/RGB_out_mux0004<1>27
    U5.O1                net (fanout=1)        2.772   inst_imagegen/RGB_out_mux0004<1>
    U5.OTCLK1            Tioock                0.684   vga_rgb<1>
                                                       inst_imagegen/RGB_out_1
    -------------------------------------------------  ---------------------------
    Total                                      7.382ns (2.793ns logic, 4.589ns route)
                                                       (37.8% logic, 62.2% route)

--------------------------------------------------------------------------------

Paths for end point inst_imagegen/RGB_out_4 (N8.O1), 12 paths
--------------------------------------------------------------------------------
Slack (setup path):     12.113ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_imagegen/d2_4 (FF)
  Destination:          inst_imagegen/RGB_out_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.847ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk25 falling at 20.000ns
  Destination Clock:    clk25 rising at 40.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_imagegen/d2_4 to inst_imagegen/RGB_out_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y85.YQ      Tcko                  0.652   inst_imagegen/d2<4>
                                                       inst_imagegen/d2_4
    SLICE_X35Y77.F2      net (fanout=1)        1.063   inst_imagegen/d2<4>
    SLICE_X35Y77.X       Tilo                  0.704   inst_imagegen/RGB_out_mux0004<4>16
                                                       inst_imagegen/RGB_out_mux0004<4>16
    SLICE_X48Y40.F3      net (fanout=1)        1.973   inst_imagegen/RGB_out_mux0004<4>16
    SLICE_X48Y40.X       Tilo                  0.759   inst_imagegen/RGB_out_mux0004<4>
                                                       inst_imagegen/RGB_out_mux0004<4>27
    N8.O1                net (fanout=1)        2.012   inst_imagegen/RGB_out_mux0004<4>
    N8.OTCLK1            Tioock                0.684   vga_rgb<4>
                                                       inst_imagegen/RGB_out_4
    -------------------------------------------------  ---------------------------
    Total                                      7.847ns (2.799ns logic, 5.048ns route)
                                                       (35.7% logic, 64.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.873ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_imagegen/d3_4 (FF)
  Destination:          inst_imagegen/RGB_out_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.087ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk25 falling at 20.000ns
  Destination Clock:    clk25 rising at 40.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_imagegen/d3_4 to inst_imagegen/RGB_out_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y77.XQ      Tcko                  0.591   inst_imagegen/d3<4>
                                                       inst_imagegen/d3_4
    SLICE_X35Y77.F4      net (fanout=1)        0.364   inst_imagegen/d3<4>
    SLICE_X35Y77.X       Tilo                  0.704   inst_imagegen/RGB_out_mux0004<4>16
                                                       inst_imagegen/RGB_out_mux0004<4>16
    SLICE_X48Y40.F3      net (fanout=1)        1.973   inst_imagegen/RGB_out_mux0004<4>16
    SLICE_X48Y40.X       Tilo                  0.759   inst_imagegen/RGB_out_mux0004<4>
                                                       inst_imagegen/RGB_out_mux0004<4>27
    N8.O1                net (fanout=1)        2.012   inst_imagegen/RGB_out_mux0004<4>
    N8.OTCLK1            Tioock                0.684   vga_rgb<4>
                                                       inst_imagegen/RGB_out_4
    -------------------------------------------------  ---------------------------
    Total                                      7.087ns (2.738ns logic, 4.349ns route)
                                                       (38.6% logic, 61.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.720ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_imagegen/d4_4 (FF)
  Destination:          inst_imagegen/RGB_out_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.240ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk25 falling at 20.000ns
  Destination Clock:    clk25 rising at 40.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_imagegen/d4_4 to inst_imagegen/RGB_out_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y54.YQ      Tcko                  0.652   inst_imagegen/d4<4>
                                                       inst_imagegen/d4_4
    SLICE_X48Y40.G3      net (fanout=1)        1.351   inst_imagegen/d4<4>
    SLICE_X48Y40.Y       Tilo                  0.759   inst_imagegen/RGB_out_mux0004<4>
                                                       inst_imagegen/RGB_out_mux0004<4>4
    SLICE_X48Y40.F4      net (fanout=1)        0.023   inst_imagegen/RGB_out_mux0004<4>4
    SLICE_X48Y40.X       Tilo                  0.759   inst_imagegen/RGB_out_mux0004<4>
                                                       inst_imagegen/RGB_out_mux0004<4>27
    N8.O1                net (fanout=1)        2.012   inst_imagegen/RGB_out_mux0004<4>
    N8.OTCLK1            Tioock                0.684   vga_rgb<4>
                                                       inst_imagegen/RGB_out_4
    -------------------------------------------------  ---------------------------
    Total                                      6.240ns (2.854ns logic, 3.386ns route)
                                                       (45.7% logic, 54.3% route)

--------------------------------------------------------------------------------

Paths for end point inst_imagegen/RGB_out_7 (R9.O1), 12 paths
--------------------------------------------------------------------------------
Slack (setup path):     12.761ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_imagegen/d2_7 (FF)
  Destination:          inst_imagegen/RGB_out_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.199ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk25 falling at 20.000ns
  Destination Clock:    clk25 rising at 40.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_imagegen/d2_7 to inst_imagegen/RGB_out_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y85.YQ      Tcko                  0.587   inst_imagegen/d2<7>
                                                       inst_imagegen/d2_7
    SLICE_X37Y77.F4      net (fanout=1)        1.167   inst_imagegen/d2<7>
    SLICE_X37Y77.X       Tilo                  0.704   inst_imagegen/RGB_out_mux0004<7>16
                                                       inst_imagegen/RGB_out_mux0004<7>16
    SLICE_X49Y40.F3      net (fanout=1)        1.699   inst_imagegen/RGB_out_mux0004<7>16
    SLICE_X49Y40.X       Tilo                  0.704   inst_imagegen/RGB_out_mux0004<7>
                                                       inst_imagegen/RGB_out_mux0004<7>27
    R9.O1                net (fanout=1)        1.654   inst_imagegen/RGB_out_mux0004<7>
    R9.OTCLK1            Tioock                0.684   vga_rgb<7>
                                                       inst_imagegen/RGB_out_7
    -------------------------------------------------  ---------------------------
    Total                                      7.199ns (2.679ns logic, 4.520ns route)
                                                       (37.2% logic, 62.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.210ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_imagegen/d3_7 (FF)
  Destination:          inst_imagegen/RGB_out_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.750ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk25 falling at 20.000ns
  Destination Clock:    clk25 rising at 40.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_imagegen/d3_7 to inst_imagegen/RGB_out_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y76.YQ      Tcko                  0.587   inst_imagegen/d3<7>
                                                       inst_imagegen/d3_7
    SLICE_X37Y77.F2      net (fanout=1)        0.718   inst_imagegen/d3<7>
    SLICE_X37Y77.X       Tilo                  0.704   inst_imagegen/RGB_out_mux0004<7>16
                                                       inst_imagegen/RGB_out_mux0004<7>16
    SLICE_X49Y40.F3      net (fanout=1)        1.699   inst_imagegen/RGB_out_mux0004<7>16
    SLICE_X49Y40.X       Tilo                  0.704   inst_imagegen/RGB_out_mux0004<7>
                                                       inst_imagegen/RGB_out_mux0004<7>27
    R9.O1                net (fanout=1)        1.654   inst_imagegen/RGB_out_mux0004<7>
    R9.OTCLK1            Tioock                0.684   vga_rgb<7>
                                                       inst_imagegen/RGB_out_7
    -------------------------------------------------  ---------------------------
    Total                                      6.750ns (2.679ns logic, 4.071ns route)
                                                       (39.7% logic, 60.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.725ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_imagegen/d4_7 (FF)
  Destination:          inst_imagegen/RGB_out_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.235ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk25 falling at 20.000ns
  Destination Clock:    clk25 rising at 40.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_imagegen/d4_7 to inst_imagegen/RGB_out_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y55.YQ      Tcko                  0.652   inst_imagegen/d4<7>
                                                       inst_imagegen/d4_7
    SLICE_X49Y40.G2      net (fanout=1)        1.409   inst_imagegen/d4<7>
    SLICE_X49Y40.Y       Tilo                  0.704   inst_imagegen/RGB_out_mux0004<7>
                                                       inst_imagegen/RGB_out_mux0004<7>4
    SLICE_X49Y40.F2      net (fanout=1)        0.428   inst_imagegen/RGB_out_mux0004<7>4
    SLICE_X49Y40.X       Tilo                  0.704   inst_imagegen/RGB_out_mux0004<7>
                                                       inst_imagegen/RGB_out_mux0004<7>27
    R9.O1                net (fanout=1)        1.654   inst_imagegen/RGB_out_mux0004<7>
    R9.OTCLK1            Tioock                0.684   vga_rgb<7>
                                                       inst_imagegen/RGB_out_7
    -------------------------------------------------  ---------------------------
    Total                                      6.235ns (2.744ns logic, 3.491ns route)
                                                       (44.0% logic, 56.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk251 = PERIOD TIMEGRP "clk251" TS_clkcam * 4 HIGH 50% INPUT_JITTER 0.08
        ns;
--------------------------------------------------------------------------------

Paths for end point inst_framebuffer4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_0 (SLICE_X61Y52.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.072ns (requirement - (clock path skew + uncertainty - data path))
  Source:               inst_addrgen4/addr_12 (FF)
  Destination:          inst_framebuffer4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.078ns (Levels of Logic = 0)
  Clock Path Skew:      0.006ns (0.027 - 0.021)
  Source Clock:         clk25 rising at 40.000ns
  Destination Clock:    clk25 rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: inst_addrgen4/addr_12 to inst_framebuffer4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y53.YQ      Tcko                  0.522   inst_addrgen4/addr<10>
                                                       inst_addrgen4/addr_12
    SLICE_X61Y52.BX      net (fanout=7)        0.463   inst_addrgen4/addr<12>
    SLICE_X61Y52.CLK     Tckdi       (-Th)    -0.093   inst_framebuffer4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe<0>
                                                       inst_framebuffer4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_0
    -------------------------------------------------  ---------------------------
    Total                                      1.078ns (0.615ns logic, 0.463ns route)
                                                       (57.1% logic, 42.9% route)

--------------------------------------------------------------------------------

Paths for end point inst_framebuffer4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_1 (SLICE_X61Y52.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.083ns (requirement - (clock path skew + uncertainty - data path))
  Source:               inst_addrgen4/addr_13 (FF)
  Destination:          inst_framebuffer4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.087ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.027 - 0.023)
  Source Clock:         clk25 rising at 40.000ns
  Destination Clock:    clk25 rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: inst_addrgen4/addr_13 to inst_framebuffer4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y55.XQ      Tcko                  0.474   inst_addrgen4/addr<13>
                                                       inst_addrgen4/addr_13
    SLICE_X61Y52.BY      net (fanout=7)        0.478   inst_addrgen4/addr<13>
    SLICE_X61Y52.CLK     Tckdi       (-Th)    -0.135   inst_framebuffer4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe<0>
                                                       inst_framebuffer4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_1
    -------------------------------------------------  ---------------------------
    Total                                      1.087ns (0.609ns logic, 0.478ns route)
                                                       (56.0% logic, 44.0% route)

--------------------------------------------------------------------------------

Paths for end point inst_framebuffer2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_0 (SLICE_X27Y85.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.241ns (requirement - (clock path skew + uncertainty - data path))
  Source:               inst_addrgen2/addr_12 (FF)
  Destination:          inst_framebuffer2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.226ns (Levels of Logic = 0)
  Clock Path Skew:      -0.015ns (0.022 - 0.037)
  Source Clock:         clk25 rising at 40.000ns
  Destination Clock:    clk25 rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: inst_addrgen2/addr_12 to inst_framebuffer2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y89.XQ      Tcko                  0.474   inst_addrgen2/addr<12>
                                                       inst_addrgen2/addr_12
    SLICE_X27Y85.BY      net (fanout=7)        0.617   inst_addrgen2/addr<12>
    SLICE_X27Y85.CLK     Tckdi       (-Th)    -0.135   inst_framebuffer2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe<0>
                                                       inst_framebuffer2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_0
    -------------------------------------------------  ---------------------------
    Total                                      1.226ns (0.609ns logic, 0.617ns route)
                                                       (49.7% logic, 50.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk251 = PERIOD TIMEGRP "clk251" TS_clkcam * 4 HIGH 50% INPUT_JITTER 0.08
        ns;
--------------------------------------------------------------------------------
Slack: 36.808ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 1.596ns (Trpw)
  Physical resource: vga_rgb<1>/SR
  Logical resource: inst_imagegen/RGB_out_1/SR
  Location pin: U5.SR
  Clock network: inst_debounce/output
--------------------------------------------------------------------------------
Slack: 36.808ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 20.000ns
  High pulse limit: 1.596ns (Trpw)
  Physical resource: vga_rgb<1>/SR
  Logical resource: inst_imagegen/RGB_out_1/SR
  Location pin: U5.SR
  Clock network: inst_debounce/output
--------------------------------------------------------------------------------
Slack: 36.808ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 1.596ns (Trpw)
  Physical resource: vga_rgb<4>/SR
  Logical resource: inst_imagegen/RGB_out_4/SR
  Location pin: N8.SR
  Clock network: inst_debounce/output
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clock3a = PERIOD TIMEGRP "clock3a" TS_ov7670_pclk1 HIGH 
50% INPUT_JITTER         0.1 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 606 paths analyzed, 171 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.549ns.
--------------------------------------------------------------------------------

Paths for end point inst_ov7670capt1/address_9 (SLICE_X76Y36.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.059ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_ov7670capt1/latched_vsync (FF)
  Destination:          inst_ov7670capt1/address_9 (FF)
  Requirement:          20.834ns
  Data Path Delay:      4.675ns (Levels of Logic = 1)
  Clock Path Skew:      -0.050ns (0.088 - 0.138)
  Source Clock:         clock3b falling at 20.833ns
  Destination Clock:    clock3b rising at 41.667ns
  Clock Uncertainty:    0.050ns

  Clock Uncertainty:          0.050ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_ov7670capt1/latched_vsync to inst_ov7670capt1/address_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    M15.IQ1              Tiockiq               0.508   ov7670_vsync1
                                                       inst_ov7670capt1/latched_vsync
    SLICE_X78Y40.G4      net (fanout=24)       1.709   inst_ov7670capt1/latched_vsync
    SLICE_X78Y40.Y       Tilo                  0.759   inst_ov7670capt1/address_not0001
                                                       inst_ov7670capt1/address_not00011
    SLICE_X76Y36.CE      net (fanout=12)       1.144   inst_ov7670capt1/address_not0001
    SLICE_X76Y36.CLK     Tceck                 0.555   inst_ov7670capt1/address<9>
                                                       inst_ov7670capt1/address_9
    -------------------------------------------------  ---------------------------
    Total                                      4.675ns (1.822ns logic, 2.853ns route)
                                                       (39.0% logic, 61.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     38.121ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_ov7670capt1/we_reg (FF)
  Destination:          inst_ov7670capt1/address_9 (FF)
  Requirement:          41.667ns
  Data Path Delay:      3.487ns (Levels of Logic = 1)
  Clock Path Skew:      -0.009ns (0.088 - 0.097)
  Source Clock:         clock3b rising at 0.000ns
  Destination Clock:    clock3b rising at 41.667ns
  Clock Uncertainty:    0.050ns

  Clock Uncertainty:          0.050ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_ov7670capt1/we_reg to inst_ov7670capt1/address_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X78Y39.XQ      Tcko                  0.592   inst_ov7670capt1/we_reg
                                                       inst_ov7670capt1/we_reg
    SLICE_X78Y40.G3      net (fanout=5)        0.437   inst_ov7670capt1/we_reg
    SLICE_X78Y40.Y       Tilo                  0.759   inst_ov7670capt1/address_not0001
                                                       inst_ov7670capt1/address_not00011
    SLICE_X76Y36.CE      net (fanout=12)       1.144   inst_ov7670capt1/address_not0001
    SLICE_X76Y36.CLK     Tceck                 0.555   inst_ov7670capt1/address<9>
                                                       inst_ov7670capt1/address_9
    -------------------------------------------------  ---------------------------
    Total                                      3.487ns (1.906ns logic, 1.581ns route)
                                                       (54.7% logic, 45.3% route)

--------------------------------------------------------------------------------

Paths for end point inst_ov7670capt1/address_7 (SLICE_X76Y37.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.059ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_ov7670capt1/latched_vsync (FF)
  Destination:          inst_ov7670capt1/address_7 (FF)
  Requirement:          20.834ns
  Data Path Delay:      4.675ns (Levels of Logic = 1)
  Clock Path Skew:      -0.050ns (0.088 - 0.138)
  Source Clock:         clock3b falling at 20.833ns
  Destination Clock:    clock3b rising at 41.667ns
  Clock Uncertainty:    0.050ns

  Clock Uncertainty:          0.050ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_ov7670capt1/latched_vsync to inst_ov7670capt1/address_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    M15.IQ1              Tiockiq               0.508   ov7670_vsync1
                                                       inst_ov7670capt1/latched_vsync
    SLICE_X78Y40.G4      net (fanout=24)       1.709   inst_ov7670capt1/latched_vsync
    SLICE_X78Y40.Y       Tilo                  0.759   inst_ov7670capt1/address_not0001
                                                       inst_ov7670capt1/address_not00011
    SLICE_X76Y37.CE      net (fanout=12)       1.144   inst_ov7670capt1/address_not0001
    SLICE_X76Y37.CLK     Tceck                 0.555   inst_ov7670capt1/address<7>
                                                       inst_ov7670capt1/address_7
    -------------------------------------------------  ---------------------------
    Total                                      4.675ns (1.822ns logic, 2.853ns route)
                                                       (39.0% logic, 61.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     38.121ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_ov7670capt1/we_reg (FF)
  Destination:          inst_ov7670capt1/address_7 (FF)
  Requirement:          41.667ns
  Data Path Delay:      3.487ns (Levels of Logic = 1)
  Clock Path Skew:      -0.009ns (0.088 - 0.097)
  Source Clock:         clock3b rising at 0.000ns
  Destination Clock:    clock3b rising at 41.667ns
  Clock Uncertainty:    0.050ns

  Clock Uncertainty:          0.050ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_ov7670capt1/we_reg to inst_ov7670capt1/address_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X78Y39.XQ      Tcko                  0.592   inst_ov7670capt1/we_reg
                                                       inst_ov7670capt1/we_reg
    SLICE_X78Y40.G3      net (fanout=5)        0.437   inst_ov7670capt1/we_reg
    SLICE_X78Y40.Y       Tilo                  0.759   inst_ov7670capt1/address_not0001
                                                       inst_ov7670capt1/address_not00011
    SLICE_X76Y37.CE      net (fanout=12)       1.144   inst_ov7670capt1/address_not0001
    SLICE_X76Y37.CLK     Tceck                 0.555   inst_ov7670capt1/address<7>
                                                       inst_ov7670capt1/address_7
    -------------------------------------------------  ---------------------------
    Total                                      3.487ns (1.906ns logic, 1.581ns route)
                                                       (54.7% logic, 45.3% route)

--------------------------------------------------------------------------------

Paths for end point inst_ov7670capt1/address_8 (SLICE_X76Y37.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.059ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_ov7670capt1/latched_vsync (FF)
  Destination:          inst_ov7670capt1/address_8 (FF)
  Requirement:          20.834ns
  Data Path Delay:      4.675ns (Levels of Logic = 1)
  Clock Path Skew:      -0.050ns (0.088 - 0.138)
  Source Clock:         clock3b falling at 20.833ns
  Destination Clock:    clock3b rising at 41.667ns
  Clock Uncertainty:    0.050ns

  Clock Uncertainty:          0.050ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_ov7670capt1/latched_vsync to inst_ov7670capt1/address_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    M15.IQ1              Tiockiq               0.508   ov7670_vsync1
                                                       inst_ov7670capt1/latched_vsync
    SLICE_X78Y40.G4      net (fanout=24)       1.709   inst_ov7670capt1/latched_vsync
    SLICE_X78Y40.Y       Tilo                  0.759   inst_ov7670capt1/address_not0001
                                                       inst_ov7670capt1/address_not00011
    SLICE_X76Y37.CE      net (fanout=12)       1.144   inst_ov7670capt1/address_not0001
    SLICE_X76Y37.CLK     Tceck                 0.555   inst_ov7670capt1/address<7>
                                                       inst_ov7670capt1/address_8
    -------------------------------------------------  ---------------------------
    Total                                      4.675ns (1.822ns logic, 2.853ns route)
                                                       (39.0% logic, 61.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     38.121ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_ov7670capt1/we_reg (FF)
  Destination:          inst_ov7670capt1/address_8 (FF)
  Requirement:          41.667ns
  Data Path Delay:      3.487ns (Levels of Logic = 1)
  Clock Path Skew:      -0.009ns (0.088 - 0.097)
  Source Clock:         clock3b rising at 0.000ns
  Destination Clock:    clock3b rising at 41.667ns
  Clock Uncertainty:    0.050ns

  Clock Uncertainty:          0.050ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_ov7670capt1/we_reg to inst_ov7670capt1/address_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X78Y39.XQ      Tcko                  0.592   inst_ov7670capt1/we_reg
                                                       inst_ov7670capt1/we_reg
    SLICE_X78Y40.G3      net (fanout=5)        0.437   inst_ov7670capt1/we_reg
    SLICE_X78Y40.Y       Tilo                  0.759   inst_ov7670capt1/address_not0001
                                                       inst_ov7670capt1/address_not00011
    SLICE_X76Y37.CE      net (fanout=12)       1.144   inst_ov7670capt1/address_not0001
    SLICE_X76Y37.CLK     Tceck                 0.555   inst_ov7670capt1/address<7>
                                                       inst_ov7670capt1/address_8
    -------------------------------------------------  ---------------------------
    Total                                      3.487ns (1.906ns logic, 1.581ns route)
                                                       (54.7% logic, 45.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clock3a = PERIOD TIMEGRP "clock3a" TS_ov7670_pclk1 HIGH 50% INPUT_JITTER
        0.1 ns;
--------------------------------------------------------------------------------

Paths for end point inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3_init.ram/dpram.dp4x4.ram.A (RAMB16_X1Y4.DIA2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.623ns (requirement - (clock path skew + uncertainty - data path))
  Source:               inst_ov7670capt1/d_latch_8 (FF)
  Destination:          inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3_init.ram/dpram.dp4x4.ram.A (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.629ns (Levels of Logic = 0)
  Clock Path Skew:      0.006ns (0.106 - 0.100)
  Source Clock:         clock3b rising at 41.667ns
  Destination Clock:    clock3b rising at 41.667ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: inst_ov7670capt1/d_latch_8 to inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3_init.ram/dpram.dp4x4.ram.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y36.YQ      Tcko                  0.470   inst_ov7670capt1/d_latch<8>
                                                       inst_ov7670capt1/d_latch_8
    RAMB16_X1Y4.DIA2     net (fanout=2)        0.285   inst_ov7670capt1/d_latch<8>
    RAMB16_X1Y4.CLKA     Tbckd       (-Th)     0.126   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3_init.ram/dpram.dp4x4.ram
                                                       inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3_init.ram/dpram.dp4x4.ram.A
    -------------------------------------------------  ---------------------------
    Total                                      0.629ns (0.344ns logic, 0.285ns route)
                                                       (54.7% logic, 45.3% route)

--------------------------------------------------------------------------------

Paths for end point inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3_init.ram/dpram.dp4x4.ram.A (RAMB16_X1Y4.ADDRA4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.053ns (requirement - (clock path skew + uncertainty - data path))
  Source:               inst_ov7670capt1/address_2 (FF)
  Destination:          inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3_init.ram/dpram.dp4x4.ram.A (RAM)
  Requirement:          0.000ns
  Data Path Delay:      1.056ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.106 - 0.103)
  Source Clock:         clock3b rising at 41.667ns
  Destination Clock:    clock3b rising at 41.667ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: inst_ov7670capt1/address_2 to inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3_init.ram/dpram.dp4x4.ram.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X78Y34.XQ      Tcko                  0.474   inst_ov7670capt1/address<2>
                                                       inst_ov7670capt1/address_2
    RAMB16_X1Y4.ADDRA4   net (fanout=6)        0.713   inst_ov7670capt1/address<2>
    RAMB16_X1Y4.CLKA     Tbcka       (-Th)     0.131   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3_init.ram/dpram.dp4x4.ram
                                                       inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3_init.ram/dpram.dp4x4.ram.A
    -------------------------------------------------  ---------------------------
    Total                                      1.056ns (0.343ns logic, 0.713ns route)
                                                       (32.5% logic, 67.5% route)

--------------------------------------------------------------------------------

Paths for end point inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s3_init.ram/dpram.dp1x1.ram.A (RAMB16_X1Y5.DIA0), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.060ns (requirement - (clock path skew + uncertainty - data path))
  Source:               inst_ov7670capt1/d_latch_8 (FF)
  Destination:          inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s3_init.ram/dpram.dp1x1.ram.A (RAM)
  Requirement:          0.000ns
  Data Path Delay:      1.063ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.103 - 0.100)
  Source Clock:         clock3b rising at 41.667ns
  Destination Clock:    clock3b rising at 41.667ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: inst_ov7670capt1/d_latch_8 to inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s3_init.ram/dpram.dp1x1.ram.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y36.YQ      Tcko                  0.470   inst_ov7670capt1/d_latch<8>
                                                       inst_ov7670capt1/d_latch_8
    RAMB16_X1Y5.DIA0     net (fanout=2)        0.719   inst_ov7670capt1/d_latch<8>
    RAMB16_X1Y5.CLKA     Tbckd       (-Th)     0.126   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s3_init.ram/dpram.dp1x1.ram
                                                       inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s3_init.ram/dpram.dp1x1.ram.A
    -------------------------------------------------  ---------------------------
    Total                                      1.063ns (0.344ns logic, 0.719ns route)
                                                       (32.4% logic, 67.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clock3a = PERIOD TIMEGRP "clock3a" TS_ov7670_pclk1 HIGH 50% INPUT_JITTER
        0.1 ns;
--------------------------------------------------------------------------------
Slack: 38.475ns (period - (min low pulse limit / (low pulse / period)))
  Period: 41.667ns
  Low pulse: 20.833ns
  Low pulse limit: 1.596ns (Trpw)
  Physical resource: ov7670_vsync1/SR
  Logical resource: inst_ov7670capt1/latched_vsync/SR
  Location pin: M15.SR
  Clock network: inst_debounce/output
--------------------------------------------------------------------------------
Slack: 38.475ns (period - (min high pulse limit / (high pulse / period)))
  Period: 41.667ns
  High pulse: 20.833ns
  High pulse limit: 1.596ns (Trpw)
  Physical resource: ov7670_vsync1/SR
  Logical resource: inst_ov7670capt1/latched_vsync/SR
  Location pin: M15.SR
  Clock network: inst_debounce/output
--------------------------------------------------------------------------------
Slack: 38.475ns (period - (min low pulse limit / (low pulse / period)))
  Period: 41.667ns
  Low pulse: 20.833ns
  Low pulse limit: 1.596ns (Trpw)
  Physical resource: ov7670_href1/SR
  Logical resource: inst_ov7670capt1/latched_href/SR
  Location pin: L17.SR
  Clock network: inst_debounce/output
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clock4a = PERIOD TIMEGRP "clock4a" TS_ov7670_pclk2 HIGH 
50% INPUT_JITTER         0.1 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 606 paths analyzed, 171 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  12.095ns.
--------------------------------------------------------------------------------

Paths for end point inst_ov7670capt2/address_10 (SLICE_X26Y97.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     14.786ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_ov7670capt2/latched_vsync (FF)
  Destination:          inst_ov7670capt2/address_10 (FF)
  Requirement:          20.834ns
  Data Path Delay:      5.914ns (Levels of Logic = 1)
  Clock Path Skew:      -0.084ns (0.025 - 0.109)
  Source Clock:         clock4b falling at 20.833ns
  Destination Clock:    clock4b rising at 41.667ns
  Clock Uncertainty:    0.050ns

  Clock Uncertainty:          0.050ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_ov7670capt2/latched_vsync to inst_ov7670capt2/address_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C5.IQ2               Tiockiq               0.508   ov7670_vsync2
                                                       inst_ov7670capt2/latched_vsync
    SLICE_X23Y95.G4      net (fanout=24)       2.976   inst_ov7670capt2/latched_vsync
    SLICE_X23Y95.Y       Tilo                  0.704   inst_ov7670capt2/address_not0001
                                                       inst_ov7670capt2/address_not00011
    SLICE_X26Y97.CE      net (fanout=12)       1.171   inst_ov7670capt2/address_not0001
    SLICE_X26Y97.CLK     Tceck                 0.555   inst_ov7670capt2/address<10>
                                                       inst_ov7670capt2/address_10
    -------------------------------------------------  ---------------------------
    Total                                      5.914ns (1.767ns logic, 4.147ns route)
                                                       (29.9% logic, 70.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.426ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_ov7670capt2/we_reg (FF)
  Destination:          inst_ov7670capt2/address_10 (FF)
  Requirement:          41.667ns
  Data Path Delay:      4.182ns (Levels of Logic = 1)
  Clock Path Skew:      -0.009ns (0.025 - 0.034)
  Source Clock:         clock4b rising at 0.000ns
  Destination Clock:    clock4b rising at 41.667ns
  Clock Uncertainty:    0.050ns

  Clock Uncertainty:          0.050ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_ov7670capt2/we_reg to inst_ov7670capt2/address_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y105.YQ     Tcko                  0.587   inst_ov7670capt2/we_reg
                                                       inst_ov7670capt2/we_reg
    SLICE_X23Y95.G3      net (fanout=5)        1.165   inst_ov7670capt2/we_reg
    SLICE_X23Y95.Y       Tilo                  0.704   inst_ov7670capt2/address_not0001
                                                       inst_ov7670capt2/address_not00011
    SLICE_X26Y97.CE      net (fanout=12)       1.171   inst_ov7670capt2/address_not0001
    SLICE_X26Y97.CLK     Tceck                 0.555   inst_ov7670capt2/address<10>
                                                       inst_ov7670capt2/address_10
    -------------------------------------------------  ---------------------------
    Total                                      4.182ns (1.846ns logic, 2.336ns route)
                                                       (44.1% logic, 55.9% route)

--------------------------------------------------------------------------------

Paths for end point inst_ov7670capt2/address_7 (SLICE_X27Y94.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     14.796ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_ov7670capt2/latched_vsync (FF)
  Destination:          inst_ov7670capt2/address_7 (FF)
  Requirement:          20.834ns
  Data Path Delay:      5.905ns (Levels of Logic = 1)
  Clock Path Skew:      -0.083ns (0.026 - 0.109)
  Source Clock:         clock4b falling at 20.833ns
  Destination Clock:    clock4b rising at 41.667ns
  Clock Uncertainty:    0.050ns

  Clock Uncertainty:          0.050ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_ov7670capt2/latched_vsync to inst_ov7670capt2/address_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C5.IQ2               Tiockiq               0.508   ov7670_vsync2
                                                       inst_ov7670capt2/latched_vsync
    SLICE_X23Y95.G4      net (fanout=24)       2.976   inst_ov7670capt2/latched_vsync
    SLICE_X23Y95.Y       Tilo                  0.704   inst_ov7670capt2/address_not0001
                                                       inst_ov7670capt2/address_not00011
    SLICE_X27Y94.CE      net (fanout=12)       1.162   inst_ov7670capt2/address_not0001
    SLICE_X27Y94.CLK     Tceck                 0.555   inst_ov7670capt2/address<7>
                                                       inst_ov7670capt2/address_7
    -------------------------------------------------  ---------------------------
    Total                                      5.905ns (1.767ns logic, 4.138ns route)
                                                       (29.9% logic, 70.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.436ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_ov7670capt2/we_reg (FF)
  Destination:          inst_ov7670capt2/address_7 (FF)
  Requirement:          41.667ns
  Data Path Delay:      4.173ns (Levels of Logic = 1)
  Clock Path Skew:      -0.008ns (0.026 - 0.034)
  Source Clock:         clock4b rising at 0.000ns
  Destination Clock:    clock4b rising at 41.667ns
  Clock Uncertainty:    0.050ns

  Clock Uncertainty:          0.050ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_ov7670capt2/we_reg to inst_ov7670capt2/address_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y105.YQ     Tcko                  0.587   inst_ov7670capt2/we_reg
                                                       inst_ov7670capt2/we_reg
    SLICE_X23Y95.G3      net (fanout=5)        1.165   inst_ov7670capt2/we_reg
    SLICE_X23Y95.Y       Tilo                  0.704   inst_ov7670capt2/address_not0001
                                                       inst_ov7670capt2/address_not00011
    SLICE_X27Y94.CE      net (fanout=12)       1.162   inst_ov7670capt2/address_not0001
    SLICE_X27Y94.CLK     Tceck                 0.555   inst_ov7670capt2/address<7>
                                                       inst_ov7670capt2/address_7
    -------------------------------------------------  ---------------------------
    Total                                      4.173ns (1.846ns logic, 2.327ns route)
                                                       (44.2% logic, 55.8% route)

--------------------------------------------------------------------------------

Paths for end point inst_ov7670capt2/address_9 (SLICE_X27Y94.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     14.796ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_ov7670capt2/latched_vsync (FF)
  Destination:          inst_ov7670capt2/address_9 (FF)
  Requirement:          20.834ns
  Data Path Delay:      5.905ns (Levels of Logic = 1)
  Clock Path Skew:      -0.083ns (0.026 - 0.109)
  Source Clock:         clock4b falling at 20.833ns
  Destination Clock:    clock4b rising at 41.667ns
  Clock Uncertainty:    0.050ns

  Clock Uncertainty:          0.050ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_ov7670capt2/latched_vsync to inst_ov7670capt2/address_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C5.IQ2               Tiockiq               0.508   ov7670_vsync2
                                                       inst_ov7670capt2/latched_vsync
    SLICE_X23Y95.G4      net (fanout=24)       2.976   inst_ov7670capt2/latched_vsync
    SLICE_X23Y95.Y       Tilo                  0.704   inst_ov7670capt2/address_not0001
                                                       inst_ov7670capt2/address_not00011
    SLICE_X27Y94.CE      net (fanout=12)       1.162   inst_ov7670capt2/address_not0001
    SLICE_X27Y94.CLK     Tceck                 0.555   inst_ov7670capt2/address<7>
                                                       inst_ov7670capt2/address_9
    -------------------------------------------------  ---------------------------
    Total                                      5.905ns (1.767ns logic, 4.138ns route)
                                                       (29.9% logic, 70.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.436ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_ov7670capt2/we_reg (FF)
  Destination:          inst_ov7670capt2/address_9 (FF)
  Requirement:          41.667ns
  Data Path Delay:      4.173ns (Levels of Logic = 1)
  Clock Path Skew:      -0.008ns (0.026 - 0.034)
  Source Clock:         clock4b rising at 0.000ns
  Destination Clock:    clock4b rising at 41.667ns
  Clock Uncertainty:    0.050ns

  Clock Uncertainty:          0.050ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_ov7670capt2/we_reg to inst_ov7670capt2/address_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y105.YQ     Tcko                  0.587   inst_ov7670capt2/we_reg
                                                       inst_ov7670capt2/we_reg
    SLICE_X23Y95.G3      net (fanout=5)        1.165   inst_ov7670capt2/we_reg
    SLICE_X23Y95.Y       Tilo                  0.704   inst_ov7670capt2/address_not0001
                                                       inst_ov7670capt2/address_not00011
    SLICE_X27Y94.CE      net (fanout=12)       1.162   inst_ov7670capt2/address_not0001
    SLICE_X27Y94.CLK     Tceck                 0.555   inst_ov7670capt2/address<7>
                                                       inst_ov7670capt2/address_9
    -------------------------------------------------  ---------------------------
    Total                                      4.173ns (1.846ns logic, 2.327ns route)
                                                       (44.2% logic, 55.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clock4a = PERIOD TIMEGRP "clock4a" TS_ov7670_pclk2 HIGH 50% INPUT_JITTER
        0.1 ns;
--------------------------------------------------------------------------------

Paths for end point inst_ov7670capt2/href_last_1 (SLICE_X21Y116.G4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.278ns (requirement - (clock path skew + uncertainty - data path))
  Source:               inst_ov7670capt2/href_last_0 (FF)
  Destination:          inst_ov7670capt2/href_last_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.278ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clock4b rising at 41.667ns
  Destination Clock:    clock4b rising at 41.667ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: inst_ov7670capt2/href_last_0 to inst_ov7670capt2/href_last_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y116.XQ     Tcko                  0.473   inst_ov7670capt2/href_last<0>
                                                       inst_ov7670capt2/href_last_0
    SLICE_X21Y116.G4     net (fanout=1)        0.289   inst_ov7670capt2/href_last<0>
    SLICE_X21Y116.CLK    Tckg        (-Th)    -0.516   inst_ov7670capt2/href_last<0>
                                                       inst_ov7670capt2/href_last_mux0002<5>1
                                                       inst_ov7670capt2/href_last_1
    -------------------------------------------------  ---------------------------
    Total                                      1.278ns (0.989ns logic, 0.289ns route)
                                                       (77.4% logic, 22.6% route)

--------------------------------------------------------------------------------

Paths for end point inst_ov7670capt2/href_last_6 (SLICE_X23Y114.G4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.327ns (requirement - (clock path skew + uncertainty - data path))
  Source:               inst_ov7670capt2/href_last_5 (FF)
  Destination:          inst_ov7670capt2/href_last_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.327ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clock4b rising at 41.667ns
  Destination Clock:    clock4b rising at 41.667ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: inst_ov7670capt2/href_last_5 to inst_ov7670capt2/href_last_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y115.YQ     Tcko                  0.522   inst_ov7670capt2/href_last<3>
                                                       inst_ov7670capt2/href_last_5
    SLICE_X23Y114.G4     net (fanout=1)        0.289   inst_ov7670capt2/href_last<5>
    SLICE_X23Y114.CLK    Tckg        (-Th)    -0.516   inst_ov7670capt2/href_last<6>
                                                       inst_ov7670capt2/href_last_mux0002<0>1
                                                       inst_ov7670capt2/href_last_6
    -------------------------------------------------  ---------------------------
    Total                                      1.327ns (1.038ns logic, 0.289ns route)
                                                       (78.2% logic, 21.8% route)

--------------------------------------------------------------------------------

Paths for end point inst_ov7670capt2/href_last_3 (SLICE_X22Y115.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.363ns (requirement - (clock path skew + uncertainty - data path))
  Source:               inst_ov7670capt2/href_last_2 (FF)
  Destination:          inst_ov7670capt2/href_last_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.361ns (Levels of Logic = 1)
  Clock Path Skew:      -0.002ns (0.010 - 0.012)
  Source Clock:         clock4b rising at 41.667ns
  Destination Clock:    clock4b rising at 41.667ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: inst_ov7670capt2/href_last_2 to inst_ov7670capt2/href_last_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y116.YQ     Tcko                  0.522   inst_ov7670capt2/href_last<2>
                                                       inst_ov7670capt2/href_last_2
    SLICE_X22Y115.F4     net (fanout=1)        0.279   inst_ov7670capt2/href_last<2>
    SLICE_X22Y115.CLK    Tckf        (-Th)    -0.560   inst_ov7670capt2/href_last<3>
                                                       inst_ov7670capt2/href_last_mux0002<3>1
                                                       inst_ov7670capt2/href_last_3
    -------------------------------------------------  ---------------------------
    Total                                      1.361ns (1.082ns logic, 0.279ns route)
                                                       (79.5% logic, 20.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clock4a = PERIOD TIMEGRP "clock4a" TS_ov7670_pclk2 HIGH 50% INPUT_JITTER
        0.1 ns;
--------------------------------------------------------------------------------
Slack: 38.475ns (period - (min low pulse limit / (low pulse / period)))
  Period: 41.667ns
  Low pulse: 20.833ns
  Low pulse limit: 1.596ns (Trpw)
  Physical resource: ov7670_vsync2/SR
  Logical resource: inst_ov7670capt2/latched_vsync/SR
  Location pin: C5.SR
  Clock network: inst_debounce/output
--------------------------------------------------------------------------------
Slack: 38.475ns (period - (min high pulse limit / (high pulse / period)))
  Period: 41.667ns
  High pulse: 20.833ns
  High pulse limit: 1.596ns (Trpw)
  Physical resource: ov7670_vsync2/SR
  Logical resource: inst_ov7670capt2/latched_vsync/SR
  Location pin: C5.SR
  Clock network: inst_debounce/output
--------------------------------------------------------------------------------
Slack: 38.475ns (period - (min low pulse limit / (low pulse / period)))
  Period: 41.667ns
  Low pulse: 20.833ns
  Low pulse limit: 1.596ns (Trpw)
  Physical resource: ov7670_href2/SR
  Logical resource: inst_ov7670capt2/latched_href/SR
  Location pin: B6.SR
  Clock network: inst_debounce/output
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clock5a = PERIOD TIMEGRP "clock5a" TS_ov7670_pclk3 HIGH 
50% INPUT_JITTER         0.1 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 606 paths analyzed, 171 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  11.409ns.
--------------------------------------------------------------------------------

Paths for end point inst_ov7670capt3/address_6 (SLICE_X35Y91.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.129ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_ov7670capt3/latched_vsync (FF)
  Destination:          inst_ov7670capt3/address_6 (FF)
  Requirement:          20.834ns
  Data Path Delay:      5.593ns (Levels of Logic = 1)
  Clock Path Skew:      -0.062ns (0.107 - 0.169)
  Source Clock:         clock5b falling at 20.833ns
  Destination Clock:    clock5b rising at 41.667ns
  Clock Uncertainty:    0.050ns

  Clock Uncertainty:          0.050ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_ov7670capt3/latched_vsync to inst_ov7670capt3/address_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    F7.IQ1               Tiockiq               0.508   ov7670_vsync3
                                                       inst_ov7670capt3/latched_vsync
    SLICE_X31Y93.G4      net (fanout=24)       2.147   inst_ov7670capt3/latched_vsync
    SLICE_X31Y93.Y       Tilo                  0.704   inst_ov7670capt3/address_not0001
                                                       inst_ov7670capt3/address_not00011
    SLICE_X35Y91.CE      net (fanout=11)       1.679   inst_ov7670capt3/address_not0001
    SLICE_X35Y91.CLK     Tceck                 0.555   inst_ov7670capt3/address<6>
                                                       inst_ov7670capt3/address_6
    -------------------------------------------------  ---------------------------
    Total                                      5.593ns (1.767ns logic, 3.826ns route)
                                                       (31.6% logic, 68.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.107ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_ov7670capt3/we_reg (FF)
  Destination:          inst_ov7670capt3/address_6 (FF)
  Requirement:          41.667ns
  Data Path Delay:      4.467ns (Levels of Logic = 1)
  Clock Path Skew:      -0.043ns (0.107 - 0.150)
  Source Clock:         clock5b rising at 0.000ns
  Destination Clock:    clock5b rising at 41.667ns
  Clock Uncertainty:    0.050ns

  Clock Uncertainty:          0.050ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_ov7670capt3/we_reg to inst_ov7670capt3/address_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y102.YQ     Tcko                  0.587   inst_ov7670capt3/we_reg
                                                       inst_ov7670capt3/we_reg
    SLICE_X31Y93.G3      net (fanout=5)        0.942   inst_ov7670capt3/we_reg
    SLICE_X31Y93.Y       Tilo                  0.704   inst_ov7670capt3/address_not0001
                                                       inst_ov7670capt3/address_not00011
    SLICE_X35Y91.CE      net (fanout=11)       1.679   inst_ov7670capt3/address_not0001
    SLICE_X35Y91.CLK     Tceck                 0.555   inst_ov7670capt3/address<6>
                                                       inst_ov7670capt3/address_6
    -------------------------------------------------  ---------------------------
    Total                                      4.467ns (1.846ns logic, 2.621ns route)
                                                       (41.3% logic, 58.7% route)

--------------------------------------------------------------------------------

Paths for end point inst_ov7670capt3/address_7 (SLICE_X35Y91.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.129ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_ov7670capt3/latched_vsync (FF)
  Destination:          inst_ov7670capt3/address_7 (FF)
  Requirement:          20.834ns
  Data Path Delay:      5.593ns (Levels of Logic = 1)
  Clock Path Skew:      -0.062ns (0.107 - 0.169)
  Source Clock:         clock5b falling at 20.833ns
  Destination Clock:    clock5b rising at 41.667ns
  Clock Uncertainty:    0.050ns

  Clock Uncertainty:          0.050ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_ov7670capt3/latched_vsync to inst_ov7670capt3/address_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    F7.IQ1               Tiockiq               0.508   ov7670_vsync3
                                                       inst_ov7670capt3/latched_vsync
    SLICE_X31Y93.G4      net (fanout=24)       2.147   inst_ov7670capt3/latched_vsync
    SLICE_X31Y93.Y       Tilo                  0.704   inst_ov7670capt3/address_not0001
                                                       inst_ov7670capt3/address_not00011
    SLICE_X35Y91.CE      net (fanout=11)       1.679   inst_ov7670capt3/address_not0001
    SLICE_X35Y91.CLK     Tceck                 0.555   inst_ov7670capt3/address<6>
                                                       inst_ov7670capt3/address_7
    -------------------------------------------------  ---------------------------
    Total                                      5.593ns (1.767ns logic, 3.826ns route)
                                                       (31.6% logic, 68.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.107ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_ov7670capt3/we_reg (FF)
  Destination:          inst_ov7670capt3/address_7 (FF)
  Requirement:          41.667ns
  Data Path Delay:      4.467ns (Levels of Logic = 1)
  Clock Path Skew:      -0.043ns (0.107 - 0.150)
  Source Clock:         clock5b rising at 0.000ns
  Destination Clock:    clock5b rising at 41.667ns
  Clock Uncertainty:    0.050ns

  Clock Uncertainty:          0.050ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_ov7670capt3/we_reg to inst_ov7670capt3/address_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y102.YQ     Tcko                  0.587   inst_ov7670capt3/we_reg
                                                       inst_ov7670capt3/we_reg
    SLICE_X31Y93.G3      net (fanout=5)        0.942   inst_ov7670capt3/we_reg
    SLICE_X31Y93.Y       Tilo                  0.704   inst_ov7670capt3/address_not0001
                                                       inst_ov7670capt3/address_not00011
    SLICE_X35Y91.CE      net (fanout=11)       1.679   inst_ov7670capt3/address_not0001
    SLICE_X35Y91.CLK     Tceck                 0.555   inst_ov7670capt3/address<6>
                                                       inst_ov7670capt3/address_7
    -------------------------------------------------  ---------------------------
    Total                                      4.467ns (1.846ns logic, 2.621ns route)
                                                       (41.3% logic, 58.7% route)

--------------------------------------------------------------------------------

Paths for end point inst_ov7670capt3/address_2 (SLICE_X32Y88.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.637ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_ov7670capt3/latched_vsync (FF)
  Destination:          inst_ov7670capt3/address_2 (FF)
  Requirement:          20.834ns
  Data Path Delay:      5.076ns (Levels of Logic = 1)
  Clock Path Skew:      -0.071ns (0.098 - 0.169)
  Source Clock:         clock5b falling at 20.833ns
  Destination Clock:    clock5b rising at 41.667ns
  Clock Uncertainty:    0.050ns

  Clock Uncertainty:          0.050ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_ov7670capt3/latched_vsync to inst_ov7670capt3/address_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    F7.IQ1               Tiockiq               0.508   ov7670_vsync3
                                                       inst_ov7670capt3/latched_vsync
    SLICE_X31Y93.G4      net (fanout=24)       2.147   inst_ov7670capt3/latched_vsync
    SLICE_X31Y93.Y       Tilo                  0.704   inst_ov7670capt3/address_not0001
                                                       inst_ov7670capt3/address_not00011
    SLICE_X32Y88.CE      net (fanout=11)       1.162   inst_ov7670capt3/address_not0001
    SLICE_X32Y88.CLK     Tceck                 0.555   inst_ov7670capt3/address<2>
                                                       inst_ov7670capt3/address_2
    -------------------------------------------------  ---------------------------
    Total                                      5.076ns (1.767ns logic, 3.309ns route)
                                                       (34.8% logic, 65.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.615ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_ov7670capt3/we_reg (FF)
  Destination:          inst_ov7670capt3/address_2 (FF)
  Requirement:          41.667ns
  Data Path Delay:      3.950ns (Levels of Logic = 1)
  Clock Path Skew:      -0.052ns (0.098 - 0.150)
  Source Clock:         clock5b rising at 0.000ns
  Destination Clock:    clock5b rising at 41.667ns
  Clock Uncertainty:    0.050ns

  Clock Uncertainty:          0.050ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_ov7670capt3/we_reg to inst_ov7670capt3/address_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y102.YQ     Tcko                  0.587   inst_ov7670capt3/we_reg
                                                       inst_ov7670capt3/we_reg
    SLICE_X31Y93.G3      net (fanout=5)        0.942   inst_ov7670capt3/we_reg
    SLICE_X31Y93.Y       Tilo                  0.704   inst_ov7670capt3/address_not0001
                                                       inst_ov7670capt3/address_not00011
    SLICE_X32Y88.CE      net (fanout=11)       1.162   inst_ov7670capt3/address_not0001
    SLICE_X32Y88.CLK     Tceck                 0.555   inst_ov7670capt3/address<2>
                                                       inst_ov7670capt3/address_2
    -------------------------------------------------  ---------------------------
    Total                                      3.950ns (1.846ns logic, 2.104ns route)
                                                       (46.7% logic, 53.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clock5a = PERIOD TIMEGRP "clock5a" TS_ov7670_pclk3 HIGH 50% INPUT_JITTER
        0.1 ns;
--------------------------------------------------------------------------------

Paths for end point inst_ov7670capt3/href_last_6 (SLICE_X29Y115.G4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.327ns (requirement - (clock path skew + uncertainty - data path))
  Source:               inst_ov7670capt3/href_last_5 (FF)
  Destination:          inst_ov7670capt3/href_last_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.327ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clock5b rising at 41.667ns
  Destination Clock:    clock5b rising at 41.667ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: inst_ov7670capt3/href_last_5 to inst_ov7670capt3/href_last_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y114.YQ     Tcko                  0.522   inst_ov7670capt3/href_last<5>
                                                       inst_ov7670capt3/href_last_5
    SLICE_X29Y115.G4     net (fanout=1)        0.289   inst_ov7670capt3/href_last<5>
    SLICE_X29Y115.CLK    Tckg        (-Th)    -0.516   inst_ov7670capt3/href_last<6>
                                                       inst_ov7670capt3/href_last_mux0002<0>1
                                                       inst_ov7670capt3/href_last_6
    -------------------------------------------------  ---------------------------
    Total                                      1.327ns (1.038ns logic, 0.289ns route)
                                                       (78.2% logic, 21.8% route)

--------------------------------------------------------------------------------

Paths for end point inst_ov7670capt3/href_last_4 (SLICE_X28Y115.G4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.373ns (requirement - (clock path skew + uncertainty - data path))
  Source:               inst_ov7670capt3/href_last_3 (FF)
  Destination:          inst_ov7670capt3/href_last_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.373ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clock5b rising at 41.667ns
  Destination Clock:    clock5b rising at 41.667ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: inst_ov7670capt3/href_last_3 to inst_ov7670capt3/href_last_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y115.XQ     Tcko                  0.474   inst_ov7670capt3/href_last<3>
                                                       inst_ov7670capt3/href_last_3
    SLICE_X28Y115.G4     net (fanout=1)        0.339   inst_ov7670capt3/href_last<3>
    SLICE_X28Y115.CLK    Tckg        (-Th)    -0.560   inst_ov7670capt3/href_last<3>
                                                       inst_ov7670capt3/href_last_mux0002<2>1
                                                       inst_ov7670capt3/href_last_4
    -------------------------------------------------  ---------------------------
    Total                                      1.373ns (1.034ns logic, 0.339ns route)
                                                       (75.3% logic, 24.7% route)

--------------------------------------------------------------------------------

Paths for end point inst_ov7670capt3/we_reg (SLICE_X29Y102.G4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.380ns (requirement - (clock path skew + uncertainty - data path))
  Source:               inst_ov7670capt3/row_FSM_FFd1 (FF)
  Destination:          inst_ov7670capt3/we_reg (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.376ns (Levels of Logic = 1)
  Clock Path Skew:      -0.004ns (0.150 - 0.154)
  Source Clock:         clock5b rising at 41.667ns
  Destination Clock:    clock5b rising at 41.667ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: inst_ov7670capt3/row_FSM_FFd1 to inst_ov7670capt3/we_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y103.YQ     Tcko                  0.522   inst_ov7670capt3/row_FSM_FFd1
                                                       inst_ov7670capt3/row_FSM_FFd1
    SLICE_X29Y102.G4     net (fanout=2)        0.338   inst_ov7670capt3/row_FSM_FFd1
    SLICE_X29Y102.CLK    Tckg        (-Th)    -0.516   inst_ov7670capt3/we_reg
                                                       inst_ov7670capt3/we_reg_mux00031
                                                       inst_ov7670capt3/we_reg
    -------------------------------------------------  ---------------------------
    Total                                      1.376ns (1.038ns logic, 0.338ns route)
                                                       (75.4% logic, 24.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clock5a = PERIOD TIMEGRP "clock5a" TS_ov7670_pclk3 HIGH 50% INPUT_JITTER
        0.1 ns;
--------------------------------------------------------------------------------
Slack: 38.475ns (period - (min low pulse limit / (low pulse / period)))
  Period: 41.667ns
  Low pulse: 20.833ns
  Low pulse limit: 1.596ns (Trpw)
  Physical resource: ov7670_vsync3/SR
  Logical resource: inst_ov7670capt3/latched_vsync/SR
  Location pin: F7.SR
  Clock network: inst_debounce/output
--------------------------------------------------------------------------------
Slack: 38.475ns (period - (min high pulse limit / (high pulse / period)))
  Period: 41.667ns
  High pulse: 20.833ns
  High pulse limit: 1.596ns (Trpw)
  Physical resource: ov7670_vsync3/SR
  Logical resource: inst_ov7670capt3/latched_vsync/SR
  Location pin: F7.SR
  Clock network: inst_debounce/output
--------------------------------------------------------------------------------
Slack: 38.475ns (period - (min low pulse limit / (low pulse / period)))
  Period: 41.667ns
  Low pulse: 20.833ns
  Low pulse limit: 1.596ns (Trpw)
  Physical resource: ov7670_href3/SR
  Logical resource: inst_ov7670capt3/latched_href/SR
  Location pin: D5.SR
  Clock network: inst_debounce/output
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clock6a = PERIOD TIMEGRP "clock6a" TS_ov7670_pclk4 HIGH 
50% INPUT_JITTER         0.1 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 606 paths analyzed, 171 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  14.239ns.
--------------------------------------------------------------------------------

Paths for end point inst_ov7670capt4/address_10 (SLICE_X65Y57.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     13.714ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_ov7670capt4/latched_vsync (FF)
  Destination:          inst_ov7670capt4/address_10 (FF)
  Requirement:          20.834ns
  Data Path Delay:      6.884ns (Levels of Logic = 1)
  Clock Path Skew:      -0.186ns (0.118 - 0.304)
  Source Clock:         clock6b falling at 20.833ns
  Destination Clock:    clock6b rising at 41.667ns
  Clock Uncertainty:    0.050ns

  Clock Uncertainty:          0.050ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_ov7670capt4/latched_vsync to inst_ov7670capt4/address_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C15.IQ1              Tiockiq               0.508   ov7670_vsync4
                                                       inst_ov7670capt4/latched_vsync
    SLICE_X67Y73.G4      net (fanout=24)       3.235   inst_ov7670capt4/latched_vsync
    SLICE_X67Y73.Y       Tilo                  0.704   inst_ov7670capt4/address_not0001
                                                       inst_ov7670capt4/address_not00011
    SLICE_X65Y57.CE      net (fanout=12)       1.882   inst_ov7670capt4/address_not0001
    SLICE_X65Y57.CLK     Tceck                 0.555   inst_ov7670capt4/address<10>
                                                       inst_ov7670capt4/address_10
    -------------------------------------------------  ---------------------------
    Total                                      6.884ns (1.767ns logic, 5.117ns route)
                                                       (25.7% logic, 74.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.085ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_ov7670capt4/we_reg (FF)
  Destination:          inst_ov7670capt4/address_10 (FF)
  Requirement:          41.667ns
  Data Path Delay:      4.504ns (Levels of Logic = 1)
  Clock Path Skew:      -0.028ns (0.118 - 0.146)
  Source Clock:         clock6b rising at 0.000ns
  Destination Clock:    clock6b rising at 41.667ns
  Clock Uncertainty:    0.050ns

  Clock Uncertainty:          0.050ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_ov7670capt4/we_reg to inst_ov7670capt4/address_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X73Y73.YQ      Tcko                  0.587   inst_ov7670capt4/we_reg
                                                       inst_ov7670capt4/we_reg
    SLICE_X67Y73.G3      net (fanout=5)        0.776   inst_ov7670capt4/we_reg
    SLICE_X67Y73.Y       Tilo                  0.704   inst_ov7670capt4/address_not0001
                                                       inst_ov7670capt4/address_not00011
    SLICE_X65Y57.CE      net (fanout=12)       1.882   inst_ov7670capt4/address_not0001
    SLICE_X65Y57.CLK     Tceck                 0.555   inst_ov7670capt4/address<10>
                                                       inst_ov7670capt4/address_10
    -------------------------------------------------  ---------------------------
    Total                                      4.504ns (1.846ns logic, 2.658ns route)
                                                       (41.0% logic, 59.0% route)

--------------------------------------------------------------------------------

Paths for end point inst_ov7670capt4/address_8 (SLICE_X65Y57.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     13.714ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_ov7670capt4/latched_vsync (FF)
  Destination:          inst_ov7670capt4/address_8 (FF)
  Requirement:          20.834ns
  Data Path Delay:      6.884ns (Levels of Logic = 1)
  Clock Path Skew:      -0.186ns (0.118 - 0.304)
  Source Clock:         clock6b falling at 20.833ns
  Destination Clock:    clock6b rising at 41.667ns
  Clock Uncertainty:    0.050ns

  Clock Uncertainty:          0.050ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_ov7670capt4/latched_vsync to inst_ov7670capt4/address_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C15.IQ1              Tiockiq               0.508   ov7670_vsync4
                                                       inst_ov7670capt4/latched_vsync
    SLICE_X67Y73.G4      net (fanout=24)       3.235   inst_ov7670capt4/latched_vsync
    SLICE_X67Y73.Y       Tilo                  0.704   inst_ov7670capt4/address_not0001
                                                       inst_ov7670capt4/address_not00011
    SLICE_X65Y57.CE      net (fanout=12)       1.882   inst_ov7670capt4/address_not0001
    SLICE_X65Y57.CLK     Tceck                 0.555   inst_ov7670capt4/address<10>
                                                       inst_ov7670capt4/address_8
    -------------------------------------------------  ---------------------------
    Total                                      6.884ns (1.767ns logic, 5.117ns route)
                                                       (25.7% logic, 74.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.085ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_ov7670capt4/we_reg (FF)
  Destination:          inst_ov7670capt4/address_8 (FF)
  Requirement:          41.667ns
  Data Path Delay:      4.504ns (Levels of Logic = 1)
  Clock Path Skew:      -0.028ns (0.118 - 0.146)
  Source Clock:         clock6b rising at 0.000ns
  Destination Clock:    clock6b rising at 41.667ns
  Clock Uncertainty:    0.050ns

  Clock Uncertainty:          0.050ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_ov7670capt4/we_reg to inst_ov7670capt4/address_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X73Y73.YQ      Tcko                  0.587   inst_ov7670capt4/we_reg
                                                       inst_ov7670capt4/we_reg
    SLICE_X67Y73.G3      net (fanout=5)        0.776   inst_ov7670capt4/we_reg
    SLICE_X67Y73.Y       Tilo                  0.704   inst_ov7670capt4/address_not0001
                                                       inst_ov7670capt4/address_not00011
    SLICE_X65Y57.CE      net (fanout=12)       1.882   inst_ov7670capt4/address_not0001
    SLICE_X65Y57.CLK     Tceck                 0.555   inst_ov7670capt4/address<10>
                                                       inst_ov7670capt4/address_8
    -------------------------------------------------  ---------------------------
    Total                                      4.504ns (1.846ns logic, 2.658ns route)
                                                       (41.0% logic, 59.0% route)

--------------------------------------------------------------------------------

Paths for end point inst_ov7670capt4/address_9 (SLICE_X64Y57.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     14.110ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_ov7670capt4/latched_vsync (FF)
  Destination:          inst_ov7670capt4/address_9 (FF)
  Requirement:          20.834ns
  Data Path Delay:      6.488ns (Levels of Logic = 1)
  Clock Path Skew:      -0.186ns (0.118 - 0.304)
  Source Clock:         clock6b falling at 20.833ns
  Destination Clock:    clock6b rising at 41.667ns
  Clock Uncertainty:    0.050ns

  Clock Uncertainty:          0.050ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_ov7670capt4/latched_vsync to inst_ov7670capt4/address_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C15.IQ1              Tiockiq               0.508   ov7670_vsync4
                                                       inst_ov7670capt4/latched_vsync
    SLICE_X67Y73.G4      net (fanout=24)       3.235   inst_ov7670capt4/latched_vsync
    SLICE_X67Y73.Y       Tilo                  0.704   inst_ov7670capt4/address_not0001
                                                       inst_ov7670capt4/address_not00011
    SLICE_X64Y57.CE      net (fanout=12)       1.486   inst_ov7670capt4/address_not0001
    SLICE_X64Y57.CLK     Tceck                 0.555   inst_ov7670capt4/address<9>
                                                       inst_ov7670capt4/address_9
    -------------------------------------------------  ---------------------------
    Total                                      6.488ns (1.767ns logic, 4.721ns route)
                                                       (27.2% logic, 72.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.481ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_ov7670capt4/we_reg (FF)
  Destination:          inst_ov7670capt4/address_9 (FF)
  Requirement:          41.667ns
  Data Path Delay:      4.108ns (Levels of Logic = 1)
  Clock Path Skew:      -0.028ns (0.118 - 0.146)
  Source Clock:         clock6b rising at 0.000ns
  Destination Clock:    clock6b rising at 41.667ns
  Clock Uncertainty:    0.050ns

  Clock Uncertainty:          0.050ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_ov7670capt4/we_reg to inst_ov7670capt4/address_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X73Y73.YQ      Tcko                  0.587   inst_ov7670capt4/we_reg
                                                       inst_ov7670capt4/we_reg
    SLICE_X67Y73.G3      net (fanout=5)        0.776   inst_ov7670capt4/we_reg
    SLICE_X67Y73.Y       Tilo                  0.704   inst_ov7670capt4/address_not0001
                                                       inst_ov7670capt4/address_not00011
    SLICE_X64Y57.CE      net (fanout=12)       1.486   inst_ov7670capt4/address_not0001
    SLICE_X64Y57.CLK     Tceck                 0.555   inst_ov7670capt4/address<9>
                                                       inst_ov7670capt4/address_9
    -------------------------------------------------  ---------------------------
    Total                                      4.108ns (1.846ns logic, 2.262ns route)
                                                       (44.9% logic, 55.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clock6a = PERIOD TIMEGRP "clock6a" TS_ov7670_pclk4 HIGH 50% INPUT_JITTER
        0.1 ns;
--------------------------------------------------------------------------------

Paths for end point inst_framebuffer4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s3_init.ram/dpram.dp1x1.ram.A (RAMB16_X1Y11.DIA0), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.801ns (requirement - (clock path skew + uncertainty - data path))
  Source:               inst_ov7670capt4/d_latch_4 (FF)
  Destination:          inst_framebuffer4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s3_init.ram/dpram.dp1x1.ram.A (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.886ns (Levels of Logic = 0)
  Clock Path Skew:      0.085ns (0.253 - 0.168)
  Source Clock:         clock6b rising at 41.667ns
  Destination Clock:    clock6b rising at 41.667ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: inst_ov7670capt4/d_latch_4 to inst_framebuffer4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s3_init.ram/dpram.dp1x1.ram.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X78Y88.YQ      Tcko                  0.522   inst_ov7670capt4/d_latch<4>
                                                       inst_ov7670capt4/d_latch_4
    RAMB16_X1Y11.DIA0    net (fanout=2)        0.490   inst_ov7670capt4/d_latch<4>
    RAMB16_X1Y11.CLKA    Tbckd       (-Th)     0.126   inst_framebuffer4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s3_init.ram/dpram.dp1x1.ram
                                                       inst_framebuffer4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s3_init.ram/dpram.dp1x1.ram.A
    -------------------------------------------------  ---------------------------
    Total                                      0.886ns (0.396ns logic, 0.490ns route)
                                                       (44.7% logic, 55.3% route)

--------------------------------------------------------------------------------

Paths for end point inst_framebuffer4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3_init.ram/dpram.dp4x4.ram.A (RAMB16_X1Y8.DIA2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.106ns (requirement - (clock path skew + uncertainty - data path))
  Source:               inst_ov7670capt4/d_latch_8 (FF)
  Destination:          inst_framebuffer4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3_init.ram/dpram.dp4x4.ram.A (RAM)
  Requirement:          0.000ns
  Data Path Delay:      1.133ns (Levels of Logic = 0)
  Clock Path Skew:      0.027ns (0.107 - 0.080)
  Source Clock:         clock6b rising at 41.667ns
  Destination Clock:    clock6b rising at 41.667ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: inst_ov7670capt4/d_latch_8 to inst_framebuffer4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3_init.ram/dpram.dp4x4.ram.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X76Y76.YQ      Tcko                  0.522   inst_ov7670capt4/d_latch<8>
                                                       inst_ov7670capt4/d_latch_8
    RAMB16_X1Y8.DIA2     net (fanout=2)        0.737   inst_ov7670capt4/d_latch<8>
    RAMB16_X1Y8.CLKA     Tbckd       (-Th)     0.126   inst_framebuffer4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3_init.ram/dpram.dp4x4.ram
                                                       inst_framebuffer4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3_init.ram/dpram.dp4x4.ram.A
    -------------------------------------------------  ---------------------------
    Total                                      1.133ns (0.396ns logic, 0.737ns route)
                                                       (35.0% logic, 65.0% route)

--------------------------------------------------------------------------------

Paths for end point inst_framebuffer4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/dpram.dp1x1.ram.A (RAMB16_X1Y9.DIA0), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.154ns (requirement - (clock path skew + uncertainty - data path))
  Source:               inst_ov7670capt4/d_latch_0 (FF)
  Destination:          inst_framebuffer4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/dpram.dp1x1.ram.A (RAM)
  Requirement:          0.000ns
  Data Path Delay:      1.167ns (Levels of Logic = 0)
  Clock Path Skew:      0.013ns (0.104 - 0.091)
  Source Clock:         clock6b rising at 41.667ns
  Destination Clock:    clock6b rising at 41.667ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: inst_ov7670capt4/d_latch_0 to inst_framebuffer4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/dpram.dp1x1.ram.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X76Y85.YQ      Tcko                  0.522   inst_ov7670capt4/d_latch<0>
                                                       inst_ov7670capt4/d_latch_0
    RAMB16_X1Y9.DIA0     net (fanout=3)        0.771   inst_ov7670capt4/d_latch<0>
    RAMB16_X1Y9.CLKA     Tbckd       (-Th)     0.126   inst_framebuffer4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/dpram.dp1x1.ram
                                                       inst_framebuffer4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/dpram.dp1x1.ram.A
    -------------------------------------------------  ---------------------------
    Total                                      1.167ns (0.396ns logic, 0.771ns route)
                                                       (33.9% logic, 66.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clock6a = PERIOD TIMEGRP "clock6a" TS_ov7670_pclk4 HIGH 50% INPUT_JITTER
        0.1 ns;
--------------------------------------------------------------------------------
Slack: 38.475ns (period - (min low pulse limit / (low pulse / period)))
  Period: 41.667ns
  Low pulse: 20.833ns
  Low pulse limit: 1.596ns (Trpw)
  Physical resource: ov7670_vsync4/SR
  Logical resource: inst_ov7670capt4/latched_vsync/SR
  Location pin: C15.SR
  Clock network: inst_debounce/output
--------------------------------------------------------------------------------
Slack: 38.475ns (period - (min high pulse limit / (high pulse / period)))
  Period: 41.667ns
  High pulse: 20.833ns
  High pulse limit: 1.596ns (Trpw)
  Physical resource: ov7670_vsync4/SR
  Logical resource: inst_ov7670capt4/latched_vsync/SR
  Location pin: C15.SR
  Clock network: inst_debounce/output
--------------------------------------------------------------------------------
Slack: 38.475ns (period - (min low pulse limit / (low pulse / period)))
  Period: 41.667ns
  Low pulse: 20.833ns
  Low pulse limit: 1.596ns (Trpw)
  Physical resource: ov7670_href4/SR
  Logical resource: inst_ov7670capt4/latched_href/SR
  Location pin: D14.SR
  Clock network: inst_debounce/output
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_clkcam
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_clkcam                      |     10.000ns|      7.878ns|      4.194ns|            0|            0|         4722|         2411|
| TS_clk251                     |     40.000ns|     16.778ns|          N/A|            0|            0|         2411|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_ov7670_pclk1
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_ov7670_pclk1                |     41.667ns|     20.000ns|      9.549ns|            0|            0|            0|          606|
| TS_clock3a                    |     41.667ns|      9.549ns|          N/A|            0|            0|          606|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_ov7670_pclk2
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_ov7670_pclk2                |     41.667ns|     20.000ns|     12.095ns|            0|            0|            0|          606|
| TS_clock4a                    |     41.667ns|     12.095ns|          N/A|            0|            0|          606|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_ov7670_pclk3
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_ov7670_pclk3                |     41.667ns|     20.000ns|     11.409ns|            0|            0|            0|          606|
| TS_clock5a                    |     41.667ns|     11.409ns|          N/A|            0|            0|          606|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_ov7670_pclk4
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_ov7670_pclk4                |     41.667ns|     20.000ns|     14.239ns|            0|            0|            0|          606|
| TS_clock6a                    |     41.667ns|     14.239ns|          N/A|            0|            0|          606|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clkcam
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clkcam         |    9.587|    8.389|    6.143|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ov7670_pclk1
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ov7670_pclk1   |    6.145|    4.775|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ov7670_pclk2
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ov7670_pclk2   |    6.394|    6.048|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ov7670_pclk3
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ov7670_pclk3   |    6.975|    5.705|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ov7670_pclk4
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ov7670_pclk4   |    6.300|    7.120|         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 9557 paths, 0 nets, and 3253 connections

Design statistics:
   Minimum period:  20.000ns{1}   (Maximum frequency:  50.000MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Aug  1 19:14:11 2022 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 391 MB



