# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../exercise_5_final_rgb_led.srcs/sources_1/new/debounce.vhd" \
"../../../../exercise_5_final_rgb_led.srcs/sources_1/new/rgb_led.vhd" \
"../../../../exercise_5_final_rgb_led.srcs/sources_1/new/timer.vhd" \
"../../../../exercise_5_final_rgb_led.srcs/sim_1/new/RGB_LED_TB.vhd" \

# Do not sort compile order
nosort
