         Lattice Mapping Report File for Design Module 'pong_impl_1'

Target Vendor:        LATTICE
Target Device:        iCE40UP5KSG48
Target Performance:   High-Performance_1.2V

Mapper:    version Radiant Software (64-bit) 1.1.0.165.1
Mapped on: Tue Nov 19 02:03:42 2019

Design Information
------------------

Command line:   map pong_impl_1_syn.udb C:/Users/Lucas/Documents/Actualmente
     Usando/Electronica III/tpf-grupo-1/Pong/impl_1/impl_1.pdc -o
     pong_impl_1.udb -gui

Design Summary
--------------

   Number of slice registers: 127 out of  5280 (2%)
   Number of I/O registers:      0 out of   117 (0%)
   Number of LUT4s:           742 out of  5280 (14%)
      Number of logic LUT4s:             417
      Number of replicated LUT4s:          3
      Number of ripple logic:            161 (322 LUT4s)
   Number of IO sites used:   9 out of 39 (23%)
      Number of IO sites used for general PIOs: 9
      Number of IO sites used for I3Cs: 0 out of 2 (0%)
      Number of IO sites used for PIOs+I3Cs: 9 out of 36 (25%)
      (note: If I3C is not used, its site can be used as general PIO)
      Number of IO sites used for OD+RGB IO buffers: 0 out of 3 (0%)
   Number of DSPs:             1 out of 8 (12%)
   Number of I2Cs:             0 out of 2 (0%)
   Number of High Speed OSCs:  1 out of 1 (100%)
   Number of Low Speed OSCs:   0 out of 1 (0%)
   Number of RGB PWM:          0 out of 1 (0%)
   Number of RGB Drivers:      0 out of 1 (0%)
   Number of SCL FILTERs:      0 out of 2 (0%)
   Number of SRAMs:            0 out of 4 (0%)
   Number of WARMBOOTs:        0 out of 1 (0%)
   Number of SPIs:             0 out of 2 (0%)
   Number of EBRs:             0 out of 30 (0%)
   Number of PLLs:             1 out of 1 (100%)
   Number of Clocks:  3
      Net vga_driver/pll_clock: 18 loads, 18 rising, 0 falling (Driver: Pin
     vga_driver.vga_clock.lscc_pll_inst.u_PLL_B/OUTGLOBAL)
      Net clk: 10 loads, 10 rising, 0 falling (Driver: Pin inst2/CLKHF)
      Net tick: 73 loads, 73 rising, 0 falling (Driver: Pin tick_c/Q)
   Number of Clock Enables:  5
      Net VCC_net: 1 loads, 0 SLICEs
      Net reset: 10 loads, 10 SLICEs
      Net paddle_two/n2624: 6 loads, 6 SLICEs
      Net n506: 20 loads, 20 SLICEs
      Net paddle_one/n2603: 6 loads, 6 SLICEs
   Number of LSRs:  7
      Net vga_driver/n1125: 6 loads, 6 SLICEs
      Net n2656: 8 loads, 8 SLICEs
      Net n1164: 1 loads, 1 SLICEs
      Net paddle_two/n2676: 5 loads, 5 SLICEs
      Net n11499: 32 loads, 32 SLICEs
      Net n506: 5 loads, 5 SLICEs
      Net paddle_one/n2669: 5 loads, 5 SLICEs

                                    Page 1





Design Summary (cont)
---------------------
   Top 10 highest fanout non-clock nets:
      Net blanking: 103 loads
      Net VCC_net: 67 loads
      Net reset: 49 loads
      Net n11499: 32 loads
      Net n506: 25 loads
      Net ball/n880: 20 loads
      Net bounce[1]: 15 loads
      Net bounce[0]: 14 loads
      Net pixel_row_9__N_38[5]: 13 loads
      Net pixel_row_9__N_38[6]: 12 loads




   Number of warnings:  0
   Number of errors:    0

Design Errors/Warnings
----------------------

   No errors or warnings present.

IO (PIO) Attributes
-------------------

+---------------------+-----------+-----------+-------+-------+-----------+
| IO Name             | Direction | Levelmode |  IO   |  IO   | Special   |
|                     |           |  IO_TYPE  |  REG  |  DDR  | IO Buffer |
+---------------------+-----------+-----------+-------+-------+-----------+
| r                   | OUTPUT    | LVCMOS33  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| g                   | OUTPUT    | LVCMOS33  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| b                   | OUTPUT    | LVCMOS33  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| player_one_up       | INPUT     | LVCMOS33  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| player_one_down     | INPUT     | LVCMOS33  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| player_two_up       | INPUT     | LVCMOS33  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| player_two_down     | INPUT     | LVCMOS33  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| hsync               | OUTPUT    | LVCMOS33  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| vsync               | OUTPUT    | LVCMOS33  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+

Removed logic
-------------

Signal GND_net undriven or does not drive anything - clipped.
Block i1 was optimized away.




                                    Page 2





PLL/DLL Summary
---------------

PLL 1:                                 Pin/Node Value
  PLL Instance Name:
       vga_driver.vga_clock.lscc_pll_inst.u_PLL_B
  PLL Type:                                     PLL_B
  Input Reference Clock:               NODE     clk
  Output Clock(CoreA):                          NONE
  Output Clock(GlobalA):               NODE     vga_driver/pll_clock
  Output Clock(CoreB):                          NONE
  Output Clock(GlobalB):                        NONE
  Feedback input:                      NODE
       vga_driver/vga_clock/lscc_pll_inst/feedback_w
  Internal Feedback output:            NODE
       vga_driver/vga_clock/lscc_pll_inst/feedback_w
  BYPASS signal:                                GND
  LATCH signal:                                 GND
  Lock Signal:                                  NONE
  Input Clock Frequency (MHz):                  12.0000
  Reference Divider:                            0
  Feedback Divider:                             66
  VCO Divider:                                  5
  ENABLE_ICEGATE_PORTA:                         0
  ENABLE_ICEGATE_PORTB:                         0
  PLLOUT_SELECT_PORTA:                          GENCLK
  PLLOUT_SELECT_PORTB:                          GENCLK
  SHIFTREG_DIV_MODE:                            0
  DELAY_ADJUSTMENT_MODE_RELATIVE:               FIXED
  FDA_RELATIVE:                                 0
  FEEDBACK_PATH:                                SIMPLE
  DELAY_ADJUSTMENT_MODE_FEEDBACK:               FIXED
  FDA_FEEDBACK:                                 0
  FILTER_RANGE:                                 1
  EXTERNAL_DIVIDE_FACTOR:                       NONE
  TEST Mode:                                    0

OSC Summary
-----------

OSC 1:                                 Pin/Node Value
  OSC Instance Name:                            inst2
  OSC Type:                                     HSOSC_CORE
  Power UP:                            NODE     VCC_net
  Enable Signal:                       NODE     VCC_net
  OSC Output:                          NODE     clk
  DIV Setting:                                  0b10

ASIC Components
---------------

Instance Name: vga_driver.vga_clock.lscc_pll_inst.u_PLL_B
         Type: PLL
Instance Name: inst2
         Type: HFOSC
Instance Name: ball.mult_643
         Type: DSP



                                    Page 3





Run Time and Memory Usage
-------------------------

   Total CPU Time: 1 secs
   Total REAL Time: 2 secs
   Peak Memory Usage: 75 MB






















































                                    Page 4


Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995
     AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent
     Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems
     All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor
     Corporation,  All rights reserved.
