# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../5 Stage Pipline In MISI 32 Bit System.srcs/sources_1/new/Adder.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
