

================================================================
== Vitis HLS Report for 'ingress_1'
================================================================
* Date:           Fri Apr  1 01:11:28 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        hash_controller
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu35p-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  2.22 ns|  1.621 ns|     0.60 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +----------+----------+-----------+-----------+----------+----------+---------+
    |   Latency (cycles)  |   Latency (absolute)  |       Interval      | Pipeline|
    |    min   |    max   |    min    |    max    |    min   |    max   |   Type  |
    +----------+----------+-----------+-----------+----------+----------+---------+
    |  67108874|  67108874|  0.149 sec|  0.149 sec|  67108874|  67108874|       no|
    +----------+----------+-----------+-----------+----------+----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+----------+----------+----------+-----------+-----------+----------+----------+
        |                   |   Latency (cycles)  | Iteration|  Initiation Interval  |   Trip   |          |
        |     Loop Name     |    min   |    max   |  Latency |  achieved |   target  |   Count  | Pipelined|
        +-------------------+----------+----------+----------+-----------+-----------+----------+----------+
        |- VITIS_LOOP_13_1  |  67108872|  67108872|        11|          2|          2|  33554432|       yes|
        +-------------------+----------+----------+----------+-----------+-----------+----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|     182|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     -|        -|       -|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|     149|    -|
|Register             |        -|     -|     3965|     128|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     0|     3965|     459|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |add_ln13_fu_177_p2                 |         +|   0|  0|  33|          26|           1|
    |add_ln16_fu_199_p2                 |         +|   0|  0|  71|          64|          64|
    |add_ln232_fu_253_p2                |         +|   0|  0|  39|          32|          32|
    |ap_block_state10_pp0_stage1_iter4  |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_io                 |       and|   0|  0|   2|           1|           1|
    |ap_block_state9_pp0_stage0_iter4   |       and|   0|  0|   2|           1|           1|
    |ap_condition_254                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_305                   |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op38_readreq_state2   |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op45_read_state9      |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op46_read_state10     |       and|   0|  0|   2|           1|           1|
    |icmp_ln13_fu_171_p2                |      icmp|   0|  0|  17|          26|          27|
    |ap_block_pp0_stage0_01001          |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_11001          |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                      |       xor|   0|  0|   2|           1|           2|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Total                              |          |   0|  0| 182|         159|         136|
    +-----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                |  14|          3|    1|          3|
    |ap_done_int                              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter5                  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg         |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter2_reg         |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter3_reg         |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter4_reg         |   9|          2|    1|          2|
    |ap_phi_mux_tmp_data_V_phi_fu_156_p4      |   9|          2|  512|       1024|
    |ap_phi_reg_pp0_iter5_tmp_data_V_reg_153  |   9|          2|  512|       1024|
    |ap_sig_allocacmp_i_1                     |   9|          2|   26|         52|
    |i_fu_96                                  |   9|          2|   26|         52|
    |ingress_1_TDATA_blk_n                    |   9|          2|    1|          2|
    |rd_1_blk_n_AR                            |   9|          2|    1|          2|
    |rd_1_blk_n_R                             |   9|          2|    1|          2|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    | 149|         33| 1088|       2177|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------+-----+----+-----+-----------+
    |                   Name                  |  FF | LUT| Bits| Const Bits|
    +-----------------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                                |    2|   0|    2|          0|
    |ap_done_reg                              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg         |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg         |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg         |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg         |    1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_tmp_data_V_reg_153  |  512|   0|  512|          0|
    |ap_phi_reg_pp0_iter2_tmp_data_V_reg_153  |  512|   0|  512|          0|
    |ap_phi_reg_pp0_iter3_tmp_data_V_reg_153  |  512|   0|  512|          0|
    |ap_phi_reg_pp0_iter4_tmp_data_V_reg_153  |  512|   0|  512|          0|
    |ap_phi_reg_pp0_iter5_tmp_data_V_reg_153  |  512|   0|  512|          0|
    |block_header_read_reg_281                |  512|   0|  512|          0|
    |first_read_reg_287                       |    1|   0|    1|          0|
    |i_fu_96                                  |   26|   0|   26|          0|
    |icmp_ln13_reg_291                        |    1|   0|    1|          0|
    |rd_1_addr_read_1_reg_316                 |  256|   0|  256|          0|
    |rd_1_addr_read_reg_311                   |  256|   0|  256|          0|
    |trunc_ln16_reg_295                       |   25|   0|   25|          0|
    |trunc_ln1_reg_300                        |   59|   0|   59|          0|
    |block_header_read_reg_281                |   64|  32|  512|          0|
    |first_read_reg_287                       |   64|  32|    1|          0|
    |icmp_ln13_reg_291                        |   64|  32|    1|          0|
    |trunc_ln16_reg_295                       |   64|  32|   25|          0|
    +-----------------------------------------+-----+----+-----+-----------+
    |Total                                    | 3965| 128| 4248|          0|
    +-----------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+---------------------+-----+-----+------------+--------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|           ingress.1|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|           ingress.1|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|           ingress.1|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|           ingress.1|  return value|
|ap_continue          |   in|    1|  ap_ctrl_hs|           ingress.1|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|           ingress.1|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|           ingress.1|  return value|
|m_axi_rd_1_AWVALID   |  out|    1|       m_axi|                rd_1|       pointer|
|m_axi_rd_1_AWREADY   |   in|    1|       m_axi|                rd_1|       pointer|
|m_axi_rd_1_AWADDR    |  out|   64|       m_axi|                rd_1|       pointer|
|m_axi_rd_1_AWID      |  out|    1|       m_axi|                rd_1|       pointer|
|m_axi_rd_1_AWLEN     |  out|   32|       m_axi|                rd_1|       pointer|
|m_axi_rd_1_AWSIZE    |  out|    3|       m_axi|                rd_1|       pointer|
|m_axi_rd_1_AWBURST   |  out|    2|       m_axi|                rd_1|       pointer|
|m_axi_rd_1_AWLOCK    |  out|    2|       m_axi|                rd_1|       pointer|
|m_axi_rd_1_AWCACHE   |  out|    4|       m_axi|                rd_1|       pointer|
|m_axi_rd_1_AWPROT    |  out|    3|       m_axi|                rd_1|       pointer|
|m_axi_rd_1_AWQOS     |  out|    4|       m_axi|                rd_1|       pointer|
|m_axi_rd_1_AWREGION  |  out|    4|       m_axi|                rd_1|       pointer|
|m_axi_rd_1_AWUSER    |  out|    1|       m_axi|                rd_1|       pointer|
|m_axi_rd_1_WVALID    |  out|    1|       m_axi|                rd_1|       pointer|
|m_axi_rd_1_WREADY    |   in|    1|       m_axi|                rd_1|       pointer|
|m_axi_rd_1_WDATA     |  out|  256|       m_axi|                rd_1|       pointer|
|m_axi_rd_1_WSTRB     |  out|   32|       m_axi|                rd_1|       pointer|
|m_axi_rd_1_WLAST     |  out|    1|       m_axi|                rd_1|       pointer|
|m_axi_rd_1_WID       |  out|    1|       m_axi|                rd_1|       pointer|
|m_axi_rd_1_WUSER     |  out|    1|       m_axi|                rd_1|       pointer|
|m_axi_rd_1_ARVALID   |  out|    1|       m_axi|                rd_1|       pointer|
|m_axi_rd_1_ARREADY   |   in|    1|       m_axi|                rd_1|       pointer|
|m_axi_rd_1_ARADDR    |  out|   64|       m_axi|                rd_1|       pointer|
|m_axi_rd_1_ARID      |  out|    1|       m_axi|                rd_1|       pointer|
|m_axi_rd_1_ARLEN     |  out|   32|       m_axi|                rd_1|       pointer|
|m_axi_rd_1_ARSIZE    |  out|    3|       m_axi|                rd_1|       pointer|
|m_axi_rd_1_ARBURST   |  out|    2|       m_axi|                rd_1|       pointer|
|m_axi_rd_1_ARLOCK    |  out|    2|       m_axi|                rd_1|       pointer|
|m_axi_rd_1_ARCACHE   |  out|    4|       m_axi|                rd_1|       pointer|
|m_axi_rd_1_ARPROT    |  out|    3|       m_axi|                rd_1|       pointer|
|m_axi_rd_1_ARQOS     |  out|    4|       m_axi|                rd_1|       pointer|
|m_axi_rd_1_ARREGION  |  out|    4|       m_axi|                rd_1|       pointer|
|m_axi_rd_1_ARUSER    |  out|    1|       m_axi|                rd_1|       pointer|
|m_axi_rd_1_RVALID    |   in|    1|       m_axi|                rd_1|       pointer|
|m_axi_rd_1_RREADY    |  out|    1|       m_axi|                rd_1|       pointer|
|m_axi_rd_1_RDATA     |   in|  256|       m_axi|                rd_1|       pointer|
|m_axi_rd_1_RLAST     |   in|    1|       m_axi|                rd_1|       pointer|
|m_axi_rd_1_RID       |   in|    1|       m_axi|                rd_1|       pointer|
|m_axi_rd_1_RFIFONUM  |   in|    9|       m_axi|                rd_1|       pointer|
|m_axi_rd_1_RUSER     |   in|    1|       m_axi|                rd_1|       pointer|
|m_axi_rd_1_RRESP     |   in|    2|       m_axi|                rd_1|       pointer|
|m_axi_rd_1_BVALID    |   in|    1|       m_axi|                rd_1|       pointer|
|m_axi_rd_1_BREADY    |  out|    1|       m_axi|                rd_1|       pointer|
|m_axi_rd_1_BRESP     |   in|    2|       m_axi|                rd_1|       pointer|
|m_axi_rd_1_BID       |   in|    1|       m_axi|                rd_1|       pointer|
|m_axi_rd_1_BUSER     |   in|    1|       m_axi|                rd_1|       pointer|
|ingress_1_TDATA      |  out|  512|        axis|  ingress_1_V_data_V|       pointer|
|ingress_1_TREADY     |   in|    1|        axis|  ingress_1_V_data_V|       pointer|
|ingress_1_TVALID     |  out|    1|        axis|  ingress_1_V_dest_V|       pointer|
|ingress_1_TDEST      |  out|    1|        axis|  ingress_1_V_dest_V|       pointer|
|ingress_1_TKEEP      |  out|   64|        axis|  ingress_1_V_keep_V|       pointer|
|ingress_1_TSTRB      |  out|   64|        axis|  ingress_1_V_strb_V|       pointer|
|ingress_1_TLAST      |  out|    1|        axis|  ingress_1_V_last_V|       pointer|
|gmem                 |   in|   64|     ap_none|                gmem|        scalar|
|first                |   in|    1|     ap_none|               first|        scalar|
|block_header         |   in|  512|     ap_none|        block_header|        scalar|
+---------------------+-----+-----+------------+--------------------+--------------+

