INFO: [VRFC 10-2263] Analyzing Verilog file "/home/daphnelme/Desktop/GTH_RX_SIM_Folder_diego/RX_error_int/rx_error_int/rx_error_int.srcs/sources_1/ip/RX_vc709/rx_vc709_common_reset.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RX_vc709_common_reset
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/daphnelme/Desktop/GTH_RX_SIM_Folder_diego/RX_error_int/rx_error_int/rx_error_int.srcs/sources_1/ip/RX_vc709/RX_vc709/example_design/support/rx_vc709_clock_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RX_vc709_CLOCK_MODULE
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/daphnelme/Desktop/GTH_RX_SIM_Folder_diego/RX_error_int/rx_error_int/rx_error_int.srcs/sources_1/ip/RX_vc709/rx_vc709_common.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RX_vc709_common
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/daphnelme/Desktop/GTH_RX_SIM_Folder_diego/RX_error_int/rx_error_int/rx_error_int.srcs/sources_1/ip/RX_vc709/rx_vc709_gt_usrclk_source.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RX_vc709_GT_USRCLK_SOURCE
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/daphnelme/Desktop/GTH_RX_SIM_Folder_diego/RX_error_int/rx_error_int/rx_error_int.srcs/sources_1/ip/RX_vc709/rx_vc709_support.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RX_vc709_support
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/daphnelme/Desktop/GTH_RX_SIM_Folder_diego/RX_error_int/rx_error_int/rx_error_int.srcs/sources_1/ip/RX_vc709/RX_vc709/example_design/rx_vc709_auto_phase_align.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RX_vc709_AUTO_PHASE_ALIGN
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/daphnelme/Desktop/GTH_RX_SIM_Folder_diego/RX_error_int/rx_error_int/rx_error_int.srcs/sources_1/ip/RX_vc709/RX_vc709/example_design/rx_vc709_tx_startup_fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RX_vc709_TX_STARTUP_FSM
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/daphnelme/Desktop/GTH_RX_SIM_Folder_diego/RX_error_int/rx_error_int/rx_error_int.srcs/sources_1/ip/RX_vc709/RX_vc709/example_design/rx_vc709_rx_startup_fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RX_vc709_RX_STARTUP_FSM
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/daphnelme/Desktop/GTH_RX_SIM_Folder_diego/RX_error_int/rx_error_int/rx_error_int.srcs/sources_1/ip/RX_vc709/rx_vc709_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RX_vc709_init
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/daphnelme/Desktop/GTH_RX_SIM_Folder_diego/RX_error_int/rx_error_int/rx_error_int.srcs/sources_1/ip/RX_vc709/rx_vc709_gt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RX_vc709_GT
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/daphnelme/Desktop/GTH_RX_SIM_Folder_diego/RX_error_int/rx_error_int/rx_error_int.srcs/sources_1/ip/RX_vc709/rx_vc709_multi_gt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RX_vc709_multi_gt
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/daphnelme/Desktop/GTH_RX_SIM_Folder_diego/RX_error_int/rx_error_int/rx_error_int.srcs/sources_1/ip/RX_vc709/RX_vc709/example_design/rx_vc709_gtrxreset_seq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rx_vc709_gtrxreset_seq
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/daphnelme/Desktop/GTH_RX_SIM_Folder_diego/RX_error_int/rx_error_int/rx_error_int.srcs/sources_1/ip/RX_vc709/RX_vc709/example_design/rx_vc709_rxpmarst_seq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rx_vc709_rxpmarst_seq
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/daphnelme/Desktop/GTH_RX_SIM_Folder_diego/RX_error_int/rx_error_int/rx_error_int.srcs/sources_1/ip/RX_vc709/RX_vc709/example_design/rx_vc709_rxrate_seq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rx_vc709_rxrate_seq
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/daphnelme/Desktop/GTH_RX_SIM_Folder_diego/RX_error_int/rx_error_int/rx_error_int.srcs/sources_1/ip/RX_vc709/RX_vc709/example_design/rx_vc709_sync_block.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RX_vc709_sync_block
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/daphnelme/Desktop/GTH_RX_SIM_Folder_diego/RX_error_int/rx_error_int/rx_error_int.srcs/sources_1/ip/RX_vc709/rx_vc709.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RX_vc709
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/daphnelme/Desktop/GTH_RX_SIM_Folder_diego/RX_error_int/rx_error_int/rx_error_int.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/daphnelme/Desktop/GTH_RX_SIM_Folder_diego/RX_error_int/rx_error_int/rx_error_int.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/daphnelme/Desktop/GTH_RX_SIM_Folder_diego/RX_error_int/rx_error_int/rx_error_int.srcs/sources_1/new/RX_TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RX_TOP
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/daphnelme/Desktop/GTH_RX_SIM_Folder_diego/RX_error_int/rx_error_int/rx_error_int.srcs/sources_1/new/rx_suma_error_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rx_suma_error_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/daphnelme/Desktop/GTH_RX_SIM_Folder_diego/RX_error_int/rx_error_int/rx_error_int.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2458] undeclared symbol gt0_rxusrclk2_out, assumed default net type wire [/home/daphnelme/Desktop/GTH_RX_SIM_Folder_diego/RX_error_int/rx_error_int/rx_error_int.srcs/sources_1/new/top.v:225]
INFO: [VRFC 10-2458] undeclared symbol rx_reset_done, assumed default net type wire [/home/daphnelme/Desktop/GTH_RX_SIM_Folder_diego/RX_error_int/rx_error_int/rx_error_int.srcs/sources_1/new/top.v:226]
INFO: [VRFC 10-2458] undeclared symbol commadet_i, assumed default net type wire [/home/daphnelme/Desktop/GTH_RX_SIM_Folder_diego/RX_error_int/rx_error_int/rx_error_int.srcs/sources_1/new/top.v:404]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/daphnelme/Desktop/GTH_RX_SIM_Folder_diego/RX_error_int/rx_error_int/rx_error_int.srcs/sim_1/new/rx_sim_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rx_sim_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/daphnelme/Desktop/GTH_RX_SIM_Folder_diego/RX_error_int/rx_error_int/rx_error_int.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
