Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,0
design__inferred_latch__count,0
design__instance__count,168
design__instance__area,2233.53
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.00005876473369426094
power__switching__total,0.000012241584045113996
power__leakage__total,0.000001672419102760614
power__total,0.00007267874025274068
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,-0.2534126313851842
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,0.2534126313851842
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.13326926051039842
timing__setup__ws__corner:nom_fast_1p32V_m40C,15.174056218808976
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.133269
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,Infinity
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,0
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,-0.25782396392041523
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,0.25782396392041523
timing__hold__ws__corner:nom_slow_1p08V_125C,0.6743289451026895
timing__setup__ws__corner:nom_slow_1p08V_125C,14.368961538431648
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.674329
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,Infinity
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,0
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,-0.2551162686646537
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,0.2551162686646537
timing__hold__ws__corner:nom_typ_1p20V_25C,0.3262029350078754
timing__setup__ws__corner:nom_typ_1p20V_25C,14.886156728634507
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.326203
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,Infinity
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,0
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.2534126313851842
clock__skew__worst_setup,0.2534126313851842
timing__hold__ws,0.13326926051039842
timing__setup__ws,14.368961538431648
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.133269
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,inf
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 202.08 154.98
design__core__bbox,2.88 3.78 199.2 151.2
design__io,45
design__die__area,31318.4
design__core__area,28941.5
design__instance__count__stdcell,168
design__instance__area__stdcell,2233.53
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.0771738
design__instance__utilization__stdcell,0.0771738
design__rows,39
design__rows:CoreSite,39
design__sites,15951
design__sites:CoreSite,15951
design__instance__count__class:buffer,12
design__instance__area__class:buffer,90.72
design__instance__count__class:inverter,6
design__instance__area__class:inverter,32.6592
design__instance__count__class:sequential_cell,16
design__instance__area__class:sequential_cell,754.79
design__instance__count__class:multi_input_combinational_cell,94
design__instance__area__class:multi_input_combinational_cell,854.582
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,3393.61
design__violations,0
design__instance__count__class:timing_repair_buffer,35
design__instance__area__class:timing_repair_buffer,455.414
design__instance__count__class:clock_buffer,5
design__instance__area__class:clock_buffer,45.36
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,22
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,203
route__net__special,2
route__drc_errors__iter:0,42
route__wirelength__iter:0,3449
route__drc_errors__iter:1,24
route__wirelength__iter:1,3431
route__drc_errors__iter:2,18
route__wirelength__iter:2,3421
route__drc_errors__iter:3,0
route__wirelength__iter:3,3423
route__drc_errors,0
route__wirelength,3423
route__vias,840
route__vias__singlecut,840
route__vias__multicut,0
design__disconnected_pin__count,5
design__critical_disconnected_pin__count,0
route__wirelength__max,140.715
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,21
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,21
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,21
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,21
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.2
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.2
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.00000486166
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.00000577165
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,8.24505E-7
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.00000577165
design_powergrid__voltage__worst,0.00000577165
design_powergrid__voltage__worst__net:VPWR,1.2
design_powergrid__drop__worst,0.00000577165
design_powergrid__drop__worst__net:VPWR,0.00000486166
design_powergrid__voltage__worst__net:VGND,0.00000577165
design_powergrid__drop__worst__net:VGND,0.00000577165
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,8.579999999999999802321212598321675812940156902186572551727294921875E-7
ir__drop__worst,0.0000048600000000000000553615313314548274092885549180209636688232421875
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
