// Seed: 1517467105
module module_0;
  assign id_1 = id_1;
  wire id_2;
  module_2();
  wire id_3, id_4;
endmodule
module module_1 (
    input uwire id_0,
    input supply0 id_1,
    input wire id_2,
    input wand id_3
);
  wire id_5;
  `define pp_6 0
  module_0();
  always $display(id_5);
endmodule
module module_2;
  assign id_1 = id_1;
endmodule
module module_3 (
    output wire id_0,
    output tri1 id_1,
    input supply0 id_2,
    input wire id_3,
    output wand id_4,
    output tri1 id_5,
    input wor id_6,
    output tri id_7,
    input tri1 id_8,
    output tri0 id_9,
    input supply0 id_10,
    output uwire id_11
);
  wire id_13;
  module_2();
  wire id_14;
  wire id_15, id_16;
endmodule
