<stg><name>FFT_stage_spatial_unroll<8></name>


<trans_list>

<trans id="456" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="457" from="2" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="459" from="3" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="458" from="4" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="460" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="461" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="462" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="463" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="8" op_0_bw="32">
<![CDATA[
entry:0 %k189 = alloca i32 1

]]></Node>
<StgValue><ssdm name="k189"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:1 %store_ln0 = store i8 0, i8 %k189

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0">
<![CDATA[
entry:2 %br_ln353 = br void %fpga_resource_hint.for.body38.106

]]></Node>
<StgValue><ssdm name="br_ln353"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body38.106:0 %k189_load = load i8 %k189

]]></Node>
<StgValue><ssdm name="k189_load"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="7" op_0_bw="8">
<![CDATA[
fpga_resource_hint.for.body38.106:1 %trunc_ln353 = trunc i8 %k189_load

]]></Node>
<StgValue><ssdm name="trunc_ln353"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body38.106:7 %specfucore_ln359 = specfucore void @_ssdm_op_SpecFUCore, i8 %k189_load, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln359"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32" op_1_bw="7" op_2_bw="32" op_3_bw="7" op_4_bw="32" op_5_bw="7" op_6_bw="32" op_7_bw="7" op_8_bw="32" op_9_bw="7" op_10_bw="32" op_11_bw="7" op_12_bw="32" op_13_bw="7" op_14_bw="32" op_15_bw="7" op_16_bw="32" op_17_bw="7" op_18_bw="32" op_19_bw="7" op_20_bw="32" op_21_bw="7" op_22_bw="32" op_23_bw="7" op_24_bw="32" op_25_bw="7" op_26_bw="32" op_27_bw="7" op_28_bw="32" op_29_bw="7" op_30_bw="32" op_31_bw="7" op_32_bw="32" op_33_bw="7" op_34_bw="32" op_35_bw="7" op_36_bw="32" op_37_bw="7" op_38_bw="32" op_39_bw="7" op_40_bw="32" op_41_bw="7" op_42_bw="32" op_43_bw="7" op_44_bw="32" op_45_bw="7" op_46_bw="32" op_47_bw="7" op_48_bw="32" op_49_bw="7" op_50_bw="32" op_51_bw="7" op_52_bw="32" op_53_bw="7" op_54_bw="32" op_55_bw="7" op_56_bw="32" op_57_bw="7" op_58_bw="32" op_59_bw="7" op_60_bw="32" op_61_bw="7" op_62_bw="32" op_63_bw="7" op_64_bw="32" op_65_bw="32" op_66_bw="7">
<![CDATA[
fpga_resource_hint.for.body38.106:9 %tw = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.32float.float.i7, i7 0, i32 1, i7 4, i32 0.995185, i7 8, i32 0.980785, i7 12, i32 0.95694, i7 16, i32 0.92388, i7 20, i32 0.881921, i7 24, i32 0.83147, i7 28, i32 0.77301, i7 32, i32 0.707107, i7 36, i32 0.634393, i7 40, i32 0.55557, i7 44, i32 0.471397, i7 48, i32 0.382683, i7 52, i32 0.290285, i7 56, i32 0.19509, i7 60, i32 0.0980171, i7 64, i32 6.12323e-17, i7 68, i32 -0.0980171, i7 72, i32 -0.19509, i7 76, i32 -0.290285, i7 80, i32 -0.382683, i7 84, i32 -0.471397, i7 88, i32 -0.55557, i7 92, i32 -0.634393, i7 96, i32 -0.707107, i7 100, i32 -0.77301, i7 104, i32 -0.83147, i7 108, i32 -0.881921, i7 112, i32 -0.92388, i7 116, i32 -0.95694, i7 120, i32 -0.980785, i7 124, i32 -0.995185, i32 <undef>, i7 %trunc_ln353

]]></Node>
<StgValue><ssdm name="tw"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="7" op_2_bw="32" op_3_bw="7" op_4_bw="32" op_5_bw="7" op_6_bw="32" op_7_bw="7" op_8_bw="32" op_9_bw="7" op_10_bw="32" op_11_bw="7" op_12_bw="32" op_13_bw="7" op_14_bw="32" op_15_bw="7" op_16_bw="32" op_17_bw="7" op_18_bw="32" op_19_bw="7" op_20_bw="32" op_21_bw="7" op_22_bw="32" op_23_bw="7" op_24_bw="32" op_25_bw="7" op_26_bw="32" op_27_bw="7" op_28_bw="32" op_29_bw="7" op_30_bw="32" op_31_bw="7" op_32_bw="32" op_33_bw="7" op_34_bw="32" op_35_bw="7" op_36_bw="32" op_37_bw="7" op_38_bw="32" op_39_bw="7" op_40_bw="32" op_41_bw="7" op_42_bw="32" op_43_bw="7" op_44_bw="32" op_45_bw="7" op_46_bw="32" op_47_bw="7" op_48_bw="32" op_49_bw="7" op_50_bw="32" op_51_bw="7" op_52_bw="32" op_53_bw="7" op_54_bw="32" op_55_bw="7" op_56_bw="32" op_57_bw="7" op_58_bw="32" op_59_bw="7" op_60_bw="32" op_61_bw="7" op_62_bw="32" op_63_bw="7" op_64_bw="32" op_65_bw="32" op_66_bw="7">
<![CDATA[
fpga_resource_hint.for.body38.106:10 %tw_3 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.32float.float.i7, i7 0, i32 -0, i7 4, i32 -0.0980171, i7 8, i32 -0.19509, i7 12, i32 -0.290285, i7 16, i32 -0.382683, i7 20, i32 -0.471397, i7 24, i32 -0.55557, i7 28, i32 -0.634393, i7 32, i32 -0.707107, i7 36, i32 -0.77301, i7 40, i32 -0.83147, i7 44, i32 -0.881921, i7 48, i32 -0.92388, i7 52, i32 -0.95694, i7 56, i32 -0.980785, i7 60, i32 -0.995185, i7 64, i32 -1, i7 68, i32 -0.995185, i7 72, i32 -0.980785, i7 76, i32 -0.95694, i7 80, i32 -0.92388, i7 84, i32 -0.881921, i7 88, i32 -0.83147, i7 92, i32 -0.77301, i7 96, i32 -0.707107, i7 100, i32 -0.634393, i7 104, i32 -0.55557, i7 108, i32 -0.471397, i7 112, i32 -0.382683, i7 116, i32 -0.290285, i7 120, i32 -0.19509, i7 124, i32 -0.0980171, i32 <undef>, i7 %trunc_ln353

]]></Node>
<StgValue><ssdm name="tw_3"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="5" op_0_bw="5" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body38.106:11 %lshr_ln = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %k189_load, i32 2, i32 6

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body38.106:12 %zext_ln363 = zext i5 %lshr_ln

]]></Node>
<StgValue><ssdm name="zext_ln363"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="6" op_0_bw="6" op_1_bw="1" op_2_bw="5">
<![CDATA[
fpga_resource_hint.for.body38.106:13 %zext_ln7_cast = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i1.i5, i1 1, i5 %lshr_ln

]]></Node>
<StgValue><ssdm name="zext_ln7_cast"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="64" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.body38.106:14 %zext_ln7 = zext i6 %zext_ln7_cast

]]></Node>
<StgValue><ssdm name="zext_ln7"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body38.106:15 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_0_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_0_0, i64 0, i64 %zext_ln363

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_0_addr"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body38.106:16 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_0_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_1_0, i64 0, i64 %zext_ln363

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_0_addr"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.body38.106:17 %muxLogicRAMAddr_to_d0 = muxlogic i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_0_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_d0"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.body38.106:18 %d0 = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_0_addr

]]></Node>
<StgValue><ssdm name="d0"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.body38.106:19 %muxLogicRAMAddr_to_d0_2 = muxlogic i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_0_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_d0_2"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.body38.106:20 %d0_2 = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_0_addr

]]></Node>
<StgValue><ssdm name="d0_2"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body38.106:21 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_0_addr_1 = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_0_0, i64 0, i64 %zext_ln7

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_0_addr_1"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body38.106:22 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_0_addr_1 = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_1_0, i64 0, i64 %zext_ln7

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_0_addr_1"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.body38.106:23 %muxLogicRAMAddr_to_d1 = muxlogic i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_0_addr_1

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_d1"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.body38.106:24 %d1 = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_0_addr_1

]]></Node>
<StgValue><ssdm name="d1"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.body38.106:25 %muxLogicRAMAddr_to_d1_3 = muxlogic i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_0_addr_1

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_d1_3"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.body38.106:26 %d1_3 = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_0_addr_1

]]></Node>
<StgValue><ssdm name="d1_3"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
fpga_resource_hint.for.inc67.103:2 %k = add i8 %k189_load, i8 4

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc67.103:31 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_1_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_0_1, i64 0, i64 %zext_ln363

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_1_addr"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc67.103:32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_1_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_1_1, i64 0, i64 %zext_ln363

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_1_addr"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc67.103:33 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_1_addr_1 = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_0_1, i64 0, i64 %zext_ln7

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_1_addr_1"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc67.103:34 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_1_addr_1 = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_1_1, i64 0, i64 %zext_ln7

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_1_addr_1"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc67.103:39 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_2_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_0_2, i64 0, i64 %zext_ln363

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_2_addr"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc67.103:40 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_2_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_1_2, i64 0, i64 %zext_ln363

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_2_addr"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc67.103:41 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_2_addr_1 = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_0_2, i64 0, i64 %zext_ln7

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_2_addr_1"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc67.103:42 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_2_addr_1 = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_1_2, i64 0, i64 %zext_ln7

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_2_addr_1"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="32" op_1_bw="7" op_2_bw="32" op_3_bw="7" op_4_bw="32" op_5_bw="7" op_6_bw="32" op_7_bw="7" op_8_bw="32" op_9_bw="7" op_10_bw="32" op_11_bw="7" op_12_bw="32" op_13_bw="7" op_14_bw="32" op_15_bw="7" op_16_bw="32" op_17_bw="7" op_18_bw="32" op_19_bw="7" op_20_bw="32" op_21_bw="7" op_22_bw="32" op_23_bw="7" op_24_bw="32" op_25_bw="7" op_26_bw="32" op_27_bw="7" op_28_bw="32" op_29_bw="7" op_30_bw="32" op_31_bw="7" op_32_bw="32" op_33_bw="7" op_34_bw="32" op_35_bw="7" op_36_bw="32" op_37_bw="7" op_38_bw="32" op_39_bw="7" op_40_bw="32" op_41_bw="7" op_42_bw="32" op_43_bw="7" op_44_bw="32" op_45_bw="7" op_46_bw="32" op_47_bw="7" op_48_bw="32" op_49_bw="7" op_50_bw="32" op_51_bw="7" op_52_bw="32" op_53_bw="7" op_54_bw="32" op_55_bw="7" op_56_bw="32" op_57_bw="7" op_58_bw="32" op_59_bw="7" op_60_bw="32" op_61_bw="7" op_62_bw="32" op_63_bw="7" op_64_bw="32" op_65_bw="32" op_66_bw="7">
<![CDATA[
fpga_resource_hint.for.inc67.103:47 %tw_6_i = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.32float.float.i7, i7 0, i32 0.999699, i7 4, i32 0.99248, i7 8, i32 0.975702, i7 12, i32 0.949528, i7 16, i32 0.91421, i7 20, i32 0.870087, i7 24, i32 0.817585, i7 28, i32 0.757209, i7 32, i32 0.689541, i7 36, i32 0.615232, i7 40, i32 0.534998, i7 44, i32 0.449611, i7 48, i32 0.359895, i7 52, i32 0.266713, i7 56, i32 0.170962, i7 60, i32 0.0735646, i7 64, i32 -0.0245412, i7 68, i32 -0.122411, i7 72, i32 -0.219101, i7 76, i32 -0.313682, i7 80, i32 -0.405241, i7 84, i32 -0.492898, i7 88, i32 -0.575808, i7 92, i32 -0.653173, i7 96, i32 -0.724247, i7 100, i32 -0.788346, i7 104, i32 -0.844854, i7 108, i32 -0.893224, i7 112, i32 -0.932993, i7 116, i32 -0.963776, i7 120, i32 -0.985278, i7 124, i32 -0.99729, i32 <undef>, i7 %trunc_ln353

]]></Node>
<StgValue><ssdm name="tw_6_i"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="32" op_1_bw="7" op_2_bw="32" op_3_bw="7" op_4_bw="32" op_5_bw="7" op_6_bw="32" op_7_bw="7" op_8_bw="32" op_9_bw="7" op_10_bw="32" op_11_bw="7" op_12_bw="32" op_13_bw="7" op_14_bw="32" op_15_bw="7" op_16_bw="32" op_17_bw="7" op_18_bw="32" op_19_bw="7" op_20_bw="32" op_21_bw="7" op_22_bw="32" op_23_bw="7" op_24_bw="32" op_25_bw="7" op_26_bw="32" op_27_bw="7" op_28_bw="32" op_29_bw="7" op_30_bw="32" op_31_bw="7" op_32_bw="32" op_33_bw="7" op_34_bw="32" op_35_bw="7" op_36_bw="32" op_37_bw="7" op_38_bw="32" op_39_bw="7" op_40_bw="32" op_41_bw="7" op_42_bw="32" op_43_bw="7" op_44_bw="32" op_45_bw="7" op_46_bw="32" op_47_bw="7" op_48_bw="32" op_49_bw="7" op_50_bw="32" op_51_bw="7" op_52_bw="32" op_53_bw="7" op_54_bw="32" op_55_bw="7" op_56_bw="32" op_57_bw="7" op_58_bw="32" op_59_bw="7" op_60_bw="32" op_61_bw="7" op_62_bw="32" op_63_bw="7" op_64_bw="32" op_65_bw="32" op_66_bw="7">
<![CDATA[
fpga_resource_hint.for.inc67.103:48 %tw_8_i = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.32float.float.i7, i7 0, i32 0.998795, i7 4, i32 0.989177, i7 8, i32 0.970031, i7 12, i32 0.941544, i7 16, i32 0.903989, i7 20, i32 0.857729, i7 24, i32 0.803208, i7 28, i32 0.740951, i7 32, i32 0.671559, i7 36, i32 0.595699, i7 40, i32 0.514103, i7 44, i32 0.427555, i7 48, i32 0.33689, i7 52, i32 0.24298, i7 56, i32 0.14673, i7 60, i32 0.0490677, i7 64, i32 -0.0490677, i7 68, i32 -0.14673, i7 72, i32 -0.24298, i7 76, i32 -0.33689, i7 80, i32 -0.427555, i7 84, i32 -0.514103, i7 88, i32 -0.595699, i7 92, i32 -0.671559, i7 96, i32 -0.740951, i7 100, i32 -0.803208, i7 104, i32 -0.857729, i7 108, i32 -0.903989, i7 112, i32 -0.941544, i7 116, i32 -0.970031, i7 120, i32 -0.989177, i7 124, i32 -0.998795, i32 <undef>, i7 %trunc_ln353

]]></Node>
<StgValue><ssdm name="tw_8_i"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="32" op_1_bw="7" op_2_bw="32" op_3_bw="7" op_4_bw="32" op_5_bw="7" op_6_bw="32" op_7_bw="7" op_8_bw="32" op_9_bw="7" op_10_bw="32" op_11_bw="7" op_12_bw="32" op_13_bw="7" op_14_bw="32" op_15_bw="7" op_16_bw="32" op_17_bw="7" op_18_bw="32" op_19_bw="7" op_20_bw="32" op_21_bw="7" op_22_bw="32" op_23_bw="7" op_24_bw="32" op_25_bw="7" op_26_bw="32" op_27_bw="7" op_28_bw="32" op_29_bw="7" op_30_bw="32" op_31_bw="7" op_32_bw="32" op_33_bw="7" op_34_bw="32" op_35_bw="7" op_36_bw="32" op_37_bw="7" op_38_bw="32" op_39_bw="7" op_40_bw="32" op_41_bw="7" op_42_bw="32" op_43_bw="7" op_44_bw="32" op_45_bw="7" op_46_bw="32" op_47_bw="7" op_48_bw="32" op_49_bw="7" op_50_bw="32" op_51_bw="7" op_52_bw="32" op_53_bw="7" op_54_bw="32" op_55_bw="7" op_56_bw="32" op_57_bw="7" op_58_bw="32" op_59_bw="7" op_60_bw="32" op_61_bw="7" op_62_bw="32" op_63_bw="7" op_64_bw="32" op_65_bw="32" op_66_bw="7">
<![CDATA[
fpga_resource_hint.for.inc67.103:49 %tw_4 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.32float.float.i7, i7 0, i32 0.99729, i7 4, i32 0.985278, i7 8, i32 0.963776, i7 12, i32 0.932993, i7 16, i32 0.893224, i7 20, i32 0.844854, i7 24, i32 0.788346, i7 28, i32 0.724247, i7 32, i32 0.653173, i7 36, i32 0.575808, i7 40, i32 0.492898, i7 44, i32 0.405241, i7 48, i32 0.313682, i7 52, i32 0.219101, i7 56, i32 0.122411, i7 60, i32 0.0245412, i7 64, i32 -0.0735646, i7 68, i32 -0.170962, i7 72, i32 -0.266713, i7 76, i32 -0.359895, i7 80, i32 -0.449611, i7 84, i32 -0.534998, i7 88, i32 -0.615232, i7 92, i32 -0.689541, i7 96, i32 -0.757209, i7 100, i32 -0.817585, i7 104, i32 -0.870087, i7 108, i32 -0.91421, i7 112, i32 -0.949528, i7 116, i32 -0.975702, i7 120, i32 -0.99248, i7 124, i32 -0.999699, i32 <undef>, i7 %trunc_ln353

]]></Node>
<StgValue><ssdm name="tw_4"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32" op_1_bw="7" op_2_bw="32" op_3_bw="7" op_4_bw="32" op_5_bw="7" op_6_bw="32" op_7_bw="7" op_8_bw="32" op_9_bw="7" op_10_bw="32" op_11_bw="7" op_12_bw="32" op_13_bw="7" op_14_bw="32" op_15_bw="7" op_16_bw="32" op_17_bw="7" op_18_bw="32" op_19_bw="7" op_20_bw="32" op_21_bw="7" op_22_bw="32" op_23_bw="7" op_24_bw="32" op_25_bw="7" op_26_bw="32" op_27_bw="7" op_28_bw="32" op_29_bw="7" op_30_bw="32" op_31_bw="7" op_32_bw="32" op_33_bw="7" op_34_bw="32" op_35_bw="7" op_36_bw="32" op_37_bw="7" op_38_bw="32" op_39_bw="7" op_40_bw="32" op_41_bw="7" op_42_bw="32" op_43_bw="7" op_44_bw="32" op_45_bw="7" op_46_bw="32" op_47_bw="7" op_48_bw="32" op_49_bw="7" op_50_bw="32" op_51_bw="7" op_52_bw="32" op_53_bw="7" op_54_bw="32" op_55_bw="7" op_56_bw="32" op_57_bw="7" op_58_bw="32" op_59_bw="7" op_60_bw="32" op_61_bw="7" op_62_bw="32" op_63_bw="7" op_64_bw="32" op_65_bw="32" op_66_bw="7">
<![CDATA[
fpga_resource_hint.for.inc67.103:50 %tw_7_i = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.32float.float.i7, i7 0, i32 -0.0245412, i7 4, i32 -0.122411, i7 8, i32 -0.219101, i7 12, i32 -0.313682, i7 16, i32 -0.405241, i7 20, i32 -0.492898, i7 24, i32 -0.575808, i7 28, i32 -0.653173, i7 32, i32 -0.724247, i7 36, i32 -0.788346, i7 40, i32 -0.844854, i7 44, i32 -0.893224, i7 48, i32 -0.932993, i7 52, i32 -0.963776, i7 56, i32 -0.985278, i7 60, i32 -0.99729, i7 64, i32 -0.999699, i7 68, i32 -0.99248, i7 72, i32 -0.975702, i7 76, i32 -0.949528, i7 80, i32 -0.91421, i7 84, i32 -0.870087, i7 88, i32 -0.817585, i7 92, i32 -0.757209, i7 96, i32 -0.689541, i7 100, i32 -0.615232, i7 104, i32 -0.534998, i7 108, i32 -0.449611, i7 112, i32 -0.359895, i7 116, i32 -0.266713, i7 120, i32 -0.170962, i7 124, i32 -0.0735646, i32 <undef>, i7 %trunc_ln353

]]></Node>
<StgValue><ssdm name="tw_7_i"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="32" op_1_bw="7" op_2_bw="32" op_3_bw="7" op_4_bw="32" op_5_bw="7" op_6_bw="32" op_7_bw="7" op_8_bw="32" op_9_bw="7" op_10_bw="32" op_11_bw="7" op_12_bw="32" op_13_bw="7" op_14_bw="32" op_15_bw="7" op_16_bw="32" op_17_bw="7" op_18_bw="32" op_19_bw="7" op_20_bw="32" op_21_bw="7" op_22_bw="32" op_23_bw="7" op_24_bw="32" op_25_bw="7" op_26_bw="32" op_27_bw="7" op_28_bw="32" op_29_bw="7" op_30_bw="32" op_31_bw="7" op_32_bw="32" op_33_bw="7" op_34_bw="32" op_35_bw="7" op_36_bw="32" op_37_bw="7" op_38_bw="32" op_39_bw="7" op_40_bw="32" op_41_bw="7" op_42_bw="32" op_43_bw="7" op_44_bw="32" op_45_bw="7" op_46_bw="32" op_47_bw="7" op_48_bw="32" op_49_bw="7" op_50_bw="32" op_51_bw="7" op_52_bw="32" op_53_bw="7" op_54_bw="32" op_55_bw="7" op_56_bw="32" op_57_bw="7" op_58_bw="32" op_59_bw="7" op_60_bw="32" op_61_bw="7" op_62_bw="32" op_63_bw="7" op_64_bw="32" op_65_bw="32" op_66_bw="7">
<![CDATA[
fpga_resource_hint.for.inc67.103:51 %tw_9_i = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.32float.float.i7, i7 0, i32 -0.0490677, i7 4, i32 -0.14673, i7 8, i32 -0.24298, i7 12, i32 -0.33689, i7 16, i32 -0.427555, i7 20, i32 -0.514103, i7 24, i32 -0.595699, i7 28, i32 -0.671559, i7 32, i32 -0.740951, i7 36, i32 -0.803208, i7 40, i32 -0.857729, i7 44, i32 -0.903989, i7 48, i32 -0.941544, i7 52, i32 -0.970031, i7 56, i32 -0.989177, i7 60, i32 -0.998795, i7 64, i32 -0.998795, i7 68, i32 -0.989177, i7 72, i32 -0.970031, i7 76, i32 -0.941544, i7 80, i32 -0.903989, i7 84, i32 -0.857729, i7 88, i32 -0.803208, i7 92, i32 -0.740951, i7 96, i32 -0.671559, i7 100, i32 -0.595699, i7 104, i32 -0.514103, i7 108, i32 -0.427555, i7 112, i32 -0.33689, i7 116, i32 -0.24298, i7 120, i32 -0.14673, i7 124, i32 -0.0490677, i32 <undef>, i7 %trunc_ln353

]]></Node>
<StgValue><ssdm name="tw_9_i"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32" op_1_bw="7" op_2_bw="32" op_3_bw="7" op_4_bw="32" op_5_bw="7" op_6_bw="32" op_7_bw="7" op_8_bw="32" op_9_bw="7" op_10_bw="32" op_11_bw="7" op_12_bw="32" op_13_bw="7" op_14_bw="32" op_15_bw="7" op_16_bw="32" op_17_bw="7" op_18_bw="32" op_19_bw="7" op_20_bw="32" op_21_bw="7" op_22_bw="32" op_23_bw="7" op_24_bw="32" op_25_bw="7" op_26_bw="32" op_27_bw="7" op_28_bw="32" op_29_bw="7" op_30_bw="32" op_31_bw="7" op_32_bw="32" op_33_bw="7" op_34_bw="32" op_35_bw="7" op_36_bw="32" op_37_bw="7" op_38_bw="32" op_39_bw="7" op_40_bw="32" op_41_bw="7" op_42_bw="32" op_43_bw="7" op_44_bw="32" op_45_bw="7" op_46_bw="32" op_47_bw="7" op_48_bw="32" op_49_bw="7" op_50_bw="32" op_51_bw="7" op_52_bw="32" op_53_bw="7" op_54_bw="32" op_55_bw="7" op_56_bw="32" op_57_bw="7" op_58_bw="32" op_59_bw="7" op_60_bw="32" op_61_bw="7" op_62_bw="32" op_63_bw="7" op_64_bw="32" op_65_bw="32" op_66_bw="7">
<![CDATA[
fpga_resource_hint.for.inc67.103:52 %tw_5 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.32float.float.i7, i7 0, i32 -0.0735646, i7 4, i32 -0.170962, i7 8, i32 -0.266713, i7 12, i32 -0.359895, i7 16, i32 -0.449611, i7 20, i32 -0.534998, i7 24, i32 -0.615232, i7 28, i32 -0.689541, i7 32, i32 -0.757209, i7 36, i32 -0.817585, i7 40, i32 -0.870087, i7 44, i32 -0.91421, i7 48, i32 -0.949528, i7 52, i32 -0.975702, i7 56, i32 -0.99248, i7 60, i32 -0.999699, i7 64, i32 -0.99729, i7 68, i32 -0.985278, i7 72, i32 -0.963776, i7 76, i32 -0.932993, i7 80, i32 -0.893224, i7 84, i32 -0.844854, i7 88, i32 -0.788346, i7 92, i32 -0.724247, i7 96, i32 -0.653173, i7 100, i32 -0.575808, i7 104, i32 -0.492898, i7 108, i32 -0.405241, i7 112, i32 -0.313682, i7 116, i32 -0.219101, i7 120, i32 -0.122411, i7 124, i32 -0.0245412, i32 <undef>, i7 %trunc_ln353

]]></Node>
<StgValue><ssdm name="tw_5"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc67.103:53 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_3_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_0_3, i64 0, i64 %zext_ln363

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_3_addr"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc67.103:54 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_3_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_1_3, i64 0, i64 %zext_ln363

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_3_addr"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc67.103:55 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_3_addr_1 = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_0_3, i64 0, i64 %zext_ln7

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_3_addr_1"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc67.103:56 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_3_addr_1 = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_1_3, i64 0, i64 %zext_ln7

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_3_addr_1"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc67.103:57 %muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_1_load = muxlogic i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_1_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_1_load"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc67.103:58 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_1_load = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_1_addr

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_1_load"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc67.103:59 %muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_1_load_1 = muxlogic i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_1_addr_1

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_1_load_1"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc67.103:60 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_1_load_1 = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_1_addr_1

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_1_load_1"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc67.103:61 %muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_2_load = muxlogic i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_2_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_2_load"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc67.103:62 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_2_load = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_2_addr

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_2_load"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc67.103:63 %muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_2_load_1 = muxlogic i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_2_addr_1

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_2_load_1"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc67.103:64 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_2_load_1 = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_2_addr_1

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_2_load_1"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc67.103:65 %muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_3_load = muxlogic i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_3_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_3_load"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc67.103:66 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_3_load = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_3_addr

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_3_load"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc67.103:67 %muxLogicRAMAddr_to_d1_4 = muxlogic i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_3_addr_1

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_d1_4"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc67.103:68 %d1_4 = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_3_addr_1

]]></Node>
<StgValue><ssdm name="d1_4"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc67.103:69 %muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_1_load = muxlogic i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_1_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_1_load"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc67.103:70 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_1_load = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_1_addr

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_1_load"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc67.103:71 %muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_1_load_1 = muxlogic i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_1_addr_1

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_1_load_1"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc67.103:72 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_1_load_1 = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_1_addr_1

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_1_load_1"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc67.103:105 %muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_2_load = muxlogic i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_2_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_2_load"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc67.103:106 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_2_load = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_2_addr

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_2_load"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc67.103:107 %muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_2_load_1 = muxlogic i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_2_addr_1

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_2_load_1"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc67.103:108 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_2_load_1 = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_2_addr_1

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_2_load_1"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="32" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc67.103:141 %muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_3_load = muxlogic i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_3_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_3_load"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc67.103:142 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_3_load = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_3_addr

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_3_load"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="32" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc67.103:143 %muxLogicRAMAddr_to_d1_5 = muxlogic i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_3_addr_1

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_d1_5"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="32" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc67.103:144 %d1_5 = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_3_addr_1

]]></Node>
<StgValue><ssdm name="d1_5"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc67.103:241 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %k, i32 7

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_hint.for.inc67.103:242 %store_ln353 = store i8 %k, i8 %k189

]]></Node>
<StgValue><ssdm name="store_ln353"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
fpga_resource_hint.for.inc67.103:243 %br_ln353 = br i1 %tmp, void %fpga_resource_hint.for.body38.106, void %FFT_stage_spatial_unroll<8>.exit

]]></Node>
<StgValue><ssdm name="br_ln353"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="82" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
fpga_resource_hint.for.body38.106:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_73

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
fpga_resource_hint.for.body38.106:3 %speclooptripcount_ln353 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln353"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body38.106:4 %specloopname_ln353 = specloopname void @_ssdm_op_SpecLoopName, void @empty_69

]]></Node>
<StgValue><ssdm name="specloopname_ln353"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="64" op_6_bw="64" op_7_bw="64" op_8_bw="32" op_9_bw="0">
<![CDATA[
fpga_resource_hint.for.body38.106:5 %specperformance_ln356 = specperformance void @_ssdm_op_SpecPerformance, i32 1, i64 32, i64 0, i64 0, i64 0, i64 0, i64 0, i32 0, void @empty_73

]]></Node>
<StgValue><ssdm name="specperformance_ln356"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body38.106:6 %rbegin_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_110

]]></Node>
<StgValue><ssdm name="rbegin_i"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body38.106:8 %rend_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_110, i32 %rbegin_i

]]></Node>
<StgValue><ssdm name="rend_i"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.body38.106:18 %d0 = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_0_addr

]]></Node>
<StgValue><ssdm name="d0"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.body38.106:20 %d0_2 = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_0_addr

]]></Node>
<StgValue><ssdm name="d0_2"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.body38.106:24 %d1 = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_0_addr_1

]]></Node>
<StgValue><ssdm name="d1"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.body38.106:26 %d1_3 = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_0_addr_1

]]></Node>
<StgValue><ssdm name="d1_3"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0" op_4_bw="7" op_5_bw="0">
<![CDATA[
fpga_resource_hint.for.body38.106:27 %switch_ln13 = switch i7 %trunc_ln353, void %fpga_resource_hint.if.then4.i.105, i7 64, void %if.then.i.i, i7 0, void %fpga_resource_hint.for.inc67.103

]]></Node>
<StgValue><ssdm name="switch_ln13"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln353" val="!64"/>
<literal name="trunc_ln353" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.if.then4.i.105:0 %muxLogicI0_to_bd = muxlogic i32 %d1_3

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_bd"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln353" val="!64"/>
<literal name="trunc_ln353" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.if.then4.i.105:1 %muxLogicI1_to_bd = muxlogic i32 %tw_3

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_bd"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="1">
<core>FMul_primitivedsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln353" val="!64"/>
<literal name="trunc_ln353" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.if.then4.i.105:2 %bd = fmul i32 %d1_3, i32 %tw_3

]]></Node>
<StgValue><ssdm name="bd"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln353" val="!64"/>
<literal name="trunc_ln353" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.if.then4.i.105:3 %muxLogicI0_to_bc = muxlogic i32 %d1_3

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_bc"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln353" val="!64"/>
<literal name="trunc_ln353" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.if.then4.i.105:4 %muxLogicI1_to_bc = muxlogic i32 %tw

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_bc"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="1">
<core>FMul_primitivedsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln353" val="!64"/>
<literal name="trunc_ln353" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.if.then4.i.105:5 %bc = fmul i32 %d1_3, i32 %tw

]]></Node>
<StgValue><ssdm name="bc"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc67.103:58 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_1_load = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_1_addr

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_1_load"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc67.103:60 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_1_load_1 = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_1_addr_1

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_1_load_1"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc67.103:62 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_2_load = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_2_addr

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_2_load"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc67.103:64 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_2_load_1 = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_2_addr_1

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_2_load_1"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc67.103:66 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_3_load = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_3_addr

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_3_load"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc67.103:68 %d1_4 = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_3_addr_1

]]></Node>
<StgValue><ssdm name="d1_4"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc67.103:70 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_1_load = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_1_addr

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_1_load"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc67.103:72 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_1_load_1 = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_1_addr_1

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_1_load_1"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc67.103:73 %muxLogicI0_to_bd_1_i = muxlogic i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_1_load_1

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_bd_1_i"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc67.103:74 %muxLogicI1_to_bd_1_i = muxlogic i32 %tw_7_i

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_bd_1_i"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="1" lat="1">
<core>FMul_primitivedsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc67.103:75 %bd_1_i = fmul i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_1_load_1, i32 %tw_7_i

]]></Node>
<StgValue><ssdm name="bd_1_i"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc67.103:76 %muxLogicI0_to_bc_1_i = muxlogic i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_1_load_1

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_bc_1_i"/></StgValue>
</operation>

<operation id="111" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc67.103:77 %muxLogicI1_to_bc_1_i = muxlogic i32 %tw_6_i

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_bc_1_i"/></StgValue>
</operation>

<operation id="112" st_id="2" stage="1" lat="1">
<core>FMul_primitivedsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc67.103:78 %bc_1_i = fmul i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_1_load_1, i32 %tw_6_i

]]></Node>
<StgValue><ssdm name="bc_1_i"/></StgValue>
</operation>

<operation id="113" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc67.103:106 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_2_load = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_2_addr

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_2_load"/></StgValue>
</operation>

<operation id="114" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc67.103:108 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_2_load_1 = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_2_addr_1

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_2_load_1"/></StgValue>
</operation>

<operation id="115" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc67.103:109 %muxLogicI0_to_bd_2_i = muxlogic i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_2_load_1

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_bd_2_i"/></StgValue>
</operation>

<operation id="116" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc67.103:110 %muxLogicI1_to_bd_2_i = muxlogic i32 %tw_9_i

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_bd_2_i"/></StgValue>
</operation>

<operation id="117" st_id="2" stage="1" lat="1">
<core>FMul_primitivedsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc67.103:111 %bd_2_i = fmul i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_2_load_1, i32 %tw_9_i

]]></Node>
<StgValue><ssdm name="bd_2_i"/></StgValue>
</operation>

<operation id="118" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc67.103:112 %muxLogicI0_to_bc_2_i = muxlogic i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_2_load_1

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_bc_2_i"/></StgValue>
</operation>

<operation id="119" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc67.103:113 %muxLogicI1_to_bc_2_i = muxlogic i32 %tw_8_i

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_bc_2_i"/></StgValue>
</operation>

<operation id="120" st_id="2" stage="1" lat="1">
<core>FMul_primitivedsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc67.103:114 %bc_2_i = fmul i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_2_load_1, i32 %tw_8_i

]]></Node>
<StgValue><ssdm name="bc_2_i"/></StgValue>
</operation>

<operation id="121" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc67.103:142 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_3_load = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_3_addr

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_3_load"/></StgValue>
</operation>

<operation id="122" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="32" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc67.103:144 %d1_5 = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_3_addr_1

]]></Node>
<StgValue><ssdm name="d1_5"/></StgValue>
</operation>

<operation id="123" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc67.103:145 %muxLogicI0_to_bd_1 = muxlogic i32 %d1_5

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_bd_1"/></StgValue>
</operation>

<operation id="124" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc67.103:146 %muxLogicI1_to_bd_1 = muxlogic i32 %tw_5

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_bd_1"/></StgValue>
</operation>

<operation id="125" st_id="2" stage="1" lat="1">
<core>FMul_primitivedsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc67.103:147 %bd_1 = fmul i32 %d1_5, i32 %tw_5

]]></Node>
<StgValue><ssdm name="bd_1"/></StgValue>
</operation>

<operation id="126" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc67.103:148 %muxLogicI0_to_bc_1 = muxlogic i32 %d1_5

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_bc_1"/></StgValue>
</operation>

<operation id="127" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc67.103:149 %muxLogicI1_to_bc_1 = muxlogic i32 %tw_4

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_bc_1"/></StgValue>
</operation>

<operation id="128" st_id="2" stage="1" lat="1">
<core>FMul_primitivedsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc67.103:150 %bc_1 = fmul i32 %d1_5, i32 %tw_4

]]></Node>
<StgValue><ssdm name="bc_1"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="129" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln353" val="-64"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32">
<![CDATA[
if.then.i.i:0 %bitcast_ln16 = bitcast i32 %d1

]]></Node>
<StgValue><ssdm name="bitcast_ln16"/></StgValue>
</operation>

<operation id="130" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln353" val="-64"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
if.then.i.i:1 %bit_sel = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %bitcast_ln16, i32 31

]]></Node>
<StgValue><ssdm name="bit_sel"/></StgValue>
</operation>

<operation id="131" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln353" val="-64"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then.i.i:2 %xor_ln16 = xor i1 %bit_sel, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln16"/></StgValue>
</operation>

<operation id="132" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln353" val="-64"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="31" op_0_bw="32">
<![CDATA[
if.then.i.i:3 %trunc_ln16 = trunc i32 %bitcast_ln16

]]></Node>
<StgValue><ssdm name="trunc_ln16"/></StgValue>
</operation>

<operation id="133" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln353" val="-64"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="1" op_2_bw="31">
<![CDATA[
if.then.i.i:4 %xor_ln = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i1.i31, i1 %xor_ln16, i31 %trunc_ln16

]]></Node>
<StgValue><ssdm name="xor_ln"/></StgValue>
</operation>

<operation id="134" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln353" val="-64"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32">
<![CDATA[
if.then.i.i:5 %d1_imag_1 = bitcast i32 %xor_ln

]]></Node>
<StgValue><ssdm name="d1_imag_1"/></StgValue>
</operation>

<operation id="135" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln353" val="-64"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0">
<![CDATA[
if.then.i.i:6 %br_ln17 = br void %fpga_resource_hint.for.inc67.103

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="136" st_id="3" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln353" val="!64"/>
<literal name="trunc_ln353" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.if.then4.i.105:7 %muxLogicI0_to_d1_real = muxlogic i32 %d1

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_d1_real"/></StgValue>
</operation>

<operation id="137" st_id="3" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln353" val="!64"/>
<literal name="trunc_ln353" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.if.then4.i.105:8 %muxLogicI1_to_d1_real = muxlogic i32 %tw

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_d1_real"/></StgValue>
</operation>

<operation id="138" st_id="3" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln353" val="!64"/>
<literal name="trunc_ln353" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.if.then4.i.105:9 %muxLogicI2_to_d1_real = muxlogic i32 %bd

]]></Node>
<StgValue><ssdm name="muxLogicI2_to_d1_real"/></StgValue>
</operation>

<operation id="139" st_id="3" stage="1" lat="1">
<core>fma_primitivedsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln353" val="!64"/>
<literal name="trunc_ln353" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.if.then4.i.105:10 %d1_real = fmsub i32 @_ssdm_op_FMSUB, i32 %d1, i32 %tw, i32 %bd

]]></Node>
<StgValue><ssdm name="d1_real"/></StgValue>
</operation>

<operation id="140" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln353" val="!64"/>
<literal name="trunc_ln353" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.if.then4.i.105:11 %specfucore_ln19 = specfucore void @_ssdm_op_SpecFUCore, i32 %d1_real, i64 11, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln19"/></StgValue>
</operation>

<operation id="141" st_id="3" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln353" val="!64"/>
<literal name="trunc_ln353" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.if.then4.i.105:14 %muxLogicI0_to_d1_imag = muxlogic i32 %d1

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_d1_imag"/></StgValue>
</operation>

<operation id="142" st_id="3" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln353" val="!64"/>
<literal name="trunc_ln353" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.if.then4.i.105:15 %muxLogicI1_to_d1_imag = muxlogic i32 %tw_3

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_d1_imag"/></StgValue>
</operation>

<operation id="143" st_id="3" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln353" val="!64"/>
<literal name="trunc_ln353" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.if.then4.i.105:16 %muxLogicI2_to_d1_imag = muxlogic i32 %bc

]]></Node>
<StgValue><ssdm name="muxLogicI2_to_d1_imag"/></StgValue>
</operation>

<operation id="144" st_id="3" stage="1" lat="1">
<core>fma_primitivedsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln353" val="!64"/>
<literal name="trunc_ln353" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.if.then4.i.105:17 %d1_imag = fmadd i32 @_ssdm_op_FMADD, i32 %d1, i32 %tw_3, i32 %bc

]]></Node>
<StgValue><ssdm name="d1_imag"/></StgValue>
</operation>

<operation id="145" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln353" val="!64"/>
<literal name="trunc_ln353" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.if.then4.i.105:18 %specfucore_ln20 = specfucore void @_ssdm_op_SpecFUCore, i32 %d1_imag, i64 9, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln20"/></StgValue>
</operation>

<operation id="146" st_id="3" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc67.103:79 %muxLogicI0_to_d1_real_3_i = muxlogic i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_1_load_1

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_d1_real_3_i"/></StgValue>
</operation>

<operation id="147" st_id="3" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc67.103:80 %muxLogicI1_to_d1_real_3_i = muxlogic i32 %tw_6_i

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_d1_real_3_i"/></StgValue>
</operation>

<operation id="148" st_id="3" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc67.103:81 %muxLogicI2_to_d1_real_3_i = muxlogic i32 %bd_1_i

]]></Node>
<StgValue><ssdm name="muxLogicI2_to_d1_real_3_i"/></StgValue>
</operation>

<operation id="149" st_id="3" stage="1" lat="1">
<core>fma_primitivedsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.inc67.103:82 %d1_real_3_i = fmsub i32 @_ssdm_op_FMSUB, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_1_load_1, i32 %tw_6_i, i32 %bd_1_i

]]></Node>
<StgValue><ssdm name="d1_real_3_i"/></StgValue>
</operation>

<operation id="150" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc67.103:83 %specfucore_ln19 = specfucore void @_ssdm_op_SpecFUCore, i32 %d1_real_3_i, i64 11, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln19"/></StgValue>
</operation>

<operation id="151" st_id="3" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc67.103:84 %muxLogicI0_to_d1_imag_3_i = muxlogic i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_1_load_1

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_d1_imag_3_i"/></StgValue>
</operation>

<operation id="152" st_id="3" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc67.103:85 %muxLogicI1_to_d1_imag_3_i = muxlogic i32 %tw_7_i

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_d1_imag_3_i"/></StgValue>
</operation>

<operation id="153" st_id="3" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc67.103:86 %muxLogicI2_to_d1_imag_3_i = muxlogic i32 %bc_1_i

]]></Node>
<StgValue><ssdm name="muxLogicI2_to_d1_imag_3_i"/></StgValue>
</operation>

<operation id="154" st_id="3" stage="1" lat="1">
<core>fma_primitivedsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.inc67.103:87 %d1_imag_3_i = fmadd i32 @_ssdm_op_FMADD, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_1_load_1, i32 %tw_7_i, i32 %bc_1_i

]]></Node>
<StgValue><ssdm name="d1_imag_3_i"/></StgValue>
</operation>

<operation id="155" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc67.103:88 %specfucore_ln20 = specfucore void @_ssdm_op_SpecFUCore, i32 %d1_imag_3_i, i64 9, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln20"/></StgValue>
</operation>

<operation id="156" st_id="3" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc67.103:115 %muxLogicI0_to_d1_real_4_i = muxlogic i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_2_load_1

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_d1_real_4_i"/></StgValue>
</operation>

<operation id="157" st_id="3" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc67.103:116 %muxLogicI1_to_d1_real_4_i = muxlogic i32 %tw_8_i

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_d1_real_4_i"/></StgValue>
</operation>

<operation id="158" st_id="3" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc67.103:117 %muxLogicI2_to_d1_real_4_i = muxlogic i32 %bd_2_i

]]></Node>
<StgValue><ssdm name="muxLogicI2_to_d1_real_4_i"/></StgValue>
</operation>

<operation id="159" st_id="3" stage="1" lat="1">
<core>fma_primitivedsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.inc67.103:118 %d1_real_4_i = fmsub i32 @_ssdm_op_FMSUB, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_2_load_1, i32 %tw_8_i, i32 %bd_2_i

]]></Node>
<StgValue><ssdm name="d1_real_4_i"/></StgValue>
</operation>

<operation id="160" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc67.103:119 %specfucore_ln19 = specfucore void @_ssdm_op_SpecFUCore, i32 %d1_real_4_i, i64 11, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln19"/></StgValue>
</operation>

<operation id="161" st_id="3" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc67.103:120 %muxLogicI0_to_d1_imag_4_i = muxlogic i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_2_load_1

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_d1_imag_4_i"/></StgValue>
</operation>

<operation id="162" st_id="3" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc67.103:121 %muxLogicI1_to_d1_imag_4_i = muxlogic i32 %tw_9_i

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_d1_imag_4_i"/></StgValue>
</operation>

<operation id="163" st_id="3" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc67.103:122 %muxLogicI2_to_d1_imag_4_i = muxlogic i32 %bc_2_i

]]></Node>
<StgValue><ssdm name="muxLogicI2_to_d1_imag_4_i"/></StgValue>
</operation>

<operation id="164" st_id="3" stage="1" lat="1">
<core>fma_primitivedsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.inc67.103:123 %d1_imag_4_i = fmadd i32 @_ssdm_op_FMADD, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_2_load_1, i32 %tw_9_i, i32 %bc_2_i

]]></Node>
<StgValue><ssdm name="d1_imag_4_i"/></StgValue>
</operation>

<operation id="165" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc67.103:124 %specfucore_ln20 = specfucore void @_ssdm_op_SpecFUCore, i32 %d1_imag_4_i, i64 9, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln20"/></StgValue>
</operation>

<operation id="166" st_id="3" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc67.103:152 %muxLogicI0_to_d1_real_3 = muxlogic i32 %d1_4

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_d1_real_3"/></StgValue>
</operation>

<operation id="167" st_id="3" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc67.103:153 %muxLogicI1_to_d1_real_3 = muxlogic i32 %tw_4

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_d1_real_3"/></StgValue>
</operation>

<operation id="168" st_id="3" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc67.103:154 %muxLogicI2_to_d1_real_3 = muxlogic i32 %bd_1

]]></Node>
<StgValue><ssdm name="muxLogicI2_to_d1_real_3"/></StgValue>
</operation>

<operation id="169" st_id="3" stage="1" lat="1">
<core>fma_primitivedsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.inc67.103:155 %d1_real_3 = fmsub i32 @_ssdm_op_FMSUB, i32 %d1_4, i32 %tw_4, i32 %bd_1

]]></Node>
<StgValue><ssdm name="d1_real_3"/></StgValue>
</operation>

<operation id="170" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc67.103:156 %specfucore_ln19 = specfucore void @_ssdm_op_SpecFUCore, i32 %d1_real_3, i64 11, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln19"/></StgValue>
</operation>

<operation id="171" st_id="3" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc67.103:159 %muxLogicI0_to_d1_imag_3 = muxlogic i32 %d1_4

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_d1_imag_3"/></StgValue>
</operation>

<operation id="172" st_id="3" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc67.103:160 %muxLogicI1_to_d1_imag_3 = muxlogic i32 %tw_5

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_d1_imag_3"/></StgValue>
</operation>

<operation id="173" st_id="3" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc67.103:161 %muxLogicI2_to_d1_imag_3 = muxlogic i32 %bc_1

]]></Node>
<StgValue><ssdm name="muxLogicI2_to_d1_imag_3"/></StgValue>
</operation>

<operation id="174" st_id="3" stage="1" lat="1">
<core>fma_primitivedsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.inc67.103:162 %d1_imag_3 = fmadd i32 @_ssdm_op_FMADD, i32 %d1_4, i32 %tw_5, i32 %bc_1

]]></Node>
<StgValue><ssdm name="d1_imag_3"/></StgValue>
</operation>

<operation id="175" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc67.103:163 %specfucore_ln20 = specfucore void @_ssdm_op_SpecFUCore, i32 %d1_imag_3, i64 9, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln20"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="176" st_id="4" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln353" val="!64"/>
<literal name="trunc_ln353" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.if.then4.i.105:7 %muxLogicI0_to_d1_real = muxlogic i32 %d1

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_d1_real"/></StgValue>
</operation>

<operation id="177" st_id="4" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln353" val="!64"/>
<literal name="trunc_ln353" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.if.then4.i.105:8 %muxLogicI1_to_d1_real = muxlogic i32 %tw

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_d1_real"/></StgValue>
</operation>

<operation id="178" st_id="4" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln353" val="!64"/>
<literal name="trunc_ln353" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.if.then4.i.105:9 %muxLogicI2_to_d1_real = muxlogic i32 %bd

]]></Node>
<StgValue><ssdm name="muxLogicI2_to_d1_real"/></StgValue>
</operation>

<operation id="179" st_id="4" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln353" val="!64"/>
<literal name="trunc_ln353" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.if.then4.i.105:14 %muxLogicI0_to_d1_imag = muxlogic i32 %d1

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_d1_imag"/></StgValue>
</operation>

<operation id="180" st_id="4" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln353" val="!64"/>
<literal name="trunc_ln353" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.if.then4.i.105:15 %muxLogicI1_to_d1_imag = muxlogic i32 %tw_3

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_d1_imag"/></StgValue>
</operation>

<operation id="181" st_id="4" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln353" val="!64"/>
<literal name="trunc_ln353" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.if.then4.i.105:16 %muxLogicI2_to_d1_imag = muxlogic i32 %bc

]]></Node>
<StgValue><ssdm name="muxLogicI2_to_d1_imag"/></StgValue>
</operation>

<operation id="182" st_id="4" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc67.103:79 %muxLogicI0_to_d1_real_3_i = muxlogic i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_1_load_1

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_d1_real_3_i"/></StgValue>
</operation>

<operation id="183" st_id="4" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc67.103:80 %muxLogicI1_to_d1_real_3_i = muxlogic i32 %tw_6_i

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_d1_real_3_i"/></StgValue>
</operation>

<operation id="184" st_id="4" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc67.103:81 %muxLogicI2_to_d1_real_3_i = muxlogic i32 %bd_1_i

]]></Node>
<StgValue><ssdm name="muxLogicI2_to_d1_real_3_i"/></StgValue>
</operation>

<operation id="185" st_id="4" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc67.103:84 %muxLogicI0_to_d1_imag_3_i = muxlogic i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_1_load_1

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_d1_imag_3_i"/></StgValue>
</operation>

<operation id="186" st_id="4" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc67.103:85 %muxLogicI1_to_d1_imag_3_i = muxlogic i32 %tw_7_i

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_d1_imag_3_i"/></StgValue>
</operation>

<operation id="187" st_id="4" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc67.103:86 %muxLogicI2_to_d1_imag_3_i = muxlogic i32 %bc_1_i

]]></Node>
<StgValue><ssdm name="muxLogicI2_to_d1_imag_3_i"/></StgValue>
</operation>

<operation id="188" st_id="4" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc67.103:115 %muxLogicI0_to_d1_real_4_i = muxlogic i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_2_load_1

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_d1_real_4_i"/></StgValue>
</operation>

<operation id="189" st_id="4" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc67.103:116 %muxLogicI1_to_d1_real_4_i = muxlogic i32 %tw_8_i

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_d1_real_4_i"/></StgValue>
</operation>

<operation id="190" st_id="4" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc67.103:117 %muxLogicI2_to_d1_real_4_i = muxlogic i32 %bd_2_i

]]></Node>
<StgValue><ssdm name="muxLogicI2_to_d1_real_4_i"/></StgValue>
</operation>

<operation id="191" st_id="4" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc67.103:120 %muxLogicI0_to_d1_imag_4_i = muxlogic i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_2_load_1

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_d1_imag_4_i"/></StgValue>
</operation>

<operation id="192" st_id="4" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc67.103:121 %muxLogicI1_to_d1_imag_4_i = muxlogic i32 %tw_9_i

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_d1_imag_4_i"/></StgValue>
</operation>

<operation id="193" st_id="4" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc67.103:122 %muxLogicI2_to_d1_imag_4_i = muxlogic i32 %bc_2_i

]]></Node>
<StgValue><ssdm name="muxLogicI2_to_d1_imag_4_i"/></StgValue>
</operation>

<operation id="194" st_id="4" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc67.103:152 %muxLogicI0_to_d1_real_3 = muxlogic i32 %d1_4

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_d1_real_3"/></StgValue>
</operation>

<operation id="195" st_id="4" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc67.103:153 %muxLogicI1_to_d1_real_3 = muxlogic i32 %tw_4

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_d1_real_3"/></StgValue>
</operation>

<operation id="196" st_id="4" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc67.103:154 %muxLogicI2_to_d1_real_3 = muxlogic i32 %bd_1

]]></Node>
<StgValue><ssdm name="muxLogicI2_to_d1_real_3"/></StgValue>
</operation>

<operation id="197" st_id="4" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc67.103:159 %muxLogicI0_to_d1_imag_3 = muxlogic i32 %d1_4

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_d1_imag_3"/></StgValue>
</operation>

<operation id="198" st_id="4" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc67.103:160 %muxLogicI1_to_d1_imag_3 = muxlogic i32 %tw_5

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_d1_imag_3"/></StgValue>
</operation>

<operation id="199" st_id="4" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc67.103:161 %muxLogicI2_to_d1_imag_3 = muxlogic i32 %bc_1

]]></Node>
<StgValue><ssdm name="muxLogicI2_to_d1_imag_3"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="200" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln353" val="!64"/>
<literal name="trunc_ln353" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.if.then4.i.105:6 %rbegin2_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_109

]]></Node>
<StgValue><ssdm name="rbegin2_i"/></StgValue>
</operation>

<operation id="201" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln353" val="!64"/>
<literal name="trunc_ln353" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.if.then4.i.105:12 %rend24_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_109, i32 %rbegin2_i

]]></Node>
<StgValue><ssdm name="rend24_i"/></StgValue>
</operation>

<operation id="202" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln353" val="!64"/>
<literal name="trunc_ln353" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.if.then4.i.105:13 %rbegin4_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1

]]></Node>
<StgValue><ssdm name="rbegin4_i"/></StgValue>
</operation>

<operation id="203" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln353" val="!64"/>
<literal name="trunc_ln353" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.if.then4.i.105:19 %rend22_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1, i32 %rbegin4_i

]]></Node>
<StgValue><ssdm name="rend22_i"/></StgValue>
</operation>

<operation id="204" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln353" val="!64"/>
<literal name="trunc_ln353" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0">
<![CDATA[
fpga_resource_hint.if.then4.i.105:20 %br_ln30 = br void %fpga_resource_hint.for.inc67.103

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>

<operation id="205" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
fpga_resource_hint.for.inc67.103:0 %d1_real_2 = phi i32 %d1_3, void %if.then.i.i, i32 %d1_real, void %fpga_resource_hint.if.then4.i.105, i32 %d1, void %fpga_resource_hint.for.body38.106

]]></Node>
<StgValue><ssdm name="d1_real_2"/></StgValue>
</operation>

<operation id="206" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
fpga_resource_hint.for.inc67.103:1 %d1_imag_2 = phi i32 %d1_imag_1, void %if.then.i.i, i32 %d1_imag, void %fpga_resource_hint.if.then4.i.105, i32 %d1_3, void %fpga_resource_hint.for.body38.106

]]></Node>
<StgValue><ssdm name="d1_imag_2"/></StgValue>
</operation>

<operation id="207" st_id="5" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc67.103:4 %muxLogicI0_to_d2_real = muxlogic i32 %d0

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_d2_real"/></StgValue>
</operation>

<operation id="208" st_id="5" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc67.103:5 %muxLogicI1_to_d2_real = muxlogic i32 %d1_real_2

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_d2_real"/></StgValue>
</operation>

<operation id="209" st_id="5" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc67.103:10 %muxLogicI0_to_d2_imag = muxlogic i32 %d0_2

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_d2_imag"/></StgValue>
</operation>

<operation id="210" st_id="5" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc67.103:11 %muxLogicI1_to_d2_imag = muxlogic i32 %d1_imag_2

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_d2_imag"/></StgValue>
</operation>

<operation id="211" st_id="5" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc67.103:16 %muxLogicI0_to_d3_real = muxlogic i32 %d0

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_d3_real"/></StgValue>
</operation>

<operation id="212" st_id="5" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc67.103:17 %muxLogicI1_to_d3_real = muxlogic i32 %d1_real_2

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_d3_real"/></StgValue>
</operation>

<operation id="213" st_id="5" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc67.103:22 %muxLogicI0_to_d3_imag = muxlogic i32 %d0_2

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_d3_imag"/></StgValue>
</operation>

<operation id="214" st_id="5" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc67.103:23 %muxLogicI1_to_d3_imag = muxlogic i32 %d1_imag_2

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_d3_imag"/></StgValue>
</operation>

<operation id="215" st_id="5" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc67.103:89 %muxLogicI0_to_d2_real_1_i = muxlogic i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_1_load

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_d2_real_1_i"/></StgValue>
</operation>

<operation id="216" st_id="5" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc67.103:90 %muxLogicI1_to_d2_real_1_i = muxlogic i32 %d1_real_3_i

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_d2_real_1_i"/></StgValue>
</operation>

<operation id="217" st_id="5" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc67.103:93 %muxLogicI0_to_d2_imag_1_i = muxlogic i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_1_load

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_d2_imag_1_i"/></StgValue>
</operation>

<operation id="218" st_id="5" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc67.103:94 %muxLogicI1_to_d2_imag_1_i = muxlogic i32 %d1_imag_3_i

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_d2_imag_1_i"/></StgValue>
</operation>

<operation id="219" st_id="5" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc67.103:97 %muxLogicI0_to_d3_real_1_i = muxlogic i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_1_load

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_d3_real_1_i"/></StgValue>
</operation>

<operation id="220" st_id="5" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc67.103:98 %muxLogicI1_to_d3_real_1_i = muxlogic i32 %d1_real_3_i

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_d3_real_1_i"/></StgValue>
</operation>

<operation id="221" st_id="5" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc67.103:101 %muxLogicI0_to_d3_imag_1_i = muxlogic i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_1_load

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_d3_imag_1_i"/></StgValue>
</operation>

<operation id="222" st_id="5" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc67.103:102 %muxLogicI1_to_d3_imag_1_i = muxlogic i32 %d1_imag_3_i

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_d3_imag_1_i"/></StgValue>
</operation>

<operation id="223" st_id="5" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc67.103:125 %muxLogicI0_to_d2_real_2_i = muxlogic i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_2_load

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_d2_real_2_i"/></StgValue>
</operation>

<operation id="224" st_id="5" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc67.103:126 %muxLogicI1_to_d2_real_2_i = muxlogic i32 %d1_real_4_i

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_d2_real_2_i"/></StgValue>
</operation>

<operation id="225" st_id="5" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc67.103:129 %muxLogicI0_to_d2_imag_2_i = muxlogic i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_2_load

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_d2_imag_2_i"/></StgValue>
</operation>

<operation id="226" st_id="5" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc67.103:130 %muxLogicI1_to_d2_imag_2_i = muxlogic i32 %d1_imag_4_i

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_d2_imag_2_i"/></StgValue>
</operation>

<operation id="227" st_id="5" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc67.103:133 %muxLogicI0_to_d3_real_2_i = muxlogic i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_2_load

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_d3_real_2_i"/></StgValue>
</operation>

<operation id="228" st_id="5" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc67.103:134 %muxLogicI1_to_d3_real_2_i = muxlogic i32 %d1_real_4_i

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_d3_real_2_i"/></StgValue>
</operation>

<operation id="229" st_id="5" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc67.103:137 %muxLogicI0_to_d3_imag_2_i = muxlogic i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_2_load

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_d3_imag_2_i"/></StgValue>
</operation>

<operation id="230" st_id="5" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc67.103:138 %muxLogicI1_to_d3_imag_2_i = muxlogic i32 %d1_imag_4_i

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_d3_imag_2_i"/></StgValue>
</operation>

<operation id="231" st_id="5" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc67.103:166 %muxLogicI0_to_d2_real_1 = muxlogic i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_3_load

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_d2_real_1"/></StgValue>
</operation>

<operation id="232" st_id="5" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc67.103:167 %muxLogicI1_to_d2_real_1 = muxlogic i32 %d1_real_3

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_d2_real_1"/></StgValue>
</operation>

<operation id="233" st_id="5" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc67.103:172 %muxLogicI0_to_d2_imag_1 = muxlogic i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_3_load

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_d2_imag_1"/></StgValue>
</operation>

<operation id="234" st_id="5" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc67.103:173 %muxLogicI1_to_d2_imag_1 = muxlogic i32 %d1_imag_3

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_d2_imag_1"/></StgValue>
</operation>

<operation id="235" st_id="5" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc67.103:178 %muxLogicI0_to_d3_real_1 = muxlogic i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_3_load

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_d3_real_1"/></StgValue>
</operation>

<operation id="236" st_id="5" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc67.103:179 %muxLogicI1_to_d3_real_1 = muxlogic i32 %d1_real_3

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_d3_real_1"/></StgValue>
</operation>

<operation id="237" st_id="5" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc67.103:184 %muxLogicI0_to_d3_imag_1 = muxlogic i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_3_load

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_d3_imag_1"/></StgValue>
</operation>

<operation id="238" st_id="5" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc67.103:185 %muxLogicI1_to_d3_imag_1 = muxlogic i32 %d1_imag_3

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_d3_imag_1"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="239" st_id="6" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc67.103:4 %muxLogicI0_to_d2_real = muxlogic i32 %d0

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_d2_real"/></StgValue>
</operation>

<operation id="240" st_id="6" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc67.103:5 %muxLogicI1_to_d2_real = muxlogic i32 %d1_real_2

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_d2_real"/></StgValue>
</operation>

<operation id="241" st_id="6" stage="4" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc67.103:6 %d2_real = fadd i32 %d0, i32 %d1_real_2

]]></Node>
<StgValue><ssdm name="d2_real"/></StgValue>
</operation>

<operation id="242" st_id="6" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc67.103:10 %muxLogicI0_to_d2_imag = muxlogic i32 %d0_2

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_d2_imag"/></StgValue>
</operation>

<operation id="243" st_id="6" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc67.103:11 %muxLogicI1_to_d2_imag = muxlogic i32 %d1_imag_2

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_d2_imag"/></StgValue>
</operation>

<operation id="244" st_id="6" stage="4" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc67.103:12 %d2_imag = fadd i32 %d0_2, i32 %d1_imag_2

]]></Node>
<StgValue><ssdm name="d2_imag"/></StgValue>
</operation>

<operation id="245" st_id="6" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc67.103:16 %muxLogicI0_to_d3_real = muxlogic i32 %d0

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_d3_real"/></StgValue>
</operation>

<operation id="246" st_id="6" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc67.103:17 %muxLogicI1_to_d3_real = muxlogic i32 %d1_real_2

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_d3_real"/></StgValue>
</operation>

<operation id="247" st_id="6" stage="4" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc67.103:18 %d3_real = fsub i32 %d0, i32 %d1_real_2

]]></Node>
<StgValue><ssdm name="d3_real"/></StgValue>
</operation>

<operation id="248" st_id="6" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc67.103:22 %muxLogicI0_to_d3_imag = muxlogic i32 %d0_2

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_d3_imag"/></StgValue>
</operation>

<operation id="249" st_id="6" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc67.103:23 %muxLogicI1_to_d3_imag = muxlogic i32 %d1_imag_2

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_d3_imag"/></StgValue>
</operation>

<operation id="250" st_id="6" stage="4" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc67.103:24 %d3_imag = fsub i32 %d0_2, i32 %d1_imag_2

]]></Node>
<StgValue><ssdm name="d3_imag"/></StgValue>
</operation>

<operation id="251" st_id="6" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc67.103:89 %muxLogicI0_to_d2_real_1_i = muxlogic i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_1_load

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_d2_real_1_i"/></StgValue>
</operation>

<operation id="252" st_id="6" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc67.103:90 %muxLogicI1_to_d2_real_1_i = muxlogic i32 %d1_real_3_i

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_d2_real_1_i"/></StgValue>
</operation>

<operation id="253" st_id="6" stage="4" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc67.103:91 %d2_real_1_i = fadd i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_1_load, i32 %d1_real_3_i

]]></Node>
<StgValue><ssdm name="d2_real_1_i"/></StgValue>
</operation>

<operation id="254" st_id="6" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc67.103:93 %muxLogicI0_to_d2_imag_1_i = muxlogic i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_1_load

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_d2_imag_1_i"/></StgValue>
</operation>

<operation id="255" st_id="6" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc67.103:94 %muxLogicI1_to_d2_imag_1_i = muxlogic i32 %d1_imag_3_i

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_d2_imag_1_i"/></StgValue>
</operation>

<operation id="256" st_id="6" stage="4" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc67.103:95 %d2_imag_1_i = fadd i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_1_load, i32 %d1_imag_3_i

]]></Node>
<StgValue><ssdm name="d2_imag_1_i"/></StgValue>
</operation>

<operation id="257" st_id="6" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc67.103:97 %muxLogicI0_to_d3_real_1_i = muxlogic i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_1_load

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_d3_real_1_i"/></StgValue>
</operation>

<operation id="258" st_id="6" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc67.103:98 %muxLogicI1_to_d3_real_1_i = muxlogic i32 %d1_real_3_i

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_d3_real_1_i"/></StgValue>
</operation>

<operation id="259" st_id="6" stage="4" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc67.103:99 %d3_real_1_i = fsub i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_1_load, i32 %d1_real_3_i

]]></Node>
<StgValue><ssdm name="d3_real_1_i"/></StgValue>
</operation>

<operation id="260" st_id="6" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc67.103:101 %muxLogicI0_to_d3_imag_1_i = muxlogic i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_1_load

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_d3_imag_1_i"/></StgValue>
</operation>

<operation id="261" st_id="6" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc67.103:102 %muxLogicI1_to_d3_imag_1_i = muxlogic i32 %d1_imag_3_i

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_d3_imag_1_i"/></StgValue>
</operation>

<operation id="262" st_id="6" stage="4" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc67.103:103 %d3_imag_1_i = fsub i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_1_load, i32 %d1_imag_3_i

]]></Node>
<StgValue><ssdm name="d3_imag_1_i"/></StgValue>
</operation>

<operation id="263" st_id="6" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc67.103:125 %muxLogicI0_to_d2_real_2_i = muxlogic i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_2_load

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_d2_real_2_i"/></StgValue>
</operation>

<operation id="264" st_id="6" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc67.103:126 %muxLogicI1_to_d2_real_2_i = muxlogic i32 %d1_real_4_i

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_d2_real_2_i"/></StgValue>
</operation>

<operation id="265" st_id="6" stage="4" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc67.103:127 %d2_real_2_i = fadd i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_2_load, i32 %d1_real_4_i

]]></Node>
<StgValue><ssdm name="d2_real_2_i"/></StgValue>
</operation>

<operation id="266" st_id="6" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc67.103:129 %muxLogicI0_to_d2_imag_2_i = muxlogic i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_2_load

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_d2_imag_2_i"/></StgValue>
</operation>

<operation id="267" st_id="6" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc67.103:130 %muxLogicI1_to_d2_imag_2_i = muxlogic i32 %d1_imag_4_i

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_d2_imag_2_i"/></StgValue>
</operation>

<operation id="268" st_id="6" stage="4" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc67.103:131 %d2_imag_2_i = fadd i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_2_load, i32 %d1_imag_4_i

]]></Node>
<StgValue><ssdm name="d2_imag_2_i"/></StgValue>
</operation>

<operation id="269" st_id="6" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc67.103:133 %muxLogicI0_to_d3_real_2_i = muxlogic i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_2_load

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_d3_real_2_i"/></StgValue>
</operation>

<operation id="270" st_id="6" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc67.103:134 %muxLogicI1_to_d3_real_2_i = muxlogic i32 %d1_real_4_i

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_d3_real_2_i"/></StgValue>
</operation>

<operation id="271" st_id="6" stage="4" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc67.103:135 %d3_real_2_i = fsub i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_2_load, i32 %d1_real_4_i

]]></Node>
<StgValue><ssdm name="d3_real_2_i"/></StgValue>
</operation>

<operation id="272" st_id="6" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc67.103:137 %muxLogicI0_to_d3_imag_2_i = muxlogic i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_2_load

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_d3_imag_2_i"/></StgValue>
</operation>

<operation id="273" st_id="6" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc67.103:138 %muxLogicI1_to_d3_imag_2_i = muxlogic i32 %d1_imag_4_i

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_d3_imag_2_i"/></StgValue>
</operation>

<operation id="274" st_id="6" stage="4" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc67.103:139 %d3_imag_2_i = fsub i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_2_load, i32 %d1_imag_4_i

]]></Node>
<StgValue><ssdm name="d3_imag_2_i"/></StgValue>
</operation>

<operation id="275" st_id="6" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc67.103:166 %muxLogicI0_to_d2_real_1 = muxlogic i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_3_load

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_d2_real_1"/></StgValue>
</operation>

<operation id="276" st_id="6" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc67.103:167 %muxLogicI1_to_d2_real_1 = muxlogic i32 %d1_real_3

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_d2_real_1"/></StgValue>
</operation>

<operation id="277" st_id="6" stage="4" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc67.103:168 %d2_real_1 = fadd i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_3_load, i32 %d1_real_3

]]></Node>
<StgValue><ssdm name="d2_real_1"/></StgValue>
</operation>

<operation id="278" st_id="6" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc67.103:172 %muxLogicI0_to_d2_imag_1 = muxlogic i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_3_load

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_d2_imag_1"/></StgValue>
</operation>

<operation id="279" st_id="6" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc67.103:173 %muxLogicI1_to_d2_imag_1 = muxlogic i32 %d1_imag_3

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_d2_imag_1"/></StgValue>
</operation>

<operation id="280" st_id="6" stage="4" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc67.103:174 %d2_imag_1 = fadd i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_3_load, i32 %d1_imag_3

]]></Node>
<StgValue><ssdm name="d2_imag_1"/></StgValue>
</operation>

<operation id="281" st_id="6" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc67.103:178 %muxLogicI0_to_d3_real_1 = muxlogic i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_3_load

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_d3_real_1"/></StgValue>
</operation>

<operation id="282" st_id="6" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc67.103:179 %muxLogicI1_to_d3_real_1 = muxlogic i32 %d1_real_3

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_d3_real_1"/></StgValue>
</operation>

<operation id="283" st_id="6" stage="4" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc67.103:180 %d3_real_1 = fsub i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_3_load, i32 %d1_real_3

]]></Node>
<StgValue><ssdm name="d3_real_1"/></StgValue>
</operation>

<operation id="284" st_id="6" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc67.103:184 %muxLogicI0_to_d3_imag_1 = muxlogic i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_3_load

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_d3_imag_1"/></StgValue>
</operation>

<operation id="285" st_id="6" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc67.103:185 %muxLogicI1_to_d3_imag_1 = muxlogic i32 %d1_imag_3

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_d3_imag_1"/></StgValue>
</operation>

<operation id="286" st_id="6" stage="4" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc67.103:186 %d3_imag_1 = fsub i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_3_load, i32 %d1_imag_3

]]></Node>
<StgValue><ssdm name="d3_imag_1"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="287" st_id="7" stage="3" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc67.103:6 %d2_real = fadd i32 %d0, i32 %d1_real_2

]]></Node>
<StgValue><ssdm name="d2_real"/></StgValue>
</operation>

<operation id="288" st_id="7" stage="3" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc67.103:12 %d2_imag = fadd i32 %d0_2, i32 %d1_imag_2

]]></Node>
<StgValue><ssdm name="d2_imag"/></StgValue>
</operation>

<operation id="289" st_id="7" stage="3" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc67.103:18 %d3_real = fsub i32 %d0, i32 %d1_real_2

]]></Node>
<StgValue><ssdm name="d3_real"/></StgValue>
</operation>

<operation id="290" st_id="7" stage="3" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc67.103:24 %d3_imag = fsub i32 %d0_2, i32 %d1_imag_2

]]></Node>
<StgValue><ssdm name="d3_imag"/></StgValue>
</operation>

<operation id="291" st_id="7" stage="3" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc67.103:91 %d2_real_1_i = fadd i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_1_load, i32 %d1_real_3_i

]]></Node>
<StgValue><ssdm name="d2_real_1_i"/></StgValue>
</operation>

<operation id="292" st_id="7" stage="3" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc67.103:95 %d2_imag_1_i = fadd i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_1_load, i32 %d1_imag_3_i

]]></Node>
<StgValue><ssdm name="d2_imag_1_i"/></StgValue>
</operation>

<operation id="293" st_id="7" stage="3" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc67.103:99 %d3_real_1_i = fsub i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_1_load, i32 %d1_real_3_i

]]></Node>
<StgValue><ssdm name="d3_real_1_i"/></StgValue>
</operation>

<operation id="294" st_id="7" stage="3" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc67.103:103 %d3_imag_1_i = fsub i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_1_load, i32 %d1_imag_3_i

]]></Node>
<StgValue><ssdm name="d3_imag_1_i"/></StgValue>
</operation>

<operation id="295" st_id="7" stage="3" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc67.103:127 %d2_real_2_i = fadd i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_2_load, i32 %d1_real_4_i

]]></Node>
<StgValue><ssdm name="d2_real_2_i"/></StgValue>
</operation>

<operation id="296" st_id="7" stage="3" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc67.103:131 %d2_imag_2_i = fadd i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_2_load, i32 %d1_imag_4_i

]]></Node>
<StgValue><ssdm name="d2_imag_2_i"/></StgValue>
</operation>

<operation id="297" st_id="7" stage="3" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc67.103:135 %d3_real_2_i = fsub i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_2_load, i32 %d1_real_4_i

]]></Node>
<StgValue><ssdm name="d3_real_2_i"/></StgValue>
</operation>

<operation id="298" st_id="7" stage="3" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc67.103:139 %d3_imag_2_i = fsub i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_2_load, i32 %d1_imag_4_i

]]></Node>
<StgValue><ssdm name="d3_imag_2_i"/></StgValue>
</operation>

<operation id="299" st_id="7" stage="3" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc67.103:168 %d2_real_1 = fadd i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_3_load, i32 %d1_real_3

]]></Node>
<StgValue><ssdm name="d2_real_1"/></StgValue>
</operation>

<operation id="300" st_id="7" stage="3" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc67.103:174 %d2_imag_1 = fadd i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_3_load, i32 %d1_imag_3

]]></Node>
<StgValue><ssdm name="d2_imag_1"/></StgValue>
</operation>

<operation id="301" st_id="7" stage="3" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc67.103:180 %d3_real_1 = fsub i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_3_load, i32 %d1_real_3

]]></Node>
<StgValue><ssdm name="d3_real_1"/></StgValue>
</operation>

<operation id="302" st_id="7" stage="3" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc67.103:186 %d3_imag_1 = fsub i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_3_load, i32 %d1_imag_3

]]></Node>
<StgValue><ssdm name="d3_imag_1"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="303" st_id="8" stage="2" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc67.103:6 %d2_real = fadd i32 %d0, i32 %d1_real_2

]]></Node>
<StgValue><ssdm name="d2_real"/></StgValue>
</operation>

<operation id="304" st_id="8" stage="2" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc67.103:12 %d2_imag = fadd i32 %d0_2, i32 %d1_imag_2

]]></Node>
<StgValue><ssdm name="d2_imag"/></StgValue>
</operation>

<operation id="305" st_id="8" stage="2" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc67.103:18 %d3_real = fsub i32 %d0, i32 %d1_real_2

]]></Node>
<StgValue><ssdm name="d3_real"/></StgValue>
</operation>

<operation id="306" st_id="8" stage="2" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc67.103:24 %d3_imag = fsub i32 %d0_2, i32 %d1_imag_2

]]></Node>
<StgValue><ssdm name="d3_imag"/></StgValue>
</operation>

<operation id="307" st_id="8" stage="2" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc67.103:91 %d2_real_1_i = fadd i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_1_load, i32 %d1_real_3_i

]]></Node>
<StgValue><ssdm name="d2_real_1_i"/></StgValue>
</operation>

<operation id="308" st_id="8" stage="2" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc67.103:95 %d2_imag_1_i = fadd i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_1_load, i32 %d1_imag_3_i

]]></Node>
<StgValue><ssdm name="d2_imag_1_i"/></StgValue>
</operation>

<operation id="309" st_id="8" stage="2" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc67.103:99 %d3_real_1_i = fsub i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_1_load, i32 %d1_real_3_i

]]></Node>
<StgValue><ssdm name="d3_real_1_i"/></StgValue>
</operation>

<operation id="310" st_id="8" stage="2" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc67.103:103 %d3_imag_1_i = fsub i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_1_load, i32 %d1_imag_3_i

]]></Node>
<StgValue><ssdm name="d3_imag_1_i"/></StgValue>
</operation>

<operation id="311" st_id="8" stage="2" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc67.103:127 %d2_real_2_i = fadd i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_2_load, i32 %d1_real_4_i

]]></Node>
<StgValue><ssdm name="d2_real_2_i"/></StgValue>
</operation>

<operation id="312" st_id="8" stage="2" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc67.103:131 %d2_imag_2_i = fadd i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_2_load, i32 %d1_imag_4_i

]]></Node>
<StgValue><ssdm name="d2_imag_2_i"/></StgValue>
</operation>

<operation id="313" st_id="8" stage="2" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc67.103:135 %d3_real_2_i = fsub i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_2_load, i32 %d1_real_4_i

]]></Node>
<StgValue><ssdm name="d3_real_2_i"/></StgValue>
</operation>

<operation id="314" st_id="8" stage="2" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc67.103:139 %d3_imag_2_i = fsub i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_2_load, i32 %d1_imag_4_i

]]></Node>
<StgValue><ssdm name="d3_imag_2_i"/></StgValue>
</operation>

<operation id="315" st_id="8" stage="2" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc67.103:168 %d2_real_1 = fadd i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_3_load, i32 %d1_real_3

]]></Node>
<StgValue><ssdm name="d2_real_1"/></StgValue>
</operation>

<operation id="316" st_id="8" stage="2" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc67.103:174 %d2_imag_1 = fadd i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_3_load, i32 %d1_imag_3

]]></Node>
<StgValue><ssdm name="d2_imag_1"/></StgValue>
</operation>

<operation id="317" st_id="8" stage="2" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc67.103:180 %d3_real_1 = fsub i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_3_load, i32 %d1_real_3

]]></Node>
<StgValue><ssdm name="d3_real_1"/></StgValue>
</operation>

<operation id="318" st_id="8" stage="2" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc67.103:186 %d3_imag_1 = fsub i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_3_load, i32 %d1_imag_3

]]></Node>
<StgValue><ssdm name="d3_imag_1"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="319" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc67.103:3 %rbegin7_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_67

]]></Node>
<StgValue><ssdm name="rbegin7_i"/></StgValue>
</operation>

<operation id="320" st_id="9" stage="1" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc67.103:6 %d2_real = fadd i32 %d0, i32 %d1_real_2

]]></Node>
<StgValue><ssdm name="d2_real"/></StgValue>
</operation>

<operation id="321" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc67.103:7 %specfucore_ln35 = specfucore void @_ssdm_op_SpecFUCore, i32 %d2_real, i64 9, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln35"/></StgValue>
</operation>

<operation id="322" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc67.103:8 %rend8_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_67, i32 %rbegin7_i

]]></Node>
<StgValue><ssdm name="rend8_i"/></StgValue>
</operation>

<operation id="323" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc67.103:9 %rbegin5_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_106

]]></Node>
<StgValue><ssdm name="rbegin5_i"/></StgValue>
</operation>

<operation id="324" st_id="9" stage="1" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc67.103:12 %d2_imag = fadd i32 %d0_2, i32 %d1_imag_2

]]></Node>
<StgValue><ssdm name="d2_imag"/></StgValue>
</operation>

<operation id="325" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc67.103:13 %specfucore_ln36 = specfucore void @_ssdm_op_SpecFUCore, i32 %d2_imag, i64 9, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln36"/></StgValue>
</operation>

<operation id="326" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc67.103:14 %rend6_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_106, i32 %rbegin5_i

]]></Node>
<StgValue><ssdm name="rend6_i"/></StgValue>
</operation>

<operation id="327" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc67.103:15 %rbegin3_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_79

]]></Node>
<StgValue><ssdm name="rbegin3_i"/></StgValue>
</operation>

<operation id="328" st_id="9" stage="1" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc67.103:18 %d3_real = fsub i32 %d0, i32 %d1_real_2

]]></Node>
<StgValue><ssdm name="d3_real"/></StgValue>
</operation>

<operation id="329" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc67.103:19 %specfucore_ln37 = specfucore void @_ssdm_op_SpecFUCore, i32 %d3_real, i64 11, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln37"/></StgValue>
</operation>

<operation id="330" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc67.103:20 %rend4_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_79, i32 %rbegin3_i

]]></Node>
<StgValue><ssdm name="rend4_i"/></StgValue>
</operation>

<operation id="331" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc67.103:21 %rbegin1_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_102

]]></Node>
<StgValue><ssdm name="rbegin1_i"/></StgValue>
</operation>

<operation id="332" st_id="9" stage="1" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc67.103:24 %d3_imag = fsub i32 %d0_2, i32 %d1_imag_2

]]></Node>
<StgValue><ssdm name="d3_imag"/></StgValue>
</operation>

<operation id="333" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc67.103:25 %specfucore_ln38 = specfucore void @_ssdm_op_SpecFUCore, i32 %d3_imag, i64 11, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln38"/></StgValue>
</operation>

<operation id="334" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc67.103:26 %rend2_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_102, i32 %rbegin1_i

]]></Node>
<StgValue><ssdm name="rend2_i"/></StgValue>
</operation>

<operation id="335" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc67.103:27 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_6_0_0_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_6_0_0, i64 0, i64 %zext_ln363

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_6_0_0_addr"/></StgValue>
</operation>

<operation id="336" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc67.103:28 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_6_1_0_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_6_1_0, i64 0, i64 %zext_ln363

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_6_1_0_addr"/></StgValue>
</operation>

<operation id="337" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc67.103:29 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_6_0_0_addr_2 = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_6_0_0, i64 0, i64 %zext_ln7

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_6_0_0_addr_2"/></StgValue>
</operation>

<operation id="338" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc67.103:30 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_6_1_0_addr_2 = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_6_1_0, i64 0, i64 %zext_ln7

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_6_1_0_addr_2"/></StgValue>
</operation>

<operation id="339" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc67.103:35 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_6_0_1_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_6_0_1, i64 0, i64 %zext_ln363

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_6_0_1_addr"/></StgValue>
</operation>

<operation id="340" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc67.103:36 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_6_1_1_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_6_1_1, i64 0, i64 %zext_ln363

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_6_1_1_addr"/></StgValue>
</operation>

<operation id="341" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc67.103:37 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_6_0_1_addr_2 = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_6_0_1, i64 0, i64 %zext_ln7

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_6_0_1_addr_2"/></StgValue>
</operation>

<operation id="342" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc67.103:38 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_6_1_1_addr_2 = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_6_1_1, i64 0, i64 %zext_ln7

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_6_1_1_addr_2"/></StgValue>
</operation>

<operation id="343" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc67.103:43 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_6_0_2_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_6_0_2, i64 0, i64 %zext_ln363

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_6_0_2_addr"/></StgValue>
</operation>

<operation id="344" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc67.103:44 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_6_1_2_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_6_1_2, i64 0, i64 %zext_ln363

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_6_1_2_addr"/></StgValue>
</operation>

<operation id="345" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc67.103:45 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_6_0_2_addr_2 = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_6_0_2, i64 0, i64 %zext_ln7

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_6_0_2_addr_2"/></StgValue>
</operation>

<operation id="346" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc67.103:46 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_6_1_2_addr_2 = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_6_1_2, i64 0, i64 %zext_ln7

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_6_1_2_addr_2"/></StgValue>
</operation>

<operation id="347" st_id="9" stage="1" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc67.103:91 %d2_real_1_i = fadd i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_1_load, i32 %d1_real_3_i

]]></Node>
<StgValue><ssdm name="d2_real_1_i"/></StgValue>
</operation>

<operation id="348" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc67.103:92 %specfucore_ln35 = specfucore void @_ssdm_op_SpecFUCore, i32 %d2_real_1_i, i64 9, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln35"/></StgValue>
</operation>

<operation id="349" st_id="9" stage="1" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc67.103:95 %d2_imag_1_i = fadd i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_1_load, i32 %d1_imag_3_i

]]></Node>
<StgValue><ssdm name="d2_imag_1_i"/></StgValue>
</operation>

<operation id="350" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc67.103:96 %specfucore_ln36 = specfucore void @_ssdm_op_SpecFUCore, i32 %d2_imag_1_i, i64 9, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln36"/></StgValue>
</operation>

<operation id="351" st_id="9" stage="1" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc67.103:99 %d3_real_1_i = fsub i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_1_load, i32 %d1_real_3_i

]]></Node>
<StgValue><ssdm name="d3_real_1_i"/></StgValue>
</operation>

<operation id="352" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc67.103:100 %specfucore_ln37 = specfucore void @_ssdm_op_SpecFUCore, i32 %d3_real_1_i, i64 11, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln37"/></StgValue>
</operation>

<operation id="353" st_id="9" stage="1" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc67.103:103 %d3_imag_1_i = fsub i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_1_load, i32 %d1_imag_3_i

]]></Node>
<StgValue><ssdm name="d3_imag_1_i"/></StgValue>
</operation>

<operation id="354" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc67.103:104 %specfucore_ln38 = specfucore void @_ssdm_op_SpecFUCore, i32 %d3_imag_1_i, i64 11, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln38"/></StgValue>
</operation>

<operation id="355" st_id="9" stage="1" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc67.103:127 %d2_real_2_i = fadd i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_2_load, i32 %d1_real_4_i

]]></Node>
<StgValue><ssdm name="d2_real_2_i"/></StgValue>
</operation>

<operation id="356" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc67.103:128 %specfucore_ln35 = specfucore void @_ssdm_op_SpecFUCore, i32 %d2_real_2_i, i64 9, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln35"/></StgValue>
</operation>

<operation id="357" st_id="9" stage="1" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc67.103:131 %d2_imag_2_i = fadd i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_2_load, i32 %d1_imag_4_i

]]></Node>
<StgValue><ssdm name="d2_imag_2_i"/></StgValue>
</operation>

<operation id="358" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc67.103:132 %specfucore_ln36 = specfucore void @_ssdm_op_SpecFUCore, i32 %d2_imag_2_i, i64 9, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln36"/></StgValue>
</operation>

<operation id="359" st_id="9" stage="1" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc67.103:135 %d3_real_2_i = fsub i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_2_load, i32 %d1_real_4_i

]]></Node>
<StgValue><ssdm name="d3_real_2_i"/></StgValue>
</operation>

<operation id="360" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc67.103:136 %specfucore_ln37 = specfucore void @_ssdm_op_SpecFUCore, i32 %d3_real_2_i, i64 11, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln37"/></StgValue>
</operation>

<operation id="361" st_id="9" stage="1" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc67.103:139 %d3_imag_2_i = fsub i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_2_load, i32 %d1_imag_4_i

]]></Node>
<StgValue><ssdm name="d3_imag_2_i"/></StgValue>
</operation>

<operation id="362" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc67.103:140 %specfucore_ln38 = specfucore void @_ssdm_op_SpecFUCore, i32 %d3_imag_2_i, i64 11, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln38"/></StgValue>
</operation>

<operation id="363" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc67.103:151 %rbegin6_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_54

]]></Node>
<StgValue><ssdm name="rbegin6_i"/></StgValue>
</operation>

<operation id="364" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc67.103:157 %rend20_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_54, i32 %rbegin6_i

]]></Node>
<StgValue><ssdm name="rend20_i"/></StgValue>
</operation>

<operation id="365" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc67.103:158 %rbegin8_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_101

]]></Node>
<StgValue><ssdm name="rbegin8_i"/></StgValue>
</operation>

<operation id="366" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc67.103:164 %rend18_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_101, i32 %rbegin8_i

]]></Node>
<StgValue><ssdm name="rend18_i"/></StgValue>
</operation>

<operation id="367" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc67.103:165 %rbegin10_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_113

]]></Node>
<StgValue><ssdm name="rbegin10_i"/></StgValue>
</operation>

<operation id="368" st_id="9" stage="1" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc67.103:168 %d2_real_1 = fadd i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_3_load, i32 %d1_real_3

]]></Node>
<StgValue><ssdm name="d2_real_1"/></StgValue>
</operation>

<operation id="369" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc67.103:169 %specfucore_ln35 = specfucore void @_ssdm_op_SpecFUCore, i32 %d2_real_1, i64 9, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln35"/></StgValue>
</operation>

<operation id="370" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc67.103:170 %rend16_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_113, i32 %rbegin10_i

]]></Node>
<StgValue><ssdm name="rend16_i"/></StgValue>
</operation>

<operation id="371" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc67.103:171 %rbegin12_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_112

]]></Node>
<StgValue><ssdm name="rbegin12_i"/></StgValue>
</operation>

<operation id="372" st_id="9" stage="1" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc67.103:174 %d2_imag_1 = fadd i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_3_load, i32 %d1_imag_3

]]></Node>
<StgValue><ssdm name="d2_imag_1"/></StgValue>
</operation>

<operation id="373" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc67.103:175 %specfucore_ln36 = specfucore void @_ssdm_op_SpecFUCore, i32 %d2_imag_1, i64 9, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln36"/></StgValue>
</operation>

<operation id="374" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc67.103:176 %rend14_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_112, i32 %rbegin12_i

]]></Node>
<StgValue><ssdm name="rend14_i"/></StgValue>
</operation>

<operation id="375" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc67.103:177 %rbegin11_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_111

]]></Node>
<StgValue><ssdm name="rbegin11_i"/></StgValue>
</operation>

<operation id="376" st_id="9" stage="1" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc67.103:180 %d3_real_1 = fsub i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_3_load, i32 %d1_real_3

]]></Node>
<StgValue><ssdm name="d3_real_1"/></StgValue>
</operation>

<operation id="377" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc67.103:181 %specfucore_ln37 = specfucore void @_ssdm_op_SpecFUCore, i32 %d3_real_1, i64 11, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln37"/></StgValue>
</operation>

<operation id="378" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc67.103:182 %rend12_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_111, i32 %rbegin11_i

]]></Node>
<StgValue><ssdm name="rend12_i"/></StgValue>
</operation>

<operation id="379" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc67.103:183 %rbegin9_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_72

]]></Node>
<StgValue><ssdm name="rbegin9_i"/></StgValue>
</operation>

<operation id="380" st_id="9" stage="1" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc67.103:186 %d3_imag_1 = fsub i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_3_load, i32 %d1_imag_3

]]></Node>
<StgValue><ssdm name="d3_imag_1"/></StgValue>
</operation>

<operation id="381" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc67.103:187 %specfucore_ln38 = specfucore void @_ssdm_op_SpecFUCore, i32 %d3_imag_1, i64 11, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln38"/></StgValue>
</operation>

<operation id="382" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc67.103:188 %rend10_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_72, i32 %rbegin9_i

]]></Node>
<StgValue><ssdm name="rend10_i"/></StgValue>
</operation>

<operation id="383" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc67.103:189 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_6_0_3_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_6_0_3, i64 0, i64 %zext_ln363

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_6_0_3_addr"/></StgValue>
</operation>

<operation id="384" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc67.103:190 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_6_1_3_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_6_1_3, i64 0, i64 %zext_ln363

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_6_1_3_addr"/></StgValue>
</operation>

<operation id="385" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc67.103:191 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_6_0_3_addr_2 = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_6_0_3, i64 0, i64 %zext_ln7

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_6_0_3_addr_2"/></StgValue>
</operation>

<operation id="386" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc67.103:192 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_6_1_3_addr_2 = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_6_1_3, i64 0, i64 %zext_ln7

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_6_1_3_addr_2"/></StgValue>
</operation>

<operation id="387" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="0" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc67.103:193 %muxLogicRAMData_to_store_ln46 = muxlogic i32 %d2_real

]]></Node>
<StgValue><ssdm name="muxLogicRAMData_to_store_ln46"/></StgValue>
</operation>

<operation id="388" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="0" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc67.103:194 %muxLogicRAMAddr_to_store_ln46 = muxlogic i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_6_0_0_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_store_ln46"/></StgValue>
</operation>

<operation id="389" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
fpga_resource_hint.for.inc67.103:195 %store_ln46 = store i32 %d2_real, i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_6_0_0_addr

]]></Node>
<StgValue><ssdm name="store_ln46"/></StgValue>
</operation>

<operation id="390" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="0" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc67.103:196 %muxLogicRAMData_to_store_ln47 = muxlogic i32 %d3_real

]]></Node>
<StgValue><ssdm name="muxLogicRAMData_to_store_ln47"/></StgValue>
</operation>

<operation id="391" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="0" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc67.103:197 %muxLogicRAMAddr_to_store_ln47 = muxlogic i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_6_0_0_addr_2

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_store_ln47"/></StgValue>
</operation>

<operation id="392" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
fpga_resource_hint.for.inc67.103:198 %store_ln47 = store i32 %d3_real, i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_6_0_0_addr_2

]]></Node>
<StgValue><ssdm name="store_ln47"/></StgValue>
</operation>

<operation id="393" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="0" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc67.103:199 %muxLogicRAMData_to_store_ln46 = muxlogic i32 %d2_real_1_i

]]></Node>
<StgValue><ssdm name="muxLogicRAMData_to_store_ln46"/></StgValue>
</operation>

<operation id="394" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="0" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc67.103:200 %muxLogicRAMAddr_to_store_ln46 = muxlogic i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_6_0_1_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_store_ln46"/></StgValue>
</operation>

<operation id="395" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
fpga_resource_hint.for.inc67.103:201 %store_ln46 = store i32 %d2_real_1_i, i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_6_0_1_addr

]]></Node>
<StgValue><ssdm name="store_ln46"/></StgValue>
</operation>

<operation id="396" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="0" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc67.103:202 %muxLogicRAMData_to_store_ln47 = muxlogic i32 %d3_real_1_i

]]></Node>
<StgValue><ssdm name="muxLogicRAMData_to_store_ln47"/></StgValue>
</operation>

<operation id="397" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="0" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc67.103:203 %muxLogicRAMAddr_to_store_ln47 = muxlogic i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_6_0_1_addr_2

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_store_ln47"/></StgValue>
</operation>

<operation id="398" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
fpga_resource_hint.for.inc67.103:204 %store_ln47 = store i32 %d3_real_1_i, i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_6_0_1_addr_2

]]></Node>
<StgValue><ssdm name="store_ln47"/></StgValue>
</operation>

<operation id="399" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="0" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc67.103:205 %muxLogicRAMData_to_store_ln46 = muxlogic i32 %d2_real_2_i

]]></Node>
<StgValue><ssdm name="muxLogicRAMData_to_store_ln46"/></StgValue>
</operation>

<operation id="400" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="0" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc67.103:206 %muxLogicRAMAddr_to_store_ln46 = muxlogic i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_6_0_2_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_store_ln46"/></StgValue>
</operation>

<operation id="401" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
fpga_resource_hint.for.inc67.103:207 %store_ln46 = store i32 %d2_real_2_i, i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_6_0_2_addr

]]></Node>
<StgValue><ssdm name="store_ln46"/></StgValue>
</operation>

<operation id="402" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="0" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc67.103:208 %muxLogicRAMData_to_store_ln47 = muxlogic i32 %d3_real_2_i

]]></Node>
<StgValue><ssdm name="muxLogicRAMData_to_store_ln47"/></StgValue>
</operation>

<operation id="403" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="0" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc67.103:209 %muxLogicRAMAddr_to_store_ln47 = muxlogic i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_6_0_2_addr_2

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_store_ln47"/></StgValue>
</operation>

<operation id="404" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
fpga_resource_hint.for.inc67.103:210 %store_ln47 = store i32 %d3_real_2_i, i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_6_0_2_addr_2

]]></Node>
<StgValue><ssdm name="store_ln47"/></StgValue>
</operation>

<operation id="405" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="0" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc67.103:211 %muxLogicRAMData_to_store_ln46 = muxlogic i32 %d2_real_1

]]></Node>
<StgValue><ssdm name="muxLogicRAMData_to_store_ln46"/></StgValue>
</operation>

<operation id="406" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="0" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc67.103:212 %muxLogicRAMAddr_to_store_ln46 = muxlogic i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_6_0_3_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_store_ln46"/></StgValue>
</operation>

<operation id="407" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
fpga_resource_hint.for.inc67.103:213 %store_ln46 = store i32 %d2_real_1, i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_6_0_3_addr

]]></Node>
<StgValue><ssdm name="store_ln46"/></StgValue>
</operation>

<operation id="408" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="0" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc67.103:214 %muxLogicRAMData_to_store_ln47 = muxlogic i32 %d3_real_1

]]></Node>
<StgValue><ssdm name="muxLogicRAMData_to_store_ln47"/></StgValue>
</operation>

<operation id="409" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="0" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc67.103:215 %muxLogicRAMAddr_to_store_ln47 = muxlogic i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_6_0_3_addr_2

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_store_ln47"/></StgValue>
</operation>

<operation id="410" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
fpga_resource_hint.for.inc67.103:216 %store_ln47 = store i32 %d3_real_1, i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_6_0_3_addr_2

]]></Node>
<StgValue><ssdm name="store_ln47"/></StgValue>
</operation>

<operation id="411" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="0" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc67.103:217 %muxLogicRAMData_to_store_ln46 = muxlogic i32 %d2_imag

]]></Node>
<StgValue><ssdm name="muxLogicRAMData_to_store_ln46"/></StgValue>
</operation>

<operation id="412" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="0" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc67.103:218 %muxLogicRAMAddr_to_store_ln46 = muxlogic i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_6_1_0_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_store_ln46"/></StgValue>
</operation>

<operation id="413" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
fpga_resource_hint.for.inc67.103:219 %store_ln46 = store i32 %d2_imag, i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_6_1_0_addr

]]></Node>
<StgValue><ssdm name="store_ln46"/></StgValue>
</operation>

<operation id="414" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="0" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc67.103:220 %muxLogicRAMData_to_store_ln47 = muxlogic i32 %d3_imag

]]></Node>
<StgValue><ssdm name="muxLogicRAMData_to_store_ln47"/></StgValue>
</operation>

<operation id="415" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="0" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc67.103:221 %muxLogicRAMAddr_to_store_ln47 = muxlogic i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_6_1_0_addr_2

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_store_ln47"/></StgValue>
</operation>

<operation id="416" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
fpga_resource_hint.for.inc67.103:222 %store_ln47 = store i32 %d3_imag, i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_6_1_0_addr_2

]]></Node>
<StgValue><ssdm name="store_ln47"/></StgValue>
</operation>

<operation id="417" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="0" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc67.103:223 %muxLogicRAMData_to_store_ln46 = muxlogic i32 %d2_imag_1_i

]]></Node>
<StgValue><ssdm name="muxLogicRAMData_to_store_ln46"/></StgValue>
</operation>

<operation id="418" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="0" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc67.103:224 %muxLogicRAMAddr_to_store_ln46 = muxlogic i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_6_1_1_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_store_ln46"/></StgValue>
</operation>

<operation id="419" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
fpga_resource_hint.for.inc67.103:225 %store_ln46 = store i32 %d2_imag_1_i, i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_6_1_1_addr

]]></Node>
<StgValue><ssdm name="store_ln46"/></StgValue>
</operation>

<operation id="420" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="0" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc67.103:226 %muxLogicRAMData_to_store_ln47 = muxlogic i32 %d3_imag_1_i

]]></Node>
<StgValue><ssdm name="muxLogicRAMData_to_store_ln47"/></StgValue>
</operation>

<operation id="421" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="0" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc67.103:227 %muxLogicRAMAddr_to_store_ln47 = muxlogic i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_6_1_1_addr_2

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_store_ln47"/></StgValue>
</operation>

<operation id="422" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
fpga_resource_hint.for.inc67.103:228 %store_ln47 = store i32 %d3_imag_1_i, i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_6_1_1_addr_2

]]></Node>
<StgValue><ssdm name="store_ln47"/></StgValue>
</operation>

<operation id="423" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="0" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc67.103:229 %muxLogicRAMData_to_store_ln46 = muxlogic i32 %d2_imag_2_i

]]></Node>
<StgValue><ssdm name="muxLogicRAMData_to_store_ln46"/></StgValue>
</operation>

<operation id="424" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="0" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc67.103:230 %muxLogicRAMAddr_to_store_ln46 = muxlogic i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_6_1_2_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_store_ln46"/></StgValue>
</operation>

<operation id="425" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
fpga_resource_hint.for.inc67.103:231 %store_ln46 = store i32 %d2_imag_2_i, i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_6_1_2_addr

]]></Node>
<StgValue><ssdm name="store_ln46"/></StgValue>
</operation>

<operation id="426" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="0" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc67.103:232 %muxLogicRAMData_to_store_ln47 = muxlogic i32 %d3_imag_2_i

]]></Node>
<StgValue><ssdm name="muxLogicRAMData_to_store_ln47"/></StgValue>
</operation>

<operation id="427" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="0" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc67.103:233 %muxLogicRAMAddr_to_store_ln47 = muxlogic i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_6_1_2_addr_2

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_store_ln47"/></StgValue>
</operation>

<operation id="428" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
fpga_resource_hint.for.inc67.103:234 %store_ln47 = store i32 %d3_imag_2_i, i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_6_1_2_addr_2

]]></Node>
<StgValue><ssdm name="store_ln47"/></StgValue>
</operation>

<operation id="429" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="0" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc67.103:235 %muxLogicRAMData_to_store_ln46 = muxlogic i32 %d2_imag_1

]]></Node>
<StgValue><ssdm name="muxLogicRAMData_to_store_ln46"/></StgValue>
</operation>

<operation id="430" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="0" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc67.103:236 %muxLogicRAMAddr_to_store_ln46 = muxlogic i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_6_1_3_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_store_ln46"/></StgValue>
</operation>

<operation id="431" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
fpga_resource_hint.for.inc67.103:237 %store_ln46 = store i32 %d2_imag_1, i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_6_1_3_addr

]]></Node>
<StgValue><ssdm name="store_ln46"/></StgValue>
</operation>

<operation id="432" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="0" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc67.103:238 %muxLogicRAMData_to_store_ln47 = muxlogic i32 %d3_imag_1

]]></Node>
<StgValue><ssdm name="muxLogicRAMData_to_store_ln47"/></StgValue>
</operation>

<operation id="433" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="0" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc67.103:239 %muxLogicRAMAddr_to_store_ln47 = muxlogic i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_6_1_3_addr_2

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_store_ln47"/></StgValue>
</operation>

<operation id="434" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
fpga_resource_hint.for.inc67.103:240 %store_ln47 = store i32 %d3_imag_1, i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_6_1_3_addr_2

]]></Node>
<StgValue><ssdm name="store_ln47"/></StgValue>
</operation>

<operation id="435" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="0">
<![CDATA[
FFT_stage_spatial_unroll<8>.exit:0 %ret_ln353 = ret

]]></Node>
<StgValue><ssdm name="ret_ln353"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
