// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
// Version: 2021.2
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module run_insert_point_Pipeline_VITIS_LOOP_271_1 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        zext_ln252_5,
        regions_min_0_address0,
        regions_min_0_ce0,
        regions_min_0_q0,
        regions_min_0_address1,
        regions_min_0_ce1,
        regions_min_0_q1,
        zext_ln252_4,
        regions_min_1_address0,
        regions_min_1_ce0,
        regions_min_1_q0,
        regions_min_1_address1,
        regions_min_1_ce1,
        regions_min_1_q1,
        zext_ln252_3,
        regions_max_0_address0,
        regions_max_0_ce0,
        regions_max_0_q0,
        regions_max_0_address1,
        regions_max_0_ce1,
        regions_max_0_q1,
        zext_ln252_2,
        regions_max_1_address0,
        regions_max_1_ce0,
        regions_max_1_q0,
        regions_max_1_address1,
        regions_max_1_ce1,
        regions_max_1_q1,
        zext_ln252_1,
        regions_center_0_address0,
        regions_center_0_ce0,
        regions_center_0_q0,
        regions_center_0_address1,
        regions_center_0_ce1,
        regions_center_0_q1,
        zext_ln252,
        regions_center_1_address0,
        regions_center_1_ce0,
        regions_center_1_q0,
        regions_center_1_address1,
        regions_center_1_ce1,
        regions_center_1_q1,
        merge_2_out,
        merge_2_out_ap_vld,
        merge_1_out,
        merge_1_out_ap_vld,
        grp_fu_1025_p_din0,
        grp_fu_1025_p_din1,
        grp_fu_1025_p_opcode,
        grp_fu_1025_p_dout0,
        grp_fu_1025_p_ce,
        grp_fu_1031_p_din0,
        grp_fu_1031_p_din1,
        grp_fu_1031_p_dout0,
        grp_fu_1031_p_ce,
        grp_fu_1036_p_din0,
        grp_fu_1036_p_din1,
        grp_fu_1036_p_opcode,
        grp_fu_1036_p_dout0,
        grp_fu_1036_p_ce,
        grp_fu_1042_p_din0,
        grp_fu_1042_p_din1,
        grp_fu_1042_p_opcode,
        grp_fu_1042_p_dout0,
        grp_fu_1042_p_ce
);

parameter    ap_ST_fsm_pp0_stage0 = 8'd1;
parameter    ap_ST_fsm_pp0_stage1 = 8'd2;
parameter    ap_ST_fsm_pp0_stage2 = 8'd4;
parameter    ap_ST_fsm_pp0_stage3 = 8'd8;
parameter    ap_ST_fsm_pp0_stage4 = 8'd16;
parameter    ap_ST_fsm_pp0_stage5 = 8'd32;
parameter    ap_ST_fsm_pp0_stage6 = 8'd64;
parameter    ap_ST_fsm_pp0_stage7 = 8'd128;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [8:0] zext_ln252_5;
output  [11:0] regions_min_0_address0;
output   regions_min_0_ce0;
input  [31:0] regions_min_0_q0;
output  [11:0] regions_min_0_address1;
output   regions_min_0_ce1;
input  [31:0] regions_min_0_q1;
input  [8:0] zext_ln252_4;
output  [11:0] regions_min_1_address0;
output   regions_min_1_ce0;
input  [31:0] regions_min_1_q0;
output  [11:0] regions_min_1_address1;
output   regions_min_1_ce1;
input  [31:0] regions_min_1_q1;
input  [8:0] zext_ln252_3;
output  [11:0] regions_max_0_address0;
output   regions_max_0_ce0;
input  [31:0] regions_max_0_q0;
output  [11:0] regions_max_0_address1;
output   regions_max_0_ce1;
input  [31:0] regions_max_0_q1;
input  [8:0] zext_ln252_2;
output  [11:0] regions_max_1_address0;
output   regions_max_1_ce0;
input  [31:0] regions_max_1_q0;
output  [11:0] regions_max_1_address1;
output   regions_max_1_ce1;
input  [31:0] regions_max_1_q1;
input  [8:0] zext_ln252_1;
output  [11:0] regions_center_0_address0;
output   regions_center_0_ce0;
input  [31:0] regions_center_0_q0;
output  [11:0] regions_center_0_address1;
output   regions_center_0_ce1;
input  [31:0] regions_center_0_q1;
input  [8:0] zext_ln252;
output  [11:0] regions_center_1_address0;
output   regions_center_1_ce0;
input  [31:0] regions_center_1_q0;
output  [11:0] regions_center_1_address1;
output   regions_center_1_ce1;
input  [31:0] regions_center_1_q1;
output  [9:0] merge_2_out;
output   merge_2_out_ap_vld;
output  [9:0] merge_1_out;
output   merge_1_out_ap_vld;
output  [31:0] grp_fu_1025_p_din0;
output  [31:0] grp_fu_1025_p_din1;
output  [1:0] grp_fu_1025_p_opcode;
input  [31:0] grp_fu_1025_p_dout0;
output   grp_fu_1025_p_ce;
output  [31:0] grp_fu_1031_p_din0;
output  [31:0] grp_fu_1031_p_din1;
input  [31:0] grp_fu_1031_p_dout0;
output   grp_fu_1031_p_ce;
output  [31:0] grp_fu_1036_p_din0;
output  [31:0] grp_fu_1036_p_din1;
output  [4:0] grp_fu_1036_p_opcode;
input  [0:0] grp_fu_1036_p_dout0;
output   grp_fu_1036_p_ce;
output  [31:0] grp_fu_1042_p_din0;
output  [31:0] grp_fu_1042_p_din1;
output  [4:0] grp_fu_1042_p_opcode;
input  [0:0] grp_fu_1042_p_dout0;
output   grp_fu_1042_p_ce;

reg ap_idle;
reg[11:0] regions_min_0_address0;
reg regions_min_0_ce0;
reg[11:0] regions_min_0_address1;
reg regions_min_0_ce1;
reg[11:0] regions_min_1_address0;
reg regions_min_1_ce0;
reg[11:0] regions_min_1_address1;
reg regions_min_1_ce1;
reg[11:0] regions_max_0_address0;
reg regions_max_0_ce0;
reg[11:0] regions_max_0_address1;
reg regions_max_0_ce1;
reg[11:0] regions_max_1_address0;
reg regions_max_1_ce0;
reg[11:0] regions_max_1_address1;
reg regions_max_1_ce1;
reg[11:0] regions_center_0_address0;
reg regions_center_0_ce0;
reg[11:0] regions_center_0_address1;
reg regions_center_0_ce1;
reg[11:0] regions_center_1_address0;
reg regions_center_1_ce0;
reg[11:0] regions_center_1_address1;
reg regions_center_1_ce1;
reg merge_2_out_ap_vld;
reg merge_1_out_ap_vld;

(* fsm_encoding = "none" *) reg   [7:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage7;
wire    ap_block_state8_pp0_stage7_iter0;
wire    ap_block_state16_pp0_stage7_iter1;
wire    ap_block_state24_pp0_stage7_iter2;
wire    ap_block_state32_pp0_stage7_iter3;
wire    ap_block_state40_pp0_stage7_iter4;
wire    ap_block_pp0_stage7_subdone;
reg   [0:0] icmp_ln1072_reg_4272;
reg    ap_condition_exit_pp0_iter0_stage7;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire   [31:0] grp_fu_1059_p4;
reg   [31:0] reg_1115;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_state3_pp0_stage2_iter0;
wire    ap_block_state11_pp0_stage2_iter1;
wire    ap_block_state19_pp0_stage2_iter2;
wire    ap_block_state27_pp0_stage2_iter3;
wire    ap_block_state35_pp0_stage2_iter4;
wire    ap_block_state43_pp0_stage2_iter5;
wire    ap_block_pp0_stage2_11001;
wire    ap_CS_fsm_pp0_stage6;
wire    ap_block_state7_pp0_stage6_iter0;
wire    ap_block_state15_pp0_stage6_iter1;
wire    ap_block_state23_pp0_stage6_iter2;
wire    ap_block_state31_pp0_stage6_iter3;
wire    ap_block_state39_pp0_stage6_iter4;
wire    ap_block_state47_pp0_stage6_iter5;
wire    ap_block_pp0_stage6_11001;
wire   [31:0] grp_fu_1068_p4;
reg   [31:0] reg_1121;
wire   [31:0] grp_fu_1077_p4;
reg   [31:0] reg_1127;
wire   [31:0] grp_fu_1086_p4;
reg   [31:0] reg_1133;
wire   [31:0] grp_fu_1096_p4;
reg   [31:0] reg_1144;
wire   [31:0] grp_fu_1105_p4;
reg   [31:0] reg_1150;
reg   [31:0] reg_1161;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_block_state4_pp0_stage3_iter0;
wire    ap_block_state12_pp0_stage3_iter1;
wire    ap_block_state20_pp0_stage3_iter2;
wire    ap_block_state28_pp0_stage3_iter3;
wire    ap_block_state36_pp0_stage3_iter4;
wire    ap_block_state44_pp0_stage3_iter5;
wire    ap_block_pp0_stage3_11001;
wire    ap_block_pp0_stage7_11001;
reg   [31:0] reg_1167;
reg   [31:0] reg_1173;
reg   [31:0] reg_1179;
reg   [31:0] reg_1190;
reg   [31:0] reg_1196;
reg   [31:0] reg_1207;
wire    ap_CS_fsm_pp0_stage4;
wire    ap_block_state5_pp0_stage4_iter0;
wire    ap_block_state13_pp0_stage4_iter1;
wire    ap_block_state21_pp0_stage4_iter2;
wire    ap_block_state29_pp0_stage4_iter3;
wire    ap_block_state37_pp0_stage4_iter4;
wire    ap_block_state45_pp0_stage4_iter5;
wire    ap_block_pp0_stage4_11001;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state9_pp0_stage0_iter1;
wire    ap_block_state17_pp0_stage0_iter2;
wire    ap_block_state25_pp0_stage0_iter3;
wire    ap_block_state33_pp0_stage0_iter4;
wire    ap_block_state41_pp0_stage0_iter5;
wire    ap_block_pp0_stage0_11001;
reg   [31:0] reg_1213;
reg   [31:0] reg_1219;
wire    ap_CS_fsm_pp0_stage5;
wire    ap_block_state6_pp0_stage5_iter0;
wire    ap_block_state14_pp0_stage5_iter1;
wire    ap_block_state22_pp0_stage5_iter2;
wire    ap_block_state30_pp0_stage5_iter3;
wire    ap_block_state38_pp0_stage5_iter4;
wire    ap_block_state46_pp0_stage5_iter5;
wire    ap_block_pp0_stage5_11001;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_state2_pp0_stage1_iter0;
wire    ap_block_state10_pp0_stage1_iter1;
wire    ap_block_state18_pp0_stage1_iter2;
wire    ap_block_state26_pp0_stage1_iter3;
wire    ap_block_state34_pp0_stage1_iter4;
wire    ap_block_state42_pp0_stage1_iter5;
wire    ap_block_pp0_stage1_11001;
reg   [31:0] reg_1225;
reg   [31:0] reg_1235;
reg   [31:0] reg_1241;
reg   [31:0] reg_1251;
wire   [31:0] grp_fu_1008_p2;
reg   [31:0] reg_1257;
reg   [0:0] icmp_ln1072_reg_4272_pp0_iter1_reg;
wire   [31:0] grp_fu_1012_p2;
reg   [31:0] reg_1264;
wire   [31:0] grp_fu_1016_p2;
reg   [31:0] reg_1270;
wire   [31:0] grp_fu_1020_p2;
reg   [31:0] reg_1276;
reg   [31:0] reg_1282;
reg   [31:0] reg_1288;
reg   [31:0] reg_1297;
reg   [31:0] reg_1303;
reg   [31:0] reg_1309;
reg   [31:0] reg_1315;
reg   [0:0] and_ln307_13_reg_5101;
reg   [31:0] reg_1321;
wire   [31:0] grp_fu_1024_p2;
reg   [31:0] reg_1327;
reg   [0:0] icmp_ln1072_reg_4272_pp0_iter2_reg;
wire   [31:0] grp_fu_1041_p2;
reg   [31:0] reg_1333;
wire   [31:0] grp_fu_1029_p2;
reg   [31:0] reg_1338;
reg   [0:0] and_ln307_15_reg_5133;
reg   [0:0] icmp_ln1072_reg_4272_pp0_iter3_reg;
reg   [31:0] reg_1343;
wire   [9:0] zext_ln252_cast_fu_1349_p1;
reg   [9:0] zext_ln252_cast_reg_4228;
wire   [9:0] zext_ln252_1_cast_fu_1353_p1;
reg   [9:0] zext_ln252_1_cast_reg_4234;
wire   [9:0] zext_ln252_2_cast_fu_1357_p1;
reg   [9:0] zext_ln252_2_cast_reg_4240;
wire   [9:0] zext_ln252_3_cast_fu_1361_p1;
reg   [9:0] zext_ln252_3_cast_reg_4246;
wire   [9:0] zext_ln252_4_cast_fu_1365_p1;
reg   [9:0] zext_ln252_4_cast_reg_4252;
wire   [9:0] zext_ln252_5_cast_fu_1369_p1;
reg   [9:0] zext_ln252_5_cast_reg_4258;
reg   [31:0] i_real_3_reg_4264;
reg   [31:0] i_real_3_reg_4264_pp0_iter1_reg;
reg   [31:0] i_real_3_reg_4264_pp0_iter2_reg;
reg   [31:0] i_real_3_reg_4264_pp0_iter3_reg;
reg   [31:0] i_real_3_reg_4264_pp0_iter4_reg;
reg   [31:0] i_real_3_reg_4264_pp0_iter5_reg;
wire   [0:0] icmp_ln1072_fu_1411_p2;
reg   [0:0] icmp_ln1072_reg_4272_pp0_iter4_reg;
reg   [0:0] icmp_ln1072_reg_4272_pp0_iter5_reg;
wire   [0:0] trunc_ln260_fu_1420_p1;
reg   [0:0] trunc_ln260_reg_4276;
wire   [8:0] trunc_ln304_fu_1443_p1;
reg   [8:0] trunc_ln304_reg_4283;
wire   [8:0] trunc_ln304_1_fu_1465_p1;
reg   [8:0] trunc_ln304_1_reg_4293;
wire   [8:0] trunc_ln304_2_fu_1487_p1;
reg   [8:0] trunc_ln304_2_reg_4303;
wire   [8:0] trunc_ln304_3_fu_1509_p1;
reg   [8:0] trunc_ln304_3_reg_4313;
wire   [8:0] trunc_ln299_fu_1531_p1;
reg   [8:0] trunc_ln299_reg_4323;
wire   [8:0] trunc_ln299_1_fu_1553_p1;
reg   [8:0] trunc_ln299_1_reg_4333;
wire   [8:0] trunc_ln305_fu_1589_p1;
reg   [8:0] trunc_ln305_reg_4343;
wire   [8:0] trunc_ln305_1_fu_1611_p1;
reg   [8:0] trunc_ln305_1_reg_4353;
wire   [8:0] trunc_ln305_2_fu_1633_p1;
reg   [8:0] trunc_ln305_2_reg_4363;
wire   [8:0] trunc_ln305_3_fu_1655_p1;
reg   [8:0] trunc_ln305_3_reg_4373;
wire   [8:0] trunc_ln299_2_fu_1677_p1;
reg   [8:0] trunc_ln299_2_reg_4383;
wire   [8:0] trunc_ln299_3_fu_1699_p1;
reg   [8:0] trunc_ln299_3_reg_4393;
wire   [0:0] icmp_ln1064_fu_1716_p2;
reg   [0:0] icmp_ln1064_reg_4403;
reg   [0:0] icmp_ln1064_reg_4403_pp0_iter1_reg;
reg   [0:0] icmp_ln1064_reg_4403_pp0_iter2_reg;
reg   [0:0] icmp_ln1064_reg_4403_pp0_iter3_reg;
reg   [0:0] icmp_ln1064_reg_4403_pp0_iter4_reg;
reg   [0:0] icmp_ln1064_reg_4403_pp0_iter5_reg;
wire   [0:0] trunc_ln260_1_fu_1747_p1;
reg   [0:0] trunc_ln260_1_reg_4413;
wire   [11:0] tmp_169_cast_fu_1753_p3;
reg   [11:0] tmp_169_cast_reg_4420;
wire   [11:0] tmp_171_cast_fu_1771_p3;
reg   [11:0] tmp_171_cast_reg_4435;
wire   [11:0] tmp_173_cast_fu_1789_p3;
reg   [11:0] tmp_173_cast_reg_4450;
wire   [11:0] tmp_175_cast_fu_1807_p3;
reg   [11:0] tmp_175_cast_reg_4465;
wire   [11:0] tmp_177_cast_fu_1825_p3;
reg   [11:0] tmp_177_cast_reg_4480;
wire   [11:0] tmp_179_cast_fu_1843_p3;
reg   [11:0] tmp_179_cast_reg_4495;
wire   [11:0] tmp_181_cast_fu_1861_p3;
reg   [11:0] tmp_181_cast_reg_4510;
wire   [11:0] tmp_183_cast_fu_1879_p3;
reg   [11:0] tmp_183_cast_reg_4525;
wire   [11:0] tmp_185_cast_fu_1897_p3;
reg   [11:0] tmp_185_cast_reg_4540;
wire   [11:0] tmp_187_cast_fu_1915_p3;
reg   [11:0] tmp_187_cast_reg_4555;
wire   [11:0] tmp_189_cast_fu_1933_p3;
reg   [11:0] tmp_189_cast_reg_4570;
wire   [11:0] tmp_191_cast_fu_1951_p3;
reg   [11:0] tmp_191_cast_reg_4585;
wire   [0:0] and_ln307_1_fu_2167_p2;
reg   [0:0] and_ln307_1_reg_4660;
wire   [0:0] and_ln307_3_fu_2371_p2;
reg   [0:0] and_ln307_3_reg_4725;
reg   [31:0] tmp_35_reg_4730;
reg   [31:0] tmp_36_reg_4735;
reg   [31:0] tmp_38_reg_4740;
reg   [31:0] tmp_40_reg_4749;
wire   [0:0] and_ln307_5_fu_2573_p2;
reg   [0:0] and_ln307_5_reg_4818;
reg   [31:0] tmp_41_reg_4823;
reg   [31:0] tmp_42_reg_4828;
wire   [0:0] and_ln307_7_fu_2777_p2;
reg   [0:0] and_ln307_7_reg_4893;
wire   [0:0] and_ln307_9_fu_2981_p2;
reg   [0:0] and_ln307_9_reg_4958;
reg   [31:0] mul_reg_5023;
reg   [31:0] d1_2_reg_5028;
reg   [31:0] d2_2_reg_5033;
reg   [31:0] sub71_2_reg_5038;
reg   [31:0] sub83_2_reg_5043;
wire   [0:0] and_ln307_11_fu_3185_p2;
reg   [0:0] and_ln307_11_reg_5048;
reg   [31:0] tmp_59_reg_5053;
reg   [31:0] tmp_60_reg_5058;
reg   [31:0] tmp_62_reg_5063;
reg   [31:0] tmp_64_reg_5072;
wire   [31:0] i_real_4_fu_3191_p2;
reg   [31:0] i_real_4_reg_5081;
reg   [31:0] i_real_4_reg_5081_pp0_iter2_reg;
reg   [31:0] i_real_4_reg_5081_pp0_iter3_reg;
reg   [31:0] i_real_4_reg_5081_pp0_iter4_reg;
reg   [31:0] i_real_4_reg_5081_pp0_iter5_reg;
reg   [31:0] mul_1_reg_5086;
reg   [31:0] d1_3_reg_5091;
reg   [31:0] sub83_3_reg_5096;
wire   [0:0] and_ln307_13_fu_3283_p2;
reg   [31:0] tmp_65_reg_5106;
reg   [31:0] tmp_66_reg_5111;
wire   [31:0] ov_2_fu_3289_p3;
reg   [31:0] ov_2_reg_5116;
reg   [31:0] mul_2_reg_5123;
reg   [31:0] sub83_4_reg_5128;
wire   [0:0] and_ln307_15_fu_3374_p2;
wire   [31:0] ov_6_fu_3380_p3;
reg   [31:0] ov_6_reg_5138;
reg   [31:0] mul_3_reg_5145;
reg   [31:0] mul_3_reg_5145_pp0_iter2_reg;
reg   [31:0] sub83_5_reg_5150;
reg   [31:0] distance_reg_5155;
wire   [31:0] ov_32_fu_3428_p3;
reg   [31:0] ov_32_reg_5160;
wire   [31:0] ov_10_fu_3435_p3;
reg   [31:0] ov_10_reg_5165;
reg   [31:0] mul_4_reg_5172;
reg   [31:0] mul_4_reg_5172_pp0_iter2_reg;
reg   [31:0] d1_6_reg_5177;
reg   [31:0] d2_6_reg_5182;
reg   [31:0] sub71_6_reg_5187;
wire   [31:0] ov_7_fu_3483_p3;
reg   [31:0] ov_7_reg_5192;
wire   [31:0] ov_14_fu_3490_p3;
reg   [31:0] ov_14_reg_5197;
reg   [31:0] mul_5_reg_5204;
reg   [31:0] mul_5_reg_5204_pp0_iter2_reg;
reg   [31:0] d2_7_reg_5209;
reg   [31:0] sub71_7_reg_5214;
reg   [31:0] sub83_7_reg_5219;
wire   [31:0] ov_11_fu_3538_p3;
reg   [31:0] ov_11_reg_5224;
wire   [31:0] ov_18_fu_3545_p3;
reg   [31:0] ov_18_reg_5229;
reg   [31:0] d_7_reg_5236;
reg   [31:0] overlap_1_reg_5242;
wire   [31:0] ov_15_fu_3593_p3;
reg   [31:0] ov_15_reg_5247;
wire   [31:0] ov_22_fu_3600_p3;
reg   [31:0] ov_22_reg_5252;
reg   [31:0] mul_6_reg_5259;
reg   [31:0] mul_6_reg_5259_pp0_iter2_reg;
reg   [31:0] mul_6_reg_5259_pp0_iter3_reg;
wire   [31:0] ov_19_fu_3648_p3;
reg   [31:0] ov_19_reg_5264;
wire   [31:0] ov_23_fu_3696_p3;
reg   [31:0] ov_23_reg_5269;
wire   [31:0] ov_26_fu_3703_p3;
reg   [31:0] ov_26_reg_5274;
reg   [31:0] mul_7_reg_5281;
reg   [31:0] mul_7_reg_5281_pp0_iter3_reg;
reg   [31:0] mul_7_reg_5281_pp0_iter4_reg;
wire   [31:0] ov_30_fu_3710_p3;
reg   [31:0] ov_30_reg_5286;
wire   [31:0] ov_27_fu_3758_p3;
reg   [31:0] ov_27_reg_5293;
wire   [31:0] ov_31_fu_3806_p3;
reg   [31:0] ov_31_reg_5298;
reg   [31:0] ov_31_reg_5298_pp0_iter3_reg;
reg   [31:0] distance_3_reg_5303;
reg   [31:0] overlap_7_reg_5308;
reg   [31:0] overlap_7_reg_5308_pp0_iter4_reg;
wire   [31:0] grp_fu_1033_p2;
reg   [31:0] distance_5_reg_5315;
wire   [0:0] grp_fu_1054_p2;
reg   [0:0] tmp_109_reg_5320;
reg   [0:0] tmp_109_reg_5320_pp0_iter5_reg;
reg   [31:0] distance_6_reg_5325;
wire   [31:0] sc_2_fu_3867_p3;
reg   [31:0] sc_2_reg_5330;
reg   [31:0] tmp_score_load_reg_5337;
reg   [31:0] merge_1_1_reg_5344;
reg   [31:0] merge_2_1_reg_5351;
reg   [31:0] score_load_reg_5357;
wire   [31:0] tmp_other_6_fu_3995_p3;
reg   [31:0] tmp_other_6_reg_5365;
wire   [31:0] tmp_score_4_fu_4002_p3;
reg   [31:0] tmp_score_4_reg_5370;
reg    ap_enable_reg_pp0_iter0_reg;
wire    ap_block_pp0_stage5_subdone;
reg    ap_condition_exit_pp0_iter5_stage5;
wire    ap_block_pp0_stage6_subdone;
wire   [63:0] zext_ln304_1_fu_1455_p1;
wire    ap_block_pp0_stage1;
wire   [63:0] zext_ln304_9_fu_1477_p1;
wire   [63:0] zext_ln304_17_fu_1499_p1;
wire   [63:0] zext_ln304_25_fu_1521_p1;
wire   [63:0] zext_ln299_fu_1543_p1;
wire   [63:0] zext_ln299_8_fu_1565_p1;
wire   [63:0] zext_ln305_1_fu_1601_p1;
wire   [63:0] zext_ln305_9_fu_1623_p1;
wire   [63:0] zext_ln305_17_fu_1645_p1;
wire   [63:0] zext_ln305_25_fu_1667_p1;
wire   [63:0] zext_ln299_16_fu_1689_p1;
wire   [63:0] zext_ln299_24_fu_1711_p1;
wire   [63:0] zext_ln304_2_fu_1766_p1;
wire    ap_block_pp0_stage2;
wire   [63:0] zext_ln304_10_fu_1784_p1;
wire   [63:0] zext_ln304_18_fu_1802_p1;
wire   [63:0] zext_ln304_26_fu_1820_p1;
wire   [63:0] zext_ln299_1_fu_1838_p1;
wire   [63:0] zext_ln299_9_fu_1856_p1;
wire   [63:0] zext_ln305_2_fu_1874_p1;
wire   [63:0] zext_ln305_10_fu_1892_p1;
wire   [63:0] zext_ln305_18_fu_1910_p1;
wire   [63:0] zext_ln305_26_fu_1928_p1;
wire   [63:0] zext_ln299_17_fu_1946_p1;
wire   [63:0] zext_ln299_25_fu_1964_p1;
wire   [63:0] zext_ln304_3_fu_1974_p1;
wire    ap_block_pp0_stage3;
wire   [63:0] zext_ln304_11_fu_1984_p1;
wire   [63:0] zext_ln304_19_fu_1994_p1;
wire   [63:0] zext_ln304_27_fu_2004_p1;
wire   [63:0] zext_ln299_2_fu_2014_p1;
wire   [63:0] zext_ln299_10_fu_2024_p1;
wire   [63:0] zext_ln305_3_fu_2034_p1;
wire   [63:0] zext_ln305_11_fu_2044_p1;
wire   [63:0] zext_ln305_19_fu_2054_p1;
wire   [63:0] zext_ln305_27_fu_2064_p1;
wire   [63:0] zext_ln299_18_fu_2074_p1;
wire   [63:0] zext_ln299_26_fu_2084_p1;
wire   [63:0] zext_ln304_4_fu_2178_p1;
wire    ap_block_pp0_stage4;
wire   [63:0] zext_ln304_12_fu_2188_p1;
wire   [63:0] zext_ln304_20_fu_2198_p1;
wire   [63:0] zext_ln304_28_fu_2208_p1;
wire   [63:0] zext_ln299_3_fu_2218_p1;
wire   [63:0] zext_ln299_11_fu_2228_p1;
wire   [63:0] zext_ln305_4_fu_2238_p1;
wire   [63:0] zext_ln305_12_fu_2248_p1;
wire   [63:0] zext_ln305_20_fu_2258_p1;
wire   [63:0] zext_ln305_28_fu_2268_p1;
wire   [63:0] zext_ln299_19_fu_2278_p1;
wire   [63:0] zext_ln299_27_fu_2288_p1;
wire   [63:0] zext_ln304_5_fu_2382_p1;
wire    ap_block_pp0_stage5;
wire   [63:0] zext_ln304_13_fu_2392_p1;
wire   [63:0] zext_ln304_21_fu_2402_p1;
wire   [63:0] zext_ln304_29_fu_2412_p1;
wire   [63:0] zext_ln299_4_fu_2422_p1;
wire   [63:0] zext_ln299_12_fu_2432_p1;
wire   [63:0] zext_ln305_5_fu_2442_p1;
wire   [63:0] zext_ln305_13_fu_2452_p1;
wire   [63:0] zext_ln305_21_fu_2462_p1;
wire   [63:0] zext_ln305_29_fu_2472_p1;
wire   [63:0] zext_ln299_20_fu_2482_p1;
wire   [63:0] zext_ln299_28_fu_2492_p1;
wire   [63:0] zext_ln304_6_fu_2584_p1;
wire    ap_block_pp0_stage6;
wire   [63:0] zext_ln304_14_fu_2594_p1;
wire   [63:0] zext_ln304_22_fu_2604_p1;
wire   [63:0] zext_ln304_30_fu_2614_p1;
wire   [63:0] zext_ln299_5_fu_2624_p1;
wire   [63:0] zext_ln299_13_fu_2634_p1;
wire   [63:0] zext_ln305_6_fu_2644_p1;
wire   [63:0] zext_ln305_14_fu_2654_p1;
wire   [63:0] zext_ln305_22_fu_2664_p1;
wire   [63:0] zext_ln305_30_fu_2674_p1;
wire   [63:0] zext_ln299_21_fu_2684_p1;
wire   [63:0] zext_ln299_29_fu_2694_p1;
wire   [63:0] zext_ln304_7_fu_2788_p1;
wire    ap_block_pp0_stage7;
wire   [63:0] zext_ln304_15_fu_2798_p1;
wire   [63:0] zext_ln304_23_fu_2808_p1;
wire   [63:0] zext_ln304_31_fu_2818_p1;
wire   [63:0] zext_ln299_6_fu_2828_p1;
wire   [63:0] zext_ln299_14_fu_2838_p1;
wire   [63:0] zext_ln305_7_fu_2848_p1;
wire   [63:0] zext_ln305_15_fu_2858_p1;
wire   [63:0] zext_ln305_23_fu_2868_p1;
wire   [63:0] zext_ln305_31_fu_2878_p1;
wire   [63:0] zext_ln299_22_fu_2888_p1;
wire   [63:0] zext_ln299_30_fu_2898_p1;
wire   [63:0] zext_ln304_8_fu_2992_p1;
wire    ap_block_pp0_stage0;
wire   [63:0] zext_ln304_16_fu_3002_p1;
wire   [63:0] zext_ln304_24_fu_3012_p1;
wire   [63:0] zext_ln304_32_fu_3022_p1;
wire   [63:0] zext_ln299_7_fu_3032_p1;
wire   [63:0] zext_ln299_15_fu_3042_p1;
wire   [63:0] zext_ln305_8_fu_3052_p1;
wire   [63:0] zext_ln305_16_fu_3062_p1;
wire   [63:0] zext_ln305_24_fu_3072_p1;
wire   [63:0] zext_ln305_32_fu_3082_p1;
wire   [63:0] zext_ln299_23_fu_3092_p1;
wire   [63:0] zext_ln299_31_fu_3102_p1;
reg   [31:0] merge_1_fu_104;
wire   [31:0] merge_1_6_fu_4158_p3;
wire    ap_loop_init;
reg   [31:0] merge_2_fu_108;
wire   [31:0] merge_2_6_fu_4152_p3;
reg   [31:0] score_fu_112;
wire   [31:0] score_3_fu_4146_p3;
reg   [31:0] tmp_other_1_fu_116;
wire   [31:0] i_real_fu_3196_p3;
reg   [31:0] k_real_1_fu_120;
wire   [31:0] k_real_3_fu_1734_p3;
reg   [31:0] tmp_score_fu_124;
wire   [31:0] tmp_score_3_fu_4016_p3;
reg   [31:0] tmp_other_fu_128;
wire   [31:0] tmp_other_5_fu_4009_p3;
wire    ap_block_pp0_stage5_01001;
reg   [31:0] grp_fu_1004_p0;
reg   [31:0] grp_fu_1004_p1;
reg   [31:0] grp_fu_1008_p0;
reg   [31:0] grp_fu_1008_p1;
reg   [31:0] grp_fu_1012_p0;
reg   [31:0] grp_fu_1012_p1;
reg   [31:0] grp_fu_1016_p0;
reg   [31:0] grp_fu_1016_p1;
reg   [31:0] grp_fu_1020_p0;
reg   [31:0] grp_fu_1020_p1;
reg   [31:0] grp_fu_1024_p0;
reg   [31:0] grp_fu_1024_p1;
reg   [31:0] grp_fu_1029_p0;
reg   [31:0] grp_fu_1029_p1;
reg   [31:0] grp_fu_1037_p0;
reg   [31:0] grp_fu_1037_p1;
reg   [31:0] grp_fu_1041_p0;
reg   [31:0] grp_fu_1041_p1;
reg   [31:0] grp_fu_1049_p0;
reg   [31:0] grp_fu_1054_p0;
reg   [31:0] grp_fu_1054_p1;
reg   [0:0] grp_fu_1059_p3;
reg   [0:0] grp_fu_1077_p3;
reg   [0:0] grp_fu_1086_p3;
wire   [8:0] lshr_ln_fu_1424_p4;
wire   [9:0] zext_ln304_fu_1434_p1;
wire   [9:0] add_ln304_fu_1438_p2;
wire   [12:0] tmp_fu_1447_p3;
wire   [9:0] add_ln304_1_fu_1460_p2;
wire   [12:0] tmp_71_fu_1469_p3;
wire   [9:0] add_ln304_2_fu_1482_p2;
wire   [12:0] tmp_72_fu_1491_p3;
wire   [9:0] add_ln304_3_fu_1504_p2;
wire   [12:0] tmp_73_fu_1513_p3;
wire   [9:0] add_ln299_fu_1526_p2;
wire   [12:0] tmp_74_fu_1535_p3;
wire   [9:0] add_ln299_1_fu_1548_p2;
wire   [12:0] tmp_116_fu_1557_p3;
wire   [8:0] lshr_ln299_1_fu_1570_p4;
wire   [9:0] zext_ln305_fu_1580_p1;
wire   [9:0] add_ln305_fu_1584_p2;
wire   [12:0] tmp_117_fu_1593_p3;
wire   [9:0] add_ln305_1_fu_1606_p2;
wire   [12:0] tmp_118_fu_1615_p3;
wire   [9:0] add_ln305_2_fu_1628_p2;
wire   [12:0] tmp_119_fu_1637_p3;
wire   [9:0] add_ln305_3_fu_1650_p2;
wire   [12:0] tmp_120_fu_1659_p3;
wire   [9:0] add_ln299_2_fu_1672_p2;
wire   [12:0] tmp_121_fu_1681_p3;
wire   [9:0] add_ln299_3_fu_1694_p2;
wire   [12:0] tmp_122_fu_1703_p3;
wire   [31:0] k_real_fu_1722_p2;
wire   [31:0] k_real_2_fu_1728_p2;
wire   [11:0] or_ln304_fu_1760_p2;
wire   [11:0] or_ln304_7_fu_1778_p2;
wire   [11:0] or_ln304_14_fu_1796_p2;
wire   [11:0] or_ln304_21_fu_1814_p2;
wire   [11:0] or_ln299_fu_1832_p2;
wire   [11:0] or_ln299_7_fu_1850_p2;
wire   [11:0] or_ln305_fu_1868_p2;
wire   [11:0] or_ln305_7_fu_1886_p2;
wire   [11:0] or_ln305_14_fu_1904_p2;
wire   [11:0] or_ln305_21_fu_1922_p2;
wire   [11:0] or_ln299_14_fu_1940_p2;
wire   [11:0] or_ln299_21_fu_1958_p2;
wire   [11:0] or_ln304_1_fu_1969_p2;
wire   [11:0] or_ln304_8_fu_1979_p2;
wire   [11:0] or_ln304_15_fu_1989_p2;
wire   [11:0] or_ln304_22_fu_1999_p2;
wire   [11:0] or_ln299_1_fu_2009_p2;
wire   [11:0] or_ln299_8_fu_2019_p2;
wire   [11:0] or_ln305_1_fu_2029_p2;
wire   [11:0] or_ln305_8_fu_2039_p2;
wire   [11:0] or_ln305_15_fu_2049_p2;
wire   [11:0] or_ln305_22_fu_2059_p2;
wire   [11:0] or_ln299_15_fu_2069_p2;
wire   [11:0] or_ln299_22_fu_2079_p2;
wire   [31:0] bitcast_ln307_fu_2089_p1;
wire   [31:0] bitcast_ln307_1_fu_2107_p1;
wire   [7:0] tmp_17_fu_2093_p4;
wire   [22:0] trunc_ln307_fu_2103_p1;
wire   [0:0] icmp_ln307_1_fu_2131_p2;
wire   [0:0] icmp_ln307_fu_2125_p2;
wire   [7:0] tmp_18_fu_2111_p4;
wire   [22:0] trunc_ln307_1_fu_2121_p1;
wire   [0:0] icmp_ln307_3_fu_2149_p2;
wire   [0:0] icmp_ln307_2_fu_2143_p2;
wire   [0:0] or_ln307_fu_2137_p2;
wire   [0:0] or_ln307_1_fu_2155_p2;
wire   [0:0] and_ln307_fu_2161_p2;
wire   [11:0] or_ln304_2_fu_2173_p2;
wire   [11:0] or_ln304_9_fu_2183_p2;
wire   [11:0] or_ln304_16_fu_2193_p2;
wire   [11:0] or_ln304_23_fu_2203_p2;
wire   [11:0] or_ln299_2_fu_2213_p2;
wire   [11:0] or_ln299_9_fu_2223_p2;
wire   [11:0] or_ln305_2_fu_2233_p2;
wire   [11:0] or_ln305_9_fu_2243_p2;
wire   [11:0] or_ln305_16_fu_2253_p2;
wire   [11:0] or_ln305_23_fu_2263_p2;
wire   [11:0] or_ln299_16_fu_2273_p2;
wire   [11:0] or_ln299_23_fu_2283_p2;
wire   [31:0] bitcast_ln307_2_fu_2293_p1;
wire   [31:0] bitcast_ln307_3_fu_2311_p1;
wire   [7:0] tmp_22_fu_2297_p4;
wire   [22:0] trunc_ln307_2_fu_2307_p1;
wire   [0:0] icmp_ln307_5_fu_2335_p2;
wire   [0:0] icmp_ln307_4_fu_2329_p2;
wire   [7:0] tmp_23_fu_2315_p4;
wire   [22:0] trunc_ln307_3_fu_2325_p1;
wire   [0:0] icmp_ln307_7_fu_2353_p2;
wire   [0:0] icmp_ln307_6_fu_2347_p2;
wire   [0:0] or_ln307_2_fu_2341_p2;
wire   [0:0] and_ln307_2_fu_2365_p2;
wire   [0:0] or_ln307_3_fu_2359_p2;
wire   [11:0] or_ln304_3_fu_2377_p2;
wire   [11:0] or_ln304_10_fu_2387_p2;
wire   [11:0] or_ln304_17_fu_2397_p2;
wire   [11:0] or_ln304_24_fu_2407_p2;
wire   [11:0] or_ln299_3_fu_2417_p2;
wire   [11:0] or_ln299_10_fu_2427_p2;
wire   [11:0] or_ln305_3_fu_2437_p2;
wire   [11:0] or_ln305_10_fu_2447_p2;
wire   [11:0] or_ln305_17_fu_2457_p2;
wire   [11:0] or_ln305_24_fu_2467_p2;
wire   [11:0] or_ln299_17_fu_2477_p2;
wire   [11:0] or_ln299_24_fu_2487_p2;
wire   [31:0] bitcast_ln307_4_fu_2497_p1;
wire   [31:0] bitcast_ln307_5_fu_2514_p1;
wire   [7:0] tmp_78_fu_2500_p4;
wire   [22:0] trunc_ln307_4_fu_2510_p1;
wire   [0:0] icmp_ln307_9_fu_2537_p2;
wire   [0:0] icmp_ln307_8_fu_2531_p2;
wire   [7:0] tmp_79_fu_2517_p4;
wire   [22:0] trunc_ln307_5_fu_2527_p1;
wire   [0:0] icmp_ln307_11_fu_2555_p2;
wire   [0:0] icmp_ln307_10_fu_2549_p2;
wire   [0:0] or_ln307_4_fu_2543_p2;
wire   [0:0] and_ln307_4_fu_2567_p2;
wire   [0:0] or_ln307_5_fu_2561_p2;
wire   [11:0] or_ln304_4_fu_2579_p2;
wire   [11:0] or_ln304_11_fu_2589_p2;
wire   [11:0] or_ln304_18_fu_2599_p2;
wire   [11:0] or_ln304_25_fu_2609_p2;
wire   [11:0] or_ln299_4_fu_2619_p2;
wire   [11:0] or_ln299_11_fu_2629_p2;
wire   [11:0] or_ln305_4_fu_2639_p2;
wire   [11:0] or_ln305_11_fu_2649_p2;
wire   [11:0] or_ln305_18_fu_2659_p2;
wire   [11:0] or_ln305_25_fu_2669_p2;
wire   [11:0] or_ln299_18_fu_2679_p2;
wire   [11:0] or_ln299_25_fu_2689_p2;
wire   [31:0] bitcast_ln307_6_fu_2699_p1;
wire   [31:0] bitcast_ln307_7_fu_2717_p1;
wire   [7:0] tmp_83_fu_2703_p4;
wire   [22:0] trunc_ln307_6_fu_2713_p1;
wire   [0:0] icmp_ln307_13_fu_2741_p2;
wire   [0:0] icmp_ln307_12_fu_2735_p2;
wire   [7:0] tmp_84_fu_2721_p4;
wire   [22:0] trunc_ln307_7_fu_2731_p1;
wire   [0:0] icmp_ln307_15_fu_2759_p2;
wire   [0:0] icmp_ln307_14_fu_2753_p2;
wire   [0:0] or_ln307_6_fu_2747_p2;
wire   [0:0] or_ln307_7_fu_2765_p2;
wire   [0:0] and_ln307_6_fu_2771_p2;
wire   [11:0] or_ln304_5_fu_2783_p2;
wire   [11:0] or_ln304_12_fu_2793_p2;
wire   [11:0] or_ln304_19_fu_2803_p2;
wire   [11:0] or_ln304_26_fu_2813_p2;
wire   [11:0] or_ln299_5_fu_2823_p2;
wire   [11:0] or_ln299_12_fu_2833_p2;
wire   [11:0] or_ln305_5_fu_2843_p2;
wire   [11:0] or_ln305_12_fu_2853_p2;
wire   [11:0] or_ln305_19_fu_2863_p2;
wire   [11:0] or_ln305_26_fu_2873_p2;
wire   [11:0] or_ln299_19_fu_2883_p2;
wire   [11:0] or_ln299_26_fu_2893_p2;
wire   [31:0] bitcast_ln307_8_fu_2903_p1;
wire   [31:0] bitcast_ln307_9_fu_2921_p1;
wire   [7:0] tmp_88_fu_2907_p4;
wire   [22:0] trunc_ln307_8_fu_2917_p1;
wire   [0:0] icmp_ln307_17_fu_2945_p2;
wire   [0:0] icmp_ln307_16_fu_2939_p2;
wire   [7:0] tmp_89_fu_2925_p4;
wire   [22:0] trunc_ln307_9_fu_2935_p1;
wire   [0:0] icmp_ln307_19_fu_2963_p2;
wire   [0:0] icmp_ln307_18_fu_2957_p2;
wire   [0:0] or_ln307_8_fu_2951_p2;
wire   [0:0] or_ln307_9_fu_2969_p2;
wire   [0:0] and_ln307_8_fu_2975_p2;
wire   [11:0] or_ln304_6_fu_2987_p2;
wire   [11:0] or_ln304_13_fu_2997_p2;
wire   [11:0] or_ln304_20_fu_3007_p2;
wire   [11:0] or_ln304_27_fu_3017_p2;
wire   [11:0] or_ln299_6_fu_3027_p2;
wire   [11:0] or_ln299_13_fu_3037_p2;
wire   [11:0] or_ln305_6_fu_3047_p2;
wire   [11:0] or_ln305_13_fu_3057_p2;
wire   [11:0] or_ln305_20_fu_3067_p2;
wire   [11:0] or_ln305_27_fu_3077_p2;
wire   [11:0] or_ln299_20_fu_3087_p2;
wire   [11:0] or_ln299_27_fu_3097_p2;
wire   [31:0] bitcast_ln307_10_fu_3107_p1;
wire   [31:0] bitcast_ln307_11_fu_3125_p1;
wire   [7:0] tmp_93_fu_3111_p4;
wire   [22:0] trunc_ln307_10_fu_3121_p1;
wire   [0:0] icmp_ln307_21_fu_3149_p2;
wire   [0:0] icmp_ln307_20_fu_3143_p2;
wire   [7:0] tmp_94_fu_3129_p4;
wire   [22:0] trunc_ln307_11_fu_3139_p1;
wire   [0:0] icmp_ln307_23_fu_3167_p2;
wire   [0:0] icmp_ln307_22_fu_3161_p2;
wire   [0:0] or_ln307_10_fu_3155_p2;
wire   [0:0] or_ln307_11_fu_3173_p2;
wire   [0:0] and_ln307_10_fu_3179_p2;
wire   [31:0] bitcast_ln307_12_fu_3207_p1;
wire   [31:0] bitcast_ln307_13_fu_3224_p1;
wire   [7:0] tmp_98_fu_3210_p4;
wire   [22:0] trunc_ln307_12_fu_3220_p1;
wire   [0:0] icmp_ln307_25_fu_3247_p2;
wire   [0:0] icmp_ln307_24_fu_3241_p2;
wire   [7:0] tmp_99_fu_3227_p4;
wire   [22:0] trunc_ln307_13_fu_3237_p1;
wire   [0:0] icmp_ln307_27_fu_3265_p2;
wire   [0:0] icmp_ln307_26_fu_3259_p2;
wire   [0:0] or_ln307_12_fu_3253_p2;
wire   [0:0] or_ln307_13_fu_3271_p2;
wire   [0:0] and_ln307_12_fu_3277_p2;
wire   [31:0] bitcast_ln307_14_fu_3296_p1;
wire   [31:0] bitcast_ln307_15_fu_3314_p1;
wire   [7:0] tmp_103_fu_3300_p4;
wire   [22:0] trunc_ln307_14_fu_3310_p1;
wire   [0:0] icmp_ln307_29_fu_3338_p2;
wire   [0:0] icmp_ln307_28_fu_3332_p2;
wire   [7:0] tmp_104_fu_3318_p4;
wire   [22:0] trunc_ln307_15_fu_3328_p1;
wire   [0:0] icmp_ln307_31_fu_3356_p2;
wire   [0:0] icmp_ln307_30_fu_3350_p2;
wire   [0:0] or_ln307_14_fu_3344_p2;
wire   [0:0] or_ln307_15_fu_3362_p2;
wire   [0:0] and_ln307_14_fu_3368_p2;
wire   [31:0] bitcast_ln311_fu_3387_p1;
wire   [7:0] tmp_20_fu_3390_p4;
wire   [22:0] trunc_ln311_fu_3400_p1;
wire   [0:0] icmp_ln311_1_fu_3410_p2;
wire   [0:0] icmp_ln311_fu_3404_p2;
wire   [0:0] or_ln311_fu_3416_p2;
wire   [0:0] and_ln311_fu_3422_p2;
wire   [31:0] bitcast_ln311_1_fu_3442_p1;
wire   [7:0] tmp_76_fu_3445_p4;
wire   [22:0] trunc_ln311_1_fu_3455_p1;
wire   [0:0] icmp_ln311_3_fu_3465_p2;
wire   [0:0] icmp_ln311_2_fu_3459_p2;
wire   [0:0] or_ln311_1_fu_3471_p2;
wire   [0:0] and_ln311_1_fu_3477_p2;
wire   [31:0] bitcast_ln311_2_fu_3497_p1;
wire   [7:0] tmp_81_fu_3500_p4;
wire   [22:0] trunc_ln311_2_fu_3510_p1;
wire   [0:0] icmp_ln311_5_fu_3520_p2;
wire   [0:0] icmp_ln311_4_fu_3514_p2;
wire   [0:0] or_ln311_2_fu_3526_p2;
wire   [0:0] and_ln311_2_fu_3532_p2;
wire   [31:0] bitcast_ln311_3_fu_3552_p1;
wire   [7:0] tmp_86_fu_3555_p4;
wire   [22:0] trunc_ln311_3_fu_3565_p1;
wire   [0:0] icmp_ln311_7_fu_3575_p2;
wire   [0:0] icmp_ln311_6_fu_3569_p2;
wire   [0:0] or_ln311_3_fu_3581_p2;
wire   [0:0] and_ln311_3_fu_3587_p2;
wire   [31:0] bitcast_ln311_4_fu_3607_p1;
wire   [7:0] tmp_91_fu_3610_p4;
wire   [22:0] trunc_ln311_4_fu_3620_p1;
wire   [0:0] icmp_ln311_9_fu_3630_p2;
wire   [0:0] icmp_ln311_8_fu_3624_p2;
wire   [0:0] or_ln311_4_fu_3636_p2;
wire   [0:0] and_ln311_4_fu_3642_p2;
wire   [31:0] bitcast_ln311_5_fu_3655_p1;
wire   [7:0] tmp_96_fu_3658_p4;
wire   [22:0] trunc_ln311_5_fu_3668_p1;
wire   [0:0] icmp_ln311_11_fu_3678_p2;
wire   [0:0] icmp_ln311_10_fu_3672_p2;
wire   [0:0] or_ln311_5_fu_3684_p2;
wire   [0:0] and_ln311_5_fu_3690_p2;
wire   [31:0] bitcast_ln311_6_fu_3717_p1;
wire   [7:0] tmp_101_fu_3720_p4;
wire   [22:0] trunc_ln311_6_fu_3730_p1;
wire   [0:0] icmp_ln311_13_fu_3740_p2;
wire   [0:0] icmp_ln311_12_fu_3734_p2;
wire   [0:0] or_ln311_6_fu_3746_p2;
wire   [0:0] and_ln311_6_fu_3752_p2;
wire   [31:0] bitcast_ln311_7_fu_3765_p1;
wire   [7:0] tmp_106_fu_3768_p4;
wire   [22:0] trunc_ln311_7_fu_3778_p1;
wire   [0:0] icmp_ln311_15_fu_3788_p2;
wire   [0:0] icmp_ln311_14_fu_3782_p2;
wire   [0:0] or_ln311_7_fu_3794_p2;
wire   [0:0] and_ln311_7_fu_3800_p2;
wire   [31:0] bitcast_ln317_fu_3813_p1;
wire   [7:0] tmp_108_fu_3816_p4;
wire   [22:0] trunc_ln317_fu_3826_p1;
wire   [0:0] icmp_ln317_1_fu_3836_p2;
wire   [0:0] icmp_ln317_fu_3830_p2;
wire   [0:0] or_ln317_fu_3842_p2;
wire   [31:0] bitcast_ln321_fu_3853_p1;
wire   [31:0] xor_ln321_fu_3857_p2;
wire   [0:0] and_ln317_fu_3848_p2;
wire   [31:0] sc_fu_3863_p1;
wire   [31:0] bitcast_ln325_fu_3907_p1;
wire   [31:0] bitcast_ln325_1_fu_3924_p1;
wire   [7:0] tmp_110_fu_3910_p4;
wire   [22:0] trunc_ln325_fu_3920_p1;
wire   [0:0] icmp_ln325_2_fu_3947_p2;
wire   [0:0] icmp_ln325_1_fu_3941_p2;
wire   [7:0] tmp_111_fu_3927_p4;
wire   [22:0] trunc_ln325_1_fu_3937_p1;
wire   [0:0] icmp_ln325_4_fu_3965_p2;
wire   [0:0] icmp_ln325_3_fu_3959_p2;
wire   [0:0] or_ln325_1_fu_3953_p2;
wire   [0:0] or_ln325_2_fu_3971_p2;
wire   [0:0] and_ln325_fu_3977_p2;
wire   [0:0] icmp_ln325_fu_3901_p2;
wire   [0:0] and_ln325_1_fu_3983_p2;
wire   [0:0] or_ln325_fu_3989_p2;
wire   [31:0] bitcast_ln338_fu_4040_p1;
wire   [31:0] bitcast_ln338_1_fu_4057_p1;
wire   [7:0] tmp_113_fu_4043_p4;
wire   [22:0] trunc_ln338_fu_4053_p1;
wire   [0:0] icmp_ln338_1_fu_4080_p2;
wire   [0:0] icmp_ln338_fu_4074_p2;
wire   [7:0] tmp_114_fu_4060_p4;
wire   [22:0] trunc_ln338_1_fu_4070_p1;
wire   [0:0] icmp_ln338_3_fu_4098_p2;
wire   [0:0] icmp_ln338_2_fu_4092_p2;
wire   [0:0] or_ln338_1_fu_4086_p2;
wire   [0:0] or_ln338_2_fu_4104_p2;
wire   [0:0] and_ln338_fu_4110_p2;
wire   [0:0] tmp_123_fu_4033_p3;
wire   [0:0] and_ln338_1_fu_4116_p2;
wire   [0:0] or_ln338_fu_4122_p2;
wire   [31:0] score_2_fu_4128_p3;
wire   [31:0] merge_2_5_fu_4134_p3;
wire   [31:0] merge_1_5_fu_4140_p3;
reg   [1:0] grp_fu_1004_opcode;
wire    ap_block_pp0_stage1_00001;
wire    ap_block_pp0_stage3_00001;
wire    ap_block_pp0_stage4_00001;
wire    ap_block_pp0_stage5_00001;
wire    ap_block_pp0_stage6_00001;
wire    ap_block_pp0_stage7_00001;
wire    ap_block_pp0_stage0_00001;
wire    ap_block_pp0_stage2_00001;
reg   [1:0] grp_fu_1024_opcode;
reg   [1:0] grp_fu_1029_opcode;
reg   [4:0] grp_fu_1054_opcode;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_idle_pp0_0to4;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg    ap_loop_exit_ready_pp0_iter5_reg;
reg   [7:0] ap_NS_fsm;
wire    ap_block_pp0_stage0_subdone;
reg    ap_idle_pp0_1to5;
reg    ap_done_pending_pp0;
wire    ap_block_pp0_stage1_subdone;
wire    ap_block_pp0_stage2_subdone;
wire    ap_block_pp0_stage3_subdone;
wire    ap_block_pp0_stage4_subdone;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 8'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
#0 ap_done_reg = 1'b0;
end

run_fsub_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fsub_32ns_32ns_32_4_full_dsp_1_U20(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1008_p0),
    .din1(grp_fu_1008_p1),
    .ce(1'b1),
    .dout(grp_fu_1008_p2)
);

run_fsub_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fsub_32ns_32ns_32_4_full_dsp_1_U21(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1012_p0),
    .din1(grp_fu_1012_p1),
    .ce(1'b1),
    .dout(grp_fu_1012_p2)
);

run_fsub_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fsub_32ns_32ns_32_4_full_dsp_1_U22(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1016_p0),
    .din1(grp_fu_1016_p1),
    .ce(1'b1),
    .dout(grp_fu_1016_p2)
);

run_fsub_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fsub_32ns_32ns_32_4_full_dsp_1_U23(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1020_p0),
    .din1(grp_fu_1020_p1),
    .ce(1'b1),
    .dout(grp_fu_1020_p2)
);

run_faddfsub_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
faddfsub_32ns_32ns_32_4_full_dsp_1_U24(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1024_p0),
    .din1(grp_fu_1024_p1),
    .opcode(grp_fu_1024_opcode),
    .ce(1'b1),
    .dout(grp_fu_1024_p2)
);

run_faddfsub_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
faddfsub_32ns_32ns_32_4_full_dsp_1_U25(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1029_p0),
    .din1(grp_fu_1029_p1),
    .opcode(grp_fu_1029_opcode),
    .ce(1'b1),
    .dout(grp_fu_1029_p2)
);

run_fadd_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_4_full_dsp_1_U26(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(reg_1338),
    .din1(mul_5_reg_5204_pp0_iter2_reg),
    .ce(1'b1),
    .dout(grp_fu_1033_p2)
);

run_fmul_32ns_32ns_32_2_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_2_max_dsp_1_U28(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1041_p0),
    .din1(grp_fu_1041_p1),
    .ce(1'b1),
    .dout(grp_fu_1041_p2)
);

run_fcmp_32ns_32ns_1_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
fcmp_32ns_32ns_1_2_no_dsp_1_U31(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1054_p0),
    .din1(grp_fu_1054_p1),
    .ce(1'b1),
    .opcode(grp_fu_1054_opcode),
    .dout(grp_fu_1054_p2)
);

run_mux_21_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 1 ),
    .dout_WIDTH( 32 ))
mux_21_32_1_1_U32(
    .din0(regions_center_0_q1),
    .din1(regions_center_1_q1),
    .din2(grp_fu_1059_p3),
    .dout(grp_fu_1059_p4)
);

run_mux_21_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 1 ),
    .dout_WIDTH( 32 ))
mux_21_32_1_1_U33(
    .din0(regions_center_0_q0),
    .din1(regions_center_1_q0),
    .din2(trunc_ln260_reg_4276),
    .dout(grp_fu_1068_p4)
);

run_mux_21_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 1 ),
    .dout_WIDTH( 32 ))
mux_21_32_1_1_U34(
    .din0(regions_max_0_q1),
    .din1(regions_max_1_q1),
    .din2(grp_fu_1077_p3),
    .dout(grp_fu_1077_p4)
);

run_mux_21_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 1 ),
    .dout_WIDTH( 32 ))
mux_21_32_1_1_U35(
    .din0(regions_min_0_q1),
    .din1(regions_min_1_q1),
    .din2(grp_fu_1086_p3),
    .dout(grp_fu_1086_p4)
);

run_mux_21_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 1 ),
    .dout_WIDTH( 32 ))
mux_21_32_1_1_U36(
    .din0(regions_max_0_q0),
    .din1(regions_max_1_q0),
    .din2(trunc_ln260_reg_4276),
    .dout(grp_fu_1096_p4)
);

run_mux_21_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 1 ),
    .dout_WIDTH( 32 ))
mux_21_32_1_1_U37(
    .din0(regions_min_0_q0),
    .din1(regions_min_1_q0),
    .din2(trunc_ln260_reg_4276),
    .dout(grp_fu_1105_p4)
);

run_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage7),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage5_subdone) & (ap_loop_exit_ready_pp0_iter5_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage7_subdone) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage7_subdone) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage7_subdone) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage7_subdone) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if (((1'b1 == ap_condition_exit_pp0_iter5_stage5) | ((1'b0 == ap_block_pp0_stage6_subdone) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)))) begin
            ap_enable_reg_pp0_iter5 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage7_subdone) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to4 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter5_stage5))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to4 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter5_stage5))) begin
        ap_loop_exit_ready_pp0_iter2_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to4 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter5_stage5))) begin
        ap_loop_exit_ready_pp0_iter3_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to4 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter5_stage5))) begin
        ap_loop_exit_ready_pp0_iter4_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage6_subdone) & (ap_loop_exit_ready_pp0_iter4_reg == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((ap_idle_pp0_0to4 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter5_stage5)))) begin
        ap_loop_exit_ready_pp0_iter5_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        k_real_1_fu_120 <= 32'd1;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln1072_fu_1411_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        k_real_1_fu_120 <= k_real_3_fu_1734_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        merge_1_fu_104 <= 32'd4294967295;
    end else if (((1'b0 == ap_block_pp0_stage6_11001) & (icmp_ln1072_reg_4272_pp0_iter5_reg == 1'd1) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        merge_1_fu_104 <= merge_1_6_fu_4158_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        merge_2_fu_108 <= 32'd4294967295;
    end else if (((1'b0 == ap_block_pp0_stage6_11001) & (icmp_ln1072_reg_4272_pp0_iter5_reg == 1'd1) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        merge_2_fu_108 <= merge_2_6_fu_4152_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        score_fu_112 <= 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage6_11001) & (icmp_ln1072_reg_4272_pp0_iter5_reg == 1'd1) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        score_fu_112 <= score_3_fu_4146_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            tmp_other_1_fu_116 <= 32'd0;
        end else if (((icmp_ln1072_reg_4272 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
            tmp_other_1_fu_116 <= i_real_fu_3196_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        tmp_other_fu_128 <= 32'd4294967295;
    end else if (((1'b0 == ap_block_pp0_stage5_11001) & (icmp_ln1072_reg_4272_pp0_iter5_reg == 1'd1) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        tmp_other_fu_128 <= tmp_other_5_fu_4009_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        tmp_score_fu_124 <= 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage5_11001) & (icmp_ln1072_reg_4272_pp0_iter5_reg == 1'd1) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        tmp_score_fu_124 <= tmp_score_3_fu_4016_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1072_reg_4272 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        and_ln307_11_reg_5048 <= and_ln307_11_fu_3185_p2;
        i_real_4_reg_5081 <= i_real_4_fu_3191_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1072_reg_4272 == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        and_ln307_13_reg_5101 <= and_ln307_13_fu_3283_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln1072_reg_4272_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        and_ln307_15_reg_5133 <= and_ln307_15_fu_3374_p2;
        ov_2_reg_5116 <= ov_2_fu_3289_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1072_reg_4272 == 1'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        and_ln307_1_reg_4660 <= and_ln307_1_fu_2167_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1072_reg_4272 == 1'd1) & (1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        and_ln307_3_reg_4725 <= and_ln307_3_fu_2371_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1072_reg_4272 == 1'd1) & (1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        and_ln307_5_reg_4818 <= and_ln307_5_fu_2573_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1072_reg_4272 == 1'd1) & (1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        and_ln307_7_reg_4893 <= and_ln307_7_fu_2777_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1072_reg_4272 == 1'd1) & (1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        and_ln307_9_reg_4958 <= and_ln307_9_fu_2981_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1072_reg_4272 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        d1_2_reg_5028 <= grp_fu_1008_p2;
        d2_2_reg_5033 <= grp_fu_1012_p2;
        mul_reg_5023 <= grp_fu_1031_p_dout0;
        sub71_2_reg_5038 <= grp_fu_1016_p2;
        sub83_2_reg_5043 <= grp_fu_1020_p2;
        tmp_59_reg_5053 <= grp_fu_1059_p4;
        tmp_60_reg_5058 <= grp_fu_1068_p4;
        tmp_62_reg_5063 <= grp_fu_1086_p4;
        tmp_64_reg_5072 <= grp_fu_1105_p4;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1072_reg_4272 == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        d1_3_reg_5091 <= grp_fu_1008_p2;
        mul_1_reg_5086 <= grp_fu_1031_p_dout0;
        sub83_3_reg_5096 <= grp_fu_1020_p2;
        tmp_65_reg_5106 <= grp_fu_1059_p4;
        tmp_66_reg_5111 <= grp_fu_1068_p4;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln1072_reg_4272_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        d1_6_reg_5177 <= grp_fu_1012_p2;
        d2_6_reg_5182 <= grp_fu_1016_p2;
        distance_reg_5155 <= grp_fu_1025_p_dout0;
        mul_4_reg_5172 <= grp_fu_1031_p_dout0;
        sub71_6_reg_5187 <= grp_fu_1020_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln1072_reg_4272_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        d2_7_reg_5209 <= grp_fu_1020_p2;
        mul_5_reg_5204 <= grp_fu_1031_p_dout0;
        sub71_7_reg_5214 <= grp_fu_1024_p2;
        sub83_7_reg_5219 <= grp_fu_1029_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln1072_reg_4272_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        d_7_reg_5236 <= grp_fu_1029_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln1072_reg_4272_pp0_iter2_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        distance_3_reg_5303 <= grp_fu_1029_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1072_reg_4272_pp0_iter3_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        distance_5_reg_5315 <= grp_fu_1033_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage7_11001) & (icmp_ln1072_reg_4272_pp0_iter4_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        distance_6_reg_5325 <= grp_fu_1029_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        i_real_3_reg_4264 <= tmp_other_1_fu_116;
        i_real_3_reg_4264_pp0_iter1_reg <= i_real_3_reg_4264;
        i_real_3_reg_4264_pp0_iter2_reg <= i_real_3_reg_4264_pp0_iter1_reg;
        i_real_3_reg_4264_pp0_iter3_reg <= i_real_3_reg_4264_pp0_iter2_reg;
        i_real_3_reg_4264_pp0_iter4_reg <= i_real_3_reg_4264_pp0_iter3_reg;
        i_real_3_reg_4264_pp0_iter5_reg <= i_real_3_reg_4264_pp0_iter4_reg;
        icmp_ln1064_reg_4403_pp0_iter1_reg <= icmp_ln1064_reg_4403;
        icmp_ln1064_reg_4403_pp0_iter2_reg <= icmp_ln1064_reg_4403_pp0_iter1_reg;
        icmp_ln1064_reg_4403_pp0_iter3_reg <= icmp_ln1064_reg_4403_pp0_iter2_reg;
        icmp_ln1064_reg_4403_pp0_iter4_reg <= icmp_ln1064_reg_4403_pp0_iter3_reg;
        icmp_ln1064_reg_4403_pp0_iter5_reg <= icmp_ln1064_reg_4403_pp0_iter4_reg;
        icmp_ln1072_reg_4272 <= icmp_ln1072_fu_1411_p2;
        icmp_ln1072_reg_4272_pp0_iter1_reg <= icmp_ln1072_reg_4272;
        icmp_ln1072_reg_4272_pp0_iter2_reg <= icmp_ln1072_reg_4272_pp0_iter1_reg;
        icmp_ln1072_reg_4272_pp0_iter3_reg <= icmp_ln1072_reg_4272_pp0_iter2_reg;
        icmp_ln1072_reg_4272_pp0_iter4_reg <= icmp_ln1072_reg_4272_pp0_iter3_reg;
        icmp_ln1072_reg_4272_pp0_iter5_reg <= icmp_ln1072_reg_4272_pp0_iter4_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        i_real_4_reg_5081_pp0_iter2_reg <= i_real_4_reg_5081;
        i_real_4_reg_5081_pp0_iter3_reg <= i_real_4_reg_5081_pp0_iter2_reg;
        i_real_4_reg_5081_pp0_iter4_reg <= i_real_4_reg_5081_pp0_iter3_reg;
        i_real_4_reg_5081_pp0_iter5_reg <= i_real_4_reg_5081_pp0_iter4_reg;
        tmp_109_reg_5320_pp0_iter5_reg <= tmp_109_reg_5320;
        zext_ln252_1_cast_reg_4234[8 : 0] <= zext_ln252_1_cast_fu_1353_p1[8 : 0];
        zext_ln252_2_cast_reg_4240[8 : 0] <= zext_ln252_2_cast_fu_1357_p1[8 : 0];
        zext_ln252_3_cast_reg_4246[8 : 0] <= zext_ln252_3_cast_fu_1361_p1[8 : 0];
        zext_ln252_4_cast_reg_4252[8 : 0] <= zext_ln252_4_cast_fu_1365_p1[8 : 0];
        zext_ln252_5_cast_reg_4258[8 : 0] <= zext_ln252_5_cast_fu_1369_p1[8 : 0];
        zext_ln252_cast_reg_4228[8 : 0] <= zext_ln252_cast_fu_1349_p1[8 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln1072_fu_1411_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        icmp_ln1064_reg_4403 <= icmp_ln1064_fu_1716_p2;
        trunc_ln260_reg_4276 <= trunc_ln260_fu_1420_p1;
        trunc_ln299_1_reg_4333 <= trunc_ln299_1_fu_1553_p1;
        trunc_ln299_2_reg_4383 <= trunc_ln299_2_fu_1677_p1;
        trunc_ln299_3_reg_4393 <= trunc_ln299_3_fu_1699_p1;
        trunc_ln299_reg_4323 <= trunc_ln299_fu_1531_p1;
        trunc_ln304_1_reg_4293 <= trunc_ln304_1_fu_1465_p1;
        trunc_ln304_2_reg_4303 <= trunc_ln304_2_fu_1487_p1;
        trunc_ln304_3_reg_4313 <= trunc_ln304_3_fu_1509_p1;
        trunc_ln304_reg_4283 <= trunc_ln304_fu_1443_p1;
        trunc_ln305_1_reg_4353 <= trunc_ln305_1_fu_1611_p1;
        trunc_ln305_2_reg_4363 <= trunc_ln305_2_fu_1633_p1;
        trunc_ln305_3_reg_4373 <= trunc_ln305_3_fu_1655_p1;
        trunc_ln305_reg_4343 <= trunc_ln305_fu_1589_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        merge_1_1_reg_5344 <= merge_1_fu_104;
        merge_2_1_reg_5351 <= merge_2_fu_108;
        mul_5_reg_5204_pp0_iter2_reg <= mul_5_reg_5204;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln1072_reg_4272_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        mul_2_reg_5123 <= grp_fu_1031_p_dout0;
        sub83_4_reg_5128 <= grp_fu_1024_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln1072_reg_4272_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        mul_3_reg_5145 <= grp_fu_1031_p_dout0;
        sub83_5_reg_5150 <= grp_fu_1024_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        mul_3_reg_5145_pp0_iter2_reg <= mul_3_reg_5145;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        mul_4_reg_5172_pp0_iter2_reg <= mul_4_reg_5172;
        ov_31_reg_5298_pp0_iter3_reg <= ov_31_reg_5298;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln1072_reg_4272_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        mul_6_reg_5259 <= grp_fu_1041_p2;
        overlap_1_reg_5242 <= grp_fu_1031_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        mul_6_reg_5259_pp0_iter2_reg <= mul_6_reg_5259;
        mul_6_reg_5259_pp0_iter3_reg <= mul_6_reg_5259_pp0_iter2_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln1072_reg_4272_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        mul_7_reg_5281 <= grp_fu_1041_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        mul_7_reg_5281_pp0_iter3_reg <= mul_7_reg_5281;
        mul_7_reg_5281_pp0_iter4_reg <= mul_7_reg_5281_pp0_iter3_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (icmp_ln1072_reg_4272_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        ov_10_reg_5165 <= ov_10_fu_3435_p3;
        ov_32_reg_5160 <= ov_32_fu_3428_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage6_11001) & (icmp_ln1072_reg_4272_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        ov_11_reg_5224 <= ov_11_fu_3538_p3;
        ov_18_reg_5229 <= ov_18_fu_3545_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (icmp_ln1072_reg_4272_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        ov_14_reg_5197 <= ov_14_fu_3490_p3;
        ov_7_reg_5192 <= ov_7_fu_3483_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage7_11001) & (icmp_ln1072_reg_4272_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        ov_15_reg_5247 <= ov_15_fu_3593_p3;
        ov_22_reg_5252 <= ov_22_fu_3600_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1072_reg_4272_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ov_19_reg_5264 <= ov_19_fu_3648_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln1072_reg_4272_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ov_23_reg_5269 <= ov_23_fu_3696_p3;
        ov_26_reg_5274 <= ov_26_fu_3703_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (icmp_ln1072_reg_4272_pp0_iter2_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        ov_27_reg_5293 <= ov_27_fu_3758_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln1072_reg_4272_pp0_iter2_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ov_30_reg_5286 <= ov_30_fu_3710_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (icmp_ln1072_reg_4272_pp0_iter2_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        ov_31_reg_5298 <= ov_31_fu_3806_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (icmp_ln1072_reg_4272_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        ov_6_reg_5138 <= ov_6_fu_3380_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage6_11001) & (icmp_ln1072_reg_4272_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        overlap_7_reg_5308 <= grp_fu_1031_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        overlap_7_reg_5308_pp0_iter4_reg <= overlap_7_reg_5308;
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln1072_reg_4272 == 1'd1) & (1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((icmp_ln1072_reg_4272 == 1'd1) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        reg_1115 <= grp_fu_1059_p4;
        reg_1121 <= grp_fu_1068_p4;
        reg_1127 <= grp_fu_1077_p4;
        reg_1133 <= grp_fu_1086_p4;
        reg_1144 <= grp_fu_1096_p4;
        reg_1150 <= grp_fu_1105_p4;
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln1072_reg_4272 == 1'd1) & (1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((icmp_ln1072_reg_4272 == 1'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        reg_1161 <= grp_fu_1059_p4;
        reg_1167 <= grp_fu_1068_p4;
        reg_1173 <= grp_fu_1077_p4;
        reg_1179 <= grp_fu_1086_p4;
        reg_1190 <= grp_fu_1096_p4;
        reg_1196 <= grp_fu_1105_p4;
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln1072_reg_4272 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln1072_reg_4272 == 1'd1) & (1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
        reg_1207 <= grp_fu_1077_p4;
        reg_1213 <= grp_fu_1096_p4;
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln1072_reg_4272 == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((icmp_ln1072_reg_4272 == 1'd1) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)))) begin
        reg_1219 <= grp_fu_1077_p4;
        reg_1225 <= grp_fu_1086_p4;
        reg_1235 <= grp_fu_1096_p4;
        reg_1241 <= grp_fu_1105_p4;
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln1072_reg_4272 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln1072_reg_4272 == 1'd1) & (1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)))) begin
        reg_1251 <= grp_fu_1025_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln1072_reg_4272 == 1'd1) & (1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln1072_reg_4272_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        reg_1257 <= grp_fu_1008_p2;
        reg_1264 <= grp_fu_1012_p2;
        reg_1270 <= grp_fu_1016_p2;
        reg_1276 <= grp_fu_1020_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln1072_reg_4272 == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((icmp_ln1072_reg_4272 == 1'd1) & (1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)))) begin
        reg_1282 <= grp_fu_1025_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln1072_reg_4272_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln1072_reg_4272_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((icmp_ln1072_reg_4272 == 1'd1) & (1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)))) begin
        reg_1288 <= grp_fu_1008_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln1072_reg_4272_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((icmp_ln1072_reg_4272 == 1'd1) & (1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)))) begin
        reg_1297 <= grp_fu_1012_p2;
        reg_1303 <= grp_fu_1016_p2;
        reg_1309 <= grp_fu_1020_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'd0 == and_ln307_13_reg_5101) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln1072_reg_4272_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((icmp_ln1072_reg_4272 == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        reg_1315 <= grp_fu_1012_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln1072_reg_4272_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((icmp_ln1072_reg_4272 == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        reg_1321 <= grp_fu_1016_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln1072_reg_4272_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage4_11001) & (icmp_ln1072_reg_4272_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
        reg_1327 <= grp_fu_1024_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln1072_reg_4272_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (icmp_ln1072_reg_4272_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage3_11001) & (icmp_ln1072_reg_4272_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        reg_1333 <= grp_fu_1041_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln1072_reg_4272_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd1 == and_ln307_15_reg_5133)) | ((1'b0 == ap_block_pp0_stage4_11001) & (icmp_ln1072_reg_4272_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
        reg_1338 <= grp_fu_1029_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln1072_reg_4272_pp0_iter2_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage4_11001) & (icmp_ln1072_reg_4272_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
        reg_1343 <= grp_fu_1041_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (icmp_ln1072_reg_4272_pp0_iter5_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        sc_2_reg_5330 <= sc_2_fu_3867_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (icmp_ln1072_reg_4272_pp0_iter5_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        score_load_reg_5357 <= score_fu_112;
        tmp_other_6_reg_5365 <= tmp_other_6_fu_3995_p3;
        tmp_score_4_reg_5370 <= tmp_score_4_fu_4002_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (icmp_ln1072_reg_4272_pp0_iter3_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_109_reg_5320 <= grp_fu_1054_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1072_reg_4272 == 1'd1) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        tmp_169_cast_reg_4420[11 : 3] <= tmp_169_cast_fu_1753_p3[11 : 3];
        tmp_171_cast_reg_4435[11 : 3] <= tmp_171_cast_fu_1771_p3[11 : 3];
        tmp_173_cast_reg_4450[11 : 3] <= tmp_173_cast_fu_1789_p3[11 : 3];
        tmp_175_cast_reg_4465[11 : 3] <= tmp_175_cast_fu_1807_p3[11 : 3];
        tmp_177_cast_reg_4480[11 : 3] <= tmp_177_cast_fu_1825_p3[11 : 3];
        tmp_179_cast_reg_4495[11 : 3] <= tmp_179_cast_fu_1843_p3[11 : 3];
        tmp_181_cast_reg_4510[11 : 3] <= tmp_181_cast_fu_1861_p3[11 : 3];
        tmp_183_cast_reg_4525[11 : 3] <= tmp_183_cast_fu_1879_p3[11 : 3];
        tmp_185_cast_reg_4540[11 : 3] <= tmp_185_cast_fu_1897_p3[11 : 3];
        tmp_187_cast_reg_4555[11 : 3] <= tmp_187_cast_fu_1915_p3[11 : 3];
        tmp_189_cast_reg_4570[11 : 3] <= tmp_189_cast_fu_1933_p3[11 : 3];
        tmp_191_cast_reg_4585[11 : 3] <= tmp_191_cast_fu_1951_p3[11 : 3];
        trunc_ln260_1_reg_4413 <= trunc_ln260_1_fu_1747_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1072_reg_4272 == 1'd1) & (1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        tmp_35_reg_4730 <= grp_fu_1059_p4;
        tmp_36_reg_4735 <= grp_fu_1068_p4;
        tmp_38_reg_4740 <= grp_fu_1086_p4;
        tmp_40_reg_4749 <= grp_fu_1105_p4;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1072_reg_4272 == 1'd1) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        tmp_41_reg_4823 <= grp_fu_1059_p4;
        tmp_42_reg_4828 <= grp_fu_1068_p4;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (icmp_ln1072_reg_4272_pp0_iter5_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        tmp_score_load_reg_5337 <= tmp_score_fu_124;
    end
end

always @ (*) begin
    if (((icmp_ln1072_reg_4272 == 1'd0) & (1'b0 == ap_block_pp0_stage7_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        ap_condition_exit_pp0_iter0_stage7 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage7 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage5_subdone) & (icmp_ln1072_reg_4272_pp0_iter5_reg == 1'd0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        ap_condition_exit_pp0_iter5_stage5 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter5_stage5 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage5_subdone) & (ap_loop_exit_ready_pp0_iter5_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (~((ap_loop_exit_ready == 1'b0) & (ap_loop_exit_ready_pp0_iter5_reg == 1'b0) & (ap_loop_exit_ready_pp0_iter4_reg == 1'b0) & (ap_loop_exit_ready_pp0_iter3_reg == 1'b0) & (ap_loop_exit_ready_pp0_iter2_reg == 1'b0) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b0))) begin
        ap_done_pending_pp0 = 1'b1;
    end else begin
        ap_done_pending_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start_int;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (ap_start_int == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to4 = 1'b1;
    end else begin
        ap_idle_pp0_0to4 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0_1to5 = 1'b1;
    end else begin
        ap_idle_pp0_1to5 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage7_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_00001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln1072_reg_4272_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'd1 == and_ln307_7_reg_4893)) | ((icmp_ln1072_reg_4272 == 1'd1) & (1'b0 == ap_block_pp0_stage0_00001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == and_ln307_3_reg_4725)) | ((icmp_ln1072_reg_4272 == 1'd1) & (1'b0 == ap_block_pp0_stage7_00001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'd1 == and_ln307_1_reg_4660)) | ((icmp_ln1072_reg_4272 == 1'd1) & (1'b0 == ap_block_pp0_stage6_00001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((icmp_ln1072_reg_4272 == 1'd1) & (1'b0 == ap_block_pp0_stage5_00001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((icmp_ln1072_reg_4272 == 1'd1) & (1'b0 == ap_block_pp0_stage4_00001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((icmp_ln1072_reg_4272 == 1'd1) & (1'b0 == ap_block_pp0_stage3_00001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'd0 == and_ln307_7_reg_4893) & (1'b0 == ap_block_pp0_stage2_00001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln1072_reg_4272_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'd0 == and_ln307_3_reg_4725) & (icmp_ln1072_reg_4272 == 1'd1) & (1'b0 == ap_block_pp0_stage0_00001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'd0 == and_ln307_1_reg_4660) & (icmp_ln1072_reg_4272 == 1'd1) & (1'b0 == ap_block_pp0_stage7_00001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)))) begin
        grp_fu_1004_opcode = 2'd1;
    end else if (((icmp_ln1072_reg_4272 == 1'd1) & (1'b0 == ap_block_pp0_stage1_00001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1004_opcode = 2'd0;
    end else begin
        grp_fu_1004_opcode = 'bx;
    end
end

always @ (*) begin
    if (((1'd0 == and_ln307_7_reg_4893) & (1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln1072_reg_4272_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1004_p0 = reg_1315;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln1072_reg_4272_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'd1 == and_ln307_7_reg_4893))) begin
        grp_fu_1004_p0 = d1_3_reg_5091;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1004_p0 = mul_reg_5023;
    end else if (((1'd0 == and_ln307_3_reg_4725) & (icmp_ln1072_reg_4272 == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1004_p0 = reg_1297;
    end else if (((icmp_ln1072_reg_4272 == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == and_ln307_3_reg_4725))) begin
        grp_fu_1004_p0 = reg_1288;
    end else if (((1'd0 == and_ln307_1_reg_4660) & (icmp_ln1072_reg_4272 == 1'd1) & (1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_1004_p0 = reg_1264;
    end else if (((icmp_ln1072_reg_4272 == 1'd1) & (1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'd1 == and_ln307_1_reg_4660))) begin
        grp_fu_1004_p0 = reg_1257;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_1004_p0 = tmp_41_reg_4823;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_1004_p0 = tmp_35_reg_4730;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_1004_p0 = reg_1161;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_1004_p0 = reg_1115;
    end else begin
        grp_fu_1004_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'd0 == and_ln307_7_reg_4893) & (1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln1072_reg_4272_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1004_p1 = sub83_3_reg_5096;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln1072_reg_4272_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'd1 == and_ln307_7_reg_4893))) begin
        grp_fu_1004_p1 = reg_1321;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1004_p1 = 32'd0;
    end else if (((1'd0 == and_ln307_3_reg_4725) & (icmp_ln1072_reg_4272 == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1004_p1 = reg_1309;
    end else if (((icmp_ln1072_reg_4272 == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == and_ln307_3_reg_4725))) begin
        grp_fu_1004_p1 = reg_1303;
    end else if (((1'd0 == and_ln307_1_reg_4660) & (icmp_ln1072_reg_4272 == 1'd1) & (1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_1004_p1 = reg_1276;
    end else if (((icmp_ln1072_reg_4272 == 1'd1) & (1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'd1 == and_ln307_1_reg_4660))) begin
        grp_fu_1004_p1 = reg_1270;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_1004_p1 = tmp_42_reg_4828;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_1004_p1 = tmp_36_reg_4735;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_1004_p1 = reg_1167;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_1004_p1 = reg_1121;
    end else begin
        grp_fu_1004_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1008_p0 = tmp_59_reg_5053;
    end else if (((1'd0 == and_ln307_5_reg_4818) & (icmp_ln1072_reg_4272 == 1'd1) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1008_p0 = d2_2_reg_5033;
    end else if (((icmp_ln1072_reg_4272 == 1'd1) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd1 == and_ln307_5_reg_4818))) begin
        grp_fu_1008_p0 = d1_2_reg_5028;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1008_p0 = reg_1161;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_1008_p0 = reg_1115;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_1008_p0 = reg_1219;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_1008_p0 = reg_1207;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_1008_p0 = reg_1173;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_1008_p0 = reg_1127;
    end else begin
        grp_fu_1008_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1008_p1 = tmp_60_reg_5058;
    end else if (((1'd0 == and_ln307_5_reg_4818) & (icmp_ln1072_reg_4272 == 1'd1) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1008_p1 = sub83_2_reg_5043;
    end else if (((icmp_ln1072_reg_4272 == 1'd1) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd1 == and_ln307_5_reg_4818))) begin
        grp_fu_1008_p1 = sub71_2_reg_5038;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1008_p1 = reg_1167;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_1008_p1 = reg_1121;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_1008_p1 = reg_1225;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_1008_p1 = tmp_38_reg_4740;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_1008_p1 = reg_1179;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_1008_p1 = reg_1133;
    end else begin
        grp_fu_1008_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1012_p0 = tmp_62_reg_5063;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1012_p0 = reg_1207;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1012_p0 = reg_1173;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_1012_p0 = reg_1127;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_1012_p0 = reg_1235;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_1012_p0 = reg_1213;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_1012_p0 = reg_1190;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_1012_p0 = reg_1144;
    end else begin
        grp_fu_1012_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1012_p1 = tmp_64_reg_5072;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1012_p1 = tmp_62_reg_5063;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1012_p1 = reg_1179;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_1012_p1 = reg_1133;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_1012_p1 = reg_1241;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_1012_p1 = tmp_40_reg_4749;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_1012_p1 = reg_1196;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_1012_p1 = reg_1150;
    end else begin
        grp_fu_1012_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1016_p0 = reg_1219;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1016_p0 = reg_1213;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1016_p0 = reg_1190;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_1016_p0 = reg_1144;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_1016_p0 = reg_1241;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_1016_p0 = tmp_40_reg_4749;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_1016_p0 = reg_1196;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_1016_p0 = reg_1150;
    end else begin
        grp_fu_1016_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1016_p1 = tmp_64_reg_5072;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1016_p1 = reg_1196;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_1016_p1 = reg_1150;
    end else if ((((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        grp_fu_1016_p1 = reg_1225;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_1016_p1 = tmp_38_reg_4740;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_1016_p1 = reg_1179;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_1016_p1 = reg_1133;
    end else begin
        grp_fu_1016_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1020_p0 = reg_1235;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1020_p0 = tmp_64_reg_5072;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1020_p0 = reg_1196;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_1020_p0 = reg_1150;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_1020_p0 = reg_1225;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_1020_p0 = tmp_38_reg_4740;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_1020_p0 = reg_1179;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_1020_p0 = reg_1133;
    end else begin
        grp_fu_1020_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1020_p1 = tmp_62_reg_5063;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1020_p1 = reg_1179;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_1020_p1 = reg_1133;
    end else if ((((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        grp_fu_1020_p1 = reg_1241;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_1020_p1 = tmp_40_reg_4749;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_1020_p1 = reg_1196;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_1020_p1 = reg_1150;
    end else begin
        grp_fu_1020_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'd0 == and_ln307_13_reg_5101) & (1'b0 == ap_block_pp0_stage6_00001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln1072_reg_4272_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage2_00001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln1072_reg_4272_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage6_00001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln1072_reg_4272_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'd1 == and_ln307_13_reg_5101)) | ((1'b0 == ap_block_pp0_stage4_00001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln1072_reg_4272_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'd1 == and_ln307_11_reg_5048)) | ((1'b0 == ap_block_pp0_stage3_00001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln1072_reg_4272_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'd1 == and_ln307_9_reg_4958)) | ((icmp_ln1072_reg_4272 == 1'd1) & (1'b0 == ap_block_pp0_stage0_00001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln1072_reg_4272 == 1'd1) & (1'b0 == ap_block_pp0_stage7_00001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'd0 == and_ln307_11_reg_5048) & (1'b0 == ap_block_pp0_stage4_00001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln1072_reg_4272_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'd0 == and_ln307_9_reg_4958) & (1'b0 == ap_block_pp0_stage3_00001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln1072_reg_4272_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        grp_fu_1024_opcode = 2'd1;
    end else if ((((1'b0 == ap_block_pp0_stage5_00001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln1072_reg_4272_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage1_00001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln1072_reg_4272_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_1024_opcode = 2'd0;
    end else begin
        grp_fu_1024_opcode = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1024_p0 = reg_1327;
    end else if (((1'd0 == and_ln307_13_reg_5101) & (1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln1072_reg_4272_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_1024_p0 = d2_6_reg_5182;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln1072_reg_4272_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'd1 == and_ln307_13_reg_5101))) begin
        grp_fu_1024_p0 = d1_6_reg_5177;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_1024_p0 = distance_reg_5155;
    end else if (((1'd0 == and_ln307_11_reg_5048) & (1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln1072_reg_4272_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_1024_p0 = reg_1303;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln1072_reg_4272_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'd1 == and_ln307_11_reg_5048))) begin
        grp_fu_1024_p0 = reg_1297;
    end else if (((1'd0 == and_ln307_9_reg_4958) & (1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln1072_reg_4272_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_1024_p0 = reg_1270;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln1072_reg_4272_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'd1 == and_ln307_9_reg_4958))) begin
        grp_fu_1024_p0 = reg_1264;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1024_p0 = reg_1241;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1024_p0 = reg_1179;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_1024_p0 = reg_1133;
    end else begin
        grp_fu_1024_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1024_p1 = mul_2_reg_5123;
    end else if (((1'd0 == and_ln307_13_reg_5101) & (1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln1072_reg_4272_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_1024_p1 = reg_1315;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln1072_reg_4272_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'd1 == and_ln307_13_reg_5101))) begin
        grp_fu_1024_p1 = sub71_6_reg_5187;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_1024_p1 = mul_1_reg_5086;
    end else if (((1'd0 == and_ln307_11_reg_5048) & (1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln1072_reg_4272_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_1024_p1 = sub83_5_reg_5150;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln1072_reg_4272_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'd1 == and_ln307_11_reg_5048))) begin
        grp_fu_1024_p1 = reg_1309;
    end else if (((1'd0 == and_ln307_9_reg_4958) & (1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln1072_reg_4272_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_1024_p1 = sub83_4_reg_5128;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln1072_reg_4272_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'd1 == and_ln307_9_reg_4958))) begin
        grp_fu_1024_p1 = reg_1276;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1024_p1 = reg_1225;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1024_p1 = reg_1196;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_1024_p1 = reg_1150;
    end else begin
        grp_fu_1024_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'd0 == and_ln307_15_reg_5133) & (1'b0 == ap_block_pp0_stage7_00001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln1072_reg_4272_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage2_00001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln1072_reg_4272_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage6_00001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln1072_reg_4272_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'd1 == and_ln307_15_reg_5133)) | ((1'b0 == ap_block_pp0_stage3_00001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln1072_reg_4272_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        grp_fu_1029_opcode = 2'd1;
    end else if ((((1'b0 == ap_block_pp0_stage0_00001) & (icmp_ln1072_reg_4272_pp0_iter4_reg == 1'd1) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage5_00001) & (icmp_ln1072_reg_4272_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_00001) & (icmp_ln1072_reg_4272_pp0_iter4_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage1_00001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln1072_reg_4272_pp0_iter2_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_1029_opcode = 2'd0;
    end else begin
        grp_fu_1029_opcode = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1029_p0 = distance_6_reg_5325;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_1029_p0 = distance_5_reg_5315;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1029_p0 = distance_3_reg_5303;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_1029_p0 = reg_1327;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_1029_p0 = d2_7_reg_5209;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_1029_p0 = reg_1321;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_1029_p0 = tmp_65_reg_5106;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1029_p0 = reg_1225;
    end else begin
        grp_fu_1029_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1029_p1 = mul_7_reg_5281_pp0_iter4_reg;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_1029_p1 = mul_6_reg_5259_pp0_iter3_reg;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1029_p1 = mul_4_reg_5172_pp0_iter2_reg;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_1029_p1 = mul_3_reg_5145_pp0_iter2_reg;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_1029_p1 = sub83_7_reg_5219;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_1029_p1 = sub71_7_reg_5214;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_1029_p1 = tmp_66_reg_5111;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1029_p1 = reg_1241;
    end else begin
        grp_fu_1029_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_1037_p0 = reg_1343;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_1037_p0 = ov_32_reg_5160;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_1037_p0 = reg_1288;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_1037_p0 = reg_1257;
    end else if ((((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_1037_p0 = reg_1282;
    end else if ((((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_1037_p0 = reg_1251;
    end else begin
        grp_fu_1037_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_1037_p1 = ov_31_reg_5298_pp0_iter3_reg;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_1037_p1 = ov_7_reg_5192;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_1037_p1 = reg_1288;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_1037_p1 = reg_1257;
    end else if ((((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_1037_p1 = reg_1282;
    end else if ((((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_1037_p1 = reg_1251;
    end else begin
        grp_fu_1037_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_1041_p0 = reg_1343;
    end else if ((((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        grp_fu_1041_p0 = reg_1333;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1041_p0 = d_7_reg_5236;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1041_p0 = overlap_1_reg_5242;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_1041_p0 = reg_1288;
    end else begin
        grp_fu_1041_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_1041_p1 = ov_27_reg_5293;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_1041_p1 = ov_23_reg_5269;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_1041_p1 = ov_19_reg_5264;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1041_p1 = ov_15_reg_5247;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1041_p1 = d_7_reg_5236;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1041_p1 = ov_11_reg_5224;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_1041_p1 = reg_1288;
    end else begin
        grp_fu_1041_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1049_p0 = ov_26_reg_5274;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1049_p0 = ov_22_reg_5252;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_1049_p0 = ov_18_reg_5229;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_1049_p0 = ov_14_reg_5197;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_1049_p0 = ov_10_reg_5165;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_1049_p0 = ov_6_reg_5138;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_1049_p0 = ov_2_reg_5116;
    end else begin
        grp_fu_1049_p0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_00001) & (icmp_ln1072_reg_4272_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage5_00001) & (icmp_ln1072_reg_4272_pp0_iter5_reg == 1'd1) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_00001) & (icmp_ln1072_reg_4272_pp0_iter5_reg == 1'd1) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
        grp_fu_1054_opcode = 5'd2;
    end else if (((1'b0 == ap_block_pp0_stage3_00001) & (icmp_ln1072_reg_4272_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_1054_opcode = 5'd4;
    end else begin
        grp_fu_1054_opcode = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_1054_p0 = tmp_score_4_fu_4002_p3;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_1054_p0 = sc_2_reg_5330;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_1054_p0 = overlap_7_reg_5308;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_1054_p0 = ov_30_reg_5286;
    end else begin
        grp_fu_1054_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_1054_p1 = score_fu_112;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_1054_p1 = tmp_score_fu_124;
    end else if ((((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        grp_fu_1054_p1 = 32'd0;
    end else begin
        grp_fu_1054_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_1059_p3 = trunc_ln260_1_reg_4413;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1059_p3 = trunc_ln260_1_fu_1747_p1;
    end else begin
        grp_fu_1059_p3 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_1077_p3 = trunc_ln260_1_reg_4413;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1077_p3 = trunc_ln260_1_fu_1747_p1;
    end else begin
        grp_fu_1077_p3 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_1086_p3 = trunc_ln260_1_reg_4413;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1086_p3 = trunc_ln260_1_fu_1747_p1;
    end else begin
        grp_fu_1086_p3 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (icmp_ln1072_reg_4272_pp0_iter5_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        merge_1_out_ap_vld = 1'b1;
    end else begin
        merge_1_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (icmp_ln1072_reg_4272_pp0_iter5_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        merge_2_out_ap_vld = 1'b1;
    end else begin
        merge_2_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        regions_center_0_address0 = zext_ln299_23_fu_3092_p1;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        regions_center_0_address0 = zext_ln299_22_fu_2888_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        regions_center_0_address0 = zext_ln299_21_fu_2684_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        regions_center_0_address0 = zext_ln299_20_fu_2482_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        regions_center_0_address0 = zext_ln299_19_fu_2278_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        regions_center_0_address0 = zext_ln299_18_fu_2074_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        regions_center_0_address0 = zext_ln299_17_fu_1946_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        regions_center_0_address0 = zext_ln299_16_fu_1689_p1;
    end else begin
        regions_center_0_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        regions_center_0_address1 = zext_ln299_7_fu_3032_p1;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        regions_center_0_address1 = zext_ln299_6_fu_2828_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        regions_center_0_address1 = zext_ln299_5_fu_2624_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        regions_center_0_address1 = zext_ln299_4_fu_2422_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        regions_center_0_address1 = zext_ln299_3_fu_2218_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        regions_center_0_address1 = zext_ln299_2_fu_2014_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        regions_center_0_address1 = zext_ln299_1_fu_1838_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        regions_center_0_address1 = zext_ln299_fu_1543_p1;
    end else begin
        regions_center_0_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        regions_center_0_ce0 = 1'b1;
    end else begin
        regions_center_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        regions_center_0_ce1 = 1'b1;
    end else begin
        regions_center_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        regions_center_1_address0 = zext_ln299_31_fu_3102_p1;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        regions_center_1_address0 = zext_ln299_30_fu_2898_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        regions_center_1_address0 = zext_ln299_29_fu_2694_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        regions_center_1_address0 = zext_ln299_28_fu_2492_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        regions_center_1_address0 = zext_ln299_27_fu_2288_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        regions_center_1_address0 = zext_ln299_26_fu_2084_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        regions_center_1_address0 = zext_ln299_25_fu_1964_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        regions_center_1_address0 = zext_ln299_24_fu_1711_p1;
    end else begin
        regions_center_1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        regions_center_1_address1 = zext_ln299_15_fu_3042_p1;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        regions_center_1_address1 = zext_ln299_14_fu_2838_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        regions_center_1_address1 = zext_ln299_13_fu_2634_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        regions_center_1_address1 = zext_ln299_12_fu_2432_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        regions_center_1_address1 = zext_ln299_11_fu_2228_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        regions_center_1_address1 = zext_ln299_10_fu_2024_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        regions_center_1_address1 = zext_ln299_9_fu_1856_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        regions_center_1_address1 = zext_ln299_8_fu_1565_p1;
    end else begin
        regions_center_1_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        regions_center_1_ce0 = 1'b1;
    end else begin
        regions_center_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        regions_center_1_ce1 = 1'b1;
    end else begin
        regions_center_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        regions_max_0_address0 = zext_ln305_24_fu_3072_p1;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        regions_max_0_address0 = zext_ln305_23_fu_2868_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        regions_max_0_address0 = zext_ln305_22_fu_2664_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        regions_max_0_address0 = zext_ln305_21_fu_2462_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        regions_max_0_address0 = zext_ln305_20_fu_2258_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        regions_max_0_address0 = zext_ln305_19_fu_2054_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        regions_max_0_address0 = zext_ln305_18_fu_1910_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        regions_max_0_address0 = zext_ln305_17_fu_1645_p1;
    end else begin
        regions_max_0_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        regions_max_0_address1 = zext_ln304_24_fu_3012_p1;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        regions_max_0_address1 = zext_ln304_23_fu_2808_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        regions_max_0_address1 = zext_ln304_22_fu_2604_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        regions_max_0_address1 = zext_ln304_21_fu_2402_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        regions_max_0_address1 = zext_ln304_20_fu_2198_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        regions_max_0_address1 = zext_ln304_19_fu_1994_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        regions_max_0_address1 = zext_ln304_18_fu_1802_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        regions_max_0_address1 = zext_ln304_17_fu_1499_p1;
    end else begin
        regions_max_0_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        regions_max_0_ce0 = 1'b1;
    end else begin
        regions_max_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        regions_max_0_ce1 = 1'b1;
    end else begin
        regions_max_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        regions_max_1_address0 = zext_ln305_32_fu_3082_p1;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        regions_max_1_address0 = zext_ln305_31_fu_2878_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        regions_max_1_address0 = zext_ln305_30_fu_2674_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        regions_max_1_address0 = zext_ln305_29_fu_2472_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        regions_max_1_address0 = zext_ln305_28_fu_2268_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        regions_max_1_address0 = zext_ln305_27_fu_2064_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        regions_max_1_address0 = zext_ln305_26_fu_1928_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        regions_max_1_address0 = zext_ln305_25_fu_1667_p1;
    end else begin
        regions_max_1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        regions_max_1_address1 = zext_ln304_32_fu_3022_p1;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        regions_max_1_address1 = zext_ln304_31_fu_2818_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        regions_max_1_address1 = zext_ln304_30_fu_2614_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        regions_max_1_address1 = zext_ln304_29_fu_2412_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        regions_max_1_address1 = zext_ln304_28_fu_2208_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        regions_max_1_address1 = zext_ln304_27_fu_2004_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        regions_max_1_address1 = zext_ln304_26_fu_1820_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        regions_max_1_address1 = zext_ln304_25_fu_1521_p1;
    end else begin
        regions_max_1_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        regions_max_1_ce0 = 1'b1;
    end else begin
        regions_max_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        regions_max_1_ce1 = 1'b1;
    end else begin
        regions_max_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        regions_min_0_address0 = zext_ln305_8_fu_3052_p1;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        regions_min_0_address0 = zext_ln305_7_fu_2848_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        regions_min_0_address0 = zext_ln305_6_fu_2644_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        regions_min_0_address0 = zext_ln305_5_fu_2442_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        regions_min_0_address0 = zext_ln305_4_fu_2238_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        regions_min_0_address0 = zext_ln305_3_fu_2034_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        regions_min_0_address0 = zext_ln305_2_fu_1874_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        regions_min_0_address0 = zext_ln305_1_fu_1601_p1;
    end else begin
        regions_min_0_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        regions_min_0_address1 = zext_ln304_8_fu_2992_p1;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        regions_min_0_address1 = zext_ln304_7_fu_2788_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        regions_min_0_address1 = zext_ln304_6_fu_2584_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        regions_min_0_address1 = zext_ln304_5_fu_2382_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        regions_min_0_address1 = zext_ln304_4_fu_2178_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        regions_min_0_address1 = zext_ln304_3_fu_1974_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        regions_min_0_address1 = zext_ln304_2_fu_1766_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        regions_min_0_address1 = zext_ln304_1_fu_1455_p1;
    end else begin
        regions_min_0_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        regions_min_0_ce0 = 1'b1;
    end else begin
        regions_min_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        regions_min_0_ce1 = 1'b1;
    end else begin
        regions_min_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        regions_min_1_address0 = zext_ln305_16_fu_3062_p1;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        regions_min_1_address0 = zext_ln305_15_fu_2858_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        regions_min_1_address0 = zext_ln305_14_fu_2654_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        regions_min_1_address0 = zext_ln305_13_fu_2452_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        regions_min_1_address0 = zext_ln305_12_fu_2248_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        regions_min_1_address0 = zext_ln305_11_fu_2044_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        regions_min_1_address0 = zext_ln305_10_fu_1892_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        regions_min_1_address0 = zext_ln305_9_fu_1623_p1;
    end else begin
        regions_min_1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        regions_min_1_address1 = zext_ln304_16_fu_3002_p1;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        regions_min_1_address1 = zext_ln304_15_fu_2798_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        regions_min_1_address1 = zext_ln304_14_fu_2594_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        regions_min_1_address1 = zext_ln304_13_fu_2392_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        regions_min_1_address1 = zext_ln304_12_fu_2188_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        regions_min_1_address1 = zext_ln304_11_fu_1984_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        regions_min_1_address1 = zext_ln304_10_fu_1784_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        regions_min_1_address1 = zext_ln304_9_fu_1477_p1;
    end else begin
        regions_min_1_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        regions_min_1_ce0 = 1'b1;
    end else begin
        regions_min_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        regions_min_1_ce1 = 1'b1;
    end else begin
        regions_min_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_start_int == 1'b0) & (ap_done_pending_pp0 == 1'b0) & (ap_idle_pp0_1to5 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        ap_ST_fsm_pp0_stage4 : begin
            if ((1'b0 == ap_block_pp0_stage4_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end
        end
        ap_ST_fsm_pp0_stage5 : begin
            if (((ap_idle_pp0_0to4 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter5_stage5))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((1'b0 == ap_block_pp0_stage5_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end
        end
        ap_ST_fsm_pp0_stage6 : begin
            if ((1'b0 == ap_block_pp0_stage6_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end
        end
        ap_ST_fsm_pp0_stage7 : begin
            if ((1'b0 == ap_block_pp0_stage7_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln299_1_fu_1548_p2 = (zext_ln252_cast_reg_4228 + zext_ln304_fu_1434_p1);

assign add_ln299_2_fu_1672_p2 = (zext_ln252_1_cast_reg_4234 + zext_ln305_fu_1580_p1);

assign add_ln299_3_fu_1694_p2 = (zext_ln252_cast_reg_4228 + zext_ln305_fu_1580_p1);

assign add_ln299_fu_1526_p2 = (zext_ln252_1_cast_reg_4234 + zext_ln304_fu_1434_p1);

assign add_ln304_1_fu_1460_p2 = (zext_ln252_4_cast_reg_4252 + zext_ln304_fu_1434_p1);

assign add_ln304_2_fu_1482_p2 = (zext_ln252_3_cast_reg_4246 + zext_ln304_fu_1434_p1);

assign add_ln304_3_fu_1504_p2 = (zext_ln252_2_cast_reg_4240 + zext_ln304_fu_1434_p1);

assign add_ln304_fu_1438_p2 = (zext_ln252_5_cast_reg_4258 + zext_ln304_fu_1434_p1);

assign add_ln305_1_fu_1606_p2 = (zext_ln252_4_cast_reg_4252 + zext_ln305_fu_1580_p1);

assign add_ln305_2_fu_1628_p2 = (zext_ln252_3_cast_reg_4246 + zext_ln305_fu_1580_p1);

assign add_ln305_3_fu_1650_p2 = (zext_ln252_2_cast_reg_4240 + zext_ln305_fu_1580_p1);

assign add_ln305_fu_1584_p2 = (zext_ln252_5_cast_reg_4258 + zext_ln305_fu_1580_p1);

assign and_ln307_10_fu_3179_p2 = (or_ln307_11_fu_3173_p2 & or_ln307_10_fu_3155_p2);

assign and_ln307_11_fu_3185_p2 = (grp_fu_1036_p_dout0 & and_ln307_10_fu_3179_p2);

assign and_ln307_12_fu_3277_p2 = (or_ln307_13_fu_3271_p2 & or_ln307_12_fu_3253_p2);

assign and_ln307_13_fu_3283_p2 = (grp_fu_1036_p_dout0 & and_ln307_12_fu_3277_p2);

assign and_ln307_14_fu_3368_p2 = (or_ln307_15_fu_3362_p2 & or_ln307_14_fu_3344_p2);

assign and_ln307_15_fu_3374_p2 = (grp_fu_1036_p_dout0 & and_ln307_14_fu_3368_p2);

assign and_ln307_1_fu_2167_p2 = (grp_fu_1036_p_dout0 & and_ln307_fu_2161_p2);

assign and_ln307_2_fu_2365_p2 = (or_ln307_2_fu_2341_p2 & grp_fu_1036_p_dout0);

assign and_ln307_3_fu_2371_p2 = (or_ln307_3_fu_2359_p2 & and_ln307_2_fu_2365_p2);

assign and_ln307_4_fu_2567_p2 = (or_ln307_4_fu_2543_p2 & grp_fu_1036_p_dout0);

assign and_ln307_5_fu_2573_p2 = (or_ln307_5_fu_2561_p2 & and_ln307_4_fu_2567_p2);

assign and_ln307_6_fu_2771_p2 = (or_ln307_7_fu_2765_p2 & or_ln307_6_fu_2747_p2);

assign and_ln307_7_fu_2777_p2 = (grp_fu_1036_p_dout0 & and_ln307_6_fu_2771_p2);

assign and_ln307_8_fu_2975_p2 = (or_ln307_9_fu_2969_p2 & or_ln307_8_fu_2951_p2);

assign and_ln307_9_fu_2981_p2 = (grp_fu_1036_p_dout0 & and_ln307_8_fu_2975_p2);

assign and_ln307_fu_2161_p2 = (or_ln307_fu_2137_p2 & or_ln307_1_fu_2155_p2);

assign and_ln311_1_fu_3477_p2 = (or_ln311_1_fu_3471_p2 & grp_fu_1042_p_dout0);

assign and_ln311_2_fu_3532_p2 = (or_ln311_2_fu_3526_p2 & grp_fu_1042_p_dout0);

assign and_ln311_3_fu_3587_p2 = (or_ln311_3_fu_3581_p2 & grp_fu_1042_p_dout0);

assign and_ln311_4_fu_3642_p2 = (or_ln311_4_fu_3636_p2 & grp_fu_1042_p_dout0);

assign and_ln311_5_fu_3690_p2 = (or_ln311_5_fu_3684_p2 & grp_fu_1042_p_dout0);

assign and_ln311_6_fu_3752_p2 = (or_ln311_6_fu_3746_p2 & grp_fu_1042_p_dout0);

assign and_ln311_7_fu_3800_p2 = (or_ln311_7_fu_3794_p2 & grp_fu_1054_p2);

assign and_ln311_fu_3422_p2 = (or_ln311_fu_3416_p2 & grp_fu_1042_p_dout0);

assign and_ln317_fu_3848_p2 = (tmp_109_reg_5320_pp0_iter5_reg & or_ln317_fu_3842_p2);

assign and_ln325_1_fu_3983_p2 = (grp_fu_1054_p2 & and_ln325_fu_3977_p2);

assign and_ln325_fu_3977_p2 = (or_ln325_2_fu_3971_p2 & or_ln325_1_fu_3953_p2);

assign and_ln338_1_fu_4116_p2 = (grp_fu_1054_p2 & and_ln338_fu_4110_p2);

assign and_ln338_fu_4110_p2 = (or_ln338_2_fu_4104_p2 & or_ln338_1_fu_4086_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_pp0_stage4 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_pp0_stage5 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_pp0_stage6 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_pp0_stage7 = ap_CS_fsm[32'd7];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_01001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_subdone = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage2_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage3_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage4_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage5_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage6_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage7_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage1_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage2_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage3_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage4_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage5_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage6_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage7_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp0_stage1_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp0_stage2_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state28_pp0_stage3_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state29_pp0_stage4_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state30_pp0_stage5_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state31_pp0_stage6_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state32_pp0_stage7_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state33_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state34_pp0_stage1_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state35_pp0_stage2_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state36_pp0_stage3_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state37_pp0_stage4_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state38_pp0_stage5_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state39_pp0_stage6_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage2_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state40_pp0_stage7_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state41_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state42_pp0_stage1_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state43_pp0_stage2_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state44_pp0_stage3_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state45_pp0_stage4_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state46_pp0_stage5_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state47_pp0_stage6_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage3_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage4_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage5_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage6_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage7_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage7;

assign bitcast_ln307_10_fu_3107_p1 = reg_1179;

assign bitcast_ln307_11_fu_3125_p1 = reg_1196;

assign bitcast_ln307_12_fu_3207_p1 = tmp_62_reg_5063;

assign bitcast_ln307_13_fu_3224_p1 = tmp_64_reg_5072;

assign bitcast_ln307_14_fu_3296_p1 = reg_1225;

assign bitcast_ln307_15_fu_3314_p1 = reg_1241;

assign bitcast_ln307_1_fu_2107_p1 = reg_1150;

assign bitcast_ln307_2_fu_2293_p1 = reg_1179;

assign bitcast_ln307_3_fu_2311_p1 = reg_1196;

assign bitcast_ln307_4_fu_2497_p1 = tmp_38_reg_4740;

assign bitcast_ln307_5_fu_2514_p1 = tmp_40_reg_4749;

assign bitcast_ln307_6_fu_2699_p1 = reg_1225;

assign bitcast_ln307_7_fu_2717_p1 = reg_1241;

assign bitcast_ln307_8_fu_2903_p1 = reg_1133;

assign bitcast_ln307_9_fu_2921_p1 = reg_1150;

assign bitcast_ln307_fu_2089_p1 = reg_1133;

assign bitcast_ln311_1_fu_3442_p1 = ov_6_reg_5138;

assign bitcast_ln311_2_fu_3497_p1 = ov_10_reg_5165;

assign bitcast_ln311_3_fu_3552_p1 = ov_14_reg_5197;

assign bitcast_ln311_4_fu_3607_p1 = ov_18_reg_5229;

assign bitcast_ln311_5_fu_3655_p1 = ov_22_reg_5252;

assign bitcast_ln311_6_fu_3717_p1 = ov_26_reg_5274;

assign bitcast_ln311_7_fu_3765_p1 = ov_30_reg_5286;

assign bitcast_ln311_fu_3387_p1 = ov_2_reg_5116;

assign bitcast_ln317_fu_3813_p1 = overlap_7_reg_5308_pp0_iter4_reg;

assign bitcast_ln321_fu_3853_p1 = grp_fu_1029_p2;

assign bitcast_ln325_1_fu_3924_p1 = tmp_score_load_reg_5337;

assign bitcast_ln325_fu_3907_p1 = sc_2_reg_5330;

assign bitcast_ln338_1_fu_4057_p1 = score_load_reg_5357;

assign bitcast_ln338_fu_4040_p1 = tmp_score_4_reg_5370;

assign grp_fu_1025_p_ce = 1'b1;

assign grp_fu_1025_p_din0 = grp_fu_1004_p0;

assign grp_fu_1025_p_din1 = grp_fu_1004_p1;

assign grp_fu_1025_p_opcode = grp_fu_1004_opcode;

assign grp_fu_1031_p_ce = 1'b1;

assign grp_fu_1031_p_din0 = grp_fu_1037_p0;

assign grp_fu_1031_p_din1 = grp_fu_1037_p1;

assign grp_fu_1036_p_ce = 1'b1;

assign grp_fu_1036_p_din0 = grp_fu_1086_p4;

assign grp_fu_1036_p_din1 = grp_fu_1105_p4;

assign grp_fu_1036_p_opcode = 5'd4;

assign grp_fu_1042_p_ce = 1'b1;

assign grp_fu_1042_p_din0 = grp_fu_1049_p0;

assign grp_fu_1042_p_din1 = 32'd0;

assign grp_fu_1042_p_opcode = 5'd4;

assign i_real_4_fu_3191_p2 = (i_real_3_reg_4264 + 32'd1);

assign i_real_fu_3196_p3 = ((icmp_ln1064_reg_4403[0:0] == 1'b1) ? i_real_4_fu_3191_p2 : i_real_3_reg_4264);

assign icmp_ln1064_fu_1716_p2 = ((k_real_1_fu_120 == 32'd15) ? 1'b1 : 1'b0);

assign icmp_ln1072_fu_1411_p2 = (($signed(tmp_other_1_fu_116) < $signed(32'd15)) ? 1'b1 : 1'b0);

assign icmp_ln307_10_fu_2549_p2 = ((tmp_79_fu_2517_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln307_11_fu_2555_p2 = ((trunc_ln307_5_fu_2527_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln307_12_fu_2735_p2 = ((tmp_83_fu_2703_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln307_13_fu_2741_p2 = ((trunc_ln307_6_fu_2713_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln307_14_fu_2753_p2 = ((tmp_84_fu_2721_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln307_15_fu_2759_p2 = ((trunc_ln307_7_fu_2731_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln307_16_fu_2939_p2 = ((tmp_88_fu_2907_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln307_17_fu_2945_p2 = ((trunc_ln307_8_fu_2917_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln307_18_fu_2957_p2 = ((tmp_89_fu_2925_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln307_19_fu_2963_p2 = ((trunc_ln307_9_fu_2935_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln307_1_fu_2131_p2 = ((trunc_ln307_fu_2103_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln307_20_fu_3143_p2 = ((tmp_93_fu_3111_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln307_21_fu_3149_p2 = ((trunc_ln307_10_fu_3121_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln307_22_fu_3161_p2 = ((tmp_94_fu_3129_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln307_23_fu_3167_p2 = ((trunc_ln307_11_fu_3139_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln307_24_fu_3241_p2 = ((tmp_98_fu_3210_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln307_25_fu_3247_p2 = ((trunc_ln307_12_fu_3220_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln307_26_fu_3259_p2 = ((tmp_99_fu_3227_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln307_27_fu_3265_p2 = ((trunc_ln307_13_fu_3237_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln307_28_fu_3332_p2 = ((tmp_103_fu_3300_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln307_29_fu_3338_p2 = ((trunc_ln307_14_fu_3310_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln307_2_fu_2143_p2 = ((tmp_18_fu_2111_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln307_30_fu_3350_p2 = ((tmp_104_fu_3318_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln307_31_fu_3356_p2 = ((trunc_ln307_15_fu_3328_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln307_3_fu_2149_p2 = ((trunc_ln307_1_fu_2121_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln307_4_fu_2329_p2 = ((tmp_22_fu_2297_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln307_5_fu_2335_p2 = ((trunc_ln307_2_fu_2307_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln307_6_fu_2347_p2 = ((tmp_23_fu_2315_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln307_7_fu_2353_p2 = ((trunc_ln307_3_fu_2325_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln307_8_fu_2531_p2 = ((tmp_78_fu_2500_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln307_9_fu_2537_p2 = ((trunc_ln307_4_fu_2510_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln307_fu_2125_p2 = ((tmp_17_fu_2093_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln311_10_fu_3672_p2 = ((tmp_96_fu_3658_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln311_11_fu_3678_p2 = ((trunc_ln311_5_fu_3668_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln311_12_fu_3734_p2 = ((tmp_101_fu_3720_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln311_13_fu_3740_p2 = ((trunc_ln311_6_fu_3730_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln311_14_fu_3782_p2 = ((tmp_106_fu_3768_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln311_15_fu_3788_p2 = ((trunc_ln311_7_fu_3778_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln311_1_fu_3410_p2 = ((trunc_ln311_fu_3400_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln311_2_fu_3459_p2 = ((tmp_76_fu_3445_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln311_3_fu_3465_p2 = ((trunc_ln311_1_fu_3455_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln311_4_fu_3514_p2 = ((tmp_81_fu_3500_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln311_5_fu_3520_p2 = ((trunc_ln311_2_fu_3510_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln311_6_fu_3569_p2 = ((tmp_86_fu_3555_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln311_7_fu_3575_p2 = ((trunc_ln311_3_fu_3565_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln311_8_fu_3624_p2 = ((tmp_91_fu_3610_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln311_9_fu_3630_p2 = ((trunc_ln311_4_fu_3620_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln311_fu_3404_p2 = ((tmp_20_fu_3390_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln317_1_fu_3836_p2 = ((trunc_ln317_fu_3826_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln317_fu_3830_p2 = ((tmp_108_fu_3816_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln325_1_fu_3941_p2 = ((tmp_110_fu_3910_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln325_2_fu_3947_p2 = ((trunc_ln325_fu_3920_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln325_3_fu_3959_p2 = ((tmp_111_fu_3927_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln325_4_fu_3965_p2 = ((trunc_ln325_1_fu_3937_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln325_fu_3901_p2 = ((tmp_other_fu_128 == 32'd4294967295) ? 1'b1 : 1'b0);

assign icmp_ln338_1_fu_4080_p2 = ((trunc_ln338_fu_4053_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln338_2_fu_4092_p2 = ((tmp_114_fu_4060_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln338_3_fu_4098_p2 = ((trunc_ln338_1_fu_4070_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln338_fu_4074_p2 = ((tmp_113_fu_4043_p4 != 8'd255) ? 1'b1 : 1'b0);

assign k_real_2_fu_1728_p2 = (k_real_1_fu_120 + 32'd1);

assign k_real_3_fu_1734_p3 = ((icmp_ln1064_fu_1716_p2[0:0] == 1'b1) ? k_real_fu_1722_p2 : k_real_2_fu_1728_p2);

assign k_real_fu_1722_p2 = (tmp_other_1_fu_116 + 32'd2);

assign lshr_ln299_1_fu_1570_p4 = {{k_real_1_fu_120[9:1]}};

assign lshr_ln_fu_1424_p4 = {{tmp_other_1_fu_116[9:1]}};

assign merge_1_5_fu_4140_p3 = ((or_ln338_fu_4122_p2[0:0] == 1'b1) ? i_real_4_reg_5081_pp0_iter5_reg : merge_1_1_reg_5344);

assign merge_1_6_fu_4158_p3 = ((icmp_ln1064_reg_4403_pp0_iter5_reg[0:0] == 1'b1) ? merge_1_5_fu_4140_p3 : merge_1_1_reg_5344);

assign merge_1_out = merge_1_fu_104[9:0];

assign merge_2_5_fu_4134_p3 = ((or_ln338_fu_4122_p2[0:0] == 1'b1) ? tmp_other_6_reg_5365 : merge_2_1_reg_5351);

assign merge_2_6_fu_4152_p3 = ((icmp_ln1064_reg_4403_pp0_iter5_reg[0:0] == 1'b1) ? merge_2_5_fu_4134_p3 : merge_2_1_reg_5351);

assign merge_2_out = merge_2_fu_108[9:0];

assign or_ln299_10_fu_2427_p2 = (tmp_179_cast_reg_4495 | 12'd4);

assign or_ln299_11_fu_2629_p2 = (tmp_179_cast_reg_4495 | 12'd5);

assign or_ln299_12_fu_2833_p2 = (tmp_179_cast_reg_4495 | 12'd6);

assign or_ln299_13_fu_3037_p2 = (tmp_179_cast_reg_4495 | 12'd7);

assign or_ln299_14_fu_1940_p2 = (tmp_189_cast_fu_1933_p3 | 12'd1);

assign or_ln299_15_fu_2069_p2 = (tmp_189_cast_reg_4570 | 12'd2);

assign or_ln299_16_fu_2273_p2 = (tmp_189_cast_reg_4570 | 12'd3);

assign or_ln299_17_fu_2477_p2 = (tmp_189_cast_reg_4570 | 12'd4);

assign or_ln299_18_fu_2679_p2 = (tmp_189_cast_reg_4570 | 12'd5);

assign or_ln299_19_fu_2883_p2 = (tmp_189_cast_reg_4570 | 12'd6);

assign or_ln299_1_fu_2009_p2 = (tmp_177_cast_reg_4480 | 12'd2);

assign or_ln299_20_fu_3087_p2 = (tmp_189_cast_reg_4570 | 12'd7);

assign or_ln299_21_fu_1958_p2 = (tmp_191_cast_fu_1951_p3 | 12'd1);

assign or_ln299_22_fu_2079_p2 = (tmp_191_cast_reg_4585 | 12'd2);

assign or_ln299_23_fu_2283_p2 = (tmp_191_cast_reg_4585 | 12'd3);

assign or_ln299_24_fu_2487_p2 = (tmp_191_cast_reg_4585 | 12'd4);

assign or_ln299_25_fu_2689_p2 = (tmp_191_cast_reg_4585 | 12'd5);

assign or_ln299_26_fu_2893_p2 = (tmp_191_cast_reg_4585 | 12'd6);

assign or_ln299_27_fu_3097_p2 = (tmp_191_cast_reg_4585 | 12'd7);

assign or_ln299_2_fu_2213_p2 = (tmp_177_cast_reg_4480 | 12'd3);

assign or_ln299_3_fu_2417_p2 = (tmp_177_cast_reg_4480 | 12'd4);

assign or_ln299_4_fu_2619_p2 = (tmp_177_cast_reg_4480 | 12'd5);

assign or_ln299_5_fu_2823_p2 = (tmp_177_cast_reg_4480 | 12'd6);

assign or_ln299_6_fu_3027_p2 = (tmp_177_cast_reg_4480 | 12'd7);

assign or_ln299_7_fu_1850_p2 = (tmp_179_cast_fu_1843_p3 | 12'd1);

assign or_ln299_8_fu_2019_p2 = (tmp_179_cast_reg_4495 | 12'd2);

assign or_ln299_9_fu_2223_p2 = (tmp_179_cast_reg_4495 | 12'd3);

assign or_ln299_fu_1832_p2 = (tmp_177_cast_fu_1825_p3 | 12'd1);

assign or_ln304_10_fu_2387_p2 = (tmp_171_cast_reg_4435 | 12'd4);

assign or_ln304_11_fu_2589_p2 = (tmp_171_cast_reg_4435 | 12'd5);

assign or_ln304_12_fu_2793_p2 = (tmp_171_cast_reg_4435 | 12'd6);

assign or_ln304_13_fu_2997_p2 = (tmp_171_cast_reg_4435 | 12'd7);

assign or_ln304_14_fu_1796_p2 = (tmp_173_cast_fu_1789_p3 | 12'd1);

assign or_ln304_15_fu_1989_p2 = (tmp_173_cast_reg_4450 | 12'd2);

assign or_ln304_16_fu_2193_p2 = (tmp_173_cast_reg_4450 | 12'd3);

assign or_ln304_17_fu_2397_p2 = (tmp_173_cast_reg_4450 | 12'd4);

assign or_ln304_18_fu_2599_p2 = (tmp_173_cast_reg_4450 | 12'd5);

assign or_ln304_19_fu_2803_p2 = (tmp_173_cast_reg_4450 | 12'd6);

assign or_ln304_1_fu_1969_p2 = (tmp_169_cast_reg_4420 | 12'd2);

assign or_ln304_20_fu_3007_p2 = (tmp_173_cast_reg_4450 | 12'd7);

assign or_ln304_21_fu_1814_p2 = (tmp_175_cast_fu_1807_p3 | 12'd1);

assign or_ln304_22_fu_1999_p2 = (tmp_175_cast_reg_4465 | 12'd2);

assign or_ln304_23_fu_2203_p2 = (tmp_175_cast_reg_4465 | 12'd3);

assign or_ln304_24_fu_2407_p2 = (tmp_175_cast_reg_4465 | 12'd4);

assign or_ln304_25_fu_2609_p2 = (tmp_175_cast_reg_4465 | 12'd5);

assign or_ln304_26_fu_2813_p2 = (tmp_175_cast_reg_4465 | 12'd6);

assign or_ln304_27_fu_3017_p2 = (tmp_175_cast_reg_4465 | 12'd7);

assign or_ln304_2_fu_2173_p2 = (tmp_169_cast_reg_4420 | 12'd3);

assign or_ln304_3_fu_2377_p2 = (tmp_169_cast_reg_4420 | 12'd4);

assign or_ln304_4_fu_2579_p2 = (tmp_169_cast_reg_4420 | 12'd5);

assign or_ln304_5_fu_2783_p2 = (tmp_169_cast_reg_4420 | 12'd6);

assign or_ln304_6_fu_2987_p2 = (tmp_169_cast_reg_4420 | 12'd7);

assign or_ln304_7_fu_1778_p2 = (tmp_171_cast_fu_1771_p3 | 12'd1);

assign or_ln304_8_fu_1979_p2 = (tmp_171_cast_reg_4435 | 12'd2);

assign or_ln304_9_fu_2183_p2 = (tmp_171_cast_reg_4435 | 12'd3);

assign or_ln304_fu_1760_p2 = (tmp_169_cast_fu_1753_p3 | 12'd1);

assign or_ln305_10_fu_2447_p2 = (tmp_183_cast_reg_4525 | 12'd4);

assign or_ln305_11_fu_2649_p2 = (tmp_183_cast_reg_4525 | 12'd5);

assign or_ln305_12_fu_2853_p2 = (tmp_183_cast_reg_4525 | 12'd6);

assign or_ln305_13_fu_3057_p2 = (tmp_183_cast_reg_4525 | 12'd7);

assign or_ln305_14_fu_1904_p2 = (tmp_185_cast_fu_1897_p3 | 12'd1);

assign or_ln305_15_fu_2049_p2 = (tmp_185_cast_reg_4540 | 12'd2);

assign or_ln305_16_fu_2253_p2 = (tmp_185_cast_reg_4540 | 12'd3);

assign or_ln305_17_fu_2457_p2 = (tmp_185_cast_reg_4540 | 12'd4);

assign or_ln305_18_fu_2659_p2 = (tmp_185_cast_reg_4540 | 12'd5);

assign or_ln305_19_fu_2863_p2 = (tmp_185_cast_reg_4540 | 12'd6);

assign or_ln305_1_fu_2029_p2 = (tmp_181_cast_reg_4510 | 12'd2);

assign or_ln305_20_fu_3067_p2 = (tmp_185_cast_reg_4540 | 12'd7);

assign or_ln305_21_fu_1922_p2 = (tmp_187_cast_fu_1915_p3 | 12'd1);

assign or_ln305_22_fu_2059_p2 = (tmp_187_cast_reg_4555 | 12'd2);

assign or_ln305_23_fu_2263_p2 = (tmp_187_cast_reg_4555 | 12'd3);

assign or_ln305_24_fu_2467_p2 = (tmp_187_cast_reg_4555 | 12'd4);

assign or_ln305_25_fu_2669_p2 = (tmp_187_cast_reg_4555 | 12'd5);

assign or_ln305_26_fu_2873_p2 = (tmp_187_cast_reg_4555 | 12'd6);

assign or_ln305_27_fu_3077_p2 = (tmp_187_cast_reg_4555 | 12'd7);

assign or_ln305_2_fu_2233_p2 = (tmp_181_cast_reg_4510 | 12'd3);

assign or_ln305_3_fu_2437_p2 = (tmp_181_cast_reg_4510 | 12'd4);

assign or_ln305_4_fu_2639_p2 = (tmp_181_cast_reg_4510 | 12'd5);

assign or_ln305_5_fu_2843_p2 = (tmp_181_cast_reg_4510 | 12'd6);

assign or_ln305_6_fu_3047_p2 = (tmp_181_cast_reg_4510 | 12'd7);

assign or_ln305_7_fu_1886_p2 = (tmp_183_cast_fu_1879_p3 | 12'd1);

assign or_ln305_8_fu_2039_p2 = (tmp_183_cast_reg_4525 | 12'd2);

assign or_ln305_9_fu_2243_p2 = (tmp_183_cast_reg_4525 | 12'd3);

assign or_ln305_fu_1868_p2 = (tmp_181_cast_fu_1861_p3 | 12'd1);

assign or_ln307_10_fu_3155_p2 = (icmp_ln307_21_fu_3149_p2 | icmp_ln307_20_fu_3143_p2);

assign or_ln307_11_fu_3173_p2 = (icmp_ln307_23_fu_3167_p2 | icmp_ln307_22_fu_3161_p2);

assign or_ln307_12_fu_3253_p2 = (icmp_ln307_25_fu_3247_p2 | icmp_ln307_24_fu_3241_p2);

assign or_ln307_13_fu_3271_p2 = (icmp_ln307_27_fu_3265_p2 | icmp_ln307_26_fu_3259_p2);

assign or_ln307_14_fu_3344_p2 = (icmp_ln307_29_fu_3338_p2 | icmp_ln307_28_fu_3332_p2);

assign or_ln307_15_fu_3362_p2 = (icmp_ln307_31_fu_3356_p2 | icmp_ln307_30_fu_3350_p2);

assign or_ln307_1_fu_2155_p2 = (icmp_ln307_3_fu_2149_p2 | icmp_ln307_2_fu_2143_p2);

assign or_ln307_2_fu_2341_p2 = (icmp_ln307_5_fu_2335_p2 | icmp_ln307_4_fu_2329_p2);

assign or_ln307_3_fu_2359_p2 = (icmp_ln307_7_fu_2353_p2 | icmp_ln307_6_fu_2347_p2);

assign or_ln307_4_fu_2543_p2 = (icmp_ln307_9_fu_2537_p2 | icmp_ln307_8_fu_2531_p2);

assign or_ln307_5_fu_2561_p2 = (icmp_ln307_11_fu_2555_p2 | icmp_ln307_10_fu_2549_p2);

assign or_ln307_6_fu_2747_p2 = (icmp_ln307_13_fu_2741_p2 | icmp_ln307_12_fu_2735_p2);

assign or_ln307_7_fu_2765_p2 = (icmp_ln307_15_fu_2759_p2 | icmp_ln307_14_fu_2753_p2);

assign or_ln307_8_fu_2951_p2 = (icmp_ln307_17_fu_2945_p2 | icmp_ln307_16_fu_2939_p2);

assign or_ln307_9_fu_2969_p2 = (icmp_ln307_19_fu_2963_p2 | icmp_ln307_18_fu_2957_p2);

assign or_ln307_fu_2137_p2 = (icmp_ln307_fu_2125_p2 | icmp_ln307_1_fu_2131_p2);

assign or_ln311_1_fu_3471_p2 = (icmp_ln311_3_fu_3465_p2 | icmp_ln311_2_fu_3459_p2);

assign or_ln311_2_fu_3526_p2 = (icmp_ln311_5_fu_3520_p2 | icmp_ln311_4_fu_3514_p2);

assign or_ln311_3_fu_3581_p2 = (icmp_ln311_7_fu_3575_p2 | icmp_ln311_6_fu_3569_p2);

assign or_ln311_4_fu_3636_p2 = (icmp_ln311_9_fu_3630_p2 | icmp_ln311_8_fu_3624_p2);

assign or_ln311_5_fu_3684_p2 = (icmp_ln311_11_fu_3678_p2 | icmp_ln311_10_fu_3672_p2);

assign or_ln311_6_fu_3746_p2 = (icmp_ln311_13_fu_3740_p2 | icmp_ln311_12_fu_3734_p2);

assign or_ln311_7_fu_3794_p2 = (icmp_ln311_15_fu_3788_p2 | icmp_ln311_14_fu_3782_p2);

assign or_ln311_fu_3416_p2 = (icmp_ln311_fu_3404_p2 | icmp_ln311_1_fu_3410_p2);

assign or_ln317_fu_3842_p2 = (icmp_ln317_fu_3830_p2 | icmp_ln317_1_fu_3836_p2);

assign or_ln325_1_fu_3953_p2 = (icmp_ln325_2_fu_3947_p2 | icmp_ln325_1_fu_3941_p2);

assign or_ln325_2_fu_3971_p2 = (icmp_ln325_4_fu_3965_p2 | icmp_ln325_3_fu_3959_p2);

assign or_ln325_fu_3989_p2 = (icmp_ln325_fu_3901_p2 | and_ln325_1_fu_3983_p2);

assign or_ln338_1_fu_4086_p2 = (icmp_ln338_fu_4074_p2 | icmp_ln338_1_fu_4080_p2);

assign or_ln338_2_fu_4104_p2 = (icmp_ln338_3_fu_4098_p2 | icmp_ln338_2_fu_4092_p2);

assign or_ln338_fu_4122_p2 = (tmp_123_fu_4033_p3 | and_ln338_1_fu_4116_p2);

assign ov_10_fu_3435_p3 = ((and_ln307_5_reg_4818[0:0] == 1'b1) ? grp_fu_1008_p2 : grp_fu_1008_p2);

assign ov_11_fu_3538_p3 = ((and_ln311_2_fu_3532_p2[0:0] == 1'b1) ? 32'd0 : ov_10_reg_5165);

assign ov_14_fu_3490_p3 = ((and_ln307_7_reg_4893[0:0] == 1'b1) ? grp_fu_1025_p_dout0 : grp_fu_1025_p_dout0);

assign ov_15_fu_3593_p3 = ((and_ln311_3_fu_3587_p2[0:0] == 1'b1) ? 32'd0 : ov_14_reg_5197);

assign ov_18_fu_3545_p3 = ((and_ln307_9_reg_4958[0:0] == 1'b1) ? grp_fu_1024_p2 : grp_fu_1024_p2);

assign ov_19_fu_3648_p3 = ((and_ln311_4_fu_3642_p2[0:0] == 1'b1) ? 32'd0 : ov_18_reg_5229);

assign ov_22_fu_3600_p3 = ((and_ln307_11_reg_5048[0:0] == 1'b1) ? grp_fu_1024_p2 : grp_fu_1024_p2);

assign ov_23_fu_3696_p3 = ((and_ln311_5_fu_3690_p2[0:0] == 1'b1) ? 32'd0 : ov_22_reg_5252);

assign ov_26_fu_3703_p3 = ((and_ln307_13_reg_5101[0:0] == 1'b1) ? grp_fu_1024_p2 : grp_fu_1024_p2);

assign ov_27_fu_3758_p3 = ((and_ln311_6_fu_3752_p2[0:0] == 1'b1) ? 32'd0 : ov_26_reg_5274);

assign ov_2_fu_3289_p3 = ((and_ln307_1_reg_4660[0:0] == 1'b1) ? grp_fu_1025_p_dout0 : grp_fu_1025_p_dout0);

assign ov_30_fu_3710_p3 = ((and_ln307_15_reg_5133[0:0] == 1'b1) ? reg_1338 : grp_fu_1029_p2);

assign ov_31_fu_3806_p3 = ((and_ln311_7_fu_3800_p2[0:0] == 1'b1) ? 32'd0 : ov_30_reg_5286);

assign ov_32_fu_3428_p3 = ((and_ln311_fu_3422_p2[0:0] == 1'b1) ? 32'd0 : ov_2_reg_5116);

assign ov_6_fu_3380_p3 = ((and_ln307_3_reg_4725[0:0] == 1'b1) ? grp_fu_1025_p_dout0 : grp_fu_1025_p_dout0);

assign ov_7_fu_3483_p3 = ((and_ln311_1_fu_3477_p2[0:0] == 1'b1) ? 32'd0 : ov_6_reg_5138);

assign sc_2_fu_3867_p3 = ((and_ln317_fu_3848_p2[0:0] == 1'b1) ? overlap_7_reg_5308_pp0_iter4_reg : sc_fu_3863_p1);

assign sc_fu_3863_p1 = xor_ln321_fu_3857_p2;

assign score_2_fu_4128_p3 = ((or_ln338_fu_4122_p2[0:0] == 1'b1) ? tmp_score_4_reg_5370 : score_load_reg_5357);

assign score_3_fu_4146_p3 = ((icmp_ln1064_reg_4403_pp0_iter5_reg[0:0] == 1'b1) ? score_2_fu_4128_p3 : score_load_reg_5357);

assign tmp_101_fu_3720_p4 = {{bitcast_ln311_6_fu_3717_p1[30:23]}};

assign tmp_103_fu_3300_p4 = {{bitcast_ln307_14_fu_3296_p1[30:23]}};

assign tmp_104_fu_3318_p4 = {{bitcast_ln307_15_fu_3314_p1[30:23]}};

assign tmp_106_fu_3768_p4 = {{bitcast_ln311_7_fu_3765_p1[30:23]}};

assign tmp_108_fu_3816_p4 = {{bitcast_ln317_fu_3813_p1[30:23]}};

assign tmp_110_fu_3910_p4 = {{bitcast_ln325_fu_3907_p1[30:23]}};

assign tmp_111_fu_3927_p4 = {{bitcast_ln325_1_fu_3924_p1[30:23]}};

assign tmp_113_fu_4043_p4 = {{bitcast_ln338_fu_4040_p1[30:23]}};

assign tmp_114_fu_4060_p4 = {{bitcast_ln338_1_fu_4057_p1[30:23]}};

assign tmp_116_fu_1557_p3 = {{add_ln299_1_fu_1548_p2}, {3'd0}};

assign tmp_117_fu_1593_p3 = {{add_ln305_fu_1584_p2}, {3'd0}};

assign tmp_118_fu_1615_p3 = {{add_ln305_1_fu_1606_p2}, {3'd0}};

assign tmp_119_fu_1637_p3 = {{add_ln305_2_fu_1628_p2}, {3'd0}};

assign tmp_120_fu_1659_p3 = {{add_ln305_3_fu_1650_p2}, {3'd0}};

assign tmp_121_fu_1681_p3 = {{add_ln299_2_fu_1672_p2}, {3'd0}};

assign tmp_122_fu_1703_p3 = {{add_ln299_3_fu_1694_p2}, {3'd0}};

assign tmp_123_fu_4033_p3 = merge_1_1_reg_5344[32'd31];

assign tmp_169_cast_fu_1753_p3 = {{trunc_ln304_reg_4283}, {3'd0}};

assign tmp_171_cast_fu_1771_p3 = {{trunc_ln304_1_reg_4293}, {3'd0}};

assign tmp_173_cast_fu_1789_p3 = {{trunc_ln304_2_reg_4303}, {3'd0}};

assign tmp_175_cast_fu_1807_p3 = {{trunc_ln304_3_reg_4313}, {3'd0}};

assign tmp_177_cast_fu_1825_p3 = {{trunc_ln299_reg_4323}, {3'd0}};

assign tmp_179_cast_fu_1843_p3 = {{trunc_ln299_1_reg_4333}, {3'd0}};

assign tmp_17_fu_2093_p4 = {{bitcast_ln307_fu_2089_p1[30:23]}};

assign tmp_181_cast_fu_1861_p3 = {{trunc_ln305_reg_4343}, {3'd0}};

assign tmp_183_cast_fu_1879_p3 = {{trunc_ln305_1_reg_4353}, {3'd0}};

assign tmp_185_cast_fu_1897_p3 = {{trunc_ln305_2_reg_4363}, {3'd0}};

assign tmp_187_cast_fu_1915_p3 = {{trunc_ln305_3_reg_4373}, {3'd0}};

assign tmp_189_cast_fu_1933_p3 = {{trunc_ln299_2_reg_4383}, {3'd0}};

assign tmp_18_fu_2111_p4 = {{bitcast_ln307_1_fu_2107_p1[30:23]}};

assign tmp_191_cast_fu_1951_p3 = {{trunc_ln299_3_reg_4393}, {3'd0}};

assign tmp_20_fu_3390_p4 = {{bitcast_ln311_fu_3387_p1[30:23]}};

assign tmp_22_fu_2297_p4 = {{bitcast_ln307_2_fu_2293_p1[30:23]}};

assign tmp_23_fu_2315_p4 = {{bitcast_ln307_3_fu_2311_p1[30:23]}};

assign tmp_71_fu_1469_p3 = {{add_ln304_1_fu_1460_p2}, {3'd0}};

assign tmp_72_fu_1491_p3 = {{add_ln304_2_fu_1482_p2}, {3'd0}};

assign tmp_73_fu_1513_p3 = {{add_ln304_3_fu_1504_p2}, {3'd0}};

assign tmp_74_fu_1535_p3 = {{add_ln299_fu_1526_p2}, {3'd0}};

assign tmp_76_fu_3445_p4 = {{bitcast_ln311_1_fu_3442_p1[30:23]}};

assign tmp_78_fu_2500_p4 = {{bitcast_ln307_4_fu_2497_p1[30:23]}};

assign tmp_79_fu_2517_p4 = {{bitcast_ln307_5_fu_2514_p1[30:23]}};

assign tmp_81_fu_3500_p4 = {{bitcast_ln311_2_fu_3497_p1[30:23]}};

assign tmp_83_fu_2703_p4 = {{bitcast_ln307_6_fu_2699_p1[30:23]}};

assign tmp_84_fu_2721_p4 = {{bitcast_ln307_7_fu_2717_p1[30:23]}};

assign tmp_86_fu_3555_p4 = {{bitcast_ln311_3_fu_3552_p1[30:23]}};

assign tmp_88_fu_2907_p4 = {{bitcast_ln307_8_fu_2903_p1[30:23]}};

assign tmp_89_fu_2925_p4 = {{bitcast_ln307_9_fu_2921_p1[30:23]}};

assign tmp_91_fu_3610_p4 = {{bitcast_ln311_4_fu_3607_p1[30:23]}};

assign tmp_93_fu_3111_p4 = {{bitcast_ln307_10_fu_3107_p1[30:23]}};

assign tmp_94_fu_3129_p4 = {{bitcast_ln307_11_fu_3125_p1[30:23]}};

assign tmp_96_fu_3658_p4 = {{bitcast_ln311_5_fu_3655_p1[30:23]}};

assign tmp_98_fu_3210_p4 = {{bitcast_ln307_12_fu_3207_p1[30:23]}};

assign tmp_99_fu_3227_p4 = {{bitcast_ln307_13_fu_3224_p1[30:23]}};

assign tmp_fu_1447_p3 = {{add_ln304_fu_1438_p2}, {3'd0}};

assign tmp_other_5_fu_4009_p3 = ((icmp_ln1064_reg_4403_pp0_iter5_reg[0:0] == 1'b1) ? 32'd4294967295 : tmp_other_6_fu_3995_p3);

assign tmp_other_6_fu_3995_p3 = ((or_ln325_fu_3989_p2[0:0] == 1'b1) ? i_real_3_reg_4264_pp0_iter5_reg : tmp_other_fu_128);

assign tmp_score_3_fu_4016_p3 = ((icmp_ln1064_reg_4403_pp0_iter5_reg[0:0] == 1'b1) ? 32'd0 : tmp_score_4_fu_4002_p3);

assign tmp_score_4_fu_4002_p3 = ((or_ln325_fu_3989_p2[0:0] == 1'b1) ? sc_2_reg_5330 : tmp_score_load_reg_5337);

assign trunc_ln260_1_fu_1747_p1 = i_real_3_reg_4264[0:0];

assign trunc_ln260_fu_1420_p1 = k_real_1_fu_120[0:0];

assign trunc_ln299_1_fu_1553_p1 = add_ln299_1_fu_1548_p2[8:0];

assign trunc_ln299_2_fu_1677_p1 = add_ln299_2_fu_1672_p2[8:0];

assign trunc_ln299_3_fu_1699_p1 = add_ln299_3_fu_1694_p2[8:0];

assign trunc_ln299_fu_1531_p1 = add_ln299_fu_1526_p2[8:0];

assign trunc_ln304_1_fu_1465_p1 = add_ln304_1_fu_1460_p2[8:0];

assign trunc_ln304_2_fu_1487_p1 = add_ln304_2_fu_1482_p2[8:0];

assign trunc_ln304_3_fu_1509_p1 = add_ln304_3_fu_1504_p2[8:0];

assign trunc_ln304_fu_1443_p1 = add_ln304_fu_1438_p2[8:0];

assign trunc_ln305_1_fu_1611_p1 = add_ln305_1_fu_1606_p2[8:0];

assign trunc_ln305_2_fu_1633_p1 = add_ln305_2_fu_1628_p2[8:0];

assign trunc_ln305_3_fu_1655_p1 = add_ln305_3_fu_1650_p2[8:0];

assign trunc_ln305_fu_1589_p1 = add_ln305_fu_1584_p2[8:0];

assign trunc_ln307_10_fu_3121_p1 = bitcast_ln307_10_fu_3107_p1[22:0];

assign trunc_ln307_11_fu_3139_p1 = bitcast_ln307_11_fu_3125_p1[22:0];

assign trunc_ln307_12_fu_3220_p1 = bitcast_ln307_12_fu_3207_p1[22:0];

assign trunc_ln307_13_fu_3237_p1 = bitcast_ln307_13_fu_3224_p1[22:0];

assign trunc_ln307_14_fu_3310_p1 = bitcast_ln307_14_fu_3296_p1[22:0];

assign trunc_ln307_15_fu_3328_p1 = bitcast_ln307_15_fu_3314_p1[22:0];

assign trunc_ln307_1_fu_2121_p1 = bitcast_ln307_1_fu_2107_p1[22:0];

assign trunc_ln307_2_fu_2307_p1 = bitcast_ln307_2_fu_2293_p1[22:0];

assign trunc_ln307_3_fu_2325_p1 = bitcast_ln307_3_fu_2311_p1[22:0];

assign trunc_ln307_4_fu_2510_p1 = bitcast_ln307_4_fu_2497_p1[22:0];

assign trunc_ln307_5_fu_2527_p1 = bitcast_ln307_5_fu_2514_p1[22:0];

assign trunc_ln307_6_fu_2713_p1 = bitcast_ln307_6_fu_2699_p1[22:0];

assign trunc_ln307_7_fu_2731_p1 = bitcast_ln307_7_fu_2717_p1[22:0];

assign trunc_ln307_8_fu_2917_p1 = bitcast_ln307_8_fu_2903_p1[22:0];

assign trunc_ln307_9_fu_2935_p1 = bitcast_ln307_9_fu_2921_p1[22:0];

assign trunc_ln307_fu_2103_p1 = bitcast_ln307_fu_2089_p1[22:0];

assign trunc_ln311_1_fu_3455_p1 = bitcast_ln311_1_fu_3442_p1[22:0];

assign trunc_ln311_2_fu_3510_p1 = bitcast_ln311_2_fu_3497_p1[22:0];

assign trunc_ln311_3_fu_3565_p1 = bitcast_ln311_3_fu_3552_p1[22:0];

assign trunc_ln311_4_fu_3620_p1 = bitcast_ln311_4_fu_3607_p1[22:0];

assign trunc_ln311_5_fu_3668_p1 = bitcast_ln311_5_fu_3655_p1[22:0];

assign trunc_ln311_6_fu_3730_p1 = bitcast_ln311_6_fu_3717_p1[22:0];

assign trunc_ln311_7_fu_3778_p1 = bitcast_ln311_7_fu_3765_p1[22:0];

assign trunc_ln311_fu_3400_p1 = bitcast_ln311_fu_3387_p1[22:0];

assign trunc_ln317_fu_3826_p1 = bitcast_ln317_fu_3813_p1[22:0];

assign trunc_ln325_1_fu_3937_p1 = bitcast_ln325_1_fu_3924_p1[22:0];

assign trunc_ln325_fu_3920_p1 = bitcast_ln325_fu_3907_p1[22:0];

assign trunc_ln338_1_fu_4070_p1 = bitcast_ln338_1_fu_4057_p1[22:0];

assign trunc_ln338_fu_4053_p1 = bitcast_ln338_fu_4040_p1[22:0];

assign xor_ln321_fu_3857_p2 = (bitcast_ln321_fu_3853_p1 ^ 32'd2147483648);

assign zext_ln252_1_cast_fu_1353_p1 = zext_ln252_1;

assign zext_ln252_2_cast_fu_1357_p1 = zext_ln252_2;

assign zext_ln252_3_cast_fu_1361_p1 = zext_ln252_3;

assign zext_ln252_4_cast_fu_1365_p1 = zext_ln252_4;

assign zext_ln252_5_cast_fu_1369_p1 = zext_ln252_5;

assign zext_ln252_cast_fu_1349_p1 = zext_ln252;

assign zext_ln299_10_fu_2024_p1 = or_ln299_8_fu_2019_p2;

assign zext_ln299_11_fu_2228_p1 = or_ln299_9_fu_2223_p2;

assign zext_ln299_12_fu_2432_p1 = or_ln299_10_fu_2427_p2;

assign zext_ln299_13_fu_2634_p1 = or_ln299_11_fu_2629_p2;

assign zext_ln299_14_fu_2838_p1 = or_ln299_12_fu_2833_p2;

assign zext_ln299_15_fu_3042_p1 = or_ln299_13_fu_3037_p2;

assign zext_ln299_16_fu_1689_p1 = tmp_121_fu_1681_p3;

assign zext_ln299_17_fu_1946_p1 = or_ln299_14_fu_1940_p2;

assign zext_ln299_18_fu_2074_p1 = or_ln299_15_fu_2069_p2;

assign zext_ln299_19_fu_2278_p1 = or_ln299_16_fu_2273_p2;

assign zext_ln299_1_fu_1838_p1 = or_ln299_fu_1832_p2;

assign zext_ln299_20_fu_2482_p1 = or_ln299_17_fu_2477_p2;

assign zext_ln299_21_fu_2684_p1 = or_ln299_18_fu_2679_p2;

assign zext_ln299_22_fu_2888_p1 = or_ln299_19_fu_2883_p2;

assign zext_ln299_23_fu_3092_p1 = or_ln299_20_fu_3087_p2;

assign zext_ln299_24_fu_1711_p1 = tmp_122_fu_1703_p3;

assign zext_ln299_25_fu_1964_p1 = or_ln299_21_fu_1958_p2;

assign zext_ln299_26_fu_2084_p1 = or_ln299_22_fu_2079_p2;

assign zext_ln299_27_fu_2288_p1 = or_ln299_23_fu_2283_p2;

assign zext_ln299_28_fu_2492_p1 = or_ln299_24_fu_2487_p2;

assign zext_ln299_29_fu_2694_p1 = or_ln299_25_fu_2689_p2;

assign zext_ln299_2_fu_2014_p1 = or_ln299_1_fu_2009_p2;

assign zext_ln299_30_fu_2898_p1 = or_ln299_26_fu_2893_p2;

assign zext_ln299_31_fu_3102_p1 = or_ln299_27_fu_3097_p2;

assign zext_ln299_3_fu_2218_p1 = or_ln299_2_fu_2213_p2;

assign zext_ln299_4_fu_2422_p1 = or_ln299_3_fu_2417_p2;

assign zext_ln299_5_fu_2624_p1 = or_ln299_4_fu_2619_p2;

assign zext_ln299_6_fu_2828_p1 = or_ln299_5_fu_2823_p2;

assign zext_ln299_7_fu_3032_p1 = or_ln299_6_fu_3027_p2;

assign zext_ln299_8_fu_1565_p1 = tmp_116_fu_1557_p3;

assign zext_ln299_9_fu_1856_p1 = or_ln299_7_fu_1850_p2;

assign zext_ln299_fu_1543_p1 = tmp_74_fu_1535_p3;

assign zext_ln304_10_fu_1784_p1 = or_ln304_7_fu_1778_p2;

assign zext_ln304_11_fu_1984_p1 = or_ln304_8_fu_1979_p2;

assign zext_ln304_12_fu_2188_p1 = or_ln304_9_fu_2183_p2;

assign zext_ln304_13_fu_2392_p1 = or_ln304_10_fu_2387_p2;

assign zext_ln304_14_fu_2594_p1 = or_ln304_11_fu_2589_p2;

assign zext_ln304_15_fu_2798_p1 = or_ln304_12_fu_2793_p2;

assign zext_ln304_16_fu_3002_p1 = or_ln304_13_fu_2997_p2;

assign zext_ln304_17_fu_1499_p1 = tmp_72_fu_1491_p3;

assign zext_ln304_18_fu_1802_p1 = or_ln304_14_fu_1796_p2;

assign zext_ln304_19_fu_1994_p1 = or_ln304_15_fu_1989_p2;

assign zext_ln304_1_fu_1455_p1 = tmp_fu_1447_p3;

assign zext_ln304_20_fu_2198_p1 = or_ln304_16_fu_2193_p2;

assign zext_ln304_21_fu_2402_p1 = or_ln304_17_fu_2397_p2;

assign zext_ln304_22_fu_2604_p1 = or_ln304_18_fu_2599_p2;

assign zext_ln304_23_fu_2808_p1 = or_ln304_19_fu_2803_p2;

assign zext_ln304_24_fu_3012_p1 = or_ln304_20_fu_3007_p2;

assign zext_ln304_25_fu_1521_p1 = tmp_73_fu_1513_p3;

assign zext_ln304_26_fu_1820_p1 = or_ln304_21_fu_1814_p2;

assign zext_ln304_27_fu_2004_p1 = or_ln304_22_fu_1999_p2;

assign zext_ln304_28_fu_2208_p1 = or_ln304_23_fu_2203_p2;

assign zext_ln304_29_fu_2412_p1 = or_ln304_24_fu_2407_p2;

assign zext_ln304_2_fu_1766_p1 = or_ln304_fu_1760_p2;

assign zext_ln304_30_fu_2614_p1 = or_ln304_25_fu_2609_p2;

assign zext_ln304_31_fu_2818_p1 = or_ln304_26_fu_2813_p2;

assign zext_ln304_32_fu_3022_p1 = or_ln304_27_fu_3017_p2;

assign zext_ln304_3_fu_1974_p1 = or_ln304_1_fu_1969_p2;

assign zext_ln304_4_fu_2178_p1 = or_ln304_2_fu_2173_p2;

assign zext_ln304_5_fu_2382_p1 = or_ln304_3_fu_2377_p2;

assign zext_ln304_6_fu_2584_p1 = or_ln304_4_fu_2579_p2;

assign zext_ln304_7_fu_2788_p1 = or_ln304_5_fu_2783_p2;

assign zext_ln304_8_fu_2992_p1 = or_ln304_6_fu_2987_p2;

assign zext_ln304_9_fu_1477_p1 = tmp_71_fu_1469_p3;

assign zext_ln304_fu_1434_p1 = lshr_ln_fu_1424_p4;

assign zext_ln305_10_fu_1892_p1 = or_ln305_7_fu_1886_p2;

assign zext_ln305_11_fu_2044_p1 = or_ln305_8_fu_2039_p2;

assign zext_ln305_12_fu_2248_p1 = or_ln305_9_fu_2243_p2;

assign zext_ln305_13_fu_2452_p1 = or_ln305_10_fu_2447_p2;

assign zext_ln305_14_fu_2654_p1 = or_ln305_11_fu_2649_p2;

assign zext_ln305_15_fu_2858_p1 = or_ln305_12_fu_2853_p2;

assign zext_ln305_16_fu_3062_p1 = or_ln305_13_fu_3057_p2;

assign zext_ln305_17_fu_1645_p1 = tmp_119_fu_1637_p3;

assign zext_ln305_18_fu_1910_p1 = or_ln305_14_fu_1904_p2;

assign zext_ln305_19_fu_2054_p1 = or_ln305_15_fu_2049_p2;

assign zext_ln305_1_fu_1601_p1 = tmp_117_fu_1593_p3;

assign zext_ln305_20_fu_2258_p1 = or_ln305_16_fu_2253_p2;

assign zext_ln305_21_fu_2462_p1 = or_ln305_17_fu_2457_p2;

assign zext_ln305_22_fu_2664_p1 = or_ln305_18_fu_2659_p2;

assign zext_ln305_23_fu_2868_p1 = or_ln305_19_fu_2863_p2;

assign zext_ln305_24_fu_3072_p1 = or_ln305_20_fu_3067_p2;

assign zext_ln305_25_fu_1667_p1 = tmp_120_fu_1659_p3;

assign zext_ln305_26_fu_1928_p1 = or_ln305_21_fu_1922_p2;

assign zext_ln305_27_fu_2064_p1 = or_ln305_22_fu_2059_p2;

assign zext_ln305_28_fu_2268_p1 = or_ln305_23_fu_2263_p2;

assign zext_ln305_29_fu_2472_p1 = or_ln305_24_fu_2467_p2;

assign zext_ln305_2_fu_1874_p1 = or_ln305_fu_1868_p2;

assign zext_ln305_30_fu_2674_p1 = or_ln305_25_fu_2669_p2;

assign zext_ln305_31_fu_2878_p1 = or_ln305_26_fu_2873_p2;

assign zext_ln305_32_fu_3082_p1 = or_ln305_27_fu_3077_p2;

assign zext_ln305_3_fu_2034_p1 = or_ln305_1_fu_2029_p2;

assign zext_ln305_4_fu_2238_p1 = or_ln305_2_fu_2233_p2;

assign zext_ln305_5_fu_2442_p1 = or_ln305_3_fu_2437_p2;

assign zext_ln305_6_fu_2644_p1 = or_ln305_4_fu_2639_p2;

assign zext_ln305_7_fu_2848_p1 = or_ln305_5_fu_2843_p2;

assign zext_ln305_8_fu_3052_p1 = or_ln305_6_fu_3047_p2;

assign zext_ln305_9_fu_1623_p1 = tmp_118_fu_1615_p3;

assign zext_ln305_fu_1580_p1 = lshr_ln299_1_fu_1570_p4;

always @ (posedge ap_clk) begin
    zext_ln252_cast_reg_4228[9] <= 1'b0;
    zext_ln252_1_cast_reg_4234[9] <= 1'b0;
    zext_ln252_2_cast_reg_4240[9] <= 1'b0;
    zext_ln252_3_cast_reg_4246[9] <= 1'b0;
    zext_ln252_4_cast_reg_4252[9] <= 1'b0;
    zext_ln252_5_cast_reg_4258[9] <= 1'b0;
    tmp_169_cast_reg_4420[2:0] <= 3'b000;
    tmp_171_cast_reg_4435[2:0] <= 3'b000;
    tmp_173_cast_reg_4450[2:0] <= 3'b000;
    tmp_175_cast_reg_4465[2:0] <= 3'b000;
    tmp_177_cast_reg_4480[2:0] <= 3'b000;
    tmp_179_cast_reg_4495[2:0] <= 3'b000;
    tmp_181_cast_reg_4510[2:0] <= 3'b000;
    tmp_183_cast_reg_4525[2:0] <= 3'b000;
    tmp_185_cast_reg_4540[2:0] <= 3'b000;
    tmp_187_cast_reg_4555[2:0] <= 3'b000;
    tmp_189_cast_reg_4570[2:0] <= 3'b000;
    tmp_191_cast_reg_4585[2:0] <= 3'b000;
end

endmodule //run_insert_point_Pipeline_VITIS_LOOP_271_1
