Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Thu Dec  2 17:04:17 2021
| Host         : P2-06 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file main_control_sets_placed.rpt
| Design       : main
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    30 |
|    Minimum number of control sets                        |    30 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    60 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    30 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |    22 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             195 |           93 |
| No           | No                    | Yes                    |              10 |            6 |
| No           | Yes                   | No                     |             110 |           32 |
| Yes          | No                    | No                     |             132 |           36 |
| Yes          | No                    | Yes                    |             502 |          305 |
| Yes          | Yes                   | No                     |              71 |           20 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+----------------------------------------+-----------------------------------+------------------+----------------+--------------+
|  Clock Signal  |              Enable Signal             |          Set/Reset Signal         | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+----------------------------------------+-----------------------------------+------------------+----------------+--------------+
| ~clk25_BUFG    |                                        | Audio/ser/signal_i_1_n_0          |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG |                                        |                                   |                1 |              2 |         2.00 |
|  clk25_BUFG    | in5m_i_1_n_0                           |                                   |                4 |              4 |         1.00 |
|  clk25_BUFG    |                                        | CPU/dx/loop[31].dpr3/q_reg_1      |                4 |              6 |         1.50 |
|  clk25_BUFG    | CPU/fd/loop[30].dpr1/q_reg_1           | CPU/dx/loop[31].dpr3/q_reg_18     |                3 |              6 |         2.00 |
|  clk25_BUFG    |                                        | reset_reg_n_0                     |                6 |             10 |         1.67 |
|  clk25_BUFG    | VGA/Display/vPos                       | reset_reg_n_0                     |                3 |             10 |         3.33 |
|  clk25_BUFG    | CPU/fd/loop[30].dpr1/q_reg_1           | reset_reg_n_0                     |                5 |             12 |         2.40 |
|  clk25_BUFG    |                                        | Audio/clear                       |                8 |             32 |         4.00 |
|  clk25_BUFG    | clk_counter1[31]_i_1_n_0               | reset                             |                8 |             32 |         4.00 |
| ~clk25_BUFG    | RegisterFile/registers[4][31]_i_1_n_0  | reset_reg_n_0                     |               20 |             32 |         1.60 |
| ~clk25_BUFG    | RegisterFile/registers[1][31]_i_1_n_0  | reset_reg_n_0                     |               18 |             32 |         1.78 |
| ~clk25_BUFG    | RegisterFile/registers[25][31]_i_1_n_0 | reset_reg_n_0                     |               21 |             32 |         1.52 |
| ~clk25_BUFG    | RegisterFile/registers[2][31]_i_1_n_0  | reset_reg_n_0                     |               17 |             32 |         1.88 |
| ~clk25_BUFG    | RegisterFile/registers[30][31]_i_1_n_0 | reset_reg_n_0                     |               21 |             32 |         1.52 |
| ~clk25_BUFG    | RegisterFile/registers[27][31]_i_1_n_0 | reset_reg_n_0                     |               21 |             32 |         1.52 |
| ~clk25_BUFG    | RegisterFile/registers[29][31]_i_1_n_0 | reset_reg_n_0                     |               20 |             32 |         1.60 |
| ~clk25_BUFG    | RegisterFile/registers                 | reset_reg_n_0                     |               21 |             32 |         1.52 |
| ~clk25_BUFG    | RegisterFile/registers[3][31]_i_1_n_0  | reset_reg_n_0                     |               23 |             32 |         1.39 |
| ~clk25_BUFG    | RegisterFile/registers[6][31]_i_1_n_0  | reset_reg_n_0                     |               21 |             32 |         1.52 |
| ~clk25_BUFG    | RegisterFile/registers[26][31]_i_1_n_0 | reset_reg_n_0                     |               17 |             32 |         1.88 |
| ~clk25_BUFG    | RegisterFile/registers[28][31]_i_1_n_0 | reset_reg_n_0                     |               18 |             32 |         1.78 |
| ~clk25_BUFG    | RegisterFile/registers[7][31]_i_1_n_0  | reset_reg_n_0                     |               19 |             32 |         1.68 |
| ~clk25_BUFG    | RegisterFile/registers[5][31]_i_1_n_0  | reset_reg_n_0                     |               20 |             32 |         1.60 |
| ~clk25_BUFG    | RegisterFile/registers[24][31]_i_1_n_0 | reset_reg_n_0                     |               20 |             32 |         1.60 |
|  clk25_BUFG    |                                        | hit_reg_n_0                       |                9 |             33 |         3.67 |
|  clk25_BUFG    | o54_out                                | reset                             |                9 |             33 |         3.67 |
|  clk25_BUFG    |                                        | CPU/math/inner_result0_carry__6_0 |               10 |             38 |         3.80 |
|  clk25_BUFG    | clk_counter1[31]_i_1_n_0               |                                   |               32 |            128 |         4.00 |
|  clk25_BUFG    |                                        |                                   |               92 |            193 |         2.10 |
+----------------+----------------------------------------+-----------------------------------+------------------+----------------+--------------+


