#! /c/iverilog/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-965-g55e06db6)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 10;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_00000000008aecc0 .scope module, "BancoPruebas" "BancoPruebas" 2 15;
 .timescale -9 -10;
S_00000000009f87b0 .scope module, "mux2x1cond" "Mux2x1_8Bits" 2 22, 3 1 0, S_00000000008aecc0;
 .timescale -9 -10;
    .port_info 0 /INPUT 8 "In0";
    .port_info 1 /INPUT 8 "In1";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "valid0";
    .port_info 4 /INPUT 1 "valid1";
    .port_info 5 /OUTPUT 1 "outValid";
    .port_info 6 /OUTPUT 8 "data_out";
o00000000008aefa8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v00000000009fbc50_0 .net "In0", 7 0, o00000000008aefa8;  0 drivers
o00000000008aefd8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0000000000872fe0_0 .net "In1", 7 0, o00000000008aefd8;  0 drivers
v00000000008aee50_0 .var "ValorAnterior", 7 0;
o00000000008af038 .functor BUFZ 1, C4<z>; HiZ drive
v00000000009fe4a0_0 .net "clk", 0 0, o00000000008af038;  0 drivers
v00000000009f8940_0 .var "data_out", 7 0;
v00000000009f89e0_0 .var "outValid", 0 0;
v00000000009f8a80_0 .var "selector", 0 0;
o00000000008af0f8 .functor BUFZ 1, C4<z>; HiZ drive
v00000000009f8b20_0 .net "valid0", 0 0, o00000000008af0f8;  0 drivers
o00000000008af128 .functor BUFZ 1, C4<z>; HiZ drive
v00000000008acf20_0 .net "valid1", 0 0, o00000000008af128;  0 drivers
v00000000008acfc0_0 .var "validTemp", 0 0;
E_00000000009faaf0 .event posedge, v00000000009fe4a0_0;
E_00000000009fa930/0 .event edge, v00000000009f8b20_0, v00000000009f8a80_0, v00000000009fbc50_0, v00000000008acf20_0;
E_00000000009fa930/1 .event edge, v0000000000872fe0_0;
E_00000000009fa930 .event/or E_00000000009fa930/0, E_00000000009fa930/1;
S_00000000008ad060 .scope module, "prob" "probadorMux2x18bits" 2 26, 4 3 0, S_00000000008aecc0;
 .timescale -9 -10;
    .port_info 0 /OUTPUT 8 "In0";
    .port_info 1 /OUTPUT 8 "In1";
    .port_info 2 /OUTPUT 1 "clk";
    .port_info 3 /OUTPUT 1 "valid0";
    .port_info 4 /OUTPUT 1 "valid1";
    .port_info 5 /INPUT 1 "outValid";
    .port_info 6 /INPUT 8 "data_out";
v00000000008ad1f0_0 .var "In0", 7 0;
v00000000008ad290_0 .var "In1", 7 0;
v00000000008ad330_0 .var "clk", 0 0;
o00000000008af368 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v00000000008727b0_0 .net "data_out", 7 0, o00000000008af368;  0 drivers
v00000000008f2110_0 .var "dummy1", 0 0;
o00000000008af3c8 .functor BUFZ 1, C4<z>; HiZ drive
v00000000008f27f0_0 .net "outValid", 0 0, o00000000008af3c8;  0 drivers
v00000000008f2570_0 .var "valid0", 0 0;
v00000000008f2f70_0 .var "valid1", 0 0;
E_00000000009fa970 .event posedge, v00000000008ad330_0;
    .scope S_00000000009f87b0;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000009f8a80_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_00000000009f87b0;
T_1 ;
    %wait E_00000000009fa930;
    %load/vec4 v00000000009f8b20_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v00000000009f8a80_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v00000000009fbc50_0;
    %store/vec4 v00000000008aee50_0, 0, 8;
    %load/vec4 v00000000009f8b20_0;
    %store/vec4 v00000000008acfc0_0, 0, 1;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v00000000008acf20_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v00000000009f8a80_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0000000000872fe0_0;
    %store/vec4 v00000000008aee50_0, 0, 8;
    %load/vec4 v00000000008acf20_0;
    %store/vec4 v00000000008acfc0_0, 0, 1;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_00000000009f87b0;
T_2 ;
    %wait E_00000000009faaf0;
    %load/vec4 v00000000009f8a80_0;
    %pad/u 2;
    %addi 1, 0, 2;
    %pad/u 1;
    %assign/vec4 v00000000009f8a80_0, 0;
    %load/vec4 v00000000008aee50_0;
    %assign/vec4 v00000000009f8940_0, 0;
    %load/vec4 v00000000008acfc0_0;
    %assign/vec4 v00000000009f89e0_0, 0;
    %jmp T_2;
    .thread T_2;
    .scope S_00000000008ad060;
T_3 ;
    %vpi_call 4 23 "$dumpfile", "mux_memoria_8bits.vcd" {0 0 0};
    %vpi_call 4 26 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000000008ad1f0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000000008ad290_0, 0, 8;
    %pushi/vec4 8, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_00000000009fa970;
    %load/vec4 v00000000008ad1f0_0;
    %addi 1, 0, 8;
    %assign/vec4 v00000000008ad1f0_0, 0;
    %load/vec4 v00000000008ad290_0;
    %load/vec4 v00000000008f2110_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 9;
    %split/vec4 1;
    %assign/vec4 v00000000008f2110_0, 0;
    %assign/vec4 v00000000008ad290_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_00000000009fa970;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000000008ad1f0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000000008ad290_0, 0, 8;
    %vpi_call 4 68 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_00000000008ad060;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000008ad330_0, 0;
    %end;
    .thread T_4;
    .scope S_00000000008ad060;
T_5 ;
    %delay 20, 0;
    %load/vec4 v00000000008ad330_0;
    %inv;
    %assign/vec4 v00000000008ad330_0, 0;
    %jmp T_5;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    ".\BancoPrueba_conductual.v";
    "./Mux2x1_8Bits.v";
    "./probador.v";
