
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001199                       # Number of seconds simulated
sim_ticks                                  1199071824                       # Number of ticks simulated
final_tick                               449094151464                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 204255                       # Simulator instruction rate (inst/s)
host_op_rate                                   265860                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                  37054                       # Simulator tick rate (ticks/s)
host_mem_usage                               67346520                       # Number of bytes of host memory used
host_seconds                                 32360.19                       # Real time elapsed on the host
sim_insts                                  6609726568                       # Number of instructions simulated
sim_ops                                    8603295745                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         3328                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data        23296                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         3328                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data        11776                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         3456                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data        11776                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         3200                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data        22656                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.inst         3456                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.data        41216                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.inst         3584                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.data        16384                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.inst         3200                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.data        75392                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.inst         3712                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.data        17792                       # Number of bytes read from this memory
system.physmem.bytes_read::total               247552                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         3328                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         3328                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         3456                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         3200                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus4.inst         3456                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus5.inst         3584                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus6.inst         3200                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus7.inst         3712                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           27264                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks        98304                       # Number of bytes written to this memory
system.physmem.bytes_written::total             98304                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           26                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data          182                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           26                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data           92                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           27                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data           92                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           25                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data          177                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.inst           27                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.data          322                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.inst           28                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.data          128                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.inst           25                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.data          589                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.inst           29                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.data          139                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  1934                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks             768                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                  768                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      2775480                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     19428361                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      2775480                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data      9820930                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst      2882229                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data      9820930                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst      2668731                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     18894615                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.inst      2882229                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.data     34373254                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.inst      2988979                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.data     13663902                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.inst      2668731                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.data     62875299                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.inst      3095728                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.data     14838144                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               206453021                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      2775480                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      2775480                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst      2882229                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst      2668731                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus4.inst      2882229                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus5.inst      2988979                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus6.inst      2668731                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus7.inst      3095728                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total           22737587                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          81983413                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               81983413                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          81983413                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      2775480                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     19428361                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      2775480                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data      9820930                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst      2882229                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data      9820930                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst      2668731                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     18894615                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.inst      2882229                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.data     34373254                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.inst      2988979                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.data     13663902                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.inst      2668731                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.data     62875299                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.inst      3095728                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.data     14838144                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              288436433                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus0.numCycles                 2875473                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups          221920                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted       196456                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect        19311                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups       141798                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits          137835                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS           13664                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect          625                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      2306481                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts               1258337                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches             221920                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches       151499                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles               278588                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles          63026                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles         34984                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines           140815                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        18740                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      2663648                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.532751                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.788054                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         2385060     89.54%     89.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1           41062      1.54%     91.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2           21750      0.82%     91.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3           40514      1.52%     93.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4           13600      0.51%     93.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5           37419      1.40%     95.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6            5978      0.22%     95.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7           10525      0.40%     95.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8          107740      4.04%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      2663648                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.077177                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.437610                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         2225954                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       116331                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles           277851                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles          332                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles         43174                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved        22007                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          421                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts       1414066                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1772                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles         43174                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         2234901                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles          76924                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        14723                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles           270971                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles        22949                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts       1411198                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents            9                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents          1141                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        20842                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands      1856570                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups      6404224                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups      6404224                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps      1478065                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps          378478                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts          203                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts          109                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts            41073                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads       248712                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores        42626                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads          228                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores         9374                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded           1401894                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded          206                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued          1302293                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued         1309                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined       269318                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined       571948                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved            8                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      2663648                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.488913                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.106310                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2091205     78.51%     78.51% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1       190630      7.16%     85.67% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2       178991      6.72%     92.39% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       110734      4.16%     96.54% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4        58474      2.20%     98.74% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5        15247      0.57%     99.31% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6        17588      0.66%     99.97% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7          412      0.02%     99.99% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8          367      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      2663648                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu           2365     57.88%     57.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     57.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     57.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     57.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     57.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     57.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     57.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     57.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     57.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     57.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     57.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     57.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     57.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     57.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     57.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     57.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     57.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     57.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     57.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     57.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     57.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     57.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     57.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     57.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     57.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     57.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     57.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     57.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead           944     23.10%     80.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite          777     19.02%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu      1024356     78.66%     78.66% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult        10473      0.80%     79.46% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.46% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.46% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.46% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.46% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.46% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.46% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.46% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.46% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.46% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.46% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.46% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.46% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.46% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.46% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.46% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.46% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.46% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.46% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.46% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.46% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.46% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.46% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.46% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc           95      0.01%     79.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead       225389     17.31%     96.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite        41980      3.22%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total       1302293                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.452897                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt               4086                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.003138                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads      5273628                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes      1671438                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses      1266880                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses       1306379                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads         1021                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads        53414                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses            7                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation           22                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores         1739                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles         43174                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          37438                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         2946                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts      1402105                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts           67                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts       248712                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts        42626                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts          107                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents           486                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents           31                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents           22                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect        11570                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect         8881                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts        20451                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts      1283624                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts       221626                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts        18668                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs              263592                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches          194509                       # Number of branches executed
system.switch_cpus0.iew.exec_stores             41966                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.446404                       # Inst execution rate
system.switch_cpus0.iew.wb_sent               1267507                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count              1266880                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers           765292                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers          1691130                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.440581                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.452533                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts      1000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps      1129674                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts       272494                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls          198                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts        18996                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      2620474                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.431095                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.298506                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      2198025     83.88%     83.88% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1       166894      6.37%     90.25% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       106677      4.07%     94.32% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3        33079      1.26%     95.58% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4        55290      2.11%     97.69% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5        11336      0.43%     98.12% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6         7263      0.28%     98.40% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7         6509      0.25%     98.65% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8        35401      1.35%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      2620474                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts      1000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps       1129674                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs                236185                       # Number of memory references committed
system.switch_cpus0.commit.loads               195298                       # Number of loads committed
system.switch_cpus0.commit.membars                 98                       # Number of memory barriers committed
system.switch_cpus0.commit.branches            173315                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts           988112                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls        14525                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events        35401                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads             3987228                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes            2847560                       # The number of ROB writes
system.switch_cpus0.timesIdled                  50942                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 211825                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts            1000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps              1129674                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total      1000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.875470                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.875470                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.347769                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.347769                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads         5955190                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes        1657114                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads        1489583                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes           198                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus1.numCycles                 2875473                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups          260261                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted       216768                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect        25425                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups       102532                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits           93086                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS           27667                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         1192                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      2262922                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts               1429303                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches             260261                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches       120753                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles               296953                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles          71561                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles         68631                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines           142066                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        24200                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      2674407                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.657401                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.036213                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         2377454     88.90%     88.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1           17934      0.67%     89.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2           22687      0.85%     90.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3           36296      1.36%     91.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4           14895      0.56%     92.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5           19581      0.73%     93.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6           22686      0.85%     93.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7           10632      0.40%     94.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8          152242      5.69%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      2674407                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.090511                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.497067                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         2249591                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles        83533                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles           295415                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles          175                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles         45687                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved        39358                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          215                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts       1746187                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1269                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles         45687                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         2252405                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles           7335                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles        69498                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles           292744                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles         6733                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts       1734384                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents            2                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents           934                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents         4602                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands      2423259                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups      8061909                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups      8061909                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps      1994665                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps          428593                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts          415                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts          216                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts            24604                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads       164030                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores        84017                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads          968                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores        19007                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded           1691515                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded          417                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued          1611051                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued         1990                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined       226339                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined       478147                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           16                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      2674407                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.602396                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.324197                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      1992522     74.50%     74.50% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1       310412     11.61%     86.11% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2       127011      4.75%     90.86% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3        72068      2.69%     93.55% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4        95815      3.58%     97.14% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5        30404      1.14%     98.27% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6        29327      1.10%     99.37% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        15613      0.58%     99.95% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8         1235      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      2674407                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          11206     78.78%     78.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     78.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     78.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     78.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     78.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     78.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     78.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     78.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     78.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     78.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     78.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     78.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     78.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     78.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     78.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     78.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     78.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     78.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     78.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     78.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     78.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     78.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     78.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     78.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     78.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     78.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     78.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     78.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead          1569     11.03%     89.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite         1449     10.19%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu      1357384     84.25%     84.25% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult        21782      1.35%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc          198      0.01%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead       148135      9.19%     94.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite        83552      5.19%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total       1611051                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.560273                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt              14224                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008829                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads      5912723                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes      1918291                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses      1567398                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses       1625275                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads         1257                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads        34438                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           21                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores         1720                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles         45687                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles           5574                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles          720                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts      1691933                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts         1350                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts       164030                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts        84017                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts          217                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents           624                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           21                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect        14476                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect        14591                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts        29067                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts      1582131                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts       145394                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts        28920                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs              228913                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches          223162                       # Number of branches executed
system.switch_cpus1.iew.exec_stores             83519                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.550216                       # Inst execution rate
system.switch_cpus1.iew.wb_sent               1567438                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count              1567398                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers           938853                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers          2523361                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.545092                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.372064                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      1160201                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps      1429439                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts       262511                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls          401                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts        25432                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      2628720                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.543778                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.363116                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2023105     76.96%     76.96% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1       307293     11.69%     88.65% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       111489      4.24%     92.89% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3        55193      2.10%     94.99% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4        50765      1.93%     96.92% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5        21363      0.81%     97.74% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6        21171      0.81%     98.54% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        10040      0.38%     98.92% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8        28301      1.08%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      2628720                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      1160201                       # Number of instructions committed
system.switch_cpus1.commit.committedOps       1429439                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs                211888                       # Number of memory references committed
system.switch_cpus1.commit.loads               129592                       # Number of loads committed
system.switch_cpus1.commit.membars                200                       # Number of memory barriers committed
system.switch_cpus1.commit.branches            207156                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts          1286963                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls        29488                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events        28301                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads             4292356                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes            3429596                       # The number of ROB writes
system.switch_cpus1.timesIdled                  36321                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 201066                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            1160201                       # Number of Instructions Simulated
system.switch_cpus1.committedOps              1429439                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      1160201                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.478427                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.478427                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.403482                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.403482                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads         7116022                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes        2192356                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads        1613187                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes           400                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus2.numCycles                 2875473                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups          260242                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted       216840                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect        25435                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups       102754                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits           93101                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS           27664                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect         1180                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles      2262015                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts               1429061                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches             260242                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches       120765                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles               297010                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles          71687                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles         68391                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines           142041                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        24206                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      2673433                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.657631                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.036390                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         2376423     88.89%     88.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1           17939      0.67%     89.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2           22716      0.85%     90.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3           36279      1.36%     91.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4           14939      0.56%     92.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5           19681      0.74%     93.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6           22664      0.85%     93.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7           10556      0.39%     94.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8          152236      5.69%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      2673433                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.090504                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.496983                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         2248461                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles        83538                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles           295453                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles          173                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles         45802                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved        39265                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          216                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts       1746041                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1278                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles         45802                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         2251352                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles           7514                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles        69221                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles           292699                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles         6840                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts       1734030                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents            4                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents           941                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents         4670                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands      2422498                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups      8061059                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups      8061059                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps      1993465                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps          429025                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts          415                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts          216                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts            25155                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads       164246                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores        83917                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads          973                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores        18939                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded           1691057                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded          417                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued          1610578                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued         2023                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined       226928                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined       479229                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           16                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples      2673433                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.602438                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.324657                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      1992071     74.51%     74.51% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1       310107     11.60%     86.11% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2       126756      4.74%     90.85% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3        72028      2.69%     93.55% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4        95876      3.59%     97.13% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5        30327      1.13%     98.27% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6        29391      1.10%     99.37% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        15626      0.58%     99.95% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8         1251      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      2673433                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          11201     78.72%     78.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     78.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     78.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     78.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     78.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     78.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     78.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     78.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     78.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     78.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     78.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     78.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     78.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     78.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     78.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     78.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     78.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     78.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     78.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     78.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     78.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     78.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     78.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     78.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     78.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     78.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     78.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     78.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead          1577     11.08%     89.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite         1451     10.20%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu      1357058     84.26%     84.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult        21748      1.35%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc          198      0.01%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead       148145      9.20%     94.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite        83429      5.18%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total       1610578                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.560109                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt              14229                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.008835                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads      5910841                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes      1918422                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses      1566667                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses       1624807                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads         1256                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads        34735                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation           21                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores         1661                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles         45802                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles           5729                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles          732                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts      1691475                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts         1283                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts       164246                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts        83917                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts          217                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents           638                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents           21                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect        14489                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect        14585                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts        29074                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts      1581433                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts       145325                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts        29145                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs              228719                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches          222946                       # Number of branches executed
system.switch_cpus2.iew.exec_stores             83394                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.549973                       # Inst execution rate
system.switch_cpus2.iew.wb_sent               1566707                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count              1566667                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers           938953                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers          2524415                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.544838                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.371949                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts      1159515                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps      1428586                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts       262901                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls          401                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts        25441                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      2627631                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.543678                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.363099                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      2022334     76.96%     76.96% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1       307162     11.69%     88.65% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       111500      4.24%     92.90% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3        55139      2.10%     95.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4        50665      1.93%     96.92% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5        21310      0.81%     97.73% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6        21173      0.81%     98.54% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7        10025      0.38%     98.92% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8        28323      1.08%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      2627631                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts      1159515                       # Number of instructions committed
system.switch_cpus2.commit.committedOps       1428586                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs                211761                       # Number of memory references committed
system.switch_cpus2.commit.loads               129509                       # Number of loads committed
system.switch_cpus2.commit.membars                200                       # Number of memory barriers committed
system.switch_cpus2.commit.branches            207021                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts          1286211                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls        29474                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events        28323                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads             4290782                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes            3428794                       # The number of ROB writes
system.switch_cpus2.timesIdled                  36353                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 202040                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts            1159515                       # Number of Instructions Simulated
system.switch_cpus2.committedOps              1428586                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total      1159515                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.479893                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.479893                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.403243                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.403243                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads         7113247                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes        2191693                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads        1612742                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes           400                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus3.numCycles                 2875473                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups          222083                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted       196580                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect        19171                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups       141551                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits          137837                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS           13661                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect          615                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles      2308621                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts               1259602                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches             222083                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches       151498                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles               278882                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles          62533                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles         34677                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines           140805                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes        18603                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      2665421                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.533084                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.788971                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         2386539     89.54%     89.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1           41294      1.55%     91.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2           21638      0.81%     91.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3           40500      1.52%     93.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4           13493      0.51%     93.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5           37412      1.40%     95.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6            6017      0.23%     95.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7           10535      0.40%     95.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8          107993      4.05%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      2665421                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.077234                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.438050                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         2228534                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       115577                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles           278162                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles          322                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles         42820                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved        22104                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          421                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts       1415901                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1753                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles         42820                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         2237405                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles          76378                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles        14690                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles           271361                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles        22761                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts       1413049                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents            6                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents          1099                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents        20731                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands      1859307                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups      6412831                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups      6412831                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps      1483926                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps          375372                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts          202                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts          108                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts            40854                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads       248478                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores        42782                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads          267                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores         9461                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded           1403841                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded          206                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued          1305417                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued         1198                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined       267181                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined       564814                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved            8                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples      2665421                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.489760                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.106832                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      2091509     78.47%     78.47% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1       191104      7.17%     85.64% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2       179444      6.73%     92.37% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       111127      4.17%     96.54% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4        58630      2.20%     98.74% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5        15268      0.57%     99.31% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6        17554      0.66%     99.97% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7          420      0.02%     99.99% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8          365      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      2665421                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu           2353     57.63%     57.63% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     57.63% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     57.63% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     57.63% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     57.63% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     57.63% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     57.63% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     57.63% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     57.63% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     57.63% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     57.63% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     57.63% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     57.63% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     57.63% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     57.63% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     57.63% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     57.63% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     57.63% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     57.63% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     57.63% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     57.63% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     57.63% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     57.63% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     57.63% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     57.63% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     57.63% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     57.63% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.63% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     57.63% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead           953     23.34%     80.97% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite          777     19.03%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu      1027252     78.69%     78.69% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult        10592      0.81%     79.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     79.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     79.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     79.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     79.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     79.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     79.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     79.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     79.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     79.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     79.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     79.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     79.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     79.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     79.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     79.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     79.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     79.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc           95      0.01%     79.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     79.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead       225263     17.26%     96.77% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite        42215      3.23%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total       1305417                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.453983                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt               4083                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.003128                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads      5281536                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes      1671247                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses      1270401                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses       1309500                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads         1012                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads        52803                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation           21                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores         1659                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles         42820                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          37153                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles         2957                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts      1404055                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts           75                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts       248478                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts        42782                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts          107                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents           506                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents           30                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents           21                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect        11388                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect         8879                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts        20267                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts      1286867                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts       221578                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts        18550                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    8                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs              263773                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches          195119                       # Number of branches executed
system.switch_cpus3.iew.exec_stores             42195                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.447532                       # Inst execution rate
system.switch_cpus3.iew.wb_sent               1270962                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count              1270401                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers           767573                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers          1696534                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.441806                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.452436                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts      1003367                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps      1133861                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts       270255                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls          198                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts        18857                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      2622601                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.432342                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.300192                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      2198482     83.83%     83.83% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1       167616      6.39%     90.22% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       107139      4.09%     94.30% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3        33279      1.27%     95.57% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4        55361      2.11%     97.68% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5        11321      0.43%     98.12% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6         7295      0.28%     98.39% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7         6553      0.25%     98.64% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8        35555      1.36%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      2622601                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts      1003367                       # Number of instructions committed
system.switch_cpus3.commit.committedOps       1133861                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs                236796                       # Number of memory references committed
system.switch_cpus3.commit.loads               195673                       # Number of loads committed
system.switch_cpus3.commit.membars                 98                       # Number of memory barriers committed
system.switch_cpus3.commit.branches            173917                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts           991885                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls        14615                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events        35555                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads             3991149                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes            2851094                       # The number of ROB writes
system.switch_cpus3.timesIdled                  50749                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 210052                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts            1003367                       # Number of Instructions Simulated
system.switch_cpus3.committedOps              1133861                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total      1003367                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.865824                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.865824                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.348940                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.348940                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads         5969617                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes        1661986                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads        1491207                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes           198                       # number of misc regfile writes
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                        0                       # DTB hits
system.switch_cpus4.dtb.misses                      0                       # DTB misses
system.switch_cpus4.dtb.accesses                    0                       # DTB accesses
system.switch_cpus4.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.itb.hits                        0                       # DTB hits
system.switch_cpus4.itb.misses                      0                       # DTB misses
system.switch_cpus4.itb.accesses                    0                       # DTB accesses
system.cpu4.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus4.numCycles                 2875473                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.BPredUnit.lookups          223828                       # Number of BP lookups
system.switch_cpus4.BPredUnit.condPredicted       201496                       # Number of conditional branches predicted
system.switch_cpus4.BPredUnit.condIncorrect        13722                       # Number of conditional branches incorrect
system.switch_cpus4.BPredUnit.BTBLookups       103745                       # Number of BTB lookups
system.switch_cpus4.BPredUnit.BTBHits           78198                       # Number of BTB hits
system.switch_cpus4.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.BPredUnit.usedRAS           12274                       # Number of times the RAS was used to get a target.
system.switch_cpus4.BPredUnit.RASInCorrect          640                       # Number of incorrect RAS predictions.
system.switch_cpus4.fetch.icacheStallCycles      2365579                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts               1405675                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches             223828                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches        90472                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles               277436                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles          43219                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.BlockedCycles         52360                       # Number of cycles fetch has spent blocked
system.switch_cpus4.fetch.CacheLines           137664                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes        13618                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.rateDist::samples      2724536                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     0.606108                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     1.936886                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0         2447100     89.82%     89.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1            9683      0.36%     90.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2           20173      0.74%     90.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3            8447      0.31%     91.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::4           45470      1.67%     92.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::5           40945      1.50%     94.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::6            7959      0.29%     94.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::7           16438      0.60%     95.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::8          128321      4.71%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total      2724536                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.077840                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               0.488850                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles         2352196                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles        66202                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles           276264                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles          929                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles         28936                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved        19861                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred          225                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts       1648006                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts         1348                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles         28936                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles         2355113                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles          42893                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles        15449                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles           274377                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles         7759                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts       1645707                       # Number of instructions processed by rename
system.switch_cpus4.rename.ROBFullEvents            1                       # Number of times rename has blocked due to ROB full
system.switch_cpus4.rename.IQFullEvents          3031                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LSQFullEvents         2993                       # Number of times rename has blocked due to LSQ full
system.switch_cpus4.rename.FullRegisterEvents           64                       # Number of times there has been no free registers
system.switch_cpus4.rename.RenamedOperands      1938722                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups      7746818                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups      7746818                       # Number of integer rename lookups
system.switch_cpus4.rename.CommittedMaps      1682139                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps          256565                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts          203                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts          110                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts            21714                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads       386554                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores       194233                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads         1819                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores         9434                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded           1640005                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded          205                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued          1567055                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued          971                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined       147042                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined       353154                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.iqSquashedNonSpecRemoved           16                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.issued_per_cycle::samples      2724536                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     0.575164                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     1.372201                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0      2167236     79.55%     79.55% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1       167244      6.14%     85.68% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2       137121      5.03%     90.72% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3        59100      2.17%     92.89% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4        74711      2.74%     95.63% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5        72580      2.66%     98.29% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6        41260      1.51%     99.81% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7         3307      0.12%     99.93% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8         1977      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total      2724536                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu           3924     11.02%     11.02% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult             0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead         30786     86.43%     97.45% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite          908      2.55%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu       985210     62.87%     62.87% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult        13577      0.87%     63.74% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     63.74% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     63.74% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     63.74% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     63.74% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     63.74% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     63.74% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     63.74% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     63.74% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     63.74% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     63.74% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     63.74% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     63.74% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     63.74% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     63.74% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     63.74% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     63.74% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.74% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     63.74% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.74% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.74% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.74% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.74% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.74% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc           92      0.01%     63.74% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     63.74% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.74% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.74% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead       374715     23.91%     87.65% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite       193461     12.35%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total       1567055                       # Type of FU issued
system.switch_cpus4.iq.rate                  0.544973                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt              35618                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.022729                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads      5895230                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes      1787318                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses      1551651                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses       1602673                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads         2788                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads        18831                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses            9                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation           67                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores         2010                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads          139                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles         28936                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles          38456                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles         1988                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts      1640216                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts           43                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts       386554                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts       194233                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts          111                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents          1346                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents            5                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents           67                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect         7229                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect         8404                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts        15633                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts      1554597                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts       373207                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts        12453                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                    6                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs              566624                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches          203670                       # Number of branches executed
system.switch_cpus4.iew.exec_stores            193417                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            0.540640                       # Inst execution rate
system.switch_cpus4.iew.wb_sent               1551777                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count              1551651                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers           838660                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers          1652843                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              0.539616                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.507405                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitCommittedInsts      1250136                       # The number of committed instructions
system.switch_cpus4.commit.commitCommittedOps      1468958                       # The number of committed instructions
system.switch_cpus4.commit.commitSquashedInsts       171342                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls          189                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts        13785                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples      2695600                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     0.544947                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.367351                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0      2162400     80.22%     80.22% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1       194853      7.23%     87.45% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2        91338      3.39%     90.84% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3        90198      3.35%     94.18% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4        24260      0.90%     95.08% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5       105051      3.90%     98.98% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6         7903      0.29%     99.27% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7         5654      0.21%     99.48% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8        13943      0.52%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total      2695600                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts      1250136                       # Number of instructions committed
system.switch_cpus4.commit.committedOps       1468958                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs                559931                       # Number of memory references committed
system.switch_cpus4.commit.loads               367713                       # Number of loads committed
system.switch_cpus4.commit.membars                 94                       # Number of memory barriers committed
system.switch_cpus4.commit.branches            194002                       # Number of branches committed
system.switch_cpus4.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts          1306146                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls        14188                       # Number of function calls committed.
system.switch_cpus4.commit.bw_lim_events        13943                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads             4321944                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes            3309570                       # The number of ROB writes
system.switch_cpus4.timesIdled                  53732                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles                 150937                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.committedInsts            1250136                       # Number of Instructions Simulated
system.switch_cpus4.committedOps              1468958                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.committedInsts_total      1250136                       # Number of Instructions Simulated
system.switch_cpus4.cpi                      2.300128                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                2.300128                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      0.434758                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                0.434758                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads         7680378                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes        1805113                       # number of integer regfile writes
system.switch_cpus4.misc_regfile_reads        1955363                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes           188                       # number of misc regfile writes
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                        0                       # DTB hits
system.switch_cpus5.dtb.misses                      0                       # DTB misses
system.switch_cpus5.dtb.accesses                    0                       # DTB accesses
system.switch_cpus5.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.itb.hits                        0                       # DTB hits
system.switch_cpus5.itb.misses                      0                       # DTB misses
system.switch_cpus5.itb.accesses                    0                       # DTB accesses
system.cpu5.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus5.numCycles                 2875473                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.BPredUnit.lookups          237319                       # Number of BP lookups
system.switch_cpus5.BPredUnit.condPredicted       194151                       # Number of conditional branches predicted
system.switch_cpus5.BPredUnit.condIncorrect        24925                       # Number of conditional branches incorrect
system.switch_cpus5.BPredUnit.BTBLookups        96693                       # Number of BTB lookups
system.switch_cpus5.BPredUnit.BTBHits           91117                       # Number of BTB hits
system.switch_cpus5.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.BPredUnit.usedRAS           24069                       # Number of times the RAS was used to get a target.
system.switch_cpus5.BPredUnit.RASInCorrect         1144                       # Number of incorrect RAS predictions.
system.switch_cpus5.fetch.icacheStallCycles      2278955                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts               1329240                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches             237319                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches       115186                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles               276080                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles          69203                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.BlockedCycles         47525                       # Number of cycles fetch has spent blocked
system.switch_cpus5.fetch.PendingTrapStallCycles           24                       # Number of stall cycles due to pending traps
system.switch_cpus5.fetch.CacheLines           141029                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes        24791                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.rateDist::samples      2646550                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     0.617042                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     1.964487                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0         2370470     89.57%     89.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1           12835      0.48%     90.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2           19979      0.75%     90.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3           26895      1.02%     91.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::4           28377      1.07%     92.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::5           23933      0.90%     93.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::6           12878      0.49%     94.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::7           20350      0.77%     95.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::8          130833      4.94%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total      2646550                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.082532                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               0.462268                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles         2255652                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles        71333                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles           275409                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles          395                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles         43755                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved        38909                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred          211                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts       1629483                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts         1268                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles         43755                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles         2262254                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles          15437                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles        41389                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles           269212                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles        14498                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts       1627851                       # Number of instructions processed by rename
system.switch_cpus5.rename.ROBFullEvents            2                       # Number of times rename has blocked due to ROB full
system.switch_cpus5.rename.IQFullEvents          1866                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LSQFullEvents         6388                       # Number of times rename has blocked due to LSQ full
system.switch_cpus5.rename.RenamedOperands      2272271                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups      7568994                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups      7568994                       # Number of integer rename lookups
system.switch_cpus5.rename.CommittedMaps      1936064                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps          336200                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts          393                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts          201                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts            45498                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads       153267                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores        81674                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads          913                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores        28013                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded           1624461                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded          394                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued          1531493                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued          324                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined       199677                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined       485330                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.iqSquashedNonSpecRemoved            9                       # Number of squashed non-spec instructions that were removed
system.switch_cpus5.iq.issued_per_cycle::samples      2646550                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     0.578675                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     1.267247                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0      1992328     75.28%     75.28% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1       274360     10.37%     85.65% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2       137347      5.19%     90.84% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3        99138      3.75%     94.58% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4        78196      2.95%     97.54% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5        32393      1.22%     98.76% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6        20702      0.78%     99.54% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7        10624      0.40%     99.94% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8         1462      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total      2646550                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu            320     11.81%     11.81% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             0      0.00%     11.81% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     11.81% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     11.81% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     11.81% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     11.81% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     11.81% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     11.81% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     11.81% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     11.81% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     11.81% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     11.81% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     11.81% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     11.81% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     11.81% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     11.81% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     11.81% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     11.81% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     11.81% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     11.81% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     11.81% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     11.81% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     11.81% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     11.81% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     11.81% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     11.81% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     11.81% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.81% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     11.81% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead           981     36.20%     48.01% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite         1409     51.99%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu      1288439     84.13%     84.13% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult        22780      1.49%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc          190      0.01%     85.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead       138818      9.06%     94.69% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite        81266      5.31%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total       1531493                       # Type of FU issued
system.switch_cpus5.iq.rate                  0.532606                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt               2710                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.001770                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads      5712570                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes      1824548                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses      1506403                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses       1534203                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads         3063                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads        27454                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation           17                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores         1613                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles         43755                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles          12164                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles         1466                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts      1624862                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts            9                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts       153267                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts        81674                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts          202                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents          1267                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents           17                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect        13666                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect        14485                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts        28151                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts      1508715                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts       130421                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts        22778                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                    7                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs              211667                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches          213725                       # Number of branches executed
system.switch_cpus5.iew.exec_stores             81246                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            0.524684                       # Inst execution rate
system.switch_cpus5.iew.wb_sent               1506488                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count              1506403                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers           865582                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers          2332640                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              0.523880                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.371074                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitCommittedInsts      1128438                       # The number of committed instructions
system.switch_cpus5.commit.commitCommittedOps      1388542                       # The number of committed instructions
system.switch_cpus5.commit.commitSquashedInsts       236324                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls          385                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts        25012                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples      2602795                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     0.533481                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.371730                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0      2027035     77.88%     77.88% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1       288374     11.08%     88.96% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2       106058      4.07%     93.03% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3        50567      1.94%     94.98% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4        46655      1.79%     96.77% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5        24907      0.96%     97.73% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6        19317      0.74%     98.47% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7         9762      0.38%     98.84% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8        30120      1.16%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total      2602795                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts      1128438                       # Number of instructions committed
system.switch_cpus5.commit.committedOps       1388542                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs                205871                       # Number of memory references committed
system.switch_cpus5.commit.loads               125810                       # Number of loads committed
system.switch_cpus5.commit.membars                192                       # Number of memory barriers committed
system.switch_cpus5.commit.branches            200203                       # Number of branches committed
system.switch_cpus5.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts          1251069                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls        28589                       # Number of function calls committed.
system.switch_cpus5.commit.bw_lim_events        30120                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads             4197528                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes            3293501                       # The number of ROB writes
system.switch_cpus5.timesIdled                  36421                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles                 228923                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.committedInsts            1128438                       # Number of Instructions Simulated
system.switch_cpus5.committedOps              1388542                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.committedInsts_total      1128438                       # Number of Instructions Simulated
system.switch_cpus5.cpi                      2.548189                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                2.548189                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      0.392436                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                0.392436                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads         6789056                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes        2100256                       # number of integer regfile writes
system.switch_cpus5.misc_regfile_reads        1509621                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes           384                       # number of misc regfile writes
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                        0                       # DTB hits
system.switch_cpus6.dtb.misses                      0                       # DTB misses
system.switch_cpus6.dtb.accesses                    0                       # DTB accesses
system.switch_cpus6.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.itb.hits                        0                       # DTB hits
system.switch_cpus6.itb.misses                      0                       # DTB misses
system.switch_cpus6.itb.accesses                    0                       # DTB accesses
system.cpu6.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus6.numCycles                 2875473                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.BPredUnit.lookups          225088                       # Number of BP lookups
system.switch_cpus6.BPredUnit.condPredicted       183460                       # Number of conditional branches predicted
system.switch_cpus6.BPredUnit.condIncorrect        23380                       # Number of conditional branches incorrect
system.switch_cpus6.BPredUnit.BTBLookups        91478                       # Number of BTB lookups
system.switch_cpus6.BPredUnit.BTBHits           86005                       # Number of BTB hits
system.switch_cpus6.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.BPredUnit.usedRAS           22330                       # Number of times the RAS was used to get a target.
system.switch_cpus6.BPredUnit.RASInCorrect         1012                       # Number of incorrect RAS predictions.
system.switch_cpus6.fetch.icacheStallCycles      2181758                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts               1330903                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches             225088                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches       108335                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles               273087                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles          73361                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.BlockedCycles         74176                       # Number of cycles fetch has spent blocked
system.switch_cpus6.fetch.CacheLines           135837                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes        23465                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.rateDist::samples      2578132                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     0.626979                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     1.993055                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0         2305045     89.41%     89.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1           14526      0.56%     89.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2           23066      0.89%     90.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3           34439      1.34%     92.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::4           14466      0.56%     92.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::5           16904      0.66%     93.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::6           17488      0.68%     94.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::7           12436      0.48%     94.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::8          139762      5.42%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total      2578132                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.078279                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               0.462847                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles         2153405                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles       103308                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles           271085                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles         1607                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles         48724                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved        36605                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred          388                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts       1611939                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts         1345                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles         48724                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles         2159030                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles          52349                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles        33860                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles           267249                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles        16917                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts       1608651                       # Number of instructions processed by rename
system.switch_cpus6.rename.ROBFullEvents          698                       # Number of times rename has blocked due to ROB full
system.switch_cpus6.rename.IQFullEvents          3371                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LSQFullEvents         8560                       # Number of times rename has blocked due to LSQ full
system.switch_cpus6.rename.FullRegisterEvents         1083                       # Number of times there has been no free registers
system.switch_cpus6.rename.RenamedOperands      2201835                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups      7498891                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups      7498891                       # Number of integer rename lookups
system.switch_cpus6.rename.CommittedMaps      1818231                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps          383604                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts          350                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts          183                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts            49176                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads       162211                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores        89784                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads         4581                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores        18873                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded           1603212                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded          352                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued          1496637                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued         2225                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined       243925                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined       567172                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved           15                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples      2578132                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     0.580512                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     1.263794                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0      1939565     75.23%     75.23% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1       259031     10.05%     85.28% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2       143699      5.57%     90.85% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3        94312      3.66%     94.51% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4        85412      3.31%     97.82% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5        26175      1.02%     98.84% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6        19118      0.74%     99.58% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7         6519      0.25%     99.83% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8         4301      0.17%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total      2578132                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu            395     10.49%     10.49% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult             0      0.00%     10.49% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     10.49% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     10.49% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     10.49% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     10.49% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     10.49% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     10.49% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     10.49% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     10.49% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     10.49% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     10.49% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     10.49% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     10.49% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     10.49% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     10.49% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     10.49% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     10.49% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     10.49% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     10.49% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     10.49% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     10.49% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     10.49% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     10.49% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     10.49% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     10.49% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     10.49% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     10.49% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     10.49% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead          1632     43.36%     53.85% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite         1737     46.15%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu      1232348     82.34%     82.34% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult        27586      1.84%     84.18% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     84.18% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     84.18% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     84.18% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     84.18% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     84.18% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     84.18% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     84.18% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     84.18% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     84.18% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     84.18% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     84.18% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     84.18% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     84.18% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     84.18% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     84.18% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     84.18% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.18% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     84.18% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.18% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.18% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.18% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.18% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.18% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc          166      0.01%     84.20% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     84.20% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.20% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.20% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead       148310      9.91%     94.10% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite        88227      5.90%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total       1496637                       # Type of FU issued
system.switch_cpus6.iq.rate                  0.520484                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt               3764                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.002515                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads      5577395                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes      1847563                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses      1469349                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses       1500401                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads         6909                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads        33154                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses            8                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation           76                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores         5338                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads         1152                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles         48724                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles          39326                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles         2225                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts      1603568                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts          654                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts       162211                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts        89784                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts          184                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents          1317                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents           45                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents           76                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect        12588                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect        14427                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts        27015                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts      1474993                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts       140460                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts        21644                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs              228530                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches          200542                       # Number of branches executed
system.switch_cpus6.iew.exec_stores             88070                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            0.512957                       # Inst execution rate
system.switch_cpus6.iew.wb_sent               1469514                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count              1469349                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers           869062                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers          2203752                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              0.510994                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.394356                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitCommittedInsts      1090197                       # The number of committed instructions
system.switch_cpus6.commit.commitCommittedOps      1329300                       # The number of committed instructions
system.switch_cpus6.commit.commitSquashedInsts       275334                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls          337                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts        23808                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples      2529408                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     0.525538                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.376030                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0      1990411     78.69%     78.69% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1       256841     10.15%     88.84% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2       106691      4.22%     93.06% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3        54412      2.15%     95.21% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4        40728      1.61%     96.82% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5        23132      0.91%     97.74% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6        14218      0.56%     98.30% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7        11839      0.47%     98.77% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8        31136      1.23%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total      2529408                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts      1090197                       # Number of instructions committed
system.switch_cpus6.commit.committedOps       1329300                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs                213503                       # Number of memory references committed
system.switch_cpus6.commit.loads               129057                       # Number of loads committed
system.switch_cpus6.commit.membars                168                       # Number of memory barriers committed
system.switch_cpus6.commit.branches            184856                       # Number of branches committed
system.switch_cpus6.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts          1201507                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls        25907                       # Number of function calls committed.
system.switch_cpus6.commit.bw_lim_events        31136                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads             4102893                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes            3258004                       # The number of ROB writes
system.switch_cpus6.timesIdled                  38790                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles                 297341                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.committedInsts            1090197                       # Number of Instructions Simulated
system.switch_cpus6.committedOps              1329300                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.committedInsts_total      1090197                       # Number of Instructions Simulated
system.switch_cpus6.cpi                      2.637572                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                2.637572                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      0.379137                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                0.379137                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads         6694027                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes        2007409                       # number of integer regfile writes
system.switch_cpus6.misc_regfile_reads        1528657                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes           336                       # number of misc regfile writes
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                        0                       # DTB hits
system.switch_cpus7.dtb.misses                      0                       # DTB misses
system.switch_cpus7.dtb.accesses                    0                       # DTB accesses
system.switch_cpus7.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.itb.hits                        0                       # DTB hits
system.switch_cpus7.itb.misses                      0                       # DTB misses
system.switch_cpus7.itb.accesses                    0                       # DTB accesses
system.cpu7.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus7.numCycles                 2875473                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.BPredUnit.lookups          237338                       # Number of BP lookups
system.switch_cpus7.BPredUnit.condPredicted       194067                       # Number of conditional branches predicted
system.switch_cpus7.BPredUnit.condIncorrect        24747                       # Number of conditional branches incorrect
system.switch_cpus7.BPredUnit.BTBLookups        96543                       # Number of BTB lookups
system.switch_cpus7.BPredUnit.BTBHits           91005                       # Number of BTB hits
system.switch_cpus7.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.BPredUnit.usedRAS           24118                       # Number of times the RAS was used to get a target.
system.switch_cpus7.BPredUnit.RASInCorrect         1161                       # Number of incorrect RAS predictions.
system.switch_cpus7.fetch.icacheStallCycles      2277421                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts               1328971                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches             237338                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches       115123                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles               276087                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles          68368                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.BlockedCycles         49080                       # Number of cycles fetch has spent blocked
system.switch_cpus7.fetch.PendingTrapStallCycles           24                       # Number of stall cycles due to pending traps
system.switch_cpus7.fetch.CacheLines           140803                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes        24625                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.rateDist::samples      2645917                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     0.616942                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     1.964053                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0         2369830     89.57%     89.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1           12835      0.49%     90.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2           19991      0.76%     90.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3           27042      1.02%     91.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::4           28210      1.07%     92.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::5           24147      0.91%     93.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::6           12946      0.49%     94.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::7           20145      0.76%     95.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::8          130771      4.94%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total      2645917                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.082539                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               0.462175                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles         2254069                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles        72938                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles           275416                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles          394                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles         43094                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved        38985                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred          211                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts       1628798                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts         1277                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles         43094                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles         2260613                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles          15465                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles        43029                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles           269280                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles        14431                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts       1627193                       # Number of instructions processed by rename
system.switch_cpus7.rename.ROBFullEvents            3                       # Number of times rename has blocked due to ROB full
system.switch_cpus7.rename.IQFullEvents          1885                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LSQFullEvents         6372                       # Number of times rename has blocked due to LSQ full
system.switch_cpus7.rename.RenamedOperands      2272150                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups      7565407                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups      7565407                       # Number of integer rename lookups
system.switch_cpus7.rename.CommittedMaps      1941290                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps          330822                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts          394                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts          203                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts            45196                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads       153084                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores        81737                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads          938                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores        17413                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded           1623860                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded          397                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued          1533221                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued          329                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined       195229                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined       473646                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.iqSquashedNonSpecRemoved            8                       # Number of squashed non-spec instructions that were removed
system.switch_cpus7.iq.issued_per_cycle::samples      2645917                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     0.579467                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     1.272700                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0      1999081     75.55%     75.55% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1       264721     10.00%     85.56% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2       134627      5.09%     90.65% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3       102306      3.87%     94.51% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4        79949      3.02%     97.53% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5        32467      1.23%     98.76% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6        20656      0.78%     99.54% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7        10619      0.40%     99.94% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8         1491      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total      2645917                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu            322     11.77%     11.77% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult             0      0.00%     11.77% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     11.77% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     11.77% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     11.77% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     11.77% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     11.77% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     11.77% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     11.77% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     11.77% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     11.77% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     11.77% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     11.77% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     11.77% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     11.77% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     11.77% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     11.77% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     11.77% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     11.77% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     11.77% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     11.77% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     11.77% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     11.77% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     11.77% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     11.77% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     11.77% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     11.77% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.77% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     11.77% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead           994     36.34%     48.12% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite         1419     51.88%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu      1289720     84.12%     84.12% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult        22831      1.49%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc          191      0.01%     85.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead       139111      9.07%     94.69% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite        81368      5.31%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total       1533221                       # Type of FU issued
system.switch_cpus7.iq.rate                  0.533207                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt               2735                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.001784                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads      5715422                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes      1819503                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses      1508394                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses       1535956                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads         3262                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads        26950                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation           18                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores         1465                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles         43094                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles          12089                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles         1482                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts      1624262                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts           10                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts       153084                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts        81737                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts          203                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents          1287                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents           18                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect        13484                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect        14440                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts        27924                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts      1510739                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts       130830                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts        22481                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs              212179                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches          214143                       # Number of branches executed
system.switch_cpus7.iew.exec_stores             81349                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            0.525388                       # Inst execution rate
system.switch_cpus7.iew.wb_sent               1508476                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count              1508394                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers           866996                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers          2333865                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              0.524572                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.371485                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitCommittedInsts      1131509                       # The number of committed instructions
system.switch_cpus7.commit.commitCommittedOps      1392250                       # The number of committed instructions
system.switch_cpus7.commit.commitSquashedInsts       231992                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls          389                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts        24838                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples      2602823                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     0.534900                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.384121                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0      2032368     78.08%     78.08% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1       282518     10.85%     88.94% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2       106932      4.11%     93.05% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3        50735      1.95%     95.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4        42670      1.64%     96.63% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5        24742      0.95%     97.59% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6        21998      0.85%     98.43% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7         9595      0.37%     98.80% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8        31265      1.20%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total      2602823                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts      1131509                       # Number of instructions committed
system.switch_cpus7.commit.committedOps       1392250                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs                206403                       # Number of memory references committed
system.switch_cpus7.commit.loads               126131                       # Number of loads committed
system.switch_cpus7.commit.membars                194                       # Number of memory barriers committed
system.switch_cpus7.commit.branches            200699                       # Number of branches committed
system.switch_cpus7.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts          1254458                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls        28670                       # Number of function calls committed.
system.switch_cpus7.commit.bw_lim_events        31265                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads             4195787                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes            3291612                       # The number of ROB writes
system.switch_cpus7.timesIdled                  36280                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles                 229556                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.committedInsts            1131509                       # Number of Instructions Simulated
system.switch_cpus7.committedOps              1392250                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.committedInsts_total      1131509                       # Number of Instructions Simulated
system.switch_cpus7.cpi                      2.541273                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                2.541273                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      0.393504                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                0.393504                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads         6798428                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes        2103001                       # number of integer regfile writes
system.switch_cpus7.misc_regfile_reads        1509776                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes           388                       # number of misc regfile writes
system.l2.replacements                           1932                       # number of replacements
system.l2.tagsinuse                      32755.635673                       # Cycle average of tags in use
system.l2.total_refs                           950684                       # Total number of references to valid blocks.
system.l2.sampled_refs                          34684                       # Sample count of references to valid blocks.
system.l2.avg_refs                          27.409872                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks          1500.550309                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     15.524666                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data     91.948093                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     18.175070                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data     48.759922                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     18.667553                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data     48.501853                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst     15.328666                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data     89.445850                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.inst     25.900546                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.data    163.908831                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.inst     16.175055                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.data     67.208888                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.inst     24.010748                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.data    258.740616                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.inst     16.373441                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.data     69.268990                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           4533.017864                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           2244.447657                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           2237.233805                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data           4551.542084                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu4.data           4925.341306                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu5.data           2957.664809                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu6.data           5858.344179                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu7.data           2959.554873                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.045793                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000474                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.002806                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000555                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.001488                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000570                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.001480                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.000468                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.002730                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.inst     0.000790                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.data     0.005002                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.inst     0.000494                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.data     0.002051                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.inst     0.000733                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.data     0.007896                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.inst     0.000500                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.data     0.002114                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.138337                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.068495                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.068275                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.138902                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu4.data             0.150309                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu5.data             0.090261                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu6.data             0.178782                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu7.data             0.090318                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999623                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data          454                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data          352                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data          353                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data          458                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.data          616                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.data          363                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.data          718                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.data          357                       # number of ReadReq hits
system.l2.ReadReq_hits::total                    3682                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             1478                       # number of Writeback hits
system.l2.Writeback_hits::total                  1478                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus0.data            3                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data            3                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data            3                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data            3                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus4.data            3                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus5.data            3                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus6.data            3                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus7.data            3                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    24                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data          457                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data          355                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data          356                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data          461                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.data          619                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.data          366                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.data          721                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.data          360                       # number of demand (read+write) hits
system.l2.demand_hits::total                     3706                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data          457                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data          355                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data          356                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data          461                       # number of overall hits
system.l2.overall_hits::switch_cpus4.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus4.data          619                       # number of overall hits
system.l2.overall_hits::switch_cpus5.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus5.data          366                       # number of overall hits
system.l2.overall_hits::switch_cpus6.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus6.data          721                       # number of overall hits
system.l2.overall_hits::switch_cpus7.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus7.data          360                       # number of overall hits
system.l2.overall_hits::total                    3706                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           26                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data          182                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           26                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data           92                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           27                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data           92                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           25                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data          177                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.inst           27                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.data          322                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.inst           28                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.data          128                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.inst           25                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.data          510                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.inst           29                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.data          139                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  1855                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus6.data           79                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  79                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           26                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data          182                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           26                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data           92                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           27                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data           92                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           25                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data          177                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.inst           27                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.data          322                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.inst           28                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.data          128                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.inst           25                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.data          589                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.inst           29                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.data          139                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1934                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           26                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data          182                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           26                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data           92                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           27                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data           92                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           25                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data          177                       # number of overall misses
system.l2.overall_misses::switch_cpus4.inst           27                       # number of overall misses
system.l2.overall_misses::switch_cpus4.data          322                       # number of overall misses
system.l2.overall_misses::switch_cpus5.inst           28                       # number of overall misses
system.l2.overall_misses::switch_cpus5.data          128                       # number of overall misses
system.l2.overall_misses::switch_cpus6.inst           25                       # number of overall misses
system.l2.overall_misses::switch_cpus6.data          589                       # number of overall misses
system.l2.overall_misses::switch_cpus7.inst           29                       # number of overall misses
system.l2.overall_misses::switch_cpus7.data          139                       # number of overall misses
system.l2.overall_misses::total                  1934                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      3746199                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data     27532890                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      3936090                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data     13882315                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      4140684                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data     13877134                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst      3829256                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data     27159581                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.inst      4098702                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.data     49228036                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.inst      4279835                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.data     19180345                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.inst      3627926                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.data     76925478                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.inst      4394893                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.data     21205446                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       281044810                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus6.data     11829088                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      11829088                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      3746199                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data     27532890                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      3936090                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data     13882315                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      4140684                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data     13877134                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst      3829256                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data     27159581                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.inst      4098702                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.data     49228036                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.inst      4279835                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.data     19180345                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.inst      3627926                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.data     88754566                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.inst      4394893                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.data     21205446                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        292873898                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      3746199                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data     27532890                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      3936090                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data     13882315                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      4140684                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data     13877134                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst      3829256                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data     27159581                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.inst      4098702                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.data     49228036                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.inst      4279835                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.data     19180345                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.inst      3627926                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.data     88754566                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.inst      4394893                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.data     21205446                       # number of overall miss cycles
system.l2.overall_miss_latency::total       292873898                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           27                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data          636                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           28                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data          444                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           29                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data          445                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           26                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data          635                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.inst           28                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.data          938                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.inst           29                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.data          491                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.inst           26                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.data         1228                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.inst           31                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.data          496                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total                5537                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         1478                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              1478                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data            3                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data            3                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data            3                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data            3                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus4.data            3                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus5.data            3                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus6.data           82                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus7.data            3                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               103                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           27                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data          639                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           28                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data          447                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           29                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data          448                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           26                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data          638                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.inst           28                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.data          941                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.inst           29                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.data          494                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.inst           26                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.data         1310                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.inst           31                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.data          499                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 5640                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           27                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data          639                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           28                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data          447                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           29                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data          448                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           26                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data          638                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.inst           28                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.data          941                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.inst           29                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.data          494                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.inst           26                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.data         1310                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.inst           31                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.data          499                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                5640                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.962963                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.286164                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.928571                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.207207                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst     0.931034                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.206742                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst     0.961538                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.278740                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.inst     0.964286                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.data     0.343284                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.inst     0.965517                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.data     0.260692                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.inst     0.961538                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.data     0.415309                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.inst     0.935484                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.data     0.280242                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.335019                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus6.data     0.963415                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.766990                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.962963                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.284820                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.928571                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.205817                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.931034                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.205357                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.961538                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.277429                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.inst     0.964286                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.data     0.342189                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.inst     0.965517                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.data     0.259109                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.inst     0.961538                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.data     0.449618                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.inst     0.935484                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.data     0.278557                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.342908                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.962963                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.284820                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.928571                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.205817                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.931034                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.205357                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.961538                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.277429                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.inst     0.964286                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.data     0.342189                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.inst     0.965517                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.data     0.259109                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.inst     0.961538                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.data     0.449618                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.inst     0.935484                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.data     0.278557                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.342908                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 144084.576923                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 151279.615385                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 151388.076923                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 150894.728261                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 153358.666667                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 150838.413043                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 153170.240000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 153443.960452                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.inst 151803.777778                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.data 152882.099379                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.inst 152851.250000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.data 149846.445312                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.inst 145117.040000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.data 150834.270588                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.inst 151548.034483                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.data 152557.165468                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 151506.636119                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus6.data 149735.291139                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 149735.291139                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 144084.576923                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 151279.615385                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 151388.076923                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 150894.728261                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 153358.666667                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 150838.413043                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 153170.240000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 153443.960452                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.inst 151803.777778                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.data 152882.099379                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.inst 152851.250000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.data 149846.445312                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.inst 145117.040000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.data 150686.869270                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.inst 151548.034483                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.data 152557.165468                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 151434.280248                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 144084.576923                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 151279.615385                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 151388.076923                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 150894.728261                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 153358.666667                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 150838.413043                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 153170.240000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 153443.960452                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.inst 151803.777778                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.data 152882.099379                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.inst 152851.250000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.data 149846.445312                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.inst 145117.040000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.data 150686.869270                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.inst 151548.034483                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.data 152557.165468                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 151434.280248                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                  768                       # number of writebacks
system.l2.writebacks::total                       768                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           26                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data          182                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           26                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data           92                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           27                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data           92                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           25                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data          177                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.inst           27                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.data          322                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.inst           28                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.data          128                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.inst           25                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.data          510                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.inst           29                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.data          139                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             1855                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus6.data           79                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             79                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           26                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data          182                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           26                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data           92                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           27                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data           92                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           25                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data          177                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.inst           27                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.data          322                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.inst           28                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.data          128                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.inst           25                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.data          589                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.inst           29                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.data          139                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              1934                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           26                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data          182                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           26                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data           92                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           27                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data           92                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           25                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data          177                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.inst           27                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.data          322                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.inst           28                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.data          128                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.inst           25                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.data          589                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.inst           29                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.data          139                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             1934                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      2233973                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data     16930730                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      2426507                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data      8529664                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      2571966                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data      8524641                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst      2371931                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data     16853625                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.inst      2526109                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.data     30478773                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.inst      2651444                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.data     11724899                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.inst      2171369                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.data     47213586                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.inst      2708512                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.data     13111158                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    173028887                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus6.data      7222989                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      7222989                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      2233973                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data     16930730                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      2426507                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data      8529664                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      2571966                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data      8524641                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst      2371931                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data     16853625                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.inst      2526109                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.data     30478773                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.inst      2651444                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.data     11724899                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.inst      2171369                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.data     54436575                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.inst      2708512                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.data     13111158                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    180251876                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      2233973                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data     16930730                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      2426507                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data      8529664                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      2571966                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data      8524641                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst      2371931                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data     16853625                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.inst      2526109                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.data     30478773                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.inst      2651444                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.data     11724899                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.inst      2171369                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.data     54436575                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.inst      2708512                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.data     13111158                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    180251876                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.962963                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.286164                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.928571                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.207207                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.931034                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.206742                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.961538                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.278740                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.964286                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.data     0.343284                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.965517                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.data     0.260692                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.961538                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.data     0.415309                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.935484                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.data     0.280242                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.335019                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus6.data     0.963415                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.766990                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.962963                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.284820                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.928571                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.205817                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.931034                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.205357                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.961538                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.277429                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.inst     0.964286                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.data     0.342189                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.inst     0.965517                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.data     0.259109                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.inst     0.961538                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.data     0.449618                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.inst     0.935484                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.data     0.278557                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.342908                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.962963                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.284820                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.928571                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.205817                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.931034                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.205357                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.961538                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.277429                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.inst     0.964286                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.data     0.342189                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.inst     0.965517                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.data     0.259109                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.inst     0.961538                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.data     0.449618                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.inst     0.935484                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.data     0.278557                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.342908                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 85922.038462                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 93025.989011                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 93327.192308                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 92713.739130                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst        95258                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 92659.141304                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 94877.240000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 95218.220339                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 93559.592593                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 94654.574534                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 94694.428571                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 91600.773438                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 86854.760000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 92575.658824                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 93396.965517                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 94324.877698                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 93277.028032                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus6.data 91430.240506                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 91430.240506                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 85922.038462                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 93025.989011                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 93327.192308                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 92713.739130                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst        95258                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 92659.141304                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 94877.240000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 95218.220339                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.inst 93559.592593                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.data 94654.574534                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.inst 94694.428571                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.data 91600.773438                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.inst 86854.760000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.data 92422.028862                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.inst 93396.965517                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.data 94324.877698                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 93201.590486                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 85922.038462                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 93025.989011                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 93327.192308                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 92713.739130                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst        95258                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 92659.141304                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 94877.240000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 95218.220339                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.inst 93559.592593                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.data 94654.574534                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.inst 94694.428571                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.data 91600.773438                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.inst 86854.760000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.data 92422.028862                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.inst 93396.965517                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.data 94324.877698                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 93201.590486                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     1                       # number of replacements
system.cpu0.icache.tagsinuse               542.523748                       # Cycle average of tags in use
system.cpu0.icache.total_refs               750172980                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   554                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1354102.851986                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    15.786848                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst   526.736899                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.025299                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.844130                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.869429                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst       140783                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         140783                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst       140783                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          140783                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst       140783                       # number of overall hits
system.cpu0.icache.overall_hits::total         140783                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           32                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           32                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           32                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            32                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           32                       # number of overall misses
system.cpu0.icache.overall_misses::total           32                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      4776329                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      4776329                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      4776329                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      4776329                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      4776329                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      4776329                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst       140815                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       140815                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst       140815                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       140815                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst       140815                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       140815                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000227                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000227                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000227                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000227                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000227                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000227                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 149260.281250                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 149260.281250                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 149260.281250                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 149260.281250                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 149260.281250                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 149260.281250                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            5                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            5                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            5                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           27                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           27                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           27                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           27                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           27                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           27                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      4155774                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      4155774                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      4155774                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      4155774                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      4155774                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      4155774                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000192                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000192                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000192                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000192                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000192                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000192                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 153917.555556                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 153917.555556                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 153917.555556                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 153917.555556                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 153917.555556                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 153917.555556                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                   639                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               171131319                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                   895                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              191208.177654                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   155.353344                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data   100.646656                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.606849                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.393151                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data       201646                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         201646                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data        40669                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total         40669                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data          101                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          101                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data           99                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total           99                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data       242315                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total          242315                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data       242315                       # number of overall hits
system.cpu0.dcache.overall_hits::total         242315                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data         2131                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         2131                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           15                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           15                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data         2146                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          2146                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data         2146                       # number of overall misses
system.cpu0.dcache.overall_misses::total         2146                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    216213689                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    216213689                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      1318691                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      1318691                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data    217532380                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    217532380                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data    217532380                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    217532380                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data       203777                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       203777                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data        40684                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total        40684                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data          101                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          101                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data           99                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total           99                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data       244461                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total       244461                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data       244461                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total       244461                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.010458                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.010458                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000369                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000369                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.008778                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.008778                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.008778                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.008778                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 101461.139840                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 101461.139840                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 87912.733333                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 87912.733333                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 101366.439888                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 101366.439888                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 101366.439888                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 101366.439888                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks           92                       # number of writebacks
system.cpu0.dcache.writebacks::total               92                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data         1495                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         1495                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           12                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           12                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data         1507                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         1507                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data         1507                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         1507                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data          636                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total          636                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data            3                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data          639                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total          639                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data          639                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total          639                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data     59677398                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total     59677398                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       200599                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       200599                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data     59877997                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total     59877997                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data     59877997                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total     59877997                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.003121                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.003121                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000074                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000074                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002614                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002614                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002614                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002614                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 93832.386792                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 93832.386792                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 66866.333333                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 66866.333333                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 93705.785603                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 93705.785603                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 93705.785603                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 93705.785603                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               474.160692                       # Cycle average of tags in use
system.cpu1.icache.total_refs               847782604                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   483                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1755243.486542                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    19.160692                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          455                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.030706                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.729167                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.759873                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst       142029                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         142029                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst       142029                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          142029                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst       142029                       # number of overall hits
system.cpu1.icache.overall_hits::total         142029                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           37                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           37                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           37                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            37                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           37                       # number of overall misses
system.cpu1.icache.overall_misses::total           37                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      5891016                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      5891016                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      5891016                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      5891016                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      5891016                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      5891016                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst       142066                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       142066                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst       142066                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       142066                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst       142066                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       142066                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000260                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000260                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000260                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000260                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000260                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000260                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 159216.648649                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 159216.648649                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 159216.648649                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 159216.648649                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 159216.648649                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 159216.648649                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            9                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            9                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            9                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           28                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           28                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           28                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           28                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           28                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           28                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      4552448                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      4552448                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      4552448                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      4552448                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      4552448                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      4552448                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000197                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000197                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000197                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000197                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000197                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000197                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 162587.428571                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 162587.428571                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 162587.428571                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 162587.428571                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 162587.428571                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 162587.428571                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                   447                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               123769848                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                   703                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              176059.527738                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   150.527916                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data   105.472084                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.588000                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.412000                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data       111455                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         111455                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data        81878                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total         81878                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data          205                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          205                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data          200                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          200                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data       193333                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total          193333                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data       193333                       # number of overall hits
system.cpu1.dcache.overall_hits::total         193333                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         1127                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         1127                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data            8                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total            8                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data         1135                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          1135                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data         1135                       # number of overall misses
system.cpu1.dcache.overall_misses::total         1135                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    107421195                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    107421195                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data       750583                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total       750583                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    108171778                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    108171778                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    108171778                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    108171778                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data       112582                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       112582                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data        81886                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total        81886                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data          205                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          205                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data          200                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          200                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data       194468                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total       194468                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data       194468                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total       194468                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.010010                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.010010                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000098                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000098                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.005836                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005836                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.005836                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005836                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 95316.055901                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 95316.055901                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 93822.875000                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 93822.875000                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 95305.531278                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 95305.531278                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 95305.531278                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 95305.531278                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks           98                       # number of writebacks
system.cpu1.dcache.writebacks::total               98                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data          683                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total          683                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data            5                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total            5                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data          688                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total          688                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data          688                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total          688                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data          444                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total          444                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data            3                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data          447                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total          447                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data          447                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total          447                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data     38245707                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     38245707                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data       208364                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       208364                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data     38454071                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     38454071                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data     38454071                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     38454071                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003944                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003944                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000037                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000037                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002299                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002299                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002299                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002299                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 86138.979730                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 86138.979730                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 69454.666667                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 69454.666667                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 86027.004474                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 86027.004474                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 86027.004474                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 86027.004474                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               474.652996                       # Cycle average of tags in use
system.cpu2.icache.total_refs               847782576                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   484                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1751616.892562                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    19.652996                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          455                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.031495                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.729167                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.760662                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst       142001                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total         142001                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst       142001                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total          142001                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst       142001                       # number of overall hits
system.cpu2.icache.overall_hits::total         142001                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           40                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           40                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           40                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            40                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           40                       # number of overall misses
system.cpu2.icache.overall_misses::total           40                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      6109283                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      6109283                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      6109283                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      6109283                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      6109283                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      6109283                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst       142041                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total       142041                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst       142041                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total       142041                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst       142041                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total       142041                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000282                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000282                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000282                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000282                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000282                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000282                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 152732.075000                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 152732.075000                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 152732.075000                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 152732.075000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 152732.075000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 152732.075000                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst           11                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst           11                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst           11                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           29                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           29                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           29                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           29                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           29                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           29                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      4765283                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      4765283                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      4765283                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      4765283                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      4765283                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      4765283                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000204                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000204                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000204                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000204                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000204                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000204                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 164320.103448                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 164320.103448                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 164320.103448                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 164320.103448                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 164320.103448                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 164320.103448                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                   448                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               123769759                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                   704                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              175809.316761                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   150.581093                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data   105.418907                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.588207                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.411793                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data       111407                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total         111407                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data        81837                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total         81837                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data          205                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          205                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data          200                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          200                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data       193244                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total          193244                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data       193244                       # number of overall hits
system.cpu2.dcache.overall_hits::total         193244                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data         1131                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total         1131                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data            8                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total            8                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data         1139                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total          1139                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data         1139                       # number of overall misses
system.cpu2.dcache.overall_misses::total         1139                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data    108945278                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    108945278                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data       751045                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total       751045                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data    109696323                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    109696323                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data    109696323                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    109696323                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data       112538                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total       112538                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data        81845                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total        81845                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data          205                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          205                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data          200                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          200                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data       194383                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total       194383                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data       194383                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total       194383                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.010050                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.010050                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000098                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000098                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.005860                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.005860                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.005860                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.005860                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 96326.505747                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 96326.505747                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 93880.625000                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 93880.625000                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 96309.326602                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 96309.326602                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 96309.326602                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 96309.326602                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks           98                       # number of writebacks
system.cpu2.dcache.writebacks::total               98                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data          686                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total          686                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data            5                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total            5                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data          691                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total          691                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data          691                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total          691                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data          445                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total          445                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data            3                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data          448                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total          448                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data          448                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total          448                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data     38532022                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total     38532022                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data       208401                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total       208401                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data     38740423                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total     38740423                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data     38740423                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total     38740423                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003954                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003954                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000037                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000037                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002305                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002305                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002305                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002305                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 86588.813483                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 86588.813483                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data        69467                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total        69467                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 86474.158482                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 86474.158482                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 86474.158482                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 86474.158482                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     1                       # number of replacements
system.cpu3.icache.tagsinuse               542.327847                       # Cycle average of tags in use
system.cpu3.icache.total_refs               750172971                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   553                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1356551.484629                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    15.594150                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst   526.733697                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.024991                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.844125                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.869115                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst       140774                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total         140774                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst       140774                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total          140774                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst       140774                       # number of overall hits
system.cpu3.icache.overall_hits::total         140774                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           31                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           31                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           31                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            31                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           31                       # number of overall misses
system.cpu3.icache.overall_misses::total           31                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      4805960                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      4805960                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      4805960                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      4805960                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      4805960                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      4805960                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst       140805                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total       140805                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst       140805                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total       140805                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst       140805                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total       140805                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000220                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000220                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000220                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000220                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000220                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000220                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 155030.967742                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 155030.967742                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 155030.967742                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 155030.967742                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 155030.967742                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 155030.967742                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            5                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            5                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            5                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           26                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           26                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           26                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           26                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           26                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           26                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      4163772                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      4163772                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      4163772                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      4163772                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      4163772                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      4163772                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000185                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000185                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000185                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000185                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000185                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000185                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 160145.076923                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 160145.076923                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 160145.076923                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 160145.076923                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 160145.076923                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 160145.076923                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                   638                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               171131489                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                   894                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              191422.247204                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   155.379805                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data   100.620195                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.606952                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.393048                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data       201581                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total         201581                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data        40905                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total         40905                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data          100                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          100                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data           99                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total           99                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data       242486                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total          242486                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data       242486                       # number of overall hits
system.cpu3.dcache.overall_hits::total         242486                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data         2124                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         2124                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data           15                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total           15                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data         2139                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total          2139                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data         2139                       # number of overall misses
system.cpu3.dcache.overall_misses::total         2139                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data    214937918                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    214937918                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data      1213699                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total      1213699                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data    216151617                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    216151617                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data    216151617                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    216151617                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data       203705                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total       203705                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data        40920                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total        40920                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data          100                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          100                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data           99                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total           99                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data       244625                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total       244625                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data       244625                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total       244625                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.010427                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.010427                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000367                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000367                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.008744                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.008744                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.008744                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.008744                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 101194.876648                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 101194.876648                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 80913.266667                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 80913.266667                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 101052.649369                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 101052.649369                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 101052.649369                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 101052.649369                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks           89                       # number of writebacks
system.cpu3.dcache.writebacks::total               89                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         1489                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         1489                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data           12                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total           12                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         1501                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         1501                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         1501                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         1501                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data          635                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total          635                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data            3                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data          638                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total          638                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data          638                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total          638                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data     59418882                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total     59418882                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data       192300                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total       192300                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data     59611182                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total     59611182                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data     59611182                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total     59611182                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.003117                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.003117                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000073                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000073                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002608                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002608                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002608                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002608                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 93573.042520                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 93573.042520                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data        64100                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total        64100                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 93434.454545                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 93434.454545                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 93434.454545                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 93434.454545                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.icache.replacements                     1                       # number of replacements
system.cpu4.icache.tagsinuse               568.898088                       # Cycle average of tags in use
system.cpu4.icache.total_refs               868085579                       # Total number of references to valid blocks.
system.cpu4.icache.sampled_refs                   571                       # Sample count of references to valid blocks.
system.cpu4.icache.avg_refs              1520289.980736                       # Average number of references to valid blocks.
system.cpu4.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.occ_blocks::switch_cpus4.inst    26.856708                       # Average occupied blocks per requestor
system.cpu4.icache.occ_blocks::cpu4.inst   542.041380                       # Average occupied blocks per requestor
system.cpu4.icache.occ_percent::switch_cpus4.inst     0.043040                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::cpu4.inst     0.868656                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::total        0.911696                       # Average percentage of cache occupancy
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst       137621                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total         137621                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst       137621                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total          137621                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst       137621                       # number of overall hits
system.cpu4.icache.overall_hits::total         137621                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst           43                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           43                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst           43                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            43                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst           43                       # number of overall misses
system.cpu4.icache.overall_misses::total           43                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst      6032413                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total      6032413                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst      6032413                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total      6032413                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst      6032413                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total      6032413                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst       137664                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total       137664                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst       137664                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total       137664                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst       137664                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total       137664                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000312                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000312                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000312                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000312                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000312                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000312                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst 140288.674419                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 140288.674419                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst 140288.674419                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 140288.674419                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst 140288.674419                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 140288.674419                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst           15                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total           15                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst           15                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total           15                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst           15                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total           15                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst           28                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           28                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst           28                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           28                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst           28                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           28                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst      4426167                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total      4426167                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst      4426167                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total      4426167                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst      4426167                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total      4426167                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000203                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000203                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000203                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000203                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000203                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000203                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 158077.392857                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 158077.392857                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst 158077.392857                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 158077.392857                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst 158077.392857                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 158077.392857                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.replacements                   941                       # number of replacements
system.cpu4.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu4.dcache.total_refs               332280391                       # Total number of references to valid blocks.
system.cpu4.dcache.sampled_refs                  1197                       # Sample count of references to valid blocks.
system.cpu4.dcache.avg_refs              277594.311612                       # Average number of references to valid blocks.
system.cpu4.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.occ_blocks::switch_cpus4.data   106.775134                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_blocks::cpu4.data   149.224866                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_percent::switch_cpus4.data     0.417090                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::cpu4.data     0.582910                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data       352334                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total         352334                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data       192012                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total        192012                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data           99                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total           99                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data           94                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total           94                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data       544346                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total          544346                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data       544346                       # number of overall hits
system.cpu4.dcache.overall_hits::total         544346                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data         3261                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total         3261                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data           10                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total           10                       # number of WriteReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data         3271                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total          3271                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data         3271                       # number of overall misses
system.cpu4.dcache.overall_misses::total         3271                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data    363495476                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total    363495476                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::switch_cpus4.data       768310                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total       768310                       # number of WriteReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data    364263786                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total    364263786                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data    364263786                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total    364263786                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data       355595                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total       355595                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data       192022                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total       192022                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data           99                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total           99                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data           94                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total           94                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data       547617                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total       547617                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data       547617                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total       547617                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.009171                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.009171                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.000052                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.000052                       # miss rate for WriteReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.005973                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.005973                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.005973                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.005973                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 111467.487274                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 111467.487274                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::switch_cpus4.data        76831                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total        76831                       # average WriteReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 111361.597677                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 111361.597677                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 111361.597677                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 111361.597677                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks          231                       # number of writebacks
system.cpu4.dcache.writebacks::total              231                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data         2323                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total         2323                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::switch_cpus4.data            7                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total            7                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data         2330                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total         2330                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data         2330                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total         2330                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data          938                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total          938                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::switch_cpus4.data            3                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data          941                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total          941                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data          941                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total          941                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data     94961668                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total     94961668                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::switch_cpus4.data       197400                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total       197400                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data     95159068                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total     95159068                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data     95159068                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total     95159068                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.002638                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.002638                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::switch_cpus4.data     0.000016                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.000016                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.001718                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.001718                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.001718                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.001718                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 101238.452026                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 101238.452026                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus4.data        65800                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total        65800                       # average WriteReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 101125.470776                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 101125.470776                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 101125.470776                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 101125.470776                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           0                       # Percentage of idle cycles
system.cpu5.icache.replacements                     0                       # number of replacements
system.cpu5.icache.tagsinuse               491.349273                       # Cycle average of tags in use
system.cpu5.icache.total_refs               844471768                       # Total number of references to valid blocks.
system.cpu5.icache.sampled_refs                   504                       # Sample count of references to valid blocks.
system.cpu5.icache.avg_refs              1675539.222222                       # Average number of references to valid blocks.
system.cpu5.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.occ_blocks::switch_cpus5.inst    16.349273                       # Average occupied blocks per requestor
system.cpu5.icache.occ_blocks::cpu5.inst          475                       # Average occupied blocks per requestor
system.cpu5.icache.occ_percent::switch_cpus5.inst     0.026201                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::cpu5.inst     0.761218                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::total        0.787419                       # Average percentage of cache occupancy
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst       140996                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total         140996                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst       140996                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total          140996                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst       140996                       # number of overall hits
system.cpu5.icache.overall_hits::total         140996                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           33                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           33                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           33                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            33                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           33                       # number of overall misses
system.cpu5.icache.overall_misses::total           33                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst      5362911                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total      5362911                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst      5362911                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total      5362911                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst      5362911                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total      5362911                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst       141029                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total       141029                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst       141029                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total       141029                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst       141029                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total       141029                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000234                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000234                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000234                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000234                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000234                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000234                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst 162512.454545                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 162512.454545                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst 162512.454545                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 162512.454545                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst 162512.454545                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 162512.454545                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst            4                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst            4                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst            4                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst           29                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           29                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst           29                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           29                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst           29                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           29                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst      4692022                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total      4692022                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst      4692022                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total      4692022                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst      4692022                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total      4692022                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000206                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000206                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000206                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000206                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000206                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000206                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 161793.862069                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 161793.862069                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst 161793.862069                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 161793.862069                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst 161793.862069                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 161793.862069                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.replacements                   494                       # number of replacements
system.cpu5.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu5.dcache.total_refs               127661367                       # Total number of references to valid blocks.
system.cpu5.dcache.sampled_refs                   750                       # Sample count of references to valid blocks.
system.cpu5.dcache.avg_refs              170215.156000                       # Average number of references to valid blocks.
system.cpu5.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.occ_blocks::switch_cpus5.data   154.592341                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_blocks::cpu5.data   101.407659                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_percent::switch_cpus5.data     0.603876                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::cpu5.data     0.396124                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data        95596                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total          95596                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data        79671                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total         79671                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data          193                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total          193                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data          192                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total          192                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data       175267                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total          175267                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data       175267                       # number of overall hits
system.cpu5.dcache.overall_hits::total         175267                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data         1556                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total         1556                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data           14                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total           14                       # number of WriteReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data         1570                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total          1570                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data         1570                       # number of overall misses
system.cpu5.dcache.overall_misses::total         1570                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data    175097859                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total    175097859                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::switch_cpus5.data      1211374                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total      1211374                       # number of WriteReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data    176309233                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total    176309233                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data    176309233                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total    176309233                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data        97152                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total        97152                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data        79685                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total        79685                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data          193                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total          193                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data          192                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total          192                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data       176837                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total       176837                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data       176837                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total       176837                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.016016                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.016016                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.000176                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.000176                       # miss rate for WriteReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.008878                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.008878                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.008878                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.008878                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 112530.757712                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 112530.757712                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::switch_cpus5.data 86526.714286                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 86526.714286                       # average WriteReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 112298.874522                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 112298.874522                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 112298.874522                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 112298.874522                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks          108                       # number of writebacks
system.cpu5.dcache.writebacks::total              108                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data         1065                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total         1065                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::switch_cpus5.data           11                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total           11                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data         1076                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total         1076                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data         1076                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total         1076                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data          491                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total          491                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::switch_cpus5.data            3                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data          494                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total          494                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data          494                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total          494                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data     44607976                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total     44607976                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::switch_cpus5.data       204863                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total       204863                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data     44812839                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total     44812839                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data     44812839                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total     44812839                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.005054                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.005054                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::switch_cpus5.data     0.000038                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.000038                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.002794                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.002794                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.002794                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.002794                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 90851.274949                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 90851.274949                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus5.data 68287.666667                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 68287.666667                       # average WriteReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 90714.248988                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 90714.248988                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 90714.248988                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 90714.248988                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.icache.replacements                     0                       # number of replacements
system.cpu6.icache.tagsinuse               514.955232                       # Cycle average of tags in use
system.cpu6.icache.total_refs               849096252                       # Total number of references to valid blocks.
system.cpu6.icache.sampled_refs                   516                       # Sample count of references to valid blocks.
system.cpu6.icache.avg_refs              1645535.372093                       # Average number of references to valid blocks.
system.cpu6.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.occ_blocks::switch_cpus6.inst    24.955232                       # Average occupied blocks per requestor
system.cpu6.icache.occ_blocks::cpu6.inst          490                       # Average occupied blocks per requestor
system.cpu6.icache.occ_percent::switch_cpus6.inst     0.039992                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::cpu6.inst     0.785256                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::total        0.825249                       # Average percentage of cache occupancy
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst       135804                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total         135804                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst       135804                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total          135804                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst       135804                       # number of overall hits
system.cpu6.icache.overall_hits::total         135804                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           33                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           33                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           33                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            33                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           33                       # number of overall misses
system.cpu6.icache.overall_misses::total           33                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst      4845652                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total      4845652                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst      4845652                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total      4845652                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst      4845652                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total      4845652                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst       135837                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total       135837                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst       135837                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total       135837                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst       135837                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total       135837                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000243                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000243                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000243                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000243                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000243                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000243                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst 146837.939394                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 146837.939394                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst 146837.939394                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 146837.939394                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst 146837.939394                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 146837.939394                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst            7                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst            7                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst            7                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst           26                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           26                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst           26                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           26                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst           26                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           26                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst      3951403                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total      3951403                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst      3951403                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total      3951403                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst      3951403                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total      3951403                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000191                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000191                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000191                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000191                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000191                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000191                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 151977.038462                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 151977.038462                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst 151977.038462                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 151977.038462                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst 151977.038462                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 151977.038462                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.replacements                  1310                       # number of replacements
system.cpu6.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu6.dcache.total_refs               141326396                       # Total number of references to valid blocks.
system.cpu6.dcache.sampled_refs                  1566                       # Sample count of references to valid blocks.
system.cpu6.dcache.avg_refs              90246.740741                       # Average number of references to valid blocks.
system.cpu6.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.occ_blocks::switch_cpus6.data   202.135436                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_blocks::cpu6.data    53.864564                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_percent::switch_cpus6.data     0.789592                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::cpu6.data     0.210408                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data       103103                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total         103103                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data        83385                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total         83385                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data          169                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total          169                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data          168                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total          168                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data       186488                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total          186488                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data       186488                       # number of overall hits
system.cpu6.dcache.overall_hits::total         186488                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data         2998                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total         2998                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data          609                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total          609                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data         3607                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total          3607                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data         3607                       # number of overall misses
system.cpu6.dcache.overall_misses::total         3607                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data    375517648                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total    375517648                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::switch_cpus6.data    105159773                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total    105159773                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data    480677421                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total    480677421                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data    480677421                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total    480677421                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data       106101                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total       106101                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data        83994                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total        83994                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data          169                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total          169                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data          168                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total          168                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data       190095                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total       190095                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data       190095                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total       190095                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.028256                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.028256                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.007251                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.007251                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.018975                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.018975                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.018975                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.018975                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 125256.053369                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 125256.053369                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::switch_cpus6.data 172676.146141                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 172676.146141                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 133262.384530                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 133262.384530                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 133262.384530                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 133262.384530                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks          654                       # number of writebacks
system.cpu6.dcache.writebacks::total              654                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data         1770                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total         1770                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::switch_cpus6.data          527                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total          527                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data         2297                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total         2297                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data         2297                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total         2297                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data         1228                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total         1228                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::switch_cpus6.data           82                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total           82                       # number of WriteReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data         1310                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total         1310                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data         1310                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total         1310                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data    130198772                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total    130198772                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::switch_cpus6.data     12713223                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total     12713223                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data    142911995                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total    142911995                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data    142911995                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total    142911995                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.011574                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.011574                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::switch_cpus6.data     0.000976                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.000976                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.006891                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.006891                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.006891                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.006891                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 106025.058632                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 106025.058632                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus6.data 155039.304878                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 155039.304878                       # average WriteReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 109093.125954                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 109093.125954                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 109093.125954                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 109093.125954                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.icache.replacements                     0                       # number of replacements
system.cpu7.icache.tagsinuse               491.726428                       # Cycle average of tags in use
system.cpu7.icache.total_refs               844471542                       # Total number of references to valid blocks.
system.cpu7.icache.sampled_refs                   506                       # Sample count of references to valid blocks.
system.cpu7.icache.avg_refs              1668916.090909                       # Average number of references to valid blocks.
system.cpu7.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.occ_blocks::switch_cpus7.inst    16.726428                       # Average occupied blocks per requestor
system.cpu7.icache.occ_blocks::cpu7.inst          475                       # Average occupied blocks per requestor
system.cpu7.icache.occ_percent::switch_cpus7.inst     0.026805                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::cpu7.inst     0.761218                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::total        0.788023                       # Average percentage of cache occupancy
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst       140770                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total         140770                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst       140770                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total          140770                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst       140770                       # number of overall hits
system.cpu7.icache.overall_hits::total         140770                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           33                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           33                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           33                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            33                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           33                       # number of overall misses
system.cpu7.icache.overall_misses::total           33                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst      5494265                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total      5494265                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst      5494265                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total      5494265                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst      5494265                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total      5494265                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst       140803                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total       140803                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst       140803                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total       140803                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst       140803                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total       140803                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000234                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000234                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000234                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000234                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000234                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000234                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst 166492.878788                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 166492.878788                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst 166492.878788                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 166492.878788                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst 166492.878788                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 166492.878788                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst            2                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst            2                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst            2                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst           31                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           31                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst           31                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           31                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst           31                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           31                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst      4947096                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total      4947096                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst      4947096                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total      4947096                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst      4947096                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total      4947096                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000220                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000220                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000220                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000220                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000220                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000220                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 159583.741935                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 159583.741935                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst 159583.741935                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 159583.741935                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst 159583.741935                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 159583.741935                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.replacements                   499                       # number of replacements
system.cpu7.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu7.dcache.total_refs               127661697                       # Total number of references to valid blocks.
system.cpu7.dcache.sampled_refs                   755                       # Sample count of references to valid blocks.
system.cpu7.dcache.avg_refs              169088.340397                       # Average number of references to valid blocks.
system.cpu7.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.occ_blocks::switch_cpus7.data   154.643293                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_blocks::cpu7.data   101.356707                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_percent::switch_cpus7.data     0.604075                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::cpu7.data     0.395925                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data        95715                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total          95715                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data        79878                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total         79878                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data          195                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total          195                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data          194                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total          194                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data       175593                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total          175593                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data       175593                       # number of overall hits
system.cpu7.dcache.overall_hits::total         175593                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data         1586                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total         1586                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data           16                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total           16                       # number of WriteReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data         1602                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total          1602                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data         1602                       # number of overall misses
system.cpu7.dcache.overall_misses::total         1602                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data    180257464                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total    180257464                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::switch_cpus7.data      1301982                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total      1301982                       # number of WriteReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data    181559446                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total    181559446                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data    181559446                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total    181559446                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data        97301                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total        97301                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data        79894                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total        79894                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data          195                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total          195                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data          194                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total          194                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data       177195                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total       177195                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data       177195                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total       177195                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.016300                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.016300                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.000200                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.000200                       # miss rate for WriteReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.009041                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.009041                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.009041                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.009041                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 113655.399748                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 113655.399748                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::switch_cpus7.data 81373.875000                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 81373.875000                       # average WriteReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 113332.987516                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 113332.987516                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 113332.987516                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 113332.987516                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks          108                       # number of writebacks
system.cpu7.dcache.writebacks::total              108                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data         1090                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total         1090                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::switch_cpus7.data           13                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total           13                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data         1103                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total         1103                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data         1103                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total         1103                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data          496                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total          496                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::switch_cpus7.data            3                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data          499                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total          499                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data          499                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total          499                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data     46136104                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total     46136104                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::switch_cpus7.data       197545                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total       197545                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data     46333649                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total     46333649                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data     46333649                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total     46333649                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.005098                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.005098                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::switch_cpus7.data     0.000038                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.000038                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.002816                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.002816                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.002816                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.002816                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 93016.338710                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 93016.338710                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus7.data 65848.333333                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 65848.333333                       # average WriteReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 92853.004008                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 92853.004008                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 92853.004008                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 92853.004008                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
