Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Tue Jun 22 20:40:06 2021
| Host         : DESKTOP-RE08DTS running 64-bit major release  (build 9200)
| Command      : report_methodology -file system_wrapper_methodology_drc_routed.rpt -pb system_wrapper_methodology_drc_routed.pb -rpx system_wrapper_methodology_drc_routed.rpx
| Design       : system_wrapper
| Device       : xc7z020clg484-1
| Speed File   : -1
| Design State : Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 333
+-----------+----------+----------------------------------------------------+------------+
| Rule      | Severity | Description                                        | Violations |
+-----------+----------+----------------------------------------------------+------------+
| PDRC-190  | Warning  | Suboptimally placed synchronized register chain    | 1          |
| TIMING-4  | Warning  | Invalid primary clock redefinition on a clock tree | 1          |
| TIMING-16 | Warning  | Large setup violation                              | 330        |
| TIMING-27 | Warning  | Invalid primary clock on hierarchical pin          | 1          |
+-----------+----------+----------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
PDRC-190#1 Warning
Suboptimally placed synchronized register chain  
The FDRE cell system_i/SketchIP_1080p_0/inst/OB/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg in site SLICE_X63Y90 is part of a synchronized register chain that is suboptimally placed as the load FDSE cell system_i/SketchIP_1080p_0/inst/OB/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg is not placed in the same (SLICE) site.
Related violations: <none>

TIMING-4#1 Warning
Invalid primary clock redefinition on a clock tree  
Invalid clock redefinition on a clock tree. The primary clock system_i/clk_wiz_0/inst/clk_in1 is defined downstream of clock clk_fpga_0 and overrides its insertion delay and/or waveform definition
Related violations: <none>

TIMING-16#1 Warning
Large setup violation  
There is a large setup violation of -1.003 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[4]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB0/line_reg_r3_960_1023_3_5/RAMB/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#2 Warning
Large setup violation  
There is a large setup violation of -1.009 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[3]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB0/line_reg_r2_1728_1791_3_5/RAMA/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#3 Warning
Large setup violation  
There is a large setup violation of -1.024 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[4]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB0/line_reg_r2_1216_1279_3_5/RAMB/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#4 Warning
Large setup violation  
There is a large setup violation of -1.052 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[2]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB0/line_reg_r2_256_319_0_2/RAMC/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#5 Warning
Large setup violation  
There is a large setup violation of -1.061 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[5]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB1/line_reg_r1_384_447_3_5/RAMC/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#6 Warning
Large setup violation  
There is a large setup violation of -1.081 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[5]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB1/line_reg_r1_0_63_3_5/RAMC/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#7 Warning
Large setup violation  
There is a large setup violation of -1.094 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[5]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB1/line_reg_r1_832_895_3_5/RAMC/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#8 Warning
Large setup violation  
There is a large setup violation of -1.112 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[5]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB1/line_reg_r1_896_959_3_5/RAMC/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#9 Warning
Large setup violation  
There is a large setup violation of -1.129 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[3]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB0/line_reg_r2_128_191_3_5/RAMA/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#10 Warning
Large setup violation  
There is a large setup violation of -1.151 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[4]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB1/line_reg_r2_128_191_3_5/RAMB/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#11 Warning
Large setup violation  
There is a large setup violation of -1.154 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[4]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB0/line_reg_r2_768_831_3_5/RAMB/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#12 Warning
Large setup violation  
There is a large setup violation of -1.163 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[3]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB0/line_reg_r1_1280_1343_3_5/RAMA/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#13 Warning
Large setup violation  
There is a large setup violation of -1.166 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[1]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB2/line_reg_r2_1216_1279_0_2/RAMB/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#14 Warning
Large setup violation  
There is a large setup violation of -1.166 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[4]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB1/line_reg_r3_448_511_3_5/RAMB/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#15 Warning
Large setup violation  
There is a large setup violation of -1.179 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[1]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB2/line_reg_r2_512_575_0_2/RAMB/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#16 Warning
Large setup violation  
There is a large setup violation of -1.186 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[1]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB2/line_reg_r3_192_255_0_2/RAMB/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#17 Warning
Large setup violation  
There is a large setup violation of -1.189 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[1]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB2/line_reg_r1_1152_1215_0_2/RAMB/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#18 Warning
Large setup violation  
There is a large setup violation of -1.191 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[4]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB1/line_reg_r2_192_255_3_5/RAMB/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#19 Warning
Large setup violation  
There is a large setup violation of -1.195 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[2]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB0/line_reg_r2_448_511_0_2/RAMC/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#20 Warning
Large setup violation  
There is a large setup violation of -1.229 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[5]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB1/line_reg_r1_128_191_3_5/RAMC/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#21 Warning
Large setup violation  
There is a large setup violation of -1.234 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[1]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB2/line_reg_r2_1152_1215_0_2/RAMB/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#22 Warning
Large setup violation  
There is a large setup violation of -1.243 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[5]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB1/line_reg_r3_1856_1919_3_5/RAMC/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#23 Warning
Large setup violation  
There is a large setup violation of -1.261 ns between system_i/SketchIP_1080p_0/inst/conv1/inverse_multData1_s6_reg[3]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[10]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#24 Warning
Large setup violation  
There is a large setup violation of -1.270 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[5]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB1/line_reg_r1_768_831_3_5/RAMC/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#25 Warning
Large setup violation  
There is a large setup violation of -1.274 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[3]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB0/line_reg_r2_0_63_3_5/RAMA/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#26 Warning
Large setup violation  
There is a large setup violation of -1.303 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[4]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB0/line_reg_r3_128_191_3_5/RAMB/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#27 Warning
Large setup violation  
There is a large setup violation of -1.333 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[3]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB0/line_reg_r1_1024_1087_3_5/RAMA/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#28 Warning
Large setup violation  
There is a large setup violation of -1.333 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[3]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB0/line_reg_r1_1344_1407_3_5/RAMA/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#29 Warning
Large setup violation  
There is a large setup violation of -1.385 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[1]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB2/line_reg_r2_1088_1151_0_2/RAMB/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#30 Warning
Large setup violation  
There is a large setup violation of -1.392 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[5]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB1/line_reg_r1_960_1023_3_5/RAMC/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#31 Warning
Large setup violation  
There is a large setup violation of -1.438 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[5]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB1/line_reg_r3_960_1023_3_5/RAMC/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#32 Warning
Large setup violation  
There is a large setup violation of -1.457 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[1]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB2/line_reg_r3_576_639_0_2/RAMB/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#33 Warning
Large setup violation  
There is a large setup violation of -1.541 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[5]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB1/line_reg_r3_1536_1599_3_5/RAMC/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#34 Warning
Large setup violation  
There is a large setup violation of -1.566 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[3]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB0/line_reg_r2_384_447_3_5/RAMA/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#35 Warning
Large setup violation  
There is a large setup violation of -1.577 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[5]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB1/line_reg_r3_896_959_3_5/RAMC/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#36 Warning
Large setup violation  
There is a large setup violation of -1.592 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[4]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB0/line_reg_r3_192_255_3_5/RAMB/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#37 Warning
Large setup violation  
There is a large setup violation of -1.599 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[5]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB1/line_reg_r3_832_895_3_5/RAMC/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#38 Warning
Large setup violation  
There is a large setup violation of -1.601 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[5]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB1/line_reg_r3_640_703_3_5/RAMC/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#39 Warning
Large setup violation  
There is a large setup violation of -1.631 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[3]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB0/line_reg_r1_256_319_3_5/RAMA/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#40 Warning
Large setup violation  
There is a large setup violation of -1.669 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[1]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB2/line_reg_r1_768_831_0_2/RAMB/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#41 Warning
Large setup violation  
There is a large setup violation of -1.690 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[5]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB1/line_reg_r3_1600_1663_3_5/RAMC/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#42 Warning
Large setup violation  
There is a large setup violation of -1.696 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[1]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB2/line_reg_r2_320_383_0_2/RAMB/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#43 Warning
Large setup violation  
There is a large setup violation of -1.716 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[3]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB0/line_reg_r3_960_1023_3_5/RAMA/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#44 Warning
Large setup violation  
There is a large setup violation of -1.743 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[4]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB0/line_reg_r2_256_319_3_5/RAMB/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#45 Warning
Large setup violation  
There is a large setup violation of -1.748 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[5]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB1/line_reg_r3_768_831_3_5/RAMC/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#46 Warning
Large setup violation  
There is a large setup violation of -1.750 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[5]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB1/line_reg_r3_704_767_3_5/RAMC/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#47 Warning
Large setup violation  
There is a large setup violation of -1.765 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[5]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB1/line_reg_r3_1344_1407_3_5/RAMC/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#48 Warning
Large setup violation  
There is a large setup violation of -1.827 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[1]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB2/line_reg_r1_576_639_0_2/RAMB/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#49 Warning
Large setup violation  
There is a large setup violation of -1.830 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[1]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB2/line_reg_r2_384_447_0_2/RAMB/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#50 Warning
Large setup violation  
There is a large setup violation of -1.839 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[5]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB1/line_reg_r3_1408_1471_3_5/RAMC/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#51 Warning
Large setup violation  
There is a large setup violation of -1.866 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[3]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB0/line_reg_r2_768_831_3_5/RAMA/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#52 Warning
Large setup violation  
There is a large setup violation of -1.891 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[5]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB1/line_reg_r3_256_319_3_5/RAMC/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#53 Warning
Large setup violation  
There is a large setup violation of -1.892 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[4]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB0/line_reg_r2_320_383_3_5/RAMB/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#54 Warning
Large setup violation  
There is a large setup violation of -1.897 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[5]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB1/line_reg_r3_192_255_3_5/RAMC/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#55 Warning
Large setup violation  
There is a large setup violation of -1.909 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[5]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB1/line_reg_r1_640_703_3_5/RAMC/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#56 Warning
Large setup violation  
There is a large setup violation of -1.915 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[5]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB1/line_reg_r2_320_383_3_5/RAMC/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#57 Warning
Large setup violation  
There is a large setup violation of -1.972 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[1]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB2/line_reg_r1_896_959_0_2/RAMB/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#58 Warning
Large setup violation  
There is a large setup violation of -1.988 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[5]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB1/line_reg_r3_1472_1535_3_5/RAMC/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#59 Warning
Large setup violation  
There is a large setup violation of -10.473 ns between system_i/SketchIP_1080p_0/inst/conv1/inverse_multData1_s6_reg[3]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[5]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#60 Warning
Large setup violation  
There is a large setup violation of -12.415 ns between system_i/SketchIP_1080p_0/inst/conv1/inverse_multData1_s6_reg[3]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[4]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#61 Warning
Large setup violation  
There is a large setup violation of -14.429 ns between system_i/SketchIP_1080p_0/inst/conv1/inverse_multData1_s6_reg[3]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[3]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#62 Warning
Large setup violation  
There is a large setup violation of -16.329 ns between system_i/SketchIP_1080p_0/inst/conv1/inverse_multData1_s6_reg[3]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[2]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#63 Warning
Large setup violation  
There is a large setup violation of -18.170 ns between system_i/SketchIP_1080p_0/inst/conv1/inverse_multData1_s6_reg[3]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[1]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#64 Warning
Large setup violation  
There is a large setup violation of -2.006 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[1]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB2/line_reg_r2_704_767_0_2/RAMB/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#65 Warning
Large setup violation  
There is a large setup violation of -2.016 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[3]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB0/line_reg_r3_128_191_3_5/RAMA/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#66 Warning
Large setup violation  
There is a large setup violation of -2.033 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[4]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB0/line_reg_r2_448_511_3_5/RAMB/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#67 Warning
Large setup violation  
There is a large setup violation of -2.036 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[5]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB1/line_reg_r3_1728_1791_3_5/RAMC/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#68 Warning
Large setup violation  
There is a large setup violation of -2.083 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[5]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB1/line_reg_r2_1408_1471_3_5/RAMC/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#69 Warning
Large setup violation  
There is a large setup violation of -2.137 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[5]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB1/line_reg_r3_1792_1855_3_5/RAMC/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#70 Warning
Large setup violation  
There is a large setup violation of -2.177 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[3]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB0/line_reg_r3_64_127_3_5/RAMA/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#71 Warning
Large setup violation  
There is a large setup violation of -2.223 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[5]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB1/line_reg_r2_1344_1407_3_5/RAMC/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#72 Warning
Large setup violation  
There is a large setup violation of -2.228 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[5]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB1/line_reg_r1_576_639_3_5/RAMC/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#73 Warning
Large setup violation  
There is a large setup violation of -2.246 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[5]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB1/line_reg_r2_1280_1343_3_5/RAMC/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#74 Warning
Large setup violation  
There is a large setup violation of -2.276 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[5]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB1/line_reg_r3_320_383_3_5/RAMC/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#75 Warning
Large setup violation  
There is a large setup violation of -2.286 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[5]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB1/line_reg_r3_1216_1279_3_5/RAMC/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#76 Warning
Large setup violation  
There is a large setup violation of -2.318 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[3]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB0/line_reg_r2_1536_1599_3_5/RAMA/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#77 Warning
Large setup violation  
There is a large setup violation of -2.320 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[1]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB2/line_reg_r1_1728_1791_0_2/RAMB/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#78 Warning
Large setup violation  
There is a large setup violation of -2.369 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[5]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB1/line_reg_r1_704_767_3_5/RAMC/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#79 Warning
Large setup violation  
There is a large setup violation of -2.381 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[5]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB1/line_reg_r3_1664_1727_3_5/RAMC/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#80 Warning
Large setup violation  
There is a large setup violation of -2.406 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[5]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB1/line_reg_r2_256_319_3_5/RAMC/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#81 Warning
Large setup violation  
There is a large setup violation of -2.436 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[5]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB1/line_reg_r3_1152_1215_3_5/RAMC/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#82 Warning
Large setup violation  
There is a large setup violation of -2.467 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[3]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB0/line_reg_r3_0_63_3_5/RAMA/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#83 Warning
Large setup violation  
There is a large setup violation of -2.567 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[5]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB1/line_reg_r2_64_127_3_5/RAMC/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#84 Warning
Large setup violation  
There is a large setup violation of -2.568 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[5]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB1/line_reg_r2_0_63_3_5/RAMC/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#85 Warning
Large setup violation  
There is a large setup violation of -2.568 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[5]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB1/line_reg_r3_448_511_3_5/RAMC/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#86 Warning
Large setup violation  
There is a large setup violation of -2.584 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[5]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB1/line_reg_r3_128_191_3_5/RAMC/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#87 Warning
Large setup violation  
There is a large setup violation of -2.596 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[5]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB1/line_reg_r2_192_255_3_5/RAMC/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#88 Warning
Large setup violation  
There is a large setup violation of -2.617 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[3]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB0/line_reg_r3_192_255_3_5/RAMA/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#89 Warning
Large setup violation  
There is a large setup violation of -2.694 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[5]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB1/line_reg_r2_384_447_3_5/RAMC/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#90 Warning
Large setup violation  
There is a large setup violation of -2.707 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[5]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB1/line_reg_r2_1152_1215_3_5/RAMC/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#91 Warning
Large setup violation  
There is a large setup violation of -2.709 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[5]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB1/line_reg_r3_0_63_3_5/RAMC/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#92 Warning
Large setup violation  
There is a large setup violation of -2.722 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[5]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB1/line_reg_r2_1216_1279_3_5/RAMC/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#93 Warning
Large setup violation  
There is a large setup violation of -2.734 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[5]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB1/line_reg_r3_1280_1343_3_5/RAMC/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#94 Warning
Large setup violation  
There is a large setup violation of -2.758 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[3]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB0/line_reg_r2_256_319_3_5/RAMA/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#95 Warning
Large setup violation  
There is a large setup violation of -2.849 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[5]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB1/line_reg_r2_1088_1151_3_5/RAMC/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#96 Warning
Large setup violation  
There is a large setup violation of -2.872 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[5]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB1/line_reg_r2_1792_1855_3_5/RAMC/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#97 Warning
Large setup violation  
There is a large setup violation of -2.874 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[5]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB1/line_reg_r3_384_447_3_5/RAMC/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#98 Warning
Large setup violation  
There is a large setup violation of -2.896 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[5]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB1/line_reg_r2_576_639_3_5/RAMC/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#99 Warning
Large setup violation  
There is a large setup violation of -2.913 ns between system_i/SketchIP_1080p_0/inst/IC/lB1/rdPntr_reg[1]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/conv1/stage1_data_reg[4][6]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#100 Warning
Large setup violation  
There is a large setup violation of -20.015 ns between system_i/SketchIP_1080p_0/inst/conv1/inverse_multData1_s6_reg[3]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[0]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#101 Warning
Large setup violation  
There is a large setup violation of -3.009 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[5]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB1/line_reg_r2_1600_1663_3_5/RAMC/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#102 Warning
Large setup violation  
There is a large setup violation of -3.014 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[5]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB1/line_reg_r2_512_575_3_5/RAMC/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#103 Warning
Large setup violation  
There is a large setup violation of -3.035 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[5]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB1/line_reg_r2_1536_1599_3_5/RAMC/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#104 Warning
Large setup violation  
There is a large setup violation of -3.089 ns between system_i/SketchIP_1080p_0/inst/conv1/inverse_multData1_s6_reg[3]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[9]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#105 Warning
Large setup violation  
There is a large setup violation of -3.090 ns between system_i/SketchIP_1080p_0/inst/IC/lB1/rdPntr_reg[1]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/conv1/stage1_data_reg[7][8]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#106 Warning
Large setup violation  
There is a large setup violation of -3.110 ns between system_i/SketchIP_1080p_0/inst/IC/lB1/rdPntr_reg[1]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/conv1/stage1_data_reg[7][7]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#107 Warning
Large setup violation  
There is a large setup violation of -3.150 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[5]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB1/line_reg_r2_1472_1535_3_5/RAMC/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#108 Warning
Large setup violation  
There is a large setup violation of -3.162 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[5]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB1/line_reg_r2_448_511_3_5/RAMC/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#109 Warning
Large setup violation  
There is a large setup violation of -3.174 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[5]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB1/line_reg_r2_128_191_3_5/RAMC/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#110 Warning
Large setup violation  
There is a large setup violation of -3.181 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[5]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB1/line_reg_r2_832_895_3_5/RAMC/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#111 Warning
Large setup violation  
There is a large setup violation of -3.196 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[5]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB1/line_reg_r3_1088_1151_3_5/RAMC/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#112 Warning
Large setup violation  
There is a large setup violation of -3.212 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[5]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB1/line_reg_r2_1024_1087_3_5/RAMC/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#113 Warning
Large setup violation  
There is a large setup violation of -3.214 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[5]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB0/line_reg_r2_1280_1343_3_5/RAMC/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#114 Warning
Large setup violation  
There is a large setup violation of -3.262 ns between system_i/SketchIP_1080p_0/inst/IC/lB2/rdPntr_reg[0]_rep__0/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/conv1/stage1_data_reg[1][8]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#115 Warning
Large setup violation  
There is a large setup violation of -3.282 ns between system_i/SketchIP_1080p_0/inst/IC/lB2/rdPntr_reg[0]_rep__0/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/conv1/stage1_data_reg[1][7]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#116 Warning
Large setup violation  
There is a large setup violation of -3.285 ns between system_i/SketchIP_1080p_0/inst/IC/lB2/rdPntr_reg[0]_rep__0/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/conv1/stage1_data_reg[1][5]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#117 Warning
Large setup violation  
There is a large setup violation of -3.309 ns between system_i/SketchIP_1080p_0/inst/IC/lB0/rdPntr_reg[1]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/conv1/stage1_data_reg[2][8]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#118 Warning
Large setup violation  
There is a large setup violation of -3.314 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[5]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB1/line_reg_r2_640_703_3_5/RAMC/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#119 Warning
Large setup violation  
There is a large setup violation of -3.327 ns between system_i/SketchIP_1080p_0/inst/IC/lB0/rdPntr_reg[1]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/conv1/stage1_data_reg[2][7]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#120 Warning
Large setup violation  
There is a large setup violation of -3.334 ns between system_i/SketchIP_1080p_0/inst/IC/lB1/rdPntr_reg[1]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/conv1/stage1_data_reg[4][8]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#121 Warning
Large setup violation  
There is a large setup violation of -3.337 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[5]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB1/line_reg_r3_512_575_3_5/RAMC/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#122 Warning
Large setup violation  
There is a large setup violation of -3.349 ns between system_i/SketchIP_1080p_0/inst/IC/lB0/rdPntr_reg[1]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/conv1/stage1_data_reg[8][8]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#123 Warning
Large setup violation  
There is a large setup violation of -3.354 ns between system_i/SketchIP_1080p_0/inst/IC/lB1/rdPntr_reg[1]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/conv1/stage1_data_reg[4][7]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#124 Warning
Large setup violation  
There is a large setup violation of -3.364 ns between system_i/SketchIP_1080p_0/inst/IC/lB0/rdPntr_reg[1]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/conv1/stage1_data_reg[8][7]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#125 Warning
Large setup violation  
There is a large setup violation of -3.374 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[5]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB0/line_reg_r2_1408_1471_3_5/RAMC/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#126 Warning
Large setup violation  
There is a large setup violation of -3.471 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[5]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB1/line_reg_r2_768_831_3_5/RAMC/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#127 Warning
Large setup violation  
There is a large setup violation of -3.486 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[5]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB1/line_reg_r3_1024_1087_3_5/RAMC/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#128 Warning
Large setup violation  
There is a large setup violation of -3.489 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[5]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB1/line_reg_r3_64_127_3_5/RAMC/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#129 Warning
Large setup violation  
There is a large setup violation of -3.514 ns between system_i/SketchIP_1080p_0/inst/IC/lB2/rdPntr_reg[0]_rep__0/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/conv1/stage1_data_reg[7][5]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#130 Warning
Large setup violation  
There is a large setup violation of -3.514 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[5]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB0/line_reg_r2_1472_1535_3_5/RAMC/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#131 Warning
Large setup violation  
There is a large setup violation of -3.515 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[5]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB1/line_reg_r3_576_639_3_5/RAMC/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#132 Warning
Large setup violation  
There is a large setup violation of -3.546 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[5]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB0/line_reg_r3_1280_1343_3_5/RAMC/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#133 Warning
Large setup violation  
There is a large setup violation of -3.548 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[5]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB0/line_reg_r2_704_767_3_5/RAMC/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#134 Warning
Large setup violation  
There is a large setup violation of -3.562 ns between system_i/SketchIP_1080p_0/inst/IC/lB0/rdPntr_reg[1]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/conv1/stage1_data_reg[5][8]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#135 Warning
Large setup violation  
There is a large setup violation of -3.578 ns between system_i/SketchIP_1080p_0/inst/IC/lB0/rdPntr_reg[1]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/conv1/stage1_data_reg[5][7]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#136 Warning
Large setup violation  
There is a large setup violation of -3.688 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[5]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB0/line_reg_r2_192_255_3_5/RAMC/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#137 Warning
Large setup violation  
There is a large setup violation of -3.695 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[5]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB0/line_reg_r3_1088_1151_3_5/RAMC/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#138 Warning
Large setup violation  
There is a large setup violation of -3.698 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[5]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB0/line_reg_r2_128_191_3_5/RAMC/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#139 Warning
Large setup violation  
There is a large setup violation of -3.698 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[5]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB0/line_reg_r2_640_703_3_5/RAMC/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#140 Warning
Large setup violation  
There is a large setup violation of -3.709 ns between system_i/SketchIP_1080p_0/inst/IC/lB2/rdPntr_reg[0]_rep__0/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/conv1/stage1_data_reg[4][5]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#141 Warning
Large setup violation  
There is a large setup violation of -3.746 ns between system_i/SketchIP_1080p_0/inst/IC/lB1/rdPntr_reg[1]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/conv1/stage1_data_reg[1][6]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#142 Warning
Large setup violation  
There is a large setup violation of -3.799 ns between system_i/SketchIP_1080p_0/inst/IC/lB2/rdPntr_reg[1]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/conv1/stage1_data_reg[8][5]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#143 Warning
Large setup violation  
There is a large setup violation of -3.839 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[5]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB0/line_reg_r3_1472_1535_3_5/RAMC/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#144 Warning
Large setup violation  
There is a large setup violation of -3.844 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[5]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB0/line_reg_r3_256_319_3_5/RAMC/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#145 Warning
Large setup violation  
There is a large setup violation of -3.848 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[5]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB0/line_reg_r2_960_1023_3_5/RAMC/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#146 Warning
Large setup violation  
There is a large setup violation of -3.849 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[5]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB0/line_reg_r2_1024_1087_3_5/RAMC/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#147 Warning
Large setup violation  
There is a large setup violation of -3.908 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[5]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB0/line_reg_r3_1408_1471_3_5/RAMC/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#148 Warning
Large setup violation  
There is a large setup violation of -3.915 ns between system_i/SketchIP_1080p_0/inst/IC/lB1/rdPntr_reg[1]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/conv1/stage1_data_reg[4][4]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#149 Warning
Large setup violation  
There is a large setup violation of -3.921 ns between system_i/SketchIP_1080p_0/inst/IC/lB1/rdPntr_reg[1]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/conv1/stage1_data_reg[7][2]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#150 Warning
Large setup violation  
There is a large setup violation of -3.941 ns between system_i/SketchIP_1080p_0/inst/IC/lB1/rdPntr_reg[1]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/conv1/stage1_data_reg[7][6]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#151 Warning
Large setup violation  
There is a large setup violation of -3.999 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[5]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB0/line_reg_r2_512_575_3_5/RAMC/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#152 Warning
Large setup violation  
There is a large setup violation of -3.999 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[5]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB0/line_reg_r2_896_959_3_5/RAMC/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#153 Warning
Large setup violation  
There is a large setup violation of -4.001 ns between system_i/SketchIP_1080p_0/inst/IC/lB0/rdPntr_reg[1]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/conv1/stage1_data_reg[8][6]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#154 Warning
Large setup violation  
There is a large setup violation of -4.003 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[5]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB0/line_reg_r3_384_447_3_5/RAMC/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#155 Warning
Large setup violation  
There is a large setup violation of -4.023 ns between system_i/SketchIP_1080p_0/inst/IC/lB0/rdPntr_reg[1]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/conv1/stage1_data_reg[5][5]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#156 Warning
Large setup violation  
There is a large setup violation of -4.028 ns between system_i/SketchIP_1080p_0/inst/IC/lB2/rdPntr_reg[0]_rep__0/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/conv1/stage1_data_reg[7][3]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#157 Warning
Large setup violation  
There is a large setup violation of -4.028 ns between system_i/SketchIP_1080p_0/inst/IC/lB2/rdPntr_reg[1]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/conv1/stage1_data_reg[8][0]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#158 Warning
Large setup violation  
There is a large setup violation of -4.073 ns between system_i/SketchIP_1080p_0/inst/IC/lB2/rdPntr_reg[0]_rep__0/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/conv1/stage1_data_reg[7][0]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#159 Warning
Large setup violation  
There is a large setup violation of -4.106 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[5]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB0/line_reg_r3_1792_1855_3_5/RAMC/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#160 Warning
Large setup violation  
There is a large setup violation of -4.114 ns between system_i/SketchIP_1080p_0/inst/IC/lB2/rdPntr_reg[0]_rep__0/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/conv1/stage1_data_reg[4][2]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#161 Warning
Large setup violation  
There is a large setup violation of -4.114 ns between system_i/SketchIP_1080p_0/inst/IC/lB2/rdPntr_reg[0]_rep__0/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/conv1/stage1_data_reg[4][3]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#162 Warning
Large setup violation  
There is a large setup violation of -4.115 ns between system_i/SketchIP_1080p_0/inst/IC/lB1/rdPntr_reg[1]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/conv1/stage1_data_reg[1][4]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#163 Warning
Large setup violation  
There is a large setup violation of -4.124 ns between system_i/SketchIP_1080p_0/inst/IC/lB2/rdPntr_reg[2]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/conv1/stage1_data_reg[4][0]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#164 Warning
Large setup violation  
There is a large setup violation of -4.125 ns between system_i/SketchIP_1080p_0/inst/IC/lB2/rdPntr_reg[2]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/conv1/stage1_data_reg[4][1]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#165 Warning
Large setup violation  
There is a large setup violation of -4.131 ns between system_i/SketchIP_1080p_0/inst/IC/lB0/rdPntr_reg[1]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/conv1/stage1_data_reg[8][1]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#166 Warning
Large setup violation  
There is a large setup violation of -4.135 ns between system_i/SketchIP_1080p_0/inst/IC/lB0/rdPntr_reg[1]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/conv1/stage1_data_reg[2][4]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#167 Warning
Large setup violation  
There is a large setup violation of -4.148 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[5]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB0/line_reg_r2_576_639_3_5/RAMC/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#168 Warning
Large setup violation  
There is a large setup violation of -4.149 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[5]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB0/line_reg_r2_0_63_3_5/RAMC/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#169 Warning
Large setup violation  
There is a large setup violation of -4.155 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[5]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB0/line_reg_r3_1216_1279_3_5/RAMC/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#170 Warning
Large setup violation  
There is a large setup violation of -4.162 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[5]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB0/line_reg_r3_896_959_3_5/RAMC/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#171 Warning
Large setup violation  
There is a large setup violation of -4.167 ns between system_i/SketchIP_1080p_0/inst/IC/lB2/rdPntr_reg[1]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/conv1/stage1_data_reg[8][2]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#172 Warning
Large setup violation  
There is a large setup violation of -4.199 ns between system_i/SketchIP_1080p_0/inst/IC/lB2/rdPntr_reg[0]_rep__0/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/conv1/stage1_data_reg[7][1]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#173 Warning
Large setup violation  
There is a large setup violation of -4.199 ns between system_i/SketchIP_1080p_0/inst/IC/lB2/rdPntr_reg[1]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/conv1/stage1_data_reg[5][2]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#174 Warning
Large setup violation  
There is a large setup violation of -4.209 ns between system_i/SketchIP_1080p_0/inst/IC/lB0/rdPntr_reg[1]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/conv1/stage1_data_reg[8][4]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#175 Warning
Large setup violation  
There is a large setup violation of -4.210 ns between system_i/SketchIP_1080p_0/inst/IC/lB1/rdPntr_reg[1]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/conv1/stage1_data_reg[7][4]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#176 Warning
Large setup violation  
There is a large setup violation of -4.293 ns between system_i/SketchIP_1080p_0/inst/IC/lB2/rdPntr_reg[1]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/conv1/stage1_data_reg[5][1]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#177 Warning
Large setup violation  
There is a large setup violation of -4.294 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[5]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB0/line_reg_r2_1600_1663_3_5/RAMC/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#178 Warning
Large setup violation  
There is a large setup violation of -4.298 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[5]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB0/line_reg_r2_64_127_3_5/RAMC/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#179 Warning
Large setup violation  
There is a large setup violation of -4.310 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[5]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB0/line_reg_r2_384_447_3_5/RAMC/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#180 Warning
Large setup violation  
There is a large setup violation of -4.312 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[5]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB0/line_reg_r3_832_895_3_5/RAMC/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#181 Warning
Large setup violation  
There is a large setup violation of -4.329 ns between system_i/SketchIP_1080p_0/inst/IC/lB0/rdPntr_reg[1]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/conv1/stage1_data_reg[8][3]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#182 Warning
Large setup violation  
There is a large setup violation of -4.348 ns between system_i/SketchIP_1080p_0/inst/IC/lB3/rdPntr_reg[1]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/conv1/stage1_data_reg[1][1]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#183 Warning
Large setup violation  
There is a large setup violation of -4.368 ns between system_i/SketchIP_1080p_0/inst/IC/lB0/rdPntr_reg[1]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/conv1/stage1_data_reg[5][0]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#184 Warning
Large setup violation  
There is a large setup violation of -4.369 ns between system_i/SketchIP_1080p_0/inst/IC/lB0/rdPntr_reg[1]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/conv1/stage1_data_reg[2][6]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#185 Warning
Large setup violation  
There is a large setup violation of -4.371 ns between system_i/SketchIP_1080p_0/inst/IC/lB0/rdPntr_reg[1]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/conv1/stage1_data_reg[5][3]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#186 Warning
Large setup violation  
There is a large setup violation of -4.386 ns between system_i/SketchIP_1080p_0/inst/IC/lB2/rdPntr_reg[0]_rep__0/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/conv1/stage1_data_reg[1][2]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#187 Warning
Large setup violation  
There is a large setup violation of -4.388 ns between system_i/SketchIP_1080p_0/inst/IC/lB2/rdPntr_reg[0]_rep__0/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/conv1/stage1_data_reg[1][0]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#188 Warning
Large setup violation  
There is a large setup violation of -4.402 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[5]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB0/line_reg_r3_1856_1919_3_5/RAMC/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#189 Warning
Large setup violation  
There is a large setup violation of -4.433 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[5]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB0/line_reg_r3_0_63_3_5/RAMC/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#190 Warning
Large setup violation  
There is a large setup violation of -4.446 ns between system_i/SketchIP_1080p_0/inst/IC/lB0/rdPntr_reg[1]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/conv1/stage1_data_reg[5][6]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#191 Warning
Large setup violation  
There is a large setup violation of -4.449 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[5]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB0/line_reg_r3_768_831_3_5/RAMC/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#192 Warning
Large setup violation  
There is a large setup violation of -4.450 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[5]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB0/line_reg_r3_640_703_3_5/RAMC/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#193 Warning
Large setup violation  
There is a large setup violation of -4.458 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[5]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB0/line_reg_r3_320_383_3_5/RAMC/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#194 Warning
Large setup violation  
There is a large setup violation of -4.460 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[5]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB0/line_reg_r3_960_1023_3_5/RAMC/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#195 Warning
Large setup violation  
There is a large setup violation of -4.461 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[5]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB0/line_reg_r3_576_639_3_5/RAMC/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#196 Warning
Large setup violation  
There is a large setup violation of -4.463 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[5]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB0/line_reg_r2_448_511_3_5/RAMC/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#197 Warning
Large setup violation  
There is a large setup violation of -4.466 ns between system_i/SketchIP_1080p_0/inst/IC/lB2/rdPntr_reg[2]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/conv1/stage1_data_reg[6][8]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#198 Warning
Large setup violation  
There is a large setup violation of -4.484 ns between system_i/SketchIP_1080p_0/inst/IC/lB2/rdPntr_reg[2]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/conv1/stage1_data_reg[6][7]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#199 Warning
Large setup violation  
There is a large setup violation of -4.589 ns between system_i/SketchIP_1080p_0/inst/IC/lB2/rdPntr_reg[0]_rep__0/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/conv1/stage1_data_reg[1][3]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#200 Warning
Large setup violation  
There is a large setup violation of -4.599 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[5]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB0/line_reg_r3_448_511_3_5/RAMC/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#201 Warning
Large setup violation  
There is a large setup violation of -4.609 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[5]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB0/line_reg_r3_1024_1087_3_5/RAMC/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#202 Warning
Large setup violation  
There is a large setup violation of -4.610 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[5]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB0/line_reg_r3_512_575_3_5/RAMC/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#203 Warning
Large setup violation  
There is a large setup violation of -4.611 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[5]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB0/line_reg_r2_768_831_3_5/RAMC/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#204 Warning
Large setup violation  
There is a large setup violation of -4.612 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[5]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB0/line_reg_r2_320_383_3_5/RAMC/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#205 Warning
Large setup violation  
There is a large setup violation of -4.665 ns between system_i/SketchIP_1080p_0/inst/IC/lB0/rdPntr_reg[1]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/conv1/stage1_data_reg[5][4]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#206 Warning
Large setup violation  
There is a large setup violation of -4.701 ns between system_i/SketchIP_1080p_0/inst/IC/lB2/rdPntr_reg[1]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/conv1/stage1_data_reg[2][3]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#207 Warning
Large setup violation  
There is a large setup violation of -4.726 ns between system_i/SketchIP_1080p_0/inst/IC/lB0/rdPntr_reg[1]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/conv1/stage1_data_reg[2][5]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#208 Warning
Large setup violation  
There is a large setup violation of -4.739 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[5]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB0/line_reg_r2_832_895_3_5/RAMC/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#209 Warning
Large setup violation  
There is a large setup violation of -4.759 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[5]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB0/line_reg_r3_704_767_3_5/RAMC/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#210 Warning
Large setup violation  
There is a large setup violation of -4.760 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[5]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB0/line_reg_r2_1088_1151_3_5/RAMC/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#211 Warning
Large setup violation  
There is a large setup violation of -4.760 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[5]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB0/line_reg_r3_1344_1407_3_5/RAMC/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#212 Warning
Large setup violation  
There is a large setup violation of -4.761 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[5]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB0/line_reg_r3_128_191_3_5/RAMC/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#213 Warning
Large setup violation  
There is a large setup violation of -4.763 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[5]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB0/line_reg_r2_256_319_3_5/RAMC/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#214 Warning
Large setup violation  
There is a large setup violation of -4.900 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[5]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB0/line_reg_r2_1344_1407_3_5/RAMC/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#215 Warning
Large setup violation  
There is a large setup violation of -4.901 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[5]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB0/line_reg_r3_1152_1215_3_5/RAMC/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#216 Warning
Large setup violation  
There is a large setup violation of -4.903 ns between system_i/SketchIP_1080p_0/inst/conv1/inverse_multData1_s6_reg[3]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[8]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#217 Warning
Large setup violation  
There is a large setup violation of -4.903 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[5]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB0/line_reg_r3_192_255_3_5/RAMC/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#218 Warning
Large setup violation  
There is a large setup violation of -4.908 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[5]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB1/line_reg_r2_1856_1919_3_5/RAMC/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#219 Warning
Large setup violation  
There is a large setup violation of -4.911 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[5]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB0/line_reg_r3_64_127_3_5/RAMC/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#220 Warning
Large setup violation  
There is a large setup violation of -5.045 ns between system_i/SketchIP_1080p_0/inst/IC/lB0/rdPntr_reg[1]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/conv1/stage1_data_reg[2][0]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#221 Warning
Large setup violation  
There is a large setup violation of -5.057 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[5]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB1/line_reg_r2_1728_1791_3_5/RAMC/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#222 Warning
Large setup violation  
There is a large setup violation of -5.062 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[5]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB0/line_reg_r2_1536_1599_3_5/RAMC/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#223 Warning
Large setup violation  
There is a large setup violation of -5.102 ns between system_i/SketchIP_1080p_0/inst/IC/lB2/rdPntr_reg[2]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/conv1/stage1_data_reg[0][8]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#224 Warning
Large setup violation  
There is a large setup violation of -5.122 ns between system_i/SketchIP_1080p_0/inst/IC/lB0/rdPntr_reg[1]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/conv1/stage1_data_reg[2][1]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#225 Warning
Large setup violation  
There is a large setup violation of -5.122 ns between system_i/SketchIP_1080p_0/inst/IC/lB2/rdPntr_reg[2]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/conv1/stage1_data_reg[0][7]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#226 Warning
Large setup violation  
There is a large setup violation of -5.123 ns between system_i/SketchIP_1080p_0/inst/IC/lB0/rdPntr_reg[1]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/conv1/stage1_data_reg[2][2]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#227 Warning
Large setup violation  
There is a large setup violation of -5.174 ns between system_i/SketchIP_1080p_0/inst/IC/lB2/rdPntr_reg[2]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/conv1/stage1_data_reg[6][1]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#228 Warning
Large setup violation  
There is a large setup violation of -5.207 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[5]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB1/line_reg_r2_1664_1727_3_5/RAMC/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#229 Warning
Large setup violation  
There is a large setup violation of -5.265 ns between system_i/SketchIP_1080p_0/inst/IC/lB2/rdPntr_reg[2]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/conv1/stage1_data_reg[6][4]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#230 Warning
Large setup violation  
There is a large setup violation of -5.321 ns between system_i/SketchIP_1080p_0/inst/conv1/i_pixel_data_light_s2_reg[2][2]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/conv1/curved_data_reg[2][2]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#231 Warning
Large setup violation  
There is a large setup violation of -5.335 ns between system_i/SketchIP_1080p_0/inst/IC/lB2/rdPntr_reg[2]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/conv1/stage1_data_reg[6][5]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#232 Warning
Large setup violation  
There is a large setup violation of -5.357 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[5]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB1/line_reg_r2_896_959_3_5/RAMC/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#233 Warning
Large setup violation  
There is a large setup violation of -5.371 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[5]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB0/line_reg_r2_1664_1727_3_5/RAMC/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#234 Warning
Large setup violation  
There is a large setup violation of -5.393 ns between system_i/SketchIP_1080p_0/inst/IC/lB2/rdPntr_reg[2]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/conv1/stage1_data_reg[6][3]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#235 Warning
Large setup violation  
There is a large setup violation of -5.395 ns between system_i/SketchIP_1080p_0/inst/conv1/i_pixel_data_light_s2_reg[6][2]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/conv1/curved_data_reg[6][5]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#236 Warning
Large setup violation  
There is a large setup violation of -5.398 ns between system_i/SketchIP_1080p_0/inst/IC/lB2/rdPntr_reg[2]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/conv1/stage1_data_reg[3][8]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#237 Warning
Large setup violation  
There is a large setup violation of -5.399 ns between system_i/SketchIP_1080p_0/inst/IC/lB2/rdPntr_reg[2]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/conv1/stage1_data_reg[6][2]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#238 Warning
Large setup violation  
There is a large setup violation of -5.418 ns between system_i/SketchIP_1080p_0/inst/IC/lB2/rdPntr_reg[2]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/conv1/stage1_data_reg[3][7]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#239 Warning
Large setup violation  
There is a large setup violation of -5.440 ns between system_i/SketchIP_1080p_0/inst/conv1/i_pixel_data_light_s2_reg[6][2]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/conv1/curved_data_reg[6][1]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#240 Warning
Large setup violation  
There is a large setup violation of -5.453 ns between system_i/SketchIP_1080p_0/inst/IC/lB2/rdPntr_reg[2]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/conv1/stage1_data_reg[6][6]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#241 Warning
Large setup violation  
There is a large setup violation of -5.492 ns between system_i/SketchIP_1080p_0/inst/conv1/i_pixel_data_light_s2_reg[6][2]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/conv1/curved_data_reg[6][0]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#242 Warning
Large setup violation  
There is a large setup violation of -5.494 ns between system_i/SketchIP_1080p_0/inst/conv1/i_pixel_data_light_s2_reg[6][2]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/conv1/curved_data_reg[6][2]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#243 Warning
Large setup violation  
There is a large setup violation of -5.506 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[5]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB0/line_reg_r2_1152_1215_3_5/RAMC/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#244 Warning
Large setup violation  
There is a large setup violation of -5.527 ns between system_i/SketchIP_1080p_0/inst/conv1/i_pixel_data_light_s2_reg[2][2]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/conv1/curved_data_reg[2][7]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#245 Warning
Large setup violation  
There is a large setup violation of -5.532 ns between system_i/SketchIP_1080p_0/inst/conv1/i_pixel_data_light_s2_reg[2][2]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/conv1/curved_data_reg[2][1]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#246 Warning
Large setup violation  
There is a large setup violation of -5.563 ns between system_i/SketchIP_1080p_0/inst/conv1/i_pixel_data_light_s1_threshold_reg[0][5]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/conv1/curved_data_reg[0][7]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#247 Warning
Large setup violation  
There is a large setup violation of -5.565 ns between system_i/SketchIP_1080p_0/inst/conv1/i_pixel_data_light_s1_threshold_reg[0][5]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/conv1/curved_data_reg[0][5]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#248 Warning
Large setup violation  
There is a large setup violation of -5.566 ns between system_i/SketchIP_1080p_0/inst/IC/lB2/rdPntr_reg[2]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/conv1/stage1_data_reg[6][0]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#249 Warning
Large setup violation  
There is a large setup violation of -5.584 ns between system_i/SketchIP_1080p_0/inst/conv1/i_pixel_data_light_s2_reg[2][2]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/conv1/curved_data_reg[2][0]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#250 Warning
Large setup violation  
There is a large setup violation of -5.643 ns between system_i/SketchIP_1080p_0/inst/conv1/i_pixel_data_light_s2_reg[2][2]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/conv1/curved_data_reg[2][5]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#251 Warning
Large setup violation  
There is a large setup violation of -5.655 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[5]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB1/line_reg_r2_960_1023_3_5/RAMC/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#252 Warning
Large setup violation  
There is a large setup violation of -5.674 ns between system_i/SketchIP_1080p_0/inst/conv1/i_pixel_data_light_s2_reg[6][2]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/conv1/curved_data_reg[6][7]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#253 Warning
Large setup violation  
There is a large setup violation of -5.680 ns between system_i/SketchIP_1080p_0/inst/conv1/i_pixel_data_light_s1_threshold_reg[0][5]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/conv1/curved_data_reg[0][6]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#254 Warning
Large setup violation  
There is a large setup violation of -5.680 ns between system_i/SketchIP_1080p_0/inst/conv1/i_pixel_data_light_s2_reg[6][2]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/conv1/curved_data_reg[6][6]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#255 Warning
Large setup violation  
There is a large setup violation of -5.700 ns between system_i/SketchIP_1080p_0/inst/conv1/i_pixel_data_light_s2_reg[0][0]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/conv1/curved_data_reg[0][1]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#256 Warning
Large setup violation  
There is a large setup violation of -5.705 ns between system_i/SketchIP_1080p_0/inst/conv1/i_pixel_data_light_s1_threshold_reg[0][5]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/conv1/curved_data_reg[0][2]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#257 Warning
Large setup violation  
There is a large setup violation of -5.750 ns between system_i/SketchIP_1080p_0/inst/conv1/i_pixel_data_light_s2_reg[0][0]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/conv1/curved_data_reg[0][0]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#258 Warning
Large setup violation  
There is a large setup violation of -5.792 ns between system_i/SketchIP_1080p_0/inst/IC/lB2/rdPntr_reg[2]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/conv1/stage1_data_reg[0][2]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#259 Warning
Large setup violation  
There is a large setup violation of -5.793 ns between system_i/SketchIP_1080p_0/inst/IC/lB2/rdPntr_reg[2]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/conv1/stage1_data_reg[0][3]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#260 Warning
Large setup violation  
There is a large setup violation of -5.793 ns between system_i/SketchIP_1080p_0/inst/conv1/i_pixel_data_light_s2_reg[2][2]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/conv1/curved_data_reg[2][6]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#261 Warning
Large setup violation  
There is a large setup violation of -5.805 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[5]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB0/line_reg_r2_1216_1279_3_5/RAMC/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#262 Warning
Large setup violation  
There is a large setup violation of -5.835 ns between system_i/SketchIP_1080p_0/inst/IC/lB2/rdPntr_reg[2]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/conv1/stage1_data_reg[0][6]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#263 Warning
Large setup violation  
There is a large setup violation of -5.848 ns between system_i/SketchIP_1080p_0/inst/IC/lB2/rdPntr_reg[2]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/conv1/stage1_data_reg[0][5]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#264 Warning
Large setup violation  
There is a large setup violation of -5.903 ns between system_i/SketchIP_1080p_0/inst/conv1/i_pixel_data_light_s1_threshold_reg[4][5]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/conv1/curved_data_reg[4][7]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#265 Warning
Large setup violation  
There is a large setup violation of -5.910 ns between system_i/SketchIP_1080p_0/inst/conv1/i_pixel_data_light_s1_threshold_reg[4][5]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/conv1/curved_data_reg[4][6]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#266 Warning
Large setup violation  
There is a large setup violation of -5.945 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[5]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB1/line_reg_r2_704_767_3_5/RAMC/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#267 Warning
Large setup violation  
There is a large setup violation of -5.950 ns between system_i/SketchIP_1080p_0/inst/conv1/i_pixel_data_light_s2_reg[1][1]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/conv1/curved_data_reg[1][6]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#268 Warning
Large setup violation  
There is a large setup violation of -6.004 ns between system_i/SketchIP_1080p_0/inst/IC/lB2/rdPntr_reg[2]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/conv1/stage1_data_reg[0][0]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#269 Warning
Large setup violation  
There is a large setup violation of -6.004 ns between system_i/SketchIP_1080p_0/inst/IC/lB2/rdPntr_reg[2]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/conv1/stage1_data_reg[0][1]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#270 Warning
Large setup violation  
There is a large setup violation of -6.035 ns between system_i/SketchIP_1080p_0/inst/IC/lB2/rdPntr_reg[2]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/conv1/stage1_data_reg[3][4]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#271 Warning
Large setup violation  
There is a large setup violation of -6.064 ns between system_i/SketchIP_1080p_0/inst/conv1/i_pixel_data_light_s1_threshold_reg[7][3]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/conv1/curved_data_reg[7][2]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#272 Warning
Large setup violation  
There is a large setup violation of -6.090 ns between system_i/SketchIP_1080p_0/inst/IC/lB2/rdPntr_reg[2]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/conv1/stage1_data_reg[3][6]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#273 Warning
Large setup violation  
There is a large setup violation of -6.091 ns between system_i/SketchIP_1080p_0/inst/conv1/i_pixel_data_light_s1_threshold_reg[7][3]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/conv1/curved_data_reg[7][1]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#274 Warning
Large setup violation  
There is a large setup violation of -6.122 ns between system_i/SketchIP_1080p_0/inst/conv1/i_pixel_data_light_s2_reg[1][1]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/conv1/curved_data_reg[1][2]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#275 Warning
Large setup violation  
There is a large setup violation of -6.128 ns between system_i/SketchIP_1080p_0/inst/IC/lB2/rdPntr_reg[2]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/conv1/stage1_data_reg[3][5]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#276 Warning
Large setup violation  
There is a large setup violation of -6.134 ns between system_i/SketchIP_1080p_0/inst/conv1/i_pixel_data_light_s2_reg[6][2]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/conv1/curved_data_reg[6][3]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#277 Warning
Large setup violation  
There is a large setup violation of -6.143 ns between system_i/SketchIP_1080p_0/inst/conv1/i_pixel_data_light_s1_threshold_reg[7][3]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/conv1/curved_data_reg[7][0]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#278 Warning
Large setup violation  
There is a large setup violation of -6.153 ns between system_i/SketchIP_1080p_0/inst/conv1/i_pixel_data_light_s1_threshold_reg[7][3]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/conv1/curved_data_reg[7][6]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#279 Warning
Large setup violation  
There is a large setup violation of -6.157 ns between system_i/SketchIP_1080p_0/inst/conv1/i_pixel_data_light_s1_threshold_reg[0][5]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/conv1/curved_data_reg[0][4]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#280 Warning
Large setup violation  
There is a large setup violation of -6.161 ns between system_i/SketchIP_1080p_0/inst/conv1/i_pixel_data_light_s1_threshold_reg[0][5]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/conv1/curved_data_reg[0][3]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#281 Warning
Large setup violation  
There is a large setup violation of -6.163 ns between system_i/SketchIP_1080p_0/inst/conv1/i_pixel_data_light_s1_threshold_reg[4][5]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/conv1/curved_data_reg[4][2]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#282 Warning
Large setup violation  
There is a large setup violation of -6.169 ns between system_i/SketchIP_1080p_0/inst/conv1/i_pixel_data_light_s2_reg[8][2]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/conv1/curved_data_reg[8][7]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#283 Warning
Large setup violation  
There is a large setup violation of -6.181 ns between system_i/SketchIP_1080p_0/inst/conv1/i_pixel_data_light_s2_reg[8][2]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/conv1/curved_data_reg[8][2]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#284 Warning
Large setup violation  
There is a large setup violation of -6.195 ns between system_i/SketchIP_1080p_0/inst/conv1/i_pixel_data_light_s1_threshold_reg[4][5]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/conv1/curved_data_reg[4][5]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#285 Warning
Large setup violation  
There is a large setup violation of -6.199 ns between system_i/SketchIP_1080p_0/inst/conv1/i_pixel_data_light_s2_reg[1][1]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/conv1/curved_data_reg[1][5]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#286 Warning
Large setup violation  
There is a large setup violation of -6.201 ns between system_i/SketchIP_1080p_0/inst/conv1/i_pixel_data_light_s2_reg[1][1]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/conv1/curved_data_reg[1][7]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#287 Warning
Large setup violation  
There is a large setup violation of -6.210 ns between system_i/SketchIP_1080p_0/inst/IC/lB2/rdPntr_reg[2]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/conv1/stage1_data_reg[0][4]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#288 Warning
Large setup violation  
There is a large setup violation of -6.231 ns between system_i/SketchIP_1080p_0/inst/conv1/i_pixel_data_light_s2_reg[8][2]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/conv1/curved_data_reg[8][1]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#289 Warning
Large setup violation  
There is a large setup violation of -6.240 ns between system_i/SketchIP_1080p_0/inst/conv1/i_pixel_data_light_s2_reg[2][2]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/conv1/curved_data_reg[2][4]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#290 Warning
Large setup violation  
There is a large setup violation of -6.255 ns between system_i/SketchIP_1080p_0/inst/conv1/i_pixel_data_light_s1_threshold_reg[4][5]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/conv1/curved_data_reg[4][1]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#291 Warning
Large setup violation  
There is a large setup violation of -6.266 ns between system_i/SketchIP_1080p_0/inst/conv1/i_pixel_data_light_s2_reg[6][2]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/conv1/curved_data_reg[6][4]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#292 Warning
Large setup violation  
There is a large setup violation of -6.283 ns between system_i/SketchIP_1080p_0/inst/conv1/i_pixel_data_light_s2_reg[8][2]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/conv1/curved_data_reg[8][0]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#293 Warning
Large setup violation  
There is a large setup violation of -6.285 ns between system_i/SketchIP_1080p_0/inst/conv1/i_pixel_data_light_s2_reg[8][2]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/conv1/curved_data_reg[8][5]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#294 Warning
Large setup violation  
There is a large setup violation of -6.291 ns between system_i/SketchIP_1080p_0/inst/conv1/i_pixel_data_light_s2_reg[1][1]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/conv1/curved_data_reg[1][1]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#295 Warning
Large setup violation  
There is a large setup violation of -6.296 ns between system_i/SketchIP_1080p_0/inst/conv1/i_pixel_data_light_s1_threshold_reg[7][3]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/conv1/curved_data_reg[7][4]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#296 Warning
Large setup violation  
There is a large setup violation of -6.303 ns between system_i/SketchIP_1080p_0/inst/conv1/i_pixel_data_light_s1_threshold_reg[7][3]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/conv1/curved_data_reg[7][3]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#297 Warning
Large setup violation  
There is a large setup violation of -6.305 ns between system_i/SketchIP_1080p_0/inst/conv1/i_pixel_data_light_s1_threshold_reg[7][3]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/conv1/curved_data_reg[7][5]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#298 Warning
Large setup violation  
There is a large setup violation of -6.306 ns between system_i/SketchIP_1080p_0/inst/conv1/i_pixel_data_light_s2_reg[1][1]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/conv1/curved_data_reg[1][0]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#299 Warning
Large setup violation  
There is a large setup violation of -6.307 ns between system_i/SketchIP_1080p_0/inst/conv1/i_pixel_data_light_s1_threshold_reg[4][5]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/conv1/curved_data_reg[4][0]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#300 Warning
Large setup violation  
There is a large setup violation of -6.373 ns between system_i/SketchIP_1080p_0/inst/conv1/i_pixel_data_light_s1_threshold_reg[7][3]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/conv1/curved_data_reg[7][7]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#301 Warning
Large setup violation  
There is a large setup violation of -6.382 ns between system_i/SketchIP_1080p_0/inst/IC/lB2/rdPntr_reg[2]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/conv1/stage1_data_reg[3][0]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#302 Warning
Large setup violation  
There is a large setup violation of -6.382 ns between system_i/SketchIP_1080p_0/inst/IC/lB2/rdPntr_reg[2]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/conv1/stage1_data_reg[3][2]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#303 Warning
Large setup violation  
There is a large setup violation of -6.396 ns between system_i/SketchIP_1080p_0/inst/conv1/i_pixel_data_light_s2_reg[5][1]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/conv1/curved_data_reg[5][2]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#304 Warning
Large setup violation  
There is a large setup violation of -6.397 ns between system_i/SketchIP_1080p_0/inst/conv1/i_pixel_data_light_s2_reg[5][1]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/conv1/curved_data_reg[5][7]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#305 Warning
Large setup violation  
There is a large setup violation of -6.402 ns between system_i/SketchIP_1080p_0/inst/conv1/i_pixel_data_light_s2_reg[5][1]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/conv1/curved_data_reg[5][6]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#306 Warning
Large setup violation  
There is a large setup violation of -6.423 ns between system_i/SketchIP_1080p_0/inst/IC/lB2/rdPntr_reg[2]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/conv1/stage1_data_reg[3][3]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#307 Warning
Large setup violation  
There is a large setup violation of -6.427 ns between system_i/SketchIP_1080p_0/inst/IC/lB2/rdPntr_reg[2]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/conv1/stage1_data_reg[3][1]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#308 Warning
Large setup violation  
There is a large setup violation of -6.452 ns between system_i/SketchIP_1080p_0/inst/conv1/i_pixel_data_light_s2_reg[8][2]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/conv1/curved_data_reg[8][6]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#309 Warning
Large setup violation  
There is a large setup violation of -6.454 ns between system_i/SketchIP_1080p_0/inst/conv1/i_pixel_data_light_s2_reg[5][1]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/conv1/curved_data_reg[5][1]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#310 Warning
Large setup violation  
There is a large setup violation of -6.457 ns between system_i/SketchIP_1080p_0/inst/conv1/i_pixel_data_light_s2_reg[2][2]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/conv1/curved_data_reg[2][3]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#311 Warning
Large setup violation  
There is a large setup violation of -6.466 ns between system_i/SketchIP_1080p_0/inst/conv1/i_pixel_data_light_s2_reg[3][1]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/conv1/curved_data_reg[3][5]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#312 Warning
Large setup violation  
There is a large setup violation of -6.473 ns between system_i/SketchIP_1080p_0/inst/conv1/i_pixel_data_light_s2_reg[3][1]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/conv1/curved_data_reg[3][2]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#313 Warning
Large setup violation  
There is a large setup violation of -6.506 ns between system_i/SketchIP_1080p_0/inst/conv1/i_pixel_data_light_s2_reg[5][1]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/conv1/curved_data_reg[5][0]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#314 Warning
Large setup violation  
There is a large setup violation of -6.530 ns between system_i/SketchIP_1080p_0/inst/conv1/i_pixel_data_light_s1_threshold_reg[4][5]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/conv1/curved_data_reg[4][4]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#315 Warning
Large setup violation  
There is a large setup violation of -6.535 ns between system_i/SketchIP_1080p_0/inst/conv1/i_pixel_data_light_s1_threshold_reg[4][5]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/conv1/curved_data_reg[4][3]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#316 Warning
Large setup violation  
There is a large setup violation of -6.598 ns between system_i/SketchIP_1080p_0/inst/conv1/i_pixel_data_light_s2_reg[1][1]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/conv1/curved_data_reg[1][4]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#317 Warning
Large setup violation  
There is a large setup violation of -6.603 ns between system_i/SketchIP_1080p_0/inst/conv1/i_pixel_data_light_s2_reg[1][1]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/conv1/curved_data_reg[1][3]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#318 Warning
Large setup violation  
There is a large setup violation of -6.613 ns between system_i/SketchIP_1080p_0/inst/conv1/i_pixel_data_light_s2_reg[8][2]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/conv1/curved_data_reg[8][4]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#319 Warning
Large setup violation  
There is a large setup violation of -6.623 ns between system_i/SketchIP_1080p_0/inst/conv1/i_pixel_data_light_s2_reg[8][2]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/conv1/curved_data_reg[8][3]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#320 Warning
Large setup violation  
There is a large setup violation of -6.627 ns between system_i/SketchIP_1080p_0/inst/conv1/i_pixel_data_light_s2_reg[3][1]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/conv1/curved_data_reg[3][1]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#321 Warning
Large setup violation  
There is a large setup violation of -6.640 ns between system_i/SketchIP_1080p_0/inst/conv1/i_pixel_data_light_s2_reg[5][1]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/conv1/curved_data_reg[5][5]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#322 Warning
Large setup violation  
There is a large setup violation of -6.676 ns between system_i/SketchIP_1080p_0/inst/conv1/i_pixel_data_light_s2_reg[3][1]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/conv1/curved_data_reg[3][0]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#323 Warning
Large setup violation  
There is a large setup violation of -6.758 ns between system_i/SketchIP_1080p_0/inst/conv1/i_pixel_data_light_s2_reg[3][1]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/conv1/curved_data_reg[3][7]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#324 Warning
Large setup violation  
There is a large setup violation of -6.891 ns between system_i/SketchIP_1080p_0/inst/conv1/inverse_multData1_s6_reg[3]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[7]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#325 Warning
Large setup violation  
There is a large setup violation of -6.950 ns between system_i/SketchIP_1080p_0/inst/conv1/i_pixel_data_light_s2_reg[3][1]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/conv1/curved_data_reg[3][6]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#326 Warning
Large setup violation  
There is a large setup violation of -7.120 ns between system_i/SketchIP_1080p_0/inst/conv1/i_pixel_data_light_s2_reg[5][1]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/conv1/curved_data_reg[5][3]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#327 Warning
Large setup violation  
There is a large setup violation of -7.377 ns between system_i/SketchIP_1080p_0/inst/conv1/i_pixel_data_light_s2_reg[3][1]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/conv1/curved_data_reg[3][4]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#328 Warning
Large setup violation  
There is a large setup violation of -7.389 ns between system_i/SketchIP_1080p_0/inst/conv1/i_pixel_data_light_s2_reg[5][1]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/conv1/curved_data_reg[5][4]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#329 Warning
Large setup violation  
There is a large setup violation of -7.559 ns between system_i/SketchIP_1080p_0/inst/conv1/i_pixel_data_light_s2_reg[3][1]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/conv1/curved_data_reg[3][3]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#330 Warning
Large setup violation  
There is a large setup violation of -8.637 ns between system_i/SketchIP_1080p_0/inst/conv1/inverse_multData1_s6_reg[3]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[6]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-27#1 Warning
Invalid primary clock on hierarchical pin  
A primary clock system_i/clk_wiz_0/inst/clk_in1 is created on an inappropriate internal pin system_i/clk_wiz_0/inst/clk_in1. It is not recommended to create a primary clock on a hierarchical pin when its driver pin has a fanout connected to multiple clock pins
Related violations: <none>


