Fitter report for fft_pipeline
Sun Feb 13 19:36:12 2022
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Incremental Compilation Preservation Summary
  6. Incremental Compilation Partition Settings
  7. Incremental Compilation Placement Preservation
  8. Pin-Out File
  9. Fitter Resource Usage Summary
 10. Fitter Partition Statistics
 11. Input Pins
 12. Output Pins
 13. Dual Purpose and Dedicated Pins
 14. I/O Bank Usage
 15. All Package Pins
 16. I/O Assignment Warnings
 17. Fitter Resource Utilization by Entity
 18. Delay Chain Summary
 19. Pad To Core Delay Chain Fanout
 20. Control Signals
 21. Global & Other Fast Signals
 22. Fitter RAM Summary
 23. |fft_pipeline|data_path:dp|my_rom:rom|altsyncram:rom_rtl_0|altsyncram_ep61:auto_generated|ALTSYNCRAM
 24. Fitter DSP Block Usage Summary
 25. DSP Block Details
 26. Routing Usage Summary
 27. LAB Logic Elements
 28. LAB-wide Signals
 29. LAB Signals Sourced
 30. LAB Signals Sourced Out
 31. LAB Distinct Inputs
 32. I/O Rules Summary
 33. I/O Rules Details
 34. I/O Rules Matrix
 35. Fitter Device Options
 36. Operating Settings and Conditions
 37. Estimated Delay Added for Hold Timing Summary
 38. Estimated Delay Added for Hold Timing Details
 39. Fitter Messages
 40. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Fitter Summary                                                                   ;
+------------------------------------+---------------------------------------------+
; Fitter Status                      ; Successful - Sun Feb 13 19:36:12 2022       ;
; Quartus Prime Version              ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                      ; fft_pipeline                                ;
; Top-level Entity Name              ; fft_pipeline                                ;
; Family                             ; MAX 10                                      ;
; Device                             ; 10M50DAF484C7G                              ;
; Timing Models                      ; Final                                       ;
; Total logic elements               ; 554 / 49,760 ( 1 % )                        ;
;     Total combinational functions  ; 553 / 49,760 ( 1 % )                        ;
;     Dedicated logic registers      ; 254 / 49,760 ( < 1 % )                      ;
; Total registers                    ; 254                                         ;
; Total pins                         ; 77 / 360 ( 21 % )                           ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 102,460 / 1,677,312 ( 6 % )                 ;
; Embedded Multiplier 9-bit elements ; 16 / 288 ( 6 % )                            ;
; Total PLLs                         ; 0 / 4 ( 0 % )                               ;
; UFM blocks                         ; 0 / 1 ( 0 % )                               ;
; ADC blocks                         ; 0 / 2 ( 0 % )                               ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                    ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                             ; Setting                               ; Default Value                         ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                             ; 10M50DAF484C7G                        ;                                       ;
; Maximum processors allowed for parallel compilation                ; All                                   ;                                       ;
; Minimum Core Junction Temperature                                  ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                  ; 85                                    ;                                       ;
; Fit Attempts to Skip                                               ; 0                                     ; 0.0                                   ;
; Use smart compilation                                              ; Off                                   ; Off                                   ;
; Enable parallel Assembler and Timing Analyzer during compilation   ; On                                    ; On                                    ;
; Enable compact report table                                        ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                    ; On                                    ; On                                    ;
; Router Timing Optimization Level                                   ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                  ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                        ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                           ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                               ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                       ; On                                    ; On                                    ;
; Power Optimization During Fitting                                  ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                   ; Off                                   ; Off                                   ;
; Optimize Timing                                                    ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                           ; Off                                   ; Off                                   ;
; Regenerate Full Fit Report During ECO Compiles                     ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                         ; Normal                                ; Normal                                ;
; Final Placement Optimizations                                      ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                      ; 1                                     ; 1                                     ;
; Periphery to Core Placement and Routing Optimization               ; Off                                   ; Off                                   ;
; PCI I/O                                                            ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                              ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                          ; Off                                   ; Off                                   ;
; Auto Packed Registers                                              ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                  ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                       ; Off                                   ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input              ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                              ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting     ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                       ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                        ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                          ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                             ; Off                                   ; Off                                   ;
; Fitter Effort                                                      ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                    ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                           ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                          ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                  ; On                                    ; On                                    ;
; Auto Global Register Control Signals                               ; On                                    ; On                                    ;
; Reserve all unused pins                                            ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                        ; Auto                                  ; Auto                                  ;
; Enable Beneficial Skew Optimization                                ; On                                    ; On                                    ;
; Optimize Design for Metastability                                  ; On                                    ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                 ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode   ; Off                                   ; Off                                   ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.17        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   5.7%      ;
;     Processor 3            ;   5.7%      ;
;     Processor 4            ;   5.6%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                      ;
+---------------------+---------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]       ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+---------------------+----------------------------+--------------------------+
; Placement (by node) ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 1133 ) ; 0.00 % ( 0 / 1133 )        ; 0.00 % ( 0 / 1133 )      ;
;     -- Achieved     ; 0.00 % ( 0 / 1133 ) ; 0.00 % ( 0 / 1133 )        ; 0.00 % ( 0 / 1133 )      ;
;                     ;                     ;                            ;                          ;
; Routing (by net)    ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+---------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 1117 )   ; N/A                     ; Source File       ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 16 )     ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in F:/Program/Quartus/FFT1024_pipeline/output_files/fft_pipeline.pin.


+---------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                             ;
+---------------------------------------------+-----------------------------+
; Resource                                    ; Usage                       ;
+---------------------------------------------+-----------------------------+
; Total logic elements                        ; 554 / 49,760 ( 1 % )        ;
;     -- Combinational with no register       ; 300                         ;
;     -- Register only                        ; 1                           ;
;     -- Combinational with a register        ; 253                         ;
;                                             ;                             ;
; Logic element usage by number of LUT inputs ;                             ;
;     -- 4 input functions                    ; 76                          ;
;     -- 3 input functions                    ; 412                         ;
;     -- <=2 input functions                  ; 65                          ;
;     -- Register only                        ; 1                           ;
;                                             ;                             ;
; Logic elements by mode                      ;                             ;
;     -- normal mode                          ; 305                         ;
;     -- arithmetic mode                      ; 248                         ;
;                                             ;                             ;
; Total registers*                            ; 254 / 51,509 ( < 1 % )      ;
;     -- Dedicated logic registers            ; 254 / 49,760 ( < 1 % )      ;
;     -- I/O registers                        ; 0 / 1,749 ( 0 % )           ;
;                                             ;                             ;
; Total LABs:  partially or completely used   ; 53 / 3,110 ( 2 % )          ;
; Virtual pins                                ; 0                           ;
; I/O pins                                    ; 77 / 360 ( 21 % )           ;
;     -- Clock pins                           ; 5 / 8 ( 63 % )              ;
;     -- Dedicated input pins                 ; 1 / 1 ( 100 % )             ;
;                                             ;                             ;
; M9Ks                                        ; 13 / 182 ( 7 % )            ;
; UFM blocks                                  ; 0 / 1 ( 0 % )               ;
; ADC blocks                                  ; 0 / 2 ( 0 % )               ;
; Total block memory bits                     ; 102,460 / 1,677,312 ( 6 % ) ;
; Total block memory implementation bits      ; 119,808 / 1,677,312 ( 7 % ) ;
; Embedded Multiplier 9-bit elements          ; 16 / 288 ( 6 % )            ;
; PLLs                                        ; 0 / 4 ( 0 % )               ;
; Global signals                              ; 1                           ;
;     -- Global clocks                        ; 1 / 20 ( 5 % )              ;
; JTAGs                                       ; 0 / 1 ( 0 % )               ;
; CRC blocks                                  ; 0 / 1 ( 0 % )               ;
; Remote update blocks                        ; 0 / 1 ( 0 % )               ;
; Oscillator blocks                           ; 0 / 1 ( 0 % )               ;
; Impedance control blocks                    ; 0 / 1 ( 0 % )               ;
; Average interconnect usage (total/H/V)      ; 1.2% / 1.1% / 1.2%          ;
; Peak interconnect usage (total/H/V)         ; 14.1% / 13.4% / 15.1%       ;
; Maximum fan-out                             ; 267                         ;
; Highest non-global fan-out                  ; 171                         ;
; Total fan-out                               ; 2991                        ;
; Average fan-out                             ; 2.96                        ;
+---------------------------------------------+-----------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                          ;
+---------------------------------------------+-----------------------+--------------------------------+
; Statistic                                   ; Top                   ; hard_block:auto_generated_inst ;
+---------------------------------------------+-----------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                   ; Low                            ;
;                                             ;                       ;                                ;
; Total logic elements                        ; 554 / 49760 ( 1 % )   ; 0 / 49760 ( 0 % )              ;
;     -- Combinational with no register       ; 300                   ; 0                              ;
;     -- Register only                        ; 1                     ; 0                              ;
;     -- Combinational with a register        ; 253                   ; 0                              ;
;                                             ;                       ;                                ;
; Logic element usage by number of LUT inputs ;                       ;                                ;
;     -- 4 input functions                    ; 76                    ; 0                              ;
;     -- 3 input functions                    ; 412                   ; 0                              ;
;     -- <=2 input functions                  ; 65                    ; 0                              ;
;     -- Register only                        ; 1                     ; 0                              ;
;                                             ;                       ;                                ;
; Logic elements by mode                      ;                       ;                                ;
;     -- normal mode                          ; 305                   ; 0                              ;
;     -- arithmetic mode                      ; 248                   ; 0                              ;
;                                             ;                       ;                                ;
; Total registers                             ; 254                   ; 0                              ;
;     -- Dedicated logic registers            ; 254 / 49760 ( < 1 % ) ; 0 / 49760 ( 0 % )              ;
;     -- I/O registers                        ; 0                     ; 0                              ;
;                                             ;                       ;                                ;
; Total LABs:  partially or completely used   ; 53 / 3110 ( 2 % )     ; 0 / 3110 ( 0 % )               ;
;                                             ;                       ;                                ;
; Virtual pins                                ; 0                     ; 0                              ;
; I/O pins                                    ; 77                    ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 16 / 288 ( 6 % )      ; 0 / 288 ( 0 % )                ;
; Total memory bits                           ; 102460                ; 0                              ;
; Total RAM block bits                        ; 119808                ; 0                              ;
; M9K                                         ; 13 / 182 ( 7 % )      ; 0 / 182 ( 0 % )                ;
; Clock control block                         ; 1 / 24 ( 4 % )        ; 0 / 24 ( 0 % )                 ;
; User Flash Memory                           ; 1 / 1 ( 100 % )       ; 0 / 1 ( 0 % )                  ;
; Analog-to-Digital Converter                 ; 2 / 2 ( 100 % )       ; 0 / 2 ( 0 % )                  ;
;                                             ;                       ;                                ;
; Connections                                 ;                       ;                                ;
;     -- Input Connections                    ; 0                     ; 0                              ;
;     -- Registered Input Connections         ; 0                     ; 0                              ;
;     -- Output Connections                   ; 0                     ; 0                              ;
;     -- Registered Output Connections        ; 0                     ; 0                              ;
;                                             ;                       ;                                ;
; Internal Connections                        ;                       ;                                ;
;     -- Total Connections                    ; 3393                  ; 8                              ;
;     -- Registered Connections               ; 1124                  ; 0                              ;
;                                             ;                       ;                                ;
; External Connections                        ;                       ;                                ;
;     -- Top                                  ; 0                     ; 0                              ;
;     -- hard_block:auto_generated_inst       ; 0                     ; 0                              ;
;                                             ;                       ;                                ;
; Partition Interface                         ;                       ;                                ;
;     -- Input Ports                          ; 34                    ; 0                              ;
;     -- Output Ports                         ; 43                    ; 0                              ;
;     -- Bidir Ports                          ; 0                     ; 0                              ;
;                                             ;                       ;                                ;
; Registered Ports                            ;                       ;                                ;
;     -- Registered Input Ports               ; 0                     ; 0                              ;
;     -- Registered Output Ports              ; 0                     ; 0                              ;
;                                             ;                       ;                                ;
; Port Connectivity                           ;                       ;                                ;
;     -- Input Ports driven by GND            ; 0                     ; 0                              ;
;     -- Output Ports driven by GND           ; 0                     ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                     ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                     ; 0                              ;
;     -- Input Ports with no Source           ; 0                     ; 0                              ;
;     -- Output Ports with no Source          ; 0                     ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                     ; 0                              ;
;     -- Output Ports with no Fanout          ; 0                     ; 0                              ;
+---------------------------------------------+-----------------------+--------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                                  ;
+------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; Name       ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ; Slew Rate ;
+------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; addr_rd[0] ; W12   ; 4        ; 46           ; 0            ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; addr_rd[1] ; V22   ; 5        ; 78           ; 17           ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; addr_rd[2] ; AB10  ; 4        ; 38           ; 0            ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; addr_rd[3] ; V16   ; 4        ; 56           ; 0            ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; addr_rd[4] ; W13   ; 4        ; 46           ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; addr_rd[5] ; D8    ; 8        ; 31           ; 39           ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; addr_rd[6] ; A2    ; 8        ; 26           ; 39           ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; addr_rd[7] ; V9    ; 3        ; 31           ; 0            ; 28           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; addr_rd[8] ; W11   ; 4        ; 36           ; 0            ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; addr_rd[9] ; D10   ; 8        ; 31           ; 39           ; 28           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; addr_wr[0] ; V7    ; 3        ; 20           ; 0            ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; addr_wr[1] ; Y14   ; 4        ; 51           ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; addr_wr[2] ; A6    ; 8        ; 34           ; 39           ; 28           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; addr_wr[3] ; V11   ; 4        ; 38           ; 0            ; 28           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; addr_wr[4] ; AB12  ; 4        ; 40           ; 0            ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; addr_wr[5] ; C4    ; 8        ; 24           ; 39           ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; addr_wr[6] ; B4    ; 8        ; 26           ; 39           ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; addr_wr[7] ; P11   ; 3        ; 34           ; 0            ; 28           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; addr_wr[8] ; V12   ; 4        ; 38           ; 0            ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; addr_wr[9] ; L8    ; 1B       ; 0            ; 27           ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; clk        ; M8    ; 2        ; 0            ; 18           ; 14           ; 267                   ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; in_data[0] ; V13   ; 4        ; 49           ; 0            ; 28           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; in_data[1] ; AB16  ; 4        ; 54           ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; in_data[2] ; U21   ; 5        ; 78           ; 21           ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; in_data[3] ; Y13   ; 4        ; 51           ; 0            ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; in_data[4] ; P13   ; 4        ; 51           ; 0            ; 28           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; in_data[5] ; V21   ; 5        ; 78           ; 17           ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; in_data[6] ; P22   ; 5        ; 78           ; 21           ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; in_data[7] ; E19   ; 6        ; 78           ; 40           ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; in_data[8] ; E11   ; 8        ; 36           ; 39           ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; in_data[9] ; R11   ; 3        ; 31           ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; load       ; P12   ; 4        ; 40           ; 0            ; 28           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; reset      ; D7    ; 8        ; 29           ; 39           ; 14           ; 5                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; start      ; C8    ; 8        ; 36           ; 39           ; 28           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
+------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name       ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination                       ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; fft_done   ; M22   ; 5        ; 78           ; 25           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; o_img[0]   ; AA14  ; 4        ; 51           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; o_img[10]  ; W17   ; 4        ; 69           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; o_img[11]  ; AB13  ; 4        ; 40           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; o_img[12]  ; T19   ; 5        ; 78           ; 20           ; 22           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; o_img[13]  ; V15   ; 4        ; 58           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; o_img[14]  ; R20   ; 5        ; 78           ; 20           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; o_img[15]  ; W16   ; 4        ; 60           ; 0            ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; o_img[16]  ; V14   ; 4        ; 54           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; o_img[17]  ; D6    ; 8        ; 22           ; 39           ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; o_img[18]  ; Y17   ; 4        ; 58           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; o_img[19]  ; Y16   ; 4        ; 54           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; o_img[1]   ; A4    ; 8        ; 31           ; 39           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; o_img[20]  ; AA13  ; 4        ; 49           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; o_img[2]   ; N22   ; 5        ; 78           ; 23           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; o_img[3]   ; W15   ; 4        ; 54           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; o_img[4]   ; B3    ; 8        ; 26           ; 39           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; o_img[5]   ; AA12  ; 4        ; 40           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; o_img[6]   ; A5    ; 8        ; 31           ; 39           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; o_img[7]   ; AB15  ; 4        ; 51           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; o_img[8]   ; B7    ; 8        ; 34           ; 39           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; o_img[9]   ; E9    ; 8        ; 29           ; 39           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; o_real[0]  ; J10   ; 8        ; 34           ; 39           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; o_real[10] ; H11   ; 8        ; 34           ; 39           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; o_real[11] ; N2    ; 2        ; 0            ; 18           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; o_real[12] ; AB21  ; 4        ; 62           ; 0            ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; o_real[13] ; R13   ; 4        ; 49           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; o_real[14] ; G19   ; 6        ; 78           ; 31           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; o_real[15] ; D5    ; 8        ; 24           ; 39           ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; o_real[16] ; R22   ; 5        ; 78           ; 21           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; o_real[17] ; E8    ; 8        ; 24           ; 39           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; o_real[18] ; D9    ; 8        ; 31           ; 39           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; o_real[19] ; Y11   ; 4        ; 36           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; o_real[1]  ; W14   ; 4        ; 49           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; o_real[20] ; E10   ; 8        ; 36           ; 39           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; o_real[2]  ; U22   ; 5        ; 78           ; 21           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; o_real[3]  ; A10   ; 7        ; 51           ; 54           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; o_real[4]  ; F7    ; 8        ; 24           ; 39           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; o_real[5]  ; C7    ; 8        ; 34           ; 39           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; o_real[6]  ; AB14  ; 4        ; 49           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; o_real[7]  ; A3    ; 8        ; 26           ; 39           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; o_real[8]  ; A13   ; 7        ; 54           ; 54           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; o_real[9]  ; P9    ; 3        ; 22           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
+------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                                                         ;
+----------+----------------------------------------------------+--------------------------------+---------------------+------------------+
; Location ; Pin Name                                           ; Reserved As                    ; User Signal Name    ; Pin Type         ;
+----------+----------------------------------------------------+--------------------------------+---------------------+------------------+
; H2       ; DIFFIO_RX_L17n, DIFFOUT_L17n, TMS, Low_Speed       ; Reserved as secondary function ; ~ALTERA_TMS~        ; Dual Purpose Pin ;
; G2       ; DIFFIO_RX_L17p, DIFFOUT_L17p, TCK, Low_Speed       ; Reserved as secondary function ; ~ALTERA_TCK~        ; Dual Purpose Pin ;
; L4       ; DIFFIO_RX_L18n, DIFFOUT_L18n, TDI, Low_Speed       ; Reserved as secondary function ; ~ALTERA_TDI~        ; Dual Purpose Pin ;
; M5       ; DIFFIO_RX_L18p, DIFFOUT_L18p, TDO, Low_Speed       ; Reserved as secondary function ; ~ALTERA_TDO~        ; Dual Purpose Pin ;
; D9       ; DIFFIO_RX_T42n, DIFFOUT_T42n, DEV_CLRn, Low_Speed  ; Use as regular IO              ; o_real[18]          ; Dual Purpose Pin ;
; D10      ; DIFFIO_RX_T44p, DIFFOUT_T44p, DEV_OE, Low_Speed    ; Use as regular IO              ; addr_rd[9]          ; Dual Purpose Pin ;
; H10      ; CONFIG_SEL, Low_Speed                              ; Reserved as secondary function ; ~ALTERA_CONFIG_SEL~ ; Dual Purpose Pin ;
; H9       ; nCONFIG, Low_Speed                                 ; Reserved as secondary function ; ~ALTERA_nCONFIG~    ; Dual Purpose Pin ;
; F7       ; DIFFIO_RX_T48n, DIFFOUT_T48n, CRC_ERROR, Low_Speed ; Use as regular IO              ; o_real[4]           ; Dual Purpose Pin ;
; G9       ; DIFFIO_RX_T50p, DIFFOUT_T50p, nSTATUS, Low_Speed   ; Reserved as secondary function ; ~ALTERA_nSTATUS~    ; Dual Purpose Pin ;
; F8       ; DIFFIO_RX_T50n, DIFFOUT_T50n, CONF_DONE, Low_Speed ; Reserved as secondary function ; ~ALTERA_CONF_DONE~  ; Dual Purpose Pin ;
+----------+----------------------------------------------------+--------------------------------+---------------------+------------------+


+------------------------------------------------------------+
; I/O Bank Usage                                             ;
+----------+------------------+---------------+--------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ;
+----------+------------------+---------------+--------------+
; 1A       ; 0 / 16 ( 0 % )   ; 2.5V          ; --           ;
; 1B       ; 5 / 24 ( 21 % )  ; 2.5V          ; --           ;
; 2        ; 2 / 36 ( 6 % )   ; 2.5V          ; --           ;
; 3        ; 5 / 48 ( 10 % )  ; 2.5V          ; --           ;
; 4        ; 31 / 48 ( 65 % ) ; 2.5V          ; --           ;
; 5        ; 10 / 40 ( 25 % ) ; 2.5V          ; --           ;
; 6        ; 2 / 60 ( 3 % )   ; 2.5V          ; --           ;
; 7        ; 2 / 52 ( 4 % )   ; 2.5V          ; --           ;
; 8        ; 28 / 36 ( 78 % ) ; 2.5V          ; --           ;
+----------+------------------+---------------+--------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                      ;
+----------+------------+----------+------------------------------------------------+--------+-----------------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                                 ; Dir.   ; I/O Standard          ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+------------------------------------------------+--------+-----------------------+---------+------------+-----------------+----------+--------------+
; A1       ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; A2       ; 481        ; 8        ; addr_rd[6]                                     ; input  ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; A3       ; 483        ; 8        ; o_real[7]                                      ; output ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; A4       ; 475        ; 8        ; o_img[1]                                       ; output ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; A5       ; 473        ; 8        ; o_img[6]                                       ; output ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; A6       ; 471        ; 8        ; addr_wr[2]                                     ; input  ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; A7       ; 445        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; A8       ; 447        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; A9       ; 449        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; A10      ; 439        ; 7        ; o_real[3]                                      ; output ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; A11      ; 437        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; A12      ; 435        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; A13      ; 433        ; 7        ; o_real[8]                                      ; output ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; A14      ; 425        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; A15      ; 421        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; A16      ; 419        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; A17      ; 407        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; A18      ; 405        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; A19      ; 403        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; A20      ; 401        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; A21      ; 371        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; A22      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; AA1      ; 133        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AA2      ; 135        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AA3      ; 153        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; --       ; --           ;
; AA4      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; AA5      ; 157        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AA6      ; 156        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AA7      ; 158        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AA8      ; 165        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AA9      ; 169        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AA10     ; 170        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AA11     ; 180        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AA12     ; 182        ; 4        ; o_img[5]                                       ; output ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; AA13     ; 197        ; 4        ; o_img[20]                                      ; output ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; AA14     ; 201        ; 4        ; o_img[0]                                       ; output ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; AA15     ; 205        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AA16     ; 211        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AA17     ; 212        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AA18     ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; AA19     ; 217        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AA20     ; 227        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AA21     ; 245        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; AA22     ; 247        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; AB1      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; AB2      ; 145        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB3      ; 147        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB4      ; 155        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB5      ; 159        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB6      ; 161        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB7      ; 163        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB8      ; 167        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB9      ; 171        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB10     ; 177        ; 4        ; addr_rd[2]                                     ; input  ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; AB11     ; 179        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB12     ; 181        ; 4        ; addr_wr[4]                                     ; input  ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; AB13     ; 183        ; 4        ; o_img[11]                                      ; output ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; AB14     ; 199        ; 4        ; o_real[6]                                      ; output ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; AB15     ; 203        ; 4        ; o_img[7]                                       ; output ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; AB16     ; 209        ; 4        ; in_data[1]                                     ; input  ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; AB17     ; 241        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB18     ; 243        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB19     ; 213        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB20     ; 215        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB21     ; 225        ; 4        ; o_real[12]                                     ; output ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; AB22     ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; B1       ; 495        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; B2       ; 493        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; B3       ; 484        ; 8        ; o_img[4]                                       ; output ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; B4       ; 486        ; 8        ; addr_wr[6]                                     ; input  ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; B5       ; 485        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; B6       ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; B7       ; 469        ; 8        ; o_img[8]                                       ; output ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; B8       ; 451        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; B9       ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; B10      ; 448        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; B11      ; 443        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; B12      ; 441        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; B13      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; B14      ; 427        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; B15      ; 423        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; --       ; --           ;
; B16      ; 417        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; B17      ; 402        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; B18      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; B19      ; 399        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; B20      ; 369        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; B21      ; 367        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; B22      ; 365        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; C1       ; 33         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; --       ; --           ;
; C2       ; 499        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; C3       ; 497        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; C4       ; 487        ; 8        ; addr_wr[5]                                     ; input  ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; C5       ; 489        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; C6       ; 477        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; C7       ; 467        ; 8        ; o_real[5]                                      ; output ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; C8       ; 465        ; 8        ; start                                          ; input  ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; C9       ; 450        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; C10      ; 442        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; C11      ; 440        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; C12      ; 436        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; C13      ; 426        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; C14      ; 424        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; C15      ; 418        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; C16      ; 416        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; C17      ; 391        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; C18      ; 400        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; C19      ; 397        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; C20      ; 357        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; C21      ; 347        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; C22      ; 343        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; D1       ; 35         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; D2       ; 31         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; D3       ; 29         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; D4       ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; D5       ; 491        ; 8        ; o_real[15]                                     ; output ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; D6       ; 496        ; 8        ; o_img[17]                                      ; output ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; D7       ; 479        ; 8        ; reset                                          ; input  ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; D8       ; 472        ; 8        ; addr_rd[5]                                     ; input  ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; D9       ; 474        ; 8        ; o_real[18]                                     ; output ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; D10      ; 476        ; 8        ; addr_rd[9]                                     ; input  ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; D11      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; D12      ; 438        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; D13      ; 431        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; D14      ; 428        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; D15      ; 404        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; D16      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; D17      ; 389        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; D18      ; 385        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; D19      ; 359        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; D20      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; D21      ; 345        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; --       ; --           ;
; D22      ; 341        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; E1       ; 41         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; E2       ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; E3       ; 3          ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; E4       ; 1          ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; E5       ;            ;          ; NC                                             ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; E6       ; 498        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; E7       ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; E8       ; 488        ; 8        ; o_real[17]                                     ; output ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; E9       ; 478        ; 8        ; o_img[9]                                       ; output ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; E10      ; 466        ; 8        ; o_real[20]                                     ; output ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; E11      ; 464        ; 8        ; in_data[8]                                     ; input  ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; E12      ; 429        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; E13      ; 430        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; E14      ; 406        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; E15      ; 390        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; E16      ; 388        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; E17      ; 366        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; E18      ; 387        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; E19      ; 352        ; 6        ; in_data[7]                                     ; input  ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; E20      ; 355        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; E21      ; 335        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; E22      ; 333        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; F1       ; 47         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; F2       ; 43         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; F3       ; 7          ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; F4       ; 2          ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; F5       ; 0          ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; F6       ;            ;          ; NC                                             ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; F7       ; 490        ; 8        ; o_real[4]                                      ; output ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; F8       ; 494        ; 8        ; ~ALTERA_CONF_DONE~ / RESERVED_INPUT            ; input  ; 2.5 V Schmitt Trigger ;         ; Column I/O ; N               ; no       ; Off          ;
; F9       ;            ; 8        ; VCCIO8                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; F10      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; F11      ;            ; 8        ; VCCIO8                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; F12      ;            ; 7        ; VCCIO7                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; F13      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; F14      ;            ; 7        ; VCCIO7                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; F15      ; 398        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; F16      ; 396        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; F17      ; 364        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; F18      ; 354        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; F19      ; 353        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; F20      ; 342        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; F21      ; 340        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; F22      ; 331        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; G1       ; 45         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; G2       ; 34         ; 1B       ; ~ALTERA_TCK~ / RESERVED_INPUT                  ; input  ; 2.5 V Schmitt Trigger ;         ; Row I/O    ; N               ; no       ; Off          ;
; G3       ; 11         ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; G4       ; 5          ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; G5       ;            ;          ; ANAIN1                                         ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; G6       ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; G7       ;            ;          ; VCCD_PLL3                                      ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; G8       ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; G9       ; 492        ; 8        ; ~ALTERA_nSTATUS~ / RESERVED_INPUT              ; input  ; 2.5 V Schmitt Trigger ;         ; Column I/O ; N               ; no       ; Off          ;
; G10      ;            ; 8        ; VCCIO8                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; G11      ;            ; 8        ; VCCIO8                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; G12      ;            ; 7        ; VCCIO7                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; G13      ;            ; 7        ; VCCIO7                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; G14      ;            ; 7        ; VCCIO7                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; G15      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; G16      ;            ;          ; VCCD_PLL2                                      ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; G17      ; 386        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; G18      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; G19      ; 330        ; 6        ; o_real[14]                                     ; output ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; G20      ; 328        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; G21      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; G22      ; 329        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; H1       ; 44         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; H2       ; 32         ; 1B       ; ~ALTERA_TMS~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 2.5 V Schmitt Trigger ;         ; Row I/O    ; N               ; no       ; On           ;
; H3       ; 10         ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; H4       ; 9          ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; H5       ;            ;          ; REFGND                                         ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; H6       ;            ;          ; ADC_VREF                                       ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; H7       ;            ; --       ; VCCA_ADC                                       ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; H8       ;            ; --       ; VCCA3                                          ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; H9       ; 482        ; 8        ; ~ALTERA_nCONFIG~ / RESERVED_INPUT              ; input  ; 2.5 V Schmitt Trigger ;         ; Column I/O ; N               ; no       ; Off          ;
; H10      ; 480        ; 8        ; ~ALTERA_CONFIG_SEL~ / RESERVED_INPUT           ; input  ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; H11      ; 470        ; 8        ; o_real[10]                                     ; output ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; H12      ; 444        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; H13      ; 432        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; H14      ; 420        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; H15      ;            ; --       ; VCCA2                                          ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; H16      ;            ; 6        ; VCCIO6                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; H17      ; 384        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; H18      ; 374        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; H19      ; 372        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; H20      ; 375        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; H21      ; 323        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; H22      ; 321        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; J1       ; 46         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; J2       ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; J3       ; 15         ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; J4       ; 8          ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; J5       ;            ;          ; ANAIN2                                         ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; J6       ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; J7       ;            ;          ; VCCINT                                         ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; J8       ; 4          ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; J9       ; 6          ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; J10      ; 468        ; 8        ; o_real[0]                                      ; output ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; J11      ; 446        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; J12      ; 434        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; J13      ; 422        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; J14      ; 368        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; J15      ; 370        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; J16      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; J17      ;            ; 6        ; VCCIO6                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; J18      ; 362        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; J19      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; J20      ; 373        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; J21      ; 327        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; J22      ; 325        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; K1       ; 49         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; K2       ; 37         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; K3       ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; K4       ; 13         ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; K5       ; 12         ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; K6       ; 14         ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; K7       ;            ; 1A       ; VCCIO1A                                        ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; K8       ; 28         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; K9       ; 30         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; K10      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; K11      ;            ; --       ; VCC                                            ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; K12      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; K13      ;            ; --       ; VCC                                            ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; K14      ; 356        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; K15      ; 358        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; K16      ;            ; 6        ; VCCIO6                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; K17      ;            ; 6        ; VCCIO6                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; K18      ; 360        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; K19      ; 361        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; K20      ; 363        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; K21      ; 326        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; K22      ; 324        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; L1       ; 51         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; L2       ; 39         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; L3       ;            ;          ; DNU                                            ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; L4       ; 36         ; 1B       ; ~ALTERA_TDI~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 2.5 V Schmitt Trigger ;         ; Row I/O    ; N               ; no       ; On           ;
; L5       ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; L6       ;            ; 1A       ; VCCIO1A                                        ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; L7       ;            ; 1B       ; VCCIO1B                                        ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; L8       ; 40         ; 1B       ; addr_wr[9]                                     ; input  ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; L9       ; 42         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; L10      ;            ; --       ; VCC                                            ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; L11      ;            ; --       ; VCC                                            ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; L12      ;            ; --       ; VCC                                            ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; L13      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; L14      ; 344        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; L15      ; 346        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; L16      ;            ; 6        ; VCCIO6                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; L17      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; L18      ; 350        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; L19      ; 349        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; L20      ; 351        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; L21      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; L22      ; 314        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; M1       ; 79         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; M2       ; 77         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; --       ; --           ;
; M3       ; 50         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; M4       ; 48         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; M5       ; 38         ; 1B       ; ~ALTERA_TDO~                                   ; output ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; M6       ;            ; 1B       ; VCCIO1B                                        ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; M7       ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; M8       ; 72         ; 2        ; clk                                            ; input  ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; M9       ; 74         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; M10      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; M11      ;            ; --       ; VCC                                            ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; M12      ;            ; --       ; VCC                                            ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; M13      ;            ; --       ; VCC                                            ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; M14      ; 334        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; M15      ; 332        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; M16      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; M17      ;            ; 6        ; VCCIO6                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; M18      ; 348        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; M19      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; M20      ; 337        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; M21      ; 312        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; M22      ; 315        ; 5        ; fft_done                                       ; output ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; N1       ; 87         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; N2       ; 75         ; 2        ; o_real[11]                                     ; output ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; N3       ; 73         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; N4       ; 56         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; N5       ; 58         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; N6       ;            ; 2        ; VCCIO2                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; N7       ;            ; 2        ; VCCIO2                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; N8       ; 84         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; N9       ; 86         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; N10      ;            ; --       ; VCC                                            ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; N11      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; N12      ;            ; --       ; VCC                                            ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; N13      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; N14      ; 320        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; N15      ; 322        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; N16      ;            ; 5        ; VCCIO5                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; N17      ;            ; 6        ; VCCIO6                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; N18      ; 336        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; N19      ; 338        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; N20      ; 339        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; N21      ; 313        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; N22      ; 307        ; 5        ; o_img[2]                                       ; output ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; P1       ; 85         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; P2       ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; P3       ; 76         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; P4       ; 57         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; P5       ; 59         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; P6       ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; P7       ;            ; 2        ; VCCIO2                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; P8       ; 96         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; P9       ; 142        ; 3        ; o_real[9]                                      ; output ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; P10      ; 154        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; P11      ; 166        ; 3        ; addr_wr[7]                                     ; input  ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; P12      ; 178        ; 4        ; load                                           ; input  ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; P13      ; 198        ; 4        ; in_data[4]                                     ; input  ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; P14      ; 306        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; P15      ; 304        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; P16      ;            ; 5        ; VCCIO5                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; P17      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; P18      ; 310        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; P19      ; 309        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; P20      ; 311        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; P21      ; 305        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; P22      ; 303        ; 5        ; in_data[6]                                     ; input  ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; R1       ; 121        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; R2       ; 123        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; R3       ; 78         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; R4       ; 80         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; R5       ; 82         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; R6       ;            ; 2        ; VCCIO2                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; R7       ; 98         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; R8       ;            ; --       ; VCCA1                                          ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; R9       ; 140        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; R10      ; 152        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; R11      ; 164        ; 3        ; in_data[9]                                     ; input  ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; R12      ; 176        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; R13      ; 196        ; 4        ; o_real[13]                                     ; output ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; R14      ; 294        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; R15      ; 292        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; R16      ;            ; 5        ; VCCIO5                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; R17      ;            ; 5        ; VCCIO5                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; R18      ; 308        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; R19      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; R20      ; 299        ; 5        ; o_img[14]                                      ; output ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; R21      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; R22      ; 301        ; 5        ; o_real[16]                                     ; output ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; T1       ; 81         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; T2       ; 83         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; T3       ; 88         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; T4       ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; T5       ; 120        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; T6       ; 122        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; T7       ;            ;          ; VCCD_PLL1                                      ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; T8       ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; T9       ;            ; 3        ; VCCIO3                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; T10      ;            ; 3        ; VCCIO3                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; T11      ;            ; 3        ; VCCIO3                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; T12      ;            ; 4        ; VCCIO4                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; T13      ;            ; 4        ; VCCIO4                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; T14      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; T15      ;            ; --       ; VCCA4                                          ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; T16      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; T17      ;            ; 5        ; VCCIO5                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; T18      ; 298        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; T19      ; 296        ; 5        ; o_img[12]                                      ; output ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; T20      ; 297        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; T21      ; 293        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; T22      ; 295        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; U1       ; 89         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; U2       ; 90         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; U3       ; 93         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; U4       ; 92         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; U5       ; 94         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; U6       ; 128        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; U7       ; 130        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; U8       ;            ; 3        ; VCCIO3                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; U9       ;            ; 3        ; VCCIO3                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; U10      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; U11      ;            ; 4        ; VCCIO4                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; U12      ;            ; 4        ; VCCIO4                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; U13      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; U14      ;            ; 4        ; VCCIO4                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; U15      ; 208        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; U16      ;            ;          ; VCCD_PLL4                                      ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; U17      ; 246        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; U18      ; 244        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; U19      ; 282        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; U20      ; 290        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; U21      ; 300        ; 5        ; in_data[2]                                     ; input  ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; U22      ; 302        ; 5        ; o_real[2]                                      ; output ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; V1       ; 91         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; V2       ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; V3       ; 95         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; V4       ; 125        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; V5       ; 127        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; V6       ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; V7       ; 136        ; 3        ; addr_wr[0]                                     ; input  ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; V8       ; 138        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; V9       ; 160        ; 3        ; addr_rd[7]                                     ; input  ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; V10      ; 162        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; V11      ; 172        ; 4        ; addr_wr[3]                                     ; input  ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; V12      ; 174        ; 4        ; addr_wr[8]                                     ; input  ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; V13      ; 192        ; 4        ; in_data[0]                                     ; input  ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; V14      ; 204        ; 4        ; o_img[16]                                      ; output ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; V15      ; 216        ; 4        ; o_img[13]                                      ; output ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; V16      ; 210        ; 4        ; addr_rd[3]                                     ; input  ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; V17      ; 242        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; V18      ; 280        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; V19      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; V20      ; 288        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; V21      ; 289        ; 5        ; in_data[5]                                     ; input  ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; V22      ; 291        ; 5        ; addr_rd[1]                                     ; input  ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; W1       ; 97         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; W2       ; 99         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; W3       ; 134        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W4       ; 132        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W5       ; 124        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W6       ; 126        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W7       ; 148        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W8       ; 150        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W9       ; 144        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W10      ; 146        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W11      ; 173        ; 4        ; addr_rd[8]                                     ; input  ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; W12      ; 193        ; 4        ; addr_rd[0]                                     ; input  ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; W13      ; 195        ; 4        ; addr_rd[4]                                     ; input  ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; W14      ; 194        ; 4        ; o_real[1]                                      ; output ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; W15      ; 206        ; 4        ; o_img[3]                                       ; output ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; W16      ; 218        ; 4        ; o_img[15]                                      ; output ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; W17      ; 240        ; 4        ; o_img[10]                                      ; output ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; W18      ; 226        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W19      ; 284        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; W20      ; 286        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; W21      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; W22      ; 283        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; Y1       ; 129        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; Y2       ; 131        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; Y3       ; 149        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; Y4       ; 151        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; Y5       ; 137        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; Y6       ; 139        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; Y7       ; 141        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; Y8       ; 143        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; Y9       ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; Y10      ; 168        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; Y11      ; 175        ; 4        ; o_real[19]                                     ; output ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; Y12      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; Y13      ; 200        ; 4        ; in_data[3]                                     ; input  ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; Y14      ; 202        ; 4        ; addr_wr[1]                                     ; input  ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; Y15      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; Y16      ; 207        ; 4        ; o_img[19]                                      ; output ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; Y17      ; 214        ; 4        ; o_img[18]                                      ; output ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; Y18      ; 219        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; Y19      ; 224        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; Y20      ; 285        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; Y21      ; 287        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; Y22      ; 281        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
+----------+------------+----------+------------------------------------------------+--------+-----------------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+--------------------------------------------+
; I/O Assignment Warnings                    ;
+------------+-------------------------------+
; Pin Name   ; Reason                        ;
+------------+-------------------------------+
; fft_done   ; Incomplete set of assignments ;
; o_real[0]  ; Incomplete set of assignments ;
; o_real[1]  ; Incomplete set of assignments ;
; o_real[2]  ; Incomplete set of assignments ;
; o_real[3]  ; Incomplete set of assignments ;
; o_real[4]  ; Incomplete set of assignments ;
; o_real[5]  ; Incomplete set of assignments ;
; o_real[6]  ; Incomplete set of assignments ;
; o_real[7]  ; Incomplete set of assignments ;
; o_real[8]  ; Incomplete set of assignments ;
; o_real[9]  ; Incomplete set of assignments ;
; o_real[10] ; Incomplete set of assignments ;
; o_real[11] ; Incomplete set of assignments ;
; o_real[12] ; Incomplete set of assignments ;
; o_real[13] ; Incomplete set of assignments ;
; o_real[14] ; Incomplete set of assignments ;
; o_real[15] ; Incomplete set of assignments ;
; o_real[16] ; Incomplete set of assignments ;
; o_real[17] ; Incomplete set of assignments ;
; o_real[18] ; Incomplete set of assignments ;
; o_real[19] ; Incomplete set of assignments ;
; o_real[20] ; Incomplete set of assignments ;
; o_img[0]   ; Incomplete set of assignments ;
; o_img[1]   ; Incomplete set of assignments ;
; o_img[2]   ; Incomplete set of assignments ;
; o_img[3]   ; Incomplete set of assignments ;
; o_img[4]   ; Incomplete set of assignments ;
; o_img[5]   ; Incomplete set of assignments ;
; o_img[6]   ; Incomplete set of assignments ;
; o_img[7]   ; Incomplete set of assignments ;
; o_img[8]   ; Incomplete set of assignments ;
; o_img[9]   ; Incomplete set of assignments ;
; o_img[10]  ; Incomplete set of assignments ;
; o_img[11]  ; Incomplete set of assignments ;
; o_img[12]  ; Incomplete set of assignments ;
; o_img[13]  ; Incomplete set of assignments ;
; o_img[14]  ; Incomplete set of assignments ;
; o_img[15]  ; Incomplete set of assignments ;
; o_img[16]  ; Incomplete set of assignments ;
; o_img[17]  ; Incomplete set of assignments ;
; o_img[18]  ; Incomplete set of assignments ;
; o_img[19]  ; Incomplete set of assignments ;
; o_img[20]  ; Incomplete set of assignments ;
; start      ; Incomplete set of assignments ;
; reset      ; Incomplete set of assignments ;
; clk        ; Incomplete set of assignments ;
; load       ; Incomplete set of assignments ;
; in_data[0] ; Incomplete set of assignments ;
; addr_wr[0] ; Incomplete set of assignments ;
; addr_rd[0] ; Incomplete set of assignments ;
; addr_wr[1] ; Incomplete set of assignments ;
; addr_rd[1] ; Incomplete set of assignments ;
; addr_wr[2] ; Incomplete set of assignments ;
; addr_rd[2] ; Incomplete set of assignments ;
; addr_wr[3] ; Incomplete set of assignments ;
; addr_rd[3] ; Incomplete set of assignments ;
; addr_wr[4] ; Incomplete set of assignments ;
; addr_rd[4] ; Incomplete set of assignments ;
; addr_wr[5] ; Incomplete set of assignments ;
; addr_rd[5] ; Incomplete set of assignments ;
; addr_wr[6] ; Incomplete set of assignments ;
; addr_rd[6] ; Incomplete set of assignments ;
; addr_wr[7] ; Incomplete set of assignments ;
; addr_rd[7] ; Incomplete set of assignments ;
; addr_wr[8] ; Incomplete set of assignments ;
; addr_rd[8] ; Incomplete set of assignments ;
; addr_wr[9] ; Incomplete set of assignments ;
; addr_rd[9] ; Incomplete set of assignments ;
; in_data[1] ; Incomplete set of assignments ;
; in_data[2] ; Incomplete set of assignments ;
; in_data[3] ; Incomplete set of assignments ;
; in_data[4] ; Incomplete set of assignments ;
; in_data[5] ; Incomplete set of assignments ;
; in_data[6] ; Incomplete set of assignments ;
; in_data[7] ; Incomplete set of assignments ;
; in_data[8] ; Incomplete set of assignments ;
; in_data[9] ; Incomplete set of assignments ;
; fft_done   ; Missing location assignment   ;
; o_real[0]  ; Missing location assignment   ;
; o_real[1]  ; Missing location assignment   ;
; o_real[2]  ; Missing location assignment   ;
; o_real[3]  ; Missing location assignment   ;
; o_real[4]  ; Missing location assignment   ;
; o_real[5]  ; Missing location assignment   ;
; o_real[6]  ; Missing location assignment   ;
; o_real[7]  ; Missing location assignment   ;
; o_real[8]  ; Missing location assignment   ;
; o_real[9]  ; Missing location assignment   ;
; o_real[10] ; Missing location assignment   ;
; o_real[11] ; Missing location assignment   ;
; o_real[12] ; Missing location assignment   ;
; o_real[13] ; Missing location assignment   ;
; o_real[14] ; Missing location assignment   ;
; o_real[15] ; Missing location assignment   ;
; o_real[16] ; Missing location assignment   ;
; o_real[17] ; Missing location assignment   ;
; o_real[18] ; Missing location assignment   ;
; o_real[19] ; Missing location assignment   ;
; o_real[20] ; Missing location assignment   ;
; o_img[0]   ; Missing location assignment   ;
; o_img[1]   ; Missing location assignment   ;
; o_img[2]   ; Missing location assignment   ;
; o_img[3]   ; Missing location assignment   ;
; o_img[4]   ; Missing location assignment   ;
; o_img[5]   ; Missing location assignment   ;
; o_img[6]   ; Missing location assignment   ;
; o_img[7]   ; Missing location assignment   ;
; o_img[8]   ; Missing location assignment   ;
; o_img[9]   ; Missing location assignment   ;
; o_img[10]  ; Missing location assignment   ;
; o_img[11]  ; Missing location assignment   ;
; o_img[12]  ; Missing location assignment   ;
; o_img[13]  ; Missing location assignment   ;
; o_img[14]  ; Missing location assignment   ;
; o_img[15]  ; Missing location assignment   ;
; o_img[16]  ; Missing location assignment   ;
; o_img[17]  ; Missing location assignment   ;
; o_img[18]  ; Missing location assignment   ;
; o_img[19]  ; Missing location assignment   ;
; o_img[20]  ; Missing location assignment   ;
; start      ; Missing location assignment   ;
; reset      ; Missing location assignment   ;
; clk        ; Missing location assignment   ;
; load       ; Missing location assignment   ;
; in_data[0] ; Missing location assignment   ;
; addr_wr[0] ; Missing location assignment   ;
; addr_rd[0] ; Missing location assignment   ;
; addr_wr[1] ; Missing location assignment   ;
; addr_rd[1] ; Missing location assignment   ;
; addr_wr[2] ; Missing location assignment   ;
; addr_rd[2] ; Missing location assignment   ;
; addr_wr[3] ; Missing location assignment   ;
; addr_rd[3] ; Missing location assignment   ;
; addr_wr[4] ; Missing location assignment   ;
; addr_rd[4] ; Missing location assignment   ;
; addr_wr[5] ; Missing location assignment   ;
; addr_rd[5] ; Missing location assignment   ;
; addr_wr[6] ; Missing location assignment   ;
; addr_rd[6] ; Missing location assignment   ;
; addr_wr[7] ; Missing location assignment   ;
; addr_rd[7] ; Missing location assignment   ;
; addr_wr[8] ; Missing location assignment   ;
; addr_rd[8] ; Missing location assignment   ;
; addr_wr[9] ; Missing location assignment   ;
; addr_rd[9] ; Missing location assignment   ;
; in_data[1] ; Missing location assignment   ;
; in_data[2] ; Missing location assignment   ;
; in_data[3] ; Missing location assignment   ;
; in_data[4] ; Missing location assignment   ;
; in_data[5] ; Missing location assignment   ;
; in_data[6] ; Missing location assignment   ;
; in_data[7] ; Missing location assignment   ;
; in_data[8] ; Missing location assignment   ;
; in_data[9] ; Missing location assignment   ;
+------------+-------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------------------------------------------------+-------------+---------------------------+---------------+-------------+------+------------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------+----------------------------------------------------------------------------------------------------------------------------------+----------------------------+--------------+
; Compilation Hierarchy Node                      ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; ADC blocks ; Full Hierarchy Name                                                                                                              ; Entity Name                ; Library Name ;
+-------------------------------------------------+-------------+---------------------------+---------------+-------------+------+------------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------+----------------------------------------------------------------------------------------------------------------------------------+----------------------------+--------------+
; |fft_pipeline                                   ; 554 (2)     ; 254 (1)                   ; 0 (0)         ; 102460      ; 13   ; 1          ; 16           ; 0       ; 8         ; 77   ; 0            ; 300 (1)      ; 1 (0)             ; 253 (1)          ; 0          ; |fft_pipeline                                                                                                                    ; fft_pipeline               ; work         ;
;    |agu:agu|                                    ; 107 (28)    ; 13 (13)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 85 (6)       ; 0 (0)             ; 22 (22)          ; 0          ; |fft_pipeline|agu:agu                                                                                                            ; agu                        ; work         ;
;       |rotate:rot1|                             ; 50 (50)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 50 (50)      ; 0 (0)             ; 0 (0)            ; 0          ; |fft_pipeline|agu:agu|rotate:rot1                                                                                                ; rotate                     ; work         ;
;       |rotate:rot2|                             ; 29 (29)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 29 (29)      ; 0 (0)             ; 0 (0)            ; 0          ; |fft_pipeline|agu:agu|rotate:rot2                                                                                                ; rotate                     ; work         ;
;    |controller:controller|                      ; 27 (27)     ; 15 (15)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (12)      ; 0 (0)             ; 15 (15)          ; 0          ; |fft_pipeline|controller:controller                                                                                              ; controller                 ; work         ;
;    |data_path:dp|                               ; 427 (84)    ; 225 (0)                   ; 0 (0)         ; 102460      ; 13   ; 0          ; 16           ; 0       ; 8         ; 0    ; 0            ; 202 (84)     ; 1 (0)             ; 224 (42)         ; 0          ; |fft_pipeline|data_path:dp                                                                                                       ; data_path                  ; work         ;
;       |altshift_taps:del_addr_A_rtl_0|          ; 8 (0)       ; 4 (0)                     ; 0 (0)         ; 60          ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (0)        ; 1 (0)             ; 3 (0)            ; 0          ; |fft_pipeline|data_path:dp|altshift_taps:del_addr_A_rtl_0                                                                        ; altshift_taps              ; work         ;
;          |shift_taps_tgl:auto_generated|        ; 8 (3)       ; 4 (2)                     ; 0 (0)         ; 60          ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (1)        ; 1 (1)             ; 3 (1)            ; 0          ; |fft_pipeline|data_path:dp|altshift_taps:del_addr_A_rtl_0|shift_taps_tgl:auto_generated                                          ; shift_taps_tgl             ; work         ;
;             |altsyncram_fv21:altsyncram4|       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 60          ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |fft_pipeline|data_path:dp|altshift_taps:del_addr_A_rtl_0|shift_taps_tgl:auto_generated|altsyncram_fv21:altsyncram4              ; altsyncram_fv21            ; work         ;
;             |cntr_s3f:cntr1|                    ; 5 (5)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 2 (2)            ; 0          ; |fft_pipeline|data_path:dp|altshift_taps:del_addr_A_rtl_0|shift_taps_tgl:auto_generated|cntr_s3f:cntr1                           ; cntr_s3f                   ; work         ;
;       |butterfly:butterfly|                     ; 198 (114)   ; 84 (84)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 16           ; 0       ; 8         ; 0    ; 0            ; 114 (30)     ; 0 (0)             ; 84 (84)          ; 0          ; |fft_pipeline|data_path:dp|butterfly:butterfly                                                                                   ; butterfly                  ; work         ;
;          |lpm_mult:Mult0|                       ; 21 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 4            ; 0       ; 2         ; 0    ; 0            ; 21 (0)       ; 0 (0)             ; 0 (0)            ; 0          ; |fft_pipeline|data_path:dp|butterfly:butterfly|lpm_mult:Mult0                                                                    ; lpm_mult                   ; work         ;
;             |mult_qgs:auto_generated|           ; 21 (21)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 4            ; 0       ; 2         ; 0    ; 0            ; 21 (21)      ; 0 (0)             ; 0 (0)            ; 0          ; |fft_pipeline|data_path:dp|butterfly:butterfly|lpm_mult:Mult0|mult_qgs:auto_generated                                            ; mult_qgs                   ; work         ;
;          |lpm_mult:Mult1|                       ; 21 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 4            ; 0       ; 2         ; 0    ; 0            ; 21 (0)       ; 0 (0)             ; 0 (0)            ; 0          ; |fft_pipeline|data_path:dp|butterfly:butterfly|lpm_mult:Mult1                                                                    ; lpm_mult                   ; work         ;
;             |mult_qgs:auto_generated|           ; 21 (21)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 4            ; 0       ; 2         ; 0    ; 0            ; 21 (21)      ; 0 (0)             ; 0 (0)            ; 0          ; |fft_pipeline|data_path:dp|butterfly:butterfly|lpm_mult:Mult1|mult_qgs:auto_generated                                            ; mult_qgs                   ; work         ;
;          |lpm_mult:Mult2|                       ; 21 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 4            ; 0       ; 2         ; 0    ; 0            ; 21 (0)       ; 0 (0)             ; 0 (0)            ; 0          ; |fft_pipeline|data_path:dp|butterfly:butterfly|lpm_mult:Mult2                                                                    ; lpm_mult                   ; work         ;
;             |mult_qgs:auto_generated|           ; 21 (21)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 4            ; 0       ; 2         ; 0    ; 0            ; 21 (21)      ; 0 (0)             ; 0 (0)            ; 0          ; |fft_pipeline|data_path:dp|butterfly:butterfly|lpm_mult:Mult2|mult_qgs:auto_generated                                            ; mult_qgs                   ; work         ;
;          |lpm_mult:Mult3|                       ; 21 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 4            ; 0       ; 2         ; 0    ; 0            ; 21 (0)       ; 0 (0)             ; 0 (0)            ; 0          ; |fft_pipeline|data_path:dp|butterfly:butterfly|lpm_mult:Mult3                                                                    ; lpm_mult                   ; work         ;
;             |mult_qgs:auto_generated|           ; 21 (21)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 4            ; 0       ; 2         ; 0    ; 0            ; 21 (21)      ; 0 (0)             ; 0 (0)            ; 0          ; |fft_pipeline|data_path:dp|butterfly:butterfly|lpm_mult:Mult3|mult_qgs:auto_generated                                            ; mult_qgs                   ; work         ;
;       |mem_bank:mem_bank0|                      ; 64 (0)      ; 64 (0)                    ; 0 (0)         ; 43008       ; 5    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 64 (12)          ; 0          ; |fft_pipeline|data_path:dp|mem_bank:mem_bank0                                                                                    ; mem_bank                   ; work         ;
;          |dual_port_ram_single_clock:ram|       ; 64 (64)     ; 64 (64)                   ; 0 (0)         ; 43008       ; 5    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 64 (64)          ; 0          ; |fft_pipeline|data_path:dp|mem_bank:mem_bank0|dual_port_ram_single_clock:ram                                                     ; dual_port_ram_single_clock ; work         ;
;             |altsyncram:ram_rtl_0|              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 43008       ; 5    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |fft_pipeline|data_path:dp|mem_bank:mem_bank0|dual_port_ram_single_clock:ram|altsyncram:ram_rtl_0                                ; altsyncram                 ; work         ;
;                |altsyncram_kmq1:auto_generated| ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 43008       ; 5    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |fft_pipeline|data_path:dp|mem_bank:mem_bank0|dual_port_ram_single_clock:ram|altsyncram:ram_rtl_0|altsyncram_kmq1:auto_generated ; altsyncram_kmq1            ; work         ;
;       |mem_bank:mem_bank1|                      ; 64 (0)      ; 64 (0)                    ; 0 (0)         ; 43008       ; 5    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 64 (10)          ; 0          ; |fft_pipeline|data_path:dp|mem_bank:mem_bank1                                                                                    ; mem_bank                   ; work         ;
;          |dual_port_ram_single_clock:ram|       ; 64 (64)     ; 64 (64)                   ; 0 (0)         ; 43008       ; 5    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 64 (64)          ; 0          ; |fft_pipeline|data_path:dp|mem_bank:mem_bank1|dual_port_ram_single_clock:ram                                                     ; dual_port_ram_single_clock ; work         ;
;             |altsyncram:ram_rtl_0|              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 43008       ; 5    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |fft_pipeline|data_path:dp|mem_bank:mem_bank1|dual_port_ram_single_clock:ram|altsyncram:ram_rtl_0                                ; altsyncram                 ; work         ;
;                |altsyncram_kmq1:auto_generated| ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 43008       ; 5    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |fft_pipeline|data_path:dp|mem_bank:mem_bank1|dual_port_ram_single_clock:ram|altsyncram:ram_rtl_0|altsyncram_kmq1:auto_generated ; altsyncram_kmq1            ; work         ;
;       |my_rom:rom|                              ; 9 (9)       ; 9 (9)                     ; 0 (0)         ; 16384       ; 2    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 9 (9)            ; 0          ; |fft_pipeline|data_path:dp|my_rom:rom                                                                                            ; my_rom                     ; work         ;
;          |altsyncram:rom_rtl_0|                 ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 16384       ; 2    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |fft_pipeline|data_path:dp|my_rom:rom|altsyncram:rom_rtl_0                                                                       ; altsyncram                 ; work         ;
;             |altsyncram_ep61:auto_generated|    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 16384       ; 2    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |fft_pipeline|data_path:dp|my_rom:rom|altsyncram:rom_rtl_0|altsyncram_ep61:auto_generated                                        ; altsyncram_ep61            ; work         ;
+-------------------------------------------------+-------------+---------------------------+---------------+-------------+------+------------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------+----------------------------------------------------------------------------------------------------------------------------------+----------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                        ;
+------------+----------+---------------+---------------+-----------------------+-----+------+
; Name       ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ; TCOE ;
+------------+----------+---------------+---------------+-----------------------+-----+------+
; fft_done   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; o_real[0]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; o_real[1]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; o_real[2]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; o_real[3]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; o_real[4]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; o_real[5]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; o_real[6]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; o_real[7]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; o_real[8]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; o_real[9]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; o_real[10] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; o_real[11] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; o_real[12] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; o_real[13] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; o_real[14] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; o_real[15] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; o_real[16] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; o_real[17] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; o_real[18] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; o_real[19] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; o_real[20] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; o_img[0]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; o_img[1]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; o_img[2]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; o_img[3]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; o_img[4]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; o_img[5]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; o_img[6]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; o_img[7]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; o_img[8]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; o_img[9]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; o_img[10]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; o_img[11]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; o_img[12]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; o_img[13]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; o_img[14]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; o_img[15]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; o_img[16]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; o_img[17]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; o_img[18]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; o_img[19]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; o_img[20]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; start      ; Input    ; (6) 868 ps    ; --            ; --                    ; --  ; --   ;
; reset      ; Input    ; --            ; (6) 868 ps    ; --                    ; --  ; --   ;
; clk        ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; load       ; Input    ; (6) 868 ps    ; --            ; --                    ; --  ; --   ;
; in_data[0] ; Input    ; --            ; (6) 868 ps    ; --                    ; --  ; --   ;
; addr_wr[0] ; Input    ; (6) 868 ps    ; --            ; --                    ; --  ; --   ;
; addr_rd[0] ; Input    ; --            ; (6) 868 ps    ; --                    ; --  ; --   ;
; addr_wr[1] ; Input    ; --            ; (6) 868 ps    ; --                    ; --  ; --   ;
; addr_rd[1] ; Input    ; (6) 873 ps    ; --            ; --                    ; --  ; --   ;
; addr_wr[2] ; Input    ; (6) 868 ps    ; --            ; --                    ; --  ; --   ;
; addr_rd[2] ; Input    ; --            ; (6) 868 ps    ; --                    ; --  ; --   ;
; addr_wr[3] ; Input    ; --            ; (6) 868 ps    ; --                    ; --  ; --   ;
; addr_rd[3] ; Input    ; --            ; (6) 868 ps    ; --                    ; --  ; --   ;
; addr_wr[4] ; Input    ; (6) 868 ps    ; --            ; --                    ; --  ; --   ;
; addr_rd[4] ; Input    ; --            ; (6) 868 ps    ; --                    ; --  ; --   ;
; addr_wr[5] ; Input    ; --            ; (6) 868 ps    ; --                    ; --  ; --   ;
; addr_rd[5] ; Input    ; (6) 868 ps    ; --            ; --                    ; --  ; --   ;
; addr_wr[6] ; Input    ; --            ; (6) 868 ps    ; --                    ; --  ; --   ;
; addr_rd[6] ; Input    ; (6) 868 ps    ; --            ; --                    ; --  ; --   ;
; addr_wr[7] ; Input    ; (6) 868 ps    ; --            ; --                    ; --  ; --   ;
; addr_rd[7] ; Input    ; (6) 868 ps    ; --            ; --                    ; --  ; --   ;
; addr_wr[8] ; Input    ; (6) 868 ps    ; --            ; --                    ; --  ; --   ;
; addr_rd[8] ; Input    ; (6) 868 ps    ; --            ; --                    ; --  ; --   ;
; addr_wr[9] ; Input    ; (6) 873 ps    ; --            ; --                    ; --  ; --   ;
; addr_rd[9] ; Input    ; (6) 868 ps    ; --            ; --                    ; --  ; --   ;
; in_data[1] ; Input    ; --            ; (6) 868 ps    ; --                    ; --  ; --   ;
; in_data[2] ; Input    ; (6) 873 ps    ; --            ; --                    ; --  ; --   ;
; in_data[3] ; Input    ; (6) 868 ps    ; --            ; --                    ; --  ; --   ;
; in_data[4] ; Input    ; (6) 868 ps    ; --            ; --                    ; --  ; --   ;
; in_data[5] ; Input    ; --            ; (6) 873 ps    ; --                    ; --  ; --   ;
; in_data[6] ; Input    ; --            ; (6) 873 ps    ; --                    ; --  ; --   ;
; in_data[7] ; Input    ; (6) 873 ps    ; --            ; --                    ; --  ; --   ;
; in_data[8] ; Input    ; --            ; (6) 868 ps    ; --                    ; --  ; --   ;
; in_data[9] ; Input    ; --            ; (0) 0 ps      ; --                    ; --  ; --   ;
+------------+----------+---------------+---------------+-----------------------+-----+------+


+---------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                      ;
+---------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                   ; Pad To Core Index ; Setting ;
+---------------------------------------------------------------------------------------+-------------------+---------+
; start                                                                                 ;                   ;         ;
;      - controller:controller|state~11                                                 ; 0                 ; 6       ;
;      - controller:controller|state~18                                                 ; 0                 ; 6       ;
; reset                                                                                 ;                   ;         ;
;      - controller:controller|state~11                                                 ; 1                 ; 6       ;
;      - controller:controller|state~12                                                 ; 1                 ; 6       ;
;      - controller:controller|state~16                                                 ; 1                 ; 6       ;
;      - controller:controller|state~19                                                 ; 1                 ; 6       ;
;      - controller:controller|state.RESET~0                                            ; 1                 ; 6       ;
; clk                                                                                   ;                   ;         ;
; load                                                                                  ;                   ;         ;
;      - data_path:dp|mem_bank:mem_bank0|WRmem_A~0                                      ; 0                 ; 6       ;
;      - data_path:dp|mem_bank:mem_bank1|WRmem_A~0                                      ; 0                 ; 6       ;
; in_data[0]                                                                            ;                   ;         ;
;      - data_path:dp|mem_bank:mem_bank0|dual_port_ram_single_clock:ram|reg_data_a[21]  ; 1                 ; 6       ;
; addr_wr[0]                                                                            ;                   ;         ;
;      - data_path:dp|mem_bank:mem_bank0|dual_port_ram_single_clock:ram|reg_addr_a[0]~0 ; 0                 ; 6       ;
; addr_rd[0]                                                                            ;                   ;         ;
;      - data_path:dp|mem_bank:mem_bank1|dual_port_ram_single_clock:ram|reg_addr_a[0]~0 ; 1                 ; 6       ;
; addr_wr[1]                                                                            ;                   ;         ;
;      - data_path:dp|mem_bank:mem_bank0|dual_port_ram_single_clock:ram|reg_addr_a[1]~1 ; 1                 ; 6       ;
; addr_rd[1]                                                                            ;                   ;         ;
;      - data_path:dp|mem_bank:mem_bank1|dual_port_ram_single_clock:ram|reg_addr_a[1]~1 ; 0                 ; 6       ;
; addr_wr[2]                                                                            ;                   ;         ;
;      - data_path:dp|mem_bank:mem_bank0|dual_port_ram_single_clock:ram|reg_addr_a[2]~2 ; 0                 ; 6       ;
; addr_rd[2]                                                                            ;                   ;         ;
;      - data_path:dp|mem_bank:mem_bank1|dual_port_ram_single_clock:ram|reg_addr_a[2]~2 ; 1                 ; 6       ;
; addr_wr[3]                                                                            ;                   ;         ;
;      - data_path:dp|mem_bank:mem_bank0|dual_port_ram_single_clock:ram|reg_addr_a[3]~3 ; 1                 ; 6       ;
; addr_rd[3]                                                                            ;                   ;         ;
;      - data_path:dp|mem_bank:mem_bank1|dual_port_ram_single_clock:ram|reg_addr_a[3]~3 ; 1                 ; 6       ;
; addr_wr[4]                                                                            ;                   ;         ;
;      - data_path:dp|mem_bank:mem_bank0|dual_port_ram_single_clock:ram|reg_addr_a[4]~4 ; 0                 ; 6       ;
; addr_rd[4]                                                                            ;                   ;         ;
;      - data_path:dp|mem_bank:mem_bank1|dual_port_ram_single_clock:ram|reg_addr_a[4]~4 ; 1                 ; 6       ;
; addr_wr[5]                                                                            ;                   ;         ;
;      - data_path:dp|mem_bank:mem_bank0|dual_port_ram_single_clock:ram|reg_addr_a[5]~5 ; 1                 ; 6       ;
; addr_rd[5]                                                                            ;                   ;         ;
;      - data_path:dp|mem_bank:mem_bank1|dual_port_ram_single_clock:ram|reg_addr_a[5]~5 ; 0                 ; 6       ;
; addr_wr[6]                                                                            ;                   ;         ;
;      - data_path:dp|mem_bank:mem_bank0|dual_port_ram_single_clock:ram|reg_addr_a[6]~6 ; 1                 ; 6       ;
; addr_rd[6]                                                                            ;                   ;         ;
;      - data_path:dp|mem_bank:mem_bank1|dual_port_ram_single_clock:ram|reg_addr_a[6]~6 ; 0                 ; 6       ;
; addr_wr[7]                                                                            ;                   ;         ;
;      - data_path:dp|mem_bank:mem_bank0|dual_port_ram_single_clock:ram|reg_addr_a[7]~7 ; 0                 ; 6       ;
; addr_rd[7]                                                                            ;                   ;         ;
;      - data_path:dp|mem_bank:mem_bank1|dual_port_ram_single_clock:ram|reg_addr_a[7]~7 ; 0                 ; 6       ;
; addr_wr[8]                                                                            ;                   ;         ;
;      - data_path:dp|mem_bank:mem_bank0|dual_port_ram_single_clock:ram|reg_addr_a[8]~8 ; 0                 ; 6       ;
; addr_rd[8]                                                                            ;                   ;         ;
;      - data_path:dp|mem_bank:mem_bank1|dual_port_ram_single_clock:ram|reg_addr_a[8]~8 ; 0                 ; 6       ;
; addr_wr[9]                                                                            ;                   ;         ;
;      - data_path:dp|mem_bank:mem_bank0|dual_port_ram_single_clock:ram|reg_addr_a[9]~9 ; 0                 ; 6       ;
; addr_rd[9]                                                                            ;                   ;         ;
;      - data_path:dp|mem_bank:mem_bank1|dual_port_ram_single_clock:ram|reg_addr_a[9]~9 ; 0                 ; 6       ;
; in_data[1]                                                                            ;                   ;         ;
;      - data_path:dp|mem_bank:mem_bank0|dual_port_ram_single_clock:ram|reg_data_a[22]  ; 1                 ; 6       ;
; in_data[2]                                                                            ;                   ;         ;
;      - data_path:dp|mem_bank:mem_bank0|dual_port_ram_single_clock:ram|reg_data_a[23]  ; 0                 ; 6       ;
; in_data[3]                                                                            ;                   ;         ;
;      - data_path:dp|mem_bank:mem_bank0|dual_port_ram_single_clock:ram|reg_data_a[24]  ; 0                 ; 6       ;
; in_data[4]                                                                            ;                   ;         ;
;      - data_path:dp|mem_bank:mem_bank0|dual_port_ram_single_clock:ram|reg_data_a[25]  ; 0                 ; 6       ;
; in_data[5]                                                                            ;                   ;         ;
;      - data_path:dp|mem_bank:mem_bank0|dual_port_ram_single_clock:ram|reg_data_a[26]  ; 1                 ; 6       ;
; in_data[6]                                                                            ;                   ;         ;
;      - data_path:dp|mem_bank:mem_bank0|dual_port_ram_single_clock:ram|reg_data_a[27]  ; 1                 ; 6       ;
; in_data[7]                                                                            ;                   ;         ;
;      - data_path:dp|mem_bank:mem_bank0|dual_port_ram_single_clock:ram|reg_data_a[28]  ; 0                 ; 6       ;
; in_data[8]                                                                            ;                   ;         ;
;      - data_path:dp|mem_bank:mem_bank0|dual_port_ram_single_clock:ram|reg_data_a[29]  ; 1                 ; 6       ;
; in_data[9]                                                                            ;                   ;         ;
;      - data_path:dp|mem_bank:mem_bank0|dual_port_ram_single_clock:ram|reg_data_a[30]  ; 1                 ; 0       ;
+---------------------------------------------------------------------------------------+-------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                 ;
+-------------------------------------------------------------------------+--------------------+---------+-------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                    ; Location           ; Fan-Out ; Usage                   ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-------------------------------------------------------------------------+--------------------+---------+-------------------------+--------+----------------------+------------------+---------------------------+
; agu:agu|cnt[8]~35                                                       ; LCCOMB_X45_Y25_N20 ; 13      ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; clk                                                                     ; PIN_M8             ; 267     ; Clock                   ; yes    ; Global Clock         ; GCLK3            ; --                        ;
; controller:controller|WideOr0                                           ; LCCOMB_X45_Y25_N22 ; 9       ; Sync. clear             ; no     ; --                   ; --               ; --                        ;
; controller:controller|cnt[8]~11                                         ; LCCOMB_X45_Y25_N8  ; 9       ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; controller:controller|rst_addr~0                                        ; LCCOMB_X45_Y25_N16 ; 15      ; Sync. clear             ; no     ; --                   ; --               ; --                        ;
; controller:controller|state.IDLE                                        ; FF_X45_Y25_N25     ; 69      ; Sync. clear, Sync. load ; no     ; --                   ; --               ; --                        ;
; data_path:dp|mem_bank:mem_bank0|dual_port_ram_single_clock:ram|reg_we_a ; FF_X37_Y22_N21     ; 5       ; Write enable            ; no     ; --                   ; --               ; --                        ;
; data_path:dp|mem_bank:mem_bank0|dual_port_ram_single_clock:ram|reg_we_b ; FF_X37_Y22_N31     ; 5       ; Write enable            ; no     ; --                   ; --               ; --                        ;
; data_path:dp|mem_bank:mem_bank1|dual_port_ram_single_clock:ram|reg_we_a ; FF_X37_Y22_N13     ; 5       ; Write enable            ; no     ; --                   ; --               ; --                        ;
; data_path:dp|mem_bank:mem_bank1|dual_port_ram_single_clock:ram|reg_we_b ; FF_X37_Y22_N23     ; 5       ; Write enable            ; no     ; --                   ; --               ; --                        ;
; reg_swap                                                                ; FF_X45_Y25_N11     ; 171     ; Sync. load              ; no     ; --                   ; --               ; --                        ;
+-------------------------------------------------------------------------+--------------------+---------+-------------------------+--------+----------------------+------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                            ;
+------+----------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name ; Location ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+------+----------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; clk  ; PIN_M8   ; 267     ; 0                                    ; Global Clock         ; GCLK3            ; --                        ;
+------+----------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+----------------------------------------------+--------------------------------------------------------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
; Name                                                                                                                          ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size  ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M9Ks ; MIF                                          ; Location                                                                       ; Mixed Width RDW Mode ; Port A RDW Mode        ; Port B RDW Mode        ; ECC Mode ; ECC Pipeline Registers ; Fits in MLABs ;
+-------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+----------------------------------------------+--------------------------------------------------------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
; data_path:dp|altshift_taps:del_addr_A_rtl_0|shift_taps_tgl:auto_generated|altsyncram_fv21:altsyncram4|ALTSYNCRAM              ; AUTO ; Simple Dual Port ; Single Clock ; 3            ; 20           ; 3            ; 20           ; yes                    ; no                      ; yes                    ; yes                     ; 60    ; 3                           ; 20                          ; 3                           ; 20                          ; 60                  ; 1    ; None                                         ; M9K_X33_Y23_N0                                                                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; data_path:dp|mem_bank:mem_bank0|dual_port_ram_single_clock:ram|altsyncram:ram_rtl_0|altsyncram_kmq1:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port   ; Single Clock ; 1024         ; 42           ; 1024         ; 42           ; yes                    ; no                      ; yes                    ; no                      ; 43008 ; 1024                        ; 42                          ; 1024                        ; 42                          ; 43008               ; 5    ; None                                         ; M9K_X53_Y24_N0, M9K_X53_Y17_N0, M9K_X53_Y23_N0, M9K_X53_Y21_N0, M9K_X53_Y18_N0 ; Old data             ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; data_path:dp|mem_bank:mem_bank1|dual_port_ram_single_clock:ram|altsyncram:ram_rtl_0|altsyncram_kmq1:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port   ; Single Clock ; 1024         ; 42           ; 1024         ; 42           ; yes                    ; no                      ; yes                    ; no                      ; 43008 ; 1024                        ; 42                          ; 1024                        ; 42                          ; 43008               ; 5    ; None                                         ; M9K_X53_Y26_N0, M9K_X53_Y20_N0, M9K_X53_Y25_N0, M9K_X53_Y22_N0, M9K_X53_Y19_N0 ; Old data             ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; data_path:dp|my_rom:rom|altsyncram:rom_rtl_0|altsyncram_ep61:auto_generated|ALTSYNCRAM                                        ; AUTO ; ROM              ; Single Clock ; 512          ; 32           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 16384 ; 512                         ; 32                          ; --                          ; --                          ; 16384               ; 2    ; db/fft_pipeline.ram0_my_rom_c6a8fa26.hdl.mif ; M9K_X33_Y22_N0, M9K_X33_Y21_N0                                                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
+-------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+----------------------------------------------+--------------------------------------------------------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |fft_pipeline|data_path:dp|my_rom:rom|altsyncram:rom_rtl_0|altsyncram_ep61:auto_generated|ALTSYNCRAM                                                                                                                                                             ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(01111111111111110000000000000000) (1335149056) (2147418112) (7FFF0000)    ;(01111111111111100000000011001001) (1334949367) (2147352777) (7FFE00C9)   ;(01111111111111010000000110010010) (1334749678) (2147287442) (7FFD0192)   ;(01111111111110010000001001011011) (1333750189) (2147025499) (7FF9025B)   ;(01111111111101010000001100100100) (1332750500) (2146763556) (7FF50324)   ;(01111111111100000000001111101101) (1331550811) (2146436077) (7FF003ED)   ;(01111111111010010000010010110110) (1329751322) (2145977526) (7FE904B6)   ;(01111111111000010000010101111111) (1327751633) (2145453439) (7FE1057F)   ;
;8;(01111111110110000000011001001000) (1323552166) (2144863816) (7FD80648)    ;(01111111110011010000011100010001) (1320752477) (2144143121) (7FCD0711)   ;(01111111110000010000011111011001) (1317752787) (2143356889) (7FC107D9)   ;(01111111101101000000100010100010) (1312553298) (2142505122) (7FB408A2)   ;(01111111101001100000100101101010) (1308953608) (2141587818) (7FA6096A)   ;(01111111100101110000101000110011) (1303154119) (2140604979) (7F970A33)   ;(01111111100001100000101011111011) (1298954429) (2139491067) (7F860AFB)   ;(01111111011101000000101111000100) (1292554760) (2138311620) (7F740BC4)   ;
;16;(01111111011000010000110010001100) (1287755270) (2137066636) (7F610C8C)    ;(01111111010011010000110101010100) (1280755580) (2135756116) (7F4D0D54)   ;(01111111001101110000111000011100) (1273156090) (2134314524) (7F370E1C)   ;(01111111001000010000111011100011) (1267756399) (2132872931) (7F210EE3)   ;(01111111000010010000111110101011) (1259756709) (2131300267) (7F090FAB)   ;(01111110111011110001000001110010) (1231159218) (2129596530) (7EEF1072)   ;(01111110110101010001000100111010) (1222759528) (2127892794) (7ED5113A)   ;(01111110101110010001001000000001) (1213760057) (2126057985) (7EB91201)   ;
;24;(01111110100111000001001011001000) (1204560366) (2124157640) (7E9C12C8)    ;(01111110011111100001001110001111) (1194960673) (2122191759) (7E7E138F)   ;(01111110010111110001010001010101) (1185161181) (2120160341) (7E5F1455)   ;(01111110001111100001010100011100) (1174961490) (2117997852) (7E3E151C)   ;(01111110000111010001010111100010) (1164761798) (2115835362) (7E1D15E2)   ;(01111101111110100001011010101000) (1133962306) (2113541800) (7DFA16A8)   ;(01111101110101010001011101101110) (1122762612) (2111117166) (7DD5176E)   ;(01111101101100000001100000110011) (1111563119) (2108692531) (7DB01833)   ;
;32;(01111101100010010001100011111001) (1099763427) (2106136825) (7D8918F9)    ;(01111101011000100001100110111110) (1087963732) (2103581118) (7D6219BE)   ;(01111101001110010001101010000010) (1073764258) (2100894338) (7D391A82)   ;(01111101000011100001101101000111) (1060964563) (2098076487) (7D0E1B47)   ;(01111100111000110001110000001011) (1028165069) (2095258635) (7CE31C0B)   ;(01111100101101100001110011001111) (1012965373) (2092309711) (7CB61CCF)   ;(01111100100010000001110110010011) (999565679) (2089295251) (7C881D93)   ;(01111100010110010001111001010111) (983766183) (2086215255) (7C591E57)   ;
;40;(01111100001010010001111100011010) (969766488) (2083069722) (7C291F1A)    ;(01111011111110000001111111011101) (933566791) (2079858653) (7BF81FDD)   ;(01111011110001010010000010011111) (918769293) (2076516511) (7BC5209F)   ;(01111011100100010010000101100001) (901769597) (2073108833) (7B912161)   ;(01111011010111000010001000100011) (884570099) (2069635619) (7B5C2223)   ;(01111011001001100010001011100101) (868970401) (2066096869) (7B2622E5)   ;(01111010111011100010001110100110) (830970702) (2062427046) (7AEE23A6)   ;(01111010101101100010010001100111) (812971203) (2058757223) (7AB62467)   ;
;48;(01111010011111000010010100101000) (794571506) (2054956328) (7A7C2528)    ;(01111010010000010010010111101000) (777771806) (2051089896) (7A4125E8)   ;(01111010000001010010011010101000) (758772306) (2047157928) (7A0526A8)   ;(01111001110010000010011101100111) (719572603) (2043160423) (79C82767)   ;(01111001100010010010100000100110) (699773102) (2039031846) (79892826)   ;(01111001010010100010100011100101) (679973401) (2034903269) (794A28E5)   ;(01111001000010010010100110100011) (659773699) (2030643619) (790929A3)   ;(01111000110001110010101001100001) (619174197) (2026318433) (78C72A61)   ;
;56;(01111000100001000010101100011111) (598574493) (2021927711) (78842B1F)    ;(01111000001111110010101111011100) (575174790) (2017405916) (783F2BDC)   ;(01110111111110100010110010011001) (333975287) (2012884121) (77FA2C99)   ;(01110111101100110010110101010101) (312175581) (2008231253) (77B32D55)   ;(01110111011010110010111000010001) (290176077) (2003512849) (776B2E11)   ;(01110111001000100010111011001100) (267976370) (1998728908) (77222ECC)   ;(01110110110110000010111110000111) (223576663) (1993879431) (76D82F87)   ;(01110110100011010011000001000001) (200779157) (1988964417) (768D3041)   ;
;64;(01110110010000010011000011111011) (177779429) (1983983867) (764130FB)    ;(01110101111100110011000110110101) (132179721) (1978872245) (75F331B5)   ;(01110101101001010011001001101110) (108780212) (1973760622) (75A5326E)   ;(01110101010101010011001100100110) (82780502) (1968517926) (75553326)   ;(01110101000001000011001111011111) (58580793) (1963209695) (750433DF)   ;(01110100101100100011010010010110) (11981282) (1957835926) (74B23496)   ;(01110100010111110011010101001101) (-14818429) (1952396621) (745F354D)   ;(01110100000010100011011000000100) (-40017940) (1946826244) (740A3604)   ;
;72;(01110011101101010011011010111010) (-87217672) (1941255866) (73B536BA)    ;(01110011010111100011011101101111) (-115017387) (1935554415) (735E376F)   ;(01110011000001110011100000100100) (-140816900) (1929852964) (73073824)   ;(01110010101011100011100011011001) (-189016613) (1924020441) (72AE38D9)   ;(01110010010101000011100110001100) (-217416330) (1918122380) (7254398C)   ;(01110001111110010011101001000000) (-266215844) (1912158784) (71F93A40)   ;(01110001100111010011101011110010) (-295215582) (1906129650) (719D3AF2)   ;(01110001010000000011101110100101) (-322415299) (1900034981) (71403BA5)   ;
;80;(01110000111000100011110001010110) (-372014818) (1893874774) (70E23C56)    ;(01110000100000110011110100000111) (-401814537) (1887649031) (70833D07)   ;(01110000001000100011110110111000) (-432014274) (1881292216) (70223DB8)   ;(01101111110000010011111001101000) (-682213794) (1874935400) (6FC13E68)   ;(01101111010111100011111100010111) (-715013517) (1868447511) (6F5E3F17)   ;(01101110111110110011111111000101) (-765813239) (1861959621) (6EFB3FC5)   ;(01101110100101100100000001110011) (-797010781) (1855340659) (6E964073)   ;(01101110001100000100000100100001) (-828410503) (1848656161) (6E304121)   ;
;88;(01101101110010010100000111001110) (-880210228) (1841906126) (6DC941CE)    ;(01101101011000010100001001111010) (-912209772) (1835090554) (6D61427A)   ;(01101100111110000100001100100101) (-966409499) (1828209445) (6CF84325)   ;(01101100100011100100001111010000) (-999009224) (1821262800) (6C8E43D0)   ;(01101100001000110100010001111010) (-1031808772) (1814250618) (6C23447A)   ;(01101011101101110100010100100100) (-1086808500) (1807172900) (6BB74524)   ;(01101011010010100100010111001101) (-1120008229) (1800029645) (6B4A45CD)   ;(01101010110111000100011001110101) (-1175407779) (1792820853) (6ADC4675)   ;
;96;(01101010011011010100011100011100) (-1209207510) (1785546524) (6A6D471C)    ;(01101001111111010100011111000011) (-1265207241) (1778206659) (69FD47C3)   ;(01101001100010110100100001101001) (-1299806793) (1770735721) (698B4869)   ;(01101001000110010100100100001111) (-1336206527) (1763264783) (6919490F)   ;(01101000101001100100100110110100) (-1391006280) (1755728308) (68A649B4)   ;(01101000001100100100101001011000) (-1428005814) (1748126296) (68324A58)   ;(01100111101111000100101011111011) (-1685405571) (1740393211) (67BC4AFB)   ;(01100111010001100100101110011101) (-1721005309) (1732660125) (67464B9D)   ;
;104;(01100110110011110100110000111111) (-1778804867) (1724861503) (66CF4C3F)    ;(01100110010101100100110011100000) (-1817004604) (1716931808) (66564CE0)   ;(01100101110111010100110110000001) (-1875204343) (1709002113) (65DD4D81)   ;(01100101011000110100111000100000) (-1911803904) (1701006880) (65634E20)   ;(01100100111010000100111010111111) (-1970403667) (1692946111) (64E84EBF)   ;(01100100011011000100111101011101) (-2009403409) (1684819805) (646C4F5D)   ;(01100011111011100100111111111011) (-2069003171) (1676562427) (63EE4FFB)   ;(01100011011100000101000010010111) (-2108400717) (1668305047) (63705097)   ;
;112;(01100010111100010101000100110011) (2126766815) (1659982131) (62F15133)    ;(01100010011100010101000111001110) (2086767068) (1651593678) (627151CE)   ;(01100001111100000101001001101000) (2026567502) (1643139688) (61F05268)   ;(01100001011011100101001100000010) (1985967754) (1634620162) (616E5302)   ;(01100000111010110101001110011011) (1925167985) (1626035099) (60EB539B)   ;(01100000011010000101010000110010) (1884568414) (1617450034) (60685432)   ;(01011111111000110101010011001001) (1623168663) (1608733897) (5FE354C9)   ;(01011111010111010101010101100000) (1579768892) (1599952224) (5F5D5560)   ;
;120;(01011110110101110101010111110101) (1518169117) (1591170549) (5ED755F5)    ;(01011110010011110101011010001010) (1476169564) (1582257802) (5E4F568A)   ;(01011101110001110101011100011101) (1414169787) (1573345053) (5DC7571D)   ;(01011101001111100101011110110000) (1369970012) (1564366768) (5D3E57B0)   ;(01011100101100110101100001000010) (1307170454) (1555257410) (5CB35842)   ;(01011100001010000101100011010011) (1264570675) (1546148051) (5C2858D3)   ;(01011011100111000101100101100100) (1199570896) (1536973156) (5B9C5964)   ;(01011011000011110101100111110011) (1156171115) (1527732723) (5B0F59F3)   ;
;128;(01011010100000100101101010000010) (1092971554) (1518492290) (5A825A82)    ;(01011001111100110101101100001111) (1027171769) (1509120783) (59F35B0F)   ;(01011001011001000101101110011100) (983571986) (1499749276) (59645B9C)   ;(01011000110100110101110000101000) (917172402) (1490246696) (58D35C28)   ;(01011000010000100101110010110011) (872972615) (1480744115) (58425CB3)   ;(01010111101100000101110100111110) (606572828) (1471175998) (57B05D3E)   ;(01010111000111010101110111000111) (559773059) (1461542343) (571D5DC7)   ;(01010110100010100101111001001111) (494973469) (1451908687) (568A5E4F)   ;
;136;(01010101111101010101111011010111) (427773679) (1442143959) (55F55ED7)    ;(01010101011000000101111101011101) (382573887) (1432379229) (55605F5D)   ;(01010100110010010101111111100011) (314774095) (1422483427) (54C95FE3)   ;(01010100001100100110000001101000) (266976502) (1412587624) (54326068)   ;(01010011100110110110000011101011) (199176705) (1402691819) (539B60EB)   ;(01010011000000100110000101101110) (152976908) (1392664942) (5302616E)   ;(01010010011010000110000111110000) (84577112) (1382572528) (526861F0)   ;(01010001110011100110001001110001) (15977513) (1372480113) (51CE6271)   ;
;144;(01010001001100110110001011110001) (-32822287) (1362322161) (513362F1)    ;(01010000100101110110001101110000) (-101822088) (1352098672) (50976370)   ;(01001111111110110110001111101110) (-370821892) (1341875182) (4FFB63EE)   ;(01001111010111010110010001101100) (-420221494) (1331520620) (4F5D646C)   ;(01001110101111110110010011101000) (-489821298) (1321166056) (4EBF64E8)   ;(01001110001000000110010101100011) (-537421105) (1310745955) (4E206563)   ;(01001101100000010110010111011101) (-607220913) (1300325853) (4D8165DD)   ;(01001100111000000110011001010110) (-677420522) (1289774678) (4CE06656)   ;
;152;(01001100001111110110011011001111) (-729820331) (1279223503) (4C3F66CF)    ;(01001011100111010110011101000110) (-800220142) (1268606790) (4B9D6746)   ;(01001010111110110110011110111100) (-870819974) (1257990076) (4AFB67BC)   ;(01001010010110000110100000110010) (-921419586) (1247307826) (4A586832)   ;(01001001101101000110100010100110) (-992419402) (1236560038) (49B468A6)   ;(01001001000011110110100100011001) (-1043819217) (1225746713) (490F6919)   ;(01001000011010010110100110001011) (-1115219035) (1214867851) (4869698B)   ;(01000111110000110110100111111101) (-1386818873) (1203988989) (47C369FD)   ;
;160;(01000111000111000110101001101101) (-1440418493) (1193044589) (471C6A6D)    ;(01000110011101010110101011011100) (-1512218314) (1182100188) (46756ADC)   ;(01000101110011010110101101001010) (-1584218136) (1171090250) (45CD6B4A)   ;(01000101001001000110101110110111) (-1636417981) (1160014775) (45246BB7)   ;(01000100011110100110110000100011) (-1711017605) (1148873763) (447A6C23)   ;(01000011110100000110110010001110) (-1783417432) (1137732750) (43D06C8E)   ;(01000011001001010110110011111000) (-1836217278) (1126526200) (43256CF8)   ;(01000010011110100110110101100001) (-1911017107) (1115319649) (427A6D61)   ;
;168;(01000001110011100110110111001001) (-1984016937) (1104047561) (41CE6DC9)    ;(01000001001000010110111000110000) (-2037216588) (1092709936) (41216E30)   ;(01000000011100110110111010010110) (-2112816422) (1081306774) (40736E96)   ;(00111111110001010110111011111011) (-828667219) (1069903611) (3FC56EFB)   ;(00111111000101110110111101011110) (-884267056) (1058500446) (3F176F5E)   ;(00111110011010000110111111000001) (-957866891) (1047031745) (3E686FC1)   ;(00111101101110000111000000100010) (-1033864550) (1035497506) (3DB87022)   ;(00111101000001110111000010000011) (-1088264389) (1023897731) (3D077083)   ;
;176;(00111100010101100111000011100010) (-1164464250) (1012297954) (3C5670E2)    ;(00111011101001010111000101000000) (-1238664092) (1000698176) (3BA57140)   ;(00111010111100100111000110011101) (-1315463957) (988967325) (3AF2719D)   ;(00111010010000000111000111111001) (-1369863821) (977302009) (3A4071F9)   ;(00111001100011000111001001010100) (-1446863468) (965505620) (398C7254)   ;(00111000110110010111001010101110) (-1523663336) (953774766) (38D972AE)   ;(00111000001001000111001100000111) (-1578863185) (941912839) (38247307)   ;(00110111011011110111001101011110) (-1856263056) (930050910) (376F735E)   ;
;184;(00110110101110100111001110110101) (-1933462927) (918188981) (36BA73B5)    ;(00110110000001000111010000001010) (-1988862580) (906261514) (3604740A)   ;(00110101010011010111010001011111) (-2066662455) (894268511) (354D745F)   ;(00110100100101100111010010110010) (-2144462330) (882275506) (349674B2)   ;(00110011110111110111010100000100) (2072705108) (870282500) (33DF7504)   ;(00110011001001100111010101010101) (2016505229) (858158421) (33267555)   ;(00110010011011100111010110100101) (1938505349) (846099877) (326E75A5)   ;(00110001101101010111010111110011) (1860305467) (833975795) (31B575F3)   ;
;192;(00110000111110110111011001000001) (1781705805) (821786177) (30FB7641)    ;(00110000010000010111011010001101) (1725305919) (809596557) (3041768D)   ;(00101111100001110111011011011000) (1446706034) (797406936) (2F8776D8)   ;(00101110110011000111011100100010) (1368106146) (785151778) (2ECC7722)   ;(00101110000100010111011101101011) (1309306257) (772896619) (2E11776B)   ;(00101101010101010111011110110011) (1230306367) (760575923) (2D5577B3)   ;(00101100100110010111011111111010) (1151306476) (748255226) (2C9977FA)   ;(00101011110111000111100000111111) (1072106781) (735868991) (2BDC783F)   ;
;200;(00101011000111110111100010000100) (1012706908) (723482756) (2B1F7884)    ;(00101010011000010111100011000111) (935307011) (711030983) (2A6178C7)   ;(00101001101000110111100100001001) (855707115) (698579209) (29A37909)   ;(00101000111001010111100101001010) (776307216) (686127434) (28E5794A)   ;(00101000001001100111100110001001) (716507315) (673610121) (28267989)   ;(00100111011001110111100111001000) (436707414) (661092808) (276779C8)   ;(00100110101010000111101000000101) (357107709) (648575493) (26A87A05)   ;(00100101111010000111101001000001) (277107805) (635992641) (25E87A41)   ;
;208;(00100101001010000111101001111100) (217107878) (623409788) (25287A7C)    ;(00100100011001110111101010110110) (136707970) (610761398) (24677AB6)   ;(00100011101001100111101011101110) (56508060) (598113006) (23A67AEE)   ;(00100010111001010111101100100110) (-23691850) (585464614) (22E57B26)   ;(00100010001000110111101101011100) (-84291762) (572750684) (22237B5C)   ;(00100001011000010111101110010001) (-164691675) (560036753) (21617B91)   ;(00100000100111110111101111000101) (-247291591) (547322821) (209F7BC5)   ;(00011111110111010111101111111000) (-527691526) (534608888) (1FDD7BF8)   ;
;216;(00011111000110100111110000101001) (-588491245) (521829417) (1F1A7C29)    ;(00011110010101110111110001011001) (-669291165) (509049945) (1E577C59)   ;(00011101100100110111110010001000) (-750291086) (496204936) (1D937C88)   ;(00011100110011110111110010110110) (-831291030) (483359926) (1CCF7CB6)   ;(00011100000010110111110011100011) (-892290953) (470514915) (1C0B7CE3)   ;(00011011010001110111110100001110) (-973290880) (457669902) (1B477D0E)   ;(00011010100000100111110100111001) (-1054490825) (444759353) (1A827D39)   ;(00011001101111100111110101100010) (-1137490754) (431914338) (19BE7D62)   ;
;224;(00011000111110010111110110001001) (-1218690685) (419003785) (18F97D89)    ;(00011000001100110111110110110000) (-1280290636) (406027696) (18337DB0)   ;(00010111011011100111110111010101) (-1561490571) (393117141) (176E7DD5)   ;(00010110101010000111110111111010) (-1642890524) (380141050) (16A87DFA)   ;(00010101111000100111111000011101) (-1724490261) (367164957) (15E27E1D)   ;(00010101000111000111111000111110) (-1787890220) (354188862) (151C7E3E)   ;(00010100010101010111111001011111) (-1869690159) (341147231) (14557E5F)   ;(00010011100011110111111001111110) (-1951290120) (328171134) (138F7E7E)   ;
;232;(00010010110010000111111010011100) (-2032890062) (315129500) (12C87E9C)    ;(00010010000000010111111010111001) (-2094690025) (302087865) (12017EB9)   ;(00010001001110100111111011010101) (2116477325) (289046229) (113A7ED5)   ;(00010000011100100111111011101111) (2034477357) (275939055) (10727EEF)   ;(00001111101010110111111100001001) (1752677411) (262897417) (FAB7F09)   ;(00001110111000110111111100100001) (1670677441) (249790241) (EE37F21)   ;(00001110000111000111111100110111) (1607077467) (236748599) (E1C7F37)   ;(00001101010101000111111101001101) (1525077515) (223641421) (D547F4D)   ;
;240;(00001100100011000111111101100001) (1443077541) (210534241) (C8C7F61)    ;(00001011110001000111111101110100) (1361077564) (197427060) (BC47F74)   ;(00001010111110110111111110000110) (1276677606) (184254342) (AFB7F86)   ;(00001010001100110111111110010111) (1214677627) (171147159) (A337F97)   ;(00001001011010100111111110100110) (1132477646) (157974438) (96A7FA6)   ;(00001000101000100111111110110100) (1050477664) (144867252) (8A27FB4)   ;(00000111110110010111111111000001) (766277701) (131694529) (7D97FC1)   ;(00000111000100010111111111001101) (704277715) (118587341) (7117FCD)   ;
;248;(00000110010010000111111111011000) (622077730) (105414616) (6487FD8)    ;(00000101011111110111111111100001) (537677741) (92241889) (57F7FE1)   ;(00000100101101100111111111101001) (455477751) (79069161) (4B67FE9)   ;(00000011111011010111111111110000) (373277760) (65896432) (3ED7FF0)   ;(00000011001001000111111111110101) (311077765) (52723701) (3247FF5)   ;(00000010010110110111111111111001) (226677771) (39550969) (25B7FF9)   ;(00000001100100100111111111111101) (144477775) (26378237) (1927FFD)   ;(00000000110010010111111111111110) (62277776) (13205502) (C97FFE)   ;
;256;(00000000000000000111111111111111) (77777) (32767) (7FFF)    ;(11111111001101110111111111111110) (-62100002) (-13139970) (-12-8-800-2)   ;(11111110011011100111111111111101) (-144300003) (-26312707) (-1-9-1-800-3)   ;(11111101101001010111111111111001) (-226500007) (-39485447) (-2-5-10-800-7)   ;(11111100110111000111111111110101) (-310700013) (-52658187) (-3-2-3-800-11)   ;(11111100000100110111111111110000) (-373100020) (-65830928) (-3-14-12-80-10)   ;(11111011010010100111111111101001) (-455300027) (-79003671) (-4-11-5-80-1-7)   ;(11111010100000010111111111100001) (-537500037) (-92176415) (-5-7-14-80-1-15)   ;
;264;(11111001101110000111111111011000) (-621700050) (-105349160) (-6-4-7-80-2-8)    ;(11111000111011110111111111001101) (-704100063) (-118521907) (-7-10-80-3-3)   ;(11111000001001110111111111000001) (-766100077) (-131629119) (-7-13-8-80-3-15)   ;(11110111010111100111111110110100) (-1050300114) (-144801868) (-8-10-1-80-4-12)   ;(11110110100101100111111110100110) (-1132300132) (-157909082) (-9-6-9-80-5-10)   ;(11110101110011010111111110010111) (-1214500151) (-171081833) (-10-3-2-80-6-9)   ;(11110101000001010111111110000110) (-1276500172) (-184189050) (-10-15-10-80-7-10)   ;(11110100001111000111111101110100) (-1360700214) (-197361804) (-11-12-3-80-8-12)   ;
;272;(11110011011101000111111101100001) (-1442700237) (-210469023) (-12-8-11-80-9-15)    ;(11110010101011000111111101001101) (-1524700263) (-223576243) (-13-5-3-80-11-3)   ;(11110001111001000111111100110111) (-1606700311) (-236683465) (-14-1-11-80-12-9)   ;(11110001000111010111111100100001) (-1670500337) (-249725151) (-14-14-2-80-13-15)   ;(11110000010101010111111100001001) (-1752500367) (-262832375) (-15-10-10-80-15-7)   ;(11101111100011100111111011101111) (-2034300421) (-275874065) (-10-7-1-8-1-1-1)   ;(11101110110001100111111011010101) (-2116300453) (-288981291) (-1-1-3-9-8-1-2-11)   ;(11101101111111110111111010111001) (2094866789) (-302022983) (-1-200-8-1-4-7)   ;
;280;(11101101001110000111111010011100) (2033266752) (-315064676) (-1-2-12-7-8-1-6-4)    ;(11101100011100010111111001111110) (1951466694) (-328106370) (-1-3-8-14-8-1-8-2)   ;(11101011101010110111111001011111) (1869866655) (-341082529) (-1-4-5-4-8-1-10-1)   ;(11101010111001000111111000111110) (1788266594) (-354124226) (-1-5-1-11-8-1-12-2)   ;(11101010000111100111111000011101) (1724666553) (-367100387) (-1-5-14-1-8-1-14-3)   ;(11101001010110000111110111111010) (1643266290) (-380076550) (-1-6-10-7-8-20-6)   ;(11101000100100100111110111010101) (1561666243) (-393052715) (-1-7-6-13-8-2-2-11)   ;(11100111110011010111110110110000) (1280466176) (-405963344) (-1-8-3-2-8-2-50)   ;
;288;(11100111000001110111110110001001) (1218866129) (-418939511) (-1-8-15-8-8-2-7-7)    ;(11100110010000100111110101100010) (1137666060) (-431850142) (-1-9-11-13-8-2-9-14)   ;(11100101011111100111110100111001) (1054665989) (-444695239) (-1-10-8-1-8-2-12-7)   ;(11100100101110010111110100001110) (973465934) (-457605874) (-1-11-4-6-8-2-15-2)   ;(11100011111101010111110011100011) (892465861) (-470450973) (-1-120-10-8-3-1-13)   ;(11100011001100010111110010110110) (831465784) (-483296074) (-1-12-12-14-8-3-4-10)   ;(11100010011011010111110010001000) (750465726) (-496141176) (-1-13-9-2-8-3-7-8)   ;(11100001101010010111110001011001) (669465649) (-508986279) (-1-14-5-6-8-3-10-7)   ;
;296;(11100000111001100111110000101001) (588665569) (-521765847) (-1-15-1-9-8-3-13-7)    ;(11100000001000110111101111111000) (527865286) (-534545416) (-1-15-13-12-8-40-8)   ;(11011111011000010111101111000101) (247465223) (-547259451) (-20-9-14-8-4-3-11)   ;(11011110100111110111101110010001) (164865139) (-559973487) (-2-1-60-8-4-6-15)   ;(11011101110111010111101101011100) (84465052) (-572687524) (-2-2-2-2-8-4-10-4)   ;(11011101000110110111101100100110) (23864964) (-585401562) (-2-2-14-4-8-4-13-10)   ;(11011100010110100111101011101110) (-56335126) (-598050066) (-2-3-10-5-8-5-1-2)   ;(11011011100110010111101010110110) (-136535216) (-610698570) (-2-4-6-6-8-5-4-10)   ;
;304;(11011010110110000111101001111100) (-216735308) (-623347076) (-2-5-2-7-8-5-8-4)    ;(11011010000110000111101001000001) (-276735381) (-635930047) (-2-5-14-7-8-5-11-15)   ;(11011001010110000111101000000101) (-356735477) (-648513019) (-2-6-10-7-8-5-15-11)   ;(11011000100110010111100111001000) (-436535774) (-661030456) (-2-7-6-6-8-6-3-8)   ;(11010111110110100111100110001001) (-716335871) (-673547895) (-2-8-2-5-8-6-7-7)   ;(11010111000110110111100101001010) (-776135970) (-686065334) (-2-8-14-4-8-6-11-6)   ;(11010110010111010111100100001001) (-855536071) (-698517239) (-2-9-10-2-8-6-15-7)   ;(11010101100111110111100011000111) (-935136175) (-710969145) (-2-10-60-8-7-3-9)   ;
;312;(11010100111000010111100010000100) (-1012536278) (-723421052) (-2-11-1-14-8-7-7-12)    ;(11010100001001000111100000111111) (-1071736405) (-735807425) (-2-11-13-11-8-7-12-1)   ;(11010011011001110111011111111010) (-1151136710) (-748193798) (-2-12-9-8-8-80-6)   ;(11010010101010110111011110110011) (-1230136819) (-760514637) (-2-13-5-4-8-8-4-13)   ;(11010001111011110111011101101011) (-1309136929) (-772835477) (-2-14-10-8-8-9-5)   ;(11010001001101000111011100100010) (-1367737040) (-785090782) (-2-14-12-11-8-8-13-14)   ;(11010000011110010111011011011000) (-1446537154) (-797346088) (-2-15-8-6-8-9-2-8)   ;(11001111101111110111011010001101) (-1725137267) (-809535859) (-30-40-8-9-7-3)   ;
;320;(11001111000001010111011001000001) (-1781537381) (-821725631) (-30-15-10-8-9-11-15)    ;(11001110010010110111010111110011) (-1860137719) (-833915405) (-3-1-11-4-8-100-13)   ;(11001101100100100111010110100101) (-1938337837) (-846039643) (-3-2-6-13-8-10-5-11)   ;(11001100110110100111010101010101) (-2016337957) (-858098347) (-3-3-2-5-8-10-10-11)   ;(11001100001000010111010100000100) (-2072538078) (-870222588) (-3-3-13-14-8-10-15-12)   ;(11001011011010100111010010110010) (2144629076) (-882215758) (-3-4-9-5-8-11-4-14)   ;(11001010101100110111010001011111) (2066828951) (-894208929) (-3-5-4-12-8-11-10-1)   ;(11001001111111000111010000001010) (1989228826) (-906202102) (-3-60-3-8-11-15-6)   ;
;328;(11001001010001100111001110110101) (1933628479) (-918129739) (-3-6-11-9-8-12-4-11)    ;(11001000100100010111001101011110) (1856428350) (-929991842) (-3-7-6-14-8-12-10-2)   ;(11000111110111000111001100000111) (1579228221) (-941853945) (-3-8-2-3-8-12-15-9)   ;(11000111001001110111001010101110) (1523828070) (-953716050) (-3-8-13-8-8-13-5-2)   ;(11000110011101000111001001010100) (1447227938) (-965447084) (-3-9-8-11-8-13-10-12)   ;(11000101110000000111000111111001) (1372227585) (-977243655) (-3-10-3-15-8-140-7)   ;(11000101000011100111000110011101) (1315627449) (-988909155) (-3-10-15-1-8-14-6-3)   ;(11000100010110110111000101000000) (1238827292) (-1000640192) (-3-11-10-4-8-14-120)   ;
;336;(11000011101010100111000011100010) (1164627156) (-1012240158) (-3-12-5-5-8-15-1-14)    ;(11000010111110010111000010000011) (1088427017) (-1023840125) (-3-130-6-8-15-7-13)   ;(11000010010010000111000000100010) (1034226856) (-1035440094) (-3-13-11-7-8-15-13-14)   ;(11000001100110000110111111000001) (958224515) (-1046974527) (-3-14-6-7-90-3-15)   ;(11000000111010010110111101011110) (884424350) (-1058443426) (-3-15-1-6-90-10-2)   ;(11000000001110110110111011111011) (828824187) (-1069846789) (-3-15-12-4-9-10-5)   ;(10111111100011010110111010010110) (2112973096) (-1081250154) (-40-7-2-9-1-6-10)   ;(10111110110111110110111000110000) (2037372928) (-1092653520) (-4-1-20-9-1-130)   ;
;344;(10111110001100100110110111001001) (1984172581) (-1103991351) (-4-1-12-13-9-2-3-7)    ;(10111101100001100110110101100001) (1911172411) (-1115263647) (-4-2-7-9-9-2-9-15)   ;(10111100110110110110110011111000) (1836372238) (-1126470408) (-4-3-2-4-9-30-8)   ;(10111100001100000110110010001110) (1783772086) (-1137677170) (-4-3-12-15-9-3-7-2)   ;(10111011100001100110110000100011) (1711171913) (-1148818397) (-4-4-7-9-9-3-13-13)   ;(10111010110111000110101110110111) (1636771537) (-1159959625) (-4-5-2-3-9-4-4-9)   ;(10111010001100110110101101001010) (1584371382) (-1171035318) (-4-5-12-12-9-4-11-6)   ;(10111001100010110110101011011100) (1512371204) (-1182045476) (-4-6-7-4-9-5-2-4)   ;
;352;(10111000111001000110101001101101) (1440771025) (-1192990099) (-4-7-1-11-9-5-9-3)    ;(10111000001111010110100111111101) (1386970645) (-1203934723) (-4-7-12-2-9-60-3)   ;(10110111100101110110100110001011) (1115370483) (-1214813813) (-4-8-6-8-9-6-7-5)   ;(10110110111100010110100100011001) (1043970301) (-1225692903) (-4-90-14-9-6-14-7)   ;(10110110010011000110100010100110) (992770116) (-1236506458) (-4-9-11-3-9-7-5-10)   ;(10110101101010000110100000110010) (921769932) (-1247254478) (-4-10-5-7-9-7-12-14)   ;(10110101000001010110011110111100) (870969544) (-1257936964) (-4-10-15-10-9-8-4-4)   ;(10110100011000110110011101000110) (800369376) (-1268553914) (-4-11-9-12-9-8-11-10)   ;
;360;(10110011110000010110011011001111) (729969187) (-1279170865) (-4-12-3-14-9-9-3-1)    ;(10110011001000000110011001010110) (679768996) (-1289722282) (-4-12-13-15-9-9-10-10)   ;(10110010011111110110010111011101) (607368605) (-1300273699) (-4-13-80-9-10-2-3)   ;(10110001111000000110010101100011) (539768413) (-1310694045) (-4-14-1-15-9-10-9-13)   ;(10110001010000010110010011101000) (489968218) (-1321114392) (-4-14-11-14-9-11-1-8)   ;(10110000101000110110010001101100) (420368024) (-1331469204) (-4-15-5-12-9-11-9-4)   ;(10110000000001010110001111101110) (370967626) (-1341824018) (-4-15-15-10-9-12-1-2)   ;(10101111011010010110001101110000) (101967428) (-1352047760) (-50-9-6-9-12-90)   ;
;368;(10101110110011010110001011110001) (32967231) (-1362271503) (-5-1-3-2-9-130-15)    ;(10101110001100100110001001110001) (-15832969) (-1372429711) (-5-1-12-13-9-13-8-15)   ;(10101101100110000110000111110000) (-84233372) (-1382522384) (-5-2-6-7-9-14-10)   ;(10101100111111100110000101101110) (-152833574) (-1392615058) (-5-30-1-9-14-9-2)   ;(10101100011001010110000011101011) (-199033777) (-1402642197) (-5-3-9-10-9-15-1-5)   ;(10101011110011100110000001101000) (-266833982) (-1412538264) (-5-4-3-1-9-15-9-8)   ;(10101011001101110101111111100011) (-314636387) (-1422434333) (-5-4-12-8-100-1-13)   ;(10101010101000000101111101011101) (-380236595) (-1432330403) (-5-5-5-15-100-10-3)   ;
;376;(10101010000010110101111011010111) (-427636803) (-1442095401) (-5-5-15-4-10-1-2-9)    ;(10101001011101100101111001001111) (-494837013) (-1451860401) (-5-6-8-9-10-1-11-1)   ;(10101000111000110101110111000111) (-559637423) (-1461494329) (-5-7-1-12-10-2-3-9)   ;(10101000010100000101110100111110) (-606237654) (-1471128258) (-5-7-10-15-10-2-12-2)   ;(10100111101111100101110010110011) (-872837867) (-1480696653) (-5-8-4-1-10-3-4-13)   ;(10100111001011010101110000101000) (-917038082) (-1490199512) (-5-8-13-2-10-3-13-8)   ;(10100110100111000101101110011100) (-983238496) (-1499702372) (-5-9-6-3-10-4-6-4)   ;(10100110000011010101101100001111) (-1027038713) (-1509074161) (-5-9-15-2-10-4-15-1)   ;
;384;(10100101011111100101101010000010) (-1092838928) (-1518445950) (-5-10-8-1-10-5-7-14)    ;(10100100111100010101100111110011) (-1156039367) (-1527686669) (-5-110-14-10-60-13)   ;(10100100011001000101100101100100) (-1199239586) (-1536927388) (-5-11-9-11-10-6-9-12)   ;(10100011110110000101100011010011) (-1264239807) (-1546102573) (-5-12-2-7-10-7-2-13)   ;(10100011010011010101100001000010) (-1307040028) (-1555212222) (-5-12-11-2-10-7-11-14)   ;(10100010110000100101011110110000) (-1369840472) (-1564321872) (-5-13-3-13-10-8-50)   ;(10100010001110010101011100011101) (-1414040695) (-1573300451) (-5-13-12-6-10-8-14-3)   ;(10100001101100010101011010001010) (-1476040918) (-1582213494) (-5-14-4-14-10-9-7-6)   ;
;392;(10100001001010010101010111110101) (-1518041365) (-1591126539) (-5-14-13-6-10-100-11)    ;(10100000101000110101010101100000) (-1579641592) (-1599908512) (-5-15-5-12-10-10-100)   ;(10100000000111010101010011001001) (-1623041819) (-1608690487) (-5-15-14-2-10-11-3-7)   ;(10011111100110000101010000110010) (-1884242068) (-1617406926) (-60-6-7-10-11-12-14)   ;(10011111000101010101001110011011) (-1925042497) (-1625992293) (-60-14-10-10-12-6-5)   ;(10011110100100100101001100000010) (-1985842728) (-1634577662) (-6-1-6-13-10-12-15-14)   ;(10011110000100000101001001101000) (-2026242982) (-1643097496) (-6-1-14-15-10-13-9-8)   ;(10011101100011110101000111001110) (-2086643414) (-1651551794) (-6-2-70-10-14-3-2)   ;
;400;(10011101000011110101000100110011) (-2126643667) (-1659940557) (-6-2-150-10-14-12-13)    ;(10011100100100000101000010010111) (2108723393) (-1668263785) (-6-3-6-15-10-15-6-9)   ;(10011100000100100100111111111011) (2069120939) (-1676521477) (-6-3-14-13-1100-5)   ;(10011011100101000100111101011101) (2009720701) (-1684779171) (-6-4-6-11-110-10-3)   ;(10011011000110000100111010111111) (1970720443) (-1692905793) (-6-4-14-7-11-1-4-1)   ;(10011010100111010100111000100000) (1911920204) (-1700966880) (-6-5-6-2-11-1-140)   ;(10011010001000110100110110000001) (1875319767) (-1708962431) (-6-5-13-12-11-2-7-15)   ;(10011001101010100100110011100000) (1817119504) (-1716892448) (-6-6-5-5-11-3-20)   ;
;408;(10011001001100010100110000111111) (1778919243) (-1724822465) (-6-6-12-14-11-3-12-1)    ;(10011000101110100100101110011101) (1721118801) (-1732621411) (-6-7-4-5-11-4-6-3)   ;(10011000010001000100101011111011) (1685718539) (-1740354821) (-6-7-11-11-11-50-5)   ;(10010111110011100100101001011000) (1428118294) (-1748088232) (-6-8-3-1-11-5-10-8)   ;(10010111010110100100100110110100) (1391117830) (-1755690572) (-6-8-10-5-11-6-4-12)   ;(10010110111001110100100100001111) (1336317583) (-1763227377) (-6-9-1-8-11-6-15-1)   ;(10010110011101010100100001101001) (1299917317) (-1770698647) (-6-9-8-10-11-7-9-7)   ;(10010110000000110100011111000011) (1265316869) (-1778169917) (-6-9-15-12-11-8-3-13)   ;
;416;(10010101100100110100011100011100) (1209316600) (-1785510116) (-6-10-6-12-11-8-14-4)    ;(10010101001001000100011001110101) (1175716331) (-1792784779) (-6-10-13-11-11-9-8-11)   ;(10010100101101100100010111001101) (1120115881) (-1799993907) (-6-11-4-9-11-10-3-3)   ;(10010100010010010100010100100100) (1086915610) (-1807137500) (-6-11-11-6-11-10-13-12)   ;(10010011110111010100010001111010) (1031915338) (-1814215558) (-6-12-2-2-11-11-8-6)   ;(10010011011100100100001111010000) (999114884) (-1821228080) (-6-12-8-13-11-12-30)   ;(10010011000010000100001100100101) (966714611) (-1828175067) (-6-12-15-7-11-12-13-11)   ;(10010010100111110100001001111010) (912314338) (-1835056518) (-6-13-60-11-13-8-6)   ;
;424;(10010010001101110100000111001110) (880313882) (-1841872434) (-6-13-12-8-11-14-3-2)    ;(10010001110100000100000100100001) (828713607) (-1848622815) (-6-14-2-15-11-14-13-15)   ;(10010001011010100100000001110011) (797113329) (-1855307661) (-6-14-9-5-11-15-8-13)   ;(10010001000001010011111111000101) (765910871) (-1861926971) (-6-14-15-10-120-3-11)   ;(10010000101000100011111100010111) (715110593) (-1868415209) (-6-15-5-13-120-14-9)   ;(10010000001111110011111001101000) (682310314) (-1874903448) (-6-15-120-12-1-9-8)   ;(10001111110111100011110110111000) (432109834) (-1881260616) (-70-2-1-12-2-4-8)   ;(10001111011111010011110100000111) (401909573) (-1887617785) (-70-8-2-12-2-15-9)   ;
;432;(10001111000111100011110001010110) (372109292) (-1893843882) (-70-14-1-12-3-10-10)    ;(10001110110000000011101110100101) (324708811) (-1900004443) (-7-1-3-15-12-4-5-11)   ;(10001110011000110011101011110010) (295308528) (-1906099470) (-7-1-9-12-12-50-14)   ;(10001110000001110011101001000000) (266308244) (-1912128960) (-7-1-15-8-12-5-120)   ;(10001101101011000011100110001100) (217707780) (-1918092916) (-7-2-5-3-12-6-7-4)   ;(10001101010100100011100011011001) (189107497) (-1923991335) (-7-2-10-13-12-7-2-7)   ;(10001100111110010011100000100100) (140907210) (-1929824220) (-7-30-6-12-7-13-12)   ;(10001100101000100011011101101111) (115106723) (-1935526033) (-7-3-5-13-12-8-9-1)   ;
;440;(10001100010010110011011010111010) (87306438) (-1941227846) (-7-3-11-4-12-9-4-6)    ;(10001011111101100011011000000100) (40106170) (-1946798588) (-7-40-9-12-9-15-12)   ;(10001011101000010011010101001101) (14905681) (-1952369331) (-7-4-5-14-12-10-11-3)   ;(10001011010011100011010010010110) (-11894608) (-1957809002) (-7-4-11-1-12-11-6-10)   ;(10001010111111000011001111011111) (-58295097) (-1963183137) (-7-50-3-12-12-2-1)   ;(10001010101010110011001100100110) (-82695388) (-1968491738) (-7-5-5-4-12-12-13-10)   ;(10001010010110110011001001101110) (-108695678) (-1973734802) (-7-5-10-4-12-13-9-2)   ;(10001010000011010011000110110101) (-132096169) (-1978846795) (-7-5-15-2-12-14-4-11)   ;
;448;(10001001101111110011000011111011) (-177696461) (-1983958789) (-7-6-40-12-150-5)    ;(10001001011100110011000001000001) (-200696733) (-1988939711) (-7-6-8-12-12-15-11-15)   ;(10001001001010000010111110000111) (-223299227) (-1993855097) (-7-6-13-7-130-7-9)   ;(10001000110111100010111011001100) (-267899520) (-1998704948) (-7-7-2-1-13-1-3-4)   ;(10001000100101010010111000010001) (-290099813) (-2003489263) (-7-7-6-10-13-1-14-15)   ;(10001000010011010010110101010101) (-312100309) (-2008208043) (-7-7-11-2-13-2-10-11)   ;(10001000000001100010110010011001) (-333900603) (-2012861287) (-7-7-15-9-13-3-6-7)   ;(10000111110000010010101111011100) (-575101100) (-2017383460) (-7-8-3-14-13-4-2-4)   ;
;456;(10000111011111000010101100011111) (-598301397) (-2021905633) (-7-8-8-3-13-4-14-1)    ;(10000111001110010010101001100001) (-619101693) (-2026296735) (-7-8-12-6-13-5-9-15)   ;(10000110111101110010100110100011) (-659702191) (-2030622301) (-7-90-8-13-6-5-13)   ;(10000110101101100010100011100101) (-679902489) (-2034882331) (-7-9-4-9-13-7-1-11)   ;(10000110011101110010100000100110) (-699702788) (-2039011290) (-7-9-8-8-13-7-13-10)   ;(10000110001110000010011101100111) (-719303287) (-2043140249) (-7-9-12-7-13-8-9-9)   ;(10000101111110110010011010101000) (-758703586) (-2047138136) (-7-100-4-13-9-5-8)   ;(10000101101111110010010111101000) (-777704086) (-2051070488) (-7-10-40-13-10-1-8)   ;
;464;(10000101100001000010010100101000) (-794304386) (-2054937304) (-7-10-7-11-13-10-13-8)    ;(10000101010010100010010001100111) (-812904687) (-2058738585) (-7-10-11-5-13-11-9-9)   ;(10000101000100100010001110100110) (-830905188) (-2062408794) (-7-10-14-13-13-12-5-10)   ;(10000100110110100010001011100101) (-868905489) (-2066079003) (-7-11-2-5-13-13-1-11)   ;(10000100101001000010001000100011) (-884305791) (-2069618141) (-7-11-5-11-13-13-13-13)   ;(10000100011011110010000101100001) (-901706293) (-2073091743) (-7-11-90-13-14-9-15)   ;(10000100001110110010000010011111) (-918706597) (-2076499809) (-7-11-12-4-13-15-6-1)   ;(10000100000010000001111111011101) (-933309099) (-2079842339) (-7-11-15-7-140-2-3)   ;
;472;(10000011110101110001111100011010) (-969709402) (-2083053798) (-7-12-2-8-140-14-6)    ;(10000011101001110001111001010111) (-983709707) (-2086199721) (-7-12-5-8-14-1-10-9)   ;(10000011011110000001110110010011) (-999310211) (-2089280109) (-7-12-8-7-14-2-6-13)   ;(10000011010010100001110011001111) (-1012910517) (-2092294961) (-7-12-11-5-14-3-3-1)   ;(10000011000111010001110000001011) (-1028110821) (-2095244277) (-7-12-14-2-14-3-15-5)   ;(10000010111100100001101101000111) (-1060911327) (-2098062521) (-7-130-13-14-4-11-9)   ;(10000010110001110001101010000010) (-1073711632) (-2100880766) (-7-13-3-8-14-5-7-14)   ;(10000010100111100001100110111110) (-1087912158) (-2103567938) (-7-13-6-1-14-6-4-2)   ;
;480;(10000010011101110001100011111001) (-1099712463) (-2106124039) (-7-13-8-8-14-70-7)    ;(10000010010100000001100000110011) (-1111312771) (-2108680141) (-7-13-10-15-14-7-12-13)   ;(10000010001010110001011101101110) (-1122713278) (-2111105170) (-7-13-13-4-14-8-9-2)   ;(10000010000001100001011010101000) (-1133913586) (-2113530200) (-7-13-15-9-14-9-5-8)   ;(10000001111000110001010111100010) (-1164714092) (-2115824158) (-7-14-1-12-14-10-1-14)   ;(10000001110000100001010100011100) (-1174914400) (-2117987044) (-7-14-3-13-14-10-14-4)   ;(10000001101000010001010001010101) (-1185114709) (-2120149931) (-7-14-5-14-14-11-10-11)   ;(10000001100000100001001110001111) (-1194915217) (-2122181745) (-7-14-7-13-14-12-7-1)   ;
;488;(10000001011001000001001011001000) (-1204315526) (-2124148024) (-7-14-9-11-14-13-3-8)    ;(10000001010001110001001000000001) (-1213715833) (-2126048767) (-7-14-11-8-14-13-15-15)   ;(10000001001010110001000100111010) (-1222716362) (-2127883974) (-7-14-13-4-14-14-12-6)   ;(10000001000100010001000001110010) (-1231116672) (-2129588110) (-7-14-14-14-14-15-8-14)   ;(10000000111101110000111110101011) (-1259719181) (-2131292245) (-7-150-8-150-5-5)   ;(10000000110111110000111011100011) (-1267719491) (-2132865309) (-7-15-20-15-1-1-13)   ;(10000000110010010000111000011100) (-1273119800) (-2134307300) (-7-15-3-6-15-1-14-4)   ;(10000000101100110000110101010100) (-1280720310) (-2135749292) (-7-15-4-12-15-2-10-12)   ;
;496;(10000000100111110000110010001100) (-1287720620) (-2137060212) (-7-15-60-15-3-7-4)    ;(10000000100011000000101111000100) (-1292321130) (-2138305596) (-7-15-7-3-15-4-3-12)   ;(10000000011110100000101011111011) (-1298921461) (-2139485445) (-7-15-8-5-15-50-5)   ;(10000000011010010000101000110011) (-1303121771) (-2140599757) (-7-15-9-6-15-5-12-13)   ;(10000000010110100000100101101010) (-1308922282) (-2141582998) (-7-15-10-5-15-6-9-6)   ;(10000000010011000000100010100010) (-1312322592) (-2142500702) (-7-15-11-3-15-7-5-14)   ;(10000000001111110000011111011001) (-1317723103) (-2143352871) (-7-15-120-15-8-2-7)   ;(10000000001100110000011100010001) (-1320723413) (-2144139503) (-7-15-12-12-15-8-14-15)   ;
;504;(10000000001010000000011001001000) (-1323323726) (-2144860600) (-7-15-13-7-15-9-11-8)    ;(10000000000111110000010101111111) (-1327724257) (-2145450625) (-7-15-140-15-10-8-1)   ;(10000000000101110000010010110110) (-1329724568) (-2145975114) (-7-15-14-8-15-11-4-10)   ;(10000000000100000000001111101101) (-1331325079) (-2146434067) (-7-15-14-15-15-12-1-3)   ;(10000000000010110000001100100100) (-1332725390) (-2146761948) (-7-15-15-4-15-12-13-12)   ;(10000000000001110000001001011011) (-1333725701) (-2147024293) (-7-15-15-8-15-13-10-5)   ;(10000000000000110000000110010010) (-1334726212) (-2147286638) (-7-15-15-12-15-14-6-14)   ;(10000000000000100000000011001001) (-1334926523) (-2147352375) (-7-15-15-13-15-15-3-7)   ;


+-----------------------------------------------------------------------------------------------+
; Fitter DSP Block Usage Summary                                                                ;
+---------------------------------------+-------------+---------------------+-------------------+
; Statistic                             ; Number Used ; Available per Block ; Maximum Available ;
+---------------------------------------+-------------+---------------------+-------------------+
; Simple Multipliers (9-bit)            ; 0           ; 2                   ; 288               ;
; Simple Multipliers (18-bit)           ; 8           ; 1                   ; 144               ;
; Embedded Multiplier Blocks            ; 8           ; --                  ; 144               ;
; Embedded Multiplier 9-bit elements    ; 16          ; 2                   ; 288               ;
; Signed Embedded Multipliers           ; 4           ; --                  ; --                ;
; Unsigned Embedded Multipliers         ; 0           ; --                  ; --                ;
; Mixed Sign Embedded Multipliers       ; 4           ; --                  ; --                ;
; Variable Sign Embedded Multipliers    ; 0           ; --                  ; --                ;
; Dedicated Input Shift Register Chains ; 0           ; --                  ; --                ;
+---------------------------------------+-------------+---------------------+-------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DSP Block Details                                                                                                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------+----------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+
; Name                                                                                 ; Mode                       ; Location           ; Sign Representation ; Has Input Shift Register Chain ; Data A Input Register ; Data B Input Register ; Pipeline Register ; Output Register ;
+--------------------------------------------------------------------------------------+----------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+
; data_path:dp|butterfly:butterfly|lpm_mult:Mult0|mult_qgs:auto_generated|w203w[0]     ; Simple Multiplier (18-bit) ; DSPOUT_X48_Y24_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    data_path:dp|butterfly:butterfly|lpm_mult:Mult0|mult_qgs:auto_generated|mac_mult1 ;                            ; DSPMULT_X48_Y24_N0 ; Mixed               ;                                ; no                    ; no                    ; no                ;                 ;
; data_path:dp|butterfly:butterfly|lpm_mult:Mult1|mult_qgs:auto_generated|w203w[0]     ; Simple Multiplier (18-bit) ; DSPOUT_X48_Y23_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    data_path:dp|butterfly:butterfly|lpm_mult:Mult1|mult_qgs:auto_generated|mac_mult1 ;                            ; DSPMULT_X48_Y23_N0 ; Mixed               ;                                ; no                    ; no                    ; no                ;                 ;
; data_path:dp|butterfly:butterfly|lpm_mult:Mult0|mult_qgs:auto_generated|mac_out4     ; Simple Multiplier (18-bit) ; DSPOUT_X48_Y22_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    data_path:dp|butterfly:butterfly|lpm_mult:Mult0|mult_qgs:auto_generated|mac_mult3 ;                            ; DSPMULT_X48_Y22_N0 ; Signed              ;                                ; no                    ; no                    ; no                ;                 ;
; data_path:dp|butterfly:butterfly|lpm_mult:Mult1|mult_qgs:auto_generated|mac_out4     ; Simple Multiplier (18-bit) ; DSPOUT_X48_Y21_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    data_path:dp|butterfly:butterfly|lpm_mult:Mult1|mult_qgs:auto_generated|mac_mult3 ;                            ; DSPMULT_X48_Y21_N0 ; Signed              ;                                ; no                    ; no                    ; no                ;                 ;
; data_path:dp|butterfly:butterfly|lpm_mult:Mult2|mult_qgs:auto_generated|w203w[0]     ; Simple Multiplier (18-bit) ; DSPOUT_X48_Y19_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    data_path:dp|butterfly:butterfly|lpm_mult:Mult2|mult_qgs:auto_generated|mac_mult1 ;                            ; DSPMULT_X48_Y19_N0 ; Mixed               ;                                ; no                    ; no                    ; no                ;                 ;
; data_path:dp|butterfly:butterfly|lpm_mult:Mult3|mult_qgs:auto_generated|w203w[0]     ; Simple Multiplier (18-bit) ; DSPOUT_X48_Y20_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    data_path:dp|butterfly:butterfly|lpm_mult:Mult3|mult_qgs:auto_generated|mac_mult1 ;                            ; DSPMULT_X48_Y20_N0 ; Mixed               ;                                ; no                    ; no                    ; no                ;                 ;
; data_path:dp|butterfly:butterfly|lpm_mult:Mult2|mult_qgs:auto_generated|mac_out4     ; Simple Multiplier (18-bit) ; DSPOUT_X48_Y18_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    data_path:dp|butterfly:butterfly|lpm_mult:Mult2|mult_qgs:auto_generated|mac_mult3 ;                            ; DSPMULT_X48_Y18_N0 ; Signed              ;                                ; no                    ; no                    ; no                ;                 ;
; data_path:dp|butterfly:butterfly|lpm_mult:Mult3|mult_qgs:auto_generated|mac_out4     ; Simple Multiplier (18-bit) ; DSPOUT_X48_Y17_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    data_path:dp|butterfly:butterfly|lpm_mult:Mult3|mult_qgs:auto_generated|mac_mult3 ;                            ; DSPMULT_X48_Y17_N0 ; Signed              ;                                ; no                    ; no                    ; no                ;                 ;
+--------------------------------------------------------------------------------------+----------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+


+-------------------------------------------------+
; Routing Usage Summary                           ;
+-----------------------+-------------------------+
; Routing Resource Type ; Usage                   ;
+-----------------------+-------------------------+
; Block interconnects   ; 1,519 / 148,641 ( 1 % ) ;
; C16 interconnects     ; 79 / 5,382 ( 1 % )      ;
; C4 interconnects      ; 1,137 / 106,704 ( 1 % ) ;
; Direct links          ; 70 / 148,641 ( < 1 % )  ;
; Global clocks         ; 1 / 20 ( 5 % )          ;
; Local interconnects   ; 127 / 49,760 ( < 1 % )  ;
; NSLEEPs               ; 0 / 500 ( 0 % )         ;
; R24 interconnects     ; 59 / 5,406 ( 1 % )      ;
; R4 interconnects      ; 1,568 / 147,764 ( 1 % ) ;
+-----------------------+-------------------------+


+----------------------------------------------------------------------------+
; LAB Logic Elements                                                         ;
+---------------------------------------------+------------------------------+
; Number of Logic Elements  (Average = 10.45) ; Number of LABs  (Total = 53) ;
+---------------------------------------------+------------------------------+
; 1                                           ; 6                            ;
; 2                                           ; 4                            ;
; 3                                           ; 2                            ;
; 4                                           ; 0                            ;
; 5                                           ; 1                            ;
; 6                                           ; 0                            ;
; 7                                           ; 0                            ;
; 8                                           ; 1                            ;
; 9                                           ; 4                            ;
; 10                                          ; 6                            ;
; 11                                          ; 0                            ;
; 12                                          ; 5                            ;
; 13                                          ; 3                            ;
; 14                                          ; 3                            ;
; 15                                          ; 4                            ;
; 16                                          ; 14                           ;
+---------------------------------------------+------------------------------+


+-------------------------------------------------------------------+
; LAB-wide Signals                                                  ;
+------------------------------------+------------------------------+
; LAB-wide Signals  (Average = 0.77) ; Number of LABs  (Total = 53) ;
+------------------------------------+------------------------------+
; 1 Clock                            ; 30                           ;
; 1 Clock enable                     ; 2                            ;
; 1 Sync. clear                      ; 4                            ;
; 1 Sync. load                       ; 5                            ;
+------------------------------------+------------------------------+


+-----------------------------------------------------------------------------+
; LAB Signals Sourced                                                         ;
+----------------------------------------------+------------------------------+
; Number of Signals Sourced  (Average = 14.66) ; Number of LABs  (Total = 53) ;
+----------------------------------------------+------------------------------+
; 0                                            ; 2                            ;
; 1                                            ; 5                            ;
; 2                                            ; 4                            ;
; 3                                            ; 2                            ;
; 4                                            ; 1                            ;
; 5                                            ; 1                            ;
; 6                                            ; 0                            ;
; 7                                            ; 0                            ;
; 8                                            ; 0                            ;
; 9                                            ; 4                            ;
; 10                                           ; 0                            ;
; 11                                           ; 1                            ;
; 12                                           ; 4                            ;
; 13                                           ; 0                            ;
; 14                                           ; 0                            ;
; 15                                           ; 2                            ;
; 16                                           ; 3                            ;
; 17                                           ; 1                            ;
; 18                                           ; 1                            ;
; 19                                           ; 2                            ;
; 20                                           ; 5                            ;
; 21                                           ; 1                            ;
; 22                                           ; 2                            ;
; 23                                           ; 1                            ;
; 24                                           ; 0                            ;
; 25                                           ; 1                            ;
; 26                                           ; 0                            ;
; 27                                           ; 0                            ;
; 28                                           ; 3                            ;
; 29                                           ; 6                            ;
; 30                                           ; 0                            ;
; 31                                           ; 0                            ;
; 32                                           ; 1                            ;
+----------------------------------------------+------------------------------+


+--------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                        ;
+-------------------------------------------------+------------------------------+
; Number of Signals Sourced Out  (Average = 8.70) ; Number of LABs  (Total = 53) ;
+-------------------------------------------------+------------------------------+
; 0                                               ; 2                            ;
; 1                                               ; 6                            ;
; 2                                               ; 4                            ;
; 3                                               ; 3                            ;
; 4                                               ; 1                            ;
; 5                                               ; 1                            ;
; 6                                               ; 0                            ;
; 7                                               ; 0                            ;
; 8                                               ; 0                            ;
; 9                                               ; 10                           ;
; 10                                              ; 6                            ;
; 11                                              ; 4                            ;
; 12                                              ; 2                            ;
; 13                                              ; 2                            ;
; 14                                              ; 2                            ;
; 15                                              ; 3                            ;
; 16                                              ; 7                            ;
+-------------------------------------------------+------------------------------+


+-----------------------------------------------------------------------------+
; LAB Distinct Inputs                                                         ;
+----------------------------------------------+------------------------------+
; Number of Distinct Inputs  (Average = 15.94) ; Number of LABs  (Total = 53) ;
+----------------------------------------------+------------------------------+
; 0                                            ; 0                            ;
; 1                                            ; 1                            ;
; 2                                            ; 0                            ;
; 3                                            ; 6                            ;
; 4                                            ; 2                            ;
; 5                                            ; 4                            ;
; 6                                            ; 0                            ;
; 7                                            ; 2                            ;
; 8                                            ; 0                            ;
; 9                                            ; 0                            ;
; 10                                           ; 2                            ;
; 11                                           ; 1                            ;
; 12                                           ; 1                            ;
; 13                                           ; 1                            ;
; 14                                           ; 1                            ;
; 15                                           ; 1                            ;
; 16                                           ; 3                            ;
; 17                                           ; 4                            ;
; 18                                           ; 5                            ;
; 19                                           ; 2                            ;
; 20                                           ; 2                            ;
; 21                                           ; 0                            ;
; 22                                           ; 2                            ;
; 23                                           ; 0                            ;
; 24                                           ; 1                            ;
; 25                                           ; 2                            ;
; 26                                           ; 2                            ;
; 27                                           ; 1                            ;
; 28                                           ; 2                            ;
; 29                                           ; 2                            ;
; 30                                           ; 0                            ;
; 31                                           ; 0                            ;
; 32                                           ; 0                            ;
; 33                                           ; 0                            ;
; 34                                           ; 2                            ;
; 35                                           ; 0                            ;
; 36                                           ; 1                            ;
+----------------------------------------------+------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 9     ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 21    ;
+----------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area                ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Inapplicable ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; No Location assignments found.                                           ; I/O                 ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; No Global Signal assignments found.                                      ; I/O                 ;                   ;
; Inapplicable ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; No Location assignments found.                                           ; I/O                 ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                 ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; No Location assignments found.                                           ; I/O                 ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; No open drain assignments found.                                         ; I/O                 ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                 ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 160mA for row I/Os and 160mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                                              ; None     ; ----                                                                     ; On Chip Termination ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules          ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass         ; 0            ; 0            ; 0            ; 0            ; 0            ; 77        ; 0            ; 0            ; 77        ; 77        ; 0            ; 43           ; 0            ; 0            ; 34           ; 0            ; 43           ; 34           ; 0            ; 0            ; 0            ; 43           ; 0            ; 0            ; 0            ; 0            ; 0            ; 77        ; 0            ; 0            ;
; Total Unchecked    ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable ; 77           ; 77           ; 77           ; 77           ; 77           ; 0         ; 77           ; 77           ; 0         ; 0         ; 77           ; 34           ; 77           ; 77           ; 43           ; 77           ; 34           ; 43           ; 77           ; 77           ; 77           ; 34           ; 77           ; 77           ; 77           ; 77           ; 77           ; 0         ; 77           ; 77           ;
; Total Fail         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; fft_done           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; o_real[0]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; o_real[1]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; o_real[2]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; o_real[3]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; o_real[4]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; o_real[5]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; o_real[6]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; o_real[7]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; o_real[8]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; o_real[9]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; o_real[10]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; o_real[11]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; o_real[12]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; o_real[13]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; o_real[14]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; o_real[15]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; o_real[16]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; o_real[17]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; o_real[18]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; o_real[19]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; o_real[20]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; o_img[0]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; o_img[1]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; o_img[2]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; o_img[3]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; o_img[4]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; o_img[5]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; o_img[6]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; o_img[7]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; o_img[8]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; o_img[9]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; o_img[10]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; o_img[11]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; o_img[12]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; o_img[13]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; o_img[14]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; o_img[15]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; o_img[16]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; o_img[17]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; o_img[18]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; o_img[19]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; o_img[20]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; start              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; reset              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; clk                ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; load               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; in_data[0]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; addr_wr[0]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; addr_rd[0]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; addr_wr[1]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; addr_rd[1]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; addr_wr[2]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; addr_rd[2]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; addr_wr[3]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; addr_rd[3]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; addr_wr[4]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; addr_rd[4]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; addr_wr[5]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; addr_rd[5]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; addr_wr[6]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; addr_rd[6]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; addr_wr[7]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; addr_rd[7]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; addr_wr[8]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; addr_rd[8]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; addr_wr[9]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; addr_rd[9]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; in_data[1]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; in_data[2]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; in_data[3]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; in_data[4]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; in_data[5]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; in_data[6]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; in_data[7]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; in_data[8]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; in_data[9]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+-------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                     ;
+------------------------------------------------------------------+------------------------+
; Option                                                           ; Setting                ;
+------------------------------------------------------------------+------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                    ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                    ;
; Enable device-wide output enable (DEV_OE)                        ; Off                    ;
; Enable INIT_DONE output                                          ; Off                    ;
; Configuration scheme                                             ; Internal Configuration ;
; Enable Error Detection CRC_ERROR pin                             ; Off                    ;
; Enable open drain on CRC_ERROR pin                               ; Off                    ;
; Enable nCONFIG, nSTATUS, and CONF_DONE pins                      ; On                     ;
; Enable JTAG pin sharing                                          ; Off                    ;
; Enable nCE pin                                                   ; Off                    ;
; Enable CONFIG_SEL pin                                            ; On                     ;
; Enable input tri-state on active configuration pins in user mode ; Off                    ;
; Configuration Voltage Level                                      ; Auto                   ;
; Force Configuration Voltage Level                                ; Off                    ;
; Data[0]                                                          ; Unreserved             ;
; Data[1]/ASDO                                                     ; Unreserved             ;
; FLASH_nCE/nCSO                                                   ; Unreserved             ;
; DCLK                                                             ; Unreserved             ;
+------------------------------------------------------------------+------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary              ;
+-----------------+----------------------+-------------------+
; Source Clock(s) ; Destination Clock(s) ; Delay Added in ns ;
+-----------------+----------------------+-------------------+
; clk             ; clk                  ; 3.0               ;
+-----------------+----------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the Timing Analyzer.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                         ;
+-------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                             ; Destination Register                                                                                                                                ; Delay Added in ns ;
+-------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; data_path:dp|mem_bank:mem_bank0|dual_port_ram_single_clock:ram|reg_addr_a[0]                                ; data_path:dp|mem_bank:mem_bank0|dual_port_ram_single_clock:ram|altsyncram:ram_rtl_0|altsyncram_kmq1:auto_generated|ram_block1a6~porta_address_reg0  ; 0.125             ;
; data_path:dp|mem_bank:mem_bank1|dual_port_ram_single_clock:ram|reg_addr_a[0]                                ; data_path:dp|mem_bank:mem_bank1|dual_port_ram_single_clock:ram|altsyncram:ram_rtl_0|altsyncram_kmq1:auto_generated|ram_block1a30~porta_address_reg0 ; 0.118             ;
; data_path:dp|mem_bank:mem_bank1|dual_port_ram_single_clock:ram|reg_addr_a[1]                                ; data_path:dp|mem_bank:mem_bank1|dual_port_ram_single_clock:ram|altsyncram:ram_rtl_0|altsyncram_kmq1:auto_generated|ram_block1a30~porta_address_reg0 ; 0.118             ;
; data_path:dp|mem_bank:mem_bank1|dual_port_ram_single_clock:ram|reg_addr_b[1]                                ; data_path:dp|mem_bank:mem_bank1|dual_port_ram_single_clock:ram|altsyncram:ram_rtl_0|altsyncram_kmq1:auto_generated|ram_block1a30~portb_address_reg0 ; 0.111             ;
; data_path:dp|altshift_taps:del_addr_A_rtl_0|shift_taps_tgl:auto_generated|dffe3a[0]                         ; data_path:dp|altshift_taps:del_addr_A_rtl_0|shift_taps_tgl:auto_generated|altsyncram_fv21:altsyncram4|ram_block5a19~portb_address_reg0              ; 0.102             ;
; data_path:dp|altshift_taps:del_addr_A_rtl_0|shift_taps_tgl:auto_generated|cntr_s3f:cntr1|counter_reg_bit[1] ; data_path:dp|altshift_taps:del_addr_A_rtl_0|shift_taps_tgl:auto_generated|altsyncram_fv21:altsyncram4|ram_block5a19~porta_address_reg0              ; 0.097             ;
; data_path:dp|altshift_taps:del_addr_A_rtl_0|shift_taps_tgl:auto_generated|cntr_s3f:cntr1|counter_reg_bit[0] ; data_path:dp|altshift_taps:del_addr_A_rtl_0|shift_taps_tgl:auto_generated|altsyncram_fv21:altsyncram4|ram_block5a19~porta_address_reg0              ; 0.093             ;
; data_path:dp|mem_bank:mem_bank1|dual_port_ram_single_clock:ram|reg_data_b[34]                               ; data_path:dp|mem_bank:mem_bank1|dual_port_ram_single_clock:ram|altsyncram:ram_rtl_0|altsyncram_kmq1:auto_generated|ram_block1a34~portb_datain_reg0  ; 0.092             ;
; data_path:dp|mem_bank:mem_bank0|dual_port_ram_single_clock:ram|reg_data_a[31]                               ; data_path:dp|mem_bank:mem_bank1|dual_port_ram_single_clock:ram|altsyncram:ram_rtl_0|altsyncram_kmq1:auto_generated|ram_block1a31~porta_datain_reg0  ; 0.091             ;
; data_path:dp|mem_bank:mem_bank0|dual_port_ram_single_clock:ram|reg_data_a[32]                               ; data_path:dp|mem_bank:mem_bank1|dual_port_ram_single_clock:ram|altsyncram:ram_rtl_0|altsyncram_kmq1:auto_generated|ram_block1a32~porta_datain_reg0  ; 0.090             ;
; data_path:dp|mem_bank:mem_bank1|dual_port_ram_single_clock:ram|reg_data_b[38]                               ; data_path:dp|mem_bank:mem_bank1|dual_port_ram_single_clock:ram|altsyncram:ram_rtl_0|altsyncram_kmq1:auto_generated|ram_block1a38~portb_datain_reg0  ; 0.090             ;
; data_path:dp|mem_bank:mem_bank1|dual_port_ram_single_clock:ram|reg_addr_a[2]                                ; data_path:dp|mem_bank:mem_bank1|dual_port_ram_single_clock:ram|altsyncram:ram_rtl_0|altsyncram_kmq1:auto_generated|ram_block1a30~porta_address_reg0 ; 0.089             ;
; data_path:dp|mem_bank:mem_bank1|dual_port_ram_single_clock:ram|reg_addr_a[8]                                ; data_path:dp|mem_bank:mem_bank1|dual_port_ram_single_clock:ram|altsyncram:ram_rtl_0|altsyncram_kmq1:auto_generated|ram_block1a30~porta_address_reg0 ; 0.089             ;
; data_path:dp|mem_bank:mem_bank1|dual_port_ram_single_clock:ram|reg_addr_a[3]                                ; data_path:dp|mem_bank:mem_bank1|dual_port_ram_single_clock:ram|altsyncram:ram_rtl_0|altsyncram_kmq1:auto_generated|ram_block1a30~porta_address_reg0 ; 0.086             ;
; data_path:dp|mem_bank:mem_bank0|dual_port_ram_single_clock:ram|reg_data_a[38]                               ; data_path:dp|mem_bank:mem_bank1|dual_port_ram_single_clock:ram|altsyncram:ram_rtl_0|altsyncram_kmq1:auto_generated|ram_block1a38~porta_datain_reg0  ; 0.086             ;
; data_path:dp|mem_bank:mem_bank0|dual_port_ram_single_clock:ram|reg_data_a[37]                               ; data_path:dp|mem_bank:mem_bank1|dual_port_ram_single_clock:ram|altsyncram:ram_rtl_0|altsyncram_kmq1:auto_generated|ram_block1a37~porta_datain_reg0  ; 0.086             ;
; data_path:dp|mem_bank:mem_bank0|dual_port_ram_single_clock:ram|reg_data_a[8]                                ; data_path:dp|mem_bank:mem_bank1|dual_port_ram_single_clock:ram|altsyncram:ram_rtl_0|altsyncram_kmq1:auto_generated|ram_block1a8~porta_datain_reg0   ; 0.084             ;
; data_path:dp|mem_bank:mem_bank0|dual_port_ram_single_clock:ram|reg_data_a[7]                                ; data_path:dp|mem_bank:mem_bank1|dual_port_ram_single_clock:ram|altsyncram:ram_rtl_0|altsyncram_kmq1:auto_generated|ram_block1a7~porta_datain_reg0   ; 0.084             ;
; data_path:dp|mem_bank:mem_bank1|dual_port_ram_single_clock:ram|reg_addr_a[4]                                ; data_path:dp|mem_bank:mem_bank1|dual_port_ram_single_clock:ram|altsyncram:ram_rtl_0|altsyncram_kmq1:auto_generated|ram_block1a30~porta_address_reg0 ; 0.072             ;
; data_path:dp|mem_bank:mem_bank1|dual_port_ram_single_clock:ram|reg_data_b[33]                               ; data_path:dp|mem_bank:mem_bank1|dual_port_ram_single_clock:ram|altsyncram:ram_rtl_0|altsyncram_kmq1:auto_generated|ram_block1a33~portb_datain_reg0  ; 0.067             ;
; data_path:dp|mem_bank:mem_bank1|dual_port_ram_single_clock:ram|reg_data_b[20]                               ; data_path:dp|mem_bank:mem_bank1|dual_port_ram_single_clock:ram|altsyncram:ram_rtl_0|altsyncram_kmq1:auto_generated|ram_block1a20~portb_datain_reg0  ; 0.061             ;
; data_path:dp|mem_bank:mem_bank1|dual_port_ram_single_clock:ram|reg_data_b[32]                               ; data_path:dp|mem_bank:mem_bank1|dual_port_ram_single_clock:ram|altsyncram:ram_rtl_0|altsyncram_kmq1:auto_generated|ram_block1a32~portb_datain_reg0  ; 0.060             ;
; data_path:dp|mem_bank:mem_bank0|dual_port_ram_single_clock:ram|reg_data_a[35]                               ; data_path:dp|mem_bank:mem_bank1|dual_port_ram_single_clock:ram|altsyncram:ram_rtl_0|altsyncram_kmq1:auto_generated|ram_block1a35~porta_datain_reg0  ; 0.059             ;
; data_path:dp|mem_bank:mem_bank1|dual_port_ram_single_clock:ram|reg_data_b[18]                               ; data_path:dp|mem_bank:mem_bank1|dual_port_ram_single_clock:ram|altsyncram:ram_rtl_0|altsyncram_kmq1:auto_generated|ram_block1a18~portb_datain_reg0  ; 0.059             ;
; data_path:dp|mem_bank:mem_bank1|dual_port_ram_single_clock:ram|reg_data_b[19]                               ; data_path:dp|mem_bank:mem_bank1|dual_port_ram_single_clock:ram|altsyncram:ram_rtl_0|altsyncram_kmq1:auto_generated|ram_block1a19~portb_datain_reg0  ; 0.059             ;
; data_path:dp|mem_bank:mem_bank0|dual_port_ram_single_clock:ram|reg_data_a[6]                                ; data_path:dp|mem_bank:mem_bank1|dual_port_ram_single_clock:ram|altsyncram:ram_rtl_0|altsyncram_kmq1:auto_generated|ram_block1a6~porta_datain_reg0   ; 0.057             ;
; data_path:dp|mem_bank:mem_bank0|dual_port_ram_single_clock:ram|reg_data_a[11]                               ; data_path:dp|mem_bank:mem_bank0|dual_port_ram_single_clock:ram|altsyncram:ram_rtl_0|altsyncram_kmq1:auto_generated|ram_block1a11~porta_datain_reg0  ; 0.052             ;
; data_path:dp|mem_bank:mem_bank0|dual_port_ram_single_clock:ram|reg_data_a[10]                               ; data_path:dp|mem_bank:mem_bank1|dual_port_ram_single_clock:ram|altsyncram:ram_rtl_0|altsyncram_kmq1:auto_generated|ram_block1a10~porta_datain_reg0  ; 0.052             ;
; data_path:dp|mem_bank:mem_bank0|dual_port_ram_single_clock:ram|reg_data_a[9]                                ; data_path:dp|mem_bank:mem_bank1|dual_port_ram_single_clock:ram|altsyncram:ram_rtl_0|altsyncram_kmq1:auto_generated|ram_block1a9~porta_datain_reg0   ; 0.052             ;
; data_path:dp|mem_bank:mem_bank0|dual_port_ram_single_clock:ram|reg_data_a[13]                               ; data_path:dp|mem_bank:mem_bank0|dual_port_ram_single_clock:ram|altsyncram:ram_rtl_0|altsyncram_kmq1:auto_generated|ram_block1a13~porta_datain_reg0  ; 0.052             ;
; data_path:dp|mem_bank:mem_bank1|dual_port_ram_single_clock:ram|reg_data_b[36]                               ; data_path:dp|mem_bank:mem_bank1|dual_port_ram_single_clock:ram|altsyncram:ram_rtl_0|altsyncram_kmq1:auto_generated|ram_block1a36~portb_datain_reg0  ; 0.044             ;
; data_path:dp|mem_bank:mem_bank1|dual_port_ram_single_clock:ram|reg_data_b[35]                               ; data_path:dp|mem_bank:mem_bank1|dual_port_ram_single_clock:ram|altsyncram:ram_rtl_0|altsyncram_kmq1:auto_generated|ram_block1a35~portb_datain_reg0  ; 0.044             ;
; data_path:dp|mem_bank:mem_bank0|dual_port_ram_single_clock:ram|reg_data_a[36]                               ; data_path:dp|mem_bank:mem_bank1|dual_port_ram_single_clock:ram|altsyncram:ram_rtl_0|altsyncram_kmq1:auto_generated|ram_block1a36~porta_datain_reg0  ; 0.044             ;
; data_path:dp|mem_bank:mem_bank0|dual_port_ram_single_clock:ram|reg_data_a[34]                               ; data_path:dp|mem_bank:mem_bank1|dual_port_ram_single_clock:ram|altsyncram:ram_rtl_0|altsyncram_kmq1:auto_generated|ram_block1a34~porta_datain_reg0  ; 0.043             ;
; data_path:dp|mem_bank:mem_bank1|dual_port_ram_single_clock:ram|reg_data_b[16]                               ; data_path:dp|mem_bank:mem_bank1|dual_port_ram_single_clock:ram|altsyncram:ram_rtl_0|altsyncram_kmq1:auto_generated|ram_block1a16~portb_datain_reg0  ; 0.042             ;
; data_path:dp|mem_bank:mem_bank1|dual_port_ram_single_clock:ram|reg_data_b[17]                               ; data_path:dp|mem_bank:mem_bank1|dual_port_ram_single_clock:ram|altsyncram:ram_rtl_0|altsyncram_kmq1:auto_generated|ram_block1a17~portb_datain_reg0  ; 0.042             ;
; data_path:dp|mem_bank:mem_bank0|dual_port_ram_single_clock:ram|reg_data_a[33]                               ; data_path:dp|mem_bank:mem_bank1|dual_port_ram_single_clock:ram|altsyncram:ram_rtl_0|altsyncram_kmq1:auto_generated|ram_block1a33~porta_datain_reg0  ; 0.036             ;
; data_path:dp|mem_bank:mem_bank1|dual_port_ram_single_clock:ram|reg_data_b[31]                               ; data_path:dp|mem_bank:mem_bank1|dual_port_ram_single_clock:ram|altsyncram:ram_rtl_0|altsyncram_kmq1:auto_generated|ram_block1a31~portb_datain_reg0  ; 0.036             ;
; data_path:dp|mem_bank:mem_bank1|dual_port_ram_single_clock:ram|reg_data_b[15]                               ; data_path:dp|mem_bank:mem_bank1|dual_port_ram_single_clock:ram|altsyncram:ram_rtl_0|altsyncram_kmq1:auto_generated|ram_block1a15~portb_datain_reg0  ; 0.035             ;
; data_path:dp|mem_bank:mem_bank1|dual_port_ram_single_clock:ram|reg_data_b[30]                               ; data_path:dp|mem_bank:mem_bank1|dual_port_ram_single_clock:ram|altsyncram:ram_rtl_0|altsyncram_kmq1:auto_generated|ram_block1a30~portb_datain_reg0  ; 0.034             ;
; data_path:dp|mem_bank:mem_bank0|dual_port_ram_single_clock:ram|reg_data_a[12]                               ; data_path:dp|mem_bank:mem_bank0|dual_port_ram_single_clock:ram|altsyncram:ram_rtl_0|altsyncram_kmq1:auto_generated|ram_block1a12~porta_datain_reg0  ; 0.032             ;
; data_path:dp|mem_bank:mem_bank1|dual_port_ram_single_clock:ram|reg_data_b[37]                               ; data_path:dp|mem_bank:mem_bank1|dual_port_ram_single_clock:ram|altsyncram:ram_rtl_0|altsyncram_kmq1:auto_generated|ram_block1a37~portb_datain_reg0  ; 0.019             ;
; data_path:dp|mem_bank:mem_bank0|dual_port_ram_single_clock:ram|reg_data_a[14]                               ; data_path:dp|mem_bank:mem_bank0|dual_port_ram_single_clock:ram|altsyncram:ram_rtl_0|altsyncram_kmq1:auto_generated|ram_block1a14~porta_datain_reg0  ; 0.017             ;
+-------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 43 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (119006): Selected device 10M50DAF484C7G for design "fft_pipeline"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device 10M08DAF484I7G is compatible
    Info (176445): Device 10M08DAF484I7P is compatible
    Info (176445): Device 10M16DAF484A7G is compatible
    Info (176445): Device 10M16DAF484C7G is compatible
    Info (176445): Device 10M16DAF484I7G is compatible
    Info (176445): Device 10M16DAF484I7P is compatible
    Info (176445): Device 10M25DAF484A7G is compatible
    Info (176445): Device 10M25DAF484C7G is compatible
    Info (176445): Device 10M25DAF484I7G is compatible
    Info (176445): Device 10M50DAF484I7G is compatible
    Info (176445): Device 10M50DAF484I7P is compatible
    Info (176445): Device 10M40DAF484C7G is compatible
    Info (176445): Device 10M40DAF484I7G is compatible
Info (169124): Fitter converted 8 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_TMS~ is reserved at location H2
    Info (169125): Pin ~ALTERA_TCK~ is reserved at location G2
    Info (169125): Pin ~ALTERA_TDI~ is reserved at location L4
    Info (169125): Pin ~ALTERA_TDO~ is reserved at location M5
    Info (169125): Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10
    Info (169125): Pin ~ALTERA_nCONFIG~ is reserved at location H9
    Info (169125): Pin ~ALTERA_nSTATUS~ is reserved at location G9
    Info (169125): Pin ~ALTERA_CONF_DONE~ is reserved at location F8
Info (169141): DATA[0] dual-purpose pin not reserved
Info (12825): Data[1]/ASDO dual-purpose pin not reserved
Info (12825): nCSO dual-purpose pin not reserved
Info (12825): DCLK dual-purpose pin not reserved
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Critical Warning (169085): No exact pin location assignment(s) for 77 pins of 77 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report.
Info (332104): Reading SDC File: 'Constrain/SDC1.sdc'
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332154): The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers.
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 1 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):   20.000          clk
Info (176353): Automatically promoted node clk~input (placed in PIN M8 (CLK1n, DIFFIO_RX_L36n, DIFFOUT_L36n, High_Speed)) File: F:/Program/Quartus/FFT1024_pipeline/Verilog/fft_pipeline.v Line: 10
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Info (176214): Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement
    Info (176211): Number of I/O pins in group: 76 (unused VREF, 2.5V VCCIO, 33 input, 43 output, 0 bidirectional)
        Info (176212): I/O standards used: 2.5 V.
Info (176215): I/O bank details before I/O pin placement
    Info (176214): Statistics of I/O banks
        Info (176213): I/O bank number 1A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  16 pins available
        Info (176213): I/O bank number 1B does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  20 pins available
        Info (176213): I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  35 pins available
        Info (176213): I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  48 pins available
        Info (176213): I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  48 pins available
        Info (176213): I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available
        Info (176213): I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  60 pins available
        Info (176213): I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  52 pins available
        Info (176213): I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  32 pins available
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:02
Info (14896): Fitter has disabled Advanced Physical Optimization because it is not supported for the current family.
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:00
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:03
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 1% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 13% of the available device resources in the region that extends from location X45_Y11 to location X55_Y21
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
    Info (170200): Optimizations that may affect the design's timing were skipped
Info (170194): Fitter routing operations ending: elapsed time is 00:00:01
Info (11888): Total time spent on timing analysis during the Fitter is 0.38 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:02
Info (144001): Generated suppressed messages file F:/Program/Quartus/FFT1024_pipeline/output_files/fft_pipeline.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 5690 megabytes
    Info: Processing ended: Sun Feb 13 19:36:12 2022
    Info: Elapsed time: 00:00:14
    Info: Total CPU time (on all processors): 00:00:20


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in F:/Program/Quartus/FFT1024_pipeline/output_files/fft_pipeline.fit.smsg.


