/* See COPYING.txt for license details. */

/*
*
* m1_fw_update_bl.c
*
* Firmware update support functions
*
* M1 Project
*
*/

/*************************** I N C L U D E S **********************************/

#include <stdint.h>
#include <stdbool.h>
#include <stdio.h>
#include "stm32h5xx_hal.h"
#include "main.h"
#include "m1_watchdog.h"
#include "m1_fw_update.h"
#include "m1_fw_update_bl.h"
#include "m1_power_ctl.h"
#include "m1_sub_ghz.h"

/*************************** D E F I N E S ************************************/

#define M1_LOGDB_TAG		"FW-BL"

//************************** S T R U C T U R E S *******************************

/***************************** V A R I A B L E S ******************************/

FW_CFG_SECTION S_M1_FW_CONFIG_t m1_fw_config = {
	.magic_number_1 = FW_CONFIG_MAGIC_NUMBER_1,
	.fw_version_rc = FW_VERSION_RC,
	.fw_version_build = FW_VERSION_BUILD,
	.fw_version_minor = FW_VERSION_MINOR,
	.fw_version_major = FW_VERSION_MAJOR,
	.user_option_1 = 0,
	.User_option_2 = 0,
	.ism_band_region = SUBGHZ_ISM_BAND_REGION,
	.magic_number_2 = FW_CONFIG_MAGIC_NUMBER_2
};
// 4 bytes CRC32 will be manually added here with the tool srec_cat
// Example:
// 000FFC00:
// 000FFC10: magic_number_2 CRC32
// 000FFC20:

/* ECC-safe flash read protection state (used by NMI_Handler) */
volatile bool g_flash_read_protected = false;
volatile bool g_flash_read_faulted  = false;

/********************* F U N C T I O N   P R O T O T Y P E S ******************/

uint8_t bl_crc_check(uint32_t image_size);
uint32_t bl_get_crc_chunk(uint32_t *data_scr, uint32_t len, bool crc_init, bool last_chunk);
bool bl_swap_banks(void);
static uint8_t bl_get_protection_status(void);
static uint8_t bl_set_protection_status(uint32_t protection);
static uint16_t bl_flash_if_init(void);
static uint16_t bl_flash_if_deinit(void);
static uint16_t bl_flash_if_erase(uint32_t add);
static uint32_t bl_get_sector(uint32_t address);
static uint8_t bl_flash_start(uint32_t image_size);
static void boot_diag_set(S_M1_BOOT_DIAG_CODE_t code);
static void bl_bank_swap_reboot_screen(void);
static void bl_bank_swap_launch_reset(void);
void fw_gui_progress_update(size_t remainder);
/*************** F U N C T I O N   I M P L E M E N T A T I O N ****************/

/*============================================================================*/
/**
  * @brief
  * @param  None
  * @retval None
  */
/*============================================================================*/
uint8_t bl_crc_check(uint32_t image_size)
{
    CRC_HandleTypeDef crchdl;
    uint32_t result, crc32;

    __HAL_RCC_CRC_CLK_ENABLE();
    crchdl.Instance                     = CRC;
    crchdl.Init.DefaultPolynomialUse    = DEFAULT_POLYNOMIAL_ENABLE;
    crchdl.Init.DefaultInitValueUse     = DEFAULT_INIT_VALUE_ENABLE;
    crchdl.Init.InputDataInversionMode  = CRC_INPUTDATA_INVERSION_NONE;
    crchdl.Init.OutputDataInversionMode = CRC_OUTPUTDATA_INVERSION_DISABLE;
    crchdl.InputDataFormat              = CRC_INPUTDATA_FORMAT_WORDS;
    if(HAL_CRC_Init(&crchdl) != HAL_OK)
    {
        return BL_CODE_CHK_ERROR;
    }

    result = HAL_CRC_Calculate(&crchdl, (uint32_t*)(FW_START_ADDRESS + M1_FLASH_BANK_SIZE), image_size);

    HAL_CRC_DeInit(&crchdl);

    __HAL_RCC_CRC_FORCE_RESET();
    __HAL_RCC_CRC_RELEASE_RESET();

    crc32 = *(uint32_t*)(FW_CRC_ADDRESS + M1_FLASH_BANK_SIZE);

    if ( crc32==result )
    {
        return BL_CODE_OK;
    }

	 M1_LOG_E(M1_LOGDB_TAG, "crc32: 0x%X, cal_crc32: 0x%X, 32-bit image size: %ld\r\n", crc32, result, image_size);

    return BL_CODE_CHK_ERROR;
} // uint8_t bl_crc_check(uint32_t image_size)



/*============================================================================*/
/**
  * @brief
  * @param  None
  * @retval None
  */
/*============================================================================*/
uint32_t bl_get_crc_chunk(uint32_t *data_scr, uint32_t len, bool crc_init, bool last_chunk)
{
    static CRC_HandleTypeDef crchdl;
    uint32_t result;

    if (crc_init)
    {
    	__HAL_RCC_CRC_CLK_ENABLE();
    	crchdl.Instance                     = CRC;
    	crchdl.Init.DefaultPolynomialUse    = DEFAULT_POLYNOMIAL_ENABLE;
    	crchdl.Init.CRCLength				= CRC_POLYLENGTH_32B;
    	crchdl.Init.DefaultInitValueUse     = DEFAULT_INIT_VALUE_ENABLE;
    	crchdl.Init.InputDataInversionMode  = CRC_INPUTDATA_INVERSION_NONE;//CRC_INPUTDATA_INVERSION_WORD;
    	crchdl.Init.OutputDataInversionMode = CRC_OUTPUTDATA_INVERSION_DISABLE;//CRC_OUTPUTDATA_INVERSION_ENABLE;
    	crchdl.InputDataFormat              = CRC_INPUTDATA_FORMAT_WORDS;
    	if(HAL_CRC_Init(&crchdl) != HAL_OK)
    	{
    		return BL_CODE_CHK_ERROR;
    	}
    	result = HAL_CRC_Calculate(&crchdl, data_scr, 0);
    } // if (crc_init)
    else
    {
        result = HAL_CRC_Accumulate(&crchdl, data_scr, len);
        if ( last_chunk )
        {
    	    HAL_CRC_DeInit(&crchdl);
    	    __HAL_RCC_CRC_FORCE_RESET();
    	    __HAL_RCC_CRC_RELEASE_RESET();
        } // if ( last_chunk )
    } // else

    return result;
} // uint32_t bl_get_crc_chunk(uint32_t *data_scr, uint32_t len, bool crc_init, bool last_chunk)



/*============================================================================*/
/**
  * @brief  Get the active bank
  * @param  None
  * @retval The active bank.
  */
/*============================================================================*/
uint16_t bl_get_active_bank(void)
{
	FLASH_OBProgramInitTypeDef OBInit;

	/* Get the boot configuration status */
    HAL_FLASHEx_OBGetConfig(&OBInit);

    /* Check Swap Flash banks  status */
    if ((OBInit.USERConfig & OB_SWAP_BANK_ENABLE)==OB_SWAP_BANK_DISABLE)
    {
    	/*Active Bank is bank 1 */
    	M1_LOG_I(M1_LOGDB_TAG, "Active Bank 1\r\n");
    	return BANK1_ACTIVE;
     }
     else
     {
    	 /*Active Bank is bank 2 */
    	 M1_LOG_I(M1_LOGDB_TAG, "Active Bank 2\r\n");
    	 return BANK2_ACTIVE;
     }
} // uint16_t bl_get_active_bank(void)



/*============================================================================*/
/**
  * @brief  Initializes Memory.
  * @param  None
  * @retval 0 if operation is successful, MAL_FAIL else.
  */
/*============================================================================*/
static uint16_t bl_flash_if_init(void)
{

	/* Disable instruction cache prior to internal cacheable memory update */
	// if (HAL_ICACHE_Disable() != HAL_OK)
	// {
	//   	Error_Handler();
	// }
	/* Unlock the internal flash */
	HAL_FLASH_Unlock();

	return 0;
} // static uint16_t bl_flash_if_init(void)



/*============================================================================*/
/**
  * @brief  De-Initializes Memory.
  * @param  None
  * @retval 0 if operation is successeful, MAL_FAIL else.
  */
/*============================================================================*/
static uint16_t bl_flash_if_deinit(void)
{
	/* Lock the internal flash */
	HAL_FLASH_Lock();

	return 0;
} // static uint16_t bl_flash_if_deinit(void)




/*============================================================================*/
/**
  * @brief  Erases sector.
  * @param  Add: Address of sector to be erased.
  * @retval 0 if operation is successeful, MAL_FAIL else.
  */
/*============================================================================*/
static uint16_t bl_flash_if_erase(uint32_t add)
{
	//uint32_t startsector = 0;
	uint32_t sectornb = 0;
	/* Variable contains Flash operation status */
	HAL_StatusTypeDef status;
	FLASH_EraseInitTypeDef EraseInitStruct;

	EraseInitStruct.TypeErase = FLASH_TYPEERASE_SECTORS;

	// we want to erase the other bank than the active one
	if (bl_get_active_bank()==BANK1_ACTIVE)
	{
		M1_LOG_I(M1_LOGDB_TAG, "Erase Sector in Bank 2\r\n");
		EraseInitStruct.Banks = FLASH_BANK_2;
	}
	else
	{
		M1_LOG_I(M1_LOGDB_TAG, "Erase Sector in Bank 1\r\n");
		EraseInitStruct.Banks = FLASH_BANK_1;
	}

	EraseInitStruct.Sector = bl_get_sector(add);
	EraseInitStruct.NbSectors = 1;

	m1_wdt_reset();

	status = HAL_FLASHEx_Erase(&EraseInitStruct, &sectornb);

	if (status != HAL_OK)
	{
		return 1;
	}

	return 0;
} // static uint16_t bl_flash_if_erase(uint32_t add)



/*============================================================================*/
/**
  * @brief  Writes Data into Memory.
  * @param  src: Pointer to the source buffer. Address to be written to.
  * @param  dest: Pointer to the destination buffer.
  * @param  Len: Number of data to be written (in bytes).
  * @retval 0 if operation is successeful, MAL_FAIL else.
  */
/*============================================================================*/
uint8_t bl_flash_if_write(uint8_t *src, uint8_t *dest, uint32_t len)
{
	uint16_t i, j;
	uint32_t *src_chk, *dst_chk;

	src_chk = (uint32_t *)src;
	dst_chk = (uint32_t *)dest;
	for (i=0; i<len; i+=16)
	{
	    if (HAL_FLASH_Program(FLASH_TYPEPROGRAM_QUADWORD, (uint32_t)dst_chk,
	    		(uint32_t)src_chk)==HAL_OK)
	    {
	    	for (j=0; j<4; j++)
	    	{
	    		/* Check the written value */
	    		if (*src_chk != *dst_chk)
	    		{
	    			/* Flash content doesn't match SRAM content */
	    			return BL_CODE_CHK_ERROR;
	    		}
	    		src_chk++;
	    		dst_chk++;
	    	} // for (j=0; j<4; j++)
	    } // if (HAL_FLASH_Program(FLASH_TYPEPROGRAM_QUADWORD,
	    else
	    {
	    	/* Error occurred while writing data in Flash memory */
	    	return BL_WRITE_ERROR;
	    }
	} // for (i=0; i<len; i+=16)

	return BL_CODE_OK;
} // uint8_t bl_flash_if_write(uint8_t * src, uint8_t * dest, uint32_t Len)



/*============================================================================*/
/**
  * @brief  Gets the sector of a given address
  * @param  address address of the FLASH Memory
  * @retval The sector of a given address
  */
/*============================================================================*/
static uint32_t bl_get_sector(uint32_t address)
{
	uint32_t sector = 0;

	if (address < (FLASH_BASE + FLASH_BANK_SIZE))
	{
		sector = (address - FLASH_BASE) / FLASH_SECTOR_SIZE;
	}
	else
	{
		sector = (address - (FLASH_BASE + FLASH_BANK_SIZE)) / FLASH_SECTOR_SIZE;
	}

	return sector;
} // static uint32_t bl_get_sector(uint32_t address)



/*============================================================================*/
/**
  * @brief  Get protection status
  * @param
  * @retval The protection status
  */
/*============================================================================*/
static uint8_t bl_get_protection_status(void)
{
    FLASH_OBProgramInitTypeDef OBStruct = {0};
    uint8_t protection                  = BL_PROTECTION_NONE;

    HAL_FLASH_Unlock();

    /* Bank 1 */
    OBStruct.Banks = FLASH_BANK_1;
    HAL_FLASHEx_OBGetConfig(&OBStruct);

    /* Bank 2 */
    OBStruct.Banks = FLASH_BANK_2;
    HAL_FLASHEx_OBGetConfig(&OBStruct);

    // Add more code here

    HAL_FLASH_Lock();

    return protection;
} // static uint8_t bl_get_protection_status(void)



/*============================================================================*/
/**
  * @brief  Set protection status
  * @param
  * @retval BL_CODE_OK if success
  */
/*============================================================================*/
static uint8_t bl_set_protection_status(uint32_t protection)
{
    FLASH_OBProgramInitTypeDef OBStruct = {0};
    HAL_StatusTypeDef status            = HAL_ERROR;

    status = HAL_FLASH_Unlock();
    status |= HAL_FLASH_OB_Unlock();

    /* Bank 1 */
    OBStruct.Banks = FLASH_BANK_1;
    OBStruct.OptionType = OPTIONBYTE_WRP;

    /* Bank 2 */
    OBStruct.Banks = FLASH_BANK_2;
    OBStruct.OptionType = OPTIONBYTE_WRP;

    // Add more code here

    if(status == HAL_OK)
    {
        /* Loading Flash Option Bytes - this generates a system reset. */
        status |= HAL_FLASH_OB_Launch();
    }

    status |= HAL_FLASH_OB_Lock();
    status |= HAL_FLASH_Lock();

    return (status == HAL_OK) ? BL_CODE_OK : BL_CODE_OBP_ERROR;
} // static uint8_t bl_set_protection_status(uint32_t protection)



/*============================================================================*/
/**
  * @brief  Safely read a 32-bit word from flash, catching double-ECC errors.
  *         Uses an explicit 4-byte ldr.w instruction so the NMI_Handler can
  *         skip it on ECCD fault.
  * @param  addr   Flash address to read (must be 4-byte aligned)
  * @param  value  Output: the read value, or 0xFFFFFFFF on ECC error
  * @retval true if read succeeded, false if double-ECC error occurred
  */
/*============================================================================*/
bool bl_safe_flash_read_u32(uint32_t addr, uint32_t *value)
{
    g_flash_read_faulted = false;
    g_flash_read_protected = true;
    __DSB();
    __ISB();

    uint32_t result;
    __ASM volatile (
        "ldr.w %0, [%1]"
        : "=r" (result)
        : "r" (addr)
        : "memory"
    );

    g_flash_read_protected = false;
    __DSB();

    if (g_flash_read_faulted) {
        *value = 0xFFFFFFFF;
        return false;
    }
    *value = result;
    return true;
}


/*============================================================================*/
/**
  * @brief  Check if the inactive bank has valid firmware.
  *         Reads the vector table of the inactive bank and validates
  *         that the initial SP is in RAM and the reset vector is in flash.
  *         Uses ECC-safe reads to avoid NMI crash on corrupted flash.
  * @param  None
  * @retval true if inactive bank looks valid, false if empty/invalid/ECC error
  */
/*============================================================================*/
bool bl_is_inactive_bank_valid(void)
{
    /* The inactive bank is ALWAYS at the upper address (0x08100000) in the
     * mapped address space, regardless of the SWAP_BANK setting. */
    uint32_t inactive_base = FW_START_ADDRESS + M1_FLASH_BANK_SIZE;

    uint32_t sp, reset;

    /* Use ECC-safe reads — the inactive bank may have corrupted flash
     * from an interrupted write. */
    if (!bl_safe_flash_read_u32(inactive_base, &sp) ||
        !bl_safe_flash_read_u32(inactive_base + 4, &reset))
    {
        return false;  /* ECC error — bank is corrupted */
    }

    /* Empty bank: all 0xFF */
    if (sp == 0xFFFFFFFFU && reset == 0xFFFFFFFFU) {
        return false;
    }

    /* Validate SP points to RAM */
    if (sp < STM32H5_RAM_START || sp > STM32H5_RAM_END) {
        return false;
    }

    /* Validate reset vector points to flash */
    if (reset < STM32H5_FLASH_START || reset > STM32H5_FLASH_END) {
        return false;
    }

    return true;
} // bool bl_is_inactive_bank_valid(void)



/*============================================================================*/
/**
  * @brief  Verify the CRC of firmware at the given bank base address.
  *         Reads the CRC extension block from the bank, computes CRC over
  *         the firmware region, and compares with the stored CRC.
  * @param  bank_base: Base address of the bank (0x08000000 or 0x08100000)
  * @retval true if CRC matches, false otherwise
  */
/*============================================================================*/
bool bl_verify_bank_crc(uint32_t bank_base)
{
    /* Compute offset of CRC extension within a bank */
    uint32_t crc_ext_offset = FW_CRC_EXT_BASE - FW_START_ADDRESS;  /* 0xFFC14 */
    uint32_t crc_ext_addr   = bank_base + crc_ext_offset;

    /* Read CRC extension fields using ECC-safe reads.
     * The bank may have corrupted flash from an interrupted write. */
    uint32_t magic, fw_image_size, stored_crc;
    if (!bl_safe_flash_read_u32(crc_ext_addr + 0, &magic) ||
        !bl_safe_flash_read_u32(crc_ext_addr + 4, &fw_image_size) ||
        !bl_safe_flash_read_u32(crc_ext_addr + 8, &stored_crc))
    {
        return false;  /* ECC error reading CRC extension */
    }

    /* Check if CRC extension is present */
    if (magic != FW_CRC_EXT_MAGIC_VALUE)
        return false;

    /* Sanity check image size */
    if (fw_image_size == 0 || fw_image_size > M1_FLASH_BANK_SIZE ||
        (fw_image_size & 0x3U) != 0U)
        return false;

    /* Compute CRC using hardware CRC peripheral with ECC-safe flash reads.
     * Uses explicit ldr.w instructions so the NMI handler can skip on fault. */
    __HAL_RCC_CRC_CLK_ENABLE();
    RCC->AHB1ENR;  /* Readback delay */

    CRC->CR = CRC_CR_RESET;
    __NOP(); __NOP(); __NOP(); __NOP();

    uint32_t num_words = fw_image_size / 4;

    /* Enable ECC fault protection for the entire CRC computation.
     * On any ECCD fault, the NMI handler skips the ldr.w and sets the flag.
     * The garbage value gets fed to CRC (making it wrong), but we detect
     * the fault at the end and return false. */
    g_flash_read_faulted = false;
    g_flash_read_protected = true;
    __DSB();
    __ISB();

    for (uint32_t i = 0; i < num_words; i++)
    {
        uint32_t word;
        __ASM volatile (
            "ldr.w %0, [%1]"
            : "=r" (word)
            : "r" (bank_base + i * 4)
            : "memory"
        );
        CRC->DR = word;
    }

    g_flash_read_protected = false;
    __DSB();

    uint32_t computed_crc = CRC->DR;

    /* Disable CRC clock */
    __HAL_RCC_CRC_FORCE_RESET();
    __HAL_RCC_CRC_RELEASE_RESET();

    if (g_flash_read_faulted)
    {
        M1_LOG_E(M1_LOGDB_TAG, "ECC error during CRC at 0x%08lX\r\n", bank_base);
        return false;
    }

    if (computed_crc != stored_crc)
    {
        M1_LOG_E(M1_LOGDB_TAG, "CRC mismatch at 0x%08lX: stored=0x%08lX computed=0x%08lX\r\n",
                 bank_base, stored_crc, computed_crc);
        return false;
    }

    return true;
} // bool bl_verify_bank_crc(uint32_t bank_base)



/*============================================================================*/
/**
  * @brief  Swap the banks
  * @param  None
  * @retval None
  */
/*============================================================================*/
bool bl_swap_banks(void)
{
	FLASH_OBProgramInitTypeDef OBInit;
	HAL_StatusTypeDef status;

	m1_wdt_reset();

	/* Unlock the User Flash area */
	status = HAL_FLASH_Unlock();
	if (status != HAL_OK)
	{
		M1_LOG_E(M1_LOGDB_TAG, "Bank swap: flash unlock failed (%d)\r\n", status);
		return false;
	}

	status = HAL_FLASH_OB_Unlock();
	if (status != HAL_OK)
	{
		M1_LOG_E(M1_LOGDB_TAG, "Bank swap: OB unlock failed (%d)\r\n", status);
		HAL_FLASH_Lock();
		return false;
	}

	/* Get the boot configuration status */
	HAL_FLASHEx_OBGetConfig(&OBInit);

	/* Check Swap Flash banks status */
	if ( (OBInit.USERConfig & OB_SWAP_BANK_ENABLE)==OB_SWAP_BANK_DISABLE )
	{
		/*Swap to bank2 */
		M1_LOG_I(M1_LOGDB_TAG, "Swap to bank2\r\n");
		/*Set OB SWAP_BANK_OPT to swap Bank2*/
		OBInit.USERConfig = OB_SWAP_BANK_ENABLE;
	} // if ( (OBInit.USERConfig & OB_SWAP_BANK_ENABLE)==OB_SWAP_BANK_DISABLE )
	else
	{
		/* Swap to bank1 */
		M1_LOG_I(M1_LOGDB_TAG, "Swap to bank1\r\n");
		/*Set OB SWAP_BANK_OPT to swap Bank1*/
		OBInit.USERConfig = OB_SWAP_BANK_DISABLE;
	} // else

	OBInit.OptionType = OPTIONBYTE_USER;
	OBInit.USERType = OB_USER_SWAP_BANK;

	status = HAL_FLASHEx_OBProgram(&OBInit);
	if (status != HAL_OK)
	{
		M1_LOG_E(M1_LOGDB_TAG, "Bank swap: OB program failed (%d)\r\n", status);
		HAL_FLASH_OB_Lock();
		HAL_FLASH_Lock();
		return false;
	}

	m1_wdt_reset();

	bl_bank_swap_reboot_screen();
	M1_LOG_I(M1_LOGDB_TAG, "Bank swap: launch OBL reset\r\n");
	bl_bank_swap_launch_reset();

	/* Never reached */
	return true;
} // bool bl_swap_banks(void)



/******************************************************************************/
/**
  * @brief
  * @param None
  * @retval None
  */
/******************************************************************************/
static uint8_t bl_flash_start(uint32_t image_size)
{
	//uint32_t startsector = 0;
	uint32_t sectornb = 0;
	/* Variable contains Flash operation status */
	HAL_StatusTypeDef status;
	FLASH_EraseInitTypeDef EraseInitStruct;
	uint16_t n_sectors;
	uint8_t i;

	/*
	 An STM32H5 crashing when accessing the FLASH_BANK_SIZE register is typically caused by
	 accessing unwritten memory, triggering an Error Correction Code (ECC) fault.
	 Accessing this unwritten memory causes a Double Error Detection (DED), which raises a Non-Maskable Interrupt (NMI).
	 Solution:
	 Read the Flash ECC Data Register (FLASH_ECCDR): Inside the NMI handler, check the FLASH_ECCDR to identify the nature of the ECC error.
	 uint32_t eccdr_value = FLASH->ECCDR; // Read ECCDR to clear the NMI NMI_Handler
	 */
	if ( image_size > M1_FLASH_BANK_SIZE/*FLASH_BANK_SIZE*/ )
		return BL_CODE_SIZE_ERROR;

	n_sectors = (image_size + (FLASH_SECTOR_SIZE - 1))/FLASH_SECTOR_SIZE;
	if (!n_sectors)
		return BL_CODE_SIZE_ERROR;

	EraseInitStruct.TypeErase = FLASH_TYPEERASE_SECTORS;

	// we want to erase the other bank than the active one
	if (bl_get_active_bank()==BANK1_ACTIVE)
	{
		M1_LOG_I(M1_LOGDB_TAG, "Erase sectors in Bank 2\r\n");
		EraseInitStruct.Banks = FLASH_BANK_2;
	}
	else
	{
		M1_LOG_I(M1_LOGDB_TAG, "Erase sectors in Bank 1\r\n");
		EraseInitStruct.Banks = FLASH_BANK_1;
	}

	EraseInitStruct.NbSectors = 1;
	for (i=0; i<n_sectors; i++)
	{
		m1_wdt_reset();
		EraseInitStruct.Sector = i;
		status = HAL_FLASHEx_Erase(&EraseInitStruct, &sectornb);
		if (status != HAL_OK)
			break;
	} // for (i=0; i<n_sectors; i++)

	if (status != HAL_OK)
		return BL_CODE_ERASE_ERROR;

	return BL_CODE_OK;
} // static uint8_t bl_flash_start(uint32_t image_size)



/******************************************************************************/
/**
  * @brief
  * @param None
  * @retval None
  */
/******************************************************************************/
static uint8_t bl_flash_binary(uint8_t *payload, size_t size)
{
    uint8_t err;
    static uint32_t write_acc;
    static uint8_t *flash_add;
    static bool init_done = false;

    if ( !init_done )
    {
        M1_LOG_I(M1_LOGDB_TAG, "Start flashing...\r\n");
        flash_add = (uint8_t *)FW_START_ADDRESS;
        flash_add += M1_FLASH_BANK_SIZE; // It should always write to Bank 2 destination
        write_acc = 0;
        init_done = true;
    } // if ( !init_done )

    if ( size )
    {
        err = bl_flash_if_write(payload, flash_add, size);
        if (err != BL_CODE_OK)
        {
            M1_LOG_I(M1_LOGDB_TAG, "Writing flash error at 0x%X.\r\n", flash_add);
            return err;
        }
        write_acc += size;
        flash_add += size;
        return BL_CODE_OK;
    } // if ( size )

    M1_LOG_I(M1_LOGDB_TAG, "\r\nFlashing completed!\r\n");
    init_done = false; // reset

    /* Verify the flashed image using the CRC extension block (magic + size + CRC).
     * bl_verify_bank_crc() reads the correct offsets and uses ECC-safe reads.
     * The old bl_crc_check() read CRC from FW_CRC_ADDRESS which now holds the
     * magic sentinel, causing every update to fail CRC verification. */
    if (!bl_verify_bank_crc(FW_START_ADDRESS + M1_FLASH_BANK_SIZE))
    {
        M1_LOG_E(M1_LOGDB_TAG, "CRC not matched (bank2 @ 0x%08lX).\r\n",
                 (uint32_t)(FW_START_ADDRESS + M1_FLASH_BANK_SIZE));
        return BL_CODE_CHK_ERROR;
    }
    M1_LOG_I(M1_LOGDB_TAG, "Flash verified.\r\n");

    return BL_CODE_OK;
} // static uint8_t bl_flash_binary(uint8_t *payload, size_t size)




/******************************************************************************/
/**
  * @brief
  * @param None
  * @retval None
  */
/******************************************************************************/
uint8_t bl_flash_app(FIL *hfile)
{
    uint8_t fw_payload[FW_IMAGE_CHUNK_SIZE];
	uint8_t flash_err;
	uint16_t count;
	size_t write_size;

	f_lseek(hfile, 0); // Move file pointer to the beginning of the file
	write_size = f_size(hfile); // Get image size
    M1_LOG_I(M1_LOGDB_TAG, "Erasing flash...\r\n");
	// Display glass hour here

    bl_flash_if_init();
    flash_err = bl_flash_start(write_size);
    // Clear glass hour
    if ( flash_err != BL_CODE_OK )
    {
    	M1_LOG_I(M1_LOGDB_TAG, "Failed\r\n");
    	write_size = 0; // Set end condition
    }

    while ( write_size )
	{
        m1_wdt_reset();

        flash_err = BL_CODE_CHK_ERROR;
		count = m1_fb_read_from_file(hfile, fw_payload, FW_IMAGE_CHUNK_SIZE);
		if ( !count || (count % 4 != 0) ) // Read failed?
			break;

		fw_gui_progress_update(write_size);

		write_size -= count;
		if ( count )
		{
			flash_err = bl_flash_binary(fw_payload, count);
			if ( flash_err != BL_CODE_OK )
				break;
		} // if ( count )

		if (!write_size)
		{
			// Last step to verify CRC
			flash_err = bl_flash_binary(NULL, 0);
		} // if (!write_size)
	} // while ( write_size )

    bl_flash_if_deinit();

	if ( write_size || (flash_err != BL_CODE_OK) )
	{
		; // Display error here
	}

	return flash_err;
} // uint8_t bl_flash_app(FIL *hfile)



/******************************************************************************/
/**
  * @brief
  * @param None
  * @retval None
  */
/******************************************************************************/
void fw_gui_progress_update(size_t remainder)
{
	uint8_t percent_txt[30];
	uint8_t percent;
	size_t percent_cnt;
	static uint32_t image_size = 0;
	static uint8_t progress_percent_count = 0;
	static uint8_t progress_slider_x_post;

	if ( image_size < remainder )
	{
		image_size = remainder; // init
		progress_percent_count = 0;
		u8g2_SetDrawColor(&m1_u8g2, M1_DISP_DRAW_COLOR_BG); // set to background color
		// Draw solid box to clear existing content
		u8g2_DrawBox(&m1_u8g2, 4, INFO_BOX_Y_POS_ROW_1 - M1_SUB_MENU_FONT_HEIGHT + 1, 120, M1_SUB_MENU_FONT_HEIGHT);
		u8g2_SetDrawColor(&m1_u8g2, M1_DISP_DRAW_COLOR_TXT); // return to text color
		u8g2_DrawXBMP(&m1_u8g2, FW_UPDATE_PROGRESS_SLIDE_STRIP_COL, FW_UPDATE_PROGRESS_SLIDE_STRIP_ROW,
					126, 14, fw_update_slide_strip_126x14); // Progress slide strip
		u8g2_DrawStr(&m1_u8g2, 4, INFO_BOX_Y_POS_ROW_1, "Update progress: 00 %");
		progress_slider_x_post = 3;
		M1_LOG_N(M1_LOGDB_TAG, "\r\n");
	}

	percent_cnt = image_size - remainder;
	percent_cnt /= (image_size/FW_UPDATE_FULL_PROGRESS_COUNT);
	if ( percent_cnt )
	{
		percent_cnt -= progress_percent_count;
		if ( percent_cnt )
		{
			progress_percent_count++;
			percent = FW_UPDATE_FULL_PROGRESS_FACTOR*progress_percent_count;
			sprintf(percent_txt, "Update progress: %02d %%", percent);
			u8g2_SetDrawColor(&m1_u8g2, M1_DISP_DRAW_COLOR_BG); // set to background color
			// Draw solid box to clear existing content
			u8g2_DrawBox(&m1_u8g2, 4, INFO_BOX_Y_POS_ROW_1 - M1_SUB_MENU_FONT_HEIGHT + 1, 120, M1_SUB_MENU_FONT_HEIGHT);
			u8g2_SetDrawColor(&m1_u8g2, M1_DISP_DRAW_COLOR_TXT); // return to text color
			u8g2_DrawStr(&m1_u8g2, 4, INFO_BOX_Y_POS_ROW_1, percent_txt); // Write new content
			u8g2_DrawXBMP(&m1_u8g2, progress_slider_x_post, FW_UPDATE_PROGRESS_SLIDE_STRIP_ROW + 3,
						4, 8, fw_update_slider_5x8); // Progress slider
			progress_slider_x_post += FW_UPDATE_SLIDER_WIDTH - FW_UPDATE_SLIDER_OVERLAP;
			if ( percent==100 ) // complete 100%?
				image_size = 0; // Reset
		    M1_LOG_I(M1_LOGDB_TAG, "\rProgress: %d%%", percent);
		} // if ( percent_cnt )
 	} // if ( percent_cnt )

	m1_u8g2_nextpage(); // Update display RAM
} // void fw_gui_progress_update(size_t remainder)


/*============================================================================*/
/**
  * @brief  Keep a visible handoff screen up while bank swap reset is requested.
  * @param  None
  * @retval None
  */
/*============================================================================*/
static void bl_bank_swap_reboot_screen(void)
{
	u8g2_FirstPage(&m1_u8g2);
	do
	{
		u8g2_SetDrawColor(&m1_u8g2, M1_DISP_DRAW_COLOR_TXT);
		u8g2_SetFont(&m1_u8g2, M1_DISP_SUB_MENU_FONT_B);
		u8g2_DrawStr(&m1_u8g2, 4, 18, "Firmware Ready");
		u8g2_SetFont(&m1_u8g2, M1_DISP_SUB_MENU_FONT_N);
		u8g2_DrawStr(&m1_u8g2, 4, 34, "Swapping banks...");
		u8g2_DrawStr(&m1_u8g2, 4, 46, "Rebooting now");
		u8g2_DrawStr(&m1_u8g2, 4, 60, "Do not power off");
	} while (m1_u8g2_nextpage());
}


/*============================================================================*/
/**
  * @brief  Request option-byte reload, then force a clean software reset if
  *         hardware OBL reset does not happen promptly.
  * @param  None
  * @retval None
  */
/*============================================================================*/
static void bl_bank_swap_launch_reset(void)
{
	uint32_t tickstart;
	uint32_t spin_count;

	m1_reboot_io_cleanup();

	SET_BIT(FLASH->OPTCR, FLASH_OPTCR_OPTSTART);

	tickstart = HAL_GetTick();
	spin_count = 0;
	while ((FLASH->NSSR & FLASH_SR_BSY) != 0U)
	{
		m1_wdt_reset();
		spin_count++;
		if (((HAL_GetTick() - tickstart) > FLASH_TIMEOUT_VALUE) ||
		    (spin_count > 50000000U))
		{
			break;
		}
	}

	M1_LOG_E(M1_LOGDB_TAG, "Bank swap: OBL reset did not fire, forcing reset\r\n");
	boot_diag_set(BOOT_DIAG_OB_RESET_FALLBACK);
	m1_reboot_io_cleanup();
	HAL_NVIC_SystemReset();

	while (1)
	{
		;
	}
}



/*============================================================================*/
/**
  * @brief  Jump to STM32H5 ROM USB DFU bootloader
  * @param  None
  * @retval None (does not return)
  */
/*============================================================================*/
void bl_jump_to_dfu(void)
{
    /* Disable all interrupts */
    __disable_irq();

    /* Reset all peripherals */
    HAL_RCC_DeInit();
    HAL_DeInit();

    /* Clear pending interrupts */
    for (uint8_t i = 0; i < 8; i++) {
        NVIC->ICER[i] = 0xFFFFFFFF;
        NVIC->ICPR[i] = 0xFFFFFFFF;
    }

    /* Set MSP to ROM bootloader's initial stack pointer */
    uint32_t *rom_base = (uint32_t *)STM32H5_SYSTEM_MEMORY_ADDR;
    __set_MSP(rom_base[0]);

    /* Jump to ROM bootloader reset handler */
    void (*dfu_entry)(void) = (void (*)(void))rom_base[1];
    dfu_entry();

    /* Should never reach here */
    while (1) {}
}


/*============================================================================*/
/**
  * @brief  Leave an early-boot recovery breadcrumb in backup register 2.
  * @param  code: Recovery event code.
  * @retval None
  */
/*============================================================================*/
static void boot_diag_set(S_M1_BOOT_DIAG_CODE_t code)
{
    PWR->DBPCR |= PWR_DBPCR_DBP;
    TAMP->BKP2R = BOOT_DIAG_MAKE(code);
}



/*============================================================================*/
/**
  * @brief  Boot-time firmware integrity check with graceful fallback.
  *         Called early in SystemInit() before clocks and RAM are fully set up.
  *         Uses ONLY register-level access (no HAL dependency).
  *
  *         Behavior:
  *         - If CRC extension sentinel is erased (0xFFFFFFFF): skip check, boot normally
  *           (this handles stock Monstatek firmware with no CRC)
  *         - If CRC extension sentinel is "CRC2" (0x43524332): validate firmware CRC
  *           - If CRC matches: boot normally
  *           - If CRC mismatch: attempt bank swap (once), then fall back to DFU
  *         - If sentinel is any other value: skip check (don't brick on unknown data)
  *
  * @param  None
  * @retval None
  */
/*============================================================================*/
void boot_recovery_check(void)
{
    volatile uint32_t crc_magic;
    volatile uint32_t fw_image_size;
    volatile uint32_t stored_crc;
    volatile uint32_t calc_crc;

    /* === LED diagnostic setup ===
     * PD12 = Boot check started (stays on during CRC computation)
     * PD13 = CRC check passed (both LEDs on = boot OK)
     * No LEDs = function returned early or crashed */
    RCC->AHB2ENR |= (1U << 3);  /* Enable GPIOD clock */
    volatile uint32_t tmpreg_d = RCC->AHB2ENR;
    (void)tmpreg_d;
    GPIOD->MODER &= ~((0x3U << (12 * 2)) | (0x3U << (13 * 2)));
    GPIOD->MODER |=  ((0x1U << (12 * 2)) | (0x1U << (13 * 2)));  /* Output */
    GPIOD->BSRR = (1U << 12);  /* PD12 ON = boot check running */

    /* First: check if the current bank has ANY valid code.
     * NOTE: This check is a best-effort fallback only. If the bank is truly
     * empty (SP=0xFFFFFFFF, Reset=0xFFFFFFFF), the CPU will have already
     * hard-faulted before reaching this code. This check is here for cases
     * where the vector table has partial data (not all-FF). */
    volatile uint32_t initial_sp    = *(volatile uint32_t *)(FW_START_ADDRESS);
    volatile uint32_t reset_vector  = *(volatile uint32_t *)(FW_START_ADDRESS + 4);

    if (initial_sp == 0xFFFFFFFFU && reset_vector == 0xFFFFFFFFU) {
        /* Bank is empty (erased flash). Attempt to swap to the other bank. */
        PWR->DBPCR |= PWR_DBPCR_DBP;  /* Enable backup domain access */

        if (TAMP->BKP1R == BOOT_FAIL_SIGNATURE) {
            /* Already tried — both banks are empty. Jump to DFU. */
            boot_diag_set(BOOT_DIAG_EMPTY_BANK_DFU);
            bl_jump_to_dfu();
        }

        TAMP->BKP1R = BOOT_FAIL_SIGNATURE;
        boot_diag_set(BOOT_DIAG_EMPTY_BANK_SWAP);

        /* Toggle SWAP_BANK and reset */
        FLASH->NSKEYR = 0x45670123U;
        FLASH->NSKEYR = 0xCDEF89ABU;
        FLASH->OPTKEYR = 0x08192A3BU;
        FLASH->OPTKEYR = 0x4C5D6E7FU;

        uint32_t optsr = FLASH->OPTSR_CUR;
        if (optsr & FLASH_OPTSR_SWAP_BANK) {
            FLASH->OPTSR_PRG = optsr & ~FLASH_OPTSR_SWAP_BANK;
        } else {
            FLASH->OPTSR_PRG = optsr | FLASH_OPTSR_SWAP_BANK;
        }
        FLASH->OPTCR |= FLASH_OPTCR_OPTSTART;
        while (FLASH->NSSR & FLASH_SR_BSY) {}
        boot_diag_set(BOOT_DIAG_OB_RESET_FALLBACK);
        NVIC_SystemReset();
        /* Never returns */
    }

    /* Read CRC extension sentinel from fixed absolute address */
    crc_magic = *(volatile uint32_t *)(FW_CRC_EXT_MAGIC_ADDR);

    /* Case 1: No CRC present (erased flash or stock Monstatek FW) */
    if (crc_magic == FW_CRC_EXT_ERASED) {
        /* Vector table is valid (checked above), so firmware exists but has no CRC. Boot normally. */
        return;
    }

    /* Case 2: Unknown sentinel value - don't brick, just boot */
    if (crc_magic != FW_CRC_EXT_MAGIC_VALUE) {
        return;  /* Boot normally */
    }

    /* Case 3: CRC extension is present - validate it */
    fw_image_size = *(volatile uint32_t *)(FW_CRC_EXT_SIZE_ADDR);
    stored_crc    = *(volatile uint32_t *)(FW_CRC_EXT_CRC_ADDR);

    /* Sanity check image size */
    if (fw_image_size == 0 || fw_image_size > M1_FLASH_BANK_SIZE ||
        (fw_image_size & 0x3U) != 0U) {
        return;  /* Invalid size - don't brick, just boot */
    }

    /* Enable CRC peripheral clock */
    RCC->AHB1ENR |= RCC_AHB1ENR_CRCEN;
    /* Brief delay for clock to stabilize */
    volatile uint32_t dummy = RCC->AHB1ENR;
    (void)dummy;

    /* Reset CRC calculator (default polynomial 0x04C11DB7, no inversion) */
    CRC->CR = CRC_CR_RESET;
    __NOP(); __NOP(); __NOP(); __NOP();

    /* Feed firmware data word-by-word */
    uint32_t num_words = fw_image_size / 4;
    volatile uint32_t *data_ptr = (volatile uint32_t *)FW_START_ADDRESS;
    for (uint32_t i = 0; i < num_words; i++) {
        CRC->DR = data_ptr[i];
    }
    calc_crc = CRC->DR;

    /* Disable CRC clock */
    RCC->AHB1ENR &= ~RCC_AHB1ENR_CRCEN;

    /* CRC matches - firmware is good */
    if (calc_crc == stored_crc) {
        /* Clear any previous boot fail marker */
        PWR->DBPCR |= PWR_DBPCR_DBP;  /* Enable backup domain access */
        if (TAMP->BKP1R == BOOT_FAIL_SIGNATURE) {
            TAMP->BKP1R = 0;
        }
        GPIOD->BSRR = (1U << 13);  /* PD13 ON = CRC passed, boot OK */
        return;  /* Boot normally */
    }

    /* CRC mismatch - attempt recovery */
    GPIOD->BSRR = (1U << (12 + 16));  /* PD12 OFF = CRC failed */

    /* Enable backup domain access */
    PWR->DBPCR |= PWR_DBPCR_DBP;

    /* Check if we already tried bank swap (prevents infinite swap loop) */
    if (TAMP->BKP1R == BOOT_FAIL_SIGNATURE) {
        /* Both banks failed - last resort: jump to ROM DFU */
        boot_diag_set(BOOT_DIAG_CRC_DFU);
        bl_jump_to_dfu();
        /* Never returns */
    }

    /* Mark that we're attempting a bank swap */
    TAMP->BKP1R = BOOT_FAIL_SIGNATURE;
    boot_diag_set(BOOT_DIAG_CRC_SWAP);

    /* Toggle SWAP_BANK option byte */
    /* Unlock flash */
    if (FLASH->NSSR & FLASH_SR_BSY) {
        return;  /* Flash busy - can't swap, just boot */
    }

    FLASH->NSKEYR = 0x45670123U;
    FLASH->NSKEYR = 0xCDEF89ABU;

    /* Unlock option bytes */
    FLASH->OPTKEYR = 0x08192A3BU;
    FLASH->OPTKEYR = 0x4C5D6E7FU;

    /* Toggle SWAP_BANK bit in OPTSR_CUR/PRG */
    uint32_t optsr = FLASH->OPTSR_CUR;
    if (optsr & FLASH_OPTSR_SWAP_BANK) {
        FLASH->OPTSR_PRG = optsr & ~FLASH_OPTSR_SWAP_BANK;
    } else {
        FLASH->OPTSR_PRG = optsr | FLASH_OPTSR_SWAP_BANK;
    }

    /* Launch option byte change (triggers system reset) */
    FLASH->OPTCR |= FLASH_OPTCR_OPTSTART;

    /* Wait for completion - system will reset */
    while (FLASH->NSSR & FLASH_SR_BSY) {}

    /* If we get here, trigger manual reset */
    boot_diag_set(BOOT_DIAG_OB_RESET_FALLBACK);
    NVIC_SystemReset();
}
