// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"

// DATE "11/25/2019 15:24:41"

// 
// Device: Altera EP4CGX30CF23C6 Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module micro (
	clk,
	rst,
	data_i0,
	data_i1,
	data_o0,
	data_o1,
	state,
	RI,
	mp_data,
	in_pc,
	out_pc);
input 	clk;
input 	rst;
input 	[7:0] data_i0;
input 	[7:0] data_i1;
output 	[7:0] data_o0;
output 	[7:0] data_o1;
output 	[31:0] state;
output 	[15:0] RI;
output 	[15:0] mp_data;
output 	[9:0] in_pc;
output 	[9:0] out_pc;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \dp|ula_cmp|sub_comp|Add0~5_combout ;
wire \dp|ula_cmp|sub_comp|Add0~8_combout ;
wire \dp|ula_cmp|sub_comp|Add0~11_combout ;
wire \dp|ula_cmp|sub_comp|Add0~15 ;
wire \dp|ula_cmp|sub_comp|Add0~17_combout ;
wire \dp|ula_cmp|sub_comp|Add0~18 ;
wire \dp|ula_cmp|sub_comp|Add0~20_combout ;
wire \dp|ula_cmp|sub_comp|Add0~21 ;
wire \dp|ula_cmp|sub_comp|Add0~23_combout ;
wire \dp|ula_cmp|sub_comp|Add0~24 ;
wire \dp|ula_cmp|sub_comp|Add0~26_combout ;
wire \dp|ula_cmp|sub_comp|Add0~27 ;
wire \dp|ula_cmp|sub_comp|Add0~28_combout ;
wire \dp|mux_o0|Mux6~0_combout ;
wire \dp|mux_o0|Mux5~0_combout ;
wire \dp|mux_o0|Mux4~0_combout ;
wire \dp|mux_o0|Mux3~0_combout ;
wire \dp|mux_o0|Mux2~0_combout ;
wire \dp|mux_o0|Mux1~0_combout ;
wire \dp|mux_o0|Mux0~0_combout ;
wire \ctrl|Selector28~0_combout ;
wire \ctrl|Selector28~1_combout ;
wire \ctrl|Selector22~0_combout ;
wire \ctrl|state.s_ret~q ;
wire \dp|comp|Equal0~0_combout ;
wire \dp|comp|Equal0~5_combout ;
wire \dp|reg_S|reg1_out~q ;
wire \dp|reg_O|reg1_out~q ;
wire \ctrl|Selector9~1_combout ;
wire \dp|reg_C|reg1_out~q ;
wire \ctrl|Selector9~2_combout ;
wire \ctrl|Selector19~0_combout ;
wire \ctrl|Selector19~1_combout ;
wire \ctrl|state.s_addi~q ;
wire \ctrl|Selector19~2_combout ;
wire \dp|ula_cmp|sll_comp|ShiftLeft0~0_combout ;
wire \dp|ula_cmp|sll_comp|ShiftLeft0~1_combout ;
wire \dp|ula_cmp|srl_comp|ShiftRight0~5_combout ;
wire \dp|ula_cmp|sra_comp|ShiftRight0~0_combout ;
wire \dp|ula_cmp|srl_comp|ShiftRight0~6_combout ;
wire \dp|ula_cmp|srl_comp|ShiftRight0~7_combout ;
wire \dp|ula_cmp|srl_comp|ShiftRight0~8_combout ;
wire \dp|ula_cmp|srl_comp|ShiftRight0~9_combout ;
wire \dp|ula_cmp|mux_comp|Mux8~0_combout ;
wire \dp|ula_cmp|sra_comp|ShiftRight0~2_combout ;
wire \dp|ula_cmp|mux_comp|Mux8~1_combout ;
wire \ctrl|Selector18~0_combout ;
wire \ctrl|Selector18~1_combout ;
wire \ctrl|Selector18~2_combout ;
wire \dp|ula_cmp|sll_comp|ShiftLeft0~2_combout ;
wire \dp|ula_cmp|sll_comp|ShiftLeft0~3_combout ;
wire \dp|ula_cmp|srl_comp|ShiftRight0~10_combout ;
wire \dp|ula_cmp|sra_comp|ShiftRight0~3_combout ;
wire \dp|ula_cmp|srl_comp|ShiftRight0~11_combout ;
wire \dp|ula_cmp|srl_comp|ShiftRight0~12_combout ;
wire \dp|ula_cmp|srl_comp|ShiftRight0~13_combout ;
wire \dp|ula_cmp|srl_comp|ShiftRight0~14_combout ;
wire \dp|ula_cmp|mux_comp|Mux7~0_combout ;
wire \dp|ula_cmp|sra_comp|ShiftRight0~5_combout ;
wire \dp|ula_cmp|mux_comp|Mux7~1_combout ;
wire \dp|ula_cmp|srl_comp|ShiftRight0~15_combout ;
wire \dp|ula_cmp|srl_comp|ShiftRight0~16_combout ;
wire \dp|ula_cmp|sll_comp|ShiftLeft0~4_combout ;
wire \dp|ula_cmp|sll_comp|ShiftLeft0~5_combout ;
wire \dp|ula_cmp|srl_comp|ShiftRight0~17_combout ;
wire \dp|ula_cmp|sll_comp|ShiftLeft0~6_combout ;
wire \dp|ula_cmp|sll_comp|ShiftLeft0~7_combout ;
wire \dp|ula_cmp|sll_comp|ShiftLeft0~8_combout ;
wire \dp|ula_cmp|sll_comp|ShiftLeft0~9_combout ;
wire \dp|ula_cmp|sll_comp|ShiftLeft0~10_combout ;
wire \dp|ula_cmp|sll_comp|ShiftLeft0~11_combout ;
wire \dp|ula_cmp|sll_comp|ShiftLeft0~12_combout ;
wire \dp|ula_cmp|srl_comp|ShiftRight0~18_combout ;
wire \dp|ula_cmp|mux_comp|Mux4~0_combout ;
wire \dp|ula_cmp|sra_comp|ShiftRight0~10_combout ;
wire \dp|ula_cmp|mux_comp|Mux4~1_combout ;
wire \dp|ula_cmp|sub_comp|Add0~16_combout ;
wire \dp|ula_cmp|sll_comp|ShiftLeft0~13_combout ;
wire \dp|ula_cmp|sll_comp|ShiftLeft0~14_combout ;
wire \dp|ula_cmp|sll_comp|ShiftLeft0~15_combout ;
wire \dp|ula_cmp|srl_comp|ShiftRight0~19_combout ;
wire \dp|ula_cmp|mux_comp|Mux3~0_combout ;
wire \dp|ula_cmp|sra_comp|ShiftRight0~11_combout ;
wire \dp|ula_cmp|mux_comp|Mux3~1_combout ;
wire \dp|ula_cmp|sub_comp|Add0~19_combout ;
wire \dp|ula_cmp|sll_comp|ShiftLeft0~16_combout ;
wire \dp|ula_cmp|sll_comp|ShiftLeft0~17_combout ;
wire \dp|ula_cmp|sll_comp|ShiftLeft0~18_combout ;
wire \dp|ula_cmp|mux_comp|Mux2~0_combout ;
wire \dp|ula_cmp|sra_comp|ShiftRight0~12_combout ;
wire \dp|ula_cmp|mux_comp|Mux2~1_combout ;
wire \dp|ula_cmp|sub_comp|Add0~22_combout ;
wire \dp|ula_cmp|mux_comp|Mux1~0_combout ;
wire \dp|ula_cmp|sub_comp|Add0~25_combout ;
wire \dp|ula_cmp|mux_comp|Mux1~1_combout ;
wire \dp|ula_cmp|sll_comp|ShiftLeft0~19_combout ;
wire \dp|ula_cmp|sll_comp|ShiftLeft0~20_combout ;
wire \dp|ula_cmp|sll_comp|ShiftLeft0~21_combout ;
wire \ctrl|state~53_combout ;
wire \dp|reg_S|reg1_out~0_combout ;
wire \dp|reg_O|reg1_out~0_combout ;
wire \dp|reg_O|reg1_out~1_combout ;
wire \dp|reg_O|reg1_out~2_combout ;
wire \dp|reg_C|reg1_out~0_combout ;
wire \dp|reg_C|reg1_out~1_combout ;
wire \dp|reg_C|reg1_out~2_combout ;
wire \dp|reg_C|reg1_out~3_combout ;
wire \dp|reg_C|reg1_out~4_combout ;
wire \dp|reg_C|reg1_out~5_combout ;
wire \dp|reg_C|reg1_out~6_combout ;
wire \ctrl|state~63_combout ;
wire \ctrl|Selector44~0_combout ;
wire \ctrl|Selector46~3_combout ;
wire \ctrl|Selector44~1_combout ;
wire \ctrl|Selector46~4_combout ;
wire \ctrl|Selector46~5_combout ;
wire \ctrl|Selector45~0_combout ;
wire \ctrl|WideOr31~3_combout ;
wire \ctrl|WideOr20~combout ;
wire \ctrl|WideOr22~combout ;
wire \dp|ula_cmp|srl_comp|ShiftRight0~21_combout ;
wire \dp|ula_cmp|sub_comp|Add0~30_combout ;
wire \ctrl|ctl_ld_s~combout ;
wire \ctrl|ctl_ld_o~combout ;
wire \ctrl|ctl_ld_c~combout ;
wire \ctrl|ctl_wr_md~combout ;
wire \data_i1[1]~input_o ;
wire \data_i1[3]~input_o ;
wire \data_i1[5]~input_o ;
wire \data_i1[7]~input_o ;
wire \data_o0[0]~output_o ;
wire \data_o0[1]~output_o ;
wire \data_o0[2]~output_o ;
wire \data_o0[3]~output_o ;
wire \data_o0[4]~output_o ;
wire \data_o0[5]~output_o ;
wire \data_o0[6]~output_o ;
wire \data_o0[7]~output_o ;
wire \data_o1[0]~output_o ;
wire \data_o1[1]~output_o ;
wire \data_o1[2]~output_o ;
wire \data_o1[3]~output_o ;
wire \data_o1[4]~output_o ;
wire \data_o1[5]~output_o ;
wire \data_o1[6]~output_o ;
wire \data_o1[7]~output_o ;
wire \state[0]~output_o ;
wire \state[1]~output_o ;
wire \state[2]~output_o ;
wire \state[3]~output_o ;
wire \state[4]~output_o ;
wire \state[5]~output_o ;
wire \state[6]~output_o ;
wire \state[7]~output_o ;
wire \state[8]~output_o ;
wire \state[9]~output_o ;
wire \state[10]~output_o ;
wire \state[11]~output_o ;
wire \state[12]~output_o ;
wire \state[13]~output_o ;
wire \state[14]~output_o ;
wire \state[15]~output_o ;
wire \state[16]~output_o ;
wire \state[17]~output_o ;
wire \state[18]~output_o ;
wire \state[19]~output_o ;
wire \state[20]~output_o ;
wire \state[21]~output_o ;
wire \state[22]~output_o ;
wire \state[23]~output_o ;
wire \state[24]~output_o ;
wire \state[25]~output_o ;
wire \state[26]~output_o ;
wire \state[27]~output_o ;
wire \state[28]~output_o ;
wire \state[29]~output_o ;
wire \state[30]~output_o ;
wire \state[31]~output_o ;
wire \RI[0]~output_o ;
wire \RI[1]~output_o ;
wire \RI[2]~output_o ;
wire \RI[3]~output_o ;
wire \RI[4]~output_o ;
wire \RI[5]~output_o ;
wire \RI[6]~output_o ;
wire \RI[7]~output_o ;
wire \RI[8]~output_o ;
wire \RI[9]~output_o ;
wire \RI[10]~output_o ;
wire \RI[11]~output_o ;
wire \RI[12]~output_o ;
wire \RI[13]~output_o ;
wire \RI[14]~output_o ;
wire \RI[15]~output_o ;
wire \mp_data[0]~output_o ;
wire \mp_data[1]~output_o ;
wire \mp_data[2]~output_o ;
wire \mp_data[3]~output_o ;
wire \mp_data[4]~output_o ;
wire \mp_data[5]~output_o ;
wire \mp_data[6]~output_o ;
wire \mp_data[7]~output_o ;
wire \mp_data[8]~output_o ;
wire \mp_data[9]~output_o ;
wire \mp_data[10]~output_o ;
wire \mp_data[11]~output_o ;
wire \mp_data[12]~output_o ;
wire \mp_data[13]~output_o ;
wire \mp_data[14]~output_o ;
wire \mp_data[15]~output_o ;
wire \in_pc[0]~output_o ;
wire \in_pc[1]~output_o ;
wire \in_pc[2]~output_o ;
wire \in_pc[3]~output_o ;
wire \in_pc[4]~output_o ;
wire \in_pc[5]~output_o ;
wire \in_pc[6]~output_o ;
wire \in_pc[7]~output_o ;
wire \in_pc[8]~output_o ;
wire \in_pc[9]~output_o ;
wire \out_pc[0]~output_o ;
wire \out_pc[1]~output_o ;
wire \out_pc[2]~output_o ;
wire \out_pc[3]~output_o ;
wire \out_pc[4]~output_o ;
wire \out_pc[5]~output_o ;
wire \out_pc[6]~output_o ;
wire \out_pc[7]~output_o ;
wire \out_pc[8]~output_o ;
wire \out_pc[9]~output_o ;
wire \clk~input_o ;
wire \rst~input_o ;
wire \ctrl|state.init~q ;
wire \dp|reg_PC|reg10_out~4_combout ;
wire \dp|reg_PC|reg10_out~5_combout ;
wire \dp|reg_PC|reg10_out~6_combout ;
wire \dp|reg_PC|reg10_out~7_combout ;
wire \dp|reg_PC|reg10_out~8_combout ;
wire \dp|reg_PC|reg10_out~9_combout ;
wire \dp|reg_PC|reg10_out~10_combout ;
wire \dp|reg_PC|reg10_out~11_combout ;
wire \dp|reg_PC|reg10_out~12_combout ;
wire \ctrl|ctl_ld_ri~combout ;
wire \ctrl|Selector13~0_combout ;
wire \ctrl|Selector13~1_combout ;
wire \ctrl|state.fetch~q ;
wire \ctrl|state~49_combout ;
wire \ctrl|state.decoder~q ;
wire \ctrl|state~51_combout ;
wire \ctrl|state~52_combout ;
wire \ctrl|state.s_bge1~q ;
wire \ctrl|state~50_combout ;
wire \ctrl|state~79_combout ;
wire \ctrl|state.s_beq1~q ;
wire \dp|reg_PC|reg10_out[0]~1_combout ;
wire \dp|reg_PC|reg10_out[0]~2_combout ;
wire \dp|reg_PC|reg10_out[0]~3_combout ;
wire \ctrl|state~78_combout ;
wire \ctrl|state.s_blt1~q ;
wire \ctrl|state.s_blt~q ;
wire \ctrl|state.s_bge~q ;
wire \ctrl|WideOr9~0_combout ;
wire \ctrl|WideOr2~combout ;
wire \ctrl|state.s_delay~q ;
wire \ctrl|WideOr15~0_combout ;
wire \ctrl|ctl_rst_pc~combout ;
wire \dp|reg_PC|reg10_out~0_combout ;
wire \ctrl|state~60_combout ;
wire \ctrl|state~75_combout ;
wire \ctrl|state.s_ld~q ;
wire \ctrl|state~62_combout ;
wire \ctrl|state~81_combout ;
wire \ctrl|state~70_combout ;
wire \ctrl|state.s_and~q ;
wire \ctrl|state~80_combout ;
wire \ctrl|state~71_combout ;
wire \ctrl|state.s_or~q ;
wire \ctrl|state~72_combout ;
wire \ctrl|state.s_xor~q ;
wire \ctrl|WideOr31~1_combout ;
wire \ctrl|state~73_combout ;
wire \ctrl|state.s_add~q ;
wire \ctrl|state~74_combout ;
wire \ctrl|state.s_sub~q ;
wire \ctrl|WideOr31~2_combout ;
wire \ctrl|state~64_combout ;
wire \ctrl|state.s_andi~q ;
wire \ctrl|state~65_combout ;
wire \ctrl|state.s_ori~q ;
wire \ctrl|state~66_combout ;
wire \ctrl|state.s_xori~q ;
wire \ctrl|WideOr31~0_combout ;
wire \ctrl|WideOr31~combout ;
wire \data_i1[0]~input_o ;
wire \ctrl|state~76_combout ;
wire \ctrl|state.s_in~q ;
wire \ctrl|ctl_ld_i1~combout ;
wire \ctrl|Selector16~0_combout ;
wire \data_i0[0]~input_o ;
wire \dp|mux_i0|Mux7~0_combout ;
wire \ctrl|state~48_combout ;
wire \ctrl|state~69_combout ;
wire \ctrl|state.s_sra~q ;
wire \ctrl|WideOr45~0_combout ;
wire \ctrl|WideOr45~combout ;
wire \dp|ula_cmp|mux_comp|Mux8~2_combout ;
wire \ctrl|state~61_combout ;
wire \ctrl|state.s_st~q ;
wire \ctrl|state~77_combout ;
wire \ctrl|state.s_nop~q ;
wire \ctrl|Selector46~0_combout ;
wire \ctrl|state~57_combout ;
wire \ctrl|state.s_brc~q ;
wire \ctrl|state~54_combout ;
wire \ctrl|state~55_combout ;
wire \ctrl|state.s_brs~q ;
wire \ctrl|state~59_combout ;
wire \ctrl|state.s_out~q ;
wire \ctrl|Selector46~1_combout ;
wire \ctrl|state~56_combout ;
wire \ctrl|state.s_bro~q ;
wire \ctrl|Selector46~2_combout ;
wire \ctrl|Selector45~1_combout ;
wire \ctrl|Selector45~2_combout ;
wire \ctrl|Selector45~3_combout ;
wire \ctrl|ctl_ld_r2~combout ;
wire \ctrl|ctl_addr_o2~combout ;
wire \dp|mux_o2|mux_out[6]~0_combout ;
wire \ctrl|WideOr39~combout ;
wire \ctrl|Selector29~0_combout ;
wire \ctrl|Selector29~1_combout ;
wire \ctrl|Selector21~0_combout ;
wire \ctrl|Selector21~1_combout ;
wire \dp|mux_o2|mux_out[6]~1_combout ;
wire \dp|mux_o2|mux_out[6]~2_combout ;
wire \dp|mux_o2|mux_out[0]~10_combout ;
wire \ctrl|state~67_combout ;
wire \ctrl|state.s_srl~q ;
wire \ctrl|WideOr47~combout ;
wire \dp|ula_cmp|mux_comp|Mux8~3_combout ;
wire \ctrl|state~68_combout ;
wire \ctrl|state.s_sll~q ;
wire \ctrl|WideOr43~0_combout ;
wire \ctrl|WideOr43~combout ;
wire \dp|ula_cmp|mux_comp|Mux8~4_combout ;
wire \dp|mux_i0|Mux7~1_combout ;
wire \ctrl|Selector44~2_combout ;
wire \ctrl|ctl_ld_r3~combout ;
wire \ctrl|Selector46~6_combout ;
wire \ctrl|ctl_ld_r1~combout ;
wire \ctrl|Selector18~3_combout ;
wire \ctrl|Selector19~3_combout ;
wire \dp|mux_o0|Mux7~0_combout ;
wire \dp|mux_o0|Mux7~1_combout ;
wire \ctrl|Selector49~0_combout ;
wire \ctrl|ctl_ld_o0~combout ;
wire \dp|add_MD|Add0~0_combout ;
wire \dp|add_MD|Add0~1 ;
wire \dp|add_MD|Add0~2_combout ;
wire \dp|add_MD|Add0~3 ;
wire \dp|add_MD|Add0~4_combout ;
wire \dp|add_MD|Add0~5 ;
wire \dp|add_MD|Add0~6_combout ;
wire \dp|add_MD|Add0~7 ;
wire \dp|add_MD|Add0~8_combout ;
wire \dp|add_MD|Add0~9 ;
wire \dp|add_MD|Add0~10_combout ;
wire \dp|add_MD|Add0~11 ;
wire \dp|add_MD|Add0~12_combout ;
wire \dp|add_MD|Add0~13 ;
wire \dp|add_MD|Add0~14_combout ;
wire \data_i0[1]~input_o ;
wire \dp|mux_i0|Mux6~0_combout ;
wire \dp|ula_cmp|mux_comp|Mux7~2_combout ;
wire \dp|mux_o2|mux_out[1]~9_combout ;
wire \dp|ula_cmp|mux_comp|Mux7~3_combout ;
wire \dp|ula_cmp|mux_comp|Mux7~4_combout ;
wire \dp|mux_i0|Mux6~1_combout ;
wire \dp|mux_o0|Mux6~1_combout ;
wire \data_i1[2]~input_o ;
wire \data_i0[2]~input_o ;
wire \dp|mux_i0|Mux5~0_combout ;
wire \dp|ula_cmp|sra_comp|ShiftRight0~1_combout ;
wire \dp|mux_o2|mux_out[2]~8_combout ;
wire \data_i1[6]~input_o ;
wire \data_i0[6]~input_o ;
wire \dp|mux_i0|Mux1~0_combout ;
wire \dp|ula_cmp|mux_comp|Mux2~2_combout ;
wire \dp|mux_o0|Mux1~1_combout ;
wire \dp|ula_cmp|mux_comp|Mux2~3_combout ;
wire \dp|ula_cmp|mux_comp|Mux2~4_combout ;
wire \dp|mux_i0|Mux1~1_combout ;
wire \dp|mux_o2|mux_out[6]~4_combout ;
wire \dp|mux_o0|Mux2~1_combout ;
wire \data_i0[5]~input_o ;
wire \dp|mux_i0|Mux2~0_combout ;
wire \dp|ula_cmp|mux_comp|Mux3~2_combout ;
wire \dp|ula_cmp|mux_comp|Mux3~3_combout ;
wire \dp|ula_cmp|mux_comp|Mux3~4_combout ;
wire \dp|mux_i0|Mux2~1_combout ;
wire \dp|mux_o2|mux_out[5]~5_combout ;
wire \data_i1[4]~input_o ;
wire \data_i0[4]~input_o ;
wire \dp|mux_i0|Mux3~0_combout ;
wire \dp|ula_cmp|mux_comp|Mux4~2_combout ;
wire \dp|mux_o0|Mux3~1_combout ;
wire \dp|ula_cmp|mux_comp|Mux4~3_combout ;
wire \dp|ula_cmp|mux_comp|Mux4~4_combout ;
wire \dp|mux_i0|Mux3~1_combout ;
wire \dp|mux_o2|mux_out[4]~6_combout ;
wire \dp|ula_cmp|srl_comp|ShiftRight0~2_combout ;
wire \dp|mux_i0|Mux4~4_combout ;
wire \dp|ula_cmp|sra_comp|ShiftRight0~6_combout ;
wire \dp|ula_cmp|sra_comp|ShiftRight0~7_combout ;
wire \dp|mux_i0|Mux4~5_combout ;
wire \dp|comp|Equal0~2_combout ;
wire \dp|mux_i0|Mux4~6_combout ;
wire \dp|mux_o0|Mux4~1_combout ;
wire \data_i0[3]~input_o ;
wire \dp|mux_i0|Mux4~10_combout ;
wire \dp|ula_cmp|sra_comp|ShiftRight0~4_combout ;
wire \dp|ula_cmp|Equal4~0_combout ;
wire \dp|ula_cmp|sra_comp|ShiftRight0~8_combout ;
wire \dp|comp|Equal0~3_combout ;
wire \dp|mux_i0|Mux4~11_combout ;
wire \dp|mux_i0|Mux4~12_combout ;
wire \dp|mux_o0|Mux0~1_combout ;
wire \data_i0[7]~input_o ;
wire \dp|mux_i0|Mux0~0_combout ;
wire \dp|ula_cmp|srl_comp|ShiftRight0~20_combout ;
wire \dp|comp|Equal0~8_combout ;
wire \dp|ula_cmp|mux_comp|Mux1~2_combout ;
wire \dp|ula_cmp|ula_in0_9[8]~2_combout ;
wire \dp|ula_cmp|sra_comp|ShiftRight0~9_combout ;
wire \dp|ula_cmp|sra_comp|ShiftRight0~13_combout ;
wire \dp|ula_cmp|mux_comp|Mux1~3_combout ;
wire \dp|ula_cmp|mux_comp|Mux1~4_combout ;
wire \dp|mux_i0|Mux0~1_combout ;
wire \dp|mux_o2|mux_out[7]~3_combout ;
wire \dp|ula_cmp|srl_comp|ShiftRight0~3_combout ;
wire \dp|ula_cmp|srl_comp|ShiftRight0~4_combout ;
wire \dp|mux_i0|Mux4~18_combout ;
wire \dp|mux_i0|Mux4~19_combout ;
wire \dp|mux_i0|Mux4~13_combout ;
wire \dp|mux_i0|Mux4~14_combout ;
wire \dp|mux_i0|Mux4~9_combout ;
wire \dp|ula_cmp|sub_comp|Add0~13_combout ;
wire \dp|ula_cmp|sub_comp|Add0~10_combout ;
wire \dp|ula_cmp|sub_comp|Add0~7_combout ;
wire \dp|ula_cmp|sub_comp|Add0~2_combout ;
wire \dp|ula_cmp|sub_comp|Add0~4_cout ;
wire \dp|ula_cmp|sub_comp|Add0~6 ;
wire \dp|ula_cmp|sub_comp|Add0~9 ;
wire \dp|ula_cmp|sub_comp|Add0~12 ;
wire \dp|ula_cmp|sub_comp|Add0~14_combout ;
wire \dp|mux_i0|Mux4~15_combout ;
wire \dp|mux_i0|Mux4~8_combout ;
wire \dp|mux_i0|Mux4~16_combout ;
wire \dp|mux_i0|Mux4~17_combout ;
wire \dp|mux_o2|mux_out[3]~7_combout ;
wire \dp|mux_i0|Mux4~7_combout ;
wire \dp|mux_i0|Mux5~1_combout ;
wire \dp|mux_i0|Mux5~2_combout ;
wire \dp|mux_i0|Mux5~3_combout ;
wire \dp|mux_i0|Mux5~4_combout ;
wire \dp|mux_i0|Mux5~5_combout ;
wire \dp|mux_i0|Mux5~6_combout ;
wire \dp|mux_i0|Mux5~7_combout ;
wire \dp|mux_o0|Mux5~1_combout ;
wire \ctrl|Selector48~0_combout ;
wire \ctrl|ctl_ld_o1~combout ;
wire \ctrl|Selector28~2_combout ;
wire \ctrl|Selector27~1_combout ;
wire \ctrl|Selector27~2_combout ;
wire \ctrl|Selector27~0_combout ;
wire \ctrl|Mux46~0_combout ;
wire \ctrl|Selector26~0_combout ;
wire \ctrl|Selector26~1_combout ;
wire \ctrl|Selector25~3_combout ;
wire \ctrl|WideOr37~0_combout ;
wire \ctrl|Selector25~2_combout ;
wire \ctrl|Selector24~0_combout ;
wire \ctrl|Selector24~1_combout ;
wire \ctrl|Selector23~0_combout ;
wire \ctrl|WideOr9~1_combout ;
wire \ctrl|Selector23~1_combout ;
wire \ctrl|Selector22~1_combout ;
wire \ctrl|Selector22~2_combout ;
wire \dp|inc_PC|inc_out[0]~0_combout ;
wire \ctrl|state~58_combout ;
wire \ctrl|state.s_call~q ;
wire \ctrl|ctl_ld_rp~combout ;
wire \dp|comp|LessThan0~1_cout ;
wire \dp|comp|LessThan0~3_cout ;
wire \dp|comp|LessThan0~5_cout ;
wire \dp|comp|LessThan0~7_cout ;
wire \dp|comp|LessThan0~9_cout ;
wire \dp|comp|LessThan0~11_cout ;
wire \dp|comp|LessThan0~13_cout ;
wire \dp|comp|LessThan0~14_combout ;
wire \dp|comp|Equal0~1_combout ;
wire \dp|comp|Equal0~4_combout ;
wire \dp|comp|Equal0~6_combout ;
wire \dp|comp|Equal0~7_combout ;
wire \dp|comp|Equal0~9_combout ;
wire \ctrl|Selector11~0_combout ;
wire \ctrl|Selector9~0_combout ;
wire \ctrl|state.s_beq~q ;
wire \ctrl|Selector9~3_combout ;
wire \ctrl|Selector9~4_combout ;
wire \ctrl|ctl_addr_pc~0_combout ;
wire \ctrl|Selector11~1_combout ;
wire \dp|mux_pc|Mux9~0_combout ;
wire \dp|add_PC|Add0~0_combout ;
wire \dp|mux_pc|Mux9~1_combout ;
wire \dp|inc_PC|inc_out[0]~1 ;
wire \dp|inc_PC|inc_out[1]~2_combout ;
wire \dp|mux_pc|Mux8~0_combout ;
wire \dp|add_PC|Add0~1 ;
wire \dp|add_PC|Add0~2_combout ;
wire \dp|mux_pc|Mux8~1_combout ;
wire \dp|inc_PC|inc_out[1]~3 ;
wire \dp|inc_PC|inc_out[2]~4_combout ;
wire \dp|mux_pc|Mux7~0_combout ;
wire \dp|add_PC|Add0~3 ;
wire \dp|add_PC|Add0~4_combout ;
wire \dp|mux_pc|Mux7~1_combout ;
wire \dp|inc_PC|inc_out[2]~5 ;
wire \dp|inc_PC|inc_out[3]~6_combout ;
wire \dp|mux_pc|Mux6~0_combout ;
wire \dp|add_PC|Add0~5 ;
wire \dp|add_PC|Add0~6_combout ;
wire \dp|mux_pc|Mux6~1_combout ;
wire \dp|inc_PC|inc_out[3]~7 ;
wire \dp|inc_PC|inc_out[4]~8_combout ;
wire \dp|mux_pc|Mux5~0_combout ;
wire \dp|add_PC|Add0~7 ;
wire \dp|add_PC|Add0~8_combout ;
wire \dp|mux_pc|Mux5~1_combout ;
wire \dp|inc_PC|inc_out[4]~9 ;
wire \dp|inc_PC|inc_out[5]~10_combout ;
wire \dp|mux_pc|Mux4~0_combout ;
wire \dp|add_PC|Add0~9 ;
wire \dp|add_PC|Add0~10_combout ;
wire \dp|mux_pc|Mux4~1_combout ;
wire \dp|inc_PC|inc_out[5]~11 ;
wire \dp|inc_PC|inc_out[6]~12_combout ;
wire \dp|mux_pc|Mux3~0_combout ;
wire \dp|add_PC|Add0~11 ;
wire \dp|add_PC|Add0~12_combout ;
wire \dp|mux_pc|Mux3~1_combout ;
wire \dp|inc_PC|inc_out[6]~13 ;
wire \dp|inc_PC|inc_out[7]~14_combout ;
wire \dp|mux_pc|Mux2~0_combout ;
wire \dp|add_PC|Add0~13 ;
wire \dp|add_PC|Add0~14_combout ;
wire \dp|mux_pc|Mux2~1_combout ;
wire \dp|inc_PC|inc_out[7]~15 ;
wire \dp|inc_PC|inc_out[8]~16_combout ;
wire \dp|mux_pc|Mux1~0_combout ;
wire \dp|add_PC|Add0~15 ;
wire \dp|add_PC|Add0~16_combout ;
wire \dp|mux_pc|Mux1~1_combout ;
wire \dp|inc_PC|inc_out[8]~17 ;
wire \dp|inc_PC|inc_out[9]~18_combout ;
wire \dp|mux_pc|Mux0~0_combout ;
wire \dp|add_PC|Add0~17 ;
wire \dp|add_PC|Add0~18_combout ;
wire \dp|mux_pc|Mux0~1_combout ;
wire [7:0] \dp|reg_i1|reg8_out ;
wire [7:0] \dp|reg_o0|reg8_out ;
wire [7:0] \dp|reg_o1|reg8_out ;
wire [7:0] \dp|reg_r1|reg8_out ;
wire [7:0] \dp|reg_r2|reg8_out ;
wire [7:0] \dp|reg_r3|reg8_out ;
wire [31:0] \ctrl|s_state ;
wire [2:0] \ctrl|ctl_ula_code ;
wire [1:0] \ctrl|ctl_addr_pc ;
wire [1:0] \ctrl|ctl_addr_o1 ;
wire [1:0] \ctrl|ctl_addr_o0 ;
wire [1:0] \ctrl|ctl_addr_i0 ;
wire [7:0] \dp|md|altsyncram_component|auto_generated|q_a ;
wire [15:0] \dp|mp|altsyncram_component|auto_generated|q_a ;
wire [7:0] \dp|reg_i0|reg8_out ;
wire [9:0] \dp|reg_PC|reg10_out ;
wire [9:0] \dp|reg_RP|reg10_out ;
wire [15:0] \dp|reg_RI|reg16_out ;
wire [7:0] \dp|mux_o2|mux_out ;

wire [0:0] \dp|mp|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \dp|mp|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \dp|mp|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \dp|mp|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \dp|mp|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \dp|mp|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \dp|mp|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \dp|mp|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \dp|mp|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \dp|mp|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \dp|mp|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \dp|mp|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \dp|mp|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \dp|mp|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \dp|mp|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \dp|mp|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [0:0] \dp|md|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \dp|md|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \dp|md|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \dp|md|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \dp|md|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \dp|md|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \dp|md|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \dp|md|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;

assign \dp|mp|altsyncram_component|auto_generated|q_a [0] = \dp|mp|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \dp|mp|altsyncram_component|auto_generated|q_a [1] = \dp|mp|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \dp|mp|altsyncram_component|auto_generated|q_a [2] = \dp|mp|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \dp|mp|altsyncram_component|auto_generated|q_a [3] = \dp|mp|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \dp|mp|altsyncram_component|auto_generated|q_a [4] = \dp|mp|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \dp|mp|altsyncram_component|auto_generated|q_a [5] = \dp|mp|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \dp|mp|altsyncram_component|auto_generated|q_a [6] = \dp|mp|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \dp|mp|altsyncram_component|auto_generated|q_a [7] = \dp|mp|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \dp|mp|altsyncram_component|auto_generated|q_a [8] = \dp|mp|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \dp|mp|altsyncram_component|auto_generated|q_a [9] = \dp|mp|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \dp|mp|altsyncram_component|auto_generated|q_a [10] = \dp|mp|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \dp|mp|altsyncram_component|auto_generated|q_a [11] = \dp|mp|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \dp|mp|altsyncram_component|auto_generated|q_a [12] = \dp|mp|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \dp|mp|altsyncram_component|auto_generated|q_a [13] = \dp|mp|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \dp|mp|altsyncram_component|auto_generated|q_a [14] = \dp|mp|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \dp|mp|altsyncram_component|auto_generated|q_a [15] = \dp|mp|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \dp|md|altsyncram_component|auto_generated|q_a [0] = \dp|md|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \dp|md|altsyncram_component|auto_generated|q_a [1] = \dp|md|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \dp|md|altsyncram_component|auto_generated|q_a [2] = \dp|md|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \dp|md|altsyncram_component|auto_generated|q_a [3] = \dp|md|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \dp|md|altsyncram_component|auto_generated|q_a [4] = \dp|md|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \dp|md|altsyncram_component|auto_generated|q_a [5] = \dp|md|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \dp|md|altsyncram_component|auto_generated|q_a [6] = \dp|md|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \dp|md|altsyncram_component|auto_generated|q_a [7] = \dp|md|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

cycloneiv_ram_block \dp|md|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\ctrl|ctl_wr_md~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dp|mux_o0|Mux7~1_combout }),
	.portaaddr({\dp|add_MD|Add0~14_combout ,\dp|add_MD|Add0~12_combout ,\dp|add_MD|Add0~10_combout ,\dp|add_MD|Add0~8_combout ,\dp|add_MD|Add0~6_combout ,\dp|add_MD|Add0~4_combout ,\dp|add_MD|Add0~2_combout ,\dp|add_MD|Add0~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dp|md|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dp|md|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \dp|md|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \dp|md|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "datapath:dp|men_dados:md|altsyncram:altsyncram_component|altsyncram_19g1:auto_generated|ALTSYNCRAM";
defparam \dp|md|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \dp|md|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \dp|md|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 8;
defparam \dp|md|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \dp|md|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \dp|md|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \dp|md|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \dp|md|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \dp|md|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \dp|md|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 255;
defparam \dp|md|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 256;
defparam \dp|md|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \dp|md|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dp|md|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 8;
defparam \dp|md|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \dp|md|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

cycloneiv_lcell_comb \dp|ula_cmp|sub_comp|Add0~5 (
// Equation(s):
// \dp|ula_cmp|sub_comp|Add0~5_combout  = (\dp|mux_o0|Mux7~1_combout  & ((\dp|ula_cmp|sub_comp|Add0~2_combout  & (\dp|ula_cmp|sub_comp|Add0~4_cout  & VCC)) # (!\dp|ula_cmp|sub_comp|Add0~2_combout  & (!\dp|ula_cmp|sub_comp|Add0~4_cout )))) # 
// (!\dp|mux_o0|Mux7~1_combout  & ((\dp|ula_cmp|sub_comp|Add0~2_combout  & (!\dp|ula_cmp|sub_comp|Add0~4_cout )) # (!\dp|ula_cmp|sub_comp|Add0~2_combout  & ((\dp|ula_cmp|sub_comp|Add0~4_cout ) # (GND)))))
// \dp|ula_cmp|sub_comp|Add0~6  = CARRY((\dp|mux_o0|Mux7~1_combout  & (!\dp|ula_cmp|sub_comp|Add0~2_combout  & !\dp|ula_cmp|sub_comp|Add0~4_cout )) # (!\dp|mux_o0|Mux7~1_combout  & ((!\dp|ula_cmp|sub_comp|Add0~4_cout ) # (!\dp|ula_cmp|sub_comp|Add0~2_combout 
// ))))

	.dataa(\dp|mux_o0|Mux7~1_combout ),
	.datab(\dp|ula_cmp|sub_comp|Add0~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\dp|ula_cmp|sub_comp|Add0~4_cout ),
	.combout(\dp|ula_cmp|sub_comp|Add0~5_combout ),
	.cout(\dp|ula_cmp|sub_comp|Add0~6 ));
// synopsys translate_off
defparam \dp|ula_cmp|sub_comp|Add0~5 .lut_mask = 16'h9617;
defparam \dp|ula_cmp|sub_comp|Add0~5 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneiv_lcell_comb \dp|ula_cmp|sub_comp|Add0~8 (
// Equation(s):
// \dp|ula_cmp|sub_comp|Add0~8_combout  = ((\dp|mux_o0|Mux6~1_combout  $ (\dp|ula_cmp|sub_comp|Add0~7_combout  $ (!\dp|ula_cmp|sub_comp|Add0~6 )))) # (GND)
// \dp|ula_cmp|sub_comp|Add0~9  = CARRY((\dp|mux_o0|Mux6~1_combout  & ((\dp|ula_cmp|sub_comp|Add0~7_combout ) # (!\dp|ula_cmp|sub_comp|Add0~6 ))) # (!\dp|mux_o0|Mux6~1_combout  & (\dp|ula_cmp|sub_comp|Add0~7_combout  & !\dp|ula_cmp|sub_comp|Add0~6 )))

	.dataa(\dp|mux_o0|Mux6~1_combout ),
	.datab(\dp|ula_cmp|sub_comp|Add0~7_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\dp|ula_cmp|sub_comp|Add0~6 ),
	.combout(\dp|ula_cmp|sub_comp|Add0~8_combout ),
	.cout(\dp|ula_cmp|sub_comp|Add0~9 ));
// synopsys translate_off
defparam \dp|ula_cmp|sub_comp|Add0~8 .lut_mask = 16'h698E;
defparam \dp|ula_cmp|sub_comp|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneiv_ram_block \dp|md|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(\ctrl|ctl_wr_md~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dp|mux_o0|Mux5~1_combout }),
	.portaaddr({\dp|add_MD|Add0~14_combout ,\dp|add_MD|Add0~12_combout ,\dp|add_MD|Add0~10_combout ,\dp|add_MD|Add0~8_combout ,\dp|add_MD|Add0~6_combout ,\dp|add_MD|Add0~4_combout ,\dp|add_MD|Add0~2_combout ,\dp|add_MD|Add0~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dp|md|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dp|md|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \dp|md|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \dp|md|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "datapath:dp|men_dados:md|altsyncram:altsyncram_component|altsyncram_19g1:auto_generated|ALTSYNCRAM";
defparam \dp|md|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "single_port";
defparam \dp|md|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \dp|md|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 8;
defparam \dp|md|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \dp|md|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \dp|md|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \dp|md|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \dp|md|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \dp|md|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \dp|md|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 255;
defparam \dp|md|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 256;
defparam \dp|md|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 8;
defparam \dp|md|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dp|md|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 8;
defparam \dp|md|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \dp|md|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M9K";
// synopsys translate_on

cycloneiv_lcell_comb \dp|ula_cmp|sub_comp|Add0~11 (
// Equation(s):
// \dp|ula_cmp|sub_comp|Add0~11_combout  = (\dp|mux_o0|Mux5~1_combout  & ((\dp|ula_cmp|sub_comp|Add0~10_combout  & (\dp|ula_cmp|sub_comp|Add0~9  & VCC)) # (!\dp|ula_cmp|sub_comp|Add0~10_combout  & (!\dp|ula_cmp|sub_comp|Add0~9 )))) # 
// (!\dp|mux_o0|Mux5~1_combout  & ((\dp|ula_cmp|sub_comp|Add0~10_combout  & (!\dp|ula_cmp|sub_comp|Add0~9 )) # (!\dp|ula_cmp|sub_comp|Add0~10_combout  & ((\dp|ula_cmp|sub_comp|Add0~9 ) # (GND)))))
// \dp|ula_cmp|sub_comp|Add0~12  = CARRY((\dp|mux_o0|Mux5~1_combout  & (!\dp|ula_cmp|sub_comp|Add0~10_combout  & !\dp|ula_cmp|sub_comp|Add0~9 )) # (!\dp|mux_o0|Mux5~1_combout  & ((!\dp|ula_cmp|sub_comp|Add0~9 ) # (!\dp|ula_cmp|sub_comp|Add0~10_combout ))))

	.dataa(\dp|mux_o0|Mux5~1_combout ),
	.datab(\dp|ula_cmp|sub_comp|Add0~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\dp|ula_cmp|sub_comp|Add0~9 ),
	.combout(\dp|ula_cmp|sub_comp|Add0~11_combout ),
	.cout(\dp|ula_cmp|sub_comp|Add0~12 ));
// synopsys translate_off
defparam \dp|ula_cmp|sub_comp|Add0~11 .lut_mask = 16'h9617;
defparam \dp|ula_cmp|sub_comp|Add0~11 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneiv_lcell_comb \dp|ula_cmp|sub_comp|Add0~14 (
// Equation(s):
// \dp|ula_cmp|sub_comp|Add0~14_combout  = ((\dp|mux_o0|Mux4~1_combout  $ (\dp|ula_cmp|sub_comp|Add0~13_combout  $ (!\dp|ula_cmp|sub_comp|Add0~12 )))) # (GND)
// \dp|ula_cmp|sub_comp|Add0~15  = CARRY((\dp|mux_o0|Mux4~1_combout  & ((\dp|ula_cmp|sub_comp|Add0~13_combout ) # (!\dp|ula_cmp|sub_comp|Add0~12 ))) # (!\dp|mux_o0|Mux4~1_combout  & (\dp|ula_cmp|sub_comp|Add0~13_combout  & !\dp|ula_cmp|sub_comp|Add0~12 )))

	.dataa(\dp|mux_o0|Mux4~1_combout ),
	.datab(\dp|ula_cmp|sub_comp|Add0~13_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\dp|ula_cmp|sub_comp|Add0~12 ),
	.combout(\dp|ula_cmp|sub_comp|Add0~14_combout ),
	.cout(\dp|ula_cmp|sub_comp|Add0~15 ));
// synopsys translate_off
defparam \dp|ula_cmp|sub_comp|Add0~14 .lut_mask = 16'h698E;
defparam \dp|ula_cmp|sub_comp|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneiv_ram_block \dp|md|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(\ctrl|ctl_wr_md~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dp|mux_o0|Mux3~1_combout }),
	.portaaddr({\dp|add_MD|Add0~14_combout ,\dp|add_MD|Add0~12_combout ,\dp|add_MD|Add0~10_combout ,\dp|add_MD|Add0~8_combout ,\dp|add_MD|Add0~6_combout ,\dp|add_MD|Add0~4_combout ,\dp|add_MD|Add0~2_combout ,\dp|add_MD|Add0~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dp|md|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dp|md|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \dp|md|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \dp|md|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "datapath:dp|men_dados:md|altsyncram:altsyncram_component|altsyncram_19g1:auto_generated|ALTSYNCRAM";
defparam \dp|md|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "single_port";
defparam \dp|md|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \dp|md|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 8;
defparam \dp|md|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \dp|md|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \dp|md|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \dp|md|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \dp|md|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \dp|md|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \dp|md|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 255;
defparam \dp|md|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 256;
defparam \dp|md|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 8;
defparam \dp|md|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dp|md|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 8;
defparam \dp|md|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \dp|md|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M9K";
// synopsys translate_on

cycloneiv_lcell_comb \dp|ula_cmp|sub_comp|Add0~17 (
// Equation(s):
// \dp|ula_cmp|sub_comp|Add0~17_combout  = (\dp|mux_o0|Mux3~1_combout  & ((\dp|ula_cmp|sub_comp|Add0~16_combout  & (\dp|ula_cmp|sub_comp|Add0~15  & VCC)) # (!\dp|ula_cmp|sub_comp|Add0~16_combout  & (!\dp|ula_cmp|sub_comp|Add0~15 )))) # 
// (!\dp|mux_o0|Mux3~1_combout  & ((\dp|ula_cmp|sub_comp|Add0~16_combout  & (!\dp|ula_cmp|sub_comp|Add0~15 )) # (!\dp|ula_cmp|sub_comp|Add0~16_combout  & ((\dp|ula_cmp|sub_comp|Add0~15 ) # (GND)))))
// \dp|ula_cmp|sub_comp|Add0~18  = CARRY((\dp|mux_o0|Mux3~1_combout  & (!\dp|ula_cmp|sub_comp|Add0~16_combout  & !\dp|ula_cmp|sub_comp|Add0~15 )) # (!\dp|mux_o0|Mux3~1_combout  & ((!\dp|ula_cmp|sub_comp|Add0~15 ) # (!\dp|ula_cmp|sub_comp|Add0~16_combout ))))

	.dataa(\dp|mux_o0|Mux3~1_combout ),
	.datab(\dp|ula_cmp|sub_comp|Add0~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\dp|ula_cmp|sub_comp|Add0~15 ),
	.combout(\dp|ula_cmp|sub_comp|Add0~17_combout ),
	.cout(\dp|ula_cmp|sub_comp|Add0~18 ));
// synopsys translate_off
defparam \dp|ula_cmp|sub_comp|Add0~17 .lut_mask = 16'h9617;
defparam \dp|ula_cmp|sub_comp|Add0~17 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneiv_lcell_comb \dp|ula_cmp|sub_comp|Add0~20 (
// Equation(s):
// \dp|ula_cmp|sub_comp|Add0~20_combout  = ((\dp|mux_o0|Mux2~1_combout  $ (\dp|ula_cmp|sub_comp|Add0~19_combout  $ (!\dp|ula_cmp|sub_comp|Add0~18 )))) # (GND)
// \dp|ula_cmp|sub_comp|Add0~21  = CARRY((\dp|mux_o0|Mux2~1_combout  & ((\dp|ula_cmp|sub_comp|Add0~19_combout ) # (!\dp|ula_cmp|sub_comp|Add0~18 ))) # (!\dp|mux_o0|Mux2~1_combout  & (\dp|ula_cmp|sub_comp|Add0~19_combout  & !\dp|ula_cmp|sub_comp|Add0~18 )))

	.dataa(\dp|mux_o0|Mux2~1_combout ),
	.datab(\dp|ula_cmp|sub_comp|Add0~19_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\dp|ula_cmp|sub_comp|Add0~18 ),
	.combout(\dp|ula_cmp|sub_comp|Add0~20_combout ),
	.cout(\dp|ula_cmp|sub_comp|Add0~21 ));
// synopsys translate_off
defparam \dp|ula_cmp|sub_comp|Add0~20 .lut_mask = 16'h698E;
defparam \dp|ula_cmp|sub_comp|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneiv_ram_block \dp|md|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(\ctrl|ctl_wr_md~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dp|mux_o0|Mux1~1_combout }),
	.portaaddr({\dp|add_MD|Add0~14_combout ,\dp|add_MD|Add0~12_combout ,\dp|add_MD|Add0~10_combout ,\dp|add_MD|Add0~8_combout ,\dp|add_MD|Add0~6_combout ,\dp|add_MD|Add0~4_combout ,\dp|add_MD|Add0~2_combout ,\dp|add_MD|Add0~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dp|md|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dp|md|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \dp|md|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \dp|md|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "datapath:dp|men_dados:md|altsyncram:altsyncram_component|altsyncram_19g1:auto_generated|ALTSYNCRAM";
defparam \dp|md|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "single_port";
defparam \dp|md|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \dp|md|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 8;
defparam \dp|md|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \dp|md|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \dp|md|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \dp|md|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \dp|md|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \dp|md|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \dp|md|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 255;
defparam \dp|md|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 256;
defparam \dp|md|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 8;
defparam \dp|md|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dp|md|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 8;
defparam \dp|md|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \dp|md|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M9K";
// synopsys translate_on

cycloneiv_lcell_comb \dp|ula_cmp|sub_comp|Add0~23 (
// Equation(s):
// \dp|ula_cmp|sub_comp|Add0~23_combout  = (\dp|mux_o0|Mux1~1_combout  & ((\dp|ula_cmp|sub_comp|Add0~22_combout  & (\dp|ula_cmp|sub_comp|Add0~21  & VCC)) # (!\dp|ula_cmp|sub_comp|Add0~22_combout  & (!\dp|ula_cmp|sub_comp|Add0~21 )))) # 
// (!\dp|mux_o0|Mux1~1_combout  & ((\dp|ula_cmp|sub_comp|Add0~22_combout  & (!\dp|ula_cmp|sub_comp|Add0~21 )) # (!\dp|ula_cmp|sub_comp|Add0~22_combout  & ((\dp|ula_cmp|sub_comp|Add0~21 ) # (GND)))))
// \dp|ula_cmp|sub_comp|Add0~24  = CARRY((\dp|mux_o0|Mux1~1_combout  & (!\dp|ula_cmp|sub_comp|Add0~22_combout  & !\dp|ula_cmp|sub_comp|Add0~21 )) # (!\dp|mux_o0|Mux1~1_combout  & ((!\dp|ula_cmp|sub_comp|Add0~21 ) # (!\dp|ula_cmp|sub_comp|Add0~22_combout ))))

	.dataa(\dp|mux_o0|Mux1~1_combout ),
	.datab(\dp|ula_cmp|sub_comp|Add0~22_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\dp|ula_cmp|sub_comp|Add0~21 ),
	.combout(\dp|ula_cmp|sub_comp|Add0~23_combout ),
	.cout(\dp|ula_cmp|sub_comp|Add0~24 ));
// synopsys translate_off
defparam \dp|ula_cmp|sub_comp|Add0~23 .lut_mask = 16'h9617;
defparam \dp|ula_cmp|sub_comp|Add0~23 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneiv_lcell_comb \dp|ula_cmp|sub_comp|Add0~26 (
// Equation(s):
// \dp|ula_cmp|sub_comp|Add0~26_combout  = ((\dp|mux_o0|Mux0~1_combout  $ (\dp|ula_cmp|sub_comp|Add0~25_combout  $ (!\dp|ula_cmp|sub_comp|Add0~24 )))) # (GND)
// \dp|ula_cmp|sub_comp|Add0~27  = CARRY((\dp|mux_o0|Mux0~1_combout  & ((\dp|ula_cmp|sub_comp|Add0~25_combout ) # (!\dp|ula_cmp|sub_comp|Add0~24 ))) # (!\dp|mux_o0|Mux0~1_combout  & (\dp|ula_cmp|sub_comp|Add0~25_combout  & !\dp|ula_cmp|sub_comp|Add0~24 )))

	.dataa(\dp|mux_o0|Mux0~1_combout ),
	.datab(\dp|ula_cmp|sub_comp|Add0~25_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\dp|ula_cmp|sub_comp|Add0~24 ),
	.combout(\dp|ula_cmp|sub_comp|Add0~26_combout ),
	.cout(\dp|ula_cmp|sub_comp|Add0~27 ));
// synopsys translate_off
defparam \dp|ula_cmp|sub_comp|Add0~26 .lut_mask = 16'h698E;
defparam \dp|ula_cmp|sub_comp|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneiv_lcell_comb \dp|ula_cmp|sub_comp|Add0~28 (
// Equation(s):
// \dp|ula_cmp|sub_comp|Add0~28_combout  = \dp|ula_cmp|ula_in0_9[8]~2_combout  $ (\dp|ula_cmp|sub_comp|Add0~30_combout  $ (\dp|ula_cmp|sub_comp|Add0~27 ))

	.dataa(\dp|ula_cmp|ula_in0_9[8]~2_combout ),
	.datab(\dp|ula_cmp|sub_comp|Add0~30_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(\dp|ula_cmp|sub_comp|Add0~27 ),
	.combout(\dp|ula_cmp|sub_comp|Add0~28_combout ),
	.cout());
// synopsys translate_off
defparam \dp|ula_cmp|sub_comp|Add0~28 .lut_mask = 16'h9696;
defparam \dp|ula_cmp|sub_comp|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \dp|reg_r3|reg8_out[1] (
	.clk(\clk~input_o ),
	.d(\dp|mux_i0|Mux6~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|ctl_ld_r3~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|reg_r3|reg8_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \dp|reg_r3|reg8_out[1] .is_wysiwyg = "true";
defparam \dp|reg_r3|reg8_out[1] .power_up = "low";
// synopsys translate_on

dffeas \dp|reg_r1|reg8_out[1] (
	.clk(\clk~input_o ),
	.d(\dp|mux_i0|Mux6~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|ctl_ld_r1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|reg_r1|reg8_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \dp|reg_r1|reg8_out[1] .is_wysiwyg = "true";
defparam \dp|reg_r1|reg8_out[1] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \dp|mux_o0|Mux6~0 (
// Equation(s):
// \dp|mux_o0|Mux6~0_combout  = (\ctrl|ctl_addr_o0 [0] & ((\ctrl|ctl_addr_o0 [1] & (\dp|reg_r3|reg8_out [1])) # (!\ctrl|ctl_addr_o0 [1] & ((\dp|reg_r1|reg8_out [1])))))

	.dataa(\ctrl|ctl_addr_o0 [0]),
	.datab(\dp|reg_r3|reg8_out [1]),
	.datac(\dp|reg_r1|reg8_out [1]),
	.datad(\ctrl|ctl_addr_o0 [1]),
	.cin(gnd),
	.combout(\dp|mux_o0|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \dp|mux_o0|Mux6~0 .lut_mask = 16'h88A0;
defparam \dp|mux_o0|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \dp|reg_r3|reg8_out[2] (
	.clk(\clk~input_o ),
	.d(\dp|mux_i0|Mux5~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|ctl_ld_r3~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|reg_r3|reg8_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \dp|reg_r3|reg8_out[2] .is_wysiwyg = "true";
defparam \dp|reg_r3|reg8_out[2] .power_up = "low";
// synopsys translate_on

dffeas \dp|reg_r1|reg8_out[2] (
	.clk(\clk~input_o ),
	.d(\dp|mux_i0|Mux5~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|ctl_ld_r1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|reg_r1|reg8_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \dp|reg_r1|reg8_out[2] .is_wysiwyg = "true";
defparam \dp|reg_r1|reg8_out[2] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \dp|mux_o0|Mux5~0 (
// Equation(s):
// \dp|mux_o0|Mux5~0_combout  = (\ctrl|ctl_addr_o0 [0] & ((\ctrl|ctl_addr_o0 [1] & (\dp|reg_r3|reg8_out [2])) # (!\ctrl|ctl_addr_o0 [1] & ((\dp|reg_r1|reg8_out [2])))))

	.dataa(\ctrl|ctl_addr_o0 [0]),
	.datab(\dp|reg_r3|reg8_out [2]),
	.datac(\dp|reg_r1|reg8_out [2]),
	.datad(\ctrl|ctl_addr_o0 [1]),
	.cin(gnd),
	.combout(\dp|mux_o0|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \dp|mux_o0|Mux5~0 .lut_mask = 16'h88A0;
defparam \dp|mux_o0|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \dp|reg_r3|reg8_out[3] (
	.clk(\clk~input_o ),
	.d(\dp|mux_i0|Mux4~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|ctl_ld_r3~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|reg_r3|reg8_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \dp|reg_r3|reg8_out[3] .is_wysiwyg = "true";
defparam \dp|reg_r3|reg8_out[3] .power_up = "low";
// synopsys translate_on

dffeas \dp|reg_r1|reg8_out[3] (
	.clk(\clk~input_o ),
	.d(\dp|mux_i0|Mux4~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|ctl_ld_r1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|reg_r1|reg8_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \dp|reg_r1|reg8_out[3] .is_wysiwyg = "true";
defparam \dp|reg_r1|reg8_out[3] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \dp|mux_o0|Mux4~0 (
// Equation(s):
// \dp|mux_o0|Mux4~0_combout  = (\ctrl|ctl_addr_o0 [0] & ((\ctrl|ctl_addr_o0 [1] & (\dp|reg_r3|reg8_out [3])) # (!\ctrl|ctl_addr_o0 [1] & ((\dp|reg_r1|reg8_out [3])))))

	.dataa(\ctrl|ctl_addr_o0 [0]),
	.datab(\dp|reg_r3|reg8_out [3]),
	.datac(\dp|reg_r1|reg8_out [3]),
	.datad(\ctrl|ctl_addr_o0 [1]),
	.cin(gnd),
	.combout(\dp|mux_o0|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \dp|mux_o0|Mux4~0 .lut_mask = 16'h88A0;
defparam \dp|mux_o0|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \dp|reg_r3|reg8_out[4] (
	.clk(\clk~input_o ),
	.d(\dp|mux_i0|Mux3~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|ctl_ld_r3~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|reg_r3|reg8_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \dp|reg_r3|reg8_out[4] .is_wysiwyg = "true";
defparam \dp|reg_r3|reg8_out[4] .power_up = "low";
// synopsys translate_on

dffeas \dp|reg_r1|reg8_out[4] (
	.clk(\clk~input_o ),
	.d(\dp|mux_i0|Mux3~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|ctl_ld_r1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|reg_r1|reg8_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \dp|reg_r1|reg8_out[4] .is_wysiwyg = "true";
defparam \dp|reg_r1|reg8_out[4] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \dp|mux_o0|Mux3~0 (
// Equation(s):
// \dp|mux_o0|Mux3~0_combout  = (\ctrl|ctl_addr_o0 [0] & ((\ctrl|ctl_addr_o0 [1] & (\dp|reg_r3|reg8_out [4])) # (!\ctrl|ctl_addr_o0 [1] & ((\dp|reg_r1|reg8_out [4])))))

	.dataa(\ctrl|ctl_addr_o0 [0]),
	.datab(\dp|reg_r3|reg8_out [4]),
	.datac(\dp|reg_r1|reg8_out [4]),
	.datad(\ctrl|ctl_addr_o0 [1]),
	.cin(gnd),
	.combout(\dp|mux_o0|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \dp|mux_o0|Mux3~0 .lut_mask = 16'h88A0;
defparam \dp|mux_o0|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \dp|reg_r3|reg8_out[5] (
	.clk(\clk~input_o ),
	.d(\dp|mux_i0|Mux2~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|ctl_ld_r3~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|reg_r3|reg8_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \dp|reg_r3|reg8_out[5] .is_wysiwyg = "true";
defparam \dp|reg_r3|reg8_out[5] .power_up = "low";
// synopsys translate_on

dffeas \dp|reg_r1|reg8_out[5] (
	.clk(\clk~input_o ),
	.d(\dp|mux_i0|Mux2~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|ctl_ld_r1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|reg_r1|reg8_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \dp|reg_r1|reg8_out[5] .is_wysiwyg = "true";
defparam \dp|reg_r1|reg8_out[5] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \dp|mux_o0|Mux2~0 (
// Equation(s):
// \dp|mux_o0|Mux2~0_combout  = (\ctrl|ctl_addr_o0 [0] & ((\ctrl|ctl_addr_o0 [1] & (\dp|reg_r3|reg8_out [5])) # (!\ctrl|ctl_addr_o0 [1] & ((\dp|reg_r1|reg8_out [5])))))

	.dataa(\ctrl|ctl_addr_o0 [0]),
	.datab(\dp|reg_r3|reg8_out [5]),
	.datac(\dp|reg_r1|reg8_out [5]),
	.datad(\ctrl|ctl_addr_o0 [1]),
	.cin(gnd),
	.combout(\dp|mux_o0|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \dp|mux_o0|Mux2~0 .lut_mask = 16'h88A0;
defparam \dp|mux_o0|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \dp|reg_r3|reg8_out[6] (
	.clk(\clk~input_o ),
	.d(\dp|mux_i0|Mux1~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|ctl_ld_r3~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|reg_r3|reg8_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \dp|reg_r3|reg8_out[6] .is_wysiwyg = "true";
defparam \dp|reg_r3|reg8_out[6] .power_up = "low";
// synopsys translate_on

dffeas \dp|reg_r1|reg8_out[6] (
	.clk(\clk~input_o ),
	.d(\dp|mux_i0|Mux1~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|ctl_ld_r1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|reg_r1|reg8_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \dp|reg_r1|reg8_out[6] .is_wysiwyg = "true";
defparam \dp|reg_r1|reg8_out[6] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \dp|mux_o0|Mux1~0 (
// Equation(s):
// \dp|mux_o0|Mux1~0_combout  = (\ctrl|ctl_addr_o0 [0] & ((\ctrl|ctl_addr_o0 [1] & (\dp|reg_r3|reg8_out [6])) # (!\ctrl|ctl_addr_o0 [1] & ((\dp|reg_r1|reg8_out [6])))))

	.dataa(\ctrl|ctl_addr_o0 [0]),
	.datab(\dp|reg_r3|reg8_out [6]),
	.datac(\dp|reg_r1|reg8_out [6]),
	.datad(\ctrl|ctl_addr_o0 [1]),
	.cin(gnd),
	.combout(\dp|mux_o0|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \dp|mux_o0|Mux1~0 .lut_mask = 16'h88A0;
defparam \dp|mux_o0|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \dp|reg_r3|reg8_out[7] (
	.clk(\clk~input_o ),
	.d(\dp|mux_i0|Mux0~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|ctl_ld_r3~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|reg_r3|reg8_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \dp|reg_r3|reg8_out[7] .is_wysiwyg = "true";
defparam \dp|reg_r3|reg8_out[7] .power_up = "low";
// synopsys translate_on

dffeas \dp|reg_r1|reg8_out[7] (
	.clk(\clk~input_o ),
	.d(\dp|mux_i0|Mux0~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|ctl_ld_r1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|reg_r1|reg8_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \dp|reg_r1|reg8_out[7] .is_wysiwyg = "true";
defparam \dp|reg_r1|reg8_out[7] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \dp|mux_o0|Mux0~0 (
// Equation(s):
// \dp|mux_o0|Mux0~0_combout  = (\ctrl|ctl_addr_o0 [0] & ((\ctrl|ctl_addr_o0 [1] & (\dp|reg_r3|reg8_out [7])) # (!\ctrl|ctl_addr_o0 [1] & ((\dp|reg_r1|reg8_out [7])))))

	.dataa(\ctrl|ctl_addr_o0 [0]),
	.datab(\dp|reg_r3|reg8_out [7]),
	.datac(\dp|reg_r1|reg8_out [7]),
	.datad(\ctrl|ctl_addr_o0 [1]),
	.cin(gnd),
	.combout(\dp|mux_o0|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \dp|mux_o0|Mux0~0 .lut_mask = 16'h88A0;
defparam \dp|mux_o0|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \ctrl|Selector28~0 (
// Equation(s):
// \ctrl|Selector28~0_combout  = (\dp|reg_RI|reg16_out [14] & (\dp|reg_RI|reg16_out [11])) # (!\dp|reg_RI|reg16_out [14] & ((\dp|reg_RI|reg16_out [15] & (\dp|reg_RI|reg16_out [11])) # (!\dp|reg_RI|reg16_out [15] & ((\dp|reg_RI|reg16_out [10])))))

	.dataa(\dp|reg_RI|reg16_out [11]),
	.datab(\dp|reg_RI|reg16_out [10]),
	.datac(\dp|reg_RI|reg16_out [14]),
	.datad(\dp|reg_RI|reg16_out [15]),
	.cin(gnd),
	.combout(\ctrl|Selector28~0_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|Selector28~0 .lut_mask = 16'hAAAC;
defparam \ctrl|Selector28~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \ctrl|Selector28~1 (
// Equation(s):
// \ctrl|Selector28~1_combout  = (\ctrl|state.decoder~q  & ((\ctrl|Mux46~0_combout  & (\dp|reg_RI|reg16_out [12])) # (!\ctrl|Mux46~0_combout  & ((\ctrl|Selector28~0_combout )))))

	.dataa(\ctrl|state.decoder~q ),
	.datab(\dp|reg_RI|reg16_out [12]),
	.datac(\ctrl|Selector28~0_combout ),
	.datad(\ctrl|Mux46~0_combout ),
	.cin(gnd),
	.combout(\ctrl|Selector28~1_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|Selector28~1 .lut_mask = 16'h88A0;
defparam \ctrl|Selector28~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \ctrl|Selector22~0 (
// Equation(s):
// \ctrl|Selector22~0_combout  = (\ctrl|state.init~q  & (\ctrl|WideOr15~0_combout  & (!\ctrl|state.decoder~q  & !\ctrl|state.fetch~q )))

	.dataa(\ctrl|state.init~q ),
	.datab(\ctrl|WideOr15~0_combout ),
	.datac(\ctrl|state.decoder~q ),
	.datad(\ctrl|state.fetch~q ),
	.cin(gnd),
	.combout(\ctrl|Selector22~0_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|Selector22~0 .lut_mask = 16'h0008;
defparam \ctrl|Selector22~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \ctrl|state.s_ret (
	.clk(\clk~input_o ),
	.d(\ctrl|state~53_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl|state.s_ret~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl|state.s_ret .is_wysiwyg = "true";
defparam \ctrl|state.s_ret .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \dp|comp|Equal0~0 (
// Equation(s):
// \dp|comp|Equal0~0_combout  = \dp|mux_o0|Mux7~1_combout  $ (\dp|mux_o2|mux_out [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\dp|mux_o0|Mux7~1_combout ),
	.datad(\dp|mux_o2|mux_out [0]),
	.cin(gnd),
	.combout(\dp|comp|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \dp|comp|Equal0~0 .lut_mask = 16'h0FF0;
defparam \dp|comp|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \dp|comp|Equal0~5 (
// Equation(s):
// \dp|comp|Equal0~5_combout  = \dp|mux_o0|Mux3~1_combout  $ (\dp|mux_o2|mux_out [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(\dp|mux_o0|Mux3~1_combout ),
	.datad(\dp|mux_o2|mux_out [4]),
	.cin(gnd),
	.combout(\dp|comp|Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \dp|comp|Equal0~5 .lut_mask = 16'h0FF0;
defparam \dp|comp|Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \dp|reg_S|reg1_out (
	.clk(\clk~input_o ),
	.d(\dp|reg_S|reg1_out~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|reg_S|reg1_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dp|reg_S|reg1_out .is_wysiwyg = "true";
defparam \dp|reg_S|reg1_out .power_up = "low";
// synopsys translate_on

dffeas \dp|reg_O|reg1_out (
	.clk(\clk~input_o ),
	.d(\dp|reg_O|reg1_out~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|reg_O|reg1_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dp|reg_O|reg1_out .is_wysiwyg = "true";
defparam \dp|reg_O|reg1_out .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \ctrl|Selector9~1 (
// Equation(s):
// \ctrl|Selector9~1_combout  = (\dp|reg_S|reg1_out~q  & (!\ctrl|state.s_brs~q  & ((!\ctrl|state.s_bro~q ) # (!\dp|reg_O|reg1_out~q )))) # (!\dp|reg_S|reg1_out~q  & (((!\ctrl|state.s_bro~q ) # (!\dp|reg_O|reg1_out~q ))))

	.dataa(\dp|reg_S|reg1_out~q ),
	.datab(\ctrl|state.s_brs~q ),
	.datac(\dp|reg_O|reg1_out~q ),
	.datad(\ctrl|state.s_bro~q ),
	.cin(gnd),
	.combout(\ctrl|Selector9~1_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|Selector9~1 .lut_mask = 16'h0777;
defparam \ctrl|Selector9~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \dp|reg_C|reg1_out (
	.clk(\clk~input_o ),
	.d(\dp|reg_C|reg1_out~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|reg_C|reg1_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dp|reg_C|reg1_out .is_wysiwyg = "true";
defparam \dp|reg_C|reg1_out .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \ctrl|Selector9~2 (
// Equation(s):
// \ctrl|Selector9~2_combout  = (\ctrl|Selector9~1_combout  & ((!\ctrl|state.s_brc~q ) # (!\dp|reg_C|reg1_out~q )))

	.dataa(\ctrl|Selector9~1_combout ),
	.datab(gnd),
	.datac(\dp|reg_C|reg1_out~q ),
	.datad(\ctrl|state.s_brc~q ),
	.cin(gnd),
	.combout(\ctrl|Selector9~2_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|Selector9~2 .lut_mask = 16'h0AAA;
defparam \ctrl|Selector9~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \ctrl|Selector19~0 (
// Equation(s):
// \ctrl|Selector19~0_combout  = (\dp|reg_RI|reg16_out [9] & ((\ctrl|state.s_blt1~q ) # ((\ctrl|state.s_beq1~q ) # (\ctrl|state.s_bge1~q ))))

	.dataa(\dp|reg_RI|reg16_out [9]),
	.datab(\ctrl|state.s_blt1~q ),
	.datac(\ctrl|state.s_beq1~q ),
	.datad(\ctrl|state.s_bge1~q ),
	.cin(gnd),
	.combout(\ctrl|Selector19~0_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|Selector19~0 .lut_mask = 16'hAAA8;
defparam \ctrl|Selector19~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \ctrl|Selector19~1 (
// Equation(s):
// \ctrl|Selector19~1_combout  = (\dp|reg_RI|reg16_out [7] & ((\ctrl|state.s_st~q ) # ((\dp|reg_RI|reg16_out [10] & \ctrl|state.s_out~q )))) # (!\dp|reg_RI|reg16_out [7] & (\dp|reg_RI|reg16_out [10] & (\ctrl|state.s_out~q )))

	.dataa(\dp|reg_RI|reg16_out [7]),
	.datab(\dp|reg_RI|reg16_out [10]),
	.datac(\ctrl|state.s_out~q ),
	.datad(\ctrl|state.s_st~q ),
	.cin(gnd),
	.combout(\ctrl|Selector19~1_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|Selector19~1 .lut_mask = 16'hEAC0;
defparam \ctrl|Selector19~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \ctrl|state.s_addi (
	.clk(\clk~input_o ),
	.d(\ctrl|state~63_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl|state.s_addi~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl|state.s_addi .is_wysiwyg = "true";
defparam \ctrl|state.s_addi .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \ctrl|Selector19~2 (
// Equation(s):
// \ctrl|Selector19~2_combout  = (\ctrl|Selector19~0_combout ) # ((\ctrl|Selector19~1_combout ) # ((\dp|reg_RI|reg16_out [8] & !\ctrl|WideOr31~0_combout )))

	.dataa(\ctrl|Selector19~0_combout ),
	.datab(\ctrl|Selector19~1_combout ),
	.datac(\dp|reg_RI|reg16_out [8]),
	.datad(\ctrl|WideOr31~0_combout ),
	.cin(gnd),
	.combout(\ctrl|Selector19~2_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|Selector19~2 .lut_mask = 16'hEEFE;
defparam \ctrl|Selector19~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \dp|ula_cmp|sll_comp|ShiftLeft0~0 (
// Equation(s):
// \dp|ula_cmp|sll_comp|ShiftLeft0~0_combout  = (\dp|mux_o0|Mux7~1_combout  & (!\dp|mux_o2|mux_out [1] & !\dp|mux_o2|mux_out [0]))

	.dataa(\dp|mux_o0|Mux7~1_combout ),
	.datab(gnd),
	.datac(\dp|mux_o2|mux_out [1]),
	.datad(\dp|mux_o2|mux_out [0]),
	.cin(gnd),
	.combout(\dp|ula_cmp|sll_comp|ShiftLeft0~0_combout ),
	.cout());
// synopsys translate_off
defparam \dp|ula_cmp|sll_comp|ShiftLeft0~0 .lut_mask = 16'h000A;
defparam \dp|ula_cmp|sll_comp|ShiftLeft0~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \dp|ula_cmp|sll_comp|ShiftLeft0~1 (
// Equation(s):
// \dp|ula_cmp|sll_comp|ShiftLeft0~1_combout  = (\dp|ula_cmp|sll_comp|ShiftLeft0~0_combout  & (!\dp|mux_o2|mux_out [3] & (!\dp|mux_o2|mux_out [2] & !\dp|ula_cmp|srl_comp|ShiftRight0~2_combout )))

	.dataa(\dp|ula_cmp|sll_comp|ShiftLeft0~0_combout ),
	.datab(\dp|mux_o2|mux_out [3]),
	.datac(\dp|mux_o2|mux_out [2]),
	.datad(\dp|ula_cmp|srl_comp|ShiftRight0~2_combout ),
	.cin(gnd),
	.combout(\dp|ula_cmp|sll_comp|ShiftLeft0~1_combout ),
	.cout());
// synopsys translate_off
defparam \dp|ula_cmp|sll_comp|ShiftLeft0~1 .lut_mask = 16'h0002;
defparam \dp|ula_cmp|sll_comp|ShiftLeft0~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \dp|ula_cmp|srl_comp|ShiftRight0~5 (
// Equation(s):
// \dp|ula_cmp|srl_comp|ShiftRight0~5_combout  = (\dp|mux_o2|mux_out [1] & ((\dp|mux_o2|mux_out [0] & (\dp|mux_o0|Mux0~1_combout )) # (!\dp|mux_o2|mux_out [0] & ((\dp|mux_o0|Mux1~1_combout )))))

	.dataa(\dp|mux_o2|mux_out [1]),
	.datab(\dp|mux_o0|Mux0~1_combout ),
	.datac(\dp|mux_o0|Mux1~1_combout ),
	.datad(\dp|mux_o2|mux_out [0]),
	.cin(gnd),
	.combout(\dp|ula_cmp|srl_comp|ShiftRight0~5_combout ),
	.cout());
// synopsys translate_off
defparam \dp|ula_cmp|srl_comp|ShiftRight0~5 .lut_mask = 16'h88A0;
defparam \dp|ula_cmp|srl_comp|ShiftRight0~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \dp|ula_cmp|sra_comp|ShiftRight0~0 (
// Equation(s):
// \dp|ula_cmp|sra_comp|ShiftRight0~0_combout  = (\dp|mux_o2|mux_out [0] & (\dp|mux_o0|Mux2~1_combout )) # (!\dp|mux_o2|mux_out [0] & ((\dp|mux_o0|Mux3~1_combout )))

	.dataa(\dp|mux_o0|Mux2~1_combout ),
	.datab(\dp|mux_o0|Mux3~1_combout ),
	.datac(gnd),
	.datad(\dp|mux_o2|mux_out [0]),
	.cin(gnd),
	.combout(\dp|ula_cmp|sra_comp|ShiftRight0~0_combout ),
	.cout());
// synopsys translate_off
defparam \dp|ula_cmp|sra_comp|ShiftRight0~0 .lut_mask = 16'hAACC;
defparam \dp|ula_cmp|sra_comp|ShiftRight0~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \dp|ula_cmp|srl_comp|ShiftRight0~6 (
// Equation(s):
// \dp|ula_cmp|srl_comp|ShiftRight0~6_combout  = (\dp|mux_o2|mux_out [2] & ((\dp|ula_cmp|srl_comp|ShiftRight0~5_combout ) # ((\dp|ula_cmp|sra_comp|ShiftRight0~0_combout  & !\dp|mux_o2|mux_out [1]))))

	.dataa(\dp|mux_o2|mux_out [2]),
	.datab(\dp|ula_cmp|srl_comp|ShiftRight0~5_combout ),
	.datac(\dp|ula_cmp|sra_comp|ShiftRight0~0_combout ),
	.datad(\dp|mux_o2|mux_out [1]),
	.cin(gnd),
	.combout(\dp|ula_cmp|srl_comp|ShiftRight0~6_combout ),
	.cout());
// synopsys translate_off
defparam \dp|ula_cmp|srl_comp|ShiftRight0~6 .lut_mask = 16'h88A8;
defparam \dp|ula_cmp|srl_comp|ShiftRight0~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \dp|ula_cmp|srl_comp|ShiftRight0~7 (
// Equation(s):
// \dp|ula_cmp|srl_comp|ShiftRight0~7_combout  = (!\dp|mux_o2|mux_out [1] & ((\dp|mux_o2|mux_out [0] & (\dp|mux_o0|Mux6~1_combout )) # (!\dp|mux_o2|mux_out [0] & ((\dp|mux_o0|Mux7~1_combout )))))

	.dataa(\dp|mux_o0|Mux6~1_combout ),
	.datab(\dp|mux_o0|Mux7~1_combout ),
	.datac(\dp|mux_o2|mux_out [0]),
	.datad(\dp|mux_o2|mux_out [1]),
	.cin(gnd),
	.combout(\dp|ula_cmp|srl_comp|ShiftRight0~7_combout ),
	.cout());
// synopsys translate_off
defparam \dp|ula_cmp|srl_comp|ShiftRight0~7 .lut_mask = 16'h00AC;
defparam \dp|ula_cmp|srl_comp|ShiftRight0~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \dp|ula_cmp|srl_comp|ShiftRight0~8 (
// Equation(s):
// \dp|ula_cmp|srl_comp|ShiftRight0~8_combout  = (!\dp|mux_o2|mux_out [2] & ((\dp|ula_cmp|srl_comp|ShiftRight0~7_combout ) # ((\dp|mux_o2|mux_out [1] & \dp|ula_cmp|sra_comp|ShiftRight0~1_combout ))))

	.dataa(\dp|ula_cmp|srl_comp|ShiftRight0~7_combout ),
	.datab(\dp|mux_o2|mux_out [1]),
	.datac(\dp|ula_cmp|sra_comp|ShiftRight0~1_combout ),
	.datad(\dp|mux_o2|mux_out [2]),
	.cin(gnd),
	.combout(\dp|ula_cmp|srl_comp|ShiftRight0~8_combout ),
	.cout());
// synopsys translate_off
defparam \dp|ula_cmp|srl_comp|ShiftRight0~8 .lut_mask = 16'h00EA;
defparam \dp|ula_cmp|srl_comp|ShiftRight0~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \dp|ula_cmp|srl_comp|ShiftRight0~9 (
// Equation(s):
// \dp|ula_cmp|srl_comp|ShiftRight0~9_combout  = (\dp|ula_cmp|srl_comp|ShiftRight0~4_combout  & ((\dp|ula_cmp|srl_comp|ShiftRight0~6_combout ) # (\dp|ula_cmp|srl_comp|ShiftRight0~8_combout )))

	.dataa(\dp|ula_cmp|srl_comp|ShiftRight0~4_combout ),
	.datab(\dp|ula_cmp|srl_comp|ShiftRight0~6_combout ),
	.datac(\dp|ula_cmp|srl_comp|ShiftRight0~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\dp|ula_cmp|srl_comp|ShiftRight0~9_combout ),
	.cout());
// synopsys translate_off
defparam \dp|ula_cmp|srl_comp|ShiftRight0~9 .lut_mask = 16'hA8A8;
defparam \dp|ula_cmp|srl_comp|ShiftRight0~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \dp|ula_cmp|mux_comp|Mux8~0 (
// Equation(s):
// \dp|ula_cmp|mux_comp|Mux8~0_combout  = (\ctrl|ctl_ula_code [1] & (((\ctrl|ctl_ula_code [0])))) # (!\ctrl|ctl_ula_code [1] & ((\ctrl|ctl_ula_code [0] & (\dp|ula_cmp|srl_comp|ShiftRight0~9_combout )) # (!\ctrl|ctl_ula_code [0] & ((\dp|comp|Equal0~0_combout 
// )))))

	.dataa(\ctrl|ctl_ula_code [1]),
	.datab(\dp|ula_cmp|srl_comp|ShiftRight0~9_combout ),
	.datac(\ctrl|ctl_ula_code [0]),
	.datad(\dp|comp|Equal0~0_combout ),
	.cin(gnd),
	.combout(\dp|ula_cmp|mux_comp|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \dp|ula_cmp|mux_comp|Mux8~0 .lut_mask = 16'hE5E0;
defparam \dp|ula_cmp|mux_comp|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \dp|ula_cmp|sra_comp|ShiftRight0~2 (
// Equation(s):
// \dp|ula_cmp|sra_comp|ShiftRight0~2_combout  = (\dp|ula_cmp|srl_comp|ShiftRight0~4_combout  & (((\dp|ula_cmp|srl_comp|ShiftRight0~6_combout ) # (\dp|ula_cmp|srl_comp|ShiftRight0~8_combout )))) # (!\dp|ula_cmp|srl_comp|ShiftRight0~4_combout  & 
// (\dp|ula_cmp|ula_in0_9[8]~2_combout ))

	.dataa(\dp|ula_cmp|ula_in0_9[8]~2_combout ),
	.datab(\dp|ula_cmp|srl_comp|ShiftRight0~4_combout ),
	.datac(\dp|ula_cmp|srl_comp|ShiftRight0~6_combout ),
	.datad(\dp|ula_cmp|srl_comp|ShiftRight0~8_combout ),
	.cin(gnd),
	.combout(\dp|ula_cmp|sra_comp|ShiftRight0~2_combout ),
	.cout());
// synopsys translate_off
defparam \dp|ula_cmp|sra_comp|ShiftRight0~2 .lut_mask = 16'hEEE2;
defparam \dp|ula_cmp|sra_comp|ShiftRight0~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \dp|ula_cmp|mux_comp|Mux8~1 (
// Equation(s):
// \dp|ula_cmp|mux_comp|Mux8~1_combout  = (\ctrl|ctl_ula_code [1] & ((\dp|ula_cmp|mux_comp|Mux8~0_combout  & ((\dp|ula_cmp|sra_comp|ShiftRight0~2_combout ))) # (!\dp|ula_cmp|mux_comp|Mux8~0_combout  & (\dp|ula_cmp|sll_comp|ShiftLeft0~1_combout )))) # 
// (!\ctrl|ctl_ula_code [1] & (((\dp|ula_cmp|mux_comp|Mux8~0_combout ))))

	.dataa(\dp|ula_cmp|sll_comp|ShiftLeft0~1_combout ),
	.datab(\ctrl|ctl_ula_code [1]),
	.datac(\dp|ula_cmp|mux_comp|Mux8~0_combout ),
	.datad(\dp|ula_cmp|sra_comp|ShiftRight0~2_combout ),
	.cin(gnd),
	.combout(\dp|ula_cmp|mux_comp|Mux8~1_combout ),
	.cout());
// synopsys translate_off
defparam \dp|ula_cmp|mux_comp|Mux8~1 .lut_mask = 16'hF838;
defparam \dp|ula_cmp|mux_comp|Mux8~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \ctrl|Selector18~0 (
// Equation(s):
// \ctrl|Selector18~0_combout  = (\dp|reg_RI|reg16_out [10] & ((\ctrl|state.s_blt1~q ) # ((\ctrl|state.s_beq1~q ) # (\ctrl|state.s_bge1~q ))))

	.dataa(\dp|reg_RI|reg16_out [10]),
	.datab(\ctrl|state.s_blt1~q ),
	.datac(\ctrl|state.s_beq1~q ),
	.datad(\ctrl|state.s_bge1~q ),
	.cin(gnd),
	.combout(\ctrl|Selector18~0_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|Selector18~0 .lut_mask = 16'hAAA8;
defparam \ctrl|Selector18~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \ctrl|Selector18~1 (
// Equation(s):
// \ctrl|Selector18~1_combout  = (\dp|reg_RI|reg16_out [8] & ((\ctrl|state.s_st~q ) # ((\dp|reg_RI|reg16_out [11] & \ctrl|state.s_out~q )))) # (!\dp|reg_RI|reg16_out [8] & (\dp|reg_RI|reg16_out [11] & (\ctrl|state.s_out~q )))

	.dataa(\dp|reg_RI|reg16_out [8]),
	.datab(\dp|reg_RI|reg16_out [11]),
	.datac(\ctrl|state.s_out~q ),
	.datad(\ctrl|state.s_st~q ),
	.cin(gnd),
	.combout(\ctrl|Selector18~1_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|Selector18~1 .lut_mask = 16'hEAC0;
defparam \ctrl|Selector18~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \ctrl|Selector18~2 (
// Equation(s):
// \ctrl|Selector18~2_combout  = (\ctrl|Selector18~0_combout ) # ((\ctrl|Selector18~1_combout ) # ((\dp|reg_RI|reg16_out [9] & !\ctrl|WideOr31~0_combout )))

	.dataa(\ctrl|Selector18~0_combout ),
	.datab(\ctrl|Selector18~1_combout ),
	.datac(\dp|reg_RI|reg16_out [9]),
	.datad(\ctrl|WideOr31~0_combout ),
	.cin(gnd),
	.combout(\ctrl|Selector18~2_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|Selector18~2 .lut_mask = 16'hEEFE;
defparam \ctrl|Selector18~2 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \dp|reg_i1|reg8_out[1] (
	.clk(!\clk~input_o ),
	.d(\data_i1[1]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|ctl_ld_i1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|reg_i1|reg8_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \dp|reg_i1|reg8_out[1] .is_wysiwyg = "true";
defparam \dp|reg_i1|reg8_out[1] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \dp|ula_cmp|sll_comp|ShiftLeft0~2 (
// Equation(s):
// \dp|ula_cmp|sll_comp|ShiftLeft0~2_combout  = (!\dp|mux_o2|mux_out [1] & ((\dp|mux_o2|mux_out [0] & (\dp|mux_o0|Mux7~1_combout )) # (!\dp|mux_o2|mux_out [0] & ((\dp|mux_o0|Mux6~1_combout )))))

	.dataa(\dp|mux_o0|Mux7~1_combout ),
	.datab(\dp|mux_o0|Mux6~1_combout ),
	.datac(\dp|mux_o2|mux_out [0]),
	.datad(\dp|mux_o2|mux_out [1]),
	.cin(gnd),
	.combout(\dp|ula_cmp|sll_comp|ShiftLeft0~2_combout ),
	.cout());
// synopsys translate_off
defparam \dp|ula_cmp|sll_comp|ShiftLeft0~2 .lut_mask = 16'h00AC;
defparam \dp|ula_cmp|sll_comp|ShiftLeft0~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \dp|ula_cmp|sll_comp|ShiftLeft0~3 (
// Equation(s):
// \dp|ula_cmp|sll_comp|ShiftLeft0~3_combout  = (\dp|ula_cmp|sll_comp|ShiftLeft0~2_combout  & (!\dp|mux_o2|mux_out [3] & (!\dp|mux_o2|mux_out [2] & !\dp|ula_cmp|srl_comp|ShiftRight0~2_combout )))

	.dataa(\dp|ula_cmp|sll_comp|ShiftLeft0~2_combout ),
	.datab(\dp|mux_o2|mux_out [3]),
	.datac(\dp|mux_o2|mux_out [2]),
	.datad(\dp|ula_cmp|srl_comp|ShiftRight0~2_combout ),
	.cin(gnd),
	.combout(\dp|ula_cmp|sll_comp|ShiftLeft0~3_combout ),
	.cout());
// synopsys translate_off
defparam \dp|ula_cmp|sll_comp|ShiftLeft0~3 .lut_mask = 16'h0002;
defparam \dp|ula_cmp|sll_comp|ShiftLeft0~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \dp|ula_cmp|srl_comp|ShiftRight0~10 (
// Equation(s):
// \dp|ula_cmp|srl_comp|ShiftRight0~10_combout  = (\dp|mux_o0|Mux0~1_combout  & ((!\dp|ula_cmp|Equal4~0_combout ) # (!\dp|mux_o2|mux_out [0])))

	.dataa(\dp|mux_o0|Mux0~1_combout ),
	.datab(gnd),
	.datac(\dp|mux_o2|mux_out [0]),
	.datad(\dp|ula_cmp|Equal4~0_combout ),
	.cin(gnd),
	.combout(\dp|ula_cmp|srl_comp|ShiftRight0~10_combout ),
	.cout());
// synopsys translate_off
defparam \dp|ula_cmp|srl_comp|ShiftRight0~10 .lut_mask = 16'h0AAA;
defparam \dp|ula_cmp|srl_comp|ShiftRight0~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \dp|ula_cmp|sra_comp|ShiftRight0~3 (
// Equation(s):
// \dp|ula_cmp|sra_comp|ShiftRight0~3_combout  = (\dp|mux_o2|mux_out [0] & (\dp|mux_o0|Mux1~1_combout )) # (!\dp|mux_o2|mux_out [0] & ((\dp|mux_o0|Mux2~1_combout )))

	.dataa(\dp|mux_o0|Mux1~1_combout ),
	.datab(\dp|mux_o0|Mux2~1_combout ),
	.datac(gnd),
	.datad(\dp|mux_o2|mux_out [0]),
	.cin(gnd),
	.combout(\dp|ula_cmp|sra_comp|ShiftRight0~3_combout ),
	.cout());
// synopsys translate_off
defparam \dp|ula_cmp|sra_comp|ShiftRight0~3 .lut_mask = 16'hAACC;
defparam \dp|ula_cmp|sra_comp|ShiftRight0~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \dp|ula_cmp|srl_comp|ShiftRight0~11 (
// Equation(s):
// \dp|ula_cmp|srl_comp|ShiftRight0~11_combout  = (\dp|mux_o2|mux_out [2] & ((\dp|mux_o2|mux_out [1] & (\dp|ula_cmp|srl_comp|ShiftRight0~10_combout )) # (!\dp|mux_o2|mux_out [1] & ((\dp|ula_cmp|sra_comp|ShiftRight0~3_combout )))))

	.dataa(\dp|mux_o2|mux_out [2]),
	.datab(\dp|ula_cmp|srl_comp|ShiftRight0~10_combout ),
	.datac(\dp|ula_cmp|sra_comp|ShiftRight0~3_combout ),
	.datad(\dp|mux_o2|mux_out [1]),
	.cin(gnd),
	.combout(\dp|ula_cmp|srl_comp|ShiftRight0~11_combout ),
	.cout());
// synopsys translate_off
defparam \dp|ula_cmp|srl_comp|ShiftRight0~11 .lut_mask = 16'h88A0;
defparam \dp|ula_cmp|srl_comp|ShiftRight0~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \dp|ula_cmp|srl_comp|ShiftRight0~12 (
// Equation(s):
// \dp|ula_cmp|srl_comp|ShiftRight0~12_combout  = (!\dp|mux_o2|mux_out [1] & ((\dp|mux_o2|mux_out [0] & (\dp|mux_o0|Mux5~1_combout )) # (!\dp|mux_o2|mux_out [0] & ((\dp|mux_o0|Mux6~1_combout )))))

	.dataa(\dp|mux_o0|Mux5~1_combout ),
	.datab(\dp|mux_o0|Mux6~1_combout ),
	.datac(\dp|mux_o2|mux_out [0]),
	.datad(\dp|mux_o2|mux_out [1]),
	.cin(gnd),
	.combout(\dp|ula_cmp|srl_comp|ShiftRight0~12_combout ),
	.cout());
// synopsys translate_off
defparam \dp|ula_cmp|srl_comp|ShiftRight0~12 .lut_mask = 16'h00AC;
defparam \dp|ula_cmp|srl_comp|ShiftRight0~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \dp|ula_cmp|srl_comp|ShiftRight0~13 (
// Equation(s):
// \dp|ula_cmp|srl_comp|ShiftRight0~13_combout  = (!\dp|mux_o2|mux_out [2] & ((\dp|ula_cmp|srl_comp|ShiftRight0~12_combout ) # ((\dp|mux_o2|mux_out [1] & \dp|ula_cmp|sra_comp|ShiftRight0~4_combout ))))

	.dataa(\dp|ula_cmp|srl_comp|ShiftRight0~12_combout ),
	.datab(\dp|mux_o2|mux_out [1]),
	.datac(\dp|ula_cmp|sra_comp|ShiftRight0~4_combout ),
	.datad(\dp|mux_o2|mux_out [2]),
	.cin(gnd),
	.combout(\dp|ula_cmp|srl_comp|ShiftRight0~13_combout ),
	.cout());
// synopsys translate_off
defparam \dp|ula_cmp|srl_comp|ShiftRight0~13 .lut_mask = 16'h00EA;
defparam \dp|ula_cmp|srl_comp|ShiftRight0~13 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \dp|ula_cmp|srl_comp|ShiftRight0~14 (
// Equation(s):
// \dp|ula_cmp|srl_comp|ShiftRight0~14_combout  = (\dp|ula_cmp|srl_comp|ShiftRight0~4_combout  & ((\dp|ula_cmp|srl_comp|ShiftRight0~11_combout ) # (\dp|ula_cmp|srl_comp|ShiftRight0~13_combout )))

	.dataa(\dp|ula_cmp|srl_comp|ShiftRight0~4_combout ),
	.datab(\dp|ula_cmp|srl_comp|ShiftRight0~11_combout ),
	.datac(\dp|ula_cmp|srl_comp|ShiftRight0~13_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\dp|ula_cmp|srl_comp|ShiftRight0~14_combout ),
	.cout());
// synopsys translate_off
defparam \dp|ula_cmp|srl_comp|ShiftRight0~14 .lut_mask = 16'hA8A8;
defparam \dp|ula_cmp|srl_comp|ShiftRight0~14 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \dp|ula_cmp|mux_comp|Mux7~0 (
// Equation(s):
// \dp|ula_cmp|mux_comp|Mux7~0_combout  = (\ctrl|ctl_ula_code [1] & (((\ctrl|ctl_ula_code [0])))) # (!\ctrl|ctl_ula_code [1] & ((\ctrl|ctl_ula_code [0] & (\dp|ula_cmp|srl_comp|ShiftRight0~14_combout )) # (!\ctrl|ctl_ula_code [0] & ((\dp|comp|Equal0~1_combout 
// )))))

	.dataa(\ctrl|ctl_ula_code [1]),
	.datab(\dp|ula_cmp|srl_comp|ShiftRight0~14_combout ),
	.datac(\ctrl|ctl_ula_code [0]),
	.datad(\dp|comp|Equal0~1_combout ),
	.cin(gnd),
	.combout(\dp|ula_cmp|mux_comp|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \dp|ula_cmp|mux_comp|Mux7~0 .lut_mask = 16'hE5E0;
defparam \dp|ula_cmp|mux_comp|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \dp|ula_cmp|sra_comp|ShiftRight0~5 (
// Equation(s):
// \dp|ula_cmp|sra_comp|ShiftRight0~5_combout  = (\dp|ula_cmp|srl_comp|ShiftRight0~4_combout  & (((\dp|ula_cmp|srl_comp|ShiftRight0~11_combout ) # (\dp|ula_cmp|srl_comp|ShiftRight0~13_combout )))) # (!\dp|ula_cmp|srl_comp|ShiftRight0~4_combout  & 
// (\dp|ula_cmp|ula_in0_9[8]~2_combout ))

	.dataa(\dp|ula_cmp|ula_in0_9[8]~2_combout ),
	.datab(\dp|ula_cmp|srl_comp|ShiftRight0~4_combout ),
	.datac(\dp|ula_cmp|srl_comp|ShiftRight0~11_combout ),
	.datad(\dp|ula_cmp|srl_comp|ShiftRight0~13_combout ),
	.cin(gnd),
	.combout(\dp|ula_cmp|sra_comp|ShiftRight0~5_combout ),
	.cout());
// synopsys translate_off
defparam \dp|ula_cmp|sra_comp|ShiftRight0~5 .lut_mask = 16'hEEE2;
defparam \dp|ula_cmp|sra_comp|ShiftRight0~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \dp|ula_cmp|mux_comp|Mux7~1 (
// Equation(s):
// \dp|ula_cmp|mux_comp|Mux7~1_combout  = (\ctrl|ctl_ula_code [1] & ((\dp|ula_cmp|mux_comp|Mux7~0_combout  & ((\dp|ula_cmp|sra_comp|ShiftRight0~5_combout ))) # (!\dp|ula_cmp|mux_comp|Mux7~0_combout  & (\dp|ula_cmp|sll_comp|ShiftLeft0~3_combout )))) # 
// (!\ctrl|ctl_ula_code [1] & (((\dp|ula_cmp|mux_comp|Mux7~0_combout ))))

	.dataa(\dp|ula_cmp|sll_comp|ShiftLeft0~3_combout ),
	.datab(\ctrl|ctl_ula_code [1]),
	.datac(\dp|ula_cmp|mux_comp|Mux7~0_combout ),
	.datad(\dp|ula_cmp|sra_comp|ShiftRight0~5_combout ),
	.cin(gnd),
	.combout(\dp|ula_cmp|mux_comp|Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \dp|ula_cmp|mux_comp|Mux7~1 .lut_mask = 16'hF838;
defparam \dp|ula_cmp|mux_comp|Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \dp|ula_cmp|srl_comp|ShiftRight0~15 (
// Equation(s):
// \dp|ula_cmp|srl_comp|ShiftRight0~15_combout  = (\dp|mux_o2|mux_out [1] & ((\dp|ula_cmp|Equal4~0_combout ) # (\dp|mux_o2|mux_out [0]))) # (!\dp|mux_o2|mux_out [1] & ((!\dp|mux_o2|mux_out [0])))

	.dataa(\dp|mux_o2|mux_out [1]),
	.datab(\dp|ula_cmp|Equal4~0_combout ),
	.datac(gnd),
	.datad(\dp|mux_o2|mux_out [0]),
	.cin(gnd),
	.combout(\dp|ula_cmp|srl_comp|ShiftRight0~15_combout ),
	.cout());
// synopsys translate_off
defparam \dp|ula_cmp|srl_comp|ShiftRight0~15 .lut_mask = 16'hAADD;
defparam \dp|ula_cmp|srl_comp|ShiftRight0~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \dp|ula_cmp|srl_comp|ShiftRight0~16 (
// Equation(s):
// \dp|ula_cmp|srl_comp|ShiftRight0~16_combout  = (\dp|ula_cmp|srl_comp|ShiftRight0~15_combout  & (((\dp|mux_o0|Mux1~1_combout  & !\dp|mux_o2|mux_out [1])))) # (!\dp|ula_cmp|srl_comp|ShiftRight0~15_combout  & (\dp|mux_o0|Mux0~1_combout ))

	.dataa(\dp|mux_o0|Mux0~1_combout ),
	.datab(\dp|mux_o0|Mux1~1_combout ),
	.datac(\dp|ula_cmp|srl_comp|ShiftRight0~15_combout ),
	.datad(\dp|mux_o2|mux_out [1]),
	.cin(gnd),
	.combout(\dp|ula_cmp|srl_comp|ShiftRight0~16_combout ),
	.cout());
// synopsys translate_off
defparam \dp|ula_cmp|srl_comp|ShiftRight0~16 .lut_mask = 16'h0ACA;
defparam \dp|ula_cmp|srl_comp|ShiftRight0~16 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \dp|ula_cmp|sll_comp|ShiftLeft0~4 (
// Equation(s):
// \dp|ula_cmp|sll_comp|ShiftLeft0~4_combout  = (!\dp|mux_o2|mux_out [0] & ((\dp|mux_o2|mux_out [1] & (\dp|mux_o0|Mux7~1_combout )) # (!\dp|mux_o2|mux_out [1] & ((\dp|mux_o0|Mux5~1_combout )))))

	.dataa(\dp|mux_o0|Mux7~1_combout ),
	.datab(\dp|mux_o0|Mux5~1_combout ),
	.datac(\dp|mux_o2|mux_out [1]),
	.datad(\dp|mux_o2|mux_out [0]),
	.cin(gnd),
	.combout(\dp|ula_cmp|sll_comp|ShiftLeft0~4_combout ),
	.cout());
// synopsys translate_off
defparam \dp|ula_cmp|sll_comp|ShiftLeft0~4 .lut_mask = 16'h00AC;
defparam \dp|ula_cmp|sll_comp|ShiftLeft0~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \dp|ula_cmp|sll_comp|ShiftLeft0~5 (
// Equation(s):
// \dp|ula_cmp|sll_comp|ShiftLeft0~5_combout  = (\dp|ula_cmp|sll_comp|ShiftLeft0~4_combout ) # ((\dp|mux_o0|Mux6~1_combout  & (\dp|mux_o2|mux_out [0] & !\dp|mux_o2|mux_out [1])))

	.dataa(\dp|ula_cmp|sll_comp|ShiftLeft0~4_combout ),
	.datab(\dp|mux_o0|Mux6~1_combout ),
	.datac(\dp|mux_o2|mux_out [0]),
	.datad(\dp|mux_o2|mux_out [1]),
	.cin(gnd),
	.combout(\dp|ula_cmp|sll_comp|ShiftLeft0~5_combout ),
	.cout());
// synopsys translate_off
defparam \dp|ula_cmp|sll_comp|ShiftLeft0~5 .lut_mask = 16'hAAEA;
defparam \dp|ula_cmp|sll_comp|ShiftLeft0~5 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \dp|reg_i1|reg8_out[3] (
	.clk(!\clk~input_o ),
	.d(\data_i1[3]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|ctl_ld_i1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|reg_i1|reg8_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \dp|reg_i1|reg8_out[3] .is_wysiwyg = "true";
defparam \dp|reg_i1|reg8_out[3] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \dp|ula_cmp|srl_comp|ShiftRight0~17 (
// Equation(s):
// \dp|ula_cmp|srl_comp|ShiftRight0~17_combout  = (\dp|mux_o0|Mux0~1_combout  & (!\dp|mux_o2|mux_out [1] & ((!\dp|ula_cmp|Equal4~0_combout ) # (!\dp|mux_o2|mux_out [0]))))

	.dataa(\dp|mux_o0|Mux0~1_combout ),
	.datab(\dp|mux_o2|mux_out [0]),
	.datac(\dp|ula_cmp|Equal4~0_combout ),
	.datad(\dp|mux_o2|mux_out [1]),
	.cin(gnd),
	.combout(\dp|ula_cmp|srl_comp|ShiftRight0~17_combout ),
	.cout());
// synopsys translate_off
defparam \dp|ula_cmp|srl_comp|ShiftRight0~17 .lut_mask = 16'h002A;
defparam \dp|ula_cmp|srl_comp|ShiftRight0~17 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \dp|ula_cmp|sll_comp|ShiftLeft0~6 (
// Equation(s):
// \dp|ula_cmp|sll_comp|ShiftLeft0~6_combout  = (\dp|mux_o2|mux_out [1] & ((\dp|mux_o2|mux_out [0] & (\dp|mux_o0|Mux7~1_combout )) # (!\dp|mux_o2|mux_out [0] & ((\dp|mux_o0|Mux6~1_combout )))))

	.dataa(\dp|mux_o2|mux_out [1]),
	.datab(\dp|mux_o0|Mux7~1_combout ),
	.datac(\dp|mux_o0|Mux6~1_combout ),
	.datad(\dp|mux_o2|mux_out [0]),
	.cin(gnd),
	.combout(\dp|ula_cmp|sll_comp|ShiftLeft0~6_combout ),
	.cout());
// synopsys translate_off
defparam \dp|ula_cmp|sll_comp|ShiftLeft0~6 .lut_mask = 16'h88A0;
defparam \dp|ula_cmp|sll_comp|ShiftLeft0~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \dp|ula_cmp|sll_comp|ShiftLeft0~7 (
// Equation(s):
// \dp|ula_cmp|sll_comp|ShiftLeft0~7_combout  = (\dp|mux_o2|mux_out [0] & (\dp|mux_o0|Mux5~1_combout )) # (!\dp|mux_o2|mux_out [0] & ((\dp|mux_o0|Mux4~1_combout )))

	.dataa(\dp|mux_o0|Mux5~1_combout ),
	.datab(\dp|mux_o0|Mux4~1_combout ),
	.datac(gnd),
	.datad(\dp|mux_o2|mux_out [0]),
	.cin(gnd),
	.combout(\dp|ula_cmp|sll_comp|ShiftLeft0~7_combout ),
	.cout());
// synopsys translate_off
defparam \dp|ula_cmp|sll_comp|ShiftLeft0~7 .lut_mask = 16'hAACC;
defparam \dp|ula_cmp|sll_comp|ShiftLeft0~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \dp|ula_cmp|sll_comp|ShiftLeft0~8 (
// Equation(s):
// \dp|ula_cmp|sll_comp|ShiftLeft0~8_combout  = (\dp|ula_cmp|sll_comp|ShiftLeft0~6_combout ) # ((\dp|ula_cmp|sll_comp|ShiftLeft0~7_combout  & !\dp|mux_o2|mux_out [1]))

	.dataa(\dp|ula_cmp|sll_comp|ShiftLeft0~6_combout ),
	.datab(\dp|ula_cmp|sll_comp|ShiftLeft0~7_combout ),
	.datac(gnd),
	.datad(\dp|mux_o2|mux_out [1]),
	.cin(gnd),
	.combout(\dp|ula_cmp|sll_comp|ShiftLeft0~8_combout ),
	.cout());
// synopsys translate_off
defparam \dp|ula_cmp|sll_comp|ShiftLeft0~8 .lut_mask = 16'hAAEE;
defparam \dp|ula_cmp|sll_comp|ShiftLeft0~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \dp|ula_cmp|sll_comp|ShiftLeft0~9 (
// Equation(s):
// \dp|ula_cmp|sll_comp|ShiftLeft0~9_combout  = (\dp|mux_o2|mux_out [1] & ((\dp|mux_o2|mux_out [0] & (\dp|mux_o0|Mux6~1_combout )) # (!\dp|mux_o2|mux_out [0] & ((\dp|mux_o0|Mux5~1_combout )))))

	.dataa(\dp|mux_o2|mux_out [1]),
	.datab(\dp|mux_o0|Mux6~1_combout ),
	.datac(\dp|mux_o0|Mux5~1_combout ),
	.datad(\dp|mux_o2|mux_out [0]),
	.cin(gnd),
	.combout(\dp|ula_cmp|sll_comp|ShiftLeft0~9_combout ),
	.cout());
// synopsys translate_off
defparam \dp|ula_cmp|sll_comp|ShiftLeft0~9 .lut_mask = 16'h88A0;
defparam \dp|ula_cmp|sll_comp|ShiftLeft0~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \dp|ula_cmp|sll_comp|ShiftLeft0~10 (
// Equation(s):
// \dp|ula_cmp|sll_comp|ShiftLeft0~10_combout  = (\dp|mux_o2|mux_out [0] & (\dp|mux_o0|Mux4~1_combout )) # (!\dp|mux_o2|mux_out [0] & ((\dp|mux_o0|Mux3~1_combout )))

	.dataa(\dp|mux_o0|Mux4~1_combout ),
	.datab(\dp|mux_o0|Mux3~1_combout ),
	.datac(gnd),
	.datad(\dp|mux_o2|mux_out [0]),
	.cin(gnd),
	.combout(\dp|ula_cmp|sll_comp|ShiftLeft0~10_combout ),
	.cout());
// synopsys translate_off
defparam \dp|ula_cmp|sll_comp|ShiftLeft0~10 .lut_mask = 16'hAACC;
defparam \dp|ula_cmp|sll_comp|ShiftLeft0~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \dp|ula_cmp|sll_comp|ShiftLeft0~11 (
// Equation(s):
// \dp|ula_cmp|sll_comp|ShiftLeft0~11_combout  = (\dp|ula_cmp|sll_comp|ShiftLeft0~9_combout ) # ((\dp|ula_cmp|sll_comp|ShiftLeft0~10_combout  & !\dp|mux_o2|mux_out [1]))

	.dataa(\dp|ula_cmp|sll_comp|ShiftLeft0~9_combout ),
	.datab(\dp|ula_cmp|sll_comp|ShiftLeft0~10_combout ),
	.datac(gnd),
	.datad(\dp|mux_o2|mux_out [1]),
	.cin(gnd),
	.combout(\dp|ula_cmp|sll_comp|ShiftLeft0~11_combout ),
	.cout());
// synopsys translate_off
defparam \dp|ula_cmp|sll_comp|ShiftLeft0~11 .lut_mask = 16'hAAEE;
defparam \dp|ula_cmp|sll_comp|ShiftLeft0~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \dp|ula_cmp|sll_comp|ShiftLeft0~12 (
// Equation(s):
// \dp|ula_cmp|sll_comp|ShiftLeft0~12_combout  = (\dp|ula_cmp|srl_comp|ShiftRight0~4_combout  & ((\dp|mux_o2|mux_out [2] & (\dp|ula_cmp|sll_comp|ShiftLeft0~0_combout )) # (!\dp|mux_o2|mux_out [2] & ((\dp|ula_cmp|sll_comp|ShiftLeft0~11_combout )))))

	.dataa(\dp|ula_cmp|srl_comp|ShiftRight0~4_combout ),
	.datab(\dp|ula_cmp|sll_comp|ShiftLeft0~0_combout ),
	.datac(\dp|ula_cmp|sll_comp|ShiftLeft0~11_combout ),
	.datad(\dp|mux_o2|mux_out [2]),
	.cin(gnd),
	.combout(\dp|ula_cmp|sll_comp|ShiftLeft0~12_combout ),
	.cout());
// synopsys translate_off
defparam \dp|ula_cmp|sll_comp|ShiftLeft0~12 .lut_mask = 16'h88A0;
defparam \dp|ula_cmp|sll_comp|ShiftLeft0~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \dp|ula_cmp|srl_comp|ShiftRight0~18 (
// Equation(s):
// \dp|ula_cmp|srl_comp|ShiftRight0~18_combout  = (\dp|ula_cmp|sra_comp|ShiftRight0~9_combout  & ((\dp|ula_cmp|srl_comp|ShiftRight0~5_combout ) # ((\dp|ula_cmp|sra_comp|ShiftRight0~0_combout  & !\dp|mux_o2|mux_out [1]))))

	.dataa(\dp|ula_cmp|sra_comp|ShiftRight0~9_combout ),
	.datab(\dp|ula_cmp|srl_comp|ShiftRight0~5_combout ),
	.datac(\dp|ula_cmp|sra_comp|ShiftRight0~0_combout ),
	.datad(\dp|mux_o2|mux_out [1]),
	.cin(gnd),
	.combout(\dp|ula_cmp|srl_comp|ShiftRight0~18_combout ),
	.cout());
// synopsys translate_off
defparam \dp|ula_cmp|srl_comp|ShiftRight0~18 .lut_mask = 16'h88A8;
defparam \dp|ula_cmp|srl_comp|ShiftRight0~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \dp|ula_cmp|mux_comp|Mux4~0 (
// Equation(s):
// \dp|ula_cmp|mux_comp|Mux4~0_combout  = (\ctrl|ctl_ula_code [1] & (((\ctrl|ctl_ula_code [0])))) # (!\ctrl|ctl_ula_code [1] & ((\ctrl|ctl_ula_code [0] & (\dp|ula_cmp|srl_comp|ShiftRight0~18_combout )) # (!\ctrl|ctl_ula_code [0] & ((\dp|comp|Equal0~5_combout 
// )))))

	.dataa(\ctrl|ctl_ula_code [1]),
	.datab(\dp|ula_cmp|srl_comp|ShiftRight0~18_combout ),
	.datac(\ctrl|ctl_ula_code [0]),
	.datad(\dp|comp|Equal0~5_combout ),
	.cin(gnd),
	.combout(\dp|ula_cmp|mux_comp|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \dp|ula_cmp|mux_comp|Mux4~0 .lut_mask = 16'hE5E0;
defparam \dp|ula_cmp|mux_comp|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \dp|ula_cmp|sra_comp|ShiftRight0~10 (
// Equation(s):
// \dp|ula_cmp|sra_comp|ShiftRight0~10_combout  = (\dp|ula_cmp|srl_comp|ShiftRight0~18_combout ) # ((\dp|ula_cmp|ula_in0_9[8]~2_combout  & !\dp|ula_cmp|sra_comp|ShiftRight0~9_combout ))

	.dataa(\dp|ula_cmp|srl_comp|ShiftRight0~18_combout ),
	.datab(\dp|ula_cmp|ula_in0_9[8]~2_combout ),
	.datac(gnd),
	.datad(\dp|ula_cmp|sra_comp|ShiftRight0~9_combout ),
	.cin(gnd),
	.combout(\dp|ula_cmp|sra_comp|ShiftRight0~10_combout ),
	.cout());
// synopsys translate_off
defparam \dp|ula_cmp|sra_comp|ShiftRight0~10 .lut_mask = 16'hAAEE;
defparam \dp|ula_cmp|sra_comp|ShiftRight0~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \dp|ula_cmp|mux_comp|Mux4~1 (
// Equation(s):
// \dp|ula_cmp|mux_comp|Mux4~1_combout  = (\ctrl|ctl_ula_code [1] & ((\dp|ula_cmp|mux_comp|Mux4~0_combout  & ((\dp|ula_cmp|sra_comp|ShiftRight0~10_combout ))) # (!\dp|ula_cmp|mux_comp|Mux4~0_combout  & (\dp|ula_cmp|sll_comp|ShiftLeft0~12_combout )))) # 
// (!\ctrl|ctl_ula_code [1] & (((\dp|ula_cmp|mux_comp|Mux4~0_combout ))))

	.dataa(\dp|ula_cmp|sll_comp|ShiftLeft0~12_combout ),
	.datab(\ctrl|ctl_ula_code [1]),
	.datac(\dp|ula_cmp|mux_comp|Mux4~0_combout ),
	.datad(\dp|ula_cmp|sra_comp|ShiftRight0~10_combout ),
	.cin(gnd),
	.combout(\dp|ula_cmp|mux_comp|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \dp|ula_cmp|mux_comp|Mux4~1 .lut_mask = 16'hF838;
defparam \dp|ula_cmp|mux_comp|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \dp|ula_cmp|sub_comp|Add0~16 (
// Equation(s):
// \dp|ula_cmp|sub_comp|Add0~16_combout  = \dp|mux_o2|mux_out [4] $ (\ctrl|ctl_ula_code [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\dp|mux_o2|mux_out [4]),
	.datad(\ctrl|ctl_ula_code [0]),
	.cin(gnd),
	.combout(\dp|ula_cmp|sub_comp|Add0~16_combout ),
	.cout());
// synopsys translate_off
defparam \dp|ula_cmp|sub_comp|Add0~16 .lut_mask = 16'h0FF0;
defparam \dp|ula_cmp|sub_comp|Add0~16 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \dp|reg_i1|reg8_out[5] (
	.clk(!\clk~input_o ),
	.d(\data_i1[5]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|ctl_ld_i1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|reg_i1|reg8_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \dp|reg_i1|reg8_out[5] .is_wysiwyg = "true";
defparam \dp|reg_i1|reg8_out[5] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \dp|ula_cmp|sll_comp|ShiftLeft0~13 (
// Equation(s):
// \dp|ula_cmp|sll_comp|ShiftLeft0~13_combout  = (\dp|mux_o2|mux_out [0] & (\dp|mux_o0|Mux3~1_combout )) # (!\dp|mux_o2|mux_out [0] & ((\dp|mux_o0|Mux2~1_combout )))

	.dataa(\dp|mux_o0|Mux3~1_combout ),
	.datab(\dp|mux_o0|Mux2~1_combout ),
	.datac(gnd),
	.datad(\dp|mux_o2|mux_out [0]),
	.cin(gnd),
	.combout(\dp|ula_cmp|sll_comp|ShiftLeft0~13_combout ),
	.cout());
// synopsys translate_off
defparam \dp|ula_cmp|sll_comp|ShiftLeft0~13 .lut_mask = 16'hAACC;
defparam \dp|ula_cmp|sll_comp|ShiftLeft0~13 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \dp|ula_cmp|sll_comp|ShiftLeft0~14 (
// Equation(s):
// \dp|ula_cmp|sll_comp|ShiftLeft0~14_combout  = (!\dp|mux_o2|mux_out [2] & ((\dp|mux_o2|mux_out [1] & (\dp|ula_cmp|sll_comp|ShiftLeft0~7_combout )) # (!\dp|mux_o2|mux_out [1] & ((\dp|ula_cmp|sll_comp|ShiftLeft0~13_combout )))))

	.dataa(\dp|ula_cmp|sll_comp|ShiftLeft0~7_combout ),
	.datab(\dp|ula_cmp|sll_comp|ShiftLeft0~13_combout ),
	.datac(\dp|mux_o2|mux_out [1]),
	.datad(\dp|mux_o2|mux_out [2]),
	.cin(gnd),
	.combout(\dp|ula_cmp|sll_comp|ShiftLeft0~14_combout ),
	.cout());
// synopsys translate_off
defparam \dp|ula_cmp|sll_comp|ShiftLeft0~14 .lut_mask = 16'h00AC;
defparam \dp|ula_cmp|sll_comp|ShiftLeft0~14 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \dp|ula_cmp|sll_comp|ShiftLeft0~15 (
// Equation(s):
// \dp|ula_cmp|sll_comp|ShiftLeft0~15_combout  = (\dp|ula_cmp|srl_comp|ShiftRight0~4_combout  & ((\dp|ula_cmp|sll_comp|ShiftLeft0~14_combout ) # ((\dp|mux_o2|mux_out [2] & \dp|ula_cmp|sll_comp|ShiftLeft0~2_combout ))))

	.dataa(\dp|ula_cmp|srl_comp|ShiftRight0~4_combout ),
	.datab(\dp|ula_cmp|sll_comp|ShiftLeft0~14_combout ),
	.datac(\dp|mux_o2|mux_out [2]),
	.datad(\dp|ula_cmp|sll_comp|ShiftLeft0~2_combout ),
	.cin(gnd),
	.combout(\dp|ula_cmp|sll_comp|ShiftLeft0~15_combout ),
	.cout());
// synopsys translate_off
defparam \dp|ula_cmp|sll_comp|ShiftLeft0~15 .lut_mask = 16'hA888;
defparam \dp|ula_cmp|sll_comp|ShiftLeft0~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \dp|ula_cmp|srl_comp|ShiftRight0~19 (
// Equation(s):
// \dp|ula_cmp|srl_comp|ShiftRight0~19_combout  = (\dp|ula_cmp|sra_comp|ShiftRight0~9_combout  & ((\dp|mux_o2|mux_out [1] & (\dp|ula_cmp|srl_comp|ShiftRight0~10_combout )) # (!\dp|mux_o2|mux_out [1] & ((\dp|ula_cmp|sra_comp|ShiftRight0~3_combout )))))

	.dataa(\dp|ula_cmp|sra_comp|ShiftRight0~9_combout ),
	.datab(\dp|ula_cmp|srl_comp|ShiftRight0~10_combout ),
	.datac(\dp|ula_cmp|sra_comp|ShiftRight0~3_combout ),
	.datad(\dp|mux_o2|mux_out [1]),
	.cin(gnd),
	.combout(\dp|ula_cmp|srl_comp|ShiftRight0~19_combout ),
	.cout());
// synopsys translate_off
defparam \dp|ula_cmp|srl_comp|ShiftRight0~19 .lut_mask = 16'h88A0;
defparam \dp|ula_cmp|srl_comp|ShiftRight0~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \dp|ula_cmp|mux_comp|Mux3~0 (
// Equation(s):
// \dp|ula_cmp|mux_comp|Mux3~0_combout  = (\ctrl|ctl_ula_code [1] & (((\ctrl|ctl_ula_code [0])))) # (!\ctrl|ctl_ula_code [1] & ((\ctrl|ctl_ula_code [0] & (\dp|ula_cmp|srl_comp|ShiftRight0~19_combout )) # (!\ctrl|ctl_ula_code [0] & ((\dp|comp|Equal0~6_combout 
// )))))

	.dataa(\ctrl|ctl_ula_code [1]),
	.datab(\dp|ula_cmp|srl_comp|ShiftRight0~19_combout ),
	.datac(\ctrl|ctl_ula_code [0]),
	.datad(\dp|comp|Equal0~6_combout ),
	.cin(gnd),
	.combout(\dp|ula_cmp|mux_comp|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \dp|ula_cmp|mux_comp|Mux3~0 .lut_mask = 16'hE5E0;
defparam \dp|ula_cmp|mux_comp|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \dp|ula_cmp|sra_comp|ShiftRight0~11 (
// Equation(s):
// \dp|ula_cmp|sra_comp|ShiftRight0~11_combout  = (\dp|ula_cmp|srl_comp|ShiftRight0~19_combout ) # ((\dp|ula_cmp|ula_in0_9[8]~2_combout  & !\dp|ula_cmp|sra_comp|ShiftRight0~9_combout ))

	.dataa(\dp|ula_cmp|srl_comp|ShiftRight0~19_combout ),
	.datab(\dp|ula_cmp|ula_in0_9[8]~2_combout ),
	.datac(gnd),
	.datad(\dp|ula_cmp|sra_comp|ShiftRight0~9_combout ),
	.cin(gnd),
	.combout(\dp|ula_cmp|sra_comp|ShiftRight0~11_combout ),
	.cout());
// synopsys translate_off
defparam \dp|ula_cmp|sra_comp|ShiftRight0~11 .lut_mask = 16'hAAEE;
defparam \dp|ula_cmp|sra_comp|ShiftRight0~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \dp|ula_cmp|mux_comp|Mux3~1 (
// Equation(s):
// \dp|ula_cmp|mux_comp|Mux3~1_combout  = (\ctrl|ctl_ula_code [1] & ((\dp|ula_cmp|mux_comp|Mux3~0_combout  & ((\dp|ula_cmp|sra_comp|ShiftRight0~11_combout ))) # (!\dp|ula_cmp|mux_comp|Mux3~0_combout  & (\dp|ula_cmp|sll_comp|ShiftLeft0~15_combout )))) # 
// (!\ctrl|ctl_ula_code [1] & (((\dp|ula_cmp|mux_comp|Mux3~0_combout ))))

	.dataa(\dp|ula_cmp|sll_comp|ShiftLeft0~15_combout ),
	.datab(\ctrl|ctl_ula_code [1]),
	.datac(\dp|ula_cmp|mux_comp|Mux3~0_combout ),
	.datad(\dp|ula_cmp|sra_comp|ShiftRight0~11_combout ),
	.cin(gnd),
	.combout(\dp|ula_cmp|mux_comp|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \dp|ula_cmp|mux_comp|Mux3~1 .lut_mask = 16'hF838;
defparam \dp|ula_cmp|mux_comp|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \dp|ula_cmp|sub_comp|Add0~19 (
// Equation(s):
// \dp|ula_cmp|sub_comp|Add0~19_combout  = \dp|mux_o2|mux_out [5] $ (\ctrl|ctl_ula_code [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\dp|mux_o2|mux_out [5]),
	.datad(\ctrl|ctl_ula_code [0]),
	.cin(gnd),
	.combout(\dp|ula_cmp|sub_comp|Add0~19_combout ),
	.cout());
// synopsys translate_off
defparam \dp|ula_cmp|sub_comp|Add0~19 .lut_mask = 16'h0FF0;
defparam \dp|ula_cmp|sub_comp|Add0~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \dp|ula_cmp|sll_comp|ShiftLeft0~16 (
// Equation(s):
// \dp|ula_cmp|sll_comp|ShiftLeft0~16_combout  = (\dp|mux_o2|mux_out [0] & (\dp|mux_o0|Mux2~1_combout )) # (!\dp|mux_o2|mux_out [0] & ((\dp|mux_o0|Mux1~1_combout )))

	.dataa(\dp|mux_o0|Mux2~1_combout ),
	.datab(\dp|mux_o0|Mux1~1_combout ),
	.datac(gnd),
	.datad(\dp|mux_o2|mux_out [0]),
	.cin(gnd),
	.combout(\dp|ula_cmp|sll_comp|ShiftLeft0~16_combout ),
	.cout());
// synopsys translate_off
defparam \dp|ula_cmp|sll_comp|ShiftLeft0~16 .lut_mask = 16'hAACC;
defparam \dp|ula_cmp|sll_comp|ShiftLeft0~16 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \dp|ula_cmp|sll_comp|ShiftLeft0~17 (
// Equation(s):
// \dp|ula_cmp|sll_comp|ShiftLeft0~17_combout  = (!\dp|mux_o2|mux_out [2] & ((\dp|mux_o2|mux_out [1] & (\dp|ula_cmp|sll_comp|ShiftLeft0~10_combout )) # (!\dp|mux_o2|mux_out [1] & ((\dp|ula_cmp|sll_comp|ShiftLeft0~16_combout )))))

	.dataa(\dp|ula_cmp|sll_comp|ShiftLeft0~10_combout ),
	.datab(\dp|ula_cmp|sll_comp|ShiftLeft0~16_combout ),
	.datac(\dp|mux_o2|mux_out [1]),
	.datad(\dp|mux_o2|mux_out [2]),
	.cin(gnd),
	.combout(\dp|ula_cmp|sll_comp|ShiftLeft0~17_combout ),
	.cout());
// synopsys translate_off
defparam \dp|ula_cmp|sll_comp|ShiftLeft0~17 .lut_mask = 16'h00AC;
defparam \dp|ula_cmp|sll_comp|ShiftLeft0~17 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \dp|ula_cmp|sll_comp|ShiftLeft0~18 (
// Equation(s):
// \dp|ula_cmp|sll_comp|ShiftLeft0~18_combout  = (\dp|ula_cmp|srl_comp|ShiftRight0~4_combout  & ((\dp|ula_cmp|sll_comp|ShiftLeft0~17_combout ) # ((\dp|mux_o2|mux_out [2] & \dp|ula_cmp|sll_comp|ShiftLeft0~5_combout ))))

	.dataa(\dp|ula_cmp|srl_comp|ShiftRight0~4_combout ),
	.datab(\dp|ula_cmp|sll_comp|ShiftLeft0~17_combout ),
	.datac(\dp|mux_o2|mux_out [2]),
	.datad(\dp|ula_cmp|sll_comp|ShiftLeft0~5_combout ),
	.cin(gnd),
	.combout(\dp|ula_cmp|sll_comp|ShiftLeft0~18_combout ),
	.cout());
// synopsys translate_off
defparam \dp|ula_cmp|sll_comp|ShiftLeft0~18 .lut_mask = 16'hA888;
defparam \dp|ula_cmp|sll_comp|ShiftLeft0~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \dp|ula_cmp|mux_comp|Mux2~0 (
// Equation(s):
// \dp|ula_cmp|mux_comp|Mux2~0_combout  = (\ctrl|ctl_ula_code [1] & (((\ctrl|ctl_ula_code [0])))) # (!\ctrl|ctl_ula_code [1] & ((\ctrl|ctl_ula_code [0] & (\dp|ula_cmp|srl_comp|ShiftRight0~21_combout )) # (!\ctrl|ctl_ula_code [0] & ((\dp|comp|Equal0~7_combout 
// )))))

	.dataa(\ctrl|ctl_ula_code [1]),
	.datab(\dp|ula_cmp|srl_comp|ShiftRight0~21_combout ),
	.datac(\ctrl|ctl_ula_code [0]),
	.datad(\dp|comp|Equal0~7_combout ),
	.cin(gnd),
	.combout(\dp|ula_cmp|mux_comp|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \dp|ula_cmp|mux_comp|Mux2~0 .lut_mask = 16'hE5E0;
defparam \dp|ula_cmp|mux_comp|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \dp|ula_cmp|sra_comp|ShiftRight0~12 (
// Equation(s):
// \dp|ula_cmp|sra_comp|ShiftRight0~12_combout  = (\dp|ula_cmp|sra_comp|ShiftRight0~9_combout  & (\dp|ula_cmp|sra_comp|ShiftRight0~7_combout )) # (!\dp|ula_cmp|sra_comp|ShiftRight0~9_combout  & ((\dp|ula_cmp|ula_in0_9[8]~2_combout )))

	.dataa(\dp|ula_cmp|sra_comp|ShiftRight0~7_combout ),
	.datab(\dp|ula_cmp|ula_in0_9[8]~2_combout ),
	.datac(gnd),
	.datad(\dp|ula_cmp|sra_comp|ShiftRight0~9_combout ),
	.cin(gnd),
	.combout(\dp|ula_cmp|sra_comp|ShiftRight0~12_combout ),
	.cout());
// synopsys translate_off
defparam \dp|ula_cmp|sra_comp|ShiftRight0~12 .lut_mask = 16'hAACC;
defparam \dp|ula_cmp|sra_comp|ShiftRight0~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \dp|ula_cmp|mux_comp|Mux2~1 (
// Equation(s):
// \dp|ula_cmp|mux_comp|Mux2~1_combout  = (\ctrl|ctl_ula_code [1] & ((\dp|ula_cmp|mux_comp|Mux2~0_combout  & ((\dp|ula_cmp|sra_comp|ShiftRight0~12_combout ))) # (!\dp|ula_cmp|mux_comp|Mux2~0_combout  & (\dp|ula_cmp|sll_comp|ShiftLeft0~18_combout )))) # 
// (!\ctrl|ctl_ula_code [1] & (((\dp|ula_cmp|mux_comp|Mux2~0_combout ))))

	.dataa(\dp|ula_cmp|sll_comp|ShiftLeft0~18_combout ),
	.datab(\ctrl|ctl_ula_code [1]),
	.datac(\dp|ula_cmp|mux_comp|Mux2~0_combout ),
	.datad(\dp|ula_cmp|sra_comp|ShiftRight0~12_combout ),
	.cin(gnd),
	.combout(\dp|ula_cmp|mux_comp|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \dp|ula_cmp|mux_comp|Mux2~1 .lut_mask = 16'hF838;
defparam \dp|ula_cmp|mux_comp|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \dp|ula_cmp|sub_comp|Add0~22 (
// Equation(s):
// \dp|ula_cmp|sub_comp|Add0~22_combout  = \dp|mux_o2|mux_out [6] $ (\ctrl|ctl_ula_code [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\dp|mux_o2|mux_out [6]),
	.datad(\ctrl|ctl_ula_code [0]),
	.cin(gnd),
	.combout(\dp|ula_cmp|sub_comp|Add0~22_combout ),
	.cout());
// synopsys translate_off
defparam \dp|ula_cmp|sub_comp|Add0~22 .lut_mask = 16'h0FF0;
defparam \dp|ula_cmp|sub_comp|Add0~22 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \dp|reg_i1|reg8_out[7] (
	.clk(!\clk~input_o ),
	.d(\data_i1[7]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|ctl_ld_i1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|reg_i1|reg8_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \dp|reg_i1|reg8_out[7] .is_wysiwyg = "true";
defparam \dp|reg_i1|reg8_out[7] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \dp|ula_cmp|mux_comp|Mux1~0 (
// Equation(s):
// \dp|ula_cmp|mux_comp|Mux1~0_combout  = (\ctrl|ctl_ula_code [1] & ((\dp|mux_o0|Mux0~1_combout  & ((\dp|mux_o2|mux_out [7]) # (\ctrl|ctl_ula_code [0]))) # (!\dp|mux_o0|Mux0~1_combout  & (\dp|mux_o2|mux_out [7] & \ctrl|ctl_ula_code [0]))))

	.dataa(\ctrl|ctl_ula_code [1]),
	.datab(\dp|mux_o0|Mux0~1_combout ),
	.datac(\dp|mux_o2|mux_out [7]),
	.datad(\ctrl|ctl_ula_code [0]),
	.cin(gnd),
	.combout(\dp|ula_cmp|mux_comp|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \dp|ula_cmp|mux_comp|Mux1~0 .lut_mask = 16'hA880;
defparam \dp|ula_cmp|mux_comp|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \dp|ula_cmp|sub_comp|Add0~25 (
// Equation(s):
// \dp|ula_cmp|sub_comp|Add0~25_combout  = \dp|mux_o2|mux_out [7] $ (\ctrl|ctl_ula_code [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\dp|mux_o2|mux_out [7]),
	.datad(\ctrl|ctl_ula_code [0]),
	.cin(gnd),
	.combout(\dp|ula_cmp|sub_comp|Add0~25_combout ),
	.cout());
// synopsys translate_off
defparam \dp|ula_cmp|sub_comp|Add0~25 .lut_mask = 16'h0FF0;
defparam \dp|ula_cmp|sub_comp|Add0~25 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \dp|ula_cmp|mux_comp|Mux1~1 (
// Equation(s):
// \dp|ula_cmp|mux_comp|Mux1~1_combout  = (!\ctrl|ctl_ula_code [2] & ((\dp|ula_cmp|mux_comp|Mux1~0_combout ) # ((\dp|ula_cmp|sub_comp|Add0~26_combout  & !\ctrl|ctl_ula_code [1]))))

	.dataa(\dp|ula_cmp|mux_comp|Mux1~0_combout ),
	.datab(\dp|ula_cmp|sub_comp|Add0~26_combout ),
	.datac(\ctrl|ctl_ula_code [1]),
	.datad(\ctrl|ctl_ula_code [2]),
	.cin(gnd),
	.combout(\dp|ula_cmp|mux_comp|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \dp|ula_cmp|mux_comp|Mux1~1 .lut_mask = 16'h00AE;
defparam \dp|ula_cmp|mux_comp|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \dp|ula_cmp|sll_comp|ShiftLeft0~19 (
// Equation(s):
// \dp|ula_cmp|sll_comp|ShiftLeft0~19_combout  = (!\dp|mux_o2|mux_out [1] & ((\dp|mux_o2|mux_out [0] & (\dp|mux_o0|Mux1~1_combout )) # (!\dp|mux_o2|mux_out [0] & ((\dp|mux_o0|Mux0~1_combout )))))

	.dataa(\dp|mux_o0|Mux1~1_combout ),
	.datab(\dp|mux_o0|Mux0~1_combout ),
	.datac(\dp|mux_o2|mux_out [0]),
	.datad(\dp|mux_o2|mux_out [1]),
	.cin(gnd),
	.combout(\dp|ula_cmp|sll_comp|ShiftLeft0~19_combout ),
	.cout());
// synopsys translate_off
defparam \dp|ula_cmp|sll_comp|ShiftLeft0~19 .lut_mask = 16'h00AC;
defparam \dp|ula_cmp|sll_comp|ShiftLeft0~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \dp|ula_cmp|sll_comp|ShiftLeft0~20 (
// Equation(s):
// \dp|ula_cmp|sll_comp|ShiftLeft0~20_combout  = (!\dp|mux_o2|mux_out [2] & ((\dp|ula_cmp|sll_comp|ShiftLeft0~19_combout ) # ((\dp|mux_o2|mux_out [1] & \dp|ula_cmp|sll_comp|ShiftLeft0~13_combout ))))

	.dataa(\dp|ula_cmp|sll_comp|ShiftLeft0~19_combout ),
	.datab(\dp|mux_o2|mux_out [1]),
	.datac(\dp|ula_cmp|sll_comp|ShiftLeft0~13_combout ),
	.datad(\dp|mux_o2|mux_out [2]),
	.cin(gnd),
	.combout(\dp|ula_cmp|sll_comp|ShiftLeft0~20_combout ),
	.cout());
// synopsys translate_off
defparam \dp|ula_cmp|sll_comp|ShiftLeft0~20 .lut_mask = 16'h00EA;
defparam \dp|ula_cmp|sll_comp|ShiftLeft0~20 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \dp|ula_cmp|sll_comp|ShiftLeft0~21 (
// Equation(s):
// \dp|ula_cmp|sll_comp|ShiftLeft0~21_combout  = (\dp|ula_cmp|srl_comp|ShiftRight0~4_combout  & ((\dp|ula_cmp|sll_comp|ShiftLeft0~20_combout ) # ((\dp|mux_o2|mux_out [2] & \dp|ula_cmp|sll_comp|ShiftLeft0~8_combout ))))

	.dataa(\dp|ula_cmp|srl_comp|ShiftRight0~4_combout ),
	.datab(\dp|ula_cmp|sll_comp|ShiftLeft0~20_combout ),
	.datac(\dp|mux_o2|mux_out [2]),
	.datad(\dp|ula_cmp|sll_comp|ShiftLeft0~8_combout ),
	.cin(gnd),
	.combout(\dp|ula_cmp|sll_comp|ShiftLeft0~21_combout ),
	.cout());
// synopsys translate_off
defparam \dp|ula_cmp|sll_comp|ShiftLeft0~21 .lut_mask = 16'hA888;
defparam \dp|ula_cmp|sll_comp|ShiftLeft0~21 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \ctrl|state~53 (
// Equation(s):
// \ctrl|state~53_combout  = (\dp|reg_RI|reg16_out [13] & (\dp|reg_RI|reg16_out [15] & (\ctrl|state~51_combout  & !\dp|reg_RI|reg16_out [14])))

	.dataa(\dp|reg_RI|reg16_out [13]),
	.datab(\dp|reg_RI|reg16_out [15]),
	.datac(\ctrl|state~51_combout ),
	.datad(\dp|reg_RI|reg16_out [14]),
	.cin(gnd),
	.combout(\ctrl|state~53_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|state~53 .lut_mask = 16'h0080;
defparam \ctrl|state~53 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \dp|reg_S|reg1_out~0 (
// Equation(s):
// \dp|reg_S|reg1_out~0_combout  = (\ctrl|ctl_ld_s~combout  & (\dp|ula_cmp|mux_comp|Mux1~4_combout )) # (!\ctrl|ctl_ld_s~combout  & ((\dp|reg_S|reg1_out~q )))

	.dataa(\dp|ula_cmp|mux_comp|Mux1~4_combout ),
	.datab(\dp|reg_S|reg1_out~q ),
	.datac(gnd),
	.datad(\ctrl|ctl_ld_s~combout ),
	.cin(gnd),
	.combout(\dp|reg_S|reg1_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \dp|reg_S|reg1_out~0 .lut_mask = 16'hAACC;
defparam \dp|reg_S|reg1_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \dp|reg_O|reg1_out~0 (
// Equation(s):
// \dp|reg_O|reg1_out~0_combout  = (\ctrl|ctl_ula_code [2]) # (\ctrl|ctl_ula_code [1])

	.dataa(\ctrl|ctl_ula_code [2]),
	.datab(\ctrl|ctl_ula_code [1]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\dp|reg_O|reg1_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \dp|reg_O|reg1_out~0 .lut_mask = 16'hEEEE;
defparam \dp|reg_O|reg1_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \dp|reg_O|reg1_out~1 (
// Equation(s):
// \dp|reg_O|reg1_out~1_combout  = (\dp|mux_o0|Mux0~1_combout  & (!\dp|ula_cmp|mux_comp|Mux1~4_combout  & (\dp|mux_o2|mux_out [7] $ (\ctrl|ctl_ula_code [0])))) # (!\dp|mux_o0|Mux0~1_combout  & (\dp|ula_cmp|mux_comp|Mux1~4_combout  & (\dp|mux_o2|mux_out [7] $ 
// (!\ctrl|ctl_ula_code [0]))))

	.dataa(\dp|mux_o0|Mux0~1_combout ),
	.datab(\dp|mux_o2|mux_out [7]),
	.datac(\dp|ula_cmp|mux_comp|Mux1~4_combout ),
	.datad(\ctrl|ctl_ula_code [0]),
	.cin(gnd),
	.combout(\dp|reg_O|reg1_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \dp|reg_O|reg1_out~1 .lut_mask = 16'h4218;
defparam \dp|reg_O|reg1_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \dp|reg_O|reg1_out~2 (
// Equation(s):
// \dp|reg_O|reg1_out~2_combout  = (\ctrl|ctl_ld_o~combout  & (((!\dp|reg_O|reg1_out~0_combout  & \dp|reg_O|reg1_out~1_combout )))) # (!\ctrl|ctl_ld_o~combout  & (\dp|reg_O|reg1_out~q ))

	.dataa(\dp|reg_O|reg1_out~q ),
	.datab(\ctrl|ctl_ld_o~combout ),
	.datac(\dp|reg_O|reg1_out~0_combout ),
	.datad(\dp|reg_O|reg1_out~1_combout ),
	.cin(gnd),
	.combout(\dp|reg_O|reg1_out~2_combout ),
	.cout());
// synopsys translate_off
defparam \dp|reg_O|reg1_out~2 .lut_mask = 16'h2E22;
defparam \dp|reg_O|reg1_out~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \dp|reg_C|reg1_out~0 (
// Equation(s):
// \dp|reg_C|reg1_out~0_combout  = (!\ctrl|ctl_ula_code [2] & ((\dp|ula_cmp|mux_comp|Mux1~0_combout ) # ((\dp|ula_cmp|sub_comp|Add0~28_combout  & !\ctrl|ctl_ula_code [1]))))

	.dataa(\dp|ula_cmp|mux_comp|Mux1~0_combout ),
	.datab(\dp|ula_cmp|sub_comp|Add0~28_combout ),
	.datac(\ctrl|ctl_ula_code [1]),
	.datad(\ctrl|ctl_ula_code [2]),
	.cin(gnd),
	.combout(\dp|reg_C|reg1_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \dp|reg_C|reg1_out~0 .lut_mask = 16'h00AE;
defparam \dp|reg_C|reg1_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \dp|reg_C|reg1_out~1 (
// Equation(s):
// \dp|reg_C|reg1_out~1_combout  = (!\dp|mux_o2|mux_out [2] & ((\dp|mux_o2|mux_out [1] & (\dp|ula_cmp|sll_comp|ShiftLeft0~16_combout )) # (!\dp|mux_o2|mux_out [1] & ((\dp|mux_o0|Mux0~1_combout )))))

	.dataa(\dp|ula_cmp|sll_comp|ShiftLeft0~16_combout ),
	.datab(\dp|mux_o0|Mux0~1_combout ),
	.datac(\dp|mux_o2|mux_out [1]),
	.datad(\dp|mux_o2|mux_out [2]),
	.cin(gnd),
	.combout(\dp|reg_C|reg1_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \dp|reg_C|reg1_out~1 .lut_mask = 16'h00AC;
defparam \dp|reg_C|reg1_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \dp|reg_C|reg1_out~2 (
// Equation(s):
// \dp|reg_C|reg1_out~2_combout  = (!\dp|mux_o2|mux_out [3] & ((\dp|reg_C|reg1_out~1_combout ) # ((\dp|mux_o2|mux_out [2] & \dp|ula_cmp|sll_comp|ShiftLeft0~11_combout ))))

	.dataa(\dp|reg_C|reg1_out~1_combout ),
	.datab(\dp|mux_o2|mux_out [2]),
	.datac(\dp|ula_cmp|sll_comp|ShiftLeft0~11_combout ),
	.datad(\dp|mux_o2|mux_out [3]),
	.cin(gnd),
	.combout(\dp|reg_C|reg1_out~2_combout ),
	.cout());
// synopsys translate_off
defparam \dp|reg_C|reg1_out~2 .lut_mask = 16'h00EA;
defparam \dp|reg_C|reg1_out~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \dp|reg_C|reg1_out~3 (
// Equation(s):
// \dp|reg_C|reg1_out~3_combout  = (\dp|reg_C|reg1_out~2_combout ) # ((\dp|mux_o2|mux_out [3] & (\dp|ula_cmp|sll_comp|ShiftLeft0~0_combout  & !\dp|mux_o2|mux_out [2])))

	.dataa(\dp|reg_C|reg1_out~2_combout ),
	.datab(\dp|mux_o2|mux_out [3]),
	.datac(\dp|ula_cmp|sll_comp|ShiftLeft0~0_combout ),
	.datad(\dp|mux_o2|mux_out [2]),
	.cin(gnd),
	.combout(\dp|reg_C|reg1_out~3_combout ),
	.cout());
// synopsys translate_off
defparam \dp|reg_C|reg1_out~3 .lut_mask = 16'hAAEA;
defparam \dp|reg_C|reg1_out~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \dp|reg_C|reg1_out~4 (
// Equation(s):
// \dp|reg_C|reg1_out~4_combout  = (\ctrl|ctl_ula_code [0] & (\dp|ula_cmp|ula_in0_9[8]~2_combout )) # (!\ctrl|ctl_ula_code [0] & (((\dp|reg_C|reg1_out~3_combout  & !\dp|ula_cmp|srl_comp|ShiftRight0~2_combout ))))

	.dataa(\dp|ula_cmp|ula_in0_9[8]~2_combout ),
	.datab(\ctrl|ctl_ula_code [0]),
	.datac(\dp|reg_C|reg1_out~3_combout ),
	.datad(\dp|ula_cmp|srl_comp|ShiftRight0~2_combout ),
	.cin(gnd),
	.combout(\dp|reg_C|reg1_out~4_combout ),
	.cout());
// synopsys translate_off
defparam \dp|reg_C|reg1_out~4 .lut_mask = 16'h88B8;
defparam \dp|reg_C|reg1_out~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \dp|reg_C|reg1_out~5 (
// Equation(s):
// \dp|reg_C|reg1_out~5_combout  = (\dp|reg_C|reg1_out~0_combout ) # ((\ctrl|ctl_ula_code [2] & (\ctrl|ctl_ula_code [1] & \dp|reg_C|reg1_out~4_combout )))

	.dataa(\dp|reg_C|reg1_out~0_combout ),
	.datab(\ctrl|ctl_ula_code [2]),
	.datac(\ctrl|ctl_ula_code [1]),
	.datad(\dp|reg_C|reg1_out~4_combout ),
	.cin(gnd),
	.combout(\dp|reg_C|reg1_out~5_combout ),
	.cout());
// synopsys translate_off
defparam \dp|reg_C|reg1_out~5 .lut_mask = 16'hEAAA;
defparam \dp|reg_C|reg1_out~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \dp|reg_C|reg1_out~6 (
// Equation(s):
// \dp|reg_C|reg1_out~6_combout  = (\ctrl|ctl_ld_c~combout  & (((\dp|reg_C|reg1_out~5_combout  & !\dp|mux_i0|Mux4~8_combout )))) # (!\ctrl|ctl_ld_c~combout  & (\dp|reg_C|reg1_out~q ))

	.dataa(\dp|reg_C|reg1_out~q ),
	.datab(\dp|reg_C|reg1_out~5_combout ),
	.datac(\ctrl|ctl_ld_c~combout ),
	.datad(\dp|mux_i0|Mux4~8_combout ),
	.cin(gnd),
	.combout(\dp|reg_C|reg1_out~6_combout ),
	.cout());
// synopsys translate_off
defparam \dp|reg_C|reg1_out~6 .lut_mask = 16'h0ACA;
defparam \dp|reg_C|reg1_out~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \ctrl|state~63 (
// Equation(s):
// \ctrl|state~63_combout  = (!\dp|reg_RI|reg16_out [12] & (!\dp|reg_RI|reg16_out [14] & (\dp|reg_RI|reg16_out [13] & \ctrl|state~62_combout )))

	.dataa(\dp|reg_RI|reg16_out [12]),
	.datab(\dp|reg_RI|reg16_out [14]),
	.datac(\dp|reg_RI|reg16_out [13]),
	.datad(\ctrl|state~62_combout ),
	.cin(gnd),
	.combout(\ctrl|state~63_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|state~63 .lut_mask = 16'h1000;
defparam \ctrl|state~63 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \ctrl|Selector44~0 (
// Equation(s):
// \ctrl|Selector44~0_combout  = (\dp|reg_RI|reg16_out [10] & (\dp|reg_RI|reg16_out [11] & ((\ctrl|state.s_in~q ) # (!\ctrl|WideOr31~0_combout ))))

	.dataa(\dp|reg_RI|reg16_out [10]),
	.datab(\dp|reg_RI|reg16_out [11]),
	.datac(\ctrl|state.s_in~q ),
	.datad(\ctrl|WideOr31~0_combout ),
	.cin(gnd),
	.combout(\ctrl|Selector44~0_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|Selector44~0 .lut_mask = 16'h8088;
defparam \ctrl|Selector44~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \ctrl|Selector46~3 (
// Equation(s):
// \ctrl|Selector46~3_combout  = (\dp|reg_RI|reg16_out [8] & (\ctrl|WideOr31~0_combout  & !\ctrl|state.s_in~q ))

	.dataa(\dp|reg_RI|reg16_out [8]),
	.datab(\ctrl|WideOr31~0_combout ),
	.datac(gnd),
	.datad(\ctrl|state.s_in~q ),
	.cin(gnd),
	.combout(\ctrl|Selector46~3_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|Selector46~3 .lut_mask = 16'h0088;
defparam \ctrl|Selector46~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \ctrl|Selector44~1 (
// Equation(s):
// \ctrl|Selector44~1_combout  = (\ctrl|Selector46~2_combout  & ((\ctrl|Selector44~0_combout ) # ((\dp|reg_RI|reg16_out [9] & \ctrl|Selector46~3_combout ))))

	.dataa(\ctrl|Selector46~2_combout ),
	.datab(\ctrl|Selector44~0_combout ),
	.datac(\dp|reg_RI|reg16_out [9]),
	.datad(\ctrl|Selector46~3_combout ),
	.cin(gnd),
	.combout(\ctrl|Selector44~1_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|Selector44~1 .lut_mask = 16'hA888;
defparam \ctrl|Selector44~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \ctrl|Selector46~4 (
// Equation(s):
// \ctrl|Selector46~4_combout  = (\dp|reg_RI|reg16_out [10] & (!\dp|reg_RI|reg16_out [11] & ((\ctrl|state.s_in~q ) # (!\ctrl|WideOr31~0_combout ))))

	.dataa(\dp|reg_RI|reg16_out [10]),
	.datab(\ctrl|state.s_in~q ),
	.datac(\ctrl|WideOr31~0_combout ),
	.datad(\dp|reg_RI|reg16_out [11]),
	.cin(gnd),
	.combout(\ctrl|Selector46~4_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|Selector46~4 .lut_mask = 16'h008A;
defparam \ctrl|Selector46~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \ctrl|Selector46~5 (
// Equation(s):
// \ctrl|Selector46~5_combout  = (\ctrl|Selector46~2_combout  & ((\ctrl|Selector46~4_combout ) # ((\ctrl|Selector46~3_combout  & !\dp|reg_RI|reg16_out [9]))))

	.dataa(\ctrl|Selector46~2_combout ),
	.datab(\ctrl|Selector46~4_combout ),
	.datac(\ctrl|Selector46~3_combout ),
	.datad(\dp|reg_RI|reg16_out [9]),
	.cin(gnd),
	.combout(\ctrl|Selector46~5_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|Selector46~5 .lut_mask = 16'h88A8;
defparam \ctrl|Selector46~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \ctrl|Selector45~0 (
// Equation(s):
// \ctrl|Selector45~0_combout  = (\dp|reg_RI|reg16_out [10] & (\ctrl|state.s_ld~q  & !\dp|reg_RI|reg16_out [9]))

	.dataa(\dp|reg_RI|reg16_out [10]),
	.datab(\ctrl|state.s_ld~q ),
	.datac(gnd),
	.datad(\dp|reg_RI|reg16_out [9]),
	.cin(gnd),
	.combout(\ctrl|Selector45~0_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|Selector45~0 .lut_mask = 16'h0088;
defparam \ctrl|Selector45~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \ctrl|WideOr31~3 (
// Equation(s):
// \ctrl|WideOr31~3_combout  = (\ctrl|WideOr31~2_combout  & \ctrl|WideOr31~0_combout )

	.dataa(\ctrl|WideOr31~2_combout ),
	.datab(\ctrl|WideOr31~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\ctrl|WideOr31~3_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|WideOr31~3 .lut_mask = 16'h8888;
defparam \ctrl|WideOr31~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \ctrl|WideOr20 (
// Equation(s):
// \ctrl|WideOr20~combout  = (\ctrl|state.s_add~q ) # ((\ctrl|state.s_sub~q ) # (\ctrl|state.s_addi~q ))

	.dataa(\ctrl|state.s_add~q ),
	.datab(\ctrl|state.s_sub~q ),
	.datac(\ctrl|state.s_addi~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ctrl|WideOr20~combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|WideOr20 .lut_mask = 16'hFEFE;
defparam \ctrl|WideOr20 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \ctrl|WideOr22 (
// Equation(s):
// \ctrl|WideOr22~combout  = (\ctrl|state.s_add~q ) # ((\ctrl|state.s_sub~q ) # ((\ctrl|state.s_addi~q ) # (!\ctrl|WideOr43~0_combout )))

	.dataa(\ctrl|state.s_add~q ),
	.datab(\ctrl|state.s_sub~q ),
	.datac(\ctrl|state.s_addi~q ),
	.datad(\ctrl|WideOr43~0_combout ),
	.cin(gnd),
	.combout(\ctrl|WideOr22~combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|WideOr22 .lut_mask = 16'hFEFF;
defparam \ctrl|WideOr22 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \dp|ula_cmp|srl_comp|ShiftRight0~21 (
// Equation(s):
// \dp|ula_cmp|srl_comp|ShiftRight0~21_combout  = (!\dp|mux_o2|mux_out [3] & (!\dp|mux_o2|mux_out [2] & (!\dp|ula_cmp|srl_comp|ShiftRight0~2_combout  & \dp|ula_cmp|srl_comp|ShiftRight0~16_combout )))

	.dataa(\dp|mux_o2|mux_out [3]),
	.datab(\dp|mux_o2|mux_out [2]),
	.datac(\dp|ula_cmp|srl_comp|ShiftRight0~2_combout ),
	.datad(\dp|ula_cmp|srl_comp|ShiftRight0~16_combout ),
	.cin(gnd),
	.combout(\dp|ula_cmp|srl_comp|ShiftRight0~21_combout ),
	.cout());
// synopsys translate_off
defparam \dp|ula_cmp|srl_comp|ShiftRight0~21 .lut_mask = 16'h0100;
defparam \dp|ula_cmp|srl_comp|ShiftRight0~21 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \dp|ula_cmp|sub_comp|Add0~30 (
// Equation(s):
// \dp|ula_cmp|sub_comp|Add0~30_combout  = (\ctrl|ctl_ula_code [0] & (((\ctrl|ctl_ula_code [2] & !\ctrl|ctl_ula_code [1])) # (!\dp|mux_o2|mux_out [7]))) # (!\ctrl|ctl_ula_code [0] & (((\dp|mux_o2|mux_out [7]))))

	.dataa(\ctrl|ctl_ula_code [2]),
	.datab(\ctrl|ctl_ula_code [0]),
	.datac(\ctrl|ctl_ula_code [1]),
	.datad(\dp|mux_o2|mux_out [7]),
	.cin(gnd),
	.combout(\dp|ula_cmp|sub_comp|Add0~30_combout ),
	.cout());
// synopsys translate_off
defparam \dp|ula_cmp|sub_comp|Add0~30 .lut_mask = 16'h3BCC;
defparam \dp|ula_cmp|sub_comp|Add0~30 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \ctrl|ctl_ld_s (
// Equation(s):
// \ctrl|ctl_ld_s~combout  = (\ctrl|WideOr15~0_combout  & (!\ctrl|WideOr31~3_combout )) # (!\ctrl|WideOr15~0_combout  & ((\ctrl|ctl_ld_s~combout )))

	.dataa(gnd),
	.datab(\ctrl|WideOr31~3_combout ),
	.datac(\ctrl|ctl_ld_s~combout ),
	.datad(\ctrl|WideOr15~0_combout ),
	.cin(gnd),
	.combout(\ctrl|ctl_ld_s~combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|ctl_ld_s .lut_mask = 16'h33F0;
defparam \ctrl|ctl_ld_s .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \ctrl|ctl_ld_o (
// Equation(s):
// \ctrl|ctl_ld_o~combout  = (\ctrl|WideOr15~0_combout  & (\ctrl|WideOr20~combout )) # (!\ctrl|WideOr15~0_combout  & ((\ctrl|ctl_ld_o~combout )))

	.dataa(gnd),
	.datab(\ctrl|WideOr20~combout ),
	.datac(\ctrl|ctl_ld_o~combout ),
	.datad(\ctrl|WideOr15~0_combout ),
	.cin(gnd),
	.combout(\ctrl|ctl_ld_o~combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|ctl_ld_o .lut_mask = 16'hCCF0;
defparam \ctrl|ctl_ld_o .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \ctrl|ctl_ld_c (
// Equation(s):
// \ctrl|ctl_ld_c~combout  = (\ctrl|WideOr15~0_combout  & (\ctrl|WideOr22~combout )) # (!\ctrl|WideOr15~0_combout  & ((\ctrl|ctl_ld_c~combout )))

	.dataa(gnd),
	.datab(\ctrl|WideOr22~combout ),
	.datac(\ctrl|ctl_ld_c~combout ),
	.datad(\ctrl|WideOr15~0_combout ),
	.cin(gnd),
	.combout(\ctrl|ctl_ld_c~combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|ctl_ld_c .lut_mask = 16'hCCF0;
defparam \ctrl|ctl_ld_c .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \ctrl|ctl_wr_md (
// Equation(s):
// \ctrl|ctl_wr_md~combout  = (\ctrl|WideOr15~0_combout  & (\ctrl|state.s_st~q )) # (!\ctrl|WideOr15~0_combout  & ((\ctrl|ctl_wr_md~combout )))

	.dataa(gnd),
	.datab(\ctrl|state.s_st~q ),
	.datac(\ctrl|ctl_wr_md~combout ),
	.datad(\ctrl|WideOr15~0_combout ),
	.cin(gnd),
	.combout(\ctrl|ctl_wr_md~combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|ctl_wr_md .lut_mask = 16'hCCF0;
defparam \ctrl|ctl_wr_md .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_io_ibuf \data_i1[1]~input (
	.i(data_i1[1]),
	.ibar(gnd),
	.o(\data_i1[1]~input_o ));
// synopsys translate_off
defparam \data_i1[1]~input .bus_hold = "false";
defparam \data_i1[1]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneiv_io_ibuf \data_i1[3]~input (
	.i(data_i1[3]),
	.ibar(gnd),
	.o(\data_i1[3]~input_o ));
// synopsys translate_off
defparam \data_i1[3]~input .bus_hold = "false";
defparam \data_i1[3]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneiv_io_ibuf \data_i1[5]~input (
	.i(data_i1[5]),
	.ibar(gnd),
	.o(\data_i1[5]~input_o ));
// synopsys translate_off
defparam \data_i1[5]~input .bus_hold = "false";
defparam \data_i1[5]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneiv_io_ibuf \data_i1[7]~input (
	.i(data_i1[7]),
	.ibar(gnd),
	.o(\data_i1[7]~input_o ));
// synopsys translate_off
defparam \data_i1[7]~input .bus_hold = "false";
defparam \data_i1[7]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneiv_io_obuf \data_o0[0]~output (
	.i(\dp|reg_o0|reg8_out [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_o0[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_o0[0]~output .bus_hold = "false";
defparam \data_o0[0]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \data_o0[1]~output (
	.i(\dp|reg_o0|reg8_out [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_o0[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_o0[1]~output .bus_hold = "false";
defparam \data_o0[1]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \data_o0[2]~output (
	.i(\dp|reg_o0|reg8_out [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_o0[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_o0[2]~output .bus_hold = "false";
defparam \data_o0[2]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \data_o0[3]~output (
	.i(\dp|reg_o0|reg8_out [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_o0[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_o0[3]~output .bus_hold = "false";
defparam \data_o0[3]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \data_o0[4]~output (
	.i(\dp|reg_o0|reg8_out [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_o0[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_o0[4]~output .bus_hold = "false";
defparam \data_o0[4]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \data_o0[5]~output (
	.i(\dp|reg_o0|reg8_out [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_o0[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_o0[5]~output .bus_hold = "false";
defparam \data_o0[5]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \data_o0[6]~output (
	.i(\dp|reg_o0|reg8_out [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_o0[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_o0[6]~output .bus_hold = "false";
defparam \data_o0[6]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \data_o0[7]~output (
	.i(\dp|reg_o0|reg8_out [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_o0[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_o0[7]~output .bus_hold = "false";
defparam \data_o0[7]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \data_o1[0]~output (
	.i(\dp|reg_o1|reg8_out [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_o1[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_o1[0]~output .bus_hold = "false";
defparam \data_o1[0]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \data_o1[1]~output (
	.i(\dp|reg_o1|reg8_out [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_o1[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_o1[1]~output .bus_hold = "false";
defparam \data_o1[1]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \data_o1[2]~output (
	.i(\dp|reg_o1|reg8_out [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_o1[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_o1[2]~output .bus_hold = "false";
defparam \data_o1[2]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \data_o1[3]~output (
	.i(\dp|reg_o1|reg8_out [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_o1[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_o1[3]~output .bus_hold = "false";
defparam \data_o1[3]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \data_o1[4]~output (
	.i(\dp|reg_o1|reg8_out [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_o1[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_o1[4]~output .bus_hold = "false";
defparam \data_o1[4]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \data_o1[5]~output (
	.i(\dp|reg_o1|reg8_out [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_o1[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_o1[5]~output .bus_hold = "false";
defparam \data_o1[5]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \data_o1[6]~output (
	.i(\dp|reg_o1|reg8_out [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_o1[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_o1[6]~output .bus_hold = "false";
defparam \data_o1[6]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \data_o1[7]~output (
	.i(\dp|reg_o1|reg8_out [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_o1[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_o1[7]~output .bus_hold = "false";
defparam \data_o1[7]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \state[0]~output (
	.i(\ctrl|s_state [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\state[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \state[0]~output .bus_hold = "false";
defparam \state[0]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \state[1]~output (
	.i(\ctrl|s_state [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\state[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \state[1]~output .bus_hold = "false";
defparam \state[1]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \state[2]~output (
	.i(\ctrl|s_state [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\state[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \state[2]~output .bus_hold = "false";
defparam \state[2]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \state[3]~output (
	.i(\ctrl|s_state [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\state[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \state[3]~output .bus_hold = "false";
defparam \state[3]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \state[4]~output (
	.i(\ctrl|s_state [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\state[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \state[4]~output .bus_hold = "false";
defparam \state[4]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \state[5]~output (
	.i(\ctrl|s_state [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\state[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \state[5]~output .bus_hold = "false";
defparam \state[5]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \state[6]~output (
	.i(\ctrl|s_state [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\state[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \state[6]~output .bus_hold = "false";
defparam \state[6]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \state[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\state[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \state[7]~output .bus_hold = "false";
defparam \state[7]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \state[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\state[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \state[8]~output .bus_hold = "false";
defparam \state[8]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \state[9]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\state[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \state[9]~output .bus_hold = "false";
defparam \state[9]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \state[10]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\state[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \state[10]~output .bus_hold = "false";
defparam \state[10]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \state[11]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\state[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \state[11]~output .bus_hold = "false";
defparam \state[11]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \state[12]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\state[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \state[12]~output .bus_hold = "false";
defparam \state[12]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \state[13]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\state[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \state[13]~output .bus_hold = "false";
defparam \state[13]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \state[14]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\state[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \state[14]~output .bus_hold = "false";
defparam \state[14]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \state[15]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\state[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \state[15]~output .bus_hold = "false";
defparam \state[15]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \state[16]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\state[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \state[16]~output .bus_hold = "false";
defparam \state[16]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \state[17]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\state[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \state[17]~output .bus_hold = "false";
defparam \state[17]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \state[18]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\state[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \state[18]~output .bus_hold = "false";
defparam \state[18]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \state[19]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\state[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \state[19]~output .bus_hold = "false";
defparam \state[19]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \state[20]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\state[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \state[20]~output .bus_hold = "false";
defparam \state[20]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \state[21]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\state[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \state[21]~output .bus_hold = "false";
defparam \state[21]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \state[22]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\state[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \state[22]~output .bus_hold = "false";
defparam \state[22]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \state[23]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\state[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \state[23]~output .bus_hold = "false";
defparam \state[23]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \state[24]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\state[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \state[24]~output .bus_hold = "false";
defparam \state[24]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \state[25]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\state[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \state[25]~output .bus_hold = "false";
defparam \state[25]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \state[26]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\state[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \state[26]~output .bus_hold = "false";
defparam \state[26]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \state[27]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\state[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \state[27]~output .bus_hold = "false";
defparam \state[27]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \state[28]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\state[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \state[28]~output .bus_hold = "false";
defparam \state[28]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \state[29]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\state[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \state[29]~output .bus_hold = "false";
defparam \state[29]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \state[30]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\state[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \state[30]~output .bus_hold = "false";
defparam \state[30]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \state[31]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\state[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \state[31]~output .bus_hold = "false";
defparam \state[31]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \RI[0]~output (
	.i(\dp|reg_RI|reg16_out [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RI[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \RI[0]~output .bus_hold = "false";
defparam \RI[0]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \RI[1]~output (
	.i(\dp|reg_RI|reg16_out [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RI[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \RI[1]~output .bus_hold = "false";
defparam \RI[1]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \RI[2]~output (
	.i(\dp|reg_RI|reg16_out [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RI[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \RI[2]~output .bus_hold = "false";
defparam \RI[2]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \RI[3]~output (
	.i(\dp|reg_RI|reg16_out [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RI[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \RI[3]~output .bus_hold = "false";
defparam \RI[3]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \RI[4]~output (
	.i(\dp|reg_RI|reg16_out [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RI[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \RI[4]~output .bus_hold = "false";
defparam \RI[4]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \RI[5]~output (
	.i(\dp|reg_RI|reg16_out [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RI[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \RI[5]~output .bus_hold = "false";
defparam \RI[5]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \RI[6]~output (
	.i(\dp|reg_RI|reg16_out [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RI[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \RI[6]~output .bus_hold = "false";
defparam \RI[6]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \RI[7]~output (
	.i(\dp|reg_RI|reg16_out [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RI[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \RI[7]~output .bus_hold = "false";
defparam \RI[7]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \RI[8]~output (
	.i(\dp|reg_RI|reg16_out [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RI[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \RI[8]~output .bus_hold = "false";
defparam \RI[8]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \RI[9]~output (
	.i(\dp|reg_RI|reg16_out [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RI[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \RI[9]~output .bus_hold = "false";
defparam \RI[9]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \RI[10]~output (
	.i(\dp|reg_RI|reg16_out [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RI[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \RI[10]~output .bus_hold = "false";
defparam \RI[10]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \RI[11]~output (
	.i(\dp|reg_RI|reg16_out [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RI[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \RI[11]~output .bus_hold = "false";
defparam \RI[11]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \RI[12]~output (
	.i(\dp|reg_RI|reg16_out [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RI[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \RI[12]~output .bus_hold = "false";
defparam \RI[12]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \RI[13]~output (
	.i(\dp|reg_RI|reg16_out [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RI[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \RI[13]~output .bus_hold = "false";
defparam \RI[13]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \RI[14]~output (
	.i(\dp|reg_RI|reg16_out [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RI[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \RI[14]~output .bus_hold = "false";
defparam \RI[14]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \RI[15]~output (
	.i(\dp|reg_RI|reg16_out [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RI[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \RI[15]~output .bus_hold = "false";
defparam \RI[15]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \mp_data[0]~output (
	.i(\dp|mp|altsyncram_component|auto_generated|q_a [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mp_data[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \mp_data[0]~output .bus_hold = "false";
defparam \mp_data[0]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \mp_data[1]~output (
	.i(\dp|mp|altsyncram_component|auto_generated|q_a [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mp_data[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \mp_data[1]~output .bus_hold = "false";
defparam \mp_data[1]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \mp_data[2]~output (
	.i(\dp|mp|altsyncram_component|auto_generated|q_a [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mp_data[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \mp_data[2]~output .bus_hold = "false";
defparam \mp_data[2]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \mp_data[3]~output (
	.i(\dp|mp|altsyncram_component|auto_generated|q_a [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mp_data[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \mp_data[3]~output .bus_hold = "false";
defparam \mp_data[3]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \mp_data[4]~output (
	.i(\dp|mp|altsyncram_component|auto_generated|q_a [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mp_data[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \mp_data[4]~output .bus_hold = "false";
defparam \mp_data[4]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \mp_data[5]~output (
	.i(\dp|mp|altsyncram_component|auto_generated|q_a [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mp_data[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \mp_data[5]~output .bus_hold = "false";
defparam \mp_data[5]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \mp_data[6]~output (
	.i(\dp|mp|altsyncram_component|auto_generated|q_a [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mp_data[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \mp_data[6]~output .bus_hold = "false";
defparam \mp_data[6]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \mp_data[7]~output (
	.i(\dp|mp|altsyncram_component|auto_generated|q_a [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mp_data[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \mp_data[7]~output .bus_hold = "false";
defparam \mp_data[7]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \mp_data[8]~output (
	.i(\dp|mp|altsyncram_component|auto_generated|q_a [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mp_data[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \mp_data[8]~output .bus_hold = "false";
defparam \mp_data[8]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \mp_data[9]~output (
	.i(\dp|mp|altsyncram_component|auto_generated|q_a [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mp_data[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \mp_data[9]~output .bus_hold = "false";
defparam \mp_data[9]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \mp_data[10]~output (
	.i(\dp|mp|altsyncram_component|auto_generated|q_a [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mp_data[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \mp_data[10]~output .bus_hold = "false";
defparam \mp_data[10]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \mp_data[11]~output (
	.i(\dp|mp|altsyncram_component|auto_generated|q_a [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mp_data[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \mp_data[11]~output .bus_hold = "false";
defparam \mp_data[11]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \mp_data[12]~output (
	.i(\dp|mp|altsyncram_component|auto_generated|q_a [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mp_data[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \mp_data[12]~output .bus_hold = "false";
defparam \mp_data[12]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \mp_data[13]~output (
	.i(\dp|mp|altsyncram_component|auto_generated|q_a [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mp_data[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \mp_data[13]~output .bus_hold = "false";
defparam \mp_data[13]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \mp_data[14]~output (
	.i(\dp|mp|altsyncram_component|auto_generated|q_a [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mp_data[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \mp_data[14]~output .bus_hold = "false";
defparam \mp_data[14]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \mp_data[15]~output (
	.i(\dp|mp|altsyncram_component|auto_generated|q_a [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mp_data[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \mp_data[15]~output .bus_hold = "false";
defparam \mp_data[15]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \in_pc[0]~output (
	.i(\dp|mux_pc|Mux9~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\in_pc[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \in_pc[0]~output .bus_hold = "false";
defparam \in_pc[0]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \in_pc[1]~output (
	.i(\dp|mux_pc|Mux8~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\in_pc[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \in_pc[1]~output .bus_hold = "false";
defparam \in_pc[1]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \in_pc[2]~output (
	.i(\dp|mux_pc|Mux7~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\in_pc[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \in_pc[2]~output .bus_hold = "false";
defparam \in_pc[2]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \in_pc[3]~output (
	.i(\dp|mux_pc|Mux6~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\in_pc[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \in_pc[3]~output .bus_hold = "false";
defparam \in_pc[3]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \in_pc[4]~output (
	.i(\dp|mux_pc|Mux5~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\in_pc[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \in_pc[4]~output .bus_hold = "false";
defparam \in_pc[4]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \in_pc[5]~output (
	.i(\dp|mux_pc|Mux4~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\in_pc[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \in_pc[5]~output .bus_hold = "false";
defparam \in_pc[5]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \in_pc[6]~output (
	.i(\dp|mux_pc|Mux3~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\in_pc[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \in_pc[6]~output .bus_hold = "false";
defparam \in_pc[6]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \in_pc[7]~output (
	.i(\dp|mux_pc|Mux2~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\in_pc[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \in_pc[7]~output .bus_hold = "false";
defparam \in_pc[7]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \in_pc[8]~output (
	.i(\dp|mux_pc|Mux1~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\in_pc[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \in_pc[8]~output .bus_hold = "false";
defparam \in_pc[8]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \in_pc[9]~output (
	.i(\dp|mux_pc|Mux0~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\in_pc[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \in_pc[9]~output .bus_hold = "false";
defparam \in_pc[9]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \out_pc[0]~output (
	.i(\dp|reg_PC|reg10_out [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_pc[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_pc[0]~output .bus_hold = "false";
defparam \out_pc[0]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \out_pc[1]~output (
	.i(\dp|reg_PC|reg10_out [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_pc[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_pc[1]~output .bus_hold = "false";
defparam \out_pc[1]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \out_pc[2]~output (
	.i(\dp|reg_PC|reg10_out [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_pc[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_pc[2]~output .bus_hold = "false";
defparam \out_pc[2]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \out_pc[3]~output (
	.i(\dp|reg_PC|reg10_out [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_pc[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_pc[3]~output .bus_hold = "false";
defparam \out_pc[3]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \out_pc[4]~output (
	.i(\dp|reg_PC|reg10_out [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_pc[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_pc[4]~output .bus_hold = "false";
defparam \out_pc[4]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \out_pc[5]~output (
	.i(\dp|reg_PC|reg10_out [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_pc[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_pc[5]~output .bus_hold = "false";
defparam \out_pc[5]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \out_pc[6]~output (
	.i(\dp|reg_PC|reg10_out [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_pc[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_pc[6]~output .bus_hold = "false";
defparam \out_pc[6]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \out_pc[7]~output (
	.i(\dp|reg_PC|reg10_out [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_pc[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_pc[7]~output .bus_hold = "false";
defparam \out_pc[7]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \out_pc[8]~output (
	.i(\dp|reg_PC|reg10_out [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_pc[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_pc[8]~output .bus_hold = "false";
defparam \out_pc[8]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \out_pc[9]~output (
	.i(\dp|reg_PC|reg10_out [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_pc[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_pc[9]~output .bus_hold = "false";
defparam \out_pc[9]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

cycloneiv_io_ibuf \rst~input (
	.i(rst),
	.ibar(gnd),
	.o(\rst~input_o ));
// synopsys translate_off
defparam \rst~input .bus_hold = "false";
defparam \rst~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \ctrl|state.init (
	.clk(\clk~input_o ),
	.d(vcc),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl|state.init~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl|state.init .is_wysiwyg = "true";
defparam \ctrl|state.init .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \dp|reg_PC|reg10_out~4 (
// Equation(s):
// \dp|reg_PC|reg10_out~4_combout  = (\dp|mux_pc|Mux8~1_combout  & !\ctrl|ctl_rst_pc~combout )

	.dataa(\dp|mux_pc|Mux8~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\ctrl|ctl_rst_pc~combout ),
	.cin(gnd),
	.combout(\dp|reg_PC|reg10_out~4_combout ),
	.cout());
// synopsys translate_off
defparam \dp|reg_PC|reg10_out~4 .lut_mask = 16'h00AA;
defparam \dp|reg_PC|reg10_out~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \dp|reg_PC|reg10_out~5 (
// Equation(s):
// \dp|reg_PC|reg10_out~5_combout  = (\dp|mux_pc|Mux7~1_combout  & !\ctrl|ctl_rst_pc~combout )

	.dataa(\dp|mux_pc|Mux7~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\ctrl|ctl_rst_pc~combout ),
	.cin(gnd),
	.combout(\dp|reg_PC|reg10_out~5_combout ),
	.cout());
// synopsys translate_off
defparam \dp|reg_PC|reg10_out~5 .lut_mask = 16'h00AA;
defparam \dp|reg_PC|reg10_out~5 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \dp|reg_PC|reg10_out[2] (
	.clk(\clk~input_o ),
	.d(\dp|reg_PC|reg10_out~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dp|reg_PC|reg10_out[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|reg_PC|reg10_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \dp|reg_PC|reg10_out[2] .is_wysiwyg = "true";
defparam \dp|reg_PC|reg10_out[2] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \dp|reg_PC|reg10_out~6 (
// Equation(s):
// \dp|reg_PC|reg10_out~6_combout  = (\dp|mux_pc|Mux6~1_combout  & !\ctrl|ctl_rst_pc~combout )

	.dataa(\dp|mux_pc|Mux6~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\ctrl|ctl_rst_pc~combout ),
	.cin(gnd),
	.combout(\dp|reg_PC|reg10_out~6_combout ),
	.cout());
// synopsys translate_off
defparam \dp|reg_PC|reg10_out~6 .lut_mask = 16'h00AA;
defparam \dp|reg_PC|reg10_out~6 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \dp|reg_PC|reg10_out[3] (
	.clk(\clk~input_o ),
	.d(\dp|reg_PC|reg10_out~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dp|reg_PC|reg10_out[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|reg_PC|reg10_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \dp|reg_PC|reg10_out[3] .is_wysiwyg = "true";
defparam \dp|reg_PC|reg10_out[3] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \dp|reg_PC|reg10_out~7 (
// Equation(s):
// \dp|reg_PC|reg10_out~7_combout  = (\dp|mux_pc|Mux5~1_combout  & !\ctrl|ctl_rst_pc~combout )

	.dataa(\dp|mux_pc|Mux5~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\ctrl|ctl_rst_pc~combout ),
	.cin(gnd),
	.combout(\dp|reg_PC|reg10_out~7_combout ),
	.cout());
// synopsys translate_off
defparam \dp|reg_PC|reg10_out~7 .lut_mask = 16'h00AA;
defparam \dp|reg_PC|reg10_out~7 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \dp|reg_PC|reg10_out[4] (
	.clk(\clk~input_o ),
	.d(\dp|reg_PC|reg10_out~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dp|reg_PC|reg10_out[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|reg_PC|reg10_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \dp|reg_PC|reg10_out[4] .is_wysiwyg = "true";
defparam \dp|reg_PC|reg10_out[4] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \dp|reg_PC|reg10_out~8 (
// Equation(s):
// \dp|reg_PC|reg10_out~8_combout  = (\dp|mux_pc|Mux4~1_combout  & !\ctrl|ctl_rst_pc~combout )

	.dataa(\dp|mux_pc|Mux4~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\ctrl|ctl_rst_pc~combout ),
	.cin(gnd),
	.combout(\dp|reg_PC|reg10_out~8_combout ),
	.cout());
// synopsys translate_off
defparam \dp|reg_PC|reg10_out~8 .lut_mask = 16'h00AA;
defparam \dp|reg_PC|reg10_out~8 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \dp|reg_PC|reg10_out[5] (
	.clk(\clk~input_o ),
	.d(\dp|reg_PC|reg10_out~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dp|reg_PC|reg10_out[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|reg_PC|reg10_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \dp|reg_PC|reg10_out[5] .is_wysiwyg = "true";
defparam \dp|reg_PC|reg10_out[5] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \dp|reg_PC|reg10_out~9 (
// Equation(s):
// \dp|reg_PC|reg10_out~9_combout  = (\dp|mux_pc|Mux3~1_combout  & !\ctrl|ctl_rst_pc~combout )

	.dataa(\dp|mux_pc|Mux3~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\ctrl|ctl_rst_pc~combout ),
	.cin(gnd),
	.combout(\dp|reg_PC|reg10_out~9_combout ),
	.cout());
// synopsys translate_off
defparam \dp|reg_PC|reg10_out~9 .lut_mask = 16'h00AA;
defparam \dp|reg_PC|reg10_out~9 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \dp|reg_PC|reg10_out[6] (
	.clk(\clk~input_o ),
	.d(\dp|reg_PC|reg10_out~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dp|reg_PC|reg10_out[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|reg_PC|reg10_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \dp|reg_PC|reg10_out[6] .is_wysiwyg = "true";
defparam \dp|reg_PC|reg10_out[6] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \dp|reg_PC|reg10_out~10 (
// Equation(s):
// \dp|reg_PC|reg10_out~10_combout  = (\dp|mux_pc|Mux2~1_combout  & !\ctrl|ctl_rst_pc~combout )

	.dataa(\dp|mux_pc|Mux2~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\ctrl|ctl_rst_pc~combout ),
	.cin(gnd),
	.combout(\dp|reg_PC|reg10_out~10_combout ),
	.cout());
// synopsys translate_off
defparam \dp|reg_PC|reg10_out~10 .lut_mask = 16'h00AA;
defparam \dp|reg_PC|reg10_out~10 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \dp|reg_PC|reg10_out[7] (
	.clk(\clk~input_o ),
	.d(\dp|reg_PC|reg10_out~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dp|reg_PC|reg10_out[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|reg_PC|reg10_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \dp|reg_PC|reg10_out[7] .is_wysiwyg = "true";
defparam \dp|reg_PC|reg10_out[7] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \dp|reg_PC|reg10_out~11 (
// Equation(s):
// \dp|reg_PC|reg10_out~11_combout  = (\dp|mux_pc|Mux1~1_combout  & !\ctrl|ctl_rst_pc~combout )

	.dataa(\dp|mux_pc|Mux1~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\ctrl|ctl_rst_pc~combout ),
	.cin(gnd),
	.combout(\dp|reg_PC|reg10_out~11_combout ),
	.cout());
// synopsys translate_off
defparam \dp|reg_PC|reg10_out~11 .lut_mask = 16'h00AA;
defparam \dp|reg_PC|reg10_out~11 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \dp|reg_PC|reg10_out[8] (
	.clk(\clk~input_o ),
	.d(\dp|reg_PC|reg10_out~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dp|reg_PC|reg10_out[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|reg_PC|reg10_out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \dp|reg_PC|reg10_out[8] .is_wysiwyg = "true";
defparam \dp|reg_PC|reg10_out[8] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \dp|reg_PC|reg10_out~12 (
// Equation(s):
// \dp|reg_PC|reg10_out~12_combout  = (\dp|mux_pc|Mux0~1_combout  & !\ctrl|ctl_rst_pc~combout )

	.dataa(\dp|mux_pc|Mux0~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\ctrl|ctl_rst_pc~combout ),
	.cin(gnd),
	.combout(\dp|reg_PC|reg10_out~12_combout ),
	.cout());
// synopsys translate_off
defparam \dp|reg_PC|reg10_out~12 .lut_mask = 16'h00AA;
defparam \dp|reg_PC|reg10_out~12 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \dp|reg_PC|reg10_out[9] (
	.clk(\clk~input_o ),
	.d(\dp|reg_PC|reg10_out~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dp|reg_PC|reg10_out[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|reg_PC|reg10_out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \dp|reg_PC|reg10_out[9] .is_wysiwyg = "true";
defparam \dp|reg_PC|reg10_out[9] .power_up = "low";
// synopsys translate_on

cycloneiv_ram_block \dp|mp|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\dp|reg_PC|reg10_out [9],\dp|reg_PC|reg10_out [8],\dp|reg_PC|reg10_out [7],\dp|reg_PC|reg10_out [6],\dp|reg_PC|reg10_out [5],\dp|reg_PC|reg10_out [4],\dp|reg_PC|reg10_out [3],\dp|reg_PC|reg10_out [2],\dp|reg_PC|reg10_out [1],\dp|reg_PC|reg10_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dp|mp|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a13 .init_file = "C:\Users\jeffi\Google Drive\01 - UFRN\2019.2\Sist. Digitais\Projeto\VHDL\Memories\men_prog\men_prog.mif";
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "datapath:dp|men_prog:mp|altsyncram:altsyncram_component|altsyncram_3ti1:auto_generated|ALTSYNCRAM";
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "rom";
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 10;
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 13;
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 1023;
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 1024;
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 16;
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a13 .port_a_write_enable_clock = "none";
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 10;
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M9K";
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a13 .mem_init0 = 1024'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000005B6AA3FFF;
// synopsys translate_on

cycloneiv_lcell_comb \ctrl|ctl_ld_ri (
// Equation(s):
// \ctrl|ctl_ld_ri~combout  = (\ctrl|WideOr15~0_combout  & (\ctrl|state.fetch~q )) # (!\ctrl|WideOr15~0_combout  & ((\ctrl|ctl_ld_ri~combout )))

	.dataa(gnd),
	.datab(\ctrl|state.fetch~q ),
	.datac(\ctrl|ctl_ld_ri~combout ),
	.datad(\ctrl|WideOr15~0_combout ),
	.cin(gnd),
	.combout(\ctrl|ctl_ld_ri~combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|ctl_ld_ri .lut_mask = 16'hCCF0;
defparam \ctrl|ctl_ld_ri .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \dp|reg_RI|reg16_out[13] (
	.clk(\clk~input_o ),
	.d(\dp|mp|altsyncram_component|auto_generated|q_a [13]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|ctl_ld_ri~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|reg_RI|reg16_out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \dp|reg_RI|reg16_out[13] .is_wysiwyg = "true";
defparam \dp|reg_RI|reg16_out[13] .power_up = "low";
// synopsys translate_on

cycloneiv_ram_block \dp|mp|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\dp|reg_PC|reg10_out [9],\dp|reg_PC|reg10_out [8],\dp|reg_PC|reg10_out [7],\dp|reg_PC|reg10_out [6],\dp|reg_PC|reg10_out [5],\dp|reg_PC|reg10_out [4],\dp|reg_PC|reg10_out [3],\dp|reg_PC|reg10_out [2],\dp|reg_PC|reg10_out [1],\dp|reg_PC|reg10_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dp|mp|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a15 .init_file = "C:\Users\jeffi\Google Drive\01 - UFRN\2019.2\Sist. Digitais\Projeto\VHDL\Memories\men_prog\men_prog.mif";
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "datapath:dp|men_prog:mp|altsyncram:altsyncram_component|altsyncram_3ti1:auto_generated|ALTSYNCRAM";
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "rom";
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 10;
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 15;
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 1023;
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 1024;
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 16;
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a15 .port_a_write_enable_clock = "none";
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 10;
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M9K";
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a15 .mem_init0 = 1024'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000006DB55C000;
// synopsys translate_on

dffeas \dp|reg_RI|reg16_out[15] (
	.clk(\clk~input_o ),
	.d(\dp|mp|altsyncram_component|auto_generated|q_a [15]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|ctl_ld_ri~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|reg_RI|reg16_out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \dp|reg_RI|reg16_out[15] .is_wysiwyg = "true";
defparam \dp|reg_RI|reg16_out[15] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \ctrl|Selector13~0 (
// Equation(s):
// \ctrl|Selector13~0_combout  = (\dp|reg_RI|reg16_out [11] & ((\dp|reg_RI|reg16_out [13] & (\dp|reg_RI|reg16_out [14])) # (!\dp|reg_RI|reg16_out [13] & (!\dp|reg_RI|reg16_out [14] & \dp|reg_RI|reg16_out [15]))))

	.dataa(\dp|reg_RI|reg16_out [11]),
	.datab(\dp|reg_RI|reg16_out [13]),
	.datac(\dp|reg_RI|reg16_out [14]),
	.datad(\dp|reg_RI|reg16_out [15]),
	.cin(gnd),
	.combout(\ctrl|Selector13~0_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|Selector13~0 .lut_mask = 16'h8280;
defparam \ctrl|Selector13~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \ctrl|Selector13~1 (
// Equation(s):
// \ctrl|Selector13~1_combout  = (((\ctrl|state~51_combout  & \ctrl|Selector13~0_combout )) # (!\ctrl|WideOr15~0_combout )) # (!\ctrl|state.init~q )

	.dataa(\ctrl|state~51_combout ),
	.datab(\ctrl|Selector13~0_combout ),
	.datac(\ctrl|state.init~q ),
	.datad(\ctrl|WideOr15~0_combout ),
	.cin(gnd),
	.combout(\ctrl|Selector13~1_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|Selector13~1 .lut_mask = 16'h8FFF;
defparam \ctrl|Selector13~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \ctrl|state.fetch (
	.clk(\clk~input_o ),
	.d(\ctrl|Selector13~1_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl|state.fetch~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl|state.fetch .is_wysiwyg = "true";
defparam \ctrl|state.fetch .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \ctrl|state~49 (
// Equation(s):
// \ctrl|state~49_combout  = (!\dp|reg_RI|reg16_out [13] & !\dp|reg_RI|reg16_out [14])

	.dataa(gnd),
	.datab(gnd),
	.datac(\dp|reg_RI|reg16_out [13]),
	.datad(\dp|reg_RI|reg16_out [14]),
	.cin(gnd),
	.combout(\ctrl|state~49_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|state~49 .lut_mask = 16'h000F;
defparam \ctrl|state~49 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \ctrl|state.decoder (
	.clk(\clk~input_o ),
	.d(\ctrl|state.fetch~q ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl|state.decoder~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl|state.decoder .is_wysiwyg = "true";
defparam \ctrl|state.decoder .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \ctrl|state~51 (
// Equation(s):
// \ctrl|state~51_combout  = (\dp|reg_RI|reg16_out [12] & \ctrl|state.decoder~q )

	.dataa(\dp|reg_RI|reg16_out [12]),
	.datab(\ctrl|state.decoder~q ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\ctrl|state~51_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|state~51 .lut_mask = 16'h8888;
defparam \ctrl|state~51 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_ram_block \dp|mp|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\dp|reg_PC|reg10_out [9],\dp|reg_PC|reg10_out [8],\dp|reg_PC|reg10_out [7],\dp|reg_PC|reg10_out [6],\dp|reg_PC|reg10_out [5],\dp|reg_PC|reg10_out [4],\dp|reg_PC|reg10_out [3],\dp|reg_PC|reg10_out [2],\dp|reg_PC|reg10_out [1],\dp|reg_PC|reg10_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dp|mp|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a11 .init_file = "C:\Users\jeffi\Google Drive\01 - UFRN\2019.2\Sist. Digitais\Projeto\VHDL\Memories\men_prog\men_prog.mif";
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "datapath:dp|men_prog:mp|altsyncram:altsyncram_component|altsyncram_3ti1:auto_generated|ALTSYNCRAM";
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "rom";
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 10;
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 1023;
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 1024;
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 16;
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a11 .port_a_write_enable_clock = "none";
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 10;
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M9K";
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a11 .mem_init0 = 1024'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000249543FFF;
// synopsys translate_on

dffeas \dp|reg_RI|reg16_out[11] (
	.clk(\clk~input_o ),
	.d(\dp|mp|altsyncram_component|auto_generated|q_a [11]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|ctl_ld_ri~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|reg_RI|reg16_out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \dp|reg_RI|reg16_out[11] .is_wysiwyg = "true";
defparam \dp|reg_RI|reg16_out[11] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \ctrl|state~52 (
// Equation(s):
// \ctrl|state~52_combout  = (\dp|reg_RI|reg16_out [15] & (\ctrl|state~49_combout  & (\ctrl|state~51_combout  & !\dp|reg_RI|reg16_out [11])))

	.dataa(\dp|reg_RI|reg16_out [15]),
	.datab(\ctrl|state~49_combout ),
	.datac(\ctrl|state~51_combout ),
	.datad(\dp|reg_RI|reg16_out [11]),
	.cin(gnd),
	.combout(\ctrl|state~52_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|state~52 .lut_mask = 16'h0080;
defparam \ctrl|state~52 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \ctrl|state.s_bge1 (
	.clk(\clk~input_o ),
	.d(\ctrl|state~52_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl|state.s_bge1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl|state.s_bge1 .is_wysiwyg = "true";
defparam \ctrl|state.s_bge1 .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \ctrl|state~50 (
// Equation(s):
// \ctrl|state~50_combout  = (\dp|reg_RI|reg16_out [15] & (\ctrl|state.decoder~q  & !\dp|reg_RI|reg16_out [12]))

	.dataa(\dp|reg_RI|reg16_out [15]),
	.datab(\ctrl|state.decoder~q ),
	.datac(gnd),
	.datad(\dp|reg_RI|reg16_out [12]),
	.cin(gnd),
	.combout(\ctrl|state~50_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|state~50 .lut_mask = 16'h0088;
defparam \ctrl|state~50 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \ctrl|state~79 (
// Equation(s):
// \ctrl|state~79_combout  = (!\dp|reg_RI|reg16_out [13] & (!\dp|reg_RI|reg16_out [14] & (!\dp|reg_RI|reg16_out [11] & \ctrl|state~50_combout )))

	.dataa(\dp|reg_RI|reg16_out [13]),
	.datab(\dp|reg_RI|reg16_out [14]),
	.datac(\dp|reg_RI|reg16_out [11]),
	.datad(\ctrl|state~50_combout ),
	.cin(gnd),
	.combout(\ctrl|state~79_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|state~79 .lut_mask = 16'h0100;
defparam \ctrl|state~79 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \ctrl|state.s_beq1 (
	.clk(\clk~input_o ),
	.d(\ctrl|state~79_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl|state.s_beq1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl|state.s_beq1 .is_wysiwyg = "true";
defparam \ctrl|state.s_beq1 .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \dp|reg_PC|reg10_out[0]~1 (
// Equation(s):
// \dp|reg_PC|reg10_out[0]~1_combout  = (\ctrl|state.init~q  & (!\ctrl|state.s_bge1~q  & !\ctrl|state.s_beq1~q ))

	.dataa(\ctrl|state.init~q ),
	.datab(\ctrl|state.s_bge1~q ),
	.datac(\ctrl|state.s_beq1~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\dp|reg_PC|reg10_out[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \dp|reg_PC|reg10_out[0]~1 .lut_mask = 16'h0202;
defparam \dp|reg_PC|reg10_out[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \dp|reg_PC|reg10_out[0]~2 (
// Equation(s):
// \dp|reg_PC|reg10_out[0]~2_combout  = (!\ctrl|state.decoder~q  & (!\ctrl|state.s_blt1~q  & (!\ctrl|state.fetch~q  & \dp|reg_PC|reg10_out[0]~1_combout )))

	.dataa(\ctrl|state.decoder~q ),
	.datab(\ctrl|state.s_blt1~q ),
	.datac(\ctrl|state.fetch~q ),
	.datad(\dp|reg_PC|reg10_out[0]~1_combout ),
	.cin(gnd),
	.combout(\dp|reg_PC|reg10_out[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \dp|reg_PC|reg10_out[0]~2 .lut_mask = 16'h0100;
defparam \dp|reg_PC|reg10_out[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \dp|reg_PC|reg10_out[0]~3 (
// Equation(s):
// \dp|reg_PC|reg10_out[0]~3_combout  = (\ctrl|ctl_rst_pc~combout ) # ((!\ctrl|state.s_delay~q  & \dp|reg_PC|reg10_out[0]~2_combout ))

	.dataa(\ctrl|state.s_delay~q ),
	.datab(gnd),
	.datac(\dp|reg_PC|reg10_out[0]~2_combout ),
	.datad(\ctrl|ctl_rst_pc~combout ),
	.cin(gnd),
	.combout(\dp|reg_PC|reg10_out[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \dp|reg_PC|reg10_out[0]~3 .lut_mask = 16'hFF50;
defparam \dp|reg_PC|reg10_out[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \dp|reg_PC|reg10_out[1] (
	.clk(\clk~input_o ),
	.d(\dp|reg_PC|reg10_out~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dp|reg_PC|reg10_out[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|reg_PC|reg10_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \dp|reg_PC|reg10_out[1] .is_wysiwyg = "true";
defparam \dp|reg_PC|reg10_out[1] .power_up = "low";
// synopsys translate_on

cycloneiv_ram_block \dp|mp|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\dp|reg_PC|reg10_out [9],\dp|reg_PC|reg10_out [8],\dp|reg_PC|reg10_out [7],\dp|reg_PC|reg10_out [6],\dp|reg_PC|reg10_out [5],\dp|reg_PC|reg10_out [4],\dp|reg_PC|reg10_out [3],\dp|reg_PC|reg10_out [2],\dp|reg_PC|reg10_out [1],\dp|reg_PC|reg10_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dp|mp|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a14 .init_file = "C:\Users\jeffi\Google Drive\01 - UFRN\2019.2\Sist. Digitais\Projeto\VHDL\Memories\men_prog\men_prog.mif";
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "datapath:dp|men_prog:mp|altsyncram:altsyncram_component|altsyncram_3ti1:auto_generated|ALTSYNCRAM";
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "rom";
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 10;
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 1023;
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 1024;
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 16;
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a14 .port_a_write_enable_clock = "none";
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 10;
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M9K";
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a14 .mem_init0 = 1024'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000036DAAEAAA;
// synopsys translate_on

dffeas \dp|reg_RI|reg16_out[14] (
	.clk(\clk~input_o ),
	.d(\dp|mp|altsyncram_component|auto_generated|q_a [14]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|ctl_ld_ri~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|reg_RI|reg16_out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \dp|reg_RI|reg16_out[14] .is_wysiwyg = "true";
defparam \dp|reg_RI|reg16_out[14] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \ctrl|state~78 (
// Equation(s):
// \ctrl|state~78_combout  = (!\dp|reg_RI|reg16_out [13] & (!\dp|reg_RI|reg16_out [14] & (\dp|reg_RI|reg16_out [11] & \ctrl|state~50_combout )))

	.dataa(\dp|reg_RI|reg16_out [13]),
	.datab(\dp|reg_RI|reg16_out [14]),
	.datac(\dp|reg_RI|reg16_out [11]),
	.datad(\ctrl|state~50_combout ),
	.cin(gnd),
	.combout(\ctrl|state~78_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|state~78 .lut_mask = 16'h1000;
defparam \ctrl|state~78 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \ctrl|state.s_blt1 (
	.clk(\clk~input_o ),
	.d(\ctrl|state~78_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl|state.s_blt1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl|state.s_blt1 .is_wysiwyg = "true";
defparam \ctrl|state.s_blt1 .power_up = "low";
// synopsys translate_on

dffeas \ctrl|state.s_blt (
	.clk(\clk~input_o ),
	.d(\ctrl|state.s_blt1~q ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl|state.s_blt~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl|state.s_blt .is_wysiwyg = "true";
defparam \ctrl|state.s_blt .power_up = "low";
// synopsys translate_on

dffeas \ctrl|state.s_bge (
	.clk(\clk~input_o ),
	.d(\ctrl|state.s_bge1~q ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl|state.s_bge~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl|state.s_bge .is_wysiwyg = "true";
defparam \ctrl|state.s_bge .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \ctrl|WideOr9~0 (
// Equation(s):
// \ctrl|WideOr9~0_combout  = (!\ctrl|state.decoder~q  & (!\ctrl|state.s_blt1~q  & (!\ctrl|state.fetch~q  & !\ctrl|state.s_beq1~q )))

	.dataa(\ctrl|state.decoder~q ),
	.datab(\ctrl|state.s_blt1~q ),
	.datac(\ctrl|state.fetch~q ),
	.datad(\ctrl|state.s_beq1~q ),
	.cin(gnd),
	.combout(\ctrl|WideOr9~0_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|WideOr9~0 .lut_mask = 16'h0001;
defparam \ctrl|WideOr9~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \ctrl|WideOr2 (
// Equation(s):
// \ctrl|WideOr2~combout  = (!\ctrl|state.s_bge1~q  & (\ctrl|state.init~q  & (\ctrl|WideOr15~0_combout  & \ctrl|WideOr9~0_combout )))

	.dataa(\ctrl|state.s_bge1~q ),
	.datab(\ctrl|state.init~q ),
	.datac(\ctrl|WideOr15~0_combout ),
	.datad(\ctrl|WideOr9~0_combout ),
	.cin(gnd),
	.combout(\ctrl|WideOr2~combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|WideOr2 .lut_mask = 16'h4000;
defparam \ctrl|WideOr2 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \ctrl|state.s_delay (
	.clk(\clk~input_o ),
	.d(\ctrl|WideOr2~combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl|state.s_delay~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl|state.s_delay .is_wysiwyg = "true";
defparam \ctrl|state.s_delay .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \ctrl|WideOr15~0 (
// Equation(s):
// \ctrl|WideOr15~0_combout  = (!\ctrl|state.s_beq~q  & (!\ctrl|state.s_blt~q  & (!\ctrl|state.s_bge~q  & !\ctrl|state.s_delay~q )))

	.dataa(\ctrl|state.s_beq~q ),
	.datab(\ctrl|state.s_blt~q ),
	.datac(\ctrl|state.s_bge~q ),
	.datad(\ctrl|state.s_delay~q ),
	.cin(gnd),
	.combout(\ctrl|WideOr15~0_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|WideOr15~0 .lut_mask = 16'h0001;
defparam \ctrl|WideOr15~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \ctrl|ctl_rst_pc (
// Equation(s):
// \ctrl|ctl_rst_pc~combout  = (\ctrl|WideOr15~0_combout  & (!\ctrl|state.init~q )) # (!\ctrl|WideOr15~0_combout  & ((\ctrl|ctl_rst_pc~combout )))

	.dataa(gnd),
	.datab(\ctrl|state.init~q ),
	.datac(\ctrl|ctl_rst_pc~combout ),
	.datad(\ctrl|WideOr15~0_combout ),
	.cin(gnd),
	.combout(\ctrl|ctl_rst_pc~combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|ctl_rst_pc .lut_mask = 16'h33F0;
defparam \ctrl|ctl_rst_pc .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \dp|reg_PC|reg10_out~0 (
// Equation(s):
// \dp|reg_PC|reg10_out~0_combout  = (\dp|mux_pc|Mux9~1_combout  & !\ctrl|ctl_rst_pc~combout )

	.dataa(\dp|mux_pc|Mux9~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\ctrl|ctl_rst_pc~combout ),
	.cin(gnd),
	.combout(\dp|reg_PC|reg10_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \dp|reg_PC|reg10_out~0 .lut_mask = 16'h00AA;
defparam \dp|reg_PC|reg10_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \dp|reg_PC|reg10_out[0] (
	.clk(\clk~input_o ),
	.d(\dp|reg_PC|reg10_out~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dp|reg_PC|reg10_out[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|reg_PC|reg10_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \dp|reg_PC|reg10_out[0] .is_wysiwyg = "true";
defparam \dp|reg_PC|reg10_out[0] .power_up = "low";
// synopsys translate_on

cycloneiv_ram_block \dp|mp|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\dp|reg_PC|reg10_out [9],\dp|reg_PC|reg10_out [8],\dp|reg_PC|reg10_out [7],\dp|reg_PC|reg10_out [6],\dp|reg_PC|reg10_out [5],\dp|reg_PC|reg10_out [4],\dp|reg_PC|reg10_out [3],\dp|reg_PC|reg10_out [2],\dp|reg_PC|reg10_out [1],\dp|reg_PC|reg10_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dp|mp|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a12 .init_file = "C:\Users\jeffi\Google Drive\01 - UFRN\2019.2\Sist. Digitais\Projeto\VHDL\Memories\men_prog\men_prog.mif";
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "datapath:dp|men_prog:mp|altsyncram:altsyncram_component|altsyncram_3ti1:auto_generated|ALTSYNCRAM";
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "rom";
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 10;
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 1023;
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 1024;
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 16;
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a12 .port_a_write_enable_clock = "none";
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 10;
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M9K";
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a12 .mem_init0 = 1024'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000249004000;
// synopsys translate_on

dffeas \dp|reg_RI|reg16_out[12] (
	.clk(\clk~input_o ),
	.d(\dp|mp|altsyncram_component|auto_generated|q_a [12]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|ctl_ld_ri~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|reg_RI|reg16_out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \dp|reg_RI|reg16_out[12] .is_wysiwyg = "true";
defparam \dp|reg_RI|reg16_out[12] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \ctrl|state~60 (
// Equation(s):
// \ctrl|state~60_combout  = (\dp|reg_RI|reg16_out [13] & (\dp|reg_RI|reg16_out [14] & (\ctrl|state.decoder~q  & !\dp|reg_RI|reg16_out [15])))

	.dataa(\dp|reg_RI|reg16_out [13]),
	.datab(\dp|reg_RI|reg16_out [14]),
	.datac(\ctrl|state.decoder~q ),
	.datad(\dp|reg_RI|reg16_out [15]),
	.cin(gnd),
	.combout(\ctrl|state~60_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|state~60 .lut_mask = 16'h0080;
defparam \ctrl|state~60 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \ctrl|state~75 (
// Equation(s):
// \ctrl|state~75_combout  = (!\dp|reg_RI|reg16_out [11] & (!\dp|reg_RI|reg16_out [12] & \ctrl|state~60_combout ))

	.dataa(\dp|reg_RI|reg16_out [11]),
	.datab(\dp|reg_RI|reg16_out [12]),
	.datac(gnd),
	.datad(\ctrl|state~60_combout ),
	.cin(gnd),
	.combout(\ctrl|state~75_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|state~75 .lut_mask = 16'h1100;
defparam \ctrl|state~75 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \ctrl|state.s_ld (
	.clk(\clk~input_o ),
	.d(\ctrl|state~75_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl|state.s_ld~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl|state.s_ld .is_wysiwyg = "true";
defparam \ctrl|state.s_ld .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \ctrl|state~62 (
// Equation(s):
// \ctrl|state~62_combout  = (\ctrl|state.decoder~q  & !\dp|reg_RI|reg16_out [15])

	.dataa(\ctrl|state.decoder~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\dp|reg_RI|reg16_out [15]),
	.cin(gnd),
	.combout(\ctrl|state~62_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|state~62 .lut_mask = 16'h00AA;
defparam \ctrl|state~62 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_ram_block \dp|mp|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\dp|reg_PC|reg10_out [9],\dp|reg_PC|reg10_out [8],\dp|reg_PC|reg10_out [7],\dp|reg_PC|reg10_out [6],\dp|reg_PC|reg10_out [5],\dp|reg_PC|reg10_out [4],\dp|reg_PC|reg10_out [3],\dp|reg_PC|reg10_out [2],\dp|reg_PC|reg10_out [1],\dp|reg_PC|reg10_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dp|mp|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a10 .init_file = "C:\Users\jeffi\Google Drive\01 - UFRN\2019.2\Sist. Digitais\Projeto\VHDL\Memories\men_prog\men_prog.mif";
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "datapath:dp|men_prog:mp|altsyncram:altsyncram_component|altsyncram_3ti1:auto_generated|ALTSYNCRAM";
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "rom";
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 10;
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 1023;
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 1024;
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 16;
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a10 .port_a_write_enable_clock = "none";
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 10;
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M9K";
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a10 .mem_init0 = 1024'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000036DAA9540;
// synopsys translate_on

dffeas \dp|reg_RI|reg16_out[10] (
	.clk(\clk~input_o ),
	.d(\dp|mp|altsyncram_component|auto_generated|q_a [10]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|ctl_ld_ri~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|reg_RI|reg16_out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \dp|reg_RI|reg16_out[10] .is_wysiwyg = "true";
defparam \dp|reg_RI|reg16_out[10] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \ctrl|state~81 (
// Equation(s):
// \ctrl|state~81_combout  = (!\dp|reg_RI|reg16_out [13] & (!\dp|reg_RI|reg16_out [14] & (\ctrl|state~62_combout  & !\dp|reg_RI|reg16_out [10])))

	.dataa(\dp|reg_RI|reg16_out [13]),
	.datab(\dp|reg_RI|reg16_out [14]),
	.datac(\ctrl|state~62_combout ),
	.datad(\dp|reg_RI|reg16_out [10]),
	.cin(gnd),
	.combout(\ctrl|state~81_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|state~81 .lut_mask = 16'h0010;
defparam \ctrl|state~81 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \ctrl|state~70 (
// Equation(s):
// \ctrl|state~70_combout  = (\dp|reg_RI|reg16_out [11] & (\ctrl|state~81_combout  & !\dp|reg_RI|reg16_out [12]))

	.dataa(\dp|reg_RI|reg16_out [11]),
	.datab(\ctrl|state~81_combout ),
	.datac(gnd),
	.datad(\dp|reg_RI|reg16_out [12]),
	.cin(gnd),
	.combout(\ctrl|state~70_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|state~70 .lut_mask = 16'h0088;
defparam \ctrl|state~70 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \ctrl|state.s_and (
	.clk(\clk~input_o ),
	.d(\ctrl|state~70_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl|state.s_and~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl|state.s_and .is_wysiwyg = "true";
defparam \ctrl|state.s_and .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \ctrl|state~80 (
// Equation(s):
// \ctrl|state~80_combout  = (!\dp|reg_RI|reg16_out [13] & (!\dp|reg_RI|reg16_out [14] & (\dp|reg_RI|reg16_out [10] & \ctrl|state~62_combout )))

	.dataa(\dp|reg_RI|reg16_out [13]),
	.datab(\dp|reg_RI|reg16_out [14]),
	.datac(\dp|reg_RI|reg16_out [10]),
	.datad(\ctrl|state~62_combout ),
	.cin(gnd),
	.combout(\ctrl|state~80_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|state~80 .lut_mask = 16'h1000;
defparam \ctrl|state~80 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \ctrl|state~71 (
// Equation(s):
// \ctrl|state~71_combout  = (\dp|reg_RI|reg16_out [11] & (\ctrl|state~80_combout  & !\dp|reg_RI|reg16_out [12]))

	.dataa(\dp|reg_RI|reg16_out [11]),
	.datab(\ctrl|state~80_combout ),
	.datac(gnd),
	.datad(\dp|reg_RI|reg16_out [12]),
	.cin(gnd),
	.combout(\ctrl|state~71_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|state~71 .lut_mask = 16'h0088;
defparam \ctrl|state~71 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \ctrl|state.s_or (
	.clk(\clk~input_o ),
	.d(\ctrl|state~71_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl|state.s_or~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl|state.s_or .is_wysiwyg = "true";
defparam \ctrl|state.s_or .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \ctrl|state~72 (
// Equation(s):
// \ctrl|state~72_combout  = (\dp|reg_RI|reg16_out [12] & (\ctrl|state~81_combout  & !\dp|reg_RI|reg16_out [11]))

	.dataa(\dp|reg_RI|reg16_out [12]),
	.datab(\ctrl|state~81_combout ),
	.datac(gnd),
	.datad(\dp|reg_RI|reg16_out [11]),
	.cin(gnd),
	.combout(\ctrl|state~72_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|state~72 .lut_mask = 16'h0088;
defparam \ctrl|state~72 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \ctrl|state.s_xor (
	.clk(\clk~input_o ),
	.d(\ctrl|state~72_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl|state.s_xor~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl|state.s_xor .is_wysiwyg = "true";
defparam \ctrl|state.s_xor .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \ctrl|WideOr31~1 (
// Equation(s):
// \ctrl|WideOr31~1_combout  = (!\ctrl|state.s_and~q  & (!\ctrl|state.s_or~q  & !\ctrl|state.s_xor~q ))

	.dataa(gnd),
	.datab(\ctrl|state.s_and~q ),
	.datac(\ctrl|state.s_or~q ),
	.datad(\ctrl|state.s_xor~q ),
	.cin(gnd),
	.combout(\ctrl|WideOr31~1_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|WideOr31~1 .lut_mask = 16'h0003;
defparam \ctrl|WideOr31~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \ctrl|state~73 (
// Equation(s):
// \ctrl|state~73_combout  = (\ctrl|state~81_combout  & (!\dp|reg_RI|reg16_out [11] & !\dp|reg_RI|reg16_out [12]))

	.dataa(\ctrl|state~81_combout ),
	.datab(gnd),
	.datac(\dp|reg_RI|reg16_out [11]),
	.datad(\dp|reg_RI|reg16_out [12]),
	.cin(gnd),
	.combout(\ctrl|state~73_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|state~73 .lut_mask = 16'h000A;
defparam \ctrl|state~73 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \ctrl|state.s_add (
	.clk(\clk~input_o ),
	.d(\ctrl|state~73_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl|state.s_add~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl|state.s_add .is_wysiwyg = "true";
defparam \ctrl|state.s_add .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \ctrl|state~74 (
// Equation(s):
// \ctrl|state~74_combout  = (\ctrl|state~80_combout  & (!\dp|reg_RI|reg16_out [11] & !\dp|reg_RI|reg16_out [12]))

	.dataa(\ctrl|state~80_combout ),
	.datab(gnd),
	.datac(\dp|reg_RI|reg16_out [11]),
	.datad(\dp|reg_RI|reg16_out [12]),
	.cin(gnd),
	.combout(\ctrl|state~74_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|state~74 .lut_mask = 16'h000A;
defparam \ctrl|state~74 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \ctrl|state.s_sub (
	.clk(\clk~input_o ),
	.d(\ctrl|state~74_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl|state.s_sub~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl|state.s_sub .is_wysiwyg = "true";
defparam \ctrl|state.s_sub .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \ctrl|WideOr31~2 (
// Equation(s):
// \ctrl|WideOr31~2_combout  = (\ctrl|WideOr43~0_combout  & (\ctrl|WideOr31~1_combout  & (!\ctrl|state.s_add~q  & !\ctrl|state.s_sub~q )))

	.dataa(\ctrl|WideOr43~0_combout ),
	.datab(\ctrl|WideOr31~1_combout ),
	.datac(\ctrl|state.s_add~q ),
	.datad(\ctrl|state.s_sub~q ),
	.cin(gnd),
	.combout(\ctrl|WideOr31~2_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|WideOr31~2 .lut_mask = 16'h0008;
defparam \ctrl|WideOr31~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \ctrl|state~64 (
// Equation(s):
// \ctrl|state~64_combout  = (\dp|reg_RI|reg16_out [12] & (\dp|reg_RI|reg16_out [13] & (\ctrl|state~62_combout  & !\dp|reg_RI|reg16_out [14])))

	.dataa(\dp|reg_RI|reg16_out [12]),
	.datab(\dp|reg_RI|reg16_out [13]),
	.datac(\ctrl|state~62_combout ),
	.datad(\dp|reg_RI|reg16_out [14]),
	.cin(gnd),
	.combout(\ctrl|state~64_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|state~64 .lut_mask = 16'h0080;
defparam \ctrl|state~64 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \ctrl|state.s_andi (
	.clk(\clk~input_o ),
	.d(\ctrl|state~64_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl|state.s_andi~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl|state.s_andi .is_wysiwyg = "true";
defparam \ctrl|state.s_andi .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \ctrl|state~65 (
// Equation(s):
// \ctrl|state~65_combout  = (!\dp|reg_RI|reg16_out [12] & (!\dp|reg_RI|reg16_out [13] & (\dp|reg_RI|reg16_out [14] & \ctrl|state~62_combout )))

	.dataa(\dp|reg_RI|reg16_out [12]),
	.datab(\dp|reg_RI|reg16_out [13]),
	.datac(\dp|reg_RI|reg16_out [14]),
	.datad(\ctrl|state~62_combout ),
	.cin(gnd),
	.combout(\ctrl|state~65_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|state~65 .lut_mask = 16'h1000;
defparam \ctrl|state~65 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \ctrl|state.s_ori (
	.clk(\clk~input_o ),
	.d(\ctrl|state~65_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl|state.s_ori~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl|state.s_ori .is_wysiwyg = "true";
defparam \ctrl|state.s_ori .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \ctrl|state~66 (
// Equation(s):
// \ctrl|state~66_combout  = (\dp|reg_RI|reg16_out [14] & (\ctrl|state~51_combout  & (!\dp|reg_RI|reg16_out [13] & !\dp|reg_RI|reg16_out [15])))

	.dataa(\dp|reg_RI|reg16_out [14]),
	.datab(\ctrl|state~51_combout ),
	.datac(\dp|reg_RI|reg16_out [13]),
	.datad(\dp|reg_RI|reg16_out [15]),
	.cin(gnd),
	.combout(\ctrl|state~66_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|state~66 .lut_mask = 16'h0008;
defparam \ctrl|state~66 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \ctrl|state.s_xori (
	.clk(\clk~input_o ),
	.d(\ctrl|state~66_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl|state.s_xori~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl|state.s_xori .is_wysiwyg = "true";
defparam \ctrl|state.s_xori .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \ctrl|WideOr31~0 (
// Equation(s):
// \ctrl|WideOr31~0_combout  = (!\ctrl|state.s_addi~q  & (!\ctrl|state.s_andi~q  & (!\ctrl|state.s_ori~q  & !\ctrl|state.s_xori~q )))

	.dataa(\ctrl|state.s_addi~q ),
	.datab(\ctrl|state.s_andi~q ),
	.datac(\ctrl|state.s_ori~q ),
	.datad(\ctrl|state.s_xori~q ),
	.cin(gnd),
	.combout(\ctrl|WideOr31~0_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|WideOr31~0 .lut_mask = 16'h0001;
defparam \ctrl|WideOr31~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \ctrl|WideOr31 (
// Equation(s):
// \ctrl|WideOr31~combout  = (\ctrl|state.s_st~q ) # ((\ctrl|state.s_ld~q ) # ((!\ctrl|WideOr31~0_combout ) # (!\ctrl|WideOr31~2_combout )))

	.dataa(\ctrl|state.s_st~q ),
	.datab(\ctrl|state.s_ld~q ),
	.datac(\ctrl|WideOr31~2_combout ),
	.datad(\ctrl|WideOr31~0_combout ),
	.cin(gnd),
	.combout(\ctrl|WideOr31~combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|WideOr31 .lut_mask = 16'hEFFF;
defparam \ctrl|WideOr31 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \ctrl|ctl_addr_i0[1] (
// Equation(s):
// \ctrl|ctl_addr_i0 [1] = (\ctrl|WideOr15~0_combout  & (\ctrl|WideOr31~combout )) # (!\ctrl|WideOr15~0_combout  & ((\ctrl|ctl_addr_i0 [1])))

	.dataa(gnd),
	.datab(\ctrl|WideOr31~combout ),
	.datac(\ctrl|ctl_addr_i0 [1]),
	.datad(\ctrl|WideOr15~0_combout ),
	.cin(gnd),
	.combout(\ctrl|ctl_addr_i0 [1]),
	.cout());
// synopsys translate_off
defparam \ctrl|ctl_addr_i0[1] .lut_mask = 16'hCCF0;
defparam \ctrl|ctl_addr_i0[1] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_io_ibuf \data_i1[0]~input (
	.i(data_i1[0]),
	.ibar(gnd),
	.o(\data_i1[0]~input_o ));
// synopsys translate_off
defparam \data_i1[0]~input .bus_hold = "false";
defparam \data_i1[0]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneiv_lcell_comb \ctrl|state~76 (
// Equation(s):
// \ctrl|state~76_combout  = (!\dp|reg_RI|reg16_out [13] & (\dp|reg_RI|reg16_out [14] & \ctrl|state~50_combout ))

	.dataa(\dp|reg_RI|reg16_out [13]),
	.datab(gnd),
	.datac(\dp|reg_RI|reg16_out [14]),
	.datad(\ctrl|state~50_combout ),
	.cin(gnd),
	.combout(\ctrl|state~76_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|state~76 .lut_mask = 16'h5000;
defparam \ctrl|state~76 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \ctrl|state.s_in (
	.clk(\clk~input_o ),
	.d(\ctrl|state~76_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl|state.s_in~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl|state.s_in .is_wysiwyg = "true";
defparam \ctrl|state.s_in .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \ctrl|ctl_ld_i1 (
// Equation(s):
// \ctrl|ctl_ld_i1~combout  = (\ctrl|WideOr15~0_combout  & (\ctrl|state.s_in~q )) # (!\ctrl|WideOr15~0_combout  & ((\ctrl|ctl_ld_i1~combout )))

	.dataa(gnd),
	.datab(\ctrl|state.s_in~q ),
	.datac(\ctrl|ctl_ld_i1~combout ),
	.datad(\ctrl|WideOr15~0_combout ),
	.cin(gnd),
	.combout(\ctrl|ctl_ld_i1~combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|ctl_ld_i1 .lut_mask = 16'hCCF0;
defparam \ctrl|ctl_ld_i1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \dp|reg_i1|reg8_out[0] (
	.clk(!\clk~input_o ),
	.d(\data_i1[0]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|ctl_ld_i1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|reg_i1|reg8_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \dp|reg_i1|reg8_out[0] .is_wysiwyg = "true";
defparam \dp|reg_i1|reg8_out[0] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \ctrl|Selector16~0 (
// Equation(s):
// \ctrl|Selector16~0_combout  = (((\dp|reg_RI|reg16_out [9] & \ctrl|state.s_in~q )) # (!\ctrl|WideOr31~0_combout )) # (!\ctrl|WideOr31~2_combout )

	.dataa(\dp|reg_RI|reg16_out [9]),
	.datab(\ctrl|state.s_in~q ),
	.datac(\ctrl|WideOr31~2_combout ),
	.datad(\ctrl|WideOr31~0_combout ),
	.cin(gnd),
	.combout(\ctrl|Selector16~0_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|Selector16~0 .lut_mask = 16'h8FFF;
defparam \ctrl|Selector16~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \ctrl|ctl_addr_i0[0] (
// Equation(s):
// \ctrl|ctl_addr_i0 [0] = (\ctrl|WideOr15~0_combout  & (\ctrl|Selector16~0_combout )) # (!\ctrl|WideOr15~0_combout  & ((\ctrl|ctl_addr_i0 [0])))

	.dataa(gnd),
	.datab(\ctrl|Selector16~0_combout ),
	.datac(\ctrl|ctl_addr_i0 [0]),
	.datad(\ctrl|WideOr15~0_combout ),
	.cin(gnd),
	.combout(\ctrl|ctl_addr_i0 [0]),
	.cout());
// synopsys translate_off
defparam \ctrl|ctl_addr_i0[0] .lut_mask = 16'hCCF0;
defparam \ctrl|ctl_addr_i0[0] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_io_ibuf \data_i0[0]~input (
	.i(data_i0[0]),
	.ibar(gnd),
	.o(\data_i0[0]~input_o ));
// synopsys translate_off
defparam \data_i0[0]~input .bus_hold = "false";
defparam \data_i0[0]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \dp|reg_i0|reg8_out[0] (
	.clk(!\clk~input_o ),
	.d(\data_i0[0]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|ctl_ld_i1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|reg_i0|reg8_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \dp|reg_i0|reg8_out[0] .is_wysiwyg = "true";
defparam \dp|reg_i0|reg8_out[0] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \dp|mux_i0|Mux7~0 (
// Equation(s):
// \dp|mux_i0|Mux7~0_combout  = (\ctrl|ctl_addr_i0 [1] & (((\ctrl|ctl_addr_i0 [0])))) # (!\ctrl|ctl_addr_i0 [1] & ((\ctrl|ctl_addr_i0 [0] & (\dp|reg_i1|reg8_out [0])) # (!\ctrl|ctl_addr_i0 [0] & ((\dp|reg_i0|reg8_out [0])))))

	.dataa(\ctrl|ctl_addr_i0 [1]),
	.datab(\dp|reg_i1|reg8_out [0]),
	.datac(\ctrl|ctl_addr_i0 [0]),
	.datad(\dp|reg_i0|reg8_out [0]),
	.cin(gnd),
	.combout(\dp|mux_i0|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \dp|mux_i0|Mux7~0 .lut_mask = 16'hE5E0;
defparam \dp|mux_i0|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \ctrl|state~48 (
// Equation(s):
// \ctrl|state~48_combout  = (\dp|reg_RI|reg16_out [11] & \dp|reg_RI|reg16_out [12])

	.dataa(\dp|reg_RI|reg16_out [11]),
	.datab(\dp|reg_RI|reg16_out [12]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\ctrl|state~48_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|state~48 .lut_mask = 16'h8888;
defparam \ctrl|state~48 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \ctrl|state~69 (
// Equation(s):
// \ctrl|state~69_combout  = (\dp|reg_RI|reg16_out [10] & (\ctrl|state~48_combout  & (\ctrl|state~49_combout  & \ctrl|state~62_combout )))

	.dataa(\dp|reg_RI|reg16_out [10]),
	.datab(\ctrl|state~48_combout ),
	.datac(\ctrl|state~49_combout ),
	.datad(\ctrl|state~62_combout ),
	.cin(gnd),
	.combout(\ctrl|state~69_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|state~69 .lut_mask = 16'h8000;
defparam \ctrl|state~69 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \ctrl|state.s_sra (
	.clk(\clk~input_o ),
	.d(\ctrl|state~69_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl|state.s_sra~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl|state.s_sra .is_wysiwyg = "true";
defparam \ctrl|state.s_sra .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \ctrl|WideOr45~0 (
// Equation(s):
// \ctrl|WideOr45~0_combout  = (!\ctrl|state.s_sra~q  & (!\ctrl|state.s_or~q  & !\ctrl|state.s_ori~q ))

	.dataa(gnd),
	.datab(\ctrl|state.s_sra~q ),
	.datac(\ctrl|state.s_or~q ),
	.datad(\ctrl|state.s_ori~q ),
	.cin(gnd),
	.combout(\ctrl|WideOr45~0_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|WideOr45~0 .lut_mask = 16'h0003;
defparam \ctrl|WideOr45~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \ctrl|WideOr45 (
// Equation(s):
// \ctrl|WideOr45~combout  = (\ctrl|state.s_sll~q ) # ((\ctrl|state.s_and~q ) # ((\ctrl|state.s_andi~q ) # (!\ctrl|WideOr45~0_combout )))

	.dataa(\ctrl|state.s_sll~q ),
	.datab(\ctrl|state.s_and~q ),
	.datac(\ctrl|state.s_andi~q ),
	.datad(\ctrl|WideOr45~0_combout ),
	.cin(gnd),
	.combout(\ctrl|WideOr45~combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|WideOr45 .lut_mask = 16'hFEFF;
defparam \ctrl|WideOr45 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \ctrl|ctl_ula_code[1] (
// Equation(s):
// \ctrl|ctl_ula_code [1] = (\ctrl|WideOr15~0_combout  & (\ctrl|WideOr45~combout )) # (!\ctrl|WideOr15~0_combout  & ((\ctrl|ctl_ula_code [1])))

	.dataa(gnd),
	.datab(\ctrl|WideOr45~combout ),
	.datac(\ctrl|ctl_ula_code [1]),
	.datad(\ctrl|WideOr15~0_combout ),
	.cin(gnd),
	.combout(\ctrl|ctl_ula_code [1]),
	.cout());
// synopsys translate_off
defparam \ctrl|ctl_ula_code[1] .lut_mask = 16'hCCF0;
defparam \ctrl|ctl_ula_code[1] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \dp|ula_cmp|mux_comp|Mux8~2 (
// Equation(s):
// \dp|ula_cmp|mux_comp|Mux8~2_combout  = (\dp|ula_cmp|sub_comp|Add0~5_combout  & !\ctrl|ctl_ula_code [1])

	.dataa(\dp|ula_cmp|sub_comp|Add0~5_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\ctrl|ctl_ula_code [1]),
	.cin(gnd),
	.combout(\dp|ula_cmp|mux_comp|Mux8~2_combout ),
	.cout());
// synopsys translate_off
defparam \dp|ula_cmp|mux_comp|Mux8~2 .lut_mask = 16'h00AA;
defparam \dp|ula_cmp|mux_comp|Mux8~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \ctrl|state~61 (
// Equation(s):
// \ctrl|state~61_combout  = (\dp|reg_RI|reg16_out [11] & (\ctrl|state~60_combout  & !\dp|reg_RI|reg16_out [12]))

	.dataa(\dp|reg_RI|reg16_out [11]),
	.datab(\ctrl|state~60_combout ),
	.datac(gnd),
	.datad(\dp|reg_RI|reg16_out [12]),
	.cin(gnd),
	.combout(\ctrl|state~61_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|state~61 .lut_mask = 16'h0088;
defparam \ctrl|state~61 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \ctrl|state.s_st (
	.clk(\clk~input_o ),
	.d(\ctrl|state~61_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl|state.s_st~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl|state.s_st .is_wysiwyg = "true";
defparam \ctrl|state.s_st .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \ctrl|state~77 (
// Equation(s):
// \ctrl|state~77_combout  = (\dp|reg_RI|reg16_out [12] & (\ctrl|state~60_combout  & !\dp|reg_RI|reg16_out [11]))

	.dataa(\dp|reg_RI|reg16_out [12]),
	.datab(\ctrl|state~60_combout ),
	.datac(gnd),
	.datad(\dp|reg_RI|reg16_out [11]),
	.cin(gnd),
	.combout(\ctrl|state~77_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|state~77 .lut_mask = 16'h0088;
defparam \ctrl|state~77 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \ctrl|state.s_nop (
	.clk(\clk~input_o ),
	.d(\ctrl|state~77_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl|state.s_nop~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl|state.s_nop .is_wysiwyg = "true";
defparam \ctrl|state.s_nop .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \ctrl|Selector46~0 (
// Equation(s):
// \ctrl|Selector46~0_combout  = (!\ctrl|state.s_call~q  & (!\ctrl|state.s_st~q  & (!\ctrl|state.s_ld~q  & !\ctrl|state.s_nop~q )))

	.dataa(\ctrl|state.s_call~q ),
	.datab(\ctrl|state.s_st~q ),
	.datac(\ctrl|state.s_ld~q ),
	.datad(\ctrl|state.s_nop~q ),
	.cin(gnd),
	.combout(\ctrl|Selector46~0_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|Selector46~0 .lut_mask = 16'h0001;
defparam \ctrl|Selector46~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \ctrl|state~57 (
// Equation(s):
// \ctrl|state~57_combout  = (!\dp|reg_RI|reg16_out [11] & (\dp|reg_RI|reg16_out [13] & (\dp|reg_RI|reg16_out [14] & \ctrl|state~50_combout )))

	.dataa(\dp|reg_RI|reg16_out [11]),
	.datab(\dp|reg_RI|reg16_out [13]),
	.datac(\dp|reg_RI|reg16_out [14]),
	.datad(\ctrl|state~50_combout ),
	.cin(gnd),
	.combout(\ctrl|state~57_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|state~57 .lut_mask = 16'h4000;
defparam \ctrl|state~57 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \ctrl|state.s_brc (
	.clk(\clk~input_o ),
	.d(\ctrl|state~57_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl|state.s_brc~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl|state.s_brc .is_wysiwyg = "true";
defparam \ctrl|state.s_brc .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \ctrl|state~54 (
// Equation(s):
// \ctrl|state~54_combout  = (\dp|reg_RI|reg16_out [13] & (\dp|reg_RI|reg16_out [14] & (\dp|reg_RI|reg16_out [15] & \ctrl|state.decoder~q )))

	.dataa(\dp|reg_RI|reg16_out [13]),
	.datab(\dp|reg_RI|reg16_out [14]),
	.datac(\dp|reg_RI|reg16_out [15]),
	.datad(\ctrl|state.decoder~q ),
	.cin(gnd),
	.combout(\ctrl|state~54_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|state~54 .lut_mask = 16'h8000;
defparam \ctrl|state~54 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \ctrl|state~55 (
// Equation(s):
// \ctrl|state~55_combout  = (\dp|reg_RI|reg16_out [12] & (\ctrl|state~54_combout  & !\dp|reg_RI|reg16_out [11]))

	.dataa(\dp|reg_RI|reg16_out [12]),
	.datab(\ctrl|state~54_combout ),
	.datac(gnd),
	.datad(\dp|reg_RI|reg16_out [11]),
	.cin(gnd),
	.combout(\ctrl|state~55_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|state~55 .lut_mask = 16'h0088;
defparam \ctrl|state~55 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \ctrl|state.s_brs (
	.clk(\clk~input_o ),
	.d(\ctrl|state~55_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl|state.s_brs~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl|state.s_brs .is_wysiwyg = "true";
defparam \ctrl|state.s_brs .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \ctrl|state~59 (
// Equation(s):
// \ctrl|state~59_combout  = (\dp|reg_RI|reg16_out [14] & (\dp|reg_RI|reg16_out [15] & (\ctrl|state~51_combout  & !\dp|reg_RI|reg16_out [13])))

	.dataa(\dp|reg_RI|reg16_out [14]),
	.datab(\dp|reg_RI|reg16_out [15]),
	.datac(\ctrl|state~51_combout ),
	.datad(\dp|reg_RI|reg16_out [13]),
	.cin(gnd),
	.combout(\ctrl|state~59_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|state~59 .lut_mask = 16'h0080;
defparam \ctrl|state~59 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \ctrl|state.s_out (
	.clk(\clk~input_o ),
	.d(\ctrl|state~59_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl|state.s_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl|state.s_out .is_wysiwyg = "true";
defparam \ctrl|state.s_out .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \ctrl|Selector46~1 (
// Equation(s):
// \ctrl|Selector46~1_combout  = (!\ctrl|state.s_ret~q  & (!\ctrl|state.s_brc~q  & (!\ctrl|state.s_brs~q  & !\ctrl|state.s_out~q )))

	.dataa(\ctrl|state.s_ret~q ),
	.datab(\ctrl|state.s_brc~q ),
	.datac(\ctrl|state.s_brs~q ),
	.datad(\ctrl|state.s_out~q ),
	.cin(gnd),
	.combout(\ctrl|Selector46~1_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|Selector46~1 .lut_mask = 16'h0001;
defparam \ctrl|Selector46~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \ctrl|state~56 (
// Equation(s):
// \ctrl|state~56_combout  = (\dp|reg_RI|reg16_out [11] & (\dp|reg_RI|reg16_out [13] & (\dp|reg_RI|reg16_out [14] & \ctrl|state~50_combout )))

	.dataa(\dp|reg_RI|reg16_out [11]),
	.datab(\dp|reg_RI|reg16_out [13]),
	.datac(\dp|reg_RI|reg16_out [14]),
	.datad(\ctrl|state~50_combout ),
	.cin(gnd),
	.combout(\ctrl|state~56_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|state~56 .lut_mask = 16'h8000;
defparam \ctrl|state~56 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \ctrl|state.s_bro (
	.clk(\clk~input_o ),
	.d(\ctrl|state~56_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl|state.s_bro~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl|state.s_bro .is_wysiwyg = "true";
defparam \ctrl|state.s_bro .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \ctrl|Selector46~2 (
// Equation(s):
// \ctrl|Selector46~2_combout  = (\dp|reg_PC|reg10_out[0]~2_combout  & (\ctrl|Selector46~0_combout  & (\ctrl|Selector46~1_combout  & !\ctrl|state.s_bro~q )))

	.dataa(\dp|reg_PC|reg10_out[0]~2_combout ),
	.datab(\ctrl|Selector46~0_combout ),
	.datac(\ctrl|Selector46~1_combout ),
	.datad(\ctrl|state.s_bro~q ),
	.cin(gnd),
	.combout(\ctrl|Selector46~2_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|Selector46~2 .lut_mask = 16'h0080;
defparam \ctrl|Selector46~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \ctrl|Selector45~1 (
// Equation(s):
// \ctrl|Selector45~1_combout  = (\dp|reg_RI|reg16_out [11] & (!\dp|reg_RI|reg16_out [10] & ((\ctrl|state.s_in~q ) # (!\ctrl|WideOr31~0_combout ))))

	.dataa(\dp|reg_RI|reg16_out [11]),
	.datab(\ctrl|state.s_in~q ),
	.datac(\ctrl|WideOr31~0_combout ),
	.datad(\dp|reg_RI|reg16_out [10]),
	.cin(gnd),
	.combout(\ctrl|Selector45~1_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|Selector45~1 .lut_mask = 16'h008A;
defparam \ctrl|Selector45~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_ram_block \dp|mp|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\dp|reg_PC|reg10_out [9],\dp|reg_PC|reg10_out [8],\dp|reg_PC|reg10_out [7],\dp|reg_PC|reg10_out [6],\dp|reg_PC|reg10_out [5],\dp|reg_PC|reg10_out [4],\dp|reg_PC|reg10_out [3],\dp|reg_PC|reg10_out [2],\dp|reg_PC|reg10_out [1],\dp|reg_PC|reg10_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dp|mp|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a8 .init_file = "C:\Users\jeffi\Google Drive\01 - UFRN\2019.2\Sist. Digitais\Projeto\VHDL\Memories\men_prog\men_prog.mif";
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "datapath:dp|men_prog:mp|altsyncram:altsyncram_component|altsyncram_3ti1:auto_generated|ALTSYNCRAM";
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "rom";
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 10;
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 1023;
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 1024;
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 16;
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a8 .port_a_write_enable_clock = "none";
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 10;
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M9K";
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a8 .mem_init0 = 1024'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000542AAA;
// synopsys translate_on

dffeas \dp|reg_RI|reg16_out[8] (
	.clk(\clk~input_o ),
	.d(\dp|mp|altsyncram_component|auto_generated|q_a [8]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|ctl_ld_ri~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|reg_RI|reg16_out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \dp|reg_RI|reg16_out[8] .is_wysiwyg = "true";
defparam \dp|reg_RI|reg16_out[8] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \ctrl|Selector45~2 (
// Equation(s):
// \ctrl|Selector45~2_combout  = (\dp|reg_RI|reg16_out [9] & (\ctrl|WideOr31~0_combout  & (!\dp|reg_RI|reg16_out [8] & !\ctrl|state.s_in~q )))

	.dataa(\dp|reg_RI|reg16_out [9]),
	.datab(\ctrl|WideOr31~0_combout ),
	.datac(\dp|reg_RI|reg16_out [8]),
	.datad(\ctrl|state.s_in~q ),
	.cin(gnd),
	.combout(\ctrl|Selector45~2_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|Selector45~2 .lut_mask = 16'h0008;
defparam \ctrl|Selector45~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \ctrl|Selector45~3 (
// Equation(s):
// \ctrl|Selector45~3_combout  = (\ctrl|Selector45~0_combout ) # ((\ctrl|Selector46~2_combout  & ((\ctrl|Selector45~1_combout ) # (\ctrl|Selector45~2_combout ))))

	.dataa(\ctrl|Selector45~0_combout ),
	.datab(\ctrl|Selector46~2_combout ),
	.datac(\ctrl|Selector45~1_combout ),
	.datad(\ctrl|Selector45~2_combout ),
	.cin(gnd),
	.combout(\ctrl|Selector45~3_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|Selector45~3 .lut_mask = 16'hEEEA;
defparam \ctrl|Selector45~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \ctrl|ctl_ld_r2 (
// Equation(s):
// \ctrl|ctl_ld_r2~combout  = (\ctrl|WideOr15~0_combout  & (\ctrl|Selector45~3_combout )) # (!\ctrl|WideOr15~0_combout  & ((\ctrl|ctl_ld_r2~combout )))

	.dataa(gnd),
	.datab(\ctrl|Selector45~3_combout ),
	.datac(\ctrl|ctl_ld_r2~combout ),
	.datad(\ctrl|WideOr15~0_combout ),
	.cin(gnd),
	.combout(\ctrl|ctl_ld_r2~combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|ctl_ld_r2 .lut_mask = 16'hCCF0;
defparam \ctrl|ctl_ld_r2 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \dp|reg_r2|reg8_out[0] (
	.clk(\clk~input_o ),
	.d(\dp|mux_i0|Mux7~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|ctl_ld_r2~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|reg_r2|reg8_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \dp|reg_r2|reg8_out[0] .is_wysiwyg = "true";
defparam \dp|reg_r2|reg8_out[0] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \ctrl|ctl_addr_o2 (
// Equation(s):
// \ctrl|ctl_addr_o2~combout  = (\ctrl|WideOr15~0_combout  & (!\ctrl|WideOr31~0_combout )) # (!\ctrl|WideOr15~0_combout  & ((\ctrl|ctl_addr_o2~combout )))

	.dataa(gnd),
	.datab(\ctrl|WideOr31~0_combout ),
	.datac(\ctrl|ctl_addr_o2~combout ),
	.datad(\ctrl|WideOr15~0_combout ),
	.cin(gnd),
	.combout(\ctrl|ctl_addr_o2~combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|ctl_addr_o2 .lut_mask = 16'h33F0;
defparam \ctrl|ctl_addr_o2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \dp|mux_o2|mux_out[6]~0 (
// Equation(s):
// \dp|mux_o2|mux_out[6]~0_combout  = (\ctrl|ctl_addr_o1 [1] & !\ctrl|ctl_addr_o2~combout )

	.dataa(\ctrl|ctl_addr_o1 [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(\ctrl|ctl_addr_o2~combout ),
	.cin(gnd),
	.combout(\dp|mux_o2|mux_out[6]~0_combout ),
	.cout());
// synopsys translate_off
defparam \dp|mux_o2|mux_out[6]~0 .lut_mask = 16'h00AA;
defparam \dp|mux_o2|mux_out[6]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_ram_block \dp|mp|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\dp|reg_PC|reg10_out [9],\dp|reg_PC|reg10_out [8],\dp|reg_PC|reg10_out [7],\dp|reg_PC|reg10_out [6],\dp|reg_PC|reg10_out [5],\dp|reg_PC|reg10_out [4],\dp|reg_PC|reg10_out [3],\dp|reg_PC|reg10_out [2],\dp|reg_PC|reg10_out [1],\dp|reg_PC|reg10_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dp|mp|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a0 .init_file = "C:\Users\jeffi\Google Drive\01 - UFRN\2019.2\Sist. Digitais\Projeto\VHDL\Memories\men_prog\men_prog.mif";
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "datapath:dp|men_prog:mp|altsyncram:altsyncram_component|altsyncram_3ti1:auto_generated|ALTSYNCRAM";
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 10;
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 1023;
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 1024;
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 16;
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 10;
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 1024'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000596181DC8;
// synopsys translate_on

dffeas \dp|reg_RI|reg16_out[0] (
	.clk(\clk~input_o ),
	.d(\dp|mp|altsyncram_component|auto_generated|q_a [0]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|ctl_ld_ri~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|reg_RI|reg16_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \dp|reg_RI|reg16_out[0] .is_wysiwyg = "true";
defparam \dp|reg_RI|reg16_out[0] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \ctrl|WideOr39 (
// Equation(s):
// \ctrl|WideOr39~combout  = (\ctrl|state.s_blt1~q ) # ((\ctrl|state.s_beq1~q ) # ((\ctrl|state.s_bge1~q ) # (\ctrl|state.s_ld~q )))

	.dataa(\ctrl|state.s_blt1~q ),
	.datab(\ctrl|state.s_beq1~q ),
	.datac(\ctrl|state.s_bge1~q ),
	.datad(\ctrl|state.s_ld~q ),
	.cin(gnd),
	.combout(\ctrl|WideOr39~combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|WideOr39 .lut_mask = 16'hFFFE;
defparam \ctrl|WideOr39 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_ram_block \dp|mp|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\dp|reg_PC|reg10_out [9],\dp|reg_PC|reg10_out [8],\dp|reg_PC|reg10_out [7],\dp|reg_PC|reg10_out [6],\dp|reg_PC|reg10_out [5],\dp|reg_PC|reg10_out [4],\dp|reg_PC|reg10_out [3],\dp|reg_PC|reg10_out [2],\dp|reg_PC|reg10_out [1],\dp|reg_PC|reg10_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dp|mp|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a4 .init_file = "C:\Users\jeffi\Google Drive\01 - UFRN\2019.2\Sist. Digitais\Projeto\VHDL\Memories\men_prog\men_prog.mif";
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "datapath:dp|men_prog:mp|altsyncram:altsyncram_component|altsyncram_3ti1:auto_generated|ALTSYNCRAM";
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "rom";
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 10;
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 1023;
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 1024;
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 16;
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a4 .port_a_write_enable_clock = "none";
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 10;
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M9K";
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = 1024'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000;
// synopsys translate_on

dffeas \dp|reg_RI|reg16_out[4] (
	.clk(\clk~input_o ),
	.d(\dp|mp|altsyncram_component|auto_generated|q_a [4]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|ctl_ld_ri~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|reg_RI|reg16_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \dp|reg_RI|reg16_out[4] .is_wysiwyg = "true";
defparam \dp|reg_RI|reg16_out[4] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \ctrl|Selector29~0 (
// Equation(s):
// \ctrl|Selector29~0_combout  = (\ctrl|WideOr39~combout  & (\dp|reg_RI|reg16_out [7])) # (!\ctrl|WideOr39~combout  & (((\dp|reg_RI|reg16_out [4] & !\ctrl|WideOr31~2_combout ))))

	.dataa(\dp|reg_RI|reg16_out [7]),
	.datab(\ctrl|WideOr39~combout ),
	.datac(\dp|reg_RI|reg16_out [4]),
	.datad(\ctrl|WideOr31~2_combout ),
	.cin(gnd),
	.combout(\ctrl|Selector29~0_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|Selector29~0 .lut_mask = 16'h88B8;
defparam \ctrl|Selector29~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \ctrl|Selector29~1 (
// Equation(s):
// \ctrl|Selector29~1_combout  = (\ctrl|state.s_st~q  & (\dp|reg_RI|reg16_out [9])) # (!\ctrl|state.s_st~q  & ((\ctrl|Selector29~0_combout )))

	.dataa(\dp|reg_RI|reg16_out [9]),
	.datab(\ctrl|Selector29~0_combout ),
	.datac(gnd),
	.datad(\ctrl|state.s_st~q ),
	.cin(gnd),
	.combout(\ctrl|Selector29~1_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|Selector29~1 .lut_mask = 16'hAACC;
defparam \ctrl|Selector29~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \ctrl|ctl_addr_o1[0] (
// Equation(s):
// \ctrl|ctl_addr_o1 [0] = (\ctrl|WideOr15~0_combout  & (\ctrl|Selector29~1_combout )) # (!\ctrl|WideOr15~0_combout  & ((\ctrl|ctl_addr_o1 [0])))

	.dataa(gnd),
	.datab(\ctrl|Selector29~1_combout ),
	.datac(\ctrl|ctl_addr_o1 [0]),
	.datad(\ctrl|WideOr15~0_combout ),
	.cin(gnd),
	.combout(\ctrl|ctl_addr_o1 [0]),
	.cout());
// synopsys translate_off
defparam \ctrl|ctl_addr_o1[0] .lut_mask = 16'hCCF0;
defparam \ctrl|ctl_addr_o1[0] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_ram_block \dp|mp|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\dp|reg_PC|reg10_out [9],\dp|reg_PC|reg10_out [8],\dp|reg_PC|reg10_out [7],\dp|reg_PC|reg10_out [6],\dp|reg_PC|reg10_out [5],\dp|reg_PC|reg10_out [4],\dp|reg_PC|reg10_out [3],\dp|reg_PC|reg10_out [2],\dp|reg_PC|reg10_out [1],\dp|reg_PC|reg10_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dp|mp|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a5 .init_file = "C:\Users\jeffi\Google Drive\01 - UFRN\2019.2\Sist. Digitais\Projeto\VHDL\Memories\men_prog\men_prog.mif";
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "datapath:dp|men_prog:mp|altsyncram:altsyncram_component|altsyncram_3ti1:auto_generated|ALTSYNCRAM";
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "rom";
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 10;
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 1023;
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 1024;
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 16;
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a5 .port_a_write_enable_clock = "none";
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 10;
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M9K";
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a5 .mem_init0 = 1024'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000;
// synopsys translate_on

dffeas \dp|reg_RI|reg16_out[5] (
	.clk(\clk~input_o ),
	.d(\dp|mp|altsyncram_component|auto_generated|q_a [5]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|ctl_ld_ri~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|reg_RI|reg16_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \dp|reg_RI|reg16_out[5] .is_wysiwyg = "true";
defparam \dp|reg_RI|reg16_out[5] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \ctrl|Selector21~0 (
// Equation(s):
// \ctrl|Selector21~0_combout  = (\ctrl|WideOr39~combout  & (\dp|reg_RI|reg16_out [8])) # (!\ctrl|WideOr39~combout  & (((\dp|reg_RI|reg16_out [5] & !\ctrl|WideOr31~2_combout ))))

	.dataa(\dp|reg_RI|reg16_out [8]),
	.datab(\ctrl|WideOr39~combout ),
	.datac(\dp|reg_RI|reg16_out [5]),
	.datad(\ctrl|WideOr31~2_combout ),
	.cin(gnd),
	.combout(\ctrl|Selector21~0_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|Selector21~0 .lut_mask = 16'h88B8;
defparam \ctrl|Selector21~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \ctrl|Selector21~1 (
// Equation(s):
// \ctrl|Selector21~1_combout  = (\ctrl|state.s_st~q  & (\dp|reg_RI|reg16_out [10])) # (!\ctrl|state.s_st~q  & ((\ctrl|Selector21~0_combout )))

	.dataa(\dp|reg_RI|reg16_out [10]),
	.datab(\ctrl|Selector21~0_combout ),
	.datac(gnd),
	.datad(\ctrl|state.s_st~q ),
	.cin(gnd),
	.combout(\ctrl|Selector21~1_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|Selector21~1 .lut_mask = 16'hAACC;
defparam \ctrl|Selector21~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \ctrl|ctl_addr_o1[1] (
// Equation(s):
// \ctrl|ctl_addr_o1 [1] = (\ctrl|WideOr15~0_combout  & (\ctrl|Selector21~1_combout )) # (!\ctrl|WideOr15~0_combout  & ((\ctrl|ctl_addr_o1 [1])))

	.dataa(gnd),
	.datab(\ctrl|Selector21~1_combout ),
	.datac(\ctrl|ctl_addr_o1 [1]),
	.datad(\ctrl|WideOr15~0_combout ),
	.cin(gnd),
	.combout(\ctrl|ctl_addr_o1 [1]),
	.cout());
// synopsys translate_off
defparam \ctrl|ctl_addr_o1[1] .lut_mask = 16'hCCF0;
defparam \ctrl|ctl_addr_o1[1] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \dp|mux_o2|mux_out[6]~1 (
// Equation(s):
// \dp|mux_o2|mux_out[6]~1_combout  = (\ctrl|ctl_addr_o2~combout ) # ((\ctrl|ctl_addr_o1 [0] & !\ctrl|ctl_addr_o1 [1]))

	.dataa(\ctrl|ctl_addr_o2~combout ),
	.datab(\ctrl|ctl_addr_o1 [0]),
	.datac(gnd),
	.datad(\ctrl|ctl_addr_o1 [1]),
	.cin(gnd),
	.combout(\dp|mux_o2|mux_out[6]~1_combout ),
	.cout());
// synopsys translate_off
defparam \dp|mux_o2|mux_out[6]~1 .lut_mask = 16'hAAEE;
defparam \dp|mux_o2|mux_out[6]~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \dp|mux_o2|mux_out[6]~2 (
// Equation(s):
// \dp|mux_o2|mux_out[6]~2_combout  = (!\ctrl|ctl_addr_o2~combout  & ((\ctrl|ctl_addr_o1 [0]) # (!\ctrl|ctl_addr_o1 [1])))

	.dataa(\ctrl|ctl_addr_o1 [0]),
	.datab(gnd),
	.datac(\ctrl|ctl_addr_o1 [1]),
	.datad(\ctrl|ctl_addr_o2~combout ),
	.cin(gnd),
	.combout(\dp|mux_o2|mux_out[6]~2_combout ),
	.cout());
// synopsys translate_off
defparam \dp|mux_o2|mux_out[6]~2 .lut_mask = 16'h00AF;
defparam \dp|mux_o2|mux_out[6]~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \dp|mux_o2|mux_out[0]~10 (
// Equation(s):
// \dp|mux_o2|mux_out[0]~10_combout  = (\dp|mux_o2|mux_out[6]~1_combout  & ((\dp|mux_o2|mux_out[6]~2_combout  & (\dp|reg_r1|reg8_out [0])) # (!\dp|mux_o2|mux_out[6]~2_combout  & ((\dp|reg_RI|reg16_out [0]))))) # (!\dp|mux_o2|mux_out[6]~1_combout  & 
// (((!\dp|mux_o2|mux_out[6]~2_combout ))))

	.dataa(\dp|reg_r1|reg8_out [0]),
	.datab(\dp|reg_RI|reg16_out [0]),
	.datac(\dp|mux_o2|mux_out[6]~1_combout ),
	.datad(\dp|mux_o2|mux_out[6]~2_combout ),
	.cin(gnd),
	.combout(\dp|mux_o2|mux_out[0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \dp|mux_o2|mux_out[0]~10 .lut_mask = 16'hA0CF;
defparam \dp|mux_o2|mux_out[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \dp|mux_o2|mux_out[0] (
// Equation(s):
// \dp|mux_o2|mux_out [0] = (\dp|mux_o2|mux_out[6]~0_combout  & ((\dp|mux_o2|mux_out[0]~10_combout  & ((\dp|reg_r2|reg8_out [0]))) # (!\dp|mux_o2|mux_out[0]~10_combout  & (\dp|reg_r3|reg8_out [0])))) # (!\dp|mux_o2|mux_out[6]~0_combout  & 
// (((\dp|mux_o2|mux_out[0]~10_combout ))))

	.dataa(\dp|reg_r3|reg8_out [0]),
	.datab(\dp|reg_r2|reg8_out [0]),
	.datac(\dp|mux_o2|mux_out[6]~0_combout ),
	.datad(\dp|mux_o2|mux_out[0]~10_combout ),
	.cin(gnd),
	.combout(\dp|mux_o2|mux_out [0]),
	.cout());
// synopsys translate_off
defparam \dp|mux_o2|mux_out[0] .lut_mask = 16'hCFA0;
defparam \dp|mux_o2|mux_out[0] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \ctrl|state~67 (
// Equation(s):
// \ctrl|state~67_combout  = (\dp|reg_RI|reg16_out [12] & (\ctrl|state~80_combout  & !\dp|reg_RI|reg16_out [11]))

	.dataa(\dp|reg_RI|reg16_out [12]),
	.datab(\ctrl|state~80_combout ),
	.datac(gnd),
	.datad(\dp|reg_RI|reg16_out [11]),
	.cin(gnd),
	.combout(\ctrl|state~67_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|state~67 .lut_mask = 16'h0088;
defparam \ctrl|state~67 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \ctrl|state.s_srl (
	.clk(\clk~input_o ),
	.d(\ctrl|state~67_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl|state.s_srl~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl|state.s_srl .is_wysiwyg = "true";
defparam \ctrl|state.s_srl .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \ctrl|WideOr47 (
// Equation(s):
// \ctrl|WideOr47~combout  = (\ctrl|state.s_sub~q ) # ((\ctrl|state.s_srl~q ) # (!\ctrl|WideOr45~0_combout ))

	.dataa(\ctrl|state.s_sub~q ),
	.datab(\ctrl|state.s_srl~q ),
	.datac(gnd),
	.datad(\ctrl|WideOr45~0_combout ),
	.cin(gnd),
	.combout(\ctrl|WideOr47~combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|WideOr47 .lut_mask = 16'hEEFF;
defparam \ctrl|WideOr47 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \ctrl|ctl_ula_code[0] (
// Equation(s):
// \ctrl|ctl_ula_code [0] = (\ctrl|WideOr15~0_combout  & (\ctrl|WideOr47~combout )) # (!\ctrl|WideOr15~0_combout  & ((\ctrl|ctl_ula_code [0])))

	.dataa(gnd),
	.datab(\ctrl|WideOr47~combout ),
	.datac(\ctrl|ctl_ula_code [0]),
	.datad(\ctrl|WideOr15~0_combout ),
	.cin(gnd),
	.combout(\ctrl|ctl_ula_code [0]),
	.cout());
// synopsys translate_off
defparam \ctrl|ctl_ula_code[0] .lut_mask = 16'hCCF0;
defparam \ctrl|ctl_ula_code[0] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \dp|ula_cmp|mux_comp|Mux8~3 (
// Equation(s):
// \dp|ula_cmp|mux_comp|Mux8~3_combout  = (\ctrl|ctl_ula_code [1] & ((\dp|mux_o0|Mux7~1_combout  & ((\dp|mux_o2|mux_out [0]) # (\ctrl|ctl_ula_code [0]))) # (!\dp|mux_o0|Mux7~1_combout  & (\dp|mux_o2|mux_out [0] & \ctrl|ctl_ula_code [0]))))

	.dataa(\ctrl|ctl_ula_code [1]),
	.datab(\dp|mux_o0|Mux7~1_combout ),
	.datac(\dp|mux_o2|mux_out [0]),
	.datad(\ctrl|ctl_ula_code [0]),
	.cin(gnd),
	.combout(\dp|ula_cmp|mux_comp|Mux8~3_combout ),
	.cout());
// synopsys translate_off
defparam \dp|ula_cmp|mux_comp|Mux8~3 .lut_mask = 16'hA880;
defparam \dp|ula_cmp|mux_comp|Mux8~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \ctrl|state~68 (
// Equation(s):
// \ctrl|state~68_combout  = (\ctrl|state~48_combout  & (\ctrl|state~49_combout  & (\ctrl|state~62_combout  & !\dp|reg_RI|reg16_out [10])))

	.dataa(\ctrl|state~48_combout ),
	.datab(\ctrl|state~49_combout ),
	.datac(\ctrl|state~62_combout ),
	.datad(\dp|reg_RI|reg16_out [10]),
	.cin(gnd),
	.combout(\ctrl|state~68_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|state~68 .lut_mask = 16'h0080;
defparam \ctrl|state~68 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \ctrl|state.s_sll (
	.clk(\clk~input_o ),
	.d(\ctrl|state~68_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl|state.s_sll~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl|state.s_sll .is_wysiwyg = "true";
defparam \ctrl|state.s_sll .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \ctrl|WideOr43~0 (
// Equation(s):
// \ctrl|WideOr43~0_combout  = (!\ctrl|state.s_srl~q  & (!\ctrl|state.s_sll~q  & !\ctrl|state.s_sra~q ))

	.dataa(gnd),
	.datab(\ctrl|state.s_srl~q ),
	.datac(\ctrl|state.s_sll~q ),
	.datad(\ctrl|state.s_sra~q ),
	.cin(gnd),
	.combout(\ctrl|WideOr43~0_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|WideOr43~0 .lut_mask = 16'h0003;
defparam \ctrl|WideOr43~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \ctrl|WideOr43 (
// Equation(s):
// \ctrl|WideOr43~combout  = (\ctrl|state.s_xor~q ) # ((\ctrl|state.s_xori~q ) # (!\ctrl|WideOr43~0_combout ))

	.dataa(\ctrl|state.s_xor~q ),
	.datab(\ctrl|state.s_xori~q ),
	.datac(gnd),
	.datad(\ctrl|WideOr43~0_combout ),
	.cin(gnd),
	.combout(\ctrl|WideOr43~combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|WideOr43 .lut_mask = 16'hEEFF;
defparam \ctrl|WideOr43 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \ctrl|ctl_ula_code[2] (
// Equation(s):
// \ctrl|ctl_ula_code [2] = (\ctrl|WideOr15~0_combout  & (\ctrl|WideOr43~combout )) # (!\ctrl|WideOr15~0_combout  & ((\ctrl|ctl_ula_code [2])))

	.dataa(gnd),
	.datab(\ctrl|WideOr43~combout ),
	.datac(\ctrl|ctl_ula_code [2]),
	.datad(\ctrl|WideOr15~0_combout ),
	.cin(gnd),
	.combout(\ctrl|ctl_ula_code [2]),
	.cout());
// synopsys translate_off
defparam \ctrl|ctl_ula_code[2] .lut_mask = 16'hCCF0;
defparam \ctrl|ctl_ula_code[2] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \dp|ula_cmp|mux_comp|Mux8~4 (
// Equation(s):
// \dp|ula_cmp|mux_comp|Mux8~4_combout  = (\ctrl|ctl_ula_code [2] & (\dp|ula_cmp|mux_comp|Mux8~1_combout )) # (!\ctrl|ctl_ula_code [2] & (((\dp|ula_cmp|mux_comp|Mux8~2_combout ) # (\dp|ula_cmp|mux_comp|Mux8~3_combout ))))

	.dataa(\dp|ula_cmp|mux_comp|Mux8~1_combout ),
	.datab(\dp|ula_cmp|mux_comp|Mux8~2_combout ),
	.datac(\dp|ula_cmp|mux_comp|Mux8~3_combout ),
	.datad(\ctrl|ctl_ula_code [2]),
	.cin(gnd),
	.combout(\dp|ula_cmp|mux_comp|Mux8~4_combout ),
	.cout());
// synopsys translate_off
defparam \dp|ula_cmp|mux_comp|Mux8~4 .lut_mask = 16'hAAFC;
defparam \dp|ula_cmp|mux_comp|Mux8~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \dp|mux_i0|Mux7~1 (
// Equation(s):
// \dp|mux_i0|Mux7~1_combout  = (\ctrl|ctl_addr_i0 [1] & ((\dp|mux_i0|Mux7~0_combout  & ((\dp|ula_cmp|mux_comp|Mux8~4_combout ))) # (!\dp|mux_i0|Mux7~0_combout  & (\dp|md|altsyncram_component|auto_generated|q_a [0])))) # (!\ctrl|ctl_addr_i0 [1] & 
// (((\dp|mux_i0|Mux7~0_combout ))))

	.dataa(\dp|md|altsyncram_component|auto_generated|q_a [0]),
	.datab(\ctrl|ctl_addr_i0 [1]),
	.datac(\dp|mux_i0|Mux7~0_combout ),
	.datad(\dp|ula_cmp|mux_comp|Mux8~4_combout ),
	.cin(gnd),
	.combout(\dp|mux_i0|Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \dp|mux_i0|Mux7~1 .lut_mask = 16'hF838;
defparam \dp|mux_i0|Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_ram_block \dp|mp|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\dp|reg_PC|reg10_out [9],\dp|reg_PC|reg10_out [8],\dp|reg_PC|reg10_out [7],\dp|reg_PC|reg10_out [6],\dp|reg_PC|reg10_out [5],\dp|reg_PC|reg10_out [4],\dp|reg_PC|reg10_out [3],\dp|reg_PC|reg10_out [2],\dp|reg_PC|reg10_out [1],\dp|reg_PC|reg10_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dp|mp|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a9 .init_file = "C:\Users\jeffi\Google Drive\01 - UFRN\2019.2\Sist. Digitais\Projeto\VHDL\Memories\men_prog\men_prog.mif";
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "datapath:dp|men_prog:mp|altsyncram:altsyncram_component|altsyncram_3ti1:auto_generated|ALTSYNCRAM";
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "rom";
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 10;
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 1023;
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 1024;
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 16;
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a9 .port_a_write_enable_clock = "none";
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 10;
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M9K";
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a9 .mem_init0 = 1024'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000124D50000;
// synopsys translate_on

dffeas \dp|reg_RI|reg16_out[9] (
	.clk(\clk~input_o ),
	.d(\dp|mp|altsyncram_component|auto_generated|q_a [9]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|ctl_ld_ri~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|reg_RI|reg16_out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \dp|reg_RI|reg16_out[9] .is_wysiwyg = "true";
defparam \dp|reg_RI|reg16_out[9] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \ctrl|Selector44~2 (
// Equation(s):
// \ctrl|Selector44~2_combout  = (\ctrl|Selector44~1_combout ) # ((\dp|reg_RI|reg16_out [9] & (\dp|reg_RI|reg16_out [10] & \ctrl|state.s_ld~q )))

	.dataa(\ctrl|Selector44~1_combout ),
	.datab(\dp|reg_RI|reg16_out [9]),
	.datac(\dp|reg_RI|reg16_out [10]),
	.datad(\ctrl|state.s_ld~q ),
	.cin(gnd),
	.combout(\ctrl|Selector44~2_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|Selector44~2 .lut_mask = 16'hEAAA;
defparam \ctrl|Selector44~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \ctrl|ctl_ld_r3 (
// Equation(s):
// \ctrl|ctl_ld_r3~combout  = (\ctrl|WideOr15~0_combout  & (\ctrl|Selector44~2_combout )) # (!\ctrl|WideOr15~0_combout  & ((\ctrl|ctl_ld_r3~combout )))

	.dataa(gnd),
	.datab(\ctrl|Selector44~2_combout ),
	.datac(\ctrl|ctl_ld_r3~combout ),
	.datad(\ctrl|WideOr15~0_combout ),
	.cin(gnd),
	.combout(\ctrl|ctl_ld_r3~combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|ctl_ld_r3 .lut_mask = 16'hCCF0;
defparam \ctrl|ctl_ld_r3 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \dp|reg_r3|reg8_out[0] (
	.clk(\clk~input_o ),
	.d(\dp|mux_i0|Mux7~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|ctl_ld_r3~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|reg_r3|reg8_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \dp|reg_r3|reg8_out[0] .is_wysiwyg = "true";
defparam \dp|reg_r3|reg8_out[0] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \ctrl|Selector46~6 (
// Equation(s):
// \ctrl|Selector46~6_combout  = (\ctrl|Selector46~5_combout ) # ((\dp|reg_RI|reg16_out [9] & (\ctrl|state.s_ld~q  & !\dp|reg_RI|reg16_out [10])))

	.dataa(\ctrl|Selector46~5_combout ),
	.datab(\dp|reg_RI|reg16_out [9]),
	.datac(\ctrl|state.s_ld~q ),
	.datad(\dp|reg_RI|reg16_out [10]),
	.cin(gnd),
	.combout(\ctrl|Selector46~6_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|Selector46~6 .lut_mask = 16'hAAEA;
defparam \ctrl|Selector46~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \ctrl|ctl_ld_r1 (
// Equation(s):
// \ctrl|ctl_ld_r1~combout  = (\ctrl|WideOr15~0_combout  & (\ctrl|Selector46~6_combout )) # (!\ctrl|WideOr15~0_combout  & ((\ctrl|ctl_ld_r1~combout )))

	.dataa(gnd),
	.datab(\ctrl|Selector46~6_combout ),
	.datac(\ctrl|ctl_ld_r1~combout ),
	.datad(\ctrl|WideOr15~0_combout ),
	.cin(gnd),
	.combout(\ctrl|ctl_ld_r1~combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|ctl_ld_r1 .lut_mask = 16'hCCF0;
defparam \ctrl|ctl_ld_r1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \dp|reg_r1|reg8_out[0] (
	.clk(\clk~input_o ),
	.d(\dp|mux_i0|Mux7~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|ctl_ld_r1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|reg_r1|reg8_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \dp|reg_r1|reg8_out[0] .is_wysiwyg = "true";
defparam \dp|reg_r1|reg8_out[0] .power_up = "low";
// synopsys translate_on

cycloneiv_ram_block \dp|mp|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\dp|reg_PC|reg10_out [9],\dp|reg_PC|reg10_out [8],\dp|reg_PC|reg10_out [7],\dp|reg_PC|reg10_out [6],\dp|reg_PC|reg10_out [5],\dp|reg_PC|reg10_out [4],\dp|reg_PC|reg10_out [3],\dp|reg_PC|reg10_out [2],\dp|reg_PC|reg10_out [1],\dp|reg_PC|reg10_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dp|mp|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a7 .init_file = "C:\Users\jeffi\Google Drive\01 - UFRN\2019.2\Sist. Digitais\Projeto\VHDL\Memories\men_prog\men_prog.mif";
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "datapath:dp|men_prog:mp|altsyncram:altsyncram_component|altsyncram_3ti1:auto_generated|ALTSYNCRAM";
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "rom";
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 10;
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 1023;
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 1024;
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 16;
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a7 .port_a_write_enable_clock = "none";
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 10;
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M9K";
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a7 .mem_init0 = 1024'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002A80;
// synopsys translate_on

dffeas \dp|reg_RI|reg16_out[7] (
	.clk(\clk~input_o ),
	.d(\dp|mp|altsyncram_component|auto_generated|q_a [7]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|ctl_ld_ri~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|reg_RI|reg16_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \dp|reg_RI|reg16_out[7] .is_wysiwyg = "true";
defparam \dp|reg_RI|reg16_out[7] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \ctrl|Selector18~3 (
// Equation(s):
// \ctrl|Selector18~3_combout  = (\ctrl|Selector18~2_combout ) # ((\dp|reg_RI|reg16_out [7] & !\ctrl|WideOr31~2_combout ))

	.dataa(\ctrl|Selector18~2_combout ),
	.datab(\dp|reg_RI|reg16_out [7]),
	.datac(gnd),
	.datad(\ctrl|WideOr31~2_combout ),
	.cin(gnd),
	.combout(\ctrl|Selector18~3_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|Selector18~3 .lut_mask = 16'hAAEE;
defparam \ctrl|Selector18~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \ctrl|ctl_addr_o0[1] (
// Equation(s):
// \ctrl|ctl_addr_o0 [1] = (\ctrl|WideOr15~0_combout  & (\ctrl|Selector18~3_combout )) # (!\ctrl|WideOr15~0_combout  & ((\ctrl|ctl_addr_o0 [1])))

	.dataa(gnd),
	.datab(\ctrl|Selector18~3_combout ),
	.datac(\ctrl|ctl_addr_o0 [1]),
	.datad(\ctrl|WideOr15~0_combout ),
	.cin(gnd),
	.combout(\ctrl|ctl_addr_o0 [1]),
	.cout());
// synopsys translate_off
defparam \ctrl|ctl_addr_o0[1] .lut_mask = 16'hCCF0;
defparam \ctrl|ctl_addr_o0[1] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_ram_block \dp|mp|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\dp|reg_PC|reg10_out [9],\dp|reg_PC|reg10_out [8],\dp|reg_PC|reg10_out [7],\dp|reg_PC|reg10_out [6],\dp|reg_PC|reg10_out [5],\dp|reg_PC|reg10_out [4],\dp|reg_PC|reg10_out [3],\dp|reg_PC|reg10_out [2],\dp|reg_PC|reg10_out [1],\dp|reg_PC|reg10_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dp|mp|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a6 .init_file = "C:\Users\jeffi\Google Drive\01 - UFRN\2019.2\Sist. Digitais\Projeto\VHDL\Memories\men_prog\men_prog.mif";
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "datapath:dp|men_prog:mp|altsyncram:altsyncram_component|altsyncram_3ti1:auto_generated|ALTSYNCRAM";
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "rom";
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 10;
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 1023;
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 1024;
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 16;
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a6 .port_a_write_enable_clock = "none";
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 10;
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M9K";
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = 1024'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000;
// synopsys translate_on

dffeas \dp|reg_RI|reg16_out[6] (
	.clk(\clk~input_o ),
	.d(\dp|mp|altsyncram_component|auto_generated|q_a [6]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|ctl_ld_ri~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|reg_RI|reg16_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \dp|reg_RI|reg16_out[6] .is_wysiwyg = "true";
defparam \dp|reg_RI|reg16_out[6] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \ctrl|Selector19~3 (
// Equation(s):
// \ctrl|Selector19~3_combout  = (\ctrl|Selector19~2_combout ) # ((\dp|reg_RI|reg16_out [6] & !\ctrl|WideOr31~2_combout ))

	.dataa(\ctrl|Selector19~2_combout ),
	.datab(\dp|reg_RI|reg16_out [6]),
	.datac(gnd),
	.datad(\ctrl|WideOr31~2_combout ),
	.cin(gnd),
	.combout(\ctrl|Selector19~3_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|Selector19~3 .lut_mask = 16'hAAEE;
defparam \ctrl|Selector19~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \ctrl|ctl_addr_o0[0] (
// Equation(s):
// \ctrl|ctl_addr_o0 [0] = (\ctrl|WideOr15~0_combout  & (\ctrl|Selector19~3_combout )) # (!\ctrl|WideOr15~0_combout  & ((\ctrl|ctl_addr_o0 [0])))

	.dataa(gnd),
	.datab(\ctrl|Selector19~3_combout ),
	.datac(\ctrl|ctl_addr_o0 [0]),
	.datad(\ctrl|WideOr15~0_combout ),
	.cin(gnd),
	.combout(\ctrl|ctl_addr_o0 [0]),
	.cout());
// synopsys translate_off
defparam \ctrl|ctl_addr_o0[0] .lut_mask = 16'hCCF0;
defparam \ctrl|ctl_addr_o0[0] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \dp|mux_o0|Mux7~0 (
// Equation(s):
// \dp|mux_o0|Mux7~0_combout  = (\ctrl|ctl_addr_o0 [1] & (\dp|reg_r2|reg8_out [0] & !\ctrl|ctl_addr_o0 [0])) # (!\ctrl|ctl_addr_o0 [1] & ((\ctrl|ctl_addr_o0 [0])))

	.dataa(\dp|reg_r2|reg8_out [0]),
	.datab(\ctrl|ctl_addr_o0 [1]),
	.datac(\ctrl|ctl_addr_o0 [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\dp|mux_o0|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \dp|mux_o0|Mux7~0 .lut_mask = 16'h3838;
defparam \dp|mux_o0|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \dp|mux_o0|Mux7~1 (
// Equation(s):
// \dp|mux_o0|Mux7~1_combout  = (\ctrl|ctl_addr_o0 [0] & ((\dp|mux_o0|Mux7~0_combout  & ((\dp|reg_r1|reg8_out [0]))) # (!\dp|mux_o0|Mux7~0_combout  & (\dp|reg_r3|reg8_out [0])))) # (!\ctrl|ctl_addr_o0 [0] & (((\dp|mux_o0|Mux7~0_combout ))))

	.dataa(\ctrl|ctl_addr_o0 [0]),
	.datab(\dp|reg_r3|reg8_out [0]),
	.datac(\dp|reg_r1|reg8_out [0]),
	.datad(\dp|mux_o0|Mux7~0_combout ),
	.cin(gnd),
	.combout(\dp|mux_o0|Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \dp|mux_o0|Mux7~1 .lut_mask = 16'hF588;
defparam \dp|mux_o0|Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \ctrl|Selector49~0 (
// Equation(s):
// \ctrl|Selector49~0_combout  = (\ctrl|state.s_out~q  & !\dp|reg_RI|reg16_out [9])

	.dataa(\ctrl|state.s_out~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\dp|reg_RI|reg16_out [9]),
	.cin(gnd),
	.combout(\ctrl|Selector49~0_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|Selector49~0 .lut_mask = 16'h00AA;
defparam \ctrl|Selector49~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \ctrl|ctl_ld_o0 (
// Equation(s):
// \ctrl|ctl_ld_o0~combout  = (\ctrl|WideOr15~0_combout  & (\ctrl|Selector49~0_combout )) # (!\ctrl|WideOr15~0_combout  & ((\ctrl|ctl_ld_o0~combout )))

	.dataa(gnd),
	.datab(\ctrl|Selector49~0_combout ),
	.datac(\ctrl|ctl_ld_o0~combout ),
	.datad(\ctrl|WideOr15~0_combout ),
	.cin(gnd),
	.combout(\ctrl|ctl_ld_o0~combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|ctl_ld_o0 .lut_mask = 16'hCCF0;
defparam \ctrl|ctl_ld_o0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \dp|reg_o0|reg8_out[0] (
	.clk(\clk~input_o ),
	.d(\dp|mux_o0|Mux7~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|ctl_ld_o0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|reg_o0|reg8_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \dp|reg_o0|reg8_out[0] .is_wysiwyg = "true";
defparam \dp|reg_o0|reg8_out[0] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \dp|add_MD|Add0~0 (
// Equation(s):
// \dp|add_MD|Add0~0_combout  = (\dp|mux_o2|mux_out [0] & (\dp|reg_RI|reg16_out [0] $ (VCC))) # (!\dp|mux_o2|mux_out [0] & (\dp|reg_RI|reg16_out [0] & VCC))
// \dp|add_MD|Add0~1  = CARRY((\dp|mux_o2|mux_out [0] & \dp|reg_RI|reg16_out [0]))

	.dataa(\dp|mux_o2|mux_out [0]),
	.datab(\dp|reg_RI|reg16_out [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\dp|add_MD|Add0~0_combout ),
	.cout(\dp|add_MD|Add0~1 ));
// synopsys translate_off
defparam \dp|add_MD|Add0~0 .lut_mask = 16'h6688;
defparam \dp|add_MD|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_ram_block \dp|mp|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\dp|reg_PC|reg10_out [9],\dp|reg_PC|reg10_out [8],\dp|reg_PC|reg10_out [7],\dp|reg_PC|reg10_out [6],\dp|reg_PC|reg10_out [5],\dp|reg_PC|reg10_out [4],\dp|reg_PC|reg10_out [3],\dp|reg_PC|reg10_out [2],\dp|reg_PC|reg10_out [1],\dp|reg_PC|reg10_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dp|mp|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a1 .init_file = "C:\Users\jeffi\Google Drive\01 - UFRN\2019.2\Sist. Digitais\Projeto\VHDL\Memories\men_prog\men_prog.mif";
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "datapath:dp|men_prog:mp|altsyncram:altsyncram_component|altsyncram_3ti1:auto_generated|ALTSYNCRAM";
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "rom";
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 10;
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 1023;
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 1024;
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 16;
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a1 .port_a_write_enable_clock = "none";
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 10;
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M9K";
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a1 .mem_init0 = 1024'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000496E135A0;
// synopsys translate_on

dffeas \dp|reg_RI|reg16_out[1] (
	.clk(\clk~input_o ),
	.d(\dp|mp|altsyncram_component|auto_generated|q_a [1]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|ctl_ld_ri~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|reg_RI|reg16_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \dp|reg_RI|reg16_out[1] .is_wysiwyg = "true";
defparam \dp|reg_RI|reg16_out[1] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \dp|add_MD|Add0~2 (
// Equation(s):
// \dp|add_MD|Add0~2_combout  = (\dp|mux_o2|mux_out [1] & ((\dp|reg_RI|reg16_out [1] & (\dp|add_MD|Add0~1  & VCC)) # (!\dp|reg_RI|reg16_out [1] & (!\dp|add_MD|Add0~1 )))) # (!\dp|mux_o2|mux_out [1] & ((\dp|reg_RI|reg16_out [1] & (!\dp|add_MD|Add0~1 )) # 
// (!\dp|reg_RI|reg16_out [1] & ((\dp|add_MD|Add0~1 ) # (GND)))))
// \dp|add_MD|Add0~3  = CARRY((\dp|mux_o2|mux_out [1] & (!\dp|reg_RI|reg16_out [1] & !\dp|add_MD|Add0~1 )) # (!\dp|mux_o2|mux_out [1] & ((!\dp|add_MD|Add0~1 ) # (!\dp|reg_RI|reg16_out [1]))))

	.dataa(\dp|mux_o2|mux_out [1]),
	.datab(\dp|reg_RI|reg16_out [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\dp|add_MD|Add0~1 ),
	.combout(\dp|add_MD|Add0~2_combout ),
	.cout(\dp|add_MD|Add0~3 ));
// synopsys translate_off
defparam \dp|add_MD|Add0~2 .lut_mask = 16'h9617;
defparam \dp|add_MD|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneiv_ram_block \dp|mp|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\dp|reg_PC|reg10_out [9],\dp|reg_PC|reg10_out [8],\dp|reg_PC|reg10_out [7],\dp|reg_PC|reg10_out [6],\dp|reg_PC|reg10_out [5],\dp|reg_PC|reg10_out [4],\dp|reg_PC|reg10_out [3],\dp|reg_PC|reg10_out [2],\dp|reg_PC|reg10_out [1],\dp|reg_PC|reg10_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dp|mp|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a2 .init_file = "C:\Users\jeffi\Google Drive\01 - UFRN\2019.2\Sist. Digitais\Projeto\VHDL\Memories\men_prog\men_prog.mif";
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "datapath:dp|men_prog:mp|altsyncram:altsyncram_component|altsyncram_3ti1:auto_generated|ALTSYNCRAM";
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "rom";
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 10;
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 1023;
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 1024;
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 16;
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a2 .port_a_write_enable_clock = "none";
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 10;
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M9K";
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = 1024'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000005B2813E11;
// synopsys translate_on

dffeas \dp|reg_RI|reg16_out[2] (
	.clk(\clk~input_o ),
	.d(\dp|mp|altsyncram_component|auto_generated|q_a [2]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|ctl_ld_ri~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|reg_RI|reg16_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \dp|reg_RI|reg16_out[2] .is_wysiwyg = "true";
defparam \dp|reg_RI|reg16_out[2] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \dp|add_MD|Add0~4 (
// Equation(s):
// \dp|add_MD|Add0~4_combout  = ((\dp|mux_o2|mux_out [2] $ (\dp|reg_RI|reg16_out [2] $ (!\dp|add_MD|Add0~3 )))) # (GND)
// \dp|add_MD|Add0~5  = CARRY((\dp|mux_o2|mux_out [2] & ((\dp|reg_RI|reg16_out [2]) # (!\dp|add_MD|Add0~3 ))) # (!\dp|mux_o2|mux_out [2] & (\dp|reg_RI|reg16_out [2] & !\dp|add_MD|Add0~3 )))

	.dataa(\dp|mux_o2|mux_out [2]),
	.datab(\dp|reg_RI|reg16_out [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\dp|add_MD|Add0~3 ),
	.combout(\dp|add_MD|Add0~4_combout ),
	.cout(\dp|add_MD|Add0~5 ));
// synopsys translate_off
defparam \dp|add_MD|Add0~4 .lut_mask = 16'h698E;
defparam \dp|add_MD|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneiv_ram_block \dp|mp|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\dp|reg_PC|reg10_out [9],\dp|reg_PC|reg10_out [8],\dp|reg_PC|reg10_out [7],\dp|reg_PC|reg10_out [6],\dp|reg_PC|reg10_out [5],\dp|reg_PC|reg10_out [4],\dp|reg_PC|reg10_out [3],\dp|reg_PC|reg10_out [2],\dp|reg_PC|reg10_out [1],\dp|reg_PC|reg10_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dp|mp|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a3 .init_file = "C:\Users\jeffi\Google Drive\01 - UFRN\2019.2\Sist. Digitais\Projeto\VHDL\Memories\men_prog\men_prog.mif";
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "datapath:dp|men_prog:mp|altsyncram:altsyncram_component|altsyncram_3ti1:auto_generated|ALTSYNCRAM";
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "rom";
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 10;
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 1023;
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 1024;
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 16;
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a3 .port_a_write_enable_clock = "none";
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 10;
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M9K";
defparam \dp|mp|altsyncram_component|auto_generated|ram_block1a3 .mem_init0 = 1024'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000492551014;
// synopsys translate_on

dffeas \dp|reg_RI|reg16_out[3] (
	.clk(\clk~input_o ),
	.d(\dp|mp|altsyncram_component|auto_generated|q_a [3]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|ctl_ld_ri~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|reg_RI|reg16_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \dp|reg_RI|reg16_out[3] .is_wysiwyg = "true";
defparam \dp|reg_RI|reg16_out[3] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \dp|add_MD|Add0~6 (
// Equation(s):
// \dp|add_MD|Add0~6_combout  = (\dp|mux_o2|mux_out [3] & ((\dp|reg_RI|reg16_out [3] & (\dp|add_MD|Add0~5  & VCC)) # (!\dp|reg_RI|reg16_out [3] & (!\dp|add_MD|Add0~5 )))) # (!\dp|mux_o2|mux_out [3] & ((\dp|reg_RI|reg16_out [3] & (!\dp|add_MD|Add0~5 )) # 
// (!\dp|reg_RI|reg16_out [3] & ((\dp|add_MD|Add0~5 ) # (GND)))))
// \dp|add_MD|Add0~7  = CARRY((\dp|mux_o2|mux_out [3] & (!\dp|reg_RI|reg16_out [3] & !\dp|add_MD|Add0~5 )) # (!\dp|mux_o2|mux_out [3] & ((!\dp|add_MD|Add0~5 ) # (!\dp|reg_RI|reg16_out [3]))))

	.dataa(\dp|mux_o2|mux_out [3]),
	.datab(\dp|reg_RI|reg16_out [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\dp|add_MD|Add0~5 ),
	.combout(\dp|add_MD|Add0~6_combout ),
	.cout(\dp|add_MD|Add0~7 ));
// synopsys translate_off
defparam \dp|add_MD|Add0~6 .lut_mask = 16'h9617;
defparam \dp|add_MD|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneiv_lcell_comb \dp|add_MD|Add0~8 (
// Equation(s):
// \dp|add_MD|Add0~8_combout  = ((\dp|mux_o2|mux_out [4] $ (\dp|reg_RI|reg16_out [4] $ (!\dp|add_MD|Add0~7 )))) # (GND)
// \dp|add_MD|Add0~9  = CARRY((\dp|mux_o2|mux_out [4] & ((\dp|reg_RI|reg16_out [4]) # (!\dp|add_MD|Add0~7 ))) # (!\dp|mux_o2|mux_out [4] & (\dp|reg_RI|reg16_out [4] & !\dp|add_MD|Add0~7 )))

	.dataa(\dp|mux_o2|mux_out [4]),
	.datab(\dp|reg_RI|reg16_out [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\dp|add_MD|Add0~7 ),
	.combout(\dp|add_MD|Add0~8_combout ),
	.cout(\dp|add_MD|Add0~9 ));
// synopsys translate_off
defparam \dp|add_MD|Add0~8 .lut_mask = 16'h698E;
defparam \dp|add_MD|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneiv_lcell_comb \dp|add_MD|Add0~10 (
// Equation(s):
// \dp|add_MD|Add0~10_combout  = (\dp|mux_o2|mux_out [5] & ((\dp|reg_RI|reg16_out [5] & (\dp|add_MD|Add0~9  & VCC)) # (!\dp|reg_RI|reg16_out [5] & (!\dp|add_MD|Add0~9 )))) # (!\dp|mux_o2|mux_out [5] & ((\dp|reg_RI|reg16_out [5] & (!\dp|add_MD|Add0~9 )) # 
// (!\dp|reg_RI|reg16_out [5] & ((\dp|add_MD|Add0~9 ) # (GND)))))
// \dp|add_MD|Add0~11  = CARRY((\dp|mux_o2|mux_out [5] & (!\dp|reg_RI|reg16_out [5] & !\dp|add_MD|Add0~9 )) # (!\dp|mux_o2|mux_out [5] & ((!\dp|add_MD|Add0~9 ) # (!\dp|reg_RI|reg16_out [5]))))

	.dataa(\dp|mux_o2|mux_out [5]),
	.datab(\dp|reg_RI|reg16_out [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\dp|add_MD|Add0~9 ),
	.combout(\dp|add_MD|Add0~10_combout ),
	.cout(\dp|add_MD|Add0~11 ));
// synopsys translate_off
defparam \dp|add_MD|Add0~10 .lut_mask = 16'h9617;
defparam \dp|add_MD|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneiv_lcell_comb \dp|add_MD|Add0~12 (
// Equation(s):
// \dp|add_MD|Add0~12_combout  = ((\dp|mux_o2|mux_out [6] $ (\dp|reg_RI|reg16_out [6] $ (!\dp|add_MD|Add0~11 )))) # (GND)
// \dp|add_MD|Add0~13  = CARRY((\dp|mux_o2|mux_out [6] & ((\dp|reg_RI|reg16_out [6]) # (!\dp|add_MD|Add0~11 ))) # (!\dp|mux_o2|mux_out [6] & (\dp|reg_RI|reg16_out [6] & !\dp|add_MD|Add0~11 )))

	.dataa(\dp|mux_o2|mux_out [6]),
	.datab(\dp|reg_RI|reg16_out [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\dp|add_MD|Add0~11 ),
	.combout(\dp|add_MD|Add0~12_combout ),
	.cout(\dp|add_MD|Add0~13 ));
// synopsys translate_off
defparam \dp|add_MD|Add0~12 .lut_mask = 16'h698E;
defparam \dp|add_MD|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneiv_lcell_comb \dp|add_MD|Add0~14 (
// Equation(s):
// \dp|add_MD|Add0~14_combout  = \dp|mux_o2|mux_out [7] $ (\dp|reg_RI|reg16_out [6] $ (\dp|add_MD|Add0~13 ))

	.dataa(\dp|mux_o2|mux_out [7]),
	.datab(\dp|reg_RI|reg16_out [6]),
	.datac(gnd),
	.datad(gnd),
	.cin(\dp|add_MD|Add0~13 ),
	.combout(\dp|add_MD|Add0~14_combout ),
	.cout());
// synopsys translate_off
defparam \dp|add_MD|Add0~14 .lut_mask = 16'h9696;
defparam \dp|add_MD|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneiv_ram_block \dp|md|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(\ctrl|ctl_wr_md~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dp|mux_o0|Mux6~1_combout }),
	.portaaddr({\dp|add_MD|Add0~14_combout ,\dp|add_MD|Add0~12_combout ,\dp|add_MD|Add0~10_combout ,\dp|add_MD|Add0~8_combout ,\dp|add_MD|Add0~6_combout ,\dp|add_MD|Add0~4_combout ,\dp|add_MD|Add0~2_combout ,\dp|add_MD|Add0~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dp|md|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dp|md|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \dp|md|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \dp|md|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "datapath:dp|men_dados:md|altsyncram:altsyncram_component|altsyncram_19g1:auto_generated|ALTSYNCRAM";
defparam \dp|md|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "single_port";
defparam \dp|md|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \dp|md|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 8;
defparam \dp|md|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \dp|md|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \dp|md|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \dp|md|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \dp|md|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \dp|md|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \dp|md|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 255;
defparam \dp|md|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 256;
defparam \dp|md|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 8;
defparam \dp|md|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dp|md|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 8;
defparam \dp|md|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \dp|md|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M9K";
// synopsys translate_on

cycloneiv_io_ibuf \data_i0[1]~input (
	.i(data_i0[1]),
	.ibar(gnd),
	.o(\data_i0[1]~input_o ));
// synopsys translate_off
defparam \data_i0[1]~input .bus_hold = "false";
defparam \data_i0[1]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \dp|reg_i0|reg8_out[1] (
	.clk(!\clk~input_o ),
	.d(\data_i0[1]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|ctl_ld_i1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|reg_i0|reg8_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \dp|reg_i0|reg8_out[1] .is_wysiwyg = "true";
defparam \dp|reg_i0|reg8_out[1] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \dp|mux_i0|Mux6~0 (
// Equation(s):
// \dp|mux_i0|Mux6~0_combout  = (\ctrl|ctl_addr_i0 [0] & (((\ctrl|ctl_addr_i0 [1])))) # (!\ctrl|ctl_addr_i0 [0] & ((\ctrl|ctl_addr_i0 [1] & (\dp|md|altsyncram_component|auto_generated|q_a [1])) # (!\ctrl|ctl_addr_i0 [1] & ((\dp|reg_i0|reg8_out [1])))))

	.dataa(\ctrl|ctl_addr_i0 [0]),
	.datab(\dp|md|altsyncram_component|auto_generated|q_a [1]),
	.datac(\ctrl|ctl_addr_i0 [1]),
	.datad(\dp|reg_i0|reg8_out [1]),
	.cin(gnd),
	.combout(\dp|mux_i0|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \dp|mux_i0|Mux6~0 .lut_mask = 16'hE5E0;
defparam \dp|mux_i0|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \dp|ula_cmp|mux_comp|Mux7~2 (
// Equation(s):
// \dp|ula_cmp|mux_comp|Mux7~2_combout  = (\dp|ula_cmp|sub_comp|Add0~8_combout  & !\ctrl|ctl_ula_code [1])

	.dataa(\dp|ula_cmp|sub_comp|Add0~8_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\ctrl|ctl_ula_code [1]),
	.cin(gnd),
	.combout(\dp|ula_cmp|mux_comp|Mux7~2_combout ),
	.cout());
// synopsys translate_off
defparam \dp|ula_cmp|mux_comp|Mux7~2 .lut_mask = 16'h00AA;
defparam \dp|ula_cmp|mux_comp|Mux7~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \dp|mux_o2|mux_out[1]~9 (
// Equation(s):
// \dp|mux_o2|mux_out[1]~9_combout  = (\dp|mux_o2|mux_out[6]~1_combout  & ((\dp|mux_o2|mux_out[6]~2_combout  & (\dp|reg_r1|reg8_out [1])) # (!\dp|mux_o2|mux_out[6]~2_combout  & ((\dp|reg_RI|reg16_out [1]))))) # (!\dp|mux_o2|mux_out[6]~1_combout  & 
// (((!\dp|mux_o2|mux_out[6]~2_combout ))))

	.dataa(\dp|reg_r1|reg8_out [1]),
	.datab(\dp|reg_RI|reg16_out [1]),
	.datac(\dp|mux_o2|mux_out[6]~1_combout ),
	.datad(\dp|mux_o2|mux_out[6]~2_combout ),
	.cin(gnd),
	.combout(\dp|mux_o2|mux_out[1]~9_combout ),
	.cout());
// synopsys translate_off
defparam \dp|mux_o2|mux_out[1]~9 .lut_mask = 16'hA0CF;
defparam \dp|mux_o2|mux_out[1]~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \dp|mux_o2|mux_out[1] (
// Equation(s):
// \dp|mux_o2|mux_out [1] = (\dp|mux_o2|mux_out[6]~0_combout  & ((\dp|mux_o2|mux_out[1]~9_combout  & ((\dp|reg_r2|reg8_out [1]))) # (!\dp|mux_o2|mux_out[1]~9_combout  & (\dp|reg_r3|reg8_out [1])))) # (!\dp|mux_o2|mux_out[6]~0_combout  & 
// (((\dp|mux_o2|mux_out[1]~9_combout ))))

	.dataa(\dp|reg_r3|reg8_out [1]),
	.datab(\dp|reg_r2|reg8_out [1]),
	.datac(\dp|mux_o2|mux_out[6]~0_combout ),
	.datad(\dp|mux_o2|mux_out[1]~9_combout ),
	.cin(gnd),
	.combout(\dp|mux_o2|mux_out [1]),
	.cout());
// synopsys translate_off
defparam \dp|mux_o2|mux_out[1] .lut_mask = 16'hCFA0;
defparam \dp|mux_o2|mux_out[1] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \dp|ula_cmp|mux_comp|Mux7~3 (
// Equation(s):
// \dp|ula_cmp|mux_comp|Mux7~3_combout  = (\ctrl|ctl_ula_code [1] & ((\dp|mux_o0|Mux6~1_combout  & ((\dp|mux_o2|mux_out [1]) # (\ctrl|ctl_ula_code [0]))) # (!\dp|mux_o0|Mux6~1_combout  & (\dp|mux_o2|mux_out [1] & \ctrl|ctl_ula_code [0]))))

	.dataa(\ctrl|ctl_ula_code [1]),
	.datab(\dp|mux_o0|Mux6~1_combout ),
	.datac(\dp|mux_o2|mux_out [1]),
	.datad(\ctrl|ctl_ula_code [0]),
	.cin(gnd),
	.combout(\dp|ula_cmp|mux_comp|Mux7~3_combout ),
	.cout());
// synopsys translate_off
defparam \dp|ula_cmp|mux_comp|Mux7~3 .lut_mask = 16'hA880;
defparam \dp|ula_cmp|mux_comp|Mux7~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \dp|ula_cmp|mux_comp|Mux7~4 (
// Equation(s):
// \dp|ula_cmp|mux_comp|Mux7~4_combout  = (\ctrl|ctl_ula_code [2] & (\dp|ula_cmp|mux_comp|Mux7~1_combout )) # (!\ctrl|ctl_ula_code [2] & (((\dp|ula_cmp|mux_comp|Mux7~2_combout ) # (\dp|ula_cmp|mux_comp|Mux7~3_combout ))))

	.dataa(\dp|ula_cmp|mux_comp|Mux7~1_combout ),
	.datab(\dp|ula_cmp|mux_comp|Mux7~2_combout ),
	.datac(\dp|ula_cmp|mux_comp|Mux7~3_combout ),
	.datad(\ctrl|ctl_ula_code [2]),
	.cin(gnd),
	.combout(\dp|ula_cmp|mux_comp|Mux7~4_combout ),
	.cout());
// synopsys translate_off
defparam \dp|ula_cmp|mux_comp|Mux7~4 .lut_mask = 16'hAAFC;
defparam \dp|ula_cmp|mux_comp|Mux7~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \dp|mux_i0|Mux6~1 (
// Equation(s):
// \dp|mux_i0|Mux6~1_combout  = (\ctrl|ctl_addr_i0 [0] & ((\dp|mux_i0|Mux6~0_combout  & ((\dp|ula_cmp|mux_comp|Mux7~4_combout ))) # (!\dp|mux_i0|Mux6~0_combout  & (\dp|reg_i1|reg8_out [1])))) # (!\ctrl|ctl_addr_i0 [0] & (((\dp|mux_i0|Mux6~0_combout ))))

	.dataa(\dp|reg_i1|reg8_out [1]),
	.datab(\ctrl|ctl_addr_i0 [0]),
	.datac(\dp|mux_i0|Mux6~0_combout ),
	.datad(\dp|ula_cmp|mux_comp|Mux7~4_combout ),
	.cin(gnd),
	.combout(\dp|mux_i0|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \dp|mux_i0|Mux6~1 .lut_mask = 16'hF838;
defparam \dp|mux_i0|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \dp|reg_r2|reg8_out[1] (
	.clk(\clk~input_o ),
	.d(\dp|mux_i0|Mux6~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|ctl_ld_r2~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|reg_r2|reg8_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \dp|reg_r2|reg8_out[1] .is_wysiwyg = "true";
defparam \dp|reg_r2|reg8_out[1] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \dp|mux_o0|Mux6~1 (
// Equation(s):
// \dp|mux_o0|Mux6~1_combout  = (\dp|mux_o0|Mux6~0_combout ) # ((\ctrl|ctl_addr_o0 [1] & (\dp|reg_r2|reg8_out [1] & !\ctrl|ctl_addr_o0 [0])))

	.dataa(\dp|mux_o0|Mux6~0_combout ),
	.datab(\ctrl|ctl_addr_o0 [1]),
	.datac(\dp|reg_r2|reg8_out [1]),
	.datad(\ctrl|ctl_addr_o0 [0]),
	.cin(gnd),
	.combout(\dp|mux_o0|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \dp|mux_o0|Mux6~1 .lut_mask = 16'hAAEA;
defparam \dp|mux_o0|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \dp|reg_o0|reg8_out[1] (
	.clk(\clk~input_o ),
	.d(\dp|mux_o0|Mux6~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|ctl_ld_o0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|reg_o0|reg8_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \dp|reg_o0|reg8_out[1] .is_wysiwyg = "true";
defparam \dp|reg_o0|reg8_out[1] .power_up = "low";
// synopsys translate_on

cycloneiv_io_ibuf \data_i1[2]~input (
	.i(data_i1[2]),
	.ibar(gnd),
	.o(\data_i1[2]~input_o ));
// synopsys translate_off
defparam \data_i1[2]~input .bus_hold = "false";
defparam \data_i1[2]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \dp|reg_i1|reg8_out[2] (
	.clk(!\clk~input_o ),
	.d(\data_i1[2]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|ctl_ld_i1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|reg_i1|reg8_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \dp|reg_i1|reg8_out[2] .is_wysiwyg = "true";
defparam \dp|reg_i1|reg8_out[2] .power_up = "low";
// synopsys translate_on

cycloneiv_io_ibuf \data_i0[2]~input (
	.i(data_i0[2]),
	.ibar(gnd),
	.o(\data_i0[2]~input_o ));
// synopsys translate_off
defparam \data_i0[2]~input .bus_hold = "false";
defparam \data_i0[2]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \dp|reg_i0|reg8_out[2] (
	.clk(!\clk~input_o ),
	.d(\data_i0[2]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|ctl_ld_i1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|reg_i0|reg8_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \dp|reg_i0|reg8_out[2] .is_wysiwyg = "true";
defparam \dp|reg_i0|reg8_out[2] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \dp|mux_i0|Mux5~0 (
// Equation(s):
// \dp|mux_i0|Mux5~0_combout  = (\ctrl|ctl_addr_i0 [1] & (((\ctrl|ctl_addr_i0 [0])))) # (!\ctrl|ctl_addr_i0 [1] & ((\ctrl|ctl_addr_i0 [0] & (\dp|reg_i1|reg8_out [2])) # (!\ctrl|ctl_addr_i0 [0] & ((\dp|reg_i0|reg8_out [2])))))

	.dataa(\ctrl|ctl_addr_i0 [1]),
	.datab(\dp|reg_i1|reg8_out [2]),
	.datac(\ctrl|ctl_addr_i0 [0]),
	.datad(\dp|reg_i0|reg8_out [2]),
	.cin(gnd),
	.combout(\dp|mux_i0|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \dp|mux_i0|Mux5~0 .lut_mask = 16'hE5E0;
defparam \dp|mux_i0|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \dp|ula_cmp|sra_comp|ShiftRight0~1 (
// Equation(s):
// \dp|ula_cmp|sra_comp|ShiftRight0~1_combout  = (\dp|mux_o2|mux_out [0] & (\dp|mux_o0|Mux4~1_combout )) # (!\dp|mux_o2|mux_out [0] & ((\dp|mux_o0|Mux5~1_combout )))

	.dataa(\dp|mux_o0|Mux4~1_combout ),
	.datab(\dp|mux_o0|Mux5~1_combout ),
	.datac(gnd),
	.datad(\dp|mux_o2|mux_out [0]),
	.cin(gnd),
	.combout(\dp|ula_cmp|sra_comp|ShiftRight0~1_combout ),
	.cout());
// synopsys translate_off
defparam \dp|ula_cmp|sra_comp|ShiftRight0~1 .lut_mask = 16'hAACC;
defparam \dp|ula_cmp|sra_comp|ShiftRight0~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \dp|mux_o2|mux_out[2]~8 (
// Equation(s):
// \dp|mux_o2|mux_out[2]~8_combout  = (\dp|mux_o2|mux_out[6]~1_combout  & ((\dp|mux_o2|mux_out[6]~2_combout  & (\dp|reg_r1|reg8_out [2])) # (!\dp|mux_o2|mux_out[6]~2_combout  & ((\dp|reg_RI|reg16_out [2]))))) # (!\dp|mux_o2|mux_out[6]~1_combout  & 
// (((!\dp|mux_o2|mux_out[6]~2_combout ))))

	.dataa(\dp|reg_r1|reg8_out [2]),
	.datab(\dp|reg_RI|reg16_out [2]),
	.datac(\dp|mux_o2|mux_out[6]~1_combout ),
	.datad(\dp|mux_o2|mux_out[6]~2_combout ),
	.cin(gnd),
	.combout(\dp|mux_o2|mux_out[2]~8_combout ),
	.cout());
// synopsys translate_off
defparam \dp|mux_o2|mux_out[2]~8 .lut_mask = 16'hA0CF;
defparam \dp|mux_o2|mux_out[2]~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \dp|mux_o2|mux_out[2] (
// Equation(s):
// \dp|mux_o2|mux_out [2] = (\dp|mux_o2|mux_out[6]~0_combout  & ((\dp|mux_o2|mux_out[2]~8_combout  & ((\dp|reg_r2|reg8_out [2]))) # (!\dp|mux_o2|mux_out[2]~8_combout  & (\dp|reg_r3|reg8_out [2])))) # (!\dp|mux_o2|mux_out[6]~0_combout  & 
// (((\dp|mux_o2|mux_out[2]~8_combout ))))

	.dataa(\dp|reg_r3|reg8_out [2]),
	.datab(\dp|reg_r2|reg8_out [2]),
	.datac(\dp|mux_o2|mux_out[6]~0_combout ),
	.datad(\dp|mux_o2|mux_out[2]~8_combout ),
	.cin(gnd),
	.combout(\dp|mux_o2|mux_out [2]),
	.cout());
// synopsys translate_off
defparam \dp|mux_o2|mux_out[2] .lut_mask = 16'hCFA0;
defparam \dp|mux_o2|mux_out[2] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_io_ibuf \data_i1[6]~input (
	.i(data_i1[6]),
	.ibar(gnd),
	.o(\data_i1[6]~input_o ));
// synopsys translate_off
defparam \data_i1[6]~input .bus_hold = "false";
defparam \data_i1[6]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \dp|reg_i1|reg8_out[6] (
	.clk(!\clk~input_o ),
	.d(\data_i1[6]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|ctl_ld_i1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|reg_i1|reg8_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \dp|reg_i1|reg8_out[6] .is_wysiwyg = "true";
defparam \dp|reg_i1|reg8_out[6] .power_up = "low";
// synopsys translate_on

cycloneiv_io_ibuf \data_i0[6]~input (
	.i(data_i0[6]),
	.ibar(gnd),
	.o(\data_i0[6]~input_o ));
// synopsys translate_off
defparam \data_i0[6]~input .bus_hold = "false";
defparam \data_i0[6]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \dp|reg_i0|reg8_out[6] (
	.clk(!\clk~input_o ),
	.d(\data_i0[6]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|ctl_ld_i1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|reg_i0|reg8_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \dp|reg_i0|reg8_out[6] .is_wysiwyg = "true";
defparam \dp|reg_i0|reg8_out[6] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \dp|mux_i0|Mux1~0 (
// Equation(s):
// \dp|mux_i0|Mux1~0_combout  = (\ctrl|ctl_addr_i0 [1] & (((\ctrl|ctl_addr_i0 [0])))) # (!\ctrl|ctl_addr_i0 [1] & ((\ctrl|ctl_addr_i0 [0] & (\dp|reg_i1|reg8_out [6])) # (!\ctrl|ctl_addr_i0 [0] & ((\dp|reg_i0|reg8_out [6])))))

	.dataa(\ctrl|ctl_addr_i0 [1]),
	.datab(\dp|reg_i1|reg8_out [6]),
	.datac(\ctrl|ctl_addr_i0 [0]),
	.datad(\dp|reg_i0|reg8_out [6]),
	.cin(gnd),
	.combout(\dp|mux_i0|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \dp|mux_i0|Mux1~0 .lut_mask = 16'hE5E0;
defparam \dp|mux_i0|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \dp|ula_cmp|mux_comp|Mux2~2 (
// Equation(s):
// \dp|ula_cmp|mux_comp|Mux2~2_combout  = (\dp|ula_cmp|sub_comp|Add0~23_combout  & !\ctrl|ctl_ula_code [1])

	.dataa(\dp|ula_cmp|sub_comp|Add0~23_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\ctrl|ctl_ula_code [1]),
	.cin(gnd),
	.combout(\dp|ula_cmp|mux_comp|Mux2~2_combout ),
	.cout());
// synopsys translate_off
defparam \dp|ula_cmp|mux_comp|Mux2~2 .lut_mask = 16'h00AA;
defparam \dp|ula_cmp|mux_comp|Mux2~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \dp|mux_o0|Mux1~1 (
// Equation(s):
// \dp|mux_o0|Mux1~1_combout  = (\dp|mux_o0|Mux1~0_combout ) # ((\ctrl|ctl_addr_o0 [1] & (\dp|reg_r2|reg8_out [6] & !\ctrl|ctl_addr_o0 [0])))

	.dataa(\dp|mux_o0|Mux1~0_combout ),
	.datab(\ctrl|ctl_addr_o0 [1]),
	.datac(\dp|reg_r2|reg8_out [6]),
	.datad(\ctrl|ctl_addr_o0 [0]),
	.cin(gnd),
	.combout(\dp|mux_o0|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \dp|mux_o0|Mux1~1 .lut_mask = 16'hAAEA;
defparam \dp|mux_o0|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \dp|ula_cmp|mux_comp|Mux2~3 (
// Equation(s):
// \dp|ula_cmp|mux_comp|Mux2~3_combout  = (\ctrl|ctl_ula_code [1] & ((\dp|mux_o0|Mux1~1_combout  & ((\dp|mux_o2|mux_out [6]) # (\ctrl|ctl_ula_code [0]))) # (!\dp|mux_o0|Mux1~1_combout  & (\dp|mux_o2|mux_out [6] & \ctrl|ctl_ula_code [0]))))

	.dataa(\ctrl|ctl_ula_code [1]),
	.datab(\dp|mux_o0|Mux1~1_combout ),
	.datac(\dp|mux_o2|mux_out [6]),
	.datad(\ctrl|ctl_ula_code [0]),
	.cin(gnd),
	.combout(\dp|ula_cmp|mux_comp|Mux2~3_combout ),
	.cout());
// synopsys translate_off
defparam \dp|ula_cmp|mux_comp|Mux2~3 .lut_mask = 16'hA880;
defparam \dp|ula_cmp|mux_comp|Mux2~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \dp|ula_cmp|mux_comp|Mux2~4 (
// Equation(s):
// \dp|ula_cmp|mux_comp|Mux2~4_combout  = (\ctrl|ctl_ula_code [2] & (\dp|ula_cmp|mux_comp|Mux2~1_combout )) # (!\ctrl|ctl_ula_code [2] & (((\dp|ula_cmp|mux_comp|Mux2~2_combout ) # (\dp|ula_cmp|mux_comp|Mux2~3_combout ))))

	.dataa(\dp|ula_cmp|mux_comp|Mux2~1_combout ),
	.datab(\dp|ula_cmp|mux_comp|Mux2~2_combout ),
	.datac(\dp|ula_cmp|mux_comp|Mux2~3_combout ),
	.datad(\ctrl|ctl_ula_code [2]),
	.cin(gnd),
	.combout(\dp|ula_cmp|mux_comp|Mux2~4_combout ),
	.cout());
// synopsys translate_off
defparam \dp|ula_cmp|mux_comp|Mux2~4 .lut_mask = 16'hAAFC;
defparam \dp|ula_cmp|mux_comp|Mux2~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \dp|mux_i0|Mux1~1 (
// Equation(s):
// \dp|mux_i0|Mux1~1_combout  = (\ctrl|ctl_addr_i0 [1] & ((\dp|mux_i0|Mux1~0_combout  & ((\dp|ula_cmp|mux_comp|Mux2~4_combout ))) # (!\dp|mux_i0|Mux1~0_combout  & (\dp|md|altsyncram_component|auto_generated|q_a [6])))) # (!\ctrl|ctl_addr_i0 [1] & 
// (((\dp|mux_i0|Mux1~0_combout ))))

	.dataa(\dp|md|altsyncram_component|auto_generated|q_a [6]),
	.datab(\ctrl|ctl_addr_i0 [1]),
	.datac(\dp|mux_i0|Mux1~0_combout ),
	.datad(\dp|ula_cmp|mux_comp|Mux2~4_combout ),
	.cin(gnd),
	.combout(\dp|mux_i0|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \dp|mux_i0|Mux1~1 .lut_mask = 16'hF838;
defparam \dp|mux_i0|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \dp|reg_r2|reg8_out[6] (
	.clk(\clk~input_o ),
	.d(\dp|mux_i0|Mux1~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|ctl_ld_r2~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|reg_r2|reg8_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \dp|reg_r2|reg8_out[6] .is_wysiwyg = "true";
defparam \dp|reg_r2|reg8_out[6] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \dp|mux_o2|mux_out[6]~4 (
// Equation(s):
// \dp|mux_o2|mux_out[6]~4_combout  = (\dp|mux_o2|mux_out[6]~1_combout  & ((\dp|mux_o2|mux_out[6]~2_combout  & (\dp|reg_r1|reg8_out [6])) # (!\dp|mux_o2|mux_out[6]~2_combout  & ((\dp|reg_RI|reg16_out [6]))))) # (!\dp|mux_o2|mux_out[6]~1_combout  & 
// (((!\dp|mux_o2|mux_out[6]~2_combout ))))

	.dataa(\dp|reg_r1|reg8_out [6]),
	.datab(\dp|reg_RI|reg16_out [6]),
	.datac(\dp|mux_o2|mux_out[6]~1_combout ),
	.datad(\dp|mux_o2|mux_out[6]~2_combout ),
	.cin(gnd),
	.combout(\dp|mux_o2|mux_out[6]~4_combout ),
	.cout());
// synopsys translate_off
defparam \dp|mux_o2|mux_out[6]~4 .lut_mask = 16'hA0CF;
defparam \dp|mux_o2|mux_out[6]~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \dp|mux_o2|mux_out[6] (
// Equation(s):
// \dp|mux_o2|mux_out [6] = (\dp|mux_o2|mux_out[6]~0_combout  & ((\dp|mux_o2|mux_out[6]~4_combout  & ((\dp|reg_r2|reg8_out [6]))) # (!\dp|mux_o2|mux_out[6]~4_combout  & (\dp|reg_r3|reg8_out [6])))) # (!\dp|mux_o2|mux_out[6]~0_combout  & 
// (((\dp|mux_o2|mux_out[6]~4_combout ))))

	.dataa(\dp|reg_r3|reg8_out [6]),
	.datab(\dp|reg_r2|reg8_out [6]),
	.datac(\dp|mux_o2|mux_out[6]~0_combout ),
	.datad(\dp|mux_o2|mux_out[6]~4_combout ),
	.cin(gnd),
	.combout(\dp|mux_o2|mux_out [6]),
	.cout());
// synopsys translate_off
defparam \dp|mux_o2|mux_out[6] .lut_mask = 16'hCFA0;
defparam \dp|mux_o2|mux_out[6] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \dp|mux_o0|Mux2~1 (
// Equation(s):
// \dp|mux_o0|Mux2~1_combout  = (\dp|mux_o0|Mux2~0_combout ) # ((\ctrl|ctl_addr_o0 [1] & (\dp|reg_r2|reg8_out [5] & !\ctrl|ctl_addr_o0 [0])))

	.dataa(\dp|mux_o0|Mux2~0_combout ),
	.datab(\ctrl|ctl_addr_o0 [1]),
	.datac(\dp|reg_r2|reg8_out [5]),
	.datad(\ctrl|ctl_addr_o0 [0]),
	.cin(gnd),
	.combout(\dp|mux_o0|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \dp|mux_o0|Mux2~1 .lut_mask = 16'hAAEA;
defparam \dp|mux_o0|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_ram_block \dp|md|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(\ctrl|ctl_wr_md~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dp|mux_o0|Mux2~1_combout }),
	.portaaddr({\dp|add_MD|Add0~14_combout ,\dp|add_MD|Add0~12_combout ,\dp|add_MD|Add0~10_combout ,\dp|add_MD|Add0~8_combout ,\dp|add_MD|Add0~6_combout ,\dp|add_MD|Add0~4_combout ,\dp|add_MD|Add0~2_combout ,\dp|add_MD|Add0~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dp|md|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dp|md|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \dp|md|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \dp|md|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "datapath:dp|men_dados:md|altsyncram:altsyncram_component|altsyncram_19g1:auto_generated|ALTSYNCRAM";
defparam \dp|md|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "single_port";
defparam \dp|md|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \dp|md|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 8;
defparam \dp|md|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \dp|md|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \dp|md|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \dp|md|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \dp|md|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \dp|md|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \dp|md|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 255;
defparam \dp|md|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 256;
defparam \dp|md|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 8;
defparam \dp|md|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dp|md|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 8;
defparam \dp|md|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \dp|md|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M9K";
// synopsys translate_on

cycloneiv_io_ibuf \data_i0[5]~input (
	.i(data_i0[5]),
	.ibar(gnd),
	.o(\data_i0[5]~input_o ));
// synopsys translate_off
defparam \data_i0[5]~input .bus_hold = "false";
defparam \data_i0[5]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \dp|reg_i0|reg8_out[5] (
	.clk(!\clk~input_o ),
	.d(\data_i0[5]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|ctl_ld_i1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|reg_i0|reg8_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \dp|reg_i0|reg8_out[5] .is_wysiwyg = "true";
defparam \dp|reg_i0|reg8_out[5] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \dp|mux_i0|Mux2~0 (
// Equation(s):
// \dp|mux_i0|Mux2~0_combout  = (\ctrl|ctl_addr_i0 [0] & (((\ctrl|ctl_addr_i0 [1])))) # (!\ctrl|ctl_addr_i0 [0] & ((\ctrl|ctl_addr_i0 [1] & (\dp|md|altsyncram_component|auto_generated|q_a [5])) # (!\ctrl|ctl_addr_i0 [1] & ((\dp|reg_i0|reg8_out [5])))))

	.dataa(\ctrl|ctl_addr_i0 [0]),
	.datab(\dp|md|altsyncram_component|auto_generated|q_a [5]),
	.datac(\ctrl|ctl_addr_i0 [1]),
	.datad(\dp|reg_i0|reg8_out [5]),
	.cin(gnd),
	.combout(\dp|mux_i0|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \dp|mux_i0|Mux2~0 .lut_mask = 16'hE5E0;
defparam \dp|mux_i0|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \dp|ula_cmp|mux_comp|Mux3~2 (
// Equation(s):
// \dp|ula_cmp|mux_comp|Mux3~2_combout  = (\dp|ula_cmp|sub_comp|Add0~20_combout  & !\ctrl|ctl_ula_code [1])

	.dataa(\dp|ula_cmp|sub_comp|Add0~20_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\ctrl|ctl_ula_code [1]),
	.cin(gnd),
	.combout(\dp|ula_cmp|mux_comp|Mux3~2_combout ),
	.cout());
// synopsys translate_off
defparam \dp|ula_cmp|mux_comp|Mux3~2 .lut_mask = 16'h00AA;
defparam \dp|ula_cmp|mux_comp|Mux3~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \dp|ula_cmp|mux_comp|Mux3~3 (
// Equation(s):
// \dp|ula_cmp|mux_comp|Mux3~3_combout  = (\ctrl|ctl_ula_code [1] & ((\dp|mux_o0|Mux2~1_combout  & ((\dp|mux_o2|mux_out [5]) # (\ctrl|ctl_ula_code [0]))) # (!\dp|mux_o0|Mux2~1_combout  & (\dp|mux_o2|mux_out [5] & \ctrl|ctl_ula_code [0]))))

	.dataa(\ctrl|ctl_ula_code [1]),
	.datab(\dp|mux_o0|Mux2~1_combout ),
	.datac(\dp|mux_o2|mux_out [5]),
	.datad(\ctrl|ctl_ula_code [0]),
	.cin(gnd),
	.combout(\dp|ula_cmp|mux_comp|Mux3~3_combout ),
	.cout());
// synopsys translate_off
defparam \dp|ula_cmp|mux_comp|Mux3~3 .lut_mask = 16'hA880;
defparam \dp|ula_cmp|mux_comp|Mux3~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \dp|ula_cmp|mux_comp|Mux3~4 (
// Equation(s):
// \dp|ula_cmp|mux_comp|Mux3~4_combout  = (\ctrl|ctl_ula_code [2] & (\dp|ula_cmp|mux_comp|Mux3~1_combout )) # (!\ctrl|ctl_ula_code [2] & (((\dp|ula_cmp|mux_comp|Mux3~2_combout ) # (\dp|ula_cmp|mux_comp|Mux3~3_combout ))))

	.dataa(\dp|ula_cmp|mux_comp|Mux3~1_combout ),
	.datab(\dp|ula_cmp|mux_comp|Mux3~2_combout ),
	.datac(\dp|ula_cmp|mux_comp|Mux3~3_combout ),
	.datad(\ctrl|ctl_ula_code [2]),
	.cin(gnd),
	.combout(\dp|ula_cmp|mux_comp|Mux3~4_combout ),
	.cout());
// synopsys translate_off
defparam \dp|ula_cmp|mux_comp|Mux3~4 .lut_mask = 16'hAAFC;
defparam \dp|ula_cmp|mux_comp|Mux3~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \dp|mux_i0|Mux2~1 (
// Equation(s):
// \dp|mux_i0|Mux2~1_combout  = (\ctrl|ctl_addr_i0 [0] & ((\dp|mux_i0|Mux2~0_combout  & ((\dp|ula_cmp|mux_comp|Mux3~4_combout ))) # (!\dp|mux_i0|Mux2~0_combout  & (\dp|reg_i1|reg8_out [5])))) # (!\ctrl|ctl_addr_i0 [0] & (((\dp|mux_i0|Mux2~0_combout ))))

	.dataa(\dp|reg_i1|reg8_out [5]),
	.datab(\ctrl|ctl_addr_i0 [0]),
	.datac(\dp|mux_i0|Mux2~0_combout ),
	.datad(\dp|ula_cmp|mux_comp|Mux3~4_combout ),
	.cin(gnd),
	.combout(\dp|mux_i0|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \dp|mux_i0|Mux2~1 .lut_mask = 16'hF838;
defparam \dp|mux_i0|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \dp|reg_r2|reg8_out[5] (
	.clk(\clk~input_o ),
	.d(\dp|mux_i0|Mux2~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|ctl_ld_r2~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|reg_r2|reg8_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \dp|reg_r2|reg8_out[5] .is_wysiwyg = "true";
defparam \dp|reg_r2|reg8_out[5] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \dp|mux_o2|mux_out[5]~5 (
// Equation(s):
// \dp|mux_o2|mux_out[5]~5_combout  = (\dp|mux_o2|mux_out[6]~1_combout  & ((\dp|mux_o2|mux_out[6]~2_combout  & (\dp|reg_r1|reg8_out [5])) # (!\dp|mux_o2|mux_out[6]~2_combout  & ((\dp|reg_RI|reg16_out [5]))))) # (!\dp|mux_o2|mux_out[6]~1_combout  & 
// (((!\dp|mux_o2|mux_out[6]~2_combout ))))

	.dataa(\dp|reg_r1|reg8_out [5]),
	.datab(\dp|reg_RI|reg16_out [5]),
	.datac(\dp|mux_o2|mux_out[6]~1_combout ),
	.datad(\dp|mux_o2|mux_out[6]~2_combout ),
	.cin(gnd),
	.combout(\dp|mux_o2|mux_out[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \dp|mux_o2|mux_out[5]~5 .lut_mask = 16'hA0CF;
defparam \dp|mux_o2|mux_out[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \dp|mux_o2|mux_out[5] (
// Equation(s):
// \dp|mux_o2|mux_out [5] = (\dp|mux_o2|mux_out[6]~0_combout  & ((\dp|mux_o2|mux_out[5]~5_combout  & ((\dp|reg_r2|reg8_out [5]))) # (!\dp|mux_o2|mux_out[5]~5_combout  & (\dp|reg_r3|reg8_out [5])))) # (!\dp|mux_o2|mux_out[6]~0_combout  & 
// (((\dp|mux_o2|mux_out[5]~5_combout ))))

	.dataa(\dp|reg_r3|reg8_out [5]),
	.datab(\dp|reg_r2|reg8_out [5]),
	.datac(\dp|mux_o2|mux_out[6]~0_combout ),
	.datad(\dp|mux_o2|mux_out[5]~5_combout ),
	.cin(gnd),
	.combout(\dp|mux_o2|mux_out [5]),
	.cout());
// synopsys translate_off
defparam \dp|mux_o2|mux_out[5] .lut_mask = 16'hCFA0;
defparam \dp|mux_o2|mux_out[5] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_io_ibuf \data_i1[4]~input (
	.i(data_i1[4]),
	.ibar(gnd),
	.o(\data_i1[4]~input_o ));
// synopsys translate_off
defparam \data_i1[4]~input .bus_hold = "false";
defparam \data_i1[4]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \dp|reg_i1|reg8_out[4] (
	.clk(!\clk~input_o ),
	.d(\data_i1[4]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|ctl_ld_i1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|reg_i1|reg8_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \dp|reg_i1|reg8_out[4] .is_wysiwyg = "true";
defparam \dp|reg_i1|reg8_out[4] .power_up = "low";
// synopsys translate_on

cycloneiv_io_ibuf \data_i0[4]~input (
	.i(data_i0[4]),
	.ibar(gnd),
	.o(\data_i0[4]~input_o ));
// synopsys translate_off
defparam \data_i0[4]~input .bus_hold = "false";
defparam \data_i0[4]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \dp|reg_i0|reg8_out[4] (
	.clk(!\clk~input_o ),
	.d(\data_i0[4]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|ctl_ld_i1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|reg_i0|reg8_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \dp|reg_i0|reg8_out[4] .is_wysiwyg = "true";
defparam \dp|reg_i0|reg8_out[4] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \dp|mux_i0|Mux3~0 (
// Equation(s):
// \dp|mux_i0|Mux3~0_combout  = (\ctrl|ctl_addr_i0 [1] & (((\ctrl|ctl_addr_i0 [0])))) # (!\ctrl|ctl_addr_i0 [1] & ((\ctrl|ctl_addr_i0 [0] & (\dp|reg_i1|reg8_out [4])) # (!\ctrl|ctl_addr_i0 [0] & ((\dp|reg_i0|reg8_out [4])))))

	.dataa(\ctrl|ctl_addr_i0 [1]),
	.datab(\dp|reg_i1|reg8_out [4]),
	.datac(\ctrl|ctl_addr_i0 [0]),
	.datad(\dp|reg_i0|reg8_out [4]),
	.cin(gnd),
	.combout(\dp|mux_i0|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \dp|mux_i0|Mux3~0 .lut_mask = 16'hE5E0;
defparam \dp|mux_i0|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \dp|ula_cmp|mux_comp|Mux4~2 (
// Equation(s):
// \dp|ula_cmp|mux_comp|Mux4~2_combout  = (\dp|ula_cmp|sub_comp|Add0~17_combout  & !\ctrl|ctl_ula_code [1])

	.dataa(\dp|ula_cmp|sub_comp|Add0~17_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\ctrl|ctl_ula_code [1]),
	.cin(gnd),
	.combout(\dp|ula_cmp|mux_comp|Mux4~2_combout ),
	.cout());
// synopsys translate_off
defparam \dp|ula_cmp|mux_comp|Mux4~2 .lut_mask = 16'h00AA;
defparam \dp|ula_cmp|mux_comp|Mux4~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \dp|mux_o0|Mux3~1 (
// Equation(s):
// \dp|mux_o0|Mux3~1_combout  = (\dp|mux_o0|Mux3~0_combout ) # ((\ctrl|ctl_addr_o0 [1] & (\dp|reg_r2|reg8_out [4] & !\ctrl|ctl_addr_o0 [0])))

	.dataa(\dp|mux_o0|Mux3~0_combout ),
	.datab(\ctrl|ctl_addr_o0 [1]),
	.datac(\dp|reg_r2|reg8_out [4]),
	.datad(\ctrl|ctl_addr_o0 [0]),
	.cin(gnd),
	.combout(\dp|mux_o0|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \dp|mux_o0|Mux3~1 .lut_mask = 16'hAAEA;
defparam \dp|mux_o0|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \dp|ula_cmp|mux_comp|Mux4~3 (
// Equation(s):
// \dp|ula_cmp|mux_comp|Mux4~3_combout  = (\ctrl|ctl_ula_code [1] & ((\dp|mux_o0|Mux3~1_combout  & ((\dp|mux_o2|mux_out [4]) # (\ctrl|ctl_ula_code [0]))) # (!\dp|mux_o0|Mux3~1_combout  & (\dp|mux_o2|mux_out [4] & \ctrl|ctl_ula_code [0]))))

	.dataa(\ctrl|ctl_ula_code [1]),
	.datab(\dp|mux_o0|Mux3~1_combout ),
	.datac(\dp|mux_o2|mux_out [4]),
	.datad(\ctrl|ctl_ula_code [0]),
	.cin(gnd),
	.combout(\dp|ula_cmp|mux_comp|Mux4~3_combout ),
	.cout());
// synopsys translate_off
defparam \dp|ula_cmp|mux_comp|Mux4~3 .lut_mask = 16'hA880;
defparam \dp|ula_cmp|mux_comp|Mux4~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \dp|ula_cmp|mux_comp|Mux4~4 (
// Equation(s):
// \dp|ula_cmp|mux_comp|Mux4~4_combout  = (\ctrl|ctl_ula_code [2] & (\dp|ula_cmp|mux_comp|Mux4~1_combout )) # (!\ctrl|ctl_ula_code [2] & (((\dp|ula_cmp|mux_comp|Mux4~2_combout ) # (\dp|ula_cmp|mux_comp|Mux4~3_combout ))))

	.dataa(\dp|ula_cmp|mux_comp|Mux4~1_combout ),
	.datab(\dp|ula_cmp|mux_comp|Mux4~2_combout ),
	.datac(\dp|ula_cmp|mux_comp|Mux4~3_combout ),
	.datad(\ctrl|ctl_ula_code [2]),
	.cin(gnd),
	.combout(\dp|ula_cmp|mux_comp|Mux4~4_combout ),
	.cout());
// synopsys translate_off
defparam \dp|ula_cmp|mux_comp|Mux4~4 .lut_mask = 16'hAAFC;
defparam \dp|ula_cmp|mux_comp|Mux4~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \dp|mux_i0|Mux3~1 (
// Equation(s):
// \dp|mux_i0|Mux3~1_combout  = (\ctrl|ctl_addr_i0 [1] & ((\dp|mux_i0|Mux3~0_combout  & ((\dp|ula_cmp|mux_comp|Mux4~4_combout ))) # (!\dp|mux_i0|Mux3~0_combout  & (\dp|md|altsyncram_component|auto_generated|q_a [4])))) # (!\ctrl|ctl_addr_i0 [1] & 
// (((\dp|mux_i0|Mux3~0_combout ))))

	.dataa(\dp|md|altsyncram_component|auto_generated|q_a [4]),
	.datab(\ctrl|ctl_addr_i0 [1]),
	.datac(\dp|mux_i0|Mux3~0_combout ),
	.datad(\dp|ula_cmp|mux_comp|Mux4~4_combout ),
	.cin(gnd),
	.combout(\dp|mux_i0|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \dp|mux_i0|Mux3~1 .lut_mask = 16'hF838;
defparam \dp|mux_i0|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \dp|reg_r2|reg8_out[4] (
	.clk(\clk~input_o ),
	.d(\dp|mux_i0|Mux3~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|ctl_ld_r2~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|reg_r2|reg8_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \dp|reg_r2|reg8_out[4] .is_wysiwyg = "true";
defparam \dp|reg_r2|reg8_out[4] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \dp|mux_o2|mux_out[4]~6 (
// Equation(s):
// \dp|mux_o2|mux_out[4]~6_combout  = (\dp|mux_o2|mux_out[6]~1_combout  & ((\dp|mux_o2|mux_out[6]~2_combout  & (\dp|reg_r1|reg8_out [4])) # (!\dp|mux_o2|mux_out[6]~2_combout  & ((\dp|reg_RI|reg16_out [4]))))) # (!\dp|mux_o2|mux_out[6]~1_combout  & 
// (((!\dp|mux_o2|mux_out[6]~2_combout ))))

	.dataa(\dp|reg_r1|reg8_out [4]),
	.datab(\dp|reg_RI|reg16_out [4]),
	.datac(\dp|mux_o2|mux_out[6]~1_combout ),
	.datad(\dp|mux_o2|mux_out[6]~2_combout ),
	.cin(gnd),
	.combout(\dp|mux_o2|mux_out[4]~6_combout ),
	.cout());
// synopsys translate_off
defparam \dp|mux_o2|mux_out[4]~6 .lut_mask = 16'hA0CF;
defparam \dp|mux_o2|mux_out[4]~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \dp|mux_o2|mux_out[4] (
// Equation(s):
// \dp|mux_o2|mux_out [4] = (\dp|mux_o2|mux_out[6]~0_combout  & ((\dp|mux_o2|mux_out[4]~6_combout  & ((\dp|reg_r2|reg8_out [4]))) # (!\dp|mux_o2|mux_out[4]~6_combout  & (\dp|reg_r3|reg8_out [4])))) # (!\dp|mux_o2|mux_out[6]~0_combout  & 
// (((\dp|mux_o2|mux_out[4]~6_combout ))))

	.dataa(\dp|reg_r3|reg8_out [4]),
	.datab(\dp|reg_r2|reg8_out [4]),
	.datac(\dp|mux_o2|mux_out[6]~0_combout ),
	.datad(\dp|mux_o2|mux_out[4]~6_combout ),
	.cin(gnd),
	.combout(\dp|mux_o2|mux_out [4]),
	.cout());
// synopsys translate_off
defparam \dp|mux_o2|mux_out[4] .lut_mask = 16'hCFA0;
defparam \dp|mux_o2|mux_out[4] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \dp|ula_cmp|srl_comp|ShiftRight0~2 (
// Equation(s):
// \dp|ula_cmp|srl_comp|ShiftRight0~2_combout  = (\dp|mux_o2|mux_out [7]) # ((\dp|mux_o2|mux_out [6]) # ((\dp|mux_o2|mux_out [5]) # (\dp|mux_o2|mux_out [4])))

	.dataa(\dp|mux_o2|mux_out [7]),
	.datab(\dp|mux_o2|mux_out [6]),
	.datac(\dp|mux_o2|mux_out [5]),
	.datad(\dp|mux_o2|mux_out [4]),
	.cin(gnd),
	.combout(\dp|ula_cmp|srl_comp|ShiftRight0~2_combout ),
	.cout());
// synopsys translate_off
defparam \dp|ula_cmp|srl_comp|ShiftRight0~2 .lut_mask = 16'hFFFE;
defparam \dp|ula_cmp|srl_comp|ShiftRight0~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \dp|mux_i0|Mux4~4 (
// Equation(s):
// \dp|mux_i0|Mux4~4_combout  = (\dp|mux_o2|mux_out [3]) # ((\dp|mux_o2|mux_out [2]) # ((\dp|ula_cmp|srl_comp|ShiftRight0~2_combout ) # (!\ctrl|ctl_ula_code [0])))

	.dataa(\dp|mux_o2|mux_out [3]),
	.datab(\dp|mux_o2|mux_out [2]),
	.datac(\dp|ula_cmp|srl_comp|ShiftRight0~2_combout ),
	.datad(\ctrl|ctl_ula_code [0]),
	.cin(gnd),
	.combout(\dp|mux_i0|Mux4~4_combout ),
	.cout());
// synopsys translate_off
defparam \dp|mux_i0|Mux4~4 .lut_mask = 16'hFEFF;
defparam \dp|mux_i0|Mux4~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \dp|ula_cmp|sra_comp|ShiftRight0~6 (
// Equation(s):
// \dp|ula_cmp|sra_comp|ShiftRight0~6_combout  = (\dp|mux_o2|mux_out [1] & (\dp|ula_cmp|Equal4~0_combout )) # (!\dp|mux_o2|mux_out [1] & ((!\dp|mux_o2|mux_out [0])))

	.dataa(\dp|ula_cmp|Equal4~0_combout ),
	.datab(\dp|mux_o2|mux_out [1]),
	.datac(gnd),
	.datad(\dp|mux_o2|mux_out [0]),
	.cin(gnd),
	.combout(\dp|ula_cmp|sra_comp|ShiftRight0~6_combout ),
	.cout());
// synopsys translate_off
defparam \dp|ula_cmp|sra_comp|ShiftRight0~6 .lut_mask = 16'h88BB;
defparam \dp|ula_cmp|sra_comp|ShiftRight0~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \dp|ula_cmp|sra_comp|ShiftRight0~7 (
// Equation(s):
// \dp|ula_cmp|sra_comp|ShiftRight0~7_combout  = (\dp|ula_cmp|sra_comp|ShiftRight0~6_combout  & (((\dp|mux_o0|Mux1~1_combout  & !\dp|mux_o2|mux_out [1])))) # (!\dp|ula_cmp|sra_comp|ShiftRight0~6_combout  & (\dp|mux_o0|Mux0~1_combout ))

	.dataa(\dp|mux_o0|Mux0~1_combout ),
	.datab(\dp|mux_o0|Mux1~1_combout ),
	.datac(\dp|ula_cmp|sra_comp|ShiftRight0~6_combout ),
	.datad(\dp|mux_o2|mux_out [1]),
	.cin(gnd),
	.combout(\dp|ula_cmp|sra_comp|ShiftRight0~7_combout ),
	.cout());
// synopsys translate_off
defparam \dp|ula_cmp|sra_comp|ShiftRight0~7 .lut_mask = 16'h0ACA;
defparam \dp|ula_cmp|sra_comp|ShiftRight0~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \dp|mux_i0|Mux4~5 (
// Equation(s):
// \dp|mux_i0|Mux4~5_combout  = (\ctrl|ctl_ula_code [1] & \ctrl|ctl_ula_code [0])

	.dataa(\ctrl|ctl_ula_code [1]),
	.datab(\ctrl|ctl_ula_code [0]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\dp|mux_i0|Mux4~5_combout ),
	.cout());
// synopsys translate_off
defparam \dp|mux_i0|Mux4~5 .lut_mask = 16'h8888;
defparam \dp|mux_i0|Mux4~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \dp|comp|Equal0~2 (
// Equation(s):
// \dp|comp|Equal0~2_combout  = \dp|mux_o0|Mux5~1_combout  $ (\dp|mux_o2|mux_out [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\dp|mux_o0|Mux5~1_combout ),
	.datad(\dp|mux_o2|mux_out [2]),
	.cin(gnd),
	.combout(\dp|comp|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \dp|comp|Equal0~2 .lut_mask = 16'h0FF0;
defparam \dp|comp|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \dp|mux_i0|Mux4~6 (
// Equation(s):
// \dp|mux_i0|Mux4~6_combout  = ((\dp|ula_cmp|srl_comp|ShiftRight0~4_combout  & (!\dp|mux_o2|mux_out [2] & !\ctrl|ctl_ula_code [0]))) # (!\ctrl|ctl_ula_code [1])

	.dataa(\dp|ula_cmp|srl_comp|ShiftRight0~4_combout ),
	.datab(\dp|mux_o2|mux_out [2]),
	.datac(\ctrl|ctl_ula_code [0]),
	.datad(\ctrl|ctl_ula_code [1]),
	.cin(gnd),
	.combout(\dp|mux_i0|Mux4~6_combout ),
	.cout());
// synopsys translate_off
defparam \dp|mux_i0|Mux4~6 .lut_mask = 16'h02FF;
defparam \dp|mux_i0|Mux4~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \dp|mux_o0|Mux4~1 (
// Equation(s):
// \dp|mux_o0|Mux4~1_combout  = (\dp|mux_o0|Mux4~0_combout ) # ((\ctrl|ctl_addr_o0 [1] & (\dp|reg_r2|reg8_out [3] & !\ctrl|ctl_addr_o0 [0])))

	.dataa(\dp|mux_o0|Mux4~0_combout ),
	.datab(\ctrl|ctl_addr_o0 [1]),
	.datac(\dp|reg_r2|reg8_out [3]),
	.datad(\ctrl|ctl_addr_o0 [0]),
	.cin(gnd),
	.combout(\dp|mux_o0|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \dp|mux_o0|Mux4~1 .lut_mask = 16'hAAEA;
defparam \dp|mux_o0|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_ram_block \dp|md|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(\ctrl|ctl_wr_md~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dp|mux_o0|Mux4~1_combout }),
	.portaaddr({\dp|add_MD|Add0~14_combout ,\dp|add_MD|Add0~12_combout ,\dp|add_MD|Add0~10_combout ,\dp|add_MD|Add0~8_combout ,\dp|add_MD|Add0~6_combout ,\dp|add_MD|Add0~4_combout ,\dp|add_MD|Add0~2_combout ,\dp|add_MD|Add0~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dp|md|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dp|md|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \dp|md|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \dp|md|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "datapath:dp|men_dados:md|altsyncram:altsyncram_component|altsyncram_19g1:auto_generated|ALTSYNCRAM";
defparam \dp|md|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "single_port";
defparam \dp|md|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \dp|md|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 8;
defparam \dp|md|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \dp|md|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \dp|md|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \dp|md|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \dp|md|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \dp|md|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \dp|md|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 255;
defparam \dp|md|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 256;
defparam \dp|md|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 8;
defparam \dp|md|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dp|md|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 8;
defparam \dp|md|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \dp|md|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M9K";
// synopsys translate_on

cycloneiv_io_ibuf \data_i0[3]~input (
	.i(data_i0[3]),
	.ibar(gnd),
	.o(\data_i0[3]~input_o ));
// synopsys translate_off
defparam \data_i0[3]~input .bus_hold = "false";
defparam \data_i0[3]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \dp|reg_i0|reg8_out[3] (
	.clk(!\clk~input_o ),
	.d(\data_i0[3]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|ctl_ld_i1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|reg_i0|reg8_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \dp|reg_i0|reg8_out[3] .is_wysiwyg = "true";
defparam \dp|reg_i0|reg8_out[3] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \dp|mux_i0|Mux4~10 (
// Equation(s):
// \dp|mux_i0|Mux4~10_combout  = (\ctrl|ctl_addr_i0 [0] & (((\ctrl|ctl_addr_i0 [1])))) # (!\ctrl|ctl_addr_i0 [0] & ((\ctrl|ctl_addr_i0 [1] & (\dp|md|altsyncram_component|auto_generated|q_a [3])) # (!\ctrl|ctl_addr_i0 [1] & ((\dp|reg_i0|reg8_out [3])))))

	.dataa(\ctrl|ctl_addr_i0 [0]),
	.datab(\dp|md|altsyncram_component|auto_generated|q_a [3]),
	.datac(\ctrl|ctl_addr_i0 [1]),
	.datad(\dp|reg_i0|reg8_out [3]),
	.cin(gnd),
	.combout(\dp|mux_i0|Mux4~10_combout ),
	.cout());
// synopsys translate_off
defparam \dp|mux_i0|Mux4~10 .lut_mask = 16'hE5E0;
defparam \dp|mux_i0|Mux4~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \dp|ula_cmp|sra_comp|ShiftRight0~4 (
// Equation(s):
// \dp|ula_cmp|sra_comp|ShiftRight0~4_combout  = (\dp|mux_o2|mux_out [0] & (\dp|mux_o0|Mux3~1_combout )) # (!\dp|mux_o2|mux_out [0] & ((\dp|mux_o0|Mux4~1_combout )))

	.dataa(\dp|mux_o0|Mux3~1_combout ),
	.datab(\dp|mux_o0|Mux4~1_combout ),
	.datac(gnd),
	.datad(\dp|mux_o2|mux_out [0]),
	.cin(gnd),
	.combout(\dp|ula_cmp|sra_comp|ShiftRight0~4_combout ),
	.cout());
// synopsys translate_off
defparam \dp|ula_cmp|sra_comp|ShiftRight0~4 .lut_mask = 16'hAACC;
defparam \dp|ula_cmp|sra_comp|ShiftRight0~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \dp|ula_cmp|Equal4~0 (
// Equation(s):
// \dp|ula_cmp|Equal4~0_combout  = (\ctrl|ctl_ula_code [2] & (\ctrl|ctl_ula_code [0] & !\ctrl|ctl_ula_code [1]))

	.dataa(\ctrl|ctl_ula_code [2]),
	.datab(\ctrl|ctl_ula_code [0]),
	.datac(gnd),
	.datad(\ctrl|ctl_ula_code [1]),
	.cin(gnd),
	.combout(\dp|ula_cmp|Equal4~0_combout ),
	.cout());
// synopsys translate_off
defparam \dp|ula_cmp|Equal4~0 .lut_mask = 16'h0088;
defparam \dp|ula_cmp|Equal4~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \dp|ula_cmp|sra_comp|ShiftRight0~8 (
// Equation(s):
// \dp|ula_cmp|sra_comp|ShiftRight0~8_combout  = (\dp|mux_o0|Mux0~1_combout  & (((!\dp|mux_o2|mux_out [1] & !\dp|mux_o2|mux_out [0])) # (!\dp|ula_cmp|Equal4~0_combout )))

	.dataa(\dp|mux_o0|Mux0~1_combout ),
	.datab(\dp|mux_o2|mux_out [1]),
	.datac(\dp|mux_o2|mux_out [0]),
	.datad(\dp|ula_cmp|Equal4~0_combout ),
	.cin(gnd),
	.combout(\dp|ula_cmp|sra_comp|ShiftRight0~8_combout ),
	.cout());
// synopsys translate_off
defparam \dp|ula_cmp|sra_comp|ShiftRight0~8 .lut_mask = 16'h02AA;
defparam \dp|ula_cmp|sra_comp|ShiftRight0~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \dp|comp|Equal0~3 (
// Equation(s):
// \dp|comp|Equal0~3_combout  = \dp|mux_o0|Mux4~1_combout  $ (\dp|mux_o2|mux_out [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(\dp|mux_o0|Mux4~1_combout ),
	.datad(\dp|mux_o2|mux_out [3]),
	.cin(gnd),
	.combout(\dp|comp|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \dp|comp|Equal0~3 .lut_mask = 16'h0FF0;
defparam \dp|comp|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \dp|mux_i0|Mux4~11 (
// Equation(s):
// \dp|mux_i0|Mux4~11_combout  = (\dp|mux_i0|Mux4~6_combout  & ((\dp|mux_i0|Mux4~7_combout  & (\dp|ula_cmp|sll_comp|ShiftLeft0~8_combout )) # (!\dp|mux_i0|Mux4~7_combout  & ((\dp|comp|Equal0~3_combout ))))) # (!\dp|mux_i0|Mux4~6_combout  & 
// (((!\dp|mux_i0|Mux4~7_combout ))))

	.dataa(\dp|ula_cmp|sll_comp|ShiftLeft0~8_combout ),
	.datab(\dp|comp|Equal0~3_combout ),
	.datac(\dp|mux_i0|Mux4~6_combout ),
	.datad(\dp|mux_i0|Mux4~7_combout ),
	.cin(gnd),
	.combout(\dp|mux_i0|Mux4~11_combout ),
	.cout());
// synopsys translate_off
defparam \dp|mux_i0|Mux4~11 .lut_mask = 16'hA0CF;
defparam \dp|mux_i0|Mux4~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \dp|mux_i0|Mux4~12 (
// Equation(s):
// \dp|mux_i0|Mux4~12_combout  = (\dp|mux_i0|Mux4~5_combout  & ((\dp|mux_i0|Mux4~11_combout  & ((\dp|ula_cmp|sra_comp|ShiftRight0~8_combout ))) # (!\dp|mux_i0|Mux4~11_combout  & (\dp|ula_cmp|ula_in0_9[8]~2_combout )))) # (!\dp|mux_i0|Mux4~5_combout  & 
// (((\dp|mux_i0|Mux4~11_combout ))))

	.dataa(\dp|ula_cmp|ula_in0_9[8]~2_combout ),
	.datab(\dp|ula_cmp|sra_comp|ShiftRight0~8_combout ),
	.datac(\dp|mux_i0|Mux4~5_combout ),
	.datad(\dp|mux_i0|Mux4~11_combout ),
	.cin(gnd),
	.combout(\dp|mux_i0|Mux4~12_combout ),
	.cout());
// synopsys translate_off
defparam \dp|mux_i0|Mux4~12 .lut_mask = 16'hCFA0;
defparam \dp|mux_i0|Mux4~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \dp|mux_o0|Mux0~1 (
// Equation(s):
// \dp|mux_o0|Mux0~1_combout  = (\dp|mux_o0|Mux0~0_combout ) # ((\ctrl|ctl_addr_o0 [1] & (\dp|reg_r2|reg8_out [7] & !\ctrl|ctl_addr_o0 [0])))

	.dataa(\dp|mux_o0|Mux0~0_combout ),
	.datab(\ctrl|ctl_addr_o0 [1]),
	.datac(\dp|reg_r2|reg8_out [7]),
	.datad(\ctrl|ctl_addr_o0 [0]),
	.cin(gnd),
	.combout(\dp|mux_o0|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \dp|mux_o0|Mux0~1 .lut_mask = 16'hAAEA;
defparam \dp|mux_o0|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_ram_block \dp|md|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(\ctrl|ctl_wr_md~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dp|mux_o0|Mux0~1_combout }),
	.portaaddr({\dp|add_MD|Add0~14_combout ,\dp|add_MD|Add0~12_combout ,\dp|add_MD|Add0~10_combout ,\dp|add_MD|Add0~8_combout ,\dp|add_MD|Add0~6_combout ,\dp|add_MD|Add0~4_combout ,\dp|add_MD|Add0~2_combout ,\dp|add_MD|Add0~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dp|md|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dp|md|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \dp|md|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \dp|md|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "datapath:dp|men_dados:md|altsyncram:altsyncram_component|altsyncram_19g1:auto_generated|ALTSYNCRAM";
defparam \dp|md|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "single_port";
defparam \dp|md|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \dp|md|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 8;
defparam \dp|md|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \dp|md|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \dp|md|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \dp|md|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \dp|md|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \dp|md|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \dp|md|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 255;
defparam \dp|md|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 256;
defparam \dp|md|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 8;
defparam \dp|md|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dp|md|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 8;
defparam \dp|md|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \dp|md|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M9K";
// synopsys translate_on

cycloneiv_io_ibuf \data_i0[7]~input (
	.i(data_i0[7]),
	.ibar(gnd),
	.o(\data_i0[7]~input_o ));
// synopsys translate_off
defparam \data_i0[7]~input .bus_hold = "false";
defparam \data_i0[7]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \dp|reg_i0|reg8_out[7] (
	.clk(!\clk~input_o ),
	.d(\data_i0[7]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|ctl_ld_i1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|reg_i0|reg8_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \dp|reg_i0|reg8_out[7] .is_wysiwyg = "true";
defparam \dp|reg_i0|reg8_out[7] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \dp|mux_i0|Mux0~0 (
// Equation(s):
// \dp|mux_i0|Mux0~0_combout  = (\ctrl|ctl_addr_i0 [0] & (((\ctrl|ctl_addr_i0 [1])))) # (!\ctrl|ctl_addr_i0 [0] & ((\ctrl|ctl_addr_i0 [1] & (\dp|md|altsyncram_component|auto_generated|q_a [7])) # (!\ctrl|ctl_addr_i0 [1] & ((\dp|reg_i0|reg8_out [7])))))

	.dataa(\ctrl|ctl_addr_i0 [0]),
	.datab(\dp|md|altsyncram_component|auto_generated|q_a [7]),
	.datac(\ctrl|ctl_addr_i0 [1]),
	.datad(\dp|reg_i0|reg8_out [7]),
	.cin(gnd),
	.combout(\dp|mux_i0|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \dp|mux_i0|Mux0~0 .lut_mask = 16'hE5E0;
defparam \dp|mux_i0|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \dp|ula_cmp|srl_comp|ShiftRight0~20 (
// Equation(s):
// \dp|ula_cmp|srl_comp|ShiftRight0~20_combout  = (\dp|ula_cmp|srl_comp|ShiftRight0~17_combout  & (!\dp|mux_o2|mux_out [3] & (!\dp|mux_o2|mux_out [2] & !\dp|ula_cmp|srl_comp|ShiftRight0~2_combout )))

	.dataa(\dp|ula_cmp|srl_comp|ShiftRight0~17_combout ),
	.datab(\dp|mux_o2|mux_out [3]),
	.datac(\dp|mux_o2|mux_out [2]),
	.datad(\dp|ula_cmp|srl_comp|ShiftRight0~2_combout ),
	.cin(gnd),
	.combout(\dp|ula_cmp|srl_comp|ShiftRight0~20_combout ),
	.cout());
// synopsys translate_off
defparam \dp|ula_cmp|srl_comp|ShiftRight0~20 .lut_mask = 16'h0002;
defparam \dp|ula_cmp|srl_comp|ShiftRight0~20 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \dp|comp|Equal0~8 (
// Equation(s):
// \dp|comp|Equal0~8_combout  = \dp|mux_o0|Mux0~1_combout  $ (\dp|mux_o2|mux_out [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(\dp|mux_o0|Mux0~1_combout ),
	.datad(\dp|mux_o2|mux_out [7]),
	.cin(gnd),
	.combout(\dp|comp|Equal0~8_combout ),
	.cout());
// synopsys translate_off
defparam \dp|comp|Equal0~8 .lut_mask = 16'h0FF0;
defparam \dp|comp|Equal0~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \dp|ula_cmp|mux_comp|Mux1~2 (
// Equation(s):
// \dp|ula_cmp|mux_comp|Mux1~2_combout  = (\ctrl|ctl_ula_code [1] & (((\ctrl|ctl_ula_code [0])))) # (!\ctrl|ctl_ula_code [1] & ((\ctrl|ctl_ula_code [0] & (\dp|ula_cmp|srl_comp|ShiftRight0~20_combout )) # (!\ctrl|ctl_ula_code [0] & ((\dp|comp|Equal0~8_combout 
// )))))

	.dataa(\ctrl|ctl_ula_code [1]),
	.datab(\dp|ula_cmp|srl_comp|ShiftRight0~20_combout ),
	.datac(\ctrl|ctl_ula_code [0]),
	.datad(\dp|comp|Equal0~8_combout ),
	.cin(gnd),
	.combout(\dp|ula_cmp|mux_comp|Mux1~2_combout ),
	.cout());
// synopsys translate_off
defparam \dp|ula_cmp|mux_comp|Mux1~2 .lut_mask = 16'hE5E0;
defparam \dp|ula_cmp|mux_comp|Mux1~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \dp|ula_cmp|ula_in0_9[8]~2 (
// Equation(s):
// \dp|ula_cmp|ula_in0_9[8]~2_combout  = (\dp|mux_o0|Mux0~1_combout  & (((\ctrl|ctl_ula_code [1]) # (!\ctrl|ctl_ula_code [0])) # (!\ctrl|ctl_ula_code [2])))

	.dataa(\ctrl|ctl_ula_code [2]),
	.datab(\ctrl|ctl_ula_code [0]),
	.datac(\ctrl|ctl_ula_code [1]),
	.datad(\dp|mux_o0|Mux0~1_combout ),
	.cin(gnd),
	.combout(\dp|ula_cmp|ula_in0_9[8]~2_combout ),
	.cout());
// synopsys translate_off
defparam \dp|ula_cmp|ula_in0_9[8]~2 .lut_mask = 16'hF700;
defparam \dp|ula_cmp|ula_in0_9[8]~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \dp|ula_cmp|sra_comp|ShiftRight0~9 (
// Equation(s):
// \dp|ula_cmp|sra_comp|ShiftRight0~9_combout  = (!\dp|mux_o2|mux_out [3] & (!\dp|mux_o2|mux_out [2] & !\dp|ula_cmp|srl_comp|ShiftRight0~2_combout ))

	.dataa(gnd),
	.datab(\dp|mux_o2|mux_out [3]),
	.datac(\dp|mux_o2|mux_out [2]),
	.datad(\dp|ula_cmp|srl_comp|ShiftRight0~2_combout ),
	.cin(gnd),
	.combout(\dp|ula_cmp|sra_comp|ShiftRight0~9_combout ),
	.cout());
// synopsys translate_off
defparam \dp|ula_cmp|sra_comp|ShiftRight0~9 .lut_mask = 16'h0003;
defparam \dp|ula_cmp|sra_comp|ShiftRight0~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \dp|ula_cmp|sra_comp|ShiftRight0~13 (
// Equation(s):
// \dp|ula_cmp|sra_comp|ShiftRight0~13_combout  = (\dp|ula_cmp|sra_comp|ShiftRight0~9_combout  & (\dp|ula_cmp|sra_comp|ShiftRight0~8_combout )) # (!\dp|ula_cmp|sra_comp|ShiftRight0~9_combout  & ((\dp|ula_cmp|ula_in0_9[8]~2_combout )))

	.dataa(\dp|ula_cmp|sra_comp|ShiftRight0~8_combout ),
	.datab(\dp|ula_cmp|ula_in0_9[8]~2_combout ),
	.datac(gnd),
	.datad(\dp|ula_cmp|sra_comp|ShiftRight0~9_combout ),
	.cin(gnd),
	.combout(\dp|ula_cmp|sra_comp|ShiftRight0~13_combout ),
	.cout());
// synopsys translate_off
defparam \dp|ula_cmp|sra_comp|ShiftRight0~13 .lut_mask = 16'hAACC;
defparam \dp|ula_cmp|sra_comp|ShiftRight0~13 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \dp|ula_cmp|mux_comp|Mux1~3 (
// Equation(s):
// \dp|ula_cmp|mux_comp|Mux1~3_combout  = (\ctrl|ctl_ula_code [1] & ((\dp|ula_cmp|mux_comp|Mux1~2_combout  & ((\dp|ula_cmp|sra_comp|ShiftRight0~13_combout ))) # (!\dp|ula_cmp|mux_comp|Mux1~2_combout  & (\dp|ula_cmp|sll_comp|ShiftLeft0~21_combout )))) # 
// (!\ctrl|ctl_ula_code [1] & (((\dp|ula_cmp|mux_comp|Mux1~2_combout ))))

	.dataa(\dp|ula_cmp|sll_comp|ShiftLeft0~21_combout ),
	.datab(\ctrl|ctl_ula_code [1]),
	.datac(\dp|ula_cmp|mux_comp|Mux1~2_combout ),
	.datad(\dp|ula_cmp|sra_comp|ShiftRight0~13_combout ),
	.cin(gnd),
	.combout(\dp|ula_cmp|mux_comp|Mux1~3_combout ),
	.cout());
// synopsys translate_off
defparam \dp|ula_cmp|mux_comp|Mux1~3 .lut_mask = 16'hF838;
defparam \dp|ula_cmp|mux_comp|Mux1~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \dp|ula_cmp|mux_comp|Mux1~4 (
// Equation(s):
// \dp|ula_cmp|mux_comp|Mux1~4_combout  = (\dp|ula_cmp|mux_comp|Mux1~1_combout ) # ((\ctrl|ctl_ula_code [2] & \dp|ula_cmp|mux_comp|Mux1~3_combout ))

	.dataa(\dp|ula_cmp|mux_comp|Mux1~1_combout ),
	.datab(\ctrl|ctl_ula_code [2]),
	.datac(\dp|ula_cmp|mux_comp|Mux1~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\dp|ula_cmp|mux_comp|Mux1~4_combout ),
	.cout());
// synopsys translate_off
defparam \dp|ula_cmp|mux_comp|Mux1~4 .lut_mask = 16'hEAEA;
defparam \dp|ula_cmp|mux_comp|Mux1~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \dp|mux_i0|Mux0~1 (
// Equation(s):
// \dp|mux_i0|Mux0~1_combout  = (\ctrl|ctl_addr_i0 [0] & ((\dp|mux_i0|Mux0~0_combout  & ((\dp|ula_cmp|mux_comp|Mux1~4_combout ))) # (!\dp|mux_i0|Mux0~0_combout  & (\dp|reg_i1|reg8_out [7])))) # (!\ctrl|ctl_addr_i0 [0] & (((\dp|mux_i0|Mux0~0_combout ))))

	.dataa(\dp|reg_i1|reg8_out [7]),
	.datab(\ctrl|ctl_addr_i0 [0]),
	.datac(\dp|mux_i0|Mux0~0_combout ),
	.datad(\dp|ula_cmp|mux_comp|Mux1~4_combout ),
	.cin(gnd),
	.combout(\dp|mux_i0|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \dp|mux_i0|Mux0~1 .lut_mask = 16'hF838;
defparam \dp|mux_i0|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \dp|reg_r2|reg8_out[7] (
	.clk(\clk~input_o ),
	.d(\dp|mux_i0|Mux0~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|ctl_ld_r2~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|reg_r2|reg8_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \dp|reg_r2|reg8_out[7] .is_wysiwyg = "true";
defparam \dp|reg_r2|reg8_out[7] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \dp|mux_o2|mux_out[7]~3 (
// Equation(s):
// \dp|mux_o2|mux_out[7]~3_combout  = (\dp|mux_o2|mux_out[6]~1_combout  & ((\dp|mux_o2|mux_out[6]~2_combout  & (\dp|reg_r1|reg8_out [7])) # (!\dp|mux_o2|mux_out[6]~2_combout  & ((\dp|reg_RI|reg16_out [7]))))) # (!\dp|mux_o2|mux_out[6]~1_combout  & 
// (((!\dp|mux_o2|mux_out[6]~2_combout ))))

	.dataa(\dp|reg_r1|reg8_out [7]),
	.datab(\dp|reg_RI|reg16_out [7]),
	.datac(\dp|mux_o2|mux_out[6]~1_combout ),
	.datad(\dp|mux_o2|mux_out[6]~2_combout ),
	.cin(gnd),
	.combout(\dp|mux_o2|mux_out[7]~3_combout ),
	.cout());
// synopsys translate_off
defparam \dp|mux_o2|mux_out[7]~3 .lut_mask = 16'hA0CF;
defparam \dp|mux_o2|mux_out[7]~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \dp|mux_o2|mux_out[7] (
// Equation(s):
// \dp|mux_o2|mux_out [7] = (\dp|mux_o2|mux_out[6]~0_combout  & ((\dp|mux_o2|mux_out[7]~3_combout  & ((\dp|reg_r2|reg8_out [7]))) # (!\dp|mux_o2|mux_out[7]~3_combout  & (\dp|reg_r3|reg8_out [7])))) # (!\dp|mux_o2|mux_out[6]~0_combout  & 
// (((\dp|mux_o2|mux_out[7]~3_combout ))))

	.dataa(\dp|reg_r3|reg8_out [7]),
	.datab(\dp|reg_r2|reg8_out [7]),
	.datac(\dp|mux_o2|mux_out[6]~0_combout ),
	.datad(\dp|mux_o2|mux_out[7]~3_combout ),
	.cin(gnd),
	.combout(\dp|mux_o2|mux_out [7]),
	.cout());
// synopsys translate_off
defparam \dp|mux_o2|mux_out[7] .lut_mask = 16'hCFA0;
defparam \dp|mux_o2|mux_out[7] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \dp|ula_cmp|srl_comp|ShiftRight0~3 (
// Equation(s):
// \dp|ula_cmp|srl_comp|ShiftRight0~3_combout  = (!\dp|mux_o2|mux_out [3] & !\dp|mux_o2|mux_out [7])

	.dataa(\dp|mux_o2|mux_out [3]),
	.datab(\dp|mux_o2|mux_out [7]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\dp|ula_cmp|srl_comp|ShiftRight0~3_combout ),
	.cout());
// synopsys translate_off
defparam \dp|ula_cmp|srl_comp|ShiftRight0~3 .lut_mask = 16'h1111;
defparam \dp|ula_cmp|srl_comp|ShiftRight0~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \dp|ula_cmp|srl_comp|ShiftRight0~4 (
// Equation(s):
// \dp|ula_cmp|srl_comp|ShiftRight0~4_combout  = (!\dp|mux_o2|mux_out [6] & (!\dp|mux_o2|mux_out [5] & (!\dp|mux_o2|mux_out [4] & \dp|ula_cmp|srl_comp|ShiftRight0~3_combout )))

	.dataa(\dp|mux_o2|mux_out [6]),
	.datab(\dp|mux_o2|mux_out [5]),
	.datac(\dp|mux_o2|mux_out [4]),
	.datad(\dp|ula_cmp|srl_comp|ShiftRight0~3_combout ),
	.cin(gnd),
	.combout(\dp|ula_cmp|srl_comp|ShiftRight0~4_combout ),
	.cout());
// synopsys translate_off
defparam \dp|ula_cmp|srl_comp|ShiftRight0~4 .lut_mask = 16'h0100;
defparam \dp|ula_cmp|srl_comp|ShiftRight0~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \dp|mux_i0|Mux4~18 (
// Equation(s):
// \dp|mux_i0|Mux4~18_combout  = (\dp|mux_i0|Mux4~4_combout  & (((\ctrl|ctl_ula_code [1]) # (\dp|ula_cmp|srl_comp|ShiftRight0~4_combout )) # (!\ctrl|ctl_ula_code [0])))

	.dataa(\ctrl|ctl_ula_code [0]),
	.datab(\ctrl|ctl_ula_code [1]),
	.datac(\dp|mux_i0|Mux4~4_combout ),
	.datad(\dp|ula_cmp|srl_comp|ShiftRight0~4_combout ),
	.cin(gnd),
	.combout(\dp|mux_i0|Mux4~18_combout ),
	.cout());
// synopsys translate_off
defparam \dp|mux_i0|Mux4~18 .lut_mask = 16'hF0D0;
defparam \dp|mux_i0|Mux4~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \dp|mux_i0|Mux4~19 (
// Equation(s):
// \dp|mux_i0|Mux4~19_combout  = (\dp|mux_i0|Mux4~4_combout  & (\ctrl|ctl_ula_code [0] & (!\ctrl|ctl_ula_code [1]))) # (!\dp|mux_i0|Mux4~4_combout  & (((\dp|mux_o2|mux_out [1]))))

	.dataa(\ctrl|ctl_ula_code [0]),
	.datab(\ctrl|ctl_ula_code [1]),
	.datac(\dp|mux_o2|mux_out [1]),
	.datad(\dp|mux_i0|Mux4~4_combout ),
	.cin(gnd),
	.combout(\dp|mux_i0|Mux4~19_combout ),
	.cout());
// synopsys translate_off
defparam \dp|mux_i0|Mux4~19 .lut_mask = 16'h22F0;
defparam \dp|mux_i0|Mux4~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \dp|mux_i0|Mux4~13 (
// Equation(s):
// \dp|mux_i0|Mux4~13_combout  = (\dp|mux_i0|Mux4~18_combout  & ((\dp|mux_i0|Mux4~19_combout  & (\dp|ula_cmp|srl_comp|ShiftRight0~17_combout )) # (!\dp|mux_i0|Mux4~19_combout  & ((\dp|mux_i0|Mux4~12_combout ))))) # (!\dp|mux_i0|Mux4~18_combout  & 
// (((!\dp|mux_i0|Mux4~19_combout ))))

	.dataa(\dp|ula_cmp|srl_comp|ShiftRight0~17_combout ),
	.datab(\dp|mux_i0|Mux4~12_combout ),
	.datac(\dp|mux_i0|Mux4~18_combout ),
	.datad(\dp|mux_i0|Mux4~19_combout ),
	.cin(gnd),
	.combout(\dp|mux_i0|Mux4~13_combout ),
	.cout());
// synopsys translate_off
defparam \dp|mux_i0|Mux4~13 .lut_mask = 16'hA0CF;
defparam \dp|mux_i0|Mux4~13 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \dp|mux_i0|Mux4~14 (
// Equation(s):
// \dp|mux_i0|Mux4~14_combout  = (\dp|mux_i0|Mux4~4_combout  & (((\dp|mux_i0|Mux4~13_combout )))) # (!\dp|mux_i0|Mux4~4_combout  & ((\dp|mux_i0|Mux4~13_combout  & ((\dp|ula_cmp|sra_comp|ShiftRight0~4_combout ))) # (!\dp|mux_i0|Mux4~13_combout  & 
// (\dp|ula_cmp|sra_comp|ShiftRight0~3_combout ))))

	.dataa(\dp|ula_cmp|sra_comp|ShiftRight0~3_combout ),
	.datab(\dp|ula_cmp|sra_comp|ShiftRight0~4_combout ),
	.datac(\dp|mux_i0|Mux4~4_combout ),
	.datad(\dp|mux_i0|Mux4~13_combout ),
	.cin(gnd),
	.combout(\dp|mux_i0|Mux4~14_combout ),
	.cout());
// synopsys translate_off
defparam \dp|mux_i0|Mux4~14 .lut_mask = 16'hFC0A;
defparam \dp|mux_i0|Mux4~14 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \dp|mux_i0|Mux4~9 (
// Equation(s):
// \dp|mux_i0|Mux4~9_combout  = (\ctrl|ctl_ula_code [2]) # ((\ctrl|ctl_ula_code [1] & \ctrl|ctl_ula_code [0]))

	.dataa(\ctrl|ctl_ula_code [2]),
	.datab(\ctrl|ctl_ula_code [1]),
	.datac(\ctrl|ctl_ula_code [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\dp|mux_i0|Mux4~9_combout ),
	.cout());
// synopsys translate_off
defparam \dp|mux_i0|Mux4~9 .lut_mask = 16'hEAEA;
defparam \dp|mux_i0|Mux4~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \dp|ula_cmp|sub_comp|Add0~13 (
// Equation(s):
// \dp|ula_cmp|sub_comp|Add0~13_combout  = \dp|mux_o2|mux_out [3] $ (\ctrl|ctl_ula_code [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\dp|mux_o2|mux_out [3]),
	.datad(\ctrl|ctl_ula_code [0]),
	.cin(gnd),
	.combout(\dp|ula_cmp|sub_comp|Add0~13_combout ),
	.cout());
// synopsys translate_off
defparam \dp|ula_cmp|sub_comp|Add0~13 .lut_mask = 16'h0FF0;
defparam \dp|ula_cmp|sub_comp|Add0~13 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \dp|ula_cmp|sub_comp|Add0~10 (
// Equation(s):
// \dp|ula_cmp|sub_comp|Add0~10_combout  = \dp|mux_o2|mux_out [2] $ (\ctrl|ctl_ula_code [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\dp|mux_o2|mux_out [2]),
	.datad(\ctrl|ctl_ula_code [0]),
	.cin(gnd),
	.combout(\dp|ula_cmp|sub_comp|Add0~10_combout ),
	.cout());
// synopsys translate_off
defparam \dp|ula_cmp|sub_comp|Add0~10 .lut_mask = 16'h0FF0;
defparam \dp|ula_cmp|sub_comp|Add0~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \dp|ula_cmp|sub_comp|Add0~7 (
// Equation(s):
// \dp|ula_cmp|sub_comp|Add0~7_combout  = \dp|mux_o2|mux_out [1] $ (\ctrl|ctl_ula_code [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\dp|mux_o2|mux_out [1]),
	.datad(\ctrl|ctl_ula_code [0]),
	.cin(gnd),
	.combout(\dp|ula_cmp|sub_comp|Add0~7_combout ),
	.cout());
// synopsys translate_off
defparam \dp|ula_cmp|sub_comp|Add0~7 .lut_mask = 16'h0FF0;
defparam \dp|ula_cmp|sub_comp|Add0~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \dp|ula_cmp|sub_comp|Add0~2 (
// Equation(s):
// \dp|ula_cmp|sub_comp|Add0~2_combout  = \dp|mux_o2|mux_out [0] $ (\ctrl|ctl_ula_code [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\dp|mux_o2|mux_out [0]),
	.datad(\ctrl|ctl_ula_code [0]),
	.cin(gnd),
	.combout(\dp|ula_cmp|sub_comp|Add0~2_combout ),
	.cout());
// synopsys translate_off
defparam \dp|ula_cmp|sub_comp|Add0~2 .lut_mask = 16'h0FF0;
defparam \dp|ula_cmp|sub_comp|Add0~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \dp|ula_cmp|sub_comp|Add0~4 (
// Equation(s):
// \dp|ula_cmp|sub_comp|Add0~4_cout  = CARRY(\ctrl|ctl_ula_code [0])

	.dataa(\ctrl|ctl_ula_code [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\dp|ula_cmp|sub_comp|Add0~4_cout ));
// synopsys translate_off
defparam \dp|ula_cmp|sub_comp|Add0~4 .lut_mask = 16'h00AA;
defparam \dp|ula_cmp|sub_comp|Add0~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \dp|mux_i0|Mux4~15 (
// Equation(s):
// \dp|mux_i0|Mux4~15_combout  = (\dp|mux_i0|Mux4~8_combout  & (((\dp|mux_i0|Mux4~9_combout )))) # (!\dp|mux_i0|Mux4~8_combout  & ((\dp|mux_i0|Mux4~9_combout  & (\dp|mux_i0|Mux4~14_combout )) # (!\dp|mux_i0|Mux4~9_combout  & 
// ((\dp|ula_cmp|sub_comp|Add0~14_combout )))))

	.dataa(\dp|mux_i0|Mux4~8_combout ),
	.datab(\dp|mux_i0|Mux4~14_combout ),
	.datac(\dp|mux_i0|Mux4~9_combout ),
	.datad(\dp|ula_cmp|sub_comp|Add0~14_combout ),
	.cin(gnd),
	.combout(\dp|mux_i0|Mux4~15_combout ),
	.cout());
// synopsys translate_off
defparam \dp|mux_i0|Mux4~15 .lut_mask = 16'hE5E0;
defparam \dp|mux_i0|Mux4~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \dp|mux_i0|Mux4~8 (
// Equation(s):
// \dp|mux_i0|Mux4~8_combout  = (\ctrl|ctl_ula_code [1] & !\ctrl|ctl_ula_code [2])

	.dataa(\ctrl|ctl_ula_code [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(\ctrl|ctl_ula_code [2]),
	.cin(gnd),
	.combout(\dp|mux_i0|Mux4~8_combout ),
	.cout());
// synopsys translate_off
defparam \dp|mux_i0|Mux4~8 .lut_mask = 16'h00AA;
defparam \dp|mux_i0|Mux4~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \dp|mux_i0|Mux4~16 (
// Equation(s):
// \dp|mux_i0|Mux4~16_combout  = (\dp|mux_o0|Mux4~1_combout  & ((\dp|mux_i0|Mux4~15_combout ) # ((\dp|mux_o2|mux_out [3] & \dp|mux_i0|Mux4~8_combout )))) # (!\dp|mux_o0|Mux4~1_combout  & (\dp|mux_i0|Mux4~15_combout  & ((\dp|mux_o2|mux_out [3]) # 
// (!\dp|mux_i0|Mux4~8_combout ))))

	.dataa(\dp|mux_o0|Mux4~1_combout ),
	.datab(\dp|mux_o2|mux_out [3]),
	.datac(\dp|mux_i0|Mux4~15_combout ),
	.datad(\dp|mux_i0|Mux4~8_combout ),
	.cin(gnd),
	.combout(\dp|mux_i0|Mux4~16_combout ),
	.cout());
// synopsys translate_off
defparam \dp|mux_i0|Mux4~16 .lut_mask = 16'hE8F0;
defparam \dp|mux_i0|Mux4~16 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \dp|mux_i0|Mux4~17 (
// Equation(s):
// \dp|mux_i0|Mux4~17_combout  = (\ctrl|ctl_addr_i0 [0] & ((\dp|mux_i0|Mux4~10_combout  & ((\dp|mux_i0|Mux4~16_combout ))) # (!\dp|mux_i0|Mux4~10_combout  & (\dp|reg_i1|reg8_out [3])))) # (!\ctrl|ctl_addr_i0 [0] & (((\dp|mux_i0|Mux4~10_combout ))))

	.dataa(\dp|reg_i1|reg8_out [3]),
	.datab(\ctrl|ctl_addr_i0 [0]),
	.datac(\dp|mux_i0|Mux4~10_combout ),
	.datad(\dp|mux_i0|Mux4~16_combout ),
	.cin(gnd),
	.combout(\dp|mux_i0|Mux4~17_combout ),
	.cout());
// synopsys translate_off
defparam \dp|mux_i0|Mux4~17 .lut_mask = 16'hF838;
defparam \dp|mux_i0|Mux4~17 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \dp|reg_r2|reg8_out[3] (
	.clk(\clk~input_o ),
	.d(\dp|mux_i0|Mux4~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|ctl_ld_r2~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|reg_r2|reg8_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \dp|reg_r2|reg8_out[3] .is_wysiwyg = "true";
defparam \dp|reg_r2|reg8_out[3] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \dp|mux_o2|mux_out[3]~7 (
// Equation(s):
// \dp|mux_o2|mux_out[3]~7_combout  = (\dp|mux_o2|mux_out[6]~1_combout  & ((\dp|mux_o2|mux_out[6]~2_combout  & (\dp|reg_r1|reg8_out [3])) # (!\dp|mux_o2|mux_out[6]~2_combout  & ((\dp|reg_RI|reg16_out [3]))))) # (!\dp|mux_o2|mux_out[6]~1_combout  & 
// (((!\dp|mux_o2|mux_out[6]~2_combout ))))

	.dataa(\dp|reg_r1|reg8_out [3]),
	.datab(\dp|reg_RI|reg16_out [3]),
	.datac(\dp|mux_o2|mux_out[6]~1_combout ),
	.datad(\dp|mux_o2|mux_out[6]~2_combout ),
	.cin(gnd),
	.combout(\dp|mux_o2|mux_out[3]~7_combout ),
	.cout());
// synopsys translate_off
defparam \dp|mux_o2|mux_out[3]~7 .lut_mask = 16'hA0CF;
defparam \dp|mux_o2|mux_out[3]~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \dp|mux_o2|mux_out[3] (
// Equation(s):
// \dp|mux_o2|mux_out [3] = (\dp|mux_o2|mux_out[6]~0_combout  & ((\dp|mux_o2|mux_out[3]~7_combout  & ((\dp|reg_r2|reg8_out [3]))) # (!\dp|mux_o2|mux_out[3]~7_combout  & (\dp|reg_r3|reg8_out [3])))) # (!\dp|mux_o2|mux_out[6]~0_combout  & 
// (((\dp|mux_o2|mux_out[3]~7_combout ))))

	.dataa(\dp|reg_r3|reg8_out [3]),
	.datab(\dp|reg_r2|reg8_out [3]),
	.datac(\dp|mux_o2|mux_out[6]~0_combout ),
	.datad(\dp|mux_o2|mux_out[3]~7_combout ),
	.cin(gnd),
	.combout(\dp|mux_o2|mux_out [3]),
	.cout());
// synopsys translate_off
defparam \dp|mux_o2|mux_out[3] .lut_mask = 16'hCFA0;
defparam \dp|mux_o2|mux_out[3] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \dp|mux_i0|Mux4~7 (
// Equation(s):
// \dp|mux_i0|Mux4~7_combout  = (\ctrl|ctl_ula_code [1] & ((\dp|mux_o2|mux_out [3]) # ((\dp|ula_cmp|srl_comp|ShiftRight0~2_combout ) # (!\ctrl|ctl_ula_code [0]))))

	.dataa(\ctrl|ctl_ula_code [1]),
	.datab(\dp|mux_o2|mux_out [3]),
	.datac(\dp|ula_cmp|srl_comp|ShiftRight0~2_combout ),
	.datad(\ctrl|ctl_ula_code [0]),
	.cin(gnd),
	.combout(\dp|mux_i0|Mux4~7_combout ),
	.cout());
// synopsys translate_off
defparam \dp|mux_i0|Mux4~7 .lut_mask = 16'hA8AA;
defparam \dp|mux_i0|Mux4~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \dp|mux_i0|Mux5~1 (
// Equation(s):
// \dp|mux_i0|Mux5~1_combout  = (\dp|mux_i0|Mux4~6_combout  & ((\dp|mux_i0|Mux4~7_combout  & (\dp|ula_cmp|sll_comp|ShiftLeft0~5_combout )) # (!\dp|mux_i0|Mux4~7_combout  & ((\dp|comp|Equal0~2_combout ))))) # (!\dp|mux_i0|Mux4~6_combout  & 
// (((!\dp|mux_i0|Mux4~7_combout ))))

	.dataa(\dp|ula_cmp|sll_comp|ShiftLeft0~5_combout ),
	.datab(\dp|comp|Equal0~2_combout ),
	.datac(\dp|mux_i0|Mux4~6_combout ),
	.datad(\dp|mux_i0|Mux4~7_combout ),
	.cin(gnd),
	.combout(\dp|mux_i0|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \dp|mux_i0|Mux5~1 .lut_mask = 16'hA0CF;
defparam \dp|mux_i0|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \dp|mux_i0|Mux5~2 (
// Equation(s):
// \dp|mux_i0|Mux5~2_combout  = (\dp|mux_i0|Mux4~5_combout  & ((\dp|mux_i0|Mux5~1_combout  & ((\dp|ula_cmp|sra_comp|ShiftRight0~7_combout ))) # (!\dp|mux_i0|Mux5~1_combout  & (\dp|ula_cmp|ula_in0_9[8]~2_combout )))) # (!\dp|mux_i0|Mux4~5_combout  & 
// (((\dp|mux_i0|Mux5~1_combout ))))

	.dataa(\dp|ula_cmp|ula_in0_9[8]~2_combout ),
	.datab(\dp|ula_cmp|sra_comp|ShiftRight0~7_combout ),
	.datac(\dp|mux_i0|Mux4~5_combout ),
	.datad(\dp|mux_i0|Mux5~1_combout ),
	.cin(gnd),
	.combout(\dp|mux_i0|Mux5~2_combout ),
	.cout());
// synopsys translate_off
defparam \dp|mux_i0|Mux5~2 .lut_mask = 16'hCFA0;
defparam \dp|mux_i0|Mux5~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \dp|mux_i0|Mux5~3 (
// Equation(s):
// \dp|mux_i0|Mux5~3_combout  = (\dp|mux_i0|Mux4~18_combout  & ((\dp|mux_i0|Mux4~19_combout  & (\dp|ula_cmp|srl_comp|ShiftRight0~16_combout )) # (!\dp|mux_i0|Mux4~19_combout  & ((\dp|mux_i0|Mux5~2_combout ))))) # (!\dp|mux_i0|Mux4~18_combout  & 
// (((!\dp|mux_i0|Mux4~19_combout ))))

	.dataa(\dp|ula_cmp|srl_comp|ShiftRight0~16_combout ),
	.datab(\dp|mux_i0|Mux5~2_combout ),
	.datac(\dp|mux_i0|Mux4~18_combout ),
	.datad(\dp|mux_i0|Mux4~19_combout ),
	.cin(gnd),
	.combout(\dp|mux_i0|Mux5~3_combout ),
	.cout());
// synopsys translate_off
defparam \dp|mux_i0|Mux5~3 .lut_mask = 16'hA0CF;
defparam \dp|mux_i0|Mux5~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \dp|mux_i0|Mux5~4 (
// Equation(s):
// \dp|mux_i0|Mux5~4_combout  = (\dp|mux_i0|Mux4~4_combout  & (((\dp|mux_i0|Mux5~3_combout )))) # (!\dp|mux_i0|Mux4~4_combout  & ((\dp|mux_i0|Mux5~3_combout  & ((\dp|ula_cmp|sra_comp|ShiftRight0~1_combout ))) # (!\dp|mux_i0|Mux5~3_combout  & 
// (\dp|ula_cmp|sra_comp|ShiftRight0~0_combout ))))

	.dataa(\dp|ula_cmp|sra_comp|ShiftRight0~0_combout ),
	.datab(\dp|ula_cmp|sra_comp|ShiftRight0~1_combout ),
	.datac(\dp|mux_i0|Mux4~4_combout ),
	.datad(\dp|mux_i0|Mux5~3_combout ),
	.cin(gnd),
	.combout(\dp|mux_i0|Mux5~4_combout ),
	.cout());
// synopsys translate_off
defparam \dp|mux_i0|Mux5~4 .lut_mask = 16'hFC0A;
defparam \dp|mux_i0|Mux5~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \dp|mux_i0|Mux5~5 (
// Equation(s):
// \dp|mux_i0|Mux5~5_combout  = (\dp|mux_o0|Mux5~1_combout  & ((\dp|mux_i0|Mux4~9_combout ) # ((\dp|mux_o2|mux_out [2] & \dp|mux_i0|Mux4~8_combout )))) # (!\dp|mux_o0|Mux5~1_combout  & (\dp|mux_i0|Mux4~9_combout  & ((\dp|mux_o2|mux_out [2]) # 
// (!\dp|mux_i0|Mux4~8_combout ))))

	.dataa(\dp|mux_o0|Mux5~1_combout ),
	.datab(\dp|mux_o2|mux_out [2]),
	.datac(\dp|mux_i0|Mux4~9_combout ),
	.datad(\dp|mux_i0|Mux4~8_combout ),
	.cin(gnd),
	.combout(\dp|mux_i0|Mux5~5_combout ),
	.cout());
// synopsys translate_off
defparam \dp|mux_i0|Mux5~5 .lut_mask = 16'hE8F0;
defparam \dp|mux_i0|Mux5~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \dp|mux_i0|Mux5~6 (
// Equation(s):
// \dp|mux_i0|Mux5~6_combout  = (\dp|mux_i0|Mux4~8_combout  & (((\dp|mux_i0|Mux5~5_combout )))) # (!\dp|mux_i0|Mux4~8_combout  & ((\dp|mux_i0|Mux5~5_combout  & ((\dp|mux_i0|Mux5~4_combout ))) # (!\dp|mux_i0|Mux5~5_combout  & 
// (\dp|ula_cmp|sub_comp|Add0~11_combout ))))

	.dataa(\dp|ula_cmp|sub_comp|Add0~11_combout ),
	.datab(\dp|mux_i0|Mux5~4_combout ),
	.datac(\dp|mux_i0|Mux4~8_combout ),
	.datad(\dp|mux_i0|Mux5~5_combout ),
	.cin(gnd),
	.combout(\dp|mux_i0|Mux5~6_combout ),
	.cout());
// synopsys translate_off
defparam \dp|mux_i0|Mux5~6 .lut_mask = 16'hFC0A;
defparam \dp|mux_i0|Mux5~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \dp|mux_i0|Mux5~7 (
// Equation(s):
// \dp|mux_i0|Mux5~7_combout  = (\ctrl|ctl_addr_i0 [1] & ((\dp|mux_i0|Mux5~0_combout  & ((\dp|mux_i0|Mux5~6_combout ))) # (!\dp|mux_i0|Mux5~0_combout  & (\dp|md|altsyncram_component|auto_generated|q_a [2])))) # (!\ctrl|ctl_addr_i0 [1] & 
// (((\dp|mux_i0|Mux5~0_combout ))))

	.dataa(\dp|md|altsyncram_component|auto_generated|q_a [2]),
	.datab(\ctrl|ctl_addr_i0 [1]),
	.datac(\dp|mux_i0|Mux5~0_combout ),
	.datad(\dp|mux_i0|Mux5~6_combout ),
	.cin(gnd),
	.combout(\dp|mux_i0|Mux5~7_combout ),
	.cout());
// synopsys translate_off
defparam \dp|mux_i0|Mux5~7 .lut_mask = 16'hF838;
defparam \dp|mux_i0|Mux5~7 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \dp|reg_r2|reg8_out[2] (
	.clk(\clk~input_o ),
	.d(\dp|mux_i0|Mux5~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|ctl_ld_r2~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|reg_r2|reg8_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \dp|reg_r2|reg8_out[2] .is_wysiwyg = "true";
defparam \dp|reg_r2|reg8_out[2] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \dp|mux_o0|Mux5~1 (
// Equation(s):
// \dp|mux_o0|Mux5~1_combout  = (\dp|mux_o0|Mux5~0_combout ) # ((\ctrl|ctl_addr_o0 [1] & (\dp|reg_r2|reg8_out [2] & !\ctrl|ctl_addr_o0 [0])))

	.dataa(\dp|mux_o0|Mux5~0_combout ),
	.datab(\ctrl|ctl_addr_o0 [1]),
	.datac(\dp|reg_r2|reg8_out [2]),
	.datad(\ctrl|ctl_addr_o0 [0]),
	.cin(gnd),
	.combout(\dp|mux_o0|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \dp|mux_o0|Mux5~1 .lut_mask = 16'hAAEA;
defparam \dp|mux_o0|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \dp|reg_o0|reg8_out[2] (
	.clk(\clk~input_o ),
	.d(\dp|mux_o0|Mux5~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|ctl_ld_o0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|reg_o0|reg8_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \dp|reg_o0|reg8_out[2] .is_wysiwyg = "true";
defparam \dp|reg_o0|reg8_out[2] .power_up = "low";
// synopsys translate_on

dffeas \dp|reg_o0|reg8_out[3] (
	.clk(\clk~input_o ),
	.d(\dp|mux_o0|Mux4~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|ctl_ld_o0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|reg_o0|reg8_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \dp|reg_o0|reg8_out[3] .is_wysiwyg = "true";
defparam \dp|reg_o0|reg8_out[3] .power_up = "low";
// synopsys translate_on

dffeas \dp|reg_o0|reg8_out[4] (
	.clk(\clk~input_o ),
	.d(\dp|mux_o0|Mux3~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|ctl_ld_o0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|reg_o0|reg8_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \dp|reg_o0|reg8_out[4] .is_wysiwyg = "true";
defparam \dp|reg_o0|reg8_out[4] .power_up = "low";
// synopsys translate_on

dffeas \dp|reg_o0|reg8_out[5] (
	.clk(\clk~input_o ),
	.d(\dp|mux_o0|Mux2~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|ctl_ld_o0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|reg_o0|reg8_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \dp|reg_o0|reg8_out[5] .is_wysiwyg = "true";
defparam \dp|reg_o0|reg8_out[5] .power_up = "low";
// synopsys translate_on

dffeas \dp|reg_o0|reg8_out[6] (
	.clk(\clk~input_o ),
	.d(\dp|mux_o0|Mux1~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|ctl_ld_o0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|reg_o0|reg8_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \dp|reg_o0|reg8_out[6] .is_wysiwyg = "true";
defparam \dp|reg_o0|reg8_out[6] .power_up = "low";
// synopsys translate_on

dffeas \dp|reg_o0|reg8_out[7] (
	.clk(\clk~input_o ),
	.d(\dp|mux_o0|Mux0~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|ctl_ld_o0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|reg_o0|reg8_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \dp|reg_o0|reg8_out[7] .is_wysiwyg = "true";
defparam \dp|reg_o0|reg8_out[7] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \ctrl|Selector48~0 (
// Equation(s):
// \ctrl|Selector48~0_combout  = (\dp|reg_RI|reg16_out [9] & \ctrl|state.s_out~q )

	.dataa(\dp|reg_RI|reg16_out [9]),
	.datab(\ctrl|state.s_out~q ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\ctrl|Selector48~0_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|Selector48~0 .lut_mask = 16'h8888;
defparam \ctrl|Selector48~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \ctrl|ctl_ld_o1 (
// Equation(s):
// \ctrl|ctl_ld_o1~combout  = (\ctrl|WideOr15~0_combout  & (\ctrl|Selector48~0_combout )) # (!\ctrl|WideOr15~0_combout  & ((\ctrl|ctl_ld_o1~combout )))

	.dataa(gnd),
	.datab(\ctrl|Selector48~0_combout ),
	.datac(\ctrl|ctl_ld_o1~combout ),
	.datad(\ctrl|WideOr15~0_combout ),
	.cin(gnd),
	.combout(\ctrl|ctl_ld_o1~combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|ctl_ld_o1 .lut_mask = 16'hCCF0;
defparam \ctrl|ctl_ld_o1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \dp|reg_o1|reg8_out[0] (
	.clk(\clk~input_o ),
	.d(\dp|mux_o0|Mux7~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|ctl_ld_o1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|reg_o1|reg8_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \dp|reg_o1|reg8_out[0] .is_wysiwyg = "true";
defparam \dp|reg_o1|reg8_out[0] .power_up = "low";
// synopsys translate_on

dffeas \dp|reg_o1|reg8_out[1] (
	.clk(\clk~input_o ),
	.d(\dp|mux_o0|Mux6~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|ctl_ld_o1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|reg_o1|reg8_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \dp|reg_o1|reg8_out[1] .is_wysiwyg = "true";
defparam \dp|reg_o1|reg8_out[1] .power_up = "low";
// synopsys translate_on

dffeas \dp|reg_o1|reg8_out[2] (
	.clk(\clk~input_o ),
	.d(\dp|mux_o0|Mux5~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|ctl_ld_o1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|reg_o1|reg8_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \dp|reg_o1|reg8_out[2] .is_wysiwyg = "true";
defparam \dp|reg_o1|reg8_out[2] .power_up = "low";
// synopsys translate_on

dffeas \dp|reg_o1|reg8_out[3] (
	.clk(\clk~input_o ),
	.d(\dp|mux_o0|Mux4~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|ctl_ld_o1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|reg_o1|reg8_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \dp|reg_o1|reg8_out[3] .is_wysiwyg = "true";
defparam \dp|reg_o1|reg8_out[3] .power_up = "low";
// synopsys translate_on

dffeas \dp|reg_o1|reg8_out[4] (
	.clk(\clk~input_o ),
	.d(\dp|mux_o0|Mux3~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|ctl_ld_o1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|reg_o1|reg8_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \dp|reg_o1|reg8_out[4] .is_wysiwyg = "true";
defparam \dp|reg_o1|reg8_out[4] .power_up = "low";
// synopsys translate_on

dffeas \dp|reg_o1|reg8_out[5] (
	.clk(\clk~input_o ),
	.d(\dp|mux_o0|Mux2~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|ctl_ld_o1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|reg_o1|reg8_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \dp|reg_o1|reg8_out[5] .is_wysiwyg = "true";
defparam \dp|reg_o1|reg8_out[5] .power_up = "low";
// synopsys translate_on

dffeas \dp|reg_o1|reg8_out[6] (
	.clk(\clk~input_o ),
	.d(\dp|mux_o0|Mux1~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|ctl_ld_o1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|reg_o1|reg8_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \dp|reg_o1|reg8_out[6] .is_wysiwyg = "true";
defparam \dp|reg_o1|reg8_out[6] .power_up = "low";
// synopsys translate_on

dffeas \dp|reg_o1|reg8_out[7] (
	.clk(\clk~input_o ),
	.d(\dp|mux_o0|Mux0~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|ctl_ld_o1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|reg_o1|reg8_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \dp|reg_o1|reg8_out[7] .is_wysiwyg = "true";
defparam \dp|reg_o1|reg8_out[7] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \ctrl|Selector28~2 (
// Equation(s):
// \ctrl|Selector28~2_combout  = (\ctrl|Selector28~1_combout ) # ((\ctrl|state.s_blt1~q ) # ((!\ctrl|WideOr15~0_combout ) # (!\ctrl|state.init~q )))

	.dataa(\ctrl|Selector28~1_combout ),
	.datab(\ctrl|state.s_blt1~q ),
	.datac(\ctrl|state.init~q ),
	.datad(\ctrl|WideOr15~0_combout ),
	.cin(gnd),
	.combout(\ctrl|Selector28~2_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|Selector28~2 .lut_mask = 16'hEFFF;
defparam \ctrl|Selector28~2 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \ctrl|s_state[0] (
	.clk(\clk~input_o ),
	.d(\ctrl|Selector28~2_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl|s_state [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl|s_state[0] .is_wysiwyg = "true";
defparam \ctrl|s_state[0] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \ctrl|Selector27~1 (
// Equation(s):
// \ctrl|Selector27~1_combout  = (\dp|reg_RI|reg16_out [14] & (((!\dp|reg_RI|reg16_out [11] & \dp|reg_RI|reg16_out [12])))) # (!\dp|reg_RI|reg16_out [14] & ((\dp|reg_RI|reg16_out [15] & ((!\dp|reg_RI|reg16_out [12]))) # (!\dp|reg_RI|reg16_out [15] & 
// (!\dp|reg_RI|reg16_out [11]))))

	.dataa(\dp|reg_RI|reg16_out [14]),
	.datab(\dp|reg_RI|reg16_out [15]),
	.datac(\dp|reg_RI|reg16_out [11]),
	.datad(\dp|reg_RI|reg16_out [12]),
	.cin(gnd),
	.combout(\ctrl|Selector27~1_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|Selector27~1 .lut_mask = 16'h0B45;
defparam \ctrl|Selector27~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \ctrl|Selector27~2 (
// Equation(s):
// \ctrl|Selector27~2_combout  = (\ctrl|state.decoder~q  & ((\dp|reg_RI|reg16_out [14] & ((\ctrl|Selector27~1_combout ) # (!\dp|reg_RI|reg16_out [13]))) # (!\dp|reg_RI|reg16_out [14] & (\ctrl|Selector27~1_combout  & !\dp|reg_RI|reg16_out [13]))))

	.dataa(\dp|reg_RI|reg16_out [14]),
	.datab(\ctrl|Selector27~1_combout ),
	.datac(\dp|reg_RI|reg16_out [13]),
	.datad(\ctrl|state.decoder~q ),
	.cin(gnd),
	.combout(\ctrl|Selector27~2_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|Selector27~2 .lut_mask = 16'h8E00;
defparam \ctrl|Selector27~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \ctrl|Selector27~0 (
// Equation(s):
// \ctrl|Selector27~0_combout  = (\ctrl|state.s_blt1~q ) # ((\ctrl|Selector27~2_combout ) # ((\ctrl|state.fetch~q ) # (\ctrl|state.s_beq1~q )))

	.dataa(\ctrl|state.s_blt1~q ),
	.datab(\ctrl|Selector27~2_combout ),
	.datac(\ctrl|state.fetch~q ),
	.datad(\ctrl|state.s_beq1~q ),
	.cin(gnd),
	.combout(\ctrl|Selector27~0_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|Selector27~0 .lut_mask = 16'hFFFE;
defparam \ctrl|Selector27~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \ctrl|s_state[1] (
	.clk(\clk~input_o ),
	.d(\ctrl|Selector27~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl|s_state [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl|s_state[1] .is_wysiwyg = "true";
defparam \ctrl|s_state[1] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \ctrl|Mux46~0 (
// Equation(s):
// \ctrl|Mux46~0_combout  = \dp|reg_RI|reg16_out [13] $ (\dp|reg_RI|reg16_out [14])

	.dataa(gnd),
	.datab(gnd),
	.datac(\dp|reg_RI|reg16_out [13]),
	.datad(\dp|reg_RI|reg16_out [14]),
	.cin(gnd),
	.combout(\ctrl|Mux46~0_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|Mux46~0 .lut_mask = 16'h0FF0;
defparam \ctrl|Mux46~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \ctrl|Selector26~0 (
// Equation(s):
// \ctrl|Selector26~0_combout  = (!\dp|reg_RI|reg16_out [14] & ((\dp|reg_RI|reg16_out [12] & ((!\dp|reg_RI|reg16_out [11]))) # (!\dp|reg_RI|reg16_out [12] & (!\dp|reg_RI|reg16_out [15] & \dp|reg_RI|reg16_out [11]))))

	.dataa(\dp|reg_RI|reg16_out [12]),
	.datab(\dp|reg_RI|reg16_out [15]),
	.datac(\dp|reg_RI|reg16_out [11]),
	.datad(\dp|reg_RI|reg16_out [14]),
	.cin(gnd),
	.combout(\ctrl|Selector26~0_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|Selector26~0 .lut_mask = 16'h001A;
defparam \ctrl|Selector26~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \ctrl|Selector26~1 (
// Equation(s):
// \ctrl|Selector26~1_combout  = (\ctrl|WideOr9~1_combout ) # ((\ctrl|state.decoder~q  & ((\ctrl|Mux46~0_combout ) # (\ctrl|Selector26~0_combout ))))

	.dataa(\ctrl|WideOr9~1_combout ),
	.datab(\ctrl|state.decoder~q ),
	.datac(\ctrl|Mux46~0_combout ),
	.datad(\ctrl|Selector26~0_combout ),
	.cin(gnd),
	.combout(\ctrl|Selector26~1_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|Selector26~1 .lut_mask = 16'hEEEA;
defparam \ctrl|Selector26~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \ctrl|s_state[2] (
	.clk(\clk~input_o ),
	.d(\ctrl|Selector26~1_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl|s_state [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl|s_state[2] .is_wysiwyg = "true";
defparam \ctrl|s_state[2] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \ctrl|Selector25~3 (
// Equation(s):
// \ctrl|Selector25~3_combout  = (\dp|reg_RI|reg16_out [13] & ((\dp|reg_RI|reg16_out [14] & (!\dp|reg_RI|reg16_out [15] & !\ctrl|state~48_combout )) # (!\dp|reg_RI|reg16_out [14] & (\dp|reg_RI|reg16_out [15])))) # (!\dp|reg_RI|reg16_out [13] & 
// (!\dp|reg_RI|reg16_out [15] & ((\dp|reg_RI|reg16_out [14]) # (!\ctrl|state~48_combout ))))

	.dataa(\dp|reg_RI|reg16_out [13]),
	.datab(\dp|reg_RI|reg16_out [14]),
	.datac(\dp|reg_RI|reg16_out [15]),
	.datad(\ctrl|state~48_combout ),
	.cin(gnd),
	.combout(\ctrl|Selector25~3_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|Selector25~3 .lut_mask = 16'h242D;
defparam \ctrl|Selector25~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \ctrl|WideOr37~0 (
// Equation(s):
// \ctrl|WideOr37~0_combout  = (!\ctrl|state.s_blt1~q  & (!\ctrl|state.s_beq1~q  & !\ctrl|state.s_bge1~q ))

	.dataa(gnd),
	.datab(\ctrl|state.s_blt1~q ),
	.datac(\ctrl|state.s_beq1~q ),
	.datad(\ctrl|state.s_bge1~q ),
	.cin(gnd),
	.combout(\ctrl|WideOr37~0_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|WideOr37~0 .lut_mask = 16'h0003;
defparam \ctrl|WideOr37~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \ctrl|Selector25~2 (
// Equation(s):
// \ctrl|Selector25~2_combout  = ((\ctrl|state.decoder~q  & \ctrl|Selector25~3_combout )) # (!\ctrl|WideOr37~0_combout )

	.dataa(\ctrl|state.decoder~q ),
	.datab(\ctrl|Selector25~3_combout ),
	.datac(gnd),
	.datad(\ctrl|WideOr37~0_combout ),
	.cin(gnd),
	.combout(\ctrl|Selector25~2_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|Selector25~2 .lut_mask = 16'h88FF;
defparam \ctrl|Selector25~2 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \ctrl|s_state[3] (
	.clk(\clk~input_o ),
	.d(\ctrl|Selector25~2_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl|s_state [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl|s_state[3] .is_wysiwyg = "true";
defparam \ctrl|s_state[3] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \ctrl|Selector24~0 (
// Equation(s):
// \ctrl|Selector24~0_combout  = (\dp|reg_RI|reg16_out [13] & (((\dp|reg_RI|reg16_out [15] & !\ctrl|state~48_combout )) # (!\dp|reg_RI|reg16_out [14]))) # (!\dp|reg_RI|reg16_out [13] & (\dp|reg_RI|reg16_out [15] $ (((\ctrl|state~48_combout ) # 
// (\dp|reg_RI|reg16_out [14])))))

	.dataa(\dp|reg_RI|reg16_out [13]),
	.datab(\dp|reg_RI|reg16_out [15]),
	.datac(\ctrl|state~48_combout ),
	.datad(\dp|reg_RI|reg16_out [14]),
	.cin(gnd),
	.combout(\ctrl|Selector24~0_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|Selector24~0 .lut_mask = 16'h19BE;
defparam \ctrl|Selector24~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \ctrl|Selector24~1 (
// Equation(s):
// \ctrl|Selector24~1_combout  = ((\ctrl|state.decoder~q  & \ctrl|Selector24~0_combout )) # (!\ctrl|WideOr37~0_combout )

	.dataa(\ctrl|state.decoder~q ),
	.datab(\ctrl|Selector24~0_combout ),
	.datac(gnd),
	.datad(\ctrl|WideOr37~0_combout ),
	.cin(gnd),
	.combout(\ctrl|Selector24~1_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|Selector24~1 .lut_mask = 16'h88FF;
defparam \ctrl|Selector24~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \ctrl|s_state[4] (
	.clk(\clk~input_o ),
	.d(\ctrl|Selector24~1_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl|s_state [4]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl|s_state[4] .is_wysiwyg = "true";
defparam \ctrl|s_state[4] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \ctrl|Selector23~0 (
// Equation(s):
// \ctrl|Selector23~0_combout  = (\dp|reg_RI|reg16_out [15] & (!\dp|reg_RI|reg16_out [14] & ((\dp|reg_RI|reg16_out [13]) # (!\ctrl|state~48_combout )))) # (!\dp|reg_RI|reg16_out [15] & (\dp|reg_RI|reg16_out [13] & (!\ctrl|state~48_combout  & 
// \dp|reg_RI|reg16_out [14])))

	.dataa(\dp|reg_RI|reg16_out [13]),
	.datab(\dp|reg_RI|reg16_out [15]),
	.datac(\ctrl|state~48_combout ),
	.datad(\dp|reg_RI|reg16_out [14]),
	.cin(gnd),
	.combout(\ctrl|Selector23~0_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|Selector23~0 .lut_mask = 16'h028C;
defparam \ctrl|Selector23~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \ctrl|WideOr9~1 (
// Equation(s):
// \ctrl|WideOr9~1_combout  = (\ctrl|state.init~q  & (\ctrl|WideOr15~0_combout  & \ctrl|WideOr9~0_combout ))

	.dataa(\ctrl|state.init~q ),
	.datab(\ctrl|WideOr15~0_combout ),
	.datac(\ctrl|WideOr9~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ctrl|WideOr9~1_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|WideOr9~1 .lut_mask = 16'h8080;
defparam \ctrl|WideOr9~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \ctrl|Selector23~1 (
// Equation(s):
// \ctrl|Selector23~1_combout  = (\ctrl|state.decoder~q  & ((\ctrl|Selector23~0_combout ) # ((\ctrl|WideOr9~1_combout  & !\ctrl|state.s_bge1~q )))) # (!\ctrl|state.decoder~q  & (((\ctrl|WideOr9~1_combout  & !\ctrl|state.s_bge1~q ))))

	.dataa(\ctrl|state.decoder~q ),
	.datab(\ctrl|Selector23~0_combout ),
	.datac(\ctrl|WideOr9~1_combout ),
	.datad(\ctrl|state.s_bge1~q ),
	.cin(gnd),
	.combout(\ctrl|Selector23~1_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|Selector23~1 .lut_mask = 16'h88F8;
defparam \ctrl|Selector23~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \ctrl|s_state[5] (
	.clk(\clk~input_o ),
	.d(\ctrl|Selector23~1_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl|s_state [5]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl|s_state[5] .is_wysiwyg = "true";
defparam \ctrl|s_state[5] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \ctrl|Selector22~1 (
// Equation(s):
// \ctrl|Selector22~1_combout  = (\dp|reg_RI|reg16_out [14] & (((!\dp|reg_RI|reg16_out [13]) # (!\dp|reg_RI|reg16_out [12])) # (!\dp|reg_RI|reg16_out [11])))

	.dataa(\dp|reg_RI|reg16_out [14]),
	.datab(\dp|reg_RI|reg16_out [11]),
	.datac(\dp|reg_RI|reg16_out [12]),
	.datad(\dp|reg_RI|reg16_out [13]),
	.cin(gnd),
	.combout(\ctrl|Selector22~1_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|Selector22~1 .lut_mask = 16'h2AAA;
defparam \ctrl|Selector22~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \ctrl|Selector22~2 (
// Equation(s):
// \ctrl|Selector22~2_combout  = (\ctrl|Selector22~0_combout ) # ((\dp|reg_RI|reg16_out [15] & (\ctrl|state.decoder~q  & \ctrl|Selector22~1_combout )))

	.dataa(\ctrl|Selector22~0_combout ),
	.datab(\dp|reg_RI|reg16_out [15]),
	.datac(\ctrl|state.decoder~q ),
	.datad(\ctrl|Selector22~1_combout ),
	.cin(gnd),
	.combout(\ctrl|Selector22~2_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|Selector22~2 .lut_mask = 16'hEAAA;
defparam \ctrl|Selector22~2 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \ctrl|s_state[6] (
	.clk(\clk~input_o ),
	.d(\ctrl|Selector22~2_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl|s_state [6]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl|s_state[6] .is_wysiwyg = "true";
defparam \ctrl|s_state[6] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \dp|inc_PC|inc_out[0]~0 (
// Equation(s):
// \dp|inc_PC|inc_out[0]~0_combout  = \dp|reg_PC|reg10_out [0] $ (VCC)
// \dp|inc_PC|inc_out[0]~1  = CARRY(\dp|reg_PC|reg10_out [0])

	.dataa(\dp|reg_PC|reg10_out [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\dp|inc_PC|inc_out[0]~0_combout ),
	.cout(\dp|inc_PC|inc_out[0]~1 ));
// synopsys translate_off
defparam \dp|inc_PC|inc_out[0]~0 .lut_mask = 16'h55AA;
defparam \dp|inc_PC|inc_out[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \ctrl|state~58 (
// Equation(s):
// \ctrl|state~58_combout  = (!\dp|reg_RI|reg16_out [14] & (\dp|reg_RI|reg16_out [13] & \ctrl|state~50_combout ))

	.dataa(\dp|reg_RI|reg16_out [14]),
	.datab(gnd),
	.datac(\dp|reg_RI|reg16_out [13]),
	.datad(\ctrl|state~50_combout ),
	.cin(gnd),
	.combout(\ctrl|state~58_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|state~58 .lut_mask = 16'h5000;
defparam \ctrl|state~58 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \ctrl|state.s_call (
	.clk(\clk~input_o ),
	.d(\ctrl|state~58_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl|state.s_call~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl|state.s_call .is_wysiwyg = "true";
defparam \ctrl|state.s_call .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \ctrl|ctl_ld_rp (
// Equation(s):
// \ctrl|ctl_ld_rp~combout  = (\ctrl|WideOr15~0_combout  & (\ctrl|state.s_call~q )) # (!\ctrl|WideOr15~0_combout  & ((\ctrl|ctl_ld_rp~combout )))

	.dataa(gnd),
	.datab(\ctrl|state.s_call~q ),
	.datac(\ctrl|ctl_ld_rp~combout ),
	.datad(\ctrl|WideOr15~0_combout ),
	.cin(gnd),
	.combout(\ctrl|ctl_ld_rp~combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|ctl_ld_rp .lut_mask = 16'hCCF0;
defparam \ctrl|ctl_ld_rp .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \dp|reg_RP|reg10_out[0] (
	.clk(\clk~input_o ),
	.d(\dp|inc_PC|inc_out[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|ctl_ld_rp~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|reg_RP|reg10_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \dp|reg_RP|reg10_out[0] .is_wysiwyg = "true";
defparam \dp|reg_RP|reg10_out[0] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \dp|comp|LessThan0~1 (
// Equation(s):
// \dp|comp|LessThan0~1_cout  = CARRY((!\dp|mux_o0|Mux7~1_combout  & \dp|mux_o2|mux_out [0]))

	.dataa(\dp|mux_o0|Mux7~1_combout ),
	.datab(\dp|mux_o2|mux_out [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\dp|comp|LessThan0~1_cout ));
// synopsys translate_off
defparam \dp|comp|LessThan0~1 .lut_mask = 16'h0044;
defparam \dp|comp|LessThan0~1 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneiv_lcell_comb \dp|comp|LessThan0~3 (
// Equation(s):
// \dp|comp|LessThan0~3_cout  = CARRY((\dp|mux_o0|Mux6~1_combout  & ((!\dp|comp|LessThan0~1_cout ) # (!\dp|mux_o2|mux_out [1]))) # (!\dp|mux_o0|Mux6~1_combout  & (!\dp|mux_o2|mux_out [1] & !\dp|comp|LessThan0~1_cout )))

	.dataa(\dp|mux_o0|Mux6~1_combout ),
	.datab(\dp|mux_o2|mux_out [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\dp|comp|LessThan0~1_cout ),
	.combout(),
	.cout(\dp|comp|LessThan0~3_cout ));
// synopsys translate_off
defparam \dp|comp|LessThan0~3 .lut_mask = 16'h002B;
defparam \dp|comp|LessThan0~3 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneiv_lcell_comb \dp|comp|LessThan0~5 (
// Equation(s):
// \dp|comp|LessThan0~5_cout  = CARRY((\dp|mux_o0|Mux5~1_combout  & (\dp|mux_o2|mux_out [2] & !\dp|comp|LessThan0~3_cout )) # (!\dp|mux_o0|Mux5~1_combout  & ((\dp|mux_o2|mux_out [2]) # (!\dp|comp|LessThan0~3_cout ))))

	.dataa(\dp|mux_o0|Mux5~1_combout ),
	.datab(\dp|mux_o2|mux_out [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\dp|comp|LessThan0~3_cout ),
	.combout(),
	.cout(\dp|comp|LessThan0~5_cout ));
// synopsys translate_off
defparam \dp|comp|LessThan0~5 .lut_mask = 16'h004D;
defparam \dp|comp|LessThan0~5 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneiv_lcell_comb \dp|comp|LessThan0~7 (
// Equation(s):
// \dp|comp|LessThan0~7_cout  = CARRY((\dp|mux_o0|Mux4~1_combout  & ((!\dp|comp|LessThan0~5_cout ) # (!\dp|mux_o2|mux_out [3]))) # (!\dp|mux_o0|Mux4~1_combout  & (!\dp|mux_o2|mux_out [3] & !\dp|comp|LessThan0~5_cout )))

	.dataa(\dp|mux_o0|Mux4~1_combout ),
	.datab(\dp|mux_o2|mux_out [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\dp|comp|LessThan0~5_cout ),
	.combout(),
	.cout(\dp|comp|LessThan0~7_cout ));
// synopsys translate_off
defparam \dp|comp|LessThan0~7 .lut_mask = 16'h002B;
defparam \dp|comp|LessThan0~7 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneiv_lcell_comb \dp|comp|LessThan0~9 (
// Equation(s):
// \dp|comp|LessThan0~9_cout  = CARRY((\dp|mux_o0|Mux3~1_combout  & (\dp|mux_o2|mux_out [4] & !\dp|comp|LessThan0~7_cout )) # (!\dp|mux_o0|Mux3~1_combout  & ((\dp|mux_o2|mux_out [4]) # (!\dp|comp|LessThan0~7_cout ))))

	.dataa(\dp|mux_o0|Mux3~1_combout ),
	.datab(\dp|mux_o2|mux_out [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\dp|comp|LessThan0~7_cout ),
	.combout(),
	.cout(\dp|comp|LessThan0~9_cout ));
// synopsys translate_off
defparam \dp|comp|LessThan0~9 .lut_mask = 16'h004D;
defparam \dp|comp|LessThan0~9 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneiv_lcell_comb \dp|comp|LessThan0~11 (
// Equation(s):
// \dp|comp|LessThan0~11_cout  = CARRY((\dp|mux_o0|Mux2~1_combout  & ((!\dp|comp|LessThan0~9_cout ) # (!\dp|mux_o2|mux_out [5]))) # (!\dp|mux_o0|Mux2~1_combout  & (!\dp|mux_o2|mux_out [5] & !\dp|comp|LessThan0~9_cout )))

	.dataa(\dp|mux_o0|Mux2~1_combout ),
	.datab(\dp|mux_o2|mux_out [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\dp|comp|LessThan0~9_cout ),
	.combout(),
	.cout(\dp|comp|LessThan0~11_cout ));
// synopsys translate_off
defparam \dp|comp|LessThan0~11 .lut_mask = 16'h002B;
defparam \dp|comp|LessThan0~11 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneiv_lcell_comb \dp|comp|LessThan0~13 (
// Equation(s):
// \dp|comp|LessThan0~13_cout  = CARRY((\dp|mux_o0|Mux1~1_combout  & (\dp|mux_o2|mux_out [6] & !\dp|comp|LessThan0~11_cout )) # (!\dp|mux_o0|Mux1~1_combout  & ((\dp|mux_o2|mux_out [6]) # (!\dp|comp|LessThan0~11_cout ))))

	.dataa(\dp|mux_o0|Mux1~1_combout ),
	.datab(\dp|mux_o2|mux_out [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\dp|comp|LessThan0~11_cout ),
	.combout(),
	.cout(\dp|comp|LessThan0~13_cout ));
// synopsys translate_off
defparam \dp|comp|LessThan0~13 .lut_mask = 16'h004D;
defparam \dp|comp|LessThan0~13 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneiv_lcell_comb \dp|comp|LessThan0~14 (
// Equation(s):
// \dp|comp|LessThan0~14_combout  = (\dp|mux_o2|mux_out [7] & (\dp|mux_o0|Mux0~1_combout  & \dp|comp|LessThan0~13_cout )) # (!\dp|mux_o2|mux_out [7] & ((\dp|mux_o0|Mux0~1_combout ) # (\dp|comp|LessThan0~13_cout )))

	.dataa(\dp|mux_o2|mux_out [7]),
	.datab(\dp|mux_o0|Mux0~1_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(\dp|comp|LessThan0~13_cout ),
	.combout(\dp|comp|LessThan0~14_combout ),
	.cout());
// synopsys translate_off
defparam \dp|comp|LessThan0~14 .lut_mask = 16'hD4D4;
defparam \dp|comp|LessThan0~14 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneiv_lcell_comb \dp|comp|Equal0~1 (
// Equation(s):
// \dp|comp|Equal0~1_combout  = \dp|mux_o0|Mux6~1_combout  $ (\dp|mux_o2|mux_out [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\dp|mux_o0|Mux6~1_combout ),
	.datad(\dp|mux_o2|mux_out [1]),
	.cin(gnd),
	.combout(\dp|comp|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \dp|comp|Equal0~1 .lut_mask = 16'h0FF0;
defparam \dp|comp|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \dp|comp|Equal0~4 (
// Equation(s):
// \dp|comp|Equal0~4_combout  = (!\dp|comp|Equal0~0_combout  & (!\dp|comp|Equal0~1_combout  & (!\dp|comp|Equal0~2_combout  & !\dp|comp|Equal0~3_combout )))

	.dataa(\dp|comp|Equal0~0_combout ),
	.datab(\dp|comp|Equal0~1_combout ),
	.datac(\dp|comp|Equal0~2_combout ),
	.datad(\dp|comp|Equal0~3_combout ),
	.cin(gnd),
	.combout(\dp|comp|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \dp|comp|Equal0~4 .lut_mask = 16'h0001;
defparam \dp|comp|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \dp|comp|Equal0~6 (
// Equation(s):
// \dp|comp|Equal0~6_combout  = \dp|mux_o0|Mux2~1_combout  $ (\dp|mux_o2|mux_out [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(\dp|mux_o0|Mux2~1_combout ),
	.datad(\dp|mux_o2|mux_out [5]),
	.cin(gnd),
	.combout(\dp|comp|Equal0~6_combout ),
	.cout());
// synopsys translate_off
defparam \dp|comp|Equal0~6 .lut_mask = 16'h0FF0;
defparam \dp|comp|Equal0~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \dp|comp|Equal0~7 (
// Equation(s):
// \dp|comp|Equal0~7_combout  = \dp|mux_o0|Mux1~1_combout  $ (\dp|mux_o2|mux_out [6])

	.dataa(gnd),
	.datab(gnd),
	.datac(\dp|mux_o0|Mux1~1_combout ),
	.datad(\dp|mux_o2|mux_out [6]),
	.cin(gnd),
	.combout(\dp|comp|Equal0~7_combout ),
	.cout());
// synopsys translate_off
defparam \dp|comp|Equal0~7 .lut_mask = 16'h0FF0;
defparam \dp|comp|Equal0~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \dp|comp|Equal0~9 (
// Equation(s):
// \dp|comp|Equal0~9_combout  = (!\dp|comp|Equal0~5_combout  & (!\dp|comp|Equal0~6_combout  & (!\dp|comp|Equal0~7_combout  & !\dp|comp|Equal0~8_combout )))

	.dataa(\dp|comp|Equal0~5_combout ),
	.datab(\dp|comp|Equal0~6_combout ),
	.datac(\dp|comp|Equal0~7_combout ),
	.datad(\dp|comp|Equal0~8_combout ),
	.cin(gnd),
	.combout(\dp|comp|Equal0~9_combout ),
	.cout());
// synopsys translate_off
defparam \dp|comp|Equal0~9 .lut_mask = 16'h0001;
defparam \dp|comp|Equal0~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \ctrl|Selector11~0 (
// Equation(s):
// \ctrl|Selector11~0_combout  = (\ctrl|state.s_blt~q  & (\dp|comp|LessThan0~14_combout  & ((!\dp|comp|Equal0~9_combout ) # (!\dp|comp|Equal0~4_combout ))))

	.dataa(\ctrl|state.s_blt~q ),
	.datab(\dp|comp|LessThan0~14_combout ),
	.datac(\dp|comp|Equal0~4_combout ),
	.datad(\dp|comp|Equal0~9_combout ),
	.cin(gnd),
	.combout(\ctrl|Selector11~0_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|Selector11~0 .lut_mask = 16'h0888;
defparam \ctrl|Selector11~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \ctrl|Selector9~0 (
// Equation(s):
// \ctrl|Selector9~0_combout  = (\ctrl|state.s_bge~q  & (((\dp|comp|Equal0~4_combout  & \dp|comp|Equal0~9_combout )) # (!\dp|comp|LessThan0~14_combout )))

	.dataa(\ctrl|state.s_bge~q ),
	.datab(\dp|comp|Equal0~4_combout ),
	.datac(\dp|comp|Equal0~9_combout ),
	.datad(\dp|comp|LessThan0~14_combout ),
	.cin(gnd),
	.combout(\ctrl|Selector9~0_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|Selector9~0 .lut_mask = 16'h80AA;
defparam \ctrl|Selector9~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \ctrl|state.s_beq (
	.clk(\clk~input_o ),
	.d(\ctrl|state.s_beq1~q ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl|state.s_beq~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl|state.s_beq .is_wysiwyg = "true";
defparam \ctrl|state.s_beq .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \ctrl|Selector9~3 (
// Equation(s):
// \ctrl|Selector9~3_combout  = (\ctrl|Selector9~2_combout  & (((!\dp|comp|Equal0~9_combout ) # (!\dp|comp|Equal0~4_combout )) # (!\ctrl|state.s_beq~q )))

	.dataa(\ctrl|Selector9~2_combout ),
	.datab(\ctrl|state.s_beq~q ),
	.datac(\dp|comp|Equal0~4_combout ),
	.datad(\dp|comp|Equal0~9_combout ),
	.cin(gnd),
	.combout(\ctrl|Selector9~3_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|Selector9~3 .lut_mask = 16'h2AAA;
defparam \ctrl|Selector9~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \ctrl|Selector9~4 (
// Equation(s):
// \ctrl|Selector9~4_combout  = (\ctrl|state.s_ret~q ) # ((\ctrl|Selector11~0_combout ) # ((\ctrl|Selector9~0_combout ) # (!\ctrl|Selector9~3_combout )))

	.dataa(\ctrl|state.s_ret~q ),
	.datab(\ctrl|Selector11~0_combout ),
	.datac(\ctrl|Selector9~0_combout ),
	.datad(\ctrl|Selector9~3_combout ),
	.cin(gnd),
	.combout(\ctrl|Selector9~4_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|Selector9~4 .lut_mask = 16'hFEFF;
defparam \ctrl|Selector9~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \ctrl|ctl_addr_pc~0 (
// Equation(s):
// \ctrl|ctl_addr_pc~0_combout  = (\ctrl|state.s_delay~q ) # (\ctrl|state.fetch~q )

	.dataa(\ctrl|state.s_delay~q ),
	.datab(\ctrl|state.fetch~q ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\ctrl|ctl_addr_pc~0_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|ctl_addr_pc~0 .lut_mask = 16'hEEEE;
defparam \ctrl|ctl_addr_pc~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \ctrl|ctl_addr_pc[1] (
// Equation(s):
// \ctrl|ctl_addr_pc [1] = (\ctrl|ctl_addr_pc~0_combout  & ((\ctrl|ctl_addr_pc [1]))) # (!\ctrl|ctl_addr_pc~0_combout  & (\ctrl|Selector9~4_combout ))

	.dataa(gnd),
	.datab(\ctrl|Selector9~4_combout ),
	.datac(\ctrl|ctl_addr_pc [1]),
	.datad(\ctrl|ctl_addr_pc~0_combout ),
	.cin(gnd),
	.combout(\ctrl|ctl_addr_pc [1]),
	.cout());
// synopsys translate_off
defparam \ctrl|ctl_addr_pc[1] .lut_mask = 16'hF0CC;
defparam \ctrl|ctl_addr_pc[1] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \ctrl|Selector11~1 (
// Equation(s):
// \ctrl|Selector11~1_combout  = (\ctrl|Selector11~0_combout ) # ((\ctrl|Selector9~0_combout ) # ((\ctrl|state.s_call~q ) # (!\ctrl|Selector9~3_combout )))

	.dataa(\ctrl|Selector11~0_combout ),
	.datab(\ctrl|Selector9~0_combout ),
	.datac(\ctrl|state.s_call~q ),
	.datad(\ctrl|Selector9~3_combout ),
	.cin(gnd),
	.combout(\ctrl|Selector11~1_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|Selector11~1 .lut_mask = 16'hFEFF;
defparam \ctrl|Selector11~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \ctrl|ctl_addr_pc[0] (
// Equation(s):
// \ctrl|ctl_addr_pc [0] = (\ctrl|ctl_addr_pc~0_combout  & ((\ctrl|ctl_addr_pc [0]))) # (!\ctrl|ctl_addr_pc~0_combout  & (\ctrl|Selector11~1_combout ))

	.dataa(gnd),
	.datab(\ctrl|Selector11~1_combout ),
	.datac(\ctrl|ctl_addr_pc [0]),
	.datad(\ctrl|ctl_addr_pc~0_combout ),
	.cin(gnd),
	.combout(\ctrl|ctl_addr_pc [0]),
	.cout());
// synopsys translate_off
defparam \ctrl|ctl_addr_pc[0] .lut_mask = 16'hF0CC;
defparam \ctrl|ctl_addr_pc[0] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \dp|mux_pc|Mux9~0 (
// Equation(s):
// \dp|mux_pc|Mux9~0_combout  = (\ctrl|ctl_addr_pc [1] & (((\ctrl|ctl_addr_pc [0])))) # (!\ctrl|ctl_addr_pc [1] & ((\ctrl|ctl_addr_pc [0] & (\dp|reg_RI|reg16_out [0])) # (!\ctrl|ctl_addr_pc [0] & ((\dp|inc_PC|inc_out[0]~0_combout )))))

	.dataa(\ctrl|ctl_addr_pc [1]),
	.datab(\dp|reg_RI|reg16_out [0]),
	.datac(\ctrl|ctl_addr_pc [0]),
	.datad(\dp|inc_PC|inc_out[0]~0_combout ),
	.cin(gnd),
	.combout(\dp|mux_pc|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \dp|mux_pc|Mux9~0 .lut_mask = 16'hE5E0;
defparam \dp|mux_pc|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \dp|add_PC|Add0~0 (
// Equation(s):
// \dp|add_PC|Add0~0_combout  = (\dp|reg_RI|reg16_out [0] & (\dp|reg_PC|reg10_out [0] $ (VCC))) # (!\dp|reg_RI|reg16_out [0] & (\dp|reg_PC|reg10_out [0] & VCC))
// \dp|add_PC|Add0~1  = CARRY((\dp|reg_RI|reg16_out [0] & \dp|reg_PC|reg10_out [0]))

	.dataa(\dp|reg_RI|reg16_out [0]),
	.datab(\dp|reg_PC|reg10_out [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\dp|add_PC|Add0~0_combout ),
	.cout(\dp|add_PC|Add0~1 ));
// synopsys translate_off
defparam \dp|add_PC|Add0~0 .lut_mask = 16'h6688;
defparam \dp|add_PC|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \dp|mux_pc|Mux9~1 (
// Equation(s):
// \dp|mux_pc|Mux9~1_combout  = (\ctrl|ctl_addr_pc [1] & ((\dp|mux_pc|Mux9~0_combout  & ((\dp|add_PC|Add0~0_combout ))) # (!\dp|mux_pc|Mux9~0_combout  & (\dp|reg_RP|reg10_out [0])))) # (!\ctrl|ctl_addr_pc [1] & (((\dp|mux_pc|Mux9~0_combout ))))

	.dataa(\dp|reg_RP|reg10_out [0]),
	.datab(\ctrl|ctl_addr_pc [1]),
	.datac(\dp|mux_pc|Mux9~0_combout ),
	.datad(\dp|add_PC|Add0~0_combout ),
	.cin(gnd),
	.combout(\dp|mux_pc|Mux9~1_combout ),
	.cout());
// synopsys translate_off
defparam \dp|mux_pc|Mux9~1 .lut_mask = 16'hF838;
defparam \dp|mux_pc|Mux9~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \dp|inc_PC|inc_out[1]~2 (
// Equation(s):
// \dp|inc_PC|inc_out[1]~2_combout  = (\dp|reg_PC|reg10_out [1] & (!\dp|inc_PC|inc_out[0]~1 )) # (!\dp|reg_PC|reg10_out [1] & ((\dp|inc_PC|inc_out[0]~1 ) # (GND)))
// \dp|inc_PC|inc_out[1]~3  = CARRY((!\dp|inc_PC|inc_out[0]~1 ) # (!\dp|reg_PC|reg10_out [1]))

	.dataa(\dp|reg_PC|reg10_out [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\dp|inc_PC|inc_out[0]~1 ),
	.combout(\dp|inc_PC|inc_out[1]~2_combout ),
	.cout(\dp|inc_PC|inc_out[1]~3 ));
// synopsys translate_off
defparam \dp|inc_PC|inc_out[1]~2 .lut_mask = 16'h5A5F;
defparam \dp|inc_PC|inc_out[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \dp|reg_RP|reg10_out[1] (
	.clk(\clk~input_o ),
	.d(\dp|inc_PC|inc_out[1]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|ctl_ld_rp~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|reg_RP|reg10_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \dp|reg_RP|reg10_out[1] .is_wysiwyg = "true";
defparam \dp|reg_RP|reg10_out[1] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \dp|mux_pc|Mux8~0 (
// Equation(s):
// \dp|mux_pc|Mux8~0_combout  = (\ctrl|ctl_addr_pc [0] & (((\ctrl|ctl_addr_pc [1])))) # (!\ctrl|ctl_addr_pc [0] & ((\ctrl|ctl_addr_pc [1] & (\dp|reg_RP|reg10_out [1])) # (!\ctrl|ctl_addr_pc [1] & ((\dp|inc_PC|inc_out[1]~2_combout )))))

	.dataa(\ctrl|ctl_addr_pc [0]),
	.datab(\dp|reg_RP|reg10_out [1]),
	.datac(\ctrl|ctl_addr_pc [1]),
	.datad(\dp|inc_PC|inc_out[1]~2_combout ),
	.cin(gnd),
	.combout(\dp|mux_pc|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \dp|mux_pc|Mux8~0 .lut_mask = 16'hE5E0;
defparam \dp|mux_pc|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \dp|add_PC|Add0~2 (
// Equation(s):
// \dp|add_PC|Add0~2_combout  = (\dp|reg_RI|reg16_out [1] & ((\dp|reg_PC|reg10_out [1] & (\dp|add_PC|Add0~1  & VCC)) # (!\dp|reg_PC|reg10_out [1] & (!\dp|add_PC|Add0~1 )))) # (!\dp|reg_RI|reg16_out [1] & ((\dp|reg_PC|reg10_out [1] & (!\dp|add_PC|Add0~1 )) # 
// (!\dp|reg_PC|reg10_out [1] & ((\dp|add_PC|Add0~1 ) # (GND)))))
// \dp|add_PC|Add0~3  = CARRY((\dp|reg_RI|reg16_out [1] & (!\dp|reg_PC|reg10_out [1] & !\dp|add_PC|Add0~1 )) # (!\dp|reg_RI|reg16_out [1] & ((!\dp|add_PC|Add0~1 ) # (!\dp|reg_PC|reg10_out [1]))))

	.dataa(\dp|reg_RI|reg16_out [1]),
	.datab(\dp|reg_PC|reg10_out [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\dp|add_PC|Add0~1 ),
	.combout(\dp|add_PC|Add0~2_combout ),
	.cout(\dp|add_PC|Add0~3 ));
// synopsys translate_off
defparam \dp|add_PC|Add0~2 .lut_mask = 16'h9617;
defparam \dp|add_PC|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneiv_lcell_comb \dp|mux_pc|Mux8~1 (
// Equation(s):
// \dp|mux_pc|Mux8~1_combout  = (\ctrl|ctl_addr_pc [0] & ((\dp|mux_pc|Mux8~0_combout  & ((\dp|add_PC|Add0~2_combout ))) # (!\dp|mux_pc|Mux8~0_combout  & (\dp|reg_RI|reg16_out [1])))) # (!\ctrl|ctl_addr_pc [0] & (((\dp|mux_pc|Mux8~0_combout ))))

	.dataa(\dp|reg_RI|reg16_out [1]),
	.datab(\ctrl|ctl_addr_pc [0]),
	.datac(\dp|mux_pc|Mux8~0_combout ),
	.datad(\dp|add_PC|Add0~2_combout ),
	.cin(gnd),
	.combout(\dp|mux_pc|Mux8~1_combout ),
	.cout());
// synopsys translate_off
defparam \dp|mux_pc|Mux8~1 .lut_mask = 16'hF838;
defparam \dp|mux_pc|Mux8~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \dp|inc_PC|inc_out[2]~4 (
// Equation(s):
// \dp|inc_PC|inc_out[2]~4_combout  = (\dp|reg_PC|reg10_out [2] & (\dp|inc_PC|inc_out[1]~3  $ (GND))) # (!\dp|reg_PC|reg10_out [2] & (!\dp|inc_PC|inc_out[1]~3  & VCC))
// \dp|inc_PC|inc_out[2]~5  = CARRY((\dp|reg_PC|reg10_out [2] & !\dp|inc_PC|inc_out[1]~3 ))

	.dataa(\dp|reg_PC|reg10_out [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\dp|inc_PC|inc_out[1]~3 ),
	.combout(\dp|inc_PC|inc_out[2]~4_combout ),
	.cout(\dp|inc_PC|inc_out[2]~5 ));
// synopsys translate_off
defparam \dp|inc_PC|inc_out[2]~4 .lut_mask = 16'hA50A;
defparam \dp|inc_PC|inc_out[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \dp|reg_RP|reg10_out[2] (
	.clk(\clk~input_o ),
	.d(\dp|inc_PC|inc_out[2]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|ctl_ld_rp~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|reg_RP|reg10_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \dp|reg_RP|reg10_out[2] .is_wysiwyg = "true";
defparam \dp|reg_RP|reg10_out[2] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \dp|mux_pc|Mux7~0 (
// Equation(s):
// \dp|mux_pc|Mux7~0_combout  = (\ctrl|ctl_addr_pc [1] & (((\ctrl|ctl_addr_pc [0])))) # (!\ctrl|ctl_addr_pc [1] & ((\ctrl|ctl_addr_pc [0] & (\dp|reg_RI|reg16_out [2])) # (!\ctrl|ctl_addr_pc [0] & ((\dp|inc_PC|inc_out[2]~4_combout )))))

	.dataa(\ctrl|ctl_addr_pc [1]),
	.datab(\dp|reg_RI|reg16_out [2]),
	.datac(\ctrl|ctl_addr_pc [0]),
	.datad(\dp|inc_PC|inc_out[2]~4_combout ),
	.cin(gnd),
	.combout(\dp|mux_pc|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \dp|mux_pc|Mux7~0 .lut_mask = 16'hE5E0;
defparam \dp|mux_pc|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \dp|add_PC|Add0~4 (
// Equation(s):
// \dp|add_PC|Add0~4_combout  = ((\dp|reg_RI|reg16_out [2] $ (\dp|reg_PC|reg10_out [2] $ (!\dp|add_PC|Add0~3 )))) # (GND)
// \dp|add_PC|Add0~5  = CARRY((\dp|reg_RI|reg16_out [2] & ((\dp|reg_PC|reg10_out [2]) # (!\dp|add_PC|Add0~3 ))) # (!\dp|reg_RI|reg16_out [2] & (\dp|reg_PC|reg10_out [2] & !\dp|add_PC|Add0~3 )))

	.dataa(\dp|reg_RI|reg16_out [2]),
	.datab(\dp|reg_PC|reg10_out [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\dp|add_PC|Add0~3 ),
	.combout(\dp|add_PC|Add0~4_combout ),
	.cout(\dp|add_PC|Add0~5 ));
// synopsys translate_off
defparam \dp|add_PC|Add0~4 .lut_mask = 16'h698E;
defparam \dp|add_PC|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneiv_lcell_comb \dp|mux_pc|Mux7~1 (
// Equation(s):
// \dp|mux_pc|Mux7~1_combout  = (\ctrl|ctl_addr_pc [1] & ((\dp|mux_pc|Mux7~0_combout  & ((\dp|add_PC|Add0~4_combout ))) # (!\dp|mux_pc|Mux7~0_combout  & (\dp|reg_RP|reg10_out [2])))) # (!\ctrl|ctl_addr_pc [1] & (((\dp|mux_pc|Mux7~0_combout ))))

	.dataa(\dp|reg_RP|reg10_out [2]),
	.datab(\ctrl|ctl_addr_pc [1]),
	.datac(\dp|mux_pc|Mux7~0_combout ),
	.datad(\dp|add_PC|Add0~4_combout ),
	.cin(gnd),
	.combout(\dp|mux_pc|Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \dp|mux_pc|Mux7~1 .lut_mask = 16'hF838;
defparam \dp|mux_pc|Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \dp|inc_PC|inc_out[3]~6 (
// Equation(s):
// \dp|inc_PC|inc_out[3]~6_combout  = (\dp|reg_PC|reg10_out [3] & (!\dp|inc_PC|inc_out[2]~5 )) # (!\dp|reg_PC|reg10_out [3] & ((\dp|inc_PC|inc_out[2]~5 ) # (GND)))
// \dp|inc_PC|inc_out[3]~7  = CARRY((!\dp|inc_PC|inc_out[2]~5 ) # (!\dp|reg_PC|reg10_out [3]))

	.dataa(\dp|reg_PC|reg10_out [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\dp|inc_PC|inc_out[2]~5 ),
	.combout(\dp|inc_PC|inc_out[3]~6_combout ),
	.cout(\dp|inc_PC|inc_out[3]~7 ));
// synopsys translate_off
defparam \dp|inc_PC|inc_out[3]~6 .lut_mask = 16'h5A5F;
defparam \dp|inc_PC|inc_out[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \dp|reg_RP|reg10_out[3] (
	.clk(\clk~input_o ),
	.d(\dp|inc_PC|inc_out[3]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|ctl_ld_rp~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|reg_RP|reg10_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \dp|reg_RP|reg10_out[3] .is_wysiwyg = "true";
defparam \dp|reg_RP|reg10_out[3] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \dp|mux_pc|Mux6~0 (
// Equation(s):
// \dp|mux_pc|Mux6~0_combout  = (\ctrl|ctl_addr_pc [0] & (((\ctrl|ctl_addr_pc [1])))) # (!\ctrl|ctl_addr_pc [0] & ((\ctrl|ctl_addr_pc [1] & (\dp|reg_RP|reg10_out [3])) # (!\ctrl|ctl_addr_pc [1] & ((\dp|inc_PC|inc_out[3]~6_combout )))))

	.dataa(\ctrl|ctl_addr_pc [0]),
	.datab(\dp|reg_RP|reg10_out [3]),
	.datac(\ctrl|ctl_addr_pc [1]),
	.datad(\dp|inc_PC|inc_out[3]~6_combout ),
	.cin(gnd),
	.combout(\dp|mux_pc|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \dp|mux_pc|Mux6~0 .lut_mask = 16'hE5E0;
defparam \dp|mux_pc|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \dp|add_PC|Add0~6 (
// Equation(s):
// \dp|add_PC|Add0~6_combout  = (\dp|reg_RI|reg16_out [3] & ((\dp|reg_PC|reg10_out [3] & (\dp|add_PC|Add0~5  & VCC)) # (!\dp|reg_PC|reg10_out [3] & (!\dp|add_PC|Add0~5 )))) # (!\dp|reg_RI|reg16_out [3] & ((\dp|reg_PC|reg10_out [3] & (!\dp|add_PC|Add0~5 )) # 
// (!\dp|reg_PC|reg10_out [3] & ((\dp|add_PC|Add0~5 ) # (GND)))))
// \dp|add_PC|Add0~7  = CARRY((\dp|reg_RI|reg16_out [3] & (!\dp|reg_PC|reg10_out [3] & !\dp|add_PC|Add0~5 )) # (!\dp|reg_RI|reg16_out [3] & ((!\dp|add_PC|Add0~5 ) # (!\dp|reg_PC|reg10_out [3]))))

	.dataa(\dp|reg_RI|reg16_out [3]),
	.datab(\dp|reg_PC|reg10_out [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\dp|add_PC|Add0~5 ),
	.combout(\dp|add_PC|Add0~6_combout ),
	.cout(\dp|add_PC|Add0~7 ));
// synopsys translate_off
defparam \dp|add_PC|Add0~6 .lut_mask = 16'h9617;
defparam \dp|add_PC|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneiv_lcell_comb \dp|mux_pc|Mux6~1 (
// Equation(s):
// \dp|mux_pc|Mux6~1_combout  = (\ctrl|ctl_addr_pc [0] & ((\dp|mux_pc|Mux6~0_combout  & ((\dp|add_PC|Add0~6_combout ))) # (!\dp|mux_pc|Mux6~0_combout  & (\dp|reg_RI|reg16_out [3])))) # (!\ctrl|ctl_addr_pc [0] & (((\dp|mux_pc|Mux6~0_combout ))))

	.dataa(\dp|reg_RI|reg16_out [3]),
	.datab(\ctrl|ctl_addr_pc [0]),
	.datac(\dp|mux_pc|Mux6~0_combout ),
	.datad(\dp|add_PC|Add0~6_combout ),
	.cin(gnd),
	.combout(\dp|mux_pc|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \dp|mux_pc|Mux6~1 .lut_mask = 16'hF838;
defparam \dp|mux_pc|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \dp|inc_PC|inc_out[4]~8 (
// Equation(s):
// \dp|inc_PC|inc_out[4]~8_combout  = (\dp|reg_PC|reg10_out [4] & (\dp|inc_PC|inc_out[3]~7  $ (GND))) # (!\dp|reg_PC|reg10_out [4] & (!\dp|inc_PC|inc_out[3]~7  & VCC))
// \dp|inc_PC|inc_out[4]~9  = CARRY((\dp|reg_PC|reg10_out [4] & !\dp|inc_PC|inc_out[3]~7 ))

	.dataa(\dp|reg_PC|reg10_out [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\dp|inc_PC|inc_out[3]~7 ),
	.combout(\dp|inc_PC|inc_out[4]~8_combout ),
	.cout(\dp|inc_PC|inc_out[4]~9 ));
// synopsys translate_off
defparam \dp|inc_PC|inc_out[4]~8 .lut_mask = 16'hA50A;
defparam \dp|inc_PC|inc_out[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \dp|reg_RP|reg10_out[4] (
	.clk(\clk~input_o ),
	.d(\dp|inc_PC|inc_out[4]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|ctl_ld_rp~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|reg_RP|reg10_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \dp|reg_RP|reg10_out[4] .is_wysiwyg = "true";
defparam \dp|reg_RP|reg10_out[4] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \dp|mux_pc|Mux5~0 (
// Equation(s):
// \dp|mux_pc|Mux5~0_combout  = (\ctrl|ctl_addr_pc [1] & (((\ctrl|ctl_addr_pc [0])))) # (!\ctrl|ctl_addr_pc [1] & ((\ctrl|ctl_addr_pc [0] & (\dp|reg_RI|reg16_out [4])) # (!\ctrl|ctl_addr_pc [0] & ((\dp|inc_PC|inc_out[4]~8_combout )))))

	.dataa(\ctrl|ctl_addr_pc [1]),
	.datab(\dp|reg_RI|reg16_out [4]),
	.datac(\ctrl|ctl_addr_pc [0]),
	.datad(\dp|inc_PC|inc_out[4]~8_combout ),
	.cin(gnd),
	.combout(\dp|mux_pc|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \dp|mux_pc|Mux5~0 .lut_mask = 16'hE5E0;
defparam \dp|mux_pc|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \dp|add_PC|Add0~8 (
// Equation(s):
// \dp|add_PC|Add0~8_combout  = ((\dp|reg_RI|reg16_out [4] $ (\dp|reg_PC|reg10_out [4] $ (!\dp|add_PC|Add0~7 )))) # (GND)
// \dp|add_PC|Add0~9  = CARRY((\dp|reg_RI|reg16_out [4] & ((\dp|reg_PC|reg10_out [4]) # (!\dp|add_PC|Add0~7 ))) # (!\dp|reg_RI|reg16_out [4] & (\dp|reg_PC|reg10_out [4] & !\dp|add_PC|Add0~7 )))

	.dataa(\dp|reg_RI|reg16_out [4]),
	.datab(\dp|reg_PC|reg10_out [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\dp|add_PC|Add0~7 ),
	.combout(\dp|add_PC|Add0~8_combout ),
	.cout(\dp|add_PC|Add0~9 ));
// synopsys translate_off
defparam \dp|add_PC|Add0~8 .lut_mask = 16'h698E;
defparam \dp|add_PC|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneiv_lcell_comb \dp|mux_pc|Mux5~1 (
// Equation(s):
// \dp|mux_pc|Mux5~1_combout  = (\ctrl|ctl_addr_pc [1] & ((\dp|mux_pc|Mux5~0_combout  & ((\dp|add_PC|Add0~8_combout ))) # (!\dp|mux_pc|Mux5~0_combout  & (\dp|reg_RP|reg10_out [4])))) # (!\ctrl|ctl_addr_pc [1] & (((\dp|mux_pc|Mux5~0_combout ))))

	.dataa(\dp|reg_RP|reg10_out [4]),
	.datab(\ctrl|ctl_addr_pc [1]),
	.datac(\dp|mux_pc|Mux5~0_combout ),
	.datad(\dp|add_PC|Add0~8_combout ),
	.cin(gnd),
	.combout(\dp|mux_pc|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \dp|mux_pc|Mux5~1 .lut_mask = 16'hF838;
defparam \dp|mux_pc|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \dp|inc_PC|inc_out[5]~10 (
// Equation(s):
// \dp|inc_PC|inc_out[5]~10_combout  = (\dp|reg_PC|reg10_out [5] & (!\dp|inc_PC|inc_out[4]~9 )) # (!\dp|reg_PC|reg10_out [5] & ((\dp|inc_PC|inc_out[4]~9 ) # (GND)))
// \dp|inc_PC|inc_out[5]~11  = CARRY((!\dp|inc_PC|inc_out[4]~9 ) # (!\dp|reg_PC|reg10_out [5]))

	.dataa(\dp|reg_PC|reg10_out [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\dp|inc_PC|inc_out[4]~9 ),
	.combout(\dp|inc_PC|inc_out[5]~10_combout ),
	.cout(\dp|inc_PC|inc_out[5]~11 ));
// synopsys translate_off
defparam \dp|inc_PC|inc_out[5]~10 .lut_mask = 16'h5A5F;
defparam \dp|inc_PC|inc_out[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \dp|reg_RP|reg10_out[5] (
	.clk(\clk~input_o ),
	.d(\dp|inc_PC|inc_out[5]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|ctl_ld_rp~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|reg_RP|reg10_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \dp|reg_RP|reg10_out[5] .is_wysiwyg = "true";
defparam \dp|reg_RP|reg10_out[5] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \dp|mux_pc|Mux4~0 (
// Equation(s):
// \dp|mux_pc|Mux4~0_combout  = (\ctrl|ctl_addr_pc [0] & (((\ctrl|ctl_addr_pc [1])))) # (!\ctrl|ctl_addr_pc [0] & ((\ctrl|ctl_addr_pc [1] & (\dp|reg_RP|reg10_out [5])) # (!\ctrl|ctl_addr_pc [1] & ((\dp|inc_PC|inc_out[5]~10_combout )))))

	.dataa(\ctrl|ctl_addr_pc [0]),
	.datab(\dp|reg_RP|reg10_out [5]),
	.datac(\ctrl|ctl_addr_pc [1]),
	.datad(\dp|inc_PC|inc_out[5]~10_combout ),
	.cin(gnd),
	.combout(\dp|mux_pc|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \dp|mux_pc|Mux4~0 .lut_mask = 16'hE5E0;
defparam \dp|mux_pc|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \dp|add_PC|Add0~10 (
// Equation(s):
// \dp|add_PC|Add0~10_combout  = (\dp|reg_RI|reg16_out [5] & ((\dp|reg_PC|reg10_out [5] & (\dp|add_PC|Add0~9  & VCC)) # (!\dp|reg_PC|reg10_out [5] & (!\dp|add_PC|Add0~9 )))) # (!\dp|reg_RI|reg16_out [5] & ((\dp|reg_PC|reg10_out [5] & (!\dp|add_PC|Add0~9 )) # 
// (!\dp|reg_PC|reg10_out [5] & ((\dp|add_PC|Add0~9 ) # (GND)))))
// \dp|add_PC|Add0~11  = CARRY((\dp|reg_RI|reg16_out [5] & (!\dp|reg_PC|reg10_out [5] & !\dp|add_PC|Add0~9 )) # (!\dp|reg_RI|reg16_out [5] & ((!\dp|add_PC|Add0~9 ) # (!\dp|reg_PC|reg10_out [5]))))

	.dataa(\dp|reg_RI|reg16_out [5]),
	.datab(\dp|reg_PC|reg10_out [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\dp|add_PC|Add0~9 ),
	.combout(\dp|add_PC|Add0~10_combout ),
	.cout(\dp|add_PC|Add0~11 ));
// synopsys translate_off
defparam \dp|add_PC|Add0~10 .lut_mask = 16'h9617;
defparam \dp|add_PC|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneiv_lcell_comb \dp|mux_pc|Mux4~1 (
// Equation(s):
// \dp|mux_pc|Mux4~1_combout  = (\ctrl|ctl_addr_pc [0] & ((\dp|mux_pc|Mux4~0_combout  & ((\dp|add_PC|Add0~10_combout ))) # (!\dp|mux_pc|Mux4~0_combout  & (\dp|reg_RI|reg16_out [5])))) # (!\ctrl|ctl_addr_pc [0] & (((\dp|mux_pc|Mux4~0_combout ))))

	.dataa(\dp|reg_RI|reg16_out [5]),
	.datab(\ctrl|ctl_addr_pc [0]),
	.datac(\dp|mux_pc|Mux4~0_combout ),
	.datad(\dp|add_PC|Add0~10_combout ),
	.cin(gnd),
	.combout(\dp|mux_pc|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \dp|mux_pc|Mux4~1 .lut_mask = 16'hF838;
defparam \dp|mux_pc|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \dp|inc_PC|inc_out[6]~12 (
// Equation(s):
// \dp|inc_PC|inc_out[6]~12_combout  = (\dp|reg_PC|reg10_out [6] & (\dp|inc_PC|inc_out[5]~11  $ (GND))) # (!\dp|reg_PC|reg10_out [6] & (!\dp|inc_PC|inc_out[5]~11  & VCC))
// \dp|inc_PC|inc_out[6]~13  = CARRY((\dp|reg_PC|reg10_out [6] & !\dp|inc_PC|inc_out[5]~11 ))

	.dataa(\dp|reg_PC|reg10_out [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\dp|inc_PC|inc_out[5]~11 ),
	.combout(\dp|inc_PC|inc_out[6]~12_combout ),
	.cout(\dp|inc_PC|inc_out[6]~13 ));
// synopsys translate_off
defparam \dp|inc_PC|inc_out[6]~12 .lut_mask = 16'hA50A;
defparam \dp|inc_PC|inc_out[6]~12 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \dp|reg_RP|reg10_out[6] (
	.clk(\clk~input_o ),
	.d(\dp|inc_PC|inc_out[6]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|ctl_ld_rp~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|reg_RP|reg10_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \dp|reg_RP|reg10_out[6] .is_wysiwyg = "true";
defparam \dp|reg_RP|reg10_out[6] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \dp|mux_pc|Mux3~0 (
// Equation(s):
// \dp|mux_pc|Mux3~0_combout  = (\ctrl|ctl_addr_pc [1] & (((\ctrl|ctl_addr_pc [0])))) # (!\ctrl|ctl_addr_pc [1] & ((\ctrl|ctl_addr_pc [0] & (\dp|reg_RI|reg16_out [6])) # (!\ctrl|ctl_addr_pc [0] & ((\dp|inc_PC|inc_out[6]~12_combout )))))

	.dataa(\ctrl|ctl_addr_pc [1]),
	.datab(\dp|reg_RI|reg16_out [6]),
	.datac(\ctrl|ctl_addr_pc [0]),
	.datad(\dp|inc_PC|inc_out[6]~12_combout ),
	.cin(gnd),
	.combout(\dp|mux_pc|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \dp|mux_pc|Mux3~0 .lut_mask = 16'hE5E0;
defparam \dp|mux_pc|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \dp|add_PC|Add0~12 (
// Equation(s):
// \dp|add_PC|Add0~12_combout  = ((\dp|reg_RI|reg16_out [6] $ (\dp|reg_PC|reg10_out [6] $ (!\dp|add_PC|Add0~11 )))) # (GND)
// \dp|add_PC|Add0~13  = CARRY((\dp|reg_RI|reg16_out [6] & ((\dp|reg_PC|reg10_out [6]) # (!\dp|add_PC|Add0~11 ))) # (!\dp|reg_RI|reg16_out [6] & (\dp|reg_PC|reg10_out [6] & !\dp|add_PC|Add0~11 )))

	.dataa(\dp|reg_RI|reg16_out [6]),
	.datab(\dp|reg_PC|reg10_out [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\dp|add_PC|Add0~11 ),
	.combout(\dp|add_PC|Add0~12_combout ),
	.cout(\dp|add_PC|Add0~13 ));
// synopsys translate_off
defparam \dp|add_PC|Add0~12 .lut_mask = 16'h698E;
defparam \dp|add_PC|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneiv_lcell_comb \dp|mux_pc|Mux3~1 (
// Equation(s):
// \dp|mux_pc|Mux3~1_combout  = (\ctrl|ctl_addr_pc [1] & ((\dp|mux_pc|Mux3~0_combout  & ((\dp|add_PC|Add0~12_combout ))) # (!\dp|mux_pc|Mux3~0_combout  & (\dp|reg_RP|reg10_out [6])))) # (!\ctrl|ctl_addr_pc [1] & (((\dp|mux_pc|Mux3~0_combout ))))

	.dataa(\dp|reg_RP|reg10_out [6]),
	.datab(\ctrl|ctl_addr_pc [1]),
	.datac(\dp|mux_pc|Mux3~0_combout ),
	.datad(\dp|add_PC|Add0~12_combout ),
	.cin(gnd),
	.combout(\dp|mux_pc|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \dp|mux_pc|Mux3~1 .lut_mask = 16'hF838;
defparam \dp|mux_pc|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \dp|inc_PC|inc_out[7]~14 (
// Equation(s):
// \dp|inc_PC|inc_out[7]~14_combout  = (\dp|reg_PC|reg10_out [7] & (!\dp|inc_PC|inc_out[6]~13 )) # (!\dp|reg_PC|reg10_out [7] & ((\dp|inc_PC|inc_out[6]~13 ) # (GND)))
// \dp|inc_PC|inc_out[7]~15  = CARRY((!\dp|inc_PC|inc_out[6]~13 ) # (!\dp|reg_PC|reg10_out [7]))

	.dataa(\dp|reg_PC|reg10_out [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\dp|inc_PC|inc_out[6]~13 ),
	.combout(\dp|inc_PC|inc_out[7]~14_combout ),
	.cout(\dp|inc_PC|inc_out[7]~15 ));
// synopsys translate_off
defparam \dp|inc_PC|inc_out[7]~14 .lut_mask = 16'h5A5F;
defparam \dp|inc_PC|inc_out[7]~14 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \dp|reg_RP|reg10_out[7] (
	.clk(\clk~input_o ),
	.d(\dp|inc_PC|inc_out[7]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|ctl_ld_rp~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|reg_RP|reg10_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \dp|reg_RP|reg10_out[7] .is_wysiwyg = "true";
defparam \dp|reg_RP|reg10_out[7] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \dp|mux_pc|Mux2~0 (
// Equation(s):
// \dp|mux_pc|Mux2~0_combout  = (\ctrl|ctl_addr_pc [0] & (((\ctrl|ctl_addr_pc [1])))) # (!\ctrl|ctl_addr_pc [0] & ((\ctrl|ctl_addr_pc [1] & (\dp|reg_RP|reg10_out [7])) # (!\ctrl|ctl_addr_pc [1] & ((\dp|inc_PC|inc_out[7]~14_combout )))))

	.dataa(\ctrl|ctl_addr_pc [0]),
	.datab(\dp|reg_RP|reg10_out [7]),
	.datac(\ctrl|ctl_addr_pc [1]),
	.datad(\dp|inc_PC|inc_out[7]~14_combout ),
	.cin(gnd),
	.combout(\dp|mux_pc|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \dp|mux_pc|Mux2~0 .lut_mask = 16'hE5E0;
defparam \dp|mux_pc|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \dp|add_PC|Add0~14 (
// Equation(s):
// \dp|add_PC|Add0~14_combout  = (\dp|reg_RI|reg16_out [6] & ((\dp|reg_PC|reg10_out [7] & (\dp|add_PC|Add0~13  & VCC)) # (!\dp|reg_PC|reg10_out [7] & (!\dp|add_PC|Add0~13 )))) # (!\dp|reg_RI|reg16_out [6] & ((\dp|reg_PC|reg10_out [7] & (!\dp|add_PC|Add0~13 
// )) # (!\dp|reg_PC|reg10_out [7] & ((\dp|add_PC|Add0~13 ) # (GND)))))
// \dp|add_PC|Add0~15  = CARRY((\dp|reg_RI|reg16_out [6] & (!\dp|reg_PC|reg10_out [7] & !\dp|add_PC|Add0~13 )) # (!\dp|reg_RI|reg16_out [6] & ((!\dp|add_PC|Add0~13 ) # (!\dp|reg_PC|reg10_out [7]))))

	.dataa(\dp|reg_RI|reg16_out [6]),
	.datab(\dp|reg_PC|reg10_out [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\dp|add_PC|Add0~13 ),
	.combout(\dp|add_PC|Add0~14_combout ),
	.cout(\dp|add_PC|Add0~15 ));
// synopsys translate_off
defparam \dp|add_PC|Add0~14 .lut_mask = 16'h9617;
defparam \dp|add_PC|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneiv_lcell_comb \dp|mux_pc|Mux2~1 (
// Equation(s):
// \dp|mux_pc|Mux2~1_combout  = (\ctrl|ctl_addr_pc [0] & ((\dp|mux_pc|Mux2~0_combout  & ((\dp|add_PC|Add0~14_combout ))) # (!\dp|mux_pc|Mux2~0_combout  & (\dp|reg_RI|reg16_out [7])))) # (!\ctrl|ctl_addr_pc [0] & (((\dp|mux_pc|Mux2~0_combout ))))

	.dataa(\dp|reg_RI|reg16_out [7]),
	.datab(\ctrl|ctl_addr_pc [0]),
	.datac(\dp|mux_pc|Mux2~0_combout ),
	.datad(\dp|add_PC|Add0~14_combout ),
	.cin(gnd),
	.combout(\dp|mux_pc|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \dp|mux_pc|Mux2~1 .lut_mask = 16'hF838;
defparam \dp|mux_pc|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \dp|inc_PC|inc_out[8]~16 (
// Equation(s):
// \dp|inc_PC|inc_out[8]~16_combout  = (\dp|reg_PC|reg10_out [8] & (\dp|inc_PC|inc_out[7]~15  $ (GND))) # (!\dp|reg_PC|reg10_out [8] & (!\dp|inc_PC|inc_out[7]~15  & VCC))
// \dp|inc_PC|inc_out[8]~17  = CARRY((\dp|reg_PC|reg10_out [8] & !\dp|inc_PC|inc_out[7]~15 ))

	.dataa(\dp|reg_PC|reg10_out [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\dp|inc_PC|inc_out[7]~15 ),
	.combout(\dp|inc_PC|inc_out[8]~16_combout ),
	.cout(\dp|inc_PC|inc_out[8]~17 ));
// synopsys translate_off
defparam \dp|inc_PC|inc_out[8]~16 .lut_mask = 16'hA50A;
defparam \dp|inc_PC|inc_out[8]~16 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \dp|reg_RP|reg10_out[8] (
	.clk(\clk~input_o ),
	.d(\dp|inc_PC|inc_out[8]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|ctl_ld_rp~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|reg_RP|reg10_out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \dp|reg_RP|reg10_out[8] .is_wysiwyg = "true";
defparam \dp|reg_RP|reg10_out[8] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \dp|mux_pc|Mux1~0 (
// Equation(s):
// \dp|mux_pc|Mux1~0_combout  = (\ctrl|ctl_addr_pc [1] & (((\ctrl|ctl_addr_pc [0])))) # (!\ctrl|ctl_addr_pc [1] & ((\ctrl|ctl_addr_pc [0] & (\dp|reg_RI|reg16_out [8])) # (!\ctrl|ctl_addr_pc [0] & ((\dp|inc_PC|inc_out[8]~16_combout )))))

	.dataa(\ctrl|ctl_addr_pc [1]),
	.datab(\dp|reg_RI|reg16_out [8]),
	.datac(\ctrl|ctl_addr_pc [0]),
	.datad(\dp|inc_PC|inc_out[8]~16_combout ),
	.cin(gnd),
	.combout(\dp|mux_pc|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \dp|mux_pc|Mux1~0 .lut_mask = 16'hE5E0;
defparam \dp|mux_pc|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \dp|add_PC|Add0~16 (
// Equation(s):
// \dp|add_PC|Add0~16_combout  = ((\dp|reg_RI|reg16_out [6] $ (\dp|reg_PC|reg10_out [8] $ (!\dp|add_PC|Add0~15 )))) # (GND)
// \dp|add_PC|Add0~17  = CARRY((\dp|reg_RI|reg16_out [6] & ((\dp|reg_PC|reg10_out [8]) # (!\dp|add_PC|Add0~15 ))) # (!\dp|reg_RI|reg16_out [6] & (\dp|reg_PC|reg10_out [8] & !\dp|add_PC|Add0~15 )))

	.dataa(\dp|reg_RI|reg16_out [6]),
	.datab(\dp|reg_PC|reg10_out [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\dp|add_PC|Add0~15 ),
	.combout(\dp|add_PC|Add0~16_combout ),
	.cout(\dp|add_PC|Add0~17 ));
// synopsys translate_off
defparam \dp|add_PC|Add0~16 .lut_mask = 16'h698E;
defparam \dp|add_PC|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneiv_lcell_comb \dp|mux_pc|Mux1~1 (
// Equation(s):
// \dp|mux_pc|Mux1~1_combout  = (\ctrl|ctl_addr_pc [1] & ((\dp|mux_pc|Mux1~0_combout  & ((\dp|add_PC|Add0~16_combout ))) # (!\dp|mux_pc|Mux1~0_combout  & (\dp|reg_RP|reg10_out [8])))) # (!\ctrl|ctl_addr_pc [1] & (((\dp|mux_pc|Mux1~0_combout ))))

	.dataa(\dp|reg_RP|reg10_out [8]),
	.datab(\ctrl|ctl_addr_pc [1]),
	.datac(\dp|mux_pc|Mux1~0_combout ),
	.datad(\dp|add_PC|Add0~16_combout ),
	.cin(gnd),
	.combout(\dp|mux_pc|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \dp|mux_pc|Mux1~1 .lut_mask = 16'hF838;
defparam \dp|mux_pc|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \dp|inc_PC|inc_out[9]~18 (
// Equation(s):
// \dp|inc_PC|inc_out[9]~18_combout  = \dp|reg_PC|reg10_out [9] $ (\dp|inc_PC|inc_out[8]~17 )

	.dataa(\dp|reg_PC|reg10_out [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\dp|inc_PC|inc_out[8]~17 ),
	.combout(\dp|inc_PC|inc_out[9]~18_combout ),
	.cout());
// synopsys translate_off
defparam \dp|inc_PC|inc_out[9]~18 .lut_mask = 16'h5A5A;
defparam \dp|inc_PC|inc_out[9]~18 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \dp|reg_RP|reg10_out[9] (
	.clk(\clk~input_o ),
	.d(\dp|inc_PC|inc_out[9]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|ctl_ld_rp~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|reg_RP|reg10_out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \dp|reg_RP|reg10_out[9] .is_wysiwyg = "true";
defparam \dp|reg_RP|reg10_out[9] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \dp|mux_pc|Mux0~0 (
// Equation(s):
// \dp|mux_pc|Mux0~0_combout  = (\ctrl|ctl_addr_pc [0] & (((\ctrl|ctl_addr_pc [1])))) # (!\ctrl|ctl_addr_pc [0] & ((\ctrl|ctl_addr_pc [1] & (\dp|reg_RP|reg10_out [9])) # (!\ctrl|ctl_addr_pc [1] & ((\dp|inc_PC|inc_out[9]~18_combout )))))

	.dataa(\ctrl|ctl_addr_pc [0]),
	.datab(\dp|reg_RP|reg10_out [9]),
	.datac(\ctrl|ctl_addr_pc [1]),
	.datad(\dp|inc_PC|inc_out[9]~18_combout ),
	.cin(gnd),
	.combout(\dp|mux_pc|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \dp|mux_pc|Mux0~0 .lut_mask = 16'hE5E0;
defparam \dp|mux_pc|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \dp|add_PC|Add0~18 (
// Equation(s):
// \dp|add_PC|Add0~18_combout  = \dp|reg_RI|reg16_out [6] $ (\dp|reg_PC|reg10_out [9] $ (\dp|add_PC|Add0~17 ))

	.dataa(\dp|reg_RI|reg16_out [6]),
	.datab(\dp|reg_PC|reg10_out [9]),
	.datac(gnd),
	.datad(gnd),
	.cin(\dp|add_PC|Add0~17 ),
	.combout(\dp|add_PC|Add0~18_combout ),
	.cout());
// synopsys translate_off
defparam \dp|add_PC|Add0~18 .lut_mask = 16'h9696;
defparam \dp|add_PC|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneiv_lcell_comb \dp|mux_pc|Mux0~1 (
// Equation(s):
// \dp|mux_pc|Mux0~1_combout  = (\ctrl|ctl_addr_pc [0] & ((\dp|mux_pc|Mux0~0_combout  & ((\dp|add_PC|Add0~18_combout ))) # (!\dp|mux_pc|Mux0~0_combout  & (\dp|reg_RI|reg16_out [9])))) # (!\ctrl|ctl_addr_pc [0] & (((\dp|mux_pc|Mux0~0_combout ))))

	.dataa(\dp|reg_RI|reg16_out [9]),
	.datab(\ctrl|ctl_addr_pc [0]),
	.datac(\dp|mux_pc|Mux0~0_combout ),
	.datad(\dp|add_PC|Add0~18_combout ),
	.cin(gnd),
	.combout(\dp|mux_pc|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \dp|mux_pc|Mux0~1 .lut_mask = 16'hF838;
defparam \dp|mux_pc|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

assign data_o0[0] = \data_o0[0]~output_o ;

assign data_o0[1] = \data_o0[1]~output_o ;

assign data_o0[2] = \data_o0[2]~output_o ;

assign data_o0[3] = \data_o0[3]~output_o ;

assign data_o0[4] = \data_o0[4]~output_o ;

assign data_o0[5] = \data_o0[5]~output_o ;

assign data_o0[6] = \data_o0[6]~output_o ;

assign data_o0[7] = \data_o0[7]~output_o ;

assign data_o1[0] = \data_o1[0]~output_o ;

assign data_o1[1] = \data_o1[1]~output_o ;

assign data_o1[2] = \data_o1[2]~output_o ;

assign data_o1[3] = \data_o1[3]~output_o ;

assign data_o1[4] = \data_o1[4]~output_o ;

assign data_o1[5] = \data_o1[5]~output_o ;

assign data_o1[6] = \data_o1[6]~output_o ;

assign data_o1[7] = \data_o1[7]~output_o ;

assign state[0] = \state[0]~output_o ;

assign state[1] = \state[1]~output_o ;

assign state[2] = \state[2]~output_o ;

assign state[3] = \state[3]~output_o ;

assign state[4] = \state[4]~output_o ;

assign state[5] = \state[5]~output_o ;

assign state[6] = \state[6]~output_o ;

assign state[7] = \state[7]~output_o ;

assign state[8] = \state[8]~output_o ;

assign state[9] = \state[9]~output_o ;

assign state[10] = \state[10]~output_o ;

assign state[11] = \state[11]~output_o ;

assign state[12] = \state[12]~output_o ;

assign state[13] = \state[13]~output_o ;

assign state[14] = \state[14]~output_o ;

assign state[15] = \state[15]~output_o ;

assign state[16] = \state[16]~output_o ;

assign state[17] = \state[17]~output_o ;

assign state[18] = \state[18]~output_o ;

assign state[19] = \state[19]~output_o ;

assign state[20] = \state[20]~output_o ;

assign state[21] = \state[21]~output_o ;

assign state[22] = \state[22]~output_o ;

assign state[23] = \state[23]~output_o ;

assign state[24] = \state[24]~output_o ;

assign state[25] = \state[25]~output_o ;

assign state[26] = \state[26]~output_o ;

assign state[27] = \state[27]~output_o ;

assign state[28] = \state[28]~output_o ;

assign state[29] = \state[29]~output_o ;

assign state[30] = \state[30]~output_o ;

assign state[31] = \state[31]~output_o ;

assign RI[0] = \RI[0]~output_o ;

assign RI[1] = \RI[1]~output_o ;

assign RI[2] = \RI[2]~output_o ;

assign RI[3] = \RI[3]~output_o ;

assign RI[4] = \RI[4]~output_o ;

assign RI[5] = \RI[5]~output_o ;

assign RI[6] = \RI[6]~output_o ;

assign RI[7] = \RI[7]~output_o ;

assign RI[8] = \RI[8]~output_o ;

assign RI[9] = \RI[9]~output_o ;

assign RI[10] = \RI[10]~output_o ;

assign RI[11] = \RI[11]~output_o ;

assign RI[12] = \RI[12]~output_o ;

assign RI[13] = \RI[13]~output_o ;

assign RI[14] = \RI[14]~output_o ;

assign RI[15] = \RI[15]~output_o ;

assign mp_data[0] = \mp_data[0]~output_o ;

assign mp_data[1] = \mp_data[1]~output_o ;

assign mp_data[2] = \mp_data[2]~output_o ;

assign mp_data[3] = \mp_data[3]~output_o ;

assign mp_data[4] = \mp_data[4]~output_o ;

assign mp_data[5] = \mp_data[5]~output_o ;

assign mp_data[6] = \mp_data[6]~output_o ;

assign mp_data[7] = \mp_data[7]~output_o ;

assign mp_data[8] = \mp_data[8]~output_o ;

assign mp_data[9] = \mp_data[9]~output_o ;

assign mp_data[10] = \mp_data[10]~output_o ;

assign mp_data[11] = \mp_data[11]~output_o ;

assign mp_data[12] = \mp_data[12]~output_o ;

assign mp_data[13] = \mp_data[13]~output_o ;

assign mp_data[14] = \mp_data[14]~output_o ;

assign mp_data[15] = \mp_data[15]~output_o ;

assign in_pc[0] = \in_pc[0]~output_o ;

assign in_pc[1] = \in_pc[1]~output_o ;

assign in_pc[2] = \in_pc[2]~output_o ;

assign in_pc[3] = \in_pc[3]~output_o ;

assign in_pc[4] = \in_pc[4]~output_o ;

assign in_pc[5] = \in_pc[5]~output_o ;

assign in_pc[6] = \in_pc[6]~output_o ;

assign in_pc[7] = \in_pc[7]~output_o ;

assign in_pc[8] = \in_pc[8]~output_o ;

assign in_pc[9] = \in_pc[9]~output_o ;

assign out_pc[0] = \out_pc[0]~output_o ;

assign out_pc[1] = \out_pc[1]~output_o ;

assign out_pc[2] = \out_pc[2]~output_o ;

assign out_pc[3] = \out_pc[3]~output_o ;

assign out_pc[4] = \out_pc[4]~output_o ;

assign out_pc[5] = \out_pc[5]~output_o ;

assign out_pc[6] = \out_pc[6]~output_o ;

assign out_pc[7] = \out_pc[7]~output_o ;

assign out_pc[8] = \out_pc[8]~output_o ;

assign out_pc[9] = \out_pc[9]~output_o ;

endmodule
