Fitter report for crypto_wallet
Mon Nov 26 20:43:30 2018
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Fitter Netlist Optimizations
  6. Ignored Assignments
  7. Incremental Compilation Preservation Summary
  8. Incremental Compilation Partition Settings
  9. Incremental Compilation Placement Preservation
 10. Pin-Out File
 11. Fitter Resource Usage Summary
 12. Fitter Partition Statistics
 13. Input Pins
 14. Output Pins
 15. Bidir Pins
 16. Dual Purpose and Dedicated Pins
 17. I/O Bank Usage
 18. All Package Pins
 19. I/O Assignment Warnings
 20. Fitter Resource Utilization by Entity
 21. Delay Chain Summary
 22. Pad To Core Delay Chain Fanout
 23. Control Signals
 24. Global & Other Fast Signals
 25. Fitter RAM Summary
 26. |crypto_wallet_top|crypto_wallet:wallet_cpu_inst|crypto_wallet_epcs_flash_controller:epcs_flash_controller|altsyncram:the_boot_copier_rom|altsyncram_ep61:auto_generated|ALTSYNCRAM
 27. Routing Usage Summary
 28. LAB Logic Elements
 29. LAB-wide Signals
 30. LAB Signals Sourced
 31. LAB Signals Sourced Out
 32. LAB Distinct Inputs
 33. I/O Rules Summary
 34. I/O Rules Details
 35. I/O Rules Matrix
 36. Fitter Device Options
 37. Operating Settings and Conditions
 38. Fitter Messages
 39. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Fitter Summary                                                                   ;
+------------------------------------+---------------------------------------------+
; Fitter Status                      ; Successful - Mon Nov 26 20:43:30 2018       ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; crypto_wallet                               ;
; Top-level Entity Name              ; crypto_wallet_top                           ;
; Family                             ; Cyclone IV E                                ;
; Device                             ; EP4CE22F17C6                                ;
; Timing Models                      ; Final                                       ;
; Total logic elements               ; 2,538 / 22,320 ( 11 % )                     ;
;     Total combinational functions  ; 2,269 / 22,320 ( 10 % )                     ;
;     Dedicated logic registers      ; 1,561 / 22,320 ( 7 % )                      ;
; Total registers                    ; 1630                                        ;
; Total pins                         ; 152 / 154 ( 99 % )                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 18,432 / 608,256 ( 3 % )                    ;
; Embedded Multiplier 9-bit elements ; 0 / 132 ( 0 % )                             ;
; Total PLLs                         ; 0 / 4 ( 0 % )                               ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                    ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                             ; Setting                               ; Default Value                         ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                             ; EP4CE22F17C6                          ;                                       ;
; Minimum Core Junction Temperature                                  ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                  ; 85                                    ;                                       ;
; Fit Attempts to Skip                                               ; 0                                     ; 0.0                                   ;
; Use smart compilation                                              ; Off                                   ; Off                                   ;
; Enable parallel Assembler and Timing Analyzer during compilation   ; On                                    ; On                                    ;
; Enable compact report table                                        ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                    ; On                                    ; On                                    ;
; Router Timing Optimization Level                                   ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                  ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                        ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                           ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                               ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                       ; On                                    ; On                                    ;
; Power Optimization During Fitting                                  ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                   ; Off                                   ; Off                                   ;
; Optimize Timing                                                    ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                           ; Off                                   ; Off                                   ;
; Regenerate Full Fit Report During ECO Compiles                     ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                         ; Normal                                ; Normal                                ;
; Limit to One Fitting Attempt                                       ; Off                                   ; Off                                   ;
; Final Placement Optimizations                                      ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                        ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                      ; 1                                     ; 1                                     ;
; Periphery to Core Placement and Routing Optimization               ; Off                                   ; Off                                   ;
; PCI I/O                                                            ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                              ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                          ; Off                                   ; Off                                   ;
; Auto Packed Registers                                              ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                  ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                       ; Off                                   ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input              ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                              ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting     ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                       ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                        ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                          ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                             ; Off                                   ; Off                                   ;
; Fitter Effort                                                      ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                    ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                           ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                          ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                  ; On                                    ; On                                    ;
; Auto Global Register Control Signals                               ; On                                    ; On                                    ;
; Reserve all unused pins                                            ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                        ; Auto                                  ; Auto                                  ;
; Enable Beneficial Skew Optimization                                ; On                                    ; On                                    ;
; Optimize Design for Metastability                                  ; On                                    ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                 ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode   ; Off                                   ; Off                                   ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.06        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   2.0%      ;
;     Processor 3            ;   1.9%      ;
;     Processor 4            ;   1.9%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------+-----------------+------------------+----------------------------------------+-----------+----------------+---------------------------------------------------------------------------------+------------------+-----------------------+
; Node                                                                     ; Action          ; Operation        ; Reason                                 ; Node Port ; Node Port Name ; Destination Node                                                                ; Destination Port ; Destination Port Name ;
+--------------------------------------------------------------------------+-----------------+------------------+----------------------------------------+-----------+----------------+---------------------------------------------------------------------------------+------------------+-----------------------+
; crypto_wallet:wallet_cpu_inst|crypto_wallet_sdram:sdram|m_addr[0]        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[0]~output                                                             ; I                ;                       ;
; crypto_wallet:wallet_cpu_inst|crypto_wallet_sdram:sdram|m_addr[1]        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[1]~output                                                             ; I                ;                       ;
; crypto_wallet:wallet_cpu_inst|crypto_wallet_sdram:sdram|m_addr[2]        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[2]~output                                                             ; I                ;                       ;
; crypto_wallet:wallet_cpu_inst|crypto_wallet_sdram:sdram|m_addr[3]        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[3]~output                                                             ; I                ;                       ;
; crypto_wallet:wallet_cpu_inst|crypto_wallet_sdram:sdram|m_addr[4]        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[4]~output                                                             ; I                ;                       ;
; crypto_wallet:wallet_cpu_inst|crypto_wallet_sdram:sdram|m_addr[5]        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[5]~output                                                             ; I                ;                       ;
; crypto_wallet:wallet_cpu_inst|crypto_wallet_sdram:sdram|m_addr[6]        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[6]~output                                                             ; I                ;                       ;
; crypto_wallet:wallet_cpu_inst|crypto_wallet_sdram:sdram|m_addr[7]        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[7]~output                                                             ; I                ;                       ;
; crypto_wallet:wallet_cpu_inst|crypto_wallet_sdram:sdram|m_addr[8]        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[8]~output                                                             ; I                ;                       ;
; crypto_wallet:wallet_cpu_inst|crypto_wallet_sdram:sdram|m_addr[9]        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[9]~output                                                             ; I                ;                       ;
; crypto_wallet:wallet_cpu_inst|crypto_wallet_sdram:sdram|m_addr[10]       ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[10]~output                                                            ; I                ;                       ;
; crypto_wallet:wallet_cpu_inst|crypto_wallet_sdram:sdram|m_addr[11]       ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[11]~output                                                            ; I                ;                       ;
; crypto_wallet:wallet_cpu_inst|crypto_wallet_sdram:sdram|m_addr[12]       ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[12]~output                                                            ; I                ;                       ;
; crypto_wallet:wallet_cpu_inst|crypto_wallet_sdram:sdram|m_bank[0]        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_BA[0]~output                                                               ; I                ;                       ;
; crypto_wallet:wallet_cpu_inst|crypto_wallet_sdram:sdram|m_bank[1]        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_BA[1]~output                                                               ; I                ;                       ;
; crypto_wallet:wallet_cpu_inst|crypto_wallet_sdram:sdram|m_cmd[0]         ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; crypto_wallet:wallet_cpu_inst|crypto_wallet_sdram:sdram|m_cmd[0]~_Duplicate_1   ; Q                ;                       ;
; crypto_wallet:wallet_cpu_inst|crypto_wallet_sdram:sdram|m_cmd[0]         ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_WE_N~output                                                                ; I                ;                       ;
; crypto_wallet:wallet_cpu_inst|crypto_wallet_sdram:sdram|m_cmd[0]         ; Inverted        ; Register Packing ; Fast Output Register assignment        ; Q         ;                ;                                                                                 ;                  ;                       ;
; crypto_wallet:wallet_cpu_inst|crypto_wallet_sdram:sdram|m_cmd[1]         ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; crypto_wallet:wallet_cpu_inst|crypto_wallet_sdram:sdram|m_cmd[1]~_Duplicate_1   ; Q                ;                       ;
; crypto_wallet:wallet_cpu_inst|crypto_wallet_sdram:sdram|m_cmd[1]         ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_CAS_N~output                                                               ; I                ;                       ;
; crypto_wallet:wallet_cpu_inst|crypto_wallet_sdram:sdram|m_cmd[1]         ; Inverted        ; Register Packing ; Fast Output Register assignment        ; Q         ;                ;                                                                                 ;                  ;                       ;
; crypto_wallet:wallet_cpu_inst|crypto_wallet_sdram:sdram|m_cmd[2]         ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; crypto_wallet:wallet_cpu_inst|crypto_wallet_sdram:sdram|m_cmd[2]~_Duplicate_1   ; Q                ;                       ;
; crypto_wallet:wallet_cpu_inst|crypto_wallet_sdram:sdram|m_cmd[2]         ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_RAS_N~output                                                               ; I                ;                       ;
; crypto_wallet:wallet_cpu_inst|crypto_wallet_sdram:sdram|m_cmd[2]         ; Inverted        ; Register Packing ; Fast Output Register assignment        ; Q         ;                ;                                                                                 ;                  ;                       ;
; crypto_wallet:wallet_cpu_inst|crypto_wallet_sdram:sdram|m_cmd[3]         ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_CS_N~output                                                                ; I                ;                       ;
; crypto_wallet:wallet_cpu_inst|crypto_wallet_sdram:sdram|m_cmd[3]         ; Inverted        ; Register Packing ; Fast Output Register assignment        ; Q         ;                ;                                                                                 ;                  ;                       ;
; crypto_wallet:wallet_cpu_inst|crypto_wallet_sdram:sdram|m_data[0]        ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; crypto_wallet:wallet_cpu_inst|crypto_wallet_sdram:sdram|m_data[0]~_Duplicate_1  ; Q                ;                       ;
; crypto_wallet:wallet_cpu_inst|crypto_wallet_sdram:sdram|m_data[0]        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[0]~output                                                               ; I                ;                       ;
; crypto_wallet:wallet_cpu_inst|crypto_wallet_sdram:sdram|m_data[1]        ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; crypto_wallet:wallet_cpu_inst|crypto_wallet_sdram:sdram|m_data[1]~_Duplicate_1  ; Q                ;                       ;
; crypto_wallet:wallet_cpu_inst|crypto_wallet_sdram:sdram|m_data[1]        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[1]~output                                                               ; I                ;                       ;
; crypto_wallet:wallet_cpu_inst|crypto_wallet_sdram:sdram|m_data[2]        ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; crypto_wallet:wallet_cpu_inst|crypto_wallet_sdram:sdram|m_data[2]~_Duplicate_1  ; Q                ;                       ;
; crypto_wallet:wallet_cpu_inst|crypto_wallet_sdram:sdram|m_data[2]        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[2]~output                                                               ; I                ;                       ;
; crypto_wallet:wallet_cpu_inst|crypto_wallet_sdram:sdram|m_data[3]        ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; crypto_wallet:wallet_cpu_inst|crypto_wallet_sdram:sdram|m_data[3]~_Duplicate_1  ; Q                ;                       ;
; crypto_wallet:wallet_cpu_inst|crypto_wallet_sdram:sdram|m_data[3]        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[3]~output                                                               ; I                ;                       ;
; crypto_wallet:wallet_cpu_inst|crypto_wallet_sdram:sdram|m_data[4]        ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; crypto_wallet:wallet_cpu_inst|crypto_wallet_sdram:sdram|m_data[4]~_Duplicate_1  ; Q                ;                       ;
; crypto_wallet:wallet_cpu_inst|crypto_wallet_sdram:sdram|m_data[4]        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[4]~output                                                               ; I                ;                       ;
; crypto_wallet:wallet_cpu_inst|crypto_wallet_sdram:sdram|m_data[5]        ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; crypto_wallet:wallet_cpu_inst|crypto_wallet_sdram:sdram|m_data[5]~_Duplicate_1  ; Q                ;                       ;
; crypto_wallet:wallet_cpu_inst|crypto_wallet_sdram:sdram|m_data[5]        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[5]~output                                                               ; I                ;                       ;
; crypto_wallet:wallet_cpu_inst|crypto_wallet_sdram:sdram|m_data[6]        ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; crypto_wallet:wallet_cpu_inst|crypto_wallet_sdram:sdram|m_data[6]~_Duplicate_1  ; Q                ;                       ;
; crypto_wallet:wallet_cpu_inst|crypto_wallet_sdram:sdram|m_data[6]        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[6]~output                                                               ; I                ;                       ;
; crypto_wallet:wallet_cpu_inst|crypto_wallet_sdram:sdram|m_data[7]        ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; crypto_wallet:wallet_cpu_inst|crypto_wallet_sdram:sdram|m_data[7]~_Duplicate_1  ; Q                ;                       ;
; crypto_wallet:wallet_cpu_inst|crypto_wallet_sdram:sdram|m_data[7]        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[7]~output                                                               ; I                ;                       ;
; crypto_wallet:wallet_cpu_inst|crypto_wallet_sdram:sdram|m_data[8]        ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; crypto_wallet:wallet_cpu_inst|crypto_wallet_sdram:sdram|m_data[8]~_Duplicate_1  ; Q                ;                       ;
; crypto_wallet:wallet_cpu_inst|crypto_wallet_sdram:sdram|m_data[8]        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[8]~output                                                               ; I                ;                       ;
; crypto_wallet:wallet_cpu_inst|crypto_wallet_sdram:sdram|m_data[9]        ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; crypto_wallet:wallet_cpu_inst|crypto_wallet_sdram:sdram|m_data[9]~_Duplicate_1  ; Q                ;                       ;
; crypto_wallet:wallet_cpu_inst|crypto_wallet_sdram:sdram|m_data[9]        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[9]~output                                                               ; I                ;                       ;
; crypto_wallet:wallet_cpu_inst|crypto_wallet_sdram:sdram|m_data[10]       ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; crypto_wallet:wallet_cpu_inst|crypto_wallet_sdram:sdram|m_data[10]~_Duplicate_1 ; Q                ;                       ;
; crypto_wallet:wallet_cpu_inst|crypto_wallet_sdram:sdram|m_data[10]       ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[10]~output                                                              ; I                ;                       ;
; crypto_wallet:wallet_cpu_inst|crypto_wallet_sdram:sdram|m_data[11]       ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; crypto_wallet:wallet_cpu_inst|crypto_wallet_sdram:sdram|m_data[11]~_Duplicate_1 ; Q                ;                       ;
; crypto_wallet:wallet_cpu_inst|crypto_wallet_sdram:sdram|m_data[11]       ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[11]~output                                                              ; I                ;                       ;
; crypto_wallet:wallet_cpu_inst|crypto_wallet_sdram:sdram|m_data[12]       ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; crypto_wallet:wallet_cpu_inst|crypto_wallet_sdram:sdram|m_data[12]~_Duplicate_1 ; Q                ;                       ;
; crypto_wallet:wallet_cpu_inst|crypto_wallet_sdram:sdram|m_data[12]       ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[12]~output                                                              ; I                ;                       ;
; crypto_wallet:wallet_cpu_inst|crypto_wallet_sdram:sdram|m_data[13]       ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; crypto_wallet:wallet_cpu_inst|crypto_wallet_sdram:sdram|m_data[13]~_Duplicate_1 ; Q                ;                       ;
; crypto_wallet:wallet_cpu_inst|crypto_wallet_sdram:sdram|m_data[13]       ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[13]~output                                                              ; I                ;                       ;
; crypto_wallet:wallet_cpu_inst|crypto_wallet_sdram:sdram|m_data[14]       ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; crypto_wallet:wallet_cpu_inst|crypto_wallet_sdram:sdram|m_data[14]~_Duplicate_1 ; Q                ;                       ;
; crypto_wallet:wallet_cpu_inst|crypto_wallet_sdram:sdram|m_data[14]       ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[14]~output                                                              ; I                ;                       ;
; crypto_wallet:wallet_cpu_inst|crypto_wallet_sdram:sdram|m_data[15]       ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; crypto_wallet:wallet_cpu_inst|crypto_wallet_sdram:sdram|m_data[15]~_Duplicate_1 ; Q                ;                       ;
; crypto_wallet:wallet_cpu_inst|crypto_wallet_sdram:sdram|m_data[15]       ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[15]~output                                                              ; I                ;                       ;
; crypto_wallet:wallet_cpu_inst|crypto_wallet_sdram:sdram|m_dqm[0]         ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQM[0]~output                                                              ; I                ;                       ;
; crypto_wallet:wallet_cpu_inst|crypto_wallet_sdram:sdram|m_dqm[1]         ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQM[1]~output                                                              ; I                ;                       ;
; crypto_wallet:wallet_cpu_inst|crypto_wallet_sdram:sdram|oe               ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; crypto_wallet:wallet_cpu_inst|crypto_wallet_sdram:sdram|oe~_Duplicate_1         ; Q                ;                       ;
; crypto_wallet:wallet_cpu_inst|crypto_wallet_sdram:sdram|oe               ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[0]~output                                                               ; OE               ;                       ;
; crypto_wallet:wallet_cpu_inst|crypto_wallet_sdram:sdram|oe               ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                 ;                  ;                       ;
; crypto_wallet:wallet_cpu_inst|crypto_wallet_sdram:sdram|oe~_Duplicate_1  ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; crypto_wallet:wallet_cpu_inst|crypto_wallet_sdram:sdram|oe~_Duplicate_2         ; Q                ;                       ;
; crypto_wallet:wallet_cpu_inst|crypto_wallet_sdram:sdram|oe~_Duplicate_1  ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[1]~output                                                               ; OE               ;                       ;
; crypto_wallet:wallet_cpu_inst|crypto_wallet_sdram:sdram|oe~_Duplicate_1  ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                 ;                  ;                       ;
; crypto_wallet:wallet_cpu_inst|crypto_wallet_sdram:sdram|oe~_Duplicate_2  ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; crypto_wallet:wallet_cpu_inst|crypto_wallet_sdram:sdram|oe~_Duplicate_3         ; Q                ;                       ;
; crypto_wallet:wallet_cpu_inst|crypto_wallet_sdram:sdram|oe~_Duplicate_2  ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[2]~output                                                               ; OE               ;                       ;
; crypto_wallet:wallet_cpu_inst|crypto_wallet_sdram:sdram|oe~_Duplicate_2  ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                 ;                  ;                       ;
; crypto_wallet:wallet_cpu_inst|crypto_wallet_sdram:sdram|oe~_Duplicate_3  ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; crypto_wallet:wallet_cpu_inst|crypto_wallet_sdram:sdram|oe~_Duplicate_4         ; Q                ;                       ;
; crypto_wallet:wallet_cpu_inst|crypto_wallet_sdram:sdram|oe~_Duplicate_3  ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[3]~output                                                               ; OE               ;                       ;
; crypto_wallet:wallet_cpu_inst|crypto_wallet_sdram:sdram|oe~_Duplicate_3  ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                 ;                  ;                       ;
; crypto_wallet:wallet_cpu_inst|crypto_wallet_sdram:sdram|oe~_Duplicate_4  ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; crypto_wallet:wallet_cpu_inst|crypto_wallet_sdram:sdram|oe~_Duplicate_5         ; Q                ;                       ;
; crypto_wallet:wallet_cpu_inst|crypto_wallet_sdram:sdram|oe~_Duplicate_4  ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[4]~output                                                               ; OE               ;                       ;
; crypto_wallet:wallet_cpu_inst|crypto_wallet_sdram:sdram|oe~_Duplicate_4  ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                 ;                  ;                       ;
; crypto_wallet:wallet_cpu_inst|crypto_wallet_sdram:sdram|oe~_Duplicate_5  ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; crypto_wallet:wallet_cpu_inst|crypto_wallet_sdram:sdram|oe~_Duplicate_6         ; Q                ;                       ;
; crypto_wallet:wallet_cpu_inst|crypto_wallet_sdram:sdram|oe~_Duplicate_5  ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[5]~output                                                               ; OE               ;                       ;
; crypto_wallet:wallet_cpu_inst|crypto_wallet_sdram:sdram|oe~_Duplicate_5  ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                 ;                  ;                       ;
; crypto_wallet:wallet_cpu_inst|crypto_wallet_sdram:sdram|oe~_Duplicate_6  ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; crypto_wallet:wallet_cpu_inst|crypto_wallet_sdram:sdram|oe~_Duplicate_7         ; Q                ;                       ;
; crypto_wallet:wallet_cpu_inst|crypto_wallet_sdram:sdram|oe~_Duplicate_6  ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[6]~output                                                               ; OE               ;                       ;
; crypto_wallet:wallet_cpu_inst|crypto_wallet_sdram:sdram|oe~_Duplicate_6  ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                 ;                  ;                       ;
; crypto_wallet:wallet_cpu_inst|crypto_wallet_sdram:sdram|oe~_Duplicate_7  ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; crypto_wallet:wallet_cpu_inst|crypto_wallet_sdram:sdram|oe~_Duplicate_8         ; Q                ;                       ;
; crypto_wallet:wallet_cpu_inst|crypto_wallet_sdram:sdram|oe~_Duplicate_7  ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[7]~output                                                               ; OE               ;                       ;
; crypto_wallet:wallet_cpu_inst|crypto_wallet_sdram:sdram|oe~_Duplicate_7  ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                 ;                  ;                       ;
; crypto_wallet:wallet_cpu_inst|crypto_wallet_sdram:sdram|oe~_Duplicate_8  ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; crypto_wallet:wallet_cpu_inst|crypto_wallet_sdram:sdram|oe~_Duplicate_9         ; Q                ;                       ;
; crypto_wallet:wallet_cpu_inst|crypto_wallet_sdram:sdram|oe~_Duplicate_8  ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[8]~output                                                               ; OE               ;                       ;
; crypto_wallet:wallet_cpu_inst|crypto_wallet_sdram:sdram|oe~_Duplicate_8  ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                 ;                  ;                       ;
; crypto_wallet:wallet_cpu_inst|crypto_wallet_sdram:sdram|oe~_Duplicate_9  ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; crypto_wallet:wallet_cpu_inst|crypto_wallet_sdram:sdram|oe~_Duplicate_10        ; Q                ;                       ;
; crypto_wallet:wallet_cpu_inst|crypto_wallet_sdram:sdram|oe~_Duplicate_9  ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[9]~output                                                               ; OE               ;                       ;
; crypto_wallet:wallet_cpu_inst|crypto_wallet_sdram:sdram|oe~_Duplicate_9  ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                 ;                  ;                       ;
; crypto_wallet:wallet_cpu_inst|crypto_wallet_sdram:sdram|oe~_Duplicate_10 ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; crypto_wallet:wallet_cpu_inst|crypto_wallet_sdram:sdram|oe~_Duplicate_11        ; Q                ;                       ;
; crypto_wallet:wallet_cpu_inst|crypto_wallet_sdram:sdram|oe~_Duplicate_10 ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[10]~output                                                              ; OE               ;                       ;
; crypto_wallet:wallet_cpu_inst|crypto_wallet_sdram:sdram|oe~_Duplicate_10 ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                 ;                  ;                       ;
; crypto_wallet:wallet_cpu_inst|crypto_wallet_sdram:sdram|oe~_Duplicate_11 ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; crypto_wallet:wallet_cpu_inst|crypto_wallet_sdram:sdram|oe~_Duplicate_12        ; Q                ;                       ;
; crypto_wallet:wallet_cpu_inst|crypto_wallet_sdram:sdram|oe~_Duplicate_11 ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[11]~output                                                              ; OE               ;                       ;
; crypto_wallet:wallet_cpu_inst|crypto_wallet_sdram:sdram|oe~_Duplicate_11 ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                 ;                  ;                       ;
; crypto_wallet:wallet_cpu_inst|crypto_wallet_sdram:sdram|oe~_Duplicate_12 ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; crypto_wallet:wallet_cpu_inst|crypto_wallet_sdram:sdram|oe~_Duplicate_13        ; Q                ;                       ;
; crypto_wallet:wallet_cpu_inst|crypto_wallet_sdram:sdram|oe~_Duplicate_12 ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[12]~output                                                              ; OE               ;                       ;
; crypto_wallet:wallet_cpu_inst|crypto_wallet_sdram:sdram|oe~_Duplicate_12 ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                 ;                  ;                       ;
; crypto_wallet:wallet_cpu_inst|crypto_wallet_sdram:sdram|oe~_Duplicate_13 ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; crypto_wallet:wallet_cpu_inst|crypto_wallet_sdram:sdram|oe~_Duplicate_14        ; Q                ;                       ;
; crypto_wallet:wallet_cpu_inst|crypto_wallet_sdram:sdram|oe~_Duplicate_13 ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[13]~output                                                              ; OE               ;                       ;
; crypto_wallet:wallet_cpu_inst|crypto_wallet_sdram:sdram|oe~_Duplicate_13 ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                 ;                  ;                       ;
; crypto_wallet:wallet_cpu_inst|crypto_wallet_sdram:sdram|oe~_Duplicate_14 ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; crypto_wallet:wallet_cpu_inst|crypto_wallet_sdram:sdram|oe~_Duplicate_15        ; Q                ;                       ;
; crypto_wallet:wallet_cpu_inst|crypto_wallet_sdram:sdram|oe~_Duplicate_14 ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[14]~output                                                              ; OE               ;                       ;
; crypto_wallet:wallet_cpu_inst|crypto_wallet_sdram:sdram|oe~_Duplicate_14 ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                 ;                  ;                       ;
; crypto_wallet:wallet_cpu_inst|crypto_wallet_sdram:sdram|oe~_Duplicate_15 ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[15]~output                                                              ; OE               ;                       ;
; crypto_wallet:wallet_cpu_inst|crypto_wallet_sdram:sdram|oe~_Duplicate_15 ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                 ;                  ;                       ;
; crypto_wallet:wallet_cpu_inst|crypto_wallet_sdram:sdram|za_data[0]       ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[0]~input                                                                ; O                ;                       ;
; crypto_wallet:wallet_cpu_inst|crypto_wallet_sdram:sdram|za_data[1]       ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[1]~input                                                                ; O                ;                       ;
; crypto_wallet:wallet_cpu_inst|crypto_wallet_sdram:sdram|za_data[2]       ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[2]~input                                                                ; O                ;                       ;
; crypto_wallet:wallet_cpu_inst|crypto_wallet_sdram:sdram|za_data[3]       ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[3]~input                                                                ; O                ;                       ;
; crypto_wallet:wallet_cpu_inst|crypto_wallet_sdram:sdram|za_data[4]       ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[4]~input                                                                ; O                ;                       ;
; crypto_wallet:wallet_cpu_inst|crypto_wallet_sdram:sdram|za_data[5]       ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[5]~input                                                                ; O                ;                       ;
; crypto_wallet:wallet_cpu_inst|crypto_wallet_sdram:sdram|za_data[6]       ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[6]~input                                                                ; O                ;                       ;
; crypto_wallet:wallet_cpu_inst|crypto_wallet_sdram:sdram|za_data[7]       ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[7]~input                                                                ; O                ;                       ;
; crypto_wallet:wallet_cpu_inst|crypto_wallet_sdram:sdram|za_data[8]       ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[8]~input                                                                ; O                ;                       ;
; crypto_wallet:wallet_cpu_inst|crypto_wallet_sdram:sdram|za_data[9]       ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[9]~input                                                                ; O                ;                       ;
; crypto_wallet:wallet_cpu_inst|crypto_wallet_sdram:sdram|za_data[10]      ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[10]~input                                                               ; O                ;                       ;
; crypto_wallet:wallet_cpu_inst|crypto_wallet_sdram:sdram|za_data[11]      ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[11]~input                                                               ; O                ;                       ;
; crypto_wallet:wallet_cpu_inst|crypto_wallet_sdram:sdram|za_data[12]      ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[12]~input                                                               ; O                ;                       ;
; crypto_wallet:wallet_cpu_inst|crypto_wallet_sdram:sdram|za_data[13]      ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[13]~input                                                               ; O                ;                       ;
; crypto_wallet:wallet_cpu_inst|crypto_wallet_sdram:sdram|za_data[14]      ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[14]~input                                                               ; O                ;                       ;
; crypto_wallet:wallet_cpu_inst|crypto_wallet_sdram:sdram|za_data[15]      ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[15]~input                                                               ; O                ;                       ;
+--------------------------------------------------------------------------+-----------------+------------------+----------------------------------------+-----------+----------------+---------------------------------------------------------------------------------+------------------+-----------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Ignored Assignments                                                                                                              ;
+-----------------------------+---------------------+--------------+------------------+---------------+----------------------------+
; Name                        ; Ignored Entity      ; Ignored From ; Ignored To       ; Ignored Value ; Ignored Source             ;
+-----------------------------+---------------------+--------------+------------------+---------------+----------------------------+
; Location                    ;                     ;              ; GPIO_2[0]        ; PIN_A14       ; QSF Assignment             ;
; Location                    ;                     ;              ; GPIO_2[10]       ; PIN_F14       ; QSF Assignment             ;
; Location                    ;                     ;              ; GPIO_2[11]       ; PIN_G16       ; QSF Assignment             ;
; Location                    ;                     ;              ; GPIO_2[12]       ; PIN_G15       ; QSF Assignment             ;
; Location                    ;                     ;              ; GPIO_2[1]        ; PIN_B16       ; QSF Assignment             ;
; Location                    ;                     ;              ; GPIO_2[2]        ; PIN_C14       ; QSF Assignment             ;
; Location                    ;                     ;              ; GPIO_2[3]        ; PIN_C16       ; QSF Assignment             ;
; Location                    ;                     ;              ; GPIO_2[4]        ; PIN_C15       ; QSF Assignment             ;
; Location                    ;                     ;              ; GPIO_2[5]        ; PIN_D16       ; QSF Assignment             ;
; Location                    ;                     ;              ; GPIO_2[6]        ; PIN_D15       ; QSF Assignment             ;
; Location                    ;                     ;              ; GPIO_2[7]        ; PIN_D14       ; QSF Assignment             ;
; Location                    ;                     ;              ; GPIO_2[8]        ; PIN_F15       ; QSF Assignment             ;
; Location                    ;                     ;              ; GPIO_2[9]        ; PIN_F16       ; QSF Assignment             ;
; Location                    ;                     ;              ; GPIO_2_IN[0]     ; PIN_E15       ; QSF Assignment             ;
; Location                    ;                     ;              ; GPIO_2_IN[1]     ; PIN_E16       ; QSF Assignment             ;
; Location                    ;                     ;              ; GPIO_2_IN[2]     ; PIN_M16       ; QSF Assignment             ;
; Location                    ;                     ;              ; G_SENSOR_CS_N    ; PIN_G5        ; QSF Assignment             ;
; Location                    ;                     ;              ; G_SENSOR_INT     ; PIN_M2        ; QSF Assignment             ;
; Fast Input Register         ; crypto_wallet_sdram ;              ; za_data[0]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; crypto_wallet_sdram ;              ; za_data[10]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; crypto_wallet_sdram ;              ; za_data[11]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; crypto_wallet_sdram ;              ; za_data[12]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; crypto_wallet_sdram ;              ; za_data[13]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; crypto_wallet_sdram ;              ; za_data[14]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; crypto_wallet_sdram ;              ; za_data[15]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; crypto_wallet_sdram ;              ; za_data[1]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; crypto_wallet_sdram ;              ; za_data[2]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; crypto_wallet_sdram ;              ; za_data[3]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; crypto_wallet_sdram ;              ; za_data[4]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; crypto_wallet_sdram ;              ; za_data[5]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; crypto_wallet_sdram ;              ; za_data[6]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; crypto_wallet_sdram ;              ; za_data[7]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; crypto_wallet_sdram ;              ; za_data[8]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; crypto_wallet_sdram ;              ; za_data[9]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; crypto_wallet_sdram ;              ; m_data[0]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; crypto_wallet_sdram ;              ; m_data[10]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; crypto_wallet_sdram ;              ; m_data[11]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; crypto_wallet_sdram ;              ; m_data[12]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; crypto_wallet_sdram ;              ; m_data[13]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; crypto_wallet_sdram ;              ; m_data[14]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; crypto_wallet_sdram ;              ; m_data[15]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; crypto_wallet_sdram ;              ; m_data[1]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; crypto_wallet_sdram ;              ; m_data[2]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; crypto_wallet_sdram ;              ; m_data[3]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; crypto_wallet_sdram ;              ; m_data[4]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; crypto_wallet_sdram ;              ; m_data[5]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; crypto_wallet_sdram ;              ; m_data[6]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; crypto_wallet_sdram ;              ; m_data[7]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; crypto_wallet_sdram ;              ; m_data[8]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; crypto_wallet_sdram ;              ; m_data[9]        ; ON            ; Compiler or HDL Assignment ;
; I/O Standard                ; crypto_wallet_top   ;              ; GPIO_2[0]        ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; crypto_wallet_top   ;              ; GPIO_2[10]       ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; crypto_wallet_top   ;              ; GPIO_2[11]       ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; crypto_wallet_top   ;              ; GPIO_2[12]       ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; crypto_wallet_top   ;              ; GPIO_2[1]        ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; crypto_wallet_top   ;              ; GPIO_2[2]        ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; crypto_wallet_top   ;              ; GPIO_2[3]        ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; crypto_wallet_top   ;              ; GPIO_2[4]        ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; crypto_wallet_top   ;              ; GPIO_2[5]        ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; crypto_wallet_top   ;              ; GPIO_2[6]        ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; crypto_wallet_top   ;              ; GPIO_2[7]        ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; crypto_wallet_top   ;              ; GPIO_2[8]        ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; crypto_wallet_top   ;              ; GPIO_2[9]        ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; crypto_wallet_top   ;              ; GPIO_2_IN[0]     ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; crypto_wallet_top   ;              ; GPIO_2_IN[1]     ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; crypto_wallet_top   ;              ; GPIO_2_IN[2]     ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; crypto_wallet_top   ;              ; G_SENSOR_CS_N    ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; crypto_wallet_top   ;              ; G_SENSOR_INT     ; 3.3-V LVTTL   ; QSF Assignment             ;
+-----------------------------+---------------------+--------------+------------------+---------------+----------------------------+


+---------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                      ;
+---------------------+---------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]       ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+---------------------+----------------------------+--------------------------+
; Placement (by node) ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 4404 ) ; 0.00 % ( 0 / 4404 )        ; 0.00 % ( 0 / 4404 )      ;
;     -- Achieved     ; 0.00 % ( 0 / 4404 ) ; 0.00 % ( 0 / 4404 )        ; 0.00 % ( 0 / 4404 )      ;
;                     ;                     ;                            ;                          ;
; Routing (by net)    ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+---------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; sld_hub:auto_hub               ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_hub:auto_hub               ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 4206 )   ; N/A                     ; Source File       ; N/A                 ;       ;
; sld_hub:auto_hub               ; 0.00 % ( 0 / 198 )    ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 0 )      ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in C:/Users/Class2018/Documents/Projects/Crypto_wallet/impl/quartus/crypto_wallet.pin.


+------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                          ;
+---------------------------------------------+--------------------------+
; Resource                                    ; Usage                    ;
+---------------------------------------------+--------------------------+
; Total logic elements                        ; 2,538 / 22,320 ( 11 % )  ;
;     -- Combinational with no register       ; 977                      ;
;     -- Register only                        ; 269                      ;
;     -- Combinational with a register        ; 1292                     ;
;                                             ;                          ;
; Logic element usage by number of LUT inputs ;                          ;
;     -- 4 input functions                    ; 1307                     ;
;     -- 3 input functions                    ; 616                      ;
;     -- <=2 input functions                  ; 346                      ;
;     -- Register only                        ; 269                      ;
;                                             ;                          ;
; Logic elements by mode                      ;                          ;
;     -- normal mode                          ; 2158                     ;
;     -- arithmetic mode                      ; 111                      ;
;                                             ;                          ;
; Total registers*                            ; 1,630 / 23,018 ( 7 % )   ;
;     -- Dedicated logic registers            ; 1,561 / 22,320 ( 7 % )   ;
;     -- I/O registers                        ; 69 / 698 ( 10 % )        ;
;                                             ;                          ;
; Total LABs:  partially or completely used   ; 205 / 1,395 ( 15 % )     ;
; Virtual pins                                ; 0                        ;
; I/O pins                                    ; 152 / 154 ( 99 % )       ;
;     -- Clock pins                           ; 8 / 7 ( 114 % )          ;
;     -- Dedicated input pins                 ; 3 / 9 ( 33 % )           ;
;                                             ;                          ;
; M9Ks                                        ; 4 / 66 ( 6 % )           ;
; Total block memory bits                     ; 18,432 / 608,256 ( 3 % ) ;
; Total block memory implementation bits      ; 36,864 / 608,256 ( 6 % ) ;
; Embedded Multiplier 9-bit elements          ; 0 / 132 ( 0 % )          ;
; PLLs                                        ; 0 / 4 ( 0 % )            ;
; Global signals                              ; 4                        ;
;     -- Global clocks                        ; 4 / 20 ( 20 % )          ;
; JTAGs                                       ; 1 / 1 ( 100 % )          ;
; CRC blocks                                  ; 0 / 1 ( 0 % )            ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )            ;
; Oscillator blocks                           ; 0 / 1 ( 0 % )            ;
; Impedance control blocks                    ; 0 / 4 ( 0 % )            ;
; Average interconnect usage (total/H/V)      ; 4.8% / 4.7% / 4.9%       ;
; Peak interconnect usage (total/H/V)         ; 26.4% / 25.5% / 27.6%    ;
; Maximum fan-out                             ; 1511                     ;
; Highest non-global fan-out                  ; 77                       ;
; Total fan-out                               ; 13899                    ;
; Average fan-out                             ; 3.10                     ;
+---------------------------------------------+--------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+-------------------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                                   ;
+----------------------------------------------+-----------------------+-----------------------+--------------------------------+
; Statistic                                    ; Top                   ; sld_hub:auto_hub      ; hard_block:auto_generated_inst ;
+----------------------------------------------+-----------------------+-----------------------+--------------------------------+
; Difficulty Clustering Region                 ; Low                   ; Low                   ; Low                            ;
;                                              ;                       ;                       ;                                ;
; Total logic elements                         ; 2401 / 22320 ( 11 % ) ; 137 / 22320 ( < 1 % ) ; 0 / 22320 ( 0 % )              ;
;     -- Combinational with no register        ; 917                   ; 60                    ; 0                              ;
;     -- Register only                         ; 253                   ; 16                    ; 0                              ;
;     -- Combinational with a register         ; 1231                  ; 61                    ; 0                              ;
;                                              ;                       ;                       ;                                ;
; Logic element usage by number of LUT inputs  ;                       ;                       ;                                ;
;     -- 4 input functions                     ; 1251                  ; 56                    ; 0                              ;
;     -- 3 input functions                     ; 588                   ; 28                    ; 0                              ;
;     -- <=2 input functions                   ; 309                   ; 37                    ; 0                              ;
;     -- Register only                         ; 253                   ; 16                    ; 0                              ;
;                                              ;                       ;                       ;                                ;
; Logic elements by mode                       ;                       ;                       ;                                ;
;     -- normal mode                           ; 2045                  ; 113                   ; 0                              ;
;     -- arithmetic mode                       ; 103                   ; 8                     ; 0                              ;
;                                              ;                       ;                       ;                                ;
; Total registers                              ; 1553                  ; 77                    ; 0                              ;
;     -- Dedicated logic registers             ; 1484 / 22320 ( 7 % )  ; 77 / 22320 ( < 1 % )  ; 0 / 22320 ( 0 % )              ;
;     -- I/O registers                         ; 138                   ; 0                     ; 0                              ;
;                                              ;                       ;                       ;                                ;
; Total LABs:  partially or completely used    ; 192 / 1395 ( 14 % )   ; 13 / 1395 ( < 1 % )   ; 0 / 1395 ( 0 % )               ;
;                                              ;                       ;                       ;                                ;
; Virtual pins                                 ; 0                     ; 0                     ; 0                              ;
; I/O pins                                     ; 152                   ; 0                     ; 0                              ;
; Embedded Multiplier 9-bit elements           ; 0 / 132 ( 0 % )       ; 0 / 132 ( 0 % )       ; 0 / 132 ( 0 % )                ;
; Total memory bits                            ; 18432                 ; 0                     ; 0                              ;
; Total RAM block bits                         ; 36864                 ; 0                     ; 0                              ;
; JTAG                                         ; 1 / 1 ( 100 % )       ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                  ;
; M9K                                          ; 4 / 66 ( 6 % )        ; 0 / 66 ( 0 % )        ; 0 / 66 ( 0 % )                 ;
; Clock control block                          ; 4 / 24 ( 16 % )       ; 0 / 24 ( 0 % )        ; 0 / 24 ( 0 % )                 ;
; Double Data Rate I/O output circuitry        ; 37 / 220 ( 16 % )     ; 0 / 220 ( 0 % )       ; 0 / 220 ( 0 % )                ;
; Double Data Rate I/O output enable circuitry ; 16 / 220 ( 7 % )      ; 0 / 220 ( 0 % )       ; 0 / 220 ( 0 % )                ;
;                                              ;                       ;                       ;                                ;
; Connections                                  ;                       ;                       ;                                ;
;     -- Input Connections                     ; 238                   ; 112                   ; 0                              ;
;     -- Registered Input Connections          ; 47                    ; 86                    ; 0                              ;
;     -- Output Connections                    ; 261                   ; 89                    ; 0                              ;
;     -- Registered Output Connections         ; 3                     ; 89                    ; 0                              ;
;                                              ;                       ;                       ;                                ;
; Internal Connections                         ;                       ;                       ;                                ;
;     -- Total Connections                     ; 13401                 ; 726                   ; 0                              ;
;     -- Registered Connections                ; 5287                  ; 503                   ; 0                              ;
;                                              ;                       ;                       ;                                ;
; External Connections                         ;                       ;                       ;                                ;
;     -- Top                                   ; 298                   ; 201                   ; 0                              ;
;     -- sld_hub:auto_hub                      ; 201                   ; 0                     ; 0                              ;
;     -- hard_block:auto_generated_inst        ; 0                     ; 0                     ; 0                              ;
;                                              ;                       ;                       ;                                ;
; Partition Interface                          ;                       ;                       ;                                ;
;     -- Input Ports                           ; 43                    ; 37                    ; 0                              ;
;     -- Output Ports                          ; 42                    ; 54                    ; 0                              ;
;     -- Bidir Ports                           ; 98                    ; 0                     ; 0                              ;
;                                              ;                       ;                       ;                                ;
; Registered Ports                             ;                       ;                       ;                                ;
;     -- Registered Input Ports                ; 0                     ; 3                     ; 0                              ;
;     -- Registered Output Ports               ; 0                     ; 21                    ; 0                              ;
;                                              ;                       ;                       ;                                ;
; Port Connectivity                            ;                       ;                       ;                                ;
;     -- Input Ports driven by GND             ; 0                     ; 1                     ; 0                              ;
;     -- Output Ports driven by GND            ; 0                     ; 28                    ; 0                              ;
;     -- Input Ports driven by VCC             ; 0                     ; 0                     ; 0                              ;
;     -- Output Ports driven by VCC            ; 0                     ; 0                     ; 0                              ;
;     -- Input Ports with no Source            ; 0                     ; 25                    ; 0                              ;
;     -- Output Ports with no Source           ; 0                     ; 0                     ; 0                              ;
;     -- Input Ports with no Fanout            ; 0                     ; 30                    ; 0                              ;
;     -- Output Ports with no Fanout           ; 0                     ; 43                    ; 0                              ;
+----------------------------------------------+-----------------------+-----------------------+--------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                                   ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; Name        ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ; Slew Rate ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; ADC_SDAT    ; A9    ; 7        ; 25           ; 34           ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; CLOCK_50    ; R8    ; 3        ; 27           ; 0            ; 21           ; 1511                  ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; EPCS_DATA0  ; H2    ; 1        ; 0            ; 22           ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; On           ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; GPIO2_IN[0] ; E16   ; 6        ; 53           ; 17           ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; Fitter               ; no        ;
; GPIO2_IN[1] ; E15   ; 6        ; 53           ; 17           ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; Fitter               ; no        ;
; GPIO2_IN[2] ; M16   ; 5        ; 53           ; 17           ; 21           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; Fitter               ; no        ;
; KEY[0]      ; J15   ; 5        ; 53           ; 14           ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; KEY[1]      ; E1    ; 1        ; 0            ; 16           ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; SW[0]       ; M1    ; 2        ; 0            ; 16           ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; SW[1]       ; T8    ; 3        ; 27           ; 0            ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; SW[2]       ; B9    ; 7        ; 25           ; 34           ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; SW[3]       ; M15   ; 5        ; 53           ; 17           ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; gpio0_IN[0] ; A8    ; 8        ; 25           ; 34           ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; gpio0_IN[1] ; B8    ; 8        ; 25           ; 34           ; 21           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; gpio1_IN[0] ; T9    ; 4        ; 27           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; gpio1_IN[1] ; R9    ; 4        ; 27           ; 0            ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name          ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; ADC_CS_N      ; A10   ; 7        ; 34           ; 34           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; ADC_SADDR     ; B10   ; 7        ; 34           ; 34           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; ADC_SCLK      ; B14   ; 7        ; 45           ; 34           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[0]  ; P2    ; 2        ; 0            ; 4            ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[10] ; N2    ; 2        ; 0            ; 8            ; 21           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[11] ; N1    ; 2        ; 0            ; 7            ; 0            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[12] ; L4    ; 2        ; 0            ; 6            ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[1]  ; N5    ; 3        ; 5            ; 0            ; 7            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[2]  ; N6    ; 3        ; 5            ; 0            ; 0            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[3]  ; M8    ; 3        ; 20           ; 0            ; 7            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[4]  ; P8    ; 3        ; 25           ; 0            ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[5]  ; T7    ; 3        ; 18           ; 0            ; 21           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[6]  ; N8    ; 3        ; 20           ; 0            ; 0            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[7]  ; T6    ; 3        ; 14           ; 0            ; 0            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[8]  ; R1    ; 2        ; 0            ; 5            ; 21           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[9]  ; P1    ; 2        ; 0            ; 4            ; 21           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_BA[0]    ; M7    ; 3        ; 11           ; 0            ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_BA[1]    ; M6    ; 3        ; 7            ; 0            ; 7            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_CAS_N    ; L1    ; 2        ; 0            ; 11           ; 7            ; yes             ; no                     ; yes           ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_CKE      ; L7    ; 3        ; 16           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_CLK      ; R4    ; 3        ; 5            ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_CS_N     ; P6    ; 3        ; 11           ; 0            ; 21           ; yes             ; no                     ; yes           ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_DQM[0]   ; R6    ; 3        ; 14           ; 0            ; 7            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_DQM[1]   ; T5    ; 3        ; 14           ; 0            ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_RAS_N    ; L2    ; 2        ; 0            ; 11           ; 0            ; yes             ; no                     ; yes           ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_WE_N     ; C2    ; 1        ; 0            ; 27           ; 0            ; yes             ; no                     ; yes           ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; EPCS_ASDO     ; C1    ; 1        ; 0            ; 27           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; On           ; 3.3-V LVTTL  ; Default          ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; EPCS_DCLK     ; H1    ; 1        ; 0            ; 22           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; On           ; 3.3-V LVTTL  ; Default          ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; EPCS_NCSO     ; D2    ; 1        ; 0            ; 25           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; On           ; 3.3-V LVTTL  ; Default          ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; I2C_SCLK      ; F2    ; 1        ; 0            ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LED[0]        ; A15   ; 7        ; 38           ; 34           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LED[1]        ; A13   ; 7        ; 49           ; 34           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LED[2]        ; B13   ; 7        ; 49           ; 34           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LED[3]        ; A11   ; 7        ; 40           ; 34           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LED[4]        ; D1    ; 1        ; 0            ; 25           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LED[5]        ; F3    ; 1        ; 0            ; 26           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LED[6]        ; B1    ; 1        ; 0            ; 28           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LED[7]        ; L3    ; 2        ; 0            ; 10           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+--------------------+---------------------------+----------------------------+----------------------+----------------------+--------------------------------------------------------------------------+
; Name        ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Output Termination ; Termination Control Block ; Output Buffer Pre-emphasis ; Location assigned by ; Output Enable Source ; Output Enable Group                                                      ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+--------------------+---------------------------+----------------------------+----------------------+----------------------+--------------------------------------------------------------------------+
; DRAM_DQ[0]  ; G2    ; 1        ; 0            ; 23           ; 14           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; crypto_wallet:wallet_cpu_inst|crypto_wallet_sdram:sdram|oe               ;
; DRAM_DQ[10] ; T3    ; 3        ; 1            ; 0            ; 0            ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; crypto_wallet:wallet_cpu_inst|crypto_wallet_sdram:sdram|oe~_Duplicate_10 ;
; DRAM_DQ[11] ; R3    ; 3        ; 1            ; 0            ; 7            ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; crypto_wallet:wallet_cpu_inst|crypto_wallet_sdram:sdram|oe~_Duplicate_11 ;
; DRAM_DQ[12] ; R5    ; 3        ; 14           ; 0            ; 21           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; crypto_wallet:wallet_cpu_inst|crypto_wallet_sdram:sdram|oe~_Duplicate_12 ;
; DRAM_DQ[13] ; P3    ; 3        ; 1            ; 0            ; 14           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; crypto_wallet:wallet_cpu_inst|crypto_wallet_sdram:sdram|oe~_Duplicate_13 ;
; DRAM_DQ[14] ; N3    ; 3        ; 1            ; 0            ; 21           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; crypto_wallet:wallet_cpu_inst|crypto_wallet_sdram:sdram|oe~_Duplicate_14 ;
; DRAM_DQ[15] ; K1    ; 2        ; 0            ; 12           ; 7            ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; crypto_wallet:wallet_cpu_inst|crypto_wallet_sdram:sdram|oe~_Duplicate_15 ;
; DRAM_DQ[1]  ; G1    ; 1        ; 0            ; 23           ; 21           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; crypto_wallet:wallet_cpu_inst|crypto_wallet_sdram:sdram|oe~_Duplicate_1  ;
; DRAM_DQ[2]  ; L8    ; 3        ; 18           ; 0            ; 7            ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; crypto_wallet:wallet_cpu_inst|crypto_wallet_sdram:sdram|oe~_Duplicate_2  ;
; DRAM_DQ[3]  ; K5    ; 2        ; 0            ; 7            ; 7            ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; crypto_wallet:wallet_cpu_inst|crypto_wallet_sdram:sdram|oe~_Duplicate_3  ;
; DRAM_DQ[4]  ; K2    ; 2        ; 0            ; 12           ; 0            ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; crypto_wallet:wallet_cpu_inst|crypto_wallet_sdram:sdram|oe~_Duplicate_4  ;
; DRAM_DQ[5]  ; J2    ; 2        ; 0            ; 15           ; 0            ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; crypto_wallet:wallet_cpu_inst|crypto_wallet_sdram:sdram|oe~_Duplicate_5  ;
; DRAM_DQ[6]  ; J1    ; 2        ; 0            ; 15           ; 7            ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; crypto_wallet:wallet_cpu_inst|crypto_wallet_sdram:sdram|oe~_Duplicate_6  ;
; DRAM_DQ[7]  ; R7    ; 3        ; 16           ; 0            ; 14           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; crypto_wallet:wallet_cpu_inst|crypto_wallet_sdram:sdram|oe~_Duplicate_7  ;
; DRAM_DQ[8]  ; T4    ; 3        ; 5            ; 0            ; 14           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; crypto_wallet:wallet_cpu_inst|crypto_wallet_sdram:sdram|oe~_Duplicate_8  ;
; DRAM_DQ[9]  ; T2    ; 3        ; 3            ; 0            ; 0            ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; crypto_wallet:wallet_cpu_inst|crypto_wallet_sdram:sdram|oe~_Duplicate_9  ;
; GPIO2[0]    ; G16   ; 6        ; 53           ; 20           ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; Fitter               ; 0 pF                 ; -                                                                        ;
; GPIO2[10]   ; A14   ; 7        ; 47           ; 34           ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; Fitter               ; 0 pF                 ; -                                                                        ;
; GPIO2[11]   ; C16   ; 6        ; 53           ; 30           ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; Fitter               ; 0 pF                 ; -                                                                        ;
; GPIO2[12]   ; D14   ; 7        ; 51           ; 34           ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; Fitter               ; 0 pF                 ; -                                                                        ;
; GPIO2[1]    ; C14   ; 7        ; 51           ; 34           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; Fitter               ; 0 pF                 ; -                                                                        ;
; GPIO2[2]    ; D15   ; 6        ; 53           ; 26           ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; Fitter               ; 0 pF                 ; -                                                                        ;
; GPIO2[3]    ; F15   ; 6        ; 53           ; 22           ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; Fitter               ; 0 pF                 ; -                                                                        ;
; GPIO2[4]    ; G15   ; 6        ; 53           ; 20           ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; Fitter               ; 0 pF                 ; -                                                                        ;
; GPIO2[5]    ; G5    ; 1        ; 0            ; 24           ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; Fitter               ; 0 pF                 ; -                                                                        ;
; GPIO2[6]    ; B16   ; 6        ; 53           ; 22           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; Fitter               ; 0 pF                 ; -                                                                        ;
; GPIO2[7]    ; F14   ; 6        ; 53           ; 24           ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; Fitter               ; 0 pF                 ; -                                                                        ;
; GPIO2[8]    ; D16   ; 6        ; 53           ; 25           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; Fitter               ; 0 pF                 ; -                                                                        ;
; GPIO2[9]    ; F16   ; 6        ; 53           ; 21           ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; Fitter               ; 0 pF                 ; -                                                                        ;
; I2C_SDAT    ; F1    ; 1        ; 0            ; 23           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                        ;
; gpio0[0]    ; D3    ; 8        ; 1            ; 34           ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                        ;
; gpio0[10]   ; B6    ; 8        ; 16           ; 34           ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                        ;
; gpio0[11]   ; A6    ; 8        ; 16           ; 34           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                        ;
; gpio0[12]   ; B7    ; 8        ; 18           ; 34           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                        ;
; gpio0[13]   ; D6    ; 8        ; 9            ; 34           ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                        ;
; gpio0[14]   ; A7    ; 8        ; 20           ; 34           ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                        ;
; gpio0[15]   ; C6    ; 8        ; 18           ; 34           ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                        ;
; gpio0[16]   ; C8    ; 8        ; 23           ; 34           ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                        ;
; gpio0[17]   ; E6    ; 8        ; 14           ; 34           ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                        ;
; gpio0[18]   ; E7    ; 8        ; 16           ; 34           ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                        ;
; gpio0[19]   ; D8    ; 8        ; 23           ; 34           ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                        ;
; gpio0[1]    ; C3    ; 8        ; 1            ; 34           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                        ;
; gpio0[20]   ; E8    ; 8        ; 20           ; 34           ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                        ;
; gpio0[21]   ; F8    ; 8        ; 20           ; 34           ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                        ;
; gpio0[22]   ; F9    ; 7        ; 34           ; 34           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                        ;
; gpio0[23]   ; E9    ; 7        ; 29           ; 34           ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                        ;
; gpio0[24]   ; C9    ; 7        ; 31           ; 34           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                        ;
; gpio0[25]   ; D9    ; 7        ; 31           ; 34           ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                        ;
; gpio0[26]   ; E11   ; 7        ; 45           ; 34           ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                        ;
; gpio0[27]   ; E10   ; 7        ; 45           ; 34           ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                        ;
; gpio0[28]   ; C11   ; 7        ; 38           ; 34           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                        ;
; gpio0[29]   ; B11   ; 7        ; 40           ; 34           ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                        ;
; gpio0[2]    ; A2    ; 8        ; 7            ; 34           ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                        ;
; gpio0[30]   ; A12   ; 7        ; 43           ; 34           ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                        ;
; gpio0[31]   ; D11   ; 7        ; 51           ; 34           ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                        ;
; gpio0[32]   ; D12   ; 7        ; 51           ; 34           ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                        ;
; gpio0[33]   ; B12   ; 7        ; 43           ; 34           ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                        ;
; gpio0[3]    ; A3    ; 8        ; 7            ; 34           ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                        ;
; gpio0[4]    ; B3    ; 8        ; 3            ; 34           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                        ;
; gpio0[5]    ; B4    ; 8        ; 7            ; 34           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                        ;
; gpio0[6]    ; A4    ; 8        ; 9            ; 34           ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                        ;
; gpio0[7]    ; B5    ; 8        ; 11           ; 34           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                        ;
; gpio0[8]    ; A5    ; 8        ; 14           ; 34           ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                        ;
; gpio0[9]    ; D5    ; 8        ; 5            ; 34           ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                        ;
; gpio1[0]    ; F13   ; 6        ; 53           ; 21           ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                        ;
; gpio1[10]   ; P11   ; 4        ; 38           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                        ;
; gpio1[11]   ; R10   ; 4        ; 34           ; 0            ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                        ;
; gpio1[12]   ; N12   ; 4        ; 47           ; 0            ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                        ;
; gpio1[13]   ; P9    ; 4        ; 38           ; 0            ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                        ;
; gpio1[14]   ; N9    ; 4        ; 29           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                        ;
; gpio1[15]   ; N11   ; 4        ; 43           ; 0            ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                        ;
; gpio1[16]   ; L16   ; 5        ; 53           ; 11           ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                        ;
; gpio1[17]   ; K16   ; 5        ; 53           ; 12           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                        ;
; gpio1[18]   ; R16   ; 5        ; 53           ; 8            ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                        ;
; gpio1[19]   ; L15   ; 5        ; 53           ; 11           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                        ;
; gpio1[1]    ; T15   ; 4        ; 45           ; 0            ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                        ;
; gpio1[20]   ; P15   ; 5        ; 53           ; 6            ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                        ;
; gpio1[21]   ; P16   ; 5        ; 53           ; 7            ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                        ;
; gpio1[22]   ; R14   ; 4        ; 49           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                        ;
; gpio1[23]   ; N16   ; 5        ; 53           ; 9            ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                        ;
; gpio1[24]   ; N15   ; 5        ; 53           ; 9            ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                        ;
; gpio1[25]   ; P14   ; 4        ; 49           ; 0            ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                        ;
; gpio1[26]   ; L14   ; 5        ; 53           ; 9            ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                        ;
; gpio1[27]   ; N14   ; 5        ; 53           ; 6            ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                        ;
; gpio1[28]   ; M10   ; 4        ; 43           ; 0            ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                        ;
; gpio1[29]   ; L13   ; 5        ; 53           ; 10           ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                        ;
; gpio1[2]    ; T14   ; 4        ; 45           ; 0            ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                        ;
; gpio1[30]   ; J16   ; 5        ; 53           ; 14           ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                        ;
; gpio1[31]   ; K15   ; 5        ; 53           ; 13           ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                        ;
; gpio1[32]   ; J13   ; 5        ; 53           ; 16           ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                        ;
; gpio1[33]   ; J14   ; 5        ; 53           ; 15           ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                        ;
; gpio1[3]    ; T13   ; 4        ; 40           ; 0            ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                        ;
; gpio1[4]    ; R13   ; 4        ; 40           ; 0            ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                        ;
; gpio1[5]    ; T12   ; 4        ; 36           ; 0            ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                        ;
; gpio1[6]    ; R12   ; 4        ; 36           ; 0            ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                        ;
; gpio1[7]    ; T11   ; 4        ; 36           ; 0            ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                        ;
; gpio1[8]    ; T10   ; 4        ; 34           ; 0            ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                        ;
; gpio1[9]    ; R11   ; 4        ; 34           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                        ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+--------------------+---------------------------+----------------------------+----------------------+----------------------+--------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                                                ;
+----------+------------------------------------------+------------------------+---------------------+---------------------------+
; Location ; Pin Name                                 ; Reserved As            ; User Signal Name    ; Pin Type                  ;
+----------+------------------------------------------+------------------------+---------------------+---------------------------+
; C1       ; DIFFIO_L3n, DATA1, ASDO                  ; Use as regular IO      ; EPCS_ASDO           ; Dual Purpose Pin          ;
; D2       ; DIFFIO_L4p, FLASH_nCE, nCSO              ; Use as regular IO      ; EPCS_NCSO           ; Dual Purpose Pin          ;
; F4       ; nSTATUS                                  ; -                      ; -                   ; Dedicated Programming Pin ;
; H1       ; DCLK                                     ; Use as regular IO      ; EPCS_DCLK           ; Dual Purpose Pin          ;
; H2       ; DATA0                                    ; Use as regular IO      ; EPCS_DATA0          ; Dual Purpose Pin          ;
; H5       ; nCONFIG                                  ; -                      ; -                   ; Dedicated Programming Pin ;
; H4       ; TDI                                      ; -                      ; altera_reserved_tdi ; JTAG Pin                  ;
; H3       ; TCK                                      ; -                      ; altera_reserved_tck ; JTAG Pin                  ;
; J5       ; TMS                                      ; -                      ; altera_reserved_tms ; JTAG Pin                  ;
; J4       ; TDO                                      ; -                      ; altera_reserved_tdo ; JTAG Pin                  ;
; J3       ; nCE                                      ; -                      ; -                   ; Dedicated Programming Pin ;
; J16      ; DIFFIO_R9n, DEV_OE                       ; Use as regular IO      ; gpio1[30]           ; Dual Purpose Pin          ;
; J15      ; DIFFIO_R9p, DEV_CLRn                     ; Use as regular IO      ; KEY[0]              ; Dual Purpose Pin          ;
; H14      ; CONF_DONE                                ; -                      ; -                   ; Dedicated Programming Pin ;
; H13      ; MSEL0                                    ; -                      ; -                   ; Dedicated Programming Pin ;
; H12      ; MSEL1                                    ; -                      ; -                   ; Dedicated Programming Pin ;
; G12      ; MSEL2                                    ; -                      ; -                   ; Dedicated Programming Pin ;
; G12      ; MSEL3                                    ; -                      ; -                   ; Dedicated Programming Pin ;
; G16      ; DIFFIO_R5n, INIT_DONE                    ; Use as regular IO      ; GPIO2[0]            ; Dual Purpose Pin          ;
; G15      ; DIFFIO_R5p, CRC_ERROR                    ; Use as regular IO      ; GPIO2[4]            ; Dual Purpose Pin          ;
; F16      ; DIFFIO_R4n, nCEO                         ; Use as programming pin ; GPIO2[9]            ; Dual Purpose Pin          ;
; F15      ; DIFFIO_R4p, CLKUSR                       ; Use as regular IO      ; GPIO2[3]            ; Dual Purpose Pin          ;
; D16      ;                                          ; Use as regular IO      ; GPIO2[8]            ; Dual Purpose Pin          ;
; D15      ; PADD23                                   ; Use as regular IO      ; GPIO2[2]            ; Dual Purpose Pin          ;
; C16      ; DIFFIO_R1n, PADD20, DQS2R/CQ3R,CDPCLK5   ; Use as regular IO      ; GPIO2[11]           ; Dual Purpose Pin          ;
; B11      ; DIFFIO_T20p, PADD0                       ; Use as regular IO      ; gpio0[29]           ; Dual Purpose Pin          ;
; A15      ; DIFFIO_T19n, PADD1                       ; Use as regular IO      ; LED[0]              ; Dual Purpose Pin          ;
; F9       ; DIFFIO_T17p, PADD4, DQS2T/CQ3T,DPCLK8    ; Use as regular IO      ; gpio0[22]           ; Dual Purpose Pin          ;
; A10      ; DIFFIO_T16n, PADD5                       ; Use as regular IO      ; ADC_CS_N            ; Dual Purpose Pin          ;
; B10      ; DIFFIO_T16p, PADD6                       ; Use as regular IO      ; ADC_SADDR           ; Dual Purpose Pin          ;
; C9       ; DIFFIO_T15n, PADD7                       ; Use as regular IO      ; gpio0[24]           ; Dual Purpose Pin          ;
; D9       ; DIFFIO_T15p, PADD8                       ; Use as regular IO      ; gpio0[25]           ; Dual Purpose Pin          ;
; E9       ; DIFFIO_T13p, PADD12, DQS4T/CQ5T,DPCLK9   ; Use as regular IO      ; gpio0[23]           ; Dual Purpose Pin          ;
; C8       ; DIFFIO_T11p, PADD17, DQS5T/CQ5T#,DPCLK10 ; Use as regular IO      ; gpio0[16]           ; Dual Purpose Pin          ;
; E8       ; DIFFIO_T10n, DATA2                       ; Use as regular IO      ; gpio0[20]           ; Dual Purpose Pin          ;
; F8       ; DIFFIO_T10p, DATA3                       ; Use as regular IO      ; gpio0[21]           ; Dual Purpose Pin          ;
; A7       ; DIFFIO_T9n, PADD18                       ; Use as regular IO      ; gpio0[14]           ; Dual Purpose Pin          ;
; B7       ; DIFFIO_T9p, DATA4                        ; Use as regular IO      ; gpio0[12]           ; Dual Purpose Pin          ;
; A6       ; DIFFIO_T7n, DATA14, DQS3T/CQ3T#,DPCLK11  ; Use as regular IO      ; gpio0[11]           ; Dual Purpose Pin          ;
; B6       ; DIFFIO_T7p, DATA13                       ; Use as regular IO      ; gpio0[10]           ; Dual Purpose Pin          ;
; E7       ; DATA5                                    ; Use as regular IO      ; gpio0[18]           ; Dual Purpose Pin          ;
; E6       ; DIFFIO_T6p, DATA6                        ; Use as regular IO      ; gpio0[17]           ; Dual Purpose Pin          ;
; A5       ; DIFFIO_T5n, DATA7                        ; Use as regular IO      ; gpio0[8]            ; Dual Purpose Pin          ;
; B5       ; DIFFIO_T5p, DATA8                        ; Use as regular IO      ; gpio0[7]            ; Dual Purpose Pin          ;
; D6       ; DIFFIO_T4n, DATA9                        ; Use as regular IO      ; gpio0[13]           ; Dual Purpose Pin          ;
; A4       ; DIFFIO_T3n, DATA10                       ; Use as regular IO      ; gpio0[6]            ; Dual Purpose Pin          ;
; B4       ; DIFFIO_T3p, DATA11                       ; Use as regular IO      ; gpio0[5]            ; Dual Purpose Pin          ;
; B3       ; DATA12, DQS1T/CQ1T#,CDPCLK7              ; Use as regular IO      ; gpio0[4]            ; Dual Purpose Pin          ;
+----------+------------------------------------------+------------------------+---------------------+---------------------------+


+-------------------------------------------------------------+
; I/O Bank Usage                                              ;
+----------+-------------------+---------------+--------------+
; I/O Bank ; Usage             ; VCCIO Voltage ; VREF Voltage ;
+----------+-------------------+---------------+--------------+
; 1        ; 14 / 14 ( 100 % ) ; 3.3V          ; --           ;
; 2        ; 15 / 16 ( 94 % )  ; 3.3V          ; --           ;
; 3        ; 25 / 25 ( 100 % ) ; 3.3V          ; --           ;
; 4        ; 20 / 20 ( 100 % ) ; 3.3V          ; --           ;
; 5        ; 18 / 18 ( 100 % ) ; 3.3V          ; --           ;
; 6        ; 12 / 13 ( 92 % )  ; 3.3V          ; --           ;
; 7        ; 24 / 24 ( 100 % ) ; 3.3V          ; --           ;
; 8        ; 24 / 24 ( 100 % ) ; 3.3V          ; --           ;
+----------+-------------------+---------------+--------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                              ;
+----------+------------+----------+---------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                  ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+---------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; A1       ;            ; 8        ; VCCIO8                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; A2       ; 238        ; 8        ; gpio0[2]                        ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A3       ; 239        ; 8        ; gpio0[3]                        ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A4       ; 236        ; 8        ; gpio0[6]                        ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A5       ; 232        ; 8        ; gpio0[8]                        ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A6       ; 225        ; 8        ; gpio0[11]                       ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A7       ; 220        ; 8        ; gpio0[14]                       ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A8       ; 211        ; 8        ; gpio0_IN[0]                     ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A9       ; 209        ; 7        ; ADC_SDAT                        ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A10      ; 198        ; 7        ; ADC_CS_N                        ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A11      ; 188        ; 7        ; LED[3]                          ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A12      ; 186        ; 7        ; gpio0[30]                       ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A13      ; 179        ; 7        ; LED[1]                          ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A14      ; 181        ; 7        ; GPIO2[10]                       ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; A15      ; 191        ; 7        ; LED[0]                          ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A16      ;            ; 7        ; VCCIO7                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; B1       ; 5          ; 1        ; LED[6]                          ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; B2       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B3       ; 242        ; 8        ; gpio0[4]                        ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B4       ; 237        ; 8        ; gpio0[5]                        ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B5       ; 233        ; 8        ; gpio0[7]                        ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B6       ; 226        ; 8        ; gpio0[10]                       ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B7       ; 221        ; 8        ; gpio0[12]                       ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B8       ; 212        ; 8        ; gpio0_IN[1]                     ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B9       ; 210        ; 7        ; SW[2]                           ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B10      ; 199        ; 7        ; ADC_SADDR                       ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B11      ; 189        ; 7        ; gpio0[29]                       ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B12      ; 187        ; 7        ; gpio0[33]                       ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B13      ; 180        ; 7        ; LED[2]                          ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B14      ; 182        ; 7        ; ADC_SCLK                        ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B15      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B16      ; 164        ; 6        ; GPIO2[6]                        ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; C1       ; 7          ; 1        ; EPCS_ASDO                       ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; On           ;
; C2       ; 6          ; 1        ; DRAM_WE_N                       ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; C3       ; 245        ; 8        ; gpio0[1]                        ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; C4       ;            ; 8        ; VCCIO8                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; C5       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C6       ; 224        ; 8        ; gpio0[15]                       ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; C7       ;            ; 8        ; VCCIO8                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; C8       ; 215        ; 8        ; gpio0[16]                       ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; C9       ; 200        ; 7        ; gpio0[24]                       ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; C10      ;            ; 7        ; VCCIO7                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; C11      ; 190        ; 7        ; gpio0[28]                       ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; C12      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C13      ;            ; 7        ; VCCIO7                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; C14      ; 175        ; 7        ; GPIO2[1]                        ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; C15      ; 174        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C16      ; 173        ; 6        ; GPIO2[11]                       ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; D1       ; 10         ; 1        ; LED[4]                          ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; D2       ; 9          ; 1        ; EPCS_NCSO                       ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; On           ;
; D3       ; 246        ; 8        ; gpio0[0]                        ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; D4       ;            ;          ; VCCD_PLL3                       ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; D5       ; 241        ; 8        ; gpio0[9]                        ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; D6       ; 234        ; 8        ; gpio0[13]                       ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; D7       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D8       ; 216        ; 8        ; gpio0[19]                       ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; D9       ; 201        ; 7        ; gpio0[25]                       ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; D10      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D11      ; 177        ; 7        ; gpio0[31]                       ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; D12      ; 178        ; 7        ; gpio0[32]                       ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; D13      ;            ;          ; VCCD_PLL2                       ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; D14      ; 176        ; 7        ; GPIO2[12]                       ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; D15      ; 170        ; 6        ; GPIO2[2]                        ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; D16      ; 169        ; 6        ; GPIO2[8]                        ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; E1       ; 26         ; 1        ; KEY[1]                          ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; E2       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E3       ;            ; 1        ; VCCIO1                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; E4       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E5       ;            ;          ; GNDA3                           ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E6       ; 231        ; 8        ; gpio0[17]                       ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; E7       ; 227        ; 8        ; gpio0[18]                       ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; E8       ; 218        ; 8        ; gpio0[20]                       ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; E9       ; 205        ; 7        ; gpio0[23]                       ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; E10      ; 184        ; 7        ; gpio0[27]                       ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; E11      ; 183        ; 7        ; gpio0[26]                       ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; E12      ;            ;          ; GNDA2                           ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E13      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E14      ;            ; 6        ; VCCIO6                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; E15      ; 151        ; 6        ; GPIO2_IN[1]                     ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; E16      ; 150        ; 6        ; GPIO2_IN[0]                     ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; F1       ; 14         ; 1        ; I2C_SDAT                        ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F2       ; 13         ; 1        ; I2C_SCLK                        ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F3       ; 8          ; 1        ; LED[5]                          ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F4       ; 11         ; 1        ; ^nSTATUS                        ;        ;              ;         ; --         ;                 ; --       ; --           ;
; F5       ;            ; --       ; VCCA3                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F6       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F7       ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; F8       ; 219        ; 8        ; gpio0[21]                       ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; F9       ; 197        ; 7        ; gpio0[22]                       ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; F10      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F11      ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; F12      ;            ; --       ; VCCA2                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F13      ; 161        ; 6        ; gpio1[0]                        ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F14      ; 167        ; 6        ; GPIO2[7]                        ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; F15      ; 163        ; 6        ; GPIO2[3]                        ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; F16      ; 162        ; 6        ; GPIO2[9]                        ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; G1       ; 16         ; 1        ; DRAM_DQ[1]                      ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G2       ; 15         ; 1        ; DRAM_DQ[0]                      ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G3       ;            ; 1        ; VCCIO1                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; G4       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G5       ; 12         ; 1        ; GPIO2[5]                        ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; G6       ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G7       ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G8       ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G9       ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G10      ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G11      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G12      ; 155        ; 6        ; ^MSEL2                          ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G12      ; 156        ; 6        ; ^MSEL3                          ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G13      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G14      ;            ; 6        ; VCCIO6                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; G15      ; 160        ; 6        ; GPIO2[4]                        ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; G16      ; 159        ; 6        ; GPIO2[0]                        ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; H1       ; 17         ; 1        ; EPCS_DCLK                       ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; On           ;
; H2       ; 18         ; 1        ; EPCS_DATA0                      ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; On           ;
; H3       ; 21         ; 1        ; altera_reserved_tck             ; input  ; 3.3-V LVTTL  ;         ; --         ; N               ; no       ; Off          ;
; H4       ; 20         ; 1        ; altera_reserved_tdi             ; input  ; 3.3-V LVTTL  ;         ; --         ; N               ; no       ; Off          ;
; H5       ; 19         ; 1        ; ^nCONFIG                        ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H6       ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H7       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H8       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H9       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H10      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H11      ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H12      ; 154        ; 6        ; ^MSEL1                          ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H13      ; 153        ; 6        ; ^MSEL0                          ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H14      ; 152        ; 6        ; ^CONF_DONE                      ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H15      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H16      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J1       ; 30         ; 2        ; DRAM_DQ[6]                      ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J2       ; 29         ; 2        ; DRAM_DQ[5]                      ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J3       ; 24         ; 1        ; ^nCE                            ;        ;              ;         ; --         ;                 ; --       ; --           ;
; J4       ; 23         ; 1        ; altera_reserved_tdo             ; output ; 3.3-V LVTTL  ;         ; --         ; N               ; no       ; Off          ;
; J5       ; 22         ; 1        ; altera_reserved_tms             ; input  ; 3.3-V LVTTL  ;         ; --         ; N               ; no       ; Off          ;
; J6       ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J7       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J8       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J9       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J10      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J11      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J12      ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J13      ; 146        ; 5        ; gpio1[32]                       ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J14      ; 144        ; 5        ; gpio1[33]                       ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J15      ; 143        ; 5        ; KEY[0]                          ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J16      ; 142        ; 5        ; gpio1[30]                       ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K1       ; 37         ; 2        ; DRAM_DQ[15]                     ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K2       ; 36         ; 2        ; DRAM_DQ[4]                      ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K3       ;            ; 2        ; VCCIO2                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; K4       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K5       ; 45         ; 2        ; DRAM_DQ[3]                      ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K6       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K7       ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K8       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K9       ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K10      ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K11      ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K12      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K13      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K14      ;            ; 5        ; VCCIO5                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; K15      ; 141        ; 5        ; gpio1[31]                       ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K16      ; 140        ; 5        ; gpio1[17]                       ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L1       ; 39         ; 2        ; DRAM_CAS_N                      ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L2       ; 38         ; 2        ; DRAM_RAS_N                      ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L3       ; 40         ; 2        ; LED[7]                          ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L4       ; 46         ; 2        ; DRAM_ADDR[12]                   ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L5       ;            ; --       ; VCCA1                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; L6       ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L7       ; 75         ; 3        ; DRAM_CKE                        ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; L8       ; 79         ; 3        ; DRAM_DQ[2]                      ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; L9       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L10      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L11      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L12      ;            ; --       ; VCCA4                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; L13      ; 136        ; 5        ; gpio1[29]                       ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L14      ; 134        ; 5        ; gpio1[26]                       ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L15      ; 138        ; 5        ; gpio1[19]                       ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L16      ; 137        ; 5        ; gpio1[16]                       ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M1       ; 28         ; 2        ; SW[0]                           ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M2       ; 27         ; 2        ; GND+                            ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M3       ;            ; 2        ; VCCIO2                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; M4       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M5       ;            ;          ; GNDA1                           ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M6       ; 64         ; 3        ; DRAM_BA[1]                      ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; M7       ; 68         ; 3        ; DRAM_BA[0]                      ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; M8       ; 81         ; 3        ; DRAM_ADDR[3]                    ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; M9       ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M10      ; 111        ; 4        ; gpio1[28]                       ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; M11      ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M12      ;            ;          ; GNDA4                           ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M13      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M14      ;            ; 5        ; VCCIO5                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; M15      ; 149        ; 5        ; SW[3]                           ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M16      ; 148        ; 5        ; GPIO2_IN[2]                     ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; N1       ; 44         ; 2        ; DRAM_ADDR[11]                   ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N2       ; 43         ; 2        ; DRAM_ADDR[10]                   ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N3       ; 52         ; 3        ; DRAM_DQ[14]                     ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; N4       ;            ;          ; VCCD_PLL1                       ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N5       ; 62         ; 3        ; DRAM_ADDR[1]                    ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; N6       ; 63         ; 3        ; DRAM_ADDR[2]                    ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; N7       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N8       ; 82         ; 3        ; DRAM_ADDR[6]                    ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; N9       ; 93         ; 4        ; gpio1[14]                       ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; N10      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N11      ; 112        ; 4        ; gpio1[15]                       ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; N12      ; 117        ; 4        ; gpio1[12]                       ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; N13      ;            ;          ; VCCD_PLL4                       ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N14      ; 126        ; 5        ; gpio1[27]                       ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N15      ; 133        ; 5        ; gpio1[24]                       ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N16      ; 132        ; 5        ; gpio1[23]                       ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P1       ; 51         ; 2        ; DRAM_ADDR[9]                    ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P2       ; 50         ; 2        ; DRAM_ADDR[0]                    ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P3       ; 53         ; 3        ; DRAM_DQ[13]                     ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; P4       ;            ; 3        ; VCCIO3                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; P5       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P6       ; 67         ; 3        ; DRAM_CS_N                       ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; P7       ;            ; 3        ; VCCIO3                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; P8       ; 85         ; 3        ; DRAM_ADDR[4]                    ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; P9       ; 105        ; 4        ; gpio1[13]                       ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; P10      ;            ; 4        ; VCCIO4                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; P11      ; 106        ; 4        ; gpio1[10]                       ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; P12      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P13      ;            ; 4        ; VCCIO4                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; P14      ; 119        ; 4        ; gpio1[25]                       ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; P15      ; 127        ; 5        ; gpio1[20]                       ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P16      ; 128        ; 5        ; gpio1[21]                       ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; R1       ; 49         ; 2        ; DRAM_ADDR[8]                    ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; R2       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R3       ; 54         ; 3        ; DRAM_DQ[11]                     ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; R4       ; 60         ; 3        ; DRAM_CLK                        ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; R5       ; 71         ; 3        ; DRAM_DQ[12]                     ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; R6       ; 73         ; 3        ; DRAM_DQM[0]                     ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; R7       ; 76         ; 3        ; DRAM_DQ[7]                      ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; R8       ; 86         ; 3        ; CLOCK_50                        ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; R9       ; 88         ; 4        ; gpio1_IN[1]                     ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; R10      ; 96         ; 4        ; gpio1[11]                       ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; R11      ; 98         ; 4        ; gpio1[9]                        ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; R12      ; 100        ; 4        ; gpio1[6]                        ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; R13      ; 107        ; 4        ; gpio1[4]                        ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; R14      ; 120        ; 4        ; gpio1[22]                       ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; R15      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R16      ; 129        ; 5        ; gpio1[18]                       ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; T1       ;            ; 3        ; VCCIO3                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; T2       ; 59         ; 3        ; DRAM_DQ[9]                      ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; T3       ; 55         ; 3        ; DRAM_DQ[10]                     ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; T4       ; 61         ; 3        ; DRAM_DQ[8]                      ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; T5       ; 72         ; 3        ; DRAM_DQM[1]                     ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; T6       ; 74         ; 3        ; DRAM_ADDR[7]                    ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; T7       ; 77         ; 3        ; DRAM_ADDR[5]                    ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; T8       ; 87         ; 3        ; SW[1]                           ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; T9       ; 89         ; 4        ; gpio1_IN[0]                     ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; T10      ; 97         ; 4        ; gpio1[8]                        ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; T11      ; 99         ; 4        ; gpio1[7]                        ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; T12      ; 101        ; 4        ; gpio1[5]                        ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; T13      ; 108        ; 4        ; gpio1[3]                        ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; T14      ; 115        ; 4        ; gpio1[2]                        ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; T15      ; 116        ; 4        ; gpio1[1]                        ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; T16      ;            ; 4        ; VCCIO4                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
+----------+------------+----------+---------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+---------------------------------------------+
; I/O Assignment Warnings                     ;
+---------------+-----------------------------+
; Pin Name      ; Reason                      ;
+---------------+-----------------------------+
; LED[0]        ; Missing drive strength      ;
; LED[1]        ; Missing drive strength      ;
; LED[2]        ; Missing drive strength      ;
; LED[3]        ; Missing drive strength      ;
; LED[4]        ; Missing drive strength      ;
; LED[5]        ; Missing drive strength      ;
; LED[6]        ; Missing drive strength      ;
; LED[7]        ; Missing drive strength      ;
; DRAM_ADDR[0]  ; Missing drive strength      ;
; DRAM_ADDR[1]  ; Missing drive strength      ;
; DRAM_ADDR[2]  ; Missing drive strength      ;
; DRAM_ADDR[3]  ; Missing drive strength      ;
; DRAM_ADDR[4]  ; Missing drive strength      ;
; DRAM_ADDR[5]  ; Missing drive strength      ;
; DRAM_ADDR[6]  ; Missing drive strength      ;
; DRAM_ADDR[7]  ; Missing drive strength      ;
; DRAM_ADDR[8]  ; Missing drive strength      ;
; DRAM_ADDR[9]  ; Missing drive strength      ;
; DRAM_ADDR[10] ; Missing drive strength      ;
; DRAM_ADDR[11] ; Missing drive strength      ;
; DRAM_ADDR[12] ; Missing drive strength      ;
; DRAM_BA[0]    ; Missing drive strength      ;
; DRAM_BA[1]    ; Missing drive strength      ;
; DRAM_CAS_N    ; Missing drive strength      ;
; DRAM_CKE      ; Missing drive strength      ;
; DRAM_CLK      ; Missing drive strength      ;
; DRAM_CS_N     ; Missing drive strength      ;
; DRAM_DQM[0]   ; Missing drive strength      ;
; DRAM_DQM[1]   ; Missing drive strength      ;
; DRAM_RAS_N    ; Missing drive strength      ;
; DRAM_WE_N     ; Missing drive strength      ;
; EPCS_ASDO     ; Missing drive strength      ;
; EPCS_DCLK     ; Missing drive strength      ;
; EPCS_NCSO     ; Missing drive strength      ;
; I2C_SCLK      ; Missing drive strength      ;
; ADC_CS_N      ; Missing drive strength      ;
; ADC_SADDR     ; Missing drive strength      ;
; ADC_SCLK      ; Missing drive strength      ;
; I2C_SDAT      ; Missing drive strength      ;
; GPIO2[0]      ; Missing drive strength      ;
; GPIO2[1]      ; Missing drive strength      ;
; GPIO2[2]      ; Missing drive strength      ;
; GPIO2[3]      ; Missing drive strength      ;
; GPIO2[4]      ; Missing drive strength      ;
; GPIO2[5]      ; Missing drive strength      ;
; GPIO2[6]      ; Missing drive strength      ;
; GPIO2[7]      ; Missing drive strength      ;
; GPIO2[8]      ; Missing drive strength      ;
; GPIO2[9]      ; Missing drive strength      ;
; GPIO2[10]     ; Missing drive strength      ;
; GPIO2[11]     ; Missing drive strength      ;
; GPIO2[12]     ; Missing drive strength      ;
; gpio0[0]      ; Missing drive strength      ;
; gpio0[1]      ; Missing drive strength      ;
; gpio0[2]      ; Missing drive strength      ;
; gpio0[3]      ; Missing drive strength      ;
; gpio0[4]      ; Missing drive strength      ;
; gpio0[5]      ; Missing drive strength      ;
; gpio0[6]      ; Missing drive strength      ;
; gpio0[7]      ; Missing drive strength      ;
; gpio0[8]      ; Missing drive strength      ;
; gpio0[9]      ; Missing drive strength      ;
; gpio0[10]     ; Missing drive strength      ;
; gpio0[11]     ; Missing drive strength      ;
; gpio0[12]     ; Missing drive strength      ;
; gpio0[13]     ; Missing drive strength      ;
; gpio0[14]     ; Missing drive strength      ;
; gpio0[15]     ; Missing drive strength      ;
; gpio0[16]     ; Missing drive strength      ;
; gpio0[17]     ; Missing drive strength      ;
; gpio0[18]     ; Missing drive strength      ;
; gpio0[19]     ; Missing drive strength      ;
; gpio0[20]     ; Missing drive strength      ;
; gpio0[21]     ; Missing drive strength      ;
; gpio0[22]     ; Missing drive strength      ;
; gpio0[23]     ; Missing drive strength      ;
; gpio0[24]     ; Missing drive strength      ;
; gpio0[25]     ; Missing drive strength      ;
; gpio0[26]     ; Missing drive strength      ;
; gpio0[27]     ; Missing drive strength      ;
; gpio0[28]     ; Missing drive strength      ;
; gpio0[29]     ; Missing drive strength      ;
; gpio0[30]     ; Missing drive strength      ;
; gpio0[31]     ; Missing drive strength      ;
; gpio0[32]     ; Missing drive strength      ;
; gpio0[33]     ; Missing drive strength      ;
; gpio1[0]      ; Missing drive strength      ;
; gpio1[1]      ; Missing drive strength      ;
; gpio1[2]      ; Missing drive strength      ;
; gpio1[3]      ; Missing drive strength      ;
; gpio1[4]      ; Missing drive strength      ;
; gpio1[5]      ; Missing drive strength      ;
; gpio1[6]      ; Missing drive strength      ;
; gpio1[7]      ; Missing drive strength      ;
; gpio1[8]      ; Missing drive strength      ;
; gpio1[9]      ; Missing drive strength      ;
; gpio1[10]     ; Missing drive strength      ;
; gpio1[11]     ; Missing drive strength      ;
; gpio1[12]     ; Missing drive strength      ;
; gpio1[13]     ; Missing drive strength      ;
; gpio1[14]     ; Missing drive strength      ;
; gpio1[15]     ; Missing drive strength      ;
; gpio1[16]     ; Missing drive strength      ;
; gpio1[17]     ; Missing drive strength      ;
; gpio1[18]     ; Missing drive strength      ;
; gpio1[19]     ; Missing drive strength      ;
; gpio1[20]     ; Missing drive strength      ;
; gpio1[21]     ; Missing drive strength      ;
; gpio1[22]     ; Missing drive strength      ;
; gpio1[23]     ; Missing drive strength      ;
; gpio1[24]     ; Missing drive strength      ;
; gpio1[25]     ; Missing drive strength      ;
; gpio1[26]     ; Missing drive strength      ;
; gpio1[27]     ; Missing drive strength      ;
; gpio1[28]     ; Missing drive strength      ;
; gpio1[29]     ; Missing drive strength      ;
; gpio1[30]     ; Missing drive strength      ;
; gpio1[31]     ; Missing drive strength      ;
; gpio1[32]     ; Missing drive strength      ;
; gpio1[33]     ; Missing drive strength      ;
; DRAM_DQ[0]    ; Missing drive strength      ;
; DRAM_DQ[1]    ; Missing drive strength      ;
; DRAM_DQ[2]    ; Missing drive strength      ;
; DRAM_DQ[3]    ; Missing drive strength      ;
; DRAM_DQ[4]    ; Missing drive strength      ;
; DRAM_DQ[5]    ; Missing drive strength      ;
; DRAM_DQ[6]    ; Missing drive strength      ;
; DRAM_DQ[7]    ; Missing drive strength      ;
; DRAM_DQ[8]    ; Missing drive strength      ;
; DRAM_DQ[9]    ; Missing drive strength      ;
; DRAM_DQ[10]   ; Missing drive strength      ;
; DRAM_DQ[11]   ; Missing drive strength      ;
; DRAM_DQ[12]   ; Missing drive strength      ;
; DRAM_DQ[13]   ; Missing drive strength      ;
; DRAM_DQ[14]   ; Missing drive strength      ;
; DRAM_DQ[15]   ; Missing drive strength      ;
; GPIO2_IN[0]   ; Missing location assignment ;
; GPIO2_IN[1]   ; Missing location assignment ;
; GPIO2_IN[2]   ; Missing location assignment ;
; GPIO2[0]      ; Missing location assignment ;
; GPIO2[1]      ; Missing location assignment ;
; GPIO2[2]      ; Missing location assignment ;
; GPIO2[3]      ; Missing location assignment ;
; GPIO2[4]      ; Missing location assignment ;
; GPIO2[5]      ; Missing location assignment ;
; GPIO2[6]      ; Missing location assignment ;
; GPIO2[7]      ; Missing location assignment ;
; GPIO2[8]      ; Missing location assignment ;
; GPIO2[9]      ; Missing location assignment ;
; GPIO2[10]     ; Missing location assignment ;
; GPIO2[11]     ; Missing location assignment ;
; GPIO2[12]     ; Missing location assignment ;
+---------------+-----------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------+---------------+
; Compilation Hierarchy Node                                                                                                              ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                                     ; Entity Name                                   ; Library Name  ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------+---------------+
; |crypto_wallet_top                                                                                                                      ; 2538 (1)    ; 1561 (0)                  ; 69 (69)       ; 18432       ; 4    ; 0            ; 0       ; 0         ; 152  ; 0            ; 977 (1)      ; 269 (0)           ; 1292 (0)         ; |crypto_wallet_top                                                                                                                                                                                                                                                                                                                                                                                      ; crypto_wallet_top                             ; work          ;
;    |crypto_wallet:wallet_cpu_inst|                                                                                                      ; 2400 (0)    ; 1484 (0)                  ; 0 (0)         ; 18432       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 916 (0)      ; 253 (0)           ; 1231 (0)         ; |crypto_wallet_top|crypto_wallet:wallet_cpu_inst                                                                                                                                                                                                                                                                                                                                                        ; crypto_wallet                                 ; crypto_wallet ;
;       |altera_reset_controller:rst_controller|                                                                                          ; 16 (10)     ; 16 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 9 (5)             ; 7 (5)            ; |crypto_wallet_top|crypto_wallet:wallet_cpu_inst|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                 ; altera_reset_controller                       ; crypto_wallet ;
;          |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                               ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |crypto_wallet_top|crypto_wallet:wallet_cpu_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                                                  ; altera_reset_synchronizer                     ; crypto_wallet ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |crypto_wallet_top|crypto_wallet:wallet_cpu_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                      ; altera_reset_synchronizer                     ; crypto_wallet ;
;       |crypto_wallet_buttons_pi:buttons_pi|                                                                                             ; 5 (5)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 4 (4)            ; |crypto_wallet_top|crypto_wallet:wallet_cpu_inst|crypto_wallet_buttons_pi:buttons_pi                                                                                                                                                                                                                                                                                                                    ; crypto_wallet_buttons_pi                      ; crypto_wallet ;
;       |crypto_wallet_cpu:cpu|                                                                                                           ; 1114 (0)    ; 588 (0)                   ; 0 (0)         ; 10240       ; 3    ; 0            ; 0       ; 0         ; 0    ; 0            ; 501 (0)      ; 59 (0)            ; 554 (0)          ; |crypto_wallet_top|crypto_wallet:wallet_cpu_inst|crypto_wallet_cpu:cpu                                                                                                                                                                                                                                                                                                                                  ; crypto_wallet_cpu                             ; crypto_wallet ;
;          |crypto_wallet_cpu_cpu:cpu|                                                                                                    ; 1114 (728)  ; 588 (318)                 ; 0 (0)         ; 10240       ; 3    ; 0            ; 0       ; 0         ; 0    ; 0            ; 501 (386)    ; 59 (11)           ; 554 (331)        ; |crypto_wallet_top|crypto_wallet:wallet_cpu_inst|crypto_wallet_cpu:cpu|crypto_wallet_cpu_cpu:cpu                                                                                                                                                                                                                                                                                                        ; crypto_wallet_cpu_cpu                         ; crypto_wallet ;
;             |crypto_wallet_cpu_cpu_nios2_oci:the_crypto_wallet_cpu_cpu_nios2_oci|                                                       ; 386 (85)    ; 270 (80)                  ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 115 (5)      ; 48 (5)            ; 223 (74)         ; |crypto_wallet_top|crypto_wallet:wallet_cpu_inst|crypto_wallet_cpu:cpu|crypto_wallet_cpu_cpu:cpu|crypto_wallet_cpu_cpu_nios2_oci:the_crypto_wallet_cpu_cpu_nios2_oci                                                                                                                                                                                                                                    ; crypto_wallet_cpu_cpu_nios2_oci               ; crypto_wallet ;
;                |crypto_wallet_cpu_cpu_debug_slave_wrapper:the_crypto_wallet_cpu_cpu_debug_slave_wrapper|                                ; 132 (0)     ; 96 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 36 (0)       ; 38 (0)            ; 58 (0)           ; |crypto_wallet_top|crypto_wallet:wallet_cpu_inst|crypto_wallet_cpu:cpu|crypto_wallet_cpu_cpu:cpu|crypto_wallet_cpu_cpu_nios2_oci:the_crypto_wallet_cpu_cpu_nios2_oci|crypto_wallet_cpu_cpu_debug_slave_wrapper:the_crypto_wallet_cpu_cpu_debug_slave_wrapper                                                                                                                                            ; crypto_wallet_cpu_cpu_debug_slave_wrapper     ; crypto_wallet ;
;                   |crypto_wallet_cpu_cpu_debug_slave_sysclk:the_crypto_wallet_cpu_cpu_debug_slave_sysclk|                               ; 52 (48)     ; 49 (45)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 31 (28)           ; 18 (17)          ; |crypto_wallet_top|crypto_wallet:wallet_cpu_inst|crypto_wallet_cpu:cpu|crypto_wallet_cpu_cpu:cpu|crypto_wallet_cpu_cpu_nios2_oci:the_crypto_wallet_cpu_cpu_nios2_oci|crypto_wallet_cpu_cpu_debug_slave_wrapper:the_crypto_wallet_cpu_cpu_debug_slave_wrapper|crypto_wallet_cpu_cpu_debug_slave_sysclk:the_crypto_wallet_cpu_cpu_debug_slave_sysclk                                                      ; crypto_wallet_cpu_cpu_debug_slave_sysclk      ; crypto_wallet ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer3|                                                             ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; |crypto_wallet_top|crypto_wallet:wallet_cpu_inst|crypto_wallet_cpu:cpu|crypto_wallet_cpu_cpu:cpu|crypto_wallet_cpu_cpu_nios2_oci:the_crypto_wallet_cpu_cpu_nios2_oci|crypto_wallet_cpu_cpu_debug_slave_wrapper:the_crypto_wallet_cpu_cpu_debug_slave_wrapper|crypto_wallet_cpu_cpu_debug_slave_sysclk:the_crypto_wallet_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ; altera_std_synchronizer                       ; work          ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer4|                                                             ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; |crypto_wallet_top|crypto_wallet:wallet_cpu_inst|crypto_wallet_cpu:cpu|crypto_wallet_cpu_cpu:cpu|crypto_wallet_cpu_cpu_nios2_oci:the_crypto_wallet_cpu_cpu_nios2_oci|crypto_wallet_cpu_cpu_debug_slave_wrapper:the_crypto_wallet_cpu_cpu_debug_slave_wrapper|crypto_wallet_cpu_cpu_debug_slave_sysclk:the_crypto_wallet_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ; altera_std_synchronizer                       ; work          ;
;                   |crypto_wallet_cpu_cpu_debug_slave_tck:the_crypto_wallet_cpu_cpu_debug_slave_tck|                                     ; 89 (85)     ; 47 (43)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 30 (30)      ; 7 (3)             ; 52 (52)          ; |crypto_wallet_top|crypto_wallet:wallet_cpu_inst|crypto_wallet_cpu:cpu|crypto_wallet_cpu_cpu:cpu|crypto_wallet_cpu_cpu_nios2_oci:the_crypto_wallet_cpu_cpu_nios2_oci|crypto_wallet_cpu_cpu_debug_slave_wrapper:the_crypto_wallet_cpu_cpu_debug_slave_wrapper|crypto_wallet_cpu_cpu_debug_slave_tck:the_crypto_wallet_cpu_cpu_debug_slave_tck                                                            ; crypto_wallet_cpu_cpu_debug_slave_tck         ; crypto_wallet ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer1|                                                             ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; |crypto_wallet_top|crypto_wallet:wallet_cpu_inst|crypto_wallet_cpu:cpu|crypto_wallet_cpu_cpu:cpu|crypto_wallet_cpu_cpu_nios2_oci:the_crypto_wallet_cpu_cpu_nios2_oci|crypto_wallet_cpu_cpu_debug_slave_wrapper:the_crypto_wallet_cpu_cpu_debug_slave_wrapper|crypto_wallet_cpu_cpu_debug_slave_tck:the_crypto_wallet_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1       ; altera_std_synchronizer                       ; work          ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer2|                                                             ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; |crypto_wallet_top|crypto_wallet:wallet_cpu_inst|crypto_wallet_cpu:cpu|crypto_wallet_cpu_cpu:cpu|crypto_wallet_cpu_cpu_nios2_oci:the_crypto_wallet_cpu_cpu_nios2_oci|crypto_wallet_cpu_cpu_debug_slave_wrapper:the_crypto_wallet_cpu_cpu_debug_slave_wrapper|crypto_wallet_cpu_cpu_debug_slave_tck:the_crypto_wallet_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2       ; altera_std_synchronizer                       ; work          ;
;                   |sld_virtual_jtag_basic:crypto_wallet_cpu_cpu_debug_slave_phy|                                                        ; 4 (4)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 1 (1)            ; |crypto_wallet_top|crypto_wallet:wallet_cpu_inst|crypto_wallet_cpu:cpu|crypto_wallet_cpu_cpu:cpu|crypto_wallet_cpu_cpu_nios2_oci:the_crypto_wallet_cpu_cpu_nios2_oci|crypto_wallet_cpu_cpu_debug_slave_wrapper:the_crypto_wallet_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:crypto_wallet_cpu_cpu_debug_slave_phy                                                                               ; sld_virtual_jtag_basic                        ; work          ;
;                |crypto_wallet_cpu_cpu_nios2_avalon_reg:the_crypto_wallet_cpu_cpu_nios2_avalon_reg|                                      ; 12 (12)     ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 4 (4)            ; |crypto_wallet_top|crypto_wallet:wallet_cpu_inst|crypto_wallet_cpu:cpu|crypto_wallet_cpu_cpu:cpu|crypto_wallet_cpu_cpu_nios2_oci:the_crypto_wallet_cpu_cpu_nios2_oci|crypto_wallet_cpu_cpu_nios2_avalon_reg:the_crypto_wallet_cpu_cpu_nios2_avalon_reg                                                                                                                                                  ; crypto_wallet_cpu_cpu_nios2_avalon_reg        ; crypto_wallet ;
;                |crypto_wallet_cpu_cpu_nios2_oci_break:the_crypto_wallet_cpu_cpu_nios2_oci_break|                                        ; 33 (33)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 32 (32)          ; |crypto_wallet_top|crypto_wallet:wallet_cpu_inst|crypto_wallet_cpu:cpu|crypto_wallet_cpu_cpu:cpu|crypto_wallet_cpu_cpu_nios2_oci:the_crypto_wallet_cpu_cpu_nios2_oci|crypto_wallet_cpu_cpu_nios2_oci_break:the_crypto_wallet_cpu_cpu_nios2_oci_break                                                                                                                                                    ; crypto_wallet_cpu_cpu_nios2_oci_break         ; crypto_wallet ;
;                |crypto_wallet_cpu_cpu_nios2_oci_debug:the_crypto_wallet_cpu_cpu_nios2_oci_debug|                                        ; 12 (10)     ; 9 (7)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 4 (2)             ; 7 (7)            ; |crypto_wallet_top|crypto_wallet:wallet_cpu_inst|crypto_wallet_cpu:cpu|crypto_wallet_cpu_cpu:cpu|crypto_wallet_cpu_cpu_nios2_oci:the_crypto_wallet_cpu_cpu_nios2_oci|crypto_wallet_cpu_cpu_nios2_oci_debug:the_crypto_wallet_cpu_cpu_nios2_oci_debug                                                                                                                                                    ; crypto_wallet_cpu_cpu_nios2_oci_debug         ; crypto_wallet ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer|                                                                 ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; |crypto_wallet_top|crypto_wallet:wallet_cpu_inst|crypto_wallet_cpu:cpu|crypto_wallet_cpu_cpu:cpu|crypto_wallet_cpu_cpu_nios2_oci:the_crypto_wallet_cpu_cpu_nios2_oci|crypto_wallet_cpu_cpu_nios2_oci_debug:the_crypto_wallet_cpu_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                ; altera_std_synchronizer                       ; work          ;
;                |crypto_wallet_cpu_cpu_nios2_ocimem:the_crypto_wallet_cpu_cpu_nios2_ocimem|                                              ; 115 (115)   ; 49 (49)                   ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 64 (64)      ; 1 (1)             ; 50 (50)          ; |crypto_wallet_top|crypto_wallet:wallet_cpu_inst|crypto_wallet_cpu:cpu|crypto_wallet_cpu_cpu:cpu|crypto_wallet_cpu_cpu_nios2_oci:the_crypto_wallet_cpu_cpu_nios2_oci|crypto_wallet_cpu_cpu_nios2_ocimem:the_crypto_wallet_cpu_cpu_nios2_ocimem                                                                                                                                                          ; crypto_wallet_cpu_cpu_nios2_ocimem            ; crypto_wallet ;
;                   |crypto_wallet_cpu_cpu_ociram_sp_ram_module:crypto_wallet_cpu_cpu_ociram_sp_ram|                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |crypto_wallet_top|crypto_wallet:wallet_cpu_inst|crypto_wallet_cpu:cpu|crypto_wallet_cpu_cpu:cpu|crypto_wallet_cpu_cpu_nios2_oci:the_crypto_wallet_cpu_cpu_nios2_oci|crypto_wallet_cpu_cpu_nios2_ocimem:the_crypto_wallet_cpu_cpu_nios2_ocimem|crypto_wallet_cpu_cpu_ociram_sp_ram_module:crypto_wallet_cpu_cpu_ociram_sp_ram                                                                           ; crypto_wallet_cpu_cpu_ociram_sp_ram_module    ; crypto_wallet ;
;                      |altsyncram:the_altsyncram|                                                                                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |crypto_wallet_top|crypto_wallet:wallet_cpu_inst|crypto_wallet_cpu:cpu|crypto_wallet_cpu_cpu:cpu|crypto_wallet_cpu_cpu_nios2_oci:the_crypto_wallet_cpu_cpu_nios2_oci|crypto_wallet_cpu_cpu_nios2_ocimem:the_crypto_wallet_cpu_cpu_nios2_ocimem|crypto_wallet_cpu_cpu_ociram_sp_ram_module:crypto_wallet_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram                                                 ; altsyncram                                    ; work          ;
;                         |altsyncram_ac71:auto_generated|                                                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |crypto_wallet_top|crypto_wallet:wallet_cpu_inst|crypto_wallet_cpu:cpu|crypto_wallet_cpu_cpu:cpu|crypto_wallet_cpu_cpu_nios2_oci:the_crypto_wallet_cpu_cpu_nios2_oci|crypto_wallet_cpu_cpu_nios2_ocimem:the_crypto_wallet_cpu_cpu_nios2_ocimem|crypto_wallet_cpu_cpu_ociram_sp_ram_module:crypto_wallet_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated                  ; altsyncram_ac71                               ; work          ;
;             |crypto_wallet_cpu_cpu_register_bank_a_module:crypto_wallet_cpu_cpu_register_bank_a|                                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |crypto_wallet_top|crypto_wallet:wallet_cpu_inst|crypto_wallet_cpu:cpu|crypto_wallet_cpu_cpu:cpu|crypto_wallet_cpu_cpu_register_bank_a_module:crypto_wallet_cpu_cpu_register_bank_a                                                                                                                                                                                                                     ; crypto_wallet_cpu_cpu_register_bank_a_module  ; crypto_wallet ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |crypto_wallet_top|crypto_wallet:wallet_cpu_inst|crypto_wallet_cpu:cpu|crypto_wallet_cpu_cpu:cpu|crypto_wallet_cpu_cpu_register_bank_a_module:crypto_wallet_cpu_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                           ; altsyncram                                    ; work          ;
;                   |altsyncram_6mc1:auto_generated|                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |crypto_wallet_top|crypto_wallet:wallet_cpu_inst|crypto_wallet_cpu:cpu|crypto_wallet_cpu_cpu:cpu|crypto_wallet_cpu_cpu_register_bank_a_module:crypto_wallet_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated                                                                                                                                                            ; altsyncram_6mc1                               ; work          ;
;             |crypto_wallet_cpu_cpu_register_bank_b_module:crypto_wallet_cpu_cpu_register_bank_b|                                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |crypto_wallet_top|crypto_wallet:wallet_cpu_inst|crypto_wallet_cpu:cpu|crypto_wallet_cpu_cpu:cpu|crypto_wallet_cpu_cpu_register_bank_b_module:crypto_wallet_cpu_cpu_register_bank_b                                                                                                                                                                                                                     ; crypto_wallet_cpu_cpu_register_bank_b_module  ; crypto_wallet ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |crypto_wallet_top|crypto_wallet:wallet_cpu_inst|crypto_wallet_cpu:cpu|crypto_wallet_cpu_cpu:cpu|crypto_wallet_cpu_cpu_register_bank_b_module:crypto_wallet_cpu_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                           ; altsyncram                                    ; work          ;
;                   |altsyncram_6mc1:auto_generated|                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |crypto_wallet_top|crypto_wallet:wallet_cpu_inst|crypto_wallet_cpu:cpu|crypto_wallet_cpu_cpu:cpu|crypto_wallet_cpu_cpu_register_bank_b_module:crypto_wallet_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated                                                                                                                                                            ; altsyncram_6mc1                               ; work          ;
;       |crypto_wallet_epcs_flash_controller:epcs_flash_controller|                                                                       ; 179 (33)    ; 115 (0)                   ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 32 (1)       ; 36 (0)            ; 111 (32)         ; |crypto_wallet_top|crypto_wallet:wallet_cpu_inst|crypto_wallet_epcs_flash_controller:epcs_flash_controller                                                                                                                                                                                                                                                                                              ; crypto_wallet_epcs_flash_controller           ; crypto_wallet ;
;          |altsyncram:the_boot_copier_rom|                                                                                               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |crypto_wallet_top|crypto_wallet:wallet_cpu_inst|crypto_wallet_epcs_flash_controller:epcs_flash_controller|altsyncram:the_boot_copier_rom                                                                                                                                                                                                                                                               ; altsyncram                                    ; work          ;
;             |altsyncram_ep61:auto_generated|                                                                                            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |crypto_wallet_top|crypto_wallet:wallet_cpu_inst|crypto_wallet_epcs_flash_controller:epcs_flash_controller|altsyncram:the_boot_copier_rom|altsyncram_ep61:auto_generated                                                                                                                                                                                                                                ; altsyncram_ep61                               ; work          ;
;          |crypto_wallet_epcs_flash_controller_sub:the_crypto_wallet_epcs_flash_controller_sub|                                          ; 146 (146)   ; 115 (115)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 31 (31)      ; 36 (36)           ; 79 (79)          ; |crypto_wallet_top|crypto_wallet:wallet_cpu_inst|crypto_wallet_epcs_flash_controller:epcs_flash_controller|crypto_wallet_epcs_flash_controller_sub:the_crypto_wallet_epcs_flash_controller_sub                                                                                                                                                                                                          ; crypto_wallet_epcs_flash_controller_sub       ; crypto_wallet ;
;       |crypto_wallet_led_po:led_po|                                                                                                     ; 36 (36)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 16 (16)           ; 16 (16)          ; |crypto_wallet_top|crypto_wallet:wallet_cpu_inst|crypto_wallet_led_po:led_po                                                                                                                                                                                                                                                                                                                            ; crypto_wallet_led_po                          ; crypto_wallet ;
;       |crypto_wallet_mm_interconnect_0:mm_interconnect_0|                                                                               ; 691 (0)     ; 420 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 182 (0)      ; 73 (0)            ; 436 (0)          ; |crypto_wallet_top|crypto_wallet:wallet_cpu_inst|crypto_wallet_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                                      ; crypto_wallet_mm_interconnect_0               ; crypto_wallet ;
;          |altera_avalon_sc_fifo:buttons_pi_avalon_parallel_port_slave_agent_rsp_fifo|                                                   ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 2 (2)            ; |crypto_wallet_top|crypto_wallet:wallet_cpu_inst|crypto_wallet_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:buttons_pi_avalon_parallel_port_slave_agent_rsp_fifo                                                                                                                                                                                                                           ; altera_avalon_sc_fifo                         ; crypto_wallet ;
;          |altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|                                                                     ; 10 (10)     ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 6 (6)            ; |crypto_wallet_top|crypto_wallet:wallet_cpu_inst|crypto_wallet_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                                                                                             ; altera_avalon_sc_fifo                         ; crypto_wallet ;
;          |altera_avalon_sc_fifo:epcs_flash_controller_epcs_control_port_agent_rsp_fifo|                                                 ; 5 (5)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 2 (2)            ; |crypto_wallet_top|crypto_wallet:wallet_cpu_inst|crypto_wallet_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_epcs_control_port_agent_rsp_fifo                                                                                                                                                                                                                         ; altera_avalon_sc_fifo                         ; crypto_wallet ;
;          |altera_avalon_sc_fifo:led_po_avalon_parallel_port_slave_agent_rsp_fifo|                                                       ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 2 (2)            ; |crypto_wallet_top|crypto_wallet:wallet_cpu_inst|crypto_wallet_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_po_avalon_parallel_port_slave_agent_rsp_fifo                                                                                                                                                                                                                               ; altera_avalon_sc_fifo                         ; crypto_wallet ;
;          |altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|                                                                              ; 185 (185)   ; 170 (170)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 13 (13)      ; 66 (66)           ; 106 (106)        ; |crypto_wallet_top|crypto_wallet:wallet_cpu_inst|crypto_wallet_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo                                                                                                                                                                                                                                                      ; altera_avalon_sc_fifo                         ; crypto_wallet ;
;          |altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|                                                                                ; 75 (75)     ; 64 (64)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (11)      ; 7 (7)             ; 57 (57)          ; |crypto_wallet_top|crypto_wallet:wallet_cpu_inst|crypto_wallet_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo                                                                                                                                                                                                                                                        ; altera_avalon_sc_fifo                         ; crypto_wallet ;
;          |altera_avalon_sc_fifo:switch_pi_avalon_parallel_port_slave_agent_rsp_fifo|                                                    ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 2 (2)            ; |crypto_wallet_top|crypto_wallet:wallet_cpu_inst|crypto_wallet_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_pi_avalon_parallel_port_slave_agent_rsp_fifo                                                                                                                                                                                                                            ; altera_avalon_sc_fifo                         ; crypto_wallet ;
;          |altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|                                                                     ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |crypto_wallet_top|crypto_wallet:wallet_cpu_inst|crypto_wallet_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo                                                                                                                                                                                                                                             ; altera_avalon_sc_fifo                         ; crypto_wallet ;
;          |altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|                                                                               ; 4 (4)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 2 (2)            ; |crypto_wallet_top|crypto_wallet:wallet_cpu_inst|crypto_wallet_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo                                                                                                                                                                                                                                                       ; altera_avalon_sc_fifo                         ; crypto_wallet ;
;          |altera_merlin_master_agent:cpu_data_master_agent|                                                                             ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |crypto_wallet_top|crypto_wallet:wallet_cpu_inst|crypto_wallet_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent                                                                                                                                                                                                                                                     ; altera_merlin_master_agent                    ; crypto_wallet ;
;          |altera_merlin_master_translator:cpu_data_master_translator|                                                                   ; 8 (8)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 3 (3)            ; |crypto_wallet_top|crypto_wallet:wallet_cpu_inst|crypto_wallet_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator                                                                                                                                                                                                                                           ; altera_merlin_master_translator               ; crypto_wallet ;
;          |altera_merlin_master_translator:cpu_instruction_master_translator|                                                            ; 4 (4)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 1 (1)            ; |crypto_wallet_top|crypto_wallet:wallet_cpu_inst|crypto_wallet_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator                                                                                                                                                                                                                                    ; altera_merlin_master_translator               ; crypto_wallet ;
;          |altera_merlin_slave_agent:cpu_debug_mem_slave_agent|                                                                          ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |crypto_wallet_top|crypto_wallet:wallet_cpu_inst|crypto_wallet_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent                                                                                                                                                                                                                                                  ; altera_merlin_slave_agent                     ; crypto_wallet ;
;          |altera_merlin_slave_agent:sdram_s1_agent|                                                                                     ; 21 (12)     ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 17 (11)      ; 0 (0)             ; 4 (1)            ; |crypto_wallet_top|crypto_wallet:wallet_cpu_inst|crypto_wallet_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent                                                                                                                                                                                                                                                             ; altera_merlin_slave_agent                     ; crypto_wallet ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 9 (9)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 3 (3)            ; |crypto_wallet_top|crypto_wallet:wallet_cpu_inst|crypto_wallet_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                               ; altera_merlin_burst_uncompressor              ; crypto_wallet ;
;          |altera_merlin_slave_agent:sysid_control_slave_agent|                                                                          ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |crypto_wallet_top|crypto_wallet:wallet_cpu_inst|crypto_wallet_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent                                                                                                                                                                                                                                                  ; altera_merlin_slave_agent                     ; crypto_wallet ;
;          |altera_merlin_slave_translator:buttons_pi_avalon_parallel_port_slave_translator|                                              ; 2 (2)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; |crypto_wallet_top|crypto_wallet:wallet_cpu_inst|crypto_wallet_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:buttons_pi_avalon_parallel_port_slave_translator                                                                                                                                                                                                                      ; altera_merlin_slave_translator                ; crypto_wallet ;
;          |altera_merlin_slave_translator:cpu_debug_mem_slave_translator|                                                                ; 33 (33)     ; 33 (33)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 33 (33)          ; |crypto_wallet_top|crypto_wallet:wallet_cpu_inst|crypto_wallet_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator                                                                                                                                                                                                                                        ; altera_merlin_slave_translator                ; crypto_wallet ;
;          |altera_merlin_slave_translator:epcs_flash_controller_epcs_control_port_translator|                                            ; 37 (37)     ; 35 (35)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 35 (35)          ; |crypto_wallet_top|crypto_wallet:wallet_cpu_inst|crypto_wallet_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:epcs_flash_controller_epcs_control_port_translator                                                                                                                                                                                                                    ; altera_merlin_slave_translator                ; crypto_wallet ;
;          |altera_merlin_slave_translator:led_po_avalon_parallel_port_slave_translator|                                                  ; 3 (3)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 1 (1)            ; |crypto_wallet_top|crypto_wallet:wallet_cpu_inst|crypto_wallet_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_po_avalon_parallel_port_slave_translator                                                                                                                                                                                                                          ; altera_merlin_slave_translator                ; crypto_wallet ;
;          |altera_merlin_slave_translator:switch_pi_avalon_parallel_port_slave_translator|                                               ; 2 (2)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; |crypto_wallet_top|crypto_wallet:wallet_cpu_inst|crypto_wallet_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switch_pi_avalon_parallel_port_slave_translator                                                                                                                                                                                                                       ; altera_merlin_slave_translator                ; crypto_wallet ;
;          |altera_merlin_slave_translator:sysid_control_slave_translator|                                                                ; 5 (5)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 4 (4)            ; |crypto_wallet_top|crypto_wallet:wallet_cpu_inst|crypto_wallet_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator                                                                                                                                                                                                                                        ; altera_merlin_slave_translator                ; crypto_wallet ;
;          |altera_merlin_slave_translator:uart_0_s1_translator|                                                                          ; 17 (17)     ; 14 (14)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 14 (14)          ; |crypto_wallet_top|crypto_wallet:wallet_cpu_inst|crypto_wallet_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator                                                                                                                                                                                                                                                  ; altera_merlin_slave_translator                ; crypto_wallet ;
;          |altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|                                                                       ; 87 (87)     ; 45 (45)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 85 (85)          ; |crypto_wallet_top|crypto_wallet:wallet_cpu_inst|crypto_wallet_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter                                                                                                                                                                                                                                               ; altera_merlin_width_adapter                   ; crypto_wallet ;
;          |altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|                                                                       ; 18 (18)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 16 (16)          ; |crypto_wallet_top|crypto_wallet:wallet_cpu_inst|crypto_wallet_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter                                                                                                                                                                                                                                               ; altera_merlin_width_adapter                   ; crypto_wallet ;
;          |crypto_wallet_mm_interconnect_0_cmd_demux:cmd_demux|                                                                          ; 16 (16)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 16 (16)      ; 0 (0)             ; 0 (0)            ; |crypto_wallet_top|crypto_wallet:wallet_cpu_inst|crypto_wallet_mm_interconnect_0:mm_interconnect_0|crypto_wallet_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                                                  ; crypto_wallet_mm_interconnect_0_cmd_demux     ; crypto_wallet ;
;          |crypto_wallet_mm_interconnect_0_cmd_demux_001:cmd_demux_001|                                                                  ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |crypto_wallet_top|crypto_wallet:wallet_cpu_inst|crypto_wallet_mm_interconnect_0:mm_interconnect_0|crypto_wallet_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                                                                                                          ; crypto_wallet_mm_interconnect_0_cmd_demux_001 ; crypto_wallet ;
;          |crypto_wallet_mm_interconnect_0_cmd_demux_001:rsp_demux_004|                                                                  ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; |crypto_wallet_top|crypto_wallet:wallet_cpu_inst|crypto_wallet_mm_interconnect_0:mm_interconnect_0|crypto_wallet_mm_interconnect_0_cmd_demux_001:rsp_demux_004                                                                                                                                                                                                                                          ; crypto_wallet_mm_interconnect_0_cmd_demux_001 ; crypto_wallet ;
;          |crypto_wallet_mm_interconnect_0_cmd_demux_001:rsp_demux_006|                                                                  ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 0 (0)            ; |crypto_wallet_top|crypto_wallet:wallet_cpu_inst|crypto_wallet_mm_interconnect_0:mm_interconnect_0|crypto_wallet_mm_interconnect_0_cmd_demux_001:rsp_demux_006                                                                                                                                                                                                                                          ; crypto_wallet_mm_interconnect_0_cmd_demux_001 ; crypto_wallet ;
;          |crypto_wallet_mm_interconnect_0_cmd_mux_004:cmd_mux_004|                                                                      ; 56 (54)     ; 5 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 51 (47)          ; |crypto_wallet_top|crypto_wallet:wallet_cpu_inst|crypto_wallet_mm_interconnect_0:mm_interconnect_0|crypto_wallet_mm_interconnect_0_cmd_mux_004:cmd_mux_004                                                                                                                                                                                                                                              ; crypto_wallet_mm_interconnect_0_cmd_mux_004   ; crypto_wallet ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; |crypto_wallet_top|crypto_wallet:wallet_cpu_inst|crypto_wallet_mm_interconnect_0:mm_interconnect_0|crypto_wallet_mm_interconnect_0_cmd_mux_004:cmd_mux_004|altera_merlin_arbitrator:arb                                                                                                                                                                                                                 ; altera_merlin_arbitrator                      ; crypto_wallet ;
;          |crypto_wallet_mm_interconnect_0_cmd_mux_004:cmd_mux_006|                                                                      ; 55 (53)     ; 5 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 47 (43)          ; |crypto_wallet_top|crypto_wallet:wallet_cpu_inst|crypto_wallet_mm_interconnect_0:mm_interconnect_0|crypto_wallet_mm_interconnect_0_cmd_mux_004:cmd_mux_006                                                                                                                                                                                                                                              ; crypto_wallet_mm_interconnect_0_cmd_mux_004   ; crypto_wallet ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; |crypto_wallet_top|crypto_wallet:wallet_cpu_inst|crypto_wallet_mm_interconnect_0:mm_interconnect_0|crypto_wallet_mm_interconnect_0_cmd_mux_004:cmd_mux_006|altera_merlin_arbitrator:arb                                                                                                                                                                                                                 ; altera_merlin_arbitrator                      ; crypto_wallet ;
;          |crypto_wallet_mm_interconnect_0_router:router|                                                                                ; 16 (16)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 16 (16)      ; 0 (0)             ; 0 (0)            ; |crypto_wallet_top|crypto_wallet:wallet_cpu_inst|crypto_wallet_mm_interconnect_0:mm_interconnect_0|crypto_wallet_mm_interconnect_0_router:router                                                                                                                                                                                                                                                        ; crypto_wallet_mm_interconnect_0_router        ; crypto_wallet ;
;          |crypto_wallet_mm_interconnect_0_router_001:router_001|                                                                        ; 5 (5)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 0 (0)            ; |crypto_wallet_top|crypto_wallet:wallet_cpu_inst|crypto_wallet_mm_interconnect_0:mm_interconnect_0|crypto_wallet_mm_interconnect_0_router_001:router_001                                                                                                                                                                                                                                                ; crypto_wallet_mm_interconnect_0_router_001    ; crypto_wallet ;
;          |crypto_wallet_mm_interconnect_0_rsp_mux:rsp_mux|                                                                              ; 71 (71)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 38 (38)      ; 0 (0)             ; 33 (33)          ; |crypto_wallet_top|crypto_wallet:wallet_cpu_inst|crypto_wallet_mm_interconnect_0:mm_interconnect_0|crypto_wallet_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                                      ; crypto_wallet_mm_interconnect_0_rsp_mux       ; crypto_wallet ;
;          |crypto_wallet_mm_interconnect_0_rsp_mux_001:rsp_mux_001|                                                                      ; 12 (12)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (12)      ; 0 (0)             ; 0 (0)            ; |crypto_wallet_top|crypto_wallet:wallet_cpu_inst|crypto_wallet_mm_interconnect_0:mm_interconnect_0|crypto_wallet_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                                                                                                              ; crypto_wallet_mm_interconnect_0_rsp_mux_001   ; crypto_wallet ;
;       |crypto_wallet_sdram:sdram|                                                                                                       ; 361 (242)   ; 211 (121)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 150 (138)    ; 43 (1)            ; 168 (82)         ; |crypto_wallet_top|crypto_wallet:wallet_cpu_inst|crypto_wallet_sdram:sdram                                                                                                                                                                                                                                                                                                                              ; crypto_wallet_sdram                           ; crypto_wallet ;
;          |crypto_wallet_sdram_input_efifo_module:the_crypto_wallet_sdram_input_efifo_module|                                            ; 143 (143)   ; 90 (90)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (12)      ; 42 (42)           ; 89 (89)          ; |crypto_wallet_top|crypto_wallet:wallet_cpu_inst|crypto_wallet_sdram:sdram|crypto_wallet_sdram_input_efifo_module:the_crypto_wallet_sdram_input_efifo_module                                                                                                                                                                                                                                            ; crypto_wallet_sdram_input_efifo_module        ; crypto_wallet ;
;       |crypto_wallet_switch_pi:switch_pi|                                                                                               ; 9 (9)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 4 (4)             ; 4 (4)            ; |crypto_wallet_top|crypto_wallet:wallet_cpu_inst|crypto_wallet_switch_pi:switch_pi                                                                                                                                                                                                                                                                                                                      ; crypto_wallet_switch_pi                       ; crypto_wallet ;
;       |crypto_wallet_uart_0:uart_0|                                                                                                     ; 135 (0)     ; 90 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 45 (0)       ; 13 (0)            ; 77 (0)           ; |crypto_wallet_top|crypto_wallet:wallet_cpu_inst|crypto_wallet_uart_0:uart_0                                                                                                                                                                                                                                                                                                                            ; crypto_wallet_uart_0                          ; crypto_wallet ;
;          |crypto_wallet_uart_0_regs:the_crypto_wallet_uart_0_regs|                                                                      ; 52 (52)     ; 29 (29)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 16 (16)      ; 12 (12)           ; 24 (24)          ; |crypto_wallet_top|crypto_wallet:wallet_cpu_inst|crypto_wallet_uart_0:uart_0|crypto_wallet_uart_0_regs:the_crypto_wallet_uart_0_regs                                                                                                                                                                                                                                                                    ; crypto_wallet_uart_0_regs                     ; crypto_wallet ;
;          |crypto_wallet_uart_0_rx:the_crypto_wallet_uart_0_rx|                                                                          ; 56 (54)     ; 37 (35)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 19 (19)      ; 1 (1)             ; 36 (35)          ; |crypto_wallet_top|crypto_wallet:wallet_cpu_inst|crypto_wallet_uart_0:uart_0|crypto_wallet_uart_0_rx:the_crypto_wallet_uart_0_rx                                                                                                                                                                                                                                                                        ; crypto_wallet_uart_0_rx                       ; crypto_wallet ;
;             |altera_std_synchronizer:the_altera_std_synchronizer|                                                                       ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |crypto_wallet_top|crypto_wallet:wallet_cpu_inst|crypto_wallet_uart_0:uart_0|crypto_wallet_uart_0_rx:the_crypto_wallet_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                                                                                                                                    ; altera_std_synchronizer                       ; work          ;
;          |crypto_wallet_uart_0_tx:the_crypto_wallet_uart_0_tx|                                                                          ; 34 (34)     ; 24 (24)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (10)      ; 0 (0)             ; 24 (24)          ; |crypto_wallet_top|crypto_wallet:wallet_cpu_inst|crypto_wallet_uart_0:uart_0|crypto_wallet_uart_0_tx:the_crypto_wallet_uart_0_tx                                                                                                                                                                                                                                                                        ; crypto_wallet_uart_0_tx                       ; crypto_wallet ;
;    |sld_hub:auto_hub|                                                                                                                   ; 137 (1)     ; 77 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 60 (1)       ; 16 (0)            ; 61 (0)           ; |crypto_wallet_top|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                                     ; sld_hub                                       ; altera_sld    ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 136 (0)     ; 77 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 59 (0)       ; 16 (0)            ; 61 (0)           ; |crypto_wallet_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                                                                     ; alt_sld_fab_with_jtag_input                   ; altera_sld    ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 136 (0)     ; 77 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 59 (0)       ; 16 (0)            ; 61 (0)           ; |crypto_wallet_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                                                                  ; alt_sld_fab                                   ; alt_sld_fab   ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 136 (6)     ; 77 (5)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 59 (1)       ; 16 (3)            ; 61 (0)           ; |crypto_wallet_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                                              ; alt_sld_fab_alt_sld_fab                       ; alt_sld_fab   ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 132 (0)     ; 72 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 58 (0)       ; 13 (0)            ; 61 (0)           ; |crypto_wallet_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                                                  ; alt_sld_fab_alt_sld_fab_sldfabric             ; alt_sld_fab   ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 132 (91)    ; 72 (44)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 58 (45)      ; 13 (12)           ; 61 (35)          ; |crypto_wallet_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                                                     ; sld_jtag_hub                                  ; work          ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 21 (21)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (12)      ; 0 (0)             ; 9 (9)            ; |crypto_wallet_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                                             ; sld_rom_sr                                    ; work          ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 20 (20)     ; 19 (19)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 18 (18)          ; |crypto_wallet_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm                                           ; sld_shadow_jsm                                ; altera_sld    ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------+---------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                                    ;
+---------------+----------+---------------+---------------+-----------------------+----------+----------+
; Name          ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO      ; TCOE     ;
+---------------+----------+---------------+---------------+-----------------------+----------+----------+
; LED[0]        ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; LED[1]        ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; LED[2]        ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; LED[3]        ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; LED[4]        ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; LED[5]        ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; LED[6]        ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; LED[7]        ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; DRAM_ADDR[0]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_ADDR[1]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_ADDR[2]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_ADDR[3]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_ADDR[4]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_ADDR[5]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_ADDR[6]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_ADDR[7]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_ADDR[8]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_ADDR[9]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_ADDR[10] ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_ADDR[11] ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_ADDR[12] ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_BA[0]    ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_BA[1]    ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_CAS_N    ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_CKE      ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; DRAM_CLK      ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; DRAM_CS_N     ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_DQM[0]   ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_DQM[1]   ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_RAS_N    ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_WE_N     ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; EPCS_ASDO     ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; EPCS_DCLK     ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; EPCS_NCSO     ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; I2C_SCLK      ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; ADC_CS_N      ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; ADC_SADDR     ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; ADC_SCLK      ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; ADC_SDAT      ; Input    ; --            ; --            ; --                    ; --       ; --       ;
; GPIO2_IN[0]   ; Input    ; --            ; --            ; --                    ; --       ; --       ;
; GPIO2_IN[1]   ; Input    ; --            ; --            ; --                    ; --       ; --       ;
; GPIO2_IN[2]   ; Input    ; --            ; --            ; --                    ; --       ; --       ;
; gpio0_IN[0]   ; Input    ; --            ; --            ; --                    ; --       ; --       ;
; gpio0_IN[1]   ; Input    ; --            ; --            ; --                    ; --       ; --       ;
; gpio1_IN[0]   ; Input    ; --            ; --            ; --                    ; --       ; --       ;
; gpio1_IN[1]   ; Input    ; --            ; --            ; --                    ; --       ; --       ;
; I2C_SDAT      ; Bidir    ; --            ; --            ; --                    ; --       ; --       ;
; GPIO2[0]      ; Bidir    ; --            ; --            ; --                    ; --       ; --       ;
; GPIO2[1]      ; Bidir    ; --            ; --            ; --                    ; --       ; --       ;
; GPIO2[2]      ; Bidir    ; --            ; --            ; --                    ; --       ; --       ;
; GPIO2[3]      ; Bidir    ; --            ; --            ; --                    ; --       ; --       ;
; GPIO2[4]      ; Bidir    ; --            ; --            ; --                    ; --       ; --       ;
; GPIO2[5]      ; Bidir    ; --            ; --            ; --                    ; --       ; --       ;
; GPIO2[6]      ; Bidir    ; --            ; --            ; --                    ; --       ; --       ;
; GPIO2[7]      ; Bidir    ; --            ; --            ; --                    ; --       ; --       ;
; GPIO2[8]      ; Bidir    ; --            ; --            ; --                    ; --       ; --       ;
; GPIO2[9]      ; Bidir    ; --            ; --            ; --                    ; --       ; --       ;
; GPIO2[10]     ; Bidir    ; --            ; --            ; --                    ; --       ; --       ;
; GPIO2[11]     ; Bidir    ; --            ; --            ; --                    ; --       ; --       ;
; GPIO2[12]     ; Bidir    ; --            ; --            ; --                    ; --       ; --       ;
; gpio0[0]      ; Bidir    ; --            ; --            ; --                    ; --       ; --       ;
; gpio0[1]      ; Bidir    ; --            ; --            ; --                    ; --       ; --       ;
; gpio0[2]      ; Bidir    ; --            ; --            ; --                    ; --       ; --       ;
; gpio0[3]      ; Bidir    ; --            ; --            ; --                    ; --       ; --       ;
; gpio0[4]      ; Bidir    ; --            ; --            ; --                    ; --       ; --       ;
; gpio0[5]      ; Bidir    ; --            ; --            ; --                    ; --       ; --       ;
; gpio0[6]      ; Bidir    ; --            ; --            ; --                    ; --       ; --       ;
; gpio0[7]      ; Bidir    ; --            ; --            ; --                    ; --       ; --       ;
; gpio0[8]      ; Bidir    ; --            ; --            ; --                    ; --       ; --       ;
; gpio0[9]      ; Bidir    ; --            ; --            ; --                    ; --       ; --       ;
; gpio0[10]     ; Bidir    ; --            ; --            ; --                    ; --       ; --       ;
; gpio0[11]     ; Bidir    ; --            ; --            ; --                    ; --       ; --       ;
; gpio0[12]     ; Bidir    ; --            ; --            ; --                    ; --       ; --       ;
; gpio0[13]     ; Bidir    ; --            ; --            ; --                    ; --       ; --       ;
; gpio0[14]     ; Bidir    ; --            ; --            ; --                    ; --       ; --       ;
; gpio0[15]     ; Bidir    ; --            ; --            ; --                    ; --       ; --       ;
; gpio0[16]     ; Bidir    ; --            ; --            ; --                    ; --       ; --       ;
; gpio0[17]     ; Bidir    ; --            ; --            ; --                    ; --       ; --       ;
; gpio0[18]     ; Bidir    ; --            ; --            ; --                    ; --       ; --       ;
; gpio0[19]     ; Bidir    ; --            ; --            ; --                    ; --       ; --       ;
; gpio0[20]     ; Bidir    ; --            ; --            ; --                    ; --       ; --       ;
; gpio0[21]     ; Bidir    ; --            ; --            ; --                    ; --       ; --       ;
; gpio0[22]     ; Bidir    ; --            ; --            ; --                    ; --       ; --       ;
; gpio0[23]     ; Bidir    ; --            ; --            ; --                    ; --       ; --       ;
; gpio0[24]     ; Bidir    ; --            ; --            ; --                    ; --       ; --       ;
; gpio0[25]     ; Bidir    ; --            ; --            ; --                    ; --       ; --       ;
; gpio0[26]     ; Bidir    ; --            ; --            ; --                    ; --       ; --       ;
; gpio0[27]     ; Bidir    ; --            ; --            ; --                    ; --       ; --       ;
; gpio0[28]     ; Bidir    ; --            ; --            ; --                    ; --       ; --       ;
; gpio0[29]     ; Bidir    ; --            ; --            ; --                    ; --       ; --       ;
; gpio0[30]     ; Bidir    ; --            ; --            ; --                    ; --       ; --       ;
; gpio0[31]     ; Bidir    ; --            ; --            ; --                    ; --       ; --       ;
; gpio0[32]     ; Bidir    ; --            ; --            ; --                    ; --       ; --       ;
; gpio0[33]     ; Bidir    ; --            ; --            ; --                    ; --       ; --       ;
; gpio1[0]      ; Bidir    ; --            ; --            ; --                    ; --       ; --       ;
; gpio1[1]      ; Bidir    ; --            ; --            ; --                    ; --       ; --       ;
; gpio1[2]      ; Bidir    ; --            ; --            ; --                    ; --       ; --       ;
; gpio1[3]      ; Bidir    ; --            ; --            ; --                    ; --       ; --       ;
; gpio1[4]      ; Bidir    ; --            ; --            ; --                    ; --       ; --       ;
; gpio1[5]      ; Bidir    ; --            ; --            ; --                    ; --       ; --       ;
; gpio1[6]      ; Bidir    ; --            ; --            ; --                    ; --       ; --       ;
; gpio1[7]      ; Bidir    ; --            ; --            ; --                    ; --       ; --       ;
; gpio1[8]      ; Bidir    ; --            ; --            ; --                    ; --       ; --       ;
; gpio1[9]      ; Bidir    ; --            ; --            ; --                    ; --       ; --       ;
; gpio1[10]     ; Bidir    ; --            ; --            ; --                    ; --       ; --       ;
; gpio1[11]     ; Bidir    ; --            ; --            ; --                    ; --       ; --       ;
; gpio1[12]     ; Bidir    ; --            ; --            ; --                    ; --       ; --       ;
; gpio1[13]     ; Bidir    ; --            ; --            ; --                    ; --       ; --       ;
; gpio1[14]     ; Bidir    ; --            ; --            ; --                    ; --       ; --       ;
; gpio1[15]     ; Bidir    ; --            ; --            ; --                    ; --       ; --       ;
; gpio1[16]     ; Bidir    ; --            ; --            ; --                    ; --       ; --       ;
; gpio1[17]     ; Bidir    ; --            ; --            ; --                    ; --       ; --       ;
; gpio1[18]     ; Bidir    ; --            ; --            ; --                    ; --       ; --       ;
; gpio1[19]     ; Bidir    ; --            ; --            ; --                    ; --       ; --       ;
; gpio1[20]     ; Bidir    ; --            ; --            ; --                    ; --       ; --       ;
; gpio1[21]     ; Bidir    ; --            ; --            ; --                    ; --       ; --       ;
; gpio1[22]     ; Bidir    ; --            ; --            ; --                    ; --       ; --       ;
; gpio1[23]     ; Bidir    ; --            ; --            ; --                    ; --       ; --       ;
; gpio1[24]     ; Bidir    ; --            ; --            ; --                    ; --       ; --       ;
; gpio1[25]     ; Bidir    ; --            ; --            ; --                    ; --       ; --       ;
; gpio1[26]     ; Bidir    ; --            ; --            ; --                    ; --       ; --       ;
; gpio1[27]     ; Bidir    ; --            ; --            ; --                    ; --       ; --       ;
; gpio1[28]     ; Bidir    ; --            ; --            ; --                    ; --       ; --       ;
; gpio1[29]     ; Bidir    ; --            ; --            ; --                    ; --       ; --       ;
; gpio1[30]     ; Bidir    ; --            ; --            ; --                    ; --       ; --       ;
; gpio1[31]     ; Bidir    ; --            ; --            ; --                    ; --       ; --       ;
; gpio1[32]     ; Bidir    ; --            ; --            ; --                    ; --       ; --       ;
; gpio1[33]     ; Bidir    ; --            ; --            ; --                    ; --       ; --       ;
; DRAM_DQ[0]    ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[1]    ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[2]    ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[3]    ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[4]    ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[5]    ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[6]    ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[7]    ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[8]    ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[9]    ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[10]   ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[11]   ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[12]   ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[13]   ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[14]   ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[15]   ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; CLOCK_50      ; Input    ; (0) 0 ps      ; --            ; --                    ; --       ; --       ;
; SW[2]         ; Input    ; (0) 0 ps      ; --            ; --                    ; --       ; --       ;
; SW[0]         ; Input    ; (0) 0 ps      ; --            ; --                    ; --       ; --       ;
; KEY[0]        ; Input    ; (6) 1314 ps   ; --            ; --                    ; --       ; --       ;
; SW[1]         ; Input    ; (0) 0 ps      ; --            ; --                    ; --       ; --       ;
; KEY[1]        ; Input    ; (0) 0 ps      ; --            ; --                    ; --       ; --       ;
; SW[3]         ; Input    ; (0) 0 ps      ; --            ; --                    ; --       ; --       ;
; EPCS_DATA0    ; Input    ; --            ; (6) 1314 ps   ; --                    ; --       ; --       ;
+---------------+----------+---------------+---------------+-----------------------+----------+----------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                                                                                                              ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                                                                                                           ; Pad To Core Index ; Setting ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; ADC_SDAT                                                                                                                                                                                      ;                   ;         ;
; GPIO2_IN[0]                                                                                                                                                                                   ;                   ;         ;
; GPIO2_IN[1]                                                                                                                                                                                   ;                   ;         ;
; GPIO2_IN[2]                                                                                                                                                                                   ;                   ;         ;
; gpio0_IN[0]                                                                                                                                                                                   ;                   ;         ;
; gpio0_IN[1]                                                                                                                                                                                   ;                   ;         ;
; gpio1_IN[0]                                                                                                                                                                                   ;                   ;         ;
; gpio1_IN[1]                                                                                                                                                                                   ;                   ;         ;
; I2C_SDAT                                                                                                                                                                                      ;                   ;         ;
; GPIO2[0]                                                                                                                                                                                      ;                   ;         ;
; GPIO2[1]                                                                                                                                                                                      ;                   ;         ;
; GPIO2[2]                                                                                                                                                                                      ;                   ;         ;
; GPIO2[3]                                                                                                                                                                                      ;                   ;         ;
; GPIO2[4]                                                                                                                                                                                      ;                   ;         ;
; GPIO2[5]                                                                                                                                                                                      ;                   ;         ;
; GPIO2[6]                                                                                                                                                                                      ;                   ;         ;
; GPIO2[7]                                                                                                                                                                                      ;                   ;         ;
; GPIO2[8]                                                                                                                                                                                      ;                   ;         ;
; GPIO2[9]                                                                                                                                                                                      ;                   ;         ;
; GPIO2[10]                                                                                                                                                                                     ;                   ;         ;
; GPIO2[11]                                                                                                                                                                                     ;                   ;         ;
; GPIO2[12]                                                                                                                                                                                     ;                   ;         ;
; gpio0[0]                                                                                                                                                                                      ;                   ;         ;
; gpio0[1]                                                                                                                                                                                      ;                   ;         ;
; gpio0[2]                                                                                                                                                                                      ;                   ;         ;
; gpio0[3]                                                                                                                                                                                      ;                   ;         ;
; gpio0[4]                                                                                                                                                                                      ;                   ;         ;
; gpio0[5]                                                                                                                                                                                      ;                   ;         ;
; gpio0[6]                                                                                                                                                                                      ;                   ;         ;
; gpio0[7]                                                                                                                                                                                      ;                   ;         ;
; gpio0[8]                                                                                                                                                                                      ;                   ;         ;
; gpio0[9]                                                                                                                                                                                      ;                   ;         ;
; gpio0[10]                                                                                                                                                                                     ;                   ;         ;
; gpio0[11]                                                                                                                                                                                     ;                   ;         ;
; gpio0[12]                                                                                                                                                                                     ;                   ;         ;
; gpio0[13]                                                                                                                                                                                     ;                   ;         ;
; gpio0[14]                                                                                                                                                                                     ;                   ;         ;
; gpio0[15]                                                                                                                                                                                     ;                   ;         ;
; gpio0[16]                                                                                                                                                                                     ;                   ;         ;
; gpio0[17]                                                                                                                                                                                     ;                   ;         ;
; gpio0[18]                                                                                                                                                                                     ;                   ;         ;
; gpio0[19]                                                                                                                                                                                     ;                   ;         ;
; gpio0[20]                                                                                                                                                                                     ;                   ;         ;
; gpio0[21]                                                                                                                                                                                     ;                   ;         ;
; gpio0[22]                                                                                                                                                                                     ;                   ;         ;
; gpio0[23]                                                                                                                                                                                     ;                   ;         ;
; gpio0[24]                                                                                                                                                                                     ;                   ;         ;
; gpio0[25]                                                                                                                                                                                     ;                   ;         ;
; gpio0[26]                                                                                                                                                                                     ;                   ;         ;
; gpio0[27]                                                                                                                                                                                     ;                   ;         ;
; gpio0[28]                                                                                                                                                                                     ;                   ;         ;
; gpio0[29]                                                                                                                                                                                     ;                   ;         ;
; gpio0[30]                                                                                                                                                                                     ;                   ;         ;
; gpio0[31]                                                                                                                                                                                     ;                   ;         ;
; gpio0[32]                                                                                                                                                                                     ;                   ;         ;
; gpio0[33]                                                                                                                                                                                     ;                   ;         ;
; gpio1[0]                                                                                                                                                                                      ;                   ;         ;
; gpio1[1]                                                                                                                                                                                      ;                   ;         ;
; gpio1[2]                                                                                                                                                                                      ;                   ;         ;
; gpio1[3]                                                                                                                                                                                      ;                   ;         ;
; gpio1[4]                                                                                                                                                                                      ;                   ;         ;
; gpio1[5]                                                                                                                                                                                      ;                   ;         ;
; gpio1[6]                                                                                                                                                                                      ;                   ;         ;
; gpio1[7]                                                                                                                                                                                      ;                   ;         ;
; gpio1[8]                                                                                                                                                                                      ;                   ;         ;
; gpio1[9]                                                                                                                                                                                      ;                   ;         ;
; gpio1[10]                                                                                                                                                                                     ;                   ;         ;
; gpio1[11]                                                                                                                                                                                     ;                   ;         ;
; gpio1[12]                                                                                                                                                                                     ;                   ;         ;
; gpio1[13]                                                                                                                                                                                     ;                   ;         ;
; gpio1[14]                                                                                                                                                                                     ;                   ;         ;
; gpio1[15]                                                                                                                                                                                     ;                   ;         ;
; gpio1[16]                                                                                                                                                                                     ;                   ;         ;
; gpio1[17]                                                                                                                                                                                     ;                   ;         ;
; gpio1[18]                                                                                                                                                                                     ;                   ;         ;
; gpio1[19]                                                                                                                                                                                     ;                   ;         ;
; gpio1[20]                                                                                                                                                                                     ;                   ;         ;
; gpio1[21]                                                                                                                                                                                     ;                   ;         ;
; gpio1[22]                                                                                                                                                                                     ;                   ;         ;
; gpio1[23]                                                                                                                                                                                     ;                   ;         ;
; gpio1[24]                                                                                                                                                                                     ;                   ;         ;
; gpio1[25]                                                                                                                                                                                     ;                   ;         ;
; gpio1[26]                                                                                                                                                                                     ;                   ;         ;
; gpio1[27]                                                                                                                                                                                     ;                   ;         ;
; gpio1[28]                                                                                                                                                                                     ;                   ;         ;
; gpio1[29]                                                                                                                                                                                     ;                   ;         ;
; gpio1[30]                                                                                                                                                                                     ;                   ;         ;
; gpio1[31]                                                                                                                                                                                     ;                   ;         ;
; gpio1[32]                                                                                                                                                                                     ;                   ;         ;
; gpio1[33]                                                                                                                                                                                     ;                   ;         ;
; DRAM_DQ[0]                                                                                                                                                                                    ;                   ;         ;
; DRAM_DQ[1]                                                                                                                                                                                    ;                   ;         ;
; DRAM_DQ[2]                                                                                                                                                                                    ;                   ;         ;
; DRAM_DQ[3]                                                                                                                                                                                    ;                   ;         ;
; DRAM_DQ[4]                                                                                                                                                                                    ;                   ;         ;
; DRAM_DQ[5]                                                                                                                                                                                    ;                   ;         ;
; DRAM_DQ[6]                                                                                                                                                                                    ;                   ;         ;
; DRAM_DQ[7]                                                                                                                                                                                    ;                   ;         ;
; DRAM_DQ[8]                                                                                                                                                                                    ;                   ;         ;
; DRAM_DQ[9]                                                                                                                                                                                    ;                   ;         ;
; DRAM_DQ[10]                                                                                                                                                                                   ;                   ;         ;
; DRAM_DQ[11]                                                                                                                                                                                   ;                   ;         ;
; DRAM_DQ[12]                                                                                                                                                                                   ;                   ;         ;
; DRAM_DQ[13]                                                                                                                                                                                   ;                   ;         ;
; DRAM_DQ[14]                                                                                                                                                                                   ;                   ;         ;
; DRAM_DQ[15]                                                                                                                                                                                   ;                   ;         ;
; CLOCK_50                                                                                                                                                                                      ;                   ;         ;
; SW[2]                                                                                                                                                                                         ;                   ;         ;
; SW[0]                                                                                                                                                                                         ;                   ;         ;
; KEY[0]                                                                                                                                                                                        ;                   ;         ;
;      - crypto_wallet:wallet_cpu_inst|crypto_wallet_buttons_pi:buttons_pi|data_in[0]~0                                                                                                         ; 0                 ; 6       ;
; SW[1]                                                                                                                                                                                         ;                   ;         ;
; KEY[1]                                                                                                                                                                                        ;                   ;         ;
; SW[3]                                                                                                                                                                                         ;                   ;         ;
; EPCS_DATA0                                                                                                                                                                                    ;                   ;         ;
;      - crypto_wallet:wallet_cpu_inst|crypto_wallet_epcs_flash_controller:epcs_flash_controller|crypto_wallet_epcs_flash_controller_sub:the_crypto_wallet_epcs_flash_controller_sub|MISO_reg~0 ; 1                 ; 6       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+---------+---------------------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                        ; Location              ; Fan-Out ; Usage                                 ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+---------+---------------------------------------+--------+----------------------+------------------+---------------------------+
; CLOCK_50                                                                                                                                                                                                                                                                                                                                                    ; PIN_R8                ; 1511    ; Clock                                 ; yes    ; Global Clock         ; GCLK18           ; --                        ;
; altera_internal_jtag~TCKUTAP                                                                                                                                                                                                                                                                                                                                ; JTAG_X1_Y17_N0        ; 124     ; Clock                                 ; yes    ; Global Clock         ; GCLK3            ; --                        ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                                                                                                                                                                                                ; JTAG_X1_Y17_N0        ; 23      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; crypto_wallet:wallet_cpu_inst|altera_reset_controller:rst_controller|r_early_rst                                                                                                                                                                                                                                                                            ; FF_X20_Y17_N17        ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; crypto_wallet:wallet_cpu_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                                                                                                             ; FF_X20_Y17_N9         ; 35      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; crypto_wallet:wallet_cpu_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                                                                                                             ; FF_X20_Y17_N9         ; 950     ; Async. clear, Async. load             ; yes    ; Global Clock         ; GCLK0            ; --                        ;
; crypto_wallet:wallet_cpu_inst|crypto_wallet_buttons_pi:buttons_pi|readdata[1]~1                                                                                                                                                                                                                                                                             ; LCCOMB_X25_Y15_N14    ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; crypto_wallet:wallet_cpu_inst|crypto_wallet_cpu:cpu|crypto_wallet_cpu_cpu:cpu|D_ctrl_mem8~1                                                                                                                                                                                                                                                                 ; LCCOMB_X28_Y18_N2     ; 12      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; crypto_wallet:wallet_cpu_inst|crypto_wallet_cpu:cpu|crypto_wallet_cpu_cpu:cpu|D_iw[2]                                                                                                                                                                                                                                                                       ; FF_X27_Y20_N17        ; 26      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; crypto_wallet:wallet_cpu_inst|crypto_wallet_cpu:cpu|crypto_wallet_cpu_cpu:cpu|E_alu_result~0                                                                                                                                                                                                                                                                ; LCCOMB_X29_Y21_N8     ; 62      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; crypto_wallet:wallet_cpu_inst|crypto_wallet_cpu:cpu|crypto_wallet_cpu_cpu:cpu|E_new_inst                                                                                                                                                                                                                                                                    ; FF_X29_Y20_N3         ; 42      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; crypto_wallet:wallet_cpu_inst|crypto_wallet_cpu:cpu|crypto_wallet_cpu_cpu:cpu|E_valid_from_R                                                                                                                                                                                                                                                                ; FF_X30_Y24_N17        ; 17      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; crypto_wallet:wallet_cpu_inst|crypto_wallet_cpu:cpu|crypto_wallet_cpu_cpu:cpu|F_valid~0                                                                                                                                                                                                                                                                     ; LCCOMB_X25_Y19_N0     ; 34      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; crypto_wallet:wallet_cpu_inst|crypto_wallet_cpu:cpu|crypto_wallet_cpu_cpu:cpu|R_ctrl_hi_imm16                                                                                                                                                                                                                                                               ; FF_X27_Y22_N1         ; 18      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; crypto_wallet:wallet_cpu_inst|crypto_wallet_cpu:cpu|crypto_wallet_cpu_cpu:cpu|R_ctrl_shift_rot                                                                                                                                                                                                                                                              ; FF_X32_Y24_N27        ; 33      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; crypto_wallet:wallet_cpu_inst|crypto_wallet_cpu:cpu|crypto_wallet_cpu_cpu:cpu|R_src1~15                                                                                                                                                                                                                                                                     ; LCCOMB_X30_Y24_N14    ; 32      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; crypto_wallet:wallet_cpu_inst|crypto_wallet_cpu:cpu|crypto_wallet_cpu_cpu:cpu|R_src2_hi~0                                                                                                                                                                                                                                                                   ; LCCOMB_X29_Y20_N30    ; 15      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; crypto_wallet:wallet_cpu_inst|crypto_wallet_cpu:cpu|crypto_wallet_cpu_cpu:cpu|W_ienable_reg_nxt~0                                                                                                                                                                                                                                                           ; LCCOMB_X29_Y21_N12    ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; crypto_wallet:wallet_cpu_inst|crypto_wallet_cpu:cpu|crypto_wallet_cpu_cpu:cpu|W_rf_wren                                                                                                                                                                                                                                                                     ; LCCOMB_X28_Y22_N8     ; 2       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; crypto_wallet:wallet_cpu_inst|crypto_wallet_cpu:cpu|crypto_wallet_cpu_cpu:cpu|W_valid                                                                                                                                                                                                                                                                       ; FF_X30_Y24_N31        ; 28      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; crypto_wallet:wallet_cpu_inst|crypto_wallet_cpu:cpu|crypto_wallet_cpu_cpu:cpu|av_ld_byte0_data[4]~0                                                                                                                                                                                                                                                         ; LCCOMB_X28_Y19_N8     ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; crypto_wallet:wallet_cpu_inst|crypto_wallet_cpu:cpu|crypto_wallet_cpu_cpu:cpu|av_ld_byte1_data_en~0                                                                                                                                                                                                                                                         ; LCCOMB_X28_Y18_N4     ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; crypto_wallet:wallet_cpu_inst|crypto_wallet_cpu:cpu|crypto_wallet_cpu_cpu:cpu|av_ld_rshift8~1                                                                                                                                                                                                                                                               ; LCCOMB_X28_Y19_N20    ; 30      ; Clock enable, Sync. load              ; no     ; --                   ; --               ; --                        ;
; crypto_wallet:wallet_cpu_inst|crypto_wallet_cpu:cpu|crypto_wallet_cpu_cpu:cpu|crypto_wallet_cpu_cpu_nios2_oci:the_crypto_wallet_cpu_cpu_nios2_oci|address[8]                                                                                                                                                                                                ; FF_X23_Y19_N19        ; 36      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; crypto_wallet:wallet_cpu_inst|crypto_wallet_cpu:cpu|crypto_wallet_cpu_cpu:cpu|crypto_wallet_cpu_cpu_nios2_oci:the_crypto_wallet_cpu_cpu_nios2_oci|crypto_wallet_cpu_cpu_debug_slave_wrapper:the_crypto_wallet_cpu_cpu_debug_slave_wrapper|crypto_wallet_cpu_cpu_debug_slave_sysclk:the_crypto_wallet_cpu_cpu_debug_slave_sysclk|jxuir                       ; FF_X19_Y19_N27        ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; crypto_wallet:wallet_cpu_inst|crypto_wallet_cpu:cpu|crypto_wallet_cpu_cpu:cpu|crypto_wallet_cpu_cpu_nios2_oci:the_crypto_wallet_cpu_cpu_nios2_oci|crypto_wallet_cpu_cpu_debug_slave_wrapper:the_crypto_wallet_cpu_cpu_debug_slave_wrapper|crypto_wallet_cpu_cpu_debug_slave_sysclk:the_crypto_wallet_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a        ; LCCOMB_X18_Y19_N26    ; 5       ; Clock enable, Sync. load              ; no     ; --                   ; --               ; --                        ;
; crypto_wallet:wallet_cpu_inst|crypto_wallet_cpu:cpu|crypto_wallet_cpu_cpu:cpu|crypto_wallet_cpu_cpu_nios2_oci:the_crypto_wallet_cpu_cpu_nios2_oci|crypto_wallet_cpu_cpu_debug_slave_wrapper:the_crypto_wallet_cpu_cpu_debug_slave_wrapper|crypto_wallet_cpu_cpu_debug_slave_sysclk:the_crypto_wallet_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~0      ; LCCOMB_X20_Y19_N18    ; 14      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; crypto_wallet:wallet_cpu_inst|crypto_wallet_cpu:cpu|crypto_wallet_cpu_cpu:cpu|crypto_wallet_cpu_cpu_nios2_oci:the_crypto_wallet_cpu_cpu_nios2_oci|crypto_wallet_cpu_cpu_debug_slave_wrapper:the_crypto_wallet_cpu_cpu_debug_slave_wrapper|crypto_wallet_cpu_cpu_debug_slave_sysclk:the_crypto_wallet_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b        ; LCCOMB_X20_Y19_N16    ; 36      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; crypto_wallet:wallet_cpu_inst|crypto_wallet_cpu:cpu|crypto_wallet_cpu_cpu:cpu|crypto_wallet_cpu_cpu_nios2_oci:the_crypto_wallet_cpu_cpu_nios2_oci|crypto_wallet_cpu_cpu_debug_slave_wrapper:the_crypto_wallet_cpu_cpu_debug_slave_wrapper|crypto_wallet_cpu_cpu_debug_slave_sysclk:the_crypto_wallet_cpu_cpu_debug_slave_sysclk|update_jdo_strobe           ; FF_X12_Y19_N1         ; 39      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; crypto_wallet:wallet_cpu_inst|crypto_wallet_cpu:cpu|crypto_wallet_cpu_cpu:cpu|crypto_wallet_cpu_cpu_nios2_oci:the_crypto_wallet_cpu_cpu_nios2_oci|crypto_wallet_cpu_cpu_debug_slave_wrapper:the_crypto_wallet_cpu_cpu_debug_slave_wrapper|crypto_wallet_cpu_cpu_debug_slave_tck:the_crypto_wallet_cpu_cpu_debug_slave_tck|sr[17]~28                         ; LCCOMB_X15_Y19_N24    ; 18      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; crypto_wallet:wallet_cpu_inst|crypto_wallet_cpu:cpu|crypto_wallet_cpu_cpu:cpu|crypto_wallet_cpu_cpu_nios2_oci:the_crypto_wallet_cpu_cpu_nios2_oci|crypto_wallet_cpu_cpu_debug_slave_wrapper:the_crypto_wallet_cpu_cpu_debug_slave_wrapper|crypto_wallet_cpu_cpu_debug_slave_tck:the_crypto_wallet_cpu_cpu_debug_slave_tck|sr[37]~21                         ; LCCOMB_X15_Y19_N28    ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; crypto_wallet:wallet_cpu_inst|crypto_wallet_cpu:cpu|crypto_wallet_cpu_cpu:cpu|crypto_wallet_cpu_cpu_nios2_oci:the_crypto_wallet_cpu_cpu_nios2_oci|crypto_wallet_cpu_cpu_debug_slave_wrapper:the_crypto_wallet_cpu_cpu_debug_slave_wrapper|crypto_wallet_cpu_cpu_debug_slave_tck:the_crypto_wallet_cpu_cpu_debug_slave_tck|sr[6]~13                          ; LCCOMB_X15_Y19_N12    ; 13      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; crypto_wallet:wallet_cpu_inst|crypto_wallet_cpu:cpu|crypto_wallet_cpu_cpu:cpu|crypto_wallet_cpu_cpu_nios2_oci:the_crypto_wallet_cpu_cpu_nios2_oci|crypto_wallet_cpu_cpu_debug_slave_wrapper:the_crypto_wallet_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:crypto_wallet_cpu_cpu_debug_slave_phy|virtual_state_sdr~0                                  ; LCCOMB_X15_Y19_N18    ; 39      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; crypto_wallet:wallet_cpu_inst|crypto_wallet_cpu:cpu|crypto_wallet_cpu_cpu:cpu|crypto_wallet_cpu_cpu_nios2_oci:the_crypto_wallet_cpu_cpu_nios2_oci|crypto_wallet_cpu_cpu_debug_slave_wrapper:the_crypto_wallet_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:crypto_wallet_cpu_cpu_debug_slave_phy|virtual_state_uir~0                                  ; LCCOMB_X15_Y19_N30    ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; crypto_wallet:wallet_cpu_inst|crypto_wallet_cpu:cpu|crypto_wallet_cpu_cpu:cpu|crypto_wallet_cpu_cpu_nios2_oci:the_crypto_wallet_cpu_cpu_nios2_oci|crypto_wallet_cpu_cpu_nios2_avalon_reg:the_crypto_wallet_cpu_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0                                                                                         ; LCCOMB_X23_Y19_N0     ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; crypto_wallet:wallet_cpu_inst|crypto_wallet_cpu:cpu|crypto_wallet_cpu_cpu:cpu|crypto_wallet_cpu_cpu_nios2_oci:the_crypto_wallet_cpu_cpu_nios2_oci|crypto_wallet_cpu_cpu_nios2_oci_break:the_crypto_wallet_cpu_cpu_nios2_oci_break|break_readreg[27]~1                                                                                                       ; LCCOMB_X19_Y19_N6     ; 61      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; crypto_wallet:wallet_cpu_inst|crypto_wallet_cpu:cpu|crypto_wallet_cpu_cpu:cpu|crypto_wallet_cpu_cpu_nios2_oci:the_crypto_wallet_cpu_cpu_nios2_oci|crypto_wallet_cpu_cpu_nios2_oci_debug:the_crypto_wallet_cpu_cpu_nios2_oci_debug|resetrequest                                                                                                              ; FF_X18_Y21_N3         ; 3       ; Async. clear                          ; yes    ; Global Clock         ; GCLK10           ; --                        ;
; crypto_wallet:wallet_cpu_inst|crypto_wallet_cpu:cpu|crypto_wallet_cpu_cpu:cpu|crypto_wallet_cpu_cpu_nios2_oci:the_crypto_wallet_cpu_cpu_nios2_oci|crypto_wallet_cpu_cpu_nios2_ocimem:the_crypto_wallet_cpu_cpu_nios2_ocimem|MonDReg[0]~12                                                                                                                   ; LCCOMB_X19_Y19_N24    ; 30      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; crypto_wallet:wallet_cpu_inst|crypto_wallet_cpu:cpu|crypto_wallet_cpu_cpu:cpu|crypto_wallet_cpu_cpu_nios2_oci:the_crypto_wallet_cpu_cpu_nios2_oci|crypto_wallet_cpu_cpu_nios2_ocimem:the_crypto_wallet_cpu_cpu_nios2_ocimem|MonDReg[25]~16                                                                                                                  ; LCCOMB_X19_Y19_N14    ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; crypto_wallet:wallet_cpu_inst|crypto_wallet_cpu:cpu|crypto_wallet_cpu_cpu:cpu|crypto_wallet_cpu_cpu_nios2_oci:the_crypto_wallet_cpu_cpu_nios2_oci|crypto_wallet_cpu_cpu_nios2_ocimem:the_crypto_wallet_cpu_cpu_nios2_ocimem|ociram_reset_req                                                                                                                ; LCCOMB_X23_Y20_N2     ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; crypto_wallet:wallet_cpu_inst|crypto_wallet_cpu:cpu|crypto_wallet_cpu_cpu:cpu|crypto_wallet_cpu_cpu_nios2_oci:the_crypto_wallet_cpu_cpu_nios2_oci|crypto_wallet_cpu_cpu_nios2_ocimem:the_crypto_wallet_cpu_cpu_nios2_ocimem|ociram_wr_en~1                                                                                                                  ; LCCOMB_X23_Y17_N24    ; 2       ; Read enable, Write enable             ; no     ; --                   ; --               ; --                        ;
; crypto_wallet:wallet_cpu_inst|crypto_wallet_epcs_flash_controller:epcs_flash_controller|crypto_wallet_epcs_flash_controller_sub:the_crypto_wallet_epcs_flash_controller_sub|always11~0                                                                                                                                                                      ; LCCOMB_X27_Y21_N28    ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; crypto_wallet:wallet_cpu_inst|crypto_wallet_epcs_flash_controller:epcs_flash_controller|crypto_wallet_epcs_flash_controller_sub:the_crypto_wallet_epcs_flash_controller_sub|always6~0                                                                                                                                                                       ; LCCOMB_X29_Y17_N18    ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; crypto_wallet:wallet_cpu_inst|crypto_wallet_epcs_flash_controller:epcs_flash_controller|crypto_wallet_epcs_flash_controller_sub:the_crypto_wallet_epcs_flash_controller_sub|control_wr_strobe                                                                                                                                                               ; LCCOMB_X26_Y14_N26    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; crypto_wallet:wallet_cpu_inst|crypto_wallet_epcs_flash_controller:epcs_flash_controller|crypto_wallet_epcs_flash_controller_sub:the_crypto_wallet_epcs_flash_controller_sub|endofpacketvalue_wr_strobe                                                                                                                                                      ; LCCOMB_X26_Y14_N28    ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; crypto_wallet:wallet_cpu_inst|crypto_wallet_epcs_flash_controller:epcs_flash_controller|crypto_wallet_epcs_flash_controller_sub:the_crypto_wallet_epcs_flash_controller_sub|rx_holding_reg[0]~0                                                                                                                                                             ; LCCOMB_X27_Y21_N6     ; 11      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; crypto_wallet:wallet_cpu_inst|crypto_wallet_epcs_flash_controller:epcs_flash_controller|crypto_wallet_epcs_flash_controller_sub:the_crypto_wallet_epcs_flash_controller_sub|shift_reg[1]~1                                                                                                                                                                  ; LCCOMB_X27_Y21_N0     ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; crypto_wallet:wallet_cpu_inst|crypto_wallet_epcs_flash_controller:epcs_flash_controller|crypto_wallet_epcs_flash_controller_sub:the_crypto_wallet_epcs_flash_controller_sub|slaveselect_wr_strobe~0                                                                                                                                                         ; LCCOMB_X26_Y14_N8     ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; crypto_wallet:wallet_cpu_inst|crypto_wallet_epcs_flash_controller:epcs_flash_controller|crypto_wallet_epcs_flash_controller_sub:the_crypto_wallet_epcs_flash_controller_sub|write_tx_holding                                                                                                                                                                ; LCCOMB_X28_Y17_N0     ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; crypto_wallet:wallet_cpu_inst|crypto_wallet_led_po:led_po|data[3]~3                                                                                                                                                                                                                                                                                         ; LCCOMB_X24_Y21_N24    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; crypto_wallet:wallet_cpu_inst|crypto_wallet_led_po:led_po|readdata[0]~1                                                                                                                                                                                                                                                                                     ; LCCOMB_X24_Y21_N14    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; crypto_wallet:wallet_cpu_inst|crypto_wallet_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem_used[1]~0                                                                                                                                                                                                      ; LCCOMB_X24_Y17_N26    ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; crypto_wallet:wallet_cpu_inst|crypto_wallet_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|internal_out_ready~0                                                                                                                                                                                                        ; LCCOMB_X10_Y11_N22    ; 20      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; crypto_wallet:wallet_cpu_inst|crypto_wallet_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~208                                                                                                                                                                                                                     ; LCCOMB_X9_Y11_N22     ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; crypto_wallet:wallet_cpu_inst|crypto_wallet_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~209                                                                                                                                                                                                                     ; LCCOMB_X9_Y11_N0      ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; crypto_wallet:wallet_cpu_inst|crypto_wallet_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~210                                                                                                                                                                                                                     ; LCCOMB_X9_Y11_N26     ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; crypto_wallet:wallet_cpu_inst|crypto_wallet_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~211                                                                                                                                                                                                                     ; LCCOMB_X9_Y11_N28     ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; crypto_wallet:wallet_cpu_inst|crypto_wallet_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~212                                                                                                                                                                                                                     ; LCCOMB_X9_Y11_N30     ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; crypto_wallet:wallet_cpu_inst|crypto_wallet_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~213                                                                                                                                                                                                                     ; LCCOMB_X9_Y11_N16     ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; crypto_wallet:wallet_cpu_inst|crypto_wallet_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~214                                                                                                                                                                                                                     ; LCCOMB_X9_Y11_N10     ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; crypto_wallet:wallet_cpu_inst|crypto_wallet_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~215                                                                                                                                                                                                                     ; LCCOMB_X9_Y11_N4      ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; crypto_wallet:wallet_cpu_inst|crypto_wallet_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|write                                                                                                                                                                                                                       ; LCCOMB_X10_Y11_N12    ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; crypto_wallet:wallet_cpu_inst|crypto_wallet_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                     ; LCCOMB_X17_Y13_N0     ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; crypto_wallet:wallet_cpu_inst|crypto_wallet_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|always1~0                                                                                                                                                                                                                     ; LCCOMB_X19_Y13_N30    ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; crypto_wallet:wallet_cpu_inst|crypto_wallet_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|always2~0                                                                                                                                                                                                                     ; LCCOMB_X18_Y13_N26    ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; crypto_wallet:wallet_cpu_inst|crypto_wallet_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|always3~0                                                                                                                                                                                                                     ; LCCOMB_X18_Y13_N6     ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; crypto_wallet:wallet_cpu_inst|crypto_wallet_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|always4~0                                                                                                                                                                                                                     ; LCCOMB_X19_Y12_N6     ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; crypto_wallet:wallet_cpu_inst|crypto_wallet_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|always5~0                                                                                                                                                                                                                     ; LCCOMB_X19_Y12_N24    ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; crypto_wallet:wallet_cpu_inst|crypto_wallet_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|always6~0                                                                                                                                                                                                                     ; LCCOMB_X19_Y12_N18    ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; crypto_wallet:wallet_cpu_inst|crypto_wallet_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[6]~4                                                                                                                                                                                                                 ; LCCOMB_X19_Y12_N14    ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; crypto_wallet:wallet_cpu_inst|crypto_wallet_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|comb~0                                                                                                                                                                                                                             ; LCCOMB_X15_Y12_N0     ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; crypto_wallet:wallet_cpu_inst|crypto_wallet_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|rp_valid                                                                                                                                                                                                                           ; LCCOMB_X10_Y11_N4     ; 23      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; crypto_wallet:wallet_cpu_inst|crypto_wallet_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|data_reg[7]~0                                                                                                                                                                                                        ; LCCOMB_X23_Y8_N18     ; 41      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; crypto_wallet:wallet_cpu_inst|crypto_wallet_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|use_reg                                                                                                                                                                                                              ; FF_X23_Y12_N7         ; 77      ; Clock enable, Sync. clear, Sync. load ; no     ; --                   ; --               ; --                        ;
; crypto_wallet:wallet_cpu_inst|crypto_wallet_mm_interconnect_0:mm_interconnect_0|crypto_wallet_mm_interconnect_0_cmd_mux_004:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                  ; LCCOMB_X23_Y17_N8     ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; crypto_wallet:wallet_cpu_inst|crypto_wallet_mm_interconnect_0:mm_interconnect_0|crypto_wallet_mm_interconnect_0_cmd_mux_004:cmd_mux_004|update_grant~1                                                                                                                                                                                                      ; LCCOMB_X23_Y17_N4     ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; crypto_wallet:wallet_cpu_inst|crypto_wallet_mm_interconnect_0:mm_interconnect_0|crypto_wallet_mm_interconnect_0_cmd_mux_004:cmd_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                  ; LCCOMB_X24_Y12_N20    ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; crypto_wallet:wallet_cpu_inst|crypto_wallet_mm_interconnect_0:mm_interconnect_0|crypto_wallet_mm_interconnect_0_cmd_mux_004:cmd_mux_006|update_grant~0                                                                                                                                                                                                      ; LCCOMB_X24_Y12_N18    ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; crypto_wallet:wallet_cpu_inst|crypto_wallet_sdram:sdram|Selector27~6                                                                                                                                                                                                                                                                                        ; LCCOMB_X15_Y8_N30     ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; crypto_wallet:wallet_cpu_inst|crypto_wallet_sdram:sdram|Selector34~5                                                                                                                                                                                                                                                                                        ; LCCOMB_X17_Y9_N8      ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; crypto_wallet:wallet_cpu_inst|crypto_wallet_sdram:sdram|WideOr16~0                                                                                                                                                                                                                                                                                          ; LCCOMB_X14_Y8_N16     ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; crypto_wallet:wallet_cpu_inst|crypto_wallet_sdram:sdram|active_rnw~3                                                                                                                                                                                                                                                                                        ; LCCOMB_X23_Y9_N18     ; 43      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; crypto_wallet:wallet_cpu_inst|crypto_wallet_sdram:sdram|crypto_wallet_sdram_input_efifo_module:the_crypto_wallet_sdram_input_efifo_module|entry_0[42]~2                                                                                                                                                                                                     ; LCCOMB_X24_Y8_N26     ; 43      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; crypto_wallet:wallet_cpu_inst|crypto_wallet_sdram:sdram|crypto_wallet_sdram_input_efifo_module:the_crypto_wallet_sdram_input_efifo_module|entry_1[42]~2                                                                                                                                                                                                     ; LCCOMB_X24_Y8_N24     ; 43      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; crypto_wallet:wallet_cpu_inst|crypto_wallet_sdram:sdram|m_addr[1]~4                                                                                                                                                                                                                                                                                         ; LCCOMB_X16_Y5_N4      ; 13      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; crypto_wallet:wallet_cpu_inst|crypto_wallet_sdram:sdram|m_state.000000010                                                                                                                                                                                                                                                                                   ; FF_X15_Y8_N17         ; 32      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; crypto_wallet:wallet_cpu_inst|crypto_wallet_sdram:sdram|m_state.000010000                                                                                                                                                                                                                                                                                   ; FF_X12_Y7_N9          ; 43      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; crypto_wallet:wallet_cpu_inst|crypto_wallet_sdram:sdram|m_state.001000000                                                                                                                                                                                                                                                                                   ; FF_X16_Y5_N9          ; 21      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; crypto_wallet:wallet_cpu_inst|crypto_wallet_sdram:sdram|oe                                                                                                                                                                                                                                                                                                  ; DDIOOECELL_X0_Y23_N19 ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; crypto_wallet:wallet_cpu_inst|crypto_wallet_sdram:sdram|oe~_Duplicate_1                                                                                                                                                                                                                                                                                     ; DDIOOECELL_X0_Y23_N26 ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; crypto_wallet:wallet_cpu_inst|crypto_wallet_sdram:sdram|oe~_Duplicate_10                                                                                                                                                                                                                                                                                    ; DDIOOECELL_X1_Y0_N5   ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; crypto_wallet:wallet_cpu_inst|crypto_wallet_sdram:sdram|oe~_Duplicate_11                                                                                                                                                                                                                                                                                    ; DDIOOECELL_X1_Y0_N12  ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; crypto_wallet:wallet_cpu_inst|crypto_wallet_sdram:sdram|oe~_Duplicate_12                                                                                                                                                                                                                                                                                    ; DDIOOECELL_X14_Y0_N26 ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; crypto_wallet:wallet_cpu_inst|crypto_wallet_sdram:sdram|oe~_Duplicate_13                                                                                                                                                                                                                                                                                    ; DDIOOECELL_X1_Y0_N19  ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; crypto_wallet:wallet_cpu_inst|crypto_wallet_sdram:sdram|oe~_Duplicate_14                                                                                                                                                                                                                                                                                    ; DDIOOECELL_X1_Y0_N26  ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; crypto_wallet:wallet_cpu_inst|crypto_wallet_sdram:sdram|oe~_Duplicate_15                                                                                                                                                                                                                                                                                    ; DDIOOECELL_X0_Y12_N12 ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; crypto_wallet:wallet_cpu_inst|crypto_wallet_sdram:sdram|oe~_Duplicate_2                                                                                                                                                                                                                                                                                     ; DDIOOECELL_X18_Y0_N12 ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; crypto_wallet:wallet_cpu_inst|crypto_wallet_sdram:sdram|oe~_Duplicate_3                                                                                                                                                                                                                                                                                     ; DDIOOECELL_X0_Y7_N12  ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; crypto_wallet:wallet_cpu_inst|crypto_wallet_sdram:sdram|oe~_Duplicate_4                                                                                                                                                                                                                                                                                     ; DDIOOECELL_X0_Y12_N5  ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; crypto_wallet:wallet_cpu_inst|crypto_wallet_sdram:sdram|oe~_Duplicate_5                                                                                                                                                                                                                                                                                     ; DDIOOECELL_X0_Y15_N5  ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; crypto_wallet:wallet_cpu_inst|crypto_wallet_sdram:sdram|oe~_Duplicate_6                                                                                                                                                                                                                                                                                     ; DDIOOECELL_X0_Y15_N12 ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; crypto_wallet:wallet_cpu_inst|crypto_wallet_sdram:sdram|oe~_Duplicate_7                                                                                                                                                                                                                                                                                     ; DDIOOECELL_X16_Y0_N19 ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; crypto_wallet:wallet_cpu_inst|crypto_wallet_sdram:sdram|oe~_Duplicate_8                                                                                                                                                                                                                                                                                     ; DDIOOECELL_X5_Y0_N19  ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; crypto_wallet:wallet_cpu_inst|crypto_wallet_sdram:sdram|oe~_Duplicate_9                                                                                                                                                                                                                                                                                     ; DDIOOECELL_X3_Y0_N5   ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; crypto_wallet:wallet_cpu_inst|crypto_wallet_switch_pi:switch_pi|readdata[0]~1                                                                                                                                                                                                                                                                               ; LCCOMB_X28_Y16_N22    ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; crypto_wallet:wallet_cpu_inst|crypto_wallet_uart_0:uart_0|crypto_wallet_uart_0_regs:the_crypto_wallet_uart_0_regs|control_wr_strobe                                                                                                                                                                                                                         ; LCCOMB_X20_Y15_N28    ; 10      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; crypto_wallet:wallet_cpu_inst|crypto_wallet_uart_0:uart_0|crypto_wallet_uart_0_rx:the_crypto_wallet_uart_0_rx|got_new_char                                                                                                                                                                                                                                  ; LCCOMB_X15_Y15_N4     ; 10      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; crypto_wallet:wallet_cpu_inst|crypto_wallet_uart_0:uart_0|crypto_wallet_uart_0_rx:the_crypto_wallet_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[3]~0                                                                                                                                                                                      ; LCCOMB_X7_Y8_N18      ; 10      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; crypto_wallet:wallet_cpu_inst|crypto_wallet_uart_0:uart_0|crypto_wallet_uart_0_tx:the_crypto_wallet_uart_0_tx|always4~0                                                                                                                                                                                                                                     ; LCCOMB_X16_Y15_N8     ; 9       ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; crypto_wallet:wallet_cpu_inst|crypto_wallet_uart_0:uart_0|crypto_wallet_uart_0_tx:the_crypto_wallet_uart_0_tx|tx_wr_strobe_onset~0                                                                                                                                                                                                                          ; LCCOMB_X20_Y15_N22    ; 10      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; crypto_wallet:wallet_cpu_inst|crypto_wallet_uart_0:uart_0|crypto_wallet_uart_0_tx:the_crypto_wallet_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[5]~1                                                                                                                                                                               ; LCCOMB_X17_Y15_N14    ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                    ; FF_X11_Y18_N21        ; 12      ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0                         ; LCCOMB_X11_Y20_N12    ; 4       ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena                           ; LCCOMB_X11_Y20_N26    ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0                         ; LCCOMB_X15_Y20_N2     ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1            ; LCCOMB_X14_Y20_N4     ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0                            ; LCCOMB_X11_Y18_N24    ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~15                             ; LCCOMB_X15_Y20_N12    ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~10              ; LCCOMB_X11_Y20_N28    ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~9               ; LCCOMB_X10_Y20_N30    ; 5       ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0                       ; LCCOMB_X11_Y18_N28    ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]~15      ; LCCOMB_X11_Y20_N18    ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3]~22 ; LCCOMB_X12_Y18_N22    ; 5       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3]~23 ; LCCOMB_X11_Y18_N6     ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]         ; FF_X11_Y19_N23        ; 15      ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]        ; FF_X11_Y19_N11        ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0                  ; LCCOMB_X11_Y19_N14    ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                        ; FF_X12_Y20_N17        ; 28      ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]~0                                                                                                      ; LCCOMB_X11_Y20_N0     ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+---------+---------------------------------------+--------+----------------------+------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                                                                                                                                                                            ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                           ; Location       ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; CLOCK_50                                                                                                                                                                                                                                       ; PIN_R8         ; 1511    ; 0                                    ; Global Clock         ; GCLK18           ; --                        ;
; altera_internal_jtag~TCKUTAP                                                                                                                                                                                                                   ; JTAG_X1_Y17_N0 ; 124     ; 0                                    ; Global Clock         ; GCLK3            ; --                        ;
; crypto_wallet:wallet_cpu_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                ; FF_X20_Y17_N9  ; 950     ; 0                                    ; Global Clock         ; GCLK0            ; --                        ;
; crypto_wallet:wallet_cpu_inst|crypto_wallet_cpu:cpu|crypto_wallet_cpu_cpu:cpu|crypto_wallet_cpu_cpu_nios2_oci:the_crypto_wallet_cpu_cpu_nios2_oci|crypto_wallet_cpu_cpu_nios2_oci_debug:the_crypto_wallet_cpu_cpu_nios2_oci_debug|resetrequest ; FF_X18_Y21_N3  ; 3       ; 0                                    ; Global Clock         ; GCLK10           ; --                        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+--------------------------------------------------+----------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
; Name                                                                                                                                                                                                                                                                                                                                                                           ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M9Ks ; MIF                                              ; Location       ; Mixed Width RDW Mode ; Port A RDW Mode        ; Port B RDW Mode        ; ECC Mode ; ECC Pipeline Registers ; Fits in MLABs ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+--------------------------------------------------+----------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
; crypto_wallet:wallet_cpu_inst|crypto_wallet_cpu:cpu|crypto_wallet_cpu_cpu:cpu|crypto_wallet_cpu_cpu_nios2_oci:the_crypto_wallet_cpu_cpu_nios2_oci|crypto_wallet_cpu_cpu_nios2_ocimem:the_crypto_wallet_cpu_cpu_nios2_ocimem|crypto_wallet_cpu_cpu_ociram_sp_ram_module:crypto_wallet_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; Single Clock ; 256          ; 32           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 8192 ; 256                         ; 32                          ; --                          ; --                          ; 8192                ; 1    ; None                                             ; M9K_X22_Y20_N0 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; crypto_wallet:wallet_cpu_inst|crypto_wallet_cpu:cpu|crypto_wallet_cpu_cpu:cpu|crypto_wallet_cpu_cpu_register_bank_a_module:crypto_wallet_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ALTSYNCRAM                                                                                                                                           ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024 ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1    ; None                                             ; M9K_X33_Y20_N0 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; crypto_wallet:wallet_cpu_inst|crypto_wallet_cpu:cpu|crypto_wallet_cpu_cpu:cpu|crypto_wallet_cpu_cpu_register_bank_b_module:crypto_wallet_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ALTSYNCRAM                                                                                                                                           ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024 ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1    ; None                                             ; M9K_X33_Y18_N0 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; crypto_wallet:wallet_cpu_inst|crypto_wallet_epcs_flash_controller:epcs_flash_controller|altsyncram:the_boot_copier_rom|altsyncram_ep61:auto_generated|ALTSYNCRAM                                                                                                                                                                                                               ; AUTO ; ROM              ; Single Clock ; 256          ; 32           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 8192 ; 256                         ; 32                          ; --                          ; --                          ; 8192                ; 1    ; crypto_wallet_epcs_flash_controller_boot_rom.hex ; M9K_X22_Y18_N0 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+--------------------------------------------------+----------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |crypto_wallet_top|crypto_wallet:wallet_cpu_inst|crypto_wallet_epcs_flash_controller:epcs_flash_controller|altsyncram:the_boot_copier_rom|altsyncram_ep61:auto_generated|ALTSYNCRAM                                                                              ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(00000000000000010111000000111010) (270072) (94266) (1703A)    ;(00000100110000000000000001110100) (460000164) (79691892) (4C00074)   ;(10011000000000010100100000111010) (1664917238) (-1744746438) (-6-7-15-14-11-7-12-6)   ;(10011100111111111111100000000100) (2142447170) (-1660946428) (-6-3000-7-15-12)   ;(10011000001111111111110100011110) (1682449602) (-1740636898) (-6-7-1200-2-14-2)   ;(00000000000000000010000000111010) (20072) (8250) (203A)   ;(00000000001011101110000000111010) (13560072) (3072058) (2EE03A)   ;(00000000000000001001010000000110) (112006) (37894) (9406)   ;
;8;(00000001011111111111111111000100) (137777704) (25165764) (17FFFC4)    ;(00000000001011101110000000111010) (13560072) (3072058) (2EE03A)   ;(00000000000000000111101000000110) (75006) (31238) (7A06)   ;(00110000000001111000100000111010) (1706736776) (805799994) (3007883A)   ;(00000000001011101110000000111010) (13560072) (3072058) (2EE03A)   ;(00000000000000000111011100000110) (73406) (30470) (7706)   ;(00110000000010011000100000111010) (1707336776) (805931066) (3009883A)   ;(00011000000000000000010000100110) (-1294965250) (402654246) (18000426)   ;
;16;(00011001011111111111111100100110) (-1157189850) (427818790) (197FFF26)    ;(00000000001011101110000000111010) (13560072) (3072058) (2EE03A)   ;(00000000000000000000100000000110) (4006) (2054) (806)   ;(00000000001111111111010100000110) (17772406) (4191494) (3FF506)   ;(00000000001011101110000000111010) (13560072) (3072058) (2EE03A)   ;(00000000000000000010100100000110) (24406) (10502) (2906)   ;(00100000001111101110100000111010) (-277403224) (540993594) (203EE83A)   ;(00000000001111111111111100000110) (17777406) (4194054) (3FFF06)   ;
;24;(00000000001011101110000000111010) (13560072) (3072058) (2EE03A)    ;(00000000000000000010010100000110) (22406) (9478) (2506)   ;(00000000001111111111111100000110) (17777406) (4194054) (3FFF06)   ;(10111101110000000000000100000100) (1929706274) (-1111490300) (-4-2-3-15-15-14-15-12)   ;(00011001000001111000100000111010) (-1193263224) (419924026) (1907883A)   ;(00011000111111111111111111000100) (-1217189592) (419430340) (18FFFFC4)   ;(10010010010000000000001000110111) (884674233) (-1841298889) (-6-13-11-15-15-13-12-9)   ;(01001010010000000001000000001100) (-927473634) (1245712396) (4A40100C)   ;
;32;(01001000001111111111110100100110) (-1129707202) (1212153126) (483FFD26)    ;(10010000000000000000000100110101) (664673631) (-1879047883) (-6-15-15-15-15-14-12-11)   ;(10010010010000000000001000110111) (884674233) (-1841298889) (-6-13-11-15-15-13-12-9)   ;(01001010010000000010000000001100) (-927463634) (1245716492) (4A40200C)   ;(01001000001111111111110100100110) (-1129707202) (1212153126) (483FFD26)   ;(10010010010000000000000000110111) (884673233) (-1841299401) (-6-13-11-15-15-15-12-9)   ;(10010000000000000000000100110101) (664673631) (-1879047883) (-6-15-15-15-15-14-12-11)   ;(00100010010000000000000000100101) (-74967251) (574619685) (22400025)   ;
;40;(00100001000000000000000001000100) (-194967192) (553648196) (21000044)    ;(00100000111111111111100000011110) (-217193260) (553646110) (20FFF81E)   ;(10010010010000000000001000110111) (884674233) (-1841298889) (-6-13-11-15-15-13-12-9)   ;(01001010010000000010000000001100) (-927463634) (1245716492) (4A40200C)   ;(01001000001111111111110100100110) (-1129707202) (1212153126) (483FFD26)   ;(10010010010000000000000000110111) (884673233) (-1841299401) (-6-13-11-15-15-15-12-9)   ;(00100010010000000000000000100101) (-74967251) (574619685) (22400025)   ;(10111000000000000110100000111010) (1369769942) (-1207932870) (-4-7-15-15-9-7-12-6)   ;
;48;(10111000001011011000100000111010) (1383009942) (-1204975558) (-4-7-13-2-7-7-12-6)    ;(00000000001011101110000000111010) (13560072) (3072058) (2EE03A)   ;(00000000000000000001111100000110) (17406) (7942) (1F06)   ;(00000011000000010000000000000100) (300200004) (50397188) (3010004)   ;(10010011000000000000001100110101) (964674631) (-1828715723) (-6-12-15-15-15-12-12-11)   ;(10101000000000000000010100100110) (-630291684) (-1476393690) (-5-7-15-15-15-10-13-10)   ;(00000010110000000000000011000100) (260000304) (46137540) (2C000C4)   ;(00000000001011101110000000111010) (13560072) (3072058) (2EE03A)   ;
;56;(00000000000000000101100100000110) (54406) (22790) (5906)    ;(00010000000101111000100000111010) (2005704072) (269977658) (1017883A)   ;(00000000000000000000001000000110) (1006) (518) (206)   ;(00000010110000001100000000110100) (260140064) (46186548) (2C0C034)   ;(01011000100101101011000000111010) (898046424) (1486270522) (5896B03A)   ;(10110000001011111000100000111010) (383409942) (-1339062214) (-4-15-130-7-7-12-6)   ;(00000000000000000100011100000110) (43406) (18182) (4706)   ;(10111101100000000000000100000100) (1909706274) (-1115684604) (-4-2-7-15-15-14-15-12)   ;
;64;(10010011000000000000001000110111) (964674233) (-1828715977) (-6-12-15-15-15-13-12-9)    ;(01100011000000000000100000001100) (-2142446930) (1660946444) (6300080C)   ;(01100000001111111111110100100110) (1870292798) (1614806310) (603FFD26)   ;(10010000000000000000001100110101) (664674631) (-1879047371) (-6-15-15-15-15-12-12-11)   ;(10101000000000000000110000100110) (-630288084) (-1476391898) (-5-7-15-15-15-3-13-10)   ;(00000011000000010000000000000100) (300200004) (50397188) (3010004)   ;(10010011000000000000001100110101) (964674631) (-1828715723) (-6-12-15-15-15-12-12-11)   ;(00000010110000000000000110000100) (260000604) (46137732) (2C00184)   ;
;72;(00000000001011101110000000111010) (13560072) (3072058) (2EE03A)    ;(00000000000000000100100000000110) (44006) (18438) (4806)   ;(10010000000000000000001100110101) (664674631) (-1879047371) (-6-15-15-15-15-12-12-11)   ;(00000011000000010000000000000100) (300200004) (50397188) (3010004)   ;(10010011000000000000001100110101) (964674631) (-1828715723) (-6-12-15-15-15-12-12-11)   ;(00000010110000000011101001000100) (260035104) (46152260) (2C03A44)   ;(00000000001011101110000000111010) (13560072) (3072058) (2EE03A)   ;(00000000000000000100001000000110) (41006) (16902) (4206)   ;
;80;(10010000000000000000001100110101) (664674631) (-1879047371) (-6-15-15-15-15-12-12-11)    ;(10110000000000000110100000111010) (369769942) (-1342150598) (-4-15-15-15-9-7-12-6)   ;(10111010000000000000000100000100) (1569706274) (-1174404860) (-4-5-15-15-15-14-15-12)   ;(00000000001010111000100000111010) (12704072) (2852922) (2B883A)   ;(00000011000000010000000000000100) (300200004) (50397188) (3010004)   ;(10010011000000000000001100110101) (964674631) (-1828715723) (-6-12-15-15-15-12-12-11)   ;(00000010110000000010011111000100) (260023704) (46147524) (2C027C4)   ;(00000000001011101110000000111010) (13560072) (3072058) (2EE03A)   ;
;88;(00000000000000000011100100000110) (34406) (14598) (3906)    ;(00000000000101111000100000111010) (5704072) (1542202) (17883A)   ;(00000000001011101110000000111010) (13560072) (3072058) (2EE03A)   ;(00000000000000000011011000000110) (33006) (13830) (3606)   ;(00000000001000111000100000111010) (10704072) (2328634) (23883A)   ;(00000010110000000000000001000100) (260000104) (46137412) (2C00044)   ;(01010010110101101100000000111010) (118056424) (1389805626) (52D6C03A)   ;(01011000000000000000001100100110) (852517798) (1476395814) (58000326)   ;
;96;(00000010110000000011101111000100) (260035704) (46152644) (2C03BC4)    ;(01010010110101110000000000111010) (118116424) (1389822010) (52D7003A)   ;(01011000000000000000001000100110) (852517398) (1476395558) (58000226)   ;(00000000000101111000100000111010) (5704072) (1542202) (17883A)   ;(00000100010000000000000001000100) (420000104) (71303236) (4400044)   ;(00000000001011101110000000111010) (13560072) (3072058) (2EE03A)   ;(00000000000000000010101100000110) (25406) (11014) (2B06)   ;(00000000001011101110000000111010) (13560072) (3072058) (2EE03A)   ;
;104;(00000000000000000010100100000110) (24406) (10502) (2906)    ;(10010000000000000000001100110101) (664674631) (-1879047371) (-6-15-15-15-15-12-12-11)   ;(01010010100000000000011001101000) (92519502) (1384121960) (52800668)   ;(01010000000000000001100000100110) (-147469602) (1342183462) (50001826)   ;(00000101010000000000000001000100) (520000104) (88080452) (5400044)   ;(10001000000000000000110100011110) (-335320398) (-2013262562) (-7-7-15-15-15-2-14-2)   ;(00000011000000010000000000000100) (300200004) (50397188) (3010004)   ;(10010011000000000000001100110101) (964674631) (-1828715723) (-6-12-15-15-15-12-12-11)   ;
;112;(00000010110000000000000110000100) (260000604) (46137732) (2C00184)    ;(00000000001011101110000000111010) (13560072) (3072058) (2EE03A)   ;(00000000000000000001111100000110) (17406) (7942) (1F06)   ;(10010000000000000000001100110101) (664674631) (-1879047371) (-6-15-15-15-15-12-12-11)   ;(00000011000000010000000000000100) (300200004) (50397188) (3010004)   ;(10010011000000000000001100110101) (964674631) (-1828715723) (-6-12-15-15-15-12-12-11)   ;(00000010110000000010110111000100) (260026704) (46149060) (2C02DC4)   ;(00000000001011101110000000111010) (13560072) (3072058) (2EE03A)   ;
;120;(00000000000000000001100100000110) (14406) (6406) (1906)    ;(10010000000000000000001100110101) (664674631) (-1879047371) (-6-15-15-15-15-12-12-11)   ;(00000000000000000000100100000110) (4406) (2310) (906)   ;(00000011000000010000000000000100) (300200004) (50397188) (3010004)   ;(10010011000000000000001100110101) (964674631) (-1828715723) (-6-12-15-15-15-12-12-11)   ;(00000010110000000000010111000100) (260002704) (46138820) (2C005C4)   ;(00000000001011101110000000111010) (13560072) (3072058) (2EE03A)   ;(00000000000000000001001000000110) (11006) (4614) (1206)   ;
;128;(00000010110000000010000000000100) (260020004) (46145540) (2C02004)    ;(00000000001011101110000000111010) (13560072) (3072058) (2EE03A)   ;(00000000000000000000111100000110) (7406) (3846) (F06)   ;(10010000000000000000001100110101) (664674631) (-1879047371) (-6-15-15-15-15-12-12-11)   ;(01000000000000000110100000111010) (-2147419576) (1073768506) (4000683A)   ;(00000000000101111000100000111010) (5704072) (1542202) (17883A)   ;(10111010000000000000000100000100) (1569706274) (-1174404860) (-4-5-15-15-15-14-15-12)   ;(00000000000011011000100000111010) (3304072) (886842) (D883A)   ;
;136;(00000101000000000000000100000100) (500000404) (83886340) (5000104)    ;(01011000000101100001001000111010) (857927424) (1477841466) (5816123A)   ;(00000000001011101110000000111010) (13560072) (3072058) (2EE03A)   ;(00000000000000000000011000000110) (3006) (1542) (606)   ;(00110010100011001011000000111010) (1948162776) (848080954) (328CB03A)   ;(00110000000011000001011000111010) (1708045776) (806098490) (300C163A)   ;(10100101001111111111111111000100) (-1112516426) (-1522532412) (-5-10-12000-3-12)   ;(10100000001111111111100100011110) (-1612519694) (-1606420194) (-5-15-1200-6-14-2)   ;
;144;(01000000000000000110100000111010) (-2147419576) (1073768506) (4000683A)    ;(00000000000101111000100000111010) (5704072) (1542202) (17883A)   ;(10111101110000000000000100000100) (1929706274) (-1111490300) (-4-2-3-15-15-14-15-12)   ;(10010010010000000000001000110111) (884674233) (-1841298889) (-6-13-11-15-15-13-12-9)   ;(01001010010000000001000000001100) (-927473634) (1245712396) (4A40100C)   ;(01001000001111111111110100100110) (-1129707202) (1212153126) (483FFD26)   ;(10010010110000000000000100110101) (924673631) (-1832910539) (-6-13-3-15-15-14-12-11)   ;(10010010010000000000001000110111) (884674233) (-1841298889) (-6-13-11-15-15-13-12-9)   ;
;152;(01001010010000000010000000001100) (-927463634) (1245716492) (4A40200C)    ;(01001000001111111111110100100110) (-1129707202) (1212153126) (483FFD26)   ;(10010010100000000000000000100011) (904673209) (-1837105117) (-6-13-7-15-15-15-13-13)   ;(10111000000000000110100000111010) (1369769942) (-1207932870) (-4-7-15-15-9-7-12-6)   ;(10111011010000000000000100000100) (1689706274) (-1153433340) (-4-4-11-15-15-14-15-12)   ;(00000000000111001110000000111010) (7160072) (1892410) (1CE03A)   ;(01110100100000001111111111010100) (-2273220) (1954611156) (7480FFD4)   ;(10010100100000000000000001000100) (1104673270) (-1803550652) (-6-11-7-15-15-15-11-12)   ;
;160;(00000000100000000000000000000100) (40000004) (8388612) (800004)    ;(00000000001011101110000000111010) (13560072) (3072058) (2EE03A)   ;(00000000001111111000110100000110) (17706406) (4164870) (3F8D06)   ;(00000100000000000000100000000100) (400004004) (67110916) (4000804)   ;(00000011100000000011111111000100) (340037704) (58736580) (3803FC4)   ;(00000000001011101110000000111010) (13560072) (3072058) (2EE03A)   ;(00000000001111111110101000000110) (17765006) (4188678) (3FEA06)   ;(01010011100000000010010000011110) (192538388) (1400906782) (5380241E)   ;
;168;(10000100001111111111111111000100) (-917549130) (-2076180540) (-7-11-12000-3-12)    ;(10000000001111111111101100011110) (-1317551398) (-2143290594) (-7-15-1200-4-14-2)   ;(00000100000000000000011001000100) (400003104) (67110468) (4000644)   ;(00000011100000000000000000000100) (340000004) (58720260) (3800004)   ;(00000000100000000000110000000100) (40006004) (8391684) (800C04)   ;(00000000001011101110000000111010) (13560072) (3072058) (2EE03A)   ;(00000000001111111001000000000110) (17710006) (4165638) (3F9006)   ;(00000000001011101110000000111010) (13560072) (3072058) (2EE03A)   ;
;176;(00000000001111110111111100000110) (17677406) (4161286) (3F7F06)    ;(00000000001011101110000000111010) (13560072) (3072058) (2EE03A)   ;(00000000001111111101111000000110) (17757006) (4185606) (3FDE06)   ;(01010010100000000000100000001100) (92520366) (1384122380) (5280080C)   ;(01010000000101001001011010111010) (-142370376) (1343526586) (501496BA)   ;(01110000000111001101000001111010) (-435300772) (1880936570) (701CD07A)   ;(01110010100111001011000000111010) (-195320872) (1922871354) (729CB03A)   ;(10000100001111111111111111000100) (-917549130) (-2076180540) (-7-11-12000-3-12)   ;
;184;(10000000001111111111100000011110) (-1317552798) (-2143291362) (-7-15-1200-7-14-2)    ;(00000100000000000000000111000100) (400000704) (67109316) (40001C4)   ;(00000000100000000000100001000100) (40004104) (8390724) (800844)   ;(00000000001011101110000000111010) (13560072) (3072058) (2EE03A)   ;(00000000001111111000001000000110) (17701006) (4162054) (3F8206)   ;(00000000001011101110000000111010) (13560072) (3072058) (2EE03A)   ;(00000000001111110111000100000110) (17670406) (4157702) (3F7106)   ;(00000000001011101110000000111010) (13560072) (3072058) (2EE03A)   ;
;192;(00000000001111111101000000000110) (17750006) (4182022) (3FD006)    ;(01010010100000000000010000001100) (92518366) (1384121356) (5280040C)   ;(01010000000101001001011011111010) (-142370276) (1343526650) (501496FA)   ;(01110000000111001101000001111010) (-435300772) (1880936570) (701CD07A)   ;(01110010100111001011000000111010) (-195320872) (1922871354) (729CB03A)   ;(10000100001111111111111111000100) (-917549130) (-2076180540) (-7-11-12000-3-12)   ;(10000000001111111111100000011110) (-1317552798) (-2143291362) (-7-15-1200-7-14-2)   ;(01110000000001011000100000111010) (-441146872) (1879410746) (7005883A)   ;
;200;(00000011101111111111111111000100) (357777704) (62914500) (3BFFFC4)    ;(00010011101111110100111000100110) (-1937320250) (331304486) (13BF4E26)   ;(00010000100000000000000111000100) (2040000704) (276824516) (108001C4)   ;(00010000000001001101000011111010) (2001150372) (268751098) (1004D0FA)   ;(00000000001011101110000000111010) (13560072) (3072058) (2EE03A)   ;(00000000001111110111000100000110) (17670406) (4157702) (3F7106)   ;(00000000001011101110000000111010) (13560072) (3072058) (2EE03A)   ;(00000000001111110110000000000110) (17660006) (4153350) (3F6006)   ;
;208;(01101000000000000110100000111010) (-1442386872) (1744857146) (6800683A)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;216;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;224;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;232;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;240;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;248;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;


+------------------------------------------------+
; Routing Usage Summary                          ;
+-----------------------+------------------------+
; Routing Resource Type ; Usage                  ;
+-----------------------+------------------------+
; Block interconnects   ; 3,823 / 71,559 ( 5 % ) ;
; C16 interconnects     ; 54 / 2,597 ( 2 % )     ;
; C4 interconnects      ; 2,309 / 46,848 ( 5 % ) ;
; Direct links          ; 498 / 71,559 ( < 1 % ) ;
; Global clocks         ; 4 / 20 ( 20 % )        ;
; Local interconnects   ; 1,204 / 24,624 ( 5 % ) ;
; R24 interconnects     ; 78 / 2,496 ( 3 % )     ;
; R4 interconnects      ; 2,880 / 62,424 ( 5 % ) ;
+-----------------------+------------------------+


+-----------------------------------------------------------------------------+
; LAB Logic Elements                                                          ;
+---------------------------------------------+-------------------------------+
; Number of Logic Elements  (Average = 12.38) ; Number of LABs  (Total = 205) ;
+---------------------------------------------+-------------------------------+
; 1                                           ; 26                            ;
; 2                                           ; 5                             ;
; 3                                           ; 2                             ;
; 4                                           ; 3                             ;
; 5                                           ; 2                             ;
; 6                                           ; 1                             ;
; 7                                           ; 2                             ;
; 8                                           ; 1                             ;
; 9                                           ; 1                             ;
; 10                                          ; 5                             ;
; 11                                          ; 7                             ;
; 12                                          ; 5                             ;
; 13                                          ; 7                             ;
; 14                                          ; 11                            ;
; 15                                          ; 27                            ;
; 16                                          ; 100                           ;
+---------------------------------------------+-------------------------------+


+--------------------------------------------------------------------+
; LAB-wide Signals                                                   ;
+------------------------------------+-------------------------------+
; LAB-wide Signals  (Average = 2.12) ; Number of LABs  (Total = 205) ;
+------------------------------------+-------------------------------+
; 1 Async. clear                     ; 122                           ;
; 1 Clock                            ; 181                           ;
; 1 Clock enable                     ; 63                            ;
; 1 Sync. clear                      ; 7                             ;
; 1 Sync. load                       ; 24                            ;
; 2 Clock enables                    ; 34                            ;
; 2 Clocks                           ; 4                             ;
+------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Signals Sourced                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Signals Sourced  (Average = 19.47) ; Number of LABs  (Total = 205) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 1                             ;
; 1                                            ; 10                            ;
; 2                                            ; 16                            ;
; 3                                            ; 0                             ;
; 4                                            ; 4                             ;
; 5                                            ; 1                             ;
; 6                                            ; 3                             ;
; 7                                            ; 0                             ;
; 8                                            ; 3                             ;
; 9                                            ; 2                             ;
; 10                                           ; 0                             ;
; 11                                           ; 1                             ;
; 12                                           ; 1                             ;
; 13                                           ; 1                             ;
; 14                                           ; 5                             ;
; 15                                           ; 2                             ;
; 16                                           ; 9                             ;
; 17                                           ; 4                             ;
; 18                                           ; 7                             ;
; 19                                           ; 7                             ;
; 20                                           ; 12                            ;
; 21                                           ; 7                             ;
; 22                                           ; 9                             ;
; 23                                           ; 12                            ;
; 24                                           ; 18                            ;
; 25                                           ; 15                            ;
; 26                                           ; 12                            ;
; 27                                           ; 4                             ;
; 28                                           ; 7                             ;
; 29                                           ; 8                             ;
; 30                                           ; 9                             ;
; 31                                           ; 5                             ;
; 32                                           ; 10                            ;
+----------------------------------------------+-------------------------------+


+---------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                         ;
+-------------------------------------------------+-------------------------------+
; Number of Signals Sourced Out  (Average = 8.76) ; Number of LABs  (Total = 205) ;
+-------------------------------------------------+-------------------------------+
; 0                                               ; 1                             ;
; 1                                               ; 24                            ;
; 2                                               ; 12                            ;
; 3                                               ; 4                             ;
; 4                                               ; 8                             ;
; 5                                               ; 4                             ;
; 6                                               ; 10                            ;
; 7                                               ; 7                             ;
; 8                                               ; 27                            ;
; 9                                               ; 18                            ;
; 10                                              ; 12                            ;
; 11                                              ; 11                            ;
; 12                                              ; 16                            ;
; 13                                              ; 8                             ;
; 14                                              ; 15                            ;
; 15                                              ; 8                             ;
; 16                                              ; 15                            ;
; 17                                              ; 3                             ;
; 18                                              ; 1                             ;
; 19                                              ; 0                             ;
; 20                                              ; 1                             ;
+-------------------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Distinct Inputs                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Distinct Inputs  (Average = 17.06) ; Number of LABs  (Total = 205) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 0                             ;
; 2                                            ; 10                            ;
; 3                                            ; 12                            ;
; 4                                            ; 6                             ;
; 5                                            ; 4                             ;
; 6                                            ; 6                             ;
; 7                                            ; 4                             ;
; 8                                            ; 6                             ;
; 9                                            ; 5                             ;
; 10                                           ; 7                             ;
; 11                                           ; 5                             ;
; 12                                           ; 3                             ;
; 13                                           ; 8                             ;
; 14                                           ; 5                             ;
; 15                                           ; 9                             ;
; 16                                           ; 6                             ;
; 17                                           ; 4                             ;
; 18                                           ; 9                             ;
; 19                                           ; 5                             ;
; 20                                           ; 10                            ;
; 21                                           ; 6                             ;
; 22                                           ; 11                            ;
; 23                                           ; 9                             ;
; 24                                           ; 7                             ;
; 25                                           ; 7                             ;
; 26                                           ; 5                             ;
; 27                                           ; 3                             ;
; 28                                           ; 2                             ;
; 29                                           ; 7                             ;
; 30                                           ; 5                             ;
; 31                                           ; 2                             ;
; 32                                           ; 2                             ;
; 33                                           ; 3                             ;
; 34                                           ; 4                             ;
; 35                                           ; 4                             ;
; 36                                           ; 1                             ;
; 37                                           ; 1                             ;
; 38                                           ; 1                             ;
+----------------------------------------------+-------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 13    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 17    ;
+----------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                 ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+-------------------------------------------------------+------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                           ; Area ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+-------------------------------------------------------+------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                ; I/O  ;                   ;
; Pass         ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; 0 such failures found.                                ; I/O  ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                ; I/O  ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                    ; I/O  ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.               ; I/O  ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                ; I/O  ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; 0 such failures found.                                ; I/O  ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                   ; I/O  ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                ; I/O  ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                ; I/O  ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                ; I/O  ;                   ;
; Inapplicable ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; No Termination assignments found.                     ; I/O  ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.       ; I/O  ;                   ;
; Pass         ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; 0 such failures found.                                ; I/O  ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                ; I/O  ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                ; I/O  ;                   ;
; Inapplicable ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; No Termination assignments found.                     ; I/O  ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                ; I/O  ;                   ;
; Pass         ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; 0 such failures found.                                ; I/O  ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.       ; I/O  ;                   ;
; Pass         ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; 0 such failures found.                                ; I/O  ;                   ;
; Inapplicable ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; No Termination assignments found.                     ; I/O  ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength or Termination assignments found. ; I/O  ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry assignments found.       ; I/O  ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                       ; I/O  ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                       ; I/O  ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                       ; I/O  ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os. ; Critical ; 0 such failures found.                                ; I/O  ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.       ; I/O  ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.               ; I/O  ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+-------------------------------------------------------+------+-------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules           ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass          ; 136          ; 37           ; 136          ; 0            ; 0            ; 156       ; 136          ; 0            ; 156       ; 156       ; 0            ; 0            ; 0            ; 4            ; 113          ; 0            ; 0            ; 113          ; 4            ; 0            ; 82           ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 156       ; 0            ; 0            ;
; Total Unchecked     ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable  ; 20           ; 119          ; 20           ; 156          ; 156          ; 0         ; 20           ; 156          ; 0         ; 0         ; 156          ; 156          ; 156          ; 152          ; 43           ; 156          ; 156          ; 43           ; 152          ; 156          ; 74           ; 156          ; 156          ; 156          ; 156          ; 156          ; 156          ; 0         ; 156          ; 156          ;
; Total Fail          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; LED[0]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LED[1]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LED[2]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LED[3]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LED[4]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LED[5]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LED[6]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LED[7]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[0]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[1]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[2]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[3]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[4]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[5]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[6]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[7]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[8]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[9]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[10]       ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[11]       ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[12]       ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_BA[0]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_BA[1]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_CAS_N          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_CKE            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_CLK            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_CS_N           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQM[0]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQM[1]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_RAS_N          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_WE_N           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; EPCS_ASDO           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; EPCS_DCLK           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; EPCS_NCSO           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; I2C_SCLK            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ADC_CS_N            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ADC_SADDR           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ADC_SCLK            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ADC_SDAT            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO2_IN[0]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO2_IN[1]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO2_IN[2]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; gpio0_IN[0]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; gpio0_IN[1]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; gpio1_IN[0]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; gpio1_IN[1]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; I2C_SDAT            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO2[0]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO2[1]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO2[2]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO2[3]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO2[4]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO2[5]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO2[6]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO2[7]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO2[8]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO2[9]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO2[10]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO2[11]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO2[12]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; gpio0[0]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; gpio0[1]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; gpio0[2]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; gpio0[3]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; gpio0[4]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; gpio0[5]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; gpio0[6]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; gpio0[7]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; gpio0[8]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; gpio0[9]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; gpio0[10]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; gpio0[11]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; gpio0[12]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; gpio0[13]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; gpio0[14]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; gpio0[15]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; gpio0[16]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; gpio0[17]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; gpio0[18]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; gpio0[19]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; gpio0[20]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; gpio0[21]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; gpio0[22]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; gpio0[23]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; gpio0[24]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; gpio0[25]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; gpio0[26]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; gpio0[27]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; gpio0[28]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; gpio0[29]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; gpio0[30]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; gpio0[31]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; gpio0[32]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; gpio0[33]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; gpio1[0]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; gpio1[1]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; gpio1[2]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; gpio1[3]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; gpio1[4]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; gpio1[5]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; gpio1[6]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; gpio1[7]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; gpio1[8]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; gpio1[9]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; gpio1[10]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; gpio1[11]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; gpio1[12]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; gpio1[13]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; gpio1[14]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; gpio1[15]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; gpio1[16]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; gpio1[17]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; gpio1[18]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; gpio1[19]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; gpio1[20]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; gpio1[21]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; gpio1[22]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; gpio1[23]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; gpio1[24]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; gpio1[25]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; gpio1[26]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; gpio1[27]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; gpio1[28]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; gpio1[29]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; gpio1[30]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; gpio1[31]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; gpio1[32]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; gpio1[33]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[0]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[1]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[2]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[3]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[4]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[5]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[6]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[7]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[8]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[9]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[10]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[11]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[12]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[13]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[14]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[15]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CLOCK_50            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[2]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[0]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; KEY[0]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[1]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; KEY[1]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[3]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; EPCS_DATA0          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tms ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tck ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tdi ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tdo ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+----------------------------------------------------------------------------------+
; Fitter Device Options                                                            ;
+------------------------------------------------------------------+---------------+
; Option                                                           ; Setting       ;
+------------------------------------------------------------------+---------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off           ;
; Enable device-wide reset (DEV_CLRn)                              ; Off           ;
; Enable device-wide output enable (DEV_OE)                        ; Off           ;
; Enable INIT_DONE output                                          ; Off           ;
; Configuration scheme                                             ; Active Serial ;
; Error detection CRC                                              ; Off           ;
; Enable open drain on CRC_ERROR pin                               ; Off           ;
; Enable input tri-state on active configuration pins in user mode ; Off           ;
; Configuration Voltage Level                                      ; Auto          ;
; Force Configuration Voltage Level                                ; Off           ;
; nCEO                                                             ; Unreserved    ;
; Data[0]                                                          ; Unreserved    ;
; Data[1]/ASDO                                                     ; Unreserved    ;
; Data[7..2]                                                       ; Unreserved    ;
; FLASH_nCE/nCSO                                                   ; Unreserved    ;
; Other Active Parallel pins                                       ; Unreserved    ;
; DCLK                                                             ; Unreserved    ;
+------------------------------------------------------------------+---------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+-----------------+
; Fitter Messages ;
+-----------------+
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (119006): Selected device EP4CE22F17C6 for design "crypto_wallet"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP4CE10F17C6 is compatible
    Info (176445): Device EP4CE6F17C6 is compatible
    Info (176445): Device EP4CE15F17C6 is compatible
Info (169141): DATA[0] dual-purpose pin not reserved
Info (12825): Data[1]/ASDO dual-purpose pin not reserved
Info (12825): nCSO dual-purpose pin not reserved
Info (12825): DCLK dual-purpose pin not reserved
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Critical Warning (169085): No exact pin location assignment(s) for 16 pins of 152 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: '../qsys/crypto_wallet/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: '../qsys/crypto_wallet/synthesis/submodules/crypto_wallet_cpu_cpu.sdc'
Info (332104): Reading SDC File: 'crypto_wallet.SDC'
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332154): The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers.
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 2 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):  100.000 altera_reserved_tck
    Info (332111):   20.000     CLOCK_50
Info (176353): Automatically promoted node CLOCK_50~input (placed in PIN R8 (CLK15, DIFFCLK_6p)) File: C:/Users/Class2018/Documents/Projects/Crypto_wallet/firmware/crypto_wallet_top.vhd Line: 16
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18
Info (176353): Automatically promoted node altera_internal_jtag~TCKUTAP 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node crypto_wallet:wallet_cpu_inst|altera_reset_controller:rst_controller|r_sync_rst  File: C:/Users/Class2018/Documents/Projects/Crypto_wallet/impl/qsys/crypto_wallet/synthesis/submodules/altera_reset_controller.v Line: 288
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node crypto_wallet:wallet_cpu_inst|crypto_wallet_led_po:led_po|data~0 File: C:/Users/Class2018/Documents/Projects/Crypto_wallet/impl/qsys/crypto_wallet/synthesis/submodules/crypto_wallet_led_po.v Line: 91
        Info (176357): Destination node crypto_wallet:wallet_cpu_inst|crypto_wallet_led_po:led_po|data[3]~3 File: C:/Users/Class2018/Documents/Projects/Crypto_wallet/impl/qsys/crypto_wallet/synthesis/submodules/crypto_wallet_led_po.v Line: 134
        Info (176357): Destination node crypto_wallet:wallet_cpu_inst|crypto_wallet_led_po:led_po|data~4 File: C:/Users/Class2018/Documents/Projects/Crypto_wallet/impl/qsys/crypto_wallet/synthesis/submodules/crypto_wallet_led_po.v Line: 91
        Info (176357): Destination node crypto_wallet:wallet_cpu_inst|crypto_wallet_led_po:led_po|data~5 File: C:/Users/Class2018/Documents/Projects/Crypto_wallet/impl/qsys/crypto_wallet/synthesis/submodules/crypto_wallet_led_po.v Line: 91
        Info (176357): Destination node crypto_wallet:wallet_cpu_inst|crypto_wallet_led_po:led_po|data~6 File: C:/Users/Class2018/Documents/Projects/Crypto_wallet/impl/qsys/crypto_wallet/synthesis/submodules/crypto_wallet_led_po.v Line: 91
        Info (176357): Destination node crypto_wallet:wallet_cpu_inst|crypto_wallet_led_po:led_po|data~7 File: C:/Users/Class2018/Documents/Projects/Crypto_wallet/impl/qsys/crypto_wallet/synthesis/submodules/crypto_wallet_led_po.v Line: 91
        Info (176357): Destination node crypto_wallet:wallet_cpu_inst|crypto_wallet_led_po:led_po|data~8 File: C:/Users/Class2018/Documents/Projects/Crypto_wallet/impl/qsys/crypto_wallet/synthesis/submodules/crypto_wallet_led_po.v Line: 91
        Info (176357): Destination node crypto_wallet:wallet_cpu_inst|crypto_wallet_led_po:led_po|data~9 File: C:/Users/Class2018/Documents/Projects/Crypto_wallet/impl/qsys/crypto_wallet/synthesis/submodules/crypto_wallet_led_po.v Line: 91
        Info (176357): Destination node crypto_wallet:wallet_cpu_inst|crypto_wallet_led_po:led_po|data~10 File: C:/Users/Class2018/Documents/Projects/Crypto_wallet/impl/qsys/crypto_wallet/synthesis/submodules/crypto_wallet_led_po.v Line: 91
        Info (176357): Destination node crypto_wallet:wallet_cpu_inst|crypto_wallet_sdram:sdram|active_rnw~3 File: C:/Users/Class2018/Documents/Projects/Crypto_wallet/impl/qsys/crypto_wallet/synthesis/submodules/crypto_wallet_sdram.v Line: 215
        Info (176358): Non-global destination nodes limited to 10 nodes
Info (176353): Automatically promoted node crypto_wallet:wallet_cpu_inst|crypto_wallet_cpu:cpu|crypto_wallet_cpu_cpu:cpu|crypto_wallet_cpu_cpu_nios2_oci:the_crypto_wallet_cpu_cpu_nios2_oci|crypto_wallet_cpu_cpu_nios2_oci_debug:the_crypto_wallet_cpu_cpu_nios2_oci_debug|resetrequest  File: C:/Users/Class2018/Documents/Projects/Crypto_wallet/impl/qsys/crypto_wallet/synthesis/submodules/crypto_wallet_cpu_cpu.v Line: 186
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176233): Starting register packing
Warning (176250): Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Warning (176251): Ignoring some wildcard destinations of fast I/O register assignments
    Info (176252): Wildcard assignment "Fast Output Enable Register=ON" to "oe" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[9]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[8]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[7]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[6]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[5]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[4]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[3]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[2]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[1]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[15]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[14]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[13]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[12]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[11]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[10]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[0]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_cmd[2]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_cmd[1]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_cmd[0]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
Info (176235): Finished register packing
    Extra Info (176218): Packed 16 registers into blocks of type I/O Input Buffer
    Extra Info (176218): Packed 53 registers into blocks of type I/O Output Buffer
    Extra Info (176220): Created 34 register duplicates
Info (176214): Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement
    Info (176211): Number of I/O pins in group: 16 (unused VREF, 3.3V VCCIO, 3 input, 0 output, 13 bidirectional)
        Info (176212): I/O standards used: 3.3-V LVTTL.
Info (176215): I/O bank details before I/O pin placement
    Info (176214): Statistics of I/O banks
        Info (176213): I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 17 total pin(s) used --  1 pins available
        Info (176213): I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 15 total pin(s) used --  1 pins available
        Info (176213): I/O bank number 3 does not use VREF pins and has 3.3V VCCIO pins. 25 total pin(s) used --  0 pins available
        Info (176213): I/O bank number 4 does not use VREF pins and has 3.3V VCCIO pins. 20 total pin(s) used --  0 pins available
        Info (176213): I/O bank number 5 does not use VREF pins and has 3.3V VCCIO pins. 17 total pin(s) used --  1 pins available
        Info (176213): I/O bank number 6 does not use VREF pins and has 3.3V VCCIO pins. 1 total pin(s) used --  12 pins available
        Info (176213): I/O bank number 7 does not use VREF pins and has 3.3V VCCIO pins. 21 total pin(s) used --  3 pins available
        Info (176213): I/O bank number 8 does not use VREF pins and has 3.3V VCCIO pins. 24 total pin(s) used --  0 pins available
Warning (15705): Ignored locations or region assignments to the following nodes
    Warning (15706): Node "GPIO_2[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_2[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_2[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_2[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_2[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_2[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_2[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_2[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_2[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_2[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_2[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_2[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_2[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_2_IN[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_2_IN[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_2_IN[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "G_SENSOR_CS_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "G_SENSOR_INT" is assigned to location or region, but does not exist in design
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:06
Info (14896): Fitter has disabled Advanced Physical Optimization because it is not supported for the current family.
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:01
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:02
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 4% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 23% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
    Info (170200): Optimizations that may affect the design's timing were skipped
Info (170194): Fitter routing operations ending: elapsed time is 00:00:02
Info (11888): Total time spent on timing analysis during the Fitter is 1.35 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:03
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Warning (169180): Following 1 pins must use external clamping diodes.
    Info (169178): Pin EPCS_DATA0 uses I/O standard 3.3-V LVTTL at H2 File: C:/Users/Class2018/Documents/Projects/Crypto_wallet/firmware/crypto_wallet_top.vhd Line: 37
Warning (169177): 113 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems.
    Info (169178): Pin ADC_SDAT uses I/O standard 3.3-V LVTTL at A9 File: C:/Users/Class2018/Documents/Projects/Crypto_wallet/firmware/crypto_wallet_top.vhd Line: 51
    Info (169178): Pin GPIO2_IN[0] uses I/O standard 3.3-V LVTTL at E16 File: C:/Users/Class2018/Documents/Projects/Crypto_wallet/firmware/crypto_wallet_top.vhd Line: 55
    Info (169178): Pin GPIO2_IN[1] uses I/O standard 3.3-V LVTTL at E15 File: C:/Users/Class2018/Documents/Projects/Crypto_wallet/firmware/crypto_wallet_top.vhd Line: 55
    Info (169178): Pin GPIO2_IN[2] uses I/O standard 3.3-V LVTTL at M16 File: C:/Users/Class2018/Documents/Projects/Crypto_wallet/firmware/crypto_wallet_top.vhd Line: 55
    Info (169178): Pin gpio0_IN[0] uses I/O standard 3.3-V LVTTL at A8 File: C:/Users/Class2018/Documents/Projects/Crypto_wallet/firmware/crypto_wallet_top.vhd Line: 59
    Info (169178): Pin gpio0_IN[1] uses I/O standard 3.3-V LVTTL at B8 File: C:/Users/Class2018/Documents/Projects/Crypto_wallet/firmware/crypto_wallet_top.vhd Line: 59
    Info (169178): Pin gpio1_IN[0] uses I/O standard 3.3-V LVTTL at T9 File: C:/Users/Class2018/Documents/Projects/Crypto_wallet/firmware/crypto_wallet_top.vhd Line: 63
    Info (169178): Pin gpio1_IN[1] uses I/O standard 3.3-V LVTTL at R9 File: C:/Users/Class2018/Documents/Projects/Crypto_wallet/firmware/crypto_wallet_top.vhd Line: 63
    Info (169178): Pin I2C_SDAT uses I/O standard 3.3-V LVTTL at F1 File: C:/Users/Class2018/Documents/Projects/Crypto_wallet/firmware/crypto_wallet_top.vhd Line: 45
    Info (169178): Pin GPIO2[0] uses I/O standard 3.3-V LVTTL at G16 File: C:/Users/Class2018/Documents/Projects/Crypto_wallet/firmware/crypto_wallet_top.vhd Line: 54
    Info (169178): Pin GPIO2[1] uses I/O standard 3.3-V LVTTL at C14 File: C:/Users/Class2018/Documents/Projects/Crypto_wallet/firmware/crypto_wallet_top.vhd Line: 54
    Info (169178): Pin GPIO2[2] uses I/O standard 3.3-V LVTTL at D15 File: C:/Users/Class2018/Documents/Projects/Crypto_wallet/firmware/crypto_wallet_top.vhd Line: 54
    Info (169178): Pin GPIO2[3] uses I/O standard 3.3-V LVTTL at F15 File: C:/Users/Class2018/Documents/Projects/Crypto_wallet/firmware/crypto_wallet_top.vhd Line: 54
    Info (169178): Pin GPIO2[4] uses I/O standard 3.3-V LVTTL at G15 File: C:/Users/Class2018/Documents/Projects/Crypto_wallet/firmware/crypto_wallet_top.vhd Line: 54
    Info (169178): Pin GPIO2[5] uses I/O standard 3.3-V LVTTL at G5 File: C:/Users/Class2018/Documents/Projects/Crypto_wallet/firmware/crypto_wallet_top.vhd Line: 54
    Info (169178): Pin GPIO2[6] uses I/O standard 3.3-V LVTTL at B16 File: C:/Users/Class2018/Documents/Projects/Crypto_wallet/firmware/crypto_wallet_top.vhd Line: 54
    Info (169178): Pin GPIO2[7] uses I/O standard 3.3-V LVTTL at F14 File: C:/Users/Class2018/Documents/Projects/Crypto_wallet/firmware/crypto_wallet_top.vhd Line: 54
    Info (169178): Pin GPIO2[8] uses I/O standard 3.3-V LVTTL at D16 File: C:/Users/Class2018/Documents/Projects/Crypto_wallet/firmware/crypto_wallet_top.vhd Line: 54
    Info (169178): Pin GPIO2[9] uses I/O standard 3.3-V LVTTL at F16 File: C:/Users/Class2018/Documents/Projects/Crypto_wallet/firmware/crypto_wallet_top.vhd Line: 54
    Info (169178): Pin GPIO2[10] uses I/O standard 3.3-V LVTTL at A14 File: C:/Users/Class2018/Documents/Projects/Crypto_wallet/firmware/crypto_wallet_top.vhd Line: 54
    Info (169178): Pin GPIO2[11] uses I/O standard 3.3-V LVTTL at C16 File: C:/Users/Class2018/Documents/Projects/Crypto_wallet/firmware/crypto_wallet_top.vhd Line: 54
    Info (169178): Pin GPIO2[12] uses I/O standard 3.3-V LVTTL at D14 File: C:/Users/Class2018/Documents/Projects/Crypto_wallet/firmware/crypto_wallet_top.vhd Line: 54
    Info (169178): Pin gpio0[0] uses I/O standard 3.3-V LVTTL at D3 File: C:/Users/Class2018/Documents/Projects/Crypto_wallet/firmware/crypto_wallet_top.vhd Line: 58
    Info (169178): Pin gpio0[1] uses I/O standard 3.3-V LVTTL at C3 File: C:/Users/Class2018/Documents/Projects/Crypto_wallet/firmware/crypto_wallet_top.vhd Line: 58
    Info (169178): Pin gpio0[2] uses I/O standard 3.3-V LVTTL at A2 File: C:/Users/Class2018/Documents/Projects/Crypto_wallet/firmware/crypto_wallet_top.vhd Line: 58
    Info (169178): Pin gpio0[3] uses I/O standard 3.3-V LVTTL at A3 File: C:/Users/Class2018/Documents/Projects/Crypto_wallet/firmware/crypto_wallet_top.vhd Line: 58
    Info (169178): Pin gpio0[4] uses I/O standard 3.3-V LVTTL at B3 File: C:/Users/Class2018/Documents/Projects/Crypto_wallet/firmware/crypto_wallet_top.vhd Line: 58
    Info (169178): Pin gpio0[5] uses I/O standard 3.3-V LVTTL at B4 File: C:/Users/Class2018/Documents/Projects/Crypto_wallet/firmware/crypto_wallet_top.vhd Line: 58
    Info (169178): Pin gpio0[6] uses I/O standard 3.3-V LVTTL at A4 File: C:/Users/Class2018/Documents/Projects/Crypto_wallet/firmware/crypto_wallet_top.vhd Line: 58
    Info (169178): Pin gpio0[7] uses I/O standard 3.3-V LVTTL at B5 File: C:/Users/Class2018/Documents/Projects/Crypto_wallet/firmware/crypto_wallet_top.vhd Line: 58
    Info (169178): Pin gpio0[8] uses I/O standard 3.3-V LVTTL at A5 File: C:/Users/Class2018/Documents/Projects/Crypto_wallet/firmware/crypto_wallet_top.vhd Line: 58
    Info (169178): Pin gpio0[9] uses I/O standard 3.3-V LVTTL at D5 File: C:/Users/Class2018/Documents/Projects/Crypto_wallet/firmware/crypto_wallet_top.vhd Line: 58
    Info (169178): Pin gpio0[10] uses I/O standard 3.3-V LVTTL at B6 File: C:/Users/Class2018/Documents/Projects/Crypto_wallet/firmware/crypto_wallet_top.vhd Line: 58
    Info (169178): Pin gpio0[11] uses I/O standard 3.3-V LVTTL at A6 File: C:/Users/Class2018/Documents/Projects/Crypto_wallet/firmware/crypto_wallet_top.vhd Line: 58
    Info (169178): Pin gpio0[12] uses I/O standard 3.3-V LVTTL at B7 File: C:/Users/Class2018/Documents/Projects/Crypto_wallet/firmware/crypto_wallet_top.vhd Line: 58
    Info (169178): Pin gpio0[13] uses I/O standard 3.3-V LVTTL at D6 File: C:/Users/Class2018/Documents/Projects/Crypto_wallet/firmware/crypto_wallet_top.vhd Line: 58
    Info (169178): Pin gpio0[14] uses I/O standard 3.3-V LVTTL at A7 File: C:/Users/Class2018/Documents/Projects/Crypto_wallet/firmware/crypto_wallet_top.vhd Line: 58
    Info (169178): Pin gpio0[15] uses I/O standard 3.3-V LVTTL at C6 File: C:/Users/Class2018/Documents/Projects/Crypto_wallet/firmware/crypto_wallet_top.vhd Line: 58
    Info (169178): Pin gpio0[16] uses I/O standard 3.3-V LVTTL at C8 File: C:/Users/Class2018/Documents/Projects/Crypto_wallet/firmware/crypto_wallet_top.vhd Line: 58
    Info (169178): Pin gpio0[17] uses I/O standard 3.3-V LVTTL at E6 File: C:/Users/Class2018/Documents/Projects/Crypto_wallet/firmware/crypto_wallet_top.vhd Line: 58
    Info (169178): Pin gpio0[18] uses I/O standard 3.3-V LVTTL at E7 File: C:/Users/Class2018/Documents/Projects/Crypto_wallet/firmware/crypto_wallet_top.vhd Line: 58
    Info (169178): Pin gpio0[19] uses I/O standard 3.3-V LVTTL at D8 File: C:/Users/Class2018/Documents/Projects/Crypto_wallet/firmware/crypto_wallet_top.vhd Line: 58
    Info (169178): Pin gpio0[20] uses I/O standard 3.3-V LVTTL at E8 File: C:/Users/Class2018/Documents/Projects/Crypto_wallet/firmware/crypto_wallet_top.vhd Line: 58
    Info (169178): Pin gpio0[21] uses I/O standard 3.3-V LVTTL at F8 File: C:/Users/Class2018/Documents/Projects/Crypto_wallet/firmware/crypto_wallet_top.vhd Line: 58
    Info (169178): Pin gpio0[22] uses I/O standard 3.3-V LVTTL at F9 File: C:/Users/Class2018/Documents/Projects/Crypto_wallet/firmware/crypto_wallet_top.vhd Line: 58
    Info (169178): Pin gpio0[23] uses I/O standard 3.3-V LVTTL at E9 File: C:/Users/Class2018/Documents/Projects/Crypto_wallet/firmware/crypto_wallet_top.vhd Line: 58
    Info (169178): Pin gpio0[24] uses I/O standard 3.3-V LVTTL at C9 File: C:/Users/Class2018/Documents/Projects/Crypto_wallet/firmware/crypto_wallet_top.vhd Line: 58
    Info (169178): Pin gpio0[25] uses I/O standard 3.3-V LVTTL at D9 File: C:/Users/Class2018/Documents/Projects/Crypto_wallet/firmware/crypto_wallet_top.vhd Line: 58
    Info (169178): Pin gpio0[26] uses I/O standard 3.3-V LVTTL at E11 File: C:/Users/Class2018/Documents/Projects/Crypto_wallet/firmware/crypto_wallet_top.vhd Line: 58
    Info (169178): Pin gpio0[27] uses I/O standard 3.3-V LVTTL at E10 File: C:/Users/Class2018/Documents/Projects/Crypto_wallet/firmware/crypto_wallet_top.vhd Line: 58
    Info (169178): Pin gpio0[28] uses I/O standard 3.3-V LVTTL at C11 File: C:/Users/Class2018/Documents/Projects/Crypto_wallet/firmware/crypto_wallet_top.vhd Line: 58
    Info (169178): Pin gpio0[29] uses I/O standard 3.3-V LVTTL at B11 File: C:/Users/Class2018/Documents/Projects/Crypto_wallet/firmware/crypto_wallet_top.vhd Line: 58
    Info (169178): Pin gpio0[30] uses I/O standard 3.3-V LVTTL at A12 File: C:/Users/Class2018/Documents/Projects/Crypto_wallet/firmware/crypto_wallet_top.vhd Line: 58
    Info (169178): Pin gpio0[31] uses I/O standard 3.3-V LVTTL at D11 File: C:/Users/Class2018/Documents/Projects/Crypto_wallet/firmware/crypto_wallet_top.vhd Line: 58
    Info (169178): Pin gpio0[32] uses I/O standard 3.3-V LVTTL at D12 File: C:/Users/Class2018/Documents/Projects/Crypto_wallet/firmware/crypto_wallet_top.vhd Line: 58
    Info (169178): Pin gpio0[33] uses I/O standard 3.3-V LVTTL at B12 File: C:/Users/Class2018/Documents/Projects/Crypto_wallet/firmware/crypto_wallet_top.vhd Line: 58
    Info (169178): Pin gpio1[0] uses I/O standard 3.3-V LVTTL at F13 File: C:/Users/Class2018/Documents/Projects/Crypto_wallet/firmware/crypto_wallet_top.vhd Line: 62
    Info (169178): Pin gpio1[1] uses I/O standard 3.3-V LVTTL at T15 File: C:/Users/Class2018/Documents/Projects/Crypto_wallet/firmware/crypto_wallet_top.vhd Line: 62
    Info (169178): Pin gpio1[2] uses I/O standard 3.3-V LVTTL at T14 File: C:/Users/Class2018/Documents/Projects/Crypto_wallet/firmware/crypto_wallet_top.vhd Line: 62
    Info (169178): Pin gpio1[3] uses I/O standard 3.3-V LVTTL at T13 File: C:/Users/Class2018/Documents/Projects/Crypto_wallet/firmware/crypto_wallet_top.vhd Line: 62
    Info (169178): Pin gpio1[4] uses I/O standard 3.3-V LVTTL at R13 File: C:/Users/Class2018/Documents/Projects/Crypto_wallet/firmware/crypto_wallet_top.vhd Line: 62
    Info (169178): Pin gpio1[5] uses I/O standard 3.3-V LVTTL at T12 File: C:/Users/Class2018/Documents/Projects/Crypto_wallet/firmware/crypto_wallet_top.vhd Line: 62
    Info (169178): Pin gpio1[6] uses I/O standard 3.3-V LVTTL at R12 File: C:/Users/Class2018/Documents/Projects/Crypto_wallet/firmware/crypto_wallet_top.vhd Line: 62
    Info (169178): Pin gpio1[7] uses I/O standard 3.3-V LVTTL at T11 File: C:/Users/Class2018/Documents/Projects/Crypto_wallet/firmware/crypto_wallet_top.vhd Line: 62
    Info (169178): Pin gpio1[8] uses I/O standard 3.3-V LVTTL at T10 File: C:/Users/Class2018/Documents/Projects/Crypto_wallet/firmware/crypto_wallet_top.vhd Line: 62
    Info (169178): Pin gpio1[9] uses I/O standard 3.3-V LVTTL at R11 File: C:/Users/Class2018/Documents/Projects/Crypto_wallet/firmware/crypto_wallet_top.vhd Line: 62
    Info (169178): Pin gpio1[10] uses I/O standard 3.3-V LVTTL at P11 File: C:/Users/Class2018/Documents/Projects/Crypto_wallet/firmware/crypto_wallet_top.vhd Line: 62
    Info (169178): Pin gpio1[11] uses I/O standard 3.3-V LVTTL at R10 File: C:/Users/Class2018/Documents/Projects/Crypto_wallet/firmware/crypto_wallet_top.vhd Line: 62
    Info (169178): Pin gpio1[12] uses I/O standard 3.3-V LVTTL at N12 File: C:/Users/Class2018/Documents/Projects/Crypto_wallet/firmware/crypto_wallet_top.vhd Line: 62
    Info (169178): Pin gpio1[13] uses I/O standard 3.3-V LVTTL at P9 File: C:/Users/Class2018/Documents/Projects/Crypto_wallet/firmware/crypto_wallet_top.vhd Line: 62
    Info (169178): Pin gpio1[14] uses I/O standard 3.3-V LVTTL at N9 File: C:/Users/Class2018/Documents/Projects/Crypto_wallet/firmware/crypto_wallet_top.vhd Line: 62
    Info (169178): Pin gpio1[15] uses I/O standard 3.3-V LVTTL at N11 File: C:/Users/Class2018/Documents/Projects/Crypto_wallet/firmware/crypto_wallet_top.vhd Line: 62
    Info (169178): Pin gpio1[16] uses I/O standard 3.3-V LVTTL at L16 File: C:/Users/Class2018/Documents/Projects/Crypto_wallet/firmware/crypto_wallet_top.vhd Line: 62
    Info (169178): Pin gpio1[17] uses I/O standard 3.3-V LVTTL at K16 File: C:/Users/Class2018/Documents/Projects/Crypto_wallet/firmware/crypto_wallet_top.vhd Line: 62
    Info (169178): Pin gpio1[18] uses I/O standard 3.3-V LVTTL at R16 File: C:/Users/Class2018/Documents/Projects/Crypto_wallet/firmware/crypto_wallet_top.vhd Line: 62
    Info (169178): Pin gpio1[19] uses I/O standard 3.3-V LVTTL at L15 File: C:/Users/Class2018/Documents/Projects/Crypto_wallet/firmware/crypto_wallet_top.vhd Line: 62
    Info (169178): Pin gpio1[20] uses I/O standard 3.3-V LVTTL at P15 File: C:/Users/Class2018/Documents/Projects/Crypto_wallet/firmware/crypto_wallet_top.vhd Line: 62
    Info (169178): Pin gpio1[21] uses I/O standard 3.3-V LVTTL at P16 File: C:/Users/Class2018/Documents/Projects/Crypto_wallet/firmware/crypto_wallet_top.vhd Line: 62
    Info (169178): Pin gpio1[22] uses I/O standard 3.3-V LVTTL at R14 File: C:/Users/Class2018/Documents/Projects/Crypto_wallet/firmware/crypto_wallet_top.vhd Line: 62
    Info (169178): Pin gpio1[23] uses I/O standard 3.3-V LVTTL at N16 File: C:/Users/Class2018/Documents/Projects/Crypto_wallet/firmware/crypto_wallet_top.vhd Line: 62
    Info (169178): Pin gpio1[24] uses I/O standard 3.3-V LVTTL at N15 File: C:/Users/Class2018/Documents/Projects/Crypto_wallet/firmware/crypto_wallet_top.vhd Line: 62
    Info (169178): Pin gpio1[25] uses I/O standard 3.3-V LVTTL at P14 File: C:/Users/Class2018/Documents/Projects/Crypto_wallet/firmware/crypto_wallet_top.vhd Line: 62
    Info (169178): Pin gpio1[26] uses I/O standard 3.3-V LVTTL at L14 File: C:/Users/Class2018/Documents/Projects/Crypto_wallet/firmware/crypto_wallet_top.vhd Line: 62
    Info (169178): Pin gpio1[27] uses I/O standard 3.3-V LVTTL at N14 File: C:/Users/Class2018/Documents/Projects/Crypto_wallet/firmware/crypto_wallet_top.vhd Line: 62
    Info (169178): Pin gpio1[28] uses I/O standard 3.3-V LVTTL at M10 File: C:/Users/Class2018/Documents/Projects/Crypto_wallet/firmware/crypto_wallet_top.vhd Line: 62
    Info (169178): Pin gpio1[29] uses I/O standard 3.3-V LVTTL at L13 File: C:/Users/Class2018/Documents/Projects/Crypto_wallet/firmware/crypto_wallet_top.vhd Line: 62
    Info (169178): Pin gpio1[30] uses I/O standard 3.3-V LVTTL at J16 File: C:/Users/Class2018/Documents/Projects/Crypto_wallet/firmware/crypto_wallet_top.vhd Line: 62
    Info (169178): Pin gpio1[31] uses I/O standard 3.3-V LVTTL at K15 File: C:/Users/Class2018/Documents/Projects/Crypto_wallet/firmware/crypto_wallet_top.vhd Line: 62
    Info (169178): Pin gpio1[32] uses I/O standard 3.3-V LVTTL at J13 File: C:/Users/Class2018/Documents/Projects/Crypto_wallet/firmware/crypto_wallet_top.vhd Line: 62
    Info (169178): Pin gpio1[33] uses I/O standard 3.3-V LVTTL at J14 File: C:/Users/Class2018/Documents/Projects/Crypto_wallet/firmware/crypto_wallet_top.vhd Line: 62
    Info (169178): Pin DRAM_DQ[0] uses I/O standard 3.3-V LVTTL at G2 File: C:/Users/Class2018/Documents/Projects/Crypto_wallet/firmware/crypto_wallet_top.vhd Line: 30
    Info (169178): Pin DRAM_DQ[1] uses I/O standard 3.3-V LVTTL at G1 File: C:/Users/Class2018/Documents/Projects/Crypto_wallet/firmware/crypto_wallet_top.vhd Line: 30
    Info (169178): Pin DRAM_DQ[2] uses I/O standard 3.3-V LVTTL at L8 File: C:/Users/Class2018/Documents/Projects/Crypto_wallet/firmware/crypto_wallet_top.vhd Line: 30
    Info (169178): Pin DRAM_DQ[3] uses I/O standard 3.3-V LVTTL at K5 File: C:/Users/Class2018/Documents/Projects/Crypto_wallet/firmware/crypto_wallet_top.vhd Line: 30
    Info (169178): Pin DRAM_DQ[4] uses I/O standard 3.3-V LVTTL at K2 File: C:/Users/Class2018/Documents/Projects/Crypto_wallet/firmware/crypto_wallet_top.vhd Line: 30
    Info (169178): Pin DRAM_DQ[5] uses I/O standard 3.3-V LVTTL at J2 File: C:/Users/Class2018/Documents/Projects/Crypto_wallet/firmware/crypto_wallet_top.vhd Line: 30
    Info (169178): Pin DRAM_DQ[6] uses I/O standard 3.3-V LVTTL at J1 File: C:/Users/Class2018/Documents/Projects/Crypto_wallet/firmware/crypto_wallet_top.vhd Line: 30
    Info (169178): Pin DRAM_DQ[7] uses I/O standard 3.3-V LVTTL at R7 File: C:/Users/Class2018/Documents/Projects/Crypto_wallet/firmware/crypto_wallet_top.vhd Line: 30
    Info (169178): Pin DRAM_DQ[8] uses I/O standard 3.3-V LVTTL at T4 File: C:/Users/Class2018/Documents/Projects/Crypto_wallet/firmware/crypto_wallet_top.vhd Line: 30
    Info (169178): Pin DRAM_DQ[9] uses I/O standard 3.3-V LVTTL at T2 File: C:/Users/Class2018/Documents/Projects/Crypto_wallet/firmware/crypto_wallet_top.vhd Line: 30
    Info (169178): Pin DRAM_DQ[10] uses I/O standard 3.3-V LVTTL at T3 File: C:/Users/Class2018/Documents/Projects/Crypto_wallet/firmware/crypto_wallet_top.vhd Line: 30
    Info (169178): Pin DRAM_DQ[11] uses I/O standard 3.3-V LVTTL at R3 File: C:/Users/Class2018/Documents/Projects/Crypto_wallet/firmware/crypto_wallet_top.vhd Line: 30
    Info (169178): Pin DRAM_DQ[12] uses I/O standard 3.3-V LVTTL at R5 File: C:/Users/Class2018/Documents/Projects/Crypto_wallet/firmware/crypto_wallet_top.vhd Line: 30
    Info (169178): Pin DRAM_DQ[13] uses I/O standard 3.3-V LVTTL at P3 File: C:/Users/Class2018/Documents/Projects/Crypto_wallet/firmware/crypto_wallet_top.vhd Line: 30
    Info (169178): Pin DRAM_DQ[14] uses I/O standard 3.3-V LVTTL at N3 File: C:/Users/Class2018/Documents/Projects/Crypto_wallet/firmware/crypto_wallet_top.vhd Line: 30
    Info (169178): Pin DRAM_DQ[15] uses I/O standard 3.3-V LVTTL at K1 File: C:/Users/Class2018/Documents/Projects/Crypto_wallet/firmware/crypto_wallet_top.vhd Line: 30
    Info (169178): Pin CLOCK_50 uses I/O standard 3.3-V LVTTL at R8 File: C:/Users/Class2018/Documents/Projects/Crypto_wallet/firmware/crypto_wallet_top.vhd Line: 16
    Info (169178): Pin SW[2] uses I/O standard 3.3-V LVTTL at B9 File: C:/Users/Class2018/Documents/Projects/Crypto_wallet/firmware/crypto_wallet_top.vhd Line: 21
    Info (169178): Pin SW[0] uses I/O standard 3.3-V LVTTL at M1 File: C:/Users/Class2018/Documents/Projects/Crypto_wallet/firmware/crypto_wallet_top.vhd Line: 21
    Info (169178): Pin KEY[0] uses I/O standard 3.3-V LVTTL at J15 File: C:/Users/Class2018/Documents/Projects/Crypto_wallet/firmware/crypto_wallet_top.vhd Line: 20
    Info (169178): Pin SW[1] uses I/O standard 3.3-V LVTTL at T8 File: C:/Users/Class2018/Documents/Projects/Crypto_wallet/firmware/crypto_wallet_top.vhd Line: 21
    Info (169178): Pin KEY[1] uses I/O standard 3.3-V LVTTL at E1 File: C:/Users/Class2018/Documents/Projects/Crypto_wallet/firmware/crypto_wallet_top.vhd Line: 20
    Info (169178): Pin SW[3] uses I/O standard 3.3-V LVTTL at M15 File: C:/Users/Class2018/Documents/Projects/Crypto_wallet/firmware/crypto_wallet_top.vhd Line: 21
Warning (169203): PCI-clamp diode is not supported in this mode. The following 1 pins must meet the Intel FPGA requirements for 3.3V, 3.0V, and 2.5V interfaces if they are connected to devices other than the supported configuration devices. In these cases, Intel recommends termination method as specified in the Application Note 447.
    Info (169178): Pin EPCS_DATA0 uses I/O standard 3.3-V LVTTL at H2 File: C:/Users/Class2018/Documents/Projects/Crypto_wallet/firmware/crypto_wallet_top.vhd Line: 37
Warning (169064): Following 82 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results
    Info (169065): Pin I2C_SDAT has a permanently disabled output enable File: C:/Users/Class2018/Documents/Projects/Crypto_wallet/firmware/crypto_wallet_top.vhd Line: 45
    Info (169065): Pin GPIO2[0] has a permanently disabled output enable File: C:/Users/Class2018/Documents/Projects/Crypto_wallet/firmware/crypto_wallet_top.vhd Line: 54
    Info (169065): Pin GPIO2[1] has a permanently disabled output enable File: C:/Users/Class2018/Documents/Projects/Crypto_wallet/firmware/crypto_wallet_top.vhd Line: 54
    Info (169065): Pin GPIO2[2] has a permanently disabled output enable File: C:/Users/Class2018/Documents/Projects/Crypto_wallet/firmware/crypto_wallet_top.vhd Line: 54
    Info (169065): Pin GPIO2[3] has a permanently disabled output enable File: C:/Users/Class2018/Documents/Projects/Crypto_wallet/firmware/crypto_wallet_top.vhd Line: 54
    Info (169065): Pin GPIO2[4] has a permanently disabled output enable File: C:/Users/Class2018/Documents/Projects/Crypto_wallet/firmware/crypto_wallet_top.vhd Line: 54
    Info (169065): Pin GPIO2[5] has a permanently disabled output enable File: C:/Users/Class2018/Documents/Projects/Crypto_wallet/firmware/crypto_wallet_top.vhd Line: 54
    Info (169065): Pin GPIO2[6] has a permanently disabled output enable File: C:/Users/Class2018/Documents/Projects/Crypto_wallet/firmware/crypto_wallet_top.vhd Line: 54
    Info (169065): Pin GPIO2[7] has a permanently disabled output enable File: C:/Users/Class2018/Documents/Projects/Crypto_wallet/firmware/crypto_wallet_top.vhd Line: 54
    Info (169065): Pin GPIO2[8] has a permanently disabled output enable File: C:/Users/Class2018/Documents/Projects/Crypto_wallet/firmware/crypto_wallet_top.vhd Line: 54
    Info (169065): Pin GPIO2[9] has a permanently disabled output enable File: C:/Users/Class2018/Documents/Projects/Crypto_wallet/firmware/crypto_wallet_top.vhd Line: 54
    Info (169065): Pin GPIO2[10] has a permanently disabled output enable File: C:/Users/Class2018/Documents/Projects/Crypto_wallet/firmware/crypto_wallet_top.vhd Line: 54
    Info (169065): Pin GPIO2[11] has a permanently disabled output enable File: C:/Users/Class2018/Documents/Projects/Crypto_wallet/firmware/crypto_wallet_top.vhd Line: 54
    Info (169065): Pin GPIO2[12] has a permanently disabled output enable File: C:/Users/Class2018/Documents/Projects/Crypto_wallet/firmware/crypto_wallet_top.vhd Line: 54
    Info (169065): Pin gpio0[0] has a permanently disabled output enable File: C:/Users/Class2018/Documents/Projects/Crypto_wallet/firmware/crypto_wallet_top.vhd Line: 58
    Info (169065): Pin gpio0[1] has a permanently disabled output enable File: C:/Users/Class2018/Documents/Projects/Crypto_wallet/firmware/crypto_wallet_top.vhd Line: 58
    Info (169065): Pin gpio0[2] has a permanently disabled output enable File: C:/Users/Class2018/Documents/Projects/Crypto_wallet/firmware/crypto_wallet_top.vhd Line: 58
    Info (169065): Pin gpio0[3] has a permanently disabled output enable File: C:/Users/Class2018/Documents/Projects/Crypto_wallet/firmware/crypto_wallet_top.vhd Line: 58
    Info (169065): Pin gpio0[4] has a permanently disabled output enable File: C:/Users/Class2018/Documents/Projects/Crypto_wallet/firmware/crypto_wallet_top.vhd Line: 58
    Info (169065): Pin gpio0[5] has a permanently disabled output enable File: C:/Users/Class2018/Documents/Projects/Crypto_wallet/firmware/crypto_wallet_top.vhd Line: 58
    Info (169065): Pin gpio0[6] has a permanently disabled output enable File: C:/Users/Class2018/Documents/Projects/Crypto_wallet/firmware/crypto_wallet_top.vhd Line: 58
    Info (169065): Pin gpio0[7] has a permanently disabled output enable File: C:/Users/Class2018/Documents/Projects/Crypto_wallet/firmware/crypto_wallet_top.vhd Line: 58
    Info (169065): Pin gpio0[8] has a permanently disabled output enable File: C:/Users/Class2018/Documents/Projects/Crypto_wallet/firmware/crypto_wallet_top.vhd Line: 58
    Info (169065): Pin gpio0[9] has a permanently disabled output enable File: C:/Users/Class2018/Documents/Projects/Crypto_wallet/firmware/crypto_wallet_top.vhd Line: 58
    Info (169065): Pin gpio0[10] has a permanently disabled output enable File: C:/Users/Class2018/Documents/Projects/Crypto_wallet/firmware/crypto_wallet_top.vhd Line: 58
    Info (169065): Pin gpio0[11] has a permanently disabled output enable File: C:/Users/Class2018/Documents/Projects/Crypto_wallet/firmware/crypto_wallet_top.vhd Line: 58
    Info (169065): Pin gpio0[12] has a permanently disabled output enable File: C:/Users/Class2018/Documents/Projects/Crypto_wallet/firmware/crypto_wallet_top.vhd Line: 58
    Info (169065): Pin gpio0[13] has a permanently disabled output enable File: C:/Users/Class2018/Documents/Projects/Crypto_wallet/firmware/crypto_wallet_top.vhd Line: 58
    Info (169065): Pin gpio0[14] has a permanently disabled output enable File: C:/Users/Class2018/Documents/Projects/Crypto_wallet/firmware/crypto_wallet_top.vhd Line: 58
    Info (169065): Pin gpio0[15] has a permanently disabled output enable File: C:/Users/Class2018/Documents/Projects/Crypto_wallet/firmware/crypto_wallet_top.vhd Line: 58
    Info (169065): Pin gpio0[16] has a permanently disabled output enable File: C:/Users/Class2018/Documents/Projects/Crypto_wallet/firmware/crypto_wallet_top.vhd Line: 58
    Info (169065): Pin gpio0[17] has a permanently disabled output enable File: C:/Users/Class2018/Documents/Projects/Crypto_wallet/firmware/crypto_wallet_top.vhd Line: 58
    Info (169065): Pin gpio0[18] has a permanently disabled output enable File: C:/Users/Class2018/Documents/Projects/Crypto_wallet/firmware/crypto_wallet_top.vhd Line: 58
    Info (169065): Pin gpio0[19] has a permanently disabled output enable File: C:/Users/Class2018/Documents/Projects/Crypto_wallet/firmware/crypto_wallet_top.vhd Line: 58
    Info (169065): Pin gpio0[20] has a permanently disabled output enable File: C:/Users/Class2018/Documents/Projects/Crypto_wallet/firmware/crypto_wallet_top.vhd Line: 58
    Info (169065): Pin gpio0[21] has a permanently disabled output enable File: C:/Users/Class2018/Documents/Projects/Crypto_wallet/firmware/crypto_wallet_top.vhd Line: 58
    Info (169065): Pin gpio0[22] has a permanently disabled output enable File: C:/Users/Class2018/Documents/Projects/Crypto_wallet/firmware/crypto_wallet_top.vhd Line: 58
    Info (169065): Pin gpio0[23] has a permanently disabled output enable File: C:/Users/Class2018/Documents/Projects/Crypto_wallet/firmware/crypto_wallet_top.vhd Line: 58
    Info (169065): Pin gpio0[24] has a permanently disabled output enable File: C:/Users/Class2018/Documents/Projects/Crypto_wallet/firmware/crypto_wallet_top.vhd Line: 58
    Info (169065): Pin gpio0[25] has a permanently disabled output enable File: C:/Users/Class2018/Documents/Projects/Crypto_wallet/firmware/crypto_wallet_top.vhd Line: 58
    Info (169065): Pin gpio0[26] has a permanently disabled output enable File: C:/Users/Class2018/Documents/Projects/Crypto_wallet/firmware/crypto_wallet_top.vhd Line: 58
    Info (169065): Pin gpio0[27] has a permanently disabled output enable File: C:/Users/Class2018/Documents/Projects/Crypto_wallet/firmware/crypto_wallet_top.vhd Line: 58
    Info (169065): Pin gpio0[28] has a permanently disabled output enable File: C:/Users/Class2018/Documents/Projects/Crypto_wallet/firmware/crypto_wallet_top.vhd Line: 58
    Info (169065): Pin gpio0[29] has a permanently disabled output enable File: C:/Users/Class2018/Documents/Projects/Crypto_wallet/firmware/crypto_wallet_top.vhd Line: 58
    Info (169065): Pin gpio0[30] has a permanently disabled output enable File: C:/Users/Class2018/Documents/Projects/Crypto_wallet/firmware/crypto_wallet_top.vhd Line: 58
    Info (169065): Pin gpio0[31] has a permanently disabled output enable File: C:/Users/Class2018/Documents/Projects/Crypto_wallet/firmware/crypto_wallet_top.vhd Line: 58
    Info (169065): Pin gpio0[32] has a permanently disabled output enable File: C:/Users/Class2018/Documents/Projects/Crypto_wallet/firmware/crypto_wallet_top.vhd Line: 58
    Info (169065): Pin gpio0[33] has a permanently disabled output enable File: C:/Users/Class2018/Documents/Projects/Crypto_wallet/firmware/crypto_wallet_top.vhd Line: 58
    Info (169065): Pin gpio1[0] has a permanently disabled output enable File: C:/Users/Class2018/Documents/Projects/Crypto_wallet/firmware/crypto_wallet_top.vhd Line: 62
    Info (169065): Pin gpio1[1] has a permanently disabled output enable File: C:/Users/Class2018/Documents/Projects/Crypto_wallet/firmware/crypto_wallet_top.vhd Line: 62
    Info (169065): Pin gpio1[2] has a permanently disabled output enable File: C:/Users/Class2018/Documents/Projects/Crypto_wallet/firmware/crypto_wallet_top.vhd Line: 62
    Info (169065): Pin gpio1[3] has a permanently disabled output enable File: C:/Users/Class2018/Documents/Projects/Crypto_wallet/firmware/crypto_wallet_top.vhd Line: 62
    Info (169065): Pin gpio1[4] has a permanently disabled output enable File: C:/Users/Class2018/Documents/Projects/Crypto_wallet/firmware/crypto_wallet_top.vhd Line: 62
    Info (169065): Pin gpio1[5] has a permanently disabled output enable File: C:/Users/Class2018/Documents/Projects/Crypto_wallet/firmware/crypto_wallet_top.vhd Line: 62
    Info (169065): Pin gpio1[6] has a permanently disabled output enable File: C:/Users/Class2018/Documents/Projects/Crypto_wallet/firmware/crypto_wallet_top.vhd Line: 62
    Info (169065): Pin gpio1[7] has a permanently disabled output enable File: C:/Users/Class2018/Documents/Projects/Crypto_wallet/firmware/crypto_wallet_top.vhd Line: 62
    Info (169065): Pin gpio1[8] has a permanently disabled output enable File: C:/Users/Class2018/Documents/Projects/Crypto_wallet/firmware/crypto_wallet_top.vhd Line: 62
    Info (169065): Pin gpio1[9] has a permanently disabled output enable File: C:/Users/Class2018/Documents/Projects/Crypto_wallet/firmware/crypto_wallet_top.vhd Line: 62
    Info (169065): Pin gpio1[10] has a permanently disabled output enable File: C:/Users/Class2018/Documents/Projects/Crypto_wallet/firmware/crypto_wallet_top.vhd Line: 62
    Info (169065): Pin gpio1[11] has a permanently disabled output enable File: C:/Users/Class2018/Documents/Projects/Crypto_wallet/firmware/crypto_wallet_top.vhd Line: 62
    Info (169065): Pin gpio1[12] has a permanently disabled output enable File: C:/Users/Class2018/Documents/Projects/Crypto_wallet/firmware/crypto_wallet_top.vhd Line: 62
    Info (169065): Pin gpio1[13] has a permanently disabled output enable File: C:/Users/Class2018/Documents/Projects/Crypto_wallet/firmware/crypto_wallet_top.vhd Line: 62
    Info (169065): Pin gpio1[14] has a permanently disabled output enable File: C:/Users/Class2018/Documents/Projects/Crypto_wallet/firmware/crypto_wallet_top.vhd Line: 62
    Info (169065): Pin gpio1[15] has a permanently disabled output enable File: C:/Users/Class2018/Documents/Projects/Crypto_wallet/firmware/crypto_wallet_top.vhd Line: 62
    Info (169065): Pin gpio1[16] has a permanently disabled output enable File: C:/Users/Class2018/Documents/Projects/Crypto_wallet/firmware/crypto_wallet_top.vhd Line: 62
    Info (169065): Pin gpio1[17] has a permanently disabled output enable File: C:/Users/Class2018/Documents/Projects/Crypto_wallet/firmware/crypto_wallet_top.vhd Line: 62
    Info (169065): Pin gpio1[18] has a permanently disabled output enable File: C:/Users/Class2018/Documents/Projects/Crypto_wallet/firmware/crypto_wallet_top.vhd Line: 62
    Info (169065): Pin gpio1[19] has a permanently disabled output enable File: C:/Users/Class2018/Documents/Projects/Crypto_wallet/firmware/crypto_wallet_top.vhd Line: 62
    Info (169065): Pin gpio1[20] has a permanently disabled output enable File: C:/Users/Class2018/Documents/Projects/Crypto_wallet/firmware/crypto_wallet_top.vhd Line: 62
    Info (169065): Pin gpio1[21] has a permanently disabled output enable File: C:/Users/Class2018/Documents/Projects/Crypto_wallet/firmware/crypto_wallet_top.vhd Line: 62
    Info (169065): Pin gpio1[22] has a permanently disabled output enable File: C:/Users/Class2018/Documents/Projects/Crypto_wallet/firmware/crypto_wallet_top.vhd Line: 62
    Info (169065): Pin gpio1[23] has a permanently disabled output enable File: C:/Users/Class2018/Documents/Projects/Crypto_wallet/firmware/crypto_wallet_top.vhd Line: 62
    Info (169065): Pin gpio1[24] has a permanently disabled output enable File: C:/Users/Class2018/Documents/Projects/Crypto_wallet/firmware/crypto_wallet_top.vhd Line: 62
    Info (169065): Pin gpio1[25] has a permanently disabled output enable File: C:/Users/Class2018/Documents/Projects/Crypto_wallet/firmware/crypto_wallet_top.vhd Line: 62
    Info (169065): Pin gpio1[26] has a permanently disabled output enable File: C:/Users/Class2018/Documents/Projects/Crypto_wallet/firmware/crypto_wallet_top.vhd Line: 62
    Info (169065): Pin gpio1[27] has a permanently disabled output enable File: C:/Users/Class2018/Documents/Projects/Crypto_wallet/firmware/crypto_wallet_top.vhd Line: 62
    Info (169065): Pin gpio1[28] has a permanently disabled output enable File: C:/Users/Class2018/Documents/Projects/Crypto_wallet/firmware/crypto_wallet_top.vhd Line: 62
    Info (169065): Pin gpio1[29] has a permanently disabled output enable File: C:/Users/Class2018/Documents/Projects/Crypto_wallet/firmware/crypto_wallet_top.vhd Line: 62
    Info (169065): Pin gpio1[30] has a permanently disabled output enable File: C:/Users/Class2018/Documents/Projects/Crypto_wallet/firmware/crypto_wallet_top.vhd Line: 62
    Info (169065): Pin gpio1[31] has a permanently disabled output enable File: C:/Users/Class2018/Documents/Projects/Crypto_wallet/firmware/crypto_wallet_top.vhd Line: 62
    Info (169065): Pin gpio1[32] has a permanently disabled output enable File: C:/Users/Class2018/Documents/Projects/Crypto_wallet/firmware/crypto_wallet_top.vhd Line: 62
    Info (169065): Pin gpio1[33] has a permanently disabled output enable File: C:/Users/Class2018/Documents/Projects/Crypto_wallet/firmware/crypto_wallet_top.vhd Line: 62
Info (144001): Generated suppressed messages file C:/Users/Class2018/Documents/Projects/Crypto_wallet/impl/quartus/crypto_wallet.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 30 warnings
    Info: Peak virtual memory: 5527 megabytes
    Info: Processing ended: Mon Nov 26 20:43:31 2018
    Info: Elapsed time: 00:00:23
    Info: Total CPU time (on all processors): 00:00:21


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in C:/Users/Class2018/Documents/Projects/Crypto_wallet/impl/quartus/crypto_wallet.fit.smsg.


