# DDR2 Controller Project


## Objective

The goal of this project is to develop a DDR2 controller to understand DRAM operations and improve hardware IP design skills.
It uses SystemVerilog to implement a DDR2 (or its successors) controller.

## Overview
![An overview of the system](DOC/FIG/Overview.png)

Your DDR2 controller will receive AXI requests and exercise a DDR2 model (Micron 512Mb DDR2).

## DRAM Timing Parameters

## SystemVerilog Interface
