Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Mon Dec  9 22:01:36 2024
| Host         : eecs-digital-33 running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_timing -file obj/post_place_timing.rpt
| Design       : top_level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Fully Placed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.539ns  (required time - arrival time)
  Source:                 lr/pixel_hcount_out_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_camera_cw_fast  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            cam2_stacker/tlast_recent_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_camera_cw_fast  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_camera_cw_fast
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_camera_cw_fast rise@5.000ns - clk_camera_cw_fast rise@0.000ns)
  Data Path Delay:        4.185ns  (logic 1.027ns (24.540%)  route 3.158ns (75.460%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.131ns = ( 2.869 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.526ns
    Clock Pessimism Removal (CPR):    -0.434ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_camera_cw_fast rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    wizard_migcam/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  wizard_migcam/clkin1_ibufg/O
                         net (fo=1, estimated)        1.253     2.693    wizard_migcam/clk_in1_cw_fast
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.525    -5.832 r  wizard_migcam/plle2_adv_inst/CLKOUT2
                         net (fo=1, estimated)        1.660    -4.172    wizard_migcam/clk_camera_cw_fast
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -4.076 r  wizard_migcam/clkout3_buf/O
                         net (fo=914, estimated)      1.550    -2.526    lr/clk_camera
    SLICE_X46Y59         FDSE                                         r  lr/pixel_hcount_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y59         FDSE (Prop_fdse_C_Q)         0.478    -2.048 f  lr/pixel_hcount_out_reg[3]/Q
                         net (fo=5, estimated)        0.663    -1.385    lr/Q[3]
    SLICE_X45Y59         LUT4 (Prop_lut4_I0_O)        0.301    -1.084 f  lr/tlast_recent[15]_i_2__0/O
                         net (fo=1, estimated)        0.650    -0.434    lr/tlast_recent[15]_i_2__0_n_0
    SLICE_X47Y60         LUT6 (Prop_lut6_I0_O)        0.124    -0.310 f  lr/tlast_recent[15]_i_1__0/O
                         net (fo=10, estimated)       1.071     0.761    lr/pixel_tlast0
    SLICE_X41Y58         LUT4 (Prop_lut4_I1_O)        0.124     0.885 r  lr/data_recent[127]_i_1__0/O
                         net (fo=139, estimated)      0.774     1.659    cam2_stacker/data_recent_reg[127]_0[0]
    SLICE_X42Y61         FDRE                                         r  cam2_stacker/tlast_recent_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_camera_cw_fast rise edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     5.000    wizard_migcam/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370     6.370 r  wizard_migcam/clkin1_ibufg/O
                         net (fo=1, estimated)        1.190     7.561    wizard_migcam/clk_in1_cw_fast
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.790    -0.229 r  wizard_migcam/plle2_adv_inst/CLKOUT2
                         net (fo=1, estimated)        1.577     1.348    wizard_migcam/clk_camera_cw_fast
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     1.439 r  wizard_migcam/clkout3_buf/O
                         net (fo=914, estimated)      1.430     2.869    cam2_stacker/clk_camera
    SLICE_X42Y61         FDRE                                         r  cam2_stacker/tlast_recent_reg[14]/C
                         clock pessimism             -0.434     2.434    
                         clock uncertainty           -0.067     2.368    
    SLICE_X42Y61         FDRE (Setup_fdre_C_CE)      -0.169     2.199    cam2_stacker/tlast_recent_reg[14]
  -------------------------------------------------------------------
                         required time                          2.199    
                         arrival time                          -1.659    
  -------------------------------------------------------------------
                         slack                                  0.539    




