[kernel] Parsing /root/data1/wgy/algorithm-new/ResultAblationLLMOnly/acsl-algorithms/openPangu-Embedded-7B-V1.1/_bellmanford.c/_bellmanford_verified_5.c (with preprocessing)
[wp] Running WP plugin...
[wp] Warning: Missing RTE guards
[wp] User Error: Prover 'cvc4' not found in why3.conf
[wp] 18 goals scheduled
[wp] [Timeout] typed_bellmanford_loop_assigns_2_part4 (Qed 112ms) (Alt-Ergo)
[wp] [Timeout] typed_bellmanford_loop_assigns_2_part3 (Qed 107ms) (Alt-Ergo)
[wp] [Timeout] typed_bellmanford_loop_invariant_i_40_preserved (Qed 191ms) (Alt-Ergo)
[wp] [Timeout] typed_bellmanford_loop_invariant_i_39_preserved (Qed 188ms) (Alt-Ergo)
[wp] [Timeout] typed_bellmanford_loop_invariant_i_38_established (Qed 18ms) (Alt-Ergo)
[wp] [Timeout] typed_bellmanford_loop_invariant_i_37_established (Qed 17ms) (Alt-Ergo)
[wp] [Timeout] typed_bellmanford_loop_invariant_i_38_preserved (Qed 54ms) (Alt-Ergo)
[wp] [Timeout] typed_bellmanford_loop_invariant_i_37_preserved (Qed 54ms) (Alt-Ergo)
[wp] Proved goals:   11 / 19
  Unreachable:       1
  Qed:               9 (13ms-42ms-191ms)
  Alt-Ergo 2.6.2:    1 (79ms)
  Timeout:           8
------------------------------------------------------------
  Function _bellmanford
------------------------------------------------------------

Goal Preservation of Invariant 'i_37' (file /root/data1/wgy/algorithm-new/ResultAblationLLMOnly/acsl-algorithms/openPangu-Embedded-7B-V1.1/_bellmanford.c/_bellmanford_verified_5.c, line 25):
Let m = Mint_0[shift_sint32(dist_0, start_0) <- 0].
Let a = shift_sint32(parent_0, 0).
Let a_1 = shift_sint32(dist_0, 0).
Let a_2 = memcpy(memcpy(m, a, Mint_undef_0, a, n), a_1, Mint_undef_1, a_1, n).
Let a_3 = memcpy(memcpy(a_2, a, Mint_undef_2, a, n), a_1, Mint_undef_3, a_1,
            n).
Let a_4 = shift_sint32(parent_0, i).
Let a_5 = a_3[a_4].
Let a_6 = shift_sint32(dist_0, i).
Let a_7 = a_3[a_6].
Let a_8 = a_2[a_4].
Let a_9 = a_2[a_6].
Let x = m[shift_sint32(parent_0, 1)].
Let x_1 = m[shift_sint32(dist_0, 1)].
Let x_2 = 1 + i.
Let a_10 = a_3[shift_sint32(dist_0, x_2)].
Assume {
  Type: is_sint32(e) /\ is_sint32(i) /\ is_sint32(j) /\ is_sint32(n) /\
      is_sint32(start_0) /\ is_sint32(x_2) /\ is_sint32(x_1) /\
      is_sint32(x) /\ is_sint32(a_9) /\ is_sint32(a_8) /\ is_sint32(a_7) /\
      is_sint32(a_5) /\ is_sint32(a_10).
  (* Heap *)
  Type: (region(dist_0.base) <= 0) /\ (region(edges_0.base) <= 0) /\
      (region(parent_0.base) <= 0) /\ linked(Malloc_0).
  (* Pre-condition *)
  Have: 0 < e.
  (* Pre-condition *)
  Have: 0 < n.
  (* Pre-condition *)
  Have: valid_rw(Malloc_0, shift_S1_Edge(edges_0, 0), 3 * e).
  (* Pre-condition *)
  Have: valid_rw(Malloc_0, a_1, n).
  (* Pre-condition *)
  Have: valid_rw(Malloc_0, a, n).
  (* Pre-condition *)
  Have: (0 <= start_0) /\ (start_0 < n).
  (* Pre-condition *)
  Have: forall i_1 : Z. let a_11 = shift_S1_Edge(edges_0, i_1) in
      let x_3 = Mint_0[shiftfield_F1_Edge_u(a_11)] in
      let x_4 = Mint_0[shiftfield_F1_Edge_v(a_11)] in ((0 <= i_1) ->
      ((i_1 < e) -> ((0 <= x_3) /\ (x_3 < n) /\ (0 <= x_4) /\ (x_4 < n)))).
  (* Pre-condition *)
  Have: forall i_1 : Z. ((0 <= i_1) -> ((i_1 < n) ->
      (Mint_0[shift_sint32(parent_0, i_1)] = (-1)))).
  (* Pre-condition *)
  Have: forall i_1 : Z. ((0 <= i_1) -> ((i_1 < n) ->
      (Mint_0[shift_sint32(dist_0, i_1)] = 2147483647))).
  (* Invariant 'i_37' *)
  Have: (0 <= x_1) /\ (x_1 <= 2147483646).
  (* Invariant 'i_38' *)
  Have: (0 <= x) /\ (x < n).
  (* Invariant 'i_37' *)
  Have: (0 <= a_9) /\ (a_9 <= 2147483646).
  (* Invariant 'i_38' *)
  Have: (0 <= a_8) /\ (a_8 < n).
  (* Then *)
  Have: i < n.
  (* Invariant 'i_39' *)
  Have: (0 <= a_7) /\ (a_7 <= 2147483646).
  (* Invariant 'i_40' *)
  Have: (0 <= a_5) /\ (a_5 < n).
  (* Else *)
  Have: e <= j.
}
Prove: (0 <= a_10) /\ (a_10 <= 2147483646).
Prover Alt-Ergo 2.6.2 returns Timeout (Qed:54ms) (10s)
Prover Z3 4.15.4 returns Timeout (Qed:54ms) (10s)

------------------------------------------------------------

Goal Establishment of Invariant 'i_37' (file /root/data1/wgy/algorithm-new/ResultAblationLLMOnly/acsl-algorithms/openPangu-Embedded-7B-V1.1/_bellmanford.c/_bellmanford_verified_5.c, line 25):
Let m = Mint_0[shift_sint32(dist_0, start_0) <- 0].
Let x = m[shift_sint32(dist_0, 1)].
Assume {
  Type: is_sint32(e) /\ is_sint32(n) /\ is_sint32(start_0) /\ is_sint32(x) /\
      is_sint32(m[shift_sint32(parent_0, 1)]).
  (* Heap *)
  Type: (region(dist_0.base) <= 0) /\ (region(edges_0.base) <= 0) /\
      (region(parent_0.base) <= 0) /\ linked(Malloc_0).
  (* Pre-condition *)
  Have: 0 < e.
  (* Pre-condition *)
  Have: 0 < n.
  (* Pre-condition *)
  Have: valid_rw(Malloc_0, shift_S1_Edge(edges_0, 0), 3 * e).
  (* Pre-condition *)
  Have: valid_rw(Malloc_0, shift_sint32(dist_0, 0), n).
  (* Pre-condition *)
  Have: valid_rw(Malloc_0, shift_sint32(parent_0, 0), n).
  (* Pre-condition *)
  Have: (0 <= start_0) /\ (start_0 < n).
  (* Pre-condition *)
  Have: forall i : Z. let a = shift_S1_Edge(edges_0, i) in
      let x_1 = Mint_0[shiftfield_F1_Edge_u(a)] in
      let x_2 = Mint_0[shiftfield_F1_Edge_v(a)] in ((0 <= i) -> ((i < e) ->
      ((0 <= x_1) /\ (x_1 < n) /\ (0 <= x_2) /\ (x_2 < n)))).
  (* Pre-condition *)
  Have: forall i : Z. ((0 <= i) -> ((i < n) ->
      (Mint_0[shift_sint32(parent_0, i)] = (-1)))).
  (* Pre-condition *)
  Have: forall i : Z. ((0 <= i) -> ((i < n) ->
      (Mint_0[shift_sint32(dist_0, i)] = 2147483647))).
}
Prove: (0 <= x) /\ (x <= 2147483646).
Prover Alt-Ergo 2.6.2 returns Timeout (Qed:17ms) (10s)
Prover Z3 4.15.4 returns Timeout (Qed:17ms) (10s)

------------------------------------------------------------

Goal Preservation of Invariant 'i_38' (file /root/data1/wgy/algorithm-new/ResultAblationLLMOnly/acsl-algorithms/openPangu-Embedded-7B-V1.1/_bellmanford.c/_bellmanford_verified_5.c, line 27):
Let m = Mint_0[shift_sint32(dist_0, start_0) <- 0].
Let a = shift_sint32(parent_0, 0).
Let a_1 = shift_sint32(dist_0, 0).
Let a_2 = memcpy(memcpy(m, a, Mint_undef_0, a, n), a_1, Mint_undef_1, a_1, n).
Let a_3 = memcpy(memcpy(a_2, a, Mint_undef_2, a, n), a_1, Mint_undef_3, a_1,
            n).
Let x = 1 + i.
Let a_4 = a_3[shift_sint32(dist_0, x)].
Let a_5 = shift_sint32(parent_0, i).
Let a_6 = a_3[a_5].
Let a_7 = shift_sint32(dist_0, i).
Let a_8 = a_3[a_7].
Let a_9 = a_2[a_5].
Let a_10 = a_2[a_7].
Let x_1 = m[shift_sint32(parent_0, 1)].
Let x_2 = m[shift_sint32(dist_0, 1)].
Let a_11 = a_3[shift_sint32(parent_0, x)].
Assume {
  Type: is_sint32(e) /\ is_sint32(i) /\ is_sint32(j) /\ is_sint32(n) /\
      is_sint32(start_0) /\ is_sint32(x) /\ is_sint32(x_2) /\
      is_sint32(x_1) /\ is_sint32(a_10) /\ is_sint32(a_9) /\
      is_sint32(a_8) /\ is_sint32(a_6) /\ is_sint32(a_4) /\ is_sint32(a_11).
  (* Heap *)
  Type: (region(dist_0.base) <= 0) /\ (region(edges_0.base) <= 0) /\
      (region(parent_0.base) <= 0) /\ linked(Malloc_0).
  (* Pre-condition *)
  Have: 0 < e.
  (* Pre-condition *)
  Have: 0 < n.
  (* Pre-condition *)
  Have: valid_rw(Malloc_0, shift_S1_Edge(edges_0, 0), 3 * e).
  (* Pre-condition *)
  Have: valid_rw(Malloc_0, a_1, n).
  (* Pre-condition *)
  Have: valid_rw(Malloc_0, a, n).
  (* Pre-condition *)
  Have: (0 <= start_0) /\ (start_0 < n).
  (* Pre-condition *)
  Have: forall i_1 : Z. let a_12 = shift_S1_Edge(edges_0, i_1) in
      let x_3 = Mint_0[shiftfield_F1_Edge_u(a_12)] in
      let x_4 = Mint_0[shiftfield_F1_Edge_v(a_12)] in ((0 <= i_1) ->
      ((i_1 < e) -> ((0 <= x_3) /\ (x_3 < n) /\ (0 <= x_4) /\ (x_4 < n)))).
  (* Pre-condition *)
  Have: forall i_1 : Z. ((0 <= i_1) -> ((i_1 < n) ->
      (Mint_0[shift_sint32(parent_0, i_1)] = (-1)))).
  (* Pre-condition *)
  Have: forall i_1 : Z. ((0 <= i_1) -> ((i_1 < n) ->
      (Mint_0[shift_sint32(dist_0, i_1)] = 2147483647))).
  (* Invariant 'i_37' *)
  Have: (0 <= x_2) /\ (x_2 <= 2147483646).
  (* Invariant 'i_38' *)
  Have: (0 <= x_1) /\ (x_1 < n).
  (* Invariant 'i_37' *)
  Have: (0 <= a_10) /\ (a_10 <= 2147483646).
  (* Invariant 'i_38' *)
  Have: (0 <= a_9) /\ (a_9 < n).
  (* Then *)
  Have: i < n.
  (* Invariant 'i_39' *)
  Have: (0 <= a_8) /\ (a_8 <= 2147483646).
  (* Invariant 'i_40' *)
  Have: (0 <= a_6) /\ (a_6 < n).
  (* Else *)
  Have: e <= j.
  (* Invariant 'i_37' *)
  Have: (0 <= a_4) /\ (a_4 <= 2147483646).
}
Prove: (0 <= a_11) /\ (a_11 < n).
Prover Alt-Ergo 2.6.2 returns Timeout (Qed:54ms) (10s)
Prover Z3 4.15.4 returns Timeout (Qed:54ms) (10s)

------------------------------------------------------------

Goal Establishment of Invariant 'i_38' (file /root/data1/wgy/algorithm-new/ResultAblationLLMOnly/acsl-algorithms/openPangu-Embedded-7B-V1.1/_bellmanford.c/_bellmanford_verified_5.c, line 27):
Let m = Mint_0[shift_sint32(dist_0, start_0) <- 0].
Let x = m[shift_sint32(dist_0, 1)].
Let x_1 = m[shift_sint32(parent_0, 1)].
Assume {
  Type: is_sint32(e) /\ is_sint32(n) /\ is_sint32(start_0) /\ is_sint32(x) /\
      is_sint32(x_1).
  (* Heap *)
  Type: (region(dist_0.base) <= 0) /\ (region(edges_0.base) <= 0) /\
      (region(parent_0.base) <= 0) /\ linked(Malloc_0).
  (* Pre-condition *)
  Have: 0 < e.
  (* Pre-condition *)
  Have: 0 < n.
  (* Pre-condition *)
  Have: valid_rw(Malloc_0, shift_S1_Edge(edges_0, 0), 3 * e).
  (* Pre-condition *)
  Have: valid_rw(Malloc_0, shift_sint32(dist_0, 0), n).
  (* Pre-condition *)
  Have: valid_rw(Malloc_0, shift_sint32(parent_0, 0), n).
  (* Pre-condition *)
  Have: (0 <= start_0) /\ (start_0 < n).
  (* Pre-condition *)
  Have: forall i : Z. let a = shift_S1_Edge(edges_0, i) in
      let x_2 = Mint_0[shiftfield_F1_Edge_u(a)] in
      let x_3 = Mint_0[shiftfield_F1_Edge_v(a)] in ((0 <= i) -> ((i < e) ->
      ((0 <= x_2) /\ (x_2 < n) /\ (0 <= x_3) /\ (x_3 < n)))).
  (* Pre-condition *)
  Have: forall i : Z. ((0 <= i) -> ((i < n) ->
      (Mint_0[shift_sint32(parent_0, i)] = (-1)))).
  (* Pre-condition *)
  Have: forall i : Z. ((0 <= i) -> ((i < n) ->
      (Mint_0[shift_sint32(dist_0, i)] = 2147483647))).
  (* Invariant 'i_37' *)
  Have: (0 <= x) /\ (x <= 2147483646).
}
Prove: (0 <= x_1) /\ (x_1 < n).
Prover Alt-Ergo 2.6.2 returns Timeout (Qed:18ms) (10s)
Prover Z3 4.15.4 returns Timeout (Qed:18ms) (10s)

------------------------------------------------------------

Goal Preservation of Invariant 'i_39' (file /root/data1/wgy/algorithm-new/ResultAblationLLMOnly/acsl-algorithms/openPangu-Embedded-7B-V1.1/_bellmanford.c/_bellmanford_verified_5.c, line 35):
Let m = Mint_1[shift_sint32(dist_0, start_0) <- 0].
Let a = shift_sint32(parent_0, 0).
Let a_1 = shift_sint32(dist_0, 0).
Let a_2 = memcpy(memcpy(m, a, Mint_undef_0, a, n), a_1, Mint_undef_1, a_1, n).
Let a_3 = memcpy(memcpy(a_2, a, Mint_undef_2, a, n), a_1, Mint_undef_3, a_1,
            n).
Let a_4 = shift_S1_Edge(edges_0, j).
Let a_5 = a_3[shiftfield_F1_Edge_weight(a_4)].
Let a_6 = a_3[shiftfield_F1_Edge_u(a_4)].
Let a_7 = shift_sint32(dist_0, a_6).
Let a_8 = a_3[a_7].
Let a_9 = a_3[shiftfield_F1_Edge_v(a_4)].
Let a_10 = a_3[shift_sint32(dist_0, a_9)].
Let a_11 = shift_sint32(parent_0, i).
Let a_12 = a_3[a_11].
Let a_13 = shift_sint32(dist_0, i).
Let a_14 = a_3[a_13].
Let a_15 = a_2[a_11].
Let a_16 = a_2[a_13].
Let x = m[shift_sint32(parent_0, 1)].
Let x_1 = m[shift_sint32(dist_0, 1)].
Let x_2 = Mint_0[a_13].
Assume {
  Type: is_sint32(e) /\ is_sint32(i) /\ is_sint32(j) /\ is_sint32(n) /\
      is_sint32(start_0) /\ is_sint32(x_2) /\ is_sint32(Mint_0[a_11]) /\
      is_sint32(x_1) /\ is_sint32(x) /\ is_sint32(a_16) /\ is_sint32(a_15) /\
      is_sint32(a_14) /\ is_sint32(a_12) /\ is_sint32(a_6) /\
      is_sint32(a_9) /\ is_sint32(a_5) /\ is_sint32(Mint_2[a_7]) /\
      is_sint32(a_8) /\ is_sint32(a_10).
  (* Heap *)
  Type: (region(dist_0.base) <= 0) /\ (region(edges_0.base) <= 0) /\
      (region(parent_0.base) <= 0) /\ linked(Malloc_0).
  (* Residual *)
  When: a_8 != 2147483647.
  (* Pre-condition *)
  Have: 0 < e.
  (* Pre-condition *)
  Have: 0 < n.
  (* Pre-condition *)
  Have: valid_rw(Malloc_0, shift_S1_Edge(edges_0, 0), 3 * e).
  (* Pre-condition *)
  Have: valid_rw(Malloc_0, a_1, n).
  (* Pre-condition *)
  Have: valid_rw(Malloc_0, a, n).
  (* Pre-condition *)
  Have: (0 <= start_0) /\ (start_0 < n).
  (* Pre-condition *)
  Have: forall i_1 : Z. let a_17 = shift_S1_Edge(edges_0, i_1) in
      let x_3 = Mint_1[shiftfield_F1_Edge_u(a_17)] in
      let x_4 = Mint_1[shiftfield_F1_Edge_v(a_17)] in ((0 <= i_1) ->
      ((i_1 < e) -> ((0 <= x_3) /\ (x_3 < n) /\ (0 <= x_4) /\ (x_4 < n)))).
  (* Pre-condition *)
  Have: forall i_1 : Z. ((0 <= i_1) -> ((i_1 < n) ->
      (Mint_1[shift_sint32(parent_0, i_1)] = (-1)))).
  (* Pre-condition *)
  Have: forall i_1 : Z. ((0 <= i_1) -> ((i_1 < n) ->
      (Mint_1[shift_sint32(dist_0, i_1)] = 2147483647))).
  (* Invariant 'i_37' *)
  Have: (0 <= x_1) /\ (x_1 <= 2147483646).
  (* Invariant 'i_38' *)
  Have: (0 <= x) /\ (x < n).
  (* Invariant 'i_37' *)
  Have: (0 <= a_16) /\ (a_16 <= 2147483646).
  (* Invariant 'i_38' *)
  Have: (0 <= a_15) /\ (a_15 < n).
  (* Then *)
  Have: i < n.
  (* Invariant 'i_39' *)
  Have: (0 <= a_14) /\ (a_14 <= 2147483646).
  (* Invariant 'i_40' *)
  Have: (0 <= a_12) /\ (a_12 < n).
  (* Then *)
  Have: j < e.
  If (a_5 + a_8) < a_10
  Then {
    Let x_3 = Mint_2[shiftfield_F1_Edge_v(a_4)].
    Let x_4 = Mint_2[shiftfield_F1_Edge_u(a_4)].
    Have: a_3 = Mint_2.
    Have: Mint_2[shift_sint32(dist_0, x_3)
            <- Mint_2[shiftfield_F1_Edge_weight(a_4)]
            + Mint_2[shift_sint32(dist_0, x_4)]][shift_sint32(parent_0, x_3)
            <- x_4] = Mint_0.
  }
  Else { Have: a_3 = Mint_0. }
}
Prove: (0 <= x_2) /\ (x_2 <= 2147483646).
Prover Alt-Ergo 2.6.2 returns Timeout (Qed:188ms) (10s)
Prover Z3 4.15.4 returns Timeout (Qed:188ms) (10s)

------------------------------------------------------------

Goal Establishment of Invariant 'i_39' (file /root/data1/wgy/algorithm-new/ResultAblationLLMOnly/acsl-algorithms/openPangu-Embedded-7B-V1.1/_bellmanford.c/_bellmanford_verified_5.c, line 35):
Prove: true.
Prover Qed returns Valid (9ms)

------------------------------------------------------------

Goal Preservation of Invariant 'i_40' (file /root/data1/wgy/algorithm-new/ResultAblationLLMOnly/acsl-algorithms/openPangu-Embedded-7B-V1.1/_bellmanford.c/_bellmanford_verified_5.c, line 37):
Let a = shift_sint32(dist_0, i).
Let x = Mint_0[a].
Let m = Mint_1[shift_sint32(dist_0, start_0) <- 0].
Let a_1 = shift_sint32(parent_0, 0).
Let a_2 = shift_sint32(dist_0, 0).
Let a_3 = memcpy(memcpy(m, a_1, Mint_undef_0, a_1, n), a_2, Mint_undef_1,
            a_2, n).
Let a_4 = memcpy(memcpy(a_3, a_1, Mint_undef_2, a_1, n), a_2, Mint_undef_3,
            a_2, n).
Let a_5 = shift_S1_Edge(edges_0, j).
Let a_6 = a_4[shiftfield_F1_Edge_weight(a_5)].
Let a_7 = a_4[shiftfield_F1_Edge_u(a_5)].
Let a_8 = shift_sint32(dist_0, a_7).
Let a_9 = a_4[a_8].
Let a_10 = a_4[shiftfield_F1_Edge_v(a_5)].
Let a_11 = a_4[shift_sint32(dist_0, a_10)].
Let a_12 = shift_sint32(parent_0, i).
Let a_13 = a_4[a_12].
Let a_14 = a_4[a].
Let a_15 = a_3[a_12].
Let a_16 = a_3[a].
Let x_1 = m[shift_sint32(parent_0, 1)].
Let x_2 = m[shift_sint32(dist_0, 1)].
Let x_3 = Mint_0[a_12].
Assume {
  Type: is_sint32(e) /\ is_sint32(i) /\ is_sint32(j) /\ is_sint32(n) /\
      is_sint32(start_0) /\ is_sint32(x) /\ is_sint32(x_3) /\
      is_sint32(x_2) /\ is_sint32(x_1) /\ is_sint32(a_16) /\
      is_sint32(a_15) /\ is_sint32(a_14) /\ is_sint32(a_13) /\
      is_sint32(a_7) /\ is_sint32(a_10) /\ is_sint32(a_6) /\
      is_sint32(Mint_2[a_8]) /\ is_sint32(a_9) /\ is_sint32(a_11).
  (* Heap *)
  Type: (region(dist_0.base) <= 0) /\ (region(edges_0.base) <= 0) /\
      (region(parent_0.base) <= 0) /\ linked(Malloc_0).
  (* Residual *)
  When: a_9 != 2147483647.
  (* Pre-condition *)
  Have: 0 < e.
  (* Pre-condition *)
  Have: 0 < n.
  (* Pre-condition *)
  Have: valid_rw(Malloc_0, shift_S1_Edge(edges_0, 0), 3 * e).
  (* Pre-condition *)
  Have: valid_rw(Malloc_0, a_2, n).
  (* Pre-condition *)
  Have: valid_rw(Malloc_0, a_1, n).
  (* Pre-condition *)
  Have: (0 <= start_0) /\ (start_0 < n).
  (* Pre-condition *)
  Have: forall i_1 : Z. let a_17 = shift_S1_Edge(edges_0, i_1) in
      let x_4 = Mint_1[shiftfield_F1_Edge_u(a_17)] in
      let x_5 = Mint_1[shiftfield_F1_Edge_v(a_17)] in ((0 <= i_1) ->
      ((i_1 < e) -> ((0 <= x_4) /\ (x_4 < n) /\ (0 <= x_5) /\ (x_5 < n)))).
  (* Pre-condition *)
  Have: forall i_1 : Z. ((0 <= i_1) -> ((i_1 < n) ->
      (Mint_1[shift_sint32(parent_0, i_1)] = (-1)))).
  (* Pre-condition *)
  Have: forall i_1 : Z. ((0 <= i_1) -> ((i_1 < n) ->
      (Mint_1[shift_sint32(dist_0, i_1)] = 2147483647))).
  (* Invariant 'i_37' *)
  Have: (0 <= x_2) /\ (x_2 <= 2147483646).
  (* Invariant 'i_38' *)
  Have: (0 <= x_1) /\ (x_1 < n).
  (* Invariant 'i_37' *)
  Have: (0 <= a_16) /\ (a_16 <= 2147483646).
  (* Invariant 'i_38' *)
  Have: (0 <= a_15) /\ (a_15 < n).
  (* Then *)
  Have: i < n.
  (* Invariant 'i_39' *)
  Have: (0 <= a_14) /\ (a_14 <= 2147483646).
  (* Invariant 'i_40' *)
  Have: (0 <= a_13) /\ (a_13 < n).
  (* Then *)
  Have: j < e.
  If (a_6 + a_9) < a_11
  Then {
    Let x_4 = Mint_2[shiftfield_F1_Edge_v(a_5)].
    Let x_5 = Mint_2[shiftfield_F1_Edge_u(a_5)].
    Have: a_4 = Mint_2.
    Have: Mint_2[shift_sint32(dist_0, x_4)
            <- Mint_2[shiftfield_F1_Edge_weight(a_5)]
            + Mint_2[shift_sint32(dist_0, x_5)]][shift_sint32(parent_0, x_4)
            <- x_5] = Mint_0.
  }
  Else { Have: a_4 = Mint_0. }
  (* Invariant 'i_39' *)
  Have: (0 <= x) /\ (x <= 2147483646).
}
Prove: (0 <= x_3) /\ (x_3 < n).
Prover Alt-Ergo 2.6.2 returns Timeout (Qed:191ms) (10s)
Prover Z3 4.15.4 returns Timeout (Qed:191ms) (10s)

------------------------------------------------------------

Goal Establishment of Invariant 'i_40' (file /root/data1/wgy/algorithm-new/ResultAblationLLMOnly/acsl-algorithms/openPangu-Embedded-7B-V1.1/_bellmanford.c/_bellmanford_verified_5.c, line 37):
Prove: true.
Prover Qed returns Valid (9ms)

------------------------------------------------------------

Goal Loop assigns (file /root/data1/wgy/algorithm-new/ResultAblationLLMOnly/acsl-algorithms/openPangu-Embedded-7B-V1.1/_bellmanford.c/_bellmanford_verified_5.c, line 30) (1/3):
Prove: true.
Prover Qed returns Valid

------------------------------------------------------------

Goal Loop assigns (file /root/data1/wgy/algorithm-new/ResultAblationLLMOnly/acsl-algorithms/openPangu-Embedded-7B-V1.1/_bellmanford.c/_bellmanford_verified_5.c, line 30) (2/3):
Effect at line 32
Prove: true.
Prover Qed returns Valid (13ms)

------------------------------------------------------------

Goal Loop assigns (file /root/data1/wgy/algorithm-new/ResultAblationLLMOnly/acsl-algorithms/openPangu-Embedded-7B-V1.1/_bellmanford.c/_bellmanford_verified_5.c, line 30) (3/3):
Effect at line 44
Prove: true.
Prover Qed returns Valid (12ms)

------------------------------------------------------------

Goal Loop assigns (file /root/data1/wgy/algorithm-new/ResultAblationLLMOnly/acsl-algorithms/openPangu-Embedded-7B-V1.1/_bellmanford.c/_bellmanford_verified_5.c, line 40) (1/4):
Prove: true.
Prover Qed returns Valid

------------------------------------------------------------

Goal Loop assigns (file /root/data1/wgy/algorithm-new/ResultAblationLLMOnly/acsl-algorithms/openPangu-Embedded-7B-V1.1/_bellmanford.c/_bellmanford_verified_5.c, line 40) (2/4):
Effect at line 44
Prove: true.
Prover Qed returns Valid (20ms)

------------------------------------------------------------

Goal Loop assigns (file /root/data1/wgy/algorithm-new/ResultAblationLLMOnly/acsl-algorithms/openPangu-Embedded-7B-V1.1/_bellmanford.c/_bellmanford_verified_5.c, line 40) (3/4):
Effect at line 49
Let m = Mint_0[shift_sint32(dist_0, start_0) <- 0].
Let a = shift_sint32(parent_0, 0).
Let a_1 = shift_sint32(dist_0, 0).
Let a_2 = memcpy(memcpy(m, a, Mint_undef_0, a, n), a_1, Mint_undef_1, a_1, n).
Let a_3 = memcpy(memcpy(a_2, a, Mint_undef_2, a, n), a_1, Mint_undef_3, a_1,
            n).
Let a_4 = shift_S1_Edge(edges_0, j).
Let a_5 = a_3[shiftfield_F1_Edge_v(a_4)].
Let a_6 = shift_sint32(dist_0, a_5).
Let a_7 = a_3[shiftfield_F1_Edge_weight(a_4)].
Let a_8 = a_3[shiftfield_F1_Edge_u(a_4)].
Let a_9 = a_3[shift_sint32(dist_0, a_8)].
Let a_10 = a_7 + a_9.
Let a_11 = a_3[a_6 <- a_10][shift_sint32(parent_0, a_5) <- a_8].
Let a_12 = shift_sint32(parent_0, i).
Let a_13 = a_11[a_12].
Let a_14 = shift_sint32(dist_0, i).
Let a_15 = a_11[a_14].
Let a_16 = a_3[a_6].
Let a_17 = a_3[a_12].
Let a_18 = a_3[a_14].
Let a_19 = a_2[a_12].
Let a_20 = a_2[a_14].
Let x = m[shift_sint32(parent_0, 1)].
Let x_1 = m[shift_sint32(dist_0, 1)].
Assume {
  Type: is_sint32(e) /\ is_sint32(i) /\ is_sint32(j) /\ is_sint32(n) /\
      is_sint32(start_0) /\ is_sint32(x_1) /\ is_sint32(x) /\
      is_sint32(a_20) /\ is_sint32(a_19) /\ is_sint32(a_18) /\
      is_sint32(a_17) /\ is_sint32(a_8) /\ is_sint32(a_5) /\
      is_sint32(a_7) /\ is_sint32(a_9) /\ is_sint32(a_16) /\
      is_sint32(a_15) /\ is_sint32(a_13).
  (* Heap *)
  Type: (region(dist_0.base) <= 0) /\ (region(edges_0.base) <= 0) /\
      (region(parent_0.base) <= 0) /\ linked(Malloc_0).
  (* Goal *)
  When: !invalid(Malloc_0, a_6, 1).
  (* Pre-condition *)
  Have: 0 < e.
  (* Pre-condition *)
  Have: 0 < n.
  (* Pre-condition *)
  Have: valid_rw(Malloc_0, shift_S1_Edge(edges_0, 0), 3 * e).
  (* Pre-condition *)
  Have: valid_rw(Malloc_0, a_1, n).
  (* Pre-condition *)
  Have: valid_rw(Malloc_0, a, n).
  (* Pre-condition *)
  Have: (0 <= start_0) /\ (start_0 < n).
  (* Pre-condition *)
  Have: forall i_1 : Z. let a_21 = shift_S1_Edge(edges_0, i_1) in
      let x_2 = Mint_0[shiftfield_F1_Edge_u(a_21)] in
      let x_3 = Mint_0[shiftfield_F1_Edge_v(a_21)] in ((0 <= i_1) ->
      ((i_1 < e) -> ((0 <= x_2) /\ (x_2 < n) /\ (0 <= x_3) /\ (x_3 < n)))).
  (* Pre-condition *)
  Have: forall i_1 : Z. ((0 <= i_1) -> ((i_1 < n) ->
      (Mint_0[shift_sint32(parent_0, i_1)] = (-1)))).
  (* Pre-condition *)
  Have: forall i_1 : Z. ((0 <= i_1) -> ((i_1 < n) ->
      (Mint_0[shift_sint32(dist_0, i_1)] = 2147483647))).
  (* Invariant 'i_37' *)
  Have: (0 <= x_1) /\ (x_1 <= 2147483646).
  (* Invariant 'i_38' *)
  Have: (0 <= x) /\ (x < n).
  (* Invariant 'i_37' *)
  Have: (0 <= a_20) /\ (a_20 <= 2147483646).
  (* Invariant 'i_38' *)
  Have: (0 <= a_19) /\ (a_19 < n).
  (* Then *)
  Have: i < n.
  (* Invariant 'i_39' *)
  Have: (0 <= a_18) /\ (a_18 <= 2147483646).
  (* Invariant 'i_40' *)
  Have: (0 <= a_17) /\ (a_17 < n).
  (* Then *)
  Have: j < e.
  (* Then *)
  Have: a_9 != 2147483647.
  (* Then *)
  Have: a_10 < a_16.
  (* Invariant 'i_39' *)
  Have: (0 <= a_15) /\ (a_15 <= 2147483646).
  (* Invariant 'i_40' *)
  Have: (0 <= a_13) /\ (a_13 < n).
}
Prove: included(a_6, 1, a_1, n) \/ included(a_6, 1, a, n).
Prover Alt-Ergo 2.6.2 returns Timeout (Qed:107ms) (10s)
Prover Z3 4.15.4 returns Timeout (Qed:107ms) (10s)

------------------------------------------------------------

Goal Loop assigns (file /root/data1/wgy/algorithm-new/ResultAblationLLMOnly/acsl-algorithms/openPangu-Embedded-7B-V1.1/_bellmanford.c/_bellmanford_verified_5.c, line 40) (4/4):
Effect at line 50
Let m = Mint_0[shift_sint32(dist_0, start_0) <- 0].
Let a = shift_sint32(parent_0, 0).
Let a_1 = shift_sint32(dist_0, 0).
Let a_2 = memcpy(memcpy(m, a, Mint_undef_0, a, n), a_1, Mint_undef_1, a_1, n).
Let a_3 = memcpy(memcpy(a_2, a, Mint_undef_2, a, n), a_1, Mint_undef_3, a_1,
            n).
Let a_4 = shift_S1_Edge(edges_0, j).
Let a_5 = a_3[shiftfield_F1_Edge_v(a_4)].
Let a_6 = shift_sint32(dist_0, a_5).
Let a_7 = a_3[shiftfield_F1_Edge_weight(a_4)].
Let a_8 = a_3[shiftfield_F1_Edge_u(a_4)].
Let a_9 = a_3[shift_sint32(dist_0, a_8)].
Let a_10 = a_7 + a_9.
Let a_11 = shift_sint32(parent_0, a_5).
Let a_12 = a_3[a_6 <- a_10][a_11 <- a_8].
Let a_13 = shift_sint32(parent_0, i).
Let a_14 = a_12[a_13].
Let a_15 = shift_sint32(dist_0, i).
Let a_16 = a_12[a_15].
Let a_17 = a_3[a_6].
Let a_18 = a_3[a_13].
Let a_19 = a_3[a_15].
Let a_20 = a_2[a_13].
Let a_21 = a_2[a_15].
Let x = m[shift_sint32(parent_0, 1)].
Let x_1 = m[shift_sint32(dist_0, 1)].
Assume {
  Type: is_sint32(e) /\ is_sint32(i) /\ is_sint32(j) /\ is_sint32(n) /\
      is_sint32(start_0) /\ is_sint32(x_1) /\ is_sint32(x) /\
      is_sint32(a_21) /\ is_sint32(a_20) /\ is_sint32(a_19) /\
      is_sint32(a_18) /\ is_sint32(a_8) /\ is_sint32(a_5) /\
      is_sint32(a_7) /\ is_sint32(a_9) /\ is_sint32(a_17) /\
      is_sint32(a_16) /\ is_sint32(a_14).
  (* Heap *)
  Type: (region(dist_0.base) <= 0) /\ (region(edges_0.base) <= 0) /\
      (region(parent_0.base) <= 0) /\ linked(Malloc_0).
  (* Goal *)
  When: !invalid(Malloc_0, a_11, 1).
  (* Pre-condition *)
  Have: 0 < e.
  (* Pre-condition *)
  Have: 0 < n.
  (* Pre-condition *)
  Have: valid_rw(Malloc_0, shift_S1_Edge(edges_0, 0), 3 * e).
  (* Pre-condition *)
  Have: valid_rw(Malloc_0, a_1, n).
  (* Pre-condition *)
  Have: valid_rw(Malloc_0, a, n).
  (* Pre-condition *)
  Have: (0 <= start_0) /\ (start_0 < n).
  (* Pre-condition *)
  Have: forall i_1 : Z. let a_22 = shift_S1_Edge(edges_0, i_1) in
      let x_2 = Mint_0[shiftfield_F1_Edge_u(a_22)] in
      let x_3 = Mint_0[shiftfield_F1_Edge_v(a_22)] in ((0 <= i_1) ->
      ((i_1 < e) -> ((0 <= x_2) /\ (x_2 < n) /\ (0 <= x_3) /\ (x_3 < n)))).
  (* Pre-condition *)
  Have: forall i_1 : Z. ((0 <= i_1) -> ((i_1 < n) ->
      (Mint_0[shift_sint32(parent_0, i_1)] = (-1)))).
  (* Pre-condition *)
  Have: forall i_1 : Z. ((0 <= i_1) -> ((i_1 < n) ->
      (Mint_0[shift_sint32(dist_0, i_1)] = 2147483647))).
  (* Invariant 'i_37' *)
  Have: (0 <= x_1) /\ (x_1 <= 2147483646).
  (* Invariant 'i_38' *)
  Have: (0 <= x) /\ (x < n).
  (* Invariant 'i_37' *)
  Have: (0 <= a_21) /\ (a_21 <= 2147483646).
  (* Invariant 'i_38' *)
  Have: (0 <= a_20) /\ (a_20 < n).
  (* Then *)
  Have: i < n.
  (* Invariant 'i_39' *)
  Have: (0 <= a_19) /\ (a_19 <= 2147483646).
  (* Invariant 'i_40' *)
  Have: (0 <= a_18) /\ (a_18 < n).
  (* Then *)
  Have: j < e.
  (* Then *)
  Have: a_9 != 2147483647.
  (* Then *)
  Have: a_10 < a_17.
  (* Invariant 'i_39' *)
  Have: (0 <= a_16) /\ (a_16 <= 2147483646).
  (* Invariant 'i_40' *)
  Have: (0 <= a_14) /\ (a_14 < n).
}
Prove: included(a_11, 1, a_1, n) \/ included(a_11, 1, a, n).
Prover Alt-Ergo 2.6.2 returns Timeout (Qed:112ms) (10s)
Prover Z3 4.15.4 returns Timeout (Qed:112ms) (10s)

------------------------------------------------------------

Goal Assigns (file /root/data1/wgy/algorithm-new/ResultAblationLLMOnly/acsl-algorithms/openPangu-Embedded-7B-V1.1/_bellmanford.c/_bellmanford_verified_5.c, line 18) in '_bellmanford' (1/3):
Effect at line 21
Let a = shift_sint32(parent_0, 0).
Let a_1 = shift_sint32(dist_0, 0).
Let a_2 = shift_sint32(dist_0, start_0).
Assume {
  Type: is_sint32(e) /\ is_sint32(n) /\ is_sint32(start_0).
  (* Heap *)
  Type: (region(dist_0.base) <= 0) /\ (region(edges_0.base) <= 0) /\
      (region(parent_0.base) <= 0) /\ linked(Malloc_0).
  (* Goal *)
  When: !invalid(Malloc_0, a_2, 1).
  (* Pre-condition *)
  Have: 0 < e.
  (* Pre-condition *)
  Have: 0 < n.
  (* Pre-condition *)
  Have: valid_rw(Malloc_0, shift_S1_Edge(edges_0, 0), 3 * e).
  (* Pre-condition *)
  Have: valid_rw(Malloc_0, a_1, n).
  (* Pre-condition *)
  Have: valid_rw(Malloc_0, a, n).
  (* Pre-condition *)
  Have: (0 <= start_0) /\ (start_0 < n).
  (* Pre-condition *)
  Have: forall i : Z. let a_3 = shift_S1_Edge(edges_0, i) in
      let x = Mint_0[shiftfield_F1_Edge_u(a_3)] in
      let x_1 = Mint_0[shiftfield_F1_Edge_v(a_3)] in ((0 <= i) -> ((i < e) ->
      ((0 <= x) /\ (x < n) /\ (0 <= x_1) /\ (x_1 < n)))).
  (* Pre-condition *)
  Have: forall i : Z. ((0 <= i) -> ((i < n) ->
      (Mint_0[shift_sint32(parent_0, i)] = (-1)))).
  (* Pre-condition *)
  Have: forall i : Z. ((0 <= i) -> ((i < n) ->
      (Mint_0[shift_sint32(dist_0, i)] = 2147483647))).
}
Prove: included(a_2, 1, a_1, n) \/ included(a_2, 1, a, n).
Prover Alt-Ergo 2.6.2 returns Valid (Qed:13ms) (79ms) (122)
Prover Z3 4.15.4 returns Valid (Qed:13ms) (18ms) (41122)

------------------------------------------------------------

Goal Assigns (file /root/data1/wgy/algorithm-new/ResultAblationLLMOnly/acsl-algorithms/openPangu-Embedded-7B-V1.1/_bellmanford.c/_bellmanford_verified_5.c, line 18) in '_bellmanford' (2/3):
Effect at line 32
Prove: true.
Prover Qed returns Valid (7ms)

------------------------------------------------------------

Goal Assigns (file /root/data1/wgy/algorithm-new/ResultAblationLLMOnly/acsl-algorithms/openPangu-Embedded-7B-V1.1/_bellmanford.c/_bellmanford_verified_5.c, line 18) in '_bellmanford' (3/3):
Effect at line 55
Prove: true.
Prover Qed returns Valid (8ms)

------------------------------------------------------------
[wp] Deferred error message was emitted during execution:
  Prover 'cvc4' not found in why3.conf
[kernel] Plug-in wp aborted: invalid user input.
