{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1710467692458 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1710467692458 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 14 19:54:52 2024 " "Processing started: Thu Mar 14 19:54:52 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1710467692458 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1710467692458 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MaquinaEstados -c MaquinaEstados --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off MaquinaEstados -c MaquinaEstados --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1710467692459 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1710467692743 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1710467692743 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "FSM.sv(28) " "Verilog HDL information at FSM.sv(28): always construct contains both blocking and non-blocking assignments" {  } { { "FSM.sv" "" { Text "C:/Users/Daniel/Desktop/Tarea FSM/FSM.sv" 28 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1710467697939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm.sv 1 1 " "Found 1 design units, including 1 entities, in source file fsm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FSM " "Found entity 1: FSM" {  } { { "FSM.sv" "" { Text "C:/Users/Daniel/Desktop/Tarea FSM/FSM.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710467697940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1710467697940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file fsm_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FSM_tb " "Found entity 1: FSM_tb" {  } { { "FSM_tb.sv" "" { Text "C:/Users/Daniel/Desktop/Tarea FSM/FSM_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710467697941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1710467697941 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FSM " "Elaborating entity \"FSM\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1710467697959 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 FSM.sv(44) " "Verilog HDL assignment warning at FSM.sv(44): truncated value with size 32 to match size of target (8)" {  } { { "FSM.sv" "" { Text "C:/Users/Daniel/Desktop/Tarea FSM/FSM.sv" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1710467697959 "|FSM"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "count_reg FSM.sv(28) " "Verilog HDL Always Construct warning at FSM.sv(28): inferring latch(es) for variable \"count_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "FSM.sv" "" { Text "C:/Users/Daniel/Desktop/Tarea FSM/FSM.sv" 28 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1710467697960 "|FSM"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "err FSM.sv(28) " "Verilog HDL Always Construct warning at FSM.sv(28): inferring latch(es) for variable \"err\", which holds its previous value in one or more paths through the always construct" {  } { { "FSM.sv" "" { Text "C:/Users/Daniel/Desktop/Tarea FSM/FSM.sv" 28 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1710467697960 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "err\[0\] FSM.sv(28) " "Inferred latch for \"err\[0\]\" at FSM.sv(28)" {  } { { "FSM.sv" "" { Text "C:/Users/Daniel/Desktop/Tarea FSM/FSM.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710467697960 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "err\[1\] FSM.sv(28) " "Inferred latch for \"err\[1\]\" at FSM.sv(28)" {  } { { "FSM.sv" "" { Text "C:/Users/Daniel/Desktop/Tarea FSM/FSM.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710467697960 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "err\[2\] FSM.sv(28) " "Inferred latch for \"err\[2\]\" at FSM.sv(28)" {  } { { "FSM.sv" "" { Text "C:/Users/Daniel/Desktop/Tarea FSM/FSM.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710467697960 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "err\[3\] FSM.sv(28) " "Inferred latch for \"err\[3\]\" at FSM.sv(28)" {  } { { "FSM.sv" "" { Text "C:/Users/Daniel/Desktop/Tarea FSM/FSM.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710467697960 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "err\[4\] FSM.sv(28) " "Inferred latch for \"err\[4\]\" at FSM.sv(28)" {  } { { "FSM.sv" "" { Text "C:/Users/Daniel/Desktop/Tarea FSM/FSM.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710467697960 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "err\[5\] FSM.sv(28) " "Inferred latch for \"err\[5\]\" at FSM.sv(28)" {  } { { "FSM.sv" "" { Text "C:/Users/Daniel/Desktop/Tarea FSM/FSM.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710467697960 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "err\[6\] FSM.sv(28) " "Inferred latch for \"err\[6\]\" at FSM.sv(28)" {  } { { "FSM.sv" "" { Text "C:/Users/Daniel/Desktop/Tarea FSM/FSM.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710467697960 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "err\[7\] FSM.sv(28) " "Inferred latch for \"err\[7\]\" at FSM.sv(28)" {  } { { "FSM.sv" "" { Text "C:/Users/Daniel/Desktop/Tarea FSM/FSM.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710467697960 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count_reg\[0\] FSM.sv(28) " "Inferred latch for \"count_reg\[0\]\" at FSM.sv(28)" {  } { { "FSM.sv" "" { Text "C:/Users/Daniel/Desktop/Tarea FSM/FSM.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710467697960 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count_reg\[1\] FSM.sv(28) " "Inferred latch for \"count_reg\[1\]\" at FSM.sv(28)" {  } { { "FSM.sv" "" { Text "C:/Users/Daniel/Desktop/Tarea FSM/FSM.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710467697960 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count_reg\[2\] FSM.sv(28) " "Inferred latch for \"count_reg\[2\]\" at FSM.sv(28)" {  } { { "FSM.sv" "" { Text "C:/Users/Daniel/Desktop/Tarea FSM/FSM.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710467697960 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count_reg\[3\] FSM.sv(28) " "Inferred latch for \"count_reg\[3\]\" at FSM.sv(28)" {  } { { "FSM.sv" "" { Text "C:/Users/Daniel/Desktop/Tarea FSM/FSM.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710467697960 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count_reg\[4\] FSM.sv(28) " "Inferred latch for \"count_reg\[4\]\" at FSM.sv(28)" {  } { { "FSM.sv" "" { Text "C:/Users/Daniel/Desktop/Tarea FSM/FSM.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710467697960 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count_reg\[5\] FSM.sv(28) " "Inferred latch for \"count_reg\[5\]\" at FSM.sv(28)" {  } { { "FSM.sv" "" { Text "C:/Users/Daniel/Desktop/Tarea FSM/FSM.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710467697960 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count_reg\[6\] FSM.sv(28) " "Inferred latch for \"count_reg\[6\]\" at FSM.sv(28)" {  } { { "FSM.sv" "" { Text "C:/Users/Daniel/Desktop/Tarea FSM/FSM.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710467697960 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count_reg\[7\] FSM.sv(28) " "Inferred latch for \"count_reg\[7\]\" at FSM.sv(28)" {  } { { "FSM.sv" "" { Text "C:/Users/Daniel/Desktop/Tarea FSM/FSM.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710467697960 "|FSM"}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Daniel/Desktop/Tarea FSM/output_files/MaquinaEstados.map.smsg " "Generated suppressed messages file C:/Users/Daniel/Desktop/Tarea FSM/output_files/MaquinaEstados.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1710467697993 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 4 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4760 " "Peak virtual memory: 4760 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1710467697997 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 14 19:54:57 2024 " "Processing ended: Thu Mar 14 19:54:57 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1710467697997 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1710467697997 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1710467697997 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1710467697997 ""}
