ARM GAS  C:\Users\marce\AppData\Local\Temp\cckbtm55.s 			page 1


   1              		.cpu cortex-m3
   2              		.arch armv7-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"stm32l1xx_hal_msp.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.HAL_MspInit,"ax",%progbits
  18              		.align	1
  19              		.global	HAL_MspInit
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  24              	HAL_MspInit:
  25              	.LFB72:
  26              		.file 1 "Core/Src/stm32l1xx_hal_msp.c"
   1:Core/Src/stm32l1xx_hal_msp.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32l1xx_hal_msp.c **** /**
   3:Core/Src/stm32l1xx_hal_msp.c ****   ******************************************************************************
   4:Core/Src/stm32l1xx_hal_msp.c ****   * @file         stm32l1xx_hal_msp.c
   5:Core/Src/stm32l1xx_hal_msp.c ****   * @brief        This file provides code for the MSP Initialization
   6:Core/Src/stm32l1xx_hal_msp.c ****   *               and de-Initialization codes.
   7:Core/Src/stm32l1xx_hal_msp.c ****   ******************************************************************************
   8:Core/Src/stm32l1xx_hal_msp.c ****   * @attention
   9:Core/Src/stm32l1xx_hal_msp.c ****   *
  10:Core/Src/stm32l1xx_hal_msp.c ****   * Copyright (c) 2022 STMicroelectronics.
  11:Core/Src/stm32l1xx_hal_msp.c ****   * All rights reserved.
  12:Core/Src/stm32l1xx_hal_msp.c ****   *
  13:Core/Src/stm32l1xx_hal_msp.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/stm32l1xx_hal_msp.c ****   * in the root directory of this software component.
  15:Core/Src/stm32l1xx_hal_msp.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/stm32l1xx_hal_msp.c ****   *
  17:Core/Src/stm32l1xx_hal_msp.c ****   ******************************************************************************
  18:Core/Src/stm32l1xx_hal_msp.c ****   */
  19:Core/Src/stm32l1xx_hal_msp.c **** /* USER CODE END Header */
  20:Core/Src/stm32l1xx_hal_msp.c **** 
  21:Core/Src/stm32l1xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  22:Core/Src/stm32l1xx_hal_msp.c **** #include "main.h"
  23:Core/Src/stm32l1xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  24:Core/Src/stm32l1xx_hal_msp.c **** 
  25:Core/Src/stm32l1xx_hal_msp.c **** /* USER CODE END Includes */
  26:Core/Src/stm32l1xx_hal_msp.c **** 
  27:Core/Src/stm32l1xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  28:Core/Src/stm32l1xx_hal_msp.c **** /* USER CODE BEGIN TD */
  29:Core/Src/stm32l1xx_hal_msp.c **** 
  30:Core/Src/stm32l1xx_hal_msp.c **** /* USER CODE END TD */
  31:Core/Src/stm32l1xx_hal_msp.c **** 
  32:Core/Src/stm32l1xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
ARM GAS  C:\Users\marce\AppData\Local\Temp\cckbtm55.s 			page 2


  33:Core/Src/stm32l1xx_hal_msp.c **** /* USER CODE BEGIN Define */
  34:Core/Src/stm32l1xx_hal_msp.c **** 
  35:Core/Src/stm32l1xx_hal_msp.c **** /* USER CODE END Define */
  36:Core/Src/stm32l1xx_hal_msp.c **** 
  37:Core/Src/stm32l1xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  38:Core/Src/stm32l1xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  39:Core/Src/stm32l1xx_hal_msp.c **** 
  40:Core/Src/stm32l1xx_hal_msp.c **** /* USER CODE END Macro */
  41:Core/Src/stm32l1xx_hal_msp.c **** 
  42:Core/Src/stm32l1xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  43:Core/Src/stm32l1xx_hal_msp.c **** /* USER CODE BEGIN PV */
  44:Core/Src/stm32l1xx_hal_msp.c **** 
  45:Core/Src/stm32l1xx_hal_msp.c **** /* USER CODE END PV */
  46:Core/Src/stm32l1xx_hal_msp.c **** 
  47:Core/Src/stm32l1xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  48:Core/Src/stm32l1xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  49:Core/Src/stm32l1xx_hal_msp.c **** 
  50:Core/Src/stm32l1xx_hal_msp.c **** /* USER CODE END PFP */
  51:Core/Src/stm32l1xx_hal_msp.c **** 
  52:Core/Src/stm32l1xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  53:Core/Src/stm32l1xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  54:Core/Src/stm32l1xx_hal_msp.c **** 
  55:Core/Src/stm32l1xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  56:Core/Src/stm32l1xx_hal_msp.c **** 
  57:Core/Src/stm32l1xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  58:Core/Src/stm32l1xx_hal_msp.c **** 
  59:Core/Src/stm32l1xx_hal_msp.c **** /* USER CODE END 0 */
  60:Core/Src/stm32l1xx_hal_msp.c **** /**
  61:Core/Src/stm32l1xx_hal_msp.c ****   * Initializes the Global MSP.
  62:Core/Src/stm32l1xx_hal_msp.c ****   */
  63:Core/Src/stm32l1xx_hal_msp.c **** void HAL_MspInit(void)
  64:Core/Src/stm32l1xx_hal_msp.c **** {
  27              		.loc 1 64 1 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 16
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31 0000 00B5     		push	{lr}
  32              	.LCFI0:
  33              		.cfi_def_cfa_offset 4
  34              		.cfi_offset 14, -4
  35 0002 85B0     		sub	sp, sp, #20
  36              	.LCFI1:
  37              		.cfi_def_cfa_offset 24
  65:Core/Src/stm32l1xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  66:Core/Src/stm32l1xx_hal_msp.c **** 
  67:Core/Src/stm32l1xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  68:Core/Src/stm32l1xx_hal_msp.c **** 
  69:Core/Src/stm32l1xx_hal_msp.c ****   __HAL_RCC_COMP_CLK_ENABLE();
  38              		.loc 1 69 3 view .LVU1
  39              	.LBB2:
  40              		.loc 1 69 3 view .LVU2
  41              		.loc 1 69 3 view .LVU3
  42 0004 124B     		ldr	r3, .L3
  43 0006 5A6A     		ldr	r2, [r3, #36]
  44 0008 42F00042 		orr	r2, r2, #-2147483648
  45 000c 5A62     		str	r2, [r3, #36]
  46              		.loc 1 69 3 view .LVU4
ARM GAS  C:\Users\marce\AppData\Local\Temp\cckbtm55.s 			page 3


  47 000e 5A6A     		ldr	r2, [r3, #36]
  48 0010 02F00042 		and	r2, r2, #-2147483648
  49 0014 0192     		str	r2, [sp, #4]
  50              		.loc 1 69 3 view .LVU5
  51 0016 019A     		ldr	r2, [sp, #4]
  52              	.LBE2:
  53              		.loc 1 69 3 view .LVU6
  70:Core/Src/stm32l1xx_hal_msp.c ****   __HAL_RCC_SYSCFG_CLK_ENABLE();
  54              		.loc 1 70 3 view .LVU7
  55              	.LBB3:
  56              		.loc 1 70 3 view .LVU8
  57              		.loc 1 70 3 view .LVU9
  58 0018 1A6A     		ldr	r2, [r3, #32]
  59 001a 42F00102 		orr	r2, r2, #1
  60 001e 1A62     		str	r2, [r3, #32]
  61              		.loc 1 70 3 view .LVU10
  62 0020 1A6A     		ldr	r2, [r3, #32]
  63 0022 02F00102 		and	r2, r2, #1
  64 0026 0292     		str	r2, [sp, #8]
  65              		.loc 1 70 3 view .LVU11
  66 0028 029A     		ldr	r2, [sp, #8]
  67              	.LBE3:
  68              		.loc 1 70 3 view .LVU12
  71:Core/Src/stm32l1xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  69              		.loc 1 71 3 view .LVU13
  70              	.LBB4:
  71              		.loc 1 71 3 view .LVU14
  72              		.loc 1 71 3 view .LVU15
  73 002a 5A6A     		ldr	r2, [r3, #36]
  74 002c 42F08052 		orr	r2, r2, #268435456
  75 0030 5A62     		str	r2, [r3, #36]
  76              		.loc 1 71 3 view .LVU16
  77 0032 5B6A     		ldr	r3, [r3, #36]
  78 0034 03F08053 		and	r3, r3, #268435456
  79 0038 0393     		str	r3, [sp, #12]
  80              		.loc 1 71 3 view .LVU17
  81 003a 039B     		ldr	r3, [sp, #12]
  82              	.LBE4:
  83              		.loc 1 71 3 view .LVU18
  72:Core/Src/stm32l1xx_hal_msp.c **** 
  73:Core/Src/stm32l1xx_hal_msp.c ****   /* System interrupt init*/
  74:Core/Src/stm32l1xx_hal_msp.c ****   /* PendSV_IRQn interrupt configuration */
  75:Core/Src/stm32l1xx_hal_msp.c ****   HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
  84              		.loc 1 75 3 view .LVU19
  85 003c 0022     		movs	r2, #0
  86 003e 0F21     		movs	r1, #15
  87 0040 6FF00100 		mvn	r0, #1
  88 0044 FFF7FEFF 		bl	HAL_NVIC_SetPriority
  89              	.LVL0:
  76:Core/Src/stm32l1xx_hal_msp.c **** 
  77:Core/Src/stm32l1xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  78:Core/Src/stm32l1xx_hal_msp.c **** 
  79:Core/Src/stm32l1xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  80:Core/Src/stm32l1xx_hal_msp.c **** }
  90              		.loc 1 80 1 is_stmt 0 view .LVU20
  91 0048 05B0     		add	sp, sp, #20
  92              	.LCFI2:
ARM GAS  C:\Users\marce\AppData\Local\Temp\cckbtm55.s 			page 4


  93              		.cfi_def_cfa_offset 4
  94              		@ sp needed
  95 004a 5DF804FB 		ldr	pc, [sp], #4
  96              	.L4:
  97 004e 00BF     		.align	2
  98              	.L3:
  99 0050 00380240 		.word	1073887232
 100              		.cfi_endproc
 101              	.LFE72:
 103              		.section	.text.HAL_SPI_MspInit,"ax",%progbits
 104              		.align	1
 105              		.global	HAL_SPI_MspInit
 106              		.syntax unified
 107              		.thumb
 108              		.thumb_func
 110              	HAL_SPI_MspInit:
 111              	.LVL1:
 112              	.LFB73:
  81:Core/Src/stm32l1xx_hal_msp.c **** 
  82:Core/Src/stm32l1xx_hal_msp.c **** /**
  83:Core/Src/stm32l1xx_hal_msp.c **** * @brief SPI MSP Initialization
  84:Core/Src/stm32l1xx_hal_msp.c **** * This function configures the hardware resources used in this example
  85:Core/Src/stm32l1xx_hal_msp.c **** * @param hspi: SPI handle pointer
  86:Core/Src/stm32l1xx_hal_msp.c **** * @retval None
  87:Core/Src/stm32l1xx_hal_msp.c **** */
  88:Core/Src/stm32l1xx_hal_msp.c **** void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
  89:Core/Src/stm32l1xx_hal_msp.c **** {
 113              		.loc 1 89 1 is_stmt 1 view -0
 114              		.cfi_startproc
 115              		@ args = 0, pretend = 0, frame = 32
 116              		@ frame_needed = 0, uses_anonymous_args = 0
 117              		.loc 1 89 1 is_stmt 0 view .LVU22
 118 0000 00B5     		push	{lr}
 119              	.LCFI3:
 120              		.cfi_def_cfa_offset 4
 121              		.cfi_offset 14, -4
 122 0002 89B0     		sub	sp, sp, #36
 123              	.LCFI4:
 124              		.cfi_def_cfa_offset 40
  90:Core/Src/stm32l1xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 125              		.loc 1 90 3 is_stmt 1 view .LVU23
 126              		.loc 1 90 20 is_stmt 0 view .LVU24
 127 0004 0023     		movs	r3, #0
 128 0006 0393     		str	r3, [sp, #12]
 129 0008 0493     		str	r3, [sp, #16]
 130 000a 0593     		str	r3, [sp, #20]
 131 000c 0693     		str	r3, [sp, #24]
 132 000e 0793     		str	r3, [sp, #28]
  91:Core/Src/stm32l1xx_hal_msp.c ****   if(hspi->Instance==SPI1)
 133              		.loc 1 91 3 is_stmt 1 view .LVU25
 134              		.loc 1 91 10 is_stmt 0 view .LVU26
 135 0010 0268     		ldr	r2, [r0]
 136              		.loc 1 91 5 view .LVU27
 137 0012 134B     		ldr	r3, .L9
 138 0014 9A42     		cmp	r2, r3
 139 0016 02D0     		beq	.L8
 140              	.LVL2:
ARM GAS  C:\Users\marce\AppData\Local\Temp\cckbtm55.s 			page 5


 141              	.L5:
  92:Core/Src/stm32l1xx_hal_msp.c ****   {
  93:Core/Src/stm32l1xx_hal_msp.c ****   /* USER CODE BEGIN SPI1_MspInit 0 */
  94:Core/Src/stm32l1xx_hal_msp.c **** 
  95:Core/Src/stm32l1xx_hal_msp.c ****   /* USER CODE END SPI1_MspInit 0 */
  96:Core/Src/stm32l1xx_hal_msp.c ****     /* Peripheral clock enable */
  97:Core/Src/stm32l1xx_hal_msp.c ****     __HAL_RCC_SPI1_CLK_ENABLE();
  98:Core/Src/stm32l1xx_hal_msp.c **** 
  99:Core/Src/stm32l1xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 100:Core/Src/stm32l1xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 101:Core/Src/stm32l1xx_hal_msp.c ****     PA5     ------> SPI1_SCK
 102:Core/Src/stm32l1xx_hal_msp.c ****     PA6     ------> SPI1_MISO
 103:Core/Src/stm32l1xx_hal_msp.c ****     PA7     ------> SPI1_MOSI
 104:Core/Src/stm32l1xx_hal_msp.c ****     */
 105:Core/Src/stm32l1xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 106:Core/Src/stm32l1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 107:Core/Src/stm32l1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 108:Core/Src/stm32l1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 109:Core/Src/stm32l1xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 110:Core/Src/stm32l1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 111:Core/Src/stm32l1xx_hal_msp.c **** 
 112:Core/Src/stm32l1xx_hal_msp.c ****   /* USER CODE BEGIN SPI1_MspInit 1 */
 113:Core/Src/stm32l1xx_hal_msp.c **** 
 114:Core/Src/stm32l1xx_hal_msp.c ****   /* USER CODE END SPI1_MspInit 1 */
 115:Core/Src/stm32l1xx_hal_msp.c ****   }
 116:Core/Src/stm32l1xx_hal_msp.c **** 
 117:Core/Src/stm32l1xx_hal_msp.c **** }
 142              		.loc 1 117 1 view .LVU28
 143 0018 09B0     		add	sp, sp, #36
 144              	.LCFI5:
 145              		.cfi_remember_state
 146              		.cfi_def_cfa_offset 4
 147              		@ sp needed
 148 001a 5DF804FB 		ldr	pc, [sp], #4
 149              	.LVL3:
 150              	.L8:
 151              	.LCFI6:
 152              		.cfi_restore_state
  97:Core/Src/stm32l1xx_hal_msp.c **** 
 153              		.loc 1 97 5 is_stmt 1 view .LVU29
 154              	.LBB5:
  97:Core/Src/stm32l1xx_hal_msp.c **** 
 155              		.loc 1 97 5 view .LVU30
  97:Core/Src/stm32l1xx_hal_msp.c **** 
 156              		.loc 1 97 5 view .LVU31
 157 001e 03F58433 		add	r3, r3, #67584
 158 0022 1A6A     		ldr	r2, [r3, #32]
 159 0024 42F48052 		orr	r2, r2, #4096
 160 0028 1A62     		str	r2, [r3, #32]
  97:Core/Src/stm32l1xx_hal_msp.c **** 
 161              		.loc 1 97 5 view .LVU32
 162 002a 1A6A     		ldr	r2, [r3, #32]
 163 002c 02F48052 		and	r2, r2, #4096
 164 0030 0192     		str	r2, [sp, #4]
  97:Core/Src/stm32l1xx_hal_msp.c **** 
 165              		.loc 1 97 5 view .LVU33
 166 0032 019A     		ldr	r2, [sp, #4]
ARM GAS  C:\Users\marce\AppData\Local\Temp\cckbtm55.s 			page 6


 167              	.LBE5:
  97:Core/Src/stm32l1xx_hal_msp.c **** 
 168              		.loc 1 97 5 view .LVU34
  99:Core/Src/stm32l1xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 169              		.loc 1 99 5 view .LVU35
 170              	.LBB6:
  99:Core/Src/stm32l1xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 171              		.loc 1 99 5 view .LVU36
  99:Core/Src/stm32l1xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 172              		.loc 1 99 5 view .LVU37
 173 0034 DA69     		ldr	r2, [r3, #28]
 174 0036 42F00102 		orr	r2, r2, #1
 175 003a DA61     		str	r2, [r3, #28]
  99:Core/Src/stm32l1xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 176              		.loc 1 99 5 view .LVU38
 177 003c DB69     		ldr	r3, [r3, #28]
 178 003e 03F00103 		and	r3, r3, #1
 179 0042 0293     		str	r3, [sp, #8]
  99:Core/Src/stm32l1xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 180              		.loc 1 99 5 view .LVU39
 181 0044 029B     		ldr	r3, [sp, #8]
 182              	.LBE6:
  99:Core/Src/stm32l1xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 183              		.loc 1 99 5 view .LVU40
 105:Core/Src/stm32l1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 184              		.loc 1 105 5 view .LVU41
 105:Core/Src/stm32l1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 185              		.loc 1 105 25 is_stmt 0 view .LVU42
 186 0046 E023     		movs	r3, #224
 187 0048 0393     		str	r3, [sp, #12]
 106:Core/Src/stm32l1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 188              		.loc 1 106 5 is_stmt 1 view .LVU43
 106:Core/Src/stm32l1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 189              		.loc 1 106 26 is_stmt 0 view .LVU44
 190 004a 0223     		movs	r3, #2
 191 004c 0493     		str	r3, [sp, #16]
 107:Core/Src/stm32l1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 192              		.loc 1 107 5 is_stmt 1 view .LVU45
 108:Core/Src/stm32l1xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 193              		.loc 1 108 5 view .LVU46
 108:Core/Src/stm32l1xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 194              		.loc 1 108 27 is_stmt 0 view .LVU47
 195 004e 0323     		movs	r3, #3
 196 0050 0693     		str	r3, [sp, #24]
 109:Core/Src/stm32l1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 197              		.loc 1 109 5 is_stmt 1 view .LVU48
 109:Core/Src/stm32l1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 198              		.loc 1 109 31 is_stmt 0 view .LVU49
 199 0052 0523     		movs	r3, #5
 200 0054 0793     		str	r3, [sp, #28]
 110:Core/Src/stm32l1xx_hal_msp.c **** 
 201              		.loc 1 110 5 is_stmt 1 view .LVU50
 202 0056 03A9     		add	r1, sp, #12
 203 0058 0248     		ldr	r0, .L9+4
 204              	.LVL4:
 110:Core/Src/stm32l1xx_hal_msp.c **** 
 205              		.loc 1 110 5 is_stmt 0 view .LVU51
ARM GAS  C:\Users\marce\AppData\Local\Temp\cckbtm55.s 			page 7


 206 005a FFF7FEFF 		bl	HAL_GPIO_Init
 207              	.LVL5:
 208              		.loc 1 117 1 view .LVU52
 209 005e DBE7     		b	.L5
 210              	.L10:
 211              		.align	2
 212              	.L9:
 213 0060 00300140 		.word	1073819648
 214 0064 00000240 		.word	1073872896
 215              		.cfi_endproc
 216              	.LFE73:
 218              		.section	.text.HAL_SPI_MspDeInit,"ax",%progbits
 219              		.align	1
 220              		.global	HAL_SPI_MspDeInit
 221              		.syntax unified
 222              		.thumb
 223              		.thumb_func
 225              	HAL_SPI_MspDeInit:
 226              	.LVL6:
 227              	.LFB74:
 118:Core/Src/stm32l1xx_hal_msp.c **** 
 119:Core/Src/stm32l1xx_hal_msp.c **** /**
 120:Core/Src/stm32l1xx_hal_msp.c **** * @brief SPI MSP De-Initialization
 121:Core/Src/stm32l1xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 122:Core/Src/stm32l1xx_hal_msp.c **** * @param hspi: SPI handle pointer
 123:Core/Src/stm32l1xx_hal_msp.c **** * @retval None
 124:Core/Src/stm32l1xx_hal_msp.c **** */
 125:Core/Src/stm32l1xx_hal_msp.c **** void HAL_SPI_MspDeInit(SPI_HandleTypeDef* hspi)
 126:Core/Src/stm32l1xx_hal_msp.c **** {
 228              		.loc 1 126 1 is_stmt 1 view -0
 229              		.cfi_startproc
 230              		@ args = 0, pretend = 0, frame = 0
 231              		@ frame_needed = 0, uses_anonymous_args = 0
 232              		.loc 1 126 1 is_stmt 0 view .LVU54
 233 0000 08B5     		push	{r3, lr}
 234              	.LCFI7:
 235              		.cfi_def_cfa_offset 8
 236              		.cfi_offset 3, -8
 237              		.cfi_offset 14, -4
 127:Core/Src/stm32l1xx_hal_msp.c ****   if(hspi->Instance==SPI1)
 238              		.loc 1 127 3 is_stmt 1 view .LVU55
 239              		.loc 1 127 10 is_stmt 0 view .LVU56
 240 0002 0268     		ldr	r2, [r0]
 241              		.loc 1 127 5 view .LVU57
 242 0004 064B     		ldr	r3, .L15
 243 0006 9A42     		cmp	r2, r3
 244 0008 00D0     		beq	.L14
 245              	.LVL7:
 246              	.L11:
 128:Core/Src/stm32l1xx_hal_msp.c ****   {
 129:Core/Src/stm32l1xx_hal_msp.c ****   /* USER CODE BEGIN SPI1_MspDeInit 0 */
 130:Core/Src/stm32l1xx_hal_msp.c **** 
 131:Core/Src/stm32l1xx_hal_msp.c ****   /* USER CODE END SPI1_MspDeInit 0 */
 132:Core/Src/stm32l1xx_hal_msp.c ****     /* Peripheral clock disable */
 133:Core/Src/stm32l1xx_hal_msp.c ****     __HAL_RCC_SPI1_CLK_DISABLE();
 134:Core/Src/stm32l1xx_hal_msp.c **** 
 135:Core/Src/stm32l1xx_hal_msp.c ****     /**SPI1 GPIO Configuration
ARM GAS  C:\Users\marce\AppData\Local\Temp\cckbtm55.s 			page 8


 136:Core/Src/stm32l1xx_hal_msp.c ****     PA5     ------> SPI1_SCK
 137:Core/Src/stm32l1xx_hal_msp.c ****     PA6     ------> SPI1_MISO
 138:Core/Src/stm32l1xx_hal_msp.c ****     PA7     ------> SPI1_MOSI
 139:Core/Src/stm32l1xx_hal_msp.c ****     */
 140:Core/Src/stm32l1xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7);
 141:Core/Src/stm32l1xx_hal_msp.c **** 
 142:Core/Src/stm32l1xx_hal_msp.c ****   /* USER CODE BEGIN SPI1_MspDeInit 1 */
 143:Core/Src/stm32l1xx_hal_msp.c **** 
 144:Core/Src/stm32l1xx_hal_msp.c ****   /* USER CODE END SPI1_MspDeInit 1 */
 145:Core/Src/stm32l1xx_hal_msp.c ****   }
 146:Core/Src/stm32l1xx_hal_msp.c **** 
 147:Core/Src/stm32l1xx_hal_msp.c **** }
 247              		.loc 1 147 1 view .LVU58
 248 000a 08BD     		pop	{r3, pc}
 249              	.LVL8:
 250              	.L14:
 133:Core/Src/stm32l1xx_hal_msp.c **** 
 251              		.loc 1 133 5 is_stmt 1 view .LVU59
 252 000c 054A     		ldr	r2, .L15+4
 253 000e 136A     		ldr	r3, [r2, #32]
 254 0010 23F48053 		bic	r3, r3, #4096
 255 0014 1362     		str	r3, [r2, #32]
 140:Core/Src/stm32l1xx_hal_msp.c **** 
 256              		.loc 1 140 5 view .LVU60
 257 0016 E021     		movs	r1, #224
 258 0018 0348     		ldr	r0, .L15+8
 259              	.LVL9:
 140:Core/Src/stm32l1xx_hal_msp.c **** 
 260              		.loc 1 140 5 is_stmt 0 view .LVU61
 261 001a FFF7FEFF 		bl	HAL_GPIO_DeInit
 262              	.LVL10:
 263              		.loc 1 147 1 view .LVU62
 264 001e F4E7     		b	.L11
 265              	.L16:
 266              		.align	2
 267              	.L15:
 268 0020 00300140 		.word	1073819648
 269 0024 00380240 		.word	1073887232
 270 0028 00000240 		.word	1073872896
 271              		.cfi_endproc
 272              	.LFE74:
 274              		.text
 275              	.Letext0:
 276              		.file 2 "Drivers/CMSIS/Device/ST/STM32L1xx/Include/stm32l152xe.h"
 277              		.file 3 "c:\\st\\stm32cubeide_1.10.1\\stm32cubeide\\plugins\\com.st.stm32cube.ide.mcu.externaltool
 278              		.file 4 "c:\\st\\stm32cubeide_1.10.1\\stm32cubeide\\plugins\\com.st.stm32cube.ide.mcu.externaltool
 279              		.file 5 "Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_hal_def.h"
 280              		.file 6 "Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_hal_gpio.h"
 281              		.file 7 "Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_hal_dma.h"
 282              		.file 8 "Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_hal_spi.h"
 283              		.file 9 "Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_hal_cortex.h"
 284              		.file 10 "Core/Inc/main.h"
ARM GAS  C:\Users\marce\AppData\Local\Temp\cckbtm55.s 			page 9


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32l1xx_hal_msp.c
C:\Users\marce\AppData\Local\Temp\cckbtm55.s:18     .text.HAL_MspInit:0000000000000000 $t
C:\Users\marce\AppData\Local\Temp\cckbtm55.s:24     .text.HAL_MspInit:0000000000000000 HAL_MspInit
C:\Users\marce\AppData\Local\Temp\cckbtm55.s:99     .text.HAL_MspInit:0000000000000050 $d
C:\Users\marce\AppData\Local\Temp\cckbtm55.s:104    .text.HAL_SPI_MspInit:0000000000000000 $t
C:\Users\marce\AppData\Local\Temp\cckbtm55.s:110    .text.HAL_SPI_MspInit:0000000000000000 HAL_SPI_MspInit
C:\Users\marce\AppData\Local\Temp\cckbtm55.s:213    .text.HAL_SPI_MspInit:0000000000000060 $d
C:\Users\marce\AppData\Local\Temp\cckbtm55.s:219    .text.HAL_SPI_MspDeInit:0000000000000000 $t
C:\Users\marce\AppData\Local\Temp\cckbtm55.s:225    .text.HAL_SPI_MspDeInit:0000000000000000 HAL_SPI_MspDeInit
C:\Users\marce\AppData\Local\Temp\cckbtm55.s:268    .text.HAL_SPI_MspDeInit:0000000000000020 $d

UNDEFINED SYMBOLS
HAL_NVIC_SetPriority
HAL_GPIO_Init
HAL_GPIO_DeInit
