/*
 Copyright (c) 2004-2018 Microsemi Corporation "Microsemi".

 Permission is hereby granted, free of charge, to any person obtaining a copy
 of this software and associated documentation files (the "Software"), to deal
 in the Software without restriction, including without limitation the rights
 to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
 copies of the Software, and to permit persons to whom the Software is
 furnished to do so, subject to the following conditions:

 The above copyright notice and this permission notice shall be included in all
 copies or substantial portions of the Software.

 THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
 IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE
 AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
 LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
 OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE
 SOFTWARE.
*/

#ifndef _MSCC_FA_REGS_DDR_UMCTL2_H_
#define _MSCC_FA_REGS_DDR_UMCTL2_H_

#include "mscc_fa_regs_common.h"

#define MSCC_DDR_UMCTL2_MSTR                 MSCC_IOREG(MSCC_TO_DDR_UMCTL2,0x0)
#define  MSCC_F_DDR_UMCTL2_MSTR_DDR3(x)                 ((x) ? BIT(0) : 0)
#define  MSCC_M_DDR_UMCTL2_MSTR_DDR3                    BIT(0)
#define  MSCC_X_DDR_UMCTL2_MSTR_DDR3(x)                 ((x) & BIT(0) ? 1 : 0)
#define  MSCC_F_DDR_UMCTL2_MSTR_LPDDR2(x)               ((x) ? BIT(2) : 0)
#define  MSCC_M_DDR_UMCTL2_MSTR_LPDDR2                  BIT(2)
#define  MSCC_X_DDR_UMCTL2_MSTR_LPDDR2(x)               ((x) & BIT(2) ? 1 : 0)
#define  MSCC_F_DDR_UMCTL2_MSTR_LPDDR3(x)               ((x) ? BIT(3) : 0)
#define  MSCC_M_DDR_UMCTL2_MSTR_LPDDR3                  BIT(3)
#define  MSCC_X_DDR_UMCTL2_MSTR_LPDDR3(x)               ((x) & BIT(3) ? 1 : 0)
#define  MSCC_F_DDR_UMCTL2_MSTR_DDR4(x)                 ((x) ? BIT(4) : 0)
#define  MSCC_M_DDR_UMCTL2_MSTR_DDR4                    BIT(4)
#define  MSCC_X_DDR_UMCTL2_MSTR_DDR4(x)                 ((x) & BIT(4) ? 1 : 0)
#define  MSCC_F_DDR_UMCTL2_MSTR_BURSTCHOP(x)            ((x) ? BIT(9) : 0)
#define  MSCC_M_DDR_UMCTL2_MSTR_BURSTCHOP               BIT(9)
#define  MSCC_X_DDR_UMCTL2_MSTR_BURSTCHOP(x)            ((x) & BIT(9) ? 1 : 0)
#define  MSCC_F_DDR_UMCTL2_MSTR_EN_2T_TIMING_MODE(x)    ((x) ? BIT(10) : 0)
#define  MSCC_M_DDR_UMCTL2_MSTR_EN_2T_TIMING_MODE       BIT(10)
#define  MSCC_X_DDR_UMCTL2_MSTR_EN_2T_TIMING_MODE(x)    ((x) & BIT(10) ? 1 : 0)
#define  MSCC_F_DDR_UMCTL2_MSTR_GEARDOWN_MODE(x)        ((x) ? BIT(11) : 0)
#define  MSCC_M_DDR_UMCTL2_MSTR_GEARDOWN_MODE           BIT(11)
#define  MSCC_X_DDR_UMCTL2_MSTR_GEARDOWN_MODE(x)        ((x) & BIT(11) ? 1 : 0)
#define  MSCC_F_DDR_UMCTL2_MSTR_DATA_BUS_WIDTH(x)       (GENMASK(13,12) & ((x) << 12))
#define  MSCC_M_DDR_UMCTL2_MSTR_DATA_BUS_WIDTH          GENMASK(13,12)
#define  MSCC_X_DDR_UMCTL2_MSTR_DATA_BUS_WIDTH(x)       (((x) >> 12) & GENMASK(1,0))
#define  MSCC_F_DDR_UMCTL2_MSTR_DLL_OFF_MODE(x)         ((x) ? BIT(15) : 0)
#define  MSCC_M_DDR_UMCTL2_MSTR_DLL_OFF_MODE            BIT(15)
#define  MSCC_X_DDR_UMCTL2_MSTR_DLL_OFF_MODE(x)         ((x) & BIT(15) ? 1 : 0)
#define  MSCC_F_DDR_UMCTL2_MSTR_BURST_RDWR(x)           (GENMASK(19,16) & ((x) << 16))
#define  MSCC_M_DDR_UMCTL2_MSTR_BURST_RDWR              GENMASK(19,16)
#define  MSCC_X_DDR_UMCTL2_MSTR_BURST_RDWR(x)           (((x) >> 16) & GENMASK(3,0))
#define  MSCC_F_DDR_UMCTL2_MSTR_ACTIVE_RANKS(x)         (GENMASK(25,24) & ((x) << 24))
#define  MSCC_M_DDR_UMCTL2_MSTR_ACTIVE_RANKS            GENMASK(25,24)
#define  MSCC_X_DDR_UMCTL2_MSTR_ACTIVE_RANKS(x)         (((x) >> 24) & GENMASK(1,0))
#define  MSCC_F_DDR_UMCTL2_MSTR_DEVICE_CONFIG(x)        (GENMASK(31,30) & ((x) << 30))
#define  MSCC_M_DDR_UMCTL2_MSTR_DEVICE_CONFIG           GENMASK(31,30)
#define  MSCC_X_DDR_UMCTL2_MSTR_DEVICE_CONFIG(x)        (((x) >> 30) & GENMASK(1,0))

#define MSCC_DDR_UMCTL2_STAT                 MSCC_IOREG(MSCC_TO_DDR_UMCTL2,0x1)
#define  MSCC_F_DDR_UMCTL2_STAT_OPERATING_MODE(x)       (GENMASK(2,0) & ((x) << 0))
#define  MSCC_M_DDR_UMCTL2_STAT_OPERATING_MODE          GENMASK(2,0)
#define  MSCC_X_DDR_UMCTL2_STAT_OPERATING_MODE(x)       (((x) >> 0) & GENMASK(2,0))
#define  MSCC_F_DDR_UMCTL2_STAT_SELFREF_TYPE(x)         (GENMASK(5,4) & ((x) << 4))
#define  MSCC_M_DDR_UMCTL2_STAT_SELFREF_TYPE            GENMASK(5,4)
#define  MSCC_X_DDR_UMCTL2_STAT_SELFREF_TYPE(x)         (((x) >> 4) & GENMASK(1,0))
#define  MSCC_F_DDR_UMCTL2_STAT_SELFREF_CAM_NOT_EMPTY(x)  ((x) ? BIT(12) : 0)
#define  MSCC_M_DDR_UMCTL2_STAT_SELFREF_CAM_NOT_EMPTY     BIT(12)
#define  MSCC_X_DDR_UMCTL2_STAT_SELFREF_CAM_NOT_EMPTY(x)  ((x) & BIT(12) ? 1 : 0)

#define MSCC_DDR_UMCTL2_MRCTRL0              MSCC_IOREG(MSCC_TO_DDR_UMCTL2,0x4)
#define  MSCC_F_DDR_UMCTL2_MRCTRL0_MR_TYPE(x)           ((x) ? BIT(0) : 0)
#define  MSCC_M_DDR_UMCTL2_MRCTRL0_MR_TYPE              BIT(0)
#define  MSCC_X_DDR_UMCTL2_MRCTRL0_MR_TYPE(x)           ((x) & BIT(0) ? 1 : 0)
#define  MSCC_F_DDR_UMCTL2_MRCTRL0_MPR_EN(x)            ((x) ? BIT(1) : 0)
#define  MSCC_M_DDR_UMCTL2_MRCTRL0_MPR_EN               BIT(1)
#define  MSCC_X_DDR_UMCTL2_MRCTRL0_MPR_EN(x)            ((x) & BIT(1) ? 1 : 0)
#define  MSCC_F_DDR_UMCTL2_MRCTRL0_PDA_EN(x)            ((x) ? BIT(2) : 0)
#define  MSCC_M_DDR_UMCTL2_MRCTRL0_PDA_EN               BIT(2)
#define  MSCC_X_DDR_UMCTL2_MRCTRL0_PDA_EN(x)            ((x) & BIT(2) ? 1 : 0)
#define  MSCC_F_DDR_UMCTL2_MRCTRL0_SW_INIT_INT(x)       ((x) ? BIT(3) : 0)
#define  MSCC_M_DDR_UMCTL2_MRCTRL0_SW_INIT_INT          BIT(3)
#define  MSCC_X_DDR_UMCTL2_MRCTRL0_SW_INIT_INT(x)       ((x) & BIT(3) ? 1 : 0)
#define  MSCC_F_DDR_UMCTL2_MRCTRL0_MR_RANK(x)           (GENMASK(5,4) & ((x) << 4))
#define  MSCC_M_DDR_UMCTL2_MRCTRL0_MR_RANK              GENMASK(5,4)
#define  MSCC_X_DDR_UMCTL2_MRCTRL0_MR_RANK(x)           (((x) >> 4) & GENMASK(1,0))
#define  MSCC_F_DDR_UMCTL2_MRCTRL0_MR_ADDR(x)           (GENMASK(15,12) & ((x) << 12))
#define  MSCC_M_DDR_UMCTL2_MRCTRL0_MR_ADDR              GENMASK(15,12)
#define  MSCC_X_DDR_UMCTL2_MRCTRL0_MR_ADDR(x)           (((x) >> 12) & GENMASK(3,0))
#define  MSCC_F_DDR_UMCTL2_MRCTRL0_PBA_MODE(x)          ((x) ? BIT(30) : 0)
#define  MSCC_M_DDR_UMCTL2_MRCTRL0_PBA_MODE             BIT(30)
#define  MSCC_X_DDR_UMCTL2_MRCTRL0_PBA_MODE(x)          ((x) & BIT(30) ? 1 : 0)
#define  MSCC_F_DDR_UMCTL2_MRCTRL0_MR_WR(x)             ((x) ? BIT(31) : 0)
#define  MSCC_M_DDR_UMCTL2_MRCTRL0_MR_WR                BIT(31)
#define  MSCC_X_DDR_UMCTL2_MRCTRL0_MR_WR(x)             ((x) & BIT(31) ? 1 : 0)

#define MSCC_DDR_UMCTL2_MRCTRL1              MSCC_IOREG(MSCC_TO_DDR_UMCTL2,0x5)
#define  MSCC_F_DDR_UMCTL2_MRCTRL1_MR_DATA(x)           (GENMASK(17,0) & ((x) << 0))
#define  MSCC_M_DDR_UMCTL2_MRCTRL1_MR_DATA              GENMASK(17,0)
#define  MSCC_X_DDR_UMCTL2_MRCTRL1_MR_DATA(x)           (((x) >> 0) & GENMASK(17,0))

#define MSCC_DDR_UMCTL2_MRSTAT               MSCC_IOREG(MSCC_TO_DDR_UMCTL2,0x6)
#define  MSCC_F_DDR_UMCTL2_MRSTAT_MR_WR_BUSY(x)         ((x) ? BIT(0) : 0)
#define  MSCC_M_DDR_UMCTL2_MRSTAT_MR_WR_BUSY            BIT(0)
#define  MSCC_X_DDR_UMCTL2_MRSTAT_MR_WR_BUSY(x)         ((x) & BIT(0) ? 1 : 0)
#define  MSCC_F_DDR_UMCTL2_MRSTAT_PDA_DONE(x)           ((x) ? BIT(8) : 0)
#define  MSCC_M_DDR_UMCTL2_MRSTAT_PDA_DONE              BIT(8)
#define  MSCC_X_DDR_UMCTL2_MRSTAT_PDA_DONE(x)           ((x) & BIT(8) ? 1 : 0)

#define MSCC_DDR_UMCTL2_MRCTRL2              MSCC_IOREG(MSCC_TO_DDR_UMCTL2,0x7)
#define  MSCC_F_DDR_UMCTL2_MRCTRL2_MR_DEVICE_SEL(x)     (x)
#define  MSCC_M_DDR_UMCTL2_MRCTRL2_MR_DEVICE_SEL        0xffffffff
#define  MSCC_X_DDR_UMCTL2_MRCTRL2_MR_DEVICE_SEL(x)     (x)

#define MSCC_DDR_UMCTL2_DERATEEN             MSCC_IOREG(MSCC_TO_DDR_UMCTL2,0x8)
#define  MSCC_F_DDR_UMCTL2_DERATEEN_DERATE_ENABLE(x)    ((x) ? BIT(0) : 0)
#define  MSCC_M_DDR_UMCTL2_DERATEEN_DERATE_ENABLE       BIT(0)
#define  MSCC_X_DDR_UMCTL2_DERATEEN_DERATE_ENABLE(x)    ((x) & BIT(0) ? 1 : 0)
#define  MSCC_F_DDR_UMCTL2_DERATEEN_DERATE_VALUE(x)     (GENMASK(2,1) & ((x) << 1))
#define  MSCC_M_DDR_UMCTL2_DERATEEN_DERATE_VALUE        GENMASK(2,1)
#define  MSCC_X_DDR_UMCTL2_DERATEEN_DERATE_VALUE(x)     (((x) >> 1) & GENMASK(1,0))
#define  MSCC_F_DDR_UMCTL2_DERATEEN_DERATE_BYTE(x)      (GENMASK(7,4) & ((x) << 4))
#define  MSCC_M_DDR_UMCTL2_DERATEEN_DERATE_BYTE         GENMASK(7,4)
#define  MSCC_X_DDR_UMCTL2_DERATEEN_DERATE_BYTE(x)      (((x) >> 4) & GENMASK(3,0))

#define MSCC_DDR_UMCTL2_DERATEINT            MSCC_IOREG(MSCC_TO_DDR_UMCTL2,0x9)
#define  MSCC_F_DDR_UMCTL2_DERATEINT_MR4_READ_INTERVAL(x)  (x)
#define  MSCC_M_DDR_UMCTL2_DERATEINT_MR4_READ_INTERVAL     0xffffffff
#define  MSCC_X_DDR_UMCTL2_DERATEINT_MR4_READ_INTERVAL(x)  (x)

#define MSCC_DDR_UMCTL2_PWRCTL               MSCC_IOREG(MSCC_TO_DDR_UMCTL2,0xc)
#define  MSCC_F_DDR_UMCTL2_PWRCTL_SELFREF_EN(x)         ((x) ? BIT(0) : 0)
#define  MSCC_M_DDR_UMCTL2_PWRCTL_SELFREF_EN            BIT(0)
#define  MSCC_X_DDR_UMCTL2_PWRCTL_SELFREF_EN(x)         ((x) & BIT(0) ? 1 : 0)
#define  MSCC_F_DDR_UMCTL2_PWRCTL_POWERDOWN_EN(x)       ((x) ? BIT(1) : 0)
#define  MSCC_M_DDR_UMCTL2_PWRCTL_POWERDOWN_EN          BIT(1)
#define  MSCC_X_DDR_UMCTL2_PWRCTL_POWERDOWN_EN(x)       ((x) & BIT(1) ? 1 : 0)
#define  MSCC_F_DDR_UMCTL2_PWRCTL_DEEPPOWERDOWN_EN(x)   ((x) ? BIT(2) : 0)
#define  MSCC_M_DDR_UMCTL2_PWRCTL_DEEPPOWERDOWN_EN      BIT(2)
#define  MSCC_X_DDR_UMCTL2_PWRCTL_DEEPPOWERDOWN_EN(x)   ((x) & BIT(2) ? 1 : 0)
#define  MSCC_F_DDR_UMCTL2_PWRCTL_EN_DFI_DRAM_CLK_DISABLE(x)  ((x) ? BIT(3) : 0)
#define  MSCC_M_DDR_UMCTL2_PWRCTL_EN_DFI_DRAM_CLK_DISABLE     BIT(3)
#define  MSCC_X_DDR_UMCTL2_PWRCTL_EN_DFI_DRAM_CLK_DISABLE(x)  ((x) & BIT(3) ? 1 : 0)
#define  MSCC_F_DDR_UMCTL2_PWRCTL_MPSM_EN(x)            ((x) ? BIT(4) : 0)
#define  MSCC_M_DDR_UMCTL2_PWRCTL_MPSM_EN               BIT(4)
#define  MSCC_X_DDR_UMCTL2_PWRCTL_MPSM_EN(x)            ((x) & BIT(4) ? 1 : 0)
#define  MSCC_F_DDR_UMCTL2_PWRCTL_SELFREF_SW(x)         ((x) ? BIT(5) : 0)
#define  MSCC_M_DDR_UMCTL2_PWRCTL_SELFREF_SW            BIT(5)
#define  MSCC_X_DDR_UMCTL2_PWRCTL_SELFREF_SW(x)         ((x) & BIT(5) ? 1 : 0)
#define  MSCC_F_DDR_UMCTL2_PWRCTL_DIS_CAM_DRAIN_SELFREF(x)  ((x) ? BIT(7) : 0)
#define  MSCC_M_DDR_UMCTL2_PWRCTL_DIS_CAM_DRAIN_SELFREF     BIT(7)
#define  MSCC_X_DDR_UMCTL2_PWRCTL_DIS_CAM_DRAIN_SELFREF(x)  ((x) & BIT(7) ? 1 : 0)

#define MSCC_DDR_UMCTL2_PWRTMG               MSCC_IOREG(MSCC_TO_DDR_UMCTL2,0xd)
#define  MSCC_F_DDR_UMCTL2_PWRTMG_POWERDOWN_TO_X32(x)   (GENMASK(4,0) & ((x) << 0))
#define  MSCC_M_DDR_UMCTL2_PWRTMG_POWERDOWN_TO_X32      GENMASK(4,0)
#define  MSCC_X_DDR_UMCTL2_PWRTMG_POWERDOWN_TO_X32(x)   (((x) >> 0) & GENMASK(4,0))
#define  MSCC_F_DDR_UMCTL2_PWRTMG_T_DPD_X4096(x)        (GENMASK(15,8) & ((x) << 8))
#define  MSCC_M_DDR_UMCTL2_PWRTMG_T_DPD_X4096           GENMASK(15,8)
#define  MSCC_X_DDR_UMCTL2_PWRTMG_T_DPD_X4096(x)        (((x) >> 8) & GENMASK(7,0))
#define  MSCC_F_DDR_UMCTL2_PWRTMG_SELFREF_TO_X32(x)     (GENMASK(23,16) & ((x) << 16))
#define  MSCC_M_DDR_UMCTL2_PWRTMG_SELFREF_TO_X32        GENMASK(23,16)
#define  MSCC_X_DDR_UMCTL2_PWRTMG_SELFREF_TO_X32(x)     (((x) >> 16) & GENMASK(7,0))

#define MSCC_DDR_UMCTL2_HWLPCTL              MSCC_IOREG(MSCC_TO_DDR_UMCTL2,0xe)
#define  MSCC_F_DDR_UMCTL2_HWLPCTL_HW_LP_EN(x)          ((x) ? BIT(0) : 0)
#define  MSCC_M_DDR_UMCTL2_HWLPCTL_HW_LP_EN             BIT(0)
#define  MSCC_X_DDR_UMCTL2_HWLPCTL_HW_LP_EN(x)          ((x) & BIT(0) ? 1 : 0)
#define  MSCC_F_DDR_UMCTL2_HWLPCTL_HW_LP_EXIT_IDLE_EN(x)  ((x) ? BIT(1) : 0)
#define  MSCC_M_DDR_UMCTL2_HWLPCTL_HW_LP_EXIT_IDLE_EN     BIT(1)
#define  MSCC_X_DDR_UMCTL2_HWLPCTL_HW_LP_EXIT_IDLE_EN(x)  ((x) & BIT(1) ? 1 : 0)
#define  MSCC_F_DDR_UMCTL2_HWLPCTL_HW_LP_IDLE_X32(x)    (GENMASK(27,16) & ((x) << 16))
#define  MSCC_M_DDR_UMCTL2_HWLPCTL_HW_LP_IDLE_X32       GENMASK(27,16)
#define  MSCC_X_DDR_UMCTL2_HWLPCTL_HW_LP_IDLE_X32(x)    (((x) >> 16) & GENMASK(11,0))

#define MSCC_DDR_UMCTL2_RFSHCTL0             MSCC_IOREG(MSCC_TO_DDR_UMCTL2,0x14)
#define  MSCC_F_DDR_UMCTL2_RFSHCTL0_PER_BANK_REFRESH(x)  ((x) ? BIT(2) : 0)
#define  MSCC_M_DDR_UMCTL2_RFSHCTL0_PER_BANK_REFRESH     BIT(2)
#define  MSCC_X_DDR_UMCTL2_RFSHCTL0_PER_BANK_REFRESH(x)  ((x) & BIT(2) ? 1 : 0)
#define  MSCC_F_DDR_UMCTL2_RFSHCTL0_REFRESH_BURST(x)    (GENMASK(8,4) & ((x) << 4))
#define  MSCC_M_DDR_UMCTL2_RFSHCTL0_REFRESH_BURST       GENMASK(8,4)
#define  MSCC_X_DDR_UMCTL2_RFSHCTL0_REFRESH_BURST(x)    (((x) >> 4) & GENMASK(4,0))
#define  MSCC_F_DDR_UMCTL2_RFSHCTL0_REFRESH_TO_X32(x)   (GENMASK(16,12) & ((x) << 12))
#define  MSCC_M_DDR_UMCTL2_RFSHCTL0_REFRESH_TO_X32      GENMASK(16,12)
#define  MSCC_X_DDR_UMCTL2_RFSHCTL0_REFRESH_TO_X32(x)   (((x) >> 12) & GENMASK(4,0))
#define  MSCC_F_DDR_UMCTL2_RFSHCTL0_REFRESH_MARGIN(x)   (GENMASK(23,20) & ((x) << 20))
#define  MSCC_M_DDR_UMCTL2_RFSHCTL0_REFRESH_MARGIN      GENMASK(23,20)
#define  MSCC_X_DDR_UMCTL2_RFSHCTL0_REFRESH_MARGIN(x)   (((x) >> 20) & GENMASK(3,0))

#define MSCC_DDR_UMCTL2_RFSHCTL1             MSCC_IOREG(MSCC_TO_DDR_UMCTL2,0x15)
#define  MSCC_F_DDR_UMCTL2_RFSHCTL1_REFRESH_TIMER0_START_VALUE_X32(x)  (GENMASK(11,0) & ((x) << 0))
#define  MSCC_M_DDR_UMCTL2_RFSHCTL1_REFRESH_TIMER0_START_VALUE_X32     GENMASK(11,0)
#define  MSCC_X_DDR_UMCTL2_RFSHCTL1_REFRESH_TIMER0_START_VALUE_X32(x)  (((x) >> 0) & GENMASK(11,0))
#define  MSCC_F_DDR_UMCTL2_RFSHCTL1_REFRESH_TIMER1_START_VALUE_X32(x)  (GENMASK(27,16) & ((x) << 16))
#define  MSCC_M_DDR_UMCTL2_RFSHCTL1_REFRESH_TIMER1_START_VALUE_X32     GENMASK(27,16)
#define  MSCC_X_DDR_UMCTL2_RFSHCTL1_REFRESH_TIMER1_START_VALUE_X32(x)  (((x) >> 16) & GENMASK(11,0))

#define MSCC_DDR_UMCTL2_RFSHCTL3             MSCC_IOREG(MSCC_TO_DDR_UMCTL2,0x18)
#define  MSCC_F_DDR_UMCTL2_RFSHCTL3_DIS_AUTO_REFRESH(x)  ((x) ? BIT(0) : 0)
#define  MSCC_M_DDR_UMCTL2_RFSHCTL3_DIS_AUTO_REFRESH     BIT(0)
#define  MSCC_X_DDR_UMCTL2_RFSHCTL3_DIS_AUTO_REFRESH(x)  ((x) & BIT(0) ? 1 : 0)
#define  MSCC_F_DDR_UMCTL2_RFSHCTL3_REFRESH_UPDATE_LEVEL(x)  ((x) ? BIT(1) : 0)
#define  MSCC_M_DDR_UMCTL2_RFSHCTL3_REFRESH_UPDATE_LEVEL     BIT(1)
#define  MSCC_X_DDR_UMCTL2_RFSHCTL3_REFRESH_UPDATE_LEVEL(x)  ((x) & BIT(1) ? 1 : 0)
#define  MSCC_F_DDR_UMCTL2_RFSHCTL3_REFRESH_MODE(x)     (GENMASK(6,4) & ((x) << 4))
#define  MSCC_M_DDR_UMCTL2_RFSHCTL3_REFRESH_MODE        GENMASK(6,4)
#define  MSCC_X_DDR_UMCTL2_RFSHCTL3_REFRESH_MODE(x)     (((x) >> 4) & GENMASK(2,0))

#define MSCC_DDR_UMCTL2_RFSHTMG              MSCC_IOREG(MSCC_TO_DDR_UMCTL2,0x19)
#define  MSCC_F_DDR_UMCTL2_RFSHTMG_T_RFC_MIN(x)         (GENMASK(9,0) & ((x) << 0))
#define  MSCC_M_DDR_UMCTL2_RFSHTMG_T_RFC_MIN            GENMASK(9,0)
#define  MSCC_X_DDR_UMCTL2_RFSHTMG_T_RFC_MIN(x)         (((x) >> 0) & GENMASK(9,0))
#define  MSCC_F_DDR_UMCTL2_RFSHTMG_LPDDR3_TREFBW_EN(x)  ((x) ? BIT(15) : 0)
#define  MSCC_M_DDR_UMCTL2_RFSHTMG_LPDDR3_TREFBW_EN     BIT(15)
#define  MSCC_X_DDR_UMCTL2_RFSHTMG_LPDDR3_TREFBW_EN(x)  ((x) & BIT(15) ? 1 : 0)
#define  MSCC_F_DDR_UMCTL2_RFSHTMG_T_RFC_NOM_X32(x)     (GENMASK(27,16) & ((x) << 16))
#define  MSCC_M_DDR_UMCTL2_RFSHTMG_T_RFC_NOM_X32        GENMASK(27,16)
#define  MSCC_X_DDR_UMCTL2_RFSHTMG_T_RFC_NOM_X32(x)     (((x) >> 16) & GENMASK(11,0))

#define MSCC_DDR_UMCTL2_ECCCFG0              MSCC_IOREG(MSCC_TO_DDR_UMCTL2,0x1c)
#define  MSCC_F_DDR_UMCTL2_ECCCFG0_ECC_MODE(x)          (GENMASK(2,0) & ((x) << 0))
#define  MSCC_M_DDR_UMCTL2_ECCCFG0_ECC_MODE             GENMASK(2,0)
#define  MSCC_X_DDR_UMCTL2_ECCCFG0_ECC_MODE(x)          (((x) >> 0) & GENMASK(2,0))
#define  MSCC_F_DDR_UMCTL2_ECCCFG0_DIS_SCRUB(x)         ((x) ? BIT(4) : 0)
#define  MSCC_M_DDR_UMCTL2_ECCCFG0_DIS_SCRUB            BIT(4)
#define  MSCC_X_DDR_UMCTL2_ECCCFG0_DIS_SCRUB(x)         ((x) & BIT(4) ? 1 : 0)

#define MSCC_DDR_UMCTL2_ECCCFG1              MSCC_IOREG(MSCC_TO_DDR_UMCTL2,0x1d)
#define  MSCC_F_DDR_UMCTL2_ECCCFG1_DATA_POISON_EN(x)    ((x) ? BIT(0) : 0)
#define  MSCC_M_DDR_UMCTL2_ECCCFG1_DATA_POISON_EN       BIT(0)
#define  MSCC_X_DDR_UMCTL2_ECCCFG1_DATA_POISON_EN(x)    ((x) & BIT(0) ? 1 : 0)
#define  MSCC_F_DDR_UMCTL2_ECCCFG1_DATA_POISON_BIT(x)   ((x) ? BIT(1) : 0)
#define  MSCC_M_DDR_UMCTL2_ECCCFG1_DATA_POISON_BIT      BIT(1)
#define  MSCC_X_DDR_UMCTL2_ECCCFG1_DATA_POISON_BIT(x)   ((x) & BIT(1) ? 1 : 0)

#define MSCC_DDR_UMCTL2_ECCSTAT              MSCC_IOREG(MSCC_TO_DDR_UMCTL2,0x1e)
#define  MSCC_F_DDR_UMCTL2_ECCSTAT_ECC_CORRECTED_BIT_NUM(x)  (GENMASK(6,0) & ((x) << 0))
#define  MSCC_M_DDR_UMCTL2_ECCSTAT_ECC_CORRECTED_BIT_NUM     GENMASK(6,0)
#define  MSCC_X_DDR_UMCTL2_ECCSTAT_ECC_CORRECTED_BIT_NUM(x)  (((x) >> 0) & GENMASK(6,0))
#define  MSCC_F_DDR_UMCTL2_ECCSTAT_ECC_CORRECTED_ERR(x)  (GENMASK(11,8) & ((x) << 8))
#define  MSCC_M_DDR_UMCTL2_ECCSTAT_ECC_CORRECTED_ERR     GENMASK(11,8)
#define  MSCC_X_DDR_UMCTL2_ECCSTAT_ECC_CORRECTED_ERR(x)  (((x) >> 8) & GENMASK(3,0))
#define  MSCC_F_DDR_UMCTL2_ECCSTAT_ECC_UNCORRECTED_ERR(x)  (GENMASK(19,16) & ((x) << 16))
#define  MSCC_M_DDR_UMCTL2_ECCSTAT_ECC_UNCORRECTED_ERR     GENMASK(19,16)
#define  MSCC_X_DDR_UMCTL2_ECCSTAT_ECC_UNCORRECTED_ERR(x)  (((x) >> 16) & GENMASK(3,0))

#define MSCC_DDR_UMCTL2_ECCCLR               MSCC_IOREG(MSCC_TO_DDR_UMCTL2,0x1f)
#define  MSCC_F_DDR_UMCTL2_ECCCLR_ECC_CLR_CORR_ERR(x)   ((x) ? BIT(0) : 0)
#define  MSCC_M_DDR_UMCTL2_ECCCLR_ECC_CLR_CORR_ERR      BIT(0)
#define  MSCC_X_DDR_UMCTL2_ECCCLR_ECC_CLR_CORR_ERR(x)   ((x) & BIT(0) ? 1 : 0)
#define  MSCC_F_DDR_UMCTL2_ECCCLR_ECC_CLR_UNCORR_ERR(x)  ((x) ? BIT(1) : 0)
#define  MSCC_M_DDR_UMCTL2_ECCCLR_ECC_CLR_UNCORR_ERR     BIT(1)
#define  MSCC_X_DDR_UMCTL2_ECCCLR_ECC_CLR_UNCORR_ERR(x)  ((x) & BIT(1) ? 1 : 0)
#define  MSCC_F_DDR_UMCTL2_ECCCLR_ECC_CLR_CORR_ERR_CNT(x)  ((x) ? BIT(2) : 0)
#define  MSCC_M_DDR_UMCTL2_ECCCLR_ECC_CLR_CORR_ERR_CNT     BIT(2)
#define  MSCC_X_DDR_UMCTL2_ECCCLR_ECC_CLR_CORR_ERR_CNT(x)  ((x) & BIT(2) ? 1 : 0)
#define  MSCC_F_DDR_UMCTL2_ECCCLR_ECC_CLR_UNCORR_ERR_CNT(x)  ((x) ? BIT(3) : 0)
#define  MSCC_M_DDR_UMCTL2_ECCCLR_ECC_CLR_UNCORR_ERR_CNT     BIT(3)
#define  MSCC_X_DDR_UMCTL2_ECCCLR_ECC_CLR_UNCORR_ERR_CNT(x)  ((x) & BIT(3) ? 1 : 0)

#define MSCC_DDR_UMCTL2_ECCERRCNT            MSCC_IOREG(MSCC_TO_DDR_UMCTL2,0x20)
#define  MSCC_F_DDR_UMCTL2_ECCERRCNT_ECC_CORR_ERR_CNT(x)  (GENMASK(15,0) & ((x) << 0))
#define  MSCC_M_DDR_UMCTL2_ECCERRCNT_ECC_CORR_ERR_CNT     GENMASK(15,0)
#define  MSCC_X_DDR_UMCTL2_ECCERRCNT_ECC_CORR_ERR_CNT(x)  (((x) >> 0) & GENMASK(15,0))
#define  MSCC_F_DDR_UMCTL2_ECCERRCNT_ECC_UNCORR_ERR_CNT(x)  (GENMASK(31,16) & ((x) << 16))
#define  MSCC_M_DDR_UMCTL2_ECCERRCNT_ECC_UNCORR_ERR_CNT     GENMASK(31,16)
#define  MSCC_X_DDR_UMCTL2_ECCERRCNT_ECC_UNCORR_ERR_CNT(x)  (((x) >> 16) & GENMASK(15,0))

#define MSCC_DDR_UMCTL2_ECCCADDR0            MSCC_IOREG(MSCC_TO_DDR_UMCTL2,0x21)
#define  MSCC_F_DDR_UMCTL2_ECCCADDR0_ECC_CORR_ROW(x)    (GENMASK(17,0) & ((x) << 0))
#define  MSCC_M_DDR_UMCTL2_ECCCADDR0_ECC_CORR_ROW       GENMASK(17,0)
#define  MSCC_X_DDR_UMCTL2_ECCCADDR0_ECC_CORR_ROW(x)    (((x) >> 0) & GENMASK(17,0))
#define  MSCC_F_DDR_UMCTL2_ECCCADDR0_ECC_CORR_RANK(x)   ((x) ? BIT(24) : 0)
#define  MSCC_M_DDR_UMCTL2_ECCCADDR0_ECC_CORR_RANK      BIT(24)
#define  MSCC_X_DDR_UMCTL2_ECCCADDR0_ECC_CORR_RANK(x)   ((x) & BIT(24) ? 1 : 0)

#define MSCC_DDR_UMCTL2_ECCCADDR1            MSCC_IOREG(MSCC_TO_DDR_UMCTL2,0x22)
#define  MSCC_F_DDR_UMCTL2_ECCCADDR1_ECC_CORR_COL(x)    (GENMASK(11,0) & ((x) << 0))
#define  MSCC_M_DDR_UMCTL2_ECCCADDR1_ECC_CORR_COL       GENMASK(11,0)
#define  MSCC_X_DDR_UMCTL2_ECCCADDR1_ECC_CORR_COL(x)    (((x) >> 0) & GENMASK(11,0))
#define  MSCC_F_DDR_UMCTL2_ECCCADDR1_ECC_CORR_BANK(x)   (GENMASK(18,16) & ((x) << 16))
#define  MSCC_M_DDR_UMCTL2_ECCCADDR1_ECC_CORR_BANK      GENMASK(18,16)
#define  MSCC_X_DDR_UMCTL2_ECCCADDR1_ECC_CORR_BANK(x)   (((x) >> 16) & GENMASK(2,0))
#define  MSCC_F_DDR_UMCTL2_ECCCADDR1_ECC_CORR_BG(x)     (GENMASK(25,24) & ((x) << 24))
#define  MSCC_M_DDR_UMCTL2_ECCCADDR1_ECC_CORR_BG        GENMASK(25,24)
#define  MSCC_X_DDR_UMCTL2_ECCCADDR1_ECC_CORR_BG(x)     (((x) >> 24) & GENMASK(1,0))

#define MSCC_DDR_UMCTL2_ECCCSYN0             MSCC_IOREG(MSCC_TO_DDR_UMCTL2,0x23)
#define  MSCC_F_DDR_UMCTL2_ECCCSYN0_ECC_CORR_SYNDROMES_31_0(x)  (x)
#define  MSCC_M_DDR_UMCTL2_ECCCSYN0_ECC_CORR_SYNDROMES_31_0     0xffffffff
#define  MSCC_X_DDR_UMCTL2_ECCCSYN0_ECC_CORR_SYNDROMES_31_0(x)  (x)

#define MSCC_DDR_UMCTL2_ECCCSYN2             MSCC_IOREG(MSCC_TO_DDR_UMCTL2,0x25)
#define  MSCC_F_DDR_UMCTL2_ECCCSYN2_ECC_CORR_SYNDROMES_71_64(x)  (GENMASK(7,0) & ((x) << 0))
#define  MSCC_M_DDR_UMCTL2_ECCCSYN2_ECC_CORR_SYNDROMES_71_64     GENMASK(7,0)
#define  MSCC_X_DDR_UMCTL2_ECCCSYN2_ECC_CORR_SYNDROMES_71_64(x)  (((x) >> 0) & GENMASK(7,0))

#define MSCC_DDR_UMCTL2_ECCBITMASK0          MSCC_IOREG(MSCC_TO_DDR_UMCTL2,0x26)
#define  MSCC_F_DDR_UMCTL2_ECCBITMASK0_ECC_CORR_BIT_MASK_31_0(x)  (x)
#define  MSCC_M_DDR_UMCTL2_ECCBITMASK0_ECC_CORR_BIT_MASK_31_0     0xffffffff
#define  MSCC_X_DDR_UMCTL2_ECCBITMASK0_ECC_CORR_BIT_MASK_31_0(x)  (x)

#define MSCC_DDR_UMCTL2_ECCBITMASK2          MSCC_IOREG(MSCC_TO_DDR_UMCTL2,0x28)
#define  MSCC_F_DDR_UMCTL2_ECCBITMASK2_ECC_CORR_BIT_MASK_71_64(x)  (GENMASK(7,0) & ((x) << 0))
#define  MSCC_M_DDR_UMCTL2_ECCBITMASK2_ECC_CORR_BIT_MASK_71_64     GENMASK(7,0)
#define  MSCC_X_DDR_UMCTL2_ECCBITMASK2_ECC_CORR_BIT_MASK_71_64(x)  (((x) >> 0) & GENMASK(7,0))

#define MSCC_DDR_UMCTL2_ECCUADDR0            MSCC_IOREG(MSCC_TO_DDR_UMCTL2,0x29)
#define  MSCC_F_DDR_UMCTL2_ECCUADDR0_ECC_UNCORR_ROW(x)  (GENMASK(17,0) & ((x) << 0))
#define  MSCC_M_DDR_UMCTL2_ECCUADDR0_ECC_UNCORR_ROW     GENMASK(17,0)
#define  MSCC_X_DDR_UMCTL2_ECCUADDR0_ECC_UNCORR_ROW(x)  (((x) >> 0) & GENMASK(17,0))
#define  MSCC_F_DDR_UMCTL2_ECCUADDR0_ECC_UNCORR_RANK(x)  ((x) ? BIT(24) : 0)
#define  MSCC_M_DDR_UMCTL2_ECCUADDR0_ECC_UNCORR_RANK     BIT(24)
#define  MSCC_X_DDR_UMCTL2_ECCUADDR0_ECC_UNCORR_RANK(x)  ((x) & BIT(24) ? 1 : 0)

#define MSCC_DDR_UMCTL2_ECCUADDR1            MSCC_IOREG(MSCC_TO_DDR_UMCTL2,0x2a)
#define  MSCC_F_DDR_UMCTL2_ECCUADDR1_ECC_UNCORR_COL(x)  (GENMASK(11,0) & ((x) << 0))
#define  MSCC_M_DDR_UMCTL2_ECCUADDR1_ECC_UNCORR_COL     GENMASK(11,0)
#define  MSCC_X_DDR_UMCTL2_ECCUADDR1_ECC_UNCORR_COL(x)  (((x) >> 0) & GENMASK(11,0))
#define  MSCC_F_DDR_UMCTL2_ECCUADDR1_ECC_UNCORR_BANK(x)  (GENMASK(18,16) & ((x) << 16))
#define  MSCC_M_DDR_UMCTL2_ECCUADDR1_ECC_UNCORR_BANK     GENMASK(18,16)
#define  MSCC_X_DDR_UMCTL2_ECCUADDR1_ECC_UNCORR_BANK(x)  (((x) >> 16) & GENMASK(2,0))
#define  MSCC_F_DDR_UMCTL2_ECCUADDR1_ECC_UNCORR_BG(x)   (GENMASK(25,24) & ((x) << 24))
#define  MSCC_M_DDR_UMCTL2_ECCUADDR1_ECC_UNCORR_BG      GENMASK(25,24)
#define  MSCC_X_DDR_UMCTL2_ECCUADDR1_ECC_UNCORR_BG(x)   (((x) >> 24) & GENMASK(1,0))

#define MSCC_DDR_UMCTL2_ECCUSYN0             MSCC_IOREG(MSCC_TO_DDR_UMCTL2,0x2b)
#define  MSCC_F_DDR_UMCTL2_ECCUSYN0_ECC_UNCORR_SYNDROMES_31_0(x)  (x)
#define  MSCC_M_DDR_UMCTL2_ECCUSYN0_ECC_UNCORR_SYNDROMES_31_0     0xffffffff
#define  MSCC_X_DDR_UMCTL2_ECCUSYN0_ECC_UNCORR_SYNDROMES_31_0(x)  (x)

#define MSCC_DDR_UMCTL2_ECCUSYN2             MSCC_IOREG(MSCC_TO_DDR_UMCTL2,0x2d)
#define  MSCC_F_DDR_UMCTL2_ECCUSYN2_ECC_UNCORR_SYNDROMES_71_64(x)  (GENMASK(7,0) & ((x) << 0))
#define  MSCC_M_DDR_UMCTL2_ECCUSYN2_ECC_UNCORR_SYNDROMES_71_64     GENMASK(7,0)
#define  MSCC_X_DDR_UMCTL2_ECCUSYN2_ECC_UNCORR_SYNDROMES_71_64(x)  (((x) >> 0) & GENMASK(7,0))

#define MSCC_DDR_UMCTL2_ECCPOISONADDR0       MSCC_IOREG(MSCC_TO_DDR_UMCTL2,0x2e)
#define  MSCC_F_DDR_UMCTL2_ECCPOISONADDR0_ECC_POISON_COL(x)  (GENMASK(11,0) & ((x) << 0))
#define  MSCC_M_DDR_UMCTL2_ECCPOISONADDR0_ECC_POISON_COL     GENMASK(11,0)
#define  MSCC_X_DDR_UMCTL2_ECCPOISONADDR0_ECC_POISON_COL(x)  (((x) >> 0) & GENMASK(11,0))
#define  MSCC_F_DDR_UMCTL2_ECCPOISONADDR0_ECC_POISON_RANK(x)  ((x) ? BIT(24) : 0)
#define  MSCC_M_DDR_UMCTL2_ECCPOISONADDR0_ECC_POISON_RANK     BIT(24)
#define  MSCC_X_DDR_UMCTL2_ECCPOISONADDR0_ECC_POISON_RANK(x)  ((x) & BIT(24) ? 1 : 0)

#define MSCC_DDR_UMCTL2_ECCPOISONADDR1       MSCC_IOREG(MSCC_TO_DDR_UMCTL2,0x2f)
#define  MSCC_F_DDR_UMCTL2_ECCPOISONADDR1_ECC_POISON_ROW(x)  (GENMASK(17,0) & ((x) << 0))
#define  MSCC_M_DDR_UMCTL2_ECCPOISONADDR1_ECC_POISON_ROW     GENMASK(17,0)
#define  MSCC_X_DDR_UMCTL2_ECCPOISONADDR1_ECC_POISON_ROW(x)  (((x) >> 0) & GENMASK(17,0))
#define  MSCC_F_DDR_UMCTL2_ECCPOISONADDR1_ECC_POISON_BANK(x)  (GENMASK(26,24) & ((x) << 24))
#define  MSCC_M_DDR_UMCTL2_ECCPOISONADDR1_ECC_POISON_BANK     GENMASK(26,24)
#define  MSCC_X_DDR_UMCTL2_ECCPOISONADDR1_ECC_POISON_BANK(x)  (((x) >> 24) & GENMASK(2,0))
#define  MSCC_F_DDR_UMCTL2_ECCPOISONADDR1_ECC_POISON_BG(x)  (GENMASK(29,28) & ((x) << 28))
#define  MSCC_M_DDR_UMCTL2_ECCPOISONADDR1_ECC_POISON_BG     GENMASK(29,28)
#define  MSCC_X_DDR_UMCTL2_ECCPOISONADDR1_ECC_POISON_BG(x)  (((x) >> 28) & GENMASK(1,0))

#define MSCC_DDR_UMCTL2_CRCPARCTL0           MSCC_IOREG(MSCC_TO_DDR_UMCTL2,0x30)
#define  MSCC_F_DDR_UMCTL2_CRCPARCTL0_DFI_ALERT_ERR_INT_EN(x)  ((x) ? BIT(0) : 0)
#define  MSCC_M_DDR_UMCTL2_CRCPARCTL0_DFI_ALERT_ERR_INT_EN     BIT(0)
#define  MSCC_X_DDR_UMCTL2_CRCPARCTL0_DFI_ALERT_ERR_INT_EN(x)  ((x) & BIT(0) ? 1 : 0)
#define  MSCC_F_DDR_UMCTL2_CRCPARCTL0_DFI_ALERT_ERR_INT_CLR(x)  ((x) ? BIT(1) : 0)
#define  MSCC_M_DDR_UMCTL2_CRCPARCTL0_DFI_ALERT_ERR_INT_CLR     BIT(1)
#define  MSCC_X_DDR_UMCTL2_CRCPARCTL0_DFI_ALERT_ERR_INT_CLR(x)  ((x) & BIT(1) ? 1 : 0)
#define  MSCC_F_DDR_UMCTL2_CRCPARCTL0_DFI_ALERT_ERR_CNT_CLR(x)  ((x) ? BIT(2) : 0)
#define  MSCC_M_DDR_UMCTL2_CRCPARCTL0_DFI_ALERT_ERR_CNT_CLR     BIT(2)
#define  MSCC_X_DDR_UMCTL2_CRCPARCTL0_DFI_ALERT_ERR_CNT_CLR(x)  ((x) & BIT(2) ? 1 : 0)

#define MSCC_DDR_UMCTL2_CRCPARCTL1           MSCC_IOREG(MSCC_TO_DDR_UMCTL2,0x31)
#define  MSCC_F_DDR_UMCTL2_CRCPARCTL1_PARITY_ENABLE(x)  ((x) ? BIT(0) : 0)
#define  MSCC_M_DDR_UMCTL2_CRCPARCTL1_PARITY_ENABLE     BIT(0)
#define  MSCC_X_DDR_UMCTL2_CRCPARCTL1_PARITY_ENABLE(x)  ((x) & BIT(0) ? 1 : 0)
#define  MSCC_F_DDR_UMCTL2_CRCPARCTL1_CRC_ENABLE(x)     ((x) ? BIT(4) : 0)
#define  MSCC_M_DDR_UMCTL2_CRCPARCTL1_CRC_ENABLE        BIT(4)
#define  MSCC_X_DDR_UMCTL2_CRCPARCTL1_CRC_ENABLE(x)     ((x) & BIT(4) ? 1 : 0)
#define  MSCC_F_DDR_UMCTL2_CRCPARCTL1_CRC_INC_DM(x)     ((x) ? BIT(7) : 0)
#define  MSCC_M_DDR_UMCTL2_CRCPARCTL1_CRC_INC_DM        BIT(7)
#define  MSCC_X_DDR_UMCTL2_CRCPARCTL1_CRC_INC_DM(x)     ((x) & BIT(7) ? 1 : 0)
#define  MSCC_F_DDR_UMCTL2_CRCPARCTL1_CAPARITY_DISABLE_BEFORE_SR(x)  ((x) ? BIT(12) : 0)
#define  MSCC_M_DDR_UMCTL2_CRCPARCTL1_CAPARITY_DISABLE_BEFORE_SR     BIT(12)
#define  MSCC_X_DDR_UMCTL2_CRCPARCTL1_CAPARITY_DISABLE_BEFORE_SR(x)  ((x) & BIT(12) ? 1 : 0)

#define MSCC_DDR_UMCTL2_CRCPARSTAT           MSCC_IOREG(MSCC_TO_DDR_UMCTL2,0x33)
#define  MSCC_F_DDR_UMCTL2_CRCPARSTAT_DFI_ALERT_ERR_CNT(x)  (GENMASK(15,0) & ((x) << 0))
#define  MSCC_M_DDR_UMCTL2_CRCPARSTAT_DFI_ALERT_ERR_CNT     GENMASK(15,0)
#define  MSCC_X_DDR_UMCTL2_CRCPARSTAT_DFI_ALERT_ERR_CNT(x)  (((x) >> 0) & GENMASK(15,0))
#define  MSCC_F_DDR_UMCTL2_CRCPARSTAT_DFI_ALERT_ERR_INT(x)  ((x) ? BIT(16) : 0)
#define  MSCC_M_DDR_UMCTL2_CRCPARSTAT_DFI_ALERT_ERR_INT     BIT(16)
#define  MSCC_X_DDR_UMCTL2_CRCPARSTAT_DFI_ALERT_ERR_INT(x)  ((x) & BIT(16) ? 1 : 0)

#define MSCC_DDR_UMCTL2_INIT0                MSCC_IOREG(MSCC_TO_DDR_UMCTL2,0x34)
#define  MSCC_F_DDR_UMCTL2_INIT0_PRE_CKE_X1024(x)       (GENMASK(11,0) & ((x) << 0))
#define  MSCC_M_DDR_UMCTL2_INIT0_PRE_CKE_X1024          GENMASK(11,0)
#define  MSCC_X_DDR_UMCTL2_INIT0_PRE_CKE_X1024(x)       (((x) >> 0) & GENMASK(11,0))
#define  MSCC_F_DDR_UMCTL2_INIT0_POST_CKE_X1024(x)      (GENMASK(25,16) & ((x) << 16))
#define  MSCC_M_DDR_UMCTL2_INIT0_POST_CKE_X1024         GENMASK(25,16)
#define  MSCC_X_DDR_UMCTL2_INIT0_POST_CKE_X1024(x)      (((x) >> 16) & GENMASK(9,0))
#define  MSCC_F_DDR_UMCTL2_INIT0_SKIP_DRAM_INIT(x)      (GENMASK(31,30) & ((x) << 30))
#define  MSCC_M_DDR_UMCTL2_INIT0_SKIP_DRAM_INIT         GENMASK(31,30)
#define  MSCC_X_DDR_UMCTL2_INIT0_SKIP_DRAM_INIT(x)      (((x) >> 30) & GENMASK(1,0))

#define MSCC_DDR_UMCTL2_INIT1                MSCC_IOREG(MSCC_TO_DDR_UMCTL2,0x35)
#define  MSCC_F_DDR_UMCTL2_INIT1_PRE_OCD_X32(x)         (GENMASK(3,0) & ((x) << 0))
#define  MSCC_M_DDR_UMCTL2_INIT1_PRE_OCD_X32            GENMASK(3,0)
#define  MSCC_X_DDR_UMCTL2_INIT1_PRE_OCD_X32(x)         (((x) >> 0) & GENMASK(3,0))
#define  MSCC_F_DDR_UMCTL2_INIT1_DRAM_RSTN_X1024(x)     (GENMASK(24,16) & ((x) << 16))
#define  MSCC_M_DDR_UMCTL2_INIT1_DRAM_RSTN_X1024        GENMASK(24,16)
#define  MSCC_X_DDR_UMCTL2_INIT1_DRAM_RSTN_X1024(x)     (((x) >> 16) & GENMASK(8,0))

#define MSCC_DDR_UMCTL2_INIT2                MSCC_IOREG(MSCC_TO_DDR_UMCTL2,0x36)
#define  MSCC_F_DDR_UMCTL2_INIT2_MIN_STABLE_CLOCK_X1(x)  (GENMASK(3,0) & ((x) << 0))
#define  MSCC_M_DDR_UMCTL2_INIT2_MIN_STABLE_CLOCK_X1     GENMASK(3,0)
#define  MSCC_X_DDR_UMCTL2_INIT2_MIN_STABLE_CLOCK_X1(x)  (((x) >> 0) & GENMASK(3,0))
#define  MSCC_F_DDR_UMCTL2_INIT2_IDLE_AFTER_RESET_X32(x)  (GENMASK(15,8) & ((x) << 8))
#define  MSCC_M_DDR_UMCTL2_INIT2_IDLE_AFTER_RESET_X32     GENMASK(15,8)
#define  MSCC_X_DDR_UMCTL2_INIT2_IDLE_AFTER_RESET_X32(x)  (((x) >> 8) & GENMASK(7,0))

#define MSCC_DDR_UMCTL2_INIT3                MSCC_IOREG(MSCC_TO_DDR_UMCTL2,0x37)
#define  MSCC_F_DDR_UMCTL2_INIT3_EMR(x)                 (GENMASK(15,0) & ((x) << 0))
#define  MSCC_M_DDR_UMCTL2_INIT3_EMR                    GENMASK(15,0)
#define  MSCC_X_DDR_UMCTL2_INIT3_EMR(x)                 (((x) >> 0) & GENMASK(15,0))
#define  MSCC_F_DDR_UMCTL2_INIT3_MR(x)                  (GENMASK(31,16) & ((x) << 16))
#define  MSCC_M_DDR_UMCTL2_INIT3_MR                     GENMASK(31,16)
#define  MSCC_X_DDR_UMCTL2_INIT3_MR(x)                  (((x) >> 16) & GENMASK(15,0))

#define MSCC_DDR_UMCTL2_INIT4                MSCC_IOREG(MSCC_TO_DDR_UMCTL2,0x38)
#define  MSCC_F_DDR_UMCTL2_INIT4_EMR3(x)                (GENMASK(15,0) & ((x) << 0))
#define  MSCC_M_DDR_UMCTL2_INIT4_EMR3                   GENMASK(15,0)
#define  MSCC_X_DDR_UMCTL2_INIT4_EMR3(x)                (((x) >> 0) & GENMASK(15,0))
#define  MSCC_F_DDR_UMCTL2_INIT4_EMR2(x)                (GENMASK(31,16) & ((x) << 16))
#define  MSCC_M_DDR_UMCTL2_INIT4_EMR2                   GENMASK(31,16)
#define  MSCC_X_DDR_UMCTL2_INIT4_EMR2(x)                (((x) >> 16) & GENMASK(15,0))

#define MSCC_DDR_UMCTL2_INIT5                MSCC_IOREG(MSCC_TO_DDR_UMCTL2,0x39)
#define  MSCC_F_DDR_UMCTL2_INIT5_MAX_AUTO_INIT_X1024(x)  (GENMASK(9,0) & ((x) << 0))
#define  MSCC_M_DDR_UMCTL2_INIT5_MAX_AUTO_INIT_X1024     GENMASK(9,0)
#define  MSCC_X_DDR_UMCTL2_INIT5_MAX_AUTO_INIT_X1024(x)  (((x) >> 0) & GENMASK(9,0))
#define  MSCC_F_DDR_UMCTL2_INIT5_DEV_ZQINIT_X32(x)      (GENMASK(23,16) & ((x) << 16))
#define  MSCC_M_DDR_UMCTL2_INIT5_DEV_ZQINIT_X32         GENMASK(23,16)
#define  MSCC_X_DDR_UMCTL2_INIT5_DEV_ZQINIT_X32(x)      (((x) >> 16) & GENMASK(7,0))

#define MSCC_DDR_UMCTL2_INIT6                MSCC_IOREG(MSCC_TO_DDR_UMCTL2,0x3a)
#define  MSCC_F_DDR_UMCTL2_INIT6_MR5(x)                 (GENMASK(15,0) & ((x) << 0))
#define  MSCC_M_DDR_UMCTL2_INIT6_MR5                    GENMASK(15,0)
#define  MSCC_X_DDR_UMCTL2_INIT6_MR5(x)                 (((x) >> 0) & GENMASK(15,0))
#define  MSCC_F_DDR_UMCTL2_INIT6_MR4(x)                 (GENMASK(31,16) & ((x) << 16))
#define  MSCC_M_DDR_UMCTL2_INIT6_MR4                    GENMASK(31,16)
#define  MSCC_X_DDR_UMCTL2_INIT6_MR4(x)                 (((x) >> 16) & GENMASK(15,0))

#define MSCC_DDR_UMCTL2_INIT7                MSCC_IOREG(MSCC_TO_DDR_UMCTL2,0x3b)
#define  MSCC_F_DDR_UMCTL2_INIT7_MR6(x)                 (GENMASK(15,0) & ((x) << 0))
#define  MSCC_M_DDR_UMCTL2_INIT7_MR6                    GENMASK(15,0)
#define  MSCC_X_DDR_UMCTL2_INIT7_MR6(x)                 (((x) >> 0) & GENMASK(15,0))

#define MSCC_DDR_UMCTL2_DIMMCTL              MSCC_IOREG(MSCC_TO_DDR_UMCTL2,0x3c)
#define  MSCC_F_DDR_UMCTL2_DIMMCTL_DIMM_STAGGER_CS_EN(x)  ((x) ? BIT(0) : 0)
#define  MSCC_M_DDR_UMCTL2_DIMMCTL_DIMM_STAGGER_CS_EN     BIT(0)
#define  MSCC_X_DDR_UMCTL2_DIMMCTL_DIMM_STAGGER_CS_EN(x)  ((x) & BIT(0) ? 1 : 0)
#define  MSCC_F_DDR_UMCTL2_DIMMCTL_DIMM_ADDR_MIRR_EN(x)  ((x) ? BIT(1) : 0)
#define  MSCC_M_DDR_UMCTL2_DIMMCTL_DIMM_ADDR_MIRR_EN     BIT(1)
#define  MSCC_X_DDR_UMCTL2_DIMMCTL_DIMM_ADDR_MIRR_EN(x)  ((x) & BIT(1) ? 1 : 0)
#define  MSCC_F_DDR_UMCTL2_DIMMCTL_DIMM_OUTPUT_INV_EN(x)  ((x) ? BIT(2) : 0)
#define  MSCC_M_DDR_UMCTL2_DIMMCTL_DIMM_OUTPUT_INV_EN     BIT(2)
#define  MSCC_X_DDR_UMCTL2_DIMMCTL_DIMM_OUTPUT_INV_EN(x)  ((x) & BIT(2) ? 1 : 0)
#define  MSCC_F_DDR_UMCTL2_DIMMCTL_MRS_A17_EN(x)        ((x) ? BIT(3) : 0)
#define  MSCC_M_DDR_UMCTL2_DIMMCTL_MRS_A17_EN           BIT(3)
#define  MSCC_X_DDR_UMCTL2_DIMMCTL_MRS_A17_EN(x)        ((x) & BIT(3) ? 1 : 0)
#define  MSCC_F_DDR_UMCTL2_DIMMCTL_MRS_BG1_EN(x)        ((x) ? BIT(4) : 0)
#define  MSCC_M_DDR_UMCTL2_DIMMCTL_MRS_BG1_EN           BIT(4)
#define  MSCC_X_DDR_UMCTL2_DIMMCTL_MRS_BG1_EN(x)        ((x) & BIT(4) ? 1 : 0)
#define  MSCC_F_DDR_UMCTL2_DIMMCTL_DIMM_DIS_BG_MIRRORING(x)  ((x) ? BIT(5) : 0)
#define  MSCC_M_DDR_UMCTL2_DIMMCTL_DIMM_DIS_BG_MIRRORING     BIT(5)
#define  MSCC_X_DDR_UMCTL2_DIMMCTL_DIMM_DIS_BG_MIRRORING(x)  ((x) & BIT(5) ? 1 : 0)
#define  MSCC_F_DDR_UMCTL2_DIMMCTL_LRDIMM_BCOM_CMD_PROT(x)  ((x) ? BIT(6) : 0)
#define  MSCC_M_DDR_UMCTL2_DIMMCTL_LRDIMM_BCOM_CMD_PROT     BIT(6)
#define  MSCC_X_DDR_UMCTL2_DIMMCTL_LRDIMM_BCOM_CMD_PROT(x)  ((x) & BIT(6) ? 1 : 0)

#define MSCC_DDR_UMCTL2_RANKCTL              MSCC_IOREG(MSCC_TO_DDR_UMCTL2,0x3d)
#define  MSCC_F_DDR_UMCTL2_RANKCTL_MAX_RANK_RD(x)       (GENMASK(3,0) & ((x) << 0))
#define  MSCC_M_DDR_UMCTL2_RANKCTL_MAX_RANK_RD          GENMASK(3,0)
#define  MSCC_X_DDR_UMCTL2_RANKCTL_MAX_RANK_RD(x)       (((x) >> 0) & GENMASK(3,0))
#define  MSCC_F_DDR_UMCTL2_RANKCTL_DIFF_RANK_RD_GAP(x)  (GENMASK(7,4) & ((x) << 4))
#define  MSCC_M_DDR_UMCTL2_RANKCTL_DIFF_RANK_RD_GAP     GENMASK(7,4)
#define  MSCC_X_DDR_UMCTL2_RANKCTL_DIFF_RANK_RD_GAP(x)  (((x) >> 4) & GENMASK(3,0))
#define  MSCC_F_DDR_UMCTL2_RANKCTL_DIFF_RANK_WR_GAP(x)  (GENMASK(11,8) & ((x) << 8))
#define  MSCC_M_DDR_UMCTL2_RANKCTL_DIFF_RANK_WR_GAP     GENMASK(11,8)
#define  MSCC_X_DDR_UMCTL2_RANKCTL_DIFF_RANK_WR_GAP(x)  (((x) >> 8) & GENMASK(3,0))

#define MSCC_DDR_UMCTL2_DRAMTMG0             MSCC_IOREG(MSCC_TO_DDR_UMCTL2,0x40)
#define  MSCC_F_DDR_UMCTL2_DRAMTMG0_T_RAS_MIN(x)        (GENMASK(5,0) & ((x) << 0))
#define  MSCC_M_DDR_UMCTL2_DRAMTMG0_T_RAS_MIN           GENMASK(5,0)
#define  MSCC_X_DDR_UMCTL2_DRAMTMG0_T_RAS_MIN(x)        (((x) >> 0) & GENMASK(5,0))
#define  MSCC_F_DDR_UMCTL2_DRAMTMG0_T_RAS_MAX(x)        (GENMASK(14,8) & ((x) << 8))
#define  MSCC_M_DDR_UMCTL2_DRAMTMG0_T_RAS_MAX           GENMASK(14,8)
#define  MSCC_X_DDR_UMCTL2_DRAMTMG0_T_RAS_MAX(x)        (((x) >> 8) & GENMASK(6,0))
#define  MSCC_F_DDR_UMCTL2_DRAMTMG0_T_FAW(x)            (GENMASK(21,16) & ((x) << 16))
#define  MSCC_M_DDR_UMCTL2_DRAMTMG0_T_FAW               GENMASK(21,16)
#define  MSCC_X_DDR_UMCTL2_DRAMTMG0_T_FAW(x)            (((x) >> 16) & GENMASK(5,0))
#define  MSCC_F_DDR_UMCTL2_DRAMTMG0_WR2PRE(x)           (GENMASK(30,24) & ((x) << 24))
#define  MSCC_M_DDR_UMCTL2_DRAMTMG0_WR2PRE              GENMASK(30,24)
#define  MSCC_X_DDR_UMCTL2_DRAMTMG0_WR2PRE(x)           (((x) >> 24) & GENMASK(6,0))

#define MSCC_DDR_UMCTL2_DRAMTMG1             MSCC_IOREG(MSCC_TO_DDR_UMCTL2,0x41)
#define  MSCC_F_DDR_UMCTL2_DRAMTMG1_T_RC(x)             (GENMASK(6,0) & ((x) << 0))
#define  MSCC_M_DDR_UMCTL2_DRAMTMG1_T_RC                GENMASK(6,0)
#define  MSCC_X_DDR_UMCTL2_DRAMTMG1_T_RC(x)             (((x) >> 0) & GENMASK(6,0))
#define  MSCC_F_DDR_UMCTL2_DRAMTMG1_RD2PRE(x)           (GENMASK(13,8) & ((x) << 8))
#define  MSCC_M_DDR_UMCTL2_DRAMTMG1_RD2PRE              GENMASK(13,8)
#define  MSCC_X_DDR_UMCTL2_DRAMTMG1_RD2PRE(x)           (((x) >> 8) & GENMASK(5,0))
#define  MSCC_F_DDR_UMCTL2_DRAMTMG1_T_XP(x)             (GENMASK(20,16) & ((x) << 16))
#define  MSCC_M_DDR_UMCTL2_DRAMTMG1_T_XP                GENMASK(20,16)
#define  MSCC_X_DDR_UMCTL2_DRAMTMG1_T_XP(x)             (((x) >> 16) & GENMASK(4,0))

#define MSCC_DDR_UMCTL2_DRAMTMG2             MSCC_IOREG(MSCC_TO_DDR_UMCTL2,0x42)
#define  MSCC_F_DDR_UMCTL2_DRAMTMG2_WR2RD(x)            (GENMASK(5,0) & ((x) << 0))
#define  MSCC_M_DDR_UMCTL2_DRAMTMG2_WR2RD               GENMASK(5,0)
#define  MSCC_X_DDR_UMCTL2_DRAMTMG2_WR2RD(x)            (((x) >> 0) & GENMASK(5,0))
#define  MSCC_F_DDR_UMCTL2_DRAMTMG2_RD2WR(x)            (GENMASK(13,8) & ((x) << 8))
#define  MSCC_M_DDR_UMCTL2_DRAMTMG2_RD2WR               GENMASK(13,8)
#define  MSCC_X_DDR_UMCTL2_DRAMTMG2_RD2WR(x)            (((x) >> 8) & GENMASK(5,0))
#define  MSCC_F_DDR_UMCTL2_DRAMTMG2_READ_LATENCY(x)     (GENMASK(21,16) & ((x) << 16))
#define  MSCC_M_DDR_UMCTL2_DRAMTMG2_READ_LATENCY        GENMASK(21,16)
#define  MSCC_X_DDR_UMCTL2_DRAMTMG2_READ_LATENCY(x)     (((x) >> 16) & GENMASK(5,0))
#define  MSCC_F_DDR_UMCTL2_DRAMTMG2_WRITE_LATENCY(x)    (GENMASK(29,24) & ((x) << 24))
#define  MSCC_M_DDR_UMCTL2_DRAMTMG2_WRITE_LATENCY       GENMASK(29,24)
#define  MSCC_X_DDR_UMCTL2_DRAMTMG2_WRITE_LATENCY(x)    (((x) >> 24) & GENMASK(5,0))

#define MSCC_DDR_UMCTL2_DRAMTMG3             MSCC_IOREG(MSCC_TO_DDR_UMCTL2,0x43)
#define  MSCC_F_DDR_UMCTL2_DRAMTMG3_T_MOD(x)            (GENMASK(9,0) & ((x) << 0))
#define  MSCC_M_DDR_UMCTL2_DRAMTMG3_T_MOD               GENMASK(9,0)
#define  MSCC_X_DDR_UMCTL2_DRAMTMG3_T_MOD(x)            (((x) >> 0) & GENMASK(9,0))
#define  MSCC_F_DDR_UMCTL2_DRAMTMG3_T_MRD(x)            (GENMASK(17,12) & ((x) << 12))
#define  MSCC_M_DDR_UMCTL2_DRAMTMG3_T_MRD               GENMASK(17,12)
#define  MSCC_X_DDR_UMCTL2_DRAMTMG3_T_MRD(x)            (((x) >> 12) & GENMASK(5,0))
#define  MSCC_F_DDR_UMCTL2_DRAMTMG3_T_MRW(x)            (GENMASK(29,20) & ((x) << 20))
#define  MSCC_M_DDR_UMCTL2_DRAMTMG3_T_MRW               GENMASK(29,20)
#define  MSCC_X_DDR_UMCTL2_DRAMTMG3_T_MRW(x)            (((x) >> 20) & GENMASK(9,0))

#define MSCC_DDR_UMCTL2_DRAMTMG4             MSCC_IOREG(MSCC_TO_DDR_UMCTL2,0x44)
#define  MSCC_F_DDR_UMCTL2_DRAMTMG4_T_RP(x)             (GENMASK(4,0) & ((x) << 0))
#define  MSCC_M_DDR_UMCTL2_DRAMTMG4_T_RP                GENMASK(4,0)
#define  MSCC_X_DDR_UMCTL2_DRAMTMG4_T_RP(x)             (((x) >> 0) & GENMASK(4,0))
#define  MSCC_F_DDR_UMCTL2_DRAMTMG4_T_RRD(x)            (GENMASK(11,8) & ((x) << 8))
#define  MSCC_M_DDR_UMCTL2_DRAMTMG4_T_RRD               GENMASK(11,8)
#define  MSCC_X_DDR_UMCTL2_DRAMTMG4_T_RRD(x)            (((x) >> 8) & GENMASK(3,0))
#define  MSCC_F_DDR_UMCTL2_DRAMTMG4_T_CCD(x)            (GENMASK(19,16) & ((x) << 16))
#define  MSCC_M_DDR_UMCTL2_DRAMTMG4_T_CCD               GENMASK(19,16)
#define  MSCC_X_DDR_UMCTL2_DRAMTMG4_T_CCD(x)            (((x) >> 16) & GENMASK(3,0))
#define  MSCC_F_DDR_UMCTL2_DRAMTMG4_T_RCD(x)            (GENMASK(28,24) & ((x) << 24))
#define  MSCC_M_DDR_UMCTL2_DRAMTMG4_T_RCD               GENMASK(28,24)
#define  MSCC_X_DDR_UMCTL2_DRAMTMG4_T_RCD(x)            (((x) >> 24) & GENMASK(4,0))

#define MSCC_DDR_UMCTL2_DRAMTMG5             MSCC_IOREG(MSCC_TO_DDR_UMCTL2,0x45)
#define  MSCC_F_DDR_UMCTL2_DRAMTMG5_T_CKE(x)            (GENMASK(4,0) & ((x) << 0))
#define  MSCC_M_DDR_UMCTL2_DRAMTMG5_T_CKE               GENMASK(4,0)
#define  MSCC_X_DDR_UMCTL2_DRAMTMG5_T_CKE(x)            (((x) >> 0) & GENMASK(4,0))
#define  MSCC_F_DDR_UMCTL2_DRAMTMG5_T_CKESR(x)          (GENMASK(13,8) & ((x) << 8))
#define  MSCC_M_DDR_UMCTL2_DRAMTMG5_T_CKESR             GENMASK(13,8)
#define  MSCC_X_DDR_UMCTL2_DRAMTMG5_T_CKESR(x)          (((x) >> 8) & GENMASK(5,0))
#define  MSCC_F_DDR_UMCTL2_DRAMTMG5_T_CKSRE(x)          (GENMASK(19,16) & ((x) << 16))
#define  MSCC_M_DDR_UMCTL2_DRAMTMG5_T_CKSRE             GENMASK(19,16)
#define  MSCC_X_DDR_UMCTL2_DRAMTMG5_T_CKSRE(x)          (((x) >> 16) & GENMASK(3,0))
#define  MSCC_F_DDR_UMCTL2_DRAMTMG5_T_CKSRX(x)          (GENMASK(27,24) & ((x) << 24))
#define  MSCC_M_DDR_UMCTL2_DRAMTMG5_T_CKSRX             GENMASK(27,24)
#define  MSCC_X_DDR_UMCTL2_DRAMTMG5_T_CKSRX(x)          (((x) >> 24) & GENMASK(3,0))

#define MSCC_DDR_UMCTL2_DRAMTMG6             MSCC_IOREG(MSCC_TO_DDR_UMCTL2,0x46)
#define  MSCC_F_DDR_UMCTL2_DRAMTMG6_T_CKCSX(x)          (GENMASK(3,0) & ((x) << 0))
#define  MSCC_M_DDR_UMCTL2_DRAMTMG6_T_CKCSX             GENMASK(3,0)
#define  MSCC_X_DDR_UMCTL2_DRAMTMG6_T_CKCSX(x)          (((x) >> 0) & GENMASK(3,0))
#define  MSCC_F_DDR_UMCTL2_DRAMTMG6_T_CKDPDX(x)         (GENMASK(19,16) & ((x) << 16))
#define  MSCC_M_DDR_UMCTL2_DRAMTMG6_T_CKDPDX            GENMASK(19,16)
#define  MSCC_X_DDR_UMCTL2_DRAMTMG6_T_CKDPDX(x)         (((x) >> 16) & GENMASK(3,0))
#define  MSCC_F_DDR_UMCTL2_DRAMTMG6_T_CKDPDE(x)         (GENMASK(27,24) & ((x) << 24))
#define  MSCC_M_DDR_UMCTL2_DRAMTMG6_T_CKDPDE            GENMASK(27,24)
#define  MSCC_X_DDR_UMCTL2_DRAMTMG6_T_CKDPDE(x)         (((x) >> 24) & GENMASK(3,0))

#define MSCC_DDR_UMCTL2_DRAMTMG7             MSCC_IOREG(MSCC_TO_DDR_UMCTL2,0x47)
#define  MSCC_F_DDR_UMCTL2_DRAMTMG7_T_CKPDX(x)          (GENMASK(3,0) & ((x) << 0))
#define  MSCC_M_DDR_UMCTL2_DRAMTMG7_T_CKPDX             GENMASK(3,0)
#define  MSCC_X_DDR_UMCTL2_DRAMTMG7_T_CKPDX(x)          (((x) >> 0) & GENMASK(3,0))
#define  MSCC_F_DDR_UMCTL2_DRAMTMG7_T_CKPDE(x)          (GENMASK(11,8) & ((x) << 8))
#define  MSCC_M_DDR_UMCTL2_DRAMTMG7_T_CKPDE             GENMASK(11,8)
#define  MSCC_X_DDR_UMCTL2_DRAMTMG7_T_CKPDE(x)          (((x) >> 8) & GENMASK(3,0))

#define MSCC_DDR_UMCTL2_DRAMTMG8             MSCC_IOREG(MSCC_TO_DDR_UMCTL2,0x48)
#define  MSCC_F_DDR_UMCTL2_DRAMTMG8_T_XS_X32(x)         (GENMASK(6,0) & ((x) << 0))
#define  MSCC_M_DDR_UMCTL2_DRAMTMG8_T_XS_X32            GENMASK(6,0)
#define  MSCC_X_DDR_UMCTL2_DRAMTMG8_T_XS_X32(x)         (((x) >> 0) & GENMASK(6,0))
#define  MSCC_F_DDR_UMCTL2_DRAMTMG8_T_XS_DLL_X32(x)     (GENMASK(14,8) & ((x) << 8))
#define  MSCC_M_DDR_UMCTL2_DRAMTMG8_T_XS_DLL_X32        GENMASK(14,8)
#define  MSCC_X_DDR_UMCTL2_DRAMTMG8_T_XS_DLL_X32(x)     (((x) >> 8) & GENMASK(6,0))
#define  MSCC_F_DDR_UMCTL2_DRAMTMG8_T_XS_ABORT_X32(x)   (GENMASK(22,16) & ((x) << 16))
#define  MSCC_M_DDR_UMCTL2_DRAMTMG8_T_XS_ABORT_X32      GENMASK(22,16)
#define  MSCC_X_DDR_UMCTL2_DRAMTMG8_T_XS_ABORT_X32(x)   (((x) >> 16) & GENMASK(6,0))
#define  MSCC_F_DDR_UMCTL2_DRAMTMG8_T_XS_FAST_X32(x)    (GENMASK(30,24) & ((x) << 24))
#define  MSCC_M_DDR_UMCTL2_DRAMTMG8_T_XS_FAST_X32       GENMASK(30,24)
#define  MSCC_X_DDR_UMCTL2_DRAMTMG8_T_XS_FAST_X32(x)    (((x) >> 24) & GENMASK(6,0))

#define MSCC_DDR_UMCTL2_DRAMTMG9             MSCC_IOREG(MSCC_TO_DDR_UMCTL2,0x49)
#define  MSCC_F_DDR_UMCTL2_DRAMTMG9_WR2RD_S(x)          (GENMASK(5,0) & ((x) << 0))
#define  MSCC_M_DDR_UMCTL2_DRAMTMG9_WR2RD_S             GENMASK(5,0)
#define  MSCC_X_DDR_UMCTL2_DRAMTMG9_WR2RD_S(x)          (((x) >> 0) & GENMASK(5,0))
#define  MSCC_F_DDR_UMCTL2_DRAMTMG9_T_RRD_S(x)          (GENMASK(11,8) & ((x) << 8))
#define  MSCC_M_DDR_UMCTL2_DRAMTMG9_T_RRD_S             GENMASK(11,8)
#define  MSCC_X_DDR_UMCTL2_DRAMTMG9_T_RRD_S(x)          (((x) >> 8) & GENMASK(3,0))
#define  MSCC_F_DDR_UMCTL2_DRAMTMG9_T_CCD_S(x)          (GENMASK(18,16) & ((x) << 16))
#define  MSCC_M_DDR_UMCTL2_DRAMTMG9_T_CCD_S             GENMASK(18,16)
#define  MSCC_X_DDR_UMCTL2_DRAMTMG9_T_CCD_S(x)          (((x) >> 16) & GENMASK(2,0))
#define  MSCC_F_DDR_UMCTL2_DRAMTMG9_DDR4_WR_PREAMBLE(x)  ((x) ? BIT(30) : 0)
#define  MSCC_M_DDR_UMCTL2_DRAMTMG9_DDR4_WR_PREAMBLE     BIT(30)
#define  MSCC_X_DDR_UMCTL2_DRAMTMG9_DDR4_WR_PREAMBLE(x)  ((x) & BIT(30) ? 1 : 0)

#define MSCC_DDR_UMCTL2_DRAMTMG10            MSCC_IOREG(MSCC_TO_DDR_UMCTL2,0x4a)
#define  MSCC_F_DDR_UMCTL2_DRAMTMG10_T_GEAR_HOLD(x)     (GENMASK(1,0) & ((x) << 0))
#define  MSCC_M_DDR_UMCTL2_DRAMTMG10_T_GEAR_HOLD        GENMASK(1,0)
#define  MSCC_X_DDR_UMCTL2_DRAMTMG10_T_GEAR_HOLD(x)     (((x) >> 0) & GENMASK(1,0))
#define  MSCC_F_DDR_UMCTL2_DRAMTMG10_T_GEAR_SETUP(x)    (GENMASK(3,2) & ((x) << 2))
#define  MSCC_M_DDR_UMCTL2_DRAMTMG10_T_GEAR_SETUP       GENMASK(3,2)
#define  MSCC_X_DDR_UMCTL2_DRAMTMG10_T_GEAR_SETUP(x)    (((x) >> 2) & GENMASK(1,0))
#define  MSCC_F_DDR_UMCTL2_DRAMTMG10_T_CMD_GEAR(x)      (GENMASK(12,8) & ((x) << 8))
#define  MSCC_M_DDR_UMCTL2_DRAMTMG10_T_CMD_GEAR         GENMASK(12,8)
#define  MSCC_X_DDR_UMCTL2_DRAMTMG10_T_CMD_GEAR(x)      (((x) >> 8) & GENMASK(4,0))
#define  MSCC_F_DDR_UMCTL2_DRAMTMG10_T_SYNC_GEAR(x)     (GENMASK(20,16) & ((x) << 16))
#define  MSCC_M_DDR_UMCTL2_DRAMTMG10_T_SYNC_GEAR        GENMASK(20,16)
#define  MSCC_X_DDR_UMCTL2_DRAMTMG10_T_SYNC_GEAR(x)     (((x) >> 16) & GENMASK(4,0))

#define MSCC_DDR_UMCTL2_DRAMTMG11            MSCC_IOREG(MSCC_TO_DDR_UMCTL2,0x4b)
#define  MSCC_F_DDR_UMCTL2_DRAMTMG11_T_CKMPE(x)         (GENMASK(4,0) & ((x) << 0))
#define  MSCC_M_DDR_UMCTL2_DRAMTMG11_T_CKMPE            GENMASK(4,0)
#define  MSCC_X_DDR_UMCTL2_DRAMTMG11_T_CKMPE(x)         (((x) >> 0) & GENMASK(4,0))
#define  MSCC_F_DDR_UMCTL2_DRAMTMG11_T_MPX_S(x)         (GENMASK(9,8) & ((x) << 8))
#define  MSCC_M_DDR_UMCTL2_DRAMTMG11_T_MPX_S            GENMASK(9,8)
#define  MSCC_X_DDR_UMCTL2_DRAMTMG11_T_MPX_S(x)         (((x) >> 8) & GENMASK(1,0))
#define  MSCC_F_DDR_UMCTL2_DRAMTMG11_T_MPX_LH(x)        (GENMASK(20,16) & ((x) << 16))
#define  MSCC_M_DDR_UMCTL2_DRAMTMG11_T_MPX_LH           GENMASK(20,16)
#define  MSCC_X_DDR_UMCTL2_DRAMTMG11_T_MPX_LH(x)        (((x) >> 16) & GENMASK(4,0))
#define  MSCC_F_DDR_UMCTL2_DRAMTMG11_POST_MPSM_GAP_X32(x)  (GENMASK(30,24) & ((x) << 24))
#define  MSCC_M_DDR_UMCTL2_DRAMTMG11_POST_MPSM_GAP_X32     GENMASK(30,24)
#define  MSCC_X_DDR_UMCTL2_DRAMTMG11_POST_MPSM_GAP_X32(x)  (((x) >> 24) & GENMASK(6,0))

#define MSCC_DDR_UMCTL2_DRAMTMG12            MSCC_IOREG(MSCC_TO_DDR_UMCTL2,0x4c)
#define  MSCC_F_DDR_UMCTL2_DRAMTMG12_T_MRD_PDA(x)       (GENMASK(4,0) & ((x) << 0))
#define  MSCC_M_DDR_UMCTL2_DRAMTMG12_T_MRD_PDA          GENMASK(4,0)
#define  MSCC_X_DDR_UMCTL2_DRAMTMG12_T_MRD_PDA(x)       (((x) >> 0) & GENMASK(4,0))

#define MSCC_DDR_UMCTL2_DRAMTMG14            MSCC_IOREG(MSCC_TO_DDR_UMCTL2,0x4e)
#define  MSCC_F_DDR_UMCTL2_DRAMTMG14_T_XSR(x)           (GENMASK(11,0) & ((x) << 0))
#define  MSCC_M_DDR_UMCTL2_DRAMTMG14_T_XSR              GENMASK(11,0)
#define  MSCC_X_DDR_UMCTL2_DRAMTMG14_T_XSR(x)           (((x) >> 0) & GENMASK(11,0))

#define MSCC_DDR_UMCTL2_DRAMTMG15            MSCC_IOREG(MSCC_TO_DDR_UMCTL2,0x4f)
#define  MSCC_F_DDR_UMCTL2_DRAMTMG15_T_STAB_X32(x)      (GENMASK(7,0) & ((x) << 0))
#define  MSCC_M_DDR_UMCTL2_DRAMTMG15_T_STAB_X32         GENMASK(7,0)
#define  MSCC_X_DDR_UMCTL2_DRAMTMG15_T_STAB_X32(x)      (((x) >> 0) & GENMASK(7,0))
#define  MSCC_F_DDR_UMCTL2_DRAMTMG15_EN_DFI_LP_T_STAB(x)  ((x) ? BIT(31) : 0)
#define  MSCC_M_DDR_UMCTL2_DRAMTMG15_EN_DFI_LP_T_STAB     BIT(31)
#define  MSCC_X_DDR_UMCTL2_DRAMTMG15_EN_DFI_LP_T_STAB(x)  ((x) & BIT(31) ? 1 : 0)

#define MSCC_DDR_UMCTL2_ZQCTL0               MSCC_IOREG(MSCC_TO_DDR_UMCTL2,0x60)
#define  MSCC_F_DDR_UMCTL2_ZQCTL0_T_ZQ_SHORT_NOP(x)     (GENMASK(9,0) & ((x) << 0))
#define  MSCC_M_DDR_UMCTL2_ZQCTL0_T_ZQ_SHORT_NOP        GENMASK(9,0)
#define  MSCC_X_DDR_UMCTL2_ZQCTL0_T_ZQ_SHORT_NOP(x)     (((x) >> 0) & GENMASK(9,0))
#define  MSCC_F_DDR_UMCTL2_ZQCTL0_T_ZQ_LONG_NOP(x)      (GENMASK(26,16) & ((x) << 16))
#define  MSCC_M_DDR_UMCTL2_ZQCTL0_T_ZQ_LONG_NOP         GENMASK(26,16)
#define  MSCC_X_DDR_UMCTL2_ZQCTL0_T_ZQ_LONG_NOP(x)      (((x) >> 16) & GENMASK(10,0))
#define  MSCC_F_DDR_UMCTL2_ZQCTL0_DIS_MPSMX_ZQCL(x)     ((x) ? BIT(28) : 0)
#define  MSCC_M_DDR_UMCTL2_ZQCTL0_DIS_MPSMX_ZQCL        BIT(28)
#define  MSCC_X_DDR_UMCTL2_ZQCTL0_DIS_MPSMX_ZQCL(x)     ((x) & BIT(28) ? 1 : 0)
#define  MSCC_F_DDR_UMCTL2_ZQCTL0_ZQ_RESISTOR_SHARED(x)  ((x) ? BIT(29) : 0)
#define  MSCC_M_DDR_UMCTL2_ZQCTL0_ZQ_RESISTOR_SHARED     BIT(29)
#define  MSCC_X_DDR_UMCTL2_ZQCTL0_ZQ_RESISTOR_SHARED(x)  ((x) & BIT(29) ? 1 : 0)
#define  MSCC_F_DDR_UMCTL2_ZQCTL0_DIS_SRX_ZQCL(x)       ((x) ? BIT(30) : 0)
#define  MSCC_M_DDR_UMCTL2_ZQCTL0_DIS_SRX_ZQCL          BIT(30)
#define  MSCC_X_DDR_UMCTL2_ZQCTL0_DIS_SRX_ZQCL(x)       ((x) & BIT(30) ? 1 : 0)
#define  MSCC_F_DDR_UMCTL2_ZQCTL0_DIS_AUTO_ZQ(x)        ((x) ? BIT(31) : 0)
#define  MSCC_M_DDR_UMCTL2_ZQCTL0_DIS_AUTO_ZQ           BIT(31)
#define  MSCC_X_DDR_UMCTL2_ZQCTL0_DIS_AUTO_ZQ(x)        ((x) & BIT(31) ? 1 : 0)

#define MSCC_DDR_UMCTL2_ZQCTL1               MSCC_IOREG(MSCC_TO_DDR_UMCTL2,0x61)
#define  MSCC_F_DDR_UMCTL2_ZQCTL1_T_ZQ_SHORT_INTERVAL_X1024(x)  (GENMASK(19,0) & ((x) << 0))
#define  MSCC_M_DDR_UMCTL2_ZQCTL1_T_ZQ_SHORT_INTERVAL_X1024     GENMASK(19,0)
#define  MSCC_X_DDR_UMCTL2_ZQCTL1_T_ZQ_SHORT_INTERVAL_X1024(x)  (((x) >> 0) & GENMASK(19,0))
#define  MSCC_F_DDR_UMCTL2_ZQCTL1_T_ZQ_RESET_NOP(x)     (GENMASK(29,20) & ((x) << 20))
#define  MSCC_M_DDR_UMCTL2_ZQCTL1_T_ZQ_RESET_NOP        GENMASK(29,20)
#define  MSCC_X_DDR_UMCTL2_ZQCTL1_T_ZQ_RESET_NOP(x)     (((x) >> 20) & GENMASK(9,0))

#define MSCC_DDR_UMCTL2_ZQCTL2               MSCC_IOREG(MSCC_TO_DDR_UMCTL2,0x62)
#define  MSCC_F_DDR_UMCTL2_ZQCTL2_ZQ_RESET(x)           ((x) ? BIT(0) : 0)
#define  MSCC_M_DDR_UMCTL2_ZQCTL2_ZQ_RESET              BIT(0)
#define  MSCC_X_DDR_UMCTL2_ZQCTL2_ZQ_RESET(x)           ((x) & BIT(0) ? 1 : 0)

#define MSCC_DDR_UMCTL2_ZQSTAT               MSCC_IOREG(MSCC_TO_DDR_UMCTL2,0x63)
#define  MSCC_F_DDR_UMCTL2_ZQSTAT_ZQ_RESET_BUSY(x)      ((x) ? BIT(0) : 0)
#define  MSCC_M_DDR_UMCTL2_ZQSTAT_ZQ_RESET_BUSY         BIT(0)
#define  MSCC_X_DDR_UMCTL2_ZQSTAT_ZQ_RESET_BUSY(x)      ((x) & BIT(0) ? 1 : 0)

#define MSCC_DDR_UMCTL2_DFITMG0              MSCC_IOREG(MSCC_TO_DDR_UMCTL2,0x64)
#define  MSCC_F_DDR_UMCTL2_DFITMG0_DFI_TPHY_WRLAT(x)    (GENMASK(5,0) & ((x) << 0))
#define  MSCC_M_DDR_UMCTL2_DFITMG0_DFI_TPHY_WRLAT       GENMASK(5,0)
#define  MSCC_X_DDR_UMCTL2_DFITMG0_DFI_TPHY_WRLAT(x)    (((x) >> 0) & GENMASK(5,0))
#define  MSCC_F_DDR_UMCTL2_DFITMG0_DFI_TPHY_WRDATA(x)   (GENMASK(13,8) & ((x) << 8))
#define  MSCC_M_DDR_UMCTL2_DFITMG0_DFI_TPHY_WRDATA      GENMASK(13,8)
#define  MSCC_X_DDR_UMCTL2_DFITMG0_DFI_TPHY_WRDATA(x)   (((x) >> 8) & GENMASK(5,0))
#define  MSCC_F_DDR_UMCTL2_DFITMG0_DFI_WRDATA_USE_DFI_PHY_CLK(x)  ((x) ? BIT(15) : 0)
#define  MSCC_M_DDR_UMCTL2_DFITMG0_DFI_WRDATA_USE_DFI_PHY_CLK     BIT(15)
#define  MSCC_X_DDR_UMCTL2_DFITMG0_DFI_WRDATA_USE_DFI_PHY_CLK(x)  ((x) & BIT(15) ? 1 : 0)
#define  MSCC_F_DDR_UMCTL2_DFITMG0_DFI_T_RDDATA_EN(x)   (GENMASK(22,16) & ((x) << 16))
#define  MSCC_M_DDR_UMCTL2_DFITMG0_DFI_T_RDDATA_EN      GENMASK(22,16)
#define  MSCC_X_DDR_UMCTL2_DFITMG0_DFI_T_RDDATA_EN(x)   (((x) >> 16) & GENMASK(6,0))
#define  MSCC_F_DDR_UMCTL2_DFITMG0_DFI_RDDATA_USE_DFI_PHY_CLK(x)  ((x) ? BIT(23) : 0)
#define  MSCC_M_DDR_UMCTL2_DFITMG0_DFI_RDDATA_USE_DFI_PHY_CLK     BIT(23)
#define  MSCC_X_DDR_UMCTL2_DFITMG0_DFI_RDDATA_USE_DFI_PHY_CLK(x)  ((x) & BIT(23) ? 1 : 0)
#define  MSCC_F_DDR_UMCTL2_DFITMG0_DFI_T_CTRL_DELAY(x)  (GENMASK(28,24) & ((x) << 24))
#define  MSCC_M_DDR_UMCTL2_DFITMG0_DFI_T_CTRL_DELAY     GENMASK(28,24)
#define  MSCC_X_DDR_UMCTL2_DFITMG0_DFI_T_CTRL_DELAY(x)  (((x) >> 24) & GENMASK(4,0))

#define MSCC_DDR_UMCTL2_DFITMG1              MSCC_IOREG(MSCC_TO_DDR_UMCTL2,0x65)
#define  MSCC_F_DDR_UMCTL2_DFITMG1_DFI_T_DRAM_CLK_ENABLE(x)  (GENMASK(4,0) & ((x) << 0))
#define  MSCC_M_DDR_UMCTL2_DFITMG1_DFI_T_DRAM_CLK_ENABLE     GENMASK(4,0)
#define  MSCC_X_DDR_UMCTL2_DFITMG1_DFI_T_DRAM_CLK_ENABLE(x)  (((x) >> 0) & GENMASK(4,0))
#define  MSCC_F_DDR_UMCTL2_DFITMG1_DFI_T_DRAM_CLK_DISABLE(x)  (GENMASK(12,8) & ((x) << 8))
#define  MSCC_M_DDR_UMCTL2_DFITMG1_DFI_T_DRAM_CLK_DISABLE     GENMASK(12,8)
#define  MSCC_X_DDR_UMCTL2_DFITMG1_DFI_T_DRAM_CLK_DISABLE(x)  (((x) >> 8) & GENMASK(4,0))
#define  MSCC_F_DDR_UMCTL2_DFITMG1_DFI_T_WRDATA_DELAY(x)  (GENMASK(20,16) & ((x) << 16))
#define  MSCC_M_DDR_UMCTL2_DFITMG1_DFI_T_WRDATA_DELAY     GENMASK(20,16)
#define  MSCC_X_DDR_UMCTL2_DFITMG1_DFI_T_WRDATA_DELAY(x)  (((x) >> 16) & GENMASK(4,0))
#define  MSCC_F_DDR_UMCTL2_DFITMG1_DFI_T_PARIN_LAT(x)   (GENMASK(25,24) & ((x) << 24))
#define  MSCC_M_DDR_UMCTL2_DFITMG1_DFI_T_PARIN_LAT      GENMASK(25,24)
#define  MSCC_X_DDR_UMCTL2_DFITMG1_DFI_T_PARIN_LAT(x)   (((x) >> 24) & GENMASK(1,0))
#define  MSCC_F_DDR_UMCTL2_DFITMG1_DFI_T_CMD_LAT(x)     (GENMASK(31,28) & ((x) << 28))
#define  MSCC_M_DDR_UMCTL2_DFITMG1_DFI_T_CMD_LAT        GENMASK(31,28)
#define  MSCC_X_DDR_UMCTL2_DFITMG1_DFI_T_CMD_LAT(x)     (((x) >> 28) & GENMASK(3,0))

#define MSCC_DDR_UMCTL2_DFILPCFG0            MSCC_IOREG(MSCC_TO_DDR_UMCTL2,0x66)
#define  MSCC_F_DDR_UMCTL2_DFILPCFG0_DFI_LP_EN_PD(x)    ((x) ? BIT(0) : 0)
#define  MSCC_M_DDR_UMCTL2_DFILPCFG0_DFI_LP_EN_PD       BIT(0)
#define  MSCC_X_DDR_UMCTL2_DFILPCFG0_DFI_LP_EN_PD(x)    ((x) & BIT(0) ? 1 : 0)
#define  MSCC_F_DDR_UMCTL2_DFILPCFG0_DFI_LP_WAKEUP_PD(x)  (GENMASK(7,4) & ((x) << 4))
#define  MSCC_M_DDR_UMCTL2_DFILPCFG0_DFI_LP_WAKEUP_PD     GENMASK(7,4)
#define  MSCC_X_DDR_UMCTL2_DFILPCFG0_DFI_LP_WAKEUP_PD(x)  (((x) >> 4) & GENMASK(3,0))
#define  MSCC_F_DDR_UMCTL2_DFILPCFG0_DFI_LP_EN_SR(x)    ((x) ? BIT(8) : 0)
#define  MSCC_M_DDR_UMCTL2_DFILPCFG0_DFI_LP_EN_SR       BIT(8)
#define  MSCC_X_DDR_UMCTL2_DFILPCFG0_DFI_LP_EN_SR(x)    ((x) & BIT(8) ? 1 : 0)
#define  MSCC_F_DDR_UMCTL2_DFILPCFG0_DFI_LP_WAKEUP_SR(x)  (GENMASK(15,12) & ((x) << 12))
#define  MSCC_M_DDR_UMCTL2_DFILPCFG0_DFI_LP_WAKEUP_SR     GENMASK(15,12)
#define  MSCC_X_DDR_UMCTL2_DFILPCFG0_DFI_LP_WAKEUP_SR(x)  (((x) >> 12) & GENMASK(3,0))
#define  MSCC_F_DDR_UMCTL2_DFILPCFG0_DFI_LP_EN_DPD(x)   ((x) ? BIT(16) : 0)
#define  MSCC_M_DDR_UMCTL2_DFILPCFG0_DFI_LP_EN_DPD      BIT(16)
#define  MSCC_X_DDR_UMCTL2_DFILPCFG0_DFI_LP_EN_DPD(x)   ((x) & BIT(16) ? 1 : 0)
#define  MSCC_F_DDR_UMCTL2_DFILPCFG0_DFI_LP_WAKEUP_DPD(x)  (GENMASK(23,20) & ((x) << 20))
#define  MSCC_M_DDR_UMCTL2_DFILPCFG0_DFI_LP_WAKEUP_DPD     GENMASK(23,20)
#define  MSCC_X_DDR_UMCTL2_DFILPCFG0_DFI_LP_WAKEUP_DPD(x)  (((x) >> 20) & GENMASK(3,0))
#define  MSCC_F_DDR_UMCTL2_DFILPCFG0_DFI_TLP_RESP(x)    (GENMASK(28,24) & ((x) << 24))
#define  MSCC_M_DDR_UMCTL2_DFILPCFG0_DFI_TLP_RESP       GENMASK(28,24)
#define  MSCC_X_DDR_UMCTL2_DFILPCFG0_DFI_TLP_RESP(x)    (((x) >> 24) & GENMASK(4,0))

#define MSCC_DDR_UMCTL2_DFILPCFG1            MSCC_IOREG(MSCC_TO_DDR_UMCTL2,0x67)
#define  MSCC_F_DDR_UMCTL2_DFILPCFG1_DFI_LP_EN_MPSM(x)  ((x) ? BIT(0) : 0)
#define  MSCC_M_DDR_UMCTL2_DFILPCFG1_DFI_LP_EN_MPSM     BIT(0)
#define  MSCC_X_DDR_UMCTL2_DFILPCFG1_DFI_LP_EN_MPSM(x)  ((x) & BIT(0) ? 1 : 0)
#define  MSCC_F_DDR_UMCTL2_DFILPCFG1_DFI_LP_WAKEUP_MPSM(x)  (GENMASK(7,4) & ((x) << 4))
#define  MSCC_M_DDR_UMCTL2_DFILPCFG1_DFI_LP_WAKEUP_MPSM     GENMASK(7,4)
#define  MSCC_X_DDR_UMCTL2_DFILPCFG1_DFI_LP_WAKEUP_MPSM(x)  (((x) >> 4) & GENMASK(3,0))

#define MSCC_DDR_UMCTL2_DFIUPD0              MSCC_IOREG(MSCC_TO_DDR_UMCTL2,0x68)
#define  MSCC_F_DDR_UMCTL2_DFIUPD0_DFI_T_CTRLUP_MIN(x)  (GENMASK(9,0) & ((x) << 0))
#define  MSCC_M_DDR_UMCTL2_DFIUPD0_DFI_T_CTRLUP_MIN     GENMASK(9,0)
#define  MSCC_X_DDR_UMCTL2_DFIUPD0_DFI_T_CTRLUP_MIN(x)  (((x) >> 0) & GENMASK(9,0))
#define  MSCC_F_DDR_UMCTL2_DFIUPD0_DFI_T_CTRLUP_MAX(x)  (GENMASK(25,16) & ((x) << 16))
#define  MSCC_M_DDR_UMCTL2_DFIUPD0_DFI_T_CTRLUP_MAX     GENMASK(25,16)
#define  MSCC_X_DDR_UMCTL2_DFIUPD0_DFI_T_CTRLUP_MAX(x)  (((x) >> 16) & GENMASK(9,0))
#define  MSCC_F_DDR_UMCTL2_DFIUPD0_CTRLUPD_PRE_SRX(x)   ((x) ? BIT(29) : 0)
#define  MSCC_M_DDR_UMCTL2_DFIUPD0_CTRLUPD_PRE_SRX      BIT(29)
#define  MSCC_X_DDR_UMCTL2_DFIUPD0_CTRLUPD_PRE_SRX(x)   ((x) & BIT(29) ? 1 : 0)
#define  MSCC_F_DDR_UMCTL2_DFIUPD0_DIS_AUTO_CTRLUPD_SRX(x)  ((x) ? BIT(30) : 0)
#define  MSCC_M_DDR_UMCTL2_DFIUPD0_DIS_AUTO_CTRLUPD_SRX     BIT(30)
#define  MSCC_X_DDR_UMCTL2_DFIUPD0_DIS_AUTO_CTRLUPD_SRX(x)  ((x) & BIT(30) ? 1 : 0)
#define  MSCC_F_DDR_UMCTL2_DFIUPD0_DIS_AUTO_CTRLUPD(x)  ((x) ? BIT(31) : 0)
#define  MSCC_M_DDR_UMCTL2_DFIUPD0_DIS_AUTO_CTRLUPD     BIT(31)
#define  MSCC_X_DDR_UMCTL2_DFIUPD0_DIS_AUTO_CTRLUPD(x)  ((x) & BIT(31) ? 1 : 0)

#define MSCC_DDR_UMCTL2_DFIUPD1              MSCC_IOREG(MSCC_TO_DDR_UMCTL2,0x69)
#define  MSCC_F_DDR_UMCTL2_DFIUPD1_DFI_T_CTRLUPD_INTERVAL_MAX_X1024(x)  (GENMASK(7,0) & ((x) << 0))
#define  MSCC_M_DDR_UMCTL2_DFIUPD1_DFI_T_CTRLUPD_INTERVAL_MAX_X1024     GENMASK(7,0)
#define  MSCC_X_DDR_UMCTL2_DFIUPD1_DFI_T_CTRLUPD_INTERVAL_MAX_X1024(x)  (((x) >> 0) & GENMASK(7,0))
#define  MSCC_F_DDR_UMCTL2_DFIUPD1_DFI_T_CTRLUPD_INTERVAL_MIN_X1024(x)  (GENMASK(23,16) & ((x) << 16))
#define  MSCC_M_DDR_UMCTL2_DFIUPD1_DFI_T_CTRLUPD_INTERVAL_MIN_X1024     GENMASK(23,16)
#define  MSCC_X_DDR_UMCTL2_DFIUPD1_DFI_T_CTRLUPD_INTERVAL_MIN_X1024(x)  (((x) >> 16) & GENMASK(7,0))

#define MSCC_DDR_UMCTL2_DFIUPD2              MSCC_IOREG(MSCC_TO_DDR_UMCTL2,0x6a)
#define  MSCC_F_DDR_UMCTL2_DFIUPD2_DFI_PHYUPD_EN(x)     ((x) ? BIT(31) : 0)
#define  MSCC_M_DDR_UMCTL2_DFIUPD2_DFI_PHYUPD_EN        BIT(31)
#define  MSCC_X_DDR_UMCTL2_DFIUPD2_DFI_PHYUPD_EN(x)     ((x) & BIT(31) ? 1 : 0)

#define MSCC_DDR_UMCTL2_DFIMISC              MSCC_IOREG(MSCC_TO_DDR_UMCTL2,0x6c)
#define  MSCC_F_DDR_UMCTL2_DFIMISC_DFI_INIT_COMPLETE_EN(x)  ((x) ? BIT(0) : 0)
#define  MSCC_M_DDR_UMCTL2_DFIMISC_DFI_INIT_COMPLETE_EN     BIT(0)
#define  MSCC_X_DDR_UMCTL2_DFIMISC_DFI_INIT_COMPLETE_EN(x)  ((x) & BIT(0) ? 1 : 0)
#define  MSCC_F_DDR_UMCTL2_DFIMISC_PHY_DBI_MODE(x)      ((x) ? BIT(1) : 0)
#define  MSCC_M_DDR_UMCTL2_DFIMISC_PHY_DBI_MODE         BIT(1)
#define  MSCC_X_DDR_UMCTL2_DFIMISC_PHY_DBI_MODE(x)      ((x) & BIT(1) ? 1 : 0)
#define  MSCC_F_DDR_UMCTL2_DFIMISC_CTL_IDLE_EN(x)       ((x) ? BIT(4) : 0)
#define  MSCC_M_DDR_UMCTL2_DFIMISC_CTL_IDLE_EN          BIT(4)
#define  MSCC_X_DDR_UMCTL2_DFIMISC_CTL_IDLE_EN(x)       ((x) & BIT(4) ? 1 : 0)
#define  MSCC_F_DDR_UMCTL2_DFIMISC_DFI_INIT_START(x)    ((x) ? BIT(5) : 0)
#define  MSCC_M_DDR_UMCTL2_DFIMISC_DFI_INIT_START       BIT(5)
#define  MSCC_X_DDR_UMCTL2_DFIMISC_DFI_INIT_START(x)    ((x) & BIT(5) ? 1 : 0)
#define  MSCC_F_DDR_UMCTL2_DFIMISC_DFI_FREQUENCY(x)     (GENMASK(12,8) & ((x) << 8))
#define  MSCC_M_DDR_UMCTL2_DFIMISC_DFI_FREQUENCY        GENMASK(12,8)
#define  MSCC_X_DDR_UMCTL2_DFIMISC_DFI_FREQUENCY(x)     (((x) >> 8) & GENMASK(4,0))

#define MSCC_DDR_UMCTL2_DFITMG3              MSCC_IOREG(MSCC_TO_DDR_UMCTL2,0x6e)
#define  MSCC_F_DDR_UMCTL2_DFITMG3_DFI_T_GEARDOWN_DELAY(x)  (GENMASK(4,0) & ((x) << 0))
#define  MSCC_M_DDR_UMCTL2_DFITMG3_DFI_T_GEARDOWN_DELAY     GENMASK(4,0)
#define  MSCC_X_DDR_UMCTL2_DFITMG3_DFI_T_GEARDOWN_DELAY(x)  (((x) >> 0) & GENMASK(4,0))

#define MSCC_DDR_UMCTL2_DFISTAT              MSCC_IOREG(MSCC_TO_DDR_UMCTL2,0x6f)
#define  MSCC_F_DDR_UMCTL2_DFISTAT_DFI_INIT_COMPLETE(x)  ((x) ? BIT(0) : 0)
#define  MSCC_M_DDR_UMCTL2_DFISTAT_DFI_INIT_COMPLETE     BIT(0)
#define  MSCC_X_DDR_UMCTL2_DFISTAT_DFI_INIT_COMPLETE(x)  ((x) & BIT(0) ? 1 : 0)
#define  MSCC_F_DDR_UMCTL2_DFISTAT_DFI_LP_ACK(x)        ((x) ? BIT(1) : 0)
#define  MSCC_M_DDR_UMCTL2_DFISTAT_DFI_LP_ACK           BIT(1)
#define  MSCC_X_DDR_UMCTL2_DFISTAT_DFI_LP_ACK(x)        ((x) & BIT(1) ? 1 : 0)

#define MSCC_DDR_UMCTL2_DBICTL               MSCC_IOREG(MSCC_TO_DDR_UMCTL2,0x70)
#define  MSCC_F_DDR_UMCTL2_DBICTL_DM_EN(x)              ((x) ? BIT(0) : 0)
#define  MSCC_M_DDR_UMCTL2_DBICTL_DM_EN                 BIT(0)
#define  MSCC_X_DDR_UMCTL2_DBICTL_DM_EN(x)              ((x) & BIT(0) ? 1 : 0)
#define  MSCC_F_DDR_UMCTL2_DBICTL_WR_DBI_EN(x)          ((x) ? BIT(1) : 0)
#define  MSCC_M_DDR_UMCTL2_DBICTL_WR_DBI_EN             BIT(1)
#define  MSCC_X_DDR_UMCTL2_DBICTL_WR_DBI_EN(x)          ((x) & BIT(1) ? 1 : 0)
#define  MSCC_F_DDR_UMCTL2_DBICTL_RD_DBI_EN(x)          ((x) ? BIT(2) : 0)
#define  MSCC_M_DDR_UMCTL2_DBICTL_RD_DBI_EN             BIT(2)
#define  MSCC_X_DDR_UMCTL2_DBICTL_RD_DBI_EN(x)          ((x) & BIT(2) ? 1 : 0)

#define MSCC_DDR_UMCTL2_DFIPHYMSTR           MSCC_IOREG(MSCC_TO_DDR_UMCTL2,0x71)
#define  MSCC_F_DDR_UMCTL2_DFIPHYMSTR_DFI_PHYMSTR_EN(x)  ((x) ? BIT(0) : 0)
#define  MSCC_M_DDR_UMCTL2_DFIPHYMSTR_DFI_PHYMSTR_EN     BIT(0)
#define  MSCC_X_DDR_UMCTL2_DFIPHYMSTR_DFI_PHYMSTR_EN(x)  ((x) & BIT(0) ? 1 : 0)

#define MSCC_DDR_UMCTL2_ADDRMAP0             MSCC_IOREG(MSCC_TO_DDR_UMCTL2,0x80)
#define  MSCC_F_DDR_UMCTL2_ADDRMAP0_ADDRMAP_CS_BIT0(x)  (GENMASK(4,0) & ((x) << 0))
#define  MSCC_M_DDR_UMCTL2_ADDRMAP0_ADDRMAP_CS_BIT0     GENMASK(4,0)
#define  MSCC_X_DDR_UMCTL2_ADDRMAP0_ADDRMAP_CS_BIT0(x)  (((x) >> 0) & GENMASK(4,0))

#define MSCC_DDR_UMCTL2_ADDRMAP1             MSCC_IOREG(MSCC_TO_DDR_UMCTL2,0x81)
#define  MSCC_F_DDR_UMCTL2_ADDRMAP1_ADDRMAP_BANK_B0(x)  (GENMASK(5,0) & ((x) << 0))
#define  MSCC_M_DDR_UMCTL2_ADDRMAP1_ADDRMAP_BANK_B0     GENMASK(5,0)
#define  MSCC_X_DDR_UMCTL2_ADDRMAP1_ADDRMAP_BANK_B0(x)  (((x) >> 0) & GENMASK(5,0))
#define  MSCC_F_DDR_UMCTL2_ADDRMAP1_ADDRMAP_BANK_B1(x)  (GENMASK(13,8) & ((x) << 8))
#define  MSCC_M_DDR_UMCTL2_ADDRMAP1_ADDRMAP_BANK_B1     GENMASK(13,8)
#define  MSCC_X_DDR_UMCTL2_ADDRMAP1_ADDRMAP_BANK_B1(x)  (((x) >> 8) & GENMASK(5,0))
#define  MSCC_F_DDR_UMCTL2_ADDRMAP1_ADDRMAP_BANK_B2(x)  (GENMASK(21,16) & ((x) << 16))
#define  MSCC_M_DDR_UMCTL2_ADDRMAP1_ADDRMAP_BANK_B2     GENMASK(21,16)
#define  MSCC_X_DDR_UMCTL2_ADDRMAP1_ADDRMAP_BANK_B2(x)  (((x) >> 16) & GENMASK(5,0))

#define MSCC_DDR_UMCTL2_ADDRMAP2             MSCC_IOREG(MSCC_TO_DDR_UMCTL2,0x82)
#define  MSCC_F_DDR_UMCTL2_ADDRMAP2_ADDRMAP_COL_B2(x)   (GENMASK(3,0) & ((x) << 0))
#define  MSCC_M_DDR_UMCTL2_ADDRMAP2_ADDRMAP_COL_B2      GENMASK(3,0)
#define  MSCC_X_DDR_UMCTL2_ADDRMAP2_ADDRMAP_COL_B2(x)   (((x) >> 0) & GENMASK(3,0))
#define  MSCC_F_DDR_UMCTL2_ADDRMAP2_ADDRMAP_COL_B3(x)   (GENMASK(11,8) & ((x) << 8))
#define  MSCC_M_DDR_UMCTL2_ADDRMAP2_ADDRMAP_COL_B3      GENMASK(11,8)
#define  MSCC_X_DDR_UMCTL2_ADDRMAP2_ADDRMAP_COL_B3(x)   (((x) >> 8) & GENMASK(3,0))
#define  MSCC_F_DDR_UMCTL2_ADDRMAP2_ADDRMAP_COL_B4(x)   (GENMASK(19,16) & ((x) << 16))
#define  MSCC_M_DDR_UMCTL2_ADDRMAP2_ADDRMAP_COL_B4      GENMASK(19,16)
#define  MSCC_X_DDR_UMCTL2_ADDRMAP2_ADDRMAP_COL_B4(x)   (((x) >> 16) & GENMASK(3,0))
#define  MSCC_F_DDR_UMCTL2_ADDRMAP2_ADDRMAP_COL_B5(x)   (GENMASK(27,24) & ((x) << 24))
#define  MSCC_M_DDR_UMCTL2_ADDRMAP2_ADDRMAP_COL_B5      GENMASK(27,24)
#define  MSCC_X_DDR_UMCTL2_ADDRMAP2_ADDRMAP_COL_B5(x)   (((x) >> 24) & GENMASK(3,0))

#define MSCC_DDR_UMCTL2_ADDRMAP3             MSCC_IOREG(MSCC_TO_DDR_UMCTL2,0x83)
#define  MSCC_F_DDR_UMCTL2_ADDRMAP3_ADDRMAP_COL_B6(x)   (GENMASK(3,0) & ((x) << 0))
#define  MSCC_M_DDR_UMCTL2_ADDRMAP3_ADDRMAP_COL_B6      GENMASK(3,0)
#define  MSCC_X_DDR_UMCTL2_ADDRMAP3_ADDRMAP_COL_B6(x)   (((x) >> 0) & GENMASK(3,0))
#define  MSCC_F_DDR_UMCTL2_ADDRMAP3_ADDRMAP_COL_B7(x)   (GENMASK(12,8) & ((x) << 8))
#define  MSCC_M_DDR_UMCTL2_ADDRMAP3_ADDRMAP_COL_B7      GENMASK(12,8)
#define  MSCC_X_DDR_UMCTL2_ADDRMAP3_ADDRMAP_COL_B7(x)   (((x) >> 8) & GENMASK(4,0))
#define  MSCC_F_DDR_UMCTL2_ADDRMAP3_ADDRMAP_COL_B8(x)   (GENMASK(20,16) & ((x) << 16))
#define  MSCC_M_DDR_UMCTL2_ADDRMAP3_ADDRMAP_COL_B8      GENMASK(20,16)
#define  MSCC_X_DDR_UMCTL2_ADDRMAP3_ADDRMAP_COL_B8(x)   (((x) >> 16) & GENMASK(4,0))
#define  MSCC_F_DDR_UMCTL2_ADDRMAP3_ADDRMAP_COL_B9(x)   (GENMASK(28,24) & ((x) << 24))
#define  MSCC_M_DDR_UMCTL2_ADDRMAP3_ADDRMAP_COL_B9      GENMASK(28,24)
#define  MSCC_X_DDR_UMCTL2_ADDRMAP3_ADDRMAP_COL_B9(x)   (((x) >> 24) & GENMASK(4,0))

#define MSCC_DDR_UMCTL2_ADDRMAP4             MSCC_IOREG(MSCC_TO_DDR_UMCTL2,0x84)
#define  MSCC_F_DDR_UMCTL2_ADDRMAP4_ADDRMAP_COL_B10(x)  (GENMASK(4,0) & ((x) << 0))
#define  MSCC_M_DDR_UMCTL2_ADDRMAP4_ADDRMAP_COL_B10     GENMASK(4,0)
#define  MSCC_X_DDR_UMCTL2_ADDRMAP4_ADDRMAP_COL_B10(x)  (((x) >> 0) & GENMASK(4,0))
#define  MSCC_F_DDR_UMCTL2_ADDRMAP4_ADDRMAP_COL_B11(x)  (GENMASK(12,8) & ((x) << 8))
#define  MSCC_M_DDR_UMCTL2_ADDRMAP4_ADDRMAP_COL_B11     GENMASK(12,8)
#define  MSCC_X_DDR_UMCTL2_ADDRMAP4_ADDRMAP_COL_B11(x)  (((x) >> 8) & GENMASK(4,0))

#define MSCC_DDR_UMCTL2_ADDRMAP5             MSCC_IOREG(MSCC_TO_DDR_UMCTL2,0x85)
#define  MSCC_F_DDR_UMCTL2_ADDRMAP5_ADDRMAP_ROW_B0(x)   (GENMASK(3,0) & ((x) << 0))
#define  MSCC_M_DDR_UMCTL2_ADDRMAP5_ADDRMAP_ROW_B0      GENMASK(3,0)
#define  MSCC_X_DDR_UMCTL2_ADDRMAP5_ADDRMAP_ROW_B0(x)   (((x) >> 0) & GENMASK(3,0))
#define  MSCC_F_DDR_UMCTL2_ADDRMAP5_ADDRMAP_ROW_B1(x)   (GENMASK(11,8) & ((x) << 8))
#define  MSCC_M_DDR_UMCTL2_ADDRMAP5_ADDRMAP_ROW_B1      GENMASK(11,8)
#define  MSCC_X_DDR_UMCTL2_ADDRMAP5_ADDRMAP_ROW_B1(x)   (((x) >> 8) & GENMASK(3,0))
#define  MSCC_F_DDR_UMCTL2_ADDRMAP5_ADDRMAP_ROW_B2_10(x)  (GENMASK(19,16) & ((x) << 16))
#define  MSCC_M_DDR_UMCTL2_ADDRMAP5_ADDRMAP_ROW_B2_10     GENMASK(19,16)
#define  MSCC_X_DDR_UMCTL2_ADDRMAP5_ADDRMAP_ROW_B2_10(x)  (((x) >> 16) & GENMASK(3,0))
#define  MSCC_F_DDR_UMCTL2_ADDRMAP5_ADDRMAP_ROW_B11(x)  (GENMASK(27,24) & ((x) << 24))
#define  MSCC_M_DDR_UMCTL2_ADDRMAP5_ADDRMAP_ROW_B11     GENMASK(27,24)
#define  MSCC_X_DDR_UMCTL2_ADDRMAP5_ADDRMAP_ROW_B11(x)  (((x) >> 24) & GENMASK(3,0))

#define MSCC_DDR_UMCTL2_ADDRMAP6             MSCC_IOREG(MSCC_TO_DDR_UMCTL2,0x86)
#define  MSCC_F_DDR_UMCTL2_ADDRMAP6_ADDRMAP_ROW_B12(x)  (GENMASK(3,0) & ((x) << 0))
#define  MSCC_M_DDR_UMCTL2_ADDRMAP6_ADDRMAP_ROW_B12     GENMASK(3,0)
#define  MSCC_X_DDR_UMCTL2_ADDRMAP6_ADDRMAP_ROW_B12(x)  (((x) >> 0) & GENMASK(3,0))
#define  MSCC_F_DDR_UMCTL2_ADDRMAP6_ADDRMAP_ROW_B13(x)  (GENMASK(11,8) & ((x) << 8))
#define  MSCC_M_DDR_UMCTL2_ADDRMAP6_ADDRMAP_ROW_B13     GENMASK(11,8)
#define  MSCC_X_DDR_UMCTL2_ADDRMAP6_ADDRMAP_ROW_B13(x)  (((x) >> 8) & GENMASK(3,0))
#define  MSCC_F_DDR_UMCTL2_ADDRMAP6_ADDRMAP_ROW_B14(x)  (GENMASK(19,16) & ((x) << 16))
#define  MSCC_M_DDR_UMCTL2_ADDRMAP6_ADDRMAP_ROW_B14     GENMASK(19,16)
#define  MSCC_X_DDR_UMCTL2_ADDRMAP6_ADDRMAP_ROW_B14(x)  (((x) >> 16) & GENMASK(3,0))
#define  MSCC_F_DDR_UMCTL2_ADDRMAP6_ADDRMAP_ROW_B15(x)  (GENMASK(27,24) & ((x) << 24))
#define  MSCC_M_DDR_UMCTL2_ADDRMAP6_ADDRMAP_ROW_B15     GENMASK(27,24)
#define  MSCC_X_DDR_UMCTL2_ADDRMAP6_ADDRMAP_ROW_B15(x)  (((x) >> 24) & GENMASK(3,0))
#define  MSCC_F_DDR_UMCTL2_ADDRMAP6_LPDDR3_6GB_12GB(x)  ((x) ? BIT(31) : 0)
#define  MSCC_M_DDR_UMCTL2_ADDRMAP6_LPDDR3_6GB_12GB     BIT(31)
#define  MSCC_X_DDR_UMCTL2_ADDRMAP6_LPDDR3_6GB_12GB(x)  ((x) & BIT(31) ? 1 : 0)

#define MSCC_DDR_UMCTL2_ADDRMAP7             MSCC_IOREG(MSCC_TO_DDR_UMCTL2,0x87)
#define  MSCC_F_DDR_UMCTL2_ADDRMAP7_ADDRMAP_ROW_B16(x)  (GENMASK(3,0) & ((x) << 0))
#define  MSCC_M_DDR_UMCTL2_ADDRMAP7_ADDRMAP_ROW_B16     GENMASK(3,0)
#define  MSCC_X_DDR_UMCTL2_ADDRMAP7_ADDRMAP_ROW_B16(x)  (((x) >> 0) & GENMASK(3,0))
#define  MSCC_F_DDR_UMCTL2_ADDRMAP7_ADDRMAP_ROW_B17(x)  (GENMASK(11,8) & ((x) << 8))
#define  MSCC_M_DDR_UMCTL2_ADDRMAP7_ADDRMAP_ROW_B17     GENMASK(11,8)
#define  MSCC_X_DDR_UMCTL2_ADDRMAP7_ADDRMAP_ROW_B17(x)  (((x) >> 8) & GENMASK(3,0))

#define MSCC_DDR_UMCTL2_ADDRMAP8             MSCC_IOREG(MSCC_TO_DDR_UMCTL2,0x88)
#define  MSCC_F_DDR_UMCTL2_ADDRMAP8_ADDRMAP_BG_B0(x)    (GENMASK(5,0) & ((x) << 0))
#define  MSCC_M_DDR_UMCTL2_ADDRMAP8_ADDRMAP_BG_B0       GENMASK(5,0)
#define  MSCC_X_DDR_UMCTL2_ADDRMAP8_ADDRMAP_BG_B0(x)    (((x) >> 0) & GENMASK(5,0))
#define  MSCC_F_DDR_UMCTL2_ADDRMAP8_ADDRMAP_BG_B1(x)    (GENMASK(13,8) & ((x) << 8))
#define  MSCC_M_DDR_UMCTL2_ADDRMAP8_ADDRMAP_BG_B1       GENMASK(13,8)
#define  MSCC_X_DDR_UMCTL2_ADDRMAP8_ADDRMAP_BG_B1(x)    (((x) >> 8) & GENMASK(5,0))

#define MSCC_DDR_UMCTL2_ADDRMAP9             MSCC_IOREG(MSCC_TO_DDR_UMCTL2,0x89)
#define  MSCC_F_DDR_UMCTL2_ADDRMAP9_ADDRMAP_ROW_B2(x)   (GENMASK(3,0) & ((x) << 0))
#define  MSCC_M_DDR_UMCTL2_ADDRMAP9_ADDRMAP_ROW_B2      GENMASK(3,0)
#define  MSCC_X_DDR_UMCTL2_ADDRMAP9_ADDRMAP_ROW_B2(x)   (((x) >> 0) & GENMASK(3,0))
#define  MSCC_F_DDR_UMCTL2_ADDRMAP9_ADDRMAP_ROW_B3(x)   (GENMASK(11,8) & ((x) << 8))
#define  MSCC_M_DDR_UMCTL2_ADDRMAP9_ADDRMAP_ROW_B3      GENMASK(11,8)
#define  MSCC_X_DDR_UMCTL2_ADDRMAP9_ADDRMAP_ROW_B3(x)   (((x) >> 8) & GENMASK(3,0))
#define  MSCC_F_DDR_UMCTL2_ADDRMAP9_ADDRMAP_ROW_B4(x)   (GENMASK(19,16) & ((x) << 16))
#define  MSCC_M_DDR_UMCTL2_ADDRMAP9_ADDRMAP_ROW_B4      GENMASK(19,16)
#define  MSCC_X_DDR_UMCTL2_ADDRMAP9_ADDRMAP_ROW_B4(x)   (((x) >> 16) & GENMASK(3,0))
#define  MSCC_F_DDR_UMCTL2_ADDRMAP9_ADDRMAP_ROW_B5(x)   (GENMASK(27,24) & ((x) << 24))
#define  MSCC_M_DDR_UMCTL2_ADDRMAP9_ADDRMAP_ROW_B5      GENMASK(27,24)
#define  MSCC_X_DDR_UMCTL2_ADDRMAP9_ADDRMAP_ROW_B5(x)   (((x) >> 24) & GENMASK(3,0))

#define MSCC_DDR_UMCTL2_ADDRMAP10            MSCC_IOREG(MSCC_TO_DDR_UMCTL2,0x8a)
#define  MSCC_F_DDR_UMCTL2_ADDRMAP10_ADDRMAP_ROW_B6(x)  (GENMASK(3,0) & ((x) << 0))
#define  MSCC_M_DDR_UMCTL2_ADDRMAP10_ADDRMAP_ROW_B6     GENMASK(3,0)
#define  MSCC_X_DDR_UMCTL2_ADDRMAP10_ADDRMAP_ROW_B6(x)  (((x) >> 0) & GENMASK(3,0))
#define  MSCC_F_DDR_UMCTL2_ADDRMAP10_ADDRMAP_ROW_B7(x)  (GENMASK(11,8) & ((x) << 8))
#define  MSCC_M_DDR_UMCTL2_ADDRMAP10_ADDRMAP_ROW_B7     GENMASK(11,8)
#define  MSCC_X_DDR_UMCTL2_ADDRMAP10_ADDRMAP_ROW_B7(x)  (((x) >> 8) & GENMASK(3,0))
#define  MSCC_F_DDR_UMCTL2_ADDRMAP10_ADDRMAP_ROW_B8(x)  (GENMASK(19,16) & ((x) << 16))
#define  MSCC_M_DDR_UMCTL2_ADDRMAP10_ADDRMAP_ROW_B8     GENMASK(19,16)
#define  MSCC_X_DDR_UMCTL2_ADDRMAP10_ADDRMAP_ROW_B8(x)  (((x) >> 16) & GENMASK(3,0))
#define  MSCC_F_DDR_UMCTL2_ADDRMAP10_ADDRMAP_ROW_B9(x)  (GENMASK(27,24) & ((x) << 24))
#define  MSCC_M_DDR_UMCTL2_ADDRMAP10_ADDRMAP_ROW_B9     GENMASK(27,24)
#define  MSCC_X_DDR_UMCTL2_ADDRMAP10_ADDRMAP_ROW_B9(x)  (((x) >> 24) & GENMASK(3,0))

#define MSCC_DDR_UMCTL2_ADDRMAP11            MSCC_IOREG(MSCC_TO_DDR_UMCTL2,0x8b)
#define  MSCC_F_DDR_UMCTL2_ADDRMAP11_ADDRMAP_ROW_B10(x)  (GENMASK(3,0) & ((x) << 0))
#define  MSCC_M_DDR_UMCTL2_ADDRMAP11_ADDRMAP_ROW_B10     GENMASK(3,0)
#define  MSCC_X_DDR_UMCTL2_ADDRMAP11_ADDRMAP_ROW_B10(x)  (((x) >> 0) & GENMASK(3,0))

#define MSCC_DDR_UMCTL2_ODTCFG               MSCC_IOREG(MSCC_TO_DDR_UMCTL2,0x90)
#define  MSCC_F_DDR_UMCTL2_ODTCFG_RD_ODT_DELAY(x)       (GENMASK(6,2) & ((x) << 2))
#define  MSCC_M_DDR_UMCTL2_ODTCFG_RD_ODT_DELAY          GENMASK(6,2)
#define  MSCC_X_DDR_UMCTL2_ODTCFG_RD_ODT_DELAY(x)       (((x) >> 2) & GENMASK(4,0))
#define  MSCC_F_DDR_UMCTL2_ODTCFG_RD_ODT_HOLD(x)        (GENMASK(11,8) & ((x) << 8))
#define  MSCC_M_DDR_UMCTL2_ODTCFG_RD_ODT_HOLD           GENMASK(11,8)
#define  MSCC_X_DDR_UMCTL2_ODTCFG_RD_ODT_HOLD(x)        (((x) >> 8) & GENMASK(3,0))
#define  MSCC_F_DDR_UMCTL2_ODTCFG_WR_ODT_DELAY(x)       (GENMASK(20,16) & ((x) << 16))
#define  MSCC_M_DDR_UMCTL2_ODTCFG_WR_ODT_DELAY          GENMASK(20,16)
#define  MSCC_X_DDR_UMCTL2_ODTCFG_WR_ODT_DELAY(x)       (((x) >> 16) & GENMASK(4,0))
#define  MSCC_F_DDR_UMCTL2_ODTCFG_WR_ODT_HOLD(x)        (GENMASK(27,24) & ((x) << 24))
#define  MSCC_M_DDR_UMCTL2_ODTCFG_WR_ODT_HOLD           GENMASK(27,24)
#define  MSCC_X_DDR_UMCTL2_ODTCFG_WR_ODT_HOLD(x)        (((x) >> 24) & GENMASK(3,0))

#define MSCC_DDR_UMCTL2_ODTMAP               MSCC_IOREG(MSCC_TO_DDR_UMCTL2,0x91)
#define  MSCC_F_DDR_UMCTL2_ODTMAP_RANK0_WR_ODT(x)       (GENMASK(1,0) & ((x) << 0))
#define  MSCC_M_DDR_UMCTL2_ODTMAP_RANK0_WR_ODT          GENMASK(1,0)
#define  MSCC_X_DDR_UMCTL2_ODTMAP_RANK0_WR_ODT(x)       (((x) >> 0) & GENMASK(1,0))
#define  MSCC_F_DDR_UMCTL2_ODTMAP_RANK0_RD_ODT(x)       (GENMASK(5,4) & ((x) << 4))
#define  MSCC_M_DDR_UMCTL2_ODTMAP_RANK0_RD_ODT          GENMASK(5,4)
#define  MSCC_X_DDR_UMCTL2_ODTMAP_RANK0_RD_ODT(x)       (((x) >> 4) & GENMASK(1,0))
#define  MSCC_F_DDR_UMCTL2_ODTMAP_RANK1_WR_ODT(x)       (GENMASK(9,8) & ((x) << 8))
#define  MSCC_M_DDR_UMCTL2_ODTMAP_RANK1_WR_ODT          GENMASK(9,8)
#define  MSCC_X_DDR_UMCTL2_ODTMAP_RANK1_WR_ODT(x)       (((x) >> 8) & GENMASK(1,0))
#define  MSCC_F_DDR_UMCTL2_ODTMAP_RANK1_RD_ODT(x)       (GENMASK(13,12) & ((x) << 12))
#define  MSCC_M_DDR_UMCTL2_ODTMAP_RANK1_RD_ODT          GENMASK(13,12)
#define  MSCC_X_DDR_UMCTL2_ODTMAP_RANK1_RD_ODT(x)       (((x) >> 12) & GENMASK(1,0))

#define MSCC_DDR_UMCTL2_SCHED                MSCC_IOREG(MSCC_TO_DDR_UMCTL2,0x94)
#define  MSCC_F_DDR_UMCTL2_SCHED_FORCE_LOW_PRI_N(x)     ((x) ? BIT(0) : 0)
#define  MSCC_M_DDR_UMCTL2_SCHED_FORCE_LOW_PRI_N        BIT(0)
#define  MSCC_X_DDR_UMCTL2_SCHED_FORCE_LOW_PRI_N(x)     ((x) & BIT(0) ? 1 : 0)
#define  MSCC_F_DDR_UMCTL2_SCHED_PREFER_WRITE(x)        ((x) ? BIT(1) : 0)
#define  MSCC_M_DDR_UMCTL2_SCHED_PREFER_WRITE           BIT(1)
#define  MSCC_X_DDR_UMCTL2_SCHED_PREFER_WRITE(x)        ((x) & BIT(1) ? 1 : 0)
#define  MSCC_F_DDR_UMCTL2_SCHED_PAGECLOSE(x)           ((x) ? BIT(2) : 0)
#define  MSCC_M_DDR_UMCTL2_SCHED_PAGECLOSE              BIT(2)
#define  MSCC_X_DDR_UMCTL2_SCHED_PAGECLOSE(x)           ((x) & BIT(2) ? 1 : 0)
#define  MSCC_F_DDR_UMCTL2_SCHED_LPR_NUM_ENTRIES(x)     (GENMASK(11,8) & ((x) << 8))
#define  MSCC_M_DDR_UMCTL2_SCHED_LPR_NUM_ENTRIES        GENMASK(11,8)
#define  MSCC_X_DDR_UMCTL2_SCHED_LPR_NUM_ENTRIES(x)     (((x) >> 8) & GENMASK(3,0))
#define  MSCC_F_DDR_UMCTL2_SCHED_GO2CRITICAL_HYSTERESIS(x)  (GENMASK(23,16) & ((x) << 16))
#define  MSCC_M_DDR_UMCTL2_SCHED_GO2CRITICAL_HYSTERESIS     GENMASK(23,16)
#define  MSCC_X_DDR_UMCTL2_SCHED_GO2CRITICAL_HYSTERESIS(x)  (((x) >> 16) & GENMASK(7,0))
#define  MSCC_F_DDR_UMCTL2_SCHED_RDWR_IDLE_GAP(x)       (GENMASK(30,24) & ((x) << 24))
#define  MSCC_M_DDR_UMCTL2_SCHED_RDWR_IDLE_GAP          GENMASK(30,24)
#define  MSCC_X_DDR_UMCTL2_SCHED_RDWR_IDLE_GAP(x)       (((x) >> 24) & GENMASK(6,0))

#define MSCC_DDR_UMCTL2_SCHED1               MSCC_IOREG(MSCC_TO_DDR_UMCTL2,0x95)
#define  MSCC_F_DDR_UMCTL2_SCHED1_PAGECLOSE_TIMER(x)    (GENMASK(7,0) & ((x) << 0))
#define  MSCC_M_DDR_UMCTL2_SCHED1_PAGECLOSE_TIMER       GENMASK(7,0)
#define  MSCC_X_DDR_UMCTL2_SCHED1_PAGECLOSE_TIMER(x)    (((x) >> 0) & GENMASK(7,0))

#define MSCC_DDR_UMCTL2_PERFHPR1             MSCC_IOREG(MSCC_TO_DDR_UMCTL2,0x97)
#define  MSCC_F_DDR_UMCTL2_PERFHPR1_HPR_MAX_STARVE(x)   (GENMASK(15,0) & ((x) << 0))
#define  MSCC_M_DDR_UMCTL2_PERFHPR1_HPR_MAX_STARVE      GENMASK(15,0)
#define  MSCC_X_DDR_UMCTL2_PERFHPR1_HPR_MAX_STARVE(x)   (((x) >> 0) & GENMASK(15,0))
#define  MSCC_F_DDR_UMCTL2_PERFHPR1_HPR_XACT_RUN_LENGTH(x)  (GENMASK(31,24) & ((x) << 24))
#define  MSCC_M_DDR_UMCTL2_PERFHPR1_HPR_XACT_RUN_LENGTH     GENMASK(31,24)
#define  MSCC_X_DDR_UMCTL2_PERFHPR1_HPR_XACT_RUN_LENGTH(x)  (((x) >> 24) & GENMASK(7,0))

#define MSCC_DDR_UMCTL2_PERFLPR1             MSCC_IOREG(MSCC_TO_DDR_UMCTL2,0x99)
#define  MSCC_F_DDR_UMCTL2_PERFLPR1_LPR_MAX_STARVE(x)   (GENMASK(15,0) & ((x) << 0))
#define  MSCC_M_DDR_UMCTL2_PERFLPR1_LPR_MAX_STARVE      GENMASK(15,0)
#define  MSCC_X_DDR_UMCTL2_PERFLPR1_LPR_MAX_STARVE(x)   (((x) >> 0) & GENMASK(15,0))
#define  MSCC_F_DDR_UMCTL2_PERFLPR1_LPR_XACT_RUN_LENGTH(x)  (GENMASK(31,24) & ((x) << 24))
#define  MSCC_M_DDR_UMCTL2_PERFLPR1_LPR_XACT_RUN_LENGTH     GENMASK(31,24)
#define  MSCC_X_DDR_UMCTL2_PERFLPR1_LPR_XACT_RUN_LENGTH(x)  (((x) >> 24) & GENMASK(7,0))

#define MSCC_DDR_UMCTL2_PERFWR1              MSCC_IOREG(MSCC_TO_DDR_UMCTL2,0x9b)
#define  MSCC_F_DDR_UMCTL2_PERFWR1_W_MAX_STARVE(x)      (GENMASK(15,0) & ((x) << 0))
#define  MSCC_M_DDR_UMCTL2_PERFWR1_W_MAX_STARVE         GENMASK(15,0)
#define  MSCC_X_DDR_UMCTL2_PERFWR1_W_MAX_STARVE(x)      (((x) >> 0) & GENMASK(15,0))
#define  MSCC_F_DDR_UMCTL2_PERFWR1_W_XACT_RUN_LENGTH(x)  (GENMASK(31,24) & ((x) << 24))
#define  MSCC_M_DDR_UMCTL2_PERFWR1_W_XACT_RUN_LENGTH     GENMASK(31,24)
#define  MSCC_X_DDR_UMCTL2_PERFWR1_W_XACT_RUN_LENGTH(x)  (((x) >> 24) & GENMASK(7,0))

#define MSCC_DDR_UMCTL2_DBG0                 MSCC_IOREG(MSCC_TO_DDR_UMCTL2,0xc0)
#define  MSCC_F_DDR_UMCTL2_DBG0_DIS_WC(x)               ((x) ? BIT(0) : 0)
#define  MSCC_M_DDR_UMCTL2_DBG0_DIS_WC                  BIT(0)
#define  MSCC_X_DDR_UMCTL2_DBG0_DIS_WC(x)               ((x) & BIT(0) ? 1 : 0)
#define  MSCC_F_DDR_UMCTL2_DBG0_DIS_COLLISION_PAGE_OPT(x)  ((x) ? BIT(4) : 0)
#define  MSCC_M_DDR_UMCTL2_DBG0_DIS_COLLISION_PAGE_OPT     BIT(4)
#define  MSCC_X_DDR_UMCTL2_DBG0_DIS_COLLISION_PAGE_OPT(x)  ((x) & BIT(4) ? 1 : 0)

#define MSCC_DDR_UMCTL2_DBG1                 MSCC_IOREG(MSCC_TO_DDR_UMCTL2,0xc1)
#define  MSCC_F_DDR_UMCTL2_DBG1_DIS_DQ(x)               ((x) ? BIT(0) : 0)
#define  MSCC_M_DDR_UMCTL2_DBG1_DIS_DQ                  BIT(0)
#define  MSCC_X_DDR_UMCTL2_DBG1_DIS_DQ(x)               ((x) & BIT(0) ? 1 : 0)
#define  MSCC_F_DDR_UMCTL2_DBG1_DIS_HIF(x)              ((x) ? BIT(1) : 0)
#define  MSCC_M_DDR_UMCTL2_DBG1_DIS_HIF                 BIT(1)
#define  MSCC_X_DDR_UMCTL2_DBG1_DIS_HIF(x)              ((x) & BIT(1) ? 1 : 0)

#define MSCC_DDR_UMCTL2_DBGCAM               MSCC_IOREG(MSCC_TO_DDR_UMCTL2,0xc2)
#define  MSCC_F_DDR_UMCTL2_DBGCAM_DBG_HPR_Q_DEPTH(x)    (GENMASK(4,0) & ((x) << 0))
#define  MSCC_M_DDR_UMCTL2_DBGCAM_DBG_HPR_Q_DEPTH       GENMASK(4,0)
#define  MSCC_X_DDR_UMCTL2_DBGCAM_DBG_HPR_Q_DEPTH(x)    (((x) >> 0) & GENMASK(4,0))
#define  MSCC_F_DDR_UMCTL2_DBGCAM_DBG_LPR_Q_DEPTH(x)    (GENMASK(12,8) & ((x) << 8))
#define  MSCC_M_DDR_UMCTL2_DBGCAM_DBG_LPR_Q_DEPTH       GENMASK(12,8)
#define  MSCC_X_DDR_UMCTL2_DBGCAM_DBG_LPR_Q_DEPTH(x)    (((x) >> 8) & GENMASK(4,0))
#define  MSCC_F_DDR_UMCTL2_DBGCAM_DBG_W_Q_DEPTH(x)      (GENMASK(20,16) & ((x) << 16))
#define  MSCC_M_DDR_UMCTL2_DBGCAM_DBG_W_Q_DEPTH         GENMASK(20,16)
#define  MSCC_X_DDR_UMCTL2_DBGCAM_DBG_W_Q_DEPTH(x)      (((x) >> 16) & GENMASK(4,0))
#define  MSCC_F_DDR_UMCTL2_DBGCAM_DBG_STALL(x)          ((x) ? BIT(24) : 0)
#define  MSCC_M_DDR_UMCTL2_DBGCAM_DBG_STALL             BIT(24)
#define  MSCC_X_DDR_UMCTL2_DBGCAM_DBG_STALL(x)          ((x) & BIT(24) ? 1 : 0)
#define  MSCC_F_DDR_UMCTL2_DBGCAM_DBG_RD_Q_EMPTY(x)     ((x) ? BIT(25) : 0)
#define  MSCC_M_DDR_UMCTL2_DBGCAM_DBG_RD_Q_EMPTY        BIT(25)
#define  MSCC_X_DDR_UMCTL2_DBGCAM_DBG_RD_Q_EMPTY(x)     ((x) & BIT(25) ? 1 : 0)
#define  MSCC_F_DDR_UMCTL2_DBGCAM_DBG_WR_Q_EMPTY(x)     ((x) ? BIT(26) : 0)
#define  MSCC_M_DDR_UMCTL2_DBGCAM_DBG_WR_Q_EMPTY        BIT(26)
#define  MSCC_X_DDR_UMCTL2_DBGCAM_DBG_WR_Q_EMPTY(x)     ((x) & BIT(26) ? 1 : 0)
#define  MSCC_F_DDR_UMCTL2_DBGCAM_RD_DATA_PIPELINE_EMPTY(x)  ((x) ? BIT(28) : 0)
#define  MSCC_M_DDR_UMCTL2_DBGCAM_RD_DATA_PIPELINE_EMPTY     BIT(28)
#define  MSCC_X_DDR_UMCTL2_DBGCAM_RD_DATA_PIPELINE_EMPTY(x)  ((x) & BIT(28) ? 1 : 0)
#define  MSCC_F_DDR_UMCTL2_DBGCAM_WR_DATA_PIPELINE_EMPTY(x)  ((x) ? BIT(29) : 0)
#define  MSCC_M_DDR_UMCTL2_DBGCAM_WR_DATA_PIPELINE_EMPTY     BIT(29)
#define  MSCC_X_DDR_UMCTL2_DBGCAM_WR_DATA_PIPELINE_EMPTY(x)  ((x) & BIT(29) ? 1 : 0)

#define MSCC_DDR_UMCTL2_DBGCMD               MSCC_IOREG(MSCC_TO_DDR_UMCTL2,0xc3)
#define  MSCC_F_DDR_UMCTL2_DBGCMD_RANK0_REFRESH(x)      ((x) ? BIT(0) : 0)
#define  MSCC_M_DDR_UMCTL2_DBGCMD_RANK0_REFRESH         BIT(0)
#define  MSCC_X_DDR_UMCTL2_DBGCMD_RANK0_REFRESH(x)      ((x) & BIT(0) ? 1 : 0)
#define  MSCC_F_DDR_UMCTL2_DBGCMD_RANK1_REFRESH(x)      ((x) ? BIT(1) : 0)
#define  MSCC_M_DDR_UMCTL2_DBGCMD_RANK1_REFRESH         BIT(1)
#define  MSCC_X_DDR_UMCTL2_DBGCMD_RANK1_REFRESH(x)      ((x) & BIT(1) ? 1 : 0)
#define  MSCC_F_DDR_UMCTL2_DBGCMD_ZQ_CALIB_SHORT(x)     ((x) ? BIT(4) : 0)
#define  MSCC_M_DDR_UMCTL2_DBGCMD_ZQ_CALIB_SHORT        BIT(4)
#define  MSCC_X_DDR_UMCTL2_DBGCMD_ZQ_CALIB_SHORT(x)     ((x) & BIT(4) ? 1 : 0)
#define  MSCC_F_DDR_UMCTL2_DBGCMD_CTRLUPD(x)            ((x) ? BIT(5) : 0)
#define  MSCC_M_DDR_UMCTL2_DBGCMD_CTRLUPD               BIT(5)
#define  MSCC_X_DDR_UMCTL2_DBGCMD_CTRLUPD(x)            ((x) & BIT(5) ? 1 : 0)

#define MSCC_DDR_UMCTL2_DBGSTAT              MSCC_IOREG(MSCC_TO_DDR_UMCTL2,0xc4)
#define  MSCC_F_DDR_UMCTL2_DBGSTAT_RANK0_REFRESH_BUSY(x)  ((x) ? BIT(0) : 0)
#define  MSCC_M_DDR_UMCTL2_DBGSTAT_RANK0_REFRESH_BUSY     BIT(0)
#define  MSCC_X_DDR_UMCTL2_DBGSTAT_RANK0_REFRESH_BUSY(x)  ((x) & BIT(0) ? 1 : 0)
#define  MSCC_F_DDR_UMCTL2_DBGSTAT_RANK1_REFRESH_BUSY(x)  ((x) ? BIT(1) : 0)
#define  MSCC_M_DDR_UMCTL2_DBGSTAT_RANK1_REFRESH_BUSY     BIT(1)
#define  MSCC_X_DDR_UMCTL2_DBGSTAT_RANK1_REFRESH_BUSY(x)  ((x) & BIT(1) ? 1 : 0)
#define  MSCC_F_DDR_UMCTL2_DBGSTAT_ZQ_CALIB_SHORT_BUSY(x)  ((x) ? BIT(4) : 0)
#define  MSCC_M_DDR_UMCTL2_DBGSTAT_ZQ_CALIB_SHORT_BUSY     BIT(4)
#define  MSCC_X_DDR_UMCTL2_DBGSTAT_ZQ_CALIB_SHORT_BUSY(x)  ((x) & BIT(4) ? 1 : 0)
#define  MSCC_F_DDR_UMCTL2_DBGSTAT_CTRLUPD_BUSY(x)      ((x) ? BIT(5) : 0)
#define  MSCC_M_DDR_UMCTL2_DBGSTAT_CTRLUPD_BUSY         BIT(5)
#define  MSCC_X_DDR_UMCTL2_DBGSTAT_CTRLUPD_BUSY(x)      ((x) & BIT(5) ? 1 : 0)

#define MSCC_DDR_UMCTL2_SWCTL                MSCC_IOREG(MSCC_TO_DDR_UMCTL2,0xc8)
#define  MSCC_F_DDR_UMCTL2_SWCTL_SW_DONE(x)             ((x) ? BIT(0) : 0)
#define  MSCC_M_DDR_UMCTL2_SWCTL_SW_DONE                BIT(0)
#define  MSCC_X_DDR_UMCTL2_SWCTL_SW_DONE(x)             ((x) & BIT(0) ? 1 : 0)

#define MSCC_DDR_UMCTL2_SWSTAT               MSCC_IOREG(MSCC_TO_DDR_UMCTL2,0xc9)
#define  MSCC_F_DDR_UMCTL2_SWSTAT_SW_DONE_ACK(x)        ((x) ? BIT(0) : 0)
#define  MSCC_M_DDR_UMCTL2_SWSTAT_SW_DONE_ACK           BIT(0)
#define  MSCC_X_DDR_UMCTL2_SWSTAT_SW_DONE_ACK(x)        ((x) & BIT(0) ? 1 : 0)

#define MSCC_DDR_UMCTL2_POISONCFG            MSCC_IOREG(MSCC_TO_DDR_UMCTL2,0xdb)
#define  MSCC_F_DDR_UMCTL2_POISONCFG_WR_POISON_SLVERR_EN(x)  ((x) ? BIT(0) : 0)
#define  MSCC_M_DDR_UMCTL2_POISONCFG_WR_POISON_SLVERR_EN     BIT(0)
#define  MSCC_X_DDR_UMCTL2_POISONCFG_WR_POISON_SLVERR_EN(x)  ((x) & BIT(0) ? 1 : 0)
#define  MSCC_F_DDR_UMCTL2_POISONCFG_WR_POISON_INTR_EN(x)  ((x) ? BIT(4) : 0)
#define  MSCC_M_DDR_UMCTL2_POISONCFG_WR_POISON_INTR_EN     BIT(4)
#define  MSCC_X_DDR_UMCTL2_POISONCFG_WR_POISON_INTR_EN(x)  ((x) & BIT(4) ? 1 : 0)
#define  MSCC_F_DDR_UMCTL2_POISONCFG_WR_POISON_INTR_CLR(x)  ((x) ? BIT(8) : 0)
#define  MSCC_M_DDR_UMCTL2_POISONCFG_WR_POISON_INTR_CLR     BIT(8)
#define  MSCC_X_DDR_UMCTL2_POISONCFG_WR_POISON_INTR_CLR(x)  ((x) & BIT(8) ? 1 : 0)
#define  MSCC_F_DDR_UMCTL2_POISONCFG_RD_POISON_SLVERR_EN(x)  ((x) ? BIT(16) : 0)
#define  MSCC_M_DDR_UMCTL2_POISONCFG_RD_POISON_SLVERR_EN     BIT(16)
#define  MSCC_X_DDR_UMCTL2_POISONCFG_RD_POISON_SLVERR_EN(x)  ((x) & BIT(16) ? 1 : 0)
#define  MSCC_F_DDR_UMCTL2_POISONCFG_RD_POISON_INTR_EN(x)  ((x) ? BIT(20) : 0)
#define  MSCC_M_DDR_UMCTL2_POISONCFG_RD_POISON_INTR_EN     BIT(20)
#define  MSCC_X_DDR_UMCTL2_POISONCFG_RD_POISON_INTR_EN(x)  ((x) & BIT(20) ? 1 : 0)
#define  MSCC_F_DDR_UMCTL2_POISONCFG_RD_POISON_INTR_CLR(x)  ((x) ? BIT(24) : 0)
#define  MSCC_M_DDR_UMCTL2_POISONCFG_RD_POISON_INTR_CLR     BIT(24)
#define  MSCC_X_DDR_UMCTL2_POISONCFG_RD_POISON_INTR_CLR(x)  ((x) & BIT(24) ? 1 : 0)

#define MSCC_DDR_UMCTL2_POISONSTAT           MSCC_IOREG(MSCC_TO_DDR_UMCTL2,0xdc)
#define  MSCC_F_DDR_UMCTL2_POISONSTAT_WR_POISON_INTR_0(x)  ((x) ? BIT(0) : 0)
#define  MSCC_M_DDR_UMCTL2_POISONSTAT_WR_POISON_INTR_0     BIT(0)
#define  MSCC_X_DDR_UMCTL2_POISONSTAT_WR_POISON_INTR_0(x)  ((x) & BIT(0) ? 1 : 0)
#define  MSCC_F_DDR_UMCTL2_POISONSTAT_RD_POISON_INTR_0(x)  ((x) ? BIT(16) : 0)
#define  MSCC_M_DDR_UMCTL2_POISONSTAT_RD_POISON_INTR_0     BIT(16)
#define  MSCC_X_DDR_UMCTL2_POISONSTAT_RD_POISON_INTR_0(x)  ((x) & BIT(16) ? 1 : 0)

#define MSCC_DDR_UMCTL2_ADVECCINDEX          MSCC_IOREG(MSCC_TO_DDR_UMCTL2,0xdd)
#define  MSCC_F_DDR_UMCTL2_ADVECCINDEX_ECC_SYNDROME_SEL(x)  (GENMASK(2,0) & ((x) << 0))
#define  MSCC_M_DDR_UMCTL2_ADVECCINDEX_ECC_SYNDROME_SEL     GENMASK(2,0)
#define  MSCC_X_DDR_UMCTL2_ADVECCINDEX_ECC_SYNDROME_SEL(x)  (((x) >> 0) & GENMASK(2,0))
#define  MSCC_F_DDR_UMCTL2_ADVECCINDEX_ECC_ERR_SYMBOL_SEL(x)  (GENMASK(4,3) & ((x) << 3))
#define  MSCC_M_DDR_UMCTL2_ADVECCINDEX_ECC_ERR_SYMBOL_SEL     GENMASK(4,3)
#define  MSCC_X_DDR_UMCTL2_ADVECCINDEX_ECC_ERR_SYMBOL_SEL(x)  (((x) >> 3) & GENMASK(1,0))
#define  MSCC_F_DDR_UMCTL2_ADVECCINDEX_ECC_POISON_BEATS_SEL(x)  (GENMASK(8,5) & ((x) << 5))
#define  MSCC_M_DDR_UMCTL2_ADVECCINDEX_ECC_POISON_BEATS_SEL     GENMASK(8,5)
#define  MSCC_X_DDR_UMCTL2_ADVECCINDEX_ECC_POISON_BEATS_SEL(x)  (((x) >> 5) & GENMASK(3,0))

#define MSCC_DDR_UMCTL2_ECCPOISONPAT0        MSCC_IOREG(MSCC_TO_DDR_UMCTL2,0xdf)
#define  MSCC_F_DDR_UMCTL2_ECCPOISONPAT0_ECC_POISON_DATA_31_0(x)  (x)
#define  MSCC_M_DDR_UMCTL2_ECCPOISONPAT0_ECC_POISON_DATA_31_0     0xffffffff
#define  MSCC_X_DDR_UMCTL2_ECCPOISONPAT0_ECC_POISON_DATA_31_0(x)  (x)

#define MSCC_DDR_UMCTL2_ECCPOISONPAT2        MSCC_IOREG(MSCC_TO_DDR_UMCTL2,0xe1)
#define  MSCC_F_DDR_UMCTL2_ECCPOISONPAT2_ECC_POISON_DATA_71_64(x)  (GENMASK(7,0) & ((x) << 0))
#define  MSCC_M_DDR_UMCTL2_ECCPOISONPAT2_ECC_POISON_DATA_71_64     GENMASK(7,0)
#define  MSCC_X_DDR_UMCTL2_ECCPOISONPAT2_ECC_POISON_DATA_71_64(x)  (((x) >> 0) & GENMASK(7,0))

#define MSCC_DDR_UMCTL2_PSTAT                MSCC_IOREG(MSCC_TO_DDR_UMCTL2,0xff)
#define  MSCC_F_DDR_UMCTL2_PSTAT_RD_PORT_BUSY_0(x)      ((x) ? BIT(0) : 0)
#define  MSCC_M_DDR_UMCTL2_PSTAT_RD_PORT_BUSY_0         BIT(0)
#define  MSCC_X_DDR_UMCTL2_PSTAT_RD_PORT_BUSY_0(x)      ((x) & BIT(0) ? 1 : 0)
#define  MSCC_F_DDR_UMCTL2_PSTAT_WR_PORT_BUSY_0(x)      ((x) ? BIT(16) : 0)
#define  MSCC_M_DDR_UMCTL2_PSTAT_WR_PORT_BUSY_0         BIT(16)
#define  MSCC_X_DDR_UMCTL2_PSTAT_WR_PORT_BUSY_0(x)      ((x) & BIT(16) ? 1 : 0)

#define MSCC_DDR_UMCTL2_PCCFG                MSCC_IOREG(MSCC_TO_DDR_UMCTL2,0x100)
#define  MSCC_F_DDR_UMCTL2_PCCFG_GO2CRITICAL_EN(x)      ((x) ? BIT(0) : 0)
#define  MSCC_M_DDR_UMCTL2_PCCFG_GO2CRITICAL_EN         BIT(0)
#define  MSCC_X_DDR_UMCTL2_PCCFG_GO2CRITICAL_EN(x)      ((x) & BIT(0) ? 1 : 0)
#define  MSCC_F_DDR_UMCTL2_PCCFG_PAGEMATCH_LIMIT(x)     ((x) ? BIT(4) : 0)
#define  MSCC_M_DDR_UMCTL2_PCCFG_PAGEMATCH_LIMIT        BIT(4)
#define  MSCC_X_DDR_UMCTL2_PCCFG_PAGEMATCH_LIMIT(x)     ((x) & BIT(4) ? 1 : 0)
#define  MSCC_F_DDR_UMCTL2_PCCFG_BL_EXP_MODE(x)         ((x) ? BIT(8) : 0)
#define  MSCC_M_DDR_UMCTL2_PCCFG_BL_EXP_MODE            BIT(8)
#define  MSCC_X_DDR_UMCTL2_PCCFG_BL_EXP_MODE(x)         ((x) & BIT(8) ? 1 : 0)

#define MSCC_DDR_UMCTL2_PCFGR_0              MSCC_IOREG(MSCC_TO_DDR_UMCTL2,0x101)
#define  MSCC_F_DDR_UMCTL2_PCFGR_0_RD_PORT_PRIORITY(x)  (GENMASK(9,0) & ((x) << 0))
#define  MSCC_M_DDR_UMCTL2_PCFGR_0_RD_PORT_PRIORITY     GENMASK(9,0)
#define  MSCC_X_DDR_UMCTL2_PCFGR_0_RD_PORT_PRIORITY(x)  (((x) >> 0) & GENMASK(9,0))
#define  MSCC_F_DDR_UMCTL2_PCFGR_0_RD_PORT_AGING_EN(x)  ((x) ? BIT(12) : 0)
#define  MSCC_M_DDR_UMCTL2_PCFGR_0_RD_PORT_AGING_EN     BIT(12)
#define  MSCC_X_DDR_UMCTL2_PCFGR_0_RD_PORT_AGING_EN(x)  ((x) & BIT(12) ? 1 : 0)
#define  MSCC_F_DDR_UMCTL2_PCFGR_0_RD_PORT_URGENT_EN(x)  ((x) ? BIT(13) : 0)
#define  MSCC_M_DDR_UMCTL2_PCFGR_0_RD_PORT_URGENT_EN     BIT(13)
#define  MSCC_X_DDR_UMCTL2_PCFGR_0_RD_PORT_URGENT_EN(x)  ((x) & BIT(13) ? 1 : 0)
#define  MSCC_F_DDR_UMCTL2_PCFGR_0_RD_PORT_PAGEMATCH_EN(x)  ((x) ? BIT(14) : 0)
#define  MSCC_M_DDR_UMCTL2_PCFGR_0_RD_PORT_PAGEMATCH_EN     BIT(14)
#define  MSCC_X_DDR_UMCTL2_PCFGR_0_RD_PORT_PAGEMATCH_EN(x)  ((x) & BIT(14) ? 1 : 0)

#define MSCC_DDR_UMCTL2_PCFGW_0              MSCC_IOREG(MSCC_TO_DDR_UMCTL2,0x102)
#define  MSCC_F_DDR_UMCTL2_PCFGW_0_WR_PORT_PRIORITY(x)  (GENMASK(9,0) & ((x) << 0))
#define  MSCC_M_DDR_UMCTL2_PCFGW_0_WR_PORT_PRIORITY     GENMASK(9,0)
#define  MSCC_X_DDR_UMCTL2_PCFGW_0_WR_PORT_PRIORITY(x)  (((x) >> 0) & GENMASK(9,0))
#define  MSCC_F_DDR_UMCTL2_PCFGW_0_WR_PORT_AGING_EN(x)  ((x) ? BIT(12) : 0)
#define  MSCC_M_DDR_UMCTL2_PCFGW_0_WR_PORT_AGING_EN     BIT(12)
#define  MSCC_X_DDR_UMCTL2_PCFGW_0_WR_PORT_AGING_EN(x)  ((x) & BIT(12) ? 1 : 0)
#define  MSCC_F_DDR_UMCTL2_PCFGW_0_WR_PORT_URGENT_EN(x)  ((x) ? BIT(13) : 0)
#define  MSCC_M_DDR_UMCTL2_PCFGW_0_WR_PORT_URGENT_EN     BIT(13)
#define  MSCC_X_DDR_UMCTL2_PCFGW_0_WR_PORT_URGENT_EN(x)  ((x) & BIT(13) ? 1 : 0)
#define  MSCC_F_DDR_UMCTL2_PCFGW_0_WR_PORT_PAGEMATCH_EN(x)  ((x) ? BIT(14) : 0)
#define  MSCC_M_DDR_UMCTL2_PCFGW_0_WR_PORT_PAGEMATCH_EN     BIT(14)
#define  MSCC_X_DDR_UMCTL2_PCFGW_0_WR_PORT_PAGEMATCH_EN(x)  ((x) & BIT(14) ? 1 : 0)

#define MSCC_DDR_UMCTL2_PCTRL_0              MSCC_IOREG(MSCC_TO_DDR_UMCTL2,0x124)
#define  MSCC_F_DDR_UMCTL2_PCTRL_0_PORT_EN(x)           ((x) ? BIT(0) : 0)
#define  MSCC_M_DDR_UMCTL2_PCTRL_0_PORT_EN              BIT(0)
#define  MSCC_X_DDR_UMCTL2_PCTRL_0_PORT_EN(x)           ((x) & BIT(0) ? 1 : 0)

#define MSCC_DDR_UMCTL2_PCFGQOS0_0           MSCC_IOREG(MSCC_TO_DDR_UMCTL2,0x125)
#define  MSCC_F_DDR_UMCTL2_PCFGQOS0_0_RQOS_MAP_LEVEL1(x)  (GENMASK(3,0) & ((x) << 0))
#define  MSCC_M_DDR_UMCTL2_PCFGQOS0_0_RQOS_MAP_LEVEL1     GENMASK(3,0)
#define  MSCC_X_DDR_UMCTL2_PCFGQOS0_0_RQOS_MAP_LEVEL1(x)  (((x) >> 0) & GENMASK(3,0))
#define  MSCC_F_DDR_UMCTL2_PCFGQOS0_0_RQOS_MAP_REGION0(x)  (GENMASK(17,16) & ((x) << 16))
#define  MSCC_M_DDR_UMCTL2_PCFGQOS0_0_RQOS_MAP_REGION0     GENMASK(17,16)
#define  MSCC_X_DDR_UMCTL2_PCFGQOS0_0_RQOS_MAP_REGION0(x)  (((x) >> 16) & GENMASK(1,0))
#define  MSCC_F_DDR_UMCTL2_PCFGQOS0_0_RQOS_MAP_REGION1(x)  (GENMASK(21,20) & ((x) << 20))
#define  MSCC_M_DDR_UMCTL2_PCFGQOS0_0_RQOS_MAP_REGION1     GENMASK(21,20)
#define  MSCC_X_DDR_UMCTL2_PCFGQOS0_0_RQOS_MAP_REGION1(x)  (((x) >> 20) & GENMASK(1,0))

#define MSCC_DDR_UMCTL2_SBRCTL               MSCC_IOREG(MSCC_TO_DDR_UMCTL2,0x3c9)
#define  MSCC_F_DDR_UMCTL2_SBRCTL_SCRUB_EN(x)           ((x) ? BIT(0) : 0)
#define  MSCC_M_DDR_UMCTL2_SBRCTL_SCRUB_EN              BIT(0)
#define  MSCC_X_DDR_UMCTL2_SBRCTL_SCRUB_EN(x)           ((x) & BIT(0) ? 1 : 0)
#define  MSCC_F_DDR_UMCTL2_SBRCTL_SCRUB_DURING_LOWPOWER(x)  ((x) ? BIT(1) : 0)
#define  MSCC_M_DDR_UMCTL2_SBRCTL_SCRUB_DURING_LOWPOWER     BIT(1)
#define  MSCC_X_DDR_UMCTL2_SBRCTL_SCRUB_DURING_LOWPOWER(x)  ((x) & BIT(1) ? 1 : 0)
#define  MSCC_F_DDR_UMCTL2_SBRCTL_SCRUB_MODE(x)         ((x) ? BIT(2) : 0)
#define  MSCC_M_DDR_UMCTL2_SBRCTL_SCRUB_MODE            BIT(2)
#define  MSCC_X_DDR_UMCTL2_SBRCTL_SCRUB_MODE(x)         ((x) & BIT(2) ? 1 : 0)
#define  MSCC_F_DDR_UMCTL2_SBRCTL_SCRUB_BURST(x)        (GENMASK(6,4) & ((x) << 4))
#define  MSCC_M_DDR_UMCTL2_SBRCTL_SCRUB_BURST           GENMASK(6,4)
#define  MSCC_X_DDR_UMCTL2_SBRCTL_SCRUB_BURST(x)        (((x) >> 4) & GENMASK(2,0))
#define  MSCC_F_DDR_UMCTL2_SBRCTL_SCRUB_INTERVAL(x)     (GENMASK(20,8) & ((x) << 8))
#define  MSCC_M_DDR_UMCTL2_SBRCTL_SCRUB_INTERVAL        GENMASK(20,8)
#define  MSCC_X_DDR_UMCTL2_SBRCTL_SCRUB_INTERVAL(x)     (((x) >> 8) & GENMASK(12,0))

#define MSCC_DDR_UMCTL2_SBRSTAT              MSCC_IOREG(MSCC_TO_DDR_UMCTL2,0x3ca)
#define  MSCC_F_DDR_UMCTL2_SBRSTAT_SCRUB_BUSY(x)        ((x) ? BIT(0) : 0)
#define  MSCC_M_DDR_UMCTL2_SBRSTAT_SCRUB_BUSY           BIT(0)
#define  MSCC_X_DDR_UMCTL2_SBRSTAT_SCRUB_BUSY(x)        ((x) & BIT(0) ? 1 : 0)
#define  MSCC_F_DDR_UMCTL2_SBRSTAT_SCRUB_DONE(x)        ((x) ? BIT(1) : 0)
#define  MSCC_M_DDR_UMCTL2_SBRSTAT_SCRUB_DONE           BIT(1)
#define  MSCC_X_DDR_UMCTL2_SBRSTAT_SCRUB_DONE(x)        ((x) & BIT(1) ? 1 : 0)

#define MSCC_DDR_UMCTL2_SBRWDATA0            MSCC_IOREG(MSCC_TO_DDR_UMCTL2,0x3cb)
#define  MSCC_F_DDR_UMCTL2_SBRWDATA0_SCRUB_PATTERN0(x)  (x)
#define  MSCC_M_DDR_UMCTL2_SBRWDATA0_SCRUB_PATTERN0     0xffffffff
#define  MSCC_X_DDR_UMCTL2_SBRWDATA0_SCRUB_PATTERN0(x)  (x)


#endif /* _MSCC_FA_REGS_DDR_UMCTL2_H_ */
